Fitter report for altera_eth_top
Wed Mar  1 13:24:13 2023
Quartus Prime Version 18.1.0 Build 222 09/21/2018 SJ Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Partition Summary
  6. Fitter Netlist Optimizations
---- Plan Stage Reports ----
       7. Fitter Device Options
       8. Operating Settings and Conditions
       9. Pin-Out File
      10. Input Pins
      11. Output Pins
      12. I/O Bank Usage
      13. All Package Pins
      14. PLL Usage Summary
      15. I/O Assignment Warnings
      16. HSSI Receiver Channel
      17. HSSI Transmitter Channel
      18. HSSI Transmitter PLL
      19. Control Signals
      20. Global & Other Fast Signals Summary
      21. Global & Other Fast Signals Details
---- Place Stage Reports ----
      22. Fitter Partition Statistics
      23. Non-Global High Fan-Out Signals
      24. Fitter RAM Summary
      25. Fitter Resource Usage Summary
      26. Fitter Resource Utilization by Entity
---- Route Stage Reports ----
      27. Delay Chain Summary
      28. Routing Usage Summary
      29. Estimated Delay Added for Hold Timing Summary
      30. Estimated Delay Added for Hold Timing Details
---- Finalize Stage Reports ----
      31. Fitter HSLP Summary
 32. Ignored Assignments
 33. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------+
; Fitter Summary                                                           ;
+-----------------------------+--------------------------------------------+
; Fitter Status               ; Successful - Wed Mar  1 13:24:13 2023      ;
; Quartus Prime Version       ; 18.1.0 Build 222 09/21/2018 SJ Pro Edition ;
; Revision Name               ; altera_eth_top                             ;
; Top-level Entity Name       ; altera_eth_top                             ;
; Family                      ; Cyclone 10 GX                              ;
; Device                      ; 10CX220YF780I5G                            ;
; Timing Models               ; Final                                      ;
; Logic utilization (in ALMs) ; 14,342 / 80,330 ( 18 % )                   ;
; Total registers             ; 19937                                      ;
; Total pins                  ; 25 / 340 ( 7 % )                           ;
; Total virtual pins          ; 6                                          ;
; Total block memory bits     ; 703,840 / 12,021,760 ( 6 % )               ;
; Total RAM Blocks            ; 70 / 587 ( 12 % )                          ;
; Total DSP Blocks            ; 0 / 192 ( 0 % )                            ;
; Total HSSI RX channels      ; 2 / 12 ( 17 % )                            ;
; Total HSSI TX channels      ; 2 / 12 ( 17 % )                            ;
; Total PLLs                  ; 14 / 30 ( 47 % )                           ;
+-----------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                              ;
+------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                       ; Setting                               ; Default Value                         ;
+------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                       ; 10CX220YF780I5G                       ;                                       ;
; Preserve unused RX/TX channels                                               ; On                                    ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation             ; On                                    ; On                                    ;
; Enable compact report table                                                  ; Off                                   ; Off                                   ;
; Perform Simultaneous Multicorner Analysis                                    ; On                                    ; On                                    ;
; Optimization Mode                                                            ; Balanced                              ; Balanced                              ;
; Allow Register Merging                                                       ; On                                    ; On                                    ;
; Allow Register Duplication                                                   ; On                                    ; On                                    ;
; Allow Register Retiming                                                      ; On                                    ; On                                    ;
; Allow RAM Retiming                                                           ; Off                                   ; Off                                   ;
; Allow DSP Retiming                                                           ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                             ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                            ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                  ; 1.0                                   ; 1.0                                   ;
; Advanced Physical Synthesis                                                  ; Off                                   ; Off                                   ;
; Enable unused RX clock workaround                                            ; Off                                   ; Off                                   ;
; Ignore the power supply of HSSI column when preserving unused RX/TX channels ; On                                    ; On                                    ;
; Automatically reserve CLKUSR pin for calibration purposes                    ; On                                    ; On                                    ;
; Configuration clock source                                                   ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                         ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                                 ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                  ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                             ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                             ; Care                                  ; Care                                  ;
; Programmable Power Technology Optimization                                   ; Automatic                             ; Automatic                             ;
; Programmable Power Maximum High-Speed Fraction of Used LAB Tiles             ; 1.0                                   ; 1.0                                   ;
; Power Optimization During Fitting                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing                                                              ; Normal compilation                    ; Normal compilation                    ;
; Optimize IOC Register Placement for Timing                                   ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                                ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                  ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                                ; 1                                     ; 1                                     ;
; Weak Pull-Up Resistor                                                        ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                    ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                        ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                            ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                                 ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                        ; Off                                   ; Off                                   ;
; Fitter Effort                                                                ; Auto Fit                              ; Auto Fit                              ;
; Logic Cell Insertion - Logic Duplication                                     ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                    ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                            ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                         ; On                                    ; On                                    ;
; Reserve all unused pins                                                      ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                  ; Auto                                  ; Auto                                  ;
; Optimize Design for Metastability                                            ; On                                    ; On                                    ;
; Active Serial clock source                                                   ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Enable input tri-state on active configuration pins in user mode             ; Off                                   ; Off                                   ;
; Run Early Place during compilation                                           ; Off                                   ; Off                                   ;
; Physical Placement Effort                                                    ; Normal                                ; Normal                                ;
; Number of Example Nodes Reported in Fitter Messages                          ; 50                                    ; 50                                    ;
; Enable Intermediate Fitter Snapshots                                         ; Off                                   ; Off                                   ;
+------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 4      ;
; Maximum used               ; 4      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------+
; Fitter Partition Summary                                                         ;
+----------------+----------------+--------------+-------+-------------------------+
; Partition Name ; Hierarchy Path ; Preservation ; Empty ; Partition Database File ;
+----------------+----------------+--------------+-------+-------------------------+
; root_partition ; |              ;              ;       ;                         ;
; auto_fab_0     ; auto_fab_0     ;              ;       ;                         ;
+----------------+----------------+--------------+-------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node                                                                                                                                                                                                                                                                        ; Action          ; Operation                                         ; Reason                     ; Node Port ; Destination Node                                                                                                                                                                                                                           ; Destination Port ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[0]                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[0]                        ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[1]                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[1]                        ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[2]                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[2]                        ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[3]                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[3]                        ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[4]                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[4]                        ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[5]                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[5]                        ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[6]                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[6]                        ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[7]                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[7]                        ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[8]                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[8]                        ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[9]                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[9]                        ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[10]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[10]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[11]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[11]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[12]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[12]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[13]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[13]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[14]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[14]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[15]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[15]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[16]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[16]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[17]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[17]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[18]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[18]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[19]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[19]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[20]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[20]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[21]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[21]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[22]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[22]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[23]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[23]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[24]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[24]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[25]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[25]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[26]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[26]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[27]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[27]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[28]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[28]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[29]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[29]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[30]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[30]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[31]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[31]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[32]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[32]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[33]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[33]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[34]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[34]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[35]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[35]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[36]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[36]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[37]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[37]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[38]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[38]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[39]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[39]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[40]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[40]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[41]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[41]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[42]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[42]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[43]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[43]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[44]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[44]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[45]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[45]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[46]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[46]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[47]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[47]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[48]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[48]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[49]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[49]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[50]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[50]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[51]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[51]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[52]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[52]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[53]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[53]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[54]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[54]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[55]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[55]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[56]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[56]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[57]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[57]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[58]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[58]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[59]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[59]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[60]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[60]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[61]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[61]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[62]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[62]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[63]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[63]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[64]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[64]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[65]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[65]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[66]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[66]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[67]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[67]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[68]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[68]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[69]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[69]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[70]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[70]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[71]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[71]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[72]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[72]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[73]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[73]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[74]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[74]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[0]                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[0]          ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[1]                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[1]          ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[2]                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[2]          ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[3]                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[3]          ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[4]                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[4]          ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[5]                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[5]          ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[6]                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[6]          ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[7]                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[7]          ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[8]                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[8]          ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[9]                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[9]          ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[10]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[10]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[11]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[11]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[12]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[12]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[13]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[13]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[14]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[14]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[15]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[15]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[16]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[16]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[17]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[17]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[18]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[18]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[19]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[19]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[20]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[20]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[21]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[21]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[22]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[22]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[23]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[23]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[24]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[24]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[25]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[25]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[26]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[26]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[27]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[27]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[28]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[28]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[29]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[29]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[30]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[30]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[31]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[31]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[32]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[32]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[33]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[33]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[34]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[34]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[35]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[35]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[36]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[36]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[37]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[37]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[38]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[38]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[39]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[39]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[40]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[40]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[41]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[41]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[42]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[42]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[43]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[43]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[44]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[44]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[45]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[45]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[46]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[46]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[47]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[47]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[0]                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[0]                        ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[1]                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[1]                        ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[2]                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[2]                        ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[3]                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[3]                        ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[4]                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[4]                        ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[5]                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[5]                        ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[6]                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[6]                        ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[7]                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[7]                        ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[8]                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[8]                        ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[9]                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[9]                        ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[10]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[10]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[11]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[11]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[12]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[12]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[13]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[13]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[14]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[14]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[15]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[15]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[16]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[16]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[17]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[17]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[18]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[18]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[19]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[19]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[20]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[20]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[21]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[21]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[22]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[22]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[23]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[23]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[24]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[24]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[25]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[25]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[26]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[26]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[27]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[27]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[28]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[28]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[29]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[29]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[30]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[30]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[31]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[31]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[32]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[32]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[33]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[33]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[34]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[34]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[35]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[35]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[36]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[36]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[37]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[37]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[38]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[38]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[39]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[39]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[40]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[40]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[41]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[41]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[42]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[42]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[43]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[43]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[44]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[44]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[45]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[45]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[46]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[46]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[47]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[47]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[48]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[48]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[49]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[49]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[50]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[50]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[51]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[51]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[52]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[52]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[53]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[53]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[54]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[54]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[55]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[55]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[56]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[56]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[57]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[57]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[58]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[58]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[59]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[59]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[60]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[60]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[61]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[61]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[62]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[62]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[63]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[63]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[64]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[64]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[65]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[65]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[66]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[66]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[67]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[67]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[68]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[68]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[69]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[69]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[0]                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[0]                        ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[1]                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[1]                        ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[2]                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[2]                        ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[3]                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[3]                        ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[4]                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[4]                        ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[5]                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[5]                        ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[6]                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[6]                        ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[7]                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[7]                        ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[8]                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[8]                        ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[9]                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[9]                        ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[10]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[10]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[11]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[11]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[12]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[12]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[13]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[13]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[14]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[14]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[15]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[15]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[16]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[16]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[17]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[17]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[18]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[18]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[19]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[19]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[20]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[20]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[21]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[21]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[22]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[22]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[23]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[23]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[24]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[24]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[25]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[25]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[26]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[26]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[27]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[27]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[28]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[28]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[29]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[29]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[30]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[30]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[31]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[31]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[32]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[32]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[33]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[33]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[34]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[34]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[35]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[35]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[36]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[36]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[37]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[37]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[38]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[38]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[39]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[39]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[40]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[40]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[41]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[41]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[42]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[42]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[43]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[43]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[44]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[44]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[45]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[45]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[46]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[46]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[47]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[47]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[48]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[48]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[49]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[49]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[50]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[50]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[51]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[51]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[52]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[52]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[53]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[53]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[54]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[54]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[55]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[55]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[56]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[56]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[57]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[57]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[58]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[58]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[59]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[59]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[60]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[60]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[61]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[61]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[62]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[62]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[63]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[63]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[64]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[64]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[65]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[65]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[66]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[66]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[67]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[67]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[68]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[68]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[69]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[69]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[70]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[70]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[71]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[71]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[72]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[72]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[73]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[73]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|out_payload[74]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[74]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[0]                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[0]          ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[1]                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[1]          ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[2]                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[2]          ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[3]                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[3]          ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[4]                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[4]          ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[5]                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[5]          ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[6]                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[6]          ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[7]                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[7]          ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[8]                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[8]          ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[9]                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[9]          ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[10]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[10]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[11]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[11]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[12]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[12]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[13]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[13]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[14]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[14]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[15]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[15]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[16]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[16]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[17]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[17]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[18]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[18]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[19]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[19]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[20]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[20]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[21]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[21]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[22]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[22]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[23]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[23]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[24]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[24]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[25]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[25]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[26]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[26]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[27]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[27]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[28]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[28]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[29]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[29]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[30]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[30]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[31]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[31]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[32]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[32]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[33]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[33]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[34]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[34]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[35]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[35]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[36]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[36]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[37]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[37]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[38]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[38]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[39]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[39]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[40]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[40]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[41]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[41]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[42]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[42]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[43]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[43]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[44]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[44]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[45]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[45]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[46]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[46]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|out_payload[47]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[47]         ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[0]                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[0]                        ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[1]                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[1]                        ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[2]                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[2]                        ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[3]                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[3]                        ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[4]                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[4]                        ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[5]                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[5]                        ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[6]                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[6]                        ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[7]                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[7]                        ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[8]                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[8]                        ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[9]                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[9]                        ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[10]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[10]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[11]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[11]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[12]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[12]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[13]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[13]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[14]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[14]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[15]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[15]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[16]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[16]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[17]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[17]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[18]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[18]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[19]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[19]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[20]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[20]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[21]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[21]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[22]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[22]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[23]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[23]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[24]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[24]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[25]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[25]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[26]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[26]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[27]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[27]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[28]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[28]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[29]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[29]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[30]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[30]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[31]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[31]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[32]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[32]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[33]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[33]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[34]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[34]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[35]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[35]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[36]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[36]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[37]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[37]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[38]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[38]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[39]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[39]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[40]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[40]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[41]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[41]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[42]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[42]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[43]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[43]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[44]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[44]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[45]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[45]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[46]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[46]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[47]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[47]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[48]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[48]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[49]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[49]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[50]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[50]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[51]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[51]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[52]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[52]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[53]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[53]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[54]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[54]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[55]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[55]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[56]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[56]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[57]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[57]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[58]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[58]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[59]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[59]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[60]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[60]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[61]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[61]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[62]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[62]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[63]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[63]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[64]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[64]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[65]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[65]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[66]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[66]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[67]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[67]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[68]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[68]                       ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_payload[69]                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|q_b[69]                       ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[0]                                                 ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[1]                                                 ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[2]                                                 ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[3]                                                 ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[4]                                                 ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[5]                                                 ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[6]                                                 ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[7]                                                 ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[8]                                                 ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[9]                                                 ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[10]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[11]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[12]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[13]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[14]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[15]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[15]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[16]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[16]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[17]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[17]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[18]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[18]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[19]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[19]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[20]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[20]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[21]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[21]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[22]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[22]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[23]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[23]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[24]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[24]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[25]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[25]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[26]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[26]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[27]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[27]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[28]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[28]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[29]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[29]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[30]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[30]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[31]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[31]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[32]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[32]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[33]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[33]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[34]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[34]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[35]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[35]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[36]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[36]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[37]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[37]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[38]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[38]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[39]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[39]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[40]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[40]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[41]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[41]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[42]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[42]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[43]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[43]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[44]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[44]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[45]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[45]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[46]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[46]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[47]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[47]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[48]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[48]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[49]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[49]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[50]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[50]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[51]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[51]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[52]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[52]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[53]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[53]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[54]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[54]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[55]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[55]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[56]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[56]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[57]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[57]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[58]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[58]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[59]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[59]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[60]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[60]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[61]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[61]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[62]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[62]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[63]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[63]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[64]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[64]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[65]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[65]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[66]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[66]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[67]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[67]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[68]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[68]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[69]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[69]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[0]                                                 ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[1]                                                 ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[2]                                                 ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[3]                                                 ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[4]                                                 ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[5]                                                 ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[6]                                                 ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[7]                                                 ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[8]                                                 ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[9]                                                 ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[10]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[11]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[12]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[13]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[14]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[15]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[15]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[16]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[16]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[17]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[17]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[18]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[18]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[19]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[19]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[20]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[20]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[21]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[21]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[22]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[22]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[23]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[23]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[24]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[24]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[25]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[25]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[26]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[26]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[27]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[27]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[28]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[28]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[29]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[29]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[30]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[30]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[31]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[31]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[32]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[32]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[33]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[33]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[34]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[34]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[35]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[35]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[36]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[36]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[37]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[37]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[38]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[38]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[39]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[39]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[40]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[40]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[41]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[41]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[42]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[42]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[43]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[43]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[44]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[44]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[45]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[45]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[46]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[46]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[47]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[47]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[48]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[48]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[49]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[49]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[50]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[50]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[51]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[51]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[52]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[52]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[53]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[53]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[54]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[54]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[55]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[55]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[56]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[56]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[57]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[57]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[58]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[58]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[59]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[59]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[60]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[60]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[61]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[61]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[62]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[62]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[63]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[63]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[64]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[64]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[65]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[65]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[66]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[66]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[67]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[67]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[68]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[68]                                                ; PORTBDATAOUT     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_payload[69]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|q_b[69]                                                ; PORTBDATAOUT     ;
; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|out_payload[0]                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|mem_rtl_0|auto_generated|q_b[0]                                                                                                                             ; PORTBDATAOUT     ;
; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|out_payload[1]                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|mem_rtl_0|auto_generated|q_b[1]                                                                                                                             ; PORTBDATAOUT     ;
; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|out_payload[2]                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|mem_rtl_0|auto_generated|q_b[2]                                                                                                                             ; PORTBDATAOUT     ;
; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|out_payload[3]                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|mem_rtl_0|auto_generated|q_b[3]                                                                                                                             ; PORTBDATAOUT     ;
; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|out_payload[4]                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|mem_rtl_0|auto_generated|q_b[4]                                                                                                                             ; PORTBDATAOUT     ;
; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|out_payload[5]                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|mem_rtl_0|auto_generated|q_b[5]                                                                                                                             ; PORTBDATAOUT     ;
; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|out_payload[6]                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|mem_rtl_0|auto_generated|q_b[6]                                                                                                                             ; PORTBDATAOUT     ;
; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|out_payload[7]                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|mem_rtl_0|auto_generated|q_b[7]                                                                                                                             ; PORTBDATAOUT     ;
; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|out_payload[8]                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|mem_rtl_0|auto_generated|q_b[8]                                                                                                                             ; PORTBDATAOUT     ;
; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|out_payload[9]                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|mem_rtl_0|auto_generated|q_b[9]                                                                                                                             ; PORTBDATAOUT     ;
; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|out_payload[10]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|mem_rtl_0|auto_generated|q_b[10]                                                                                                                            ; PORTBDATAOUT     ;
; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|out_payload[11]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|mem_rtl_0|auto_generated|q_b[11]                                                                                                                            ; PORTBDATAOUT     ;
; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|out_payload[12]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|mem_rtl_0|auto_generated|q_b[12]                                                                                                                            ; PORTBDATAOUT     ;
; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|out_payload[13]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|mem_rtl_0|auto_generated|q_b[13]                                                                                                                            ; PORTBDATAOUT     ;
; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|out_payload[14]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|mem_rtl_0|auto_generated|q_b[14]                                                                                                                            ; PORTBDATAOUT     ;
; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|out_payload[15]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|mem_rtl_0|auto_generated|q_b[15]                                                                                                                            ; PORTBDATAOUT     ;
; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|out_payload[16]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|mem_rtl_0|auto_generated|q_b[16]                                                                                                                            ; PORTBDATAOUT     ;
; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|out_payload[17]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|mem_rtl_0|auto_generated|q_b[17]                                                                                                                            ; PORTBDATAOUT     ;
; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|out_payload[18]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|mem_rtl_0|auto_generated|q_b[18]                                                                                                                            ; PORTBDATAOUT     ;
; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|out_payload[19]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|mem_rtl_0|auto_generated|q_b[19]                                                                                                                            ; PORTBDATAOUT     ;
; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|out_payload[20]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|mem_rtl_0|auto_generated|q_b[20]                                                                                                                            ; PORTBDATAOUT     ;
; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|out_payload[21]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|mem_rtl_0|auto_generated|q_b[21]                                                                                                                            ; PORTBDATAOUT     ;
; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|out_payload[22]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|mem_rtl_0|auto_generated|q_b[22]                                                                                                                            ; PORTBDATAOUT     ;
; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|out_payload[23]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|mem_rtl_0|auto_generated|q_b[23]                                                                                                                            ; PORTBDATAOUT     ;
; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|out_payload[24]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|mem_rtl_0|auto_generated|q_b[24]                                                                                                                            ; PORTBDATAOUT     ;
; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|out_payload[25]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|mem_rtl_0|auto_generated|q_b[25]                                                                                                                            ; PORTBDATAOUT     ;
; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|out_payload[26]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|mem_rtl_0|auto_generated|q_b[26]                                                                                                                            ; PORTBDATAOUT     ;
; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|out_payload[27]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|mem_rtl_0|auto_generated|q_b[27]                                                                                                                            ; PORTBDATAOUT     ;
; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|out_payload[28]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|mem_rtl_0|auto_generated|q_b[28]                                                                                                                            ; PORTBDATAOUT     ;
; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|out_payload[29]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|mem_rtl_0|auto_generated|q_b[29]                                                                                                                            ; PORTBDATAOUT     ;
; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|out_payload[30]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|mem_rtl_0|auto_generated|q_b[30]                                                                                                                            ; PORTBDATAOUT     ;
; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|out_payload[31]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|mem_rtl_0|auto_generated|q_b[31]                                                                                                                            ; PORTBDATAOUT     ;
; jtag_master|master_0|fifo|out_payload[0]                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; jtag_master|master_0|fifo|infer_mem_rtl_0|auto_generated|q_b[0]                                                                                                                                                                            ; PORTBDATAOUT     ;
; jtag_master|master_0|fifo|out_payload[1]                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; jtag_master|master_0|fifo|infer_mem_rtl_0|auto_generated|q_b[1]                                                                                                                                                                            ; PORTBDATAOUT     ;
; jtag_master|master_0|fifo|out_payload[2]                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; jtag_master|master_0|fifo|infer_mem_rtl_0|auto_generated|q_b[2]                                                                                                                                                                            ; PORTBDATAOUT     ;
; jtag_master|master_0|fifo|out_payload[3]                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; jtag_master|master_0|fifo|infer_mem_rtl_0|auto_generated|q_b[3]                                                                                                                                                                            ; PORTBDATAOUT     ;
; jtag_master|master_0|fifo|out_payload[4]                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; jtag_master|master_0|fifo|infer_mem_rtl_0|auto_generated|q_b[4]                                                                                                                                                                            ; PORTBDATAOUT     ;
; jtag_master|master_0|fifo|out_payload[5]                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; jtag_master|master_0|fifo|infer_mem_rtl_0|auto_generated|q_b[5]                                                                                                                                                                            ; PORTBDATAOUT     ;
; jtag_master|master_0|fifo|out_payload[6]                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; jtag_master|master_0|fifo|infer_mem_rtl_0|auto_generated|q_b[6]                                                                                                                                                                            ; PORTBDATAOUT     ;
; jtag_master|master_0|fifo|out_payload[7]                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ; jtag_master|master_0|fifo|infer_mem_rtl_0|auto_generated|q_b[7]                                                                                                                                                                            ; PORTBDATAOUT     ;
; DUT|CHANNEL_GEN[0].u_channel|address_decoder_ch|master|master|read_accepted                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|address_decoder_ch|master|master|read_accepted~DUPLICATE                                                                                                                                                      ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|address_decoder_ch|mm_interconnect_0|master_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|address_decoder_ch|mm_interconnect_0|master_avalon_universal_master_0_agent|hold_waitrequest~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|address_decoder_ch|mm_interconnect_0|xcvr_rcfg_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|address_decoder_ch|mm_interconnect_0|xcvr_rcfg_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                  ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|out_data_toggle_sync_reg2                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|out_data_toggle_sync_reg2~DUPLICATE                                                                   ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|out_data_toggle_sync_reg2                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|out_data_toggle_sync_reg2~DUPLICATE                                                                   ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|err_reg                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|err_reg~DUPLICATE                                                                                                             ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsOctets[29]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsOctets[29]~DUPLICATE                                                                                                ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsOctets[33]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsOctets[33]~DUPLICATE                                                                                                ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsOctets[34]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsOctets[34]~DUPLICATE                                                                                                ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsOctets[35]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsOctets[35]~DUPLICATE                                                                                                ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsOctets[40]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsOctets[40]~DUPLICATE                                                                                                ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsOctets[45]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsOctets[45]~DUPLICATE                                                                                                ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsOctets[47]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsOctets[47]~DUPLICATE                                                                                                ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsOctets[49]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsOctets[49]~DUPLICATE                                                                                                ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsOctets[50]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsOctets[50]~DUPLICATE                                                                                                ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsOctets[55]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsOctets[55]~DUPLICATE                                                                                                ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsOctets[57]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsOctets[57]~DUPLICATE                                                                                                ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsOctets[61]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsOctets[61]~DUPLICATE                                                                                                ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsOctets_lsb[6]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsOctets_lsb[6]~DUPLICATE                                                                                             ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsOctets_lsb[10]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsOctets_lsb[10]~DUPLICATE                                                                                            ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsOctets_lsb[14]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsOctets_lsb[14]~DUPLICATE                                                                                            ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsOctets_lsb[16]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsOctets_lsb[16]~DUPLICATE                                                                                            ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsOctets_lsb[18]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsOctets_lsb[18]~DUPLICATE                                                                                            ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsOctets_lsb[23]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsOctets_lsb[23]~DUPLICATE                                                                                            ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsOctets_lsb[24]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsOctets_lsb[24]~DUPLICATE                                                                                            ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsOctets_lsb[26]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsOctets_lsb[26]~DUPLICATE                                                                                            ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsPkts[17]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsPkts[17]~DUPLICATE                                                                                                  ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsPkts[18]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsPkts[18]~DUPLICATE                                                                                                  ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsPkts[22]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsPkts[22]~DUPLICATE                                                                                                  ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsPkts[27]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsPkts[27]~DUPLICATE                                                                                                  ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsPkts[32]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsPkts[32]~DUPLICATE                                                                                                  ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsPkts_lsb[2]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsPkts_lsb[2]~DUPLICATE                                                                                               ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsPkts_lsb[4]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsPkts_lsb[4]~DUPLICATE                                                                                               ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsPkts_lsb[5]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsPkts_lsb[5]~DUPLICATE                                                                                               ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsPkts_lsb[10]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsPkts_lsb[10]~DUPLICATE                                                                                              ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|ifErrors[16]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|ifErrors[16]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|ifErrors[21]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|ifErrors[21]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|ifErrors[25]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|ifErrors[25]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|ifErrors[27]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|ifErrors[27]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|ifErrors[28]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|ifErrors[28]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|ifErrors[29]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|ifErrors[29]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|ifErrors[32]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|ifErrors[32]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|ifErrors_lsb[5]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|ifErrors_lsb[5]~DUPLICATE                                                                                                     ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|ifErrors_lsb[12]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|ifErrors_lsb[12]~DUPLICATE                                                                                                    ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|ifErrors_lsb[13]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|ifErrors_lsb[13]~DUPLICATE                                                                                                    ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|ifErrors_lsb[14]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|ifErrors_lsb[14]~DUPLICATE                                                                                                    ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK[28]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK[28]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK[35]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK[35]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK[37]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK[37]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK[39]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK[39]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK[40]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK[40]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK[42]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK[42]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK[46]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK[46]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK[49]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK[49]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK[50]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK[50]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK[53]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK[53]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK[54]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK[54]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK[55]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK[55]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK[56]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK[56]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK[57]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK[57]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK[60]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK[60]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK[61]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK[61]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK_lsb[16]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK_lsb[16]~DUPLICATE                                                                                                    ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK_lsb[19]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK_lsb[19]~DUPLICATE                                                                                                    ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK_lsb[21]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK_lsb[21]~DUPLICATE                                                                                                    ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK_lsb[24]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK_lsb[24]~DUPLICATE                                                                                                    ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|payload_length_pipe1[0]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|payload_length_pipe1[0]~DUPLICATE                                                                                             ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|reg_cnt[1]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|reg_cnt[1]~DUPLICATE                                                                                                          ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|stat_cnt_p1[16]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|stat_cnt_p1[16]~DUPLICATE                                                                                                     ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|stat_cnt_p1[19]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|stat_cnt_p1[19]~DUPLICATE                                                                                                     ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|stat_cnt_p1[33]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|stat_cnt_p1[33]~DUPLICATE                                                                                                     ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|undersizeframe_cnt[0]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|undersizeframe_cnt[0]~DUPLICATE                                                                                               ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|cnt_waddr_p1[3]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|cnt_waddr_p1[3]~DUPLICATE                                                                                                     ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|cnt_waddr_p1[4]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|cnt_waddr_p1[4]~DUPLICATE                                                                                                     ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsOctets[30]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsOctets[30]~DUPLICATE                                                                                                ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsOctets[32]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsOctets[32]~DUPLICATE                                                                                                ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsOctets[35]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsOctets[35]~DUPLICATE                                                                                                ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsOctets[41]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsOctets[41]~DUPLICATE                                                                                                ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsOctets[46]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsOctets[46]~DUPLICATE                                                                                                ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsOctets[47]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsOctets[47]~DUPLICATE                                                                                                ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsOctets[49]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsOctets[49]~DUPLICATE                                                                                                ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsOctets[59]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsOctets[59]~DUPLICATE                                                                                                ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsOctets_lsb[1]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsOctets_lsb[1]~DUPLICATE                                                                                             ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsOctets_lsb[9]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsOctets_lsb[9]~DUPLICATE                                                                                             ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsOctets_lsb[11]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsOctets_lsb[11]~DUPLICATE                                                                                            ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsOctets_lsb[13]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsOctets_lsb[13]~DUPLICATE                                                                                            ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsOctets_lsb[18]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsOctets_lsb[18]~DUPLICATE                                                                                            ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsOctets_lsb[27]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsOctets_lsb[27]~DUPLICATE                                                                                            ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsPkts[16]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsPkts[16]~DUPLICATE                                                                                                  ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsPkts[18]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsPkts[18]~DUPLICATE                                                                                                  ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsPkts[26]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsPkts[26]~DUPLICATE                                                                                                  ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsPkts[27]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsPkts[27]~DUPLICATE                                                                                                  ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsPkts_lsb[0]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsPkts_lsb[0]~DUPLICATE                                                                                               ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsPkts_lsb[7]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsPkts_lsb[7]~DUPLICATE                                                                                               ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsPkts_lsb[11]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsPkts_lsb[11]~DUPLICATE                                                                                              ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsPkts_lsb[13]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsPkts_lsb[13]~DUPLICATE                                                                                              ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|ifErrors[19]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|ifErrors[19]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|ifErrors[23]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|ifErrors[23]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|ifErrors[26]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|ifErrors[26]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|ifErrors[31]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|ifErrors[31]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|ifErrors[33]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|ifErrors[33]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|ifErrors[34]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|ifErrors[34]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|ifErrors[35]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|ifErrors[35]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|ifErrors_lsb[2]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|ifErrors_lsb[2]~DUPLICATE                                                                                                     ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|ifErrors_lsb[8]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|ifErrors_lsb[8]~DUPLICATE                                                                                                     ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|ifErrors_lsb[11]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|ifErrors_lsb[11]~DUPLICATE                                                                                                    ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|ifErrors_lsb[12]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|ifErrors_lsb[12]~DUPLICATE                                                                                                    ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK[29]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK[29]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK[33]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK[33]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK[35]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK[35]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK[36]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK[36]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK[37]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK[37]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK[41]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK[41]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK[43]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK[43]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK[45]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK[45]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK[47]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK[47]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK[49]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK[49]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK[53]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK[53]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK[61]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK[61]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK[62]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK[62]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK_lsb[0]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK_lsb[0]~DUPLICATE                                                                                                     ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK_lsb[9]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK_lsb[9]~DUPLICATE                                                                                                     ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK_lsb[15]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK_lsb[15]~DUPLICATE                                                                                                    ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK_lsb[18]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK_lsb[18]~DUPLICATE                                                                                                    ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK_lsb[25]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK_lsb[25]~DUPLICATE                                                                                                    ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK_lsb[26]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK_lsb[26]~DUPLICATE                                                                                                    ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|reg_cnt[1]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|reg_cnt[1]~DUPLICATE                                                                                                          ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|stat_sink_valid_pipe1                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|stat_sink_valid_pipe1~DUPLICATE                                                                                               ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|state.STM_TYPE_IDLE                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|state.STM_TYPE_IDLE~DUPLICATE                                                                                                 ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|pulse_rx_pkt_ovrflw_errcnt_counter[16]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|pulse_rx_pkt_ovrflw_errcnt_counter[16]~DUPLICATE                                                                                                         ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|pulse_rx_pkt_ovrflw_errcnt_counter[33]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|pulse_rx_pkt_ovrflw_errcnt_counter[33]~DUPLICATE                                                                                                         ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|pulse_rx_pkt_ovrflw_etherstatsdropevents_counter[6]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|pulse_rx_pkt_ovrflw_etherstatsdropevents_counter[6]~DUPLICATE                                                                                            ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|pulse_rx_pkt_ovrflw_etherstatsdropevents_counter[29]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|pulse_rx_pkt_ovrflw_etherstatsdropevents_counter[29]~DUPLICATE                                                                                           ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|pulse_tx_udf_errcnt_counter[6]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|pulse_tx_udf_errcnt_counter[6]~DUPLICATE                                                                                                                 ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|pulse_tx_udf_errcnt_counter[8]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|pulse_tx_udf_errcnt_counter[8]~DUPLICATE                                                                                                                 ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|pulse_tx_udf_errcnt_counter[13]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|pulse_tx_udf_errcnt_counter[13]~DUPLICATE                                                                                                                ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|pulse_tx_udf_errcnt_counter[19]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|pulse_tx_udf_errcnt_counter[19]~DUPLICATE                                                                                                                ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|pulse_tx_udf_errcnt_counter[27]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|pulse_tx_udf_errcnt_counter[27]~DUPLICATE                                                                                                                ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|pulse_tx_udf_errcnt_counter[28]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|pulse_tx_udf_errcnt_counter[28]~DUPLICATE                                                                                                                ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|pulse_tx_udf_errcnt_counter[30]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|pulse_tx_udf_errcnt_counter[30]~DUPLICATE                                                                                                                ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|crc32_inst|crc_good                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|crc32_inst|crc_good~DUPLICATE                                                                                                                      ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|crc32_inst|data1[20]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|crc32_inst|data1[20]~DUPLICATE                                                                                                                     ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|crc32_inst|data1[21]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|crc32_inst|data1[21]~DUPLICATE                                                                                                                     ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|crc32_inst|data1[25]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|crc32_inst|data1[25]~DUPLICATE                                                                                                                     ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|crc32_inst|data1[27]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|crc32_inst|data1[27]~DUPLICATE                                                                                                                     ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_control_inst|filter_crcpad_rem_inst|frm_pipeline_2|full1                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_control_inst|filter_crcpad_rem_inst|frm_pipeline_2|full1~DUPLICATE                                                                             ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_control_inst|filter_crcpad_rem_inst|frm_pipeline_6|full1                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_control_inst|filter_crcpad_rem_inst|frm_pipeline_6|full1~DUPLICATE                                                                             ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_control_inst|filter_crcpad_rem_inst|remaining_payload_p3[0]                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_control_inst|filter_crcpad_rem_inst|remaining_payload_p3[0]~DUPLICATE                                                                          ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_control_inst|filter_crcpad_rem_inst|remaining_payload_p3[2]                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_control_inst|filter_crcpad_rem_inst|remaining_payload_p3[2]~DUPLICATE                                                                          ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_control_inst|filter_crcpad_rem_inst|remaining_payload_p3[5]                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_control_inst|filter_crcpad_rem_inst|remaining_payload_p3[5]~DUPLICATE                                                                          ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_control_inst|filter_crcpad_rem_inst|remaining_payload_p3[7]                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_control_inst|filter_crcpad_rem_inst|remaining_payload_p3[7]~DUPLICATE                                                                          ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|bcast_addr_matched_bit47to16_p2                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|bcast_addr_matched_bit47to16_p2~DUPLICATE                                                                                         ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|bytes_counter[0]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|bytes_counter[0]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|bytes_counter[1]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|bytes_counter[1]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|bytes_counter[3]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|bytes_counter[3]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|bytes_counter[7]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|bytes_counter[7]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|bytes_counter[9]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|bytes_counter[9]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|count_payload_len[9]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|count_payload_len[9]~DUPLICATE                                                                                                    ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|count_payload_len[10]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|count_payload_len[10]~DUPLICATE                                                                                                   ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|count_payload_len[15]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|count_payload_len[15]~DUPLICATE                                                                                                   ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|frame_len[0]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|frame_len[0]~DUPLICATE                                                                                                            ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|frame_len[2]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|frame_len[2]~DUPLICATE                                                                                                            ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|frame_len[4]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|frame_len[4]~DUPLICATE                                                                                                            ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|frame_len[5]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|frame_len[5]~DUPLICATE                                                                                                            ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|frame_len[6]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|frame_len[6]~DUPLICATE                                                                                                            ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|frame_len[8]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|frame_len[8]~DUPLICATE                                                                                                            ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|frame_len[9]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|frame_len[9]~DUPLICATE                                                                                                            ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|length_frm                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|length_frm~DUPLICATE                                                                                                              ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|oversized_frm                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|oversized_frm~DUPLICATE                                                                                                           ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|undersized_frm                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|undersized_frm~DUPLICATE                                                                                                          ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|rx_ethfrm_empty_10g[0]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|rx_ethfrm_empty_10g[0]~DUPLICATE                                                                                            ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|xgmii_data_reg_0[4]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|xgmii_data_reg_0[4]~DUPLICATE                                                                                               ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|xgmii_data_reg_0[25]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|xgmii_data_reg_0[25]~DUPLICATE                                                                                              ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|xgmii_data_reg_0[26]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|xgmii_data_reg_0[26]~DUPLICATE                                                                                              ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|xgmii_data_reg_0[30]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|xgmii_data_reg_0[30]~DUPLICATE                                                                                              ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|xgmii_data_reg_3[2]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|xgmii_data_reg_3[2]~DUPLICATE                                                                                               ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|xgmii_data_reg_3[5]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|xgmii_data_reg_3[5]~DUPLICATE                                                                                               ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|xgmii_data_reg_3[12]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|xgmii_data_reg_3[12]~DUPLICATE                                                                                              ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|xgmii_data_reg_3[13]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|xgmii_data_reg_3[13]~DUPLICATE                                                                                              ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|xgmii_data_reg_3[14]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|xgmii_data_reg_3[14]~DUPLICATE                                                                                              ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|xgmii_data_reg_3[19]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|xgmii_data_reg_3[19]~DUPLICATE                                                                                              ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|xgmii_data_reg_3[22]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|xgmii_data_reg_3[22]~DUPLICATE                                                                                              ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|xgmii_data_reg_3[24]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|xgmii_data_reg_3[24]~DUPLICATE                                                                                              ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|xgmii_data_reg_3[28]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|xgmii_data_reg_3[28]~DUPLICATE                                                                                              ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|xgmii_data_reg_3[31]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|xgmii_data_reg_3[31]~DUPLICATE                                                                                              ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|crc2[2]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|crc2[2]~DUPLICATE                                                                                                                       ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|crc2[9]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|crc2[9]~DUPLICATE                                                                                                                       ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|crc2[13]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|crc2[13]~DUPLICATE                                                                                                                      ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|crc2[16]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|crc2[16]~DUPLICATE                                                                                                                      ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|crc2[17]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|crc2[17]~DUPLICATE                                                                                                                      ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|crc2[20]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|crc2[20]~DUPLICATE                                                                                                                      ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|crc2[22]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|crc2[22]~DUPLICATE                                                                                                                      ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|crc2[29]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|crc2[29]~DUPLICATE                                                                                                                      ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|crc2[30]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|crc2[30]~DUPLICATE                                                                                                                      ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|crc3[0]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|crc3[0]~DUPLICATE                                                                                                                       ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|crc3[2]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|crc3[2]~DUPLICATE                                                                                                                       ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|crc3[4]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|crc3[4]~DUPLICATE                                                                                                                       ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|crc3[7]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|crc3[7]~DUPLICATE                                                                                                                       ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|crc3[24]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|crc3[24]~DUPLICATE                                                                                                                      ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|crc3[25]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|crc3[25]~DUPLICATE                                                                                                                      ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|crc3[27]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|crc3[27]~DUPLICATE                                                                                                                      ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|crc4[17]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|crc4[17]~DUPLICATE                                                                                                                      ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|crc4[20]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|crc4[20]~DUPLICATE                                                                                                                      ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|data1[1]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|data1[1]~DUPLICATE                                                                                                                      ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|data1[3]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|data1[3]~DUPLICATE                                                                                                                      ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|data1[9]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|data1[9]~DUPLICATE                                                                                                                      ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|data1[16]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|data1[16]~DUPLICATE                                                                                                                     ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|data1[21]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|data1[21]~DUPLICATE                                                                                                                     ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|data1[22]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|data1[22]~DUPLICATE                                                                                                                     ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|data1[26]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|data1[26]~DUPLICATE                                                                                                                     ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|data1[29]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|data1[29]~DUPLICATE                                                                                                                     ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|data_frm_gen_inst|mindphcnt_met                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|data_frm_gen_inst|mindphcnt_met~DUPLICATE                                                                                                          ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|data_frm_gen_inst|tx_srcaddr_inserter|pream_st_pl_inst|data1[33]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|data_frm_gen_inst|tx_srcaddr_inserter|pream_st_pl_inst|data1[33]~DUPLICATE                                                                         ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_dec_pl_inst|data1[21]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_dec_pl_inst|data1[21]~DUPLICATE                                                                                                                ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_dec_pl_inst|data1[25]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_dec_pl_inst|data1[25]~DUPLICATE                                                                                                                ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_decoder_inst|bytes_counter[0]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_decoder_inst|bytes_counter[0]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_decoder_inst|bytes_counter[8]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_decoder_inst|bytes_counter[8]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_decoder_inst|bytes_counter[13]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_decoder_inst|bytes_counter[13]~DUPLICATE                                                                                                       ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_decoder_inst|count_payload_len[5]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_decoder_inst|count_payload_len[5]~DUPLICATE                                                                                                    ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_decoder_inst|count_payload_len[6]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_decoder_inst|count_payload_len[6]~DUPLICATE                                                                                                    ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_decoder_inst|ctrl_type                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_decoder_inst|ctrl_type~DUPLICATE                                                                                                               ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_decoder_inst|state[2]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_decoder_inst|state[2]~DUPLICATE                                                                                                                ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_decoder_inst|state[9]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_decoder_inst|state[9]~DUPLICATE                                                                                                                ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_muxer_inst|st_pl_inst|data1[1]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_muxer_inst|st_pl_inst|data1[1]~DUPLICATE                                                                                                       ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_muxer_inst|st_pl_inst|data1[4]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_muxer_inst|st_pl_inst|data1[4]~DUPLICATE                                                                                                       ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_muxer_inst|st_pl_inst|data1[20]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_muxer_inst|st_pl_inst|data1[20]~DUPLICATE                                                                                                      ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_muxer_inst|st_pl_inst|data1[26]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_muxer_inst|st_pl_inst|data1[26]~DUPLICATE                                                                                                      ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_muxer_inst|st_pl_inst|data1[29]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_muxer_inst|st_pl_inst|data1[29]~DUPLICATE                                                                                                      ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_muxer_inst|st_pl_inst|data1[35]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_muxer_inst|st_pl_inst|data1[35]~DUPLICATE                                                                                                      ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|pause_frm_gen_inst|PAUSEGEN_SM_ps.FRMDAT1                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|pause_frm_gen_inst|PAUSEGEN_SM_ps.FRMDAT1~DUPLICATE                                                                                                ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|pause_frm_gen_inst|PAUSEGEN_SM_ps.FRMDAT2                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|pause_frm_gen_inst|PAUSEGEN_SM_ps.FRMDAT2~DUPLICATE                                                                                                ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|pause_frm_gen_inst|st_pause_req_inst|holdoff_cnt[1]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|pause_frm_gen_inst|st_pause_req_inst|holdoff_cnt[1]~DUPLICATE                                                                                      ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|xgmii_rs_layer|arc_DATA_CRC_dly2                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|xgmii_rs_layer|arc_DATA_CRC_dly2~DUPLICATE                                                                                           ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|xgmii_rs_layer|hold_empty[0]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|xgmii_rs_layer|hold_empty[0]~DUPLICATE                                                                                               ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|xgmii_rs_layer|hold_empty[1]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|xgmii_rs_layer|hold_empty[1]~DUPLICATE                                                                                               ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|xgmii_rs_layer|int_eop_holdreg                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|xgmii_rs_layer|int_eop_holdreg~DUPLICATE                                                                                             ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|timer_lsb[0]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|timer_lsb[0]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|timer_lsb[2]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|timer_lsb[2]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|timer_lsb[10]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|timer_lsb[10]~DUPLICATE                                                                                                       ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|clk_rst_inst|csr_tx_cc_in_reset_sync|altera_reset_synchronizer_int_chain_out                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|clk_rst_inst|csr_tx_cc_in_reset_sync|altera_reset_synchronizer_int_chain_out~DUPLICATE                                                                                                      ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|full                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|full~DUPLICATE                                                                                                                      ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|sink_in_reset                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|sink_in_reset~DUPLICATE                                                                                                             ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_valid                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_valid~DUPLICATE                                                                                                                 ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|adapter|avalon_st_rx|a_data0[4]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|adapter|avalon_st_rx|a_data0[4]~DUPLICATE                                                                                                                       ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|adapter|avalon_st_rx|out_valid                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|adapter|avalon_st_rx|out_valid~DUPLICATE                                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|adapter|avalon_st_tx|a_valid                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|adapter|avalon_st_tx|a_valid~DUPLICATE                                                                                                                          ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|an_sync_cnt[1]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|an_sync_cnt[1]~DUPLICATE                                                                                                                                 ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|an_sync_cnt[3]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|an_sync_cnt[3]~DUPLICATE                                                                                                                                 ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|an_sync_cnt[7]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|an_sync_cnt[7]~DUPLICATE                                                                                                                                 ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|an_sync_cnt[9]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|an_sync_cnt[9]~DUPLICATE                                                                                                                                 ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|an_sync_cnt[13]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|an_sync_cnt[13]~DUPLICATE                                                                                                                                ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|an_sync_cnt[19]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|an_sync_cnt[19]~DUPLICATE                                                                                                                                ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|idle_cnt[1]                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|idle_cnt[1]~DUPLICATE                                                                                                                                    ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|link_timer[1]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|link_timer[1]~DUPLICATE                                                                                                                                  ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|link_timer[5]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|link_timer[5]~DUPLICATE                                                                                                                                  ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|link_timer[6]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|link_timer[6]~DUPLICATE                                                                                                                                  ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|link_timer[7]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|link_timer[7]~DUPLICATE                                                                                                                                  ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|link_timer[9]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|link_timer[9]~DUPLICATE                                                                                                                                  ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|link_timer_dec                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|link_timer_dec~DUPLICATE                                                                                                                                 ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|lp_ability[2]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|lp_ability[2]~DUPLICATE                                                                                                                                  ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|lp_ability_ena~reg0                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|lp_ability_ena~reg0DUPLICATE                                                                                                                             ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|rx_ability_reg[4]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|rx_ability_reg[4]~DUPLICATE                                                                                                                              ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|rx_abiliy_cnt[0]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|rx_abiliy_cnt[0]~DUPLICATE                                                                                                                               ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|state.STM_TYP_IDLE_DETECT                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|state.STM_TYP_IDLE_DETECT~DUPLICATE                                                                                                                      ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|state.STM_TYP_LINK_OK                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|state.STM_TYP_LINK_OK~DUPLICATE                                                                                                                          ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|alt_mge_phy_usxg32_creg_map_inst|an_link_timer[0]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|alt_mge_phy_usxg32_creg_map_inst|an_link_timer[0]~DUPLICATE                                                                                             ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|alt_mge_phy_usxg32_creg_map_inst|an_link_timer[3]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|alt_mge_phy_usxg32_creg_map_inst|an_link_timer[3]~DUPLICATE                                                                                             ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|alt_mge_phy_usxg32_creg_map_inst|an_link_timer[5]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|alt_mge_phy_usxg32_creg_map_inst|an_link_timer[5]~DUPLICATE                                                                                             ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|derep|data_p1[20]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|derep|data_p1[20]~DUPLICATE                                                                                                                              ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|dcfifo_componenet|auto_generated|wrptr_g[0]                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|dcfifo_componenet|auto_generated|wrptr_g[0]~DUPLICATE                                                                 ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|dcfifo_componenet|auto_generated|wrptr_g[2]                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|dcfifo_componenet|auto_generated|wrptr_g[2]~DUPLICATE                                                                 ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|cur_data_in[26]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|cur_data_in[26]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|cur_data_in[28]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|cur_data_in[28]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|cur_data_in[30]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|cur_data_in[30]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|rd_en_10g                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|rd_en_10g~DUPLICATE                                                                                                              ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|width_adpt_64_to_32|data_out[18]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|width_adpt_64_to_32|data_out[18]~DUPLICATE                                                                                                               ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|width_adpt_64_to_32|sm_state.STATE_MSB                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|width_adpt_64_to_32|sm_state.STATE_MSB~DUPLICATE                                                                                                         ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|data_rep|tx_xgmii_control_out[0]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|data_rep|tx_xgmii_control_out[0]~DUPLICATE                                                                                                               ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|data_rep|tx_xgmii_data_out[6]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|data_rep|tx_xgmii_data_out[6]~DUPLICATE                                                                                                                  ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|data_rep|tx_xgmii_data_out[25]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|data_rep|tx_xgmii_data_out[25]~DUPLICATE                                                                                                                 ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet|auto_generated|rdptr_g1p|counter1a3                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet|auto_generated|rdptr_g1p|counter1a3~DUPLICATE                                                                       ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet|auto_generated|wrptr_g[0]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet|auto_generated|wrptr_g[0]~DUPLICATE                                                                                 ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|address_decoder_ch|master|master|read_accepted                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|address_decoder_ch|master|master|read_accepted~DUPLICATE                                                                                                                                                      ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|address_decoder_ch|mm_interconnect_0|master_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|address_decoder_ch|mm_interconnect_0|master_avalon_universal_master_0_agent|hold_waitrequest~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|address_decoder_ch|mm_interconnect_0|master_avalon_universal_master_0_limiter|has_pending_responses                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|address_decoder_ch|mm_interconnect_0|master_avalon_universal_master_0_limiter|has_pending_responses~DUPLICATE                                                                                                 ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|address_decoder_ch|xcvr_rcfg|xcvr_rcfg|read_latency_shift_reg[0]                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|address_decoder_ch|xcvr_rcfg|xcvr_rcfg|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                    ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|out_data_toggle_sync_reg2                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|out_data_toggle_sync_reg2~DUPLICATE                                                                   ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|cnt_waddr_p1[1]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|cnt_waddr_p1[1]~DUPLICATE                                                                                                     ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|err_reg                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|err_reg~DUPLICATE                                                                                                             ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsOctets[31]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsOctets[31]~DUPLICATE                                                                                                ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsOctets[32]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsOctets[32]~DUPLICATE                                                                                                ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsOctets[37]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsOctets[37]~DUPLICATE                                                                                                ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsOctets[39]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsOctets[39]~DUPLICATE                                                                                                ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsOctets[47]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsOctets[47]~DUPLICATE                                                                                                ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsOctets[52]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsOctets[52]~DUPLICATE                                                                                                ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsOctets_lsb[11]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsOctets_lsb[11]~DUPLICATE                                                                                            ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsOctets_lsb[13]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsOctets_lsb[13]~DUPLICATE                                                                                            ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsOctets_lsb[14]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsOctets_lsb[14]~DUPLICATE                                                                                            ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsOctets_lsb[17]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsOctets_lsb[17]~DUPLICATE                                                                                            ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsOctets_lsb[18]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsOctets_lsb[18]~DUPLICATE                                                                                            ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsOctets_lsb[24]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsOctets_lsb[24]~DUPLICATE                                                                                            ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsOctets_lsb[26]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsOctets_lsb[26]~DUPLICATE                                                                                            ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsPkts[28]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsPkts[28]~DUPLICATE                                                                                                  ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsPkts_lsb[1]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsPkts_lsb[1]~DUPLICATE                                                                                               ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsPkts_lsb[8]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsPkts_lsb[8]~DUPLICATE                                                                                               ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|ifErrors[27]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|ifErrors[27]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|ifErrors[28]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|ifErrors[28]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|ifErrors[30]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|ifErrors[30]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|ifErrors_lsb[10]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|ifErrors_lsb[10]~DUPLICATE                                                                                                    ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|ifErrors_lsb[11]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|ifErrors_lsb[11]~DUPLICATE                                                                                                    ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|ifErrors_lsb[12]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|ifErrors_lsb[12]~DUPLICATE                                                                                                    ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|ifErrors_lsb[14]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|ifErrors_lsb[14]~DUPLICATE                                                                                                    ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK[28]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK[28]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK[31]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK[31]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK[36]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK[36]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK[37]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK[37]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK[39]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK[39]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK[41]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK[41]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK[43]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK[43]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK[44]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK[44]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK[45]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK[45]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK[57]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK[57]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK[63]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK[63]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK_lsb[0]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK_lsb[0]~DUPLICATE                                                                                                     ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK_lsb[6]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK_lsb[6]~DUPLICATE                                                                                                     ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK_lsb[24]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK_lsb[24]~DUPLICATE                                                                                                    ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|reg_cnt[0]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|reg_cnt[0]~DUPLICATE                                                                                                          ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|reg_cnt[1]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|reg_cnt[1]~DUPLICATE                                                                                                          ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|reg_stat_data[4]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|reg_stat_data[4]~DUPLICATE                                                                                                    ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|stat_cnt_p1[17]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|stat_cnt_p1[17]~DUPLICATE                                                                                                     ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|undersizeframe_cnt[0]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|undersizeframe_cnt[0]~DUPLICATE                                                                                               ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|cnt_waddr_p1[3]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|cnt_waddr_p1[3]~DUPLICATE                                                                                                     ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|csr_address_reg[2]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|csr_address_reg[2]~DUPLICATE                                                                                                  ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsOctets[32]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsOctets[32]~DUPLICATE                                                                                                ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsOctets[37]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsOctets[37]~DUPLICATE                                                                                                ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsOctets[41]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsOctets[41]~DUPLICATE                                                                                                ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsOctets[45]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsOctets[45]~DUPLICATE                                                                                                ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsOctets[51]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsOctets[51]~DUPLICATE                                                                                                ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsOctets[53]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsOctets[53]~DUPLICATE                                                                                                ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsOctets[54]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsOctets[54]~DUPLICATE                                                                                                ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsOctets[57]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsOctets[57]~DUPLICATE                                                                                                ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsOctets[59]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsOctets[59]~DUPLICATE                                                                                                ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsOctets[63]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsOctets[63]~DUPLICATE                                                                                                ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsOctets_lsb[6]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsOctets_lsb[6]~DUPLICATE                                                                                             ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsOctets_lsb[9]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsOctets_lsb[9]~DUPLICATE                                                                                             ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsOctets_lsb[16]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsOctets_lsb[16]~DUPLICATE                                                                                            ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsOctets_lsb[19]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsOctets_lsb[19]~DUPLICATE                                                                                            ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsOctets_lsb[27]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsOctets_lsb[27]~DUPLICATE                                                                                            ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsPkts[24]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsPkts[24]~DUPLICATE                                                                                                  ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsPkts_lsb[7]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsPkts_lsb[7]~DUPLICATE                                                                                               ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsPkts_lsb[10]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsPkts_lsb[10]~DUPLICATE                                                                                              ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsPkts_lsb[11]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsPkts_lsb[11]~DUPLICATE                                                                                              ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsPkts_lsb[15]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsPkts_lsb[15]~DUPLICATE                                                                                              ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|ifErrors[21]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|ifErrors[21]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|ifErrors[22]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|ifErrors[22]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|ifErrors[26]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|ifErrors[26]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|ifErrors[31]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|ifErrors[31]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|ifErrors_lsb[11]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|ifErrors_lsb[11]~DUPLICATE                                                                                                    ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|ifErrors_lsb[12]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|ifErrors_lsb[12]~DUPLICATE                                                                                                    ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK[31]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK[31]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK[33]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK[33]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK[36]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK[36]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK[40]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK[40]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK[48]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK[48]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK[50]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK[50]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK[52]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK[52]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK[55]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK[55]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK[60]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK[60]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK[62]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK[62]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK_lsb[2]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK_lsb[2]~DUPLICATE                                                                                                     ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK_lsb[7]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK_lsb[7]~DUPLICATE                                                                                                     ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK_lsb[9]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK_lsb[9]~DUPLICATE                                                                                                     ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK_lsb[11]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK_lsb[11]~DUPLICATE                                                                                                    ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK_lsb[15]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK_lsb[15]~DUPLICATE                                                                                                    ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK_lsb[17]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK_lsb[17]~DUPLICATE                                                                                                    ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK_lsb[24]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK_lsb[24]~DUPLICATE                                                                                                    ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|reg_cnt[1]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|reg_cnt[1]~DUPLICATE                                                                                                          ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|reg_cnt[2]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|reg_cnt[2]~DUPLICATE                                                                                                          ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|stat_cnt_p1[0]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|stat_cnt_p1[0]~DUPLICATE                                                                                                      ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|pulse_rx_pkt_ovrflw_errcnt_counter[6]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|pulse_rx_pkt_ovrflw_errcnt_counter[6]~DUPLICATE                                                                                                          ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|pulse_rx_pkt_ovrflw_errcnt_counter[14]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|pulse_rx_pkt_ovrflw_errcnt_counter[14]~DUPLICATE                                                                                                         ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|pulse_rx_pkt_ovrflw_errcnt_counter[22]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|pulse_rx_pkt_ovrflw_errcnt_counter[22]~DUPLICATE                                                                                                         ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|pulse_rx_pkt_ovrflw_errcnt_counter[25]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|pulse_rx_pkt_ovrflw_errcnt_counter[25]~DUPLICATE                                                                                                         ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|pulse_rx_pkt_ovrflw_etherstatsdropevents_counter[0]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|pulse_rx_pkt_ovrflw_etherstatsdropevents_counter[0]~DUPLICATE                                                                                            ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|pulse_rx_pkt_ovrflw_etherstatsdropevents_counter[10]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|pulse_rx_pkt_ovrflw_etherstatsdropevents_counter[10]~DUPLICATE                                                                                           ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|pulse_rx_pkt_ovrflw_etherstatsdropevents_counter[12]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|pulse_rx_pkt_ovrflw_etherstatsdropevents_counter[12]~DUPLICATE                                                                                           ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|pulse_rx_pkt_ovrflw_etherstatsdropevents_counter[15]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|pulse_rx_pkt_ovrflw_etherstatsdropevents_counter[15]~DUPLICATE                                                                                           ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|pulse_tx_udf_errcnt_counter[3]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|pulse_tx_udf_errcnt_counter[3]~DUPLICATE                                                                                                                 ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|pulse_tx_udf_errcnt_counter[8]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|pulse_tx_udf_errcnt_counter[8]~DUPLICATE                                                                                                                 ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|pulse_tx_udf_errcnt_counter[14]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|pulse_tx_udf_errcnt_counter[14]~DUPLICATE                                                                                                                ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|pulse_tx_udf_errcnt_counter[19]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|pulse_tx_udf_errcnt_counter[19]~DUPLICATE                                                                                                                ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|pulse_tx_udf_errcnt_counter[22]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|pulse_tx_udf_errcnt_counter[22]~DUPLICATE                                                                                                                ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|pulse_tx_udf_errcnt_counter[30]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|pulse_tx_udf_errcnt_counter[30]~DUPLICATE                                                                                                                ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|waitrequest_timeout[0]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|waitrequest_timeout[0]~DUPLICATE                                                                                                                         ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|crc32_inst|data1[20]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|crc32_inst|data1[20]~DUPLICATE                                                                                                                     ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|crc32_inst|data1[22]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|crc32_inst|data1[22]~DUPLICATE                                                                                                                     ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|crc32_inst|data1[24]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|crc32_inst|data1[24]~DUPLICATE                                                                                                                     ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|crc32_inst|data1[27]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|crc32_inst|data1[27]~DUPLICATE                                                                                                                     ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|crc32_inst|data1[29]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|crc32_inst|data1[29]~DUPLICATE                                                                                                                     ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|crc32_inst|data1[30]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|crc32_inst|data1[30]~DUPLICATE                                                                                                                     ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_control_inst|filter_crcpad_rem_inst|frm_pipeline_3|data1[34]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_control_inst|filter_crcpad_rem_inst|frm_pipeline_3|data1[34]~DUPLICATE                                                                         ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_control_inst|filter_crcpad_rem_inst|remaining_payload_p3[0]                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_control_inst|filter_crcpad_rem_inst|remaining_payload_p3[0]~DUPLICATE                                                                          ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_control_inst|overflow_inst|frame_dropped                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_control_inst|overflow_inst|frame_dropped~DUPLICATE                                                                                             ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|bytes_counter[6]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|bytes_counter[6]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|bytes_counter[7]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|bytes_counter[7]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|bytes_counter[8]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|bytes_counter[8]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|bytes_counter[10]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|bytes_counter[10]~DUPLICATE                                                                                                       ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|bytes_counter[11]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|bytes_counter[11]~DUPLICATE                                                                                                       ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|bytes_counter[14]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|bytes_counter[14]~DUPLICATE                                                                                                       ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|count_payload_len[4]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|count_payload_len[4]~DUPLICATE                                                                                                    ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|count_payload_len[6]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|count_payload_len[6]~DUPLICATE                                                                                                    ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|count_payload_len[10]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|count_payload_len[10]~DUPLICATE                                                                                                   ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|count_payload_len[12]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|count_payload_len[12]~DUPLICATE                                                                                                   ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|frame_len[1]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|frame_len[1]~DUPLICATE                                                                                                            ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|frame_len[4]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|frame_len[4]~DUPLICATE                                                                                                            ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|frame_len[11]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|frame_len[11]~DUPLICATE                                                                                                           ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|frame_len[13]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|frame_len[13]~DUPLICATE                                                                                                           ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|length_type[10]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|length_type[10]~DUPLICATE                                                                                                         ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|state[10]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|state[10]~DUPLICATE                                                                                                               ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|col_cnt_reg[7]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|col_cnt_reg[7]~DUPLICATE                                                                                                    ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|state.DATA                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|state.DATA~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|xgmii_ctrl_reg_0[2]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|xgmii_ctrl_reg_0[2]~DUPLICATE                                                                                               ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|xgmii_data_reg_0[26]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|xgmii_data_reg_0[26]~DUPLICATE                                                                                              ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|xgmii_data_reg_3[11]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|xgmii_data_reg_3[11]~DUPLICATE                                                                                              ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|xgmii_data_reg_3[12]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|xgmii_data_reg_3[12]~DUPLICATE                                                                                              ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|xgmii_data_reg_3[14]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|xgmii_data_reg_3[14]~DUPLICATE                                                                                              ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|xgmii_data_reg_3[16]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|xgmii_data_reg_3[16]~DUPLICATE                                                                                              ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|xgmii_data_reg_3[18]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|xgmii_data_reg_3[18]~DUPLICATE                                                                                              ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|xgmii_data_reg_3[19]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|xgmii_data_reg_3[19]~DUPLICATE                                                                                              ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|xgmii_data_reg_3[20]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|xgmii_data_reg_3[20]~DUPLICATE                                                                                              ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|xgmii_data_reg_3[28]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|xgmii_data_reg_3[28]~DUPLICATE                                                                                              ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|crc2[9]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|crc2[9]~DUPLICATE                                                                                                                       ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|crc2[10]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|crc2[10]~DUPLICATE                                                                                                                      ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|crc2[15]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|crc2[15]~DUPLICATE                                                                                                                      ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|crc2[24]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|crc2[24]~DUPLICATE                                                                                                                      ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|crc2[25]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|crc2[25]~DUPLICATE                                                                                                                      ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|crc3[0]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|crc3[0]~DUPLICATE                                                                                                                       ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|crc3[3]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|crc3[3]~DUPLICATE                                                                                                                       ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|crc3[6]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|crc3[6]~DUPLICATE                                                                                                                       ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|crc3[10]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|crc3[10]~DUPLICATE                                                                                                                      ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|crc4[9]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|crc4[9]~DUPLICATE                                                                                                                       ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|crc4[16]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|crc4[16]~DUPLICATE                                                                                                                      ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|crc4[17]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|crc4[17]~DUPLICATE                                                                                                                      ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|crc4[24]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|crc4[24]~DUPLICATE                                                                                                                      ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|crc4[31]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|crc4[31]~DUPLICATE                                                                                                                      ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|data1[5]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|data1[5]~DUPLICATE                                                                                                                      ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|data1[6]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|data1[6]~DUPLICATE                                                                                                                      ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|data1[13]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|data1[13]~DUPLICATE                                                                                                                     ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|data1[21]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|data1[21]~DUPLICATE                                                                                                                     ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|data1[22]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|data1[22]~DUPLICATE                                                                                                                     ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|m2[31]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|m2[31]~DUPLICATE                                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|data_frm_gen_inst|data_st_pl_inst|full1                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|data_frm_gen_inst|data_st_pl_inst|full1~DUPLICATE                                                                                                  ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|data_frm_gen_inst|mindphcnt_met                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|data_frm_gen_inst|mindphcnt_met~DUPLICATE                                                                                                          ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|data_frm_gen_inst|tx_srcaddr_inserter|pream_st_pl_inst|full1                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|data_frm_gen_inst|tx_srcaddr_inserter|pream_st_pl_inst|full1~DUPLICATE                                                                             ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_dec_pl_inst|data1[20]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_dec_pl_inst|data1[20]~DUPLICATE                                                                                                                ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_dec_pl_inst|data1[22]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_dec_pl_inst|data1[22]~DUPLICATE                                                                                                                ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_dec_pl_inst|data1[24]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_dec_pl_inst|data1[24]~DUPLICATE                                                                                                                ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_dec_pl_inst|data1[30]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_dec_pl_inst|data1[30]~DUPLICATE                                                                                                                ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_dec_pl_inst|data1[31]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_dec_pl_inst|data1[31]~DUPLICATE                                                                                                                ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_decoder_inst|bytes_counter[0]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_decoder_inst|bytes_counter[0]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_decoder_inst|bytes_counter[1]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_decoder_inst|bytes_counter[1]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_decoder_inst|bytes_counter[9]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_decoder_inst|bytes_counter[9]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_decoder_inst|bytes_counter[11]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_decoder_inst|bytes_counter[11]~DUPLICATE                                                                                                       ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_decoder_inst|bytes_counter[14]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_decoder_inst|bytes_counter[14]~DUPLICATE                                                                                                       ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_decoder_inst|frame_len[2]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_decoder_inst|frame_len[2]~DUPLICATE                                                                                                            ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_decoder_inst|state[0]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_decoder_inst|state[0]~DUPLICATE                                                                                                                ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_decoder_inst|state[3]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_decoder_inst|state[3]~DUPLICATE                                                                                                                ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_decoder_inst|valid_eop_p2                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_decoder_inst|valid_eop_p2~DUPLICATE                                                                                                            ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_muxer_inst|st_pl_inst|data1[1]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_muxer_inst|st_pl_inst|data1[1]~DUPLICATE                                                                                                       ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_muxer_inst|st_pl_inst|data1[21]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_muxer_inst|st_pl_inst|data1[21]~DUPLICATE                                                                                                      ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_muxer_inst|st_pl_inst|data1[29]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_muxer_inst|st_pl_inst|data1[29]~DUPLICATE                                                                                                      ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_muxer_inst|st_pl_inst|data1[30]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_muxer_inst|st_pl_inst|data1[30]~DUPLICATE                                                                                                      ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_muxer_inst|st_pl_inst|data1[34]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_muxer_inst|st_pl_inst|data1[34]~DUPLICATE                                                                                                      ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_muxer_inst|st_pl_inst|data1[37]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_muxer_inst|st_pl_inst|data1[37]~DUPLICATE                                                                                                      ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|pause_frm_gen_inst|PAUSEGEN_SM_ps.FRMDAT0                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|pause_frm_gen_inst|PAUSEGEN_SM_ps.FRMDAT0~DUPLICATE                                                                                                ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|pause_frm_gen_inst|PAUSEGEN_SM_ps.FRMDAT4                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|pause_frm_gen_inst|PAUSEGEN_SM_ps.FRMDAT4~DUPLICATE                                                                                                ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|pause_frm_gen_inst|st_pause_req_inst|holdoff_cnt[1]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|pause_frm_gen_inst|st_pause_req_inst|holdoff_cnt[1]~DUPLICATE                                                                                      ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|pause_frm_gen_inst|st_pause_req_inst|holdoff_cnt[3]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|pause_frm_gen_inst|st_pause_req_inst|holdoff_cnt[3]~DUPLICATE                                                                                      ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|xgmii_rs_layer|PKT_10G_SM_ps[0]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|xgmii_rs_layer|PKT_10G_SM_ps[0]~DUPLICATE                                                                                            ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|xgmii_rs_layer|arc_DATA_CRC_dly2                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|xgmii_rs_layer|arc_DATA_CRC_dly2~DUPLICATE                                                                                           ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|xgmii_rs_layer|buffer_inst|clock_crosser_gen[0].pream_st_pl_inst|full1                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|xgmii_rs_layer|buffer_inst|clock_crosser_gen[0].pream_st_pl_inst|full1~DUPLICATE                                                     ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|xgmii_rs_layer|buffer_inst|in_ch_select[0]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|xgmii_rs_layer|buffer_inst|in_ch_select[0]~DUPLICATE                                                                                 ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|xgmii_rs_layer|hold_empty[0]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|xgmii_rs_layer|hold_empty[0]~DUPLICATE                                                                                               ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|xgmii_rs_layer|int_empty_holdreg[1]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|xgmii_rs_layer|int_empty_holdreg[1]~DUPLICATE                                                                                        ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|xgmii_rs_layer|int_eop_holdreg                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|xgmii_rs_layer|int_eop_holdreg~DUPLICATE                                                                                             ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|xgmii_rs_layer|result_mux_link_fault_status[26]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|xgmii_rs_layer|result_mux_link_fault_status[26]~DUPLICATE                                                                            ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|flc2dataframe_ready                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|flc2dataframe_ready~DUPLICATE                                                                                                 ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|timer_lsb[7]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|timer_lsb[7]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|timer_lsb[14]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|timer_lsb[14]~DUPLICATE                                                                                                       ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|clk_rst_inst|rx_tx_cc_in_reset_sync|altera_reset_synchronizer_int_chain_out                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|clk_rst_inst|rx_tx_cc_in_reset_sync|altera_reset_synchronizer_int_chain_out~DUPLICATE                                                                                                       ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|clk_rst_inst|tx_reset_count_inst|reset_count[1]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|clk_rst_inst|tx_reset_count_inst|reset_count[1]~DUPLICATE                                                                                                                                   ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|sink_in_reset                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|sink_in_reset~DUPLICATE                                                                                                             ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_rd_ptr[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_rd_ptr[1]~DUPLICATE                                                                                                             ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_rd_ptr[3]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|out_rd_ptr[3]~DUPLICATE                                                                                                             ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|adapter|avalon_st_rx|a_data3[4]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|adapter|avalon_st_rx|a_data3[4]~DUPLICATE                                                                                                                       ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|adapter|avalon_st_tx|a_valid                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|adapter|avalon_st_tx|a_valid~DUPLICATE                                                                                                                          ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|adapter|avalon_st_tx|out_empty[0]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|adapter|avalon_st_tx|out_empty[0]~DUPLICATE                                                                                                                     ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|tx_156_312_wait_fifo_fill|wait_tsfr_cnt[0]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|tx_156_312_wait_fifo_fill|wait_tsfr_cnt[0]~DUPLICATE                                                                                                            ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|an_sync_cnt[11]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|an_sync_cnt[11]~DUPLICATE                                                                                                                                ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|an_sync_cnt[13]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|an_sync_cnt[13]~DUPLICATE                                                                                                                                ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|an_sync_status                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|an_sync_status~DUPLICATE                                                                                                                                 ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|link_timer[7]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|link_timer[7]~DUPLICATE                                                                                                                                  ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|link_timer[9]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|link_timer[9]~DUPLICATE                                                                                                                                  ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|link_timer[15]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|link_timer[15]~DUPLICATE                                                                                                                                 ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|lp_ability[12]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|lp_ability[12]~DUPLICATE                                                                                                                                 ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|rx_ability_reg[8]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|rx_ability_reg[8]~DUPLICATE                                                                                                                              ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|rx_ability_reg[10]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|rx_ability_reg[10]~DUPLICATE                                                                                                                             ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|rx_ability_reg[11]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|rx_ability_reg[11]~DUPLICATE                                                                                                                             ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|rx_ability_reg[15]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|rx_ability_reg[15]~DUPLICATE                                                                                                                             ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|state.STM_TYP_AUTONEG_ENA                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|state.STM_TYP_AUTONEG_ENA~DUPLICATE                                                                                                                      ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr_an_clock_crosser|out_data[1]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr_an_clock_crosser|out_data[1]~DUPLICATE                                                                                                                  ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|alt_mge_phy_usxg32_creg_map_inst|an_link_timer[1]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|alt_mge_phy_usxg32_creg_map_inst|an_link_timer[1]~DUPLICATE                                                                                             ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|alt_mge_phy_usxg32_creg_map_inst|dev_ability_speed[0]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|alt_mge_phy_usxg32_creg_map_inst|dev_ability_speed[0]~DUPLICATE                                                                                         ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|alt_mge_phy_usxg32_creg_map_inst|dev_ability_speed[1]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|alt_mge_phy_usxg32_creg_map_inst|dev_ability_speed[1]~DUPLICATE                                                                                         ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|alt_mge_phy_usxg32_creg_map_inst|usxgmii_speed[1]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|alt_mge_phy_usxg32_creg_map_inst|usxgmii_speed[1]~DUPLICATE                                                                                             ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|derep|data_p1[7]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|derep|data_p1[7]~DUPLICATE                                                                                                                               ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|dcfifo_componenet|auto_generated|rdptr_g1p|counter1a1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|dcfifo_componenet|auto_generated|rdptr_g1p|counter1a1~DUPLICATE                                                       ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|dcfifo_componenet|auto_generated|wrptr_g1p|counter3a1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|dcfifo_componenet|auto_generated|wrptr_g1p|counter3a1~DUPLICATE                                                       ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|cur_data_in[6]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|cur_data_in[6]~DUPLICATE                                                                                                         ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|cur_data_in[17]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|cur_data_in[17]~DUPLICATE                                                                                                        ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|width_adpt_64_to_32|block_lock_out                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|width_adpt_64_to_32|block_lock_out~DUPLICATE                                                                                                             ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|width_adpt_64_to_32|data_out[11]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|width_adpt_64_to_32|data_out[11]~DUPLICATE                                                                                                               ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|width_adpt_64_to_32|data_valid_out                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|width_adpt_64_to_32|data_valid_out~DUPLICATE                                                                                                             ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|data_rep|detect_start                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|data_rep|detect_start~DUPLICATE                                                                                                                          ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|data_rep|tx_xgmii_data_out[7]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|data_rep|tx_xgmii_data_out[7]~DUPLICATE                                                                                                                  ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|data_rep|tx_xgmii_data_out[17]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|data_rep|tx_xgmii_data_out[17]~DUPLICATE                                                                                                                 ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet|auto_generated|rdptr_g1p|counter1a2                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet|auto_generated|rdptr_g1p|counter1a2~DUPLICATE                                                                       ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet|auto_generated|rdptr_g1p|counter1a3                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet|auto_generated|rdptr_g1p|counter1a3~DUPLICATE                                                                       ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet|auto_generated|rs_dgwp_reg[5]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet|auto_generated|rs_dgwp_reg[5]~DUPLICATE                                                                             ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet|auto_generated|wrptr_g1p|counter3a1                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet|auto_generated|wrptr_g1p|counter3a1~DUPLICATE                                                                       ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|sel_cnt_r[2]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|sel_cnt_r[2]~DUPLICATE                                                                                                                           ;                  ;
; DUT|address_decoder_mch|mm_interconnect_0|channel_0_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|address_decoder_mch|mm_interconnect_0|channel_0_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                          ;                  ;
; DUT|address_decoder_mch|mm_interconnect_0|channel_2_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|address_decoder_mch|mm_interconnect_0|channel_2_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                          ;                  ;
; DUT|address_decoder_mch|mm_interconnect_0|channel_5_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|address_decoder_mch|mm_interconnect_0|channel_5_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                          ;                  ;
; DUT|address_decoder_mch|mm_interconnect_0|channel_7_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|address_decoder_mch|mm_interconnect_0|channel_7_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                          ;                  ;
; DUT|address_decoder_mch|mm_interconnect_0|master_avalon_universal_master_0_limiter|last_channel[1]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; DUT|address_decoder_mch|mm_interconnect_0|master_avalon_universal_master_0_limiter|last_channel[1]~DUPLICATE                                                                                                                               ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|cnt_dasa[0]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|cnt_dasa[0]~DUPLICATE                                                                                              ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|cnt_dasa[13]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|cnt_dasa[13]~DUPLICATE                                                                                             ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|cnt_dasa[15]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|cnt_dasa[15]~DUPLICATE                                                                                             ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|cnt_dasa[21]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|cnt_dasa[21]~DUPLICATE                                                                                             ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|cnt_dasa[31]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|cnt_dasa[31]~DUPLICATE                                                                                             ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|cnt_data[0]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|cnt_data[0]~DUPLICATE                                                                                              ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|cnt_data[1]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|cnt_data[1]~DUPLICATE                                                                                              ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|cnt_data[2]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|cnt_data[2]~DUPLICATE                                                                                              ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|cnt_data[7]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|cnt_data[7]~DUPLICATE                                                                                              ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|cnt_data[9]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|cnt_data[9]~DUPLICATE                                                                                              ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|cnt_data[15]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|cnt_data[15]~DUPLICATE                                                                                             ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|cnt_data[17]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|cnt_data[17]~DUPLICATE                                                                                             ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|cnt_data[21]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|cnt_data[21]~DUPLICATE                                                                                             ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|cnt_data[30]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|cnt_data[30]~DUPLICATE                                                                                             ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|cnt_satlen[0]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|cnt_satlen[0]~DUPLICATE                                                                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|cnt_satlen[2]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|cnt_satlen[2]~DUPLICATE                                                                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|cnt_satlen[3]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|cnt_satlen[3]~DUPLICATE                                                                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|cnt_satlen[4]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|cnt_satlen[4]~DUPLICATE                                                                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|cnt_satlen[11]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|cnt_satlen[11]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|cnt_satlen[17]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|cnt_satlen[17]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|cnt_trnstn[11]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|cnt_trnstn[11]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|cnt_trnstn[15]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|cnt_trnstn[15]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|cnt_trnstn[27]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|cnt_trnstn[27]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[0]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[0]~DUPLICATE                                                      ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[3]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[3]~DUPLICATE                                                      ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[6]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[6]~DUPLICATE                                                      ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[8]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[8]~DUPLICATE                                                      ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[9]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[9]~DUPLICATE                                                      ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[10]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[10]~DUPLICATE                                                     ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[13]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[13]~DUPLICATE                                                     ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[15]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[15]~DUPLICATE                                                     ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[17]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[17]~DUPLICATE                                                     ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[18]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[18]~DUPLICATE                                                     ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[19]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[19]~DUPLICATE                                                     ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[20]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[20]~DUPLICATE                                                     ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[21]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[21]~DUPLICATE                                                     ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[22]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[22]~DUPLICATE                                                     ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[25]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[25]~DUPLICATE                                                     ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[26]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[26]~DUPLICATE                                                     ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[28]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[28]~DUPLICATE                                                     ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[29]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[29]~DUPLICATE                                                     ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[30]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[30]~DUPLICATE                                                     ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[31]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[31]~DUPLICATE                                                     ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[5]                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[5]~DUPLICATE                                             ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[7]                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[7]~DUPLICATE                                             ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[10]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[10]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[16]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[16]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[18]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[18]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[20]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[20]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[22]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[22]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[23]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[23]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[25]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[25]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[27]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[27]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[28]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[28]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[29]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[29]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[32]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[32]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[33]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[33]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[34]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[34]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[36]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[36]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[38]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[38]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[39]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[39]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[41]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[41]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[42]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[42]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[44]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[44]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[45]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[45]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[46]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[46]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[48]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[48]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[50]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[50]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[51]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[51]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[53]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[53]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[55]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[55]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[57]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[57]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[58]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[58]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[61]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[61]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc_l1[1]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc_l1[1]~DUPLICATE                                                                                                ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc_valid_count[2]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc_valid_count[2]~DUPLICATE                                                                                       ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|data_pattern[7]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|data_pattern[7]~DUPLICATE                                                                                          ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|data_pattern[8]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|data_pattern[8]~DUPLICATE                                                                                          ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|data_pattern[9]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|data_pattern[9]~DUPLICATE                                                                                          ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|data_pattern[14]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|data_pattern[14]~DUPLICATE                                                                                         ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|data_pattern[15]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|data_pattern[15]~DUPLICATE                                                                                         ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|data_pattern[17]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|data_pattern[17]~DUPLICATE                                                                                         ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|data_pattern[23]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|data_pattern[23]~DUPLICATE                                                                                         ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|data_pattern[46]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|data_pattern[46]~DUPLICATE                                                                                         ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|data_pattern[48]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|data_pattern[48]~DUPLICATE                                                                                         ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|data_pattern[49]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|data_pattern[49]~DUPLICATE                                                                                         ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|data_pattern[51]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|data_pattern[51]~DUPLICATE                                                                                         ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|data_pattern[53]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|data_pattern[53]~DUPLICATE                                                                                         ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|data_pattern[57]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|data_pattern[57]~DUPLICATE                                                                                         ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|destination_addr0[17]                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|destination_addr0[17]~DUPLICATE                                                                                    ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|destination_addr0[18]                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|destination_addr0[18]~DUPLICATE                                                                                    ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|empty_extended[1]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|empty_extended[1]~DUPLICATE                                                                                        ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|length[1]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|length[1]~DUPLICATE                                                                                                ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|length[2]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|length[2]~DUPLICATE                                                                                                ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|length[3]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|length[3]~DUPLICATE                                                                                                ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|length[6]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|length[6]~DUPLICATE                                                                                                ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|packet_tx_count[0]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|packet_tx_count[0]~DUPLICATE                                                                                       ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|packet_tx_count[4]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|packet_tx_count[4]~DUPLICATE                                                                                       ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|packet_tx_count[7]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|packet_tx_count[7]~DUPLICATE                                                                                       ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|packet_tx_count[8]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|packet_tx_count[8]~DUPLICATE                                                                                       ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|packet_tx_count[9]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|packet_tx_count[9]~DUPLICATE                                                                                       ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|packet_tx_count[14]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|packet_tx_count[14]~DUPLICATE                                                                                      ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|packet_tx_count[22]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|packet_tx_count[22]~DUPLICATE                                                                                      ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|packet_tx_count[26]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|packet_tx_count[26]~DUPLICATE                                                                                      ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|packet_tx_count[29]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|packet_tx_count[29]~DUPLICATE                                                                                      ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|packet_tx_count[30]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|packet_tx_count[30]~DUPLICATE                                                                                      ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|pkt_length[2]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|pkt_length[2]~DUPLICATE                                                                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|prbs_tx0|m[1]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|prbs_tx0|m[1]~DUPLICATE                                                                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|prbs_tx1|m[0]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|prbs_tx1|m[0]~DUPLICATE                                                                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|prbs_tx1|m[4]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|prbs_tx1|m[4]~DUPLICATE                                                                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|prbs_tx1|m[9]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|prbs_tx1|m[9]~DUPLICATE                                                                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|prbs_tx1|m[17]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|prbs_tx1|m[17]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|prbs_tx1|m[22]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|prbs_tx1|m[22]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|prbs_tx2|m[2]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|prbs_tx2|m[2]~DUPLICATE                                                                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|prbs_tx2|m[7]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|prbs_tx2|m[7]~DUPLICATE                                                                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|prbs_tx2|m[19]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|prbs_tx2|m[19]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|prbs_tx3|m[2]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|prbs_tx3|m[2]~DUPLICATE                                                                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|prbs_tx3|m[18]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|prbs_tx3|m[18]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|rand_seed0[16]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|rand_seed0[16]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|rand_seed1[8]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|rand_seed1[8]~DUPLICATE                                                                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|rand_seed1[21]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|rand_seed1[21]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|rand_seed2[10]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|rand_seed2[10]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|rand_seed2[20]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|rand_seed2[20]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|rand_seed2[25]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|rand_seed2[25]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|seq_num[1]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|seq_num[1]~DUPLICATE                                                                                               ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|seq_num[2]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|seq_num[2]~DUPLICATE                                                                                               ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|source_addr1[5]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|source_addr1[5]~DUPLICATE                                                                                          ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|source_addr1[8]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|source_addr1[8]~DUPLICATE                                                                                          ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|tx_data_reg[17]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|tx_data_reg[17]~DUPLICATE                                                                                          ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|tx_data_reg[52]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|tx_data_reg[52]~DUPLICATE                                                                                          ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|tx_eop                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|tx_eop~DUPLICATE                                                                                                   ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|tx_valid_reg                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|tx_valid_reg~DUPLICATE                                                                                             ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|avalon_st_rxd_dly[5]                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|avalon_st_rxd_dly[5]~DUPLICATE                                                                                     ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|avalon_st_rxd_dly[10]                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|avalon_st_rxd_dly[10]~DUPLICATE                                                                                    ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|avalon_st_rxd_dly[25]                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|avalon_st_rxd_dly[25]~DUPLICATE                                                                                    ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|avalon_st_rxd_dly[27]                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|avalon_st_rxd_dly[27]~DUPLICATE                                                                                    ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|bad_pkts[14]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|bad_pkts[14]~DUPLICATE                                                                                             ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|bad_pkts[15]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|bad_pkts[15]~DUPLICATE                                                                                             ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|bad_pkts[25]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|bad_pkts[25]~DUPLICATE                                                                                             ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|bad_pkts[26]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|bad_pkts[26]~DUPLICATE                                                                                             ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|bad_pkts[31]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|bad_pkts[31]~DUPLICATE                                                                                             ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|byte_count[0]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|byte_count[0]~DUPLICATE                                                                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|byte_count[4]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|byte_count[4]~DUPLICATE                                                                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|byte_count[8]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|byte_count[8]~DUPLICATE                                                                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|byte_count[9]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|byte_count[9]~DUPLICATE                                                                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|byte_count[10]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|byte_count[10]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|byte_count[11]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|byte_count[11]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|byte_count[13]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|byte_count[13]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|byte_count[17]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|byte_count[17]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|byte_count[18]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|byte_count[18]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|byte_count[19]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|byte_count[19]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|byte_count[20]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|byte_count[20]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|byte_count[22]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|byte_count[22]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|byte_count[24]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|byte_count[24]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|byte_count[25]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|byte_count[25]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|byte_count[27]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|byte_count[27]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|byte_count[31]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|byte_count[31]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|byte_count[34]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|byte_count[34]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|byte_count[37]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|byte_count[37]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|byte_count[40]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|byte_count[40]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|byte_count[44]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|byte_count[44]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|byte_count[45]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|byte_count[45]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|byte_count[46]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|byte_count[46]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|byte_count[51]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|byte_count[51]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|byte_count[52]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|byte_count[52]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|byte_count[58]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|byte_count[58]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|byte_count[60]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|byte_count[60]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|byte_count[63]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|byte_count[63]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[0]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[0]~DUPLICATE                                                      ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[2]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[2]~DUPLICATE                                                      ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[3]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[3]~DUPLICATE                                                      ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[4]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[4]~DUPLICATE                                                      ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[6]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[6]~DUPLICATE                                                      ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[7]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[7]~DUPLICATE                                                      ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[8]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[8]~DUPLICATE                                                      ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[11]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[11]~DUPLICATE                                                     ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[12]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[12]~DUPLICATE                                                     ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[13]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[13]~DUPLICATE                                                     ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[14]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[14]~DUPLICATE                                                     ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[18]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[18]~DUPLICATE                                                     ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[19]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[19]~DUPLICATE                                                     ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[20]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[20]~DUPLICATE                                                     ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[21]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[21]~DUPLICATE                                                     ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[22]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[22]~DUPLICATE                                                     ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[23]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[23]~DUPLICATE                                                     ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[24]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[24]~DUPLICATE                                                     ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[25]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[25]~DUPLICATE                                                     ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[26]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[26]~DUPLICATE                                                     ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[28]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[28]~DUPLICATE                                                     ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[29]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[29]~DUPLICATE                                                     ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[0]                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[0]~DUPLICATE                                             ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[4]                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[4]~DUPLICATE                                             ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[10]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[10]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[14]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[14]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[15]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[15]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[16]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[16]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[17]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[17]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[18]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[18]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[19]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[19]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[23]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[23]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[24]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[24]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[26]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[26]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[28]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[28]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[29]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[29]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[30]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[30]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[32]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[32]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[34]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[34]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[50]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[50]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[57]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[57]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA_SIZE[1]                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA_SIZE[1]~DUPLICATE                                        ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|cycle_rx_count[7]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|cycle_rx_count[7]~DUPLICATE                                                                                        ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|cycle_rx_count[10]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|cycle_rx_count[10]~DUPLICATE                                                                                       ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|cycle_rx_count[24]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|cycle_rx_count[24]~DUPLICATE                                                                                       ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|cycle_rx_count[26]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|cycle_rx_count[26]~DUPLICATE                                                                                       ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|cycle_rx_count[40]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|cycle_rx_count[40]~DUPLICATE                                                                                       ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|cycle_rx_count[44]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|cycle_rx_count[44]~DUPLICATE                                                                                       ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|cycle_rx_count[52]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|cycle_rx_count[52]~DUPLICATE                                                                                       ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|cycle_rx_count[57]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|cycle_rx_count[57]~DUPLICATE                                                                                       ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|cycle_rx_count[58]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|cycle_rx_count[58]~DUPLICATE                                                                                       ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|cycle_rx_count[62]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|cycle_rx_count[62]~DUPLICATE                                                                                       ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|cycle_rx_count[63]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|cycle_rx_count[63]~DUPLICATE                                                                                       ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|good_pkts[9]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|good_pkts[9]~DUPLICATE                                                                                             ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|good_pkts[16]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|good_pkts[16]~DUPLICATE                                                                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|good_pkts[20]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|good_pkts[20]~DUPLICATE                                                                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|inspection_cycle_count[0]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|inspection_cycle_count[0]~DUPLICATE                                                                                ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|inspection_number_cycles[7]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|inspection_number_cycles[7]~DUPLICATE                                                                              ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|inspection_start_cycle[11]                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|inspection_start_cycle[11]~DUPLICATE                                                                               ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|inspection_start_cycle[19]                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|inspection_start_cycle[19]~DUPLICATE                                                                               ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|inspection_start_frame[7]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|inspection_start_frame[7]~DUPLICATE                                                                                ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|monstate.MONACTIVE                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|monstate.MONACTIVE~DUPLICATE                                                                                       ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|number_packet[3]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|number_packet[3]~DUPLICATE                                                                                         ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|number_packet[4]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|number_packet[4]~DUPLICATE                                                                                         ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|number_packet[7]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|number_packet[7]~DUPLICATE                                                                                         ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|number_packet[24]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|number_packet[24]~DUPLICATE                                                                                        ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|almost_empty_threshold[8]                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|almost_empty_threshold[8]~DUPLICATE                                                   ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|almost_full_threshold[10]                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|almost_full_threshold[10]~DUPLICATE                                                   ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|cut_through_threshold[6]                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|cut_through_threshold[6]~DUPLICATE                                                    ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|fifo_fill_level[1]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|fifo_fill_level[1]~DUPLICATE                                                          ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|fifo_fill_level[4]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|fifo_fill_level[4]~DUPLICATE                                                          ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|fifo_fill_level[6]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|fifo_fill_level[6]~DUPLICATE                                                          ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|fifo_fill_level[9]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|fifo_fill_level[9]~DUPLICATE                                                          ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|full                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|full~DUPLICATE                                                                        ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|gen_blk16.curr_packet_len_less_one[7]                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|gen_blk16.curr_packet_len_less_one[7]~DUPLICATE                                       ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_valid                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|out_valid~DUPLICATE                                                                   ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|pkt_cnt[0]                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|pkt_cnt[0]~DUPLICATE                                                                  ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|wr_ptr[0]                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|wr_ptr[0]~DUPLICATE                                                                   ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|wr_ptr[4]                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|wr_ptr[4]~DUPLICATE                                                                   ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|wr_ptr[5]                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|wr_ptr[5]~DUPLICATE                                                                   ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|wr_ptr[9]                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|wr_ptr[9]~DUPLICATE                                                                   ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|wr_ptr[10]                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|wr_ptr[10]~DUPLICATE                                                                  ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|cnt_dasa[0]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|cnt_dasa[0]~DUPLICATE                                                                                              ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|cnt_dasa[6]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|cnt_dasa[6]~DUPLICATE                                                                                              ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|cnt_dasa[8]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|cnt_dasa[8]~DUPLICATE                                                                                              ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|cnt_dasa[10]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|cnt_dasa[10]~DUPLICATE                                                                                             ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|cnt_dasa[15]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|cnt_dasa[15]~DUPLICATE                                                                                             ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|cnt_dasa[24]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|cnt_dasa[24]~DUPLICATE                                                                                             ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|cnt_data[21]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|cnt_data[21]~DUPLICATE                                                                                             ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|cnt_data[22]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|cnt_data[22]~DUPLICATE                                                                                             ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|cnt_data[27]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|cnt_data[27]~DUPLICATE                                                                                             ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|cnt_satlen[16]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|cnt_satlen[16]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|cnt_satlen[19]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|cnt_satlen[19]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|cnt_satlen[20]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|cnt_satlen[20]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|cnt_satlen[26]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|cnt_satlen[26]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|cnt_trnstn[3]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|cnt_trnstn[3]~DUPLICATE                                                                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|cnt_trnstn[9]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|cnt_trnstn[9]~DUPLICATE                                                                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|cnt_trnstn[10]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|cnt_trnstn[10]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|cnt_trnstn[29]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|cnt_trnstn[29]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|cnt_trnstn[30]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|cnt_trnstn[30]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|crc_out_rtl_0|auto_generated|altshift_taps_counter1|count[0]                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|crc_out_rtl_0|auto_generated|altshift_taps_counter1|count[0]~DUPLICATE ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[0]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[0]~DUPLICATE                                                      ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[2]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[2]~DUPLICATE                                                      ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[3]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[3]~DUPLICATE                                                      ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[4]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[4]~DUPLICATE                                                      ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[5]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[5]~DUPLICATE                                                      ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[6]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[6]~DUPLICATE                                                      ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[7]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[7]~DUPLICATE                                                      ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[8]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[8]~DUPLICATE                                                      ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[12]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[12]~DUPLICATE                                                     ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[14]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[14]~DUPLICATE                                                     ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[15]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[15]~DUPLICATE                                                     ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[16]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[16]~DUPLICATE                                                     ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[17]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[17]~DUPLICATE                                                     ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[20]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[20]~DUPLICATE                                                     ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[21]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[21]~DUPLICATE                                                     ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[23]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[23]~DUPLICATE                                                     ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[24]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[24]~DUPLICATE                                                     ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[25]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[25]~DUPLICATE                                                     ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[26]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[26]~DUPLICATE                                                     ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[28]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[28]~DUPLICATE                                                     ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[29]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[29]~DUPLICATE                                                     ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[30]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[30]~DUPLICATE                                                     ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[31]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg|q[31]~DUPLICATE                                                     ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[0]                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[0]~DUPLICATE                                             ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[1]                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[1]~DUPLICATE                                             ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[4]                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[4]~DUPLICATE                                             ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[7]                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[7]~DUPLICATE                                             ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[9]                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[9]~DUPLICATE                                             ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[11]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[11]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[14]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[14]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[15]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[15]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[17]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[17]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[18]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[18]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[19]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[19]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[21]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[21]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[22]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[22]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[24]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[24]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[26]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[26]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[28]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[28]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[29]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[29]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[31]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[31]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[32]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[32]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[37]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[37]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[38]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[38]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[39]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[39]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[43]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[43]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[44]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[44]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[46]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[46]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[48]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[48]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[51]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[51]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[54]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[54]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[55]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[55]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[56]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[56]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[57]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[57]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[58]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[58]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[59]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[59]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[61]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[61]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[63]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[63]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA_SIZE[0]                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA_SIZE[0]~DUPLICATE                                        ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc_l2[4]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc_l2[4]~DUPLICATE                                                                                                ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc_l2[11]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc_l2[11]~DUPLICATE                                                                                               ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc_l2[19]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc_l2[19]~DUPLICATE                                                                                               ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|data_pattern[3]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|data_pattern[3]~DUPLICATE                                                                                          ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|data_pattern[5]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|data_pattern[5]~DUPLICATE                                                                                          ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|data_pattern[6]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|data_pattern[6]~DUPLICATE                                                                                          ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|data_pattern[9]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|data_pattern[9]~DUPLICATE                                                                                          ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|data_pattern[10]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|data_pattern[10]~DUPLICATE                                                                                         ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|data_pattern[13]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|data_pattern[13]~DUPLICATE                                                                                         ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|data_pattern[17]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|data_pattern[17]~DUPLICATE                                                                                         ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|data_pattern[24]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|data_pattern[24]~DUPLICATE                                                                                         ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|data_pattern[29]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|data_pattern[29]~DUPLICATE                                                                                         ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|data_pattern[30]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|data_pattern[30]~DUPLICATE                                                                                         ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|data_pattern[31]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|data_pattern[31]~DUPLICATE                                                                                         ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|data_pattern[32]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|data_pattern[32]~DUPLICATE                                                                                         ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|data_pattern[33]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|data_pattern[33]~DUPLICATE                                                                                         ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|data_pattern[43]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|data_pattern[43]~DUPLICATE                                                                                         ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|data_pattern[47]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|data_pattern[47]~DUPLICATE                                                                                         ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|data_pattern[55]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|data_pattern[55]~DUPLICATE                                                                                         ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|data_pattern[63]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|data_pattern[63]~DUPLICATE                                                                                         ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|destination_addr0[17]                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|destination_addr0[17]~DUPLICATE                                                                                    ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|destination_addr0[24]                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|destination_addr0[24]~DUPLICATE                                                                                    ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|empty_extended[0]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|empty_extended[0]~DUPLICATE                                                                                        ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|length[0]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|length[0]~DUPLICATE                                                                                                ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|length[1]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|length[1]~DUPLICATE                                                                                                ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|length[8]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|length[8]~DUPLICATE                                                                                                ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|length[12]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|length[12]~DUPLICATE                                                                                               ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|number_packet[27]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|number_packet[27]~DUPLICATE                                                                                        ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|packet_tx_count[3]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|packet_tx_count[3]~DUPLICATE                                                                                       ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|packet_tx_count[8]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|packet_tx_count[8]~DUPLICATE                                                                                       ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|packet_tx_count[12]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|packet_tx_count[12]~DUPLICATE                                                                                      ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|packet_tx_count[19]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|packet_tx_count[19]~DUPLICATE                                                                                      ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|packet_tx_count[22]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|packet_tx_count[22]~DUPLICATE                                                                                      ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|prbs_tx1|m[0]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|prbs_tx1|m[0]~DUPLICATE                                                                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|prbs_tx1|m[3]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|prbs_tx1|m[3]~DUPLICATE                                                                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|prbs_tx1|m[22]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|prbs_tx1|m[22]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|prbs_tx2|m[9]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|prbs_tx2|m[9]~DUPLICATE                                                                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|prbs_tx2|m[18]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|prbs_tx2|m[18]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|prbs_tx2|m[22]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|prbs_tx2|m[22]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|prbs_tx3|m[3]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|prbs_tx3|m[3]~DUPLICATE                                                                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|prbs_tx3|m[5]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|prbs_tx3|m[5]~DUPLICATE                                                                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|ps.state_dest_src                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|ps.state_dest_src~DUPLICATE                                                                                        ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|rand_seed0[26]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|rand_seed0[26]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|rand_seed2[2]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|rand_seed2[2]~DUPLICATE                                                                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|seq_num[13]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|seq_num[13]~DUPLICATE                                                                                              ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|tx_data_reg[31]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|tx_data_reg[31]~DUPLICATE                                                                                          ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|tx_data_reg[43]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|tx_data_reg[43]~DUPLICATE                                                                                          ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|tx_data_reg[47]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|tx_data_reg[47]~DUPLICATE                                                                                          ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|valid_extended                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|valid_extended~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|bad_pkts[5]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|bad_pkts[5]~DUPLICATE                                                                                              ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|bad_pkts[6]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|bad_pkts[6]~DUPLICATE                                                                                              ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|bad_pkts[13]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|bad_pkts[13]~DUPLICATE                                                                                             ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|bad_pkts[14]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|bad_pkts[14]~DUPLICATE                                                                                             ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|bad_pkts[16]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|bad_pkts[16]~DUPLICATE                                                                                             ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|bad_pkts[17]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|bad_pkts[17]~DUPLICATE                                                                                             ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|bad_pkts[18]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|bad_pkts[18]~DUPLICATE                                                                                             ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|bad_pkts[21]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|bad_pkts[21]~DUPLICATE                                                                                             ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|bad_pkts[24]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|bad_pkts[24]~DUPLICATE                                                                                             ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|bad_pkts[25]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|bad_pkts[25]~DUPLICATE                                                                                             ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|bad_pkts[30]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|bad_pkts[30]~DUPLICATE                                                                                             ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|bad_pkts[31]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|bad_pkts[31]~DUPLICATE                                                                                             ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[2]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[2]~DUPLICATE                                                                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[4]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[4]~DUPLICATE                                                                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[5]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[5]~DUPLICATE                                                                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[7]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[7]~DUPLICATE                                                                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[10]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[10]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[11]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[11]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[12]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[12]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[13]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[13]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[15]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[15]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[16]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[16]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[17]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[17]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[19]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[19]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[21]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[21]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[24]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[24]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[26]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[26]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[27]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[27]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[29]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[29]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[30]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[30]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[31]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[31]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[32]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[32]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[33]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[33]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[34]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[34]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[36]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[36]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[42]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[42]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[43]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[43]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[45]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[45]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[46]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[46]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[48]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[48]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[50]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[50]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[52]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[52]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[54]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[54]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[55]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[55]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[58]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[58]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[60]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[60]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[61]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[61]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[63]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[63]~DUPLICATE                                                                                           ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[1]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[1]~DUPLICATE                                                      ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[2]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[2]~DUPLICATE                                                      ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[3]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[3]~DUPLICATE                                                      ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[6]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[6]~DUPLICATE                                                      ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[7]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[7]~DUPLICATE                                                      ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[8]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[8]~DUPLICATE                                                      ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[9]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[9]~DUPLICATE                                                      ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[10]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[10]~DUPLICATE                                                     ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[11]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[11]~DUPLICATE                                                     ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[12]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[12]~DUPLICATE                                                     ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[13]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[13]~DUPLICATE                                                     ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[18]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[18]~DUPLICATE                                                     ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[19]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[19]~DUPLICATE                                                     ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[20]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[20]~DUPLICATE                                                     ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[21]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[21]~DUPLICATE                                                     ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[22]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[22]~DUPLICATE                                                     ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[24]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[24]~DUPLICATE                                                     ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[26]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[26]~DUPLICATE                                                     ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[28]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[28]~DUPLICATE                                                     ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[29]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[29]~DUPLICATE                                                     ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[30]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[30]~DUPLICATE                                                     ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[31]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg|q[31]~DUPLICATE                                                     ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[3]                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[3]~DUPLICATE                                             ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[8]                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[8]~DUPLICATE                                             ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[9]                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[9]~DUPLICATE                                             ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[10]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[10]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[11]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[11]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[13]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[13]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[14]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[14]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[18]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[18]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[20]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[20]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[22]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[22]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[23]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[23]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[24]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[24]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[25]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[25]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[26]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[26]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[28]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[28]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[29]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[29]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[31]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[31]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[33]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[33]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[58]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA[58]~DUPLICATE                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA_SIZE[0]                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_DATA_SIZE[0]~DUPLICATE                                        ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|cycle_rx_count[56]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|cycle_rx_count[56]~DUPLICATE                                                                                       ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|cycle_rx_count[57]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|cycle_rx_count[57]~DUPLICATE                                                                                       ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|cycle_rx_count[59]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|cycle_rx_count[59]~DUPLICATE                                                                                       ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|cycle_rx_count[60]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|cycle_rx_count[60]~DUPLICATE                                                                                       ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|good_pkts[1]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|good_pkts[1]~DUPLICATE                                                                                             ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|good_pkts[6]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|good_pkts[6]~DUPLICATE                                                                                             ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|good_pkts[18]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|good_pkts[18]~DUPLICATE                                                                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|good_pkts[25]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|good_pkts[25]~DUPLICATE                                                                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|good_pkts[26]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|good_pkts[26]~DUPLICATE                                                                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|good_pkts[29]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|good_pkts[29]~DUPLICATE                                                                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|inspection_number_cycles[3]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|inspection_number_cycles[3]~DUPLICATE                                                                              ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|inspection_start_cycle[8]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|inspection_start_cycle[8]~DUPLICATE                                                                                ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|inspection_start_cycle[17]                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|inspection_start_cycle[17]~DUPLICATE                                                                               ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|inspection_start_frame[2]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|inspection_start_frame[2]~DUPLICATE                                                                                ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|inspection_start_frame[7]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|inspection_start_frame[7]~DUPLICATE                                                                                ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|inspection_start_frame[11]                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|inspection_start_frame[11]~DUPLICATE                                                                               ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|inspection_start_frame[23]                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|inspection_start_frame[23]~DUPLICATE                                                                               ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|mon_csr[2]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|mon_csr[2]~DUPLICATE                                                                                               ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|number_packet[4]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|number_packet[4]~DUPLICATE                                                                                         ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|number_packet[7]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|number_packet[7]~DUPLICATE                                                                                         ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|number_packet[8]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|number_packet[8]~DUPLICATE                                                                                         ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|almost_empty_threshold[7]                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|almost_empty_threshold[7]~DUPLICATE                                                   ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|almost_full_threshold[4]                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|almost_full_threshold[4]~DUPLICATE                                                    ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|almost_full_threshold[10]                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|almost_full_threshold[10]~DUPLICATE                                                   ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|almost_full_threshold[11]                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|almost_full_threshold[11]~DUPLICATE                                                   ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|almost_full_threshold[21]                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|almost_full_threshold[21]~DUPLICATE                                                   ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|cut_through_threshold[11]                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|cut_through_threshold[11]~DUPLICATE                                                   ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|fifo_fill_level[0]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|fifo_fill_level[0]~DUPLICATE                                                          ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|fifo_fill_level[1]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|fifo_fill_level[1]~DUPLICATE                                                          ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|fifo_fill_level[2]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|fifo_fill_level[2]~DUPLICATE                                                          ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|fifo_fill_level[6]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|fifo_fill_level[6]~DUPLICATE                                                          ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|fifo_fill_level[7]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|fifo_fill_level[7]~DUPLICATE                                                          ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|fifo_fill_level[8]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|fifo_fill_level[8]~DUPLICATE                                                          ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|fifo_fill_level[9]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|fifo_fill_level[9]~DUPLICATE                                                          ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|gen_blk16.curr_packet_len_less_one[2]                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|gen_blk16.curr_packet_len_less_one[2]~DUPLICATE                                       ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|gen_blk16.curr_packet_len_less_one[4]                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|gen_blk16.curr_packet_len_less_one[4]~DUPLICATE                                       ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|gen_blk16.curr_packet_len_less_one[6]                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|gen_blk16.curr_packet_len_less_one[6]~DUPLICATE                                       ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|gen_blk16.curr_packet_len_less_one[10]                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|gen_blk16.curr_packet_len_less_one[10]~DUPLICATE                                      ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|pkt_cnt[0]                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|pkt_cnt[0]~DUPLICATE                                                                  ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|pkt_cnt[1]                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|pkt_cnt[1]~DUPLICATE                                                                  ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|pkt_cnt[7]                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|pkt_cnt[7]~DUPLICATE                                                                  ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|wr_ptr[0]                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|wr_ptr[0]~DUPLICATE                                                                   ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|wr_ptr[2]                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|wr_ptr[2]~DUPLICATE                                                                   ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|wr_ptr[5]                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|wr_ptr[5]~DUPLICATE                                                                   ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_shift_cntr_reg[1]                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_shift_cntr_reg[1]~DUPLICATE                                   ;                  ;
; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|cmd_fifo|empty                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|cmd_fifo|empty~DUPLICATE                                                                                                                                             ;                  ;
; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|cmd_fifo|out_payload[45]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|cmd_fifo|out_payload[45]~DUPLICATE                                                                                                                                   ;                  ;
; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|cmd_fifo|out_payload[49]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|cmd_fifo|out_payload[49]~DUPLICATE                                                                                                                                   ;                  ;
; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|cmd_fifo|out_payload[52]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|cmd_fifo|out_payload[52]~DUPLICATE                                                                                                                                   ;                  ;
; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|cmd_fifo|out_payload[55]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|cmd_fifo|out_payload[55]~DUPLICATE                                                                                                                                   ;                  ;
; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|in_wr_ptr[2]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|in_wr_ptr[2]~DUPLICATE                                                                                                                                      ;                  ;
; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|out_valid                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|out_valid~DUPLICATE                                                                                                                                         ;                  ;
; address_decoder_top|mm_interconnect_0|multi_channel_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; address_decoder_top|mm_interconnect_0|multi_channel_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                          ;                  ;
; address_decoder_top|mm_interconnect_1|traffic_controller_ch_0_1_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; address_decoder_top|mm_interconnect_1|traffic_controller_ch_0_1_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                              ;                  ;
; address_decoder_top|mm_interconnect_1|traffic_controller_ch_4_5_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; address_decoder_top|mm_interconnect_1|traffic_controller_ch_4_5_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                              ;                  ;
; address_decoder_top|mm_interconnect_1|traffic_controller_ch_6_7_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; address_decoder_top|mm_interconnect_1|traffic_controller_ch_6_7_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                              ;                  ;
; address_decoder_top|multi_channel|multi_channel|read_latency_shift_reg[0]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; address_decoder_top|multi_channel|multi_channel|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                        ;                  ;
; address_decoder_top|traffic_controller_ch_2_3|traffic_controller_ch_2_3|read_latency_shift_reg[0]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; address_decoder_top|traffic_controller_ch_2_3|traffic_controller_ch_2_3|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                ;                  ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|a10xcvrfabric|altera_reset_sequencer|reset_out_reg[2]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|a10xcvrfabric|altera_reset_sequencer|reset_out_reg[2]~DUPLICATE                                                                                                                                     ;                  ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|ocpfabric|sld_ocp_timeout_inst|pzdyqx_impl_inst|WGSH7730|JFPD9690[3]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|ocpfabric|sld_ocp_timeout_inst|pzdyqx_impl_inst|WGSH7730|JFPD9690[3]~DUPLICATE                                                                                                                      ;                  ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|ocpfabric|sld_ocp_timeout_inst|pzdyqx_impl_inst|WGSH7730|JFPD9690[4]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|ocpfabric|sld_ocp_timeout_inst|pzdyqx_impl_inst|WGSH7730|JFPD9690[4]~DUPLICATE                                                                                                                      ;                  ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|ocpfabric|sld_ocp_timeout_inst|pzdyqx_impl_inst|WGSH7730|JFPD9690[10]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|ocpfabric|sld_ocp_timeout_inst|pzdyqx_impl_inst|WGSH7730|JFPD9690[10]~DUPLICATE                                                                                                                     ;                  ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|ocpfabric|sld_ocp_timeout_inst|pzdyqx_impl_inst|\stratixiii_BVXN3148_gen_0:stratixiii_BVXN3148_gen_1|LSFF6823|JFPD9690[4]                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|ocpfabric|sld_ocp_timeout_inst|pzdyqx_impl_inst|\stratixiii_BVXN3148_gen_0:stratixiii_BVXN3148_gen_1|LSFF6823|JFPD9690[4]~DUPLICATE                                                                 ;                  ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE                                                                                                                    ;                  ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~DUPLICATE                                                                                                                                     ;                  ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~DUPLICATE                                                                                                                                     ;                  ;
; cnt[9]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; cnt[9]~DUPLICATE                                                                                                                                                                                                                           ;                  ;
; cnt[10]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; cnt[10]~DUPLICATE                                                                                                                                                                                                                          ;                  ;
; jtag_master|master_0|b2p|received_esc                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; jtag_master|master_0|b2p|received_esc~DUPLICATE                                                                                                                                                                                            ;                  ;
; jtag_master|master_0|fifo|wr_ptr[1]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; jtag_master|master_0|fifo|wr_ptr[1]~DUPLICATE                                                                                                                                                                                              ;                  ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[4]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[4]~DUPLICATE                                                                                                                          ;                  ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[9]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[9]~DUPLICATE                                                                                                        ;                  ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[18]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[18]~DUPLICATE                                                                                                       ;                  ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~DUPLICATE                                                                                            ;                  ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[10]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[10]~DUPLICATE                                                                                           ;                  ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[12]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[12]~DUPLICATE                                                                                           ;                  ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[16]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[16]~DUPLICATE                                                                                           ;                  ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_BYPASS                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_BYPASS~DUPLICATE                                                                                                              ;                  ;
; jtag_master|master_0|p2b_adapter|out_data[6]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; jtag_master|master_0|p2b_adapter|out_data[6]~DUPLICATE                                                                                                                                                                                     ;                  ;
; jtag_master|master_0|p2b_adapter|out_data[7]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; jtag_master|master_0|p2b_adapter|out_data[7]~DUPLICATE                                                                                                                                                                                     ;                  ;
; jtag_master|master_0|transacto|p2m|address[2]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; jtag_master|master_0|transacto|p2m|address[2]~DUPLICATE                                                                                                                                                                                    ;                  ;
; jtag_master|master_0|transacto|p2m|address[3]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; jtag_master|master_0|transacto|p2m|address[3]~DUPLICATE                                                                                                                                                                                    ;                  ;
; jtag_master|master_0|transacto|p2m|address[4]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; jtag_master|master_0|transacto|p2m|address[4]~DUPLICATE                                                                                                                                                                                    ;                  ;
; jtag_master|master_0|transacto|p2m|address[5]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; jtag_master|master_0|transacto|p2m|address[5]~DUPLICATE                                                                                                                                                                                    ;                  ;
; jtag_master|master_0|transacto|p2m|address[10]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; jtag_master|master_0|transacto|p2m|address[10]~DUPLICATE                                                                                                                                                                                   ;                  ;
; jtag_master|master_0|transacto|p2m|address[12]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; jtag_master|master_0|transacto|p2m|address[12]~DUPLICATE                                                                                                                                                                                   ;                  ;
; jtag_master|master_0|transacto|p2m|address[13]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; jtag_master|master_0|transacto|p2m|address[13]~DUPLICATE                                                                                                                                                                                   ;                  ;
; jtag_master|master_0|transacto|p2m|address[18]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; jtag_master|master_0|transacto|p2m|address[18]~DUPLICATE                                                                                                                                                                                   ;                  ;
; jtag_master|master_0|transacto|p2m|address[19]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; jtag_master|master_0|transacto|p2m|address[19]~DUPLICATE                                                                                                                                                                                   ;                  ;
; jtag_master|master_0|transacto|p2m|counter[1]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; jtag_master|master_0|transacto|p2m|counter[1]~DUPLICATE                                                                                                                                                                                    ;                  ;
; jtag_master|master_0|transacto|p2m|counter[2]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; jtag_master|master_0|transacto|p2m|counter[2]~DUPLICATE                                                                                                                                                                                    ;                  ;
; jtag_master|master_0|transacto|p2m|counter[6]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; jtag_master|master_0|transacto|p2m|counter[6]~DUPLICATE                                                                                                                                                                                    ;                  ;
; jtag_master|master_0|transacto|p2m|counter[8]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; jtag_master|master_0|transacto|p2m|counter[8]~DUPLICATE                                                                                                                                                                                    ;                  ;
; jtag_master|master_0|transacto|p2m|counter[11]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; jtag_master|master_0|transacto|p2m|counter[11]~DUPLICATE                                                                                                                                                                                   ;                  ;
; jtag_master|master_0|transacto|p2m|current_byte[0]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; jtag_master|master_0|transacto|p2m|current_byte[0]~DUPLICATE                                                                                                                                                                               ;                  ;
; jtag_master|master_0|transacto|p2m|state.READ_CMD_WAIT                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; jtag_master|master_0|transacto|p2m|state.READ_CMD_WAIT~DUPLICATE                                                                                                                                                                           ;                  ;
; jtag_master|master_0|transacto|p2m|state.RETURN_PACKET                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; jtag_master|master_0|transacto|p2m|state.RETURN_PACKET~DUPLICATE                                                                                                                                                                           ;                  ;
; jtag_master|master_0|transacto|p2m|state.WRITE_WAIT                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; jtag_master|master_0|transacto|p2m|state.WRITE_WAIT~DUPLICATE                                                                                                                                                                              ;                  ;
; jtag_master|master_0|transacto|p2m|writedata[16]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; jtag_master|master_0|transacto|p2m|writedata[16]~DUPLICATE                                                                                                                                                                                 ;                  ;
; jtag_master|master_0|transacto|p2m|writedata[22]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ; jtag_master|master_0|transacto|p2m|writedata[22]~DUPLICATE                                                                                                                                                                                 ;                  ;
; ALTERA_RESERVED_FITTER_INSERTED_PMA_AUX0                                                                                                                                                                                                                                    ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; ALTERA_RESERVED_FITTER_INSERTED_PMA_AUX1                                                                                                                                                                                                                                    ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; ALTERA_RESERVED_FITTER_INSERTED_PMA_UC0                                                                                                                                                                                                                                     ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out~CLKENA0                                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out~CLKENA0                                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out~CLKENA0                                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out~CLKENA0                                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk0~CLKENA0                                                                                                                                                                                                                                ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk1~CLKENA0                                                                                                                                                                                                                                ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; UNUSED_RXTX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_TX_BUF0                                                                                                                                                                                                                    ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; UNUSED_RXTX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_TX_BUF1                                                                                                                                                                                                                    ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; UNUSED_RXTX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_TX_BUF2                                                                                                                                                                                                                    ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; UNUSED_RXTX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_TX_BUF3                                                                                                                                                                                                                    ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; UNUSED_RXTX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_TX_BUF4                                                                                                                                                                                                                    ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; UNUSED_RXTX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_TX_BUF5                                                                                                                                                                                                                    ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; UNUSED_RXTX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_TX_BUF6                                                                                                                                                                                                                    ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; UNUSED_RXTX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_TX_BUF7                                                                                                                                                                                                                    ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; UNUSED_RXTX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_TX_BUF8                                                                                                                                                                                                                    ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; UNUSED_RXTX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_TX_BUF9                                                                                                                                                                                                                    ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL0                                                                                                                                                                                                                     ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL1                                                                                                                                                                                                                     ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL2                                                                                                                                                                                                                     ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL3                                                                                                                                                                                                                     ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL4                                                                                                                                                                                                                     ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL5                                                                                                                                                                                                                     ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL6                                                                                                                                                                                                                     ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL7                                                                                                                                                                                                                     ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL8                                                                                                                                                                                                                     ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL9                                                                                                                                                                                                                     ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX0                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX1                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX2                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX3                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX4                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX5                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX6                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX7                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX8                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX9                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; altera_reserved_tck~input                                                                                                                                                                                                                                                   ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; altera_reserved_tck~pad                                                                                                                                                                                                                                                     ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; altera_reserved_tdi~input                                                                                                                                                                                                                                                   ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; altera_reserved_tdi~pad                                                                                                                                                                                                                                                     ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; altera_reserved_tdo~output                                                                                                                                                                                                                                                  ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; altera_reserved_tdo~pad                                                                                                                                                                                                                                                     ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; altera_reserved_tms~input                                                                                                                                                                                                                                                   ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; altera_reserved_tms~pad                                                                                                                                                                                                                                                     ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; arduino_scl~input                                                                                                                                                                                                                                                           ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; arduino_scl~pad                                                                                                                                                                                                                                                             ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; arduino_sda~input                                                                                                                                                                                                                                                           ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; arduino_sda~pad                                                                                                                                                                                                                                                             ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|a10xcvrfabric|ALTERA_INSERTED_INTOSC_FOR_TRS                                                                                                                                                                                         ; Deleted         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; channel_ready_n(0)~pad                                                                                                                                                                                                                                                      ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; channel_ready_n(1)~pad                                                                                                                                                                                                                                                      ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; channel_ready_n[0]~output                                                                                                                                                                                                                                                   ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; channel_ready_n[1]~output                                                                                                                                                                                                                                                   ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; clk_125~input                                                                                                                                                                                                                                                               ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; clk_125~inputCLKENA0                                                                                                                                                                                                                                                        ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; clk_125~pad                                                                                                                                                                                                                                                                 ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; led_heartbeat~output                                                                                                                                                                                                                                                        ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; led_heartbeat~pad                                                                                                                                                                                                                                                           ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; led_other~output                                                                                                                                                                                                                                                            ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; led_other~pad                                                                                                                                                                                                                                                               ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; refclk_10g~input                                                                                                                                                                                                                                                            ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; refclk_10g~inputFITTER_INSERTED                                                                                                                                                                                                                                             ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; refclk_10g~pad                                                                                                                                                                                                                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; reset_n~input                                                                                                                                                                                                                                                               ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; reset_n~pad                                                                                                                                                                                                                                                                 ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; rx_serial_data(0)~pad                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; rx_serial_data(1)~pad                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; rx_serial_data[0]~input                                                                                                                                                                                                                                                     ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; rx_serial_data[1]~input                                                                                                                                                                                                                                                     ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; sfp_int_0~input                                                                                                                                                                                                                                                             ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; sfp_int_0~pad                                                                                                                                                                                                                                                               ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; sfp_int_1~input                                                                                                                                                                                                                                                             ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; sfp_int_1~pad                                                                                                                                                                                                                                                               ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; sfp_scl_0~output                                                                                                                                                                                                                                                            ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; sfp_scl_0~pad                                                                                                                                                                                                                                                               ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; sfp_scl_1~output                                                                                                                                                                                                                                                            ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; sfp_scl_1~pad                                                                                                                                                                                                                                                               ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; sfp_sda_0~output                                                                                                                                                                                                                                                            ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; sfp_sda_0~pad                                                                                                                                                                                                                                                               ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; sfp_sda_1~output                                                                                                                                                                                                                                                            ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; sfp_sda_1~pad                                                                                                                                                                                                                                                               ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; tx_serial_data(0)~pad                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; tx_serial_data(1)~pad                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; tx_serial_data[0]~output                                                                                                                                                                                                                                                    ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; tx_serial_data[1]~output                                                                                                                                                                                                                                                    ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; ~ALTERA_CLKUSR~~ibufCLKENA0                                                                                                                                                                                                                                                 ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                                                                                                                                                                                                                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|crc_out_rtl_0|auto_generated|altera_syncram4|altsyncram7|ram_block8a0~port_b_address0FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment        ; Q         ;                                                                                                                                                                                                                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|crc_out_rtl_0|auto_generated|altera_syncram4|altsyncram7|ram_block8a0~port_b_address1FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment        ; Q         ;                                                                                                                                                                                                                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|crc_out_rtl_0|auto_generated|altera_syncram4|altsyncram7|ram_block8a10~port_b_address0FITTER_CREATED_FF ; Created         ; Placement                                         ; Location assignment        ; Q         ;                                                                                                                                                                                                                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|crc_out_rtl_0|auto_generated|altera_syncram4|altsyncram7|ram_block8a10~port_b_address1FITTER_CREATED_FF ; Created         ; Placement                                         ; Location assignment        ; Q         ;                                                                                                                                                                                                                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|crc_out_rtl_0|auto_generated|altera_syncram4|altsyncram7|ram_block8a0~port_b_address0FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment        ; Q         ;                                                                                                                                                                                                                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|crc_out_rtl_0|auto_generated|altera_syncram4|altsyncram7|ram_block8a0~port_b_address1FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment        ; Q         ;                                                                                                                                                                                                                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|crc_out_rtl_0|auto_generated|altera_syncram4|altsyncram7|ram_block8a10~port_b_address0FITTER_CREATED_FF ; Created         ; Placement                                         ; Location assignment        ; Q         ;                                                                                                                                                                                                                                            ;                  ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|crc_out_rtl_0|auto_generated|altera_syncram4|altsyncram7|ram_block8a10~port_b_address1FITTER_CREATED_FF ; Created         ; Placement                                         ; Location assignment        ; Q         ;                                                                                                                                                                                                                                            ;                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
Note: Retiming optimizations are not included in this table


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Configuration clock source                                       ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[7..1]                                                       ; Unreserved                  ;
; Data[0]                                                          ; As input tri-stated         ;
; Data[31..16]                                                     ; Unreserved                  ;
; Data[15..8]                                                      ; Unreserved                  ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 0.90 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+----------+--------------+--------------------------+--------------+---------------------------+----------------------+-----------+
; Name                 ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Bus Hold ; Weak Pull Up ; I/O Standard             ; Termination  ; Termination Control Block ; Location assigned by ; Slew Rate ;
+----------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+----------+--------------+--------------------------+--------------+---------------------------+----------------------+-----------+
; arduino_scl          ; J3    ; 3B       ; 102          ; 38           ; 46           ; 2                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                    ; Off          ; --                        ; User                 ; no        ;
; arduino_sda          ; H2    ; 3B       ; 102          ; 37           ; 46           ; 2                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                    ; Off          ; --                        ; User                 ; no        ;
; clk_125              ; AB16  ; 2A       ; 38           ; 16           ; 31           ; 2641                  ; 0                  ; yes    ; no             ; no       ; Off          ; LVDS                     ; Differential ; --                        ; User                 ; no        ;
; clk_125(n)           ; AA16  ; 2A       ; 38           ; 17           ; 31           ; 0                     ; 0                  ; yes    ; no             ; no       ; Off          ; LVDS                     ; Differential ; --                        ; User                 ; no        ;
; refclk_10g           ; N24   ; 1D       ; 0            ; 40           ; 107          ; 1                     ; 0                  ; no     ; no             ; no       ; Off          ; LVDS                     ; tristate_off ; --                        ; User                 ; no        ;
; refclk_10g(n)        ; N23   ; 1D       ; 0            ; 40           ; 105          ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; LVDS                     ; tristate_off ; --                        ; User                 ; no        ;
; reset_n              ; AE4   ; 3A       ; 102          ; 14           ; 16           ; 37                    ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                    ; Off          ; --                        ; User                 ; no        ;
; rx_serial_data[0]    ; F26   ; 1D       ; 0            ; 38           ; 111          ; 3                     ; 0                  ; no     ; no             ; no       ; Off          ; Current Mode Logic (CML) ; r_r1         ; --                        ; User                 ; no        ;
; rx_serial_data[0](n) ; F25   ; 1D       ; 0            ; 38           ; 109          ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; Current Mode Logic (CML) ; r_r1         ; --                        ; User                 ; no        ;
; rx_serial_data[1]    ; H26   ; 1D       ; 0            ; 37           ; 111          ; 3                     ; 0                  ; no     ; no             ; no       ; Off          ; Current Mode Logic (CML) ; r_r1         ; --                        ; User                 ; no        ;
; rx_serial_data[1](n) ; H25   ; 1D       ; 0            ; 37           ; 109          ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; Current Mode Logic (CML) ; r_r1         ; --                        ; User                 ; no        ;
; sfp_int_0            ; E23   ; 2L       ; 38           ; 96           ; 46           ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                    ; Off          ; --                        ; User                 ; no        ;
; sfp_int_1            ; D23   ; 2L       ; 38           ; 95           ; 46           ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V                    ; Off          ; --                        ; User                 ; no        ;
+----------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+----------+--------------+--------------------------+--------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+------------+---------------+----------+--------------+-----------------------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                 ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard                ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+------------+---------------+----------+--------------+-----------------------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; channel_ready_n[0]   ; AC6   ; 3A       ; 102          ; 12           ; 16           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; channel_ready_n[1]   ; AC7   ; 3A       ; 102          ; 13           ; 16           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led_heartbeat        ; AF6   ; 3A       ; 102          ; 10           ; 16           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led_other            ; AE6   ; 3A       ; 102          ; 11           ; 16           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sfp_scl_0            ; E21   ; 2L       ; 38           ; 98           ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sfp_scl_1            ; H21   ; 2L       ; 38           ; 92           ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sfp_sda_0            ; D22   ; 2L       ; 38           ; 97           ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sfp_sda_1            ; H20   ; 2L       ; 38           ; 91           ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                       ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; tx_serial_data[0]    ; G28   ; 1D       ; 0            ; 38           ; 107          ; no              ; no                     ; no        ; no         ; no            ; no       ; Off          ; High Speed Differential I/O ; Default          ; OCT 100 Ohms                      ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; tx_serial_data[0](n) ; G27   ; 1D       ; 0            ; 38           ; 105          ; no              ; no                     ; no        ; no         ; no            ; no       ; Off          ; High Speed Differential I/O ; Default          ; OCT 100 Ohms                      ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; tx_serial_data[1]    ; J28   ; 1D       ; 0            ; 37           ; 107          ; no              ; no                     ; no        ; no         ; no            ; no       ; Off          ; High Speed Differential I/O ; Default          ; OCT 100 Ohms                      ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; tx_serial_data[1](n) ; J27   ; 1D       ; 0            ; 37           ; 105          ; no              ; no                     ; no        ; no         ; no            ; no       ; Off          ; High Speed Differential I/O ; Default          ; OCT 100 Ohms                      ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+----------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+------------+---------------+----------+--------------+-----------------------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1F       ; 0 / 0 ( -- )     ; --            ; --           ;
; 1E       ; 0 / 0 ( -- )     ; --            ; --           ;
; 1D       ; 10 / 28 ( 36 % ) ; --            ; --           ;
; 1C       ; 0 / 28 ( 0 % )   ; --            ; --           ;
; 2L       ; 6 / 48 ( 13 % )  ; 1.8V          ; --           ;
; 2K       ; 0 / 48 ( 0 % )   ; 1.8V          ; --           ;
; 2J       ; 0 / 48 ( 0 % )   ; 1.8V          ; --           ;
; 2A       ; 4 / 48 ( 8 % )   ; 1.8V          ; --           ;
; 3B       ; 2 / 48 ( 4 % )   ; 1.8V          ; --           ;
; 3A       ; 5 / 44 ( 11 % )  ; 1.8V          ; --           ;
+----------+------------------+---------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                       ;
+----------+------------+----------+----------------------------------+--------+-----------------------------+----------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                   ; Dir.   ; I/O Standard                ; Voltage        ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+----------------------------------+--------+-----------------------------+----------------+--------------+-----------------+----------+--------------+
; A2       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; A3       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; A4       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; A5       ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; A6       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; A7       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; A8       ; 166        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; A9       ; 167        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; A10      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; A11      ; 207        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; A12      ; 205        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; A13      ; 204        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; A14      ; 203        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; A15      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; A16      ; 172        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; A17      ; 173        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; A18      ; 174        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; A19      ; 175        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; A20      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; A21      ; 193        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; A22      ; 192        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; A23      ; 184        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; A24      ; 185        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; A25      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; A26      ; 190        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; A27      ; 191        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AA1      ; 462        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AA2      ; 467        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AA3      ; 469        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AA4      ; 468        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AA5      ;            ; 3A       ; VCCIO3A                          ; power  ;                             ; 1.8V           ; --           ;                 ; --       ; --           ;
; AA6      ; 471        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AA7      ; 470        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AA8      ; 458        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AA9      ; 459        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AA10     ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; AA11     ; 292        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AA12     ; 301        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AA13     ; 300        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AA14     ; 294        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AA15     ;            ; 2A       ; VCCIO2A                          ; power  ;                             ; 1.8V           ; --           ;                 ; --       ; --           ;
; AA16     ; 280        ; 2A       ; clk_125(n)                       ; input  ; LVDS                        ;                ; --           ; Y               ; no       ; Off          ;
; AA17     ; 227        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AA18     ; 231        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AA19     ; 230        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AA20     ;            ; 2J       ; VCCIO2J                          ; power  ;                             ; 1.8V           ; --           ;                 ; --       ; --           ;
; AA21     ; 221        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AA22     ; 248        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AA23     ; 249        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AA24     ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; AA25     ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; AA26     ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; AA27     ; 94         ; 1C       ; GXB_NC                           ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; AA28     ; 95         ; 1C       ; GXB_NC                           ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; AB1      ; 463        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AB2      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; AB3      ; 466        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AB4      ; 460        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AB5      ; 464        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AB6      ; 465        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AB7      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; AB8      ; 504        ; CSS      ; ^MSEL2                           ; input  ;                             ;                ; --           ;                 ; --       ; --           ;
; AB9      ; 510        ; CSS      ; ^nCE                             ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; AB10     ; 496        ; CSS      ; ^GND                             ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; AB11     ; 293        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AB12     ;            ; 2A       ; VCCIO2A                          ; power  ;                             ; 1.8V           ; --           ;                 ; --       ; --           ;
; AB13     ; 298        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AB14     ; 295        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AB15     ; 296        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AB16     ; 281        ; 2A       ; clk_125                          ; input  ; LVDS                        ;                ; --           ; Y               ; no       ; Off          ;
; AB17     ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; AB18     ; 225        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AB19     ; 224        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AB20     ; 232        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AB21     ; 236        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AB22     ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; AB23     ; 250        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AB24     ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; AB25     ; 100        ; 1C       ; GXB_GND*                         ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; AB26     ; 101        ; 1C       ; GXB_GND*                         ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; AB27     ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; AB28     ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; AC1      ; 477        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AC2      ; 476        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AC3      ; 472        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AC4      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; AC5      ; 461        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AC6      ; 489        ; 3A       ; channel_ready_n[0]               ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ;
; AC7      ; 488        ; 3A       ; channel_ready_n[1]               ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ;
; AC8      ; 509        ; CSS      ; ^nCONFIG                         ; input  ;                             ;                ; --           ;                 ; --       ; --           ;
; AC9      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; AC10     ; 501        ; CSS      ; altera_reserved_tdi              ; input  ; 1.8 V                       ;                ; --           ; N               ; no       ; Off          ;
; AC11     ; 302        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AC12     ; 303        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AC13     ; 299        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AC14     ;            ; 2A       ; VCCIO2A                          ; power  ;                             ; 1.8V           ; --           ;                 ; --       ; --           ;
; AC15     ; 297        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AC16     ; 285        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AC17     ; 284        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AC18     ; 286        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AC19     ;            ; 2J       ; VCCIO2J                          ; power  ;                             ; 1.8V           ; --           ;                 ; --       ; --           ;
; AC20     ; 233        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AC21     ; 237        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AC22     ; 254        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AC23     ; 251        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AC24     ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; AC25     ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; AC26     ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; AC27     ; 98         ; 1C       ; GXB_NC                           ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; AC28     ; 99         ; 1C       ; GXB_NC                           ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; AD1      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; AD2      ; 478        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AD3      ; 473        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AD4      ; 486        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AD5      ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; AD6      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; AD7      ; 503        ; CSS      ; ^MSEL1                           ; input  ;                             ;                ; --           ;                 ; --       ; --           ;
; AD8      ; 505        ; CSS      ; ^nIO_PULLUP                      ; input  ;                             ;                ; --           ;                 ; --       ; --           ;
; AD9      ; 518        ; CSS      ; ^DCLK                            ; bidir  ;                             ;                ; Weak Pull Up ;                 ; --       ; On           ;
; AD10     ; 508        ; CSS      ; ^GND                             ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; AD11     ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; AD12     ; 262        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AD13     ; 267        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AD14     ; 266        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AD15     ; 260        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AD16     ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; AD17     ; 288        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AD18     ; 287        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AD19     ; 282        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AD20     ; 283        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AD21     ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; AD22     ; 255        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AD23     ; 246        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AD24     ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; AD25     ; 104        ; 1C       ; GXB_GND*                         ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; AD26     ; 105        ; 1C       ; GXB_GND*                         ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; AD27     ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; AD28     ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; AE1      ; 475        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AE2      ; 479        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AE3      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; AE4      ; 487        ; 3A       ; reset_n                          ; input  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ;
; AE5      ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; AE6      ; 490        ; 3A       ; led_other                        ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ;
; AE7      ; 502        ; CSS      ; ^MSEL0                           ; input  ;                             ;                ; --           ;                 ; --       ; --           ;
; AE8      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; AE9      ; 514        ; CSS      ; ^AS_DATA0, ASDO                  ;        ;                             ;                ; Weak Pull Up ;                 ; --       ; On           ;
; AE10     ; 256        ; 2A       ; ~ALTERA_DATA0~ / RESERVED_INPUT  ; input  ; 1.8 V                       ;                ; --           ; N               ; no       ; Off          ;
; AE11     ; 257        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AE12     ; 263        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AE13     ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; AE14     ; 258        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AE15     ; 259        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AE16     ; 261        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AE17     ; 289        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AE18     ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; AE19     ; 275        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AE20     ; 274        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AE21     ; 238        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AE22     ; 252        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AE23     ; 247        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AE24     ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; AE25     ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; AE26     ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; AE27     ; 102        ; 1C       ; GXB_NC                           ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; AE28     ; 103        ; 1C       ; GXB_NC                           ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; AF1      ; 480        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AF2      ; 474        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AF3      ; 482        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AF4      ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; AF5      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; AF6      ; 491        ; 3A       ; led_heartbeat                    ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ;
; AF7      ; 506        ; CSS      ; ^nSTATUS                         ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; AF8      ; 499        ; CSS      ; #TRST                            ; input  ;                             ;                ; --           ;                 ; --       ; --           ;
; AF9      ; 513        ; CSS      ; ^nCSO2                           ;        ;                             ;                ; Weak Pull Up ;                 ; --       ; On           ;
; AF10     ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; AF11     ; 264        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AF12     ; 265        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AF13     ; 273        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AF14     ; 272        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AF15     ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; AF16     ; 276        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AF17     ; 271        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AF18     ; 270        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AF19     ; 268        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AF20     ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; AF21     ; 239        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AF22     ; 253        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AF23     ; 244        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AF24     ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; AF25     ; 108        ; 1C       ; GXB_GND*                         ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; AF26     ; 109        ; 1C       ; GXB_GND*                         ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; AF27     ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; AF28     ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; AG1      ; 481        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AG2      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; AG3      ; 483        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AG4      ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; AG5      ; 516        ; CSS      ; ^AS_DATA2                        ;        ;                             ;                ; Weak Pull Up ;                 ; --       ; On           ;
; AG6      ; 515        ; CSS      ; ^AS_DATA1                        ;        ;                             ;                ; Weak Pull Up ;                 ; --       ; On           ;
; AG7      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; AG8      ; 507        ; CSS      ; ^CONF_DONE                       ; bidir  ;                             ;                ; --           ;                 ; --       ; --           ;
; AG9      ; 208        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AG10     ; 209        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AG11     ; 216        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AG12     ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; AG13     ; 218        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AG14     ; 279        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AG15     ; 278        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AG16     ; 277        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AG17     ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; AG18     ; 269        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AG19     ; 243        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AG20     ; 242        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AG21     ; 240        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AG22     ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; AG23     ; 245        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AG24     ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; AG25     ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; AG26     ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; AG27     ; 106        ; 1C       ; GXB_NC                           ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; AG28     ; 107        ; 1C       ; GXB_NC                           ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; AH2      ; 485        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AH3      ; 484        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AH4      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; AH5      ; 517        ; CSS      ; ^AS_DATA3                        ;        ;                             ;                ; Weak Pull Up ;                 ; --       ; On           ;
; AH6      ; 498        ; CSS      ; altera_reserved_tms              ; input  ; 1.8 V                       ;                ; --           ; N               ; no       ; Off          ;
; AH7      ; 512        ; CSS      ; ^nCSO1                           ;        ;                             ;                ; Weak Pull Up ;                 ; --       ; On           ;
; AH8      ; 511        ; CSS      ; ^nCSO0                           ;        ;                             ;                ; Weak Pull Up ;                 ; --       ; On           ;
; AH9      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; AH10     ; 214        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AH11     ; 215        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AH12     ; 217        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AH13     ; 219        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AH14     ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; AH15     ; 212        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AH16     ; 213        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AH17     ; 210        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AH18     ; 211        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AH19     ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; AH20     ; 234        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AH21     ; 235        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AH22     ; 241        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; AH23     ;            ;          ; DNU                              ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; AH24     ;            ;          ; DNU                              ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; AH25     ;            ;          ; RREF                             ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; AH26     ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; AH27     ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; B1       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; B3       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; B4       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; B5       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; B6       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; B7       ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; B8       ; 160        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; B9       ; 161        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; B10      ; 163        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; B11      ; 206        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; B12      ;            ; 2K       ; VCCIO2K                          ; power  ;                             ; 1.8V           ; --           ;                 ; --       ; --           ;
; B13      ; 202        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; B14      ; 201        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; B15      ; 200        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; B16      ; 177        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; B17      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; B18      ; 178        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; B19      ; 179        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; B20      ; 181        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; B21      ; 187        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; B22      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; B23      ; 188        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; B24      ; 189        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; B25      ; 194        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; B26      ; 195        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; B27      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; B28      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; C1       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; C2       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; C3       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; C4       ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; C5       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; C6       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; C7       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; C8       ; 169        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; C9       ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; C10      ; 162        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; C11      ; 164        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; C12      ; 165        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; C13      ; 199        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; C14      ;            ; 2K       ; VCCIO2K                          ; power  ;                             ; 1.8V           ; --           ;                 ; --       ; --           ;
; C15      ; 176        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; C16      ; 156        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; C17      ; 157        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; C18      ; 159        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; C19      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; C20      ; 180        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; C21      ; 186        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; C22      ; 130        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; C23      ; 131        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; C24      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; C25      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; C26      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; C27      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; C28      ;            ;          ; RREF                             ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; D1       ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; D2       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; D3       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; D4       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; D5       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; D6       ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; D7       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; D8       ; 168        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; D9       ; 171        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; D10      ; 170        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; D11      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; D12      ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; D13      ; 198        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; D14      ; 197        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; D15      ; 183        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; D16      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; D17      ; 158        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; D18      ; 148        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; D19      ; 149        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; D20      ; 155        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; D21      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; D22      ; 125        ; 2L       ; sfp_sda_0                        ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ;
; D23      ; 127        ; 2L       ; sfp_int_1                        ; input  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ;
; D24      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; D25      ; 60         ; 1D       ; GXB_GND*                         ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; D26      ; 61         ; 1D       ; GXB_GND*                         ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; D27      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; D28      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; E1       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; E2       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; E3       ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; E4       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; E5       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; E6       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; E7       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; E8       ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; E9       ;            ; 2K       ; VREFB2KN0                        ; power  ;                             ; GND            ; --           ;                 ; --       ; --           ;
; E10      ;            ;          ; VSIGP_0                          ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; E11      ;            ;          ; VSIGN_0                          ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; E12      ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; E14      ; 196        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; E15      ; 182        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; E16      ; 151        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; E17      ; 150        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; E18      ;            ; 2L       ; VCCIO2L                          ; power  ;                             ; 1.8V           ; --           ;                 ; --       ; --           ;
; E19      ; 153        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; E20      ; 154        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; E21      ; 124        ; 2L       ; sfp_scl_0                        ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ;
; E22      ; 129        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; E23      ; 126        ; 2L       ; sfp_int_0                        ; input  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ;
; E24      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; E25      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; E26      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; E27      ; 58         ; 1D       ; GXB_NC                           ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; E28      ; 59         ; 1D       ; GXB_NC                           ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; F1       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; F2       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; F3       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; F4       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; F5       ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; F6       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; F7       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; F8       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; F9       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; F10      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; F11      ;            ;          ; VSIGP_1                          ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; F12      ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; F13      ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; F14      ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; F15      ;            ; 2K       ; VCCIO2K                          ; power  ;                             ; 1.8V           ; --           ;                 ; --       ; --           ;
; F16      ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; F17      ; 119        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; F18      ; 118        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; F19      ; 152        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; F20      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; F21      ; 133        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; F22      ; 128        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; F23      ; 135        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; F24      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; F25      ; 64         ; 1D       ; rx_serial_data[0](n)             ; input  ; Current Mode Logic (CML)    ;                ; --           ; Y               ; no       ; Off          ;
; F26      ; 65         ; 1D       ; rx_serial_data[0]                ; input  ; Current Mode Logic (CML)    ;                ; --           ; Y               ; no       ; Off          ;
; F27      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; F28      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; G1       ; 426        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; G2       ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; G3       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; G4       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; G5       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; G6       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; G7       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; G8       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; G9       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; G10      ;            ;          ; ADCGND                           ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; G11      ;            ;          ; VSIGN_1                          ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; G12      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; G13      ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; G14      ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; G15      ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; G16      ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; G17      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; G18      ; 121        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; G19      ; 122        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; G20      ; 123        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; G21      ; 132        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; G22      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; G23      ; 134        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; G24      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; G25      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; G26      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; G27      ; 62         ; 1D       ; tx_serial_data[0](n)             ; output ; High Speed Differential I/O ;                ; --           ; Y               ; no       ; Off          ;
; G28      ; 63         ; 1D       ; tx_serial_data[0]                ; output ; High Speed Differential I/O ;                ; --           ; Y               ; no       ; Off          ;
; H1       ; 427        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; H2       ; 419        ; 3B       ; arduino_sda                      ; input  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ;
; H3       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; H4       ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; H5       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; H6       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; H7       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; H8       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; H9       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; H10      ;            ;          ; TEMPDIODEn                       ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; H11      ;            ;          ; TEMPDIODEp                       ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; H12      ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; H13      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; H14      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; H15      ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; H16      ; 112        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; H17      ; 113        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; H18      ; 120        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; H19      ;            ; 2L       ; VCCIO2L                          ; power  ;                             ; 1.8V           ; --           ;                 ; --       ; --           ;
; H20      ; 143        ; 2L       ; sfp_sda_1                        ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ;
; H21      ; 142        ; 2L       ; sfp_scl_1                        ; output ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ;
; H22      ; 140        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; H23      ; 136        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; H24      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; H25      ; 68         ; 1D       ; rx_serial_data[1](n)             ; input  ; Current Mode Logic (CML)    ;                ; --           ; Y               ; no       ; Off          ;
; H26      ; 69         ; 1D       ; rx_serial_data[1]                ; input  ; Current Mode Logic (CML)    ;                ; --           ; Y               ; no       ; Off          ;
; H27      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; H28      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; J1       ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; J2       ; 420        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; J3       ; 418        ; 3B       ; arduino_scl                      ; input  ; 1.8 V                       ;                ; --           ; Y               ; no       ; Off          ;
; J4       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; J5       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; J6       ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; J7       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; J8       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; J9       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; J10      ;            ;          ; VREFN_ADC                        ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; J12      ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; J13      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; J14      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; J15      ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; J16      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; J17      ; 117        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; J18      ; 115        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; J19      ; 114        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; J20      ; 139        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; J21      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; J22      ; 141        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; J23      ; 137        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; J24      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; J25      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; J26      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; J27      ; 66         ; 1D       ; tx_serial_data[1](n)             ; output ; High Speed Differential I/O ;                ; --           ; Y               ; no       ; Off          ;
; J28      ; 67         ; 1D       ; tx_serial_data[1]                ; output ; High Speed Differential I/O ;                ; --           ; Y               ; no       ; Off          ;
; K1       ; 432        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; K2       ; 421        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; K3       ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; K4       ; 415        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; K5       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; K6       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; K7       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; K8       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; K9       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; K10      ;            ;          ; VREFP_ADC                        ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; K11      ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; K12      ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; K14      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; K15      ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; K16      ;            ; 2L       ; VREFB2LN0                        ; power  ;                             ; GND            ; --           ;                 ; --       ; --           ;
; K17      ; 116        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; K18      ;            ; 2L       ; VCCIO2L                          ; power  ;                             ; 1.8V           ; --           ;                 ; --       ; --           ;
; K19      ; 145        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; K20      ; 144        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; K21      ; 138        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; K22      ; 146        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; K23      ; 147        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; K24      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; K25      ; 72         ; 1D       ; GXB_GND*                         ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; K26      ; 73         ; 1D       ; GXB_GND*                         ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; K27      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; K28      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; L1       ; 433        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; L2       ; 423        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; L3       ; 422        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; L4       ; 414        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; L5       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; L6       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; L7       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; L8       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; L9       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; L11      ;            ; --       ; VCC                              ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCC                              ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; L14      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; L16      ;            ; --       ; VCC                              ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ;
; L17      ;            ; --       ; VCC                              ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ;
; L18      ;            ; --       ; VCC                              ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ;
; L19      ;            ; --       ; VCC                              ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ;
; L20      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; L21      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; L22      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; L23      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; L24      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; L25      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; L26      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; L27      ; 70         ; 1D       ; GXB_NC                           ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; L28      ; 71         ; 1D       ; GXB_NC                           ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; M1       ; 424        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; M2       ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; M3       ; 413        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; M4       ; 412        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; M5       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; M6       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; M7       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; M8       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; M9       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; M10      ;            ; --       ; VCC                              ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                              ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; M14      ;            ; --       ; VCCPT                            ; power  ;                             ; 1.8V           ; --           ;                 ; --       ; --           ;
; M15      ;            ; --       ; VCC                              ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ;
; M16      ;            ; --       ; VCC                              ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ;
; M17      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; M18      ;            ; --       ; VCCPT                            ; power  ;                             ; 1.8V           ; --           ;                 ; --       ; --           ;
; M19      ;            ; --       ; VCC                              ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ;
; M20      ;            ; --       ; VCC                              ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ;
; M21      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; M22      ;            ; --       ; VCCH_GXBL                        ; power  ;                             ; 1.8V           ; --           ;                 ; --       ; --           ;
; M23      ;            ; --       ; VCCT_GXBL1D                      ; power  ;                             ; 1.03V          ; --           ;                 ; --       ; --           ;
; M24      ;            ; --       ; VCCT_GXBL1D                      ; power  ;                             ; 1.03V          ; --           ;                 ; --       ; --           ;
; M25      ; 76         ; 1D       ; GXB_GND*                         ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; M26      ; 77         ; 1D       ; GXB_GND*                         ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; M27      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; M28      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; N1       ; 425        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; N2       ; 417        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; N3       ; 416        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; N4       ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; N5       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; N6       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; N7       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; N8       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; N9       ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; N10      ;            ; --       ; VCC                              ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ;
; N11      ;            ; --       ; VCCP                             ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                              ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ;
; N13      ;            ; --       ; VCC                              ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ;
; N14      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; N15      ;            ; --       ; VCC                              ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ;
; N16      ;            ; --       ; VCC                              ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ;
; N17      ;            ; --       ; VCCP                             ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ;
; N18      ;            ; --       ; VCC                              ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ;
; N19      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; N20      ;            ; --       ; VCC                              ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ;
; N21      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; N22      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; N23      ; 57         ; 1D       ; refclk_10g(n)                    ; input  ; LVDS                        ;                ; --           ; Y               ; no       ; Off          ;
; N24      ; 56         ; 1D       ; refclk_10g                       ; input  ; LVDS                        ;                ; --           ; Y               ; no       ; Off          ;
; N25      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; N26      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; N27      ; 74         ; 1D       ; GXB_NC                           ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; N28      ; 75         ; 1D       ; GXB_NC                           ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; P1       ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; P2       ; 428        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; P3       ; 401        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; P4       ; 400        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; P5       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; P6       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; P7       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; P8       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; P9       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; P10      ;            ; --       ; VCC                              ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ;
; P11      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; P12      ;            ; --       ; VCC                              ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCA_PLL                         ; power  ;                             ; 1.8V           ; --           ;                 ; --       ; --           ;
; P14      ;            ; --       ; VCC                              ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ;
; P15      ;            ;          ; VCCA_PLL                         ; power  ;                             ; 1.8V           ; --           ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; P17      ;            ; --       ; VCC                              ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ;
; P18      ;            ; --       ; VCC                              ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ;
; P19      ;            ; --       ; VCC                              ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ;
; P20      ;            ; --       ; VCC                              ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ;
; P21      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; P22      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; P23      ;            ; --       ; VCCR_GXBL1D                      ; power  ;                             ; 1.03V          ; --           ;                 ; --       ; --           ;
; P24      ;            ; --       ; VCCR_GXBL1D                      ; power  ;                             ; 1.03V          ; --           ;                 ; --       ; --           ;
; P25      ; 80         ; 1D       ; GXB_GND*                         ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; P26      ; 81         ; 1D       ; GXB_GND*                         ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; P27      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; P28      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; R1       ; 434        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; R2       ; 429        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; R3       ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; R4       ; 407        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; R5       ; 406        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; R6       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; R7       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; R8       ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; R9       ;            ;          ; NC                               ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; R10      ;            ; --       ; VCC                              ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ;
; R11      ;            ; --       ; VCC                              ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ;
; R12      ;            ; --       ; VCCERAM                          ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; R14      ;            ; --       ; VCC                              ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ;
; R15      ;            ; --       ; VCC                              ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ;
; R16      ;            ; --       ; VCC                              ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ;
; R17      ;            ; --       ; VCCERAM                          ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ;
; R18      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; R19      ;            ; --       ; VCC                              ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ;
; R20      ;            ; --       ; VCC                              ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ;
; R21      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; R22      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; R23      ; 83         ; 1D       ; GXB_GND*                         ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; R24      ; 82         ; 1D       ; GXB_GND*                         ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; R25      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; R26      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; R27      ; 78         ; 1D       ; GXB_NC                           ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; R28      ; 79         ; 1D       ; GXB_NC                           ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; T1       ; 435        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; T2       ; 431        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; T3       ; 430        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; T4       ; 409        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; T5       ;            ; 3B       ; VCCIO3B                          ; power  ;                             ; 1.8V           ; --           ;                 ; --       ; --           ;
; T6       ; 405        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; T7       ; 404        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; T8       ; 403        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; T9       ; 402        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; T10      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; T11      ;            ; --       ; VCC                              ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ;
; T12      ;            ;          ; GNDSENSE                         ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; T13      ;            ;          ; VCCLSENSE                        ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; T14      ;            ; --       ; VCC                              ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ;
; T15      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; T16      ;            ; --       ; VCC                              ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ;
; T17      ;            ; --       ; VCC                              ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ;
; T18      ;            ; --       ; VCC                              ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ;
; T19      ;            ; --       ; VCC                              ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; T21      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; T22      ;            ; --       ; VCCH_GXBL                        ; power  ;                             ; 1.8V           ; --           ;                 ; --       ; --           ;
; T23      ;            ; --       ; VCCT_GXBL1C                      ; power  ;                             ; 1.03V          ; --           ;                 ; --       ; --           ;
; T24      ;            ; --       ; VCCT_GXBL1C                      ; power  ;                             ; 1.03V          ; --           ;                 ; --       ; --           ;
; T25      ; 88         ; 1C       ; GXB_GND*                         ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; T26      ; 89         ; 1C       ; GXB_GND*                         ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; T27      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; T28      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; U1       ; 438        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; U2       ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; U3       ; 437        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; U4       ; 436        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; U5       ; 408        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; U6       ; 441        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; U7       ;            ; 3B       ; VCCIO3B                          ; power  ;                             ; 1.8V           ; --           ;                 ; --       ; --           ;
; U8       ; 411        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; U9       ;            ; 3B       ; VREFB3BN0                        ; power  ;                             ; GND            ; --           ;                 ; --       ; --           ;
; U10      ;            ; --       ; VCC                              ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ;
; U11      ;            ; --       ; VCCP                             ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ;
; U12      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; U13      ;            ; --       ; VCCP                             ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ;
; U14      ;            ; --       ; VCC                              ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ;
; U15      ;            ; --       ; VCC                              ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ;
; U16      ;            ; --       ; VCCP                             ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ;
; U17      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; U18      ;            ; --       ; VCC                              ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ;
; U19      ;            ; --       ; VCC                              ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ;
; U20      ;            ; --       ; VCC                              ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ;
; U21      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; U22      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; U23      ; 85         ; 1C       ; GXB_GND*                         ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; U24      ; 84         ; 1C       ; GXB_GND*                         ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; U25      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; U26      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; U27      ; 86         ; 1C       ; GXB_NC                           ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; U28      ; 87         ; 1C       ; GXB_NC                           ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; V1       ; 439        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; V2       ; 444        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; V3       ; 446        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; V4       ;            ; 3B       ; VCCIO3B                          ; power  ;                             ; 1.8V           ; --           ;                 ; --       ; --           ;
; V5       ; 443        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; V6       ; 442        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; V7       ; 440        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; V8       ; 410        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; V9       ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; V10      ;            ; --       ; VCC                              ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ;
; V11      ;            ; --       ; VCC                              ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ;
; V12      ;            ; --       ; VCCPT                            ; power  ;                             ; 1.8V           ; --           ;                 ; --       ; --           ;
; V13      ;            ; --       ; VCC                              ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ;
; V14      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; V15      ;            ; --       ; VCC                              ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ;
; V16      ;            ; --       ; VCC                              ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ;
; V17      ;            ; --       ; VCC                              ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ;
; V18      ;            ; --       ; VCCPT                            ; power  ;                             ; 1.8V           ; --           ;                 ; --       ; --           ;
; V19      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; V20      ;            ; --       ; VCC                              ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ;
; V21      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; V22      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; V23      ;            ; --       ; VCCR_GXBL1C                      ; power  ;                             ; 1.03V          ; --           ;                 ; --       ; --           ;
; V24      ;            ; --       ; VCCR_GXBL1C                      ; power  ;                             ; 1.03V          ; --           ;                 ; --       ; --           ;
; V25      ; 92         ; 1C       ; GXB_GND*                         ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; V26      ; 93         ; 1C       ; GXB_GND*                         ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; V27      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; V28      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; W1       ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; W2       ; 445        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; W3       ; 447        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; W4       ; 449        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; W5       ; 455        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; W6       ;            ; 3A       ; VCCIO3A                          ; power  ;                             ; 1.8V           ; --           ;                 ; --       ; --           ;
; W7       ; 450        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; W8       ; 451        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; W9       ;            ; 3A       ; VREFB3AN0                        ; power  ;                             ; GND            ; --           ;                 ; --       ; --           ;
; W10      ; 497        ; CSS      ; altera_reserved_tdo              ; output ; 1.8 V                       ;                ; --           ; N               ; no       ; Off          ;
; W11      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; W12      ;            ; --       ; VCC                              ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ;
; W13      ;            ; --       ; VCCBAT                           ; power  ;                             ; 1.8V           ; --           ;                 ; --       ; --           ;
; W14      ;            ; --       ; VCCPGM                           ; power  ;                             ; 1.2V/1.5V/1.8V ; --           ;                 ; --       ; --           ;
; W15      ;            ; 2A       ; VREFB2AN0                        ; power  ;                             ; GND            ; --           ;                 ; --       ; --           ;
; W16      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; W17      ;            ; 2J       ; VREFB2JN0                        ; power  ;                             ; GND            ; --           ;                 ; --       ; --           ;
; W18      ;            ; --       ; VCC                              ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ;
; W19      ;            ; --       ; VCC                              ; power  ;                             ; 0.9V           ; --           ;                 ; --       ; --           ;
; W20      ; 223        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; W21      ; 222        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; W22      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; W23      ; 111        ; 1C       ; GXB_GND*                         ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; W24      ; 110        ; 1C       ; GXB_GND*                         ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; W25      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; W26      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; W27      ; 90         ; 1C       ; GXB_NC                           ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; W28      ; 91         ; 1C       ; GXB_NC                           ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; Y1       ; 457        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; Y2       ; 456        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; Y3       ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; Y4       ; 448        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; Y5       ; 454        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; Y6       ; 452        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; Y7       ; 453        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; Y8       ;            ; 3A       ; VCCIO3A                          ; power  ;                             ; 1.8V           ; --           ;                 ; --       ; --           ;
; Y9       ; 500        ; CSS      ; altera_reserved_tck              ; input  ; 1.8 V                       ;                ; --           ; N               ; no       ; Off          ;
; Y10      ;            ;          ; DNU                              ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; Y11      ;            ;          ; DNU                              ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;          ; DNU                              ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; Y13      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; Y14      ;            ; --       ; VCCPGM                           ; power  ;                             ; 1.2V/1.5V/1.8V ; --           ;                 ; --       ; --           ;
; Y15      ; 290        ; 2A       ; ~ALTERA_CLKUSR~ / RESERVED_INPUT ; input  ; 1.8 V                       ;                ; --           ; N               ; no       ; Off          ;
; Y16      ; 291        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; Y17      ; 226        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; Y18      ;            ; 2J       ; VCCIO2J                          ; power  ;                             ; 1.8V           ; --           ;                 ; --       ; --           ;
; Y19      ; 228        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; Y20      ; 229        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; Y21      ; 220        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP  ;        ;                             ;                ; --           ;                 ; no       ; On           ;
; Y22      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; Y23      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; Y24      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; Y25      ; 96         ; 1C       ; GXB_GND*                         ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; Y26      ; 97         ; 1C       ; GXB_GND*                         ;        ;                             ;                ; --           ;                 ; --       ; --           ;
; Y27      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
; Y28      ;            ;          ; GND                              ; gnd    ;                             ;                ; --           ;                 ; --       ; --           ;
+----------+------------+----------+----------------------------------+--------+-----------------------------+----------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------+
; PLL Usage Summary                                                       ;
+---------------------------------------------------+---------------------+
;                                                   ;                     ;
+---------------------------------------------------+---------------------+
; DUT|core_pll|xcvr_fpll_a10_0|fpll_inst            ;                     ;
;     -- PLL Location                               ; FPLL_1DT            ;
;     -- PLL Bandwidth                              ; low                 ;
;         -- PLL Bandwidth Range                    ; 800000 to 400000 Hz ;
;     -- Reference Clock Frequency                  ; 644.53125 MHz       ;
;     -- PLL VCO Frequency                          ; 7500.0 MHz          ;
;     -- PLL Operation Mode                         ; direct              ;
;     -- PLL Enable                                 ; On                  ;
;     -- M Counter                                  ; 64                  ;
;     -- N Counter                                  ; 11                  ;
;     -- Delay Chain Setting                        ; 0                   ;
;     -- PLL Fractional Division                    ; 0                   ;
;     -- L Counter                                  ; 1                   ;
;     -- PLL Refclk Select                          ;                     ;
;             -- PLL Reference Clock Input 0 source ; N/A                 ;
;             -- PLL Reference Clock Input 1 source ; N/A                 ;
;             -- CLKIN(0) source                    ; N/A                 ;
;             -- CLKIN(1) source                    ; N/A                 ;
;             -- CLKIN(2) source                    ; N/A                 ;
;             -- CLKIN(3) source                    ; N/A                 ;
;             -- CORE_REFCLK source                 ; N/A                 ;
;             -- PLL_CASCADE_IN source              ; N/A                 ;
;     -- PLL Output Counter 0                       ;                     ;
;             -- Output Clock Frequency             ; 312.5 MHz           ;
;             -- Duty Cycle                         ; 50                  ;
;             -- Phase Shift                        ; 0 ps                ;
;             -- C Counter                          ; 6                   ;
;             -- C Counter PH Mux PRST              ; 0                   ;
;             -- C Counter PRST                     ; 1                   ;
;     -- PLL Output Counter 2                       ;                     ;
;             -- Output Clock Frequency             ; 156.25 MHz          ;
;             -- Duty Cycle                         ; 50                  ;
;             -- Phase Shift                        ; 0 ps                ;
;             -- C Counter                          ; 12                  ;
;             -- C Counter PH Mux PRST              ; 0                   ;
;             -- C Counter PRST                     ; 1                   ;
;                                                   ;                     ;
+---------------------------------------------------+---------------------+


+-----------------------------------------------------------+
; I/O Assignment Warnings                                   ;
+--------------------+--------------------------------------+
; Pin Name           ; Reason                               ;
+--------------------+--------------------------------------+
; led_heartbeat      ; Incomplete set of assignments        ;
; channel_ready_n[0] ; Missing drive strength and slew rate ;
; channel_ready_n[1] ; Missing drive strength and slew rate ;
; led_other          ; Incomplete set of assignments        ;
; sfp_scl_0          ; Missing drive strength and slew rate ;
; sfp_scl_1          ; Missing drive strength and slew rate ;
; sfp_sda_0          ; Missing drive strength and slew rate ;
; sfp_sda_1          ; Missing drive strength and slew rate ;
; arduino_scl        ; Incomplete set of assignments        ;
; arduino_sda        ; Incomplete set of assignments        ;
; clk_125(n)         ; Incomplete set of assignments        ;
; refclk_10g(n)      ; Incomplete set of assignments        ;
+--------------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; HSSI Receiver Channel                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Block Name                                                    ; Value                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rx_serial_data[0]~input                                       ;                                                                                                                                                                                                                                                        ;
;     -- Channel Location                                       ; IOIBUF_X0_Y38_N112                                                                                                                                                                                                                                     ;
;     -- CMU/CDR PLL                                            ;                                                                                                                                                                                                                                                        ;
;         -- Basic Parameters                                   ;                                                                                                                                                                                                                                                        ;
;             -- Name                                           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll                   ;
;             -- Location                                       ; HSSIPMACDRPLL_1D4                                                                                                                                                                                                                                      ;
;             -- datarate                                       ; 10312500000 bps                                                                                                                                                                                                                                        ;
;             -- output_clock_frequency                         ; 5156250000 Hz                                                                                                                                                                                                                                          ;
;             -- reference_clock_frequency                      ; 644531250 Hz                                                                                                                                                                                                                                           ;
;             -- vco_freq                                       ; 5156250000 Hz                                                                                                                                                                                                                                          ;
;             -- bw_sel                                         ; medium                                                                                                                                                                                                                                                 ;
;             -- loopback_mode                                  ; loopback_disabled                                                                                                                                                                                                                                      ;
;             -- m_counter                                      ; 16                                                                                                                                                                                                                                                     ;
;             -- n_counter                                      ; 2                                                                                                                                                                                                                                                      ;
;             -- pd_l_counter                                   ; 1                                                                                                                                                                                                                                                      ;
;             -- pfd_l_counter                                  ; 1                                                                                                                                                                                                                                                      ;
;             -- analog_mode                                    ; user_custom                                                                                                                                                                                                                                            ;
;         -- Advanced Parameters                                ;                                                                                                                                                                                                                                                        ;
;             -- prot_mode                                      ; basic_rx                                                                                                                                                                                                                                               ;
;             -- pcie_gen                                       ; non_pcie                                                                                                                                                                                                                                               ;
;     -- HSSI PMA RX BUF                                        ;                                                                                                                                                                                                                                                        ;
;         -- Basic Parameters                                   ;                                                                                                                                                                                                                                                        ;
;             -- Name                                           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf                             ;
;             -- Location                                       ; HSSIPMARXBUF_1D4                                                                                                                                                                                                                                       ;
;             -- bypass_eqz_stages_234                          ; bypass_off                                                                                                                                                                                                                                             ;
;             -- datarate                                       ; 10312500000 bps                                                                                                                                                                                                                                        ;
;             -- eq_bw_sel                                      ; eq_bw_3                                                                                                                                                                                                                                                ;
;             -- input_vcm_sel                                  ; high_vcm                                                                                                                                                                                                                                               ;
;             -- offset_cancellation_ctrl                       ; volt_0mv                                                                                                                                                                                                                                               ;
;             -- power_mode_rx                                  ; low_power                                                                                                                                                                                                                                              ;
;             -- prot_mode                                      ; basic_rx                                                                                                                                                                                                                                               ;
;             -- qpi_enable                                     ; non_qpi_mode                                                                                                                                                                                                                                           ;
;             -- rx_refclk_divider                              ; bypass_divider                                                                                                                                                                                                                                         ;
;             -- rx_sel_bias_source                             ; bias_vcmdrv                                                                                                                                                                                                                                            ;
;             -- term_sel                                       ; r_r1                                                                                                                                                                                                                                                   ;
;             -- vcm_current_add                                ; vcm_current_1                                                                                                                                                                                                                                          ;
;             -- vcm_sel                                        ; vcm_setting_03                                                                                                                                                                                                                                         ;
;             -- eq_dc_gain_trim                                ; stg2_gain7                                                                                                                                                                                                                                             ;
;             -- one_stage_enable                               ; s1_mode                                                                                                                                                                                                                                                ;
;             -- term_tri_enable                                ; disable_tri                                                                                                                                                                                                                                            ;
;             -- vga_bandwidth_select                           ; vga_bw_4                                                                                                                                                                                                                                               ;
;             -- xrx_path_analog_mode                           ; user_custom                                                                                                                                                                                                                                            ;
;             -- power_mode                                     ; mid_power                                                                                                                                                                                                                                              ;
;             -- link                                           ; sr                                                                                                                                                                                                                                                     ;
;         -- Advanced Parameters                                ;                                                                                                                                                                                                                                                        ;
;             -- cdrclk_to_cgb                                  ; cdrclk_2cgb_dis                                                                                                                                                                                                                                        ;
;             -- diag_lp_en                                     ; dlp_off                                                                                                                                                                                                                                                ;
;             -- link_rx                                        ; sr                                                                                                                                                                                                                                                     ;
;             -- offset_cal_pd                                  ; eqz1_en                                                                                                                                                                                                                                                ;
;             -- offset_pd                                      ; oc_pd                                                                                                                                                                                                                                                  ;
;             -- pdb_rx                                         ; normal_rx_on                                                                                                                                                                                                                                           ;
;             -- pm_tx_rx_pcie_gen                              ; non_pcie                                                                                                                                                                                                                                               ;
;             -- pm_tx_rx_pcie_gen_bitwidth                     ; pcie_gen3_32b                                                                                                                                                                                                                                          ;
;             -- pm_tx_rx_cvp_mode                              ; cvp_off                                                                                                                                                                                                                                                ;
;             -- pm_tx_rx_testmux_select                        ; setting0                                                                                                                                                                                                                                               ;
;             -- xrx_path_jtag_hys                              ; hys_increase_disable                                                                                                                                                                                                                                   ;
;             -- xrx_path_jtag_lp                               ; lp_off                                                                                                                                                                                                                                                 ;
;             -- xrx_path_uc_pcie_sw                            ; uc_pcie_gen1                                                                                                                                                                                                                                           ;
;             -- VCCR_GXB(mV)                                   ; 1030                                                                                                                                                                                                                                                   ;
;     -- HSSI PMA RX DFE                                        ;                                                                                                                                                                                                                                                        ;
;         -- Basic Parameters                                   ;                                                                                                                                                                                                                                                        ;
;             -- Name                                           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe                             ;
;             -- Location                                       ; HSSIPMARXDFE_1D4                                                                                                                                                                                                                                       ;
;         -- Advanced Parameters                                ;                                                                                                                                                                                                                                                        ;
;             -- datarate                                       ; 10312500000 bps                                                                                                                                                                                                                                        ;
;             -- dft_en                                         ; dft_disable                                                                                                                                                                                                                                            ;
;             -- pdb                                            ; dfe_enable                                                                                                                                                                                                                                             ;
;             -- pdb_fixedtap                                   ; fixtap_dfe_powerdown                                                                                                                                                                                                                                   ;
;             -- pdb_floattap                                   ; floattap_dfe_powerdown                                                                                                                                                                                                                                 ;
;             -- pdb_fxtap4t7                                   ; fxtap4t7_powerdown                                                                                                                                                                                                                                     ;
;             -- power_mode                                     ; mid_power                                                                                                                                                                                                                                              ;
;             -- sel_fltapstep_dec                              ; fltap_step_no_dec                                                                                                                                                                                                                                      ;
;             -- sel_fltapstep_inc                              ; fltap_step_no_inc                                                                                                                                                                                                                                      ;
;             -- sel_fxtapstep_dec                              ; fxtap_step_no_dec                                                                                                                                                                                                                                      ;
;             -- sel_fxtapstep_inc                              ; fxtap_step_no_inc                                                                                                                                                                                                                                      ;
;             -- sel_oc_en                                      ; off_canc_disable                                                                                                                                                                                                                                       ;
;             -- sel_probe_tstmx                                ; probe_tstmx_none                                                                                                                                                                                                                                       ;
;     -- HSSI PMA RX ODI                                        ;                                                                                                                                                                                                                                                        ;
;         -- Basic Parameters                                   ;                                                                                                                                                                                                                                                        ;
;             -- Name                                           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi                             ;
;             -- Location                                       ; HSSIPMARXODI_1D4                                                                                                                                                                                                                                       ;
;             -- datarate                                       ; 10312500000 bps                                                                                                                                                                                                                                        ;
;         -- Advanced Parameters                                ;                                                                                                                                                                                                                                                        ;
;             -- step_ctrl_sel                                  ; dprio_mode                                                                                                                                                                                                                                             ;
;     -- HSSI PMA RX DESER                                      ;                                                                                                                                                                                                                                                        ;
;         -- Basic Parameters                                   ;                                                                                                                                                                                                                                                        ;
;             -- Name                                           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser                         ;
;             -- Location                                       ; HSSIPMARXDESER_1D4                                                                                                                                                                                                                                     ;
;         -- Advanced Parameters                                ;                                                                                                                                                                                                                                                        ;
;             -- clkdiv_source                                  ; vco_bypass_normal                                                                                                                                                                                                                                      ;
;             -- clkdivrx_user_mode                             ; clkdivrx_user_disabled                                                                                                                                                                                                                                 ;
;             -- datarate                                       ; 10312500000 bps                                                                                                                                                                                                                                        ;
;             -- deser_factor                                   ; 32                                                                                                                                                                                                                                                     ;
;             -- deser_powerdown                                ; deser_power_up                                                                                                                                                                                                                                         ;
;             -- sdclk_enable                                   ; false                                                                                                                                                                                                                                                  ;
;             -- pcie_gen                                       ; non_pcie                                                                                                                                                                                                                                               ;
;             -- pcie_gen_bitwidth                              ; pcie_gen3_32b                                                                                                                                                                                                                                          ;
;     -- HSSI PMA RX SD                                         ;                                                                                                                                                                                                                                                        ;
;         -- Basic Parameters                                   ;                                                                                                                                                                                                                                                        ;
;             -- Name                                           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd                               ;
;             -- Location                                       ; HSSIPMARXSD_1D4                                                                                                                                                                                                                                        ;
;         -- Advanced Parameters                                ;                                                                                                                                                                                                                                                        ;
;             -- link                                           ; sr                                                                                                                                                                                                                                                     ;
;             -- power_mode                                     ; mid_power                                                                                                                                                                                                                                              ;
;             -- prot_mode                                      ; basic_rx                                                                                                                                                                                                                                               ;
;             -- sd_output_off                                  ; 1                                                                                                                                                                                                                                                      ;
;             -- sd_output_on                                   ; 15                                                                                                                                                                                                                                                     ;
;             -- sd_pdb                                         ; sd_off                                                                                                                                                                                                                                                 ;
;             -- sd_threshold                                   ; sdlv_3                                                                                                                                                                                                                                                 ;
;     -- HSSI PMA ADAPTATION                                    ;                                                                                                                                                                                                                                                        ;
;         -- Basic Parameters                                   ;                                                                                                                                                                                                                                                        ;
;             -- Name                                           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation                     ;
;             -- Location                                       ; HSSIPMAADAPTATION_1D4                                                                                                                                                                                                                                  ;
;         -- Advanced Parameters                                ;                                                                                                                                                                                                                                                        ;
;             -- adp_1s_ctle_bypass                             ; radp_1s_ctle_bypass_1                                                                                                                                                                                                                                  ;
;             -- adp_4s_ctle_bypass                             ; radp_4s_ctle_bypass_1                                                                                                                                                                                                                                  ;
;             -- adp_ctle_acgain_4s                             ; radp_ctle_acgain_4s_1                                                                                                                                                                                                                                  ;
;             -- adp_ctle_en                                    ; radp_ctle_disable                                                                                                                                                                                                                                      ;
;             -- adp_dfe_fltap_bypass                           ; radp_dfe_fltap_bypass_1                                                                                                                                                                                                                                ;
;             -- adp_dfe_fltap_en                               ; radp_dfe_fltap_disable                                                                                                                                                                                                                                 ;
;             -- adp_dfe_fxtap8                                 ; radp_dfe_fxtap8_0                                                                                                                                                                                                                                      ;
;             -- adp_dfe_fxtap9                                 ; radp_dfe_fxtap9_0                                                                                                                                                                                                                                      ;
;             -- adp_dfe_fxtap10                                ; radp_dfe_fxtap10_0                                                                                                                                                                                                                                     ;
;             -- adp_dfe_fxtap11                                ; radp_dfe_fxtap11_0                                                                                                                                                                                                                                     ;
;             -- adp_dfe_fxtap_bypass                           ; radp_dfe_fxtap_bypass_1                                                                                                                                                                                                                                ;
;             -- adp_dfe_fxtap_en                               ; radp_dfe_fxtap_disable                                                                                                                                                                                                                                 ;
;             -- adp_dfe_fxtap_hold_en                          ; radp_dfe_fxtap_not_held                                                                                                                                                                                                                                ;
;             -- adp_dfe_fxtap1                                 ; radp_dfe_fxtap1_0                                                                                                                                                                                                                                      ;
;             -- adp_dfe_fxtap2                                 ; radp_dfe_fxtap2_0                                                                                                                                                                                                                                      ;
;             -- adp_dfe_fxtap3                                 ; radp_dfe_fxtap3_0                                                                                                                                                                                                                                      ;
;             -- adp_dfe_fxtap4                                 ; radp_dfe_fxtap4_0                                                                                                                                                                                                                                      ;
;             -- adp_dfe_fxtap5                                 ; radp_dfe_fxtap5_0                                                                                                                                                                                                                                      ;
;             -- adp_dfe_fxtap6                                 ; radp_dfe_fxtap6_0                                                                                                                                                                                                                                      ;
;             -- adp_dfe_fxtap7                                 ; radp_dfe_fxtap7_0                                                                                                                                                                                                                                      ;
;             -- adp_vga_bypass                                 ; radp_vga_bypass_1                                                                                                                                                                                                                                      ;
;             -- adp_vga_en                                     ; radp_vga_disable                                                                                                                                                                                                                                       ;
;             -- adp_vga_sel                                    ; radp_vga_sel_2                                                                                                                                                                                                                                         ;
;             -- adp_vref_bypass                                ; radp_vref_bypass_1                                                                                                                                                                                                                                     ;
;             -- adp_vref_en                                    ; radp_vref_disable                                                                                                                                                                                                                                      ;
;             -- datarate                                       ; 10312500000 bps                                                                                                                                                                                                                                        ;
;             -- prot_mode                                      ; basic_rx                                                                                                                                                                                                                                               ;
;             -- adp_ctle_adapt_cycle_window                    ; radp_ctle_adapt_cycle_window_7                                                                                                                                                                                                                         ;
;             -- odi_dfe_spec_en                                ; rodi_dfe_spec_en_0                                                                                                                                                                                                                                     ;
;             -- adp_ctle_eqz_1s_sel                            ; radp_ctle_eqz_1s_sel_3                                                                                                                                                                                                                                 ;
;             -- adp_mode                                       ; radp_mode_8                                                                                                                                                                                                                                            ;
;     -- HSSI RX PCS PMA INTERFACE                              ;                                                                                                                                                                                                                                                        ;
;         -- Basic Parameters                                   ;                                                                                                                                                                                                                                                        ;
;             -- Name                                           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface         ;
;             -- Location                                       ; HSSIRXPCSPMAINTERFACE_1D4                                                                                                                                                                                                                              ;
;         -- Advanced Parameters                                ;                                                                                                                                                                                                                                                        ;
;             -- block_sel                                      ; ten_g_pcs                                                                                                                                                                                                                                              ;
;             -- channel_operation_mode                         ; tx_rx_pair_enabled                                                                                                                                                                                                                                     ;
;             -- clkslip_sel                                    ; pld                                                                                                                                                                                                                                                    ;
;             -- lpbk_en                                        ; disable                                                                                                                                                                                                                                                ;
;             -- master_clk_sel                                 ; master_rx_pma_clk                                                                                                                                                                                                                                      ;
;             -- pldif_datawidth_mode                           ; pldif_data_10bit                                                                                                                                                                                                                                       ;
;             -- pma_dw_rx                                      ; pma_32b_rx                                                                                                                                                                                                                                             ;
;             -- prbs_clken                                     ; prbs_clk_dis                                                                                                                                                                                                                                           ;
;             -- prbs_ver                                       ; prbs_off                                                                                                                                                                                                                                               ;
;             -- prbs9_dwidth                                   ; prbs9_64b                                                                                                                                                                                                                                              ;
;             -- prot_mode_rx                                   ; teng_krfec_mode_rx                                                                                                                                                                                                                                     ;
;             -- rx_dyn_polarity_inversion                      ; rx_dyn_polinv_dis                                                                                                                                                                                                                                      ;
;             -- rx_lpbk_en                                     ; lpbk_dis                                                                                                                                                                                                                                               ;
;             -- rx_prbs_mask                                   ; prbsmask128                                                                                                                                                                                                                                            ;
;             -- rx_prbs_mode                                   ; teng_mode                                                                                                                                                                                                                                              ;
;             -- rx_signalok_signaldet_sel                      ; sel_sig_det                                                                                                                                                                                                                                            ;
;             -- rx_static_polarity_inversion                   ; rx_stat_polinv_dis                                                                                                                                                                                                                                     ;
;             -- rx_uhsif_lpbk_en                               ; uhsif_lpbk_dis                                                                                                                                                                                                                                         ;
;     -- HSSI RX PLD PCS INTERFACE                              ;                                                                                                                                                                                                                                                        ;
;         -- Basic Parameters                                   ;                                                                                                                                                                                                                                                        ;
;             -- Name                                           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface         ;
;             -- Location                                       ; HSSIRXPLDPCSINTERFACE_1D4                                                                                                                                                                                                                              ;
;         -- Advanced Parameters                                ;                                                                                                                                                                                                                                                        ;
;             -- hd_chnl_hip_en                                 ; disable                                                                                                                                                                                                                                                ;
;             -- hd_chnl_hrdrstctl_en                           ; disable                                                                                                                                                                                                                                                ;
;             -- hd_chnl_prot_mode_rx                           ; teng_1588_baser_rx                                                                                                                                                                                                                                     ;
;             -- hd_chnl_ctrl_plane_bonding_rx                  ; individual_rx                                                                                                                                                                                                                                          ;
;             -- hd_chnl_pma_dw_rx                              ; pma_32b_rx                                                                                                                                                                                                                                             ;
;             -- hd_chnl_pld_fifo_mode_rx                       ; reg_rx                                                                                                                                                                                                                                                 ;
;             -- hd_chnl_shared_fifo_width_rx                   ; single_rx                                                                                                                                                                                                                                              ;
;             -- hd_chnl_low_latency_en_rx                      ; disable                                                                                                                                                                                                                                                ;
;             -- hd_chnl_func_mode                              ; enable                                                                                                                                                                                                                                                 ;
;             -- hd_chnl_sup_mode                               ; user_mode                                                                                                                                                                                                                                              ;
;             -- hd_chnl_channel_operation_mode                 ; tx_rx_pair_enabled                                                                                                                                                                                                                                     ;
;             -- hd_chnl_lpbk_en                                ; disable                                                                                                                                                                                                                                                ;
;             -- hd_chnl_frequency_rules_en                     ; enable                                                                                                                                                                                                                                                 ;
;             -- hd_chnl_speed_grade                            ; i3                                                                                                                                                                                                                                                     ;
;             -- hd_chnl_pma_rx_clk_hz                          ; 322265625                                                                                                                                                                                                                                              ;
;             -- hd_chnl_pld_rx_clk_hz                          ; 0                                                                                                                                                                                                                                                      ;
;             -- hd_chnl_fref_clk_hz                            ; 322265625                                                                                                                                                                                                                                              ;
;             -- hd_chnl_clklow_clk_hz                          ; 322265625                                                                                                                                                                                                                                              ;
;             -- hd_chnl_hclk_clk_hz                            ; 0                                                                                                                                                                                                                                                      ;
;             -- hd_chnl_pld_pcs_refclk_dig_nonatpg_mode_clk_hz ; 0                                                                                                                                                                                                                                                      ;
;             -- hd_chnl_pld_8g_refclk_dig_nonatpg_mode_clk_hz  ; 0                                                                                                                                                                                                                                                      ;
;             -- hd_fifo_sup_mode                               ; user_mode                                                                                                                                                                                                                                              ;
;             -- hd_fifo_channel_operation_mode                 ; tx_rx_pair_enabled                                                                                                                                                                                                                                     ;
;             -- hd_fifo_prot_mode_rx                           ; teng_mode_rx                                                                                                                                                                                                                                           ;
;             -- hd_fifo_shared_fifo_width_rx                   ; single_rx                                                                                                                                                                                                                                              ;
;             -- hd_10g_sup_mode                                ; user_mode                                                                                                                                                                                                                                              ;
;             -- hd_10g_channel_operation_mode                  ; tx_rx_pair_enabled                                                                                                                                                                                                                                     ;
;             -- hd_10g_lpbk_en                                 ; disable                                                                                                                                                                                                                                                ;
;             -- hd_10g_pma_dw_rx                               ; pma_32b_rx                                                                                                                                                                                                                                             ;
;             -- hd_10g_fifo_mode_rx                            ; reg_rx                                                                                                                                                                                                                                                 ;
;             -- hd_10g_prot_mode_rx                            ; teng_1588_mode_rx                                                                                                                                                                                                                                      ;
;             -- hd_10g_ctrl_plane_bonding_rx                   ; individual_rx                                                                                                                                                                                                                                          ;
;             -- hd_10g_low_latency_en_rx                       ; disable                                                                                                                                                                                                                                                ;
;             -- hd_10g_shared_fifo_width_rx                    ; single_rx                                                                                                                                                                                                                                              ;
;             -- hd_10g_test_bus_mode                           ; rx                                                                                                                                                                                                                                                     ;
;             -- hd_8g_sup_mode                                 ; user_mode                                                                                                                                                                                                                                              ;
;             -- hd_8g_channel_operation_mode                   ; tx_rx_pair_enabled                                                                                                                                                                                                                                     ;
;             -- hd_8g_lpbk_en                                  ; disable                                                                                                                                                                                                                                                ;
;             -- hd_8g_prot_mode_rx                             ; disabled_prot_mode_rx                                                                                                                                                                                                                                  ;
;             -- hd_8g_hip_mode                                 ; disable                                                                                                                                                                                                                                                ;
;             -- hd_8g_ctrl_plane_bonding_rx                    ; individual_rx                                                                                                                                                                                                                                          ;
;             -- hd_8g_pma_dw_rx                                ; pma_10b_rx                                                                                                                                                                                                                                             ;
;             -- hd_8g_fifo_mode_rx                             ; fifo_rx                                                                                                                                                                                                                                                ;
;             -- hd_g3_sup_mode                                 ; user_mode                                                                                                                                                                                                                                              ;
;             -- hd_g3_prot_mode                                ; disabled_prot_mode                                                                                                                                                                                                                                     ;
;             -- hd_krfec_sup_mode                              ; user_mode                                                                                                                                                                                                                                              ;
;             -- hd_krfec_channel_operation_mode                ; tx_rx_pair_enabled                                                                                                                                                                                                                                     ;
;             -- hd_krfec_lpbk_en                               ; disable                                                                                                                                                                                                                                                ;
;             -- hd_krfec_prot_mode_rx                          ; disabled_prot_mode_rx                                                                                                                                                                                                                                  ;
;             -- hd_krfec_low_latency_en_rx                     ; disable                                                                                                                                                                                                                                                ;
;             -- hd_krfec_test_bus_mode                         ; tx                                                                                                                                                                                                                                                     ;
;             -- hd_pmaif_sup_mode                              ; user_mode                                                                                                                                                                                                                                              ;
;             -- hd_pmaif_lpbk_en                               ; disable                                                                                                                                                                                                                                                ;
;             -- hd_pmaif_channel_operation_mode                ; tx_rx_pair_enabled                                                                                                                                                                                                                                     ;
;             -- hd_pmaif_sim_mode                              ; disable                                                                                                                                                                                                                                                ;
;             -- hd_pmaif_prot_mode_rx                          ; teng_krfec_mode_rx                                                                                                                                                                                                                                     ;
;             -- hd_pmaif_pma_dw_rx                             ; pma_32b_rx                                                                                                                                                                                                                                             ;
;             -- hd_pldif_prot_mode_rx                          ; teng_reg_mode_rx                                                                                                                                                                                                                                       ;
;             -- hd_pldif_hrdrstctl_en                          ; disable                                                                                                                                                                                                                                                ;
;             -- hd_pldif_sup_mode                              ; user_mode                                                                                                                                                                                                                                              ;
;             -- pcs_rx_block_sel                               ; teng                                                                                                                                                                                                                                                   ;
;             -- pcs_rx_clk_sel                                 ; pcs_rx_clk                                                                                                                                                                                                                                             ;
;             -- pcs_rx_hip_clk_en                              ; hip_rx_disable                                                                                                                                                                                                                                         ;
;             -- pcs_rx_output_sel                              ; teng_output                                                                                                                                                                                                                                            ;
;     -- HSSI 8G RX PCS                                         ;                                                                                                                                                                                                                                                        ;
;         -- Basic Parameters                                   ;                                                                                                                                                                                                                                                        ;
;             -- Name                                           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs                               ;
;             -- Location                                       ; HSSI8GRXPCS_1D4                                                                                                                                                                                                                                        ;
;         -- Advanced Parameters                                ;                                                                                                                                                                                                                                                        ;
;             -- byte_deserializer                              ; dis_bds                                                                                                                                                                                                                                                ;
;             -- ctrl_plane_bonding_compensation                ; dis_compensation                                                                                                                                                                                                                                       ;
;             -- ctrl_plane_bonding_consumption                 ; individual                                                                                                                                                                                                                                             ;
;             -- ctrl_plane_bonding_distribution                ; not_master_chnl_distr                                                                                                                                                                                                                                  ;
;             -- eightb_tenb_decoder                            ; en_8b10b_ibm                                                                                                                                                                                                                                           ;
;             -- hip_mode                                       ; dis_hip                                                                                                                                                                                                                                                ;
;             -- phase_compensation_fifo                        ; low_latency                                                                                                                                                                                                                                            ;
;             -- pma_dw                                         ; ten_bit                                                                                                                                                                                                                                                ;
;             -- prot_mode                                      ; disabled_prot_mode                                                                                                                                                                                                                                     ;
;             -- rate_match                                     ; dis_rm                                                                                                                                                                                                                                                 ;
;     -- HSSI FIFO RX PCS                                       ;                                                                                                                                                                                                                                                        ;
;         -- Basic Parameters                                   ;                                                                                                                                                                                                                                                        ;
;             -- Name                                           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs                           ;
;             -- Location                                       ; HSSIFIFORXPCS_1D4                                                                                                                                                                                                                                      ;
;         -- Advanced Parameters                                ;                                                                                                                                                                                                                                                        ;
;             -- double_read_mode                               ; double_read_dis                                                                                                                                                                                                                                        ;
;             -- prot_mode                                      ; teng_mode                                                                                                                                                                                                                                              ;
;     -- HSSI PIPE GEN1 2                                       ;                                                                                                                                                                                                                                                        ;
;         -- Basic Parameters                                   ;                                                                                                                                                                                                                                                        ;
;             -- Name                                           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2                           ;
;             -- Location                                       ; HSSIPIPEGEN12_1D4                                                                                                                                                                                                                                      ;
;         -- Advanced Parameters                                ;                                                                                                                                                                                                                                                        ;
;             -- elec_idle_delay_val                            ; 0                                                                                                                                                                                                                                                      ;
;             -- error_replace_pad                              ; replace_edb                                                                                                                                                                                                                                            ;
;             -- hip_mode                                       ; dis_hip                                                                                                                                                                                                                                                ;
;             -- ind_error_reporting                            ; dis_ind_error_reporting                                                                                                                                                                                                                                ;
;             -- phystatus_delay_val                            ; 0                                                                                                                                                                                                                                                      ;
;             -- phystatus_rst_toggle                           ; dis_phystatus_rst_toggle                                                                                                                                                                                                                               ;
;             -- pipe_byte_de_serializer_en                     ; dont_care_bds                                                                                                                                                                                                                                          ;
;             -- prot_mode                                      ; disabled_prot_mode                                                                                                                                                                                                                                     ;
;             -- rpre_emph_a_val                                ; 0                                                                                                                                                                                                                                                      ;
;             -- rpre_emph_b_val                                ; 0                                                                                                                                                                                                                                                      ;
;             -- rpre_emph_c_val                                ; 0                                                                                                                                                                                                                                                      ;
;             -- rpre_emph_d_val                                ; 0                                                                                                                                                                                                                                                      ;
;             -- rpre_emph_e_val                                ; 0                                                                                                                                                                                                                                                      ;
;             -- rvod_sel_a_val                                 ; 0                                                                                                                                                                                                                                                      ;
;             -- rvod_sel_b_val                                 ; 0                                                                                                                                                                                                                                                      ;
;             -- rvod_sel_c_val                                 ; 0                                                                                                                                                                                                                                                      ;
;             -- rvod_sel_d_val                                 ; 0                                                                                                                                                                                                                                                      ;
;             -- rvod_sel_e_val                                 ; 0                                                                                                                                                                                                                                                      ;
;             -- rx_pipe_enable                                 ; dis_pipe_rx                                                                                                                                                                                                                                            ;
;             -- rxdetect_bypass                                ; dis_rxdetect_bypass                                                                                                                                                                                                                                    ;
;             -- tx_pipe_enable                                 ; dis_pipe_tx                                                                                                                                                                                                                                            ;
;             -- txswing                                        ; dis_txswing                                                                                                                                                                                                                                            ;
;     -- HSSI PIPE GEN3                                         ;                                                                                                                                                                                                                                                        ;
;         -- Basic Parameters                                   ;                                                                                                                                                                                                                                                        ;
;             -- Name                                           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3                               ;
;             -- Location                                       ; HSSIPIPEGEN3_1D4                                                                                                                                                                                                                                       ;
;         -- Advanced Parameters                                ;                                                                                                                                                                                                                                                        ;
;             -- bypass_rx_detection_enable                     ; false                                                                                                                                                                                                                                                  ;
;             -- bypass_rx_preset                               ; 0                                                                                                                                                                                                                                                      ;
;             -- bypass_rx_preset_enable                        ; false                                                                                                                                                                                                                                                  ;
;             -- bypass_tx_coefficent                           ; 0                                                                                                                                                                                                                                                      ;
;             -- bypass_tx_coefficent_enable                    ; false                                                                                                                                                                                                                                                  ;
;             -- elecidle_delay_g3                              ; 0                                                                                                                                                                                                                                                      ;
;             -- ind_error_reporting                            ; dis_ind_error_reporting                                                                                                                                                                                                                                ;
;             -- mode                                           ; disable_pcs                                                                                                                                                                                                                                            ;
;             -- phy_status_delay_g12                           ; 0                                                                                                                                                                                                                                                      ;
;             -- phy_status_delay_g3                            ; 0                                                                                                                                                                                                                                                      ;
;             -- phystatus_rst_toggle_g12                       ; dis_phystatus_rst_toggle                                                                                                                                                                                                                               ;
;             -- phystatus_rst_toggle_g3                        ; dis_phystatus_rst_toggle_g3                                                                                                                                                                                                                            ;
;             -- rate_match_pad_insertion                       ; dis_rm_fifo_pad_ins                                                                                                                                                                                                                                    ;
;             -- test_out_sel                                   ; disable_test_out                                                                                                                                                                                                                                       ;
;     -- HSSI GEN3 RX PCS                                       ;                                                                                                                                                                                                                                                        ;
;         -- Basic Parameters                                   ;                                                                                                                                                                                                                                                        ;
;             -- Name                                           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs                           ;
;             -- Location                                       ; HSSIGEN3RXPCS_1D4                                                                                                                                                                                                                                      ;
;         -- Advanced Parameters                                ;                                                                                                                                                                                                                                                        ;
;             -- block_sync                                     ; bypass_block_sync                                                                                                                                                                                                                                      ;
;             -- block_sync_sm                                  ; disable_blk_sync_sm                                                                                                                                                                                                                                    ;
;             -- mode                                           ; disable_pcs                                                                                                                                                                                                                                            ;
;             -- rate_match_fifo                                ; bypass_rm_fifo                                                                                                                                                                                                                                         ;
;             -- rate_match_fifo_latency                        ; low_latency                                                                                                                                                                                                                                            ;
;             -- reverse_lpbk                                   ; rev_lpbk_dis                                                                                                                                                                                                                                           ;
;             -- rx_b4gb_par_lpbk                               ; b4gb_par_lpbk_dis                                                                                                                                                                                                                                      ;
;             -- rx_ins_del_one_skip                            ; ins_del_one_skip_dis                                                                                                                                                                                                                                   ;
;             -- rx_num_fixed_pat                               ; 0                                                                                                                                                                                                                                                      ;
;             -- rx_test_out_sel                                ; rx_test_out0                                                                                                                                                                                                                                           ;
;     -- HSSI 10G RX PCS                                        ;                                                                                                                                                                                                                                                        ;
;         -- Basic Parameters                                   ;                                                                                                                                                                                                                                                        ;
;             -- Name                                           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs                             ;
;             -- Location                                       ; HSSI10GRXPCS_1D4                                                                                                                                                                                                                                       ;
;         -- Advanced Parameters                                ;                                                                                                                                                                                                                                                        ;
;             -- bitslip_mode                                   ; bitslip_dis                                                                                                                                                                                                                                            ;
;             -- gb_rx_idwidth                                  ; width_32                                                                                                                                                                                                                                               ;
;             -- gb_rx_odwidth                                  ; width_66                                                                                                                                                                                                                                               ;
;             -- low_latency_en                                 ; disable                                                                                                                                                                                                                                                ;
;             -- prot_mode                                      ; teng_1588_mode                                                                                                                                                                                                                                         ;
;             -- rxfifo_mode                                    ; register_mode                                                                                                                                                                                                                                          ;
;     -- HSSI KRFEC RX PCS                                      ;                                                                                                                                                                                                                                                        ;
;         -- Basic Parameters                                   ;                                                                                                                                                                                                                                                        ;
;             -- Name                                           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs                         ;
;             -- Location                                       ; HSSIKRFECRXPCS_1D4                                                                                                                                                                                                                                     ;
;         -- Advanced Parameters                                ;                                                                                                                                                                                                                                                        ;
;             -- blksync_cor_en                                 ; detect                                                                                                                                                                                                                                                 ;
;             -- bypass_gb                                      ; bypass_dis                                                                                                                                                                                                                                             ;
;             -- clr_ctrl                                       ; both_enabled                                                                                                                                                                                                                                           ;
;             -- ctrl_bit_reverse                               ; ctrl_bit_reverse_en                                                                                                                                                                                                                                    ;
;             -- data_bit_reverse                               ; data_bit_reverse_dis                                                                                                                                                                                                                                   ;
;             -- dv_start                                       ; with_blklock                                                                                                                                                                                                                                           ;
;             -- err_mark_type                                  ; err_mark_10g                                                                                                                                                                                                                                           ;
;             -- error_marking_en                               ; err_mark_dis                                                                                                                                                                                                                                           ;
;             -- low_latency_en                                 ; disable                                                                                                                                                                                                                                                ;
;             -- lpbk_mode                                      ; lpbk_dis                                                                                                                                                                                                                                               ;
;             -- parity_invalid_enum                            ; 8                                                                                                                                                                                                                                                      ;
;             -- parity_valid_num                               ; 4                                                                                                                                                                                                                                                      ;
;             -- pipeln_blksync                                 ; enable                                                                                                                                                                                                                                                 ;
;             -- pipeln_descrm                                  ; disable                                                                                                                                                                                                                                                ;
;             -- pipeln_errcorrect                              ; disable                                                                                                                                                                                                                                                ;
;             -- pipeln_errtrap_ind                             ; enable                                                                                                                                                                                                                                                 ;
;             -- pipeln_errtrap_lfsr                            ; disable                                                                                                                                                                                                                                                ;
;             -- pipeln_errtrap_loc                             ; disable                                                                                                                                                                                                                                                ;
;             -- pipeln_errtrap_pat                             ; disable                                                                                                                                                                                                                                                ;
;             -- pipeln_gearbox                                 ; enable                                                                                                                                                                                                                                                 ;
;             -- pipeln_syndrm                                  ; enable                                                                                                                                                                                                                                                 ;
;             -- pipeln_trans_dec                               ; disable                                                                                                                                                                                                                                                ;
;             -- prot_mode                                      ; disable_mode                                                                                                                                                                                                                                           ;
;             -- receive_order                                  ; receive_lsb                                                                                                                                                                                                                                            ;
;             -- rx_testbus_sel                                 ; overall                                                                                                                                                                                                                                                ;
;             -- signal_ok_en                                   ; sig_ok_en                                                                                                                                                                                                                                              ;
;     -- HSSI COMMON PCS PMA INTERFACE                          ;                                                                                                                                                                                                                                                        ;
;         -- Basic Parameters                                   ;                                                                                                                                                                                                                                                        ;
;             -- Name                                           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface ;
;             -- Location                                       ; HSSICOMMONPCSPMAINTERFACE_1D4                                                                                                                                                                                                                          ;
;         -- Advanced Parameters                                ;                                                                                                                                                                                                                                                        ;
;             -- asn_clk_enable                                 ; false                                                                                                                                                                                                                                                  ;
;             -- asn_enable                                     ; dis_asn                                                                                                                                                                                                                                                ;
;             -- block_sel                                      ; eight_g_pcs                                                                                                                                                                                                                                            ;
;             -- bypass_early_eios                              ; true                                                                                                                                                                                                                                                   ;
;             -- bypass_pcie_switch                             ; true                                                                                                                                                                                                                                                   ;
;             -- bypass_pma_ltr                                 ; true                                                                                                                                                                                                                                                   ;
;             -- bypass_pma_sw_done                             ; false                                                                                                                                                                                                                                                  ;
;             -- bypass_ppm_lock                                ; false                                                                                                                                                                                                                                                  ;
;             -- bypass_send_syncp_fbkp                         ; true                                                                                                                                                                                                                                                   ;
;             -- bypass_txdetectrx                              ; true                                                                                                                                                                                                                                                   ;
;             -- cdr_control                                    ; dis_cdr_ctrl                                                                                                                                                                                                                                           ;
;             -- cid_enable                                     ; dis_cid_mode                                                                                                                                                                                                                                           ;
;             -- cp_cons_sel                                    ; cp_cons_master                                                                                                                                                                                                                                         ;
;             -- cp_dwn_mstr                                    ; true                                                                                                                                                                                                                                                   ;
;             -- cp_up_mstr                                     ; true                                                                                                                                                                                                                                                   ;
;             -- ctrl_plane_bonding                             ; individual                                                                                                                                                                                                                                             ;
;             -- data_mask_count                                ; 0                                                                                                                                                                                                                                                      ;
;             -- data_mask_count_multi                          ; 0                                                                                                                                                                                                                                                      ;
;             -- early_eios_counter                             ; 0                                                                                                                                                                                                                                                      ;
;             -- free_run_clk_enable                            ; false                                                                                                                                                                                                                                                  ;
;             -- ignore_sigdet_g23                              ; false                                                                                                                                                                                                                                                  ;
;             -- pc_en_counter                                  ; 0                                                                                                                                                                                                                                                      ;
;             -- pc_rst_counter                                 ; 0                                                                                                                                                                                                                                                      ;
;             -- pcie_hip_mode                                  ; hip_disable                                                                                                                                                                                                                                            ;
;             -- ph_fifo_reg_mode                               ; phfifo_reg_mode_dis                                                                                                                                                                                                                                    ;
;             -- phfifo_flush_wait                              ; 0                                                                                                                                                                                                                                                      ;
;             -- pipe_if_g3pcs                                  ; pipe_if_8gpcs                                                                                                                                                                                                                                          ;
;             -- pma_done_counter                               ; 0                                                                                                                                                                                                                                                      ;
;             -- ppm_cnt_rst                                    ; ppm_cnt_rst_dis                                                                                                                                                                                                                                        ;
;             -- ppm_deassert_early                             ; deassert_early_dis                                                                                                                                                                                                                                     ;
;             -- ppm_gen1_2_cnt                                 ; cnt_32k                                                                                                                                                                                                                                                ;
;             -- ppm_post_eidle_delay                           ; cnt_200_cycles                                                                                                                                                                                                                                         ;
;             -- ppmsel                                         ; ppmsel_100                                                                                                                                                                                                                                             ;
;             -- prot_mode                                      ; other_protocols                                                                                                                                                                                                                                        ;
;             -- rxvalid_mask                                   ; rxvalid_mask_dis                                                                                                                                                                                                                                       ;
;             -- sigdet_wait_counter                            ; 0                                                                                                                                                                                                                                                      ;
;             -- sigdet_wait_counter_multi                      ; 0                                                                                                                                                                                                                                                      ;
;             -- sim_mode                                       ; disable                                                                                                                                                                                                                                                ;
;             -- spd_chg_rst_wait_cnt_en                        ; false                                                                                                                                                                                                                                                  ;
;             -- testout_sel                                    ; asn_test                                                                                                                                                                                                                                               ;
;             -- wait_clk_on_off_timer                          ; 0                                                                                                                                                                                                                                                      ;
;             -- wait_pipe_synchronizing                        ; 0                                                                                                                                                                                                                                                      ;
;             -- wait_send_syncp_fbkp                           ; 0                                                                                                                                                                                                                                                      ;
;     -- HSSI COMMON PLD PCS INTERFACE                          ;                                                                                                                                                                                                                                                        ;
;         -- Basic Parameters                                   ;                                                                                                                                                                                                                                                        ;
;             -- Name                                           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface ;
;             -- Location                                       ; HSSICOMMONPLDPCSINTERFACE_1D4                                                                                                                                                                                                                          ;
;         -- Advanced Parameters                                ;                                                                                                                                                                                                                                                        ;
;             -- hrdrstctrl_en                                  ; hrst_dis                                                                                                                                                                                                                                               ;
;             -- pcs_testbus_block_sel                          ; pma_if                                                                                                                                                                                                                                                 ;
;                                                               ;                                                                                                                                                                                                                                                        ;
; rx_serial_data[1]~input                                       ;                                                                                                                                                                                                                                                        ;
;     -- Channel Location                                       ; IOIBUF_X0_Y37_N112                                                                                                                                                                                                                                     ;
;     -- CMU/CDR PLL                                            ;                                                                                                                                                                                                                                                        ;
;         -- Basic Parameters                                   ;                                                                                                                                                                                                                                                        ;
;             -- Name                                           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll                   ;
;             -- Location                                       ; HSSIPMACDRPLL_1D3                                                                                                                                                                                                                                      ;
;             -- datarate                                       ; 10312500000 bps                                                                                                                                                                                                                                        ;
;             -- output_clock_frequency                         ; 5156250000 Hz                                                                                                                                                                                                                                          ;
;             -- reference_clock_frequency                      ; 644531250 Hz                                                                                                                                                                                                                                           ;
;             -- vco_freq                                       ; 5156250000 Hz                                                                                                                                                                                                                                          ;
;             -- bw_sel                                         ; medium                                                                                                                                                                                                                                                 ;
;             -- loopback_mode                                  ; loopback_disabled                                                                                                                                                                                                                                      ;
;             -- m_counter                                      ; 16                                                                                                                                                                                                                                                     ;
;             -- n_counter                                      ; 2                                                                                                                                                                                                                                                      ;
;             -- pd_l_counter                                   ; 1                                                                                                                                                                                                                                                      ;
;             -- pfd_l_counter                                  ; 1                                                                                                                                                                                                                                                      ;
;             -- analog_mode                                    ; user_custom                                                                                                                                                                                                                                            ;
;         -- Advanced Parameters                                ;                                                                                                                                                                                                                                                        ;
;             -- prot_mode                                      ; basic_rx                                                                                                                                                                                                                                               ;
;             -- pcie_gen                                       ; non_pcie                                                                                                                                                                                                                                               ;
;     -- HSSI PMA RX BUF                                        ;                                                                                                                                                                                                                                                        ;
;         -- Basic Parameters                                   ;                                                                                                                                                                                                                                                        ;
;             -- Name                                           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf                             ;
;             -- Location                                       ; HSSIPMARXBUF_1D3                                                                                                                                                                                                                                       ;
;             -- bypass_eqz_stages_234                          ; bypass_off                                                                                                                                                                                                                                             ;
;             -- datarate                                       ; 10312500000 bps                                                                                                                                                                                                                                        ;
;             -- eq_bw_sel                                      ; eq_bw_3                                                                                                                                                                                                                                                ;
;             -- input_vcm_sel                                  ; high_vcm                                                                                                                                                                                                                                               ;
;             -- offset_cancellation_ctrl                       ; volt_0mv                                                                                                                                                                                                                                               ;
;             -- power_mode_rx                                  ; low_power                                                                                                                                                                                                                                              ;
;             -- prot_mode                                      ; basic_rx                                                                                                                                                                                                                                               ;
;             -- qpi_enable                                     ; non_qpi_mode                                                                                                                                                                                                                                           ;
;             -- rx_refclk_divider                              ; bypass_divider                                                                                                                                                                                                                                         ;
;             -- rx_sel_bias_source                             ; bias_vcmdrv                                                                                                                                                                                                                                            ;
;             -- term_sel                                       ; r_r1                                                                                                                                                                                                                                                   ;
;             -- vcm_current_add                                ; vcm_current_1                                                                                                                                                                                                                                          ;
;             -- vcm_sel                                        ; vcm_setting_03                                                                                                                                                                                                                                         ;
;             -- eq_dc_gain_trim                                ; stg2_gain7                                                                                                                                                                                                                                             ;
;             -- one_stage_enable                               ; s1_mode                                                                                                                                                                                                                                                ;
;             -- term_tri_enable                                ; disable_tri                                                                                                                                                                                                                                            ;
;             -- vga_bandwidth_select                           ; vga_bw_4                                                                                                                                                                                                                                               ;
;             -- xrx_path_analog_mode                           ; user_custom                                                                                                                                                                                                                                            ;
;             -- power_mode                                     ; mid_power                                                                                                                                                                                                                                              ;
;             -- link                                           ; sr                                                                                                                                                                                                                                                     ;
;         -- Advanced Parameters                                ;                                                                                                                                                                                                                                                        ;
;             -- cdrclk_to_cgb                                  ; cdrclk_2cgb_dis                                                                                                                                                                                                                                        ;
;             -- diag_lp_en                                     ; dlp_off                                                                                                                                                                                                                                                ;
;             -- link_rx                                        ; sr                                                                                                                                                                                                                                                     ;
;             -- offset_cal_pd                                  ; eqz1_en                                                                                                                                                                                                                                                ;
;             -- offset_pd                                      ; oc_pd                                                                                                                                                                                                                                                  ;
;             -- pdb_rx                                         ; normal_rx_on                                                                                                                                                                                                                                           ;
;             -- pm_tx_rx_pcie_gen                              ; non_pcie                                                                                                                                                                                                                                               ;
;             -- pm_tx_rx_pcie_gen_bitwidth                     ; pcie_gen3_32b                                                                                                                                                                                                                                          ;
;             -- pm_tx_rx_cvp_mode                              ; cvp_off                                                                                                                                                                                                                                                ;
;             -- pm_tx_rx_testmux_select                        ; setting0                                                                                                                                                                                                                                               ;
;             -- xrx_path_jtag_hys                              ; hys_increase_disable                                                                                                                                                                                                                                   ;
;             -- xrx_path_jtag_lp                               ; lp_off                                                                                                                                                                                                                                                 ;
;             -- xrx_path_uc_pcie_sw                            ; uc_pcie_gen1                                                                                                                                                                                                                                           ;
;             -- VCCR_GXB(mV)                                   ; 1030                                                                                                                                                                                                                                                   ;
;     -- HSSI PMA RX DFE                                        ;                                                                                                                                                                                                                                                        ;
;         -- Basic Parameters                                   ;                                                                                                                                                                                                                                                        ;
;             -- Name                                           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe                             ;
;             -- Location                                       ; HSSIPMARXDFE_1D3                                                                                                                                                                                                                                       ;
;         -- Advanced Parameters                                ;                                                                                                                                                                                                                                                        ;
;             -- datarate                                       ; 10312500000 bps                                                                                                                                                                                                                                        ;
;             -- dft_en                                         ; dft_disable                                                                                                                                                                                                                                            ;
;             -- pdb                                            ; dfe_enable                                                                                                                                                                                                                                             ;
;             -- pdb_fixedtap                                   ; fixtap_dfe_powerdown                                                                                                                                                                                                                                   ;
;             -- pdb_floattap                                   ; floattap_dfe_powerdown                                                                                                                                                                                                                                 ;
;             -- pdb_fxtap4t7                                   ; fxtap4t7_powerdown                                                                                                                                                                                                                                     ;
;             -- power_mode                                     ; mid_power                                                                                                                                                                                                                                              ;
;             -- sel_fltapstep_dec                              ; fltap_step_no_dec                                                                                                                                                                                                                                      ;
;             -- sel_fltapstep_inc                              ; fltap_step_no_inc                                                                                                                                                                                                                                      ;
;             -- sel_fxtapstep_dec                              ; fxtap_step_no_dec                                                                                                                                                                                                                                      ;
;             -- sel_fxtapstep_inc                              ; fxtap_step_no_inc                                                                                                                                                                                                                                      ;
;             -- sel_oc_en                                      ; off_canc_disable                                                                                                                                                                                                                                       ;
;             -- sel_probe_tstmx                                ; probe_tstmx_none                                                                                                                                                                                                                                       ;
;     -- HSSI PMA RX ODI                                        ;                                                                                                                                                                                                                                                        ;
;         -- Basic Parameters                                   ;                                                                                                                                                                                                                                                        ;
;             -- Name                                           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi                             ;
;             -- Location                                       ; HSSIPMARXODI_1D3                                                                                                                                                                                                                                       ;
;             -- datarate                                       ; 10312500000 bps                                                                                                                                                                                                                                        ;
;         -- Advanced Parameters                                ;                                                                                                                                                                                                                                                        ;
;             -- step_ctrl_sel                                  ; dprio_mode                                                                                                                                                                                                                                             ;
;     -- HSSI PMA RX DESER                                      ;                                                                                                                                                                                                                                                        ;
;         -- Basic Parameters                                   ;                                                                                                                                                                                                                                                        ;
;             -- Name                                           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser                         ;
;             -- Location                                       ; HSSIPMARXDESER_1D3                                                                                                                                                                                                                                     ;
;         -- Advanced Parameters                                ;                                                                                                                                                                                                                                                        ;
;             -- clkdiv_source                                  ; vco_bypass_normal                                                                                                                                                                                                                                      ;
;             -- clkdivrx_user_mode                             ; clkdivrx_user_disabled                                                                                                                                                                                                                                 ;
;             -- datarate                                       ; 10312500000 bps                                                                                                                                                                                                                                        ;
;             -- deser_factor                                   ; 32                                                                                                                                                                                                                                                     ;
;             -- deser_powerdown                                ; deser_power_up                                                                                                                                                                                                                                         ;
;             -- sdclk_enable                                   ; false                                                                                                                                                                                                                                                  ;
;             -- pcie_gen                                       ; non_pcie                                                                                                                                                                                                                                               ;
;             -- pcie_gen_bitwidth                              ; pcie_gen3_32b                                                                                                                                                                                                                                          ;
;     -- HSSI PMA RX SD                                         ;                                                                                                                                                                                                                                                        ;
;         -- Basic Parameters                                   ;                                                                                                                                                                                                                                                        ;
;             -- Name                                           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd                               ;
;             -- Location                                       ; HSSIPMARXSD_1D3                                                                                                                                                                                                                                        ;
;         -- Advanced Parameters                                ;                                                                                                                                                                                                                                                        ;
;             -- link                                           ; sr                                                                                                                                                                                                                                                     ;
;             -- power_mode                                     ; mid_power                                                                                                                                                                                                                                              ;
;             -- prot_mode                                      ; basic_rx                                                                                                                                                                                                                                               ;
;             -- sd_output_off                                  ; 1                                                                                                                                                                                                                                                      ;
;             -- sd_output_on                                   ; 15                                                                                                                                                                                                                                                     ;
;             -- sd_pdb                                         ; sd_off                                                                                                                                                                                                                                                 ;
;             -- sd_threshold                                   ; sdlv_3                                                                                                                                                                                                                                                 ;
;     -- HSSI PMA ADAPTATION                                    ;                                                                                                                                                                                                                                                        ;
;         -- Basic Parameters                                   ;                                                                                                                                                                                                                                                        ;
;             -- Name                                           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation                     ;
;             -- Location                                       ; HSSIPMAADAPTATION_1D3                                                                                                                                                                                                                                  ;
;         -- Advanced Parameters                                ;                                                                                                                                                                                                                                                        ;
;             -- adp_1s_ctle_bypass                             ; radp_1s_ctle_bypass_1                                                                                                                                                                                                                                  ;
;             -- adp_4s_ctle_bypass                             ; radp_4s_ctle_bypass_1                                                                                                                                                                                                                                  ;
;             -- adp_ctle_acgain_4s                             ; radp_ctle_acgain_4s_1                                                                                                                                                                                                                                  ;
;             -- adp_ctle_en                                    ; radp_ctle_disable                                                                                                                                                                                                                                      ;
;             -- adp_dfe_fltap_bypass                           ; radp_dfe_fltap_bypass_1                                                                                                                                                                                                                                ;
;             -- adp_dfe_fltap_en                               ; radp_dfe_fltap_disable                                                                                                                                                                                                                                 ;
;             -- adp_dfe_fxtap8                                 ; radp_dfe_fxtap8_0                                                                                                                                                                                                                                      ;
;             -- adp_dfe_fxtap9                                 ; radp_dfe_fxtap9_0                                                                                                                                                                                                                                      ;
;             -- adp_dfe_fxtap10                                ; radp_dfe_fxtap10_0                                                                                                                                                                                                                                     ;
;             -- adp_dfe_fxtap11                                ; radp_dfe_fxtap11_0                                                                                                                                                                                                                                     ;
;             -- adp_dfe_fxtap_bypass                           ; radp_dfe_fxtap_bypass_1                                                                                                                                                                                                                                ;
;             -- adp_dfe_fxtap_en                               ; radp_dfe_fxtap_disable                                                                                                                                                                                                                                 ;
;             -- adp_dfe_fxtap_hold_en                          ; radp_dfe_fxtap_not_held                                                                                                                                                                                                                                ;
;             -- adp_dfe_fxtap1                                 ; radp_dfe_fxtap1_0                                                                                                                                                                                                                                      ;
;             -- adp_dfe_fxtap2                                 ; radp_dfe_fxtap2_0                                                                                                                                                                                                                                      ;
;             -- adp_dfe_fxtap3                                 ; radp_dfe_fxtap3_0                                                                                                                                                                                                                                      ;
;             -- adp_dfe_fxtap4                                 ; radp_dfe_fxtap4_0                                                                                                                                                                                                                                      ;
;             -- adp_dfe_fxtap5                                 ; radp_dfe_fxtap5_0                                                                                                                                                                                                                                      ;
;             -- adp_dfe_fxtap6                                 ; radp_dfe_fxtap6_0                                                                                                                                                                                                                                      ;
;             -- adp_dfe_fxtap7                                 ; radp_dfe_fxtap7_0                                                                                                                                                                                                                                      ;
;             -- adp_vga_bypass                                 ; radp_vga_bypass_1                                                                                                                                                                                                                                      ;
;             -- adp_vga_en                                     ; radp_vga_disable                                                                                                                                                                                                                                       ;
;             -- adp_vga_sel                                    ; radp_vga_sel_2                                                                                                                                                                                                                                         ;
;             -- adp_vref_bypass                                ; radp_vref_bypass_1                                                                                                                                                                                                                                     ;
;             -- adp_vref_en                                    ; radp_vref_disable                                                                                                                                                                                                                                      ;
;             -- datarate                                       ; 10312500000 bps                                                                                                                                                                                                                                        ;
;             -- prot_mode                                      ; basic_rx                                                                                                                                                                                                                                               ;
;             -- adp_ctle_adapt_cycle_window                    ; radp_ctle_adapt_cycle_window_7                                                                                                                                                                                                                         ;
;             -- odi_dfe_spec_en                                ; rodi_dfe_spec_en_0                                                                                                                                                                                                                                     ;
;             -- adp_ctle_eqz_1s_sel                            ; radp_ctle_eqz_1s_sel_3                                                                                                                                                                                                                                 ;
;             -- adp_mode                                       ; radp_mode_8                                                                                                                                                                                                                                            ;
;     -- HSSI RX PCS PMA INTERFACE                              ;                                                                                                                                                                                                                                                        ;
;         -- Basic Parameters                                   ;                                                                                                                                                                                                                                                        ;
;             -- Name                                           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface         ;
;             -- Location                                       ; HSSIRXPCSPMAINTERFACE_1D3                                                                                                                                                                                                                              ;
;         -- Advanced Parameters                                ;                                                                                                                                                                                                                                                        ;
;             -- block_sel                                      ; ten_g_pcs                                                                                                                                                                                                                                              ;
;             -- channel_operation_mode                         ; tx_rx_pair_enabled                                                                                                                                                                                                                                     ;
;             -- clkslip_sel                                    ; pld                                                                                                                                                                                                                                                    ;
;             -- lpbk_en                                        ; disable                                                                                                                                                                                                                                                ;
;             -- master_clk_sel                                 ; master_rx_pma_clk                                                                                                                                                                                                                                      ;
;             -- pldif_datawidth_mode                           ; pldif_data_10bit                                                                                                                                                                                                                                       ;
;             -- pma_dw_rx                                      ; pma_32b_rx                                                                                                                                                                                                                                             ;
;             -- prbs_clken                                     ; prbs_clk_dis                                                                                                                                                                                                                                           ;
;             -- prbs_ver                                       ; prbs_off                                                                                                                                                                                                                                               ;
;             -- prbs9_dwidth                                   ; prbs9_64b                                                                                                                                                                                                                                              ;
;             -- prot_mode_rx                                   ; teng_krfec_mode_rx                                                                                                                                                                                                                                     ;
;             -- rx_dyn_polarity_inversion                      ; rx_dyn_polinv_dis                                                                                                                                                                                                                                      ;
;             -- rx_lpbk_en                                     ; lpbk_dis                                                                                                                                                                                                                                               ;
;             -- rx_prbs_mask                                   ; prbsmask128                                                                                                                                                                                                                                            ;
;             -- rx_prbs_mode                                   ; teng_mode                                                                                                                                                                                                                                              ;
;             -- rx_signalok_signaldet_sel                      ; sel_sig_det                                                                                                                                                                                                                                            ;
;             -- rx_static_polarity_inversion                   ; rx_stat_polinv_dis                                                                                                                                                                                                                                     ;
;             -- rx_uhsif_lpbk_en                               ; uhsif_lpbk_dis                                                                                                                                                                                                                                         ;
;     -- HSSI RX PLD PCS INTERFACE                              ;                                                                                                                                                                                                                                                        ;
;         -- Basic Parameters                                   ;                                                                                                                                                                                                                                                        ;
;             -- Name                                           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface         ;
;             -- Location                                       ; HSSIRXPLDPCSINTERFACE_1D3                                                                                                                                                                                                                              ;
;         -- Advanced Parameters                                ;                                                                                                                                                                                                                                                        ;
;             -- hd_chnl_hip_en                                 ; disable                                                                                                                                                                                                                                                ;
;             -- hd_chnl_hrdrstctl_en                           ; disable                                                                                                                                                                                                                                                ;
;             -- hd_chnl_prot_mode_rx                           ; teng_1588_baser_rx                                                                                                                                                                                                                                     ;
;             -- hd_chnl_ctrl_plane_bonding_rx                  ; individual_rx                                                                                                                                                                                                                                          ;
;             -- hd_chnl_pma_dw_rx                              ; pma_32b_rx                                                                                                                                                                                                                                             ;
;             -- hd_chnl_pld_fifo_mode_rx                       ; reg_rx                                                                                                                                                                                                                                                 ;
;             -- hd_chnl_shared_fifo_width_rx                   ; single_rx                                                                                                                                                                                                                                              ;
;             -- hd_chnl_low_latency_en_rx                      ; disable                                                                                                                                                                                                                                                ;
;             -- hd_chnl_func_mode                              ; enable                                                                                                                                                                                                                                                 ;
;             -- hd_chnl_sup_mode                               ; user_mode                                                                                                                                                                                                                                              ;
;             -- hd_chnl_channel_operation_mode                 ; tx_rx_pair_enabled                                                                                                                                                                                                                                     ;
;             -- hd_chnl_lpbk_en                                ; disable                                                                                                                                                                                                                                                ;
;             -- hd_chnl_frequency_rules_en                     ; enable                                                                                                                                                                                                                                                 ;
;             -- hd_chnl_speed_grade                            ; i3                                                                                                                                                                                                                                                     ;
;             -- hd_chnl_pma_rx_clk_hz                          ; 322265625                                                                                                                                                                                                                                              ;
;             -- hd_chnl_pld_rx_clk_hz                          ; 0                                                                                                                                                                                                                                                      ;
;             -- hd_chnl_fref_clk_hz                            ; 322265625                                                                                                                                                                                                                                              ;
;             -- hd_chnl_clklow_clk_hz                          ; 322265625                                                                                                                                                                                                                                              ;
;             -- hd_chnl_hclk_clk_hz                            ; 0                                                                                                                                                                                                                                                      ;
;             -- hd_chnl_pld_pcs_refclk_dig_nonatpg_mode_clk_hz ; 0                                                                                                                                                                                                                                                      ;
;             -- hd_chnl_pld_8g_refclk_dig_nonatpg_mode_clk_hz  ; 0                                                                                                                                                                                                                                                      ;
;             -- hd_fifo_sup_mode                               ; user_mode                                                                                                                                                                                                                                              ;
;             -- hd_fifo_channel_operation_mode                 ; tx_rx_pair_enabled                                                                                                                                                                                                                                     ;
;             -- hd_fifo_prot_mode_rx                           ; teng_mode_rx                                                                                                                                                                                                                                           ;
;             -- hd_fifo_shared_fifo_width_rx                   ; single_rx                                                                                                                                                                                                                                              ;
;             -- hd_10g_sup_mode                                ; user_mode                                                                                                                                                                                                                                              ;
;             -- hd_10g_channel_operation_mode                  ; tx_rx_pair_enabled                                                                                                                                                                                                                                     ;
;             -- hd_10g_lpbk_en                                 ; disable                                                                                                                                                                                                                                                ;
;             -- hd_10g_pma_dw_rx                               ; pma_32b_rx                                                                                                                                                                                                                                             ;
;             -- hd_10g_fifo_mode_rx                            ; reg_rx                                                                                                                                                                                                                                                 ;
;             -- hd_10g_prot_mode_rx                            ; teng_1588_mode_rx                                                                                                                                                                                                                                      ;
;             -- hd_10g_ctrl_plane_bonding_rx                   ; individual_rx                                                                                                                                                                                                                                          ;
;             -- hd_10g_low_latency_en_rx                       ; disable                                                                                                                                                                                                                                                ;
;             -- hd_10g_shared_fifo_width_rx                    ; single_rx                                                                                                                                                                                                                                              ;
;             -- hd_10g_test_bus_mode                           ; rx                                                                                                                                                                                                                                                     ;
;             -- hd_8g_sup_mode                                 ; user_mode                                                                                                                                                                                                                                              ;
;             -- hd_8g_channel_operation_mode                   ; tx_rx_pair_enabled                                                                                                                                                                                                                                     ;
;             -- hd_8g_lpbk_en                                  ; disable                                                                                                                                                                                                                                                ;
;             -- hd_8g_prot_mode_rx                             ; disabled_prot_mode_rx                                                                                                                                                                                                                                  ;
;             -- hd_8g_hip_mode                                 ; disable                                                                                                                                                                                                                                                ;
;             -- hd_8g_ctrl_plane_bonding_rx                    ; individual_rx                                                                                                                                                                                                                                          ;
;             -- hd_8g_pma_dw_rx                                ; pma_10b_rx                                                                                                                                                                                                                                             ;
;             -- hd_8g_fifo_mode_rx                             ; fifo_rx                                                                                                                                                                                                                                                ;
;             -- hd_g3_sup_mode                                 ; user_mode                                                                                                                                                                                                                                              ;
;             -- hd_g3_prot_mode                                ; disabled_prot_mode                                                                                                                                                                                                                                     ;
;             -- hd_krfec_sup_mode                              ; user_mode                                                                                                                                                                                                                                              ;
;             -- hd_krfec_channel_operation_mode                ; tx_rx_pair_enabled                                                                                                                                                                                                                                     ;
;             -- hd_krfec_lpbk_en                               ; disable                                                                                                                                                                                                                                                ;
;             -- hd_krfec_prot_mode_rx                          ; disabled_prot_mode_rx                                                                                                                                                                                                                                  ;
;             -- hd_krfec_low_latency_en_rx                     ; disable                                                                                                                                                                                                                                                ;
;             -- hd_krfec_test_bus_mode                         ; tx                                                                                                                                                                                                                                                     ;
;             -- hd_pmaif_sup_mode                              ; user_mode                                                                                                                                                                                                                                              ;
;             -- hd_pmaif_lpbk_en                               ; disable                                                                                                                                                                                                                                                ;
;             -- hd_pmaif_channel_operation_mode                ; tx_rx_pair_enabled                                                                                                                                                                                                                                     ;
;             -- hd_pmaif_sim_mode                              ; disable                                                                                                                                                                                                                                                ;
;             -- hd_pmaif_prot_mode_rx                          ; teng_krfec_mode_rx                                                                                                                                                                                                                                     ;
;             -- hd_pmaif_pma_dw_rx                             ; pma_32b_rx                                                                                                                                                                                                                                             ;
;             -- hd_pldif_prot_mode_rx                          ; teng_reg_mode_rx                                                                                                                                                                                                                                       ;
;             -- hd_pldif_hrdrstctl_en                          ; disable                                                                                                                                                                                                                                                ;
;             -- hd_pldif_sup_mode                              ; user_mode                                                                                                                                                                                                                                              ;
;             -- pcs_rx_block_sel                               ; teng                                                                                                                                                                                                                                                   ;
;             -- pcs_rx_clk_sel                                 ; pcs_rx_clk                                                                                                                                                                                                                                             ;
;             -- pcs_rx_hip_clk_en                              ; hip_rx_disable                                                                                                                                                                                                                                         ;
;             -- pcs_rx_output_sel                              ; teng_output                                                                                                                                                                                                                                            ;
;     -- HSSI 8G RX PCS                                         ;                                                                                                                                                                                                                                                        ;
;         -- Basic Parameters                                   ;                                                                                                                                                                                                                                                        ;
;             -- Name                                           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs                               ;
;             -- Location                                       ; HSSI8GRXPCS_1D3                                                                                                                                                                                                                                        ;
;         -- Advanced Parameters                                ;                                                                                                                                                                                                                                                        ;
;             -- byte_deserializer                              ; dis_bds                                                                                                                                                                                                                                                ;
;             -- ctrl_plane_bonding_compensation                ; dis_compensation                                                                                                                                                                                                                                       ;
;             -- ctrl_plane_bonding_consumption                 ; individual                                                                                                                                                                                                                                             ;
;             -- ctrl_plane_bonding_distribution                ; not_master_chnl_distr                                                                                                                                                                                                                                  ;
;             -- eightb_tenb_decoder                            ; en_8b10b_ibm                                                                                                                                                                                                                                           ;
;             -- hip_mode                                       ; dis_hip                                                                                                                                                                                                                                                ;
;             -- phase_compensation_fifo                        ; low_latency                                                                                                                                                                                                                                            ;
;             -- pma_dw                                         ; ten_bit                                                                                                                                                                                                                                                ;
;             -- prot_mode                                      ; disabled_prot_mode                                                                                                                                                                                                                                     ;
;             -- rate_match                                     ; dis_rm                                                                                                                                                                                                                                                 ;
;     -- HSSI FIFO RX PCS                                       ;                                                                                                                                                                                                                                                        ;
;         -- Basic Parameters                                   ;                                                                                                                                                                                                                                                        ;
;             -- Name                                           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs                           ;
;             -- Location                                       ; HSSIFIFORXPCS_1D3                                                                                                                                                                                                                                      ;
;         -- Advanced Parameters                                ;                                                                                                                                                                                                                                                        ;
;             -- double_read_mode                               ; double_read_dis                                                                                                                                                                                                                                        ;
;             -- prot_mode                                      ; teng_mode                                                                                                                                                                                                                                              ;
;     -- HSSI PIPE GEN1 2                                       ;                                                                                                                                                                                                                                                        ;
;         -- Basic Parameters                                   ;                                                                                                                                                                                                                                                        ;
;             -- Name                                           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2                           ;
;             -- Location                                       ; HSSIPIPEGEN12_1D3                                                                                                                                                                                                                                      ;
;         -- Advanced Parameters                                ;                                                                                                                                                                                                                                                        ;
;             -- elec_idle_delay_val                            ; 0                                                                                                                                                                                                                                                      ;
;             -- error_replace_pad                              ; replace_edb                                                                                                                                                                                                                                            ;
;             -- hip_mode                                       ; dis_hip                                                                                                                                                                                                                                                ;
;             -- ind_error_reporting                            ; dis_ind_error_reporting                                                                                                                                                                                                                                ;
;             -- phystatus_delay_val                            ; 0                                                                                                                                                                                                                                                      ;
;             -- phystatus_rst_toggle                           ; dis_phystatus_rst_toggle                                                                                                                                                                                                                               ;
;             -- pipe_byte_de_serializer_en                     ; dont_care_bds                                                                                                                                                                                                                                          ;
;             -- prot_mode                                      ; disabled_prot_mode                                                                                                                                                                                                                                     ;
;             -- rpre_emph_a_val                                ; 0                                                                                                                                                                                                                                                      ;
;             -- rpre_emph_b_val                                ; 0                                                                                                                                                                                                                                                      ;
;             -- rpre_emph_c_val                                ; 0                                                                                                                                                                                                                                                      ;
;             -- rpre_emph_d_val                                ; 0                                                                                                                                                                                                                                                      ;
;             -- rpre_emph_e_val                                ; 0                                                                                                                                                                                                                                                      ;
;             -- rvod_sel_a_val                                 ; 0                                                                                                                                                                                                                                                      ;
;             -- rvod_sel_b_val                                 ; 0                                                                                                                                                                                                                                                      ;
;             -- rvod_sel_c_val                                 ; 0                                                                                                                                                                                                                                                      ;
;             -- rvod_sel_d_val                                 ; 0                                                                                                                                                                                                                                                      ;
;             -- rvod_sel_e_val                                 ; 0                                                                                                                                                                                                                                                      ;
;             -- rx_pipe_enable                                 ; dis_pipe_rx                                                                                                                                                                                                                                            ;
;             -- rxdetect_bypass                                ; dis_rxdetect_bypass                                                                                                                                                                                                                                    ;
;             -- tx_pipe_enable                                 ; dis_pipe_tx                                                                                                                                                                                                                                            ;
;             -- txswing                                        ; dis_txswing                                                                                                                                                                                                                                            ;
;     -- HSSI PIPE GEN3                                         ;                                                                                                                                                                                                                                                        ;
;         -- Basic Parameters                                   ;                                                                                                                                                                                                                                                        ;
;             -- Name                                           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3                               ;
;             -- Location                                       ; HSSIPIPEGEN3_1D3                                                                                                                                                                                                                                       ;
;         -- Advanced Parameters                                ;                                                                                                                                                                                                                                                        ;
;             -- bypass_rx_detection_enable                     ; false                                                                                                                                                                                                                                                  ;
;             -- bypass_rx_preset                               ; 0                                                                                                                                                                                                                                                      ;
;             -- bypass_rx_preset_enable                        ; false                                                                                                                                                                                                                                                  ;
;             -- bypass_tx_coefficent                           ; 0                                                                                                                                                                                                                                                      ;
;             -- bypass_tx_coefficent_enable                    ; false                                                                                                                                                                                                                                                  ;
;             -- elecidle_delay_g3                              ; 0                                                                                                                                                                                                                                                      ;
;             -- ind_error_reporting                            ; dis_ind_error_reporting                                                                                                                                                                                                                                ;
;             -- mode                                           ; disable_pcs                                                                                                                                                                                                                                            ;
;             -- phy_status_delay_g12                           ; 0                                                                                                                                                                                                                                                      ;
;             -- phy_status_delay_g3                            ; 0                                                                                                                                                                                                                                                      ;
;             -- phystatus_rst_toggle_g12                       ; dis_phystatus_rst_toggle                                                                                                                                                                                                                               ;
;             -- phystatus_rst_toggle_g3                        ; dis_phystatus_rst_toggle_g3                                                                                                                                                                                                                            ;
;             -- rate_match_pad_insertion                       ; dis_rm_fifo_pad_ins                                                                                                                                                                                                                                    ;
;             -- test_out_sel                                   ; disable_test_out                                                                                                                                                                                                                                       ;
;     -- HSSI GEN3 RX PCS                                       ;                                                                                                                                                                                                                                                        ;
;         -- Basic Parameters                                   ;                                                                                                                                                                                                                                                        ;
;             -- Name                                           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs                           ;
;             -- Location                                       ; HSSIGEN3RXPCS_1D3                                                                                                                                                                                                                                      ;
;         -- Advanced Parameters                                ;                                                                                                                                                                                                                                                        ;
;             -- block_sync                                     ; bypass_block_sync                                                                                                                                                                                                                                      ;
;             -- block_sync_sm                                  ; disable_blk_sync_sm                                                                                                                                                                                                                                    ;
;             -- mode                                           ; disable_pcs                                                                                                                                                                                                                                            ;
;             -- rate_match_fifo                                ; bypass_rm_fifo                                                                                                                                                                                                                                         ;
;             -- rate_match_fifo_latency                        ; low_latency                                                                                                                                                                                                                                            ;
;             -- reverse_lpbk                                   ; rev_lpbk_dis                                                                                                                                                                                                                                           ;
;             -- rx_b4gb_par_lpbk                               ; b4gb_par_lpbk_dis                                                                                                                                                                                                                                      ;
;             -- rx_ins_del_one_skip                            ; ins_del_one_skip_dis                                                                                                                                                                                                                                   ;
;             -- rx_num_fixed_pat                               ; 0                                                                                                                                                                                                                                                      ;
;             -- rx_test_out_sel                                ; rx_test_out0                                                                                                                                                                                                                                           ;
;     -- HSSI 10G RX PCS                                        ;                                                                                                                                                                                                                                                        ;
;         -- Basic Parameters                                   ;                                                                                                                                                                                                                                                        ;
;             -- Name                                           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs                             ;
;             -- Location                                       ; HSSI10GRXPCS_1D3                                                                                                                                                                                                                                       ;
;         -- Advanced Parameters                                ;                                                                                                                                                                                                                                                        ;
;             -- bitslip_mode                                   ; bitslip_dis                                                                                                                                                                                                                                            ;
;             -- gb_rx_idwidth                                  ; width_32                                                                                                                                                                                                                                               ;
;             -- gb_rx_odwidth                                  ; width_66                                                                                                                                                                                                                                               ;
;             -- low_latency_en                                 ; disable                                                                                                                                                                                                                                                ;
;             -- prot_mode                                      ; teng_1588_mode                                                                                                                                                                                                                                         ;
;             -- rxfifo_mode                                    ; register_mode                                                                                                                                                                                                                                          ;
;     -- HSSI KRFEC RX PCS                                      ;                                                                                                                                                                                                                                                        ;
;         -- Basic Parameters                                   ;                                                                                                                                                                                                                                                        ;
;             -- Name                                           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs                         ;
;             -- Location                                       ; HSSIKRFECRXPCS_1D3                                                                                                                                                                                                                                     ;
;         -- Advanced Parameters                                ;                                                                                                                                                                                                                                                        ;
;             -- blksync_cor_en                                 ; detect                                                                                                                                                                                                                                                 ;
;             -- bypass_gb                                      ; bypass_dis                                                                                                                                                                                                                                             ;
;             -- clr_ctrl                                       ; both_enabled                                                                                                                                                                                                                                           ;
;             -- ctrl_bit_reverse                               ; ctrl_bit_reverse_en                                                                                                                                                                                                                                    ;
;             -- data_bit_reverse                               ; data_bit_reverse_dis                                                                                                                                                                                                                                   ;
;             -- dv_start                                       ; with_blklock                                                                                                                                                                                                                                           ;
;             -- err_mark_type                                  ; err_mark_10g                                                                                                                                                                                                                                           ;
;             -- error_marking_en                               ; err_mark_dis                                                                                                                                                                                                                                           ;
;             -- low_latency_en                                 ; disable                                                                                                                                                                                                                                                ;
;             -- lpbk_mode                                      ; lpbk_dis                                                                                                                                                                                                                                               ;
;             -- parity_invalid_enum                            ; 8                                                                                                                                                                                                                                                      ;
;             -- parity_valid_num                               ; 4                                                                                                                                                                                                                                                      ;
;             -- pipeln_blksync                                 ; enable                                                                                                                                                                                                                                                 ;
;             -- pipeln_descrm                                  ; disable                                                                                                                                                                                                                                                ;
;             -- pipeln_errcorrect                              ; disable                                                                                                                                                                                                                                                ;
;             -- pipeln_errtrap_ind                             ; enable                                                                                                                                                                                                                                                 ;
;             -- pipeln_errtrap_lfsr                            ; disable                                                                                                                                                                                                                                                ;
;             -- pipeln_errtrap_loc                             ; disable                                                                                                                                                                                                                                                ;
;             -- pipeln_errtrap_pat                             ; disable                                                                                                                                                                                                                                                ;
;             -- pipeln_gearbox                                 ; enable                                                                                                                                                                                                                                                 ;
;             -- pipeln_syndrm                                  ; enable                                                                                                                                                                                                                                                 ;
;             -- pipeln_trans_dec                               ; disable                                                                                                                                                                                                                                                ;
;             -- prot_mode                                      ; disable_mode                                                                                                                                                                                                                                           ;
;             -- receive_order                                  ; receive_lsb                                                                                                                                                                                                                                            ;
;             -- rx_testbus_sel                                 ; overall                                                                                                                                                                                                                                                ;
;             -- signal_ok_en                                   ; sig_ok_en                                                                                                                                                                                                                                              ;
;     -- HSSI COMMON PCS PMA INTERFACE                          ;                                                                                                                                                                                                                                                        ;
;         -- Basic Parameters                                   ;                                                                                                                                                                                                                                                        ;
;             -- Name                                           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface ;
;             -- Location                                       ; HSSICOMMONPCSPMAINTERFACE_1D3                                                                                                                                                                                                                          ;
;         -- Advanced Parameters                                ;                                                                                                                                                                                                                                                        ;
;             -- asn_clk_enable                                 ; false                                                                                                                                                                                                                                                  ;
;             -- asn_enable                                     ; dis_asn                                                                                                                                                                                                                                                ;
;             -- block_sel                                      ; eight_g_pcs                                                                                                                                                                                                                                            ;
;             -- bypass_early_eios                              ; true                                                                                                                                                                                                                                                   ;
;             -- bypass_pcie_switch                             ; true                                                                                                                                                                                                                                                   ;
;             -- bypass_pma_ltr                                 ; true                                                                                                                                                                                                                                                   ;
;             -- bypass_pma_sw_done                             ; false                                                                                                                                                                                                                                                  ;
;             -- bypass_ppm_lock                                ; false                                                                                                                                                                                                                                                  ;
;             -- bypass_send_syncp_fbkp                         ; true                                                                                                                                                                                                                                                   ;
;             -- bypass_txdetectrx                              ; true                                                                                                                                                                                                                                                   ;
;             -- cdr_control                                    ; dis_cdr_ctrl                                                                                                                                                                                                                                           ;
;             -- cid_enable                                     ; dis_cid_mode                                                                                                                                                                                                                                           ;
;             -- cp_cons_sel                                    ; cp_cons_master                                                                                                                                                                                                                                         ;
;             -- cp_dwn_mstr                                    ; true                                                                                                                                                                                                                                                   ;
;             -- cp_up_mstr                                     ; true                                                                                                                                                                                                                                                   ;
;             -- ctrl_plane_bonding                             ; individual                                                                                                                                                                                                                                             ;
;             -- data_mask_count                                ; 0                                                                                                                                                                                                                                                      ;
;             -- data_mask_count_multi                          ; 0                                                                                                                                                                                                                                                      ;
;             -- early_eios_counter                             ; 0                                                                                                                                                                                                                                                      ;
;             -- free_run_clk_enable                            ; false                                                                                                                                                                                                                                                  ;
;             -- ignore_sigdet_g23                              ; false                                                                                                                                                                                                                                                  ;
;             -- pc_en_counter                                  ; 0                                                                                                                                                                                                                                                      ;
;             -- pc_rst_counter                                 ; 0                                                                                                                                                                                                                                                      ;
;             -- pcie_hip_mode                                  ; hip_disable                                                                                                                                                                                                                                            ;
;             -- ph_fifo_reg_mode                               ; phfifo_reg_mode_dis                                                                                                                                                                                                                                    ;
;             -- phfifo_flush_wait                              ; 0                                                                                                                                                                                                                                                      ;
;             -- pipe_if_g3pcs                                  ; pipe_if_8gpcs                                                                                                                                                                                                                                          ;
;             -- pma_done_counter                               ; 0                                                                                                                                                                                                                                                      ;
;             -- ppm_cnt_rst                                    ; ppm_cnt_rst_dis                                                                                                                                                                                                                                        ;
;             -- ppm_deassert_early                             ; deassert_early_dis                                                                                                                                                                                                                                     ;
;             -- ppm_gen1_2_cnt                                 ; cnt_32k                                                                                                                                                                                                                                                ;
;             -- ppm_post_eidle_delay                           ; cnt_200_cycles                                                                                                                                                                                                                                         ;
;             -- ppmsel                                         ; ppmsel_100                                                                                                                                                                                                                                             ;
;             -- prot_mode                                      ; other_protocols                                                                                                                                                                                                                                        ;
;             -- rxvalid_mask                                   ; rxvalid_mask_dis                                                                                                                                                                                                                                       ;
;             -- sigdet_wait_counter                            ; 0                                                                                                                                                                                                                                                      ;
;             -- sigdet_wait_counter_multi                      ; 0                                                                                                                                                                                                                                                      ;
;             -- sim_mode                                       ; disable                                                                                                                                                                                                                                                ;
;             -- spd_chg_rst_wait_cnt_en                        ; false                                                                                                                                                                                                                                                  ;
;             -- testout_sel                                    ; asn_test                                                                                                                                                                                                                                               ;
;             -- wait_clk_on_off_timer                          ; 0                                                                                                                                                                                                                                                      ;
;             -- wait_pipe_synchronizing                        ; 0                                                                                                                                                                                                                                                      ;
;             -- wait_send_syncp_fbkp                           ; 0                                                                                                                                                                                                                                                      ;
;     -- HSSI COMMON PLD PCS INTERFACE                          ;                                                                                                                                                                                                                                                        ;
;         -- Basic Parameters                                   ;                                                                                                                                                                                                                                                        ;
;             -- Name                                           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface ;
;             -- Location                                       ; HSSICOMMONPLDPCSINTERFACE_1D3                                                                                                                                                                                                                          ;
;         -- Advanced Parameters                                ;                                                                                                                                                                                                                                                        ;
;             -- hrdrstctrl_en                                  ; hrst_dis                                                                                                                                                                                                                                               ;
;             -- pcs_testbus_block_sel                          ; pma_if                                                                                                                                                                                                                                                 ;
;                                                               ;                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; HSSI Transmitter Channel                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Block Name                                                    ; Value                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tx_serial_data[1]~output                                      ;                                                                                                                                                                                                                                                ;
;     -- Channel Location                                       ; IOOBUF_X0_Y37_N108                                                                                                                                                                                                                             ;
;     -- HSSI PMA TX BUF                                        ;                                                                                                                                                                                                                                                ;
;         -- Basic Parameters                                   ;                                                                                                                                                                                                                                                ;
;             -- Name                                           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf                     ;
;             -- Location                                       ; HSSIPMATXBUF_1D3                                                                                                                                                                                                                               ;
;             -- datarate                                       ; 10312500000 bps                                                                                                                                                                                                                                ;
;             -- pre_emp_sign_1st_post_tap                      ; fir_post_1t_neg                                                                                                                                                                                                                                ;
;             -- pre_emp_sign_2nd_post_tap                      ; fir_post_2t_neg                                                                                                                                                                                                                                ;
;             -- pre_emp_sign_pre_tap_1t                        ; fir_pre_1t_neg                                                                                                                                                                                                                                 ;
;             -- pre_emp_sign_pre_tap_2t                        ; fir_pre_2t_neg                                                                                                                                                                                                                                 ;
;             -- pre_emp_switching_ctrl_1st_post_tap            ; 0                                                                                                                                                                                                                                              ;
;             -- pre_emp_switching_ctrl_2nd_post_tap            ; 0                                                                                                                                                                                                                                              ;
;             -- pre_emp_switching_ctrl_pre_tap_1t              ; 0                                                                                                                                                                                                                                              ;
;             -- pre_emp_switching_ctrl_pre_tap_2t              ; 0                                                                                                                                                                                                                                              ;
;             -- rx_det                                         ; mode_0                                                                                                                                                                                                                                         ;
;             -- rx_det_output_sel                              ; rx_det_pcie_out                                                                                                                                                                                                                                ;
;             -- rx_det_pdb                                     ; rx_det_off                                                                                                                                                                                                                                     ;
;             -- slew_rate_ctrl                                 ; slew_r5                                                                                                                                                                                                                                        ;
;             -- term_code                                      ; rterm_code7                                                                                                                                                                                                                                    ;
;             -- term_sel                                       ; r_r1                                                                                                                                                                                                                                           ;
;             -- user_fir_coeff_ctrl_sel                        ; ram_ctl                                                                                                                                                                                                                                        ;
;             -- vod_output_swing_ctrl                          ; 31                                                                                                                                                                                                                                             ;
;             -- swing_level                                    ; hv                                                                                                                                                                                                                                             ;
;             -- res_cal_local                                  ; non_local                                                                                                                                                                                                                                      ;
;             -- low_power_en                                   ; disable                                                                                                                                                                                                                                        ;
;             -- compensation_en                                ; enable                                                                                                                                                                                                                                         ;
;             -- dcd_detection_en                               ; disable                                                                                                                                                                                                                                        ;
;             -- link                                           ; sr                                                                                                                                                                                                                                             ;
;             -- power_mode                                     ; mid_power                                                                                                                                                                                                                                      ;
;             -- xtx_path_analog_mode                           ; user_custom                                                                                                                                                                                                                                    ;
;             -- compensation_driver_en                         ; disable                                                                                                                                                                                                                                        ;
;         -- Advanced Parameters                                ;                                                                                                                                                                                                                                                ;
;             -- duty_cycle_correction_bandwidth                ; dcc_bw_2                                                                                                                                                                                                                                       ;
;             -- duty_cycle_correction_mode_ctrl                ; dcc_disable                                                                                                                                                                                                                                    ;
;             -- duty_cycle_input_polarity                      ; dcc_input_pos                                                                                                                                                                                                                                  ;
;             -- duty_cycle_setting                             ; dcc_t32                                                                                                                                                                                                                                        ;
;             -- duty_cycle_setting_aux                         ; dcc2_t32                                                                                                                                                                                                                                       ;
;             -- link_tx                                        ; sr                                                                                                                                                                                                                                             ;
;             -- lst                                            ; atb_disabled                                                                                                                                                                                                                                   ;
;             -- prot_mode                                      ; basic_tx                                                                                                                                                                                                                                       ;
;             -- tx_powerdown                                   ; normal_tx_on                                                                                                                                                                                                                                   ;
;             -- uc_skew_cal                                    ; uc_skew_cal_off                                                                                                                                                                                                                                ;
;             -- uc_skew_cal_status                             ; uc_skew_cal_notdone                                                                                                                                                                                                                            ;
;             -- uc_vcc_setting                                 ; vcc_setting1                                                                                                                                                                                                                                   ;
;             -- VCCT_GXB(mV)                                   ; 1030                                                                                                                                                                                                                                           ;
;     -- HSSI PMA TX SER                                        ;                                                                                                                                                                                                                                                ;
;         -- Basic Parameters                                   ;                                                                                                                                                                                                                                                ;
;             -- Name                                           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser                     ;
;             -- Location                                       ; HSSIPMATXSER_1D3                                                                                                                                                                                                                               ;
;         -- Advanced Parameters                                ;                                                                                                                                                                                                                                                ;
;             -- clk_divtx_deskew                               ; deskew_delay8                                                                                                                                                                                                                                  ;
;             -- control_clk_divtx                              ; no_dft_control_clkdivtx                                                                                                                                                                                                                        ;
;             -- duty_cycle_correction_mode_ctrl                ; dcc_disable                                                                                                                                                                                                                                    ;
;             -- ser_clk_divtx_user_sel                         ; divtx_user_off                                                                                                                                                                                                                                 ;
;             -- ser_clk_mon                                    ; disable_clk_mon                                                                                                                                                                                                                                ;
;             -- ser_powerdown                                  ; normal_poweron_ser                                                                                                                                                                                                                             ;
;     -- HSSI PMA TX CGB                                        ;                                                                                                                                                                                                                                                ;
;         -- Basic Parameters                                   ;                                                                                                                                                                                                                                                ;
;             -- Name                                           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb                     ;
;             -- Location                                       ; HSSIPMATXCGB_1D3                                                                                                                                                                                                                               ;
;         -- Advanced Parameters                                ;                                                                                                                                                                                                                                                ;
;             -- observe_cgb_clocks                             ; observe_nothing                                                                                                                                                                                                                                ;
;             -- bitslip_enable                                 ; disable_bitslip                                                                                                                                                                                                                                ;
;             -- bonding_mode                                   ; xn_non_bonded                                                                                                                                                                                                                                  ;
;             -- datarate                                       ; 10312500000 bps                                                                                                                                                                                                                                ;
;             -- pcie_gen3_bitwidth                             ; pciegen3_wide                                                                                                                                                                                                                                  ;
;             -- prot_mode                                      ; basic_tx                                                                                                                                                                                                                                       ;
;             -- scratch0_x1_clock_src                          ; hfclk_x6_up                                                                                                                                                                                                                                    ;
;             -- scratch1_x1_clock_src                          ; unused                                                                                                                                                                                                                                         ;
;             -- scratch2_x1_clock_src                          ; unused                                                                                                                                                                                                                                         ;
;             -- scratch3_x1_clock_src                          ; unused                                                                                                                                                                                                                                         ;
;             -- select_done_master_or_slave                    ; choose_slave_pcie_sw_done                                                                                                                                                                                                                      ;
;             -- ser_mode                                       ; thirty_two_bit                                                                                                                                                                                                                                 ;
;             -- ser_powerdown                                  ; normal_poweron_ser                                                                                                                                                                                                                             ;
;             -- vccdreg_output                                 ; vccdreg_nominal                                                                                                                                                                                                                                ;
;             -- x1_div_m_sel                                   ; divbypass                                                                                                                                                                                                                                      ;
;             -- dprio_cgb_vreg_boost                           ; no_voltage_boost                                                                                                                                                                                                                               ;
;     -- HSSI TX PCS PMA INTERFACE                              ;                                                                                                                                                                                                                                                ;
;         -- Basic Parameters                                   ;                                                                                                                                                                                                                                                ;
;             -- Name                                           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface ;
;             -- Location                                       ; HSSITXPCSPMAINTERFACE_1D3                                                                                                                                                                                                                      ;
;         -- Advanced Parameters                                ;                                                                                                                                                                                                                                                ;
;             -- bypass_pma_txelecidle                          ; true                                                                                                                                                                                                                                           ;
;             -- channel_operation_mode                         ; tx_rx_pair_enabled                                                                                                                                                                                                                             ;
;             -- lpbk_en                                        ; disable                                                                                                                                                                                                                                        ;
;             -- master_clk_sel                                 ; master_tx_pma_clk                                                                                                                                                                                                                              ;
;             -- pcie_sub_prot_mode_tx                          ; other_prot_mode                                                                                                                                                                                                                                ;
;             -- pldif_datawidth_mode                           ; pldif_data_10bit                                                                                                                                                                                                                               ;
;             -- pma_dw_tx                                      ; pma_32b_tx                                                                                                                                                                                                                                     ;
;             -- pmagate_en                                     ; pmagate_dis                                                                                                                                                                                                                                    ;
;             -- prbs_clken                                     ; prbs_clk_dis                                                                                                                                                                                                                                   ;
;             -- prbs_gen_pat                                   ; prbs_gen_dis                                                                                                                                                                                                                                   ;
;             -- prbs9_dwidth                                   ; prbs9_64b                                                                                                                                                                                                                                      ;
;             -- prot_mode_tx                                   ; teng_krfec_mode_tx                                                                                                                                                                                                                             ;
;             -- sq_wave_num                                    ; sq_wave_default                                                                                                                                                                                                                                ;
;             -- sqwgen_clken                                   ; sqwgen_clk_dis                                                                                                                                                                                                                                 ;
;             -- tx_dyn_polarity_inversion                      ; tx_dyn_polinv_dis                                                                                                                                                                                                                              ;
;             -- tx_pma_data_sel                                ; ten_g_pcs                                                                                                                                                                                                                                      ;
;             -- tx_static_polarity_inversion                   ; tx_stat_polinv_dis                                                                                                                                                                                                                             ;
;     -- HSSI TX PLD PCS INTERFACE                              ;                                                                                                                                                                                                                                                ;
;         -- Basic Parameters                                   ;                                                                                                                                                                                                                                                ;
;             -- Name                                           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface ;
;             -- Location                                       ; HSSITXPLDPCSINTERFACE_1D3                                                                                                                                                                                                                      ;
;         -- Advanced Parameters                                ;                                                                                                                                                                                                                                                ;
;             -- hd_chnl_hip_en                                 ; disable                                                                                                                                                                                                                                        ;
;             -- hd_chnl_hrdrstctl_en                           ; disable                                                                                                                                                                                                                                        ;
;             -- hd_chnl_prot_mode_tx                           ; teng_1588_baser_tx                                                                                                                                                                                                                             ;
;             -- hd_chnl_ctrl_plane_bonding_tx                  ; individual_tx                                                                                                                                                                                                                                  ;
;             -- hd_chnl_pma_dw_tx                              ; pma_32b_tx                                                                                                                                                                                                                                     ;
;             -- hd_chnl_pld_fifo_mode_tx                       ; fastreg_tx                                                                                                                                                                                                                                     ;
;             -- hd_chnl_shared_fifo_width_tx                   ; single_tx                                                                                                                                                                                                                                      ;
;             -- hd_chnl_low_latency_en_tx                      ; disable                                                                                                                                                                                                                                        ;
;             -- hd_chnl_func_mode                              ; enable                                                                                                                                                                                                                                         ;
;             -- hd_chnl_sup_mode                               ; user_mode                                                                                                                                                                                                                                      ;
;             -- hd_chnl_channel_operation_mode                 ; tx_rx_pair_enabled                                                                                                                                                                                                                             ;
;             -- hd_chnl_lpbk_en                                ; disable                                                                                                                                                                                                                                        ;
;             -- hd_chnl_frequency_rules_en                     ; enable                                                                                                                                                                                                                                         ;
;             -- hd_chnl_speed_grade                            ; i3                                                                                                                                                                                                                                             ;
;             -- hd_chnl_pma_tx_clk_hz                          ; 322265625                                                                                                                                                                                                                                      ;
;             -- hd_chnl_pld_tx_clk_hz                          ; 0                                                                                                                                                                                                                                              ;
;             -- hd_chnl_pld_uhsif_tx_clk_hz                    ; 0                                                                                                                                                                                                                                              ;
;             -- hd_chnl_hclk_clk_hz                            ; 0                                                                                                                                                                                                                                              ;
;             -- hd_chnl_pld_pcs_refclk_dig_nonatpg_mode_clk_hz ; 0                                                                                                                                                                                                                                              ;
;             -- hd_chnl_pld_8g_refclk_dig_nonatpg_mode_clk_hz  ; 0                                                                                                                                                                                                                                              ;
;             -- hd_fifo_sup_mode                               ; user_mode                                                                                                                                                                                                                                      ;
;             -- hd_fifo_channel_operation_mode                 ; tx_rx_pair_enabled                                                                                                                                                                                                                             ;
;             -- hd_fifo_prot_mode_tx                           ; teng_mode_tx                                                                                                                                                                                                                                   ;
;             -- hd_fifo_shared_fifo_width_tx                   ; single_tx                                                                                                                                                                                                                                      ;
;             -- hd_10g_sup_mode                                ; user_mode                                                                                                                                                                                                                                      ;
;             -- hd_10g_channel_operation_mode                  ; tx_rx_pair_enabled                                                                                                                                                                                                                             ;
;             -- hd_10g_lpbk_en                                 ; disable                                                                                                                                                                                                                                        ;
;             -- hd_10g_pma_dw_tx                               ; pma_32b_tx                                                                                                                                                                                                                                     ;
;             -- hd_10g_fifo_mode_tx                            ; fastreg_tx                                                                                                                                                                                                                                     ;
;             -- hd_10g_prot_mode_tx                            ; teng_1588_mode_tx                                                                                                                                                                                                                              ;
;             -- hd_10g_ctrl_plane_bonding_tx                   ; individual_tx                                                                                                                                                                                                                                  ;
;             -- hd_10g_low_latency_en_tx                       ; disable                                                                                                                                                                                                                                        ;
;             -- hd_10g_shared_fifo_width_tx                    ; single_tx                                                                                                                                                                                                                                      ;
;             -- hd_8g_sup_mode                                 ; user_mode                                                                                                                                                                                                                                      ;
;             -- hd_8g_channel_operation_mode                   ; tx_rx_pair_enabled                                                                                                                                                                                                                             ;
;             -- hd_8g_lpbk_en                                  ; disable                                                                                                                                                                                                                                        ;
;             -- hd_8g_prot_mode_tx                             ; disabled_prot_mode_tx                                                                                                                                                                                                                          ;
;             -- hd_8g_hip_mode                                 ; disable                                                                                                                                                                                                                                        ;
;             -- hd_8g_ctrl_plane_bonding_tx                    ; individual_tx                                                                                                                                                                                                                                  ;
;             -- hd_8g_pma_dw_tx                                ; pma_10b_tx                                                                                                                                                                                                                                     ;
;             -- hd_8g_fifo_mode_tx                             ; fifo_tx                                                                                                                                                                                                                                        ;
;             -- hd_g3_sup_mode                                 ; user_mode                                                                                                                                                                                                                                      ;
;             -- hd_g3_prot_mode                                ; disabled_prot_mode                                                                                                                                                                                                                             ;
;             -- hd_krfec_sup_mode                              ; user_mode                                                                                                                                                                                                                                      ;
;             -- hd_krfec_channel_operation_mode                ; tx_rx_pair_enabled                                                                                                                                                                                                                             ;
;             -- hd_krfec_lpbk_en                               ; disable                                                                                                                                                                                                                                        ;
;             -- hd_krfec_prot_mode_tx                          ; disabled_prot_mode_tx                                                                                                                                                                                                                          ;
;             -- hd_krfec_low_latency_en_tx                     ; disable                                                                                                                                                                                                                                        ;
;             -- hd_pmaif_sup_mode                              ; user_mode                                                                                                                                                                                                                                      ;
;             -- hd_pmaif_lpbk_en                               ; disable                                                                                                                                                                                                                                        ;
;             -- hd_pmaif_channel_operation_mode                ; tx_rx_pair_enabled                                                                                                                                                                                                                             ;
;             -- hd_pmaif_sim_mode                              ; disable                                                                                                                                                                                                                                        ;
;             -- hd_pmaif_prot_mode_tx                          ; teng_krfec_mode_tx                                                                                                                                                                                                                             ;
;             -- hd_pmaif_ctrl_plane_bonding                    ; individual                                                                                                                                                                                                                                     ;
;             -- hd_pmaif_pma_dw_tx                             ; pma_32b_tx                                                                                                                                                                                                                                     ;
;             -- hd_pldif_prot_mode_tx                          ; teng_fastreg_mode_tx                                                                                                                                                                                                                           ;
;             -- hd_pldif_hrdrstctl_en                          ; disable                                                                                                                                                                                                                                        ;
;             -- hd_pldif_sup_mode                              ; user_mode                                                                                                                                                                                                                                      ;
;             -- pcs_tx_clk_source                              ; teng                                                                                                                                                                                                                                           ;
;             -- pcs_tx_data_source                             ; hip_disable                                                                                                                                                                                                                                    ;
;             -- pcs_tx_output_sel                              ; teng_output                                                                                                                                                                                                                                    ;
;     -- HSSI 8G TX PCS                                         ;                                                                                                                                                                                                                                                ;
;         -- Basic Parameters                                   ;                                                                                                                                                                                                                                                ;
;             -- Name                                           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs                       ;
;             -- Location                                       ; HSSI8GTXPCS_1D3                                                                                                                                                                                                                                ;
;         -- Advanced Parameters                                ;                                                                                                                                                                                                                                                ;
;             -- byte_serializer                                ; dis_bs                                                                                                                                                                                                                                         ;
;             -- ctrl_plane_bonding_compensation                ; dis_compensation                                                                                                                                                                                                                               ;
;             -- ctrl_plane_bonding_consumption                 ; individual                                                                                                                                                                                                                                     ;
;             -- ctrl_plane_bonding_distribution                ; not_master_chnl_distr                                                                                                                                                                                                                          ;
;             -- eightb_tenb_encoder                            ; en_8b10b_ibm                                                                                                                                                                                                                                   ;
;             -- hip_mode                                       ; dis_hip                                                                                                                                                                                                                                        ;
;             -- pcs_bypass                                     ; dis_pcs_bypass                                                                                                                                                                                                                                 ;
;             -- pma_dw                                         ; ten_bit                                                                                                                                                                                                                                        ;
;             -- prot_mode                                      ; disabled_prot_mode                                                                                                                                                                                                                             ;
;             -- tx_bitslip                                     ; dis_tx_bitslip                                                                                                                                                                                                                                 ;
;     -- HSSI FIFO TX PCS                                       ;                                                                                                                                                                                                                                                ;
;         -- Basic Parameters                                   ;                                                                                                                                                                                                                                                ;
;             -- Name                                           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs                   ;
;             -- Location                                       ; HSSIFIFOTXPCS_1D3                                                                                                                                                                                                                              ;
;         -- Advanced Parameters                                ;                                                                                                                                                                                                                                                ;
;             -- double_write_mode                              ; double_write_dis                                                                                                                                                                                                                               ;
;             -- prot_mode                                      ; teng_mode                                                                                                                                                                                                                                      ;
;     -- HSSI GEN3 TX PCS                                       ;                                                                                                                                                                                                                                                ;
;         -- Basic Parameters                                   ;                                                                                                                                                                                                                                                ;
;             -- Name                                           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs                   ;
;             -- Location                                       ; HSSIGEN3TXPCS_1D3                                                                                                                                                                                                                              ;
;         -- Advanced Parameters                                ;                                                                                                                                                                                                                                                ;
;             -- mode                                           ; disable_pcs                                                                                                                                                                                                                                    ;
;             -- reverse_lpbk                                   ; rev_lpbk_dis                                                                                                                                                                                                                                   ;
;             -- tx_bitslip                                     ; 0                                                                                                                                                                                                                                              ;
;             -- tx_gbox_byp                                    ; bypass_gbox                                                                                                                                                                                                                                    ;
;     -- HSSI 10G TX PCS                                        ;                                                                                                                                                                                                                                                ;
;         -- Basic Parameters                                   ;                                                                                                                                                                                                                                                ;
;             -- Name                                           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs                     ;
;             -- Location                                       ; HSSI10GTXPCS_1D3                                                                                                                                                                                                                               ;
;         -- Advanced Parameters                                ;                                                                                                                                                                                                                                                ;
;             -- bitslip_en                                     ; bitslip_dis                                                                                                                                                                                                                                    ;
;             -- ctrl_plane_bonding                             ; individual                                                                                                                                                                                                                                     ;
;             -- gb_tx_idwidth                                  ; width_66                                                                                                                                                                                                                                       ;
;             -- gb_tx_odwidth                                  ; width_32                                                                                                                                                                                                                                       ;
;             -- low_latency_en                                 ; disable                                                                                                                                                                                                                                        ;
;             -- prot_mode                                      ; teng_1588_mode                                                                                                                                                                                                                                 ;
;             -- txfifo_mode                                    ; register_mode                                                                                                                                                                                                                                  ;
;     -- HSSI KRFEC TX PCS                                      ;                                                                                                                                                                                                                                                ;
;         -- Basic Parameters                                   ;                                                                                                                                                                                                                                                ;
;             -- Name                                           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs                 ;
;             -- Location                                       ; HSSIKRFECTXPCS_1D3                                                                                                                                                                                                                             ;
;         -- Advanced Parameters                                ;                                                                                                                                                                                                                                                ;
;             -- burst_err                                      ; burst_err_dis                                                                                                                                                                                                                                  ;
;             -- burst_err_len                                  ; burst_err_len1                                                                                                                                                                                                                                 ;
;             -- ctrl_bit_reverse                               ; ctrl_bit_reverse_en                                                                                                                                                                                                                            ;
;             -- data_bit_reverse                               ; data_bit_reverse_dis                                                                                                                                                                                                                           ;
;             -- enc_frame_query                                ; enc_query_dis                                                                                                                                                                                                                                  ;
;             -- low_latency_en                                 ; disable                                                                                                                                                                                                                                        ;
;             -- pipeln_encoder                                 ; enable                                                                                                                                                                                                                                         ;
;             -- pipeln_scrambler                               ; enable                                                                                                                                                                                                                                         ;
;             -- prot_mode                                      ; disable_mode                                                                                                                                                                                                                                   ;
;             -- transcode_err                                  ; trans_err_dis                                                                                                                                                                                                                                  ;
;             -- transmit_order                                 ; transmit_lsb                                                                                                                                                                                                                                   ;
;             -- tx_testbus_sel                                 ; overall                                                                                                                                                                                                                                        ;
;                                                               ;                                                                                                                                                                                                                                                ;
; tx_serial_data[0]~output                                      ;                                                                                                                                                                                                                                                ;
;     -- Channel Location                                       ; IOOBUF_X0_Y38_N108                                                                                                                                                                                                                             ;
;     -- HSSI PMA TX BUF                                        ;                                                                                                                                                                                                                                                ;
;         -- Basic Parameters                                   ;                                                                                                                                                                                                                                                ;
;             -- Name                                           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf                     ;
;             -- Location                                       ; HSSIPMATXBUF_1D4                                                                                                                                                                                                                               ;
;             -- datarate                                       ; 10312500000 bps                                                                                                                                                                                                                                ;
;             -- pre_emp_sign_1st_post_tap                      ; fir_post_1t_neg                                                                                                                                                                                                                                ;
;             -- pre_emp_sign_2nd_post_tap                      ; fir_post_2t_neg                                                                                                                                                                                                                                ;
;             -- pre_emp_sign_pre_tap_1t                        ; fir_pre_1t_neg                                                                                                                                                                                                                                 ;
;             -- pre_emp_sign_pre_tap_2t                        ; fir_pre_2t_neg                                                                                                                                                                                                                                 ;
;             -- pre_emp_switching_ctrl_1st_post_tap            ; 0                                                                                                                                                                                                                                              ;
;             -- pre_emp_switching_ctrl_2nd_post_tap            ; 0                                                                                                                                                                                                                                              ;
;             -- pre_emp_switching_ctrl_pre_tap_1t              ; 0                                                                                                                                                                                                                                              ;
;             -- pre_emp_switching_ctrl_pre_tap_2t              ; 0                                                                                                                                                                                                                                              ;
;             -- rx_det                                         ; mode_0                                                                                                                                                                                                                                         ;
;             -- rx_det_output_sel                              ; rx_det_pcie_out                                                                                                                                                                                                                                ;
;             -- rx_det_pdb                                     ; rx_det_off                                                                                                                                                                                                                                     ;
;             -- slew_rate_ctrl                                 ; slew_r5                                                                                                                                                                                                                                        ;
;             -- term_code                                      ; rterm_code7                                                                                                                                                                                                                                    ;
;             -- term_sel                                       ; r_r1                                                                                                                                                                                                                                           ;
;             -- user_fir_coeff_ctrl_sel                        ; ram_ctl                                                                                                                                                                                                                                        ;
;             -- vod_output_swing_ctrl                          ; 31                                                                                                                                                                                                                                             ;
;             -- swing_level                                    ; hv                                                                                                                                                                                                                                             ;
;             -- res_cal_local                                  ; non_local                                                                                                                                                                                                                                      ;
;             -- low_power_en                                   ; disable                                                                                                                                                                                                                                        ;
;             -- compensation_en                                ; enable                                                                                                                                                                                                                                         ;
;             -- dcd_detection_en                               ; disable                                                                                                                                                                                                                                        ;
;             -- link                                           ; sr                                                                                                                                                                                                                                             ;
;             -- power_mode                                     ; mid_power                                                                                                                                                                                                                                      ;
;             -- xtx_path_analog_mode                           ; user_custom                                                                                                                                                                                                                                    ;
;             -- compensation_driver_en                         ; disable                                                                                                                                                                                                                                        ;
;         -- Advanced Parameters                                ;                                                                                                                                                                                                                                                ;
;             -- duty_cycle_correction_bandwidth                ; dcc_bw_2                                                                                                                                                                                                                                       ;
;             -- duty_cycle_correction_mode_ctrl                ; dcc_disable                                                                                                                                                                                                                                    ;
;             -- duty_cycle_input_polarity                      ; dcc_input_pos                                                                                                                                                                                                                                  ;
;             -- duty_cycle_setting                             ; dcc_t32                                                                                                                                                                                                                                        ;
;             -- duty_cycle_setting_aux                         ; dcc2_t32                                                                                                                                                                                                                                       ;
;             -- link_tx                                        ; sr                                                                                                                                                                                                                                             ;
;             -- lst                                            ; atb_disabled                                                                                                                                                                                                                                   ;
;             -- prot_mode                                      ; basic_tx                                                                                                                                                                                                                                       ;
;             -- tx_powerdown                                   ; normal_tx_on                                                                                                                                                                                                                                   ;
;             -- uc_skew_cal                                    ; uc_skew_cal_off                                                                                                                                                                                                                                ;
;             -- uc_skew_cal_status                             ; uc_skew_cal_notdone                                                                                                                                                                                                                            ;
;             -- uc_vcc_setting                                 ; vcc_setting1                                                                                                                                                                                                                                   ;
;             -- VCCT_GXB(mV)                                   ; 1030                                                                                                                                                                                                                                           ;
;     -- HSSI PMA TX SER                                        ;                                                                                                                                                                                                                                                ;
;         -- Basic Parameters                                   ;                                                                                                                                                                                                                                                ;
;             -- Name                                           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser                     ;
;             -- Location                                       ; HSSIPMATXSER_1D4                                                                                                                                                                                                                               ;
;         -- Advanced Parameters                                ;                                                                                                                                                                                                                                                ;
;             -- clk_divtx_deskew                               ; deskew_delay8                                                                                                                                                                                                                                  ;
;             -- control_clk_divtx                              ; no_dft_control_clkdivtx                                                                                                                                                                                                                        ;
;             -- duty_cycle_correction_mode_ctrl                ; dcc_disable                                                                                                                                                                                                                                    ;
;             -- ser_clk_divtx_user_sel                         ; divtx_user_off                                                                                                                                                                                                                                 ;
;             -- ser_clk_mon                                    ; disable_clk_mon                                                                                                                                                                                                                                ;
;             -- ser_powerdown                                  ; normal_poweron_ser                                                                                                                                                                                                                             ;
;     -- HSSI PMA TX CGB                                        ;                                                                                                                                                                                                                                                ;
;         -- Basic Parameters                                   ;                                                                                                                                                                                                                                                ;
;             -- Name                                           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb                     ;
;             -- Location                                       ; HSSIPMATXCGB_1D4                                                                                                                                                                                                                               ;
;         -- Advanced Parameters                                ;                                                                                                                                                                                                                                                ;
;             -- observe_cgb_clocks                             ; observe_nothing                                                                                                                                                                                                                                ;
;             -- bitslip_enable                                 ; disable_bitslip                                                                                                                                                                                                                                ;
;             -- bonding_mode                                   ; xn_non_bonded                                                                                                                                                                                                                                  ;
;             -- datarate                                       ; 10312500000 bps                                                                                                                                                                                                                                ;
;             -- pcie_gen3_bitwidth                             ; pciegen3_wide                                                                                                                                                                                                                                  ;
;             -- prot_mode                                      ; basic_tx                                                                                                                                                                                                                                       ;
;             -- scratch0_x1_clock_src                          ; hfclk_x6_up                                                                                                                                                                                                                                    ;
;             -- scratch1_x1_clock_src                          ; unused                                                                                                                                                                                                                                         ;
;             -- scratch2_x1_clock_src                          ; unused                                                                                                                                                                                                                                         ;
;             -- scratch3_x1_clock_src                          ; unused                                                                                                                                                                                                                                         ;
;             -- select_done_master_or_slave                    ; choose_slave_pcie_sw_done                                                                                                                                                                                                                      ;
;             -- ser_mode                                       ; thirty_two_bit                                                                                                                                                                                                                                 ;
;             -- ser_powerdown                                  ; normal_poweron_ser                                                                                                                                                                                                                             ;
;             -- vccdreg_output                                 ; vccdreg_nominal                                                                                                                                                                                                                                ;
;             -- x1_div_m_sel                                   ; divbypass                                                                                                                                                                                                                                      ;
;             -- dprio_cgb_vreg_boost                           ; no_voltage_boost                                                                                                                                                                                                                               ;
;     -- HSSI TX PCS PMA INTERFACE                              ;                                                                                                                                                                                                                                                ;
;         -- Basic Parameters                                   ;                                                                                                                                                                                                                                                ;
;             -- Name                                           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface ;
;             -- Location                                       ; HSSITXPCSPMAINTERFACE_1D4                                                                                                                                                                                                                      ;
;         -- Advanced Parameters                                ;                                                                                                                                                                                                                                                ;
;             -- bypass_pma_txelecidle                          ; true                                                                                                                                                                                                                                           ;
;             -- channel_operation_mode                         ; tx_rx_pair_enabled                                                                                                                                                                                                                             ;
;             -- lpbk_en                                        ; disable                                                                                                                                                                                                                                        ;
;             -- master_clk_sel                                 ; master_tx_pma_clk                                                                                                                                                                                                                              ;
;             -- pcie_sub_prot_mode_tx                          ; other_prot_mode                                                                                                                                                                                                                                ;
;             -- pldif_datawidth_mode                           ; pldif_data_10bit                                                                                                                                                                                                                               ;
;             -- pma_dw_tx                                      ; pma_32b_tx                                                                                                                                                                                                                                     ;
;             -- pmagate_en                                     ; pmagate_dis                                                                                                                                                                                                                                    ;
;             -- prbs_clken                                     ; prbs_clk_dis                                                                                                                                                                                                                                   ;
;             -- prbs_gen_pat                                   ; prbs_gen_dis                                                                                                                                                                                                                                   ;
;             -- prbs9_dwidth                                   ; prbs9_64b                                                                                                                                                                                                                                      ;
;             -- prot_mode_tx                                   ; teng_krfec_mode_tx                                                                                                                                                                                                                             ;
;             -- sq_wave_num                                    ; sq_wave_default                                                                                                                                                                                                                                ;
;             -- sqwgen_clken                                   ; sqwgen_clk_dis                                                                                                                                                                                                                                 ;
;             -- tx_dyn_polarity_inversion                      ; tx_dyn_polinv_dis                                                                                                                                                                                                                              ;
;             -- tx_pma_data_sel                                ; ten_g_pcs                                                                                                                                                                                                                                      ;
;             -- tx_static_polarity_inversion                   ; tx_stat_polinv_dis                                                                                                                                                                                                                             ;
;     -- HSSI TX PLD PCS INTERFACE                              ;                                                                                                                                                                                                                                                ;
;         -- Basic Parameters                                   ;                                                                                                                                                                                                                                                ;
;             -- Name                                           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface ;
;             -- Location                                       ; HSSITXPLDPCSINTERFACE_1D4                                                                                                                                                                                                                      ;
;         -- Advanced Parameters                                ;                                                                                                                                                                                                                                                ;
;             -- hd_chnl_hip_en                                 ; disable                                                                                                                                                                                                                                        ;
;             -- hd_chnl_hrdrstctl_en                           ; disable                                                                                                                                                                                                                                        ;
;             -- hd_chnl_prot_mode_tx                           ; teng_1588_baser_tx                                                                                                                                                                                                                             ;
;             -- hd_chnl_ctrl_plane_bonding_tx                  ; individual_tx                                                                                                                                                                                                                                  ;
;             -- hd_chnl_pma_dw_tx                              ; pma_32b_tx                                                                                                                                                                                                                                     ;
;             -- hd_chnl_pld_fifo_mode_tx                       ; fastreg_tx                                                                                                                                                                                                                                     ;
;             -- hd_chnl_shared_fifo_width_tx                   ; single_tx                                                                                                                                                                                                                                      ;
;             -- hd_chnl_low_latency_en_tx                      ; disable                                                                                                                                                                                                                                        ;
;             -- hd_chnl_func_mode                              ; enable                                                                                                                                                                                                                                         ;
;             -- hd_chnl_sup_mode                               ; user_mode                                                                                                                                                                                                                                      ;
;             -- hd_chnl_channel_operation_mode                 ; tx_rx_pair_enabled                                                                                                                                                                                                                             ;
;             -- hd_chnl_lpbk_en                                ; disable                                                                                                                                                                                                                                        ;
;             -- hd_chnl_frequency_rules_en                     ; enable                                                                                                                                                                                                                                         ;
;             -- hd_chnl_speed_grade                            ; i3                                                                                                                                                                                                                                             ;
;             -- hd_chnl_pma_tx_clk_hz                          ; 322265625                                                                                                                                                                                                                                      ;
;             -- hd_chnl_pld_tx_clk_hz                          ; 0                                                                                                                                                                                                                                              ;
;             -- hd_chnl_pld_uhsif_tx_clk_hz                    ; 0                                                                                                                                                                                                                                              ;
;             -- hd_chnl_hclk_clk_hz                            ; 0                                                                                                                                                                                                                                              ;
;             -- hd_chnl_pld_pcs_refclk_dig_nonatpg_mode_clk_hz ; 0                                                                                                                                                                                                                                              ;
;             -- hd_chnl_pld_8g_refclk_dig_nonatpg_mode_clk_hz  ; 0                                                                                                                                                                                                                                              ;
;             -- hd_fifo_sup_mode                               ; user_mode                                                                                                                                                                                                                                      ;
;             -- hd_fifo_channel_operation_mode                 ; tx_rx_pair_enabled                                                                                                                                                                                                                             ;
;             -- hd_fifo_prot_mode_tx                           ; teng_mode_tx                                                                                                                                                                                                                                   ;
;             -- hd_fifo_shared_fifo_width_tx                   ; single_tx                                                                                                                                                                                                                                      ;
;             -- hd_10g_sup_mode                                ; user_mode                                                                                                                                                                                                                                      ;
;             -- hd_10g_channel_operation_mode                  ; tx_rx_pair_enabled                                                                                                                                                                                                                             ;
;             -- hd_10g_lpbk_en                                 ; disable                                                                                                                                                                                                                                        ;
;             -- hd_10g_pma_dw_tx                               ; pma_32b_tx                                                                                                                                                                                                                                     ;
;             -- hd_10g_fifo_mode_tx                            ; fastreg_tx                                                                                                                                                                                                                                     ;
;             -- hd_10g_prot_mode_tx                            ; teng_1588_mode_tx                                                                                                                                                                                                                              ;
;             -- hd_10g_ctrl_plane_bonding_tx                   ; individual_tx                                                                                                                                                                                                                                  ;
;             -- hd_10g_low_latency_en_tx                       ; disable                                                                                                                                                                                                                                        ;
;             -- hd_10g_shared_fifo_width_tx                    ; single_tx                                                                                                                                                                                                                                      ;
;             -- hd_8g_sup_mode                                 ; user_mode                                                                                                                                                                                                                                      ;
;             -- hd_8g_channel_operation_mode                   ; tx_rx_pair_enabled                                                                                                                                                                                                                             ;
;             -- hd_8g_lpbk_en                                  ; disable                                                                                                                                                                                                                                        ;
;             -- hd_8g_prot_mode_tx                             ; disabled_prot_mode_tx                                                                                                                                                                                                                          ;
;             -- hd_8g_hip_mode                                 ; disable                                                                                                                                                                                                                                        ;
;             -- hd_8g_ctrl_plane_bonding_tx                    ; individual_tx                                                                                                                                                                                                                                  ;
;             -- hd_8g_pma_dw_tx                                ; pma_10b_tx                                                                                                                                                                                                                                     ;
;             -- hd_8g_fifo_mode_tx                             ; fifo_tx                                                                                                                                                                                                                                        ;
;             -- hd_g3_sup_mode                                 ; user_mode                                                                                                                                                                                                                                      ;
;             -- hd_g3_prot_mode                                ; disabled_prot_mode                                                                                                                                                                                                                             ;
;             -- hd_krfec_sup_mode                              ; user_mode                                                                                                                                                                                                                                      ;
;             -- hd_krfec_channel_operation_mode                ; tx_rx_pair_enabled                                                                                                                                                                                                                             ;
;             -- hd_krfec_lpbk_en                               ; disable                                                                                                                                                                                                                                        ;
;             -- hd_krfec_prot_mode_tx                          ; disabled_prot_mode_tx                                                                                                                                                                                                                          ;
;             -- hd_krfec_low_latency_en_tx                     ; disable                                                                                                                                                                                                                                        ;
;             -- hd_pmaif_sup_mode                              ; user_mode                                                                                                                                                                                                                                      ;
;             -- hd_pmaif_lpbk_en                               ; disable                                                                                                                                                                                                                                        ;
;             -- hd_pmaif_channel_operation_mode                ; tx_rx_pair_enabled                                                                                                                                                                                                                             ;
;             -- hd_pmaif_sim_mode                              ; disable                                                                                                                                                                                                                                        ;
;             -- hd_pmaif_prot_mode_tx                          ; teng_krfec_mode_tx                                                                                                                                                                                                                             ;
;             -- hd_pmaif_ctrl_plane_bonding                    ; individual                                                                                                                                                                                                                                     ;
;             -- hd_pmaif_pma_dw_tx                             ; pma_32b_tx                                                                                                                                                                                                                                     ;
;             -- hd_pldif_prot_mode_tx                          ; teng_fastreg_mode_tx                                                                                                                                                                                                                           ;
;             -- hd_pldif_hrdrstctl_en                          ; disable                                                                                                                                                                                                                                        ;
;             -- hd_pldif_sup_mode                              ; user_mode                                                                                                                                                                                                                                      ;
;             -- pcs_tx_clk_source                              ; teng                                                                                                                                                                                                                                           ;
;             -- pcs_tx_data_source                             ; hip_disable                                                                                                                                                                                                                                    ;
;             -- pcs_tx_output_sel                              ; teng_output                                                                                                                                                                                                                                    ;
;     -- HSSI 8G TX PCS                                         ;                                                                                                                                                                                                                                                ;
;         -- Basic Parameters                                   ;                                                                                                                                                                                                                                                ;
;             -- Name                                           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs                       ;
;             -- Location                                       ; HSSI8GTXPCS_1D4                                                                                                                                                                                                                                ;
;         -- Advanced Parameters                                ;                                                                                                                                                                                                                                                ;
;             -- byte_serializer                                ; dis_bs                                                                                                                                                                                                                                         ;
;             -- ctrl_plane_bonding_compensation                ; dis_compensation                                                                                                                                                                                                                               ;
;             -- ctrl_plane_bonding_consumption                 ; individual                                                                                                                                                                                                                                     ;
;             -- ctrl_plane_bonding_distribution                ; not_master_chnl_distr                                                                                                                                                                                                                          ;
;             -- eightb_tenb_encoder                            ; en_8b10b_ibm                                                                                                                                                                                                                                   ;
;             -- hip_mode                                       ; dis_hip                                                                                                                                                                                                                                        ;
;             -- pcs_bypass                                     ; dis_pcs_bypass                                                                                                                                                                                                                                 ;
;             -- pma_dw                                         ; ten_bit                                                                                                                                                                                                                                        ;
;             -- prot_mode                                      ; disabled_prot_mode                                                                                                                                                                                                                             ;
;             -- tx_bitslip                                     ; dis_tx_bitslip                                                                                                                                                                                                                                 ;
;     -- HSSI FIFO TX PCS                                       ;                                                                                                                                                                                                                                                ;
;         -- Basic Parameters                                   ;                                                                                                                                                                                                                                                ;
;             -- Name                                           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs                   ;
;             -- Location                                       ; HSSIFIFOTXPCS_1D4                                                                                                                                                                                                                              ;
;         -- Advanced Parameters                                ;                                                                                                                                                                                                                                                ;
;             -- double_write_mode                              ; double_write_dis                                                                                                                                                                                                                               ;
;             -- prot_mode                                      ; teng_mode                                                                                                                                                                                                                                      ;
;     -- HSSI GEN3 TX PCS                                       ;                                                                                                                                                                                                                                                ;
;         -- Basic Parameters                                   ;                                                                                                                                                                                                                                                ;
;             -- Name                                           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs                   ;
;             -- Location                                       ; HSSIGEN3TXPCS_1D4                                                                                                                                                                                                                              ;
;         -- Advanced Parameters                                ;                                                                                                                                                                                                                                                ;
;             -- mode                                           ; disable_pcs                                                                                                                                                                                                                                    ;
;             -- reverse_lpbk                                   ; rev_lpbk_dis                                                                                                                                                                                                                                   ;
;             -- tx_bitslip                                     ; 0                                                                                                                                                                                                                                              ;
;             -- tx_gbox_byp                                    ; bypass_gbox                                                                                                                                                                                                                                    ;
;     -- HSSI 10G TX PCS                                        ;                                                                                                                                                                                                                                                ;
;         -- Basic Parameters                                   ;                                                                                                                                                                                                                                                ;
;             -- Name                                           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs                     ;
;             -- Location                                       ; HSSI10GTXPCS_1D4                                                                                                                                                                                                                               ;
;         -- Advanced Parameters                                ;                                                                                                                                                                                                                                                ;
;             -- bitslip_en                                     ; bitslip_dis                                                                                                                                                                                                                                    ;
;             -- ctrl_plane_bonding                             ; individual                                                                                                                                                                                                                                     ;
;             -- gb_tx_idwidth                                  ; width_66                                                                                                                                                                                                                                       ;
;             -- gb_tx_odwidth                                  ; width_32                                                                                                                                                                                                                                       ;
;             -- low_latency_en                                 ; disable                                                                                                                                                                                                                                        ;
;             -- prot_mode                                      ; teng_1588_mode                                                                                                                                                                                                                                 ;
;             -- txfifo_mode                                    ; register_mode                                                                                                                                                                                                                                  ;
;     -- HSSI KRFEC TX PCS                                      ;                                                                                                                                                                                                                                                ;
;         -- Basic Parameters                                   ;                                                                                                                                                                                                                                                ;
;             -- Name                                           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs                 ;
;             -- Location                                       ; HSSIKRFECTXPCS_1D4                                                                                                                                                                                                                             ;
;         -- Advanced Parameters                                ;                                                                                                                                                                                                                                                ;
;             -- burst_err                                      ; burst_err_dis                                                                                                                                                                                                                                  ;
;             -- burst_err_len                                  ; burst_err_len1                                                                                                                                                                                                                                 ;
;             -- ctrl_bit_reverse                               ; ctrl_bit_reverse_en                                                                                                                                                                                                                            ;
;             -- data_bit_reverse                               ; data_bit_reverse_dis                                                                                                                                                                                                                           ;
;             -- enc_frame_query                                ; enc_query_dis                                                                                                                                                                                                                                  ;
;             -- low_latency_en                                 ; disable                                                                                                                                                                                                                                        ;
;             -- pipeln_encoder                                 ; enable                                                                                                                                                                                                                                         ;
;             -- pipeln_scrambler                               ; enable                                                                                                                                                                                                                                         ;
;             -- prot_mode                                      ; disable_mode                                                                                                                                                                                                                                   ;
;             -- transcode_err                                  ; trans_err_dis                                                                                                                                                                                                                                  ;
;             -- transmit_order                                 ; transmit_lsb                                                                                                                                                                                                                                   ;
;             -- tx_testbus_sel                                 ; overall                                                                                                                                                                                                                                        ;
;                                                               ;                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; HSSI Transmitter PLL                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; Block Name                                                                            ; Value                                                                                                       ;
+---------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; DUT|core_pll|xcvr_fpll_a10_0|fpll_inst                                                ;                                                                                                             ;
;     -- FPLL_REFCLK_SELECT                                                             ;                                                                                                             ;
;         -- Basic Parameters                                                           ;                                                                                                             ;
;             -- Name                                                                   ; DUT|core_pll|xcvr_fpll_a10_0|fpll_refclk_select_inst                                                        ;
;             -- Location                                                               ; FPLLREFCLKSELECT_1DT                                                                                        ;
;         -- Advanced Parameters                                                        ;                                                                                                             ;
;             -- pll_auto_clk_sw_en                                                     ; false                                                                                                       ;
;             -- pll_clk_loss_edge                                                      ; pll_clk_loss_both_edges                                                                                     ;
;             -- pll_clk_loss_sw_en                                                     ; false                                                                                                       ;
;             -- pll_clk_sw_dly                                                         ; 0                                                                                                           ;
;             -- pll_manu_clk_sw_en                                                     ; false                                                                                                       ;
;             -- pll_sw_refclk_src                                                      ; pll_sw_refclk_src_clk_0                                                                                     ;
;     -- FPLL                                                                           ;                                                                                                             ;
;         -- Basic Parameters                                                           ;                                                                                                             ;
;             -- Name                                                                   ; DUT|core_pll|xcvr_fpll_a10_0|fpll_inst                                                                      ;
;             -- Location                                                               ; FPLL_1DT                                                                                                    ;
;             -- is_otn                                                                 ; false                                                                                                       ;
;             -- is_sdi                                                                 ; false                                                                                                       ;
;             -- f_max_vco                                                              ; 14150000000                                                                                                 ;
;             -- f_min_vco                                                              ; 4300000000                                                                                                  ;
;             -- l_counter                                                              ; 1                                                                                                           ;
;             -- m_counter                                                              ; 64                                                                                                          ;
;             -- n_counter                                                              ; 11                                                                                                          ;
;             -- vco_freq_hz                                                            ; 7.5 ms                                                                                                      ;
;             -- pll_bw_mode                                                            ; low_bw                                                                                                      ;
;             -- datarate                                                               ; 0.0 Mbps                                                                                                    ;
;             -- analog_mode                                                            ; user_custom                                                                                                 ;
;             -- pfd_freq                                                               ; 58593750                                                                                                    ;
;         -- Advanced Parameters                                                        ;                                                                                                             ;
;             -- pll_cmu_rstn_value                                                     ; true                                                                                                        ;
;             -- pll_lpf_rstn_value                                                     ; lpf_normal                                                                                                  ;
;             -- pll_cmp_buf_dly                                                        ; 0 ps                                                                                                        ;
;             -- pll_cp_compensation                                                    ; true                                                                                                        ;
;             -- pll_dsm_mode                                                           ; dsm_mode_integer                                                                                            ;
;             -- pll_dsm_fractional_division                                            ; 1                                                                                                           ;
;             -- pll_l_counter                                                          ; 1                                                                                                           ;
;             -- pll_n_counter                                                          ; 11                                                                                                          ;
;             -- pll_ref_buf_dly                                                        ; 0 ps                                                                                                        ;
;     -- HSSI AVMM IF                                                                   ;                                                                                                             ;
;         -- Basic Parameters                                                           ;                                                                                                             ;
;             -- Name                                                                   ; DUT|core_pll|xcvr_fpll_a10_0|xcvr_avmm_inst|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst                   ;
;             -- Location                                                               ; HSSIAVMMIF_1D5P                                                                                             ;
;         -- Advanced Parameters                                                        ;                                                                                                             ;
;                                                                                       ;                                                                                                             ;
; DUT|u_xcvr_atx_pll_10g|xcvr_atx_pll_a10_0|a10_xcvr_atx_pll_inst|twentynm_atx_pll_inst ;                                                                                                             ;
;     -- HSSI PMA LC REFCLK SELECT MUX                                                  ;                                                                                                             ;
;         -- Basic Parameters                                                           ;                                                                                                             ;
;             -- Name                                                                   ; DUT|u_xcvr_atx_pll_10g|xcvr_atx_pll_a10_0|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_lc_refclk_select_mux_inst ;
;             -- Location                                                               ; HSSIPMALCREFCLKSELECTMUX_1DB                                                                                ;
;         -- Advanced Parameters                                                        ;                                                                                                             ;
;     -- ATX PLL                                                                        ;                                                                                                             ;
;         -- Basic Parameters                                                           ;                                                                                                             ;
;             -- Name                                                                   ; DUT|u_xcvr_atx_pll_10g|xcvr_atx_pll_a10_0|a10_xcvr_atx_pll_inst|twentynm_atx_pll_inst                       ;
;             -- Location                                                               ; HSSIPMALCPLL_1DB                                                                                            ;
;             -- bw_sel                                                                 ; medium                                                                                                      ;
;             -- datarate                                                               ; 10312500000 bps                                                                                             ;
;             -- output_clock_frequency                                                 ; 5156250000 Hz                                                                                               ;
;             -- prot_mode                                                              ; basic_tx                                                                                                    ;
;             -- reference_clock_frequency                                              ; 644531250 Hz                                                                                                ;
;             -- vco_freq                                                               ; 10312500000 Hz                                                                                              ;
;             -- f_max_vco_fractional                                                   ; 0 ps                                                                                                        ;
;             -- f_max_pfd_fractional                                                   ; 0 ps                                                                                                        ;
;             -- analog_mode                                                            ; user_custom                                                                                                 ;
;             -- is_otn                                                                 ; false                                                                                                       ;
;             -- is_sdi                                                                 ; false                                                                                                       ;
;         -- Advanced Parameters                                                        ;                                                                                                             ;
;             -- cp_compensation_enable                                                 ; true                                                                                                        ;
;             -- bonding                                                                ; pll_bonding                                                                                                 ;
;             -- fb_select                                                              ; direct_fb                                                                                                   ;
;             -- dsm_mode                                                               ; dsm_mode_integer                                                                                            ;
;             -- dsm_fractional_division                                                ; 1                                                                                                           ;
;             -- iqclk_mux_sel                                                          ; iqtxrxclk0                                                                                                  ;
;             -- l_counter                                                              ; 2                                                                                                           ;
;             -- m_counter                                                              ; 16                                                                                                          ;
;             -- ref_clk_div                                                            ; 2                                                                                                           ;
;             -- primary_use                                                            ; hssi_x1                                                                                                     ;
;             -- fpll_refclk_selection                                                  ; select_vco_output                                                                                           ;
;             -- lc_to_fpll_l_counter_scratch                                           ; 1                                                                                                           ;
;             -- lc_to_fpll_l_counter                                                   ; lcounter_setting0                                                                                           ;
;             -- pfd_delay_compensation                                                 ; normal_delay                                                                                                ;
;             -- xcpvco_xchgpmplf_cp_current_boost                                      ; normal_setting                                                                                              ;
;             -- f_max_lcnt_fpll_cascading                                              ; 1                                                                                                           ;
;             -- pfd_pulse_width                                                        ; pulse_width_setting0                                                                                        ;
;     -- HSSI AVMM IF                                                                   ;                                                                                                             ;
;         -- Basic Parameters                                                           ;                                                                                                             ;
;             -- Name                                                                   ; DUT|u_xcvr_atx_pll_10g|xcvr_atx_pll_a10_0|a10_xcvr_avmm_inst|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst  ;
;             -- Location                                                               ; HSSIAVMMIF_1D1P                                                                                             ;
;         -- Advanced Parameters                                                        ;                                                                                                             ;
;                                                                                       ;                                                                                                             ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL0                               ;                                                                                                             ;
;     -- HSSI PMA CDR REFCLK SELECT MUX                                                 ;                                                                                                             ;
;         -- Basic Parameters                                                           ;                                                                                                             ;
;             -- Name                                                                   ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX0                                       ;
;             -- Location                                                               ; HSSIPMACDRREFCLKSELECTMUX_1C0                                                                               ;
;         -- Advanced Parameters                                                        ;                                                                                                             ;
;     -- CMU/CDR PLL                                                                    ;                                                                                                             ;
;         -- Basic Parameters                                                           ;                                                                                                             ;
;             -- Name                                                                   ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL0                                                     ;
;             -- Location                                                               ; HSSIPMACDRPLL_1C0                                                                                           ;
;             -- datarate                                                               ; 1.0 ms                                                                                                      ;
;             -- output_clock_frequency                                                 ; 2.0 ms                                                                                                      ;
;             -- reference_clock_frequency                                              ; 100.0 us                                                                                                    ;
;             -- vco_freq                                                               ; 8.0 ms                                                                                                      ;
;             -- bw_sel                                                                 ; low                                                                                                         ;
;             -- loopback_mode                                                          ; loopback_recovered_data                                                                                     ;
;             -- m_counter                                                              ; 20                                                                                                          ;
;             -- n_counter                                                              ; 1                                                                                                           ;
;             -- pd_l_counter                                                           ; 16                                                                                                          ;
;             -- pfd_l_counter                                                          ; 4                                                                                                           ;
;             -- analog_mode                                                            ; user_custom                                                                                                 ;
;         -- Advanced Parameters                                                        ;                                                                                                             ;
;             -- prot_mode                                                              ; basic_rx                                                                                                    ;
;             -- pcie_gen                                                               ; non_pcie                                                                                                    ;
;                                                                                       ;                                                                                                             ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL1                               ;                                                                                                             ;
;     -- HSSI PMA CDR REFCLK SELECT MUX                                                 ;                                                                                                             ;
;         -- Basic Parameters                                                           ;                                                                                                             ;
;             -- Name                                                                   ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX1                                       ;
;             -- Location                                                               ; HSSIPMACDRREFCLKSELECTMUX_1C1                                                                               ;
;         -- Advanced Parameters                                                        ;                                                                                                             ;
;     -- CMU/CDR PLL                                                                    ;                                                                                                             ;
;         -- Basic Parameters                                                           ;                                                                                                             ;
;             -- Name                                                                   ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL1                                                     ;
;             -- Location                                                               ; HSSIPMACDRPLL_1C1                                                                                           ;
;             -- datarate                                                               ; 1.0 ms                                                                                                      ;
;             -- output_clock_frequency                                                 ; 2.0 ms                                                                                                      ;
;             -- reference_clock_frequency                                              ; 100.0 us                                                                                                    ;
;             -- vco_freq                                                               ; 8.0 ms                                                                                                      ;
;             -- bw_sel                                                                 ; low                                                                                                         ;
;             -- loopback_mode                                                          ; loopback_recovered_data                                                                                     ;
;             -- m_counter                                                              ; 20                                                                                                          ;
;             -- n_counter                                                              ; 1                                                                                                           ;
;             -- pd_l_counter                                                           ; 16                                                                                                          ;
;             -- pfd_l_counter                                                          ; 4                                                                                                           ;
;             -- analog_mode                                                            ; user_custom                                                                                                 ;
;         -- Advanced Parameters                                                        ;                                                                                                             ;
;             -- prot_mode                                                              ; basic_rx                                                                                                    ;
;             -- pcie_gen                                                               ; non_pcie                                                                                                    ;
;                                                                                       ;                                                                                                             ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL2                               ;                                                                                                             ;
;     -- HSSI PMA CDR REFCLK SELECT MUX                                                 ;                                                                                                             ;
;         -- Basic Parameters                                                           ;                                                                                                             ;
;             -- Name                                                                   ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX2                                       ;
;             -- Location                                                               ; HSSIPMACDRREFCLKSELECTMUX_1C2                                                                               ;
;         -- Advanced Parameters                                                        ;                                                                                                             ;
;     -- CMU/CDR PLL                                                                    ;                                                                                                             ;
;         -- Basic Parameters                                                           ;                                                                                                             ;
;             -- Name                                                                   ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL2                                                     ;
;             -- Location                                                               ; HSSIPMACDRPLL_1C2                                                                                           ;
;             -- datarate                                                               ; 1.0 ms                                                                                                      ;
;             -- output_clock_frequency                                                 ; 2.0 ms                                                                                                      ;
;             -- reference_clock_frequency                                              ; 100.0 us                                                                                                    ;
;             -- vco_freq                                                               ; 8.0 ms                                                                                                      ;
;             -- bw_sel                                                                 ; low                                                                                                         ;
;             -- loopback_mode                                                          ; loopback_recovered_data                                                                                     ;
;             -- m_counter                                                              ; 20                                                                                                          ;
;             -- n_counter                                                              ; 1                                                                                                           ;
;             -- pd_l_counter                                                           ; 16                                                                                                          ;
;             -- pfd_l_counter                                                          ; 4                                                                                                           ;
;             -- analog_mode                                                            ; user_custom                                                                                                 ;
;         -- Advanced Parameters                                                        ;                                                                                                             ;
;             -- prot_mode                                                              ; basic_rx                                                                                                    ;
;             -- pcie_gen                                                               ; non_pcie                                                                                                    ;
;                                                                                       ;                                                                                                             ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL3                               ;                                                                                                             ;
;     -- HSSI PMA CDR REFCLK SELECT MUX                                                 ;                                                                                                             ;
;         -- Basic Parameters                                                           ;                                                                                                             ;
;             -- Name                                                                   ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX3                                       ;
;             -- Location                                                               ; HSSIPMACDRREFCLKSELECTMUX_1C3                                                                               ;
;         -- Advanced Parameters                                                        ;                                                                                                             ;
;     -- CMU/CDR PLL                                                                    ;                                                                                                             ;
;         -- Basic Parameters                                                           ;                                                                                                             ;
;             -- Name                                                                   ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL3                                                     ;
;             -- Location                                                               ; HSSIPMACDRPLL_1C3                                                                                           ;
;             -- datarate                                                               ; 1.0 ms                                                                                                      ;
;             -- output_clock_frequency                                                 ; 2.0 ms                                                                                                      ;
;             -- reference_clock_frequency                                              ; 100.0 us                                                                                                    ;
;             -- vco_freq                                                               ; 8.0 ms                                                                                                      ;
;             -- bw_sel                                                                 ; low                                                                                                         ;
;             -- loopback_mode                                                          ; loopback_recovered_data                                                                                     ;
;             -- m_counter                                                              ; 20                                                                                                          ;
;             -- n_counter                                                              ; 1                                                                                                           ;
;             -- pd_l_counter                                                           ; 16                                                                                                          ;
;             -- pfd_l_counter                                                          ; 4                                                                                                           ;
;             -- analog_mode                                                            ; user_custom                                                                                                 ;
;         -- Advanced Parameters                                                        ;                                                                                                             ;
;             -- prot_mode                                                              ; basic_rx                                                                                                    ;
;             -- pcie_gen                                                               ; non_pcie                                                                                                    ;
;                                                                                       ;                                                                                                             ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL4                               ;                                                                                                             ;
;     -- HSSI PMA CDR REFCLK SELECT MUX                                                 ;                                                                                                             ;
;         -- Basic Parameters                                                           ;                                                                                                             ;
;             -- Name                                                                   ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX4                                       ;
;             -- Location                                                               ; HSSIPMACDRREFCLKSELECTMUX_1C4                                                                               ;
;         -- Advanced Parameters                                                        ;                                                                                                             ;
;     -- CMU/CDR PLL                                                                    ;                                                                                                             ;
;         -- Basic Parameters                                                           ;                                                                                                             ;
;             -- Name                                                                   ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL4                                                     ;
;             -- Location                                                               ; HSSIPMACDRPLL_1C4                                                                                           ;
;             -- datarate                                                               ; 1.0 ms                                                                                                      ;
;             -- output_clock_frequency                                                 ; 2.0 ms                                                                                                      ;
;             -- reference_clock_frequency                                              ; 100.0 us                                                                                                    ;
;             -- vco_freq                                                               ; 8.0 ms                                                                                                      ;
;             -- bw_sel                                                                 ; low                                                                                                         ;
;             -- loopback_mode                                                          ; loopback_recovered_data                                                                                     ;
;             -- m_counter                                                              ; 20                                                                                                          ;
;             -- n_counter                                                              ; 1                                                                                                           ;
;             -- pd_l_counter                                                           ; 16                                                                                                          ;
;             -- pfd_l_counter                                                          ; 4                                                                                                           ;
;             -- analog_mode                                                            ; user_custom                                                                                                 ;
;         -- Advanced Parameters                                                        ;                                                                                                             ;
;             -- prot_mode                                                              ; basic_rx                                                                                                    ;
;             -- pcie_gen                                                               ; non_pcie                                                                                                    ;
;                                                                                       ;                                                                                                             ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL5                               ;                                                                                                             ;
;     -- HSSI PMA CDR REFCLK SELECT MUX                                                 ;                                                                                                             ;
;         -- Basic Parameters                                                           ;                                                                                                             ;
;             -- Name                                                                   ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX5                                       ;
;             -- Location                                                               ; HSSIPMACDRREFCLKSELECTMUX_1C5                                                                               ;
;         -- Advanced Parameters                                                        ;                                                                                                             ;
;     -- CMU/CDR PLL                                                                    ;                                                                                                             ;
;         -- Basic Parameters                                                           ;                                                                                                             ;
;             -- Name                                                                   ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL5                                                     ;
;             -- Location                                                               ; HSSIPMACDRPLL_1C5                                                                                           ;
;             -- datarate                                                               ; 1.0 ms                                                                                                      ;
;             -- output_clock_frequency                                                 ; 2.0 ms                                                                                                      ;
;             -- reference_clock_frequency                                              ; 100.0 us                                                                                                    ;
;             -- vco_freq                                                               ; 8.0 ms                                                                                                      ;
;             -- bw_sel                                                                 ; low                                                                                                         ;
;             -- loopback_mode                                                          ; loopback_recovered_data                                                                                     ;
;             -- m_counter                                                              ; 20                                                                                                          ;
;             -- n_counter                                                              ; 1                                                                                                           ;
;             -- pd_l_counter                                                           ; 16                                                                                                          ;
;             -- pfd_l_counter                                                          ; 4                                                                                                           ;
;             -- analog_mode                                                            ; user_custom                                                                                                 ;
;         -- Advanced Parameters                                                        ;                                                                                                             ;
;             -- prot_mode                                                              ; basic_rx                                                                                                    ;
;             -- pcie_gen                                                               ; non_pcie                                                                                                    ;
;                                                                                       ;                                                                                                             ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL6                               ;                                                                                                             ;
;     -- HSSI PMA CDR REFCLK SELECT MUX                                                 ;                                                                                                             ;
;         -- Basic Parameters                                                           ;                                                                                                             ;
;             -- Name                                                                   ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX6                                       ;
;             -- Location                                                               ; HSSIPMACDRREFCLKSELECTMUX_1D0                                                                               ;
;         -- Advanced Parameters                                                        ;                                                                                                             ;
;     -- CMU/CDR PLL                                                                    ;                                                                                                             ;
;         -- Basic Parameters                                                           ;                                                                                                             ;
;             -- Name                                                                   ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL6                                                     ;
;             -- Location                                                               ; HSSIPMACDRPLL_1D0                                                                                           ;
;             -- datarate                                                               ; 1.0 ms                                                                                                      ;
;             -- output_clock_frequency                                                 ; 2.0 ms                                                                                                      ;
;             -- reference_clock_frequency                                              ; 100.0 us                                                                                                    ;
;             -- vco_freq                                                               ; 8.0 ms                                                                                                      ;
;             -- bw_sel                                                                 ; low                                                                                                         ;
;             -- loopback_mode                                                          ; loopback_recovered_data                                                                                     ;
;             -- m_counter                                                              ; 20                                                                                                          ;
;             -- n_counter                                                              ; 1                                                                                                           ;
;             -- pd_l_counter                                                           ; 16                                                                                                          ;
;             -- pfd_l_counter                                                          ; 4                                                                                                           ;
;             -- analog_mode                                                            ; user_custom                                                                                                 ;
;         -- Advanced Parameters                                                        ;                                                                                                             ;
;             -- prot_mode                                                              ; basic_rx                                                                                                    ;
;             -- pcie_gen                                                               ; non_pcie                                                                                                    ;
;                                                                                       ;                                                                                                             ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL7                               ;                                                                                                             ;
;     -- HSSI PMA CDR REFCLK SELECT MUX                                                 ;                                                                                                             ;
;         -- Basic Parameters                                                           ;                                                                                                             ;
;             -- Name                                                                   ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX7                                       ;
;             -- Location                                                               ; HSSIPMACDRREFCLKSELECTMUX_1D1                                                                               ;
;         -- Advanced Parameters                                                        ;                                                                                                             ;
;     -- CMU/CDR PLL                                                                    ;                                                                                                             ;
;         -- Basic Parameters                                                           ;                                                                                                             ;
;             -- Name                                                                   ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL7                                                     ;
;             -- Location                                                               ; HSSIPMACDRPLL_1D1                                                                                           ;
;             -- datarate                                                               ; 1.0 ms                                                                                                      ;
;             -- output_clock_frequency                                                 ; 2.0 ms                                                                                                      ;
;             -- reference_clock_frequency                                              ; 100.0 us                                                                                                    ;
;             -- vco_freq                                                               ; 8.0 ms                                                                                                      ;
;             -- bw_sel                                                                 ; low                                                                                                         ;
;             -- loopback_mode                                                          ; loopback_recovered_data                                                                                     ;
;             -- m_counter                                                              ; 20                                                                                                          ;
;             -- n_counter                                                              ; 1                                                                                                           ;
;             -- pd_l_counter                                                           ; 16                                                                                                          ;
;             -- pfd_l_counter                                                          ; 4                                                                                                           ;
;             -- analog_mode                                                            ; user_custom                                                                                                 ;
;         -- Advanced Parameters                                                        ;                                                                                                             ;
;             -- prot_mode                                                              ; basic_rx                                                                                                    ;
;             -- pcie_gen                                                               ; non_pcie                                                                                                    ;
;                                                                                       ;                                                                                                             ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL8                               ;                                                                                                             ;
;     -- HSSI PMA CDR REFCLK SELECT MUX                                                 ;                                                                                                             ;
;         -- Basic Parameters                                                           ;                                                                                                             ;
;             -- Name                                                                   ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX8                                       ;
;             -- Location                                                               ; HSSIPMACDRREFCLKSELECTMUX_1D2                                                                               ;
;         -- Advanced Parameters                                                        ;                                                                                                             ;
;     -- CMU/CDR PLL                                                                    ;                                                                                                             ;
;         -- Basic Parameters                                                           ;                                                                                                             ;
;             -- Name                                                                   ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL8                                                     ;
;             -- Location                                                               ; HSSIPMACDRPLL_1D2                                                                                           ;
;             -- datarate                                                               ; 1.0 ms                                                                                                      ;
;             -- output_clock_frequency                                                 ; 2.0 ms                                                                                                      ;
;             -- reference_clock_frequency                                              ; 100.0 us                                                                                                    ;
;             -- vco_freq                                                               ; 8.0 ms                                                                                                      ;
;             -- bw_sel                                                                 ; low                                                                                                         ;
;             -- loopback_mode                                                          ; loopback_recovered_data                                                                                     ;
;             -- m_counter                                                              ; 20                                                                                                          ;
;             -- n_counter                                                              ; 1                                                                                                           ;
;             -- pd_l_counter                                                           ; 16                                                                                                          ;
;             -- pfd_l_counter                                                          ; 4                                                                                                           ;
;             -- analog_mode                                                            ; user_custom                                                                                                 ;
;         -- Advanced Parameters                                                        ;                                                                                                             ;
;             -- prot_mode                                                              ; basic_rx                                                                                                    ;
;             -- pcie_gen                                                               ; non_pcie                                                                                                    ;
;                                                                                       ;                                                                                                             ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL9                               ;                                                                                                             ;
;     -- HSSI PMA CDR REFCLK SELECT MUX                                                 ;                                                                                                             ;
;         -- Basic Parameters                                                           ;                                                                                                             ;
;             -- Name                                                                   ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX9                                       ;
;             -- Location                                                               ; HSSIPMACDRREFCLKSELECTMUX_1D5                                                                               ;
;         -- Advanced Parameters                                                        ;                                                                                                             ;
;     -- CMU/CDR PLL                                                                    ;                                                                                                             ;
;         -- Basic Parameters                                                           ;                                                                                                             ;
;             -- Name                                                                   ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL9                                                     ;
;             -- Location                                                               ; HSSIPMACDRPLL_1D5                                                                                           ;
;             -- datarate                                                               ; 1.0 ms                                                                                                      ;
;             -- output_clock_frequency                                                 ; 2.0 ms                                                                                                      ;
;             -- reference_clock_frequency                                              ; 100.0 us                                                                                                    ;
;             -- vco_freq                                                               ; 8.0 ms                                                                                                      ;
;             -- bw_sel                                                                 ; low                                                                                                         ;
;             -- loopback_mode                                                          ; loopback_recovered_data                                                                                     ;
;             -- m_counter                                                              ; 20                                                                                                          ;
;             -- n_counter                                                              ; 1                                                                                                           ;
;             -- pd_l_counter                                                           ; 16                                                                                                          ;
;             -- pfd_l_counter                                                          ; 4                                                                                                           ;
;             -- analog_mode                                                            ; user_custom                                                                                                 ;
;         -- Advanced Parameters                                                        ;                                                                                                             ;
;             -- prot_mode                                                              ; basic_rx                                                                                                    ;
;             -- pcie_gen                                                               ; non_pcie                                                                                                    ;
;                                                                                       ;                                                                                                             ;
+---------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+---------------------------------------+----------------------+
; Name                                                                                                                                                                                                                                     ; Location                  ; Fan-Out ; Usage                                 ; Global Resource Used ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+---------------------------------------+----------------------+
; DUT|CHANNEL_GEN[0].u_channel|address_decoder_ch|mm_interconnect_0|master_avalon_universal_master_0_limiter|pending_response_count[1]~0                                                                                                   ; Unassigned                ; 2       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|address_decoder_ch|mm_interconnect_0|master_avalon_universal_master_0_limiter|save_dest_id~0                                                                                                                ; Unassigned                ; 5       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|address_decoder_ch|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                  ; Unassigned                ; 87      ; Async. clear                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|take_in_data                                                                                        ; Unassigned                ; 11      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|take_in_data                                                                                        ; Unassigned                ; 34      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|take_in_data                                                                                        ; Unassigned                ; 11      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|take_in_data                                                                                        ; Unassigned                ; 34      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|cnt_wren_reg_p1                                                                                                             ; Unassigned                ; 72      ; Clock enable, Write enable            ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|csr_address_reg[0]                                                                                                          ; Unassigned                ; 33      ; Sync. load                            ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|csr_read_reg                                                                                                                ; Unassigned                ; 33      ; Sync. clear                           ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsOctets_lsb[13]~0                                                                                                  ; Unassigned                ; 28      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|msb_reg[31]~0                                                                                                               ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK_lsb[7]~0                                                                                                           ; Unassigned                ; 28      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|rst_cnt[0]~0                                                                                                                ; Unassigned                ; 5       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|state.STM_TYPE_RST_CNT                                                                                                      ; Unassigned                ; 46      ; Sync. clear                           ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|sw_reset                                                                                                                    ; Unassigned                ; 304     ; Sync. clear                           ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|undersizeframe_cnt[1]~1                                                                                                     ; Unassigned                ; 2       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|cnt_wren_reg_p1                                                                                                             ; Unassigned                ; 72      ; Clock enable, Write enable            ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|csr_address_reg[0]                                                                                                          ; Unassigned                ; 33      ; Sync. load                            ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|csr_read_reg                                                                                                                ; Unassigned                ; 33      ; Sync. clear                           ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsOctets_lsb[11]~0                                                                                                  ; Unassigned                ; 28      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|msb_reg[31]~0                                                                                                               ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK_lsb[26]~0                                                                                                          ; Unassigned                ; 28      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|rst_cnt[3]~0                                                                                                                ; Unassigned                ; 5       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|state.STM_TYPE_RST_CNT                                                                                                      ; Unassigned                ; 46      ; Sync. clear                           ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|sw_reset                                                                                                                    ; Unassigned                ; 304     ; Sync. clear                           ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|undersizeframe_cnt[1]~1                                                                                                     ; Unassigned                ; 2       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|alt_em10g32_creg_map_inst|i406~0                                                                                                                       ; Unassigned                ; 2       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|alt_em10g32_creg_map_inst|pri_macaddr_bit31to0[30]~0                                                                                                   ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|alt_em10g32_creg_map_inst|pri_macaddr_bit47to32[15]~0                                                                                                  ; Unassigned                ; 16      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|alt_em10g32_creg_map_inst|rx_allucast_en~0                                                                                                             ; Unassigned                ; 9       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|alt_em10g32_creg_map_inst|rx_crcpad_rem[1]~0                                                                                                           ; Unassigned                ; 2       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|alt_em10g32_creg_map_inst|rx_max_datafrmlen[15]~0                                                                                                      ; Unassigned                ; 16      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|alt_em10g32_creg_map_inst|rx_supp_macaddr_bit31to0_0[31]~0                                                                                             ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|alt_em10g32_creg_map_inst|rx_supp_macaddr_bit31to0_1[31]~0                                                                                             ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|alt_em10g32_creg_map_inst|rx_supp_macaddr_bit31to0_2[31]~0                                                                                             ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|alt_em10g32_creg_map_inst|rx_supp_macaddr_bit31to0_3[31]~0                                                                                             ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|alt_em10g32_creg_map_inst|rx_supp_macaddr_bit47to32_0[15]~0                                                                                            ; Unassigned                ; 16      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|alt_em10g32_creg_map_inst|rx_supp_macaddr_bit47to32_1[15]~0                                                                                            ; Unassigned                ; 16      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|alt_em10g32_creg_map_inst|rx_supp_macaddr_bit47to32_2[15]~0                                                                                            ; Unassigned                ; 16      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|alt_em10g32_creg_map_inst|rx_supp_macaddr_bit47to32_3[15]~0                                                                                            ; Unassigned                ; 16      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|alt_em10g32_creg_map_inst|tx_adptdcff_rdwtrmrk_dis~0                                                                                                   ; Unassigned                ; 7       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|alt_em10g32_creg_map_inst|tx_data_path_reset~0                                                                                                         ; Unassigned                ; 2       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|alt_em10g32_creg_map_inst|tx_max_datafrmlen[15]~0                                                                                                      ; Unassigned                ; 16      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|alt_em10g32_creg_map_inst|tx_pausefrm_en~0                                                                                                             ; Unassigned                ; 3       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|alt_em10g32_creg_map_inst|tx_pausefrm_pqt[15]~0                                                                                                        ; Unassigned                ; 16      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|alt_em10g32_creg_map_inst|tx_pausefrm_xoff_hqt[15]~0                                                                                                   ; Unassigned                ; 16      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|alt_em10g32_creg_map_inst|tx_pipg10g_dic[7]~0                                                                                                          ; Unassigned                ; 8       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|alt_em10g32_creg_map_inst|tx_pipg1g_fixed[7]~0                                                                                                         ; Unassigned                ; 8       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|alt_em10g32_creg_map_inst|tx_tsfr_en_n~0                                                                                                               ; Unassigned                ; 1       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|take_in_data                                                                                            ; Unassigned                ; 2       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|i1586                                                                                                                                                  ; Unassigned                ; 40      ; Clock enable, Sync. clear             ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|i1759                                                                                                                                                  ; Unassigned                ; 40      ; Clock enable, Sync. clear             ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|i876                                                                                                                                                   ; Unassigned                ; 40      ; Clock enable, Sync. clear             ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|pulse_rx_pkt_ovrflw_errcnt_counter[31]~0                                                                                                               ; Unassigned                ; 36      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|pulse_rx_pkt_ovrflw_etherstatsdropevents_counter[34]~0                                                                                                 ; Unassigned                ; 36      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|pulse_tx_udf_errcnt_counter[13]~0                                                                                                                      ; Unassigned                ; 36      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|reg_map_avs_read~1                                                                                                                                     ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_link_fault_status_tx_clk[0]~0                                                                                                                                     ; Unassigned                ; 2       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|crc32_inst|crc2[1]~0                                                                                                                             ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|crc32_inst|mty1[0]~0                                                                                                                             ; Unassigned                ; 2       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|crc32_inst|mty4[1]~0                                                                                                                             ; Unassigned                ; 19      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_control_inst|filter_crcpad_rem_inst|frm_pipeline_1|in_ready~0                                                                                ; Unassigned                ; 38      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_control_inst|filter_crcpad_rem_inst|frm_pipeline_2|data1[35]~0                                                                               ; Unassigned                ; 33      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_control_inst|filter_crcpad_rem_inst|frm_pipeline_2|in_ready~0                                                                                ; Unassigned                ; 6       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_control_inst|filter_crcpad_rem_inst|frm_pipeline_3|in_ready                                                                                  ; Unassigned                ; 45      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_control_inst|filter_crcpad_rem_inst|frm_pipeline_4|data1[31]~0                                                                               ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_control_inst|filter_crcpad_rem_inst|frm_pipeline_4|in_ready                                                                                  ; Unassigned                ; 6       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_control_inst|filter_crcpad_rem_inst|frm_pipeline_5|in_ready                                                                                  ; Unassigned                ; 38      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_control_inst|filter_crcpad_rem_inst|frm_pipeline_6|in_ready                                                                                  ; Unassigned                ; 38      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_control_inst|filter_crcpad_rem_inst|remaining_payload_p3[0]~5                                                                                ; Unassigned                ; 2       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_control_inst|filter_crcpad_rem_inst|remaining_payload_p3[5]~4                                                                                ; Unassigned                ; 14      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|bcast_addr_matched~0                                                                                                            ; Unassigned                ; 2       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|bytes_counter[13]~1                                                                                                             ; Unassigned                ; 14      ; Sync. clear                           ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|ctrl_type                                                                                                                       ; Unassigned                ; 23      ; Sync. load                            ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|ctrl_type~0                                                                                                                     ; Unassigned                ; 4       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|frm_drop_info_valid_p1~0                                                                                                        ; Unassigned                ; 19      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|length_type[3]~0                                                                                                                ; Unassigned                ; 26      ; Clock enable, Sync. clear             ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|length_type[3]~1                                                                                                                ; Unassigned                ; 16      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|length_type_reg[13]~0                                                                                                           ; Unassigned                ; 25      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|pfc_status_pause_quanta_0[7]~0                                                                                                  ; Unassigned                ; 16      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|valid_eop_p1                                                                                                                    ; Unassigned                ; 39      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|valid_eop_p2                                                                                                                    ; Unassigned                ; 6       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|i99                                                                                                                                              ; Unassigned                ; 131     ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|col_cnt_reg[1]~0                                                                                                          ; Unassigned                ; 7       ; Sync. clear                           ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|col_cnt_reg[1]~1                                                                                                          ; Unassigned                ; 7       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|i666~0                                                                                                                    ; Unassigned                ; 70      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|last_seq_type[1]~0                                                                                                        ; Unassigned                ; 2       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|rx_ethfrm_sop_10g                                                                                                         ; Unassigned                ; 140     ; Sync. clear                           ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|rx_ethfrm_valid_10g                                                                                                       ; Unassigned                ; 75      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|rx_link_fault_status_xgmii_rx_data[1]~0                                                                                   ; Unassigned                ; 2       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|seq_cnt_reg[2]~1                                                                                                          ; Unassigned                ; 2       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|seq_type[1]~0                                                                                                             ; Unassigned                ; 2       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|status_aligner_inst|rx_fd2align_rxstatus_valid_p5                                                                                                ; Unassigned                ; 25      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|xgmii_rx_rst_b_pipe1                                                                                                                             ; Unassigned                ; 295     ; Sync. clear, Sync. load               ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path_to_tx_path.clock_crosser_link_fault|in_ready                                                                                                                 ; Unassigned                ; 4       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path_to_tx_path.clock_crosser_pause_quanta|out_data_buffer[0]                                                                                                     ; Unassigned                ; 25      ; Sync. load                            ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path_to_tx_path.clock_crosser_pause_quanta|out_data_buffer[12]                                                                                                    ; Unassigned                ; 25      ; Sync. load                            ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path_to_tx_path.clock_crosser_pause_quanta|out_data_buffer[4]                                                                                                     ; Unassigned                ; 25      ; Sync. load                            ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path_to_tx_path.clock_crosser_pause_quanta|out_data_buffer[8]                                                                                                     ; Unassigned                ; 25      ; Sync. load                            ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path_to_tx_path.clock_crosser_pause_quanta|take_in_data~0                                                                                                         ; Unassigned                ; 18      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|crc2[7]~0                                                                                                                             ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|mty1[0]~0                                                                                                                             ; Unassigned                ; 2       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|mty2[0]~0                                                                                                                             ; Unassigned                ; 5       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|reduce_nor_12~0                                                                                                                       ; Unassigned                ; 32      ; Sync. load                            ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|data_frm_gen_inst|data_st_pl_inst|full0                                                                                                          ; Unassigned                ; 89      ; Clock enable, Sync. load              ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|data_frm_gen_inst|data_st_pl_inst|i255~1                                                                                                         ; Unassigned                ; 36      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|data_frm_gen_inst|hold_error[0]~1                                                                                                                ; Unassigned                ; 2       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|data_frm_gen_inst|tx_srcaddr_inserter|STCNT_SM_ps.ST4                                                                                            ; Unassigned                ; 34      ; Sync. load                            ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|data_frm_gen_inst|tx_srcaddr_inserter|pream_st_pl_inst|in_ready~0                                                                                ; Unassigned                ; 40      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_dec_pl_inst|full1                                                                                                                            ; Unassigned                ; 29      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_decoder_inst|bytes_counter[3]~1                                                                                                              ; Unassigned                ; 17      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_decoder_inst|bytes_counter[6]~0                                                                                                              ; Unassigned                ; 13      ; Sync. clear                           ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_decoder_inst|ctrl_type_and_pause_frm~0                                                                                                       ; Unassigned                ; 2       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_decoder_inst|length_type[1]~0                                                                                                                ; Unassigned                ; 21      ; Clock enable, Sync. clear             ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_decoder_inst|length_type[1]~1                                                                                                                ; Unassigned                ; 16      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_decoder_inst|length_type_reg[15]~0                                                                                                           ; Unassigned                ; 25      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_decoder_inst|pause_addr_matched~0                                                                                                            ; Unassigned                ; 2       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_decoder_inst|valid_eop_p1                                                                                                                    ; Unassigned                ; 35      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_decoder_inst|valid_eop_p3                                                                                                                    ; Unassigned                ; 22      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_muxer_inst|st_pl_inst|full0                                                                                                                  ; Unassigned                ; 86      ; Clock enable, Sync. load              ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_muxer_inst|st_pl_inst|i270~0                                                                                                                 ; Unassigned                ; 41      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|pause_frm_gen_inst|pause_st_pl_inst|in_ready                                                                                                     ; Unassigned                ; 53      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|pause_frm_gen_inst|st_pause_req_inst|holdoff_cnt[2]~0                                                                                            ; Unassigned                ; 20      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|pause_frm_gen_inst|st_pause_req_inst|xoff_req_pulse_i                                                                                            ; Unassigned                ; 21      ; Sync. load                            ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|i47~0                                                                                                                              ; Unassigned                ; 5       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|rs2crc_clken                                                                                                                       ; Unassigned                ; 194     ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|xgmii_rs_layer|PKT_10G_SM_ps[1]                                                                                                    ; Unassigned                ; 44      ; Sync. load                            ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|xgmii_rs_layer|buffer_inst|clock_crosser_gen[0].pream_st_pl_inst|full0                                                             ; Unassigned                ; 83      ; Clock enable, Sync. load              ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|xgmii_rs_layer|buffer_inst|clock_crosser_gen[0].pream_st_pl_inst|i88                                                               ; Unassigned                ; 38      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|xgmii_rs_layer|buffer_inst|clock_crosser_gen[1].pream_st_pl_inst|full0                                                             ; Unassigned                ; 83      ; Clock enable, Sync. load              ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|xgmii_rs_layer|buffer_inst|clock_crosser_gen[1].pream_st_pl_inst|i261~0                                                            ; Unassigned                ; 38      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|xgmii_rs_layer|buffer_inst|out_ch_select[0]                                                                                        ; Unassigned                ; 46      ; Sync. load                            ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|xgmii_rs_layer|counter_100m[4]~0                                                                                                   ; Unassigned                ; 7       ; Sync. clear                           ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|xgmii_rs_layer|counter_100m[4]~1                                                                                                   ; Unassigned                ; 7       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|xgmii_rs_layer|counter_10m[6]~0                                                                                                    ; Unassigned                ; 10      ; Sync. clear                           ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|xgmii_rs_layer|counter_10m[6]~1                                                                                                    ; Unassigned                ; 10      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|xgmii_rs_layer|counter_1g[0]~0                                                                                                     ; Unassigned                ; 4       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|xgmii_rs_layer|counter_2_5g[1]~0                                                                                                   ; Unassigned                ; 2       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|xgmii_rs_layer|eth_pkt_data_10g[31]~0                                                                                              ; Unassigned                ; 39      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|xgmii_rs_layer|hold_empty[0]~0                                                                                                     ; Unassigned                ; 2       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|xgmii_rs_layer|i175                                                                                                                ; Unassigned                ; 129     ; Sync. clear                           ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|xgmii_rs_layer|int_empty_holdreg[1]~0                                                                                              ; Unassigned                ; 2       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|xgmii_rs_layer|rs2top_eth_xgmii_valid                                                                                              ; Unassigned                ; 133     ; Clock enable, Sync. load              ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rst_n_pipe1                                                                                                                                      ; Unassigned                ; 212     ; Sync. clear, Sync. load               ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|pause_beat_src_data[19]~1                                                                              ; Unassigned                ; 13      ; Sync. clear                           ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|state[0]                                                                                                                    ; Unassigned                ; 36      ; Sync. clear                           ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|state[2]                                                                                                                    ; Unassigned                ; 36      ; Sync. load                            ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|timer_lsb[0]~0                                                                                                              ; Unassigned                ; 16      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|timer_msb[11]~0                                                                                                             ; Unassigned                ; 16      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|clk_rst_inst|csr_reset_synchronizer_inst|altera_reset_synchronizer_int_chain_out                                                                                                          ; Unassigned                ; 564     ; Async. clear                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|clk_rst_inst|csr_rst_rx_clk_reset_sync|altera_reset_synchronizer_int_chain_out                                                                                                            ; Unassigned                ; 230     ; Async. clear                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|clk_rst_inst|csr_rst_tx_clk_reset_sync|altera_reset_synchronizer_int_chain_out                                                                                                            ; Unassigned                ; 238     ; Async. clear                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|clk_rst_inst|rx_156_25_rst_sync_block.rx_156_25_reset_synchronizer_inst|altera_reset_synchronizer_int_chain_out                                                                           ; Unassigned                ; 178     ; Async. clear                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|clk_rst_inst|rx_reset_count_inst|reduce_or_0                                                                                                                                              ; Unassigned                ; 4       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|clk_rst_inst|rx_reset_count_inst|reset_synchronizer_inst|altera_reset_synchronizer_int_chain_out                                                                                          ; Unassigned                ; 7       ; Async. clear                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|clk_rst_inst|rx_reset_count_inst|rst_n_out                                                                                                                                                ; Unassigned                ; 22      ; Async. clear                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|clk_rst_inst|tx_156_25_rst_sync_block.tx_156_25_reset_synchronizer_inst|altera_reset_synchronizer_int_chain_out                                                                           ; Unassigned                ; 33      ; Async. clear                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|clk_rst_inst|tx_reset_count_inst|reduce_or_0                                                                                                                                              ; Unassigned                ; 4       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|clk_rst_inst|tx_reset_count_inst|reset_synchronizer_inst|altera_reset_synchronizer_int_chain_out                                                                                          ; Unassigned                ; 7       ; Async. clear                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|clk_rst_inst|tx_reset_count_inst|rst_n_out                                                                                                                                                ; Unassigned                ; 138     ; Async. clear, Sync. clear, Sync. load ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|endpoint_inst~0                                                                                                                                                                           ; Unassigned                ; 15      ; Async. clear                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|flop2_rx_rst_n_sync                                                                                                                                                                       ; Unassigned                ; 122     ; Async. clear                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|flop2_tx_rst_n_sync                                                                                                                                                                       ; Unassigned                ; 125     ; Async. clear                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|rx_rst_n_final                                                                                                                                                                            ; Unassigned                ; 5       ; Async. clear                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|i165~0                                                                                                                            ; Unassigned                ; 77      ; Clock enable, Write enable            ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|internal_out_ready                                                                                                                ; Unassigned                ; 81      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|i107                                                                                                                ; Unassigned                ; 48      ; Clock enable, Write enable            ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|internal_out_ready                                                                                                  ; Unassigned                ; 54      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|i155~2                                                                                                                            ; Unassigned                ; 75      ; Clock enable, Write enable            ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|internal_out_ready                                                                                                                ; Unassigned                ; 71      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|adapter|avalon_st_rx|Mux_11~0                                                                                                                                 ; Unassigned                ; 33      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|adapter|avalon_st_rx|a_valid                                                                                                                                  ; Unassigned                ; 14      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|adapter|avalon_st_rx|b_ready                                                                                                                                  ; Unassigned                ; 77      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|adapter|avalon_st_rx|in_ready                                                                                                                                 ; Unassigned                ; 55      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|adapter|avalon_st_rx|state[0]~0                                                                                                                               ; Unassigned                ; 103     ; Sync. clear, Sync. load               ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|adapter|avalon_st_tx|i168~1                                                                                                                                   ; Unassigned                ; 52      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|adapter|avalon_st_tx|in_ready~1                                                                                                                               ; Unassigned                ; 76      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|adapter|avalon_st_tx|state_register[0]                                                                                                                        ; Unassigned                ; 38      ; Sync. load                            ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|tx_rst_n_final                                                                                                                                                                            ; Unassigned                ; 5       ; Async. clear                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out                                                   ; HSSIRXPLDPCSINTERFACE_1D4 ; 746     ; Clock                                 ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out                                                   ; HSSITXPLDPCSINTERFACE_1D4 ; 281     ; Clock                                 ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1] ; Unassigned                ; 5       ; Async. clear                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|ability_zero~0                                                                                                                                         ; Unassigned                ; 23      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|ability_zero~1                                                                                                                                         ; Unassigned                ; 17      ; Sync. clear                           ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|an_ability_out[14]~0                                                                                                                                   ; Unassigned                ; 6       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|an_sync_cnt[17]~0                                                                                                                                      ; Unassigned                ; 20      ; Sync. clear                           ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|link_timer[4]~0                                                                                                                                        ; Unassigned                ; 20      ; Sync. clear                           ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|link_timer[4]~2                                                                                                                                        ; Unassigned                ; 20      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|lp_ability[1]~0                                                                                                                                        ; Unassigned                ; 16      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|rx_ability_match_reg[2]~0                                                                                                                              ; Unassigned                ; 15      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|rx_ability_reg[10]~0                                                                                                                                   ; Unassigned                ; 16      ; Sync. clear                           ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|tx_xgmii_clock_crosser|in_transfer_valid_posedge                                                                                                       ; Unassigned                ; 10      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|tx_xgmii_clock_crosser|out_data[36]~0                                                                                                                  ; Unassigned                ; 11      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr_an_clock_crosser|in_transfer_valid_posedge                                                                                                            ; Unassigned                ; 3       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr_an_clock_crosser|out_data[2]~0                                                                                                                        ; Unassigned                ; 3       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|alt_mge_phy_usxg32_creg_map_inst|an_link_timer[5]~0                                                                                                   ; Unassigned                ; 6       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|alt_mge_phy_usxg32_creg_map_inst|dev_ability_speed[2]~1                                                                                               ; Unassigned                ; 4       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|alt_mge_phy_usxg32_creg_map_inst|usxgmii_speed[2]~0                                                                                                   ; Unassigned                ; 6       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|clock_crosser_rx_clk_csr_dev_ability_speed|i4                                                                                                         ; Unassigned                ; 3       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|clock_crosser_rx_clk_csr_dev_ability_speed|out_valid_internal                                                                                         ; Unassigned                ; 4       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|clock_crosser_rx_clk_csr_usxgmii_an_link_timer|i4                                                                                                     ; Unassigned                ; 6       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|clock_crosser_rx_clk_csr_usxgmii_an_link_timer|out_valid_internal                                                                                     ; Unassigned                ; 7       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|clock_crosser_rx_clk_csr_usxgmii_an_restart_clr|out_valid_internal                                                                                    ; Unassigned                ; 2       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|clock_crosser_rx_clk_status_partner_ability|i4                                                                                                        ; Unassigned                ; 16      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|clock_crosser_rx_clk_status_partner_ability|out_valid_internal                                                                                        ; Unassigned                ; 16      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|reg_map_avs_read~0                                                                                                                                    ; Unassigned                ; 21      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|grx_rst_n__rx_pma_clk_sync0                                                                                                                               ; Unassigned                ; 73      ; Async. clear, Sync. clear             ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|operating_speed[1]~0                                                                                                                                      ; Unassigned                ; 2       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|derep|data_valid_out~0                                                                                                                                 ; Unassigned                ; 38      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|derep|rx_data_derep_cnt|cnt[9]~0                                                                                                                       ; Unassigned                ; 10      ; Sync. clear                           ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|derep|rx_data_derep_cnt|cnt[9]~1                                                                                                                       ; Unassigned                ; 10      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_cnt|i94~1                                                                                                                           ; Unassigned                ; 11      ; Sync. clear                           ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|dcfifo_componenet|auto_generated|rdaclr|dffe7a[0]                                                                   ; Unassigned                ; 82      ; Async. clear                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|dcfifo_componenet|auto_generated|rtl~22                                                                             ; Unassigned                ; 44      ; Clock enable, Write enable            ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|dcfifo_componenet|auto_generated|rtl~23                                                                             ; Unassigned                ; 48      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|dcfifo_componenet|auto_generated|wraclr|dffe7a[0]                                                                   ; Unassigned                ; 55      ; Async. clear                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|i6                                                                                                                  ; Unassigned                ; 4       ; Async. clear                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|rd_data[34]~0                                                                                                       ; Unassigned                ; 37      ; Sync. clear                           ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|rd_data[34]~1                                                                                                       ; Unassigned                ; 37      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|cur_data_in[36]                                                                                                                ; Unassigned                ; 42      ; Sync. clear                           ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|d_out[28]~0                                                                                                                    ; Unassigned                ; 69      ; Sync. clear                           ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|data_out_0[28]~0                                                                                                               ; Unassigned                ; 37      ; Sync. clear                           ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|data_out_0[28]~1                                                                                                               ; Unassigned                ; 38      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|data_valid_out_0                                                                                                               ; Unassigned                ; 119     ; Clock enable, Sync. load              ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|i732                                                                                                                           ; Unassigned                ; 1       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|nx0_data_valid_in                                                                                                              ; Unassigned                ; 41      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|rd_req_r2                                                                                                                      ; Unassigned                ; 38      ; Clock enable, Sync. clear             ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|wr_data[32]~0                                                                                                                  ; Unassigned                ; 36      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|width_adpt_64_to_32|Select_38~0                                                                                                                        ; Unassigned                ; 37      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|width_adpt_64_to_32|data_in_msb_r[31]~0                                                                                                                ; Unassigned                ; 37      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|width_adpt_64_to_32|data_out[13]~0                                                                                                                     ; Unassigned                ; 37      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|width_adpt_64_to_32|sm_state.STATE_LATCH_LSB                                                                                                           ; Unassigned                ; 39      ; Sync. load                            ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|data_mux|i64                                                                                                                                           ; Unassigned                ; 13      ; Sync. load                            ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|data_rep|tx_xgmii_data_in_dly1[6]~0                                                                                                                    ; Unassigned                ; 38      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|data_rep|tx_xgmii_data_out[30]~0                                                                                                                       ; Unassigned                ; 24      ; Sync. clear                           ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet|auto_generated|rdaclr|dffe7a[0]                                                                                   ; Unassigned                ; 118     ; Async. clear                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet|auto_generated|rtl~2                                                                                              ; Unassigned                ; 82      ; Clock enable, Write enable            ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet|auto_generated|rtl~3                                                                                              ; Unassigned                ; 82      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet|auto_generated|wraclr|dffe7a[0]                                                                                   ; Unassigned                ; 51      ; Async. clear                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|i5                                                                                                                                  ; Unassigned                ; 4       ; Async. clear                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|first_read                                                                                                                                     ; Unassigned                ; 6       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|i40~0                                                                                                                                          ; Unassigned                ; 3       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|rd_val                                                                                                                                         ; Unassigned                ; 76      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|csr|reduce_nor_1                                                                                                                                                                  ; Unassigned                ; 42      ; Sync. clear                           ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|endpoint_inst~0                                                                                                                                                                   ; Unassigned                ; 15      ; Async. clear                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|rst_sync|i10                                                                                                                                                                      ; Unassigned                ; 3       ; Async. clear                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|rst_sync|i5                                                                                                                                                                       ; Unassigned                ; 3       ; Async. clear                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|rst_sync|i6                                                                                                                                                                       ; Unassigned                ; 3       ; Async. clear                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|rst_sync|i8                                                                                                                                                                       ; Unassigned                ; 3       ; Async. clear                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|rst_sync|i9                                                                                                                                                                       ; Unassigned                ; 3       ; Async. clear                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|rst_sync|rsync__global_reset__csr_clk|alt_mge16_pcs_reset_synchronizer_chain_out                                                                                                  ; Unassigned                ; 74      ; Async. clear, Sync. clear             ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|rst_sync|rsync__grx_reset__csr_clk|alt_mge16_pcs_reset_synchronizer_chain_out                                                                                                     ; Unassigned                ; 41      ; Async. clear                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|rst_sync|rsync__gtx_reset__rx_pma_clk|alt_mge16_pcs_reset_synchronizer_chain_out                                                                                                  ; Unassigned                ; 347     ; Async. clear                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|rst_sync|rsync__gtx_reset__rx_xgmii_clk|alt_mge16_pcs_reset_synchronizer_chain_out                                                                                                ; Unassigned                ; 157     ; Async. clear                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|rst_sync|rsync__gtx_reset__tx_pma_clk|alt_mge16_pcs_reset_synchronizer_chain_out                                                                                                  ; Unassigned                ; 83      ; Async. clear                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|rst_sync|rsync__gtx_reset__tx_xgmii_clk|alt_mge16_pcs_reset_synchronizer_chain_out                                                                                                ; Unassigned                ; 194     ; Async. clear, Sync. clear, Sync. load ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|xcvr_reset_ctrl_ch|xcvr_reset_control_0|g_reset_sync.alt_xcvr_resync_reset|resync_chains[0].sync_r[1]                                                                                                       ; Unassigned                ; 76      ; Async. clear                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|xcvr_reset_ctrl_ch|xcvr_reset_control_0|g_rx.g_rx[0].g_rx.counter_rx_analogreset|i55                                                                                                                        ; Unassigned                ; 16      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|xcvr_reset_ctrl_ch|xcvr_reset_control_0|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|i41                                                                                                                       ; Unassigned                ; 11      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|xcvr_reset_ctrl_ch|xcvr_reset_control_0|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|r_reset                                                                                                                   ; Unassigned                ; 10      ; Async. clear                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|xcvr_reset_ctrl_ch|xcvr_reset_control_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[2].sync_r[1]                                                                                                     ; Unassigned                ; 17      ; Sync. clear                           ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|xcvr_reset_ctrl_ch|xcvr_reset_control_0|g_tx.g_tx[0].g_tx.counter_tx_analogreset|i55                                                                                                                        ; Unassigned                ; 16      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|xcvr_reset_ctrl_ch|xcvr_reset_control_0|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|i55                                                                                                                       ; Unassigned                ; 16      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|xcvr_reset_ctrl_ch|xcvr_reset_control_0|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset                                                                                                                   ; Unassigned                ; 7       ; Async. clear                          ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|xcvr_reset_ctrl_ch|xcvr_reset_control_0|g_tx.g_tx[0].g_tx.tx_or_pll_cal_busy_sync                                                                                                                           ; Unassigned                ; 14      ; Sync. clear                           ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|xcvr_reset_ctrl_ch|xcvr_reset_control_0|i25                                                                                                                                                                 ; Unassigned                ; 15      ; Sync. clear                           ;                      ;
; DUT|CHANNEL_GEN[0].u_channel|xcvr_reset_ctrl_ch|xcvr_reset_control_0|i34                                                                                                                                                                 ; Unassigned                ; 9       ; Sync. clear                           ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|address_decoder_ch|mm_interconnect_0|master_avalon_universal_master_0_limiter|pending_response_count[1]~0                                                                                                   ; Unassigned                ; 2       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|address_decoder_ch|mm_interconnect_0|master_avalon_universal_master_0_limiter|save_dest_id~0                                                                                                                ; Unassigned                ; 5       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|address_decoder_ch|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                  ; Unassigned                ; 87      ; Async. clear                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|take_in_data                                                                                        ; Unassigned                ; 11      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|take_in_data                                                                                        ; Unassigned                ; 34      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|take_in_data                                                                                        ; Unassigned                ; 11      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|take_in_data                                                                                        ; Unassigned                ; 34      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|cnt_wren_reg_p1                                                                                                             ; Unassigned                ; 72      ; Clock enable, Write enable            ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|csr_address_reg[0]                                                                                                          ; Unassigned                ; 33      ; Sync. load                            ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|csr_read_reg                                                                                                                ; Unassigned                ; 33      ; Sync. clear                           ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|etherStatsOctets_lsb[16]~0                                                                                                  ; Unassigned                ; 28      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|msb_reg[31]~0                                                                                                               ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|octetsOK_lsb[0]~0                                                                                                           ; Unassigned                ; 28      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|rst_cnt[0]~0                                                                                                                ; Unassigned                ; 5       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|state.STM_TYPE_RST_CNT                                                                                                      ; Unassigned                ; 46      ; Sync. clear                           ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|sw_reset                                                                                                                    ; Unassigned                ; 304     ; Sync. clear                           ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|undersizeframe_cnt[1]~1                                                                                                     ; Unassigned                ; 2       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|cnt_wren_reg_p1                                                                                                             ; Unassigned                ; 72      ; Clock enable, Write enable            ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|csr_address_reg[0]                                                                                                          ; Unassigned                ; 33      ; Sync. load                            ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|csr_read_reg                                                                                                                ; Unassigned                ; 33      ; Sync. clear                           ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|etherStatsOctets_lsb[20]~0                                                                                                  ; Unassigned                ; 28      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|msb_reg[31]~0                                                                                                               ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|octetsOK_lsb[26]~0                                                                                                          ; Unassigned                ; 28      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|rst_cnt[4]~0                                                                                                                ; Unassigned                ; 5       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|state.STM_TYPE_RST_CNT                                                                                                      ; Unassigned                ; 46      ; Sync. clear                           ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|sw_reset                                                                                                                    ; Unassigned                ; 304     ; Sync. clear                           ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|undersizeframe_cnt[1]~1                                                                                                     ; Unassigned                ; 2       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|alt_em10g32_creg_map_inst|i406~0                                                                                                                       ; Unassigned                ; 2       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|alt_em10g32_creg_map_inst|pri_macaddr_bit31to0[30]~0                                                                                                   ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|alt_em10g32_creg_map_inst|pri_macaddr_bit47to32[15]~0                                                                                                  ; Unassigned                ; 16      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|alt_em10g32_creg_map_inst|rx_allucast_en~0                                                                                                             ; Unassigned                ; 9       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|alt_em10g32_creg_map_inst|rx_crc_chk~0                                                                                                                 ; Unassigned                ; 1       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|alt_em10g32_creg_map_inst|rx_crcpad_rem[1]~0                                                                                                           ; Unassigned                ; 2       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|alt_em10g32_creg_map_inst|rx_max_datafrmlen[15]~0                                                                                                      ; Unassigned                ; 16      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|alt_em10g32_creg_map_inst|rx_supp_macaddr_bit31to0_0[31]~0                                                                                             ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|alt_em10g32_creg_map_inst|rx_supp_macaddr_bit31to0_1[31]~0                                                                                             ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|alt_em10g32_creg_map_inst|rx_supp_macaddr_bit31to0_2[31]~0                                                                                             ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|alt_em10g32_creg_map_inst|rx_supp_macaddr_bit31to0_3[31]~0                                                                                             ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|alt_em10g32_creg_map_inst|rx_supp_macaddr_bit47to32_0[15]~0                                                                                            ; Unassigned                ; 16      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|alt_em10g32_creg_map_inst|rx_supp_macaddr_bit47to32_1[15]~0                                                                                            ; Unassigned                ; 16      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|alt_em10g32_creg_map_inst|rx_supp_macaddr_bit47to32_2[15]~0                                                                                            ; Unassigned                ; 16      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|alt_em10g32_creg_map_inst|rx_supp_macaddr_bit47to32_3[15]~0                                                                                            ; Unassigned                ; 16      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|alt_em10g32_creg_map_inst|rx_tsfr_en_n~0                                                                                                               ; Unassigned                ; 1       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|alt_em10g32_creg_map_inst|tx_adptdcff_rdwtrmrk_dis~0                                                                                                   ; Unassigned                ; 7       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|alt_em10g32_creg_map_inst|tx_data_path_reset~0                                                                                                         ; Unassigned                ; 2       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|alt_em10g32_creg_map_inst|tx_max_datafrmlen[15]~0                                                                                                      ; Unassigned                ; 16      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|alt_em10g32_creg_map_inst|tx_pausefrm_en~0                                                                                                             ; Unassigned                ; 3       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|alt_em10g32_creg_map_inst|tx_pausefrm_pqt[15]~0                                                                                                        ; Unassigned                ; 16      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|alt_em10g32_creg_map_inst|tx_pausefrm_xoff_hqt[15]~0                                                                                                   ; Unassigned                ; 16      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|alt_em10g32_creg_map_inst|tx_pipg10g_dic[7]~0                                                                                                          ; Unassigned                ; 8       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|alt_em10g32_creg_map_inst|tx_pipg1g_fixed[7]~0                                                                                                         ; Unassigned                ; 8       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|alt_em10g32_creg_map_inst|tx_tsfr_en_n~0                                                                                                               ; Unassigned                ; 1       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|take_in_data                                                                                            ; Unassigned                ; 2       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|i1586                                                                                                                                                  ; Unassigned                ; 40      ; Clock enable, Sync. clear             ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|i1759                                                                                                                                                  ; Unassigned                ; 40      ; Clock enable, Sync. clear             ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|i876                                                                                                                                                   ; Unassigned                ; 40      ; Clock enable, Sync. clear             ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|pulse_rx_pkt_ovrflw_errcnt_counter[23]~0                                                                                                               ; Unassigned                ; 36      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|pulse_rx_pkt_ovrflw_etherstatsdropevents_counter[18]~0                                                                                                 ; Unassigned                ; 36      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|pulse_tx_udf_errcnt_counter[29]~0                                                                                                                      ; Unassigned                ; 36      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|reg_map_avs_read~1                                                                                                                                     ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_link_fault_status_tx_clk[0]~0                                                                                                                                     ; Unassigned                ; 2       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|crc32_inst|crc2[12]~0                                                                                                                            ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|crc32_inst|mty1[0]~0                                                                                                                             ; Unassigned                ; 2       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|crc32_inst|mty3[1]~0                                                                                                                             ; Unassigned                ; 19      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_control_inst|filter_crcpad_rem_inst|frm_pipeline_1|in_ready~0                                                                                ; Unassigned                ; 38      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_control_inst|filter_crcpad_rem_inst|frm_pipeline_2|data1[35]~0                                                                               ; Unassigned                ; 33      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_control_inst|filter_crcpad_rem_inst|frm_pipeline_2|in_ready~0                                                                                ; Unassigned                ; 6       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_control_inst|filter_crcpad_rem_inst|frm_pipeline_3|in_ready                                                                                  ; Unassigned                ; 45      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_control_inst|filter_crcpad_rem_inst|frm_pipeline_4|data1[31]~0                                                                               ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_control_inst|filter_crcpad_rem_inst|frm_pipeline_4|in_ready                                                                                  ; Unassigned                ; 6       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_control_inst|filter_crcpad_rem_inst|frm_pipeline_5|in_ready                                                                                  ; Unassigned                ; 38      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_control_inst|filter_crcpad_rem_inst|frm_pipeline_6|in_ready                                                                                  ; Unassigned                ; 38      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_control_inst|filter_crcpad_rem_inst|remaining_payload_p3[0]~5                                                                                ; Unassigned                ; 2       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_control_inst|filter_crcpad_rem_inst|remaining_payload_p3[4]~4                                                                                ; Unassigned                ; 14      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|bcast_addr_matched~0                                                                                                            ; Unassigned                ; 2       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|bytes_counter[4]~1                                                                                                              ; Unassigned                ; 14      ; Sync. clear                           ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|ctrl_type                                                                                                                       ; Unassigned                ; 23      ; Sync. load                            ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|ctrl_type_and_pfc_frm~0                                                                                                         ; Unassigned                ; 4       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|frm_drop_info_valid_p1~0                                                                                                        ; Unassigned                ; 19      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|length_type[12]~0                                                                                                               ; Unassigned                ; 26      ; Clock enable, Sync. clear             ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|length_type[12]~1                                                                                                               ; Unassigned                ; 16      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|length_type_reg[5]~0                                                                                                            ; Unassigned                ; 25      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|pause_quanta[13]~0                                                                                                              ; Unassigned                ; 16      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|valid_eop_p1                                                                                                                    ; Unassigned                ; 39      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst|valid_eop_p2                                                                                                                    ; Unassigned                ; 6       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|i99                                                                                                                                              ; Unassigned                ; 131     ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|col_cnt_reg[5]~0                                                                                                          ; Unassigned                ; 7       ; Sync. clear                           ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|col_cnt_reg[5]~1                                                                                                          ; Unassigned                ; 7       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|i666~0                                                                                                                    ; Unassigned                ; 70      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|last_seq_type[1]~0                                                                                                        ; Unassigned                ; 2       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|rx_ethfrm_sop_10g                                                                                                         ; Unassigned                ; 140     ; Sync. clear                           ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|rx_ethfrm_valid_10g                                                                                                       ; Unassigned                ; 75      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|rx_link_fault_status_xgmii_rx_data[1]~0                                                                                   ; Unassigned                ; 2       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|seq_cnt_reg[2]~1                                                                                                          ; Unassigned                ; 2       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii|seq_type[0]~0                                                                                                             ; Unassigned                ; 2       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|status_aligner_inst|rx_fd2align_rxstatus_valid_p5                                                                                                ; Unassigned                ; 25      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|xgmii_rx_rst_b_pipe1                                                                                                                             ; Unassigned                ; 295     ; Sync. clear, Sync. load               ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path_to_tx_path.clock_crosser_link_fault|in_ready                                                                                                                 ; Unassigned                ; 4       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path_to_tx_path.clock_crosser_pause_quanta|out_data_buffer[0]                                                                                                     ; Unassigned                ; 25      ; Sync. load                            ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path_to_tx_path.clock_crosser_pause_quanta|out_data_buffer[12]                                                                                                    ; Unassigned                ; 25      ; Sync. load                            ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path_to_tx_path.clock_crosser_pause_quanta|out_data_buffer[4]                                                                                                     ; Unassigned                ; 25      ; Sync. load                            ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path_to_tx_path.clock_crosser_pause_quanta|out_data_buffer[8]                                                                                                     ; Unassigned                ; 25      ; Sync. load                            ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path_to_tx_path.clock_crosser_pause_quanta|take_in_data~0                                                                                                         ; Unassigned                ; 18      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|crc2[29]~0                                                                                                                            ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|eop1~0                                                                                                                                ; Unassigned                ; 5       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|mty1[1]~0                                                                                                                             ; Unassigned                ; 2       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|reduce_nor_12~0                                                                                                                       ; Unassigned                ; 32      ; Sync. load                            ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|data_frm_gen_inst|data_st_pl_inst|full0                                                                                                          ; Unassigned                ; 88      ; Clock enable, Sync. load              ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|data_frm_gen_inst|data_st_pl_inst|i255~1                                                                                                         ; Unassigned                ; 36      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|data_frm_gen_inst|hold_error[1]~1                                                                                                                ; Unassigned                ; 2       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|data_frm_gen_inst|tx_srcaddr_inserter|STCNT_SM_ps.ST4                                                                                            ; Unassigned                ; 34      ; Sync. load                            ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|data_frm_gen_inst|tx_srcaddr_inserter|pream_st_pl_inst|in_ready~0                                                                                ; Unassigned                ; 40      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_dec_pl_inst|full1                                                                                                                            ; Unassigned                ; 29      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_decoder_inst|bcast_addr_matched~0                                                                                                            ; Unassigned                ; 2       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_decoder_inst|bytes_counter[3]~1                                                                                                              ; Unassigned                ; 17      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_decoder_inst|bytes_counter[7]~0                                                                                                              ; Unassigned                ; 13      ; Sync. clear                           ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_decoder_inst|ctrl_type~0                                                                                                                     ; Unassigned                ; 2       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_decoder_inst|length_type[10]~0                                                                                                               ; Unassigned                ; 21      ; Clock enable, Sync. clear             ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_decoder_inst|length_type[10]~1                                                                                                               ; Unassigned                ; 16      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_decoder_inst|length_type_reg[4]~0                                                                                                            ; Unassigned                ; 25      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_decoder_inst|valid_eop_p1                                                                                                                    ; Unassigned                ; 35      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_decoder_inst|valid_eop_p3                                                                                                                    ; Unassigned                ; 22      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_muxer_inst|st_pl_inst|full0                                                                                                                  ; Unassigned                ; 86      ; Clock enable, Sync. load              ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_muxer_inst|st_pl_inst|i270~0                                                                                                                 ; Unassigned                ; 41      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|pause_frm_gen_inst|pause_st_pl_inst|in_ready                                                                                                     ; Unassigned                ; 53      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|pause_frm_gen_inst|st_pause_req_inst|holdoff_cnt[3]~0                                                                                            ; Unassigned                ; 20      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|pause_frm_gen_inst|st_pause_req_inst|xoff_req_pulse_i                                                                                            ; Unassigned                ; 21      ; Sync. load                            ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|i47~0                                                                                                                              ; Unassigned                ; 5       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|rs2crc_clken                                                                                                                       ; Unassigned                ; 194     ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|xgmii_rs_layer|PKT_10G_SM_ps[1]                                                                                                    ; Unassigned                ; 44      ; Sync. load                            ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|xgmii_rs_layer|buffer_inst|clock_crosser_gen[0].pream_st_pl_inst|full0                                                             ; Unassigned                ; 83      ; Clock enable, Sync. load              ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|xgmii_rs_layer|buffer_inst|clock_crosser_gen[0].pream_st_pl_inst|i88                                                               ; Unassigned                ; 38      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|xgmii_rs_layer|buffer_inst|clock_crosser_gen[1].pream_st_pl_inst|full0                                                             ; Unassigned                ; 83      ; Clock enable, Sync. load              ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|xgmii_rs_layer|buffer_inst|clock_crosser_gen[1].pream_st_pl_inst|i261~0                                                            ; Unassigned                ; 38      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|xgmii_rs_layer|buffer_inst|out_ch_select[0]                                                                                        ; Unassigned                ; 46      ; Sync. load                            ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|xgmii_rs_layer|counter_100m[4]~0                                                                                                   ; Unassigned                ; 7       ; Sync. clear                           ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|xgmii_rs_layer|counter_100m[4]~1                                                                                                   ; Unassigned                ; 7       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|xgmii_rs_layer|counter_10m[6]~0                                                                                                    ; Unassigned                ; 10      ; Sync. clear                           ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|xgmii_rs_layer|counter_10m[6]~1                                                                                                    ; Unassigned                ; 10      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|xgmii_rs_layer|counter_1g[0]~0                                                                                                     ; Unassigned                ; 4       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|xgmii_rs_layer|counter_2_5g[1]~0                                                                                                   ; Unassigned                ; 2       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|xgmii_rs_layer|eth_pkt_data_10g[31]~0                                                                                              ; Unassigned                ; 39      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|xgmii_rs_layer|hold_empty[0]~0                                                                                                     ; Unassigned                ; 2       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|xgmii_rs_layer|i175                                                                                                                ; Unassigned                ; 129     ; Sync. clear                           ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|xgmii_rs_layer|int_empty_holdreg[1]~0                                                                                              ; Unassigned                ; 2       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|xgmii_rs_layer|rs2top_eth_xgmii_valid                                                                                              ; Unassigned                ; 133     ; Clock enable, Sync. load              ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rst_n_pipe1                                                                                                                                      ; Unassigned                ; 215     ; Sync. clear, Sync. load               ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|pause_beat_src_data[19]~1                                                                              ; Unassigned                ; 13      ; Sync. clear                           ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|state[0]                                                                                                                    ; Unassigned                ; 38      ; Sync. clear                           ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|state[2]                                                                                                                    ; Unassigned                ; 36      ; Sync. load                            ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|timer_lsb[0]~0                                                                                                              ; Unassigned                ; 16      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|timer_msb[2]~0                                                                                                              ; Unassigned                ; 16      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|clk_rst_inst|csr_reset_synchronizer_inst|altera_reset_synchronizer_int_chain_out                                                                                                          ; Unassigned                ; 564     ; Async. clear                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|clk_rst_inst|csr_rst_rx_clk_reset_sync|altera_reset_synchronizer_int_chain_out                                                                                                            ; Unassigned                ; 230     ; Async. clear                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|clk_rst_inst|csr_rst_tx_clk_reset_sync|altera_reset_synchronizer_int_chain_out                                                                                                            ; Unassigned                ; 238     ; Async. clear                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|clk_rst_inst|rx_156_25_rst_sync_block.rx_156_25_reset_synchronizer_inst|altera_reset_synchronizer_int_chain_out                                                                           ; Unassigned                ; 178     ; Async. clear                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|clk_rst_inst|rx_reset_count_inst|reduce_or_0                                                                                                                                              ; Unassigned                ; 4       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|clk_rst_inst|rx_reset_count_inst|reset_synchronizer_inst|altera_reset_synchronizer_int_chain_out                                                                                          ; Unassigned                ; 7       ; Async. clear                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|clk_rst_inst|rx_reset_count_inst|rst_n_out                                                                                                                                                ; Unassigned                ; 22      ; Async. clear                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|clk_rst_inst|tx_156_25_rst_sync_block.tx_156_25_reset_synchronizer_inst|altera_reset_synchronizer_int_chain_out                                                                           ; Unassigned                ; 33      ; Async. clear                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|clk_rst_inst|tx_reset_count_inst|reduce_or_0                                                                                                                                              ; Unassigned                ; 4       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|clk_rst_inst|tx_reset_count_inst|reset_synchronizer_inst|altera_reset_synchronizer_int_chain_out                                                                                          ; Unassigned                ; 7       ; Async. clear                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|clk_rst_inst|tx_reset_count_inst|rst_n_out                                                                                                                                                ; Unassigned                ; 138     ; Async. clear, Sync. clear, Sync. load ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|endpoint_inst~0                                                                                                                                                                           ; Unassigned                ; 15      ; Async. clear                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|flop2_rx_rst_n_sync                                                                                                                                                                       ; Unassigned                ; 122     ; Async. clear                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|flop2_tx_rst_n_sync                                                                                                                                                                       ; Unassigned                ; 125     ; Async. clear                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|rx_rst_n_final                                                                                                                                                                            ; Unassigned                ; 5       ; Async. clear                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|i165~0                                                                                                                            ; Unassigned                ; 77      ; Clock enable, Write enable            ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|internal_out_ready                                                                                                                ; Unassigned                ; 81      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|i107                                                                                                                ; Unassigned                ; 48      ; Clock enable, Write enable            ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|internal_out_ready                                                                                                  ; Unassigned                ; 54      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|i155~2                                                                                                                            ; Unassigned                ; 75      ; Clock enable, Write enable            ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|internal_out_ready                                                                                                                ; Unassigned                ; 71      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|adapter|avalon_st_rx|Mux_11~0                                                                                                                                 ; Unassigned                ; 33      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|adapter|avalon_st_rx|a_valid                                                                                                                                  ; Unassigned                ; 14      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|adapter|avalon_st_rx|b_ready                                                                                                                                  ; Unassigned                ; 77      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|adapter|avalon_st_rx|in_ready                                                                                                                                 ; Unassigned                ; 55      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|adapter|avalon_st_rx|state[0]~0                                                                                                                               ; Unassigned                ; 103     ; Sync. clear, Sync. load               ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|adapter|avalon_st_tx|i168~1                                                                                                                                   ; Unassigned                ; 52      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|adapter|avalon_st_tx|in_ready~1                                                                                                                               ; Unassigned                ; 76      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|adapter|avalon_st_tx|state_register[0]                                                                                                                        ; Unassigned                ; 38      ; Sync. load                            ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|tx_rst_n_final                                                                                                                                                                            ; Unassigned                ; 5       ; Async. clear                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out                                                   ; HSSIRXPLDPCSINTERFACE_1D3 ; 746     ; Clock                                 ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out                                                   ; HSSITXPLDPCSINTERFACE_1D3 ; 281     ; Clock                                 ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1] ; Unassigned                ; 5       ; Async. clear                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|an_ability_out[14]~0                                                                                                                                   ; Unassigned                ; 6       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|an_sync_cnt[18]~0                                                                                                                                      ; Unassigned                ; 20      ; Sync. clear                           ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|consist_match~0                                                                                                                                        ; Unassigned                ; 23      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|consist_match~1                                                                                                                                        ; Unassigned                ; 17      ; Sync. clear                           ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|link_timer[12]~0                                                                                                                                       ; Unassigned                ; 20      ; Sync. clear                           ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|link_timer[12]~2                                                                                                                                       ; Unassigned                ; 20      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|lp_ability[14]~0                                                                                                                                       ; Unassigned                ; 16      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|rx_ability_match_reg[2]~0                                                                                                                              ; Unassigned                ; 15      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|rx_ability_reg[6]~0                                                                                                                                    ; Unassigned                ; 16      ; Sync. clear                           ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|tx_xgmii_clock_crosser|in_transfer_valid_posedge                                                                                                       ; Unassigned                ; 10      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|tx_xgmii_clock_crosser|out_data[17]~0                                                                                                                  ; Unassigned                ; 11      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr_an_clock_crosser|in_transfer_valid_posedge                                                                                                            ; Unassigned                ; 3       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr_an_clock_crosser|out_data[1]~0                                                                                                                        ; Unassigned                ; 3       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|alt_mge_phy_usxg32_creg_map_inst|an_link_timer[5]~0                                                                                                   ; Unassigned                ; 6       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|alt_mge_phy_usxg32_creg_map_inst|dev_ability_speed[2]~0                                                                                               ; Unassigned                ; 4       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|alt_mge_phy_usxg32_creg_map_inst|usxgmii_speed[2]~0                                                                                                   ; Unassigned                ; 6       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|clock_crosser_rx_clk_csr_dev_ability_speed|i4                                                                                                         ; Unassigned                ; 3       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|clock_crosser_rx_clk_csr_dev_ability_speed|out_valid_internal                                                                                         ; Unassigned                ; 4       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|clock_crosser_rx_clk_csr_usxgmii_an_link_timer|i4                                                                                                     ; Unassigned                ; 6       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|clock_crosser_rx_clk_csr_usxgmii_an_link_timer|out_valid_internal                                                                                     ; Unassigned                ; 7       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|clock_crosser_rx_clk_csr_usxgmii_an_restart_clr|out_valid_internal                                                                                    ; Unassigned                ; 2       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|clock_crosser_rx_clk_status_partner_ability|i4                                                                                                        ; Unassigned                ; 16      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|clock_crosser_rx_clk_status_partner_ability|out_valid_internal                                                                                        ; Unassigned                ; 16      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|reg_map_avs_read~0                                                                                                                                    ; Unassigned                ; 21      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|grx_rst_n__rx_pma_clk_sync0                                                                                                                               ; Unassigned                ; 73      ; Async. clear, Sync. clear             ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|operating_speed[2]~0                                                                                                                                      ; Unassigned                ; 2       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|derep|data_valid_out~0                                                                                                                                 ; Unassigned                ; 38      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|derep|rx_data_derep_cnt|cnt[5]~0                                                                                                                       ; Unassigned                ; 10      ; Sync. clear                           ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|derep|rx_data_derep_cnt|cnt[5]~1                                                                                                                       ; Unassigned                ; 10      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_cnt|i94~1                                                                                                                           ; Unassigned                ; 11      ; Sync. clear                           ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|dcfifo_componenet|auto_generated|rdaclr|dffe7a[0]                                                                   ; Unassigned                ; 82      ; Async. clear                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|dcfifo_componenet|auto_generated|rtl~22                                                                             ; Unassigned                ; 44      ; Clock enable, Write enable            ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|dcfifo_componenet|auto_generated|rtl~23                                                                             ; Unassigned                ; 48      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|dcfifo_componenet|auto_generated|wraclr|dffe7a[0]                                                                   ; Unassigned                ; 55      ; Async. clear                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|i6                                                                                                                  ; Unassigned                ; 4       ; Async. clear                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|rd_data[6]~0                                                                                                        ; Unassigned                ; 37      ; Sync. clear                           ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|rd_data[6]~1                                                                                                        ; Unassigned                ; 37      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|control_out_0[1]~0                                                                                                             ; Unassigned                ; 37      ; Sync. clear                           ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|control_out_0[1]~1                                                                                                             ; Unassigned                ; 38      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|cur_data_in[36]                                                                                                                ; Unassigned                ; 42      ; Sync. clear                           ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|d_out[28]~0                                                                                                                    ; Unassigned                ; 69      ; Sync. clear                           ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|data_valid_out_0                                                                                                               ; Unassigned                ; 119     ; Clock enable, Sync. load              ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|i732                                                                                                                           ; Unassigned                ; 1       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|nx0_data_valid_in                                                                                                              ; Unassigned                ; 41      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|rd_req_r2                                                                                                                      ; Unassigned                ; 38      ; Clock enable, Sync. clear             ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|wr_data[24]~0                                                                                                                  ; Unassigned                ; 36      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|width_adpt_64_to_32|Select_38~0                                                                                                                        ; Unassigned                ; 37      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|width_adpt_64_to_32|data_in_msb_r[31]~0                                                                                                                ; Unassigned                ; 36      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|width_adpt_64_to_32|data_out[7]~0                                                                                                                      ; Unassigned                ; 37      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|width_adpt_64_to_32|sm_state.STATE_LATCH_LSB                                                                                                           ; Unassigned                ; 40      ; Sync. load                            ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|data_mux|i64                                                                                                                                           ; Unassigned                ; 13      ; Sync. load                            ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|data_rep|tx_xgmii_data_in_dly1[6]~0                                                                                                                    ; Unassigned                ; 38      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|data_rep|tx_xgmii_data_out[30]~0                                                                                                                       ; Unassigned                ; 24      ; Sync. clear                           ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet|auto_generated|rdaclr|dffe7a[0]                                                                                   ; Unassigned                ; 118     ; Async. clear                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet|auto_generated|rtl~2                                                                                              ; Unassigned                ; 82      ; Clock enable, Write enable            ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet|auto_generated|rtl~3                                                                                              ; Unassigned                ; 82      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet|auto_generated|wraclr|dffe7a[0]                                                                                   ; Unassigned                ; 51      ; Async. clear                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|i5                                                                                                                                  ; Unassigned                ; 4       ; Async. clear                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|first_read                                                                                                                                     ; Unassigned                ; 6       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|i33                                                                                                                                            ; Unassigned                ; 1       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|i40~0                                                                                                                                          ; Unassigned                ; 3       ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|rd_val                                                                                                                                         ; Unassigned                ; 76      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|endpoint_inst~0                                                                                                                                                                   ; Unassigned                ; 15      ; Async. clear                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|rst_sync|i10                                                                                                                                                                      ; Unassigned                ; 3       ; Async. clear                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|rst_sync|i5                                                                                                                                                                       ; Unassigned                ; 3       ; Async. clear                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|rst_sync|i6                                                                                                                                                                       ; Unassigned                ; 3       ; Async. clear                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|rst_sync|i8                                                                                                                                                                       ; Unassigned                ; 3       ; Async. clear                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|rst_sync|i9                                                                                                                                                                       ; Unassigned                ; 3       ; Async. clear                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|rst_sync|rsync__global_reset__csr_clk|alt_mge16_pcs_reset_synchronizer_chain_out                                                                                                  ; Unassigned                ; 74      ; Async. clear, Sync. clear             ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|rst_sync|rsync__grx_reset__csr_clk|alt_mge16_pcs_reset_synchronizer_chain_out                                                                                                     ; Unassigned                ; 41      ; Async. clear                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|rst_sync|rsync__gtx_reset__rx_pma_clk|alt_mge16_pcs_reset_synchronizer_chain_out                                                                                                  ; Unassigned                ; 347     ; Async. clear                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|rst_sync|rsync__gtx_reset__rx_xgmii_clk|alt_mge16_pcs_reset_synchronizer_chain_out                                                                                                ; Unassigned                ; 157     ; Async. clear                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|rst_sync|rsync__gtx_reset__tx_pma_clk|alt_mge16_pcs_reset_synchronizer_chain_out                                                                                                  ; Unassigned                ; 83      ; Async. clear                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|rst_sync|rsync__gtx_reset__tx_xgmii_clk|alt_mge16_pcs_reset_synchronizer_chain_out                                                                                                ; Unassigned                ; 194     ; Async. clear, Sync. clear, Sync. load ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|xcvr_reset_ctrl_ch|xcvr_reset_control_0|g_reset_sync.alt_xcvr_resync_reset|resync_chains[0].sync_r[1]                                                                                                       ; Unassigned                ; 76      ; Async. clear                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|xcvr_reset_ctrl_ch|xcvr_reset_control_0|g_rx.g_rx[0].g_rx.counter_rx_analogreset|i55                                                                                                                        ; Unassigned                ; 16      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|xcvr_reset_ctrl_ch|xcvr_reset_control_0|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|i41                                                                                                                       ; Unassigned                ; 11      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|xcvr_reset_ctrl_ch|xcvr_reset_control_0|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|r_reset                                                                                                                   ; Unassigned                ; 10      ; Async. clear                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|xcvr_reset_ctrl_ch|xcvr_reset_control_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[2].sync_r[1]                                                                                                     ; Unassigned                ; 17      ; Sync. clear                           ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|xcvr_reset_ctrl_ch|xcvr_reset_control_0|g_tx.g_tx[0].g_tx.counter_tx_analogreset|i55                                                                                                                        ; Unassigned                ; 16      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|xcvr_reset_ctrl_ch|xcvr_reset_control_0|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|i55                                                                                                                       ; Unassigned                ; 16      ; Clock enable                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|xcvr_reset_ctrl_ch|xcvr_reset_control_0|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset                                                                                                                   ; Unassigned                ; 7       ; Async. clear                          ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|xcvr_reset_ctrl_ch|xcvr_reset_control_0|g_tx.g_tx[0].g_tx.tx_or_pll_cal_busy_sync                                                                                                                           ; Unassigned                ; 14      ; Sync. clear                           ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|xcvr_reset_ctrl_ch|xcvr_reset_control_0|i25                                                                                                                                                                 ; Unassigned                ; 15      ; Sync. clear                           ;                      ;
; DUT|CHANNEL_GEN[1].u_channel|xcvr_reset_ctrl_ch|xcvr_reset_control_0|i34                                                                                                                                                                 ; Unassigned                ; 9       ; Sync. clear                           ;                      ;
; DUT|address_decoder_mch|mm_interconnect_0|master_avalon_universal_master_0_limiter|pending_response_count[1]~0                                                                                                                           ; Unassigned                ; 2       ; Clock enable                          ;                      ;
; DUT|address_decoder_mch|mm_interconnect_0|master_avalon_universal_master_0_limiter|save_dest_id~0                                                                                                                                        ; Unassigned                ; 18      ; Clock enable                          ;                      ;
; DUT|address_decoder_mch|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                          ; Unassigned                ; 157     ; Async. clear                          ;                      ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk0                                                                                                                                                                                                     ; FPLL_1DT                  ; 5540    ; Clock                                 ;                      ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk1                                                                                                                                                                                                     ; FPLL_1DT                  ; 10096   ; Clock                                 ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|Select_32~0                                                                                                      ; Unassigned                ; 98      ; Sync. load                            ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|Select_33~2                                                                                                      ; Unassigned                ; 85      ; Clock enable, Sync. load              ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|byte_count[15]~0                                                                                                 ; Unassigned                ; 13      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|crc_out_rtl_0|auto_generated|dffe6                                   ; Unassigned                ; 32      ; Async. clear                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_ENA                                                         ; Unassigned                ; 33      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc_checksum_aligner_u0|crc_valid_delay[2]                                                        ; Unassigned                ; 68      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc_l3[31]~0                                                                                                     ; Unassigned                ; 64      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|data_pattern[40]~0                                                                                               ; Unassigned                ; 62      ; Sync. clear                           ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|data_pattern[40]~1                                                                                               ; Unassigned                ; 61      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|ena_dasa                                                                                                         ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|ena_data                                                                                                         ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|ena_satlen                                                                                                       ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|ena_trnstn                                                                                                       ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|i105~1                                                                                                           ; Unassigned                ; 1       ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|i1075                                                                                                            ; Unassigned                ; 15      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|i1077                                                                                                            ; Unassigned                ; 14      ; Sync. clear                           ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|i110~0                                                                                                           ; Unassigned                ; 1       ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|i126~1                                                                                                           ; Unassigned                ; 1       ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|i1279                                                                                                            ; Unassigned                ; 61      ; Sync. load                            ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|i132~0                                                                                                           ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|i200~0                                                                                                           ; Unassigned                ; 16      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|i2585~1                                                                                                          ; Unassigned                ; 35      ; Sync. clear                           ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|i269                                                                                                             ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|i336~1                                                                                                           ; Unassigned                ; 16      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|i598~1                                                                                                           ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|i5~1                                                                                                             ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|i667~0                                                                                                           ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|i735~0                                                                                                           ; Unassigned                ; 28      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|i74~1                                                                                                            ; Unassigned                ; 14      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|packet_tx_count[24]~0                                                                                            ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|prbs_tx0|m[6]~0                                                                                                  ; Unassigned                ; 92      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|seq_num[10]~0                                                                                                    ; Unassigned                ; 16      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|shiftreg_ctrl_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|rtl~0                                            ; Unassigned                ; 3       ; Sync. load                            ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|shiftreg_ctrl_inst|ALTSHIFT_TAPS_component|auto_generated|cntr3|rtl~0                                            ; Unassigned                ; 3       ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|shiftreg_ctrl_inst|ALTSHIFT_TAPS_component|auto_generated|dffe4                                                  ; Unassigned                ; 6       ; Async. clear                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|shiftreg_data_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|rtl~0                                            ; Unassigned                ; 3       ; Sync. load                            ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|shiftreg_data_inst|ALTSHIFT_TAPS_component|auto_generated|cntr3|rtl~0                                            ; Unassigned                ; 3       ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|shiftreg_data_inst|ALTSHIFT_TAPS_component|auto_generated|dffe4                                                  ; Unassigned                ; 64      ; Async. clear                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|start                                                                                                            ; Unassigned                ; 59      ; Sync. clear                           ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|tx_data[39]~10                                                                                                   ; Unassigned                ; 8       ; Sync. clear                           ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|tx_data[39]~8                                                                                                    ; Unassigned                ; 24      ; Sync. clear                           ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|tx_data[47]~13                                                                                                   ; Unassigned                ; 8       ; Sync. clear                           ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|tx_data[53]~5                                                                                                    ; Unassigned                ; 8       ; Sync. clear                           ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|tx_data_reg[63]~0                                                                                                ; Unassigned                ; 63      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|tx_empty_reg[0]~0                                                                                                ; Unassigned                ; 3       ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|bad_pkts[2]~0                                                                                                    ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|byte_count[61]~4                                                                                                 ; Unassigned                ; 61      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_ENA                                                         ; Unassigned                ; 33      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_OUT_LATCH                                                   ; Unassigned                ; 34      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|cycle_rx_count[20]~0                                                                                             ; Unassigned                ; 64      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|gen_lpbk~0                                                                                                       ; Unassigned                ; 1       ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|good_pkts[13]~0                                                                                                  ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|i458                                                                                                             ; Unassigned                ; 7       ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|i955~0                                                                                                           ; Unassigned                ; 2       ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|inspection_number_cycles[31]~0                                                                                   ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|inspection_start_cycle[31]~0                                                                                     ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|inspection_start_frame[31]~0                                                                                     ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|mon_init                                                                                                         ; Unassigned                ; 200     ; Sync. clear                           ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|number_packet[30]~0                                                                                              ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|rx_frame_words_01[31]~0                                                                                          ; Unassigned                ; 24      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|rx_frame_words_23[31]~0                                                                                          ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|rx_frame_words_45[31]~0                                                                                          ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|rx_frame_words_67[31]~0                                                                                          ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|rx_frame_words_89[31]~0                                                                                          ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|rx_frame_words_ab[31]~0                                                                                          ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|rx_frame_words_cd[31]~0                                                                                          ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|rx_frame_words_ef[31]~1                                                                                          ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|state                                                                                                            ; Unassigned                ; 20      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|avalon_st_loopback_ena_csr_inst|avalon_st_loopback_ena                                         ; Unassigned                ; 218     ; Sync. clear, Sync. load               ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|avalon_st_loopback_ena_csr_inst|i13                                                            ; Unassigned                ; 1       ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|i191~1                                                                                         ; Unassigned                ; 24      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|i41~0                                                                                          ; Unassigned                ; 3       ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|to_gen_tx_ready~0                                                                              ; Unassigned                ; 174     ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|almost_empty_threshold[23]~0                                                        ; Unassigned                ; 24      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|almost_full_threshold[23]~0                                                         ; Unassigned                ; 24      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|csr_readdata[7]~1                                                                   ; Unassigned                ; 22      ; Sync. clear                           ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|cut_through_threshold[23]~0                                                         ; Unassigned                ; 25      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|drop_on_error_en~1                                                                  ; Unassigned                ; 1       ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|drop_on_error~2                                                                     ; Unassigned                ; 31      ; Sync. load                            ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|fifo_fill_level[0]~0                                                                ; Unassigned                ; 12      ; Sync. load                            ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|fifo_fill_level[0]~1                                                                ; Unassigned                ; 12      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|i1415~0                                                                             ; Unassigned                ; 17      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|in_pkt_start                                                                        ; Unassigned                ; 14      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|internal_out_ready                                                                  ; Unassigned                ; 71      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|read                                                                                ; Unassigned                ; 48      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|write~0                                                                             ; Unassigned                ; 135     ; Clock enable, Write enable            ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|i117~1                                                                                                               ; Unassigned                ; 33      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|i119~0                                                                                                               ; Unassigned                ; 34      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|reset_sync|data_out                                                                                                  ; Unassigned                ; 2072    ; Async. clear                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|Select_32~0                                                                                                      ; Unassigned                ; 98      ; Sync. load                            ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|Select_33~2                                                                                                      ; Unassigned                ; 85      ; Clock enable, Sync. load              ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|byte_count[15]~0                                                                                                 ; Unassigned                ; 13      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|crc_out_rtl_0|auto_generated|dffe6                                   ; Unassigned                ; 32      ; Async. clear                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0|CRC_ENA                                                         ; Unassigned                ; 33      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc_checksum_aligner_u0|crc_valid_delay[2]                                                        ; Unassigned                ; 68      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc_l3[31]~0                                                                                                     ; Unassigned                ; 64      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|data_pattern[50]~0                                                                                               ; Unassigned                ; 62      ; Sync. clear                           ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|data_pattern[50]~1                                                                                               ; Unassigned                ; 61      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|ena_dasa                                                                                                         ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|ena_data                                                                                                         ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|ena_satlen                                                                                                       ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|ena_trnstn                                                                                                       ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|i105~0                                                                                                           ; Unassigned                ; 1       ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|i1075                                                                                                            ; Unassigned                ; 15      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|i1077                                                                                                            ; Unassigned                ; 14      ; Sync. clear                           ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|i110~0                                                                                                           ; Unassigned                ; 1       ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|i126~0                                                                                                           ; Unassigned                ; 1       ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|i1279                                                                                                            ; Unassigned                ; 61      ; Sync. load                            ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|i132~0                                                                                                           ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|i200~0                                                                                                           ; Unassigned                ; 16      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|i2585~1                                                                                                          ; Unassigned                ; 35      ; Sync. clear                           ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|i269                                                                                                             ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|i336~0                                                                                                           ; Unassigned                ; 16      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|i598~0                                                                                                           ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|i5~0                                                                                                             ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|i667~0                                                                                                           ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|i735~0                                                                                                           ; Unassigned                ; 28      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|i74~0                                                                                                            ; Unassigned                ; 14      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|packet_tx_count[1]~0                                                                                             ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|prbs_tx1|m[0]~1                                                                                                  ; Unassigned                ; 92      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|seq_num[3]~0                                                                                                     ; Unassigned                ; 16      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|shiftreg_ctrl_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|rtl~0                                            ; Unassigned                ; 3       ; Sync. load                            ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|shiftreg_ctrl_inst|ALTSHIFT_TAPS_component|auto_generated|cntr3|rtl~0                                            ; Unassigned                ; 3       ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|shiftreg_ctrl_inst|ALTSHIFT_TAPS_component|auto_generated|dffe4                                                  ; Unassigned                ; 6       ; Async. clear                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|shiftreg_data_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|rtl~0                                            ; Unassigned                ; 3       ; Sync. load                            ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|shiftreg_data_inst|ALTSHIFT_TAPS_component|auto_generated|cntr3|rtl~0                                            ; Unassigned                ; 3       ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|shiftreg_data_inst|ALTSHIFT_TAPS_component|auto_generated|dffe4                                                  ; Unassigned                ; 64      ; Async. clear                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|start                                                                                                            ; Unassigned                ; 59      ; Sync. clear                           ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|start_cnt[2]                                                                                                     ; Unassigned                ; 6       ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|tx_data[32]~7                                                                                                    ; Unassigned                ; 24      ; Sync. clear                           ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|tx_data[32]~9                                                                                                    ; Unassigned                ; 8       ; Sync. clear                           ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|tx_data[43]~12                                                                                                   ; Unassigned                ; 8       ; Sync. clear                           ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|tx_data[54]~4                                                                                                    ; Unassigned                ; 8       ; Sync. clear                           ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|tx_data_reg[45]~0                                                                                                ; Unassigned                ; 63      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|tx_empty_reg[0]~0                                                                                                ; Unassigned                ; 3       ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|bad_pkts[3]~0                                                                                                    ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|byte_count[10]~4                                                                                                 ; Unassigned                ; 61      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_ENA                                                         ; Unassigned                ; 33      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0|CRC_OUT_LATCH                                                   ; Unassigned                ; 34      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|cycle_rx_count[53]~0                                                                                             ; Unassigned                ; 64      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|gen_lpbk~0                                                                                                       ; Unassigned                ; 1       ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|good_pkts[0]~0                                                                                                   ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|i458                                                                                                             ; Unassigned                ; 7       ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|i955~0                                                                                                           ; Unassigned                ; 2       ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|inspection_number_cycles[31]~0                                                                                   ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|inspection_start_cycle[31]~0                                                                                     ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|inspection_start_frame[31]~0                                                                                     ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|mon_init                                                                                                         ; Unassigned                ; 200     ; Sync. clear                           ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|number_packet[30]~0                                                                                              ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|rx_frame_words_01[31]~0                                                                                          ; Unassigned                ; 24      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|rx_frame_words_23[31]~0                                                                                          ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|rx_frame_words_45[31]~0                                                                                          ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|rx_frame_words_67[31]~0                                                                                          ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|rx_frame_words_89[31]~0                                                                                          ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|rx_frame_words_ab[31]~0                                                                                          ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|rx_frame_words_cd[31]~0                                                                                          ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|rx_frame_words_ef[31]~1                                                                                          ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|state                                                                                                            ; Unassigned                ; 20      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|avalon_st_loopback_ena_csr_inst|avalon_st_loopback_ena                                         ; Unassigned                ; 218     ; Sync. clear, Sync. load               ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|avalon_st_loopback_ena_csr_inst|i13                                                            ; Unassigned                ; 1       ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|i191~0                                                                                         ; Unassigned                ; 24      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|i41~0                                                                                          ; Unassigned                ; 3       ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|to_gen_tx_ready~0                                                                              ; Unassigned                ; 176     ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|almost_empty_threshold[23]~0                                                        ; Unassigned                ; 24      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|almost_full_threshold[23]~0                                                         ; Unassigned                ; 24      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|csr_readdata[13]~1                                                                  ; Unassigned                ; 24      ; Sync. clear                           ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|cut_through_threshold[23]~0                                                         ; Unassigned                ; 25      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|drop_on_error_en~1                                                                  ; Unassigned                ; 1       ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|drop_on_error~2                                                                     ; Unassigned                ; 31      ; Sync. load                            ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|fifo_fill_level[0]~0                                                                ; Unassigned                ; 12      ; Sync. load                            ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|fifo_fill_level[0]~1                                                                ; Unassigned                ; 12      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|i1415~0                                                                             ; Unassigned                ; 17      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|in_pkt_start                                                                        ; Unassigned                ; 11      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|internal_out_ready                                                                  ; Unassigned                ; 72      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|read                                                                                ; Unassigned                ; 49      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|write~0                                                                             ; Unassigned                ; 132     ; Clock enable, Write enable            ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|i117~1                                                                                                               ; Unassigned                ; 33      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|i119~0                                                                                                               ; Unassigned                ; 34      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|reset_sync|data_out                                                                                                  ; Unassigned                ; 2072    ; Async. clear                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|avl_st_mux_for_ch0_u0|demux_out_avl_st_rx_eop[1]~0                                                                                                                               ; Unassigned                ; 43      ; Sync. clear                           ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|avl_st_mux_for_ch0_u0|sync_u0|dreg[0]                                                                                                                                            ; Unassigned                ; 219     ; Sync. clear                           ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|avl_st_mux_for_ch1_u1|demux_out_avl_st_rx_eop[1]~0                                                                                                                               ; Unassigned                ; 39      ; Sync. clear                           ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|avl_st_mux_for_ch1_u1|sync_u0|dreg[0]                                                                                                                                            ; Unassigned                ; 220     ; Sync. clear                           ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~0                      ; Unassigned                ; 4       ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~0                 ; Unassigned                ; 5       ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|enable_write~0                                                            ; Unassigned                ; 48      ; Write enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|i21                                                                       ; Unassigned                ; 13      ; Sync. load                            ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|i383                                                                      ; Unassigned                ; 7       ; Async. clear                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|i71                                                                       ; Unassigned                ; 48      ; Sync. load                            ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ir_loaded_address_reg[6]~0                                                ; Unassigned                ; 7       ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_addr_reg[6]~2                                                     ; Unassigned                ; 12      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[0]~1                                                     ; Unassigned                ; 48      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~0                     ; Unassigned                ; 4       ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~0                ; Unassigned                ; 5       ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|enable_write~0                                                           ; Unassigned                ; 48      ; Write enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|i21                                                                      ; Unassigned                ; 13      ; Sync. load                            ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|i383                                                                     ; Unassigned                ; 7       ; Async. clear                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|i71                                                                      ; Unassigned                ; 48      ; Sync. load                            ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ir_loaded_address_reg[6]~0                                               ; Unassigned                ; 7       ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_addr_reg[6]~2                                                    ; Unassigned                ; 12      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[0]~1                                                    ; Unassigned                ; 48      ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_traffic_selector_avl_mm_read~0                                                                                                                                               ; Unassigned                ; 3       ; Clock enable                          ;                      ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_traffic_selector_avl_mm_write~0                                                                                                                                              ; Unassigned                ; 3       ; Clock enable                          ;                      ;
; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|cmd_fifo|i125~0                                                                                                                                                    ; Unassigned                ; 51      ; Write enable                          ;                      ;
; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|cmd_fifo|internal_out_ready~1                                                                                                                                      ; Unassigned                ; 53      ; Clock enable                          ;                      ;
; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|pending_read_count[0]~0                                                                                                                                            ; Unassigned                ; 3       ; Clock enable                          ;                      ;
; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|i75                                                                                                                                                       ; Unassigned                ; 35      ; Write enable                          ;                      ;
; address_decoder_top|mm_interconnect_0|mm_clock_crossing_bridge_s0_agent_rsp_fifo|mem_used[1]~2                                                                                                                                           ; Unassigned                ; 7       ; Clock enable                          ;                      ;
; address_decoder_top|mm_interconnect_1|mm_clock_crossing_bridge_m0_limiter|pending_response_count[0]~0                                                                                                                                    ; Unassigned                ; 2       ; Clock enable                          ;                      ;
; address_decoder_top|mm_interconnect_1|mm_clock_crossing_bridge_m0_limiter|save_dest_id~0                                                                                                                                                 ; Unassigned                ; 11      ; Clock enable                          ;                      ;
; address_decoder_top|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                          ; Unassigned                ; 171     ; Async. clear                          ;                      ;
; address_decoder_top|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                              ; Unassigned                ; 112     ; Async. clear                          ;                      ;
; address_decoder_top|traffic_controller_ch_0_1|traffic_controller_ch_0_1|av_readdata_pre[24]~3                                                                                                                                            ; Unassigned                ; 8       ; Sync. clear                           ;                      ;
; address_decoder_top|traffic_controller_ch_0_1|traffic_controller_ch_0_1|av_readdata_pre[2]~2                                                                                                                                             ; Unassigned                ; 22      ; Sync. clear                           ;                      ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|a10xcvrfabric|altera_reset_sequencer|reset_n_generator|resync_chains[0].sync_r[2]                                                                                                                 ; Unassigned                ; 23      ; Async. clear                          ;                      ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|core_tck                                                                                                                                                                       ; JTAG_X74_Y0_N2            ; 628     ; Clock                                 ;                      ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|core_tms                                                                                                                                                                       ; JTAG_X74_Y0_N2            ; 31      ; Sync. clear                           ;                      ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|ocpfabric|sld_ocp_timeout_inst|pzdyqx_impl_inst|DVDH0017[0]                                                                                                                                       ; Unassigned                ; 13      ; Clock enable                          ;                      ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|ocpfabric|sld_ocp_timeout_inst|pzdyqx_impl_inst|GVBU1666_2                                                                                                                                        ; Unassigned                ; 2       ; Async. clear                          ;                      ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|ocpfabric|sld_ocp_timeout_inst|pzdyqx_impl_inst|MMMV8756|JDEH1332[4]~0                                                                                                                            ; Unassigned                ; 4       ; Clock enable                          ;                      ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|ocpfabric|sld_ocp_timeout_inst|pzdyqx_impl_inst|MMMV8756|YMBV1676~0                                                                                                                               ; Unassigned                ; 25      ; Async. clear                          ;                      ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|ocpfabric|sld_ocp_timeout_inst|pzdyqx_impl_inst|WGSH7730|OREJ9124[0]                                                                                                                              ; Unassigned                ; 13      ; Sync. clear                           ;                      ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|ocpfabric|sld_ocp_timeout_inst|pzdyqx_impl_inst|YMSB9588_ena                                                                                                                                      ; Unassigned                ; 5       ; Clock enable                          ;                      ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|ocpfabric|sld_ocp_timeout_inst|pzdyqx_impl_inst|YMSB9588_ena~0                                                                                                                                    ; Unassigned                ; 4       ; Clock enable                          ;                      ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|ocpfabric|sld_ocp_timeout_inst|pzdyqx_impl_inst|\stratixiii_BVXN3148_gen_0:stratixiii_BVXN3148_gen_1|BVXN3148_0                                                                                   ; Unassigned                ; 17      ; Clock                                 ;                      ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|ocpfabric|sld_ocp_timeout_inst|pzdyqx_impl_inst|\stratixiii_BVXN3148_gen_0:stratixiii_BVXN3148_gen_1|LSFF6823|OREJ9124[0]                                                                         ; Unassigned                ; 19      ; Sync. clear                           ;                      ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|ocpfabric|sld_ocp_timeout_inst|pzdyqx_impl_inst|\stratixiii_BVXN3148_gen_0:stratixiii_BVXN3148_gen_1|XWCN9723_0                                                                                   ; Unassigned                ; 2       ; Clock                                 ;                      ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|ocpfabric|sld_ocp_timeout_inst|pzdyqx_impl_inst|\stratixiii_BVXN3148_gen_0:stratixiii_BVXN3148_gen_1|XWCN9723_1                                                                                   ; Unassigned                ; 2       ; Clock                                 ;                      ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|ocpfabric|sld_ocp_timeout_inst|pzdyqx_impl_inst|\stratixiii_BVXN3148_gen_0:stratixiii_BVXN3148_gen_1|XWCN9723_2                                                                                   ; Unassigned                ; 2       ; Clock                                 ;                      ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|ocpfabric|sld_ocp_timeout_inst|pzdyqx_impl_inst|\stratixiii_BVXN3148_gen_0:stratixiii_BVXN3148_gen_1|XWCN9723_3                                                                                   ; Unassigned                ; 2       ; Clock                                 ;                      ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|ocpfabric|sld_ocp_timeout_inst|pzdyqx_impl_inst|\stratixiii_BVXN3148_gen_0:stratixiii_BVXN3148_gen_1|XWCN9723_4                                                                                   ; Unassigned                ; 2       ; Clock                                 ;                      ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|ocpfabric|sld_ocp_timeout_inst|pzdyqx_impl_inst|\stratixiii_BVXN3148_gen_0:stratixiii_BVXN3148_gen_1|XWCN9723_5                                                                                   ; Unassigned                ; 2       ; Clock                                 ;                      ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|ocpfabric|sld_ocp_timeout_inst|pzdyqx_impl_inst|\stratixiii_BVXN3148_gen_0:stratixiii_BVXN3148_gen_1|XWCN9723_6                                                                                   ; Unassigned                ; 2       ; Clock                                 ;                      ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|ocpfabric|sld_ocp_timeout_inst|pzdyqx_impl_inst|\stratixiii_BVXN3148_gen_0:stratixiii_BVXN3148_gen_1|XWCN9723_7                                                                                   ; Unassigned                ; 21      ; Clock                                 ;                      ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|ocpfabric|sld_ocp_timeout_inst|pzdyqx_impl_inst|\stratixiii_BVXN3148_gen_0:stratixiii_BVXN3148_gen_1|\NYEB4590:14:VVYU6267_1                                                                      ; Unassigned                ; 2       ; Clock                                 ;                      ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|ocpfabric|sld_ocp_timeout_inst|pzdyqx_impl_inst|dr_scan                                                                                                                                           ; Unassigned                ; 3       ; Async. clear                          ;                      ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|ocpfabric|sld_ocp_timeout_inst|pzdyqx_impl_inst|i15                                                                                                                                               ; Unassigned                ; 4       ; Async. clear                          ;                      ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|ocpfabric|sld_ocp_timeout_inst|pzdyqx_impl_inst|i17                                                                                                                                               ; Unassigned                ; 4       ; Clock enable                          ;                      ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|ocpfabric|sld_ocp_timeout_inst|pzdyqx_impl_inst|sdr                                                                                                                                               ; Unassigned                ; 12      ; Sync. load                            ;                      ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                 ; Unassigned                ; 54      ; Async. clear                          ;                      ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~1                                                                                                                                    ; Unassigned                ; 4       ; Clock enable                          ;                      ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~0                                                                                                                               ; Unassigned                ; 4       ; Clock enable                          ;                      ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~0                                                                                                                          ; Unassigned                ; 6       ; Clock enable                          ;                      ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|i1051~2                                                                                                                                                 ; Unassigned                ; 4       ; Clock enable                          ;                      ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|i144~0                                                                                                                                                  ; Unassigned                ; 3       ; Clock enable                          ;                      ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|i167~0                                                                                                                                                  ; Unassigned                ; 6       ; Clock enable                          ;                      ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~0                                                                                                                         ; Unassigned                ; 4       ; Clock enable                          ;                      ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4                                                                                                                                         ; Unassigned                ; 2       ; Clock enable                          ;                      ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                                           ; Unassigned                ; 16      ; Async. clear                          ;                      ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2                                                                                                                                         ; Unassigned                ; 6       ; Clock enable                          ;                      ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                                                                                                                                           ; Unassigned                ; 11      ; Async. clear                          ;                      ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                                                                                                           ; Unassigned                ; 16      ; Async. clear                          ;                      ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~8                                                                                                                                         ; Unassigned                ; 6       ; Clock enable                          ;                      ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                           ; Unassigned                ; 11      ; Async. clear                          ;                      ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~3                                                                                                                                         ; Unassigned                ; 3       ; Clock enable                          ;                      ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~4                                                                                                                                           ; Unassigned                ; 8       ; Clock enable                          ;                      ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~0                                                                                                                                           ; Unassigned                ; 2       ; Clock enable                          ;                      ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mix_writedata[3]~0                                                                                                                                      ; Unassigned                ; 4       ; Clock enable                          ;                      ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~0                                                                                                                            ; Unassigned                ; 5       ; Clock enable                          ;                      ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena_reg[2]                                                                                                                                         ; Unassigned                ; 16      ; Clock enable                          ;                      ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena_reg[3]                                                                                                                                         ; Unassigned                ; 16      ; Clock enable                          ;                      ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~5                                                                                                                                  ; Unassigned                ; 2       ; Clock enable                          ;                      ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~2                                                                                                                                  ; Unassigned                ; 6       ; Clock enable                          ;                      ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~3                                                                                                                                  ; Unassigned                ; 6       ; Clock enable                          ;                      ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~4                                                                                                                                  ; Unassigned                ; 3       ; Clock enable                          ;                      ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]                                                                                                                                     ; Unassigned                ; 14      ; Async. clear                          ;                      ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]                                                                                                                                    ; Unassigned                ; 12      ; Clock enable                          ;                      ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3]                                                                                                                                     ; Unassigned                ; 54      ; Sync. load                            ;                      ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]                                                                                                                                     ; Unassigned                ; 67      ; Clock enable, Sync. load              ;                      ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                     ; Unassigned                ; 75      ; Async. clear, Clock enable            ;                      ;
; clk_125                                                                                                                                                                                                                                  ; PIN_AB16                  ; 2641    ; Clock                                 ;                      ;
; jtag_master|master_0|b2p|i39                                                                                                                                                                                                             ; Unassigned                ; 5       ; Clock enable                          ;                      ;
; jtag_master|master_0|b2p|out_channel[7]~0                                                                                                                                                                                                ; Unassigned                ; 8       ; Clock enable                          ;                      ;
; jtag_master|master_0|fifo|internal_out_ready                                                                                                                                                                                             ; Unassigned                ; 9       ; Clock enable                          ;                      ;
; jtag_master|master_0|fifo|write                                                                                                                                                                                                          ; Unassigned                ; 16      ; Clock enable, Write enable            ;                      ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[0]~0                                                                                                                    ; Unassigned                ; 8       ; Clock enable                          ;                      ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n                                                                                                                        ; Unassigned                ; 8       ; Async. clear                          ;                      ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[6]                                                                                                   ; Unassigned                ; 1       ; Async. clear                          ;                      ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[0]~0                                                                                                                            ; Unassigned                ; 9       ; Clock enable                          ;                      ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~11                                                                                                                          ; Unassigned                ; 8       ; Clock enable                          ;                      ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[0]~0                                                                                                                              ; Unassigned                ; 2       ; Clock enable                          ;                      ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[0]~0                                                                                                                               ; Unassigned                ; 8       ; Clock enable                          ;                      ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[15]~0                                                                                                                            ; Unassigned                ; 12      ; Clock enable                          ;                      ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0]~0                                                                                                                 ; Unassigned                ; 4       ; Clock enable                          ;                      ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[0]~0                                                                                                                ; Unassigned                ; 4       ; Clock enable                          ;                      ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|i391~0                                                                                                                                     ; Unassigned                ; 8       ; Sync. load                            ;                      ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|i595~1                                                                                                                                     ; Unassigned                ; 9       ; Clock enable                          ;                      ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|i595~2                                                                                                                                     ; Unassigned                ; 8       ; Clock enable                          ;                      ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|i868~1                                                                                                                                     ; Unassigned                ; 19      ; Sync. load                            ;                      ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|out_valid                                                                                                                     ; Unassigned                ; 9       ; Clock enable                          ;                      ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[7]~0                                                                                                                                ; Unassigned                ; 8       ; Clock enable                          ;                      ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~1                                                                                                                    ; Unassigned                ; 8       ; Sync. load                            ;                      ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~2                                                                                                                    ; Unassigned                ; 8       ; Clock enable                          ;                      ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[0]~0                                                                                                                 ; Unassigned                ; 3       ; Clock enable                          ;                      ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[2]~0                                                                                                                      ; Unassigned                ; 13      ; Clock enable                          ;                      ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reduce_nor_6~0                                                                                                                             ; Unassigned                ; 30      ; Clock enable                          ;                      ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reduce_nor_6~1                                                                                                                             ; Unassigned                ; 3       ; Clock enable                          ;                      ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0]~0                                                                                                              ; Unassigned                ; 10      ; Clock enable                          ;                      ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~0                                                                                                  ; Unassigned                ; 19      ; Clock enable                          ;                      ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~1                                                                                                  ; Unassigned                ; 12      ; Sync. clear                           ;                      ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[0]~0                                                                                                                ; Unassigned                ; 3       ; Clock enable                          ;                      ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[2]~1                                                                                                                     ; Unassigned                ; 3       ; Clock enable                          ;                      ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0                                                                                                                           ; Unassigned                ; 19      ; Clock enable, Sync. load              ;                      ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~0                                                                                                                         ; Unassigned                ; 8       ; Clock enable                          ;                      ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|take_in_data                                                                                                                                 ; Unassigned                ; 8       ; Clock enable                          ;                      ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|i9                                                                                                                                 ; Unassigned                ; 9       ; Clock enable                          ;                      ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]                                                                                                                                      ; Unassigned                ; 25      ; Async. clear                          ;                      ;
; jtag_master|master_0|p2b_adapter|out_data[2]~1                                                                                                                                                                                           ; Unassigned                ; 7       ; Clock enable                          ;                      ;
; jtag_master|master_0|p2b|i46~0                                                                                                                                                                                                           ; Unassigned                ; 13      ; Clock enable                          ;                      ;
; jtag_master|master_0|p2b|sent_channel                                                                                                                                                                                                    ; Unassigned                ; 3       ; Clock enable                          ;                      ;
; jtag_master|master_0|p2b|sent_eop~0                                                                                                                                                                                                      ; Unassigned                ; 2       ; Clock enable                          ;                      ;
; jtag_master|master_0|p2b|sent_sop~0                                                                                                                                                                                                      ; Unassigned                ; 1       ; Clock enable                          ;                      ;
; jtag_master|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                             ; Unassigned                ; 223     ; Async. clear                          ;                      ;
; jtag_master|master_0|transacto|p2m|address[22]~1                                                                                                                                                                                         ; Unassigned                ; 5       ; Clock enable                          ;                      ;
; jtag_master|master_0|transacto|p2m|address[3]~2                                                                                                                                                                                          ; Unassigned                ; 6       ; Clock enable                          ;                      ;
; jtag_master|master_0|transacto|p2m|address[9]~0                                                                                                                                                                                          ; Unassigned                ; 8       ; Clock enable                          ;                      ;
; jtag_master|master_0|transacto|p2m|counter[14]~0                                                                                                                                                                                         ; Unassigned                ; 8       ; Clock enable                          ;                      ;
; jtag_master|master_0|transacto|p2m|counter[5]~1                                                                                                                                                                                          ; Unassigned                ; 8       ; Clock enable                          ;                      ;
; jtag_master|master_0|transacto|p2m|i681~0                                                                                                                                                                                                ; Unassigned                ; 32      ; Clock enable                          ;                      ;
; jtag_master|master_0|transacto|p2m|i769                                                                                                                                                                                                  ; Unassigned                ; 18      ; Clock enable                          ;                      ;
; jtag_master|master_0|transacto|p2m|state.GET_ADDR2                                                                                                                                                                                       ; Unassigned                ; 10      ; Sync. load                            ;                      ;
; jtag_master|master_0|transacto|p2m|state.GET_ADDR3                                                                                                                                                                                       ; Unassigned                ; 13      ; Sync. load                            ;                      ;
; jtag_master|master_0|transacto|p2m|state.READ_SEND_WAIT                                                                                                                                                                                  ; Unassigned                ; 26      ; Sync. load                            ;                      ;
; jtag_master|master_0|transacto|p2m|writedata[15]~1                                                                                                                                                                                       ; Unassigned                ; 8       ; Clock enable                          ;                      ;
; jtag_master|master_0|transacto|p2m|writedata[23]~2                                                                                                                                                                                       ; Unassigned                ; 8       ; Clock enable                          ;                      ;
; jtag_master|master_0|transacto|p2m|writedata[31]~3                                                                                                                                                                                       ; Unassigned                ; 8       ; Clock enable                          ;                      ;
; jtag_master|master_0|transacto|p2m|writedata[7]~0                                                                                                                                                                                        ; Unassigned                ; 8       ; Clock enable                          ;                      ;
; lb_fifo_reset_sync|alt_mge_reset_synchronizer_int_chain_out                                                                                                                                                                              ; Unassigned                ; 12      ; Async. clear                          ;                      ;
; reduce_nor_0                                                                                                                                                                                                                             ; Unassigned                ; 32      ; Sync. clear                           ;                      ;
; reset_n                                                                                                                                                                                                                                  ; PIN_AE4                   ; 37      ; Async. clear                          ;                      ;
; ~ALTERA_CLKUSR~                                                                                                                                                                                                                          ; PIN_Y15                   ; 40      ; Clock                                 ;                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+---------------------------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals Summary                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+-------------+----------------+--------------------------+
; Name                                                                                                                                                                                   ; Location                  ; Fan-Out ; Signal Type ; Promotion Type ; Global Resource Used     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+-------------+----------------+--------------------------+
; DUT|core_pll|xcvr_fpll_a10_0|outclk0                                                                                                                                                   ; FPLL_1DT                  ; 5540    ; Global      ; Required       ; Global Clock Region      ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk1                                                                                                                                                   ; FPLL_1DT                  ; 10096   ; Global      ; Required       ; Global Clock Region      ;
; clk_125                                                                                                                                                                                ; PIN_AB16                  ; 2641    ; Global      ; Automatic      ; Global Clock Region      ;
; ~ALTERA_CLKUSR~                                                                                                                                                                        ; PIN_Y15                   ; 40      ; Global      ; Automatic      ; Global Clock Region      ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out ; HSSIRXPLDPCSINTERFACE_1D4 ; 746     ; Periphery   ; Required       ; Periphery Clock Region 2 ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out ; HSSITXPLDPCSINTERFACE_1D4 ; 281     ; Periphery   ; Required       ; Periphery Clock Region 2 ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out ; HSSIRXPLDPCSINTERFACE_1D3 ; 746     ; Periphery   ; Required       ; Periphery Clock Region 2 ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out ; HSSITXPLDPCSINTERFACE_1D3 ; 281     ; Periphery   ; Required       ; Periphery Clock Region 2 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+-------------+----------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals Details                                                                                                                                                                                                     ;
+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                               ; Value                                                                                                                                                                                          ;
+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                   ; DUT|core_pll|xcvr_fpll_a10_0|outclk0                                                                                                                                                           ;
;     -- Source Type                     ; CMU fractional PLL                                                                                                                                                                             ;
;     -- Source Location                 ; FPLL_1DT                                                                                                                                                                                       ;
;     -- Fan-Out                         ; 5540                                                                                                                                                                                           ;
;     -- Promotion Type                  ; Required Promotion                                                                                                                                                                             ;
;     -- Global Buffer                   ; DUT|core_pll|xcvr_fpll_a10_0|outclk0~CLKENA0                                                                                                                                                   ;
;     -- Global Buffer Location          ; CLKCTRL_1D_G_I14                                                                                                                                                                               ;
;     -- Global Signal Type              ; Global                                                                                                                                                                                         ;
;     -- Region Drivable by Buffer       ; Global Clock Region                                                                                                                                                                            ;
;     -- Bounding Box Drivable by Buffer ; (0, 0) to (102, 115)                                                                                                                                                                           ;
;     -- Clock Region Line               ; 14                                                                                                                                                                                             ;
;                                        ;                                                                                                                                                                                                ;
; Name                                   ; DUT|core_pll|xcvr_fpll_a10_0|outclk1                                                                                                                                                           ;
;     -- Source Type                     ; CMU fractional PLL                                                                                                                                                                             ;
;     -- Source Location                 ; FPLL_1DT                                                                                                                                                                                       ;
;     -- Fan-Out                         ; 10096                                                                                                                                                                                          ;
;     -- Promotion Type                  ; Required Promotion                                                                                                                                                                             ;
;     -- Global Buffer                   ; DUT|core_pll|xcvr_fpll_a10_0|outclk1~CLKENA0                                                                                                                                                   ;
;     -- Global Buffer Location          ; CLKCTRL_1D_G_I10                                                                                                                                                                               ;
;     -- Global Signal Type              ; Global                                                                                                                                                                                         ;
;     -- Region Drivable by Buffer       ; Global Clock Region                                                                                                                                                                            ;
;     -- Bounding Box Drivable by Buffer ; (0, 0) to (102, 115)                                                                                                                                                                           ;
;     -- Clock Region Line               ; 10                                                                                                                                                                                             ;
;                                        ;                                                                                                                                                                                                ;
; Name                                   ; clk_125                                                                                                                                                                                        ;
;     -- Source Type                     ; I/O pad                                                                                                                                                                                        ;
;     -- Source Location                 ; PIN_AB16                                                                                                                                                                                       ;
;     -- Fan-Out                         ; 2641                                                                                                                                                                                           ;
;     -- Promotion Type                  ; Automatic Promotion                                                                                                                                                                            ;
;     -- Global Buffer                   ; clk_125~inputCLKENA0                                                                                                                                                                           ;
;     -- Global Buffer Location          ; CLKCTRL_2A_G_I20                                                                                                                                                                               ;
;     -- Global Signal Type              ; Global                                                                                                                                                                                         ;
;     -- Region Drivable by Buffer       ; Global Clock Region                                                                                                                                                                            ;
;     -- Bounding Box Drivable by Buffer ; (0, 0) to (102, 115)                                                                                                                                                                           ;
;     -- Clock Region Line               ; 20                                                                                                                                                                                             ;
;                                        ;                                                                                                                                                                                                ;
; Name                                   ; ~ALTERA_CLKUSR~                                                                                                                                                                                ;
;     -- Source Type                     ; I/O pad                                                                                                                                                                                        ;
;     -- Source Location                 ; PIN_Y15                                                                                                                                                                                        ;
;     -- Fan-Out                         ; 40                                                                                                                                                                                             ;
;     -- Promotion Type                  ; Automatic Promotion                                                                                                                                                                            ;
;     -- Global Buffer                   ; ~ALTERA_CLKUSR~~ibufCLKENA0                                                                                                                                                                    ;
;     -- Global Buffer Location          ; CLKCTRL_2A_G_I22                                                                                                                                                                               ;
;     -- Global Signal Type              ; Global                                                                                                                                                                                         ;
;     -- Region Drivable by Buffer       ; Global Clock Region                                                                                                                                                                            ;
;     -- Bounding Box Drivable by Buffer ; (0, 0) to (102, 115)                                                                                                                                                                           ;
;     -- Clock Region Line               ; 22                                                                                                                                                                                             ;
;                                        ;                                                                                                                                                                                                ;
; Name                                   ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out         ;
;     -- Source Type                     ; HSSI RX PLD PCS INTERFACE                                                                                                                                                                      ;
;     -- Source Location                 ; HSSIRXPLDPCSINTERFACE_1D4                                                                                                                                                                      ;
;     -- Fan-Out                         ; 746                                                                                                                                                                                            ;
;     -- Promotion Type                  ; Required Promotion                                                                                                                                                                             ;
;     -- Global Buffer                   ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out~CLKENA0 ;
;     -- Global Buffer Location          ; CLKCTRL_1D_P2_I3                                                                                                                                                                               ;
;     -- Global Signal Type              ; Periphery                                                                                                                                                                                      ;
;     -- Region Drivable by Buffer       ; Periphery Clock Region 2                                                                                                                                                                       ;
;     -- Bounding Box Drivable by Buffer ; (0, 32) to (38, 58)                                                                                                                                                                            ;
;     -- Clock Region Line               ; 3 (driven from bank 1D)                                                                                                                                                                        ;
;                                        ;                                                                                                                                                                                                ;
; Name                                   ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out         ;
;     -- Source Type                     ; HSSI TX PLD PCS INTERFACE                                                                                                                                                                      ;
;     -- Source Location                 ; HSSITXPLDPCSINTERFACE_1D4                                                                                                                                                                      ;
;     -- Fan-Out                         ; 281                                                                                                                                                                                            ;
;     -- Promotion Type                  ; Required Promotion                                                                                                                                                                             ;
;     -- Global Buffer                   ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out~CLKENA0 ;
;     -- Global Buffer Location          ; CLKCTRL_1D_P2_I0                                                                                                                                                                               ;
;     -- Global Signal Type              ; Periphery                                                                                                                                                                                      ;
;     -- Region Drivable by Buffer       ; Periphery Clock Region 2                                                                                                                                                                       ;
;     -- Bounding Box Drivable by Buffer ; (0, 32) to (38, 58)                                                                                                                                                                            ;
;     -- Clock Region Line               ; 0 (driven from bank 1D)                                                                                                                                                                        ;
;                                        ;                                                                                                                                                                                                ;
; Name                                   ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out         ;
;     -- Source Type                     ; HSSI RX PLD PCS INTERFACE                                                                                                                                                                      ;
;     -- Source Location                 ; HSSIRXPLDPCSINTERFACE_1D3                                                                                                                                                                      ;
;     -- Fan-Out                         ; 746                                                                                                                                                                                            ;
;     -- Promotion Type                  ; Required Promotion                                                                                                                                                                             ;
;     -- Global Buffer                   ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out~CLKENA0 ;
;     -- Global Buffer Location          ; CLKCTRL_1D_P2_I6                                                                                                                                                                               ;
;     -- Global Signal Type              ; Periphery                                                                                                                                                                                      ;
;     -- Region Drivable by Buffer       ; Periphery Clock Region 2                                                                                                                                                                       ;
;     -- Bounding Box Drivable by Buffer ; (0, 32) to (38, 58)                                                                                                                                                                            ;
;     -- Clock Region Line               ; 6 (driven from bank 1D)                                                                                                                                                                        ;
;                                        ;                                                                                                                                                                                                ;
; Name                                   ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out         ;
;     -- Source Type                     ; HSSI TX PLD PCS INTERFACE                                                                                                                                                                      ;
;     -- Source Location                 ; HSSITXPLDPCSINTERFACE_1D3                                                                                                                                                                      ;
;     -- Fan-Out                         ; 281                                                                                                                                                                                            ;
;     -- Promotion Type                  ; Required Promotion                                                                                                                                                                             ;
;     -- Global Buffer                   ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out~CLKENA0 ;
;     -- Global Buffer Location          ; CLKCTRL_1D_P2_I7                                                                                                                                                                               ;
;     -- Global Signal Type              ; Periphery                                                                                                                                                                                      ;
;     -- Region Drivable by Buffer       ; Periphery Clock Region 2                                                                                                                                                                       ;
;     -- Bounding Box Drivable by Buffer ; (0, 32) to (38, 58)                                                                                                                                                                            ;
;     -- Clock Region Line               ; 7 (driven from bank 1D)                                                                                                                                                                        ;
+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                ;
+-------------------------------------------------------+--------------------------+-------------------------+
; Statistic                                             ; |                        ; auto_fab_0              ;
+-------------------------------------------------------+--------------------------+-------------------------+
; ALMs needed [=A-B+C]                                  ; 14333.5 / 80330 ( 17 % ) ; 188.5 / 80330 ( < 1 % ) ;
;     [A] ALMs used in final placement                  ; 16221.5 / 80330 ( 20 % ) ; 188.5 / 80330 ( < 1 % ) ;
;     [B] Estimate of ALMs recoverable by dense packing ; 2342.0 / 80330 ( 2 % )   ; 15.5 / 80330 ( < 1 % )  ;
;     [C] Estimate of ALMs unavailable                  ; 454.0 / 80330 ( < 1 % )  ; 15.5 / 80330 ( < 1 % )  ;
; ALMs used for memory                                  ; 40.0                     ; 0.0                     ;
; Combinational ALUTs                                   ; 21562                    ; 274                     ;
; Dedicated Logic Registers                             ; 18834 / 321320 ( 5 % )   ; 223 / 321320 ( < 1 % )  ;
; I/O Registers                                         ; 0                        ; 0                       ;
; Block Memory Bits                                     ; 703840                   ; 0                       ;
; M20Ks                                                 ; 70 / 587 ( 11 % )        ; 0 / 587 ( 0 % )         ;
; DSP Blocks                                            ; 0 / 192 ( 0 % )          ; 0 / 192 ( 0 % )         ;
; Pins                                                  ; 25                       ; 0                       ;
; Virtual Pins                                          ; 6                        ; 0                       ;
; IOPLLs                                                ; 0                        ; 0                       ;
;                                                       ;                          ;                         ;
; Region Placement                                      ; -                        ; -                       ;
;                                                       ;                          ;                         ;
; Connections                                           ;                          ;                         ;
;     -- Input Connections                              ; 74                       ; 1217                    ;
;     -- Registered Input Connections                   ; 17                       ; 677                     ;
;     -- Output Connections                             ; 1217                     ; 74                      ;
;     -- Registered Output Connections                  ; 431                      ; 34                      ;
;                                                       ;                          ;                         ;
; Internal Connections                                  ;                          ;                         ;
;     -- Total Connections                              ; 200270                   ; 3027                    ;
;     -- Registered Connections                         ; 86348                    ; 1755                    ;
;                                                       ;                          ;                         ;
; External Connections                                  ;                          ;                         ;
;     -- |                                              ; 0                        ; 1291                    ;
;     -- auto_fab_0                                     ; 1291                     ; 0                       ;
+-------------------------------------------------------+--------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+------------------+
; Name                                                                                                                                    ; Fan-Out ; Physical Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+------------------+
; ~GND                                                                                                                                    ; 18573   ; 1061             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|reset_sync|data_out ; 2072    ; 229              ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|reset_sync|data_out ; 2072    ; 228              ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|core_tck                                                                      ; 628     ; 70               ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|clk_rst_inst|csr_reset_synchronizer_inst|altera_reset_synchronizer_int_chain_out         ; 564     ; 60               ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|clk_rst_inst|csr_reset_synchronizer_inst|altera_reset_synchronizer_int_chain_out         ; 564     ; 57               ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------------------------------+
; Name                                                                                                                                                                                                                                    ; Type       ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M20K blocks ; MLABs ; MIF  ; Location                                                                                                                                                          ; Mixed Port RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------------------------------+
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|mem_count|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|ALTSYNCRAM          ; M20K block ; Simple Dual Port ; Single Clock ; --           ; --           ; 32           ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 1152   ; --                          ; --                          ; 32                          ; 36                          ; 1152                ; 1           ; 0     ; None ; M20K_X8_Y82_N0                                                                                                                                                    ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM                                    ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|mem_csr|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|ALTSYNCRAM            ; M20K block ; Simple Dual Port ; Single Clock ; --           ; --           ; 32           ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 1152   ; --                          ; --                          ; 32                          ; 36                          ; 1152                ; 1           ; 0     ; None ; M20K_X8_Y83_N0                                                                                                                                                    ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM                                    ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|mem_count|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|ALTSYNCRAM          ; M20K block ; Simple Dual Port ; Single Clock ; --           ; --           ; 32           ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 1152   ; --                          ; --                          ; 32                          ; 36                          ; 1152                ; 1           ; 0     ; None ; M20K_X8_Y86_N0                                                                                                                                                    ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM                                    ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|mem_csr|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|ALTSYNCRAM            ; M20K block ; Simple Dual Port ; Single Clock ; --           ; --           ; 32           ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 1152   ; --                          ; --                          ; 32                          ; 36                          ; 1152                ; 1           ; 0     ; None ; M20K_X8_Y87_N0                                                                                                                                                    ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM                                    ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|ALTSYNCRAM                 ; M20K block ; Simple Dual Port ; Dual Clocks  ; --           ; --           ; 16           ; 75           ; yes                    ; no                      ; yes                    ; yes                     ; 1200   ; --                          ; --                          ; 16                          ; 75                          ; 1200                ; 2           ; 0     ; None ; M20K_X20_Y54_N0, M20K_X20_Y53_N0                                                                                                                                  ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM                                    ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|ALTSYNCRAM   ; M20K block ; Simple Dual Port ; Dual Clocks  ; --           ; --           ; 16           ; 48           ; yes                    ; no                      ; yes                    ; yes                     ; 768    ; --                          ; --                          ; 16                          ; 48                          ; 768                 ; 2           ; 0     ; None ; M20K_X8_Y62_N0, M20K_X8_Y63_N0                                                                                                                                    ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM                                    ;
; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|ALTSYNCRAM                 ; M20K block ; Simple Dual Port ; Dual Clocks  ; --           ; --           ; 16           ; 70           ; yes                    ; no                      ; yes                    ; yes                     ; 1120   ; --                          ; --                          ; 16                          ; 70                          ; 1120                ; 2           ; 0     ; None ; M20K_X8_Y60_N0, M20K_X8_Y59_N0                                                                                                                                    ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM                                    ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|dcfifo_componenet|auto_generated|fifo_ram|ALTSYNCRAM                                                               ; AUTO       ; Simple Dual Port ; Dual Clocks  ; --           ; --           ; 32           ; 37           ; yes                    ; no                      ; yes                    ; yes                     ; 1184   ; --                          ; --                          ; 32                          ; 37                          ; 1184                ; 1           ; 0     ; None ; M20K_X20_Y58_N0                                                                                                                                                   ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B                           ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet|auto_generated|fifo_ram|ALTSYNCRAM                                                                               ; AUTO       ; Simple Dual Port ; Dual Clocks  ; --           ; --           ; 32           ; 72           ; yes                    ; no                      ; yes                    ; yes                     ; 2304   ; --                          ; --                          ; 32                          ; 72                          ; 2304                ; 2           ; 0     ; None ; M20K_X20_Y56_N0, M20K_X20_Y57_N0                                                                                                                                  ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B                           ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|mem_count|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|ALTSYNCRAM          ; M20K block ; Simple Dual Port ; Single Clock ; --           ; --           ; 32           ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 1152   ; --                          ; --                          ; 32                          ; 36                          ; 1152                ; 1           ; 0     ; None ; M20K_X20_Y84_N0                                                                                                                                                   ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM                                    ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|mem_csr|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|ALTSYNCRAM            ; M20K block ; Simple Dual Port ; Single Clock ; --           ; --           ; 32           ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 1152   ; --                          ; --                          ; 32                          ; 36                          ; 1152                ; 1           ; 0     ; None ; M20K_X20_Y83_N0                                                                                                                                                   ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM                                    ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|mem_count|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|ALTSYNCRAM          ; M20K block ; Simple Dual Port ; Single Clock ; --           ; --           ; 32           ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 1152   ; --                          ; --                          ; 32                          ; 36                          ; 1152                ; 1           ; 0     ; None ; M20K_X30_Y88_N0                                                                                                                                                   ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM                                    ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|mem_csr|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|ALTSYNCRAM            ; M20K block ; Simple Dual Port ; Single Clock ; --           ; --           ; 32           ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 1152   ; --                          ; --                          ; 32                          ; 36                          ; 1152                ; 1           ; 0     ; None ; M20K_X30_Y87_N0                                                                                                                                                   ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM                                    ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|ALTSYNCRAM                 ; M20K block ; Simple Dual Port ; Dual Clocks  ; --           ; --           ; 16           ; 75           ; yes                    ; no                      ; yes                    ; yes                     ; 1200   ; --                          ; --                          ; 16                          ; 75                          ; 1200                ; 2           ; 0     ; None ; M20K_X30_Y66_N0, M20K_X30_Y67_N0                                                                                                                                  ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM                                    ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|ALTSYNCRAM   ; M20K block ; Simple Dual Port ; Dual Clocks  ; --           ; --           ; 16           ; 48           ; yes                    ; no                      ; yes                    ; yes                     ; 768    ; --                          ; --                          ; 16                          ; 48                          ; 768                 ; 2           ; 0     ; None ; M20K_X30_Y72_N0, M20K_X30_Y76_N0                                                                                                                                  ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM                                    ;
; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated|ALTSYNCRAM                 ; M20K block ; Simple Dual Port ; Dual Clocks  ; --           ; --           ; 16           ; 70           ; yes                    ; no                      ; yes                    ; yes                     ; 1120   ; --                          ; --                          ; 16                          ; 70                          ; 1120                ; 2           ; 0     ; None ; M20K_X30_Y65_N0, M20K_X30_Y64_N0                                                                                                                                  ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM                                    ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|dcfifo_componenet|auto_generated|fifo_ram|ALTSYNCRAM                                                               ; AUTO       ; Simple Dual Port ; Dual Clocks  ; --           ; --           ; 32           ; 37           ; yes                    ; no                      ; yes                    ; yes                     ; 1184   ; --                          ; --                          ; 32                          ; 37                          ; 1184                ; 1           ; 0     ; None ; M20K_X20_Y55_N0                                                                                                                                                   ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B                           ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet|auto_generated|fifo_ram|ALTSYNCRAM                                                                               ; AUTO       ; Simple Dual Port ; Dual Clocks  ; --           ; --           ; 32           ; 72           ; yes                    ; no                      ; yes                    ; yes                     ; 2304   ; --                          ; --                          ; 32                          ; 72                          ; 2304                ; 2           ; 0     ; None ; M20K_X20_Y51_N0, M20K_X20_Y52_N0                                                                                                                                  ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B                           ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|crc_out_rtl_0|auto_generated|altera_syncram4|altsyncram7|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; Single Clock ; 4            ; 32           ; 4            ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 128    ; 4                           ; 32                          ; 4                           ; 32                          ; 128                 ; 0           ; 2     ; None ; LAB_X15_Y22_N0, LAB_X15_Y21_N0                                                                                                                                    ; Don't care          ;                 ;                 ;          ;                        ;                                                                     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|shiftreg_ctrl_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ALTSYNCRAM                                ; AUTO       ; Simple Dual Port ; Single Clock ; --           ; --           ; 5            ; 6            ; yes                    ; no                      ; yes                    ; yes                     ; 30     ; --                          ; --                          ; 5                           ; 6                           ; 30                  ; 1           ; 0     ; None ; M20K_X20_Y31_N0                                                                                                                                                   ; Old data            ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting in Auto MLAB Conversion ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|shiftreg_data_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ALTSYNCRAM                                ; AUTO       ; Simple Dual Port ; Single Clock ; --           ; --           ; 5            ; 64           ; yes                    ; no                      ; yes                    ; yes                     ; 320    ; --                          ; --                          ; 5                           ; 64                          ; 320                 ; 2           ; 0     ; None ; M20K_X20_Y30_N0, M20K_X20_Y29_N0                                                                                                                                  ; Old data            ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting in Auto MLAB Conversion ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|ALTSYNCRAM                                          ; AUTO       ; Simple Dual Port ; Single Clock ; --           ; --           ; 2048         ; 70           ; yes                    ; no                      ; yes                    ; yes                     ; 143360 ; --                          ; --                          ; 2048                        ; 70                          ; 143360              ; 7           ; 0     ; None ; M20K_X20_Y42_N0, M20K_X20_Y40_N0, M20K_X20_Y44_N0, M20K_X20_Y45_N0, M20K_X20_Y43_N0, M20K_X20_Y46_N0, M20K_X20_Y41_N0                                             ; Old data            ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                                               ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|crc_out_rtl_0|auto_generated|altera_syncram4|altsyncram7|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; Single Clock ; 4            ; 32           ; 4            ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 128    ; 4                           ; 32                          ; 4                           ; 32                          ; 128                 ; 0           ; 2     ; None ; LAB_X28_Y29_N0, LAB_X28_Y30_N0                                                                                                                                    ; Don't care          ;                 ;                 ;          ;                        ;                                                                     ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|shiftreg_ctrl_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ALTSYNCRAM                                ; AUTO       ; Simple Dual Port ; Single Clock ; --           ; --           ; 5            ; 6            ; yes                    ; no                      ; yes                    ; yes                     ; 30     ; --                          ; --                          ; 5                           ; 6                           ; 30                  ; 1           ; 0     ; None ; M20K_X30_Y49_N0                                                                                                                                                   ; Old data            ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting in Auto MLAB Conversion ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|shiftreg_data_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ALTSYNCRAM                                ; AUTO       ; Simple Dual Port ; Single Clock ; --           ; --           ; 5            ; 64           ; yes                    ; no                      ; yes                    ; yes                     ; 320    ; --                          ; --                          ; 5                           ; 64                          ; 320                 ; 2           ; 0     ; None ; M20K_X30_Y41_N0, M20K_X30_Y40_N0                                                                                                                                  ; Old data            ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting in Auto MLAB Conversion ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated|ALTSYNCRAM                                          ; AUTO       ; Simple Dual Port ; Single Clock ; --           ; --           ; 2048         ; 70           ; yes                    ; no                      ; yes                    ; yes                     ; 143360 ; --                          ; --                          ; 2048                        ; 70                          ; 143360              ; 7           ; 0     ; None ; M20K_X30_Y58_N0, M20K_X30_Y63_N0, M20K_X30_Y60_N0, M20K_X30_Y61_N0, M20K_X30_Y59_N0, M20K_X30_Y62_N0, M20K_X30_Y57_N0                                             ; Old data            ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                                               ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ALTSYNCRAM                                                             ; AUTO       ; True Dual Port   ; Dual Clocks  ; --           ; --           ; 4096         ; 48           ; yes                    ; yes                     ; yes                    ; no                      ; 196608 ; --                          ; --                          ; 4096                        ; 48                          ; 196608              ; 10          ; 0     ; None ; M20K_X58_Y5_N0, M20K_X58_Y2_N0, M20K_X64_Y3_N0, M20K_X58_Y3_N0, M20K_X64_Y2_N0, M20K_X64_Y4_N0, M20K_X64_Y5_N0, M20K_X64_Y1_N0, M20K_X58_Y4_N0, M20K_X58_Y1_N0    ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                                               ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ALTSYNCRAM                                                            ; AUTO       ; True Dual Port   ; Dual Clocks  ; --           ; --           ; 4096         ; 48           ; yes                    ; yes                     ; yes                    ; no                      ; 196608 ; --                          ; --                          ; 4096                        ; 48                          ; 196608              ; 10          ; 0     ; None ; M20K_X64_Y9_N0, M20K_X64_Y6_N0, M20K_X64_Y7_N0, M20K_X64_Y11_N0, M20K_X58_Y6_N0, M20K_X64_Y12_N0, M20K_X58_Y8_N0, M20K_X64_Y8_N0, M20K_X64_Y10_N0, M20K_X58_Y7_N0 ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                                               ;
; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|cmd_fifo|mem_rtl_0|auto_generated|ALTSYNCRAM                                                                                                                      ; AUTO       ; Simple Dual Port ; Dual Clocks  ; --           ; --           ; 4            ; 50           ; yes                    ; no                      ; yes                    ; no                      ; 200    ; --                          ; --                          ; 4                           ; 49                          ; 196                 ; 2           ; 0     ; None ; M20K_X20_Y59_N0, M20K_X20_Y63_N0                                                                                                                                  ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B                           ;
; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|mem_rtl_0|auto_generated|ALTSYNCRAM                                                                                                                      ; AUTO       ; Simple Dual Port ; Dual Clocks  ; --           ; --           ; 4            ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 128    ; --                          ; --                          ; 4                           ; 32                          ; 128                 ; 1           ; 0     ; None ; M20K_X30_Y46_N0                                                                                                                                                   ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B                           ;
; jtag_master|master_0|fifo|infer_mem_rtl_0|auto_generated|ALTSYNCRAM                                                                                                                                                                     ; AUTO       ; Simple Dual Port ; Single Clock ; --           ; --           ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; --                          ; --                          ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None ; M20K_X20_Y64_N0                                                                                                                                                   ; Old data            ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting in Auto MLAB Conversion ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+----------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                ;
+-------------------------------------------------------------+------------------------+-------+
; Resource                                                    ; Usage                  ; %     ;
+-------------------------------------------------------------+------------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 14,342 / 80,330        ; 18 %  ;
; ALMs needed [=A-B+C]                                        ; 14,342                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 16,222 / 80,330        ; 20 %  ;
;         [a] ALMs used for LUT logic and registers           ; 5,575                  ;       ;
;         [b] ALMs used for LUT logic                         ; 7,574                  ;       ;
;         [c] ALMs used for registers                         ; 3,033                  ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 40                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 2,343 / 80,330         ; 3 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 463 / 80,330           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                      ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 5                      ;       ;
;         [c] Due to LAB input limits                         ; 455                    ;       ;
;         [d] Due to virtual I/Os                             ; 3                      ;       ;
;                                                             ;                        ;       ;
; Difficulty packing design                                   ; Low                    ;       ;
;                                                             ;                        ;       ;
; Total LABs:  partially or completely used                   ; 1,917 / 8,033          ; 24 %  ;
;     -- Logic LABs                                           ; 1,913                  ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 4                      ;       ;
;                                                             ;                        ;       ;
; Combinational ALUT usage for logic                          ; 21,562                 ;       ;
;     -- 7 input functions                                    ; 168                    ;       ;
;     -- 6 input functions                                    ; 3,451                  ;       ;
;     -- 5 input functions                                    ; 4,666                  ;       ;
;     -- 4 input functions                                    ; 4,529                  ;       ;
;     -- <=3 input functions                                  ; 8,748                  ;       ;
; Combinational ALUT usage for route-throughs                 ; 3,721                  ;       ;
; Memory ALUT usage                                           ; 64                     ;       ;
;     -- 64-address deep                                      ; 0                      ;       ;
;     -- 32-address deep                                      ; 64                     ;       ;
;                                                             ;                        ;       ;
;                                                             ;                        ;       ;
; Dedicated logic registers                                   ; 19,937                 ;       ;
;     -- By type:                                             ;                        ;       ;
;         -- Primary logic registers                          ; 17,215 / 160,660       ; 11 %  ;
;         -- Secondary logic registers                        ; 2,722 / 160,660        ; 2 %   ;
;     -- By function:                                         ;                        ;       ;
;         -- Design implementation registers                  ; 18,834                 ;       ;
;         -- Routing optimization registers                   ; 1,103                  ;       ;
;                                                             ;                        ;       ;
; ALMs adjustment for power estimation                        ; 1,612                  ;       ;
;                                                             ;                        ;       ;
; Virtual pins                                                ; 6                      ;       ;
; I/O pins                                                    ; 25 / 340               ; 7 %   ;
;     -- Clock pins                                           ; 2 / 16                 ; 13 %  ;
;     -- Dedicated input pins                                 ; 7 / 35                 ; 20 %  ;
;                                                             ;                        ;       ;
; M20K blocks                                                 ; 70 / 587               ; 12 %  ;
; Total MLAB memory bits                                      ; 256                    ;       ;
; Total block memory bits                                     ; 703,840 / 12,021,760   ; 6 %   ;
; Total block memory implementation bits                      ; 1,433,600 / 12,021,760 ; 12 %  ;
;                                                             ;                        ;       ;
; DSP Blocks Needed [=A+B-C]                                  ; 0 / 192                ; 0 %   ;
;     [A] Total Fixed Point DSP Blocks                        ; 0                      ;       ;
;     [B] Total Floating Point DSP Blocks                     ; 0                      ;       ;
;     [C] Estimate of DSP Blocks recoverable by dense merging ; 0                      ;       ;
;                                                             ;                        ;       ;
; IOPLLs                                                      ; 0 / 6                  ; 0 %   ;
; FPLLs                                                       ; 1 / 8                  ; 13 %  ;
; Global signals                                              ; 8                      ;       ;
;     -- Global clocks                                        ; 4 / 32                 ; 13 %  ;
;     -- Regional clocks                                      ; 0 / 8                  ; 0 %   ;
;     -- Periphery clocks                                     ; 4 / 144                ; 3 %   ;
; JTAGs                                                       ; 1 / 1                  ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                  ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                  ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                  ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                  ; 0 %   ;
; PCIe Hard IPs                                               ; 0 / 1                  ; 0 %   ;
; HSSI RX PCSs                                                ; 2 / 12                 ; 17 %  ;
; HSSI PMA RX DESERs                                          ; 2 / 12                 ; 17 %  ;
; HSSI TX PCSs                                                ; 2 / 12                 ; 17 %  ;
; HSSI PMA TX SERs                                            ; 2 / 12                 ; 17 %  ;
; HSSI CDR PLL                                                ; 12 / 12                ; 100 % ;
;     -- CDR PLLs for Unused RX Clock Workaround              ; 10 / 12                ; 83 %  ;
; HSSI ATX PLL                                                ; 1 / 4                  ; 25 %  ;
; Impedance control blocks                                    ; 0 / 7                  ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 6.7% / 6.4% / 7.2%     ;       ;
; Peak interconnect usage (total/H/V)                         ; 38.8% / 37.1% / 41.1%  ;       ;
; Maximum fan-out                                             ; 10822                  ;       ;
; Highest non-global fan-out                                  ; 9690                   ;       ;
; Total fan-out                                               ; 175743                 ;       ;
; Average fan-out                                             ; 4.07                   ;       ;
+-------------------------------------------------------------+------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------+
; Compilation Hierarchy Node                                                           ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M20Ks ; DSP Blocks ; Pins ; Virtual Pins ; IOPLLs ; Full Hierarchy Name                                                                                                                                                                                                          ; Entity Name                                                                                     ; Library Name                                    ;
+--------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------+
; |                                                                                    ; 14333.5 (64.3)       ; 16221.5 (52.9)                   ; 2342.0 (0.2)                                      ; 454.0 (11.6)                     ; 40.0 (0.0)           ; 21562 (49)          ; 19937 (135)               ; 0 (0)         ; 703840            ; 70    ; 0          ; 25   ; 6            ; 0 (0)  ; |                                                                                                                                                                                                                            ; altera_eth_top                                                                                  ; altera_work                                     ;
;    |DUT|                                                                             ; 6810.0 (0.0)         ; 8292.3 (0.0)                     ; 1761.5 (0.0)                                      ; 279.1 (0.0)                      ; 0.0 (0.0)            ; 10094 (0)           ; 13976 (0)                 ; 0 (0)         ; 22368             ; 26    ; 0          ; 0    ; 0            ; 0 (0)  ; DUT                                                                                                                                                                                                                          ; alt_mge_multi_channel                                                                           ; altera_work                                     ;
;       |CHANNEL_GEN[0].u_channel|                                                     ; 3393.1 (0.3)         ; 4142.1 (0.6)                     ; 884.9 (0.3)                                       ; 135.9 (0.0)                      ; 0.0 (0.0)            ; 5064 (2)            ; 6922 (0)                  ; 0 (0)         ; 11184             ; 13    ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel                                                                                                                                                                                                 ; alt_mge_channel                                                                                 ; altera_work                                     ;
;          |address_decoder_ch|                                                        ; 52.5 (0.0)           ; 64.7 (0.0)                       ; 15.1 (0.0)                                        ; 2.9 (0.0)                        ; 0.0 (0.0)            ; 79 (0)              ; 93 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|address_decoder_ch                                                                                                                                                                              ; address_decoder_channel                                                                         ; address_decoder_channel                         ;
;             |mac|                                                                    ; 9.3 (0.0)            ; 11.0 (0.0)                       ; 2.3 (0.0)                                         ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|address_decoder_ch|mac                                                                                                                                                                          ; address_decoder_channel_mac                                                                     ; address_decoder_channel_mac                     ;
;                |mac|                                                                 ; 9.3 (9.3)            ; 11.0 (11.0)                      ; 2.3 (2.3)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 1 (1)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|address_decoder_ch|mac|mac                                                                                                                                                                      ; address_decoder_channel_mac_altera_merlin_slave_translator_181_5aswt6a                          ; altera_merlin_slave_translator_181              ;
;             |master|                                                                 ; 4.8 (0.0)            ; 4.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|address_decoder_ch|master                                                                                                                                                                       ; address_decoder_channel_master                                                                  ; address_decoder_channel_master                  ;
;                |master|                                                              ; 4.8 (4.8)            ; 4.8 (4.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|address_decoder_ch|master|master                                                                                                                                                                ; address_decoder_channel_master_altera_merlin_master_translator_181_mhudjri                      ; altera_merlin_master_translator_181             ;
;             |mm_interconnect_0|                                                      ; 36.1 (0.0)           ; 35.1 (0.0)                       ; 0.7 (0.0)                                         ; 1.7 (0.0)                        ; 0.0 (0.0)            ; 70 (0)              ; 21 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|address_decoder_ch|mm_interconnect_0                                                                                                                                                            ; address_decoder_channel_altera_mm_interconnect_181_ua2ricy                                      ; altera_mm_interconnect_181                      ;
;                |cmd_demux|                                                           ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|address_decoder_ch|mm_interconnect_0|cmd_demux                                                                                                                                                  ; address_decoder_channel_altera_merlin_demultiplexer_181_y2e6rja                                 ; altera_merlin_demultiplexer_181                 ;
;                |mac_avalon_universal_slave_0_agent|                                  ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|address_decoder_ch|mm_interconnect_0|mac_avalon_universal_slave_0_agent                                                                                                                         ; address_decoder_channel_altera_merlin_slave_agent_181_a7g37xa                                   ; altera_merlin_slave_agent_181                   ;
;                |mac_avalon_universal_slave_0_agent_rsp_fifo|                         ; 3.6 (3.6)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 1.1 (1.1)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|address_decoder_ch|mm_interconnect_0|mac_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                ; address_decoder_channel_altera_avalon_sc_fifo_181_hseo73i                                       ; altera_avalon_sc_fifo_181                       ;
;                |master_avalon_universal_master_0_agent|                              ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|address_decoder_ch|mm_interconnect_0|master_avalon_universal_master_0_agent                                                                                                                     ; address_decoder_channel_altera_merlin_master_agent_181_t5eyqrq                                  ; altera_merlin_master_agent_181                  ;
;                |master_avalon_universal_master_0_limiter|                            ; 6.2 (6.2)            ; 6.7 (6.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|address_decoder_ch|mm_interconnect_0|master_avalon_universal_master_0_limiter                                                                                                                   ; address_decoder_channel_altera_merlin_traffic_limiter_181_reppfiq                               ; altera_merlin_traffic_limiter_181               ;
;                |phy_avalon_universal_slave_0_agent_rsp_fifo|                         ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|address_decoder_ch|mm_interconnect_0|phy_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                ; address_decoder_channel_altera_avalon_sc_fifo_181_hseo73i                                       ; altera_avalon_sc_fifo_181                       ;
;                |router|                                                              ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|address_decoder_ch|mm_interconnect_0|router                                                                                                                                                     ; address_decoder_channel_altera_merlin_router_181_4jbpu4a                                        ; altera_merlin_router_181                        ;
;                |rsp_mux|                                                             ; 11.9 (11.9)          ; 11.3 (11.3)                      ; 0.0 (0.0)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|address_decoder_ch|mm_interconnect_0|rsp_mux                                                                                                                                                    ; address_decoder_channel_altera_merlin_multiplexer_181_ldjjaaa                                   ; altera_merlin_multiplexer_181                   ;
;                |xcvr_rcfg_avalon_universal_slave_0_agent_rsp_fifo|                   ; 2.0 (2.0)            ; 2.8 (2.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|address_decoder_ch|mm_interconnect_0|xcvr_rcfg_avalon_universal_slave_0_agent_rsp_fifo                                                                                                          ; address_decoder_channel_altera_avalon_sc_fifo_181_hseo73i                                       ; altera_avalon_sc_fifo_181                       ;
;             |phy|                                                                    ; 1.1 (0.0)            ; 8.2 (0.0)                        ; 7.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 23 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|address_decoder_ch|phy                                                                                                                                                                          ; address_decoder_channel_phy                                                                     ; address_decoder_channel_phy                     ;
;                |phy|                                                                 ; 1.1 (1.1)            ; 8.2 (8.2)                        ; 7.1 (7.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|address_decoder_ch|phy|phy                                                                                                                                                                      ; address_decoder_channel_phy_altera_merlin_slave_translator_181_5aswt6a                          ; altera_merlin_slave_translator_181              ;
;             |rst_controller|                                                         ; 0.4 (0.0)            ; 1.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|address_decoder_ch|rst_controller                                                                                                                                                               ; altera_reset_controller                                                                         ; altera_reset_controller_181                     ;
;                |alt_rst_sync_uq1|                                                    ; 0.4 (0.4)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|address_decoder_ch|rst_controller|alt_rst_sync_uq1                                                                                                                                              ; altera_reset_synchronizer                                                                       ; altera_reset_controller_181                     ;
;             |xcvr_rcfg|                                                              ; 0.6 (0.0)            ; 4.6 (0.0)                        ; 4.1 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|address_decoder_ch|xcvr_rcfg                                                                                                                                                                    ; address_decoder_channel_xcvr_rcfg                                                               ; address_decoder_channel_xcvr_rcfg               ;
;                |xcvr_rcfg|                                                           ; 0.6 (0.6)            ; 4.6 (4.6)                        ; 4.1 (4.1)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|address_decoder_ch|xcvr_rcfg|xcvr_rcfg                                                                                                                                                          ; address_decoder_channel_xcvr_rcfg_altera_merlin_slave_translator_181_5aswt6a                    ; altera_merlin_slave_translator_181              ;
;          |mac|                                                                       ; 2626.5 (0.0)         ; 3194.5 (0.0)                     ; 652.1 (0.0)                                       ; 84.1 (0.0)                       ; 0.0 (0.0)            ; 4097 (0)            ; 5132 (0)                  ; 0 (0)         ; 7696              ; 10    ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac                                                                                                                                                                                             ; alt_usxgmii_mac                                                                                 ; alt_usxgmii_mac                                 ;
;             |alt_em10g32_0|                                                          ; 2626.5 (51.3)        ; 3194.5 (49.1)                    ; 652.1 (0.0)                                       ; 84.1 (2.2)                       ; 0.0 (0.0)            ; 4097 (156)          ; 5132 (6)                  ; 0 (0)         ; 7696              ; 10    ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0                                                                                                                                                                               ; alt_em10g32                                                                                     ; alt_em10g32_181                                 ;
;                |alt_em10g32unit_inst|                                                ; 2405.3 (6.1)         ; 2853.4 (6.8)                     ; 517.1 (1.8)                                       ; 68.9 (1.2)                       ; 0.0 (0.0)            ; 3751 (7)            ; 4537 (12)                 ; 0 (0)         ; 4608              ; 4     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst                                                                                                                                                          ; alt_em10g32unit                                                                                 ; alt_em10g32_181                                 ;
;                   |creg_top_inst|                                                    ; 929.7 (94.5)         ; 1118.4 (106.0)                   ; 217.7 (12.8)                                      ; 29.0 (1.2)                       ; 0.0 (0.0)            ; 1472 (189)          ; 1929 (147)                ; 0 (0)         ; 4608              ; 4     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst                                                                                                                                            ; alt_em10g32_creg_top                                                                            ; alt_em10g32_181                                 ;
;                      |STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|            ; 4.8 (4.7)            ; 12.0 (9.8)                       ; 7.9 (5.7)                                         ; 0.8 (0.6)                        ; 0.0 (0.0)            ; 5 (5)               ; 29 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk                                                                                         ; alt_em10g32_clock_crosser                                                                       ; alt_em10g32_181                                 ;
;                         |synchronizer_nocut_backward_sync|                           ; 0.1 (0.1)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|synchronizer_nocut_backward_sync                                                        ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                         |synchronizer_nocut_forward_sync|                            ; 0.1 (0.1)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|synchronizer_nocut_forward_sync                                                         ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                      |STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|            ; 4.7 (4.9)            ; 28.9 (26.8)                      ; 25.9 (23.6)                                       ; 1.7 (1.7)                        ; 0.0 (0.0)            ; 6 (6)               ; 74 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk                                                                                         ; alt_em10g32_clock_crosser                                                                       ; alt_em10g32_181                                 ;
;                         |synchronizer_nocut_backward_sync|                           ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|synchronizer_nocut_backward_sync                                                        ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                         |synchronizer_nocut_forward_sync|                            ; -0.2 (-0.2)          ; 1.2 (1.2)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|synchronizer_nocut_forward_sync                                                         ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                      |STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|            ; 4.3 (4.4)            ; 13.2 (10.7)                      ; 9.3 (6.7)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 5 (5)               ; 29 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk                                                                                         ; alt_em10g32_clock_crosser                                                                       ; alt_em10g32_181                                 ;
;                         |synchronizer_nocut_backward_sync|                           ; 0.0 (0.0)            ; 1.2 (1.2)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|synchronizer_nocut_backward_sync                                                        ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                         |synchronizer_nocut_forward_sync|                            ; -0.2 (-0.2)          ; 1.3 (1.3)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|synchronizer_nocut_forward_sync                                                         ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                      |STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|            ; 3.5 (3.7)            ; 29.9 (27.6)                      ; 26.9 (24.4)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 6 (6)               ; 74 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk                                                                                         ; alt_em10g32_clock_crosser                                                                       ; alt_em10g32_181                                 ;
;                         |synchronizer_nocut_backward_sync|                           ; 0.0 (0.0)            ; 1.2 (1.2)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|synchronizer_nocut_backward_sync                                                        ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                         |synchronizer_nocut_forward_sync|                            ; -0.2 (-0.2)          ; 1.2 (1.2)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|synchronizer_nocut_forward_sync                                                         ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                      |STAT_TX_RX_CLK.rx_stat_mem|                                    ; 257.7 (257.7)        ; 283.2 (283.2)                    ; 30.9 (30.9)                                       ; 5.4 (5.4)                        ; 0.0 (0.0)            ; 422 (422)           ; 551 (551)                 ; 0 (0)         ; 2304              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem                                                                                                                 ; alt_em10g32_stat_mem                                                                            ; alt_em10g32_181                                 ;
;                         |mem_count|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1152              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|mem_count                                                                                                       ; alt_em10g32_altsyncram_bundle                                                                   ; alt_em10g32_181                                 ;
;                            |altsyncram_gen[0].altsyncram_inst|                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1152              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|mem_count|altsyncram_gen[0].altsyncram_inst                                                                     ; alt_em10g32_altsyncram                                                                          ; alt_em10g32_181                                 ;
;                               |altsyncram_ecc_disable.altsyncram_component|          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1152              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|mem_count|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component                         ; altsyncram                                                                                      ; alt_em10g32_181                                 ;
;                                  |auto_generated|                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1152              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|mem_count|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated          ; altsyncram_5042                                                                                 ; alt_em10g32_181                                 ;
;                         |mem_csr|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1152              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|mem_csr                                                                                                         ; alt_em10g32_altsyncram_bundle                                                                   ; alt_em10g32_181                                 ;
;                            |altsyncram_gen[0].altsyncram_inst|                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1152              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|mem_csr|altsyncram_gen[0].altsyncram_inst                                                                       ; alt_em10g32_altsyncram                                                                          ; alt_em10g32_181                                 ;
;                               |altsyncram_ecc_disable.altsyncram_component|          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1152              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|mem_csr|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component                           ; altsyncram                                                                                      ; alt_em10g32_181                                 ;
;                                  |auto_generated|                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1152              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|mem_csr|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated            ; altsyncram_5042                                                                                 ; alt_em10g32_181                                 ;
;                      |STAT_TX_RX_CLK.rx_stat_reg|                                    ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_reg                                                                                                                 ; alt_em10g32_stat_reg                                                                            ; alt_em10g32_181                                 ;
;                      |STAT_TX_RX_CLK.tx_stat_mem|                                    ; 254.7 (254.7)        ; 281.9 (281.9)                    ; 31.1 (31.1)                                       ; 3.9 (3.9)                        ; 0.0 (0.0)            ; 420 (420)           ; 540 (540)                 ; 0 (0)         ; 2304              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem                                                                                                                 ; alt_em10g32_stat_mem                                                                            ; alt_em10g32_181                                 ;
;                         |mem_count|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1152              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|mem_count                                                                                                       ; alt_em10g32_altsyncram_bundle                                                                   ; alt_em10g32_181                                 ;
;                            |altsyncram_gen[0].altsyncram_inst|                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1152              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|mem_count|altsyncram_gen[0].altsyncram_inst                                                                     ; alt_em10g32_altsyncram                                                                          ; alt_em10g32_181                                 ;
;                               |altsyncram_ecc_disable.altsyncram_component|          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1152              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|mem_count|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component                         ; altsyncram                                                                                      ; alt_em10g32_181                                 ;
;                                  |auto_generated|                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1152              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|mem_count|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated          ; altsyncram_5042                                                                                 ; alt_em10g32_181                                 ;
;                         |mem_csr|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1152              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|mem_csr                                                                                                         ; alt_em10g32_altsyncram_bundle                                                                   ; alt_em10g32_181                                 ;
;                            |altsyncram_gen[0].altsyncram_inst|                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1152              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|mem_csr|altsyncram_gen[0].altsyncram_inst                                                                       ; alt_em10g32_altsyncram                                                                          ; alt_em10g32_181                                 ;
;                               |altsyncram_ecc_disable.altsyncram_component|          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1152              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|mem_csr|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component                           ; altsyncram                                                                                      ; alt_em10g32_181                                 ;
;                                  |auto_generated|                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1152              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|mem_csr|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated            ; altsyncram_5042                                                                                 ; alt_em10g32_181                                 ;
;                      |STAT_TX_RX_CLK.tx_stat_reg|                                    ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_reg                                                                                                                 ; alt_em10g32_stat_reg                                                                            ; alt_em10g32_181                                 ;
;                      |alt_em10g32_creg_map_inst|                                     ; 283.0 (283.0)        ; 318.5 (318.5)                    ; 47.8 (47.8)                                       ; 12.3 (12.3)                      ; 0.0 (0.0)            ; 392 (392)           ; 387 (387)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|alt_em10g32_creg_map_inst                                                                                                                  ; alt_em10g32_creg_map                                                                            ; alt_em10g32_181                                 ;
;                      |clock_crosser_rx_clk_pulse_rx_pkt_ovrflw_errcnt|               ; 3.7 (3.6)            ; 6.3 (4.0)                        ; 2.6 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 10 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|clock_crosser_rx_clk_pulse_rx_pkt_ovrflw_errcnt                                                                                            ; alt_em10g32_clock_crosser                                                                       ; alt_em10g32_181                                 ;
;                         |synchronizer_nocut_backward_sync|                           ; 0.3 (0.3)            ; 1.1 (1.1)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|clock_crosser_rx_clk_pulse_rx_pkt_ovrflw_errcnt|synchronizer_nocut_backward_sync                                                           ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                         |synchronizer_nocut_forward_sync|                            ; -0.2 (-0.2)          ; 1.2 (1.2)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|clock_crosser_rx_clk_pulse_rx_pkt_ovrflw_errcnt|synchronizer_nocut_forward_sync                                                            ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                      |clock_crosser_rx_clk_pulse_rx_pkt_ovrflw_etherstatsdropevents| ; 3.0 (2.7)            ; 4.8 (2.7)                        ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 10 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|clock_crosser_rx_clk_pulse_rx_pkt_ovrflw_etherstatsdropevents                                                                              ; alt_em10g32_clock_crosser                                                                       ; alt_em10g32_181                                 ;
;                         |synchronizer_nocut_backward_sync|                           ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|clock_crosser_rx_clk_pulse_rx_pkt_ovrflw_etherstatsdropevents|synchronizer_nocut_backward_sync                                             ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                         |synchronizer_nocut_forward_sync|                            ; -0.2 (-0.2)          ; 1.1 (1.1)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|clock_crosser_rx_clk_pulse_rx_pkt_ovrflw_etherstatsdropevents|synchronizer_nocut_forward_sync                                              ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                      |clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|                ; 3.0 (3.2)            ; 6.0 (3.9)                        ; 3.5 (1.0)                                         ; 0.5 (0.3)                        ; 0.0 (0.0)            ; 5 (5)               ; 14 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl                                                                                             ; alt_em10g32_clock_crosser                                                                       ; alt_em10g32_181                                 ;
;                         |synchronizer_nocut_backward_sync|                           ; -0.2 (-0.2)          ; 1.1 (1.1)                        ; 1.3 (1.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|synchronizer_nocut_backward_sync                                                            ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                         |synchronizer_nocut_forward_sync|                            ; -0.1 (-0.1)          ; 1.0 (1.0)                        ; 1.2 (1.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|synchronizer_nocut_forward_sync                                                             ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                      |clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl_clr|            ; 3.0 (2.8)            ; 5.0 (2.8)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 10 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl_clr                                                                                         ; alt_em10g32_clock_crosser                                                                       ; alt_em10g32_181                                 ;
;                         |synchronizer_nocut_backward_sync|                           ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl_clr|synchronizer_nocut_backward_sync                                                        ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                         |synchronizer_nocut_forward_sync|                            ; -0.2 (-0.2)          ; 1.2 (1.2)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl_clr|synchronizer_nocut_forward_sync                                                         ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                      |clock_crosser_tx_clk_pulse_tx_udf_errcnt|                      ; 2.6 (2.4)            ; 5.0 (2.6)                        ; 3.0 (0.4)                                         ; 0.6 (0.2)                        ; 0.0 (0.0)            ; 4 (4)               ; 10 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|clock_crosser_tx_clk_pulse_tx_udf_errcnt                                                                                                   ; alt_em10g32_clock_crosser                                                                       ; alt_em10g32_181                                 ;
;                         |synchronizer_nocut_backward_sync|                           ; 0.3 (0.3)            ; 1.1 (1.1)                        ; 1.1 (1.1)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|clock_crosser_tx_clk_pulse_tx_udf_errcnt|synchronizer_nocut_backward_sync                                                                  ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                         |synchronizer_nocut_forward_sync|                            ; -0.2 (-0.2)          ; 1.3 (1.3)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|clock_crosser_tx_clk_pulse_tx_udf_errcnt|synchronizer_nocut_forward_sync                                                                   ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                      |sync_csr_clk_csr_rx_data_path_reset|                           ; 0.3 (0.0)            ; 1.5 (0.0)                        ; 1.3 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|sync_csr_clk_csr_rx_data_path_reset                                                                                                        ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                         |std_sync_no_cut|                                            ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.3 (1.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|sync_csr_clk_csr_rx_data_path_reset|std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                      |sync_csr_clk_csr_tx_data_path_reset|                           ; 0.3 (0.0)            ; 1.7 (0.0)                        ; 1.5 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|sync_csr_clk_csr_tx_data_path_reset                                                                                                        ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                         |std_sync_no_cut|                                            ; 0.3 (0.3)            ; 1.7 (1.7)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|sync_csr_clk_csr_tx_data_path_reset|std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                      |sync_csr_clk_status_rx_busy|                                   ; 0.3 (0.0)            ; 1.3 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|sync_csr_clk_status_rx_busy                                                                                                                ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                         |std_sync_no_cut|                                            ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|sync_csr_clk_status_rx_busy|std_sync_no_cut                                                                                                ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                      |sync_csr_clk_status_rx_rst_sts|                                ; 0.3 (0.0)            ; 1.5 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|sync_csr_clk_status_rx_rst_sts                                                                                                             ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                         |std_sync_no_cut|                                            ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|sync_csr_clk_status_rx_rst_sts|std_sync_no_cut                                                                                             ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                      |sync_csr_clk_status_tx_rst_sts|                                ; 0.2 (0.0)            ; 1.5 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|sync_csr_clk_status_tx_rst_sts                                                                                                             ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                         |std_sync_no_cut|                                            ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|sync_csr_clk_status_tx_rst_sts|std_sync_no_cut                                                                                             ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                      |sync_rx_clk_csr_rx_crc_chk|                                    ; 1.0 (0.0)            ; 1.3 (0.0)                        ; 0.5 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|sync_rx_clk_csr_rx_crc_chk                                                                                                                 ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                         |std_sync_no_cut|                                            ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|sync_rx_clk_csr_rx_crc_chk|std_sync_no_cut                                                                                                 ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                      |sync_rx_clk_csr_rx_tsfr_en_n|                                  ; 0.3 (0.0)            ; 1.3 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|sync_rx_clk_csr_rx_tsfr_en_n                                                                                                               ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                         |std_sync_no_cut|                                            ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|sync_rx_clk_csr_rx_tsfr_en_n|std_sync_no_cut                                                                                               ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                      |sync_rx_clk_status_rx_tsfr_sts|                                ; 0.3 (0.0)            ; 1.3 (0.0)                        ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|sync_rx_clk_status_rx_tsfr_sts                                                                                                             ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                         |std_sync_no_cut|                                            ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|sync_rx_clk_status_rx_tsfr_sts|std_sync_no_cut                                                                                             ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                      |sync_tx_clk_csr_tx_tsfr_en_n|                                  ; 1.2 (0.0)            ; 1.8 (0.0)                        ; 1.1 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|sync_tx_clk_csr_tx_tsfr_en_n                                                                                                               ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                         |std_sync_no_cut|                                            ; 1.2 (1.2)            ; 1.8 (1.8)                        ; 1.1 (1.1)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|sync_tx_clk_csr_tx_tsfr_en_n|std_sync_no_cut                                                                                               ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                      |sync_tx_clk_status_tx_busy|                                    ; 1.0 (0.0)            ; 1.5 (0.0)                        ; 1.2 (0.0)                                         ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|sync_tx_clk_status_tx_busy                                                                                                                 ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                         |std_sync_no_cut|                                            ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|sync_tx_clk_status_tx_busy|std_sync_no_cut                                                                                                 ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                      |sync_tx_clk_status_tx_datafrm_tsfr_en_sts|                     ; 0.6 (0.0)            ; 1.3 (0.0)                        ; 0.8 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|sync_tx_clk_status_tx_datafrm_tsfr_en_sts                                                                                                  ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                         |std_sync_no_cut|                                            ; 0.6 (0.6)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|sync_tx_clk_status_tx_datafrm_tsfr_en_sts|std_sync_no_cut                                                                                  ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                   |rx_path.rx_top_inst|                                              ; 470.0 (2.3)          ; 595.2 (3.5)                      ; 143.7 (1.5)                                       ; 18.4 (0.3)                       ; 0.0 (0.0)            ; 773 (3)             ; 950 (6)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst                                                                                                                                      ; alt_em10g32_rx_top                                                                              ; alt_em10g32_181                                 ;
;                      |crc32_inst|                                                    ; 124.6 (70.4)         ; 130.8 (76.7)                     ; 9.8 (9.5)                                         ; 3.6 (3.3)                        ; 0.0 (0.0)            ; 211 (93)            ; 187 (187)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|crc32_inst                                                                                                                           ; alt_em10g32_crc32                                                                               ; alt_em10g32_181                                 ;
;                         |gf_mult32_32|                                               ; 30.5 (30.5)          ; 31.1 (31.1)                      ; 0.8 (0.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 70 (70)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|crc32_inst|gf_mult32_32                                                                                                              ; alt_em10g32_crc32_gf_mult32_kc                                                                  ; alt_em10g32_181                                 ;
;                         |gf_mult32_64|                                               ; 23.2 (23.2)          ; 23.0 (23.0)                      ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 48 (48)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|crc32_inst|gf_mult32_64                                                                                                              ; alt_em10g32_crc32_gf_mult32_kc                                                                  ; alt_em10g32_181                                 ;
;                      |frm_control_inst|                                              ; 59.4 (0.0)           ; 128.8 (0.0)                      ; 74.3 (0.0)                                        ; 4.9 (0.0)                        ; 0.0 (0.0)            ; 96 (0)              ; 274 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_control_inst                                                                                                                     ; alt_em10g32_rx_frm_control                                                                      ; alt_em10g32_181                                 ;
;                         |filter_crcpad_rem_inst|                                     ; 54.8 (39.5)          ; 123.4 (38.8)                     ; 73.4 (0.0)                                        ; 4.8 (0.7)                        ; 0.0 (0.0)            ; 86 (72)             ; 271 (40)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_control_inst|filter_crcpad_rem_inst                                                                                              ; alt_em10g32_rx_fctl_filter_crcpad_rem                                                           ; alt_em10g32_181                                 ;
;                            |frm_pipeline_1|                                          ; 1.6 (1.6)            ; 11.9 (11.9)                      ; 10.8 (10.8)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 2 (2)               ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_control_inst|filter_crcpad_rem_inst|frm_pipeline_1                                                                               ; alt_em10g32_pipeline_base                                                                       ; alt_em10g32_181                                 ;
;                            |frm_pipeline_2|                                          ; 3.4 (3.4)            ; 14.5 (14.5)                      ; 11.5 (11.5)                                       ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 3 (3)               ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_control_inst|filter_crcpad_rem_inst|frm_pipeline_2                                                                               ; alt_em10g32_pipeline_base                                                                       ; alt_em10g32_181                                 ;
;                            |frm_pipeline_3|                                          ; 2.7 (2.7)            ; 16.8 (16.8)                      ; 14.8 (14.8)                                       ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 2 (2)               ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_control_inst|filter_crcpad_rem_inst|frm_pipeline_3                                                                               ; alt_em10g32_pipeline_base                                                                       ; alt_em10g32_181                                 ;
;                            |frm_pipeline_4|                                          ; 3.2 (3.2)            ; 12.2 (12.2)                      ; 9.9 (9.9)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_control_inst|filter_crcpad_rem_inst|frm_pipeline_4                                                                               ; alt_em10g32_pipeline_base                                                                       ; alt_em10g32_181                                 ;
;                            |frm_pipeline_5|                                          ; 1.6 (1.6)            ; 14.6 (14.6)                      ; 13.7 (13.7)                                       ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 2 (2)               ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_control_inst|filter_crcpad_rem_inst|frm_pipeline_5                                                                               ; alt_em10g32_pipeline_base                                                                       ; alt_em10g32_181                                 ;
;                            |frm_pipeline_6|                                          ; 2.3 (2.3)            ; 14.6 (14.6)                      ; 13.1 (13.1)                                       ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 2 (2)               ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_control_inst|filter_crcpad_rem_inst|frm_pipeline_6                                                                               ; alt_em10g32_pipeline_base                                                                       ; alt_em10g32_181                                 ;
;                         |overflow_inst|                                              ; 4.6 (4.6)            ; 5.4 (5.4)                        ; 0.9 (0.9)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 10 (10)             ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_control_inst|overflow_inst                                                                                                       ; alt_em10g32_rx_fctl_overflow                                                                    ; alt_em10g32_181                                 ;
;                      |frm_decoder_inst|                                              ; 204.1 (204.1)        ; 223.8 (223.8)                    ; 25.1 (25.1)                                       ; 5.3 (5.3)                        ; 0.0 (0.0)            ; 330 (330)           ; 243 (243)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst                                                                                                                     ; alt_em10g32_frm_decoder                                                                         ; alt_em10g32_181                                 ;
;                      |rs_layer|                                                      ; 72.9 (0.2)           ; 98.8 (1.0)                       ; 29.5 (1.0)                                        ; 3.6 (0.2)                        ; 0.0 (0.0)            ; 124 (0)             ; 214 (3)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer                                                                                                                             ; alt_em10g32_rx_rs_layer                                                                         ; alt_em10g32_181                                 ;
;                         |i_rx_rs_xgmii|                                              ; 72.7 (72.7)          ; 97.8 (97.8)                      ; 28.5 (28.5)                                       ; 3.4 (3.4)                        ; 0.0 (0.0)            ; 124 (124)           ; 211 (211)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii                                                                                                               ; alt_em10g32_rx_rs_xgmii                                                                         ; alt_em10g32_181                                 ;
;                      |status_aligner_inst|                                           ; 6.6 (6.6)            ; 9.5 (9.5)                        ; 3.5 (3.5)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 9 (9)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|status_aligner_inst                                                                                                                  ; alt_em10g32_rx_status_aligner                                                                   ; alt_em10g32_181                                 ;
;                   |rx_path_to_tx_path.clock_crosser_link_fault|                      ; 2.6 (2.3)            ; 5.7 (3.7)                        ; 3.5 (1.7)                                         ; 0.4 (0.3)                        ; 0.0 (0.0)            ; 4 (4)               ; 14 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path_to_tx_path.clock_crosser_link_fault                                                                                                              ; alt_em10g32_clock_crosser                                                                       ; alt_em10g32_181                                 ;
;                      |synchronizer_nocut_backward_sync|                              ; 0.2 (0.2)            ; 0.9 (0.9)                        ; 0.8 (0.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path_to_tx_path.clock_crosser_link_fault|synchronizer_nocut_backward_sync                                                                             ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                      |synchronizer_nocut_forward_sync|                               ; 0.1 (0.1)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path_to_tx_path.clock_crosser_link_fault|synchronizer_nocut_forward_sync                                                                              ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                   |rx_path_to_tx_path.clock_crosser_pause_quanta|                    ; 3.0 (3.3)            ; 15.2 (13.4)                      ; 12.4 (10.3)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 5 (5)               ; 42 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path_to_tx_path.clock_crosser_pause_quanta                                                                                                            ; alt_em10g32_clock_crosser                                                                       ; alt_em10g32_181                                 ;
;                      |synchronizer_nocut_backward_sync|                              ; -0.2 (-0.2)          ; 0.8 (0.8)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path_to_tx_path.clock_crosser_pause_quanta|synchronizer_nocut_backward_sync                                                                           ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                      |synchronizer_nocut_forward_sync|                               ; -0.2 (-0.2)          ; 1.0 (1.0)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path_to_tx_path.clock_crosser_pause_quanta|synchronizer_nocut_forward_sync                                                                            ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                   |speed_sel_3bits_sync_tx|                                          ; 0.4 (0.0)            ; 4.5 (0.0)                        ; 4.5 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|speed_sel_3bits_sync_tx                                                                                                                                  ; alt_em10g32_dcfifo_synchronizer_bundle                                                          ; alt_em10g32_181                                 ;
;                      |sync[0].u|                                                     ; 0.1 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|speed_sel_3bits_sync_tx|sync[0].u                                                                                                                        ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                         |std_sync_no_cut|                                            ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|speed_sel_3bits_sync_tx|sync[0].u|std_sync_no_cut                                                                                                        ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                      |sync[1].u|                                                     ; 0.1 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|speed_sel_3bits_sync_tx|sync[1].u                                                                                                                        ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                         |std_sync_no_cut|                                            ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|speed_sel_3bits_sync_tx|sync[1].u|std_sync_no_cut                                                                                                        ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                      |sync[2].u|                                                     ; 0.1 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|speed_sel_3bits_sync_tx|sync[2].u                                                                                                                        ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                         |std_sync_no_cut|                                            ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|speed_sel_3bits_sync_tx|sync[2].u|std_sync_no_cut                                                                                                        ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                   |tx_path.tx_top_inst|                                              ; 993.5 (0.1)          ; 1107.7 (0.6)                     ; 133.5 (0.6)                                       ; 19.4 (0.1)                       ; 0.0 (0.0)            ; 1490 (0)            ; 1581 (2)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst                                                                                                                                      ; alt_em10g32_tx_top                                                                              ; alt_em10g32_181                                 ;
;                      |crc32_inst|                                                    ; 235.5 (133.2)        ; 245.7 (141.6)                    ; 13.2 (10.0)                                       ; 3.0 (1.6)                        ; 0.0 (0.0)            ; 401 (176)           ; 257 (257)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst                                                                                                                           ; alt_em10g32_crc32                                                                               ; alt_em10g32_181                                 ;
;                         |gf_mult32_24|                                               ; 24.1 (24.1)          ; 24.8 (24.8)                      ; 1.4 (1.4)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 58 (58)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|gf_mult32_24                                                                                                              ; alt_em10g32_crc32_gf_mult32_kc                                                                  ; alt_em10g32_181                                 ;
;                         |gf_mult32_32|                                               ; 27.2 (27.2)          ; 27.2 (27.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (60)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|gf_mult32_32                                                                                                              ; alt_em10g32_crc32_gf_mult32_kc                                                                  ; alt_em10g32_181                                 ;
;                         |gf_mult32_64|                                               ; 27.3 (27.3)          ; 28.1 (28.1)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (63)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|gf_mult32_64                                                                                                              ; alt_em10g32_crc32_gf_mult32_kc                                                                  ; alt_em10g32_181                                 ;
;                         |gf_mult32_8|                                                ; 11.7 (11.7)          ; 12.5 (12.5)                      ; 1.5 (1.5)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 22 (22)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|gf_mult32_8                                                                                                               ; alt_em10g32_crc32_gf_mult32_kc                                                                  ; alt_em10g32_181                                 ;
;                         |gf_mult32_m8|                                               ; 11.3 (11.3)          ; 11.5 (11.5)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|gf_mult32_m8                                                                                                              ; alt_em10g32_crc32_gf_mult32_kc                                                                  ; alt_em10g32_181                                 ;
;                      |data_frm_gen_inst|                                             ; 83.2 (33.0)          ; 86.3 (33.8)                      ; 3.8 (1.1)                                         ; 0.7 (0.2)                        ; 0.0 (0.0)            ; 98 (71)             ; 137 (21)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|data_frm_gen_inst                                                                                                                    ; alt_em10g32_tx_data_frm_gen                                                                     ; alt_em10g32_181                                 ;
;                         |data_st_pl_inst|                                            ; 28.2 (28.2)          ; 29.2 (29.2)                      ; 1.4 (1.4)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 3 (3)               ; 74 (74)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|data_frm_gen_inst|data_st_pl_inst                                                                                                    ; alt_em10g32_pipeline_base                                                                       ; alt_em10g32_181                                 ;
;                         |tx_srcaddr_inserter|                                        ; 22.0 (8.1)           ; 23.3 (8.1)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (22)             ; 42 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|data_frm_gen_inst|tx_srcaddr_inserter                                                                                                ; alt_em10g32_tx_srcaddr_inserter                                                                 ; alt_em10g32_181                                 ;
;                            |pream_st_pl_inst|                                        ; 13.6 (13.6)          ; 15.3 (15.3)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|data_frm_gen_inst|tx_srcaddr_inserter|pream_st_pl_inst                                                                               ; alt_em10g32_pipeline_base                                                                       ; alt_em10g32_181                                 ;
;                      |frm_dec_pl_inst|                                               ; 6.9 (6.9)            ; 14.8 (14.8)                      ; 8.5 (8.5)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 0 (0)               ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_dec_pl_inst                                                                                                                      ; alt_em10g32_pipeline_base                                                                       ; alt_em10g32_181                                 ;
;                      |frm_decoder_inst|                                              ; 109.0 (109.0)        ; 120.1 (120.1)                    ; 14.7 (14.7)                                       ; 3.6 (3.6)                        ; 0.0 (0.0)            ; 182 (182)           ; 157 (157)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_decoder_inst                                                                                                                     ; alt_em10g32_frm_decoder                                                                         ; alt_em10g32_181                                 ;
;                      |frm_muxer_inst|                                                ; 43.1 (9.9)           ; 43.0 (9.9)                       ; 0.0 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 44 (38)             ; 88 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_muxer_inst                                                                                                                       ; alt_em10g32_tx_frm_muxer                                                                        ; alt_em10g32_181                                 ;
;                         |arbiter_inst|                                               ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_muxer_inst|arbiter_inst                                                                                                          ; alt_em10g32_tx_frm_arbiter                                                                      ; alt_em10g32_181                                 ;
;                         |st_pl_inst|                                                 ; 31.5 (31.5)          ; 31.4 (31.4)                      ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 3 (3)               ; 86 (86)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_muxer_inst|st_pl_inst                                                                                                            ; alt_em10g32_pipeline_base                                                                       ; alt_em10g32_181                                 ;
;                      |pause_frm_gen_inst|                                            ; 63.6 (23.7)          ; 64.5 (24.1)                      ; 1.9 (0.8)                                         ; 1.0 (0.5)                        ; 0.0 (0.0)            ; 114 (60)            ; 97 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|pause_frm_gen_inst                                                                                                                   ; alt_em10g32_tx_pause_frm_gen                                                                    ; alt_em10g32_181                                 ;
;                         |csr_pause_req_inst|                                         ; 4.5 (4.5)            ; 4.7 (4.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|pause_frm_gen_inst|csr_pause_req_inst                                                                                                ; alt_em10g32_tx_pause_req                                                                        ; alt_em10g32_181                                 ;
;                         |pause_st_pl_inst|                                           ; 10.4 (10.4)          ; 10.8 (10.8)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|pause_frm_gen_inst|pause_st_pl_inst                                                                                                  ; alt_em10g32_pipeline_base                                                                       ; alt_em10g32_181                                 ;
;                         |st_pause_req_inst|                                          ; 25.0 (25.0)          ; 25.0 (25.0)                      ; 0.5 (0.5)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 43 (43)             ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|pause_frm_gen_inst|st_pause_req_inst                                                                                                 ; alt_em10g32_tx_pause_req                                                                        ; alt_em10g32_181                                 ;
;                      |rs_layer_inst|                                                 ; 250.6 (4.2)          ; 280.7 (4.4)                      ; 37.4 (0.2)                                        ; 7.2 (0.0)                        ; 0.0 (0.0)            ; 282 (9)             ; 316 (6)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst                                                                                                                        ; alt_em10g32_tx_rs_layer                                                                         ; alt_em10g32_181                                 ;
;                         |xgmii_rs_layer|                                             ; 246.4 (201.1)        ; 276.3 (202.8)                    ; 37.2 (7.3)                                        ; 7.2 (5.6)                        ; 0.0 (0.0)            ; 273 (264)           ; 310 (156)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|xgmii_rs_layer                                                                                                         ; alt_em10g32_tx_rs_xgmii_layer                                                                   ; alt_em10g32_181                                 ;
;                            |buffer_inst|                                             ; 45.3 (1.8)           ; 73.5 (1.8)                       ; 29.8 (0.0)                                        ; 1.6 (0.0)                        ; 0.0 (0.0)            ; 9 (3)               ; 154 (2)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|xgmii_rs_layer|buffer_inst                                                                                             ; alt_em10g32_rr_buffer                                                                           ; alt_em10g32_181                                 ;
;                               |clock_crosser_gen[0].pream_st_pl_inst|                ; 22.3 (22.3)          ; 35.0 (35.0)                      ; 14.3 (14.3)                                       ; 1.6 (1.6)                        ; 0.0 (0.0)            ; 3 (3)               ; 76 (76)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|xgmii_rs_layer|buffer_inst|clock_crosser_gen[0].pream_st_pl_inst                                                       ; alt_em10g32_pipeline_base                                                                       ; alt_em10g32_181                                 ;
;                               |clock_crosser_gen[1].pream_st_pl_inst|                ; 21.2 (21.2)          ; 36.7 (36.7)                      ; 15.5 (15.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 76 (76)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|xgmii_rs_layer|buffer_inst|clock_crosser_gen[1].pream_st_pl_inst                                                       ; alt_em10g32_pipeline_base                                                                       ; alt_em10g32_181                                 ;
;                      |stat_err_aligner_inst|                                         ; 1.2 (1.2)            ; 2.5 (2.5)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 2 (2)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|stat_err_aligner_inst                                                                                                                ; alt_em10g32_tx_err_aligner                                                                      ; alt_em10g32_181                                 ;
;                      |tx_flow_control_inst|                                          ; 199.9 (33.5)         ; 249.4 (33.4)                     ; 52.5 (0.0)                                        ; 3.0 (0.1)                        ; 0.0 (0.0)            ; 367 (62)            ; 479 (39)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst                                                                                                                 ; alt_em10g32_tx_flow_control                                                                     ; alt_em10g32_181                                 ;
;                         |pausebeat_convertion|                                       ; 165.0 (59.3)         ; 216.0 (60.3)                     ; 53.9 (1.6)                                        ; 3.0 (0.5)                        ; 0.0 (0.0)            ; 305 (124)           ; 440 (35)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion                                                                                            ; alt_em10g32_tx_pause_beat_conversion                                                            ; alt_em10g32_181                                 ;
;                            |LPM_MULT.mutiplyer000|                                   ; 4.7 (0.0)            ; 12.7 (0.0)                       ; 8.2 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 48 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|LPM_MULT.mutiplyer000                                                                      ; lpm_mult                                                                                        ; alt_em10g32_181                                 ;
;                               |external_latency_ffs|                                 ; 3.7 (3.7)            ; 4.3 (4.3)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|LPM_MULT.mutiplyer000|external_latency_ffs                                                 ; altshift                                                                                        ; alt_em10g32_181                                 ;
;                               |mult_core|                                            ; 0.9 (-1.0)           ; 8.5 (4.5)                        ; 7.6 (5.5)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|LPM_MULT.mutiplyer000|mult_core                                                            ; multcore                                                                                        ; alt_em10g32_181                                 ;
;                                  |padder|                                            ; 1.9 (0.0)            ; 4.0 (0.0)                        ; 2.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|LPM_MULT.mutiplyer000|mult_core|padder                                                     ; mpar_add                                                                                        ; alt_em10g32_181                                 ;
;                                     |adder[0]|                                       ; 0.5 (0.0)            ; 2.0 (0.0)                        ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|LPM_MULT.mutiplyer000|mult_core|padder|adder[0]                                            ; lpm_add_sub                                                                                     ; alt_em10g32_181                                 ;
;                                        |auto_generated|                              ; 0.5 (0.5)            ; 2.0 (2.0)                        ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|LPM_MULT.mutiplyer000|mult_core|padder|adder[0]|auto_generated                             ; add_sub_ira                                                                                     ; alt_em10g32_181                                 ;
;                                     |adder[1]|                                       ; 1.5 (0.0)            ; 2.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|LPM_MULT.mutiplyer000|mult_core|padder|adder[1]                                            ; lpm_add_sub                                                                                     ; alt_em10g32_181                                 ;
;                                        |auto_generated|                              ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|LPM_MULT.mutiplyer000|mult_core|padder|adder[1]|auto_generated                             ; add_sub_ira                                                                                     ; alt_em10g32_181                                 ;
;                            |mutiplyer001|                                            ; 26.0 (0.0)           ; 30.6 (0.0)                       ; 4.9 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 45 (0)              ; 73 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer001                                                                               ; lpm_mult                                                                                        ; alt_em10g32_181                                 ;
;                               |external_latency_ffs|                                 ; 5.2 (5.2)            ; 5.2 (5.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer001|external_latency_ffs                                                          ; altshift                                                                                        ; alt_em10g32_181                                 ;
;                               |mult_core|                                            ; 20.7 (8.7)           ; 25.4 (11.5)                      ; 4.9 (3.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 45 (16)             ; 52 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer001|mult_core                                                                     ; multcore                                                                                        ; alt_em10g32_181                                 ;
;                                  |padder|                                            ; 12.0 (0.0)           ; 13.9 (0.0)                       ; 1.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer001|mult_core|padder                                                              ; mpar_add                                                                                        ; alt_em10g32_181                                 ;
;                                     |adder[0]|                                       ; 4.5 (0.0)            ; 5.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer001|mult_core|padder|adder[0]                                                     ; lpm_add_sub                                                                                     ; alt_em10g32_181                                 ;
;                                        |auto_generated|                              ; 4.5 (4.5)            ; 5.0 (5.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer001|mult_core|padder|adder[0]|auto_generated                                      ; add_sub_ira                                                                                     ; alt_em10g32_181                                 ;
;                                     |adder[1]|                                       ; 4.0 (0.0)            ; 5.3 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer001|mult_core|padder|adder[1]                                                     ; lpm_add_sub                                                                                     ; alt_em10g32_181                                 ;
;                                        |auto_generated|                              ; 4.0 (4.0)            ; 5.3 (5.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer001|mult_core|padder|adder[1]|auto_generated                                      ; add_sub_ira                                                                                     ; alt_em10g32_181                                 ;
;                                     |sub_par_add|                                    ; 3.5 (0.0)            ; 3.6 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer001|mult_core|padder|sub_par_add                                                  ; mpar_add                                                                                        ; alt_em10g32_181                                 ;
;                                        |adder[0]|                                    ; 3.5 (0.0)            ; 3.6 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer001|mult_core|padder|sub_par_add|adder[0]                                         ; lpm_add_sub                                                                                     ; alt_em10g32_181                                 ;
;                                           |auto_generated|                           ; 3.5 (3.5)            ; 3.6 (3.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer001|mult_core|padder|sub_par_add|adder[0]|auto_generated                          ; add_sub_7s9                                                                                     ; alt_em10g32_181                                 ;
;                            |mutiplyer010|                                            ; 32.0 (0.0)           ; 37.6 (0.0)                       ; 6.3 (0.0)                                         ; 0.8 (0.0)                        ; 0.0 (0.0)            ; 59 (0)              ; 87 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer010                                                                               ; lpm_mult                                                                                        ; alt_em10g32_181                                 ;
;                               |external_latency_ffs|                                 ; 5.6 (5.6)            ; 5.6 (5.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer010|external_latency_ffs                                                          ; altshift                                                                                        ; alt_em10g32_181                                 ;
;                               |mult_core|                                            ; 26.3 (11.8)          ; 31.9 (16.0)                      ; 6.4 (5.0)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 59 (24)             ; 64 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer010|mult_core                                                                     ; multcore                                                                                        ; alt_em10g32_181                                 ;
;                                  |padder|                                            ; 14.5 (0.0)           ; 15.9 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (0)              ; 28 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer010|mult_core|padder                                                              ; mpar_add                                                                                        ; alt_em10g32_181                                 ;
;                                     |adder[0]|                                       ; 5.5 (0.0)            ; 6.1 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer010|mult_core|padder|adder[0]                                                     ; lpm_add_sub                                                                                     ; alt_em10g32_181                                 ;
;                                        |auto_generated|                              ; 5.5 (5.5)            ; 6.1 (6.1)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer010|mult_core|padder|adder[0]|auto_generated                                      ; add_sub_ira                                                                                     ; alt_em10g32_181                                 ;
;                                     |adder[1]|                                       ; 5.0 (0.0)            ; 5.9 (0.0)                        ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer010|mult_core|padder|adder[1]                                                     ; lpm_add_sub                                                                                     ; alt_em10g32_181                                 ;
;                                        |auto_generated|                              ; 5.0 (5.0)            ; 5.9 (5.9)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer010|mult_core|padder|adder[1]|auto_generated                                      ; add_sub_ira                                                                                     ; alt_em10g32_181                                 ;
;                                     |sub_par_add|                                    ; 3.9 (0.0)            ; 3.9 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer010|mult_core|padder|sub_par_add                                                  ; mpar_add                                                                                        ; alt_em10g32_181                                 ;
;                                        |adder[0]|                                    ; 3.9 (0.0)            ; 3.9 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer010|mult_core|padder|sub_par_add|adder[0]                                         ; lpm_add_sub                                                                                     ; alt_em10g32_181                                 ;
;                                           |auto_generated|                           ; 3.9 (3.9)            ; 3.9 (3.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer010|mult_core|padder|sub_par_add|adder[0]|auto_generated                          ; add_sub_7s9                                                                                     ; alt_em10g32_181                                 ;
;                            |mutiplyer011|                                            ; 41.3 (0.0)           ; 46.2 (0.0)                       ; 6.0 (0.0)                                         ; 1.1 (0.0)                        ; 0.0 (0.0)            ; 77 (0)              ; 101 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer011                                                                               ; lpm_mult                                                                                        ; alt_em10g32_181                                 ;
;                               |external_latency_ffs|                                 ; 6.3 (6.3)            ; 6.7 (6.7)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer011|external_latency_ffs                                                          ; altshift                                                                                        ; alt_em10g32_181                                 ;
;                               |mult_core|                                            ; 35.1 (18.1)          ; 39.6 (20.9)                      ; 5.6 (3.9)                                         ; 1.1 (1.1)                        ; 0.0 (0.0)            ; 77 (36)             ; 76 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer011|mult_core                                                                     ; multcore                                                                                        ; alt_em10g32_181                                 ;
;                                  |padder|                                            ; 17.0 (0.0)           ; 18.7 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer011|mult_core|padder                                                              ; mpar_add                                                                                        ; alt_em10g32_181                                 ;
;                                     |adder[0]|                                       ; 6.5 (0.0)            ; 6.9 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer011|mult_core|padder|adder[0]                                                     ; lpm_add_sub                                                                                     ; alt_em10g32_181                                 ;
;                                        |auto_generated|                              ; 6.5 (6.5)            ; 6.9 (6.9)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer011|mult_core|padder|adder[0]|auto_generated                                      ; add_sub_ira                                                                                     ; alt_em10g32_181                                 ;
;                                     |adder[1]|                                       ; 6.0 (0.0)            ; 7.1 (0.0)                        ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer011|mult_core|padder|adder[1]                                                     ; lpm_add_sub                                                                                     ; alt_em10g32_181                                 ;
;                                        |auto_generated|                              ; 6.0 (6.0)            ; 7.1 (7.1)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer011|mult_core|padder|adder[1]|auto_generated                                      ; add_sub_ira                                                                                     ; alt_em10g32_181                                 ;
;                                     |sub_par_add|                                    ; 4.5 (0.0)            ; 4.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer011|mult_core|padder|sub_par_add                                                  ; mpar_add                                                                                        ; alt_em10g32_181                                 ;
;                                        |adder[0]|                                    ; 4.5 (0.0)            ; 4.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer011|mult_core|padder|sub_par_add|adder[0]                                         ; lpm_add_sub                                                                                     ; alt_em10g32_181                                 ;
;                                           |auto_generated|                           ; 4.5 (4.5)            ; 4.7 (4.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer011|mult_core|padder|sub_par_add|adder[0]|auto_generated                          ; add_sub_7s9                                                                                     ; alt_em10g32_181                                 ;
;                            |mutiplyer100|                                            ; -0.2 (0.0)           ; 14.9 (0.0)                       ; 15.3 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 48 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer100                                                                               ; lpm_mult                                                                                        ; alt_em10g32_181                                 ;
;                               |external_latency_ffs|                                 ; 2.1 (2.1)            ; 5.5 (5.5)                        ; 3.4 (3.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer100|external_latency_ffs                                                          ; altshift                                                                                        ; alt_em10g32_181                                 ;
;                               |mult_core|                                            ; -2.4 (-0.9)          ; 9.5 (4.8)                        ; 11.9 (5.8)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer100|mult_core                                                                     ; multcore                                                                                        ; alt_em10g32_181                                 ;
;                                  |padder|                                            ; -1.4 (0.0)           ; 4.6 (0.0)                        ; 6.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer100|mult_core|padder                                                              ; mpar_add                                                                                        ; alt_em10g32_181                                 ;
;                                     |adder[0]|                                       ; -0.5 (0.0)           ; 2.3 (0.0)                        ; 2.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer100|mult_core|padder|adder[0]                                                     ; lpm_add_sub                                                                                     ; alt_em10g32_181                                 ;
;                                        |auto_generated|                              ; -0.5 (-0.5)          ; 2.3 (2.3)                        ; 2.9 (2.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer100|mult_core|padder|adder[0]|auto_generated                                      ; add_sub_ira                                                                                     ; alt_em10g32_181                                 ;
;                                     |adder[1]|                                       ; -0.9 (0.0)           ; 2.3 (0.0)                        ; 3.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer100|mult_core|padder|adder[1]                                                     ; lpm_add_sub                                                                                     ; alt_em10g32_181                                 ;
;                                        |auto_generated|                              ; -0.9 (-0.9)          ; 2.3 (2.3)                        ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer100|mult_core|padder|adder[1]|auto_generated                                      ; add_sub_ira                                                                                     ; alt_em10g32_181                                 ;
;                            |mutiplyer101|                                            ; 2.0 (0.0)            ; 13.6 (0.0)                       ; 11.7 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 48 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer101                                                                               ; lpm_mult                                                                                        ; alt_em10g32_181                                 ;
;                               |external_latency_ffs|                                 ; 1.0 (1.0)            ; 4.1 (4.1)                        ; 3.1 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer101|external_latency_ffs                                                          ; altshift                                                                                        ; alt_em10g32_181                                 ;
;                               |mult_core|                                            ; 1.0 (0.5)            ; 9.6 (4.9)                        ; 8.6 (4.4)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer101|mult_core                                                                     ; multcore                                                                                        ; alt_em10g32_181                                 ;
;                                  |padder|                                            ; 0.5 (0.0)            ; 4.7 (0.0)                        ; 4.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer101|mult_core|padder                                                              ; mpar_add                                                                                        ; alt_em10g32_181                                 ;
;                                     |adder[0]|                                       ; -0.5 (0.0)           ; 2.1 (0.0)                        ; 2.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer101|mult_core|padder|adder[0]                                                     ; lpm_add_sub                                                                                     ; alt_em10g32_181                                 ;
;                                        |auto_generated|                              ; -0.5 (-0.5)          ; 2.1 (2.1)                        ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer101|mult_core|padder|adder[0]|auto_generated                                      ; add_sub_ira                                                                                     ; alt_em10g32_181                                 ;
;                                     |adder[1]|                                       ; 1.0 (0.0)            ; 2.6 (0.0)                        ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer101|mult_core|padder|adder[1]                                                     ; lpm_add_sub                                                                                     ; alt_em10g32_181                                 ;
;                                        |auto_generated|                              ; 1.0 (1.0)            ; 2.6 (2.6)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer101|mult_core|padder|adder[1]|auto_generated                                      ; add_sub_ira                                                                                     ; alt_em10g32_181                                 ;
;                |clk_rst_inst|                                                        ; 14.9 (0.9)           ; 39.5 (3.5)                       ; 31.4 (3.0)                                        ; 6.8 (0.4)                        ; 0.0 (0.0)            ; 15 (3)              ; 110 (10)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|clk_rst_inst                                                                                                                                                                  ; alt_em10g32_clk_rst                                                                             ; alt_em10g32_181                                 ;
;                   |csr_reset_synchronizer_inst|                                      ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|clk_rst_inst|csr_reset_synchronizer_inst                                                                                                                                      ; alt_em10g32_reset_synchronizer                                                                  ; alt_em10g32_181                                 ;
;                   |csr_rst_rx_clk_reset_sync|                                        ; 0.6 (0.6)            ; 1.5 (1.5)                        ; 1.3 (1.3)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|clk_rst_inst|csr_rst_rx_clk_reset_sync                                                                                                                                        ; alt_em10g32_reset_synchronizer                                                                  ; alt_em10g32_181                                 ;
;                   |csr_rst_tx_clk_reset_sync|                                        ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.8 (1.8)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|clk_rst_inst|csr_rst_tx_clk_reset_sync                                                                                                                                        ; alt_em10g32_reset_synchronizer                                                                  ; alt_em10g32_181                                 ;
;                   |csr_rx_cc_in_reset_sync|                                          ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|clk_rst_inst|csr_rx_cc_in_reset_sync                                                                                                                                          ; alt_em10g32_reset_synchronizer                                                                  ; alt_em10g32_181                                 ;
;                   |csr_rx_cc_out_reset_sync|                                         ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.4 (1.4)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|clk_rst_inst|csr_rx_cc_out_reset_sync                                                                                                                                         ; alt_em10g32_reset_synchronizer                                                                  ; alt_em10g32_181                                 ;
;                   |csr_tx_cc_in_reset_sync|                                          ; 0.4 (0.4)            ; 1.7 (1.7)                        ; 1.4 (1.4)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|clk_rst_inst|csr_tx_cc_in_reset_sync                                                                                                                                          ; alt_em10g32_reset_synchronizer                                                                  ; alt_em10g32_181                                 ;
;                   |csr_tx_cc_out_reset_sync|                                         ; 0.5 (0.5)            ; 1.4 (1.4)                        ; 1.0 (1.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|clk_rst_inst|csr_tx_cc_out_reset_sync                                                                                                                                         ; alt_em10g32_reset_synchronizer                                                                  ; alt_em10g32_181                                 ;
;                   |rx_156_25_rst_sync_block.rx_156_25_reset_synchronizer_inst|       ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|clk_rst_inst|rx_156_25_rst_sync_block.rx_156_25_reset_synchronizer_inst                                                                                                       ; alt_em10g32_reset_synchronizer                                                                  ; alt_em10g32_181                                 ;
;                   |rx_csr_cc_in_reset_sync|                                          ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|clk_rst_inst|rx_csr_cc_in_reset_sync                                                                                                                                          ; alt_em10g32_reset_synchronizer                                                                  ; alt_em10g32_181                                 ;
;                   |rx_csr_cc_out_reset_sync|                                         ; 0.8 (0.8)            ; 1.4 (1.4)                        ; 1.0 (1.0)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|clk_rst_inst|rx_csr_cc_out_reset_sync                                                                                                                                         ; alt_em10g32_reset_synchronizer                                                                  ; alt_em10g32_181                                 ;
;                   |rx_reset_count_inst|                                              ; 4.0 (3.2)            ; 7.0 (5.5)                        ; 4.0 (2.5)                                         ; 1.0 (0.3)                        ; 0.0 (0.0)            ; 6 (6)               ; 12 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|clk_rst_inst|rx_reset_count_inst                                                                                                                                              ; alt_em10g32_rst_cnt                                                                             ; alt_em10g32_181                                 ;
;                      |reset_synchronizer_inst|                                       ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|clk_rst_inst|rx_reset_count_inst|reset_synchronizer_inst                                                                                                                      ; alt_em10g32_reset_synchronizer                                                                  ; alt_em10g32_181                                 ;
;                   |rx_tx_cc_in_reset_sync|                                           ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|clk_rst_inst|rx_tx_cc_in_reset_sync                                                                                                                                           ; alt_em10g32_reset_synchronizer                                                                  ; alt_em10g32_181                                 ;
;                   |rx_tx_cc_out_reset_sync|                                          ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 1.0 (1.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|clk_rst_inst|rx_tx_cc_out_reset_sync                                                                                                                                          ; alt_em10g32_reset_synchronizer                                                                  ; alt_em10g32_181                                 ;
;                   |tx_156_25_rst_sync_block.tx_156_25_reset_synchronizer_inst|       ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|clk_rst_inst|tx_156_25_rst_sync_block.tx_156_25_reset_synchronizer_inst                                                                                                       ; alt_em10g32_reset_synchronizer                                                                  ; alt_em10g32_181                                 ;
;                   |tx_csr_cc_in_reset_sync|                                          ; -0.1 (-0.1)          ; 1.5 (1.5)                        ; 1.8 (1.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|clk_rst_inst|tx_csr_cc_in_reset_sync                                                                                                                                          ; alt_em10g32_reset_synchronizer                                                                  ; alt_em10g32_181                                 ;
;                   |tx_csr_cc_out_reset_sync|                                         ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|clk_rst_inst|tx_csr_cc_out_reset_sync                                                                                                                                         ; alt_em10g32_reset_synchronizer                                                                  ; alt_em10g32_181                                 ;
;                   |tx_reset_count_inst|                                              ; 4.8 (3.3)            ; 7.0 (5.5)                        ; 4.0 (2.5)                                         ; 1.8 (0.3)                        ; 0.0 (0.0)            ; 6 (6)               ; 12 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|clk_rst_inst|tx_reset_count_inst                                                                                                                                              ; alt_em10g32_rst_cnt                                                                             ; alt_em10g32_181                                 ;
;                      |reset_synchronizer_inst|                                       ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|clk_rst_inst|tx_reset_count_inst|reset_synchronizer_inst                                                                                                                      ; alt_em10g32_reset_synchronizer                                                                  ; alt_em10g32_181                                 ;
;                |gmii_rx_rst_n_status_sync|                                           ; 0.0 (0.0)            ; 0.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|gmii_rx_rst_n_status_sync                                                                                                                                                     ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                   |std_sync_no_cut|                                                  ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|gmii_rx_rst_n_status_sync|std_sync_no_cut                                                                                                                                     ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                |gmii_tx_rst_n_status_sync|                                           ; 0.0 (0.0)            ; 0.8 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|gmii_tx_rst_n_status_sync                                                                                                                                                     ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                   |std_sync_no_cut|                                                  ; 0.0 (0.0)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|gmii_tx_rst_n_status_sync|std_sync_no_cut                                                                                                                                     ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                |rx_156_25_rst_n_status_sync|                                         ; 0.0 (0.0)            ; 1.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|rx_156_25_rst_n_status_sync                                                                                                                                                   ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                   |std_sync_no_cut|                                                  ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|rx_156_25_rst_n_status_sync|std_sync_no_cut                                                                                                                                   ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                |rx_rst_n_status_sync|                                                ; 0.0 (0.0)            ; 1.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|rx_rst_n_status_sync                                                                                                                                                          ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                   |std_sync_no_cut|                                                  ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|rx_rst_n_status_sync|std_sync_no_cut                                                                                                                                          ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                |speed_sel_2bits_sync|                                                ; 0.0 (0.0)            ; 1.8 (0.0)                        ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|speed_sel_2bits_sync                                                                                                                                                          ; alt_em10g32_dcfifo_synchronizer_bundle                                                          ; alt_em10g32_181                                 ;
;                   |sync[0].u|                                                        ; 0.0 (0.0)            ; 0.8 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|speed_sel_2bits_sync|sync[0].u                                                                                                                                                ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                      |std_sync_no_cut|                                               ; 0.0 (0.0)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|speed_sel_2bits_sync|sync[0].u|std_sync_no_cut                                                                                                                                ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                   |sync[1].u|                                                        ; 0.0 (0.0)            ; 1.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|speed_sel_2bits_sync|sync[1].u                                                                                                                                                ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                      |std_sync_no_cut|                                               ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|speed_sel_2bits_sync|sync[1].u|std_sync_no_cut                                                                                                                                ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                |st_adpt.avalon_st_adpt_inst|                                         ; 151.8 (0.0)          ; 244.5 (1.0)                      ; 98.5 (1.0)                                        ; 5.8 (0.0)                        ; 0.0 (0.0)            ; 173 (0)             ; 461 (2)                   ; 0 (0)         ; 3088              ; 6     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst                                                                                                                                                   ; altera_eth_avalon_st_adapter                                                                    ; alt_em10g32_181                                 ;
;                   |RX_312_TO_156.rx_312_to_156|                                      ; 18.1 (17.5)          ; 30.5 (18.9)                      ; 13.0 (1.7)                                        ; 0.6 (0.3)                        ; 0.0 (0.0)            ; 30 (30)             ; 56 (26)                   ; 0 (0)         ; 1200              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156                                                                                                                       ; alt_em10g32_avalon_dc_fifo                                                                      ; alt_em10g32_181                                 ;
;                      |fifo_mem|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1200              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem                                                                                                              ; alt_em10g32_altsyncram_bundle                                                                   ; alt_em10g32_181                                 ;
;                         |altsyncram_gen[0].altsyncram_inst|                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1200              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst                                                                            ; alt_em10g32_altsyncram                                                                          ; alt_em10g32_181                                 ;
;                            |altsyncram_ecc_disable.altsyncram_component|             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1200              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component                                ; altsyncram                                                                                      ; alt_em10g32_181                                 ;
;                               |auto_generated|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1200              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated                 ; altsyncram_1n42                                                                                 ; alt_em10g32_181                                 ;
;                      |read_crosser|                                                  ; 0.1 (0.0)            ; 6.4 (0.0)                        ; 6.4 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|read_crosser                                                                                                          ; alt_em10g32_dcfifo_synchronizer_bundle                                                          ; alt_em10g32_181                                 ;
;                         |sync[0].u|                                                  ; 0.0 (0.0)            ; 1.2 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|read_crosser|sync[0].u                                                                                                ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                            |std_sync_no_cut|                                         ; 0.0 (0.0)            ; 1.2 (1.2)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|read_crosser|sync[0].u|std_sync_no_cut                                                                                ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                         |sync[1].u|                                                  ; 0.0 (0.0)            ; 1.3 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|read_crosser|sync[1].u                                                                                                ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                            |std_sync_no_cut|                                         ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|read_crosser|sync[1].u|std_sync_no_cut                                                                                ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                         |sync[2].u|                                                  ; 0.0 (0.0)            ; 1.1 (0.0)                        ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|read_crosser|sync[2].u                                                                                                ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                            |std_sync_no_cut|                                         ; 0.0 (0.0)            ; 1.1 (1.1)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|read_crosser|sync[2].u|std_sync_no_cut                                                                                ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                         |sync[3].u|                                                  ; 0.0 (0.0)            ; 1.3 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|read_crosser|sync[3].u                                                                                                ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                            |std_sync_no_cut|                                         ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|read_crosser|sync[3].u|std_sync_no_cut                                                                                ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                         |sync[4].u|                                                  ; 0.1 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|read_crosser|sync[4].u                                                                                                ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                            |std_sync_no_cut|                                         ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|read_crosser|sync[4].u|std_sync_no_cut                                                                                ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                      |write_crosser|                                                 ; 0.5 (0.0)            ; 5.2 (0.0)                        ; 4.9 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|write_crosser                                                                                                         ; alt_em10g32_dcfifo_synchronizer_bundle                                                          ; alt_em10g32_181                                 ;
;                         |sync[0].u|                                                  ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|write_crosser|sync[0].u                                                                                               ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                            |std_sync_no_cut|                                         ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|write_crosser|sync[0].u|std_sync_no_cut                                                                               ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                         |sync[1].u|                                                  ; 0.1 (0.0)            ; 0.8 (0.0)                        ; 0.8 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|write_crosser|sync[1].u                                                                                               ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                            |std_sync_no_cut|                                         ; 0.1 (0.1)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|write_crosser|sync[1].u|std_sync_no_cut                                                                               ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                         |sync[2].u|                                                  ; 0.3 (0.0)            ; 1.1 (0.0)                        ; 0.9 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|write_crosser|sync[2].u                                                                                               ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                            |std_sync_no_cut|                                         ; 0.3 (0.3)            ; 1.1 (1.1)                        ; 0.9 (0.9)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|write_crosser|sync[2].u|std_sync_no_cut                                                                               ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                         |sync[3].u|                                                  ; 0.3 (0.0)            ; 0.9 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|write_crosser|sync[3].u                                                                                               ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                            |std_sync_no_cut|                                         ; 0.3 (0.3)            ; 0.9 (0.9)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|write_crosser|sync[3].u|std_sync_no_cut                                                                               ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                         |sync[4].u|                                                  ; -0.2 (0.0)           ; 0.9 (0.0)                        ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|write_crosser|sync[4].u                                                                                               ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                            |std_sync_no_cut|                                         ; -0.2 (-0.2)          ; 0.9 (0.9)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|write_crosser|sync[4].u|std_sync_no_cut                                                                               ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                   |RX_STATUS_312_TO_156.rx_status_312_to_156|                        ; 18.7 (18.2)          ; 29.8 (19.1)                      ; 11.9 (1.1)                                        ; 0.8 (0.2)                        ; 0.0 (0.0)            ; 35 (35)             ; 54 (24)                   ; 0 (0)         ; 768               ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156                                                                                                         ; alt_em10g32_avalon_dc_fifo                                                                      ; alt_em10g32_181                                 ;
;                      |fifo_mem|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 768               ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem                                                                                                ; alt_em10g32_altsyncram_bundle                                                                   ; alt_em10g32_181                                 ;
;                         |altsyncram_gen[0].altsyncram_inst|                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 768               ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst                                                              ; alt_em10g32_altsyncram                                                                          ; alt_em10g32_181                                 ;
;                            |altsyncram_ecc_disable.altsyncram_component|             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 768               ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component                  ; altsyncram                                                                                      ; alt_em10g32_181                                 ;
;                               |auto_generated|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 768               ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated   ; altsyncram_2n42                                                                                 ; alt_em10g32_181                                 ;
;                      |read_crosser|                                                  ; 0.4 (0.0)            ; 4.8 (0.0)                        ; 5.0 (0.0)                                         ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|read_crosser                                                                                            ; alt_em10g32_dcfifo_synchronizer_bundle                                                          ; alt_em10g32_181                                 ;
;                         |sync[0].u|                                                  ; 0.2 (0.0)            ; 0.9 (0.0)                        ; 1.0 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|read_crosser|sync[0].u                                                                                  ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                            |std_sync_no_cut|                                         ; 0.2 (0.2)            ; 0.9 (0.9)                        ; 1.0 (1.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|read_crosser|sync[0].u|std_sync_no_cut                                                                  ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                         |sync[1].u|                                                  ; 0.3 (0.0)            ; 0.8 (0.0)                        ; 0.7 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|read_crosser|sync[1].u                                                                                  ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                            |std_sync_no_cut|                                         ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.7 (0.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|read_crosser|sync[1].u|std_sync_no_cut                                                                  ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                         |sync[2].u|                                                  ; 0.0 (0.0)            ; 1.1 (0.0)                        ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|read_crosser|sync[2].u                                                                                  ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                            |std_sync_no_cut|                                         ; 0.0 (0.0)            ; 1.1 (1.1)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|read_crosser|sync[2].u|std_sync_no_cut                                                                  ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                         |sync[3].u|                                                  ; -0.2 (0.0)           ; 0.8 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|read_crosser|sync[3].u                                                                                  ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                            |std_sync_no_cut|                                         ; -0.2 (-0.2)          ; 0.8 (0.8)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|read_crosser|sync[3].u|std_sync_no_cut                                                                  ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                         |sync[4].u|                                                  ; 0.1 (0.0)            ; 1.2 (0.0)                        ; 1.2 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|read_crosser|sync[4].u                                                                                  ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                            |std_sync_no_cut|                                         ; 0.1 (0.1)            ; 1.2 (1.2)                        ; 1.2 (1.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|read_crosser|sync[4].u|std_sync_no_cut                                                                  ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                      |write_crosser|                                                 ; 0.1 (0.0)            ; 5.8 (0.0)                        ; 5.8 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|write_crosser                                                                                           ; alt_em10g32_dcfifo_synchronizer_bundle                                                          ; alt_em10g32_181                                 ;
;                         |sync[0].u|                                                  ; 0.0 (0.0)            ; 1.3 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|write_crosser|sync[0].u                                                                                 ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                            |std_sync_no_cut|                                         ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|write_crosser|sync[0].u|std_sync_no_cut                                                                 ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                         |sync[1].u|                                                  ; 0.0 (0.0)            ; 1.2 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|write_crosser|sync[1].u                                                                                 ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                            |std_sync_no_cut|                                         ; 0.0 (0.0)            ; 1.2 (1.2)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|write_crosser|sync[1].u|std_sync_no_cut                                                                 ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                         |sync[2].u|                                                  ; 0.0 (0.0)            ; 1.2 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|write_crosser|sync[2].u                                                                                 ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                            |std_sync_no_cut|                                         ; 0.0 (0.0)            ; 1.2 (1.2)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|write_crosser|sync[2].u|std_sync_no_cut                                                                 ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                         |sync[3].u|                                                  ; 0.0 (0.0)            ; 1.3 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|write_crosser|sync[3].u                                                                                 ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                            |std_sync_no_cut|                                         ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|write_crosser|sync[3].u|std_sync_no_cut                                                                 ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                         |sync[4].u|                                                  ; 0.1 (0.0)            ; 0.9 (0.0)                        ; 0.9 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|write_crosser|sync[4].u                                                                                 ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                            |std_sync_no_cut|                                         ; 0.1 (0.1)            ; 0.9 (0.9)                        ; 0.9 (0.9)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|write_crosser|sync[4].u|std_sync_no_cut                                                                 ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                   |TX_156_TO_312.tx_156_to_312|                                      ; 34.7 (34.4)          ; 47.6 (35.4)                      ; 13.8 (1.7)                                        ; 1.0 (0.7)                        ; 0.0 (0.0)            ; 54 (54)             ; 62 (32)                   ; 0 (0)         ; 1120              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312                                                                                                                       ; alt_em10g32_avalon_dc_fifo                                                                      ; alt_em10g32_181                                 ;
;                      |fifo_mem|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1120              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem                                                                                                              ; alt_em10g32_altsyncram_bundle                                                                   ; alt_em10g32_181                                 ;
;                         |altsyncram_gen[0].altsyncram_inst|                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1120              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst                                                                            ; alt_em10g32_altsyncram                                                                          ; alt_em10g32_181                                 ;
;                            |altsyncram_ecc_disable.altsyncram_component|             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1120              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component                                ; altsyncram                                                                                      ; alt_em10g32_181                                 ;
;                               |auto_generated|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1120              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated                 ; altsyncram_nm42                                                                                 ; alt_em10g32_181                                 ;
;                      |read_crosser|                                                  ; 0.1 (0.0)            ; 6.3 (0.0)                        ; 6.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|read_crosser                                                                                                          ; alt_em10g32_dcfifo_synchronizer_bundle                                                          ; alt_em10g32_181                                 ;
;                         |sync[0].u|                                                  ; 0.0 (0.0)            ; 1.3 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|read_crosser|sync[0].u                                                                                                ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                            |std_sync_no_cut|                                         ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|read_crosser|sync[0].u|std_sync_no_cut                                                                                ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                         |sync[1].u|                                                  ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|read_crosser|sync[1].u                                                                                                ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                            |std_sync_no_cut|                                         ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|read_crosser|sync[1].u|std_sync_no_cut                                                                                ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                         |sync[2].u|                                                  ; -0.2 (0.0)           ; 1.3 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|read_crosser|sync[2].u                                                                                                ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                            |std_sync_no_cut|                                         ; -0.2 (-0.2)          ; 1.3 (1.3)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|read_crosser|sync[2].u|std_sync_no_cut                                                                                ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                         |sync[3].u|                                                  ; -0.2 (0.0)           ; 1.3 (0.0)                        ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|read_crosser|sync[3].u                                                                                                ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                            |std_sync_no_cut|                                         ; -0.2 (-0.2)          ; 1.3 (1.3)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|read_crosser|sync[3].u|std_sync_no_cut                                                                                ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                         |sync[4].u|                                                  ; 0.4 (0.0)            ; 0.9 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|read_crosser|sync[4].u                                                                                                ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                            |std_sync_no_cut|                                         ; 0.4 (0.4)            ; 0.9 (0.9)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|read_crosser|sync[4].u|std_sync_no_cut                                                                                ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                      |write_crosser|                                                 ; 0.3 (0.0)            ; 5.9 (0.0)                        ; 5.9 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|write_crosser                                                                                                         ; alt_em10g32_dcfifo_synchronizer_bundle                                                          ; alt_em10g32_181                                 ;
;                         |sync[0].u|                                                  ; 0.0 (0.0)            ; 1.1 (0.0)                        ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|write_crosser|sync[0].u                                                                                               ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                            |std_sync_no_cut|                                         ; 0.0 (0.0)            ; 1.1 (1.1)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|write_crosser|sync[0].u|std_sync_no_cut                                                                               ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                         |sync[1].u|                                                  ; 0.0 (0.0)            ; 1.2 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|write_crosser|sync[1].u                                                                                               ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                            |std_sync_no_cut|                                         ; 0.0 (0.0)            ; 1.2 (1.2)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|write_crosser|sync[1].u|std_sync_no_cut                                                                               ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                         |sync[2].u|                                                  ; 0.1 (0.0)            ; 1.3 (0.0)                        ; 1.3 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|write_crosser|sync[2].u                                                                                               ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                            |std_sync_no_cut|                                         ; 0.1 (0.1)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|write_crosser|sync[2].u|std_sync_no_cut                                                                               ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                         |sync[3].u|                                                  ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|write_crosser|sync[3].u                                                                                               ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                            |std_sync_no_cut|                                         ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|write_crosser|sync[3].u|std_sync_no_cut                                                                               ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                         |sync[4].u|                                                  ; 0.1 (0.0)            ; 0.8 (0.0)                        ; 0.8 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|write_crosser|sync[4].u                                                                                               ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                            |std_sync_no_cut|                                         ; 0.1 (0.1)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|write_crosser|sync[4].u|std_sync_no_cut                                                                               ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                   |adapter|                                                          ; 73.1 (0.0)           ; 128.8 (0.0)                      ; 59.1 (0.0)                                        ; 3.3 (0.0)                        ; 0.0 (0.0)            ; 42 (0)              ; 280 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|adapter                                                                                                                                           ; avalon_st_adapter                                                                               ; alt_em10g32_181                                 ;
;                      |avalon_st_rx|                                                  ; 46.2 (46.2)          ; 76.9 (76.9)                      ; 32.9 (32.9)                                       ; 2.2 (2.2)                        ; 0.0 (0.0)            ; 26 (26)             ; 167 (167)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|adapter|avalon_st_rx                                                                                                                              ; avalon_st_adapter_avalon_st_rx                                                                  ; alt_em10g32_181                                 ;
;                      |avalon_st_tx|                                                  ; 26.9 (26.9)          ; 51.9 (51.9)                      ; 26.2 (26.2)                                       ; 1.1 (1.1)                        ; 0.0 (0.0)            ; 16 (16)             ; 113 (113)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|adapter|avalon_st_tx                                                                                                                              ; avalon_st_adapter_avalon_st_tx                                                                  ; alt_em10g32_181                                 ;
;                   |tx_156_312_wait_fifo_fill|                                        ; 6.9 (6.9)            ; 6.8 (6.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|tx_156_312_wait_fifo_fill                                                                                                                         ; alt_em10g32_vldpkt_rddly                                                                        ; alt_em10g32_181                                 ;
;                |sync_tx_transfer_control|                                            ; 0.4 (0.0)            ; 1.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|sync_tx_transfer_control                                                                                                                                                      ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                   |std_sync_no_cut|                                                  ; 0.4 (0.4)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|sync_tx_transfer_control|std_sync_no_cut                                                                                                                                      ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                |tx_156_25_rst_n_status_sync|                                         ; 0.0 (0.0)            ; 1.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|tx_156_25_rst_n_status_sync                                                                                                                                                   ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                   |std_sync_no_cut|                                                  ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|tx_156_25_rst_n_status_sync|std_sync_no_cut                                                                                                                                   ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                |tx_rst_n_status_sync|                                                ; 0.0 (0.0)            ; 1.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|tx_rst_n_status_sync                                                                                                                                                          ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                   |std_sync_no_cut|                                                  ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|mac|alt_em10g32_0|tx_rst_n_status_sync|std_sync_no_cut                                                                                                                                          ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;          |phy|                                                                       ; 662.4 (0.0)          ; 835.2 (0.0)                      ; 217.8 (0.0)                                       ; 45.0 (0.0)                       ; 0.0 (0.0)            ; 797 (0)             ; 1619 (0)                  ; 0 (0)         ; 3488              ; 3     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy                                                                                                                                                                                             ; alt_usxgmii_phy                                                                                 ; alt_usxgmii_phy                                 ;
;             |alt_mge_phy_0|                                                          ; 662.4 (0.0)          ; 835.2 (0.0)                      ; 217.8 (0.0)                                       ; 45.0 (0.0)                       ; 0.0 (0.0)            ; 797 (0)             ; 1619 (0)                  ; 0 (0)         ; 3488              ; 3     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0                                                                                                                                                                               ; alt_usxgmii_phy_alt_mge_phy_181_ofhxqti                                                         ; alt_mge_phy_181                                 ;
;                |alt_mge_xcvr_native|                                                 ; 6.9 (0.0)            ; 6.9 (0.0)                        ; 2.4 (0.0)                                         ; 2.4 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native                                                                                                                                                           ; alt_usxgmii_phy_altera_xcvr_native_a10_181_abaevuq                                              ; altera_xcvr_native_a10_181                      ;
;                   |g_xcvr_native_insts[0].twentynm_xcvr_native_inst|                 ; 6.9 (0.0)            ; 6.9 (0.0)                        ; 2.4 (0.0)                                         ; 2.4 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst                                                                                                          ; twentynm_xcvr_native                                                                            ; altera_xcvr_native_a10_181                      ;
;                      |twentynm_xcvr_native_inst|                                     ; 6.9 (0.0)            ; 6.9 (0.0)                        ; 2.4 (0.0)                                         ; 2.4 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst                                                                                ; twentynm_xcvr_native_rev_20nm1                                                                  ; altera_xcvr_native_a10_181                      ;
;                         |inst_twentynm_pcs|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs                                                              ; twentynm_pcs_rev_20nm1                                                                          ; altera_xcvr_native_a10_181                      ;
;                         |inst_twentynm_pma|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma                                                              ; twentynm_pma_rev_20nm1                                                                          ; altera_xcvr_native_a10_181                      ;
;                         |inst_twentynm_xcvr_avmm|                                    ; 6.9 (6.7)            ; 6.9 (6.3)                        ; 2.4 (1.7)                                         ; 2.4 (2.2)                        ; 0.0 (0.0)            ; 8 (8)               ; 9 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm                                                        ; twentynm_xcvr_avmm                                                                              ; altera_xcvr_native_a10_181                      ;
;                            |avmm_atom_insts[0].avmm_reset_sync_inst|                 ; 0.2 (0.2)            ; 0.7 (0.7)                        ; 0.7 (0.7)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].avmm_reset_sync_inst                ; alt_xcvr_resync                                                                                 ; altera_xcvr_native_a10_181                      ;
;                |mge_pcs|                                                             ; 606.4 (0.7)          ; 750.3 (0.5)                      ; 182.1 (0.0)                                       ; 38.2 (0.2)                       ; 0.0 (0.0)            ; 789 (1)             ; 1391 (0)                  ; 0 (0)         ; 3488              ; 3     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs                                                                                                                                                                       ; alt_mge_phy_pcs                                                                                 ; alt_mge_phy_pcs_181                             ;
;                   |USXGMII_PCS.usxgmii_pcs|                                          ; 586.0 (6.4)          ; 728.8 (6.3)                      ; 171.6 (1.1)                                       ; 28.9 (1.2)                       ; 0.0 (0.0)            ; 775 (9)             ; 1345 (5)                  ; 0 (0)         ; 3488              ; 3     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs                                                                                                                                               ; alt_mge_phy_usxg32_pcs                                                                          ; alt_mge_phy_pcs_181                             ;
;                      |an|                                                            ; 112.1 (100.5)        ; 125.1 (108.3)                    ; 15.6 (9.6)                                        ; 2.6 (1.8)                        ; 0.0 (0.0)            ; 152 (143)           ; 193 (152)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an                                                                                                                                            ; alt_mge_phy_usxg32_an_top                                                                       ; alt_mge_phy_pcs_181                             ;
;                         |tx_xgmii_clock_crosser|                                     ; 11.6 (11.6)          ; 16.8 (15.3)                      ; 6.0 (4.5)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 9 (9)               ; 41 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|tx_xgmii_clock_crosser                                                                                                                     ; alt_mge_phy_mbow_clock_crosser                                                                  ; alt_mge_phy_pcs_181                             ;
;                            |sync_transfer_valid|                                     ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|tx_xgmii_clock_crosser|sync_transfer_valid                                                                                                 ; alt_mge16_pcs_std_synchronizer                                                                  ; alt_mge_phy_pcs_181                             ;
;                               |std_sync_no_cut|                                      ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|tx_xgmii_clock_crosser|sync_transfer_valid|std_sync_no_cut                                                                                 ; altera_std_synchronizer_nocut                                                                   ; alt_mge_phy_pcs_181                             ;
;                      |csr|                                                           ; 51.9 (6.5)           ; 79.2 (10.8)                      ; 34.6 (5.0)                                        ; 7.3 (0.6)                        ; 0.0 (0.0)            ; 64 (8)              ; 163 (27)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr                                                                                                                                           ; alt_mge_phy_usxg32_creg_top                                                                     ; alt_mge_phy_pcs_181                             ;
;                         |alt_mge_phy_usxg32_creg_map_inst|                           ; 28.3 (28.3)          ; 30.4 (30.4)                      ; 4.2 (4.2)                                         ; 2.1 (2.1)                        ; 0.0 (0.0)            ; 40 (40)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|alt_mge_phy_usxg32_creg_map_inst                                                                                                          ; alt_mge_phy_usxg32_creg_map                                                                     ; alt_mge_phy_pcs_181                             ;
;                         |clock_crosser_rx_clk_csr_dev_ability_speed|                 ; 4.1 (3.5)            ; 5.4 (2.9)                        ; 3.8 (1.3)                                         ; 2.4 (1.8)                        ; 0.0 (0.0)            ; 3 (3)               ; 14 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|clock_crosser_rx_clk_csr_dev_ability_speed                                                                                                ; alt_mge16_pcs_clock_crosser                                                                     ; alt_mge_phy_pcs_181                             ;
;                            |in_to_out_synchronizer|                                  ; 0.3 (0.0)            ; 1.3 (0.0)                        ; 1.3 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|clock_crosser_rx_clk_csr_dev_ability_speed|in_to_out_synchronizer                                                                         ; alt_mge16_pcs_std_synchronizer                                                                  ; alt_mge_phy_pcs_181                             ;
;                               |std_sync_no_cut|                                      ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|clock_crosser_rx_clk_csr_dev_ability_speed|in_to_out_synchronizer|std_sync_no_cut                                                         ; altera_std_synchronizer_nocut                                                                   ; alt_mge_phy_pcs_181                             ;
;                            |out_to_in_synchronizer|                                  ; 0.3 (0.0)            ; 1.2 (0.0)                        ; 1.2 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|clock_crosser_rx_clk_csr_dev_ability_speed|out_to_in_synchronizer                                                                         ; alt_mge16_pcs_std_synchronizer                                                                  ; alt_mge_phy_pcs_181                             ;
;                               |std_sync_no_cut|                                      ; 0.3 (0.3)            ; 1.2 (1.2)                        ; 1.2 (1.2)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|clock_crosser_rx_clk_csr_dev_ability_speed|out_to_in_synchronizer|std_sync_no_cut                                                         ; altera_std_synchronizer_nocut                                                                   ; alt_mge_phy_pcs_181                             ;
;                         |clock_crosser_rx_clk_csr_usxgmii_an_link_timer|             ; 5.4 (5.1)            ; 9.7 (7.0)                        ; 5.8 (3.2)                                         ; 1.5 (1.3)                        ; 0.0 (0.0)            ; 8 (8)               ; 20 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|clock_crosser_rx_clk_csr_usxgmii_an_link_timer                                                                                            ; alt_mge16_pcs_clock_crosser                                                                     ; alt_mge_phy_pcs_181                             ;
;                            |in_to_out_synchronizer|                                  ; 0.3 (0.0)            ; 1.5 (0.0)                        ; 1.3 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|clock_crosser_rx_clk_csr_usxgmii_an_link_timer|in_to_out_synchronizer                                                                     ; alt_mge16_pcs_std_synchronizer                                                                  ; alt_mge_phy_pcs_181                             ;
;                               |std_sync_no_cut|                                      ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.3 (1.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|clock_crosser_rx_clk_csr_usxgmii_an_link_timer|in_to_out_synchronizer|std_sync_no_cut                                                     ; altera_std_synchronizer_nocut                                                                   ; alt_mge_phy_pcs_181                             ;
;                            |out_to_in_synchronizer|                                  ; -0.1 (0.0)           ; 1.2 (0.0)                        ; 1.3 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|clock_crosser_rx_clk_csr_usxgmii_an_link_timer|out_to_in_synchronizer                                                                     ; alt_mge16_pcs_std_synchronizer                                                                  ; alt_mge_phy_pcs_181                             ;
;                               |std_sync_no_cut|                                      ; -0.1 (-0.1)          ; 1.2 (1.2)                        ; 1.3 (1.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|clock_crosser_rx_clk_csr_usxgmii_an_link_timer|out_to_in_synchronizer|std_sync_no_cut                                                     ; altera_std_synchronizer_nocut                                                                   ; alt_mge_phy_pcs_181                             ;
;                         |clock_crosser_rx_clk_csr_usxgmii_an_restart_clr|            ; 1.1 (0.9)            ; 3.4 (1.2)                        ; 2.4 (0.3)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 8 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|clock_crosser_rx_clk_csr_usxgmii_an_restart_clr                                                                                           ; alt_mge16_pcs_clock_crosser                                                                     ; alt_mge_phy_pcs_181                             ;
;                            |in_to_out_synchronizer|                                  ; 0.2 (0.0)            ; 1.2 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|clock_crosser_rx_clk_csr_usxgmii_an_restart_clr|in_to_out_synchronizer                                                                    ; alt_mge16_pcs_std_synchronizer                                                                  ; alt_mge_phy_pcs_181                             ;
;                               |std_sync_no_cut|                                      ; 0.2 (0.2)            ; 1.2 (1.2)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|clock_crosser_rx_clk_csr_usxgmii_an_restart_clr|in_to_out_synchronizer|std_sync_no_cut                                                    ; altera_std_synchronizer_nocut                                                                   ; alt_mge_phy_pcs_181                             ;
;                            |out_to_in_synchronizer|                                  ; 0.1 (0.0)            ; 1.1 (0.0)                        ; 1.1 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|clock_crosser_rx_clk_csr_usxgmii_an_restart_clr|out_to_in_synchronizer                                                                    ; alt_mge16_pcs_std_synchronizer                                                                  ; alt_mge_phy_pcs_181                             ;
;                               |std_sync_no_cut|                                      ; 0.1 (0.1)            ; 1.1 (1.1)                        ; 1.1 (1.1)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|clock_crosser_rx_clk_csr_usxgmii_an_restart_clr|out_to_in_synchronizer|std_sync_no_cut                                                    ; altera_std_synchronizer_nocut                                                                   ; alt_mge_phy_pcs_181                             ;
;                         |clock_crosser_rx_clk_status_partner_ability|                ; 6.5 (6.5)            ; 13.6 (11.3)                      ; 7.6 (5.3)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 3 (3)               ; 40 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|clock_crosser_rx_clk_status_partner_ability                                                                                               ; alt_mge16_pcs_clock_crosser                                                                     ; alt_mge_phy_pcs_181                             ;
;                            |in_to_out_synchronizer|                                  ; 0.2 (0.0)            ; 1.0 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|clock_crosser_rx_clk_status_partner_ability|in_to_out_synchronizer                                                                        ; alt_mge16_pcs_std_synchronizer                                                                  ; alt_mge_phy_pcs_181                             ;
;                               |std_sync_no_cut|                                      ; 0.2 (0.2)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|clock_crosser_rx_clk_status_partner_ability|in_to_out_synchronizer|std_sync_no_cut                                                        ; altera_std_synchronizer_nocut                                                                   ; alt_mge_phy_pcs_181                             ;
;                            |out_to_in_synchronizer|                                  ; -0.2 (0.0)           ; 1.3 (0.0)                        ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|clock_crosser_rx_clk_status_partner_ability|out_to_in_synchronizer                                                                        ; alt_mge16_pcs_std_synchronizer                                                                  ; alt_mge_phy_pcs_181                             ;
;                               |std_sync_no_cut|                                      ; -0.2 (-0.2)          ; 1.3 (1.3)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|clock_crosser_rx_clk_status_partner_ability|out_to_in_synchronizer|std_sync_no_cut                                                        ; altera_std_synchronizer_nocut                                                                   ; alt_mge_phy_pcs_181                             ;
;                         |sync_rx_clk_csr_dev_ability_duplex|                         ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|sync_rx_clk_csr_dev_ability_duplex                                                                                                        ; alt_mge16_pcs_std_synchronizer                                                                  ; alt_mge_phy_pcs_181                             ;
;                            |std_sync_no_cut|                                         ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|sync_rx_clk_csr_dev_ability_duplex|std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                                                   ; alt_mge_phy_pcs_181                             ;
;                         |sync_rx_clk_status_dev_ability_ack|                         ; 0.0 (0.0)            ; 1.3 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|sync_rx_clk_status_dev_ability_ack                                                                                                        ; alt_mge16_pcs_std_synchronizer                                                                  ; alt_mge_phy_pcs_181                             ;
;                            |std_sync_no_cut|                                         ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|sync_rx_clk_status_dev_ability_ack|std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                                                   ; alt_mge_phy_pcs_181                             ;
;                         |sync_rx_clk_status_link_status|                             ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|sync_rx_clk_status_link_status                                                                                                            ; alt_mge16_pcs_std_synchronizer                                                                  ; alt_mge_phy_pcs_181                             ;
;                            |std_sync_no_cut|                                         ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|sync_rx_clk_status_link_status|std_sync_no_cut                                                                                            ; altera_std_synchronizer_nocut                                                                   ; alt_mge_phy_pcs_181                             ;
;                         |sync_rx_clk_status_usxgmii_an_complete|                     ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|sync_rx_clk_status_usxgmii_an_complete                                                                                                    ; alt_mge16_pcs_std_synchronizer                                                                  ; alt_mge_phy_pcs_181                             ;
;                            |std_sync_no_cut|                                         ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|sync_rx_clk_status_usxgmii_an_complete|std_sync_no_cut                                                                                    ; altera_std_synchronizer_nocut                                                                   ; alt_mge_phy_pcs_181                             ;
;                      |csr_an_clock_crosser|                                          ; 7.8 (7.7)            ; 8.8 (7.3)                        ; 2.3 (0.8)                                         ; 1.3 (1.2)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr_an_clock_crosser                                                                                                                          ; alt_mge_phy_mbow_clock_crosser                                                                  ; alt_mge_phy_pcs_181                             ;
;                         |sync_transfer_valid|                                        ; 0.1 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr_an_clock_crosser|sync_transfer_valid                                                                                                      ; alt_mge16_pcs_std_synchronizer                                                                  ; alt_mge_phy_pcs_181                             ;
;                            |std_sync_no_cut|                                         ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr_an_clock_crosser|sync_transfer_valid|std_sync_no_cut                                                                                      ; altera_std_synchronizer_nocut                                                                   ; alt_mge_phy_pcs_181                             ;
;                      |rx|                                                            ; 221.2 (0.0)          ; 279.8 (0.0)                      ; 67.2 (0.0)                                        ; 8.6 (0.0)                        ; 0.0 (0.0)            ; 303 (0)             ; 548 (0)                   ; 0 (0)         ; 1184              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx                                                                                                                                            ; alt_mge_phy_usxg32_rx_top                                                                       ; alt_mge_phy_pcs_181                             ;
;                         |derep|                                                      ; 27.2 (13.8)          ; 29.8 (16.8)                      ; 3.5 (3.5)                                         ; 0.8 (0.5)                        ; 0.0 (0.0)            ; 30 (9)              ; 53 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|derep                                                                                                                                      ; alt_mge_phy_usxg32_rx_data_derep                                                                ; alt_mge_phy_pcs_181                             ;
;                            |rx_data_derep_cnt|                                       ; 13.3 (13.3)          ; 13.0 (13.0)                      ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 21 (21)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|derep|rx_data_derep_cnt                                                                                                                    ; alt_mge_phy_usxg32_incr_cnt                                                                     ; alt_mge_phy_pcs_181                             ;
;                         |rm_fifo|                                                    ; 157.1 (0.0)          ; 200.0 (0.0)                      ; 48.0 (0.0)                                        ; 5.2 (0.0)                        ; 0.0 (0.0)            ; 231 (0)             ; 379 (0)                   ; 0 (0)         ; 1184              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo                                                                                                                                    ; alt_mge_phy_usxg32_rx_rm_fifo_top                                                               ; alt_mge_phy_pcs_181                             ;
;                            |rx_rm_fifo_cnt|                                          ; 10.5 (10.5)          ; 10.5 (10.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_cnt                                                                                                                     ; alt_mge_phy_usxg32_incr_cnt                                                                     ; alt_mge_phy_pcs_181                             ;
;                            |rx_rm_fifo_inst|                                         ; 146.5 (85.5)         ; 189.5 (110.8)                    ; 48.2 (28.2)                                       ; 5.2 (2.9)                        ; 0.0 (0.0)            ; 214 (120)           ; 365 (208)                 ; 0 (0)         ; 1184              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst                                                                                                                    ; alt_mge_phy_usxg32_rx_rm_fifo                                                                   ; alt_mge_phy_pcs_181                             ;
;                               |alt_mge_phy_usxgmii_1588_latency|                     ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|alt_mge_phy_usxgmii_1588_latency                                                                                   ; alt_mge_phy_usxgmii_1588_latency                                                                ; alt_mge_phy_pcs_181                             ;
;                               |async_fifo|                                           ; 53.0 (10.0)          ; 69.8 (18.1)                      ; 19.0 (9.3)                                        ; 2.2 (1.2)                        ; 0.0 (0.0)            ; 78 (13)             ; 139 (41)                  ; 0 (0)         ; 1184              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo                                                                                                         ; alt_mge_phy_async_fifo_fpga                                                                     ; alt_mge_phy_pcs_181                             ;
;                                  |dcfifo_componenet|                                 ; 43.0 (0.0)           ; 51.7 (0.0)                       ; 9.7 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 65 (0)              ; 98 (0)                    ; 0 (0)         ; 1184              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|dcfifo_componenet                                                                                       ; dcfifo                                                                                          ; alt_mge_phy_pcs_181                             ;
;                                     |auto_generated|                                 ; 43.0 (12.6)          ; 51.7 (18.2)                      ; 9.7 (6.0)                                         ; 1.0 (0.4)                        ; 0.0 (0.0)            ; 65 (16)             ; 98 (36)                   ; 0 (0)         ; 1184              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|dcfifo_componenet|auto_generated                                                                        ; dcfifo_ltv1                                                                                     ; alt_mge_phy_pcs_181                             ;
;                                        |fifo_ram|                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1184              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|dcfifo_componenet|auto_generated|fifo_ram                                                               ; altsyncram_gdd1                                                                                 ; altera_work                                     ;
;                                        |rdaclr|                                      ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|dcfifo_componenet|auto_generated|rdaclr                                                                 ; dffpipe_3dc                                                                                     ; altera_work                                     ;
;                                        |rdemp_eq_comp_lsb_mux|                       ; 1.1 (1.1)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|dcfifo_componenet|auto_generated|rdemp_eq_comp_lsb_mux                                                  ; mux_f28                                                                                         ; altera_work                                     ;
;                                        |rdemp_eq_comp_msb_mux|                       ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|dcfifo_componenet|auto_generated|rdemp_eq_comp_msb_mux                                                  ; mux_f28                                                                                         ; altera_work                                     ;
;                                        |rdptr_g1p|                                   ; 4.9 (4.9)            ; 4.9 (4.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|dcfifo_componenet|auto_generated|rdptr_g1p                                                              ; a_graycounter_m57                                                                               ; altera_work                                     ;
;                                        |rdptr_g_gray2bin|                            ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|dcfifo_componenet|auto_generated|rdptr_g_gray2bin                                                       ; a_gray2bin_ut6                                                                                  ; altera_work                                     ;
;                                        |rs_brp|                                      ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|dcfifo_componenet|auto_generated|rs_brp                                                                 ; dffpipe_dd9                                                                                     ; altera_work                                     ;
;                                        |rs_bwp|                                      ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|dcfifo_componenet|auto_generated|rs_bwp                                                                 ; dffpipe_dd9                                                                                     ; altera_work                                     ;
;                                        |rs_dgwp|                                     ; 2.6 (0.0)            ; 3.6 (0.0)                        ; 1.1 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|dcfifo_componenet|auto_generated|rs_dgwp                                                                ; alt_synch_pipe_tnl                                                                              ; altera_work                                     ;
;                                           |dffpipe9|                                 ; 2.6 (2.6)            ; 3.6 (3.6)                        ; 1.1 (1.1)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|dcfifo_componenet|auto_generated|rs_dgwp|dffpipe9                                                       ; dffpipe_ed9                                                                                     ; altera_work                                     ;
;                                        |rs_dgwp_gray2bin|                            ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|dcfifo_componenet|auto_generated|rs_dgwp_gray2bin                                                       ; a_gray2bin_ut6                                                                                  ; altera_work                                     ;
;                                        |wraclr|                                      ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|dcfifo_componenet|auto_generated|wraclr                                                                 ; dffpipe_3dc                                                                                     ; altera_work                                     ;
;                                        |wrfull_eq_comp_lsb|                          ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|dcfifo_componenet|auto_generated|wrfull_eq_comp_lsb                                                     ; cmpr_566                                                                                        ; altera_work                                     ;
;                                        |wrfull_eq_comp_lsb_mux|                      ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|dcfifo_componenet|auto_generated|wrfull_eq_comp_lsb_mux                                                 ; mux_f28                                                                                         ; altera_work                                     ;
;                                        |wrfull_eq_comp_msb_mux|                      ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|dcfifo_componenet|auto_generated|wrfull_eq_comp_msb_mux                                                 ; mux_f28                                                                                         ; altera_work                                     ;
;                                        |wrptr_g1p|                                   ; 4.8 (4.8)            ; 4.8 (4.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|dcfifo_componenet|auto_generated|wrptr_g1p                                                              ; a_graycounter_ijc                                                                               ; altera_work                                     ;
;                                        |wrptr_g_gray2bin|                            ; 1.3 (1.3)            ; 1.8 (1.8)                        ; 0.6 (0.6)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|dcfifo_componenet|auto_generated|wrptr_g_gray2bin                                                       ; a_gray2bin_ut6                                                                                  ; altera_work                                     ;
;                                        |ws_brp|                                      ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|dcfifo_componenet|auto_generated|ws_brp                                                                 ; dffpipe_dd9                                                                                     ; altera_work                                     ;
;                                        |ws_bwp|                                      ; 1.4 (1.4)            ; 1.4 (1.4)                        ; 0.2 (0.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|dcfifo_componenet|auto_generated|ws_bwp                                                                 ; dffpipe_dd9                                                                                     ; altera_work                                     ;
;                                        |ws_dgrp|                                     ; 1.3 (0.0)            ; 3.0 (0.0)                        ; 1.8 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|dcfifo_componenet|auto_generated|ws_dgrp                                                                ; alt_synch_pipe_tnl                                                                              ; altera_work                                     ;
;                                           |dffpipe9|                                 ; 1.3 (1.3)            ; 3.0 (3.0)                        ; 1.8 (1.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|dcfifo_componenet|auto_generated|ws_dgrp|dffpipe9                                                       ; dffpipe_ed9                                                                                     ; altera_work                                     ;
;                                        |ws_dgrp_gray2bin|                            ; 1.4 (1.4)            ; 1.4 (1.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|dcfifo_componenet|auto_generated|ws_dgrp_gray2bin                                                       ; a_gray2bin_ut6                                                                                  ; altera_work                                     ;
;                               |bitsync_block_lock|                                   ; 0.0 (0.0)            ; 1.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|bitsync_block_lock                                                                                                 ; alt_mge16_pcs_std_synchronizer                                                                  ; alt_mge_phy_pcs_181                             ;
;                                  |std_sync_no_cut|                                   ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|bitsync_block_lock|std_sync_no_cut                                                                                 ; altera_std_synchronizer_nocut                                                                   ; alt_mge_phy_pcs_181                             ;
;                         |width_adpt_64_to_32|                                        ; 36.9 (36.9)          ; 50.0 (50.0)                      ; 15.7 (15.7)                                       ; 2.6 (2.6)                        ; 0.0 (0.0)            ; 42 (42)             ; 116 (116)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|width_adpt_64_to_32                                                                                                                        ; alt_mge_phy_usxg32_rx_64_to_32_wadpt                                                            ; alt_mge_phy_pcs_181                             ;
;                      |tx|                                                            ; 186.7 (0.0)          ; 229.6 (0.0)                      ; 50.8 (0.0)                                        ; 7.9 (0.0)                        ; 0.0 (0.0)            ; 236 (0)             ; 419 (0)                   ; 0 (0)         ; 2304              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx                                                                                                                                            ; alt_mge_phy_usxg32_tx_top                                                                       ; alt_mge_phy_pcs_181                             ;
;                         |data_mux|                                                   ; 36.5 (36.5)          ; 36.4 (36.4)                      ; 1.1 (1.1)                                         ; 1.1 (1.1)                        ; 0.0 (0.0)            ; 35 (35)             ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|data_mux                                                                                                                                   ; alt_mge_phy_usxg32_tx_data_mux                                                                  ; alt_mge_phy_pcs_181                             ;
;                         |data_rep|                                                   ; 40.2 (40.2)          ; 43.2 (43.2)                      ; 4.9 (4.9)                                         ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 45 (45)             ; 77 (77)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|data_rep                                                                                                                                   ; alt_mge_phy_usxg32_tx_data_rep                                                                  ; alt_mge_phy_pcs_181                             ;
;                         |tx_fifo|                                                    ; 75.7 (5.9)           ; 92.1 (7.0)                       ; 19.3 (1.5)                                        ; 3.0 (0.4)                        ; 0.0 (0.0)            ; 91 (8)              ; 196 (8)                   ; 0 (0)         ; 2304              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo                                                                                                                                    ; alt_mge_phy_usxg32_tx_clockcomp_fifo                                                            ; alt_mge_phy_pcs_181                             ;
;                            |alt_mge_phy_usxgmii_1588_latency|                        ; 8.0 (8.0)            ; 8.3 (8.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|alt_mge_phy_usxgmii_1588_latency                                                                                                   ; alt_mge_phy_usxgmii_1588_latency                                                                ; alt_mge_phy_pcs_181                             ;
;                            |async_fifo|                                              ; 61.8 (20.8)          ; 76.8 (22.2)                      ; 17.5 (2.5)                                        ; 2.6 (1.1)                        ; 0.0 (0.0)            ; 67 (3)              ; 172 (74)                  ; 0 (0)         ; 2304              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo                                                                                                                         ; alt_mge_phy_async_fifo_fpga                                                                     ; alt_mge_phy_pcs_181                             ;
;                               |dcfifo_componenet|                                    ; 41.0 (0.0)           ; 54.5 (0.0)                       ; 15.0 (0.0)                                        ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 98 (0)                    ; 0 (0)         ; 2304              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet                                                                                                       ; dcfifo                                                                                          ; alt_mge_phy_pcs_181                             ;
;                                  |auto_generated|                                    ; 41.0 (11.6)          ; 54.5 (19.2)                      ; 15.0 (8.0)                                        ; 1.5 (0.4)                        ; 0.0 (0.0)            ; 64 (15)             ; 98 (35)                   ; 0 (0)         ; 2304              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet|auto_generated                                                                                        ; dcfifo_jtv1                                                                                     ; alt_mge_phy_pcs_181                             ;
;                                     |fifo_ram|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2304              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet|auto_generated|fifo_ram                                                                               ; altsyncram_edd1                                                                                 ; altera_work                                     ;
;                                     |rdaclr|                                         ; 0.4 (0.4)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet|auto_generated|rdaclr                                                                                 ; dffpipe_3dc                                                                                     ; altera_work                                     ;
;                                     |rdemp_eq_comp_lsb_mux|                          ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet|auto_generated|rdemp_eq_comp_lsb_mux                                                                  ; mux_f28                                                                                         ; altera_work                                     ;
;                                     |rdemp_eq_comp_msb_mux|                          ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet|auto_generated|rdemp_eq_comp_msb_mux                                                                  ; mux_f28                                                                                         ; altera_work                                     ;
;                                     |rdptr_g1p|                                      ; 5.5 (5.5)            ; 5.2 (5.2)                        ; 0.0 (0.0)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 9 (9)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet|auto_generated|rdptr_g1p                                                                              ; a_graycounter_m57                                                                               ; altera_work                                     ;
;                                     |rdptr_g_gray2bin|                               ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet|auto_generated|rdptr_g_gray2bin                                                                       ; a_gray2bin_ut6                                                                                  ; altera_work                                     ;
;                                     |rs_brp|                                         ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet|auto_generated|rs_brp                                                                                 ; dffpipe_dd9                                                                                     ; altera_work                                     ;
;                                     |rs_bwp|                                         ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet|auto_generated|rs_bwp                                                                                 ; dffpipe_dd9                                                                                     ; altera_work                                     ;
;                                     |rs_dgwp|                                        ; 0.6 (0.0)            ; 3.5 (0.0)                        ; 3.0 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet|auto_generated|rs_dgwp                                                                                ; alt_synch_pipe_tnl                                                                              ; altera_work                                     ;
;                                        |dffpipe9|                                    ; 0.6 (0.6)            ; 3.5 (3.5)                        ; 3.0 (3.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet|auto_generated|rs_dgwp|dffpipe9                                                                       ; dffpipe_ed9                                                                                     ; altera_work                                     ;
;                                     |rs_dgwp_gray2bin|                               ; 1.4 (1.4)            ; 1.4 (1.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet|auto_generated|rs_dgwp_gray2bin                                                                       ; a_gray2bin_ut6                                                                                  ; altera_work                                     ;
;                                     |wraclr|                                         ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet|auto_generated|wraclr                                                                                 ; dffpipe_3dc                                                                                     ; altera_work                                     ;
;                                     |wrfull_eq_comp_lsb|                             ; 0.4 (0.4)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet|auto_generated|wrfull_eq_comp_lsb                                                                     ; cmpr_566                                                                                        ; altera_work                                     ;
;                                     |wrfull_eq_comp_lsb_mux|                         ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet|auto_generated|wrfull_eq_comp_lsb_mux                                                                 ; mux_f28                                                                                         ; altera_work                                     ;
;                                     |wrfull_eq_comp_msb_mux|                         ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet|auto_generated|wrfull_eq_comp_msb_mux                                                                 ; mux_f28                                                                                         ; altera_work                                     ;
;                                     |wrptr_g1p|                                      ; 4.9 (4.9)            ; 5.0 (5.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet|auto_generated|wrptr_g1p                                                                              ; a_graycounter_ijc                                                                               ; altera_work                                     ;
;                                     |wrptr_g_gray2bin|                               ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet|auto_generated|wrptr_g_gray2bin                                                                       ; a_gray2bin_ut6                                                                                  ; altera_work                                     ;
;                                     |ws_brp|                                         ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet|auto_generated|ws_brp                                                                                 ; dffpipe_dd9                                                                                     ; altera_work                                     ;
;                                     |ws_bwp|                                         ; 1.4 (1.4)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet|auto_generated|ws_bwp                                                                                 ; dffpipe_dd9                                                                                     ; altera_work                                     ;
;                                     |ws_dgrp|                                        ; 2.4 (0.0)            ; 4.2 (0.0)                        ; 2.1 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet|auto_generated|ws_dgrp                                                                                ; alt_synch_pipe_tnl                                                                              ; altera_work                                     ;
;                                        |dffpipe9|                                    ; 2.4 (2.4)            ; 4.2 (4.2)                        ; 2.1 (2.1)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet|auto_generated|ws_dgrp|dffpipe9                                                                       ; dffpipe_ed9                                                                                     ; altera_work                                     ;
;                                     |ws_dgrp_gray2bin|                               ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet|auto_generated|ws_dgrp_gray2bin                                                                       ; a_gray2bin_ut6                                                                                  ; altera_work                                     ;
;                         |width_adpt_32_to_64|                                        ; 34.3 (34.3)          ; 57.9 (57.9)                      ; 25.4 (25.4)                                       ; 1.8 (1.8)                        ; 0.0 (0.0)            ; 65 (65)             ; 109 (109)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|width_adpt_32_to_64                                                                                                                        ; alt_mge_phy_usxg32_tx_32_to_64_wadpt                                                            ; alt_mge_phy_pcs_181                             ;
;                   |csr|                                                              ; 5.8 (5.8)            ; 6.0 (6.0)                        ; 0.3 (0.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 8 (8)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|csr                                                                                                                                                                   ; alt_mge_phy_pcs_csr_top                                                                         ; alt_mge_phy_pcs_181                             ;
;                   |rst_sync|                                                         ; 13.9 (1.9)           ; 15.0 (1.3)                       ; 10.3 (0.0)                                        ; 9.1 (0.7)                        ; 0.0 (0.0)            ; 5 (5)               ; 45 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|rst_sync                                                                                                                                                              ; alt_mge_phy_pcs_rst_sync                                                                        ; alt_mge_phy_pcs_181                             ;
;                      |rsync__global_reset__csr_clk|                                  ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|rst_sync|rsync__global_reset__csr_clk                                                                                                                                 ; alt_mge16_pcs_reset_synchronizer                                                                ; alt_mge_phy_pcs_181                             ;
;                      |rsync__global_reset__rx_pma_clk|                               ; 0.2 (0.2)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|rst_sync|rsync__global_reset__rx_pma_clk                                                                                                                              ; alt_mge16_pcs_reset_synchronizer                                                                ; alt_mge_phy_pcs_181                             ;
;                      |rsync__global_reset__rx_xgmii_clk|                             ; 0.4 (0.4)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|rst_sync|rsync__global_reset__rx_xgmii_clk                                                                                                                            ; alt_mge16_pcs_reset_synchronizer                                                                ; alt_mge_phy_pcs_181                             ;
;                      |rsync__global_reset__tx_pma_clk|                               ; 1.1 (1.1)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|rst_sync|rsync__global_reset__tx_pma_clk                                                                                                                              ; alt_mge16_pcs_reset_synchronizer                                                                ; alt_mge_phy_pcs_181                             ;
;                      |rsync__global_reset__tx_xgmii_clk|                             ; -0.1 (-0.1)          ; 1.0 (1.0)                        ; 1.3 (1.3)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|rst_sync|rsync__global_reset__tx_xgmii_clk                                                                                                                            ; alt_mge16_pcs_reset_synchronizer                                                                ; alt_mge_phy_pcs_181                             ;
;                      |rsync__grx_reset__csr_clk|                                     ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|rst_sync|rsync__grx_reset__csr_clk                                                                                                                                    ; alt_mge16_pcs_reset_synchronizer                                                                ; alt_mge_phy_pcs_181                             ;
;                      |rsync__gtx_reset__rx_pma_clk|                                  ; 2.0 (2.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|rst_sync|rsync__gtx_reset__rx_pma_clk                                                                                                                                 ; alt_mge16_pcs_reset_synchronizer                                                                ; alt_mge_phy_pcs_181                             ;
;                      |rsync__gtx_reset__rx_xgmii_clk|                                ; 1.5 (1.5)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|rst_sync|rsync__gtx_reset__rx_xgmii_clk                                                                                                                               ; alt_mge16_pcs_reset_synchronizer                                                                ; alt_mge_phy_pcs_181                             ;
;                      |rsync__gtx_reset__tx_pma_clk|                                  ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|rst_sync|rsync__gtx_reset__tx_pma_clk                                                                                                                                 ; alt_mge16_pcs_reset_synchronizer                                                                ; alt_mge_phy_pcs_181                             ;
;                      |rsync__gtx_reset__tx_xgmii_clk|                                ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|rst_sync|rsync__gtx_reset__tx_xgmii_clk                                                                                                                               ; alt_mge16_pcs_reset_synchronizer                                                                ; alt_mge_phy_pcs_181                             ;
;                      |rsync__rx_reset__csr_clk|                                      ; 0.9 (0.9)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|rst_sync|rsync__rx_reset__csr_clk                                                                                                                                     ; alt_mge16_pcs_reset_synchronizer                                                                ; alt_mge_phy_pcs_181                             ;
;                      |rsync__rx_reset__rx_pma_clk|                                   ; 0.4 (0.4)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|rst_sync|rsync__rx_reset__rx_pma_clk                                                                                                                                  ; alt_mge16_pcs_reset_synchronizer                                                                ; alt_mge_phy_pcs_181                             ;
;                      |rsync__rx_reset__rx_xgmii_clk|                                 ; 0.4 (0.4)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|rst_sync|rsync__rx_reset__rx_xgmii_clk                                                                                                                                ; alt_mge16_pcs_reset_synchronizer                                                                ; alt_mge_phy_pcs_181                             ;
;                      |rsync__tx_reset__tx_pma_clk|                                   ; 1.3 (1.3)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|rst_sync|rsync__tx_reset__tx_pma_clk                                                                                                                                  ; alt_mge16_pcs_reset_synchronizer                                                                ; alt_mge_phy_pcs_181                             ;
;                      |rsync__tx_reset__tx_xgmii_clk|                                 ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|rst_sync|rsync__tx_reset__tx_xgmii_clk                                                                                                                                ; alt_mge16_pcs_reset_synchronizer                                                                ; alt_mge_phy_pcs_181                             ;
;                |xcvr_term|                                                           ; 49.1 (49.1)          ; 78.0 (78.0)                      ; 33.3 (33.3)                                       ; 4.3 (4.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 219 (219)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|xcvr_term                                                                                                                                                                     ; alt_mge16_phy_xcvr_term                                                                         ; alt_mge_phy_xcvr_term_181                       ;
;          |xcvr_reset_ctrl_ch|                                                        ; 51.2 (0.0)           ; 47.2 (0.0)                       ; 0.0 (0.0)                                         ; 4.0 (0.0)                        ; 0.0 (0.0)            ; 89 (0)              ; 78 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|xcvr_reset_ctrl_ch                                                                                                                                                                              ; alt_mge_xcvr_reset_ctrl_channel                                                                 ; alt_mge_xcvr_reset_ctrl_channel                 ;
;             |xcvr_reset_control_0|                                                   ; 51.2 (1.8)           ; 47.2 (1.8)                       ; 0.0 (0.2)                                         ; 4.0 (0.2)                        ; 0.0 (0.0)            ; 89 (4)              ; 78 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|xcvr_reset_ctrl_ch|xcvr_reset_control_0                                                                                                                                                         ; altera_xcvr_reset_control                                                                       ; altera_xcvr_reset_control_181                   ;
;                |g_reset_sync.alt_xcvr_resync_reset|                                  ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|xcvr_reset_ctrl_ch|xcvr_reset_control_0|g_reset_sync.alt_xcvr_resync_reset                                                                                                                      ; alt_xcvr_resync                                                                                 ; altera_xcvr_reset_control_181                   ;
;                |g_rx.g_rx[0].g_rx.counter_rx_analogreset|                            ; 12.6 (12.6)          ; 10.4 (10.4)                      ; 0.0 (0.0)                                         ; 2.1 (2.1)                        ; 0.0 (0.0)            ; 21 (21)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|xcvr_reset_ctrl_ch|xcvr_reset_control_0|g_rx.g_rx[0].g_rx.counter_rx_analogreset                                                                                                                ; alt_xcvr_reset_counter                                                                          ; altera_xcvr_reset_control_181                   ;
;                |g_rx.g_rx[0].g_rx.counter_rx_digitalreset|                           ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.2 (0.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 14 (14)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|xcvr_reset_ctrl_ch|xcvr_reset_control_0|g_rx.g_rx[0].g_rx.counter_rx_digitalreset                                                                                                               ; alt_xcvr_reset_counter                                                                          ; altera_xcvr_reset_control_181                   ;
;                |g_rx.g_rx[0].g_rx.counter_rx_ready|                                  ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|xcvr_reset_ctrl_ch|xcvr_reset_control_0|g_rx.g_rx[0].g_rx.counter_rx_ready                                                                                                                      ; alt_xcvr_reset_counter                                                                          ; altera_xcvr_reset_control_181                   ;
;                |g_rx.g_rx[0].g_rx.resync_rx_cal_busy|                                ; 1.4 (1.4)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|xcvr_reset_ctrl_ch|xcvr_reset_control_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy                                                                                                                    ; alt_xcvr_resync                                                                                 ; altera_xcvr_reset_control_181                   ;
;                |g_tx.g_tx[0].g_tx.counter_tx_analogreset|                            ; 10.7 (10.7)          ; 10.7 (10.7)                      ; 0.3 (0.3)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 21 (21)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|xcvr_reset_ctrl_ch|xcvr_reset_control_0|g_tx.g_tx[0].g_tx.counter_tx_analogreset                                                                                                                ; alt_xcvr_reset_counter                                                                          ; altera_xcvr_reset_control_181                   ;
;                |g_tx.g_tx[0].g_tx.counter_tx_digitalreset|                           ; 10.3 (10.3)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 20 (20)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|xcvr_reset_ctrl_ch|xcvr_reset_control_0|g_tx.g_tx[0].g_tx.counter_tx_digitalreset                                                                                                               ; alt_xcvr_reset_counter                                                                          ; altera_xcvr_reset_control_181                   ;
;                |g_tx.g_tx[0].g_tx.counter_tx_ready|                                  ; 1.9 (1.9)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|xcvr_reset_ctrl_ch|xcvr_reset_control_0|g_tx.g_tx[0].g_tx.counter_tx_ready                                                                                                                      ; alt_xcvr_reset_counter                                                                          ; altera_xcvr_reset_control_181                   ;
;                |g_tx.g_tx[0].g_tx.resync_tx_cal_busy|                                ; 2.2 (2.2)            ; 2.1 (2.1)                        ; 0.1 (0.1)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 2 (2)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[0].u_channel|xcvr_reset_ctrl_ch|xcvr_reset_control_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy                                                                                                                    ; alt_xcvr_resync                                                                                 ; altera_xcvr_reset_control_181                   ;
;       |CHANNEL_GEN[1].u_channel|                                                     ; 3309.4 (0.3)         ; 4033.4 (0.3)                     ; 865.3 (0.1)                                       ; 141.2 (0.0)                      ; 0.0 (0.0)            ; 4870 (1)            ; 6889 (0)                  ; 0 (0)         ; 11184             ; 13    ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel                                                                                                                                                                                                 ; alt_mge_channel                                                                                 ; altera_work                                     ;
;          |address_decoder_ch|                                                        ; 58.0 (0.0)           ; 72.5 (0.0)                       ; 16.8 (0.0)                                        ; 2.2 (0.0)                        ; 0.0 (0.0)            ; 86 (0)              ; 94 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|address_decoder_ch                                                                                                                                                                              ; address_decoder_channel                                                                         ; address_decoder_channel                         ;
;             |mac|                                                                    ; 8.6 (0.0)            ; 9.8 (0.0)                        ; 1.3 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|address_decoder_ch|mac                                                                                                                                                                          ; address_decoder_channel_mac                                                                     ; address_decoder_channel_mac                     ;
;                |mac|                                                                 ; 8.6 (8.6)            ; 9.8 (9.8)                        ; 1.3 (1.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|address_decoder_ch|mac|mac                                                                                                                                                                      ; address_decoder_channel_mac_altera_merlin_slave_translator_181_5aswt6a                          ; altera_merlin_slave_translator_181              ;
;             |master|                                                                 ; 11.3 (0.0)           ; 11.4 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|address_decoder_ch|master                                                                                                                                                                       ; address_decoder_channel_master                                                                  ; address_decoder_channel_master                  ;
;                |master|                                                              ; 11.3 (11.3)          ; 11.4 (11.4)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|address_decoder_ch|master|master                                                                                                                                                                ; address_decoder_channel_master_altera_merlin_master_translator_181_mhudjri                      ; altera_merlin_master_translator_181             ;
;             |mm_interconnect_0|                                                      ; 33.7 (0.0)           ; 34.4 (0.0)                       ; 1.2 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 67 (0)              ; 21 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|address_decoder_ch|mm_interconnect_0                                                                                                                                                            ; address_decoder_channel_altera_mm_interconnect_181_ua2ricy                                      ; altera_mm_interconnect_181                      ;
;                |cmd_demux|                                                           ; 4.7 (4.7)            ; 4.7 (4.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|address_decoder_ch|mm_interconnect_0|cmd_demux                                                                                                                                                  ; address_decoder_channel_altera_merlin_demultiplexer_181_y2e6rja                                 ; altera_merlin_demultiplexer_181                 ;
;                |mac_avalon_universal_slave_0_agent|                                  ; 3.8 (3.8)            ; 4.0 (4.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|address_decoder_ch|mm_interconnect_0|mac_avalon_universal_slave_0_agent                                                                                                                         ; address_decoder_channel_altera_merlin_slave_agent_181_a7g37xa                                   ; altera_merlin_slave_agent_181                   ;
;                |mac_avalon_universal_slave_0_agent_rsp_fifo|                         ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|address_decoder_ch|mm_interconnect_0|mac_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                ; address_decoder_channel_altera_avalon_sc_fifo_181_hseo73i                                       ; altera_avalon_sc_fifo_181                       ;
;                |master_avalon_universal_master_0_agent|                              ; 1.3 (1.3)            ; 2.0 (2.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|address_decoder_ch|mm_interconnect_0|master_avalon_universal_master_0_agent                                                                                                                     ; address_decoder_channel_altera_merlin_master_agent_181_t5eyqrq                                  ; altera_merlin_master_agent_181                  ;
;                |master_avalon_universal_master_0_limiter|                            ; 5.7 (5.7)            ; 6.0 (6.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|address_decoder_ch|mm_interconnect_0|master_avalon_universal_master_0_limiter                                                                                                                   ; address_decoder_channel_altera_merlin_traffic_limiter_181_reppfiq                               ; altera_merlin_traffic_limiter_181               ;
;                |phy_avalon_universal_slave_0_agent_rsp_fifo|                         ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|address_decoder_ch|mm_interconnect_0|phy_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                ; address_decoder_channel_altera_avalon_sc_fifo_181_hseo73i                                       ; altera_avalon_sc_fifo_181                       ;
;                |rsp_mux|                                                             ; 11.8 (11.8)          ; 11.4 (11.4)                      ; 0.1 (0.1)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|address_decoder_ch|mm_interconnect_0|rsp_mux                                                                                                                                                    ; address_decoder_channel_altera_merlin_multiplexer_181_ldjjaaa                                   ; altera_merlin_multiplexer_181                   ;
;                |xcvr_rcfg_avalon_universal_slave_0_agent_rsp_fifo|                   ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|address_decoder_ch|mm_interconnect_0|xcvr_rcfg_avalon_universal_slave_0_agent_rsp_fifo                                                                                                          ; address_decoder_channel_altera_avalon_sc_fifo_181_hseo73i                                       ; altera_avalon_sc_fifo_181                       ;
;             |phy|                                                                    ; 2.1 (0.0)            ; 11.1 (0.0)                       ; 9.4 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 23 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|address_decoder_ch|phy                                                                                                                                                                          ; address_decoder_channel_phy                                                                     ; address_decoder_channel_phy                     ;
;                |phy|                                                                 ; 2.1 (2.1)            ; 11.1 (11.1)                      ; 9.4 (9.4)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 1 (1)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|address_decoder_ch|phy|phy                                                                                                                                                                      ; address_decoder_channel_phy_altera_merlin_slave_translator_181_5aswt6a                          ; altera_merlin_slave_translator_181              ;
;             |rst_controller|                                                         ; 0.3 (0.0)            ; 0.8 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|address_decoder_ch|rst_controller                                                                                                                                                               ; altera_reset_controller                                                                         ; altera_reset_controller_181                     ;
;                |alt_rst_sync_uq1|                                                    ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|address_decoder_ch|rst_controller|alt_rst_sync_uq1                                                                                                                                              ; altera_reset_synchronizer                                                                       ; altera_reset_controller_181                     ;
;             |xcvr_rcfg|                                                              ; 1.9 (0.0)            ; 4.9 (0.0)                        ; 4.2 (0.0)                                         ; 1.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|address_decoder_ch|xcvr_rcfg                                                                                                                                                                    ; address_decoder_channel_xcvr_rcfg                                                               ; address_decoder_channel_xcvr_rcfg               ;
;                |xcvr_rcfg|                                                           ; 1.9 (1.9)            ; 4.9 (4.9)                        ; 4.2 (4.2)                                         ; 1.2 (1.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|address_decoder_ch|xcvr_rcfg|xcvr_rcfg                                                                                                                                                          ; address_decoder_channel_xcvr_rcfg_altera_merlin_slave_translator_181_5aswt6a                    ; altera_merlin_slave_translator_181              ;
;          |mac|                                                                       ; 2549.6 (0.0)         ; 3082.2 (0.0)                     ; 629.5 (0.0)                                       ; 96.9 (0.0)                       ; 0.0 (0.0)            ; 3897 (0)            ; 5101 (0)                  ; 0 (0)         ; 7696              ; 10    ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac                                                                                                                                                                                             ; alt_usxgmii_mac                                                                                 ; alt_usxgmii_mac                                 ;
;             |alt_em10g32_0|                                                          ; 2549.6 (27.4)        ; 3082.2 (26.5)                    ; 629.5 (0.0)                                       ; 96.9 (0.9)                       ; 0.0 (0.0)            ; 3897 (60)           ; 5101 (6)                  ; 0 (0)         ; 7696              ; 10    ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0                                                                                                                                                                               ; alt_em10g32                                                                                     ; alt_em10g32_181                                 ;
;                |alt_em10g32unit_inst|                                                ; 2355.0 (6.1)         ; 2772.1 (7.0)                     ; 496.7 (2.0)                                       ; 79.6 (1.1)                       ; 0.0 (0.0)            ; 3653 (7)            ; 4504 (12)                 ; 0 (0)         ; 4608              ; 4     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst                                                                                                                                                          ; alt_em10g32unit                                                                                 ; alt_em10g32_181                                 ;
;                   |creg_top_inst|                                                    ; 874.0 (89.4)         ; 1059.7 (94.8)                    ; 216.2 (6.3)                                       ; 30.5 (0.9)                       ; 0.0 (0.0)            ; 1388 (184)          ; 1900 (151)                ; 0 (0)         ; 4608              ; 4     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst                                                                                                                                            ; alt_em10g32_creg_top                                                                            ; alt_em10g32_181                                 ;
;                      |STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|            ; 6.0 (6.2)            ; 12.2 (9.8)                       ; 8.5 (6.0)                                         ; 2.3 (2.3)                        ; 0.0 (0.0)            ; 5 (5)               ; 28 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk                                                                                         ; alt_em10g32_clock_crosser                                                                       ; alt_em10g32_181                                 ;
;                         |synchronizer_nocut_backward_sync|                           ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|synchronizer_nocut_backward_sync                                                        ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                         |synchronizer_nocut_forward_sync|                            ; -0.2 (-0.2)          ; 1.3 (1.3)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|synchronizer_nocut_forward_sync                                                         ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                      |STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|            ; 3.7 (4.1)            ; 29.5 (27.1)                      ; 26.0 (23.2)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 6 (6)               ; 74 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk                                                                                         ; alt_em10g32_clock_crosser                                                                       ; alt_em10g32_181                                 ;
;                         |synchronizer_nocut_backward_sync|                           ; -0.3 (-0.3)          ; 1.3 (1.3)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|synchronizer_nocut_backward_sync                                                        ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                         |synchronizer_nocut_forward_sync|                            ; -0.2 (-0.2)          ; 1.2 (1.2)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|synchronizer_nocut_forward_sync                                                         ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                      |STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|            ; 4.7 (4.7)            ; 12.8 (10.7)                      ; 9.5 (7.2)                                         ; 1.4 (1.3)                        ; 0.0 (0.0)            ; 5 (5)               ; 29 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk                                                                                         ; alt_em10g32_clock_crosser                                                                       ; alt_em10g32_181                                 ;
;                         |synchronizer_nocut_backward_sync|                           ; 0.1 (0.1)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|synchronizer_nocut_backward_sync                                                        ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                         |synchronizer_nocut_forward_sync|                            ; -0.1 (-0.1)          ; 1.1 (1.1)                        ; 1.3 (1.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|synchronizer_nocut_forward_sync                                                         ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                      |STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|            ; 3.1 (3.0)            ; 28.8 (26.5)                      ; 26.3 (24.1)                                       ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 6 (6)               ; 74 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk                                                                                         ; alt_em10g32_clock_crosser                                                                       ; alt_em10g32_181                                 ;
;                         |synchronizer_nocut_backward_sync|                           ; 0.3 (0.3)            ; 1.1 (1.1)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|synchronizer_nocut_backward_sync                                                        ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                         |synchronizer_nocut_forward_sync|                            ; -0.2 (-0.2)          ; 1.2 (1.2)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|synchronizer_nocut_forward_sync                                                         ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                      |STAT_TX_RX_CLK.rx_stat_mem|                                    ; 256.4 (256.4)        ; 284.6 (284.6)                    ; 32.0 (32.0)                                       ; 3.7 (3.7)                        ; 0.0 (0.0)            ; 422 (422)           ; 528 (528)                 ; 0 (0)         ; 2304              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem                                                                                                                 ; alt_em10g32_stat_mem                                                                            ; alt_em10g32_181                                 ;
;                         |mem_count|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1152              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|mem_count                                                                                                       ; alt_em10g32_altsyncram_bundle                                                                   ; alt_em10g32_181                                 ;
;                            |altsyncram_gen[0].altsyncram_inst|                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1152              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|mem_count|altsyncram_gen[0].altsyncram_inst                                                                     ; alt_em10g32_altsyncram                                                                          ; alt_em10g32_181                                 ;
;                               |altsyncram_ecc_disable.altsyncram_component|          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1152              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|mem_count|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component                         ; altsyncram                                                                                      ; alt_em10g32_181                                 ;
;                                  |auto_generated|                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1152              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|mem_count|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated          ; altsyncram_5042                                                                                 ; alt_em10g32_181                                 ;
;                         |mem_csr|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1152              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|mem_csr                                                                                                         ; alt_em10g32_altsyncram_bundle                                                                   ; alt_em10g32_181                                 ;
;                            |altsyncram_gen[0].altsyncram_inst|                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1152              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|mem_csr|altsyncram_gen[0].altsyncram_inst                                                                       ; alt_em10g32_altsyncram                                                                          ; alt_em10g32_181                                 ;
;                               |altsyncram_ecc_disable.altsyncram_component|          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1152              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|mem_csr|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component                           ; altsyncram                                                                                      ; alt_em10g32_181                                 ;
;                                  |auto_generated|                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1152              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_mem|mem_csr|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated            ; altsyncram_5042                                                                                 ; alt_em10g32_181                                 ;
;                      |STAT_TX_RX_CLK.rx_stat_reg|                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.rx_stat_reg                                                                                                                 ; alt_em10g32_stat_reg                                                                            ; alt_em10g32_181                                 ;
;                      |STAT_TX_RX_CLK.tx_stat_mem|                                    ; 256.7 (256.7)        ; 278.0 (278.0)                    ; 28.6 (28.6)                                       ; 7.3 (7.3)                        ; 0.0 (0.0)            ; 419 (419)           ; 531 (531)                 ; 0 (0)         ; 2304              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem                                                                                                                 ; alt_em10g32_stat_mem                                                                            ; alt_em10g32_181                                 ;
;                         |mem_count|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1152              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|mem_count                                                                                                       ; alt_em10g32_altsyncram_bundle                                                                   ; alt_em10g32_181                                 ;
;                            |altsyncram_gen[0].altsyncram_inst|                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1152              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|mem_count|altsyncram_gen[0].altsyncram_inst                                                                     ; alt_em10g32_altsyncram                                                                          ; alt_em10g32_181                                 ;
;                               |altsyncram_ecc_disable.altsyncram_component|          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1152              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|mem_count|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component                         ; altsyncram                                                                                      ; alt_em10g32_181                                 ;
;                                  |auto_generated|                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1152              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|mem_count|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated          ; altsyncram_5042                                                                                 ; alt_em10g32_181                                 ;
;                         |mem_csr|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1152              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|mem_csr                                                                                                         ; alt_em10g32_altsyncram_bundle                                                                   ; alt_em10g32_181                                 ;
;                            |altsyncram_gen[0].altsyncram_inst|                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1152              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|mem_csr|altsyncram_gen[0].altsyncram_inst                                                                       ; alt_em10g32_altsyncram                                                                          ; alt_em10g32_181                                 ;
;                               |altsyncram_ecc_disable.altsyncram_component|          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1152              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|mem_csr|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component                           ; altsyncram                                                                                      ; alt_em10g32_181                                 ;
;                                  |auto_generated|                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1152              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_mem|mem_csr|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated            ; altsyncram_5042                                                                                 ; alt_em10g32_181                                 ;
;                      |STAT_TX_RX_CLK.tx_stat_reg|                                    ; 0.8 (0.8)            ; 0.9 (0.9)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|STAT_TX_RX_CLK.tx_stat_reg                                                                                                                 ; alt_em10g32_stat_reg                                                                            ; alt_em10g32_181                                 ;
;                      |alt_em10g32_creg_map_inst|                                     ; 233.6 (233.6)        ; 273.1 (273.1)                    ; 51.2 (51.2)                                       ; 11.7 (11.7)                      ; 0.0 (0.0)            ; 314 (314)           ; 387 (387)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|alt_em10g32_creg_map_inst                                                                                                                  ; alt_em10g32_creg_map                                                                            ; alt_em10g32_181                                 ;
;                      |clock_crosser_rx_clk_pulse_rx_pkt_ovrflw_errcnt|               ; 3.9 (3.7)            ; 6.2 (3.9)                        ; 2.5 (0.3)                                         ; 0.2 (0.1)                        ; 0.0 (0.0)            ; 5 (5)               ; 10 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|clock_crosser_rx_clk_pulse_rx_pkt_ovrflw_errcnt                                                                                            ; alt_em10g32_clock_crosser                                                                       ; alt_em10g32_181                                 ;
;                         |synchronizer_nocut_backward_sync|                           ; 0.3 (0.3)            ; 1.1 (1.1)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|clock_crosser_rx_clk_pulse_rx_pkt_ovrflw_errcnt|synchronizer_nocut_backward_sync                                                           ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                         |synchronizer_nocut_forward_sync|                            ; -0.1 (-0.1)          ; 1.2 (1.2)                        ; 1.3 (1.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|clock_crosser_rx_clk_pulse_rx_pkt_ovrflw_errcnt|synchronizer_nocut_forward_sync                                                            ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                      |clock_crosser_rx_clk_pulse_rx_pkt_ovrflw_etherstatsdropevents| ; 3.0 (2.8)            ; 5.3 (3.1)                        ; 2.6 (0.4)                                         ; 0.2 (0.1)                        ; 0.0 (0.0)            ; 4 (4)               ; 10 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|clock_crosser_rx_clk_pulse_rx_pkt_ovrflw_etherstatsdropevents                                                                              ; alt_em10g32_clock_crosser                                                                       ; alt_em10g32_181                                 ;
;                         |synchronizer_nocut_backward_sync|                           ; 0.3 (0.3)            ; 1.1 (1.1)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|clock_crosser_rx_clk_pulse_rx_pkt_ovrflw_etherstatsdropevents|synchronizer_nocut_backward_sync                                             ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                         |synchronizer_nocut_forward_sync|                            ; -0.1 (-0.1)          ; 1.2 (1.2)                        ; 1.3 (1.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|clock_crosser_rx_clk_pulse_rx_pkt_ovrflw_etherstatsdropevents|synchronizer_nocut_forward_sync                                              ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                      |clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|                ; 3.0 (2.8)            ; 6.0 (4.1)                        ; 3.5 (1.6)                                         ; 0.5 (0.3)                        ; 0.0 (0.0)            ; 5 (5)               ; 14 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl                                                                                             ; alt_em10g32_clock_crosser                                                                       ; alt_em10g32_181                                 ;
;                         |synchronizer_nocut_backward_sync|                           ; 0.1 (0.1)            ; 1.1 (1.1)                        ; 1.1 (1.1)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|synchronizer_nocut_backward_sync                                                            ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                         |synchronizer_nocut_forward_sync|                            ; 0.1 (0.1)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|synchronizer_nocut_forward_sync                                                             ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                      |clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl_clr|            ; 2.3 (2.7)            ; 5.1 (2.8)                        ; 2.8 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 10 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl_clr                                                                                         ; alt_em10g32_clock_crosser                                                                       ; alt_em10g32_181                                 ;
;                         |synchronizer_nocut_backward_sync|                           ; -0.3 (-0.3)          ; 1.1 (1.1)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl_clr|synchronizer_nocut_backward_sync                                                        ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                         |synchronizer_nocut_forward_sync|                            ; -0.2 (-0.2)          ; 1.2 (1.2)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl_clr|synchronizer_nocut_forward_sync                                                         ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                      |clock_crosser_tx_clk_pulse_tx_udf_errcnt|                      ; 2.0 (1.6)            ; 3.7 (1.6)                        ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 10 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|clock_crosser_tx_clk_pulse_tx_udf_errcnt                                                                                                   ; alt_em10g32_clock_crosser                                                                       ; alt_em10g32_181                                 ;
;                         |synchronizer_nocut_backward_sync|                           ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|clock_crosser_tx_clk_pulse_tx_udf_errcnt|synchronizer_nocut_backward_sync                                                                  ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                         |synchronizer_nocut_forward_sync|                            ; -0.2 (-0.2)          ; 1.0 (1.0)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|clock_crosser_tx_clk_pulse_tx_udf_errcnt|synchronizer_nocut_forward_sync                                                                   ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                      |sync_csr_clk_csr_rx_data_path_reset|                           ; 0.3 (0.0)            ; 1.7 (0.0)                        ; 1.5 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|sync_csr_clk_csr_rx_data_path_reset                                                                                                        ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                         |std_sync_no_cut|                                            ; 0.3 (0.3)            ; 1.7 (1.7)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|sync_csr_clk_csr_rx_data_path_reset|std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                      |sync_csr_clk_csr_tx_data_path_reset|                           ; 0.3 (0.0)            ; 1.7 (0.0)                        ; 1.5 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|sync_csr_clk_csr_tx_data_path_reset                                                                                                        ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                         |std_sync_no_cut|                                            ; 0.3 (0.3)            ; 1.7 (1.7)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|sync_csr_clk_csr_tx_data_path_reset|std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                      |sync_csr_clk_status_rx_busy|                                   ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.2 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|sync_csr_clk_status_rx_busy                                                                                                                ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                         |std_sync_no_cut|                                            ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|sync_csr_clk_status_rx_busy|std_sync_no_cut                                                                                                ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                      |sync_csr_clk_status_rx_rst_sts|                                ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.2 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|sync_csr_clk_status_rx_rst_sts                                                                                                             ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                         |std_sync_no_cut|                                            ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|sync_csr_clk_status_rx_rst_sts|std_sync_no_cut                                                                                             ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                      |sync_csr_clk_status_tx_rst_sts|                                ; 0.2 (0.0)            ; 1.7 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|sync_csr_clk_status_tx_rst_sts                                                                                                             ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                         |std_sync_no_cut|                                            ; 0.2 (0.2)            ; 1.7 (1.7)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|sync_csr_clk_status_tx_rst_sts|std_sync_no_cut                                                                                             ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                      |sync_rx_clk_csr_rx_crc_chk|                                    ; 0.4 (0.0)            ; 2.0 (0.0)                        ; 1.7 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|sync_rx_clk_csr_rx_crc_chk                                                                                                                 ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                         |std_sync_no_cut|                                            ; 0.4 (0.4)            ; 2.0 (2.0)                        ; 1.7 (1.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|sync_rx_clk_csr_rx_crc_chk|std_sync_no_cut                                                                                                 ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                      |sync_rx_clk_csr_rx_tsfr_en_n|                                  ; 0.3 (0.0)            ; 1.8 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|sync_rx_clk_csr_rx_tsfr_en_n                                                                                                               ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                         |std_sync_no_cut|                                            ; 0.3 (0.3)            ; 1.8 (1.8)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|sync_rx_clk_csr_rx_tsfr_en_n|std_sync_no_cut                                                                                               ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                      |sync_rx_clk_status_rx_tsfr_sts|                                ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|sync_rx_clk_status_rx_tsfr_sts                                                                                                             ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                         |std_sync_no_cut|                                            ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|sync_rx_clk_status_rx_tsfr_sts|std_sync_no_cut                                                                                             ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                      |sync_tx_clk_csr_tx_tsfr_en_n|                                  ; 0.9 (0.0)            ; 2.0 (0.0)                        ; 1.3 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|sync_tx_clk_csr_tx_tsfr_en_n                                                                                                               ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                         |std_sync_no_cut|                                            ; 0.9 (0.9)            ; 2.0 (2.0)                        ; 1.3 (1.3)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|sync_tx_clk_csr_tx_tsfr_en_n|std_sync_no_cut                                                                                               ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                      |sync_tx_clk_status_tx_busy|                                    ; 1.0 (0.0)            ; 1.3 (0.0)                        ; 1.0 (0.0)                                         ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|sync_tx_clk_status_tx_busy                                                                                                                 ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                         |std_sync_no_cut|                                            ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 1.0 (1.0)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|sync_tx_clk_status_tx_busy|std_sync_no_cut                                                                                                 ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                      |sync_tx_clk_status_tx_datafrm_tsfr_en_sts|                     ; 0.2 (0.0)            ; 1.5 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|sync_tx_clk_status_tx_datafrm_tsfr_en_sts                                                                                                  ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                         |std_sync_no_cut|                                            ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|creg_top_inst|sync_tx_clk_status_tx_datafrm_tsfr_en_sts|std_sync_no_cut                                                                                  ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                   |rx_path.rx_top_inst|                                              ; 463.6 (2.1)          ; 588.4 (2.5)                      ; 139.4 (0.5)                                       ; 14.6 (0.1)                       ; 0.0 (0.0)            ; 769 (3)             ; 942 (6)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst                                                                                                                                      ; alt_em10g32_rx_top                                                                              ; alt_em10g32_181                                 ;
;                      |crc32_inst|                                                    ; 119.0 (67.3)         ; 130.0 (78.3)                     ; 11.8 (11.6)                                       ; 0.7 (0.6)                        ; 0.0 (0.0)            ; 211 (93)            ; 188 (188)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|crc32_inst                                                                                                                           ; alt_em10g32_crc32                                                                               ; alt_em10g32_181                                 ;
;                         |gf_mult32_32|                                               ; 31.4 (31.4)          ; 31.3 (31.3)                      ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 74 (74)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|crc32_inst|gf_mult32_32                                                                                                              ; alt_em10g32_crc32_gf_mult32_kc                                                                  ; alt_em10g32_181                                 ;
;                         |gf_mult32_64|                                               ; 19.9 (19.9)          ; 20.4 (20.4)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (44)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|crc32_inst|gf_mult32_64                                                                                                              ; alt_em10g32_crc32_gf_mult32_kc                                                                  ; alt_em10g32_181                                 ;
;                      |frm_control_inst|                                              ; 59.2 (0.0)           ; 129.0 (0.0)                      ; 74.2 (0.0)                                        ; 4.3 (0.0)                        ; 0.0 (0.0)            ; 96 (0)              ; 271 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_control_inst                                                                                                                     ; alt_em10g32_rx_frm_control                                                                      ; alt_em10g32_181                                 ;
;                         |filter_crcpad_rem_inst|                                     ; 54.7 (40.9)          ; 123.8 (40.2)                     ; 73.4 (0.3)                                        ; 4.3 (1.1)                        ; 0.0 (0.0)            ; 86 (72)             ; 267 (37)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_control_inst|filter_crcpad_rem_inst                                                                                              ; alt_em10g32_rx_fctl_filter_crcpad_rem                                                           ; alt_em10g32_181                                 ;
;                            |frm_pipeline_1|                                          ; 1.3 (1.3)            ; 11.1 (11.1)                      ; 9.9 (9.9)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 2 (2)               ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_control_inst|filter_crcpad_rem_inst|frm_pipeline_1                                                                               ; alt_em10g32_pipeline_base                                                                       ; alt_em10g32_181                                 ;
;                            |frm_pipeline_2|                                          ; 2.7 (2.7)            ; 11.9 (11.9)                      ; 9.5 (9.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 3 (3)               ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_control_inst|filter_crcpad_rem_inst|frm_pipeline_2                                                                               ; alt_em10g32_pipeline_base                                                                       ; alt_em10g32_181                                 ;
;                            |frm_pipeline_3|                                          ; 2.7 (2.7)            ; 17.2 (17.2)                      ; 14.8 (14.8)                                       ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 2 (2)               ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_control_inst|filter_crcpad_rem_inst|frm_pipeline_3                                                                               ; alt_em10g32_pipeline_base                                                                       ; alt_em10g32_181                                 ;
;                            |frm_pipeline_4|                                          ; 2.7 (2.7)            ; 15.2 (15.2)                      ; 13.4 (13.4)                                       ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 3 (3)               ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_control_inst|filter_crcpad_rem_inst|frm_pipeline_4                                                                               ; alt_em10g32_pipeline_base                                                                       ; alt_em10g32_181                                 ;
;                            |frm_pipeline_5|                                          ; 2.0 (2.0)            ; 14.3 (14.3)                      ; 13.3 (13.3)                                       ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_control_inst|filter_crcpad_rem_inst|frm_pipeline_5                                                                               ; alt_em10g32_pipeline_base                                                                       ; alt_em10g32_181                                 ;
;                            |frm_pipeline_6|                                          ; 2.4 (2.4)            ; 13.9 (13.9)                      ; 12.1 (12.1)                                       ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 2 (2)               ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_control_inst|filter_crcpad_rem_inst|frm_pipeline_6                                                                               ; alt_em10g32_pipeline_base                                                                       ; alt_em10g32_181                                 ;
;                         |overflow_inst|                                              ; 4.5 (4.5)            ; 5.3 (5.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_control_inst|overflow_inst                                                                                                       ; alt_em10g32_rx_fctl_overflow                                                                    ; alt_em10g32_181                                 ;
;                      |frm_decoder_inst|                                              ; 206.8 (206.8)        ; 223.3 (223.3)                    ; 22.4 (22.4)                                       ; 5.9 (5.9)                        ; 0.0 (0.0)            ; 329 (329)           ; 240 (240)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|frm_decoder_inst                                                                                                                     ; alt_em10g32_frm_decoder                                                                         ; alt_em10g32_181                                 ;
;                      |rs_layer|                                                      ; 72.0 (-0.3)          ; 94.9 (1.0)                       ; 25.9 (1.3)                                        ; 3.0 (0.0)                        ; 0.0 (0.0)            ; 124 (0)             ; 211 (3)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer                                                                                                                             ; alt_em10g32_rx_rs_layer                                                                         ; alt_em10g32_181                                 ;
;                         |i_rx_rs_xgmii|                                              ; 72.2 (72.2)          ; 93.9 (93.9)                      ; 24.6 (24.6)                                       ; 3.0 (3.0)                        ; 0.0 (0.0)            ; 124 (124)           ; 208 (208)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|rs_layer|i_rx_rs_xgmii                                                                                                               ; alt_em10g32_rx_rs_xgmii                                                                         ; alt_em10g32_181                                 ;
;                      |status_aligner_inst|                                           ; 4.4 (4.4)            ; 8.7 (8.7)                        ; 4.7 (4.7)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 6 (6)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path.rx_top_inst|status_aligner_inst                                                                                                                  ; alt_em10g32_rx_status_aligner                                                                   ; alt_em10g32_181                                 ;
;                   |rx_path_to_tx_path.clock_crosser_link_fault|                      ; 2.6 (2.3)            ; 5.7 (3.7)                        ; 3.5 (1.7)                                         ; 0.4 (0.3)                        ; 0.0 (0.0)            ; 4 (4)               ; 14 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path_to_tx_path.clock_crosser_link_fault                                                                                                              ; alt_em10g32_clock_crosser                                                                       ; alt_em10g32_181                                 ;
;                      |synchronizer_nocut_backward_sync|                              ; 0.2 (0.2)            ; 0.9 (0.9)                        ; 0.7 (0.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path_to_tx_path.clock_crosser_link_fault|synchronizer_nocut_backward_sync                                                                             ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                      |synchronizer_nocut_forward_sync|                               ; 0.1 (0.1)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path_to_tx_path.clock_crosser_link_fault|synchronizer_nocut_forward_sync                                                                              ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                   |rx_path_to_tx_path.clock_crosser_pause_quanta|                    ; 3.7 (3.7)            ; 15.6 (13.6)                      ; 13.4 (11.2)                                       ; 1.5 (1.3)                        ; 0.0 (0.0)            ; 6 (6)               ; 42 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path_to_tx_path.clock_crosser_pause_quanta                                                                                                            ; alt_em10g32_clock_crosser                                                                       ; alt_em10g32_181                                 ;
;                      |synchronizer_nocut_backward_sync|                              ; 0.1 (0.1)            ; 0.9 (0.9)                        ; 0.9 (0.9)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path_to_tx_path.clock_crosser_pause_quanta|synchronizer_nocut_backward_sync                                                                           ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                      |synchronizer_nocut_forward_sync|                               ; -0.1 (-0.1)          ; 1.2 (1.2)                        ; 1.3 (1.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|rx_path_to_tx_path.clock_crosser_pause_quanta|synchronizer_nocut_forward_sync                                                                            ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                   |speed_sel_3bits_sync_tx|                                          ; 0.4 (0.0)            ; 4.5 (0.0)                        ; 4.5 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|speed_sel_3bits_sync_tx                                                                                                                                  ; alt_em10g32_dcfifo_synchronizer_bundle                                                          ; alt_em10g32_181                                 ;
;                      |sync[0].u|                                                     ; 0.1 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|speed_sel_3bits_sync_tx|sync[0].u                                                                                                                        ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                         |std_sync_no_cut|                                            ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|speed_sel_3bits_sync_tx|sync[0].u|std_sync_no_cut                                                                                                        ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                      |sync[1].u|                                                     ; 0.1 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|speed_sel_3bits_sync_tx|sync[1].u                                                                                                                        ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                         |std_sync_no_cut|                                            ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|speed_sel_3bits_sync_tx|sync[1].u|std_sync_no_cut                                                                                                        ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                      |sync[2].u|                                                     ; 0.1 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|speed_sel_3bits_sync_tx|sync[2].u                                                                                                                        ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                         |std_sync_no_cut|                                            ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|speed_sel_3bits_sync_tx|sync[2].u|std_sync_no_cut                                                                                                        ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                   |tx_path.tx_top_inst|                                              ; 1004.7 (0.6)         ; 1091.2 (0.6)                     ; 117.8 (0.0)                                       ; 31.3 (0.0)                       ; 0.0 (0.0)            ; 1479 (0)            ; 1585 (2)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst                                                                                                                                      ; alt_em10g32_tx_top                                                                              ; alt_em10g32_181                                 ;
;                      |crc32_inst|                                                    ; 233.6 (131.0)        ; 239.3 (136.9)                    ; 10.3 (9.2)                                        ; 4.6 (3.4)                        ; 0.0 (0.0)            ; 393 (168)           ; 251 (251)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst                                                                                                                           ; alt_em10g32_crc32                                                                               ; alt_em10g32_181                                 ;
;                         |gf_mult32_24|                                               ; 23.5 (23.5)          ; 23.4 (23.4)                      ; 0.5 (0.5)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 58 (58)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|gf_mult32_24                                                                                                              ; alt_em10g32_crc32_gf_mult32_kc                                                                  ; alt_em10g32_181                                 ;
;                         |gf_mult32_32|                                               ; 27.5 (27.5)          ; 27.5 (27.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (60)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|gf_mult32_32                                                                                                              ; alt_em10g32_crc32_gf_mult32_kc                                                                  ; alt_em10g32_181                                 ;
;                         |gf_mult32_64|                                               ; 28.4 (28.4)          ; 29.8 (29.8)                      ; 1.6 (1.6)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 63 (63)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|gf_mult32_64                                                                                                              ; alt_em10g32_crc32_gf_mult32_kc                                                                  ; alt_em10g32_181                                 ;
;                         |gf_mult32_8|                                                ; 10.9 (10.9)          ; 11.5 (11.5)                      ; 0.7 (0.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 22 (22)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|gf_mult32_8                                                                                                               ; alt_em10g32_crc32_gf_mult32_kc                                                                  ; alt_em10g32_181                                 ;
;                         |gf_mult32_m8|                                               ; 10.4 (10.4)          ; 10.3 (10.3)                      ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 22 (22)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|crc32_inst|gf_mult32_m8                                                                                                              ; alt_em10g32_crc32_gf_mult32_kc                                                                  ; alt_em10g32_181                                 ;
;                      |data_frm_gen_inst|                                             ; 82.8 (33.3)          ; 83.6 (32.0)                      ; 3.0 (0.5)                                         ; 2.2 (1.8)                        ; 0.0 (0.0)            ; 96 (69)             ; 138 (21)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|data_frm_gen_inst                                                                                                                    ; alt_em10g32_tx_data_frm_gen                                                                     ; alt_em10g32_181                                 ;
;                         |data_st_pl_inst|                                            ; 28.1 (28.1)          ; 29.3 (29.3)                      ; 1.5 (1.5)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 3 (3)               ; 75 (75)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|data_frm_gen_inst|data_st_pl_inst                                                                                                    ; alt_em10g32_pipeline_base                                                                       ; alt_em10g32_181                                 ;
;                         |tx_srcaddr_inserter|                                        ; 21.4 (7.7)           ; 22.3 (7.7)                       ; 1.0 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 24 (22)             ; 42 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|data_frm_gen_inst|tx_srcaddr_inserter                                                                                                ; alt_em10g32_tx_srcaddr_inserter                                                                 ; alt_em10g32_181                                 ;
;                            |pream_st_pl_inst|                                        ; 13.8 (13.8)          ; 14.7 (14.7)                      ; 1.0 (1.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|data_frm_gen_inst|tx_srcaddr_inserter|pream_st_pl_inst                                                                               ; alt_em10g32_pipeline_base                                                                       ; alt_em10g32_181                                 ;
;                      |frm_dec_pl_inst|                                               ; 7.4 (7.4)            ; 15.6 (15.6)                      ; 9.3 (9.3)                                         ; 1.1 (1.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_dec_pl_inst                                                                                                                      ; alt_em10g32_pipeline_base                                                                       ; alt_em10g32_181                                 ;
;                      |frm_decoder_inst|                                              ; 112.5 (112.5)        ; 120.4 (120.4)                    ; 12.2 (12.2)                                       ; 4.3 (4.3)                        ; 0.0 (0.0)            ; 181 (181)           ; 158 (158)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_decoder_inst                                                                                                                     ; alt_em10g32_frm_decoder                                                                         ; alt_em10g32_181                                 ;
;                      |frm_muxer_inst|                                                ; 44.5 (10.2)          ; 44.8 (10.7)                      ; 1.2 (0.8)                                         ; 1.0 (0.3)                        ; 0.0 (0.0)            ; 44 (38)             ; 88 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_muxer_inst                                                                                                                       ; alt_em10g32_tx_frm_muxer                                                                        ; alt_em10g32_181                                 ;
;                         |arbiter_inst|                                               ; 1.8 (1.8)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_muxer_inst|arbiter_inst                                                                                                          ; alt_em10g32_tx_frm_arbiter                                                                      ; alt_em10g32_181                                 ;
;                         |st_pl_inst|                                                 ; 32.2 (32.2)          ; 32.4 (32.4)                      ; 0.8 (0.8)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 3 (3)               ; 86 (86)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|frm_muxer_inst|st_pl_inst                                                                                                            ; alt_em10g32_pipeline_base                                                                       ; alt_em10g32_181                                 ;
;                      |pause_frm_gen_inst|                                            ; 64.3 (24.6)          ; 65.7 (26.0)                      ; 3.2 (2.3)                                         ; 1.8 (0.8)                        ; 0.0 (0.0)            ; 114 (60)            ; 98 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|pause_frm_gen_inst                                                                                                                   ; alt_em10g32_tx_pause_frm_gen                                                                    ; alt_em10g32_181                                 ;
;                         |csr_pause_req_inst|                                         ; 4.1 (4.1)            ; 4.1 (4.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|pause_frm_gen_inst|csr_pause_req_inst                                                                                                ; alt_em10g32_tx_pause_req                                                                        ; alt_em10g32_181                                 ;
;                         |pause_st_pl_inst|                                           ; 10.6 (10.6)          ; 10.9 (10.9)                      ; 0.7 (0.7)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 4 (4)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|pause_frm_gen_inst|pause_st_pl_inst                                                                                                  ; alt_em10g32_pipeline_base                                                                       ; alt_em10g32_181                                 ;
;                         |st_pause_req_inst|                                          ; 24.8 (24.8)          ; 24.7 (24.7)                      ; 0.4 (0.4)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 43 (43)             ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|pause_frm_gen_inst|st_pause_req_inst                                                                                                 ; alt_em10g32_tx_pause_req                                                                        ; alt_em10g32_181                                 ;
;                      |rs_layer_inst|                                                 ; 254.2 (4.6)          ; 275.9 (4.3)                      ; 30.6 (0.0)                                        ; 8.9 (0.4)                        ; 0.0 (0.0)            ; 282 (9)             ; 320 (6)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst                                                                                                                        ; alt_em10g32_tx_rs_layer                                                                         ; alt_em10g32_181                                 ;
;                         |xgmii_rs_layer|                                             ; 249.3 (202.4)        ; 271.7 (197.8)                    ; 30.8 (1.3)                                        ; 8.5 (5.9)                        ; 0.0 (0.0)            ; 273 (264)           ; 314 (158)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|xgmii_rs_layer                                                                                                         ; alt_em10g32_tx_rs_xgmii_layer                                                                   ; alt_em10g32_181                                 ;
;                            |buffer_inst|                                             ; 46.9 (2.0)           ; 73.8 (2.0)                       ; 29.5 (0.0)                                        ; 2.5 (0.1)                        ; 0.0 (0.0)            ; 9 (3)               ; 156 (3)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|xgmii_rs_layer|buffer_inst                                                                                             ; alt_em10g32_rr_buffer                                                                           ; alt_em10g32_181                                 ;
;                               |clock_crosser_gen[0].pream_st_pl_inst|                ; 23.3 (23.3)          ; 35.3 (35.3)                      ; 13.9 (13.9)                                       ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 77 (77)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|xgmii_rs_layer|buffer_inst|clock_crosser_gen[0].pream_st_pl_inst                                                       ; alt_em10g32_pipeline_base                                                                       ; alt_em10g32_181                                 ;
;                               |clock_crosser_gen[1].pream_st_pl_inst|                ; 21.5 (21.5)          ; 36.6 (36.6)                      ; 15.6 (15.6)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 3 (3)               ; 76 (76)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|rs_layer_inst|xgmii_rs_layer|buffer_inst|clock_crosser_gen[1].pream_st_pl_inst                                                       ; alt_em10g32_pipeline_base                                                                       ; alt_em10g32_181                                 ;
;                      |stat_err_aligner_inst|                                         ; 0.9 (0.9)            ; 1.9 (1.9)                        ; 1.1 (1.1)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 2 (2)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|stat_err_aligner_inst                                                                                                                ; alt_em10g32_tx_err_aligner                                                                      ; alt_em10g32_181                                 ;
;                      |tx_flow_control_inst|                                          ; 203.8 (35.9)         ; 243.5 (33.8)                     ; 47.0 (0.0)                                        ; 7.3 (2.2)                        ; 0.0 (0.0)            ; 367 (62)            ; 479 (39)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst                                                                                                                 ; alt_em10g32_tx_flow_control                                                                     ; alt_em10g32_181                                 ;
;                         |pausebeat_convertion|                                       ; 167.4 (60.6)         ; 209.7 (58.3)                     ; 47.5 (0.0)                                        ; 5.1 (2.3)                        ; 0.0 (0.0)            ; 305 (124)           ; 440 (35)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion                                                                                            ; alt_em10g32_tx_pause_beat_conversion                                                            ; alt_em10g32_181                                 ;
;                            |LPM_MULT.mutiplyer000|                                   ; 5.2 (0.0)            ; 12.7 (0.0)                       ; 8.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 48 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|LPM_MULT.mutiplyer000                                                                      ; lpm_mult                                                                                        ; alt_em10g32_181                                 ;
;                               |external_latency_ffs|                                 ; 4.4 (4.4)            ; 4.3 (4.3)                        ; 0.1 (0.1)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|LPM_MULT.mutiplyer000|external_latency_ffs                                                 ; altshift                                                                                        ; alt_em10g32_181                                 ;
;                               |mult_core|                                            ; 0.8 (0.9)            ; 8.4 (4.3)                        ; 7.9 (3.5)                                         ; 0.3 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|LPM_MULT.mutiplyer000|mult_core                                                            ; multcore                                                                                        ; alt_em10g32_181                                 ;
;                                  |padder|                                            ; -0.1 (0.0)           ; 4.1 (0.0)                        ; 4.3 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|LPM_MULT.mutiplyer000|mult_core|padder                                                     ; mpar_add                                                                                        ; alt_em10g32_181                                 ;
;                                     |adder[0]|                                       ; -1.0 (0.0)           ; 1.9 (0.0)                        ; 3.1 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|LPM_MULT.mutiplyer000|mult_core|padder|adder[0]                                            ; lpm_add_sub                                                                                     ; alt_em10g32_181                                 ;
;                                        |auto_generated|                              ; -1.0 (-1.0)          ; 1.9 (1.9)                        ; 3.1 (3.1)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|LPM_MULT.mutiplyer000|mult_core|padder|adder[0]|auto_generated                             ; add_sub_ira                                                                                     ; alt_em10g32_181                                 ;
;                                     |adder[1]|                                       ; 0.9 (0.0)            ; 2.1 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|LPM_MULT.mutiplyer000|mult_core|padder|adder[1]                                            ; lpm_add_sub                                                                                     ; alt_em10g32_181                                 ;
;                                        |auto_generated|                              ; 0.9 (0.9)            ; 2.1 (2.1)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|LPM_MULT.mutiplyer000|mult_core|padder|adder[1]|auto_generated                             ; add_sub_ira                                                                                     ; alt_em10g32_181                                 ;
;                            |mutiplyer001|                                            ; 25.6 (0.0)           ; 30.2 (0.0)                       ; 5.2 (0.0)                                         ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 45 (0)              ; 73 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer001                                                                               ; lpm_mult                                                                                        ; alt_em10g32_181                                 ;
;                               |external_latency_ffs|                                 ; 5.3 (5.3)            ; 5.3 (5.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer001|external_latency_ffs                                                          ; altshift                                                                                        ; alt_em10g32_181                                 ;
;                               |mult_core|                                            ; 20.3 (8.6)           ; 25.0 (11.7)                      ; 5.2 (3.4)                                         ; 0.6 (0.4)                        ; 0.0 (0.0)            ; 45 (16)             ; 52 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer001|mult_core                                                                     ; multcore                                                                                        ; alt_em10g32_181                                 ;
;                                  |padder|                                            ; 11.7 (0.0)           ; 13.3 (0.0)                       ; 1.8 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer001|mult_core|padder                                                              ; mpar_add                                                                                        ; alt_em10g32_181                                 ;
;                                     |adder[0]|                                       ; 4.7 (0.0)            ; 4.8 (0.0)                        ; 0.3 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer001|mult_core|padder|adder[0]                                                     ; lpm_add_sub                                                                                     ; alt_em10g32_181                                 ;
;                                        |auto_generated|                              ; 4.7 (4.7)            ; 4.8 (4.8)                        ; 0.3 (0.3)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 8 (8)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer001|mult_core|padder|adder[0]|auto_generated                                      ; add_sub_ira                                                                                     ; alt_em10g32_181                                 ;
;                                     |adder[1]|                                       ; 3.5 (0.0)            ; 5.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer001|mult_core|padder|adder[1]                                                     ; lpm_add_sub                                                                                     ; alt_em10g32_181                                 ;
;                                        |auto_generated|                              ; 3.5 (3.5)            ; 5.0 (5.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer001|mult_core|padder|adder[1]|auto_generated                                      ; add_sub_ira                                                                                     ; alt_em10g32_181                                 ;
;                                     |sub_par_add|                                    ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer001|mult_core|padder|sub_par_add                                                  ; mpar_add                                                                                        ; alt_em10g32_181                                 ;
;                                        |adder[0]|                                    ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer001|mult_core|padder|sub_par_add|adder[0]                                         ; lpm_add_sub                                                                                     ; alt_em10g32_181                                 ;
;                                           |auto_generated|                           ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer001|mult_core|padder|sub_par_add|adder[0]|auto_generated                          ; add_sub_7s9                                                                                     ; alt_em10g32_181                                 ;
;                            |mutiplyer010|                                            ; 31.9 (0.0)           ; 36.9 (0.0)                       ; 5.2 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 59 (0)              ; 87 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer010                                                                               ; lpm_mult                                                                                        ; alt_em10g32_181                                 ;
;                               |external_latency_ffs|                                 ; 5.6 (5.6)            ; 5.6 (5.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer010|external_latency_ffs                                                          ; altshift                                                                                        ; alt_em10g32_181                                 ;
;                               |mult_core|                                            ; 26.1 (12.0)          ; 31.3 (15.7)                      ; 5.4 (3.9)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 59 (24)             ; 64 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer010|mult_core                                                                     ; multcore                                                                                        ; alt_em10g32_181                                 ;
;                                  |padder|                                            ; 14.1 (0.0)           ; 15.5 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (0)              ; 28 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer010|mult_core|padder                                                              ; mpar_add                                                                                        ; alt_em10g32_181                                 ;
;                                     |adder[0]|                                       ; 5.1 (0.0)            ; 5.9 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer010|mult_core|padder|adder[0]                                                     ; lpm_add_sub                                                                                     ; alt_em10g32_181                                 ;
;                                        |auto_generated|                              ; 5.1 (5.1)            ; 5.9 (5.9)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer010|mult_core|padder|adder[0]|auto_generated                                      ; add_sub_ira                                                                                     ; alt_em10g32_181                                 ;
;                                     |adder[1]|                                       ; 5.0 (0.0)            ; 5.8 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer010|mult_core|padder|adder[1]                                                     ; lpm_add_sub                                                                                     ; alt_em10g32_181                                 ;
;                                        |auto_generated|                              ; 5.0 (5.0)            ; 5.8 (5.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer010|mult_core|padder|adder[1]|auto_generated                                      ; add_sub_ira                                                                                     ; alt_em10g32_181                                 ;
;                                     |sub_par_add|                                    ; 3.8 (0.0)            ; 3.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer010|mult_core|padder|sub_par_add                                                  ; mpar_add                                                                                        ; alt_em10g32_181                                 ;
;                                        |adder[0]|                                    ; 3.8 (0.0)            ; 3.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer010|mult_core|padder|sub_par_add|adder[0]                                         ; lpm_add_sub                                                                                     ; alt_em10g32_181                                 ;
;                                           |auto_generated|                           ; 3.8 (3.8)            ; 3.8 (3.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer010|mult_core|padder|sub_par_add|adder[0]|auto_generated                          ; add_sub_7s9                                                                                     ; alt_em10g32_181                                 ;
;                            |mutiplyer011|                                            ; 41.2 (0.0)           ; 45.5 (0.0)                       ; 5.2 (0.0)                                         ; 0.8 (0.0)                        ; 0.0 (0.0)            ; 77 (0)              ; 101 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer011                                                                               ; lpm_mult                                                                                        ; alt_em10g32_181                                 ;
;                               |external_latency_ffs|                                 ; 6.2 (6.2)            ; 6.2 (6.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer011|external_latency_ffs                                                          ; altshift                                                                                        ; alt_em10g32_181                                 ;
;                               |mult_core|                                            ; 34.9 (18.8)          ; 39.3 (20.9)                      ; 5.2 (2.9)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 77 (36)             ; 76 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer011|mult_core                                                                     ; multcore                                                                                        ; alt_em10g32_181                                 ;
;                                  |padder|                                            ; 16.1 (0.0)           ; 18.4 (0.0)                       ; 2.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer011|mult_core|padder                                                              ; mpar_add                                                                                        ; alt_em10g32_181                                 ;
;                                     |adder[0]|                                       ; 5.5 (0.0)            ; 6.8 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer011|mult_core|padder|adder[0]                                                     ; lpm_add_sub                                                                                     ; alt_em10g32_181                                 ;
;                                        |auto_generated|                              ; 5.5 (5.5)            ; 6.8 (6.8)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer011|mult_core|padder|adder[0]|auto_generated                                      ; add_sub_ira                                                                                     ; alt_em10g32_181                                 ;
;                                     |adder[1]|                                       ; 6.1 (0.0)            ; 7.0 (0.0)                        ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer011|mult_core|padder|adder[1]                                                     ; lpm_add_sub                                                                                     ; alt_em10g32_181                                 ;
;                                        |auto_generated|                              ; 6.1 (6.1)            ; 7.0 (7.0)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer011|mult_core|padder|adder[1]|auto_generated                                      ; add_sub_ira                                                                                     ; alt_em10g32_181                                 ;
;                                     |sub_par_add|                                    ; 4.5 (0.0)            ; 4.6 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer011|mult_core|padder|sub_par_add                                                  ; mpar_add                                                                                        ; alt_em10g32_181                                 ;
;                                        |adder[0]|                                    ; 4.5 (0.0)            ; 4.6 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer011|mult_core|padder|sub_par_add|adder[0]                                         ; lpm_add_sub                                                                                     ; alt_em10g32_181                                 ;
;                                           |auto_generated|                           ; 4.5 (4.5)            ; 4.6 (4.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer011|mult_core|padder|sub_par_add|adder[0]|auto_generated                          ; add_sub_7s9                                                                                     ; alt_em10g32_181                                 ;
;                            |mutiplyer100|                                            ; 1.4 (0.0)            ; 13.2 (0.0)                       ; 12.4 (0.0)                                        ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 48 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer100                                                                               ; lpm_mult                                                                                        ; alt_em10g32_181                                 ;
;                               |external_latency_ffs|                                 ; 0.6 (0.6)            ; 4.2 (4.2)                        ; 3.8 (3.8)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer100|external_latency_ffs                                                          ; altshift                                                                                        ; alt_em10g32_181                                 ;
;                               |mult_core|                                            ; 0.7 (0.6)            ; 9.0 (4.7)                        ; 8.7 (4.3)                                         ; 0.4 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer100|mult_core                                                                     ; multcore                                                                                        ; alt_em10g32_181                                 ;
;                                  |padder|                                            ; 0.1 (0.0)            ; 4.4 (0.0)                        ; 4.4 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer100|mult_core|padder                                                              ; mpar_add                                                                                        ; alt_em10g32_181                                 ;
;                                     |adder[0]|                                       ; 0.1 (0.0)            ; 2.2 (0.0)                        ; 2.3 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer100|mult_core|padder|adder[0]                                                     ; lpm_add_sub                                                                                     ; alt_em10g32_181                                 ;
;                                        |auto_generated|                              ; 0.1 (0.1)            ; 2.2 (2.2)                        ; 2.3 (2.3)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer100|mult_core|padder|adder[0]|auto_generated                                      ; add_sub_ira                                                                                     ; alt_em10g32_181                                 ;
;                                     |adder[1]|                                       ; 0.0 (0.0)            ; 2.2 (0.0)                        ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer100|mult_core|padder|adder[1]                                                     ; lpm_add_sub                                                                                     ; alt_em10g32_181                                 ;
;                                        |auto_generated|                              ; 0.0 (0.0)            ; 2.2 (2.2)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer100|mult_core|padder|adder[1]|auto_generated                                      ; add_sub_ira                                                                                     ; alt_em10g32_181                                 ;
;                            |mutiplyer101|                                            ; 0.4 (0.0)            ; 12.9 (0.0)                       ; 12.6 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 48 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer101                                                                               ; lpm_mult                                                                                        ; alt_em10g32_181                                 ;
;                               |external_latency_ffs|                                 ; -1.0 (-1.0)          ; 4.0 (4.0)                        ; 5.1 (5.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer101|external_latency_ffs                                                          ; altshift                                                                                        ; alt_em10g32_181                                 ;
;                               |mult_core|                                            ; 1.4 (0.9)            ; 8.9 (4.8)                        ; 7.6 (3.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer101|mult_core                                                                     ; multcore                                                                                        ; alt_em10g32_181                                 ;
;                                  |padder|                                            ; 0.5 (0.0)            ; 4.1 (0.0)                        ; 3.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer101|mult_core|padder                                                              ; mpar_add                                                                                        ; alt_em10g32_181                                 ;
;                                     |adder[0]|                                       ; -0.5 (0.0)           ; 2.2 (0.0)                        ; 2.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer101|mult_core|padder|adder[0]                                                     ; lpm_add_sub                                                                                     ; alt_em10g32_181                                 ;
;                                        |auto_generated|                              ; -0.5 (-0.5)          ; 2.2 (2.2)                        ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer101|mult_core|padder|adder[0]|auto_generated                                      ; add_sub_ira                                                                                     ; alt_em10g32_181                                 ;
;                                     |adder[1]|                                       ; 1.0 (0.0)            ; 1.9 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer101|mult_core|padder|adder[1]                                                     ; lpm_add_sub                                                                                     ; alt_em10g32_181                                 ;
;                                        |auto_generated|                              ; 1.0 (1.0)            ; 1.9 (1.9)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|alt_em10g32unit_inst|tx_path.tx_top_inst|tx_flow_control_inst|pausebeat_convertion|mutiplyer101|mult_core|padder|adder[1]|auto_generated                                      ; add_sub_ira                                                                                     ; alt_em10g32_181                                 ;
;                |clk_rst_inst|                                                        ; 16.2 (1.6)           ; 37.2 (3.4)                       ; 29.0 (2.0)                                        ; 8.1 (0.2)                        ; 0.0 (0.0)            ; 15 (3)              ; 111 (10)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|clk_rst_inst                                                                                                                                                                  ; alt_em10g32_clk_rst                                                                             ; alt_em10g32_181                                 ;
;                   |csr_reset_synchronizer_inst|                                      ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|clk_rst_inst|csr_reset_synchronizer_inst                                                                                                                                      ; alt_em10g32_reset_synchronizer                                                                  ; alt_em10g32_181                                 ;
;                   |csr_rst_rx_clk_reset_sync|                                        ; 0.6 (0.6)            ; 1.5 (1.5)                        ; 1.3 (1.3)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|clk_rst_inst|csr_rst_rx_clk_reset_sync                                                                                                                                        ; alt_em10g32_reset_synchronizer                                                                  ; alt_em10g32_181                                 ;
;                   |csr_rst_tx_clk_reset_sync|                                        ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.8 (1.8)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|clk_rst_inst|csr_rst_tx_clk_reset_sync                                                                                                                                        ; alt_em10g32_reset_synchronizer                                                                  ; alt_em10g32_181                                 ;
;                   |csr_rx_cc_in_reset_sync|                                          ; 0.4 (0.4)            ; 1.3 (1.3)                        ; 1.0 (1.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|clk_rst_inst|csr_rx_cc_in_reset_sync                                                                                                                                          ; alt_em10g32_reset_synchronizer                                                                  ; alt_em10g32_181                                 ;
;                   |csr_rx_cc_out_reset_sync|                                         ; -0.3 (-0.3)          ; 1.4 (1.4)                        ; 1.8 (1.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|clk_rst_inst|csr_rx_cc_out_reset_sync                                                                                                                                         ; alt_em10g32_reset_synchronizer                                                                  ; alt_em10g32_181                                 ;
;                   |csr_tx_cc_in_reset_sync|                                          ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|clk_rst_inst|csr_tx_cc_in_reset_sync                                                                                                                                          ; alt_em10g32_reset_synchronizer                                                                  ; alt_em10g32_181                                 ;
;                   |csr_tx_cc_out_reset_sync|                                         ; 0.4 (0.4)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|clk_rst_inst|csr_tx_cc_out_reset_sync                                                                                                                                         ; alt_em10g32_reset_synchronizer                                                                  ; alt_em10g32_181                                 ;
;                   |rx_156_25_rst_sync_block.rx_156_25_reset_synchronizer_inst|       ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|clk_rst_inst|rx_156_25_rst_sync_block.rx_156_25_reset_synchronizer_inst                                                                                                       ; alt_em10g32_reset_synchronizer                                                                  ; alt_em10g32_181                                 ;
;                   |rx_csr_cc_in_reset_sync|                                          ; 0.4 (0.4)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|clk_rst_inst|rx_csr_cc_in_reset_sync                                                                                                                                          ; alt_em10g32_reset_synchronizer                                                                  ; alt_em10g32_181                                 ;
;                   |rx_csr_cc_out_reset_sync|                                         ; -0.1 (-0.1)          ; 1.3 (1.3)                        ; 1.4 (1.4)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|clk_rst_inst|rx_csr_cc_out_reset_sync                                                                                                                                         ; alt_em10g32_reset_synchronizer                                                                  ; alt_em10g32_181                                 ;
;                   |rx_reset_count_inst|                                              ; 3.3 (3.2)            ; 7.0 (5.5)                        ; 4.0 (2.5)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 6 (6)               ; 12 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|clk_rst_inst|rx_reset_count_inst                                                                                                                                              ; alt_em10g32_rst_cnt                                                                             ; alt_em10g32_181                                 ;
;                      |reset_synchronizer_inst|                                       ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|clk_rst_inst|rx_reset_count_inst|reset_synchronizer_inst                                                                                                                      ; alt_em10g32_reset_synchronizer                                                                  ; alt_em10g32_181                                 ;
;                   |rx_tx_cc_in_reset_sync|                                           ; 0.1 (0.1)            ; 1.7 (1.7)                        ; 1.7 (1.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|clk_rst_inst|rx_tx_cc_in_reset_sync                                                                                                                                           ; alt_em10g32_reset_synchronizer                                                                  ; alt_em10g32_181                                 ;
;                   |rx_tx_cc_out_reset_sync|                                          ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 1.0 (1.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|clk_rst_inst|rx_tx_cc_out_reset_sync                                                                                                                                          ; alt_em10g32_reset_synchronizer                                                                  ; alt_em10g32_181                                 ;
;                   |tx_156_25_rst_sync_block.tx_156_25_reset_synchronizer_inst|       ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|clk_rst_inst|tx_156_25_rst_sync_block.tx_156_25_reset_synchronizer_inst                                                                                                       ; alt_em10g32_reset_synchronizer                                                                  ; alt_em10g32_181                                 ;
;                   |tx_csr_cc_in_reset_sync|                                          ; -0.3 (-0.3)          ; 1.5 (1.5)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|clk_rst_inst|tx_csr_cc_in_reset_sync                                                                                                                                          ; alt_em10g32_reset_synchronizer                                                                  ; alt_em10g32_181                                 ;
;                   |tx_csr_cc_out_reset_sync|                                         ; -0.1 (-0.1)          ; 1.4 (1.4)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|clk_rst_inst|tx_csr_cc_out_reset_sync                                                                                                                                         ; alt_em10g32_reset_synchronizer                                                                  ; alt_em10g32_181                                 ;
;                   |tx_reset_count_inst|                                              ; 6.1 (4.6)            ; 5.2 (3.7)                        ; 2.2 (0.7)                                         ; 3.1 (1.6)                        ; 0.0 (0.0)            ; 6 (6)               ; 13 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|clk_rst_inst|tx_reset_count_inst                                                                                                                                              ; alt_em10g32_rst_cnt                                                                             ; alt_em10g32_181                                 ;
;                      |reset_synchronizer_inst|                                       ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|clk_rst_inst|tx_reset_count_inst|reset_synchronizer_inst                                                                                                                      ; alt_em10g32_reset_synchronizer                                                                  ; alt_em10g32_181                                 ;
;                |gmii_rx_rst_n_status_sync|                                           ; 0.0 (0.0)            ; 0.8 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|gmii_rx_rst_n_status_sync                                                                                                                                                     ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                   |std_sync_no_cut|                                                  ; 0.0 (0.0)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|gmii_rx_rst_n_status_sync|std_sync_no_cut                                                                                                                                     ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                |gmii_tx_rst_n_status_sync|                                           ; 0.0 (0.0)            ; 0.8 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|gmii_tx_rst_n_status_sync                                                                                                                                                     ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                   |std_sync_no_cut|                                                  ; 0.0 (0.0)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|gmii_tx_rst_n_status_sync|std_sync_no_cut                                                                                                                                     ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                |rx_156_25_rst_n_status_sync|                                         ; 0.0 (0.0)            ; 1.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|rx_156_25_rst_n_status_sync                                                                                                                                                   ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                   |std_sync_no_cut|                                                  ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|rx_156_25_rst_n_status_sync|std_sync_no_cut                                                                                                                                   ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                |rx_rst_n_status_sync|                                                ; 0.0 (0.0)            ; 1.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|rx_rst_n_status_sync                                                                                                                                                          ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                   |std_sync_no_cut|                                                  ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|rx_rst_n_status_sync|std_sync_no_cut                                                                                                                                          ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                |speed_sel_2bits_sync|                                                ; 0.0 (0.0)            ; 1.8 (0.0)                        ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|speed_sel_2bits_sync                                                                                                                                                          ; alt_em10g32_dcfifo_synchronizer_bundle                                                          ; alt_em10g32_181                                 ;
;                   |sync[0].u|                                                        ; 0.0 (0.0)            ; 1.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|speed_sel_2bits_sync|sync[0].u                                                                                                                                                ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                      |std_sync_no_cut|                                               ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|speed_sel_2bits_sync|sync[0].u|std_sync_no_cut                                                                                                                                ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                   |sync[1].u|                                                        ; 0.0 (0.0)            ; 0.8 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|speed_sel_2bits_sync|sync[1].u                                                                                                                                                ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                      |std_sync_no_cut|                                               ; 0.0 (0.0)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|speed_sel_2bits_sync|sync[1].u|std_sync_no_cut                                                                                                                                ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                |st_adpt.avalon_st_adpt_inst|                                         ; 148.5 (2.3)          ; 238.7 (1.5)                      ; 98.4 (1.2)                                        ; 8.2 (2.0)                        ; 0.0 (0.0)            ; 167 (1)             ; 462 (2)                   ; 0 (0)         ; 3088              ; 6     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst                                                                                                                                                   ; altera_eth_avalon_st_adapter                                                                    ; alt_em10g32_181                                 ;
;                   |RX_312_TO_156.rx_312_to_156|                                      ; 18.4 (18.2)          ; 31.6 (19.5)                      ; 13.8 (1.5)                                        ; 0.5 (0.2)                        ; 0.0 (0.0)            ; 30 (30)             ; 55 (25)                   ; 0 (0)         ; 1200              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156                                                                                                                       ; alt_em10g32_avalon_dc_fifo                                                                      ; alt_em10g32_181                                 ;
;                      |fifo_mem|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1200              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem                                                                                                              ; alt_em10g32_altsyncram_bundle                                                                   ; alt_em10g32_181                                 ;
;                         |altsyncram_gen[0].altsyncram_inst|                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1200              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst                                                                            ; alt_em10g32_altsyncram                                                                          ; alt_em10g32_181                                 ;
;                            |altsyncram_ecc_disable.altsyncram_component|             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1200              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component                                ; altsyncram                                                                                      ; alt_em10g32_181                                 ;
;                               |auto_generated|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1200              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated                 ; altsyncram_1n42                                                                                 ; alt_em10g32_181                                 ;
;                      |read_crosser|                                                  ; 0.1 (0.0)            ; 5.2 (0.0)                        ; 5.2 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|read_crosser                                                                                                          ; alt_em10g32_dcfifo_synchronizer_bundle                                                          ; alt_em10g32_181                                 ;
;                         |sync[0].u|                                                  ; 0.1 (0.0)            ; 0.9 (0.0)                        ; 0.9 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|read_crosser|sync[0].u                                                                                                ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                            |std_sync_no_cut|                                         ; 0.1 (0.1)            ; 0.9 (0.9)                        ; 0.9 (0.9)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|read_crosser|sync[0].u|std_sync_no_cut                                                                                ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                         |sync[1].u|                                                  ; 0.0 (0.0)            ; 1.1 (0.0)                        ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|read_crosser|sync[1].u                                                                                                ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                            |std_sync_no_cut|                                         ; 0.0 (0.0)            ; 1.1 (1.1)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|read_crosser|sync[1].u|std_sync_no_cut                                                                                ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                         |sync[2].u|                                                  ; 0.0 (0.0)            ; 1.3 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|read_crosser|sync[2].u                                                                                                ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                            |std_sync_no_cut|                                         ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|read_crosser|sync[2].u|std_sync_no_cut                                                                                ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                         |sync[3].u|                                                  ; 0.0 (0.0)            ; 1.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|read_crosser|sync[3].u                                                                                                ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                            |std_sync_no_cut|                                         ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|read_crosser|sync[3].u|std_sync_no_cut                                                                                ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                         |sync[4].u|                                                  ; 0.0 (0.0)            ; 0.8 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|read_crosser|sync[4].u                                                                                                ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                            |std_sync_no_cut|                                         ; 0.0 (0.0)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|read_crosser|sync[4].u|std_sync_no_cut                                                                                ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                      |write_crosser|                                                 ; 0.0 (0.0)            ; 6.9 (0.0)                        ; 7.1 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|write_crosser                                                                                                         ; alt_em10g32_dcfifo_synchronizer_bundle                                                          ; alt_em10g32_181                                 ;
;                         |sync[0].u|                                                  ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|write_crosser|sync[0].u                                                                                               ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                            |std_sync_no_cut|                                         ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|write_crosser|sync[0].u|std_sync_no_cut                                                                               ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                         |sync[1].u|                                                  ; 0.1 (0.0)            ; 1.3 (0.0)                        ; 1.3 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|write_crosser|sync[1].u                                                                                               ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                            |std_sync_no_cut|                                         ; 0.1 (0.1)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|write_crosser|sync[1].u|std_sync_no_cut                                                                               ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                         |sync[2].u|                                                  ; -0.1 (0.0)           ; 1.5 (0.0)                        ; 1.7 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|write_crosser|sync[2].u                                                                                               ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                            |std_sync_no_cut|                                         ; -0.1 (-0.1)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|write_crosser|sync[2].u|std_sync_no_cut                                                                               ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                         |sync[3].u|                                                  ; -0.3 (0.0)           ; 1.3 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|write_crosser|sync[3].u                                                                                               ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                            |std_sync_no_cut|                                         ; -0.3 (-0.3)          ; 1.3 (1.3)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|write_crosser|sync[3].u|std_sync_no_cut                                                                               ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                         |sync[4].u|                                                  ; 0.3 (0.0)            ; 1.3 (0.0)                        ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|write_crosser|sync[4].u                                                                                               ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                            |std_sync_no_cut|                                         ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_312_TO_156.rx_312_to_156|write_crosser|sync[4].u|std_sync_no_cut                                                                               ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                   |RX_STATUS_312_TO_156.rx_status_312_to_156|                        ; 18.3 (17.8)          ; 31.7 (20.3)                      ; 13.8 (2.7)                                        ; 0.5 (0.2)                        ; 0.0 (0.0)            ; 35 (35)             ; 54 (24)                   ; 0 (0)         ; 768               ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156                                                                                                         ; alt_em10g32_avalon_dc_fifo                                                                      ; alt_em10g32_181                                 ;
;                      |fifo_mem|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 768               ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem                                                                                                ; alt_em10g32_altsyncram_bundle                                                                   ; alt_em10g32_181                                 ;
;                         |altsyncram_gen[0].altsyncram_inst|                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 768               ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst                                                              ; alt_em10g32_altsyncram                                                                          ; alt_em10g32_181                                 ;
;                            |altsyncram_ecc_disable.altsyncram_component|             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 768               ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component                  ; altsyncram                                                                                      ; alt_em10g32_181                                 ;
;                               |auto_generated|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 768               ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated   ; altsyncram_2n42                                                                                 ; alt_em10g32_181                                 ;
;                      |read_crosser|                                                  ; 0.0 (0.0)            ; 6.2 (0.0)                        ; 6.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|read_crosser                                                                                            ; alt_em10g32_dcfifo_synchronizer_bundle                                                          ; alt_em10g32_181                                 ;
;                         |sync[0].u|                                                  ; 0.0 (0.0)            ; 1.3 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|read_crosser|sync[0].u                                                                                  ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                            |std_sync_no_cut|                                         ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|read_crosser|sync[0].u|std_sync_no_cut                                                                  ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                         |sync[1].u|                                                  ; 0.0 (0.0)            ; 1.2 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|read_crosser|sync[1].u                                                                                  ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                            |std_sync_no_cut|                                         ; 0.0 (0.0)            ; 1.2 (1.2)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|read_crosser|sync[1].u|std_sync_no_cut                                                                  ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                         |sync[2].u|                                                  ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|read_crosser|sync[2].u                                                                                  ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                            |std_sync_no_cut|                                         ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|read_crosser|sync[2].u|std_sync_no_cut                                                                  ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                         |sync[3].u|                                                  ; 0.0 (0.0)            ; 1.3 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|read_crosser|sync[3].u                                                                                  ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                            |std_sync_no_cut|                                         ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|read_crosser|sync[3].u|std_sync_no_cut                                                                  ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                         |sync[4].u|                                                  ; 0.0 (0.0)            ; 0.9 (0.0)                        ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|read_crosser|sync[4].u                                                                                  ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                            |std_sync_no_cut|                                         ; 0.0 (0.0)            ; 0.9 (0.9)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|read_crosser|sync[4].u|std_sync_no_cut                                                                  ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                      |write_crosser|                                                 ; 0.5 (0.0)            ; 5.2 (0.0)                        ; 5.0 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|write_crosser                                                                                           ; alt_em10g32_dcfifo_synchronizer_bundle                                                          ; alt_em10g32_181                                 ;
;                         |sync[0].u|                                                  ; 0.1 (0.0)            ; 1.3 (0.0)                        ; 1.3 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|write_crosser|sync[0].u                                                                                 ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                            |std_sync_no_cut|                                         ; 0.1 (0.1)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|write_crosser|sync[0].u|std_sync_no_cut                                                                 ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                         |sync[1].u|                                                  ; 0.1 (0.0)            ; 0.9 (0.0)                        ; 0.9 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|write_crosser|sync[1].u                                                                                 ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                            |std_sync_no_cut|                                         ; 0.1 (0.1)            ; 0.9 (0.9)                        ; 0.9 (0.9)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|write_crosser|sync[1].u|std_sync_no_cut                                                                 ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                         |sync[2].u|                                                  ; 0.1 (0.0)            ; 0.8 (0.0)                        ; 0.8 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|write_crosser|sync[2].u                                                                                 ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                            |std_sync_no_cut|                                         ; 0.1 (0.1)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|write_crosser|sync[2].u|std_sync_no_cut                                                                 ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                         |sync[3].u|                                                  ; 0.0 (0.0)            ; 1.3 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|write_crosser|sync[3].u                                                                                 ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                            |std_sync_no_cut|                                         ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|write_crosser|sync[3].u|std_sync_no_cut                                                                 ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                         |sync[4].u|                                                  ; 0.3 (0.0)            ; 0.9 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|write_crosser|sync[4].u                                                                                 ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                            |std_sync_no_cut|                                         ; 0.3 (0.3)            ; 0.9 (0.9)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|RX_STATUS_312_TO_156.rx_status_312_to_156|write_crosser|sync[4].u|std_sync_no_cut                                                                 ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                   |TX_156_TO_312.tx_156_to_312|                                      ; 30.5 (29.3)          ; 40.3 (28.1)                      ; 11.4 (0.0)                                        ; 1.7 (1.3)                        ; 0.0 (0.0)            ; 48 (48)             ; 63 (33)                   ; 0 (0)         ; 1120              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312                                                                                                                       ; alt_em10g32_avalon_dc_fifo                                                                      ; alt_em10g32_181                                 ;
;                      |fifo_mem|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1120              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem                                                                                                              ; alt_em10g32_altsyncram_bundle                                                                   ; alt_em10g32_181                                 ;
;                         |altsyncram_gen[0].altsyncram_inst|                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1120              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst                                                                            ; alt_em10g32_altsyncram                                                                          ; alt_em10g32_181                                 ;
;                            |altsyncram_ecc_disable.altsyncram_component|             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1120              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component                                ; altsyncram                                                                                      ; alt_em10g32_181                                 ;
;                               |auto_generated|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1120              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|fifo_mem|altsyncram_gen[0].altsyncram_inst|altsyncram_ecc_disable.altsyncram_component|auto_generated                 ; altsyncram_nm42                                                                                 ; alt_em10g32_181                                 ;
;                      |read_crosser|                                                  ; 0.0 (0.0)            ; 6.9 (0.0)                        ; 6.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|read_crosser                                                                                                          ; alt_em10g32_dcfifo_synchronizer_bundle                                                          ; alt_em10g32_181                                 ;
;                         |sync[0].u|                                                  ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|read_crosser|sync[0].u                                                                                                ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                            |std_sync_no_cut|                                         ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|read_crosser|sync[0].u|std_sync_no_cut                                                                                ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                         |sync[1].u|                                                  ; 0.0 (0.0)            ; 1.1 (0.0)                        ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|read_crosser|sync[1].u                                                                                                ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                            |std_sync_no_cut|                                         ; 0.0 (0.0)            ; 1.1 (1.1)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|read_crosser|sync[1].u|std_sync_no_cut                                                                                ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                         |sync[2].u|                                                  ; 0.0 (0.0)            ; 1.3 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|read_crosser|sync[2].u                                                                                                ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                            |std_sync_no_cut|                                         ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|read_crosser|sync[2].u|std_sync_no_cut                                                                                ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                         |sync[3].u|                                                  ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|read_crosser|sync[3].u                                                                                                ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                            |std_sync_no_cut|                                         ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|read_crosser|sync[3].u|std_sync_no_cut                                                                                ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                         |sync[4].u|                                                  ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|read_crosser|sync[4].u                                                                                                ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                            |std_sync_no_cut|                                         ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|read_crosser|sync[4].u|std_sync_no_cut                                                                                ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                      |write_crosser|                                                 ; 0.2 (0.0)            ; 5.3 (0.0)                        ; 5.4 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|write_crosser                                                                                                         ; alt_em10g32_dcfifo_synchronizer_bundle                                                          ; alt_em10g32_181                                 ;
;                         |sync[0].u|                                                  ; 0.1 (0.0)            ; 1.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|write_crosser|sync[0].u                                                                                               ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                            |std_sync_no_cut|                                         ; 0.1 (0.1)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|write_crosser|sync[0].u|std_sync_no_cut                                                                               ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                         |sync[1].u|                                                  ; 0.1 (0.0)            ; 0.9 (0.0)                        ; 0.9 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|write_crosser|sync[1].u                                                                                               ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                            |std_sync_no_cut|                                         ; 0.1 (0.1)            ; 0.9 (0.9)                        ; 0.9 (0.9)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|write_crosser|sync[1].u|std_sync_no_cut                                                                               ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                         |sync[2].u|                                                  ; 0.1 (0.0)            ; 0.9 (0.0)                        ; 0.9 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|write_crosser|sync[2].u                                                                                               ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                            |std_sync_no_cut|                                         ; 0.1 (0.1)            ; 0.9 (0.9)                        ; 0.9 (0.9)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|write_crosser|sync[2].u|std_sync_no_cut                                                                               ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                         |sync[3].u|                                                  ; -0.2 (0.0)           ; 1.5 (0.0)                        ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|write_crosser|sync[3].u                                                                                               ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                            |std_sync_no_cut|                                         ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|write_crosser|sync[3].u|std_sync_no_cut                                                                               ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                         |sync[4].u|                                                  ; 0.1 (0.0)            ; 0.8 (0.0)                        ; 0.8 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|write_crosser|sync[4].u                                                                                               ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                            |std_sync_no_cut|                                         ; 0.1 (0.1)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|TX_156_TO_312.tx_156_to_312|write_crosser|sync[4].u|std_sync_no_cut                                                                               ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                   |adapter|                                                          ; 73.3 (0.0)           ; 126.9 (0.0)                      ; 57.2 (0.0)                                        ; 3.5 (0.0)                        ; 0.0 (0.0)            ; 42 (0)              ; 280 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|adapter                                                                                                                                           ; avalon_st_adapter                                                                               ; alt_em10g32_181                                 ;
;                      |avalon_st_rx|                                                  ; 46.4 (46.4)          ; 77.9 (77.9)                      ; 34.3 (34.3)                                       ; 2.7 (2.7)                        ; 0.0 (0.0)            ; 26 (26)             ; 166 (166)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|adapter|avalon_st_rx                                                                                                                              ; avalon_st_adapter_avalon_st_rx                                                                  ; alt_em10g32_181                                 ;
;                      |avalon_st_tx|                                                  ; 26.9 (26.9)          ; 49.0 (49.0)                      ; 22.9 (22.9)                                       ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 16 (16)             ; 114 (114)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|adapter|avalon_st_tx                                                                                                                              ; avalon_st_adapter_avalon_st_tx                                                                  ; alt_em10g32_181                                 ;
;                   |tx_156_312_wait_fifo_fill|                                        ; 5.7 (5.7)            ; 6.8 (6.8)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|st_adpt.avalon_st_adpt_inst|tx_156_312_wait_fifo_fill                                                                                                                         ; alt_em10g32_vldpkt_rddly                                                                        ; alt_em10g32_181                                 ;
;                |sync_tx_transfer_control|                                            ; 0.0 (0.0)            ; 0.8 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|sync_tx_transfer_control                                                                                                                                                      ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                   |std_sync_no_cut|                                                  ; 0.0 (0.0)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|sync_tx_transfer_control|std_sync_no_cut                                                                                                                                      ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                |tx_156_25_rst_n_status_sync|                                         ; 0.0 (0.0)            ; 0.8 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|tx_156_25_rst_n_status_sync                                                                                                                                                   ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                   |std_sync_no_cut|                                                  ; 0.0 (0.0)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|tx_156_25_rst_n_status_sync|std_sync_no_cut                                                                                                                                   ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;                |tx_rst_n_status_sync|                                                ; 0.0 (0.0)            ; 1.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|tx_rst_n_status_sync                                                                                                                                                          ; alt_em10g32_std_synchronizer                                                                    ; alt_em10g32_181                                 ;
;                   |std_sync_no_cut|                                                  ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|mac|alt_em10g32_0|tx_rst_n_status_sync|std_sync_no_cut                                                                                                                                          ; altera_std_synchronizer_nocut                                                                   ; alt_em10g32_181                                 ;
;          |phy|                                                                       ; 650.0 (0.0)          ; 828.4 (0.0)                      ; 217.0 (0.0)                                       ; 38.6 (0.0)                       ; 0.0 (0.0)            ; 797 (0)             ; 1616 (0)                  ; 0 (0)         ; 3488              ; 3     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy                                                                                                                                                                                             ; alt_usxgmii_phy                                                                                 ; alt_usxgmii_phy                                 ;
;             |alt_mge_phy_0|                                                          ; 650.0 (0.0)          ; 828.4 (0.0)                      ; 217.0 (0.0)                                       ; 38.6 (0.0)                       ; 0.0 (0.0)            ; 797 (0)             ; 1616 (0)                  ; 0 (0)         ; 3488              ; 3     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0                                                                                                                                                                               ; alt_usxgmii_phy_alt_mge_phy_181_ofhxqti                                                         ; alt_mge_phy_181                                 ;
;                |alt_mge_xcvr_native|                                                 ; 5.8 (0.0)            ; 6.3 (0.0)                        ; 1.7 (0.0)                                         ; 1.2 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native                                                                                                                                                           ; alt_usxgmii_phy_altera_xcvr_native_a10_181_abaevuq                                              ; altera_xcvr_native_a10_181                      ;
;                   |g_xcvr_native_insts[0].twentynm_xcvr_native_inst|                 ; 5.8 (0.0)            ; 6.3 (0.0)                        ; 1.7 (0.0)                                         ; 1.2 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst                                                                                                          ; twentynm_xcvr_native                                                                            ; altera_xcvr_native_a10_181                      ;
;                      |twentynm_xcvr_native_inst|                                     ; 5.8 (0.0)            ; 6.3 (0.0)                        ; 1.7 (0.0)                                         ; 1.2 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst                                                                                ; twentynm_xcvr_native_rev_20nm1                                                                  ; altera_xcvr_native_a10_181                      ;
;                         |inst_twentynm_pcs|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs                                                              ; twentynm_pcs_rev_20nm1                                                                          ; altera_xcvr_native_a10_181                      ;
;                         |inst_twentynm_pma|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma                                                              ; twentynm_pma_rev_20nm1                                                                          ; altera_xcvr_native_a10_181                      ;
;                         |inst_twentynm_xcvr_avmm|                                    ; 5.8 (5.7)            ; 6.3 (5.8)                        ; 1.7 (1.2)                                         ; 1.2 (1.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 9 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm                                                        ; twentynm_xcvr_avmm                                                                              ; altera_xcvr_native_a10_181                      ;
;                            |avmm_atom_insts[0].avmm_reset_sync_inst|                 ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].avmm_reset_sync_inst                ; alt_xcvr_resync                                                                                 ; altera_xcvr_native_a10_181                      ;
;                |mge_pcs|                                                             ; 595.8 (0.3)          ; 741.8 (0.3)                      ; 179.8 (0.0)                                       ; 33.8 (0.0)                       ; 0.0 (0.0)            ; 790 (1)             ; 1388 (0)                  ; 0 (0)         ; 3488              ; 3     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs                                                                                                                                                                       ; alt_mge_phy_pcs                                                                                 ; alt_mge_phy_pcs_181                             ;
;                   |USXGMII_PCS.usxgmii_pcs|                                          ; 575.7 (6.0)          ; 723.7 (5.7)                      ; 173.5 (0.4)                                       ; 25.5 (0.8)                       ; 0.0 (0.0)            ; 779 (9)             ; 1342 (5)                  ; 0 (0)         ; 3488              ; 3     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs                                                                                                                                               ; alt_mge_phy_usxg32_pcs                                                                          ; alt_mge_phy_pcs_181                             ;
;                      |an|                                                            ; 109.2 (100.6)        ; 123.4 (104.9)                    ; 20.0 (7.6)                                        ; 5.7 (3.2)                        ; 0.0 (0.0)            ; 152 (143)           ; 186 (145)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an                                                                                                                                            ; alt_mge_phy_usxg32_an_top                                                                       ; alt_mge_phy_pcs_181                             ;
;                         |tx_xgmii_clock_crosser|                                     ; 8.6 (8.5)            ; 18.5 (17.3)                      ; 12.4 (11.2)                                       ; 2.5 (2.4)                        ; 0.0 (0.0)            ; 9 (9)               ; 41 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|tx_xgmii_clock_crosser                                                                                                                     ; alt_mge_phy_mbow_clock_crosser                                                                  ; alt_mge_phy_pcs_181                             ;
;                            |sync_transfer_valid|                                     ; 0.1 (0.0)            ; 1.2 (0.0)                        ; 1.2 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|tx_xgmii_clock_crosser|sync_transfer_valid                                                                                                 ; alt_mge16_pcs_std_synchronizer                                                                  ; alt_mge_phy_pcs_181                             ;
;                               |std_sync_no_cut|                                      ; 0.1 (0.1)            ; 1.2 (1.2)                        ; 1.2 (1.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|tx_xgmii_clock_crosser|sync_transfer_valid|std_sync_no_cut                                                                                 ; altera_std_synchronizer_nocut                                                                   ; alt_mge_phy_pcs_181                             ;
;                      |csr|                                                           ; 54.2 (6.2)           ; 87.5 (10.2)                      ; 41.8 (5.3)                                        ; 8.5 (1.3)                        ; 0.0 (0.0)            ; 66 (8)              ; 164 (27)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr                                                                                                                                           ; alt_mge_phy_usxg32_creg_top                                                                     ; alt_mge_phy_pcs_181                             ;
;                         |alt_mge_phy_usxg32_creg_map_inst|                           ; 24.1 (24.1)          ; 28.8 (28.8)                      ; 6.3 (6.3)                                         ; 1.6 (1.6)                        ; 0.0 (0.0)            ; 34 (34)             ; 43 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|alt_mge_phy_usxg32_creg_map_inst                                                                                                          ; alt_mge_phy_usxg32_creg_map                                                                     ; alt_mge_phy_pcs_181                             ;
;                         |clock_crosser_rx_clk_csr_dev_ability_speed|                 ; 4.3 (3.8)            ; 5.7 (3.0)                        ; 4.2 (1.3)                                         ; 2.8 (2.1)                        ; 0.0 (0.0)            ; 3 (3)               ; 14 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|clock_crosser_rx_clk_csr_dev_ability_speed                                                                                                ; alt_mge16_pcs_clock_crosser                                                                     ; alt_mge_phy_pcs_181                             ;
;                            |in_to_out_synchronizer|                                  ; 0.3 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|clock_crosser_rx_clk_csr_dev_ability_speed|in_to_out_synchronizer                                                                         ; alt_mge16_pcs_std_synchronizer                                                                  ; alt_mge_phy_pcs_181                             ;
;                               |std_sync_no_cut|                                      ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|clock_crosser_rx_clk_csr_dev_ability_speed|in_to_out_synchronizer|std_sync_no_cut                                                         ; altera_std_synchronizer_nocut                                                                   ; alt_mge_phy_pcs_181                             ;
;                            |out_to_in_synchronizer|                                  ; 0.2 (0.0)            ; 1.2 (0.0)                        ; 1.3 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|clock_crosser_rx_clk_csr_dev_ability_speed|out_to_in_synchronizer                                                                         ; alt_mge16_pcs_std_synchronizer                                                                  ; alt_mge_phy_pcs_181                             ;
;                               |std_sync_no_cut|                                      ; 0.2 (0.2)            ; 1.2 (1.2)                        ; 1.3 (1.3)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|clock_crosser_rx_clk_csr_dev_ability_speed|out_to_in_synchronizer|std_sync_no_cut                                                         ; altera_std_synchronizer_nocut                                                                   ; alt_mge_phy_pcs_181                             ;
;                         |clock_crosser_rx_clk_csr_usxgmii_an_link_timer|             ; 4.6 (4.6)            ; 9.9 (7.1)                        ; 6.1 (3.1)                                         ; 0.7 (0.6)                        ; 0.0 (0.0)            ; 8 (8)               ; 20 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|clock_crosser_rx_clk_csr_usxgmii_an_link_timer                                                                                            ; alt_mge16_pcs_clock_crosser                                                                     ; alt_mge_phy_pcs_181                             ;
;                            |in_to_out_synchronizer|                                  ; 0.1 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|clock_crosser_rx_clk_csr_usxgmii_an_link_timer|in_to_out_synchronizer                                                                     ; alt_mge16_pcs_std_synchronizer                                                                  ; alt_mge_phy_pcs_181                             ;
;                               |std_sync_no_cut|                                      ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|clock_crosser_rx_clk_csr_usxgmii_an_link_timer|in_to_out_synchronizer|std_sync_no_cut                                                     ; altera_std_synchronizer_nocut                                                                   ; alt_mge_phy_pcs_181                             ;
;                            |out_to_in_synchronizer|                                  ; -0.1 (0.0)           ; 1.3 (0.0)                        ; 1.5 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|clock_crosser_rx_clk_csr_usxgmii_an_link_timer|out_to_in_synchronizer                                                                     ; alt_mge16_pcs_std_synchronizer                                                                  ; alt_mge_phy_pcs_181                             ;
;                               |std_sync_no_cut|                                      ; -0.1 (-0.1)          ; 1.3 (1.3)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|clock_crosser_rx_clk_csr_usxgmii_an_link_timer|out_to_in_synchronizer|std_sync_no_cut                                                     ; altera_std_synchronizer_nocut                                                                   ; alt_mge_phy_pcs_181                             ;
;                         |clock_crosser_rx_clk_csr_usxgmii_an_restart_clr|            ; 1.2 (1.2)            ; 4.2 (1.2)                        ; 3.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 8 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|clock_crosser_rx_clk_csr_usxgmii_an_restart_clr                                                                                           ; alt_mge16_pcs_clock_crosser                                                                     ; alt_mge_phy_pcs_181                             ;
;                            |in_to_out_synchronizer|                                  ; 0.2 (0.0)            ; 1.5 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|clock_crosser_rx_clk_csr_usxgmii_an_restart_clr|in_to_out_synchronizer                                                                    ; alt_mge16_pcs_std_synchronizer                                                                  ; alt_mge_phy_pcs_181                             ;
;                               |std_sync_no_cut|                                      ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|clock_crosser_rx_clk_csr_usxgmii_an_restart_clr|in_to_out_synchronizer|std_sync_no_cut                                                    ; altera_std_synchronizer_nocut                                                                   ; alt_mge_phy_pcs_181                             ;
;                            |out_to_in_synchronizer|                                  ; -0.2 (0.0)           ; 1.5 (0.0)                        ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|clock_crosser_rx_clk_csr_usxgmii_an_restart_clr|out_to_in_synchronizer                                                                    ; alt_mge16_pcs_std_synchronizer                                                                  ; alt_mge_phy_pcs_181                             ;
;                               |std_sync_no_cut|                                      ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|clock_crosser_rx_clk_csr_usxgmii_an_restart_clr|out_to_in_synchronizer|std_sync_no_cut                                                    ; altera_std_synchronizer_nocut                                                                   ; alt_mge_phy_pcs_181                             ;
;                         |clock_crosser_rx_clk_status_partner_ability|                ; 13.8 (13.8)          ; 22.7 (20.6)                      ; 10.9 (8.8)                                        ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 40 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|clock_crosser_rx_clk_status_partner_ability                                                                                               ; alt_mge16_pcs_clock_crosser                                                                     ; alt_mge_phy_pcs_181                             ;
;                            |in_to_out_synchronizer|                                  ; 0.0 (0.0)            ; 1.3 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|clock_crosser_rx_clk_status_partner_ability|in_to_out_synchronizer                                                                        ; alt_mge16_pcs_std_synchronizer                                                                  ; alt_mge_phy_pcs_181                             ;
;                               |std_sync_no_cut|                                      ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|clock_crosser_rx_clk_status_partner_ability|in_to_out_synchronizer|std_sync_no_cut                                                        ; altera_std_synchronizer_nocut                                                                   ; alt_mge_phy_pcs_181                             ;
;                            |out_to_in_synchronizer|                                  ; 0.0 (0.0)            ; 0.8 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|clock_crosser_rx_clk_status_partner_ability|out_to_in_synchronizer                                                                        ; alt_mge16_pcs_std_synchronizer                                                                  ; alt_mge_phy_pcs_181                             ;
;                               |std_sync_no_cut|                                      ; 0.0 (0.0)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|clock_crosser_rx_clk_status_partner_ability|out_to_in_synchronizer|std_sync_no_cut                                                        ; altera_std_synchronizer_nocut                                                                   ; alt_mge_phy_pcs_181                             ;
;                         |sync_rx_clk_csr_dev_ability_duplex|                         ; -0.2 (0.0)           ; 1.5 (0.0)                        ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|sync_rx_clk_csr_dev_ability_duplex                                                                                                        ; alt_mge16_pcs_std_synchronizer                                                                  ; alt_mge_phy_pcs_181                             ;
;                            |std_sync_no_cut|                                         ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|sync_rx_clk_csr_dev_ability_duplex|std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                                                   ; alt_mge_phy_pcs_181                             ;
;                         |sync_rx_clk_status_dev_ability_ack|                         ; 0.1 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|sync_rx_clk_status_dev_ability_ack                                                                                                        ; alt_mge16_pcs_std_synchronizer                                                                  ; alt_mge_phy_pcs_181                             ;
;                            |std_sync_no_cut|                                         ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|sync_rx_clk_status_dev_ability_ack|std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                                                   ; alt_mge_phy_pcs_181                             ;
;                         |sync_rx_clk_status_link_status|                             ; 0.1 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|sync_rx_clk_status_link_status                                                                                                            ; alt_mge16_pcs_std_synchronizer                                                                  ; alt_mge_phy_pcs_181                             ;
;                            |std_sync_no_cut|                                         ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|sync_rx_clk_status_link_status|std_sync_no_cut                                                                                            ; altera_std_synchronizer_nocut                                                                   ; alt_mge_phy_pcs_181                             ;
;                         |sync_rx_clk_status_usxgmii_an_complete|                     ; 0.1 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|sync_rx_clk_status_usxgmii_an_complete                                                                                                    ; alt_mge16_pcs_std_synchronizer                                                                  ; alt_mge_phy_pcs_181                             ;
;                            |std_sync_no_cut|                                         ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr|sync_rx_clk_status_usxgmii_an_complete|std_sync_no_cut                                                                                    ; altera_std_synchronizer_nocut                                                                   ; alt_mge_phy_pcs_181                             ;
;                      |csr_an_clock_crosser|                                          ; 7.6 (7.6)            ; 9.3 (7.8)                        ; 3.5 (2.0)                                         ; 1.8 (1.7)                        ; 0.0 (0.0)            ; 11 (11)             ; 18 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr_an_clock_crosser                                                                                                                          ; alt_mge_phy_mbow_clock_crosser                                                                  ; alt_mge_phy_pcs_181                             ;
;                         |sync_transfer_valid|                                        ; 0.1 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr_an_clock_crosser|sync_transfer_valid                                                                                                      ; alt_mge16_pcs_std_synchronizer                                                                  ; alt_mge_phy_pcs_181                             ;
;                            |std_sync_no_cut|                                         ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|csr_an_clock_crosser|sync_transfer_valid|std_sync_no_cut                                                                                      ; altera_std_synchronizer_nocut                                                                   ; alt_mge_phy_pcs_181                             ;
;                      |rx|                                                            ; 217.4 (0.0)          ; 269.8 (0.0)                      ; 56.5 (0.0)                                        ; 4.1 (0.0)                        ; 0.0 (0.0)            ; 305 (0)             ; 547 (0)                   ; 0 (0)         ; 1184              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx                                                                                                                                            ; alt_mge_phy_usxg32_rx_top                                                                       ; alt_mge_phy_pcs_181                             ;
;                         |derep|                                                      ; 26.5 (13.5)          ; 30.6 (18.9)                      ; 4.6 (5.5)                                         ; 0.4 (0.1)                        ; 0.0 (0.0)            ; 30 (9)              ; 53 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|derep                                                                                                                                      ; alt_mge_phy_usxg32_rx_data_derep                                                                ; alt_mge_phy_pcs_181                             ;
;                            |rx_data_derep_cnt|                                       ; 12.1 (12.1)          ; 11.7 (11.7)                      ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 21 (21)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|derep|rx_data_derep_cnt                                                                                                                    ; alt_mge_phy_usxg32_incr_cnt                                                                     ; alt_mge_phy_pcs_181                             ;
;                         |rm_fifo|                                                    ; 151.8 (0.0)          ; 196.1 (0.0)                      ; 47.2 (0.0)                                        ; 2.9 (0.0)                        ; 0.0 (0.0)            ; 232 (0)             ; 377 (0)                   ; 0 (0)         ; 1184              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo                                                                                                                                    ; alt_mge_phy_usxg32_rx_rm_fifo_top                                                               ; alt_mge_phy_pcs_181                             ;
;                            |rx_rm_fifo_cnt|                                          ; 10.0 (10.0)          ; 10.5 (10.5)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_cnt                                                                                                                     ; alt_mge_phy_usxg32_incr_cnt                                                                     ; alt_mge_phy_pcs_181                             ;
;                            |rx_rm_fifo_inst|                                         ; 141.8 (81.4)         ; 185.6 (104.1)                    ; 46.7 (23.7)                                       ; 2.9 (1.0)                        ; 0.0 (0.0)            ; 215 (121)           ; 363 (206)                 ; 0 (0)         ; 1184              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst                                                                                                                    ; alt_mge_phy_usxg32_rx_rm_fifo                                                                   ; alt_mge_phy_pcs_181                             ;
;                               |alt_mge_phy_usxgmii_1588_latency|                     ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|alt_mge_phy_usxgmii_1588_latency                                                                                   ; alt_mge_phy_usxgmii_1588_latency                                                                ; alt_mge_phy_pcs_181                             ;
;                               |async_fifo|                                           ; 52.4 (8.8)           ; 72.5 (16.5)                      ; 22.0 (8.0)                                        ; 1.9 (0.3)                        ; 0.0 (0.0)            ; 78 (13)             ; 139 (41)                  ; 0 (0)         ; 1184              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo                                                                                                         ; alt_mge_phy_async_fifo_fpga                                                                     ; alt_mge_phy_pcs_181                             ;
;                                  |dcfifo_componenet|                                 ; 43.6 (0.0)           ; 56.0 (0.0)                       ; 14.0 (0.0)                                        ; 1.6 (0.0)                        ; 0.0 (0.0)            ; 65 (0)              ; 98 (0)                    ; 0 (0)         ; 1184              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|dcfifo_componenet                                                                                       ; dcfifo                                                                                          ; alt_mge_phy_pcs_181                             ;
;                                     |auto_generated|                                 ; 43.6 (14.0)          ; 56.0 (19.2)                      ; 14.0 (6.2)                                        ; 1.6 (1.0)                        ; 0.0 (0.0)            ; 65 (16)             ; 98 (34)                   ; 0 (0)         ; 1184              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|dcfifo_componenet|auto_generated                                                                        ; dcfifo_ltv1                                                                                     ; alt_mge_phy_pcs_181                             ;
;                                        |fifo_ram|                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1184              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|dcfifo_componenet|auto_generated|fifo_ram                                                               ; altsyncram_gdd1                                                                                 ; altera_work                                     ;
;                                        |rdaclr|                                      ; 0.2 (0.2)            ; 0.7 (0.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|dcfifo_componenet|auto_generated|rdaclr                                                                 ; dffpipe_3dc                                                                                     ; altera_work                                     ;
;                                        |rdemp_eq_comp_lsb_mux|                       ; 1.2 (1.2)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|dcfifo_componenet|auto_generated|rdemp_eq_comp_lsb_mux                                                  ; mux_f28                                                                                         ; altera_work                                     ;
;                                        |rdemp_eq_comp_msb_mux|                       ; 1.1 (1.1)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|dcfifo_componenet|auto_generated|rdemp_eq_comp_msb_mux                                                  ; mux_f28                                                                                         ; altera_work                                     ;
;                                        |rdptr_g1p|                                   ; 5.1 (5.1)            ; 5.1 (5.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|dcfifo_componenet|auto_generated|rdptr_g1p                                                              ; a_graycounter_m57                                                                               ; altera_work                                     ;
;                                        |rdptr_g_gray2bin|                            ; 1.3 (1.3)            ; 1.8 (1.8)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|dcfifo_componenet|auto_generated|rdptr_g_gray2bin                                                       ; a_gray2bin_ut6                                                                                  ; altera_work                                     ;
;                                        |rs_brp|                                      ; 1.3 (1.3)            ; 1.4 (1.4)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|dcfifo_componenet|auto_generated|rs_brp                                                                 ; dffpipe_dd9                                                                                     ; altera_work                                     ;
;                                        |rs_bwp|                                      ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|dcfifo_componenet|auto_generated|rs_bwp                                                                 ; dffpipe_dd9                                                                                     ; altera_work                                     ;
;                                        |rs_dgwp|                                     ; 1.6 (0.0)            ; 3.6 (0.0)                        ; 2.1 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|dcfifo_componenet|auto_generated|rs_dgwp                                                                ; alt_synch_pipe_tnl                                                                              ; altera_work                                     ;
;                                           |dffpipe9|                                 ; 1.6 (1.6)            ; 3.6 (3.6)                        ; 2.1 (2.1)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|dcfifo_componenet|auto_generated|rs_dgwp|dffpipe9                                                       ; dffpipe_ed9                                                                                     ; altera_work                                     ;
;                                        |rs_dgwp_gray2bin|                            ; 1.3 (1.3)            ; 1.4 (1.4)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|dcfifo_componenet|auto_generated|rs_dgwp_gray2bin                                                       ; a_gray2bin_ut6                                                                                  ; altera_work                                     ;
;                                        |wraclr|                                      ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|dcfifo_componenet|auto_generated|wraclr                                                                 ; dffpipe_3dc                                                                                     ; altera_work                                     ;
;                                        |wrfull_eq_comp_lsb|                          ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|dcfifo_componenet|auto_generated|wrfull_eq_comp_lsb                                                     ; cmpr_566                                                                                        ; altera_work                                     ;
;                                        |wrfull_eq_comp_lsb_mux|                      ; 1.5 (1.5)            ; 1.6 (1.6)                        ; 0.2 (0.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|dcfifo_componenet|auto_generated|wrfull_eq_comp_lsb_mux                                                 ; mux_f28                                                                                         ; altera_work                                     ;
;                                        |wrfull_eq_comp_msb_mux|                      ; 1.5 (1.5)            ; 1.6 (1.6)                        ; 0.2 (0.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|dcfifo_componenet|auto_generated|wrfull_eq_comp_msb_mux                                                 ; mux_f28                                                                                         ; altera_work                                     ;
;                                        |wrptr_g1p|                                   ; 5.2 (5.2)            ; 5.2 (5.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|dcfifo_componenet|auto_generated|wrptr_g1p                                                              ; a_graycounter_ijc                                                                               ; altera_work                                     ;
;                                        |wrptr_g_gray2bin|                            ; 1.4 (1.4)            ; 1.4 (1.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|dcfifo_componenet|auto_generated|wrptr_g_gray2bin                                                       ; a_gray2bin_ut6                                                                                  ; altera_work                                     ;
;                                        |ws_brp|                                      ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|dcfifo_componenet|auto_generated|ws_brp                                                                 ; dffpipe_dd9                                                                                     ; altera_work                                     ;
;                                        |ws_bwp|                                      ; 1.2 (1.2)            ; 1.3 (1.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|dcfifo_componenet|auto_generated|ws_bwp                                                                 ; dffpipe_dd9                                                                                     ; altera_work                                     ;
;                                        |ws_dgrp|                                     ; 0.6 (0.0)            ; 3.6 (0.0)                        ; 3.1 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|dcfifo_componenet|auto_generated|ws_dgrp                                                                ; alt_synch_pipe_tnl                                                                              ; altera_work                                     ;
;                                           |dffpipe9|                                 ; 0.6 (0.6)            ; 3.6 (3.6)                        ; 3.1 (3.1)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|dcfifo_componenet|auto_generated|ws_dgrp|dffpipe9                                                       ; dffpipe_ed9                                                                                     ; altera_work                                     ;
;                                        |ws_dgrp_gray2bin|                            ; 1.5 (1.5)            ; 1.8 (1.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|async_fifo|dcfifo_componenet|auto_generated|ws_dgrp_gray2bin                                                       ; a_gray2bin_ut6                                                                                  ; altera_work                                     ;
;                               |bitsync_block_lock|                                   ; 0.0 (0.0)            ; 1.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|bitsync_block_lock                                                                                                 ; alt_mge16_pcs_std_synchronizer                                                                  ; alt_mge_phy_pcs_181                             ;
;                                  |std_sync_no_cut|                                   ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|rm_fifo|rx_rm_fifo_inst|bitsync_block_lock|std_sync_no_cut                                                                                 ; altera_std_synchronizer_nocut                                                                   ; alt_mge_phy_pcs_181                             ;
;                         |width_adpt_64_to_32|                                        ; 39.1 (39.1)          ; 43.0 (43.0)                      ; 4.8 (4.8)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 43 (43)             ; 117 (117)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|width_adpt_64_to_32                                                                                                                        ; alt_mge_phy_usxg32_rx_64_to_32_wadpt                                                            ; alt_mge_phy_pcs_181                             ;
;                      |tx|                                                            ; 181.3 (0.0)          ; 228.0 (0.0)                      ; 51.3 (0.0)                                        ; 4.6 (0.0)                        ; 0.0 (0.0)            ; 236 (0)             ; 422 (0)                   ; 0 (0)         ; 2304              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx                                                                                                                                            ; alt_mge_phy_usxg32_tx_top                                                                       ; alt_mge_phy_pcs_181                             ;
;                         |data_mux|                                                   ; 34.3 (34.3)          ; 34.4 (34.4)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (35)             ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|data_mux                                                                                                                                   ; alt_mge_phy_usxg32_tx_data_mux                                                                  ; alt_mge_phy_pcs_181                             ;
;                         |data_rep|                                                   ; 38.4 (38.4)          ; 44.9 (44.9)                      ; 6.8 (6.8)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 45 (45)             ; 77 (77)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|data_rep                                                                                                                                   ; alt_mge_phy_usxg32_tx_data_rep                                                                  ; alt_mge_phy_pcs_181                             ;
;                         |tx_fifo|                                                    ; 73.4 (6.6)           ; 89.9 (7.5)                       ; 18.2 (1.5)                                        ; 1.7 (0.6)                        ; 0.0 (0.0)            ; 91 (8)              ; 199 (9)                   ; 0 (0)         ; 2304              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo                                                                                                                                    ; alt_mge_phy_usxg32_tx_clockcomp_fifo                                                            ; alt_mge_phy_pcs_181                             ;
;                            |alt_mge_phy_usxgmii_1588_latency|                        ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|alt_mge_phy_usxgmii_1588_latency                                                                                                   ; alt_mge_phy_usxgmii_1588_latency                                                                ; alt_mge_phy_pcs_181                             ;
;                            |async_fifo|                                              ; 58.9 (18.9)          ; 74.4 (22.5)                      ; 16.7 (3.8)                                        ; 1.1 (0.2)                        ; 0.0 (0.0)            ; 67 (3)              ; 174 (74)                  ; 0 (0)         ; 2304              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo                                                                                                                         ; alt_mge_phy_async_fifo_fpga                                                                     ; alt_mge_phy_pcs_181                             ;
;                               |dcfifo_componenet|                                    ; 39.9 (0.0)           ; 51.9 (0.0)                       ; 12.9 (0.0)                                        ; 0.9 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 100 (0)                   ; 0 (0)         ; 2304              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet                                                                                                       ; dcfifo                                                                                          ; alt_mge_phy_pcs_181                             ;
;                                  |auto_generated|                                    ; 39.9 (10.4)          ; 51.9 (16.1)                      ; 12.9 (5.9)                                        ; 0.9 (0.2)                        ; 0.0 (0.0)            ; 64 (15)             ; 100 (35)                  ; 0 (0)         ; 2304              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet|auto_generated                                                                                        ; dcfifo_jtv1                                                                                     ; alt_mge_phy_pcs_181                             ;
;                                     |fifo_ram|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2304              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet|auto_generated|fifo_ram                                                                               ; altsyncram_edd1                                                                                 ; altera_work                                     ;
;                                     |rdaclr|                                         ; 0.2 (0.2)            ; 0.7 (0.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet|auto_generated|rdaclr                                                                                 ; dffpipe_3dc                                                                                     ; altera_work                                     ;
;                                     |rdemp_eq_comp_lsb_mux|                          ; 1.0 (1.0)            ; 1.4 (1.4)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet|auto_generated|rdemp_eq_comp_lsb_mux                                                                  ; mux_f28                                                                                         ; altera_work                                     ;
;                                     |rdemp_eq_comp_msb_mux|                          ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet|auto_generated|rdemp_eq_comp_msb_mux                                                                  ; mux_f28                                                                                         ; altera_work                                     ;
;                                     |rdptr_g1p|                                      ; 5.9 (5.9)            ; 5.9 (5.9)                        ; 0.4 (0.4)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet|auto_generated|rdptr_g1p                                                                              ; a_graycounter_m57                                                                               ; altera_work                                     ;
;                                     |rdptr_g_gray2bin|                               ; 1.5 (1.5)            ; 1.7 (1.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet|auto_generated|rdptr_g_gray2bin                                                                       ; a_gray2bin_ut6                                                                                  ; altera_work                                     ;
;                                     |rs_brp|                                         ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet|auto_generated|rs_brp                                                                                 ; dffpipe_dd9                                                                                     ; altera_work                                     ;
;                                     |rs_bwp|                                         ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet|auto_generated|rs_bwp                                                                                 ; dffpipe_dd9                                                                                     ; altera_work                                     ;
;                                     |rs_dgwp|                                        ; 1.0 (0.0)            ; 4.1 (0.0)                        ; 3.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet|auto_generated|rs_dgwp                                                                                ; alt_synch_pipe_tnl                                                                              ; altera_work                                     ;
;                                        |dffpipe9|                                    ; 1.0 (1.0)            ; 4.1 (4.1)                        ; 3.1 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet|auto_generated|rs_dgwp|dffpipe9                                                                       ; dffpipe_ed9                                                                                     ; altera_work                                     ;
;                                     |rs_dgwp_gray2bin|                               ; 1.4 (1.4)            ; 1.4 (1.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet|auto_generated|rs_dgwp_gray2bin                                                                       ; a_gray2bin_ut6                                                                                  ; altera_work                                     ;
;                                     |wraclr|                                         ; 0.0 (0.0)            ; 0.7 (0.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet|auto_generated|wraclr                                                                                 ; dffpipe_3dc                                                                                     ; altera_work                                     ;
;                                     |wrfull_eq_comp_lsb_mux|                         ; 1.0 (1.0)            ; 1.1 (1.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet|auto_generated|wrfull_eq_comp_lsb_mux                                                                 ; mux_f28                                                                                         ; altera_work                                     ;
;                                     |wrfull_eq_comp_msb_mux|                         ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet|auto_generated|wrfull_eq_comp_msb_mux                                                                 ; mux_f28                                                                                         ; altera_work                                     ;
;                                     |wrptr_g1p|                                      ; 5.7 (5.7)            ; 5.4 (5.4)                        ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet|auto_generated|wrptr_g1p                                                                              ; a_graycounter_ijc                                                                               ; altera_work                                     ;
;                                     |wrptr_g_gray2bin|                               ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet|auto_generated|wrptr_g_gray2bin                                                                       ; a_gray2bin_ut6                                                                                  ; altera_work                                     ;
;                                     |ws_brp|                                         ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet|auto_generated|ws_brp                                                                                 ; dffpipe_dd9                                                                                     ; altera_work                                     ;
;                                     |ws_bwp|                                         ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet|auto_generated|ws_bwp                                                                                 ; dffpipe_dd9                                                                                     ; altera_work                                     ;
;                                     |ws_dgrp|                                        ; 2.1 (0.0)            ; 3.3 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet|auto_generated|ws_dgrp                                                                                ; alt_synch_pipe_tnl                                                                              ; altera_work                                     ;
;                                        |dffpipe9|                                    ; 2.1 (2.1)            ; 3.3 (3.3)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet|auto_generated|ws_dgrp|dffpipe9                                                                       ; dffpipe_ed9                                                                                     ; altera_work                                     ;
;                                     |ws_dgrp_gray2bin|                               ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|tx_fifo|async_fifo|dcfifo_componenet|auto_generated|ws_dgrp_gray2bin                                                                       ; a_gray2bin_ut6                                                                                  ; altera_work                                     ;
;                         |width_adpt_32_to_64|                                        ; 35.2 (35.2)          ; 58.7 (58.7)                      ; 26.1 (26.1)                                       ; 2.5 (2.5)                        ; 0.0 (0.0)            ; 65 (65)             ; 109 (109)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|tx|width_adpt_32_to_64                                                                                                                        ; alt_mge_phy_usxg32_tx_32_to_64_wadpt                                                            ; alt_mge_phy_pcs_181                             ;
;                   |csr|                                                              ; 3.1 (3.1)            ; 3.1 (3.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|csr                                                                                                                                                                   ; alt_mge_phy_pcs_csr_top                                                                         ; alt_mge_phy_pcs_181                             ;
;                   |rst_sync|                                                         ; 16.6 (2.0)           ; 14.8 (1.3)                       ; 6.3 (0.0)                                         ; 8.2 (0.8)                        ; 0.0 (0.0)            ; 5 (5)               ; 45 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|rst_sync                                                                                                                                                              ; alt_mge_phy_pcs_rst_sync                                                                        ; alt_mge_phy_pcs_181                             ;
;                      |rsync__global_reset__csr_clk|                                  ; 0.9 (0.9)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|rst_sync|rsync__global_reset__csr_clk                                                                                                                                 ; alt_mge16_pcs_reset_synchronizer                                                                ; alt_mge_phy_pcs_181                             ;
;                      |rsync__global_reset__rx_pma_clk|                               ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|rst_sync|rsync__global_reset__rx_pma_clk                                                                                                                              ; alt_mge16_pcs_reset_synchronizer                                                                ; alt_mge_phy_pcs_181                             ;
;                      |rsync__global_reset__rx_xgmii_clk|                             ; 1.3 (1.3)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|rst_sync|rsync__global_reset__rx_xgmii_clk                                                                                                                            ; alt_mge16_pcs_reset_synchronizer                                                                ; alt_mge_phy_pcs_181                             ;
;                      |rsync__global_reset__tx_pma_clk|                               ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|rst_sync|rsync__global_reset__tx_pma_clk                                                                                                                              ; alt_mge16_pcs_reset_synchronizer                                                                ; alt_mge_phy_pcs_181                             ;
;                      |rsync__global_reset__tx_xgmii_clk|                             ; 1.3 (1.3)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|rst_sync|rsync__global_reset__tx_xgmii_clk                                                                                                                            ; alt_mge16_pcs_reset_synchronizer                                                                ; alt_mge_phy_pcs_181                             ;
;                      |rsync__grx_reset__csr_clk|                                     ; 1.5 (1.5)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|rst_sync|rsync__grx_reset__csr_clk                                                                                                                                    ; alt_mge16_pcs_reset_synchronizer                                                                ; alt_mge_phy_pcs_181                             ;
;                      |rsync__gtx_reset__rx_pma_clk|                                  ; 1.1 (1.1)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|rst_sync|rsync__gtx_reset__rx_pma_clk                                                                                                                                 ; alt_mge16_pcs_reset_synchronizer                                                                ; alt_mge_phy_pcs_181                             ;
;                      |rsync__gtx_reset__rx_xgmii_clk|                                ; 0.4 (0.4)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|rst_sync|rsync__gtx_reset__rx_xgmii_clk                                                                                                                               ; alt_mge16_pcs_reset_synchronizer                                                                ; alt_mge_phy_pcs_181                             ;
;                      |rsync__gtx_reset__tx_pma_clk|                                  ; 1.3 (1.3)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|rst_sync|rsync__gtx_reset__tx_pma_clk                                                                                                                                 ; alt_mge16_pcs_reset_synchronizer                                                                ; alt_mge_phy_pcs_181                             ;
;                      |rsync__gtx_reset__tx_xgmii_clk|                                ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|rst_sync|rsync__gtx_reset__tx_xgmii_clk                                                                                                                               ; alt_mge16_pcs_reset_synchronizer                                                                ; alt_mge_phy_pcs_181                             ;
;                      |rsync__rx_reset__csr_clk|                                      ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|rst_sync|rsync__rx_reset__csr_clk                                                                                                                                     ; alt_mge16_pcs_reset_synchronizer                                                                ; alt_mge_phy_pcs_181                             ;
;                      |rsync__rx_reset__rx_pma_clk|                                   ; 1.4 (1.4)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|rst_sync|rsync__rx_reset__rx_pma_clk                                                                                                                                  ; alt_mge16_pcs_reset_synchronizer                                                                ; alt_mge_phy_pcs_181                             ;
;                      |rsync__rx_reset__rx_xgmii_clk|                                 ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|rst_sync|rsync__rx_reset__rx_xgmii_clk                                                                                                                                ; alt_mge16_pcs_reset_synchronizer                                                                ; alt_mge_phy_pcs_181                             ;
;                      |rsync__tx_reset__tx_pma_clk|                                   ; 1.3 (1.3)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|rst_sync|rsync__tx_reset__tx_pma_clk                                                                                                                                  ; alt_mge16_pcs_reset_synchronizer                                                                ; alt_mge_phy_pcs_181                             ;
;                      |rsync__tx_reset__tx_xgmii_clk|                                 ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|rst_sync|rsync__tx_reset__tx_xgmii_clk                                                                                                                                ; alt_mge16_pcs_reset_synchronizer                                                                ; alt_mge_phy_pcs_181                             ;
;                |xcvr_term|                                                           ; 48.4 (48.4)          ; 80.3 (80.3)                      ; 35.6 (35.6)                                       ; 3.7 (3.7)                        ; 0.0 (0.0)            ; 0 (0)               ; 219 (219)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|xcvr_term                                                                                                                                                                     ; alt_mge16_phy_xcvr_term                                                                         ; alt_mge_phy_xcvr_term_181                       ;
;          |xcvr_reset_ctrl_ch|                                                        ; 51.5 (0.0)           ; 49.9 (0.0)                       ; 1.9 (0.0)                                         ; 3.5 (0.0)                        ; 0.0 (0.0)            ; 89 (0)              ; 78 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|xcvr_reset_ctrl_ch                                                                                                                                                                              ; alt_mge_xcvr_reset_ctrl_channel                                                                 ; alt_mge_xcvr_reset_ctrl_channel                 ;
;             |xcvr_reset_control_0|                                                   ; 51.5 (1.6)           ; 49.9 (1.8)                       ; 1.9 (0.2)                                         ; 3.5 (0.0)                        ; 0.0 (0.0)            ; 89 (4)              ; 78 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|xcvr_reset_ctrl_ch|xcvr_reset_control_0                                                                                                                                                         ; altera_xcvr_reset_control                                                                       ; altera_xcvr_reset_control_181                   ;
;                |g_reset_sync.alt_xcvr_resync_reset|                                  ; 2.0 (2.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|xcvr_reset_ctrl_ch|xcvr_reset_control_0|g_reset_sync.alt_xcvr_resync_reset                                                                                                                      ; alt_xcvr_resync                                                                                 ; altera_xcvr_reset_control_181                   ;
;                |g_rx.g_rx[0].g_rx.counter_rx_analogreset|                            ; 11.9 (11.9)          ; 11.7 (11.7)                      ; 0.5 (0.5)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 21 (21)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|xcvr_reset_ctrl_ch|xcvr_reset_control_0|g_rx.g_rx[0].g_rx.counter_rx_analogreset                                                                                                                ; alt_xcvr_reset_counter                                                                          ; altera_xcvr_reset_control_181                   ;
;                |g_rx.g_rx[0].g_rx.counter_rx_digitalreset|                           ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|xcvr_reset_ctrl_ch|xcvr_reset_control_0|g_rx.g_rx[0].g_rx.counter_rx_digitalreset                                                                                                               ; alt_xcvr_reset_counter                                                                          ; altera_xcvr_reset_control_181                   ;
;                |g_rx.g_rx[0].g_rx.counter_rx_ready|                                  ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|xcvr_reset_ctrl_ch|xcvr_reset_control_0|g_rx.g_rx[0].g_rx.counter_rx_ready                                                                                                                      ; alt_xcvr_reset_counter                                                                          ; altera_xcvr_reset_control_181                   ;
;                |g_rx.g_rx[0].g_rx.resync_rx_cal_busy|                                ; 1.1 (1.1)            ; 1.7 (1.7)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|xcvr_reset_ctrl_ch|xcvr_reset_control_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy                                                                                                                    ; alt_xcvr_resync                                                                                 ; altera_xcvr_reset_control_181                   ;
;                |g_tx.g_tx[0].g_tx.counter_tx_analogreset|                            ; 11.2 (11.2)          ; 10.7 (10.7)                      ; 0.2 (0.2)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 21 (21)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|xcvr_reset_ctrl_ch|xcvr_reset_control_0|g_tx.g_tx[0].g_tx.counter_tx_analogreset                                                                                                                ; alt_xcvr_reset_counter                                                                          ; altera_xcvr_reset_control_181                   ;
;                |g_tx.g_tx[0].g_tx.counter_tx_digitalreset|                           ; 11.0 (11.0)          ; 11.0 (11.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|xcvr_reset_ctrl_ch|xcvr_reset_control_0|g_tx.g_tx[0].g_tx.counter_tx_digitalreset                                                                                                               ; alt_xcvr_reset_counter                                                                          ; altera_xcvr_reset_control_181                   ;
;                |g_tx.g_tx[0].g_tx.counter_tx_ready|                                  ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|xcvr_reset_ctrl_ch|xcvr_reset_control_0|g_tx.g_tx[0].g_tx.counter_tx_ready                                                                                                                      ; alt_xcvr_reset_counter                                                                          ; altera_xcvr_reset_control_181                   ;
;                |g_tx.g_tx[0].g_tx.resync_tx_cal_busy|                                ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|CHANNEL_GEN[1].u_channel|xcvr_reset_ctrl_ch|xcvr_reset_control_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy                                                                                                                    ; alt_xcvr_resync                                                                                 ; altera_xcvr_reset_control_181                   ;
;       |address_decoder_mch|                                                          ; 107.5 (0.0)          ; 116.8 (0.0)                      ; 11.3 (0.0)                                        ; 2.0 (0.0)                        ; 0.0 (0.0)            ; 160 (0)             ; 165 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|address_decoder_mch                                                                                                                                                                                                      ; address_decoder_multi_channel                                                                   ; address_decoder_multi_channel                   ;
;          |channel_0|                                                                 ; 10.1 (0.0)           ; 10.2 (0.0)                       ; 0.7 (0.0)                                         ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|address_decoder_mch|channel_0                                                                                                                                                                                            ; address_decoder_multi_channel_channel_0                                                         ; address_decoder_multi_channel_channel_0         ;
;             |channel_0|                                                              ; 10.1 (10.1)          ; 10.2 (10.2)                      ; 0.7 (0.7)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 1 (1)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|address_decoder_mch|channel_0|channel_0                                                                                                                                                                                  ; address_decoder_multi_channel_channel_0_altera_merlin_slave_translator_181_5aswt6a              ; altera_merlin_slave_translator_181              ;
;          |channel_1|                                                                 ; 10.1 (0.0)           ; 10.3 (0.0)                       ; 0.6 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|address_decoder_mch|channel_1                                                                                                                                                                                            ; address_decoder_multi_channel_channel_1                                                         ; address_decoder_multi_channel_channel_1         ;
;             |channel_1|                                                              ; 10.1 (10.1)          ; 10.3 (10.3)                      ; 0.6 (0.6)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 1 (1)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|address_decoder_mch|channel_1|channel_1                                                                                                                                                                                  ; address_decoder_multi_channel_channel_1_altera_merlin_slave_translator_181_5aswt6a              ; altera_merlin_slave_translator_181              ;
;          |channel_10|                                                                ; 0.2 (0.0)            ; 0.8 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|address_decoder_mch|channel_10                                                                                                                                                                                           ; address_decoder_multi_channel_channel_10                                                        ; address_decoder_multi_channel_channel_10        ;
;             |channel_10|                                                             ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|address_decoder_mch|channel_10|channel_10                                                                                                                                                                                ; address_decoder_multi_channel_channel_10_altera_merlin_slave_translator_181_5aswt6a             ; altera_merlin_slave_translator_181              ;
;          |channel_11|                                                                ; 0.2 (0.0)            ; 0.7 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|address_decoder_mch|channel_11                                                                                                                                                                                           ; address_decoder_multi_channel_channel_11                                                        ; address_decoder_multi_channel_channel_11        ;
;             |channel_11|                                                             ; 0.2 (0.2)            ; 0.7 (0.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|address_decoder_mch|channel_11|channel_11                                                                                                                                                                                ; address_decoder_multi_channel_channel_11_altera_merlin_slave_translator_181_5aswt6a             ; altera_merlin_slave_translator_181              ;
;          |channel_2|                                                                 ; 0.3 (0.0)            ; 0.8 (0.0)                        ; 0.7 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|address_decoder_mch|channel_2                                                                                                                                                                                            ; address_decoder_multi_channel_channel_2                                                         ; address_decoder_multi_channel_channel_2         ;
;             |channel_2|                                                              ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.7 (0.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|address_decoder_mch|channel_2|channel_2                                                                                                                                                                                  ; address_decoder_multi_channel_channel_2_altera_merlin_slave_translator_181_5aswt6a              ; altera_merlin_slave_translator_181              ;
;          |channel_3|                                                                 ; 0.6 (0.0)            ; 0.7 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|address_decoder_mch|channel_3                                                                                                                                                                                            ; address_decoder_multi_channel_channel_3                                                         ; address_decoder_multi_channel_channel_3         ;
;             |channel_3|                                                              ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|address_decoder_mch|channel_3|channel_3                                                                                                                                                                                  ; address_decoder_multi_channel_channel_3_altera_merlin_slave_translator_181_5aswt6a              ; altera_merlin_slave_translator_181              ;
;          |channel_4|                                                                 ; 0.2 (0.0)            ; 0.7 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|address_decoder_mch|channel_4                                                                                                                                                                                            ; address_decoder_multi_channel_channel_4                                                         ; address_decoder_multi_channel_channel_4         ;
;             |channel_4|                                                              ; 0.2 (0.2)            ; 0.7 (0.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|address_decoder_mch|channel_4|channel_4                                                                                                                                                                                  ; address_decoder_multi_channel_channel_4_altera_merlin_slave_translator_181_5aswt6a              ; altera_merlin_slave_translator_181              ;
;          |channel_5|                                                                 ; 0.2 (0.0)            ; 0.7 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|address_decoder_mch|channel_5                                                                                                                                                                                            ; address_decoder_multi_channel_channel_5                                                         ; address_decoder_multi_channel_channel_5         ;
;             |channel_5|                                                              ; 0.2 (0.2)            ; 0.7 (0.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|address_decoder_mch|channel_5|channel_5                                                                                                                                                                                  ; address_decoder_multi_channel_channel_5_altera_merlin_slave_translator_181_5aswt6a              ; altera_merlin_slave_translator_181              ;
;          |channel_6|                                                                 ; 0.1 (0.0)            ; 0.7 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|address_decoder_mch|channel_6                                                                                                                                                                                            ; address_decoder_multi_channel_channel_6                                                         ; address_decoder_multi_channel_channel_6         ;
;             |channel_6|                                                              ; 0.1 (0.1)            ; 0.7 (0.7)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|address_decoder_mch|channel_6|channel_6                                                                                                                                                                                  ; address_decoder_multi_channel_channel_6_altera_merlin_slave_translator_181_5aswt6a              ; altera_merlin_slave_translator_181              ;
;          |channel_7|                                                                 ; 0.6 (0.0)            ; 0.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|address_decoder_mch|channel_7                                                                                                                                                                                            ; address_decoder_multi_channel_channel_7                                                         ; address_decoder_multi_channel_channel_7         ;
;             |channel_7|                                                              ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|address_decoder_mch|channel_7|channel_7                                                                                                                                                                                  ; address_decoder_multi_channel_channel_7_altera_merlin_slave_translator_181_5aswt6a              ; altera_merlin_slave_translator_181              ;
;          |channel_8|                                                                 ; 0.2 (0.0)            ; 0.7 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|address_decoder_mch|channel_8                                                                                                                                                                                            ; address_decoder_multi_channel_channel_8                                                         ; address_decoder_multi_channel_channel_8         ;
;             |channel_8|                                                              ; 0.2 (0.2)            ; 0.7 (0.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|address_decoder_mch|channel_8|channel_8                                                                                                                                                                                  ; address_decoder_multi_channel_channel_8_altera_merlin_slave_translator_181_5aswt6a              ; altera_merlin_slave_translator_181              ;
;          |channel_9|                                                                 ; 0.2 (0.0)            ; 0.6 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|address_decoder_mch|channel_9                                                                                                                                                                                            ; address_decoder_multi_channel_channel_9                                                         ; address_decoder_multi_channel_channel_9         ;
;             |channel_9|                                                              ; 0.2 (0.2)            ; 0.6 (0.6)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|address_decoder_mch|channel_9|channel_9                                                                                                                                                                                  ; address_decoder_multi_channel_channel_9_altera_merlin_slave_translator_181_5aswt6a              ; altera_merlin_slave_translator_181              ;
;          |master|                                                                    ; 4.2 (0.0)            ; 4.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|address_decoder_mch|master                                                                                                                                                                                               ; address_decoder_multi_channel_master                                                            ; address_decoder_multi_channel_master            ;
;             |master|                                                                 ; 4.2 (4.2)            ; 4.2 (4.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|address_decoder_mch|master|master                                                                                                                                                                                        ; address_decoder_multi_channel_master_altera_merlin_master_translator_181_mhudjri                ; altera_merlin_master_translator_181             ;
;          |mm_interconnect_0|                                                         ; 80.3 (0.0)           ; 84.4 (0.0)                       ; 4.9 (0.0)                                         ; 0.8 (0.0)                        ; 0.0 (0.0)            ; 152 (0)             ; 73 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|address_decoder_mch|mm_interconnect_0                                                                                                                                                                                    ; address_decoder_multi_channel_altera_mm_interconnect_181_2yhwuoa                                ; altera_mm_interconnect_181                      ;
;             |channel_0_avalon_universal_slave_0_agent|                               ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|address_decoder_mch|mm_interconnect_0|channel_0_avalon_universal_slave_0_agent                                                                                                                                           ; address_decoder_multi_channel_altera_merlin_slave_agent_181_a7g37xa                             ; altera_merlin_slave_agent_181                   ;
;             |channel_0_avalon_universal_slave_0_agent_rsp_fifo|                      ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|address_decoder_mch|mm_interconnect_0|channel_0_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                  ; address_decoder_multi_channel_altera_avalon_sc_fifo_181_hseo73i                                 ; altera_avalon_sc_fifo_181                       ;
;             |channel_10_avalon_universal_slave_0_agent_rsp_fifo|                     ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|address_decoder_mch|mm_interconnect_0|channel_10_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                 ; address_decoder_multi_channel_altera_avalon_sc_fifo_181_hseo73i                                 ; altera_avalon_sc_fifo_181                       ;
;             |channel_11_avalon_universal_slave_0_agent_rsp_fifo|                     ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|address_decoder_mch|mm_interconnect_0|channel_11_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                 ; address_decoder_multi_channel_altera_avalon_sc_fifo_181_hseo73i                                 ; altera_avalon_sc_fifo_181                       ;
;             |channel_1_avalon_universal_slave_0_agent|                               ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|address_decoder_mch|mm_interconnect_0|channel_1_avalon_universal_slave_0_agent                                                                                                                                           ; address_decoder_multi_channel_altera_merlin_slave_agent_181_a7g37xa                             ; altera_merlin_slave_agent_181                   ;
;             |channel_1_avalon_universal_slave_0_agent_rsp_fifo|                      ; 10.4 (10.4)          ; 10.3 (10.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|address_decoder_mch|mm_interconnect_0|channel_1_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                  ; address_decoder_multi_channel_altera_avalon_sc_fifo_181_hseo73i                                 ; altera_avalon_sc_fifo_181                       ;
;             |channel_2_avalon_universal_slave_0_agent_rsp_fifo|                      ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|address_decoder_mch|mm_interconnect_0|channel_2_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                  ; address_decoder_multi_channel_altera_avalon_sc_fifo_181_hseo73i                                 ; altera_avalon_sc_fifo_181                       ;
;             |channel_3_avalon_universal_slave_0_agent_rsp_fifo|                      ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|address_decoder_mch|mm_interconnect_0|channel_3_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                  ; address_decoder_multi_channel_altera_avalon_sc_fifo_181_hseo73i                                 ; altera_avalon_sc_fifo_181                       ;
;             |channel_4_avalon_universal_slave_0_agent_rsp_fifo|                      ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|address_decoder_mch|mm_interconnect_0|channel_4_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                  ; address_decoder_multi_channel_altera_avalon_sc_fifo_181_hseo73i                                 ; altera_avalon_sc_fifo_181                       ;
;             |channel_5_avalon_universal_slave_0_agent_rsp_fifo|                      ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|address_decoder_mch|mm_interconnect_0|channel_5_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                  ; address_decoder_multi_channel_altera_avalon_sc_fifo_181_hseo73i                                 ; altera_avalon_sc_fifo_181                       ;
;             |channel_6_avalon_universal_slave_0_agent_rsp_fifo|                      ; 2.0 (2.0)            ; 2.2 (2.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|address_decoder_mch|mm_interconnect_0|channel_6_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                  ; address_decoder_multi_channel_altera_avalon_sc_fifo_181_hseo73i                                 ; altera_avalon_sc_fifo_181                       ;
;             |channel_7_avalon_universal_slave_0_agent_rsp_fifo|                      ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|address_decoder_mch|mm_interconnect_0|channel_7_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                  ; address_decoder_multi_channel_altera_avalon_sc_fifo_181_hseo73i                                 ; altera_avalon_sc_fifo_181                       ;
;             |channel_8_avalon_universal_slave_0_agent_rsp_fifo|                      ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|address_decoder_mch|mm_interconnect_0|channel_8_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                  ; address_decoder_multi_channel_altera_avalon_sc_fifo_181_hseo73i                                 ; altera_avalon_sc_fifo_181                       ;
;             |channel_9_avalon_universal_slave_0_agent_rsp_fifo|                      ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|address_decoder_mch|mm_interconnect_0|channel_9_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                  ; address_decoder_multi_channel_altera_avalon_sc_fifo_181_hseo73i                                 ; altera_avalon_sc_fifo_181                       ;
;             |cmd_demux|                                                              ; 9.7 (9.7)            ; 9.7 (9.7)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 15 (15)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|address_decoder_mch|mm_interconnect_0|cmd_demux                                                                                                                                                                          ; address_decoder_multi_channel_altera_merlin_demultiplexer_181_5j5bexa                           ; altera_merlin_demultiplexer_181                 ;
;             |cmd_mux_011|                                                            ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|address_decoder_mch|mm_interconnect_0|cmd_mux_011                                                                                                                                                                        ; address_decoder_multi_channel_altera_merlin_multiplexer_181_grdugky                             ; altera_merlin_multiplexer_181                   ;
;             |master_avalon_universal_master_0_agent|                                 ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|address_decoder_mch|mm_interconnect_0|master_avalon_universal_master_0_agent                                                                                                                                             ; address_decoder_multi_channel_altera_merlin_master_agent_181_t5eyqrq                            ; altera_merlin_master_agent_181                  ;
;             |master_avalon_universal_master_0_limiter|                               ; 10.2 (10.2)          ; 14.3 (14.3)                      ; 4.2 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|address_decoder_mch|mm_interconnect_0|master_avalon_universal_master_0_limiter                                                                                                                                           ; address_decoder_multi_channel_altera_merlin_traffic_limiter_181_reppfiq                         ; altera_merlin_traffic_limiter_181               ;
;             |router|                                                                 ; 4.4 (4.4)            ; 5.5 (5.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|address_decoder_mch|mm_interconnect_0|router                                                                                                                                                                             ; address_decoder_multi_channel_altera_merlin_router_181_2r62dfa                                  ; altera_merlin_router_181                        ;
;             |rsp_mux|                                                                ; 14.9 (14.9)          ; 14.4 (14.4)                      ; 0.1 (0.1)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 41 (41)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|address_decoder_mch|mm_interconnect_0|rsp_mux                                                                                                                                                                            ; address_decoder_multi_channel_altera_merlin_multiplexer_181_txx6epa                             ; altera_merlin_multiplexer_181                   ;
;          |rst_controller|                                                            ; 0.2 (0.0)            ; 1.0 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|address_decoder_mch|rst_controller                                                                                                                                                                                       ; altera_reset_controller                                                                         ; altera_reset_controller_181                     ;
;             |alt_rst_sync_uq1|                                                       ; 0.2 (0.2)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|address_decoder_mch|rst_controller|alt_rst_sync_uq1                                                                                                                                                                      ; altera_reset_synchronizer                                                                       ; altera_reset_controller_181                     ;
;       |core_pll|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|core_pll                                                                                                                                                                                                                 ; alt_mge_core_pll                                                                                ; alt_mge_core_pll                                ;
;          |xcvr_fpll_a10_0|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|core_pll|xcvr_fpll_a10_0                                                                                                                                                                                                 ; altera_xcvr_fpll_a10                                                                            ; altera_xcvr_fpll_a10_181                        ;
;             |xcvr_avmm_inst|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|core_pll|xcvr_fpll_a10_0|xcvr_avmm_inst                                                                                                                                                                                  ; twentynm_xcvr_avmm                                                                              ; altera_xcvr_fpll_a10_181                        ;
;       |u_xcvr_atx_pll_10g|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|u_xcvr_atx_pll_10g                                                                                                                                                                                                       ; alt_mge_xcvr_atx_pll_10g                                                                        ; alt_mge_xcvr_atx_pll_10g                        ;
;          |xcvr_atx_pll_a10_0|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|u_xcvr_atx_pll_10g|xcvr_atx_pll_a10_0                                                                                                                                                                                    ; alt_mge_xcvr_atx_pll_10g_altera_xcvr_atx_pll_a10_181_lszmxda                                    ; altera_xcvr_atx_pll_a10_181                     ;
;             |a10_xcvr_atx_pll_inst|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|u_xcvr_atx_pll_10g|xcvr_atx_pll_a10_0|a10_xcvr_atx_pll_inst                                                                                                                                                              ; a10_xcvr_atx_pll                                                                                ; altera_xcvr_atx_pll_a10_181                     ;
;             |a10_xcvr_avmm_inst|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; DUT|u_xcvr_atx_pll_10g|xcvr_atx_pll_a10_0|a10_xcvr_avmm_inst                                                                                                                                                                 ; twentynm_xcvr_avmm                                                                              ; altera_xcvr_atx_pll_a10_181                     ;
;    |ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|                         ; 6759.7 (40.4)        ; 7095.2 (45.4)                    ; 459.4 (6.3)                                       ; 123.9 (1.3)                      ; 40.0 (0.0)           ; 10372 (65)          ; 4848 (0)                  ; 0 (0)         ; 680636            ; 40    ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller                                                                                                                                                                      ; eth_traffic_controller_top                                                                      ; eth_traffic_controller                          ;
;       |ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|                  ; 3230.5 (7.0)         ; 3398.4 (6.8)                     ; 222.7 (0.0)                                       ; 54.8 (0.2)                       ; 20.0 (0.0)           ; 4932 (13)           ; 2331 (0)                  ; 0 (0)         ; 143710            ; 10    ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0                                                                                                          ; eth_std_traffic_controller_top                                                                  ; eth_traffic_controller                          ;
;          |GEN|                                                                       ; 1422.8 (566.8)       ; 1501.4 (618.1)                   ; 107.2 (66.4)                                      ; 28.6 (15.0)                      ; 20.0 (0.0)           ; 2125 (939)          ; 1185 (898)                ; 0 (0)         ; 350               ; 3     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN                                                                                                      ; avalon_st_gen                                                                                   ; eth_traffic_controller                          ;
;             |crc32_gen_inst|                                                         ; 779.1 (0.0)          ; 809.4 (0.0)                      ; 39.8 (0.0)                                        ; 9.6 (0.0)                        ; 20.0 (0.0)           ; 1055 (0)            ; 170 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst                                                                                       ; crc32_gen                                                                                       ; eth_traffic_controller                          ;
;                |crc32_calculator_u0|                                                 ; 779.2 (0.0)          ; 808.7 (0.0)                      ; 39.0 (0.0)                                        ; 9.6 (0.0)                        ; 20.0 (0.0)           ; 1055 (0)            ; 167 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0                                                                   ; crc32_calculator                                                                                ; eth_traffic_controller                          ;
;                   |crc32_u0|                                                         ; 754.0 (0.0)          ; 775.7 (0.0)                      ; 30.4 (0.0)                                        ; 8.7 (0.0)                        ; 20.0 (0.0)           ; 1048 (0)            ; 64 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0                                                          ; crc_ethernet                                                                                    ; eth_traffic_controller                          ;
;                      |cr|                                                            ; 710.7 (98.3)         ; 734.7 (98.3)                     ; 29.3 (0.0)                                        ; 5.2 (0.1)                        ; 0.0 (0.0)            ; 1009 (117)          ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr                                                       ; crc32_dat64_any_byte                                                                            ; eth_traffic_controller                          ;
;                         |a|                                                          ; 14.1 (0.0)           ; 14.3 (0.0)                       ; 0.3 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|a                                                     ; crc32_dat8                                                                                      ; eth_traffic_controller                          ;
;                            |cc|                                                      ; 14.1 (0.0)           ; 14.3 (0.0)                       ; 0.3 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|a|cc                                                  ; crc32_dat8_factor                                                                               ; eth_traffic_controller                          ;
;                               |x0i|                                                  ; 9.8 (9.8)            ; 9.8 (9.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|a|cc|x0i                                              ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x32i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|a|cc|x32i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x33i|                                                 ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|a|cc|x33i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x34i|                                                 ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|a|cc|x34i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x35i|                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|a|cc|x35i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x36i|                                                 ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|a|cc|x36i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x37i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|a|cc|x37i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x7i|                                                  ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|a|cc|x7i                                              ; xor6                                                                                            ; eth_traffic_controller                          ;
;                         |b|                                                          ; 18.9 (0.0)           ; 18.7 (0.0)                       ; 0.2 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 34 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|b                                                     ; crc32_dat16                                                                                     ; eth_traffic_controller                          ;
;                            |cc|                                                      ; 18.9 (0.0)           ; 18.7 (0.0)                       ; 0.2 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 34 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|b|cc                                                  ; crc32_dat16_factor                                                                              ; eth_traffic_controller                          ;
;                               |x0i|                                                  ; 13.2 (13.2)          ; 13.2 (13.2)                      ; 0.2 (0.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 24 (24)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|b|cc|x0i                                              ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x32i|                                                 ; 0.6 (0.6)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|b|cc|x32i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x33i|                                                 ; 0.6 (0.6)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|b|cc|x33i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x34i|                                                 ; 0.6 (0.6)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|b|cc|x34i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x35i|                                                 ; 0.6 (0.6)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|b|cc|x35i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x36i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|b|cc|x36i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x37i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|b|cc|x37i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x38i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|b|cc|x38i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x45i|                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|b|cc|x45i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x49i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|b|cc|x49i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x53i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|b|cc|x53i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                         |c|                                                          ; 15.2 (0.0)           ; 15.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|c                                                     ; crc32_dat24                                                                                     ; eth_traffic_controller                          ;
;                            |cc|                                                      ; 15.2 (0.0)           ; 15.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|c|cc                                                  ; crc32_dat24_factor                                                                              ; eth_traffic_controller                          ;
;                               |x0i|                                                  ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x0i                                              ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x100i|                                                ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x100i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x104i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x104i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x109i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x109i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x112i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x112i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x118i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x118i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x89i|                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x89i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x90i|                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x90i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x91i|                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x91i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x92i|                                                 ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x92i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x93i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x93i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x94i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x94i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x95i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x95i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x96i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x96i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x97i|                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x97i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x98i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x98i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x99i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x99i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                         |d|                                                          ; 21.6 (0.0)           ; 21.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|d                                                     ; crc32_dat32                                                                                     ; eth_traffic_controller                          ;
;                            |cc|                                                      ; 21.6 (0.0)           ; 21.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|d|cc                                                  ; crc32_dat32_factor                                                                              ; eth_traffic_controller                          ;
;                               |x0i|                                                  ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x0i                                              ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x556i|                                                ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x556i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x557i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x557i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x558i|                                                ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x558i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x559i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x559i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x560i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x560i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x561i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x561i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x562i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x562i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x563i|                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x563i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x565i|                                                ; 1.1 (1.1)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x565i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x566i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x566i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x568i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x568i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x570i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x570i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x571i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x571i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x572i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x572i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x573i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x573i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x574i|                                                ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x574i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x576i|                                                ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x576i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x580i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x580i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x582i|                                                ; 1.1 (1.1)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x582i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x583i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x583i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x586i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x586i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x588i|                                                ; 0.6 (0.6)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x588i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x599i|                                                ; 2.1 (2.1)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x599i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x607i|                                                ; 0.6 (0.6)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x607i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                         |e|                                                          ; 14.1 (0.0)           ; 16.5 (0.0)                       ; 3.0 (0.0)                                         ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|e                                                     ; crc32_dat40                                                                                     ; eth_traffic_controller                          ;
;                            |cc|                                                      ; 14.1 (0.0)           ; 16.5 (0.0)                       ; 3.0 (0.0)                                         ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|e|cc                                                  ; crc32_dat40_factor                                                                              ; eth_traffic_controller                          ;
;                               |x32i|                                                 ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|e|cc|x32i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x33i|                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|e|cc|x33i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x34i|                                                 ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|e|cc|x34i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x35i|                                                 ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|e|cc|x35i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x36i|                                                 ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|e|cc|x36i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x37i|                                                 ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|e|cc|x37i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x38i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|e|cc|x38i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x39i|                                                 ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|e|cc|x39i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x41i|                                                 ; 0.6 (0.6)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|e|cc|x41i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x43i|                                                 ; 0.1 (0.1)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|e|cc|x43i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x45i|                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|e|cc|x45i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x46i|                                                 ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|e|cc|x46i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x47i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|e|cc|x47i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x49i|                                                 ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|e|cc|x49i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x51i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|e|cc|x51i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x57i|                                                 ; 0.6 (0.6)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|e|cc|x57i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x66i|                                                 ; 5.2 (5.2)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|e|cc|x66i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                         |f|                                                          ; 437.3 (0.0)          ; 455.9 (0.0)                      ; 21.0 (0.0)                                        ; 2.4 (0.0)                        ; 0.0 (0.0)            ; 643 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f                                                     ; crc32_dat48                                                                                     ; eth_traffic_controller                          ;
;                            |cc|                                                      ; 437.3 (0.0)          ; 455.9 (0.0)                      ; 21.0 (0.0)                                        ; 2.4 (0.0)                        ; 0.0 (0.0)            ; 643 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc                                                  ; crc32_dat48_factor                                                                              ; eth_traffic_controller                          ;
;                               |x141i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x141i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x142i|                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x142i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x143i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x143i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x144i|                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x144i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x145i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x145i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x147i|                                                ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x147i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x148i|                                                ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x148i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x149i|                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x149i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x150i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x150i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x151i|                                                ; 1.1 (1.1)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x151i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x152i|                                                ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x152i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x153i|                                                ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x153i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x154i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x154i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x155i|                                                ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x155i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x156i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x156i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x157i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x157i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x159i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x159i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x161i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x161i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x162i|                                                ; 4.6 (4.6)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x162i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x163i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x163i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x165i|                                                ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x165i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x166i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x166i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x167i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x167i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x169i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x169i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x170i|                                                ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x170i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x172i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x172i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x173i|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x173i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x174i|                                                ; 402.4 (402.4)        ; 417.4 (417.4)                    ; 17.1 (17.1)                                       ; 2.1 (2.1)                        ; 0.0 (0.0)            ; 592 (592)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x174i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x177i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x177i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x178i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x178i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x179i|                                                ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x179i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x181i|                                                ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x181i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x185i|                                                ; 0.6 (0.6)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x185i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x188i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x188i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x193i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x193i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x195i|                                                ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x195i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x196i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x196i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x199i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x199i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x212i|                                                ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x212i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x220i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x220i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                         |g|                                                          ; 52.7 (0.0)           ; 58.2 (0.0)                       ; 6.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 68 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g                                                     ; crc32_dat56                                                                                     ; eth_traffic_controller                          ;
;                            |cc|                                                      ; 52.7 (0.0)           ; 58.2 (0.0)                       ; 6.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 68 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc                                                  ; crc32_dat56_factor                                                                              ; eth_traffic_controller                          ;
;                               |x0i|                                                  ; 5.2 (5.2)            ; 6.0 (6.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x0i                                              ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x585i|                                                ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x585i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x586i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x586i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x587i|                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x587i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x588i|                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x588i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x589i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x589i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x590i|                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x590i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x591i|                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x591i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x592i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x592i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x593i|                                                ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x593i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x594i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x594i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x595i|                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x595i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x596i|                                                ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x596i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x597i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x597i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x598i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x598i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x599i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x599i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x600i|                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x600i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x601i|                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x601i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x602i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x602i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x603i|                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x603i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x604i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x604i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x605i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x605i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x606i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x606i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x607i|                                                ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x607i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x608i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x608i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x611i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x611i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x612i|                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x612i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x615i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x615i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x616i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x616i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x617i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x617i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x619i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x619i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x620i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x620i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x621i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x621i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x622i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x622i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x623i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x623i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x624i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x624i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x625i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x625i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x627i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x627i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x628i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x628i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x630i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x630i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x631i|                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x631i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x635i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x635i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x638i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x638i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x643i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x643i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x647i|                                                ; 4.7 (4.7)            ; 5.5 (5.5)                        ; 1.0 (1.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x647i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x659i|                                                ; 5.1 (5.1)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x659i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                         |h|                                                          ; 33.6 (0.0)           ; 36.8 (0.0)                       ; 3.7 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 46 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h                                                     ; crc32_dat64                                                                                     ; eth_traffic_controller                          ;
;                            |cc|                                                      ; 33.6 (0.0)           ; 36.8 (0.0)                       ; 3.7 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 46 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc                                                  ; crc32_dat64_factor                                                                              ; eth_traffic_controller                          ;
;                               |x644i|                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x644i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x645i|                                                ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x645i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x646i|                                                ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x646i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x647i|                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x647i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x648i|                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x648i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x649i|                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x649i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x650i|                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x650i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x651i|                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x651i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x654i|                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x654i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x655i|                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x655i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x656i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x656i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x657i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x657i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x658i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x658i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x659i|                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x659i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x660i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x660i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x661i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x661i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x662i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x662i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x663i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x663i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x664i|                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x664i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x665i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x665i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x666i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x666i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x667i|                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x667i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x668i|                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x668i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x669i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x669i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x673i|                                                ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x673i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x674i|                                                ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x674i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x675i|                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x675i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x676i|                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x676i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x678i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x678i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x679i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x679i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x681i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x681i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x683i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x683i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x684i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x684i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x685i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x685i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x686i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x686i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x688i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x688i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x689i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x689i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x691i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x691i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x695i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x695i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x697i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x697i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x737i|                                                ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x737i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                      |crc_out_rtl_0|                                                 ; 27.3 (0.0)           ; 24.5 (0.0)                       ; 0.7 (0.0)                                         ; 3.5 (0.0)                        ; 20.0 (0.0)           ; 7 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|crc_out_rtl_0                                            ; altshift_taps                                                                                   ; eth_traffic_controller                          ;
;                         |auto_generated|                                             ; 27.3 (1.7)           ; 24.5 (1.2)                       ; 0.7 (0.0)                                         ; 3.5 (0.5)                        ; 20.0 (0.0)           ; 7 (2)               ; 12 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|crc_out_rtl_0|auto_generated                             ; shift_taps_rit                                                                                  ; eth_traffic_controller                          ;
;                            |altera_syncram4|                                         ; 21.0 (0.0)           ; 21.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|crc_out_rtl_0|auto_generated|altera_syncram4             ; altera_syncram_ll91                                                                             ; altera_work                                     ;
;                               |altsyncram7|                                          ; 21.0 (21.0)          ; 21.0 (21.0)                      ; 0.5 (0.5)                                         ; 0.5 (0.5)                        ; 20.0 (20.0)          ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|crc_out_rtl_0|auto_generated|altera_syncram4|altsyncram7 ; altsyncram_ed74                                                                                 ; altera_work                                     ;
;                            |altshift_taps_counter1|                                  ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|crc_out_rtl_0|auto_generated|altshift_taps_counter1      ; altshift_taps_counter                                                                           ; altera_work                                     ;
;                            |altshift_taps_counter5|                                  ; 3.3 (3.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|crc_out_rtl_0|auto_generated|altshift_taps_counter5      ; altshift_taps_counter                                                                           ; altera_work                                     ;
;                      |rg|                                                            ; 16.0 (16.0)          ; 16.5 (16.5)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 52 (52)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg                                                       ; crc_register                                                                                    ; eth_traffic_controller                          ;
;                   |crc_bridge_u0|                                                    ; 25.2 (25.2)          ; 33.0 (33.0)                      ; 8.6 (8.6)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 7 (7)               ; 103 (103)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0                                                     ; avalon_st_to_crc_if_bridge                                                                      ; eth_traffic_controller                          ;
;                |crc_checksum_aligner_u0|                                             ; -0.1 (-0.1)          ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc_checksum_aligner_u0                                                               ; crc_checksum_aligner                                                                            ; eth_traffic_controller                          ;
;             |mod_0_rtl_0|                                                            ; 6.0 (0.0)            ; 6.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|mod_0_rtl_0                                                                                          ; lpm_divide                                                                                      ; work                                            ;
;                |auto_generated|                                                      ; 6.0 (0.0)            ; 6.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|mod_0_rtl_0|auto_generated                                                                           ; lpm_divide_hph                                                                                  ; work                                            ;
;                   |divider|                                                          ; 6.0 (0.0)            ; 6.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|mod_0_rtl_0|auto_generated|divider                                                                   ; sign_div_unsign_3nh                                                                             ; altera_work                                     ;
;                      |divider|                                                       ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|mod_0_rtl_0|auto_generated|divider|divider                                                           ; alt_u_div_m9f                                                                                   ; altera_work                                     ;
;             |prbs_tx0|                                                               ; 13.3 (13.3)          ; 13.3 (13.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|prbs_tx0                                                                                             ; prbs23                                                                                          ; eth_traffic_controller                          ;
;             |prbs_tx1|                                                               ; 13.0 (13.0)          ; 13.0 (13.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|prbs_tx1                                                                                             ; prbs23                                                                                          ; eth_traffic_controller                          ;
;             |prbs_tx2|                                                               ; 13.6 (13.6)          ; 14.5 (14.5)                      ; 1.5 (1.5)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 23 (23)             ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|prbs_tx2                                                                                             ; prbs23                                                                                          ; eth_traffic_controller                          ;
;             |prbs_tx3|                                                               ; 14.8 (14.8)          ; 14.0 (14.0)                      ; 0.0 (0.0)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 23 (23)             ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|prbs_tx3                                                                                             ; prbs23                                                                                          ; eth_traffic_controller                          ;
;             |shiftreg_ctrl_inst|                                                     ; 6.3 (0.0)            ; 6.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 7 (0)                     ; 0 (0)         ; 30                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|shiftreg_ctrl_inst                                                                                   ; shiftreg_ctrl                                                                                   ; eth_traffic_controller                          ;
;                |ALTSHIFT_TAPS_component|                                             ; 6.3 (0.0)            ; 6.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 7 (0)                     ; 0 (0)         ; 30                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|shiftreg_ctrl_inst|ALTSHIFT_TAPS_component                                                           ; altshift_taps                                                                                   ; eth_traffic_controller                          ;
;                   |auto_generated|                                                   ; 6.3 (0.7)            ; 6.5 (0.7)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (1)              ; 7 (1)                     ; 0 (0)         ; 30                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|shiftreg_ctrl_inst|ALTSHIFT_TAPS_component|auto_generated                                            ; shift_taps_ke41                                                                                 ; eth_traffic_controller                          ;
;                      |altsyncram2|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 30                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|shiftreg_ctrl_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2                                ; altsyncram_mch1                                                                                 ; altera_work                                     ;
;                      |cntr1|                                                         ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|shiftreg_ctrl_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1                                      ; cntr_5pf                                                                                        ; altera_work                                     ;
;                      |cntr3|                                                         ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|shiftreg_ctrl_inst|ALTSHIFT_TAPS_component|auto_generated|cntr3                                      ; cntr_r8h                                                                                        ; altera_work                                     ;
;             |shiftreg_data_inst|                                                     ; 9.2 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 2.7 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 7 (0)                     ; 0 (0)         ; 320               ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|shiftreg_data_inst                                                                                   ; shiftreg_data                                                                                   ; eth_traffic_controller                          ;
;                |ALTSHIFT_TAPS_component|                                             ; 9.2 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 2.7 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 7 (0)                     ; 0 (0)         ; 320               ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|shiftreg_data_inst|ALTSHIFT_TAPS_component                                                           ; altshift_taps                                                                                   ; eth_traffic_controller                          ;
;                   |auto_generated|                                                   ; 9.2 (0.7)            ; 6.5 (0.5)                        ; 0.0 (0.0)                                         ; 2.7 (0.2)                        ; 0.0 (0.0)            ; 13 (1)              ; 7 (1)                     ; 0 (0)         ; 320               ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|shiftreg_data_inst|ALTSHIFT_TAPS_component|auto_generated                                            ; shift_taps_8g41                                                                                 ; eth_traffic_controller                          ;
;                      |altsyncram2|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 320               ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|shiftreg_data_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2                                ; altsyncram_ufh1                                                                                 ; altera_work                                     ;
;                      |cntr1|                                                         ; 4.0 (4.0)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|shiftreg_data_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1                                      ; cntr_5pf                                                                                        ; altera_work                                     ;
;                      |cntr3|                                                         ; 4.5 (4.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|GEN|shiftreg_data_inst|ALTSHIFT_TAPS_component|auto_generated|cntr3                                      ; cntr_r8h                                                                                        ; altera_work                                     ;
;          |MON|                                                                       ; 1613.4 (849.0)       ; 1696.1 (898.8)                   ; 101.2 (65.1)                                      ; 18.5 (15.3)                      ; 0.0 (0.0)            ; 2508 (1431)         ; 941 (727)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON                                                                                                      ; avalon_st_mon                                                                                   ; eth_traffic_controller                          ;
;             |crc32_chk_inst|                                                         ; 764.4 (0.0)          ; 797.3 (0.0)                      ; 36.2 (0.0)                                        ; 3.2 (0.0)                        ; 0.0 (0.0)            ; 1077 (0)            ; 214 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst                                                                                       ; crc32_chk                                                                                       ; eth_traffic_controller                          ;
;                |crc32_calculator_u0|                                                 ; 759.1 (0.0)          ; 785.1 (0.0)                      ; 28.7 (0.0)                                        ; 2.7 (0.0)                        ; 0.0 (0.0)            ; 1068 (0)            ; 178 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0                                                                   ; crc32_calculator                                                                                ; eth_traffic_controller                          ;
;                   |crc32_u0|                                                         ; 739.4 (8.3)          ; 753.8 (8.3)                      ; 16.9 (0.0)                                        ; 2.5 (0.0)                        ; 0.0 (0.0)            ; 1061 (0)            ; 86 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0                                                          ; crc_ethernet                                                                                    ; eth_traffic_controller                          ;
;                      |cr|                                                            ; 711.0 (93.2)         ; 725.0 (92.1)                     ; 16.4 (0.0)                                        ; 2.5 (1.2)                        ; 0.0 (0.0)            ; 1029 (135)          ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr                                                       ; crc32_dat64_any_byte                                                                            ; eth_traffic_controller                          ;
;                         |a|                                                          ; 12.0 (0.0)           ; 12.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|a                                                     ; crc32_dat8                                                                                      ; eth_traffic_controller                          ;
;                            |cc|                                                      ; 12.0 (0.0)           ; 12.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|a|cc                                                  ; crc32_dat8_factor                                                                               ; eth_traffic_controller                          ;
;                               |x10i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|a|cc|x10i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x32i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|a|cc|x32i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x33i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|a|cc|x33i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x34i|                                                 ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|a|cc|x34i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x35i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|a|cc|x35i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x36i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|a|cc|x36i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x37i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|a|cc|x37i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x7i|                                                  ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|a|cc|x7i                                              ; xor6                                                                                            ; eth_traffic_controller                          ;
;                         |b|                                                          ; 18.2 (0.0)           ; 18.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|b                                                     ; crc32_dat16                                                                                     ; eth_traffic_controller                          ;
;                            |cc|                                                      ; 18.2 (0.0)           ; 18.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|b|cc                                                  ; crc32_dat16_factor                                                                              ; eth_traffic_controller                          ;
;                               |x32i|                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|b|cc|x32i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x33i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|b|cc|x33i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x34i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|b|cc|x34i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x35i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|b|cc|x35i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x36i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|b|cc|x36i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x37i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|b|cc|x37i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x38i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|b|cc|x38i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x40i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|b|cc|x40i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x45i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|b|cc|x45i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x49i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|b|cc|x49i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x53i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|b|cc|x53i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x7i|                                                  ; 12.7 (12.7)          ; 13.2 (13.2)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|b|cc|x7i                                              ; xor6                                                                                            ; eth_traffic_controller                          ;
;                         |c|                                                          ; 16.5 (0.0)           ; 19.2 (0.0)                       ; 2.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|c                                                     ; crc32_dat24                                                                                     ; eth_traffic_controller                          ;
;                            |cc|                                                      ; 16.5 (0.0)           ; 19.2 (0.0)                       ; 2.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|c|cc                                                  ; crc32_dat24_factor                                                                              ; eth_traffic_controller                          ;
;                               |x100i|                                                ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x100i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x104i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x104i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x109i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x109i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x112i|                                                ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x112i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x118i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x118i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x31i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x31i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x7i|                                                  ; 5.2 (5.2)            ; 5.7 (5.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x7i                                              ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x89i|                                                 ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x89i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x90i|                                                 ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x90i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x91i|                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x91i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x92i|                                                 ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x92i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x93i|                                                 ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x93i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x94i|                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x94i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x95i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x95i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x96i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x96i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x97i|                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x97i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x98i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x98i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x99i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x99i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                         |d|                                                          ; 27.5 (0.0)           ; 29.0 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|d                                                     ; crc32_dat32                                                                                     ; eth_traffic_controller                          ;
;                            |cc|                                                      ; 27.5 (0.0)           ; 29.0 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|d|cc                                                  ; crc32_dat32_factor                                                                              ; eth_traffic_controller                          ;
;                               |x556i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x556i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x557i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x557i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x558i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x558i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x559i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x559i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x560i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x560i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x561i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x561i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x562i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x562i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x563i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x563i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x565i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x565i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x566i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x566i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x567i|                                                ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x567i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x568i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x568i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x570i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x570i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x571i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x571i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x572i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x572i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x573i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x573i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x574i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x574i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x582i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x582i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x583i|                                                ; 2.5 (2.5)            ; 3.0 (3.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x583i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x586i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x586i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x587i|                                                ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x587i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x588i|                                                ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x588i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x592i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x592i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x599i|                                                ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x599i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x601i|                                                ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x601i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x7i|                                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x7i                                              ; xor6                                                                                            ; eth_traffic_controller                          ;
;                         |e|                                                          ; 63.0 (0.0)           ; 67.9 (0.0)                       ; 5.1 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 117 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|e                                                     ; crc32_dat40                                                                                     ; eth_traffic_controller                          ;
;                            |cc|                                                      ; 63.0 (0.0)           ; 67.9 (0.0)                       ; 5.1 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 117 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|e|cc                                                  ; crc32_dat40_factor                                                                              ; eth_traffic_controller                          ;
;                               |x32i|                                                 ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|e|cc|x32i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x33i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|e|cc|x33i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x34i|                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|e|cc|x34i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x35i|                                                 ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|e|cc|x35i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x36i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|e|cc|x36i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x37i|                                                 ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|e|cc|x37i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x38i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|e|cc|x38i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x39i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|e|cc|x39i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x41i|                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|e|cc|x41i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x43i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|e|cc|x43i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x45i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|e|cc|x45i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x47i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|e|cc|x47i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x49i|                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|e|cc|x49i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x51i|                                                 ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|e|cc|x51i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x66i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|e|cc|x66i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x78i|                                                 ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|e|cc|x78i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x80i|                                                 ; 51.8 (51.8)          ; 56.1 (56.1)                      ; 4.4 (4.4)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 98 (98)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|e|cc|x80i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                         |f|                                                          ; 390.4 (0.0)          ; 398.8 (0.0)                      ; 9.3 (0.0)                                         ; 0.9 (0.0)                        ; 0.0 (0.0)            ; 560 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f                                                     ; crc32_dat48                                                                                     ; eth_traffic_controller                          ;
;                            |cc|                                                      ; 390.4 (0.0)          ; 398.8 (0.0)                      ; 9.3 (0.0)                                         ; 0.9 (0.0)                        ; 0.0 (0.0)            ; 560 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc                                                  ; crc32_dat48_factor                                                                              ; eth_traffic_controller                          ;
;                               |x141i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x141i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x142i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x142i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x143i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x143i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x145i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x145i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x147i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x147i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x148i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x148i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x149i|                                                ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x149i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x150i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x150i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x151i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x151i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x152i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x152i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x153i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x153i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x154i|                                                ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x154i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x155i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x155i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x156i|                                                ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x156i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x157i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x157i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x158i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x158i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x159i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x159i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x161i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x161i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x163i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x163i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x166i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x166i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x167i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x167i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x168i|                                                ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x168i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x172i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x172i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x173i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x173i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x174i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x174i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x177i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x177i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x179i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x179i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x181i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x181i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x184i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x184i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x186i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x186i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x189i|                                                ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x189i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x193i|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x193i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x196i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x196i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x199i|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x199i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x201i|                                                ; 4.2 (4.2)            ; 5.5 (5.5)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x201i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x207i|                                                ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x207i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x218i|                                                ; 353.1 (353.1)        ; 359.3 (359.3)                    ; 7.0 (7.0)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 501 (501)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x218i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x221i|                                                ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x221i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x7i|                                                  ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x7i                                              ; xor6                                                                                            ; eth_traffic_controller                          ;
;                         |g|                                                          ; 47.8 (0.0)           ; 47.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 54 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g                                                     ; crc32_dat56                                                                                     ; eth_traffic_controller                          ;
;                            |cc|                                                      ; 47.8 (0.0)           ; 47.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 54 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc                                                  ; crc32_dat56_factor                                                                              ; eth_traffic_controller                          ;
;                               |x585i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x585i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x586i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x586i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x587i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x587i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x588i|                                                ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x588i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x589i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x589i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x590i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x590i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x591i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x591i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x592i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x592i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x593i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x593i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x594i|                                                ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x594i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x595i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x595i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x596i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x596i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x597i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x597i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x598i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x598i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x599i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x599i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x600i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x600i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x601i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x601i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x602i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x602i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x603i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x603i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x604i|                                                ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x604i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x605i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x605i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x606i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x606i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x607i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x607i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x608i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x608i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x610i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x610i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x611i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x611i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x612i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x612i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x614i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x614i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x615i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x615i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x616i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x616i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x617i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x617i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x619i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x619i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x620i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x620i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x621i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x621i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x622i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x622i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x623i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x623i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x624i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x624i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x625i|                                                ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x625i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x627i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x627i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x628i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x628i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x630i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x630i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x631i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x631i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x635i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x635i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x638i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x638i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x649i|                                                ; 5.2 (5.2)            ; 5.2 (5.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x649i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x654i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x654i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                         |h|                                                          ; 39.7 (0.0)           ; 40.2 (0.0)                       ; 0.5 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 46 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h                                                     ; crc32_dat64                                                                                     ; eth_traffic_controller                          ;
;                            |cc|                                                      ; 39.7 (0.0)           ; 40.2 (0.0)                       ; 0.5 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 46 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc                                                  ; crc32_dat64_factor                                                                              ; eth_traffic_controller                          ;
;                               |x644i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x644i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x645i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x645i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x646i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x646i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x647i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x647i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x648i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x648i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x649i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x649i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x650i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x650i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x651i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x651i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x652i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x652i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x654i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x654i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x655i|                                                ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x655i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x656i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x656i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x657i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x657i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x658i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x658i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x659i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x659i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x660i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x660i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x661i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x661i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x662i|                                                ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x662i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x663i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x663i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x664i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x664i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x665i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x665i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x666i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x666i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x667i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x667i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x668i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x668i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x673i|                                                ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x673i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x674i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x674i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x675i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x675i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x676i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x676i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x678i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x678i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x679i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x679i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x683i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x683i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x684i|                                                ; 0.9 (0.9)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x684i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x685i|                                                ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x685i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x686i|                                                ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x686i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x688i|                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x688i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x689i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x689i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x691i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x691i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x695i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x695i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x697i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x697i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x709i|                                                ; 2.5 (2.5)            ; 3.0 (3.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x709i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                      |rg|                                                            ; 20.0 (20.0)          ; 20.5 (20.5)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 54 (54)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg                                                       ; crc_register                                                                                    ; eth_traffic_controller                          ;
;                   |crc_bridge_u0|                                                    ; 19.7 (19.7)          ; 31.3 (31.3)                      ; 11.8 (11.8)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 7 (7)               ; 92 (92)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0                                                     ; avalon_st_to_crc_if_bridge                                                                      ; eth_traffic_controller                          ;
;                |crc_comparator_u0|                                                   ; 5.2 (5.2)            ; 12.2 (12.2)                      ; 7.5 (7.5)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 9 (9)               ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc_comparator_u0                                                                     ; crc_comparator                                                                                  ; eth_traffic_controller                          ;
;          |avalon_st_loopback_u0|                                                     ; 186.4 (7.8)          ; 193.4 (6.1)                      ; 14.4 (0.4)                                        ; 7.4 (2.1)                        ; 0.0 (0.0)            ; 286 (13)            ; 203 (0)                   ; 0 (0)         ; 143360            ; 7     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0                                                                                    ; avalon_st_loopback                                                                              ; eth_traffic_controller                          ;
;             |avalon_st_loopback_ena_csr_inst|                                        ; 7.6 (7.6)            ; 7.2 (7.2)                        ; 0.0 (0.0)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 12 (12)             ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|avalon_st_loopback_ena_csr_inst                                                    ; avalon_st_loopback_csr                                                                          ; eth_traffic_controller                          ;
;             |tx_sc_fifo|                                                             ; 170.4 (170.4)        ; 180.1 (180.1)                    ; 14.6 (14.6)                                       ; 4.9 (4.9)                        ; 0.0 (0.0)            ; 261 (261)           ; 198 (198)                 ; 0 (0)         ; 143360            ; 7     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo                                                                         ; altera_avalon_sc_fifo                                                                           ; eth_traffic_controller                          ;
;                |infer_mem_rtl_0|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 143360            ; 7     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0                                                         ; altsyncram                                                                                      ; alt_em10g32_181                                 ;
;                   |auto_generated|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 143360            ; 7     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated                                          ; altsyncram_bil1                                                                                 ; alt_em10g32_181                                 ;
;          |reset_sync|                                                                ; 0.2 (0.2)            ; 0.7 (0.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[0].eth_std_traffic_controller_u0|reset_sync                                                                                               ; traffic_reset_sync                                                                              ; eth_traffic_controller                          ;
;       |ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|                  ; 3192.6 (5.9)         ; 3373.6 (5.9)                     ; 230.0 (0.2)                                       ; 49.0 (0.2)                       ; 20.0 (0.0)           ; 4896 (10)           ; 2342 (0)                  ; 0 (0)         ; 143710            ; 10    ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0                                                                                                          ; eth_std_traffic_controller_top                                                                  ; eth_traffic_controller                          ;
;          |GEN|                                                                       ; 1410.3 (560.7)       ; 1499.4 (618.9)                   ; 117.2 (70.9)                                      ; 28.1 (12.7)                      ; 20.0 (0.0)           ; 2124 (932)          ; 1180 (887)                ; 0 (0)         ; 350               ; 3     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN                                                                                                      ; avalon_st_gen                                                                                   ; eth_traffic_controller                          ;
;             |crc32_gen_inst|                                                         ; 772.4 (0.0)          ; 806.0 (0.0)                      ; 45.0 (0.0)                                        ; 11.4 (0.0)                       ; 20.0 (0.0)           ; 1060 (0)            ; 179 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst                                                                                       ; crc32_gen                                                                                       ; eth_traffic_controller                          ;
;                |crc32_calculator_u0|                                                 ; 772.6 (0.0)          ; 805.0 (0.0)                      ; 43.7 (0.0)                                        ; 11.2 (0.0)                       ; 20.0 (0.0)           ; 1060 (0)            ; 176 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0                                                                   ; crc32_calculator                                                                                ; eth_traffic_controller                          ;
;                   |crc32_u0|                                                         ; 746.9 (0.0)          ; 772.5 (0.0)                      ; 35.5 (0.0)                                        ; 9.9 (0.0)                        ; 20.0 (0.0)           ; 1053 (0)            ; 68 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0                                                          ; crc_ethernet                                                                                    ; eth_traffic_controller                          ;
;                      |cr|                                                            ; 704.4 (95.1)         ; 731.4 (96.6)                     ; 33.9 (1.6)                                        ; 6.9 (0.1)                        ; 0.0 (0.0)            ; 1014 (116)          ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr                                                       ; crc32_dat64_any_byte                                                                            ; eth_traffic_controller                          ;
;                         |a|                                                          ; 13.5 (0.0)           ; 14.5 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|a                                                     ; crc32_dat8                                                                                      ; eth_traffic_controller                          ;
;                            |cc|                                                      ; 13.5 (0.0)           ; 14.5 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|a|cc                                                  ; crc32_dat8_factor                                                                               ; eth_traffic_controller                          ;
;                               |x0i|                                                  ; 9.0 (9.0)            ; 10.0 (10.0)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|a|cc|x0i                                              ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x32i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|a|cc|x32i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x33i|                                                 ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|a|cc|x33i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x34i|                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|a|cc|x34i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x35i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|a|cc|x35i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x36i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|a|cc|x36i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x37i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|a|cc|x37i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x7i|                                                  ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|a|cc|x7i                                              ; xor6                                                                                            ; eth_traffic_controller                          ;
;                         |b|                                                          ; 16.8 (0.0)           ; 18.0 (0.0)                       ; 1.5 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|b                                                     ; crc32_dat16                                                                                     ; eth_traffic_controller                          ;
;                            |cc|                                                      ; 16.8 (0.0)           ; 18.0 (0.0)                       ; 1.5 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|b|cc                                                  ; crc32_dat16_factor                                                                              ; eth_traffic_controller                          ;
;                               |x0i|                                                  ; 13.6 (13.6)          ; 14.0 (14.0)                      ; 0.5 (0.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 23 (23)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|b|cc|x0i                                              ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x32i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|b|cc|x32i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x33i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|b|cc|x33i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x34i|                                                 ; 0.1 (0.1)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|b|cc|x34i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x35i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|b|cc|x35i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x36i|                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|b|cc|x36i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x37i|                                                 ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|b|cc|x37i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x38i|                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|b|cc|x38i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x45i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|b|cc|x45i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x49i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|b|cc|x49i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x53i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|b|cc|x53i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                         |c|                                                          ; 18.0 (0.0)           ; 18.0 (0.0)                       ; 0.8 (0.0)                                         ; 0.8 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|c                                                     ; crc32_dat24                                                                                     ; eth_traffic_controller                          ;
;                            |cc|                                                      ; 18.0 (0.0)           ; 18.0 (0.0)                       ; 0.8 (0.0)                                         ; 0.8 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|c|cc                                                  ; crc32_dat24_factor                                                                              ; eth_traffic_controller                          ;
;                               |x0i|                                                  ; 5.8 (5.8)            ; 6.5 (6.5)                        ; 0.8 (0.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x0i                                              ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x100i|                                                ; 1.1 (1.1)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x100i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x104i|                                                ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x104i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x109i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x109i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x112i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x112i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x118i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x118i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x89i|                                                 ; 1.1 (1.1)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x89i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x90i|                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x90i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x91i|                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x91i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x92i|                                                 ; 1.1 (1.1)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x92i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x93i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x93i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x94i|                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x94i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x95i|                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x95i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x96i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x96i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x97i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x97i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x98i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x98i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x99i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x99i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                         |d|                                                          ; 22.6 (0.0)           ; 24.0 (0.0)                       ; 2.0 (0.0)                                         ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 30 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|d                                                     ; crc32_dat32                                                                                     ; eth_traffic_controller                          ;
;                            |cc|                                                      ; 22.6 (0.0)           ; 24.0 (0.0)                       ; 2.0 (0.0)                                         ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 30 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|d|cc                                                  ; crc32_dat32_factor                                                                              ; eth_traffic_controller                          ;
;                               |x0i|                                                  ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x0i                                              ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x556i|                                                ; 1.1 (1.1)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x556i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x557i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x557i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x558i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x558i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x559i|                                                ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x559i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x560i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x560i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x561i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x561i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x562i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x562i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x563i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x563i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x565i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x565i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x566i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x566i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x568i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x568i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x570i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x570i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x571i|                                                ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x571i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x572i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x572i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x573i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x573i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x574i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x574i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x576i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x576i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x580i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x580i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x582i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x582i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x583i|                                                ; 1.1 (1.1)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x583i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x586i|                                                ; 0.6 (0.6)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x586i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x588i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x588i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x599i|                                                ; 1.6 (1.6)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x599i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x607i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x607i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                         |e|                                                          ; 14.1 (0.0)           ; 15.7 (0.0)                       ; 1.9 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|e                                                     ; crc32_dat40                                                                                     ; eth_traffic_controller                          ;
;                            |cc|                                                      ; 14.1 (0.0)           ; 15.7 (0.0)                       ; 1.9 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|e|cc                                                  ; crc32_dat40_factor                                                                              ; eth_traffic_controller                          ;
;                               |x32i|                                                 ; 0.4 (0.4)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|e|cc|x32i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x33i|                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|e|cc|x33i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x34i|                                                 ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|e|cc|x34i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x35i|                                                 ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|e|cc|x35i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x36i|                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|e|cc|x36i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x37i|                                                 ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|e|cc|x37i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x38i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|e|cc|x38i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x39i|                                                 ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|e|cc|x39i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x41i|                                                 ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|e|cc|x41i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x43i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|e|cc|x43i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x45i|                                                 ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|e|cc|x45i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x46i|                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|e|cc|x46i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x47i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|e|cc|x47i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x49i|                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|e|cc|x49i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x51i|                                                 ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|e|cc|x51i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x57i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|e|cc|x57i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x66i|                                                 ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|e|cc|x66i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                         |f|                                                          ; 441.6 (0.0)          ; 455.8 (0.0)                      ; 17.6 (0.0)                                        ; 3.3 (0.0)                        ; 0.0 (0.0)            ; 650 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f                                                     ; crc32_dat48                                                                                     ; eth_traffic_controller                          ;
;                            |cc|                                                      ; 441.6 (0.0)          ; 455.8 (0.0)                      ; 17.6 (0.0)                                        ; 3.3 (0.0)                        ; 0.0 (0.0)            ; 650 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc                                                  ; crc32_dat48_factor                                                                              ; eth_traffic_controller                          ;
;                               |x141i|                                                ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x141i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x142i|                                                ; 0.4 (0.4)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x142i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x143i|                                                ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x143i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x144i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x144i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x145i|                                                ; 0.6 (0.6)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x145i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x147i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x147i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x148i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x148i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x149i|                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x149i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x150i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x150i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x151i|                                                ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x151i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x152i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x152i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x153i|                                                ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x153i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x154i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x154i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x155i|                                                ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x155i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x156i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x156i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x157i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x157i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x159i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x159i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x161i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x161i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x162i|                                                ; 5.0 (5.0)            ; 5.5 (5.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x162i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x163i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x163i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x165i|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x165i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x166i|                                                ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x166i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x167i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x167i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x169i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x169i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x170i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x170i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x172i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x172i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x173i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x173i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x174i|                                                ; 409.8 (409.8)        ; 420.0 (420.0)                    ; 13.2 (13.2)                                       ; 3.0 (3.0)                        ; 0.0 (0.0)            ; 599 (599)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x174i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x177i|                                                ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x177i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x178i|                                                ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x178i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x179i|                                                ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x179i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x181i|                                                ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x181i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x185i|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x185i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x188i|                                                ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x188i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x193i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x193i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x195i|                                                ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x195i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x196i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x196i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x199i|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x199i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x212i|                                                ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x212i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x220i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x220i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                         |g|                                                          ; 50.8 (0.0)           ; 51.8 (0.0)                       ; 2.2 (0.0)                                         ; 1.1 (0.0)                        ; 0.0 (0.0)            ; 68 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g                                                     ; crc32_dat56                                                                                     ; eth_traffic_controller                          ;
;                            |cc|                                                      ; 50.8 (0.0)           ; 51.8 (0.0)                       ; 2.2 (0.0)                                         ; 1.1 (0.0)                        ; 0.0 (0.0)            ; 68 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc                                                  ; crc32_dat56_factor                                                                              ; eth_traffic_controller                          ;
;                               |x0i|                                                  ; 4.6 (4.6)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x0i                                              ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x585i|                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x585i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x586i|                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x586i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x587i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x587i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x588i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x588i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x589i|                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x589i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x590i|                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x590i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x591i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x591i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x592i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x592i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x593i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x593i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x594i|                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x594i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x595i|                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x595i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x596i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x596i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x597i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x597i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x598i|                                                ; 0.6 (0.6)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x598i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x599i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x599i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x600i|                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x600i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x601i|                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x601i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x602i|                                                ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x602i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x603i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x603i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x604i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x604i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x605i|                                                ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x605i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x606i|                                                ; 1.1 (1.1)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x606i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x607i|                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x607i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x608i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x608i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x611i|                                                ; 1.1 (1.1)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x611i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x612i|                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x612i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x615i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x615i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x616i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x616i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x619i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x619i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x620i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x620i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x621i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x621i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x622i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x622i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x623i|                                                ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x623i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x624i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x624i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x625i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x625i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x627i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x627i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x628i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x628i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x630i|                                                ; 0.6 (0.6)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x630i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x631i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x631i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x635i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x635i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x638i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x638i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x643i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x643i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x647i|                                                ; 4.6 (4.6)            ; 4.3 (4.3)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x647i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x659i|                                                ; 4.1 (4.1)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x659i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                         |h|                                                          ; 32.1 (0.0)           ; 37.0 (0.0)                       ; 5.3 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 43 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h                                                     ; crc32_dat64                                                                                     ; eth_traffic_controller                          ;
;                            |cc|                                                      ; 32.1 (0.0)           ; 37.0 (0.0)                       ; 5.3 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 43 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc                                                  ; crc32_dat64_factor                                                                              ; eth_traffic_controller                          ;
;                               |x644i|                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x644i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x645i|                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x645i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x646i|                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x646i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x647i|                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x647i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x648i|                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x648i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x649i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x649i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x650i|                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x650i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x651i|                                                ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x651i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x654i|                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x654i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x655i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x655i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x656i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x656i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x657i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x657i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x658i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x658i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x659i|                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x659i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x660i|                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x660i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x661i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x661i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x662i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x662i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x663i|                                                ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x663i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x664i|                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x664i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x665i|                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x665i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x666i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x666i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x667i|                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x667i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x668i|                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x668i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x669i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x669i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x673i|                                                ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x673i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x674i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x674i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x675i|                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x675i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x676i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x676i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x679i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x679i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x681i|                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x681i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x683i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x683i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x684i|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x684i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x685i|                                                ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x685i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x686i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x686i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x688i|                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x688i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x689i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x689i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x691i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x691i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x695i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x695i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x697i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x697i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x737i|                                                ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x737i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                      |crc_out_rtl_0|                                                 ; 26.5 (0.0)           ; 24.5 (0.0)                       ; 1.0 (0.0)                                         ; 3.0 (0.0)                        ; 20.0 (0.0)           ; 7 (0)               ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|crc_out_rtl_0                                            ; altshift_taps                                                                                   ; eth_traffic_controller                          ;
;                         |auto_generated|                                             ; 26.5 (1.5)           ; 24.5 (1.2)                       ; 1.0 (0.4)                                         ; 3.0 (0.7)                        ; 20.0 (0.0)           ; 7 (2)               ; 13 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|crc_out_rtl_0|auto_generated                             ; shift_taps_rit                                                                                  ; eth_traffic_controller                          ;
;                            |altera_syncram4|                                         ; 21.0 (0.0)           ; 21.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|crc_out_rtl_0|auto_generated|altera_syncram4             ; altera_syncram_ll91                                                                             ; altera_work                                     ;
;                               |altsyncram7|                                          ; 21.0 (21.0)          ; 21.0 (21.0)                      ; 0.5 (0.5)                                         ; 0.5 (0.5)                        ; 20.0 (20.0)          ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|crc_out_rtl_0|auto_generated|altera_syncram4|altsyncram7 ; altsyncram_ed74                                                                                 ; altera_work                                     ;
;                            |altshift_taps_counter1|                                  ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|crc_out_rtl_0|auto_generated|altshift_taps_counter1      ; altshift_taps_counter                                                                           ; altera_work                                     ;
;                            |altshift_taps_counter5|                                  ; 2.6 (2.6)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|crc_out_rtl_0|auto_generated|altshift_taps_counter5      ; altshift_taps_counter                                                                           ; altera_work                                     ;
;                      |rg|                                                            ; 16.0 (16.0)          ; 16.6 (16.6)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 55 (55)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc32_u0|rg                                                       ; crc_register                                                                                    ; eth_traffic_controller                          ;
;                   |crc_bridge_u0|                                                    ; 25.7 (25.7)          ; 32.5 (32.5)                      ; 8.2 (8.2)                                         ; 1.4 (1.4)                        ; 0.0 (0.0)            ; 7 (7)               ; 108 (108)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc32_calculator_u0|crc_bridge_u0                                                     ; avalon_st_to_crc_if_bridge                                                                      ; eth_traffic_controller                          ;
;                |crc_checksum_aligner_u0|                                             ; -0.2 (-0.2)          ; 1.0 (1.0)                        ; 1.3 (1.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|crc32_gen_inst|crc_checksum_aligner_u0                                                               ; crc_checksum_aligner                                                                            ; eth_traffic_controller                          ;
;             |mod_0_rtl_0|                                                            ; 6.0 (0.0)            ; 6.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|mod_0_rtl_0                                                                                          ; lpm_divide                                                                                      ; work                                            ;
;                |auto_generated|                                                      ; 6.0 (0.0)            ; 6.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|mod_0_rtl_0|auto_generated                                                                           ; lpm_divide_hph                                                                                  ; work                                            ;
;                   |divider|                                                          ; 6.0 (0.0)            ; 6.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|mod_0_rtl_0|auto_generated|divider                                                                   ; sign_div_unsign_3nh                                                                             ; altera_work                                     ;
;                      |divider|                                                       ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|mod_0_rtl_0|auto_generated|divider|divider                                                           ; alt_u_div_m9f                                                                                   ; altera_work                                     ;
;             |prbs_tx0|                                                               ; 13.0 (13.0)          ; 13.0 (13.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|prbs_tx0                                                                                             ; prbs23                                                                                          ; eth_traffic_controller                          ;
;             |prbs_tx1|                                                               ; 14.0 (14.0)          ; 14.2 (14.2)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|prbs_tx1                                                                                             ; prbs23                                                                                          ; eth_traffic_controller                          ;
;             |prbs_tx2|                                                               ; 14.0 (14.0)          ; 14.7 (14.7)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|prbs_tx2                                                                                             ; prbs23                                                                                          ; eth_traffic_controller                          ;
;             |prbs_tx3|                                                               ; 13.4 (13.4)          ; 13.6 (13.6)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|prbs_tx3                                                                                             ; prbs23                                                                                          ; eth_traffic_controller                          ;
;             |shiftreg_ctrl_inst|                                                     ; 9.0 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 2.5 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 7 (0)                     ; 0 (0)         ; 30                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|shiftreg_ctrl_inst                                                                                   ; shiftreg_ctrl                                                                                   ; eth_traffic_controller                          ;
;                |ALTSHIFT_TAPS_component|                                             ; 9.0 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 2.5 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 7 (0)                     ; 0 (0)         ; 30                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|shiftreg_ctrl_inst|ALTSHIFT_TAPS_component                                                           ; altshift_taps                                                                                   ; eth_traffic_controller                          ;
;                   |auto_generated|                                                   ; 9.0 (0.7)            ; 6.5 (0.5)                        ; 0.0 (0.0)                                         ; 2.5 (0.2)                        ; 0.0 (0.0)            ; 13 (1)              ; 7 (1)                     ; 0 (0)         ; 30                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|shiftreg_ctrl_inst|ALTSHIFT_TAPS_component|auto_generated                                            ; shift_taps_ke41                                                                                 ; eth_traffic_controller                          ;
;                      |altsyncram2|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 30                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|shiftreg_ctrl_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2                                ; altsyncram_mch1                                                                                 ; altera_work                                     ;
;                      |cntr1|                                                         ; 4.0 (4.0)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|shiftreg_ctrl_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1                                      ; cntr_5pf                                                                                        ; altera_work                                     ;
;                      |cntr3|                                                         ; 4.3 (4.3)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 7 (7)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|shiftreg_ctrl_inst|ALTSHIFT_TAPS_component|auto_generated|cntr3                                      ; cntr_r8h                                                                                        ; altera_work                                     ;
;             |shiftreg_data_inst|                                                     ; 7.8 (0.0)            ; 6.5 (0.0)                        ; 0.2 (0.0)                                         ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 7 (0)                     ; 0 (0)         ; 320               ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|shiftreg_data_inst                                                                                   ; shiftreg_data                                                                                   ; eth_traffic_controller                          ;
;                |ALTSHIFT_TAPS_component|                                             ; 7.8 (0.0)            ; 6.5 (0.0)                        ; 0.2 (0.0)                                         ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 7 (0)                     ; 0 (0)         ; 320               ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|shiftreg_data_inst|ALTSHIFT_TAPS_component                                                           ; altshift_taps                                                                                   ; eth_traffic_controller                          ;
;                   |auto_generated|                                                   ; 7.8 (0.3)            ; 6.5 (0.5)                        ; 0.2 (0.2)                                         ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 13 (1)              ; 7 (1)                     ; 0 (0)         ; 320               ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|shiftreg_data_inst|ALTSHIFT_TAPS_component|auto_generated                                            ; shift_taps_8g41                                                                                 ; eth_traffic_controller                          ;
;                      |altsyncram2|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 320               ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|shiftreg_data_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2                                ; altsyncram_ufh1                                                                                 ; altera_work                                     ;
;                      |cntr1|                                                         ; 4.0 (4.0)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|shiftreg_data_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1                                      ; cntr_5pf                                                                                        ; altera_work                                     ;
;                      |cntr3|                                                         ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|GEN|shiftreg_data_inst|ALTSHIFT_TAPS_component|auto_generated|cntr3                                      ; cntr_r8h                                                                                        ; altera_work                                     ;
;          |MON|                                                                       ; 1599.8 (826.8)       ; 1679.8 (870.6)                   ; 96.8 (54.3)                                       ; 16.9 (10.4)                      ; 0.0 (0.0)            ; 2489 (1399)         ; 950 (736)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON                                                                                                      ; avalon_st_mon                                                                                   ; eth_traffic_controller                          ;
;             |crc32_chk_inst|                                                         ; 773.1 (0.0)          ; 809.2 (0.0)                      ; 42.6 (0.0)                                        ; 6.5 (0.0)                        ; 0.0 (0.0)            ; 1090 (0)            ; 214 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst                                                                                       ; crc32_chk                                                                                       ; eth_traffic_controller                          ;
;                |crc32_calculator_u0|                                                 ; 766.2 (0.0)          ; 796.2 (0.0)                      ; 34.9 (0.0)                                        ; 5.0 (0.0)                        ; 0.0 (0.0)            ; 1080 (0)            ; 178 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0                                                                   ; crc32_calculator                                                                                ; eth_traffic_controller                          ;
;                   |crc32_u0|                                                         ; 746.0 (8.2)          ; 765.2 (8.1)                      ; 23.2 (0.0)                                        ; 4.0 (0.1)                        ; 0.0 (0.0)            ; 1073 (0)            ; 86 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0                                                          ; crc_ethernet                                                                                    ; eth_traffic_controller                          ;
;                      |cr|                                                            ; 718.4 (96.3)         ; 737.9 (96.3)                     ; 23.2 (0.5)                                        ; 3.6 (0.6)                        ; 0.0 (0.0)            ; 1041 (140)          ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr                                                       ; crc32_dat64_any_byte                                                                            ; eth_traffic_controller                          ;
;                         |a|                                                          ; 10.5 (0.0)           ; 12.5 (0.0)                       ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|a                                                     ; crc32_dat8                                                                                      ; eth_traffic_controller                          ;
;                            |cc|                                                      ; 10.5 (0.0)           ; 12.5 (0.0)                       ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|a|cc                                                  ; crc32_dat8_factor                                                                               ; eth_traffic_controller                          ;
;                               |x10i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|a|cc|x10i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x32i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|a|cc|x32i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x33i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|a|cc|x33i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x34i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|a|cc|x34i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x35i|                                                 ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|a|cc|x35i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x36i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|a|cc|x36i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x37i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|a|cc|x37i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x7i|                                                  ; 7.0 (7.0)            ; 8.5 (8.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|a|cc|x7i                                              ; xor6                                                                                            ; eth_traffic_controller                          ;
;                         |b|                                                          ; 17.6 (0.0)           ; 18.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|b                                                     ; crc32_dat16                                                                                     ; eth_traffic_controller                          ;
;                            |cc|                                                      ; 17.6 (0.0)           ; 18.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|b|cc                                                  ; crc32_dat16_factor                                                                              ; eth_traffic_controller                          ;
;                               |x32i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|b|cc|x32i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x33i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|b|cc|x33i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x34i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|b|cc|x34i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x35i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|b|cc|x35i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x36i|                                                 ; 0.6 (0.6)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|b|cc|x36i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x37i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|b|cc|x37i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x40i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|b|cc|x40i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x45i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|b|cc|x45i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x49i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|b|cc|x49i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x53i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|b|cc|x53i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x7i|                                                  ; 12.5 (12.5)          ; 13.0 (13.0)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|b|cc|x7i                                              ; xor6                                                                                            ; eth_traffic_controller                          ;
;                         |c|                                                          ; 14.1 (0.0)           ; 15.2 (0.0)                       ; 1.2 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|c                                                     ; crc32_dat24                                                                                     ; eth_traffic_controller                          ;
;                            |cc|                                                      ; 14.1 (0.0)           ; 15.2 (0.0)                       ; 1.2 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|c|cc                                                  ; crc32_dat24_factor                                                                              ; eth_traffic_controller                          ;
;                               |x100i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x100i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x104i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x104i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x109i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x109i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x112i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x112i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x118i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x118i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x31i|                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x31i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x7i|                                                  ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x7i                                              ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x89i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x89i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x90i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x90i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x91i|                                                 ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x91i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x92i|                                                 ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x92i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x93i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x93i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x94i|                                                 ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x94i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x95i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x95i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x96i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x96i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x97i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x97i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x98i|                                                 ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x98i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x99i|                                                 ; 0.6 (0.6)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|c|cc|x99i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                         |d|                                                          ; 28.7 (0.0)           ; 28.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|d                                                     ; crc32_dat32                                                                                     ; eth_traffic_controller                          ;
;                            |cc|                                                      ; 28.7 (0.0)           ; 28.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|d|cc                                                  ; crc32_dat32_factor                                                                              ; eth_traffic_controller                          ;
;                               |x556i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x556i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x557i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x557i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x558i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x558i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x559i|                                                ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x559i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x560i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x560i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x561i|                                                ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x561i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x562i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x562i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x563i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x563i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x565i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x565i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x566i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x566i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x567i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x567i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x568i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x568i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x570i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x570i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x571i|                                                ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x571i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x572i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x572i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x573i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x573i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x574i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x574i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x582i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x582i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x583i|                                                ; 2.8 (2.8)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x583i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x586i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x586i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x587i|                                                ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x587i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x588i|                                                ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x588i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x592i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x592i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x599i|                                                ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x599i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x601i|                                                ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x601i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x7i|                                                  ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|d|cc|x7i                                              ; xor6                                                                                            ; eth_traffic_controller                          ;
;                         |e|                                                          ; 66.2 (0.0)           ; 72.7 (0.0)                       ; 7.2 (0.0)                                         ; 0.7 (0.0)                        ; 0.0 (0.0)            ; 119 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|e                                                     ; crc32_dat40                                                                                     ; eth_traffic_controller                          ;
;                            |cc|                                                      ; 66.2 (0.0)           ; 72.7 (0.0)                       ; 7.2 (0.0)                                         ; 0.7 (0.0)                        ; 0.0 (0.0)            ; 119 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|e|cc                                                  ; crc32_dat40_factor                                                                              ; eth_traffic_controller                          ;
;                               |x32i|                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|e|cc|x32i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x33i|                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|e|cc|x33i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x34i|                                                 ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|e|cc|x34i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x35i|                                                 ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|e|cc|x35i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x36i|                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|e|cc|x36i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x37i|                                                 ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|e|cc|x37i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x38i|                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|e|cc|x38i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x39i|                                                 ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|e|cc|x39i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x41i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|e|cc|x41i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x43i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|e|cc|x43i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x45i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|e|cc|x45i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x47i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|e|cc|x47i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x49i|                                                 ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|e|cc|x49i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x51i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|e|cc|x51i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x66i|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|e|cc|x66i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x78i|                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|e|cc|x78i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x80i|                                                 ; 55.1 (55.1)          ; 59.7 (59.7)                      ; 5.2 (5.2)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 100 (100)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|e|cc|x80i                                             ; xor6                                                                                            ; eth_traffic_controller                          ;
;                         |f|                                                          ; 394.7 (0.0)          ; 402.7 (0.0)                      ; 9.3 (0.0)                                         ; 1.3 (0.0)                        ; 0.0 (0.0)            ; 560 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f                                                     ; crc32_dat48                                                                                     ; eth_traffic_controller                          ;
;                            |cc|                                                      ; 394.7 (0.0)          ; 402.7 (0.0)                      ; 9.3 (0.0)                                         ; 1.3 (0.0)                        ; 0.0 (0.0)            ; 560 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc                                                  ; crc32_dat48_factor                                                                              ; eth_traffic_controller                          ;
;                               |x141i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x141i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x142i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x142i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x143i|                                                ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x143i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x145i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x145i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x147i|                                                ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x147i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x148i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x148i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x149i|                                                ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x149i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x150i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x150i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x151i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x151i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x152i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x152i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x153i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x153i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x154i|                                                ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x154i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x155i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x155i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x156i|                                                ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x156i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x157i|                                                ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x157i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x158i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x158i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x159i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x159i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x161i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x161i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x163i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x163i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x166i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x166i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x167i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x167i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x168i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x168i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x172i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x172i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x173i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x173i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x174i|                                                ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x174i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x177i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x177i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x179i|                                                ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x179i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x181i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x181i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x184i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x184i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x186i|                                                ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x186i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x189i|                                                ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x189i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x193i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x193i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x196i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x196i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x199i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x199i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x201i|                                                ; 4.0 (4.0)            ; 4.5 (4.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x201i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x207i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x207i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x218i|                                                ; 357.3 (357.3)        ; 362.5 (362.5)                    ; 6.3 (6.3)                                         ; 1.1 (1.1)                        ; 0.0 (0.0)            ; 502 (502)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x218i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x221i|                                                ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x221i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x7i|                                                  ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|f|cc|x7i                                              ; xor6                                                                                            ; eth_traffic_controller                          ;
;                         |g|                                                          ; 46.6 (0.0)           ; 48.2 (0.0)                       ; 1.7 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 59 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g                                                     ; crc32_dat56                                                                                     ; eth_traffic_controller                          ;
;                            |cc|                                                      ; 46.6 (0.0)           ; 48.2 (0.0)                       ; 1.7 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 59 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc                                                  ; crc32_dat56_factor                                                                              ; eth_traffic_controller                          ;
;                               |x585i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x585i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x586i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x586i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x587i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x587i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x588i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x588i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x589i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x589i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x590i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x590i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x591i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x591i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x592i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x592i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x593i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x593i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x594i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x594i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x595i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x595i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x596i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x596i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x597i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x597i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x598i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x598i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x599i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x599i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x600i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x600i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x601i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x601i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x602i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x602i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x603i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x603i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x604i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x604i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x605i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x605i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x606i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x606i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x607i|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x607i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x608i|                                                ; 0.5 (0.5)            ; 1.2 (1.2)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x608i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x610i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x610i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x611i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x611i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x612i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x612i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x614i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x614i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x615i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x615i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x616i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x616i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x619i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x619i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x620i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x620i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x621i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x621i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x622i|                                                ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x622i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x623i|                                                ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x623i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x624i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x624i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x625i|                                                ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x625i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x627i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x627i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x628i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x628i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x630i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x630i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x631i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x631i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x635i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x635i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x638i|                                                ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x638i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x649i|                                                ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x649i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x654i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|g|cc|x654i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                         |h|                                                          ; 43.6 (0.0)           ; 44.0 (0.0)                       ; 0.8 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 49 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h                                                     ; crc32_dat64                                                                                     ; eth_traffic_controller                          ;
;                            |cc|                                                      ; 43.6 (0.0)           ; 44.0 (0.0)                       ; 0.8 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 49 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc                                                  ; crc32_dat64_factor                                                                              ; eth_traffic_controller                          ;
;                               |x644i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x644i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x645i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x645i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x646i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x646i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x647i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x647i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x648i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x648i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x649i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x649i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x650i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x650i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x651i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x651i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x652i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x652i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x653i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x653i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x654i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x654i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x655i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x655i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x656i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x656i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x657i|                                                ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x657i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x658i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x658i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x659i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x659i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x660i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x660i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x661i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x661i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x662i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x662i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x663i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x663i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x664i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x664i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x665i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x665i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x666i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x666i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x667i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x667i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x668i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x668i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x671i|                                                ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x671i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x673i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x673i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x674i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x674i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x675i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x675i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x676i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x676i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x679i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x679i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x683i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x683i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x684i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x684i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x685i|                                                ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x685i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x686i|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x686i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x688i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x688i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x689i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x689i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x691i|                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x691i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x695i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x695i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x697i|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x697i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                               |x709i|                                                ; 2.5 (2.5)            ; 3.0 (3.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|cr|h|cc|x709i                                            ; xor6                                                                                            ; eth_traffic_controller                          ;
;                      |rg|                                                            ; 19.4 (19.4)          ; 19.2 (19.2)                      ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 32 (32)             ; 54 (54)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc32_u0|rg                                                       ; crc_register                                                                                    ; eth_traffic_controller                          ;
;                   |crc_bridge_u0|                                                    ; 20.3 (20.3)          ; 31.0 (31.0)                      ; 11.8 (11.8)                                       ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 92 (92)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc32_calculator_u0|crc_bridge_u0                                                     ; avalon_st_to_crc_if_bridge                                                                      ; eth_traffic_controller                          ;
;                |crc_comparator_u0|                                                   ; 6.8 (6.8)            ; 13.0 (13.0)                      ; 7.7 (7.7)                                         ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 10 (10)             ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|MON|crc32_chk_inst|crc_comparator_u0                                                                     ; crc_comparator                                                                                  ; eth_traffic_controller                          ;
;          |avalon_st_loopback_u0|                                                     ; 176.3 (4.8)          ; 187.8 (4.6)                      ; 15.2 (0.0)                                        ; 3.7 (0.2)                        ; 0.0 (0.0)            ; 273 (11)            ; 210 (0)                   ; 0 (0)         ; 143360            ; 7     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0                                                                                    ; avalon_st_loopback                                                                              ; eth_traffic_controller                          ;
;             |avalon_st_loopback_ena_csr_inst|                                        ; 6.9 (6.9)            ; 7.3 (7.3)                        ; 0.6 (0.6)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 11 (11)             ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|avalon_st_loopback_ena_csr_inst                                                    ; avalon_st_loopback_csr                                                                          ; eth_traffic_controller                          ;
;             |tx_sc_fifo|                                                             ; 164.1 (164.1)        ; 176.0 (176.0)                    ; 15.2 (15.2)                                       ; 3.3 (3.3)                        ; 0.0 (0.0)            ; 251 (251)           ; 205 (205)                 ; 0 (0)         ; 143360            ; 7     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo                                                                         ; altera_avalon_sc_fifo                                                                           ; eth_traffic_controller                          ;
;                |infer_mem_rtl_0|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 143360            ; 7     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0                                                         ; altsyncram                                                                                      ; alt_em10g32_181                                 ;
;                   |auto_generated|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 143360            ; 7     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|avalon_st_loopback_u0|tx_sc_fifo|infer_mem_rtl_0|auto_generated                                          ; altsyncram_bil1                                                                                 ; alt_em10g32_181                                 ;
;          |reset_sync|                                                                ; 0.2 (0.2)            ; 0.7 (0.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|ETH_STD_TRAFFIC_CONTROLLER[1].eth_std_traffic_controller_u0|reset_sync                                                                                               ; traffic_reset_sync                                                                              ; eth_traffic_controller                          ;
;       |avl_st_mux_for_ch0_u0|                                                        ; 67.5 (66.4)          ; 61.2 (60.1)                      ; 0.0 (0.0)                                         ; 6.3 (6.3)                        ; 0.0 (0.0)            ; 147 (146)           ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|avl_st_mux_for_ch0_u0                                                                                                                                                ; avl_st_mux                                                                                      ; eth_traffic_controller                          ;
;          |sync_u0|                                                                   ; 0.3 (0.3)            ; 1.2 (1.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|avl_st_mux_for_ch0_u0|sync_u0                                                                                                                                        ; altera_std_synchronizer                                                                         ; altera_jtag_dc_streaming_181                    ;
;       |avl_st_mux_for_ch1_u1|                                                        ; 68.1 (65.0)          ; 61.7 (60.7)                      ; 0.0 (0.0)                                         ; 6.4 (4.3)                        ; 0.0 (0.0)            ; 147 (146)           ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|avl_st_mux_for_ch1_u1                                                                                                                                                ; avl_st_mux                                                                                      ; eth_traffic_controller                          ;
;          |sync_u0|                                                                   ; 2.6 (2.6)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 2.1 (2.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|avl_st_mux_for_ch1_u1|sync_u0                                                                                                                                        ; altera_std_synchronizer                                                                         ; altera_jtag_dc_streaming_181                    ;
;       |eth_1588_traffic_controller_u0|                                               ; 151.0 (0.0)          ; 152.4 (0.0)                      ; 7.0 (0.0)                                         ; 5.6 (0.0)                        ; 0.0 (0.0)            ; 182 (0)             ; 167 (0)                   ; 0 (0)         ; 393216            ; 20    ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0                                                                                                                                       ; eth_1588_traffic_controller                                                                     ; eth_traffic_controller                          ;
;          |ram_delay|                                                                 ; 59.1 (0.0)           ; 58.0 (0.0)                       ; 2.0 (0.0)                                         ; 3.1 (0.0)                        ; 0.0 (0.0)            ; 53 (0)              ; 83 (0)                    ; 0 (0)         ; 196608            ; 10    ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay                                                                                                                             ; char10g1588_ram                                                                                 ; eth_traffic_controller                          ;
;             |altera_syncram_component|                                               ; 59.1 (0.0)           ; 58.0 (0.0)                       ; 2.0 (0.0)                                         ; 3.1 (0.0)                        ; 0.0 (0.0)            ; 53 (0)              ; 83 (0)                    ; 0 (0)         ; 196608            ; 10    ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component                                                                                                    ; altera_syncram                                                                                  ; eth_traffic_controller                          ;
;                |auto_generated|                                                      ; 59.1 (0.0)           ; 58.0 (0.0)                       ; 2.0 (0.0)                                         ; 3.1 (0.0)                        ; 0.0 (0.0)            ; 53 (0)              ; 83 (0)                    ; 0 (0)         ; 196608            ; 10    ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated                                                                                     ; altera_syncram_65o1                                                                             ; eth_traffic_controller                          ;
;                   |altsyncram1|                                                      ; 59.1 (0.0)           ; 58.0 (0.0)                       ; 2.0 (0.0)                                         ; 3.1 (0.0)                        ; 0.0 (0.0)            ; 53 (0)              ; 83 (0)                    ; 0 (0)         ; 196608            ; 10    ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1                                                                         ; altsyncram_8n74                                                                                 ; altera_work                                     ;
;                      |altsyncram2|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 196608            ; 10    ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|altsyncram2                                                             ; altsyncram_9ae3                                                                                 ; altera_work                                     ;
;                      |mgl_prim3|                                                     ; 59.1 (46.0)          ; 58.0 (47.3)                      ; 2.0 (3.8)                                         ; 3.1 (2.5)                        ; 0.0 (0.0)            ; 53 (33)             ; 83 (74)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3                                                               ; sld_mod_ram_rom                                                                                 ; altera_work                                     ;
;                         |\ram_rom_logic_gen:name_gen:info_rom_sr|                    ; 11.2 (11.2)          ; 10.7 (10.7)                      ; 0.0 (0.0)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 20 (20)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|\ram_rom_logic_gen:name_gen:info_rom_sr                       ; sld_rom_sr                                                                                      ; altera_work                                     ;
;          |ram_offset|                                                                ; 91.0 (0.0)           ; 93.2 (0.0)                       ; 4.8 (0.0)                                         ; 2.5 (0.0)                        ; 0.0 (0.0)            ; 126 (0)             ; 84 (0)                    ; 0 (0)         ; 196608            ; 10    ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset                                                                                                                            ; char10g1588_ram                                                                                 ; eth_traffic_controller                          ;
;             |altera_syncram_component|                                               ; 91.0 (0.0)           ; 93.2 (0.0)                       ; 4.8 (0.0)                                         ; 2.5 (0.0)                        ; 0.0 (0.0)            ; 126 (0)             ; 84 (0)                    ; 0 (0)         ; 196608            ; 10    ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component                                                                                                   ; altera_syncram                                                                                  ; eth_traffic_controller                          ;
;                |auto_generated|                                                      ; 91.0 (0.0)           ; 93.2 (0.0)                       ; 4.8 (0.0)                                         ; 2.5 (0.0)                        ; 0.0 (0.0)            ; 126 (0)             ; 84 (0)                    ; 0 (0)         ; 196608            ; 10    ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated                                                                                    ; altera_syncram_u8o1                                                                             ; eth_traffic_controller                          ;
;                   |altsyncram1|                                                      ; 91.0 (0.0)           ; 93.2 (0.0)                       ; 4.8 (0.0)                                         ; 2.5 (0.0)                        ; 0.0 (0.0)            ; 126 (0)             ; 84 (0)                    ; 0 (0)         ; 196608            ; 10    ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1                                                                        ; altsyncram_0r74                                                                                 ; altera_work                                     ;
;                      |altsyncram2|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 196608            ; 10    ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|altsyncram2                                                            ; altsyncram_9ae3                                                                                 ; altera_work                                     ;
;                      |mgl_prim3|                                                     ; 91.0 (46.0)          ; 93.2 (46.6)                      ; 4.8 (2.6)                                         ; 2.5 (2.0)                        ; 0.0 (0.0)            ; 126 (33)            ; 84 (75)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3                                                              ; sld_mod_ram_rom                                                                                 ; altera_work                                     ;
;                         |\ram_rom_logic_gen:name_gen:info_rom_sr|                    ; 45.0 (45.0)          ; 46.7 (46.7)                      ; 2.3 (2.3)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 93 (93)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|\ram_rom_logic_gen:name_gen:info_rom_sr                      ; sld_rom_sr                                                                                      ; altera_work                                     ;
;          |traffic_controller_1588_inst|                                              ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|traffic_controller_1588_inst                                                                                                          ; traffic_controller_1588                                                                         ; eth_traffic_controller                          ;
;       |mux_sel_csr_u0|                                                               ; 2.8 (2.8)            ; 2.5 (2.5)                        ; 0.3 (0.3)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 3 (3)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|mux_sel_csr_u0                                                                                                                                                       ; avl_st_sel_csr                                                                                  ; eth_traffic_controller                          ;
;    |address_decoder_top|                                                             ; 131.1 (0.0)          ; 155.5 (0.0)                      ; 33.4 (0.0)                                        ; 8.9 (0.0)                        ; 0.0 (0.0)            ; 184 (0)             ; 270 (0)                   ; 0 (0)         ; 324               ; 3     ; 0          ; 0    ; 0            ; 0 (0)  ; address_decoder_top                                                                                                                                                                                                          ; address_decoder_top                                                                             ; address_decoder_top                             ;
;       |mm_clock_crossing_bridge|                                                     ; 36.9 (0.0)           ; 60.0 (0.0)                       ; 28.1 (0.0)                                        ; 5.0 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 131 (0)                   ; 0 (0)         ; 324               ; 3     ; 0          ; 0    ; 0            ; 0 (0)  ; address_decoder_top|mm_clock_crossing_bridge                                                                                                                                                                                 ; address_decoder_top_mm_clock_crossing_bridge                                                    ; address_decoder_top_mm_clock_crossing_bridge    ;
;          |mm_clock_crossing_bridge|                                                  ; 36.9 (5.3)           ; 60.0 (4.7)                       ; 28.1 (0.0)                                        ; 5.0 (0.7)                        ; 0.0 (0.0)            ; 41 (9)              ; 131 (5)                   ; 0 (0)         ; 324               ; 3     ; 0          ; 0    ; 0            ; 0 (0)  ; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge                                                                                                                                                        ; address_decoder_top_mm_clock_crossing_bridge_altera_avalon_mm_clock_crossing_bridge_181_kqxyhsq ; altera_avalon_mm_clock_crossing_bridge_181      ;
;             |cmd_fifo|                                                               ; 20.6 (20.0)          ; 36.4 (28.7)                      ; 19.2 (11.7)                                       ; 3.4 (3.1)                        ; 0.0 (0.0)            ; 16 (16)             ; 88 (70)                   ; 0 (0)         ; 196               ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|cmd_fifo                                                                                                                                               ; altera_avalon_dc_fifo                                                                           ; altera_avalon_mm_clock_crossing_bridge_181      ;
;                |mem_rtl_0|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 196               ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|cmd_fifo|mem_rtl_0                                                                                                                                     ; altsyncram                                                                                      ; alt_em10g32_181                                 ;
;                   |auto_generated|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 196               ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|cmd_fifo|mem_rtl_0|auto_generated                                                                                                                      ; altsyncram_p8h1                                                                                 ; alt_em10g32_181                                 ;
;                |read_crosser|                                                        ; 0.3 (0.0)            ; 3.9 (0.0)                        ; 3.9 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|cmd_fifo|read_crosser                                                                                                                                  ; altera_dcfifo_synchronizer_bundle                                                               ; altera_avalon_mm_clock_crossing_bridge_181      ;
;                   |sync[0].u|                                                        ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|cmd_fifo|read_crosser|sync[0].u                                                                                                                        ; altera_std_synchronizer_nocut                                                                   ; altera_avalon_mm_clock_crossing_bridge_181      ;
;                   |sync[1].u|                                                        ; 0.1 (0.1)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|cmd_fifo|read_crosser|sync[1].u                                                                                                                        ; altera_std_synchronizer_nocut                                                                   ; altera_avalon_mm_clock_crossing_bridge_181      ;
;                   |sync[2].u|                                                        ; 0.1 (0.1)            ; 1.2 (1.2)                        ; 1.2 (1.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|cmd_fifo|read_crosser|sync[2].u                                                                                                                        ; altera_std_synchronizer_nocut                                                                   ; altera_avalon_mm_clock_crossing_bridge_181      ;
;                |write_crosser|                                                       ; 0.3 (0.0)            ; 3.8 (0.0)                        ; 3.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|cmd_fifo|write_crosser                                                                                                                                 ; altera_dcfifo_synchronizer_bundle                                                               ; altera_avalon_mm_clock_crossing_bridge_181      ;
;                   |sync[0].u|                                                        ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|cmd_fifo|write_crosser|sync[0].u                                                                                                                       ; altera_std_synchronizer_nocut                                                                   ; altera_avalon_mm_clock_crossing_bridge_181      ;
;                   |sync[1].u|                                                        ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|cmd_fifo|write_crosser|sync[1].u                                                                                                                       ; altera_std_synchronizer_nocut                                                                   ; altera_avalon_mm_clock_crossing_bridge_181      ;
;                   |sync[2].u|                                                        ; 0.3 (0.3)            ; 1.2 (1.2)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|cmd_fifo|write_crosser|sync[2].u                                                                                                                       ; altera_std_synchronizer_nocut                                                                   ; altera_avalon_mm_clock_crossing_bridge_181      ;
;             |rsp_fifo|                                                               ; 10.6 (9.6)           ; 18.9 (12.0)                      ; 9.3 (2.9)                                         ; 1.0 (0.5)                        ; 0.0 (0.0)            ; 16 (16)             ; 38 (20)                   ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo                                                                                                                                               ; altera_avalon_dc_fifo                                                                           ; altera_avalon_mm_clock_crossing_bridge_181      ;
;                |mem_rtl_0|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|mem_rtl_0                                                                                                                                     ; altsyncram                                                                                      ; alt_em10g32_181                                 ;
;                   |auto_generated|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|mem_rtl_0|auto_generated                                                                                                                      ; altsyncram_q8h1                                                                                 ; alt_em10g32_181                                 ;
;                |read_crosser|                                                        ; 0.4 (0.0)            ; 2.8 (0.0)                        ; 2.6 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|read_crosser                                                                                                                                  ; altera_dcfifo_synchronizer_bundle                                                               ; altera_avalon_mm_clock_crossing_bridge_181      ;
;                   |sync[0].u|                                                        ; 0.1 (0.1)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|read_crosser|sync[0].u                                                                                                                        ; altera_std_synchronizer_nocut                                                                   ; altera_avalon_mm_clock_crossing_bridge_181      ;
;                   |sync[1].u|                                                        ; 0.1 (0.1)            ; 0.9 (0.9)                        ; 0.9 (0.9)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|read_crosser|sync[1].u                                                                                                                        ; altera_std_synchronizer_nocut                                                                   ; altera_avalon_mm_clock_crossing_bridge_181      ;
;                   |sync[2].u|                                                        ; 0.3 (0.3)            ; 0.9 (0.9)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|read_crosser|sync[2].u                                                                                                                        ; altera_std_synchronizer_nocut                                                                   ; altera_avalon_mm_clock_crossing_bridge_181      ;
;                |write_crosser|                                                       ; 0.5 (0.0)            ; 4.1 (0.0)                        ; 3.8 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|write_crosser                                                                                                                                 ; altera_dcfifo_synchronizer_bundle                                                               ; altera_avalon_mm_clock_crossing_bridge_181      ;
;                   |sync[0].u|                                                        ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 1.0 (1.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|write_crosser|sync[0].u                                                                                                                       ; altera_std_synchronizer_nocut                                                                   ; altera_avalon_mm_clock_crossing_bridge_181      ;
;                   |sync[1].u|                                                        ; 0.1 (0.1)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|write_crosser|sync[1].u                                                                                                                       ; altera_std_synchronizer_nocut                                                                   ; altera_avalon_mm_clock_crossing_bridge_181      ;
;                   |sync[2].u|                                                        ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|write_crosser|sync[2].u                                                                                                                       ; altera_std_synchronizer_nocut                                                                   ; altera_avalon_mm_clock_crossing_bridge_181      ;
;       |mm_interconnect_0|                                                            ; 22.3 (0.0)           ; 21.8 (0.0)                       ; 0.7 (0.0)                                         ; 1.1 (0.0)                        ; 0.0 (0.0)            ; 49 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; address_decoder_top|mm_interconnect_0                                                                                                                                                                                        ; address_decoder_top_altera_mm_interconnect_181_hhyhgxq                                          ; altera_mm_interconnect_181                      ;
;          |cmd_demux|                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; address_decoder_top|mm_interconnect_0|cmd_demux                                                                                                                                                                              ; address_decoder_top_altera_merlin_demultiplexer_181_un3nz3q                                     ; altera_merlin_demultiplexer_181                 ;
;          |master_avalon_universal_master_0_agent|                                    ; 1.2 (1.2)            ; 2.0 (2.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; address_decoder_top|mm_interconnect_0|master_avalon_universal_master_0_agent                                                                                                                                                 ; address_decoder_top_altera_merlin_master_agent_181_t5eyqrq                                      ; altera_merlin_master_agent_181                  ;
;          |mm_clock_crossing_bridge_s0_agent|                                         ; 1.1 (1.1)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; address_decoder_top|mm_interconnect_0|mm_clock_crossing_bridge_s0_agent                                                                                                                                                      ; address_decoder_top_altera_merlin_slave_agent_181_a7g37xa                                       ; altera_merlin_slave_agent_181                   ;
;          |mm_clock_crossing_bridge_s0_agent_rsp_fifo|                                ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; address_decoder_top|mm_interconnect_0|mm_clock_crossing_bridge_s0_agent_rsp_fifo                                                                                                                                             ; address_decoder_top_altera_avalon_sc_fifo_181_hseo73i                                           ; altera_avalon_sc_fifo_181                       ;
;          |multi_channel_avalon_universal_slave_0_agent|                              ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; address_decoder_top|mm_interconnect_0|multi_channel_avalon_universal_slave_0_agent                                                                                                                                           ; address_decoder_top_altera_merlin_slave_agent_181_a7g37xa                                       ; altera_merlin_slave_agent_181                   ;
;          |multi_channel_avalon_universal_slave_0_agent_rsp_fifo|                     ; 3.3 (3.3)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; address_decoder_top|mm_interconnect_0|multi_channel_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                  ; address_decoder_top_altera_avalon_sc_fifo_181_hseo73i                                           ; altera_avalon_sc_fifo_181                       ;
;          |router|                                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; address_decoder_top|mm_interconnect_0|router                                                                                                                                                                                 ; address_decoder_top_altera_merlin_router_181_2teq4gq                                            ; altera_merlin_router_181                        ;
;          |rsp_mux|                                                                   ; 6.7 (6.7)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 25 (25)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; address_decoder_top|mm_interconnect_0|rsp_mux                                                                                                                                                                                ; address_decoder_top_altera_merlin_multiplexer_181_ckol5lq                                       ; altera_merlin_multiplexer_181                   ;
;       |mm_interconnect_1|                                                            ; 47.2 (0.0)           ; 45.7 (0.0)                       ; 0.0 (0.0)                                         ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 88 (0)              ; 40 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; address_decoder_top|mm_interconnect_1                                                                                                                                                                                        ; address_decoder_top_altera_mm_interconnect_181_mvzerxq                                          ; altera_mm_interconnect_181                      ;
;          |cmd_demux|                                                                 ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; address_decoder_top|mm_interconnect_1|cmd_demux                                                                                                                                                                              ; address_decoder_top_altera_merlin_demultiplexer_181_sejibda                                     ; altera_merlin_demultiplexer_181                 ;
;          |cmd_mux_005|                                                               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; address_decoder_top|mm_interconnect_1|cmd_mux_005                                                                                                                                                                            ; address_decoder_top_altera_merlin_multiplexer_181_igrmv7i                                       ; altera_merlin_multiplexer_181                   ;
;          |mm_clock_crossing_bridge_m0_agent|                                         ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; address_decoder_top|mm_interconnect_1|mm_clock_crossing_bridge_m0_agent                                                                                                                                                      ; address_decoder_top_altera_merlin_master_agent_181_t5eyqrq                                      ; altera_merlin_master_agent_181                  ;
;          |mm_clock_crossing_bridge_m0_limiter|                                       ; 8.5 (8.5)            ; 8.5 (8.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; address_decoder_top|mm_interconnect_1|mm_clock_crossing_bridge_m0_limiter                                                                                                                                                    ; address_decoder_top_altera_merlin_traffic_limiter_181_reppfiq                                   ; altera_merlin_traffic_limiter_181               ;
;          |router|                                                                    ; 1.3 (1.3)            ; 2.0 (2.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; address_decoder_top|mm_interconnect_1|router                                                                                                                                                                                 ; address_decoder_top_altera_merlin_router_181_qvlxg5i                                            ; altera_merlin_router_181                        ;
;          |rsp_mux|                                                                   ; 18.2 (18.2)          ; 16.7 (16.7)                      ; 0.0 (0.0)                                         ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 33 (33)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; address_decoder_top|mm_interconnect_1|rsp_mux                                                                                                                                                                                ; address_decoder_top_altera_merlin_multiplexer_181_qmou4ia                                       ; altera_merlin_multiplexer_181                   ;
;          |traffic_controller_ch_0_1_avalon_universal_slave_0_agent|                  ; 0.8 (0.8)            ; 0.9 (0.9)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; address_decoder_top|mm_interconnect_1|traffic_controller_ch_0_1_avalon_universal_slave_0_agent                                                                                                                               ; address_decoder_top_altera_merlin_slave_agent_181_a7g37xa                                       ; altera_merlin_slave_agent_181                   ;
;          |traffic_controller_ch_0_1_avalon_universal_slave_0_agent_rsp_fifo|         ; 4.8 (4.8)            ; 4.8 (4.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; address_decoder_top|mm_interconnect_1|traffic_controller_ch_0_1_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                      ; address_decoder_top_altera_avalon_sc_fifo_181_hseo73i                                           ; altera_avalon_sc_fifo_181                       ;
;          |traffic_controller_ch_10_11_avalon_universal_slave_0_agent_rsp_fifo|       ; 1.8 (1.8)            ; 2.0 (2.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; address_decoder_top|mm_interconnect_1|traffic_controller_ch_10_11_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                    ; address_decoder_top_altera_avalon_sc_fifo_181_hseo73i                                           ; altera_avalon_sc_fifo_181                       ;
;          |traffic_controller_ch_2_3_avalon_universal_slave_0_agent_rsp_fifo|         ; 2.0 (2.0)            ; 2.2 (2.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; address_decoder_top|mm_interconnect_1|traffic_controller_ch_2_3_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                      ; address_decoder_top_altera_avalon_sc_fifo_181_hseo73i                                           ; altera_avalon_sc_fifo_181                       ;
;          |traffic_controller_ch_4_5_avalon_universal_slave_0_agent_rsp_fifo|         ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; address_decoder_top|mm_interconnect_1|traffic_controller_ch_4_5_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                      ; address_decoder_top_altera_avalon_sc_fifo_181_hseo73i                                           ; altera_avalon_sc_fifo_181                       ;
;          |traffic_controller_ch_6_7_avalon_universal_slave_0_agent_rsp_fifo|         ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; address_decoder_top|mm_interconnect_1|traffic_controller_ch_6_7_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                      ; address_decoder_top_altera_avalon_sc_fifo_181_hseo73i                                           ; altera_avalon_sc_fifo_181                       ;
;          |traffic_controller_ch_8_9_avalon_universal_slave_0_agent_rsp_fifo|         ; 2.0 (2.0)            ; 2.2 (2.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; address_decoder_top|mm_interconnect_1|traffic_controller_ch_8_9_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                      ; address_decoder_top_altera_avalon_sc_fifo_181_hseo73i                                           ; altera_avalon_sc_fifo_181                       ;
;       |multi_channel|                                                                ; 9.2 (0.0)            ; 9.3 (0.0)                        ; 0.8 (0.0)                                         ; 0.7 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; address_decoder_top|multi_channel                                                                                                                                                                                            ; address_decoder_top_multi_channel                                                               ; address_decoder_top_multi_channel               ;
;          |multi_channel|                                                             ; 9.2 (9.2)            ; 9.3 (9.3)                        ; 0.8 (0.8)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 1 (1)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; address_decoder_top|multi_channel|multi_channel                                                                                                                                                                              ; address_decoder_top_multi_channel_altera_merlin_slave_translator_181_5aswt6a                    ; altera_merlin_slave_translator_181              ;
;       |rst_controller|                                                               ; 0.5 (0.0)            ; 1.0 (0.0)                        ; 0.8 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; address_decoder_top|rst_controller                                                                                                                                                                                           ; altera_reset_controller                                                                         ; altera_reset_controller_181                     ;
;          |alt_rst_sync_uq1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; address_decoder_top|rst_controller|alt_rst_sync_uq1                                                                                                                                                                          ; altera_reset_synchronizer                                                                       ; altera_reset_controller_181                     ;
;       |rst_controller_001|                                                           ; 0.2 (0.0)            ; 1.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; address_decoder_top|rst_controller_001                                                                                                                                                                                       ; altera_reset_controller                                                                         ; altera_reset_controller_181                     ;
;          |alt_rst_sync_uq1|                                                          ; 0.2 (0.2)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; address_decoder_top|rst_controller_001|alt_rst_sync_uq1                                                                                                                                                                      ; altera_reset_synchronizer                                                                       ; altera_reset_controller_181                     ;
;       |traffic_controller_ch_0_1|                                                    ; 13.3 (0.0)           ; 13.5 (0.0)                       ; 0.2 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; address_decoder_top|traffic_controller_ch_0_1                                                                                                                                                                                ; address_decoder_top_traffic_controller_ch_0_1                                                   ; address_decoder_top_traffic_controller_ch_0_1   ;
;          |traffic_controller_ch_0_1|                                                 ; 13.3 (13.3)          ; 13.5 (13.5)                      ; 0.2 (0.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 5 (5)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; address_decoder_top|traffic_controller_ch_0_1|traffic_controller_ch_0_1                                                                                                                                                      ; address_decoder_top_traffic_controller_ch_0_1_altera_merlin_slave_translator_181_5aswt6a        ; altera_merlin_slave_translator_181              ;
;       |traffic_controller_ch_10_11|                                                  ; 0.0 (0.0)            ; 0.7 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; address_decoder_top|traffic_controller_ch_10_11                                                                                                                                                                              ; address_decoder_top_traffic_controller_ch_10_11                                                 ; address_decoder_top_traffic_controller_ch_10_11 ;
;          |traffic_controller_ch_10_11|                                               ; 0.0 (0.0)            ; 0.7 (0.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; address_decoder_top|traffic_controller_ch_10_11|traffic_controller_ch_10_11                                                                                                                                                  ; address_decoder_top_traffic_controller_ch_10_11_altera_merlin_slave_translator_181_5aswt6a      ; altera_merlin_slave_translator_181              ;
;       |traffic_controller_ch_2_3|                                                    ; 0.2 (0.0)            ; 0.8 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; address_decoder_top|traffic_controller_ch_2_3                                                                                                                                                                                ; address_decoder_top_traffic_controller_ch_2_3                                                   ; address_decoder_top_traffic_controller_ch_2_3   ;
;          |traffic_controller_ch_2_3|                                                 ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; address_decoder_top|traffic_controller_ch_2_3|traffic_controller_ch_2_3                                                                                                                                                      ; address_decoder_top_traffic_controller_ch_2_3_altera_merlin_slave_translator_181_5aswt6a        ; altera_merlin_slave_translator_181              ;
;       |traffic_controller_ch_4_5|                                                    ; 0.5 (0.0)            ; 0.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; address_decoder_top|traffic_controller_ch_4_5                                                                                                                                                                                ; address_decoder_top_traffic_controller_ch_4_5                                                   ; address_decoder_top_traffic_controller_ch_4_5   ;
;          |traffic_controller_ch_4_5|                                                 ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; address_decoder_top|traffic_controller_ch_4_5|traffic_controller_ch_4_5                                                                                                                                                      ; address_decoder_top_traffic_controller_ch_4_5_altera_merlin_slave_translator_181_5aswt6a        ; altera_merlin_slave_translator_181              ;
;       |traffic_controller_ch_6_7|                                                    ; 0.0 (0.0)            ; 0.7 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; address_decoder_top|traffic_controller_ch_6_7                                                                                                                                                                                ; address_decoder_top_traffic_controller_ch_6_7                                                   ; address_decoder_top_traffic_controller_ch_6_7   ;
;          |traffic_controller_ch_6_7|                                                 ; 0.0 (0.0)            ; 0.7 (0.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; address_decoder_top|traffic_controller_ch_6_7|traffic_controller_ch_6_7                                                                                                                                                      ; address_decoder_top_traffic_controller_ch_6_7_altera_merlin_slave_translator_181_5aswt6a        ; altera_merlin_slave_translator_181              ;
;       |traffic_controller_ch_8_9|                                                    ; 0.5 (0.0)            ; 0.6 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; address_decoder_top|traffic_controller_ch_8_9                                                                                                                                                                                ; address_decoder_top_traffic_controller_ch_8_9                                                   ; address_decoder_top_traffic_controller_ch_8_9   ;
;          |traffic_controller_ch_8_9|                                                 ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; address_decoder_top|traffic_controller_ch_8_9|traffic_controller_ch_8_9                                                                                                                                                      ; address_decoder_top_traffic_controller_ch_8_9_altera_merlin_slave_translator_181_5aswt6a        ; altera_merlin_slave_translator_181              ;
;    |auto_fab_0|                                                                      ; 188.5 (5.0)          ; 188.5 (1.0)                      ; 15.5 (0.0)                                        ; 15.5 (4.0)                       ; 0.0 (0.0)            ; 274 (2)             ; 231 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0                                                                                                                                                                                                                   ; alt_sld_fab_0                                                                                   ;                                                 ;
;       |alt_sld_fab_0|                                                                ; 183.5 (0.0)          ; 187.5 (0.0)                      ; 15.5 (0.0)                                        ; 11.5 (0.0)                       ; 0.0 (0.0)            ; 272 (0)             ; 231 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0                                                                                                                                                                                                     ; alt_sld_fab_0_alt_sld_fab_0_10_mgvf7lq                                                          ;                                                 ;
;          |alt_sld_fab_0|                                                             ; 183.5 (0.0)          ; 187.5 (0.0)                      ; 15.5 (0.0)                                        ; 11.5 (0.0)                       ; 0.0 (0.0)            ; 272 (0)             ; 231 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0                                                                                                                                                                                       ; alt_sld_fab_0_alt_sld_fab_181_pa34ryi                                                           ;                                                 ;
;             |a10xcvrfabric|                                                          ; 14.0 (0.0)           ; 16.0 (0.0)                       ; 5.0 (0.0)                                         ; 3.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|a10xcvrfabric                                                                                                                                                                         ; alt_sld_fab_0_altera_a10_xcvr_reset_sequencer_181_2w4xi5i                                       ;                                                 ;
;                |altera_reset_sequencer|                                              ; 14.0 (12.5)          ; 16.0 (11.7)                      ; 5.0 (1.3)                                         ; 3.0 (2.1)                        ; 0.0 (0.0)            ; 16 (16)             ; 31 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|a10xcvrfabric|altera_reset_sequencer                                                                                                                                                  ; altera_xcvr_reset_sequencer                                                                     ;                                                 ;
;                   |reset_n_generator|                                                ; 0.4 (0.4)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|a10xcvrfabric|altera_reset_sequencer|reset_n_generator                                                                                                                                ; alt_xcvr_resync                                                                                 ;                                                 ;
;                   |reset_req_synchronizers|                                          ; 1.0 (1.0)            ; 3.3 (3.3)                        ; 3.0 (3.0)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|a10xcvrfabric|altera_reset_sequencer|reset_req_synchronizers                                                                                                                          ; alt_xcvr_resync                                                                                 ;                                                 ;
;             |jtagpins|                                                               ; 0.4 (0.4)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins                                                                                                                                                                              ; altera_jtag_wys_atom                                                                            ;                                                 ;
;                |atom_inst|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst                                                                                                                                                                    ; altera_jtag_wys_atom_bare                                                                       ;                                                 ;
;             |ocpfabric|                                                              ; 67.6 (0.0)           ; 62.0 (0.0)                       ; 0.0 (0.0)                                         ; 5.6 (0.0)                        ; 0.0 (0.0)            ; 93 (0)              ; 76 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|ocpfabric                                                                                                                                                                             ; altera_ocp_fabric                                                                               ;                                                 ;
;                |sld_ocp_timeout_inst|                                                ; 67.6 (0.0)           ; 62.0 (0.0)                       ; 0.0 (0.0)                                         ; 5.6 (0.0)                        ; 0.0 (0.0)            ; 93 (0)              ; 76 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|ocpfabric|sld_ocp_timeout_inst                                                                                                                                                        ; pzdyqx                                                                                          ;                                                 ;
;                   |pzdyqx_impl_inst|                                                 ; 67.6 (6.9)           ; 62.0 (6.5)                       ; 0.0 (0.3)                                         ; 5.6 (0.6)                        ; 0.0 (0.0)            ; 93 (13)             ; 76 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|ocpfabric|sld_ocp_timeout_inst|pzdyqx_impl_inst                                                                                                                                       ; pzdyqx_impl                                                                                     ;                                                 ;
;                      |MMMV8756|                                                      ; 11.3 (11.3)          ; 11.2 (11.2)                      ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 13 (13)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|ocpfabric|sld_ocp_timeout_inst|pzdyqx_impl_inst|MMMV8756                                                                                                                              ; YMSB9588                                                                                        ;                                                 ;
;                      |TXTL3573|                                                      ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|ocpfabric|sld_ocp_timeout_inst|pzdyqx_impl_inst|TXTL3573                                                                                                                              ; FLAU0828                                                                                        ;                                                 ;
;                      |WGSH7730|                                                      ; 10.1 (10.1)          ; 9.8 (9.8)                        ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 17 (17)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|ocpfabric|sld_ocp_timeout_inst|pzdyqx_impl_inst|WGSH7730                                                                                                                              ; ZNZS8187                                                                                        ;                                                 ;
;                      |\stratixiii_BVXN3148_gen_0:stratixiii_BVXN3148_gen_1|          ; 32.0 (15.8)          ; 28.5 (11.8)                      ; 1.0 (0.5)                                         ; 4.5 (4.5)                        ; 0.0 (0.0)            ; 50 (24)             ; 29 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|ocpfabric|sld_ocp_timeout_inst|pzdyqx_impl_inst|\stratixiii_BVXN3148_gen_0:stratixiii_BVXN3148_gen_1                                                                                  ; YPHP7743                                                                                        ;                                                 ;
;                         |LSFF6823|                                                   ; 16.2 (16.2)          ; 16.7 (16.7)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|ocpfabric|sld_ocp_timeout_inst|pzdyqx_impl_inst|\stratixiii_BVXN3148_gen_0:stratixiii_BVXN3148_gen_1|LSFF6823                                                                         ; ZNZS8187                                                                                        ;                                                 ;
;             |sldfabric|                                                              ; 101.5 (0.0)          ; 109.2 (0.0)                      ; 10.5 (0.0)                                        ; 2.9 (0.0)                        ; 0.0 (0.0)            ; 163 (0)             ; 123 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric                                                                                                                                                                             ; alt_sld_fab_0_altera_sld_jtag_hub_181_pevcwri                                                   ;                                                 ;
;                |\jtag_hub_gen:real_sld_jtag_hub|                                     ; 101.5 (80.5)         ; 109.2 (87.8)                     ; 10.5 (9.7)                                        ; 2.9 (2.4)                        ; 0.0 (0.0)            ; 163 (128)           ; 123 (93)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                             ; sld_jtag_hub                                                                                    ;                                                 ;
;                   |hub_info_reg|                                                     ; 11.1 (11.1)          ; 11.5 (11.5)                      ; 0.5 (0.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 17 (17)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg                                                                                                                                ; sld_rom_sr                                                                                      ;                                                 ;
;                   |shadow_jsm|                                                       ; 10.0 (10.0)          ; 9.8 (9.8)                        ; 0.3 (0.3)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 18 (18)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm                                                                                                                                  ; sld_shadow_jsm                                                                                  ;                                                 ;
;    |jtag_master|                                                                     ; 377.9 (0.0)          ; 436.0 (0.0)                      ; 71.0 (0.0)                                        ; 12.9 (0.0)                       ; 0.0 (0.0)            ; 589 (0)             ; 474 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; jtag_master                                                                                                                                                                                                                  ; alt_jtag_csr_master                                                                             ; alt_jtag_csr_master                             ;
;       |master_0|                                                                     ; 377.9 (0.0)          ; 436.0 (0.0)                      ; 71.0 (0.0)                                        ; 12.9 (0.0)                       ; 0.0 (0.0)            ; 589 (0)             ; 474 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; jtag_master|master_0                                                                                                                                                                                                         ; alt_jtag_csr_master_altera_jtag_avalon_master_181_2tlssti                                       ; altera_jtag_avalon_master_181                   ;
;          |b2p|                                                                       ; 25.3 (25.3)          ; 26.1 (26.1)                      ; 1.0 (1.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 55 (55)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; jtag_master|master_0|b2p                                                                                                                                                                                                     ; altera_avalon_st_bytes_to_packets                                                               ; altera_avalon_st_bytes_to_packets_181           ;
;          |b2p_adapter|                                                               ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; jtag_master|master_0|b2p_adapter                                                                                                                                                                                             ; alt_jtag_csr_master_channel_adapter_181_brosi3y                                                 ; channel_adapter_181                             ;
;          |fifo|                                                                      ; 15.6 (15.6)          ; 16.5 (16.5)                      ; 1.8 (1.8)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 26 (26)             ; 17 (17)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; jtag_master|master_0|fifo                                                                                                                                                                                                    ; alt_jtag_csr_master_altera_avalon_sc_fifo_181_hseo73i                                           ; altera_avalon_sc_fifo_181                       ;
;             |infer_mem_rtl_0|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; jtag_master|master_0|fifo|infer_mem_rtl_0                                                                                                                                                                                    ; altsyncram                                                                                      ; alt_em10g32_181                                 ;
;                |auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; jtag_master|master_0|fifo|infer_mem_rtl_0|auto_generated                                                                                                                                                                     ; altsyncram_d6l1                                                                                 ; alt_em10g32_181                                 ;
;          |jtag_phy_embedded_in_jtag_master|                                          ; 189.6 (0.0)          ; 222.2 (0.0)                      ; 39.6 (0.0)                                        ; 6.9 (0.0)                        ; 0.0 (0.0)            ; 282 (0)             ; 271 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master                                                                                                                                                                        ; altera_avalon_st_jtag_interface                                                                 ; altera_jtag_dc_streaming_181                    ;
;             |node|                                                                   ; 0.7 (0.0)            ; 1.2 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|node                                                                                                                                                                   ; altera_jtag_sld_node                                                                            ; altera_jtag_dc_streaming_181                    ;
;                |sld_virtual_jtag_component|                                          ; 0.7 (0.0)            ; 1.2 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component                                                                                                                                        ; sld_virtual_jtag_basic                                                                          ; altera_jtag_dc_streaming_181                    ;
;                   |sld_virtual_jtag_impl_inst|                                       ; 0.7 (0.7)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|sld_virtual_jtag_impl_inst                                                                                                             ; sld_virtual_jtag_impl                                                                           ; altera_jtag_dc_streaming_181                    ;
;             |normal.jtag_dc_streaming|                                               ; 188.9 (0.0)          ; 221.1 (0.0)                      ; 39.1 (0.0)                                        ; 6.9 (0.0)                        ; 0.0 (0.0)            ; 279 (0)             ; 271 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming                                                                                                                                               ; altera_jtag_dc_streaming                                                                        ; altera_jtag_dc_streaming_181                    ;
;                |jtag_streaming|                                                      ; 175.0 (169.8)        ; 186.0 (176.8)                    ; 15.3 (9.6)                                        ; 4.3 (2.5)                        ; 0.0 (0.0)            ; 268 (262)           ; 194 (175)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming                                                                                                                                ; altera_jtag_streaming                                                                           ; altera_jtag_dc_streaming_181                    ;
;                   |clock_sense_reset_n_synchronizer|                                 ; 0.6 (0.6)            ; 3.0 (3.0)                        ; 3.0 (3.0)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer                                                                                               ; altera_std_synchronizer                                                                         ; altera_jtag_dc_streaming_181                    ;
;                   |clock_sensor_synchronizer|                                        ; 0.1 (0.1)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor_synchronizer                                                                                                      ; altera_std_synchronizer                                                                         ; altera_jtag_dc_streaming_181                    ;
;                   |clock_to_sample_div2_synchronizer|                                ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2_synchronizer                                                                                              ; altera_std_synchronizer                                                                         ; altera_jtag_dc_streaming_181                    ;
;                   |idle_inserter|                                                    ; 1.3 (1.3)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter                                                                                                                  ; altera_avalon_st_idle_inserter                                                                  ; altera_jtag_dc_streaming_181                    ;
;                   |idle_remover|                                                     ; 2.4 (2.4)            ; 2.3 (2.3)                        ; 0.1 (0.1)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover                                                                                                                   ; altera_avalon_st_idle_remover                                                                   ; altera_jtag_dc_streaming_181                    ;
;                   |reset_to_sample_synchronizer|                                     ; 0.5 (0.5)            ; 1.2 (1.2)                        ; 1.2 (1.2)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer                                                                                                   ; altera_std_synchronizer                                                                         ; altera_jtag_dc_streaming_181                    ;
;                |sink_crosser|                                                        ; 11.7 (3.1)           ; 23.1 (7.6)                       ; 12.9 (5.2)                                        ; 1.4 (0.7)                        ; 0.0 (0.0)            ; 10 (4)              ; 47 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser                                                                                                                                  ; altera_avalon_st_clock_crosser                                                                  ; altera_jtag_dc_streaming_181                    ;
;                   |in_to_out_synchronizer|                                           ; -0.1 (-0.1)          ; 0.9 (0.9)                        ; 1.0 (1.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer                                                                                                           ; altera_std_synchronizer_nocut                                                                   ; altera_jtag_dc_streaming_181                    ;
;                   |out_to_in_synchronizer|                                           ; 0.5 (0.5)            ; 3.0 (3.0)                        ; 2.7 (2.7)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer                                                                                                           ; altera_std_synchronizer_nocut                                                                   ; altera_jtag_dc_streaming_181                    ;
;                   |output_stage|                                                     ; 8.2 (8.2)            ; 11.7 (11.7)                      ; 4.0 (4.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 6 (6)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage                                                                                                                     ; altera_avalon_st_pipeline_base                                                                  ; altera_jtag_dc_streaming_181                    ;
;                |source_crosser|                                                      ; 1.8 (1.3)            ; 10.4 (6.9)                       ; 9.3 (6.1)                                         ; 0.7 (0.4)                        ; 0.0 (0.0)            ; 1 (0)               ; 27 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser                                                                                                                                ; altera_jtag_src_crosser                                                                         ; altera_jtag_dc_streaming_181                    ;
;                   |crosser|                                                          ; 0.5 (0.6)            ; 3.5 (0.6)                        ; 3.3 (0.1)                                         ; 0.3 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser                                                                                                                        ; altera_jtag_control_signal_crosser                                                              ; altera_jtag_dc_streaming_181                    ;
;                      |synchronizer|                                                  ; -0.0 (-0.0)          ; 2.9 (2.9)                        ; 3.2 (3.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer                                                                                                           ; altera_std_synchronizer                                                                         ; altera_jtag_dc_streaming_181                    ;
;                |synchronizer|                                                        ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer                                                                                                                                  ; altera_std_synchronizer                                                                         ; altera_jtag_dc_streaming_181                    ;
;          |p2b|                                                                       ; 13.4 (13.4)          ; 16.0 (16.0)                      ; 2.7 (2.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 25 (25)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; jtag_master|master_0|p2b                                                                                                                                                                                                     ; altera_avalon_st_packets_to_bytes                                                               ; altera_avalon_st_packets_to_bytes_181           ;
;          |p2b_adapter|                                                               ; 7.5 (7.5)            ; 8.2 (8.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; jtag_master|master_0|p2b_adapter                                                                                                                                                                                             ; alt_jtag_csr_master_channel_adapter_181_imsynky                                                 ; channel_adapter_181                             ;
;          |rst_controller|                                                            ; -0.0 (0.0)           ; 1.0 (0.0)                        ; 1.3 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; jtag_master|master_0|rst_controller                                                                                                                                                                                          ; altera_reset_controller                                                                         ; altera_reset_controller_181                     ;
;             |alt_rst_sync_uq1|                                                       ; -0.0 (-0.0)          ; 1.0 (1.0)                        ; 1.3 (1.3)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; jtag_master|master_0|rst_controller|alt_rst_sync_uq1                                                                                                                                                                         ; altera_reset_synchronizer                                                                       ; altera_reset_controller_181                     ;
;          |transacto|                                                                 ; 126.0 (0.0)          ; 145.3 (0.0)                      ; 23.7 (0.0)                                        ; 4.5 (0.0)                        ; 0.0 (0.0)            ; 196 (0)             ; 142 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; jtag_master|master_0|transacto                                                                                                                                                                                               ; altera_avalon_packets_to_master                                                                 ; altera_avalon_packets_to_master_181             ;
;             |p2m|                                                                    ; 126.0 (126.0)        ; 145.3 (145.3)                    ; 23.7 (23.7)                                       ; 4.5 (4.5)                        ; 0.0 (0.0)            ; 196 (196)           ; 142 (142)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; jtag_master|master_0|transacto|p2m                                                                                                                                                                                           ; packets_to_master                                                                               ; altera_avalon_packets_to_master_181             ;
;    |lb_fifo_reset_sync|                                                              ; 2.0 (2.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; lb_fifo_reset_sync                                                                                                                                                                                                           ; alt_mge_reset_synchronizer                                                                      ; altera_work                                     ;
+--------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                                                   ;
+----------------------+----------+---------------------+--------------------+----------------+-----------------------------------+-------------------------------------+
; Name                 ; Pin Type ; Input Delay Chain 0 ; Output Delay Chain ; OE Delay Chain ; IO_12_LANE Input Data Delay Chain ; IO_12_LANE Input Strobe Delay Chain ;
+----------------------+----------+---------------------+--------------------+----------------+-----------------------------------+-------------------------------------+
; tx_serial_data[1]    ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; tx_serial_data[0]    ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; led_heartbeat        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; channel_ready_n[0]   ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; channel_ready_n[1]   ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; led_other            ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; sfp_scl_0            ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; sfp_scl_1            ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; sfp_sda_0            ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; sfp_sda_1            ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; sfp_int_0            ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; sfp_int_1            ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; arduino_scl          ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; arduino_sda          ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; rx_serial_data[1]    ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; rx_serial_data[0]    ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; clk_125              ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; refclk_10g           ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; reset_n              ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; tx_serial_data[1](n) ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; tx_serial_data[0](n) ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; rx_serial_data[1](n) ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; rx_serial_data[0](n) ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; clk_125(n)           ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; refclk_10g(n)        ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
+----------------------+----------+---------------------+--------------------+----------------+-----------------------------------+-------------------------------------+


+---------------------------------------------------------+
; Routing Usage Summary                                   ;
+------------------------------+--------------------------+
; Routing Resource Type        ; Usage                    ;
+------------------------------+--------------------------+
; Block interconnects          ; 62,657 / 664,374 ( 9 % ) ;
; C27 interconnects            ; 322 / 12,769 ( 3 % )     ;
; C4 interconnects             ; 35,648 / 514,392 ( 7 % ) ;
; Direct links                 ; 13,114 / 664,374 ( 2 % ) ;
; Global clocks                ; 4 / 32 ( 13 % )          ;
; Periphery clocks             ; 4 / 410 ( < 1 % )        ;
; R3 interconnects             ; 17,139 / 246,936 ( 7 % ) ;
; R32 interconnects            ; 228 / 28,257 ( < 1 % )   ;
; R32/C27 interconnect drivers ; 405 / 74,920 ( < 1 % )   ;
; R6 interconnects             ; 26,291 / 527,108 ( 5 % ) ;
; Regional clock lefts         ; 0 / 8 ( 0 % )            ;
; Regional clock out bottoms   ; 0 / 8 ( 0 % )            ;
; Regional clock out tops      ; 0 / 8 ( 0 % )            ;
; Regional clock rights        ; 0 / 8 ( 0 % )            ;
; Regional clocks              ; 0 / 8 ( 0 % )            ;
; Spine buffers                ; 10 / 220 ( 5 % )         ;
; Spine clocks                 ; 18 / 330 ( 5 % )         ;
; Spine feedthroughs           ; 4 / 224 ( 2 % )          ;
+------------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                            ;
+----------------------------------------------------------+-----------------------------------------------------------+-------------------+
; Source Clock(s)                                          ; Destination Clock(s)                                      ; Delay Added in ns ;
+----------------------------------------------------------+-----------------------------------------------------------+-------------------+
; altera_reserved_tck                                      ; altera_reserved_tck                                       ; 2102.5            ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk1                     ; DUT|core_pll|xcvr_fpll_a10_0|outclk1                      ; 2037.6            ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk0                     ; DUT|core_pll|xcvr_fpll_a10_0|outclk0                      ; 666.9             ;
; clk_125                                                  ; clk_125                                                   ; 429.6             ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 141.1             ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 130.8             ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk ; 63.5              ;
+----------------------------------------------------------+-----------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                  ; Destination Register                                                                                                                                                                           ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs~pld_10g_krfec_rx_blk_lock_10g_reg.reg ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|width_adpt_64_to_32|block_lock_out                                                                           ; 2.187             ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                             ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA                                                                          ; 2.060             ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[0]                                                                                                                                                ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[6]                                                                                   ; 2.013             ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[1]                                                                                                                                                ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[6]                                                                                   ; 1.962             ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[2]                                                                                                                                                ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[6]                                                                                   ; 1.955             ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[2]                                                                                                                                          ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]                                                                                   ; 1.940             ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[3]                                                                                                                                          ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]                                                                                   ; 1.933             ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[1]                                                                                                                                          ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]                                                                                   ; 1.932             ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[0]                                                                                                                                          ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]                                                                                   ; 1.885             ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[2]                                                                                                                                           ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[6]                                                                                   ; 1.845             ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]                                                                                                                                                             ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA                                                                          ; 1.809             ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[0]                                                                                                                                           ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[6]                                                                                   ; 1.802             ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[1]                                                                                                                                           ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[6]                                                                                   ; 1.787             ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA                                                                                                                                            ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[6]                                                                                   ; 1.737             ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER                                                                                                                                               ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[6]                                                                                   ; 1.733             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[19]                                                                              ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a19~reg1            ; 1.680             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[15]                                                                              ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a15~reg1            ; 1.673             ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs~pld_10g_krfec_rx_blk_lock_10g_reg.reg ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|rx_sync_reg                                                                                                  ; 1.660             ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena_reg[4]                                                                                                                                                                 ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA                                                                          ; 1.641             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[33]                                                                              ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a33~reg1            ; 1.640             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[47]                                                                             ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a47~reg1           ; 1.630             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_addr_reg[2]                                                                               ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a15~reg1            ; 1.630             ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[6]                                                                                                                                                ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[6]                                                                                   ; 1.625             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[17]                                                                              ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a17~reg1            ; 1.620             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[45]                                                                             ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a45~reg1           ; 1.620             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[18]                                                                              ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a18~reg1            ; 1.616             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[17]                                                                             ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a17~reg1           ; 1.606             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[34]                                                                              ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a34~reg1            ; 1.597             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_addr_reg[8]                                                                               ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a30~reg1            ; 1.590             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[16]                                                                              ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a16~reg1            ; 1.587             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[19]                                                                             ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a19~reg1           ; 1.583             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[18]                                                                             ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a18~reg1           ; 1.573             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_addr_reg[4]                                                                               ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a15~reg1            ; 1.573             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[16]                                                                             ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a16~reg1           ; 1.570             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_addr_reg[11]                                                                              ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a15~reg1            ; 1.567             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[15]                                                                             ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a15~reg1           ; 1.566             ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]                                                                                                                                                            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]                                                                                           ; 1.563             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[46]                                                                             ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a46~reg1           ; 1.557             ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[4]                                                                                                                                                ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[6]                                                                                   ; 1.549             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_addr_reg[7]                                                                               ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a15~reg1            ; 1.537             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_addr_reg[1]                                                                               ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a30~reg1            ; 1.537             ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[7]                                                                                                                                                ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[6]                                                                                   ; 1.532             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[13]                                                                             ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a13~reg1           ; 1.530             ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[3]                                                                                                                                                ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[6]                                                                                   ; 1.530             ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]                                                                                                                                                             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]                                                                                           ; 1.530             ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_valid                                                                                                                                                   ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[10]                                                         ; 1.520             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[32]                                                                              ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a32~reg1            ; 1.520             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_addr_reg[9]                                                                               ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a15~reg1            ; 1.520             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[14]                                                                             ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a14~reg1           ; 1.520             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_addr_reg[5]                                                                               ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a30~reg1            ; 1.513             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_addr_reg[0]                                                                               ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a15~reg1            ; 1.510             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[12]                                                                             ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a12~reg1           ; 1.507             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[30]                                                                              ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a30~reg1            ; 1.503             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_addr_reg[10]                                                                              ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a15~reg1            ; 1.503             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_addr_reg[6]                                                                               ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a15~reg1            ; 1.500             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_shift_cntr_reg[0]                                                                   ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_shift_cntr_reg[3] ; 1.488             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_shift_cntr_reg[5]                                                                   ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_shift_cntr_reg[3] ; 1.488             ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2]                                                                                                                                                             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3]                                                                                           ; 1.487             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[34]                                                                             ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a34~reg1           ; 1.486             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_addr_reg[1]                                                                              ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a30~reg1           ; 1.480             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[3]                                                                              ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a3~reg1            ; 1.477             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[31]                                                                              ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a31~reg1            ; 1.477             ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10]                                                                                                                                                            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]                                                                                          ; 1.476             ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[5]                                                                                                                                                ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[6]                                                                                   ; 1.475             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[32]                                                                             ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a32~reg1           ; 1.473             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_shift_cntr_reg[1]                                                                   ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_shift_cntr_reg[3] ; 1.465             ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                                                                                                                                                                   ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[0]                                                                        ; 1.464             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[33]                                                                             ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a33~reg1           ; 1.463             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_addr_reg[3]                                                                               ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a30~reg1            ; 1.460             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_addr_reg[2]                                                                              ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a30~reg1           ; 1.460             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[30]                                                                             ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a30~reg1           ; 1.453             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[11]                                                                             ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a11~reg1           ; 1.450             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_addr_reg[3]                                                                              ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a30~reg1           ; 1.447             ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]                                                                                                                                                                   ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[0]                                                                        ; 1.447             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[47]                                                                              ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a47~reg1            ; 1.447             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[13]                                                                              ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a13~reg1            ; 1.447             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_addr_reg[8]                                                                              ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a30~reg1           ; 1.447             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[2]                                                                              ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a2~reg1            ; 1.443             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[10]                                                                              ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a10~reg1            ; 1.440             ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[8]                                                                                                                                              ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]                                                                                   ; 1.439             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_shift_cntr_reg[4]                                                                   ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_shift_cntr_reg[3] ; 1.439             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[4]                                                                              ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a4~reg1            ; 1.437             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_addr_reg[9]                                                                              ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a30~reg1           ; 1.433             ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[7]                                                                                                                                              ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]                                                                                   ; 1.433             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[1]                                                                              ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a1~reg1            ; 1.433             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[0]                                                                              ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a0~reg1            ; 1.430             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_addr_reg[10]                                                                             ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a0~reg1            ; 1.426             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_addr_reg[7]                                                                              ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a30~reg1           ; 1.426             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_shift_cntr_reg[2]                                                                   ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_shift_cntr_reg[3] ; 1.425             ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[0]                                                                                                                                          ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[0]                                                                              ; 1.423             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[3]                                                                               ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a3~reg1             ; 1.423             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_addr_reg[6]                                                                              ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a30~reg1           ; 1.423             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_shift_cntr_reg[3]                                                                   ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_shift_cntr_reg[3] ; 1.422             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[31]                                                                             ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a31~reg1           ; 1.420             ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[2]                                                                                                                                          ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[2]                                                                              ; 1.420             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[35]                                                                              ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a35~reg1            ; 1.420             ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[5]                                                                                                                                          ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[5]                                                                              ; 1.417             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[42]                                                                              ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a42~reg1            ; 1.417             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[43]                                                                              ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a43~reg1            ; 1.413             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_addr_reg[5]                                                                              ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a30~reg1           ; 1.410             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-------------------------------------------------------------------------------+
; Fitter HSLP Summary                                                           ;
+--------------------------------------------------------+---------------+------+
; Resource                                               ; Usage         ; %    ;
+--------------------------------------------------------+---------------+------+
;                                                        ;               ;      ;
; Programmable power technology high-speed tiles         ; 371 / 3,531   ; 11 % ;
; Programmable power technology low-power tiles          ; 3,160 / 3,531 ; 89 % ;
;     -- low-power tiles that are used by the design     ; 772 / 3,160   ; 24 % ;
;     -- unused tiles (low-power)                        ; 2,388 / 3,160 ; 76 % ;
;                                                        ;               ;      ;
; Programmable power technology high-speed LAB tiles     ; 301 / 2,642   ; 11 % ;
; Programmable power technology low-power LAB tiles      ; 2,341 / 2,642 ; 89 % ;
;     -- low-power LAB tiles that are used by the design ; 745 / 2,341   ; 32 % ;
;     -- unused LAB tiles (low-power)                    ; 1,596 / 2,341 ; 68 % ;
;                                                        ;               ;      ;
+--------------------------------------------------------+---------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                   ;
+--------------------------------------------------+---------------------------+--------------+------------------------------------------------------------+---------------+----------------------------+
; Name                                             ; Ignored Entity            ; Ignored From ; Ignored To                                                 ; Ignored Value ; Ignored Source             ;
+--------------------------------------------------+---------------------------+--------------+------------------------------------------------------------+---------------+----------------------------+
; Dedicated Reference Clock Pin Termination        ; altera_eth_top            ;              ; refclk_10g                                                 ; TRISTATE_OFF  ; QSF Assignment             ;
; Merge TX PLL driven by registers with same clear ; altera_xcvr_reset_control ;              ; alt_xcvr_reset_counter:g_pll.counter_pll_powerdown|r_reset ; ON            ; Compiler or HDL Assignment ;
+--------------------------------------------------+---------------------------+--------------+------------------------------------------------------------+---------------+----------------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Can't read Quartus Prime message file C:/Users/ahaas/Downloads/bts_config_eth_18/alt_em10g32_2_EXAMPLE_DESIGN/LL10G_10G_USXGMII/qdb/_compiler/altera_eth_top/_flat/18.1.0/legacy/1/altera_eth_top.fit.plan.header.qmsgdb.
Make sure the file exists and is up to date, and you have permission to read and write the file.
Info (16677): Loading synthesized database
Info (16734): Loading "synthesized" snapshot for partition "root_partition".
Info (16734): Loading "synthesized" snapshot for partition "auto_fab_0".
Info (16678): Successfully loaded synthesized database: elapsed time is 00:00:04
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 10CX220YF780I5G for design "altera_eth_top"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '100'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '-40'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (12262): Starting Fitter periphery placement operations
Info (12290): Loading the periphery placement data.
Info (12291): Periphery placement data loaded: elapsed time is 00:00:07
Info (12627): Pin ~ALTERA_DATA0~ is reserved at location AE10
Info (12627): Pin ~ALTERA_CLKUSR~ is reserved at location Y15
Info (18163): Pin ~ALTERA_CLKUSR~ was reserved for calibration. This pin must be assigned a 100-125 MHz clock.
Info (11685): 6 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins
    Info (11684): Differential I/O pin "tx_serial_data[1]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "tx_serial_data[1](n)"
    Info (11684): Differential I/O pin "tx_serial_data[0]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "tx_serial_data[0](n)"
    Info (11684): Differential I/O pin "rx_serial_data[1]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "rx_serial_data[1](n)"
    Info (11684): Differential I/O pin "rx_serial_data[0]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "rx_serial_data[0](n)"
    Info (11684): Differential I/O pin "clk_125" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "clk_125(n)" File: C:/Users/ahaas/Downloads/bts_config_eth_18/alt_em10g32_2_EXAMPLE_DESIGN/LL10G_10G_USXGMII/altera_eth_top.sv Line: 21
    Info (11684): Differential I/O pin "refclk_10g" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "refclk_10g(n)" File: C:/Users/ahaas/Downloads/bts_config_eth_18/alt_em10g32_2_EXAMPLE_DESIGN/LL10G_10G_USXGMII/altera_eth_top.sv Line: 22
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (16210): Plan updated with currently enabled project assignments.
Info (12295): Periphery placement of all unplaced cells complete: elapsed time is 00:00:01
Info (17952): Global preservation of unused RX channels is enabled. Preserving 10 unused RX channel location(s).
Info (18653): Global preservation of unused TX channels is enabled. Preserving 10 unused TX channel location(s).
Info (17953): Preserved 10 unused RX channel(s).
Info (18654): Preserved 10 unused TX channel(s).
Info (11178): Promoted 6 clocks (2 global, 4 periphery)
    Info (13173): DUT|core_pll|xcvr_fpll_a10_0|outclk0~CLKENA0 (5926 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_1D_G_I14
    Info (13173): DUT|core_pll|xcvr_fpll_a10_0|outclk1~CLKENA0 (10524 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_1D_G_I10
    Info (13173): DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out~CLKENA0 (746 fanout) drives Periphery Clock Region 2, with the buffer placed at CLKCTRL_1D_P2_I3
    Info (13173): DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out~CLKENA0 (281 fanout) drives Periphery Clock Region 2, with the buffer placed at CLKCTRL_1D_P2_I0
    Info (13173): DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out~CLKENA0 (746 fanout) drives Periphery Clock Region 2, with the buffer placed at CLKCTRL_1D_P2_I6
    Info (13173): DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out~CLKENA0 (281 fanout) drives Periphery Clock Region 2, with the buffer placed at CLKCTRL_1D_P2_I7
Info (11191): Automatically promoted 2 clocks (2 global)
    Info (13173): clk_125~inputCLKENA0 (2681 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_2A_G_I20
    Info (13173): ~ALTERA_CLKUSR~~ibufCLKENA0 (40 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_2A_G_I22
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_xcvr_resync
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_resync*sync_r[0]]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity YPHP7743
        Info (332166): set_disable_timing [get_cells -hierarchical VVYU6267_0]
        Info (332166): set_disable_timing [get_cells -hierarchical XWCN9723_0]
        Info (332166): set_disable_timing [get_cells -hierarchical XWCN9723_1]
        Info (332166): set_disable_timing [get_cells -hierarchical XWCN9723_2]
        Info (332166): set_disable_timing [get_cells -hierarchical XWCN9723_3]
        Info (332166): set_disable_timing [get_cells -hierarchical XWCN9723_4]
        Info (332166): set_disable_timing [get_cells -hierarchical XWCN9723_5]
        Info (332166): set_disable_timing [get_cells -hierarchical XWCN9723_6]
        Info (332166): set_disable_timing [get_cells -hierarchical XWCN9723_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BVXN3148_0]
    Info (332165): Entity alt_sld_fab_0_altera_a10_xcvr_reset_sequencer_181_2w4xi5i
        Info (332166): if { [get_collection_size [get_pins -compatibility_mode -nowarn ~ALTERA_CLKUSR~~ibuf|o]] > 0 } { create_clock -name ~ALTERA_CLKUSR~ -period 8 [get_pins -compatibility_mode -nowarn ~ALTERA_CLKUSR~~ibuf|o] }
Info (19539): Reading the HDL-embedded SDC files elapsed 00:00:01.
Info (332104): Reading SDC File: 'altera_eth_top.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface|pma_rx_pma_clk} -duty_cycle 50.00 -name {DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout} {DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pcs_rx_clk_out}
    Info (332110): create_generated_clock -source {DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface|pma_rx_pma_clk} -duty_cycle 50.00 -name {DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout} {DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pcs_rx_clk_out}
    Info (332110): create_generated_clock -source {DUT|core_pll|xcvr_fpll_a10_0|fpll_refclk_select_inst|refclk} -divide_by 33 -multiply_by 8 -duty_cycle 50.00 -name {DUT|core_pll|xcvr_fpll_a10_0|outclk0} {DUT|core_pll|xcvr_fpll_a10_0|fpll_inst|outclk[2]}
    Info (332110): create_generated_clock -source {DUT|core_pll|xcvr_fpll_a10_0|fpll_refclk_select_inst|refclk} -divide_by 33 -multiply_by 16 -duty_cycle 50.00 -name {DUT|core_pll|xcvr_fpll_a10_0|outclk1} {DUT|core_pll|xcvr_fpll_a10_0|fpll_inst|outclk[0]}
    Info (332110): create_generated_clock -source {clk_125~inputCLKENA0|outclk} -duty_cycle 50.00 -name {DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|avmmclk} {DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}
    Info (332110): create_generated_clock -source {clk_125~inputCLKENA0|outclk} -duty_cycle 50.00 -name {DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|avmmclk} {DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}
    Info (332110): create_generated_clock -source {DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_x6_up_bus[5]} -divide_by 16 -duty_cycle 50.00 -name {DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk} {DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_out_bus[0]}
    Info (332110): create_generated_clock -source {DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_x6_up_bus[5]} -divide_by 16 -duty_cycle 50.00 -name {DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk} {DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_out_bus[0]}
    Info (332110): create_generated_clock -source {DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[0]} -divide_by 2 -duty_cycle 50.00 -name {DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_pma_clk} {DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}
    Info (332110): create_generated_clock -source {DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface|pma_tx_pma_clk} -duty_cycle 50.00 -name {DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout} {DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pcs_tx_clk_out}
    Info (332110): create_generated_clock -source {DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[0]} -divide_by 2 -duty_cycle 50.00 -name {DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_pma_clk} {DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}
    Info (332110): create_generated_clock -source {DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface|pma_tx_pma_clk} -duty_cycle 50.00 -name {DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout} {DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pcs_tx_clk_out}
    Info (332110): create_generated_clock -source {DUT|u_xcvr_atx_pll_10g|xcvr_atx_pll_a10_0|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_lc_refclk_select_mux_inst|ref_iqclk[1]} -invert -multiply_by 8 -duty_cycle 50.00 -name {DUT|u_xcvr_atx_pll_10g|xcvr_atx_pll_a10_0|mcgb_serial_clk} {DUT|u_xcvr_atx_pll_10g|xcvr_atx_pll_a10_0|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_cgb_master_inst|cpulse_out_bus[5]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'rtl/mac/alt_usxgmii_mac/alt_em10g32_181/synth/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'rtl/mac/alt_usxgmii_mac/alt_em10g32_181/synth/low_latency_10G_ethernet.sdc'
Info (332104): Reading SDC File: 'rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/synth/alt_mge_phy_usxg32_pcs.sdc'
Info (332104): Reading SDC File: 'rtl/phy/alt_usxgmii_phy/altera_xcvr_native_a10_181/synth/altera_xcvr_native_a10_false_paths.sdc'
Info (332104): Reading SDC File: 'rtl/jtag_avalon_master/alt_jtag_csr_master/altera_jtag_dc_streaming_181/synth/altera_avalon_st_jtag_interface.sdc'
Info (332104): Reading SDC File: 'rtl/jtag_avalon_master/alt_jtag_csr_master/altera_reset_controller_181/synth/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'rtl/address_decoder/address_decoder_channel/altera_reset_controller_181/synth/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'rtl/address_decoder/address_decoder_multi_channel/altera_reset_controller_181/synth/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'rtl/address_decoder/address_decoder_top/altera_reset_controller_181/synth/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'rtl/address_decoder/ip/address_decoder_top/address_decoder_top_mm_clock_crossing_bridge/altera_avalon_mm_clock_crossing_bridge_181/synth/altera_avalon_dc_fifo.sdc'
Info (332104): Reading SDC File: 'e:/intelfpga_pro/18.1/ip/altera/sld/jtag/altera_jtag_wys_atom/default_jtag.sdc'
Info (19449): Reading SDC files elapsed 00:00:03.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 17 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   62.500 altera_reserved_tck
    Info (332111):    8.000      clk_125
    Info (332111):    8.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|avmmclk
    Info (332111):    3.102 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout
    Info (332111):    3.102 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_pma_clk
    Info (332111):    3.102 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout
    Info (332111):    3.102 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk
    Info (332111):    8.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|avmmclk
    Info (332111):    3.102 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout
    Info (332111):    3.102 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_pma_clk
    Info (332111):    3.102 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout
    Info (332111):    3.102 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk
    Info (332111):    6.397 DUT|core_pll|xcvr_fpll_a10_0|outclk0
    Info (332111):    3.198 DUT|core_pll|xcvr_fpll_a10_0|outclk1
    Info (332111):    0.193 DUT|u_xcvr_atx_pll_10g|xcvr_atx_pll_a10_0|mcgb_serial_clk
    Info (332111):    1.551   refclk_10g
    Info (332111):    8.000 ~ALTERA_CLKUSR~
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 566 registers into blocks of type Block RAM
Info (20273): Intermediate fitter snapshots will not be committed because ENABLE_INTERMEDIATE_SNAPSHOTS QSF assignment is disabled during compilation.
Info (12517): Periphery placement operations ending: elapsed time is 00:00:58
Info (11165): Fitter preparation operations ending: elapsed time is 00:00:50
Info (170189): Fitter placement preparation operations beginning
Info (20288): The Fitter could not convert one or more RAM instances into MLABs automatically because auto MLAB conversion requires the Read-During-Write mode set to Don't Care. Change the Read-During-Write mode to Don't Care in the affected RAMS. Alternatively, to keep the current Read-During-Write mode, change the RAM type to MLAB instead of AUTO. For information on which RAM instances are affected, refer to the 'Fitter RAM Summary' table in the Fitter Report.
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (19702): Fitter has implemented the following 64 RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations
    Info (170241): For more information about RAMs, refer to the Fitter RAM Summary report.
Info (170056): Fitter has implemented the following 64 RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations
    Info (170241): For more information about RAMs, refer to the Fitter RAM Summary report.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:01:58
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:58
Info (11888): Total time spent on timing analysis during Placement is 34.26 seconds.
Info (170193): Fitter routing operations beginning
Info (170089): 4e+03 ns of routing delay (approximately 2.0% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report.
Info (11888): Total time spent on timing analysis during Routing is 21.20 seconds.
Info (16607): Fitter routing operations ending: elapsed time is 00:01:56
Info (11888): Total time spent on timing analysis during Post-Routing is 3.21 seconds.
Info (16557): Fitter post-fit operations ending: elapsed time is 00:01:21
Info (20274): Successfully committed final database.
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info: Quartus Prime Fitter was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 9723 megabytes
    Info: Processing ended: Wed Mar  1 13:24:14 2023
    Info: Elapsed time: 00:08:38
Info (19538): Reading SDC files took 00:00:07 cumulatively in this process.


