
Cycle 0. CC=Z=0 S=0 O=0, Stat=AOK
F: predPC = 0x0
D: instr = nop, rA = ----, rB = ----, valC = 0x0, valP = 0x0, Stat = BUB
E: instr = nop, valC = 0x0, valA = 0x0, valB = 0x0
   srcA = ----, srcB = ----, dstE = ----, dstM = ----, Stat = BUB
M: instr = nop, Cnd = 0, valE = 0x0, valA = 0x0
   dstE = ----, dstM = ----, Stat = BUB
W: instr = nop, valE = 0x0, valM = 0x0, dstE = ----, dstM = ----, Stat = BUB

Cycle 1. CC=Z=0 S=0 O=0, Stat=AOK
F: predPC = 0x1
D: instr = nop, rA = ----, rB = ----, valC = 0x0, valP = 0x0, Stat = ADR
E: instr = nop, valC = 0x0, valA = 0x0, valB = 0x0
   srcA = %rax, srcB = %rax, dstE = %rax, dstM = %rax, Stat = BUB
M: instr = nop, Cnd = 0, valE = 0x0, valA = 0x0
   dstE = ----, dstM = ----, Stat = BUB
W: instr = nop, valE = 0x0, valM = 0x0, dstE = ----, dstM = ----, Stat = BUB

Cycle 2. CC=Z=0 S=0 O=0, Stat=AOK
F: predPC = 0x2
D: instr = nop, rA = ----, rB = ----, valC = 0x0, valP = 0x0, Stat = ADR
E: instr = nop, valC = 0x0, valA = 0x0, valB = 0x0
   srcA = %rax, srcB = %rax, dstE = %rax, dstM = %rax, Stat = ADR
M: instr = nop, Cnd = 0, valE = 0x0, valA = 0x0
   dstE = %rax, dstM = %rax, Stat = BUB
W: instr = nop, valE = 0x0, valM = 0x0, dstE = ----, dstM = ----, Stat = BUB

Cycle 3. CC=Z=0 S=0 O=0, Stat=AOK
F: predPC = 0x3
D: instr = nop, rA = ----, rB = ----, valC = 0x0, valP = 0x0, Stat = ADR
E: instr = nop, valC = 0x0, valA = 0x0, valB = 0x0
   srcA = %rax, srcB = %rax, dstE = %rax, dstM = %rax, Stat = ADR
M: instr = nop, Cnd = 0, valE = 0x0, valA = 0x0
   dstE = %rax, dstM = %rax, Stat = ADR
W: instr = nop, valE = 0x0, valM = 0x0, dstE = %rax, dstM = %rax, Stat = BUB

Cycle 4. CC=Z=0 S=0 O=0, Stat=AOK
F: predPC = 0x4
D: instr = nop, rA = ----, rB = ----, valC = 0x0, valP = 0x0, Stat = ADR
E: instr = nop, valC = 0x0, valA = 0x0, valB = 0x0
   srcA = %rax, srcB = %rax, dstE = %rax, dstM = %rax, Stat = ADR
M: instr = nop, Cnd = 0, valE = 0x0, valA = 0x0
   dstE = %rax, dstM = %rax, Stat = ADR
W: instr = nop, valE = 0x0, valM = 0x0, dstE = %rax, dstM = %rax, Stat = ADR
Processor State:
Status 'ADR', CC Z=0 S=0 O=0

Changes to registers:

Changes to memory:
