

================================================================
== Vitis HLS Report for 'adpcm_main_Pipeline_adpcm_main_label13'
================================================================
* Date:           Sun Jun 23 07:23:09 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        adpcm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.842 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   144003|   144003|  0.720 ms|  0.720 ms|  144003|  144003|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+---------+---------+----------+----------+-----+-----+---------+
        |                   |        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |      Instance     | Module |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------+--------+---------+---------+----------+----------+-----+-----+---------+
        |grp_decode_fu_142  |decode  |       34|       34|  0.170 us|  0.170 us|   10|   10|      yes|
        +-------------------+--------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- adpcm_main_label13  |   144001|   144001|        38|         36|          1|  4000|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     43|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        1|   57|    8850|   6432|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    362|    -|
|Register         |        -|    -|     152|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|   57|    9002|   6837|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|   25|       8|     12|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------+--------+---------+----+------+------+-----+
    |      Instance     | Module | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------+--------+---------+----+------+------+-----+
    |grp_decode_fu_142  |decode  |        1|  57|  8850|  6432|    0|
    +-------------------+--------+---------+----+------+------+-----+
    |Total              |        |        1|  57|  8850|  6432|    0|
    +-------------------+--------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln782_fu_238_p2   |         +|   0|  0|  14|          13|           2|
    |icmp_ln782_fu_213_p2  |      icmp|   0|  0|  14|          13|           9|
    |or_ln786_fu_262_p2    |        or|   0|  0|  13|          13|           1|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  43|          40|          14|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                    |  164|         37|    1|         37|
    |ap_done_int                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |    9|          2|    1|          2|
    |ap_sig_allocacmp_i_4         |    9|          2|   13|         26|
    |dec_ah1_o                    |    9|          2|   16|         32|
    |dec_ah2_o                    |    9|          2|   15|         30|
    |dec_al1_o                    |    9|          2|   16|         32|
    |dec_al2_o                    |    9|          2|   15|         30|
    |dec_deth_o                   |    9|          2|   15|         30|
    |dec_detl_o                   |    9|          2|   15|         30|
    |dec_nbh_o                    |    9|          2|   15|         30|
    |dec_nbl_o                    |    9|          2|   15|         30|
    |dec_ph1_o                    |    9|          2|   32|         64|
    |dec_ph2_o                    |    9|          2|   32|         64|
    |dec_plt1_o                   |    9|          2|   32|         64|
    |dec_plt2_o                   |    9|          2|   32|         64|
    |dec_rh1_o                    |    9|          2|   31|         62|
    |dec_rh2_o                    |    9|          2|   31|         62|
    |dec_rlt1_o                   |    9|          2|   31|         62|
    |dec_rlt2_o                   |    9|          2|   31|         62|
    |i_fu_100                     |    9|          2|   13|         26|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  362|         81|  405|        845|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |  36|   0|   36|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |grp_decode_fu_142_ap_start_reg  |   1|   0|    1|          0|
    |i_4_reg_279                     |  13|   0|   13|          0|
    |i_4_reg_279_pp0_iter1_reg       |  13|   0|   13|          0|
    |i_fu_100                        |  13|   0|   13|          0|
    |icmp_ln782_reg_286              |   1|   0|    1|          0|
    |trunc_ln784_reg_295             |   8|   0|    8|          0|
    |xout1                           |  32|   0|   32|          0|
    |xout2                           |  32|   0|   32|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 152|   0|  152|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+-----------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  adpcm_main_Pipeline_adpcm_main_label13|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  adpcm_main_Pipeline_adpcm_main_label13|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  adpcm_main_Pipeline_adpcm_main_label13|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  adpcm_main_Pipeline_adpcm_main_label13|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  adpcm_main_Pipeline_adpcm_main_label13|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  adpcm_main_Pipeline_adpcm_main_label13|  return value|
|compressed_address0    |  out|   12|   ap_memory|                              compressed|         array|
|compressed_ce0         |  out|    1|   ap_memory|                              compressed|         array|
|compressed_q0          |   in|   32|   ap_memory|                              compressed|         array|
|result_address0        |  out|   13|   ap_memory|                                  result|         array|
|result_ce0             |  out|    1|   ap_memory|                                  result|         array|
|result_we0             |  out|    1|   ap_memory|                                  result|         array|
|result_d0              |  out|   32|   ap_memory|                                  result|         array|
|result_address1        |  out|   13|   ap_memory|                                  result|         array|
|result_ce1             |  out|    1|   ap_memory|                                  result|         array|
|result_we1             |  out|    1|   ap_memory|                                  result|         array|
|result_d1              |  out|   32|   ap_memory|                                  result|         array|
|dec_rlt1_i             |   in|   31|     ap_ovld|                                dec_rlt1|       pointer|
|dec_rlt1_o             |  out|   31|     ap_ovld|                                dec_rlt1|       pointer|
|dec_rlt1_o_ap_vld      |  out|    1|     ap_ovld|                                dec_rlt1|       pointer|
|dec_al1_i              |   in|   16|     ap_ovld|                                 dec_al1|       pointer|
|dec_al1_o              |  out|   16|     ap_ovld|                                 dec_al1|       pointer|
|dec_al1_o_ap_vld       |  out|    1|     ap_ovld|                                 dec_al1|       pointer|
|dec_rlt2_i             |   in|   31|     ap_ovld|                                dec_rlt2|       pointer|
|dec_rlt2_o             |  out|   31|     ap_ovld|                                dec_rlt2|       pointer|
|dec_rlt2_o_ap_vld      |  out|    1|     ap_ovld|                                dec_rlt2|       pointer|
|dec_al2_i              |   in|   15|     ap_ovld|                                 dec_al2|       pointer|
|dec_al2_o              |  out|   15|     ap_ovld|                                 dec_al2|       pointer|
|dec_al2_o_ap_vld       |  out|    1|     ap_ovld|                                 dec_al2|       pointer|
|dec_detl_i             |   in|   15|     ap_ovld|                                dec_detl|       pointer|
|dec_detl_o             |  out|   15|     ap_ovld|                                dec_detl|       pointer|
|dec_detl_o_ap_vld      |  out|    1|     ap_ovld|                                dec_detl|       pointer|
|il                     |   in|    6|     ap_none|                                      il|       pointer|
|dec_nbl_i              |   in|   15|     ap_ovld|                                 dec_nbl|       pointer|
|dec_nbl_o              |  out|   15|     ap_ovld|                                 dec_nbl|       pointer|
|dec_nbl_o_ap_vld       |  out|    1|     ap_ovld|                                 dec_nbl|       pointer|
|dec_plt1_i             |   in|   32|     ap_ovld|                                dec_plt1|       pointer|
|dec_plt1_o             |  out|   32|     ap_ovld|                                dec_plt1|       pointer|
|dec_plt1_o_ap_vld      |  out|    1|     ap_ovld|                                dec_plt1|       pointer|
|dec_plt2_i             |   in|   32|     ap_ovld|                                dec_plt2|       pointer|
|dec_plt2_o             |  out|   32|     ap_ovld|                                dec_plt2|       pointer|
|dec_plt2_o_ap_vld      |  out|    1|     ap_ovld|                                dec_plt2|       pointer|
|dec_rh1_i              |   in|   31|     ap_ovld|                                 dec_rh1|       pointer|
|dec_rh1_o              |  out|   31|     ap_ovld|                                 dec_rh1|       pointer|
|dec_rh1_o_ap_vld       |  out|    1|     ap_ovld|                                 dec_rh1|       pointer|
|dec_ah1_i              |   in|   16|     ap_ovld|                                 dec_ah1|       pointer|
|dec_ah1_o              |  out|   16|     ap_ovld|                                 dec_ah1|       pointer|
|dec_ah1_o_ap_vld       |  out|    1|     ap_ovld|                                 dec_ah1|       pointer|
|dec_rh2_i              |   in|   31|     ap_ovld|                                 dec_rh2|       pointer|
|dec_rh2_o              |  out|   31|     ap_ovld|                                 dec_rh2|       pointer|
|dec_rh2_o_ap_vld       |  out|    1|     ap_ovld|                                 dec_rh2|       pointer|
|dec_ah2_i              |   in|   15|     ap_ovld|                                 dec_ah2|       pointer|
|dec_ah2_o              |  out|   15|     ap_ovld|                                 dec_ah2|       pointer|
|dec_ah2_o_ap_vld       |  out|    1|     ap_ovld|                                 dec_ah2|       pointer|
|dec_deth_i             |   in|   15|     ap_ovld|                                dec_deth|       pointer|
|dec_deth_o             |  out|   15|     ap_ovld|                                dec_deth|       pointer|
|dec_deth_o_ap_vld      |  out|    1|     ap_ovld|                                dec_deth|       pointer|
|dec_nbh_i              |   in|   15|     ap_ovld|                                 dec_nbh|       pointer|
|dec_nbh_o              |  out|   15|     ap_ovld|                                 dec_nbh|       pointer|
|dec_nbh_o_ap_vld       |  out|    1|     ap_ovld|                                 dec_nbh|       pointer|
|dec_ph1_i              |   in|   32|     ap_ovld|                                 dec_ph1|       pointer|
|dec_ph1_o              |  out|   32|     ap_ovld|                                 dec_ph1|       pointer|
|dec_ph1_o_ap_vld       |  out|    1|     ap_ovld|                                 dec_ph1|       pointer|
|dec_ph2_i              |   in|   32|     ap_ovld|                                 dec_ph2|       pointer|
|dec_ph2_o              |  out|   32|     ap_ovld|                                 dec_ph2|       pointer|
|dec_ph2_o_ap_vld       |  out|    1|     ap_ovld|                                 dec_ph2|       pointer|
|dec_del_bpl_address0   |  out|    3|   ap_memory|                             dec_del_bpl|         array|
|dec_del_bpl_ce0        |  out|    1|   ap_memory|                             dec_del_bpl|         array|
|dec_del_bpl_we0        |  out|    1|   ap_memory|                             dec_del_bpl|         array|
|dec_del_bpl_d0         |  out|   32|   ap_memory|                             dec_del_bpl|         array|
|dec_del_bpl_q0         |   in|   32|   ap_memory|                             dec_del_bpl|         array|
|dec_del_bpl_address1   |  out|    3|   ap_memory|                             dec_del_bpl|         array|
|dec_del_bpl_ce1        |  out|    1|   ap_memory|                             dec_del_bpl|         array|
|dec_del_bpl_we1        |  out|    1|   ap_memory|                             dec_del_bpl|         array|
|dec_del_bpl_d1         |  out|   32|   ap_memory|                             dec_del_bpl|         array|
|dec_del_bpl_q1         |   in|   32|   ap_memory|                             dec_del_bpl|         array|
|dec_del_dltx_address0  |  out|    3|   ap_memory|                            dec_del_dltx|         array|
|dec_del_dltx_ce0       |  out|    1|   ap_memory|                            dec_del_dltx|         array|
|dec_del_dltx_we0       |  out|    1|   ap_memory|                            dec_del_dltx|         array|
|dec_del_dltx_d0        |  out|   16|   ap_memory|                            dec_del_dltx|         array|
|dec_del_dltx_q0        |   in|   16|   ap_memory|                            dec_del_dltx|         array|
|dec_del_dltx_address1  |  out|    3|   ap_memory|                            dec_del_dltx|         array|
|dec_del_dltx_ce1       |  out|    1|   ap_memory|                            dec_del_dltx|         array|
|dec_del_dltx_we1       |  out|    1|   ap_memory|                            dec_del_dltx|         array|
|dec_del_dltx_d1        |  out|   16|   ap_memory|                            dec_del_dltx|         array|
|dec_del_dltx_q1        |   in|   16|   ap_memory|                            dec_del_dltx|         array|
|dec_del_bph_address0   |  out|    3|   ap_memory|                             dec_del_bph|         array|
|dec_del_bph_ce0        |  out|    1|   ap_memory|                             dec_del_bph|         array|
|dec_del_bph_we0        |  out|    1|   ap_memory|                             dec_del_bph|         array|
|dec_del_bph_d0         |  out|   32|   ap_memory|                             dec_del_bph|         array|
|dec_del_bph_q0         |   in|   32|   ap_memory|                             dec_del_bph|         array|
|dec_del_bph_address1   |  out|    3|   ap_memory|                             dec_del_bph|         array|
|dec_del_bph_ce1        |  out|    1|   ap_memory|                             dec_del_bph|         array|
|dec_del_bph_we1        |  out|    1|   ap_memory|                             dec_del_bph|         array|
|dec_del_bph_d1         |  out|   32|   ap_memory|                             dec_del_bph|         array|
|dec_del_bph_q1         |   in|   32|   ap_memory|                             dec_del_bph|         array|
|dec_del_dhx_address0   |  out|    3|   ap_memory|                             dec_del_dhx|         array|
|dec_del_dhx_ce0        |  out|    1|   ap_memory|                             dec_del_dhx|         array|
|dec_del_dhx_we0        |  out|    1|   ap_memory|                             dec_del_dhx|         array|
|dec_del_dhx_d0         |  out|   14|   ap_memory|                             dec_del_dhx|         array|
|dec_del_dhx_q0         |   in|   14|   ap_memory|                             dec_del_dhx|         array|
|dec_del_dhx_address1   |  out|    3|   ap_memory|                             dec_del_dhx|         array|
|dec_del_dhx_ce1        |  out|    1|   ap_memory|                             dec_del_dhx|         array|
|dec_del_dhx_we1        |  out|    1|   ap_memory|                             dec_del_dhx|         array|
|dec_del_dhx_d1         |  out|   14|   ap_memory|                             dec_del_dhx|         array|
|dec_del_dhx_q1         |   in|   14|   ap_memory|                             dec_del_dhx|         array|
|accumc_address0        |  out|    4|   ap_memory|                                  accumc|         array|
|accumc_ce0             |  out|    1|   ap_memory|                                  accumc|         array|
|accumc_we0             |  out|    1|   ap_memory|                                  accumc|         array|
|accumc_d0              |  out|   32|   ap_memory|                                  accumc|         array|
|accumc_q0              |   in|   32|   ap_memory|                                  accumc|         array|
|accumc_address1        |  out|    4|   ap_memory|                                  accumc|         array|
|accumc_ce1             |  out|    1|   ap_memory|                                  accumc|         array|
|accumc_we1             |  out|    1|   ap_memory|                                  accumc|         array|
|accumc_d1              |  out|   32|   ap_memory|                                  accumc|         array|
|accumc_q1              |   in|   32|   ap_memory|                                  accumc|         array|
|accumd_address0        |  out|    4|   ap_memory|                                  accumd|         array|
|accumd_ce0             |  out|    1|   ap_memory|                                  accumd|         array|
|accumd_we0             |  out|    1|   ap_memory|                                  accumd|         array|
|accumd_d0              |  out|   32|   ap_memory|                                  accumd|         array|
|accumd_q0              |   in|   32|   ap_memory|                                  accumd|         array|
|accumd_address1        |  out|    4|   ap_memory|                                  accumd|         array|
|accumd_ce1             |  out|    1|   ap_memory|                                  accumd|         array|
|accumd_we1             |  out|    1|   ap_memory|                                  accumd|         array|
|accumd_d1              |  out|   32|   ap_memory|                                  accumd|         array|
|accumd_q1              |   in|   32|   ap_memory|                                  accumd|         array|
+-----------------------+-----+-----+------------+----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 36, depth = 38


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 38
* Pipeline : 1
  Pipeline-0 : II = 36, D = 38, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.84>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:771]   --->   Operation 41 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result, void @empty, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compressed, void @empty, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln771 = store i13 0, i13 %i" [benchmarks/chstone/adpcm/src/adpcm.c:771]   --->   Operation 44 'store' 'store_ln771' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc17"   --->   Operation 45 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%i_4 = load i13 %i" [benchmarks/chstone/adpcm/src/adpcm.c:782]   --->   Operation 46 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.67ns)   --->   "%icmp_ln782 = icmp_ult  i13 %i_4, i13 8000" [benchmarks/chstone/adpcm/src/adpcm.c:782]   --->   Operation 47 'icmp' 'icmp_ln782' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln782 = br i1 %icmp_ln782, void %for.end19.exitStub, void %for.inc17.split" [benchmarks/chstone/adpcm/src/adpcm.c:782]   --->   Operation 48 'br' 'br_ln782' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_s = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %i_4, i32 1, i32 12" [benchmarks/chstone/adpcm/src/adpcm.c:782]   --->   Operation 49 'partselect' 'tmp_s' <Predicate = (icmp_ln782)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln784 = zext i12 %tmp_s" [benchmarks/chstone/adpcm/src/adpcm.c:784]   --->   Operation 50 'zext' 'zext_ln784' <Predicate = (icmp_ln782)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%compressed_addr = getelementptr i32 %compressed, i64 0, i64 %zext_ln784" [benchmarks/chstone/adpcm/src/adpcm.c:784]   --->   Operation 51 'getelementptr' 'compressed_addr' <Predicate = (icmp_ln782)> <Delay = 0.00>
ST_1 : Operation 52 [2/2] (3.25ns)   --->   "%compressed_load = load i12 %compressed_addr" [benchmarks/chstone/adpcm/src/adpcm.c:784]   --->   Operation 52 'load' 'compressed_load' <Predicate = (icmp_ln782)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4000> <RAM>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 53 [1/2] (3.25ns)   --->   "%compressed_load = load i12 %compressed_addr" [benchmarks/chstone/adpcm/src/adpcm.c:784]   --->   Operation 53 'load' 'compressed_load' <Predicate = (icmp_ln782)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4000> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln784 = trunc i32 %compressed_load" [benchmarks/chstone/adpcm/src/adpcm.c:784]   --->   Operation 54 'trunc' 'trunc_ln784' <Predicate = (icmp_ln782)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 105 'ret' 'ret_ln0' <Predicate = (!icmp_ln782)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 55 [35/35] (2.32ns)   --->   "%call_ln784 = call void @decode, i8 %trunc_ln784, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %xout1, i32 %xout2, i32 %dec_del_bpl, i16 %dec_del_dltx, i32 %dec_del_bph, i14 %dec_del_dhx, i32 %accumc, i32 %accumd" [benchmarks/chstone/adpcm/src/adpcm.c:784]   --->   Operation 55 'call' 'call_ln784' <Predicate = (icmp_ln782)> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 3.87>
ST_4 : Operation 56 [34/35] (3.87ns)   --->   "%call_ln784 = call void @decode, i8 %trunc_ln784, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %xout1, i32 %xout2, i32 %dec_del_bpl, i16 %dec_del_dltx, i32 %dec_del_bph, i14 %dec_del_dhx, i32 %accumc, i32 %accumd" [benchmarks/chstone/adpcm/src/adpcm.c:784]   --->   Operation 56 'call' 'call_ln784' <Predicate = (icmp_ln782)> <Delay = 3.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 3.87>
ST_5 : Operation 57 [33/35] (3.87ns)   --->   "%call_ln784 = call void @decode, i8 %trunc_ln784, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %xout1, i32 %xout2, i32 %dec_del_bpl, i16 %dec_del_dltx, i32 %dec_del_bph, i14 %dec_del_dhx, i32 %accumc, i32 %accumd" [benchmarks/chstone/adpcm/src/adpcm.c:784]   --->   Operation 57 'call' 'call_ln784' <Predicate = (icmp_ln782)> <Delay = 3.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 3.87>
ST_6 : Operation 58 [32/35] (3.87ns)   --->   "%call_ln784 = call void @decode, i8 %trunc_ln784, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %xout1, i32 %xout2, i32 %dec_del_bpl, i16 %dec_del_dltx, i32 %dec_del_bph, i14 %dec_del_dhx, i32 %accumc, i32 %accumd" [benchmarks/chstone/adpcm/src/adpcm.c:784]   --->   Operation 58 'call' 'call_ln784' <Predicate = (icmp_ln782)> <Delay = 3.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 3.87>
ST_7 : Operation 59 [31/35] (3.87ns)   --->   "%call_ln784 = call void @decode, i8 %trunc_ln784, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %xout1, i32 %xout2, i32 %dec_del_bpl, i16 %dec_del_dltx, i32 %dec_del_bph, i14 %dec_del_dhx, i32 %accumc, i32 %accumd" [benchmarks/chstone/adpcm/src/adpcm.c:784]   --->   Operation 59 'call' 'call_ln784' <Predicate = (icmp_ln782)> <Delay = 3.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 3.87>
ST_8 : Operation 60 [30/35] (3.87ns)   --->   "%call_ln784 = call void @decode, i8 %trunc_ln784, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %xout1, i32 %xout2, i32 %dec_del_bpl, i16 %dec_del_dltx, i32 %dec_del_bph, i14 %dec_del_dhx, i32 %accumc, i32 %accumd" [benchmarks/chstone/adpcm/src/adpcm.c:784]   --->   Operation 60 'call' 'call_ln784' <Predicate = (icmp_ln782)> <Delay = 3.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 3.87>
ST_9 : Operation 61 [29/35] (3.87ns)   --->   "%call_ln784 = call void @decode, i8 %trunc_ln784, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %xout1, i32 %xout2, i32 %dec_del_bpl, i16 %dec_del_dltx, i32 %dec_del_bph, i14 %dec_del_dhx, i32 %accumc, i32 %accumd" [benchmarks/chstone/adpcm/src/adpcm.c:784]   --->   Operation 61 'call' 'call_ln784' <Predicate = (icmp_ln782)> <Delay = 3.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 3.87>
ST_10 : Operation 62 [28/35] (3.87ns)   --->   "%call_ln784 = call void @decode, i8 %trunc_ln784, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %xout1, i32 %xout2, i32 %dec_del_bpl, i16 %dec_del_dltx, i32 %dec_del_bph, i14 %dec_del_dhx, i32 %accumc, i32 %accumd" [benchmarks/chstone/adpcm/src/adpcm.c:784]   --->   Operation 62 'call' 'call_ln784' <Predicate = (icmp_ln782)> <Delay = 3.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 3.87>
ST_11 : Operation 63 [27/35] (3.87ns)   --->   "%call_ln784 = call void @decode, i8 %trunc_ln784, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %xout1, i32 %xout2, i32 %dec_del_bpl, i16 %dec_del_dltx, i32 %dec_del_bph, i14 %dec_del_dhx, i32 %accumc, i32 %accumd" [benchmarks/chstone/adpcm/src/adpcm.c:784]   --->   Operation 63 'call' 'call_ln784' <Predicate = (icmp_ln782)> <Delay = 3.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 3.87>
ST_12 : Operation 64 [26/35] (3.87ns)   --->   "%call_ln784 = call void @decode, i8 %trunc_ln784, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %xout1, i32 %xout2, i32 %dec_del_bpl, i16 %dec_del_dltx, i32 %dec_del_bph, i14 %dec_del_dhx, i32 %accumc, i32 %accumd" [benchmarks/chstone/adpcm/src/adpcm.c:784]   --->   Operation 64 'call' 'call_ln784' <Predicate = (icmp_ln782)> <Delay = 3.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 3.87>
ST_13 : Operation 65 [25/35] (3.87ns)   --->   "%call_ln784 = call void @decode, i8 %trunc_ln784, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %xout1, i32 %xout2, i32 %dec_del_bpl, i16 %dec_del_dltx, i32 %dec_del_bph, i14 %dec_del_dhx, i32 %accumc, i32 %accumd" [benchmarks/chstone/adpcm/src/adpcm.c:784]   --->   Operation 65 'call' 'call_ln784' <Predicate = (icmp_ln782)> <Delay = 3.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 3.87>
ST_14 : Operation 66 [24/35] (3.87ns)   --->   "%call_ln784 = call void @decode, i8 %trunc_ln784, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %xout1, i32 %xout2, i32 %dec_del_bpl, i16 %dec_del_dltx, i32 %dec_del_bph, i14 %dec_del_dhx, i32 %accumc, i32 %accumd" [benchmarks/chstone/adpcm/src/adpcm.c:784]   --->   Operation 66 'call' 'call_ln784' <Predicate = (icmp_ln782)> <Delay = 3.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 3.87>
ST_15 : Operation 67 [23/35] (3.87ns)   --->   "%call_ln784 = call void @decode, i8 %trunc_ln784, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %xout1, i32 %xout2, i32 %dec_del_bpl, i16 %dec_del_dltx, i32 %dec_del_bph, i14 %dec_del_dhx, i32 %accumc, i32 %accumd" [benchmarks/chstone/adpcm/src/adpcm.c:784]   --->   Operation 67 'call' 'call_ln784' <Predicate = (icmp_ln782)> <Delay = 3.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 3.87>
ST_16 : Operation 68 [22/35] (3.87ns)   --->   "%call_ln784 = call void @decode, i8 %trunc_ln784, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %xout1, i32 %xout2, i32 %dec_del_bpl, i16 %dec_del_dltx, i32 %dec_del_bph, i14 %dec_del_dhx, i32 %accumc, i32 %accumd" [benchmarks/chstone/adpcm/src/adpcm.c:784]   --->   Operation 68 'call' 'call_ln784' <Predicate = (icmp_ln782)> <Delay = 3.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 3.87>
ST_17 : Operation 69 [21/35] (3.87ns)   --->   "%call_ln784 = call void @decode, i8 %trunc_ln784, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %xout1, i32 %xout2, i32 %dec_del_bpl, i16 %dec_del_dltx, i32 %dec_del_bph, i14 %dec_del_dhx, i32 %accumc, i32 %accumd" [benchmarks/chstone/adpcm/src/adpcm.c:784]   --->   Operation 69 'call' 'call_ln784' <Predicate = (icmp_ln782)> <Delay = 3.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 3.87>
ST_18 : Operation 70 [20/35] (3.87ns)   --->   "%call_ln784 = call void @decode, i8 %trunc_ln784, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %xout1, i32 %xout2, i32 %dec_del_bpl, i16 %dec_del_dltx, i32 %dec_del_bph, i14 %dec_del_dhx, i32 %accumc, i32 %accumd" [benchmarks/chstone/adpcm/src/adpcm.c:784]   --->   Operation 70 'call' 'call_ln784' <Predicate = (icmp_ln782)> <Delay = 3.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 3.87>
ST_19 : Operation 71 [19/35] (3.87ns)   --->   "%call_ln784 = call void @decode, i8 %trunc_ln784, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %xout1, i32 %xout2, i32 %dec_del_bpl, i16 %dec_del_dltx, i32 %dec_del_bph, i14 %dec_del_dhx, i32 %accumc, i32 %accumd" [benchmarks/chstone/adpcm/src/adpcm.c:784]   --->   Operation 71 'call' 'call_ln784' <Predicate = (icmp_ln782)> <Delay = 3.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 3.87>
ST_20 : Operation 72 [18/35] (3.87ns)   --->   "%call_ln784 = call void @decode, i8 %trunc_ln784, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %xout1, i32 %xout2, i32 %dec_del_bpl, i16 %dec_del_dltx, i32 %dec_del_bph, i14 %dec_del_dhx, i32 %accumc, i32 %accumd" [benchmarks/chstone/adpcm/src/adpcm.c:784]   --->   Operation 72 'call' 'call_ln784' <Predicate = (icmp_ln782)> <Delay = 3.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 3.87>
ST_21 : Operation 73 [17/35] (3.87ns)   --->   "%call_ln784 = call void @decode, i8 %trunc_ln784, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %xout1, i32 %xout2, i32 %dec_del_bpl, i16 %dec_del_dltx, i32 %dec_del_bph, i14 %dec_del_dhx, i32 %accumc, i32 %accumd" [benchmarks/chstone/adpcm/src/adpcm.c:784]   --->   Operation 73 'call' 'call_ln784' <Predicate = (icmp_ln782)> <Delay = 3.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 3.87>
ST_22 : Operation 74 [16/35] (3.87ns)   --->   "%call_ln784 = call void @decode, i8 %trunc_ln784, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %xout1, i32 %xout2, i32 %dec_del_bpl, i16 %dec_del_dltx, i32 %dec_del_bph, i14 %dec_del_dhx, i32 %accumc, i32 %accumd" [benchmarks/chstone/adpcm/src/adpcm.c:784]   --->   Operation 74 'call' 'call_ln784' <Predicate = (icmp_ln782)> <Delay = 3.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 3.87>
ST_23 : Operation 75 [15/35] (3.87ns)   --->   "%call_ln784 = call void @decode, i8 %trunc_ln784, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %xout1, i32 %xout2, i32 %dec_del_bpl, i16 %dec_del_dltx, i32 %dec_del_bph, i14 %dec_del_dhx, i32 %accumc, i32 %accumd" [benchmarks/chstone/adpcm/src/adpcm.c:784]   --->   Operation 75 'call' 'call_ln784' <Predicate = (icmp_ln782)> <Delay = 3.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 3.87>
ST_24 : Operation 76 [14/35] (3.87ns)   --->   "%call_ln784 = call void @decode, i8 %trunc_ln784, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %xout1, i32 %xout2, i32 %dec_del_bpl, i16 %dec_del_dltx, i32 %dec_del_bph, i14 %dec_del_dhx, i32 %accumc, i32 %accumd" [benchmarks/chstone/adpcm/src/adpcm.c:784]   --->   Operation 76 'call' 'call_ln784' <Predicate = (icmp_ln782)> <Delay = 3.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 3.87>
ST_25 : Operation 77 [13/35] (3.87ns)   --->   "%call_ln784 = call void @decode, i8 %trunc_ln784, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %xout1, i32 %xout2, i32 %dec_del_bpl, i16 %dec_del_dltx, i32 %dec_del_bph, i14 %dec_del_dhx, i32 %accumc, i32 %accumd" [benchmarks/chstone/adpcm/src/adpcm.c:784]   --->   Operation 77 'call' 'call_ln784' <Predicate = (icmp_ln782)> <Delay = 3.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 3.87>
ST_26 : Operation 78 [12/35] (3.87ns)   --->   "%call_ln784 = call void @decode, i8 %trunc_ln784, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %xout1, i32 %xout2, i32 %dec_del_bpl, i16 %dec_del_dltx, i32 %dec_del_bph, i14 %dec_del_dhx, i32 %accumc, i32 %accumd" [benchmarks/chstone/adpcm/src/adpcm.c:784]   --->   Operation 78 'call' 'call_ln784' <Predicate = (icmp_ln782)> <Delay = 3.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 3.87>
ST_27 : Operation 79 [11/35] (3.87ns)   --->   "%call_ln784 = call void @decode, i8 %trunc_ln784, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %xout1, i32 %xout2, i32 %dec_del_bpl, i16 %dec_del_dltx, i32 %dec_del_bph, i14 %dec_del_dhx, i32 %accumc, i32 %accumd" [benchmarks/chstone/adpcm/src/adpcm.c:784]   --->   Operation 79 'call' 'call_ln784' <Predicate = (icmp_ln782)> <Delay = 3.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 3.87>
ST_28 : Operation 80 [10/35] (3.87ns)   --->   "%call_ln784 = call void @decode, i8 %trunc_ln784, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %xout1, i32 %xout2, i32 %dec_del_bpl, i16 %dec_del_dltx, i32 %dec_del_bph, i14 %dec_del_dhx, i32 %accumc, i32 %accumd" [benchmarks/chstone/adpcm/src/adpcm.c:784]   --->   Operation 80 'call' 'call_ln784' <Predicate = (icmp_ln782)> <Delay = 3.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 3.87>
ST_29 : Operation 81 [9/35] (3.87ns)   --->   "%call_ln784 = call void @decode, i8 %trunc_ln784, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %xout1, i32 %xout2, i32 %dec_del_bpl, i16 %dec_del_dltx, i32 %dec_del_bph, i14 %dec_del_dhx, i32 %accumc, i32 %accumd" [benchmarks/chstone/adpcm/src/adpcm.c:784]   --->   Operation 81 'call' 'call_ln784' <Predicate = (icmp_ln782)> <Delay = 3.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 3.87>
ST_30 : Operation 82 [8/35] (3.87ns)   --->   "%call_ln784 = call void @decode, i8 %trunc_ln784, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %xout1, i32 %xout2, i32 %dec_del_bpl, i16 %dec_del_dltx, i32 %dec_del_bph, i14 %dec_del_dhx, i32 %accumc, i32 %accumd" [benchmarks/chstone/adpcm/src/adpcm.c:784]   --->   Operation 82 'call' 'call_ln784' <Predicate = (icmp_ln782)> <Delay = 3.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 3.87>
ST_31 : Operation 83 [7/35] (3.87ns)   --->   "%call_ln784 = call void @decode, i8 %trunc_ln784, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %xout1, i32 %xout2, i32 %dec_del_bpl, i16 %dec_del_dltx, i32 %dec_del_bph, i14 %dec_del_dhx, i32 %accumc, i32 %accumd" [benchmarks/chstone/adpcm/src/adpcm.c:784]   --->   Operation 83 'call' 'call_ln784' <Predicate = (icmp_ln782)> <Delay = 3.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 3.87>
ST_32 : Operation 84 [6/35] (3.87ns)   --->   "%call_ln784 = call void @decode, i8 %trunc_ln784, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %xout1, i32 %xout2, i32 %dec_del_bpl, i16 %dec_del_dltx, i32 %dec_del_bph, i14 %dec_del_dhx, i32 %accumc, i32 %accumd" [benchmarks/chstone/adpcm/src/adpcm.c:784]   --->   Operation 84 'call' 'call_ln784' <Predicate = (icmp_ln782)> <Delay = 3.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 3.87>
ST_33 : Operation 85 [5/35] (3.87ns)   --->   "%call_ln784 = call void @decode, i8 %trunc_ln784, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %xout1, i32 %xout2, i32 %dec_del_bpl, i16 %dec_del_dltx, i32 %dec_del_bph, i14 %dec_del_dhx, i32 %accumc, i32 %accumd" [benchmarks/chstone/adpcm/src/adpcm.c:784]   --->   Operation 85 'call' 'call_ln784' <Predicate = (icmp_ln782)> <Delay = 3.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 3.87>
ST_34 : Operation 86 [4/35] (3.87ns)   --->   "%call_ln784 = call void @decode, i8 %trunc_ln784, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %xout1, i32 %xout2, i32 %dec_del_bpl, i16 %dec_del_dltx, i32 %dec_del_bph, i14 %dec_del_dhx, i32 %accumc, i32 %accumd" [benchmarks/chstone/adpcm/src/adpcm.c:784]   --->   Operation 86 'call' 'call_ln784' <Predicate = (icmp_ln782)> <Delay = 3.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 3.87>
ST_35 : Operation 87 [3/35] (3.87ns)   --->   "%call_ln784 = call void @decode, i8 %trunc_ln784, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %xout1, i32 %xout2, i32 %dec_del_bpl, i16 %dec_del_dltx, i32 %dec_del_bph, i14 %dec_del_dhx, i32 %accumc, i32 %accumd" [benchmarks/chstone/adpcm/src/adpcm.c:784]   --->   Operation 87 'call' 'call_ln784' <Predicate = (icmp_ln782)> <Delay = 3.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 3.87>
ST_36 : Operation 88 [2/35] (3.87ns)   --->   "%call_ln784 = call void @decode, i8 %trunc_ln784, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %xout1, i32 %xout2, i32 %dec_del_bpl, i16 %dec_del_dltx, i32 %dec_del_bph, i14 %dec_del_dhx, i32 %accumc, i32 %accumd" [benchmarks/chstone/adpcm/src/adpcm.c:784]   --->   Operation 88 'call' 'call_ln784' <Predicate = (icmp_ln782)> <Delay = 3.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 89 [1/1] (1.67ns)   --->   "%add_ln782 = add i13 %i_4, i13 2" [benchmarks/chstone/adpcm/src/adpcm.c:782]   --->   Operation 89 'add' 'add_ln782' <Predicate = (icmp_ln782)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 90 [1/1] (1.58ns)   --->   "%store_ln771 = store i13 %add_ln782, i13 %i" [benchmarks/chstone/adpcm/src/adpcm.c:771]   --->   Operation 90 'store' 'store_ln771' <Predicate = (icmp_ln782)> <Delay = 1.58>

State 37 <SV = 36> <Delay = 0.00>
ST_37 : Operation 91 [1/35] (0.00ns)   --->   "%call_ln784 = call void @decode, i8 %trunc_ln784, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %xout1, i32 %xout2, i32 %dec_del_bpl, i16 %dec_del_dltx, i32 %dec_del_bph, i14 %dec_del_dhx, i32 %accumc, i32 %accumd" [benchmarks/chstone/adpcm/src/adpcm.c:784]   --->   Operation 91 'call' 'call_ln784' <Predicate = (icmp_ln782)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 3.25>
ST_38 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln782 = zext i13 %i_4" [benchmarks/chstone/adpcm/src/adpcm.c:782]   --->   Operation 92 'zext' 'zext_ln782' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 93 [1/1] (0.00ns)   --->   "%specpipeline_ln771 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [benchmarks/chstone/adpcm/src/adpcm.c:771]   --->   Operation 93 'specpipeline' 'specpipeline_ln771' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 94 [1/1] (0.00ns)   --->   "%speclooptripcount_ln771 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4000, i64 4000, i64 4000" [benchmarks/chstone/adpcm/src/adpcm.c:771]   --->   Operation 94 'speclooptripcount' 'speclooptripcount_ln771' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 95 [1/1] (0.00ns)   --->   "%specloopname_ln782 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [benchmarks/chstone/adpcm/src/adpcm.c:782]   --->   Operation 95 'specloopname' 'specloopname_ln782' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 96 [1/1] (0.00ns)   --->   "%xout1_load = load i32 %xout1" [benchmarks/chstone/adpcm/src/adpcm.c:785]   --->   Operation 96 'load' 'xout1_load' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 97 [1/1] (0.00ns)   --->   "%result_addr = getelementptr i32 %result, i64 0, i64 %zext_ln782" [benchmarks/chstone/adpcm/src/adpcm.c:785]   --->   Operation 97 'getelementptr' 'result_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 98 [1/1] (3.25ns)   --->   "%store_ln785 = store i32 %xout1_load, i13 %result_addr" [benchmarks/chstone/adpcm/src/adpcm.c:785]   --->   Operation 98 'store' 'store_ln785' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8000> <RAM>
ST_38 : Operation 99 [1/1] (0.00ns)   --->   "%xout2_load = load i32 %xout2" [benchmarks/chstone/adpcm/src/adpcm.c:786]   --->   Operation 99 'load' 'xout2_load' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 100 [1/1] (0.00ns)   --->   "%or_ln786 = or i13 %i_4, i13 1" [benchmarks/chstone/adpcm/src/adpcm.c:786]   --->   Operation 100 'or' 'or_ln786' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln786 = zext i13 %or_ln786" [benchmarks/chstone/adpcm/src/adpcm.c:786]   --->   Operation 101 'zext' 'zext_ln786' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 102 [1/1] (0.00ns)   --->   "%result_addr_1 = getelementptr i32 %result, i64 0, i64 %zext_ln786" [benchmarks/chstone/adpcm/src/adpcm.c:786]   --->   Operation 102 'getelementptr' 'result_addr_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 103 [1/1] (3.25ns)   --->   "%store_ln786 = store i32 %xout2_load, i13 %result_addr_1" [benchmarks/chstone/adpcm/src/adpcm.c:786]   --->   Operation 103 'store' 'store_ln786' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8000> <RAM>
ST_38 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln782 = br void %for.inc17" [benchmarks/chstone/adpcm/src/adpcm.c:782]   --->   Operation 104 'br' 'br_ln782' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ compressed]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ result]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ dec_rlt1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ dec_al1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ dec_rlt2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ dec_al2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ dec_detl]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ qq4_code4_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ il]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ qq6_code6_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dec_nbl]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ wl_code_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ ilb_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dec_plt1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ dec_plt2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ dec_rh1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ dec_ah1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ dec_rh2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ dec_ah2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ dec_deth]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ dec_nbh]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ dec_ph1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ dec_ph2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ xout1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ xout2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ dec_del_bpl]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ dec_del_dltx]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ dec_del_bph]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ dec_del_dhx]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ accumc]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ accumd]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca           ) [ 011111111111111111111111111111111111100]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000]
store_ln771             (store            ) [ 000000000000000000000000000000000000000]
br_ln0                  (br               ) [ 000000000000000000000000000000000000000]
i_4                     (load             ) [ 011111111111111111111111111111111111111]
icmp_ln782              (icmp             ) [ 011111111111111111111111111111111111110]
br_ln782                (br               ) [ 000000000000000000000000000000000000000]
tmp_s                   (partselect       ) [ 000000000000000000000000000000000000000]
zext_ln784              (zext             ) [ 000000000000000000000000000000000000000]
compressed_addr         (getelementptr    ) [ 001000000000000000000000000000000000000]
compressed_load         (load             ) [ 000000000000000000000000000000000000000]
trunc_ln784             (trunc            ) [ 000100000000000000000000000000000000000]
add_ln782               (add              ) [ 000000000000000000000000000000000000000]
store_ln771             (store            ) [ 000000000000000000000000000000000000000]
call_ln784              (call             ) [ 000000000000000000000000000000000000000]
zext_ln782              (zext             ) [ 000000000000000000000000000000000000000]
specpipeline_ln771      (specpipeline     ) [ 000000000000000000000000000000000000000]
speclooptripcount_ln771 (speclooptripcount) [ 000000000000000000000000000000000000000]
specloopname_ln782      (specloopname     ) [ 000000000000000000000000000000000000000]
xout1_load              (load             ) [ 000000000000000000000000000000000000000]
result_addr             (getelementptr    ) [ 000000000000000000000000000000000000000]
store_ln785             (store            ) [ 000000000000000000000000000000000000000]
xout2_load              (load             ) [ 000000000000000000000000000000000000000]
or_ln786                (or               ) [ 000000000000000000000000000000000000000]
zext_ln786              (zext             ) [ 000000000000000000000000000000000000000]
result_addr_1           (getelementptr    ) [ 000000000000000000000000000000000000000]
store_ln786             (store            ) [ 000000000000000000000000000000000000000]
br_ln782                (br               ) [ 000000000000000000000000000000000000000]
ret_ln0                 (ret              ) [ 000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="compressed">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compressed"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="result">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dec_rlt1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_rlt1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dec_al1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_al1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dec_rlt2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_rlt2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dec_al2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_al2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dec_detl">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_detl"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="qq4_code4_table">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="qq4_code4_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="il">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="il"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="qq6_code6_table">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="qq6_code6_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dec_nbl">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_nbl"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="wl_code_table">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wl_code_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="ilb_table">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ilb_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="dec_plt1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_plt1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="dec_plt2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_plt2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="dec_rh1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_rh1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="dec_ah1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_ah1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="dec_rh2">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_rh2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="dec_ah2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_ah2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="dec_deth">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_deth"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="dec_nbh">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_nbh"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="dec_ph1">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_ph1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="dec_ph2">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_ph2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="xout1">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xout1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="xout2">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xout2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="dec_del_bpl">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_del_bpl"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="dec_del_dltx">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_del_dltx"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="dec_del_bph">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_del_bph"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="dec_del_dhx">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_del_dhx"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="accumc">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accumc"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="accumd">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accumd"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decode"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="i_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="compressed_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="12" slack="0"/>
<pin id="108" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compressed_addr/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="12" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="compressed_load/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="result_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="13" slack="0"/>
<pin id="121" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_addr/38 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="13" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="0" index="2" bw="0" slack="0"/>
<pin id="129" dir="0" index="4" bw="13" slack="0"/>
<pin id="130" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="131" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="132" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln785/38 store_ln786/38 "/>
</bind>
</comp>

<comp id="134" class="1004" name="result_addr_1_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="13" slack="0"/>
<pin id="138" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_addr_1/38 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_decode_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="8" slack="1"/>
<pin id="145" dir="0" index="2" bw="31" slack="0"/>
<pin id="146" dir="0" index="3" bw="16" slack="0"/>
<pin id="147" dir="0" index="4" bw="31" slack="0"/>
<pin id="148" dir="0" index="5" bw="15" slack="0"/>
<pin id="149" dir="0" index="6" bw="15" slack="0"/>
<pin id="150" dir="0" index="7" bw="16" slack="0"/>
<pin id="151" dir="0" index="8" bw="6" slack="0"/>
<pin id="152" dir="0" index="9" bw="16" slack="0"/>
<pin id="153" dir="0" index="10" bw="15" slack="0"/>
<pin id="154" dir="0" index="11" bw="13" slack="0"/>
<pin id="155" dir="0" index="12" bw="12" slack="0"/>
<pin id="156" dir="0" index="13" bw="32" slack="0"/>
<pin id="157" dir="0" index="14" bw="32" slack="0"/>
<pin id="158" dir="0" index="15" bw="31" slack="0"/>
<pin id="159" dir="0" index="16" bw="16" slack="0"/>
<pin id="160" dir="0" index="17" bw="31" slack="0"/>
<pin id="161" dir="0" index="18" bw="15" slack="0"/>
<pin id="162" dir="0" index="19" bw="15" slack="0"/>
<pin id="163" dir="0" index="20" bw="15" slack="0"/>
<pin id="164" dir="0" index="21" bw="32" slack="0"/>
<pin id="165" dir="0" index="22" bw="32" slack="0"/>
<pin id="166" dir="0" index="23" bw="32" slack="0"/>
<pin id="167" dir="0" index="24" bw="32" slack="0"/>
<pin id="168" dir="0" index="25" bw="32" slack="0"/>
<pin id="169" dir="0" index="26" bw="16" slack="0"/>
<pin id="170" dir="0" index="27" bw="32" slack="0"/>
<pin id="171" dir="0" index="28" bw="14" slack="0"/>
<pin id="172" dir="0" index="29" bw="32" slack="0"/>
<pin id="173" dir="0" index="30" bw="32" slack="0"/>
<pin id="174" dir="1" index="31" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln784/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="store_ln771_store_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="13" slack="0"/>
<pin id="208" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln771/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="i_4_load_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="13" slack="0"/>
<pin id="212" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_4/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="icmp_ln782_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="13" slack="0"/>
<pin id="215" dir="0" index="1" bw="13" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln782/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_s_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="12" slack="0"/>
<pin id="221" dir="0" index="1" bw="13" slack="0"/>
<pin id="222" dir="0" index="2" bw="1" slack="0"/>
<pin id="223" dir="0" index="3" bw="5" slack="0"/>
<pin id="224" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="zext_ln784_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="12" slack="0"/>
<pin id="231" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln784/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="trunc_ln784_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln784/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="add_ln782_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="13" slack="35"/>
<pin id="240" dir="0" index="1" bw="3" slack="0"/>
<pin id="241" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln782/36 "/>
</bind>
</comp>

<comp id="243" class="1004" name="store_ln771_store_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="13" slack="0"/>
<pin id="245" dir="0" index="1" bw="13" slack="35"/>
<pin id="246" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln771/36 "/>
</bind>
</comp>

<comp id="248" class="1004" name="zext_ln782_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="13" slack="37"/>
<pin id="250" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln782/38 "/>
</bind>
</comp>

<comp id="252" class="1004" name="xout1_load_load_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xout1_load/38 "/>
</bind>
</comp>

<comp id="257" class="1004" name="xout2_load_load_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xout2_load/38 "/>
</bind>
</comp>

<comp id="262" class="1004" name="or_ln786_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="13" slack="37"/>
<pin id="264" dir="0" index="1" bw="13" slack="0"/>
<pin id="265" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786/38 "/>
</bind>
</comp>

<comp id="267" class="1004" name="zext_ln786_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="13" slack="0"/>
<pin id="269" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln786/38 "/>
</bind>
</comp>

<comp id="272" class="1005" name="i_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="13" slack="0"/>
<pin id="274" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="279" class="1005" name="i_4_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="13" slack="35"/>
<pin id="281" dir="1" index="1" bw="13" slack="35"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="286" class="1005" name="icmp_ln782_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="1"/>
<pin id="288" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln782 "/>
</bind>
</comp>

<comp id="290" class="1005" name="compressed_addr_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="12" slack="1"/>
<pin id="292" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="compressed_addr "/>
</bind>
</comp>

<comp id="295" class="1005" name="trunc_ln784_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="1"/>
<pin id="297" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln784 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="62" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="82" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="104" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="122"><net_src comp="2" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="82" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="133"><net_src comp="117" pin="3"/><net_sink comp="124" pin=2"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="82" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="134" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="175"><net_src comp="84" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="176"><net_src comp="4" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="177"><net_src comp="6" pin="0"/><net_sink comp="142" pin=3"/></net>

<net id="178"><net_src comp="8" pin="0"/><net_sink comp="142" pin=4"/></net>

<net id="179"><net_src comp="10" pin="0"/><net_sink comp="142" pin=5"/></net>

<net id="180"><net_src comp="12" pin="0"/><net_sink comp="142" pin=6"/></net>

<net id="181"><net_src comp="14" pin="0"/><net_sink comp="142" pin=7"/></net>

<net id="182"><net_src comp="16" pin="0"/><net_sink comp="142" pin=8"/></net>

<net id="183"><net_src comp="18" pin="0"/><net_sink comp="142" pin=9"/></net>

<net id="184"><net_src comp="20" pin="0"/><net_sink comp="142" pin=10"/></net>

<net id="185"><net_src comp="22" pin="0"/><net_sink comp="142" pin=11"/></net>

<net id="186"><net_src comp="24" pin="0"/><net_sink comp="142" pin=12"/></net>

<net id="187"><net_src comp="26" pin="0"/><net_sink comp="142" pin=13"/></net>

<net id="188"><net_src comp="28" pin="0"/><net_sink comp="142" pin=14"/></net>

<net id="189"><net_src comp="30" pin="0"/><net_sink comp="142" pin=15"/></net>

<net id="190"><net_src comp="32" pin="0"/><net_sink comp="142" pin=16"/></net>

<net id="191"><net_src comp="34" pin="0"/><net_sink comp="142" pin=17"/></net>

<net id="192"><net_src comp="36" pin="0"/><net_sink comp="142" pin=18"/></net>

<net id="193"><net_src comp="38" pin="0"/><net_sink comp="142" pin=19"/></net>

<net id="194"><net_src comp="40" pin="0"/><net_sink comp="142" pin=20"/></net>

<net id="195"><net_src comp="42" pin="0"/><net_sink comp="142" pin=21"/></net>

<net id="196"><net_src comp="44" pin="0"/><net_sink comp="142" pin=22"/></net>

<net id="197"><net_src comp="46" pin="0"/><net_sink comp="142" pin=23"/></net>

<net id="198"><net_src comp="48" pin="0"/><net_sink comp="142" pin=24"/></net>

<net id="199"><net_src comp="50" pin="0"/><net_sink comp="142" pin=25"/></net>

<net id="200"><net_src comp="52" pin="0"/><net_sink comp="142" pin=26"/></net>

<net id="201"><net_src comp="54" pin="0"/><net_sink comp="142" pin=27"/></net>

<net id="202"><net_src comp="56" pin="0"/><net_sink comp="142" pin=28"/></net>

<net id="203"><net_src comp="58" pin="0"/><net_sink comp="142" pin=29"/></net>

<net id="204"><net_src comp="60" pin="0"/><net_sink comp="142" pin=30"/></net>

<net id="209"><net_src comp="74" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="217"><net_src comp="210" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="76" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="225"><net_src comp="78" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="210" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="227"><net_src comp="62" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="228"><net_src comp="80" pin="0"/><net_sink comp="219" pin=3"/></net>

<net id="232"><net_src comp="219" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="237"><net_src comp="111" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="86" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="247"><net_src comp="238" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="248" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="255"><net_src comp="46" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="124" pin=4"/></net>

<net id="260"><net_src comp="48" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="266"><net_src comp="98" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="270"><net_src comp="262" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="275"><net_src comp="100" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="277"><net_src comp="272" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="278"><net_src comp="272" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="282"><net_src comp="210" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="284"><net_src comp="279" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="285"><net_src comp="279" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="289"><net_src comp="213" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="104" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="298"><net_src comp="234" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="142" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: compressed | {}
	Port: result | {38 }
	Port: dec_rlt1 | {24 }
	Port: dec_al1 | {26 }
	Port: dec_rlt2 | {17 }
	Port: dec_al2 | {23 }
	Port: dec_detl | {9 }
	Port: qq4_code4_table | {}
	Port: il | {}
	Port: qq6_code6_table | {}
	Port: dec_nbl | {6 }
	Port: wl_code_table | {}
	Port: ilb_table | {}
	Port: dec_plt1 | {15 }
	Port: dec_plt2 | {15 }
	Port: dec_rh1 | {24 }
	Port: dec_ah1 | {27 }
	Port: dec_rh2 | {18 }
	Port: dec_ah2 | {24 }
	Port: dec_deth | {8 }
	Port: dec_nbh | {5 }
	Port: dec_ph1 | {16 }
	Port: dec_ph2 | {16 }
	Port: xout1 | {37 }
	Port: xout2 | {37 }
	Port: dec_del_bpl | {8 9 10 11 12 }
	Port: dec_del_dltx | {5 6 7 8 }
	Port: dec_del_bph | {7 8 9 10 11 12 }
	Port: dec_del_dhx | {5 6 7 }
	Port: accumc | {6 7 8 9 10 11 12 19 26 }
	Port: accumd | {6 7 8 9 10 11 12 19 26 }
 - Input state : 
	Port: adpcm_main_Pipeline_adpcm_main_label13 : compressed | {1 2 }
	Port: adpcm_main_Pipeline_adpcm_main_label13 : result | {}
	Port: adpcm_main_Pipeline_adpcm_main_label13 : dec_rlt1 | {17 }
	Port: adpcm_main_Pipeline_adpcm_main_label13 : dec_al1 | {17 }
	Port: adpcm_main_Pipeline_adpcm_main_label13 : dec_rlt2 | {14 }
	Port: adpcm_main_Pipeline_adpcm_main_label13 : dec_al2 | {14 }
	Port: adpcm_main_Pipeline_adpcm_main_label13 : dec_detl | {5 }
	Port: adpcm_main_Pipeline_adpcm_main_label13 : qq4_code4_table | {3 4 }
	Port: adpcm_main_Pipeline_adpcm_main_label13 : il | {3 }
	Port: adpcm_main_Pipeline_adpcm_main_label13 : qq6_code6_table | {3 4 }
	Port: adpcm_main_Pipeline_adpcm_main_label13 : dec_nbl | {4 }
	Port: adpcm_main_Pipeline_adpcm_main_label13 : wl_code_table | {3 4 }
	Port: adpcm_main_Pipeline_adpcm_main_label13 : ilb_table | {6 7 8 }
	Port: adpcm_main_Pipeline_adpcm_main_label13 : dec_plt1 | {15 }
	Port: adpcm_main_Pipeline_adpcm_main_label13 : dec_plt2 | {15 }
	Port: adpcm_main_Pipeline_adpcm_main_label13 : dec_rh1 | {18 }
	Port: adpcm_main_Pipeline_adpcm_main_label13 : dec_ah1 | {18 }
	Port: adpcm_main_Pipeline_adpcm_main_label13 : dec_rh2 | {17 }
	Port: adpcm_main_Pipeline_adpcm_main_label13 : dec_ah2 | {17 }
	Port: adpcm_main_Pipeline_adpcm_main_label13 : dec_deth | {4 }
	Port: adpcm_main_Pipeline_adpcm_main_label13 : dec_nbh | {3 }
	Port: adpcm_main_Pipeline_adpcm_main_label13 : dec_ph1 | {16 }
	Port: adpcm_main_Pipeline_adpcm_main_label13 : dec_ph2 | {16 }
	Port: adpcm_main_Pipeline_adpcm_main_label13 : xout1 | {38 }
	Port: adpcm_main_Pipeline_adpcm_main_label13 : xout2 | {38 }
	Port: adpcm_main_Pipeline_adpcm_main_label13 : dec_del_bpl | {3 4 5 6 }
	Port: adpcm_main_Pipeline_adpcm_main_label13 : dec_del_dltx | {3 4 5 6 }
	Port: adpcm_main_Pipeline_adpcm_main_label13 : dec_del_bph | {3 4 5 6 }
	Port: adpcm_main_Pipeline_adpcm_main_label13 : dec_del_dhx | {3 4 5 6 }
	Port: adpcm_main_Pipeline_adpcm_main_label13 : accumc | {3 4 5 6 7 8 9 10 11 17 18 }
	Port: adpcm_main_Pipeline_adpcm_main_label13 : accumd | {3 4 5 6 7 8 9 10 11 17 18 }
  - Chain level:
	State 1
		store_ln771 : 1
		i_4 : 1
		icmp_ln782 : 2
		br_ln782 : 3
		tmp_s : 2
		zext_ln784 : 3
		compressed_addr : 4
		compressed_load : 5
	State 2
		trunc_ln784 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
		store_ln771 : 1
	State 37
	State 38
		result_addr : 1
		store_ln785 : 2
		result_addr_1 : 1
		store_ln786 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|---------|
| Operation|   Functional Unit  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|---------|
|   call   |  grp_decode_fu_142 |    57   | 148.029 |  10654  |   5999  |
|----------|--------------------|---------|---------|---------|---------|
|   icmp   |  icmp_ln782_fu_213 |    0    |    0    |    0    |    14   |
|----------|--------------------|---------|---------|---------|---------|
|    add   |  add_ln782_fu_238  |    0    |    0    |    0    |    14   |
|----------|--------------------|---------|---------|---------|---------|
|partselect|    tmp_s_fu_219    |    0    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|---------|
|          |  zext_ln784_fu_229 |    0    |    0    |    0    |    0    |
|   zext   |  zext_ln782_fu_248 |    0    |    0    |    0    |    0    |
|          |  zext_ln786_fu_267 |    0    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|---------|
|   trunc  | trunc_ln784_fu_234 |    0    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|---------|
|    or    |   or_ln786_fu_262  |    0    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|---------|
|   Total  |                    |    57   | 148.029 |  10654  |   6027  |
|----------|--------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|compressed_addr_reg_290|   12   |
|      i_4_reg_279      |   13   |
|       i_reg_272       |   13   |
|   icmp_ln782_reg_286  |    1   |
|  trunc_ln784_reg_295  |    8   |
+-----------------------+--------+
|         Total         |   47   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_111 |  p0  |   2  |  12  |   24   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   24   ||  1.588  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   57   |   148  |  10654 |  6027  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   47   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   57   |   149  |  10701 |  6036  |
+-----------+--------+--------+--------+--------+
