
#####################################################
## Nitro Reference Flow : Route Stage              ##
## Version : 2019.1.R2                             ##
## Loads design from clock stage, prepares for     ##
## and then runs run_route_timing                  ##
#####################################################

Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # source flow_variables.tcl
info UI33: performed source of flow_variables.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 423M, CVMEM - 1873M, PVMEM - 2637M)
Nitro-SoC> # source scr/kit_utils.tcl
info UI33: performed source of scr/kit_utils.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 423M, CVMEM - 1873M, PVMEM - 2637M)
Nitro-SoC> # load_utils -name nrf_utils 
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Loading utility util::nrf_utils
Nitro-SoC> # source /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/utils/tcl/nrf_utils.tcl
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # load_utils -name save_vars
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
  util::save_vars already loaded.  Use -force true to overwrite
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # load_utils -name db_utils
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Loading utility util::db_utils
Nitro-SoC> # source /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/utils/tcl/db_utils.tcl
Nitro-SoC> # create_command -force -name util::update_split_db \
	-script db::update_split_db \
	-desc "Update lib and design DBs to 2.5.  Old DBs will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_split_db -name lib_db -type string -required -desc "Name of library DB file."
Nitro-SoC> # create_argument -command util::update_split_db -name design_db -type string -required  -desc "Name of design DB file."
Nitro-SoC> # create_command -force -name util::update_lib_db \
	-script db::update_lib_db \
	-desc "Update lib DB to 2.5.  Old DB will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_lib_db -name lib_db -type string -required -desc "Name of library DB file."
Nitro-SoC> # create_command -force -name util::update_full_db \
	-script db::update_full_db \
	-desc "Update full design DB to 2.5.  Old DB will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_full_db -name design_db -type string -required  -desc "Name of design DB file."
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # config_application -cpus $MGC_cpus
Nitro-SoC> # config_timing -cpus $MGC_cpus
Nitro-SoC> # get_top_partition
Nitro-SoC> # config_shell -echo false
NRF info: Checking flow variables for route
NRF info: Verifying user input for route
Nitro-SoC> # util::save_vars
Nitro-SoC> # config_shell -echo false
Storing TCL variables as db root property
Nitro-SoC> # check_design 
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking design...
info CHK10: Checking partition...
info CHK10: Checking cells...
info CHK10: Checking nets...
info CHK10: Checking pins...
info CHK10: Checking placement...
info Found 2847 movable and 136 fixed cells in partition integrationMult
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CHK10: Checking floorplan...
------------------------------------------------------------------------------------------------------------
|                                            Technology Errors                                             |
|----------------------+-------+---------+-----------------------------------------------------------------|
| Name                 | Count | Status  | Description                                                     | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| no_parasitics        | 0     | Passed  | Layer has no corresponding parasitics data                      | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| no_ndr_vias          | 0     | Passed  | No vias at all in non default rule.                             | 
|                      |       |         | Use default vias                                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| partial_ndr_vias     | 1     | Warning | Not all layers have vias in non default rule.                   | 
|                      |       |         | Use default vias                                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| duplicate_lvias      | 0     | Passed  | Duplicate name for some lib_vias in non default rule.           | 
|                      |       |         | To avoid unpredictable results please fix the problem by        | 
|                      |       |         | keeping unique names.                                           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_width      | 0     | Passed  | Nondefault rule width is less then default width on the         | 
|                      |       |         | layer                                                           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_space      | 0     | Passed  | Nondefault rule spacing is less then required spacing on        | 
|                      |       |         | the layer                                                       | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_min_layer  | 0     | Passed  | Nondefault rule min layer is higher than partition max layer    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_max_layer  | 0     | Passed  | Nondefault rule max layer is higher than partition max layer    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| ndr_duplicated       | 0     | Passed  | Nondefault rule has duplication in different libraries          | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_min_area       | 0     | Passed  | Min area requirement is too big                                 | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_hole_area      | 0     | Passed  | Hole area requirement is too big                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_mfgrid         | 0     | Passed  | Manufacturing grid is too big                                   | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| not_even_mfgrid      | 0     | Passed  | All width and spacing rules on all metal and cut layers must be | 
|                      |       |         | an even multiple of manufacturing grid (2*N*mg)                 | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_layer_dir      | 0     | Passed  | Direction of the layer is not reversed to below layer           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_layer_order    | 0     | Passed  | Order of layer is wrong, should be metal-cut-metal-...-metal    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_m1_width       | 0     | Passed  | Width of M1 pins is less then minimum width parameter           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_cut_size       | 0     | Passed  | Size of cut is not defined and can't be determined              | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_cut_space      | 0     | Passed  | Space between cuts is not defined and can't be determined       | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_diff_cut_space | 0     | Passed  | Diffnet cut spacing is less then samenet cut spacing            | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_proj_cut_space | 0     | Passed  | Projection cut spacing is less to diffnet cut spacing           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| max_metal            | 0     | Passed  | Top metal is too wide for routing                               | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------------------------------------
|                                       Pin Errors                                        |
|----------------------+-------+---------+------------------------------------------------|
| Name                 | Count | Status  | Description                                    | 
|----------------------+-------+---------+------------------------------------------------|
| not_connected        | 128   | Warning | Pin is not connected to any net                | 
|----------------------+-------+---------+------------------------------------------------|
| pg_not_connected     | 0     | Passed  | PG core pin is not connected to any supply net | 
|----------------------+-------+---------+------------------------------------------------|
| no_leaf_pin_geometry | 4     | Warning | Leaf pin doesn't have geometry or not placed.  | 
-------------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------------------------------
|                                               Floorplan Errors                                                |
|---------------------------+-------+---------+-----------------------------------------------------------------|
| Name                      | Count | Status  | Description                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_tracks                 | 0     | Passed  | No preferred direction routing tracks on the layer.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_small      | 0     | Passed  | Step of routing tracks is smaller then via-wire spacing.        | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_big        | 0     | Passed  | Step of routing tracks is bigger then via-wire spacing.         | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| diff_track_step           | 0     | Passed  | Different step of preferred direction routing tracks.           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_cover_pin      | 0     | Passed  | Routing tracks do not cover pin.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_masked         | 0     | Passed  | Routing tracks shall have mask on masked layer.                 | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_incorrectly_masked | 0     | Passed  | Routing tracks masks shall interlace.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_macro_pin_access       | 0     | Passed  | Macro pin doesn't have routing access.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_pin_blocked         | 0     | Passed  | Macro pin may be blocked by nearby objects.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_access            | 0     | Passed  | Partition port doesn't have routing access.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| not_aligned_pin           | 0     | Passed  | Macro/top pin is not aligned to manufacturing grid.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| offgrid_core_access       | 0     | Passed  | Library core pin has only offgird routing access.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_core_access            | 0     | Passed  | Library core pin doesn't have routing access.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_geometry          | 0     | Passed  | Port doesn't have geometry or not placed.                       | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_outside_partition    | 0     | Passed  | Port is placed outside partition.                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_min_area             | 0     | Passed  | Port has insufficient minimum area.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_short                | 0     | Passed  | Port has intersection with other one.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_spacing              | 0     | Passed  | Port has insufficient spacing with other one.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_above_max_layer      | 0     | Passed  | Port is above of max layer.                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_overlaps           | 0     | Passed  | Region overlaps other region.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_outside_region       | 0     | Passed  | Cell outside of region with member_hard requirement. Will       | 
|                           |       |         | cause pin assignment to fail.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_inside_region        | 0     | Passed  | Foreign cell is inside region with non_member_hard requirement. | 
|                           |       |         | Will cause pin assignment to fail                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_mfg_grid       | 0     | Passed  | Region is not on manufacturing grid                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_fp_grid        | 0     | Passed  | Region is not on floorplan grid.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| excessive_region_blockage | 0     | Passed  | Placement blockages cover more than 70% of region. Run          | 
|                           |       |         | report_region_utilization to verify placeability.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_off_mfg             | 0     | Passed  | Macro off manufacturing grid.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| missing_cell_rows         | 0     | Passed  | No cell rows are found in the design. Placer will fail          | 
|                           |       |         | without rows.                                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_overlap         | 0     | Passed  | Partition overlaps other partition.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_off_fp_grid     | 0     | Passed  | Partition is not on floorplan grid.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| endcap_alignment          | 0     | Passed  | Cell is not aligned with the cell row.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| row_without_endcaps       | 154   | Warning | Row has no endcap cells at ends.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_pin_mask               | 0     | Passed  | Port shape does not have a mask on a masked layer.              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| narrow_pin_misalignment   | 0     | Passed  | Narrow port shape mask, on masked layer, doesn't match          | 
|                           |       |         | track mask.                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| wide_pin_misalignment     | 0     | Passed  | Wide port shape mask, on masked layer, should be on alternate   | 
|                           |       |         | mask to reduce routing congestion.                              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| short_placement_width     | 0     | Passed  | The width of the placement rectangle is short.                  | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| object_off_floorplan_grid | 0     | Passed  | Objects are off floorplan grid.                                 | 
-----------------------------------------------------------------------------------------------------------------


info UI33: performed design checks for 0 sec (CPU time: 0 sec; MEM: RSS - 422M, CVMEM - 1904M, PVMEM - 2637M)
Nitro-SoC> # config_shell -echo_script true
Nitro-SoC> # get_config -name process -param node
Nitro-SoC> # config_lib_vias -use_generated true -create true -select true -use_asymmetrical true -use_4cut true
Routing lib vias have been created
Routing lib vias have been selected
Nitro-SoC> # config_shell -echo false
NRF info: Configuring MCMM scenarios for route
-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   | slow       | 
|          |        |        | fast       | 
|          |        |        | corner_0_0 | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


Nitro-SoC> # config_shell -echo false
NRF info: Configuring target libraries for route
NRF info: There are no user defined dont_use cells
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # set_crpr_spec -method graph_based
Nitro-SoC> # config_flows -preserve_rcd false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # source scr/config.tcl
Nitro-SoC> # config_timing -rc_degrade_min_slew_when_rd_less_than_rnet false
Nitro-SoC> # config_timing -disable_recovery_removal false
Nitro-SoC> # config_timing -enable_exception_proxy true
Nitro-SoC> # config_timing -disable_time_borrow false
Nitro-SoC> # config_timing -disable_annotation_factor_calc true
Nitro-SoC> # config_timing -enable_clock_propagation_through_three_state_enable_pins false
Nitro-SoC> # config_timing -disable_internal_inout_cell_paths true
Nitro-SoC> # config_timing -enable_cond_arcs_with_default true 
Nitro-SoC> # config_timing -enable_default_for_cond_arcs true
Nitro-SoC> # config_timing -enable_setup_independent_hold_checks true
Nitro-SoC> # config_timing -enable_ideal_clock_data_tags true
Nitro-SoC> # config_timing -enable_clock_gating_propagate true
Nitro-SoC> # config_timing -disable_seq_case_analysis true
Nitro-SoC> # config_timing -early_launch_at_borrowing_latches false
Nitro-SoC> # config_timing -enable_preset_clear_arcs false
Nitro-SoC> # config_timing -enable_non_unate_clock_paths true
Nitro-SoC> # config_timing -pt_min_max_compatibility on_chip_variation
Nitro-SoC> # config_timing -enable_non_unate_clock_paths true
Nitro-SoC> # config_timing -disable_sequential_generation_of_waveform_preserving_clocks false
Nitro-SoC> # config_timing -capacitance_violation_threshold 0
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # config_timing -enable_default_input_delay false
Nitro-SoC> # config_extraction -gr_short_route_gcell_span 3
Nitro-SoC> # config_extraction -search_distance_multiple 15
warning EXTR600: Extraction configuration 'search_distance_multiple' value is changed from '6' to '15'.
Nitro-SoC> # config_extraction -use_thickness_variation false
Nitro-SoC> # config_extraction -use_thickness_variation_for_cap false
Nitro-SoC> # config_extraction -use_thickness_variation_for_res true
warning EXTR600: Extraction configuration 'use_thickness_variation_for_res' value is changed from 'false' to 'true'.
Nitro-SoC> # config_extraction -coupling_abs_threshold 0.1f
warning EXTR600: Extraction configuration 'coupling_abs_threshold' value is changed from '3' to '0.1'.
Nitro-SoC> # config_extraction -coupling_rel_threshold 1.0
warning EXTR600: Extraction configuration 'coupling_rel_threshold' value is changed from '0.03' to '1'.
Nitro-SoC> # ta_debug -cc_ratio 0
info UI33: performed source of scr/config.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1812M, PVMEM - 2637M)
Nitro-SoC> # config_route_timing -name dvia_mode -value dfm
Nitro-SoC> # config_place_detail -name follow_drc_for
Nitro-SoC> # source nrf_customization.tcl
info UI33: performed source of nrf_customization.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1812M, PVMEM - 2637M)
Nitro-SoC> # config_extraction -use_thickness_variation false
Nitro-SoC> # config_extraction -use_thickness_variation_for_cap false
Nitro-SoC> # config_extraction -use_thickness_variation_for_res true
Nitro-SoC> # set_crpr_spec -crpr_threshold 5p
Nitro-SoC> # set_crpr_spec -method graph_based
Nitro-SoC> # set_crpr_spec -transition same_transition
Nitro-SoC> # fk_msg Max Length Constraint
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Max Length Constraint
Nitro-SoC> # set_max_length -length_threshold 1000u
Nitro-SoC> # report_max_length
Nitro-SoC> # fk_msg Max Length Set to 10000000
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Max Length Set to 10000000
Nitro-SoC> # fk_msg Running RRT with Interleave Optimization
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Running RRT with Interleave Optimization
Nitro-SoC> # run_route_timing -mode interleave_opt -cpus 2 -messages verbose
Nitro-SoC> # help run_route_timing -return
Nitro-SoC> # print_table -title Start run_route_timing flow -column_names Argument Value -values cpus 2 messages verbose timing_mode si preserve_clocks auto save_db_stages {} stop_after false start_from false resume false skip_stages {} run_stages {} mode interleave_opt trial false dump_qor_stages {} user_params {}
------------------------------------
|   Start run_route_timing flow    |
|-----------------+----------------|
| Argument        | Value          | 
|-----------------+----------------|
| cpus            | 2              | 
|-----------------+----------------|
| messages        | verbose        | 
|-----------------+----------------|
| timing_mode     | si             | 
|-----------------+----------------|
| preserve_clocks | auto           | 
|-----------------+----------------|
| save_db_stages  |                | 
|-----------------+----------------|
| stop_after      | false          | 
|-----------------+----------------|
| start_from      | false          | 
|-----------------+----------------|
| resume          | false          | 
|-----------------+----------------|
| skip_stages     |                | 
|-----------------+----------------|
| run_stages      |                | 
|-----------------+----------------|
| mode            | interleave_opt | 
|-----------------+----------------|
| trial           | false          | 
|-----------------+----------------|
| dump_qor_stages |                | 
|-----------------+----------------|
| user_params     |                | 
------------------------------------


Nitro-SoC> # fk_msg Setting up run_route_timing flow ...

Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Setting up run_route_timing flow ...

Nitro-SoC> # config_messages -message_id UI24 -max_messages 0
Nitro-SoC> # config_messages -message_id UI24 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_log_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_log_messages 0
Nitro-SoC> # create_property -name tdro_last_stage -object_type root -data_type string -storage sparse -persistent true -init_value null
Nitro-SoC> # create_property -name follow_gr -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_layer -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_channel -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # fk_msg -set_prompt RRT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RRT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level _d%ve_
Nitro-SoC> # fk_msg -set_verbosity_filter debug
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value debug -quiet
Nitro-SoC> # config_shell -echo false
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 387M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '9' clock nets to 'false'
Routing lib vias have been created
Routing lib vias have been selected
info UI30: performing congestion analysis on partition integrationMult (started at Fri Dec 23 14:00:42 2022)

Congestion ratio stats: min = 0.08, max = 1.39, mean = 0.44 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed congestion analysis for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 387M)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                           Current Parameter Values for 'config_route_timing'                                                                            |
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| Name                     | Description                                                     | Value      | Default    | Modified | Value_type | Enum                           | Persistent | User_level | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| dvia_mode                | Specifies the mode of double via replacement                    | dfm        | timing     | true     | N/A        | dfm none timing                | true       | normal     | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_channel   | Specifies effort to preserve channel for follow_gr nets in      | 90         | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_layer     | Specifies effort to preserve layer for follow_gr nets in        | 100        | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| ds_max_count             | Specifies the maximum allowed number of dominant scenarios      | 6          | 0          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| ds_threshold             | Specifies the percentage threshold for dominant scenarios       | 80         | 0          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| fr_topo_cri_priority     | Specifies priority value for topology critical nets in          | 0          | 50         | true     | N/A        |                                | true       | developer  | 
|                          | route_final (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| low_power_effort         | Specifies low power effort                                      | none       | none       | true     | N/A        | high low medium none           | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cdm_model            | Specifies advanced CDM model                                    | delta_area | delta_area | true     | N/A        | delta_area dynamic_bloat none  | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cpus                 | Specifies number of cpus for optimizer ('0' - distributed)      | 4          | 4          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| si_mcmm                  | Specifies to look at all the enabled corners in si_delay_repair | true       | false      | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_all_gr_layer | Specifies effort to preserve layer for all the nets in          | 100        | 0          | true     | N/A        |                                | true       | developer  | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------



RRT info: Running run_route_timing in 'interleave_opt' mode ...

RRT info: Start stage 'check'
RRT info: User event handler 'before check' completed successfully
-----------------------------
|  Check routing lib vias   |
|-------+---------+---------|
| layer | regular | minarea | 
|-------+---------+---------|
| via1  | ok      | none    | 
|-------+---------+---------|
| via2  | ok      | none    | 
|-------+---------+---------|
| via3  | ok      | none    | 
|-------+---------+---------|
| via4  | ok      | none    | 
|-------+---------+---------|
| via5  | ok      | none    | 
|-------+---------+---------|
| via6  | ok      | none    | 
|-------+---------+---------|
| via7  | ok      | none    | 
-----------------------------


RRT info: Stage 'check' completed successfully
RRT info: User event handler 'after check' completed successfully
RRT info: Start stage 'start'
RRT info: User event handler 'before start' completed successfully
RRT warning: Removing detail routing of '3911' data nets
warning UI160: Clear all variables that may contain removed objects.
RRT warning: Removing filler cells
info Removing existing filler cells.
info UI49: removed 0 core filler cells
info UI49: inserted 0 core filler cells
info DUM207: place_filler_cells: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_filler_cells: created cell-density map for partition integrationMult with max-util 100 and bin-size 8x8 rows.
info UI33: performed core filler cells placement for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 387M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'integrationMult'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
warning EXTR600: Extraction configuration 'use_thickness_variation_for_res' value is changed from 'true' to 'false'.
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Fri Dec 23 14:00:42 2022
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------


info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 387M)
info Found 2847 movable and 136 fixed cells in partition integrationMult
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info UI33: performed get_illegal_cells for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 387M)
RRT info: Stage 'start' completed successfully
RRT info: User event handler 'after start' completed successfully
RRT info: Start stage 'clock'
RRT info: User event handler 'before clock' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '9' clock nets to 'false'
RRT info: Set routing priority of '9' clock nets to '0'
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Fri Dec 23 14:00:42 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 9          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 387M)

RRT info: Analyzing existing clock detail routing ...


Clocks total number    : 9
Clocks to global route : 0
Clocks to track route  : 0
Clocks to shield route : 0
Clocks shielded        : 0


RRT info: Performing final routing on all (9) clock nets ...

info UI30: performing final routing on partition integrationMult (started at Fri Dec 23 14:00:42 2022)
Start Final Routing in full DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   36 with    144 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (specified) | 9    | 145  | 
|-------------------+------+------|
| To be routed :    | 9    | 145  | 
|-------------------+------+------|
|   - signal        | 9    | 145  | 
|-------------------+------+------|
|   - tieoff        | 0    | 0    | 
|-------------------+------+------|
| To be skipped :   | 0    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 9    | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - clock             | 4    | 
|-----------------------+------|
|   - clock + NDR       | 5    | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.8G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.9G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.9G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 389M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 387M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '9' clock nets to 'false'
RRT info: Set routing priority of '9' clock nets to '100'
RRT info: Stage 'clock' completed successfully
RRT info: User event handler 'after clock' completed successfully
RRT info: Start stage 'gr'
RRT info: User event handler 'before gr' completed successfully
Report 'ccap_options': Report ccap options
Generated on Fri Dec 23 14:00:43 2022
  
----------------------------------------------------------
|       Current ccap options (units: femto-farads)       |
|---------------------------+----------------------------|
|                           | Value                      | 
|---------------------------+----------------------------|
| cpus                      | 2                          | 
|---------------------------+----------------------------|
| partition                 | integrationMult            | 
|---------------------------+----------------------------|
| nets                      | all                        | 
|---------------------------+----------------------------|
| corner                    | corner_0_0                 | 
|---------------------------+----------------------------|
| process_technology        | new_rcmaster_techFreePDK45 | 
|---------------------------+----------------------------|
| flat                      | false                      | 
|---------------------------+----------------------------|
| shrink_factor             | 1                          | 
|---------------------------+----------------------------|
| ignore_derates            | false                      | 
|---------------------------+----------------------------|
| cc_per_filter             | 0                          | 
|---------------------------+----------------------------|
| cc_total_filter           | 0                          | 
|---------------------------+----------------------------|
| abs_bounds                | 0                          | 
|---------------------------+----------------------------|
| ratio_bounds              | 0                          | 
|---------------------------+----------------------------|
| noise_bounds              | 0.4                        | 
|---------------------------+----------------------------|
| noise_clock_bounds        | 0.2                        | 
|---------------------------+----------------------------|
| noise_model               | native                     | 
|---------------------------+----------------------------|
| default_driver_lib_cell   | -                          | 
|---------------------------+----------------------------|
| default_load_lib_cell     | -                          | 
|---------------------------+----------------------------|
| noise_per_filter          | 0.005                      | 
|---------------------------+----------------------------|
| noise_total_filter        | 0.02                       | 
|---------------------------+----------------------------|
| clock_noise_filter_derate | 0.5                        | 
|---------------------------+----------------------------|
| si_delta_filter           | 1                          | 
|---------------------------+----------------------------|
| si_delta_filter_rel       | 10                         | 
----------------------------------------------------------


  
---------------------------------------------------------------------------------------------------------------
|                                         Common ccap report settings                                         |
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
|                        | coupling_abs | coupling_ratio | noise | noise_clock | timing | slew  | delta_delay | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| enabled                | true         | true           | true  | true        | false  | false | false       | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| limit                  | 5000         | 5000           | 5000  | 5000        | 5000   | 5000  | 500         | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| ranges                 | 10           | 10             | 10    | 10          | 10     | 10    | 10          | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressors             | 0            | 0              | 4     | 4           | 5      | 0     | 5           | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressor_ratio_filter | 0            | 0              | 0     | 0           | 0      | 0     | 0           | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressor_cc_filter    | 0            | 0              | 0     | 0           | 0      | 0     | 0           | 
---------------------------------------------------------------------------------------------------------------


RRT info: Set 'placed' property of '137' clock network cells to 'fixed'
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'integrationMult'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


RRT info: GR is complete, will be reused
RRT info: Running incremental GR just to make sure the congestion map is consistent
info UI30: performing global routing on partition integrationMult (started at Fri Dec 23 14:00:43 2022)
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


---------------------------------------------------------------------------------------------------------------------------------
|                                    Non-default Parameter Values for 'config_route_global'                                     |
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| Name                          | Description                                                  | Value | Default | User Defined | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_follow_gr*                 | value of the follow_gr attribute applied to critical nets    | 100   | 90      | true         | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_full_timing_update_thresh* | threshold proportion of net routes that triggers full timing | 0     | 0.3     | true         | 
|                               |  update                                                      |       |         |              | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_verbosity*                 | silent=0, info=1, verbose=2                                  | 2     | 1       | true         | 
---------------------------------------------------------------------------------------------------------------------------------


gr_follow_gr gr_full_timing_update_thresh gr_verbosity
List has 3 elements
Setting up data structures; grid size small
Partition 'integrationMult' qualifies for soft timing-driven layer assignment.

CapCalc CPUs = 2

Gathering obstacles for metal layers 1 through 8

Instantiated routing nodes at 4320 of 4320 (100 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
setupRakeServer is called with gr_cong
Layer 1 HORIZ  Step cost 57 Upward via cost 14
Layer 2 VERT   Step cost 42 Upward via cost 14
Layer 3 HORIZ  Step cost 57 Upward via cost 14
Layer 4 VERT   Step cost 42 Upward via cost 14
Layer 5 HORIZ  Step cost 57 Upward via cost 14
Layer 6 VERT   Step cost 42 Upward via cost 14
Layer 7 HORIZ  Step cost 57 Upward via cost 14
Layer 8 VERT   Step cost 42
 xOrig 0 xHi 1096304 xStep 57000 colHi 20
 yOrig 0 yHi 1106004 yStep 42000 rowHi 27

Congestion effort = none
Timing effort     = none

Start repair & refine global routing with  2  CPUs 

info GR11: Skipping net 'regA/out[25]' status: 'gr_small'
info GR11: Skipping net 'regA/out[26]' status: 'gr_small'
info GR11: Skipping net 'regA/out[22]' status: 'gr_small'
info GR11: Skipping net 'regA/out[1]' status: 'gr_small'
info GR11: Skipping net 'regB/out[24]' status: 'gr_small'
info GR11: Skipping net 'regB/out[20]' status: 'gr_small'
info GR11: Skipping net 'regB/out[29]' status: 'gr_small'
info GR11: Skipping net 'regB/out[14]' status: 'gr_small'
info GR11: Skipping net 'regB/out[2]' status: 'gr_small'
info GR11: Skipping net 'multiplier/i_0/result[30]' status: 'gr_small'
info GR11: Skipping net 'regB/out[5]' status: 'gr_small'
info GR11: Skipping net 'multiplier/i_0/result[28]' status: 'gr_small'
info GR11: Skipping net 'multiplier/i_0/result[26]' status: 'gr_small'
info GR11: Skipping net 'multiplier/i_0/result[31]' status: 'gr_small'
info GR11: Skipping net 'multiplier/i_0/result[22]' status: 'gr_small'
info GR11: Skipping net 'multiplier/i_0/result[29]' status: 'gr_small'
info GR11: Skipping net 'multiplier/i_0/result[20]' status: 'gr_small'
info GR11: Skipping net 'multiplier/i_0/result[18]' status: 'gr_small'
info GR11: Skipping net 'multiplier/i_0/result[16]' status: 'gr_small'
info GR11: Skipping net 'multiplier/i_0/result[23]' status: 'gr_small'
info GR11: Skipping net 'multiplier/i_0/result[21]' status: 'gr_small'
info GR11: Skipping net 'multiplier/i_0/result[12]' status: 'gr_small'
info GR11: Skipping net 'multiplier/i_0/result[19]' status: 'gr_small'
info GR11: Skipping net 'multiplier/i_0/result[8]' status: 'gr_small'
info GR11: Skipping net 'multiplier/i_0/result[17]' status: 'gr_small'
info GR11: Skipping net 'multiplier/i_0/result[6]' status: 'gr_small'
info GR11: Skipping net 'multiplier/i_0/result[15]' status: 'gr_small'
info GR11: Skipping net 'multiplier/i_0/result[4]' status: 'gr_small'
info GR11: Skipping net 'multiplier/i_0/result[13]' status: 'gr_small'
info GR11: Skipping net 'multiplier/i_0/result[62]' status: 'gr_small'
info GR11: Skipping net 'multiplier/i_0/result[7]' status: 'gr_small'
info GR11: Skipping net 'multiplier/i_0/result[5]' status: 'gr_small'
info GR11: Skipping net 'multiplier/i_0/result[3]' status: 'gr_small'
info GR11: Skipping net 'multiplier/i_0/result[56]' status: 'gr_small'
info GR11: Skipping net 'multiplier/i_0/result[54]' status: 'gr_small'
info GR11: Skipping net 'multiplier/i_0/result[61]' status: 'gr_small'
info GR11: Skipping net 'multiplier/i_0/result[59]' status: 'gr_small'
info GR11: Skipping net 'multiplier/i_0/result[46]' status: 'gr_small'
info GR11: Skipping net 'multiplier/i_0/result[55]' status: 'gr_small'
info GR11: Skipping net 'multiplier/i_0/result[44]' status: 'gr_small'
info GR11: Skipping net 'multiplier/i_0/result[53]' status: 'gr_small'
info GR11: Skipping net 'multiplier/i_0/result[40]' status: 'gr_small'
info GR11: Skipping net 'multiplier/i_0/result[45]' status: 'gr_small'
info GR11: Skipping net 'outA/n_32' status: 'gr_small'
info GR11: Skipping net 'multiplier/i_0/result[39]' status: 'gr_small'
info GR11: Skipping net 'outA/n_30' status: 'gr_small'
info GR11: Skipping net 'outA/n_28' status: 'gr_small'
info GR11: Skipping net 'outA/n_24' status: 'gr_small'
info GR11: Skipping net 'outA/n_22' status: 'gr_small'
info GR11: Skipping net 'outA/n_18' status: 'gr_small'
info GR11: Skipping net 'outA/n_16' status: 'gr_small'
info GR11: Skipping net 'outA/n_14' status: 'gr_small'
info GR11: Skipping net 'multiplier/i_0/result[35]' status: 'gr_small'
info GR11: Skipping net 'outA/n_6' status: 'gr_small'
info GR11: Skipping net 'multiplier/i_0/result[33]' status: 'gr_small'
info GR11: Skipping net 'outA/n_4' status: 'gr_small'
info GR11: Skipping net 'outA/n_2' status: 'gr_small'
info GR11: Skipping net 'outB/n_32' status: 'gr_small'
info GR11: Skipping net 'outB/n_30' status: 'gr_small'
info GR11: Skipping net 'outB/n_26' status: 'gr_small'
info GR11: Skipping net 'outB/n_22' status: 'gr_small'
info GR11: Skipping net 'outA/n_33' status: 'gr_small'
info GR11: Skipping net 'outA/n_31' status: 'gr_small'
info GR11: Skipping net 'outA/n_29' status: 'gr_small'
info GR11: Skipping net 'outB/n_4' status: 'gr_small'
info GR11: Skipping net 'outA/n_25' status: 'gr_small'
info GR11: Skipping net 'outB/n_2' status: 'gr_small'
info GR11: Skipping net 'outA/n_23' status: 'gr_small'
info GR11: Skipping net 'outA/n_21' status: 'gr_small'
info GR11: Skipping net 'multiplier/i_0/n_0' status: 'gr_small'
info GR11: Skipping net 'outA/n_19' status: 'gr_small'
info GR11: Skipping net 'multiplier/i_0/n_3' status: 'gr_small'
info GR11: Skipping net 'outA/n_17' status: 'gr_small'
info GR11: Skipping net 'outA/n_15' status: 'gr_small'
info GR11: Skipping net 'outA/n_11' status: 'gr_small'
info GR11: Skipping net 'outA/n_9' status: 'gr_small'
info GR11: Skipping net 'outA/n_7' status: 'gr_small'
info GR11: Skipping net 'outA/n_5' status: 'gr_small'
info GR11: Skipping net 'outA/n_3' status: 'gr_small'
info GR11: Skipping net 'multiplier/i_0/n_11' status: 'gr_small'
info GR11: Skipping net 'multiplier/i_0/n_2896' status: 'gr_small'
info GR11: Skipping net 'multiplier/i_0/n_2953' status: 'gr_small'
info GR11: Skipping net 'multiplier/i_0/n_3011' status: 'gr_small'
info GR11: Skipping net 'outB/n_33' status: 'gr_small'
info GR11: Skipping net 'multiplier/i_0/n_15' status: 'gr_small'
info GR11: Skipping net 'outB/n_31' status: 'gr_small'
info GR11: Skipping net 'multiplier/i_0/n_17' status: 'gr_small'
info GR11: Skipping net 'outB/n_29' status: 'gr_small'
info GR11: Skipping net 'outB/n_27' status: 'gr_small'
info GR11: Skipping net 'multiplier/i_0/n_2981' status: 'gr_small'
info GR11: Skipping net 'multiplier/i_0/n_23' status: 'gr_small'
info GR11: Skipping net 'outB/n_19' status: 'gr_small'
info GR11: Skipping net 'outB/n_17' status: 'gr_small'
info GR11: Skipping net 'outB/n_15' status: 'gr_small'
info GR11: Skipping net 'outB/n_13' status: 'gr_small'
info GR11: Skipping net 'multiplier/i_0/n_31' status: 'gr_small'
info GR11: Skipping net 'multiplier/i_0/n_3037' status: 'gr_small'
info GR11: Skipping net 'multiplier/i_0/n_1' status: 'gr_small'
info GR11: Skipping net 'multiplier/i_0/n_5' status: 'gr_small'
info GR11: Skipping net 'multiplier/i_0/n_2893' status: 'gr_small'
Built 2523 nets   (0 seconds elapsed)

Will perform 'repair' routing on 101 nets: 
        101 without global routing
          0 with open pins  
          0 with antenna wires
          0 with blocked gcell edges 
          0 corrupted
.
Cleaned up Congestion Map loads   (0 seconds elapsed)

Repair Routed 101 nets       (0 seconds elapsed)
    Edge Overflows = 59 (0.7457 %),  Macro Overflows = 0,  Node Overflows = 23 (0.5324 %) 

Heap: 1G 728M 196k Elapsed Time: 464388:0:43 CPU Time: 0:3:20
    rake server setup complete : Heap: 0G 0M 0k Elapsed Time: 0:0:0 CPU Time: 0:0:0
Report 'route_congestion': Route Congestion Report
Generated on Fri Dec 23 14:00:43 2022
  
------------------------------------------------------------------------
|                        Congestion Statistics                         |
|----------------+-------------+-------------+-----------+-------------|
|                | X           | Y           | Via       | Total       | 
|----------------+-------------+-------------+-----------+-------------|
| Edge Count     | 2052        | 2080        | 3780      | 7912        | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Edges | 0           | 59          | 0         | 59          | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow as %  | 0           | 0.745703    | 0         | 0.745703    | 
|----------------+-------------+-------------+-----------+-------------|
| Worst          | 0.916667    | 5           | 0.736842  | 5           | 
|----------------+-------------+-------------+-----------+-------------|
| Average        | 0.354421    | 0.0363454   | 0.0669863 | 0.106923    | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Nodes | 0           | 23          | -1        | 23          | 
|----------------+-------------+-------------+-----------+-------------|
| Wire Length    | 3.07045e+08 | 1.64808e+08 | 10890     | 4.71853e+08 | 
------------------------------------------------------------------------


Report 'routing': Global Routing Report
Generated on Fri Dec 23 14:00:43 2022
  
-------------------------------------------------------------------------------------------------------------------------------------
|                                                         Wires statistics                                                          |
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                               | TOTAL  | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (millimeter)      | 47.19  | 1.83   | 15.73  | 28.88  | 0.75   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (%)               | 100.00 | 3.88   | 33.35  | 61.20  | 1.58   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Non preferred wire length (%) | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of wires  (thousand)   | 6.04   | 0.28   | 3.29   | 2.38   | 0.09   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
-------------------------------------------------------------------------------------------------------------------------------------


  
------------------------------------------------------------------------------------------------------------
|                                             Vias statistics                                              |
|----------------------------+--------+--------+--------+--------+------+------+------+------+------+------|
|                            | TOTAL  | via1   | via2   | via3   | via4 | via5 | via6 | via7 | via8 | via9 | 
|----------------------------+--------+--------+--------+--------+------+------+------+------+------+------|
| Number of vias  (thousand) | 10.89  | 6.32   | 4.39   | 0.18   | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+------+------+------+------+------+------|
| Vias (%)                   | 100.00 | 58.03  | 40.28  | 1.70   | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+------+------+------+------+------+------|
| Single vias (%)            | 100.00 | 100.00 | 100.00 | 100.00 | 0    | 0    | 0    | 0    | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+------+------+------+------+------+------|
| Double vias (%)            | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+------+------+------+------+------+------|
| Multi vias (%)             | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 0    | 0    | 
------------------------------------------------------------------------------------------------------------


info UI30: performing congestion analysis on partition integrationMult (started at Fri Dec 23 14:00:43 2022)

Congestion ratio stats: min = 0.08, max = 1.39, mean = 0.44 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI: 100 (out of 1388) 'GR11' messages were written to the session log file
info UI33: performed global routing for 0 sec (CPU time: 0 sec; MEM: RSS - 389M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 387M)
info TDRO: Prepare timing info: derate
info TDRO20: Updating timer ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info TDRO: Run time 1  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 0 pins
info TDRO: wns = 0 tns = 0
info TDRO: Set tdro_pin_criticality attribute on 11602 pins
Found 0 dominant TNS scenarios.
Found 1 dominant THS scenarios.
info TDRO: Invalidating timer
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 406M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 387M)
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | false | setup_hold | delay | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT warning: No critical nets have been passed to ipo_sweep_noise
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 419M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 412M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:00:44 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 419M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 412M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:00:44 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 419M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 412M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 419M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 412M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'integrationMult' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.5380 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Stage 'gr' completed successfully
RRT info: User event handler 'after gr' completed successfully
RRT info: Start stage 'tr_opt'
RRT info: User event handler 'before tr_opt' completed successfully
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                        route_track configuration                                                                         |
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| Name                          | Description                                                   | Value | Default | Modified | Value_type | Enum | Persistent | User_level | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| fix_all_drc                   | Use extra strategies to fix rest of violations (versions      | false | true    | true     | N/A        |      | true       | normal     | 
|                               | next)                                                         |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| full_drc_pass                 | First path with full DRC check (versions old,new)             | 1     | 2       | true     | N/A        |      | true       | normal     | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_drc_convergence_rate      | Specifies minimum reduction of DRC violations in percents for | 50    | 20      | true     | N/A        |      | true       | normal     | 
|                               | route_track to proceed with its runs after run 3 (versions    |       |         |          |            |      |            |            | 
|                               | old,new)                                                      |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_drc_convergence_rate_next | Specifies minimum reduction of DRC violations in percents for | 50    | 20      | true     | N/A        |      | true       | normal     | 
|                               | route_track to proceed with its runs after run 2 (version     |       |         |          |            |      |            |            | 
|                               | next)                                                         |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_global_layer              | Minimal layer from which follow global metrics have effect    | 4     | 1       | true     | N/A        |      | true       | normal     | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 419M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 412M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:00:44 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 419M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 412M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:00:44 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 419M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 412M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 419M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 412M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'integrationMult' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.5380 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Retrieving statistics from db
------------------------------------------------------------------
| Property Name                | Property Value  | Property Type | 
|------------------------------+-----------------+---------------|
| name                         | sda root        | string        | 
|------------------------------+-----------------+---------------|
| top_hier                     | integrationMult | string        | 
|------------------------------+-----------------+---------------|
| auto_ideal_fanout_threshold* | 1024            | int           | 
|------------------------------+-----------------+---------------|
| mv_is_enabled*               | false           | bool          | 
|------------------------------+-----------------+---------------|
| mxdb.design_state.netlist*   | false           | bool          | 
------------------------------------------------------------------


RRT info: No statistics table in this db
RRT info: Retrieving application info...
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: Detecting non-clock nets
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 419M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 412M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 419M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 412M)
RRT info: Retrieving global routing info...
----------------------------------------------------------------------------------
|                        | tr_opt_init                                           | 
|------------------------+-------------------------------------------------------|
| elapsed_time  (min)    | 00h 11m                                               | 
|------------------------+-------------------------------------------------------|
| cpu_time  (min)        | 0.0023263888888888887d 07.894919286223335e-18h 00.0m  | 
|------------------------+-------------------------------------------------------|
| heap_memory  (Mb)      | 1245                                                  | 
|------------------------+-------------------------------------------------------|
| logic_utilization  (%) | 52.18                                                 | 
|------------------------+-------------------------------------------------------|
| WNS  (ps)              | 0.0                                                   | 
|------------------------+-------------------------------------------------------|
| TNS  (ns)              | 0.0                                                   | 
|------------------------+-------------------------------------------------------|
| WHS  (ps)              | 0.0                                                   | 
|------------------------+-------------------------------------------------------|
| THS  (ns)              | 0.0                                                   | 
|------------------------+-------------------------------------------------------|
| setup_viols            | 0                                                     | 
|------------------------+-------------------------------------------------------|
| hold_viols             | 0                                                     | 
|------------------------+-------------------------------------------------------|
| slew_viols             | 0                                                     | 
|------------------------+-------------------------------------------------------|
| worst_slew  (ps)       | 0.0                                                   | 
|------------------------+-------------------------------------------------------|
| total_slew  (ps)       | 0.0                                                   | 
|------------------------+-------------------------------------------------------|
| overflow_edges         | 59                                                    | 
|------------------------+-------------------------------------------------------|
| overflow_nodes         | 23                                                    | 
|------------------------+-------------------------------------------------------|
| wire_len_total  (mm)   | 47.2                                                  | 
|------------------------+-------------------------------------------------------|
| via_count_total        | 10890                                                 | 
----------------------------------------------------------------------------------



info 'twns' objective check is passed.
Running full-chip extraction...
info Full-chip area is (0 0 1096300 1106000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.308508 min: 0.000000 avg: 0.165724
info metal2 layer density max: 0.044246 min: 0.000000 avg: 0.011832
info metal3 layer density max: 0.069600 min: 0.000000 avg: 0.013535
info metal4 layer density max: 0.027600 min: 0.000000 avg: 0.018906
info metal5 layer density max: 0.500000 min: 0.000000 avg: 0.372329
info metal6 layer density max: 0.040000 min: 0.000000 avg: 0.003846
info metal7 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal8 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 50% 70% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 20% 50% 70% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Extracting GR capacitances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 9 clock nets
Updating timing...
Collecting timing bottlenecks: 100%
Calculating slew/delay values: 90% 100%

'twns' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 420M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 412M)
-------------
| WNS nets  |
|-------+---|
| Count | 0 | 
-------------


RRT warning: User-specified value 'true' for option 'cri_all' overrides previous 'false'
RRT warning: User-specified value 'false' for option 'cri_gr_cc_derate' overrides previous 'true'
RRT warning: User-specified value 'true' for option 'cri_reuse' overrides previous 'false'
info TDRO: Prepare timing info: nonSI
info TDRO20: Updating timer ...
info TDRO: Run time 0  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 0 pins
info TDRO: wns = 0 tns = 0
info TDRO: Set tdro_pin_criticality attribute on 11602 pins
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 420M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 412M)
-------------------------
| Current critical nets |
|-------+---------------|
| Count | 0             | 
-------------------------


Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '9' clock nets to 'true'

Setting all clock networks in partition(s) 'integrationMult':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 15    | 
|-------------------------------+-------|
| Total Sequential cells        | 128   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 8     | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 8     | 
-----------------------------------------


Found 8 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 8 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 128 pre-existing "fixed" Sequential leaf cells of clock networks
 128 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition integrationMult.

RRT debug: Executing 'route_track -runs 2 -keep_detail_routing 5 -timing_effort none -river false'
info UI30: performing track routing on partition integrationMult (started at Fri Dec 23 14:00:45 2022)
Starting route_track for technology class A
Settings initialization ...
----------------------------------------
|           Nets statistics            |
|-----------------------+------+-------|
|                       | Nets | Pins  | 
|-----------------------+------+-------|
| Total (partition)     | 3922 | 10924 | 
|-----------------------+------+-------|
| To be routed :        | 3911 | 10775 | 
|-----------------------+------+-------|
|   - signal            | 3911 | 10775 | 
|-----------------------+------+-------|
| To be skipped :       | 11   | 149   | 
|-----------------------+------+-------|
|   - marked dont_route | 9    | 145   | 
|-----------------------+------+-------|
|   - less 2 pins       | 1    | 0     | 
|-----------------------+------+-------|
|   - tieoff            | 1    | 4     | 
----------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with global wires | 2422 | 
|-----------------------+------|
|   - no any wires      | 1489 | 
--------------------------------


--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


Routing Cell Library initialization ...
 core  lib cells:   36 with    102 unique orients.
 partition cells:    1 with      1 unique orients.
Calculated access for 135 core library pins:
 Ideal   :   135 pins (via ongrid,  completely inside of pin)
 Good    :     0 pins (via ongrid,  no violations)
 Offgrid :     0 pins (via offgrid, completely inside of pin)
 None    :     0 pins (no access)
 None NDR:     0 pins (no NDR via access)
Pitch/Offset X: 1900/950, Y: 1400/700
Done in 0.0 (0.0 CPU) seconds, used 0 MB
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Initialization ...
Global grid size 27 rows x 20 columns
Collect nets ...
Collect vias ...
Property preserve_layer is set on 3911 nets with average value 100.00
Create routing grid ...
Initialize routing channels ...
Creating resource map ...
M1: horizontal grid 577X x 790Y
M2:   vertical grid 577X x 790Y
M3: horizontal grid 947X x 790Y
M4:   vertical grid 391X x 790Y
M5: horizontal grid 391X x 395Y
M6:   vertical grid 391X x 513Y
M7: horizontal grid 508X x 138Y
M8:   vertical grid 137X x 138Y
M9: horizontal grid 137X x 69Y
M10:   vertical grid 68X x 69Y
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Reading design data ...
Fixed net wires 985
Fixed net vias 60396
Core cells 2983
Core cells with unique orientation 96: pin objects 1278, obstructions 626
Macro cells 0: pin objects 0, obstructions 0
Top level pin objects 131, obstructions 0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Reading nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Detected 2422 nets with global routing
Detected 1489 nets without any routing
Detected 6037 wires, 10890 vias
Detected 10775 pins
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Set nets timing parameters ...
No parallel length constraints have been set.
Initial Track Assignment: 1 2 3 4 5 6 7 done
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.8G

Run(1) ...
1.000 Changed     6899 of    18032 tested segments in   102 channels. Unresolved     9392 violations and       93 notes
1.001 Changed     5083 of    15607 tested segments in   142 channels. Unresolved     7214 violations and      225 notes
1.002 Changed     4666 of    14038 tested segments in   158 channels. Unresolved     6289 violations and      197 notes
1.003 Changed     4247 of    13016 tested segments in   168 channels. Unresolved     5920 violations and      178 notes
1.004 Changed     3887 of    12147 tested segments in   174 channels. Unresolved     5484 violations and      176 notes
1.005 Changed     3802 of    11521 tested segments in   167 channels. Unresolved     5260 violations and      171 notes
1.006 Changed     3748 of    11315 tested segments in   177 channels. Unresolved     5033 violations and      161 notes
1.007 Changed     3686 of    11241 tested segments in   183 channels. Unresolved     4949 violations and      167 notes
1.008 Changed     3651 of    11025 tested segments in   169 channels. Unresolved     4747 violations and      178 notes
1.009 Changed     3375 of    10617 tested segments in   171 channels. Unresolved     4449 violations and      194 notes
1.010 Changed     3207 of    10166 tested segments in   182 channels. Unresolved     4252 violations and      235 notes
1.011 Changed     2996 of     9762 tested segments in   171 channels. Unresolved     4074 violations and      252 notes
1.012 Changed     2673 of     9366 tested segments in   180 channels. Unresolved     3859 violations and      258 notes
1.013 Changed     2476 of     8866 tested segments in   171 channels. Unresolved     3664 violations and      302 notes
1.014 Changed     2372 of     8668 tested segments in   175 channels. Unresolved     3547 violations and      372 notes
1.015 Changed     2083 of     8263 tested segments in   175 channels. Unresolved     3323 violations and      417 notes
1.016 Changed     1816 of     7809 tested segments in   182 channels. Unresolved     3078 violations and      488 notes
1.017 Changed     1599 of     7231 tested segments in   187 channels. Unresolved     2882 violations and      551 notes
1.018 Changed     1533 of     6830 tested segments in   184 channels. Unresolved     2787 violations and      591 notes
1.019 Changed     1396 of     6512 tested segments in   183 channels. Unresolved     2700 violations and      633 notes
1.020 Changed     1278 of     6204 tested segments in   178 channels. Unresolved     2600 violations and      650 notes
1.021 Changed     1143 of     5830 tested segments in   173 channels. Unresolved     2433 violations and      686 notes
1.022 Changed     1132 of     5552 tested segments in   176 channels. Unresolved     2390 violations and      705 notes
1.023 Changed     1129 of     5534 tested segments in   174 channels. Unresolved     2384 violations and      744 notes
1.024 Changed     1102 of     5439 tested segments in   172 channels. Unresolved     2359 violations and      765 notes
1.025 Changed      999 of     5209 tested segments in   173 channels. Unresolved     2299 violations and      770 notes
1.026 Changed      909 of     5058 tested segments in   169 channels. Unresolved     2274 violations and      803 notes
1.027 Changed      874 of     4733 tested segments in   166 channels. Unresolved     2239 violations and      839 notes
1.028 Changed      703 of     4293 tested segments in   169 channels. Unresolved     2175 violations and      867 notes
1.029 Changed      588 of     3762 tested segments in   162 channels. Unresolved     2114 violations and      889 notes
1.030 Changed      500 of     3225 tested segments in   163 channels. Unresolved     2102 violations and      898 notes
1.031 Changed      386 of     2601 tested segments in   154 channels. Unresolved     2052 violations and      912 notes
1.032 Changed      265 of     1966 tested segments in   145 channels. Unresolved     2004 violations and      926 notes
1.033 Changed      163 of     1272 tested segments in   127 channels. Unresolved     1970 violations and      940 notes
1.034 Changed      109 of      719 tested segments in   113 channels. Unresolved     1941 violations and      946 notes
1.035 Changed       87 of      427 tested segments in    91 channels. Unresolved     1910 violations and      952 notes
1.036 Changed       74 of      347 tested segments in    89 channels. Unresolved     1901 violations and      958 notes
1.037 Changed       62 of      292 tested segments in    80 channels. Unresolved     1893 violations and      962 notes
1.038 Changed       49 of      228 tested segments in    71 channels. Unresolved     1877 violations and      964 notes
1.039 Changed       32 of      175 tested segments in    64 channels. Unresolved     1876 violations and      965 notes
1.040 Changed       22 of      135 tested segments in    56 channels. Unresolved     1870 violations and      962 notes
1.041 Changed       14 of      107 tested segments in    48 channels. Unresolved     1860 violations and      965 notes
1.042 Changed       12 of       73 tested segments in    29 channels. Unresolved     1859 violations and      961 notes
1.043 Changed       15 of       73 tested segments in    28 channels. Unresolved     1861 violations and      962 notes
1.044 Changed       23 of       84 tested segments in    30 channels. Unresolved     1868 violations and      962 notes
1.045 Changed       27 of      116 tested segments in    31 channels. Unresolved     1872 violations and      965 notes
1.046 Changed       23 of       96 tested segments in    28 channels. Unresolved     1866 violations and      965 notes
1.047 Changed        8 of       67 tested segments in    28 channels. Unresolved     1860 violations and      963 notes
1.048 Changed        9 of       41 tested segments in    24 channels. Unresolved     1858 violations and      963 notes
1.049 Changed        2 of       27 tested segments in    15 channels. Unresolved     1854 violations and      964 notes
1.050 Changed        0 of       16 tested segments in    11 channels. Unresolved     1854 violations and      964 notes
1.051 Changed        0 of        7 tested segments in     5 channels. Unresolved     1854 violations and      964 notes
1.052 Changed        0 of        6 tested segments in     4 channels. Unresolved     1854 violations and      964 notes
1.053 Changed        0 of        6 tested segments in     4 channels. Unresolved     1854 violations and      964 notes
1.054 Changed        3 of        8 tested segments in     5 channels. Unresolved     1855 violations and      964 notes
1.055 Changed        2 of       12 tested segments in     6 channels. Unresolved     1851 violations and      967 notes
1.056 Changed        0 of        3 tested segments in     1 channels. Unresolved     1851 violations and      967 notes
1.057 Changed        0 of        0 tested segments in     0 channels. Unresolved     1851 violations and      967 notes
Result=end(begin): viols=1851(9392), notes=967(93)
Cpu time: 00:04:21, Elapsed time: 00:02:19, Memory: 1.8G

Run(2) ...
2.000 Changed     1339 of    24303 tested segments in   191 channels. Unresolved     2011 violations and      927 notes
2.001 Changed     1392 of     6805 tested segments in   179 channels. Unresolved     2052 violations and     1061 notes
2.002 Changed     2584 of     7086 tested segments in   185 channels. Unresolved     2320 violations and     1193 notes
2.003 Changed     2750 of     7613 tested segments in   182 channels. Unresolved     2565 violations and     1303 notes
2.004 Changed     2478 of     7475 tested segments in   182 channels. Unresolved     2452 violations and     1457 notes
2.005 Changed     2280 of     6892 tested segments in   180 channels. Unresolved     2386 violations and     1522 notes
2.006 Changed     1715 of     6364 tested segments in   175 channels. Unresolved     2087 violations and     1652 notes
2.007 Changed     1264 of     5550 tested segments in   177 channels. Unresolved     1824 violations and     1783 notes
2.008 Changed      945 of     4621 tested segments in   174 channels. Unresolved     1558 violations and     1872 notes
2.009 Changed      798 of     3923 tested segments in   167 channels. Unresolved     1484 violations and     1958 notes
2.010 Changed      725 of     3504 tested segments in   167 channels. Unresolved     1395 violations and     2039 notes
2.011 Changed      620 of     3180 tested segments in   172 channels. Unresolved     1257 violations and     2109 notes
2.012 Changed      528 of     2838 tested segments in   168 channels. Unresolved     1165 violations and     2151 notes
2.013 Changed      556 of     2708 tested segments in   164 channels. Unresolved     1136 violations and     2185 notes
2.014 Changed      518 of     2660 tested segments in   161 channels. Unresolved     1067 violations and     2243 notes
2.015 Changed      452 of     2450 tested segments in   159 channels. Unresolved      981 violations and     2295 notes
2.016 Changed      410 of     2279 tested segments in   154 channels. Unresolved      945 violations and     2335 notes
2.017 Changed      391 of     2171 tested segments in   155 channels. Unresolved      902 violations and     2377 notes
2.018 Changed      346 of     2075 tested segments in   154 channels. Unresolved      844 violations and     2403 notes
2.019 Changed      324 of     1933 tested segments in   157 channels. Unresolved      810 violations and     2413 notes
2.020 Changed      354 of     1902 tested segments in   154 channels. Unresolved      812 violations and     2430 notes
2.021 Changed      666 of     2122 tested segments in   159 channels. Unresolved      802 violations and     2470 notes
2.022 Changed      688 of     2445 tested segments in   162 channels. Unresolved      786 violations and     2515 notes
2.023 Changed      638 of     2511 tested segments in   164 channels. Unresolved      791 violations and     2537 notes
2.024 Changed      671 of     2417 tested segments in   167 channels. Unresolved      772 violations and     2581 notes
2.025 Changed      619 of     2384 tested segments in   166 channels. Unresolved      770 violations and     2613 notes
2.026 Changed      540 of     2206 tested segments in   165 channels. Unresolved      784 violations and     2629 notes
2.027 Changed      469 of     1931 tested segments in   158 channels. Unresolved      687 violations and     2660 notes
2.028 Changed      367 of     1656 tested segments in   152 channels. Unresolved      636 violations and     2673 notes
2.029 Changed      304 of     1408 tested segments in   145 channels. Unresolved      587 violations and     2705 notes
2.030 Changed      198 of     1183 tested segments in   145 channels. Unresolved      546 violations and     2732 notes
2.031 Changed      176 of      944 tested segments in   130 channels. Unresolved      544 violations and     2733 notes
2.032 Changed      125 of      796 tested segments in   123 channels. Unresolved      510 violations and     2746 notes
2.033 Changed       98 of      661 tested segments in   118 channels. Unresolved      511 violations and     2754 notes
2.034 Changed      143 of      590 tested segments in   113 channels. Unresolved      485 violations and     2767 notes
2.035 Changed      117 of      498 tested segments in   101 channels. Unresolved      471 violations and     2769 notes
2.036 Changed      113 of      429 tested segments in    96 channels. Unresolved      463 violations and     2781 notes
2.037 Changed       73 of      388 tested segments in    92 channels. Unresolved      449 violations and     2793 notes
2.038 Changed       55 of      331 tested segments in    93 channels. Unresolved      444 violations and     2797 notes
2.039 Changed       51 of      265 tested segments in    82 channels. Unresolved      445 violations and     2790 notes
2.040 Changed       72 of      253 tested segments in    81 channels. Unresolved      445 violations and     2787 notes
2.041 Changed       86 of      306 tested segments in    78 channels. Unresolved      455 violations and     2792 notes
2.042 Changed       78 of      324 tested segments in    79 channels. Unresolved      447 violations and     2799 notes
2.043 Changed       72 of      260 tested segments in    70 channels. Unresolved      427 violations and     2809 notes
2.044 Changed       46 of      241 tested segments in    71 channels. Unresolved      406 violations and     2819 notes
2.045 Changed       35 of      172 tested segments in    57 channels. Unresolved      397 violations and     2825 notes
2.046 Changed       34 of      157 tested segments in    48 channels. Unresolved      398 violations and     2823 notes
2.047 Changed       37 of      152 tested segments in    47 channels. Unresolved      397 violations and     2821 notes
2.048 Changed       38 of      163 tested segments in    53 channels. Unresolved      395 violations and     2821 notes
2.049 Changed       23 of      143 tested segments in    47 channels. Unresolved      388 violations and     2821 notes
2.050 Changed       21 of      115 tested segments in    43 channels. Unresolved      390 violations and     2821 notes
2.051 Changed       28 of      109 tested segments in    40 channels. Unresolved      391 violations and     2822 notes
2.052 Changed       27 of      120 tested segments in    36 channels. Unresolved      389 violations and     2827 notes
2.053 Changed       18 of      100 tested segments in    39 channels. Unresolved      392 violations and     2825 notes
2.054 Changed       16 of       93 tested segments in    35 channels. Unresolved      393 violations and     2821 notes
2.055 Changed       16 of      101 tested segments in    36 channels. Unresolved      386 violations and     2823 notes
2.056 Changed       16 of       83 tested segments in    31 channels. Unresolved      389 violations and     2827 notes
2.057 Changed       12 of       75 tested segments in    24 channels. Unresolved      390 violations and     2828 notes
2.058 Changed       16 of       81 tested segments in    27 channels. Unresolved      379 violations and     2833 notes
2.059 Changed        5 of       56 tested segments in    22 channels. Unresolved      374 violations and     2835 notes
2.060 Changed        7 of       35 tested segments in    15 channels. Unresolved      374 violations and     2836 notes
2.061 Changed        7 of       34 tested segments in    16 channels. Unresolved      378 violations and     2835 notes
2.062 Changed        7 of       30 tested segments in    11 channels. Unresolved      371 violations and     2835 notes
2.063 Changed        4 of       33 tested segments in    12 channels. Unresolved      366 violations and     2837 notes
2.064 Changed        5 of       26 tested segments in    11 channels. Unresolved      371 violations and     2839 notes
2.065 Changed        5 of       20 tested segments in    11 channels. Unresolved      368 violations and     2838 notes
2.066 Changed        3 of       24 tested segments in     8 channels. Unresolved      371 violations and     2838 notes
2.067 Changed        4 of       19 tested segments in     7 channels. Unresolved      371 violations and     2838 notes
2.068 Changed        4 of       20 tested segments in     8 channels. Unresolved      370 violations and     2838 notes
2.069 Changed        7 of       22 tested segments in     8 channels. Unresolved      373 violations and     2839 notes
2.070 Changed        8 of       31 tested segments in     9 channels. Unresolved      370 violations and     2838 notes
2.071 Changed        5 of       31 tested segments in     9 channels. Unresolved      365 violations and     2839 notes
2.072 Changed        4 of       12 tested segments in     6 channels. Unresolved      364 violations and     2839 notes
2.073 Changed        1 of        4 tested segments in     2 channels. Unresolved      362 violations and     2838 notes
2.074 Changed        0 of        3 tested segments in     3 channels. Unresolved      362 violations and     2838 notes
2.075 Changed        0 of        0 tested segments in     0 channels. Unresolved      362 violations and     2838 notes
Result=end(begin): viols=362(2011), notes=2838(927)
Cpu time: 00:03:04, Elapsed time: 00:01:39, Memory: 1.8G

Write routing ...
M1: 12614 vias and 2635 wires with length 2.344 (0.348 in non-prefer direction)
M2: 19951 vias and 19688 wires with length 19.272 (0.788 in non-prefer direction)
M3: 1608 vias and 12592 wires with length 30.584 (0.318 in non-prefer direction)
M4: 11 vias and 1076 wires with length 1.536 (0.365 in non-prefer direction)
M5: 0 vias and 7 wires with length 0.062 (0.061 in non-prefer direction)
M6: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M7: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M8: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M9: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M10: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
Total: 34184 vias and 35998 wires with length 53.797 (1.881 in non-prefer direction)

Total 362 violated segments:
Viol: Stat short - 89
Viol: Stat spacing - 164
Viol: Twist short - 9
Viol: Diffnet short - 93
Viol: Diffnet spacing - 4
Viol: Samenet spacing - 2
Viol: Loop over port - 1

Total 2838 notes:
Note: Offgrid - 1555
Note: Fork - 35
Note: Split - 283
Note: Fat merge - 2
Note: Segment orientation - 963

Info: Via overhang - 65
Info: Detour - 4
info UI33: performed track routing for 3 min 59 sec (CPU time: 7 min 26 sec; MEM: RSS - 436M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 429M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'integrationMult'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a Full DR Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


warning EXTR600: Extraction configuration 'break_shorts' value is changed from 'false' to 'true'.
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 3 sec (CPU time: 6 sec; MEM: RSS - 443M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 437M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:04:48 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 443M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 437M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:04:48 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 443M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 437M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 443M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 437M)
---------------------------------------------------------------------------------
|          MCMM variability report for design 'integrationMult' (nano)          |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.5390 | 0.0000 | 0       | 0.0080 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------



info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   36 with    102 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


----------------------------------------
|           Nets statistics            |
|-----------------------+------+-------|
|                       | Nets | Pins  | 
|-----------------------+------+-------|
| Total (partition)     | 3922 | 10924 | 
|-----------------------+------+-------|
| To be routed :        | 3911 | 10775 | 
|-----------------------+------+-------|
|   - signal            | 3911 | 10775 | 
|-----------------------+------+-------|
| To be skipped :       | 11   | 149   | 
|-----------------------+------+-------|
|   - marked dont_route | 9    | 145   | 
|-----------------------+------+-------|
|   - less 2 pins       | 1    | 0     | 
|-----------------------+------+-------|
|   - tieoff            | 1    | 4     | 
----------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 3911 | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 1096300 1106000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.324402 min: 0.000000 avg: 0.177168
info metal2 layer density max: 0.218869 min: 0.000000 avg: 0.105017
info metal3 layer density max: 0.367543 min: 0.000000 avg: 0.158875
info metal4 layer density max: 0.091200 min: 0.000000 avg: 0.031872
info metal5 layer density max: 0.500000 min: 0.000000 avg: 0.372871
info metal6 layer density max: 0.040000 min: 0.000000 avg: 0.003846
info metal7 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal8 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 50% 70% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 20% 50% 70% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 9 clock nets
Updating timing...

'clock_si' has 0 victims

'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.8G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 444M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 437M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 444M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 437M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:04:48 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 444M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 437M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:04:48 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 444M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 437M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 444M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 437M)
---------------------------------------------------------------------------------
|          MCMM variability report for design 'integrationMult' (nano)          |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.5390 | 0.0000 | 0       | 0.0080 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 444M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 438M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 444M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 438M)
RRT info: Retrieving detail routing info...
----------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                                          | tr_opt_tr_0                        | 
|------------------------+------------------------------------------------------+------------------------------------|
| elapsed_time  (min)    | 00h 11m                                              | 00h 04m                            | 
|------------------------+------------------------------------------------------+------------------------------------|
| cpu_time  (min)        | 0.0023263888888888887d 07.894919286223335e-18h00.0m  | 0.005263888888888889d 00.0h 00.0m  | 
|------------------------+------------------------------------------------------+------------------------------------|
| heap_memory  (Mb)      | 1245                                                 | 1245                               | 
|------------------------+------------------------------------------------------+------------------------------------|
| logic_utilization  (%) | 52.18                                                | 52.18                              | 
|------------------------+------------------------------------------------------+------------------------------------|
| WNS  (ps)              | 0.0                                                  | 0.0                                | 
|------------------------+------------------------------------------------------+------------------------------------|
| TNS  (ns)              | 0.0                                                  | 0.0                                | 
|------------------------+------------------------------------------------------+------------------------------------|
| WHS  (ps)              | 0.0                                                  | 0.0                                | 
|------------------------+------------------------------------------------------+------------------------------------|
| THS  (ns)              | 0.0                                                  | 0.0                                | 
|------------------------+------------------------------------------------------+------------------------------------|
| setup_viols            | 0                                                    | 0                                  | 
|------------------------+------------------------------------------------------+------------------------------------|
| hold_viols             | 0                                                    | 0                                  | 
|------------------------+------------------------------------------------------+------------------------------------|
| slew_viols             | 0                                                    | 0                                  | 
|------------------------+------------------------------------------------------+------------------------------------|
| worst_slew  (ps)       | 0.0                                                  | 0.0                                | 
|------------------------+------------------------------------------------------+------------------------------------|
| total_slew  (ps)       | 0.0                                                  | 0.0                                | 
|------------------------+------------------------------------------------------+------------------------------------|
| overflow_edges         | 59                                                   |                                    | 
|------------------------+------------------------------------------------------+------------------------------------|
| overflow_nodes         | 23                                                   |                                    | 
|------------------------+------------------------------------------------------+------------------------------------|
| wire_len_total  (mm)   | 47.2                                                 | 55.1                               | 
|------------------------+------------------------------------------------------+------------------------------------|
| via_count_total        | 10890                                                | 34668                              | 
----------------------------------------------------------------------------------------------------------------------


RRT info: Max util is set to 100.0%
info DUM207: update_cell_density_map: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: update_cell_density_map: re-initialized cell-density map for partition integrationMult old max-util 100 new max-util 100.

Info: Cell density rectangles with ZERO-CAPACITY = 21
Info: Cell density rectangles with ZERO-CAPACITY & LOAD > 0 = 0

Placement Cell Density Distribution - 121 objects 
        --- get_objects cell_density_rect -of [get_objects cell_density_map] --->
0       |==================================================================== 21
3.46903 | 0
6.93806 | 0
10.4071 |=== 1
13.8761 | 0
17.3451 |=== 1
20.8142 |=== 1
24.2832 |====== 2
27.7522 |========= 3
31.2213 |============ 4
34.6903 |====== 2
38.1593 |=== 1
41.6283 |====== 2
45.0974 |=================== 6
48.5664 |============================= 9
52.0354 |============================================================= 19
55.5045 |============================================================= 19
58.9735 |========================================== 13
62.4425 |============================= 9
65.9115 |========================= 8
69.3806 |
        V     get_property -name utilization -object %object%

RRT debug: Executing 'optimize -effort medium'
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Fri Dec 23 14:04:49 2022)
Report 'integrationMult': Design Report
Generated on Fri Dec 23 14:04:49 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 4     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2983  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 32    | 1.07       | 
| Inverters      | 149   | 4.99       | 
| Registers      | 132   | 4.42       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1126  | 37.74      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2983  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 6050.17                | 52.18           | 
| Buffers, Inverters | 127.148                | 1.09            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 11592.8                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 3913  | 100        | 
| Orphaned        | 2     | 0.05       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3202  | 81.82      | 
| 2 Fanouts       | 417   | 10.65      | 
| 3-30 Fanouts    | 237   | 6.05       | 
| 30-127 Fanouts  | 55    | 1.4        | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Fri Dec 23 14:04:49 2022
  
---------------------------------------------------------------
|                      GR Configuration                       |
|-----------------+----------+--------+-----------+-----------|
|                 | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------+----------+--------+-----------+-----------|
| integrationMult | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 97 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |=========== 4
30  |================= 6
35  |== 1
40  |======== 3
45  |========================= 9
50  |=============================================================== 22
55  |======================================================================== 25
60  |====================================================== 19
65  |======================= 8
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design integrationMult.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=69.3806%).

WNS:0 TNS:0 TNDD:-8088.0 WHS:0 THS:0 THDD:-4703.0 SLEW:0 CAP:-53.5 AREA:6050.17

INFO :: Running optimization in MEDIUM effort level
warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

Partition 'integrationMult' qualifies for soft timing-driven layer assignment.
info OPT5: Optimizing objective MAX_CAP.
WNS:0 TNS:0 TNDD:-8088.0 WHS:0 THS:0 THDD:-4703.0 SLEW:0 CAP:-53.5 AREA:6050.17
info OPT226: Running optimization with 2 processes.
info OPT4: Total 0 nets evaluated, 0 optimized.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=69.3806%).

info OPT6: cpu [0h:0m:0s] memory [1g:728m:212k]
info OPT225: Completed optimization in postroute mode with MAX CAP objective and MAX CAP step in 0 sec (CPU time: 0 sec; MEM: RSS - 452M, CVMEM - 1843M, PVMEM - 2637M)
WNS:0 TNS:0 TNDD:-8088.0 WHS:0 THS:0 THDD:-4703.0 SLEW:0 CAP:-53.5 AREA:6050.17

info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=69.3806%).


info DUM207: optimize: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition integrationMult old max-util 100 new max-util 100.
Report 'integrationMult': Design Report
Generated on Fri Dec 23 14:04:49 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 4     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2983  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 32    | 1.07       | 
| Inverters      | 149   | 4.99       | 
| Registers      | 132   | 4.42       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1126  | 37.74      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2983  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 6050.17                | 52.18           | 
| Buffers, Inverters | 127.148                | 1.09            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 11592.8                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 3913  | 100        | 
| Orphaned        | 2     | 0.05       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3202  | 81.82      | 
| 2 Fanouts       | 417   | 10.65      | 
| 3-30 Fanouts    | 237   | 6.05       | 
| 30-127 Fanouts  | 55    | 1.4        | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 97 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |=========== 4
30  |================= 6
35  |== 1
40  |======== 3
45  |========================= 9
50  |=============================================================== 22
55  |======================================================================== 25
60  |====================================================== 19
65  |======================= 8
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 444M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 438M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 444M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 438M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 444M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 438M)
RRT info: Retrieving detail routing info...
------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                                          | tr_opt_tr_0                       | tr_opt_drc_0 | 
|------------------------+------------------------------------------------------+-----------------------------------+--------------|
| elapsed_time  (min)    | 00h 11m                                              | 00h 04m                           | 00h 00m      | 
|------------------------+------------------------------------------------------+-----------------------------------+--------------|
| cpu_time  (min)        | 0.0023263888888888887d07.894919286223335e-18h 00.0m  | 0.005263888888888889d 00.0h00.0m  | 00.0h 00.0m  | 
|------------------------+------------------------------------------------------+-----------------------------------+--------------|
| heap_memory  (Mb)      | 1245                                                 | 1245                              | 1245         | 
|------------------------+------------------------------------------------------+-----------------------------------+--------------|
| logic_utilization  (%) | 52.18                                                | 52.18                             | 52.18        | 
|------------------------+------------------------------------------------------+-----------------------------------+--------------|
| WNS  (ps)              | 0.0                                                  | 0.0                               | 0.0          | 
|------------------------+------------------------------------------------------+-----------------------------------+--------------|
| TNS  (ns)              | 0.0                                                  | 0.0                               | 0.0          | 
|------------------------+------------------------------------------------------+-----------------------------------+--------------|
| WHS  (ps)              | 0.0                                                  | 0.0                               | 0.0          | 
|------------------------+------------------------------------------------------+-----------------------------------+--------------|
| THS  (ns)              | 0.0                                                  | 0.0                               | 0.0          | 
|------------------------+------------------------------------------------------+-----------------------------------+--------------|
| setup_viols            | 0                                                    | 0                                 | 0            | 
|------------------------+------------------------------------------------------+-----------------------------------+--------------|
| hold_viols             | 0                                                    | 0                                 | 0            | 
|------------------------+------------------------------------------------------+-----------------------------------+--------------|
| slew_viols             | 0                                                    | 0                                 | 0            | 
|------------------------+------------------------------------------------------+-----------------------------------+--------------|
| worst_slew  (ps)       | 0.0                                                  | 0.0                               | 0.0          | 
|------------------------+------------------------------------------------------+-----------------------------------+--------------|
| total_slew  (ps)       | 0.0                                                  | 0.0                               | 0.0          | 
|------------------------+------------------------------------------------------+-----------------------------------+--------------|
| overflow_edges         | 59                                                   |                                   |              | 
|------------------------+------------------------------------------------------+-----------------------------------+--------------|
| overflow_nodes         | 23                                                   |                                   |              | 
|------------------------+------------------------------------------------------+-----------------------------------+--------------|
| wire_len_total  (mm)   | 47.2                                                 | 55.1                              | 55.1         | 
|------------------------+------------------------------------------------------+-----------------------------------+--------------|
| via_count_total        | 10890                                                | 34668                             | 34668        | 
------------------------------------------------------------------------------------------------------------------------------------


warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Fri Dec 23 14:04:49 2022)
Report 'integrationMult': Design Report
Generated on Fri Dec 23 14:04:49 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 4     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2983  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 32    | 1.07       | 
| Inverters      | 149   | 4.99       | 
| Registers      | 132   | 4.42       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1126  | 37.74      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2983  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 6050.17                | 52.18           | 
| Buffers, Inverters | 127.148                | 1.09            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 11592.8                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 3913  | 100        | 
| Orphaned        | 2     | 0.05       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3202  | 81.82      | 
| 2 Fanouts       | 417   | 10.65      | 
| 3-30 Fanouts    | 237   | 6.05       | 
| 30-127 Fanouts  | 55    | 1.4        | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Fri Dec 23 14:04:49 2022
  
---------------------------------------------------------------
|                      GR Configuration                       |
|-----------------+----------+--------+-----------+-----------|
|                 | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------+----------+--------+-----------+-----------|
| integrationMult | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 97 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |=========== 4
30  |================= 6
35  |== 1
40  |======== 3
45  |========================= 9
50  |=============================================================== 22
55  |======================================================================== 25
60  |====================================================== 19
65  |======================= 8
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design integrationMult.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=69.3806%).

WNS:0 TNS:0 TNDD:-8088.0 WHS:0 THS:0 THDD:-4703.0 SLEW:0 CAP:-53.5 AREA:6050.17

INFO :: Running optimization in MEDIUM effort level
warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

Partition 'integrationMult' qualifies for soft timing-driven layer assignment.
WNS:0 TNS:0 TNDD:-8088.0 WHS:0 THS:0 THDD:-4703.0 SLEW:0 CAP:-53.5 AREA:6050.17

info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=69.3806%).


info DUM207: optimize: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition integrationMult old max-util 100 new max-util 100.
Report 'integrationMult': Design Report
Generated on Fri Dec 23 14:04:49 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 4     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2983  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 32    | 1.07       | 
| Inverters      | 149   | 4.99       | 
| Registers      | 132   | 4.42       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1126  | 37.74      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2983  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 6050.17                | 52.18           | 
| Buffers, Inverters | 127.148                | 1.09            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 11592.8                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 3913  | 100        | 
| Orphaned        | 2     | 0.05       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3202  | 81.82      | 
| 2 Fanouts       | 417   | 10.65      | 
| 3-30 Fanouts    | 237   | 6.05       | 
| 30-127 Fanouts  | 55    | 1.4        | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 97 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |=========== 4
30  |================= 6
35  |== 1
40  |======== 3
45  |========================= 9
50  |=============================================================== 22
55  |======================================================================== 25
60  |====================================================== 19
65  |======================= 8
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 445M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 438M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 445M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 438M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 445M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 438M)
RRT info: Retrieving detail routing info...
--------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                                         | tr_opt_tr_0                       | tr_opt_drc_0 | tr_opt_tns_0 | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------|
| elapsed_time  (min)    | 00h 11m                                             | 00h 04m                           | 00h 00m      | 00h 00m      | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------|
| cpu_time  (min)        | 0.0023263888888888887d07.894919286223335e-18h00.0m  | 0.005263888888888889d00.0h 00.0m  | 00.0h 00.0m  | 00.0h 00.0m  | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------|
| heap_memory  (Mb)      | 1245                                                | 1245                              | 1245         | 1245         | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------|
| logic_utilization  (%) | 52.18                                               | 52.18                             | 52.18        | 52.18        | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------|
| WNS  (ps)              | 0.0                                                 | 0.0                               | 0.0          | 0.0          | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------|
| TNS  (ns)              | 0.0                                                 | 0.0                               | 0.0          | 0.0          | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------|
| WHS  (ps)              | 0.0                                                 | 0.0                               | 0.0          | 0.0          | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------|
| THS  (ns)              | 0.0                                                 | 0.0                               | 0.0          | 0.0          | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------|
| setup_viols            | 0                                                   | 0                                 | 0            | 0            | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------|
| hold_viols             | 0                                                   | 0                                 | 0            | 0            | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------|
| slew_viols             | 0                                                   | 0                                 | 0            | 0            | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------|
| worst_slew  (ps)       | 0.0                                                 | 0.0                               | 0.0          | 0.0          | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------|
| total_slew  (ps)       | 0.0                                                 | 0.0                               | 0.0          | 0.0          | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------|
| overflow_edges         | 59                                                  |                                   |              |              | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------|
| overflow_nodes         | 23                                                  |                                   |              |              | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------|
| wire_len_total  (mm)   | 47.2                                                | 55.1                              | 55.1         | 55.1         | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------|
| via_count_total        | 10890                                               | 34668                             | 34668        | 34668        | 
--------------------------------------------------------------------------------------------------------------------------------------------------


info RPT: Saving properties of path groups
info RPT: Changing path group slack margin to 199
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Fri Dec 23 14:04:50 2022)
Report 'integrationMult': Design Report
Generated on Fri Dec 23 14:04:50 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 4     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2983  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 32    | 1.07       | 
| Inverters      | 149   | 4.99       | 
| Registers      | 132   | 4.42       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1126  | 37.74      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2983  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 6050.17                | 52.18           | 
| Buffers, Inverters | 127.148                | 1.09            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 11592.8                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 3913  | 100        | 
| Orphaned        | 2     | 0.05       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3202  | 81.82      | 
| 2 Fanouts       | 417   | 10.65      | 
| 3-30 Fanouts    | 237   | 6.05       | 
| 30-127 Fanouts  | 55    | 1.4        | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Fri Dec 23 14:04:50 2022
  
---------------------------------------------------------------
|                      GR Configuration                       |
|-----------------+----------+--------+-----------+-----------|
|                 | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------+----------+--------+-----------+-----------|
| integrationMult | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 97 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |=========== 4
30  |================= 6
35  |== 1
40  |======== 3
45  |========================= 9
50  |=============================================================== 22
55  |======================================================================== 25
60  |====================================================== 19
65  |======================= 8
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design integrationMult.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=69.3806%).

WNS:0 TNS:0 TNDD:-8088.0 WHS:0 THS:0 THDD:-4703.0 SLEW:0 CAP:-53.5 AREA:6050.17

INFO :: Running optimization in MEDIUM effort level
warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

Partition 'integrationMult' qualifies for soft timing-driven layer assignment.
info OPT5: Optimizing objective DENSITY.
info OPT226: Running optimization with 2 processes.
info OPT23: Collected 0 targets from 0 bins with utilization greater than 72% within partition integrationMult.
info OPT225: Completed optimization in postroute mode with DENSITY objective and DENSITY step in 0 sec (CPU time: 0 sec; MEM: RSS - 452M, CVMEM - 1843M, PVMEM - 2637M)
WNS:0 TNS:0 TNDD:-8088.0 WHS:0 THS:0 THDD:-4703.0 SLEW:0 CAP:-53.5 AREA:6050.17

info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=69.3806%).


info DUM207: optimize: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition integrationMult old max-util 100 new max-util 100.
Report 'integrationMult': Design Report
Generated on Fri Dec 23 14:04:50 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 4     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2983  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 32    | 1.07       | 
| Inverters      | 149   | 4.99       | 
| Registers      | 132   | 4.42       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1126  | 37.74      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2983  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 6050.17                | 52.18           | 
| Buffers, Inverters | 127.148                | 1.09            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 11592.8                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 3913  | 100        | 
| Orphaned        | 2     | 0.05       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3202  | 81.82      | 
| 2 Fanouts       | 417   | 10.65      | 
| 3-30 Fanouts    | 237   | 6.05       | 
| 30-127 Fanouts  | 55    | 1.4        | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 97 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |=========== 4
30  |================= 6
35  |== 1
40  |======== 3
45  |========================= 9
50  |=============================================================== 22
55  |======================================================================== 25
60  |====================================================== 19
65  |======================= 8
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 445M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 438M)
info RPT: Restoring properties of path groups
info RPT: Number of path groups 10
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:04:50 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 445M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 438M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 445M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 438M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 445M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 438M)
RRT info: Retrieving detail routing info...
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                                         | tr_opt_tr_0                       | tr_opt_drc_0 | tr_opt_tns_0 | tr_opt_density_0 | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------+------------------|
| elapsed_time  (min)    | 00h 11m                                             | 00h 04m                           | 00h 00m      | 00h 00m      | 00h 00m          | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------+------------------|
| cpu_time  (min)        | 0.0023263888888888887d07.894919286223335e-18h00.0m  | 0.005263888888888889d00.0h 00.0m  | 00.0h 00.0m  | 00.0h 00.0m  | 00.0h 00.0m      | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------+------------------|
| heap_memory  (Mb)      | 1245                                                | 1245                              | 1245         | 1245         | 1245             | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------+------------------|
| logic_utilization  (%) | 52.18                                               | 52.18                             | 52.18        | 52.18        | 52.18            | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------+------------------|
| WNS  (ps)              | 0.0                                                 | 0.0                               | 0.0          | 0.0          | 0.0              | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------+------------------|
| TNS  (ns)              | 0.0                                                 | 0.0                               | 0.0          | 0.0          | 0.0              | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------+------------------|
| WHS  (ps)              | 0.0                                                 | 0.0                               | 0.0          | 0.0          | 0.0              | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------+------------------|
| THS  (ns)              | 0.0                                                 | 0.0                               | 0.0          | 0.0          | 0.0              | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------+------------------|
| setup_viols            | 0                                                   | 0                                 | 0            | 0            | 0                | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------+------------------|
| hold_viols             | 0                                                   | 0                                 | 0            | 0            | 0                | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------+------------------|
| slew_viols             | 0                                                   | 0                                 | 0            | 0            | 0                | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------+------------------|
| worst_slew  (ps)       | 0.0                                                 | 0.0                               | 0.0          | 0.0          | 0.0              | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------+------------------|
| total_slew  (ps)       | 0.0                                                 | 0.0                               | 0.0          | 0.0          | 0.0              | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------+------------------|
| overflow_edges         | 59                                                  |                                   |              |              |                  | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------+------------------|
| overflow_nodes         | 23                                                  |                                   |              |              |                  | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------+------------------|
| wire_len_total  (mm)   | 47.2                                                | 55.1                              | 55.1         | 55.1         | 55.1             | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------+------------------|
| via_count_total        | 10890                                               | 34668                             | 34668        | 34668        | 34668            | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------


warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Fri Dec 23 14:04:50 2022)
Report 'integrationMult': Design Report
Generated on Fri Dec 23 14:04:50 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 4     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2983  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 32    | 1.07       | 
| Inverters      | 149   | 4.99       | 
| Registers      | 132   | 4.42       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1126  | 37.74      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2983  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 6050.17                | 52.18           | 
| Buffers, Inverters | 127.148                | 1.09            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 11592.8                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 3913  | 100        | 
| Orphaned        | 2     | 0.05       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3202  | 81.82      | 
| 2 Fanouts       | 417   | 10.65      | 
| 3-30 Fanouts    | 237   | 6.05       | 
| 30-127 Fanouts  | 55    | 1.4        | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Fri Dec 23 14:04:50 2022
  
---------------------------------------------------------------
|                      GR Configuration                       |
|-----------------+----------+--------+-----------+-----------|
|                 | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------+----------+--------+-----------+-----------|
| integrationMult | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 97 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |=========== 4
30  |================= 6
35  |== 1
40  |======== 3
45  |========================= 9
50  |=============================================================== 22
55  |======================================================================== 25
60  |====================================================== 19
65  |======================= 8
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design integrationMult.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=69.3806%).

WNS:0 TNS:0 TNDD:-8088.0 WHS:0 THS:0 THDD:-4703.0 SLEW:0 CAP:-53.5 AREA:6050.17

INFO :: Running optimization in MEDIUM effort level
warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

Partition 'integrationMult' qualifies for soft timing-driven layer assignment.
WNS:0 TNS:0 TNDD:-8088.0 WHS:0 THS:0 THDD:-4703.0 SLEW:0 CAP:-53.5 AREA:6050.17

info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=69.3806%).


info DUM207: optimize: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition integrationMult old max-util 100 new max-util 100.
Report 'integrationMult': Design Report
Generated on Fri Dec 23 14:04:51 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 4     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2983  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 32    | 1.07       | 
| Inverters      | 149   | 4.99       | 
| Registers      | 132   | 4.42       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1126  | 37.74      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2983  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 6050.17                | 52.18           | 
| Buffers, Inverters | 127.148                | 1.09            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 11592.8                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 3913  | 100        | 
| Orphaned        | 2     | 0.05       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3202  | 81.82      | 
| 2 Fanouts       | 417   | 10.65      | 
| 3-30 Fanouts    | 237   | 6.05       | 
| 30-127 Fanouts  | 55    | 1.4        | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 97 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |=========== 4
30  |================= 6
35  |== 1
40  |======== 3
45  |========================= 9
50  |=============================================================== 22
55  |======================================================================== 25
60  |====================================================== 19
65  |======================= 8
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 445M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 438M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 445M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 438M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 445M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 438M)
RRT info: Retrieving detail routing info...
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                                         | tr_opt_tr_0                       | tr_opt_drc_0 | tr_opt_tns_0 | tr_opt_density_0 | tr_opt_wns_0                      | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------+------------------+-----------------------------------|
| elapsed_time  (min)    | 00h 11m                                             | 00h 04m                           | 00h 00m      | 00h 00m      | 00h 00m          | 00h 00m                           | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------+------------------+-----------------------------------|
| cpu_time  (min)        | 0.0023263888888888887d07.894919286223335e-18h00.0m  | 0.005263888888888889d00.0h 00.0m  | 00.0h 00.0m  | 00.0h 00.0m  | 00.0h 00.0m      | 6.944444444444444e-6d00.0h 00.0m  | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------+------------------+-----------------------------------|
| heap_memory  (Mb)      | 1245                                                | 1245                              | 1245         | 1245         | 1245             | 1245                              | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------+------------------+-----------------------------------|
| logic_utilization  (%) | 52.18                                               | 52.18                             | 52.18        | 52.18        | 52.18            | 52.18                             | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------+------------------+-----------------------------------|
| WNS  (ps)              | 0.0                                                 | 0.0                               | 0.0          | 0.0          | 0.0              | 0.0                               | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------+------------------+-----------------------------------|
| TNS  (ns)              | 0.0                                                 | 0.0                               | 0.0          | 0.0          | 0.0              | 0.0                               | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------+------------------+-----------------------------------|
| WHS  (ps)              | 0.0                                                 | 0.0                               | 0.0          | 0.0          | 0.0              | 0.0                               | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------+------------------+-----------------------------------|
| THS  (ns)              | 0.0                                                 | 0.0                               | 0.0          | 0.0          | 0.0              | 0.0                               | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------+------------------+-----------------------------------|
| setup_viols            | 0                                                   | 0                                 | 0            | 0            | 0                | 0                                 | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------+------------------+-----------------------------------|
| hold_viols             | 0                                                   | 0                                 | 0            | 0            | 0                | 0                                 | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------+------------------+-----------------------------------|
| slew_viols             | 0                                                   | 0                                 | 0            | 0            | 0                | 0                                 | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------+------------------+-----------------------------------|
| worst_slew  (ps)       | 0.0                                                 | 0.0                               | 0.0          | 0.0          | 0.0              | 0.0                               | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------+------------------+-----------------------------------|
| total_slew  (ps)       | 0.0                                                 | 0.0                               | 0.0          | 0.0          | 0.0              | 0.0                               | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------+------------------+-----------------------------------|
| overflow_edges         | 59                                                  |                                   |              |              |                  |                                   | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------+------------------+-----------------------------------|
| overflow_nodes         | 23                                                  |                                   |              |              |                  |                                   | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------+------------------+-----------------------------------|
| wire_len_total  (mm)   | 47.2                                                | 55.1                              | 55.1         | 55.1         | 55.1             | 55.1                              | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------+------------------+-----------------------------------|
| via_count_total        | 10890                                               | 34668                             | 34668        | 34668        | 34668            | 34668                             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Fri Dec 23 14:04:51 2022)
Report 'integrationMult': Design Report
Generated on Fri Dec 23 14:04:51 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 4     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2983  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 32    | 1.07       | 
| Inverters      | 149   | 4.99       | 
| Registers      | 132   | 4.42       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1126  | 37.74      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2983  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 6050.17                | 52.18           | 
| Buffers, Inverters | 127.148                | 1.09            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 11592.8                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 3913  | 100        | 
| Orphaned        | 2     | 0.05       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3202  | 81.82      | 
| 2 Fanouts       | 417   | 10.65      | 
| 3-30 Fanouts    | 237   | 6.05       | 
| 30-127 Fanouts  | 55    | 1.4        | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Fri Dec 23 14:04:51 2022
  
---------------------------------------------------------------
|                      GR Configuration                       |
|-----------------+----------+--------+-----------+-----------|
|                 | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------+----------+--------+-----------+-----------|
| integrationMult | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 97 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |=========== 4
30  |================= 6
35  |== 1
40  |======== 3
45  |========================= 9
50  |=============================================================== 22
55  |======================================================================== 25
60  |====================================================== 19
65  |======================= 8
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design integrationMult.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=69.3806%).

WNS:0 TNS:0 TNDD:-8088.0 WHS:0 THS:0 THDD:-4703.0 SLEW:0 CAP:-53.5 AREA:6050.17

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

Partition 'integrationMult' qualifies for soft timing-driven layer assignment.
WNS:0 TNS:0 TNDD:-8088.0 WHS:0 THS:0 THDD:-4703.0 SLEW:0 CAP:-53.5 AREA:6050.17

info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=69.3806%).


info DUM207: optimize: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition integrationMult old max-util 100 new max-util 100.
Report 'integrationMult': Design Report
Generated on Fri Dec 23 14:04:51 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 4     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2983  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 32    | 1.07       | 
| Inverters      | 149   | 4.99       | 
| Registers      | 132   | 4.42       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1126  | 37.74      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2983  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 6050.17                | 52.18           | 
| Buffers, Inverters | 127.148                | 1.09            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 11592.8                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 3913  | 100        | 
| Orphaned        | 2     | 0.05       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3202  | 81.82      | 
| 2 Fanouts       | 417   | 10.65      | 
| 3-30 Fanouts    | 237   | 6.05       | 
| 30-127 Fanouts  | 55    | 1.4        | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 97 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |=========== 4
30  |================= 6
35  |== 1
40  |======== 3
45  |========================= 9
50  |=============================================================== 22
55  |======================================================================== 25
60  |====================================================== 19
65  |======================= 8
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 445M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 439M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 445M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 439M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 445M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 439M)
RRT info: Retrieving detail routing info...
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                                         | tr_opt_tr_0                       | tr_opt_drc_0 | tr_opt_tns_0 | tr_opt_density_0 | tr_opt_wns_0                      | tr_opt_hold_0 | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------+------------------+-----------------------------------+---------------|
| elapsed_time  (min)    | 00h 11m                                             | 00h 04m                           | 00h 00m      | 00h 00m      | 00h 00m          | 00h 00m                           | 00h 00m       | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------+------------------+-----------------------------------+---------------|
| cpu_time  (min)        | 0.0023263888888888887d07.894919286223335e-18h00.0m  | 0.005263888888888889d00.0h 00.0m  | 00.0h 00.0m  | 00.0h 00.0m  | 00.0h 00.0m      | 6.944444444444444e-6d00.0h 00.0m  | 00.0h 00.0m   | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------+------------------+-----------------------------------+---------------|
| heap_memory  (Mb)      | 1245                                                | 1245                              | 1245         | 1245         | 1245             | 1245                              | 1245          | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------+------------------+-----------------------------------+---------------|
| logic_utilization  (%) | 52.18                                               | 52.18                             | 52.18        | 52.18        | 52.18            | 52.18                             | 52.18         | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------+------------------+-----------------------------------+---------------|
| WNS  (ps)              | 0.0                                                 | 0.0                               | 0.0          | 0.0          | 0.0              | 0.0                               | 0.0           | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------+------------------+-----------------------------------+---------------|
| TNS  (ns)              | 0.0                                                 | 0.0                               | 0.0          | 0.0          | 0.0              | 0.0                               | 0.0           | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------+------------------+-----------------------------------+---------------|
| WHS  (ps)              | 0.0                                                 | 0.0                               | 0.0          | 0.0          | 0.0              | 0.0                               | 0.0           | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------+------------------+-----------------------------------+---------------|
| THS  (ns)              | 0.0                                                 | 0.0                               | 0.0          | 0.0          | 0.0              | 0.0                               | 0.0           | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------+------------------+-----------------------------------+---------------|
| setup_viols            | 0                                                   | 0                                 | 0            | 0            | 0                | 0                                 | 0             | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------+------------------+-----------------------------------+---------------|
| hold_viols             | 0                                                   | 0                                 | 0            | 0            | 0                | 0                                 | 0             | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------+------------------+-----------------------------------+---------------|
| slew_viols             | 0                                                   | 0                                 | 0            | 0            | 0                | 0                                 | 0             | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------+------------------+-----------------------------------+---------------|
| worst_slew  (ps)       | 0.0                                                 | 0.0                               | 0.0          | 0.0          | 0.0              | 0.0                               | 0.0           | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------+------------------+-----------------------------------+---------------|
| total_slew  (ps)       | 0.0                                                 | 0.0                               | 0.0          | 0.0          | 0.0              | 0.0                               | 0.0           | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------+------------------+-----------------------------------+---------------|
| overflow_edges         | 59                                                  |                                   |              |              |                  |                                   |               | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------+------------------+-----------------------------------+---------------|
| overflow_nodes         | 23                                                  |                                   |              |              |                  |                                   |               | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------+------------------+-----------------------------------+---------------|
| wire_len_total  (mm)   | 47.2                                                | 55.1                              | 55.1         | 55.1         | 55.1             | 55.1                              | 55.1          | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------+------------------+-----------------------------------+---------------|
| via_count_total        | 10890                                               | 34668                             | 34668        | 34668        | 34668            | 34668                             | 34668         | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 446M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 439M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 446M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 439M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:04:52 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 446M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 439M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:04:52 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 446M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 439M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 446M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 439M)
---------------------------------------------------------------------------------
|          MCMM variability report for design 'integrationMult' (nano)          |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.5390 | 0.0000 | 0       | 0.0080 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


info CHK10: Checking placement...
info UI30: performing detailed placement on partition integrationMult (started at Fri Dec 23 14:04:52 2022)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 2847 movable and 136 fixed cells in partition integrationMult
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 145 cut rows, with average utilization 49.5374%, utilization with cell bloats 49.5374%.
info DP116: Legalizer has initial 0 illegal movable cells and 0 illegal fixed cells.
info DP113: Finished legalization after 0 iterations, all movable and fixed cells are legal.
info DP111: Legalization summary: total movable cells: 2847, cells moved: 0, total movement: 0, max movement: 0, average movement: 0.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 2847                | 0           | 0                      | 0            | 0                | 
------------------------------------------------------------------------------------------------


info DUM207: place_detail: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition integrationMult with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 443M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 439M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Fri Dec 23 14:04:52 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 3911       | 0         | 0    | 0     | 0    | 1    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 1         | 4    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 9          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 443M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 439M)

info 'twns' objective check is passed.
Running full-chip extraction...
info Full-chip area is (0 0 1096300 1106000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.324402 min: 0.000000 avg: 0.177168
info metal2 layer density max: 0.218869 min: 0.000000 avg: 0.105017
info metal3 layer density max: 0.367543 min: 0.000000 avg: 0.158875
info metal4 layer density max: 0.091200 min: 0.000000 avg: 0.031872
info metal5 layer density max: 0.500000 min: 0.000000 avg: 0.372871
info metal6 layer density max: 0.040000 min: 0.000000 avg: 0.003846
info metal7 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal8 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 50% 70% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 20% 50% 70% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 9 clock nets
Updating timing...
Collecting timing bottlenecks: 100%

'twns' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 445M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 439M)
-------------
| WNS nets  |
|-------+---|
| Count | 0 | 
-------------



info 'si_bump' objective check is passed.
Updating timing...

'si_bump' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 445M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 439M)
RRT warning: User-specified value 'true' for option 'cri_all' overrides previous 'false'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 445M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 439M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:04:53 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 445M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 439M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:04:53 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 445M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 439M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 445M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 439M)
---------------------------------------------------------------------------------
|          MCMM variability report for design 'integrationMult' (nano)          |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.5390 | 0.0000 | 0       | 0.0080 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


info TDRO: Prepare timing info: SI
info TDRO20: Updating timer ...
info TDRO: Run time 0  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 0 pins
info TDRO: wns = 0 tns = 0
info TDRO: Set tdro_pin_criticality attribute on 11602 pins
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 445M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 439M)
-------------------------
| Current critical nets |
|-------+---------------|
| Count | 0             | 
-------------------------


Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '9' clock nets to 'true'

Setting all clock networks in partition(s) 'integrationMult':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 15    | 
|-------------------------------+-------|
| Total Sequential cells        | 128   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 8     | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 8     | 
-----------------------------------------


Found 8 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 8 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 128 pre-existing "fixed" Sequential leaf cells of clock networks
 128 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition integrationMult.

RRT debug: Executing 'route_track -keep_detail_routing 5 -timing_effort none -river false'
info UI30: performing track routing on partition integrationMult (started at Fri Dec 23 14:04:53 2022)
Starting route_track for technology class A
Settings initialization ...
----------------------------------------
|           Nets statistics            |
|-----------------------+------+-------|
|                       | Nets | Pins  | 
|-----------------------+------+-------|
| Total (partition)     | 3922 | 10924 | 
|-----------------------+------+-------|
| To be routed :        | 3911 | 10775 | 
|-----------------------+------+-------|
|   - signal            | 3911 | 10775 | 
|-----------------------+------+-------|
| To be skipped :       | 11   | 149   | 
|-----------------------+------+-------|
|   - marked dont_route | 9    | 145   | 
|-----------------------+------+-------|
|   - less 2 pins       | 1    | 0     | 
|-----------------------+------+-------|
|   - tieoff            | 1    | 4     | 
----------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 3911 | 
|-----------------------+------|
| Priority (all) :      |      | 
|-----------------------+------|
|   - detail routed     | 3911 | 
--------------------------------


--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


Routing Cell Library initialization ...
 core  lib cells:   36 with    144 unique orients.
 partition cells:    1 with      1 unique orients.
Calculated access for 135 core library pins:
 Ideal   :   135 pins (via ongrid,  completely inside of pin)
 Good    :     0 pins (via ongrid,  no violations)
 Offgrid :     0 pins (via offgrid, completely inside of pin)
 None    :     0 pins (no access)
 None NDR:     0 pins (no NDR via access)
Pitch/Offset X: 1900/950, Y: 1400/700
Done in 0.0 (0.0 CPU) seconds, used 0 MB
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Initialization ...
Global grid size 27 rows x 20 columns
Collect nets ...
Collect vias ...
Property preserve_layer is set on 3911 nets with average value 100.00
Create routing grid ...
Initialize routing channels ...
Creating resource map ...
M1: horizontal grid 577X x 790Y
M2:   vertical grid 577X x 790Y
M3: horizontal grid 947X x 790Y
M4:   vertical grid 391X x 790Y
M5: horizontal grid 391X x 395Y
M6:   vertical grid 391X x 513Y
M7: horizontal grid 508X x 138Y
M8:   vertical grid 137X x 138Y
M9: horizontal grid 137X x 69Y
M10:   vertical grid 68X x 69Y
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Reading design data ...
Fixed net wires 985
Fixed net vias 60396
Core cells 2983
Core cells with unique orientation 96: pin objects 1278, obstructions 626
Macro cells 0: pin objects 0, obstructions 0
Top level pin objects 131, obstructions 0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Reading nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Detected 1489 nets with detail routing
Detected 2422 nets with mixed global and detail routing
Detected 42035 wires, 45074 vias
Detected 10775 pins
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Set nets timing parameters ...
No parallel length constraints have been set.
Initial Track Assignment: 1 2 done
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(1) ...
1.000 Changed        0 of    36462 tested segments in   199 channels. Unresolved      365 violations and     2896 notes
1.001 Changed        1 of     3559 tested segments in   183 channels. Unresolved      364 violations and     2897 notes
1.002 Changed        0 of      714 tested segments in   120 channels. Unresolved      362 violations and     2887 notes
1.003 Changed      155 of      697 tested segments in   118 channels. Unresolved      366 violations and     2876 notes
1.004 Changed      124 of      681 tested segments in   106 channels. Unresolved      356 violations and     2863 notes
1.005 Changed      142 of      717 tested segments in   107 channels. Unresolved      396 violations and     2852 notes
1.006 Changed      178 of      837 tested segments in   112 channels. Unresolved      414 violations and     2837 notes
1.007 Changed      171 of      876 tested segments in   116 channels. Unresolved      417 violations and     2827 notes
1.008 Changed      158 of      880 tested segments in   113 channels. Unresolved      438 violations and     2820 notes
1.009 Changed      172 of      893 tested segments in   113 channels. Unresolved      428 violations and     2823 notes
1.010 Changed      262 of      940 tested segments in   114 channels. Unresolved      471 violations and     2812 notes
1.011 Changed      284 of     1156 tested segments in   125 channels. Unresolved      557 violations and     2782 notes
1.012 Changed      306 of     1258 tested segments in   119 channels. Unresolved      599 violations and     2774 notes
1.013 Changed      320 of     1290 tested segments in   119 channels. Unresolved      628 violations and     2766 notes
1.014 Changed      309 of     1375 tested segments in   126 channels. Unresolved      611 violations and     2777 notes
1.015 Changed      280 of     1289 tested segments in   123 channels. Unresolved      547 violations and     2806 notes
1.016 Changed      291 of     1208 tested segments in   121 channels. Unresolved      499 violations and     2828 notes
1.017 Changed      275 of     1194 tested segments in   122 channels. Unresolved      499 violations and     2837 notes
1.018 Changed      264 of     1222 tested segments in   123 channels. Unresolved      467 violations and     2858 notes
1.019 Changed      246 of     1174 tested segments in   124 channels. Unresolved      476 violations and     2874 notes
1.020 Changed      304 of     1156 tested segments in   117 channels. Unresolved      478 violations and     2881 notes
1.021 Changed      321 of     1240 tested segments in   121 channels. Unresolved      473 violations and     2900 notes
1.022 Changed      273 of     1221 tested segments in   123 channels. Unresolved      422 violations and     2940 notes
1.023 Changed      208 of     1087 tested segments in   119 channels. Unresolved      369 violations and     2965 notes
1.024 Changed      208 of      925 tested segments in   118 channels. Unresolved      343 violations and     2985 notes
1.025 Changed      194 of      839 tested segments in   109 channels. Unresolved      335 violations and     2994 notes
1.026 Changed      186 of      841 tested segments in   113 channels. Unresolved      344 violations and     3001 notes
1.027 Changed      233 of      806 tested segments in   115 channels. Unresolved      321 violations and     3010 notes
1.028 Changed      210 of      956 tested segments in   120 channels. Unresolved      350 violations and     3007 notes
1.029 Changed      205 of      878 tested segments in   120 channels. Unresolved      341 violations and     3014 notes
1.030 Changed      155 of      799 tested segments in   115 channels. Unresolved      324 violations and     3021 notes
1.031 Changed      115 of      693 tested segments in   115 channels. Unresolved      315 violations and     3025 notes
1.032 Changed       96 of      636 tested segments in   115 channels. Unresolved      328 violations and     3028 notes
1.033 Changed      102 of      571 tested segments in   105 channels. Unresolved      322 violations and     3033 notes
1.034 Changed       80 of      526 tested segments in   103 channels. Unresolved      329 violations and     3038 notes
1.035 Changed       77 of      430 tested segments in    92 channels. Unresolved      331 violations and     3034 notes
1.036 Changed       63 of      422 tested segments in    88 channels. Unresolved      336 violations and     3035 notes
1.037 Changed       51 of      391 tested segments in    86 channels. Unresolved      307 violations and     3038 notes
1.038 Changed       53 of      344 tested segments in    81 channels. Unresolved      313 violations and     3040 notes
1.039 Changed       54 of      311 tested segments in    80 channels. Unresolved      310 violations and     3038 notes
1.040 Changed       50 of      289 tested segments in    76 channels. Unresolved      304 violations and     3044 notes
1.041 Changed       54 of      307 tested segments in    85 channels. Unresolved      307 violations and     3050 notes
1.042 Changed       42 of      273 tested segments in    81 channels. Unresolved      298 violations and     3049 notes
1.043 Changed       42 of      276 tested segments in    82 channels. Unresolved      296 violations and     3051 notes
1.044 Changed       51 of      278 tested segments in    81 channels. Unresolved      295 violations and     3059 notes
1.045 Changed       40 of      240 tested segments in    79 channels. Unresolved      283 violations and     3064 notes
1.046 Changed       41 of      228 tested segments in    74 channels. Unresolved      281 violations and     3070 notes
1.047 Changed       29 of      222 tested segments in    70 channels. Unresolved      286 violations and     3067 notes
1.048 Changed       52 of      241 tested segments in    76 channels. Unresolved      289 violations and     3067 notes
1.049 Changed       41 of      225 tested segments in    70 channels. Unresolved      280 violations and     3068 notes
1.050 Changed       35 of      207 tested segments in    69 channels. Unresolved      286 violations and     3070 notes
1.051 Changed       26 of      187 tested segments in    66 channels. Unresolved      285 violations and     3072 notes
1.052 Changed       22 of      152 tested segments in    58 channels. Unresolved      281 violations and     3075 notes
1.053 Changed       17 of      159 tested segments in    61 channels. Unresolved      288 violations and     3072 notes
1.054 Changed       22 of      153 tested segments in    57 channels. Unresolved      284 violations and     3071 notes
1.055 Changed       20 of      159 tested segments in    57 channels. Unresolved      277 violations and     3075 notes
1.056 Changed       14 of      141 tested segments in    52 channels. Unresolved      281 violations and     3077 notes
1.057 Changed       23 of      135 tested segments in    52 channels. Unresolved      278 violations and     3075 notes
1.058 Changed       16 of      133 tested segments in    49 channels. Unresolved      276 violations and     3076 notes
1.059 Changed       17 of      123 tested segments in    51 channels. Unresolved      276 violations and     3076 notes
1.060 Changed       17 of      105 tested segments in    43 channels. Unresolved      275 violations and     3077 notes
1.061 Changed       14 of      102 tested segments in    45 channels. Unresolved      272 violations and     3080 notes
1.062 Changed        6 of       82 tested segments in    34 channels. Unresolved      274 violations and     3081 notes
1.063 Changed        8 of       62 tested segments in    27 channels. Unresolved      275 violations and     3080 notes
1.064 Changed       10 of       65 tested segments in    25 channels. Unresolved      277 violations and     3081 notes
1.065 Changed        7 of       56 tested segments in    25 channels. Unresolved      270 violations and     3084 notes
1.066 Changed        4 of       36 tested segments in    19 channels. Unresolved      270 violations and     3083 notes
1.067 Changed        5 of       36 tested segments in    18 channels. Unresolved      272 violations and     3083 notes
1.068 Changed        9 of       49 tested segments in    24 channels. Unresolved      276 violations and     3082 notes
1.069 Changed        8 of       46 tested segments in    21 channels. Unresolved      268 violations and     3083 notes
1.070 Changed        3 of       38 tested segments in    18 channels. Unresolved      264 violations and     3083 notes
1.071 Changed        3 of       30 tested segments in    15 channels. Unresolved      264 violations and     3083 notes
1.072 Changed        0 of       29 tested segments in    14 channels. Unresolved      264 violations and     3083 notes
1.073 Changed        1 of       26 tested segments in    12 channels. Unresolved      264 violations and     3083 notes
1.074 Changed        4 of       28 tested segments in    11 channels. Unresolved      264 violations and     3083 notes
1.075 Changed        5 of       32 tested segments in    13 channels. Unresolved      263 violations and     3083 notes
1.076 Changed        4 of       30 tested segments in    14 channels. Unresolved      265 violations and     3083 notes
1.077 Changed        9 of       34 tested segments in    15 channels. Unresolved      265 violations and     3083 notes
1.078 Changed        3 of       43 tested segments in    20 channels. Unresolved      268 violations and     3083 notes
1.079 Changed        2 of       27 tested segments in    13 channels. Unresolved      266 violations and     3083 notes
1.080 Changed        1 of       19 tested segments in    12 channels. Unresolved      267 violations and     3083 notes
1.081 Changed        4 of       20 tested segments in    13 channels. Unresolved      267 violations and     3083 notes
1.082 Changed        7 of       28 tested segments in    12 channels. Unresolved      273 violations and     3083 notes
1.083 Changed        4 of       20 tested segments in    10 channels. Unresolved      268 violations and     3083 notes
1.084 Changed        1 of       17 tested segments in     9 channels. Unresolved      268 violations and     3083 notes
1.085 Changed        2 of       13 tested segments in     8 channels. Unresolved      269 violations and     3083 notes
1.086 Changed        3 of       11 tested segments in     7 channels. Unresolved      269 violations and     3084 notes
1.087 Changed        1 of       14 tested segments in     8 channels. Unresolved      269 violations and     3083 notes
1.088 Changed        0 of        8 tested segments in     7 channels. Unresolved      268 violations and     3083 notes
1.089 Changed        0 of        6 tested segments in     6 channels. Unresolved      268 violations and     3083 notes
1.090 Changed        0 of        3 tested segments in     3 channels. Unresolved      268 violations and     3083 notes
1.091 Changed        0 of        3 tested segments in     3 channels. Unresolved      268 violations and     3083 notes
1.092 Changed        0 of        3 tested segments in     3 channels. Unresolved      268 violations and     3083 notes
1.093 Changed        0 of        3 tested segments in     3 channels. Unresolved      268 violations and     3083 notes
1.094 Changed        1 of        3 tested segments in     3 channels. Unresolved      268 violations and     3083 notes
1.095 Changed        1 of       10 tested segments in     7 channels. Unresolved      266 violations and     3083 notes
1.096 Changed        0 of        7 tested segments in     6 channels. Unresolved      266 violations and     3083 notes
1.097 Changed        0 of        4 tested segments in     4 channels. Unresolved      266 violations and     3083 notes
1.098 Changed        0 of        0 tested segments in     0 channels. Unresolved      266 violations and     3083 notes
Result=end(begin): viols=266(365), notes=3083(2896)
Cpu time: 00:00:42, Elapsed time: 00:00:24, Memory: 1.8G

Run(2) ...
2.000 Changed      221 of    11602 tested segments in   185 channels. Unresolved      279 violations and     3073 notes
2.001 Changed      200 of     3686 tested segments in   178 channels. Unresolved      296 violations and     3064 notes
2.002 Changed      240 of     3654 tested segments in   177 channels. Unresolved      277 violations and     3067 notes
2.003 Changed      212 of      725 tested segments in   131 channels. Unresolved      279 violations and     3075 notes
2.004 Changed      163 of      640 tested segments in   125 channels. Unresolved      278 violations and     3066 notes
2.005 Changed      173 of      638 tested segments in   115 channels. Unresolved      290 violations and     3064 notes
2.006 Changed      152 of      643 tested segments in   114 channels. Unresolved      285 violations and     3076 notes
2.007 Changed      153 of      643 tested segments in   117 channels. Unresolved      286 violations and     3092 notes
2.008 Changed      181 of      652 tested segments in   114 channels. Unresolved      282 violations and     3088 notes
2.009 Changed      152 of      611 tested segments in   111 channels. Unresolved      259 violations and     3094 notes
2.010 Changed      130 of      571 tested segments in   108 channels. Unresolved      258 violations and     3093 notes
2.011 Changed      127 of      545 tested segments in   107 channels. Unresolved      246 violations and     3099 notes
2.012 Changed      110 of      549 tested segments in   113 channels. Unresolved      236 violations and     3109 notes
2.013 Changed      102 of      564 tested segments in   110 channels. Unresolved      226 violations and     3125 notes
2.014 Changed      105 of      531 tested segments in   109 channels. Unresolved      232 violations and     3134 notes
2.015 Changed      116 of      519 tested segments in   104 channels. Unresolved      212 violations and     3144 notes
2.016 Changed      131 of      524 tested segments in   102 channels. Unresolved      212 violations and     3156 notes
2.017 Changed       94 of      511 tested segments in   102 channels. Unresolved      192 violations and     3168 notes
2.018 Changed       76 of      436 tested segments in    97 channels. Unresolved      177 violations and     3170 notes
2.019 Changed       74 of      408 tested segments in    94 channels. Unresolved      173 violations and     3179 notes
2.020 Changed       70 of      410 tested segments in    95 channels. Unresolved      172 violations and     3185 notes
2.021 Changed       58 of      396 tested segments in    90 channels. Unresolved      173 violations and     3185 notes
2.022 Changed       93 of      402 tested segments in    94 channels. Unresolved      171 violations and     3189 notes
2.023 Changed       91 of      435 tested segments in    93 channels. Unresolved      164 violations and     3192 notes
2.024 Changed       88 of      439 tested segments in    94 channels. Unresolved      158 violations and     3200 notes
2.025 Changed       66 of      414 tested segments in    91 channels. Unresolved      157 violations and     3209 notes
2.026 Changed       62 of      371 tested segments in    91 channels. Unresolved      152 violations and     3212 notes
2.027 Changed       66 of      373 tested segments in    92 channels. Unresolved      157 violations and     3214 notes
2.028 Changed      101 of      433 tested segments in    93 channels. Unresolved      181 violations and     3217 notes
2.029 Changed      119 of      532 tested segments in   105 channels. Unresolved      198 violations and     3234 notes
2.030 Changed       94 of      553 tested segments in    96 channels. Unresolved      198 violations and     3251 notes
2.031 Changed       91 of      522 tested segments in   104 channels. Unresolved      173 violations and     3263 notes
2.032 Changed       51 of      444 tested segments in    95 channels. Unresolved      176 violations and     3278 notes
2.033 Changed       45 of      350 tested segments in    86 channels. Unresolved      175 violations and     3283 notes
2.034 Changed       25 of      290 tested segments in    73 channels. Unresolved      156 violations and     3291 notes
2.035 Changed       21 of      199 tested segments in    57 channels. Unresolved      153 violations and     3298 notes
2.036 Changed       24 of      185 tested segments in    61 channels. Unresolved      150 violations and     3306 notes
2.037 Changed       20 of      181 tested segments in    55 channels. Unresolved      150 violations and     3311 notes
2.038 Changed       19 of      171 tested segments in    50 channels. Unresolved      149 violations and     3314 notes
2.039 Changed        8 of      154 tested segments in    46 channels. Unresolved      144 violations and     3314 notes
2.040 Changed        7 of      136 tested segments in    47 channels. Unresolved      137 violations and     3321 notes
2.041 Changed        5 of      112 tested segments in    40 channels. Unresolved      136 violations and     3320 notes
2.042 Changed        5 of      104 tested segments in    39 channels. Unresolved      136 violations and     3320 notes
2.043 Changed        2 of       94 tested segments in    37 channels. Unresolved      136 violations and     3318 notes
2.044 Changed        6 of       90 tested segments in    35 channels. Unresolved      133 violations and     3319 notes
2.045 Changed        4 of       93 tested segments in    36 channels. Unresolved      132 violations and     3319 notes
2.046 Changed        2 of       79 tested segments in    30 channels. Unresolved      132 violations and     3317 notes
2.047 Changed        1 of       75 tested segments in    28 channels. Unresolved      130 violations and     3317 notes
2.048 Changed        4 of       70 tested segments in    28 channels. Unresolved      130 violations and     3317 notes
2.049 Changed        3 of       71 tested segments in    28 channels. Unresolved      126 violations and     3320 notes
2.050 Changed        1 of       59 tested segments in    23 channels. Unresolved      124 violations and     3322 notes
2.051 Changed        0 of       54 tested segments in    21 channels. Unresolved      124 violations and     3322 notes
2.052 Changed        1 of       54 tested segments in    21 channels. Unresolved      124 violations and     3322 notes
2.053 Changed        0 of       55 tested segments in    21 channels. Unresolved      124 violations and     3322 notes
2.054 Changed        1 of       53 tested segments in    21 channels. Unresolved      124 violations and     3322 notes
2.055 Changed        1 of       54 tested segments in    21 channels. Unresolved      124 violations and     3322 notes
2.056 Changed        2 of       54 tested segments in    21 channels. Unresolved      124 violations and     3322 notes
2.057 Changed        0 of       55 tested segments in    21 channels. Unresolved      124 violations and     3322 notes
2.058 Changed        1 of       51 tested segments in    22 channels. Unresolved      124 violations and     3322 notes
2.059 Changed        0 of       48 tested segments in    19 channels. Unresolved      124 violations and     3322 notes
2.060 Changed        3 of       46 tested segments in    19 channels. Unresolved      123 violations and     3322 notes
2.061 Changed        1 of       48 tested segments in    18 channels. Unresolved      124 violations and     3322 notes
2.062 Changed        4 of       39 tested segments in    17 channels. Unresolved      117 violations and     3328 notes
2.063 Changed        9 of       38 tested segments in    18 channels. Unresolved      119 violations and     3332 notes
2.064 Changed        4 of       33 tested segments in    16 channels. Unresolved      120 violations and     3331 notes
2.065 Changed        3 of       27 tested segments in    14 channels. Unresolved      121 violations and     3330 notes
2.066 Changed        3 of       25 tested segments in    13 channels. Unresolved      122 violations and     3330 notes
2.067 Changed        1 of       23 tested segments in    13 channels. Unresolved      121 violations and     3330 notes
2.068 Changed        2 of       23 tested segments in    13 channels. Unresolved      121 violations and     3330 notes
2.069 Changed        1 of       24 tested segments in    13 channels. Unresolved      121 violations and     3330 notes
2.070 Changed        1 of       20 tested segments in    13 channels. Unresolved      121 violations and     3330 notes
2.071 Changed        1 of       18 tested segments in    12 channels. Unresolved      121 violations and     3330 notes
2.072 Changed        1 of       17 tested segments in    12 channels. Unresolved      121 violations and     3330 notes
2.073 Changed        1 of       12 tested segments in     9 channels. Unresolved      121 violations and     3330 notes
2.074 Changed        0 of       12 tested segments in     9 channels. Unresolved      121 violations and     3330 notes
2.075 Changed        2 of       11 tested segments in     8 channels. Unresolved      121 violations and     3330 notes
2.076 Changed        1 of       14 tested segments in     9 channels. Unresolved      121 violations and     3330 notes
2.077 Changed        2 of       13 tested segments in     8 channels. Unresolved      121 violations and     3330 notes
2.078 Changed        1 of       14 tested segments in     9 channels. Unresolved      121 violations and     3330 notes
2.079 Changed        0 of       13 tested segments in     8 channels. Unresolved      121 violations and     3330 notes
2.080 Changed        1 of       11 tested segments in     8 channels. Unresolved      121 violations and     3330 notes
2.081 Changed        0 of       12 tested segments in     9 channels. Unresolved      121 violations and     3330 notes
2.082 Changed        1 of       11 tested segments in     8 channels. Unresolved      121 violations and     3330 notes
2.083 Changed        1 of       12 tested segments in     9 channels. Unresolved      121 violations and     3330 notes
2.084 Changed        1 of       13 tested segments in     8 channels. Unresolved      121 violations and     3330 notes
2.085 Changed        1 of        8 tested segments in     6 channels. Unresolved      121 violations and     3330 notes
2.086 Changed        1 of        6 tested segments in     4 channels. Unresolved      121 violations and     3330 notes
2.087 Changed        1 of        6 tested segments in     4 channels. Unresolved      121 violations and     3330 notes
2.088 Changed        1 of        6 tested segments in     4 channels. Unresolved      121 violations and     3330 notes
2.089 Changed        0 of        6 tested segments in     4 channels. Unresolved      121 violations and     3330 notes
2.090 Changed        1 of        4 tested segments in     4 channels. Unresolved      121 violations and     3330 notes
2.091 Changed        0 of        6 tested segments in     4 channels. Unresolved      121 violations and     3330 notes
2.092 Changed        1 of        4 tested segments in     4 channels. Unresolved      121 violations and     3330 notes
2.093 Changed        0 of        6 tested segments in     4 channels. Unresolved      121 violations and     3330 notes
2.094 Changed        0 of        4 tested segments in     4 channels. Unresolved      121 violations and     3330 notes
2.095 Changed        0 of        3 tested segments in     3 channels. Unresolved      121 violations and     3330 notes
2.096 Changed        0 of        1 tested segments in     1 channels. Unresolved      121 violations and     3330 notes
2.097 Changed        0 of        0 tested segments in     0 channels. Unresolved      121 violations and     3330 notes
Result=end(begin): viols=121(279), notes=3330(3073)
Cpu time: 00:00:41, Elapsed time: 00:00:26, Memory: 1.8G

Run(3) ...
3.000 Changed      147 of     9580 tested segments in   178 channels. Unresolved      121 violations and     3323 notes
3.001 Changed      149 of     3587 tested segments in   173 channels. Unresolved      121 violations and     3296 notes
3.002 Changed      169 of     3576 tested segments in   173 channels. Unresolved      128 violations and     3303 notes
3.003 Changed      216 of     3577 tested segments in   173 channels. Unresolved      117 violations and     3304 notes
3.004 Changed      126 of      429 tested segments in   107 channels. Unresolved      127 violations and     3279 notes
3.005 Changed      120 of      399 tested segments in    94 channels. Unresolved      150 violations and     3278 notes
3.006 Changed      102 of      375 tested segments in    87 channels. Unresolved      138 violations and     3289 notes
3.007 Changed       91 of      352 tested segments in    92 channels. Unresolved      106 violations and     3305 notes
3.008 Changed       80 of      299 tested segments in    87 channels. Unresolved      106 violations and     3306 notes
3.009 Changed       54 of      278 tested segments in    83 channels. Unresolved       96 violations and     3304 notes
3.010 Changed       49 of      255 tested segments in    80 channels. Unresolved       97 violations and     3296 notes
3.011 Changed       64 of      257 tested segments in    78 channels. Unresolved      102 violations and     3293 notes
3.012 Changed       56 of      253 tested segments in    73 channels. Unresolved       96 violations and     3293 notes
3.013 Changed       81 of      264 tested segments in    73 channels. Unresolved      117 violations and     3288 notes
3.014 Changed       80 of      303 tested segments in    81 channels. Unresolved      121 violations and     3289 notes
3.015 Changed       70 of      290 tested segments in    83 channels. Unresolved      110 violations and     3292 notes
3.016 Changed       63 of      277 tested segments in    75 channels. Unresolved      108 violations and     3301 notes
3.017 Changed       54 of      254 tested segments in    74 channels. Unresolved       93 violations and     3306 notes
3.018 Changed       39 of      230 tested segments in    69 channels. Unresolved       93 violations and     3309 notes
3.019 Changed       34 of      221 tested segments in    66 channels. Unresolved       83 violations and     3314 notes
3.020 Changed       23 of      200 tested segments in    66 channels. Unresolved       81 violations and     3313 notes
3.021 Changed       32 of      185 tested segments in    67 channels. Unresolved       91 violations and     3305 notes
3.022 Changed       53 of      213 tested segments in    68 channels. Unresolved       79 violations and     3315 notes
3.023 Changed       65 of      252 tested segments in    78 channels. Unresolved       93 violations and     3324 notes
3.024 Changed       65 of      239 tested segments in    76 channels. Unresolved       95 violations and     3325 notes
3.025 Changed       43 of      236 tested segments in    72 channels. Unresolved       99 violations and     3321 notes
3.026 Changed       46 of      217 tested segments in    67 channels. Unresolved       90 violations and     3329 notes
3.027 Changed       37 of      218 tested segments in    66 channels. Unresolved       89 violations and     3342 notes
3.028 Changed       31 of      195 tested segments in    64 channels. Unresolved       84 violations and     3343 notes
3.029 Changed       21 of      182 tested segments in    65 channels. Unresolved       74 violations and     3343 notes
3.030 Changed       28 of      161 tested segments in    58 channels. Unresolved       88 violations and     3345 notes
3.031 Changed       59 of      235 tested segments in    67 channels. Unresolved      118 violations and     3344 notes
3.032 Changed       66 of      264 tested segments in    75 channels. Unresolved      112 violations and     3355 notes
3.033 Changed       70 of      247 tested segments in    67 channels. Unresolved      109 violations and     3357 notes
3.034 Changed       63 of      248 tested segments in    66 channels. Unresolved      109 violations and     3356 notes
3.035 Changed       54 of      209 tested segments in    52 channels. Unresolved      113 violations and     3357 notes
3.036 Changed       67 of      192 tested segments in    54 channels. Unresolved      108 violations and     3359 notes
3.037 Changed       58 of      196 tested segments in    48 channels. Unresolved      109 violations and     3360 notes
3.038 Changed       42 of      166 tested segments in    44 channels. Unresolved       98 violations and     3357 notes
3.039 Changed       36 of      139 tested segments in    40 channels. Unresolved       94 violations and     3364 notes
3.040 Changed       26 of      117 tested segments in    35 channels. Unresolved       91 violations and     3365 notes
3.041 Changed       21 of      112 tested segments in    32 channels. Unresolved       94 violations and     3366 notes
3.042 Changed       21 of      106 tested segments in    33 channels. Unresolved      100 violations and     3363 notes
3.043 Changed       23 of       97 tested segments in    34 channels. Unresolved       95 violations and     3366 notes
3.044 Changed       21 of       97 tested segments in    36 channels. Unresolved       96 violations and     3363 notes
3.045 Changed       11 of       92 tested segments in    36 channels. Unresolved       91 violations and     3363 notes
3.046 Changed        5 of       75 tested segments in    32 channels. Unresolved       90 violations and     3363 notes
3.047 Changed        9 of       71 tested segments in    35 channels. Unresolved       91 violations and     3364 notes
3.048 Changed        7 of       65 tested segments in    30 channels. Unresolved       95 violations and     3365 notes
3.049 Changed        4 of       57 tested segments in    28 channels. Unresolved       90 violations and     3368 notes
3.050 Changed        2 of       48 tested segments in    25 channels. Unresolved       90 violations and     3367 notes
3.051 Changed        4 of       51 tested segments in    26 channels. Unresolved       92 violations and     3367 notes
3.052 Changed        1 of       51 tested segments in    26 channels. Unresolved       92 violations and     3367 notes
3.053 Changed        2 of       48 tested segments in    26 channels. Unresolved       92 violations and     3367 notes
3.054 Changed        1 of       48 tested segments in    25 channels. Unresolved       91 violations and     3367 notes
3.055 Changed        1 of       44 tested segments in    24 channels. Unresolved       90 violations and     3366 notes
3.056 Changed        1 of       36 tested segments in    20 channels. Unresolved       90 violations and     3365 notes
3.057 Changed        1 of       35 tested segments in    20 channels. Unresolved       90 violations and     3365 notes
3.058 Changed        1 of       30 tested segments in    19 channels. Unresolved       90 violations and     3365 notes
3.059 Changed        1 of       27 tested segments in    18 channels. Unresolved       90 violations and     3365 notes
3.060 Changed        0 of       27 tested segments in    18 channels. Unresolved       90 violations and     3365 notes
3.061 Changed        3 of       29 tested segments in    18 channels. Unresolved       89 violations and     3366 notes
3.062 Changed        1 of       32 tested segments in    17 channels. Unresolved       90 violations and     3362 notes
3.063 Changed        3 of       26 tested segments in    15 channels. Unresolved       93 violations and     3362 notes
3.064 Changed        2 of       25 tested segments in    12 channels. Unresolved       91 violations and     3362 notes
3.065 Changed        2 of       22 tested segments in    12 channels. Unresolved       91 violations and     3362 notes
3.066 Changed        0 of       22 tested segments in    13 channels. Unresolved       91 violations and     3362 notes
3.067 Changed        1 of       21 tested segments in    12 channels. Unresolved       91 violations and     3362 notes
3.068 Changed        0 of       21 tested segments in    12 channels. Unresolved       91 violations and     3362 notes
3.069 Changed        0 of       20 tested segments in    12 channels. Unresolved       91 violations and     3362 notes
3.070 Changed        0 of       19 tested segments in    12 channels. Unresolved       91 violations and     3362 notes
3.071 Changed        1 of       20 tested segments in    13 channels. Unresolved       91 violations and     3362 notes
3.072 Changed        2 of       16 tested segments in    12 channels. Unresolved       91 violations and     3363 notes
3.073 Changed        2 of       15 tested segments in    11 channels. Unresolved       92 violations and     3362 notes
3.074 Changed        3 of       10 tested segments in     6 channels. Unresolved       91 violations and     3363 notes
3.075 Changed        2 of        7 tested segments in     5 channels. Unresolved       91 violations and     3363 notes
3.076 Changed        2 of        7 tested segments in     5 channels. Unresolved       91 violations and     3363 notes
3.077 Changed        1 of        6 tested segments in     5 channels. Unresolved       91 violations and     3363 notes
3.078 Changed        1 of        5 tested segments in     4 channels. Unresolved       91 violations and     3363 notes
3.079 Changed        0 of        5 tested segments in     4 channels. Unresolved       91 violations and     3363 notes
3.080 Changed        1 of        4 tested segments in     3 channels. Unresolved       91 violations and     3363 notes
3.081 Changed        0 of        5 tested segments in     4 channels. Unresolved       91 violations and     3363 notes
3.082 Changed        1 of        4 tested segments in     3 channels. Unresolved       91 violations and     3363 notes
3.083 Changed        0 of        5 tested segments in     4 channels. Unresolved       91 violations and     3363 notes
3.084 Changed        0 of        3 tested segments in     3 channels. Unresolved       91 violations and     3363 notes
3.085 Changed        0 of        3 tested segments in     3 channels. Unresolved       91 violations and     3363 notes
3.086 Changed        0 of        3 tested segments in     3 channels. Unresolved       91 violations and     3363 notes
3.087 Changed        0 of        3 tested segments in     3 channels. Unresolved       91 violations and     3363 notes
3.088 Changed        0 of        3 tested segments in     3 channels. Unresolved       91 violations and     3363 notes
3.089 Changed        0 of        3 tested segments in     3 channels. Unresolved       91 violations and     3363 notes
3.090 Changed        0 of        3 tested segments in     3 channels. Unresolved       91 violations and     3363 notes
3.091 Changed        0 of        3 tested segments in     3 channels. Unresolved       91 violations and     3363 notes
3.092 Changed        0 of        3 tested segments in     3 channels. Unresolved       91 violations and     3363 notes
3.093 Changed        0 of        3 tested segments in     3 channels. Unresolved       91 violations and     3363 notes
3.094 Changed        0 of        3 tested segments in     3 channels. Unresolved       91 violations and     3363 notes
3.095 Changed        0 of        1 tested segments in     1 channels. Unresolved       91 violations and     3363 notes
3.096 Changed        0 of        0 tested segments in     0 channels. Unresolved       91 violations and     3363 notes
Result=end(begin): viols=91(121), notes=3363(3323)
Drc convergence rate is 25%
Not enough improvement on this run. Stop.
Cpu time: 00:00:32, Elapsed time: 00:00:20, Memory: 1.8G

Write routing ...
M1: 12748 vias and 2668 wires with length 2.341 (0.295 in non-prefer direction)
M2: 20296 vias and 20027 wires with length 19.270 (0.802 in non-prefer direction)
M3: 1725 vias and 12856 wires with length 30.609 (0.352 in non-prefer direction)
M4: 8 vias and 1161 wires with length 1.600 (0.366 in non-prefer direction)
M5: 0 vias and 5 wires with length 0.043 (0.043 in non-prefer direction)
M6: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M7: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M8: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M9: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M10: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
Total: 34777 vias and 36717 wires with length 53.863 (1.858 in non-prefer direction)

Total 91 violated segments:
Viol: Stat short - 22
Viol: Stat spacing - 18
Viol: Twist short - 14
Viol: Diffnet short - 32
Viol: Samenet spacing - 5

Total 3363 notes:
Note: Wire in port - 3
Note: Offgrid - 1971
Note: Fork - 31
Note: Split - 311
Note: Segment orientation - 1047

Info: Via overhang - 73
Info: Detour - 4
info UI33: performed track routing for 1 min 10 sec (CPU time: 1 min 54 sec; MEM: RSS - 454M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 447M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'integrationMult'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a Full DR Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | false | setup_hold | delay | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


warning EXTR600: Extraction configuration 'break_shorts' value is changed from 'true' to 'false'.
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 3 sec (CPU time: 6 sec; MEM: RSS - 449M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 447M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:06:07 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 449M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 447M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:06:07 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 449M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 447M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 449M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 447M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'integrationMult' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.4970 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------



info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   36 with    144 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


----------------------------------------
|           Nets statistics            |
|-----------------------+------+-------|
|                       | Nets | Pins  | 
|-----------------------+------+-------|
| Total (partition)     | 3922 | 10924 | 
|-----------------------+------+-------|
| To be routed :        | 3911 | 10775 | 
|-----------------------+------+-------|
|   - signal            | 3911 | 10775 | 
|-----------------------+------+-------|
| To be skipped :       | 11   | 149   | 
|-----------------------+------+-------|
|   - marked dont_route | 9    | 145   | 
|-----------------------+------+-------|
|   - less 2 pins       | 1    | 0     | 
|-----------------------+------+-------|
|   - tieoff            | 1    | 4     | 
----------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 3911 | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 1096300 1106000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.326002 min: 0.000000 avg: 0.177211
info metal2 layer density max: 0.215972 min: 0.000000 avg: 0.105123
info metal3 layer density max: 0.367543 min: 0.000000 avg: 0.159047
info metal4 layer density max: 0.091200 min: 0.000000 avg: 0.032575
info metal5 layer density max: 0.500000 min: 0.000000 avg: 0.372708
info metal6 layer density max: 0.040000 min: 0.000000 avg: 0.003846
info metal7 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal8 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 50% 70% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 20% 50% 70% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 9 clock nets
Updating timing...

'clock_si' has 0 victims

'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.8G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 448M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 447M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 448M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 447M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:06:08 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 448M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 447M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:06:08 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 448M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 447M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 448M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 447M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'integrationMult' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.4970 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 448M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 447M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 448M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 447M)
RRT info: Retrieving detail routing info...
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                                         | tr_opt_tr_0                      | tr_opt_drc_0 | tr_opt_tns_0 | tr_opt_density_0 | tr_opt_wns_0                     | tr_opt_hold_0 | tr_opt_tr_1                              | 
|------------------------+-----------------------------------------------------+----------------------------------+--------------+--------------+------------------+----------------------------------+---------------+------------------------------------------|
| elapsed_time  (min)    | 00h 11m                                             | 00h 04m                          | 00h 00m      | 00h 00m      | 00h 00m          | 00h 00m                          | 00h 00m       | 00h 01m                                  | 
|------------------------+-----------------------------------------------------+----------------------------------+--------------+--------------+------------------+----------------------------------+---------------+------------------------------------------|
| cpu_time  (min)        | 0.0023263888888888887d07.894919286223335e-18h00.0m  | 0.005263888888888889d00.0h 00.0m | 00.0h00.0m   | 00.0h00.0m   | 00.0h00.0m       | 6.944444444444444e-6d00.0h 00.0m | 00.0h00.0m    | 0.0014375d0-3.947459643111668e-18h00.0m  | 
|------------------------+-----------------------------------------------------+----------------------------------+--------------+--------------+------------------+----------------------------------+---------------+------------------------------------------|
| heap_memory  (Mb)      | 1245                                                | 1245                             | 1245         | 1245         | 1245             | 1245                             | 1245          | 1245                                     | 
|------------------------+-----------------------------------------------------+----------------------------------+--------------+--------------+------------------+----------------------------------+---------------+------------------------------------------|
| logic_utilization  (%) | 52.18                                               | 52.18                            | 52.18        | 52.18        | 52.18            | 52.18                            | 52.18         | 52.18                                    | 
|------------------------+-----------------------------------------------------+----------------------------------+--------------+--------------+------------------+----------------------------------+---------------+------------------------------------------|
| WNS  (ps)              | 0.0                                                 | 0.0                              | 0.0          | 0.0          | 0.0              | 0.0                              | 0.0           | 0.0                                      | 
|------------------------+-----------------------------------------------------+----------------------------------+--------------+--------------+------------------+----------------------------------+---------------+------------------------------------------|
| TNS  (ns)              | 0.0                                                 | 0.0                              | 0.0          | 0.0          | 0.0              | 0.0                              | 0.0           | 0.0                                      | 
|------------------------+-----------------------------------------------------+----------------------------------+--------------+--------------+------------------+----------------------------------+---------------+------------------------------------------|
| WHS  (ps)              | 0.0                                                 | 0.0                              | 0.0          | 0.0          | 0.0              | 0.0                              | 0.0           | 0.0                                      | 
|------------------------+-----------------------------------------------------+----------------------------------+--------------+--------------+------------------+----------------------------------+---------------+------------------------------------------|
| THS  (ns)              | 0.0                                                 | 0.0                              | 0.0          | 0.0          | 0.0              | 0.0                              | 0.0           | 0.0                                      | 
|------------------------+-----------------------------------------------------+----------------------------------+--------------+--------------+------------------+----------------------------------+---------------+------------------------------------------|
| setup_viols            | 0                                                   | 0                                | 0            | 0            | 0                | 0                                | 0             | 0                                        | 
|------------------------+-----------------------------------------------------+----------------------------------+--------------+--------------+------------------+----------------------------------+---------------+------------------------------------------|
| hold_viols             | 0                                                   | 0                                | 0            | 0            | 0                | 0                                | 0             | 0                                        | 
|------------------------+-----------------------------------------------------+----------------------------------+--------------+--------------+------------------+----------------------------------+---------------+------------------------------------------|
| slew_viols             | 0                                                   | 0                                | 0            | 0            | 0                | 0                                | 0             | 0                                        | 
|------------------------+-----------------------------------------------------+----------------------------------+--------------+--------------+------------------+----------------------------------+---------------+------------------------------------------|
| worst_slew  (ps)       | 0.0                                                 | 0.0                              | 0.0          | 0.0          | 0.0              | 0.0                              | 0.0           | 0.0                                      | 
|------------------------+-----------------------------------------------------+----------------------------------+--------------+--------------+------------------+----------------------------------+---------------+------------------------------------------|
| total_slew  (ps)       | 0.0                                                 | 0.0                              | 0.0          | 0.0          | 0.0              | 0.0                              | 0.0           | 0.0                                      | 
|------------------------+-----------------------------------------------------+----------------------------------+--------------+--------------+------------------+----------------------------------+---------------+------------------------------------------|
| overflow_edges         | 59                                                  |                                  |              |              |                  |                                  |               |                                          | 
|------------------------+-----------------------------------------------------+----------------------------------+--------------+--------------+------------------+----------------------------------+---------------+------------------------------------------|
| overflow_nodes         | 23                                                  |                                  |              |              |                  |                                  |               |                                          | 
|------------------------+-----------------------------------------------------+----------------------------------+--------------+--------------+------------------+----------------------------------+---------------+------------------------------------------|
| wire_len_total  (mm)   | 47.2                                                | 55.1                             | 55.1         | 55.1         | 55.1             | 55.1                             | 55.1          | 55.2                                     | 
|------------------------+-----------------------------------------------------+----------------------------------+--------------+--------------+------------------+----------------------------------+---------------+------------------------------------------|
| via_count_total        | 10890                                               | 34668                            | 34668        | 34668        | 34668            | 34668                            | 34668         | 35261                                    | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Iter 1 convergence rate is -0.0%
RRT info: STOP iterations

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '9' clock nets to 'false'
info UI30: performing final routing on partition integrationMult (started at Fri Dec 23 14:06:08 2022)
Start Final Routing in simple DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   36 with    102 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


------------------------------------
|         Nets statistics          |
|-------------------+------+-------|
|                   | Nets | Pins  | 
|-------------------+------+-------|
| Total (partition) | 3922 | 10924 | 
|-------------------+------+-------|
| To be routed :    | 3921 | 10924 | 
|-------------------+------+-------|
|   - signal        | 3920 | 10920 | 
|-------------------+------+-------|
|   - tieoff        | 1    | 4     | 
|-------------------+------+-------|
| To be skipped :   | 1    | 0     | 
|-------------------+------+-------|
|   - less 2 pins   | 1    | 0     | 
------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 3920 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 9    | 
--------------------------------


Check opens ...
Longest open in net 'VSS' of length=2800
Total opens=4 (nets=1)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.8G


Check violations (4 windows)...
Total viols=71
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(1) 'Objective: fix opens' O_I_1(1,1)_M12_SA_RH_C00  ...
complete (4/4): opens (4->0), viols (71->71)
Result=end(begin): opens=0(4), viols=71(71)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Check routing ...
Run(4) 'Objective: fix easy violations' OS_A_1(1,2)_M8_SA_C50  ...
complete (25/25): viols (71->17)
Result=end(begin): opens=0(0), viols=17(71)
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G

Run(5) 'Objective: fix easy violations' OS_A_1(1,3)_M16_SO_C150  ...
complete (3/3): viols (17->0)
Result=end(begin): opens=0(0), viols=0(17)
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.8G

Check routing ...
Routing windows accepted: 32 rejected: 0
Finish Final Routing ...

Changed nets: 54 (1%)
Saving routing in 'eco' mode ...

Number of touched nets: 54
Number of changed nets: 52

1 nets (0 clocks) have got their timing invalidated
24 changed nets have not been invalidated because of the slack threshold
info UI33: performed final routing for 1 sec (CPU time: 2 sec; MEM: RSS - 453M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 447M)
RRT info: Stage 'tr_opt' completed successfully
RRT info: User event handler 'after tr_opt' completed successfully
RRT info: Start stage 'spread'
RRT info: User event handler 'before spread' completed successfully
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 452M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 447M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:06:10 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 452M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 447M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:06:10 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 452M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 447M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 452M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 447M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'integrationMult' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.4960 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Spreading '0' critical signal nets
RRT info: Spreading total '0' critical nets
RRT info: Skipping 'spread' optimization step because there is no need
RRT info: Stage 'spread' skipped
RRT info: Start stage 'si'
RRT info: User event handler 'before si' completed successfully
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 452M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 447M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:06:10 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 452M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 447M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:06:11 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 452M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 447M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 452M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 447M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'integrationMult' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.4960 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '9' clock nets to 'true'

info 'tns' objective check is passed.
info 'twns' objective check is passed.
info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   36 with    102 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


----------------------------------------
|           Nets statistics            |
|-----------------------+------+-------|
|                       | Nets | Pins  | 
|-----------------------+------+-------|
| Total (partition)     | 3922 | 10924 | 
|-----------------------+------+-------|
| To be routed :        | 3911 | 10775 | 
|-----------------------+------+-------|
|   - signal            | 3911 | 10775 | 
|-----------------------+------+-------|
| To be skipped :       | 11   | 149   | 
|-----------------------+------+-------|
|   - marked dont_route | 9    | 145   | 
|-----------------------+------+-------|
|   - less 2 pins       | 1    | 0     | 
|-----------------------+------+-------|
|   - tieoff            | 1    | 4     | 
----------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 3911 | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 1096300 1106000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.320002 min: 0.000000 avg: 0.177130
info metal2 layer density max: 0.230851 min: 0.000000 avg: 0.105261
info metal3 layer density max: 0.367543 min: 0.000000 avg: 0.159198
info metal4 layer density max: 0.091200 min: 0.000000 avg: 0.032600
info metal5 layer density max: 0.500000 min: 0.000000 avg: 0.372676
info metal6 layer density max: 0.040000 min: 0.000000 avg: 0.003846
info metal7 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal8 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 50% 70% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 20% 50% 70% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 9 clock nets
Updating timing...
Collecting timing bottlenecks: 100%
Updating timing...
Collecting timing bottlenecks: 100%
Updating timing...


Si Assist: report has 0 victims with total value of 0
Si Assist: selected 0 victims with total value of 0

'tns' has 0 victims
'twns' has 0 victims
'clock_si' has 0 victims

'tns' score is 0
'twns' score is 0
'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 451M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 447M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '9' clock nets to 'false'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 451M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 447M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:06:11 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 451M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 447M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:06:11 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 451M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 447M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 451M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 447M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'integrationMult' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.4960 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: SI-TNS reduction from 0.0000 to 0.0000

RRT info: Stage 'si' completed successfully
RRT info: User event handler 'after si' completed successfully
RRT info: Start stage 'drc'
RRT info: User event handler 'before drc' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '9' clock nets to 'false'
RRT debug: Executing 'route_final '
info UI30: performing final routing on partition integrationMult (started at Fri Dec 23 14:06:12 2022)
Start Final Routing in full DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   36 with    102 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


------------------------------------
|         Nets statistics          |
|-------------------+------+-------|
|                   | Nets | Pins  | 
|-------------------+------+-------|
| Total (partition) | 3922 | 10924 | 
|-------------------+------+-------|
| To be routed :    | 3921 | 10924 | 
|-------------------+------+-------|
|   - signal        | 3920 | 10920 | 
|-------------------+------+-------|
|   - tieoff        | 1    | 4     | 
|-------------------+------+-------|
| To be skipped :   | 1    | 0     | 
|-------------------+------+-------|
|   - less 2 pins   | 1    | 0     | 
------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 3920 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 9    | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (4 windows)...
Total viols=5
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.9G

Run(1) 'Objective: fix opens' O_I_1(1,1)_M12_SA_RH_C00  ...
Skipped

Run(4) 'Objective: fix easy violations' OS_A_1(1,2)_M8_SA_C50  ...
complete (2/2): viols (5->0)
Result=end(begin): opens=0(0), viols=0(5)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Check routing ...

Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.8G

Routing windows accepted: 2 rejected: 0
Finish Final Routing ...

Changed nets: 3 (0%)
Saving routing in 'eco' mode ...

Number of touched nets: 3
Number of changed nets: 3

0 nets (0 clocks) have got their timing invalidated
info UI33: performed final routing for 1 sec (CPU time: 1 sec; MEM: RSS - 458M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 447M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 20% 50% 70% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 20% 50% 70% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Fri Dec 23 14:06:13 2022
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 459M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 447M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '9' clock nets to 'false'
RRT info: Stage 'drc' completed successfully
RRT info: User event handler 'after drc' completed successfully
RRT info: Start stage 'iopt'
RRT info: User event handler 'before iopt' completed successfully
RRT warning: Configured value 'dfm' for option 'dvia_mode' overrides previous 'timing'
RRT warning: User-specified value 'false' for option 'dvia_clean_drc' overrides previous 'true'
RRT debug: Executing 'replace_vias -pre_check true'
DFM via replacement progress:
Processing via1: 10% 20% 30% 50% 60% 70% 80% 100% 
Processing via2: 10% 30% 50% 60% 80% 100% 
Processing via3: 10% 20% 30% 50% 60% 70% 80% 100% 
Processing via4: 20% 50% 70% 100% 
Processing via5: 20% 50% 70% 100% 
Processing via6: 20% 50% 70% 100% 
Processing via7: 50% 100% 

Full timing update

Report 'report_dfm_rvi': DFM via replacement report
Generated on Fri Dec 23 14:06:18 2022
  
------------------------------------------------------------------------------------------------
|                                  DFM via replacement report                                  |
|-------------------+-------+-------+-------+-------+-------+------+------+------+------+------|
|                   | Total | via1  | via2  | via3  | via4  | via5 | via6 | via7 | via8 | via9 | 
|-------------------+-------+-------+-------+-------+-------+------+------+------+------+------|
| Checked vias      | 35305 | 12899 | 20635 | 1763  | 8     | 0    | 0    | 0    | 0    | 0    | 
|-------------------+-------+-------+-------+-------+-------+------+------+------+------+------|
| Replaced vias     | 30841 | 11563 | 17557 | 1715  | 6     | 0    | 0    | 0    | 0    | 0    | 
|-------------------+-------+-------+-------+-------+-------+------+------+------+------+------|
| Replaced vias (%) | 87.36 | 89.64 | 85.08 | 97.28 | 75.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
------------------------------------------------------------------------------------------------


----------------------------------------------------------------------------------------------------------
|                                      Via statistics in the design                                      |
|----------------------------+--------+-------+-------+-------+-------+------+------+------+------+------|
|                            | TOTAL  | via1  | via2  | via3  | via4  | via5 | via6 | via7 | via8 | via9 | 
|----------------------------+--------+-------+-------+-------+-------+------+------+------+------+------|
| Number of vias  (thousand) | 35.33  | 12.90 | 20.66 | 1.76  | 0.01  | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+------+------+------+------+------|
| Vias (%)                   | 100.00 | 36.51 | 58.48 | 4.99  | 0.02  | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+------+------+------+------+------|
| Single vias (%)            | 12.71  | 10.36 | 15.03 | 2.72  | 25.00 | 0    | 0    | 0    | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+------+------+------+------+------|
| Double vias (%)            | 87.29  | 89.64 | 84.97 | 97.28 | 75.00 | 0    | 0    | 0    | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+------+------+------+------+------|
| Multi vias (%)             | 0.00   | 0.00  | 0.00  | 0.00  | 0.00  | 0    | 0    | 0    | 0    | 0    | 
----------------------------------------------------------------------------------------------------------


info UI33: performed Via replacement for 4 sec (CPU time: 8 sec; MEM: RSS - 464M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 457M)
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed prune_mcmm_dominated_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 422M, CVMEM - 1782M, PVMEM - 2637M, PRSS - 457M)
Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Fri Dec 23 14:06:18 2022
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------


info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 422M, CVMEM - 1782M, PVMEM - 2637M, PRSS - 457M)
warning EXTR600: Extraction configuration 'include_vertical_parallel_coupling' value is changed from 'false' to 'true'.
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 3 sec (CPU time: 7 sec; MEM: RSS - 447M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 457M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:06:22 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 447M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 457M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:06:22 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 447M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 457M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 447M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 457M)
-----------------------------------------------------------------------
|     MCMM variability report for design 'integrationMult' (pico)     |
|-----------------------+-------+-----+---------+-----+-----+---------|
|                       | WNS   | TNS | #Endpts | WHS | THS | #Endpts | 
|-----------------------+-------+-----+---------+-----+-----+---------|
| new_mode (corner_0_0) | 547.0 | 0.0 | 0       | 8.0 | 0.0 | 0       | 
-----------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: No cells is specified for USQ opt. Obtaining cells from clock network ...
RRT info: Using '4' cells for USQ opt

Setting all clock networks in partition(s) 'integrationMult':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 15    | 
|-------------------------------+-------|
| Total Sequential cells        | 128   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 8     | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 8     | 
-----------------------------------------


Found 8 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 8 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 128 pre-existing "fixed" Sequential leaf cells of clock networks
 128 Sequential leaf cells of clock networks :
 May be optimized (sized) during optimization 

Clearing dont_modify property from 15 clock nets
Clearing dont_route property from 15 clock nets

All Clock networks set for partition integrationMult.

warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Fri Dec 23 14:06:22 2022)
Report 'integrationMult': Design Report
Generated on Fri Dec 23 14:06:22 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 4     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2983  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 32    | 1.07       | 
| Inverters      | 149   | 4.99       | 
| Registers      | 132   | 4.42       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1126  | 37.74      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2983  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 6050.17                | 52.18           | 
| Buffers, Inverters | 127.148                | 1.09            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 11592.8                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 3913  | 100        | 
| Orphaned        | 2     | 0.05       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3202  | 81.82      | 
| 2 Fanouts       | 417   | 10.65      | 
| 3-30 Fanouts    | 237   | 6.05       | 
| 30-127 Fanouts  | 55    | 1.4        | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Fri Dec 23 14:06:22 2022
  
---------------------------------------------------------------
|                      GR Configuration                       |
|-----------------+----------+--------+-----------+-----------|
|                 | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------+----------+--------+-----------+-----------|
| integrationMult | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 97 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |=========== 4
30  |================= 6
35  |== 1
40  |======== 3
45  |========================= 9
50  |=============================================================== 22
55  |======================================================================== 25
60  |====================================================== 19
65  |======================= 8
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design integrationMult.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=69.3806%).

WNS:0 TNS:0 TNDD:-5279.0 WHS:0 THS:0 THDD:-3000.0 SLEW:0 CAP:0.0 AREA:6050.17

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

Partition 'integrationMult' qualifies for soft timing-driven layer assignment.
WNS:0 TNS:0 TNDD:-5279.0 WHS:0 THS:0 THDD:-3000.0 SLEW:0 CAP:0.0 AREA:6050.17
info OPT227: Small number of overlapping cells expected after this whitespace driven optimize call. Run place_detail to legalize.
WNS:0 TNS:0 TNDD:-5279.0 WHS:0 THS:0 THDD:-3000.0 SLEW:0 CAP:0.0 AREA:6050.17

info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=69.3806%).


info DUM207: optimize: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition integrationMult old max-util 100 new max-util 100.
Report 'integrationMult': Design Report
Generated on Fri Dec 23 14:06:22 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 4     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2983  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 32    | 1.07       | 
| Inverters      | 149   | 4.99       | 
| Registers      | 132   | 4.42       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1126  | 37.74      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2983  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 6050.17                | 52.18           | 
| Buffers, Inverters | 127.148                | 1.09            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 11592.8                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 3913  | 100        | 
| Orphaned        | 2     | 0.05       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3202  | 81.82      | 
| 2 Fanouts       | 417   | 10.65      | 
| 3-30 Fanouts    | 237   | 6.05       | 
| 30-127 Fanouts  | 55    | 1.4        | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 97 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |=========== 4
30  |================= 6
35  |== 1
40  |======== 3
45  |========================= 9
50  |=============================================================== 22
55  |======================================================================== 25
60  |====================================================== 19
65  |======================= 8
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 448M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 457M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 448M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 457M)
RRT warning: User-specified value 'white_space' for option 'hold_mode' overrides previous 'normal'
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Fri Dec 23 14:06:22 2022)
Report 'integrationMult': Design Report
Generated on Fri Dec 23 14:06:22 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 4     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2983  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 32    | 1.07       | 
| Inverters      | 149   | 4.99       | 
| Registers      | 132   | 4.42       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1126  | 37.74      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2983  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 6050.17                | 52.18           | 
| Buffers, Inverters | 127.148                | 1.09            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 11592.8                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 3913  | 100        | 
| Orphaned        | 2     | 0.05       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3202  | 81.82      | 
| 2 Fanouts       | 417   | 10.65      | 
| 3-30 Fanouts    | 237   | 6.05       | 
| 30-127 Fanouts  | 55    | 1.4        | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Fri Dec 23 14:06:22 2022
  
---------------------------------------------------------------
|                      GR Configuration                       |
|-----------------+----------+--------+-----------+-----------|
|                 | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------+----------+--------+-----------+-----------|
| integrationMult | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 97 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |=========== 4
30  |================= 6
35  |== 1
40  |======== 3
45  |========================= 9
50  |=============================================================== 22
55  |======================================================================== 25
60  |====================================================== 19
65  |======================= 8
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design integrationMult.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=69.3806%).

WNS:0 TNS:0 TNDD:-5279.0 WHS:0 THS:0 THDD:-3000.0 SLEW:0 CAP:0.0 AREA:6050.17

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

Partition 'integrationMult' qualifies for soft timing-driven layer assignment.
WNS:0 TNS:0 TNDD:-5279.0 WHS:0 THS:0 THDD:-3000.0 SLEW:0 CAP:0.0 AREA:6050.17
info OPT227: Small number of overlapping cells expected after this whitespace driven optimize call. Run place_detail to legalize.
WNS:0 TNS:0 TNDD:-5279.0 WHS:0 THS:0 THDD:-3000.0 SLEW:0 CAP:0.0 AREA:6050.17

info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=69.3806%).


info DUM207: optimize: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition integrationMult old max-util 100 new max-util 100.
Report 'integrationMult': Design Report
Generated on Fri Dec 23 14:06:22 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 4     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2983  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 32    | 1.07       | 
| Inverters      | 149   | 4.99       | 
| Registers      | 132   | 4.42       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1126  | 37.74      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2983  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 6050.17                | 52.18           | 
| Buffers, Inverters | 127.148                | 1.09            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 11592.8                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 3913  | 100        | 
| Orphaned        | 2     | 0.05       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3202  | 81.82      | 
| 2 Fanouts       | 417   | 10.65      | 
| 3-30 Fanouts    | 237   | 6.05       | 
| 30-127 Fanouts  | 55    | 1.4        | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 97 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |=========== 4
30  |================= 6
35  |== 1
40  |======== 3
45  |========================= 9
50  |=============================================================== 22
55  |======================================================================== 25
60  |====================================================== 19
65  |======================= 8
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 448M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 457M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 448M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 457M)
info CHK10: Checking placement...
info UI30: performing detailed placement on partition integrationMult (started at Fri Dec 23 14:06:22 2022)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 2975 movable and 8 fixed cells in partition integrationMult
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 84 cut rows, with average utilization 52.0636%, utilization with cell bloats 52.0636%.
info Preplacing cells: able to preplace all 128 fixed_origin cells.
info Displacement: num_cells=128 num_moved=0 max_disp=0 total_disp=0 total_disp/num_moved=0.
info DP116: Legalizer has initial 0 illegal movable cells and 0 illegal fixed cells.
info DP113: Finished legalization after 0 iterations, all movable and fixed cells are legal.
info DP164: None of 128 fixed-origin cells were moved.
info DP111: Legalization summary: total movable cells: 2975, cells moved: 0, total movement: 0, max movement: 0, average movement: 0.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 2975                | 0           | 0                      | 0            | 0                | 
------------------------------------------------------------------------------------------------


info DUM207: place_detail: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition integrationMult with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 448M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 457M)

Setting all clock networks in partition(s) 'integrationMult':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 15    | 
|-------------------------------+-------|
| Total Sequential cells        | 128   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 8     | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 8     | 
-----------------------------------------


Found 8 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 8 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 0 pre-existing "fixed" Sequential leaf cells of clock networks
 128 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition integrationMult.

info CHK10: Checking placement...
info Found 2847 movable and 136 fixed cells in partition integrationMult
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
Checking boundary overlap with partition: integrationMult; Nmacros=0; overlaps=0 : fpan/mcplace/mcpController.cpp@3946
info Report for partition integrationMult:
--------------------------------------------------------------------------------------------------------------
|                                              Placement Errors                                              |
|------------------------+-------+--------+------------------------------------------------------------------|
| Name                   | Count | Status | Description                                                      | 
|------------------------+-------+--------+------------------------------------------------------------------|
| not_placed             | 0     | Passed | Cell is not placed                                               | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_not_fixed        | 0     | Passed | Macro cell is not fixed                                          | 
|------------------------+-------+--------+------------------------------------------------------------------|
| cannot_be_legalized    | 0     | Passed | Cell can't be legalized                                          | 
|------------------------+-------+--------+------------------------------------------------------------------|
| outside_region         | 0     | Passed | Cell is placed outside of its hard region or inside a prohibited | 
|                        |       |        | hard region                                                      | 
|------------------------+-------+--------+------------------------------------------------------------------|
| outside_partition      | 0     | Passed | Cell is placed outside partition                                 | 
|------------------------+-------+--------+------------------------------------------------------------------|
| close_to_boundary      | 0     | Passed | Cell is close to partition boundary                              | 
|------------------------+-------+--------+------------------------------------------------------------------|
| close_to_macro         | 0     | Passed | Cell is close to macro blockages                                 | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_overlap          | 0     | Passed | Macros are overlapping each other                                | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_boundary_overlap | 0     | Passed | Macros are overlapping boundary                                  | 
--------------------------------------------------------------------------------------------------------------


info UI33: performed placement checks for 0 sec (CPU time: 0 sec; MEM: RSS - 446M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 457M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Fri Dec 23 14:06:23 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 3920       | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 446M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 457M)
LVS cleaning progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Fri Dec 23 14:06:23 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 3920       | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS cleaning for 0 sec (CPU time: 0 sec; MEM: RSS - 446M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 457M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Fri Dec 23 14:06:23 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 3920       | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 446M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 457M)
RRT info: Good news! There are no open nets.
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 446M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 457M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:06:23 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 446M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 457M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:06:23 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 446M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 457M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 446M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 457M)
-----------------------------------------------------------------------
|     MCMM variability report for design 'integrationMult' (pico)     |
|-----------------------+-------+-----+---------+-----+-----+---------|
|                       | WNS   | TNS | #Endpts | WHS | THS | #Endpts | 
|-----------------------+-------+-----+---------+-----+-----+---------|
| new_mode (corner_0_0) | 547.0 | 0.0 | 0       | 8.0 | 0.0 | 0       | 
-----------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------



info 'twns' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   36 with    144 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


------------------------------------
|         Nets statistics          |
|-------------------+------+-------|
|                   | Nets | Pins  | 
|-------------------+------+-------|
| Total (partition) | 3922 | 10924 | 
|-------------------+------+-------|
| To be routed :    | 3920 | 10920 | 
|-------------------+------+-------|
|   - signal        | 3920 | 10920 | 
|-------------------+------+-------|
| To be skipped :   | 2    | 4     | 
|-------------------+------+-------|
|   - less 2 pins   | 1    | 0     | 
|-------------------+------+-------|
|   - tieoff        | 1    | 4     | 
------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 3920 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 9    | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 1096300 1106000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.335637 min: 0.000000 avg: 0.183313
info metal2 layer density max: 0.252141 min: 0.000000 avg: 0.123243
info metal3 layer density max: 0.377702 min: 0.000000 avg: 0.166933
info metal4 layer density max: 0.096457 min: 0.000000 avg: 0.034295
info metal5 layer density max: 0.500000 min: 0.000000 avg: 0.372684
info metal6 layer density max: 0.040000 min: 0.000000 avg: 0.003846
info metal7 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal8 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 50% 70% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 20% 50% 70% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 9 clock nets
Updating timing...
Collecting timing bottlenecks: 100%

'twns' has 0 victims

'twns' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 447M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 457M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '9' clock nets to 'false'
RRT debug: Executing 'route_final '
info UI30: performing final routing on partition integrationMult (started at Fri Dec 23 14:06:23 2022)
Start Final Routing in full DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   36 with    102 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


------------------------------------
|         Nets statistics          |
|-------------------+------+-------|
|                   | Nets | Pins  | 
|-------------------+------+-------|
| Total (partition) | 3922 | 10924 | 
|-------------------+------+-------|
| To be routed :    | 3921 | 10924 | 
|-------------------+------+-------|
|   - signal        | 3920 | 10920 | 
|-------------------+------+-------|
|   - tieoff        | 1    | 4     | 
|-------------------+------+-------|
| To be skipped :   | 1    | 0     | 
|-------------------+------+-------|
|   - less 2 pins   | 1    | 0     | 
------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 3920 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 9    | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.9G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 454M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 457M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 20% 50% 70% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 20% 50% 70% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Fri Dec 23 14:06:25 2022
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 455M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 457M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '9' clock nets to 'false'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 455M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 457M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:06:25 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 455M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 457M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 14:06:25 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 455M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 457M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 455M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 457M)
-----------------------------------------------------------------------
|     MCMM variability report for design 'integrationMult' (pico)     |
|-----------------------+-------+-----+---------+-----+-----+---------|
|                       | WNS   | TNS | #Endpts | WHS | THS | #Endpts | 
|-----------------------+-------+-----+---------+-----+-----+---------|
| new_mode (corner_0_0) | 547.0 | 0.0 | 0       | 8.0 | 0.0 | 0       | 
-----------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


--------------------------

No late violations left!

--------------------------
---------------------------

No early violations left!

---------------------------
RRT info: Stage 'iopt' completed successfully
RRT info: User event handler 'after iopt' completed successfully
RRT info: Start stage 'dvia'
RRT info: User event handler 'before dvia' completed successfully
RRT warning: Configured value 'dfm' for option 'dvia_mode' overrides previous 'timing'
RRT debug: Executing 'replace_vias -pre_check true'
DFM via replacement progress:
Processing via1: 10% 20% 30% 50% 60% 70% 80% 100% 
Processing via2: 10% 30% 50% 60% 80% 100% 
Processing via3: 10% 20% 30% 50% 60% 70% 80% 100% 
Processing via4: 20% 50% 70% 100% 
Processing via5: 20% 50% 70% 100% 
Processing via6: 20% 50% 70% 100% 
Processing via7: 50% 100% 

Incremental timing update of 36 nets

Report 'report_dfm_rvi': DFM via replacement report
Generated on Fri Dec 23 14:06:26 2022
  
----------------------------------------------------------------------------------------------
|                                 DFM via replacement report                                 |
|-------------------+-------+-------+-------+------+------+------+------+------+------+------|
|                   | Total | via1  | via2  | via3 | via4 | via5 | via6 | via7 | via8 | via9 | 
|-------------------+-------+-------+-------+------+------+------+------+------+------+------|
| Checked vias      | 35305 | 12899 | 20635 | 1763 | 8    | 0    | 0    | 0    | 0    | 0    | 
|-------------------+-------+-------+-------+------+------+------+------+------+------+------|
| Replaced vias     | 37    | 12    | 25    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 
|-------------------+-------+-------+-------+------+------+------+------+------+------+------|
| Replaced vias (%) | 0.10  | 0.09  | 0.12  | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
----------------------------------------------------------------------------------------------


----------------------------------------------------------------------------------------------------------
|                                      Via statistics in the design                                      |
|----------------------------+--------+-------+-------+-------+-------+------+------+------+------+------|
|                            | TOTAL  | via1  | via2  | via3  | via4  | via5 | via6 | via7 | via8 | via9 | 
|----------------------------+--------+-------+-------+-------+-------+------+------+------+------+------|
| Number of vias  (thousand) | 35.33  | 12.90 | 20.66 | 1.76  | 0.01  | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+------+------+------+------+------|
| Vias (%)                   | 100.00 | 36.51 | 58.48 | 4.99  | 0.02  | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+------+------+------+------+------|
| Single vias (%)            | 12.61  | 10.26 | 14.91 | 2.72  | 25.00 | 0    | 0    | 0    | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+------+------+------+------+------|
| Double vias (%)            | 87.39  | 89.74 | 85.09 | 97.28 | 75.00 | 0    | 0    | 0    | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+------+------+------+------+------|
| Multi vias (%)             | 0.00   | 0.00  | 0.00  | 0.00  | 0.00  | 0    | 0    | 0    | 0    | 0    | 
----------------------------------------------------------------------------------------------------------


info UI33: performed Via replacement for 1 sec (CPU time: 2 sec; MEM: RSS - 459M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 457M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '9' clock nets to 'false'
RRT warning: User-specified value 'number_improved' for option 'drc_accept' overrides previous ''
RRT debug: Executing 'route_final -accept number_improved'
info UI30: performing final routing on partition integrationMult (started at Fri Dec 23 14:06:27 2022)
Start Final Routing in full DRC mode on 2 cpus
  with 'number' acceptance 

Routing Cell Library initialization ...
 core  lib cells:   36 with    102 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


------------------------------------
|         Nets statistics          |
|-------------------+------+-------|
|                   | Nets | Pins  | 
|-------------------+------+-------|
| Total (partition) | 3922 | 10924 | 
|-------------------+------+-------|
| To be routed :    | 3921 | 10924 | 
|-------------------+------+-------|
|   - signal        | 3920 | 10920 | 
|-------------------+------+-------|
|   - tieoff        | 1    | 4     | 
|-------------------+------+-------|
| To be skipped :   | 1    | 0     | 
|-------------------+------+-------|
|   - less 2 pins   | 1    | 0     | 
------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 3920 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 9    | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.9G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.9G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 461M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 457M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 20% 50% 70% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 20% 50% 70% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Fri Dec 23 14:06:28 2022
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 462M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 457M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '9' clock nets to 'false'
RRT info: Stage 'dvia' completed successfully
RRT info: User event handler 'after dvia' completed successfully
RRT info: Start stage 'dp'
RRT info: User event handler 'before dp' completed successfully
RRT info: Stage 'dp' skipped
RRT info: Start stage 'finish'
RRT info: User event handler 'before finish' completed successfully
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Stage 'finish' completed successfully
RRT info: User event handler 'after finish' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '9' clock nets to 'false'
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # fk_msg -set_prompt RCT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RCT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level normal
Nitro-SoC> # fk_msg -set_verbosity_filter info
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value info -quiet
Nitro-SoC> # config_shell -echo true
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level normal
Nitro-SoC> # fk_msg -set_verbosity_filter info
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value info -quiet
Nitro-SoC> # config_shell -echo true
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_application -cpus 2
Nitro-SoC> # config_timing -cpus 2
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_global -argument messages -value normal
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument messages -value normal
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument messages -value normal
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_default_value -command route_si_repair -argument messages -value normal
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # write_db -data design -file dbs/route.db
Nitro-SoC> # save_db -directory dbs/route.db -overwrite true -data design -cpus 4 -description 
info UI36: Writing folded database file '/home/vlsi/Desktop/verilogMul/work/dbs/route.db'.
info Writing design...
info Writing partitions...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 461M, CVMEM - 1843M, PVMEM - 2637M)
Nitro-SoC> # config_shell -echo false
NRF info: Reports started Fri Dec 23 14:06:28 EET 2022
Report 'application': Application Report
Generated on Fri Dec 23 14:06:28 2022
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|-----------------------------------------------------------------------------------------|
| Total memory (MBytes)    | 1843                                                         | 
| Heap memory (MBytes)     | 1245                                                         | 
| Resident memory (MBytes) | 461                                                          | 
| CPU time (minutes)       | 13.52                                                        | 
| Elapsed time (minutes)   | 16.37                                                        | 
| Load Averages            | 1.53 1.62 0.99                                               | 
| Build                    | 1.68700.2.290                                                | 
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
| Calibre Version          | Calibre library v2019.2_14.13                                | 
| Computer Name            | localhost.localdomain                                        | 
| Cores                    | 4                                                            | 
| Frequency (GHz)          | 2.6                                                          | 
| Execution mode           | 64                                                           | 
| Process id               | 4753                                                         | 
| Interaction mode         | window                                                       | 
| Log file                 | nitro.log                                                    | 
| Journal file             | nitro.jou                                                    | 
| Working directory        | /home/vlsi/Desktop/verilogMul/work/.nitro_tmp_localhost.loca | 
|                          ldomain_4753                                                 | 
-------------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------
| Name                                                        | Value      | Default    | 
|-------------------------------------------------------------+------------+------------|
| cpus                                                        | 2          | 4          | 
| create_io_path_groups                                       | true       | false      | 
| create_clock_check_path_group                               | false      | false      | 
| derate_annotated_delays                                     | true       | true       | 
| disable_auto_clock_gating_checks                            | false      | false      | 
| disable_case_analysis                                       | false      | false      | 
| disable_clock_gating_checks                                 | false      | false      | 
| disable_recovery_removal_checks                             | false      | false      | 
| disable_seq_case_analysis                                   | true       | true       | 
| enable_clock_gating_propagate                               | true       | true       | 
| early_launch_at_borrowing_latches                           | false      | true       | 
| enable_default_for_cond_arcs                                | true       | true       | 
| enable_default_input_delays                                 | false      | true       | 
| enable_non_unate_clock_paths                                | true       | true       | 
| enable_path_segmentation                                    | true       | true       | 
| enable_port_clock_leaves                                    | false      | false      | 
| enable_preset_clear_arcs                                    | false      | false      | 
| enable_setup_independent_hold_checks                        | true       | true       | 
| estimated_delays                                            | false      | false      | 
| ignore_driving_cell_for_annotated_delays                    | true       | true       | 
| sdf_includes_si_delays                                      | false      | false      | 
| report_unconstrained_path                                   | false      | false      | 
| use_si_slew_for_max_transition                              | false      | false      | 
| zero_rc_delays                                              | false      | false      | 
| ignore_driving_cell_for_clock_ports                         | false      | false      | 
| use_annotated_cts_offsets                                   | false      | false      | 
| enable_skew_estimation                                      | false      | false      | 
| valid_skew_estimation                                       | false      | false      | 
| enable_ideal_clock_data_tags                                | true       | true       | 
| enable_clock_propagation_through_three_state_enable_pins    | false      | false      | 
| disable_sequential_generation_of_waveform_preserving_clocks | false      | false      | 
| capacitance_violation_threshold                             | 0          | -2         | 
| derate_output_delay                                         | false      | false      | 
| additive_regular_ocv_for_advanced_ocv                       | false      | false      | 
| clock_source_use_driver_arc                                 | true       | true       | 
| use_pin_specific_clock_latency_and_propagation              | false      | true       | 
| sdf_is_derated                                              | false      | false      | 
| use_worst_constraint_from_all_slew_permutations             | true       | true       | 
| use_worst_of_early_and_late_libs_constraint                 | true       | true       | 
| clock_enable_separate_rise_fall_pin_capacitance             | false      | false      | 
| data_enable_separate_rise_fall_pin_capacitance              | false      | false      | 
| timing_slew_propagation_mode                                | worst_slew | worst_slew | 
| gclock_source_network_num_master_registers                  | 1000000    | 1000000    | 
| alpine_timing_mode                                          | -1         | -1         | 
| parametric_ocv                                              | false      | false      | 
| parametric_ocv_corner_sigma                                 | 3          | 3          | 
| enforce_explicit_library_association_to_corners             | false      | false      | 
| enable_slew_variation                                       | true       | true       | 
| low_geometry                                                | false      | false      | 
| precise_waveform_analysis                                   | false      | false      | 
-----------------------------------------------------------------------------------------


NRF info: Writing Timing Summary Reports Fri Dec 23 14:06:28 EET 2022
NRF info: Writing Detailed Setup Timing Path Reports Fri Dec 23 14:06:28 EET 2022
NRF info: Writing Detailed Hold Timing Path Reports Fri Dec 23 14:06:28 EET 2022
NRF info: Writing Timing Drc Reports Fri Dec 23 14:06:28 EET 2022
NRF info: Writing Physical Reports Fri Dec 23 14:06:28 EET 2022
NRF info: Reports completed Fri Dec 23 14:06:29 EET 2022
info UI33: performed source of flow_scripts/3_route.tcl for 5 min 47 sec (CPU time: 10 min 13 sec; MEM: RSS - 461M, CVMEM - 1843M, PVMEM - 2637M)
