// Seed: 3993176921
module module_0;
  assign id_1 = id_1 == id_1;
  always @(negedge 1'b0 or posedge 1'd0) begin : LABEL_0
    fork
      repeat (1) if (1) id_1 <= id_1;
      id_2;
    join
  end
  assign id_1 = {1, id_1 - 1};
endmodule
module module_1 (
    input wire id_0,
    input supply1 id_1,
    input supply0 id_2,
    input supply0 id_3,
    output wor id_4,
    input wire id_5,
    input supply1 id_6,
    output uwire id_7,
    output uwire id_8,
    input tri id_9,
    input tri id_10,
    input tri0 id_11,
    input tri1 id_12,
    input tri0 id_13
);
  reg id_15 = 1;
  always @(posedge 1 or posedge 1 + id_0)
    if (1) $display(id_3 == id_11, id_12);
    else begin : LABEL_0
      id_15 <= 1'b0;
    end
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
