Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: uart_test.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "uart_test.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "uart_test"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : uart_test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter8\uart\list_ch08_03_uart_tx.v" into library work
Parsing module <uart_tx>.
Analyzing Verilog file "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter8\uart\list_ch08_01_uart_rx.v" into library work
Parsing module <uart_rx>.
Analyzing Verilog file "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter8\uart\list_ch04_20_fifo.v" into library work
Parsing module <fifo>.
Analyzing Verilog file "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter8\uart\list_ch04_11_mod_m_counter.v" into library work
Parsing module <mod_m_counter>.
Analyzing Verilog file "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter8\uart\list_ch08_04_uart.v" into library work
Parsing module <uart>.
Analyzing Verilog file "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter8\uart\list_ch06_02_debounce.v" into library work
Parsing module <debounce>.
Analyzing Verilog file "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter8\uart\list_ch08_05_uart_test.v" into library work
Parsing module <uart_test>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <uart_test>.

Elaborating module <uart>.

Elaborating module <mod_m_counter(M=163,N=8)>.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter8\uart\list_ch04_11_mod_m_counter.v" Line 26: Result of 32-bit expression is truncated to fit in 8-bit target.

Elaborating module <uart_rx(DBIT=8,SB_TICK=16)>.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter8\uart\list_ch08_01_uart_rx.v" Line 69: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter8\uart\list_ch08_01_uart_rx.v" Line 79: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter8\uart\list_ch08_01_uart_rx.v" Line 82: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter8\uart\list_ch08_01_uart_rx.v" Line 91: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <fifo(B=8,W=2)>.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter8\uart\list_ch04_20_fifo.v" Line 54: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter8\uart\list_ch04_20_fifo.v" Line 55: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <uart_tx(DBIT=8,SB_TICK=16)>.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter8\uart\list_ch08_03_uart_tx.v" Line 80: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter8\uart\list_ch08_03_uart_tx.v" Line 93: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter8\uart\list_ch08_03_uart_tx.v" Line 96: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter8\uart\list_ch08_03_uart_tx.v" Line 108: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <debounce>.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter8\uart\list_ch06_02_debounce.v" Line 58: Result of 32-bit expression is truncated to fit in 21-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter8\uart\list_ch06_02_debounce.v" Line 82: Result of 32-bit expression is truncated to fit in 21-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter8\uart\list_ch08_05_uart_test.v" Line 30: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter8\uart\list_ch08_05_uart_test.v" Line 37: Result of 2-bit expression is truncated to fit in 1-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <uart_test>.
    Related source file is "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter8\uart\list_ch08_05_uart_test.v".
WARNING:Xst:647 - Input <btn<2:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter8\uart\list_ch08_05_uart_test.v" line 26: Output port <db_level> of the instance <btn_db_unit> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <ja2>.
    Found 8-bit adder for signal <rec_data1> created at line 30.
    Found 1-bit adder for signal <master_clk_PWR_1_o_add_4_OUT<0>> created at line 37.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
Unit <uart_test> synthesized.

Synthesizing Unit <uart>.
    Related source file is "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter8\uart\list_ch08_04_uart.v".
        DBIT = 8
        SB_TICK = 16
        DVSR = 163
        DVSR_BIT = 8
        FIFO_W = 2
INFO:Xst:3210 - "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter8\uart\list_ch08_04_uart.v" line 28: Output port <q> of the instance <baud_gen_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter8\uart\list_ch08_04_uart.v" line 35: Output port <full> of the instance <fifo_rx_unit> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <uart> synthesized.

Synthesizing Unit <mod_m_counter>.
    Related source file is "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter8\uart\list_ch04_11_mod_m_counter.v".
        N = 8
        M = 163
    Found 8-bit register for signal <r_reg>.
    Found 9-bit adder for signal <n0013[8:0]> created at line 26.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mod_m_counter> synthesized.

Synthesizing Unit <uart_rx>.
    Related source file is "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter8\uart\list_ch08_01_uart_rx.v".
        DBIT = 8
        SB_TICK = 16
    Found 4-bit register for signal <s_reg>.
    Found 3-bit register for signal <n_reg>.
    Found 8-bit register for signal <b_reg>.
    Found 2-bit register for signal <state_reg>.
    Found finite state machine <FSM_0> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <n_reg[2]_GND_4_o_add_16_OUT> created at line 79.
    Found 4-bit adder for signal <s_reg[3]_GND_4_o_add_29_OUT> created at line 91.
    Found 4-bit 4-to-1 multiplexer for signal <s_next> created at line 53.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  15 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_rx> synthesized.

Synthesizing Unit <fifo>.
    Related source file is "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter8\uart\list_ch04_20_fifo.v".
        B = 8
        W = 2
    Found 4x8-bit dual-port RAM <Mram_array_reg> for signal <array_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 2-bit register for signal <r_ptr_reg>.
    Found 2-bit register for signal <w_ptr_reg>.
    Found 1-bit register for signal <full_reg>.
    Found 2-bit adder for signal <w_ptr_succ> created at line 54.
    Found 2-bit adder for signal <r_ptr_succ> created at line 55.
    Found 2-bit comparator not equal for signal <r_ptr_reg[1]_w_ptr_reg[1]_equal_8_o> created at line 68
    Found 2-bit comparator not equal for signal <w_ptr_reg[1]_r_ptr_reg[1]_equal_10_o> created at line 76
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <fifo> synthesized.

Synthesizing Unit <uart_tx>.
    Related source file is "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter8\uart\list_ch08_03_uart_tx.v".
        DBIT = 8
        SB_TICK = 16
    Found 1-bit register for signal <tx_reg>.
    Found 4-bit register for signal <s_reg>.
    Found 3-bit register for signal <n_reg>.
    Found 8-bit register for signal <b_reg>.
    Found 2-bit register for signal <state_reg>.
    Found finite state machine <FSM_1> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <n_reg[2]_GND_7_o_add_17_OUT> created at line 93.
    Found 4-bit adder for signal <s_reg[3]_GND_7_o_add_30_OUT> created at line 108.
    Found 4-bit 4-to-1 multiplexer for signal <s_next> created at line 58.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_tx> synthesized.

Synthesizing Unit <debounce>.
    Related source file is "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter8\uart\list_ch06_02_debounce.v".
    Found 21-bit register for signal <q_reg>.
    Found 2-bit register for signal <state_reg>.
    Found finite state machine <FSM_2> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 21-bit subtractor for signal <_n0040> created at line 59.
    Found 21-bit 4-to-1 multiplexer for signal <q_next> created at line 43.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <debounce> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 4x8-bit dual-port RAM                                 : 2
# Adders/Subtractors                                   : 12
 1-bit adder                                           : 1
 2-bit adder                                           : 4
 21-bit subtractor                                     : 1
 3-bit adder                                           : 2
 4-bit adder                                           : 2
 8-bit adder                                           : 1
 9-bit adder                                           : 1
# Registers                                            : 18
 1-bit register                                        : 6
 2-bit register                                        : 4
 21-bit register                                       : 1
 3-bit register                                        : 2
 4-bit register                                        : 2
 8-bit register                                        : 3
# Comparators                                          : 4
 2-bit comparator not equal                            : 4
# Multiplexers                                         : 29
 1-bit 2-to-1 multiplexer                              : 6
 21-bit 2-to-1 multiplexer                             : 4
 21-bit 4-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 12
 4-bit 4-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <fifo>.
The following registers are absorbed into counter <r_ptr_reg>: 1 register on signal <r_ptr_reg>.
The following registers are absorbed into counter <w_ptr_reg>: 1 register on signal <w_ptr_reg>.
INFO:Xst:3217 - HDL ADVISOR - Register <b_reg> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_array_reg> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wr_en>         | high     |
    |     addrA          | connected to signal <w_ptr_reg>     |          |
    |     diA            | connected to signal <w_data>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     addrB          | connected to signal <r_ptr_reg>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <fifo> synthesized (advanced).

Synthesizing (advanced) Unit <uart_rx>.
The following registers are absorbed into counter <n_reg>: 1 register on signal <n_reg>.
Unit <uart_rx> synthesized (advanced).

Synthesizing (advanced) Unit <uart_test>.
The following registers are absorbed into counter <master_clk>: 1 register on signal <master_clk>.
Unit <uart_test> synthesized (advanced).

Synthesizing (advanced) Unit <uart_tx>.
The following registers are absorbed into counter <n_reg>: 1 register on signal <n_reg>.
Unit <uart_tx> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 4x8-bit dual-port distributed RAM                     : 2
# Adders/Subtractors                                   : 9
 2-bit adder                                           : 4
 21-bit subtractor                                     : 1
 4-bit adder                                           : 2
 8-bit adder                                           : 1
 9-bit adder                                           : 1
# Counters                                             : 7
 1-bit up counter                                      : 1
 2-bit up counter                                      : 4
 3-bit up counter                                      : 2
# Registers                                            : 58
 Flip-Flops                                            : 58
# Comparators                                          : 4
 2-bit comparator not equal                            : 4
# Multiplexers                                         : 27
 1-bit 2-to-1 multiplexer                              : 6
 21-bit 2-to-1 multiplexer                             : 4
 21-bit 4-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 12
 4-bit 4-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <uart_unit/uart_rx_unit/FSM_0> on signal <state_reg[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <uart_unit/uart_tx_unit/FSM_1> on signal <state_reg[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <btn_db_unit/FSM_2> on signal <state_reg[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 01
 10    | 11
 01    | 10
-------------------

Optimizing unit <uart_test> ...

Optimizing unit <fifo> ...

Optimizing unit <mod_m_counter> ...

Optimizing unit <uart_rx> ...

Optimizing unit <uart_tx> ...

Optimizing unit <debounce> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block uart_test, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 79
 Flip-Flops                                            : 79

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : uart_test.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 210
#      GND                         : 1
#      INV                         : 24
#      LUT1                        : 1
#      LUT2                        : 10
#      LUT3                        : 25
#      LUT4                        : 21
#      LUT5                        : 36
#      LUT6                        : 48
#      MUXCY                       : 20
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 21
# FlipFlops/Latches                : 79
#      FD                          : 1
#      FDC                         : 47
#      FDCE                        : 28
#      FDP                         : 3
# RAMS                             : 6
#      RAM16X1D                    : 4
#      RAM32M                      : 2
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 26
#      IBUF                        : 3
#      OBUF                        : 23

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              79  out of  18224     0%  
 Number of Slice LUTs:                  181  out of   9112     1%  
    Number used as Logic:               165  out of   9112     1%  
    Number used as Memory:               16  out of   2176     0%  
       Number used as RAM:               16

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    187
   Number with an unused Flip Flop:     108  out of    187    57%  
   Number with an unused LUT:             6  out of    187     3%  
   Number of fully used LUT-FF pairs:    73  out of    187    39%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          29
 Number of bonded IOBs:                  27  out of    232    11%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 1     |
master_clk                         | BUFG                   | 84    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.129ns (Maximum Frequency: 194.968MHz)
   Minimum input arrival time before clock: 5.586ns
   Maximum output required time after clock: 4.702ns
   Maximum combinational path delay: 4.566ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            master_clk (FF)
  Destination:       master_clk (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: master_clk to master_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  master_clk (master_clk)
     INV:I->O              1   0.206   0.579  Mcount_master_clk_xor<0>11_INV_0 (Result)
     FD:D                      0.102          master_clk
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'master_clk'
  Clock period: 5.129ns (frequency: 194.968MHz)
  Total number of paths / destination ports: 5091 / 146
-------------------------------------------------------------------------
Delay:               5.129ns (Levels of Logic = 6)
  Source:            btn_db_unit/q_reg_0 (FF)
  Destination:       uart_unit/fifo_tx_unit/Mram_array_reg22 (RAM)
  Source Clock:      master_clk rising
  Destination Clock: master_clk rising

  Data Path: btn_db_unit/q_reg_0 to uart_unit/fifo_tx_unit/Mram_array_reg22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.617  btn_db_unit/q_reg_0 (btn_db_unit/q_reg_0)
     LUT1:I0->O            1   0.205   0.000  btn_db_unit/Msub__n0040_cy<0>_rt (btn_db_unit/Msub__n0040_cy<0>_rt)
     MUXCY:S->O            1   0.172   0.000  btn_db_unit/Msub__n0040_cy<0> (btn_db_unit/Msub__n0040_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  btn_db_unit/Msub__n0040_cy<1> (btn_db_unit/Msub__n0040_cy<1>)
     XORCY:CI->O           3   0.180   1.015  btn_db_unit/Msub__n0040_xor<2> (btn_db_unit/_n0040<18>)
     LUT6:I0->O           11   0.203   1.111  btn_db_unit/db_tick22 (btn_db_unit/db_tick21)
     LUT6:I3->O            3   0.205   0.650  uart_unit/fifo_tx_unit/wr_en1 (uart_unit/fifo_tx_unit/wr_en)
     RAM32M:WE                 0.304          uart_unit/fifo_tx_unit/Mram_array_reg1
    ----------------------------------------
    Total                      5.129ns (1.735ns logic, 3.394ns route)
                                       (33.8% logic, 66.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'master_clk'
  Total number of paths / destination ports: 124 / 122
-------------------------------------------------------------------------
Offset:              5.586ns (Levels of Logic = 5)
  Source:            btn<0> (PAD)
  Destination:       uart_unit/fifo_rx_unit/empty_reg (FF)
  Destination Clock: master_clk rising

  Data Path: btn<0> to uart_unit/fifo_rx_unit/empty_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            35   1.222   1.563  btn_0_IBUF (btn_0_IBUF)
     LUT3:I0->O            1   0.205   0.580  btn_db_unit/db_tick1_SW2 (N26)
     LUT6:I5->O            2   0.205   0.721  btn_db_unit/db_tick21_SW0 (N68)
     LUT6:I4->O            1   0.203   0.580  btn_db_unit/db_tick25_SW6 (N58)
     LUT6:I5->O            1   0.205   0.000  uart_unit/fifo_rx_unit/empty_reg_rstpot (uart_unit/fifo_rx_unit/empty_reg_rstpot)
     FDP:D                     0.102          uart_unit/fifo_rx_unit/empty_reg
    ----------------------------------------
    Total                      5.586ns (2.142ns logic, 3.444ns route)
                                       (38.3% logic, 61.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'master_clk'
  Total number of paths / destination ports: 15 / 11
-------------------------------------------------------------------------
Offset:              4.702ns (Levels of Logic = 2)
  Source:            uart_unit/fifo_rx_unit/r_ptr_reg_0 (FF)
  Destination:       led<6> (PAD)
  Source Clock:      master_clk rising

  Data Path: uart_unit/fifo_rx_unit/r_ptr_reg_0 to led<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             9   0.447   0.829  uart_unit/fifo_rx_unit/r_ptr_reg_0 (uart_unit/fifo_rx_unit/r_ptr_reg_0)
     RAM16X1D:DPRA0->DPO    3   0.205   0.650  uart_unit/fifo_rx_unit/Mram_array_reg21 (Madd_rec_data1_lut<6>)
     OBUF:I->O                 2.571          led_6_OBUF (led<6>)
    ----------------------------------------
    Total                      4.702ns (3.223ns logic, 1.479ns route)
                                       (68.5% logic, 31.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            master_clk (FF)
  Destination:       ja2 (PAD)
  Source Clock:      clk rising

  Data Path: master_clk to ja2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  master_clk (master_clk)
     OBUF:I->O                 2.571          ja2_OBUF (ja2)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.566ns (Levels of Logic = 2)
  Source:            rx (PAD)
  Destination:       ja (PAD)

  Data Path: rx to ja
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.222   0.773  rx_IBUF (ja_OBUF)
     OBUF:I->O                 2.571          ja_OBUF (ja)
    ----------------------------------------
    Total                      4.566ns (3.793ns logic, 0.773ns route)
                                       (83.1% logic, 16.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.950|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock master_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
master_clk     |    5.129|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 11.23 secs
 
--> 

Total memory usage is 230056 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   16 (   0 filtered)
Number of infos    :    4 (   0 filtered)

