// Seed: 2293591542
module module_0 (
    output tri0 id_0,
    input tri0 id_1,
    input tri1 id_2,
    input supply1 id_3
);
  tri0 id_5;
  wire id_6;
  assign id_5 = id_1;
endmodule
module module_1 (
    output uwire id_0,
    input uwire id_1,
    input wor id_2,
    input tri id_3,
    input supply1 id_4,
    input tri id_5,
    input tri1 id_6,
    output tri id_7,
    output uwire id_8,
    output wor id_9,
    input tri id_10,
    input tri id_11,
    output supply0 id_12,
    output uwire id_13,
    input wand id_14,
    output supply0 id_15,
    input supply0 id_16,
    input supply1 id_17,
    output wire id_18,
    output tri1 id_19
);
  assign id_8 = 1 == id_10;
  module_0(
      id_15, id_1, id_2, id_4
  );
endmodule
