#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Nov 24 13:59:49 2020
# Process ID: 15388
# Current directory: C:/Users/nsheu/OneDrive/Desktop/miniprojekt/memory
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6344 C:\Users\nsheu\OneDrive\Desktop\miniprojekt\memory\memory.xpr
# Log file: C:/Users/nsheu/OneDrive/Desktop/miniprojekt/memory/vivado.log
# Journal file: C:/Users/nsheu/OneDrive/Desktop/miniprojekt/memory\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/nsheu/OneDrive/Desktop/miniprojekt/memory/memory.xpr
open_bd_design {C:/Users/nsheu/OneDrive/Desktop/miniprojekt/memory/memory.srcs/sources_1/bd/cam2hdmi_bd/cam2hdmi_bd.bd}
update_compile_order -fileset sources_1
create_bd_cell -type module -reference sdpRAM sdpRAM_0
create_bd_cell -type module -reference roi roi_0
set_property location {3 770 1180} [get_bd_cells sdpRAM_0]
set_property location {2 811 887} [get_bd_cells axi_gpio_0]
set_property location {2 822 1056} [get_bd_cells sdpRAM_0]
set_property location {1 381 1215} [get_bd_cells roi_0]
add_files -norecurse C:/Users/nsheu/OneDrive/Desktop/miniprojekt/memory/Source/axiImage/axiImage.vhd
update_compile_order -fileset sources_1
create_bd_cell -type module -reference axiImage axiImage_0
set_property location {1 213 1186} [get_bd_cells axiImage_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz/clk_out1 (100 MHz)" }  [get_bd_pins sdpRAM_0/a_clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz/clk_out1 (100 MHz)" }  [get_bd_pins sdpRAM_0/b_clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz/clk_out1 (100 MHz)" }  [get_bd_pins roi_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz/clk_out1 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axiImage_0/S_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axiImage_0/S_AXI]
endgroup
connect_bd_net [get_bd_pins roi_0/ram_addr_out] [get_bd_pins sdpRAM_0/a_addr_in]
connect_bd_net [get_bd_pins roi_0/ram_data_out] [get_bd_pins sdpRAM_0/a_data_in]
connect_bd_net [get_bd_pins roi_0/ram_wr_en_out] [get_bd_pins sdpRAM_0/a_wr_en_in]
connect_bd_net [get_bd_pins sdpRAM_0/b_data_out] [get_bd_pins adv7511_0/ram_data_in]
set_property location {1 56 1245} [get_bd_cells axiImage_0]
startgroup
connect_bd_net [get_bd_pins axiImage_0/row_out] [get_bd_pins roi_0/row_in]
endgroup
connect_bd_net [get_bd_pins axiImage_0/col_out] [get_bd_pins roi_0/col_in]
connect_bd_net [get_bd_pins axiImage_0/d_out] [get_bd_pins roi_0/d_in]
connect_bd_net [get_bd_pins axiImage_0/strobe_out] [get_bd_pins roi_0/strobe_in]
save_bd_design
update_compile_order -fileset sources_1
