<map id="AMDGPU.h" name="AMDGPU.h">
<area shape="rect" id="node2" href="$AMDGPUAsmPrinter_8cpp.html" title="AMDGPUAsmPrinter.cpp" alt="" coords="43,304,210,331"/>
<area shape="rect" id="node3" href="$AMDGPUSubtarget_8h.html" title="AMDGPU specific subclass of TargetSubtarget. " alt="" coords="570,80,715,107"/>
<area shape="rect" id="node9" href="$AMDGPUTargetMachine_8cpp.html" title="The AMDGPU target machine contains all of the hardware specific information needed to emit code for R..." alt="" coords="1727,453,1916,480"/>
<area shape="rect" id="node12" href="$AMDILCFGStructurizer_8cpp.html" title="AMDILCFGStructurizer.cpp" alt="" coords="2053,379,2232,405"/>
<area shape="rect" id="node13" href="$R600ClauseMergePass_8cpp.html" title="R600ClauseMergePass.cpp" alt="" coords="195,379,373,405"/>
<area shape="rect" id="node14" href="$R600ControlFlowFinalizer_8cpp.html" title="R600ControlFlowFinalizer.cpp" alt="" coords="1411,379,1603,405"/>
<area shape="rect" id="node15" href="$R600EmitClauseMarkers_8cpp.html" title="R600EmitClauseMarkers.cpp" alt="" coords="1627,379,1813,405"/>
<area shape="rect" id="node16" href="$R600ExpandSpecialInstrs_8cpp.html" title="R600ExpandSpecialInstrs.cpp" alt="" coords="1837,379,2029,405"/>
<area shape="rect" id="node17" href="$R600InstrInfo_8cpp.html" title="R600 Implementation of TargetInstrInfo. " alt="" coords="48,379,171,405"/>
<area shape="rect" id="node19" href="$R600OptimizeVectorRegisters_8cpp.html" title="R600OptimizeVectorRegisters.cpp" alt="" coords="2307,379,2525,405"/>
<area shape="rect" id="node20" href="$R600Packetizer_8cpp.html" title="R600Packetizer.cpp" alt="" coords="2549,379,2686,405"/>
<area shape="rect" id="node24" href="$AMDGPUTargetTransformInfo_8cpp.html" title="AMDGPUTargetTransformInfo.cpp" alt="" coords="1434,229,1654,256"/>
<area shape="rect" id="node28" href="$AMDGPUISelLowering_8cpp.html" title="This is the parent TargetLowering class for hardware code gen targets. " alt="" coords="130,155,307,181"/>
<area shape="rect" id="node32" href="$AMDGPUConvertToISA_8cpp.html" title="This pass lowers AMDIL machine instructions to the appropriate hardware instructions. " alt="" coords="2383,80,2567,107"/>
<area shape="rect" id="node33" href="$AMDGPUMachineFunction_8cpp.html" title="AMDGPUMachineFunction.cpp" alt="" coords="2591,80,2793,107"/>
<area shape="rect" id="node34" href="$R600TextureIntrinsicsReplacer_8cpp.html" title="R600TextureIntrinsicsReplacer.cpp" alt="" coords="2817,80,3039,107"/>
<area shape="rect" id="node35" href="$SIAnnotateControlFlow_8cpp.html" title="SIAnnotateControlFlow.cpp" alt="" coords="3063,80,3241,107"/>
<area shape="rect" id="node36" href="$SIFixSGPRCopies_8cpp.html" title="SIFixSGPRCopies.cpp" alt="" coords="3265,80,3417,107"/>
<area shape="rect" id="node37" href="$SIInsertWaits_8cpp.html" title="Insert wait instructions for memory reads and writes. " alt="" coords="3441,80,3564,107"/>
<area shape="rect" id="node38" href="$SIISelLowering_8cpp.html" title="Custom DAG lowering for SI. " alt="" coords="3588,80,3721,107"/>
<area shape="rect" id="node39" href="$SILowerControlFlow_8cpp.html" title="This pass lowers the pseudo control flow instructions to real machine instructions. " alt="" coords="3746,80,3907,107"/>
<area shape="rect" id="node40" href="$SITypeRewriter_8cpp.html" title="SITypeRewriter.cpp" alt="" coords="3931,80,4066,107"/>
<area shape="rect" id="node4" href="$AMDGPUTargetMachine_8h.html" title="The AMDGPU TargetMachine interface definition for hw codgen targets. " alt="" coords="929,155,1103,181"/>
<area shape="rect" id="node29" href="$AMDGPUSubtarget_8cpp.html" title="Implements the AMDGPU specific subclass of TargetSubtarget. " alt="" coords="383,155,542,181"/>
<area shape="rect" id="node30" href="$AMDILIntrinsicInfo_8cpp.html" title="AMDGPU Implementation of the IntrinsicInfo class. " alt="" coords="566,155,719,181"/>
<area shape="rect" id="node31" href="$AMDILISelLowering_8cpp.html" title="TargetLowering functions borrowed from AMDIL. " alt="" coords="744,155,904,181"/>
<area shape="rect" id="node5" href="$R600RegisterInfo_8h.html" title="Interface definition for R600RegisterInfo. " alt="" coords="1279,229,1409,256"/>
<area shape="rect" id="node21" href="$R600RegisterInfo_8cpp.html" title="R600 implementation of the TargetRegisterInfo class. " alt="" coords="398,379,543,405"/>
<area shape="rect" id="node22" href="$AMDGPUInstrInfo_8cpp.html" title="Implementation of the TargetInstrInfo class that is common to all AMD GPUs. " alt="" coords="337,229,487,256"/>
<area shape="rect" id="node23" href="$AMDGPURegisterInfo_8cpp.html" title="Parent TargetRegisterInfo class common to all hw codegen targets. " alt="" coords="511,229,683,256"/>
<area shape="rect" id="node25" href="$SIInstrInfo_8cpp.html" title="SI Implementation of TargetInstrInfo. " alt="" coords="708,229,815,256"/>
<area shape="rect" id="node26" href="$SIRegisterInfo_8cpp.html" title="SI implementation of the TargetRegisterInfo class. " alt="" coords="839,229,967,256"/>
<area shape="rect" id="node27" href="$AMDGPUTargetInfo_8cpp.html" title="AMDGPUTargetInfo.cpp" alt="" coords="991,229,1153,256"/>
<area shape="rect" id="node6" href="$R600InstrInfo_8h.html" title="Interface definition for R600InstrInfo. " alt="" coords="1329,304,1439,331"/>
<area shape="rect" id="node7" href="$AMDGPUISelDAGToDAG_8cpp.html" title="Defines an instruction selector for the AMDGPU target. " alt="" coords="936,379,1133,405"/>
<area shape="rect" id="node8" href="$AMDGPUMCInstLower_8cpp.html" title="Code to lower AMDGPU MachineInstrs to their corresponding MCInst. " alt="" coords="1157,379,1336,405"/>
<area shape="rect" id="node10" href="$R600MachineScheduler_8h.html" title="R600 Machine Scheduler interface. " alt="" coords="567,379,737,405"/>
<area shape="rect" id="node18" href="$R600ISelLowering_8cpp.html" title="Custom DAG lowering for R600. " alt="" coords="761,379,911,405"/>
<area shape="rect" id="node11" href="$R600MachineScheduler_8cpp.html" title="R600 Machine Scheduler interface. " alt="" coords="561,453,743,480"/>
</map>
