<html>
<head>
<META http-equiv="Content-Type" content="text/html">
<style type="text/css">
		h1, h2, h3, h4, h5, h6 {
			font-family : segoe ui;
			color : black;
			background-color : #EDE7D9;
			padding: 0.3em;
		}

		h1 {
			font-size: 1.2em;
		}		

		h2 {
			font-size: 1.2em;
		}

		body {
			font-family : segoe ui;
		}

		td, th {
			padding: 0.5em;
			text-align : left;
			width: 10em;
		}
		th {
			background-color : #EEEEEE;

		}
		th.column1, td.column1 {
			text-align: left;
			width : auto;
		}
		table {
			width : 100%;
			font-size: 0.9em;
		}

		.DRC_summary_header {
			padding-bottom : 0.1em;
			border : 0px solid black;
			width: 100%;
			align: left;
		}

		.DRC_summary_header_col1,
		.DRC_summary_header_col2, 
		.DRC_summary_header_col3 {
			color : black;
			font-size:100%;
			padding : 0em;
			padding-top : 0.2em;
			padding-bottom 0.2em;
			border : 0px solid black;
			vertical-align: top;
			text-align: left;
		}

		.DRC_summary_header_col1 {
			font-weight: bold;
			width: 8em;
		}

		.DRC_summary_header_col2 {
			width: 0.1em;
		
		}

		.DRC_summary_header_col3 {
			width : auto;
		}

		.header_holder {
		    Width = 100%;
		    border = 0px solid green;
		    padding = 0;
		}


		.front_matter, .front_matter_column1, .front_matter_column2, .front_matter_column3
		{
			left : 0;
			top : 0;
			padding: 0em;
			padding-top : 0.1em;
			border : 0px solid black;
			width : 100%;
			vertical-align: top;
			text-align: left;
		}

		.front_matter_column1 {
			width : 8em;
			font-weight: bold;
		}

		.front_matter_column2 {
			width: 0.1em;
		}

		.front_matter_column3 {
			width : auto;
		}

		.total_column1, .total_column {
			font-weight : bold;
		}
		.total_column1 {
			text-align : left;
		}
		.warning, .error {
			color : red;
			font-weight : bold;
		}
		tr.onmouseout_odd {
			background-color : #white;
		}
		tr.onmouseout_even { 
			background-color : #FAFAFA;
		}
		tr.onmouseover_odd, tr.onmouseover_even { 
			background-color : #EEEEEE;
		} 
		a:link, a:visited, .q a:link,.q a:active,.q {
			color: #21489e; 
		}
		a:link.callback, a:visited.callback { 
			color: #21489e;
		}
		a:link.customize, a:visited.customize {
			color: #C0C0C0;
			position: absolute; 
			right: 10px;
		}	
		p.contents_level1 {
			font-weight : bold;
			font-size : 110%;
			margin : 0.5em;
		}
		p.contents_level2 {
			position : relative;
			left : 20px;
			margin : 0.5em;
		}
	</style><script type="text/javascript">
		function coordToMils(coord) {
			var number = coord / 10000;
			
			if (number != number.toFixed(3))
				number = number.toFixed(3);

			return number + 'mil'
		}

		function coordToMM(coord) {
			var number = 0.0254 * coord / 10000;
			
			if (number != number.toFixed(4))
				number = number.toFixed(4);
			
			return number + 'mm'
		}
	
		function convertCoord(coordNode, units) {
			for (var i = 0; i < coordNode.childNodes.length; i++) {
				coordNode.removeChild(coordNode.childNodes[i]);
			}

			var coord = coordNode.getAttribute('value');
			if (coord != null) {
				if (units == 'mm') {
					textNode = document.createTextNode(coordToMM(coord));
					coordNode.appendChild(textNode);
				} else if (units == 'mil') {
					textNode = document.createTextNode(coordToMils(coord));		
					coordNode.appendChild(textNode);	
				}
			}
		}
	
		function convertUnits(unitNode, units) {
			for (var i = 0; i < unitNode.childNodes.length; i++) {
				unitNode.removeChild(unitNode.childNodes[i]);		
			}
		
			textNode = document.createTextNode(units); 
			unitNode.appendChild(textNode);
		}
	
		function changeUnits(radio_input, units) {
			if (radio_input.checked) {
			
				var elements = document.getElementsByName('coordinate');
				if (elements) {
					for (var i = 0; i < elements.length; i++) {
						convertCoord(elements[i], units);
					}
				}
	
				var elements = document.getElementsByName('units');
				if (elements) {
					for (var i = 0; i < elements.length; i++) {
						convertUnits(elements[i], units);
					}
				}
			}
		}
	</script><title>Design Rule Verification Report</title>
</head>
<body onload=""><img ALT="Altium" src="
			file://C:\Users\Public\Documents\Altium\AD21\Templates\AD_logo.png
		"><h1>Design Rule Verification Report</h1>
<table class="header_holder">
<td class="column1">
<table class="front_matter">
<tr class="front_matter">
<td class="front_matter_column1">Date:</td>
<td class="front_matter_column2"></td>
<td class="front_matter_column3">11/02/2021</td>
</tr>
<tr class="front_matter">
<td class="front_matter_column1">Time:</td>
<td class="front_matter_column2"></td>
<td class="front_matter_column3">15:11:57</td>
</tr>
<tr class="front_matter">
<td class="front_matter_column1">Elapsed Time:</td>
<td class="front_matter_column2"></td>
<td class="front_matter_column3">00:00:00</td>
</tr>
<tr class="front_matter">
<td class="front_matter_column1">Filename:</td>
<td class="front_matter_column2"></td>
<td class="front_matter_column3"><a href="file:///P:\Altium\intel_cpld_test\Platine_2_Intel_CPLD.PcbDoc" class="file"><acronym title="P:\Altium\intel_cpld_test\Platine_2_Intel_CPLD.PcbDoc">P:\Altium\intel_cpld_test\Platine_2_Intel_CPLD.PcbDoc</acronym></a></td>
</tr>
</table>
</td>
<td class="column2">
<table class="DRC_summary_header">
<tr>
<td class="DRC_summary_header_col1">Warnings:</td>
<td class="DRC_summary_header_col2"></td>
<td class="DRC_summary_header_col3">0</td></tr>
<tr>
<td class="DRC_summary_header_col1">Rule Violations:</td>
<td class="DRC_summary_header_col2"></td>
<td class="DRC_summary_header_col3" style="color : red">30</td></tr>
</table>
</td>
</table>
<p class="error">ERROR : More than 30 violations detected, DRC was stopped</p><a name="IDYAOR4PQBOUILGF101NGX3EIIGCYHZQQTR1P5Z0LC5R40GYI0M1P"><h2>Summary</h2></a><table>
<tr>
<th class="column1">Warnings</th>
<th class="column2">Count</th>
</tr>
<tr>
<td style="font-weight : bold; text-align : right" class="column1">Total</td>
<td style="font-weight : bold" class="column2">0</td>
</tr>
</table><br><table>
<tr>
<th class="column1">Rule Violations</th>
<th class="column2">Count</th>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="#IDQNXDWLFLYA01FACFOWX22ICWWM1LLVQ4HRJZZNOMTRS5PIEZW4SH">Clearance Constraint (Gap=0.2mm) (All),(All)</a></td>
<td class="column2">0</td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="#ID3QHL0OXMOPZWFAP5AXVLAOULME01PJK2ZSDEDENWVGPSAJOTVFZF">Short-Circuit Constraint (Allowed=No) (All),(All)</a></td>
<td class="column2">0</td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="#ID0EM0K4WYNDW1M2L1AJM0QZAC3IG2LZNLPEPVNQG2G4GS2HGVPLFD">Un-Routed Net Constraint ( (All) )</a></td>
<td class="column2">30</td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="#IDOTAG4SOYONOSB20WCINVOJHVUDDQIFQ3U2BPHNL01ZLOL04OGKXM">Width Constraint (Min=0.254mm) (Max=0.254mm) (Preferred=0.254mm) (All)</a></td>
<td class="column2">0</td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="#IDW3300LQGS2N5BV4ERMKET5I3RBYDRX1Z5IERXIJQP52BDYAGVX5O">Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)</a></td>
<td class="column2">0</td>
</tr>
<tr>
<td style="font-weight : bold; text-align : right" class="column1">Total</td>
<td style="font-weight : bold" class="column2">30</td>
</tr>
</table><br><a name="ID0EM0K4WYNDW1M2L1AJM0QZAC3IG2LZNLPEPVNQG2G4GS2HGVPLFD"><table>
<tr>
<th style="text-align : left" colspan="1" class="rule">Un-Routed Net Constraint ( (All) )</th>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=P:\Altium\intel_cpld_test\Platine_2_Intel_CPLD.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=7274.606mil|Location2.X=7460.661mil|Location1.Y=6257.874mil|Location2.Y=6446.882mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=P:\Altium\intel_cpld_test\Platine_2_Intel_CPLD.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=7274.606mil|Location2.X=7460.661mil|Location1.Y=6257.874mil|Location2.Y=6446.882mil|Absolute=True">Un-Routed Net Constraint: Net VCC_INT_CPLD0 Between Pad CC30-2(85.3mm,59.5mm) on Top Layer And Pad U30-8(89.3mm,62.775mm) on Top Layer </acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=P:\Altium\intel_cpld_test\Platine_2_Intel_CPLD.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=7120.047mil|Location2.X=7247.047mil|Location1.Y=7040.323mil|Location2.Y=7196.85mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=P:\Altium\intel_cpld_test\Platine_2_Intel_CPLD.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=7120.047mil|Location2.X=7247.047mil|Location1.Y=7040.323mil|Location2.Y=7196.85mil|Absolute=True">Un-Routed Net Constraint: Net VCC_INT_CPLD0 Between Pad U31-5(81.45mm,79.2mm) on Top Layer And Pad CC35-2(83.55mm,82.25mm) on Top Layer </acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=P:\Altium\intel_cpld_test\Platine_2_Intel_CPLD.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6497.047mil|Location2.X=6683.102mil|Location1.Y=5037.402mil|Location2.Y=5226.409mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=P:\Altium\intel_cpld_test\Platine_2_Intel_CPLD.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6497.047mil|Location2.X=6683.102mil|Location1.Y=5037.402mil|Location2.Y=5226.409mil|Absolute=True">Un-Routed Net Constraint: Net VCC_INT_CPLD1 Between Pad CC40-2(65.55mm,28.5mm) on Top Layer And Pad U40-8(69.55mm,31.775mm) on Top Layer </acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=P:\Altium\intel_cpld_test\Platine_2_Intel_CPLD.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6342.488mil|Location2.X=6469.488mil|Location1.Y=5819.85mil|Location2.Y=5976.378mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=P:\Altium\intel_cpld_test\Platine_2_Intel_CPLD.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6342.488mil|Location2.X=6469.488mil|Location1.Y=5819.85mil|Location2.Y=5976.378mil|Absolute=True">Un-Routed Net Constraint: Net VCC_INT_CPLD1 Between Pad U41-5(61.7mm,48.2mm) on Top Layer And Pad CC45-2(63.8mm,51.25mm) on Top Layer </acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=P:\Altium\intel_cpld_test\Platine_2_Intel_CPLD.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=7255.874mil|Location2.X=10063.024mil|Location1.Y=5620.047mil|Location2.Y=6637.827mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=P:\Altium\intel_cpld_test\Platine_2_Intel_CPLD.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=7255.874mil|Location2.X=10063.024mil|Location1.Y=5620.047mil|Location2.Y=6637.827mil|Absolute=True">Un-Routed Net Constraint: Net WRen Between Pad U30-53(85.275mm,68.4mm) on Top Layer And Pad CON50-A19(154.7mm,43.65mm) on MultiLayer </acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=P:\Altium\intel_cpld_test\Platine_2_Intel_CPLD.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6050.756mil|Location2.X=7715.583mil|Location1.Y=4384.812mil|Location2.Y=4454.362mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=P:\Altium\intel_cpld_test\Platine_2_Intel_CPLD.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6050.756mil|Location2.X=7715.583mil|Location1.Y=4384.812mil|Location2.Y=4454.362mil|Absolute=True">Un-Routed Net Constraint: Net TCK Between Pad P20-1(54.54mm,12.29mm) on MultiLayer And Pad CON70-19(95.16mm,12.19mm) on MultiLayer </acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=P:\Altium\intel_cpld_test\Platine_2_Intel_CPLD.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5950.756mil|Location2.X=7615.583mil|Location1.Y=4384.812mil|Location2.Y=4454.362mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=P:\Altium\intel_cpld_test\Platine_2_Intel_CPLD.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5950.756mil|Location2.X=7615.583mil|Location1.Y=4384.812mil|Location2.Y=4454.362mil|Absolute=True">Un-Routed Net Constraint: Net TDO Between Pad P20-3(52mm,12.29mm) on MultiLayer And Pad CON70-21(92.62mm,12.19mm) on MultiLayer </acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=P:\Altium\intel_cpld_test\Platine_2_Intel_CPLD.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6810.992mil|Location2.X=7615.583mil|Location1.Y=4384.812mil|Location2.Y=5244.126mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=P:\Altium\intel_cpld_test\Platine_2_Intel_CPLD.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6810.992mil|Location2.X=7615.583mil|Location1.Y=4384.812mil|Location2.Y=5244.126mil|Absolute=True">Un-Routed Net Constraint: Net TDO Between Pad U40-17(73.975mm,33mm) on Top Layer And Pad CON70-21(92.62mm,12.19mm) on MultiLayer </acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=P:\Altium\intel_cpld_test\Platine_2_Intel_CPLD.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5850.756mil|Location2.X=7515.583mil|Location1.Y=4384.812mil|Location2.Y=4454.362mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=P:\Altium\intel_cpld_test\Platine_2_Intel_CPLD.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5850.756mil|Location2.X=7515.583mil|Location1.Y=4384.812mil|Location2.Y=4454.362mil|Absolute=True">Un-Routed Net Constraint: Net TMS Between Pad P20-5(49.46mm,12.29mm) on MultiLayer And Pad CON70-23(90.08mm,12.19mm) on MultiLayer </acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=P:\Altium\intel_cpld_test\Platine_2_Intel_CPLD.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6761.779mil|Location2.X=7515.583mil|Location1.Y=4384.812mil|Location2.Y=5226.409mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=P:\Altium\intel_cpld_test\Platine_2_Intel_CPLD.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6761.779mil|Location2.X=7515.583mil|Location1.Y=4384.812mil|Location2.Y=5226.409mil|Absolute=True">Un-Routed Net Constraint: Net TMS Between Pad U40-14(71.95mm,31.775mm) on Top Layer And Pad CON70-23(90.08mm,12.19mm) on MultiLayer </acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=P:\Altium\intel_cpld_test\Platine_2_Intel_CPLD.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5650.756mil|Location2.X=7415.583mil|Location1.Y=4384.812mil|Location2.Y=4454.362mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=P:\Altium\intel_cpld_test\Platine_2_Intel_CPLD.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5650.756mil|Location2.X=7415.583mil|Location1.Y=4384.812mil|Location2.Y=4454.362mil|Absolute=True">Un-Routed Net Constraint: Net TDI Between Pad P20-9(44.38mm,12.29mm) on MultiLayer And Pad CON70-25(87.54mm,12.19mm) on MultiLayer </acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=P:\Altium\intel_cpld_test\Platine_2_Intel_CPLD.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=7351.346mil|Location2.X=7570.898mil|Location1.Y=4384.812mil|Location2.Y=6446.882mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=P:\Altium\intel_cpld_test\Platine_2_Intel_CPLD.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=7351.346mil|Location2.X=7570.898mil|Location1.Y=4384.812mil|Location2.Y=6446.882mil|Absolute=True">Un-Routed Net Constraint: Net TDI Between Pad CON70-25(87.54mm,12.19mm) on MultiLayer And Pad U30-15(92.1mm,62.775mm) on Top Layer </acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=P:\Altium\intel_cpld_test\Platine_2_Intel_CPLD.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8610.236mil|Location2.X=8653.543mil|Location1.Y=4992.092mil|Location2.Y=5217.52mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=P:\Altium\intel_cpld_test\Platine_2_Intel_CPLD.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8610.236mil|Location2.X=8653.543mil|Location1.Y=4992.092mil|Location2.Y=5217.52mil|Absolute=True">Un-Routed Net Constraint: Net NetDS50_1 Between Pad RS50-1(119.25mm,32mm) on Top Layer And Pad DS50-1(119.25mm,27.25mm) on Top Layer </acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=P:\Altium\intel_cpld_test\Platine_2_Intel_CPLD.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8974.409mil|Location2.X=9017.717mil|Location1.Y=4982.249mil|Location2.Y=5207.677mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=P:\Altium\intel_cpld_test\Platine_2_Intel_CPLD.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8974.409mil|Location2.X=9017.717mil|Location1.Y=4982.249mil|Location2.Y=5207.677mil|Absolute=True">Un-Routed Net Constraint: Net NetDS51_1 Between Pad RS51-1(128.5mm,31.75mm) on Top Layer And Pad DS51-1(128.5mm,27mm) on Top Layer </acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=P:\Altium\intel_cpld_test\Platine_2_Intel_CPLD.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6050.756mil|Location2.X=6809.087mil|Location1.Y=4387.37mil|Location2.Y=5226.409mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=P:\Altium\intel_cpld_test\Platine_2_Intel_CPLD.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6050.756mil|Location2.X=6809.087mil|Location1.Y=4387.37mil|Location2.Y=5226.409mil|Absolute=True">Un-Routed Net Constraint: Net TCK Between Pad P20-1(54.54mm,12.29mm) on MultiLayer And Pad U40-16(72.75mm,31.775mm) on Top Layer </acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=P:\Altium\intel_cpld_test\Platine_2_Intel_CPLD.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5792.323mil|Location2.X=6887.827mil|Location1.Y=5275.559mil|Location2.Y=7222.687mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=P:\Altium\intel_cpld_test\Platine_2_Intel_CPLD.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5792.323mil|Location2.X=6887.827mil|Location1.Y=5275.559mil|Location2.Y=7222.687mil|Absolute=True">Un-Routed Net Constraint: Net Peripherial_Signals.LED_G1 Between Pad RS_G1-2(47.65mm,82.906mm) on Top Layer And Pad U40-20(73.975mm,34.2mm) on Top Layer </acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=P:\Altium\intel_cpld_test\Platine_2_Intel_CPLD.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5792.323mil|Location2.X=6887.827mil|Location1.Y=5291.307mil|Location2.Y=7364.173mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=P:\Altium\intel_cpld_test\Platine_2_Intel_CPLD.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5792.323mil|Location2.X=6887.827mil|Location1.Y=5291.307mil|Location2.Y=7364.173mil|Absolute=True">Un-Routed Net Constraint: Net Peripherial_Signals.LED_G2 Between Pad RS_G2-2(47.65mm,86.5mm) on Top Layer And Pad U40-21(73.975mm,34.6mm) on Top Layer </acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=P:\Altium\intel_cpld_test\Platine_2_Intel_CPLD.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5792.323mil|Location2.X=6887.827mil|Location1.Y=5307.055mil|Location2.Y=6232.283mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=P:\Altium\intel_cpld_test\Platine_2_Intel_CPLD.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5792.323mil|Location2.X=6887.827mil|Location1.Y=5307.055mil|Location2.Y=6232.283mil|Absolute=True">Un-Routed Net Constraint: Net Peripherial_Signals.LED_R0 Between Pad RS_R0-2(47.65mm,57.75mm) on Top Layer And Pad U40-22(73.975mm,35mm) on Top Layer </acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=P:\Altium\intel_cpld_test\Platine_2_Intel_CPLD.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5792.323mil|Location2.X=6887.827mil|Location1.Y=5338.551mil|Location2.Y=6373.77mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=P:\Altium\intel_cpld_test\Platine_2_Intel_CPLD.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5792.323mil|Location2.X=6887.827mil|Location1.Y=5338.551mil|Location2.Y=6373.77mil|Absolute=True">Un-Routed Net Constraint: Net Peripherial_Signals.LED_R1 Between Pad RS_R1-2(47.65mm,61.344mm) on Top Layer And Pad U40-24(73.975mm,35.8mm) on Top Layer </acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=P:\Altium\intel_cpld_test\Platine_2_Intel_CPLD.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5792.323mil|Location2.X=6887.827mil|Location1.Y=5354.299mil|Location2.Y=6515.256mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=P:\Altium\intel_cpld_test\Platine_2_Intel_CPLD.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5792.323mil|Location2.X=6887.827mil|Location1.Y=5354.299mil|Location2.Y=6515.256mil|Absolute=True">Un-Routed Net Constraint: Net Peripherial_Signals.LED_R2 Between Pad RS_R2-2(47.65mm,64.937mm) on Top Layer And Pad U40-25(73.975mm,36.2mm) on Top Layer </acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=P:\Altium\intel_cpld_test\Platine_2_Intel_CPLD.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5792.323mil|Location2.X=6887.827mil|Location1.Y=5370.047mil|Location2.Y=6656.742mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=P:\Altium\intel_cpld_test\Platine_2_Intel_CPLD.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5792.323mil|Location2.X=6887.827mil|Location1.Y=5370.047mil|Location2.Y=6656.742mil|Absolute=True">Un-Routed Net Constraint: Net Peripherial_Signals.LED_Y0 Between Pad RS_Y0-2(47.65mm,68.531mm) on Top Layer And Pad U40-26(73.975mm,36.6mm) on Top Layer </acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=P:\Altium\intel_cpld_test\Platine_2_Intel_CPLD.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5792.323mil|Location2.X=6887.827mil|Location1.Y=5385.795mil|Location2.Y=6798.228mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=P:\Altium\intel_cpld_test\Platine_2_Intel_CPLD.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5792.323mil|Location2.X=6887.827mil|Location1.Y=5385.795mil|Location2.Y=6798.228mil|Absolute=True">Un-Routed Net Constraint: Net Peripherial_Signals.LED_Y1 Between Pad RS_Y1-2(47.65mm,72.125mm) on Top Layer And Pad U40-27(73.975mm,37mm) on Top Layer </acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=P:\Altium\intel_cpld_test\Platine_2_Intel_CPLD.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5792.323mil|Location2.X=6887.827mil|Location1.Y=5401.543mil|Location2.Y=6939.714mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=P:\Altium\intel_cpld_test\Platine_2_Intel_CPLD.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5792.323mil|Location2.X=6887.827mil|Location1.Y=5401.543mil|Location2.Y=6939.714mil|Absolute=True">Un-Routed Net Constraint: Net Peripherial_Signals.LED_Y2 Between Pad RS_Y2-2(47.65mm,75.719mm) on Top Layer And Pad U40-28(73.975mm,37.4mm) on Top Layer </acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=P:\Altium\intel_cpld_test\Platine_2_Intel_CPLD.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6761.779mil|Location2.X=7555.15mil|Location1.Y=5149.575mil|Location2.Y=6446.882mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=P:\Altium\intel_cpld_test\Platine_2_Intel_CPLD.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6761.779mil|Location2.X=7555.15mil|Location1.Y=5149.575mil|Location2.Y=6446.882mil|Absolute=True">Un-Routed Net Constraint: Net TMS Between Pad U40-14(71.95mm,31.775mm) on Top Layer And Pad U30-14(91.7mm,62.775mm) on Top Layer </acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=P:\Altium\intel_cpld_test\Platine_2_Intel_CPLD.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6793.275mil|Location2.X=7586.646mil|Location1.Y=5149.575mil|Location2.Y=6446.882mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=P:\Altium\intel_cpld_test\Platine_2_Intel_CPLD.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6793.275mil|Location2.X=7586.646mil|Location1.Y=5149.575mil|Location2.Y=6446.882mil|Absolute=True">Un-Routed Net Constraint: Net TCK Between Pad U40-16(72.75mm,31.775mm) on Top Layer And Pad U30-16(92.5mm,62.775mm) on Top Layer </acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=P:\Altium\intel_cpld_test\Platine_2_Intel_CPLD.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6777.528mil|Location2.X=7665.386mil|Location1.Y=5149.575mil|Location2.Y=6464.598mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=P:\Altium\intel_cpld_test\Platine_2_Intel_CPLD.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6777.528mil|Location2.X=7665.386mil|Location1.Y=5149.575mil|Location2.Y=6464.598mil|Absolute=True">Un-Routed Net Constraint: Net TDO_Chained Between Pad U40-15(72.35mm,31.775mm) on Top Layer And Pad U30-17(93.725mm,64mm) on Top Layer </acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=P:\Altium\intel_cpld_test\Platine_2_Intel_CPLD.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=7444.85mil|Location2.X=7460.661mil|Location1.Y=6370.047mil|Location2.Y=6779.559mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=P:\Altium\intel_cpld_test\Platine_2_Intel_CPLD.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=7444.85mil|Location2.X=7460.661mil|Location1.Y=6370.047mil|Location2.Y=6779.559mil|Absolute=True">Un-Routed Net Constraint: Net VCC_INT_CPLD0 Between Pad U30-8(89.3mm,62.775mm) on Top Layer And Pad U30-41(89.3mm,71.225mm) on Top Layer </acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=P:\Altium\intel_cpld_test\Platine_2_Intel_CPLD.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=7120.047mil|Location2.X=7460.661mil|Location1.Y=6702.725mil|Location2.Y=7069.913mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=P:\Altium\intel_cpld_test\Platine_2_Intel_CPLD.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=7120.047mil|Location2.X=7460.661mil|Location1.Y=6702.725mil|Location2.Y=7069.913mil|Absolute=True">Un-Routed Net Constraint: Net VCC_INT_CPLD0 Between Pad U31-5(81.45mm,79.2mm) on Top Layer And Pad U30-41(89.3mm,71.225mm) on Top Layer </acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=P:\Altium\intel_cpld_test\Platine_2_Intel_CPLD.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6667.291mil|Location2.X=6683.102mil|Location1.Y=5149.575mil|Location2.Y=5559.087mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=P:\Altium\intel_cpld_test\Platine_2_Intel_CPLD.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6667.291mil|Location2.X=6683.102mil|Location1.Y=5149.575mil|Location2.Y=5559.087mil|Absolute=True">Un-Routed Net Constraint: Net VCC_INT_CPLD1 Between Pad U40-8(69.55mm,31.775mm) on Top Layer And Pad U40-41(69.55mm,40.225mm) on Top Layer </acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=P:\Altium\intel_cpld_test\Platine_2_Intel_CPLD.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6342.488mil|Location2.X=6683.102mil|Location1.Y=5482.252mil|Location2.Y=5849.441mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=P:\Altium\intel_cpld_test\Platine_2_Intel_CPLD.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6342.488mil|Location2.X=6683.102mil|Location1.Y=5482.252mil|Location2.Y=5849.441mil|Absolute=True">Un-Routed Net Constraint: Net VCC_INT_CPLD1 Between Pad U41-5(61.7mm,48.2mm) on Top Layer And Pad U40-41(69.55mm,40.225mm) on Top Layer </acronym></a><br></td>
</tr>
</table></a><hr color="#EEEEEE"><a href="#top" style="font-size: 0.9em">Back to top</a><br><br></body>
</html>
