<profile>

<section name = "Vivado HLS Report for 'sobel_AXIvideo2Mat'" level="0">
<item name = "Date">Sat Nov 14 10:52:22 2015
</item>
<item name = "Version">2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)</item>
<item name = "Project">sobel.prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="default">8.00, 4.31, 1.00</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">3, 924483, 3, 924483, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_wait_for_start">0, 0, 1, 1, 1, 0, yes</column>
<column name="- loop_height">0, 924480, 4 ~ 1284, -, -, 0 ~ 720, no</column>
<column name=" + loop_width">0, 1280, 2, 1, 1, 0 ~ 1280, yes</column>
<column name=" + loop_wait_for_eol">0, 0, 1, 1, 1, 0, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Expression">-, -, 0, 64</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 227</column>
<column name="Register">-, -, 240, -</column>
<specialColumn name="Available">120, 80, 35200, 17600</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_V_fu_324_p2">+, 0, 0, 12, 12, 1</column>
<column name="j_V_fu_335_p2">+, 0, 0, 12, 12, 1</column>
<column name="ap_sig_bdd_119">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_120">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_144">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_163">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_211">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_229">and, 0, 0, 1, 1, 1</column>
<column name="exitcond1_fu_319_p2">icmp, 0, 0, 14, 12, 12</column>
<column name="exitcond2_fu_330_p2">icmp, 0, 0, 14, 12, 12</column>
<column name="ap_sig_bdd_133">or, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_75">or, 0, 0, 1, 1, 1</column>
<column name="axi_last_V_1_mux_fu_356_p2">or, 0, 0, 1, 1, 1</column>
<column name="brmerge_fu_344_p2">or, 0, 0, 1, 1, 1</column>
<column name="not_sof_2_fu_350_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">2, 8, 1, 8</column>
<column name="axi_data_V1_reg_163">32, 2, 32, 64</column>
<column name="axi_data_V_1_phi_fu_198_p4">32, 2, 32, 64</column>
<column name="axi_data_V_1_reg_195">32, 2, 32, 64</column>
<column name="axi_data_V_3_reg_276">32, 2, 32, 64</column>
<column name="axi_last_V1_reg_153">1, 2, 1, 2</column>
<column name="axi_last_V_2_reg_229">1, 3, 1, 3</column>
<column name="axi_last_V_3_reg_264">1, 2, 1, 2</column>
<column name="eol_1_phi_fu_187_p4">1, 2, 1, 2</column>
<column name="eol_1_reg_184">1, 2, 1, 2</column>
<column name="eol_2_reg_253">1, 3, 1, 3</column>
<column name="eol_3_reg_288">1, 2, 1, 2</column>
<column name="eol_phi_fu_221_p4">1, 2, 1, 2</column>
<column name="eol_reg_217">1, 2, 1, 2</column>
<column name="p_1_reg_206">12, 2, 12, 24</column>
<column name="p_Val2_s_phi_fu_245_p4">32, 3, 32, 96</column>
<column name="p_Val2_s_reg_241">32, 3, 32, 96</column>
<column name="p_s_reg_173">12, 2, 12, 24</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">7, 0, 7, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp1_it0">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp1_it1">1, 0, 1, 0</column>
<column name="axi_data_V1_reg_163">32, 0, 32, 0</column>
<column name="axi_data_V_1_reg_195">32, 0, 32, 0</column>
<column name="axi_data_V_3_reg_276">32, 0, 32, 0</column>
<column name="axi_last_V1_reg_153">1, 0, 1, 0</column>
<column name="axi_last_V_2_reg_229">1, 0, 1, 0</column>
<column name="axi_last_V_3_reg_264">1, 0, 1, 0</column>
<column name="eol_1_reg_184">1, 0, 1, 0</column>
<column name="eol_2_reg_253">1, 0, 1, 0</column>
<column name="eol_3_reg_288">1, 0, 1, 0</column>
<column name="eol_reg_217">1, 0, 1, 0</column>
<column name="exitcond2_reg_431">1, 0, 1, 0</column>
<column name="i_V_reg_426">12, 0, 12, 0</column>
<column name="p_1_reg_206">12, 0, 12, 0</column>
<column name="p_Val2_s_reg_241">32, 0, 32, 0</column>
<column name="p_s_reg_173">12, 0, 12, 0</column>
<column name="sof_1_fu_98">1, 0, 1, 0</column>
<column name="tmp_12_reg_449">8, 0, 8, 0</column>
<column name="tmp_14_reg_454">8, 0, 8, 0</column>
<column name="tmp_60_reg_444">8, 0, 8, 0</column>
<column name="tmp_data_V_reg_402">32, 0, 32, 0</column>
<column name="tmp_last_V_reg_410">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, sobel_AXIvideo2Mat, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, sobel_AXIvideo2Mat, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, sobel_AXIvideo2Mat, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, sobel_AXIvideo2Mat, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, sobel_AXIvideo2Mat, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, sobel_AXIvideo2Mat, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, sobel_AXIvideo2Mat, return value</column>
<column name="INPUT_STREAM_TDATA">in, 32, axis, AXI_video_strm_V_data_V, pointer</column>
<column name="INPUT_STREAM_TVALID">in, 1, axis, AXI_video_strm_V_data_V, pointer</column>
<column name="INPUT_STREAM_TREADY">out, 1, axis, AXI_video_strm_V_dest_V, pointer</column>
<column name="INPUT_STREAM_TDEST">in, 1, axis, AXI_video_strm_V_dest_V, pointer</column>
<column name="INPUT_STREAM_TKEEP">in, 4, axis, AXI_video_strm_V_keep_V, pointer</column>
<column name="INPUT_STREAM_TSTRB">in, 4, axis, AXI_video_strm_V_strb_V, pointer</column>
<column name="INPUT_STREAM_TUSER">in, 1, axis, AXI_video_strm_V_user_V, pointer</column>
<column name="INPUT_STREAM_TLAST">in, 1, axis, AXI_video_strm_V_last_V, pointer</column>
<column name="INPUT_STREAM_TID">in, 1, axis, AXI_video_strm_V_id_V, pointer</column>
<column name="img_rows_V_read">in, 12, ap_none, img_rows_V_read, scalar</column>
<column name="img_cols_V_read">in, 12, ap_none, img_cols_V_read, scalar</column>
<column name="img_data_stream_0_V_din">out, 8, ap_fifo, img_data_stream_0_V, pointer</column>
<column name="img_data_stream_0_V_full_n">in, 1, ap_fifo, img_data_stream_0_V, pointer</column>
<column name="img_data_stream_0_V_write">out, 1, ap_fifo, img_data_stream_0_V, pointer</column>
<column name="img_data_stream_1_V_din">out, 8, ap_fifo, img_data_stream_1_V, pointer</column>
<column name="img_data_stream_1_V_full_n">in, 1, ap_fifo, img_data_stream_1_V, pointer</column>
<column name="img_data_stream_1_V_write">out, 1, ap_fifo, img_data_stream_1_V, pointer</column>
<column name="img_data_stream_2_V_din">out, 8, ap_fifo, img_data_stream_2_V, pointer</column>
<column name="img_data_stream_2_V_full_n">in, 1, ap_fifo, img_data_stream_2_V, pointer</column>
<column name="img_data_stream_2_V_write">out, 1, ap_fifo, img_data_stream_2_V, pointer</column>
</table>
</item>
</section>
</profile>
