$date
	Sun Nov 30 21:53:38 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_RegisterFile $end
$var wire 32 ! read_data_2 [31:0] $end
$var wire 32 " read_data_1 [31:0] $end
$var reg 1 # clk $end
$var reg 5 $ read_reg_1_addr [4:0] $end
$var reg 5 % read_reg_2_addr [4:0] $end
$var reg 1 & reg_write_en $end
$var reg 1 ' reset $end
$var reg 32 ( write_data [31:0] $end
$var reg 5 ) write_reg_addr [4:0] $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 5 * read_reg_1_addr [4:0] $end
$var wire 5 + read_reg_2_addr [4:0] $end
$var wire 1 & reg_write_en $end
$var wire 1 ' reset $end
$var wire 32 , write_data [31:0] $end
$var wire 5 - write_reg_addr [4:0] $end
$var wire 32 . read_data_2 [31:0] $end
$var wire 32 / read_data_1 [31:0] $end
$var parameter 32 0 DATA_WIDTH $end
$var parameter 32 1 REG_ADDR_WIDTH $end
$var integer 32 2 i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b101 1
b100000 0
$end
#0
$dumpvars
bx 2
b0 /
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
b0 (
1'
0&
b0 %
b0 $
0#
b0 "
b0 !
$end
#5000
b100000 2
1#
#10000
0#
#15000
1#
b1100100 (
b1100100 ,
b1 )
b1 -
1&
0'
#20000
0#
#25000
b1100100 "
b1100100 /
1#
b1 $
b1 *
0&
#30000
0#
b1111100111 (
b1111100111 ,
b0 )
b0 -
1&
#35000
1#
#40000
b0 "
b0 /
0#
b0 $
b0 *
0&
#45000
b1100100 "
b1100100 /
1#
b1 $
b1 *
#50000
0#
