#-----------------------------------------------------------
# xsim v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Dec  5 09:46:19 2023
# Process ID: 10951
# Current directory: /home/ubuntu/caravel-soc_fpga-lab/lab-caravel_fir/testbench/counter_la_fir
# Command line: xsim -mode tcl -source {xsim.dir/counter_la_fir_tb_elab/xsim_script.tcl}
# Log file: /home/ubuntu/caravel-soc_fpga-lab/lab-caravel_fir/testbench/counter_la_fir/xsim.log
# Journal file: /home/ubuntu/caravel-soc_fpga-lab/lab-caravel_fir/testbench/counter_la_fir/xsim.jou
# Running On: ubuntu2004, OS: Linux, CPU Frequency: 2591.998 MHz, CPU Physical cores: 2, Host memory: 10425 MB
#-----------------------------------------------------------
source xsim.dir/counter_la_fir_tb_elab/xsim_script.tcl
# xsim {counter_la_fir_tb_elab} -autoloadwcfg -runall
Time resolution is 1 ps
run -all
Reading counter_la_fir.hex
counter_la_fir.hex loaded into memory
Memory 5 bytes = 0x6f 0x00 0x00 0x0b 0x13
----> Start FIR Test           1
Start latency-timer...
Final Y = 118
Finish processing...
Executes in        1773 cycles
-----------------------------------
----> Start FIR Test           2
Start latency-timer...
Final Y = 118
Finish processing...
Executes in        1842 cycles
-----------------------------------
----> Start FIR Test           3
Start latency-timer...
Final Y = 118
Finish processing...
Executes in        1842 cycles
-----------------------------------
Total cycles:        5457
$finish called at time : 704137500 ps : File "/home/ubuntu/caravel-soc_fpga-lab/lab-caravel_fir/testbench/counter_la_fir/counter_la_fir_tb.v" Line 221
exit
INFO: [Common 17-206] Exiting xsim at Tue Dec  5 09:46:29 2023...
