
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 7.57

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.51 source latency state[0]$_DFFE_PN0P_/CLK ^
  -0.47 target latency wb_sel_o[2]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
   0.04 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: retry_count[3]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.31    1.04    1.24 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net251 (net)
                  0.31    0.00    1.24 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   112    1.83    0.68    0.50    1.73 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.68    0.00    1.74 ^ retry_count[3]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.74   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.21    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.37    0.16    0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.16    0.00    0.17 ^ clkbuf_2_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.22    0.11    0.17    0.34 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_0_0_clk (net)
                  0.11    0.00    0.34 ^ clkbuf_3_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    14    0.27    0.12    0.17    0.51 ^ clkbuf_3_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_0_0_clk (net)
                  0.12    0.00    0.51 ^ retry_count[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.51   clock reconvergence pessimism
                          0.34    0.86   library removal time
                                  0.86   data required time
-----------------------------------------------------------------------------
                                  0.86   data required time
                                 -1.74   data arrival time
-----------------------------------------------------------------------------
                                  0.88   slack (MET)


Startpoint: read_req (input port clocked by core_clock)
Endpoint: wb_cyc_o$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.03    0.00    0.00    0.20 v read_req (in)
                                         read_req (net)
                  0.00    0.00    0.20 v input33/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
     6    0.22    0.14    0.17    0.37 v input33/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net34 (net)
                  0.14    0.00    0.37 v _252_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.01    0.14    0.11    0.48 ^ _252_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _120_ (net)
                  0.14    0.00    0.48 ^ _253_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.09    0.09    0.58 v _253_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _242_ (net)
                  0.09    0.00    0.58 v wb_cyc_o$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.58   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.21    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.37    0.16    0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.16    0.00    0.17 ^ clkbuf_2_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.22    0.11    0.17    0.34 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_0_0_clk (net)
                  0.11    0.00    0.34 ^ clkbuf_3_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    14    0.27    0.12    0.17    0.51 ^ clkbuf_3_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_0_0_clk (net)
                  0.12    0.00    0.51 ^ wb_cyc_o$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00    0.51   clock reconvergence pessimism
                          0.05    0.57   library hold time
                                  0.57   data required time
-----------------------------------------------------------------------------
                                  0.57   data required time
                                 -0.58   data arrival time
-----------------------------------------------------------------------------
                                  0.01   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: wb_dat_o[12]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.31    1.04    1.24 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net251 (net)
                  0.31    0.00    1.24 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   112    1.83    0.68    0.50    1.73 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.68    0.00    1.73 ^ wb_dat_o[12]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.73   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.21    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.37    0.16    0.17   10.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.16    0.00   10.17 ^ clkbuf_2_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.21    0.10    0.17   10.34 ^ clkbuf_2_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_1_0_clk (net)
                  0.10    0.00   10.34 ^ clkbuf_3_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    10    0.10    0.07    0.13   10.47 ^ clkbuf_3_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_2_0_clk (net)
                  0.07    0.00   10.47 ^ wb_dat_o[12]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.47   clock reconvergence pessimism
                         -0.09   10.39   library recovery time
                                 10.39   data required time
-----------------------------------------------------------------------------
                                 10.39   data required time
                                 -1.73   data arrival time
-----------------------------------------------------------------------------
                                  8.65   slack (MET)


Startpoint: state[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wb_adr_o[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.21    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.37    0.16    0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.16    0.00    0.17 ^ clkbuf_2_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.22    0.11    0.17    0.34 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_0_0_clk (net)
                  0.11    0.00    0.34 ^ clkbuf_3_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    14    0.27    0.12    0.17    0.51 ^ clkbuf_3_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_0_0_clk (net)
                  0.12    0.00    0.51 ^ state[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     5    0.06    0.26    0.56    1.07 ^ state[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         state[1] (net)
                  0.26    0.00    1.07 ^ _256_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.04    0.19    0.16    1.23 v _256_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _224_ (net)
                  0.19    0.00    1.23 v _471_/B (gf180mcu_fd_sc_mcu9t5v0__addh_4)
     1    0.02    0.07    0.19    1.42 v _471_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_4)
                                         _225_ (net)
                  0.07    0.00    1.42 v _245_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.15    0.15    0.18    1.60 v _245_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _113_ (net)
                  0.15    0.00    1.60 v _345_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     9    0.45    1.48    0.63    2.23 ^ _345_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _168_ (net)
                  1.48    0.00    2.23 ^ _368_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.17    0.20    0.34    2.57 ^ _368_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _181_ (net)
                  0.20    0.00    2.57 ^ _371_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.23    2.80 v _371_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _051_ (net)
                  0.08    0.00    2.80 v wb_adr_o[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.80   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.21    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.37    0.16    0.17   10.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.16    0.00   10.17 ^ clkbuf_2_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.21    0.10    0.17   10.34 ^ clkbuf_2_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_3_0_clk (net)
                  0.10    0.00   10.34 ^ clkbuf_3_6_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    14    0.15    0.08    0.14   10.48 ^ clkbuf_3_6_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_6_0_clk (net)
                  0.08    0.00   10.48 ^ wb_adr_o[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.48   clock reconvergence pessimism
                         -0.11   10.37   library setup time
                                 10.37   data required time
-----------------------------------------------------------------------------
                                 10.37   data required time
                                 -2.80   data arrival time
-----------------------------------------------------------------------------
                                  7.57   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: wb_dat_o[12]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.31    1.04    1.24 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net251 (net)
                  0.31    0.00    1.24 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   112    1.83    0.68    0.50    1.73 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.68    0.00    1.73 ^ wb_dat_o[12]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.73   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.21    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.37    0.16    0.17   10.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.16    0.00   10.17 ^ clkbuf_2_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.21    0.10    0.17   10.34 ^ clkbuf_2_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_1_0_clk (net)
                  0.10    0.00   10.34 ^ clkbuf_3_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    10    0.10    0.07    0.13   10.47 ^ clkbuf_3_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_2_0_clk (net)
                  0.07    0.00   10.47 ^ wb_dat_o[12]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.47   clock reconvergence pessimism
                         -0.09   10.39   library recovery time
                                 10.39   data required time
-----------------------------------------------------------------------------
                                 10.39   data required time
                                 -1.73   data arrival time
-----------------------------------------------------------------------------
                                  8.65   slack (MET)


Startpoint: state[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wb_adr_o[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.21    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.37    0.16    0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.16    0.00    0.17 ^ clkbuf_2_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.22    0.11    0.17    0.34 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_0_0_clk (net)
                  0.11    0.00    0.34 ^ clkbuf_3_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    14    0.27    0.12    0.17    0.51 ^ clkbuf_3_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_0_0_clk (net)
                  0.12    0.00    0.51 ^ state[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     5    0.06    0.26    0.56    1.07 ^ state[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         state[1] (net)
                  0.26    0.00    1.07 ^ _256_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.04    0.19    0.16    1.23 v _256_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _224_ (net)
                  0.19    0.00    1.23 v _471_/B (gf180mcu_fd_sc_mcu9t5v0__addh_4)
     1    0.02    0.07    0.19    1.42 v _471_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_4)
                                         _225_ (net)
                  0.07    0.00    1.42 v _245_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.15    0.15    0.18    1.60 v _245_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _113_ (net)
                  0.15    0.00    1.60 v _345_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     9    0.45    1.48    0.63    2.23 ^ _345_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _168_ (net)
                  1.48    0.00    2.23 ^ _368_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.17    0.20    0.34    2.57 ^ _368_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _181_ (net)
                  0.20    0.00    2.57 ^ _371_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.23    2.80 v _371_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _051_ (net)
                  0.08    0.00    2.80 v wb_adr_o[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.80   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.21    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.37    0.16    0.17   10.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.16    0.00   10.17 ^ clkbuf_2_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.21    0.10    0.17   10.34 ^ clkbuf_2_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_3_0_clk (net)
                  0.10    0.00   10.34 ^ clkbuf_3_6_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    14    0.15    0.08    0.14   10.48 ^ clkbuf_3_6_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_6_0_clk (net)
                  0.08    0.00   10.48 ^ wb_adr_o[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.48   clock reconvergence pessimism
                         -0.11   10.37   library setup time
                                 10.37   data required time
-----------------------------------------------------------------------------
                                 10.37   data required time
                                 -2.80   data arrival time
-----------------------------------------------------------------------------
                                  7.57   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
1.319645881652832

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4713

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.2764517664909363

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.2919999957084656

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9468

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: state[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wb_adr_o[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.17    0.34 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.17    0.51 ^ clkbuf_3_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.51 ^ state[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.56    1.07 ^ state[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.16    1.23 v _256_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.19    1.42 v _471_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_4)
   0.18    1.60 v _245_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.63    2.23 ^ _345_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
   0.34    2.57 ^ _368_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.23    2.80 v _371_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    2.80 v wb_adr_o[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           2.80   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.17   10.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.17   10.34 ^ clkbuf_2_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.14   10.48 ^ clkbuf_3_6_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   10.48 ^ wb_adr_o[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   10.48   clock reconvergence pessimism
  -0.11   10.37   library setup time
          10.37   data required time
---------------------------------------------------------
          10.37   data required time
          -2.80   data arrival time
---------------------------------------------------------
           7.57   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: wb_dat_o[27]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wb_dat_o[27]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.17    0.34 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.15    0.49 ^ clkbuf_3_4_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.49 ^ wb_dat_o[27]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.38    0.87 v wb_dat_o[27]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.20    1.07 v _436_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    1.07 v wb_dat_o[27]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           1.07   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.17    0.34 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.15    0.49 ^ clkbuf_3_4_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.49 ^ wb_dat_o[27]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.49   clock reconvergence pessimism
   0.05    0.54   library hold time
           0.54   data required time
---------------------------------------------------------
           0.54   data required time
          -1.07   data arrival time
---------------------------------------------------------
           0.53   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.4728

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.5119

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
2.8040

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
7.5658

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
269.821683

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.50e-02   3.84e-03   6.76e-08   2.89e-02  33.2%
Combinational          3.16e-02   9.00e-03   1.18e-07   4.06e-02  46.7%
Clock                  9.96e-03   7.59e-03   2.81e-07   1.75e-02  20.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.66e-02   2.04e-02   4.67e-07   8.70e-02 100.0%
                          76.5%      23.5%       0.0%
