// Seed: 96584522
`define pp_8 0
module module_0 (
    input id_0
    , id_8,
    output id_1,
    input id_2,
    output logic id_3,
    output id_4,
    output wor id_5,
    output logic id_6,
    output wire id_7
);
  logic id_9;
  type_15(
      1, 1'b0, id_0, 1, 1'b0, id_5[1 : 1], id_7[1'h0], id_1
  );
  assign id_6 = 1;
endmodule
`define pp_9 0
`default_nettype module_0
`undef pp_10
module module_1 (
    input id_0,
    output id_1,
    output logic id_2,
    input id_3
);
  assign id_5 = 1'h0 + id_3;
  always begin
    id_4[1] <= 1'h0;
    #1 begin
      #1 id_4[1] = id_0;
      id_2 = 1;
    end
  end
  type_9(
      1 - id_3, 1, 1, id_7, id_1, id_2
  );
endmodule
