// Seed: 3376467319
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire [-1  ==  -1 : 1] id_4;
endmodule
module module_1 (
    input  tri  id_0,
    output tri1 id_1,
    input  tri0 id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_2
  );
  inout wire id_2;
  inout wire id_1;
  parameter id_4 = 1;
  wire id_5;
  ;
  or primCall (id_2, id_1, id_3);
  wire \id_6 ;
endmodule
