

================================================================
== Vitis HLS Report for 'hls_object_green_classification_Pipeline_PASS_3_5_2_in'
================================================================
* Date:           Mon Dec 15 18:24:27 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Obj_Detect_ver6
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.309 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        8|    65541|  80.000 ns|  0.655 ms|    8|  65541|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- PASS_3_5_2_in  |        6|    65539|         7|          1|          1|  1 ~ 65534|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.66>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 10 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %is_external, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %max_y, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %min_y, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %max_x, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %min_x, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %parent, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%max_y_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %max_y_load"   --->   Operation 17 'read' 'max_y_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%min_y_load_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %min_y_load_1"   --->   Operation 18 'read' 'min_y_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%max_x_load_1_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %max_x_load_1"   --->   Operation 19 'read' 'max_x_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%min_x_load_1_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %min_x_load_1"   --->   Operation 20 'read' 'min_x_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %i_5"   --->   Operation 21 'read' 'i_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%next_label_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %next_label_5"   --->   Operation 22 'read' 'next_label_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 1, i16 %j"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body547"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%j_1 = load i16 %j" [obj_detect.cpp:245]   --->   Operation 25 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (2.07ns)   --->   "%icmp_ln245 = icmp_eq  i16 %j_1, i16 %next_label_5_read" [obj_detect.cpp:245]   --->   Operation 26 'icmp' 'icmp_ln245' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 65534, i64 32767"   --->   Operation 27 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln245 = br i1 %icmp_ln245, void %for.body547.split, void %for.inc586.loopexit.exitStub" [obj_detect.cpp:245]   --->   Operation 28 'br' 'br_ln245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln245 = zext i16 %j_1" [obj_detect.cpp:245]   --->   Operation 29 'zext' 'zext_ln245' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%parent_addr = getelementptr i16 %parent, i64 0, i64 %zext_ln245" [obj_detect.cpp:247]   --->   Operation 30 'getelementptr' 'parent_addr' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (3.25ns)   --->   "%parent_load = load i9 %parent_addr" [obj_detect.cpp:247]   --->   Operation 31 'load' 'parent_load' <Predicate = (!icmp_ln245)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 32 [1/1] (2.07ns)   --->   "%icmp_ln247_1 = icmp_ne  i16 %i_5_read, i16 %j_1" [obj_detect.cpp:247]   --->   Operation 32 'icmp' 'icmp_ln247_1' <Predicate = (!icmp_ln245)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.07ns)   --->   "%add_ln245 = add i16 %j_1, i16 1" [obj_detect.cpp:245]   --->   Operation 33 'add' 'add_ln245' <Predicate = (!icmp_ln245)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln245 = store i16 %add_ln245, i16 %j" [obj_detect.cpp:245]   --->   Operation 34 'store' 'store_ln245' <Predicate = (!icmp_ln245)> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln245 = br void %for.body547" [obj_detect.cpp:245]   --->   Operation 35 'br' 'br_ln245' <Predicate = (!icmp_ln245)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.30>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln246 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [obj_detect.cpp:246]   --->   Operation 36 'specpipeline' 'specpipeline_ln246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln245 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [obj_detect.cpp:245]   --->   Operation 37 'specloopname' 'specloopname_ln245' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/2] (3.25ns)   --->   "%parent_load = load i9 %parent_addr" [obj_detect.cpp:247]   --->   Operation 38 'load' 'parent_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 39 [1/1] (2.07ns)   --->   "%icmp_ln247 = icmp_eq  i16 %j_1, i16 %parent_load" [obj_detect.cpp:247]   --->   Operation 39 'icmp' 'icmp_ln247' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.97ns)   --->   "%and_ln247 = and i1 %icmp_ln247, i1 %icmp_ln247_1" [obj_detect.cpp:247]   --->   Operation 40 'and' 'and_ln247' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln247 = br i1 %and_ln247, void %for.inc582, void %if.then553" [obj_detect.cpp:247]   --->   Operation 41 'br' 'br_ln247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%min_x_addr = getelementptr i9 %min_x, i64 0, i64 %zext_ln245" [obj_detect.cpp:249]   --->   Operation 42 'getelementptr' 'min_x_addr' <Predicate = (and_ln247)> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (3.25ns)   --->   "%min_x_load = load i9 %min_x_addr" [obj_detect.cpp:249]   --->   Operation 43 'load' 'min_x_load' <Predicate = (and_ln247)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 512> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln253 = br void %for.inc582" [obj_detect.cpp:253]   --->   Operation 44 'br' 'br_ln253' <Predicate = (and_ln247)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.07>
ST_3 : Operation 45 [1/2] (3.25ns)   --->   "%min_x_load = load i9 %min_x_addr" [obj_detect.cpp:249]   --->   Operation 45 'load' 'min_x_load' <Predicate = (and_ln247)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 512> <RAM>
ST_3 : Operation 46 [1/1] (1.82ns)   --->   "%icmp_ln249 = icmp_ugt  i9 %min_x_load, i9 %min_x_load_1_read" [obj_detect.cpp:249]   --->   Operation 46 'icmp' 'icmp_ln249' <Predicate = (and_ln247)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln249 = br i1 %icmp_ln249, void %if.end580, void %land.lhs.true559" [obj_detect.cpp:249]   --->   Operation 47 'br' 'br_ln249' <Predicate = (and_ln247)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%max_x_addr = getelementptr i9 %max_x, i64 0, i64 %zext_ln245" [obj_detect.cpp:249]   --->   Operation 48 'getelementptr' 'max_x_addr' <Predicate = (and_ln247 & icmp_ln249)> <Delay = 0.00>
ST_3 : Operation 49 [2/2] (3.25ns)   --->   "%max_x_load = load i9 %max_x_addr" [obj_detect.cpp:249]   --->   Operation 49 'load' 'max_x_load' <Predicate = (and_ln247 & icmp_ln249)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 512> <RAM>

State 4 <SV = 3> <Delay = 5.07>
ST_4 : Operation 50 [1/2] (3.25ns)   --->   "%max_x_load = load i9 %max_x_addr" [obj_detect.cpp:249]   --->   Operation 50 'load' 'max_x_load' <Predicate = (and_ln247 & icmp_ln249)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 512> <RAM>
ST_4 : Operation 51 [1/1] (1.82ns)   --->   "%icmp_ln249_1 = icmp_ult  i9 %max_x_load, i9 %max_x_load_1_read" [obj_detect.cpp:249]   --->   Operation 51 'icmp' 'icmp_ln249_1' <Predicate = (and_ln247 & icmp_ln249)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln249 = br i1 %icmp_ln249_1, void %if.end580, void %land.lhs.true565" [obj_detect.cpp:249]   --->   Operation 52 'br' 'br_ln249' <Predicate = (and_ln247 & icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%min_y_addr = getelementptr i8 %min_y, i64 0, i64 %zext_ln245" [obj_detect.cpp:250]   --->   Operation 53 'getelementptr' 'min_y_addr' <Predicate = (and_ln247 & icmp_ln249 & icmp_ln249_1)> <Delay = 0.00>
ST_4 : Operation 54 [2/2] (3.25ns)   --->   "%min_y_load = load i9 %min_y_addr" [obj_detect.cpp:250]   --->   Operation 54 'load' 'min_y_load' <Predicate = (and_ln247 & icmp_ln249 & icmp_ln249_1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 5 <SV = 4> <Delay = 5.16>
ST_5 : Operation 55 [1/2] (3.25ns)   --->   "%min_y_load = load i9 %min_y_addr" [obj_detect.cpp:250]   --->   Operation 55 'load' 'min_y_load' <Predicate = (and_ln247 & icmp_ln249 & icmp_ln249_1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 56 [1/1] (1.91ns)   --->   "%icmp_ln250 = icmp_ugt  i8 %min_y_load, i8 %min_y_load_1_read" [obj_detect.cpp:250]   --->   Operation 56 'icmp' 'icmp_ln250' <Predicate = (and_ln247 & icmp_ln249 & icmp_ln249_1)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln250 = br i1 %icmp_ln250, void %if.end580, void %land.rhs" [obj_detect.cpp:250]   --->   Operation 57 'br' 'br_ln250' <Predicate = (and_ln247 & icmp_ln249 & icmp_ln249_1)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%max_y_addr = getelementptr i8 %max_y, i64 0, i64 %zext_ln245" [obj_detect.cpp:250]   --->   Operation 58 'getelementptr' 'max_y_addr' <Predicate = (and_ln247 & icmp_ln249 & icmp_ln249_1 & icmp_ln250)> <Delay = 0.00>
ST_5 : Operation 59 [2/2] (3.25ns)   --->   "%max_y_load_1 = load i9 %max_y_addr" [obj_detect.cpp:250]   --->   Operation 59 'load' 'max_y_load_1' <Predicate = (and_ln247 & icmp_ln249 & icmp_ln249_1 & icmp_ln250)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 6 <SV = 5> <Delay = 5.16>
ST_6 : Operation 60 [1/2] (3.25ns)   --->   "%max_y_load_1 = load i9 %max_y_addr" [obj_detect.cpp:250]   --->   Operation 60 'load' 'max_y_load_1' <Predicate = (and_ln247 & icmp_ln249 & icmp_ln249_1 & icmp_ln250)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 61 [1/1] (1.91ns)   --->   "%inside = icmp_ult  i8 %max_y_load_1, i8 %max_y_load_read" [obj_detect.cpp:250]   --->   Operation 61 'icmp' 'inside' <Predicate = (and_ln247 & icmp_ln249 & icmp_ln249_1 & icmp_ln250)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln251 = br i1 %inside, void %if.end580, void %if.then576" [obj_detect.cpp:251]   --->   Operation 62 'br' 'br_ln251' <Predicate = (and_ln247 & icmp_ln249 & icmp_ln249_1 & icmp_ln250)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 66 'ret' 'ret_ln0' <Predicate = (icmp_ln245)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%is_external_addr = getelementptr i1 %is_external, i64 0, i64 %zext_ln245" [obj_detect.cpp:252]   --->   Operation 63 'getelementptr' 'is_external_addr' <Predicate = (and_ln247 & icmp_ln249 & icmp_ln249_1 & icmp_ln250 & inside)> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (3.25ns)   --->   "%store_ln252 = store i1 0, i9 %is_external_addr" [obj_detect.cpp:252]   --->   Operation 64 'store' 'store_ln252' <Predicate = (and_ln247 & icmp_ln249 & icmp_ln249_1 & icmp_ln250 & inside)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 512> <RAM>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln252 = br void %if.end580" [obj_detect.cpp:252]   --->   Operation 65 'br' 'br_ln252' <Predicate = (and_ln247 & icmp_ln249 & icmp_ln249_1 & icmp_ln250 & inside)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.665ns
The critical path consists of the following:
	'alloca' operation ('j') [13]  (0.000 ns)
	'load' operation ('j', obj_detect.cpp:245) on local variable 'j' [29]  (0.000 ns)
	'add' operation ('add_ln245', obj_detect.cpp:245) [70]  (2.077 ns)
	'store' operation ('store_ln245', obj_detect.cpp:245) of variable 'add_ln245', obj_detect.cpp:245 on local variable 'j' [71]  (1.588 ns)

 <State 2>: 6.309ns
The critical path consists of the following:
	'load' operation ('parent_load', obj_detect.cpp:247) on array 'parent' [38]  (3.254 ns)
	'icmp' operation ('icmp_ln247', obj_detect.cpp:247) [39]  (2.077 ns)
	'and' operation ('and_ln247', obj_detect.cpp:247) [41]  (0.978 ns)

 <State 3>: 5.077ns
The critical path consists of the following:
	'load' operation ('min_x_load', obj_detect.cpp:249) on array 'min_x' [45]  (3.254 ns)
	'icmp' operation ('icmp_ln249', obj_detect.cpp:249) [46]  (1.823 ns)

 <State 4>: 5.077ns
The critical path consists of the following:
	'load' operation ('max_x_load', obj_detect.cpp:249) on array 'max_x' [50]  (3.254 ns)
	'icmp' operation ('icmp_ln249_1', obj_detect.cpp:249) [51]  (1.823 ns)

 <State 5>: 5.169ns
The critical path consists of the following:
	'load' operation ('min_y_load', obj_detect.cpp:250) on array 'min_y' [55]  (3.254 ns)
	'icmp' operation ('icmp_ln250', obj_detect.cpp:250) [56]  (1.915 ns)

 <State 6>: 5.169ns
The critical path consists of the following:
	'load' operation ('max_y_load_1', obj_detect.cpp:250) on array 'max_y' [60]  (3.254 ns)
	'icmp' operation ('inside', obj_detect.cpp:250) [61]  (1.915 ns)

 <State 7>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation ('is_external_addr', obj_detect.cpp:252) [64]  (0.000 ns)
	'store' operation ('store_ln252', obj_detect.cpp:252) of constant 0 on array 'is_external' [65]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
