// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module my_prj_decision_function_110 (
        ap_clk,
        ap_rst,
        x_2_val,
        x_3_val,
        x_4_val,
        x_7_val,
        x_10_val,
        x_11_val,
        x_13_val,
        x_14_val,
        x_15_val,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] x_2_val;
input  [17:0] x_3_val;
input  [17:0] x_4_val;
input  [17:0] x_7_val;
input  [17:0] x_10_val;
input  [17:0] x_11_val;
input  [17:0] x_13_val;
input  [17:0] x_14_val;
input  [17:0] x_15_val;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_306_p2;
reg   [0:0] icmp_ln86_reg_1294;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1294_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1294_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1294_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1870_fu_312_p2;
reg   [0:0] icmp_ln86_1870_reg_1305;
wire   [0:0] icmp_ln86_1871_fu_318_p2;
reg   [0:0] icmp_ln86_1871_reg_1310;
reg   [0:0] icmp_ln86_1871_reg_1310_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1871_reg_1310_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1872_fu_324_p2;
reg   [0:0] icmp_ln86_1872_reg_1316;
wire   [0:0] icmp_ln86_1873_fu_330_p2;
reg   [0:0] icmp_ln86_1873_reg_1322;
reg   [0:0] icmp_ln86_1873_reg_1322_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1874_fu_336_p2;
reg   [0:0] icmp_ln86_1874_reg_1328;
reg   [0:0] icmp_ln86_1874_reg_1328_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1874_reg_1328_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1874_reg_1328_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1875_fu_342_p2;
reg   [0:0] icmp_ln86_1875_reg_1334;
reg   [0:0] icmp_ln86_1875_reg_1334_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1875_reg_1334_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1875_reg_1334_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1876_fu_348_p2;
reg   [0:0] icmp_ln86_1876_reg_1340;
wire   [0:0] icmp_ln86_1877_fu_354_p2;
reg   [0:0] icmp_ln86_1877_reg_1346;
reg   [0:0] icmp_ln86_1877_reg_1346_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1878_fu_360_p2;
reg   [0:0] icmp_ln86_1878_reg_1352;
reg   [0:0] icmp_ln86_1878_reg_1352_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1878_reg_1352_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1879_fu_366_p2;
reg   [0:0] icmp_ln86_1879_reg_1358;
reg   [0:0] icmp_ln86_1879_reg_1358_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1879_reg_1358_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1879_reg_1358_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1880_fu_372_p2;
reg   [0:0] icmp_ln86_1880_reg_1364;
reg   [0:0] icmp_ln86_1880_reg_1364_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1880_reg_1364_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1880_reg_1364_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1881_fu_378_p2;
reg   [0:0] icmp_ln86_1881_reg_1370;
reg   [0:0] icmp_ln86_1881_reg_1370_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1881_reg_1370_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1881_reg_1370_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1881_reg_1370_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1882_fu_384_p2;
reg   [0:0] icmp_ln86_1882_reg_1376;
reg   [0:0] icmp_ln86_1882_reg_1376_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1882_reg_1376_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1882_reg_1376_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1882_reg_1376_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1882_reg_1376_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1883_fu_390_p2;
reg   [0:0] icmp_ln86_1883_reg_1382;
reg   [0:0] icmp_ln86_1883_reg_1382_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1883_reg_1382_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1883_reg_1382_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1883_reg_1382_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1883_reg_1382_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1883_reg_1382_pp0_iter6_reg;
wire   [0:0] icmp_ln86_1884_fu_396_p2;
reg   [0:0] icmp_ln86_1884_reg_1388;
reg   [0:0] icmp_ln86_1884_reg_1388_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1885_fu_402_p2;
reg   [0:0] icmp_ln86_1885_reg_1393;
wire   [0:0] icmp_ln86_1886_fu_408_p2;
reg   [0:0] icmp_ln86_1886_reg_1398;
reg   [0:0] icmp_ln86_1886_reg_1398_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1887_fu_414_p2;
reg   [0:0] icmp_ln86_1887_reg_1403;
reg   [0:0] icmp_ln86_1887_reg_1403_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1888_fu_420_p2;
reg   [0:0] icmp_ln86_1888_reg_1408;
reg   [0:0] icmp_ln86_1888_reg_1408_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1888_reg_1408_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1889_fu_426_p2;
reg   [0:0] icmp_ln86_1889_reg_1413;
reg   [0:0] icmp_ln86_1889_reg_1413_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1889_reg_1413_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1890_fu_432_p2;
reg   [0:0] icmp_ln86_1890_reg_1418;
reg   [0:0] icmp_ln86_1890_reg_1418_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1890_reg_1418_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1891_fu_438_p2;
reg   [0:0] icmp_ln86_1891_reg_1423;
reg   [0:0] icmp_ln86_1891_reg_1423_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1891_reg_1423_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1891_reg_1423_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1892_fu_444_p2;
reg   [0:0] icmp_ln86_1892_reg_1428;
reg   [0:0] icmp_ln86_1892_reg_1428_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1892_reg_1428_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1892_reg_1428_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1893_fu_450_p2;
reg   [0:0] icmp_ln86_1893_reg_1433;
reg   [0:0] icmp_ln86_1893_reg_1433_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1893_reg_1433_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1893_reg_1433_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1894_fu_456_p2;
reg   [0:0] icmp_ln86_1894_reg_1438;
reg   [0:0] icmp_ln86_1894_reg_1438_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1894_reg_1438_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1894_reg_1438_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1894_reg_1438_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1895_fu_462_p2;
reg   [0:0] icmp_ln86_1895_reg_1443;
reg   [0:0] icmp_ln86_1895_reg_1443_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1895_reg_1443_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1895_reg_1443_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1895_reg_1443_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1896_fu_468_p2;
reg   [0:0] icmp_ln86_1896_reg_1448;
reg   [0:0] icmp_ln86_1896_reg_1448_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1896_reg_1448_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1896_reg_1448_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1896_reg_1448_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1897_fu_474_p2;
reg   [0:0] icmp_ln86_1897_reg_1453;
reg   [0:0] icmp_ln86_1897_reg_1453_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1897_reg_1453_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1897_reg_1453_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1897_reg_1453_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1897_reg_1453_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1898_fu_480_p2;
reg   [0:0] icmp_ln86_1898_reg_1458;
reg   [0:0] icmp_ln86_1898_reg_1458_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1898_reg_1458_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1898_reg_1458_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1898_reg_1458_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1898_reg_1458_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1899_fu_486_p2;
reg   [0:0] icmp_ln86_1899_reg_1463;
reg   [0:0] icmp_ln86_1899_reg_1463_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1899_reg_1463_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1899_reg_1463_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1899_reg_1463_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1899_reg_1463_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1899_reg_1463_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_492_p2;
reg   [0:0] and_ln102_reg_1468;
reg   [0:0] and_ln102_reg_1468_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1468_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_503_p2;
reg   [0:0] and_ln104_reg_1478;
wire   [0:0] and_ln102_2093_fu_508_p2;
reg   [0:0] and_ln102_2093_reg_1484;
wire   [0:0] and_ln104_342_fu_517_p2;
reg   [0:0] and_ln104_342_reg_1491;
wire   [0:0] and_ln102_2097_fu_522_p2;
reg   [0:0] and_ln102_2097_reg_1496;
wire   [0:0] and_ln102_2098_fu_532_p2;
reg   [0:0] and_ln102_2098_reg_1502;
wire   [0:0] or_ln117_fu_548_p2;
reg   [0:0] or_ln117_reg_1508;
wire   [0:0] xor_ln104_fu_554_p2;
reg   [0:0] xor_ln104_reg_1513;
wire   [0:0] and_ln102_2094_fu_559_p2;
reg   [0:0] and_ln102_2094_reg_1519;
wire   [0:0] and_ln104_343_fu_568_p2;
reg   [0:0] and_ln104_343_reg_1525;
reg   [0:0] and_ln104_343_reg_1525_pp0_iter3_reg;
wire   [0:0] and_ln102_2099_fu_578_p2;
reg   [0:0] and_ln102_2099_reg_1531;
wire   [3:0] select_ln117_1822_fu_679_p3;
reg   [3:0] select_ln117_1822_reg_1536;
wire   [0:0] or_ln117_1655_fu_686_p2;
reg   [0:0] or_ln117_1655_reg_1541;
wire   [0:0] and_ln102_2092_fu_691_p2;
reg   [0:0] and_ln102_2092_reg_1547;
wire   [0:0] and_ln104_341_fu_700_p2;
reg   [0:0] and_ln104_341_reg_1553;
wire   [0:0] and_ln102_2095_fu_705_p2;
reg   [0:0] and_ln102_2095_reg_1559;
wire   [0:0] and_ln102_2101_fu_719_p2;
reg   [0:0] and_ln102_2101_reg_1565;
wire   [0:0] or_ln117_1659_fu_793_p2;
reg   [0:0] or_ln117_1659_reg_1571;
wire   [3:0] select_ln117_1828_fu_807_p3;
reg   [3:0] select_ln117_1828_reg_1576;
wire   [0:0] and_ln104_344_fu_820_p2;
reg   [0:0] and_ln104_344_reg_1581;
wire   [0:0] and_ln102_2096_fu_825_p2;
reg   [0:0] and_ln102_2096_reg_1586;
reg   [0:0] and_ln102_2096_reg_1586_pp0_iter5_reg;
wire   [0:0] and_ln104_345_fu_834_p2;
reg   [0:0] and_ln104_345_reg_1593;
reg   [0:0] and_ln104_345_reg_1593_pp0_iter5_reg;
reg   [0:0] and_ln104_345_reg_1593_pp0_iter6_reg;
wire   [0:0] and_ln102_2102_fu_849_p2;
reg   [0:0] and_ln102_2102_reg_1599;
wire   [0:0] or_ln117_1664_fu_932_p2;
reg   [0:0] or_ln117_1664_reg_1604;
wire   [4:0] select_ln117_1834_fu_944_p3;
reg   [4:0] select_ln117_1834_reg_1609;
wire   [0:0] or_ln117_1666_fu_952_p2;
reg   [0:0] or_ln117_1666_reg_1614;
wire   [0:0] or_ln117_1668_fu_958_p2;
reg   [0:0] or_ln117_1668_reg_1620;
reg   [0:0] or_ln117_1668_reg_1620_pp0_iter5_reg;
wire   [0:0] or_ln117_1670_fu_1034_p2;
reg   [0:0] or_ln117_1670_reg_1628;
wire   [4:0] select_ln117_1840_fu_1047_p3;
reg   [4:0] select_ln117_1840_reg_1633;
wire   [0:0] or_ln117_1674_fu_1109_p2;
reg   [0:0] or_ln117_1674_reg_1638;
wire   [4:0] select_ln117_1844_fu_1123_p3;
reg   [4:0] select_ln117_1844_reg_1643;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_887_fu_498_p2;
wire   [0:0] xor_ln104_889_fu_512_p2;
wire   [0:0] xor_ln104_893_fu_527_p2;
wire   [0:0] and_ln102_2106_fu_537_p2;
wire   [0:0] and_ln102_2107_fu_542_p2;
wire   [0:0] xor_ln104_890_fu_563_p2;
wire   [0:0] xor_ln104_894_fu_573_p2;
wire   [0:0] and_ln102_2109_fu_591_p2;
wire   [0:0] and_ln102_2105_fu_583_p2;
wire   [0:0] xor_ln117_fu_601_p2;
wire   [1:0] zext_ln117_fu_607_p1;
wire   [1:0] select_ln117_fu_611_p3;
wire   [1:0] select_ln117_1817_fu_618_p3;
wire   [0:0] and_ln102_2108_fu_587_p2;
wire   [2:0] zext_ln117_193_fu_625_p1;
wire   [0:0] or_ln117_1651_fu_629_p2;
wire   [2:0] select_ln117_1818_fu_634_p3;
wire   [0:0] or_ln117_1652_fu_641_p2;
wire   [0:0] and_ln102_2110_fu_596_p2;
wire   [2:0] select_ln117_1819_fu_645_p3;
wire   [0:0] or_ln117_1653_fu_653_p2;
wire   [2:0] select_ln117_1820_fu_659_p3;
wire   [2:0] select_ln117_1821_fu_667_p3;
wire   [3:0] zext_ln117_194_fu_675_p1;
wire   [0:0] xor_ln104_888_fu_695_p2;
wire   [0:0] xor_ln104_895_fu_710_p2;
wire   [0:0] and_ln102_2112_fu_728_p2;
wire   [0:0] and_ln102_2100_fu_715_p2;
wire   [0:0] and_ln102_2111_fu_724_p2;
wire   [0:0] or_ln117_1654_fu_743_p2;
wire   [0:0] and_ln102_2113_fu_733_p2;
wire   [3:0] select_ln117_1823_fu_748_p3;
wire   [0:0] or_ln117_1656_fu_755_p2;
wire   [3:0] select_ln117_1824_fu_760_p3;
wire   [0:0] or_ln117_1657_fu_767_p2;
wire   [0:0] and_ln102_2114_fu_738_p2;
wire   [3:0] select_ln117_1825_fu_771_p3;
wire   [0:0] or_ln117_1658_fu_779_p2;
wire   [3:0] select_ln117_1826_fu_785_p3;
wire   [3:0] select_ln117_1827_fu_799_p3;
wire   [0:0] xor_ln104_891_fu_815_p2;
wire   [0:0] xor_ln104_892_fu_829_p2;
wire   [0:0] xor_ln104_896_fu_839_p2;
wire   [0:0] and_ln102_2115_fu_854_p2;
wire   [0:0] xor_ln104_897_fu_844_p2;
wire   [0:0] and_ln102_2118_fu_868_p2;
wire   [0:0] and_ln102_2116_fu_859_p2;
wire   [0:0] or_ln117_1660_fu_878_p2;
wire   [3:0] select_ln117_1829_fu_883_p3;
wire   [0:0] and_ln102_2117_fu_864_p2;
wire   [4:0] zext_ln117_195_fu_890_p1;
wire   [0:0] or_ln117_1661_fu_894_p2;
wire   [4:0] select_ln117_1830_fu_899_p3;
wire   [0:0] or_ln117_1662_fu_906_p2;
wire   [0:0] and_ln102_2119_fu_873_p2;
wire   [4:0] select_ln117_1831_fu_910_p3;
wire   [0:0] or_ln117_1663_fu_918_p2;
wire   [4:0] select_ln117_1832_fu_924_p3;
wire   [4:0] select_ln117_1833_fu_936_p3;
wire   [0:0] xor_ln104_898_fu_962_p2;
wire   [0:0] and_ln102_2121_fu_975_p2;
wire   [0:0] and_ln102_2103_fu_967_p2;
wire   [0:0] and_ln102_2120_fu_971_p2;
wire   [0:0] or_ln117_1665_fu_990_p2;
wire   [0:0] and_ln102_2122_fu_980_p2;
wire   [4:0] select_ln117_1835_fu_995_p3;
wire   [0:0] or_ln117_1667_fu_1002_p2;
wire   [4:0] select_ln117_1836_fu_1007_p3;
wire   [0:0] and_ln102_2123_fu_985_p2;
wire   [4:0] select_ln117_1837_fu_1014_p3;
wire   [0:0] or_ln117_1669_fu_1022_p2;
wire   [4:0] select_ln117_1838_fu_1027_p3;
wire   [4:0] select_ln117_1839_fu_1039_p3;
wire   [0:0] xor_ln104_899_fu_1055_p2;
wire   [0:0] and_ln102_2124_fu_1064_p2;
wire   [0:0] and_ln102_2104_fu_1060_p2;
wire   [0:0] and_ln102_2125_fu_1069_p2;
wire   [0:0] or_ln117_1671_fu_1079_p2;
wire   [0:0] or_ln117_1672_fu_1084_p2;
wire   [0:0] and_ln102_2126_fu_1074_p2;
wire   [4:0] select_ln117_1841_fu_1088_p3;
wire   [0:0] or_ln117_1673_fu_1095_p2;
wire   [4:0] select_ln117_1842_fu_1101_p3;
wire   [4:0] select_ln117_1843_fu_1115_p3;
wire   [0:0] xor_ln104_900_fu_1131_p2;
wire   [0:0] and_ln102_2127_fu_1136_p2;
wire   [0:0] and_ln102_2128_fu_1141_p2;
wire   [0:0] or_ln117_1675_fu_1146_p2;
wire   [11:0] agg_result_fu_1158_p65;
wire   [4:0] agg_result_fu_1158_p66;
wire   [11:0] agg_result_fu_1158_p67;
reg   [17:0] x_2_val_int_reg;
reg   [17:0] x_3_val_int_reg;
reg   [17:0] x_4_val_int_reg;
reg   [17:0] x_7_val_int_reg;
reg   [17:0] x_10_val_int_reg;
reg   [17:0] x_11_val_int_reg;
reg   [17:0] x_13_val_int_reg;
reg   [17:0] x_14_val_int_reg;
reg   [17:0] x_15_val_int_reg;
wire   [4:0] agg_result_fu_1158_p1;
wire   [4:0] agg_result_fu_1158_p3;
wire   [4:0] agg_result_fu_1158_p5;
wire   [4:0] agg_result_fu_1158_p7;
wire   [4:0] agg_result_fu_1158_p9;
wire   [4:0] agg_result_fu_1158_p11;
wire   [4:0] agg_result_fu_1158_p13;
wire   [4:0] agg_result_fu_1158_p15;
wire   [4:0] agg_result_fu_1158_p17;
wire   [4:0] agg_result_fu_1158_p19;
wire   [4:0] agg_result_fu_1158_p21;
wire   [4:0] agg_result_fu_1158_p23;
wire   [4:0] agg_result_fu_1158_p25;
wire   [4:0] agg_result_fu_1158_p27;
wire   [4:0] agg_result_fu_1158_p29;
wire   [4:0] agg_result_fu_1158_p31;
wire  signed [4:0] agg_result_fu_1158_p33;
wire  signed [4:0] agg_result_fu_1158_p35;
wire  signed [4:0] agg_result_fu_1158_p37;
wire  signed [4:0] agg_result_fu_1158_p39;
wire  signed [4:0] agg_result_fu_1158_p41;
wire  signed [4:0] agg_result_fu_1158_p43;
wire  signed [4:0] agg_result_fu_1158_p45;
wire  signed [4:0] agg_result_fu_1158_p47;
wire  signed [4:0] agg_result_fu_1158_p49;
wire  signed [4:0] agg_result_fu_1158_p51;
wire  signed [4:0] agg_result_fu_1158_p53;
wire  signed [4:0] agg_result_fu_1158_p55;
wire  signed [4:0] agg_result_fu_1158_p57;
wire  signed [4:0] agg_result_fu_1158_p59;
wire  signed [4:0] agg_result_fu_1158_p61;
wire  signed [4:0] agg_result_fu_1158_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) my_prj_sparsemux_65_5_12_1_1_x28 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_65_5_12_1_1_x28_U1411(
    .din0(12'd4),
    .din1(12'd3999),
    .din2(12'd83),
    .din3(12'd262),
    .din4(12'd458),
    .din5(12'd3970),
    .din6(12'd4000),
    .din7(12'd202),
    .din8(12'd4036),
    .din9(12'd362),
    .din10(12'd377),
    .din11(12'd4054),
    .din12(12'd4063),
    .din13(12'd3860),
    .din14(12'd3790),
    .din15(12'd216),
    .din16(12'd218),
    .din17(12'd3484),
    .din18(12'd576),
    .din19(12'd1705),
    .din20(12'd3931),
    .din21(12'd3225),
    .din22(12'd220),
    .din23(12'd2646),
    .din24(12'd3985),
    .din25(12'd3873),
    .din26(12'd502),
    .din27(12'd5),
    .din28(12'd29),
    .din29(12'd257),
    .din30(12'd3997),
    .din31(12'd1),
    .def(agg_result_fu_1158_p65),
    .sel(agg_result_fu_1158_p66),
    .dout(agg_result_fu_1158_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_2092_reg_1547 <= and_ln102_2092_fu_691_p2;
        and_ln102_2093_reg_1484 <= and_ln102_2093_fu_508_p2;
        and_ln102_2094_reg_1519 <= and_ln102_2094_fu_559_p2;
        and_ln102_2095_reg_1559 <= and_ln102_2095_fu_705_p2;
        and_ln102_2096_reg_1586 <= and_ln102_2096_fu_825_p2;
        and_ln102_2096_reg_1586_pp0_iter5_reg <= and_ln102_2096_reg_1586;
        and_ln102_2097_reg_1496 <= and_ln102_2097_fu_522_p2;
        and_ln102_2098_reg_1502 <= and_ln102_2098_fu_532_p2;
        and_ln102_2099_reg_1531 <= and_ln102_2099_fu_578_p2;
        and_ln102_2101_reg_1565 <= and_ln102_2101_fu_719_p2;
        and_ln102_2102_reg_1599 <= and_ln102_2102_fu_849_p2;
        and_ln102_reg_1468 <= and_ln102_fu_492_p2;
        and_ln102_reg_1468_pp0_iter1_reg <= and_ln102_reg_1468;
        and_ln102_reg_1468_pp0_iter2_reg <= and_ln102_reg_1468_pp0_iter1_reg;
        and_ln104_341_reg_1553 <= and_ln104_341_fu_700_p2;
        and_ln104_342_reg_1491 <= and_ln104_342_fu_517_p2;
        and_ln104_343_reg_1525 <= and_ln104_343_fu_568_p2;
        and_ln104_343_reg_1525_pp0_iter3_reg <= and_ln104_343_reg_1525;
        and_ln104_344_reg_1581 <= and_ln104_344_fu_820_p2;
        and_ln104_345_reg_1593 <= and_ln104_345_fu_834_p2;
        and_ln104_345_reg_1593_pp0_iter5_reg <= and_ln104_345_reg_1593;
        and_ln104_345_reg_1593_pp0_iter6_reg <= and_ln104_345_reg_1593_pp0_iter5_reg;
        and_ln104_reg_1478 <= and_ln104_fu_503_p2;
        icmp_ln86_1870_reg_1305 <= icmp_ln86_1870_fu_312_p2;
        icmp_ln86_1871_reg_1310 <= icmp_ln86_1871_fu_318_p2;
        icmp_ln86_1871_reg_1310_pp0_iter1_reg <= icmp_ln86_1871_reg_1310;
        icmp_ln86_1871_reg_1310_pp0_iter2_reg <= icmp_ln86_1871_reg_1310_pp0_iter1_reg;
        icmp_ln86_1872_reg_1316 <= icmp_ln86_1872_fu_324_p2;
        icmp_ln86_1873_reg_1322 <= icmp_ln86_1873_fu_330_p2;
        icmp_ln86_1873_reg_1322_pp0_iter1_reg <= icmp_ln86_1873_reg_1322;
        icmp_ln86_1874_reg_1328 <= icmp_ln86_1874_fu_336_p2;
        icmp_ln86_1874_reg_1328_pp0_iter1_reg <= icmp_ln86_1874_reg_1328;
        icmp_ln86_1874_reg_1328_pp0_iter2_reg <= icmp_ln86_1874_reg_1328_pp0_iter1_reg;
        icmp_ln86_1874_reg_1328_pp0_iter3_reg <= icmp_ln86_1874_reg_1328_pp0_iter2_reg;
        icmp_ln86_1875_reg_1334 <= icmp_ln86_1875_fu_342_p2;
        icmp_ln86_1875_reg_1334_pp0_iter1_reg <= icmp_ln86_1875_reg_1334;
        icmp_ln86_1875_reg_1334_pp0_iter2_reg <= icmp_ln86_1875_reg_1334_pp0_iter1_reg;
        icmp_ln86_1875_reg_1334_pp0_iter3_reg <= icmp_ln86_1875_reg_1334_pp0_iter2_reg;
        icmp_ln86_1876_reg_1340 <= icmp_ln86_1876_fu_348_p2;
        icmp_ln86_1877_reg_1346 <= icmp_ln86_1877_fu_354_p2;
        icmp_ln86_1877_reg_1346_pp0_iter1_reg <= icmp_ln86_1877_reg_1346;
        icmp_ln86_1878_reg_1352 <= icmp_ln86_1878_fu_360_p2;
        icmp_ln86_1878_reg_1352_pp0_iter1_reg <= icmp_ln86_1878_reg_1352;
        icmp_ln86_1878_reg_1352_pp0_iter2_reg <= icmp_ln86_1878_reg_1352_pp0_iter1_reg;
        icmp_ln86_1879_reg_1358 <= icmp_ln86_1879_fu_366_p2;
        icmp_ln86_1879_reg_1358_pp0_iter1_reg <= icmp_ln86_1879_reg_1358;
        icmp_ln86_1879_reg_1358_pp0_iter2_reg <= icmp_ln86_1879_reg_1358_pp0_iter1_reg;
        icmp_ln86_1879_reg_1358_pp0_iter3_reg <= icmp_ln86_1879_reg_1358_pp0_iter2_reg;
        icmp_ln86_1880_reg_1364 <= icmp_ln86_1880_fu_372_p2;
        icmp_ln86_1880_reg_1364_pp0_iter1_reg <= icmp_ln86_1880_reg_1364;
        icmp_ln86_1880_reg_1364_pp0_iter2_reg <= icmp_ln86_1880_reg_1364_pp0_iter1_reg;
        icmp_ln86_1880_reg_1364_pp0_iter3_reg <= icmp_ln86_1880_reg_1364_pp0_iter2_reg;
        icmp_ln86_1881_reg_1370 <= icmp_ln86_1881_fu_378_p2;
        icmp_ln86_1881_reg_1370_pp0_iter1_reg <= icmp_ln86_1881_reg_1370;
        icmp_ln86_1881_reg_1370_pp0_iter2_reg <= icmp_ln86_1881_reg_1370_pp0_iter1_reg;
        icmp_ln86_1881_reg_1370_pp0_iter3_reg <= icmp_ln86_1881_reg_1370_pp0_iter2_reg;
        icmp_ln86_1881_reg_1370_pp0_iter4_reg <= icmp_ln86_1881_reg_1370_pp0_iter3_reg;
        icmp_ln86_1882_reg_1376 <= icmp_ln86_1882_fu_384_p2;
        icmp_ln86_1882_reg_1376_pp0_iter1_reg <= icmp_ln86_1882_reg_1376;
        icmp_ln86_1882_reg_1376_pp0_iter2_reg <= icmp_ln86_1882_reg_1376_pp0_iter1_reg;
        icmp_ln86_1882_reg_1376_pp0_iter3_reg <= icmp_ln86_1882_reg_1376_pp0_iter2_reg;
        icmp_ln86_1882_reg_1376_pp0_iter4_reg <= icmp_ln86_1882_reg_1376_pp0_iter3_reg;
        icmp_ln86_1882_reg_1376_pp0_iter5_reg <= icmp_ln86_1882_reg_1376_pp0_iter4_reg;
        icmp_ln86_1883_reg_1382 <= icmp_ln86_1883_fu_390_p2;
        icmp_ln86_1883_reg_1382_pp0_iter1_reg <= icmp_ln86_1883_reg_1382;
        icmp_ln86_1883_reg_1382_pp0_iter2_reg <= icmp_ln86_1883_reg_1382_pp0_iter1_reg;
        icmp_ln86_1883_reg_1382_pp0_iter3_reg <= icmp_ln86_1883_reg_1382_pp0_iter2_reg;
        icmp_ln86_1883_reg_1382_pp0_iter4_reg <= icmp_ln86_1883_reg_1382_pp0_iter3_reg;
        icmp_ln86_1883_reg_1382_pp0_iter5_reg <= icmp_ln86_1883_reg_1382_pp0_iter4_reg;
        icmp_ln86_1883_reg_1382_pp0_iter6_reg <= icmp_ln86_1883_reg_1382_pp0_iter5_reg;
        icmp_ln86_1884_reg_1388 <= icmp_ln86_1884_fu_396_p2;
        icmp_ln86_1884_reg_1388_pp0_iter1_reg <= icmp_ln86_1884_reg_1388;
        icmp_ln86_1885_reg_1393 <= icmp_ln86_1885_fu_402_p2;
        icmp_ln86_1886_reg_1398 <= icmp_ln86_1886_fu_408_p2;
        icmp_ln86_1886_reg_1398_pp0_iter1_reg <= icmp_ln86_1886_reg_1398;
        icmp_ln86_1887_reg_1403 <= icmp_ln86_1887_fu_414_p2;
        icmp_ln86_1887_reg_1403_pp0_iter1_reg <= icmp_ln86_1887_reg_1403;
        icmp_ln86_1888_reg_1408 <= icmp_ln86_1888_fu_420_p2;
        icmp_ln86_1888_reg_1408_pp0_iter1_reg <= icmp_ln86_1888_reg_1408;
        icmp_ln86_1888_reg_1408_pp0_iter2_reg <= icmp_ln86_1888_reg_1408_pp0_iter1_reg;
        icmp_ln86_1889_reg_1413 <= icmp_ln86_1889_fu_426_p2;
        icmp_ln86_1889_reg_1413_pp0_iter1_reg <= icmp_ln86_1889_reg_1413;
        icmp_ln86_1889_reg_1413_pp0_iter2_reg <= icmp_ln86_1889_reg_1413_pp0_iter1_reg;
        icmp_ln86_1890_reg_1418 <= icmp_ln86_1890_fu_432_p2;
        icmp_ln86_1890_reg_1418_pp0_iter1_reg <= icmp_ln86_1890_reg_1418;
        icmp_ln86_1890_reg_1418_pp0_iter2_reg <= icmp_ln86_1890_reg_1418_pp0_iter1_reg;
        icmp_ln86_1891_reg_1423 <= icmp_ln86_1891_fu_438_p2;
        icmp_ln86_1891_reg_1423_pp0_iter1_reg <= icmp_ln86_1891_reg_1423;
        icmp_ln86_1891_reg_1423_pp0_iter2_reg <= icmp_ln86_1891_reg_1423_pp0_iter1_reg;
        icmp_ln86_1891_reg_1423_pp0_iter3_reg <= icmp_ln86_1891_reg_1423_pp0_iter2_reg;
        icmp_ln86_1892_reg_1428 <= icmp_ln86_1892_fu_444_p2;
        icmp_ln86_1892_reg_1428_pp0_iter1_reg <= icmp_ln86_1892_reg_1428;
        icmp_ln86_1892_reg_1428_pp0_iter2_reg <= icmp_ln86_1892_reg_1428_pp0_iter1_reg;
        icmp_ln86_1892_reg_1428_pp0_iter3_reg <= icmp_ln86_1892_reg_1428_pp0_iter2_reg;
        icmp_ln86_1893_reg_1433 <= icmp_ln86_1893_fu_450_p2;
        icmp_ln86_1893_reg_1433_pp0_iter1_reg <= icmp_ln86_1893_reg_1433;
        icmp_ln86_1893_reg_1433_pp0_iter2_reg <= icmp_ln86_1893_reg_1433_pp0_iter1_reg;
        icmp_ln86_1893_reg_1433_pp0_iter3_reg <= icmp_ln86_1893_reg_1433_pp0_iter2_reg;
        icmp_ln86_1894_reg_1438 <= icmp_ln86_1894_fu_456_p2;
        icmp_ln86_1894_reg_1438_pp0_iter1_reg <= icmp_ln86_1894_reg_1438;
        icmp_ln86_1894_reg_1438_pp0_iter2_reg <= icmp_ln86_1894_reg_1438_pp0_iter1_reg;
        icmp_ln86_1894_reg_1438_pp0_iter3_reg <= icmp_ln86_1894_reg_1438_pp0_iter2_reg;
        icmp_ln86_1894_reg_1438_pp0_iter4_reg <= icmp_ln86_1894_reg_1438_pp0_iter3_reg;
        icmp_ln86_1895_reg_1443 <= icmp_ln86_1895_fu_462_p2;
        icmp_ln86_1895_reg_1443_pp0_iter1_reg <= icmp_ln86_1895_reg_1443;
        icmp_ln86_1895_reg_1443_pp0_iter2_reg <= icmp_ln86_1895_reg_1443_pp0_iter1_reg;
        icmp_ln86_1895_reg_1443_pp0_iter3_reg <= icmp_ln86_1895_reg_1443_pp0_iter2_reg;
        icmp_ln86_1895_reg_1443_pp0_iter4_reg <= icmp_ln86_1895_reg_1443_pp0_iter3_reg;
        icmp_ln86_1896_reg_1448 <= icmp_ln86_1896_fu_468_p2;
        icmp_ln86_1896_reg_1448_pp0_iter1_reg <= icmp_ln86_1896_reg_1448;
        icmp_ln86_1896_reg_1448_pp0_iter2_reg <= icmp_ln86_1896_reg_1448_pp0_iter1_reg;
        icmp_ln86_1896_reg_1448_pp0_iter3_reg <= icmp_ln86_1896_reg_1448_pp0_iter2_reg;
        icmp_ln86_1896_reg_1448_pp0_iter4_reg <= icmp_ln86_1896_reg_1448_pp0_iter3_reg;
        icmp_ln86_1897_reg_1453 <= icmp_ln86_1897_fu_474_p2;
        icmp_ln86_1897_reg_1453_pp0_iter1_reg <= icmp_ln86_1897_reg_1453;
        icmp_ln86_1897_reg_1453_pp0_iter2_reg <= icmp_ln86_1897_reg_1453_pp0_iter1_reg;
        icmp_ln86_1897_reg_1453_pp0_iter3_reg <= icmp_ln86_1897_reg_1453_pp0_iter2_reg;
        icmp_ln86_1897_reg_1453_pp0_iter4_reg <= icmp_ln86_1897_reg_1453_pp0_iter3_reg;
        icmp_ln86_1897_reg_1453_pp0_iter5_reg <= icmp_ln86_1897_reg_1453_pp0_iter4_reg;
        icmp_ln86_1898_reg_1458 <= icmp_ln86_1898_fu_480_p2;
        icmp_ln86_1898_reg_1458_pp0_iter1_reg <= icmp_ln86_1898_reg_1458;
        icmp_ln86_1898_reg_1458_pp0_iter2_reg <= icmp_ln86_1898_reg_1458_pp0_iter1_reg;
        icmp_ln86_1898_reg_1458_pp0_iter3_reg <= icmp_ln86_1898_reg_1458_pp0_iter2_reg;
        icmp_ln86_1898_reg_1458_pp0_iter4_reg <= icmp_ln86_1898_reg_1458_pp0_iter3_reg;
        icmp_ln86_1898_reg_1458_pp0_iter5_reg <= icmp_ln86_1898_reg_1458_pp0_iter4_reg;
        icmp_ln86_1899_reg_1463 <= icmp_ln86_1899_fu_486_p2;
        icmp_ln86_1899_reg_1463_pp0_iter1_reg <= icmp_ln86_1899_reg_1463;
        icmp_ln86_1899_reg_1463_pp0_iter2_reg <= icmp_ln86_1899_reg_1463_pp0_iter1_reg;
        icmp_ln86_1899_reg_1463_pp0_iter3_reg <= icmp_ln86_1899_reg_1463_pp0_iter2_reg;
        icmp_ln86_1899_reg_1463_pp0_iter4_reg <= icmp_ln86_1899_reg_1463_pp0_iter3_reg;
        icmp_ln86_1899_reg_1463_pp0_iter5_reg <= icmp_ln86_1899_reg_1463_pp0_iter4_reg;
        icmp_ln86_1899_reg_1463_pp0_iter6_reg <= icmp_ln86_1899_reg_1463_pp0_iter5_reg;
        icmp_ln86_reg_1294 <= icmp_ln86_fu_306_p2;
        icmp_ln86_reg_1294_pp0_iter1_reg <= icmp_ln86_reg_1294;
        icmp_ln86_reg_1294_pp0_iter2_reg <= icmp_ln86_reg_1294_pp0_iter1_reg;
        icmp_ln86_reg_1294_pp0_iter3_reg <= icmp_ln86_reg_1294_pp0_iter2_reg;
        or_ln117_1655_reg_1541 <= or_ln117_1655_fu_686_p2;
        or_ln117_1659_reg_1571 <= or_ln117_1659_fu_793_p2;
        or_ln117_1664_reg_1604 <= or_ln117_1664_fu_932_p2;
        or_ln117_1666_reg_1614 <= or_ln117_1666_fu_952_p2;
        or_ln117_1668_reg_1620 <= or_ln117_1668_fu_958_p2;
        or_ln117_1668_reg_1620_pp0_iter5_reg <= or_ln117_1668_reg_1620;
        or_ln117_1670_reg_1628 <= or_ln117_1670_fu_1034_p2;
        or_ln117_1674_reg_1638 <= or_ln117_1674_fu_1109_p2;
        or_ln117_reg_1508 <= or_ln117_fu_548_p2;
        select_ln117_1822_reg_1536 <= select_ln117_1822_fu_679_p3;
        select_ln117_1828_reg_1576 <= select_ln117_1828_fu_807_p3;
        select_ln117_1834_reg_1609 <= select_ln117_1834_fu_944_p3;
        select_ln117_1840_reg_1633 <= select_ln117_1840_fu_1047_p3;
        select_ln117_1844_reg_1643 <= select_ln117_1844_fu_1123_p3;
        xor_ln104_reg_1513 <= xor_ln104_fu_554_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        x_10_val_int_reg <= x_10_val;
        x_11_val_int_reg <= x_11_val;
        x_13_val_int_reg <= x_13_val;
        x_14_val_int_reg <= x_14_val;
        x_15_val_int_reg <= x_15_val;
        x_2_val_int_reg <= x_2_val;
        x_3_val_int_reg <= x_3_val;
        x_4_val_int_reg <= x_4_val;
        x_7_val_int_reg <= x_7_val;
    end
end

assign agg_result_fu_1158_p65 = 'bx;

assign agg_result_fu_1158_p66 = ((or_ln117_1675_fu_1146_p2[0:0] == 1'b1) ? select_ln117_1844_reg_1643 : 5'd31);

assign and_ln102_2092_fu_691_p2 = (xor_ln104_reg_1513 & icmp_ln86_1871_reg_1310_pp0_iter2_reg);

assign and_ln102_2093_fu_508_p2 = (icmp_ln86_1872_reg_1316 & and_ln102_reg_1468);

assign and_ln102_2094_fu_559_p2 = (icmp_ln86_1873_reg_1322_pp0_iter1_reg & and_ln104_reg_1478);

assign and_ln102_2095_fu_705_p2 = (icmp_ln86_1874_reg_1328_pp0_iter2_reg & and_ln102_2092_fu_691_p2);

assign and_ln102_2096_fu_825_p2 = (icmp_ln86_1875_reg_1334_pp0_iter3_reg & and_ln104_341_reg_1553);

assign and_ln102_2097_fu_522_p2 = (icmp_ln86_1876_reg_1340 & and_ln102_2093_fu_508_p2);

assign and_ln102_2098_fu_532_p2 = (icmp_ln86_1877_reg_1346 & and_ln104_342_fu_517_p2);

assign and_ln102_2099_fu_578_p2 = (icmp_ln86_1878_reg_1352_pp0_iter1_reg & and_ln102_2094_fu_559_p2);

assign and_ln102_2100_fu_715_p2 = (icmp_ln86_1879_reg_1358_pp0_iter2_reg & and_ln104_343_reg_1525);

assign and_ln102_2101_fu_719_p2 = (icmp_ln86_1880_reg_1364_pp0_iter2_reg & and_ln102_2095_fu_705_p2);

assign and_ln102_2102_fu_849_p2 = (icmp_ln86_1881_reg_1370_pp0_iter3_reg & and_ln104_344_fu_820_p2);

assign and_ln102_2103_fu_967_p2 = (icmp_ln86_1882_reg_1376_pp0_iter4_reg & and_ln102_2096_reg_1586);

assign and_ln102_2104_fu_1060_p2 = (icmp_ln86_1883_reg_1382_pp0_iter5_reg & and_ln104_345_reg_1593_pp0_iter5_reg);

assign and_ln102_2105_fu_583_p2 = (icmp_ln86_1884_reg_1388_pp0_iter1_reg & and_ln102_2097_reg_1496);

assign and_ln102_2106_fu_537_p2 = (xor_ln104_893_fu_527_p2 & icmp_ln86_1885_reg_1393);

assign and_ln102_2107_fu_542_p2 = (and_ln102_2106_fu_537_p2 & and_ln102_2093_fu_508_p2);

assign and_ln102_2108_fu_587_p2 = (icmp_ln86_1886_reg_1398_pp0_iter1_reg & and_ln102_2098_reg_1502);

assign and_ln102_2109_fu_591_p2 = (xor_ln104_894_fu_573_p2 & icmp_ln86_1887_reg_1403_pp0_iter1_reg);

assign and_ln102_2110_fu_596_p2 = (and_ln104_342_reg_1491 & and_ln102_2109_fu_591_p2);

assign and_ln102_2111_fu_724_p2 = (icmp_ln86_1888_reg_1408_pp0_iter2_reg & and_ln102_2099_reg_1531);

assign and_ln102_2112_fu_728_p2 = (xor_ln104_895_fu_710_p2 & icmp_ln86_1889_reg_1413_pp0_iter2_reg);

assign and_ln102_2113_fu_733_p2 = (and_ln102_2112_fu_728_p2 & and_ln102_2094_reg_1519);

assign and_ln102_2114_fu_738_p2 = (icmp_ln86_1890_reg_1418_pp0_iter2_reg & and_ln102_2100_fu_715_p2);

assign and_ln102_2115_fu_854_p2 = (xor_ln104_896_fu_839_p2 & icmp_ln86_1891_reg_1423_pp0_iter3_reg);

assign and_ln102_2116_fu_859_p2 = (and_ln104_343_reg_1525_pp0_iter3_reg & and_ln102_2115_fu_854_p2);

assign and_ln102_2117_fu_864_p2 = (icmp_ln86_1892_reg_1428_pp0_iter3_reg & and_ln102_2101_reg_1565);

assign and_ln102_2118_fu_868_p2 = (xor_ln104_897_fu_844_p2 & icmp_ln86_1893_reg_1433_pp0_iter3_reg);

assign and_ln102_2119_fu_873_p2 = (and_ln102_2118_fu_868_p2 & and_ln102_2095_reg_1559);

assign and_ln102_2120_fu_971_p2 = (icmp_ln86_1894_reg_1438_pp0_iter4_reg & and_ln102_2102_reg_1599);

assign and_ln102_2121_fu_975_p2 = (xor_ln104_898_fu_962_p2 & icmp_ln86_1895_reg_1443_pp0_iter4_reg);

assign and_ln102_2122_fu_980_p2 = (and_ln104_344_reg_1581 & and_ln102_2121_fu_975_p2);

assign and_ln102_2123_fu_985_p2 = (icmp_ln86_1896_reg_1448_pp0_iter4_reg & and_ln102_2103_fu_967_p2);

assign and_ln102_2124_fu_1064_p2 = (xor_ln104_899_fu_1055_p2 & icmp_ln86_1897_reg_1453_pp0_iter5_reg);

assign and_ln102_2125_fu_1069_p2 = (and_ln102_2124_fu_1064_p2 & and_ln102_2096_reg_1586_pp0_iter5_reg);

assign and_ln102_2126_fu_1074_p2 = (icmp_ln86_1898_reg_1458_pp0_iter5_reg & and_ln102_2104_fu_1060_p2);

assign and_ln102_2127_fu_1136_p2 = (xor_ln104_900_fu_1131_p2 & icmp_ln86_1899_reg_1463_pp0_iter6_reg);

assign and_ln102_2128_fu_1141_p2 = (and_ln104_345_reg_1593_pp0_iter6_reg & and_ln102_2127_fu_1136_p2);

assign and_ln102_fu_492_p2 = (icmp_ln86_fu_306_p2 & icmp_ln86_1870_fu_312_p2);

assign and_ln104_341_fu_700_p2 = (xor_ln104_reg_1513 & xor_ln104_888_fu_695_p2);

assign and_ln104_342_fu_517_p2 = (xor_ln104_889_fu_512_p2 & and_ln102_reg_1468);

assign and_ln104_343_fu_568_p2 = (xor_ln104_890_fu_563_p2 & and_ln104_reg_1478);

assign and_ln104_344_fu_820_p2 = (xor_ln104_891_fu_815_p2 & and_ln102_2092_reg_1547);

assign and_ln104_345_fu_834_p2 = (xor_ln104_892_fu_829_p2 & and_ln104_341_reg_1553);

assign and_ln104_fu_503_p2 = (xor_ln104_887_fu_498_p2 & icmp_ln86_reg_1294);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1158_p67;

assign icmp_ln86_1870_fu_312_p2 = (($signed(x_14_val_int_reg) < $signed(18'd262048)) ? 1'b1 : 1'b0);

assign icmp_ln86_1871_fu_318_p2 = (($signed(x_14_val_int_reg) < $signed(18'd262132)) ? 1'b1 : 1'b0);

assign icmp_ln86_1872_fu_324_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261614)) ? 1'b1 : 1'b0);

assign icmp_ln86_1873_fu_330_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261772)) ? 1'b1 : 1'b0);

assign icmp_ln86_1874_fu_336_p2 = (($signed(x_15_val_int_reg) < $signed(18'd454)) ? 1'b1 : 1'b0);

assign icmp_ln86_1875_fu_342_p2 = (($signed(x_14_val_int_reg) < $signed(18'd290)) ? 1'b1 : 1'b0);

assign icmp_ln86_1876_fu_348_p2 = (($signed(x_14_val_int_reg) < $signed(18'd261774)) ? 1'b1 : 1'b0);

assign icmp_ln86_1877_fu_354_p2 = (($signed(x_14_val_int_reg) < $signed(18'd261726)) ? 1'b1 : 1'b0);

assign icmp_ln86_1878_fu_360_p2 = (($signed(x_14_val_int_reg) < $signed(18'd49)) ? 1'b1 : 1'b0);

assign icmp_ln86_1879_fu_366_p2 = (($signed(x_14_val_int_reg) < $signed(18'd62)) ? 1'b1 : 1'b0);

assign icmp_ln86_1880_fu_372_p2 = (($signed(x_14_val_int_reg) < $signed(18'd261965)) ? 1'b1 : 1'b0);

assign icmp_ln86_1881_fu_378_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261909)) ? 1'b1 : 1'b0);

assign icmp_ln86_1882_fu_384_p2 = (($signed(x_3_val_int_reg) < $signed(18'd53)) ? 1'b1 : 1'b0);

assign icmp_ln86_1883_fu_390_p2 = (($signed(x_3_val_int_reg) < $signed(18'd262096)) ? 1'b1 : 1'b0);

assign icmp_ln86_1884_fu_396_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261497)) ? 1'b1 : 1'b0);

assign icmp_ln86_1885_fu_402_p2 = (($signed(x_15_val_int_reg) < $signed(18'd548)) ? 1'b1 : 1'b0);

assign icmp_ln86_1886_fu_408_p2 = (($signed(x_15_val_int_reg) < $signed(18'd1020)) ? 1'b1 : 1'b0);

assign icmp_ln86_1887_fu_414_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261835)) ? 1'b1 : 1'b0);

assign icmp_ln86_1888_fu_420_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261593)) ? 1'b1 : 1'b0);

assign icmp_ln86_1889_fu_426_p2 = (($signed(x_10_val_int_reg) < $signed(18'd260937)) ? 1'b1 : 1'b0);

assign icmp_ln86_1890_fu_432_p2 = (($signed(x_13_val_int_reg) < $signed(18'd1179)) ? 1'b1 : 1'b0);

assign icmp_ln86_1891_fu_438_p2 = (($signed(x_7_val_int_reg) < $signed(18'd260922)) ? 1'b1 : 1'b0);

assign icmp_ln86_1892_fu_444_p2 = (($signed(x_3_val_int_reg) < $signed(18'd243)) ? 1'b1 : 1'b0);

assign icmp_ln86_1893_fu_450_p2 = (($signed(x_3_val_int_reg) < $signed(18'd262081)) ? 1'b1 : 1'b0);

assign icmp_ln86_1894_fu_456_p2 = (($signed(x_11_val_int_reg) < $signed(18'd1510)) ? 1'b1 : 1'b0);

assign icmp_ln86_1895_fu_462_p2 = (($signed(x_4_val_int_reg) < $signed(18'd2185)) ? 1'b1 : 1'b0);

assign icmp_ln86_1896_fu_468_p2 = (($signed(x_3_val_int_reg) < $signed(18'd262070)) ? 1'b1 : 1'b0);

assign icmp_ln86_1897_fu_474_p2 = (($signed(x_15_val_int_reg) < $signed(18'd832)) ? 1'b1 : 1'b0);

assign icmp_ln86_1898_fu_480_p2 = (($signed(x_2_val_int_reg) < $signed(18'd43)) ? 1'b1 : 1'b0);

assign icmp_ln86_1899_fu_486_p2 = (($signed(x_14_val_int_reg) < $signed(18'd492)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_306_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261888)) ? 1'b1 : 1'b0);

assign or_ln117_1651_fu_629_p2 = (and_ln102_2108_fu_587_p2 | and_ln102_2093_reg_1484);

assign or_ln117_1652_fu_641_p2 = (and_ln102_2098_reg_1502 | and_ln102_2093_reg_1484);

assign or_ln117_1653_fu_653_p2 = (or_ln117_1652_fu_641_p2 | and_ln102_2110_fu_596_p2);

assign or_ln117_1654_fu_743_p2 = (and_ln102_reg_1468_pp0_iter2_reg | and_ln102_2111_fu_724_p2);

assign or_ln117_1655_fu_686_p2 = (and_ln102_reg_1468_pp0_iter1_reg | and_ln102_2099_fu_578_p2);

assign or_ln117_1656_fu_755_p2 = (or_ln117_1655_reg_1541 | and_ln102_2113_fu_733_p2);

assign or_ln117_1657_fu_767_p2 = (and_ln102_reg_1468_pp0_iter2_reg | and_ln102_2094_reg_1519);

assign or_ln117_1658_fu_779_p2 = (or_ln117_1657_fu_767_p2 | and_ln102_2114_fu_738_p2);

assign or_ln117_1659_fu_793_p2 = (or_ln117_1657_fu_767_p2 | and_ln102_2100_fu_715_p2);

assign or_ln117_1660_fu_878_p2 = (or_ln117_1659_reg_1571 | and_ln102_2116_fu_859_p2);

assign or_ln117_1661_fu_894_p2 = (icmp_ln86_reg_1294_pp0_iter3_reg | and_ln102_2117_fu_864_p2);

assign or_ln117_1662_fu_906_p2 = (icmp_ln86_reg_1294_pp0_iter3_reg | and_ln102_2101_reg_1565);

assign or_ln117_1663_fu_918_p2 = (or_ln117_1662_fu_906_p2 | and_ln102_2119_fu_873_p2);

assign or_ln117_1664_fu_932_p2 = (icmp_ln86_reg_1294_pp0_iter3_reg | and_ln102_2095_reg_1559);

assign or_ln117_1665_fu_990_p2 = (or_ln117_1664_reg_1604 | and_ln102_2120_fu_971_p2);

assign or_ln117_1666_fu_952_p2 = (or_ln117_1664_fu_932_p2 | and_ln102_2102_fu_849_p2);

assign or_ln117_1667_fu_1002_p2 = (or_ln117_1666_reg_1614 | and_ln102_2122_fu_980_p2);

assign or_ln117_1668_fu_958_p2 = (icmp_ln86_reg_1294_pp0_iter3_reg | and_ln102_2092_reg_1547);

assign or_ln117_1669_fu_1022_p2 = (or_ln117_1668_reg_1620 | and_ln102_2123_fu_985_p2);

assign or_ln117_1670_fu_1034_p2 = (or_ln117_1668_reg_1620 | and_ln102_2103_fu_967_p2);

assign or_ln117_1671_fu_1079_p2 = (or_ln117_1670_reg_1628 | and_ln102_2125_fu_1069_p2);

assign or_ln117_1672_fu_1084_p2 = (or_ln117_1668_reg_1620_pp0_iter5_reg | and_ln102_2096_reg_1586_pp0_iter5_reg);

assign or_ln117_1673_fu_1095_p2 = (or_ln117_1672_fu_1084_p2 | and_ln102_2126_fu_1074_p2);

assign or_ln117_1674_fu_1109_p2 = (or_ln117_1672_fu_1084_p2 | and_ln102_2104_fu_1060_p2);

assign or_ln117_1675_fu_1146_p2 = (or_ln117_1674_reg_1638 | and_ln102_2128_fu_1141_p2);

assign or_ln117_fu_548_p2 = (and_ln102_2107_fu_542_p2 | and_ln102_2097_fu_522_p2);

assign select_ln117_1817_fu_618_p3 = ((or_ln117_reg_1508[0:0] == 1'b1) ? select_ln117_fu_611_p3 : 2'd3);

assign select_ln117_1818_fu_634_p3 = ((and_ln102_2093_reg_1484[0:0] == 1'b1) ? zext_ln117_193_fu_625_p1 : 3'd4);

assign select_ln117_1819_fu_645_p3 = ((or_ln117_1651_fu_629_p2[0:0] == 1'b1) ? select_ln117_1818_fu_634_p3 : 3'd5);

assign select_ln117_1820_fu_659_p3 = ((or_ln117_1652_fu_641_p2[0:0] == 1'b1) ? select_ln117_1819_fu_645_p3 : 3'd6);

assign select_ln117_1821_fu_667_p3 = ((or_ln117_1653_fu_653_p2[0:0] == 1'b1) ? select_ln117_1820_fu_659_p3 : 3'd7);

assign select_ln117_1822_fu_679_p3 = ((and_ln102_reg_1468_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_194_fu_675_p1 : 4'd8);

assign select_ln117_1823_fu_748_p3 = ((or_ln117_1654_fu_743_p2[0:0] == 1'b1) ? select_ln117_1822_reg_1536 : 4'd9);

assign select_ln117_1824_fu_760_p3 = ((or_ln117_1655_reg_1541[0:0] == 1'b1) ? select_ln117_1823_fu_748_p3 : 4'd10);

assign select_ln117_1825_fu_771_p3 = ((or_ln117_1656_fu_755_p2[0:0] == 1'b1) ? select_ln117_1824_fu_760_p3 : 4'd11);

assign select_ln117_1826_fu_785_p3 = ((or_ln117_1657_fu_767_p2[0:0] == 1'b1) ? select_ln117_1825_fu_771_p3 : 4'd12);

assign select_ln117_1827_fu_799_p3 = ((or_ln117_1658_fu_779_p2[0:0] == 1'b1) ? select_ln117_1826_fu_785_p3 : 4'd13);

assign select_ln117_1828_fu_807_p3 = ((or_ln117_1659_fu_793_p2[0:0] == 1'b1) ? select_ln117_1827_fu_799_p3 : 4'd14);

assign select_ln117_1829_fu_883_p3 = ((or_ln117_1660_fu_878_p2[0:0] == 1'b1) ? select_ln117_1828_reg_1576 : 4'd15);

assign select_ln117_1830_fu_899_p3 = ((icmp_ln86_reg_1294_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_195_fu_890_p1 : 5'd16);

assign select_ln117_1831_fu_910_p3 = ((or_ln117_1661_fu_894_p2[0:0] == 1'b1) ? select_ln117_1830_fu_899_p3 : 5'd17);

assign select_ln117_1832_fu_924_p3 = ((or_ln117_1662_fu_906_p2[0:0] == 1'b1) ? select_ln117_1831_fu_910_p3 : 5'd18);

assign select_ln117_1833_fu_936_p3 = ((or_ln117_1663_fu_918_p2[0:0] == 1'b1) ? select_ln117_1832_fu_924_p3 : 5'd19);

assign select_ln117_1834_fu_944_p3 = ((or_ln117_1664_fu_932_p2[0:0] == 1'b1) ? select_ln117_1833_fu_936_p3 : 5'd20);

assign select_ln117_1835_fu_995_p3 = ((or_ln117_1665_fu_990_p2[0:0] == 1'b1) ? select_ln117_1834_reg_1609 : 5'd21);

assign select_ln117_1836_fu_1007_p3 = ((or_ln117_1666_reg_1614[0:0] == 1'b1) ? select_ln117_1835_fu_995_p3 : 5'd22);

assign select_ln117_1837_fu_1014_p3 = ((or_ln117_1667_fu_1002_p2[0:0] == 1'b1) ? select_ln117_1836_fu_1007_p3 : 5'd23);

assign select_ln117_1838_fu_1027_p3 = ((or_ln117_1668_reg_1620[0:0] == 1'b1) ? select_ln117_1837_fu_1014_p3 : 5'd24);

assign select_ln117_1839_fu_1039_p3 = ((or_ln117_1669_fu_1022_p2[0:0] == 1'b1) ? select_ln117_1838_fu_1027_p3 : 5'd25);

assign select_ln117_1840_fu_1047_p3 = ((or_ln117_1670_fu_1034_p2[0:0] == 1'b1) ? select_ln117_1839_fu_1039_p3 : 5'd26);

assign select_ln117_1841_fu_1088_p3 = ((or_ln117_1671_fu_1079_p2[0:0] == 1'b1) ? select_ln117_1840_reg_1633 : 5'd27);

assign select_ln117_1842_fu_1101_p3 = ((or_ln117_1672_fu_1084_p2[0:0] == 1'b1) ? select_ln117_1841_fu_1088_p3 : 5'd28);

assign select_ln117_1843_fu_1115_p3 = ((or_ln117_1673_fu_1095_p2[0:0] == 1'b1) ? select_ln117_1842_fu_1101_p3 : 5'd29);

assign select_ln117_1844_fu_1123_p3 = ((or_ln117_1674_fu_1109_p2[0:0] == 1'b1) ? select_ln117_1843_fu_1115_p3 : 5'd30);

assign select_ln117_fu_611_p3 = ((and_ln102_2097_reg_1496[0:0] == 1'b1) ? zext_ln117_fu_607_p1 : 2'd2);

assign xor_ln104_887_fu_498_p2 = (icmp_ln86_1870_reg_1305 ^ 1'd1);

assign xor_ln104_888_fu_695_p2 = (icmp_ln86_1871_reg_1310_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_889_fu_512_p2 = (icmp_ln86_1872_reg_1316 ^ 1'd1);

assign xor_ln104_890_fu_563_p2 = (icmp_ln86_1873_reg_1322_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_891_fu_815_p2 = (icmp_ln86_1874_reg_1328_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_892_fu_829_p2 = (icmp_ln86_1875_reg_1334_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_893_fu_527_p2 = (icmp_ln86_1876_reg_1340 ^ 1'd1);

assign xor_ln104_894_fu_573_p2 = (icmp_ln86_1877_reg_1346_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_895_fu_710_p2 = (icmp_ln86_1878_reg_1352_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_896_fu_839_p2 = (icmp_ln86_1879_reg_1358_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_897_fu_844_p2 = (icmp_ln86_1880_reg_1364_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_898_fu_962_p2 = (icmp_ln86_1881_reg_1370_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_899_fu_1055_p2 = (icmp_ln86_1882_reg_1376_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_900_fu_1131_p2 = (icmp_ln86_1883_reg_1382_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_554_p2 = (icmp_ln86_reg_1294_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_601_p2 = (1'd1 ^ and_ln102_2105_fu_583_p2);

assign zext_ln117_193_fu_625_p1 = select_ln117_1817_fu_618_p3;

assign zext_ln117_194_fu_675_p1 = select_ln117_1821_fu_667_p3;

assign zext_ln117_195_fu_890_p1 = select_ln117_1829_fu_883_p3;

assign zext_ln117_fu_607_p1 = xor_ln117_fu_601_p2;

endmodule //my_prj_decision_function_110
