

================================================================
== Vitis HLS Report for 'IDCT2B8'
================================================================
* Date:           Mon Dec 22 13:39:54 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dct2_dir
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.409 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        3|        3|  9.999 ns|  9.999 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------+---------+---------+---------+----------+----------+-----+-----+---------+
        |                   |         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |      Instance     |  Module |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------+---------+---------+---------+----------+----------+-----+-----+---------+
        |grp_IDCT2B4_fu_92  |IDCT2B4  |        1|        1|  3.333 ns|  3.333 ns|    1|    1|      yes|
        +-------------------+---------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|        0|    2334|    -|
|FIFO             |        -|     -|        -|       -|    -|
|Instance         |        -|    12|      320|     604|    -|
|Memory           |        -|     -|        -|       -|    -|
|Multiplexer      |        -|     -|        0|     160|    -|
|Register         |        -|     -|     1214|       -|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |        0|    12|     1534|    3098|    0|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1934|  1968|  1799680|  899840|  463|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |        0|    ~0|       ~0|      ~0|    0|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+-------------------+---------+----+-----+-----+-----+
    |        Instance       |       Module      | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------+-------------------+---------+----+-----+-----+-----+
    |grp_IDCT2B4_fu_92      |IDCT2B4            |        0|   2|  205|  604|    0|
    |mul_32s_7s_32_2_1_U9   |mul_32s_7s_32_2_1  |        0|   2|   23|    0|    0|
    |mul_32s_7s_32_2_1_U11  |mul_32s_7s_32_2_1  |        0|   2|   23|    0|    0|
    |mul_32s_8s_32_2_1_U10  |mul_32s_8s_32_2_1  |        0|   2|   23|    0|    0|
    |mul_32s_8s_32_2_1_U12  |mul_32s_8s_32_2_1  |        0|   2|   23|    0|    0|
    |mul_32s_8s_32_2_1_U13  |mul_32s_8s_32_2_1  |        0|   2|   23|    0|    0|
    +-----------------------+-------------------+---------+----+-----+-----+-----+
    |Total                  |                   |        0|  12|  320|  604|    0|
    +-----------------------+-------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln65_1_fu_277_p2  |         +|   0|  0|  65|          32|          32|
    |add_ln65_2_fu_282_p2  |         +|   0|  0|  65|          32|          32|
    |add_ln65_3_fu_155_p2  |         +|   0|  0|  65|          32|          32|
    |add_ln65_4_fu_173_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln65_5_fu_250_p2  |         +|   0|  0|  65|          32|          32|
    |add_ln65_6_fu_266_p2  |         +|   0|  0|  65|          32|          32|
    |add_ln65_fu_272_p2    |         +|   0|  0|  65|          32|          32|
    |add_ln66_1_fu_409_p2  |         +|   0|  0|  65|          32|          32|
    |add_ln66_2_fu_481_p2  |         +|   0|  0|  65|          32|          32|
    |add_ln66_3_fu_371_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln66_fu_476_p2    |         +|   0|  0|  65|          32|          32|
    |add_ln67_1_fu_441_p2  |         +|   0|  0|  65|          32|          32|
    |add_ln67_2_fu_447_p2  |         +|   0|  0|  65|          32|          32|
    |add_ln67_3_fu_426_p2  |         +|   0|  0|  65|          32|          32|
    |add_ln67_4_fu_295_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln67_5_fu_306_p2  |         +|   0|  0|  65|          32|          32|
    |add_ln67_fu_436_p2    |         +|   0|  0|  65|          32|          32|
    |add_ln68_1_fu_464_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln68_2_fu_470_p2  |         +|   0|  0|  65|          32|          32|
    |add_ln68_3_fu_453_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln68_4_fu_323_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln68_fu_459_p2    |         +|   0|  0|  65|          32|          32|
    |add_ln70_fu_486_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln71_fu_490_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln72_fu_495_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln73_fu_499_p2    |         +|   0|  0|  32|          32|          32|
    |sub_ln65_1_fu_149_p2  |         -|   0|  0|  65|          32|          32|
    |sub_ln65_2_fu_185_p2  |         -|   0|  0|  65|          32|          32|
    |sub_ln65_3_fu_191_p2  |         -|   0|  0|  65|          32|          32|
    |sub_ln65_4_fu_239_p2  |         -|   0|  0|  65|          32|          32|
    |sub_ln65_fu_137_p2    |         -|   0|  0|  32|          32|          32|
    |sub_ln66_1_fu_388_p2  |         -|   0|  0|  65|          32|          32|
    |sub_ln66_2_fu_393_p2  |         -|   0|  0|  32|           1|          32|
    |sub_ln66_3_fu_403_p2  |         -|   0|  0|  65|          32|          32|
    |sub_ln66_fu_382_p2    |         -|   0|  0|  65|          32|          32|
    |sub_ln67_1_fu_317_p2  |         -|   0|  0|  65|          32|          32|
    |sub_ln67_2_fu_432_p2  |         -|   0|  0|  65|          32|          32|
    |sub_ln67_fu_415_p2    |         -|   0|  0|  65|          32|          32|
    |sub_ln68_1_fu_340_p2  |         -|   0|  0|  65|          32|          32|
    |sub_ln68_fu_334_p2    |         -|   0|  0|  65|          32|          32|
    |sub_ln74_fu_503_p2    |         -|   0|  0|  32|          32|          32|
    |sub_ln75_fu_507_p2    |         -|   0|  0|  32|          32|          32|
    |sub_ln76_fu_511_p2    |         -|   0|  0|  32|          32|          32|
    |sub_ln77_fu_516_p2    |         -|   0|  0|  32|          32|          32|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|2334|        1378|        1410|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |grp_fu_100_p2  |  32|          2|   32|         64|
    |grp_fu_105_p2  |  32|          2|   32|         64|
    |grp_fu_110_p2  |  32|          2|   32|         64|
    |grp_fu_115_p2  |  32|          2|   32|         64|
    |grp_fu_120_p2  |  32|          2|   32|         64|
    +---------------+----+-----------+-----+-----------+
    |Total          | 160|         10|  160|        320|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln65_2_reg_645                   |  32|   0|   32|          0|
    |add_ln65_2_reg_645_pp0_iter2_reg     |  32|   0|   32|          0|
    |add_ln65_3_reg_630                   |  32|   0|   32|          0|
    |add_ln66_1_reg_695                   |  32|   0|   32|          0|
    |add_ln67_2_reg_700                   |  32|   0|   32|          0|
    |add_ln67_4_reg_651                   |  32|   0|   32|          0|
    |add_ln68_2_reg_706                   |  32|   0|   32|          0|
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |evens_1_reg_672                      |  32|   0|   32|          0|
    |evens_2_reg_678                      |  32|   0|   32|          0|
    |evens_3_reg_684                      |  32|   0|   32|          0|
    |evens_reg_666                        |  32|   0|   32|          0|
    |grp_IDCT2B4_fu_92_ap_start_reg       |   1|   0|    1|          0|
    |grp_fu_100_ce                        |   1|   0|    1|          0|
    |grp_fu_100_p0                        |  32|   0|   32|          0|
    |grp_fu_105_ce                        |   1|   0|    1|          0|
    |grp_fu_105_p0                        |  32|   0|   32|          0|
    |grp_fu_110_ce                        |   1|   0|    1|          0|
    |grp_fu_110_p0                        |  32|   0|   32|          0|
    |grp_fu_115_ce                        |   1|   0|    1|          0|
    |grp_fu_115_p0                        |  32|   0|   32|          0|
    |grp_fu_120_ce                        |   1|   0|    1|          0|
    |grp_fu_120_p0                        |  32|   0|   32|          0|
    |in_0_val_read_reg_625                |  26|   0|   26|          0|
    |in_1_val_read_reg_616                |  32|   0|   32|          0|
    |in_1_val_read_reg_616_pp0_iter1_reg  |  32|   0|   32|          0|
    |in_2_val_read_reg_611                |  32|   0|   32|          0|
    |in_3_val_read_reg_602                |  32|   0|   32|          0|
    |in_3_val_read_reg_602_pp0_iter1_reg  |  32|   0|   32|          0|
    |in_4_val_read_reg_597                |  26|   0|   26|          0|
    |in_5_val_read_reg_586                |  32|   0|   32|          0|
    |in_6_val_read_reg_581                |  32|   0|   32|          0|
    |in_7_val_read_reg_568                |  32|   0|   32|          0|
    |in_7_val_read_reg_568_pp0_iter1_reg  |  32|   0|   32|          0|
    |pre_grp_fu_100_p2_reg                |  32|   0|   32|          0|
    |pre_grp_fu_105_p2_reg                |  32|   0|   32|          0|
    |pre_grp_fu_110_p2_reg                |  32|   0|   32|          0|
    |pre_grp_fu_115_p2_reg                |  32|   0|   32|          0|
    |pre_grp_fu_120_p2_reg                |  32|   0|   32|          0|
    |shl_ln65_4_reg_635                   |  32|   0|   32|          0|
    |shl_ln65_4_reg_635_pp0_iter1_reg     |  32|   0|   32|          0|
    |sub_ln65_3_reg_640                   |  32|   0|   32|          0|
    |sub_ln66_1_reg_690                   |  32|   0|   32|          0|
    |sub_ln67_1_reg_656                   |  32|   0|   32|          0|
    |sub_ln68_1_reg_661                   |  32|   0|   32|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |1214|   0| 1214|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|       IDCT2B8|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|       IDCT2B8|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|       IDCT2B8|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|       IDCT2B8|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|       IDCT2B8|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|       IDCT2B8|  return value|
|ap_ce        |   in|    1|  ap_ctrl_hs|       IDCT2B8|  return value|
|ap_return_0  |  out|   32|  ap_ctrl_hs|       IDCT2B8|  return value|
|ap_return_1  |  out|   32|  ap_ctrl_hs|       IDCT2B8|  return value|
|ap_return_2  |  out|   32|  ap_ctrl_hs|       IDCT2B8|  return value|
|ap_return_3  |  out|   32|  ap_ctrl_hs|       IDCT2B8|  return value|
|ap_return_4  |  out|   32|  ap_ctrl_hs|       IDCT2B8|  return value|
|ap_return_5  |  out|   32|  ap_ctrl_hs|       IDCT2B8|  return value|
|ap_return_6  |  out|   32|  ap_ctrl_hs|       IDCT2B8|  return value|
|ap_return_7  |  out|   32|  ap_ctrl_hs|       IDCT2B8|  return value|
|in_0_val     |   in|   26|     ap_none|      in_0_val|        scalar|
|in_1_val     |   in|   32|     ap_none|      in_1_val|        scalar|
|in_2_val     |   in|   32|     ap_none|      in_2_val|        scalar|
|in_3_val     |   in|   32|     ap_none|      in_3_val|        scalar|
|in_4_val     |   in|   26|     ap_none|      in_4_val|        scalar|
|in_5_val     |   in|   32|     ap_none|      in_5_val|        scalar|
|in_6_val     |   in|   32|     ap_none|      in_6_val|        scalar|
|in_7_val     |   in|   32|     ap_none|      in_7_val|        scalar|
+-------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.90>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%in_7_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_7_val" [src/IDCT2.cpp:57]   --->   Operation 5 'read' 'in_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%in_6_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_6_val" [src/IDCT2.cpp:57]   --->   Operation 6 'read' 'in_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%in_5_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_5_val" [src/IDCT2.cpp:57]   --->   Operation 7 'read' 'in_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%in_4_val_read = read i26 @_ssdm_op_Read.ap_auto.i26, i26 %in_4_val" [src/IDCT2.cpp:57]   --->   Operation 8 'read' 'in_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%in_3_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_3_val" [src/IDCT2.cpp:57]   --->   Operation 9 'read' 'in_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%in_2_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_2_val" [src/IDCT2.cpp:57]   --->   Operation 10 'read' 'in_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%in_1_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_1_val" [src/IDCT2.cpp:57]   --->   Operation 11 'read' 'in_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%in_0_val_read = read i26 @_ssdm_op_Read.ap_auto.i26, i26 %in_0_val" [src/IDCT2.cpp:57]   --->   Operation 12 'read' 'in_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node sub_ln65)   --->   "%shl_ln65 = shl i32 %in_1_val_read, i32 7" [src/IDCT2.cpp:65]   --->   Operation 13 'shl' 'shl_ln65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node sub_ln65)   --->   "%shl_ln65_1 = shl i32 %in_1_val_read, i32 5" [src/IDCT2.cpp:65]   --->   Operation 14 'shl' 'shl_ln65_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.85ns) (out node of the LUT)   --->   "%sub_ln65 = sub i32 %shl_ln65, i32 %shl_ln65_1" [src/IDCT2.cpp:65]   --->   Operation 15 'sub' 'sub_ln65' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%shl_ln65_2 = shl i32 %in_1_val_read, i32 3" [src/IDCT2.cpp:65]   --->   Operation 16 'shl' 'shl_ln65_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln65_1 = sub i32 %sub_ln65, i32 %shl_ln65_2" [src/IDCT2.cpp:65]   --->   Operation 17 'sub' 'sub_ln65_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 18 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln65_3 = add i32 %sub_ln65_1, i32 %in_1_val_read" [src/IDCT2.cpp:65]   --->   Operation 18 'add' 'add_ln65_3' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node add_ln65_4)   --->   "%shl_ln65_3 = shl i32 %in_3_val_read, i32 6" [src/IDCT2.cpp:65]   --->   Operation 19 'shl' 'shl_ln65_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%shl_ln65_4 = shl i32 %in_3_val_read, i32 4" [src/IDCT2.cpp:65]   --->   Operation 20 'shl' 'shl_ln65_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln65_4 = add i32 %shl_ln65_3, i32 %shl_ln65_4" [src/IDCT2.cpp:65]   --->   Operation 21 'add' 'add_ln65_4' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%shl_ln65_5 = shl i32 %in_3_val_read, i32 2" [src/IDCT2.cpp:65]   --->   Operation 22 'shl' 'shl_ln65_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln65_2 = sub i32 %add_ln65_4, i32 %shl_ln65_5" [src/IDCT2.cpp:65]   --->   Operation 23 'sub' 'sub_ln65_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 24 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln65_3 = sub i32 %sub_ln65_2, i32 %in_3_val_read" [src/IDCT2.cpp:65]   --->   Operation 24 'sub' 'sub_ln65_3' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 25 [2/2] (0.70ns) (share mux size 5)   --->   "%muxLogicI0_to_mul_ln66_1 = muxlogic i32 %in_7_val_read"   --->   Operation 25 'muxlogic' 'muxLogicI0_to_mul_ln66_1' <Predicate = true> <Delay = 0.70>
ST_1 : Operation 26 [2/2] (0.70ns) (share mux size 5)   --->   "%muxLogicI1_to_mul_ln66_1 = muxlogic i32 4294967246"   --->   Operation 26 'muxlogic' 'muxLogicI1_to_mul_ln66_1' <Predicate = true> <Delay = 0.70>
ST_1 : Operation 27 [2/2] (0.70ns) (share mux size 5)   --->   "%muxLogicI0_to_mul_ln67 = muxlogic i32 %in_3_val_read"   --->   Operation 27 'muxlogic' 'muxLogicI0_to_mul_ln67' <Predicate = true> <Delay = 0.70>
ST_1 : Operation 28 [2/2] (0.70ns) (share mux size 5)   --->   "%muxLogicI1_to_mul_ln67 = muxlogic i32 4294967207"   --->   Operation 28 'muxlogic' 'muxLogicI1_to_mul_ln67' <Predicate = true> <Delay = 0.70>
ST_1 : Operation 29 [2/2] (0.70ns) (share mux size 5)   --->   "%muxLogicI0_to_mul_ln68 = muxlogic i32 %in_3_val_read"   --->   Operation 29 'muxlogic' 'muxLogicI0_to_mul_ln68' <Predicate = true> <Delay = 0.70>
ST_1 : Operation 30 [2/2] (0.70ns) (share mux size 5)   --->   "%muxLogicI1_to_mul_ln68 = muxlogic i32 4294967246"   --->   Operation 30 'muxlogic' 'muxLogicI1_to_mul_ln68' <Predicate = true> <Delay = 0.70>
ST_1 : Operation 31 [2/2] (0.70ns) (share mux size 5)   --->   "%muxLogicI0_to_mul_ln68_1 = muxlogic i32 %in_7_val_read"   --->   Operation 31 'muxlogic' 'muxLogicI0_to_mul_ln68_1' <Predicate = true> <Delay = 0.70>
ST_1 : Operation 32 [2/2] (0.70ns) (share mux size 5)   --->   "%muxLogicI1_to_mul_ln68_1 = muxlogic i32 4294967207"   --->   Operation 32 'muxlogic' 'muxLogicI1_to_mul_ln68_1' <Predicate = true> <Delay = 0.70>

State 2 <SV = 1> <Delay = 2.18>
ST_2 : Operation 33 [2/2] (2.15ns)   --->   "%call_ret = call i128 @IDCT2B4, i26 %in_0_val_read, i32 %in_2_val_read, i26 %in_4_val_read, i32 %in_6_val_read" [src/IDCT2.cpp:64]   --->   Operation 33 'call' 'call_ret' <Predicate = true> <Delay = 2.15> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln65_6 = shl i32 %in_5_val_read, i32 6" [src/IDCT2.cpp:65]   --->   Operation 34 'shl' 'shl_ln65_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln65_7 = shl i32 %in_5_val_read, i32 4" [src/IDCT2.cpp:65]   --->   Operation 35 'shl' 'shl_ln65_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln65_4 = sub i32 %shl_ln65_6, i32 %shl_ln65_7" [src/IDCT2.cpp:65]   --->   Operation 36 'sub' 'sub_ln65_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%shl_ln65_8 = shl i32 %in_5_val_read, i32 1" [src/IDCT2.cpp:65]   --->   Operation 37 'shl' 'shl_ln65_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln65_5 = add i32 %sub_ln65_4, i32 %shl_ln65_8" [src/IDCT2.cpp:65]   --->   Operation 38 'add' 'add_ln65_5' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%shl_ln65_9 = shl i32 %in_7_val_read, i32 4" [src/IDCT2.cpp:65]   --->   Operation 39 'shl' 'shl_ln65_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%shl_ln65_10 = shl i32 %in_7_val_read, i32 1" [src/IDCT2.cpp:65]   --->   Operation 40 'shl' 'shl_ln65_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln65_6 = add i32 %shl_ln65_9, i32 %shl_ln65_10" [src/IDCT2.cpp:65]   --->   Operation 41 'add' 'add_ln65_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln65 = add i32 %add_ln65_3, i32 %add_ln65_5" [src/IDCT2.cpp:65]   --->   Operation 42 'add' 'add_ln65' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 43 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln65_1 = add i32 %sub_ln65_3, i32 %add_ln65_6" [src/IDCT2.cpp:65]   --->   Operation 43 'add' 'add_ln65_1' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 44 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln65_2 = add i32 %add_ln65_1, i32 %add_ln65" [src/IDCT2.cpp:65]   --->   Operation 44 'add' 'add_ln65_2' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 45 [2/2] (0.70ns) (share mux size 5)   --->   "%muxLogicI0_to_mul_ln66 = muxlogic i32 %in_5_val_read"   --->   Operation 45 'muxlogic' 'muxLogicI0_to_mul_ln66' <Predicate = true> <Delay = 0.70>
ST_2 : Operation 46 [2/2] (0.70ns) (share mux size 5)   --->   "%muxLogicI1_to_mul_ln66 = muxlogic i32 4294967207"   --->   Operation 46 'muxlogic' 'muxLogicI1_to_mul_ln66' <Predicate = true> <Delay = 0.70>
ST_2 : Operation 47 [1/2] (0.00ns) (share mux size 5)   --->   "%muxLogicI0_to_mul_ln66_1 = muxlogic i32 %in_7_val_read"   --->   Operation 47 'muxlogic' 'muxLogicI0_to_mul_ln66_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/2] (0.00ns) (share mux size 5)   --->   "%muxLogicI1_to_mul_ln66_1 = muxlogic i32 4294967246"   --->   Operation 48 'muxlogic' 'muxLogicI1_to_mul_ln66_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (2.18ns) (share mux size 5)   --->   "%mul_ln66_1 = mul i32 %in_7_val_read, i32 4294967246" [src/IDCT2.cpp:66]   --->   Operation 49 'mul' 'mul_ln66_1' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/2] (0.00ns) (share mux size 5)   --->   "%muxLogicI0_to_mul_ln67 = muxlogic i32 %in_3_val_read"   --->   Operation 50 'muxlogic' 'muxLogicI0_to_mul_ln67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/2] (0.00ns) (share mux size 5)   --->   "%muxLogicI1_to_mul_ln67 = muxlogic i32 4294967207"   --->   Operation 51 'muxlogic' 'muxLogicI1_to_mul_ln67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [2/2] (2.15ns) (share mux size 5)   --->   "%mul_ln67 = mul i32 %in_3_val_read, i32 4294967207" [src/IDCT2.cpp:67]   --->   Operation 52 'mul' 'mul_ln67' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.85ns)   --->   "%add_ln67_4 = add i32 %shl_ln65_7, i32 %shl_ln65_8" [src/IDCT2.cpp:67]   --->   Operation 53 'add' 'add_ln67_4' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%shl_ln67_1 = shl i32 %in_7_val_read, i32 6" [src/IDCT2.cpp:67]   --->   Operation 54 'shl' 'shl_ln67_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_5 = add i32 %shl_ln67_1, i32 %shl_ln65_9" [src/IDCT2.cpp:67]   --->   Operation 55 'add' 'add_ln67_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%shl_ln67_2 = shl i32 %in_7_val_read, i32 2" [src/IDCT2.cpp:67]   --->   Operation 56 'shl' 'shl_ln67_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln67_1 = sub i32 %add_ln67_5, i32 %shl_ln67_2" [src/IDCT2.cpp:67]   --->   Operation 57 'sub' 'sub_ln67_1' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 58 [1/2] (0.00ns) (share mux size 5)   --->   "%muxLogicI0_to_mul_ln68 = muxlogic i32 %in_3_val_read"   --->   Operation 58 'muxlogic' 'muxLogicI0_to_mul_ln68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/2] (0.00ns) (share mux size 5)   --->   "%muxLogicI1_to_mul_ln68 = muxlogic i32 4294967246"   --->   Operation 59 'muxlogic' 'muxLogicI1_to_mul_ln68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [2/2] (2.18ns) (share mux size 5)   --->   "%mul_ln68 = mul i32 %in_3_val_read, i32 4294967246" [src/IDCT2.cpp:68]   --->   Operation 60 'mul' 'mul_ln68' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.85ns)   --->   "%add_ln68_4 = add i32 %shl_ln65_6, i32 %shl_ln65_7" [src/IDCT2.cpp:68]   --->   Operation 61 'add' 'add_ln68_4' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%shl_ln68 = shl i32 %in_5_val_read, i32 2" [src/IDCT2.cpp:68]   --->   Operation 62 'shl' 'shl_ln68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln68 = sub i32 %add_ln68_4, i32 %shl_ln68" [src/IDCT2.cpp:68]   --->   Operation 63 'sub' 'sub_ln68' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 64 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln68_1 = sub i32 %sub_ln68, i32 %in_5_val_read" [src/IDCT2.cpp:68]   --->   Operation 64 'sub' 'sub_ln68_1' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 65 [1/2] (0.00ns) (share mux size 5)   --->   "%muxLogicI0_to_mul_ln68_1 = muxlogic i32 %in_7_val_read"   --->   Operation 65 'muxlogic' 'muxLogicI0_to_mul_ln68_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/2] (0.00ns) (share mux size 5)   --->   "%muxLogicI1_to_mul_ln68_1 = muxlogic i32 4294967207"   --->   Operation 66 'muxlogic' 'muxLogicI1_to_mul_ln68_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [2/2] (2.15ns) (share mux size 5)   --->   "%mul_ln68_1 = mul i32 %in_7_val_read, i32 4294967207" [src/IDCT2.cpp:68]   --->   Operation 67 'mul' 'mul_ln68_1' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.40>
ST_3 : Operation 68 [1/2] (2.20ns)   --->   "%call_ret = call i128 @IDCT2B4, i26 %in_0_val_read, i32 %in_2_val_read, i26 %in_4_val_read, i32 %in_6_val_read" [src/IDCT2.cpp:64]   --->   Operation 68 'call' 'call_ret' <Predicate = true> <Delay = 2.20> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%evens = extractvalue i128 %call_ret" [src/IDCT2.cpp:64]   --->   Operation 69 'extractvalue' 'evens' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%evens_1 = extractvalue i128 %call_ret" [src/IDCT2.cpp:64]   --->   Operation 70 'extractvalue' 'evens_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%evens_2 = extractvalue i128 %call_ret" [src/IDCT2.cpp:64]   --->   Operation 71 'extractvalue' 'evens_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%evens_3 = extractvalue i128 %call_ret" [src/IDCT2.cpp:64]   --->   Operation 72 'extractvalue' 'evens_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%shl_ln66 = shl i32 %in_1_val_read, i32 6" [src/IDCT2.cpp:66]   --->   Operation 73 'shl' 'shl_ln66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%shl_ln66_1 = shl i32 %in_1_val_read, i32 4" [src/IDCT2.cpp:66]   --->   Operation 74 'shl' 'shl_ln66_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.85ns)   --->   "%add_ln66_3 = add i32 %shl_ln66, i32 %shl_ln66_1" [src/IDCT2.cpp:66]   --->   Operation 75 'add' 'add_ln66_3' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%shl_ln66_2 = shl i32 %in_1_val_read, i32 2" [src/IDCT2.cpp:66]   --->   Operation 76 'shl' 'shl_ln66_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln66 = sub i32 %add_ln66_3, i32 %shl_ln66_2" [src/IDCT2.cpp:66]   --->   Operation 77 'sub' 'sub_ln66' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 78 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln66_1 = sub i32 %sub_ln66, i32 %in_1_val_read" [src/IDCT2.cpp:66]   --->   Operation 78 'sub' 'sub_ln66_1' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 79 [1/1] (0.85ns)   --->   "%sub_ln66_2 = sub i32 0, i32 %shl_ln65_4" [src/IDCT2.cpp:66]   --->   Operation 79 'sub' 'sub_ln66_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%shl_ln66_3 = shl i32 %in_3_val_read, i32 1" [src/IDCT2.cpp:66]   --->   Operation 80 'shl' 'shl_ln66_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln66_3 = sub i32 %sub_ln66_2, i32 %shl_ln66_3" [src/IDCT2.cpp:66]   --->   Operation 81 'sub' 'sub_ln66_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 82 [1/2] (0.00ns) (share mux size 5)   --->   "%muxLogicI0_to_mul_ln66 = muxlogic i32 %in_5_val_read"   --->   Operation 82 'muxlogic' 'muxLogicI0_to_mul_ln66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/2] (0.00ns) (share mux size 5)   --->   "%muxLogicI1_to_mul_ln66 = muxlogic i32 4294967207"   --->   Operation 83 'muxlogic' 'muxLogicI1_to_mul_ln66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [2/2] (2.15ns) (share mux size 5)   --->   "%mul_ln66 = mul i32 %in_5_val_read, i32 4294967207" [src/IDCT2.cpp:66]   --->   Operation 84 'mul' 'mul_ln66' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/2] (0.28ns) (share mux size 5)   --->   "%mul_ln66_1 = mul i32 %in_7_val_read, i32 4294967246" [src/IDCT2.cpp:66]   --->   Operation 85 'mul' 'mul_ln66_1' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln66_1 = add i32 %sub_ln66_3, i32 %mul_ln66_1" [src/IDCT2.cpp:66]   --->   Operation 86 'add' 'add_ln66_1' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln67 = sub i32 %shl_ln66, i32 %shl_ln66_1" [src/IDCT2.cpp:67]   --->   Operation 87 'sub' 'sub_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%shl_ln67 = shl i32 %in_1_val_read, i32 1" [src/IDCT2.cpp:67]   --->   Operation 88 'shl' 'shl_ln67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln67_3 = add i32 %sub_ln67, i32 %shl_ln67" [src/IDCT2.cpp:67]   --->   Operation 89 'add' 'add_ln67_3' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 90 [1/2] (0.29ns) (share mux size 5)   --->   "%mul_ln67 = mul i32 %in_3_val_read, i32 4294967207" [src/IDCT2.cpp:67]   --->   Operation 90 'mul' 'mul_ln67' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln67_2 = sub i32 %sub_ln67_1, i32 %in_7_val_read" [src/IDCT2.cpp:67]   --->   Operation 91 'sub' 'sub_ln67_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67 = add i32 %add_ln67_3, i32 %add_ln67_4" [src/IDCT2.cpp:67]   --->   Operation 92 'add' 'add_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 93 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln67_1 = add i32 %mul_ln67, i32 %sub_ln67_2" [src/IDCT2.cpp:67]   --->   Operation 93 'add' 'add_ln67_1' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 94 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln67_2 = add i32 %add_ln67_1, i32 %add_ln67" [src/IDCT2.cpp:67]   --->   Operation 94 'add' 'add_ln67_2' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 95 [1/1] (0.85ns)   --->   "%add_ln68_3 = add i32 %shl_ln66_1, i32 %shl_ln67" [src/IDCT2.cpp:68]   --->   Operation 95 'add' 'add_ln68_3' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/2] (0.28ns) (share mux size 5)   --->   "%mul_ln68 = mul i32 %in_3_val_read, i32 4294967246" [src/IDCT2.cpp:68]   --->   Operation 96 'mul' 'mul_ln68' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/2] (0.29ns) (share mux size 5)   --->   "%mul_ln68_1 = mul i32 %in_7_val_read, i32 4294967207" [src/IDCT2.cpp:68]   --->   Operation 97 'mul' 'mul_ln68_1' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln68 = add i32 %add_ln68_3, i32 %sub_ln68_1" [src/IDCT2.cpp:68]   --->   Operation 98 'add' 'add_ln68' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 99 [1/1] (0.85ns)   --->   "%add_ln68_1 = add i32 %mul_ln68, i32 %mul_ln68_1" [src/IDCT2.cpp:68]   --->   Operation 99 'add' 'add_ln68_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln68_2 = add i32 %add_ln68_1, i32 %add_ln68" [src/IDCT2.cpp:68]   --->   Operation 100 'add' 'add_ln68_2' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.20>
ST_4 : Operation 101 [1/2] (0.29ns) (share mux size 5)   --->   "%mul_ln66 = mul i32 %in_5_val_read, i32 4294967207" [src/IDCT2.cpp:66]   --->   Operation 101 'mul' 'mul_ln66' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66 = add i32 %sub_ln66_1, i32 %mul_ln66" [src/IDCT2.cpp:66]   --->   Operation 102 'add' 'add_ln66' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 103 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln66_2 = add i32 %add_ln66_1, i32 %add_ln66" [src/IDCT2.cpp:66]   --->   Operation 103 'add' 'add_ln66_2' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 104 [1/1] (0.85ns)   --->   "%add_ln70 = add i32 %evens, i32 %add_ln65_2" [src/IDCT2.cpp:70]   --->   Operation 104 'add' 'add_ln70' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.85ns)   --->   "%add_ln71 = add i32 %evens_1, i32 %add_ln66_2" [src/IDCT2.cpp:71]   --->   Operation 105 'add' 'add_ln71' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.85ns)   --->   "%add_ln72 = add i32 %evens_2, i32 %add_ln67_2" [src/IDCT2.cpp:72]   --->   Operation 106 'add' 'add_ln72' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.85ns)   --->   "%add_ln73 = add i32 %evens_3, i32 %add_ln68_2" [src/IDCT2.cpp:73]   --->   Operation 107 'add' 'add_ln73' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.85ns)   --->   "%sub_ln74 = sub i32 %evens_3, i32 %add_ln68_2" [src/IDCT2.cpp:74]   --->   Operation 108 'sub' 'sub_ln74' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.85ns)   --->   "%sub_ln75 = sub i32 %evens_2, i32 %add_ln67_2" [src/IDCT2.cpp:75]   --->   Operation 109 'sub' 'sub_ln75' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.85ns)   --->   "%sub_ln76 = sub i32 %evens_1, i32 %add_ln66_2" [src/IDCT2.cpp:76]   --->   Operation 110 'sub' 'sub_ln76' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.85ns)   --->   "%sub_ln77 = sub i32 %evens, i32 %add_ln65_2" [src/IDCT2.cpp:77]   --->   Operation 111 'sub' 'sub_ln77' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%mrv = insertvalue i256 <undef>, i32 %add_ln70" [src/IDCT2.cpp:78]   --->   Operation 112 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i256 %mrv, i32 %add_ln71" [src/IDCT2.cpp:78]   --->   Operation 113 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i256 %mrv_1, i32 %add_ln72" [src/IDCT2.cpp:78]   --->   Operation 114 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i256 %mrv_2, i32 %add_ln73" [src/IDCT2.cpp:78]   --->   Operation 115 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i256 %mrv_3, i32 %sub_ln74" [src/IDCT2.cpp:78]   --->   Operation 116 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i256 %mrv_4, i32 %sub_ln75" [src/IDCT2.cpp:78]   --->   Operation 117 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i256 %mrv_5, i32 %sub_ln76" [src/IDCT2.cpp:78]   --->   Operation 118 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i256 %mrv_6, i32 %sub_ln77" [src/IDCT2.cpp:78]   --->   Operation 119 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%ret_ln78 = ret i256 %mrv_7" [src/IDCT2.cpp:78]   --->   Operation 120 'ret' 'ret_ln78' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_2_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_3_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_4_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_5_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_6_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_7_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_7_val_read            (read        ) [ 01110]
in_6_val_read            (read        ) [ 01100]
in_5_val_read            (read        ) [ 01111]
in_4_val_read            (read        ) [ 01100]
in_3_val_read            (read        ) [ 01110]
in_2_val_read            (read        ) [ 01100]
in_1_val_read            (read        ) [ 01110]
in_0_val_read            (read        ) [ 01100]
shl_ln65                 (shl         ) [ 00000]
shl_ln65_1               (shl         ) [ 00000]
sub_ln65                 (sub         ) [ 00000]
shl_ln65_2               (shl         ) [ 00000]
sub_ln65_1               (sub         ) [ 00000]
add_ln65_3               (add         ) [ 01100]
shl_ln65_3               (shl         ) [ 00000]
shl_ln65_4               (shl         ) [ 01110]
add_ln65_4               (add         ) [ 00000]
shl_ln65_5               (shl         ) [ 00000]
sub_ln65_2               (sub         ) [ 00000]
sub_ln65_3               (sub         ) [ 01100]
shl_ln65_6               (shl         ) [ 00000]
shl_ln65_7               (shl         ) [ 00000]
sub_ln65_4               (sub         ) [ 00000]
shl_ln65_8               (shl         ) [ 00000]
add_ln65_5               (add         ) [ 00000]
shl_ln65_9               (shl         ) [ 00000]
shl_ln65_10              (shl         ) [ 00000]
add_ln65_6               (add         ) [ 00000]
add_ln65                 (add         ) [ 00000]
add_ln65_1               (add         ) [ 00000]
add_ln65_2               (add         ) [ 01011]
muxLogicI0_to_mul_ln66_1 (muxlogic    ) [ 00000]
muxLogicI1_to_mul_ln66_1 (muxlogic    ) [ 00000]
muxLogicI0_to_mul_ln67   (muxlogic    ) [ 00000]
muxLogicI1_to_mul_ln67   (muxlogic    ) [ 00000]
add_ln67_4               (add         ) [ 01010]
shl_ln67_1               (shl         ) [ 00000]
add_ln67_5               (add         ) [ 00000]
shl_ln67_2               (shl         ) [ 00000]
sub_ln67_1               (sub         ) [ 01010]
muxLogicI0_to_mul_ln68   (muxlogic    ) [ 00000]
muxLogicI1_to_mul_ln68   (muxlogic    ) [ 00000]
add_ln68_4               (add         ) [ 00000]
shl_ln68                 (shl         ) [ 00000]
sub_ln68                 (sub         ) [ 00000]
sub_ln68_1               (sub         ) [ 01010]
muxLogicI0_to_mul_ln68_1 (muxlogic    ) [ 00000]
muxLogicI1_to_mul_ln68_1 (muxlogic    ) [ 00000]
call_ret                 (call        ) [ 00000]
evens                    (extractvalue) [ 01001]
evens_1                  (extractvalue) [ 01001]
evens_2                  (extractvalue) [ 01001]
evens_3                  (extractvalue) [ 01001]
shl_ln66                 (shl         ) [ 00000]
shl_ln66_1               (shl         ) [ 00000]
add_ln66_3               (add         ) [ 00000]
shl_ln66_2               (shl         ) [ 00000]
sub_ln66                 (sub         ) [ 00000]
sub_ln66_1               (sub         ) [ 01001]
sub_ln66_2               (sub         ) [ 00000]
shl_ln66_3               (shl         ) [ 00000]
sub_ln66_3               (sub         ) [ 00000]
muxLogicI0_to_mul_ln66   (muxlogic    ) [ 00000]
muxLogicI1_to_mul_ln66   (muxlogic    ) [ 00000]
mul_ln66_1               (mul         ) [ 00000]
add_ln66_1               (add         ) [ 01001]
sub_ln67                 (sub         ) [ 00000]
shl_ln67                 (shl         ) [ 00000]
add_ln67_3               (add         ) [ 00000]
mul_ln67                 (mul         ) [ 00000]
sub_ln67_2               (sub         ) [ 00000]
add_ln67                 (add         ) [ 00000]
add_ln67_1               (add         ) [ 00000]
add_ln67_2               (add         ) [ 01001]
add_ln68_3               (add         ) [ 00000]
mul_ln68                 (mul         ) [ 00000]
mul_ln68_1               (mul         ) [ 00000]
add_ln68                 (add         ) [ 00000]
add_ln68_1               (add         ) [ 00000]
add_ln68_2               (add         ) [ 01001]
mul_ln66                 (mul         ) [ 00000]
add_ln66                 (add         ) [ 00000]
add_ln66_2               (add         ) [ 00000]
add_ln70                 (add         ) [ 00000]
add_ln71                 (add         ) [ 00000]
add_ln72                 (add         ) [ 00000]
add_ln73                 (add         ) [ 00000]
sub_ln74                 (sub         ) [ 00000]
sub_ln75                 (sub         ) [ 00000]
sub_ln76                 (sub         ) [ 00000]
sub_ln77                 (sub         ) [ 00000]
mrv                      (insertvalue ) [ 00000]
mrv_1                    (insertvalue ) [ 00000]
mrv_2                    (insertvalue ) [ 00000]
mrv_3                    (insertvalue ) [ 00000]
mrv_4                    (insertvalue ) [ 00000]
mrv_5                    (insertvalue ) [ 00000]
mrv_6                    (insertvalue ) [ 00000]
mrv_7                    (insertvalue ) [ 00000]
ret_ln78                 (ret         ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_0_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_0_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_1_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_1_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_2_val">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_2_val"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_3_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_3_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_4_val">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_4_val"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_5_val">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_5_val"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_6_val">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_6_val"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="in_7_val">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_7_val"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i26"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IDCT2B4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="in_7_val_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_7_val_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="in_6_val_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_6_val_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="in_5_val_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_5_val_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="in_4_val_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="26" slack="0"/>
<pin id="64" dir="0" index="1" bw="26" slack="0"/>
<pin id="65" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_4_val_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="in_3_val_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_3_val_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="in_2_val_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_2_val_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="in_1_val_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_1_val_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="in_0_val_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="26" slack="0"/>
<pin id="88" dir="0" index="1" bw="26" slack="0"/>
<pin id="89" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_0_val_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_IDCT2B4_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="128" slack="0"/>
<pin id="94" dir="0" index="1" bw="26" slack="1"/>
<pin id="95" dir="0" index="2" bw="32" slack="1"/>
<pin id="96" dir="0" index="3" bw="26" slack="1"/>
<pin id="97" dir="0" index="4" bw="32" slack="1"/>
<pin id="98" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="1"/>
<pin id="102" dir="0" index="1" bw="7" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln66_1/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="1"/>
<pin id="107" dir="0" index="1" bw="8" slack="0"/>
<pin id="108" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln67/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="1"/>
<pin id="112" dir="0" index="1" bw="7" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln68/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="1"/>
<pin id="117" dir="0" index="1" bw="8" slack="0"/>
<pin id="118" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln68_1/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="2"/>
<pin id="122" dir="0" index="1" bw="8" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln66/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="shl_ln65_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="4" slack="0"/>
<pin id="128" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln65/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="shl_ln65_1_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="4" slack="0"/>
<pin id="134" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln65_1/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="sub_ln65_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="0"/>
<pin id="140" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln65/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="shl_ln65_2_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="3" slack="0"/>
<pin id="146" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln65_2/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="sub_ln65_1_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="0"/>
<pin id="152" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln65_1/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="add_ln65_3_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="0"/>
<pin id="158" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65_3/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="shl_ln65_3_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="4" slack="0"/>
<pin id="164" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln65_3/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="shl_ln65_4_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="4" slack="0"/>
<pin id="170" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln65_4/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="add_ln65_4_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="0"/>
<pin id="176" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65_4/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="shl_ln65_5_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="3" slack="0"/>
<pin id="182" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln65_5/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="sub_ln65_2_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="0"/>
<pin id="188" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln65_2/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="sub_ln65_3_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="0"/>
<pin id="194" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln65_3/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul_ln66_1/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="7" slack="0"/>
<pin id="203" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul_ln66_1/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul_ln67/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="0"/>
<pin id="211" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul_ln67/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul_ln68/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="7" slack="0"/>
<pin id="219" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul_ln68/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul_ln68_1/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="0"/>
<pin id="227" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul_ln68_1/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="shl_ln65_6_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="1"/>
<pin id="231" dir="0" index="1" bw="4" slack="0"/>
<pin id="232" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln65_6/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="shl_ln65_7_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="1"/>
<pin id="236" dir="0" index="1" bw="4" slack="0"/>
<pin id="237" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln65_7/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="sub_ln65_4_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="0"/>
<pin id="242" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln65_4/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="shl_ln65_8_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="1"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln65_8/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="add_ln65_5_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65_5/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="shl_ln65_9_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="1"/>
<pin id="258" dir="0" index="1" bw="4" slack="0"/>
<pin id="259" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln65_9/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="shl_ln65_10_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="1"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln65_10/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="add_ln65_6_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="0"/>
<pin id="269" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65_6/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="add_ln65_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="1"/>
<pin id="274" dir="0" index="1" bw="32" slack="0"/>
<pin id="275" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="add_ln65_1_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="1"/>
<pin id="279" dir="0" index="1" bw="32" slack="0"/>
<pin id="280" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65_1/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="add_ln65_2_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65_2/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="1"/>
<pin id="290" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul_ln66/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="8" slack="0"/>
<pin id="293" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul_ln66/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="add_ln67_4_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="0"/>
<pin id="298" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_4/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="shl_ln67_1_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="1"/>
<pin id="303" dir="0" index="1" bw="4" slack="0"/>
<pin id="304" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln67_1/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="add_ln67_5_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="0"/>
<pin id="309" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_5/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="shl_ln67_2_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="1"/>
<pin id="314" dir="0" index="1" bw="3" slack="0"/>
<pin id="315" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln67_2/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="sub_ln67_1_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="0" index="1" bw="32" slack="0"/>
<pin id="320" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln67_1/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="add_ln68_4_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="0"/>
<pin id="326" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68_4/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="shl_ln68_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="1"/>
<pin id="331" dir="0" index="1" bw="3" slack="0"/>
<pin id="332" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln68/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="sub_ln68_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="0"/>
<pin id="337" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln68/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="sub_ln68_1_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="1"/>
<pin id="343" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln68_1/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="evens_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="128" slack="0"/>
<pin id="347" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="evens/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="evens_1_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="128" slack="0"/>
<pin id="351" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="evens_1/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="evens_2_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="128" slack="0"/>
<pin id="355" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="evens_2/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="evens_3_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="128" slack="0"/>
<pin id="359" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="evens_3/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="shl_ln66_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="2"/>
<pin id="363" dir="0" index="1" bw="4" slack="0"/>
<pin id="364" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln66/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="shl_ln66_1_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="2"/>
<pin id="368" dir="0" index="1" bw="4" slack="0"/>
<pin id="369" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln66_1/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="add_ln66_3_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="0"/>
<pin id="374" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66_3/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="shl_ln66_2_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="2"/>
<pin id="379" dir="0" index="1" bw="3" slack="0"/>
<pin id="380" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln66_2/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="sub_ln66_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="0"/>
<pin id="384" dir="0" index="1" bw="32" slack="0"/>
<pin id="385" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln66/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="sub_ln66_1_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="0" index="1" bw="32" slack="2"/>
<pin id="391" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln66_1/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="sub_ln66_2_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="32" slack="2"/>
<pin id="396" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln66_2/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="shl_ln66_3_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="2"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln66_3/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="sub_ln66_3_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="0"/>
<pin id="405" dir="0" index="1" bw="32" slack="0"/>
<pin id="406" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln66_3/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="add_ln66_1_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="0"/>
<pin id="411" dir="0" index="1" bw="32" slack="0"/>
<pin id="412" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66_1/3 "/>
</bind>
</comp>

<comp id="415" class="1004" name="sub_ln67_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="0"/>
<pin id="417" dir="0" index="1" bw="32" slack="0"/>
<pin id="418" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln67/3 "/>
</bind>
</comp>

<comp id="421" class="1004" name="shl_ln67_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="2"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln67/3 "/>
</bind>
</comp>

<comp id="426" class="1004" name="add_ln67_3_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="0"/>
<pin id="429" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_3/3 "/>
</bind>
</comp>

<comp id="432" class="1004" name="sub_ln67_2_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="1"/>
<pin id="434" dir="0" index="1" bw="32" slack="2"/>
<pin id="435" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln67_2/3 "/>
</bind>
</comp>

<comp id="436" class="1004" name="add_ln67_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="0"/>
<pin id="438" dir="0" index="1" bw="32" slack="1"/>
<pin id="439" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/3 "/>
</bind>
</comp>

<comp id="441" class="1004" name="add_ln67_1_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="0"/>
<pin id="443" dir="0" index="1" bw="32" slack="0"/>
<pin id="444" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_1/3 "/>
</bind>
</comp>

<comp id="447" class="1004" name="add_ln67_2_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="0"/>
<pin id="449" dir="0" index="1" bw="32" slack="0"/>
<pin id="450" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_2/3 "/>
</bind>
</comp>

<comp id="453" class="1004" name="add_ln68_3_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="0"/>
<pin id="455" dir="0" index="1" bw="32" slack="0"/>
<pin id="456" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68_3/3 "/>
</bind>
</comp>

<comp id="459" class="1004" name="add_ln68_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="0"/>
<pin id="461" dir="0" index="1" bw="32" slack="1"/>
<pin id="462" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="add_ln68_1_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="0"/>
<pin id="466" dir="0" index="1" bw="32" slack="0"/>
<pin id="467" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68_1/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="add_ln68_2_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="0"/>
<pin id="472" dir="0" index="1" bw="32" slack="0"/>
<pin id="473" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68_2/3 "/>
</bind>
</comp>

<comp id="476" class="1004" name="add_ln66_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="1"/>
<pin id="478" dir="0" index="1" bw="32" slack="0"/>
<pin id="479" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66/4 "/>
</bind>
</comp>

<comp id="481" class="1004" name="add_ln66_2_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="1"/>
<pin id="483" dir="0" index="1" bw="32" slack="0"/>
<pin id="484" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66_2/4 "/>
</bind>
</comp>

<comp id="486" class="1004" name="add_ln70_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="1"/>
<pin id="488" dir="0" index="1" bw="32" slack="2"/>
<pin id="489" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70/4 "/>
</bind>
</comp>

<comp id="490" class="1004" name="add_ln71_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="1"/>
<pin id="492" dir="0" index="1" bw="32" slack="0"/>
<pin id="493" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71/4 "/>
</bind>
</comp>

<comp id="495" class="1004" name="add_ln72_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="1"/>
<pin id="497" dir="0" index="1" bw="32" slack="1"/>
<pin id="498" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72/4 "/>
</bind>
</comp>

<comp id="499" class="1004" name="add_ln73_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="1"/>
<pin id="501" dir="0" index="1" bw="32" slack="1"/>
<pin id="502" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73/4 "/>
</bind>
</comp>

<comp id="503" class="1004" name="sub_ln74_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="1"/>
<pin id="505" dir="0" index="1" bw="32" slack="1"/>
<pin id="506" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln74/4 "/>
</bind>
</comp>

<comp id="507" class="1004" name="sub_ln75_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="1"/>
<pin id="509" dir="0" index="1" bw="32" slack="1"/>
<pin id="510" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln75/4 "/>
</bind>
</comp>

<comp id="511" class="1004" name="sub_ln76_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="1"/>
<pin id="513" dir="0" index="1" bw="32" slack="0"/>
<pin id="514" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln76/4 "/>
</bind>
</comp>

<comp id="516" class="1004" name="sub_ln77_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="1"/>
<pin id="518" dir="0" index="1" bw="32" slack="2"/>
<pin id="519" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln77/4 "/>
</bind>
</comp>

<comp id="520" class="1004" name="mrv_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="256" slack="0"/>
<pin id="522" dir="0" index="1" bw="32" slack="0"/>
<pin id="523" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/4 "/>
</bind>
</comp>

<comp id="526" class="1004" name="mrv_1_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="256" slack="0"/>
<pin id="528" dir="0" index="1" bw="32" slack="0"/>
<pin id="529" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/4 "/>
</bind>
</comp>

<comp id="532" class="1004" name="mrv_2_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="256" slack="0"/>
<pin id="534" dir="0" index="1" bw="32" slack="0"/>
<pin id="535" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/4 "/>
</bind>
</comp>

<comp id="538" class="1004" name="mrv_3_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="256" slack="0"/>
<pin id="540" dir="0" index="1" bw="32" slack="0"/>
<pin id="541" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/4 "/>
</bind>
</comp>

<comp id="544" class="1004" name="mrv_4_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="256" slack="0"/>
<pin id="546" dir="0" index="1" bw="32" slack="0"/>
<pin id="547" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/4 "/>
</bind>
</comp>

<comp id="550" class="1004" name="mrv_5_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="256" slack="0"/>
<pin id="552" dir="0" index="1" bw="32" slack="0"/>
<pin id="553" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/4 "/>
</bind>
</comp>

<comp id="556" class="1004" name="mrv_6_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="256" slack="0"/>
<pin id="558" dir="0" index="1" bw="32" slack="0"/>
<pin id="559" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/4 "/>
</bind>
</comp>

<comp id="562" class="1004" name="mrv_7_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="256" slack="0"/>
<pin id="564" dir="0" index="1" bw="32" slack="0"/>
<pin id="565" dir="1" index="2" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/4 "/>
</bind>
</comp>

<comp id="568" class="1005" name="in_7_val_read_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="1"/>
<pin id="570" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_7_val_read "/>
</bind>
</comp>

<comp id="581" class="1005" name="in_6_val_read_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="1"/>
<pin id="583" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_6_val_read "/>
</bind>
</comp>

<comp id="586" class="1005" name="in_5_val_read_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="1"/>
<pin id="588" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_5_val_read "/>
</bind>
</comp>

<comp id="597" class="1005" name="in_4_val_read_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="26" slack="1"/>
<pin id="599" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="in_4_val_read "/>
</bind>
</comp>

<comp id="602" class="1005" name="in_3_val_read_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="1"/>
<pin id="604" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_3_val_read "/>
</bind>
</comp>

<comp id="611" class="1005" name="in_2_val_read_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="1"/>
<pin id="613" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_2_val_read "/>
</bind>
</comp>

<comp id="616" class="1005" name="in_1_val_read_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="2"/>
<pin id="618" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="in_1_val_read "/>
</bind>
</comp>

<comp id="625" class="1005" name="in_0_val_read_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="26" slack="1"/>
<pin id="627" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="in_0_val_read "/>
</bind>
</comp>

<comp id="630" class="1005" name="add_ln65_3_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="1"/>
<pin id="632" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln65_3 "/>
</bind>
</comp>

<comp id="635" class="1005" name="shl_ln65_4_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="2"/>
<pin id="637" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="shl_ln65_4 "/>
</bind>
</comp>

<comp id="640" class="1005" name="sub_ln65_3_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="32" slack="1"/>
<pin id="642" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln65_3 "/>
</bind>
</comp>

<comp id="645" class="1005" name="add_ln65_2_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="2"/>
<pin id="647" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln65_2 "/>
</bind>
</comp>

<comp id="651" class="1005" name="add_ln67_4_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="32" slack="1"/>
<pin id="653" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln67_4 "/>
</bind>
</comp>

<comp id="656" class="1005" name="sub_ln67_1_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="1"/>
<pin id="658" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln67_1 "/>
</bind>
</comp>

<comp id="661" class="1005" name="sub_ln68_1_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="32" slack="1"/>
<pin id="663" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln68_1 "/>
</bind>
</comp>

<comp id="666" class="1005" name="evens_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="1"/>
<pin id="668" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="evens "/>
</bind>
</comp>

<comp id="672" class="1005" name="evens_1_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="1"/>
<pin id="674" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="evens_1 "/>
</bind>
</comp>

<comp id="678" class="1005" name="evens_2_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="1"/>
<pin id="680" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="evens_2 "/>
</bind>
</comp>

<comp id="684" class="1005" name="evens_3_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="1"/>
<pin id="686" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="evens_3 "/>
</bind>
</comp>

<comp id="690" class="1005" name="sub_ln66_1_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="1"/>
<pin id="692" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln66_1 "/>
</bind>
</comp>

<comp id="695" class="1005" name="add_ln66_1_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="32" slack="1"/>
<pin id="697" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln66_1 "/>
</bind>
</comp>

<comp id="700" class="1005" name="add_ln67_2_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="1"/>
<pin id="702" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln67_2 "/>
</bind>
</comp>

<comp id="706" class="1005" name="add_ln68_2_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="32" slack="1"/>
<pin id="708" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln68_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="48"><net_src comp="16" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="14" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="16" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="12" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="16" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="10" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="18" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="16" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="16" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="18" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="99"><net_src comp="36" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="104"><net_src comp="32" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="109"><net_src comp="34" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="114"><net_src comp="32" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="119"><net_src comp="34" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="124"><net_src comp="34" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="129"><net_src comp="80" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="20" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="135"><net_src comp="80" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="22" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="141"><net_src comp="125" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="131" pin="2"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="80" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="24" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="137" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="143" pin="2"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="149" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="80" pin="2"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="68" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="26" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="68" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="28" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="161" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="167" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="68" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="30" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="173" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="179" pin="2"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="185" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="68" pin="2"/><net_sink comp="191" pin=1"/></net>

<net id="200"><net_src comp="44" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="32" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="68" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="34" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="68" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="32" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="44" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="34" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="233"><net_src comp="26" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="238"><net_src comp="28" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="243"><net_src comp="229" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="234" pin="2"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="38" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="254"><net_src comp="239" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="245" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="28" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="265"><net_src comp="38" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="270"><net_src comp="256" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="261" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="250" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="281"><net_src comp="266" pin="2"/><net_sink comp="277" pin=1"/></net>

<net id="286"><net_src comp="277" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="272" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="294"><net_src comp="34" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="234" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="245" pin="2"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="26" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="310"><net_src comp="301" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="256" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="30" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="321"><net_src comp="306" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="312" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="229" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="234" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="30" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="338"><net_src comp="323" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="329" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="334" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="348"><net_src comp="92" pin="5"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="92" pin="5"/><net_sink comp="349" pin=0"/></net>

<net id="356"><net_src comp="92" pin="5"/><net_sink comp="353" pin=0"/></net>

<net id="360"><net_src comp="92" pin="5"/><net_sink comp="357" pin=0"/></net>

<net id="365"><net_src comp="26" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="370"><net_src comp="28" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="375"><net_src comp="361" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="366" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="30" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="386"><net_src comp="371" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="377" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="382" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="397"><net_src comp="40" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="402"><net_src comp="38" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="407"><net_src comp="393" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="398" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="403" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="100" pin="2"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="361" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="366" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="38" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="430"><net_src comp="415" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="421" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="440"><net_src comp="426" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="445"><net_src comp="105" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="432" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="441" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="436" pin="2"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="366" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="421" pin="2"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="453" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="468"><net_src comp="110" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="115" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="464" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="459" pin="2"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="120" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="485"><net_src comp="476" pin="2"/><net_sink comp="481" pin=1"/></net>

<net id="494"><net_src comp="481" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="515"><net_src comp="481" pin="2"/><net_sink comp="511" pin=1"/></net>

<net id="524"><net_src comp="42" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="486" pin="2"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="520" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="490" pin="2"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="526" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="495" pin="2"/><net_sink comp="532" pin=1"/></net>

<net id="542"><net_src comp="532" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="499" pin="2"/><net_sink comp="538" pin=1"/></net>

<net id="548"><net_src comp="538" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="503" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="554"><net_src comp="544" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="507" pin="2"/><net_sink comp="550" pin=1"/></net>

<net id="560"><net_src comp="550" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="511" pin="2"/><net_sink comp="556" pin=1"/></net>

<net id="566"><net_src comp="556" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="516" pin="2"/><net_sink comp="562" pin=1"/></net>

<net id="571"><net_src comp="44" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="573"><net_src comp="568" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="574"><net_src comp="568" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="575"><net_src comp="568" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="576"><net_src comp="568" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="577"><net_src comp="568" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="578"><net_src comp="568" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="579"><net_src comp="568" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="580"><net_src comp="568" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="584"><net_src comp="50" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="92" pin=4"/></net>

<net id="589"><net_src comp="56" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="591"><net_src comp="586" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="592"><net_src comp="586" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="593"><net_src comp="586" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="594"><net_src comp="586" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="595"><net_src comp="586" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="596"><net_src comp="586" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="600"><net_src comp="62" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="92" pin=3"/></net>

<net id="605"><net_src comp="68" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="607"><net_src comp="602" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="608"><net_src comp="602" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="609"><net_src comp="602" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="610"><net_src comp="602" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="614"><net_src comp="74" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="619"><net_src comp="80" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="621"><net_src comp="616" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="622"><net_src comp="616" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="623"><net_src comp="616" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="624"><net_src comp="616" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="628"><net_src comp="86" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="633"><net_src comp="155" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="638"><net_src comp="167" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="643"><net_src comp="191" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="648"><net_src comp="282" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="650"><net_src comp="645" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="654"><net_src comp="295" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="659"><net_src comp="317" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="664"><net_src comp="340" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="669"><net_src comp="345" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="671"><net_src comp="666" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="675"><net_src comp="349" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="677"><net_src comp="672" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="681"><net_src comp="353" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="683"><net_src comp="678" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="687"><net_src comp="357" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="689"><net_src comp="684" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="693"><net_src comp="388" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="698"><net_src comp="409" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="703"><net_src comp="447" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="705"><net_src comp="700" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="709"><net_src comp="470" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="711"><net_src comp="706" pin="1"/><net_sink comp="503" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_0_val | {}
	Port: in_1_val | {}
	Port: in_2_val | {}
	Port: in_3_val | {}
	Port: in_4_val | {}
	Port: in_5_val | {}
	Port: in_6_val | {}
	Port: in_7_val | {}
 - Input state : 
	Port: IDCT2B8 : in_0_val | {1 }
	Port: IDCT2B8 : in_1_val | {1 }
	Port: IDCT2B8 : in_2_val | {1 }
	Port: IDCT2B8 : in_3_val | {1 }
	Port: IDCT2B8 : in_4_val | {1 }
	Port: IDCT2B8 : in_5_val | {1 }
	Port: IDCT2B8 : in_6_val | {1 }
	Port: IDCT2B8 : in_7_val | {1 }
  - Chain level:
	State 1
		sub_ln65_1 : 1
		add_ln65_3 : 2
		sub_ln65_2 : 1
		sub_ln65_3 : 2
	State 2
		add_ln65_5 : 1
		add_ln65 : 2
		add_ln65_1 : 1
		add_ln65_2 : 3
		sub_ln67_1 : 1
		sub_ln68 : 1
		sub_ln68_1 : 2
	State 3
		evens : 1
		evens_1 : 1
		evens_2 : 1
		evens_3 : 1
		sub_ln66 : 1
		sub_ln66_1 : 2
		add_ln66_1 : 1
		add_ln67_3 : 1
		add_ln67 : 2
		add_ln67_1 : 1
		add_ln67_2 : 3
		add_ln68 : 1
		add_ln68_1 : 1
		add_ln68_2 : 2
	State 4
		add_ln66 : 1
		add_ln66_2 : 2
		add_ln71 : 3
		sub_ln76 : 3
		mrv : 1
		mrv_1 : 4
		mrv_2 : 5
		mrv_3 : 6
		mrv_4 : 7
		mrv_5 : 8
		mrv_6 : 9
		mrv_7 : 10
		ret_ln78 : 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|---------|
| Operation|      Functional Unit     |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|---------|
|          |     add_ln65_3_fu_155    |    0    |    0    |    0    |    65   |
|          |     add_ln65_4_fu_173    |    0    |    0    |    0    |    32   |
|          |     add_ln65_5_fu_250    |    0    |    0    |    0    |    65   |
|          |     add_ln65_6_fu_266    |    0    |    0    |    0    |    65   |
|          |      add_ln65_fu_272     |    0    |    0    |    0    |    65   |
|          |     add_ln65_1_fu_277    |    0    |    0    |    0    |    65   |
|          |     add_ln65_2_fu_282    |    0    |    0    |    0    |    65   |
|          |     add_ln67_4_fu_295    |    0    |    0    |    0    |    32   |
|          |     add_ln67_5_fu_306    |    0    |    0    |    0    |    65   |
|          |     add_ln68_4_fu_323    |    0    |    0    |    0    |    32   |
|          |     add_ln66_3_fu_371    |    0    |    0    |    0    |    32   |
|          |     add_ln66_1_fu_409    |    0    |    0    |    0    |    65   |
|    add   |     add_ln67_3_fu_426    |    0    |    0    |    0    |    65   |
|          |      add_ln67_fu_436     |    0    |    0    |    0    |    65   |
|          |     add_ln67_1_fu_441    |    0    |    0    |    0    |    65   |
|          |     add_ln67_2_fu_447    |    0    |    0    |    0    |    65   |
|          |     add_ln68_3_fu_453    |    0    |    0    |    0    |    32   |
|          |      add_ln68_fu_459     |    0    |    0    |    0    |    65   |
|          |     add_ln68_1_fu_464    |    0    |    0    |    0    |    32   |
|          |     add_ln68_2_fu_470    |    0    |    0    |    0    |    65   |
|          |      add_ln66_fu_476     |    0    |    0    |    0    |    65   |
|          |     add_ln66_2_fu_481    |    0    |    0    |    0    |    65   |
|          |      add_ln70_fu_486     |    0    |    0    |    0    |    32   |
|          |      add_ln71_fu_490     |    0    |    0    |    0    |    32   |
|          |      add_ln72_fu_495     |    0    |    0    |    0    |    32   |
|          |      add_ln73_fu_499     |    0    |    0    |    0    |    32   |
|----------|--------------------------|---------|---------|---------|---------|
|          |      sub_ln65_fu_137     |    0    |    0    |    0    |    32   |
|          |     sub_ln65_1_fu_149    |    0    |    0    |    0    |    65   |
|          |     sub_ln65_2_fu_185    |    0    |    0    |    0    |    65   |
|          |     sub_ln65_3_fu_191    |    0    |    0    |    0    |    65   |
|          |     sub_ln65_4_fu_239    |    0    |    0    |    0    |    65   |
|          |     sub_ln67_1_fu_317    |    0    |    0    |    0    |    65   |
|          |      sub_ln68_fu_334     |    0    |    0    |    0    |    65   |
|          |     sub_ln68_1_fu_340    |    0    |    0    |    0    |    65   |
|    sub   |      sub_ln66_fu_382     |    0    |    0    |    0    |    65   |
|          |     sub_ln66_1_fu_388    |    0    |    0    |    0    |    65   |
|          |     sub_ln66_2_fu_393    |    0    |    0    |    0    |    32   |
|          |     sub_ln66_3_fu_403    |    0    |    0    |    0    |    65   |
|          |      sub_ln67_fu_415     |    0    |    0    |    0    |    65   |
|          |     sub_ln67_2_fu_432    |    0    |    0    |    0    |    65   |
|          |      sub_ln74_fu_503     |    0    |    0    |    0    |    32   |
|          |      sub_ln75_fu_507     |    0    |    0    |    0    |    32   |
|          |      sub_ln76_fu_511     |    0    |    0    |    0    |    32   |
|          |      sub_ln77_fu_516     |    0    |    0    |    0    |    32   |
|----------|--------------------------|---------|---------|---------|---------|
|   call   |     grp_IDCT2B4_fu_92    |    2    |  0.421  |   203   |   634   |
|----------|--------------------------|---------|---------|---------|---------|
|          |        grp_fu_100        |    2    |    0    |    23   |    0    |
|          |        grp_fu_105        |    2    |    0    |    23   |    0    |
|    mul   |        grp_fu_110        |    2    |    0    |    23   |    0    |
|          |        grp_fu_115        |    2    |    0    |    23   |    0    |
|          |        grp_fu_120        |    2    |    0    |    23   |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|          | in_7_val_read_read_fu_44 |    0    |    0    |    0    |    0    |
|          | in_6_val_read_read_fu_50 |    0    |    0    |    0    |    0    |
|          | in_5_val_read_read_fu_56 |    0    |    0    |    0    |    0    |
|   read   | in_4_val_read_read_fu_62 |    0    |    0    |    0    |    0    |
|          | in_3_val_read_read_fu_68 |    0    |    0    |    0    |    0    |
|          | in_2_val_read_read_fu_74 |    0    |    0    |    0    |    0    |
|          | in_1_val_read_read_fu_80 |    0    |    0    |    0    |    0    |
|          | in_0_val_read_read_fu_86 |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|          |      shl_ln65_fu_125     |    0    |    0    |    0    |    0    |
|          |     shl_ln65_1_fu_131    |    0    |    0    |    0    |    0    |
|          |     shl_ln65_2_fu_143    |    0    |    0    |    0    |    0    |
|          |     shl_ln65_3_fu_161    |    0    |    0    |    0    |    0    |
|          |     shl_ln65_4_fu_167    |    0    |    0    |    0    |    0    |
|          |     shl_ln65_5_fu_179    |    0    |    0    |    0    |    0    |
|          |     shl_ln65_6_fu_229    |    0    |    0    |    0    |    0    |
|          |     shl_ln65_7_fu_234    |    0    |    0    |    0    |    0    |
|          |     shl_ln65_8_fu_245    |    0    |    0    |    0    |    0    |
|    shl   |     shl_ln65_9_fu_256    |    0    |    0    |    0    |    0    |
|          |    shl_ln65_10_fu_261    |    0    |    0    |    0    |    0    |
|          |     shl_ln67_1_fu_301    |    0    |    0    |    0    |    0    |
|          |     shl_ln67_2_fu_312    |    0    |    0    |    0    |    0    |
|          |      shl_ln68_fu_329     |    0    |    0    |    0    |    0    |
|          |      shl_ln66_fu_361     |    0    |    0    |    0    |    0    |
|          |     shl_ln66_1_fu_366    |    0    |    0    |    0    |    0    |
|          |     shl_ln66_2_fu_377    |    0    |    0    |    0    |    0    |
|          |     shl_ln66_3_fu_398    |    0    |    0    |    0    |    0    |
|          |      shl_ln67_fu_421     |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|          |        grp_fu_197        |    0    |    0    |    0    |    0    |
|          |        grp_fu_201        |    0    |    0    |    0    |    0    |
|          |        grp_fu_205        |    0    |    0    |    0    |    0    |
|          |        grp_fu_209        |    0    |    0    |    0    |    0    |
| muxlogic |        grp_fu_213        |    0    |    0    |    0    |    0    |
|          |        grp_fu_217        |    0    |    0    |    0    |    0    |
|          |        grp_fu_221        |    0    |    0    |    0    |    0    |
|          |        grp_fu_225        |    0    |    0    |    0    |    0    |
|          |        grp_fu_288        |    0    |    0    |    0    |    0    |
|          |        grp_fu_291        |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|          |       evens_fu_345       |    0    |    0    |    0    |    0    |
|extractvalue|      evens_1_fu_349      |    0    |    0    |    0    |    0    |
|          |      evens_2_fu_353      |    0    |    0    |    0    |    0    |
|          |      evens_3_fu_357      |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|          |        mrv_fu_520        |    0    |    0    |    0    |    0    |
|          |       mrv_1_fu_526       |    0    |    0    |    0    |    0    |
|          |       mrv_2_fu_532       |    0    |    0    |    0    |    0    |
|insertvalue|       mrv_3_fu_538       |    0    |    0    |    0    |    0    |
|          |       mrv_4_fu_544       |    0    |    0    |    0    |    0    |
|          |       mrv_5_fu_550       |    0    |    0    |    0    |    0    |
|          |       mrv_6_fu_556       |    0    |    0    |    0    |    0    |
|          |       mrv_7_fu_562       |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|   Total  |                          |    12   |  0.421  |   318   |   2966  |
|----------|--------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  add_ln65_2_reg_645 |   32   |
|  add_ln65_3_reg_630 |   32   |
|  add_ln66_1_reg_695 |   32   |
|  add_ln67_2_reg_700 |   32   |
|  add_ln67_4_reg_651 |   32   |
|  add_ln68_2_reg_706 |   32   |
|   evens_1_reg_672   |   32   |
|   evens_2_reg_678   |   32   |
|   evens_3_reg_684   |   32   |
|    evens_reg_666    |   32   |
|in_0_val_read_reg_625|   26   |
|in_1_val_read_reg_616|   32   |
|in_2_val_read_reg_611|   32   |
|in_3_val_read_reg_602|   32   |
|in_4_val_read_reg_597|   26   |
|in_5_val_read_reg_586|   32   |
|in_6_val_read_reg_581|   32   |
|in_7_val_read_reg_568|   32   |
|  shl_ln65_4_reg_635 |   32   |
|  sub_ln65_3_reg_640 |   32   |
|  sub_ln66_1_reg_690 |   32   |
|  sub_ln67_1_reg_656 |   32   |
|  sub_ln68_1_reg_661 |   32   |
+---------------------+--------+
|        Total        |   724  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------|------|------|------|--------||---------||---------||---------|
| grp_fu_197 |  p0  |   2  |  32  |   64   ||    0    ||    32   |
| grp_fu_205 |  p0  |   2  |  32  |   64   ||    0    ||    32   |
| grp_fu_213 |  p0  |   2  |  32  |   64   ||    0    ||    32   |
| grp_fu_221 |  p0  |   2  |  32  |   64   ||    0    ||    32   |
|------------|------|------|------|--------||---------||---------||---------|
|    Total   |      |      |      |   256  ||  1.684  ||    0    ||   128   |
|------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |    0   |   318  |  2966  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    0   |   128  |
|  Register |    -   |    -   |   724  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |    2   |  1042  |  3094  |
+-----------+--------+--------+--------+--------+
