# 🔍 Project Overview

This project implements a complete **layered class-based testbench** for verifying an AHB-compliant slave peripheral. The testbench is structured following industry-standard verification methodology principles:

* **Layered architecture** separating stimulus, checking, and coverage
* **Constrained-random verification** through a `rand` transaction class
* **Self-checking** via a shadow memory model in the scoreboard
* **Functional coverage** with coverpoints across address, data, burst type, transfer size, and direction
* **All 8 AHB burst modes** verified: single, INCR (unspecified length), WRAP4/8/16, INCR4/8/16
* **Automated regression** with per-test and merged HTML coverage reports

**Simulation tool:** Synopsys VCS `T-2022.06_Full64`  
**Coverage tool:** `urg` (Unified Report Generator)  
**Debug tool:** Synopsys Verdi (KDB enabled)

---

## 📚 AMBA AHB Protocol Background

The **Advanced High-performance Bus (AHB)** is part of the ARM AMBA bus family. It is designed for high-bandwidth, high-performance transfers between processors, on-chip memories, and DMA peripherals.

### AHB State Machine

Every AHB transfer goes through an address phase followed by one or more data phases:

```
       IDLE
        │
        ▼  HSEL=1, HTRANS=NON_SEQ
    CHECK_MODE
        │
        ▼  HADDR valid, HSEL=1
    ADDR_DECODE
        │
        ├──► (HWRITE=1) ──► WRITE ──► HREADY=1 ──► Transfer Done
        │
        └──► (HWRITE=0) ──► READ  ──► HREADY=1 ──► Transfer Done
```

| Phase | HSEL | HTRANS | HREADY | Description |
| --- | --- | --- | --- | --- |
| IDLE | 0 | IDLE | — | No transfer in progress |
| CHECK_MODE | 1 | — | 0 | Slave decoding direction and address range |
| ADDR_DECODE | 1 | NON_SEQ/SEQ | 0 | Address latched, selecting write or read path |
| WRITE/READ | 1 | NON_SEQ/SEQ | 1 | Transfer complete |

### Key AHB Signals

| Signal | Direction | Width | Description |
| --- | --- | --- | --- |
| `CLK` | Input to Slave | 1 | Bus clock |
| `HRESETn` | Input to Slave | 1 | Active-low synchronous reset |
| `HSEL` | Input to Slave | 1 | Slave select |
| `HADDR` | Input to Slave | 32 | Address bus |
| `HWRITE` | Input to Slave | 1 | 1=Write, 0=Read |
| `HWDATA` | Input to Slave | 32 | Write data |
| `HSIZE` | Input to Slave | 3 | Transfer size (byte/halfword/word) |
| `HBURST` | Input to Slave | 3 | Burst type encoding |
| `HTRANS` | Input to Slave | 2 | Transfer type (IDLE/BUSY/NON-SEQ/SEQ) |
| `HRDATA` | Output | 32 | Read data |
| `HREADY` | Output | 1 | Transfer complete (1=done) |
| `HRESP` | Output | 2 | Transfer response (OKAY/ERROR/RETRY/SPLIT) |

### AHB Burst Type Encoding (`HBURST[2:0]`)

| Encoding | Name | Description |
| --- | --- | --- |
| `3'b000` | SINGLE | Single transfer |
| `3'b001` | INCR | Incrementing burst, unspecified length |
| `3'b010` | WRAP4 | 4-beat wrapping burst |
| `3'b011` | INCR4 | 4-beat incrementing burst |
| `3'b100` | WRAP8 | 8-beat wrapping burst |
| `3'b101` | INCR8 | 8-beat incrementing burst |
| `3'b110` | WRAP16 | 16-beat wrapping burst |
| `3'b111` | INCR16 | 16-beat incrementing burst |

---

## 📁 Project Structure

```
ahb_sv_project/
│
├── rtl/
│   └── ahb_slave.sv              # DUT: AHB-compliant slave with FSM and burst logic
│
├── env/
│   ├── ahb_interface.sv          # AHB interface definition with all bus signals
│   ├── ahb_transaction.sv        # Randomized transaction class with constraints
│   ├── ahb_generator.sv          # Base generator class — override per test
│   ├── ahb_driver.sv             # Bus functional model — drives all burst types
│   ├── ahb_monitor.sv            # Passive bus observer — captures all transfers
│   ├── ahb_coverage.sv           # Functional coverage group
│   ├── ahb_scoreboard.sv         # Self-checking scoreboard with shadow memory
│   └── ahb_environment.sv        # Top-level TB env: instantiates all components
│
├── test/
│   ├── ahb_pkg.sv                    # Package: includes all env + test files
│   ├── ahb_test.sv                   # Base test: plusarg dispatch, build_and_run task
│   ├── ahb_single_tr_wr_rd_test.sv   # Single transfer: 1 write + 1 read
│   ├── ahb_unspec_len_wr_rd_test.sv  # INCR (unspecified length) burst
│   ├── ahb_wrap4_wr_rd_test.sv       # WRAP4 burst: write then read back
│   ├── ahb_wrap8_wr_rd_test.sv       # WRAP8 burst: write then read back
│   ├── ahb_wrap16_wr_rd_test.sv      # WRAP16 burst: write then read back
│   ├── ahb_inc4_wr_rd_test.sv        # INCR4 burst: write then read back
│   ├── ahb_inc8_wr_rd_test.sv        # INCR8 burst: write then read back
│   └── ahb_inc16_wr_rd_test.sv       # INCR16 burst: write then read back
│
├── top/
│   └── ahb_top.sv                # Top module: clock gen, reset, DUT, test instantiation
│
└── sim/
    └── Makefile                  # All compile/run/regression/coverage targets
```

---

## 🔧 DUT — AHB Slave Design

**File:** `rtl/ahb_slave.sv`

The DUT is an AHB-compliant slave peripheral with 256-byte byte-addressable memory. It supports all 8 burst types across byte, halfword, and word transfer sizes.

### Transfer Type Defines

```systemverilog
`define NON_SEQ 2'd0   // First beat of a burst or single transfer
`define SEQ     2'd1   // Subsequent beat of a burst
`define BUSY    2'd2   // Master inserts idle cycles mid-burst
`define IDLE    2'd3   // No transfer requested
```

### Response Type Defines

```systemverilog
`define OKAY    2'b00  // Transfer completed successfully
`define ERROR   2'b01  // Transfer failed (address out of range)
`define RETRY   2'b10  // Slave requests retry
`define SPLIT   2'b11  // Split transaction (not used in this design)
```

### DUT State Machine

The DUT implements a 5-state FSM clocked on the **positive edge** of `CLK`:

```
              hresetn=0
           ┌──────────────────────────┐
           │                          │
           ▼                          │
        ┌──────┐                      │
───────▶│ IDLE │◀─────────────────────┘
        └──┬───┘  hsel=0 / addr>=256
           │
           ▼  always
      ┌────────────┐
      │ CHECK_MODE │
      └─────┬──────┘
            │
       ┌────┴─────────────┐
       │ hsel=1           │ hsel=1
       │ hwrite=1         │ hwrite=0
       │ haddr<256        │ haddr<256
       ▼                  ▼
  ┌─────────────┐    ┌─────────────┐
  │ ADDR_DECODE │    │ ADDR_DECODE │
  └──────┬──────┘    └──────┬──────┘
         │ hwrite=1         │ hwrite=0
         ▼                  ▼
      ┌───────┐          ┌──────┐
      │ WRITE │          │ READ │
      └───────┘          └──────┘
         │ hready=1          │ hready=1
         └──────────┬────────┘
                    ▼
               (next burst or IDLE)
```

| State | Encoding | Description |
| --- | --- | --- |
| `idle` | 0 | Reset state; initializes counters and flags |
| `check_mode` | 1 | Validates address range, decodes direction |
| `addr_decode` | 4 | Latches address; routes to write or read state |
| `write` | 2 | Executes write burst based on `HBURST` encoding |
| `read` | 3 | Executes read burst based on `HBURST` encoding |

### Write Functions

The DUT implements separate write functions for each burst type, handling byte-enable logic per `HSIZE`:

| Function | Burst | Description |
| --- | --- | --- |
| `single_tr()` | SINGLE | Write 1/2/4 bytes at `HADDR` |
| `unincr_wr()` | INCR | Write with address incrementing by `HSIZE` |
| `wrap_wr()` | WRAP4/8/16 | Write with wrapping address boundary |
| `incr_wr()` | INCR4/8/16 | Write with linear address increment |

The `boundary()` helper function computes the wrap boundary size from `HBURST` and `HSIZE`.

### Read Functions

Symmetric read functions mirror the write functions for all burst modes: `single_tr_rd()`, `unincr_rd()`, `wrap_rd()`, `incr_rd()`.

### Reset Behavior

On `HRESETn = 0` (posedge-clocked):

* FSM returns to `idle` state
* All 256 bytes of `mem[]` are cleared to `8'h00`
* `HREADY` deasserts; `HRESP` clears to `OKAY`

---

## 🏗 Testbench Architecture

```
╔══════════════════════════════════════════════════════════════════════════════╗
║                              ahb_top  (module)                               ║
║                                                                              ║
║  ╔════════════════════════════════════════════════════════╗                  ║
║  ║                    ahb_environment                     ║                  ║
║  ║                                                        ║                  ║
║  ║   ┌─────────────┐  mbxgd  ┌─────────────┐             ║                  ║
║  ║   │  Generator  │────────▶│    Driver   │             ║                  ║
║  ║   └─────────────┘         └──────┬──────┘             ║                  ║
║  ║                                  │  drives signals     ║                  ║
║  ║                                  ▼                     ║                  ║
║  ║   ┌─────────────┐        ┌───────────────┐            ║  ┌─────────────┐ ║
║  ║   │   Monitor   │◀───────│ ahb_interface │◀──────────▶║  │  ahb_slave  │ ║
║  ║   └──────┬──────┘        └───────────────┘            ║  │    (DUT)    │ ║
║  ║          │  mbxms                                      ║  └─────────────┘ ║
║  ║          │  mbxgm (burst len sync)                     ║                  ║
║  ║          ▼                                             ║                  ║
║  ║   ┌─────────────┐                                      ║                  ║
║  ║   │ Scoreboard  │  ← shadow mem, PASS/FAIL             ║                  ║
║  ║   │  +Coverage  │  ← ahb_coverage covergroup          ║                  ║
║  ║   └─────────────┘                                      ║                  ║
║  ╚════════════════════════════════════════════════════════╝                  ║
╚══════════════════════════════════════════════════════════════════════════════╝
```

### Mailbox Communication

| Mailbox | Type | From → To | Purpose |
| --- | --- | --- | --- |
| `mbxgd` | Bounded(1) | Generator → Driver | One transaction at a time (flow control) |
| `mbxms` | Unbounded | Monitor → Scoreboard | Captured bus transactions for comparison |
| `mbxgm` | Unbounded | Generator → Monitor | Burst length synchronization |

### Synchronization Events

```systemverilog
event drvnext;   // Driver signals readiness for next transaction
event sconext;   // Scoreboard acknowledges packet receipt
event done;      // Simulation completion handshake
event stop;      // Global stop — triggers $finish
```

The `stop` event is triggered by the generator after all transactions complete. The environment waits on `stop` before calling `$finish`.

---

## 🔬 Component Deep-Dive

### 1. AHB Interface

**File:** `env/ahb_interface.sv`

```systemverilog
interface ahb_interface;
   logic clk;
   logic [31:0] hwdata, haddr, hrdata;
   logic [2:0]  hsize, hburst;
   logic [1:0]  htrans, hresp;
   logic        hresetn, hsel, hwrite, hready;
   logic [31:0] next_addr;   // DUT's internal address pointer (for monitor)
endinterface
```

`next_addr` is an internal signal from the DUT exposed through the interface so the monitor can accurately track burst address sequencing without re-computing it independently.

---

### 2. AHB Transaction

**File:** `env/ahb_transaction.sv`

```systemverilog
class ahb_transaction;
   rand bit [31:0] hwdata;    // Randomized write data
   rand bit [31:0] haddr;     // Randomized starting address
   rand bit [2:0]  hsize;     // Randomized transfer size
   rand bit [2:0]  hburst;    // Randomized burst type
   rand bit        hwrite;    // Randomized direction
        bit [1:0]  htrans;    // Transfer type (driven by driver)
        bit        hresetn, hsel;
        bit [1:0]  hresp;
        bit        hready;
        bit [31:0] hrdata;
   rand bit [4:0]  ulen;      // Unspecified burst length (for INCR mode)
```

**Constraints:**

| Constraint | Description |
| --- | --- |
| `write_c` | Soft: equal probability of read and write |
| `size_c` | Soft: `HSIZE` restricted to byte/halfword/word (`[2:0]`) |
| `burst_c` | Soft: default burst mode (overridden by each test) |
| `addr_c` | Soft: default start address (overridden by each test) |
| `ulen_c` | Soft: default unspecified-length burst count = 5 |

---

### 3. AHB Generator

**File:** `env/ahb_generator.sv`

The base generator class is intentionally minimal — its `run()` task is declared `virtual` so each test overrides it with specific stimulus. The generator also communicates burst length to the monitor via `mbxgm` so the monitor knows how many beats to capture per burst.

---

### 4. AHB Driver

**File:** `env/ahb_driver.sv`

The driver gets a transaction from the generator and drives it onto the AHB bus, implementing a separate task for each of the 16 burst-direction combinations (8 burst types × 2 directions). Each task follows the AHB protocol precisely:

1. Assert `HSEL`, drive `HBURST`, `HSIZE`, `HADDR`, `HTRANS=NON_SEQ`
2. Wait for `HREADY`
3. Drive subsequent beats with `HTRANS=SEQ` and updated `HWDATA`
4. Deassert `HSEL`/`HTRANS` on burst completion

```
task run();
  forever begin
    mbxgd.get(tr);
    if (tr.hwrite == 1'b1)
      case (tr.hburst)
        3'b000: single_tr_wr();    3'b001: unspec_len_wr();
        3'b010: wrap4_wr();        3'b011: incr4_wr();
        3'b100: wrap8_wr();        3'b101: incr8_wr();
        3'b110: wrap16_wr();       3'b111: incr16_wr();
      endcase
    else
      case (tr.hburst)
        // ... symmetric read tasks
      endcase
  end
endtask
```

---

### 5. AHB Monitor

**File:** `env/ahb_monitor.sv`

The monitor is **purely passive** — it observes the bus and never drives signals. It synchronizes with the generator via `mbxgm` to know the expected burst length for INCR and fixed-length burst modes, then captures the correct number of beats per transaction into the scoreboard mailbox.

For each beat in a burst:
1. Wait for `HREADY` assertion
2. Advance one clock
3. Capture all bus signals (address from `vif.next_addr`, data, burst type, etc.)
4. Put transaction into `mbxms` for scoreboard

---

### 6. AHB Scoreboard & Functional Coverage

**File:** `env/ahb_scoreboard.sv`  
**File:** `env/ahb_coverage.sv`

The scoreboard maintains a **shadow memory** (`mem[256]` of bytes) that mirrors every write to the DUT. On reads, it reconstructs the expected 32-bit `HRDATA` from 4 consecutive shadow memory bytes and compares against what the monitor captured:

```systemverilog
// Write path: update shadow memory
mem[tr.haddr]   = tr.hwdata[7:0];
mem[tr.haddr+1] = tr.hwdata[15:8];
mem[tr.haddr+2] = tr.hwdata[23:16];
mem[tr.haddr+3] = tr.hwdata[31:24];

// Read path: compare against shadow memory
rdata = {mem[tr.haddr+3], mem[tr.haddr+2], mem[tr.haddr+1], mem[tr.haddr]};
if (tr.hrdata == rdata)   $display("[SCO]: [PASS] DATA MATCHED");
else                      $display("[SCO]: [FAIL] DATA MIS_MATCHED");
```

**Functional Coverage Group (`ahb_cover`):**

| Coverpoint | Signal | Description |
| --- | --- | --- |
| `hwdata` | `tr.hwdata` | Write data values 1–50 (10 auto-bins), sampled during reset |
| `haddr` | `tr.haddr` | Specific address hit (`55`) |
| `hwrite` | `tr.hwrite` | Write (=1) and Read (=0) directions |
| `hsize` | `tr.hsize` | Word transfer size (`3'b10`) |
| `hburst` | `tr.hburst` | All 8 burst type encodings (`[0:7]`) |
| `htrans` | `tr.htrans` | IDLE (`2'b00`) and SEQ (`2'b01`) transfer types |

---

### 7. AHB Environment

**File:** `env/ahb_environment.sv`

The environment is the glue layer — it instantiates all TB components and connects them via mailboxes and virtual interfaces:

```systemverilog
class ahb_environment;
   ahb_generator gen;
   ahb_driver    drv;
   ahb_monitor   mon;
   ahb_scoreboard sco;

   mailbox #(ahb_transaction) mbxgd = new(1);    // Bounded(1): gen → drv
   mailbox #(ahb_transaction) mbxms = new();     // mon → sco
   mailbox #(bit[4:0])        mbxgm = new();     // gen → mon (burst length)
```

`build()` creates all component instances. `run()` first calls `drv.reset()` to assert reset for 5 clock cycles, then forks all component `run()` tasks in parallel:

```systemverilog
task run();
   drv.reset();
   fork
      gen.run();
      drv.run();
      mon.run();
      sco.run();
   join_none;
   wait(stop.triggered);
   #40;
   $finish;
endtask
```

---

## 🧪 Test Suite

All 8 tests exercise write-then-read-back sequences to verify data integrity across each AHB burst mode.

| TC | Test Name | Burst Mode | Beats | Description |
| --- | --- | --- | --- | --- |
| tc1 | `ahb_single_tr_wr_rd_test` | SINGLE (3'b000) | 1W + 1R | Single word write to `HADDR`, then read back to verify |
| tc2 | `ahb_unspec_len_wr_rd_test` | INCR (3'b001) | `ulen`W + `ulen`R | Incrementing burst of unspecified length (default 5 beats) |
| tc3 | `ahb_wrap4_wr_rd_test` | WRAP4 (3'b010) | 4W + 4R | 4-beat wrapping burst with address wraparound |
| tc4 | `ahb_wrap8_wr_rd_test` | WRAP8 (3'b100) | 8W + 8R | 8-beat wrapping burst with address wraparound |
| tc5 | `ahb_wrap16_wr_rd_test` | WRAP16 (3'b110) | 16W + 16R | 16-beat wrapping burst with address wraparound |
| tc6 | `ahb_inc4_wr_rd_test` | INCR4 (3'b011) | 4W + 4R | 4-beat linear incrementing burst |
| tc7 | `ahb_inc8_wr_rd_test` | INCR8 (3'b101) | 8W + 8R | 8-beat linear incrementing burst |
| tc8 | `ahb_inc16_wr_rd_test` | INCR16 (3'b111) | 16W + 16R | 16-beat linear incrementing burst |

### Wrapping Burst — Address Boundary Logic

For WRAP4/8/16 bursts, the DUT computes a boundary and wraps the address when it would cross the boundary. The boundary depends on both `HBURST` and `HSIZE`:

```
boundary = beats × bytes_per_beat

Example — WRAP4, HSIZE=word (3'b010):
  boundary = 4 × 4 = 16 bytes

  Starting at HADDR=0x06:
  Beat 1: 0x04  (aligned to boundary start)
  Beat 2: 0x08
  Beat 3: 0x0C
  Beat 4: 0x00  (wraps back to boundary base)
```

---

## ⏱ AHB Transfer Timing

### Single Write Transfer

```
         T0        T1        T2
          │         │         │
CLK    ───┐ ┌───┐ ┌───┐ ┌───
       │   └─┘   └─┘   └─┘

HSEL   ────────────┌─────────┐────────
                   │         │
HADDR  ────────────┌─────────┐────────
                   │  0x06   │
HWDATA ────────────┌─────────┐────────
                   │  DATA   │
HWRITE ────────────┌─────────┐────────
HTRANS ────────────┌─────────┐────────  (NON_SEQ)
HREADY ──────────────────────┐──────── (asserts when DUT completes)
       
Phase    IDLE      CHECK/ADDR   WRITE(done)
```

### INCR4 Write Burst

```
         T0    T1    T2    T3    T4    T5
CLK    ──┐ ┌──┐ ┌──┐ ┌──┐ ┌──┐ ┌──┐ ┌──

HSEL   ──────────┌────────────────────┐──
HWRITE ──────────┌────────────────────┘──
HADDR  ──────────┌─┬────┬────┬────┐──────  (auto-increments)
                 │0│ +4 │ +8 │+12 │
HTRANS ──────────┌─┬────┬────┬────┐──────  NON_SEQ / SEQ SEQ SEQ
HWDATA ──────────┌─┴────┴────┴────┘──────  (data each beat)
HREADY ─────────────────────────────────   (asserts each beat)
```

---

## 🔄 Simulation Flow

```
  ┌─────────────────────────────────────────────────────────────────┐
  │  1.  VCS compiles: RTL + ENV + PKG + TOP                        │
  │  2.  simv invoked with +<test_name> plusarg                     │
  │  3.  ahb_top: assert HRESETn=0 for 5 cycles → deassert         │
  │  4.  ahb_test: dispatch test via $test$plusargs                 │
  │  5.  env.build(): create gen / drv / mon / sco                  │
  │  6.  env.run(): reset → fork all component run() tasks          │
  └──────────────────────────┬──────────────────────────────────────┘
                             │
             ┌───────────────▼───────────────┐
             │         Per Transaction        │
             │                               │
             │  Generator ──mbxgd──▶ Driver  │
             │  Generator ──mbxgm──▶ Monitor │
             │                       │       │
             │              DUT processes    │
             │              (HREADY asserts) │
             │                       │       │
             │              Monitor captures │
             │              all beats        │
             │                       │       │
             │              mbxms──▶ Scoreboard
             │                       │       │
             │              Shadow mem compare│
             │              PASS / FAIL       │
             │              Coverage sample   │
             └───────────────────────────────┘
                             │
             ┌───────────────▼───────────────┐
             │  stop event triggered          │
             │  #40 settling time             │
             │  $finish                       │
             │  urg → HTML coverage report    │
             └───────────────────────────────┘
```

---

## 🚀 Running Simulations

All commands are run from the `sim/` directory.

### Compile

```bash
cd ahb_sv_project/sim/
make compile
```

This executes:

```bash
vcs -full64 -sverilog -kdb -debug_access+all \
    ../rtl/ahb_slave.sv        \
    ../env/ahb_interface.sv    \
    ../test/ahb_pkg.sv         \
    ../top/ahb_top.sv          \
    +incdir+../test/ +incdir+../env/ +incdir+../top/
```

### Run Individual Tests

```bash
make tc1    # ahb_single_tr_wr_rd_test
make tc2    # ahb_unspec_len_wr_rd_test
make tc3    # ahb_wrap4_wr_rd_test
make tc4    # ahb_wrap8_wr_rd_test
make tc5    # ahb_wrap16_wr_rd_test
make tc6    # ahb_inc4_wr_rd_test
make tc7    # ahb_inc8_wr_rd_test
make tc8    # ahb_inc16_wr_rd_test
```

Each target runs simulation, generates a `.vdb` coverage database, and produces an HTML report. For example, `tc3` internally executes:

```bash
vcs -R -full64 -sverilog -kdb -debug_access+all        \
    -cm line+cond+fsm+tgl+branch+assert                 \
    +ntb_random_seed_automatic                           \
    ../rtl/ahb_slave.sv ../env/ahb_interface.sv         \
    ../test/ahb_pkg.sv ../top/ahb_top.sv                \
    +incdir+../test/ +incdir+../env/ +incdir+../top/    \
    -cm_dir ahb_wrap4_wr_rd_test_coverage.vdb           \
    +ahb_wrap4_wr_rd_test                               \
    -l ahb_wrap4_wr_rd_test.log

urg -dir ahb_wrap4_wr_rd_test_coverage.vdb \
    -report ahb_wrap4_wr_rd_test_report
```

### Run All 8 Tests

```bash
make tc
```

### Merge Coverage & Open Report

```bash
make merge     # Merge all 8 .vdb files → merged_report/
make report    # Open merged_report/dashboard.html in Firefox
```

### Full Regression (Compile + All Tests + Merge + Report)

```bash
make regression
```

### Clean All Build Artifacts

```bash
make clean
```

Removes: `csrc/`, `simv`, `simv.daidir/`, all `.vdb` databases, all `*_report/` directories, all `.log` files.

---

## 📊 Coverage Results

All 8 test cases were run and coverage was merged. Per-test HTML reports and VDB databases are included in the `sim/` directory.

### Per-Test Coverage Reports

| Test | Coverage DB | HTML Report |
| --- | --- | --- |
| tc1 – ahb\_single\_tr\_wr\_rd\_test | `ahb_single_tr_wr_rd_test_coverage.vdb` | `ahb_single_tr_wr_rd_test_report/dashboard.html` |
| tc2 – ahb\_unspec\_len\_wr\_rd\_test | `ahb_unspec_len_wr_rd_test_coverage.vdb` | `ahb_unspec_len_wr_rd_test_report/dashboard.html` |
| tc3 – ahb\_wrap4\_wr\_rd\_test | `ahb_wrap4_wr_rd_test_coverage.vdb` | `ahb_wrap4_wr_rd_test_report/dashboard.html` |
| tc4 – ahb\_wrap8\_wr\_rd\_test | `ahb_wrap8_wr_rd_test_coverage.vdb` | `ahb_wrap8_wr_rd_test_report/dashboard.html` |
| tc5 – ahb\_wrap16\_wr\_rd\_test | `ahb_wrap16_wr_rd_test_coverage.vdb` | `ahb_wrap16_wr_rd_test_report/dashboard.html` |
| tc6 – ahb\_inc4\_wr\_rd\_test | `ahb_inc4_wr_rd_test_coverage.vdb` | `ahb_inc4_wr_rd_test_report/dashboard.html` |
| tc7 – ahb\_inc8\_wr\_rd\_test | `ahb_inc8_wr_rd_test_coverage.vdb` | `ahb_inc8_wr_rd_test_report/dashboard.html` |
| tc8 – ahb\_inc16\_wr\_rd\_test | `ahb_inc16_wr_rd_test_coverage.vdb` | `ahb_inc16_wr_rd_test_report/dashboard.html` |

---

## 🛠 Tools & Requirements

| Tool | Version | Purpose |
| --- | --- | --- |
| **Synopsys VCS** | T-2022.06\_Full64 | Compilation and simulation |
| **Synopsys Verdi** | T-2022.06 | Waveform viewing and debug (`verdi_config_file` included) |
| **urg** | T-2022.06 | Coverage report generation (bundled with VCS) |
| **Firefox** | any | View HTML coverage reports (`make report`) |
| **GNU Make** | any | Build automation |

---

## 💡 Key Design Decisions

**Bounded mailbox (`mbxgd = new(1)`)** — The size-1 bounded mailbox between generator and driver creates natural back-pressure. The generator blocks on `put()` until the driver calls `get()`, preventing the generator from racing ahead of the DUT.

**Burst length mailbox (`mbxgm`)** — The generator puts the burst length into `mbxgm` before each transaction. The monitor `get()`s this value to know how many beats to capture per burst, ensuring the monitor never under- or over-captures bus activity.

**`next_addr` in interface** — Exposing the DUT's internal address counter through the interface allows the monitor to accurately track the current burst address on each beat without recomputing the wrap/increment logic independently. This is essential for correctly associating captured data with the right address in burst sequences.

**Virtual `run()` in generator** — Declaring the base generator's `run()` as `virtual` is the cornerstone of the test architecture. Adding a new burst mode test requires only a new class extending `ahb_generator` and overriding `run()` — no other TB file needs to change.

**Shadow memory in scoreboard** — The scoreboard maintains its own independent `mem[256]` that mirrors every write transaction. This lets it independently reconstruct expected read data without querying the DUT, making all read checks truly self-checking.

**`+ntb_random_seed_automatic`** — A different random seed is used every simulation run, ensuring that corner cases missed by one seed may be caught in another, making regression more robust over time.

---

*Designed and verified using Synopsys VCS T-2022.06 | AMBA AHB Specification | SystemVerilog IEEE 1800-2017*
