{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 25 16:26:53 2024 " "Info: Processing started: Mon Nov 25 16:26:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off final -c final --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off final -c final --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "final.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/final/final.v" 9 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register snake_length\[3\] register map\[46\]\[1\] 44.19 MHz 22.627 ns Internal " "Info: Clock \"clk\" has Internal fmax of 44.19 MHz between source register \"snake_length\[3\]\" and destination register \"map\[46\]\[1\]\" (period= 22.627 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "22.306 ns + Longest register register " "Info: + Longest register to register delay is 22.306 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns snake_length\[3\] 1 REG LC_X24_Y13_N3 254 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X24_Y13_N3; Fanout = 254; REG Node = 'snake_length\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { snake_length[3] } "NODE_NAME" } } { "final.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/final/final.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.661 ns) + CELL(0.442 ns) 2.103 ns Mux5~144 2 COMB LC_X26_Y10_N6 1 " "Info: 2: + IC(1.661 ns) + CELL(0.442 ns) = 2.103 ns; Loc. = LC_X26_Y10_N6; Fanout = 1; COMB Node = 'Mux5~144'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.103 ns" { snake_length[3] Mux5~144 } "NODE_NAME" } } { "final.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/final/final.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.989 ns) + CELL(0.114 ns) 4.206 ns Mux5~145 3 COMB LC_X30_Y17_N9 1 " "Info: 3: + IC(1.989 ns) + CELL(0.114 ns) = 4.206 ns; Loc. = LC_X30_Y17_N9; Fanout = 1; COMB Node = 'Mux5~145'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.103 ns" { Mux5~144 Mux5~145 } "NODE_NAME" } } { "final.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/final/final.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.995 ns) + CELL(0.114 ns) 6.315 ns Mux5~146 4 COMB LC_X27_Y12_N3 1 " "Info: 4: + IC(1.995 ns) + CELL(0.114 ns) = 6.315 ns; Loc. = LC_X27_Y12_N3; Fanout = 1; COMB Node = 'Mux5~146'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.109 ns" { Mux5~145 Mux5~146 } "NODE_NAME" } } { "final.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/final/final.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.702 ns) + CELL(0.114 ns) 8.131 ns Mux5~157 5 COMB LC_X26_Y17_N1 1 " "Info: 5: + IC(1.702 ns) + CELL(0.114 ns) = 8.131 ns; Loc. = LC_X26_Y17_N1; Fanout = 1; COMB Node = 'Mux5~157'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.816 ns" { Mux5~146 Mux5~157 } "NODE_NAME" } } { "final.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/final/final.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 8.427 ns Mux5~168 6 COMB LC_X26_Y17_N2 1 " "Info: 6: + IC(0.182 ns) + CELL(0.114 ns) = 8.427 ns; Loc. = LC_X26_Y17_N2; Fanout = 1; COMB Node = 'Mux5~168'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Mux5~157 Mux5~168 } "NODE_NAME" } } { "final.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/final/final.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.285 ns) + CELL(0.114 ns) 10.826 ns Mux5~169 7 COMB LC_X22_Y13_N2 17 " "Info: 7: + IC(2.285 ns) + CELL(0.114 ns) = 10.826 ns; Loc. = LC_X22_Y13_N2; Fanout = 17; COMB Node = 'Mux5~169'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.399 ns" { Mux5~168 Mux5~169 } "NODE_NAME" } } { "final.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/final/final.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.292 ns) 11.556 ns Equal4~2 8 COMB LC_X22_Y13_N6 1 " "Info: 8: + IC(0.438 ns) + CELL(0.292 ns) = 11.556 ns; Loc. = LC_X22_Y13_N6; Fanout = 1; COMB Node = 'Equal4~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.730 ns" { Mux5~169 Equal4~2 } "NODE_NAME" } } { "final.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/final/final.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.257 ns) + CELL(0.114 ns) 12.927 ns Equal4~4 9 COMB LC_X21_Y10_N8 1 " "Info: 9: + IC(1.257 ns) + CELL(0.114 ns) = 12.927 ns; Loc. = LC_X21_Y10_N8; Fanout = 1; COMB Node = 'Equal4~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.371 ns" { Equal4~2 Equal4~4 } "NODE_NAME" } } { "final.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/final/final.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.376 ns) + CELL(0.292 ns) 15.595 ns always0~9 10 COMB LC_X10_Y7_N5 5 " "Info: 10: + IC(2.376 ns) + CELL(0.292 ns) = 15.595 ns; Loc. = LC_X10_Y7_N5; Fanout = 5; COMB Node = 'always0~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { Equal4~4 always0~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 15.891 ns map\[0\]\[1\]~5066 11 COMB LC_X10_Y7_N6 1 " "Info: 11: + IC(0.182 ns) + CELL(0.114 ns) = 15.891 ns; Loc. = LC_X10_Y7_N6; Fanout = 1; COMB Node = 'map\[0\]\[1\]~5066'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { always0~9 map[0][1]~5066 } "NODE_NAME" } } { "final.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/final/final.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 16.187 ns map\[207\]\[0\]~5067 12 COMB LC_X10_Y7_N7 44 " "Info: 12: + IC(0.182 ns) + CELL(0.114 ns) = 16.187 ns; Loc. = LC_X10_Y7_N7; Fanout = 44; COMB Node = 'map\[207\]\[0\]~5067'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { map[0][1]~5066 map[207][0]~5067 } "NODE_NAME" } } { "final.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/final/final.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.984 ns) + CELL(0.292 ns) 18.463 ns map\[46\]\[1\]~5408 13 COMB LC_X15_Y5_N4 15 " "Info: 13: + IC(1.984 ns) + CELL(0.292 ns) = 18.463 ns; Loc. = LC_X15_Y5_N4; Fanout = 15; COMB Node = 'map\[46\]\[1\]~5408'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.276 ns" { map[207][0]~5067 map[46][1]~5408 } "NODE_NAME" } } { "final.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/final/final.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.311 ns) + CELL(0.114 ns) 20.888 ns map\[46\]\[1\]~5101 14 COMB LC_X7_Y1_N4 2 " "Info: 14: + IC(2.311 ns) + CELL(0.114 ns) = 20.888 ns; Loc. = LC_X7_Y1_N4; Fanout = 2; COMB Node = 'map\[46\]\[1\]~5101'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.425 ns" { map[46][1]~5408 map[46][1]~5101 } "NODE_NAME" } } { "final.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/final/final.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.109 ns) + CELL(0.309 ns) 22.306 ns map\[46\]\[1\] 15 REG LC_X10_Y1_N9 3 " "Info: 15: + IC(1.109 ns) + CELL(0.309 ns) = 22.306 ns; Loc. = LC_X10_Y1_N9; Fanout = 3; REG Node = 'map\[46\]\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.418 ns" { map[46][1]~5101 map[46][1] } "NODE_NAME" } } { "final.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/final/final.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.653 ns ( 11.89 % ) " "Info: Total cell delay = 2.653 ns ( 11.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "19.653 ns ( 88.11 % ) " "Info: Total interconnect delay = 19.653 ns ( 88.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "22.306 ns" { snake_length[3] Mux5~144 Mux5~145 Mux5~146 Mux5~157 Mux5~168 Mux5~169 Equal4~2 Equal4~4 always0~9 map[0][1]~5066 map[207][0]~5067 map[46][1]~5408 map[46][1]~5101 map[46][1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "22.306 ns" { snake_length[3] {} Mux5~144 {} Mux5~145 {} Mux5~146 {} Mux5~157 {} Mux5~168 {} Mux5~169 {} Equal4~2 {} Equal4~4 {} always0~9 {} map[0][1]~5066 {} map[207][0]~5067 {} map[46][1]~5408 {} map[46][1]~5101 {} map[46][1] {} } { 0.000ns 1.661ns 1.989ns 1.995ns 1.702ns 0.182ns 2.285ns 0.438ns 1.257ns 2.376ns 0.182ns 0.182ns 1.984ns 2.311ns 1.109ns } { 0.000ns 0.442ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.292ns 0.114ns 0.292ns 0.114ns 0.114ns 0.292ns 0.114ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.060 ns - Smallest " "Info: - Smallest clock skew is -0.060 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.902 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 2617 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 2617; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "final.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/final/final.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.711 ns) 2.902 ns map\[46\]\[1\] 2 REG LC_X10_Y1_N9 3 " "Info: 2: + IC(0.722 ns) + CELL(0.711 ns) = 2.902 ns; Loc. = LC_X10_Y1_N9; Fanout = 3; REG Node = 'map\[46\]\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.433 ns" { clk map[46][1] } "NODE_NAME" } } { "final.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/final/final.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 75.12 % ) " "Info: Total cell delay = 2.180 ns ( 75.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.722 ns ( 24.88 % ) " "Info: Total interconnect delay = 0.722 ns ( 24.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { clk map[46][1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { clk {} clk~out0 {} map[46][1] {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.962 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 2617 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 2617; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "final.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/final/final.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.711 ns) 2.962 ns snake_length\[3\] 2 REG LC_X24_Y13_N3 254 " "Info: 2: + IC(0.782 ns) + CELL(0.711 ns) = 2.962 ns; Loc. = LC_X24_Y13_N3; Fanout = 254; REG Node = 'snake_length\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { clk snake_length[3] } "NODE_NAME" } } { "final.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/final/final.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.60 % ) " "Info: Total cell delay = 2.180 ns ( 73.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.782 ns ( 26.40 % ) " "Info: Total interconnect delay = 0.782 ns ( 26.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { clk snake_length[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { clk {} clk~out0 {} snake_length[3] {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { clk map[46][1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { clk {} clk~out0 {} map[46][1] {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { clk snake_length[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { clk {} clk~out0 {} snake_length[3] {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "final.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/final/final.v" 62 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "final.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/final/final.v" 62 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "22.306 ns" { snake_length[3] Mux5~144 Mux5~145 Mux5~146 Mux5~157 Mux5~168 Mux5~169 Equal4~2 Equal4~4 always0~9 map[0][1]~5066 map[207][0]~5067 map[46][1]~5408 map[46][1]~5101 map[46][1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "22.306 ns" { snake_length[3] {} Mux5~144 {} Mux5~145 {} Mux5~146 {} Mux5~157 {} Mux5~168 {} Mux5~169 {} Equal4~2 {} Equal4~4 {} always0~9 {} map[0][1]~5066 {} map[207][0]~5067 {} map[46][1]~5408 {} map[46][1]~5101 {} map[46][1] {} } { 0.000ns 1.661ns 1.989ns 1.995ns 1.702ns 0.182ns 2.285ns 0.438ns 1.257ns 2.376ns 0.182ns 0.182ns 1.984ns 2.311ns 1.109ns } { 0.000ns 0.442ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.292ns 0.114ns 0.292ns 0.114ns 0.114ns 0.292ns 0.114ns 0.309ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { clk map[46][1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { clk {} clk~out0 {} map[46][1] {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { clk snake_length[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { clk {} clk~out0 {} snake_length[3] {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "map\[218\]\[0\] rst clk 14.938 ns register " "Info: tsu for register \"map\[218\]\[0\]\" (data pin = \"rst\", clock pin = \"clk\") is 14.938 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.855 ns + Longest pin register " "Info: + Longest pin to register delay is 17.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns rst 1 PIN PIN_226 810 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_226; Fanout = 810; PIN Node = 'rst'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "final.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/final/final.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.643 ns) + CELL(0.590 ns) 11.708 ns map\[218\]\[1\]~5523 2 COMB LC_X3_Y4_N6 1 " "Info: 2: + IC(9.643 ns) + CELL(0.590 ns) = 11.708 ns; Loc. = LC_X3_Y4_N6; Fanout = 1; COMB Node = 'map\[218\]\[1\]~5523'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.233 ns" { rst map[218][1]~5523 } "NODE_NAME" } } { "final.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/final/final.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.187 ns) + CELL(0.590 ns) 14.485 ns map\[218\]\[1\]~5171 3 COMB LC_X9_Y5_N2 2 " "Info: 3: + IC(2.187 ns) + CELL(0.590 ns) = 14.485 ns; Loc. = LC_X9_Y5_N2; Fanout = 2; COMB Node = 'map\[218\]\[1\]~5171'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.777 ns" { map[218][1]~5523 map[218][1]~5171 } "NODE_NAME" } } { "final.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/final/final.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.503 ns) + CELL(0.867 ns) 17.855 ns map\[218\]\[0\] 4 REG LC_X11_Y14_N5 2 " "Info: 4: + IC(2.503 ns) + CELL(0.867 ns) = 17.855 ns; Loc. = LC_X11_Y14_N5; Fanout = 2; REG Node = 'map\[218\]\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.370 ns" { map[218][1]~5171 map[218][0] } "NODE_NAME" } } { "final.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/final/final.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.522 ns ( 19.73 % ) " "Info: Total cell delay = 3.522 ns ( 19.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.333 ns ( 80.27 % ) " "Info: Total interconnect delay = 14.333 ns ( 80.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.855 ns" { rst map[218][1]~5523 map[218][1]~5171 map[218][0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "17.855 ns" { rst {} rst~out0 {} map[218][1]~5523 {} map[218][1]~5171 {} map[218][0] {} } { 0.000ns 0.000ns 9.643ns 2.187ns 2.503ns } { 0.000ns 1.475ns 0.590ns 0.590ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "final.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/final/final.v" 62 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.954 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 2617 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 2617; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "final.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/final/final.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.711 ns) 2.954 ns map\[218\]\[0\] 2 REG LC_X11_Y14_N5 2 " "Info: 2: + IC(0.774 ns) + CELL(0.711 ns) = 2.954 ns; Loc. = LC_X11_Y14_N5; Fanout = 2; REG Node = 'map\[218\]\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { clk map[218][0] } "NODE_NAME" } } { "final.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/final/final.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.80 % ) " "Info: Total cell delay = 2.180 ns ( 73.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.774 ns ( 26.20 % ) " "Info: Total interconnect delay = 0.774 ns ( 26.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { clk map[218][0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { clk {} clk~out0 {} map[218][0] {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.855 ns" { rst map[218][1]~5523 map[218][1]~5171 map[218][0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "17.855 ns" { rst {} rst~out0 {} map[218][1]~5523 {} map[218][1]~5171 {} map[218][0] {} } { 0.000ns 0.000ns 9.643ns 2.187ns 2.503ns } { 0.000ns 1.475ns 0.590ns 0.590ns 0.867ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { clk map[218][0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { clk {} clk~out0 {} map[218][0] {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk led_row\[4\] led_row\[4\]~reg0 9.844 ns register " "Info: tco from clock \"clk\" to destination pin \"led_row\[4\]\" through register \"led_row\[4\]~reg0\" is 9.844 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.909 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.909 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 2617 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 2617; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "final.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/final/final.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.711 ns) 2.909 ns led_row\[4\]~reg0 2 REG LC_X21_Y2_N8 1 " "Info: 2: + IC(0.729 ns) + CELL(0.711 ns) = 2.909 ns; Loc. = LC_X21_Y2_N8; Fanout = 1; REG Node = 'led_row\[4\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { clk led_row[4]~reg0 } "NODE_NAME" } } { "final.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/final/final.v" 62 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.94 % ) " "Info: Total cell delay = 2.180 ns ( 74.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.729 ns ( 25.06 % ) " "Info: Total interconnect delay = 0.729 ns ( 25.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { clk led_row[4]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { clk {} clk~out0 {} led_row[4]~reg0 {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "final.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/final/final.v" 62 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.711 ns + Longest register pin " "Info: + Longest register to pin delay is 6.711 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns led_row\[4\]~reg0 1 REG LC_X21_Y2_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X21_Y2_N8; Fanout = 1; REG Node = 'led_row\[4\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { led_row[4]~reg0 } "NODE_NAME" } } { "final.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/final/final.v" 62 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.587 ns) + CELL(2.124 ns) 6.711 ns led_row\[4\] 2 PIN PIN_18 0 " "Info: 2: + IC(4.587 ns) + CELL(2.124 ns) = 6.711 ns; Loc. = PIN_18; Fanout = 0; PIN Node = 'led_row\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.711 ns" { led_row[4]~reg0 led_row[4] } "NODE_NAME" } } { "final.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/final/final.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 31.65 % ) " "Info: Total cell delay = 2.124 ns ( 31.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.587 ns ( 68.35 % ) " "Info: Total interconnect delay = 4.587 ns ( 68.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.711 ns" { led_row[4]~reg0 led_row[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.711 ns" { led_row[4]~reg0 {} led_row[4] {} } { 0.000ns 4.587ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { clk led_row[4]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { clk {} clk~out0 {} led_row[4]~reg0 {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.711 ns" { led_row[4]~reg0 led_row[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.711 ns" { led_row[4]~reg0 {} led_row[4] {} } { 0.000ns 4.587ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "snake\[4\]\[4\] rst clk -3.988 ns register " "Info: th for register \"snake\[4\]\[4\]\" (data pin = \"rst\", clock pin = \"clk\") is -3.988 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.954 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 2617 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 2617; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "final.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/final/final.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.711 ns) 2.954 ns snake\[4\]\[4\] 2 REG LC_X7_Y18_N2 2 " "Info: 2: + IC(0.774 ns) + CELL(0.711 ns) = 2.954 ns; Loc. = LC_X7_Y18_N2; Fanout = 2; REG Node = 'snake\[4\]\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { clk snake[4][4] } "NODE_NAME" } } { "final.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/final/final.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.80 % ) " "Info: Total cell delay = 2.180 ns ( 73.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.774 ns ( 26.20 % ) " "Info: Total interconnect delay = 0.774 ns ( 26.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { clk snake[4][4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { clk {} clk~out0 {} snake[4][4] {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "final.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/final/final.v" 62 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.957 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.957 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns rst 1 PIN PIN_226 810 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_226; Fanout = 810; PIN Node = 'rst'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "final.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/final/final.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.173 ns) + CELL(0.309 ns) 6.957 ns snake\[4\]\[4\] 2 REG LC_X7_Y18_N2 2 " "Info: 2: + IC(5.173 ns) + CELL(0.309 ns) = 6.957 ns; Loc. = LC_X7_Y18_N2; Fanout = 2; REG Node = 'snake\[4\]\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.482 ns" { rst snake[4][4] } "NODE_NAME" } } { "final.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/final/final.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.784 ns ( 25.64 % ) " "Info: Total cell delay = 1.784 ns ( 25.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.173 ns ( 74.36 % ) " "Info: Total interconnect delay = 5.173 ns ( 74.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.957 ns" { rst snake[4][4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.957 ns" { rst {} rst~out0 {} snake[4][4] {} } { 0.000ns 0.000ns 5.173ns } { 0.000ns 1.475ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { clk snake[4][4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { clk {} clk~out0 {} snake[4][4] {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.957 ns" { rst snake[4][4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.957 ns" { rst {} rst~out0 {} snake[4][4] {} } { 0.000ns 0.000ns 5.173ns } { 0.000ns 1.475ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "157 " "Info: Peak virtual memory: 157 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 25 16:26:56 2024 " "Info: Processing ended: Mon Nov 25 16:26:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
