library verilog;
use verilog.vl_types.all;
entity vry_vhdl is
    port(
        rstn            : in     vl_logic;
        sclk            : in     vl_logic;
        c               : out    vl_logic
    );
end vry_vhdl;
