Synthesizing design: HM_SHA_256.sv
dc_shell-t -x "source -echo do_mapping.tcl"
                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
               Version K-2015.06-SP1 for linux64 - Jul 21, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/ecegrid/a/mg138/.synopsys_dv_prefs.tcl
# Step 1:  Read in the source file
analyze -format sverilog -lib WORK { HM_SHA_256.sv}
Running PRESTO HDLC
Compiling source file ./source/HM_SHA_256.sv
Warning:  ./source/HM_SHA_256.sv:65: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/dw_foundation.sldb'
elaborate HM_SHA_256 -lib WORK
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/gtech.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/standard.sldb'
  Loading link library 'osu05_stdcells'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./source/HM_SHA_256.sv:132: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/HM_SHA_256.sv:149: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine HM_SHA_256 line 78 in file
		'./source/HM_SHA_256.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        h_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        a_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        b_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        c_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        d_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        e_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        f_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        g_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine HM_SHA_256 line 112 in file
		'./source/HM_SHA_256.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        w_reg        | Flip-flop |  512  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine HM_SHA_256 line 119 in file
		'./source/HM_SHA_256.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    out_hash_reg     | Flip-flop |  256  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine HM_SHA_256 line 146 in file
		'./source/HM_SHA_256.sv'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|      wsel_reg       | Latch |  32   |  Y  | N  | N  | N  | -  | -  | -  |
|      ksel_reg       | Latch |  32   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================
Warning:  ./source/HM_SHA_256.sv:146: Netlist for always_comb block contains a latch. (ELAB-974)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'HM_SHA_256'.
Information: Building the design 'rightrotate' instantiated from design 'HM_SHA_256' with
	the parameters "6". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'rightrotate' instantiated from design 'HM_SHA_256' with
	the parameters "25". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'rightrotate' instantiated from design 'HM_SHA_256' with
	the parameters "11". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'rightrotate' instantiated from design 'HM_SHA_256' with
	the parameters "13". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'rightrotate' instantiated from design 'HM_SHA_256' with
	the parameters "22". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'rightrotate' instantiated from design 'HM_SHA_256' with
	the parameters "2". (HDL-193)
Presto compilation completed successfully.
uniquify
# Step 2: Set design constraints
# Uncomment below to set timing, area, power, etc. constraints
# set_max_delay <delay> -from "<input>" -to "<output>"
# set_max_area <area>
# set_max_total_power <power> mW
# Step 3: Compile the design
compile -map_effort medium
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.1 |     *     |
| Licensed DW Building Blocks        | K-2015.06-DWBB_201506.1 |     *     |
============================================================================


Information: There are 208 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'rightrotate_BITS2'
  Processing 'rightrotate_BITS22'
  Processing 'rightrotate_BITS13'
  Processing 'rightrotate_BITS11'
  Processing 'rightrotate_BITS25'
  Processing 'rightrotate_BITS6'
  Processing 'HM_SHA_256'
Information: The register 'ksel_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'ksel_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'ksel_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'ksel_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'ksel_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'ksel_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'ksel_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'ksel_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'ksel_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'ksel_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'ksel_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'ksel_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'ksel_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'ksel_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'ksel_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'ksel_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'ksel_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'ksel_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'ksel_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'ksel_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'ksel_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'ksel_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'ksel_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'ksel_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'ksel_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'ksel_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'ksel_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'ksel_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'ksel_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'ksel_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'ksel_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'ksel_reg[0]' is a constant and will be removed. (OPT-1206)

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'HM_SHA_256' has no optimization constraints set. (OPT-108)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'HM_SHA_256_DW01_add_0'
  Processing 'HM_SHA_256_DW01_add_1'
  Processing 'HM_SHA_256_DW01_add_2'
  Processing 'HM_SHA_256_DW01_add_3'
  Processing 'HM_SHA_256_DW01_add_4'
  Processing 'HM_SHA_256_DW01_add_5'
  Processing 'HM_SHA_256_DW01_add_6'
  Processing 'HM_SHA_256_DW01_add_7'
  Processing 'HM_SHA_256_DW01_add_8'
  Processing 'HM_SHA_256_DW01_add_9'
  Processing 'HM_SHA_256_DW01_add_10'
  Processing 'HM_SHA_256_DW01_add_11'
  Processing 'HM_SHA_256_DW01_add_12'
  Processing 'HM_SHA_256_DW01_add_13'
  Processing 'HM_SHA_256_DW01_add_14'
  Processing 'HM_SHA_256_DW01_add_15'
  Processing 'HM_SHA_256_DW01_add_16'
  Processing 'HM_SHA_256_DW01_cmp6_0'
  Processing 'HM_SHA_256_DW01_add_17'
  Processing 'HM_SHA_256_DW01_add_18'
  Processing 'HM_SHA_256_DW01_add_19'
  Processing 'HM_SHA_256_DW01_add_20'
  Processing 'HM_SHA_256_DW01_add_21'
  Processing 'HM_SHA_256_DW01_add_22'
  Processing 'HM_SHA_256_DW01_cmp6_1'
  Processing 'HM_SHA_256_DW01_add_23'
  Processing 'HM_SHA_256_DW01_add_24'
  Processing 'HM_SHA_256_DW01_add_25'
  Processing 'HM_SHA_256_DW01_cmp6_2'
  Processing 'HM_SHA_256_DW01_add_26'
  Processing 'HM_SHA_256_DW01_add_27'
  Processing 'HM_SHA_256_DW01_add_28'
  Processing 'HM_SHA_256_DW01_cmp6_3'
  Processing 'HM_SHA_256_DW01_add_29'
  Processing 'HM_SHA_256_DW01_add_30'
  Processing 'HM_SHA_256_DW01_add_31'
  Processing 'HM_SHA_256_DW01_cmp6_4'
  Processing 'HM_SHA_256_DW01_add_32'
  Processing 'HM_SHA_256_DW01_add_33'
  Processing 'HM_SHA_256_DW01_add_34'
  Processing 'HM_SHA_256_DW01_cmp6_5'
  Processing 'HM_SHA_256_DW01_add_35'
  Processing 'HM_SHA_256_DW01_add_36'
  Processing 'HM_SHA_256_DW01_add_37'
  Processing 'HM_SHA_256_DW01_cmp6_6'
  Processing 'HM_SHA_256_DW01_add_38'
  Processing 'HM_SHA_256_DW01_add_39'
  Processing 'HM_SHA_256_DW01_add_40'
  Processing 'HM_SHA_256_DW01_cmp6_7'
  Processing 'HM_SHA_256_DW01_add_41'
  Processing 'HM_SHA_256_DW01_add_42'
  Processing 'HM_SHA_256_DW01_add_43'
  Processing 'HM_SHA_256_DW01_cmp6_8'
  Processing 'HM_SHA_256_DW01_add_44'
  Processing 'HM_SHA_256_DW01_add_45'
  Processing 'HM_SHA_256_DW01_add_46'
  Processing 'HM_SHA_256_DW01_cmp6_9'
  Processing 'HM_SHA_256_DW01_add_47'
  Processing 'HM_SHA_256_DW01_add_48'
  Processing 'HM_SHA_256_DW01_add_49'
  Processing 'HM_SHA_256_DW01_cmp6_10'
  Processing 'HM_SHA_256_DW01_add_50'
  Processing 'HM_SHA_256_DW01_add_51'
  Processing 'HM_SHA_256_DW01_add_52'
  Processing 'HM_SHA_256_DW01_cmp6_11'
  Processing 'HM_SHA_256_DW01_add_53'
  Processing 'HM_SHA_256_DW01_add_54'
  Processing 'HM_SHA_256_DW01_add_55'
  Processing 'HM_SHA_256_DW01_cmp6_12'
  Processing 'HM_SHA_256_DW01_add_56'
  Processing 'HM_SHA_256_DW01_add_57'
  Processing 'HM_SHA_256_DW01_add_58'
  Processing 'HM_SHA_256_DW01_cmp6_13'
  Processing 'HM_SHA_256_DW01_add_59'
  Processing 'HM_SHA_256_DW01_add_60'
  Processing 'HM_SHA_256_DW01_add_61'
  Processing 'HM_SHA_256_DW01_cmp6_14'
  Processing 'HM_SHA_256_DW01_add_62'
  Processing 'HM_SHA_256_DW01_cmp6_15'
  Processing 'HM_SHA_256_DW01_add_63'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'HM_SHA_256'
  Mapping 'HM_SHA_256'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:10 5601663.0      0.00       0.0      36.7                          
    0:00:10 5601663.0      0.00       0.0      36.7                          
    0:00:10 5601663.0      0.00       0.0      36.7                          
    0:00:10 5601663.0      0.00       0.0      36.7                          
    0:00:10 5601663.0      0.00       0.0      36.7                          
    0:00:10 5594895.0      0.00       0.0      36.7                          
    0:00:10 5594895.0      0.00       0.0      36.7                          
    0:00:10 5594895.0      0.00       0.0      36.7                          
    0:00:10 5594895.0      0.00       0.0      36.7                          
    0:00:10 5594895.0      0.00       0.0      36.7                          
    0:00:10 5596767.0      0.00       0.0      26.7                          
    0:00:11 5597775.0      0.00       0.0      21.4                          
    0:00:11 5599431.0      0.00       0.0      14.6                          
    0:00:11 5600367.0      0.00       0.0      11.0                          
    0:00:11 5600943.0      0.00       0.0       8.4                          
    0:00:11 5601375.0      0.00       0.0       6.6                          
    0:00:11 5601447.0      0.00       0.0       6.0                          
    0:00:11 5601447.0      0.00       0.0       6.0                          
    0:00:11 5601447.0      0.00       0.0       6.0                          
    0:00:11 5601447.0      0.00       0.0       6.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:11 5601447.0      0.00       0.0       6.0                          
    0:00:11 5601447.0      0.00       0.0       6.0                          
    0:00:11 5601447.0      0.00       0.0       6.0                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:11 5601447.0      0.00       0.0       6.0                          
    0:00:11 5608935.0      0.00       0.0       0.6 w[16][13]                
    0:00:11 5611815.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:11 5611815.0      0.00       0.0       0.0                          
    0:00:11 5611815.0      0.00       0.0       0.0                          
    0:00:12 5606991.0      0.00       0.0       0.0                          
    0:00:12 5606847.0      0.00       0.0       0.0                          
    0:00:12 5606703.0      0.00       0.0       0.0                          
    0:00:12 5606631.0      0.00       0.0       0.0                          
    0:00:12 5606487.0      0.00       0.0       0.0                          
    0:00:12 5606487.0      0.00       0.0       0.0                          
    0:00:12 5606487.0      0.00       0.0       0.0                          
    0:00:12 5606487.0      0.00       0.0       0.0                          
    0:00:12 5606487.0      0.00       0.0       0.0                          
    0:00:12 5606487.0      0.00       0.0       0.0                          
    0:00:12 5606487.0      0.00       0.0       0.0                          
    0:00:12 5606487.0      0.00       0.0       0.0                          
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'HM_SHA_256' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'clk': 1024 load(s), 1 driver(s)
# Step 4: Output reports
report_timing -path full -delay max -max_paths 1 -nworst 1 > reports/HM_SHA_256.rep
report_area >> reports/HM_SHA_256.rep
report_power -hier >> reports/HM_SHA_256.rep
# Step 5: Output final VHDL and Verilog files
write_file -format verilog -hierarchy -output "mapped/HM_SHA_256.v"
Writing verilog file '/home/ecegrid/a/mg138/ece337/BitcoinMiner/mapped/HM_SHA_256.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
echo "\nScript Done\n"

Script Done

echo "\nChecking Design\n"

Checking Design

check_design
 
****************************************
check_design summary:
Version:     K-2015.06-SP1
Date:        Wed Nov 29 18:16:04 2017
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    316
    Unconnected ports (LINT-28)                                   124
    Feedthrough (LINT-29)                                         192

Cells                                                              62
    Connected to power or ground (LINT-32)                         62
--------------------------------------------------------------------------------

Warning: In design 'HM_SHA_256_DW01_add_0', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_0', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_3', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_3', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_4', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_4', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_5', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_5', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_6', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_6', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_7', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_7', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_8', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_8', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_9', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_9', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_10', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_10', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_11', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_11', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_13', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_13', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_14', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_14', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_15', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_15', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_16', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_16', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_17', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_17', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_18', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_18', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_19', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_19', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_20', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_20', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_21', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_21', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_22', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_22', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_23', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_23', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_24', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_24', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_25', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_25', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_26', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_26', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_27', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_27', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_28', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_28', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_29', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_29', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_30', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_30', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_31', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_31', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_32', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_32', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_33', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_33', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_34', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_34', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_35', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_35', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_36', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_36', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_37', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_37', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_38', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_38', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_39', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_39', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_40', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_40', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_41', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_41', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_42', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_42', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_43', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_43', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_44', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_44', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_45', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_45', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_46', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_46', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_47', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_47', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_48', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_48', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_49', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_49', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_50', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_50', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_51', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_51', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_52', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_52', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_53', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_53', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_54', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_54', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_55', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_55', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_56', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_56', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_57', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_57', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_58', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_58', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_59', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_59', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_60', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_60', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_61', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_61', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_62', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'HM_SHA_256_DW01_add_62', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'rightrotate_BITS6', input port 'in[31]' is connected directly to output port 'out[25]'. (LINT-29)
Warning: In design 'rightrotate_BITS6', input port 'in[30]' is connected directly to output port 'out[24]'. (LINT-29)
Warning: In design 'rightrotate_BITS6', input port 'in[29]' is connected directly to output port 'out[23]'. (LINT-29)
Warning: In design 'rightrotate_BITS6', input port 'in[28]' is connected directly to output port 'out[22]'. (LINT-29)
Warning: In design 'rightrotate_BITS6', input port 'in[27]' is connected directly to output port 'out[21]'. (LINT-29)
Warning: In design 'rightrotate_BITS6', input port 'in[26]' is connected directly to output port 'out[20]'. (LINT-29)
Warning: In design 'rightrotate_BITS6', input port 'in[25]' is connected directly to output port 'out[19]'. (LINT-29)
Warning: In design 'rightrotate_BITS6', input port 'in[24]' is connected directly to output port 'out[18]'. (LINT-29)
Warning: In design 'rightrotate_BITS6', input port 'in[23]' is connected directly to output port 'out[17]'. (LINT-29)
Warning: In design 'rightrotate_BITS6', input port 'in[22]' is connected directly to output port 'out[16]'. (LINT-29)
Warning: In design 'rightrotate_BITS6', input port 'in[21]' is connected directly to output port 'out[15]'. (LINT-29)
Warning: In design 'rightrotate_BITS6', input port 'in[20]' is connected directly to output port 'out[14]'. (LINT-29)
Warning: In design 'rightrotate_BITS6', input port 'in[19]' is connected directly to output port 'out[13]'. (LINT-29)
Warning: In design 'rightrotate_BITS6', input port 'in[18]' is connected directly to output port 'out[12]'. (LINT-29)
Warning: In design 'rightrotate_BITS6', input port 'in[17]' is connected directly to output port 'out[11]'. (LINT-29)
Warning: In design 'rightrotate_BITS6', input port 'in[16]' is connected directly to output port 'out[10]'. (LINT-29)
Warning: In design 'rightrotate_BITS6', input port 'in[15]' is connected directly to output port 'out[9]'. (LINT-29)
Warning: In design 'rightrotate_BITS6', input port 'in[14]' is connected directly to output port 'out[8]'. (LINT-29)
Warning: In design 'rightrotate_BITS6', input port 'in[13]' is connected directly to output port 'out[7]'. (LINT-29)
Warning: In design 'rightrotate_BITS6', input port 'in[12]' is connected directly to output port 'out[6]'. (LINT-29)
Warning: In design 'rightrotate_BITS6', input port 'in[11]' is connected directly to output port 'out[5]'. (LINT-29)
Warning: In design 'rightrotate_BITS6', input port 'in[10]' is connected directly to output port 'out[4]'. (LINT-29)
Warning: In design 'rightrotate_BITS6', input port 'in[9]' is connected directly to output port 'out[3]'. (LINT-29)
Warning: In design 'rightrotate_BITS6', input port 'in[8]' is connected directly to output port 'out[2]'. (LINT-29)
Warning: In design 'rightrotate_BITS6', input port 'in[7]' is connected directly to output port 'out[1]'. (LINT-29)
Warning: In design 'rightrotate_BITS6', input port 'in[6]' is connected directly to output port 'out[0]'. (LINT-29)
Warning: In design 'rightrotate_BITS6', input port 'in[5]' is connected directly to output port 'out[31]'. (LINT-29)
Warning: In design 'rightrotate_BITS6', input port 'in[4]' is connected directly to output port 'out[30]'. (LINT-29)
Warning: In design 'rightrotate_BITS6', input port 'in[3]' is connected directly to output port 'out[29]'. (LINT-29)
Warning: In design 'rightrotate_BITS6', input port 'in[2]' is connected directly to output port 'out[28]'. (LINT-29)
Warning: In design 'rightrotate_BITS6', input port 'in[1]' is connected directly to output port 'out[27]'. (LINT-29)
Warning: In design 'rightrotate_BITS6', input port 'in[0]' is connected directly to output port 'out[26]'. (LINT-29)
Warning: In design 'rightrotate_BITS25', input port 'in[31]' is connected directly to output port 'out[6]'. (LINT-29)
Warning: In design 'rightrotate_BITS25', input port 'in[30]' is connected directly to output port 'out[5]'. (LINT-29)
Warning: In design 'rightrotate_BITS25', input port 'in[29]' is connected directly to output port 'out[4]'. (LINT-29)
Warning: In design 'rightrotate_BITS25', input port 'in[28]' is connected directly to output port 'out[3]'. (LINT-29)
Warning: In design 'rightrotate_BITS25', input port 'in[27]' is connected directly to output port 'out[2]'. (LINT-29)
Warning: In design 'rightrotate_BITS25', input port 'in[26]' is connected directly to output port 'out[1]'. (LINT-29)
Warning: In design 'rightrotate_BITS25', input port 'in[25]' is connected directly to output port 'out[0]'. (LINT-29)
Warning: In design 'rightrotate_BITS25', input port 'in[24]' is connected directly to output port 'out[31]'. (LINT-29)
Warning: In design 'rightrotate_BITS25', input port 'in[23]' is connected directly to output port 'out[30]'. (LINT-29)
Warning: In design 'rightrotate_BITS25', input port 'in[22]' is connected directly to output port 'out[29]'. (LINT-29)
Warning: In design 'rightrotate_BITS25', input port 'in[21]' is connected directly to output port 'out[28]'. (LINT-29)
Warning: In design 'rightrotate_BITS25', input port 'in[20]' is connected directly to output port 'out[27]'. (LINT-29)
Warning: In design 'rightrotate_BITS25', input port 'in[19]' is connected directly to output port 'out[26]'. (LINT-29)
Warning: In design 'rightrotate_BITS25', input port 'in[18]' is connected directly to output port 'out[25]'. (LINT-29)
Warning: In design 'rightrotate_BITS25', input port 'in[17]' is connected directly to output port 'out[24]'. (LINT-29)
Warning: In design 'rightrotate_BITS25', input port 'in[16]' is connected directly to output port 'out[23]'. (LINT-29)
Warning: In design 'rightrotate_BITS25', input port 'in[15]' is connected directly to output port 'out[22]'. (LINT-29)
Warning: In design 'rightrotate_BITS25', input port 'in[14]' is connected directly to output port 'out[21]'. (LINT-29)
Warning: In design 'rightrotate_BITS25', input port 'in[13]' is connected directly to output port 'out[20]'. (LINT-29)
Warning: In design 'rightrotate_BITS25', input port 'in[12]' is connected directly to output port 'out[19]'. (LINT-29)
Warning: In design 'rightrotate_BITS25', input port 'in[11]' is connected directly to output port 'out[18]'. (LINT-29)
Warning: In design 'rightrotate_BITS25', input port 'in[10]' is connected directly to output port 'out[17]'. (LINT-29)
Warning: In design 'rightrotate_BITS25', input port 'in[9]' is connected directly to output port 'out[16]'. (LINT-29)
Warning: In design 'rightrotate_BITS25', input port 'in[8]' is connected directly to output port 'out[15]'. (LINT-29)
Warning: In design 'rightrotate_BITS25', input port 'in[7]' is connected directly to output port 'out[14]'. (LINT-29)
Warning: In design 'rightrotate_BITS25', input port 'in[6]' is connected directly to output port 'out[13]'. (LINT-29)
Warning: In design 'rightrotate_BITS25', input port 'in[5]' is connected directly to output port 'out[12]'. (LINT-29)
Warning: In design 'rightrotate_BITS25', input port 'in[4]' is connected directly to output port 'out[11]'. (LINT-29)
Warning: In design 'rightrotate_BITS25', input port 'in[3]' is connected directly to output port 'out[10]'. (LINT-29)
Warning: In design 'rightrotate_BITS25', input port 'in[2]' is connected directly to output port 'out[9]'. (LINT-29)
Warning: In design 'rightrotate_BITS25', input port 'in[1]' is connected directly to output port 'out[8]'. (LINT-29)
Warning: In design 'rightrotate_BITS25', input port 'in[0]' is connected directly to output port 'out[7]'. (LINT-29)
Warning: In design 'rightrotate_BITS11', input port 'in[31]' is connected directly to output port 'out[20]'. (LINT-29)
Warning: In design 'rightrotate_BITS11', input port 'in[30]' is connected directly to output port 'out[19]'. (LINT-29)
Warning: In design 'rightrotate_BITS11', input port 'in[29]' is connected directly to output port 'out[18]'. (LINT-29)
Warning: In design 'rightrotate_BITS11', input port 'in[28]' is connected directly to output port 'out[17]'. (LINT-29)
Warning: In design 'rightrotate_BITS11', input port 'in[27]' is connected directly to output port 'out[16]'. (LINT-29)
Warning: In design 'rightrotate_BITS11', input port 'in[26]' is connected directly to output port 'out[15]'. (LINT-29)
Warning: In design 'rightrotate_BITS11', input port 'in[25]' is connected directly to output port 'out[14]'. (LINT-29)
Warning: In design 'rightrotate_BITS11', input port 'in[24]' is connected directly to output port 'out[13]'. (LINT-29)
Warning: In design 'rightrotate_BITS11', input port 'in[23]' is connected directly to output port 'out[12]'. (LINT-29)
Warning: In design 'rightrotate_BITS11', input port 'in[22]' is connected directly to output port 'out[11]'. (LINT-29)
Warning: In design 'rightrotate_BITS11', input port 'in[21]' is connected directly to output port 'out[10]'. (LINT-29)
Warning: In design 'rightrotate_BITS11', input port 'in[20]' is connected directly to output port 'out[9]'. (LINT-29)
Warning: In design 'rightrotate_BITS11', input port 'in[19]' is connected directly to output port 'out[8]'. (LINT-29)
Warning: In design 'rightrotate_BITS11', input port 'in[18]' is connected directly to output port 'out[7]'. (LINT-29)
Warning: In design 'rightrotate_BITS11', input port 'in[17]' is connected directly to output port 'out[6]'. (LINT-29)
Warning: In design 'rightrotate_BITS11', input port 'in[16]' is connected directly to output port 'out[5]'. (LINT-29)
Warning: In design 'rightrotate_BITS11', input port 'in[15]' is connected directly to output port 'out[4]'. (LINT-29)
Warning: In design 'rightrotate_BITS11', input port 'in[14]' is connected directly to output port 'out[3]'. (LINT-29)
Warning: In design 'rightrotate_BITS11', input port 'in[13]' is connected directly to output port 'out[2]'. (LINT-29)
Warning: In design 'rightrotate_BITS11', input port 'in[12]' is connected directly to output port 'out[1]'. (LINT-29)
Warning: In design 'rightrotate_BITS11', input port 'in[11]' is connected directly to output port 'out[0]'. (LINT-29)
Warning: In design 'rightrotate_BITS11', input port 'in[10]' is connected directly to output port 'out[31]'. (LINT-29)
Warning: In design 'rightrotate_BITS11', input port 'in[9]' is connected directly to output port 'out[30]'. (LINT-29)
Warning: In design 'rightrotate_BITS11', input port 'in[8]' is connected directly to output port 'out[29]'. (LINT-29)
Warning: In design 'rightrotate_BITS11', input port 'in[7]' is connected directly to output port 'out[28]'. (LINT-29)
Warning: In design 'rightrotate_BITS11', input port 'in[6]' is connected directly to output port 'out[27]'. (LINT-29)
Warning: In design 'rightrotate_BITS11', input port 'in[5]' is connected directly to output port 'out[26]'. (LINT-29)
Warning: In design 'rightrotate_BITS11', input port 'in[4]' is connected directly to output port 'out[25]'. (LINT-29)
Warning: In design 'rightrotate_BITS11', input port 'in[3]' is connected directly to output port 'out[24]'. (LINT-29)
Warning: In design 'rightrotate_BITS11', input port 'in[2]' is connected directly to output port 'out[23]'. (LINT-29)
Warning: In design 'rightrotate_BITS11', input port 'in[1]' is connected directly to output port 'out[22]'. (LINT-29)
Warning: In design 'rightrotate_BITS11', input port 'in[0]' is connected directly to output port 'out[21]'. (LINT-29)
Warning: In design 'rightrotate_BITS13', input port 'in[31]' is connected directly to output port 'out[18]'. (LINT-29)
Warning: In design 'rightrotate_BITS13', input port 'in[30]' is connected directly to output port 'out[17]'. (LINT-29)
Warning: In design 'rightrotate_BITS13', input port 'in[29]' is connected directly to output port 'out[16]'. (LINT-29)
Warning: In design 'rightrotate_BITS13', input port 'in[28]' is connected directly to output port 'out[15]'. (LINT-29)
Warning: In design 'rightrotate_BITS13', input port 'in[27]' is connected directly to output port 'out[14]'. (LINT-29)
Warning: In design 'rightrotate_BITS13', input port 'in[26]' is connected directly to output port 'out[13]'. (LINT-29)
Warning: In design 'rightrotate_BITS13', input port 'in[25]' is connected directly to output port 'out[12]'. (LINT-29)
Warning: In design 'rightrotate_BITS13', input port 'in[24]' is connected directly to output port 'out[11]'. (LINT-29)
Warning: In design 'rightrotate_BITS13', input port 'in[23]' is connected directly to output port 'out[10]'. (LINT-29)
Warning: In design 'rightrotate_BITS13', input port 'in[22]' is connected directly to output port 'out[9]'. (LINT-29)
Warning: In design 'rightrotate_BITS13', input port 'in[21]' is connected directly to output port 'out[8]'. (LINT-29)
Warning: In design 'rightrotate_BITS13', input port 'in[20]' is connected directly to output port 'out[7]'. (LINT-29)
Warning: In design 'rightrotate_BITS13', input port 'in[19]' is connected directly to output port 'out[6]'. (LINT-29)
Warning: In design 'rightrotate_BITS13', input port 'in[18]' is connected directly to output port 'out[5]'. (LINT-29)
Warning: In design 'rightrotate_BITS13', input port 'in[17]' is connected directly to output port 'out[4]'. (LINT-29)
Warning: In design 'rightrotate_BITS13', input port 'in[16]' is connected directly to output port 'out[3]'. (LINT-29)
Warning: In design 'rightrotate_BITS13', input port 'in[15]' is connected directly to output port 'out[2]'. (LINT-29)
Warning: In design 'rightrotate_BITS13', input port 'in[14]' is connected directly to output port 'out[1]'. (LINT-29)
Warning: In design 'rightrotate_BITS13', input port 'in[13]' is connected directly to output port 'out[0]'. (LINT-29)
Warning: In design 'rightrotate_BITS13', input port 'in[12]' is connected directly to output port 'out[31]'. (LINT-29)
Warning: In design 'rightrotate_BITS13', input port 'in[11]' is connected directly to output port 'out[30]'. (LINT-29)
Warning: In design 'rightrotate_BITS13', input port 'in[10]' is connected directly to output port 'out[29]'. (LINT-29)
Warning: In design 'rightrotate_BITS13', input port 'in[9]' is connected directly to output port 'out[28]'. (LINT-29)
Warning: In design 'rightrotate_BITS13', input port 'in[8]' is connected directly to output port 'out[27]'. (LINT-29)
Warning: In design 'rightrotate_BITS13', input port 'in[7]' is connected directly to output port 'out[26]'. (LINT-29)
Warning: In design 'rightrotate_BITS13', input port 'in[6]' is connected directly to output port 'out[25]'. (LINT-29)
Warning: In design 'rightrotate_BITS13', input port 'in[5]' is connected directly to output port 'out[24]'. (LINT-29)
Warning: In design 'rightrotate_BITS13', input port 'in[4]' is connected directly to output port 'out[23]'. (LINT-29)
Warning: In design 'rightrotate_BITS13', input port 'in[3]' is connected directly to output port 'out[22]'. (LINT-29)
Warning: In design 'rightrotate_BITS13', input port 'in[2]' is connected directly to output port 'out[21]'. (LINT-29)
Warning: In design 'rightrotate_BITS13', input port 'in[1]' is connected directly to output port 'out[20]'. (LINT-29)
Warning: In design 'rightrotate_BITS13', input port 'in[0]' is connected directly to output port 'out[19]'. (LINT-29)
Warning: In design 'rightrotate_BITS22', input port 'in[31]' is connected directly to output port 'out[9]'. (LINT-29)
Warning: In design 'rightrotate_BITS22', input port 'in[30]' is connected directly to output port 'out[8]'. (LINT-29)
Warning: In design 'rightrotate_BITS22', input port 'in[29]' is connected directly to output port 'out[7]'. (LINT-29)
Warning: In design 'rightrotate_BITS22', input port 'in[28]' is connected directly to output port 'out[6]'. (LINT-29)
Warning: In design 'rightrotate_BITS22', input port 'in[27]' is connected directly to output port 'out[5]'. (LINT-29)
Warning: In design 'rightrotate_BITS22', input port 'in[26]' is connected directly to output port 'out[4]'. (LINT-29)
Warning: In design 'rightrotate_BITS22', input port 'in[25]' is connected directly to output port 'out[3]'. (LINT-29)
Warning: In design 'rightrotate_BITS22', input port 'in[24]' is connected directly to output port 'out[2]'. (LINT-29)
Warning: In design 'rightrotate_BITS22', input port 'in[23]' is connected directly to output port 'out[1]'. (LINT-29)
Warning: In design 'rightrotate_BITS22', input port 'in[22]' is connected directly to output port 'out[0]'. (LINT-29)
Warning: In design 'rightrotate_BITS22', input port 'in[21]' is connected directly to output port 'out[31]'. (LINT-29)
Warning: In design 'rightrotate_BITS22', input port 'in[20]' is connected directly to output port 'out[30]'. (LINT-29)
Warning: In design 'rightrotate_BITS22', input port 'in[19]' is connected directly to output port 'out[29]'. (LINT-29)
Warning: In design 'rightrotate_BITS22', input port 'in[18]' is connected directly to output port 'out[28]'. (LINT-29)
Warning: In design 'rightrotate_BITS22', input port 'in[17]' is connected directly to output port 'out[27]'. (LINT-29)
Warning: In design 'rightrotate_BITS22', input port 'in[16]' is connected directly to output port 'out[26]'. (LINT-29)
Warning: In design 'rightrotate_BITS22', input port 'in[15]' is connected directly to output port 'out[25]'. (LINT-29)
Warning: In design 'rightrotate_BITS22', input port 'in[14]' is connected directly to output port 'out[24]'. (LINT-29)
Warning: In design 'rightrotate_BITS22', input port 'in[13]' is connected directly to output port 'out[23]'. (LINT-29)
Warning: In design 'rightrotate_BITS22', input port 'in[12]' is connected directly to output port 'out[22]'. (LINT-29)
Warning: In design 'rightrotate_BITS22', input port 'in[11]' is connected directly to output port 'out[21]'. (LINT-29)
Warning: In design 'rightrotate_BITS22', input port 'in[10]' is connected directly to output port 'out[20]'. (LINT-29)
Warning: In design 'rightrotate_BITS22', input port 'in[9]' is connected directly to output port 'out[19]'. (LINT-29)
Warning: In design 'rightrotate_BITS22', input port 'in[8]' is connected directly to output port 'out[18]'. (LINT-29)
Warning: In design 'rightrotate_BITS22', input port 'in[7]' is connected directly to output port 'out[17]'. (LINT-29)
Warning: In design 'rightrotate_BITS22', input port 'in[6]' is connected directly to output port 'out[16]'. (LINT-29)
Warning: In design 'rightrotate_BITS22', input port 'in[5]' is connected directly to output port 'out[15]'. (LINT-29)
Warning: In design 'rightrotate_BITS22', input port 'in[4]' is connected directly to output port 'out[14]'. (LINT-29)
Warning: In design 'rightrotate_BITS22', input port 'in[3]' is connected directly to output port 'out[13]'. (LINT-29)
Warning: In design 'rightrotate_BITS22', input port 'in[2]' is connected directly to output port 'out[12]'. (LINT-29)
Warning: In design 'rightrotate_BITS22', input port 'in[1]' is connected directly to output port 'out[11]'. (LINT-29)
Warning: In design 'rightrotate_BITS22', input port 'in[0]' is connected directly to output port 'out[10]'. (LINT-29)
Warning: In design 'rightrotate_BITS2', input port 'in[31]' is connected directly to output port 'out[29]'. (LINT-29)
Warning: In design 'rightrotate_BITS2', input port 'in[30]' is connected directly to output port 'out[28]'. (LINT-29)
Warning: In design 'rightrotate_BITS2', input port 'in[29]' is connected directly to output port 'out[27]'. (LINT-29)
Warning: In design 'rightrotate_BITS2', input port 'in[28]' is connected directly to output port 'out[26]'. (LINT-29)
Warning: In design 'rightrotate_BITS2', input port 'in[27]' is connected directly to output port 'out[25]'. (LINT-29)
Warning: In design 'rightrotate_BITS2', input port 'in[26]' is connected directly to output port 'out[24]'. (LINT-29)
Warning: In design 'rightrotate_BITS2', input port 'in[25]' is connected directly to output port 'out[23]'. (LINT-29)
Warning: In design 'rightrotate_BITS2', input port 'in[24]' is connected directly to output port 'out[22]'. (LINT-29)
Warning: In design 'rightrotate_BITS2', input port 'in[23]' is connected directly to output port 'out[21]'. (LINT-29)
Warning: In design 'rightrotate_BITS2', input port 'in[22]' is connected directly to output port 'out[20]'. (LINT-29)
Warning: In design 'rightrotate_BITS2', input port 'in[21]' is connected directly to output port 'out[19]'. (LINT-29)
Warning: In design 'rightrotate_BITS2', input port 'in[20]' is connected directly to output port 'out[18]'. (LINT-29)
Warning: In design 'rightrotate_BITS2', input port 'in[19]' is connected directly to output port 'out[17]'. (LINT-29)
Warning: In design 'rightrotate_BITS2', input port 'in[18]' is connected directly to output port 'out[16]'. (LINT-29)
Warning: In design 'rightrotate_BITS2', input port 'in[17]' is connected directly to output port 'out[15]'. (LINT-29)
Warning: In design 'rightrotate_BITS2', input port 'in[16]' is connected directly to output port 'out[14]'. (LINT-29)
Warning: In design 'rightrotate_BITS2', input port 'in[15]' is connected directly to output port 'out[13]'. (LINT-29)
Warning: In design 'rightrotate_BITS2', input port 'in[14]' is connected directly to output port 'out[12]'. (LINT-29)
Warning: In design 'rightrotate_BITS2', input port 'in[13]' is connected directly to output port 'out[11]'. (LINT-29)
Warning: In design 'rightrotate_BITS2', input port 'in[12]' is connected directly to output port 'out[10]'. (LINT-29)
Warning: In design 'rightrotate_BITS2', input port 'in[11]' is connected directly to output port 'out[9]'. (LINT-29)
Warning: In design 'rightrotate_BITS2', input port 'in[10]' is connected directly to output port 'out[8]'. (LINT-29)
Warning: In design 'rightrotate_BITS2', input port 'in[9]' is connected directly to output port 'out[7]'. (LINT-29)
Warning: In design 'rightrotate_BITS2', input port 'in[8]' is connected directly to output port 'out[6]'. (LINT-29)
Warning: In design 'rightrotate_BITS2', input port 'in[7]' is connected directly to output port 'out[5]'. (LINT-29)
Warning: In design 'rightrotate_BITS2', input port 'in[6]' is connected directly to output port 'out[4]'. (LINT-29)
Warning: In design 'rightrotate_BITS2', input port 'in[5]' is connected directly to output port 'out[3]'. (LINT-29)
Warning: In design 'rightrotate_BITS2', input port 'in[4]' is connected directly to output port 'out[2]'. (LINT-29)
Warning: In design 'rightrotate_BITS2', input port 'in[3]' is connected directly to output port 'out[1]'. (LINT-29)
Warning: In design 'rightrotate_BITS2', input port 'in[2]' is connected directly to output port 'out[0]'. (LINT-29)
Warning: In design 'rightrotate_BITS2', input port 'in[1]' is connected directly to output port 'out[31]'. (LINT-29)
Warning: In design 'rightrotate_BITS2', input port 'in[0]' is connected directly to output port 'out[30]'. (LINT-29)
Warning: In design 'HM_SHA_256', a pin on submodule 'add_184_8' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'HM_SHA_256', a pin on submodule 'add_184_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'HM_SHA_256', a pin on submodule 'add_184_6' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'HM_SHA_256', a pin on submodule 'add_184_5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'HM_SHA_256', a pin on submodule 'add_184_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'HM_SHA_256', a pin on submodule 'add_184_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'HM_SHA_256', a pin on submodule 'add_184' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'HM_SHA_256', a pin on submodule 'add_0_root_add_180' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'HM_SHA_256', a pin on submodule 'add_176' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'HM_SHA_256', a pin on submodule 'add_1_root_add_180' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'HM_SHA_256', a pin on submodule 'add_0_root_add_168_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'HM_SHA_256', a pin on submodule 'add_1_root_add_168_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'HM_SHA_256', a pin on submodule 'add_3_root_add_168_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'HM_SHA_256', a pin on submodule 'add_0_root_add_141_3_I16' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'HM_SHA_256', a pin on submodule 'add_1_root_add_141_3_I16' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'HM_SHA_256', a pin on submodule 'add_2_root_add_141_3_I16' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'HM_SHA_256', a pin on submodule 'add_0_root_add_141_3_I15' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'HM_SHA_256', a pin on submodule 'add_1_root_add_141_3_I15' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'HM_SHA_256', a pin on submodule 'add_2_root_add_141_3_I15' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'HM_SHA_256', a pin on submodule 'add_0_root_add_141_3_I14' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'HM_SHA_256', a pin on submodule 'add_1_root_add_141_3_I14' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'HM_SHA_256', a pin on submodule 'add_2_root_add_141_3_I14' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'HM_SHA_256', a pin on submodule 'add_0_root_add_141_3_I13' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'HM_SHA_256', a pin on submodule 'add_1_root_add_141_3_I13' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'HM_SHA_256', a pin on submodule 'add_2_root_add_141_3_I13' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'HM_SHA_256', a pin on submodule 'add_0_root_add_141_3_I12' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'HM_SHA_256', a pin on submodule 'add_1_root_add_141_3_I12' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'HM_SHA_256', a pin on submodule 'add_2_root_add_141_3_I12' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'HM_SHA_256', a pin on submodule 'add_0_root_add_141_3_I11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'HM_SHA_256', a pin on submodule 'add_1_root_add_141_3_I11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'HM_SHA_256', a pin on submodule 'add_2_root_add_141_3_I11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'HM_SHA_256', a pin on submodule 'add_0_root_add_141_3_I10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'HM_SHA_256', a pin on submodule 'add_1_root_add_141_3_I10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'HM_SHA_256', a pin on submodule 'add_2_root_add_141_3_I10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'HM_SHA_256', a pin on submodule 'add_0_root_add_141_3_I9' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'HM_SHA_256', a pin on submodule 'add_1_root_add_141_3_I9' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'HM_SHA_256', a pin on submodule 'add_2_root_add_141_3_I9' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'HM_SHA_256', a pin on submodule 'add_0_root_add_141_3_I8' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'HM_SHA_256', a pin on submodule 'add_1_root_add_141_3_I8' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'HM_SHA_256', a pin on submodule 'add_2_root_add_141_3_I8' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'HM_SHA_256', a pin on submodule 'add_0_root_add_141_3_I7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'HM_SHA_256', a pin on submodule 'add_1_root_add_141_3_I7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'HM_SHA_256', a pin on submodule 'add_2_root_add_141_3_I7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'HM_SHA_256', a pin on submodule 'add_0_root_add_141_3_I6' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'HM_SHA_256', a pin on submodule 'add_1_root_add_141_3_I6' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'HM_SHA_256', a pin on submodule 'add_2_root_add_141_3_I6' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'HM_SHA_256', a pin on submodule 'add_0_root_add_141_3_I5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'HM_SHA_256', a pin on submodule 'add_1_root_add_141_3_I5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'HM_SHA_256', a pin on submodule 'add_2_root_add_141_3_I5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'HM_SHA_256', a pin on submodule 'add_0_root_add_141_3_I4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'HM_SHA_256', a pin on submodule 'add_1_root_add_141_3_I4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'HM_SHA_256', a pin on submodule 'add_2_root_add_141_3_I4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'HM_SHA_256', a pin on submodule 'add_0_root_add_141_3_I3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'HM_SHA_256', a pin on submodule 'add_1_root_add_141_3_I3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'HM_SHA_256', a pin on submodule 'add_2_root_add_141_3_I3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'HM_SHA_256', a pin on submodule 'add_0_root_add_141_3_I2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'HM_SHA_256', a pin on submodule 'add_1_root_add_141_3_I2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'HM_SHA_256', a pin on submodule 'add_2_root_add_141_3_I2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'HM_SHA_256', a pin on submodule 'add_0_root_add_141_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'HM_SHA_256', a pin on submodule 'add_1_root_add_141_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'HM_SHA_256', a pin on submodule 'add_2_root_add_141_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'HM_SHA_256', a pin on submodule 'add_184_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
quit

Thank you...
Done


