#Build: Fabric Compiler 2020.3-Lite, Build 71107, Mar 15 18:01 2021
#Install: D:\PDS_2020.3-Lite\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22621
#Hostname: odincomputer
Generated by Fabric Compiler (version 2020.3-Lite build 71107) at Sun Oct 30 21:22:22 2022
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
W: Timing-4086: Port 'gpio[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'halted_ind' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'jtag_TDO' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx_pin' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'jtag_TDI' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'jtag_TMS' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_ext_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rx_pin' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3-Lite <build 71107>)
| Date         : Sun Oct 30 21:22:49 2022
| Design       : tinyriscv_soc_top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  40.000       {0 20}         Declared              2697           0  {clk} 
 jtag_TCK_Inferred        1000.000     {0 500}        Declared               233           0  {jtag_TCK}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               jtag_TCK_Inferred                       
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     25.000 MHz      38.646 MHz         40.000         25.876         14.124
 jtag_TCK_Inferred            1.000 MHz     117.316 MHz       1000.000          8.524        495.738
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     14.124       0.000              0          10869
 jtag_TCK_Inferred      jtag_TCK_Inferred          495.738       0.000              0            752
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.213       0.000              0          10869
 jtag_TCK_Inferred      jtag_TCK_Inferred            0.283       0.000              0            752
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     33.670       0.000              0           1658
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.830       0.000              0           1658
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                            18.688       0.000              0           2697
 jtag_TCK_Inferred                                 499.330       0.000              0            233
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     18.872       0.000              0          10869
 jtag_TCK_Inferred      jtag_TCK_Inferred          496.727       0.000              0            752
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.267       0.000              0          10869
 jtag_TCK_Inferred      jtag_TCK_Inferred            0.301       0.000              0            752
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     34.887       0.000              0           1658
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.819       0.000              0           1658
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                            19.192       0.000              0           2697
 jtag_TCK_Inferred                                 499.439       0.000              0            233
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[9].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[15]
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.295  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.778
  Launch Clock Delay      :  4.445
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2697)     1.881       4.445         ntclkbufg_1      
 CLMA_58_249/CLK                                                           r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/CLK

 CLMA_58_249/Q2                    tco                   0.261       4.706 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/Q
                                   net (fanout=156)      0.669       5.375         u_tinyriscv_core/ie_dec_info_bus_o [0]
 CLMA_66_252/Y0                    td                    0.164       5.539 r       u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/gateop_perm/Z
                                   net (fanout=93)       0.437       5.976         u_tinyriscv_core/ex_csr_we_o
 CLMA_70_248/Y0                    td                    0.164       6.140 r       u_tinyriscv_core/u_csr_reg/N100_11/gateop_perm/Z
                                   net (fanout=1)        0.643       6.783         u_tinyriscv_core/u_csr_reg/_N15663
 CLMS_54_249/Y0                    td                    0.164       6.947 r       u_tinyriscv_core/u_csr_reg/N100_12/gateop_perm/Z
                                   net (fanout=2)        0.261       7.208         u_tinyriscv_core/u_csr_reg/_N13978
 CLMS_54_249/Y1                    td                    0.169       7.377 r       u_tinyriscv_core/u_csr_reg/N100/gateop_perm/Z
                                   net (fanout=32)       0.780       8.157         u_tinyriscv_core/u_csr_reg/N100
 CLMA_54_244/Y0                    td                    0.164       8.321 r       u_tinyriscv_core/u_csr_reg/N65_or[1]_2_2/gateop_perm/Z
                                   net (fanout=1)        0.261       8.582         u_tinyriscv_core/u_csr_reg/_N15793
 CLMA_54_244/Y1                    td                    0.209       8.791 r       u_tinyriscv_core/u_csr_reg/N65_or[1]_2_6/gateop_perm/Z
                                   net (fanout=1)        0.612       9.403         u_tinyriscv_core/u_csr_reg/_N15797
 CLMA_54_244/Y2                    td                    0.165       9.568 r       u_tinyriscv_core/u_csr_reg/N65_or[1]_2_8/gateop_perm/Z
                                   net (fanout=3)        0.265       9.833         u_tinyriscv_core/csr_ex_data_o [1]
 CLMA_54_244/Y3                    td                    0.169      10.002 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_81_5/gateop_perm/Z
                                   net (fanout=108)      0.941      10.943         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [17]
 CLMS_46_229/Y3                    td                    0.169      11.112 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N9_1_37/gateop/F
                                   net (fanout=1)        1.461      12.573         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N7322
 CLMS_54_225/Y1                    td                    0.169      12.742 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N9_2_0/gateop_perm/Z
                                   net (fanout=1)        1.157      13.899         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N428
 CLMA_70_232/Y0                    td                    0.387      14.286 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N9_4_0/gateop/F
                                   net (fanout=1)        0.449      14.735         u_tinyriscv_core/u_exu/u_exu_alu_datapath/sra_res [0]
 CLMA_66_224/Y0                    td                    0.282      15.017 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_9[0]/gateop_perm/Z
                                   net (fanout=3)        0.263      15.280         u_tinyriscv_core/_N3871
 CLMA_66_224/Y1                    td                    0.207      15.487 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[0]/gateop/F
                                   net (fanout=42)       0.434      15.921         _N3935           
 CLMA_70_228/Y0                    td                    0.164      16.085 r       u_tinyriscv_core/u_exu/u_exu_mem/N100_0/gateop_perm/Z
                                   net (fanout=1)        0.301      16.386         u_tinyriscv_core/u_exu/u_exu_mem/N100 [0]
 CLMA_70_237/Y0                    td                    0.214      16.600 r       u_tinyriscv_core/u_clint/N17_2/gateop/F
                                   net (fanout=8)        1.608      18.208         u_tinyriscv_core/u_clint/N135
 CLMA_70_168/Y0                    td                    0.164      18.372 r       u_tinyriscv_core/u_clint/N29_6[0]_2/gateop_perm/Z
                                   net (fanout=3)        0.427      18.799         u_tinyriscv_core/u_clint/N128
 CLMA_70_164/Y0                    td                    0.164      18.963 r       u_tinyriscv_core/u_ifu/N44_8/gateop/Z
                                   net (fanout=18)       0.886      19.849         u_tinyriscv_core/u_ifu/N44
 CLMA_70_161/Y1                    td                    0.276      20.125 r       u_rib/N74_29_7/gateop/F
                                   net (fanout=5)        0.594      20.719         u_rib/mux_m_addr [29]
 CLMA_70_168/Y3                    td                    0.381      21.100 r       u_rib/N355/gateop_perm/Z
                                   net (fanout=90)       0.442      21.542         u_rib/slave_sel [0]
 CLMA_70_173/Y1                    td                    0.276      21.818 r       u_rib/N127_15/gateop/F
                                   net (fanout=1)        0.260      22.078         u_rib/N127 [15]  
 CLMA_70_173/Y2                    td                    0.165      22.243 r       u_rib/N169_47_4/gateop_perm/Z
                                   net (fanout=1)        0.627      22.870         u_rib/_N15715    
 CLMS_66_177/Y1                    td                    0.169      23.039 r       u_rib/N169_47_5/gateop_perm/Z
                                   net (fanout=10)       0.425      23.464         u_rib/mux_s_data [15]
 CLMA_70_172/Y6AB                  td                    0.207      23.671 r       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_3[8]_muxf6/F
                                   net (fanout=9)        1.373      25.044         u_tinyriscv_core/u_exu/u_exu_mem/lb_res [31]
 CLMS_66_173/Y3                    td                    0.381      25.425 r       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_3[14]/gateop_perm/Z
                                   net (fanout=6)        0.588      26.013         _N3072           
 CLMA_66_176/Y0                    td                    0.214      26.227 r       u_rib/N219_14/gateop_perm/Z
                                   net (fanout=16)       3.813      30.040         s0_data_o[14]    
 DRM_122_352/DA0[15]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[9].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[15]

 Data arrival time                                                  30.040         Logic Levels: 25 
                                                                                   Logic: 5.618ns(21.950%), Route: 19.977ns(78.050%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            40.000      40.000 r                        
 B5                                                      0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.093      40.093         clk              
 IOBD_0_298/DIN                    td                    0.935      41.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056      41.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      42.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      42.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2697)     1.586      43.778         ntclkbufg_1      
 DRM_122_352/CLKA[0]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[9].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.372      44.150                          
 clock uncertainty                                      -0.050      44.100                          

 Setup time                                              0.064      44.164                          

 Data required time                                                 44.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.164                          
 Data arrival time                                                 -30.040                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.124                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[7].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[15]
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.320  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.753
  Launch Clock Delay      :  4.445
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2697)     1.881       4.445         ntclkbufg_1      
 CLMA_58_249/CLK                                                           r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/CLK

 CLMA_58_249/Q2                    tco                   0.261       4.706 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/Q
                                   net (fanout=156)      0.669       5.375         u_tinyriscv_core/ie_dec_info_bus_o [0]
 CLMA_66_252/Y0                    td                    0.164       5.539 r       u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/gateop_perm/Z
                                   net (fanout=93)       0.437       5.976         u_tinyriscv_core/ex_csr_we_o
 CLMA_70_248/Y0                    td                    0.164       6.140 r       u_tinyriscv_core/u_csr_reg/N100_11/gateop_perm/Z
                                   net (fanout=1)        0.643       6.783         u_tinyriscv_core/u_csr_reg/_N15663
 CLMS_54_249/Y0                    td                    0.164       6.947 r       u_tinyriscv_core/u_csr_reg/N100_12/gateop_perm/Z
                                   net (fanout=2)        0.261       7.208         u_tinyriscv_core/u_csr_reg/_N13978
 CLMS_54_249/Y1                    td                    0.169       7.377 r       u_tinyriscv_core/u_csr_reg/N100/gateop_perm/Z
                                   net (fanout=32)       0.780       8.157         u_tinyriscv_core/u_csr_reg/N100
 CLMA_54_244/Y0                    td                    0.164       8.321 r       u_tinyriscv_core/u_csr_reg/N65_or[1]_2_2/gateop_perm/Z
                                   net (fanout=1)        0.261       8.582         u_tinyriscv_core/u_csr_reg/_N15793
 CLMA_54_244/Y1                    td                    0.209       8.791 r       u_tinyriscv_core/u_csr_reg/N65_or[1]_2_6/gateop_perm/Z
                                   net (fanout=1)        0.612       9.403         u_tinyriscv_core/u_csr_reg/_N15797
 CLMA_54_244/Y2                    td                    0.165       9.568 r       u_tinyriscv_core/u_csr_reg/N65_or[1]_2_8/gateop_perm/Z
                                   net (fanout=3)        0.265       9.833         u_tinyriscv_core/csr_ex_data_o [1]
 CLMA_54_244/Y3                    td                    0.169      10.002 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_81_5/gateop_perm/Z
                                   net (fanout=108)      0.941      10.943         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [17]
 CLMS_46_229/Y3                    td                    0.169      11.112 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N9_1_37/gateop/F
                                   net (fanout=1)        1.461      12.573         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N7322
 CLMS_54_225/Y1                    td                    0.169      12.742 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N9_2_0/gateop_perm/Z
                                   net (fanout=1)        1.157      13.899         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N428
 CLMA_70_232/Y0                    td                    0.387      14.286 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N9_4_0/gateop/F
                                   net (fanout=1)        0.449      14.735         u_tinyriscv_core/u_exu/u_exu_alu_datapath/sra_res [0]
 CLMA_66_224/Y0                    td                    0.282      15.017 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_9[0]/gateop_perm/Z
                                   net (fanout=3)        0.263      15.280         u_tinyriscv_core/_N3871
 CLMA_66_224/Y1                    td                    0.207      15.487 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[0]/gateop/F
                                   net (fanout=42)       0.434      15.921         _N3935           
 CLMA_70_228/Y0                    td                    0.164      16.085 r       u_tinyriscv_core/u_exu/u_exu_mem/N100_0/gateop_perm/Z
                                   net (fanout=1)        0.301      16.386         u_tinyriscv_core/u_exu/u_exu_mem/N100 [0]
 CLMA_70_237/Y0                    td                    0.214      16.600 r       u_tinyriscv_core/u_clint/N17_2/gateop/F
                                   net (fanout=8)        1.608      18.208         u_tinyriscv_core/u_clint/N135
 CLMA_70_168/Y0                    td                    0.164      18.372 r       u_tinyriscv_core/u_clint/N29_6[0]_2/gateop_perm/Z
                                   net (fanout=3)        0.427      18.799         u_tinyriscv_core/u_clint/N128
 CLMA_70_164/Y0                    td                    0.164      18.963 r       u_tinyriscv_core/u_ifu/N44_8/gateop/Z
                                   net (fanout=18)       0.886      19.849         u_tinyriscv_core/u_ifu/N44
 CLMA_70_161/Y1                    td                    0.276      20.125 r       u_rib/N74_29_7/gateop/F
                                   net (fanout=5)        0.594      20.719         u_rib/mux_m_addr [29]
 CLMA_70_168/Y3                    td                    0.381      21.100 r       u_rib/N355/gateop_perm/Z
                                   net (fanout=90)       0.442      21.542         u_rib/slave_sel [0]
 CLMA_70_173/Y1                    td                    0.276      21.818 r       u_rib/N127_15/gateop/F
                                   net (fanout=1)        0.260      22.078         u_rib/N127 [15]  
 CLMA_70_173/Y2                    td                    0.165      22.243 r       u_rib/N169_47_4/gateop_perm/Z
                                   net (fanout=1)        0.627      22.870         u_rib/_N15715    
 CLMS_66_177/Y1                    td                    0.169      23.039 r       u_rib/N169_47_5/gateop_perm/Z
                                   net (fanout=10)       0.425      23.464         u_rib/mux_s_data [15]
 CLMA_70_172/Y6AB                  td                    0.207      23.671 r       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_3[8]_muxf6/F
                                   net (fanout=9)        1.373      25.044         u_tinyriscv_core/u_exu/u_exu_mem/lb_res [31]
 CLMS_66_173/Y3                    td                    0.381      25.425 r       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_3[14]/gateop_perm/Z
                                   net (fanout=6)        0.588      26.013         _N3072           
 CLMA_66_176/Y0                    td                    0.214      26.227 r       u_rib/N219_14/gateop_perm/Z
                                   net (fanout=16)       3.637      29.864         s0_data_o[14]    
 DRM_122_332/DA0[15]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[7].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[15]

 Data arrival time                                                  29.864         Logic Levels: 25 
                                                                                   Logic: 5.618ns(22.102%), Route: 19.801ns(77.898%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            40.000      40.000 r                        
 B5                                                      0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.093      40.093         clk              
 IOBD_0_298/DIN                    td                    0.935      41.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056      41.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      42.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      42.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2697)     1.561      43.753         ntclkbufg_1      
 DRM_122_332/CLKA[0]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[7].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.372      44.125                          
 clock uncertainty                                      -0.050      44.075                          

 Setup time                                              0.064      44.139                          

 Data required time                                                 44.139                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.139                          
 Data arrival time                                                 -29.864                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.275                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[11].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[15]
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.345  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.728
  Launch Clock Delay      :  4.445
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2697)     1.881       4.445         ntclkbufg_1      
 CLMA_58_249/CLK                                                           r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/CLK

 CLMA_58_249/Q2                    tco                   0.261       4.706 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/Q
                                   net (fanout=156)      0.669       5.375         u_tinyriscv_core/ie_dec_info_bus_o [0]
 CLMA_66_252/Y0                    td                    0.164       5.539 r       u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/gateop_perm/Z
                                   net (fanout=93)       0.437       5.976         u_tinyriscv_core/ex_csr_we_o
 CLMA_70_248/Y0                    td                    0.164       6.140 r       u_tinyriscv_core/u_csr_reg/N100_11/gateop_perm/Z
                                   net (fanout=1)        0.643       6.783         u_tinyriscv_core/u_csr_reg/_N15663
 CLMS_54_249/Y0                    td                    0.164       6.947 r       u_tinyriscv_core/u_csr_reg/N100_12/gateop_perm/Z
                                   net (fanout=2)        0.261       7.208         u_tinyriscv_core/u_csr_reg/_N13978
 CLMS_54_249/Y1                    td                    0.169       7.377 r       u_tinyriscv_core/u_csr_reg/N100/gateop_perm/Z
                                   net (fanout=32)       0.780       8.157         u_tinyriscv_core/u_csr_reg/N100
 CLMA_54_244/Y0                    td                    0.164       8.321 r       u_tinyriscv_core/u_csr_reg/N65_or[1]_2_2/gateop_perm/Z
                                   net (fanout=1)        0.261       8.582         u_tinyriscv_core/u_csr_reg/_N15793
 CLMA_54_244/Y1                    td                    0.209       8.791 r       u_tinyriscv_core/u_csr_reg/N65_or[1]_2_6/gateop_perm/Z
                                   net (fanout=1)        0.612       9.403         u_tinyriscv_core/u_csr_reg/_N15797
 CLMA_54_244/Y2                    td                    0.165       9.568 r       u_tinyriscv_core/u_csr_reg/N65_or[1]_2_8/gateop_perm/Z
                                   net (fanout=3)        0.265       9.833         u_tinyriscv_core/csr_ex_data_o [1]
 CLMA_54_244/Y3                    td                    0.169      10.002 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_81_5/gateop_perm/Z
                                   net (fanout=108)      0.941      10.943         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [17]
 CLMS_46_229/Y3                    td                    0.169      11.112 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N9_1_37/gateop/F
                                   net (fanout=1)        1.461      12.573         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N7322
 CLMS_54_225/Y1                    td                    0.169      12.742 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N9_2_0/gateop_perm/Z
                                   net (fanout=1)        1.157      13.899         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N428
 CLMA_70_232/Y0                    td                    0.387      14.286 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N9_4_0/gateop/F
                                   net (fanout=1)        0.449      14.735         u_tinyriscv_core/u_exu/u_exu_alu_datapath/sra_res [0]
 CLMA_66_224/Y0                    td                    0.282      15.017 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_9[0]/gateop_perm/Z
                                   net (fanout=3)        0.263      15.280         u_tinyriscv_core/_N3871
 CLMA_66_224/Y1                    td                    0.207      15.487 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[0]/gateop/F
                                   net (fanout=42)       0.434      15.921         _N3935           
 CLMA_70_228/Y0                    td                    0.164      16.085 r       u_tinyriscv_core/u_exu/u_exu_mem/N100_0/gateop_perm/Z
                                   net (fanout=1)        0.301      16.386         u_tinyriscv_core/u_exu/u_exu_mem/N100 [0]
 CLMA_70_237/Y0                    td                    0.214      16.600 r       u_tinyriscv_core/u_clint/N17_2/gateop/F
                                   net (fanout=8)        1.608      18.208         u_tinyriscv_core/u_clint/N135
 CLMA_70_168/Y0                    td                    0.164      18.372 r       u_tinyriscv_core/u_clint/N29_6[0]_2/gateop_perm/Z
                                   net (fanout=3)        0.427      18.799         u_tinyriscv_core/u_clint/N128
 CLMA_70_164/Y0                    td                    0.164      18.963 r       u_tinyriscv_core/u_ifu/N44_8/gateop/Z
                                   net (fanout=18)       0.886      19.849         u_tinyriscv_core/u_ifu/N44
 CLMA_70_161/Y1                    td                    0.276      20.125 r       u_rib/N74_29_7/gateop/F
                                   net (fanout=5)        0.594      20.719         u_rib/mux_m_addr [29]
 CLMA_70_168/Y3                    td                    0.381      21.100 r       u_rib/N355/gateop_perm/Z
                                   net (fanout=90)       0.442      21.542         u_rib/slave_sel [0]
 CLMA_70_173/Y1                    td                    0.276      21.818 r       u_rib/N127_15/gateop/F
                                   net (fanout=1)        0.260      22.078         u_rib/N127 [15]  
 CLMA_70_173/Y2                    td                    0.165      22.243 r       u_rib/N169_47_4/gateop_perm/Z
                                   net (fanout=1)        0.627      22.870         u_rib/_N15715    
 CLMS_66_177/Y1                    td                    0.169      23.039 r       u_rib/N169_47_5/gateop_perm/Z
                                   net (fanout=10)       0.425      23.464         u_rib/mux_s_data [15]
 CLMA_70_172/Y6AB                  td                    0.207      23.671 r       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_3[8]_muxf6/F
                                   net (fanout=9)        1.373      25.044         u_tinyriscv_core/u_exu/u_exu_mem/lb_res [31]
 CLMS_66_173/Y3                    td                    0.381      25.425 r       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_3[14]/gateop_perm/Z
                                   net (fanout=6)        0.588      26.013         _N3072           
 CLMA_66_176/Y0                    td                    0.214      26.227 r       u_rib/N219_14/gateop_perm/Z
                                   net (fanout=16)       3.301      29.528         s0_data_o[14]    
 DRM_122_312/DA0[15]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[11].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[15]

 Data arrival time                                                  29.528         Logic Levels: 25 
                                                                                   Logic: 5.618ns(22.398%), Route: 19.465ns(77.602%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            40.000      40.000 r                        
 B5                                                      0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.093      40.093         clk              
 IOBD_0_298/DIN                    td                    0.935      41.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056      41.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      42.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      42.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2697)     1.536      43.728         ntclkbufg_1      
 DRM_122_312/CLKA[0]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[11].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.372      44.100                          
 clock uncertainty                                      -0.050      44.050                          

 Setup time                                              0.064      44.114                          

 Data required time                                                 44.114                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.114                          
 Data arrival time                                                 -29.528                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.586                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/pc_ff/qout_r[23]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv_core/u_clint/inst_addr[23]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.262  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.444
  Launch Clock Delay      :  3.810
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2697)     1.618       3.810         ntclkbufg_1      
 CLMS_78_249/CLK                                                           r       u_tinyriscv_core/u_idu_exu/pc_ff/qout_r[23]/opit_0_L5Q_perm/CLK

 CLMS_78_249/Q0                    tco                   0.223       4.033 f       u_tinyriscv_core/u_idu_exu/pc_ff/qout_r[23]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.236       4.269         u_tinyriscv_core/ie_dec_pc_o [23]
 CLMS_78_245/M0                                                            f       u_tinyriscv_core/u_clint/inst_addr[23]/opit_0/D

 Data arrival time                                                   4.269         Logic Levels: 0  
                                                                                   Logic: 0.223ns(48.584%), Route: 0.236ns(51.416%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2697)     1.880       4.444         ntclkbufg_1      
 CLMS_78_245/CLK                                                           r       u_tinyriscv_core/u_clint/inst_addr[23]/opit_0/CLK
 clock pessimism                                        -0.372       4.072                          
 clock uncertainty                                       0.000       4.072                          

 Hold time                                              -0.016       4.056                          

 Data required time                                                  4.056                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.056                          
 Data arrival time                                                  -4.269                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.213                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/rx/recv_data[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_dm/rx_data_r[15]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.286  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.391
  Launch Clock Delay      :  3.733
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2697)     1.541       3.733         ntclkbufg_1      
 CLMA_86_76/CLK                                                            r       u_jtag_top/u_jtag_dm/rx/recv_data[15]/opit_0_inv_L5Q_perm/CLK

 CLMA_86_76/Q0                     tco                   0.223       3.956 f       u_jtag_top/u_jtag_dm/rx/recv_data[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.290       4.246         u_jtag_top/u_jtag_dm/rx_data [15]
 CLMA_82_81/M2                                                             f       u_jtag_top/u_jtag_dm/rx_data_r[15]/opit_0/D

 Data arrival time                                                   4.246         Logic Levels: 0  
                                                                                   Logic: 0.223ns(43.470%), Route: 0.290ns(56.530%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2697)     1.827       4.391         ntclkbufg_1      
 CLMA_82_81/CLK                                                            r       u_jtag_top/u_jtag_dm/rx_data_r[15]/opit_0/CLK
 clock pessimism                                        -0.372       4.019                          
 clock uncertainty                                       0.000       4.019                          

 Hold time                                              -0.016       4.003                          

 Data required time                                                  4.003                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.003                          
 Data arrival time                                                  -4.246                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.243                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/rx/recv_data[30]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_dm/rx_data_r[30]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.286  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.391
  Launch Clock Delay      :  3.733
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2697)     1.541       3.733         ntclkbufg_1      
 CLMA_86_76/CLK                                                            r       u_jtag_top/u_jtag_dm/rx/recv_data[30]/opit_0_inv_L5Q_perm/CLK

 CLMA_86_76/Q1                     tco                   0.223       3.956 f       u_jtag_top/u_jtag_dm/rx/recv_data[30]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.290       4.246         u_jtag_top/u_jtag_dm/rx_data [30]
 CLMA_82_81/M0                                                             f       u_jtag_top/u_jtag_dm/rx_data_r[30]/opit_0/D

 Data arrival time                                                   4.246         Logic Levels: 0  
                                                                                   Logic: 0.223ns(43.470%), Route: 0.290ns(56.530%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2697)     1.827       4.391         ntclkbufg_1      
 CLMA_82_81/CLK                                                            r       u_jtag_top/u_jtag_dm/rx_data_r[30]/opit_0/CLK
 clock pessimism                                        -0.372       4.019                          
 clock uncertainty                                       0.000       4.019                          

 Hold time                                              -0.016       4.003                          

 Data required time                                                  4.003                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.003                          
 Data arrival time                                                  -4.246                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.243                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[0]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[9]/opit_0_L5Q_perm/L2
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.234  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.041
  Launch Clock Delay      :  5.875
  Clock Pessimism Removal :  0.600

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.200     501.288 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.288         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.112     501.400 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.699     504.099         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     504.099 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.776     505.875         ntclkbufg_0      
 CLMA_98_68/CLK                                                            f       u_jtag_top/u_jtag_driver/ir_reg[0]/opit_0_inv/CLK

 CLMA_98_68/Q0                     tco                   0.241     506.116 r       u_jtag_top/u_jtag_driver/ir_reg[0]/opit_0_inv/Q
                                   net (fanout=4)        0.909     507.025         u_jtag_top/u_jtag_driver/ir_reg [0]
 CLMA_98_72/Y2                     td                    0.389     507.414 r       u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       0.897     508.311         u_jtag_top/u_jtag_driver/_N2065
 CLMA_70_73/Y0                     td                    0.387     508.698 r       u_jtag_top/u_jtag_driver/N118_27[9]/gateop_perm/Z
                                   net (fanout=1)        0.811     509.509         u_jtag_top/u_jtag_driver/N118 [9]
 CLMA_78_72/D2                                                             r       u_jtag_top/u_jtag_driver/shift_reg[9]/opit_0_L5Q_perm/L2

 Data arrival time                                                 509.509         Logic Levels: 2  
                                                                                   Logic: 1.017ns(27.986%), Route: 2.617ns(72.014%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935    1001.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094    1001.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.382    1003.499         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.499 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.542    1005.041         ntclkbufg_0      
 CLMA_78_72/CLK                                                            r       u_jtag_top/u_jtag_driver/shift_reg[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.600    1005.641                          
 clock uncertainty                                      -0.050    1005.591                          

 Setup time                                             -0.344    1005.247                          

 Data required time                                               1005.247                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.247                          
 Data arrival time                                                -509.509                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       495.738                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[0]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[11]/opit_0_L5Q_perm/L4
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.241  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.034
  Launch Clock Delay      :  5.875
  Clock Pessimism Removal :  0.600

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.200     501.288 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.288         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.112     501.400 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.699     504.099         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     504.099 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.776     505.875         ntclkbufg_0      
 CLMA_98_68/CLK                                                            f       u_jtag_top/u_jtag_driver/ir_reg[0]/opit_0_inv/CLK

 CLMA_98_68/Q0                     tco                   0.241     506.116 r       u_jtag_top/u_jtag_driver/ir_reg[0]/opit_0_inv/Q
                                   net (fanout=4)        0.909     507.025         u_jtag_top/u_jtag_driver/ir_reg [0]
 CLMA_98_72/Y2                     td                    0.389     507.414 r       u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       1.143     508.557         u_jtag_top/u_jtag_driver/_N2065
 CLMA_70_85/Y0                     td                    0.214     508.771 r       u_jtag_top/u_jtag_driver/N118_27[11]/gateop_perm/Z
                                   net (fanout=1)        0.715     509.486         u_jtag_top/u_jtag_driver/N118 [11]
 CLMS_66_77/C4                                                             r       u_jtag_top/u_jtag_driver/shift_reg[11]/opit_0_L5Q_perm/L4

 Data arrival time                                                 509.486         Logic Levels: 2  
                                                                                   Logic: 0.844ns(23.373%), Route: 2.767ns(76.627%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935    1001.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094    1001.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.382    1003.499         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.499 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.535    1005.034         ntclkbufg_0      
 CLMS_66_77/CLK                                                            r       u_jtag_top/u_jtag_driver/shift_reg[11]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.600    1005.634                          
 clock uncertainty                                      -0.050    1005.584                          

 Setup time                                             -0.133    1005.451                          

 Data required time                                               1005.451                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.451                          
 Data arrival time                                                -509.486                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       495.965                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[0]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[21]/opit_0_L5Q_perm/L4
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.224  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.051
  Launch Clock Delay      :  5.875
  Clock Pessimism Removal :  0.600

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.200     501.288 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.288         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.112     501.400 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.699     504.099         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     504.099 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.776     505.875         ntclkbufg_0      
 CLMA_98_68/CLK                                                            f       u_jtag_top/u_jtag_driver/ir_reg[0]/opit_0_inv/CLK

 CLMA_98_68/Q0                     tco                   0.241     506.116 r       u_jtag_top/u_jtag_driver/ir_reg[0]/opit_0_inv/Q
                                   net (fanout=4)        0.909     507.025         u_jtag_top/u_jtag_driver/ir_reg [0]
 CLMA_98_72/Y2                     td                    0.389     507.414 r       u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       0.963     508.377         u_jtag_top/u_jtag_driver/_N2065
 CLMS_78_85/Y1                     td                    0.209     508.586 r       u_jtag_top/u_jtag_driver/N118_27[21]/gateop_perm/Z
                                   net (fanout=1)        0.868     509.454         u_jtag_top/u_jtag_driver/N118 [21]
 CLMS_78_81/A4                                                             r       u_jtag_top/u_jtag_driver/shift_reg[21]/opit_0_L5Q_perm/L4

 Data arrival time                                                 509.454         Logic Levels: 2  
                                                                                   Logic: 0.839ns(23.442%), Route: 2.740ns(76.558%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935    1001.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094    1001.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.382    1003.499         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.499 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.552    1005.051         ntclkbufg_0      
 CLMS_78_81/CLK                                                            r       u_jtag_top/u_jtag_driver/shift_reg[21]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.600    1005.651                          
 clock uncertainty                                      -0.050    1005.601                          

 Setup time                                             -0.130    1005.471                          

 Data required time                                               1005.471                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.471                          
 Data arrival time                                                -509.454                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.017                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[7]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.281  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.952
  Launch Clock Delay      :  5.045
  Clock Pessimism Removal :  -0.626

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935       1.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094       1.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.382       3.499         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.499 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.546       5.045         ntclkbufg_0      
 CLMA_86_80/CLK                                                            r       u_jtag_top/u_jtag_driver/rx/recv_data[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_86_80/Q1                     tco                   0.223       5.268 f       u_jtag_top/u_jtag_driver/rx/recv_data[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.325       5.593         u_jtag_top/u_jtag_driver/rx_data [7]
 CLMA_82_80/M0                                                             f       u_jtag_top/u_jtag_driver/dm_resp_data[7]/opit_0_inv/D

 Data arrival time                                                   5.593         Logic Levels: 0  
                                                                                   Logic: 0.223ns(40.693%), Route: 0.325ns(59.307%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.100       1.188 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.188         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.111       1.299 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.826       4.125         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       4.125 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.827       5.952         ntclkbufg_0      
 CLMA_82_80/CLK                                                            r       u_jtag_top/u_jtag_driver/dm_resp_data[7]/opit_0_inv/CLK
 clock pessimism                                        -0.626       5.326                          
 clock uncertainty                                       0.000       5.326                          

 Hold time                                              -0.016       5.310                          

 Data required time                                                  5.310                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.310                          
 Data arrival time                                                  -5.593                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.283                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/shift_reg[30]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[30]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.274  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.950
  Launch Clock Delay      :  5.050
  Clock Pessimism Removal :  -0.626

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935       1.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094       1.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.382       3.499         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.499 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.551       5.050         ntclkbufg_0      
 CLMS_86_85/CLK                                                            r       u_jtag_top/u_jtag_driver/shift_reg[30]/opit_0_MUX4TO1Q/CLK

 CLMS_86_85/Q3                     tco                   0.223       5.273 f       u_jtag_top/u_jtag_driver/shift_reg[30]/opit_0_MUX4TO1Q/Q
                                   net (fanout=2)        0.407       5.680         u_jtag_top/u_jtag_driver/shift_reg [30]
 CLMS_78_77/AD                                                             f       u_jtag_top/u_jtag_driver/dtm_req_data[30]/opit_0_inv/D

 Data arrival time                                                   5.680         Logic Levels: 0  
                                                                                   Logic: 0.223ns(35.397%), Route: 0.407ns(64.603%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.100       1.188 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.188         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.111       1.299 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.826       4.125         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       4.125 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.825       5.950         ntclkbufg_0      
 CLMS_78_77/CLK                                                            r       u_jtag_top/u_jtag_driver/dtm_req_data[30]/opit_0_inv/CLK
 clock pessimism                                        -0.626       5.324                          
 clock uncertainty                                       0.000       5.324                          

 Hold time                                               0.033       5.357                          

 Data required time                                                  5.357                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.357                          
 Data arrival time                                                  -5.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.323                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/shift_reg[14]/opit_0_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[14]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.289  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.950
  Launch Clock Delay      :  5.035
  Clock Pessimism Removal :  -0.626

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935       1.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094       1.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.382       3.499         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.499 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.536       5.035         ntclkbufg_0      
 CLMA_86_72/CLK                                                            r       u_jtag_top/u_jtag_driver/shift_reg[14]/opit_0_L5Q_perm/CLK

 CLMA_86_72/Q1                     tco                   0.223       5.258 f       u_jtag_top/u_jtag_driver/shift_reg[14]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.388       5.646         u_jtag_top/u_jtag_driver/shift_reg [14]
 CLMS_78_77/M3                                                             f       u_jtag_top/u_jtag_driver/dtm_req_data[14]/opit_0_inv/D

 Data arrival time                                                   5.646         Logic Levels: 0  
                                                                                   Logic: 0.223ns(36.498%), Route: 0.388ns(63.502%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.100       1.188 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.188         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.111       1.299 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.826       4.125         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       4.125 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.825       5.950         ntclkbufg_0      
 CLMS_78_77/CLK                                                            r       u_jtag_top/u_jtag_driver/dtm_req_data[14]/opit_0_inv/CLK
 clock pessimism                                        -0.626       5.324                          
 clock uncertainty                                       0.000       5.324                          

 Hold time                                              -0.016       5.308                          

 Data required time                                                  5.308                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.308                          
 Data arrival time                                                  -5.646                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.338                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[9].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.248  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.778
  Launch Clock Delay      :  4.398
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2697)     1.834       4.398         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q1                   tco                   0.261       4.659 r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=234)      1.715       6.374         jtag_rst_n       
 CLMS_66_129/Y1                    td                    0.276       6.650 r       gpio_0/N9/gateop_perm/Z
                                   net (fanout=556)      3.662      10.312         gpio_0/N9        
 DRM_122_352/RSTA[0]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[9].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                  10.312         Logic Levels: 1  
                                                                                   Logic: 0.537ns(9.080%), Route: 5.377ns(90.920%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            40.000      40.000 r                        
 B5                                                      0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.093      40.093         clk              
 IOBD_0_298/DIN                    td                    0.935      41.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056      41.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      42.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      42.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2697)     1.586      43.778         ntclkbufg_1      
 DRM_122_352/CLKA[0]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[9].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.372      44.150                          
 clock uncertainty                                      -0.050      44.100                          

 Recovery time                                          -0.118      43.982                          

 Data required time                                                 43.982                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.982                          
 Data arrival time                                                 -10.312                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        33.670                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[9].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.253  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.773
  Launch Clock Delay      :  4.398
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2697)     1.834       4.398         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q1                   tco                   0.261       4.659 r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=234)      1.715       6.374         jtag_rst_n       
 CLMS_66_129/Y1                    td                    0.276       6.650 r       gpio_0/N9/gateop_perm/Z
                                   net (fanout=556)      3.632      10.282         gpio_0/N9        
 DRM_122_352/RSTB[0]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[9].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  10.282         Logic Levels: 1  
                                                                                   Logic: 0.537ns(9.126%), Route: 5.347ns(90.874%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            40.000      40.000 r                        
 B5                                                      0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.093      40.093         clk              
 IOBD_0_298/DIN                    td                    0.935      41.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056      41.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      42.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      42.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2697)     1.581      43.773         ntclkbufg_1      
 DRM_122_352/CLKB[0]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[9].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.372      44.145                          
 clock uncertainty                                      -0.050      44.095                          

 Recovery time                                          -0.122      43.973                          

 Data required time                                                 43.973                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.973                          
 Data arrival time                                                 -10.282                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        33.691                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.308  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.718
  Launch Clock Delay      :  4.398
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2697)     1.834       4.398         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q1                   tco                   0.261       4.659 r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=234)      1.715       6.374         jtag_rst_n       
 CLMS_66_129/Y1                    td                    0.276       6.650 r       gpio_0/N9/gateop_perm/Z
                                   net (fanout=556)      3.501      10.151         gpio_0/N9        
 DRM_122_288/RSTA[0]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                  10.151         Logic Levels: 1  
                                                                                   Logic: 0.537ns(9.334%), Route: 5.216ns(90.666%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            40.000      40.000 r                        
 B5                                                      0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.093      40.093         clk              
 IOBD_0_298/DIN                    td                    0.935      41.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056      41.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      42.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      42.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2697)     1.526      43.718         ntclkbufg_1      
 DRM_122_288/CLKA[0]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.372      44.090                          
 clock uncertainty                                      -0.050      44.040                          

 Recovery time                                          -0.118      43.922                          

 Data required time                                                 43.922                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.922                          
 Data arrival time                                                 -10.151                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        33.771                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[3].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.285  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.419
  Launch Clock Delay      :  3.762
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2697)     1.570       3.762         ntclkbufg_1      
 CLMS_66_105/CLK                                                           r       u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK

 CLMS_66_105/Q1                    tco                   0.223       3.985 f       u_rst_ctrl/jtag_rst_r[4]/opit_0/Q
                                   net (fanout=2)        0.391       4.376         u_rst_ctrl/jtag_rst_r [4]
 CLMS_66_129/Y1                    td                    0.154       4.530 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=556)      0.321       4.851         gpio_0/N9        
 DRM_62_124/RSTB[0]                                                        f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[3].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   4.851         Logic Levels: 1  
                                                                                   Logic: 0.377ns(34.619%), Route: 0.712ns(65.381%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2697)     1.855       4.419         ntclkbufg_1      
 DRM_62_124/CLKB[0]                                                        r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[3].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.372       4.047                          
 clock uncertainty                                       0.000       4.047                          

 Removal time                                           -0.026       4.021                          

 Data required time                                                  4.021                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.021                          
 Data arrival time                                                  -4.851                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.830                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK
Endpoint    : timer_0/timer_value[20]/opit_0/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.296  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.430
  Launch Clock Delay      :  3.762
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2697)     1.570       3.762         ntclkbufg_1      
 CLMS_66_105/CLK                                                           r       u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK

 CLMS_66_105/Q1                    tco                   0.223       3.985 f       u_rst_ctrl/jtag_rst_r[4]/opit_0/Q
                                   net (fanout=2)        0.391       4.376         u_rst_ctrl/jtag_rst_r [4]
 CLMS_66_129/Y1                    td                    0.143       4.519 r       gpio_0/N9/gateop_perm/Z
                                   net (fanout=556)      0.294       4.813         gpio_0/N9        
 CLMA_70_125/RSCO                  td                    0.104       4.917 r       gpio_0/gpio_ctrl[23]/opit_0_MUX16TO1Q/RSOUT
                                   net (fanout=2)        0.000       4.917         _N80             
 CLMA_70_129/RSCI                                                          r       timer_0/timer_value[20]/opit_0/RS

 Data arrival time                                                   4.917         Logic Levels: 2  
                                                                                   Logic: 0.470ns(40.693%), Route: 0.685ns(59.307%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2697)     1.866       4.430         ntclkbufg_1      
 CLMA_70_129/CLK                                                           r       timer_0/timer_value[20]/opit_0/CLK
 clock pessimism                                        -0.372       4.058                          
 clock uncertainty                                       0.000       4.058                          

 Removal time                                            0.000       4.058                          

 Data required time                                                  4.058                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.058                          
 Data arrival time                                                  -4.917                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.859                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK
Endpoint    : timer_0/timer_value[23]/opit_0/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.296  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.430
  Launch Clock Delay      :  3.762
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2697)     1.570       3.762         ntclkbufg_1      
 CLMS_66_105/CLK                                                           r       u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK

 CLMS_66_105/Q1                    tco                   0.223       3.985 f       u_rst_ctrl/jtag_rst_r[4]/opit_0/Q
                                   net (fanout=2)        0.391       4.376         u_rst_ctrl/jtag_rst_r [4]
 CLMS_66_129/Y1                    td                    0.143       4.519 r       gpio_0/N9/gateop_perm/Z
                                   net (fanout=556)      0.294       4.813         gpio_0/N9        
 CLMA_70_125/RSCO                  td                    0.104       4.917 r       gpio_0/gpio_ctrl[23]/opit_0_MUX16TO1Q/RSOUT
                                   net (fanout=2)        0.000       4.917         _N80             
 CLMA_70_129/RSCI                                                          r       timer_0/timer_value[23]/opit_0/RS

 Data arrival time                                                   4.917         Logic Levels: 2  
                                                                                   Logic: 0.470ns(40.693%), Route: 0.685ns(59.307%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2697)     1.866       4.430         ntclkbufg_1      
 CLMA_70_129/CLK                                                           r       timer_0/timer_value[23]/opit_0/CLK
 clock pessimism                                        -0.372       4.058                          
 clock uncertainty                                       0.000       4.058                          

 Removal time                                            0.000       4.058                          

 Data required time                                                  4.058                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.058                          
 Data arrival time                                                  -4.917                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.859                          
====================================================================================================

====================================================================================================

Startpoint  : uart_0/tx_bit/opit_0_MUX4TO1Q/CLK
Endpoint    : uart_tx_pin (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2697)     1.817       4.381         ntclkbufg_1      
 CLMA_26_160/CLK                                                           r       uart_0/tx_bit/opit_0_MUX4TO1Q/CLK

 CLMA_26_160/Q1                    tco                   0.258       4.639 f       uart_0/tx_bit/opit_0_MUX4TO1Q/Q
                                   net (fanout=2)        4.005       8.644         nt_uart_tx_pin   
 IOL_151_361/DO                    td                    0.122       8.766 f       uart_tx_pin_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.766         uart_tx_pin_obuf/ntO
 IOBS_152_361/PAD                  td                    2.788      11.554 f       uart_tx_pin_obuf/opit_0/O
                                   net (fanout=1)        0.084      11.638         uart_tx_pin      
 C10                                                                       f       uart_tx_pin (port)

 Data arrival time                                                  11.638         Logic Levels: 2  
                                                                                   Logic: 3.168ns(43.654%), Route: 4.089ns(56.346%)
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/CLK
Endpoint    : jtag_TDO (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                         0.000       0.000 f                        
 V17                                                     0.000       0.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.200       1.288 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.288         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.112       1.400 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.699       4.099         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       4.099 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.770       5.869         ntclkbufg_0      
 CLMA_106_68/CLK                                                           f       u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/CLK

 CLMA_106_68/Q0                    tco                   0.239       6.108 f       u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/Q
                                   net (fanout=1)        1.190       7.298         nt_jtag_TDO      
 IOL_151_22/DO                     td                    0.122       7.420 f       jtag_TDO_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.420         jtag_TDO_obuf/ntO
 IOBD_152_22/PAD                   td                    2.788      10.208 f       jtag_TDO_obuf/opit_0/O
                                   net (fanout=1)        0.060      10.268         jtag_TDO         
 V16                                                                       f       jtag_TDO (port)  

 Data arrival time                                                  10.268         Logic Levels: 2  
                                                                                   Logic: 3.149ns(71.584%), Route: 1.250ns(28.416%)
====================================================================================================

====================================================================================================

Startpoint  : gpio_0/gpio_ctrl[2]/opit_0_L5Q_perm/CLK
Endpoint    : gpio[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2697)     1.849       4.413         ntclkbufg_1      
 CLMS_86_145/CLK                                                           r       gpio_0/gpio_ctrl[2]/opit_0_L5Q_perm/CLK

 CLMS_86_145/Q3                    tco                   0.261       4.674 r       gpio_0/gpio_ctrl[2]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        1.669       6.343         gpio_ctrl[2]     
 CLMA_30_172/Y0                    td                    0.164       6.507 r       N103inv/gateop_perm/Z
                                   net (fanout=1)        1.160       7.667         N103_inv         
 IOL_7_230/TO                      td                    0.129       7.796 r       gpio_tri[1]/opit_1/T
                                   net (fanout=1)        0.000       7.796         gpio_tri[1]/ntT  
 IOBD_0_230/PAD                    tse                   2.287      10.083 f       gpio_tri[1]/opit_0/IO
                                   net (fanout=1)        0.060      10.143         nt_gpio[1]       
 G3                                                                        f       gpio[1] (port)   

 Data arrival time                                                  10.143         Logic Levels: 3  
                                                                                   Logic: 2.841ns(49.581%), Route: 2.889ns(50.419%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.145       0.145         rst_ext_i        
 IOBD_152_106/DIN                  td                    0.935       1.080 r       rst_ext_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.080         rst_ext_i_ibuf/ntD
 IOL_151_106/RX_DATA_DD            td                    0.094       1.174 r       rst_ext_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.395       1.569         nt_rst_ext_i     
 CLMA_130_101/RS                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/RS

 Data arrival time                                                   1.569         Logic Levels: 2  
                                                                                   Logic: 1.029ns(65.583%), Route: 0.540ns(34.417%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.145       0.145         rst_ext_i        
 IOBD_152_106/DIN                  td                    0.935       1.080 r       rst_ext_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.080         rst_ext_i_ibuf/ntD
 IOL_151_106/RX_DATA_DD            td                    0.094       1.174 r       rst_ext_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.395       1.569         nt_rst_ext_i     
 CLMA_130_101/RS                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/opit_0_inv/RS

 Data arrival time                                                   1.569         Logic Levels: 2  
                                                                                   Logic: 1.029ns(65.583%), Route: 0.540ns(34.417%)
====================================================================================================

====================================================================================================

Startpoint  : jtag_TMS (port)
Endpoint    : u_jtag_top/u_jtag_driver/jtag_state_11/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T18                                                     0.000       0.000 r       jtag_TMS (port)  
                                   net (fanout=1)        0.059       0.059         jtag_TMS         
 IOBD_152_74/DIN                   td                    0.935       0.994 r       jtag_TMS_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.994         jtag_TMS_ibuf/ntD
 IOL_151_74/RX_DATA_DD             td                    0.094       1.088 r       jtag_TMS_ibuf/opit_1/OUT
                                   net (fanout=16)       0.796       1.884         nt_jtag_TMS      
 CLMA_106_69/D3                                                            r       u_jtag_top/u_jtag_driver/jtag_state_11/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.884         Logic Levels: 2  
                                                                                   Logic: 1.029ns(54.618%), Route: 0.855ns(45.382%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[9].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[15]
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.216  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.134
  Launch Clock Delay      :  3.608
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2697)     1.541       3.608         ntclkbufg_1      
 CLMA_58_249/CLK                                                           r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/CLK

 CLMA_58_249/Q2                    tco                   0.209       3.817 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/Q
                                   net (fanout=156)      0.543       4.360         u_tinyriscv_core/ie_dec_info_bus_o [0]
 CLMA_66_252/Y0                    td                    0.131       4.491 r       u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/gateop_perm/Z
                                   net (fanout=93)       0.378       4.869         u_tinyriscv_core/ex_csr_we_o
 CLMS_66_249/Y3                    td                    0.221       5.090 r       u_tinyriscv_core/u_csr_reg/N89_7/gateop_perm/Z
                                   net (fanout=1)        0.523       5.613         u_tinyriscv_core/u_csr_reg/_N15405
 CLMS_54_245/Y1                    td                    0.167       5.780 r       u_tinyriscv_core/u_csr_reg/N89_9/gateop_perm/Z
                                   net (fanout=32)       1.250       7.030         u_tinyriscv_core/u_csr_reg/N89
 CLMA_86_224/Y0                    td                    0.226       7.256 r       u_tinyriscv_core/u_csr_reg/N65_or[18]_2_6/gateop_perm/Z
                                   net (fanout=1)        0.398       7.654         u_tinyriscv_core/u_csr_reg/_N15386
 CLMA_82_225/Y0                    td                    0.131       7.785 r       u_tinyriscv_core/u_csr_reg/N65_or[18]_2_8/gateop_perm/Z
                                   net (fanout=2)        0.400       8.185         u_tinyriscv_core/csr_ex_data_o [18]
 CLMA_86_224/Y1                    td                    0.143       8.328 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_34_5/gateop_perm/Z
                                   net (fanout=5)        2.393      10.721         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [34]
 CLMA_42_256/Y0                    td                    0.226      10.947 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N0_18/gateop/Z
                                   net (fanout=2)        0.359      11.306         u_tinyriscv_core/u_exu/u_exu_alu_datapath/xor_res [18]
 CLMA_42_253/Y0                    td                    0.171      11.477 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N21_18/gateop_perm/Z
                                   net (fanout=1)        0.241      11.718         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N15898
 CLMA_42_253/Y1                    td                    0.143      11.861 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N21_26/gateop_perm/Z
                                   net (fanout=1)        0.729      12.590         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N15906
 CLMA_46_212/Y1                    td                    0.221      12.811 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N21_32/gateop_perm/Z
                                   net (fanout=1)        0.240      13.051         u_tinyriscv_core/u_exu/u_exu_alu_datapath/op1_neq_op2
 CLMA_46_212/Y2                    td                    0.132      13.183 r       u_tinyriscv_core/u_exu/N87_3/gateop_perm/Z
                                   net (fanout=2)        0.359      13.542         u_tinyriscv_core/_N12465
 CLMA_46_208/Y1                    td                    0.167      13.709 r       u_tinyriscv_core/u_pipe_ctrl/N0_1/gateop_perm/Z
                                   net (fanout=2)        1.092      14.801         u_tinyriscv_core/_N16017
 CLMA_70_164/Y3                    td                    0.135      14.936 r       u_tinyriscv_core/u_ifu/N44_9/gateop_perm/Z
                                   net (fanout=1)        0.242      15.178         u_tinyriscv_core/u_ifu/_N17304
 CLMA_70_164/Y0                    td                    0.171      15.349 r       u_tinyriscv_core/u_ifu/N44_8/gateop/Z
                                   net (fanout=18)       0.700      16.049         u_tinyriscv_core/u_ifu/N44
 CLMA_70_161/Y1                    td                    0.221      16.270 r       u_rib/N74_29_7/gateop/F
                                   net (fanout=5)        0.487      16.757         u_rib/mux_m_addr [29]
 CLMA_70_168/Y3                    td                    0.305      17.062 r       u_rib/N355/gateop_perm/Z
                                   net (fanout=90)       0.377      17.439         u_rib/slave_sel [0]
 CLMA_70_173/Y1                    td                    0.221      17.660 r       u_rib/N127_15/gateop/F
                                   net (fanout=1)        0.239      17.899         u_rib/N127 [15]  
 CLMA_70_173/Y2                    td                    0.132      18.031 r       u_rib/N169_47_4/gateop_perm/Z
                                   net (fanout=1)        0.509      18.540         u_rib/_N15715    
 CLMS_66_177/Y1                    td                    0.135      18.675 r       u_rib/N169_47_5/gateop_perm/Z
                                   net (fanout=10)       0.366      19.041         u_rib/mux_s_data [15]
 CLMA_70_172/Y6AB                  td                    0.174      19.215 f       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_3[8]_muxf6/F
                                   net (fanout=9)        1.211      20.426         u_tinyriscv_core/u_exu/u_exu_mem/lb_res [31]
 CLMS_66_173/Y3                    td                    0.305      20.731 r       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_3[14]/gateop_perm/Z
                                   net (fanout=6)        0.460      21.191         _N3072           
 CLMA_66_176/Y0                    td                    0.192      21.383 f       u_rib/N219_14/gateop_perm/Z
                                   net (fanout=16)       3.106      24.489         s0_data_o[14]    
 DRM_122_352/DA0[15]                                                       f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[9].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[15]

 Data arrival time                                                  24.489         Logic Levels: 22 
                                                                                   Logic: 4.279ns(20.492%), Route: 16.602ns(79.508%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            40.000      40.000 r                        
 B5                                                      0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.093      40.093         clk              
 IOBD_0_298/DIN                    td                    0.781      40.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041      40.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      41.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      41.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2697)     1.325      43.134         ntclkbufg_1      
 DRM_122_352/CLKA[0]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[9].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.258      43.392                          
 clock uncertainty                                      -0.050      43.342                          

 Setup time                                              0.019      43.361                          

 Data required time                                                 43.361                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.361                          
 Data arrival time                                                 -24.489                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.872                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[7].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[15]
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.239  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.111
  Launch Clock Delay      :  3.608
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2697)     1.541       3.608         ntclkbufg_1      
 CLMA_58_249/CLK                                                           r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/CLK

 CLMA_58_249/Q2                    tco                   0.209       3.817 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/Q
                                   net (fanout=156)      0.543       4.360         u_tinyriscv_core/ie_dec_info_bus_o [0]
 CLMA_66_252/Y0                    td                    0.131       4.491 r       u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/gateop_perm/Z
                                   net (fanout=93)       0.378       4.869         u_tinyriscv_core/ex_csr_we_o
 CLMS_66_249/Y3                    td                    0.221       5.090 r       u_tinyriscv_core/u_csr_reg/N89_7/gateop_perm/Z
                                   net (fanout=1)        0.523       5.613         u_tinyriscv_core/u_csr_reg/_N15405
 CLMS_54_245/Y1                    td                    0.167       5.780 r       u_tinyriscv_core/u_csr_reg/N89_9/gateop_perm/Z
                                   net (fanout=32)       1.250       7.030         u_tinyriscv_core/u_csr_reg/N89
 CLMA_86_224/Y0                    td                    0.226       7.256 r       u_tinyriscv_core/u_csr_reg/N65_or[18]_2_6/gateop_perm/Z
                                   net (fanout=1)        0.398       7.654         u_tinyriscv_core/u_csr_reg/_N15386
 CLMA_82_225/Y0                    td                    0.131       7.785 r       u_tinyriscv_core/u_csr_reg/N65_or[18]_2_8/gateop_perm/Z
                                   net (fanout=2)        0.400       8.185         u_tinyriscv_core/csr_ex_data_o [18]
 CLMA_86_224/Y1                    td                    0.143       8.328 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_34_5/gateop_perm/Z
                                   net (fanout=5)        2.393      10.721         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [34]
 CLMA_42_256/Y0                    td                    0.226      10.947 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N0_18/gateop/Z
                                   net (fanout=2)        0.359      11.306         u_tinyriscv_core/u_exu/u_exu_alu_datapath/xor_res [18]
 CLMA_42_253/Y0                    td                    0.171      11.477 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N21_18/gateop_perm/Z
                                   net (fanout=1)        0.241      11.718         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N15898
 CLMA_42_253/Y1                    td                    0.143      11.861 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N21_26/gateop_perm/Z
                                   net (fanout=1)        0.729      12.590         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N15906
 CLMA_46_212/Y1                    td                    0.221      12.811 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N21_32/gateop_perm/Z
                                   net (fanout=1)        0.240      13.051         u_tinyriscv_core/u_exu/u_exu_alu_datapath/op1_neq_op2
 CLMA_46_212/Y2                    td                    0.132      13.183 r       u_tinyriscv_core/u_exu/N87_3/gateop_perm/Z
                                   net (fanout=2)        0.359      13.542         u_tinyriscv_core/_N12465
 CLMA_46_208/Y1                    td                    0.167      13.709 r       u_tinyriscv_core/u_pipe_ctrl/N0_1/gateop_perm/Z
                                   net (fanout=2)        1.092      14.801         u_tinyriscv_core/_N16017
 CLMA_70_164/Y3                    td                    0.135      14.936 r       u_tinyriscv_core/u_ifu/N44_9/gateop_perm/Z
                                   net (fanout=1)        0.242      15.178         u_tinyriscv_core/u_ifu/_N17304
 CLMA_70_164/Y0                    td                    0.171      15.349 r       u_tinyriscv_core/u_ifu/N44_8/gateop/Z
                                   net (fanout=18)       0.700      16.049         u_tinyriscv_core/u_ifu/N44
 CLMA_70_161/Y1                    td                    0.221      16.270 r       u_rib/N74_29_7/gateop/F
                                   net (fanout=5)        0.487      16.757         u_rib/mux_m_addr [29]
 CLMA_70_168/Y3                    td                    0.305      17.062 r       u_rib/N355/gateop_perm/Z
                                   net (fanout=90)       0.377      17.439         u_rib/slave_sel [0]
 CLMA_70_173/Y1                    td                    0.221      17.660 r       u_rib/N127_15/gateop/F
                                   net (fanout=1)        0.239      17.899         u_rib/N127 [15]  
 CLMA_70_173/Y2                    td                    0.132      18.031 r       u_rib/N169_47_4/gateop_perm/Z
                                   net (fanout=1)        0.509      18.540         u_rib/_N15715    
 CLMS_66_177/Y1                    td                    0.135      18.675 r       u_rib/N169_47_5/gateop_perm/Z
                                   net (fanout=10)       0.366      19.041         u_rib/mux_s_data [15]
 CLMA_70_172/Y6AB                  td                    0.174      19.215 f       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_3[8]_muxf6/F
                                   net (fanout=9)        1.211      20.426         u_tinyriscv_core/u_exu/u_exu_mem/lb_res [31]
 CLMS_66_173/Y3                    td                    0.305      20.731 r       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_3[14]/gateop_perm/Z
                                   net (fanout=6)        0.460      21.191         _N3072           
 CLMA_66_176/Y0                    td                    0.192      21.383 f       u_rib/N219_14/gateop_perm/Z
                                   net (fanout=16)       2.946      24.329         s0_data_o[14]    
 DRM_122_332/DA0[15]                                                       f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[7].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[15]

 Data arrival time                                                  24.329         Logic Levels: 22 
                                                                                   Logic: 4.279ns(20.651%), Route: 16.442ns(79.349%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            40.000      40.000 r                        
 B5                                                      0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.093      40.093         clk              
 IOBD_0_298/DIN                    td                    0.781      40.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041      40.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      41.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      41.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2697)     1.302      43.111         ntclkbufg_1      
 DRM_122_332/CLKA[0]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[7].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.258      43.369                          
 clock uncertainty                                      -0.050      43.319                          

 Setup time                                              0.019      43.338                          

 Data required time                                                 43.338                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.338                          
 Data arrival time                                                 -24.329                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.009                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[9].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[10]
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.216  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.134
  Launch Clock Delay      :  3.608
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2697)     1.541       3.608         ntclkbufg_1      
 CLMA_58_249/CLK                                                           r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/CLK

 CLMA_58_249/Q2                    tco                   0.209       3.817 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/Q
                                   net (fanout=156)      0.543       4.360         u_tinyriscv_core/ie_dec_info_bus_o [0]
 CLMA_66_252/Y0                    td                    0.131       4.491 r       u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/gateop_perm/Z
                                   net (fanout=93)       0.378       4.869         u_tinyriscv_core/ex_csr_we_o
 CLMS_66_249/Y3                    td                    0.221       5.090 r       u_tinyriscv_core/u_csr_reg/N89_7/gateop_perm/Z
                                   net (fanout=1)        0.523       5.613         u_tinyriscv_core/u_csr_reg/_N15405
 CLMS_54_245/Y1                    td                    0.167       5.780 r       u_tinyriscv_core/u_csr_reg/N89_9/gateop_perm/Z
                                   net (fanout=32)       1.250       7.030         u_tinyriscv_core/u_csr_reg/N89
 CLMA_86_224/Y0                    td                    0.226       7.256 r       u_tinyriscv_core/u_csr_reg/N65_or[18]_2_6/gateop_perm/Z
                                   net (fanout=1)        0.398       7.654         u_tinyriscv_core/u_csr_reg/_N15386
 CLMA_82_225/Y0                    td                    0.131       7.785 r       u_tinyriscv_core/u_csr_reg/N65_or[18]_2_8/gateop_perm/Z
                                   net (fanout=2)        0.400       8.185         u_tinyriscv_core/csr_ex_data_o [18]
 CLMA_86_224/Y1                    td                    0.143       8.328 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_34_5/gateop_perm/Z
                                   net (fanout=5)        2.393      10.721         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [34]
 CLMA_42_256/Y0                    td                    0.226      10.947 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N0_18/gateop/Z
                                   net (fanout=2)        0.359      11.306         u_tinyriscv_core/u_exu/u_exu_alu_datapath/xor_res [18]
 CLMA_42_253/Y0                    td                    0.171      11.477 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N21_18/gateop_perm/Z
                                   net (fanout=1)        0.241      11.718         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N15898
 CLMA_42_253/Y1                    td                    0.143      11.861 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N21_26/gateop_perm/Z
                                   net (fanout=1)        0.729      12.590         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N15906
 CLMA_46_212/Y1                    td                    0.221      12.811 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N21_32/gateop_perm/Z
                                   net (fanout=1)        0.240      13.051         u_tinyriscv_core/u_exu/u_exu_alu_datapath/op1_neq_op2
 CLMA_46_212/Y2                    td                    0.132      13.183 r       u_tinyriscv_core/u_exu/N87_3/gateop_perm/Z
                                   net (fanout=2)        0.359      13.542         u_tinyriscv_core/_N12465
 CLMA_46_208/Y1                    td                    0.167      13.709 r       u_tinyriscv_core/u_pipe_ctrl/N0_1/gateop_perm/Z
                                   net (fanout=2)        1.092      14.801         u_tinyriscv_core/_N16017
 CLMA_70_164/Y3                    td                    0.135      14.936 r       u_tinyriscv_core/u_ifu/N44_9/gateop_perm/Z
                                   net (fanout=1)        0.242      15.178         u_tinyriscv_core/u_ifu/_N17304
 CLMA_70_164/Y0                    td                    0.171      15.349 r       u_tinyriscv_core/u_ifu/N44_8/gateop/Z
                                   net (fanout=18)       0.700      16.049         u_tinyriscv_core/u_ifu/N44
 CLMA_70_161/Y1                    td                    0.221      16.270 r       u_rib/N74_29_7/gateop/F
                                   net (fanout=5)        0.487      16.757         u_rib/mux_m_addr [29]
 CLMA_70_168/Y3                    td                    0.305      17.062 r       u_rib/N355/gateop_perm/Z
                                   net (fanout=90)       0.377      17.439         u_rib/slave_sel [0]
 CLMA_70_173/Y1                    td                    0.221      17.660 r       u_rib/N127_15/gateop/F
                                   net (fanout=1)        0.239      17.899         u_rib/N127 [15]  
 CLMA_70_173/Y2                    td                    0.132      18.031 r       u_rib/N169_47_4/gateop_perm/Z
                                   net (fanout=1)        0.509      18.540         u_rib/_N15715    
 CLMS_66_177/Y1                    td                    0.135      18.675 r       u_rib/N169_47_5/gateop_perm/Z
                                   net (fanout=10)       0.366      19.041         u_rib/mux_s_data [15]
 CLMA_70_172/Y6AB                  td                    0.165      19.206 r       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_3[8]_muxf6/F
                                   net (fanout=9)        0.725      19.931         u_tinyriscv_core/u_exu/u_exu_mem/lb_res [31]
 CLMS_54_165/Y2                    td                    0.308      20.239 r       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_3[9]/gateop_perm/Z
                                   net (fanout=6)        0.486      20.725         _N3067           
 CLMA_58_172/Y0                    td                    0.192      20.917 f       u_rib/N219_9/gateop_perm/Z
                                   net (fanout=16)       3.231      24.148         s0_data_o[9]     
 DRM_122_352/DA0[10]                                                       f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[9].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[10]

 Data arrival time                                                  24.148         Logic Levels: 22 
                                                                                   Logic: 4.273ns(20.803%), Route: 16.267ns(79.197%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            40.000      40.000 r                        
 B5                                                      0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.093      40.093         clk              
 IOBD_0_298/DIN                    td                    0.781      40.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041      40.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      41.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      41.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2697)     1.325      43.134         ntclkbufg_1      
 DRM_122_352/CLKA[0]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[9].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.258      43.392                          
 clock uncertainty                                      -0.050      43.342                          

 Setup time                                              0.019      43.361                          

 Data required time                                                 43.361                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.361                          
 Data arrival time                                                 -24.148                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.213                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/pc_ff/qout_r[23]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv_core/u_clint/inst_addr[23]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.175  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.603
  Launch Clock Delay      :  3.170
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2697)     1.361       3.170         ntclkbufg_1      
 CLMS_78_249/CLK                                                           r       u_tinyriscv_core/u_idu_exu/pc_ff/qout_r[23]/opit_0_L5Q_perm/CLK

 CLMS_78_249/Q0                    tco                   0.197       3.367 f       u_tinyriscv_core/u_idu_exu/pc_ff/qout_r[23]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.235       3.602         u_tinyriscv_core/ie_dec_pc_o [23]
 CLMS_78_245/M0                                                            f       u_tinyriscv_core/u_clint/inst_addr[23]/opit_0/D

 Data arrival time                                                   3.602         Logic Levels: 0  
                                                                                   Logic: 0.197ns(45.602%), Route: 0.235ns(54.398%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2697)     1.536       3.603         ntclkbufg_1      
 CLMS_78_245/CLK                                                           r       u_tinyriscv_core/u_clint/inst_addr[23]/opit_0/CLK
 clock pessimism                                        -0.258       3.345                          
 clock uncertainty                                       0.000       3.345                          

 Hold time                                              -0.010       3.335                          

 Data required time                                                  3.335                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.335                          
 Data arrival time                                                  -3.602                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/rx/recv_data[30]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_dm/rx_data_r[30]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.204  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.553
  Launch Clock Delay      :  3.091
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2697)     1.282       3.091         ntclkbufg_1      
 CLMA_86_76/CLK                                                            r       u_jtag_top/u_jtag_dm/rx/recv_data[30]/opit_0_inv_L5Q_perm/CLK

 CLMA_86_76/Q1                     tco                   0.198       3.289 r       u_jtag_top/u_jtag_dm/rx/recv_data[30]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.284       3.573         u_jtag_top/u_jtag_dm/rx_data [30]
 CLMA_82_81/M0                                                             r       u_jtag_top/u_jtag_dm/rx_data_r[30]/opit_0/D

 Data arrival time                                                   3.573         Logic Levels: 0  
                                                                                   Logic: 0.198ns(41.079%), Route: 0.284ns(58.921%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2697)     1.486       3.553         ntclkbufg_1      
 CLMA_82_81/CLK                                                            r       u_jtag_top/u_jtag_dm/rx_data_r[30]/opit_0/CLK
 clock pessimism                                        -0.258       3.295                          
 clock uncertainty                                       0.000       3.295                          

 Hold time                                              -0.003       3.292                          

 Data required time                                                  3.292                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.292                          
 Data arrival time                                                  -3.573                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.281                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/rx/recv_data[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_dm/rx_data_r[15]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.204  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.553
  Launch Clock Delay      :  3.091
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2697)     1.282       3.091         ntclkbufg_1      
 CLMA_86_76/CLK                                                            r       u_jtag_top/u_jtag_dm/rx/recv_data[15]/opit_0_inv_L5Q_perm/CLK

 CLMA_86_76/Q0                     tco                   0.198       3.289 r       u_jtag_top/u_jtag_dm/rx/recv_data[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.286       3.575         u_jtag_top/u_jtag_dm/rx_data [15]
 CLMA_82_81/M2                                                             r       u_jtag_top/u_jtag_dm/rx_data_r[15]/opit_0/D

 Data arrival time                                                   3.575         Logic Levels: 0  
                                                                                   Logic: 0.198ns(40.909%), Route: 0.286ns(59.091%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2697)     1.486       3.553         ntclkbufg_1      
 CLMA_82_81/CLK                                                            r       u_jtag_top/u_jtag_dm/rx_data_r[15]/opit_0/CLK
 clock pessimism                                        -0.258       3.295                          
 clock uncertainty                                       0.000       3.295                          

 Hold time                                              -0.003       3.292                          

 Data required time                                                  3.292                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.292                          
 Data arrival time                                                  -3.575                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.283                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[0]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[9]/opit_0_L5Q_perm/L2
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.146  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.268
  Launch Clock Delay      :  5.073
  Clock Pessimism Removal :  0.659

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.959     501.047 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.047         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081     501.128 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.515     503.643         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.643 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.430     505.073         ntclkbufg_0      
 CLMA_98_68/CLK                                                            f       u_jtag_top/u_jtag_driver/ir_reg[0]/opit_0_inv/CLK

 CLMA_98_68/Q0                     tco                   0.193     505.266 r       u_jtag_top/u_jtag_driver/ir_reg[0]/opit_0_inv/Q
                                   net (fanout=4)        0.688     505.954         u_jtag_top/u_jtag_driver/ir_reg [0]
 CLMA_98_72/Y2                     td                    0.312     506.266 r       u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       0.712     506.978         u_jtag_top/u_jtag_driver/_N2065
 CLMA_70_73/Y0                     td                    0.310     507.288 r       u_jtag_top/u_jtag_driver/N118_27[9]/gateop_perm/Z
                                   net (fanout=1)        0.643     507.931         u_jtag_top/u_jtag_driver/N118 [9]
 CLMA_78_72/D2                                                             r       u_jtag_top/u_jtag_driver/shift_reg[9]/opit_0_L5Q_perm/L2

 Data arrival time                                                 507.931         Logic Levels: 2  
                                                                                   Logic: 0.815ns(28.516%), Route: 2.043ns(71.484%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781    1000.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071    1000.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.044    1002.984         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1002.984 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.284    1004.268         ntclkbufg_0      
 CLMA_78_72/CLK                                                            r       u_jtag_top/u_jtag_driver/shift_reg[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.659    1004.927                          
 clock uncertainty                                      -0.050    1004.877                          

 Setup time                                             -0.219    1004.658                          

 Data required time                                               1004.658                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.658                          
 Data arrival time                                                -507.931                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.727                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[0]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[11]/opit_0_L5Q_perm/L4
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.155  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.259
  Launch Clock Delay      :  5.073
  Clock Pessimism Removal :  0.659

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.959     501.047 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.047         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081     501.128 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.515     503.643         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.643 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.430     505.073         ntclkbufg_0      
 CLMA_98_68/CLK                                                            f       u_jtag_top/u_jtag_driver/ir_reg[0]/opit_0_inv/CLK

 CLMA_98_68/Q0                     tco                   0.193     505.266 r       u_jtag_top/u_jtag_driver/ir_reg[0]/opit_0_inv/Q
                                   net (fanout=4)        0.688     505.954         u_jtag_top/u_jtag_driver/ir_reg [0]
 CLMA_98_72/Y2                     td                    0.312     506.266 r       u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       0.963     507.229         u_jtag_top/u_jtag_driver/_N2065
 CLMA_70_85/Y0                     td                    0.171     507.400 r       u_jtag_top/u_jtag_driver/N118_27[11]/gateop_perm/Z
                                   net (fanout=1)        0.573     507.973         u_jtag_top/u_jtag_driver/N118 [11]
 CLMS_66_77/C4                                                             r       u_jtag_top/u_jtag_driver/shift_reg[11]/opit_0_L5Q_perm/L4

 Data arrival time                                                 507.973         Logic Levels: 2  
                                                                                   Logic: 0.676ns(23.310%), Route: 2.224ns(76.690%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781    1000.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071    1000.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.044    1002.984         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1002.984 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.275    1004.259         ntclkbufg_0      
 CLMS_66_77/CLK                                                            r       u_jtag_top/u_jtag_driver/shift_reg[11]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.659    1004.918                          
 clock uncertainty                                      -0.050    1004.868                          

 Setup time                                             -0.073    1004.795                          

 Data required time                                               1004.795                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.795                          
 Data arrival time                                                -507.973                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.822                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[0]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[20]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.141  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.273
  Launch Clock Delay      :  5.073
  Clock Pessimism Removal :  0.659

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.959     501.047 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.047         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081     501.128 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.515     503.643         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.643 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.430     505.073         ntclkbufg_0      
 CLMA_98_68/CLK                                                            f       u_jtag_top/u_jtag_driver/ir_reg[0]/opit_0_inv/CLK

 CLMA_98_68/Q0                     tco                   0.193     505.266 r       u_jtag_top/u_jtag_driver/ir_reg[0]/opit_0_inv/Q
                                   net (fanout=4)        0.688     505.954         u_jtag_top/u_jtag_driver/ir_reg [0]
 CLMA_98_72/Y2                     td                    0.312     506.266 r       u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       0.488     506.754         u_jtag_top/u_jtag_driver/_N2065
 CLMA_86_72/Y3                     td                    0.305     507.059 r       u_jtag_top/u_jtag_driver/N230_20[4]_3/gateop_perm/Z
                                   net (fanout=24)       0.853     507.912         u_jtag_top/u_jtag_driver/_N13909
 CLMS_66_89/AD                                                             r       u_jtag_top/u_jtag_driver/shift_reg[20]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 507.912         Logic Levels: 2  
                                                                                   Logic: 0.810ns(28.531%), Route: 2.029ns(71.469%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781    1000.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071    1000.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.044    1002.984         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1002.984 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.289    1004.273         ntclkbufg_0      
 CLMS_66_89/CLK                                                            r       u_jtag_top/u_jtag_driver/shift_reg[20]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.659    1004.932                          
 clock uncertainty                                      -0.050    1004.882                          

 Setup time                                             -0.111    1004.771                          

 Data required time                                               1004.771                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.771                          
 Data arrival time                                                -507.912                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.859                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[7]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.200  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.270
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781       0.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071       0.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.044       2.984         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       2.984 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.286       4.270         ntclkbufg_0      
 CLMA_86_80/CLK                                                            r       u_jtag_top/u_jtag_driver/rx/recv_data[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_86_80/Q1                     tco                   0.198       4.468 r       u_jtag_top/u_jtag_driver/rx/recv_data[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.300       4.768         u_jtag_top/u_jtag_driver/rx_data [7]
 CLMA_82_80/M0                                                             r       u_jtag_top/u_jtag_driver/dm_resp_data[7]/opit_0_inv/D

 Data arrival time                                                   4.768         Logic Levels: 0  
                                                                                   Logic: 0.198ns(39.759%), Route: 0.300ns(60.241%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.898       0.986 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.986         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081       1.067 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.289       3.356         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.356 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.486       4.842         ntclkbufg_0      
 CLMA_82_80/CLK                                                            r       u_jtag_top/u_jtag_driver/dm_resp_data[7]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.470                          
 clock uncertainty                                       0.000       4.470                          

 Hold time                                              -0.003       4.467                          

 Data required time                                                  4.467                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.467                          
 Data arrival time                                                  -4.768                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.301                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/shift_reg[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[3]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.830
  Launch Clock Delay      :  4.258
  Clock Pessimism Removal :  -0.530

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781       0.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071       0.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.044       2.984         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       2.984 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.274       4.258         ntclkbufg_0      
 CLMA_90_73/CLK                                                            r       u_jtag_top/u_jtag_driver/shift_reg[3]/opit_0_L5Q_perm/CLK

 CLMA_90_73/Q2                     tco                   0.198       4.456 r       u_jtag_top/u_jtag_driver/shift_reg[3]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.155       4.611         u_jtag_top/u_jtag_driver/shift_reg [3]
 CLMS_86_73/M1                                                             r       u_jtag_top/u_jtag_driver/dtm_req_data[3]/opit_0_inv/D

 Data arrival time                                                   4.611         Logic Levels: 0  
                                                                                   Logic: 0.198ns(56.091%), Route: 0.155ns(43.909%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.898       0.986 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.986         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081       1.067 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.289       3.356         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.356 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.474       4.830         ntclkbufg_0      
 CLMS_86_73/CLK                                                            r       u_jtag_top/u_jtag_driver/dtm_req_data[3]/opit_0_inv/CLK
 clock pessimism                                        -0.530       4.300                          
 clock uncertainty                                       0.000       4.300                          

 Hold time                                              -0.003       4.297                          

 Data required time                                                  4.297                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.297                          
 Data arrival time                                                  -4.611                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[19]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[19]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.834
  Launch Clock Delay      :  4.266
  Clock Pessimism Removal :  -0.542

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781       0.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071       0.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.044       2.984         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       2.984 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.282       4.266         ntclkbufg_0      
 CLMA_58_88/CLK                                                            r       u_jtag_top/u_jtag_driver/rx/recv_data[19]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_88/Q1                     tco                   0.198       4.464 r       u_jtag_top/u_jtag_driver/rx/recv_data[19]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.140       4.604         u_jtag_top/u_jtag_driver/rx_data [19]
 CLMA_58_89/M3                                                             r       u_jtag_top/u_jtag_driver/dm_resp_data[19]/opit_0_inv/D

 Data arrival time                                                   4.604         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.580%), Route: 0.140ns(41.420%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.898       0.986 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.986         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081       1.067 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.289       3.356         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.356 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.478       4.834         ntclkbufg_0      
 CLMA_58_89/CLK                                                            r       u_jtag_top/u_jtag_driver/dm_resp_data[19]/opit_0_inv/CLK
 clock pessimism                                        -0.542       4.292                          
 clock uncertainty                                       0.000       4.292                          

 Hold time                                              -0.003       4.289                          

 Data required time                                                  4.289                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.289                          
 Data arrival time                                                  -4.604                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.315                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[9].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.164  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.134
  Launch Clock Delay      :  3.556
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2697)     1.489       3.556         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q1                   tco                   0.206       3.762 f       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=234)      1.384       5.146         jtag_rst_n       
 CLMS_66_129/Y1                    td                    0.217       5.363 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=556)      3.034       8.397         gpio_0/N9        
 DRM_122_352/RSTA[0]                                                       f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[9].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   8.397         Logic Levels: 1  
                                                                                   Logic: 0.423ns(8.738%), Route: 4.418ns(91.262%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            40.000      40.000 r                        
 B5                                                      0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.093      40.093         clk              
 IOBD_0_298/DIN                    td                    0.781      40.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041      40.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      41.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      41.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2697)     1.325      43.134         ntclkbufg_1      
 DRM_122_352/CLKA[0]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[9].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.258      43.392                          
 clock uncertainty                                      -0.050      43.342                          

 Recovery time                                          -0.058      43.284                          

 Data required time                                                 43.284                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.284                          
 Data arrival time                                                  -8.397                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        34.887                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[9].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.168  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.130
  Launch Clock Delay      :  3.556
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2697)     1.489       3.556         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q1                   tco                   0.206       3.762 f       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=234)      1.384       5.146         jtag_rst_n       
 CLMS_66_129/Y1                    td                    0.217       5.363 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=556)      2.996       8.359         gpio_0/N9        
 DRM_122_352/RSTB[0]                                                       f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[9].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   8.359         Logic Levels: 1  
                                                                                   Logic: 0.423ns(8.807%), Route: 4.380ns(91.193%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            40.000      40.000 r                        
 B5                                                      0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.093      40.093         clk              
 IOBD_0_298/DIN                    td                    0.781      40.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041      40.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      41.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      41.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2697)     1.321      43.130         ntclkbufg_1      
 DRM_122_352/CLKB[0]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[9].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.258      43.388                          
 clock uncertainty                                      -0.050      43.338                          

 Recovery time                                          -0.035      43.303                          

 Data required time                                                 43.303                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.303                          
 Data arrival time                                                  -8.359                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        34.944                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.219  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.079
  Launch Clock Delay      :  3.556
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2697)     1.489       3.556         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q1                   tco                   0.206       3.762 f       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=234)      1.384       5.146         jtag_rst_n       
 CLMS_66_129/Y1                    td                    0.217       5.363 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=556)      2.831       8.194         gpio_0/N9        
 DRM_122_288/RSTA[0]                                                       f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   8.194         Logic Levels: 1  
                                                                                   Logic: 0.423ns(9.120%), Route: 4.215ns(90.880%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            40.000      40.000 r                        
 B5                                                      0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.093      40.093         clk              
 IOBD_0_298/DIN                    td                    0.781      40.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041      40.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      41.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      41.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2697)     1.270      43.079         ntclkbufg_1      
 DRM_122_288/CLKA[0]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.258      43.337                          
 clock uncertainty                                      -0.050      43.287                          

 Recovery time                                          -0.058      43.229                          

 Data required time                                                 43.229                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.229                          
 Data arrival time                                                  -8.194                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        35.035                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[3].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.202  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.576
  Launch Clock Delay      :  3.116
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2697)     1.307       3.116         ntclkbufg_1      
 CLMS_66_105/CLK                                                           r       u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK

 CLMS_66_105/Q1                    tco                   0.197       3.313 f       u_rst_ctrl/jtag_rst_r[4]/opit_0/Q
                                   net (fanout=2)        0.376       3.689         u_rst_ctrl/jtag_rst_r [4]
 CLMS_66_129/Y1                    td                    0.136       3.825 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=556)      0.309       4.134         gpio_0/N9        
 DRM_62_124/RSTB[0]                                                        f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[3].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   4.134         Logic Levels: 1  
                                                                                   Logic: 0.333ns(32.711%), Route: 0.685ns(67.289%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2697)     1.509       3.576         ntclkbufg_1      
 DRM_62_124/CLKB[0]                                                        r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[3].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.258       3.318                          
 clock uncertainty                                       0.000       3.318                          

 Removal time                                           -0.003       3.315                          

 Data required time                                                  3.315                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.315                          
 Data arrival time                                                  -4.134                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.819                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK
Endpoint    : timer_0/timer_value[20]/opit_0/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.214  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.588
  Launch Clock Delay      :  3.116
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2697)     1.307       3.116         ntclkbufg_1      
 CLMS_66_105/CLK                                                           r       u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK

 CLMS_66_105/Q1                    tco                   0.197       3.313 f       u_rst_ctrl/jtag_rst_r[4]/opit_0/Q
                                   net (fanout=2)        0.376       3.689         u_rst_ctrl/jtag_rst_r [4]
 CLMS_66_129/Y1                    td                    0.126       3.815 r       gpio_0/N9/gateop_perm/Z
                                   net (fanout=556)      0.264       4.079         gpio_0/N9        
 CLMA_70_125/RSCO                  td                    0.092       4.171 r       gpio_0/gpio_ctrl[23]/opit_0_MUX16TO1Q/RSOUT
                                   net (fanout=2)        0.000       4.171         _N80             
 CLMA_70_129/RSCI                                                          r       timer_0/timer_value[20]/opit_0/RS

 Data arrival time                                                   4.171         Logic Levels: 2  
                                                                                   Logic: 0.415ns(39.336%), Route: 0.640ns(60.664%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2697)     1.521       3.588         ntclkbufg_1      
 CLMA_70_129/CLK                                                           r       timer_0/timer_value[20]/opit_0/CLK
 clock pessimism                                        -0.258       3.330                          
 clock uncertainty                                       0.000       3.330                          

 Removal time                                            0.000       3.330                          

 Data required time                                                  3.330                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.330                          
 Data arrival time                                                  -4.171                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.841                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK
Endpoint    : timer_0/timer_value[23]/opit_0/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.214  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.588
  Launch Clock Delay      :  3.116
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2697)     1.307       3.116         ntclkbufg_1      
 CLMS_66_105/CLK                                                           r       u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK

 CLMS_66_105/Q1                    tco                   0.197       3.313 f       u_rst_ctrl/jtag_rst_r[4]/opit_0/Q
                                   net (fanout=2)        0.376       3.689         u_rst_ctrl/jtag_rst_r [4]
 CLMS_66_129/Y1                    td                    0.126       3.815 r       gpio_0/N9/gateop_perm/Z
                                   net (fanout=556)      0.264       4.079         gpio_0/N9        
 CLMA_70_125/RSCO                  td                    0.092       4.171 r       gpio_0/gpio_ctrl[23]/opit_0_MUX16TO1Q/RSOUT
                                   net (fanout=2)        0.000       4.171         _N80             
 CLMA_70_129/RSCI                                                          r       timer_0/timer_value[23]/opit_0/RS

 Data arrival time                                                   4.171         Logic Levels: 2  
                                                                                   Logic: 0.415ns(39.336%), Route: 0.640ns(60.664%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2697)     1.521       3.588         ntclkbufg_1      
 CLMA_70_129/CLK                                                           r       timer_0/timer_value[23]/opit_0/CLK
 clock pessimism                                        -0.258       3.330                          
 clock uncertainty                                       0.000       3.330                          

 Removal time                                            0.000       3.330                          

 Data required time                                                  3.330                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.330                          
 Data arrival time                                                  -4.171                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.841                          
====================================================================================================

====================================================================================================

Startpoint  : uart_0/tx_bit/opit_0_MUX4TO1Q/CLK
Endpoint    : uart_tx_pin (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2697)     1.474       3.541         ntclkbufg_1      
 CLMA_26_160/CLK                                                           r       uart_0/tx_bit/opit_0_MUX4TO1Q/CLK

 CLMA_26_160/Q1                    tco                   0.206       3.747 f       uart_0/tx_bit/opit_0_MUX4TO1Q/Q
                                   net (fanout=2)        3.759       7.506         nt_uart_tx_pin   
 IOL_151_361/DO                    td                    0.081       7.587 f       uart_tx_pin_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.587         uart_tx_pin_obuf/ntO
 IOBS_152_361/PAD                  td                    2.049       9.636 f       uart_tx_pin_obuf/opit_0/O
                                   net (fanout=1)        0.084       9.720         uart_tx_pin      
 C10                                                                       f       uart_tx_pin (port)

 Data arrival time                                                   9.720         Logic Levels: 2  
                                                                                   Logic: 2.336ns(37.805%), Route: 3.843ns(62.195%)
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/CLK
Endpoint    : jtag_TDO (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                         0.000       0.000 f                        
 V17                                                     0.000       0.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.959       1.047 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081       1.128 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.515       3.643         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.643 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.426       5.069         ntclkbufg_0      
 CLMA_106_68/CLK                                                           f       u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/CLK

 CLMA_106_68/Q0                    tco                   0.192       5.261 f       u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/Q
                                   net (fanout=1)        1.094       6.355         nt_jtag_TDO      
 IOL_151_22/DO                     td                    0.081       6.436 f       jtag_TDO_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.436         jtag_TDO_obuf/ntO
 IOBD_152_22/PAD                   td                    2.049       8.485 f       jtag_TDO_obuf/opit_0/O
                                   net (fanout=1)        0.060       8.545         jtag_TDO         
 V16                                                                       f       jtag_TDO (port)  

 Data arrival time                                                   8.545         Logic Levels: 2  
                                                                                   Logic: 2.322ns(66.801%), Route: 1.154ns(33.199%)
====================================================================================================

====================================================================================================

Startpoint  : gpio_0/gpio_ctrl[2]/opit_0_L5Q_perm/CLK
Endpoint    : gpio[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2697)     1.506       3.573         ntclkbufg_1      
 CLMS_86_145/CLK                                                           r       gpio_0/gpio_ctrl[2]/opit_0_L5Q_perm/CLK

 CLMS_86_145/Q3                    tco                   0.206       3.779 f       gpio_0/gpio_ctrl[2]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        1.367       5.146         gpio_ctrl[2]     
 CLMA_30_172/Y0                    td                    0.139       5.285 f       N103inv/gateop_perm/Z
                                   net (fanout=1)        0.930       6.215         N103_inv         
 IOL_7_230/TO                      td                    0.081       6.296 f       gpio_tri[1]/opit_1/T
                                   net (fanout=1)        0.000       6.296         gpio_tri[1]/ntT  
 IOBD_0_230/PAD                    tse                   1.972       8.268 f       gpio_tri[1]/opit_0/IO
                                   net (fanout=1)        0.060       8.328         nt_gpio[1]       
 G3                                                                        f       gpio[1] (port)   

 Data arrival time                                                   8.328         Logic Levels: 3  
                                                                                   Logic: 2.398ns(50.431%), Route: 2.357ns(49.569%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.145       0.145         rst_ext_i        
 IOBD_152_106/DIN                  td                    0.781       0.926 r       rst_ext_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.926         rst_ext_i_ibuf/ntD
 IOL_151_106/RX_DATA_DD            td                    0.071       0.997 r       rst_ext_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.372       1.369         nt_rst_ext_i     
 CLMA_130_101/RS                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/RS

 Data arrival time                                                   1.369         Logic Levels: 2  
                                                                                   Logic: 0.852ns(62.235%), Route: 0.517ns(37.765%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.145       0.145         rst_ext_i        
 IOBD_152_106/DIN                  td                    0.781       0.926 r       rst_ext_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.926         rst_ext_i_ibuf/ntD
 IOL_151_106/RX_DATA_DD            td                    0.071       0.997 r       rst_ext_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.372       1.369         nt_rst_ext_i     
 CLMA_130_101/RS                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/opit_0_inv/RS

 Data arrival time                                                   1.369         Logic Levels: 2  
                                                                                   Logic: 0.852ns(62.235%), Route: 0.517ns(37.765%)
====================================================================================================

====================================================================================================

Startpoint  : jtag_TMS (port)
Endpoint    : u_jtag_top/u_jtag_driver/jtag_state_11/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T18                                                     0.000       0.000 r       jtag_TMS (port)  
                                   net (fanout=1)        0.059       0.059         jtag_TMS         
 IOBD_152_74/DIN                   td                    0.781       0.840 r       jtag_TMS_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.840         jtag_TMS_ibuf/ntD
 IOL_151_74/RX_DATA_DD             td                    0.071       0.911 r       jtag_TMS_ibuf/opit_1/OUT
                                   net (fanout=16)       0.734       1.645         nt_jtag_TMS      
 CLMA_106_69/D3                                                            r       u_jtag_top/u_jtag_driver/jtag_state_11/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.645         Logic Levels: 2  
                                                                                   Logic: 0.852ns(51.793%), Route: 0.793ns(48.207%)
====================================================================================================

====================================================================================================
End dump timing report

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 29.000 sec
Action report_timing: CPU time elapsed is 13.641 sec
Current time: Sun Oct 30 21:22:49 2022
Action report_timing: Peak memory pool usage is 514,723,840 bytes
Report timing is finished successfully.
