<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0,viewport-fit=cover"><title>UVM知识点摘记（Ch4） | Later的个人博客 </title><meta name="author" content="Guanglong Zhao"><meta name="copyright" content="Guanglong Zhao"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="Ch4 UVM中的TLM1.0通信TLM1.0一、现有通信的问题及验证平台内部的通信。 两个component直接如果需要通信的话，有许多方法可以实现。 方法一：全局变量、public变量。这类方法的弊端是单个模块内修改了变量通信就失败了。 方法二：第三方类参与。弊端是第三方类的派生类可能改变变量。 方法三：SV中的mailbox等通信机制。缺点是通信代码建立相对比较麻烦。 通信中还有阻塞、非阻塞">
<meta property="og:type" content="article">
<meta property="og:title" content="UVM知识点摘记（Ch4）">
<meta property="og:url" content="http://scfmvp.github.io/2023/08/21/DV/UVM/CH4/index.html">
<meta property="og:site_name" content="Later的个人博客 ">
<meta property="og:description" content="Ch4 UVM中的TLM1.0通信TLM1.0一、现有通信的问题及验证平台内部的通信。 两个component直接如果需要通信的话，有许多方法可以实现。 方法一：全局变量、public变量。这类方法的弊端是单个模块内修改了变量通信就失败了。 方法二：第三方类参与。弊端是第三方类的派生类可能改变变量。 方法三：SV中的mailbox等通信机制。缺点是通信代码建立相对比较麻烦。 通信中还有阻塞、非阻塞">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="http://scfmvp.github.io/img/logo.jpg">
<meta property="article:published_time" content="2023-08-21T02:06:59.000Z">
<meta property="article:modified_time" content="2023-08-21T02:06:26.654Z">
<meta property="article:author" content="Guanglong Zhao">
<meta property="article:tag" content="UVM">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://scfmvp.github.io/img/logo.jpg"><link rel="shortcut icon" href="/img/logo.jpg"><link rel="canonical" href="http://scfmvp.github.io/2023/08/21/DV/UVM/CH4/index.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox/fancybox.min.css" media="print" onload="this.media='all'"><script>const GLOBAL_CONFIG = {
  root: '/',
  algolia: undefined,
  localSearch: undefined,
  translate: undefined,
  noticeOutdate: undefined,
  highlight: {"plugin":"highlighjs","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":200},
  copy: {
    success: '复制成功',
    error: '复制错误',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  dateSuffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'fancybox',
  Snackbar: undefined,
  source: {
    justifiedGallery: {
      js: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery/dist/fjGallery.min.js',
      css: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery/dist/fjGallery.min.css'
    }
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: true,
  },
  autoDarkmode: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'UVM知识点摘记（Ch4）',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2023-08-21 10:06:26'
}</script><noscript><style type="text/css">
  #nav {
    opacity: 1
  }
  .justified-gallery img {
    opacity: 1
  }

  #recent-posts time,
  #post-meta time {
    display: inline !important
  }
</style></noscript><script>(win=>{
    win.saveToLocal = {
      set: function setWithExpiry(key, value, ttl) {
        if (ttl === 0) return
        const now = new Date()
        const expiryDay = ttl * 86400000
        const item = {
          value: value,
          expiry: now.getTime() + expiryDay,
        }
        localStorage.setItem(key, JSON.stringify(item))
      },

      get: function getWithExpiry(key) {
        const itemStr = localStorage.getItem(key)

        if (!itemStr) {
          return undefined
        }
        const item = JSON.parse(itemStr)
        const now = new Date()

        if (now.getTime() > item.expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return item.value
      }
    }
  
    win.getScript = url => new Promise((resolve, reject) => {
      const script = document.createElement('script')
      script.src = url
      script.async = true
      script.onerror = reject
      script.onload = script.onreadystatechange = function() {
        const loadState = this.readyState
        if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
        script.onload = script.onreadystatechange = null
        resolve()
      }
      document.head.appendChild(script)
    })
  
    win.getCSS = (url,id = false) => new Promise((resolve, reject) => {
      const link = document.createElement('link')
      link.rel = 'stylesheet'
      link.href = url
      if (id) link.id = id
      link.onerror = reject
      link.onload = link.onreadystatechange = function() {
        const loadState = this.readyState
        if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
        link.onload = link.onreadystatechange = null
        resolve()
      }
      document.head.appendChild(link)
    })
  
      win.activateDarkMode = function () {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = function () {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
          if (t === 'dark') activateDarkMode()
          else if (t === 'light') activateLightMode()
        
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
    const detectApple = () => {
      if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
    })(window)</script><meta name="generator" content="Hexo 6.3.0"></head><body><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="/img/logo.jpg" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="sidebar-site-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">15</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">15</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">5</div></a></div><hr class="custom-hr"/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 归档</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header"><nav id="nav"><span id="blog-info"><a href="/" title="Later的个人博客 "><span class="site-name">Later的个人博客 </span></a></span><div id="menus"><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 归档</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于</span></a></div></div><div id="toggle-menu"><a class="site-page" href="javascript:void(0);"><i class="fas fa-bars fa-fw"></i></a></div></div></nav><div id="post-info"><h1 class="post-title">UVM知识点摘记（Ch4）</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2023-08-21T02:06:59.000Z" title="发表于 2023-08-21 10:06:59">2023-08-21</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2023-08-21T02:06:26.654Z" title="更新于 2023-08-21 10:06:26">2023-08-21</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/DV/">DV</a><i class="fas fa-angle-right post-meta-separator"></i><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/DV/UVM/">UVM</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-wordcount"><i class="far fa-file-word fa-fw post-meta-icon"></i><span class="post-meta-label">字数总计:</span><span class="word-count">4.6k</span><span class="post-meta-separator">|</span><i class="far fa-clock fa-fw post-meta-icon"></i><span class="post-meta-label">阅读时长:</span><span>16分钟</span></span><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="UVM知识点摘记（Ch4）"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">阅读量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><h1 id="Ch4-UVM中的TLM1-0通信"><a href="#Ch4-UVM中的TLM1-0通信" class="headerlink" title="Ch4 UVM中的TLM1.0通信"></a>Ch4 UVM中的TLM1.0通信</h1><h1 id="TLM1-0"><a href="#TLM1-0" class="headerlink" title="TLM1.0"></a>TLM1.0</h1><p>一、现有通信的问题及验证平台内部的通信。</p>
<p>两个component直接如果需要通信的话，有许多方法可以实现。</p>
<p>方法一：全局变量、public变量。这类方法的弊端是单个模块内修改了变量通信就失败了。</p>
<p>方法二：第三方类参与。弊端是第三方类的派生类可能改变变量。</p>
<p>方法三：SV中的mailbox等通信机制。缺点是通信代码建立相对比较麻烦。</p>
<p>通信中还有阻塞、非阻塞的问题。通信是比较复杂的。UVM针对这种问题，<strong>使用TLM通信</strong>。在component之间建立通道，让信息只能在这个通道内流动，同时赋予阻塞、非阻塞的特性。</p>
<p>二、TLM</p>
<p>TLM(Transaction Level Model)事务级建模。所谓<strong>transaction</strong> level是相对DUT各个模块之间信号线级别的通信来说的。单来说，一个transaction就是把具有某一特定功能的一组信息封装在一起而成为的一个类。如my_transaction就是把一个MAC帧里的各个字段封装在了一起。</p>
<p>TLM常用术语：</p>
<p>1）put操作：通信的发起者A把一个transaction发送给B。在这个过程中，A称为“发起者”，而B称为“目标”。A具有的端口<strong>（用方框表示）称为PORT</strong>，而B的端口<strong>（用圆圈表示）称为EXPORT</strong>。这个过程中，数据流是从A流向B的。</p>
<p><img src="/2023/08/21/DV/UVM/CH4/1692156173010.png" alt="1692156173010"></p>
<p>2）get操作：A向B索取一个transaction。在这个过程中，A依然是“发起者”，B依然是“目标”，A上的端口依然是PORT，而B上的端口依然是EXPORT。<strong>PORT和EXPORT体现的是控制流而不是数据流</strong>。</p>
<p><strong>无论是get还是put操作，其发起者拥有的都是PORT端口。作为一个EXPORT来说，只能被动地接收PORT的命令。</strong></p>
<p><img src="/2023/08/21/DV/UVM/CH4/1692156186378.png" alt="1692156186378"></p>
<p>3）transport操作：transport操作相当于一次put操作加一次get操作，这两次操作的“发起者”都是A。在这个过程中，数据流先从A流向B，再从B流向A。在现实世界中，相当于是A向B提交了一个请求（request），而B返回给A一个应答（response）。所以这种transport操作也常常被称做requestresponse操作。</p>
<p><img src="/2023/08/21/DV/UVM/CH4/1692155832901.png" alt="1692155832901"></p>
<p><strong>put、get和transport操作都有阻塞和非阻塞之分。</strong></p>
<p>三、PORT和EXPORT</p>
<p>UVM中常用的PORT：  </p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// put系列</span></span><br><span class="line">uvm_blocking_put_port<span class="variable">#(T)</span>;</span><br><span class="line">uvm_nonblocking_put_port<span class="variable">#(T)</span>;</span><br><span class="line">uvm_put_port<span class="variable">#(T)</span>;</span><br><span class="line"><span class="comment">// get系列</span></span><br><span class="line">uvm_blocking_get_port<span class="variable">#(T)</span>;</span><br><span class="line">uvm_nonblocking_get_port<span class="variable">#(T)</span>;</span><br><span class="line">uvm_get_port<span class="variable">#(T)</span>;</span><br><span class="line"><span class="comment">// peek系列（与get类似，主动获取数据，但是读完后原数据还保留）</span></span><br><span class="line">uvm_blocking_peek_port<span class="variable">#(T)</span>;</span><br><span class="line">uvm_nonblocking_peek_port<span class="variable">#(T)</span>;</span><br><span class="line">uvm_peek_port<span class="variable">#(T)</span>;</span><br><span class="line"><span class="comment">// get_peek系列（集合了get和peek的功能）</span></span><br><span class="line">uvm_blocking_get_peek_port<span class="variable">#(T)</span>;</span><br><span class="line">uvm_nonblocking_get_peek_port<span class="variable">#(T)</span>;</span><br><span class="line">uvm_get_peek_port<span class="variable">#(T)</span>;</span><br><span class="line"><span class="comment">// transport系列</span></span><br><span class="line">uvm_blocking_transport_port<span class="variable">#(REQ, RSP)</span>;</span><br><span class="line">uvm_nonblocking_transport_port<span class="variable">#(REQ, RSP)</span>;</span><br><span class="line">uvm_transport_port<span class="variable">#(REQ, RSP)</span>;</span><br></pre></td></tr></table></figure>

<p>分组：</p>
<p>按通信动作分为put、get、peek、get_peek、transport；</p>
<p>按端口通信类型分为：blocking（only阻塞型）、nonblocking（only非阻塞型）、none（既可以用于阻塞，也可以用于非阻塞）。</p>
<p>所以在使用前用户一定要想清楚了，这个端口将会用于什么操作。如果想要其执行另外的操作，那么最好的方式是再另外使用一个端口。</p>
<p>参数：</p>
<p><code>T</code>：PORT中的数据流类型</p>
<p><code>REQ</code>：发起请求时传输的数据类型</p>
<p><code>RSP</code>：返回的数据类型</p>
<p>UVM中常用的EXPORT：  </p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><span class="line">uvm_blocking_put_export<span class="variable">#(T)</span>;</span><br><span class="line">uvm_nonblocking_put_export<span class="variable">#(T)</span>;</span><br><span class="line">uvm_put_export<span class="variable">#(T)</span>;</span><br><span class="line">uvm_blocking_get_export<span class="variable">#(T)</span>;</span><br><span class="line">uvm_nonblocking_get_export<span class="variable">#(T)</span>;</span><br><span class="line">uvm_get_export<span class="variable">#(T)</span>;</span><br><span class="line">uvm_blocking_peek_export<span class="variable">#(T)</span>;</span><br><span class="line">uvm_nonblocking_peek_export<span class="variable">#(T)</span>;</span><br><span class="line">uvm_peek_export<span class="variable">#(T)</span>;</span><br><span class="line">uvm_blocking_get_peek_export<span class="variable">#(T)</span>;</span><br><span class="line">uvm_nonblocking_get_peek_export<span class="variable">#(T)</span>;</span><br><span class="line">uvm_get_peek_export<span class="variable">#(T)</span>;</span><br><span class="line">uvm_blocking_transport_export<span class="variable">#(REQ, RSP)</span>;</span><br><span class="line">uvm_nonblocking_transport_export<span class="variable">#(REQ, RSP)</span>;</span><br><span class="line">uvm_transport_export<span class="variable">#(REQ, RSP)</span>;</span><br></pre></td></tr></table></figure>

<p>和PORT一一对应。</p>
<p>PORT和EXPORT体现的是一种<strong>控制流</strong>，在这种控制流中，<strong>PORT具有高优先级</strong>，而EXPORT具有低优先级。<strong>只有高优先级的端口才能向低优先级的端口发起三种操作</strong>。</p>
<h1 id="UVM中各种端口的互联"><a href="#UVM中各种端口的互联" class="headerlink" title="UVM中各种端口的互联"></a>UVM中各种端口的互联</h1><p>UVM中TLM通信前要通过端口建立连接关系。</p>
<p>UVM中的端口包括PORT、EXPORT、IMP（implementation port，实现端口）。优先级依次降低。书中使用正方形:white_large_square:，​三角形:small_red_triangle:，和圆:white_circle:来表示的。都已blocking_put为例。</p>
<p>1）PORT和EXPORT的连接</p>
<p>UVM中使用connect函数来建立连接关系。如A要和B通信（A是发起者），那么可以这么写：<code>A.port.connect(B.export)</code>，但是不能写成B.export.connect（A.port）。因为在通信的过程中，A是发起者，B是被动承担者。这种通信时的主次顺序也适用于连接时，只有发起者才能调用connect函数，而被动承担者则作为connect的参数。</p>
<p>在component中，需要声明，例化端口：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">class</span> A <span class="keyword">extends</span> uvm_component;</span><br><span class="line">	`uvm_component_utils(A)</span><br><span class="line">	<span class="comment">// 声明端口</span></span><br><span class="line">	uvm_blocking_put_port<span class="variable">#(my_transaction)</span> A_port;</span><br><span class="line">…</span><br><span class="line"><span class="keyword">endclass</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">function</span> <span class="keyword">void</span> A::build_phase(uvm_phase phase);</span><br><span class="line">    <span class="keyword">super</span><span class="variable">.build_phase</span>(phase);</span><br><span class="line">    <span class="comment">// 在build_phase中例化端口</span></span><br><span class="line">    A_port = <span class="keyword">new</span>(<span class="string">&quot;A_port&quot;</span>, <span class="keyword">this</span>);</span><br><span class="line"><span class="keyword">endfunction</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">task</span> A::main_phase(uvm_phase phase);</span><br><span class="line"><span class="keyword">endtask</span></span><br></pre></td></tr></table></figure>

<p>这里端口例化还有指定PORT连接的最大值最小值，默认为1。</p>
<p>在env中建立端口的连接关系：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">class</span> my_env <span class="keyword">extends</span> uvm_env;</span><br><span class="line"></span><br><span class="line">    <span class="comment">// 声明component</span></span><br><span class="line">    A A_inst;</span><br><span class="line">    B B_inst;</span><br><span class="line">    …</span><br><span class="line">    <span class="keyword">virtual</span> <span class="keyword">function</span> <span class="keyword">void</span> build_phase(uvm_phase phase);</span><br><span class="line">    …</span><br><span class="line">        <span class="comment">// factory机制例化component</span></span><br><span class="line">        A_inst = A::type_id::create(<span class="string">&quot;A_inst&quot;</span>, <span class="keyword">this</span>);</span><br><span class="line">        B_inst = B::type_id::create(<span class="string">&quot;B_inst&quot;</span>, <span class="keyword">this</span>);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">endfunction</span></span><br><span class="line">    …</span><br><span class="line"><span class="keyword">endclass</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">function</span> <span class="keyword">void</span> my_env::connect_phase(uvm_phase phase);</span><br><span class="line">    <span class="keyword">super</span><span class="variable">.connect_phase</span>(phase);</span><br><span class="line">    <span class="comment">// 在connect_phase连接component之间的端口</span></span><br><span class="line">    A_inst<span class="variable">.A_port</span><span class="variable">.connect</span>(B_inst<span class="variable">.B_export</span>);</span><br><span class="line"><span class="keyword">endfunction</span></span><br></pre></td></tr></table></figure>

<p><img src="/2023/08/21/DV/UVM/CH4/1692165402761.png" alt="1692165402761"></p>
<p>&#x3D;&#x3D;<strong>以上时理想的连接状态，实际使用是不可行的。</strong>&#x3D;&#x3D;</p>
<p>上面连接的逻辑没有任何问题。</p>
<p>但是：反思上述的put操作，A通过其端口A_port把一个transaction传送给B，这个A_port在transaction传输的过程中起了什么作用呢？<strong>PORT恰如一道门，EXPORT也如此。既然是一道门，那么它们也就只是一个通行的作用，它不可能把一笔transaction存储下来</strong>，因为它只是一道门，<strong>没有存储作用</strong>，除了转发操作之外不作其他操作。因此，<strong>这笔transaction一定要由B_export后续的某个组件进行处理</strong>。</p>
<p>所以，在UVM中，完成这种后续处理的也是一种端口：IMP。</p>
<p>IMP：</p>
<p>IMP是UVM中的精髓，承担了UVM中TLM的绝大部分实现代码。</p>
<p>UVM中的IMP：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><span class="line">uvm_blocking_put_imp<span class="variable">#(T, IMP)</span>;</span><br><span class="line">uvm_nonblocking_put_imp<span class="variable">#(T, IMP)</span>;</span><br><span class="line">uvm_put_imp<span class="variable">#(T, IMP)</span>;</span><br><span class="line">uvm_blocking_get_imp<span class="variable">#(T, IMP)</span>;</span><br><span class="line">uvm_nonblocking_get_imp<span class="variable">#(T, IMP)</span>;</span><br><span class="line">uvm_get_imp<span class="variable">#(T, IMP)</span>;</span><br><span class="line">uvm_blocking_peek_imp<span class="variable">#(T, IMP)</span>;</span><br><span class="line">uvm_nonblocking_peek_imp<span class="variable">#(T, IMP)</span>;</span><br><span class="line">uvm_peek_imp<span class="variable">#(T, IMP)</span>;</span><br><span class="line">uvm_blocking_get_peek_imp<span class="variable">#(T, IMP)</span>;</span><br><span class="line">uvm_nonblocking_get_peek_imp<span class="variable">#(T, IMP)</span>;</span><br><span class="line">uvm_get_peek_imp<span class="variable">#(T, IMP)</span>;</span><br><span class="line">uvm_blocking_transport_imp<span class="variable">#(REQ, RSP, IMP)</span>;</span><br><span class="line">uvm_nonblocking_transport_imp<span class="variable">#(REQ, RSP, IMP)</span>;</span><br><span class="line">uvm_transport_imp<span class="variable">#(REQ, RSP, IMP)</span>;</span><br></pre></td></tr></table></figure>

<p>这里和上面的PORT和EXPORT完全一样。IMP作为三个端口中优先级最低的，只是通信的被动承担者，这些put等，是响应时使用的。</p>
<p>参数：</p>
<p>T，REQ，RSP和上面一样。</p>
<p>IMP：实现这个接口的一个component。因为IMP最终是调用其所属component的相关任务来处理transaction的。动作执行这最终还是这个component。</p>
<p>所以实际中可以使用的是如下情况：</p>
<p>A中声明端口，并通过这个PORT发送tr：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">class</span> A <span class="keyword">extends</span> uvm_component;</span><br><span class="line">    `uvm_component_utils(A)</span><br><span class="line">	<span class="comment">// 声明PORT</span></span><br><span class="line">    uvm_blocking_put_port<span class="variable">#(my_transaction)</span> A_port;</span><br><span class="line">    …</span><br><span class="line"><span class="keyword">endclass</span></span><br><span class="line">…</span><br><span class="line"><span class="keyword">task</span> A::main_phase(uvm_phase phase);</span><br><span class="line">    my_transaction tr;</span><br><span class="line">    <span class="keyword">repeat</span>(<span class="number">10</span>) <span class="keyword">begin</span></span><br><span class="line">    #<span class="number">10</span>;</span><br><span class="line">    tr = <span class="keyword">new</span>(<span class="string">&quot;tr&quot;</span>);</span><br><span class="line">    <span class="keyword">assert</span>(tr<span class="variable">.randomize</span>());</span><br><span class="line">    A_port<span class="variable">.put</span>(tr);</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endtask</span></span><br></pre></td></tr></table></figure>

<p>B中声明PORT和IMP：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">class</span> B <span class="keyword">extends</span> uvm_component;</span><br><span class="line">    `uvm_component_utils(B)</span><br><span class="line">	<span class="comment">// 声明B的EXPORT和IMP</span></span><br><span class="line">    uvm_blocking_put_export<span class="variable">#(my_transaction)</span> B_export;</span><br><span class="line">    uvm_blocking_put_imp<span class="variable">#(my_transaction, B)</span> B_imp;</span><br><span class="line">    …</span><br><span class="line"><span class="keyword">endclass</span></span><br><span class="line">…</span><br><span class="line"><span class="keyword">function</span> <span class="keyword">void</span> B::connect_phase(uvm_phase phase);</span><br><span class="line">    <span class="keyword">super</span><span class="variable">.connect_phase</span>(phase);</span><br><span class="line">    <span class="comment">// B的EXPORT和IMP连接</span></span><br><span class="line">    B_export<span class="variable">.connect</span>(B_imp);</span><br><span class="line"><span class="keyword">endfunction</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 会被IMP端口调用。自动，名字要是put。</span></span><br><span class="line"><span class="keyword">function</span> <span class="keyword">void</span> B::put(my_transaction tr);</span><br><span class="line">    `uvm_info(<span class="string">&quot;B&quot;</span>, <span class="string">&quot;receive a transaction&quot;</span>, UVM_LOW)</span><br><span class="line">    tr<span class="variable">.print</span>();</span><br><span class="line"><span class="keyword">endfunction</span></span><br></pre></td></tr></table></figure>

<p>env保持不变，只需要连接A的PORT带B的EXPORT上。</p>
<p><img src="/2023/08/21/DV/UVM/CH4/1692165564667.png" alt="1692165564667"></p>
<p>连接结构：A的PORT和B的EXPORT连接。B的EXPORT和B的IMP连接。（还会有隐式的IMP和通过函数&#x2F;任务关联。）</p>
<p>完整通信过程就是：A的PORT put到B的EXPORT，B的EXPORT又会通知B的IMP。B的IMP就会调用B的同名function&#x2F;task去处理tranction。</p>
<p>2）PORT和IMP的连接</p>
<p>在1）中PORT是先和EXPORT相连再连接到IMP的。</p>
<p>PORT可以和IMP直接相连。</p>
<p><img src="/2023/08/21/DV/UVM/CH4/1692166606211.png" alt="1692166606211"></p>
<p>IMP的new函数与PORT的相似，第一个参数是名字，第二个参数是一个uvm_component的变量，一般填写this即可。</p>
<p>关于IMP对应的function&#x2F;task的名字的问题：</p>
<p><strong>B中的关键是定义一个任务&#x2F;函数put</strong>。回顾一下，上节中在介绍IMP的时候，A_port的put操作最终要落到B的put上。所以在B中要定义一个名字为put的任务&#x2F;函数。这里有如下的规律：</p>
<ul>
<li><p>当A_port的类型是nonblocking_put（为了方便，省略了前缀uvm_和后缀_port，下同），B_imp的类型是nonblocking_put（为了方便，省略了前缀uvm_和后缀_imp，下同）时，那么就要在B中定义一个名字为try_put的函数和一个名为can_put的函数。</p>
</li>
<li><p>当A_port的类型是put，B_imp的类型是put时，那么就要在B中定义3个接口，一个是put任务&#x2F;函数，一个是try_put函数，一个是can_put函数。</p>
</li>
<li><p>当A_port的类型是blocking_get，B_imp的类型是blocking_get时，那么就要在B中定义一个名字为get的任务&#x2F;函数。</p>
</li>
<li><p>当A_port的类型是nonblocking_get，B_imp的类型是nonblocking_get时，那么就要在B中定义一个名字为try_get的函数和一个名为can_get的函数。</p>
</li>
<li><p>当A_port的类型是get，B_imp的类型是get时，那么就要在B中定义3个接口，一个是get任务&#x2F;函数，一个是try_get函数，一个是can_get函数。</p>
</li>
<li><p>当A_port的类型是blocking_peek，B_imp的类型是blocking_peek时，那么就要在B中定义一个名字为peek的任务&#x2F;函数。</p>
</li>
<li><p>当A_port的类型是nonblocking_peek，B_imp的类型是nonblocking_peek时，那么就要在B中定义一个名字为try_peek的函数和一个名为can_peek的函数。</p>
</li>
<li><p>当A_port的类型是peek，B_imp的类型是peek时，那么就要在B中定义3个接口，一个是peek任务&#x2F;函数，一个是try_peek函数，一个是can_peek函数。</p>
</li>
<li><p>当A_port的类型是blocking_get_peek，B_imp的类型是blocking_get_peek时，那么就要在B中定义一个名字为get的任务&#x2F;函数，一个名字为peek的任务&#x2F;函数。</p>
</li>
<li><p>当A_port的类型是nonblocking_get_peek，B_imp的类型是nonblocking_get_peek时，那么就要在B中定义一个名字为try_get的函数，一个名为can_get的函数，一个名字为try_peek的函数和一个名为can_peek的函数。</p>
</li>
<li><p>当A_port的类型是get_peek，B_imp的类型是get_peek时，那么就要在B中定义6个接口，一个是get任务&#x2F;函数，一个是try_get函数，一个是can_get函数，一个是peek任务&#x2F;函数，一个是try_peek函数，一个是can_peek函数。</p>
</li>
<li><p>当A_port的类型是blocking_transport，B_imp的类型是blocking_transport时，那么就要在B中定义一个名字为transport的任务&#x2F;函数。</p>
</li>
<li><p>当A_port的类型是nonblocking_transport，B_imp的类型是nonblocking_transport时，那么就要在B中定义一个名字为nb_transport的函数。</p>
</li>
<li><p>当A_port的类型是transport，B_imp的类型是transport时，那么就要在B中定义两个接口，一个是transport任务&#x2F;函数，一个是nb_transport函数。</p>
</li>
</ul>
<p>在前述的这些规律中，对于所有blocking系列的端口来说，可以定义相应的任务或函数，如对于blocking_put端口来说，可以定义名字为put的任务，也可以定义名字为put的函数。这是因为A会调用B中名字为put的接口，而不管这个接口的类型。由于A中的put是个任务，所以B中的put可以是任务，也可以是函数。但是对于nonblocking系列端口来说，只能定义函数。</p>
<p>总结下：</p>
<p>1、A_port是什么类型，B_imp就必须是什么类型。如A_port的类型是blocking_transport，那么B_imp的类型必须是是blocking_transport。</p>
<p>2、需要定义的函数&#x2F;接口名 | 函数还任务</p>
<ul>
<li>blocking系列的端口：（函数&#x2F;任务）<ul>
<li>get&#x2F;put&#x2F;peek&#x2F;transport：一个名为get&#x2F;put&#x2F;peek&#x2F;transport的任务&#x2F;函数。</li>
<li>get_peek：一个名字为get的任务&#x2F;函数，一个名字为peek的任务&#x2F;函数。</li>
</ul>
</li>
<li>nonblocking系列端口：(函数)<ul>
<li>get&#x2F;put&#x2F;peek：一个名字为try_get&#x2F;put&#x2F;peek的函数，一个名为can_get&#x2F;put&#x2F;peek的函数。</li>
<li>get_peek：一个名字为try_get的函数，一个名为can_get的函数，一个名字为try_peek的函数和一个名为can_peek的函数。</li>
<li>transport：一个名字为nb_transport的函数</li>
</ul>
</li>
<li>none系列端口：（比nonblocking多一个）<ul>
<li>get&#x2F;put&#x2F;peek：一个是get&#x2F;put&#x2F;peek任务&#x2F;函数，一个名字为try_get&#x2F;put&#x2F;peek的函数，一个名为can_get&#x2F;put&#x2F;peek的函数。</li>
<li>get_peek：一个是get任务&#x2F;函数，一个名字为try_get的函数，一个名为can_get的函数；一个是peek任务&#x2F;函数，一个名字为try_peek的函数和一个名为can_peek的函数。</li>
<li>transport：一个是transport任务&#x2F;函数，一个名字为nb_transport的函数。</li>
</ul>
</li>
</ul>
<p>3）EXPORT和IMP的连接</p>
<p>和前面一样的逻辑，定义端口，在env中连接即可。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">A_inst<span class="variable">.A_export</span><span class="variable">.connect</span>(B_inst<span class="variable">.B_imp</span>);</span><br></pre></td></tr></table></figure>



<p>4）PORT与PORT的连接</p>
<p>这是属于同类型，同优先级端口之间的连接。</p>
<p><img src="/2023/08/21/DV/UVM/CH4/1692169140841.png" alt="1692169140841"></p>
<p>也比较常规，在A中例化C，把C的port连接到A的port上就可以。（C是发起方。）</p>
<p>5）EXPORT和EXPORT的连接</p>
<p>基本同上</p>
<p>blocking_get端口的使用：</p>
<p>PORT作为发起方，执行blocking_get动作。控制流由B到A，而数据流是A到B。</p>
<p><img src="/2023/08/21/DV/UVM/CH4/1692169645960.png" alt="1692169645960"></p>
<p>blocking_transport端口的使用：</p>
<p>transport通信是双向的。</p>
<p><img src="/2023/08/21/DV/UVM/CH4/1692169788105.png" alt="1692169788105"></p>
<p>PORT作为发起方，A：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">class</span> A <span class="keyword">extends</span> uvm_component;</span><br><span class="line">    `uvm_component_utils(A)</span><br><span class="line"></span><br><span class="line">    uvm_blocking_transport_port<span class="variable">#(my_transaction, my_transaction)</span> A_transport;</span><br><span class="line">    …</span><br><span class="line"><span class="keyword">endclass</span></span><br><span class="line">…</span><br><span class="line"><span class="keyword">task</span> A::main_phase(uvm_phase phase);</span><br><span class="line">    my_transaction tr;</span><br><span class="line">    my_transaction rsp;</span><br><span class="line">    <span class="keyword">repeat</span>(<span class="number">10</span>) <span class="keyword">begin</span></span><br><span class="line">        #<span class="number">10</span>;</span><br><span class="line">        tr = <span class="keyword">new</span>(<span class="string">&quot;tr&quot;</span>);</span><br><span class="line">        <span class="keyword">assert</span>(tr<span class="variable">.randomize</span>());</span><br><span class="line">        A_transport<span class="variable">.transport</span>(tr, rsp);</span><br><span class="line">        `uvm_info(<span class="string">&quot;A&quot;</span>, <span class="string">&quot;received rsp&quot;</span>, UVM_MEDIUM)</span><br><span class="line">        rsp<span class="variable">.print</span>();</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endtask</span></span><br></pre></td></tr></table></figure>

<p><code>A_transport.transport(tr, rsp);</code>一方面是把tr发送到imp，另一方面是收到imp发送回来的rsp。</p>
<p>B作为IMP：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">class</span> B <span class="keyword">extends</span> uvm_component;</span><br><span class="line">    `uvm_component_utils(B)</span><br><span class="line"></span><br><span class="line">    uvm_blocking_transport_imp<span class="variable">#(my_transaction, my_transaction, B)</span> B_imp;</span><br><span class="line">    …</span><br><span class="line"><span class="keyword">endclass</span></span><br><span class="line"><span class="keyword">task</span> B::transport(my_transaction req, <span class="keyword">output</span> my_transaction rsp);</span><br><span class="line">    `uvm_info(<span class="string">&quot;B&quot;</span>, <span class="string">&quot;receive a transaction&quot;</span>, UVM_LOW)</span><br><span class="line">    req<span class="variable">.print</span>();</span><br><span class="line">    <span class="comment">//do something according to req</span></span><br><span class="line">    #<span class="number">5</span>;</span><br><span class="line">    rsp = <span class="keyword">new</span>(<span class="string">&quot;rsp&quot;</span>);</span><br><span class="line"><span class="keyword">endtask</span></span><br></pre></td></tr></table></figure>

<p><code>my_transaction req</code> 是收到的tr，<code>output my_transaction rsp</code>发送回去的tr。</p>
<p>env中连接：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">function</span> <span class="keyword">void</span> my_env::connect_phase(uvm_phase phase);</span><br><span class="line">    <span class="keyword">super</span><span class="variable">.connect_phase</span>(phase);</span><br><span class="line">    <span class="comment">// 直接发起方连接</span></span><br><span class="line">    A_inst<span class="variable">.A_transport</span><span class="variable">.connect</span>(B_inst<span class="variable">.B_imp</span>);</span><br><span class="line"><span class="keyword">endfunction</span></span><br></pre></td></tr></table></figure>

<p>在A中调用transport任务，并把生成的transaction作为第一个参数。B中的transaport任务接收到这笔transaction，根据这笔transaction做某些操作，并把操作的结果作为transport的第二个参数发送出去。A根据接收到的rsp来决定后面的行为。</p>
<p>在本例中，是blocking_transport_port直接连接到blocking_transport_imp，前者还可以连接到blocking_transport_export，这三者之间的连接关系与blocking_put系列端口类似。</p>
<p>nonblocking端口的使用：</p>
<p>nonblocking端口的所以操作都是非阻塞的，必须用函数实现，而不能用任务实现。</p>
<p>因为是非阻塞的，put后会立即返回，所以既然要put就要保证可以put。所以会用can_put函数来确认是否能够执行put操作。can_put函数要在动作接收方里实现。</p>
<h1 id="UVM中的通信方式"><a href="#UVM中的通信方式" class="headerlink" title="UVM中的通信方式"></a>UVM中的通信方式</h1><p>一、UVM中的analysis端口</p>
<p>UVM中除了PORT、EXPORT、IMP还有两个特殊的端口：analysis_port和analysis_export。这两者与put、get系列端口类似，都用于传递transaction。</p>
<p>区别：</p>
<p>第一，默认情况下，一个analysis_port（analysis_export）可以连接多个IMP，也就是说，<strong>analysis_port（analysis_export）与IMP之间的通信是一对多的通信</strong>，而put和get系列端口与相应IMP的通信是一对一的通信（除非在实例化时指定可以连接的数量，参照4.2.1节A_port的new函数原型代码清单4-4）。analysis_port（analysis_export）更像是一个<strong>广播</strong>。</p>
<p>第二，put与get系列端口都有阻塞和非阻塞的区分。但是对于analysis_port和analysis_export来说，没有阻塞和非阻塞的概念。因为它本身就是<strong>广播，不必等待与其相连的其他端口的响应</strong>，所以不存在阻塞和非阻塞。</p>
<p><img src="/2023/08/21/DV/UVM/CH4/1692176274599.png" alt="1692176274599"></p>
<p>一个analysis_port可以和多个IMP相连接进行通信，但是IMP的类型必须是uvm_analysis_imp，否则会报错。</p>
<p>对于put系列端口，有put、try_put、can_put等操作，对于get系列端口，有get、try_get和can_get等操作。对于analysis_port和analysis_export来说，<strong>只有一种操作：write（因为是广播）</strong>。<strong>在analysis_imp所在的component，必须定义一个名字为write的函数</strong>。</p>
<p>图中的连接关系，</p>
<p>A：定义、例化<code>analysis_port</code>，写transaction（write）</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">class</span> A <span class="keyword">extends</span> uvm_component;</span><br><span class="line">    `uvm_component_utils(A)</span><br><span class="line"></span><br><span class="line">    uvm_analysis_port<span class="variable">#(my_transaction)</span> A_ap;</span><br><span class="line">    …</span><br><span class="line"><span class="keyword">endclass</span></span><br><span class="line">	…</span><br><span class="line"><span class="keyword">task</span> A::main_phase(uvm_phase phase);</span><br><span class="line">    my_transaction tr;</span><br><span class="line">    <span class="keyword">repeat</span>(<span class="number">10</span>) <span class="keyword">begin</span></span><br><span class="line">        #<span class="number">10</span>;</span><br><span class="line">        tr = <span class="keyword">new</span>(<span class="string">&quot;tr&quot;</span>);</span><br><span class="line">        <span class="keyword">assert</span>(tr<span class="variable">.randomize</span>());</span><br><span class="line">        <span class="comment">// analysis_port 广播数据</span></span><br><span class="line">        A_ap<span class="variable">.write</span>(tr);</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endtask</span></span><br></pre></td></tr></table></figure>

<p>B、C：声明、例化<code>analysis_imp</code>，需要实现write函数，imp收到tr后执行该函数。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">class</span> B <span class="keyword">extends</span> uvm_component;</span><br><span class="line">    `uvm_component_utils(B)</span><br><span class="line"></span><br><span class="line">    uvm_analysis_imp<span class="variable">#(my_transaction, B)</span> B_imp;</span><br><span class="line">…</span><br><span class="line"><span class="keyword">endclass</span></span><br><span class="line"><span class="keyword">function</span> <span class="keyword">void</span> B::write(my_transaction tr);</span><br><span class="line">    `uvm_info(<span class="string">&quot;B&quot;</span>, <span class="string">&quot;receive a transaction&quot;</span>, UVM_LOW)</span><br><span class="line">    tr<span class="variable">.print</span>();</span><br><span class="line"><span class="keyword">endfunction</span></span><br></pre></td></tr></table></figure>

<p>env：设置连接。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">function</span> <span class="keyword">void</span> my_env::connect_phase(uvm_phase phase);</span><br><span class="line">    <span class="keyword">super</span><span class="variable">.connect_phase</span>(phase);</span><br><span class="line">    A_inst<span class="variable">.A_ap</span><span class="variable">.connect</span>(B_inst<span class="variable">.B_imp</span>);</span><br><span class="line">    A_inst<span class="variable">.A_ap</span><span class="variable">.connect</span>(C_inst<span class="variable">.C_imp</span>);</span><br><span class="line"><span class="keyword">endfunction</span></span><br></pre></td></tr></table></figure>

<p>二、一个component内有多个IMP</p>
<p>一个component内有多个IMP，那就要对应对各write函数来处理transacion。</p>
<p>UVM中使用宏<code>uvm_analysis_imp_decl</code>来处理。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// 宏声明</span></span><br><span class="line">`uvm_analysis_imp_decl(_monitor)</span><br><span class="line">`uvm_analysis_imp_decl(_model)</span><br><span class="line"><span class="keyword">class</span> my_scoreboard <span class="keyword">extends</span> uvm_scoreboard;</span><br><span class="line">    my_transaction expect_queue[$];</span><br><span class="line"></span><br><span class="line">    uvm_analysis_imp_monitor<span class="variable">#(my_transaction, my_scoreboard)</span> monitor_imp;</span><br><span class="line">    uvm_analysis_imp_model<span class="variable">#(my_transaction, my_scoreboard)</span> model_imp;</span><br><span class="line"></span><br><span class="line">    <span class="comment">// 对应的write函数</span></span><br><span class="line">    <span class="keyword">extern</span> <span class="keyword">function</span> <span class="keyword">void</span> write_monitor(my_transaction tr);</span><br><span class="line">    <span class="keyword">extern</span> <span class="keyword">function</span> <span class="keyword">void</span> write_model(my_transaction tr);</span><br><span class="line">    <span class="keyword">extern</span> <span class="keyword">virtual</span> <span class="keyword">task</span> main_phase(uvm_phase phase);</span><br><span class="line"><span class="keyword">endclass</span></span><br></pre></td></tr></table></figure>

<p>上述代码通过宏uvm_analysis_imp_decl声明了两个<strong>后缀</strong><code>\_monitor</code>和<code>\_model</code>。UVM会根据这两个后缀定义两个新的IMP类：<code>uvm_analysis_imp_monitor</code>和<code>uvm_analysis_imp_model</code>，并在my_scoreboard中分别实例化这两个类：monitor_imp和model_imp。当与monitor_imp相连接的analysis_port执行write函数时，会自动调用<code>write_monitor</code>函数，而与model_imp相连接的analysis_port执行write函数时，会自动调用<code>write_model</code>函数。<strong>所以，只要完成后缀的声明，并在write后面添加上相应的后缀就可以正常工作了：</strong></p>
<p>三、使用FIFO通信</p>
<p>使用的是uvm_analysis_fifo。FIFO本质是一块缓存加<strong>两个IMP</strong>（端口连接中必须要有），所以FIFO的两个端口都是IMP的d。</p>
<p>env中的连接关系：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">class</span> my_env <span class="keyword">extends</span> uvm_env;</span><br><span class="line"></span><br><span class="line">    my_agent i_agt;</span><br><span class="line">    my_agent o_agt;</span><br><span class="line">    my_model mdl;</span><br><span class="line">    my_scoreboard scb;</span><br><span class="line">	<span class="comment">// 声明analysis_fifo</span></span><br><span class="line">    uvm_tlm_analysis_fifo <span class="variable">#(my_transaction)</span> agt_scb_fifo;</span><br><span class="line">    uvm_tlm_analysis_fifo <span class="variable">#(my_transaction)</span> agt_mdl_fifo;</span><br><span class="line">    uvm_tlm_analysis_fifo <span class="variable">#(my_transaction)</span> mdl_scb_fifo;</span><br><span class="line">    …</span><br><span class="line"><span class="keyword">endclass</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">function</span> <span class="keyword">void</span> my_env::connect_phase(uvm_phase phase);</span><br><span class="line">    <span class="keyword">super</span><span class="variable">.connect_phase</span>(phase);</span><br><span class="line">    <span class="comment">// 连接关系</span></span><br><span class="line">    i_agt<span class="variable">.ap</span><span class="variable">.connect</span>(agt_mdl_fifo<span class="variable">.analysis_export</span>);</span><br><span class="line">    mdl<span class="variable">.port</span><span class="variable">.connect</span>(agt_mdl_fifo<span class="variable">.blocking_get_export</span>);</span><br><span class="line">    mdl<span class="variable">.ap</span><span class="variable">.connect</span>(mdl_scb_fifo<span class="variable">.analysis_export</span>);</span><br><span class="line">    scb<span class="variable">.exp_port</span><span class="variable">.connect</span>(mdl_scb_fifo<span class="variable">.blocking_get_export</span>);</span><br><span class="line">    o_agt<span class="variable">.ap</span><span class="variable">.connect</span>(agt_scb_fifo<span class="variable">.analysis_export</span>);</span><br><span class="line">    scb<span class="variable">.act_port</span><span class="variable">.connect</span>(agt_scb_fifo<span class="variable">.blocking_get_export</span>);</span><br><span class="line"><span class="keyword">endfunction</span></span><br></pre></td></tr></table></figure>

<p><img src="/2023/08/21/DV/UVM/CH4/1692178895600.png" alt="1692178895600"></p>
<p>连接关系如图所示。</p>
<p>虽然FIFO的端口名是EXPORT，但是本质上是IMP。</p>
<p>如何收发数据的？</p>
<p>monitor的端口是ap端口，monitor是数据发送方。二者通信的控制流和数据流都是从monitor到FIFO。</p>
<p>scb的端口是get_port，scb是数据的接受方。控制流从scb到FIFO，数据流从FIFO到scb。</p>
<p>IMP是如何实现的？</p>
<p>本质上就是一个FIFO读写的过程，ap端口发送数据时，FIFO作为IMP没有调用component的task，二是fifo本身的缓存存储了数据。同样，get_port端口读取数据，FIFO作为IMP只是将缓存的数据发送出去。component的write在write中实现了。</p>
<p>四、FIFO上的端口及调试</p>
<p><img src="/2023/08/21/DV/UVM/CH4/1692580417518.png" alt="1692580417518"></p>
<p>uvm_analysis_fifo的端口有很多，这里有两个port口：put_ap和get_ap，</p>
<p>有点疑问，它们最终接到了哪里？终点应该是IMP才对。</p>
<p>FIFO中的常用函数：</p>
<p>used：查询FIFO中有多少transaction。FIFO例化时的第三个参数时size上限，默认值是1。</p>
<p>flush：清空FIFO中所有数据，常在复位时使用。</p>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta">文章作者: </span><span class="post-copyright-info"><a href="http://SCFMVP.github.io">Guanglong Zhao</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta">文章链接: </span><span class="post-copyright-info"><a href="http://scfmvp.github.io/2023/08/21/DV/UVM/CH4/">http://scfmvp.github.io/2023/08/21/DV/UVM/CH4/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta">版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来自 <a href="http://SCFMVP.github.io" target="_blank">Later的个人博客 </a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/UVM/">UVM</a></div><div class="post_share"><div class="social-share" data-image="/img/logo.jpg" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><div class="next-post pull-full"><a href="/2023/08/15/DV/UVM/CH3/" title="UVM知识点摘记（Ch3）"><div class="cover" style="background: var(--default-bg-color)"></div><div class="pagination-info"><div class="label">下一篇</div><div class="next_info">UVM知识点摘记（Ch3）</div></div></a></div></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><div><a href="/2023/08/15/DV/UVM/CH3/" title="UVM知识点摘记（Ch3）"><div class="cover" style="background: var(--default-bg-color)"></div><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2023-08-15</div><div class="title">UVM知识点摘记（Ch3）</div></div></a></div><div><a href="/2023/08/09/DV/UVM/UVMDemo%E5%AD%A6%E4%B9%A0%E7%AC%94%E8%AE%B0/" title="UVMDemo学习笔记(一个简单的UVM验证平台)"><div class="cover" style="background: var(--default-bg-color)"></div><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2023-08-09</div><div class="title">UVMDemo学习笔记(一个简单的UVM验证平台)</div></div></a></div><div><a href="/2023/08/11/DV/UVM/UVM%E7%9F%A5%E8%AF%86%E7%82%B9%E6%91%98%E8%AE%B0/" title="UVM知识点摘记（Ch2）"><div class="cover" style="background: var(--default-bg-color)"></div><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2023-08-11</div><div class="title">UVM知识点摘记（Ch2）</div></div></a></div></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info"><div class="is-center"><div class="avatar-img"><img src="/img/logo.jpg" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info__name">Guanglong Zhao</div><div class="author-info__description">Learning Recording Sharing</div></div><div class="card-info-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">15</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">15</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">5</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/SCFMVP"><i class="fab fa-github"></i><span>Follow Me</span></a><div class="card-info-social-icons is-center"><a class="social-icon" href="https://github.com/SCFMVP" target="_blank" title="Github"><i class="fab fa-github" style="color: #hdhfbb;"></i></a><a class="social-icon" href="mailto:scfmvp@gmail.com" target="_blank" title="Email"><i class="fas fa-envelope" style="color: #000000;"></i></a></div></div><div class="card-widget"><div class="item-headline"><i></i><span></span></div><div class="item-content"></div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#Ch4-UVM%E4%B8%AD%E7%9A%84TLM1-0%E9%80%9A%E4%BF%A1"><span class="toc-number">1.</span> <span class="toc-text">Ch4 UVM中的TLM1.0通信</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#TLM1-0"><span class="toc-number">2.</span> <span class="toc-text">TLM1.0</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#UVM%E4%B8%AD%E5%90%84%E7%A7%8D%E7%AB%AF%E5%8F%A3%E7%9A%84%E4%BA%92%E8%81%94"><span class="toc-number">3.</span> <span class="toc-text">UVM中各种端口的互联</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#UVM%E4%B8%AD%E7%9A%84%E9%80%9A%E4%BF%A1%E6%96%B9%E5%BC%8F"><span class="toc-number">4.</span> <span class="toc-text">UVM中的通信方式</span></a></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2023/08/21/DV/UVM/CH4/" title="UVM知识点摘记（Ch4）">UVM知识点摘记（Ch4）</a><time datetime="2023-08-21T02:06:59.000Z" title="发表于 2023-08-21 10:06:59">2023-08-21</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2023/08/15/DV/UVM/CH3/" title="UVM知识点摘记（Ch3）">UVM知识点摘记（Ch3）</a><time datetime="2023-08-15T11:42:22.000Z" title="发表于 2023-08-15 19:42:22">2023-08-15</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2023/08/11/DV/UVM/UVM%E7%9F%A5%E8%AF%86%E7%82%B9%E6%91%98%E8%AE%B0/" title="UVM知识点摘记（Ch2）">UVM知识点摘记（Ch2）</a><time datetime="2023-08-11T14:02:09.000Z" title="发表于 2023-08-11 22:02:09">2023-08-11</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2023/08/09/DV/UVM/UVMDemo%E5%AD%A6%E4%B9%A0%E7%AC%94%E8%AE%B0/" title="UVMDemo学习笔记(一个简单的UVM验证平台)">UVMDemo学习笔记(一个简单的UVM验证平台)</a><time datetime="2023-08-09T13:36:11.000Z" title="发表于 2023-08-09 21:36:11">2023-08-09</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2023/07/31/DV/Tools/Gvim%E5%AE%89%E8%A3%85%E9%85%8D%E7%BD%AE%E6%8C%87%E5%8D%97/" title="Windows下Gvim安装与配置-续">Windows下Gvim安装与配置-续</a><time datetime="2023-07-31T09:22:18.000Z" title="发表于 2023-07-31 17:22:18">2023-07-31</time></div></div></div></div></div></div></main><footer id="footer"><div id="footer-wrap"><div class="copyright">&copy;2020 - 2023 By Guanglong Zhao</div><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="浅色和深色模式转换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside_config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox/fancybox.umd.min.js"></script><div class="js-pjax"></div><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>