

================================================================
== Vitis HLS Report for 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_1u_config19_Pipeline_PadMain'
================================================================
* Date:           Wed Aug 14 12:14:17 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.233 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      122|      122|  0.610 us|  0.610 us|  122|  122|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- PadMain  |      120|      120|        16|         15|          1|     8|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 15, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 15, D = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 19 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %y_profile_input, void @empty_5, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer19_out, void @empty_6, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %PadLeft"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i_3 = load i4 %i" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 24 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 25 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.70ns)   --->   "%icmp_ln59 = icmp_eq  i4 %i_3, i4 8" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 26 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.70ns)   --->   "%i_4 = add i4 %i_3, i4 1" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 27 'add' 'i_4' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59, void %PadLeft.split, void %for.inc50.preheader.exitStub" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 28 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln59 = store i4 %i_4, i4 %i" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 29 'store' 'store_ln59' <Predicate = (!icmp_ln59)> <Delay = 0.38>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 61 'ret' 'ret_ln0' <Predicate = (icmp_ln59)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 30 [1/1] (1.23ns)   --->   "%write_ln15 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer19_out, i16 0" [firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62]   --->   Operation 30 'write' 'write_ln15' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 150> <FIFO>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%y_profile_input_read = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %y_profile_input" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 31 'read' 'y_profile_input_read' <Predicate = (!icmp_ln59)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 32 [1/1] (1.23ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer19_out, i16 %y_profile_input_read" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 32 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 150> <FIFO>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%y_profile_input_read_1 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %y_profile_input" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 33 'read' 'y_profile_input_read_1' <Predicate = (!icmp_ln59)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 1.23>
ST_4 : Operation 34 [1/1] (1.23ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer19_out, i16 %y_profile_input_read_1" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 34 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 150> <FIFO>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%y_profile_input_read_2 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %y_profile_input" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 35 'read' 'y_profile_input_read_2' <Predicate = (!icmp_ln59)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 1.23>
ST_5 : Operation 36 [1/1] (1.23ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer19_out, i16 %y_profile_input_read_2" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 36 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 150> <FIFO>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%y_profile_input_read_3 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %y_profile_input" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 37 'read' 'y_profile_input_read_3' <Predicate = (!icmp_ln59)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 6 <SV = 5> <Delay = 1.23>
ST_6 : Operation 38 [1/1] (1.23ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer19_out, i16 %y_profile_input_read_3" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 38 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 150> <FIFO>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%y_profile_input_read_4 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %y_profile_input" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 39 'read' 'y_profile_input_read_4' <Predicate = (!icmp_ln59)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 7 <SV = 6> <Delay = 1.23>
ST_7 : Operation 40 [1/1] (1.23ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer19_out, i16 %y_profile_input_read_4" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 40 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 150> <FIFO>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%y_profile_input_read_5 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %y_profile_input" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 41 'read' 'y_profile_input_read_5' <Predicate = (!icmp_ln59)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 8 <SV = 7> <Delay = 1.23>
ST_8 : Operation 42 [1/1] (1.23ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer19_out, i16 %y_profile_input_read_5" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 42 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 150> <FIFO>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%y_profile_input_read_6 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %y_profile_input" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 43 'read' 'y_profile_input_read_6' <Predicate = (!icmp_ln59)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 9 <SV = 8> <Delay = 1.23>
ST_9 : Operation 44 [1/1] (1.23ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer19_out, i16 %y_profile_input_read_6" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 44 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 150> <FIFO>
ST_9 : Operation 45 [1/1] (0.00ns)   --->   "%y_profile_input_read_7 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %y_profile_input" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 45 'read' 'y_profile_input_read_7' <Predicate = (!icmp_ln59)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 10 <SV = 9> <Delay = 1.23>
ST_10 : Operation 46 [1/1] (1.23ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer19_out, i16 %y_profile_input_read_7" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 46 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 150> <FIFO>
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "%y_profile_input_read_8 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %y_profile_input" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 47 'read' 'y_profile_input_read_8' <Predicate = (!icmp_ln59)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 11 <SV = 10> <Delay = 1.23>
ST_11 : Operation 48 [1/1] (1.23ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer19_out, i16 %y_profile_input_read_8" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 48 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 150> <FIFO>
ST_11 : Operation 49 [1/1] (0.00ns)   --->   "%y_profile_input_read_9 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %y_profile_input" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 49 'read' 'y_profile_input_read_9' <Predicate = (!icmp_ln59)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 12 <SV = 11> <Delay = 1.23>
ST_12 : Operation 50 [1/1] (1.23ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer19_out, i16 %y_profile_input_read_9" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 50 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 150> <FIFO>
ST_12 : Operation 51 [1/1] (0.00ns)   --->   "%y_profile_input_read_10 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %y_profile_input" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 51 'read' 'y_profile_input_read_10' <Predicate = (!icmp_ln59)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 13 <SV = 12> <Delay = 1.23>
ST_13 : Operation 52 [1/1] (1.23ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer19_out, i16 %y_profile_input_read_10" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 52 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 150> <FIFO>
ST_13 : Operation 53 [1/1] (0.00ns)   --->   "%y_profile_input_read_11 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %y_profile_input" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 53 'read' 'y_profile_input_read_11' <Predicate = (!icmp_ln59)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 14 <SV = 13> <Delay = 1.23>
ST_14 : Operation 54 [1/1] (1.23ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer19_out, i16 %y_profile_input_read_11" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 54 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 150> <FIFO>
ST_14 : Operation 55 [1/1] (0.00ns)   --->   "%y_profile_input_read_12 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %y_profile_input" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 55 'read' 'y_profile_input_read_12' <Predicate = (!icmp_ln59)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 15 <SV = 14> <Delay = 1.23>
ST_15 : Operation 56 [1/1] (1.23ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer19_out, i16 %y_profile_input_read_12" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 56 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 150> <FIFO>

State 16 <SV = 15> <Delay = 1.23>
ST_16 : Operation 57 [1/1] (0.00ns)   --->   "%speclooptripcount_ln59 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 57 'speclooptripcount' 'speclooptripcount_ln59' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln59 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 58 'specloopname' 'specloopname_ln59' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 59 [1/1] (1.23ns)   --->   "%write_ln15 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer19_out, i16 0" [firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:70]   --->   Operation 59 'write' 'write_ln15' <Predicate = true> <Delay = 1.23> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 150> <FIFO>
ST_16 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln59 = br void %PadLeft" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 60 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer19_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ y_profile_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca           ) [ 01000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000]
store_ln0               (store            ) [ 00000000000000000]
br_ln0                  (br               ) [ 00000000000000000]
i_3                     (load             ) [ 00000000000000000]
specpipeline_ln0        (specpipeline     ) [ 00000000000000000]
icmp_ln59               (icmp             ) [ 01111111111111110]
i_4                     (add              ) [ 00000000000000000]
br_ln59                 (br               ) [ 00000000000000000]
store_ln59              (store            ) [ 00000000000000000]
write_ln15              (write            ) [ 00000000000000000]
y_profile_input_read    (read             ) [ 00010000000000000]
write_ln26              (write            ) [ 00000000000000000]
y_profile_input_read_1  (read             ) [ 00001000000000000]
write_ln26              (write            ) [ 00000000000000000]
y_profile_input_read_2  (read             ) [ 00000100000000000]
write_ln26              (write            ) [ 00000000000000000]
y_profile_input_read_3  (read             ) [ 00000010000000000]
write_ln26              (write            ) [ 00000000000000000]
y_profile_input_read_4  (read             ) [ 00000001000000000]
write_ln26              (write            ) [ 00000000000000000]
y_profile_input_read_5  (read             ) [ 00000000100000000]
write_ln26              (write            ) [ 00000000000000000]
y_profile_input_read_6  (read             ) [ 00000000010000000]
write_ln26              (write            ) [ 00000000000000000]
y_profile_input_read_7  (read             ) [ 00000000001000000]
write_ln26              (write            ) [ 00000000000000000]
y_profile_input_read_8  (read             ) [ 00000000000100000]
write_ln26              (write            ) [ 00000000000000000]
y_profile_input_read_9  (read             ) [ 00000000000010000]
write_ln26              (write            ) [ 00000000000000000]
y_profile_input_read_10 (read             ) [ 00000000000001000]
write_ln26              (write            ) [ 00000000000000000]
y_profile_input_read_11 (read             ) [ 00000000000000100]
write_ln26              (write            ) [ 00000000000000000]
y_profile_input_read_12 (read             ) [ 00000000000000010]
write_ln26              (write            ) [ 00000000000000000]
speclooptripcount_ln59  (speclooptripcount) [ 00000000000000000]
specloopname_ln59       (specloopname     ) [ 00000000000000000]
write_ln15              (write            ) [ 00000000000000000]
br_ln59                 (br               ) [ 00000000000000000]
ret_ln0                 (ret              ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer19_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer19_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_profile_input">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_profile_input"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i16P128A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="i_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="grp_write_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="0" slack="0"/>
<pin id="50" dir="0" index="1" bw="16" slack="0"/>
<pin id="51" dir="0" index="2" bw="16" slack="0"/>
<pin id="52" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln15/2 write_ln26/3 write_ln26/4 write_ln26/5 write_ln26/6 write_ln26/7 write_ln26/8 write_ln26/9 write_ln26/10 write_ln26/11 write_ln26/12 write_ln26/13 write_ln26/14 write_ln26/15 write_ln15/16 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="16" slack="0"/>
<pin id="58" dir="0" index="1" bw="16" slack="0"/>
<pin id="59" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_profile_input_read/2 y_profile_input_read_1/3 y_profile_input_read_2/4 y_profile_input_read_3/5 y_profile_input_read_4/6 y_profile_input_read_5/7 y_profile_input_read_6/8 y_profile_input_read_7/9 y_profile_input_read_8/10 y_profile_input_read_9/11 y_profile_input_read_10/12 y_profile_input_read_11/13 y_profile_input_read_12/14 "/>
</bind>
</comp>

<comp id="62" class="1005" name="reg_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="16" slack="1"/>
<pin id="64" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y_profile_input_read y_profile_input_read_1 y_profile_input_read_2 y_profile_input_read_3 y_profile_input_read_4 y_profile_input_read_5 y_profile_input_read_6 y_profile_input_read_7 y_profile_input_read_8 y_profile_input_read_9 y_profile_input_read_10 y_profile_input_read_11 y_profile_input_read_12 "/>
</bind>
</comp>

<comp id="67" class="1004" name="store_ln0_store_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="1" slack="0"/>
<pin id="69" dir="0" index="1" bw="4" slack="0"/>
<pin id="70" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="i_3_load_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="4" slack="0"/>
<pin id="74" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="icmp_ln59_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="4" slack="0"/>
<pin id="77" dir="0" index="1" bw="4" slack="0"/>
<pin id="78" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="i_4_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="4" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="store_ln59_store_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="4" slack="0"/>
<pin id="89" dir="0" index="1" bw="4" slack="0"/>
<pin id="90" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/1 "/>
</bind>
</comp>

<comp id="92" class="1005" name="i_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="4" slack="0"/>
<pin id="94" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="99" class="1005" name="icmp_ln59_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="1"/>
<pin id="101" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln59 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="4" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="53"><net_src comp="30" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="55"><net_src comp="32" pin="0"/><net_sink comp="48" pin=2"/></net>

<net id="60"><net_src comp="34" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="65"><net_src comp="56" pin="2"/><net_sink comp="62" pin=0"/></net>

<net id="66"><net_src comp="62" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="71"><net_src comp="20" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="79"><net_src comp="72" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="80"><net_src comp="26" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="85"><net_src comp="72" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="86"><net_src comp="28" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="91"><net_src comp="81" pin="2"/><net_sink comp="87" pin=0"/></net>

<net id="95"><net_src comp="44" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="96"><net_src comp="92" pin="1"/><net_sink comp="67" pin=1"/></net>

<net id="97"><net_src comp="92" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="98"><net_src comp="92" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="102"><net_src comp="75" pin="2"/><net_sink comp="99" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer19_out | {2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
 - Input state : 
	Port: zeropad2d_cl<array,array<ap_fixed<16,6,5,3,0>,1u>,config19>_Pipeline_PadMain : y_profile_input | {2 3 4 5 6 7 8 9 10 11 12 13 14 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_3 : 1
		icmp_ln59 : 2
		i_4 : 2
		br_ln59 : 3
		store_ln59 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------|---------|---------|
| Operation| Functional Unit |    FF   |   LUT   |
|----------|-----------------|---------|---------|
|   icmp   | icmp_ln59_fu_75 |    0    |    12   |
|----------|-----------------|---------|---------|
|    add   |    i_4_fu_81    |    0    |    12   |
|----------|-----------------|---------|---------|
|   write  | grp_write_fu_48 |    0    |    0    |
|----------|-----------------|---------|---------|
|   read   |  grp_read_fu_56 |    0    |    0    |
|----------|-----------------|---------|---------|
|   Total  |                 |    0    |    24   |
|----------|-----------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|    i_reg_92    |    4   |
|icmp_ln59_reg_99|    1   |
|     reg_62     |   16   |
+----------------+--------+
|      Total     |   21   |
+----------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_48 |  p2  |   2  |  16  |   32   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   32   ||  0.387  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   24   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   21   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   21   |   33   |
+-----------+--------+--------+--------+
