#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sat Dec 12 16:25:21 2020
# Process ID: 2320
# Current directory: C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8424 C:\D\An3\An3_sem1_exerc\SSC\SSC_proiect\Multiplicator_CPA_16\Multiplicator_CPA_16.xpr
# Log file: C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/vivado.log
# Journal file: C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
close [ open C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.srcs/sources_1/new/Control_Unit.vhd w ]
add_files C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.srcs/sources_1/new/Control_Unit.vhd
ERROR: [filemgmt 56-23] Illegal GUI graph access between updates.
ERROR: [filemgmt 20-1788] Illegal access of HADGNode between graph update events.
ERROR: [filemgmt 20-1788] Illegal access of HADGNode between graph update events.
ERROR: [filemgmt 20-1788] Illegal access of HADGNode between graph update events.
ERROR: [filemgmt 56-23] Illegal GUI graph access between updates.
close [ open C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.srcs/sources_1/new/displ7seg.vhd w ]
add_files C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.srcs/sources_1/new/displ7seg.vhd
close [ open C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.srcs/sources_1/new/Inmultire_mainn_CPA_16.vhd w ]
add_files C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.srcs/sources_1/new/Inmultire_mainn_CPA_16.vhd
close [ open C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.srcs/sources_1/new/MPG.vhd w ]
add_files C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.srcs/sources_1/new/MPG.vhd
add_files -fileset constrs_1 -norecurse C:/D/An3/An3_sem1_exerc/SSC/SSC_lab/Nexys4DDR_Master.xdc
import_files -fileset constrs_1 C:/D/An3/An3_sem1_exerc/SSC/SSC_lab/Nexys4DDR_Master.xdc
set_property target_constrs_file C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.srcs/constrs_1/imports/SSC_lab/Nexys4DDR_Master.xdc [current_fileset -constrset]
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib [C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.srcs/sources_1/new/Control_Unit.vhd:1]
[Sat Dec 12 20:24:55 2020] Launched synth_1...
Run output will be captured here: C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Sat Dec 12 20:26:24 2020] Launched impl_1...
Run output will be captured here: C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.srcs/sources_1/new/Inmultire_mainn_CPA_16.vhd" into library xil_defaultlib [C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.srcs/sources_1/new/Inmultire_mainn_CPA_16.vhd:1]
[Sat Dec 12 20:33:47 2020] Launched synth_1...
Run output will be captured here: C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.srcs/sources_1/new/Inmultire_mainn_CPA_16.vhd" into library xil_defaultlib [C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.srcs/sources_1/new/Inmultire_mainn_CPA_16.vhd:1]
[Sat Dec 12 20:35:00 2020] Launched synth_1...
Run output will be captured here: C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Sat Dec 12 20:36:00 2020] Launched impl_1...
Run output will be captured here: C:/D/An3/An3_sem1_exerc/SSC/SSC_proiect/Multiplicator_CPA_16/Multiplicator_CPA_16.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec 12 20:37:47 2020...
