<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.9.8" xml:lang="en-US">
  <compounddef id="group___c_m_s_i_s___f_p_u" kind="group">
    <compoundname>CMSIS_FPU</compoundname>
    <title>Floating Point Unit (FPU)</title>
    <innerclass refid="struct_f_p_u___type" prot="public">FPU_Type</innerclass>
    <innergroup refid="group___c_m_s_i_s___core_debug">Core Debug Registers (CoreDebug)</innergroup>
    <sectiondef kind="user-defined">
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga4228a923ddf665f868e56b4b9e9bff7b" prot="public" static="no">
        <name>FPU_FPCCR_ASPEN_Pos</name>
        <initializer>31U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: ASPEN bit Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv81mml.h" line="1757" column="9" bodyfile="Drivers/CMSIS/Include/core_armv81mml.h" bodystart="1757" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga309886ff6bbd25cb13c061c6683c6c0c" prot="public" static="no">
        <name>FPU_FPCCR_ASPEN_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga4228a923ddf665f868e56b4b9e9bff7b" kindref="member">FPU_FPCCR_ASPEN_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: ASPEN bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv81mml.h" line="1758" column="9" bodyfile="Drivers/CMSIS/Include/core_armv81mml.h" bodystart="1758" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gac7d70e051fe759ad8fed83bf5b5aebc1" prot="public" static="no">
        <name>FPU_FPCCR_LSPEN_Pos</name>
        <initializer>30U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: LSPEN Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv81mml.h" line="1760" column="9" bodyfile="Drivers/CMSIS/Include/core_armv81mml.h" bodystart="1760" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gaf4ab19de45df6522dd882bc116f938e9" prot="public" static="no">
        <name>FPU_FPCCR_LSPEN_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gac7d70e051fe759ad8fed83bf5b5aebc1" kindref="member">FPU_FPCCR_LSPEN_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: LSPEN bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv81mml.h" line="1761" column="9" bodyfile="Drivers/CMSIS/Include/core_armv81mml.h" bodystart="1761" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gae0a4effc79209d821ded517c2be326ba" prot="public" static="no">
        <name>FPU_FPCCR_MONRDY_Pos</name>
        <initializer>8U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: MONRDY Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv81mml.h" line="1781" column="9" bodyfile="Drivers/CMSIS/Include/core_armv81mml.h" bodystart="1781" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga42067729a887081cf56b8fe1029be7a1" prot="public" static="no">
        <name>FPU_FPCCR_MONRDY_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gae0a4effc79209d821ded517c2be326ba" kindref="member">FPU_FPCCR_MONRDY_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: MONRDY bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv81mml.h" line="1782" column="9" bodyfile="Drivers/CMSIS/Include/core_armv81mml.h" bodystart="1782" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga6d633920f92c3ce4133d769701619b17" prot="public" static="no">
        <name>FPU_FPCCR_BFRDY_Pos</name>
        <initializer>6U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: BFRDY Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv81mml.h" line="1787" column="9" bodyfile="Drivers/CMSIS/Include/core_armv81mml.h" bodystart="1787" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gad349eb1323d8399d54a04c0bfd520cb2" prot="public" static="no">
        <name>FPU_FPCCR_BFRDY_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga6d633920f92c3ce4133d769701619b17" kindref="member">FPU_FPCCR_BFRDY_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: BFRDY bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv81mml.h" line="1788" column="9" bodyfile="Drivers/CMSIS/Include/core_armv81mml.h" bodystart="1788" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gaccdb481211629f9440431439231187f1" prot="public" static="no">
        <name>FPU_FPCCR_MMRDY_Pos</name>
        <initializer>5U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: MMRDY Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv81mml.h" line="1790" column="9" bodyfile="Drivers/CMSIS/Include/core_armv81mml.h" bodystart="1790" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gadedfaec9fdd07261573e823a4dcfb5c4" prot="public" static="no">
        <name>FPU_FPCCR_MMRDY_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gaccdb481211629f9440431439231187f1" kindref="member">FPU_FPCCR_MMRDY_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: MMRDY bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv81mml.h" line="1791" column="9" bodyfile="Drivers/CMSIS/Include/core_armv81mml.h" bodystart="1791" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gab12733991487acc2da41ca300fe36fb6" prot="public" static="no">
        <name>FPU_FPCCR_HFRDY_Pos</name>
        <initializer>4U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: HFRDY Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv81mml.h" line="1793" column="9" bodyfile="Drivers/CMSIS/Include/core_armv81mml.h" bodystart="1793" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gaf4beaa279abff34828344bd594fff8a1" prot="public" static="no">
        <name>FPU_FPCCR_HFRDY_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gab12733991487acc2da41ca300fe36fb6" kindref="member">FPU_FPCCR_HFRDY_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: HFRDY bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv81mml.h" line="1794" column="9" bodyfile="Drivers/CMSIS/Include/core_armv81mml.h" bodystart="1794" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga0937d64c42374200af44b22e5b49fd26" prot="public" static="no">
        <name>FPU_FPCCR_THREAD_Pos</name>
        <initializer>3U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: processor mode bit Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv81mml.h" line="1796" column="9" bodyfile="Drivers/CMSIS/Include/core_armv81mml.h" bodystart="1796" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga8d18cd88336d63d4b1810383aa8da700" prot="public" static="no">
        <name>FPU_FPCCR_THREAD_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga0937d64c42374200af44b22e5b49fd26" kindref="member">FPU_FPCCR_THREAD_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: processor mode active bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv81mml.h" line="1797" column="9" bodyfile="Drivers/CMSIS/Include/core_armv81mml.h" bodystart="1797" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gaea663104375ce6be15470e3db294c92d" prot="public" static="no">
        <name>FPU_FPCCR_USER_Pos</name>
        <initializer>1U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: privilege level bit Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv81mml.h" line="1802" column="9" bodyfile="Drivers/CMSIS/Include/core_armv81mml.h" bodystart="1802" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga2eb70427eeaa7344196219cf5a8620a4" prot="public" static="no">
        <name>FPU_FPCCR_USER_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gaea663104375ce6be15470e3db294c92d" kindref="member">FPU_FPCCR_USER_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: privilege level bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv81mml.h" line="1803" column="9" bodyfile="Drivers/CMSIS/Include/core_armv81mml.h" bodystart="1803" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga803bf3f6d15b04deaad0801bee5b35ed" prot="public" static="no">
        <name>FPU_FPCCR_LSPACT_Pos</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: Lazy state preservation active bit Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv81mml.h" line="1805" column="9" bodyfile="Drivers/CMSIS/Include/core_armv81mml.h" bodystart="1805" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga86e7c2fa52ba65c3b535dfa33f2586eb" prot="public" static="no">
        <name>FPU_FPCCR_LSPACT_Msk</name>
        <initializer>(1UL /*&lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga803bf3f6d15b04deaad0801bee5b35ed" kindref="member">FPU_FPCCR_LSPACT_Pos</ref>*/)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: Lazy state preservation active bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv81mml.h" line="1806" column="9" bodyfile="Drivers/CMSIS/Include/core_armv81mml.h" bodystart="1806" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gaf45377b7e45be8517ddbcf2028b80ae7" prot="public" static="no">
        <name>FPU_FPCAR_ADDRESS_Pos</name>
        <initializer>3U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCAR: ADDRESS bit Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv81mml.h" line="1809" column="9" bodyfile="Drivers/CMSIS/Include/core_armv81mml.h" bodystart="1809" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga517d89370c81325c5387b9c3085ac554" prot="public" static="no">
        <name>FPU_FPCAR_ADDRESS_Msk</name>
        <initializer>(0x1FFFFFFFUL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gaf45377b7e45be8517ddbcf2028b80ae7" kindref="member">FPU_FPCAR_ADDRESS_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCAR: ADDRESS bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv81mml.h" line="1810" column="9" bodyfile="Drivers/CMSIS/Include/core_armv81mml.h" bodystart="1810" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga138f54bc002629ab3e4de814c58abb29" prot="public" static="no">
        <name>FPU_FPDSCR_AHP_Pos</name>
        <initializer>26U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPDSCR: AHP bit Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv81mml.h" line="1813" column="9" bodyfile="Drivers/CMSIS/Include/core_armv81mml.h" bodystart="1813" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gab2789cebebda5fda8c4e9d87e24f32be" prot="public" static="no">
        <name>FPU_FPDSCR_AHP_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga138f54bc002629ab3e4de814c58abb29" kindref="member">FPU_FPDSCR_AHP_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPDSCR: AHP bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv81mml.h" line="1814" column="9" bodyfile="Drivers/CMSIS/Include/core_armv81mml.h" bodystart="1814" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga41776b80fa450ef2ea6d3fee89aa35f2" prot="public" static="no">
        <name>FPU_FPDSCR_DN_Pos</name>
        <initializer>25U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPDSCR: DN bit Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv81mml.h" line="1816" column="9" bodyfile="Drivers/CMSIS/Include/core_armv81mml.h" bodystart="1816" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga40c2d4a297ca2ceffe174703a4ad17f6" prot="public" static="no">
        <name>FPU_FPDSCR_DN_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga41776b80fa450ef2ea6d3fee89aa35f2" kindref="member">FPU_FPDSCR_DN_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPDSCR: DN bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv81mml.h" line="1817" column="9" bodyfile="Drivers/CMSIS/Include/core_armv81mml.h" bodystart="1817" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gab3c2fc96e312ba47b902d5f80d9b8575" prot="public" static="no">
        <name>FPU_FPDSCR_FZ_Pos</name>
        <initializer>24U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPDSCR: FZ bit Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv81mml.h" line="1819" column="9" bodyfile="Drivers/CMSIS/Include/core_armv81mml.h" bodystart="1819" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gaae7d901442d4af97c6d22939cffc8ad9" prot="public" static="no">
        <name>FPU_FPDSCR_FZ_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gab3c2fc96e312ba47b902d5f80d9b8575" kindref="member">FPU_FPDSCR_FZ_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPDSCR: FZ bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv81mml.h" line="1820" column="9" bodyfile="Drivers/CMSIS/Include/core_armv81mml.h" bodystart="1820" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga7aeedf36be8f170dd3e276028e8e29ed" prot="public" static="no">
        <name>FPU_FPDSCR_RMode_Pos</name>
        <initializer>22U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPDSCR: RMode bit Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv81mml.h" line="1822" column="9" bodyfile="Drivers/CMSIS/Include/core_armv81mml.h" bodystart="1822" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga449beb50211f8e97df6b2640c82c4741" prot="public" static="no">
        <name>FPU_FPDSCR_RMode_Msk</name>
        <initializer>(3UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga7aeedf36be8f170dd3e276028e8e29ed" kindref="member">FPU_FPDSCR_RMode_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPDSCR: RMode bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv81mml.h" line="1823" column="9" bodyfile="Drivers/CMSIS/Include/core_armv81mml.h" bodystart="1823" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga1ebcc9076f08013f0ea814540df03e82" prot="public" static="no">
        <name>FPU_MVFR0_FP_rounding_modes_Pos</name>
        <initializer>28U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: FP rounding modes bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv81mml.h" line="1826" column="9" bodyfile="Drivers/CMSIS/Include/core_armv81mml.h" bodystart="1826" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gae6dc9339ac72227d5d54360bb9fbef1b" prot="public" static="no">
        <name>FPU_MVFR0_FP_rounding_modes_Msk</name>
        <initializer>(0xFUL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga1ebcc9076f08013f0ea814540df03e82" kindref="member">FPU_MVFR0_FP_rounding_modes_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: FP rounding modes bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv81mml.h" line="1827" column="9" bodyfile="Drivers/CMSIS/Include/core_armv81mml.h" bodystart="1827" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gabbf83a918536ebf10889cee71a0404c7" prot="public" static="no">
        <name>FPU_MVFR0_Short_vectors_Pos</name>
        <initializer>24U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: Short vectors bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv81mml.h" line="1829" column="9" bodyfile="Drivers/CMSIS/Include/core_armv81mml.h" bodystart="1829" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gabf261a72023fdfc64f32c6b21d55c5b9" prot="public" static="no">
        <name>FPU_MVFR0_Short_vectors_Msk</name>
        <initializer>(0xFUL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gabbf83a918536ebf10889cee71a0404c7" kindref="member">FPU_MVFR0_Short_vectors_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: Short vectors bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv81mml.h" line="1830" column="9" bodyfile="Drivers/CMSIS/Include/core_armv81mml.h" bodystart="1830" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga176c85453ba03257bf263adec05f7344" prot="public" static="no">
        <name>FPU_MVFR0_Square_root_Pos</name>
        <initializer>20U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: Square root bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv81mml.h" line="1832" column="9" bodyfile="Drivers/CMSIS/Include/core_armv81mml.h" bodystart="1832" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga3ec0bfec1640bdaf9dff027f275b446d" prot="public" static="no">
        <name>FPU_MVFR0_Square_root_Msk</name>
        <initializer>(0xFUL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga176c85453ba03257bf263adec05f7344" kindref="member">FPU_MVFR0_Square_root_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: Square root bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv81mml.h" line="1833" column="9" bodyfile="Drivers/CMSIS/Include/core_armv81mml.h" bodystart="1833" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga167be203091e6cc7d00ad40ca48c4396" prot="public" static="no">
        <name>FPU_MVFR0_Divide_Pos</name>
        <initializer>16U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: Divide bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv81mml.h" line="1835" column="9" bodyfile="Drivers/CMSIS/Include/core_armv81mml.h" bodystart="1835" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gaeb7370768c6cdf06f8a15c86c6102ed2" prot="public" static="no">
        <name>FPU_MVFR0_Divide_Msk</name>
        <initializer>(0xFUL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga167be203091e6cc7d00ad40ca48c4396" kindref="member">FPU_MVFR0_Divide_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: Divide bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv81mml.h" line="1836" column="9" bodyfile="Drivers/CMSIS/Include/core_armv81mml.h" bodystart="1836" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga5c0715c41c4470f8bb0b6dcd34707f1c" prot="public" static="no">
        <name>FPU_MVFR0_FP_excep_trapping_Pos</name>
        <initializer>12U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: FP exception trapping bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv81mml.h" line="1838" column="9" bodyfile="Drivers/CMSIS/Include/core_armv81mml.h" bodystart="1838" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga29bbddd679e821e050699fda23e6c85e" prot="public" static="no">
        <name>FPU_MVFR0_FP_excep_trapping_Msk</name>
        <initializer>(0xFUL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga5c0715c41c4470f8bb0b6dcd34707f1c" kindref="member">FPU_MVFR0_FP_excep_trapping_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: FP exception trapping bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv81mml.h" line="1839" column="9" bodyfile="Drivers/CMSIS/Include/core_armv81mml.h" bodystart="1839" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga461e26147be0c39402a78cb6249e8f84" prot="public" static="no">
        <name>FPU_MVFR0_Double_precision_Pos</name>
        <initializer>8U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: Double-precision bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv81mml.h" line="1841" column="9" bodyfile="Drivers/CMSIS/Include/core_armv81mml.h" bodystart="1841" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga3f2c8c6c759ffe70f548a165602ea901" prot="public" static="no">
        <name>FPU_MVFR0_Double_precision_Msk</name>
        <initializer>(0xFUL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga461e26147be0c39402a78cb6249e8f84" kindref="member">FPU_MVFR0_Double_precision_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: Double-precision bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv81mml.h" line="1842" column="9" bodyfile="Drivers/CMSIS/Include/core_armv81mml.h" bodystart="1842" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga1b4e9fe31992b1495c7a158747d42571" prot="public" static="no">
        <name>FPU_MVFR0_Single_precision_Pos</name>
        <initializer>4U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: Single-precision bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv81mml.h" line="1844" column="9" bodyfile="Drivers/CMSIS/Include/core_armv81mml.h" bodystart="1844" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga95008f205c9d25e4ffebdbdc50d5ae44" prot="public" static="no">
        <name>FPU_MVFR0_Single_precision_Msk</name>
        <initializer>(0xFUL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga1b4e9fe31992b1495c7a158747d42571" kindref="member">FPU_MVFR0_Single_precision_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: Single-precision bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv81mml.h" line="1845" column="9" bodyfile="Drivers/CMSIS/Include/core_armv81mml.h" bodystart="1845" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gaa1de44af3e3162c8c176a57564611618" prot="public" static="no">
        <name>FPU_MVFR0_A_SIMD_registers_Pos</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: A_SIMD registers bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv81mml.h" line="1847" column="9" bodyfile="Drivers/CMSIS/Include/core_armv81mml.h" bodystart="1847" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga118f13f9562805356e92b5ad52573021" prot="public" static="no">
        <name>FPU_MVFR0_A_SIMD_registers_Msk</name>
        <initializer>(0xFUL /*&lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gaa1de44af3e3162c8c176a57564611618" kindref="member">FPU_MVFR0_A_SIMD_registers_Pos</ref>*/)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: A_SIMD registers bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv81mml.h" line="1848" column="9" bodyfile="Drivers/CMSIS/Include/core_armv81mml.h" bodystart="1848" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga68c53771f02f4c73122a7b40796549cc" prot="public" static="no">
        <name>FPU_MVFR1_FP_fused_MAC_Pos</name>
        <initializer>28U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR1: FP fused MAC bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv81mml.h" line="1851" column="9" bodyfile="Drivers/CMSIS/Include/core_armv81mml.h" bodystart="1851" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gaf5129ab18948ff573a1ab29f0be47bc2" prot="public" static="no">
        <name>FPU_MVFR1_FP_fused_MAC_Msk</name>
        <initializer>(0xFUL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga68c53771f02f4c73122a7b40796549cc" kindref="member">FPU_MVFR1_FP_fused_MAC_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR1: FP fused MAC bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv81mml.h" line="1852" column="9" bodyfile="Drivers/CMSIS/Include/core_armv81mml.h" bodystart="1852" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga02ceac0abcbdc8670633056bec005bfd" prot="public" static="no">
        <name>FPU_MVFR1_FP_HPFP_Pos</name>
        <initializer>24U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR1: FP HPFP bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv81mml.h" line="1854" column="9" bodyfile="Drivers/CMSIS/Include/core_armv81mml.h" bodystart="1854" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gafe29dd327ed3b723b3f01759568e116d" prot="public" static="no">
        <name>FPU_MVFR1_FP_HPFP_Msk</name>
        <initializer>(0xFUL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga02ceac0abcbdc8670633056bec005bfd" kindref="member">FPU_MVFR1_FP_HPFP_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR1: FP HPFP bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv81mml.h" line="1855" column="9" bodyfile="Drivers/CMSIS/Include/core_armv81mml.h" bodystart="1855" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gae34d7ce42e50e2f1ea3e654fd3ba690a" prot="public" static="no">
        <name>FPU_MVFR1_D_NaN_mode_Pos</name>
        <initializer>4U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR1: D_NaN mode bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv81mml.h" line="1857" column="9" bodyfile="Drivers/CMSIS/Include/core_armv81mml.h" bodystart="1857" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gad6af7c4632dba5a417307d456fe9b8a7" prot="public" static="no">
        <name>FPU_MVFR1_D_NaN_mode_Msk</name>
        <initializer>(0xFUL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gae34d7ce42e50e2f1ea3e654fd3ba690a" kindref="member">FPU_MVFR1_D_NaN_mode_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR1: D_NaN mode bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv81mml.h" line="1858" column="9" bodyfile="Drivers/CMSIS/Include/core_armv81mml.h" bodystart="1858" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga7faa5bfa85036f8511793234cbbc2409" prot="public" static="no">
        <name>FPU_MVFR1_FtZ_mode_Pos</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR1: FtZ mode bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv81mml.h" line="1860" column="9" bodyfile="Drivers/CMSIS/Include/core_armv81mml.h" bodystart="1860" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gac566bde39a7afcceffbb21d830c269c1" prot="public" static="no">
        <name>FPU_MVFR1_FtZ_mode_Msk</name>
        <initializer>(0xFUL /*&lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga7faa5bfa85036f8511793234cbbc2409" kindref="member">FPU_MVFR1_FtZ_mode_Pos</ref>*/)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR1: FtZ mode bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv81mml.h" line="1861" column="9" bodyfile="Drivers/CMSIS/Include/core_armv81mml.h" bodystart="1861" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga4228a923ddf665f868e56b4b9e9bff7b" prot="public" static="no">
        <name>FPU_FPCCR_ASPEN_Pos</name>
        <initializer>31U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: ASPEN bit Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv8mml.h" line="1601" column="9" bodyfile="Drivers/CMSIS/Include/core_armv8mml.h" bodystart="1601" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga309886ff6bbd25cb13c061c6683c6c0c" prot="public" static="no">
        <name>FPU_FPCCR_ASPEN_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga4228a923ddf665f868e56b4b9e9bff7b" kindref="member">FPU_FPCCR_ASPEN_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: ASPEN bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv8mml.h" line="1602" column="9" bodyfile="Drivers/CMSIS/Include/core_armv8mml.h" bodystart="1602" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gac7d70e051fe759ad8fed83bf5b5aebc1" prot="public" static="no">
        <name>FPU_FPCCR_LSPEN_Pos</name>
        <initializer>30U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: LSPEN Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv8mml.h" line="1604" column="9" bodyfile="Drivers/CMSIS/Include/core_armv8mml.h" bodystart="1604" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gaf4ab19de45df6522dd882bc116f938e9" prot="public" static="no">
        <name>FPU_FPCCR_LSPEN_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gac7d70e051fe759ad8fed83bf5b5aebc1" kindref="member">FPU_FPCCR_LSPEN_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: LSPEN bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv8mml.h" line="1605" column="9" bodyfile="Drivers/CMSIS/Include/core_armv8mml.h" bodystart="1605" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gae0a4effc79209d821ded517c2be326ba" prot="public" static="no">
        <name>FPU_FPCCR_MONRDY_Pos</name>
        <initializer>8U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: MONRDY Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv8mml.h" line="1625" column="9" bodyfile="Drivers/CMSIS/Include/core_armv8mml.h" bodystart="1625" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga42067729a887081cf56b8fe1029be7a1" prot="public" static="no">
        <name>FPU_FPCCR_MONRDY_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gae0a4effc79209d821ded517c2be326ba" kindref="member">FPU_FPCCR_MONRDY_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: MONRDY bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv8mml.h" line="1626" column="9" bodyfile="Drivers/CMSIS/Include/core_armv8mml.h" bodystart="1626" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga6d633920f92c3ce4133d769701619b17" prot="public" static="no">
        <name>FPU_FPCCR_BFRDY_Pos</name>
        <initializer>6U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: BFRDY Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv8mml.h" line="1631" column="9" bodyfile="Drivers/CMSIS/Include/core_armv8mml.h" bodystart="1631" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gad349eb1323d8399d54a04c0bfd520cb2" prot="public" static="no">
        <name>FPU_FPCCR_BFRDY_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga6d633920f92c3ce4133d769701619b17" kindref="member">FPU_FPCCR_BFRDY_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: BFRDY bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv8mml.h" line="1632" column="9" bodyfile="Drivers/CMSIS/Include/core_armv8mml.h" bodystart="1632" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gaccdb481211629f9440431439231187f1" prot="public" static="no">
        <name>FPU_FPCCR_MMRDY_Pos</name>
        <initializer>5U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: MMRDY Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv8mml.h" line="1634" column="9" bodyfile="Drivers/CMSIS/Include/core_armv8mml.h" bodystart="1634" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gadedfaec9fdd07261573e823a4dcfb5c4" prot="public" static="no">
        <name>FPU_FPCCR_MMRDY_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gaccdb481211629f9440431439231187f1" kindref="member">FPU_FPCCR_MMRDY_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: MMRDY bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv8mml.h" line="1635" column="9" bodyfile="Drivers/CMSIS/Include/core_armv8mml.h" bodystart="1635" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gab12733991487acc2da41ca300fe36fb6" prot="public" static="no">
        <name>FPU_FPCCR_HFRDY_Pos</name>
        <initializer>4U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: HFRDY Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv8mml.h" line="1637" column="9" bodyfile="Drivers/CMSIS/Include/core_armv8mml.h" bodystart="1637" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gaf4beaa279abff34828344bd594fff8a1" prot="public" static="no">
        <name>FPU_FPCCR_HFRDY_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gab12733991487acc2da41ca300fe36fb6" kindref="member">FPU_FPCCR_HFRDY_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: HFRDY bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv8mml.h" line="1638" column="9" bodyfile="Drivers/CMSIS/Include/core_armv8mml.h" bodystart="1638" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga0937d64c42374200af44b22e5b49fd26" prot="public" static="no">
        <name>FPU_FPCCR_THREAD_Pos</name>
        <initializer>3U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: processor mode bit Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv8mml.h" line="1640" column="9" bodyfile="Drivers/CMSIS/Include/core_armv8mml.h" bodystart="1640" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga8d18cd88336d63d4b1810383aa8da700" prot="public" static="no">
        <name>FPU_FPCCR_THREAD_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga0937d64c42374200af44b22e5b49fd26" kindref="member">FPU_FPCCR_THREAD_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: processor mode active bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv8mml.h" line="1641" column="9" bodyfile="Drivers/CMSIS/Include/core_armv8mml.h" bodystart="1641" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gaea663104375ce6be15470e3db294c92d" prot="public" static="no">
        <name>FPU_FPCCR_USER_Pos</name>
        <initializer>1U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: privilege level bit Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv8mml.h" line="1646" column="9" bodyfile="Drivers/CMSIS/Include/core_armv8mml.h" bodystart="1646" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga2eb70427eeaa7344196219cf5a8620a4" prot="public" static="no">
        <name>FPU_FPCCR_USER_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gaea663104375ce6be15470e3db294c92d" kindref="member">FPU_FPCCR_USER_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: privilege level bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv8mml.h" line="1647" column="9" bodyfile="Drivers/CMSIS/Include/core_armv8mml.h" bodystart="1647" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga803bf3f6d15b04deaad0801bee5b35ed" prot="public" static="no">
        <name>FPU_FPCCR_LSPACT_Pos</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: Lazy state preservation active bit Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv8mml.h" line="1649" column="9" bodyfile="Drivers/CMSIS/Include/core_armv8mml.h" bodystart="1649" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga86e7c2fa52ba65c3b535dfa33f2586eb" prot="public" static="no">
        <name>FPU_FPCCR_LSPACT_Msk</name>
        <initializer>(1UL /*&lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga803bf3f6d15b04deaad0801bee5b35ed" kindref="member">FPU_FPCCR_LSPACT_Pos</ref>*/)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: Lazy state preservation active bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv8mml.h" line="1650" column="9" bodyfile="Drivers/CMSIS/Include/core_armv8mml.h" bodystart="1650" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gaf45377b7e45be8517ddbcf2028b80ae7" prot="public" static="no">
        <name>FPU_FPCAR_ADDRESS_Pos</name>
        <initializer>3U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCAR: ADDRESS bit Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv8mml.h" line="1653" column="9" bodyfile="Drivers/CMSIS/Include/core_armv8mml.h" bodystart="1653" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga517d89370c81325c5387b9c3085ac554" prot="public" static="no">
        <name>FPU_FPCAR_ADDRESS_Msk</name>
        <initializer>(0x1FFFFFFFUL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gaf45377b7e45be8517ddbcf2028b80ae7" kindref="member">FPU_FPCAR_ADDRESS_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCAR: ADDRESS bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv8mml.h" line="1654" column="9" bodyfile="Drivers/CMSIS/Include/core_armv8mml.h" bodystart="1654" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga138f54bc002629ab3e4de814c58abb29" prot="public" static="no">
        <name>FPU_FPDSCR_AHP_Pos</name>
        <initializer>26U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPDSCR: AHP bit Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv8mml.h" line="1657" column="9" bodyfile="Drivers/CMSIS/Include/core_armv8mml.h" bodystart="1657" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gab2789cebebda5fda8c4e9d87e24f32be" prot="public" static="no">
        <name>FPU_FPDSCR_AHP_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga138f54bc002629ab3e4de814c58abb29" kindref="member">FPU_FPDSCR_AHP_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPDSCR: AHP bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv8mml.h" line="1658" column="9" bodyfile="Drivers/CMSIS/Include/core_armv8mml.h" bodystart="1658" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga41776b80fa450ef2ea6d3fee89aa35f2" prot="public" static="no">
        <name>FPU_FPDSCR_DN_Pos</name>
        <initializer>25U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPDSCR: DN bit Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv8mml.h" line="1660" column="9" bodyfile="Drivers/CMSIS/Include/core_armv8mml.h" bodystart="1660" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga40c2d4a297ca2ceffe174703a4ad17f6" prot="public" static="no">
        <name>FPU_FPDSCR_DN_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga41776b80fa450ef2ea6d3fee89aa35f2" kindref="member">FPU_FPDSCR_DN_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPDSCR: DN bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv8mml.h" line="1661" column="9" bodyfile="Drivers/CMSIS/Include/core_armv8mml.h" bodystart="1661" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gab3c2fc96e312ba47b902d5f80d9b8575" prot="public" static="no">
        <name>FPU_FPDSCR_FZ_Pos</name>
        <initializer>24U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPDSCR: FZ bit Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv8mml.h" line="1663" column="9" bodyfile="Drivers/CMSIS/Include/core_armv8mml.h" bodystart="1663" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gaae7d901442d4af97c6d22939cffc8ad9" prot="public" static="no">
        <name>FPU_FPDSCR_FZ_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gab3c2fc96e312ba47b902d5f80d9b8575" kindref="member">FPU_FPDSCR_FZ_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPDSCR: FZ bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv8mml.h" line="1664" column="9" bodyfile="Drivers/CMSIS/Include/core_armv8mml.h" bodystart="1664" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga7aeedf36be8f170dd3e276028e8e29ed" prot="public" static="no">
        <name>FPU_FPDSCR_RMode_Pos</name>
        <initializer>22U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPDSCR: RMode bit Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv8mml.h" line="1666" column="9" bodyfile="Drivers/CMSIS/Include/core_armv8mml.h" bodystart="1666" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga449beb50211f8e97df6b2640c82c4741" prot="public" static="no">
        <name>FPU_FPDSCR_RMode_Msk</name>
        <initializer>(3UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga7aeedf36be8f170dd3e276028e8e29ed" kindref="member">FPU_FPDSCR_RMode_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPDSCR: RMode bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv8mml.h" line="1667" column="9" bodyfile="Drivers/CMSIS/Include/core_armv8mml.h" bodystart="1667" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga1ebcc9076f08013f0ea814540df03e82" prot="public" static="no">
        <name>FPU_MVFR0_FP_rounding_modes_Pos</name>
        <initializer>28U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: FP rounding modes bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv8mml.h" line="1670" column="9" bodyfile="Drivers/CMSIS/Include/core_armv8mml.h" bodystart="1670" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gae6dc9339ac72227d5d54360bb9fbef1b" prot="public" static="no">
        <name>FPU_MVFR0_FP_rounding_modes_Msk</name>
        <initializer>(0xFUL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga1ebcc9076f08013f0ea814540df03e82" kindref="member">FPU_MVFR0_FP_rounding_modes_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: FP rounding modes bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv8mml.h" line="1671" column="9" bodyfile="Drivers/CMSIS/Include/core_armv8mml.h" bodystart="1671" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gabbf83a918536ebf10889cee71a0404c7" prot="public" static="no">
        <name>FPU_MVFR0_Short_vectors_Pos</name>
        <initializer>24U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: Short vectors bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv8mml.h" line="1673" column="9" bodyfile="Drivers/CMSIS/Include/core_armv8mml.h" bodystart="1673" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gabf261a72023fdfc64f32c6b21d55c5b9" prot="public" static="no">
        <name>FPU_MVFR0_Short_vectors_Msk</name>
        <initializer>(0xFUL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gabbf83a918536ebf10889cee71a0404c7" kindref="member">FPU_MVFR0_Short_vectors_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: Short vectors bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv8mml.h" line="1674" column="9" bodyfile="Drivers/CMSIS/Include/core_armv8mml.h" bodystart="1674" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga176c85453ba03257bf263adec05f7344" prot="public" static="no">
        <name>FPU_MVFR0_Square_root_Pos</name>
        <initializer>20U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: Square root bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv8mml.h" line="1676" column="9" bodyfile="Drivers/CMSIS/Include/core_armv8mml.h" bodystart="1676" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga3ec0bfec1640bdaf9dff027f275b446d" prot="public" static="no">
        <name>FPU_MVFR0_Square_root_Msk</name>
        <initializer>(0xFUL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga176c85453ba03257bf263adec05f7344" kindref="member">FPU_MVFR0_Square_root_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: Square root bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv8mml.h" line="1677" column="9" bodyfile="Drivers/CMSIS/Include/core_armv8mml.h" bodystart="1677" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga167be203091e6cc7d00ad40ca48c4396" prot="public" static="no">
        <name>FPU_MVFR0_Divide_Pos</name>
        <initializer>16U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: Divide bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv8mml.h" line="1679" column="9" bodyfile="Drivers/CMSIS/Include/core_armv8mml.h" bodystart="1679" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gaeb7370768c6cdf06f8a15c86c6102ed2" prot="public" static="no">
        <name>FPU_MVFR0_Divide_Msk</name>
        <initializer>(0xFUL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga167be203091e6cc7d00ad40ca48c4396" kindref="member">FPU_MVFR0_Divide_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: Divide bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv8mml.h" line="1680" column="9" bodyfile="Drivers/CMSIS/Include/core_armv8mml.h" bodystart="1680" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga5c0715c41c4470f8bb0b6dcd34707f1c" prot="public" static="no">
        <name>FPU_MVFR0_FP_excep_trapping_Pos</name>
        <initializer>12U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: FP exception trapping bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv8mml.h" line="1682" column="9" bodyfile="Drivers/CMSIS/Include/core_armv8mml.h" bodystart="1682" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga29bbddd679e821e050699fda23e6c85e" prot="public" static="no">
        <name>FPU_MVFR0_FP_excep_trapping_Msk</name>
        <initializer>(0xFUL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga5c0715c41c4470f8bb0b6dcd34707f1c" kindref="member">FPU_MVFR0_FP_excep_trapping_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: FP exception trapping bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv8mml.h" line="1683" column="9" bodyfile="Drivers/CMSIS/Include/core_armv8mml.h" bodystart="1683" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga461e26147be0c39402a78cb6249e8f84" prot="public" static="no">
        <name>FPU_MVFR0_Double_precision_Pos</name>
        <initializer>8U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: Double-precision bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv8mml.h" line="1685" column="9" bodyfile="Drivers/CMSIS/Include/core_armv8mml.h" bodystart="1685" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga3f2c8c6c759ffe70f548a165602ea901" prot="public" static="no">
        <name>FPU_MVFR0_Double_precision_Msk</name>
        <initializer>(0xFUL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga461e26147be0c39402a78cb6249e8f84" kindref="member">FPU_MVFR0_Double_precision_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: Double-precision bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv8mml.h" line="1686" column="9" bodyfile="Drivers/CMSIS/Include/core_armv8mml.h" bodystart="1686" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga1b4e9fe31992b1495c7a158747d42571" prot="public" static="no">
        <name>FPU_MVFR0_Single_precision_Pos</name>
        <initializer>4U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: Single-precision bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv8mml.h" line="1688" column="9" bodyfile="Drivers/CMSIS/Include/core_armv8mml.h" bodystart="1688" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga95008f205c9d25e4ffebdbdc50d5ae44" prot="public" static="no">
        <name>FPU_MVFR0_Single_precision_Msk</name>
        <initializer>(0xFUL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga1b4e9fe31992b1495c7a158747d42571" kindref="member">FPU_MVFR0_Single_precision_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: Single-precision bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv8mml.h" line="1689" column="9" bodyfile="Drivers/CMSIS/Include/core_armv8mml.h" bodystart="1689" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gaa1de44af3e3162c8c176a57564611618" prot="public" static="no">
        <name>FPU_MVFR0_A_SIMD_registers_Pos</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: A_SIMD registers bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv8mml.h" line="1691" column="9" bodyfile="Drivers/CMSIS/Include/core_armv8mml.h" bodystart="1691" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga118f13f9562805356e92b5ad52573021" prot="public" static="no">
        <name>FPU_MVFR0_A_SIMD_registers_Msk</name>
        <initializer>(0xFUL /*&lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gaa1de44af3e3162c8c176a57564611618" kindref="member">FPU_MVFR0_A_SIMD_registers_Pos</ref>*/)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: A_SIMD registers bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv8mml.h" line="1692" column="9" bodyfile="Drivers/CMSIS/Include/core_armv8mml.h" bodystart="1692" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga68c53771f02f4c73122a7b40796549cc" prot="public" static="no">
        <name>FPU_MVFR1_FP_fused_MAC_Pos</name>
        <initializer>28U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR1: FP fused MAC bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv8mml.h" line="1695" column="9" bodyfile="Drivers/CMSIS/Include/core_armv8mml.h" bodystart="1695" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gaf5129ab18948ff573a1ab29f0be47bc2" prot="public" static="no">
        <name>FPU_MVFR1_FP_fused_MAC_Msk</name>
        <initializer>(0xFUL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga68c53771f02f4c73122a7b40796549cc" kindref="member">FPU_MVFR1_FP_fused_MAC_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR1: FP fused MAC bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv8mml.h" line="1696" column="9" bodyfile="Drivers/CMSIS/Include/core_armv8mml.h" bodystart="1696" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga02ceac0abcbdc8670633056bec005bfd" prot="public" static="no">
        <name>FPU_MVFR1_FP_HPFP_Pos</name>
        <initializer>24U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR1: FP HPFP bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv8mml.h" line="1698" column="9" bodyfile="Drivers/CMSIS/Include/core_armv8mml.h" bodystart="1698" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gafe29dd327ed3b723b3f01759568e116d" prot="public" static="no">
        <name>FPU_MVFR1_FP_HPFP_Msk</name>
        <initializer>(0xFUL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga02ceac0abcbdc8670633056bec005bfd" kindref="member">FPU_MVFR1_FP_HPFP_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR1: FP HPFP bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv8mml.h" line="1699" column="9" bodyfile="Drivers/CMSIS/Include/core_armv8mml.h" bodystart="1699" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gae34d7ce42e50e2f1ea3e654fd3ba690a" prot="public" static="no">
        <name>FPU_MVFR1_D_NaN_mode_Pos</name>
        <initializer>4U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR1: D_NaN mode bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv8mml.h" line="1701" column="9" bodyfile="Drivers/CMSIS/Include/core_armv8mml.h" bodystart="1701" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gad6af7c4632dba5a417307d456fe9b8a7" prot="public" static="no">
        <name>FPU_MVFR1_D_NaN_mode_Msk</name>
        <initializer>(0xFUL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gae34d7ce42e50e2f1ea3e654fd3ba690a" kindref="member">FPU_MVFR1_D_NaN_mode_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR1: D_NaN mode bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv8mml.h" line="1702" column="9" bodyfile="Drivers/CMSIS/Include/core_armv8mml.h" bodystart="1702" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga7faa5bfa85036f8511793234cbbc2409" prot="public" static="no">
        <name>FPU_MVFR1_FtZ_mode_Pos</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR1: FtZ mode bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv8mml.h" line="1704" column="9" bodyfile="Drivers/CMSIS/Include/core_armv8mml.h" bodystart="1704" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gac566bde39a7afcceffbb21d830c269c1" prot="public" static="no">
        <name>FPU_MVFR1_FtZ_mode_Msk</name>
        <initializer>(0xFUL /*&lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga7faa5bfa85036f8511793234cbbc2409" kindref="member">FPU_MVFR1_FtZ_mode_Pos</ref>*/)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR1: FtZ mode bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv8mml.h" line="1705" column="9" bodyfile="Drivers/CMSIS/Include/core_armv8mml.h" bodystart="1705" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga4228a923ddf665f868e56b4b9e9bff7b" prot="public" static="no">
        <name>FPU_FPCCR_ASPEN_Pos</name>
        <initializer>31U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: ASPEN bit Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm33.h" line="1676" column="9" bodyfile="Drivers/CMSIS/Include/core_cm33.h" bodystart="1676" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga309886ff6bbd25cb13c061c6683c6c0c" prot="public" static="no">
        <name>FPU_FPCCR_ASPEN_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga4228a923ddf665f868e56b4b9e9bff7b" kindref="member">FPU_FPCCR_ASPEN_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: ASPEN bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm33.h" line="1677" column="9" bodyfile="Drivers/CMSIS/Include/core_cm33.h" bodystart="1677" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gac7d70e051fe759ad8fed83bf5b5aebc1" prot="public" static="no">
        <name>FPU_FPCCR_LSPEN_Pos</name>
        <initializer>30U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: LSPEN Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm33.h" line="1679" column="9" bodyfile="Drivers/CMSIS/Include/core_cm33.h" bodystart="1679" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gaf4ab19de45df6522dd882bc116f938e9" prot="public" static="no">
        <name>FPU_FPCCR_LSPEN_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gac7d70e051fe759ad8fed83bf5b5aebc1" kindref="member">FPU_FPCCR_LSPEN_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: LSPEN bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm33.h" line="1680" column="9" bodyfile="Drivers/CMSIS/Include/core_cm33.h" bodystart="1680" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gae0a4effc79209d821ded517c2be326ba" prot="public" static="no">
        <name>FPU_FPCCR_MONRDY_Pos</name>
        <initializer>8U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: MONRDY Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm33.h" line="1700" column="9" bodyfile="Drivers/CMSIS/Include/core_cm33.h" bodystart="1700" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga42067729a887081cf56b8fe1029be7a1" prot="public" static="no">
        <name>FPU_FPCCR_MONRDY_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gae0a4effc79209d821ded517c2be326ba" kindref="member">FPU_FPCCR_MONRDY_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: MONRDY bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm33.h" line="1701" column="9" bodyfile="Drivers/CMSIS/Include/core_cm33.h" bodystart="1701" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga6d633920f92c3ce4133d769701619b17" prot="public" static="no">
        <name>FPU_FPCCR_BFRDY_Pos</name>
        <initializer>6U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: BFRDY Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm33.h" line="1706" column="9" bodyfile="Drivers/CMSIS/Include/core_cm33.h" bodystart="1706" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gad349eb1323d8399d54a04c0bfd520cb2" prot="public" static="no">
        <name>FPU_FPCCR_BFRDY_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga6d633920f92c3ce4133d769701619b17" kindref="member">FPU_FPCCR_BFRDY_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: BFRDY bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm33.h" line="1707" column="9" bodyfile="Drivers/CMSIS/Include/core_cm33.h" bodystart="1707" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gaccdb481211629f9440431439231187f1" prot="public" static="no">
        <name>FPU_FPCCR_MMRDY_Pos</name>
        <initializer>5U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: MMRDY Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm33.h" line="1709" column="9" bodyfile="Drivers/CMSIS/Include/core_cm33.h" bodystart="1709" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gadedfaec9fdd07261573e823a4dcfb5c4" prot="public" static="no">
        <name>FPU_FPCCR_MMRDY_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gaccdb481211629f9440431439231187f1" kindref="member">FPU_FPCCR_MMRDY_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: MMRDY bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm33.h" line="1710" column="9" bodyfile="Drivers/CMSIS/Include/core_cm33.h" bodystart="1710" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gab12733991487acc2da41ca300fe36fb6" prot="public" static="no">
        <name>FPU_FPCCR_HFRDY_Pos</name>
        <initializer>4U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: HFRDY Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm33.h" line="1712" column="9" bodyfile="Drivers/CMSIS/Include/core_cm33.h" bodystart="1712" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gaf4beaa279abff34828344bd594fff8a1" prot="public" static="no">
        <name>FPU_FPCCR_HFRDY_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gab12733991487acc2da41ca300fe36fb6" kindref="member">FPU_FPCCR_HFRDY_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: HFRDY bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm33.h" line="1713" column="9" bodyfile="Drivers/CMSIS/Include/core_cm33.h" bodystart="1713" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga0937d64c42374200af44b22e5b49fd26" prot="public" static="no">
        <name>FPU_FPCCR_THREAD_Pos</name>
        <initializer>3U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: processor mode bit Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm33.h" line="1715" column="9" bodyfile="Drivers/CMSIS/Include/core_cm33.h" bodystart="1715" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga8d18cd88336d63d4b1810383aa8da700" prot="public" static="no">
        <name>FPU_FPCCR_THREAD_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga0937d64c42374200af44b22e5b49fd26" kindref="member">FPU_FPCCR_THREAD_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: processor mode active bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm33.h" line="1716" column="9" bodyfile="Drivers/CMSIS/Include/core_cm33.h" bodystart="1716" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gaea663104375ce6be15470e3db294c92d" prot="public" static="no">
        <name>FPU_FPCCR_USER_Pos</name>
        <initializer>1U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: privilege level bit Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm33.h" line="1721" column="9" bodyfile="Drivers/CMSIS/Include/core_cm33.h" bodystart="1721" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga2eb70427eeaa7344196219cf5a8620a4" prot="public" static="no">
        <name>FPU_FPCCR_USER_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gaea663104375ce6be15470e3db294c92d" kindref="member">FPU_FPCCR_USER_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: privilege level bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm33.h" line="1722" column="9" bodyfile="Drivers/CMSIS/Include/core_cm33.h" bodystart="1722" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga803bf3f6d15b04deaad0801bee5b35ed" prot="public" static="no">
        <name>FPU_FPCCR_LSPACT_Pos</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: Lazy state preservation active bit Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm33.h" line="1724" column="9" bodyfile="Drivers/CMSIS/Include/core_cm33.h" bodystart="1724" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga86e7c2fa52ba65c3b535dfa33f2586eb" prot="public" static="no">
        <name>FPU_FPCCR_LSPACT_Msk</name>
        <initializer>(1UL /*&lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga803bf3f6d15b04deaad0801bee5b35ed" kindref="member">FPU_FPCCR_LSPACT_Pos</ref>*/)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: Lazy state preservation active bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm33.h" line="1725" column="9" bodyfile="Drivers/CMSIS/Include/core_cm33.h" bodystart="1725" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gaf45377b7e45be8517ddbcf2028b80ae7" prot="public" static="no">
        <name>FPU_FPCAR_ADDRESS_Pos</name>
        <initializer>3U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCAR: ADDRESS bit Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm33.h" line="1728" column="9" bodyfile="Drivers/CMSIS/Include/core_cm33.h" bodystart="1728" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga517d89370c81325c5387b9c3085ac554" prot="public" static="no">
        <name>FPU_FPCAR_ADDRESS_Msk</name>
        <initializer>(0x1FFFFFFFUL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gaf45377b7e45be8517ddbcf2028b80ae7" kindref="member">FPU_FPCAR_ADDRESS_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCAR: ADDRESS bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm33.h" line="1729" column="9" bodyfile="Drivers/CMSIS/Include/core_cm33.h" bodystart="1729" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga138f54bc002629ab3e4de814c58abb29" prot="public" static="no">
        <name>FPU_FPDSCR_AHP_Pos</name>
        <initializer>26U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPDSCR: AHP bit Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm33.h" line="1732" column="9" bodyfile="Drivers/CMSIS/Include/core_cm33.h" bodystart="1732" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gab2789cebebda5fda8c4e9d87e24f32be" prot="public" static="no">
        <name>FPU_FPDSCR_AHP_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga138f54bc002629ab3e4de814c58abb29" kindref="member">FPU_FPDSCR_AHP_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPDSCR: AHP bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm33.h" line="1733" column="9" bodyfile="Drivers/CMSIS/Include/core_cm33.h" bodystart="1733" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga41776b80fa450ef2ea6d3fee89aa35f2" prot="public" static="no">
        <name>FPU_FPDSCR_DN_Pos</name>
        <initializer>25U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPDSCR: DN bit Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm33.h" line="1735" column="9" bodyfile="Drivers/CMSIS/Include/core_cm33.h" bodystart="1735" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga40c2d4a297ca2ceffe174703a4ad17f6" prot="public" static="no">
        <name>FPU_FPDSCR_DN_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga41776b80fa450ef2ea6d3fee89aa35f2" kindref="member">FPU_FPDSCR_DN_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPDSCR: DN bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm33.h" line="1736" column="9" bodyfile="Drivers/CMSIS/Include/core_cm33.h" bodystart="1736" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gab3c2fc96e312ba47b902d5f80d9b8575" prot="public" static="no">
        <name>FPU_FPDSCR_FZ_Pos</name>
        <initializer>24U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPDSCR: FZ bit Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm33.h" line="1738" column="9" bodyfile="Drivers/CMSIS/Include/core_cm33.h" bodystart="1738" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gaae7d901442d4af97c6d22939cffc8ad9" prot="public" static="no">
        <name>FPU_FPDSCR_FZ_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gab3c2fc96e312ba47b902d5f80d9b8575" kindref="member">FPU_FPDSCR_FZ_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPDSCR: FZ bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm33.h" line="1739" column="9" bodyfile="Drivers/CMSIS/Include/core_cm33.h" bodystart="1739" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga7aeedf36be8f170dd3e276028e8e29ed" prot="public" static="no">
        <name>FPU_FPDSCR_RMode_Pos</name>
        <initializer>22U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPDSCR: RMode bit Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm33.h" line="1741" column="9" bodyfile="Drivers/CMSIS/Include/core_cm33.h" bodystart="1741" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga449beb50211f8e97df6b2640c82c4741" prot="public" static="no">
        <name>FPU_FPDSCR_RMode_Msk</name>
        <initializer>(3UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga7aeedf36be8f170dd3e276028e8e29ed" kindref="member">FPU_FPDSCR_RMode_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPDSCR: RMode bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm33.h" line="1742" column="9" bodyfile="Drivers/CMSIS/Include/core_cm33.h" bodystart="1742" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga1ebcc9076f08013f0ea814540df03e82" prot="public" static="no">
        <name>FPU_MVFR0_FP_rounding_modes_Pos</name>
        <initializer>28U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: FP rounding modes bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm33.h" line="1745" column="9" bodyfile="Drivers/CMSIS/Include/core_cm33.h" bodystart="1745" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gae6dc9339ac72227d5d54360bb9fbef1b" prot="public" static="no">
        <name>FPU_MVFR0_FP_rounding_modes_Msk</name>
        <initializer>(0xFUL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga1ebcc9076f08013f0ea814540df03e82" kindref="member">FPU_MVFR0_FP_rounding_modes_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: FP rounding modes bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm33.h" line="1746" column="9" bodyfile="Drivers/CMSIS/Include/core_cm33.h" bodystart="1746" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gabbf83a918536ebf10889cee71a0404c7" prot="public" static="no">
        <name>FPU_MVFR0_Short_vectors_Pos</name>
        <initializer>24U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: Short vectors bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm33.h" line="1748" column="9" bodyfile="Drivers/CMSIS/Include/core_cm33.h" bodystart="1748" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gabf261a72023fdfc64f32c6b21d55c5b9" prot="public" static="no">
        <name>FPU_MVFR0_Short_vectors_Msk</name>
        <initializer>(0xFUL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gabbf83a918536ebf10889cee71a0404c7" kindref="member">FPU_MVFR0_Short_vectors_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: Short vectors bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm33.h" line="1749" column="9" bodyfile="Drivers/CMSIS/Include/core_cm33.h" bodystart="1749" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga176c85453ba03257bf263adec05f7344" prot="public" static="no">
        <name>FPU_MVFR0_Square_root_Pos</name>
        <initializer>20U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: Square root bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm33.h" line="1751" column="9" bodyfile="Drivers/CMSIS/Include/core_cm33.h" bodystart="1751" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga3ec0bfec1640bdaf9dff027f275b446d" prot="public" static="no">
        <name>FPU_MVFR0_Square_root_Msk</name>
        <initializer>(0xFUL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga176c85453ba03257bf263adec05f7344" kindref="member">FPU_MVFR0_Square_root_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: Square root bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm33.h" line="1752" column="9" bodyfile="Drivers/CMSIS/Include/core_cm33.h" bodystart="1752" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga167be203091e6cc7d00ad40ca48c4396" prot="public" static="no">
        <name>FPU_MVFR0_Divide_Pos</name>
        <initializer>16U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: Divide bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm33.h" line="1754" column="9" bodyfile="Drivers/CMSIS/Include/core_cm33.h" bodystart="1754" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gaeb7370768c6cdf06f8a15c86c6102ed2" prot="public" static="no">
        <name>FPU_MVFR0_Divide_Msk</name>
        <initializer>(0xFUL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga167be203091e6cc7d00ad40ca48c4396" kindref="member">FPU_MVFR0_Divide_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: Divide bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm33.h" line="1755" column="9" bodyfile="Drivers/CMSIS/Include/core_cm33.h" bodystart="1755" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga5c0715c41c4470f8bb0b6dcd34707f1c" prot="public" static="no">
        <name>FPU_MVFR0_FP_excep_trapping_Pos</name>
        <initializer>12U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: FP exception trapping bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm33.h" line="1757" column="9" bodyfile="Drivers/CMSIS/Include/core_cm33.h" bodystart="1757" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga29bbddd679e821e050699fda23e6c85e" prot="public" static="no">
        <name>FPU_MVFR0_FP_excep_trapping_Msk</name>
        <initializer>(0xFUL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga5c0715c41c4470f8bb0b6dcd34707f1c" kindref="member">FPU_MVFR0_FP_excep_trapping_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: FP exception trapping bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm33.h" line="1758" column="9" bodyfile="Drivers/CMSIS/Include/core_cm33.h" bodystart="1758" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga461e26147be0c39402a78cb6249e8f84" prot="public" static="no">
        <name>FPU_MVFR0_Double_precision_Pos</name>
        <initializer>8U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: Double-precision bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm33.h" line="1760" column="9" bodyfile="Drivers/CMSIS/Include/core_cm33.h" bodystart="1760" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga3f2c8c6c759ffe70f548a165602ea901" prot="public" static="no">
        <name>FPU_MVFR0_Double_precision_Msk</name>
        <initializer>(0xFUL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga461e26147be0c39402a78cb6249e8f84" kindref="member">FPU_MVFR0_Double_precision_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: Double-precision bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm33.h" line="1761" column="9" bodyfile="Drivers/CMSIS/Include/core_cm33.h" bodystart="1761" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga1b4e9fe31992b1495c7a158747d42571" prot="public" static="no">
        <name>FPU_MVFR0_Single_precision_Pos</name>
        <initializer>4U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: Single-precision bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm33.h" line="1763" column="9" bodyfile="Drivers/CMSIS/Include/core_cm33.h" bodystart="1763" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga95008f205c9d25e4ffebdbdc50d5ae44" prot="public" static="no">
        <name>FPU_MVFR0_Single_precision_Msk</name>
        <initializer>(0xFUL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga1b4e9fe31992b1495c7a158747d42571" kindref="member">FPU_MVFR0_Single_precision_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: Single-precision bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm33.h" line="1764" column="9" bodyfile="Drivers/CMSIS/Include/core_cm33.h" bodystart="1764" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gaa1de44af3e3162c8c176a57564611618" prot="public" static="no">
        <name>FPU_MVFR0_A_SIMD_registers_Pos</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: A_SIMD registers bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm33.h" line="1766" column="9" bodyfile="Drivers/CMSIS/Include/core_cm33.h" bodystart="1766" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga118f13f9562805356e92b5ad52573021" prot="public" static="no">
        <name>FPU_MVFR0_A_SIMD_registers_Msk</name>
        <initializer>(0xFUL /*&lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gaa1de44af3e3162c8c176a57564611618" kindref="member">FPU_MVFR0_A_SIMD_registers_Pos</ref>*/)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: A_SIMD registers bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm33.h" line="1767" column="9" bodyfile="Drivers/CMSIS/Include/core_cm33.h" bodystart="1767" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga68c53771f02f4c73122a7b40796549cc" prot="public" static="no">
        <name>FPU_MVFR1_FP_fused_MAC_Pos</name>
        <initializer>28U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR1: FP fused MAC bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm33.h" line="1770" column="9" bodyfile="Drivers/CMSIS/Include/core_cm33.h" bodystart="1770" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gaf5129ab18948ff573a1ab29f0be47bc2" prot="public" static="no">
        <name>FPU_MVFR1_FP_fused_MAC_Msk</name>
        <initializer>(0xFUL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga68c53771f02f4c73122a7b40796549cc" kindref="member">FPU_MVFR1_FP_fused_MAC_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR1: FP fused MAC bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm33.h" line="1771" column="9" bodyfile="Drivers/CMSIS/Include/core_cm33.h" bodystart="1771" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga02ceac0abcbdc8670633056bec005bfd" prot="public" static="no">
        <name>FPU_MVFR1_FP_HPFP_Pos</name>
        <initializer>24U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR1: FP HPFP bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm33.h" line="1773" column="9" bodyfile="Drivers/CMSIS/Include/core_cm33.h" bodystart="1773" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gafe29dd327ed3b723b3f01759568e116d" prot="public" static="no">
        <name>FPU_MVFR1_FP_HPFP_Msk</name>
        <initializer>(0xFUL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga02ceac0abcbdc8670633056bec005bfd" kindref="member">FPU_MVFR1_FP_HPFP_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR1: FP HPFP bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm33.h" line="1774" column="9" bodyfile="Drivers/CMSIS/Include/core_cm33.h" bodystart="1774" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gae34d7ce42e50e2f1ea3e654fd3ba690a" prot="public" static="no">
        <name>FPU_MVFR1_D_NaN_mode_Pos</name>
        <initializer>4U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR1: D_NaN mode bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm33.h" line="1776" column="9" bodyfile="Drivers/CMSIS/Include/core_cm33.h" bodystart="1776" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gad6af7c4632dba5a417307d456fe9b8a7" prot="public" static="no">
        <name>FPU_MVFR1_D_NaN_mode_Msk</name>
        <initializer>(0xFUL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gae34d7ce42e50e2f1ea3e654fd3ba690a" kindref="member">FPU_MVFR1_D_NaN_mode_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR1: D_NaN mode bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm33.h" line="1777" column="9" bodyfile="Drivers/CMSIS/Include/core_cm33.h" bodystart="1777" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga7faa5bfa85036f8511793234cbbc2409" prot="public" static="no">
        <name>FPU_MVFR1_FtZ_mode_Pos</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR1: FtZ mode bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm33.h" line="1779" column="9" bodyfile="Drivers/CMSIS/Include/core_cm33.h" bodystart="1779" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gac566bde39a7afcceffbb21d830c269c1" prot="public" static="no">
        <name>FPU_MVFR1_FtZ_mode_Msk</name>
        <initializer>(0xFUL /*&lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga7faa5bfa85036f8511793234cbbc2409" kindref="member">FPU_MVFR1_FtZ_mode_Pos</ref>*/)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR1: FtZ mode bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm33.h" line="1780" column="9" bodyfile="Drivers/CMSIS/Include/core_cm33.h" bodystart="1780" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga4228a923ddf665f868e56b4b9e9bff7b" prot="public" static="no">
        <name>FPU_FPCCR_ASPEN_Pos</name>
        <initializer>31U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: ASPEN bit Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm35p.h" line="1676" column="9" bodyfile="Drivers/CMSIS/Include/core_cm35p.h" bodystart="1676" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga309886ff6bbd25cb13c061c6683c6c0c" prot="public" static="no">
        <name>FPU_FPCCR_ASPEN_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga4228a923ddf665f868e56b4b9e9bff7b" kindref="member">FPU_FPCCR_ASPEN_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: ASPEN bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm35p.h" line="1677" column="9" bodyfile="Drivers/CMSIS/Include/core_cm35p.h" bodystart="1677" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gac7d70e051fe759ad8fed83bf5b5aebc1" prot="public" static="no">
        <name>FPU_FPCCR_LSPEN_Pos</name>
        <initializer>30U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: LSPEN Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm35p.h" line="1679" column="9" bodyfile="Drivers/CMSIS/Include/core_cm35p.h" bodystart="1679" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gaf4ab19de45df6522dd882bc116f938e9" prot="public" static="no">
        <name>FPU_FPCCR_LSPEN_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gac7d70e051fe759ad8fed83bf5b5aebc1" kindref="member">FPU_FPCCR_LSPEN_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: LSPEN bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm35p.h" line="1680" column="9" bodyfile="Drivers/CMSIS/Include/core_cm35p.h" bodystart="1680" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gae0a4effc79209d821ded517c2be326ba" prot="public" static="no">
        <name>FPU_FPCCR_MONRDY_Pos</name>
        <initializer>8U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: MONRDY Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm35p.h" line="1700" column="9" bodyfile="Drivers/CMSIS/Include/core_cm35p.h" bodystart="1700" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga42067729a887081cf56b8fe1029be7a1" prot="public" static="no">
        <name>FPU_FPCCR_MONRDY_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gae0a4effc79209d821ded517c2be326ba" kindref="member">FPU_FPCCR_MONRDY_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: MONRDY bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm35p.h" line="1701" column="9" bodyfile="Drivers/CMSIS/Include/core_cm35p.h" bodystart="1701" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga6d633920f92c3ce4133d769701619b17" prot="public" static="no">
        <name>FPU_FPCCR_BFRDY_Pos</name>
        <initializer>6U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: BFRDY Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm35p.h" line="1706" column="9" bodyfile="Drivers/CMSIS/Include/core_cm35p.h" bodystart="1706" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gad349eb1323d8399d54a04c0bfd520cb2" prot="public" static="no">
        <name>FPU_FPCCR_BFRDY_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga6d633920f92c3ce4133d769701619b17" kindref="member">FPU_FPCCR_BFRDY_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: BFRDY bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm35p.h" line="1707" column="9" bodyfile="Drivers/CMSIS/Include/core_cm35p.h" bodystart="1707" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gaccdb481211629f9440431439231187f1" prot="public" static="no">
        <name>FPU_FPCCR_MMRDY_Pos</name>
        <initializer>5U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: MMRDY Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm35p.h" line="1709" column="9" bodyfile="Drivers/CMSIS/Include/core_cm35p.h" bodystart="1709" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gadedfaec9fdd07261573e823a4dcfb5c4" prot="public" static="no">
        <name>FPU_FPCCR_MMRDY_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gaccdb481211629f9440431439231187f1" kindref="member">FPU_FPCCR_MMRDY_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: MMRDY bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm35p.h" line="1710" column="9" bodyfile="Drivers/CMSIS/Include/core_cm35p.h" bodystart="1710" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gab12733991487acc2da41ca300fe36fb6" prot="public" static="no">
        <name>FPU_FPCCR_HFRDY_Pos</name>
        <initializer>4U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: HFRDY Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm35p.h" line="1712" column="9" bodyfile="Drivers/CMSIS/Include/core_cm35p.h" bodystart="1712" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gaf4beaa279abff34828344bd594fff8a1" prot="public" static="no">
        <name>FPU_FPCCR_HFRDY_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gab12733991487acc2da41ca300fe36fb6" kindref="member">FPU_FPCCR_HFRDY_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: HFRDY bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm35p.h" line="1713" column="9" bodyfile="Drivers/CMSIS/Include/core_cm35p.h" bodystart="1713" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga0937d64c42374200af44b22e5b49fd26" prot="public" static="no">
        <name>FPU_FPCCR_THREAD_Pos</name>
        <initializer>3U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: processor mode bit Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm35p.h" line="1715" column="9" bodyfile="Drivers/CMSIS/Include/core_cm35p.h" bodystart="1715" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga8d18cd88336d63d4b1810383aa8da700" prot="public" static="no">
        <name>FPU_FPCCR_THREAD_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga0937d64c42374200af44b22e5b49fd26" kindref="member">FPU_FPCCR_THREAD_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: processor mode active bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm35p.h" line="1716" column="9" bodyfile="Drivers/CMSIS/Include/core_cm35p.h" bodystart="1716" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gaea663104375ce6be15470e3db294c92d" prot="public" static="no">
        <name>FPU_FPCCR_USER_Pos</name>
        <initializer>1U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: privilege level bit Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm35p.h" line="1721" column="9" bodyfile="Drivers/CMSIS/Include/core_cm35p.h" bodystart="1721" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga2eb70427eeaa7344196219cf5a8620a4" prot="public" static="no">
        <name>FPU_FPCCR_USER_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gaea663104375ce6be15470e3db294c92d" kindref="member">FPU_FPCCR_USER_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: privilege level bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm35p.h" line="1722" column="9" bodyfile="Drivers/CMSIS/Include/core_cm35p.h" bodystart="1722" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga803bf3f6d15b04deaad0801bee5b35ed" prot="public" static="no">
        <name>FPU_FPCCR_LSPACT_Pos</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: Lazy state preservation active bit Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm35p.h" line="1724" column="9" bodyfile="Drivers/CMSIS/Include/core_cm35p.h" bodystart="1724" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga86e7c2fa52ba65c3b535dfa33f2586eb" prot="public" static="no">
        <name>FPU_FPCCR_LSPACT_Msk</name>
        <initializer>(1UL /*&lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga803bf3f6d15b04deaad0801bee5b35ed" kindref="member">FPU_FPCCR_LSPACT_Pos</ref>*/)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: Lazy state preservation active bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm35p.h" line="1725" column="9" bodyfile="Drivers/CMSIS/Include/core_cm35p.h" bodystart="1725" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gaf45377b7e45be8517ddbcf2028b80ae7" prot="public" static="no">
        <name>FPU_FPCAR_ADDRESS_Pos</name>
        <initializer>3U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCAR: ADDRESS bit Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm35p.h" line="1728" column="9" bodyfile="Drivers/CMSIS/Include/core_cm35p.h" bodystart="1728" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga517d89370c81325c5387b9c3085ac554" prot="public" static="no">
        <name>FPU_FPCAR_ADDRESS_Msk</name>
        <initializer>(0x1FFFFFFFUL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gaf45377b7e45be8517ddbcf2028b80ae7" kindref="member">FPU_FPCAR_ADDRESS_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCAR: ADDRESS bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm35p.h" line="1729" column="9" bodyfile="Drivers/CMSIS/Include/core_cm35p.h" bodystart="1729" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga138f54bc002629ab3e4de814c58abb29" prot="public" static="no">
        <name>FPU_FPDSCR_AHP_Pos</name>
        <initializer>26U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPDSCR: AHP bit Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm35p.h" line="1732" column="9" bodyfile="Drivers/CMSIS/Include/core_cm35p.h" bodystart="1732" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gab2789cebebda5fda8c4e9d87e24f32be" prot="public" static="no">
        <name>FPU_FPDSCR_AHP_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga138f54bc002629ab3e4de814c58abb29" kindref="member">FPU_FPDSCR_AHP_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPDSCR: AHP bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm35p.h" line="1733" column="9" bodyfile="Drivers/CMSIS/Include/core_cm35p.h" bodystart="1733" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga41776b80fa450ef2ea6d3fee89aa35f2" prot="public" static="no">
        <name>FPU_FPDSCR_DN_Pos</name>
        <initializer>25U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPDSCR: DN bit Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm35p.h" line="1735" column="9" bodyfile="Drivers/CMSIS/Include/core_cm35p.h" bodystart="1735" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga40c2d4a297ca2ceffe174703a4ad17f6" prot="public" static="no">
        <name>FPU_FPDSCR_DN_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga41776b80fa450ef2ea6d3fee89aa35f2" kindref="member">FPU_FPDSCR_DN_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPDSCR: DN bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm35p.h" line="1736" column="9" bodyfile="Drivers/CMSIS/Include/core_cm35p.h" bodystart="1736" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gab3c2fc96e312ba47b902d5f80d9b8575" prot="public" static="no">
        <name>FPU_FPDSCR_FZ_Pos</name>
        <initializer>24U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPDSCR: FZ bit Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm35p.h" line="1738" column="9" bodyfile="Drivers/CMSIS/Include/core_cm35p.h" bodystart="1738" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gaae7d901442d4af97c6d22939cffc8ad9" prot="public" static="no">
        <name>FPU_FPDSCR_FZ_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gab3c2fc96e312ba47b902d5f80d9b8575" kindref="member">FPU_FPDSCR_FZ_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPDSCR: FZ bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm35p.h" line="1739" column="9" bodyfile="Drivers/CMSIS/Include/core_cm35p.h" bodystart="1739" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga7aeedf36be8f170dd3e276028e8e29ed" prot="public" static="no">
        <name>FPU_FPDSCR_RMode_Pos</name>
        <initializer>22U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPDSCR: RMode bit Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm35p.h" line="1741" column="9" bodyfile="Drivers/CMSIS/Include/core_cm35p.h" bodystart="1741" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga449beb50211f8e97df6b2640c82c4741" prot="public" static="no">
        <name>FPU_FPDSCR_RMode_Msk</name>
        <initializer>(3UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga7aeedf36be8f170dd3e276028e8e29ed" kindref="member">FPU_FPDSCR_RMode_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPDSCR: RMode bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm35p.h" line="1742" column="9" bodyfile="Drivers/CMSIS/Include/core_cm35p.h" bodystart="1742" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga1ebcc9076f08013f0ea814540df03e82" prot="public" static="no">
        <name>FPU_MVFR0_FP_rounding_modes_Pos</name>
        <initializer>28U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: FP rounding modes bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm35p.h" line="1745" column="9" bodyfile="Drivers/CMSIS/Include/core_cm35p.h" bodystart="1745" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gae6dc9339ac72227d5d54360bb9fbef1b" prot="public" static="no">
        <name>FPU_MVFR0_FP_rounding_modes_Msk</name>
        <initializer>(0xFUL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga1ebcc9076f08013f0ea814540df03e82" kindref="member">FPU_MVFR0_FP_rounding_modes_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: FP rounding modes bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm35p.h" line="1746" column="9" bodyfile="Drivers/CMSIS/Include/core_cm35p.h" bodystart="1746" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gabbf83a918536ebf10889cee71a0404c7" prot="public" static="no">
        <name>FPU_MVFR0_Short_vectors_Pos</name>
        <initializer>24U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: Short vectors bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm35p.h" line="1748" column="9" bodyfile="Drivers/CMSIS/Include/core_cm35p.h" bodystart="1748" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gabf261a72023fdfc64f32c6b21d55c5b9" prot="public" static="no">
        <name>FPU_MVFR0_Short_vectors_Msk</name>
        <initializer>(0xFUL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gabbf83a918536ebf10889cee71a0404c7" kindref="member">FPU_MVFR0_Short_vectors_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: Short vectors bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm35p.h" line="1749" column="9" bodyfile="Drivers/CMSIS/Include/core_cm35p.h" bodystart="1749" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga176c85453ba03257bf263adec05f7344" prot="public" static="no">
        <name>FPU_MVFR0_Square_root_Pos</name>
        <initializer>20U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: Square root bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm35p.h" line="1751" column="9" bodyfile="Drivers/CMSIS/Include/core_cm35p.h" bodystart="1751" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga3ec0bfec1640bdaf9dff027f275b446d" prot="public" static="no">
        <name>FPU_MVFR0_Square_root_Msk</name>
        <initializer>(0xFUL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga176c85453ba03257bf263adec05f7344" kindref="member">FPU_MVFR0_Square_root_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: Square root bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm35p.h" line="1752" column="9" bodyfile="Drivers/CMSIS/Include/core_cm35p.h" bodystart="1752" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga167be203091e6cc7d00ad40ca48c4396" prot="public" static="no">
        <name>FPU_MVFR0_Divide_Pos</name>
        <initializer>16U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: Divide bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm35p.h" line="1754" column="9" bodyfile="Drivers/CMSIS/Include/core_cm35p.h" bodystart="1754" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gaeb7370768c6cdf06f8a15c86c6102ed2" prot="public" static="no">
        <name>FPU_MVFR0_Divide_Msk</name>
        <initializer>(0xFUL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga167be203091e6cc7d00ad40ca48c4396" kindref="member">FPU_MVFR0_Divide_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: Divide bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm35p.h" line="1755" column="9" bodyfile="Drivers/CMSIS/Include/core_cm35p.h" bodystart="1755" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga5c0715c41c4470f8bb0b6dcd34707f1c" prot="public" static="no">
        <name>FPU_MVFR0_FP_excep_trapping_Pos</name>
        <initializer>12U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: FP exception trapping bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm35p.h" line="1757" column="9" bodyfile="Drivers/CMSIS/Include/core_cm35p.h" bodystart="1757" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga29bbddd679e821e050699fda23e6c85e" prot="public" static="no">
        <name>FPU_MVFR0_FP_excep_trapping_Msk</name>
        <initializer>(0xFUL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga5c0715c41c4470f8bb0b6dcd34707f1c" kindref="member">FPU_MVFR0_FP_excep_trapping_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: FP exception trapping bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm35p.h" line="1758" column="9" bodyfile="Drivers/CMSIS/Include/core_cm35p.h" bodystart="1758" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga461e26147be0c39402a78cb6249e8f84" prot="public" static="no">
        <name>FPU_MVFR0_Double_precision_Pos</name>
        <initializer>8U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: Double-precision bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm35p.h" line="1760" column="9" bodyfile="Drivers/CMSIS/Include/core_cm35p.h" bodystart="1760" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga3f2c8c6c759ffe70f548a165602ea901" prot="public" static="no">
        <name>FPU_MVFR0_Double_precision_Msk</name>
        <initializer>(0xFUL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga461e26147be0c39402a78cb6249e8f84" kindref="member">FPU_MVFR0_Double_precision_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: Double-precision bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm35p.h" line="1761" column="9" bodyfile="Drivers/CMSIS/Include/core_cm35p.h" bodystart="1761" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga1b4e9fe31992b1495c7a158747d42571" prot="public" static="no">
        <name>FPU_MVFR0_Single_precision_Pos</name>
        <initializer>4U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: Single-precision bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm35p.h" line="1763" column="9" bodyfile="Drivers/CMSIS/Include/core_cm35p.h" bodystart="1763" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga95008f205c9d25e4ffebdbdc50d5ae44" prot="public" static="no">
        <name>FPU_MVFR0_Single_precision_Msk</name>
        <initializer>(0xFUL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga1b4e9fe31992b1495c7a158747d42571" kindref="member">FPU_MVFR0_Single_precision_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: Single-precision bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm35p.h" line="1764" column="9" bodyfile="Drivers/CMSIS/Include/core_cm35p.h" bodystart="1764" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gaa1de44af3e3162c8c176a57564611618" prot="public" static="no">
        <name>FPU_MVFR0_A_SIMD_registers_Pos</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: A_SIMD registers bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm35p.h" line="1766" column="9" bodyfile="Drivers/CMSIS/Include/core_cm35p.h" bodystart="1766" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga118f13f9562805356e92b5ad52573021" prot="public" static="no">
        <name>FPU_MVFR0_A_SIMD_registers_Msk</name>
        <initializer>(0xFUL /*&lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gaa1de44af3e3162c8c176a57564611618" kindref="member">FPU_MVFR0_A_SIMD_registers_Pos</ref>*/)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: A_SIMD registers bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm35p.h" line="1767" column="9" bodyfile="Drivers/CMSIS/Include/core_cm35p.h" bodystart="1767" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga68c53771f02f4c73122a7b40796549cc" prot="public" static="no">
        <name>FPU_MVFR1_FP_fused_MAC_Pos</name>
        <initializer>28U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR1: FP fused MAC bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm35p.h" line="1770" column="9" bodyfile="Drivers/CMSIS/Include/core_cm35p.h" bodystart="1770" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gaf5129ab18948ff573a1ab29f0be47bc2" prot="public" static="no">
        <name>FPU_MVFR1_FP_fused_MAC_Msk</name>
        <initializer>(0xFUL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga68c53771f02f4c73122a7b40796549cc" kindref="member">FPU_MVFR1_FP_fused_MAC_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR1: FP fused MAC bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm35p.h" line="1771" column="9" bodyfile="Drivers/CMSIS/Include/core_cm35p.h" bodystart="1771" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga02ceac0abcbdc8670633056bec005bfd" prot="public" static="no">
        <name>FPU_MVFR1_FP_HPFP_Pos</name>
        <initializer>24U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR1: FP HPFP bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm35p.h" line="1773" column="9" bodyfile="Drivers/CMSIS/Include/core_cm35p.h" bodystart="1773" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gafe29dd327ed3b723b3f01759568e116d" prot="public" static="no">
        <name>FPU_MVFR1_FP_HPFP_Msk</name>
        <initializer>(0xFUL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga02ceac0abcbdc8670633056bec005bfd" kindref="member">FPU_MVFR1_FP_HPFP_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR1: FP HPFP bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm35p.h" line="1774" column="9" bodyfile="Drivers/CMSIS/Include/core_cm35p.h" bodystart="1774" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gae34d7ce42e50e2f1ea3e654fd3ba690a" prot="public" static="no">
        <name>FPU_MVFR1_D_NaN_mode_Pos</name>
        <initializer>4U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR1: D_NaN mode bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm35p.h" line="1776" column="9" bodyfile="Drivers/CMSIS/Include/core_cm35p.h" bodystart="1776" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gad6af7c4632dba5a417307d456fe9b8a7" prot="public" static="no">
        <name>FPU_MVFR1_D_NaN_mode_Msk</name>
        <initializer>(0xFUL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gae34d7ce42e50e2f1ea3e654fd3ba690a" kindref="member">FPU_MVFR1_D_NaN_mode_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR1: D_NaN mode bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm35p.h" line="1777" column="9" bodyfile="Drivers/CMSIS/Include/core_cm35p.h" bodystart="1777" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga7faa5bfa85036f8511793234cbbc2409" prot="public" static="no">
        <name>FPU_MVFR1_FtZ_mode_Pos</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR1: FtZ mode bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm35p.h" line="1779" column="9" bodyfile="Drivers/CMSIS/Include/core_cm35p.h" bodystart="1779" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gac566bde39a7afcceffbb21d830c269c1" prot="public" static="no">
        <name>FPU_MVFR1_FtZ_mode_Msk</name>
        <initializer>(0xFUL /*&lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga7faa5bfa85036f8511793234cbbc2409" kindref="member">FPU_MVFR1_FtZ_mode_Pos</ref>*/)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR1: FtZ mode bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm35p.h" line="1780" column="9" bodyfile="Drivers/CMSIS/Include/core_cm35p.h" bodystart="1780" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga4228a923ddf665f868e56b4b9e9bff7b" prot="public" static="no">
        <name>FPU_FPCCR_ASPEN_Pos</name>
        <initializer>31U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: ASPEN bit Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm4.h" line="1316" column="9" bodyfile="Drivers/CMSIS/Include/core_cm4.h" bodystart="1316" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga309886ff6bbd25cb13c061c6683c6c0c" prot="public" static="no">
        <name>FPU_FPCCR_ASPEN_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga4228a923ddf665f868e56b4b9e9bff7b" kindref="member">FPU_FPCCR_ASPEN_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: ASPEN bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm4.h" line="1317" column="9" bodyfile="Drivers/CMSIS/Include/core_cm4.h" bodystart="1317" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gac7d70e051fe759ad8fed83bf5b5aebc1" prot="public" static="no">
        <name>FPU_FPCCR_LSPEN_Pos</name>
        <initializer>30U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: LSPEN Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm4.h" line="1319" column="9" bodyfile="Drivers/CMSIS/Include/core_cm4.h" bodystart="1319" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gaf4ab19de45df6522dd882bc116f938e9" prot="public" static="no">
        <name>FPU_FPCCR_LSPEN_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gac7d70e051fe759ad8fed83bf5b5aebc1" kindref="member">FPU_FPCCR_LSPEN_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: LSPEN bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm4.h" line="1320" column="9" bodyfile="Drivers/CMSIS/Include/core_cm4.h" bodystart="1320" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gae0a4effc79209d821ded517c2be326ba" prot="public" static="no">
        <name>FPU_FPCCR_MONRDY_Pos</name>
        <initializer>8U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: MONRDY Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm4.h" line="1322" column="9" bodyfile="Drivers/CMSIS/Include/core_cm4.h" bodystart="1322" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga42067729a887081cf56b8fe1029be7a1" prot="public" static="no">
        <name>FPU_FPCCR_MONRDY_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gae0a4effc79209d821ded517c2be326ba" kindref="member">FPU_FPCCR_MONRDY_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: MONRDY bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm4.h" line="1323" column="9" bodyfile="Drivers/CMSIS/Include/core_cm4.h" bodystart="1323" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga6d633920f92c3ce4133d769701619b17" prot="public" static="no">
        <name>FPU_FPCCR_BFRDY_Pos</name>
        <initializer>6U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: BFRDY Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm4.h" line="1325" column="9" bodyfile="Drivers/CMSIS/Include/core_cm4.h" bodystart="1325" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gad349eb1323d8399d54a04c0bfd520cb2" prot="public" static="no">
        <name>FPU_FPCCR_BFRDY_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga6d633920f92c3ce4133d769701619b17" kindref="member">FPU_FPCCR_BFRDY_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: BFRDY bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm4.h" line="1326" column="9" bodyfile="Drivers/CMSIS/Include/core_cm4.h" bodystart="1326" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gaccdb481211629f9440431439231187f1" prot="public" static="no">
        <name>FPU_FPCCR_MMRDY_Pos</name>
        <initializer>5U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: MMRDY Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm4.h" line="1328" column="9" bodyfile="Drivers/CMSIS/Include/core_cm4.h" bodystart="1328" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gadedfaec9fdd07261573e823a4dcfb5c4" prot="public" static="no">
        <name>FPU_FPCCR_MMRDY_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gaccdb481211629f9440431439231187f1" kindref="member">FPU_FPCCR_MMRDY_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: MMRDY bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm4.h" line="1329" column="9" bodyfile="Drivers/CMSIS/Include/core_cm4.h" bodystart="1329" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gab12733991487acc2da41ca300fe36fb6" prot="public" static="no">
        <name>FPU_FPCCR_HFRDY_Pos</name>
        <initializer>4U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: HFRDY Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm4.h" line="1331" column="9" bodyfile="Drivers/CMSIS/Include/core_cm4.h" bodystart="1331" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gaf4beaa279abff34828344bd594fff8a1" prot="public" static="no">
        <name>FPU_FPCCR_HFRDY_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gab12733991487acc2da41ca300fe36fb6" kindref="member">FPU_FPCCR_HFRDY_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: HFRDY bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm4.h" line="1332" column="9" bodyfile="Drivers/CMSIS/Include/core_cm4.h" bodystart="1332" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga0937d64c42374200af44b22e5b49fd26" prot="public" static="no">
        <name>FPU_FPCCR_THREAD_Pos</name>
        <initializer>3U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: processor mode bit Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm4.h" line="1334" column="9" bodyfile="Drivers/CMSIS/Include/core_cm4.h" bodystart="1334" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga8d18cd88336d63d4b1810383aa8da700" prot="public" static="no">
        <name>FPU_FPCCR_THREAD_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga0937d64c42374200af44b22e5b49fd26" kindref="member">FPU_FPCCR_THREAD_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: processor mode active bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm4.h" line="1335" column="9" bodyfile="Drivers/CMSIS/Include/core_cm4.h" bodystart="1335" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gaea663104375ce6be15470e3db294c92d" prot="public" static="no">
        <name>FPU_FPCCR_USER_Pos</name>
        <initializer>1U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: privilege level bit Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm4.h" line="1337" column="9" bodyfile="Drivers/CMSIS/Include/core_cm4.h" bodystart="1337" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga2eb70427eeaa7344196219cf5a8620a4" prot="public" static="no">
        <name>FPU_FPCCR_USER_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gaea663104375ce6be15470e3db294c92d" kindref="member">FPU_FPCCR_USER_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: privilege level bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm4.h" line="1338" column="9" bodyfile="Drivers/CMSIS/Include/core_cm4.h" bodystart="1338" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga803bf3f6d15b04deaad0801bee5b35ed" prot="public" static="no">
        <name>FPU_FPCCR_LSPACT_Pos</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: Lazy state preservation active bit Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm4.h" line="1340" column="9" bodyfile="Drivers/CMSIS/Include/core_cm4.h" bodystart="1340" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga86e7c2fa52ba65c3b535dfa33f2586eb" prot="public" static="no">
        <name>FPU_FPCCR_LSPACT_Msk</name>
        <initializer>(1UL /*&lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga803bf3f6d15b04deaad0801bee5b35ed" kindref="member">FPU_FPCCR_LSPACT_Pos</ref>*/)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: Lazy state preservation active bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm4.h" line="1341" column="9" bodyfile="Drivers/CMSIS/Include/core_cm4.h" bodystart="1341" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gaf45377b7e45be8517ddbcf2028b80ae7" prot="public" static="no">
        <name>FPU_FPCAR_ADDRESS_Pos</name>
        <initializer>3U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCAR: ADDRESS bit Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm4.h" line="1344" column="9" bodyfile="Drivers/CMSIS/Include/core_cm4.h" bodystart="1344" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga517d89370c81325c5387b9c3085ac554" prot="public" static="no">
        <name>FPU_FPCAR_ADDRESS_Msk</name>
        <initializer>(0x1FFFFFFFUL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gaf45377b7e45be8517ddbcf2028b80ae7" kindref="member">FPU_FPCAR_ADDRESS_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCAR: ADDRESS bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm4.h" line="1345" column="9" bodyfile="Drivers/CMSIS/Include/core_cm4.h" bodystart="1345" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga138f54bc002629ab3e4de814c58abb29" prot="public" static="no">
        <name>FPU_FPDSCR_AHP_Pos</name>
        <initializer>26U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPDSCR: AHP bit Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm4.h" line="1348" column="9" bodyfile="Drivers/CMSIS/Include/core_cm4.h" bodystart="1348" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gab2789cebebda5fda8c4e9d87e24f32be" prot="public" static="no">
        <name>FPU_FPDSCR_AHP_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga138f54bc002629ab3e4de814c58abb29" kindref="member">FPU_FPDSCR_AHP_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPDSCR: AHP bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm4.h" line="1349" column="9" bodyfile="Drivers/CMSIS/Include/core_cm4.h" bodystart="1349" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga41776b80fa450ef2ea6d3fee89aa35f2" prot="public" static="no">
        <name>FPU_FPDSCR_DN_Pos</name>
        <initializer>25U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPDSCR: DN bit Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm4.h" line="1351" column="9" bodyfile="Drivers/CMSIS/Include/core_cm4.h" bodystart="1351" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga40c2d4a297ca2ceffe174703a4ad17f6" prot="public" static="no">
        <name>FPU_FPDSCR_DN_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga41776b80fa450ef2ea6d3fee89aa35f2" kindref="member">FPU_FPDSCR_DN_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPDSCR: DN bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm4.h" line="1352" column="9" bodyfile="Drivers/CMSIS/Include/core_cm4.h" bodystart="1352" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gab3c2fc96e312ba47b902d5f80d9b8575" prot="public" static="no">
        <name>FPU_FPDSCR_FZ_Pos</name>
        <initializer>24U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPDSCR: FZ bit Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm4.h" line="1354" column="9" bodyfile="Drivers/CMSIS/Include/core_cm4.h" bodystart="1354" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gaae7d901442d4af97c6d22939cffc8ad9" prot="public" static="no">
        <name>FPU_FPDSCR_FZ_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gab3c2fc96e312ba47b902d5f80d9b8575" kindref="member">FPU_FPDSCR_FZ_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPDSCR: FZ bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm4.h" line="1355" column="9" bodyfile="Drivers/CMSIS/Include/core_cm4.h" bodystart="1355" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga7aeedf36be8f170dd3e276028e8e29ed" prot="public" static="no">
        <name>FPU_FPDSCR_RMode_Pos</name>
        <initializer>22U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPDSCR: RMode bit Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm4.h" line="1357" column="9" bodyfile="Drivers/CMSIS/Include/core_cm4.h" bodystart="1357" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga449beb50211f8e97df6b2640c82c4741" prot="public" static="no">
        <name>FPU_FPDSCR_RMode_Msk</name>
        <initializer>(3UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga7aeedf36be8f170dd3e276028e8e29ed" kindref="member">FPU_FPDSCR_RMode_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPDSCR: RMode bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm4.h" line="1358" column="9" bodyfile="Drivers/CMSIS/Include/core_cm4.h" bodystart="1358" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga1ebcc9076f08013f0ea814540df03e82" prot="public" static="no">
        <name>FPU_MVFR0_FP_rounding_modes_Pos</name>
        <initializer>28U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: FP rounding modes bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm4.h" line="1361" column="9" bodyfile="Drivers/CMSIS/Include/core_cm4.h" bodystart="1361" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gae6dc9339ac72227d5d54360bb9fbef1b" prot="public" static="no">
        <name>FPU_MVFR0_FP_rounding_modes_Msk</name>
        <initializer>(0xFUL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga1ebcc9076f08013f0ea814540df03e82" kindref="member">FPU_MVFR0_FP_rounding_modes_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: FP rounding modes bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm4.h" line="1362" column="9" bodyfile="Drivers/CMSIS/Include/core_cm4.h" bodystart="1362" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gabbf83a918536ebf10889cee71a0404c7" prot="public" static="no">
        <name>FPU_MVFR0_Short_vectors_Pos</name>
        <initializer>24U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: Short vectors bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm4.h" line="1364" column="9" bodyfile="Drivers/CMSIS/Include/core_cm4.h" bodystart="1364" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gabf261a72023fdfc64f32c6b21d55c5b9" prot="public" static="no">
        <name>FPU_MVFR0_Short_vectors_Msk</name>
        <initializer>(0xFUL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gabbf83a918536ebf10889cee71a0404c7" kindref="member">FPU_MVFR0_Short_vectors_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: Short vectors bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm4.h" line="1365" column="9" bodyfile="Drivers/CMSIS/Include/core_cm4.h" bodystart="1365" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga176c85453ba03257bf263adec05f7344" prot="public" static="no">
        <name>FPU_MVFR0_Square_root_Pos</name>
        <initializer>20U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: Square root bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm4.h" line="1367" column="9" bodyfile="Drivers/CMSIS/Include/core_cm4.h" bodystart="1367" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga3ec0bfec1640bdaf9dff027f275b446d" prot="public" static="no">
        <name>FPU_MVFR0_Square_root_Msk</name>
        <initializer>(0xFUL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga176c85453ba03257bf263adec05f7344" kindref="member">FPU_MVFR0_Square_root_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: Square root bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm4.h" line="1368" column="9" bodyfile="Drivers/CMSIS/Include/core_cm4.h" bodystart="1368" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga167be203091e6cc7d00ad40ca48c4396" prot="public" static="no">
        <name>FPU_MVFR0_Divide_Pos</name>
        <initializer>16U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: Divide bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm4.h" line="1370" column="9" bodyfile="Drivers/CMSIS/Include/core_cm4.h" bodystart="1370" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gaeb7370768c6cdf06f8a15c86c6102ed2" prot="public" static="no">
        <name>FPU_MVFR0_Divide_Msk</name>
        <initializer>(0xFUL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga167be203091e6cc7d00ad40ca48c4396" kindref="member">FPU_MVFR0_Divide_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: Divide bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm4.h" line="1371" column="9" bodyfile="Drivers/CMSIS/Include/core_cm4.h" bodystart="1371" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga5c0715c41c4470f8bb0b6dcd34707f1c" prot="public" static="no">
        <name>FPU_MVFR0_FP_excep_trapping_Pos</name>
        <initializer>12U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: FP exception trapping bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm4.h" line="1373" column="9" bodyfile="Drivers/CMSIS/Include/core_cm4.h" bodystart="1373" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga29bbddd679e821e050699fda23e6c85e" prot="public" static="no">
        <name>FPU_MVFR0_FP_excep_trapping_Msk</name>
        <initializer>(0xFUL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga5c0715c41c4470f8bb0b6dcd34707f1c" kindref="member">FPU_MVFR0_FP_excep_trapping_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: FP exception trapping bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm4.h" line="1374" column="9" bodyfile="Drivers/CMSIS/Include/core_cm4.h" bodystart="1374" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga461e26147be0c39402a78cb6249e8f84" prot="public" static="no">
        <name>FPU_MVFR0_Double_precision_Pos</name>
        <initializer>8U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: Double-precision bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm4.h" line="1376" column="9" bodyfile="Drivers/CMSIS/Include/core_cm4.h" bodystart="1376" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga3f2c8c6c759ffe70f548a165602ea901" prot="public" static="no">
        <name>FPU_MVFR0_Double_precision_Msk</name>
        <initializer>(0xFUL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga461e26147be0c39402a78cb6249e8f84" kindref="member">FPU_MVFR0_Double_precision_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: Double-precision bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm4.h" line="1377" column="9" bodyfile="Drivers/CMSIS/Include/core_cm4.h" bodystart="1377" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga1b4e9fe31992b1495c7a158747d42571" prot="public" static="no">
        <name>FPU_MVFR0_Single_precision_Pos</name>
        <initializer>4U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: Single-precision bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm4.h" line="1379" column="9" bodyfile="Drivers/CMSIS/Include/core_cm4.h" bodystart="1379" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga95008f205c9d25e4ffebdbdc50d5ae44" prot="public" static="no">
        <name>FPU_MVFR0_Single_precision_Msk</name>
        <initializer>(0xFUL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga1b4e9fe31992b1495c7a158747d42571" kindref="member">FPU_MVFR0_Single_precision_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: Single-precision bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm4.h" line="1380" column="9" bodyfile="Drivers/CMSIS/Include/core_cm4.h" bodystart="1380" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gaa1de44af3e3162c8c176a57564611618" prot="public" static="no">
        <name>FPU_MVFR0_A_SIMD_registers_Pos</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: A_SIMD registers bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm4.h" line="1382" column="9" bodyfile="Drivers/CMSIS/Include/core_cm4.h" bodystart="1382" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga118f13f9562805356e92b5ad52573021" prot="public" static="no">
        <name>FPU_MVFR0_A_SIMD_registers_Msk</name>
        <initializer>(0xFUL /*&lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gaa1de44af3e3162c8c176a57564611618" kindref="member">FPU_MVFR0_A_SIMD_registers_Pos</ref>*/)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: A_SIMD registers bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm4.h" line="1383" column="9" bodyfile="Drivers/CMSIS/Include/core_cm4.h" bodystart="1383" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga68c53771f02f4c73122a7b40796549cc" prot="public" static="no">
        <name>FPU_MVFR1_FP_fused_MAC_Pos</name>
        <initializer>28U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR1: FP fused MAC bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm4.h" line="1386" column="9" bodyfile="Drivers/CMSIS/Include/core_cm4.h" bodystart="1386" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gaf5129ab18948ff573a1ab29f0be47bc2" prot="public" static="no">
        <name>FPU_MVFR1_FP_fused_MAC_Msk</name>
        <initializer>(0xFUL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga68c53771f02f4c73122a7b40796549cc" kindref="member">FPU_MVFR1_FP_fused_MAC_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR1: FP fused MAC bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm4.h" line="1387" column="9" bodyfile="Drivers/CMSIS/Include/core_cm4.h" bodystart="1387" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga02ceac0abcbdc8670633056bec005bfd" prot="public" static="no">
        <name>FPU_MVFR1_FP_HPFP_Pos</name>
        <initializer>24U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR1: FP HPFP bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm4.h" line="1389" column="9" bodyfile="Drivers/CMSIS/Include/core_cm4.h" bodystart="1389" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gafe29dd327ed3b723b3f01759568e116d" prot="public" static="no">
        <name>FPU_MVFR1_FP_HPFP_Msk</name>
        <initializer>(0xFUL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga02ceac0abcbdc8670633056bec005bfd" kindref="member">FPU_MVFR1_FP_HPFP_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR1: FP HPFP bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm4.h" line="1390" column="9" bodyfile="Drivers/CMSIS/Include/core_cm4.h" bodystart="1390" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gae34d7ce42e50e2f1ea3e654fd3ba690a" prot="public" static="no">
        <name>FPU_MVFR1_D_NaN_mode_Pos</name>
        <initializer>4U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR1: D_NaN mode bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm4.h" line="1392" column="9" bodyfile="Drivers/CMSIS/Include/core_cm4.h" bodystart="1392" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gad6af7c4632dba5a417307d456fe9b8a7" prot="public" static="no">
        <name>FPU_MVFR1_D_NaN_mode_Msk</name>
        <initializer>(0xFUL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gae34d7ce42e50e2f1ea3e654fd3ba690a" kindref="member">FPU_MVFR1_D_NaN_mode_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR1: D_NaN mode bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm4.h" line="1393" column="9" bodyfile="Drivers/CMSIS/Include/core_cm4.h" bodystart="1393" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga7faa5bfa85036f8511793234cbbc2409" prot="public" static="no">
        <name>FPU_MVFR1_FtZ_mode_Pos</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR1: FtZ mode bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm4.h" line="1395" column="9" bodyfile="Drivers/CMSIS/Include/core_cm4.h" bodystart="1395" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gac566bde39a7afcceffbb21d830c269c1" prot="public" static="no">
        <name>FPU_MVFR1_FtZ_mode_Msk</name>
        <initializer>(0xFUL /*&lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga7faa5bfa85036f8511793234cbbc2409" kindref="member">FPU_MVFR1_FtZ_mode_Pos</ref>*/)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR1: FtZ mode bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm4.h" line="1396" column="9" bodyfile="Drivers/CMSIS/Include/core_cm4.h" bodystart="1396" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga98723f6017d05f2ca5d8351829a43d7c" prot="public" static="no">
        <name>FPU_MVFR2_VFP_Misc_Pos</name>
        <initializer>4U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR2: VFP Misc bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm4.h" line="1400" column="9" bodyfile="Drivers/CMSIS/Include/core_cm4.h" bodystart="1400" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gaf3f9795202dc9a2cfd0c51d7214db5d1" prot="public" static="no">
        <name>FPU_MVFR2_VFP_Misc_Msk</name>
        <initializer>(0xFUL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga98723f6017d05f2ca5d8351829a43d7c" kindref="member">FPU_MVFR2_VFP_Misc_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR2: VFP Misc bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm4.h" line="1401" column="9" bodyfile="Drivers/CMSIS/Include/core_cm4.h" bodystart="1401" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga4228a923ddf665f868e56b4b9e9bff7b" prot="public" static="no">
        <name>FPU_FPCCR_ASPEN_Pos</name>
        <initializer>31U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: ASPEN bit Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm7.h" line="1539" column="9" bodyfile="Drivers/CMSIS/Include/core_cm7.h" bodystart="1539" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga309886ff6bbd25cb13c061c6683c6c0c" prot="public" static="no">
        <name>FPU_FPCCR_ASPEN_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga4228a923ddf665f868e56b4b9e9bff7b" kindref="member">FPU_FPCCR_ASPEN_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: ASPEN bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm7.h" line="1540" column="9" bodyfile="Drivers/CMSIS/Include/core_cm7.h" bodystart="1540" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gac7d70e051fe759ad8fed83bf5b5aebc1" prot="public" static="no">
        <name>FPU_FPCCR_LSPEN_Pos</name>
        <initializer>30U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: LSPEN Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm7.h" line="1542" column="9" bodyfile="Drivers/CMSIS/Include/core_cm7.h" bodystart="1542" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gaf4ab19de45df6522dd882bc116f938e9" prot="public" static="no">
        <name>FPU_FPCCR_LSPEN_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gac7d70e051fe759ad8fed83bf5b5aebc1" kindref="member">FPU_FPCCR_LSPEN_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: LSPEN bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm7.h" line="1543" column="9" bodyfile="Drivers/CMSIS/Include/core_cm7.h" bodystart="1543" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gae0a4effc79209d821ded517c2be326ba" prot="public" static="no">
        <name>FPU_FPCCR_MONRDY_Pos</name>
        <initializer>8U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: MONRDY Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm7.h" line="1545" column="9" bodyfile="Drivers/CMSIS/Include/core_cm7.h" bodystart="1545" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga42067729a887081cf56b8fe1029be7a1" prot="public" static="no">
        <name>FPU_FPCCR_MONRDY_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gae0a4effc79209d821ded517c2be326ba" kindref="member">FPU_FPCCR_MONRDY_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: MONRDY bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm7.h" line="1546" column="9" bodyfile="Drivers/CMSIS/Include/core_cm7.h" bodystart="1546" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga6d633920f92c3ce4133d769701619b17" prot="public" static="no">
        <name>FPU_FPCCR_BFRDY_Pos</name>
        <initializer>6U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: BFRDY Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm7.h" line="1548" column="9" bodyfile="Drivers/CMSIS/Include/core_cm7.h" bodystart="1548" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gad349eb1323d8399d54a04c0bfd520cb2" prot="public" static="no">
        <name>FPU_FPCCR_BFRDY_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga6d633920f92c3ce4133d769701619b17" kindref="member">FPU_FPCCR_BFRDY_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: BFRDY bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm7.h" line="1549" column="9" bodyfile="Drivers/CMSIS/Include/core_cm7.h" bodystart="1549" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gaccdb481211629f9440431439231187f1" prot="public" static="no">
        <name>FPU_FPCCR_MMRDY_Pos</name>
        <initializer>5U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: MMRDY Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm7.h" line="1551" column="9" bodyfile="Drivers/CMSIS/Include/core_cm7.h" bodystart="1551" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gadedfaec9fdd07261573e823a4dcfb5c4" prot="public" static="no">
        <name>FPU_FPCCR_MMRDY_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gaccdb481211629f9440431439231187f1" kindref="member">FPU_FPCCR_MMRDY_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: MMRDY bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm7.h" line="1552" column="9" bodyfile="Drivers/CMSIS/Include/core_cm7.h" bodystart="1552" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gab12733991487acc2da41ca300fe36fb6" prot="public" static="no">
        <name>FPU_FPCCR_HFRDY_Pos</name>
        <initializer>4U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: HFRDY Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm7.h" line="1554" column="9" bodyfile="Drivers/CMSIS/Include/core_cm7.h" bodystart="1554" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gaf4beaa279abff34828344bd594fff8a1" prot="public" static="no">
        <name>FPU_FPCCR_HFRDY_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gab12733991487acc2da41ca300fe36fb6" kindref="member">FPU_FPCCR_HFRDY_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: HFRDY bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm7.h" line="1555" column="9" bodyfile="Drivers/CMSIS/Include/core_cm7.h" bodystart="1555" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga0937d64c42374200af44b22e5b49fd26" prot="public" static="no">
        <name>FPU_FPCCR_THREAD_Pos</name>
        <initializer>3U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: processor mode bit Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm7.h" line="1557" column="9" bodyfile="Drivers/CMSIS/Include/core_cm7.h" bodystart="1557" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga8d18cd88336d63d4b1810383aa8da700" prot="public" static="no">
        <name>FPU_FPCCR_THREAD_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga0937d64c42374200af44b22e5b49fd26" kindref="member">FPU_FPCCR_THREAD_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: processor mode active bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm7.h" line="1558" column="9" bodyfile="Drivers/CMSIS/Include/core_cm7.h" bodystart="1558" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gaea663104375ce6be15470e3db294c92d" prot="public" static="no">
        <name>FPU_FPCCR_USER_Pos</name>
        <initializer>1U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: privilege level bit Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm7.h" line="1560" column="9" bodyfile="Drivers/CMSIS/Include/core_cm7.h" bodystart="1560" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga2eb70427eeaa7344196219cf5a8620a4" prot="public" static="no">
        <name>FPU_FPCCR_USER_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gaea663104375ce6be15470e3db294c92d" kindref="member">FPU_FPCCR_USER_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: privilege level bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm7.h" line="1561" column="9" bodyfile="Drivers/CMSIS/Include/core_cm7.h" bodystart="1561" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga803bf3f6d15b04deaad0801bee5b35ed" prot="public" static="no">
        <name>FPU_FPCCR_LSPACT_Pos</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: Lazy state preservation active bit Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm7.h" line="1563" column="9" bodyfile="Drivers/CMSIS/Include/core_cm7.h" bodystart="1563" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga86e7c2fa52ba65c3b535dfa33f2586eb" prot="public" static="no">
        <name>FPU_FPCCR_LSPACT_Msk</name>
        <initializer>(1UL /*&lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga803bf3f6d15b04deaad0801bee5b35ed" kindref="member">FPU_FPCCR_LSPACT_Pos</ref>*/)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: Lazy state preservation active bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm7.h" line="1564" column="9" bodyfile="Drivers/CMSIS/Include/core_cm7.h" bodystart="1564" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gaf45377b7e45be8517ddbcf2028b80ae7" prot="public" static="no">
        <name>FPU_FPCAR_ADDRESS_Pos</name>
        <initializer>3U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCAR: ADDRESS bit Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm7.h" line="1567" column="9" bodyfile="Drivers/CMSIS/Include/core_cm7.h" bodystart="1567" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga517d89370c81325c5387b9c3085ac554" prot="public" static="no">
        <name>FPU_FPCAR_ADDRESS_Msk</name>
        <initializer>(0x1FFFFFFFUL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gaf45377b7e45be8517ddbcf2028b80ae7" kindref="member">FPU_FPCAR_ADDRESS_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCAR: ADDRESS bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm7.h" line="1568" column="9" bodyfile="Drivers/CMSIS/Include/core_cm7.h" bodystart="1568" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga138f54bc002629ab3e4de814c58abb29" prot="public" static="no">
        <name>FPU_FPDSCR_AHP_Pos</name>
        <initializer>26U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPDSCR: AHP bit Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm7.h" line="1571" column="9" bodyfile="Drivers/CMSIS/Include/core_cm7.h" bodystart="1571" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gab2789cebebda5fda8c4e9d87e24f32be" prot="public" static="no">
        <name>FPU_FPDSCR_AHP_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga138f54bc002629ab3e4de814c58abb29" kindref="member">FPU_FPDSCR_AHP_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPDSCR: AHP bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm7.h" line="1572" column="9" bodyfile="Drivers/CMSIS/Include/core_cm7.h" bodystart="1572" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga41776b80fa450ef2ea6d3fee89aa35f2" prot="public" static="no">
        <name>FPU_FPDSCR_DN_Pos</name>
        <initializer>25U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPDSCR: DN bit Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm7.h" line="1574" column="9" bodyfile="Drivers/CMSIS/Include/core_cm7.h" bodystart="1574" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga40c2d4a297ca2ceffe174703a4ad17f6" prot="public" static="no">
        <name>FPU_FPDSCR_DN_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga41776b80fa450ef2ea6d3fee89aa35f2" kindref="member">FPU_FPDSCR_DN_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPDSCR: DN bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm7.h" line="1575" column="9" bodyfile="Drivers/CMSIS/Include/core_cm7.h" bodystart="1575" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gab3c2fc96e312ba47b902d5f80d9b8575" prot="public" static="no">
        <name>FPU_FPDSCR_FZ_Pos</name>
        <initializer>24U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPDSCR: FZ bit Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm7.h" line="1577" column="9" bodyfile="Drivers/CMSIS/Include/core_cm7.h" bodystart="1577" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gaae7d901442d4af97c6d22939cffc8ad9" prot="public" static="no">
        <name>FPU_FPDSCR_FZ_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gab3c2fc96e312ba47b902d5f80d9b8575" kindref="member">FPU_FPDSCR_FZ_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPDSCR: FZ bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm7.h" line="1578" column="9" bodyfile="Drivers/CMSIS/Include/core_cm7.h" bodystart="1578" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga7aeedf36be8f170dd3e276028e8e29ed" prot="public" static="no">
        <name>FPU_FPDSCR_RMode_Pos</name>
        <initializer>22U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPDSCR: RMode bit Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm7.h" line="1580" column="9" bodyfile="Drivers/CMSIS/Include/core_cm7.h" bodystart="1580" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga449beb50211f8e97df6b2640c82c4741" prot="public" static="no">
        <name>FPU_FPDSCR_RMode_Msk</name>
        <initializer>(3UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga7aeedf36be8f170dd3e276028e8e29ed" kindref="member">FPU_FPDSCR_RMode_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPDSCR: RMode bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm7.h" line="1581" column="9" bodyfile="Drivers/CMSIS/Include/core_cm7.h" bodystart="1581" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga1ebcc9076f08013f0ea814540df03e82" prot="public" static="no">
        <name>FPU_MVFR0_FP_rounding_modes_Pos</name>
        <initializer>28U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: FP rounding modes bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm7.h" line="1584" column="9" bodyfile="Drivers/CMSIS/Include/core_cm7.h" bodystart="1584" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gae6dc9339ac72227d5d54360bb9fbef1b" prot="public" static="no">
        <name>FPU_MVFR0_FP_rounding_modes_Msk</name>
        <initializer>(0xFUL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga1ebcc9076f08013f0ea814540df03e82" kindref="member">FPU_MVFR0_FP_rounding_modes_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: FP rounding modes bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm7.h" line="1585" column="9" bodyfile="Drivers/CMSIS/Include/core_cm7.h" bodystart="1585" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gabbf83a918536ebf10889cee71a0404c7" prot="public" static="no">
        <name>FPU_MVFR0_Short_vectors_Pos</name>
        <initializer>24U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: Short vectors bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm7.h" line="1587" column="9" bodyfile="Drivers/CMSIS/Include/core_cm7.h" bodystart="1587" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gabf261a72023fdfc64f32c6b21d55c5b9" prot="public" static="no">
        <name>FPU_MVFR0_Short_vectors_Msk</name>
        <initializer>(0xFUL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gabbf83a918536ebf10889cee71a0404c7" kindref="member">FPU_MVFR0_Short_vectors_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: Short vectors bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm7.h" line="1588" column="9" bodyfile="Drivers/CMSIS/Include/core_cm7.h" bodystart="1588" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga176c85453ba03257bf263adec05f7344" prot="public" static="no">
        <name>FPU_MVFR0_Square_root_Pos</name>
        <initializer>20U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: Square root bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm7.h" line="1590" column="9" bodyfile="Drivers/CMSIS/Include/core_cm7.h" bodystart="1590" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga3ec0bfec1640bdaf9dff027f275b446d" prot="public" static="no">
        <name>FPU_MVFR0_Square_root_Msk</name>
        <initializer>(0xFUL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga176c85453ba03257bf263adec05f7344" kindref="member">FPU_MVFR0_Square_root_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: Square root bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm7.h" line="1591" column="9" bodyfile="Drivers/CMSIS/Include/core_cm7.h" bodystart="1591" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga167be203091e6cc7d00ad40ca48c4396" prot="public" static="no">
        <name>FPU_MVFR0_Divide_Pos</name>
        <initializer>16U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: Divide bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm7.h" line="1593" column="9" bodyfile="Drivers/CMSIS/Include/core_cm7.h" bodystart="1593" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gaeb7370768c6cdf06f8a15c86c6102ed2" prot="public" static="no">
        <name>FPU_MVFR0_Divide_Msk</name>
        <initializer>(0xFUL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga167be203091e6cc7d00ad40ca48c4396" kindref="member">FPU_MVFR0_Divide_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: Divide bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm7.h" line="1594" column="9" bodyfile="Drivers/CMSIS/Include/core_cm7.h" bodystart="1594" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga5c0715c41c4470f8bb0b6dcd34707f1c" prot="public" static="no">
        <name>FPU_MVFR0_FP_excep_trapping_Pos</name>
        <initializer>12U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: FP exception trapping bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm7.h" line="1596" column="9" bodyfile="Drivers/CMSIS/Include/core_cm7.h" bodystart="1596" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga29bbddd679e821e050699fda23e6c85e" prot="public" static="no">
        <name>FPU_MVFR0_FP_excep_trapping_Msk</name>
        <initializer>(0xFUL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga5c0715c41c4470f8bb0b6dcd34707f1c" kindref="member">FPU_MVFR0_FP_excep_trapping_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: FP exception trapping bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm7.h" line="1597" column="9" bodyfile="Drivers/CMSIS/Include/core_cm7.h" bodystart="1597" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga461e26147be0c39402a78cb6249e8f84" prot="public" static="no">
        <name>FPU_MVFR0_Double_precision_Pos</name>
        <initializer>8U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: Double-precision bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm7.h" line="1599" column="9" bodyfile="Drivers/CMSIS/Include/core_cm7.h" bodystart="1599" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga3f2c8c6c759ffe70f548a165602ea901" prot="public" static="no">
        <name>FPU_MVFR0_Double_precision_Msk</name>
        <initializer>(0xFUL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga461e26147be0c39402a78cb6249e8f84" kindref="member">FPU_MVFR0_Double_precision_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: Double-precision bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm7.h" line="1600" column="9" bodyfile="Drivers/CMSIS/Include/core_cm7.h" bodystart="1600" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga1b4e9fe31992b1495c7a158747d42571" prot="public" static="no">
        <name>FPU_MVFR0_Single_precision_Pos</name>
        <initializer>4U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: Single-precision bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm7.h" line="1602" column="9" bodyfile="Drivers/CMSIS/Include/core_cm7.h" bodystart="1602" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga95008f205c9d25e4ffebdbdc50d5ae44" prot="public" static="no">
        <name>FPU_MVFR0_Single_precision_Msk</name>
        <initializer>(0xFUL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga1b4e9fe31992b1495c7a158747d42571" kindref="member">FPU_MVFR0_Single_precision_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: Single-precision bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm7.h" line="1603" column="9" bodyfile="Drivers/CMSIS/Include/core_cm7.h" bodystart="1603" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gaa1de44af3e3162c8c176a57564611618" prot="public" static="no">
        <name>FPU_MVFR0_A_SIMD_registers_Pos</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: A_SIMD registers bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm7.h" line="1605" column="9" bodyfile="Drivers/CMSIS/Include/core_cm7.h" bodystart="1605" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga118f13f9562805356e92b5ad52573021" prot="public" static="no">
        <name>FPU_MVFR0_A_SIMD_registers_Msk</name>
        <initializer>(0xFUL /*&lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gaa1de44af3e3162c8c176a57564611618" kindref="member">FPU_MVFR0_A_SIMD_registers_Pos</ref>*/)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR0: A_SIMD registers bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm7.h" line="1606" column="9" bodyfile="Drivers/CMSIS/Include/core_cm7.h" bodystart="1606" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga68c53771f02f4c73122a7b40796549cc" prot="public" static="no">
        <name>FPU_MVFR1_FP_fused_MAC_Pos</name>
        <initializer>28U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR1: FP fused MAC bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm7.h" line="1609" column="9" bodyfile="Drivers/CMSIS/Include/core_cm7.h" bodystart="1609" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gaf5129ab18948ff573a1ab29f0be47bc2" prot="public" static="no">
        <name>FPU_MVFR1_FP_fused_MAC_Msk</name>
        <initializer>(0xFUL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga68c53771f02f4c73122a7b40796549cc" kindref="member">FPU_MVFR1_FP_fused_MAC_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR1: FP fused MAC bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm7.h" line="1610" column="9" bodyfile="Drivers/CMSIS/Include/core_cm7.h" bodystart="1610" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga02ceac0abcbdc8670633056bec005bfd" prot="public" static="no">
        <name>FPU_MVFR1_FP_HPFP_Pos</name>
        <initializer>24U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR1: FP HPFP bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm7.h" line="1612" column="9" bodyfile="Drivers/CMSIS/Include/core_cm7.h" bodystart="1612" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gafe29dd327ed3b723b3f01759568e116d" prot="public" static="no">
        <name>FPU_MVFR1_FP_HPFP_Msk</name>
        <initializer>(0xFUL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga02ceac0abcbdc8670633056bec005bfd" kindref="member">FPU_MVFR1_FP_HPFP_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR1: FP HPFP bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm7.h" line="1613" column="9" bodyfile="Drivers/CMSIS/Include/core_cm7.h" bodystart="1613" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gae34d7ce42e50e2f1ea3e654fd3ba690a" prot="public" static="no">
        <name>FPU_MVFR1_D_NaN_mode_Pos</name>
        <initializer>4U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR1: D_NaN mode bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm7.h" line="1615" column="9" bodyfile="Drivers/CMSIS/Include/core_cm7.h" bodystart="1615" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gad6af7c4632dba5a417307d456fe9b8a7" prot="public" static="no">
        <name>FPU_MVFR1_D_NaN_mode_Msk</name>
        <initializer>(0xFUL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gae34d7ce42e50e2f1ea3e654fd3ba690a" kindref="member">FPU_MVFR1_D_NaN_mode_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR1: D_NaN mode bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm7.h" line="1616" column="9" bodyfile="Drivers/CMSIS/Include/core_cm7.h" bodystart="1616" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga7faa5bfa85036f8511793234cbbc2409" prot="public" static="no">
        <name>FPU_MVFR1_FtZ_mode_Pos</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR1: FtZ mode bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm7.h" line="1618" column="9" bodyfile="Drivers/CMSIS/Include/core_cm7.h" bodystart="1618" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gac566bde39a7afcceffbb21d830c269c1" prot="public" static="no">
        <name>FPU_MVFR1_FtZ_mode_Msk</name>
        <initializer>(0xFUL /*&lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga7faa5bfa85036f8511793234cbbc2409" kindref="member">FPU_MVFR1_FtZ_mode_Pos</ref>*/)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR1: FtZ mode bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm7.h" line="1619" column="9" bodyfile="Drivers/CMSIS/Include/core_cm7.h" bodystart="1619" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga98723f6017d05f2ca5d8351829a43d7c" prot="public" static="no">
        <name>FPU_MVFR2_VFP_Misc_Pos</name>
        <initializer>4U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR2: VFP Misc bits Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm7.h" line="1623" column="9" bodyfile="Drivers/CMSIS/Include/core_cm7.h" bodystart="1623" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gaf3f9795202dc9a2cfd0c51d7214db5d1" prot="public" static="no">
        <name>FPU_MVFR2_VFP_Misc_Msk</name>
        <initializer>(0xFUL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga98723f6017d05f2ca5d8351829a43d7c" kindref="member">FPU_MVFR2_VFP_Misc_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MVFR2: VFP Misc bits Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm7.h" line="1624" column="9" bodyfile="Drivers/CMSIS/Include/core_cm7.h" bodystart="1624" bodyend="-1"/>
      </memberdef>
    </sectiondef>
    <sectiondef kind="user-defined">
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga705368bf3c52b5bb4edfbcb3e2631e1c" prot="public" static="no">
        <name>FPU_FPCCR_LSPENS_Pos</name>
        <initializer>29U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: LSPENS Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv81mml.h" line="1763" column="9" bodyfile="Drivers/CMSIS/Include/core_armv81mml.h" bodystart="1763" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga73afcf0fe09c69e9625e11035cabb1c0" prot="public" static="no">
        <name>FPU_FPCCR_LSPENS_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga705368bf3c52b5bb4edfbcb3e2631e1c" kindref="member">FPU_FPCCR_LSPENS_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: LSPENS bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv81mml.h" line="1764" column="9" bodyfile="Drivers/CMSIS/Include/core_armv81mml.h" bodystart="1764" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga0b97b2fdac794f4fddab1e4342e0c104" prot="public" static="no">
        <name>FPU_FPCCR_CLRONRET_Pos</name>
        <initializer>28U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: CLRONRET Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv81mml.h" line="1766" column="9" bodyfile="Drivers/CMSIS/Include/core_armv81mml.h" bodystart="1766" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gadedc12ec237657721a613c6f47abed6f" prot="public" static="no">
        <name>FPU_FPCCR_CLRONRET_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga0b97b2fdac794f4fddab1e4342e0c104" kindref="member">FPU_FPCCR_CLRONRET_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: CLRONRET bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv81mml.h" line="1767" column="9" bodyfile="Drivers/CMSIS/Include/core_armv81mml.h" bodystart="1767" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gabb18ccf9d1b0a4bef3b0823f18eb96ba" prot="public" static="no">
        <name>FPU_FPCCR_CLRONRETS_Pos</name>
        <initializer>27U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: CLRONRETS Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv81mml.h" line="1769" column="9" bodyfile="Drivers/CMSIS/Include/core_armv81mml.h" bodystart="1769" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga103d932807c15250d96711952878eeb2" prot="public" static="no">
        <name>FPU_FPCCR_CLRONRETS_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gabb18ccf9d1b0a4bef3b0823f18eb96ba" kindref="member">FPU_FPCCR_CLRONRETS_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: CLRONRETS bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv81mml.h" line="1770" column="9" bodyfile="Drivers/CMSIS/Include/core_armv81mml.h" bodystart="1770" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga624474f408fde177df519460775a74a1" prot="public" static="no">
        <name>FPU_FPCCR_TS_Pos</name>
        <initializer>26U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: TS Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv81mml.h" line="1772" column="9" bodyfile="Drivers/CMSIS/Include/core_armv81mml.h" bodystart="1772" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga1377a5dfb4b9c6b18e379ac15e0dc23e" prot="public" static="no">
        <name>FPU_FPCCR_TS_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga624474f408fde177df519460775a74a1" kindref="member">FPU_FPCCR_TS_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: TS bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv81mml.h" line="1773" column="9" bodyfile="Drivers/CMSIS/Include/core_armv81mml.h" bodystart="1773" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gac48b42e143b93411977dcb9086a5e4e4" prot="public" static="no">
        <name>FPU_FPCCR_UFRDY_Pos</name>
        <initializer>10U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: UFRDY Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv81mml.h" line="1775" column="9" bodyfile="Drivers/CMSIS/Include/core_armv81mml.h" bodystart="1775" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga97c610927aab580cac3fb166f080b6a6" prot="public" static="no">
        <name>FPU_FPCCR_UFRDY_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gac48b42e143b93411977dcb9086a5e4e4" kindref="member">FPU_FPCCR_UFRDY_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: UFRDY bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv81mml.h" line="1776" column="9" bodyfile="Drivers/CMSIS/Include/core_armv81mml.h" bodystart="1776" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gac90e551e3cfda27c089bf381acba5aa0" prot="public" static="no">
        <name>FPU_FPCCR_SPLIMVIOL_Pos</name>
        <initializer>9U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: SPLIMVIOL Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv81mml.h" line="1778" column="9" bodyfile="Drivers/CMSIS/Include/core_armv81mml.h" bodystart="1778" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gaa5e511cae62f922a9a91af0972f7a5e6" prot="public" static="no">
        <name>FPU_FPCCR_SPLIMVIOL_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gac90e551e3cfda27c089bf381acba5aa0" kindref="member">FPU_FPCCR_SPLIMVIOL_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: SPLIMVIOL bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv81mml.h" line="1779" column="9" bodyfile="Drivers/CMSIS/Include/core_armv81mml.h" bodystart="1779" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga571354f040a9372c0ad0cb87e296ea7d" prot="public" static="no">
        <name>FPU_FPCCR_SFRDY_Pos</name>
        <initializer>7U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: SFRDY Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv81mml.h" line="1784" column="9" bodyfile="Drivers/CMSIS/Include/core_armv81mml.h" bodystart="1784" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga419a1e5609bbedf94f518c72214bddbc" prot="public" static="no">
        <name>FPU_FPCCR_SFRDY_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga571354f040a9372c0ad0cb87e296ea7d" kindref="member">FPU_FPCCR_SFRDY_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: SFRDY bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv81mml.h" line="1785" column="9" bodyfile="Drivers/CMSIS/Include/core_armv81mml.h" bodystart="1785" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga4123d3881e5342251f559cec19e23b4e" prot="public" static="no">
        <name>FPU_FPCCR_S_Pos</name>
        <initializer>2U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: Security status of the FP context bit Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv81mml.h" line="1799" column="9" bodyfile="Drivers/CMSIS/Include/core_armv81mml.h" bodystart="1799" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga47d3d3b29514c7d7581cfcc304368cea" prot="public" static="no">
        <name>FPU_FPCCR_S_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga4123d3881e5342251f559cec19e23b4e" kindref="member">FPU_FPCCR_S_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: Security status of the FP context bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv81mml.h" line="1800" column="9" bodyfile="Drivers/CMSIS/Include/core_armv81mml.h" bodystart="1800" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga705368bf3c52b5bb4edfbcb3e2631e1c" prot="public" static="no">
        <name>FPU_FPCCR_LSPENS_Pos</name>
        <initializer>29U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: LSPENS Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv8mml.h" line="1607" column="9" bodyfile="Drivers/CMSIS/Include/core_armv8mml.h" bodystart="1607" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga73afcf0fe09c69e9625e11035cabb1c0" prot="public" static="no">
        <name>FPU_FPCCR_LSPENS_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga705368bf3c52b5bb4edfbcb3e2631e1c" kindref="member">FPU_FPCCR_LSPENS_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: LSPENS bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv8mml.h" line="1608" column="9" bodyfile="Drivers/CMSIS/Include/core_armv8mml.h" bodystart="1608" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga0b97b2fdac794f4fddab1e4342e0c104" prot="public" static="no">
        <name>FPU_FPCCR_CLRONRET_Pos</name>
        <initializer>28U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: CLRONRET Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv8mml.h" line="1610" column="9" bodyfile="Drivers/CMSIS/Include/core_armv8mml.h" bodystart="1610" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gadedc12ec237657721a613c6f47abed6f" prot="public" static="no">
        <name>FPU_FPCCR_CLRONRET_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga0b97b2fdac794f4fddab1e4342e0c104" kindref="member">FPU_FPCCR_CLRONRET_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: CLRONRET bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv8mml.h" line="1611" column="9" bodyfile="Drivers/CMSIS/Include/core_armv8mml.h" bodystart="1611" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gabb18ccf9d1b0a4bef3b0823f18eb96ba" prot="public" static="no">
        <name>FPU_FPCCR_CLRONRETS_Pos</name>
        <initializer>27U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: CLRONRETS Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv8mml.h" line="1613" column="9" bodyfile="Drivers/CMSIS/Include/core_armv8mml.h" bodystart="1613" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga103d932807c15250d96711952878eeb2" prot="public" static="no">
        <name>FPU_FPCCR_CLRONRETS_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gabb18ccf9d1b0a4bef3b0823f18eb96ba" kindref="member">FPU_FPCCR_CLRONRETS_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: CLRONRETS bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv8mml.h" line="1614" column="9" bodyfile="Drivers/CMSIS/Include/core_armv8mml.h" bodystart="1614" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga624474f408fde177df519460775a74a1" prot="public" static="no">
        <name>FPU_FPCCR_TS_Pos</name>
        <initializer>26U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: TS Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv8mml.h" line="1616" column="9" bodyfile="Drivers/CMSIS/Include/core_armv8mml.h" bodystart="1616" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga1377a5dfb4b9c6b18e379ac15e0dc23e" prot="public" static="no">
        <name>FPU_FPCCR_TS_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga624474f408fde177df519460775a74a1" kindref="member">FPU_FPCCR_TS_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: TS bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv8mml.h" line="1617" column="9" bodyfile="Drivers/CMSIS/Include/core_armv8mml.h" bodystart="1617" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gac48b42e143b93411977dcb9086a5e4e4" prot="public" static="no">
        <name>FPU_FPCCR_UFRDY_Pos</name>
        <initializer>10U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: UFRDY Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv8mml.h" line="1619" column="9" bodyfile="Drivers/CMSIS/Include/core_armv8mml.h" bodystart="1619" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga97c610927aab580cac3fb166f080b6a6" prot="public" static="no">
        <name>FPU_FPCCR_UFRDY_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gac48b42e143b93411977dcb9086a5e4e4" kindref="member">FPU_FPCCR_UFRDY_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: UFRDY bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv8mml.h" line="1620" column="9" bodyfile="Drivers/CMSIS/Include/core_armv8mml.h" bodystart="1620" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gac90e551e3cfda27c089bf381acba5aa0" prot="public" static="no">
        <name>FPU_FPCCR_SPLIMVIOL_Pos</name>
        <initializer>9U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: SPLIMVIOL Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv8mml.h" line="1622" column="9" bodyfile="Drivers/CMSIS/Include/core_armv8mml.h" bodystart="1622" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gaa5e511cae62f922a9a91af0972f7a5e6" prot="public" static="no">
        <name>FPU_FPCCR_SPLIMVIOL_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gac90e551e3cfda27c089bf381acba5aa0" kindref="member">FPU_FPCCR_SPLIMVIOL_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: SPLIMVIOL bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv8mml.h" line="1623" column="9" bodyfile="Drivers/CMSIS/Include/core_armv8mml.h" bodystart="1623" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga571354f040a9372c0ad0cb87e296ea7d" prot="public" static="no">
        <name>FPU_FPCCR_SFRDY_Pos</name>
        <initializer>7U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: SFRDY Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv8mml.h" line="1628" column="9" bodyfile="Drivers/CMSIS/Include/core_armv8mml.h" bodystart="1628" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga419a1e5609bbedf94f518c72214bddbc" prot="public" static="no">
        <name>FPU_FPCCR_SFRDY_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga571354f040a9372c0ad0cb87e296ea7d" kindref="member">FPU_FPCCR_SFRDY_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: SFRDY bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv8mml.h" line="1629" column="9" bodyfile="Drivers/CMSIS/Include/core_armv8mml.h" bodystart="1629" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga4123d3881e5342251f559cec19e23b4e" prot="public" static="no">
        <name>FPU_FPCCR_S_Pos</name>
        <initializer>2U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: Security status of the FP context bit Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv8mml.h" line="1643" column="9" bodyfile="Drivers/CMSIS/Include/core_armv8mml.h" bodystart="1643" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga47d3d3b29514c7d7581cfcc304368cea" prot="public" static="no">
        <name>FPU_FPCCR_S_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga4123d3881e5342251f559cec19e23b4e" kindref="member">FPU_FPCCR_S_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: Security status of the FP context bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_armv8mml.h" line="1644" column="9" bodyfile="Drivers/CMSIS/Include/core_armv8mml.h" bodystart="1644" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga705368bf3c52b5bb4edfbcb3e2631e1c" prot="public" static="no">
        <name>FPU_FPCCR_LSPENS_Pos</name>
        <initializer>29U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: LSPENS Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm33.h" line="1682" column="9" bodyfile="Drivers/CMSIS/Include/core_cm33.h" bodystart="1682" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga73afcf0fe09c69e9625e11035cabb1c0" prot="public" static="no">
        <name>FPU_FPCCR_LSPENS_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga705368bf3c52b5bb4edfbcb3e2631e1c" kindref="member">FPU_FPCCR_LSPENS_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: LSPENS bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm33.h" line="1683" column="9" bodyfile="Drivers/CMSIS/Include/core_cm33.h" bodystart="1683" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga0b97b2fdac794f4fddab1e4342e0c104" prot="public" static="no">
        <name>FPU_FPCCR_CLRONRET_Pos</name>
        <initializer>28U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: CLRONRET Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm33.h" line="1685" column="9" bodyfile="Drivers/CMSIS/Include/core_cm33.h" bodystart="1685" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gadedc12ec237657721a613c6f47abed6f" prot="public" static="no">
        <name>FPU_FPCCR_CLRONRET_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga0b97b2fdac794f4fddab1e4342e0c104" kindref="member">FPU_FPCCR_CLRONRET_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: CLRONRET bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm33.h" line="1686" column="9" bodyfile="Drivers/CMSIS/Include/core_cm33.h" bodystart="1686" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gabb18ccf9d1b0a4bef3b0823f18eb96ba" prot="public" static="no">
        <name>FPU_FPCCR_CLRONRETS_Pos</name>
        <initializer>27U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: CLRONRETS Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm33.h" line="1688" column="9" bodyfile="Drivers/CMSIS/Include/core_cm33.h" bodystart="1688" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga103d932807c15250d96711952878eeb2" prot="public" static="no">
        <name>FPU_FPCCR_CLRONRETS_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gabb18ccf9d1b0a4bef3b0823f18eb96ba" kindref="member">FPU_FPCCR_CLRONRETS_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: CLRONRETS bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm33.h" line="1689" column="9" bodyfile="Drivers/CMSIS/Include/core_cm33.h" bodystart="1689" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga624474f408fde177df519460775a74a1" prot="public" static="no">
        <name>FPU_FPCCR_TS_Pos</name>
        <initializer>26U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: TS Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm33.h" line="1691" column="9" bodyfile="Drivers/CMSIS/Include/core_cm33.h" bodystart="1691" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga1377a5dfb4b9c6b18e379ac15e0dc23e" prot="public" static="no">
        <name>FPU_FPCCR_TS_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga624474f408fde177df519460775a74a1" kindref="member">FPU_FPCCR_TS_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: TS bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm33.h" line="1692" column="9" bodyfile="Drivers/CMSIS/Include/core_cm33.h" bodystart="1692" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gac48b42e143b93411977dcb9086a5e4e4" prot="public" static="no">
        <name>FPU_FPCCR_UFRDY_Pos</name>
        <initializer>10U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: UFRDY Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm33.h" line="1694" column="9" bodyfile="Drivers/CMSIS/Include/core_cm33.h" bodystart="1694" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga97c610927aab580cac3fb166f080b6a6" prot="public" static="no">
        <name>FPU_FPCCR_UFRDY_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gac48b42e143b93411977dcb9086a5e4e4" kindref="member">FPU_FPCCR_UFRDY_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: UFRDY bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm33.h" line="1695" column="9" bodyfile="Drivers/CMSIS/Include/core_cm33.h" bodystart="1695" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gac90e551e3cfda27c089bf381acba5aa0" prot="public" static="no">
        <name>FPU_FPCCR_SPLIMVIOL_Pos</name>
        <initializer>9U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: SPLIMVIOL Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm33.h" line="1697" column="9" bodyfile="Drivers/CMSIS/Include/core_cm33.h" bodystart="1697" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gaa5e511cae62f922a9a91af0972f7a5e6" prot="public" static="no">
        <name>FPU_FPCCR_SPLIMVIOL_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gac90e551e3cfda27c089bf381acba5aa0" kindref="member">FPU_FPCCR_SPLIMVIOL_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: SPLIMVIOL bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm33.h" line="1698" column="9" bodyfile="Drivers/CMSIS/Include/core_cm33.h" bodystart="1698" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga571354f040a9372c0ad0cb87e296ea7d" prot="public" static="no">
        <name>FPU_FPCCR_SFRDY_Pos</name>
        <initializer>7U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: SFRDY Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm33.h" line="1703" column="9" bodyfile="Drivers/CMSIS/Include/core_cm33.h" bodystart="1703" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga419a1e5609bbedf94f518c72214bddbc" prot="public" static="no">
        <name>FPU_FPCCR_SFRDY_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga571354f040a9372c0ad0cb87e296ea7d" kindref="member">FPU_FPCCR_SFRDY_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: SFRDY bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm33.h" line="1704" column="9" bodyfile="Drivers/CMSIS/Include/core_cm33.h" bodystart="1704" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga4123d3881e5342251f559cec19e23b4e" prot="public" static="no">
        <name>FPU_FPCCR_S_Pos</name>
        <initializer>2U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: Security status of the FP context bit Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm33.h" line="1718" column="9" bodyfile="Drivers/CMSIS/Include/core_cm33.h" bodystart="1718" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga47d3d3b29514c7d7581cfcc304368cea" prot="public" static="no">
        <name>FPU_FPCCR_S_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga4123d3881e5342251f559cec19e23b4e" kindref="member">FPU_FPCCR_S_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: Security status of the FP context bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm33.h" line="1719" column="9" bodyfile="Drivers/CMSIS/Include/core_cm33.h" bodystart="1719" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga705368bf3c52b5bb4edfbcb3e2631e1c" prot="public" static="no">
        <name>FPU_FPCCR_LSPENS_Pos</name>
        <initializer>29U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: LSPENS Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm35p.h" line="1682" column="9" bodyfile="Drivers/CMSIS/Include/core_cm35p.h" bodystart="1682" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga73afcf0fe09c69e9625e11035cabb1c0" prot="public" static="no">
        <name>FPU_FPCCR_LSPENS_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga705368bf3c52b5bb4edfbcb3e2631e1c" kindref="member">FPU_FPCCR_LSPENS_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: LSPENS bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm35p.h" line="1683" column="9" bodyfile="Drivers/CMSIS/Include/core_cm35p.h" bodystart="1683" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga0b97b2fdac794f4fddab1e4342e0c104" prot="public" static="no">
        <name>FPU_FPCCR_CLRONRET_Pos</name>
        <initializer>28U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: CLRONRET Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm35p.h" line="1685" column="9" bodyfile="Drivers/CMSIS/Include/core_cm35p.h" bodystart="1685" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gadedc12ec237657721a613c6f47abed6f" prot="public" static="no">
        <name>FPU_FPCCR_CLRONRET_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga0b97b2fdac794f4fddab1e4342e0c104" kindref="member">FPU_FPCCR_CLRONRET_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: CLRONRET bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm35p.h" line="1686" column="9" bodyfile="Drivers/CMSIS/Include/core_cm35p.h" bodystart="1686" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gabb18ccf9d1b0a4bef3b0823f18eb96ba" prot="public" static="no">
        <name>FPU_FPCCR_CLRONRETS_Pos</name>
        <initializer>27U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: CLRONRETS Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm35p.h" line="1688" column="9" bodyfile="Drivers/CMSIS/Include/core_cm35p.h" bodystart="1688" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga103d932807c15250d96711952878eeb2" prot="public" static="no">
        <name>FPU_FPCCR_CLRONRETS_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gabb18ccf9d1b0a4bef3b0823f18eb96ba" kindref="member">FPU_FPCCR_CLRONRETS_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: CLRONRETS bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm35p.h" line="1689" column="9" bodyfile="Drivers/CMSIS/Include/core_cm35p.h" bodystart="1689" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga624474f408fde177df519460775a74a1" prot="public" static="no">
        <name>FPU_FPCCR_TS_Pos</name>
        <initializer>26U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: TS Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm35p.h" line="1691" column="9" bodyfile="Drivers/CMSIS/Include/core_cm35p.h" bodystart="1691" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga1377a5dfb4b9c6b18e379ac15e0dc23e" prot="public" static="no">
        <name>FPU_FPCCR_TS_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga624474f408fde177df519460775a74a1" kindref="member">FPU_FPCCR_TS_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: TS bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm35p.h" line="1692" column="9" bodyfile="Drivers/CMSIS/Include/core_cm35p.h" bodystart="1692" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gac48b42e143b93411977dcb9086a5e4e4" prot="public" static="no">
        <name>FPU_FPCCR_UFRDY_Pos</name>
        <initializer>10U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: UFRDY Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm35p.h" line="1694" column="9" bodyfile="Drivers/CMSIS/Include/core_cm35p.h" bodystart="1694" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga97c610927aab580cac3fb166f080b6a6" prot="public" static="no">
        <name>FPU_FPCCR_UFRDY_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gac48b42e143b93411977dcb9086a5e4e4" kindref="member">FPU_FPCCR_UFRDY_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: UFRDY bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm35p.h" line="1695" column="9" bodyfile="Drivers/CMSIS/Include/core_cm35p.h" bodystart="1695" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gac90e551e3cfda27c089bf381acba5aa0" prot="public" static="no">
        <name>FPU_FPCCR_SPLIMVIOL_Pos</name>
        <initializer>9U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: SPLIMVIOL Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm35p.h" line="1697" column="9" bodyfile="Drivers/CMSIS/Include/core_cm35p.h" bodystart="1697" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1gaa5e511cae62f922a9a91af0972f7a5e6" prot="public" static="no">
        <name>FPU_FPCCR_SPLIMVIOL_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1gac90e551e3cfda27c089bf381acba5aa0" kindref="member">FPU_FPCCR_SPLIMVIOL_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: SPLIMVIOL bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm35p.h" line="1698" column="9" bodyfile="Drivers/CMSIS/Include/core_cm35p.h" bodystart="1698" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga571354f040a9372c0ad0cb87e296ea7d" prot="public" static="no">
        <name>FPU_FPCCR_SFRDY_Pos</name>
        <initializer>7U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: SFRDY Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm35p.h" line="1703" column="9" bodyfile="Drivers/CMSIS/Include/core_cm35p.h" bodystart="1703" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga419a1e5609bbedf94f518c72214bddbc" prot="public" static="no">
        <name>FPU_FPCCR_SFRDY_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga571354f040a9372c0ad0cb87e296ea7d" kindref="member">FPU_FPCCR_SFRDY_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: SFRDY bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm35p.h" line="1704" column="9" bodyfile="Drivers/CMSIS/Include/core_cm35p.h" bodystart="1704" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga4123d3881e5342251f559cec19e23b4e" prot="public" static="no">
        <name>FPU_FPCCR_S_Pos</name>
        <initializer>2U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: Security status of the FP context bit Position </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm35p.h" line="1718" column="9" bodyfile="Drivers/CMSIS/Include/core_cm35p.h" bodystart="1718" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___c_m_s_i_s___c_o_r_e_1ga47d3d3b29514c7d7581cfcc304368cea" prot="public" static="no">
        <name>FPU_FPCCR_S_Msk</name>
        <initializer>(1UL &lt;&lt; <ref refid="group___c_m_s_i_s___c_o_r_e_1ga4123d3881e5342251f559cec19e23b4e" kindref="member">FPU_FPCCR_S_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FPCCR: Security status of the FP context bit Mask </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Include/core_cm35p.h" line="1719" column="9" bodyfile="Drivers/CMSIS/Include/core_cm35p.h" bodystart="1719" bodyend="-1"/>
      </memberdef>
    </sectiondef>
    <briefdescription>
<para>Type definitions for the Floating Point Unit (FPU) </para>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
  </compounddef>
</doxygen>
