# Reading C:/altera/11.1/modelsim_ase/tcl/vsim/pref.tcl 
# do lights_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying c:\altera\11.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied c:\altera\11.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Tommy/workspaces/Quartus\ II/lab6/SOPC {C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/processor.v}
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# vlog -vlog01compat -work work +incdir+C:/Users/Tommy/workspaces/Quartus\ II/lab6/SOPC {C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v}
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module proc
# ** Error: C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v(10): Undefined variable: R1.
# ** Error: C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v(31): 'R1' already declared in this scope (proc).
# ** Error: c:/altera/11.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./lights_run_msim_rtl_verilog.do line 9
# c:/altera/11.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+C:/Users/Tommy/workspaces/Quartus\ II/lab6/SOPC {C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v}"
#  
