INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/harsh/RCA_16bit/RCA_16bit.srcs/sources_1/new/RCA_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RCA_16bit
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/harsh/RCA_16bit/RCA_16bit.srcs/sim_1/new/RCA_16bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RCA_16bit_tb
