Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Oct 15 17:37:47 2023
| Host         : DESKTOP-ACVK3GV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.295        0.000                      0                  623        0.060        0.000                      0                  623        4.500        0.000                       0                   365  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
top_sys_clk             {0.000 10.000}     20.000          50.000          
  clk_100mhz_pll_clock  {0.000 5.000}      10.000          100.000         
  clkfbout_pll_clock    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
top_sys_clk                                                                                                                                                               7.000        0.000                       0                     1  
  clk_100mhz_pll_clock        5.295        0.000                      0                  623        0.060        0.000                      0                  623        4.500        0.000                       0                   361  
  clkfbout_pll_clock                                                                                                                                                     18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_100mhz_pll_clock                        
(none)                clkfbout_pll_clock                          
(none)                                      clk_100mhz_pll_clock  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  top_sys_clk
  To Clock:  top_sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         top_sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { top_sys_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  pll_clock_inst1/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y0  pll_clock_inst1/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  pll_clock_inst1/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  pll_clock_inst1/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  pll_clock_inst1/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  pll_clock_inst1/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz_pll_clock
  To Clock:  clk_100mhz_pll_clock

Setup :            0  Failing Endpoints,  Worst Slack        5.295ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.295ns  (required time - arrival time)
  Source:                 UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Inst1/UART_RX_Inst1/Baud_State_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_pll_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_pll_clock rise@10.000ns - clk_100mhz_pll_clock rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 1.103ns (24.980%)  route 3.313ns (75.020%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 8.540 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.716ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_pll_clock rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  top_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clock_inst1/inst/sys_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  pll_clock_inst1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    pll_clock_inst1/inst/sys_clk_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  pll_clock_inst1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    pll_clock_inst1/inst/clk_100mhz_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  pll_clock_inst1/inst/clkout1_buf/O
                         net (fo=359, routed)         1.522    -1.716    UART_Inst1/UART_RX_Inst1/uart_sys_clk_wsi
    SLICE_X13Y101        FDCE                                         r  UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y101        FDCE (Prop_fdce_C_Q)         0.379    -1.337 f  UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn_reg[26]/Q
                         net (fo=3, routed)           0.990    -0.347    UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn[26]
    SLICE_X13Y101        LUT6 (Prop_lut6_I0_O)        0.105    -0.242 f  UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn[31]_i_16/O
                         net (fo=3, routed)           0.602     0.360    UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn[31]_i_16_n_0
    SLICE_X14Y99         LUT2 (Prop_lut2_I1_O)        0.126     0.486 f  UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn[31]_i_12/O
                         net (fo=1, routed)           0.223     0.708    UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn[31]_i_12_n_0
    SLICE_X14Y99         LUT6 (Prop_lut6_I5_O)        0.283     0.991 f  UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn[31]_i_6/O
                         net (fo=34, routed)          0.842     1.834    UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn[31]_i_6_n_0
    SLICE_X11Y99         LUT6 (Prop_lut6_I0_O)        0.105     1.939 r  UART_Inst1/UART_RX_Inst1/Baud_State_count[7]_i_4/O
                         net (fo=8, routed)           0.656     2.594    UART_Inst1/UART_RX_Inst1/Baud_State_count[7]_i_4_n_0
    SLICE_X8Y98          LUT4 (Prop_lut4_I0_O)        0.105     2.699 r  UART_Inst1/UART_RX_Inst1/Baud_State_count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.699    UART_Inst1/UART_RX_Inst1/Baud_State_count[1]_i_1_n_0
    SLICE_X8Y98          FDCE                                         r  UART_Inst1/UART_RX_Inst1/Baud_State_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_pll_clock rise edge)
                                                     10.000    10.000 r  
    W19                                               0.000    10.000 r  top_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    pll_clock_inst1/inst/sys_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357    11.357 r  pll_clock_inst1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.376    pll_clock_inst1/inst/sys_clk_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515     5.861 r  pll_clock_inst1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354     7.215    pll_clock_inst1/inst/clk_100mhz_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.292 r  pll_clock_inst1/inst/clkout1_buf/O
                         net (fo=359, routed)         1.248     8.540    UART_Inst1/UART_RX_Inst1/uart_sys_clk_wsi
    SLICE_X8Y98          FDCE                                         r  UART_Inst1/UART_RX_Inst1/Baud_State_count_reg[1]/C
                         clock pessimism             -0.524     8.017    
                         clock uncertainty           -0.094     7.922    
    SLICE_X8Y98          FDCE (Setup_fdce_C_D)        0.072     7.994    UART_Inst1/UART_RX_Inst1/Baud_State_count_reg[1]
  -------------------------------------------------------------------
                         required time                          7.994    
                         arrival time                          -2.699    
  -------------------------------------------------------------------
                         slack                                  5.295    

Slack (MET) :             5.353ns  (required time - arrival time)
  Source:                 UART_Inst1/UART_RX_Inst1/Baud_State_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_pll_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_pll_clock rise@10.000ns - clk_100mhz_pll_clock rise@0.000ns)
  Data Path Delay:        4.340ns  (logic 0.978ns (22.536%)  route 3.362ns (77.464%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 8.540 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.879ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_pll_clock rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  top_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clock_inst1/inst/sys_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  pll_clock_inst1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    pll_clock_inst1/inst/sys_clk_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  pll_clock_inst1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    pll_clock_inst1/inst/clk_100mhz_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  pll_clock_inst1/inst/clkout1_buf/O
                         net (fo=359, routed)         1.359    -1.879    UART_Inst1/UART_RX_Inst1/uart_sys_clk_wsi
    SLICE_X9Y98          FDCE                                         r  UART_Inst1/UART_RX_Inst1/Baud_State_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDCE (Prop_fdce_C_Q)         0.379    -1.500 r  UART_Inst1/UART_RX_Inst1/Baud_State_count_reg[2]/Q
                         net (fo=22, routed)          0.908    -0.591    UART_Inst1/UART_RX_Inst1/Baud_State_count[2]
    SLICE_X9Y100         LUT2 (Prop_lut2_I0_O)        0.121    -0.470 r  UART_Inst1/UART_RX_Inst1/uart_data_rxed_rdo[0]_i_3/O
                         net (fo=3, routed)           0.722     0.251    UART_Inst1/UART_RX_Inst1/uart_data_rxed_rdo[0]_i_3_n_0
    SLICE_X8Y99          LUT6 (Prop_lut6_I3_O)        0.268     0.519 f  UART_Inst1/UART_RX_Inst1/FSM_onehot_uart_rx_current_state_rfn[5]_i_1/O
                         net (fo=2, routed)           0.391     0.910    UART_Inst1/UART_RX_Inst1/FSM_onehot_uart_rx_current_state_rfn[5]_i_1_n_0
    SLICE_X8Y99          LUT6 (Prop_lut6_I0_O)        0.105     1.015 f  UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn[31]_i_3/O
                         net (fo=3, routed)           0.543     1.558    UART_Inst1/UART_RX_Inst1/uart_rx_next_state_rfn[0]
    SLICE_X11Y99         LUT4 (Prop_lut4_I0_O)        0.105     1.663 r  UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn[31]_i_1/O
                         net (fo=32, routed)          0.798     2.461    UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn[31]_i_1_n_0
    SLICE_X13Y96         FDCE                                         r  UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_pll_clock rise edge)
                                                     10.000    10.000 r  
    W19                                               0.000    10.000 r  top_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    pll_clock_inst1/inst/sys_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357    11.357 r  pll_clock_inst1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.376    pll_clock_inst1/inst/sys_clk_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515     5.861 r  pll_clock_inst1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354     7.215    pll_clock_inst1/inst/clk_100mhz_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.292 r  pll_clock_inst1/inst/clkout1_buf/O
                         net (fo=359, routed)         1.248     8.540    UART_Inst1/UART_RX_Inst1/uart_sys_clk_wsi
    SLICE_X13Y96         FDCE                                         r  UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn_reg[6]/C
                         clock pessimism             -0.464     8.076    
                         clock uncertainty           -0.094     7.982    
    SLICE_X13Y96         FDCE (Setup_fdce_C_CE)      -0.168     7.814    UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn_reg[6]
  -------------------------------------------------------------------
                         required time                          7.814    
                         arrival time                          -2.461    
  -------------------------------------------------------------------
                         slack                                  5.353    

Slack (MET) :             5.353ns  (required time - arrival time)
  Source:                 UART_Inst1/UART_RX_Inst1/Baud_State_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_pll_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_pll_clock rise@10.000ns - clk_100mhz_pll_clock rise@0.000ns)
  Data Path Delay:        4.340ns  (logic 0.978ns (22.536%)  route 3.362ns (77.464%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 8.540 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.879ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_pll_clock rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  top_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clock_inst1/inst/sys_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  pll_clock_inst1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    pll_clock_inst1/inst/sys_clk_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  pll_clock_inst1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    pll_clock_inst1/inst/clk_100mhz_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  pll_clock_inst1/inst/clkout1_buf/O
                         net (fo=359, routed)         1.359    -1.879    UART_Inst1/UART_RX_Inst1/uart_sys_clk_wsi
    SLICE_X9Y98          FDCE                                         r  UART_Inst1/UART_RX_Inst1/Baud_State_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDCE (Prop_fdce_C_Q)         0.379    -1.500 r  UART_Inst1/UART_RX_Inst1/Baud_State_count_reg[2]/Q
                         net (fo=22, routed)          0.908    -0.591    UART_Inst1/UART_RX_Inst1/Baud_State_count[2]
    SLICE_X9Y100         LUT2 (Prop_lut2_I0_O)        0.121    -0.470 r  UART_Inst1/UART_RX_Inst1/uart_data_rxed_rdo[0]_i_3/O
                         net (fo=3, routed)           0.722     0.251    UART_Inst1/UART_RX_Inst1/uart_data_rxed_rdo[0]_i_3_n_0
    SLICE_X8Y99          LUT6 (Prop_lut6_I3_O)        0.268     0.519 f  UART_Inst1/UART_RX_Inst1/FSM_onehot_uart_rx_current_state_rfn[5]_i_1/O
                         net (fo=2, routed)           0.391     0.910    UART_Inst1/UART_RX_Inst1/FSM_onehot_uart_rx_current_state_rfn[5]_i_1_n_0
    SLICE_X8Y99          LUT6 (Prop_lut6_I0_O)        0.105     1.015 f  UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn[31]_i_3/O
                         net (fo=3, routed)           0.543     1.558    UART_Inst1/UART_RX_Inst1/uart_rx_next_state_rfn[0]
    SLICE_X11Y99         LUT4 (Prop_lut4_I0_O)        0.105     1.663 r  UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn[31]_i_1/O
                         net (fo=32, routed)          0.798     2.461    UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn[31]_i_1_n_0
    SLICE_X13Y96         FDCE                                         r  UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_pll_clock rise edge)
                                                     10.000    10.000 r  
    W19                                               0.000    10.000 r  top_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    pll_clock_inst1/inst/sys_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357    11.357 r  pll_clock_inst1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.376    pll_clock_inst1/inst/sys_clk_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515     5.861 r  pll_clock_inst1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354     7.215    pll_clock_inst1/inst/clk_100mhz_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.292 r  pll_clock_inst1/inst/clkout1_buf/O
                         net (fo=359, routed)         1.248     8.540    UART_Inst1/UART_RX_Inst1/uart_sys_clk_wsi
    SLICE_X13Y96         FDCE                                         r  UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn_reg[7]/C
                         clock pessimism             -0.464     8.076    
                         clock uncertainty           -0.094     7.982    
    SLICE_X13Y96         FDCE (Setup_fdce_C_CE)      -0.168     7.814    UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn_reg[7]
  -------------------------------------------------------------------
                         required time                          7.814    
                         arrival time                          -2.461    
  -------------------------------------------------------------------
                         slack                                  5.353    

Slack (MET) :             5.353ns  (required time - arrival time)
  Source:                 UART_Inst1/UART_RX_Inst1/Baud_State_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_pll_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_pll_clock rise@10.000ns - clk_100mhz_pll_clock rise@0.000ns)
  Data Path Delay:        4.340ns  (logic 0.978ns (22.536%)  route 3.362ns (77.464%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 8.540 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.879ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_pll_clock rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  top_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clock_inst1/inst/sys_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  pll_clock_inst1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    pll_clock_inst1/inst/sys_clk_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  pll_clock_inst1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    pll_clock_inst1/inst/clk_100mhz_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  pll_clock_inst1/inst/clkout1_buf/O
                         net (fo=359, routed)         1.359    -1.879    UART_Inst1/UART_RX_Inst1/uart_sys_clk_wsi
    SLICE_X9Y98          FDCE                                         r  UART_Inst1/UART_RX_Inst1/Baud_State_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDCE (Prop_fdce_C_Q)         0.379    -1.500 r  UART_Inst1/UART_RX_Inst1/Baud_State_count_reg[2]/Q
                         net (fo=22, routed)          0.908    -0.591    UART_Inst1/UART_RX_Inst1/Baud_State_count[2]
    SLICE_X9Y100         LUT2 (Prop_lut2_I0_O)        0.121    -0.470 r  UART_Inst1/UART_RX_Inst1/uart_data_rxed_rdo[0]_i_3/O
                         net (fo=3, routed)           0.722     0.251    UART_Inst1/UART_RX_Inst1/uart_data_rxed_rdo[0]_i_3_n_0
    SLICE_X8Y99          LUT6 (Prop_lut6_I3_O)        0.268     0.519 f  UART_Inst1/UART_RX_Inst1/FSM_onehot_uart_rx_current_state_rfn[5]_i_1/O
                         net (fo=2, routed)           0.391     0.910    UART_Inst1/UART_RX_Inst1/FSM_onehot_uart_rx_current_state_rfn[5]_i_1_n_0
    SLICE_X8Y99          LUT6 (Prop_lut6_I0_O)        0.105     1.015 f  UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn[31]_i_3/O
                         net (fo=3, routed)           0.543     1.558    UART_Inst1/UART_RX_Inst1/uart_rx_next_state_rfn[0]
    SLICE_X11Y99         LUT4 (Prop_lut4_I0_O)        0.105     1.663 r  UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn[31]_i_1/O
                         net (fo=32, routed)          0.798     2.461    UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn[31]_i_1_n_0
    SLICE_X13Y96         FDCE                                         r  UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_pll_clock rise edge)
                                                     10.000    10.000 r  
    W19                                               0.000    10.000 r  top_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    pll_clock_inst1/inst/sys_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357    11.357 r  pll_clock_inst1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.376    pll_clock_inst1/inst/sys_clk_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515     5.861 r  pll_clock_inst1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354     7.215    pll_clock_inst1/inst/clk_100mhz_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.292 r  pll_clock_inst1/inst/clkout1_buf/O
                         net (fo=359, routed)         1.248     8.540    UART_Inst1/UART_RX_Inst1/uart_sys_clk_wsi
    SLICE_X13Y96         FDCE                                         r  UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn_reg[8]/C
                         clock pessimism             -0.464     8.076    
                         clock uncertainty           -0.094     7.982    
    SLICE_X13Y96         FDCE (Setup_fdce_C_CE)      -0.168     7.814    UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn_reg[8]
  -------------------------------------------------------------------
                         required time                          7.814    
                         arrival time                          -2.461    
  -------------------------------------------------------------------
                         slack                                  5.353    

Slack (MET) :             5.416ns  (required time - arrival time)
  Source:                 UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Inst1/UART_RX_Inst1/Baud_State_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_pll_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_pll_clock rise@10.000ns - clk_100mhz_pll_clock rise@0.000ns)
  Data Path Delay:        4.255ns  (logic 1.103ns (25.925%)  route 3.152ns (74.075%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 8.540 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.716ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_pll_clock rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  top_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clock_inst1/inst/sys_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  pll_clock_inst1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    pll_clock_inst1/inst/sys_clk_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  pll_clock_inst1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    pll_clock_inst1/inst/clk_100mhz_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  pll_clock_inst1/inst/clkout1_buf/O
                         net (fo=359, routed)         1.522    -1.716    UART_Inst1/UART_RX_Inst1/uart_sys_clk_wsi
    SLICE_X13Y101        FDCE                                         r  UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y101        FDCE (Prop_fdce_C_Q)         0.379    -1.337 r  UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn_reg[26]/Q
                         net (fo=3, routed)           0.990    -0.347    UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn[26]
    SLICE_X13Y101        LUT6 (Prop_lut6_I0_O)        0.105    -0.242 r  UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn[31]_i_16/O
                         net (fo=3, routed)           0.602     0.360    UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn[31]_i_16_n_0
    SLICE_X14Y99         LUT2 (Prop_lut2_I1_O)        0.126     0.486 r  UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn[31]_i_12/O
                         net (fo=1, routed)           0.223     0.708    UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn[31]_i_12_n_0
    SLICE_X14Y99         LUT6 (Prop_lut6_I5_O)        0.283     0.991 r  UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn[31]_i_6/O
                         net (fo=34, routed)          0.840     1.832    UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn[31]_i_6_n_0
    SLICE_X11Y99         LUT6 (Prop_lut6_I0_O)        0.105     1.937 r  UART_Inst1/UART_RX_Inst1/Baud_State_count[7]_i_2/O
                         net (fo=8, routed)           0.497     2.433    UART_Inst1/UART_RX_Inst1/Baud_State_count[7]_i_2_n_0
    SLICE_X9Y98          LUT5 (Prop_lut5_I1_O)        0.105     2.538 r  UART_Inst1/UART_RX_Inst1/Baud_State_count[2]_i_1/O
                         net (fo=1, routed)           0.000     2.538    UART_Inst1/UART_RX_Inst1/Baud_State_count[2]_i_1_n_0
    SLICE_X9Y98          FDCE                                         r  UART_Inst1/UART_RX_Inst1/Baud_State_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_pll_clock rise edge)
                                                     10.000    10.000 r  
    W19                                               0.000    10.000 r  top_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    pll_clock_inst1/inst/sys_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357    11.357 r  pll_clock_inst1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.376    pll_clock_inst1/inst/sys_clk_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515     5.861 r  pll_clock_inst1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354     7.215    pll_clock_inst1/inst/clk_100mhz_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.292 r  pll_clock_inst1/inst/clkout1_buf/O
                         net (fo=359, routed)         1.248     8.540    UART_Inst1/UART_RX_Inst1/uart_sys_clk_wsi
    SLICE_X9Y98          FDCE                                         r  UART_Inst1/UART_RX_Inst1/Baud_State_count_reg[2]/C
                         clock pessimism             -0.524     8.017    
                         clock uncertainty           -0.094     7.922    
    SLICE_X9Y98          FDCE (Setup_fdce_C_D)        0.032     7.954    UART_Inst1/UART_RX_Inst1/Baud_State_count_reg[2]
  -------------------------------------------------------------------
                         required time                          7.954    
                         arrival time                          -2.538    
  -------------------------------------------------------------------
                         slack                                  5.416    

Slack (MET) :             5.418ns  (required time - arrival time)
  Source:                 UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Inst1/UART_RX_Inst1/Baud_State_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_pll_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_pll_clock rise@10.000ns - clk_100mhz_pll_clock rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 1.103ns (25.950%)  route 3.148ns (74.050%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 8.540 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.716ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_pll_clock rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  top_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clock_inst1/inst/sys_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  pll_clock_inst1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    pll_clock_inst1/inst/sys_clk_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  pll_clock_inst1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    pll_clock_inst1/inst/clk_100mhz_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  pll_clock_inst1/inst/clkout1_buf/O
                         net (fo=359, routed)         1.522    -1.716    UART_Inst1/UART_RX_Inst1/uart_sys_clk_wsi
    SLICE_X13Y101        FDCE                                         r  UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y101        FDCE (Prop_fdce_C_Q)         0.379    -1.337 r  UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn_reg[26]/Q
                         net (fo=3, routed)           0.990    -0.347    UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn[26]
    SLICE_X13Y101        LUT6 (Prop_lut6_I0_O)        0.105    -0.242 r  UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn[31]_i_16/O
                         net (fo=3, routed)           0.602     0.360    UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn[31]_i_16_n_0
    SLICE_X14Y99         LUT2 (Prop_lut2_I1_O)        0.126     0.486 r  UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn[31]_i_12/O
                         net (fo=1, routed)           0.223     0.708    UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn[31]_i_12_n_0
    SLICE_X14Y99         LUT6 (Prop_lut6_I5_O)        0.283     0.991 r  UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn[31]_i_6/O
                         net (fo=34, routed)          0.840     1.832    UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn[31]_i_6_n_0
    SLICE_X11Y99         LUT6 (Prop_lut6_I0_O)        0.105     1.937 r  UART_Inst1/UART_RX_Inst1/Baud_State_count[7]_i_2/O
                         net (fo=8, routed)           0.493     2.429    UART_Inst1/UART_RX_Inst1/Baud_State_count[7]_i_2_n_0
    SLICE_X9Y98          LUT6 (Prop_lut6_I1_O)        0.105     2.534 r  UART_Inst1/UART_RX_Inst1/Baud_State_count[4]_i_1/O
                         net (fo=1, routed)           0.000     2.534    UART_Inst1/UART_RX_Inst1/Baud_State_count[4]_i_1_n_0
    SLICE_X9Y98          FDCE                                         r  UART_Inst1/UART_RX_Inst1/Baud_State_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_pll_clock rise edge)
                                                     10.000    10.000 r  
    W19                                               0.000    10.000 r  top_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    pll_clock_inst1/inst/sys_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357    11.357 r  pll_clock_inst1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.376    pll_clock_inst1/inst/sys_clk_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515     5.861 r  pll_clock_inst1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354     7.215    pll_clock_inst1/inst/clk_100mhz_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.292 r  pll_clock_inst1/inst/clkout1_buf/O
                         net (fo=359, routed)         1.248     8.540    UART_Inst1/UART_RX_Inst1/uart_sys_clk_wsi
    SLICE_X9Y98          FDCE                                         r  UART_Inst1/UART_RX_Inst1/Baud_State_count_reg[4]/C
                         clock pessimism             -0.524     8.017    
                         clock uncertainty           -0.094     7.922    
    SLICE_X9Y98          FDCE (Setup_fdce_C_D)        0.030     7.952    UART_Inst1/UART_RX_Inst1/Baud_State_count_reg[4]
  -------------------------------------------------------------------
                         required time                          7.952    
                         arrival time                          -2.534    
  -------------------------------------------------------------------
                         slack                                  5.418    

Slack (MET) :             5.421ns  (required time - arrival time)
  Source:                 UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Inst1/UART_RX_Inst1/Baud_State_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_pll_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_pll_clock rise@10.000ns - clk_100mhz_pll_clock rise@0.000ns)
  Data Path Delay:        4.250ns  (logic 1.103ns (25.953%)  route 3.147ns (74.047%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 8.540 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.716ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_pll_clock rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  top_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clock_inst1/inst/sys_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  pll_clock_inst1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    pll_clock_inst1/inst/sys_clk_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  pll_clock_inst1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    pll_clock_inst1/inst/clk_100mhz_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  pll_clock_inst1/inst/clkout1_buf/O
                         net (fo=359, routed)         1.522    -1.716    UART_Inst1/UART_RX_Inst1/uart_sys_clk_wsi
    SLICE_X13Y101        FDCE                                         r  UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y101        FDCE (Prop_fdce_C_Q)         0.379    -1.337 f  UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn_reg[26]/Q
                         net (fo=3, routed)           0.990    -0.347    UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn[26]
    SLICE_X13Y101        LUT6 (Prop_lut6_I0_O)        0.105    -0.242 f  UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn[31]_i_16/O
                         net (fo=3, routed)           0.602     0.360    UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn[31]_i_16_n_0
    SLICE_X14Y99         LUT2 (Prop_lut2_I1_O)        0.126     0.486 f  UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn[31]_i_12/O
                         net (fo=1, routed)           0.223     0.708    UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn[31]_i_12_n_0
    SLICE_X14Y99         LUT6 (Prop_lut6_I5_O)        0.283     0.991 f  UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn[31]_i_6/O
                         net (fo=34, routed)          0.842     1.834    UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn[31]_i_6_n_0
    SLICE_X11Y99         LUT6 (Prop_lut6_I0_O)        0.105     1.939 r  UART_Inst1/UART_RX_Inst1/Baud_State_count[7]_i_4/O
                         net (fo=8, routed)           0.490     2.429    UART_Inst1/UART_RX_Inst1/Baud_State_count[7]_i_4_n_0
    SLICE_X9Y98          LUT6 (Prop_lut6_I0_O)        0.105     2.534 r  UART_Inst1/UART_RX_Inst1/Baud_State_count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.534    UART_Inst1/UART_RX_Inst1/Baud_State_count[3]_i_1_n_0
    SLICE_X9Y98          FDCE                                         r  UART_Inst1/UART_RX_Inst1/Baud_State_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_pll_clock rise edge)
                                                     10.000    10.000 r  
    W19                                               0.000    10.000 r  top_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    pll_clock_inst1/inst/sys_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357    11.357 r  pll_clock_inst1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.376    pll_clock_inst1/inst/sys_clk_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515     5.861 r  pll_clock_inst1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354     7.215    pll_clock_inst1/inst/clk_100mhz_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.292 r  pll_clock_inst1/inst/clkout1_buf/O
                         net (fo=359, routed)         1.248     8.540    UART_Inst1/UART_RX_Inst1/uart_sys_clk_wsi
    SLICE_X9Y98          FDCE                                         r  UART_Inst1/UART_RX_Inst1/Baud_State_count_reg[3]/C
                         clock pessimism             -0.524     8.017    
                         clock uncertainty           -0.094     7.922    
    SLICE_X9Y98          FDCE (Setup_fdce_C_D)        0.032     7.954    UART_Inst1/UART_RX_Inst1/Baud_State_count_reg[3]
  -------------------------------------------------------------------
                         required time                          7.954    
                         arrival time                          -2.534    
  -------------------------------------------------------------------
                         slack                                  5.421    

Slack (MET) :             5.444ns  (required time - arrival time)
  Source:                 UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Inst1/UART_RX_Inst1/Baud_State_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_pll_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_pll_clock rise@10.000ns - clk_100mhz_pll_clock rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 1.103ns (25.828%)  route 3.168ns (74.172%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 8.540 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.716ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_pll_clock rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  top_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clock_inst1/inst/sys_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  pll_clock_inst1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    pll_clock_inst1/inst/sys_clk_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  pll_clock_inst1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    pll_clock_inst1/inst/clk_100mhz_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  pll_clock_inst1/inst/clkout1_buf/O
                         net (fo=359, routed)         1.522    -1.716    UART_Inst1/UART_RX_Inst1/uart_sys_clk_wsi
    SLICE_X13Y101        FDCE                                         r  UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y101        FDCE (Prop_fdce_C_Q)         0.379    -1.337 r  UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn_reg[26]/Q
                         net (fo=3, routed)           0.990    -0.347    UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn[26]
    SLICE_X13Y101        LUT6 (Prop_lut6_I0_O)        0.105    -0.242 r  UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn[31]_i_16/O
                         net (fo=3, routed)           0.602     0.360    UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn[31]_i_16_n_0
    SLICE_X14Y99         LUT2 (Prop_lut2_I1_O)        0.126     0.486 r  UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn[31]_i_12/O
                         net (fo=1, routed)           0.223     0.708    UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn[31]_i_12_n_0
    SLICE_X14Y99         LUT6 (Prop_lut6_I5_O)        0.283     0.991 r  UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn[31]_i_6/O
                         net (fo=34, routed)          0.840     1.832    UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn[31]_i_6_n_0
    SLICE_X11Y99         LUT6 (Prop_lut6_I0_O)        0.105     1.937 r  UART_Inst1/UART_RX_Inst1/Baud_State_count[7]_i_2/O
                         net (fo=8, routed)           0.513     2.449    UART_Inst1/UART_RX_Inst1/Baud_State_count[7]_i_2_n_0
    SLICE_X8Y98          LUT3 (Prop_lut3_I2_O)        0.105     2.554 r  UART_Inst1/UART_RX_Inst1/Baud_State_count[0]_i_1/O
                         net (fo=1, routed)           0.000     2.554    UART_Inst1/UART_RX_Inst1/Baud_State_count[0]_i_1_n_0
    SLICE_X8Y98          FDCE                                         r  UART_Inst1/UART_RX_Inst1/Baud_State_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_pll_clock rise edge)
                                                     10.000    10.000 r  
    W19                                               0.000    10.000 r  top_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    pll_clock_inst1/inst/sys_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357    11.357 r  pll_clock_inst1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.376    pll_clock_inst1/inst/sys_clk_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515     5.861 r  pll_clock_inst1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354     7.215    pll_clock_inst1/inst/clk_100mhz_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.292 r  pll_clock_inst1/inst/clkout1_buf/O
                         net (fo=359, routed)         1.248     8.540    UART_Inst1/UART_RX_Inst1/uart_sys_clk_wsi
    SLICE_X8Y98          FDCE                                         r  UART_Inst1/UART_RX_Inst1/Baud_State_count_reg[0]/C
                         clock pessimism             -0.524     8.017    
                         clock uncertainty           -0.094     7.922    
    SLICE_X8Y98          FDCE (Setup_fdce_C_D)        0.076     7.998    UART_Inst1/UART_RX_Inst1/Baud_State_count_reg[0]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -2.554    
  -------------------------------------------------------------------
                         slack                                  5.444    

Slack (MET) :             5.444ns  (required time - arrival time)
  Source:                 UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Inst1/UART_RX_Inst1/Baud_State_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_pll_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_pll_clock rise@10.000ns - clk_100mhz_pll_clock rise@0.000ns)
  Data Path Delay:        4.266ns  (logic 1.103ns (25.854%)  route 3.163ns (74.146%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 8.540 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.716ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_pll_clock rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  top_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clock_inst1/inst/sys_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  pll_clock_inst1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    pll_clock_inst1/inst/sys_clk_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  pll_clock_inst1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    pll_clock_inst1/inst/clk_100mhz_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  pll_clock_inst1/inst/clkout1_buf/O
                         net (fo=359, routed)         1.522    -1.716    UART_Inst1/UART_RX_Inst1/uart_sys_clk_wsi
    SLICE_X13Y101        FDCE                                         r  UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y101        FDCE (Prop_fdce_C_Q)         0.379    -1.337 r  UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn_reg[26]/Q
                         net (fo=3, routed)           0.990    -0.347    UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn[26]
    SLICE_X13Y101        LUT6 (Prop_lut6_I0_O)        0.105    -0.242 r  UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn[31]_i_16/O
                         net (fo=3, routed)           0.602     0.360    UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn[31]_i_16_n_0
    SLICE_X14Y99         LUT2 (Prop_lut2_I1_O)        0.126     0.486 r  UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn[31]_i_12/O
                         net (fo=1, routed)           0.223     0.708    UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn[31]_i_12_n_0
    SLICE_X14Y99         LUT6 (Prop_lut6_I5_O)        0.283     0.991 r  UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn[31]_i_6/O
                         net (fo=34, routed)          0.840     1.832    UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn[31]_i_6_n_0
    SLICE_X11Y99         LUT6 (Prop_lut6_I0_O)        0.105     1.937 r  UART_Inst1/UART_RX_Inst1/Baud_State_count[7]_i_2/O
                         net (fo=8, routed)           0.508     2.445    UART_Inst1/UART_RX_Inst1/Baud_State_count[7]_i_2_n_0
    SLICE_X10Y98         LUT4 (Prop_lut4_I1_O)        0.105     2.550 r  UART_Inst1/UART_RX_Inst1/Baud_State_count[6]_i_1/O
                         net (fo=1, routed)           0.000     2.550    UART_Inst1/UART_RX_Inst1/Baud_State_count[6]_i_1_n_0
    SLICE_X10Y98         FDCE                                         r  UART_Inst1/UART_RX_Inst1/Baud_State_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_pll_clock rise edge)
                                                     10.000    10.000 r  
    W19                                               0.000    10.000 r  top_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    pll_clock_inst1/inst/sys_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357    11.357 r  pll_clock_inst1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.376    pll_clock_inst1/inst/sys_clk_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515     5.861 r  pll_clock_inst1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354     7.215    pll_clock_inst1/inst/clk_100mhz_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.292 r  pll_clock_inst1/inst/clkout1_buf/O
                         net (fo=359, routed)         1.248     8.540    UART_Inst1/UART_RX_Inst1/uart_sys_clk_wsi
    SLICE_X10Y98         FDCE                                         r  UART_Inst1/UART_RX_Inst1/Baud_State_count_reg[6]/C
                         clock pessimism             -0.524     8.017    
                         clock uncertainty           -0.094     7.922    
    SLICE_X10Y98         FDCE (Setup_fdce_C_D)        0.072     7.994    UART_Inst1/UART_RX_Inst1/Baud_State_count_reg[6]
  -------------------------------------------------------------------
                         required time                          7.994    
                         arrival time                          -2.550    
  -------------------------------------------------------------------
                         slack                                  5.444    

Slack (MET) :             5.464ns  (required time - arrival time)
  Source:                 UART_Inst1/UART_RX_Inst1/Baud_State_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_pll_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_pll_clock rise@10.000ns - clk_100mhz_pll_clock rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.978ns (23.126%)  route 3.251ns (76.874%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 8.540 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.879ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_pll_clock rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  top_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clock_inst1/inst/sys_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  pll_clock_inst1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    pll_clock_inst1/inst/sys_clk_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  pll_clock_inst1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    pll_clock_inst1/inst/clk_100mhz_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  pll_clock_inst1/inst/clkout1_buf/O
                         net (fo=359, routed)         1.359    -1.879    UART_Inst1/UART_RX_Inst1/uart_sys_clk_wsi
    SLICE_X9Y98          FDCE                                         r  UART_Inst1/UART_RX_Inst1/Baud_State_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDCE (Prop_fdce_C_Q)         0.379    -1.500 r  UART_Inst1/UART_RX_Inst1/Baud_State_count_reg[2]/Q
                         net (fo=22, routed)          0.908    -0.591    UART_Inst1/UART_RX_Inst1/Baud_State_count[2]
    SLICE_X9Y100         LUT2 (Prop_lut2_I0_O)        0.121    -0.470 r  UART_Inst1/UART_RX_Inst1/uart_data_rxed_rdo[0]_i_3/O
                         net (fo=3, routed)           0.722     0.251    UART_Inst1/UART_RX_Inst1/uart_data_rxed_rdo[0]_i_3_n_0
    SLICE_X8Y99          LUT6 (Prop_lut6_I3_O)        0.268     0.519 f  UART_Inst1/UART_RX_Inst1/FSM_onehot_uart_rx_current_state_rfn[5]_i_1/O
                         net (fo=2, routed)           0.391     0.910    UART_Inst1/UART_RX_Inst1/FSM_onehot_uart_rx_current_state_rfn[5]_i_1_n_0
    SLICE_X8Y99          LUT6 (Prop_lut6_I0_O)        0.105     1.015 f  UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn[31]_i_3/O
                         net (fo=3, routed)           0.543     1.558    UART_Inst1/UART_RX_Inst1/uart_rx_next_state_rfn[0]
    SLICE_X11Y99         LUT4 (Prop_lut4_I0_O)        0.105     1.663 r  UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn[31]_i_1/O
                         net (fo=32, routed)          0.687     2.350    UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn[31]_i_1_n_0
    SLICE_X13Y95         FDCE                                         r  UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_pll_clock rise edge)
                                                     10.000    10.000 r  
    W19                                               0.000    10.000 r  top_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    pll_clock_inst1/inst/sys_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357    11.357 r  pll_clock_inst1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.376    pll_clock_inst1/inst/sys_clk_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515     5.861 r  pll_clock_inst1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354     7.215    pll_clock_inst1/inst/clk_100mhz_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.292 r  pll_clock_inst1/inst/clkout1_buf/O
                         net (fo=359, routed)         1.248     8.540    UART_Inst1/UART_RX_Inst1/uart_sys_clk_wsi
    SLICE_X13Y95         FDCE                                         r  UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn_reg[1]/C
                         clock pessimism             -0.464     8.076    
                         clock uncertainty           -0.094     7.982    
    SLICE_X13Y95         FDCE (Setup_fdce_C_CE)      -0.168     7.814    UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn_reg[1]
  -------------------------------------------------------------------
                         required time                          7.814    
                         arrival time                          -2.350    
  -------------------------------------------------------------------
                         slack                                  5.464    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 Led_Task_Inst1/LedTask_Data_rdn_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Led_Task_Inst1/ledtask_datafifo_rdn_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_pll_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_pll_clock rise@0.000ns - clk_100mhz_pll_clock rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.374%)  route 0.126ns (37.626%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.269ns
    Clock Pessimism Removal (CPR):    -0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_pll_clock rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  top_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clock_inst1/inst/sys_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  pll_clock_inst1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.850    pll_clock_inst1/inst/sys_clk_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.475 r  pll_clock_inst1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -0.971    pll_clock_inst1/inst/clk_100mhz_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.945 r  pll_clock_inst1/inst/clkout1_buf/O
                         net (fo=359, routed)         0.676    -0.269    Led_Task_Inst1/uart_ledtask_sys_clk_wsi
    SLICE_X2Y100         FDCE                                         r  Led_Task_Inst1/LedTask_Data_rdn_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.164    -0.105 r  Led_Task_Inst1/LedTask_Data_rdn_reg[7]/Q
                         net (fo=1, routed)           0.126     0.021    Led_Task_Inst1/LedTask_Data_rdn[7]
    SLICE_X1Y99          LUT5 (Prop_lut5_I4_O)        0.045     0.066 r  Led_Task_Inst1/ledtask_datafifo_rdn[7]_i_1/O
                         net (fo=1, routed)           0.000     0.066    Led_Task_Inst1/ledtask_datafifo_rdn[7]_i_1_n_0
    SLICE_X1Y99          FDCE                                         r  Led_Task_Inst1/ledtask_datafifo_rdn_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_pll_clock rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  top_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clock_inst1/inst/sys_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  pll_clock_inst1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    pll_clock_inst1/inst/sys_clk_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  pll_clock_inst1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    pll_clock_inst1/inst/clk_100mhz_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  pll_clock_inst1/inst/clkout1_buf/O
                         net (fo=359, routed)         0.864    -0.269    Led_Task_Inst1/uart_ledtask_sys_clk_wsi
    SLICE_X1Y99          FDCE                                         r  Led_Task_Inst1/ledtask_datafifo_rdn_reg[7]/C
                         clock pessimism              0.183    -0.086    
    SLICE_X1Y99          FDCE (Hold_fdce_C_D)         0.092     0.006    Led_Task_Inst1/ledtask_datafifo_rdn_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Led_Task_Inst1/ledtask_datafifo_rdn_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Led_Task_Inst1/ledtask_data_analysis_buffer_rdn_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_pll_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_pll_clock rise@0.000ns - clk_100mhz_pll_clock rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.607%)  route 0.155ns (45.393%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.270ns
    Clock Pessimism Removal (CPR):    -0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_pll_clock rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  top_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clock_inst1/inst/sys_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  pll_clock_inst1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.850    pll_clock_inst1/inst/sys_clk_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.475 r  pll_clock_inst1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -0.971    pll_clock_inst1/inst/clk_100mhz_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.945 r  pll_clock_inst1/inst/clkout1_buf/O
                         net (fo=359, routed)         0.675    -0.270    Led_Task_Inst1/uart_ledtask_sys_clk_wsi
    SLICE_X4Y100         FDCE                                         r  Led_Task_Inst1/ledtask_datafifo_rdn_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDCE (Prop_fdce_C_Q)         0.141    -0.129 r  Led_Task_Inst1/ledtask_datafifo_rdn_reg[10]/Q
                         net (fo=2, routed)           0.155     0.025    Led_Task_Inst1/ledtask_datafifo_rdn[10]
    SLICE_X5Y98          LUT4 (Prop_lut4_I3_O)        0.045     0.070 r  Led_Task_Inst1/ledtask_data_analysis_buffer_rdn[10]_i_1/O
                         net (fo=1, routed)           0.000     0.070    Led_Task_Inst1/ledtask_data_analysis_buffer_rdn[10]_i_1_n_0
    SLICE_X5Y98          FDCE                                         r  Led_Task_Inst1/ledtask_data_analysis_buffer_rdn_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_pll_clock rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  top_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clock_inst1/inst/sys_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  pll_clock_inst1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    pll_clock_inst1/inst/sys_clk_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  pll_clock_inst1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    pll_clock_inst1/inst/clk_100mhz_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  pll_clock_inst1/inst/clkout1_buf/O
                         net (fo=359, routed)         0.863    -0.271    Led_Task_Inst1/uart_ledtask_sys_clk_wsi
    SLICE_X5Y98          FDCE                                         r  Led_Task_Inst1/ledtask_data_analysis_buffer_rdn_reg[10]/C
                         clock pessimism              0.183    -0.088    
    SLICE_X5Y98          FDCE (Hold_fdce_C_D)         0.091     0.003    Led_Task_Inst1/ledtask_data_analysis_buffer_rdn_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.070    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 Led_Task_Inst1/ledtask_datafifo_rdn_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Led_Task_Inst1/ledtask_data_analysis_buffer_rdn_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_pll_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_pll_clock rise@0.000ns - clk_100mhz_pll_clock rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.212ns (58.385%)  route 0.151ns (41.615%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.269ns
    Clock Pessimism Removal (CPR):    -0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_pll_clock rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  top_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clock_inst1/inst/sys_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  pll_clock_inst1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.850    pll_clock_inst1/inst/sys_clk_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.475 r  pll_clock_inst1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -0.971    pll_clock_inst1/inst/clk_100mhz_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.945 r  pll_clock_inst1/inst/clkout1_buf/O
                         net (fo=359, routed)         0.676    -0.269    Led_Task_Inst1/uart_ledtask_sys_clk_wsi
    SLICE_X2Y101         FDCE                                         r  Led_Task_Inst1/ledtask_datafifo_rdn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDCE (Prop_fdce_C_Q)         0.164    -0.105 r  Led_Task_Inst1/ledtask_datafifo_rdn_reg[1]/Q
                         net (fo=2, routed)           0.151     0.046    Led_Task_Inst1/ledtask_datafifo_rdn[1]
    SLICE_X3Y99          LUT4 (Prop_lut4_I3_O)        0.048     0.094 r  Led_Task_Inst1/ledtask_data_analysis_buffer_rdn[1]_i_1/O
                         net (fo=1, routed)           0.000     0.094    Led_Task_Inst1/ledtask_data_analysis_buffer_rdn[1]_i_1_n_0
    SLICE_X3Y99          FDCE                                         r  Led_Task_Inst1/ledtask_data_analysis_buffer_rdn_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_pll_clock rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  top_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clock_inst1/inst/sys_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  pll_clock_inst1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    pll_clock_inst1/inst/sys_clk_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  pll_clock_inst1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    pll_clock_inst1/inst/clk_100mhz_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  pll_clock_inst1/inst/clkout1_buf/O
                         net (fo=359, routed)         0.864    -0.269    Led_Task_Inst1/uart_ledtask_sys_clk_wsi
    SLICE_X3Y99          FDCE                                         r  Led_Task_Inst1/ledtask_data_analysis_buffer_rdn_reg[1]/C
                         clock pessimism              0.183    -0.086    
    SLICE_X3Y99          FDCE (Hold_fdce_C_D)         0.107     0.021    Led_Task_Inst1/ledtask_data_analysis_buffer_rdn_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 Led_Task_Inst1/ledtask_datafifo_rdn_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Led_Task_Inst1/ledtask_data_analysis_buffer_rdn_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_pll_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_pll_clock rise@0.000ns - clk_100mhz_pll_clock rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.139%)  route 0.178ns (48.861%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.270ns
    Clock Pessimism Removal (CPR):    -0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_pll_clock rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  top_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clock_inst1/inst/sys_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  pll_clock_inst1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.850    pll_clock_inst1/inst/sys_clk_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.475 r  pll_clock_inst1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -0.971    pll_clock_inst1/inst/clk_100mhz_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.945 r  pll_clock_inst1/inst/clkout1_buf/O
                         net (fo=359, routed)         0.675    -0.270    Led_Task_Inst1/uart_ledtask_sys_clk_wsi
    SLICE_X5Y100         FDCE                                         r  Led_Task_Inst1/ledtask_datafifo_rdn_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDCE (Prop_fdce_C_Q)         0.141    -0.129 r  Led_Task_Inst1/ledtask_datafifo_rdn_reg[20]/Q
                         net (fo=2, routed)           0.178     0.049    Led_Task_Inst1/ledtask_datafifo_rdn[20]
    SLICE_X5Y99          LUT4 (Prop_lut4_I3_O)        0.045     0.094 r  Led_Task_Inst1/ledtask_data_analysis_buffer_rdn[20]_i_1/O
                         net (fo=1, routed)           0.000     0.094    Led_Task_Inst1/ledtask_data_analysis_buffer_rdn[20]_i_1_n_0
    SLICE_X5Y99          FDCE                                         r  Led_Task_Inst1/ledtask_data_analysis_buffer_rdn_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_pll_clock rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  top_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clock_inst1/inst/sys_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  pll_clock_inst1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    pll_clock_inst1/inst/sys_clk_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  pll_clock_inst1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    pll_clock_inst1/inst/clk_100mhz_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  pll_clock_inst1/inst/clkout1_buf/O
                         net (fo=359, routed)         0.863    -0.271    Led_Task_Inst1/uart_ledtask_sys_clk_wsi
    SLICE_X5Y99          FDCE                                         r  Led_Task_Inst1/ledtask_data_analysis_buffer_rdn_reg[20]/C
                         clock pessimism              0.183    -0.088    
    SLICE_X5Y99          FDCE (Hold_fdce_C_D)         0.092     0.004    Led_Task_Inst1/ledtask_data_analysis_buffer_rdn_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 Led_Task_Inst1/LedTask_Data_rdn_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Led_Task_Inst1/ledtask_datafifo_rdn_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_pll_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_pll_clock rise@0.000ns - clk_100mhz_pll_clock rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.209ns (53.868%)  route 0.179ns (46.132%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.269ns
    Clock Pessimism Removal (CPR):    -0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_pll_clock rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  top_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clock_inst1/inst/sys_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  pll_clock_inst1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.850    pll_clock_inst1/inst/sys_clk_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.475 r  pll_clock_inst1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -0.971    pll_clock_inst1/inst/clk_100mhz_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.945 r  pll_clock_inst1/inst/clkout1_buf/O
                         net (fo=359, routed)         0.676    -0.269    Led_Task_Inst1/uart_ledtask_sys_clk_wsi
    SLICE_X2Y100         FDCE                                         r  Led_Task_Inst1/LedTask_Data_rdn_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.164    -0.105 r  Led_Task_Inst1/LedTask_Data_rdn_reg[6]/Q
                         net (fo=1, routed)           0.179     0.074    Led_Task_Inst1/LedTask_Data_rdn[6]
    SLICE_X1Y99          LUT5 (Prop_lut5_I4_O)        0.045     0.119 r  Led_Task_Inst1/ledtask_datafifo_rdn[6]_i_1/O
                         net (fo=1, routed)           0.000     0.119    Led_Task_Inst1/ledtask_datafifo_rdn[6]_i_1_n_0
    SLICE_X1Y99          FDCE                                         r  Led_Task_Inst1/ledtask_datafifo_rdn_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_pll_clock rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  top_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clock_inst1/inst/sys_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  pll_clock_inst1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    pll_clock_inst1/inst/sys_clk_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  pll_clock_inst1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    pll_clock_inst1/inst/clk_100mhz_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  pll_clock_inst1/inst/clkout1_buf/O
                         net (fo=359, routed)         0.864    -0.269    Led_Task_Inst1/uart_ledtask_sys_clk_wsi
    SLICE_X1Y99          FDCE                                         r  Led_Task_Inst1/ledtask_datafifo_rdn_reg[6]/C
                         clock pessimism              0.183    -0.086    
    SLICE_X1Y99          FDCE (Hold_fdce_C_D)         0.092     0.006    Led_Task_Inst1/ledtask_datafifo_rdn_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.119    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Uart_TaskCtrl_Inst1/LedTask_Data_Done_rfo_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Led_Task_Inst1/LedTask_Data_Done_rfn_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_pll_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_pll_clock rise@0.000ns - clk_100mhz_pll_clock rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.208%)  route 0.066ns (31.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.271ns
    Clock Pessimism Removal (CPR):    0.086ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_pll_clock rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  top_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clock_inst1/inst/sys_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  pll_clock_inst1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.850    pll_clock_inst1/inst/sys_clk_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.475 r  pll_clock_inst1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -0.971    pll_clock_inst1/inst/clk_100mhz_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.945 r  pll_clock_inst1/inst/clkout1_buf/O
                         net (fo=359, routed)         0.674    -0.271    Uart_TaskCtrl_Inst1/uart_taskctrl_sys_clk_wsi
    SLICE_X5Y104         FDCE                                         r  Uart_TaskCtrl_Inst1/LedTask_Data_Done_rfo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDCE (Prop_fdce_C_Q)         0.141    -0.130 r  Uart_TaskCtrl_Inst1/LedTask_Data_Done_rfo_reg/Q
                         net (fo=2, routed)           0.066    -0.064    Led_Task_Inst1/LedTask_Data_Done_wfi
    SLICE_X5Y104         FDCE                                         r  Led_Task_Inst1/LedTask_Data_Done_rfn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_pll_clock rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  top_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clock_inst1/inst/sys_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  pll_clock_inst1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    pll_clock_inst1/inst/sys_clk_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  pll_clock_inst1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    pll_clock_inst1/inst/clk_100mhz_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  pll_clock_inst1/inst/clkout1_buf/O
                         net (fo=359, routed)         0.948    -0.185    Led_Task_Inst1/uart_ledtask_sys_clk_wsi
    SLICE_X5Y104         FDCE                                         r  Led_Task_Inst1/LedTask_Data_Done_rfn_reg/C
                         clock pessimism             -0.086    -0.271    
    SLICE_X5Y104         FDCE (Hold_fdce_C_D)         0.075    -0.196    Led_Task_Inst1/LedTask_Data_Done_rfn_reg
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 UART_Inst1/UART_TX_Inst1/uart_tx_done_rfo_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TaskCtrl_Inst1/uart_taskctrl_tx_done_rfn_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_pll_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_pll_clock rise@0.000ns - clk_100mhz_pll_clock rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.208%)  route 0.066ns (31.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.271ns
    Clock Pessimism Removal (CPR):    0.086ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_pll_clock rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  top_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clock_inst1/inst/sys_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  pll_clock_inst1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.850    pll_clock_inst1/inst/sys_clk_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.475 r  pll_clock_inst1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -0.971    pll_clock_inst1/inst/clk_100mhz_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.945 r  pll_clock_inst1/inst/clkout1_buf/O
                         net (fo=359, routed)         0.674    -0.271    UART_Inst1/UART_TX_Inst1/uart_sys_clk_wsi
    SLICE_X7Y105         FDCE                                         r  UART_Inst1/UART_TX_Inst1/uart_tx_done_rfo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDCE (Prop_fdce_C_Q)         0.141    -0.130 r  UART_Inst1/UART_TX_Inst1/uart_tx_done_rfo_reg/Q
                         net (fo=2, routed)           0.066    -0.064    Uart_TaskCtrl_Inst1/uart_taskctrl_tx_done_wfi
    SLICE_X7Y105         FDCE                                         r  Uart_TaskCtrl_Inst1/uart_taskctrl_tx_done_rfn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_pll_clock rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  top_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clock_inst1/inst/sys_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  pll_clock_inst1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    pll_clock_inst1/inst/sys_clk_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  pll_clock_inst1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    pll_clock_inst1/inst/clk_100mhz_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  pll_clock_inst1/inst/clkout1_buf/O
                         net (fo=359, routed)         0.948    -0.185    Uart_TaskCtrl_Inst1/uart_taskctrl_sys_clk_wsi
    SLICE_X7Y105         FDCE                                         r  Uart_TaskCtrl_Inst1/uart_taskctrl_tx_done_rfn_reg/C
                         clock pessimism             -0.086    -0.271    
    SLICE_X7Y105         FDCE (Hold_fdce_C_D)         0.075    -0.196    Uart_TaskCtrl_Inst1/uart_taskctrl_tx_done_rfn_reg
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 Led_Task_Inst1/LedTask_Data_rdn_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Led_Task_Inst1/ledtask_datafifo_rdn_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_pll_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_pll_clock rise@0.000ns - clk_100mhz_pll_clock rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.290%)  route 0.254ns (57.710%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.269ns
    Clock Pessimism Removal (CPR):    -0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_pll_clock rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  top_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clock_inst1/inst/sys_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  pll_clock_inst1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.850    pll_clock_inst1/inst/sys_clk_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.475 r  pll_clock_inst1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -0.971    pll_clock_inst1/inst/clk_100mhz_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.945 r  pll_clock_inst1/inst/clkout1_buf/O
                         net (fo=359, routed)         0.676    -0.269    Led_Task_Inst1/uart_ledtask_sys_clk_wsi
    SLICE_X3Y100         FDCE                                         r  Led_Task_Inst1/LedTask_Data_rdn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.141    -0.128 r  Led_Task_Inst1/LedTask_Data_rdn_reg[0]/Q
                         net (fo=1, routed)           0.254     0.126    Led_Task_Inst1/LedTask_Data_rdn[0]
    SLICE_X2Y99          LUT5 (Prop_lut5_I4_O)        0.045     0.171 r  Led_Task_Inst1/ledtask_datafifo_rdn[0]_i_1/O
                         net (fo=1, routed)           0.000     0.171    Led_Task_Inst1/ledtask_datafifo_rdn[0]_i_1_n_0
    SLICE_X2Y99          FDCE                                         r  Led_Task_Inst1/ledtask_datafifo_rdn_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_pll_clock rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  top_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clock_inst1/inst/sys_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  pll_clock_inst1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    pll_clock_inst1/inst/sys_clk_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  pll_clock_inst1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    pll_clock_inst1/inst/clk_100mhz_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  pll_clock_inst1/inst/clkout1_buf/O
                         net (fo=359, routed)         0.864    -0.269    Led_Task_Inst1/uart_ledtask_sys_clk_wsi
    SLICE_X2Y99          FDCE                                         r  Led_Task_Inst1/ledtask_datafifo_rdn_reg[0]/C
                         clock pessimism              0.183    -0.086    
    SLICE_X2Y99          FDCE (Hold_fdce_C_D)         0.121     0.035    Led_Task_Inst1/ledtask_datafifo_rdn_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.171    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Led_Task_Inst1/ledtask_data_analysis_buffer_rdn_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Led_Task_Inst1/Led_pin_rpo_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_pll_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_pll_clock rise@0.000ns - clk_100mhz_pll_clock rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.282%)  route 0.090ns (32.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.270ns
    Source Clock Delay      (SCD):    -0.353ns
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_pll_clock rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  top_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clock_inst1/inst/sys_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  pll_clock_inst1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.850    pll_clock_inst1/inst/sys_clk_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.475 r  pll_clock_inst1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -0.971    pll_clock_inst1/inst/clk_100mhz_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.945 r  pll_clock_inst1/inst/clkout1_buf/O
                         net (fo=359, routed)         0.593    -0.353    Led_Task_Inst1/uart_ledtask_sys_clk_wsi
    SLICE_X3Y95          FDCE                                         r  Led_Task_Inst1/ledtask_data_analysis_buffer_rdn_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDCE (Prop_fdce_C_Q)         0.141    -0.212 f  Led_Task_Inst1/ledtask_data_analysis_buffer_rdn_reg[48]/Q
                         net (fo=1, routed)           0.090    -0.121    Led_Task_Inst1/ledtask_data_analysis_buffer_rdn[48]
    SLICE_X2Y95          LUT6 (Prop_lut6_I5_O)        0.045    -0.076 r  Led_Task_Inst1/Led_pin_rpo_i_1/O
                         net (fo=1, routed)           0.000    -0.076    Led_Task_Inst1/Led_pin_rpo_i_1_n_0
    SLICE_X2Y95          FDPE                                         r  Led_Task_Inst1/Led_pin_rpo_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_pll_clock rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  top_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clock_inst1/inst/sys_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  pll_clock_inst1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    pll_clock_inst1/inst/sys_clk_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  pll_clock_inst1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    pll_clock_inst1/inst/clk_100mhz_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  pll_clock_inst1/inst/clkout1_buf/O
                         net (fo=359, routed)         0.863    -0.270    Led_Task_Inst1/uart_ledtask_sys_clk_wsi
    SLICE_X2Y95          FDPE                                         r  Led_Task_Inst1/Led_pin_rpo_reg/C
                         clock pessimism             -0.070    -0.340    
    SLICE_X2Y95          FDPE (Hold_fdpe_C_D)         0.121    -0.219    Led_Task_Inst1/Led_pin_rpo_reg
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Uart_TaskCtrl_Inst1/uart_taskctrl_data_tobetxed_rdo_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Inst1/UART_TX_Inst1/uart_data_tobetxed_rdi_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_pll_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_pll_clock rise@0.000ns - clk_100mhz_pll_clock rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.022%)  route 0.102ns (41.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.271ns
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_pll_clock rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  top_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clock_inst1/inst/sys_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  pll_clock_inst1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.850    pll_clock_inst1/inst/sys_clk_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.475 r  pll_clock_inst1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -0.971    pll_clock_inst1/inst/clk_100mhz_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.945 r  pll_clock_inst1/inst/clkout1_buf/O
                         net (fo=359, routed)         0.674    -0.271    Uart_TaskCtrl_Inst1/uart_taskctrl_sys_clk_wsi
    SLICE_X4Y106         FDPE                                         r  Uart_TaskCtrl_Inst1/uart_taskctrl_data_tobetxed_rdo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDPE (Prop_fdpe_C_Q)         0.141    -0.130 r  Uart_TaskCtrl_Inst1/uart_taskctrl_data_tobetxed_rdo_reg[1]/Q
                         net (fo=1, routed)           0.102    -0.028    UART_Inst1/UART_TX_Inst1/uart_data_tobetxed_wdi[1]
    SLICE_X6Y106         FDCE                                         r  UART_Inst1/UART_TX_Inst1/uart_data_tobetxed_rdi_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_pll_clock rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  top_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clock_inst1/inst/sys_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  pll_clock_inst1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    pll_clock_inst1/inst/sys_clk_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  pll_clock_inst1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    pll_clock_inst1/inst/clk_100mhz_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  pll_clock_inst1/inst/clkout1_buf/O
                         net (fo=359, routed)         0.948    -0.185    UART_Inst1/UART_TX_Inst1/uart_sys_clk_wsi
    SLICE_X6Y106         FDCE                                         r  UART_Inst1/UART_TX_Inst1/uart_data_tobetxed_rdi_reg[1]/C
                         clock pessimism             -0.070    -0.255    
    SLICE_X6Y106         FDCE (Hold_fdce_C_D)         0.076    -0.179    UART_Inst1/UART_TX_Inst1/uart_data_tobetxed_rdi_reg[1]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz_pll_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll_clock_inst1/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0   pll_clock_inst1/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  pll_clock_inst1/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X2Y95     Led_Task_Inst1/FSM_sequential_ledtask_current_state_rfn_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X2Y95     Led_Task_Inst1/FSM_sequential_ledtask_current_state_rfn_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X5Y104    Led_Task_Inst1/LedTask_Data_Done_rfn_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X5Y104    Led_Task_Inst1/LedTask_Data_Trigger_rfn_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X3Y100    Led_Task_Inst1/LedTask_Data_rdn_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X1Y102    Led_Task_Inst1/LedTask_Data_rdn_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X2Y100    Led_Task_Inst1/LedTask_Data_rdn_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X2Y100    Led_Task_Inst1/LedTask_Data_rdn_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  pll_clock_inst1/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X2Y95     Led_Task_Inst1/FSM_sequential_ledtask_current_state_rfn_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X2Y95     Led_Task_Inst1/FSM_sequential_ledtask_current_state_rfn_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X2Y95     Led_Task_Inst1/FSM_sequential_ledtask_current_state_rfn_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X2Y95     Led_Task_Inst1/FSM_sequential_ledtask_current_state_rfn_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X5Y104    Led_Task_Inst1/LedTask_Data_Done_rfn_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X5Y104    Led_Task_Inst1/LedTask_Data_Done_rfn_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X5Y104    Led_Task_Inst1/LedTask_Data_Trigger_rfn_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X5Y104    Led_Task_Inst1/LedTask_Data_Trigger_rfn_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X3Y100    Led_Task_Inst1/LedTask_Data_rdn_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X3Y100    Led_Task_Inst1/LedTask_Data_rdn_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X2Y95     Led_Task_Inst1/FSM_sequential_ledtask_current_state_rfn_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X2Y95     Led_Task_Inst1/FSM_sequential_ledtask_current_state_rfn_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X2Y95     Led_Task_Inst1/FSM_sequential_ledtask_current_state_rfn_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X2Y95     Led_Task_Inst1/FSM_sequential_ledtask_current_state_rfn_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X5Y104    Led_Task_Inst1/LedTask_Data_Done_rfn_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X5Y104    Led_Task_Inst1/LedTask_Data_Done_rfn_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X5Y104    Led_Task_Inst1/LedTask_Data_Trigger_rfn_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X5Y104    Led_Task_Inst1/LedTask_Data_Trigger_rfn_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X3Y100    Led_Task_Inst1/LedTask_Data_rdn_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X3Y100    Led_Task_Inst1/LedTask_Data_rdn_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll_clock
  To Clock:  clkfbout_pll_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll_clock
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll_clock_inst1/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y1   pll_clock_inst1/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  pll_clock_inst1/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  pll_clock_inst1/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y0  pll_clock_inst1/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  pll_clock_inst1/inst/plle2_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100mhz_pll_clock
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_Inst1/UART_TX_Inst1/uart_tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.812ns  (logic 4.101ns (70.557%)  route 1.711ns (29.443%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_pll_clock rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  top_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clock_inst1/inst/sys_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  pll_clock_inst1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    pll_clock_inst1/inst/sys_clk_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  pll_clock_inst1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    pll_clock_inst1/inst/clk_100mhz_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  pll_clock_inst1/inst/clkout1_buf/O
                         net (fo=359, routed)         1.587    -1.651    UART_Inst1/UART_TX_Inst1/uart_sys_clk_wsi
    SLICE_X7Y106         FDPE                                         r  UART_Inst1/UART_TX_Inst1/uart_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDPE (Prop_fdpe_C_Q)         0.379    -1.272 r  UART_Inst1/UART_TX_Inst1/uart_tx_reg/Q
                         net (fo=1, routed)           1.711     0.439    top_uart_tx_OBUF
    G16                  OBUF (Prop_obuf_I_O)         3.722     4.161 r  top_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.161    top_uart_tx
    G16                                                               r  top_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Led_Task_Inst1/Led_pin_rpo_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.548ns  (logic 4.159ns (74.965%)  route 1.389ns (25.035%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_pll_clock rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  top_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clock_inst1/inst/sys_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  pll_clock_inst1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    pll_clock_inst1/inst/sys_clk_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  pll_clock_inst1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    pll_clock_inst1/inst/clk_100mhz_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  pll_clock_inst1/inst/clkout1_buf/O
                         net (fo=359, routed)         1.426    -1.812    Led_Task_Inst1/uart_ledtask_sys_clk_wsi
    SLICE_X2Y95          FDPE                                         r  Led_Task_Inst1/Led_pin_rpo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDPE (Prop_fdpe_C_Q)         0.433    -1.379 r  Led_Task_Inst1/Led_pin_rpo_reg/Q
                         net (fo=2, routed)           1.389     0.010    top_led_OBUF
    J14                  OBUF (Prop_obuf_I_O)         3.726     3.736 r  top_led_OBUF_inst/O
                         net (fo=0)                   0.000     3.736    top_led
    J14                                                               r  top_led (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Led_Task_Inst1/Led_pin_rpo_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.480ns  (logic 2.151ns (86.737%)  route 0.329ns (13.263%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_pll_clock rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  top_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clock_inst1/inst/sys_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  pll_clock_inst1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.850    pll_clock_inst1/inst/sys_clk_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.475 r  pll_clock_inst1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -0.971    pll_clock_inst1/inst/clk_100mhz_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.945 r  pll_clock_inst1/inst/clkout1_buf/O
                         net (fo=359, routed)         0.593    -0.353    Led_Task_Inst1/uart_ledtask_sys_clk_wsi
    SLICE_X2Y95          FDPE                                         r  Led_Task_Inst1/Led_pin_rpo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDPE (Prop_fdpe_C_Q)         0.164    -0.189 r  Led_Task_Inst1/Led_pin_rpo_reg/Q
                         net (fo=2, routed)           0.329     0.140    top_led_OBUF
    J14                  OBUF (Prop_obuf_I_O)         1.987     2.128 r  top_led_OBUF_inst/O
                         net (fo=0)                   0.000     2.128    top_led
    J14                                                               r  top_led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_Inst1/UART_TX_Inst1/uart_tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.606ns  (logic 2.124ns (81.497%)  route 0.482ns (18.503%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_pll_clock rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  top_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clock_inst1/inst/sys_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  pll_clock_inst1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.850    pll_clock_inst1/inst/sys_clk_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.475 r  pll_clock_inst1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -0.971    pll_clock_inst1/inst/clk_100mhz_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.945 r  pll_clock_inst1/inst/clkout1_buf/O
                         net (fo=359, routed)         0.674    -0.271    UART_Inst1/UART_TX_Inst1/uart_sys_clk_wsi
    SLICE_X7Y106         FDPE                                         r  UART_Inst1/UART_TX_Inst1/uart_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDPE (Prop_fdpe_C_Q)         0.141    -0.130 r  UART_Inst1/UART_TX_Inst1/uart_tx_reg/Q
                         net (fo=1, routed)           0.482     0.352    top_uart_tx_OBUF
    G16                  OBUF (Prop_obuf_I_O)         1.983     2.335 r  top_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     2.335    top_uart_tx
    G16                                                               r  top_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_pll_clock
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll_clock_inst1/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_pll_clock'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pll_clock_inst1/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.399ns  (logic 0.029ns (2.073%)  route 1.370ns (97.927%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_pll_clock fall edge)
                                                     10.000    10.000 f  
    W19                                               0.000    10.000 f  top_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    pll_clock_inst1/inst/sys_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448    10.448 f  pll_clock_inst1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.929    pll_clock_inst1/inst/sys_clk_pll_clock
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.641     8.288 f  pll_clock_inst1/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.550     8.838    pll_clock_inst1/inst/clkfbout_pll_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.867 f  pll_clock_inst1/inst/clkf_buf/O
                         net (fo=1, routed)           0.821     9.687    pll_clock_inst1/inst/clkfbout_buf_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    f  pll_clock_inst1/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll_clock_inst1/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_pll_clock'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pll_clock_inst1/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.734ns  (logic 0.077ns (2.816%)  route 2.657ns (97.184%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_pll_clock rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  top_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clock_inst1/inst/sys_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  pll_clock_inst1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.376    pll_clock_inst1/inst/sys_clk_pll_clock
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -6.515    -4.139 r  pll_clock_inst1/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.354    -2.785    pll_clock_inst1/inst/clkfbout_pll_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -2.708 r  pll_clock_inst1/inst/clkf_buf/O
                         net (fo=1, routed)           1.303    -1.405    pll_clock_inst1/inst/clkfbout_buf_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    r  pll_clock_inst1/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_100mhz_pll_clock

Max Delay           374 Endpoints
Min Delay           374 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_sys_rstn
                            (input port)
  Destination:            Uart_TaskCtrl_Inst1/String_To_Uart_Length_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.184ns  (logic 1.757ns (28.417%)  route 4.427ns (71.583%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  top_sys_rstn (IN)
                         net (fo=0)                   0.000     0.000    top_sys_rstn
    H13                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  top_sys_rstn_IBUF_inst/O
                         net (fo=2, routed)           1.045     2.487    top_sys_rstn_IBUF
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.105     2.592 f  Uart_TaskCtrl_Inst1_i_1/O
                         net (fo=354, routed)         2.544     5.136    Uart_TaskCtrl_Inst1/uart_taskctrl_sys_rstn_wsi
    SLICE_X6Y104         LUT6 (Prop_lut6_I2_O)        0.105     5.241 r  Uart_TaskCtrl_Inst1/String_To_Uart_Length[7]_i_2/O
                         net (fo=7, routed)           0.689     5.931    Uart_TaskCtrl_Inst1/String_To_Uart_Length
    SLICE_X5Y105         LUT5 (Prop_lut5_I3_O)        0.105     6.036 r  Uart_TaskCtrl_Inst1/String_To_Uart_Length[1]_i_1/O
                         net (fo=1, routed)           0.148     6.184    Uart_TaskCtrl_Inst1/String_To_Uart_Length[1]_i_1_n_0
    SLICE_X4Y105         FDRE                                         r  Uart_TaskCtrl_Inst1/String_To_Uart_Length_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_pll_clock rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  top_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clock_inst1/inst/sys_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  pll_clock_inst1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.376    pll_clock_inst1/inst/sys_clk_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    -4.139 r  pll_clock_inst1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    -2.785    pll_clock_inst1/inst/clk_100mhz_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.708 r  pll_clock_inst1/inst/clkout1_buf/O
                         net (fo=359, routed)         1.471    -1.237    Uart_TaskCtrl_Inst1/uart_taskctrl_sys_clk_wsi
    SLICE_X4Y105         FDRE                                         r  Uart_TaskCtrl_Inst1/String_To_Uart_Length_reg[1]/C

Slack:                    inf
  Source:                 top_sys_rstn
                            (input port)
  Destination:            UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn_reg[6]/CLR
                            (recovery check against rising-edge clock clk_100mhz_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.001ns  (logic 1.547ns (25.782%)  route 4.454ns (74.218%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  top_sys_rstn (IN)
                         net (fo=0)                   0.000     0.000    top_sys_rstn
    H13                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  top_sys_rstn_IBUF_inst/O
                         net (fo=2, routed)           1.045     2.487    top_sys_rstn_IBUF
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.105     2.592 f  Uart_TaskCtrl_Inst1_i_1/O
                         net (fo=354, routed)         3.409     6.001    UART_Inst1/UART_RX_Inst1/uart_sys_rstn_wsi
    SLICE_X13Y96         FDCE                                         f  UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_pll_clock rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  top_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clock_inst1/inst/sys_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  pll_clock_inst1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.376    pll_clock_inst1/inst/sys_clk_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    -4.139 r  pll_clock_inst1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    -2.785    pll_clock_inst1/inst/clk_100mhz_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.708 r  pll_clock_inst1/inst/clkout1_buf/O
                         net (fo=359, routed)         1.248    -1.460    UART_Inst1/UART_RX_Inst1/uart_sys_clk_wsi
    SLICE_X13Y96         FDCE                                         r  UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn_reg[6]/C

Slack:                    inf
  Source:                 top_sys_rstn
                            (input port)
  Destination:            UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn_reg[7]/CLR
                            (recovery check against rising-edge clock clk_100mhz_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.001ns  (logic 1.547ns (25.782%)  route 4.454ns (74.218%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  top_sys_rstn (IN)
                         net (fo=0)                   0.000     0.000    top_sys_rstn
    H13                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  top_sys_rstn_IBUF_inst/O
                         net (fo=2, routed)           1.045     2.487    top_sys_rstn_IBUF
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.105     2.592 f  Uart_TaskCtrl_Inst1_i_1/O
                         net (fo=354, routed)         3.409     6.001    UART_Inst1/UART_RX_Inst1/uart_sys_rstn_wsi
    SLICE_X13Y96         FDCE                                         f  UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_pll_clock rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  top_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clock_inst1/inst/sys_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  pll_clock_inst1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.376    pll_clock_inst1/inst/sys_clk_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    -4.139 r  pll_clock_inst1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    -2.785    pll_clock_inst1/inst/clk_100mhz_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.708 r  pll_clock_inst1/inst/clkout1_buf/O
                         net (fo=359, routed)         1.248    -1.460    UART_Inst1/UART_RX_Inst1/uart_sys_clk_wsi
    SLICE_X13Y96         FDCE                                         r  UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn_reg[7]/C

Slack:                    inf
  Source:                 top_sys_rstn
                            (input port)
  Destination:            UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn_reg[8]/CLR
                            (recovery check against rising-edge clock clk_100mhz_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.001ns  (logic 1.547ns (25.782%)  route 4.454ns (74.218%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  top_sys_rstn (IN)
                         net (fo=0)                   0.000     0.000    top_sys_rstn
    H13                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  top_sys_rstn_IBUF_inst/O
                         net (fo=2, routed)           1.045     2.487    top_sys_rstn_IBUF
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.105     2.592 f  Uart_TaskCtrl_Inst1_i_1/O
                         net (fo=354, routed)         3.409     6.001    UART_Inst1/UART_RX_Inst1/uart_sys_rstn_wsi
    SLICE_X13Y96         FDCE                                         f  UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_pll_clock rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  top_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clock_inst1/inst/sys_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  pll_clock_inst1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.376    pll_clock_inst1/inst/sys_clk_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    -4.139 r  pll_clock_inst1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    -2.785    pll_clock_inst1/inst/clk_100mhz_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.708 r  pll_clock_inst1/inst/clkout1_buf/O
                         net (fo=359, routed)         1.248    -1.460    UART_Inst1/UART_RX_Inst1/uart_sys_clk_wsi
    SLICE_X13Y96         FDCE                                         r  UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn_reg[8]/C

Slack:                    inf
  Source:                 top_sys_rstn
                            (input port)
  Destination:            UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100mhz_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.969ns  (logic 1.547ns (25.922%)  route 4.422ns (74.078%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  top_sys_rstn (IN)
                         net (fo=0)                   0.000     0.000    top_sys_rstn
    H13                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  top_sys_rstn_IBUF_inst/O
                         net (fo=2, routed)           1.045     2.487    top_sys_rstn_IBUF
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.105     2.592 f  Uart_TaskCtrl_Inst1_i_1/O
                         net (fo=354, routed)         3.376     5.969    UART_Inst1/UART_RX_Inst1/uart_sys_rstn_wsi
    SLICE_X13Y97         FDCE                                         f  UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_pll_clock rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  top_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clock_inst1/inst/sys_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  pll_clock_inst1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.376    pll_clock_inst1/inst/sys_clk_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    -4.139 r  pll_clock_inst1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    -2.785    pll_clock_inst1/inst/clk_100mhz_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.708 r  pll_clock_inst1/inst/clkout1_buf/O
                         net (fo=359, routed)         1.248    -1.460    UART_Inst1/UART_RX_Inst1/uart_sys_clk_wsi
    SLICE_X13Y97         FDCE                                         r  UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn_reg[0]/C

Slack:                    inf
  Source:                 top_sys_rstn
                            (input port)
  Destination:            UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn_reg[10]/CLR
                            (recovery check against rising-edge clock clk_100mhz_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.969ns  (logic 1.547ns (25.922%)  route 4.422ns (74.078%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  top_sys_rstn (IN)
                         net (fo=0)                   0.000     0.000    top_sys_rstn
    H13                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  top_sys_rstn_IBUF_inst/O
                         net (fo=2, routed)           1.045     2.487    top_sys_rstn_IBUF
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.105     2.592 f  Uart_TaskCtrl_Inst1_i_1/O
                         net (fo=354, routed)         3.376     5.969    UART_Inst1/UART_RX_Inst1/uart_sys_rstn_wsi
    SLICE_X13Y97         FDCE                                         f  UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_pll_clock rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  top_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clock_inst1/inst/sys_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  pll_clock_inst1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.376    pll_clock_inst1/inst/sys_clk_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    -4.139 r  pll_clock_inst1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    -2.785    pll_clock_inst1/inst/clk_100mhz_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.708 r  pll_clock_inst1/inst/clkout1_buf/O
                         net (fo=359, routed)         1.248    -1.460    UART_Inst1/UART_RX_Inst1/uart_sys_clk_wsi
    SLICE_X13Y97         FDCE                                         r  UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn_reg[10]/C

Slack:                    inf
  Source:                 top_sys_rstn
                            (input port)
  Destination:            UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn_reg[11]/CLR
                            (recovery check against rising-edge clock clk_100mhz_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.969ns  (logic 1.547ns (25.922%)  route 4.422ns (74.078%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  top_sys_rstn (IN)
                         net (fo=0)                   0.000     0.000    top_sys_rstn
    H13                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  top_sys_rstn_IBUF_inst/O
                         net (fo=2, routed)           1.045     2.487    top_sys_rstn_IBUF
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.105     2.592 f  Uart_TaskCtrl_Inst1_i_1/O
                         net (fo=354, routed)         3.376     5.969    UART_Inst1/UART_RX_Inst1/uart_sys_rstn_wsi
    SLICE_X13Y97         FDCE                                         f  UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_pll_clock rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  top_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clock_inst1/inst/sys_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  pll_clock_inst1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.376    pll_clock_inst1/inst/sys_clk_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    -4.139 r  pll_clock_inst1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    -2.785    pll_clock_inst1/inst/clk_100mhz_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.708 r  pll_clock_inst1/inst/clkout1_buf/O
                         net (fo=359, routed)         1.248    -1.460    UART_Inst1/UART_RX_Inst1/uart_sys_clk_wsi
    SLICE_X13Y97         FDCE                                         r  UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn_reg[11]/C

Slack:                    inf
  Source:                 top_sys_rstn
                            (input port)
  Destination:            UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn_reg[13]/CLR
                            (recovery check against rising-edge clock clk_100mhz_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.963ns  (logic 1.547ns (25.948%)  route 4.416ns (74.052%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  top_sys_rstn (IN)
                         net (fo=0)                   0.000     0.000    top_sys_rstn
    H13                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  top_sys_rstn_IBUF_inst/O
                         net (fo=2, routed)           1.045     2.487    top_sys_rstn_IBUF
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.105     2.592 f  Uart_TaskCtrl_Inst1_i_1/O
                         net (fo=354, routed)         3.370     5.963    UART_Inst1/UART_RX_Inst1/uart_sys_rstn_wsi
    SLICE_X14Y98         FDCE                                         f  UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_pll_clock rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  top_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clock_inst1/inst/sys_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  pll_clock_inst1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.376    pll_clock_inst1/inst/sys_clk_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    -4.139 r  pll_clock_inst1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    -2.785    pll_clock_inst1/inst/clk_100mhz_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.708 r  pll_clock_inst1/inst/clkout1_buf/O
                         net (fo=359, routed)         1.248    -1.460    UART_Inst1/UART_RX_Inst1/uart_sys_clk_wsi
    SLICE_X14Y98         FDCE                                         r  UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn_reg[13]/C

Slack:                    inf
  Source:                 top_sys_rstn
                            (input port)
  Destination:            UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn_reg[14]/CLR
                            (recovery check against rising-edge clock clk_100mhz_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.963ns  (logic 1.547ns (25.948%)  route 4.416ns (74.052%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  top_sys_rstn (IN)
                         net (fo=0)                   0.000     0.000    top_sys_rstn
    H13                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  top_sys_rstn_IBUF_inst/O
                         net (fo=2, routed)           1.045     2.487    top_sys_rstn_IBUF
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.105     2.592 f  Uart_TaskCtrl_Inst1_i_1/O
                         net (fo=354, routed)         3.370     5.963    UART_Inst1/UART_RX_Inst1/uart_sys_rstn_wsi
    SLICE_X14Y98         FDCE                                         f  UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_pll_clock rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  top_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clock_inst1/inst/sys_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  pll_clock_inst1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.376    pll_clock_inst1/inst/sys_clk_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    -4.139 r  pll_clock_inst1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    -2.785    pll_clock_inst1/inst/clk_100mhz_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.708 r  pll_clock_inst1/inst/clkout1_buf/O
                         net (fo=359, routed)         1.248    -1.460    UART_Inst1/UART_RX_Inst1/uart_sys_clk_wsi
    SLICE_X14Y98         FDCE                                         r  UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn_reg[14]/C

Slack:                    inf
  Source:                 top_sys_rstn
                            (input port)
  Destination:            UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn_reg[15]/CLR
                            (recovery check against rising-edge clock clk_100mhz_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.963ns  (logic 1.547ns (25.948%)  route 4.416ns (74.052%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  top_sys_rstn (IN)
                         net (fo=0)                   0.000     0.000    top_sys_rstn
    H13                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  top_sys_rstn_IBUF_inst/O
                         net (fo=2, routed)           1.045     2.487    top_sys_rstn_IBUF
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.105     2.592 f  Uart_TaskCtrl_Inst1_i_1/O
                         net (fo=354, routed)         3.370     5.963    UART_Inst1/UART_RX_Inst1/uart_sys_rstn_wsi
    SLICE_X14Y98         FDCE                                         f  UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_pll_clock rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  top_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clock_inst1/inst/sys_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  pll_clock_inst1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.376    pll_clock_inst1/inst/sys_clk_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    -4.139 r  pll_clock_inst1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    -2.785    pll_clock_inst1/inst/clk_100mhz_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.708 r  pll_clock_inst1/inst/clkout1_buf/O
                         net (fo=359, routed)         1.248    -1.460    UART_Inst1/UART_RX_Inst1/uart_sys_clk_wsi
    SLICE_X14Y98         FDCE                                         r  UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_uart_rx
                            (input port)
  Destination:            UART_Inst1/UART_RX_Inst1/uart_data_rxed_rdo_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.973ns  (logic 0.459ns (47.136%)  route 0.514ns (52.864%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.184ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  top_uart_rx (IN)
                         net (fo=0)                   0.000     0.000    top_uart_rx
    G15                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_uart_rx_IBUF_inst/O
                         net (fo=5, routed)           0.514     0.928    UART_Inst1/UART_RX_Inst1/uart_rx
    SLICE_X6Y100         LUT5 (Prop_lut5_I1_O)        0.045     0.973 r  UART_Inst1/UART_RX_Inst1/uart_data_rxed_rdo[5]_i_1/O
                         net (fo=1, routed)           0.000     0.973    UART_Inst1/UART_RX_Inst1/uart_data_rxed_rdo[5]_i_1_n_0
    SLICE_X6Y100         FDCE                                         r  UART_Inst1/UART_RX_Inst1/uart_data_rxed_rdo_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_pll_clock rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  top_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clock_inst1/inst/sys_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  pll_clock_inst1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    pll_clock_inst1/inst/sys_clk_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  pll_clock_inst1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    pll_clock_inst1/inst/clk_100mhz_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  pll_clock_inst1/inst/clkout1_buf/O
                         net (fo=359, routed)         0.949    -0.184    UART_Inst1/UART_RX_Inst1/uart_sys_clk_wsi
    SLICE_X6Y100         FDCE                                         r  UART_Inst1/UART_RX_Inst1/uart_data_rxed_rdo_reg[5]/C

Slack:                    inf
  Source:                 top_uart_rx
                            (input port)
  Destination:            UART_Inst1/UART_RX_Inst1/uart_data_rxed_rdo_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.066ns  (logic 0.459ns (43.009%)  route 0.608ns (56.991%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.211ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  top_uart_rx (IN)
                         net (fo=0)                   0.000     0.000    top_uart_rx
    G15                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_uart_rx_IBUF_inst/O
                         net (fo=5, routed)           0.608     1.021    UART_Inst1/UART_RX_Inst1/uart_rx
    SLICE_X8Y101         LUT5 (Prop_lut5_I1_O)        0.045     1.066 r  UART_Inst1/UART_RX_Inst1/uart_data_rxed_rdo[6]_i_1/O
                         net (fo=1, routed)           0.000     1.066    UART_Inst1/UART_RX_Inst1/uart_data_rxed_rdo[6]_i_1_n_0
    SLICE_X8Y101         FDCE                                         r  UART_Inst1/UART_RX_Inst1/uart_data_rxed_rdo_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_pll_clock rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  top_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clock_inst1/inst/sys_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  pll_clock_inst1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    pll_clock_inst1/inst/sys_clk_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  pll_clock_inst1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    pll_clock_inst1/inst/clk_100mhz_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  pll_clock_inst1/inst/clkout1_buf/O
                         net (fo=359, routed)         0.922    -0.211    UART_Inst1/UART_RX_Inst1/uart_sys_clk_wsi
    SLICE_X8Y101         FDCE                                         r  UART_Inst1/UART_RX_Inst1/uart_data_rxed_rdo_reg[6]/C

Slack:                    inf
  Source:                 top_uart_rx
                            (input port)
  Destination:            UART_Inst1/UART_RX_Inst1/uart_data_rxed_rdo_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.107ns  (logic 0.459ns (41.429%)  route 0.648ns (58.571%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.184ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  top_uart_rx (IN)
                         net (fo=0)                   0.000     0.000    top_uart_rx
    G15                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_uart_rx_IBUF_inst/O
                         net (fo=5, routed)           0.648     1.062    UART_Inst1/UART_RX_Inst1/uart_rx
    SLICE_X7Y101         LUT5 (Prop_lut5_I1_O)        0.045     1.107 r  UART_Inst1/UART_RX_Inst1/uart_data_rxed_rdo[7]_i_1/O
                         net (fo=1, routed)           0.000     1.107    UART_Inst1/UART_RX_Inst1/uart_data_rxed_rdo[7]_i_1_n_0
    SLICE_X7Y101         FDCE                                         r  UART_Inst1/UART_RX_Inst1/uart_data_rxed_rdo_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_pll_clock rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  top_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clock_inst1/inst/sys_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  pll_clock_inst1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    pll_clock_inst1/inst/sys_clk_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  pll_clock_inst1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    pll_clock_inst1/inst/clk_100mhz_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  pll_clock_inst1/inst/clkout1_buf/O
                         net (fo=359, routed)         0.949    -0.184    UART_Inst1/UART_RX_Inst1/uart_sys_clk_wsi
    SLICE_X7Y101         FDCE                                         r  UART_Inst1/UART_RX_Inst1/uart_data_rxed_rdo_reg[7]/C

Slack:                    inf
  Source:                 top_uart_rx
                            (input port)
  Destination:            UART_Inst1/UART_RX_Inst1/uart_rx_rfn1_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.113ns  (logic 0.414ns (37.144%)  route 0.700ns (62.856%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  top_uart_rx (IN)
                         net (fo=0)                   0.000     0.000    top_uart_rx
    G15                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_uart_rx_IBUF_inst/O
                         net (fo=5, routed)           0.700     1.113    UART_Inst1/UART_RX_Inst1/uart_rx
    SLICE_X9Y98          FDPE                                         r  UART_Inst1/UART_RX_Inst1/uart_rx_rfn1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_pll_clock rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  top_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clock_inst1/inst/sys_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  pll_clock_inst1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    pll_clock_inst1/inst/sys_clk_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  pll_clock_inst1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    pll_clock_inst1/inst/clk_100mhz_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  pll_clock_inst1/inst/clkout1_buf/O
                         net (fo=359, routed)         0.834    -0.299    UART_Inst1/UART_RX_Inst1/uart_sys_clk_wsi
    SLICE_X9Y98          FDPE                                         r  UART_Inst1/UART_RX_Inst1/uart_rx_rfn1_reg/C

Slack:                    inf
  Source:                 top_sys_rstn
                            (input port)
  Destination:            Led_Task_Inst1/ledtask_datafifo_rdn_reg[18]/CLR
                            (removal check against rising-edge clock clk_100mhz_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.213ns  (logic 0.474ns (39.060%)  route 0.739ns (60.940%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  top_sys_rstn (IN)
                         net (fo=0)                   0.000     0.000    top_sys_rstn
    H13                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  top_sys_rstn_IBUF_inst/O
                         net (fo=2, routed)           0.493     0.922    top_sys_rstn_IBUF
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.045     0.967 f  Uart_TaskCtrl_Inst1_i_1/O
                         net (fo=354, routed)         0.246     1.213    Led_Task_Inst1/FSM_sequential_ledtask_current_state_rfn[1]_i_2_n_0
    SLICE_X5Y96          FDCE                                         f  Led_Task_Inst1/ledtask_datafifo_rdn_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_pll_clock rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  top_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clock_inst1/inst/sys_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  pll_clock_inst1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    pll_clock_inst1/inst/sys_clk_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  pll_clock_inst1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    pll_clock_inst1/inst/clk_100mhz_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  pll_clock_inst1/inst/clkout1_buf/O
                         net (fo=359, routed)         0.861    -0.272    Led_Task_Inst1/uart_ledtask_sys_clk_wsi
    SLICE_X5Y96          FDCE                                         r  Led_Task_Inst1/ledtask_datafifo_rdn_reg[18]/C

Slack:                    inf
  Source:                 top_sys_rstn
                            (input port)
  Destination:            Led_Task_Inst1/ledtask_datafifo_rdn_reg[26]/CLR
                            (removal check against rising-edge clock clk_100mhz_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.213ns  (logic 0.474ns (39.060%)  route 0.739ns (60.940%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  top_sys_rstn (IN)
                         net (fo=0)                   0.000     0.000    top_sys_rstn
    H13                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  top_sys_rstn_IBUF_inst/O
                         net (fo=2, routed)           0.493     0.922    top_sys_rstn_IBUF
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.045     0.967 f  Uart_TaskCtrl_Inst1_i_1/O
                         net (fo=354, routed)         0.246     1.213    Led_Task_Inst1/FSM_sequential_ledtask_current_state_rfn[1]_i_2_n_0
    SLICE_X5Y96          FDCE                                         f  Led_Task_Inst1/ledtask_datafifo_rdn_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_pll_clock rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  top_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clock_inst1/inst/sys_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  pll_clock_inst1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    pll_clock_inst1/inst/sys_clk_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  pll_clock_inst1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    pll_clock_inst1/inst/clk_100mhz_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  pll_clock_inst1/inst/clkout1_buf/O
                         net (fo=359, routed)         0.861    -0.272    Led_Task_Inst1/uart_ledtask_sys_clk_wsi
    SLICE_X5Y96          FDCE                                         r  Led_Task_Inst1/ledtask_datafifo_rdn_reg[26]/C

Slack:                    inf
  Source:                 top_sys_rstn
                            (input port)
  Destination:            Led_Task_Inst1/ledtask_datafifo_rdn_reg[34]/CLR
                            (removal check against rising-edge clock clk_100mhz_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.213ns  (logic 0.474ns (39.060%)  route 0.739ns (60.940%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  top_sys_rstn (IN)
                         net (fo=0)                   0.000     0.000    top_sys_rstn
    H13                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  top_sys_rstn_IBUF_inst/O
                         net (fo=2, routed)           0.493     0.922    top_sys_rstn_IBUF
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.045     0.967 f  Uart_TaskCtrl_Inst1_i_1/O
                         net (fo=354, routed)         0.246     1.213    Led_Task_Inst1/FSM_sequential_ledtask_current_state_rfn[1]_i_2_n_0
    SLICE_X5Y96          FDCE                                         f  Led_Task_Inst1/ledtask_datafifo_rdn_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_pll_clock rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  top_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clock_inst1/inst/sys_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  pll_clock_inst1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    pll_clock_inst1/inst/sys_clk_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  pll_clock_inst1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    pll_clock_inst1/inst/clk_100mhz_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  pll_clock_inst1/inst/clkout1_buf/O
                         net (fo=359, routed)         0.861    -0.272    Led_Task_Inst1/uart_ledtask_sys_clk_wsi
    SLICE_X5Y96          FDCE                                         r  Led_Task_Inst1/ledtask_datafifo_rdn_reg[34]/C

Slack:                    inf
  Source:                 top_sys_rstn
                            (input port)
  Destination:            Led_Task_Inst1/ledtask_datafifo_rdn_reg[42]/CLR
                            (removal check against rising-edge clock clk_100mhz_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.213ns  (logic 0.474ns (39.060%)  route 0.739ns (60.940%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  top_sys_rstn (IN)
                         net (fo=0)                   0.000     0.000    top_sys_rstn
    H13                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  top_sys_rstn_IBUF_inst/O
                         net (fo=2, routed)           0.493     0.922    top_sys_rstn_IBUF
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.045     0.967 f  Uart_TaskCtrl_Inst1_i_1/O
                         net (fo=354, routed)         0.246     1.213    Led_Task_Inst1/FSM_sequential_ledtask_current_state_rfn[1]_i_2_n_0
    SLICE_X5Y96          FDCE                                         f  Led_Task_Inst1/ledtask_datafifo_rdn_reg[42]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_pll_clock rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  top_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clock_inst1/inst/sys_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  pll_clock_inst1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    pll_clock_inst1/inst/sys_clk_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  pll_clock_inst1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    pll_clock_inst1/inst/clk_100mhz_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  pll_clock_inst1/inst/clkout1_buf/O
                         net (fo=359, routed)         0.861    -0.272    Led_Task_Inst1/uart_ledtask_sys_clk_wsi
    SLICE_X5Y96          FDCE                                         r  Led_Task_Inst1/ledtask_datafifo_rdn_reg[42]/C

Slack:                    inf
  Source:                 top_sys_rstn
                            (input port)
  Destination:            Led_Task_Inst1/ledtask_data_analysis_buffer_rdn_reg[26]/CLR
                            (removal check against rising-edge clock clk_100mhz_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.217ns  (logic 0.474ns (38.940%)  route 0.743ns (61.060%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  top_sys_rstn (IN)
                         net (fo=0)                   0.000     0.000    top_sys_rstn
    H13                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  top_sys_rstn_IBUF_inst/O
                         net (fo=2, routed)           0.493     0.922    top_sys_rstn_IBUF
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.045     0.967 f  Uart_TaskCtrl_Inst1_i_1/O
                         net (fo=354, routed)         0.250     1.217    Led_Task_Inst1/FSM_sequential_ledtask_current_state_rfn[1]_i_2_n_0
    SLICE_X4Y96          FDCE                                         f  Led_Task_Inst1/ledtask_data_analysis_buffer_rdn_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_pll_clock rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  top_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clock_inst1/inst/sys_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  pll_clock_inst1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    pll_clock_inst1/inst/sys_clk_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  pll_clock_inst1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    pll_clock_inst1/inst/clk_100mhz_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  pll_clock_inst1/inst/clkout1_buf/O
                         net (fo=359, routed)         0.861    -0.272    Led_Task_Inst1/uart_ledtask_sys_clk_wsi
    SLICE_X4Y96          FDCE                                         r  Led_Task_Inst1/ledtask_data_analysis_buffer_rdn_reg[26]/C

Slack:                    inf
  Source:                 top_sys_rstn
                            (input port)
  Destination:            Led_Task_Inst1/ledtask_data_analysis_buffer_rdn_reg[27]/CLR
                            (removal check against rising-edge clock clk_100mhz_pll_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.217ns  (logic 0.474ns (38.940%)  route 0.743ns (61.060%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  top_sys_rstn (IN)
                         net (fo=0)                   0.000     0.000    top_sys_rstn
    H13                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  top_sys_rstn_IBUF_inst/O
                         net (fo=2, routed)           0.493     0.922    top_sys_rstn_IBUF
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.045     0.967 f  Uart_TaskCtrl_Inst1_i_1/O
                         net (fo=354, routed)         0.250     1.217    Led_Task_Inst1/FSM_sequential_ledtask_current_state_rfn[1]_i_2_n_0
    SLICE_X4Y96          FDCE                                         f  Led_Task_Inst1/ledtask_data_analysis_buffer_rdn_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_pll_clock rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  top_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clock_inst1/inst/sys_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  pll_clock_inst1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    pll_clock_inst1/inst/sys_clk_pll_clock
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  pll_clock_inst1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    pll_clock_inst1/inst/clk_100mhz_pll_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  pll_clock_inst1/inst/clkout1_buf/O
                         net (fo=359, routed)         0.861    -0.272    Led_Task_Inst1/uart_ledtask_sys_clk_wsi
    SLICE_X4Y96          FDCE                                         r  Led_Task_Inst1/ledtask_data_analysis_buffer_rdn_reg[27]/C





