# Reading C:/altera/12.1/modelsim_ase/tcl/vsim/pref.tcl 
# do ClockDivider_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\12.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\12.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Denny/Documents/GitHub/SeniorDesign/Crystal\ Oscillation {C:/Users/Denny/Documents/GitHub/SeniorDesign/Crystal Oscillation/DE0_CV_golden_top.v}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module DE0_CV_golden_top
# 
# Top level modules:
# 	DE0_CV_golden_top
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Denny/Documents/GitHub/SeniorDesign/Crystal\ Oscillation {C:/Users/Denny/Documents/GitHub/SeniorDesign/Crystal Oscillation/ClockDividerVerilog.v}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module clk_div
# 
# Top level modules:
# 	clk_div
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps tb 
# ** Error: (vsim-3170) Could not find 'C:/Users/Denny/Documents/GitHub/SeniorDesign/Crystal Oscillation/simulation/modelsim/rtl_work.tb'.
# 
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./ClockDivider_run_msim_rtl_verilog.do PAUSED at line 12
vsim -voptargs=+acc work.clk_div
# vsim -voptargs=+acc work.clk_div 
# Loading work.clk_div
add wave -position end  sim:/clk_div/clk_out
add wave -position 0  sim:/clk_div/clk
add wave -position end  sim:/clk_div/reset
force -freeze sim:/clk_div/reset 1 0
run
force -freeze sim:/clk_div/reset 0 0
force -freeze sim:/clk_div/clk 1 0, 0 {10 ps} -r 20
run
