Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Thu Jan 25 10:25:12 2024
| Host         : Laptop-Fede running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file molt_booth_on_board_timing_summary_routed.rpt -pb molt_booth_on_board_timing_summary_routed.pb -rpx molt_booth_on_board_timing_summary_routed.rpx -warn_on_violation
| Design       : molt_booth_on_board
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   18          
TIMING-20  Warning   Non-clocked latch               32          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (96)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (48)
5. checking no_input_delay (18)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (96)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: insert (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: molticatore_booth/unita_di_controllo/FSM_onehot_current_state_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: molticatore_booth/unita_operativa/contatore_mod_9/c_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: molticatore_booth/unita_operativa/contatore_mod_9/c_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: molticatore_booth/unita_operativa/contatore_mod_9/c_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: molticatore_booth/unita_operativa/contatore_mod_9/c_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (48)
-------------------------------------------------
 There are 48 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.250        0.000                      0                  174        0.190        0.000                      0                  174        4.500        0.000                       0                    94  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.250        0.000                      0                  174        0.190        0.000                      0                  174        4.500        0.000                       0                    94  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.250ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.250ns  (required time - arrival time)
  Source:                 debouncer/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/deb.count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 0.952ns (22.394%)  route 3.299ns (77.606%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.706     5.309    debouncer/clk_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  debouncer/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 r  debouncer/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.811     6.576    debouncer/deb.count_reg_n_0_[4]
    SLICE_X5Y74          LUT4 (Prop_lut4_I1_O)        0.124     6.700 f  debouncer/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=1, routed)           0.304     7.004    debouncer/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X5Y73          LUT5 (Prop_lut5_I4_O)        0.124     7.128 f  debouncer/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.950     8.078    debouncer/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X5Y77          LUT4 (Prop_lut4_I1_O)        0.124     8.202 f  debouncer/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.415     8.617    debouncer/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X5Y77          LUT3 (Prop_lut3_I2_O)        0.124     8.741 r  debouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.819     9.560    debouncer/deb.count[31]_i_1_n_0
    SLICE_X4Y80          FDRE                                         r  debouncer/deb.count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.592    15.015    debouncer/clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  debouncer/deb.count_reg[29]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X4Y80          FDRE (Setup_fdre_C_R)       -0.429    14.809    debouncer/deb.count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                          -9.560    
  -------------------------------------------------------------------
                         slack                                  5.250    

Slack (MET) :             5.250ns  (required time - arrival time)
  Source:                 debouncer/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/deb.count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 0.952ns (22.394%)  route 3.299ns (77.606%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.706     5.309    debouncer/clk_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  debouncer/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 r  debouncer/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.811     6.576    debouncer/deb.count_reg_n_0_[4]
    SLICE_X5Y74          LUT4 (Prop_lut4_I1_O)        0.124     6.700 f  debouncer/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=1, routed)           0.304     7.004    debouncer/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X5Y73          LUT5 (Prop_lut5_I4_O)        0.124     7.128 f  debouncer/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.950     8.078    debouncer/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X5Y77          LUT4 (Prop_lut4_I1_O)        0.124     8.202 f  debouncer/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.415     8.617    debouncer/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X5Y77          LUT3 (Prop_lut3_I2_O)        0.124     8.741 r  debouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.819     9.560    debouncer/deb.count[31]_i_1_n_0
    SLICE_X4Y80          FDRE                                         r  debouncer/deb.count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.592    15.015    debouncer/clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  debouncer/deb.count_reg[30]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X4Y80          FDRE (Setup_fdre_C_R)       -0.429    14.809    debouncer/deb.count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                          -9.560    
  -------------------------------------------------------------------
                         slack                                  5.250    

Slack (MET) :             5.250ns  (required time - arrival time)
  Source:                 debouncer/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/deb.count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 0.952ns (22.394%)  route 3.299ns (77.606%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.706     5.309    debouncer/clk_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  debouncer/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 r  debouncer/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.811     6.576    debouncer/deb.count_reg_n_0_[4]
    SLICE_X5Y74          LUT4 (Prop_lut4_I1_O)        0.124     6.700 f  debouncer/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=1, routed)           0.304     7.004    debouncer/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X5Y73          LUT5 (Prop_lut5_I4_O)        0.124     7.128 f  debouncer/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.950     8.078    debouncer/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X5Y77          LUT4 (Prop_lut4_I1_O)        0.124     8.202 f  debouncer/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.415     8.617    debouncer/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X5Y77          LUT3 (Prop_lut3_I2_O)        0.124     8.741 r  debouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.819     9.560    debouncer/deb.count[31]_i_1_n_0
    SLICE_X4Y80          FDRE                                         r  debouncer/deb.count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.592    15.015    debouncer/clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  debouncer/deb.count_reg[31]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X4Y80          FDRE (Setup_fdre_C_R)       -0.429    14.809    debouncer/deb.count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                          -9.560    
  -------------------------------------------------------------------
                         slack                                  5.250    

Slack (MET) :             5.250ns  (required time - arrival time)
  Source:                 debouncer/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/deb.count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 0.952ns (22.395%)  route 3.299ns (77.605%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.706     5.309    debouncer/clk_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  debouncer/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 r  debouncer/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.811     6.576    debouncer/deb.count_reg_n_0_[4]
    SLICE_X5Y74          LUT4 (Prop_lut4_I1_O)        0.124     6.700 f  debouncer/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=1, routed)           0.304     7.004    debouncer/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X5Y73          LUT5 (Prop_lut5_I4_O)        0.124     7.128 f  debouncer/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.950     8.078    debouncer/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X5Y77          LUT4 (Prop_lut4_I1_O)        0.124     8.202 f  debouncer/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.415     8.617    debouncer/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X5Y77          LUT3 (Prop_lut3_I2_O)        0.124     8.741 r  debouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.818     9.560    debouncer/deb.count[31]_i_1_n_0
    SLICE_X4Y79          FDRE                                         r  debouncer/deb.count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.592    15.015    debouncer/clk_IBUF_BUFG
    SLICE_X4Y79          FDRE                                         r  debouncer/deb.count_reg[25]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X4Y79          FDRE (Setup_fdre_C_R)       -0.429    14.809    debouncer/deb.count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                          -9.560    
  -------------------------------------------------------------------
                         slack                                  5.250    

Slack (MET) :             5.250ns  (required time - arrival time)
  Source:                 debouncer/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/deb.count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 0.952ns (22.395%)  route 3.299ns (77.605%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.706     5.309    debouncer/clk_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  debouncer/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 r  debouncer/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.811     6.576    debouncer/deb.count_reg_n_0_[4]
    SLICE_X5Y74          LUT4 (Prop_lut4_I1_O)        0.124     6.700 f  debouncer/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=1, routed)           0.304     7.004    debouncer/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X5Y73          LUT5 (Prop_lut5_I4_O)        0.124     7.128 f  debouncer/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.950     8.078    debouncer/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X5Y77          LUT4 (Prop_lut4_I1_O)        0.124     8.202 f  debouncer/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.415     8.617    debouncer/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X5Y77          LUT3 (Prop_lut3_I2_O)        0.124     8.741 r  debouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.818     9.560    debouncer/deb.count[31]_i_1_n_0
    SLICE_X4Y79          FDRE                                         r  debouncer/deb.count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.592    15.015    debouncer/clk_IBUF_BUFG
    SLICE_X4Y79          FDRE                                         r  debouncer/deb.count_reg[26]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X4Y79          FDRE (Setup_fdre_C_R)       -0.429    14.809    debouncer/deb.count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                          -9.560    
  -------------------------------------------------------------------
                         slack                                  5.250    

Slack (MET) :             5.250ns  (required time - arrival time)
  Source:                 debouncer/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/deb.count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 0.952ns (22.395%)  route 3.299ns (77.605%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.706     5.309    debouncer/clk_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  debouncer/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 r  debouncer/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.811     6.576    debouncer/deb.count_reg_n_0_[4]
    SLICE_X5Y74          LUT4 (Prop_lut4_I1_O)        0.124     6.700 f  debouncer/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=1, routed)           0.304     7.004    debouncer/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X5Y73          LUT5 (Prop_lut5_I4_O)        0.124     7.128 f  debouncer/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.950     8.078    debouncer/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X5Y77          LUT4 (Prop_lut4_I1_O)        0.124     8.202 f  debouncer/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.415     8.617    debouncer/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X5Y77          LUT3 (Prop_lut3_I2_O)        0.124     8.741 r  debouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.818     9.560    debouncer/deb.count[31]_i_1_n_0
    SLICE_X4Y79          FDRE                                         r  debouncer/deb.count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.592    15.015    debouncer/clk_IBUF_BUFG
    SLICE_X4Y79          FDRE                                         r  debouncer/deb.count_reg[27]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X4Y79          FDRE (Setup_fdre_C_R)       -0.429    14.809    debouncer/deb.count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                          -9.560    
  -------------------------------------------------------------------
                         slack                                  5.250    

Slack (MET) :             5.250ns  (required time - arrival time)
  Source:                 debouncer/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/deb.count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 0.952ns (22.395%)  route 3.299ns (77.605%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.706     5.309    debouncer/clk_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  debouncer/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 r  debouncer/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.811     6.576    debouncer/deb.count_reg_n_0_[4]
    SLICE_X5Y74          LUT4 (Prop_lut4_I1_O)        0.124     6.700 f  debouncer/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=1, routed)           0.304     7.004    debouncer/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X5Y73          LUT5 (Prop_lut5_I4_O)        0.124     7.128 f  debouncer/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.950     8.078    debouncer/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X5Y77          LUT4 (Prop_lut4_I1_O)        0.124     8.202 f  debouncer/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.415     8.617    debouncer/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X5Y77          LUT3 (Prop_lut3_I2_O)        0.124     8.741 r  debouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.818     9.560    debouncer/deb.count[31]_i_1_n_0
    SLICE_X4Y79          FDRE                                         r  debouncer/deb.count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.592    15.015    debouncer/clk_IBUF_BUFG
    SLICE_X4Y79          FDRE                                         r  debouncer/deb.count_reg[28]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X4Y79          FDRE (Setup_fdre_C_R)       -0.429    14.809    debouncer/deb.count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                          -9.560    
  -------------------------------------------------------------------
                         slack                                  5.250    

Slack (MET) :             5.356ns  (required time - arrival time)
  Source:                 debouncer/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/deb.count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 0.952ns (22.775%)  route 3.228ns (77.225%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.706     5.309    debouncer/clk_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  debouncer/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 r  debouncer/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.811     6.576    debouncer/deb.count_reg_n_0_[4]
    SLICE_X5Y74          LUT4 (Prop_lut4_I1_O)        0.124     6.700 f  debouncer/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=1, routed)           0.304     7.004    debouncer/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X5Y73          LUT5 (Prop_lut5_I4_O)        0.124     7.128 f  debouncer/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.950     8.078    debouncer/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X5Y77          LUT4 (Prop_lut4_I1_O)        0.124     8.202 f  debouncer/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.415     8.617    debouncer/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X5Y77          LUT3 (Prop_lut3_I2_O)        0.124     8.741 r  debouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.748     9.489    debouncer/deb.count[31]_i_1_n_0
    SLICE_X4Y73          FDRE                                         r  debouncer/deb.count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.588    15.011    debouncer/clk_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  debouncer/deb.count_reg[1]/C
                         clock pessimism              0.298    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X4Y73          FDRE (Setup_fdre_C_R)       -0.429    14.844    debouncer/deb.count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -9.489    
  -------------------------------------------------------------------
                         slack                                  5.356    

Slack (MET) :             5.356ns  (required time - arrival time)
  Source:                 debouncer/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/deb.count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 0.952ns (22.775%)  route 3.228ns (77.225%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.706     5.309    debouncer/clk_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  debouncer/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 r  debouncer/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.811     6.576    debouncer/deb.count_reg_n_0_[4]
    SLICE_X5Y74          LUT4 (Prop_lut4_I1_O)        0.124     6.700 f  debouncer/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=1, routed)           0.304     7.004    debouncer/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X5Y73          LUT5 (Prop_lut5_I4_O)        0.124     7.128 f  debouncer/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.950     8.078    debouncer/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X5Y77          LUT4 (Prop_lut4_I1_O)        0.124     8.202 f  debouncer/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.415     8.617    debouncer/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X5Y77          LUT3 (Prop_lut3_I2_O)        0.124     8.741 r  debouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.748     9.489    debouncer/deb.count[31]_i_1_n_0
    SLICE_X4Y73          FDRE                                         r  debouncer/deb.count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.588    15.011    debouncer/clk_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  debouncer/deb.count_reg[2]/C
                         clock pessimism              0.298    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X4Y73          FDRE (Setup_fdre_C_R)       -0.429    14.844    debouncer/deb.count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -9.489    
  -------------------------------------------------------------------
                         slack                                  5.356    

Slack (MET) :             5.356ns  (required time - arrival time)
  Source:                 debouncer/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/deb.count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 0.952ns (22.775%)  route 3.228ns (77.225%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.706     5.309    debouncer/clk_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  debouncer/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 r  debouncer/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.811     6.576    debouncer/deb.count_reg_n_0_[4]
    SLICE_X5Y74          LUT4 (Prop_lut4_I1_O)        0.124     6.700 f  debouncer/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=1, routed)           0.304     7.004    debouncer/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X5Y73          LUT5 (Prop_lut5_I4_O)        0.124     7.128 f  debouncer/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.950     8.078    debouncer/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X5Y77          LUT4 (Prop_lut4_I1_O)        0.124     8.202 f  debouncer/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.415     8.617    debouncer/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X5Y77          LUT3 (Prop_lut3_I2_O)        0.124     8.741 r  debouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.748     9.489    debouncer/deb.count[31]_i_1_n_0
    SLICE_X4Y73          FDRE                                         r  debouncer/deb.count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.588    15.011    debouncer/clk_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  debouncer/deb.count_reg[3]/C
                         clock pessimism              0.298    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X4Y73          FDRE (Setup_fdre_C_R)       -0.429    14.844    debouncer/deb.count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -9.489    
  -------------------------------------------------------------------
                         slack                                  5.356    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 molticatore_booth/unita_di_controllo/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            molticatore_booth/unita_di_controllo/FSM_onehot_current_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.591     1.510    molticatore_booth/unita_di_controllo/clk_IBUF_BUFG
    SLICE_X1Y75          FDRE                                         r  molticatore_booth/unita_di_controllo/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.128     1.638 r  molticatore_booth/unita_di_controllo/FSM_onehot_current_state_reg[2]/Q
                         net (fo=1, routed)           0.054     1.693    molticatore_booth/unita_di_controllo/FSM_onehot_current_state_reg_n_0_[2]
    SLICE_X1Y75          LUT2 (Prop_lut2_I0_O)        0.099     1.792 r  molticatore_booth/unita_di_controllo/FSM_onehot_current_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.792    molticatore_booth/unita_di_controllo/FSM_onehot_current_state[3]_i_1_n_0
    SLICE_X1Y75          FDRE                                         r  molticatore_booth/unita_di_controllo/FSM_onehot_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.861     2.026    molticatore_booth/unita_di_controllo/clk_IBUF_BUFG
    SLICE_X1Y75          FDRE                                         r  molticatore_booth/unita_di_controllo/FSM_onehot_current_state_reg[3]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X1Y75          FDRE (Hold_fdre_C_D)         0.091     1.601    molticatore_booth/unita_di_controllo/FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 molticatore_booth/unita_operativa/registro_shift/temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            molticatore_booth/unita_operativa/registro_shift/temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.548%)  route 0.116ns (38.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.594     1.513    molticatore_booth/unita_operativa/registro_shift/clk_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  molticatore_booth/unita_operativa/registro_shift/temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  molticatore_booth/unita_operativa/registro_shift/temp_reg[4]/Q
                         net (fo=3, routed)           0.116     1.771    molticatore_booth/unita_operativa/registro_shift/temp_reg[14]_0[3]
    SLICE_X3Y77          LUT6 (Prop_lut6_I5_O)        0.045     1.816 r  molticatore_booth/unita_operativa/registro_shift/temp[3]_i_1/O
                         net (fo=1, routed)           0.000     1.816    molticatore_booth/unita_operativa/registro_shift/p_1_in[3]
    SLICE_X3Y77          FDRE                                         r  molticatore_booth/unita_operativa/registro_shift/temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.864     2.029    molticatore_booth/unita_operativa/registro_shift/clk_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  molticatore_booth/unita_operativa/registro_shift/temp_reg[3]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X3Y77          FDRE (Hold_fdre_C_D)         0.092     1.618    molticatore_booth/unita_operativa/registro_shift/temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 molticatore_booth/unita_di_controllo/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            molticatore_booth/unita_di_controllo/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.225%)  route 0.145ns (50.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.592     1.511    molticatore_booth/unita_di_controllo/clk_IBUF_BUFG
    SLICE_X1Y76          FDRE                                         r  molticatore_booth/unita_di_controllo/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  molticatore_booth/unita_di_controllo/FSM_onehot_current_state_reg[1]/Q
                         net (fo=10, routed)          0.145     1.798    molticatore_booth/unita_di_controllo/Q[0]
    SLICE_X1Y75          FDRE                                         r  molticatore_booth/unita_di_controllo/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.861     2.026    molticatore_booth/unita_di_controllo/clk_IBUF_BUFG
    SLICE_X1Y75          FDRE                                         r  molticatore_booth/unita_di_controllo/FSM_onehot_current_state_reg[2]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X1Y75          FDRE (Hold_fdre_C_D)         0.075     1.598    molticatore_booth/unita_di_controllo/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 molticatore_booth/unita_di_controllo/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            molticatore_booth/unita_di_controllo/FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.592     1.511    molticatore_booth/unita_di_controllo/clk_IBUF_BUFG
    SLICE_X1Y76          FDSE                                         r  molticatore_booth/unita_di_controllo/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDSE (Prop_fdse_C_Q)         0.128     1.639 r  molticatore_booth/unita_di_controllo/FSM_onehot_current_state_reg[0]/Q
                         net (fo=2, routed)           0.069     1.708    molticatore_booth/unita_di_controllo/FSM_onehot_current_state_reg_n_0_[0]
    SLICE_X1Y76          LUT2 (Prop_lut2_I0_O)        0.099     1.807 r  molticatore_booth/unita_di_controllo/FSM_onehot_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.807    molticatore_booth/unita_di_controllo/FSM_onehot_current_state[1]_i_1_n_0
    SLICE_X1Y76          FDRE                                         r  molticatore_booth/unita_di_controllo/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.862     2.027    molticatore_booth/unita_di_controllo/clk_IBUF_BUFG
    SLICE_X1Y76          FDRE                                         r  molticatore_booth/unita_di_controllo/FSM_onehot_current_state_reg[1]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X1Y76          FDRE (Hold_fdre_C_D)         0.091     1.602    molticatore_booth/unita_di_controllo/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 seven_segment_array/clk_filter/clockfx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_array/counter_instance/c_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.370%)  route 0.070ns (23.630%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.593     1.512    seven_segment_array/clk_filter/clk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  seven_segment_array/clk_filter/clockfx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.128     1.640 r  seven_segment_array/clk_filter/clockfx_reg/Q
                         net (fo=3, routed)           0.070     1.711    seven_segment_array/counter_instance/clockfx
    SLICE_X5Y78          LUT2 (Prop_lut2_I0_O)        0.099     1.810 r  seven_segment_array/counter_instance/c[0]_i_1/O
                         net (fo=1, routed)           0.000     1.810    seven_segment_array/counter_instance/c[0]_i_1_n_0
    SLICE_X5Y78          FDRE                                         r  seven_segment_array/counter_instance/c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.862     2.027    seven_segment_array/counter_instance/clk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  seven_segment_array/counter_instance/c_reg[0]/C
                         clock pessimism             -0.514     1.512    
    SLICE_X5Y78          FDRE (Hold_fdre_C_D)         0.091     1.603    seven_segment_array/counter_instance/c_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 molticatore_booth/unita_operativa/registro_shift/temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            molticatore_booth/unita_operativa/registro_shift/temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.497%)  route 0.149ns (44.503%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.594     1.513    molticatore_booth/unita_operativa/registro_shift/clk_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  molticatore_booth/unita_operativa/registro_shift/temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  molticatore_booth/unita_operativa/registro_shift/temp_reg[7]/Q
                         net (fo=3, routed)           0.149     1.803    molticatore_booth/unita_operativa/registro_shift/temp_reg[14]_0[6]
    SLICE_X3Y77          LUT6 (Prop_lut6_I5_O)        0.045     1.848 r  molticatore_booth/unita_operativa/registro_shift/temp[6]_i_1/O
                         net (fo=1, routed)           0.000     1.848    molticatore_booth/unita_operativa/registro_shift/p_1_in[6]
    SLICE_X3Y77          FDRE                                         r  molticatore_booth/unita_operativa/registro_shift/temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.864     2.029    molticatore_booth/unita_operativa/registro_shift/clk_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  molticatore_booth/unita_operativa/registro_shift/temp_reg[6]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X3Y77          FDRE (Hold_fdre_C_D)         0.092     1.618    molticatore_booth/unita_operativa/registro_shift/temp_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 molticatore_booth/unita_operativa/moltiplicando/y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            molticatore_booth/unita_operativa/registro_shift/temp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.056%)  route 0.209ns (52.944%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.591     1.510    molticatore_booth/unita_operativa/moltiplicando/clk_IBUF_BUFG
    SLICE_X3Y74          FDRE                                         r  molticatore_booth/unita_operativa/moltiplicando/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  molticatore_booth/unita_operativa/moltiplicando/y_reg[0]/Q
                         net (fo=4, routed)           0.209     1.861    molticatore_booth/unita_operativa/registro_shift/Q[0]
    SLICE_X2Y76          LUT6 (Prop_lut6_I1_O)        0.045     1.906 r  molticatore_booth/unita_operativa/registro_shift/temp[9]_i_1/O
                         net (fo=1, routed)           0.000     1.906    molticatore_booth/unita_operativa/registro_shift/p_1_in[9]
    SLICE_X2Y76          FDRE                                         r  molticatore_booth/unita_operativa/registro_shift/temp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.862     2.027    molticatore_booth/unita_operativa/registro_shift/clk_IBUF_BUFG
    SLICE_X2Y76          FDRE                                         r  molticatore_booth/unita_operativa/registro_shift/temp_reg[9]/C
                         clock pessimism             -0.479     1.547    
    SLICE_X2Y76          FDRE (Hold_fdre_C_D)         0.120     1.667    molticatore_booth/unita_operativa/registro_shift/temp_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 molticatore_booth/unita_operativa/contatore_mod_9/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            molticatore_booth/unita_operativa/contatore_mod_9/c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.184ns (51.423%)  route 0.174ns (48.577%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.592     1.511    molticatore_booth/unita_operativa/contatore_mod_9/clk_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  molticatore_booth/unita_operativa/contatore_mod_9/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  molticatore_booth/unita_operativa/contatore_mod_9/c_reg[2]/Q
                         net (fo=7, routed)           0.174     1.826    molticatore_booth/unita_operativa/contatore_mod_9/temp_count[2]
    SLICE_X0Y76          LUT4 (Prop_lut4_I2_O)        0.043     1.869 r  molticatore_booth/unita_operativa/contatore_mod_9/c[1]_i_1/O
                         net (fo=1, routed)           0.000     1.869    molticatore_booth/unita_operativa/contatore_mod_9/p_0_in[1]
    SLICE_X0Y76          FDRE                                         r  molticatore_booth/unita_operativa/contatore_mod_9/c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.862     2.027    molticatore_booth/unita_operativa/contatore_mod_9/clk_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  molticatore_booth/unita_operativa/contatore_mod_9/c_reg[1]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X0Y76          FDRE (Hold_fdre_C_D)         0.104     1.615    molticatore_booth/unita_operativa/contatore_mod_9/c_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 molticatore_booth/unita_di_controllo/FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            molticatore_booth/unita_di_controllo/FSM_onehot_current_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.258%)  route 0.185ns (56.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.594     1.513    molticatore_booth/unita_di_controllo/clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  molticatore_booth/unita_di_controllo/FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  molticatore_booth/unita_di_controllo/FSM_onehot_current_state_reg[5]/Q
                         net (fo=2, routed)           0.185     1.839    molticatore_booth/unita_di_controllo/temp_shift
    SLICE_X0Y78          FDRE                                         r  molticatore_booth/unita_di_controllo/FSM_onehot_current_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.865     2.030    molticatore_booth/unita_di_controllo/clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  molticatore_booth/unita_di_controllo/FSM_onehot_current_state_reg[6]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.066     1.579    molticatore_booth/unita_di_controllo/FSM_onehot_current_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 molticatore_booth/unita_operativa/registro_shift/temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            molticatore_booth/unita_operativa/registro_shift/temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.594     1.513    molticatore_booth/unita_operativa/registro_shift/clk_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  molticatore_booth/unita_operativa/registro_shift/temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  molticatore_booth/unita_operativa/registro_shift/temp_reg[4]/Q
                         net (fo=3, routed)           0.168     1.823    molticatore_booth/unita_operativa/registro_shift/temp_reg[14]_0[3]
    SLICE_X1Y77          LUT6 (Prop_lut6_I0_O)        0.045     1.868 r  molticatore_booth/unita_operativa/registro_shift/temp[4]_i_1/O
                         net (fo=1, routed)           0.000     1.868    molticatore_booth/unita_operativa/registro_shift/p_1_in[4]
    SLICE_X1Y77          FDRE                                         r  molticatore_booth/unita_operativa/registro_shift/temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.864     2.029    molticatore_booth/unita_operativa/registro_shift/clk_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  molticatore_booth/unita_operativa/registro_shift/temp_reg[4]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X1Y77          FDRE (Hold_fdre_C_D)         0.091     1.604    molticatore_booth/unita_operativa/registro_shift/temp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y77     debouncer/CLEARED_BTN_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y77     debouncer/FSM_sequential_BTN_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y77     debouncer/FSM_sequential_BTN_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y74     debouncer/deb.count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y75     debouncer/deb.count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y75     debouncer/deb.count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y75     debouncer/deb.count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y76     debouncer/deb.count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y76     debouncer/deb.count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y77     debouncer/CLEARED_BTN_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y77     debouncer/CLEARED_BTN_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y77     debouncer/FSM_sequential_BTN_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y77     debouncer/FSM_sequential_BTN_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y77     debouncer/FSM_sequential_BTN_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y77     debouncer/FSM_sequential_BTN_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y74     debouncer/deb.count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y74     debouncer/deb.count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y75     debouncer/deb.count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y75     debouncer/deb.count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y77     debouncer/CLEARED_BTN_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y77     debouncer/CLEARED_BTN_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y77     debouncer/FSM_sequential_BTN_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y77     debouncer/FSM_sequential_BTN_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y77     debouncer/FSM_sequential_BTN_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y77     debouncer/FSM_sequential_BTN_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y74     debouncer/deb.count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y74     debouncer/deb.count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y75     debouncer/deb.count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y75     debouncer/deb.count_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 value_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            cathodes_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.601ns  (logic 4.593ns (47.841%)  route 5.008ns (52.159%))
  Logic Levels:           4  (LDCE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          LDCE                         0.000     0.000 r  value_reg[10]/G
    SLICE_X3Y76          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  value_reg[10]/Q
                         net (fo=1, routed)           0.951     1.510    seven_segment_array/counter_instance/Q[10]
    SLICE_X5Y76          LUT6 (Prop_lut6_I1_O)        0.124     1.634 r  seven_segment_array/counter_instance/cathodes_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.975     2.609    seven_segment_array/counter_instance/cathodes_out_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y77          LUT5 (Prop_lut5_I2_O)        0.152     2.761 r  seven_segment_array/counter_instance/cathodes_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.082     5.843    cathodes_out_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.758     9.601 r  cathodes_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.601    cathodes_out[3]
    K13                                                               r  cathodes_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            cathodes_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.848ns  (logic 4.362ns (49.306%)  route 4.485ns (50.694%))
  Logic Levels:           4  (LDCE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          LDCE                         0.000     0.000 r  value_reg[10]/G
    SLICE_X3Y76          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  value_reg[10]/Q
                         net (fo=1, routed)           0.951     1.510    seven_segment_array/counter_instance/Q[10]
    SLICE_X5Y76          LUT6 (Prop_lut6_I1_O)        0.124     1.634 r  seven_segment_array/counter_instance/cathodes_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.975     2.609    seven_segment_array/counter_instance/cathodes_out_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y77          LUT5 (Prop_lut5_I2_O)        0.124     2.733 r  seven_segment_array/counter_instance/cathodes_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.559     5.292    cathodes_out_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555     8.848 r  cathodes_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.848    cathodes_out[1]
    R10                                                               r  cathodes_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cathodes_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.707ns  (logic 4.366ns (50.145%)  route 4.341ns (49.855%))
  Logic Levels:           4  (LDCE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          LDCE                         0.000     0.000 r  value_reg[0]/G
    SLICE_X2Y77          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  value_reg[0]/Q
                         net (fo=1, routed)           0.810     1.435    seven_segment_array/counter_instance/Q[0]
    SLICE_X2Y77          LUT6 (Prop_lut6_I5_O)        0.124     1.559 f  seven_segment_array/counter_instance/cathodes_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.048     2.607    seven_segment_array/counter_instance/cathodes_out_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y77          LUT5 (Prop_lut5_I4_O)        0.124     2.731 r  seven_segment_array/counter_instance/cathodes_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.483     5.214    cathodes_out_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493     8.707 r  cathodes_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.707    cathodes_out[2]
    K16                                                               r  cathodes_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cathodes_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.665ns  (logic 4.450ns (51.358%)  route 4.215ns (48.642%))
  Logic Levels:           4  (LDCE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          LDCE                         0.000     0.000 r  value_reg[0]/G
    SLICE_X2Y77          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  value_reg[0]/Q
                         net (fo=1, routed)           0.810     1.435    seven_segment_array/counter_instance/Q[0]
    SLICE_X2Y77          LUT6 (Prop_lut6_I5_O)        0.124     1.559 r  seven_segment_array/counter_instance/cathodes_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.884     2.443    seven_segment_array/counter_instance/cathodes_out_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y77          LUT5 (Prop_lut5_I4_O)        0.124     2.567 r  seven_segment_array/counter_instance/cathodes_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.521     5.088    cathodes_out_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577     8.665 r  cathodes_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.665    cathodes_out[0]
    T10                                                               r  cathodes_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            cathodes_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.661ns  (logic 4.664ns (53.849%)  route 3.997ns (46.151%))
  Logic Levels:           4  (LDCE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          LDCE                         0.000     0.000 r  value_reg[11]/G
    SLICE_X2Y77          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  value_reg[11]/Q
                         net (fo=1, routed)           0.859     1.484    seven_segment_array/counter_instance/Q[11]
    SLICE_X2Y77          LUT6 (Prop_lut6_I1_O)        0.124     1.608 r  seven_segment_array/counter_instance/cathodes_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.834     2.443    seven_segment_array/counter_instance/cathodes_out_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y77          LUT5 (Prop_lut5_I0_O)        0.152     2.595 r  seven_segment_array/counter_instance/cathodes_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.303     4.898    cathodes_out_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.763     8.661 r  cathodes_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.661    cathodes_out[5]
    T11                                                               r  cathodes_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cathodes_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.610ns  (logic 4.643ns (53.932%)  route 3.966ns (46.068%))
  Logic Levels:           4  (LDCE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          LDCE                         0.000     0.000 r  value_reg[0]/G
    SLICE_X2Y77          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  value_reg[0]/Q
                         net (fo=1, routed)           0.810     1.435    seven_segment_array/counter_instance/Q[0]
    SLICE_X2Y77          LUT6 (Prop_lut6_I5_O)        0.124     1.559 r  seven_segment_array/counter_instance/cathodes_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.048     2.607    seven_segment_array/counter_instance/cathodes_out_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y77          LUT5 (Prop_lut5_I4_O)        0.154     2.761 r  seven_segment_array/counter_instance/cathodes_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.109     4.869    cathodes_out_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.740     8.610 r  cathodes_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.610    cathodes_out[6]
    L18                                                               r  cathodes_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            cathodes_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.374ns  (logic 4.341ns (51.836%)  route 4.033ns (48.164%))
  Logic Levels:           4  (LDCE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          LDCE                         0.000     0.000 r  value_reg[10]/G
    SLICE_X3Y76          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  value_reg[10]/Q
                         net (fo=1, routed)           0.951     1.510    seven_segment_array/counter_instance/Q[10]
    SLICE_X5Y76          LUT6 (Prop_lut6_I1_O)        0.124     1.634 r  seven_segment_array/counter_instance/cathodes_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.140     2.774    seven_segment_array/counter_instance/cathodes_out_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y77          LUT5 (Prop_lut5_I2_O)        0.124     2.898 r  seven_segment_array/counter_instance/cathodes_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.942     4.840    cathodes_out_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534     8.374 r  cathodes_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.374    cathodes_out[4]
    P15                                                               r  cathodes_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y[4]
                            (input port)
  Destination:            y_in_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.391ns  (logic 1.467ns (27.206%)  route 3.924ns (72.794%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  Y[4] (IN)
                         net (fo=0)                   0.000     0.000    Y[4]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  Y_IBUF[4]_inst/O
                         net (fo=1, routed)           3.924     5.391    Y_IBUF[4]
    SLICE_X8Y76          LDCE                                         r  y_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y[0]
                            (input port)
  Destination:            y_in_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.096ns  (logic 0.982ns (19.272%)  route 4.114ns (80.728%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  Y[0] (IN)
                         net (fo=0)                   0.000     0.000    Y[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  Y_IBUF[0]_inst/O
                         net (fo=1, routed)           4.114     5.096    Y_IBUF[0]
    SLICE_X3Y70          LDCE                                         r  y_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y[1]
                            (input port)
  Destination:            y_in_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.941ns  (logic 0.967ns (19.572%)  route 3.974ns (80.428%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  Y[1] (IN)
                         net (fo=0)                   0.000     0.000    Y[1]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  Y_IBUF[1]_inst/O
                         net (fo=1, routed)           3.974     4.941    Y_IBUF[1]
    SLICE_X3Y70          LDCE                                         r  y_in_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Y[2]
                            (input port)
  Destination:            y_in_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.588ns  (logic 0.250ns (42.470%)  route 0.339ns (57.530%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  Y[2] (IN)
                         net (fo=0)                   0.000     0.000    Y[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Y_IBUF[2]_inst/O
                         net (fo=1, routed)           0.339     0.588    Y_IBUF[2]
    SLICE_X0Y71          LDCE                                         r  y_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[7]
                            (input port)
  Destination:            x_in_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.722ns  (logic 0.275ns (38.177%)  route 0.446ns (61.823%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  X[7] (IN)
                         net (fo=0)                   0.000     0.000    X[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  X_IBUF[7]_inst/O
                         net (fo=1, routed)           0.446     0.722    X_IBUF[7]
    SLICE_X0Y81          LDCE                                         r  x_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[5]
                            (input port)
  Destination:            x_in_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.724ns  (logic 0.265ns (36.596%)  route 0.459ns (63.404%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  X[5] (IN)
                         net (fo=0)                   0.000     0.000    X[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  X_IBUF[5]_inst/O
                         net (fo=1, routed)           0.459     0.724    X_IBUF[5]
    SLICE_X3Y82          LDCE                                         r  x_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[3]
                            (input port)
  Destination:            x_in_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.724ns  (logic 0.245ns (33.830%)  route 0.479ns (66.170%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  X[3] (IN)
                         net (fo=0)                   0.000     0.000    X[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  X_IBUF[3]_inst/O
                         net (fo=1, routed)           0.479     0.724    X_IBUF[3]
    SLICE_X0Y77          LDCE                                         r  x_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[4]
                            (input port)
  Destination:            x_in_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.739ns  (logic 0.260ns (35.213%)  route 0.479ns (64.787%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  X[4] (IN)
                         net (fo=0)                   0.000     0.000    X[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  X_IBUF[4]_inst/O
                         net (fo=1, routed)           0.479     0.739    X_IBUF[4]
    SLICE_X3Y79          LDCE                                         r  x_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y[6]
                            (input port)
  Destination:            y_in_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.784ns  (logic 0.277ns (35.374%)  route 0.507ns (64.626%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  Y[6] (IN)
                         net (fo=0)                   0.000     0.000    Y[6]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  Y_IBUF[6]_inst/O
                         net (fo=1, routed)           0.507     0.784    Y_IBUF[6]
    SLICE_X0Y71          LDCE                                         r  y_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[6]
                            (input port)
  Destination:            x_in_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.800ns  (logic 0.262ns (32.724%)  route 0.538ns (67.276%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  X[6] (IN)
                         net (fo=0)                   0.000     0.000    X[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  X_IBUF[6]_inst/O
                         net (fo=1, routed)           0.538     0.800    X_IBUF[6]
    SLICE_X0Y77          LDCE                                         r  x_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            value_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.801ns  (logic 0.244ns (30.501%)  route 0.557ns (69.499%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=80, routed)          0.557     0.801    reset_IBUF
    SLICE_X3Y78          LDCE                                         f  value_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y[5]
                            (input port)
  Destination:            y_in_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.806ns  (logic 0.291ns (36.090%)  route 0.515ns (63.910%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  Y[5] (IN)
                         net (fo=0)                   0.000     0.000    Y[5]
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  Y_IBUF[5]_inst/O
                         net (fo=1, routed)           0.515     0.806    Y_IBUF[5]
    SLICE_X0Y70          LDCE                                         r  y_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y[3]
                            (input port)
  Destination:            y_in_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.814ns  (logic 0.270ns (33.122%)  route 0.545ns (66.878%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  Y[3] (IN)
                         net (fo=0)                   0.000     0.000    Y[3]
    T13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  Y_IBUF[3]_inst/O
                         net (fo=1, routed)           0.545     0.814    Y_IBUF[3]
    SLICE_X2Y70          LDCE                                         r  y_in_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seven_segment_array/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.423ns  (logic 4.552ns (48.312%)  route 4.870ns (51.688%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.707     5.310    seven_segment_array/counter_instance/clk_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  seven_segment_array/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  seven_segment_array/counter_instance/c_reg[1]/Q
                         net (fo=10, routed)          0.814     6.641    seven_segment_array/counter_instance/c_reg_n_0_[1]
    SLICE_X5Y76          LUT6 (Prop_lut6_I2_O)        0.124     6.765 r  seven_segment_array/counter_instance/cathodes_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.975     7.740    seven_segment_array/counter_instance/cathodes_out_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y77          LUT5 (Prop_lut5_I2_O)        0.152     7.892 r  seven_segment_array/counter_instance/cathodes_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.082    10.974    cathodes_out_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.758    14.732 r  cathodes_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.732    cathodes_out[3]
    K13                                                               r  cathodes_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment_array/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.669ns  (logic 4.321ns (49.848%)  route 4.348ns (50.152%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.707     5.310    seven_segment_array/counter_instance/clk_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  seven_segment_array/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  seven_segment_array/counter_instance/c_reg[1]/Q
                         net (fo=10, routed)          0.814     6.641    seven_segment_array/counter_instance/c_reg_n_0_[1]
    SLICE_X5Y76          LUT6 (Prop_lut6_I2_O)        0.124     6.765 r  seven_segment_array/counter_instance/cathodes_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.975     7.740    seven_segment_array/counter_instance/cathodes_out_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y77          LUT5 (Prop_lut5_I2_O)        0.124     7.864 r  seven_segment_array/counter_instance/cathodes_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.559    10.424    cathodes_out_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    13.979 r  cathodes_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.979    cathodes_out[1]
    R10                                                               r  cathodes_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment_array/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.644ns  (logic 4.281ns (49.524%)  route 4.363ns (50.476%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.710     5.313    seven_segment_array/counter_instance/clk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  seven_segment_array/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.456     5.769 r  seven_segment_array/counter_instance/c_reg[0]/Q
                         net (fo=11, routed)          1.218     6.986    seven_segment_array/counter_instance/c_reg_n_0_[0]
    SLICE_X5Y77          LUT6 (Prop_lut6_I4_O)        0.124     7.110 r  seven_segment_array/counter_instance/cathodes_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.625     7.735    seven_segment_array/counter_instance/cathodes_out_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y77          LUT5 (Prop_lut5_I3_O)        0.124     7.859 r  seven_segment_array/counter_instance/cathodes_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.521    10.380    cathodes_out_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    13.957 r  cathodes_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.957    cathodes_out[0]
    T10                                                               r  cathodes_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment_array/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.639ns  (logic 4.493ns (52.007%)  route 4.146ns (47.993%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.710     5.313    seven_segment_array/counter_instance/clk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  seven_segment_array/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.456     5.769 r  seven_segment_array/counter_instance/c_reg[0]/Q
                         net (fo=11, routed)          1.218     6.986    seven_segment_array/counter_instance/c_reg_n_0_[0]
    SLICE_X5Y77          LUT6 (Prop_lut6_I4_O)        0.124     7.110 r  seven_segment_array/counter_instance/cathodes_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.625     7.735    seven_segment_array/counter_instance/cathodes_out_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y77          LUT5 (Prop_lut5_I3_O)        0.150     7.885 r  seven_segment_array/counter_instance/cathodes_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.303    10.189    cathodes_out_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.763    13.951 r  cathodes_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.951    cathodes_out[5]
    T11                                                               r  cathodes_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment_array/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.516ns  (logic 4.197ns (49.284%)  route 4.319ns (50.716%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.710     5.313    seven_segment_array/counter_instance/clk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  seven_segment_array/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.456     5.769 r  seven_segment_array/counter_instance/c_reg[0]/Q
                         net (fo=11, routed)          1.218     6.986    seven_segment_array/counter_instance/c_reg_n_0_[0]
    SLICE_X5Y77          LUT6 (Prop_lut6_I4_O)        0.124     7.110 r  seven_segment_array/counter_instance/cathodes_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.618     7.729    seven_segment_array/counter_instance/cathodes_out_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y77          LUT5 (Prop_lut5_I3_O)        0.124     7.853 r  seven_segment_array/counter_instance/cathodes_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.483    10.336    cathodes_out_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    13.829 r  cathodes_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.829    cathodes_out[2]
    K16                                                               r  cathodes_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment_array/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.418ns  (logic 4.473ns (53.142%)  route 3.944ns (46.858%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.710     5.313    seven_segment_array/counter_instance/clk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  seven_segment_array/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.456     5.769 r  seven_segment_array/counter_instance/c_reg[0]/Q
                         net (fo=11, routed)          1.218     6.986    seven_segment_array/counter_instance/c_reg_n_0_[0]
    SLICE_X5Y77          LUT6 (Prop_lut6_I4_O)        0.124     7.110 r  seven_segment_array/counter_instance/cathodes_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.618     7.729    seven_segment_array/counter_instance/cathodes_out_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y77          LUT5 (Prop_lut5_I3_O)        0.153     7.882 r  seven_segment_array/counter_instance/cathodes_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.109     9.990    cathodes_out_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.740    13.730 r  cathodes_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.730    cathodes_out[6]
    L18                                                               r  cathodes_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment_array/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.195ns  (logic 4.300ns (52.464%)  route 3.896ns (47.536%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.707     5.310    seven_segment_array/counter_instance/clk_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  seven_segment_array/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  seven_segment_array/counter_instance/c_reg[1]/Q
                         net (fo=10, routed)          0.814     6.641    seven_segment_array/counter_instance/c_reg_n_0_[1]
    SLICE_X5Y76          LUT6 (Prop_lut6_I2_O)        0.124     6.765 r  seven_segment_array/counter_instance/cathodes_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.140     7.905    seven_segment_array/counter_instance/cathodes_out_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y77          LUT5 (Prop_lut5_I2_O)        0.124     8.029 r  seven_segment_array/counter_instance/cathodes_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.942     9.971    cathodes_out_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    13.505 r  cathodes_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.505    cathodes_out[4]
    P15                                                               r  cathodes_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment_array/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.144ns  (logic 4.576ns (56.187%)  route 3.568ns (43.813%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.707     5.310    seven_segment_array/counter_instance/clk_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  seven_segment_array/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.478     5.788 r  seven_segment_array/counter_instance/c_reg[2]/Q
                         net (fo=12, routed)          0.709     6.497    seven_segment_array/counter_instance/c_reg_n_0_[2]
    SLICE_X2Y77          LUT3 (Prop_lut3_I2_O)        0.322     6.819 r  seven_segment_array/counter_instance/anodes_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.859     9.678    anodes_out_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.776    13.454 r  anodes_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.454    anodes_out[3]
    J14                                                               r  anodes_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment_array/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.000ns  (logic 4.536ns (56.697%)  route 3.464ns (43.303%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.707     5.310    seven_segment_array/counter_instance/clk_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  seven_segment_array/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.478     5.788 r  seven_segment_array/counter_instance/c_reg[2]/Q
                         net (fo=12, routed)          0.851     6.639    seven_segment_array/counter_instance/c_reg_n_0_[2]
    SLICE_X2Y77          LUT3 (Prop_lut3_I1_O)        0.318     6.957 r  seven_segment_array/counter_instance/anodes_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.613     9.570    anodes_out_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.740    13.309 r  anodes_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.309    anodes_out[1]
    J18                                                               r  anodes_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment_array/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.589ns  (logic 4.310ns (56.785%)  route 3.280ns (43.215%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.707     5.310    seven_segment_array/counter_instance/clk_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  seven_segment_array/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.478     5.788 r  seven_segment_array/counter_instance/c_reg[2]/Q
                         net (fo=12, routed)          0.851     6.639    seven_segment_array/counter_instance/c_reg_n_0_[2]
    SLICE_X2Y77          LUT3 (Prop_lut3_I1_O)        0.296     6.935 r  seven_segment_array/counter_instance/anodes_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.428     9.363    anodes_out_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536    12.899 r  anodes_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.899    anodes_out[0]
    J17                                                               r  anodes_out[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 molticatore_booth/unita_operativa/registro_shift/temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.141ns (51.647%)  route 0.132ns (48.353%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.594     1.513    molticatore_booth/unita_operativa/registro_shift/clk_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  molticatore_booth/unita_operativa/registro_shift/temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  molticatore_booth/unita_operativa/registro_shift/temp_reg[3]/Q
                         net (fo=3, routed)           0.132     1.786    P[2]
    SLICE_X3Y76          LDCE                                         r  value_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 molticatore_booth/unita_operativa/registro_shift/temp_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.141ns (50.682%)  route 0.137ns (49.318%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.591     1.510    molticatore_booth/unita_operativa/registro_shift/clk_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  molticatore_booth/unita_operativa/registro_shift/temp_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  molticatore_booth/unita_operativa/registro_shift/temp_reg[14]/Q
                         net (fo=6, routed)           0.137     1.789    P[13]
    SLICE_X5Y76          LDCE                                         r  value_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 molticatore_booth/unita_operativa/registro_shift/temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.141ns (51.066%)  route 0.135ns (48.934%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.594     1.513    molticatore_booth/unita_operativa/registro_shift/clk_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  molticatore_booth/unita_operativa/registro_shift/temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  molticatore_booth/unita_operativa/registro_shift/temp_reg[2]/Q
                         net (fo=3, routed)           0.135     1.789    P[1]
    SLICE_X5Y77          LDCE                                         r  value_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 molticatore_booth/unita_operativa/registro_shift/temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.141ns (46.269%)  route 0.164ns (53.731%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.594     1.513    molticatore_booth/unita_operativa/registro_shift/clk_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  molticatore_booth/unita_operativa/registro_shift/temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  molticatore_booth/unita_operativa/registro_shift/temp_reg[1]/Q
                         net (fo=12, routed)          0.164     1.818    P[0]
    SLICE_X2Y77          LDCE                                         r  value_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 molticatore_booth/unita_operativa/registro_shift/temp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.164ns (51.571%)  route 0.154ns (48.429%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.592     1.511    molticatore_booth/unita_operativa/registro_shift/clk_IBUF_BUFG
    SLICE_X2Y76          FDRE                                         r  molticatore_booth/unita_operativa/registro_shift/temp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.164     1.675 r  molticatore_booth/unita_operativa/registro_shift/temp_reg[11]/Q
                         net (fo=6, routed)           0.154     1.829    P[10]
    SLICE_X3Y76          LDCE                                         r  value_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 molticatore_booth/unita_operativa/registro_shift/temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.141ns (44.476%)  route 0.176ns (55.524%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.594     1.513    molticatore_booth/unita_operativa/registro_shift/clk_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  molticatore_booth/unita_operativa/registro_shift/temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  molticatore_booth/unita_operativa/registro_shift/temp_reg[7]/Q
                         net (fo=3, routed)           0.176     1.830    P[6]
    SLICE_X3Y76          LDCE                                         r  value_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 molticatore_booth/unita_operativa/registro_shift/temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.141ns (42.571%)  route 0.190ns (57.429%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.594     1.513    molticatore_booth/unita_operativa/registro_shift/clk_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  molticatore_booth/unita_operativa/registro_shift/temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  molticatore_booth/unita_operativa/registro_shift/temp_reg[6]/Q
                         net (fo=3, routed)           0.190     1.845    P[5]
    SLICE_X5Y77          LDCE                                         r  value_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 molticatore_booth/unita_operativa/registro_shift/temp_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.141ns (42.172%)  route 0.193ns (57.828%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.591     1.510    molticatore_booth/unita_operativa/registro_shift/clk_IBUF_BUFG
    SLICE_X1Y75          FDRE                                         r  molticatore_booth/unita_operativa/registro_shift/temp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  molticatore_booth/unita_operativa/registro_shift/temp_reg[15]/Q
                         net (fo=5, routed)           0.193     1.845    P[14]
    SLICE_X5Y76          LDCE                                         r  value_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 molticatore_booth/unita_operativa/registro_shift/temp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.164ns (44.506%)  route 0.204ns (55.494%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.592     1.511    molticatore_booth/unita_operativa/registro_shift/clk_IBUF_BUFG
    SLICE_X2Y76          FDRE                                         r  molticatore_booth/unita_operativa/registro_shift/temp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.164     1.675 r  molticatore_booth/unita_operativa/registro_shift/temp_reg[10]/Q
                         net (fo=6, routed)           0.204     1.880    P[9]
    SLICE_X7Y77          LDCE                                         r  value_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 molticatore_booth/unita_operativa/registro_shift/temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.141ns (38.300%)  route 0.227ns (61.700%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.594     1.513    molticatore_booth/unita_operativa/registro_shift/clk_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  molticatore_booth/unita_operativa/registro_shift/temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  molticatore_booth/unita_operativa/registro_shift/temp_reg[4]/Q
                         net (fo=3, routed)           0.227     1.881    P[3]
    SLICE_X5Y77          LDCE                                         r  value_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           143 Endpoints
Min Delay           143 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            debouncer/deb.count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.646ns  (logic 1.629ns (35.054%)  route 3.017ns (64.946%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=80, routed)          2.175     3.652    debouncer/reset_IBUF
    SLICE_X5Y77          LUT2 (Prop_lut2_I1_O)        0.152     3.804 r  debouncer/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.842     4.646    debouncer/deb.count[31]_i_2_n_0
    SLICE_X4Y73          FDRE                                         r  debouncer/deb.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.588     5.011    debouncer/clk_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  debouncer/deb.count_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            debouncer/deb.count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.646ns  (logic 1.629ns (35.054%)  route 3.017ns (64.946%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=80, routed)          2.175     3.652    debouncer/reset_IBUF
    SLICE_X5Y77          LUT2 (Prop_lut2_I1_O)        0.152     3.804 r  debouncer/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.842     4.646    debouncer/deb.count[31]_i_2_n_0
    SLICE_X4Y73          FDRE                                         r  debouncer/deb.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.588     5.011    debouncer/clk_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  debouncer/deb.count_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            debouncer/deb.count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.646ns  (logic 1.629ns (35.054%)  route 3.017ns (64.946%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=80, routed)          2.175     3.652    debouncer/reset_IBUF
    SLICE_X5Y77          LUT2 (Prop_lut2_I1_O)        0.152     3.804 r  debouncer/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.842     4.646    debouncer/deb.count[31]_i_2_n_0
    SLICE_X4Y73          FDRE                                         r  debouncer/deb.count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.588     5.011    debouncer/clk_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  debouncer/deb.count_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            debouncer/deb.count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.646ns  (logic 1.629ns (35.054%)  route 3.017ns (64.946%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=80, routed)          2.175     3.652    debouncer/reset_IBUF
    SLICE_X5Y77          LUT2 (Prop_lut2_I1_O)        0.152     3.804 r  debouncer/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.842     4.646    debouncer/deb.count[31]_i_2_n_0
    SLICE_X4Y73          FDRE                                         r  debouncer/deb.count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.588     5.011    debouncer/clk_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  debouncer/deb.count_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            debouncer/deb.count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.595ns  (logic 1.601ns (34.836%)  route 2.994ns (65.164%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=80, routed)          2.175     3.652    debouncer/reset_IBUF
    SLICE_X5Y77          LUT3 (Prop_lut3_I0_O)        0.124     3.776 r  debouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.819     4.595    debouncer/deb.count[31]_i_1_n_0
    SLICE_X4Y80          FDRE                                         r  debouncer/deb.count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.592     5.015    debouncer/clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  debouncer/deb.count_reg[29]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            debouncer/deb.count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.595ns  (logic 1.601ns (34.836%)  route 2.994ns (65.164%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=80, routed)          2.175     3.652    debouncer/reset_IBUF
    SLICE_X5Y77          LUT3 (Prop_lut3_I0_O)        0.124     3.776 r  debouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.819     4.595    debouncer/deb.count[31]_i_1_n_0
    SLICE_X4Y80          FDRE                                         r  debouncer/deb.count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.592     5.015    debouncer/clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  debouncer/deb.count_reg[30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            debouncer/deb.count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.595ns  (logic 1.601ns (34.836%)  route 2.994ns (65.164%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=80, routed)          2.175     3.652    debouncer/reset_IBUF
    SLICE_X5Y77          LUT3 (Prop_lut3_I0_O)        0.124     3.776 r  debouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.819     4.595    debouncer/deb.count[31]_i_1_n_0
    SLICE_X4Y80          FDRE                                         r  debouncer/deb.count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.592     5.015    debouncer/clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  debouncer/deb.count_reg[31]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            debouncer/deb.count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.594ns  (logic 1.601ns (34.838%)  route 2.994ns (65.162%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=80, routed)          2.175     3.652    debouncer/reset_IBUF
    SLICE_X5Y77          LUT3 (Prop_lut3_I0_O)        0.124     3.776 r  debouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.818     4.594    debouncer/deb.count[31]_i_1_n_0
    SLICE_X4Y79          FDRE                                         r  debouncer/deb.count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.592     5.015    debouncer/clk_IBUF_BUFG
    SLICE_X4Y79          FDRE                                         r  debouncer/deb.count_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            debouncer/deb.count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.594ns  (logic 1.601ns (34.838%)  route 2.994ns (65.162%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=80, routed)          2.175     3.652    debouncer/reset_IBUF
    SLICE_X5Y77          LUT3 (Prop_lut3_I0_O)        0.124     3.776 r  debouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.818     4.594    debouncer/deb.count[31]_i_1_n_0
    SLICE_X4Y79          FDRE                                         r  debouncer/deb.count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.592     5.015    debouncer/clk_IBUF_BUFG
    SLICE_X4Y79          FDRE                                         r  debouncer/deb.count_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            debouncer/deb.count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.594ns  (logic 1.601ns (34.838%)  route 2.994ns (65.162%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=80, routed)          2.175     3.652    debouncer/reset_IBUF
    SLICE_X5Y77          LUT3 (Prop_lut3_I0_O)        0.124     3.776 r  debouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.818     4.594    debouncer/deb.count[31]_i_1_n_0
    SLICE_X4Y79          FDRE                                         r  debouncer/deb.count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.592     5.015    debouncer/clk_IBUF_BUFG
    SLICE_X4Y79          FDRE                                         r  debouncer/deb.count_reg[27]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x_in_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            molticatore_booth/unita_operativa/registro_shift/temp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.203ns (79.943%)  route 0.051ns (20.057%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          LDCE                         0.000     0.000 r  x_in_reg[6]/G
    SLICE_X0Y77          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  x_in_reg[6]/Q
                         net (fo=1, routed)           0.051     0.209    molticatore_booth/unita_operativa/registro_shift/temp_reg[8]_0[6]
    SLICE_X1Y77          LUT6 (Prop_lut6_I2_O)        0.045     0.254 r  molticatore_booth/unita_operativa/registro_shift/temp[7]_i_1/O
                         net (fo=1, routed)           0.000     0.254    molticatore_booth/unita_operativa/registro_shift/p_1_in[7]
    SLICE_X1Y77          FDRE                                         r  molticatore_booth/unita_operativa/registro_shift/temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.864     2.029    molticatore_booth/unita_operativa/registro_shift/clk_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  molticatore_booth/unita_operativa/registro_shift/temp_reg[7]/C

Slack:                    inf
  Source:                 x_in_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            molticatore_booth/unita_operativa/registro_shift/temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.289ns  (logic 0.203ns (70.320%)  route 0.086ns (29.680%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          LDCE                         0.000     0.000 r  x_in_reg[3]/G
    SLICE_X0Y77          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  x_in_reg[3]/Q
                         net (fo=1, routed)           0.086     0.244    molticatore_booth/unita_operativa/registro_shift/temp_reg[8]_0[3]
    SLICE_X1Y77          LUT6 (Prop_lut6_I2_O)        0.045     0.289 r  molticatore_booth/unita_operativa/registro_shift/temp[4]_i_1/O
                         net (fo=1, routed)           0.000     0.289    molticatore_booth/unita_operativa/registro_shift/p_1_in[4]
    SLICE_X1Y77          FDRE                                         r  molticatore_booth/unita_operativa/registro_shift/temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.864     2.029    molticatore_booth/unita_operativa/registro_shift/clk_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  molticatore_booth/unita_operativa/registro_shift/temp_reg[4]/C

Slack:                    inf
  Source:                 y_in_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            molticatore_booth/unita_operativa/moltiplicando/y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.334ns  (logic 0.158ns (47.254%)  route 0.176ns (52.746%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          LDCE                         0.000     0.000 r  y_in_reg[0]/G
    SLICE_X3Y70          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  y_in_reg[0]/Q
                         net (fo=1, routed)           0.176     0.334    molticatore_booth/unita_operativa/moltiplicando/y_reg[7]_0[0]
    SLICE_X3Y74          FDRE                                         r  molticatore_booth/unita_operativa/moltiplicando/y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.861     2.026    molticatore_booth/unita_operativa/moltiplicando/clk_IBUF_BUFG
    SLICE_X3Y74          FDRE                                         r  molticatore_booth/unita_operativa/moltiplicando/y_reg[0]/C

Slack:                    inf
  Source:                 y_in_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            molticatore_booth/unita_operativa/moltiplicando/y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.366ns  (logic 0.158ns (43.180%)  route 0.208ns (56.820%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          LDCE                         0.000     0.000 r  y_in_reg[6]/G
    SLICE_X0Y71          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  y_in_reg[6]/Q
                         net (fo=1, routed)           0.208     0.366    molticatore_booth/unita_operativa/moltiplicando/y_reg[7]_0[6]
    SLICE_X0Y75          FDRE                                         r  molticatore_booth/unita_operativa/moltiplicando/y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.861     2.026    molticatore_booth/unita_operativa/moltiplicando/clk_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  molticatore_booth/unita_operativa/moltiplicando/y_reg[6]/C

Slack:                    inf
  Source:                 y_in_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            molticatore_booth/unita_operativa/moltiplicando/y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.379ns  (logic 0.178ns (46.958%)  route 0.201ns (53.042%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          LDCE                         0.000     0.000 r  y_in_reg[4]/G
    SLICE_X8Y76          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  y_in_reg[4]/Q
                         net (fo=1, routed)           0.201     0.379    molticatore_booth/unita_operativa/moltiplicando/y_reg[7]_0[4]
    SLICE_X6Y76          FDRE                                         r  molticatore_booth/unita_operativa/moltiplicando/y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.859     2.024    molticatore_booth/unita_operativa/moltiplicando/clk_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  molticatore_booth/unita_operativa/moltiplicando/y_reg[4]/C

Slack:                    inf
  Source:                 y_in_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            molticatore_booth/unita_operativa/moltiplicando/y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.158ns (40.931%)  route 0.228ns (59.069%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          LDCE                         0.000     0.000 r  y_in_reg[1]/G
    SLICE_X3Y70          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  y_in_reg[1]/Q
                         net (fo=1, routed)           0.228     0.386    molticatore_booth/unita_operativa/moltiplicando/y_reg[7]_0[1]
    SLICE_X3Y74          FDRE                                         r  molticatore_booth/unita_operativa/moltiplicando/y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.861     2.026    molticatore_booth/unita_operativa/moltiplicando/clk_IBUF_BUFG
    SLICE_X3Y74          FDRE                                         r  molticatore_booth/unita_operativa/moltiplicando/y_reg[1]/C

Slack:                    inf
  Source:                 y_in_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            molticatore_booth/unita_operativa/moltiplicando/y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.391ns  (logic 0.158ns (40.436%)  route 0.233ns (59.564%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          LDCE                         0.000     0.000 r  y_in_reg[5]/G
    SLICE_X0Y70          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  y_in_reg[5]/Q
                         net (fo=1, routed)           0.233     0.391    molticatore_booth/unita_operativa/moltiplicando/y_reg[7]_0[5]
    SLICE_X0Y75          FDRE                                         r  molticatore_booth/unita_operativa/moltiplicando/y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.861     2.026    molticatore_booth/unita_operativa/moltiplicando/clk_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  molticatore_booth/unita_operativa/moltiplicando/y_reg[5]/C

Slack:                    inf
  Source:                 x_in_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            molticatore_booth/unita_operativa/registro_shift/temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.406ns  (logic 0.203ns (50.057%)  route 0.203ns (49.943%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          LDCE                         0.000     0.000 r  x_in_reg[0]/G
    SLICE_X3Y81          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  x_in_reg[0]/Q
                         net (fo=1, routed)           0.203     0.361    molticatore_booth/unita_operativa/registro_shift/temp_reg[8]_0[0]
    SLICE_X3Y77          LUT6 (Prop_lut6_I2_O)        0.045     0.406 r  molticatore_booth/unita_operativa/registro_shift/temp[1]_i_1/O
                         net (fo=1, routed)           0.000     0.406    molticatore_booth/unita_operativa/registro_shift/p_1_in[1]
    SLICE_X3Y77          FDRE                                         r  molticatore_booth/unita_operativa/registro_shift/temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.864     2.029    molticatore_booth/unita_operativa/registro_shift/clk_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  molticatore_booth/unita_operativa/registro_shift/temp_reg[1]/C

Slack:                    inf
  Source:                 y_in_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            molticatore_booth/unita_operativa/moltiplicando/y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.416ns  (logic 0.158ns (37.959%)  route 0.258ns (62.041%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          LDCE                         0.000     0.000 r  y_in_reg[7]/G
    SLICE_X0Y71          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  y_in_reg[7]/Q
                         net (fo=1, routed)           0.258     0.416    molticatore_booth/unita_operativa/moltiplicando/y_reg[7]_0[7]
    SLICE_X0Y75          FDRE                                         r  molticatore_booth/unita_operativa/moltiplicando/y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.861     2.026    molticatore_booth/unita_operativa/moltiplicando/clk_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  molticatore_booth/unita_operativa/moltiplicando/y_reg[7]/C

Slack:                    inf
  Source:                 y_in_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            molticatore_booth/unita_operativa/moltiplicando/y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.424ns  (logic 0.158ns (37.223%)  route 0.266ns (62.777%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          LDCE                         0.000     0.000 r  y_in_reg[2]/G
    SLICE_X0Y71          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  y_in_reg[2]/Q
                         net (fo=1, routed)           0.266     0.424    molticatore_booth/unita_operativa/moltiplicando/y_reg[7]_0[2]
    SLICE_X3Y74          FDRE                                         r  molticatore_booth/unita_operativa/moltiplicando/y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.861     2.026    molticatore_booth/unita_operativa/moltiplicando/clk_IBUF_BUFG
    SLICE_X3Y74          FDRE                                         r  molticatore_booth/unita_operativa/moltiplicando/y_reg[2]/C





