<?xml version="1.0" encoding="ISO-8859-1"?>
<?xml-stylesheet type="text/xsl" href="param_table.xsl"?>

<node id="Glib">
	<!--
     GLIB system version
  -->
	<node id="sys_regs" address = "0x00000000" permission="r">
		<node id="board_id" address = "0x00000000" />
		<node id="sys_id"   address = "0x00000001" />
		<node id="sys_version" address = "0x00000002">
			<node id="major" mask = "0xF0000000"/>
			<node id="minor" mask = "0x0F000000"/>
			<node id="build" mask = "0x00FF0000"/>
			<node id="year"  mask = "0x0000FE00"/>
			<node id="month" mask = "0x000001E0"/>
			<node id="day"	 mask = "0x0000001F"/>
		</node>
	<!-- GLIB system registers -->
		<node id="test" 	address = "0x00000003" /> <!-- just to test ipbus r/w -->
		<node id="ctrl" 	address = "0x00000004" /> <!-- for ics, tclkb, xpoint1, xpoint2, gbt_phase_mon_reset v6_cpld--> 
		<node id="ctrl_2" 	address = "0x00000005" /> <!-- icap_interface_wrapper input -->
		<node id="reg_status" 	address = "0x00000006" /> <!-- status of sfp, gbe, fmc fpga, v6_cpld, cdce_pll_lock, and so on -->
		<node id="reg_status_2" address = "0x00000007" /> <!-- not used. -->
		<node id="ctrl_sram"	address = "0x00000008" /> <!-- sram select 0 : ipbus, 1 : user -->
	</node>
    <!--CTA VERSION OF CONTROL2 and STATUS-->
    <!-- CONTROL_2 -->
    <node id="ctrl_2" address="0x00000005">
        <node id="icap_page" mask="0x00000003" permission="rw" />
        <node id="icap_trigg" mask="0x00000010" permission="rw" />
        <node id="phase_mon_lower" mask="0x0000ff00" permission="rw" />
        <node id="phase_mon_upper" mask="0x00ff0000" permission="rw" />
        <node id="phase_mon_strobe" mask="0x01000000" permission="rw" />
        <node id="phase_mon_refclk_sel" mask="0x02000000" permission="rw" />
        <node id="phase_mon_auto" mask="0x08000000" permission="rw" />
        <node id="fmc_l12_pwr_en" mask="0x10000000" permission="rw" />
        <node id="fmc_l8_pwr_en" mask="0x20000000" permission="rw" />
        <node id="fmc_pg_c2m" mask="0x40000000" permission="rw" />
    </node>
    <!-- STATUS -->
    <node id="status" address="0x00000006">
        <node id="cpld2fpga_gpio" mask="0x0000000f" permission="r" />
        <node id="pca8574_int" mask="0x00000010" permission="r" />
        <node id="phase_mon_count" mask="0x0000ff00" permission="r" />
        <node id="phase_mon_done" mask="0x00010000" permission="r" />
        <node id="phase_mon_ok" mask="0x00020000" permission="r" />
        <node id="cdce_sync_busy" mask="0x01000000" permission="r" />
        <node id="cdce_sync_done" mask="0x02000000" permission="r" />
        <node id="cdce_lock" mask="0x04000000" permission="r" />
        <node id="fmc_l12_pg_m2c" mask="0x10000000" permission="r" />
        <node id="fmc_l12_present" mask="0x20000000" permission="r" />
        <node id="fmc_l8_pg_m2c" mask="0x40000000" permission="r" />
        <node id="fmc_l8_present" mask="0x80000000" permission="r" />
    </node>
	<!-- GLIB user logic registers -->
	<!-- firmware configurations -->
	<node id="user_stat" address ="0x40000000" permission="r" mode="block" size="0x0000000F">
		<node id="type"      address = "0x0"/> <!-- should be 'c' 'b' 'c' 't' in the future (TO BE DONE) --> 
		<node id="test_word" address = "0x1"/> <!-- The written value to "test_word" of user_ctrl is copied to this register -->
		<node id="version"   address = "0x2">  <!-- The version information should be read. (TO BE DONE) --> 
			<node id="ver_major" mask="0xF0000000"/>
			<node id="ver_minor" mask="0x0F000000"/>
			<node id="ver_build" mask="0x00FF0000"/>
			<node id="ver_year"  mask="0x0000FE00"/>
			<node id="ver_month" mask="0x000001E0"/>
			<node id="ver_day"   mask="0x0000001F"/>
		</node>
		<!-- user logic firmware for CBC synthesis configuration -->
		<node id="fw_cnfg" address ="0x03" >
			<node id="fmc_cnfg" address ="0x0" >
				<node id="ncbc_per_fmc" mask="0xFF000000" />
				<node id="fmc1_cbc_en" mask="0x00FF0000" />
				<node id="fmc2_cbc_en" mask="0x0000FF00" />
				<node id="dio5ch_xtrig_en" mask="0x000000FF" />
			</node>
			<node id="data_size32" address ="0x1" >
				<node id="evt_total" mask="0xFFFF0000" />
				<node id="evt_header" mask="0x0000F000" />
				<node id="evt_trailer" mask="0x00000F00" />
				<node id="evt_cbcdata_perfmc" mask="0x000000FF" />
				<node id="max_nevents_per_pcdaq" mask="0xFFFF0000" />
			</node>
		</node>
	</node>
	<!-- user logic firmware none CBC control registers -->
	<node id="user_ctrl" address="0x40000040" permission="w" >
		<node id="test_word" address="0x1" permission="w" /> <!-- for ipbus register r/w test. The written value can be read on "test_word" in user_stat -->
	</node>
	<node id="cbc_daq_ctrl" address="0x40000100" permission="rw" >
		<node id = "general" address="0x01" >
			<node id = "fmc_wrong_pol"	    mask = "0x00000001" permission="rw" />
			<node id = "fmc_pc045c_4hybrid"	mask = "0x00000002" permission="rw" />
		</node>
		<node id = "cbc_i2c_addr_fmc1" 		permission="rw" >
			<node id = "cbc0" 	address = "0x02" permission="rw" />
			<node id = "cbc1" 	address = "0x03" permission="rw" />
			<node id = "cbc2" 	address = "0x04" permission="rw" />
			<node id = "cbc3" 	address = "0x05" permission="rw" />
			<node id = "cbc4" 	address = "0x06" permission="rw" />
			<node id = "cbc5" 	address = "0x07" permission="rw" />
			<node id = "cbc6" 	address = "0x08" permission="rw" />
			<node id = "cbc7" 	address = "0x09" permission="rw" />
		</node>
		<node id = "cbc_i2c_addr_fmc2" 		permission="rw" >
			<node id = "cbc0" 	address = "0x09" permission="rw" />
			<node id = "cbc1" 	address = "0x0a" permission="rw" />
			<node id = "cbc2" 	address = "0x0b" permission="rw" />
			<node id = "cbc3" 	address = "0x0c" permission="rw" />
			<node id = "cbc4" 	address = "0x0d" permission="rw" />
			<node id = "cbc5" 	address = "0x0e" permission="rw" />
			<node id = "cbc6" 	address = "0x0f" permission="rw" />
			<node id = "cbc7" 	address = "0x10" permission="rw" />
		</node>
		<!-- For monitoring -->
		<node id = "counters"      address="0x11" mode="incremental" size="4" permission="r"/>
		<node id = "cntr_l1a"      address="0x11" permission="r"/>
		<node id = "cntr_cbc_l1a"  address="0x12" permission="r"/>
		<node id = "cntr_cbcevent" address="0x13" permission="r"/>
		<node id = "cntr_test"     address="0x14" permission="r"/>
		<!-- trigger configurations -->
		<node id = "trigger_cnfg" address ="0x1F" permission="rw" >
			<node id = "ext_veto_en"            mask = "0x00000001" />
			<node id = "int_veto_en"            mask = "0x00000002" />
			<node id = "stubtrig_en"        mask = "0x00000004" />
			<node id = "stubtrig_logic_and" mask = "0x00000008" />
		</node>
		<!-- commissioning cycle configurations -->
		<node id = "commissioning_cycle" address = "0x20" permission="rw">
			<node id = "mode_flags"     address = "0x0" permission="rw">
				<node id="enable"		            mask = "0x00000001" />
				<node id="fast_reset_enable"		mask = "0x00000002" />
				<node id="i2c_refresh_enable"		mask = "0x00000004" />
				<node id="test_pulse_enable"		mask = "0x00000008" />
				<node id="l1a_trigger_enable"		mask = "0x00000010" />
			</node>
			<node id = "ncycle"	   			address = "0x1" permission="rw"/>
			<node id = "count"				address = "0x2" permission="rw"/>
			<node id = "i2c_refresh_count"	address = "0x3" permission="rw"/>
			<node id = "test_pulse_count" 	address = "0x4" permission="rw"/>
			<node id = "l1a_trigger_count"	address = "0x5" permission="rw"/>
		</node>
		<node id = "nevents_per_pcdaq"											address = "0x26" permission="rw" />
		<node id = "nevents_for_event_data_buf_full_warning" address = "0x27" permission="rw" />
		<node id = "latencies" address = "0x28" permission = "rw">
			<node id = "trigger_latency"		mask="0x000000FF" permission="rw"/>
			<node id = "stub_latency"		mask="0x0000FF00" permission="rw"/>
		</node>
		<node id = "pc_status"															 address = "0x29" permission="rw" >
			<node id = "pcdaq_inprocess"									mask = "0x00000003" />
		</node>
		<node id = "i2c_reply_fifo_fmc1_status" 	address = "0x30" permission="rw">
			<node id="empty"	mask="0x00000001" />
			<node id="nwdata"	mask="0x0007FF00" />
			<node id="nrdata"	mask="0x7FF00000" />
		</node>
		<node id = "i2c_reply_fifo_fmc2_status" 	address = "0x31" permission="r">
			<node id="empty"	mask="0x00000001" />
			<node id="nwdata"	mask="0x0007FF00" />
			<node id="nrdata"	mask="0x7FF00000" />
		</node>
		<node id = "event_data_buf_status"			address = "0x32" permission="r">
			<node id="data_ready" 	mask="0x00000003" />
			<node id="full_warning" mask="0x00000004" />
			<node id="nevt_in_last_wbuf" mask="0xFFFF0000" />
		</node>
		<node id = "event_data_buf_nevents_lost" address = "0x33" permission="r"/>
		<node id = "ext_sig_enable" address ="0x34" permission="rw">
			<node id="trig" mask="0x00000001" />
			<node id="clk" mask="0x00000002" />  
		</node>
		<node id = "fmcdio5ch_in_50ohm_en" address ="0x35" permission="rw">
			<node id="xtrig" mask="0x00000001" />
			<node id="vtrig" mask="0x00000002" />
			<node id="xclk" mask="0x00000004" />  
			<node id="tsigo" mask="0x00000008" /> <!-- test signal out. prescaled cbc_clk -->
		</node>
		<node id ="fmcdio5ch_in_thr" address ="0x36" permission="rw">
			<node id="xtrig" mask = "0x000000FF" />
			<node id="xclk" mask = "0x0000FF00" />
		</node>
		<node id="fmcdio5ch_in_thr_dac" address="0x37" permission="r">
			<node id="not_ready" mask = "0x00000001" />
			<node id="set_err" mask = "0x00000002" />
		</node>
		<node id = "test_sig_prescale" address="0x38" mask="0x0000ffff" permission="rw" /> <!-- prescale for the test signal out on dio5ch -->
		<node id = "cbc_ctrl"			address = "0x40" permission="w"> 
			<node id = "hard_reset"	        	mask = "0x00000001" />
			<node id = "fast_reset"						mask = "0x00000002" />
			<node id = "i2c_refresh"					mask = "0x00000004" />
			<node id = "test_pulse"						mask = "0x00000008" />
			<node id = "l1a_trigger"					mask = "0x00000010" />
		</node>
		<node id = "cbc_i2c_ctrl"	address = "0x41" permission="w"  >
			<node id = "all_reset"									mask = "0x01" />
			<node id = "reply_fifo_reset"						mask = "0x02" />
		</node>
		<node id = "daq_ctrl"									address = "0x43" permission="w">
			<node id = "daq_reset"							mask = "0x00000001" />
			<node id = "daq_start"							mask = "0x00000002" />
			<node id = "daq_stop"								mask = "0x00000004" />
			<node id = "counter_reset"		      mask = "0x00008000" />
			<!-- rest of the bits are not needed for normal daq. -->
			<node id = "cbc_data_rcv_reset"			mask = "0x00000008" />
			<node id = "cbc_data_rcv_start"			mask = "0x00000010" />
			<node id = "cbc_data_rcv_stop"			mask = "0x00000020" />
			<node id = "event_packer_reset"			mask = "0x00000040" />
			<node id = "event_packer_start"			mask = "0x00000080" />
			<node id = "event_packer_stop"			mask = "0x00000100" />
			<node id = "event_data_buf_reset"		mask = "0x00000200" />
			<node id = "event_data_buf_start"		mask = "0x00000400" />
			<node id = "event_data_buf_stop"		mask = "0x00000800" />
			<node id = "trigger_reset"		      mask = "0x00001000" />
			<node id = "trigger_start"		      mask = "0x00002000" />
			<node id = "trigger_stop"		        mask = "0x00004000" />
		</node>
		<node id="fmcdio5ch_thr_dac_ctrl" address="0x44" mask = "0x00000001" permission="w" />
		<!-- the commissioning cycle reset and start are also done with daq_reset & daq_start. -->
		<node id = "commissioning_cycle_ctrl" address = "0x42" permission="w">
			<node id = "reset"									mask = "0x00000001" />
			<node id = "start"									mask = "0x00000002" />
		</node> 
	</node>
	<node id="cbc_i2c_command" address="0x40000200" mode="non-incremental" size="1024" permission="rw" />
	<node id="data_buf"        address="0x40000402" mode="non-incremental" size="65536" permission="r" />
	<node id="cbc_i2c_reply" address="0x40000400"  permission="rw" >
		<node id="fmc1" address = "0x0" mode="non-incremental" size="1024"/>	
		<node id="fmc2" address = "0x1" mode="non-incremental" size="1024"/>	
	</node>
    <!--Present in Glib or FC7 address table for fpgaconfig-->
	  <node id="flash_async_read_cmd"	address="0x0800bddf"  mask="0xFFFFFFFF" description="FLASH memory asynchronous read mode"/>
    <node id="flash_block" address="0x08000000"     mode="block" size="0x00800000" permission="rw" description="FLASH memory for FPGA configuration"/>
    <!-- ICAP MEMORY SPACE -->
    <node id="icap" address="0x00000200" mask="0xffffffff" permission="rw" />

    <node id="buf_cta" address="0x0000400" class="MmcPipeInterface" description="UC link buffer test register" size="0x3" tags="slave">
      <node id="FPGAtoMMCcounters" address="0x0"/>
      <node id="MMCtoFPGAcounters" address="0x1"/>
      <node id="FIFO" address="0x2" mode="non-incremental" size="512" />
  	</node>
</node>
