

================================================================
== Vitis HLS Report for 'ClefiaEncrypt_1'
================================================================
* Date:           Tue Dec  6 21:01:18 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.084 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       32|        ?|  0.320 us|         ?|   32|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 19 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%fin_11_loc = alloca i64 1"   --->   Operation 35 'alloca' 'fin_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%fin_10_loc = alloca i64 1"   --->   Operation 36 'alloca' 'fin_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%fin_9_loc = alloca i64 1"   --->   Operation 37 'alloca' 'fin_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%fin_8_loc = alloca i64 1"   --->   Operation 38 'alloca' 'fin_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%fin_7_loc = alloca i64 1"   --->   Operation 39 'alloca' 'fin_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%fin_6_loc = alloca i64 1"   --->   Operation 40 'alloca' 'fin_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%fin_5_loc = alloca i64 1"   --->   Operation 41 'alloca' 'fin_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%fin_4_loc = alloca i64 1"   --->   Operation 42 'alloca' 'fin_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%fin_3_loc = alloca i64 1"   --->   Operation 43 'alloca' 'fin_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%fin_2_loc = alloca i64 1"   --->   Operation 44 'alloca' 'fin_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%fin_1_loc = alloca i64 1"   --->   Operation 45 'alloca' 'fin_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%fin_0_loc = alloca i64 1"   --->   Operation 46 'alloca' 'fin_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%fin_15_loc = alloca i64 1"   --->   Operation 47 'alloca' 'fin_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%fin_14_loc = alloca i64 1"   --->   Operation 48 'alloca' 'fin_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%fin_13_loc = alloca i64 1"   --->   Operation 49 'alloca' 'fin_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%fin_12_loc = alloca i64 1"   --->   Operation 50 'alloca' 'fin_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%pt_addr = getelementptr i8 %pt, i64 0, i64 0" [clefia.c:117]   --->   Operation 51 'getelementptr' 'pt_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [2/2] (2.32ns)   --->   "%rin = load i4 %pt_addr" [clefia.c:117]   --->   Operation 52 'load' 'rin' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 53 [1/2] (2.32ns)   --->   "%rin = load i4 %pt_addr" [clefia.c:117]   --->   Operation 53 'load' 'rin' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%pt_addr_1 = getelementptr i8 %pt, i64 0, i64 1" [clefia.c:117]   --->   Operation 54 'getelementptr' 'pt_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [2/2] (2.32ns)   --->   "%rin_16 = load i4 %pt_addr_1" [clefia.c:117]   --->   Operation 55 'load' 'rin_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 56 [1/2] (2.32ns)   --->   "%rin_16 = load i4 %pt_addr_1" [clefia.c:117]   --->   Operation 56 'load' 'rin_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%pt_addr_2 = getelementptr i8 %pt, i64 0, i64 2" [clefia.c:117]   --->   Operation 57 'getelementptr' 'pt_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (2.32ns)   --->   "%rin_17 = load i4 %pt_addr_2" [clefia.c:117]   --->   Operation 58 'load' 'rin_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 59 [1/2] (2.32ns)   --->   "%rin_17 = load i4 %pt_addr_2" [clefia.c:117]   --->   Operation 59 'load' 'rin_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%pt_addr_3 = getelementptr i8 %pt, i64 0, i64 3" [clefia.c:117]   --->   Operation 60 'getelementptr' 'pt_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [2/2] (2.32ns)   --->   "%rin_18 = load i4 %pt_addr_3" [clefia.c:117]   --->   Operation 61 'load' 'rin_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 62 [1/2] (2.32ns)   --->   "%rin_18 = load i4 %pt_addr_3" [clefia.c:117]   --->   Operation 62 'load' 'rin_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%pt_addr_4 = getelementptr i8 %pt, i64 0, i64 4" [clefia.c:117]   --->   Operation 63 'getelementptr' 'pt_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [2/2] (2.32ns)   --->   "%pt_load = load i4 %pt_addr_4" [clefia.c:117]   --->   Operation 64 'load' 'pt_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 65 [1/2] (2.32ns)   --->   "%pt_load = load i4 %pt_addr_4" [clefia.c:117]   --->   Operation 65 'load' 'pt_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%pt_addr_5 = getelementptr i8 %pt, i64 0, i64 5" [clefia.c:117]   --->   Operation 66 'getelementptr' 'pt_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [2/2] (2.32ns)   --->   "%pt_load_1 = load i4 %pt_addr_5" [clefia.c:117]   --->   Operation 67 'load' 'pt_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 68 [1/2] (2.32ns)   --->   "%pt_load_1 = load i4 %pt_addr_5" [clefia.c:117]   --->   Operation 68 'load' 'pt_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%pt_addr_6 = getelementptr i8 %pt, i64 0, i64 6" [clefia.c:117]   --->   Operation 69 'getelementptr' 'pt_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [2/2] (2.32ns)   --->   "%pt_load_2 = load i4 %pt_addr_6" [clefia.c:117]   --->   Operation 70 'load' 'pt_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 71 [1/2] (2.32ns)   --->   "%pt_load_2 = load i4 %pt_addr_6" [clefia.c:117]   --->   Operation 71 'load' 'pt_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%pt_addr_7 = getelementptr i8 %pt, i64 0, i64 7" [clefia.c:117]   --->   Operation 72 'getelementptr' 'pt_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [2/2] (2.32ns)   --->   "%pt_load_3 = load i4 %pt_addr_7" [clefia.c:117]   --->   Operation 73 'load' 'pt_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 74 [1/2] (2.32ns)   --->   "%pt_load_3 = load i4 %pt_addr_7" [clefia.c:117]   --->   Operation 74 'load' 'pt_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%pt_addr_8 = getelementptr i8 %pt, i64 0, i64 8" [clefia.c:117]   --->   Operation 75 'getelementptr' 'pt_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [2/2] (2.32ns)   --->   "%rin_19 = load i4 %pt_addr_8" [clefia.c:117]   --->   Operation 76 'load' 'rin_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 77 [1/2] (2.32ns)   --->   "%rin_19 = load i4 %pt_addr_8" [clefia.c:117]   --->   Operation 77 'load' 'rin_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%pt_addr_9 = getelementptr i8 %pt, i64 0, i64 9" [clefia.c:117]   --->   Operation 78 'getelementptr' 'pt_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 79 [2/2] (2.32ns)   --->   "%rin_20 = load i4 %pt_addr_9" [clefia.c:117]   --->   Operation 79 'load' 'rin_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 80 [1/2] (2.32ns)   --->   "%rin_20 = load i4 %pt_addr_9" [clefia.c:117]   --->   Operation 80 'load' 'rin_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%pt_addr_10 = getelementptr i8 %pt, i64 0, i64 10" [clefia.c:117]   --->   Operation 81 'getelementptr' 'pt_addr_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 82 [2/2] (2.32ns)   --->   "%rin_21 = load i4 %pt_addr_10" [clefia.c:117]   --->   Operation 82 'load' 'rin_21' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%rk_addr = getelementptr i8 %rk, i64 0, i64 0" [clefia.c:124]   --->   Operation 83 'getelementptr' 'rk_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 84 [1/2] (2.32ns)   --->   "%rin_21 = load i4 %pt_addr_10" [clefia.c:117]   --->   Operation 84 'load' 'rin_21' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%pt_addr_11 = getelementptr i8 %pt, i64 0, i64 11" [clefia.c:117]   --->   Operation 85 'getelementptr' 'pt_addr_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 86 [2/2] (2.32ns)   --->   "%rin_22 = load i4 %pt_addr_11" [clefia.c:117]   --->   Operation 86 'load' 'rin_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%rk_addr_50 = getelementptr i8 %rk, i64 0, i64 1" [clefia.c:124]   --->   Operation 87 'getelementptr' 'rk_addr_50' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 88 [2/2] (3.25ns)   --->   "%rk_load = load i8 %rk_addr" [clefia.c:124]   --->   Operation 88 'load' 'rk_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_12 : Operation 89 [2/2] (3.25ns)   --->   "%rk_load_25 = load i8 %rk_addr_50" [clefia.c:124]   --->   Operation 89 'load' 'rk_load_25' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>

State 13 <SV = 12> <Delay = 4.24>
ST_13 : Operation 90 [1/2] (2.32ns)   --->   "%rin_22 = load i4 %pt_addr_11" [clefia.c:117]   --->   Operation 90 'load' 'rin_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 91 [1/1] (0.00ns)   --->   "%pt_addr_12 = getelementptr i8 %pt, i64 0, i64 12" [clefia.c:117]   --->   Operation 91 'getelementptr' 'pt_addr_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 92 [2/2] (2.32ns)   --->   "%pt_load_8 = load i4 %pt_addr_12" [clefia.c:117]   --->   Operation 92 'load' 'pt_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 93 [1/2] (3.25ns)   --->   "%rk_load = load i8 %rk_addr" [clefia.c:124]   --->   Operation 93 'load' 'rk_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_13 : Operation 94 [1/1] (0.99ns)   --->   "%rin_23 = xor i8 %rk_load, i8 %pt_load" [clefia.c:124]   --->   Operation 94 'xor' 'rin_23' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 95 [1/1] (0.00ns)   --->   "%rk_addr_51 = getelementptr i8 %rk, i64 0, i64 2" [clefia.c:124]   --->   Operation 95 'getelementptr' 'rk_addr_51' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 96 [1/2] (3.25ns)   --->   "%rk_load_25 = load i8 %rk_addr_50" [clefia.c:124]   --->   Operation 96 'load' 'rk_load_25' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_13 : Operation 97 [1/1] (0.99ns)   --->   "%rin_24 = xor i8 %rk_load_25, i8 %pt_load_1" [clefia.c:124]   --->   Operation 97 'xor' 'rin_24' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 98 [1/1] (0.00ns)   --->   "%rk_addr_52 = getelementptr i8 %rk, i64 0, i64 3" [clefia.c:124]   --->   Operation 98 'getelementptr' 'rk_addr_52' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 99 [2/2] (3.25ns)   --->   "%rk_load_26 = load i8 %rk_addr_51" [clefia.c:124]   --->   Operation 99 'load' 'rk_load_26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_13 : Operation 100 [2/2] (3.25ns)   --->   "%rk_load_27 = load i8 %rk_addr_52" [clefia.c:124]   --->   Operation 100 'load' 'rk_load_27' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>

State 14 <SV = 13> <Delay = 4.24>
ST_14 : Operation 101 [1/2] (2.32ns)   --->   "%pt_load_8 = load i4 %pt_addr_12" [clefia.c:117]   --->   Operation 101 'load' 'pt_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 102 [1/1] (0.00ns)   --->   "%pt_addr_13 = getelementptr i8 %pt, i64 0, i64 13" [clefia.c:117]   --->   Operation 102 'getelementptr' 'pt_addr_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 103 [2/2] (2.32ns)   --->   "%pt_load_9 = load i4 %pt_addr_13" [clefia.c:117]   --->   Operation 103 'load' 'pt_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 104 [1/2] (3.25ns)   --->   "%rk_load_26 = load i8 %rk_addr_51" [clefia.c:124]   --->   Operation 104 'load' 'rk_load_26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_14 : Operation 105 [1/1] (0.99ns)   --->   "%rin_25 = xor i8 %rk_load_26, i8 %pt_load_2" [clefia.c:124]   --->   Operation 105 'xor' 'rin_25' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 106 [1/2] (3.25ns)   --->   "%rk_load_27 = load i8 %rk_addr_52" [clefia.c:124]   --->   Operation 106 'load' 'rk_load_27' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_14 : Operation 107 [1/1] (0.99ns)   --->   "%rin_26 = xor i8 %rk_load_27, i8 %pt_load_3" [clefia.c:124]   --->   Operation 107 'xor' 'rin_26' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "%rk_addr_53 = getelementptr i8 %rk, i64 0, i64 4" [clefia.c:416]   --->   Operation 108 'getelementptr' 'rk_addr_53' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%rk_addr_54 = getelementptr i8 %rk, i64 0, i64 5" [clefia.c:124]   --->   Operation 109 'getelementptr' 'rk_addr_54' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 110 [2/2] (3.25ns)   --->   "%rk_load_28 = load i8 %rk_addr_53" [clefia.c:124]   --->   Operation 110 'load' 'rk_load_28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_14 : Operation 111 [2/2] (3.25ns)   --->   "%rk_load_29 = load i8 %rk_addr_54" [clefia.c:124]   --->   Operation 111 'load' 'rk_load_29' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>

State 15 <SV = 14> <Delay = 4.24>
ST_15 : Operation 112 [1/2] (2.32ns)   --->   "%pt_load_9 = load i4 %pt_addr_13" [clefia.c:117]   --->   Operation 112 'load' 'pt_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 113 [1/1] (0.00ns)   --->   "%pt_addr_14 = getelementptr i8 %pt, i64 0, i64 14" [clefia.c:117]   --->   Operation 113 'getelementptr' 'pt_addr_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 114 [2/2] (2.32ns)   --->   "%pt_load_10 = load i4 %pt_addr_14" [clefia.c:117]   --->   Operation 114 'load' 'pt_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 115 [1/2] (3.25ns)   --->   "%rk_load_28 = load i8 %rk_addr_53" [clefia.c:124]   --->   Operation 115 'load' 'rk_load_28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_15 : Operation 116 [1/1] (0.99ns)   --->   "%rin_27 = xor i8 %rk_load_28, i8 %pt_load_8" [clefia.c:124]   --->   Operation 116 'xor' 'rin_27' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 117 [1/1] (0.00ns)   --->   "%rk_addr_55 = getelementptr i8 %rk, i64 0, i64 6" [clefia.c:124]   --->   Operation 117 'getelementptr' 'rk_addr_55' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 118 [1/2] (3.25ns)   --->   "%rk_load_29 = load i8 %rk_addr_54" [clefia.c:124]   --->   Operation 118 'load' 'rk_load_29' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_15 : Operation 119 [1/1] (0.99ns)   --->   "%rin_28 = xor i8 %rk_load_29, i8 %pt_load_9" [clefia.c:124]   --->   Operation 119 'xor' 'rin_28' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 120 [1/1] (0.00ns)   --->   "%rk_addr_56 = getelementptr i8 %rk, i64 0, i64 7" [clefia.c:124]   --->   Operation 120 'getelementptr' 'rk_addr_56' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 121 [2/2] (3.25ns)   --->   "%rk_load_30 = load i8 %rk_addr_55" [clefia.c:124]   --->   Operation 121 'load' 'rk_load_30' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_15 : Operation 122 [2/2] (3.25ns)   --->   "%rk_load_31 = load i8 %rk_addr_56" [clefia.c:124]   --->   Operation 122 'load' 'rk_load_31' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>

State 16 <SV = 15> <Delay = 4.24>
ST_16 : Operation 123 [1/2] (2.32ns)   --->   "%pt_load_10 = load i4 %pt_addr_14" [clefia.c:117]   --->   Operation 123 'load' 'pt_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 124 [1/1] (0.00ns)   --->   "%pt_addr_15 = getelementptr i8 %pt, i64 0, i64 15" [clefia.c:117]   --->   Operation 124 'getelementptr' 'pt_addr_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 125 [2/2] (2.32ns)   --->   "%pt_load_11 = load i4 %pt_addr_15" [clefia.c:117]   --->   Operation 125 'load' 'pt_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 126 [1/2] (3.25ns)   --->   "%rk_load_30 = load i8 %rk_addr_55" [clefia.c:124]   --->   Operation 126 'load' 'rk_load_30' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_16 : Operation 127 [1/1] (0.99ns)   --->   "%rin_29 = xor i8 %rk_load_30, i8 %pt_load_10" [clefia.c:124]   --->   Operation 127 'xor' 'rin_29' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 128 [1/2] (3.25ns)   --->   "%rk_load_31 = load i8 %rk_addr_56" [clefia.c:124]   --->   Operation 128 'load' 'rk_load_31' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>

State 17 <SV = 16> <Delay = 4.90>
ST_17 : Operation 129 [1/1] (0.00ns)   --->   "%r_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %r"   --->   Operation 129 'read' 'r_read' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 130 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %Clefia_enc, i64 666, i64 207, i64 1"   --->   Operation 130 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 131 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %pt, i64 666, i64 207, i64 1"   --->   Operation 131 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 132 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Clefia_enc, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 132 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 133 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pt, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 133 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 134 [1/2] (2.32ns)   --->   "%pt_load_11 = load i4 %pt_addr_15" [clefia.c:117]   --->   Operation 134 'load' 'pt_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 135 [1/1] (0.99ns)   --->   "%rin_30 = xor i8 %rk_load_31, i8 %pt_load_11" [clefia.c:124]   --->   Operation 135 'xor' 'rin_30' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 136 [1/1] (1.36ns)   --->   "%icmp_ln193 = icmp_eq  i5 %r_read, i5 0" [clefia.c:193]   --->   Operation 136 'icmp' 'icmp_ln193' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln193 = br i1 %icmp_ln193, void %while.body.i30.preheader, void %while.body.i77" [clefia.c:193]   --->   Operation 137 'br' 'br_ln193' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 138 [2/2] (1.58ns)   --->   "%call_ln124 = call void @ClefiaEncrypt.1_Pipeline_ClefiaGfn4_label3, i8 %rin_30, i8 %rin_29, i8 %rin_28, i8 %rin_27, i8 %rin_22, i8 %rin_21, i8 %rin_20, i8 %rin_19, i8 %rin_26, i8 %rin_25, i8 %rin_24, i8 %rin_23, i8 %rin_18, i8 %rin_17, i8 %rin_16, i8 %rin, i5 %r_read, i8 %rk, i8 %fin_12_loc, i8 %fin_13_loc, i8 %fin_14_loc, i8 %fin_15_loc, i8 %fin_0_loc, i8 %fin_1_loc, i8 %fin_2_loc, i8 %fin_3_loc, i8 %fin_4_loc, i8 %fin_5_loc, i8 %fin_6_loc, i8 %fin_7_loc, i8 %fin_8_loc, i8 %fin_9_loc, i8 %fin_10_loc, i8 %fin_11_loc, i8 %clefia_s0, i8 %clefia_s1" [clefia.c:124]   --->   Operation 138 'call' 'call_ln124' <Predicate = (!icmp_ln193)> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 1.98>
ST_18 : Operation 139 [1/2] (1.98ns)   --->   "%call_ln124 = call void @ClefiaEncrypt.1_Pipeline_ClefiaGfn4_label3, i8 %rin_30, i8 %rin_29, i8 %rin_28, i8 %rin_27, i8 %rin_22, i8 %rin_21, i8 %rin_20, i8 %rin_19, i8 %rin_26, i8 %rin_25, i8 %rin_24, i8 %rin_23, i8 %rin_18, i8 %rin_17, i8 %rin_16, i8 %rin, i5 %r_read, i8 %rk, i8 %fin_12_loc, i8 %fin_13_loc, i8 %fin_14_loc, i8 %fin_15_loc, i8 %fin_0_loc, i8 %fin_1_loc, i8 %fin_2_loc, i8 %fin_3_loc, i8 %fin_4_loc, i8 %fin_5_loc, i8 %fin_6_loc, i8 %fin_7_loc, i8 %fin_8_loc, i8 %fin_9_loc, i8 %fin_10_loc, i8 %fin_11_loc, i8 %clefia_s0, i8 %clefia_s1" [clefia.c:124]   --->   Operation 139 'call' 'call_ln124' <Predicate = true> <Delay = 1.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 5.16>
ST_19 : Operation 140 [1/1] (0.00ns)   --->   "%fin_12_loc_load = load i8 %fin_12_loc"   --->   Operation 140 'load' 'fin_12_loc_load' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_19 : Operation 141 [1/1] (0.00ns)   --->   "%fin_13_loc_load = load i8 %fin_13_loc"   --->   Operation 141 'load' 'fin_13_loc_load' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_19 : Operation 142 [1/1] (0.00ns)   --->   "%fin_14_loc_load = load i8 %fin_14_loc"   --->   Operation 142 'load' 'fin_14_loc_load' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_19 : Operation 143 [1/1] (0.00ns)   --->   "%fin_15_loc_load = load i8 %fin_15_loc"   --->   Operation 143 'load' 'fin_15_loc_load' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_19 : Operation 144 [1/1] (0.00ns)   --->   "%fin_0_loc_load = load i8 %fin_0_loc"   --->   Operation 144 'load' 'fin_0_loc_load' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_19 : Operation 145 [1/1] (0.00ns)   --->   "%fin_1_loc_load = load i8 %fin_1_loc"   --->   Operation 145 'load' 'fin_1_loc_load' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_19 : Operation 146 [1/1] (0.00ns)   --->   "%fin_2_loc_load = load i8 %fin_2_loc"   --->   Operation 146 'load' 'fin_2_loc_load' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_19 : Operation 147 [1/1] (0.00ns)   --->   "%fin_3_loc_load = load i8 %fin_3_loc"   --->   Operation 147 'load' 'fin_3_loc_load' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_19 : Operation 148 [1/1] (0.00ns)   --->   "%fin_4_loc_load = load i8 %fin_4_loc"   --->   Operation 148 'load' 'fin_4_loc_load' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_19 : Operation 149 [1/1] (0.00ns)   --->   "%fin_5_loc_load = load i8 %fin_5_loc"   --->   Operation 149 'load' 'fin_5_loc_load' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_19 : Operation 150 [1/1] (0.00ns)   --->   "%fin_6_loc_load = load i8 %fin_6_loc"   --->   Operation 150 'load' 'fin_6_loc_load' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_19 : Operation 151 [1/1] (0.00ns)   --->   "%fin_7_loc_load = load i8 %fin_7_loc"   --->   Operation 151 'load' 'fin_7_loc_load' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_19 : Operation 152 [1/1] (0.00ns)   --->   "%fin_8_loc_load = load i8 %fin_8_loc"   --->   Operation 152 'load' 'fin_8_loc_load' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_19 : Operation 153 [1/1] (0.00ns)   --->   "%fin_9_loc_load = load i8 %fin_9_loc"   --->   Operation 153 'load' 'fin_9_loc_load' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_19 : Operation 154 [1/1] (0.00ns)   --->   "%fin_10_loc_load = load i8 %fin_10_loc"   --->   Operation 154 'load' 'fin_10_loc_load' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_19 : Operation 155 [1/1] (0.00ns)   --->   "%fin_11_loc_load = load i8 %fin_11_loc"   --->   Operation 155 'load' 'fin_11_loc_load' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_19 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.body.i77"   --->   Operation 156 'br' 'br_ln0' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_19 : Operation 157 [1/1] (0.00ns)   --->   "%fout_0_1 = phi i8 %fin_12_loc_load, void %while.body.i30.preheader, i8 0, void %while.body.i.i"   --->   Operation 157 'phi' 'fout_0_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 158 [1/1] (0.00ns)   --->   "%Clefia_enc_addr = getelementptr i8 %Clefia_enc, i64 0, i64 0" [clefia.c:117]   --->   Operation 158 'getelementptr' 'Clefia_enc_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 159 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_0_1, i4 %Clefia_enc_addr" [clefia.c:117]   --->   Operation 159 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_19 : Operation 160 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %r_read, i3 0" [clefia.c:422]   --->   Operation 160 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 161 [1/1] (1.91ns)   --->   "%add_ln422 = add i8 %shl_ln, i8 8" [clefia.c:422]   --->   Operation 161 'add' 'add_ln422' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln422 = zext i8 %add_ln422" [clefia.c:422]   --->   Operation 162 'zext' 'zext_ln422' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 163 [1/1] (0.00ns)   --->   "%rk_addr_57 = getelementptr i8 %rk, i64 0, i64 %zext_ln422" [clefia.c:422]   --->   Operation 163 'getelementptr' 'rk_addr_57' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 164 [1/1] (1.91ns)   --->   "%add_ln124 = add i8 %shl_ln, i8 9" [clefia.c:124]   --->   Operation 164 'add' 'add_ln124' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i8 %add_ln124" [clefia.c:124]   --->   Operation 165 'zext' 'zext_ln124' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 166 [1/1] (0.00ns)   --->   "%rk_addr_58 = getelementptr i8 %rk, i64 0, i64 %zext_ln124" [clefia.c:124]   --->   Operation 166 'getelementptr' 'rk_addr_58' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 167 [2/2] (3.25ns)   --->   "%rk_load_32 = load i8 %rk_addr_57" [clefia.c:124]   --->   Operation 167 'load' 'rk_load_32' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_19 : Operation 168 [2/2] (3.25ns)   --->   "%rk_load_33 = load i8 %rk_addr_58" [clefia.c:124]   --->   Operation 168 'load' 'rk_load_33' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>

State 20 <SV = 19> <Delay = 5.16>
ST_20 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_45)   --->   "%fout_5_1 = phi i8 %fin_1_loc_load, void %while.body.i30.preheader, i8 0, void %while.body.i.i"   --->   Operation 169 'phi' 'fout_5_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124)   --->   "%fout_4_1 = phi i8 %fin_0_loc_load, void %while.body.i30.preheader, i8 0, void %while.body.i.i"   --->   Operation 170 'phi' 'fout_4_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 171 [1/1] (0.00ns)   --->   "%fout_1_1 = phi i8 %fin_13_loc_load, void %while.body.i30.preheader, i8 0, void %while.body.i.i"   --->   Operation 171 'phi' 'fout_1_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 172 [1/1] (0.00ns)   --->   "%Clefia_enc_addr_16 = getelementptr i8 %Clefia_enc, i64 0, i64 1" [clefia.c:117]   --->   Operation 172 'getelementptr' 'Clefia_enc_addr_16' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 173 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_1_1, i4 %Clefia_enc_addr_16" [clefia.c:117]   --->   Operation 173 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_20 : Operation 174 [1/2] (3.25ns)   --->   "%rk_load_32 = load i8 %rk_addr_57" [clefia.c:124]   --->   Operation 174 'load' 'rk_load_32' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_20 : Operation 175 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124 = xor i8 %rk_load_32, i8 %fout_4_1" [clefia.c:124]   --->   Operation 175 'xor' 'xor_ln124' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 176 [1/1] (1.91ns)   --->   "%add_ln124_79 = add i8 %shl_ln, i8 10" [clefia.c:124]   --->   Operation 176 'add' 'add_ln124_79' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln124_82 = zext i8 %add_ln124_79" [clefia.c:124]   --->   Operation 177 'zext' 'zext_ln124_82' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 178 [1/1] (0.00ns)   --->   "%rk_addr_59 = getelementptr i8 %rk, i64 0, i64 %zext_ln124_82" [clefia.c:124]   --->   Operation 178 'getelementptr' 'rk_addr_59' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 179 [1/2] (3.25ns)   --->   "%rk_load_33 = load i8 %rk_addr_58" [clefia.c:124]   --->   Operation 179 'load' 'rk_load_33' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_20 : Operation 180 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_45 = xor i8 %rk_load_33, i8 %fout_5_1" [clefia.c:124]   --->   Operation 180 'xor' 'xor_ln124_45' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 181 [1/1] (1.91ns)   --->   "%add_ln124_80 = add i8 %shl_ln, i8 11" [clefia.c:124]   --->   Operation 181 'add' 'add_ln124_80' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln124_83 = zext i8 %add_ln124_80" [clefia.c:124]   --->   Operation 182 'zext' 'zext_ln124_83' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 183 [1/1] (0.00ns)   --->   "%rk_addr_60 = getelementptr i8 %rk, i64 0, i64 %zext_ln124_83" [clefia.c:124]   --->   Operation 183 'getelementptr' 'rk_addr_60' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 184 [2/2] (3.25ns)   --->   "%rk_load_34 = load i8 %rk_addr_59" [clefia.c:124]   --->   Operation 184 'load' 'rk_load_34' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_20 : Operation 185 [2/2] (3.25ns)   --->   "%rk_load_35 = load i8 %rk_addr_60" [clefia.c:124]   --->   Operation 185 'load' 'rk_load_35' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>

State 21 <SV = 20> <Delay = 5.16>
ST_21 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_47)   --->   "%fout_7_1 = phi i8 %fin_3_loc_load, void %while.body.i30.preheader, i8 0, void %while.body.i.i"   --->   Operation 186 'phi' 'fout_7_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_46)   --->   "%fout_6_1 = phi i8 %fin_2_loc_load, void %while.body.i30.preheader, i8 0, void %while.body.i.i"   --->   Operation 187 'phi' 'fout_6_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 188 [1/1] (0.00ns)   --->   "%fout_2_1 = phi i8 %fin_14_loc_load, void %while.body.i30.preheader, i8 0, void %while.body.i.i"   --->   Operation 188 'phi' 'fout_2_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 189 [1/1] (0.00ns)   --->   "%Clefia_enc_addr_17 = getelementptr i8 %Clefia_enc, i64 0, i64 2" [clefia.c:117]   --->   Operation 189 'getelementptr' 'Clefia_enc_addr_17' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 190 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_2_1, i4 %Clefia_enc_addr_17" [clefia.c:117]   --->   Operation 190 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_21 : Operation 191 [1/2] (3.25ns)   --->   "%rk_load_34 = load i8 %rk_addr_59" [clefia.c:124]   --->   Operation 191 'load' 'rk_load_34' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_21 : Operation 192 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_46 = xor i8 %rk_load_34, i8 %fout_6_1" [clefia.c:124]   --->   Operation 192 'xor' 'xor_ln124_46' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 193 [1/2] (3.25ns)   --->   "%rk_load_35 = load i8 %rk_addr_60" [clefia.c:124]   --->   Operation 193 'load' 'rk_load_35' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_21 : Operation 194 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_47 = xor i8 %rk_load_35, i8 %fout_7_1" [clefia.c:124]   --->   Operation 194 'xor' 'xor_ln124_47' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 195 [1/1] (1.91ns)   --->   "%add_ln423 = add i8 %shl_ln, i8 12" [clefia.c:423]   --->   Operation 195 'add' 'add_ln423' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln423 = zext i8 %add_ln423" [clefia.c:423]   --->   Operation 196 'zext' 'zext_ln423' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 197 [1/1] (0.00ns)   --->   "%rk_addr_61 = getelementptr i8 %rk, i64 0, i64 %zext_ln423" [clefia.c:423]   --->   Operation 197 'getelementptr' 'rk_addr_61' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 198 [1/1] (1.91ns)   --->   "%add_ln124_81 = add i8 %shl_ln, i8 13" [clefia.c:124]   --->   Operation 198 'add' 'add_ln124_81' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln124_84 = zext i8 %add_ln124_81" [clefia.c:124]   --->   Operation 199 'zext' 'zext_ln124_84' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 200 [1/1] (0.00ns)   --->   "%rk_addr_62 = getelementptr i8 %rk, i64 0, i64 %zext_ln124_84" [clefia.c:124]   --->   Operation 200 'getelementptr' 'rk_addr_62' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 201 [2/2] (3.25ns)   --->   "%rk_load_36 = load i8 %rk_addr_61" [clefia.c:124]   --->   Operation 201 'load' 'rk_load_36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_21 : Operation 202 [2/2] (3.25ns)   --->   "%rk_load_37 = load i8 %rk_addr_62" [clefia.c:124]   --->   Operation 202 'load' 'rk_load_37' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>

State 22 <SV = 21> <Delay = 5.16>
ST_22 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_49)   --->   "%fout_13_1 = phi i8 %fin_9_loc_load, void %while.body.i30.preheader, i8 0, void %while.body.i.i"   --->   Operation 203 'phi' 'fout_13_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_48)   --->   "%fout_12_1 = phi i8 %fin_8_loc_load, void %while.body.i30.preheader, i8 0, void %while.body.i.i"   --->   Operation 204 'phi' 'fout_12_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 205 [1/1] (0.00ns)   --->   "%fout_3_1 = phi i8 %fin_15_loc_load, void %while.body.i30.preheader, i8 0, void %while.body.i.i"   --->   Operation 205 'phi' 'fout_3_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 206 [1/1] (0.00ns)   --->   "%Clefia_enc_addr_18 = getelementptr i8 %Clefia_enc, i64 0, i64 3" [clefia.c:117]   --->   Operation 206 'getelementptr' 'Clefia_enc_addr_18' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 207 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_3_1, i4 %Clefia_enc_addr_18" [clefia.c:117]   --->   Operation 207 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_22 : Operation 208 [1/2] (3.25ns)   --->   "%rk_load_36 = load i8 %rk_addr_61" [clefia.c:124]   --->   Operation 208 'load' 'rk_load_36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_22 : Operation 209 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_48 = xor i8 %rk_load_36, i8 %fout_12_1" [clefia.c:124]   --->   Operation 209 'xor' 'xor_ln124_48' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 210 [1/1] (1.91ns)   --->   "%add_ln124_82 = add i8 %shl_ln, i8 14" [clefia.c:124]   --->   Operation 210 'add' 'add_ln124_82' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln124_85 = zext i8 %add_ln124_82" [clefia.c:124]   --->   Operation 211 'zext' 'zext_ln124_85' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 212 [1/1] (0.00ns)   --->   "%rk_addr_63 = getelementptr i8 %rk, i64 0, i64 %zext_ln124_85" [clefia.c:124]   --->   Operation 212 'getelementptr' 'rk_addr_63' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 213 [1/2] (3.25ns)   --->   "%rk_load_37 = load i8 %rk_addr_62" [clefia.c:124]   --->   Operation 213 'load' 'rk_load_37' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_22 : Operation 214 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_49 = xor i8 %rk_load_37, i8 %fout_13_1" [clefia.c:124]   --->   Operation 214 'xor' 'xor_ln124_49' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 215 [1/1] (1.91ns)   --->   "%add_ln124_83 = add i8 %shl_ln, i8 15" [clefia.c:124]   --->   Operation 215 'add' 'add_ln124_83' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln124_86 = zext i8 %add_ln124_83" [clefia.c:124]   --->   Operation 216 'zext' 'zext_ln124_86' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 217 [1/1] (0.00ns)   --->   "%rk_addr_64 = getelementptr i8 %rk, i64 0, i64 %zext_ln124_86" [clefia.c:124]   --->   Operation 217 'getelementptr' 'rk_addr_64' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 218 [2/2] (3.25ns)   --->   "%rk_load_38 = load i8 %rk_addr_63" [clefia.c:124]   --->   Operation 218 'load' 'rk_load_38' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_22 : Operation 219 [2/2] (3.25ns)   --->   "%rk_load_39 = load i8 %rk_addr_64" [clefia.c:124]   --->   Operation 219 'load' 'rk_load_39' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>

State 23 <SV = 22> <Delay = 4.24>
ST_23 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_51)   --->   "%fout_15_1 = phi i8 %fin_11_loc_load, void %while.body.i30.preheader, i8 0, void %while.body.i.i"   --->   Operation 220 'phi' 'fout_15_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_50)   --->   "%fout_14_1 = phi i8 %fin_10_loc_load, void %while.body.i30.preheader, i8 0, void %while.body.i.i"   --->   Operation 221 'phi' 'fout_14_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 222 [1/1] (0.00ns)   --->   "%fout_8_1 = phi i8 %fin_4_loc_load, void %while.body.i30.preheader, i8 0, void %while.body.i.i"   --->   Operation 222 'phi' 'fout_8_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 223 [1/1] (0.00ns)   --->   "%Clefia_enc_addr_19 = getelementptr i8 %Clefia_enc, i64 0, i64 8" [clefia.c:117]   --->   Operation 223 'getelementptr' 'Clefia_enc_addr_19' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 224 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_8_1, i4 %Clefia_enc_addr_19" [clefia.c:117]   --->   Operation 224 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_23 : Operation 225 [1/2] (3.25ns)   --->   "%rk_load_38 = load i8 %rk_addr_63" [clefia.c:124]   --->   Operation 225 'load' 'rk_load_38' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_23 : Operation 226 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_50 = xor i8 %rk_load_38, i8 %fout_14_1" [clefia.c:124]   --->   Operation 226 'xor' 'xor_ln124_50' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 227 [1/2] (3.25ns)   --->   "%rk_load_39 = load i8 %rk_addr_64" [clefia.c:124]   --->   Operation 227 'load' 'rk_load_39' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_23 : Operation 228 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_51 = xor i8 %rk_load_39, i8 %fout_15_1" [clefia.c:124]   --->   Operation 228 'xor' 'xor_ln124_51' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.32>
ST_24 : Operation 229 [1/1] (0.00ns)   --->   "%fout_9_1 = phi i8 %fin_5_loc_load, void %while.body.i30.preheader, i8 0, void %while.body.i.i"   --->   Operation 229 'phi' 'fout_9_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 230 [1/1] (0.00ns)   --->   "%Clefia_enc_addr_20 = getelementptr i8 %Clefia_enc, i64 0, i64 9" [clefia.c:117]   --->   Operation 230 'getelementptr' 'Clefia_enc_addr_20' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 231 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_9_1, i4 %Clefia_enc_addr_20" [clefia.c:117]   --->   Operation 231 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 25 <SV = 24> <Delay = 2.32>
ST_25 : Operation 232 [1/1] (0.00ns)   --->   "%fout_10_1 = phi i8 %fin_6_loc_load, void %while.body.i30.preheader, i8 0, void %while.body.i.i"   --->   Operation 232 'phi' 'fout_10_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 233 [1/1] (0.00ns)   --->   "%Clefia_enc_addr_21 = getelementptr i8 %Clefia_enc, i64 0, i64 10" [clefia.c:117]   --->   Operation 233 'getelementptr' 'Clefia_enc_addr_21' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 234 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_10_1, i4 %Clefia_enc_addr_21" [clefia.c:117]   --->   Operation 234 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 26 <SV = 25> <Delay = 2.32>
ST_26 : Operation 235 [1/1] (0.00ns)   --->   "%fout_11_1 = phi i8 %fin_7_loc_load, void %while.body.i30.preheader, i8 0, void %while.body.i.i"   --->   Operation 235 'phi' 'fout_11_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 236 [1/1] (0.00ns)   --->   "%Clefia_enc_addr_22 = getelementptr i8 %Clefia_enc, i64 0, i64 11" [clefia.c:117]   --->   Operation 236 'getelementptr' 'Clefia_enc_addr_22' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 237 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_11_1, i4 %Clefia_enc_addr_22" [clefia.c:117]   --->   Operation 237 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 27 <SV = 26> <Delay = 2.32>
ST_27 : Operation 238 [1/1] (0.00ns)   --->   "%Clefia_enc_addr_23 = getelementptr i8 %Clefia_enc, i64 0, i64 4" [clefia.c:124]   --->   Operation 238 'getelementptr' 'Clefia_enc_addr_23' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 239 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124, i4 %Clefia_enc_addr_23" [clefia.c:124]   --->   Operation 239 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 28 <SV = 27> <Delay = 2.32>
ST_28 : Operation 240 [1/1] (0.00ns)   --->   "%Clefia_enc_addr_24 = getelementptr i8 %Clefia_enc, i64 0, i64 5" [clefia.c:124]   --->   Operation 240 'getelementptr' 'Clefia_enc_addr_24' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 241 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_45, i4 %Clefia_enc_addr_24" [clefia.c:124]   --->   Operation 241 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 29 <SV = 28> <Delay = 2.32>
ST_29 : Operation 242 [1/1] (0.00ns)   --->   "%Clefia_enc_addr_25 = getelementptr i8 %Clefia_enc, i64 0, i64 6" [clefia.c:124]   --->   Operation 242 'getelementptr' 'Clefia_enc_addr_25' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 243 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_46, i4 %Clefia_enc_addr_25" [clefia.c:124]   --->   Operation 243 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 30 <SV = 29> <Delay = 2.32>
ST_30 : Operation 244 [1/1] (0.00ns)   --->   "%Clefia_enc_addr_26 = getelementptr i8 %Clefia_enc, i64 0, i64 7" [clefia.c:124]   --->   Operation 244 'getelementptr' 'Clefia_enc_addr_26' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 245 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_47, i4 %Clefia_enc_addr_26" [clefia.c:124]   --->   Operation 245 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 31 <SV = 30> <Delay = 2.32>
ST_31 : Operation 246 [1/1] (0.00ns)   --->   "%Clefia_enc_addr_27 = getelementptr i8 %Clefia_enc, i64 0, i64 12" [clefia.c:124]   --->   Operation 246 'getelementptr' 'Clefia_enc_addr_27' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 247 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_48, i4 %Clefia_enc_addr_27" [clefia.c:124]   --->   Operation 247 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 32 <SV = 31> <Delay = 2.32>
ST_32 : Operation 248 [1/1] (0.00ns)   --->   "%Clefia_enc_addr_28 = getelementptr i8 %Clefia_enc, i64 0, i64 13" [clefia.c:124]   --->   Operation 248 'getelementptr' 'Clefia_enc_addr_28' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 249 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_49, i4 %Clefia_enc_addr_28" [clefia.c:124]   --->   Operation 249 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 33 <SV = 32> <Delay = 2.32>
ST_33 : Operation 250 [1/1] (0.00ns)   --->   "%Clefia_enc_addr_29 = getelementptr i8 %Clefia_enc, i64 0, i64 14" [clefia.c:124]   --->   Operation 250 'getelementptr' 'Clefia_enc_addr_29' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 251 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_50, i4 %Clefia_enc_addr_29" [clefia.c:124]   --->   Operation 251 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 34 <SV = 33> <Delay = 2.32>
ST_34 : Operation 252 [1/1] (0.00ns)   --->   "%Clefia_enc_addr_30 = getelementptr i8 %Clefia_enc, i64 0, i64 15" [clefia.c:124]   --->   Operation 252 'getelementptr' 'Clefia_enc_addr_30' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 253 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_51, i4 %Clefia_enc_addr_30" [clefia.c:124]   --->   Operation 253 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_34 : Operation 254 [1/1] (0.00ns)   --->   "%ret_ln424 = ret" [clefia.c:424]   --->   Operation 254 'ret' 'ret_ln424' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('pt_addr', clefia.c:117) [29]  (0 ns)
	'load' operation ('rin', clefia.c:117) on array 'pt' [30]  (2.32 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'load' operation ('rin', clefia.c:117) on array 'pt' [30]  (2.32 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'load' operation ('rin', clefia.c:117) on array 'pt' [32]  (2.32 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'load' operation ('rin', clefia.c:117) on array 'pt' [34]  (2.32 ns)

 <State 5>: 2.32ns
The critical path consists of the following:
	'load' operation ('rin', clefia.c:117) on array 'pt' [36]  (2.32 ns)

 <State 6>: 2.32ns
The critical path consists of the following:
	'load' operation ('pt_load', clefia.c:117) on array 'pt' [38]  (2.32 ns)

 <State 7>: 2.32ns
The critical path consists of the following:
	'load' operation ('pt_load_1', clefia.c:117) on array 'pt' [40]  (2.32 ns)

 <State 8>: 2.32ns
The critical path consists of the following:
	'load' operation ('pt_load_2', clefia.c:117) on array 'pt' [42]  (2.32 ns)

 <State 9>: 2.32ns
The critical path consists of the following:
	'load' operation ('pt_load_3', clefia.c:117) on array 'pt' [44]  (2.32 ns)

 <State 10>: 2.32ns
The critical path consists of the following:
	'load' operation ('rin', clefia.c:117) on array 'pt' [46]  (2.32 ns)

 <State 11>: 2.32ns
The critical path consists of the following:
	'load' operation ('rin', clefia.c:117) on array 'pt' [48]  (2.32 ns)

 <State 12>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('rk_addr', clefia.c:124) [24]  (0 ns)
	'load' operation ('rk_load', clefia.c:124) on array 'rk' [62]  (3.25 ns)

 <State 13>: 4.24ns
The critical path consists of the following:
	'load' operation ('rk_load', clefia.c:124) on array 'rk' [62]  (3.25 ns)
	'xor' operation ('rin', clefia.c:124) [63]  (0.99 ns)

 <State 14>: 4.24ns
The critical path consists of the following:
	'load' operation ('rk_load_26', clefia.c:124) on array 'rk' [68]  (3.25 ns)
	'xor' operation ('rin', clefia.c:124) [69]  (0.99 ns)

 <State 15>: 4.24ns
The critical path consists of the following:
	'load' operation ('rk_load_28', clefia.c:124) on array 'rk' [74]  (3.25 ns)
	'xor' operation ('rin', clefia.c:124) [75]  (0.99 ns)

 <State 16>: 4.24ns
The critical path consists of the following:
	'load' operation ('rk_load_30', clefia.c:124) on array 'rk' [80]  (3.25 ns)
	'xor' operation ('rin', clefia.c:124) [81]  (0.99 ns)

 <State 17>: 4.9ns
The critical path consists of the following:
	'load' operation ('pt_load_11', clefia.c:117) on array 'pt' [60]  (2.32 ns)
	'xor' operation ('rin', clefia.c:124) [83]  (0.99 ns)
	'call' operation ('call_ln124', clefia.c:124) to 'ClefiaEncrypt.1_Pipeline_ClefiaGfn4_label3' [87]  (1.59 ns)

 <State 18>: 1.98ns
The critical path consists of the following:
	'call' operation ('call_ln124', clefia.c:124) to 'ClefiaEncrypt.1_Pipeline_ClefiaGfn4_label3' [87]  (1.98 ns)

 <State 19>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln422', clefia.c:422) [139]  (1.92 ns)
	'getelementptr' operation ('b', clefia.c:422) [141]  (0 ns)
	'load' operation ('rk_load_32', clefia.c:124) on array 'rk' [145]  (3.25 ns)

 <State 20>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln124_79', clefia.c:124) [149]  (1.92 ns)
	'getelementptr' operation ('b', clefia.c:124) [151]  (0 ns)
	'load' operation ('rk_load_34', clefia.c:124) on array 'rk' [159]  (3.25 ns)

 <State 21>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln423', clefia.c:423) [167]  (1.92 ns)
	'getelementptr' operation ('b', clefia.c:423) [169]  (0 ns)
	'load' operation ('rk_load_36', clefia.c:124) on array 'rk' [173]  (3.25 ns)

 <State 22>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln124_82', clefia.c:124) [177]  (1.92 ns)
	'getelementptr' operation ('b', clefia.c:124) [179]  (0 ns)
	'load' operation ('rk_load_38', clefia.c:124) on array 'rk' [187]  (3.25 ns)

 <State 23>: 4.24ns
The critical path consists of the following:
	'load' operation ('rk_load_38', clefia.c:124) on array 'rk' [187]  (3.25 ns)
	'xor' operation ('xor_ln124_50', clefia.c:124) [188]  (0.99 ns)

 <State 24>: 2.32ns
The critical path consists of the following:
	'phi' operation ('fout_9_1') with incoming values : ('fin_5_loc_load') [112]  (0 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fout_9_1' on array 'Clefia_enc' [133]  (2.32 ns)

 <State 25>: 2.32ns
The critical path consists of the following:
	'phi' operation ('fout_10_1') with incoming values : ('fin_6_loc_load') [111]  (0 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fout_10_1' on array 'Clefia_enc' [135]  (2.32 ns)

 <State 26>: 2.32ns
The critical path consists of the following:
	'phi' operation ('fout_11_1') with incoming values : ('fin_7_loc_load') [110]  (0 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fout_11_1' on array 'Clefia_enc' [137]  (2.32 ns)

 <State 27>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('Clefia_enc_addr_23', clefia.c:124) [147]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124', clefia.c:124 on array 'Clefia_enc' [148]  (2.32 ns)

 <State 28>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('Clefia_enc_addr_24', clefia.c:124) [154]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_45', clefia.c:124 on array 'Clefia_enc' [155]  (2.32 ns)

 <State 29>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('Clefia_enc_addr_25', clefia.c:124) [161]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_46', clefia.c:124 on array 'Clefia_enc' [162]  (2.32 ns)

 <State 30>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('Clefia_enc_addr_26', clefia.c:124) [165]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_47', clefia.c:124 on array 'Clefia_enc' [166]  (2.32 ns)

 <State 31>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('Clefia_enc_addr_27', clefia.c:124) [175]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_48', clefia.c:124 on array 'Clefia_enc' [176]  (2.32 ns)

 <State 32>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('Clefia_enc_addr_28', clefia.c:124) [182]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_49', clefia.c:124 on array 'Clefia_enc' [183]  (2.32 ns)

 <State 33>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('Clefia_enc_addr_29', clefia.c:124) [189]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_50', clefia.c:124 on array 'Clefia_enc' [190]  (2.32 ns)

 <State 34>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('Clefia_enc_addr_30', clefia.c:124) [193]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_51', clefia.c:124 on array 'Clefia_enc' [194]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
