<?xml version="1.0" encoding="UTF-8"?>
<library>
 <!--  date: 2013.10.24.15:39:23 -->
 <!--  generated by: ip-make-ipx -->
 <!--   -->
 <!--     870 in d:\SJ\nightly\13.1\162\w32\acds/ip/altera -->
 <!--   -->
 <plugin
   name="3G-SDI-UK.qprs"
   file="alt_xcvr/altera_xcvr_native_phy/sv/presets/3G-SDI-UK.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_xcvr/altera_xcvr_native_phy/sv/presets/3G-SDI-UK.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="3G-SDI-UK.qprs"
   file="alt_xcvr/altera_xcvr_native_phy/avgz/presets/SDI/3G-SDI-UK.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_xcvr/altera_xcvr_native_phy/avgz/presets/SDI/3G-SDI-UK.qprs"
   version="12.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="3G-SDI-US.qprs"
   file="alt_xcvr/altera_xcvr_native_phy/sv/presets/3G-SDI-US.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_xcvr/altera_xcvr_native_phy/sv/presets/3G-SDI-US.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="3G-SDI-US.qprs"
   file="alt_xcvr/altera_xcvr_native_phy/avgz/presets/SDI/3G-SDI-US.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_xcvr/altera_xcvr_native_phy/avgz/presets/SDI/3G-SDI-US.qprs"
   version="12.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <component
   name="ASI"
   file="asi/lib/ip_toolbench/asi.jar"
   displayName="Altera ASI Compiler"
   version="13.0"
   description="Altera&apos;s ASI Compiler MegaCore Function"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon"
   categories="Interface Protocols/ASI"
   factory="JarFactory" />
 <plugin
   name="ASI_1.35Gbps.qprs"
   file="alt_xcvr/altera_xcvr_native_phy/sv/presets/ASI_1.35Gbps.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_xcvr/altera_xcvr_native_phy/sv/presets/ASI_1.35Gbps.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="ASI_1.35Gbps.qprs"
   file="alt_xcvr/altera_xcvr_native_phy/avgz/presets/ASI_1.35Gbps.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_xcvr/altera_xcvr_native_phy/avgz/presets/ASI_1.35Gbps.qprs"
   version="12.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="BackPlane_wo_1588.qprs"
   file="alt_xcvr/altera_xcvr_10gbase_kr/arria10/altera_xcvr_10gkr_a10/presets/BackPlane_wo_1588.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_xcvr/altera_xcvr_10gbase_kr/arria10/altera_xcvr_10gkr_a10/presets/BackPlane_wo_1588.qprs"
   version="12.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="BackPlane_wo_1588.qprs"
   file="alt_xcvr/altera_xcvr_10gbase_kr/altera_xcvr_10gbase_kr/presets/BackPlane_wo_1588.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_xcvr/altera_xcvr_10gbase_kr/altera_xcvr_10gbase_kr/presets/BackPlane_wo_1588.qprs"
   version="9.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="CEI-6G.qprs"
   file="alt_xcvr/altera_xcvr_native_phy/sv/presets/CEI-6G.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_xcvr/altera_xcvr_native_phy/sv/presets/CEI-6G.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="CEI-6G.qprs"
   file="alt_xcvr/altera_xcvr_native_phy/avgz/presets/CEI-6G.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_xcvr/altera_xcvr_native_phy/avgz/presets/CEI-6G.qprs"
   version="12.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="CPRI-614.4Mbps.qprs"
   file="alt_xcvr/altera_xcvr_native_phy/av/presets/CPRI-614.4Mbps.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_xcvr/altera_xcvr_native_phy/av/presets/CPRI-614.4Mbps.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="CPRI-614.4Mbps.qprs"
   file="alt_xcvr/altera_xcvr_native_phy/cv/presets/CPRI-614.4Mbps.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_xcvr/altera_xcvr_native_phy/cv/presets/CPRI-614.4Mbps.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="CPRI-614.4Mbps.qprs"
   file="alt_xcvr/altera_xcvr_native_phy/sv/presets/CPRI-614.4Mbps.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_xcvr/altera_xcvr_native_phy/sv/presets/CPRI-614.4Mbps.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="CPRI-614.4Mbps.qprs"
   file="alt_xcvr/altera_xcvr_native_phy/avgz/presets/CPRI-614.4Mbps.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_xcvr/altera_xcvr_native_phy/avgz/presets/CPRI-614.4Mbps.qprs"
   version="12.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="${IP_ROOTDIR}/altera/hps/widget/pin_mux_widget.jar"
   file="hps/altera_hps/altera_hps_hw.tcl"
   displayName=""
   version="null"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.components.tclmodule.IJarWidgetFactory"
   subtype=""
   factory="TclModuleFactory" />
 <plugin
   name="GIGE-1.25Gbps.qprs"
   file="alt_xcvr/altera_xcvr_native_phy/av/presets/GIGE-1.25Gbps.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_xcvr/altera_xcvr_native_phy/av/presets/GIGE-1.25Gbps.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="GIGE-1.25Gbps.qprs"
   file="alt_xcvr/altera_xcvr_native_phy/cv/presets/GIGE-1.25Gbps.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_xcvr/altera_xcvr_native_phy/cv/presets/GIGE-1.25Gbps.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="GIGE-1.25Gbps.qprs"
   file="alt_xcvr/altera_xcvr_native_phy/sv/presets/GIGE-1.25Gbps.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_xcvr/altera_xcvr_native_phy/sv/presets/GIGE-1.25Gbps.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="GIGE-1.25Gbps.qprs"
   file="alt_xcvr/altera_xcvr_native_phy/avgz/presets/GIGE-1.25Gbps.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_xcvr/altera_xcvr_native_phy/avgz/presets/GIGE-1.25Gbps.qprs"
   version="12.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="GIGE-2.5Gbps.qprs"
   file="alt_xcvr/altera_xcvr_native_phy/av/presets/GIGE-2.5Gbps.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_xcvr/altera_xcvr_native_phy/av/presets/GIGE-2.5Gbps.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="GIGE-2.5Gbps.qprs"
   file="alt_xcvr/altera_xcvr_native_phy/cv/presets/GIGE-2.5Gbps.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_xcvr/altera_xcvr_native_phy/cv/presets/GIGE-2.5Gbps.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="GIGE-2.5Gbps.qprs"
   file="alt_xcvr/altera_xcvr_native_phy/sv/presets/GIGE-2.5Gbps.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_xcvr/altera_xcvr_native_phy/sv/presets/GIGE-2.5Gbps.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="GIGE-2.5Gbps.qprs"
   file="alt_xcvr/altera_xcvr_native_phy/avgz/presets/GIGE-2.5Gbps.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_xcvr/altera_xcvr_native_phy/avgz/presets/GIGE-2.5Gbps.qprs"
   version="12.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="HD-SDI-UK.qprs"
   file="alt_xcvr/altera_xcvr_native_phy/sv/presets/HD-SDI-UK.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_xcvr/altera_xcvr_native_phy/sv/presets/HD-SDI-UK.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="HD-SDI-UK.qprs"
   file="alt_xcvr/altera_xcvr_native_phy/avgz/presets/SDI/HD-SDI-UK.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_xcvr/altera_xcvr_native_phy/avgz/presets/SDI/HD-SDI-UK.qprs"
   version="12.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="HD-SDI-US.qprs"
   file="alt_xcvr/altera_xcvr_native_phy/sv/presets/HD-SDI-US.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_xcvr/altera_xcvr_native_phy/sv/presets/HD-SDI-US.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="HD-SDI-US.qprs"
   file="alt_xcvr/altera_xcvr_native_phy/avgz/presets/SDI/HD-SDI-US.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_xcvr/altera_xcvr_native_phy/avgz/presets/SDI/HD-SDI-US.qprs"
   version="12.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="Interlaken.qprs"
   file="alt_xcvr/altera_xcvr_native_phy/sv/presets/Interlaken.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_xcvr/altera_xcvr_native_phy/sv/presets/Interlaken.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <component
   name="L2"
   file="hps/device_tree_generation/L2_hw.tcl"
   displayName="ARM pl310 cache"
   version="1.0"
   description=""
   tags="CONNECTION_TYPES=axi,clock,interrupt,reset /// INTERNAL_COMPONENT=true"
   categories=""
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="true" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <plugin
   name="LineSide.qprs"
   file="alt_xcvr/altera_xcvr_10gbase_kr/arria10/altera_xcvr_10gkr_a10/presets/LineSide.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_xcvr/altera_xcvr_10gbase_kr/arria10/altera_xcvr_10gkr_a10/presets/LineSide.qprs"
   version="12.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="LineSide_1588.qprs"
   file="alt_xcvr/altera_xcvr_10gbase_kr/arria10/altera_xcvr_10gkr_a10/presets/LineSide_1588.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_xcvr/altera_xcvr_10gbase_kr/arria10/altera_xcvr_10gkr_a10/presets/LineSide_1588.qprs"
   version="12.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="LineSide_1588.qprs"
   file="alt_xcvr/altera_xcvr_10gbase_kr/altera_xcvr_10gbase_kr/presets/LineSide_1588.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_xcvr/altera_xcvr_10gbase_kr/altera_xcvr_10gbase_kr/presets/LineSide_1588.qprs"
   version="9.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="LineSide_wo_1588.qprs"
   file="alt_xcvr/altera_xcvr_10gbase_kr/altera_xcvr_10gbase_kr/presets/LineSide_wo_1588.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_xcvr/altera_xcvr_10gbase_kr/altera_xcvr_10gbase_kr/presets/LineSide_wo_1588.qprs"
   version="9.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="Low_Latency_10G.qprs"
   file="alt_xcvr/altera_xcvr_native_phy/sv/presets/Low_Latency_10G.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_xcvr/altera_xcvr_native_phy/sv/presets/Low_Latency_10G.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="Low_Latency_10G.qprs"
   file="alt_xcvr/altera_xcvr_native_phy/avgz/presets/Low_Latency_10G.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_xcvr/altera_xcvr_native_phy/avgz/presets/Low_Latency_10G.qprs"
   version="12.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="Low_Latency_Standard.qprs"
   file="alt_xcvr/altera_xcvr_native_phy/av/presets/Low_Latency_Standard.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_xcvr/altera_xcvr_native_phy/av/presets/Low_Latency_Standard.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="Low_Latency_Standard.qprs"
   file="alt_xcvr/altera_xcvr_native_phy/cv/presets/Low_Latency_Standard.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_xcvr/altera_xcvr_native_phy/cv/presets/Low_Latency_Standard.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="Low_Latency_Standard.qprs"
   file="alt_xcvr/altera_xcvr_native_phy/sv/presets/Low_Latency_Standard.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_xcvr/altera_xcvr_native_phy/sv/presets/Low_Latency_Standard.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="Low_Latency_Standard.qprs"
   file="alt_xcvr/altera_xcvr_native_phy/avgz/presets/Low_Latency_Standard.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_xcvr/altera_xcvr_native_phy/avgz/presets/Low_Latency_Standard.qprs"
   version="12.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="SAS-Gen1.1.qprs"
   file="alt_xcvr/altera_xcvr_native_phy/sv/presets/SAS-Gen1.1.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_xcvr/altera_xcvr_native_phy/sv/presets/SAS-Gen1.1.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="SAS-Gen1.1.qprs"
   file="alt_xcvr/altera_xcvr_native_phy/avgz/presets/SAS/SAS-Gen1.1.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_xcvr/altera_xcvr_native_phy/avgz/presets/SAS/SAS-Gen1.1.qprs"
   version="12.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="SAS-Gen1.qprs"
   file="alt_xcvr/altera_xcvr_native_phy/sv/presets/SAS-Gen1.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_xcvr/altera_xcvr_native_phy/sv/presets/SAS-Gen1.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="SAS-Gen1.qprs"
   file="alt_xcvr/altera_xcvr_native_phy/avgz/presets/SAS/SAS-Gen1.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_xcvr/altera_xcvr_native_phy/avgz/presets/SAS/SAS-Gen1.qprs"
   version="12.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="SAS-Gen2.qprs"
   file="alt_xcvr/altera_xcvr_native_phy/sv/presets/SAS-Gen2.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_xcvr/altera_xcvr_native_phy/sv/presets/SAS-Gen2.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="SAS-Gen2.qprs"
   file="alt_xcvr/altera_xcvr_native_phy/avgz/presets/SAS/SAS-Gen2.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_xcvr/altera_xcvr_native_phy/avgz/presets/SAS/SAS-Gen2.qprs"
   version="12.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="SATA-Gen1.qprs"
   file="alt_xcvr/altera_xcvr_native_phy/sv/presets/SATA-Gen1.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_xcvr/altera_xcvr_native_phy/sv/presets/SATA-Gen1.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="SATA-Gen1.qprs"
   file="alt_xcvr/altera_xcvr_native_phy/avgz/presets/SATA/SATA-Gen1.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_xcvr/altera_xcvr_native_phy/avgz/presets/SATA/SATA-Gen1.qprs"
   version="12.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="SATA-Gen2.qprs"
   file="alt_xcvr/altera_xcvr_native_phy/sv/presets/SATA-Gen2.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_xcvr/altera_xcvr_native_phy/sv/presets/SATA-Gen2.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="SATA-Gen2.qprs"
   file="alt_xcvr/altera_xcvr_native_phy/avgz/presets/SATA/SATA-Gen2.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_xcvr/altera_xcvr_native_phy/avgz/presets/SATA/SATA-Gen2.qprs"
   version="12.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="SATA-Gen3.qprs"
   file="alt_xcvr/altera_xcvr_native_phy/sv/presets/SATA-Gen3.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_xcvr/altera_xcvr_native_phy/sv/presets/SATA-Gen3.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="SATA-Gen3.qprs"
   file="alt_xcvr/altera_xcvr_native_phy/avgz/presets/SATA/SATA-Gen3.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_xcvr/altera_xcvr_native_phy/avgz/presets/SATA/SATA-Gen3.qprs"
   version="12.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="SDH_OC-12.qprs"
   file="alt_xcvr/altera_xcvr_native_phy/sv/presets/SDH_OC-12.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_xcvr/altera_xcvr_native_phy/sv/presets/SDH_OC-12.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="SDH_OC-12.qprs"
   file="alt_xcvr/altera_xcvr_native_phy/avgz/presets/SONET/SDH_OC-12.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_xcvr/altera_xcvr_native_phy/avgz/presets/SONET/SDH_OC-12.qprs"
   version="12.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="SDH_OC-48.qprs"
   file="alt_xcvr/altera_xcvr_native_phy/sv/presets/SDH_OC-48.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_xcvr/altera_xcvr_native_phy/sv/presets/SDH_OC-48.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="SDH_OC-48.qprs"
   file="alt_xcvr/altera_xcvr_native_phy/avgz/presets/SONET/SDH_OC-48.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_xcvr/altera_xcvr_native_phy/avgz/presets/SONET/SDH_OC-48.qprs"
   version="12.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="SDH_OC-96.qprs"
   file="alt_xcvr/altera_xcvr_native_phy/sv/presets/SDH_OC-96.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_xcvr/altera_xcvr_native_phy/sv/presets/SDH_OC-96.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="SDH_OC-96.qprs"
   file="alt_xcvr/altera_xcvr_native_phy/avgz/presets/SONET/SDH_OC-96.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_xcvr/altera_xcvr_native_phy/avgz/presets/SONET/SDH_OC-96.qprs"
   version="12.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="SerialRapidIO_1.25Gbps.qprs"
   file="alt_xcvr/altera_xcvr_native_phy/sv/presets/SerialRapidIO_1.25Gbps.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_xcvr/altera_xcvr_native_phy/sv/presets/SerialRapidIO_1.25Gbps.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="SerialRapidIO_1.25Gbps.qprs"
   file="alt_xcvr/altera_xcvr_native_phy/avgz/presets/SerialRapidIO_1.25Gbps.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_xcvr/altera_xcvr_native_phy/avgz/presets/SerialRapidIO_1.25Gbps.qprs"
   version="12.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <component
   name="afd_extractor"
   file="clocked_video_input/afd_example/afd_extractor_hw.tcl"
   displayName="AFD Extractor"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,avalon_streaming,clock,interrupt /// INTERNAL_COMPONENT=false"
   categories="DSP/Video and Image Processing"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="true" />
 </component>
 <component
   name="afd_inserter"
   file="clocked_video_output/afd_example/afd_inserter_hw.tcl"
   displayName="AFD Inserter"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,avalon_streaming,clock /// INTERNAL_COMPONENT=false"
   categories="DSP/Video and Image Processing"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="true" />
 </component>
 <plugin
   name="ahb"
   file="common/lib/com.altera.sopcmodel.jar"
   displayName="ahb"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.entityinterfaces.IConnectionKit"
   subtype=""
   factory="BeanElementFactory" />
 <plugin
   name="ahb_master"
   file="common/lib/com.altera.sopcmodel.jar"
   displayName="AHB Master"
   version="13.1"
   description="AHB master interfaces are used to issue read and write commands to slave interfaces."
   tags="AUTHORSHIP=Altera Corporation"
   categories=""
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.entityinterfaces.IMutableConnectionPoint"
   factory="BeanElementFactory" />
 <plugin
   name="ahb_slave"
   file="common/lib/com.altera.sopcmodel.jar"
   displayName="AHB Slave"
   version="13.1"
   description="AHB slave interfaces are used to accept and respond to read and write commands issued by master interfaces."
   tags="AUTHORSHIP=Altera Corporation"
   categories=""
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.entityinterfaces.IMutableConnectionPoint"
   factory="BeanElementFactory" />
 <component
   name="alt_e40_adapter_rx"
   file="alt_eth_40g_100g/40gbe/rtl_src/adapter/rx/alt_e40_adapter_rx_hw.tcl"
   displayName="alt_e40_adapter_rx"
   version="13.0"
   description="Altera 40G Ethernet Adapter RX module"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=reset /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/High Speed"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="alt_e40_adapter_tx"
   file="alt_eth_40g_100g/40gbe/rtl_src/adapter/tx/alt_e40_adapter_tx_hw.tcl"
   displayName="alt_e40_adapter_tx"
   version="13.0"
   description="Altera 40G Ethernet Adapter TX module"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock,reset /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/High Speed"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="alt_e40_e100"
   file="alt_eth_40g_100g/alt_e40_e100/alt_e40_e100_hw.tcl"
   displayName="40G/100G Ethernet"
   version="13.1"
   description="http://www.altera.com/literature/ug/ug_40_100gbe.pdf"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=conduit /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/High Speed"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl displayName="DATASHEET" type="DATASHEET" url="" />
 </component>
 <component
   name="alt_em10g32"
   file="ethernet/alt_em10g32/MAC/alt_em10g32_hw.tcl"
   displayName="Low Latency Ethernet 10G MAC"
   version="13.1"
   description="Ethernet 32 Bits 10G MAC"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=false"
   categories="Interface Protocols/Ethernet"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="alt_interlaken_pcs_siv"
   file="alt_interlaken/alt_interlaken_pcs_siv/alt_interlaken_pcs_siv_hw.tcl"
   displayName="ALT_Interlaken_PCS_SIV"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,clock,interrupt,reset /// INTERNAL_COMPONENT=true"
   categories="Interfaces|Interlaken"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="alt_mem_ddrx_mm_st_converter"
   file="alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_ddr_controller_110/rtl/alt_mem_ddrx_mm_st_converter/alt_mem_ddrx_mm_st_converter_hw.tcl"
   displayName="Altera Nextgen Memory Controller MM-ST Adapter"
   version="13.1"
   description="Altera Nextgen Memory Controller MM-ST Adapter"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory Controller Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <plugin
   name="alt_mem_if_ddr2_mem_model.qprs"
   file="alt_mem_if/alt_mem_if_example_designs/alt_mem_if_ddr2_tg_ed/alt_mem_if_ddr2_mem_model.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_mem_if/alt_mem_if_example_designs/alt_mem_if_ddr2_tg_ed/alt_mem_if_ddr2_mem_model.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="alt_mem_if_ddr2_mem_model.qprs"
   file="alt_mem_if/alt_mem_if_example_designs/alt_mem_if_ddr2_tg_eds/alt_mem_if_ddr2_mem_model.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_mem_if/alt_mem_if_example_designs/alt_mem_if_ddr2_tg_eds/alt_mem_if_ddr2_mem_model.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="alt_mem_if_ddr2_mem_model.qprs"
   file="alt_mem_if/alt_mem_if_interfaces/alt_mem_if_ddr2_emif/alt_mem_if_ddr2_mem_model.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_mem_if/alt_mem_if_interfaces/alt_mem_if_ddr2_emif/alt_mem_if_ddr2_mem_model.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="alt_mem_if_ddr2_mem_model.qprs"
   file="alt_mem_if/alt_mem_if_mem_models/alt_mem_if_ddr2_mem_model/alt_mem_if_ddr2_mem_model.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_mem_if/alt_mem_if_mem_models/alt_mem_if_ddr2_mem_model/alt_mem_if_ddr2_mem_model.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="alt_mem_if_ddr2_mem_model.qprs"
   file="alt_mem_if/alt_mem_if_phys/alt_mem_if_ddr2_hard_phy_core/alt_mem_if_ddr2_mem_model.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_mem_if/alt_mem_if_phys/alt_mem_if_ddr2_hard_phy_core/alt_mem_if_ddr2_mem_model.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="alt_mem_if_ddr2_mem_model.qprs"
   file="alt_mem_if/alt_mem_if_phys/alt_mem_if_ddr2_phy_core/alt_mem_if_ddr2_mem_model.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_mem_if/alt_mem_if_phys/alt_mem_if_ddr2_phy_core/alt_mem_if_ddr2_mem_model.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="alt_mem_if_ddr2_mem_model.qprs"
   file="alt_mem_if/alt_mem_if_phys/alt_mem_if_fake_ddr2_phy/alt_mem_if_ddr2_mem_model.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_mem_if/alt_mem_if_phys/alt_mem_if_fake_ddr2_phy/alt_mem_if_ddr2_mem_model.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <component
   name="alt_mem_if_ddr2_tg_ed"
   file="alt_mem_if/alt_mem_if_example_designs/alt_mem_if_ddr2_tg_ed/alt_mem_if_ddr2_tg_ed_hw.tcl"
   displayName="Altera DDR2 SDRAM External Memory Interface Example Design"
   version="13.1"
   description="Altera DDR2 SDRAM External Memory Interface Example Design"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Example Designs"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="alt_mem_if_ddr2_tg_eds"
   file="alt_mem_if/alt_mem_if_example_designs/alt_mem_if_ddr2_tg_eds/alt_mem_if_ddr2_tg_eds_hw.tcl"
   displayName="Altera DDR2 SDRAM External Memory Interface Example Design Simulation"
   version="13.1"
   description="Altera DDR2 SDRAM External Memory Interface Example Design Simulation"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Example Designs"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <plugin
   name="alt_mem_if_ddr3_mem_model.qprs"
   file="alt_mem_if/alt_mem_if_example_designs/alt_mem_if_ddr3_tg_ed/alt_mem_if_ddr3_mem_model.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_mem_if/alt_mem_if_example_designs/alt_mem_if_ddr3_tg_ed/alt_mem_if_ddr3_mem_model.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="alt_mem_if_ddr3_mem_model.qprs"
   file="alt_mem_if/alt_mem_if_example_designs/alt_mem_if_ddr3_tg_eds/alt_mem_if_ddr3_mem_model.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_mem_if/alt_mem_if_example_designs/alt_mem_if_ddr3_tg_eds/alt_mem_if_ddr3_mem_model.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="alt_mem_if_ddr3_mem_model.qprs"
   file="alt_mem_if/alt_mem_if_interfaces/alt_mem_if_ddr3_emif/alt_mem_if_ddr3_mem_model.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_mem_if/alt_mem_if_interfaces/alt_mem_if_ddr3_emif/alt_mem_if_ddr3_mem_model.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="alt_mem_if_ddr3_mem_model.qprs"
   file="alt_mem_if/alt_mem_if_interfaces/alt_mem_if_hps_emif/alt_mem_if_ddr3_mem_model.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_mem_if/alt_mem_if_interfaces/alt_mem_if_hps_emif/alt_mem_if_ddr3_mem_model.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="alt_mem_if_ddr3_mem_model.qprs"
   file="alt_mem_if/alt_mem_if_mem_models/alt_mem_if_ddr3_mem_model/alt_mem_if_ddr3_mem_model.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_mem_if/alt_mem_if_mem_models/alt_mem_if_ddr3_mem_model/alt_mem_if_ddr3_mem_model.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="alt_mem_if_ddr3_mem_model.qprs"
   file="alt_mem_if/alt_mem_if_phys/alt_mem_if_ddr3_hard_phy_core/alt_mem_if_ddr3_mem_model.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_mem_if/alt_mem_if_phys/alt_mem_if_ddr3_hard_phy_core/alt_mem_if_ddr3_mem_model.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="alt_mem_if_ddr3_mem_model.qprs"
   file="alt_mem_if/alt_mem_if_phys/alt_mem_if_ddr3_phy_core/alt_mem_if_ddr3_mem_model.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_mem_if/alt_mem_if_phys/alt_mem_if_ddr3_phy_core/alt_mem_if_ddr3_mem_model.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="alt_mem_if_ddr3_mem_model.qprs"
   file="alt_mem_if/alt_mem_if_phys/alt_mem_if_fake_ddr3_phy/alt_mem_if_ddr3_mem_model.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_mem_if/alt_mem_if_phys/alt_mem_if_fake_ddr3_phy/alt_mem_if_ddr3_mem_model.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <component
   name="alt_mem_if_ddr3_tg_ed"
   file="alt_mem_if/alt_mem_if_example_designs/alt_mem_if_ddr3_tg_ed/alt_mem_if_ddr3_tg_ed_hw.tcl"
   displayName="Altera DDR3 SDRAM External Memory Interface Example Design"
   version="13.1"
   description="Altera DDR3 SDRAM External Memory Interface Example Design"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Example Designs"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="alt_mem_if_ddr3_tg_eds"
   file="alt_mem_if/alt_mem_if_example_designs/alt_mem_if_ddr3_tg_eds/alt_mem_if_ddr3_tg_eds_hw.tcl"
   displayName="Altera DDR3 SDRAM External Memory Interface Example Design Simulation"
   version="13.1"
   description="Altera DDR3 SDRAM External Memory Interface Example Design Simulation"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Example Designs"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="alt_mem_if_hps_tg_ed"
   file="alt_mem_if/alt_mem_if_example_designs/alt_mem_if_hps_tg_ed/alt_mem_if_hps_tg_ed_hw.tcl"
   displayName="Altera HPS SDRAM External Memory Interface Example Design"
   version="13.1"
   description="Altera HPS SDRAM External Memory Interface Example Design"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Example Designs"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="alt_mem_if_hps_tg_eds"
   file="alt_mem_if/alt_mem_if_example_designs/alt_mem_if_hps_tg_eds/alt_mem_if_hps_tg_eds_hw.tcl"
   displayName="Altera HPS SDRAM External Memory Interface Example Design Simulation"
   version="13.1"
   description="Altera HPS SDRAM External Memory Interface Example Design Simulation"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Example Designs"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="alt_mem_if_jtag_master"
   file="alt_mem_if/alt_mem_if_jtag_master/alt_mem_if_jtag_master_hw.tcl"
   displayName="alt_mem_if JTAG to Avalon Master Bridge"
   version="100.99.98.97"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Bridges and Adapters/Memory Mapped"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/hb/nios2/qts_qii55011.pdf" />
 </component>
 <plugin
   name="alt_mem_if_lpddr2_mem_model.qprs"
   file="alt_mem_if/alt_mem_if_example_designs/alt_mem_if_lpddr2_tg_ed/alt_mem_if_lpddr2_mem_model.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_mem_if/alt_mem_if_example_designs/alt_mem_if_lpddr2_tg_ed/alt_mem_if_lpddr2_mem_model.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="alt_mem_if_lpddr2_mem_model.qprs"
   file="alt_mem_if/alt_mem_if_example_designs/alt_mem_if_lpddr2_tg_eds/alt_mem_if_lpddr2_mem_model.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_mem_if/alt_mem_if_example_designs/alt_mem_if_lpddr2_tg_eds/alt_mem_if_lpddr2_mem_model.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="alt_mem_if_lpddr2_mem_model.qprs"
   file="alt_mem_if/alt_mem_if_interfaces/alt_mem_if_lpddr2_emif/alt_mem_if_lpddr2_mem_model.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_mem_if/alt_mem_if_interfaces/alt_mem_if_lpddr2_emif/alt_mem_if_lpddr2_mem_model.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="alt_mem_if_lpddr2_mem_model.qprs"
   file="alt_mem_if/alt_mem_if_mem_models/alt_mem_if_lpddr2_mem_model/alt_mem_if_lpddr2_mem_model.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_mem_if/alt_mem_if_mem_models/alt_mem_if_lpddr2_mem_model/alt_mem_if_lpddr2_mem_model.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="alt_mem_if_lpddr2_mem_model.qprs"
   file="alt_mem_if/alt_mem_if_phys/alt_mem_if_lpddr2_hard_phy_core/alt_mem_if_lpddr2_mem_model.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_mem_if/alt_mem_if_phys/alt_mem_if_lpddr2_hard_phy_core/alt_mem_if_lpddr2_mem_model.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="alt_mem_if_lpddr2_mem_model.qprs"
   file="alt_mem_if/alt_mem_if_phys/alt_mem_if_lpddr2_phy_core/alt_mem_if_lpddr2_mem_model.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_mem_if/alt_mem_if_phys/alt_mem_if_lpddr2_phy_core/alt_mem_if_lpddr2_mem_model.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <component
   name="alt_mem_if_lpddr2_tg_ed"
   file="alt_mem_if/alt_mem_if_example_designs/alt_mem_if_lpddr2_tg_ed/alt_mem_if_lpddr2_tg_ed_hw.tcl"
   displayName="Altera LPDDR2 SDRAM External Memory Interface Example Design"
   version="13.1"
   description="Altera LPDDR2 SDRAM External Memory Interface Example Design"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Example Designs"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="alt_mem_if_lpddr2_tg_eds"
   file="alt_mem_if/alt_mem_if_example_designs/alt_mem_if_lpddr2_tg_eds/alt_mem_if_lpddr2_tg_eds_hw.tcl"
   displayName="Altera LPDDR2 SDRAM External Memory Interface Example Design Simulation"
   version="13.1"
   description="Altera LPDDR2 SDRAM External Memory Interface Example Design Simulation"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Example Designs"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <plugin
   name="alt_mem_if_lpddr_mem_model.qprs"
   file="alt_mem_if/alt_mem_if_example_designs/alt_mem_if_lpddr_tg_ed/alt_mem_if_lpddr_mem_model.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_mem_if/alt_mem_if_example_designs/alt_mem_if_lpddr_tg_ed/alt_mem_if_lpddr_mem_model.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="alt_mem_if_lpddr_mem_model.qprs"
   file="alt_mem_if/alt_mem_if_example_designs/alt_mem_if_lpddr_tg_eds/alt_mem_if_lpddr_mem_model.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_mem_if/alt_mem_if_example_designs/alt_mem_if_lpddr_tg_eds/alt_mem_if_lpddr_mem_model.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="alt_mem_if_lpddr_mem_model.qprs"
   file="alt_mem_if/alt_mem_if_mem_models/alt_mem_if_lpddr_mem_model/alt_mem_if_lpddr_mem_model.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_mem_if/alt_mem_if_mem_models/alt_mem_if_lpddr_mem_model/alt_mem_if_lpddr_mem_model.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="alt_mem_if_lpddr_mem_model.qprs"
   file="alt_mem_if/alt_mem_if_phys/alt_mem_if_lpddr_hard_phy_core/alt_mem_if_lpddr_mem_model.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_mem_if/alt_mem_if_phys/alt_mem_if_lpddr_hard_phy_core/alt_mem_if_lpddr_mem_model.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="alt_mem_if_lpddr_mem_model.qprs"
   file="alt_mem_if/alt_mem_if_phys/alt_mem_if_lpddr_phy_core/alt_mem_if_lpddr_mem_model.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_mem_if/alt_mem_if_phys/alt_mem_if_lpddr_phy_core/alt_mem_if_lpddr_mem_model.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <component
   name="alt_mem_if_lpddr_tg_ed"
   file="alt_mem_if/alt_mem_if_example_designs/alt_mem_if_lpddr_tg_ed/alt_mem_if_lpddr_tg_ed_hw.tcl"
   displayName="Altera LPDDR SDRAM External Memory Interface Example Design"
   version="13.1"
   description="Altera LPDDR SDRAM External Memory Interface Example Design"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Example Designs"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="alt_mem_if_lpddr_tg_eds"
   file="alt_mem_if/alt_mem_if_example_designs/alt_mem_if_lpddr_tg_eds/alt_mem_if_lpddr_tg_eds_hw.tcl"
   displayName="Altera LPDDR SDRAM External Memory Interface Example Design Simulation"
   version="13.1"
   description="Altera LPDDR SDRAM External Memory Interface Example Design Simulation"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Example Designs"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="alt_mem_if_pp_gasket"
   file="alt_mem_if/alt_mem_if_pp_gasket/alt_mem_if_pp_gasket_hw.tcl"
   displayName="DDR3 SDRAM External Memory Ping Pong PHY Gasket"
   version="13.1"
   description="DDR3 SDRAM External Memory Ping Pong PHY Gasket"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory PHYs"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <plugin
   name="alt_mem_if_qdrii_mem_model.qprs"
   file="alt_mem_if/alt_mem_if_controllers/alt_mem_if_qdrii_controller/alt_mem_if_qdrii_mem_model.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_qdrii_controller/alt_mem_if_qdrii_mem_model.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="alt_mem_if_qdrii_mem_model.qprs"
   file="alt_mem_if/alt_mem_if_example_designs/alt_mem_if_qdrii_tg_ed/alt_mem_if_qdrii_mem_model.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_mem_if/alt_mem_if_example_designs/alt_mem_if_qdrii_tg_ed/alt_mem_if_qdrii_mem_model.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="alt_mem_if_qdrii_mem_model.qprs"
   file="alt_mem_if/alt_mem_if_example_designs/alt_mem_if_qdrii_tg_eds/alt_mem_if_qdrii_mem_model.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_mem_if/alt_mem_if_example_designs/alt_mem_if_qdrii_tg_eds/alt_mem_if_qdrii_mem_model.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="alt_mem_if_qdrii_mem_model.qprs"
   file="alt_mem_if/alt_mem_if_interfaces/alt_mem_if_qdrii_emif/alt_mem_if_qdrii_mem_model.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_mem_if/alt_mem_if_interfaces/alt_mem_if_qdrii_emif/alt_mem_if_qdrii_mem_model.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="alt_mem_if_qdrii_mem_model.qprs"
   file="alt_mem_if/alt_mem_if_mem_models/alt_mem_if_qdrii_mem_model/alt_mem_if_qdrii_mem_model.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_mem_if/alt_mem_if_mem_models/alt_mem_if_qdrii_mem_model/alt_mem_if_qdrii_mem_model.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="alt_mem_if_qdrii_mem_model.qprs"
   file="alt_mem_if/alt_mem_if_phys/alt_mem_if_qdrii_phy_core/alt_mem_if_qdrii_mem_model.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_mem_if/alt_mem_if_phys/alt_mem_if_qdrii_phy_core/alt_mem_if_qdrii_mem_model.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <component
   name="alt_mem_if_qdrii_tg_ed"
   file="alt_mem_if/alt_mem_if_example_designs/alt_mem_if_qdrii_tg_ed/alt_mem_if_qdrii_tg_ed_hw.tcl"
   displayName="Altera QDR II/II+ External Memory Interface Example Design"
   version="13.1"
   description="Altera QDR II/II+ External Memory Interface Example Design"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Example Designs"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="alt_mem_if_qdrii_tg_eds"
   file="alt_mem_if/alt_mem_if_example_designs/alt_mem_if_qdrii_tg_eds/alt_mem_if_qdrii_tg_eds_hw.tcl"
   displayName="Altera QDR II/II+ External Memory Interface Example Design Simulation"
   version="13.1"
   description="Altera QDR II/II+ External Memory Interface Example Design Simulation"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Example Designs"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <plugin
   name="alt_mem_if_rldram3_mem_model.qprs"
   file="alt_mem_if/alt_mem_if_afi_drivers/alt_mem_if_rldram3_afi_driver/alt_mem_if_rldram3_mem_model.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_mem_if/alt_mem_if_afi_drivers/alt_mem_if_rldram3_afi_driver/alt_mem_if_rldram3_mem_model.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="alt_mem_if_rldram3_mem_model.qprs"
   file="alt_mem_if/alt_mem_if_controllers/alt_mem_if_rldram3_controller/alt_mem_if_rldram3_mem_model.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_rldram3_controller/alt_mem_if_rldram3_mem_model.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="alt_mem_if_rldram3_mem_model.qprs"
   file="alt_mem_if/alt_mem_if_example_designs/alt_mem_if_rldram3_tg_ed/alt_mem_if_rldram3_mem_model.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_mem_if/alt_mem_if_example_designs/alt_mem_if_rldram3_tg_ed/alt_mem_if_rldram3_mem_model.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="alt_mem_if_rldram3_mem_model.qprs"
   file="alt_mem_if/alt_mem_if_example_designs/alt_mem_if_rldram3_tg_eds/alt_mem_if_rldram3_mem_model.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_mem_if/alt_mem_if_example_designs/alt_mem_if_rldram3_tg_eds/alt_mem_if_rldram3_mem_model.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="alt_mem_if_rldram3_mem_model.qprs"
   file="alt_mem_if/alt_mem_if_interfaces/alt_mem_if_rldram3_emif/alt_mem_if_rldram3_mem_model.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_mem_if/alt_mem_if_interfaces/alt_mem_if_rldram3_emif/alt_mem_if_rldram3_mem_model.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="alt_mem_if_rldram3_mem_model.qprs"
   file="alt_mem_if/alt_mem_if_mem_models/alt_mem_if_rldram3_mem_model/alt_mem_if_rldram3_mem_model.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_mem_if/alt_mem_if_mem_models/alt_mem_if_rldram3_mem_model/alt_mem_if_rldram3_mem_model.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="alt_mem_if_rldram3_mem_model.qprs"
   file="alt_mem_if/alt_mem_if_phys/alt_mem_if_rldram3_phy_core/alt_mem_if_rldram3_mem_model.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_mem_if/alt_mem_if_phys/alt_mem_if_rldram3_phy_core/alt_mem_if_rldram3_mem_model.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <component
   name="alt_mem_if_rldram3_tg_ed"
   file="alt_mem_if/alt_mem_if_example_designs/alt_mem_if_rldram3_tg_ed/alt_mem_if_rldram3_tg_ed_hw.tcl"
   displayName="Altera RLDRAM 3 External Memory Interface Example Design"
   version="13.1"
   description="Altera RLDRAM 3 External Memory Interface Example Design"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Example Designs"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="alt_mem_if_rldram3_tg_eds"
   file="alt_mem_if/alt_mem_if_example_designs/alt_mem_if_rldram3_tg_eds/alt_mem_if_rldram3_tg_eds_hw.tcl"
   displayName="Altera RLDRAM 3 External Memory Interface Example Design Simulation"
   version="13.1"
   description="Altera RLDRAM 3 External Memory Interface Example Design Simulation"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Example Designs"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <plugin
   name="alt_mem_if_rldramii_mem_model.qprs"
   file="alt_mem_if/alt_mem_if_controllers/alt_mem_if_rldramii_controller/alt_mem_if_rldramii_mem_model.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_rldramii_controller/alt_mem_if_rldramii_mem_model.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="alt_mem_if_rldramii_mem_model.qprs"
   file="alt_mem_if/alt_mem_if_example_designs/alt_mem_if_rldramii_tg_ed/alt_mem_if_rldramii_mem_model.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_mem_if/alt_mem_if_example_designs/alt_mem_if_rldramii_tg_ed/alt_mem_if_rldramii_mem_model.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="alt_mem_if_rldramii_mem_model.qprs"
   file="alt_mem_if/alt_mem_if_example_designs/alt_mem_if_rldramii_tg_eds/alt_mem_if_rldramii_mem_model.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_mem_if/alt_mem_if_example_designs/alt_mem_if_rldramii_tg_eds/alt_mem_if_rldramii_mem_model.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="alt_mem_if_rldramii_mem_model.qprs"
   file="alt_mem_if/alt_mem_if_interfaces/alt_mem_if_rldramii_emif/alt_mem_if_rldramii_mem_model.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_mem_if/alt_mem_if_interfaces/alt_mem_if_rldramii_emif/alt_mem_if_rldramii_mem_model.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="alt_mem_if_rldramii_mem_model.qprs"
   file="alt_mem_if/alt_mem_if_mem_models/alt_mem_if_rldramii_mem_model/alt_mem_if_rldramii_mem_model.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_mem_if/alt_mem_if_mem_models/alt_mem_if_rldramii_mem_model/alt_mem_if_rldramii_mem_model.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="alt_mem_if_rldramii_mem_model.qprs"
   file="alt_mem_if/alt_mem_if_phys/alt_mem_if_rldramii_phy_core/alt_mem_if_rldramii_mem_model.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_mem_if/alt_mem_if_phys/alt_mem_if_rldramii_phy_core/alt_mem_if_rldramii_mem_model.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <component
   name="alt_mem_if_rldramii_tg_ed"
   file="alt_mem_if/alt_mem_if_example_designs/alt_mem_if_rldramii_tg_ed/alt_mem_if_rldramii_tg_ed_hw.tcl"
   displayName="Altera RLDRAM II External Memory Interface Example Design"
   version="13.1"
   description="Altera RLDRAM II External Memory Interface Example Design"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Example Designs"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="alt_mem_if_rldramii_tg_eds"
   file="alt_mem_if/alt_mem_if_example_designs/alt_mem_if_rldramii_tg_eds/alt_mem_if_rldramii_tg_eds_hw.tcl"
   displayName="Altera RLDRAM II External Memory Interface Example Design Simulation"
   version="13.1"
   description="Altera RLDRAM II External Memory Interface Example Design Simulation"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Example Designs"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="alt_mem_if_temp_sense_core"
   file="alt_mem_if/ed_comps/temp_sensor_core/alt_mem_if_temp_sensor_core_hw.tcl"
   displayName="alt_mem_if Temperature Sensor Core"
   version="13.1"
   description="alt_mem_if Temperature Sensor Core"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Example Design Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="alt_ntrlkn_10l_6g"
   file="alt_interlaken/alt_ntrlkn_10l_6g/alt_ntrlkn_10l_6g_hw.tcl"
   displayName="altera_interlaken_10lane_6g"
   version="13.1"
   description="Altera Interlaken"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Interlaken"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="alt_ntrlkn_12l_10g"
   file="alt_interlaken/alt_ntrlkn_12l_10g/alt_ntrlkn_12l_10g_hw.tcl"
   displayName="altera_interlaken_12lane_10g"
   version="13.1"
   description="Altera Interlaken"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Interlaken"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="alt_ntrlkn_12l_6g"
   file="alt_interlaken/alt_ntrlkn_12l_6g/alt_ntrlkn_12l_6g_hw.tcl"
   displayName="altera_interlaken_12lane_6g"
   version="13.1"
   description="Altera Interlaken"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Interlaken"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="alt_ntrlkn_20l_6g"
   file="alt_interlaken/alt_ntrlkn_20l_6g/alt_ntrlkn_20l_6g_hw.tcl"
   displayName="altera_interlaken_20lane_6g"
   version="13.1"
   description="Altera Interlaken"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Interlaken"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="alt_ntrlkn_4l_3g"
   file="alt_interlaken/alt_ntrlkn_4l_3g/alt_ntrlkn_4l_3g_hw.tcl"
   displayName="altera_interlaken_4lane_3g"
   version="13.1"
   description="Altera Interlaken"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Interlaken"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="alt_ntrlkn_4l_6g"
   file="alt_interlaken/alt_ntrlkn_4l_6g/alt_ntrlkn_4l_6g_hw.tcl"
   displayName="altera_interlaken_4lane_6g"
   version="13.1"
   description="Altera Interlaken"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Interlaken"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="alt_ntrlkn_8l_3g"
   file="alt_interlaken/alt_ntrlkn_8l_3g/alt_ntrlkn_8l_3g_hw.tcl"
   displayName="altera_interlaken_8lane_3g"
   version="13.1"
   description="Altera Interlaken"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Interlaken"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="alt_ntrlkn_8l_6g"
   file="alt_interlaken/alt_ntrlkn_8l_6g/alt_ntrlkn_8l_6g_hw.tcl"
   displayName="altera_interlaken_8lane_6g"
   version="13.1"
   description="Altera Interlaken"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Interlaken"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="alt_ntrlkn_hsio_bank_10g"
   file="alt_interlaken/altera_interlaken_hsio_bank/altera_interlaken_hsio_bank_10g/alt_ntrlkn_hsio_bank_10g_hw.tcl"
   displayName="alt_ntrlkn_hsio_bank_10g"
   version="13.1"
   description="Altera Interlaken HSIO Bank 10G"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories=""
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="alt_ntrlkn_hsio_bank_bpcs4"
   file="alt_interlaken/altera_interlaken_hsio_bank/altera_interlaken_hsio_bank_bpcs4/alt_ntrlkn_hsio_bank_bpcs4_hw.tcl"
   displayName="alt_ntrlkn_hsio_bank_bpcs4"
   version="13.1"
   description="Altera Interlaken HSIO Bank 6G"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories=""
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="alt_ntrlkn_hsio_bank_bpcs_3g"
   file="alt_interlaken/altera_interlaken_hsio_bank/altera_interlaken_hsio_bank_bpcs_3g/alt_ntrlkn_hsio_bank_bpcs_3g_hw.tcl"
   displayName="alt_ntrlkn_hsio_bank_bpcs_3g"
   version="13.1"
   description="Altera Interlaken HSIO Bank 3G"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories=""
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="alt_ntrlkn_hsio_bank_pmad5"
   file="alt_interlaken/altera_interlaken_hsio_bank/altera_interlaken_hsio_bank_pmad5/alt_ntrlkn_hsio_bank_pmad5_hw.tcl"
   displayName="alt_ntrlkn_hsio_bank_pmad5"
   version="13.1"
   description="Altera Interlaken HSIO Bank 6G"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories=""
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="alt_ntrlkn_oob_rx"
   file="alt_interlaken/alt_ntrlkn_oob/alt_ntrlkn_oob_rx/alt_ntrlkn_oob_rx_hw.tcl"
   displayName="alt_ntrlkn_oob_rx"
   version="13.1"
   description="Altera Interlaken Out of Band Flow Control for Receiver"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories=""
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="alt_ntrlkn_oob_tx"
   file="alt_interlaken/alt_ntrlkn_oob/alt_ntrlkn_oob_tx/alt_ntrlkn_oob_tx_hw.tcl"
   displayName="alt_ntrlkn_oob_tx"
   version="13.1"
   description="Altera Interlaken Out of Band flow control for Transmitter"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories=""
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="alt_ntrlkn_reset"
   file="alt_interlaken/alt_interlaken_rst/alt_ntrlkn_reset_hw.tcl"
   displayName="alt_ntrlkn_reset"
   version="13.1"
   description="Altera Interlaken RESET Controller"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories=""
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="alt_ntrlkn_sample_channel_client"
   file="alt_interlaken/alt_ntrlkn_sample_channel_client/alt_ntrlkn_sample_channel_client_hw.tcl"
   displayName="Interlaken Sample Client"
   version="13.1"
   description="Altera Interlaken Sample Client"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=false"
   categories="Interface Protocols/Interlaken"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/ug_interlaken.pdf" />
 </component>
 <component
   name="alt_pr"
   file="alt_pr/alt_pr/alt_pr_hw.tcl"
   displayName="Partial Reconfiguration"
   version="13.1"
   description="Partial Reconfiguration megafunction is used to reconfigure part of your design while the rest of your design continues to run."
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock,conduit,reset /// INTERNAL_COMPONENT=false"
   categories="Configuration &amp; Programming"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug" />
 </component>
 <component
   name="alt_vip_avst_video_monitor"
   file="sld/trace/monitors/alt_vip_avst_video_monitor/alt_vip_avst_video_monitor_hw.tcl"
   displayName="Avalon-ST Video Monitor"
   version="13.1"
   description="Monitors an Avalon-ST Video connection to facilitate debug of a video system. Data is captured from the datapath and exposed via one or more Avalon-ST source interfaces"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,avalon_streaming,clock,reset /// INTERNAL_COMPONENT=false"
   categories="DSP/Video and Image Processing"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="alt_vip_cadence_detect"
   file="vip/ip_library/component_ip/alt_vip_cadence_detect/alt_vip_cadence_detect_hw.tcl"
   displayName="Cadence Detect core"
   version="13.1"
   description="This receives cadence detect commands on the cmd interface and video data on the other two inputs and outputs cadence responses which a scheduler may receive and act upon."
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock,reset /// INTERNAL_COMPONENT=true"
   categories="DSP/Video and Image Processing/Component Library"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="alt_vip_cl_broadcast_dil"
   file="vip/ip_library/full_ip/cl_broadcast_deinterlacer/alt_vip_cl_broadcast_dil_hw.tcl"
   displayName="Broadcast Deinterlacer"
   version="13.1"
   description="The Broadcast Deinterlacer II combines Sobel-based quality with video-over-film capability."
   tags="AUTHORSHIP=Altera Corporation"
   categories="DSP/Video and Image Processing"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/ug_vip.pdf" />
 </component>
 <component
   name="alt_vip_cl_clp"
   file="vip/ip_library/full_ip/cl_clipper/alt_vip_cl_clp_hw.tcl"
   displayName="Clipper II"
   version="13.1"
   description="The Clipper II clips a specified portion from an input video field."
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock,reset"
   categories="DSP/Video and Image Processing"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/ug_vip.pdf" />
 </component>
 <component
   name="alt_vip_cl_cvi"
   file="vip/ip_library/full_ip/cl_cvi/alt_vip_cl_cvi_hw.tcl"
   displayName="Clocked Video Input II"
   version="13.1"
   description="The Clocked Video Input II converts standard video formats such as BT656 and VGA to Avalon-ST Video."
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock,conduit,reset /// INTERNAL_COMPONENT=true"
   categories="Video and Image Processing/IO"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/ug_vip.pdf" />
 </component>
 <component
   name="alt_vip_cl_dil"
   file="vip/ip_library/full_ip/cl_deinterlacer/alt_vip_cl_dil_hw.tcl"
   displayName="Deinterlacer II (with Sobel based HQ mode)"
   version="13.1"
   description="The Deinterlacer II has been redesigned with a Sobel-based High Quality (HQ) mode."
   tags="AUTHORSHIP=Altera Corporation"
   categories="DSP/Video and Image Processing"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/ug_vip.pdf" />
 </component>
 <component
   name="alt_vip_cl_scl"
   file="vip/ip_library/full_ip/cl_scaler/alt_vip_cl_scl_hw.tcl"
   displayName="Scaler II - Edge Adaptive"
   version="13.1"
   description="The Scaler II up-scales or down-scales video fields using nearest neighbour, biliner, bicubic, polyphase or edge adaptive algorithms."
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock,reset"
   categories="DSP/Video and Image Processing"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/ug_vip.pdf" />
 </component>
 <component
   name="alt_vip_cl_swi"
   file="vip/ip_library/full_ip/cl_switch/alt_vip_cl_swi_hw.tcl"
   displayName="Switch II"
   version="13.0"
   description="The Video Switch"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,clock,interrupt /// INTERNAL_COMPONENT=true"
   categories="DSP/Video and Image Processing"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/ug_vip.pdf" />
 </component>
 <component
   name="alt_vip_clip"
   file="clipper/lib/alt_vip_clip.cpp"
   displayName="Clipper"
   version="13.1"
   description="The Clipper selects a portion of a video frame to clip out and discards the remainder."
   tags="CONNECTION_TYPES=avalon_streaming,avalon,interrupt"
   categories="Video and Image Processing"
   factory="CuspFactory" />
 <component
   name="alt_vip_clipper_alg_core"
   file="vip/ip_library/component_ip/alt_vip_clipper_alg_core/alt_vip_clipper_alg_core_hw.tcl"
   displayName="Clipper Algorithmic Core"
   version="13.1"
   description="Removes pixels from the start and/or end of video lines"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock,reset /// INTERNAL_COMPONENT=true"
   categories="DSP/Video and Image Processing/Component Library"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="alt_vip_clipper_scheduler"
   file="vip/ip_library/component_ip/alt_vip_clipper_scheduler/alt_vip_clipper_scheduler_hw.tcl"
   displayName="Clipper Scheduler"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock,reset /// INTERNAL_COMPONENT=true"
   categories="DSP/Video and Image Processing/Component Library"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="alt_vip_control_slave"
   file="vip/ip_library/component_ip/utility/alt_vip_control_slave/alt_vip_control_slave_hw.tcl"
   displayName="Avalon-MM Control Slave"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock,reset /// INTERNAL_COMPONENT=true"
   categories="DSP/Video and Image Processing/Component Library"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="alt_vip_cpr"
   file="color_plane_sequencer/lib/alt_vip_cpr.cpp"
   displayName="Color Plane Sequencer"
   version="13.1"
   description="The Color Plane Sequencer rearranges the position/order of the channels in an Avalon-ST Video connection."
   tags="CONNECTION_TYPES=avalon_streaming"
   categories="Video and Image Processing"
   factory="CuspFactory" />
 <component
   name="alt_vip_crs"
   file="chroma_resampler/lib/alt_vip_crs.cpp"
   displayName="Chroma Resampler"
   version="13.1"
   description="The Chroma Resampler resamples video data to and from common sampling formats including, 4:4:4, 4:2:2 and 4:2:0"
   tags="CONNECTION_TYPES=avalon_streaming"
   categories="Video and Image Processing"
   factory="CuspFactory" />
 <component
   name="alt_vip_csc"
   file="csc/lib/alt_vip_csc.cpp"
   displayName="CSC"
   version="13.1"
   description="The Color Space Converter transforms video data between color spaces."
   tags="CONNECTION_TYPES=avalon_streaming,avalon,interrupt"
   categories="Video and Image Processing"
   factory="CuspFactory" />
 <component
   name="alt_vip_cti"
   file="clocked_video_input/alt_vip_cti_hw.tcl"
   displayName="Clocked Video Input"
   version="13.1"
   description="The Clocked Video Input converts standard video formats such as BT656 and VGA to Avalon-ST Video."
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock"
   categories="Video and Image Processing/IO"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/ug_vip.pdf" />
 </component>
 <plugin
   name="alt_vip_cti.qprs"
   file="clocked_video_input/alt_vip_cti.qprs"
   displayName="${IP_ROOTDIR}/altera/clocked_video_input/alt_vip_cti.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <component
   name="alt_vip_cts"
   file="control_synchronizer/full_ip/control_synchronizer/alt_vip_cts_hw.tcl"
   displayName="Control Synchronizer"
   version="13.1"
   description="The control synchronizer"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,clock,interrupt"
   categories="Video and Image Processing"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/ug_vip.pdf" />
 </component>
 <component
   name="alt_vip_cvi_core"
   file="vip/ip_library/component_ip/alt_vip_cvi_core/alt_vip_cvi_core_hw.tcl"
   displayName="alt_vip_cvi_core"
   version="13.0"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock,reset /// INTERNAL_COMPONENT=true"
   categories="DSP/Video and Image Processing/Component Library"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="alt_vip_dil"
   file="deinterlacer/lib/alt_vip_dil.cpp"
   displayName="Deinterlacer"
   version="13.1"
   description="The Deinterlacer converts interlaced video to progressive video using &quot;Bob&quot;, &quot;Weave&quot; or &quot;Motion Adaptive&quot; algorithms."
   tags="CONNECTION_TYPES=avalon,interrupt,avalon_streaming"
   categories="Video and Image Processing"
   factory="CuspFactory" />
 <component
   name="alt_vip_dil_algorithm"
   file="vip/ip_library/component_ip/alt_vip_dil_algorithm/alt_vip_dil_algorithm_hw.tcl"
   displayName="Deinterlace algorithmic core"
   version="13.1"
   description="Receives deinterlace commands (on the cmd interface), reads the video data on the bob, weave and motion interfaces and sources deinterlaced video on dout interface"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock,reset /// INTERNAL_COMPONENT=true"
   categories="DSP/Video and Image Processing/Component Library"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="alt_vip_dil_low_angle_algorithm"
   file="vip/ip_library/component_ip/alt_vip_dil_low_angle_algorithm/alt_vip_dil_low_angle_algorithm_hw.tcl"
   displayName="Deinterlace algorithmic core (high quality)"
   version="13.1"
   description="Receives deinterlace commands (on the cmd interface), reads the video data on the bob, weave and motion interfaces and sources deinterlaced video on dout interface"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock,reset /// INTERNAL_COMPONENT=true"
   categories="DSP/Video and Image Processing/Component Library"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="alt_vip_dil_scheduler"
   file="vip/ip_library/component_ip/alt_vip_dil_scheduler/alt_vip_dil_scheduler_hw.tcl"
   displayName="Deinterlacer scheduler"
   version="13.1"
   description="Scheduler for the deinterlacer core"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock,reset /// INTERNAL_COMPONENT=true"
   categories="DSP/Video and Image Processing/Component Library"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="alt_vip_dil_sobel_scheduler"
   file="vip/ip_library/component_ip/alt_vip_dil_sobel_scheduler/alt_vip_dil_sobel_scheduler_hw.tcl"
   displayName="Deinterlacer scheduler"
   version="13.1"
   description="Scheduler for the HQ Sobel deinterlacer core"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock,reset /// INTERNAL_COMPONENT=true"
   categories="DSP/Video and Image Processing/Component Library"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="alt_vip_dil_vof_scheduler"
   file="vip/ip_library/component_ip/alt_vip_dil_vof_scheduler/alt_vip_dil_vof_scheduler_hw.tcl"
   displayName="Broadcast Deinterlacer scheduler"
   version="13.1"
   description="Scheduler for the Broadcast deinterlacer core"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock,reset /// INTERNAL_COMPONENT=true"
   categories="DSP/Video and Image Processing/Component Library"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="alt_vip_duplicator"
   file="vip/ip_library/component_ip/utility/alt_vip_duplicator/alt_vip_duplicator_hw.tcl"
   displayName="Packet Duplicator"
   version="13.1"
   description="Forward incoming packets, duplicating them for multiple recipients when requested"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock,reset /// INTERNAL_COMPONENT=true"
   categories="DSP/Video and Image Processing/Component Library"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="alt_vip_fir"
   file="fir_filter_2d/lib/alt_vip_fir.cpp"
   displayName="FIR Filter 2D"
   version="13.1"
   description="The 2D FIR Filter performs 2D convolution of images using matrices of 3x3, 5x5, or 7x7 coefficients."
   tags="CONNECTION_TYPES=avalon_streaming,avalon,interrupt"
   categories="Video and Image Processing"
   factory="CuspFactory" />
 <component
   name="alt_vip_fir_alg_core"
   file="vip/ip_library/component_ip/processing/alt_vip_fir_alg_core/alt_vip_fir_alg_core_hw.tcl"
   displayName="FIR Algorithmic Core"
   version="13.1"
   description="This block filters a line of data using either a standard 2D FIR Filter or an edge adaptive sharpening filter"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock,reset /// INTERNAL_COMPONENT=true"
   categories="DSP/Video and Image Processing/Component Library"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="alt_vip_fir_scheduler"
   file="vip/ip_library/component_ip/schedulers/alt_vip_fir_scheduler/alt_vip_fir_scheduler_hw.tcl"
   displayName="FIR Scheduler"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock,reset /// INTERNAL_COMPONENT=true"
   categories="DSP/Video and Image Processing/Component Library"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="alt_vip_gam"
   file="gamma_corrector/lib/alt_vip_gam.cpp"
   displayName="Gamma Corrector"
   version="13.1"
   description="The Gamma Corrector allows video streams to be corrected for the non-linear color response of display devices."
   tags="CONNECTION_TYPES=avalon_streaming,avalon,interrupt"
   categories="Video and Image Processing"
   factory="CuspFactory" />
 <component
   name="alt_vip_itc"
   file="clocked_video_output/alt_vip_itc_hw.tcl"
   displayName="Clocked Video Output"
   version="13.1"
   description="The Clocked Video Output converts Avalon-ST Video to standard video formats such as BT656 or VGA."
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock"
   categories="Video and Image Processing/IO"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/ug_vip.pdf" />
 </component>
 <plugin
   name="alt_vip_itc.qprs"
   file="clocked_video_output/alt_vip_itc.qprs"
   displayName="${IP_ROOTDIR}/altera/clocked_video_output/alt_vip_itc.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <component
   name="alt_vip_itl"
   file="interlacer/lib/alt_vip_itl.cpp"
   displayName="Interlacer"
   version="13.1"
   description="The Interlacer converts progressive video to interlaced video."
   tags="CONNECTION_TYPES=avalon_streaming,avalon,interrupt"
   categories="Video and Image Processing"
   factory="CuspFactory" />
 <component
   name="alt_vip_line_buffer"
   file="vip/ip_library/component_ip/utility/alt_vip_line_buffer/alt_vip_line_buffer_hw.tcl"
   displayName="Video Line Buffer"
   version="13.1"
   description="This block receives lines of video data on its Avalon-ST Message Data sink,
stores them and outputs kernels of lines through one or more Avalon-ST Message Data sources.
Operations are controlled through an Avalon-ST Message Command sink"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock,reset /// INTERNAL_COMPONENT=true"
   categories="DSP/Video and Image Processing/Component Library"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="alt_vip_med"
   file="median_filter_2d/lib/alt_vip_med.cpp"
   displayName="Median Filter 2D"
   version="13.1"
   description="The 2D Median Filter provides a means to apply 3x3, 5x5 or 7x7 pixel median filters to video images."
   tags="CONNECTION_TYPES=avalon_streaming"
   categories="Video and Image Processing"
   factory="CuspFactory" />
 <component
   name="alt_vip_message_width_adapt"
   file="vip/ip_library/component_ip/utility/alt_vip_message_width_adapt/alt_vip_message_width_adapt_hw.tcl"
   displayName="Avalon-ST Message Width Adapter"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock,reset /// INTERNAL_COMPONENT=true"
   categories="DSP/Video and Image Processing/Component Library"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="alt_vip_mix"
   file="alpha_blending_mixer/lib/alt_vip_mix.cpp"
   displayName="Alpha Blending Mixer"
   version="13.1"
   description="The Alpha Blending Mixer mixes together up to twelve image layers. Both picture-in-picture mixing and image blending are supported."
   tags="CONNECTION_TYPES=avalon_streaming,avalon,interrupt"
   categories="Video and Image Processing"
   factory="CuspFactory" />
 <component
   name="alt_vip_motion_detect"
   file="vip/ip_library/component_ip/alt_vip_motion_detect/alt_vip_motion_detect_hw.tcl"
   displayName="Motion detect core"
   version="13.1"
   description="Receives motion detect commands (on the cmd interface), reads the video data on the video and motion interfaces and sources motion vectors on the motion and dout interfaces"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock,reset /// INTERNAL_COMPONENT=true"
   categories="DSP/Video and Image Processing/Component Library"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="alt_vip_packet_demux"
   file="vip/ip_library/component_ip/utility/alt_vip_packet_demux/alt_vip_packet_demux_hw.tcl"
   displayName="Packet Demux"
   version="13.1"
   description="Forward incoming packets to one of (up to) 16 outputs"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock,reset /// INTERNAL_COMPONENT=true"
   categories="DSP/Video and Image Processing/Component Library"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="alt_vip_packet_mux"
   file="vip/ip_library/component_ip/utility/alt_vip_packet_mux/alt_vip_packet_mux_hw.tcl"
   displayName="Packet Mux"
   version="13.1"
   description="Mux up to 16 incoming streams of Avalon-ST packets"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock,reset /// INTERNAL_COMPONENT=true"
   categories="DSP/Video and Image Processing/Component Library"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="alt_vip_packet_reader"
   file="vip/ip_library/component_ip/legacy/alt_vip_packet_reader/alt_vip_packet_reader_hw.tcl"
   displayName="Packet Reader"
   version="13.1"
   description="Receives packet read commands (on the cmd interface), reads the packet data on the read_master Avalon-MM master interface and sources it on the dout Avalon-ST streaming interface"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock,reset /// INTERNAL_COMPONENT=true"
   categories="DSP/Video and Image Processing/Component Library"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="alt_vip_packet_writer"
   file="vip/ip_library/component_ip/legacy/alt_vip_packet_writer/alt_vip_packet_writer_hw.tcl"
   displayName="Packet Writer"
   version="13.1"
   description="Receives packet write commands (on the cmd interface), sinks the write data from the din interface and writes it on the Avalon-MM master write_master interface "
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock,reset /// INTERNAL_COMPONENT=true"
   categories="DSP/Video and Image Processing/Component Library"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="alt_vip_rgb2grey"
   file="vip/verification/dut/alt_vip_rgb2grey_hw.tcl"
   displayName="RGBtogreyscaleconvertor"
   version="1.0"
   description="RGB to Greyscale converter"
   tags="AUTHORSHIP=Altera /// CONNECTION_TYPES=avalon_streaming,clock,reset /// INTERNAL_COMPONENT=false"
   categories=""
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="true" />
  <tag2 key="COMPONENT_HIDE_FROM_QSYS" value="true" />
 </component>
 <component
   name="alt_vip_scaler_alg_core"
   file="vip/ip_library/component_ip/processing/alt_vip_scaler_alg_core/alt_vip_scaler_alg_core_hw.tcl"
   displayName="Scaler Algorithmic Core"
   version="13.1"
   description="This block scales a line of video data using bilinear, bicubic or polyphase algorithms according
	o a scaling ratio defined through the Avalon-ST Message Command port"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock,reset /// INTERNAL_COMPONENT=true"
   categories="DSP/Video and Image Processing/Component Library"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="alt_vip_scaler_kernel_creator"
   file="vip/ip_library/component_ip/processing/alt_vip_scaler_kernel_creator/alt_vip_scaler_kernel_creator_hw.tcl"
   displayName="Scaler Kernel Creator"
   version="13.1"
   description="This block calculates the kernel center lines required to produce each output line in an
uscaled or downscaled image, as well as bilinear errors or bicubic/polyphase phase numbers where required"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock,reset /// INTERNAL_COMPONENT=true"
   categories="DSP/Video and Image Processing/Component Library"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="alt_vip_scaler_scheduler"
   file="vip/ip_library/component_ip/schedulers/alt_vip_scaler_scheduler/alt_vip_scaler_scheduler_hw.tcl"
   displayName="Scaler Scheduler"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock,reset /// INTERNAL_COMPONENT=true"
   categories="DSP/Video and Image Processing/Component Library"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="alt_vip_swi"
   file="switch/full_ip/switch/alt_vip_swi_hw.tcl"
   displayName="Switch"
   version="13.1"
   description="The Video Switch"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,clock"
   categories="Video and Image Processing"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/ug_vip.pdf" />
 </component>
 <component
   name="alt_vip_tpg"
   file="test_pattern_generator/lib/alt_vip_tpg.cpp"
   displayName="Test Pattern Generator"
   version="13.1"
   description="The Test Pattern Generator is a core that generates video fields with color bars according to the specifications of the Avalon-ST Video protocol."
   tags="CONNECTION_TYPES=avalon_streaming,avalon,interrupt"
   categories="Video and Image Processing"
   factory="CuspFactory" />
 <component
   name="alt_vip_vfb"
   file="frame_buffer/lib/alt_vip_vfb.cpp"
   displayName="Frame Buffer"
   version="13.1"
   description="The Frame Buffer provides a means to double or triple buffer video frames."
   tags="CONNECTION_TYPES=avalon_streaming,avalon,interrupt"
   categories="Video and Image Processing"
   factory="CuspFactory" />
 <component
   name="alt_vip_vfr"
   file="frame_reader/full_ip/frame_reader/alt_vip_vfr_hw.tcl"
   displayName="Frame Reader"
   version="13.1"
   description="The Frame Reader Megacore can be used to read a video stream from video frames stored a memory buffer"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,clock,interrupt"
   categories="Video and Image Processing"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/ug_vip.pdf" />
 </component>
 <component
   name="alt_vip_video_input_bridge"
   file="vip/ip_library/component_ip/processing/alt_vip_video_input_bridge/alt_vip_video_input_bridge_hw.tcl"
   displayName="Video Input Bridge"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock,reset /// INTERNAL_COMPONENT=true"
   categories="DSP/Video and Image Processing/Component Library"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="alt_vip_video_output_bridge"
   file="vip/ip_library/component_ip/processing/alt_vip_video_output_bridge/alt_vip_video_output_bridge_hw.tcl"
   displayName="Video Output Bridge"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock,reset /// INTERNAL_COMPONENT=true"
   categories="DSP/Video and Image Processing/Component Library"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="alt_vip_video_over_film"
   file="vip/ip_library/component_ip/alt_vip_video_over_film/alt_vip_video_over_film_hw.tcl"
   displayName="Video over film core"
   version="13.1"
   description="Receives motion detect and VOF commands (on the cmd interface), reads the video data on the video and motion interfaces and sources motion vectors on the motion and dout interfaces"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock,reset /// INTERNAL_COMPONENT=true"
   categories="DSP/Video and Image Processing/Component Library"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="alt_xcvr_reconfig"
   file="alt_xcvr_reconfig/alt_xcvr_reconfig/alt_xcvr_reconfig_hw.tcl"
   displayName="Transceiver Reconfiguration Controller"
   version="13.1"
   description="Transceiver Reconfiguration Controller is used to dynamically calibrate and reconfigure features of PHY IP cores"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,clock,conduit,reset /// INTERNAL_COMPONENT=false"
   categories="Interface Protocols/Transceiver PHY"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/xcvr_user_guide.pdf" />
 </component>
 <component
   name="alt_xcvr_reconfig_cpu_ctrl_if"
   file="alt_xcvr_reconfig/alt_xcvr_reconfig_soc/alt_xcvr_reconfig_cpu_ctrl_if_hw.tcl"
   displayName="Reconfiguration Interface Control"
   version="11.0"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,clock,interrupt,reset /// INTERNAL_COMPONENT=true"
   categories="Transceiver Reconfiguration Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="true" />
 </component>
 <component
   name="alt_xcvr_reconfig_cpu_ram_if"
   file="alt_xcvr_reconfig/alt_xcvr_reconfig_soc/alt_xcvr_reconfig_cpu_ram_if_hw.tcl"
   displayName="alt_xcvr_reconfig_cpu_ram_if"
   version="11.0"
   description="Interface to external memory for alt_xcvr_reconfig_cpu"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,clock,reset /// INTERNAL_COMPONENT=true"
   categories="Transceiver Reconfiguration Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="true" />
 </component>
 <component
   name="altchip_id"
   file="altchip_id/source/altchip_id_hw.tcl"
   displayName="Altera Unique Chip ID"
   version="13.1"
   description="The ALTCHIP_ID megafunction allows you to read the unique chip ID"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock,reset /// INTERNAL_COMPONENT=false"
   categories="Configuration &amp; Programming"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altdq_dqs2"
   file="altdq_dqs2/altdq_dqs2_hw.tcl"
   displayName="ALTDQ_DQS2"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock,conduit /// INTERNAL_COMPONENT=true"
   categories="I/O"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/ug_altdq_dqs2.pdf" />
 </component>
 <component
   name="altera_address_span_extender"
   file="merlin/altera_address_span_extender/altera_address_span_extender_hw.tcl"
   displayName="Address Span Extender"
   version="1.2"
   description="Creates a windowed bridge to allow masters to access a larger address map."
   tags="AUTHORSHIP=Altera Corp /// CONNECTION_TYPES=avalon,clock,reset"
   categories="Window Bridge"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_adv_seu_detection"
   file="altera_adv_seu_detection/adv_seu_detection/adv_seu_detection_hw.tcl"
   displayName="Altera Adv SEU Detection"
   version="13.1"
   description="Altera Advanced SEU Detection"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories=""
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_QSYS" value="true" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/ug_alt_adv_seu_detection.pdf" />
 </component>
 <component
   name="altera_adv_seu_detection_core"
   file="altera_adv_seu_detection/adv_seu_detection_core/adv_seu_detection_core_hw.tcl"
   displayName="Altera Advanced SEU Detection core"
   version="13.1"
   description="Altera Advanced SEU Detection core component"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock,conduit,reset /// INTERNAL_COMPONENT=true"
   categories=""
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_QSYS" value="true" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_avalon_cf"
   file="sopc_builder_ip/altera_avalon_cf/altera_avalon_cf_hw.tcl"
   displayName="Altera Avalon Compact Flash"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=false"
   categories="Memories and Memory Controllers/External Memory Interfaces/Flash Interfaces"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="Data Sheet "
     type="OTHER"
     url="http://www.altera.com/literature/hb/nios2/qts_qii55005.pdf" />
  <documentUrl
     displayName="Vendor&apos;s Website"
     type="OTHER"
     url="http://www.eurekatech.com" />
 </component>
 <plugin
   name="altera_avalon_cf_driver"
   file="sopc_builder_ip/altera_avalon_cf/altera_avalon_cf_sw.tcl"
   displayName="altera_avalon_cf_driver"
   version="13.1"
   description=""
   tags="SW_DRIVER_OS_TYPE=hal,ucosii /// SW_DRIVER_ASSOCIATED_HW_MODULE=altera_avalon_cf"
   categories="driver_element"
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.embeddedsw.bsp.elements.IBaseSoftwareElement"
   factory="EmbeddedSwTclDriverFactory" />
 <plugin
   name="altera_avalon_cfi_flash_driver"
   file="sopc_builder_ip/altera_avalon_cfi_flash/altera_avalon_cfi_flash_sw.tcl"
   displayName="altera_avalon_cfi_flash_driver"
   version="13.1"
   description=""
   tags="SW_DRIVER_OS_TYPE=hal,ucosii /// SW_DRIVER_ASSOCIATED_HW_MODULE=altera_avalon_cfi_flash"
   categories="driver_element"
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.embeddedsw.bsp.elements.IBaseSoftwareElement"
   factory="EmbeddedSwTclDriverFactory" />
 <component
   name="altera_avalon_clock_reset_source"
   file="sopc_builder_ip/verification/altera_avalon_clock_reset_source/altera_avalon_clock_reset_source_hw.tcl"
   displayName="Altera Avalon Clock and Reset Source"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Avalon Verification Suite"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_avalon_clock_source"
   file="sopc_builder_ip/verification/altera_avalon_clock_source/altera_avalon_clock_source_hw.tcl"
   displayName="Altera Clock Source BFM"
   version="13.1"
   description="Altera Clock Source BFM"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=false"
   categories="Avalon Verification Suite"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_avalon_data_pattern_checker"
   file="gx_debug/altera_avalon_data_pattern_checker/altera_avalon_data_pattern_checker_hw.tcl"
   displayName="Altera Avalon Data Pattern Checker"
   version="13.1"
   description="Altera Avalon Data Pattern Checker"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,clock,reset /// INTERNAL_COMPONENT=false"
   categories="Peripherals/Debug and Performance"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="false" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/ug_embedded_ip.pdf" />
 </component>
 <component
   name="altera_avalon_data_pattern_checker_core"
   file="gx_debug/altera_avalon_data_pattern_checker/altera_avalon_data_pattern_checker_core_hw.tcl"
   displayName="Avalon-ST Data Pattern Checker core"
   version="13.1"
   description="An parallel data pattern checker core"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,clock /// INTERNAL_COMPONENT=true"
   categories="Peripherals/Debug and Performance"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/ug_embedded_ip.pdf" />
 </component>
 <component
   name="altera_avalon_data_pattern_generator"
   file="gx_debug/altera_avalon_data_pattern_generator/altera_avalon_data_pattern_generator_hw.tcl"
   displayName="Altera Avalon Data Pattern Generator"
   version="13.1"
   description="An parallel data pattern generator"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,clock,reset /// INTERNAL_COMPONENT=false"
   categories="Peripherals/Debug and Performance"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="false" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/ug_embedded_ip.pdf" />
 </component>
 <component
   name="altera_avalon_data_pattern_generator_core"
   file="gx_debug/altera_avalon_data_pattern_generator/altera_avalon_data_pattern_generator_core_hw.tcl"
   displayName="Data Pattern Generator core"
   version="13.1"
   description="An parallel data pattern generator core"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,clock /// INTERNAL_COMPONENT=true"
   categories="Peripherals/Debug and Performance"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/ug_embedded_ip.pdf" />
 </component>
 <component
   name="altera_avalon_dc_fifo"
   file="sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl"
   displayName="Avalon-ST Dual Clock FIFO"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation"
   categories="Memories and Memory Controllers/On-Chip"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/hb/nios2/qts_qii55014.pdf" />
 </component>
 <component
   name="altera_avalon_dma"
   file="sopc_builder_ip/altera_avalon_dma/altera_avalon_dma_hw.tcl"
   displayName="DMA Controller"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=false"
   categories="Bridges and Adapters/DMA"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="Data Sheet"
     type="OTHER"
     url="http://www.altera.com/literature/hb/nios2/n2cpu_nii51006.pdf" />
 </component>
 <plugin
   name="altera_avalon_dma_driver"
   file="sopc_builder_ip/altera_avalon_dma/altera_avalon_dma_sw.tcl"
   displayName="altera_avalon_dma_driver"
   version="13.1"
   description=""
   tags="SW_DRIVER_OS_TYPE=hal,ucosii /// SW_DRIVER_ASSOCIATED_HW_MODULE=altera_avalon_dma"
   categories="driver_element"
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.embeddedsw.bsp.elements.IBaseSoftwareElement"
   factory="EmbeddedSwTclDriverFactory" />
 <component
   name="altera_avalon_em_pc"
   file="alt_mem_if/altera_avalon_mm_efficiency_monitor/top/altera_core_em_pc_hw.tcl"
   displayName="Altera Avalon-MM Efficiency Monitor and Protocol Checker"
   version="13.1"
   description="Altera Avalon-MM Efficiency Monitor and Protocol Checker"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=false"
   categories="Memories and Memory Controllers/External Memory Interfaces/Performance Monitors"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_avalon_em_pc_core"
   file="alt_mem_if/altera_avalon_mm_efficiency_monitor/altera_uniphy_efficiency_and_protocol_core/altera_core_em_pc_core_hw.tcl"
   displayName="Altera Avalon-MM Efficiency Monitor and Protcol Checker Core"
   version="13.1"
   description="Altera Avalon-MM Efficiency Monitor and Protocol Checker Core"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Performance Monitor Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_avalon_epcs_flash_controller"
   file="sopc_builder_ip/altera_avalon_epcs_flash_controller/altera_avalon_epcs_flash_controller_hw.tcl"
   displayName="EPCS/EPCQx1 Serial Flash Controller"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=false"
   categories="Memories and Memory Controllers/External Memory Interfaces/Memory Interfaces/Flash"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="Data Sheet"
     type="OTHER"
     url="http://www.altera.com/literature/hb/nios2/n2cpu_nii51012.pdf" />
 </component>
 <plugin
   name="altera_avalon_epcs_flash_controller_driver"
   file="sopc_builder_ip/altera_avalon_epcs_flash_controller/altera_avalon_epcs_flash_controller_sw.tcl"
   displayName="altera_avalon_epcs_flash_controller_driver"
   version="13.1"
   description=""
   tags="SW_DRIVER_OS_TYPE=hal,ucosii /// SW_DRIVER_ASSOCIATED_HW_MODULE=altera_avalon_epcs_flash_controller"
   categories="driver_element"
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.embeddedsw.bsp.elements.IBaseSoftwareElement"
   factory="EmbeddedSwTclDriverFactory" />
 <component
   name="altera_avalon_fifo"
   file="sopc_builder_ip/altera_avalon_fifo/altera_avalon_fifo_hw.tcl"
   displayName="On-Chip FIFO Memory"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=false"
   categories="Memories and Memory Controllers/On-Chip"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="Data Sheet "
     type="OTHER"
     url="http://www.altera.com/literature/hb/nios2/qts_qii55002.pdf" />
 </component>
 <plugin
   name="altera_avalon_fifo_driver"
   file="sopc_builder_ip/altera_avalon_fifo/altera_avalon_fifo_sw.tcl"
   displayName="altera_avalon_fifo_driver"
   version="13.1"
   description=""
   tags="SW_DRIVER_OS_TYPE=hal,ucosii /// SW_DRIVER_ASSOCIATED_HW_MODULE=altera_avalon_fifo"
   categories="driver_element"
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.embeddedsw.bsp.elements.IBaseSoftwareElement"
   factory="EmbeddedSwTclDriverFactory" />
 <component
   name="altera_avalon_half_rate_bridge"
   file="sopc_builder_ip/altera_avalon_half_rate_bridge/altera_avalon_half_rate_bridge_hw.tcl"
   displayName="Avalon MM DDR Memory Half Rate Bridge"
   version="13.1"
   description="Half Rate Bridge for DDR, DDR2 and DDR3 SDRAM High Performance Controllers"
   tags="AUTHORSHIP=Altera Corporation"
   categories="Bridges and Adapters/Memory Mapped"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/hb/qts/qts_qii54020.pdf" />
 </component>
 <component
   name="altera_avalon_interrupt_sink"
   file="sopc_builder_ip/verification/altera_avalon_interrupt_sink/altera_avalon_interrupt_sink_hw.tcl"
   displayName="Altera Avalon Interrupt Sink"
   version="13.1"
   description=""
   tags="INTERNAL_COMPONENT=false"
   categories="Avalon Verification Suite"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_avalon_interrupt_source"
   file="sopc_builder_ip/verification/altera_avalon_interrupt_source/altera_avalon_interrupt_source_hw.tcl"
   displayName="Altera Avalon Interrupt Source"
   version="13.1"
   description=""
   tags="INTERNAL_COMPONENT=false"
   categories="Avalon Verification Suite"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_avalon_jtag_uart"
   file="sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl"
   displayName="JTAG UART"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=false"
   categories="Interface Protocols/Serial"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="Data Sheet "
     type="OTHER"
     url="http://www.altera.com/literature/hb/nios2/n2cpu_nii51009.pdf" />
 </component>
 <plugin
   name="altera_avalon_jtag_uart_driver"
   file="sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_sw.tcl"
   displayName="altera_avalon_jtag_uart_driver"
   version="13.1"
   description=""
   tags="SW_DRIVER_OS_TYPE=hal,ucosii /// SW_DRIVER_ASSOCIATED_HW_MODULE=altera_avalon_jtag_uart"
   categories="driver_element"
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.embeddedsw.bsp.elements.IBaseSoftwareElement"
   factory="EmbeddedSwTclDriverFactory" />
 <plugin
   name="altera_avalon_jtag_uart_lwhal_driver"
   file="sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_lwhal_sw.tcl"
   displayName="altera_avalon_jtag_uart_lwhal_driver"
   version="13.1"
   description=""
   tags="SW_DRIVER_OS_TYPE=lwhal /// SW_DRIVER_ASSOCIATED_HW_MODULE=altera_avalon_jtag_uart"
   categories="driver_element"
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.embeddedsw.bsp.elements.IBaseSoftwareElement"
   factory="EmbeddedSwTclDriverFactory" />
 <plugin
   name="altera_avalon_lan91c111_hal_driver"
   file="sopc_builder_ip/altera_avalon_lan91c111/altera_avalon_lan91c111_hal_sw.tcl"
   displayName="altera_avalon_lan91c111_hal_driver"
   version="13.1"
   description=""
   tags="SW_DRIVER_OS_TYPE=hal /// SW_DRIVER_ASSOCIATED_HW_MODULE=altera_avalon_lan91c111"
   categories="driver_element"
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.embeddedsw.bsp.elements.IBaseSoftwareElement"
   factory="EmbeddedSwTclDriverFactory" />
 <plugin
   name="altera_avalon_lan91c111_ucosii_driver"
   file="sopc_builder_ip/altera_avalon_lan91c111/altera_avalon_lan91c111_ucosii_sw.tcl"
   displayName="altera_avalon_lan91c111_ucosii_driver"
   version="13.1"
   description=""
   tags="SW_DRIVER_OS_TYPE=ucosii /// SW_DRIVER_ASSOCIATED_HW_MODULE=altera_avalon_lan91c111"
   categories="driver_element"
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.embeddedsw.bsp.elements.IBaseSoftwareElement"
   factory="EmbeddedSwTclDriverFactory" />
 <component
   name="altera_avalon_lcd_16207"
   file="sopc_builder_ip/altera_avalon_lcd_16207/altera_avalon_lcd_16207_hw.tcl"
   displayName="Altera Avalon LCD 16207"
   version="13.1"
   description="The Optrex 16207 LCD Controller core provides the hardware interface required for a Nios II processor to display characters on an Optrex 16207 (or equivalent) 16x2-character LCD panel. Device drivers are provided in the HAL system library for the Nios II processor. There are no user-configurable settings."
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=false"
   categories="Peripherals/Display"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="Data Sheet "
     type="OTHER"
     url="http://www.altera.com/literature/hb/nios2/n2cpu_nii51019.pdf" />
 </component>
 <plugin
   name="altera_avalon_lcd_16207_driver"
   file="sopc_builder_ip/altera_avalon_lcd_16207/altera_avalon_lcd_16207_sw.tcl"
   displayName="altera_avalon_lcd_16207_driver"
   version="13.1"
   description=""
   tags="SW_DRIVER_OS_TYPE=hal,ucosii /// SW_DRIVER_ASSOCIATED_HW_MODULE=altera_avalon_lcd_16207"
   categories="driver_element"
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.embeddedsw.bsp.elements.IBaseSoftwareElement"
   factory="EmbeddedSwTclDriverFactory" />
 <plugin
   name="altera_avalon_mailbox_driver"
   file="sopc_builder_ip/altera_avalon_mailbox/altera_avalon_mailbox_sw.tcl"
   displayName="altera_avalon_mailbox_driver"
   version="13.1"
   description=""
   tags="SW_DRIVER_OS_TYPE=hal,ucosii /// SW_DRIVER_ASSOCIATED_HW_MODULE=altera_avalon_mailbox"
   categories="driver_element"
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.embeddedsw.bsp.elements.IBaseSoftwareElement"
   factory="EmbeddedSwTclDriverFactory" />
 <component
   name="altera_avalon_mailbox_simple"
   file="altera_avalon_mailbox/altera_avalon_mailbox_simple_hw.tcl"
   displayName="Altera Avalon Mailbox (simple)"
   version="13.1"
   description="This component provides communication channel between two processors in the form of message passing. This component only handle one direction of message passing."
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,clock,interrupt,reset /// INTERNAL_COMPONENT=false"
   categories="Peripherals/Multiprocessor Coordination"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <plugin
   name="altera_avalon_mailbox_simple_hal_driver"
   file="altera_avalon_mailbox/altera_avalon_mailbox_simple_sw.tcl"
   displayName="altera_avalon_mailbox_simple_hal_driver"
   version="0"
   description=""
   tags="SW_DRIVER_OS_TYPE=hal,ucosii /// SW_DRIVER_ASSOCIATED_HW_MODULE=altera_avalon_mailbox_simple"
   categories="driver_element"
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.embeddedsw.bsp.elements.IBaseSoftwareElement"
   factory="EmbeddedSwTclDriverFactory" />
 <component
   name="altera_avalon_mm_bridge"
   file="merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl"
   displayName="Avalon-MM Pipeline Bridge"
   version="13.1"
   description="Inserts a register stage in the Avalon-MM command and response paths. Accepts commands on its Avalon-MM slave port and propagates them to its Avalon-MM master port."
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,clock,reset"
   categories="Bridges and Adapters/Memory Mapped"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/hb/qts/qsys_interconnect.pdf" />
 </component>
 <component
   name="altera_avalon_mm_clock_crossing_bridge"
   file="merlin/altera_avalon_mm_clock_crossing_bridge/altera_avalon_mm_clock_crossing_bridge_hw.tcl"
   displayName="Avalon-MM Clock Crossing Bridge"
   version="13.1"
   description="Transfers Avalon-MM commands and responses between asynchronous clock domains using asynchronous FIFOs to implement the clock crossing logic."
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,clock,reset"
   categories="Bridges and Adapters/Memory Mapped"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/hb/qts/qsys_interconnect.pdf" />
 </component>
 <component
   name="altera_avalon_mm_master_bfm"
   file="sopc_builder_ip/verification/altera_avalon_mm_master_bfm/altera_avalon_mm_master_bfm_hw.tcl"
   displayName="Altera Avalon-MM Master BFM"
   version="13.1"
   description="Altera Avalon-MM Master BFM"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=false"
   categories="Avalon Verification Suite"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="User Guide"
     type="OTHER"
     url="http://www.altera.com/literature/ug/ug_avalon_verification_ip.pdf" />
 </component>
 <component
   name="altera_avalon_mm_master_bfm_api_wrapper"
   file="sopc_builder_ip/verification/altera_avalon_mm_master_bfm/altera_avalon_mm_master_bfm_api_wrapper_hw.tcl"
   displayName="Altera Avalon MM Master BFM with Avalon ST API Wrapper"
   version="13.1"
   description="Altera Avalon MM Master BFM with Avalon ST API Wrapper"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Avalon Verification Suite"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <documentUrl
     displayName="User Guide"
     type="OTHER"
     url="http://www.altera.com/literature/ug/ug_avalon_verification_ip.pdf" />
 </component>
 <component
   name="altera_avalon_mm_memory"
   file="sopc_builder_ip/verification/altera_avalon_mm_memory/altera_avalon_mm_memory_hw.tcl"
   displayName="Altera Avalon MM Memory Slave"
   version="13.1"
   description="Altera Avalon MM Memory Slave"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Avalon Verification Suite"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_avalon_mm_monitor"
   file="sopc_builder_ip/verification/altera_avalon_mm_monitor_bfm/altera_avalon_mm_monitor_hw.tcl"
   displayName="Altera Avalon MM Monitor"
   version="13.1"
   description="Altera Avalon MM Monitor"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=false"
   categories="Avalon Verification Suite"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="User Guide"
     type="OTHER"
     url="http://www.altera.com/literature/ug/ug_avalon_verification_ip.pdf" />
 </component>
 <component
   name="altera_avalon_mm_passthru"
   file="altera_avalon_mm_passthru/altera_avalon_passthru_hw.tcl"
   displayName="Altera Avalon Pass-Thru"
   version="13.1"
   description="Altera Avalon Pass-Thru for Micro Cores"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,clock,conduit /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/UniPHY Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_avalon_mm_slave_bfm"
   file="sopc_builder_ip/verification/altera_avalon_mm_slave_bfm/altera_avalon_mm_slave_bfm_hw.tcl"
   displayName="Altera Avalon-MM Slave BFM"
   version="13.1"
   description="Altera Avalon-MM Slave BFM"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=false"
   categories="Avalon Verification Suite"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="User Guide"
     type="OTHER"
     url="http://www.altera.com/literature/ug/ug_avalon_verification_ip.pdf" />
 </component>
 <component
   name="altera_avalon_mm_slave_bfm_api_wrapper"
   file="sopc_builder_ip/verification/altera_avalon_mm_slave_bfm/altera_avalon_mm_slave_bfm_api_wrapper_hw.tcl"
   displayName="Altera Avalon MM Slave BFM with Avalon ST API Wrapper"
   version="13.1"
   description="Altera Avalon MM Slave BFM with Avalon ST API Wrapper"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Avalon Verification Suite"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <documentUrl
     displayName="User Guide"
     type="OTHER"
     url="http://www.altera.com/literature/ug/ug_avalon_verification_ip.pdf" />
 </component>
 <component
   name="altera_avalon_mm_traffic_generator"
   file="alt_mem_if/altera_avalon_mm_traffic_generator/top/altera_avalon_mm_traffic_generator_hw.tcl"
   displayName="Avalon-MM Traffic Generator and BIST Engine"
   version="13.1"
   description="Avalon-MM Traffic Generator and BIST Engine"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=false"
   categories="Memories and Memory Controllers/External Memory Interfaces/Pattern Generators"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/lit-external-memory-interface.jsp" />
 </component>
 <component
   name="altera_avalon_mm_traffic_generator_coordinator"
   file="alt_mem_if/alt_mem_if_example_design_components/altera_avalon_mm_traffic_generator_coordinator/altera_avalon_mm_traffic_generator_coordinator_hw.tcl"
   displayName="Avalon-MM Traffic Generator and BIST Engine Coordinator"
   version="13.1"
   description="Avalon-MM Traffic Generator and BIST Engine Coordinator"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Example Design Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_avalon_mm_traffic_generator_core"
   file="alt_mem_if/altera_avalon_mm_traffic_generator/altera_avalon_mm_traffic_generator_core/altera_avalon_mm_traffic_generator_core_hw.tcl"
   displayName="Traffic Generator and BIST Engine Core"
   version="13.1"
   description="Traffic Generator and BIST Engine Core"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Pattern Generator Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/lit-external-memory-interface.jsp" />
 </component>
 <component
   name="altera_avalon_monitor_and_gatherer"
   file="sld/trace/monitors/altera_avalon_monitor_and_gatherer/altera_avalon_monitor_and_gatherer_hw.tcl"
   displayName="Throughput Monitor and Stats Gatherer"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock /// INTERNAL_COMPONENT=true"
   categories="Verification/Debug &amp; Performance"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_avalon_multi_channel_shared_fifo"
   file="sopc_builder_ip/altera_avalon_multi_channel_shared_fifo/altera_avalon_multi_channel_shared_fifo_hw.tcl"
   displayName="Avalon-ST Multi-Channel Shared Memory FIFO"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation"
   categories="Memories and Memory Controllers/On-Chip"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/hb/nios2/qts_qii55015.pdf" />
 </component>
 <component
   name="altera_avalon_mutex"
   file="sopc_builder_ip/altera_avalon_mutex/altera_avalon_mutex_hw.tcl"
   displayName="Altera Avalon Mutex"
   version="13.1"
   description="The initial owner must release the mutex before it can be acquired by another owner. Nios II processors use their cpuid register value for the owner field. SOPC Builder assigns cpuid values to each Nios II core, starting from 0x0000, and incrementing in the order that the Nios II components appear on the System Contents tab."
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=false"
   categories="Microcontroller Peripherals"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="Data Sheet "
     type="OTHER"
     url="http://www.altera.com/literature/hb/nios2/n2cpu_nii51020.pdf" />
 </component>
 <plugin
   name="altera_avalon_mutex_driver"
   file="sopc_builder_ip/altera_avalon_mutex/altera_avalon_mutex_sw.tcl"
   displayName="altera_avalon_mutex_driver"
   version="13.1"
   description=""
   tags="SW_DRIVER_OS_TYPE=hal,ucosii /// SW_DRIVER_ASSOCIATED_HW_MODULE=altera_avalon_mutex"
   categories="driver_element"
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.embeddedsw.bsp.elements.IBaseSoftwareElement"
   factory="EmbeddedSwTclDriverFactory" />
 <plugin
   name="altera_avalon_mutex_lwhal_driver"
   file="sopc_builder_ip/altera_avalon_mutex/altera_avalon_mutex_lwhal_sw.tcl"
   displayName="altera_avalon_mutex_lwhal_driver"
   version="13.1"
   description=""
   tags="SW_DRIVER_OS_TYPE=lwhal /// SW_DRIVER_ASSOCIATED_HW_MODULE=altera_avalon_mutex"
   categories="driver_element"
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.embeddedsw.bsp.elements.IBaseSoftwareElement"
   factory="EmbeddedSwTclDriverFactory" />
 <component
   name="altera_avalon_new_sdram_controller"
   file="sopc_builder_ip/altera_avalon_new_sdram_controller/altera_avalon_new_sdram_controller_hw.tcl"
   displayName="SDRAM Controller"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=false"
   categories="Memories and Memory Controllers/External Memory Interfaces/SDRAM Interfaces"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="Data Sheet "
     type="OTHER"
     url="http://www.altera.com/literature/hb/nios2/n2cpu_nii51005.pdf" />
 </component>
 <plugin
   name="altera_avalon_new_sdram_controller.qprs"
   file="sopc_builder_ip/altera_avalon_new_sdram_controller/altera_avalon_new_sdram_controller.qprs"
   displayName="${IP_ROOTDIR}/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/altera_avalon_new_sdram_controller.qprs"
   version="12.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <component
   name="altera_avalon_onchip_memory2"
   file="sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl"
   displayName="On-Chip Memory (RAM or ROM)"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=false"
   categories="Memories and Memory Controllers/On-Chip"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="Data Sheet "
     type="OTHER"
     url="http://www.altera.com/literature/hb/qts/qts_qii54006.pdf" />
 </component>
 <component
   name="altera_avalon_packets_to_master"
   file="sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl"
   displayName="Avalon Packets to Transaction Converter"
   version="13.1"
   description="Avalon Packets to Transaction Converter"
   tags="AUTHORSHIP=Altera Corporation"
   categories="Bridges and Adapters/Streaming"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/hb/nios2/qts_qii55013.pdf" />
 </component>
 <component
   name="altera_avalon_pci_compiler"
   file="pci_compiler/lib/ip_toolbench/pci_megacore.jar"
   displayName="PCI Compiler"
   version="13.1"
   description="Altera PCI Megacore"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon"
   categories="Interface Protocols/PCI"
   factory="JarFactory" />
 <component
   name="altera_avalon_pcie_compiler"
   file="ip_compiler_for_pci_express/lib/ip_toolbench/ip_compiler_for_pci_express.jar"
   displayName="IP Compiler for PCI Express"
   version="13.1.162"
   description="This is Altera the IP Compiler for PCI Express"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon"
   categories="Interface Protocols/PCI"
   factory="JarFactory" />
 <component
   name="altera_avalon_performance_counter"
   file="sopc_builder_ip/altera_avalon_performance_counter/altera_avalon_performance_counter_hw.tcl"
   displayName="Performance Counter Unit"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=false"
   categories="Peripherals/Debug and Performance"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="Data Sheet "
     type="OTHER"
     url="http://www.altera.com/literature/hb/nios2/qts_qii55001.pdf" />
 </component>
 <plugin
   name="altera_avalon_performance_counter_driver"
   file="sopc_builder_ip/altera_avalon_performance_counter/altera_avalon_performance_counter_sw.tcl"
   displayName="altera_avalon_performance_counter_driver"
   version="13.1"
   description=""
   tags="SW_DRIVER_OS_TYPE=hal,ucosii /// SW_DRIVER_ASSOCIATED_HW_MODULE=altera_avalon_performance_counter"
   categories="driver_element"
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.embeddedsw.bsp.elements.IBaseSoftwareElement"
   factory="EmbeddedSwTclDriverFactory" />
 <component
   name="altera_avalon_pio"
   file="sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl"
   displayName="PIO (Parallel I/O)"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=false"
   categories="Peripherals/Microcontroller Peripherals"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="Data Sheet "
     type="OTHER"
     url="http://www.altera.com/literature/hb/nios2/n2cpu_nii51007.pdf" />
 </component>
 <plugin
   name="altera_avalon_pio_driver"
   file="sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_sw.tcl"
   displayName="altera_avalon_pio_driver"
   version="13.1"
   description=""
   tags="SW_DRIVER_OS_TYPE=hal,ucosii,bml /// SW_DRIVER_ASSOCIATED_HW_MODULE=altera_avalon_pio"
   categories="driver_element"
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.embeddedsw.bsp.elements.IBaseSoftwareElement"
   factory="EmbeddedSwTclDriverFactory" />
 <component
   name="altera_avalon_pixel_converter"
   file="sopc_builder_ip/altera_avalon_pixel_converter/altera_avalon_pixel_converter_hw.tcl"
   displayName="Pixel Converter (BGR0 --&gt; BGR)"
   version="13.1"
   description="Altera Avalon-ST Pixel Converter"
   tags="AUTHORSHIP=Altera Corporation"
   categories="Peripherals/Display"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/hb/nios2/qts_qii55006.pdf" />
 </component>
 <component
   name="altera_avalon_remote_update_cycloneiii"
   file="sopc_builder_ip/altera_avalon_remote_update_cycloneiii/altera_avalon_remote_update_cycloneiii_hw.tcl"
   displayName="Remote Update Controller (Cyclone III)"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,clock"
   categories="Peripherals/FPGA Peripherals"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/hb/nios2/qts_qii55017.pdf" />
 </component>
 <component
   name="altera_avalon_reset_source"
   file="sopc_builder_ip/verification/altera_avalon_reset_source/altera_avalon_reset_source_hw.tcl"
   displayName="Altera Reset Source BFM"
   version="13.1"
   description="Altera Reset Source BFM"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=false"
   categories="Avalon Verification Suite"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_avalon_round_robin_scheduler"
   file="sopc_builder_ip/altera_avalon_round_robin_scheduler/altera_avalon_round_robin_scheduler_hw.tcl"
   displayName="Avalon-ST Round Robin Scheduler"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation"
   categories="Memories and Memory Controllers/On-Chip"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/hb/nios2/qts_qii55016.pdf" />
 </component>
 <component
   name="altera_avalon_sc_fifo"
   file="sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl"
   displayName="Avalon-ST Single Clock FIFO"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation"
   categories="Memories and Memory Controllers/On-Chip"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/hb/nios2/qts_qii55014.pdf" />
 </component>
 <component
   name="altera_avalon_sgdma"
   file="sopc_builder_ip/altera_avalon_sgdma/altera_avalon_sgdma_hw.tcl"
   displayName="Scatter-Gather DMA Controller"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=false"
   categories="Bridges and Adapters/DMA"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="Data Sheet"
     type="OTHER"
     url="http://www.altera.com/literature/hb/nios2/qts_qii55003.pdf" />
 </component>
 <plugin
   name="altera_avalon_sgdma_driver"
   file="sopc_builder_ip/altera_avalon_sgdma/altera_avalon_sgdma_sw.tcl"
   displayName="altera_avalon_sgdma_driver"
   version="13.1"
   description=""
   tags="SW_DRIVER_OS_TYPE=hal,ucosii /// SW_DRIVER_ASSOCIATED_HW_MODULE=altera_avalon_sgdma"
   categories="driver_element"
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.embeddedsw.bsp.elements.IBaseSoftwareElement"
   factory="EmbeddedSwTclDriverFactory" />
 <component
   name="altera_avalon_spi"
   file="sopc_builder_ip/altera_avalon_spi/altera_avalon_spi_hw.tcl"
   displayName="SPI (3 Wire Serial)"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=false"
   categories="Interface Protocols/Serial"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="Data Sheet"
     type="OTHER"
     url="http://www.altera.com/literature/hb/nios2/n2cpu_nii51011.pdf" />
 </component>
 <plugin
   name="altera_avalon_spi_driver"
   file="sopc_builder_ip/altera_avalon_spi/altera_avalon_spi_sw.tcl"
   displayName="altera_avalon_spi_driver"
   version="13.1"
   description=""
   tags="SW_DRIVER_OS_TYPE=hal,ucosii /// SW_DRIVER_ASSOCIATED_HW_MODULE=altera_avalon_spi"
   categories="driver_element"
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.embeddedsw.bsp.elements.IBaseSoftwareElement"
   factory="EmbeddedSwTclDriverFactory" />
 <component
   name="altera_avalon_st_adapter"
   file="avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl"
   displayName="Avalon-ST Adapter"
   version="13.1"
   description="Adapt mismatched Avalon-ST endpoints"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=false"
   categories="Bridges/Streaming"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_avalon_st_bytes_to_packets"
   file="sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl"
   displayName="Avalon-ST Bytes to Packets Converter"
   version="13.1"
   description="Avalon-ST Bytes to Packets Converter"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock"
   categories="Bridges and Adapters/Streaming"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/hb/nios2/qts_qii55012.pdf" />
 </component>
 <component
   name="altera_avalon_st_channel_stripper"
   file="sld/trace/core/altera_avalon_st_channel_stripper/altera_avalon_st_channel_stripper_hw.tcl"
   displayName="Avalon ST Channel Stripper"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock,reset /// INTERNAL_COMPONENT=true"
   categories="Verification/Debug &amp; Performance"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_avalon_st_debug_agent_endpoint"
   file="sld/core/endpoint_wrappers/altera_avalon_st_debug_agent_endpoint_hw.tcl"
   displayName="altera_avalon_st_debug_agent_endpoint"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock,reset /// INTERNAL_COMPONENT=true"
   categories="Verification/Debug &amp; Performance"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_avalon_st_debug_agent_endpoint_bridge"
   file="sld/core/endpoint_wrappers/altera_avalon_st_debug_agent_endpoint_bridge_hw.tcl"
   displayName="altera_avalon_st_debug_agent_endpoint_bridge"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock,reset /// INTERNAL_COMPONENT=true"
   categories="Verification/Debug &amp; Performance"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_avalon_st_debug_agent_endpoint_tieoff"
   file="sld/core/endpoint_wrappers/altera_avalon_st_debug_agent_endpoint_tieoff_hw.tcl"
   displayName="altera_avalon_st_debug_agent_endpoint_tieoff"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock,reset /// INTERNAL_COMPONENT=true"
   categories="Verification/Debug &amp; Performance"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_avalon_st_debug_host_endpoint"
   file="sld/core/endpoint_wrappers/altera_avalon_st_debug_host_endpoint_hw.tcl"
   displayName="altera_avalon_st_debug_host_endpoint"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock,reset /// INTERNAL_COMPONENT=true"
   categories="Verification/Debug &amp; Performance"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_avalon_st_debug_host_endpoint_bridge"
   file="sld/core/endpoint_wrappers/altera_avalon_st_debug_host_endpoint_bridge_hw.tcl"
   displayName="altera_avalon_st_debug_host_endpoint_bridge"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock,reset /// INTERNAL_COMPONENT=true"
   categories="Verification/Debug &amp; Performance"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_avalon_st_delay"
   file="avalon_st/altera_avalon_st_delay/altera_avalon_st_delay_hw.tcl"
   displayName="Avalon-ST Delay"
   version="13.1"
   description="Avalon-ST Delay"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock /// INTERNAL_COMPONENT=false"
   categories="Bridges and Adapters/Streaming"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_avalon_st_handshake_clock_crosser"
   file="avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl"
   displayName="Avalon-ST Handshake Clock Crosser"
   version="13.1"
   description="Connects streams that operate at different frequencie using a hand-shaking protocol to propagate transfer control signals and responses across the clock boundary and responses in the other direction."
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock /// INTERNAL_COMPONENT=true"
   categories="Bridges and Adapters/Streaming"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/hb/qts/qsys_interconnect.pdf" />
 </component>
 <component
   name="altera_avalon_st_idle_inserter"
   file="sopc_builder_ip/altera_avalon_st_idle_inserter/altera_avalon_st_idle_inserter_hw.tcl"
   displayName="Avalon-ST Idle Inserter"
   version="13.1"
   description="Avalon ST Idle Inserter"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock /// INTERNAL_COMPONENT=true"
   categories="Bridges and Adapters/Streaming"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_avalon_st_idle_remover"
   file="sopc_builder_ip/altera_avalon_st_idle_remover/altera_avalon_st_idle_remover_hw.tcl"
   displayName="Avalon-ST Idle Remover"
   version="13.1"
   description="Avalon ST Idle Remover"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock /// INTERNAL_COMPONENT=true"
   categories="Bridges and Adapters/Streaming"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_avalon_st_monitor"
   file="sopc_builder_ip/verification/altera_avalon_st_monitor_bfm/altera_avalon_st_monitor_hw.tcl"
   displayName="Altera Avalon-ST Monitor"
   version="13.1"
   description="Altera Avalon-ST Monitor"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=false"
   categories="Avalon Verification Suite"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="User Guide"
     type="OTHER"
     url="http://www.altera.com/literature/ug/ug_avalon_verification_ip.pdf" />
 </component>
 <component
   name="altera_avalon_st_null_sink"
   file="sld/trace/core/altera_avalon_st_null_sink/altera_avalon_st_null_sink_hw.tcl"
   displayName="Avalon ST Sink"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock,reset /// INTERNAL_COMPONENT=true"
   categories="Verification/Debug &amp; Performance"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_avalon_st_packet_switch"
   file="merlin/altera_avalon_st_packet_switch/altera_avalon_st_packet_switch_hw.tcl"
   displayName="Avalon ST Packet Switch"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock,reset /// INTERNAL_COMPONENT=true"
   categories="Merlin Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_avalon_st_packets_to_bytes"
   file="sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl"
   displayName="Avalon-ST Packets to Bytes Converter"
   version="13.1"
   description="Avalon-ST Packets to Bytes Converter"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock"
   categories="Bridges and Adapters/Streaming"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/hb/nios2/qts_qii55012.pdf" />
 </component>
 <component
   name="altera_avalon_st_pipeline_stage"
   file="avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl"
   displayName="Avalon-ST Pipeline Stage"
   version="13.1"
   description="Inserts a single pipeline (register) stage in the Avalon-ST command and response datapaths. Receives data on its Avalon-ST sink interfaces and drives it unchanged on its Avalon-ST source interface."
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock /// INTERNAL_COMPONENT=false"
   categories="Bridges and Adapters/Streaming"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/hb/qts/qsys_interconnect.pdf" />
 </component>
 <component
   name="altera_avalon_st_sink_bfm"
   file="sopc_builder_ip/verification/altera_avalon_st_sink_bfm/altera_avalon_st_sink_bfm_hw.tcl"
   displayName="Altera Avalon-ST Sink BFM"
   version="13.1"
   description="Altera Avalon-ST Sink BFM"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=false"
   categories="Avalon Verification Suite"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="User Guide"
     type="OTHER"
     url="http://www.altera.com/literature/ug/ug_avalon_verification_ip.pdf" />
 </component>
 <component
   name="altera_avalon_st_sink_bfm_api_wrapper"
   file="sopc_builder_ip/verification/altera_avalon_st_sink_bfm/altera_avalon_st_sink_bfm_api_wrapper_hw.tcl"
   displayName="Altera Avalon ST Sink BFM with Avalon ST API Wrapper"
   version="13.1"
   description="Altera Avalon ST Sink BFM with Avalon ST API Wrapper"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Avalon Verification Suite"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <documentUrl
     displayName="User Guide"
     type="OTHER"
     url="http://www.altera.com/literature/ug/ug_avalon_verification_ip.pdf" />
 </component>
 <component
   name="altera_avalon_st_source_bfm"
   file="sopc_builder_ip/verification/altera_avalon_st_source_bfm/altera_avalon_st_source_bfm_hw.tcl"
   displayName="Altera Avalon-ST Source BFM"
   version="13.1"
   description="Altera Avalon-ST Source BFM"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=false"
   categories="Avalon Verification Suite"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="User Guide"
     type="OTHER"
     url="http://www.altera.com/literature/ug/ug_avalon_verification_ip.pdf" />
 </component>
 <component
   name="altera_avalon_st_source_bfm_api_wrapper"
   file="sopc_builder_ip/verification/altera_avalon_st_source_bfm/altera_avalon_st_source_bfm_api_wrapper_hw.tcl"
   displayName="Altera Avalon ST Source BFM with Avalon ST API Wrapper"
   version="13.1"
   description="Altera Avalon ST Source BFM with Avalon ST API Wrapper"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Avalon Verification Suite"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <documentUrl
     displayName="User Guide"
     type="OTHER"
     url="http://www.altera.com/literature/ug/ug_avalon_verification_ip.pdf" />
 </component>
 <component
   name="altera_avalon_st_splitter"
   file="avalon_st/altera_avalon_st_splitter/altera_avalon_st_splitter_hw.tcl"
   displayName="Avalon-ST Splitter"
   version="13.1"
   description="Avalon-ST Splitter"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock,reset /// INTERNAL_COMPONENT=false"
   categories="Bridges and Adapters/Streaming"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_avalon_st_tap"
   file="avalon_st/altera_avalon_st_tap/altera_avalon_st_tap_hw.tcl"
   displayName="Avalon-ST Tap"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock,conduit,reset /// INTERNAL_COMPONENT=true"
   categories="Verification/Debug &amp; Performance/Trace"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <plugin
   name="altera_avalon_sysid_driver"
   file="sopc_builder_ip/altera_avalon_sysid/altera_avalon_sysid_sw.tcl"
   displayName="altera_avalon_sysid_driver"
   version="13.1"
   description=""
   tags="SW_DRIVER_OS_TYPE=hal,ucosii /// SW_DRIVER_ASSOCIATED_HW_MODULE=altera_avalon_sysid"
   categories="driver_element"
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.embeddedsw.bsp.elements.IBaseSoftwareElement"
   factory="EmbeddedSwTclDriverFactory" />
 <component
   name="altera_avalon_sysid_qsys"
   file="sopc_builder_ip/altera_avalon_sysid_qsys/altera_avalon_sysid_qsys_hw.tcl"
   displayName="System ID Peripheral"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,clock,reset /// INTERNAL_COMPONENT=false"
   categories="Peripherals/Debug and Performance"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="Data Sheet"
     type="OTHER"
     url="http://www.altera.com/literature/hb/nios2/n2cpu_nii51014.pdf" />
 </component>
 <plugin
   name="altera_avalon_sysid_qsys_driver"
   file="sopc_builder_ip/altera_avalon_sysid_qsys/altera_avalon_sysid_qsys_sw.tcl"
   displayName="altera_avalon_sysid_qsys_driver"
   version="13.1"
   description=""
   tags="SW_DRIVER_OS_TYPE=hal,ucosii /// SW_DRIVER_ASSOCIATED_HW_MODULE=altera_avalon_sysid_qsys"
   categories="driver_element"
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.embeddedsw.bsp.elements.IBaseSoftwareElement"
   factory="EmbeddedSwTclDriverFactory" />
 <component
   name="altera_avalon_throughput_monitor"
   file="sld/trace/monitors/altera_avst_throughput_monitor/altera_avalon_throughput_monitor_hw.tcl"
   displayName="Avalon Throughput Monitor"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,clock,conduit,reset /// INTERNAL_COMPONENT=true"
   categories="Verification/Debug &amp; Performance"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="true" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_avalon_timer"
   file="sopc_builder_ip/altera_avalon_timer/altera_avalon_timer_hw.tcl"
   displayName="Interval Timer"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=false"
   categories="Peripherals/Microcontroller Peripherals"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="Data Sheet "
     type="OTHER"
     url="http://www.altera.com/literature/hb/nios2/n2cpu_nii51008.pdf" />
 </component>
 <plugin
   name="altera_avalon_timer_driver"
   file="sopc_builder_ip/altera_avalon_timer/altera_avalon_timer_sw.tcl"
   displayName="altera_avalon_timer_driver"
   version="13.1"
   description=""
   tags="SW_DRIVER_OS_TYPE=hal,ucosii /// SW_DRIVER_ASSOCIATED_HW_MODULE=altera_avalon_timer"
   categories="driver_element"
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.embeddedsw.bsp.elements.IBaseSoftwareElement"
   factory="EmbeddedSwTclDriverFactory" />
 <plugin
   name="altera_avalon_timer_hw.qprs"
   file="sopc_builder_ip/altera_avalon_timer/altera_avalon_timer_hw.qprs"
   displayName="${IP_ROOTDIR}/altera/sopc_builder_ip/altera_avalon_timer/altera_avalon_timer_hw.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <component
   name="altera_avalon_uart"
   file="sopc_builder_ip/altera_avalon_uart/altera_avalon_uart_hw.tcl"
   displayName="UART (RS-232 Serial Port)"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=false"
   categories="Interface Protocols/Serial"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="Data Sheet"
     type="OTHER"
     url="http://www.altera.com/literature/hb/nios2/n2cpu_nii51010.pdf" />
 </component>
 <plugin
   name="altera_avalon_uart_driver"
   file="sopc_builder_ip/altera_avalon_uart/altera_avalon_uart_sw.tcl"
   displayName="altera_avalon_uart_driver"
   version="13.1"
   description=""
   tags="SW_DRIVER_OS_TYPE=hal,ucosii /// SW_DRIVER_ASSOCIATED_HW_MODULE=altera_avalon_uart"
   categories="driver_element"
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.embeddedsw.bsp.elements.IBaseSoftwareElement"
   factory="EmbeddedSwTclDriverFactory" />
 <plugin
   name="altera_avalon_uart_lwhal_driver"
   file="sopc_builder_ip/altera_avalon_uart/altera_avalon_uart_lwhal_sw.tcl"
   displayName="altera_avalon_uart_lwhal_driver"
   version="13.1"
   description=""
   tags="SW_DRIVER_OS_TYPE=lwhal /// SW_DRIVER_ASSOCIATED_HW_MODULE=altera_avalon_uart"
   categories="driver_element"
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.embeddedsw.bsp.elements.IBaseSoftwareElement"
   factory="EmbeddedSwTclDriverFactory" />
 <component
   name="altera_avalon_video_sync_generator"
   file="sopc_builder_ip/altera_avalon_video_sync_generator/altera_avalon_video_sync_generator_hw.tcl"
   displayName="Video Sync Generator"
   version="13.1"
   description="Altera Video Sync Generator"
   tags="AUTHORSHIP=Altera Corporation"
   categories="Peripherals/Display"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/hb/nios2/qts_qii55006.pdf" />
 </component>
 <component
   name="altera_avst_throughput_monitor"
   file="sld/trace/monitors/altera_avst_throughput_monitor/altera_avst_throughput_monitor_hw.tcl"
   displayName="AvST Throughput Monitor"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Verification/Debug &amp; Performance"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <plugin
   name="altera_axi4_master"
   file="common/lib/com.altera.sopcmodel.jar"
   displayName="AXI4 Master"
   version="13.1"
   description="AXI master interfaces are used to issue read and write commands to slave interfaces."
   tags="AUTHORSHIP=Altera Corporation"
   categories=""
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.entityinterfaces.IMutableConnectionPoint"
   factory="BeanElementFactory" />
 <plugin
   name="altera_axi4_slave"
   file="common/lib/com.altera.sopcmodel.jar"
   displayName="AXI4 Slave"
   version="13.1"
   description="AXI slave interfaces are used to accept and respond to read and write commands issued by master interfaces."
   tags="AUTHORSHIP=Altera Corporation"
   categories=""
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.entityinterfaces.IMutableConnectionPoint"
   factory="BeanElementFactory" />
 <plugin
   name="altera_axi4lite_master"
   file="common/lib/com.altera.sopcmodel.jar"
   displayName="AXI4Lite Master"
   version="13.1"
   description="AXI 4 Litemaster interfaces are used to issue read and write commands to slave interfaces."
   tags="AUTHORSHIP=Altera Corporation"
   categories=""
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.entityinterfaces.IMutableConnectionPoint"
   factory="BeanElementFactory" />
 <plugin
   name="altera_axi4lite_slave"
   file="common/lib/com.altera.sopcmodel.jar"
   displayName="AXI4Lite Slave"
   version="13.1"
   description="AXI 4 Lite slave interfaces are used to accept and respond to read and write commands issued by master interfaces."
   tags="AUTHORSHIP=Altera Corporation"
   categories=""
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.entityinterfaces.IMutableConnectionPoint"
   factory="BeanElementFactory" />
 <component
   name="altera_axi_default_slave"
   file="merlin/altera_axi_default_slave/altera_axi_default_slave_hw.tcl"
   displayName="AXI Default Slave"
   version="13.1"
   description="AXI Default Slave"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock,reset"
   categories="Qsys Interconnect/AXI Interface"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="Documents"
     type="OTHER"
     url="http:/www.altera.com/literature/hb/qts/qsys_interconnect.pdf" />
 </component>
 <plugin
   name="altera_axi_master"
   file="common/lib/com.altera.sopcmodel.jar"
   displayName="AXI Master"
   version="13.1"
   description="AXI master interfaces are used to issue read and write commands to slave interfaces."
   tags="AUTHORSHIP=Altera Corporation"
   categories=""
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.entityinterfaces.IMutableConnectionPoint"
   factory="BeanElementFactory" />
 <plugin
   name="altera_axi_slave"
   file="common/lib/com.altera.sopcmodel.jar"
   displayName="AXI Slave"
   version="13.1"
   description="AXI slave interfaces are used to accept and respond to read and write commands issued by master interfaces."
   tags="AUTHORSHIP=Altera Corporation"
   categories=""
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.entityinterfaces.IMutableConnectionPoint"
   factory="BeanElementFactory" />
 <component
   name="altera_clock_bridge"
   file="merlin/altera_clock_bridge/altera_clock_bridge_hw.tcl"
   displayName="Clock Bridge"
   version="13.1"
   description="Allows you to route clocks between Qsys subsystems."
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock"
   categories="Merlin Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="false" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/hb/qts/qsys_interconnect.pdf" />
 </component>
 <component
   name="altera_conduit_bfm"
   file="sopc_builder_ip/verification/altera_conduit_bfm/altera_conduit_bfm_hw.tcl"
   displayName="Altera Conduit BFM"
   version="13.1"
   description="Altera Conduit BFM"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=false"
   categories="Avalon Verification Suite"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_conduit_pin_divider"
   file="merlin/altera_conduit_pin_divider/altera_conduit_pin_divider_hw.tcl"
   displayName="Conduit Pin Divider"
   version="13.1"
   description="This component converts shared signals into their associated original signals.  Its primary use is for the testbench generator."
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=conduit"
   categories="Tri-State Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_connection_identification_hub"
   file="sld/core/altera_connection_identification_hub/altera_connection_identification_hub_hw.tcl"
   displayName="Connection identification hub"
   version="13.1"
   description=""
   tags="INTERNAL_COMPONENT=true"
   categories="Verification/Debug &amp; Performance"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_connection_identification_rom_wrapper"
   file="sld/mm/altera_connection_identification_rom_wrapper/altera_connection_identification_rom_wrapper_hw.tcl"
   displayName="altera_connection_identification_rom_wrapper"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Verification/Debug &amp; Performance"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_core_noise_generator"
   file="alt_mem_if/altera_core_noise_generator/top/altera_core_noise_generator_hw.tcl"
   displayName="UniPHY Core Noise Generator"
   version="13.1"
   description="Altera Uncorrelated Core Noise Generator"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Performance Monitors"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_core_noise_generator_core"
   file="alt_mem_if/altera_core_noise_generator/altera_core_noise_generator_core/altera_core_noise_generator_core_hw.tcl"
   displayName="UniPHY Core Noise Generator Core"
   version="13.1"
   description="Altera Uncorrelated Core Noise Generator (uCore)"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Performance Monitor Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_cpri"
   file="cpri/altera_cpri/altera_cpri_hw.tcl"
   displayName="CPRI"
   version="13.1"
   description="ALTERA CPRI"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/High Speed"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/ug_cpri.pdf" />
 </component>
 <component
   name="altera_cpri_instance"
   file="cpri/altera_cpri_instance/src/altera_cpri_instance_hw.tcl"
   displayName="CPRI_INSTANCE"
   version="13.1"
   description="ALTERA CPRI"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,avalon_streaming,clock,conduit,reset /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/High Speed"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_crcerror_verify"
   file="altera_crcerror_verify/crcerror_verify_hw.tcl"
   displayName="Altera CRCERROR Verify"
   version="13.1"
   description="Altera CRC error verification module for Stratix IV and Arria II"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock,conduit,reset /// INTERNAL_COMPONENT=true"
   categories=""
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl displayName="DATASHEET" type="DATASHEET" url="" />
 </component>
 <component
   name="altera_customins_master_translator"
   file="merlin/altera_customins_master_translator/altera_customins_master_translator_hw.tcl"
   displayName="Custom Instruction Master Translator"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=nios_custom_instruction"
   categories="Merlin Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_customins_slave_translator"
   file="merlin/altera_customins_slave_translator/altera_customins_slave_translator_hw.tcl"
   displayName="Custom Instruction Slave Translator"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=nios_custom_instruction"
   categories="Merlin Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_customins_xconnect"
   file="merlin/altera_customins_xconnect/altera_customins_xconnect_hw.tcl"
   displayName="Custom Instruction Interconnect"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=nios_custom_instruction"
   categories="Merlin Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_ddr2_board_delay_model"
   file="alt_mem_if/ed_comps/board_delay_models/altera_ddr2_board_delay_model/altera_ddr2_board_delay_model_hw.tcl"
   displayName="Altera DDR2 Board Delay Model"
   version="13.1"
   description="Altera DDR2 Board Delay Model"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Board Delay Models"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_ddr3_board_delay_model"
   file="alt_mem_if/ed_comps/board_delay_models/altera_ddr3_board_delay_model/altera_ddr3_board_delay_model_hw.tcl"
   displayName="Altera DDR3 Board Delay Model"
   version="13.1"
   description="Altera DDR3 Board Delay Model"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Board Delay Models"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_ddr3_board_delay_model_bridge"
   file="alt_mem_if/ed_comps/board_delay_model_bridge/altera_ddr3_board_delay_model_bridge_hw.tcl"
   displayName="Altera DDR3 Board Delay Model Bridge"
   version="13.1"
   description="Altera DDR3 Board Delay Model Bridge"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory PHYs"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <plugin
   name="altera_ddrx.qprs"
   file="mem/ddrx/source/altera_ddrx.qprs"
   displayName="${IP_ROOTDIR}/altera/mem/ddrx/source/altera_ddrx.qprs"
   version="9.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <component
   name="altera_debug_fabric"
   file="sld/core/altera_debug_fabric/altera_debug_fabric_hw.tcl"
   displayName="Avalon ST Debug Fabric"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock,reset /// INTERNAL_COMPONENT=true"
   categories="Verification/Debug &amp; Performance"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_dp"
   file="altera_dp/src/altera_dp_hw.tcl"
   displayName="DisplayPort"
   version="13.1"
   description="DisplayPort"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,avalon_streaming,clock,conduit,interrupt,reset /// INTERNAL_COMPONENT=false"
   categories="Interface Protocols/DisplayPort"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/ug_displayport.pdf" />
 </component>
 <component
   name="altera_ejtag"
   file="sopc_builder_ip/altera_ejtag/altera_ejtag_hw.tcl"
   displayName="EJTAG"
   version="13.1"
   description=""
   tags="CONNECTION_TYPES=avalon,clock,conduit,reset /// INTERNAL_COMPONENT=true"
   categories="Processor Additions"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_error_response_slave"
   file="merlin/altera_error_response_slave/altera_error_response_slave_hw.tcl"
   displayName="Error Response Slave"
   version="13.1"
   description="Error Response Slave"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock,reset"
   categories="Qsys Interconnect/Memory-Mapped"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="Documents"
     type="OTHER"
     url="http:/www.altera.com/literature/hb/qts/qsys_interconnect.pdf" />
 </component>
 <component
   name="altera_eth_10g_design_example"
   file="ethernet/altera_eth_10g_design_example/source/altera_eth_10g_design_example_hw.tcl"
   displayName="Altera Ethernet 10G Design Example"
   version="13.1"
   description="Altera Ethernet 10G Design Example"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=false"
   categories="Interface Protocols/Ethernet/Example Designs"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/10Gbps_MAC.pdf" />
 </component>
 <component
   name="altera_eth_10g_mac"
   file="ethernet/altera_eth_10g_mac/altera_eth_10g_mac_hw.tcl"
   displayName="Ethernet 10G MAC"
   version="13.1"
   description="Altera Ethernet 10G MAC"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=false"
   categories="Interface Protocols/Ethernet"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/10Gbps_MAC.pdf" />
 </component>
 <component
   name="altera_eth_10g_rx_register_map"
   file="ethernet/ethernet_ucore/altera_eth_10g_rx_register_map/altera_eth_10g_rx_register_map_hw.tcl"
   displayName="Ethernet 10G MAC RX Register Map"
   version="13.1"
   description="Altera Ethernet 10G MAC RX Register Map"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,avalon_streaming,clock,reset /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Ethernet/Submodules"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_eth_10g_tx_register_map"
   file="ethernet/ethernet_ucore/altera_eth_10g_tx_register_map/altera_eth_10g_tx_register_map_hw.tcl"
   displayName="Ethernet 10G MAC TX Register Map"
   version="13.1"
   description="Altera Ethernet 10G MAC TX Register Map"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,avalon_streaming,clock,reset /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Ethernet/Submodules"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_eth_10gmem_statistics_collector"
   file="ethernet/ethernet_ucore/altera_eth_10gmem_statistics_collector/altera_eth_10gmem_statistics_collector_hw.tcl"
   displayName="Ethernet 10G Statistics Collector in Memory"
   version="13.1"
   description="Altera Ethernet 10G Statistics Collector using Memory"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,avalon_streaming,clock,reset /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Ethernet/Submodules"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_eth_1588_tod"
   file="ethernet/ethernet_ucore/altera_eth_1588_tod/altera_eth_1588_tod_hw.tcl"
   displayName="Ethernet IEEE 1588 Time of Day Clock"
   version="13.1"
   description="Provides a stream of timestamps for use timestamping IEEE 1588 packets and other events."
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,clock,conduit,reset /// INTERNAL_COMPONENT=false"
   categories="Interface Protocols/Ethernet/Submodules"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_eth_1588_tod_synchronizer"
   file="ethernet/ethernet_ucore/altera_eth_1588_tod_synchronizer/altera_eth_1588_tod_synchronizer_hw.tcl"
   displayName="Ethernet IEEE 1588 TOD Synchonizer"
   version="13.1"
   description="Provide synchronization between 2 TOD with different phase or ppm or freq, eg 1G and 10G."
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock,conduit,reset /// INTERNAL_COMPONENT=false"
   categories="Interface Protocols/Ethernet/Submodules"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_eth_2_5g_mac"
   file="ethernet/altera_eth_2_5g_mac/altera_eth_2_5g_mac_hw.tcl"
   displayName="Ethernet 2.5G MAC"
   version="13.1"
   description="Altera Ethernet 2.5G MAC"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Ethernet"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_eth_2_5g_pcs_16b"
   file="ethernet/altera_eth_2_5g_pcs_pma_16b/altera_eth_2_5g_pcs_16b_hw.tcl"
   displayName="Ethernet 2.5G PCS"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,avalon_streaming,clock,conduit,reset /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Ethernet"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_eth_2_5g_pcs_pma_16b"
   file="ethernet/altera_eth_2_5g_pcs_pma_16b/altera_eth_2_5g_pcs_pma_16b_hw.tcl"
   displayName="Ethernet 2.5G PHY"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Ethernet"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_eth_2_5g_system"
   file="ethernet/altera_eth_2_5g_system/altera_eth_2_5g_system_hw.tcl"
   displayName="Altera Ethernet 2.5Gb Design Example"
   version="13.1"
   description="Altera Ethernet 2.5Gb System"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Ethernet"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_eth_address_inserter"
   file="ethernet/ethernet_ucore/altera_eth_address_inserter/altera_eth_address_inserter_hw.tcl"
   displayName="Ethernet Source Address Inserter"
   version="13.1"
   description="Altera Ethernet Source Address Inserter"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,avalon_streaming,clock,reset /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Ethernet/Submodules"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_eth_avst2gmii_converter"
   file="ethernet/ethernet_ucore/altera_eth_avst2gmii_converter/altera_eth_avst2gmii_converter_hw.tcl"
   displayName="Ethernet Avalon-ST to GMII Converter"
   version="13.1"
   description="Altera Ethernet Avalon-ST to GMII Converter"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock,conduit,reset /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Ethernet/Submodules"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_eth_channel_adapter"
   file="ethernet/ethernet_ucore/altera_eth_adapters/altera_eth_channel_adapter/altera_eth_channel_adapter_hw.tcl"
   displayName="Ethernet XGMII Channel Adapter"
   version="13.1"
   description="Ethernet XGMII Channel Adapter"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Ethernet/Submodules"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_eth_crc"
   file="ethernet/ethernet_ucore/altera_eth_crc/altera_eth_crc_hw.tcl"
   displayName="Ethernet CRC"
   version="13.1"
   description="Altera Ethernet CRC"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,avalon_streaming,clock,reset /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Ethernet/Submodules"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_eth_crc_allocation"
   file="ethernet/ethernet_ucore/altera_eth_crc_allocation/altera_eth_crc_allocation_hw.tcl"
   displayName="Ethernet CRC Allocation"
   version="13.1"
   description="Altera Ethernet CRC Allocation"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,avalon_streaming,clock,conduit,reset /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Ethernet/Submodules"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_eth_crc_pad_rem"
   file="ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_pad_rem_hw.tcl"
   displayName="Ethernet CRC PAD Remover"
   version="13.1"
   description="Ethernet CRC PAD Remover"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,avalon_streaming,clock,reset /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Ethernet/Submodules"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_eth_databus_bit_inserter"
   file="ethernet/ethernet_ucore/altera_eth_databus_bit_inserter/altera_eth_databus_bit_inserter_hw.tcl"
   displayName="altera_eth_databus_bit_inserter"
   version="13.1"
   description="altera_eth_databus_bit_inserter"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock,reset /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Ethernet/Submodules"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_eth_fifo_pause_ctrl_adapter"
   file="ethernet/altera_eth_10g_design_example/design_example_components/altera_eth_fifo_pause_ctrl_adapter/altera_eth_fifo_pause_ctrl_adapter_hw.tcl"
   displayName="Ethernet FIFO Pause Control Adapter"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock /// INTERNAL_COMPONENT=false"
   categories="Interface Protocols/Ethernet/Example"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="true" />
 </component>
 <component
   name="altera_eth_frame_decoder"
   file="ethernet/ethernet_ucore/altera_eth_frame_decoder/altera_eth_frame_decoder_hw.tcl"
   displayName="Ethernet Frame Decoder"
   version="13.1"
   description="Altera Ethernet Frame Decoder"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,avalon_streaming,clock,reset /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Ethernet/Submodules"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_eth_frame_decoder_2_5g"
   file="ethernet/ethernet_ucore/altera_eth_frame_decoder_2_5g/altera_eth_frame_decoder_2_5g_hw.tcl"
   displayName="Ethernet Frame Decoder"
   version="13.1"
   description="Altera Ethernet Frame Decoder 2.5G"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,avalon_streaming,clock /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Ethernet/Submodules"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_eth_frame_status_merger"
   file="ethernet/ethernet_ucore/altera_eth_frame_status_merger/altera_eth_frame_status_merger_hw.tcl"
   displayName="Ethernet Frame Status Merger"
   version="13.1"
   description="Altera Ethernet Frame Status Merger"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Ethernet/Submodules"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_eth_gmii2avst_converter"
   file="ethernet/ethernet_ucore/altera_eth_gmii2avst_converter/altera_eth_gmii2avst_converter_hw.tcl"
   displayName="Ethernet GMII to Avalon-ST Converter"
   version="13.1"
   description="Altera Ethernet GMII to Avalon-ST Converter"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock,conduit,reset /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Ethernet/Submodules"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_eth_gmii_crc"
   file="ethernet/ethernet_ucore/altera_eth_gmii_crc/altera_eth_gmii_crc_hw.tcl"
   displayName="Ethernet GMII CRC"
   version="13.1"
   description="Altera Ethernet GMII CRC"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Ethernet/Submodules"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_eth_gmii_mii_decoder"
   file="ethernet/ethernet_ucore/altera_eth_gmii_mii_decoder/altera_eth_gmii_mii_decoder_hw.tcl"
   displayName="altera_eth_gmii_mii_decoder"
   version="13.1"
   description=""
   tags="CONNECTION_TYPES=avalon_streaming,clock,conduit,reset /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Ethernet/Submodules"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="true" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_eth_gmii_mii_encoder"
   file="ethernet/ethernet_ucore/altera_eth_gmii_mii_encoder/altera_eth_gmii_mii_encoder_hw.tcl"
   displayName="altera_eth_gmii_mii_encoder"
   version="13.1"
   description=""
   tags="CONNECTION_TYPES=avalon_streaming,clock,conduit,reset /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Ethernet/Submodules"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="true" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_eth_gmii_ptp_inserter"
   file="ethernet/ethernet_ucore/altera_eth_gmii_ptp_inserter/altera_eth_gmii_ptp_inserter_hw.tcl"
   displayName="Ethernet GMII PTP Inserter"
   version="13.1"
   description="Altera Ethernet GMII PTP Inserter"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock,conduit /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Ethernet/Submodules"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_eth_gmii_tsu"
   file="ethernet/ethernet_ucore/altera_eth_gmii_tsu/altera_eth_gmii_tsu_hw.tcl"
   displayName="Ethernet GMII TSU"
   version="13.1"
   description="Altera Ethernet GMII TSU"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock,conduit,reset /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Ethernet/Submodules"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_eth_interface_conversion"
   file="ethernet/ethernet_ucore/altera_eth_adapters/altera_eth_interface_conversion/altera_eth_interface_conversion_hw.tcl"
   displayName="Ethernet XGMII Interface Conversion"
   version="13.1"
   description="Ethernet XGMII Interface Conversion"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Ethernet/Submodules"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_eth_lane_decoder"
   file="ethernet/ethernet_ucore/altera_eth_lane_decoder/altera_eth_lane_decoder_hw.tcl"
   displayName="Ethernet Lane Decoder"
   version="13.1"
   description="Altera Eth Lane Decoder"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,avalon_streaming,clock,reset /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Ethernet/Submodules"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_eth_lane_decoder_2_5g"
   file="ethernet/ethernet_ucore/altera_eth_lane_decoder_2_5g/altera_eth_lane_decoder_2_5g_hw.tcl"
   displayName="altera_eth_lane_decoder_2_5g"
   version="13.1"
   description="altera_eth_lane_decoder_2_5g"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Ethernet/Submodules"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="true" />
 </component>
 <component
   name="altera_eth_lane_encoder_2_5g"
   file="ethernet/ethernet_ucore/altera_eth_lane_encoder_2_5g/altera_eth_lane_encoder_2_5g_hw.tcl"
   displayName="altera_eth_lane_encoder_2_5g"
   version="13.1"
   description="altera_eth_lane_encoder_2_5g"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Ethernet/Submodules"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="true" />
 </component>
 <component
   name="altera_eth_link_fault_detection"
   file="ethernet/ethernet_ucore/altera_eth_link_fault_detection/altera_eth_link_fault_detection_hw.tcl"
   displayName="Ethernet Link Fault Detection"
   version="13.1"
   description="Altera Ethernet Link Fault Detection"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Ethernet/Submodules"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_eth_link_fault_generation"
   file="ethernet/ethernet_ucore/altera_eth_link_fault_generation/altera_eth_link_fault_generation_hw.tcl"
   displayName="Ethernet Link Fault Generation"
   version="13.1"
   description="Altera Ethernet Link Fault Generation"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Ethernet/Submodules"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_eth_loopback"
   file="ethernet/altera_eth_10g_design_example/design_example_components/altera_eth_loopback/altera_eth_loopback_hw.tcl"
   displayName="Ethernet Loopback"
   version="13.1"
   description="Altera Ethernet Loopback"
   tags="AUTHORSHIP=Altera Corporation"
   categories="Interface Protocols/Ethernet/Example"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_eth_loopback_composed"
   file="ethernet/altera_eth_10g_design_example/design_example_components/altera_eth_loopback_composed/altera_eth_loopback_composed_hw.tcl"
   displayName="Ethernet Loopback Composed"
   version="13.1"
   description="Altera Ethernet Loopback Composed"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=false"
   categories="Interface Protocols/Ethernet/Example"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_eth_mdio"
   file="ethernet/ethernet_ucore/altera_eth_mdio/altera_eth_mdio_hw.tcl"
   displayName="Ethernet MDIO"
   version="13.1"
   description="Altera Ethernet MDIO"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,clock,conduit /// INTERNAL_COMPONENT=false"
   categories="Interface Protocols/Ethernet/Submodules"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_eth_packet_classifier"
   file="ethernet/altera_eth_10g_design_example/design_example_components/altera_eth_packet_classifier/altera_eth_packet_classifier_hw.tcl"
   displayName="Ethernet Packet Classifier"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock,conduit /// INTERNAL_COMPONENT=false"
   categories="Interface Protocols/Ethernet/Submodules"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_eth_packet_formatter"
   file="ethernet/ethernet_ucore/altera_eth_packet_formatter/altera_eth_packet_formatter_hw.tcl"
   displayName="Ethernet Packet Formatter"
   version="13.1"
   description="Altera Ethernet Packet Formatter"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Ethernet/Submodules"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_eth_packet_overflow_control"
   file="ethernet/ethernet_ucore/altera_eth_packet_overflow_control/altera_eth_packet_overflow_control_hw.tcl"
   displayName="Ethernet Packet Overflow Control"
   version="13.1"
   description="Packet Ethernet Packet Overflow Control"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,avalon_streaming,clock,reset /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Ethernet/Submodules"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_eth_packet_underflow_control"
   file="ethernet/ethernet_ucore/altera_eth_packet_underflow_control/altera_eth_packet_underflow_control_hw.tcl"
   displayName="Ethernet Packet Underflow Control"
   version="13.1"
   description="Altera Ethernet Packet Underflow Control"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,avalon_streaming,clock,reset /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Ethernet/Submodules"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_eth_pad_inserter"
   file="ethernet/ethernet_ucore/altera_eth_pad_inserter/altera_eth_pad_inserter_hw.tcl"
   displayName="Ethernet Pad Inserter"
   version="13.1"
   description="Altera Ethernet Pad Inserter"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,avalon_streaming,clock,reset /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Ethernet/Submodules"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_eth_pause_beat_conversion"
   file="ethernet/ethernet_ucore/altera_eth_pause_beat_conversion/altera_eth_pause_beat_conversion_hw.tcl"
   displayName="Ethernet Pause Beat Conversion"
   version="13.1"
   description="Altera Ethernet Pause Beat Conversion"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Ethernet/Submodules"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_eth_pause_ctrl_gen"
   file="ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_ctrl_gen_hw.tcl"
   displayName="Ethernet Pause Controller and Generator"
   version="13.1"
   description="Altera Ethernet Pause Controller and Generator"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,avalon_streaming,clock,reset /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Ethernet/Submodules"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_eth_pause_req_termination"
   file="ethernet/ethernet_ucore/altera_eth_adapters/altera_eth_pause_req_termination/altera_eth_pause_req_termination_hw.tcl"
   displayName="Ethernet Pause Request Termination"
   version="13.1"
   description="Ethernet Pause Request Termination"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Ethernet/Submodules"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="true" />
 </component>
 <component
   name="altera_eth_pfc_generator"
   file="ethernet/ethernet_ucore/altera_eth_pfc_generator/altera_eth_pfc_generator_hw.tcl"
   displayName="Ethernet PFC Generator"
   version="13.1"
   description="Altera Ethernet PFC Generator"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,avalon_streaming,clock,reset /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Ethernet/Submodules"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_eth_pfc_pause_conversion"
   file="ethernet/ethernet_ucore/altera_eth_pfc_pause_conversion/altera_eth_pfc_pause_conversion_hw.tcl"
   displayName="Ethernet PFC Pause Conversion"
   version="13.1"
   description="Altera Ethernet PFC Pause Conversion"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Ethernet/Submodules"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_eth_pkt_backpressure_control"
   file="ethernet/ethernet_ucore/altera_eth_pkt_backpressure_control/altera_eth_pkt_backpressure_control_hw.tcl"
   displayName="Ethernet Packet Backpressure Controller"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,avalon_streaming,clock,reset /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Ethernet/Submodules"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_eth_preamble_custom"
   file="ethernet/ethernet_ucore/altera_eth_preamble_custom/altera_eth_preamble_custom_hw.tcl"
   displayName="altera_eth_preamble_custom"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,avalon_streaming,clock,reset /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Ethernet/Submodules"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="true" />
 </component>
 <component
   name="altera_eth_preamble_inserter"
   file="ethernet/ethernet_ucore/altera_eth_preamble_inserter/altera_eth_preamble_inserter_hw.tcl"
   displayName="Preamble Inserter"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,avalon_streaming,clock,reset /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Ethernet/Submodules"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="true" />
 </component>
 <component
   name="altera_eth_rs_demux"
   file="ethernet/ethernet_ucore/altera_eth_adapters/altera_eth_rs_demux/altera_eth_rs_demux_hw.tcl"
   displayName="altera_eth_rs_demux"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock,conduit /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Ethernet/Submodules"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="true" />
 </component>
 <component
   name="altera_eth_rs_mux"
   file="ethernet/ethernet_ucore/altera_eth_adapters/altera_eth_rs_mux/altera_eth_rs_mux_hw.tcl"
   displayName="altera_eth_rs_mux"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Ethernet/Submodules"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_eth_splitter"
   file="ethernet/ethernet_ucore/altera_eth_adapters/altera_eth_splitter/altera_eth_splitter_hw.tcl"
   displayName="altera_eth_splitter"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Ethernet/Submodules"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_eth_statistics_collector"
   file="ethernet/ethernet_ucore/altera_eth_statistics_collector/altera_eth_statistics_collector_hw.tcl"
   displayName="Ethernet Statistics Collector"
   version="13.1"
   description="Altera Ethernet Statistics Collector"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,avalon_streaming,clock,reset /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Ethernet/Submodules"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_eth_timestamp_aligner"
   file="ethernet/ethernet_ucore/altera_eth_timestamp_aligner/altera_eth_timestamp_aligner_hw.tcl"
   displayName="Ethernet Timestamp Aligner"
   version="13.1"
   description="Altera Ethernet TIMESTAMP ALIGNER"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock,conduit,reset /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Ethernet/Submodules"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_eth_timestamp_req_ctrl"
   file="ethernet/ethernet_ucore/altera_eth_timestamp_req_ctrl/altera_eth_timestamp_req_ctrl_hw.tcl"
   displayName="Ethernet Timestamp Request Control"
   version="13.1"
   description="Altera Ethernet Timestamp Request Control"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock,conduit,reset /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Ethernet/Submodules"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_eth_tse"
   file="ethernet/altera_eth_tse/altera_eth_tse_hw.tcl"
   displayName="Triple-Speed Ethernet"
   version="13.1"
   description="Altera Triple Speed Ethernet"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=false"
   categories="Interface Protocols/Ethernet"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/ug_ethernet.pdf" />
 </component>
 <component
   name="altera_eth_tse_altgxb"
   file="ethernet/tse_ucores/altera_eth_tse_altgxb/altera_eth_tse_altgxb_hw.tcl"
   displayName=""
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories=""
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_eth_tse_avalon_arbiter"
   file="ethernet/tse_ucores/altera_eth_tse_avalon_arbiter/altera_eth_tse_avalon_arbiter_hw.tcl"
   displayName=""
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,clock,reset /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Ethernet"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_eth_tse_bridge"
   file="ethernet/tse_ucores/altera_eth_tse_bridge/altera_eth_tse_bridge_hw.tcl"
   displayName=""
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories=""
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_eth_tse_channel_adapter"
   file="ethernet/tse_ucores/altera_eth_tse_channel_adapter/altera_eth_tse_channel_adapter_hw.tcl"
   displayName=""
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock,reset /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Ethernet"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_eth_tse_conduit_fanout"
   file="ethernet/tse_ucores/altera_eth_tse_conduit_fanout/altera_eth_tse_conduit_fanout_hw.tcl"
   displayName=""
   version="13.1"
   description=""
   tags="INTERNAL_COMPONENT=true"
   categories=""
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <plugin
   name="altera_eth_tse_driver_hal"
   file="ethernet/altera_eth_tse/src/software/lib/altera_eth_tse_hal_sw.tcl"
   displayName="altera_eth_tse_driver_hal"
   version="13.1"
   description=""
   tags="SW_DRIVER_OS_TYPE=hal /// SW_DRIVER_ASSOCIATED_HW_MODULE=altera_eth_tse"
   categories="driver_element"
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.embeddedsw.bsp.elements.IBaseSoftwareElement"
   factory="EmbeddedSwTclDriverFactory" />
 <plugin
   name="altera_eth_tse_driver_ucosii_iniche"
   file="ethernet/altera_eth_tse/src/software/lib/altera_eth_tse_ucosii_iniche_sw.tcl"
   displayName="altera_eth_tse_driver_ucosii_iniche"
   version="13.1"
   description=""
   tags="SW_DRIVER_OS_TYPE=ucosii /// SW_DRIVER_ASSOCIATED_HW_MODULE=altera_eth_tse"
   categories="driver_element"
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.embeddedsw.bsp.elements.IBaseSoftwareElement"
   factory="EmbeddedSwTclDriverFactory" />
 <component
   name="altera_eth_tse_fifoless_mac"
   file="ethernet/tse_ucores/altera_eth_tse_fifoless_mac/altera_eth_tse_fifoless_mac_hw.tcl"
   displayName=""
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories=""
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_eth_tse_mac"
   file="ethernet/tse_ucores/altera_eth_tse_mac/altera_eth_tse_mac_hw.tcl"
   displayName=""
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories=""
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_eth_tse_nf_lvds_terminator"
   file="ethernet/tse_ucores/altera_eth_tse_nf_lvds_terminator/altera_eth_tse_nf_lvds_terminator_hw.tcl"
   displayName=""
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories=""
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_eth_tse_nf_phyip_terminator"
   file="ethernet/tse_ucores/altera_eth_tse_nf_phyip_terminator/altera_eth_tse_nf_phyip_terminator_hw.tcl"
   displayName=""
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories=""
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_eth_tse_pcs"
   file="ethernet/tse_ucores/altera_eth_tse_pcs/altera_eth_tse_pcs_hw.tcl"
   displayName=""
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories=""
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_eth_tse_pcs_pma_gxb"
   file="ethernet/tse_ucores/altera_eth_tse_pcs_pma_gxb/altera_eth_tse_pcs_pma_gxb_hw.tcl"
   displayName=""
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories=""
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_eth_tse_pcs_pma_lvds"
   file="ethernet/tse_ucores/altera_eth_tse_pcs_pma_lvds/altera_eth_tse_pcs_pma_lvds_hw.tcl"
   displayName=""
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories=""
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_eth_tse_pcs_pma_nf_lvds"
   file="ethernet/tse_ucores/altera_eth_tse_pcs_pma_nf_lvds/altera_eth_tse_pcs_pma_nf_lvds_hw.tcl"
   displayName=""
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories=""
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_eth_tse_pcs_pma_nf_phyip"
   file="ethernet/tse_ucores/altera_eth_tse_pcs_pma_nf_phyip/altera_eth_tse_pcs_pma_nf_phyip_hw.tcl"
   displayName=""
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories=""
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_eth_tse_pcs_pma_phyip"
   file="ethernet/tse_ucores/altera_eth_tse_pcs_pma_phyip/altera_eth_tse_pcs_pma_phyip_hw.tcl"
   displayName=""
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories=""
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_eth_tse_phyip_terminator"
   file="ethernet/tse_ucores/altera_eth_tse_phyip_terminator/altera_eth_tse_phyip_terminator_hw.tcl"
   displayName=""
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories=""
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_eth_valid_timestamp_detector"
   file="ethernet/ethernet_ucore/altera_eth_valid_timestamp_detector/altera_eth_valid_timestamp_detector_hw.tcl"
   displayName="Ethernet Valid Timestamp Detector"
   version="13.1"
   description="Altera Ethernet Valid Timestamp Detector"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock,conduit,reset /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Ethernet/Submodules"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_eth_xgmii_crc"
   file="ethernet/ethernet_ucore/altera_eth_xgmii_crc/altera_eth_xgmii_crc_hw.tcl"
   displayName="Ethernet XGMII CRC"
   version="13.1"
   description="Altera Ethernet XGMII CRC"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Ethernet/Submodules"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_eth_xgmii_pipeline"
   file="ethernet/ethernet_ucore/altera_eth_xgmii_pipeline/altera_eth_xgmii_pipeline_hw.tcl"
   displayName="Ethernet XGMII Pipeline"
   version="13.1"
   description="Altera Ethernet XGMII Pipeline"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Ethernet/Submodules"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_eth_xgmii_ptp_inserter"
   file="ethernet/ethernet_ucore/altera_eth_xgmii_ptp_inserter/altera_eth_xgmii_ptp_inserter_hw.tcl"
   displayName="Ethernet XGMII PTP Inserter"
   version="13.1"
   description="Altera Ethernet XGMII PTP Inserter"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock,conduit /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Ethernet/Submodules"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_eth_xgmii_termination"
   file="ethernet/ethernet_ucore/altera_eth_xgmii_termination/altera_eth_xgmii_termination_hw.tcl"
   displayName="Ethernet XGMII Termination"
   version="13.1"
   description="Altera Ethernet XGMII Termination"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Ethernet/Submodules"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_eth_xgmii_tsu"
   file="ethernet/ethernet_ucore/altera_eth_xgmii_tsu/altera_eth_xgmii_tsu_hw.tcl"
   displayName="Ethernet XGMII TSU"
   version="13.1"
   description="Altera Ethernet XGMII TSU"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock,conduit /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Ethernet/Submodules"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_external_memory_bfm"
   file="sopc_builder_ip/verification/altera_external_memory_bfm/altera_external_memory_bfm_hw.tcl"
   displayName="Altera External Memory BFM"
   version="13.1"
   description="Altera External Memory BFM"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock,conduit /// INTERNAL_COMPONENT=false"
   categories="Avalon Verification Suite"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="User Guide"
     type="OTHER"
     url="http://www.altera.com/literature/ug/ug_avalon_verification_ip.pdf" />
 </component>
 <component
   name="altera_fanout"
   file="sdi_ii/altera_fanout/altera_fanout_hw.tcl"
   displayName="Merlin Fanout"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation"
   categories="Merlin Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_fir_compiler_ii"
   file="fir_compiler_ii/src/HP_FIR_hw.tcl"
   displayName="FIR Compiler II"
   version="13.1"
   description="ALTERA FIR Compiler II"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=false"
   categories="DSP/Filters"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/ug_fir_compiler_ii.pdf" />
 </component>
 <component
   name="altera_fp_acc_custom"
   file="altera_fp_acc_custom/source/altera_fp_acc_custom_hw.tcl"
   displayName="Altera Application-Specific Floating Point Accumulator"
   version="13.1"
   description="A floating point accumulator that can be customized to the required range of input and output values. The accumulator will be built to operate at the target frequency on the target device family."
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock,conduit,reset /// INTERNAL_COMPONENT=false"
   categories=""
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_QSYS" value="true" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="User Guide"
     type="OTHER"
     url="http://www.altera.com/literature/ug/ug_altfp_mfug.pdf" />
 </component>
 <component
   name="altera_fp_functions"
   file="altera_fp_functions/source/altera_fp_hw.tcl"
   displayName="Altera Floating Point Functions"
   version="13.1"
   description="A collection of floating point functions"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock,reset /// INTERNAL_COMPONENT=false"
   categories=""
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_QSYS" value="true" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="User Guide"
     type="OTHER"
     url="http://www.altera.com/literature/ug/ug_altfp_mfug.pdf" />
 </component>
 <component
   name="altera_generic_tristate_controller"
   file="merlin/altera_generic_tristate_controller/altera_generic_tristate_controller_hw.tcl"
   displayName="Generic Tri-State Controller"
   version="13.1"
   description="Provides a template for a controller that you can parameterize to reflect the behavior of an off-chip device."
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,clock,reset,tristate_conduit"
   categories="Tri-State Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/ug_avalon_tc.pdf" />
 </component>
 <plugin
   name="altera_generic_tristate_controller.qprs"
   file="merlin/altera_generic_tristate_controller/altera_generic_tristate_controller.qprs"
   displayName="${IP_ROOTDIR}/altera/merlin/altera_generic_tristate_controller/altera_generic_tristate_controller.qprs"
   version="11.0"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <component
   name="altera_gpio_lite"
   file="altera_gpio_lite/altera_gpio_lite_hw.tcl"
   displayName="Altera GPIO Lite"
   version="13.1"
   description="Altera GPIO Lite"
   tags="AUTHORSHIP=Altera Corporation"
   categories="I/O"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_QSYS" value="true" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_hps"
   file="hps/altera_hps/altera_hps_hw.tcl"
   displayName="Hard Processor System"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation"
   categories="Embedded Processors"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="HPS User Guide for Cyclone V"
     type="OTHER"
     url="http://www.altera.com/literature/hb/cyclone-v/cv_5v4_08.pdf" />
  <documentUrl
     displayName="HPS User Guide for Arria V"
     type="OTHER"
     url="http://www.altera.com/literature/hb/arria-v/av_5v4_08.pdf" />
 </component>
 <plugin
   name="altera_hps_ddr2.qprs"
   file="hps/altera_hps/altera_hps_ddr2.qprs"
   displayName="${IP_ROOTDIR}/altera/hps/altera_hps/altera_hps_ddr2.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <plugin
   name="altera_hps_ddr3.qprs"
   file="hps/altera_hps/altera_hps_ddr3.qprs"
   displayName="${IP_ROOTDIR}/altera/hps/altera_hps/altera_hps_ddr3.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <component
   name="altera_hps_io"
   file="hps/altera_hps_io/altera_hps_io_hw.tcl"
   displayName=""
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories=""
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <plugin
   name="altera_hps_lpddr2.qprs"
   file="hps/altera_hps/altera_hps_lpddr2.qprs"
   displayName="${IP_ROOTDIR}/altera/hps/altera_hps/altera_hps_lpddr2.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <component
   name="altera_hps_master_bfm"
   file="sopc_builder_ip/verification/altera_hps_master_bfm/altera_hps_master_bfm_hw.tcl"
   displayName="Altera HPS Master BFM"
   version="11.1"
   description="Altera HPS Master BFM"
   tags="AUTHORSHIP=Altera Corporation"
   categories="Verification/Simulation"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_QSYS" value="true" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_hps_slave_bfm"
   file="sopc_builder_ip/verification/altera_hps_slave_bfm/altera_hps_slave_bfm_hw.tcl"
   displayName="Altera HPS Slave BFM"
   version="11.1"
   description="Altera HPS Slave BFM"
   tags="AUTHORSHIP=Altera Corporation"
   categories="Verification/Simulation"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_QSYS" value="true" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_instrumentation_fabric"
   file="sld/core/altera_instrumentation_fabric/altera_instrumentation_fabric_hw.tcl"
   displayName="Top level generated instrumentation fabric"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Verification/Debug &amp; Performance"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_instrumentation_mirror"
   file="sld/core/altera_instrumentation_mirror/altera_instrumentation_mirror_hw.tcl"
   displayName="Mirror for debug fabric"
   version="13.1"
   description=""
   tags="CONNECTION_TYPES=conduit /// INTERNAL_COMPONENT=true"
   categories="Verification/Debug &amp; Performance"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_instrumentation_mirror_endpoint"
   file="sld/core/endpoint_wrappers/altera_instrumentation_mirror_endpoint_hw.tcl"
   displayName="altera_instrumentation_mirror_endpoint"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=conduit /// INTERNAL_COMPONENT=true"
   categories="Verification/Debug &amp; Performance"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_interface_generator"
   file="hps/altera_interface_generator/altera_interface_generator_hw.tcl"
   displayName=""
   version="13.1"
   description=""
   tags="INTERNAL_COMPONENT=true"
   categories=""
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_interlaken"
   file="alt_interlaken/altera_interlaken/altera_interlaken_hw.tcl"
   displayName="Interlaken"
   version="13.1"
   description="Altera Interlaken"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=false"
   categories="Interface Protocols/Interlaken"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/ug_interlaken.pdf" />
 </component>
 <component
   name="altera_irq_bridge"
   file="merlin/altera_irq_bridge/altera_irq_bridge_hw.tcl"
   displayName="IRQ Bridge"
   version="13.1"
   description="Allows you to route interrupt wires between Qsys subsystems."
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock,interrupt,reset"
   categories="Merlin Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/hb/qts/qsys_interconnect.pdf" />
 </component>
 <component
   name="altera_irq_clock_crosser"
   file="merlin/altera_irq_clock_crosser/altera_irq_clock_crosser_hw.tcl"
   displayName="Merlin IRQ Clock Crosser"
   version="13.1"
   description="Synchronizes interrupt senders and receivers that are in different clock domains."
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock,interrupt,reset"
   categories="Merlin Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/hb/qts/qsys_interconnect.pdf" />
 </component>
 <component
   name="altera_irq_fanout"
   file="merlin/altera_irq_fanout/altera_irq_fanout_hw.tcl"
   displayName="Merlin IRQ Fanout"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation"
   categories="Merlin Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/hb/qts/qsys_interconnect.pdf" />
 </component>
 <component
   name="altera_irq_mapper"
   file="merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl"
   displayName="Merlin IRQ Mapper"
   version="13.1"
   description="Converts individual interrupt wires to a bus. By default, the interrupt sender connected to the receiver0 interface of the IRQ mapper is the highest priority with sequential receivers beiing successively lower priority."
   tags="AUTHORSHIP=Altera Corporation"
   categories="Merlin Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_jtag_avalon_master"
   file="sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_hw.tcl"
   displayName="JTAG to Avalon Master Bridge"
   version="13.1"
   description="The JTAG to Avalon Master Bridge is a collection of pre-wired components that provide an Avalon Master using the new JTAG channel."
   tags="AUTHORSHIP=Altera Corporation"
   categories="Bridges and Adapters/Memory Mapped"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/hb/nios2/qts_qii55011.pdf" />
 </component>
 <component
   name="altera_jtag_dc_streaming"
   file="sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl"
   displayName="Avalon-ST JTAG Interface"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation"
   categories="Interface Protocols/Serial"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/hb/nios2/qts_qii55008.pdf" />
 </component>
 <component
   name="altera_jtag_debug_link"
   file="sld/jtag/altera_jtag_debug_link/altera_jtag_debug_link_hw.tcl"
   displayName="JTAG Debug Link"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock,reset /// INTERNAL_COMPONENT=false"
   categories="Verification/Debug &amp; Performance"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_jtag_debug_link_internal"
   file="sld/jtag/altera_jtag_debug_link/altera_jtag_debug_link_internal_hw.tcl"
   displayName="JTAG Debug Link (internal module)"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock,reset /// INTERNAL_COMPONENT=true"
   categories="Verification/Debug &amp; Performance"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_lpddr2_board_delay_model"
   file="alt_mem_if/ed_comps/board_delay_models/altera_lpddr2_board_delay_model/altera_lpddr2_board_delay_model_hw.tcl"
   displayName="Altera LPDDR2 Board Delay Model"
   version="13.1"
   description="Altera LPDDR2 Board Delay Model"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Board Delay Models"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_mem_if_avalon2apb_bridge"
   file="alt_mem_if/bridges/altera_mem_if_avalon2apb_bridge/altera_mem_if_avalon2apb_bridge_hw.tcl"
   displayName="UniPHY Avalon-MM-to-APB Bridge"
   version="13.1"
   description="UniPHY Avalon-MM-to-APB Bridge"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Example Design Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_avalon_dram_model"
   file="alt_mem_if/alt_mem_if_mem_models/alt_mem_if_avalon_dram_model/alt_mem_if_avalon_dram_model_hw.tcl"
   displayName="Abstract DRAM Memory Model"
   version="13.1"
   description="Abstract DRAM Memory Model"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory Interface Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_checker"
   file="alt_mem_if/ed_comps/altera_mem_if_checker/altera_mem_if_checker_hw.tcl"
   displayName="Avalon-MM Traffic Generator and BIST Engine Checker"
   version="13.1"
   description="Avalon-MM Traffic Generator and BIST Engine Checker"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Example Design Checkers"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_clk_rst_source"
   file="alt_mem_if/hhp/altera_mem_if_clk_rst_source/altera_mem_if_clk_rst_source_hw.tcl"
   displayName="UniPHY HPS EMIF Clock/Reset Source"
   version="13.1"
   description="UniPHY HPS EMIF Clock/Reset Source"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Example Design Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_ddr2_afi_gasket"
   file="alt_mem_if/alt_mem_if_multirank_gasket/alt_mem_if_ddr2_multirank_gasket/alt_mem_if_ddr2_multirank_gasket_hw.tcl"
   displayName="Altera DDR2 AFI Gasket"
   version="13.1"
   description="Altera DDR2 AFI Gasket"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory AFI Gaskets"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_ddr2_afi_mux"
   file="alt_mem_if/altera_mem_if_afi_muxes/altera_mem_if_ddr2_afi_mux/altera_mem_if_ddr2_afi_mux_hw.tcl"
   displayName="Altera DDR2 AFI Multiplexer"
   version="13.1"
   description="Altera DDR2 AFI Multiplexer"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory AFI Multiplexers"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_ddr2_afi_splitter"
   file="alt_mem_if/altera_mem_if_afi_muxes/altera_mem_if_ddr2_afi_splitter/altera_mem_if_ddr2_afi_splitter_hw.tcl"
   displayName="UniPHY DDR2 AFI Splitter"
   version="13.1"
   description="UniPHY DDR2 AFI Splitter"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory AFI Multiplexers"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_ddr2_controller"
   file="alt_mem_if/alt_mem_if_controllers/alt_mem_if_ddr2_controller/alt_mem_if_ddr2_controller_hw.tcl"
   displayName="Altera DDR2 Memory Controller"
   version="13.1"
   description="Altera DDR2 Memory Controller"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory Controllers"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_ddr2_emif"
   file="alt_mem_if/alt_mem_if_interfaces/alt_mem_if_ddr2_emif/alt_mem_if_ddr2_emif_hw.tcl"
   displayName="DDR2 SDRAM Controller with UniPHY"
   version="13.1"
   description="DDR2 SDRAM Controller with UniPHY"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=false"
   categories="Memories and Memory Controllers/External Memory Interfaces/DDR2 Interfaces"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/lit-external-memory-interface.jsp" />
 </component>
 <component
   name="altera_mem_if_ddr2_hard_memory_controller"
   file="alt_mem_if/alt_mem_if_controllers/altera_mem_if_ddr2_hard_memory_controller/altera_mem_if_ddr2_hard_memory_controller_hw.tcl"
   displayName="Altera DDR2 Hard Memory Controller"
   version="13.1"
   description="Altera DDR2 Hard Memory Controller"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory Controllers"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_ddr2_hard_phy_core"
   file="alt_mem_if/alt_mem_if_phys/alt_mem_if_ddr2_hard_phy_core/altera_mem_if_ddr2_hard_phy_core_hw.tcl"
   displayName="DDR2 SDRAM External Memory Hard PHY Core"
   version="13.1"
   description="DDR2 SDRAM External Memory Hard PHY Core"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory PHYs"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_ddr2_mem_model"
   file="alt_mem_if/alt_mem_if_mem_models/alt_mem_if_ddr2_mem_model/alt_mem_if_ddr2_mem_model_hw.tcl"
   displayName="Altera DDR2 Memory Model for UniPHY"
   version="13.1"
   description="Altera DDR2 Memory Model for UniPHY"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=false"
   categories="Memories and Memory Controllers/External Memory Interfaces/Memory Models"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_ddr2_phy_core"
   file="alt_mem_if/alt_mem_if_phys/alt_mem_if_ddr2_phy_core/altera_mem_if_ddr2_phy_core_hw.tcl"
   displayName="DDR2 SDRAM External Memory PHY"
   version="13.1"
   description="DDR2 SDRAM External Memory PHY"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory PHYs"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_ddr2_pll"
   file="alt_mem_if/altera_mem_if_pll/altera_mem_if_ddr2_pll/altera_mem_if_ddr2_pll_hw.tcl"
   displayName="DDR2 SDRAM External Memory PLL/DLL/OCT block"
   version="13.1"
   description="DDR2 SDRAM External Memory PLL/DLL/OCT block"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory PHYs"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_ddr2_qseq"
   file="alt_mem_if/altera_mem_if_qseq/altera_mem_if_ddr2_qseq/altera_mem_if_ddr2_qseq_hw.tcl"
   displayName="DDR2 SDRAM Qsys Sequencer"
   version="13.1"
   description="DDR2 SDRAM Qsys Sequencer"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory Sequencers"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_ddr2_seq_mux_bridge"
   file="alt_mem_if/bridges/seq_mux_bridges/altera_mem_if_ddr2_seq_mux_bridge/altera_mem_if_ddr2_seq_mux_bridge_hw.tcl"
   displayName="Altera DDR2 Sequencer Mux Bridge"
   version="13.1"
   description="Altera DDR2 Sequencer Mux Bridge"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory AFI Multiplexers"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_ddr3_afi_gasket"
   file="alt_mem_if/alt_mem_if_multirank_gasket/alt_mem_if_ddr3_multirank_gasket/alt_mem_if_ddr3_multirank_gasket_hw.tcl"
   displayName="Altera DDR3 AFI Gasket"
   version="13.1"
   description="Altera DDR3 AFI Gasket"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory AFI Gaskets"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_ddr3_afi_mux"
   file="alt_mem_if/altera_mem_if_afi_muxes/altera_mem_if_ddr3_afi_mux/altera_mem_if_ddr3_afi_mux_hw.tcl"
   displayName="Altera DDR3 AFI Multiplexer"
   version="13.1"
   description="Altera DDR3 AFI Multiplexer"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory AFI Multiplexers"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_ddr3_afi_splitter"
   file="alt_mem_if/altera_mem_if_afi_muxes/altera_mem_if_ddr3_afi_splitter/altera_mem_if_ddr3_afi_splitter_hw.tcl"
   displayName="UniPHY DDR3 AFI Splitter"
   version="13.1"
   description="UniPHY DDR3 AFI Splitter"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory AFI Multiplexers"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_ddr3_controller"
   file="alt_mem_if/alt_mem_if_controllers/alt_mem_if_ddr3_controller/alt_mem_if_ddr3_controller_hw.tcl"
   displayName="Altera DDR3 Memory Controller"
   version="13.1"
   description="Altera DDR3 Memory Controller"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory Controllers"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_ddr3_emif"
   file="alt_mem_if/alt_mem_if_interfaces/alt_mem_if_ddr3_emif/alt_mem_if_ddr3_emif_hw.tcl"
   displayName="DDR3 SDRAM Controller with UniPHY"
   version="13.1"
   description="DDR3 SDRAM Controller with UniPHY"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=false"
   categories="Memories and Memory Controllers/External Memory Interfaces/DDR3 Interfaces"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/lit-external-memory-interface.jsp" />
 </component>
 <component
   name="altera_mem_if_ddr3_hard_memory_controller"
   file="alt_mem_if/alt_mem_if_controllers/altera_mem_if_ddr3_hard_memory_controller/altera_mem_if_ddr3_hard_memory_controller_hw.tcl"
   displayName="Altera DDR3 Hard Memory Controller"
   version="13.1"
   description="Altera DDR3 Hard Memory Controller"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory Controllers"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_ddr3_hard_phy_core"
   file="alt_mem_if/alt_mem_if_phys/alt_mem_if_ddr3_hard_phy_core/altera_mem_if_ddr3_hard_phy_core_hw.tcl"
   displayName="DDR3 SDRAM External Memory Hard PHY Core"
   version="13.1"
   description="DDR3 SDRAM External Memory Hard PHY Core"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory PHYs"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_ddr3_mem_model"
   file="alt_mem_if/alt_mem_if_mem_models/alt_mem_if_ddr3_mem_model/alt_mem_if_ddr3_mem_model_hw.tcl"
   displayName="Altera DDR3 Memory Model for UniPHY"
   version="13.1"
   description="Altera DDR3 Memory Model for UniPHY"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=false"
   categories="Memories and Memory Controllers/External Memory Interfaces/Memory Models"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_ddr3_phy_core"
   file="alt_mem_if/alt_mem_if_phys/alt_mem_if_ddr3_phy_core/altera_mem_if_ddr3_phy_core_hw.tcl"
   displayName="DDR3 SDRAM External Memory PHY"
   version="13.1"
   description="DDR3 SDRAM External Memory PHY"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory PHYs"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_ddr3_pll"
   file="alt_mem_if/altera_mem_if_pll/altera_mem_if_ddr3_pll/altera_mem_if_ddr3_pll_hw.tcl"
   displayName="DDR3 SDRAM External Memory PLL/DLL/OCT block"
   version="13.1"
   description="DDR3 SDRAM External Memory PLL/DLL/OCT block"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory PHYs"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_ddr3_qseq"
   file="alt_mem_if/altera_mem_if_qseq/altera_mem_if_ddr3_qseq/altera_mem_if_ddr3_qseq_hw.tcl"
   displayName="DDR3 SDRAM Qsys Sequencer"
   version="13.1"
   description="DDR3 SDRAM Qsys Sequencer"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory Sequencers"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_ddr3_seq_mux_bridge"
   file="alt_mem_if/bridges/seq_mux_bridges/altera_mem_if_ddr3_seq_mux_bridge/altera_mem_if_ddr3_seq_mux_bridge_hw.tcl"
   displayName="Altera DDR3 Sequencer Mux Bridge"
   version="13.1"
   description="Altera DDR3 Sequencer Mux Bridge"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory AFI Multiplexers"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_dll"
   file="alt_mem_if/altera_mem_if_dll/altera_mem_if_dll_hw.tcl"
   displayName="External Memory DLL block"
   version="13.1"
   description="External Memory DLL block"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory PHYs"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_dll_bridge"
   file="alt_mem_if/altera_mem_if_dll_bridge/altera_mem_if_dll_bridge_hw.tcl"
   displayName="External Memory DLL block bridge"
   version="13.1"
   description="External Memory DLL block bridge"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory PHYs"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_fake_ddr2_phy"
   file="alt_mem_if/alt_mem_if_phys/alt_mem_if_fake_ddr2_phy/alt_mem_if_fake_ddr2_phy_hw.tcl"
   displayName="Fake DDR2 SDRAM External Memory PHY"
   version="13.1"
   description="Fake DDR2 SDRAM External Memory PHY"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory PHYs"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_fake_ddr3_phy"
   file="alt_mem_if/alt_mem_if_phys/alt_mem_if_fake_ddr3_phy/alt_mem_if_fake_ddr3_phy_hw.tcl"
   displayName="Fake DDR3 SDRAM External Memory PHY"
   version="13.1"
   description="Fake DDR3 SDRAM External Memory PHY"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory PHYs"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_hcx_rom_reconfig_gen"
   file="alt_mem_if/alt_mem_if_example_design_components/alt_mem_if_hcx_rom_reconfig_gen/alt_mem_if_hcx_rom_reconfig_gen_hw.tcl"
   displayName="HCx ROM Reconfig Generator"
   version="13.1"
   description="UniPHY HCx ROM Reconfig Generator"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Example Design Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_hhp_ddr2_qseq"
   file="alt_mem_if/altera_mem_if_qseq/altera_mem_if_hhp_qseq/altera_mem_if_hhp_ddr2_qseq_hw.tcl"
   displayName="HHP/HPS Sequencer"
   version="13.1"
   description="HHP/HPS Sequencer"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory Sequencers"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_hhp_ddr3_qseq"
   file="alt_mem_if/altera_mem_if_qseq/altera_mem_if_hhp_qseq/altera_mem_if_hhp_ddr3_qseq_hw.tcl"
   displayName="HHP/HPS Sequencer"
   version="13.1"
   description="HHP/HPS Sequencer"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory Sequencers"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_hhp_lpddr2_qseq"
   file="alt_mem_if/altera_mem_if_qseq/altera_mem_if_hhp_qseq/altera_mem_if_hhp_lpddr2_qseq_hw.tcl"
   displayName="HHP/HPS Sequencer"
   version="13.1"
   description="HHP/HPS Sequencer"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory Sequencers"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_hps_ddr2_memory_controller"
   file="alt_mem_if/alt_mem_if_controllers/altera_mem_if_hps_memory_controller/altera_mem_if_hps_ddr2_memory_controller_hw.tcl"
   displayName="Altera HPS DDR2 Memory Controller"
   version="13.1"
   description="Altera HPS DDR2 Memory Controller"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory Controllers"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_hps_ddr3_memory_controller"
   file="alt_mem_if/alt_mem_if_controllers/altera_mem_if_hps_memory_controller/altera_mem_if_hps_ddr3_memory_controller_hw.tcl"
   displayName="Altera HPS DDR3 Memory Controller"
   version="13.1"
   description="Altera HPS DDR3 Memory Controller"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory Controllers"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_hps_emif"
   file="alt_mem_if/alt_mem_if_interfaces/alt_mem_if_hps_emif/altera_mem_if_hps_emif_hw.tcl"
   displayName="HPS DDRx SDRAM Controller with UniPHY"
   version="13.1"
   description="HPS DDRx SDRAM Controller with UniPHY"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/HPS Interfaces"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/lit-external-memory-interface.jsp" />
 </component>
 <component
   name="altera_mem_if_hps_lpddr2_memory_controller"
   file="alt_mem_if/alt_mem_if_controllers/altera_mem_if_hps_memory_controller/altera_mem_if_hps_lpddr2_memory_controller_hw.tcl"
   displayName="Altera HPS LPDDR2 Memory Controller"
   version="13.1"
   description="Altera HPS LPDDR2 Memory Controller"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory Controllers"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_hps_pll"
   file="alt_mem_if/altera_mem_if_pll/altera_mem_if_hps_pll/altera_mem_if_hps_pll_hw.tcl"
   displayName="HPS SDRAM External Memory PLL block"
   version="13.1"
   description="HPS SDRAM External Memory PLL block"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory PHYs"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_lpddr2_afi_mux"
   file="alt_mem_if/altera_mem_if_afi_muxes/altera_mem_if_lpddr2_afi_mux/altera_mem_if_lpddr2_afi_mux_hw.tcl"
   displayName="Altera LPDDR2 AFI Multiplexer"
   version="13.1"
   description="Altera LPDDR2 AFI Multiplexer"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory AFI Multiplexers"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_lpddr2_afi_splitter"
   file="alt_mem_if/altera_mem_if_afi_muxes/altera_mem_if_lpddr2_afi_splitter/altera_mem_if_lpddr2_afi_splitter_hw.tcl"
   displayName="UniPHY LPDDR2 AFI Splitter"
   version="13.1"
   description="UniPHY LPDDR2 AFI Splitter"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory AFI Multiplexers"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_lpddr2_controller"
   file="alt_mem_if/alt_mem_if_controllers/alt_mem_if_lpddr2_controller/alt_mem_if_lpddr2_controller_hw.tcl"
   displayName="Altera LPDDR2 Memory Controller"
   version="13.1"
   description="Altera LPDDR2 Memory Controller"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory Controllers"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_lpddr2_emif"
   file="alt_mem_if/alt_mem_if_interfaces/alt_mem_if_lpddr2_emif/alt_mem_if_lpddr2_emif_hw.tcl"
   displayName="LPDDR2 SDRAM Controller with UniPHY"
   version="13.1"
   description="LPDDR2 SDRAM Controller with UniPHY"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=false"
   categories="Memories and Memory Controllers/External Memory Interfaces/LPDDR2 Interfaces"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/lit-external-memory-interface.jsp" />
 </component>
 <component
   name="altera_mem_if_lpddr2_hard_memory_controller"
   file="alt_mem_if/alt_mem_if_controllers/altera_mem_if_lpddr2_hard_memory_controller/altera_mem_if_lpddr2_hard_memory_controller_hw.tcl"
   displayName="Altera LPDDR2 Hard Memory Controller"
   version="13.1"
   description="Altera LPDDR2 Hard Memory Controller"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory Controllers"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_lpddr2_hard_phy_core"
   file="alt_mem_if/alt_mem_if_phys/alt_mem_if_lpddr2_hard_phy_core/altera_mem_if_lpddr2_hard_phy_core_hw.tcl"
   displayName="LPDDR2 SDRAM External Memory Hard PHY Core"
   version="13.1"
   description="LPDDR2 SDRAM External Memory Hard PHY Core"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory PHYs"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_lpddr2_mem_model"
   file="alt_mem_if/alt_mem_if_mem_models/alt_mem_if_lpddr2_mem_model/alt_mem_if_lpddr2_mem_model_hw.tcl"
   displayName="Altera LPDDR2 Memory Model for UniPHY"
   version="13.1"
   description="Altera LPDDR2 Memory Model for UniPHY"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=false"
   categories="Memories and Memory Controllers/External Memory Interfaces/Memory Models"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_lpddr2_phy_core"
   file="alt_mem_if/alt_mem_if_phys/alt_mem_if_lpddr2_phy_core/altera_mem_if_lpddr2_phy_core_hw.tcl"
   displayName="LPDDR2 SDRAM External Memory PHY"
   version="13.1"
   description="LPDDR2 SDRAM External Memory PHY"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory PHYs"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_lpddr2_pll"
   file="alt_mem_if/altera_mem_if_pll/altera_mem_if_lpddr2_pll/altera_mem_if_lpddr2_pll_hw.tcl"
   displayName="LPDDR2 SDRAM External Memory PLL/DLL/OCT block"
   version="13.1"
   description="LPDDR2 SDRAM External Memory PLL/DLL/OCT block"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory PHYs"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_lpddr2_qseq"
   file="alt_mem_if/altera_mem_if_qseq/altera_mem_if_lpddr2_qseq/altera_mem_if_lpddr2_qseq_hw.tcl"
   displayName="LPDDR2 SDRAM Qsys Sequencer"
   version="13.1"
   description="LPDDR2 SDRAM Qsys Sequencer"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory Sequencers"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_lpddr2_seq_mux_bridge"
   file="alt_mem_if/bridges/seq_mux_bridges/altera_mem_if_lpddr2_seq_mux_bridge/altera_mem_if_lpddr2_seq_mux_bridge_hw.tcl"
   displayName="Altera LPDDR2 Sequencer Mux Bridge"
   version="13.1"
   description="Altera LPDDR2 Sequencer Mux Bridge"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory AFI Multiplexers"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_lpddr_afi_mux"
   file="alt_mem_if/altera_mem_if_afi_muxes/altera_mem_if_lpddr_afi_mux/altera_mem_if_lpddr_afi_mux_hw.tcl"
   displayName="Altera LPDDR AFI Multiplexer"
   version="13.1"
   description="Altera LPDDR AFI Multiplexer"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory AFI Multiplexers"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_lpddr_afi_splitter"
   file="alt_mem_if/altera_mem_if_afi_muxes/altera_mem_if_lpddr_afi_splitter/altera_mem_if_lpddr_afi_splitter_hw.tcl"
   displayName="UniPHY LPDDR AFI Splitter"
   version="13.1"
   description="UniPHY LPDDR AFI Splitter"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory AFI Multiplexers"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_lpddr_hard_memory_controller"
   file="alt_mem_if/alt_mem_if_controllers/altera_mem_if_lpddr_hard_memory_controller/altera_mem_if_lpddr_hard_memory_controller_hw.tcl"
   displayName="Altera LPDDR Hard Memory Controller"
   version="13.1"
   description="Altera LPDDR Hard Memory Controller"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory Controllers"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_lpddr_hard_phy_core"
   file="alt_mem_if/alt_mem_if_phys/alt_mem_if_lpddr_hard_phy_core/altera_mem_if_lpddr_hard_phy_core_hw.tcl"
   displayName="LPDDR SDRAM External Memory Hard PHY Core"
   version="13.1"
   description="LPDDR SDRAM External Memory Hard PHY Core"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory PHYs"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_lpddr_mem_model"
   file="alt_mem_if/alt_mem_if_mem_models/alt_mem_if_lpddr_mem_model/alt_mem_if_lpddr_mem_model_hw.tcl"
   displayName="Altera LPDDR Memory Model for UniPHY"
   version="13.1"
   description="Altera LPDDR Memory Model for UniPHY"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=false"
   categories="Memories and Memory Controllers/External Memory Interfaces/Memory Models"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_lpddr_phy_core"
   file="alt_mem_if/alt_mem_if_phys/alt_mem_if_lpddr_phy_core/altera_mem_if_lpddr_phy_core_hw.tcl"
   displayName="LPDDR SDRAM External Memory PHY"
   version="13.1"
   description="LPDDR SDRAM External Memory PHY"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory PHYs"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_lpddr_pll"
   file="alt_mem_if/altera_mem_if_pll/altera_mem_if_lpddr_pll/altera_mem_if_lpddr_pll_hw.tcl"
   displayName="LPDDR SDRAM External Memory PLL/DLL/OCT block"
   version="13.1"
   description="LPDDR SDRAM External Memory PLL/DLL/OCT block"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory PHYs"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_lpddr_qseq"
   file="alt_mem_if/altera_mem_if_qseq/altera_mem_if_lpddr_qseq/altera_mem_if_lpddr_qseq_hw.tcl"
   displayName="LPDDR SDRAM Qsys Sequencer"
   version="13.1"
   description="LPDDR SDRAM Qsys Sequencer"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory Sequencers"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_lpddr_seq_mux_bridge"
   file="alt_mem_if/bridges/seq_mux_bridges/altera_mem_if_lpddr_seq_mux_bridge/altera_mem_if_lpddr_seq_mux_bridge_hw.tcl"
   displayName="Altera LPDDR Sequencer Mux Bridge"
   version="13.1"
   description="Altera LPDDR Sequencer Mux Bridge"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory AFI Multiplexers"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_nextgen_ddr2_controller"
   file="alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_ddr2_controller/alt_mem_if_nextgen_ddr2_controller_hw.tcl"
   displayName="Altera DDR2 Nextgen Memory Controller"
   version="13.1"
   description="Altera DDR2 Nextgen Memory Controller"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory Controllers"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_nextgen_ddr2_controller_core"
   file="alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_ddr2_controller_core/alt_mem_if_nextgen_ddr2_controller_core_hw.tcl"
   displayName="Altera DDR2 Nextgen Memory Controller Core"
   version="13.1"
   description="Altera DDR2 Nextgen Memory Controller Core"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory Controller Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_nextgen_ddr3_controller"
   file="alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_ddr3_controller/alt_mem_if_nextgen_ddr3_controller_hw.tcl"
   displayName="Altera DDR3 Nextgen Memory Controller"
   version="13.1"
   description="Altera DDR3 Nextgen Memory Controller"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory Controllers"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_nextgen_ddr3_controller_core"
   file="alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_ddr3_controller_core/alt_mem_if_nextgen_ddr3_controller_core_hw.tcl"
   displayName="Altera DDR3 Nextgen Memory Controller Core"
   version="13.1"
   description="Altera DDR3 Nextgen Memory Controller Core"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory Controller Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_nextgen_lpddr2_controller"
   file="alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_lpddr2_controller/alt_mem_if_nextgen_lpddr2_controller_hw.tcl"
   displayName="Altera LPDDR2 Nextgen Memory Controller"
   version="13.1"
   description="Altera LPDDR2 Nextgen Memory Controller"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory Controllers"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_nextgen_lpddr2_controller_core"
   file="alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_lpddr2_controller_core/alt_mem_if_nextgen_lpddr2_controller_core_hw.tcl"
   displayName="Altera LPDDR2 Nextgen Memory Controller Core"
   version="13.1"
   description="Altera LPDDR2 Nextgen Memory Controller Core"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory Controller Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_nextgen_lpddr_controller"
   file="alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_lpddr_controller/alt_mem_if_nextgen_lpddr_controller_hw.tcl"
   displayName="Altera LPDDR Nextgen Memory Controller"
   version="13.1"
   description="Altera LPDDR Nextgen Memory Controller"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory Controllers"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_nextgen_lpddr_controller_core"
   file="alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_lpddr_controller_core/alt_mem_if_nextgen_lpddr_controller_core_hw.tcl"
   displayName="Altera LPDDR Nextgen Memory Controller Core"
   version="13.1"
   description="Altera LPDDR Nextgen Memory Controller Core"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory Controller Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_oct"
   file="alt_mem_if/altera_mem_if_oct/altera_mem_if_oct_hw.tcl"
   displayName="External Memory OCT block"
   version="13.1"
   description="External Memory OCT block"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory PHYs"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_oct_bridge"
   file="alt_mem_if/altera_mem_if_oct_bridge/altera_mem_if_oct_bridge_hw.tcl"
   displayName="External Memory OCT block bridge"
   version="13.1"
   description="External Memory OCT block bridge"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory PHYs"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_pll_bridge"
   file="alt_mem_if/altera_mem_if_pll_bridge/altera_mem_if_pll_bridge_hw.tcl"
   displayName="External Memory PLL block bridge"
   version="13.1"
   description="External Memory PLL block bridge"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory PHYs"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_pp_mem_model_bridge"
   file="alt_mem_if/ed_comps/altera_mem_if_pp_mem_model_bridge/altera_mem_if_pp_mem_model_bridge_hw.tcl"
   displayName="Altera Ping Pong PHY Memory Model Bridge"
   version="13.1"
   description="Altera Ping Pong PHY Memory Model Bridge"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory PHYs"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_qdrii_afi_mux"
   file="alt_mem_if/altera_mem_if_afi_muxes/altera_mem_if_qdrii_afi_mux/altera_mem_if_qdrii_afi_mux_hw.tcl"
   displayName="Altera QDRII AFI Multiplexer"
   version="13.1"
   description="Altera QDRII AFI Multiplexer"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory AFI Multiplexers"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_qdrii_controller"
   file="alt_mem_if/alt_mem_if_controllers/alt_mem_if_qdrii_controller/alt_mem_if_qdrii_controller_hw.tcl"
   displayName="Altera QDR II/II+ Memory Controller"
   version="13.1"
   description="Altera QDR II/II+ Memory Controller"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory Controllers"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_qdrii_emif"
   file="alt_mem_if/alt_mem_if_interfaces/alt_mem_if_qdrii_emif/alt_mem_if_qdrii_emif_hw.tcl"
   displayName="QDR II and QDR II+ SRAM Controller with UniPHY"
   version="13.1"
   description="QDR II and QDR II+ SRAM Controller with UniPHY"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=false"
   categories="Memories and Memory Controllers/External Memory Interfaces/QDR II Interfaces"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/lit-external-memory-interface.jsp" />
 </component>
 <component
   name="altera_mem_if_qdrii_mem_model"
   file="alt_mem_if/alt_mem_if_mem_models/alt_mem_if_qdrii_mem_model/alt_mem_if_qdrii_mem_model_hw.tcl"
   displayName="Altera QDR II/II+ Memory Model for UniPHY"
   version="13.1"
   description="Altera QDR II/II+ Memory Model for UniPHY"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=false"
   categories="Memories and Memory Controllers/External Memory Interfaces/Memory Models"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_qdrii_phy_core"
   file="alt_mem_if/alt_mem_if_phys/alt_mem_if_qdrii_phy_core/altera_mem_if_qdrii_phy_core_hw.tcl"
   displayName="QDR II/II+ External Memory PHY"
   version="13.1"
   description="QDR II/II+ External Memory PHY"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory PHYs"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_qdrii_pll"
   file="alt_mem_if/altera_mem_if_pll/altera_mem_if_qdrii_pll/altera_mem_if_qdrii_pll_hw.tcl"
   displayName="QDR II/II+ External Memory PLL/DLL/OCT block"
   version="13.1"
   description="QDR II/II+ External Memory PLL/DLL/OCT block"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory PHYs"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_qdrii_qseq"
   file="alt_mem_if/altera_mem_if_qseq/altera_mem_if_qdrii_qseq/altera_mem_if_qdrii_qseq_hw.tcl"
   displayName="QDRII Qsys Sequencer"
   version="13.1"
   description="QDRII Qsys Sequencer"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory Sequencers"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_qdrii_rseq"
   file="alt_mem_if/altera_mem_if_rseq/altera_mem_if_qdrii_rseq/altera_mem_if_qdrii_rseq_hw.tcl"
   displayName="QDRII RTL Sequencer"
   version="13.1"
   description="QDRII RTL Sequencer"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory Sequencers"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_rld_user_refresh_gen"
   file="alt_mem_if/alt_mem_if_example_design_components/alt_mem_if_rld_user_refresh_gen/user_refresh_gen_hw.tcl"
   displayName="RLDRAM II User Refresh Generator"
   version="13.1"
   description="RLDRAM II User Refresh Generator"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Example Design Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_rldram3_afi_driver"
   file="alt_mem_if/alt_mem_if_afi_drivers/alt_mem_if_rldram3_afi_driver/alt_mem_if_rldram3_afi_driver_hw.tcl"
   displayName="Altera RLDRAM 3 Memory AFI Driver"
   version="13.1"
   description="Altera RLDRAM 3 Memory AFI Driver"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory Controllers"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_rldram3_afi_mux"
   file="alt_mem_if/altera_mem_if_afi_muxes/altera_mem_if_rldram3_afi_mux/altera_mem_if_rldram3_afi_mux_hw.tcl"
   displayName="Altera RLDRAM 3 AFI Multiplexer"
   version="13.1"
   description="Altera RLDRAM 3 AFI Multiplexer"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory AFI Multiplexers"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_rldram3_controller"
   file="alt_mem_if/alt_mem_if_controllers/alt_mem_if_rldram3_controller/alt_mem_if_rldram3_controller_hw.tcl"
   displayName="Altera RLDRAM 3 Memory Controller"
   version="13.1"
   description="Altera RLDRAM 3 Memory Controller"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory Controllers"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_rldram3_emif"
   file="alt_mem_if/alt_mem_if_interfaces/alt_mem_if_rldram3_emif/alt_mem_if_rldram3_emif_hw.tcl"
   displayName="RLDRAM 3 UniPHY"
   version="13.1"
   description="RLDRAM 3 UniPHY"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=false"
   categories="Memories and Memory Controllers/External Memory Interfaces/RLDRAM 3 Interfaces"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/lit-external-memory-interface.jsp" />
 </component>
 <component
   name="altera_mem_if_rldram3_mem_model"
   file="alt_mem_if/alt_mem_if_mem_models/alt_mem_if_rldram3_mem_model/alt_mem_if_rldram3_mem_model_hw.tcl"
   displayName="Altera RLDRAM 3 Memory Model for UniPHY"
   version="13.1"
   description="Altera RLDRAM 3 Memory Model for UniPHY"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=false"
   categories="Memories and Memory Controllers/External Memory Interfaces/Memory Models"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_rldram3_phy_core"
   file="alt_mem_if/alt_mem_if_phys/alt_mem_if_rldram3_phy_core/altera_mem_if_rldram3_phy_core_hw.tcl"
   displayName="RLDRAM 3 External Memory PHY"
   version="13.1"
   description="RLDRAM 3 External Memory PHY"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory PHYs"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_rldram3_pll"
   file="alt_mem_if/altera_mem_if_pll/altera_mem_if_rldram3_pll/altera_mem_if_rldram3_pll_hw.tcl"
   displayName="RLDRAM 3 External Memory PLL/DLL/OCT block"
   version="13.1"
   description="RLDRAM 3 External Memory PLL/DLL/OCT block"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory PHYs"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_rldram3_qseq"
   file="alt_mem_if/altera_mem_if_qseq/altera_mem_if_rldram3_qseq/altera_mem_if_rldram3_qseq_hw.tcl"
   displayName="RLDRAM 3 Qsys Sequencer"
   version="13.1"
   description="RLDRAM 3 Qsys Sequencer"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory Sequencers"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_rldramii_afi_mux"
   file="alt_mem_if/altera_mem_if_afi_muxes/altera_mem_if_rldramii_afi_mux/altera_mem_if_rldramii_afi_mux_hw.tcl"
   displayName="Altera RLDRAMII AFI Multiplexer"
   version="13.1"
   description="Altera RLDRAMII AFI Multiplexer"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory AFI Multiplexers"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_rldramii_controller"
   file="alt_mem_if/alt_mem_if_controllers/alt_mem_if_rldramii_controller/alt_mem_if_rldramii_controller_hw.tcl"
   displayName="Altera RLDRAM II Memory Controller"
   version="13.1"
   description="Altera RLDRAM II Memory Controller"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory Controllers"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_rldramii_emif"
   file="alt_mem_if/alt_mem_if_interfaces/alt_mem_if_rldramii_emif/alt_mem_if_rldramii_emif_hw.tcl"
   displayName="RLDRAM II Controller with UniPHY"
   version="13.1"
   description="RLDRAM II Controller with UniPHY"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=false"
   categories="Memories and Memory Controllers/External Memory Interfaces/RLDRAM II Interfaces"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/lit-external-memory-interface.jsp" />
 </component>
 <component
   name="altera_mem_if_rldramii_mem_model"
   file="alt_mem_if/alt_mem_if_mem_models/alt_mem_if_rldramii_mem_model/alt_mem_if_rldramii_mem_model_hw.tcl"
   displayName="Altera RLDRAM II Memory Model for UniPHY"
   version="13.1"
   description="Altera RLDRAM II Memory Model for UniPHY"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=false"
   categories="Memories and Memory Controllers/External Memory Interfaces/Memory Models"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_rldramii_phy_core"
   file="alt_mem_if/alt_mem_if_phys/alt_mem_if_rldramii_phy_core/altera_mem_if_rldramii_phy_core_hw.tcl"
   displayName="RLDRAM II External Memory PHY"
   version="13.1"
   description="RLDRAM II External Memory PHY"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory PHYs"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_rldramii_pll"
   file="alt_mem_if/altera_mem_if_pll/altera_mem_if_rldramii_pll/altera_mem_if_rldramii_pll_hw.tcl"
   displayName="RLDRAM II External Memory PLL/DLL/OCT block"
   version="13.1"
   description="RLDRAM II External Memory PLL/DLL/OCT block"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory PHYs"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_rldramii_qseq"
   file="alt_mem_if/altera_mem_if_qseq/altera_mem_if_rldramii_qseq/altera_mem_if_rldramii_qseq_hw.tcl"
   displayName="RLDRAMII Qsys Sequencer"
   version="13.1"
   description="RLDRAMII Qsys Sequencer"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory Sequencers"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_rldramii_rseq"
   file="alt_mem_if/altera_mem_if_rseq/altera_mem_if_rldramii_rseq/altera_mem_if_rldramii_rseq_hw.tcl"
   displayName="RLDRAMII RTL Sequencer"
   version="13.1"
   description="RLDRAMII RTL Sequencer"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory Sequencers"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_sequencer_cpu"
   file="alt_mem_if/altera_mem_if_sequencer_cpu/altera_mem_if_sequencer_cpu_hw.tcl"
   displayName="UniPHY Sequencer CPU"
   version="13.1"
   description="UniPHY Sequencer CPU"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory Sequencer Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_sequencer_mem"
   file="alt_mem_if/altera_mem_if_qseq/altera_mem_if_sequencer_mem/altera_mem_if_sequencer_mem_hw.tcl"
   displayName="UniPHY Sequencer Memory"
   version="13.1"
   description="UniPHY Sequencer Memory"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory Sequencer Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_sequencer_rst"
   file="alt_mem_if/altera_mem_if_qseq/altera_mem_if_sequencer_rst/altera_mem_if_sequencer_rst_hw.tcl"
   displayName="UniPHY Sequencer Reset"
   version="13.1"
   description="UniPHY Sequencer Reset"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory Sequencer Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_sideband_terminator"
   file="alt_mem_if/alt_mem_if_example_design_components/altera_mem_if_sideband_terminator/altera_mem_if_sideband_terminator_hw.tcl"
   displayName="UniPHY Controller Sideband Terminator"
   version="13.1"
   description="UniPHY Controller Sideband Terminator"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Example Design Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_simple_avalon_mm_bridge"
   file="alt_mem_if/bridges/altera_mem_if_simple_avalon_mm_bridge/altera_mem_if_simple_avalon_mm_bridge_hw.tcl"
   displayName="UniPHY Simple Avalon-MM Bridge"
   version="13.1"
   description="UniPHY Simple Avalon-MM Bridge"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Example Design Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_single_clock_pll"
   file="alt_mem_if/ed_comps/altera_mem_if_single_clock_pll/altera_mem_if_single_clock_pll_hw.tcl"
   displayName="alt_mem_if Single Clock PLL"
   version="13.1"
   description="alt_mem_if Single Clock PLL"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Example Design Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mem_if_temp_sense"
   file="alt_mem_if/ed_comps/temp_sensor_top/altera_mem_if_temp_sensor_hw.tcl"
   displayName="altera_mem_if Temperature Sensor"
   version="13.1"
   description="altera_mem_if Temperature Sensor"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Example Design Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_merlin_ahb_slave_agent"
   file="merlin/altera_merlin_ahb_slave_agent/altera_merlin_ahb_slave_agent_hw.tcl"
   displayName="AHB Slave Agent"
   version="13.1"
   description="AHB Slave Agent Beta Version"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=false"
   categories="Qsys Interconnect/AHB"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_merlin_apb_master_agent"
   file="merlin/altera_merlin_apb_master_agent/altera_merlin_apb_master_agent_hw.tcl"
   displayName="APB Master Agent"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=apb,avalon_streaming,clock,reset /// INTERNAL_COMPONENT=false"
   categories="Qsys Interconnect/Memory-Mapped"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET_URL"
     type="OTHER"
     url="http://www.altera.com/literature/hb/qts/qsys_interconnect.pdf" />
 </component>
 <component
   name="altera_merlin_apb_slave_agent"
   file="merlin/altera_merlin_apb_slave_agent/altera_merlin_apb_slave_agent_hw.tcl"
   displayName="APB Slave Agent"
   version="13.1"
   description=""
   tags="CONNECTION_TYPES=apb,avalon_streaming,clock,reset /// INTERNAL_COMPONENT=false"
   categories="Qsys Interconnect/Memory-Mapped"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET_URL"
     type="OTHER"
     url="http://www.altera.com/literature/hb/qts/qsys_interconnect.pdf" />
 </component>
 <component
   name="altera_merlin_apb_translator"
   file="merlin/altera_merlin_apb_translator/altera_merlin_apb_translator_hw.tcl"
   displayName="APB Translator"
   version="13.1"
   description="APB translator: set default value for optionals signals"
   tags="AUTHORSHIP=tgngo /// CONNECTION_TYPES=apb,clock,reset /// INTERNAL_COMPONENT=false"
   categories="Qsys Interconnect/Memory-Mapped"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl displayName="DATASHEET" type="OTHER" url="http://www.altera.com" />
 </component>
 <component
   name="altera_merlin_axi_bridge"
   file="merlin/altera_merlin_axi_bridge/altera_merlin_axi_bridge_hw.tcl"
   displayName="AXI Bridge"
   version="1.0"
   description="AXI/AHB bridge for network topology determination"
   tags="AUTHORSHIP=Altera /// CONNECTION_TYPES=clock,reset /// INTERNAL_COMPONENT=true"
   categories="Bridges and Adapters/Memory Mapped"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_merlin_axi_master_ni"
   file="merlin/altera_merlin_axi_master_ni/altera_merlin_axi_master_ni_hw.tcl"
   displayName="AXI Master Network Interface"
   version="13.1"
   description="Convert AXI transaction to Qsys packet"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock,reset"
   categories="Qsys Interconnect/AXI Interface"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="Documents"
     type="OTHER"
     url="http:/www.altera.com/literature/hb/qts/qsys_interconnect.pdf" />
 </component>
 <component
   name="altera_merlin_axi_slave_ni"
   file="merlin/altera_merlin_axi_slave_ni/altera_merlin_axi_slave_ni_hw.tcl"
   displayName="AXI Slave Network Interface"
   version="13.1"
   description="Accepts command packets and issues the resulting transactions to the AXI interface"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=false"
   categories="Qsys Interconnect/AXI Interface"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="Documents"
     type="OTHER"
     url="http:/www.altera.com/literature/hb/qts/qsys_interconnect.pdf" />
 </component>
 <component
   name="altera_merlin_axi_translator"
   file="merlin/altera_merlin_axi_translator/altera_merlin_axi_translator_hw.tcl"
   displayName="AXI Translator"
   version="13.1"
   description="Convert incomplete AXI4 interface to complete AXI4 interface"
   tags="AUTHORSHIP=tgngo /// CONNECTION_TYPES=clock,reset /// INTERNAL_COMPONENT=false"
   categories="Qsys Interconnect/Memory-Mapped"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_merlin_burst_adapter"
   file="merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl"
   displayName="Memory Mapped Burst Adapter"
   version="13.1"
   description="Accommodates the burst capabilities of each interface in the system, including interfaces that do not support burst transfers, translating burst sizes as required."
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock,reset"
   categories="Merlin Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/hb/qts/qsys_interconnect.pdf" />
 </component>
 <component
   name="altera_merlin_combined_width_adapter"
   file="merlin/altera_merlin_combined_width_adapter/altera_merlin_combined_width_adapter_hw.tcl"
   displayName="Memory Mapped Combined Width Adapter"
   version="13.1"
   description="Combine command and response width adapter."
   tags="CONNECTION_TYPES=avalon_streaming,clock,reset /// INTERNAL_COMPONENT=false"
   categories="Merlin Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/hb/qts/qsys_interconnect.pdf" />
 </component>
 <component
   name="altera_merlin_conduit_fanout"
   file="altera_pcie/altera_pcie_avmm/altera_merlin_conduit_fanout_hw.tcl"
   displayName="Merlin Conduit Fanout"
   version="13.1"
   description=""
   tags="CONNECTION_TYPES=conduit /// INTERNAL_COMPONENT=true"
   categories="Merlin Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_merlin_demultiplexer"
   file="merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
   displayName="Memory Mapped Demultiplexer"
   version="13.1"
   description="Accepts channelized data on its sink interface and transmits the data on one of its source interfaces."
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock,reset"
   categories="Merlin Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/hb/qts/qsys_interconnect.pdf" />
 </component>
 <component
   name="altera_merlin_interconnect_wrapper"
   file="merlin/altera_merlin_interconnect_wrapper/altera_merlin_interconnect_wrapper_hw.tcl"
   displayName="Interconnect Wrapper"
   version="13.1"
   description="Interconnect Wrapper"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Merlin Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_merlin_master_agent"
   file="merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl"
   displayName="Avalon MM Master Agent"
   version="13.1"
   description="Translates Avalon-MM master transactions into Qsys command packets and translates the Qsys Avalon-MM slave response packets into Avalon-MM responses. Refer to the Avalon Interface Specifications (http://www.altera.com/literature/manual/mnl_avalon_spec.pdf) for an explanation of bursting behavior."
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,avalon_streaming,clock,reset"
   categories="Merlin Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/hb/qts/qsys_interconnect.pdf" />
 </component>
 <component
   name="altera_merlin_master_translator"
   file="merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl"
   displayName="Avalon MM Master Translator"
   version="13.1"
   description="Converts the Avalon-MM master interface to a simpler representation that the Qsys network uses. Refer to the Avalon Interface Specifications (http://www.altera.com/literature/manual/mnl_avalon_spec.pdf) for definitions of the Avalon-MM signals and explanations of the bursting properties."
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,clock,reset"
   categories="Merlin Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/hb/qts/qsys_interconnect.pdf" />
 </component>
 <component
   name="altera_merlin_mins_network_generator"
   file="merlin/altera_merlin_mins_network_generator/altera_merlin_mins_network_generator_hw.tcl"
   displayName="Network Generator"
   version="13.1"
   description=""
   tags="INTERNAL_COMPONENT=true"
   categories=""
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_merlin_multiplexer"
   file="merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
   displayName="Memory Mapped Multiplexer"
   version="13.1"
   description="Arbitrates between requesting masters using an equal share, round-robin algorithm. The arbitration scheme can be changed to weighted round-robin by specifying a relative number of arbitration shares to the masters that access a particular slave."
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock,reset"
   categories="Merlin Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/hb/qts/qsys_interconnect.pdf" />
 </component>
 <component
   name="altera_merlin_multithread_traffic_limiter"
   file="merlin/altera_merlin_multithread_traffic_limiter/multithread_limiter/altera_merlin_multithread_traffic_limiter_hw.tcl"
   displayName="Memory-Mapped Multithread Traffic Limiter"
   version="13.1"
   description="Multiple Thread Traffic Limiter"
   tags="AUTHORSHIP=tgngo"
   categories="Qsys Interconnect/Memory-Mapped"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_merlin_router"
   file="merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
   displayName="Memory Mapped Router"
   version="13.1"
   description="Routes command packets from the master to the slave and response packets from the slave to the master."
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock,reset"
   categories="Merlin Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/hb/qts/qsys_interconnect.pdf" />
 </component>
 <component
   name="altera_merlin_sc_fifo_limiter"
   file="merlin/altera_merlin_multithread_traffic_limiter/sc_fifo_limiter/altera_merlin_sc_fifo_limiter_hw.tcl"
   displayName="Memory-Mapped Combined sc_fifo Limiter"
   version="13.1"
   description=""
   tags="AUTHORSHIP=tgngo"
   categories="Qsys Interconnect/Memory-Mapped"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_merlin_slave_agent"
   file="merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl"
   displayName="Avalon MM Slave Agent"
   version="13.1"
   description="Accepts command packets and issues the resulting transactions to the Avalon interface. Refer to the Avalon Interface Specifications (http://www.altera.com/literature/manual/mnl_avalon_spec.pdf) for explanations of the bursting properties."
   tags="AUTHORSHIP=Altera Corporation"
   categories="Merlin Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/hb/qts/qsys_interconnect.pdf" />
 </component>
 <component
   name="altera_merlin_slave_translator"
   file="merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl"
   displayName="Avalon MM Slave Translator"
   version="13.1"
   description="Converts the Avalon-MM slave interface to a simplified representation that the Qsys network uses. Refer to the Avalon Interface Specifications (http://www.altera.com/literature/manual/mnl_avalon_spec.pdf) for definitions of the Avalon-MM signals and explanations of the bursting properties and address alignment."
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,clock,reset"
   categories="Merlin Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/hb/qts/qsys_interconnect.pdf" />
 </component>
 <component
   name="altera_merlin_st_pass_through"
   file="merlin/altera_merlin_mins_network_generator/altera_merlin_st_pass_through_hw.tcl"
   displayName="Pass Through"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock,reset /// INTERNAL_COMPONENT=true"
   categories="Merlin Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_merlin_std_arbitrator"
   file="merlin/altera_merlin_std_arbitrator/altera_merlin_std_arbitrator_hw.tcl"
   displayName="Memory Mapped Arbiter"
   version="13.1"
   description="Arbitrates between requesting masters using an equal share, round-robin algorithm. The arbitration scheme can be changed to weighted round-robin by specifying a relative number of arbitration shares to the masters that access a particular slave."
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock"
   categories="Merlin Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/hb/qts/qsys_interconnect.pdf" />
 </component>
 <component
   name="altera_merlin_threadid_mapping"
   file="merlin/altera_merlin_multithread_traffic_limiter/threadid_mapping/altera_merlin_threadid_mapping_hw.tcl"
   displayName="Memory-Mapped ThreadID mapping"
   version="13.1"
   description=""
   tags="AUTHORSHIP=tgngo /// CONNECTION_TYPES=avalon_streaming,clock,reset /// INTERNAL_COMPONENT=false"
   categories="Qsys Interconnect/Memory-Mapped"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_merlin_threadid_splitter"
   file="merlin/altera_merlin_multithread_traffic_limiter/threadid_splitter/altera_merlin_threadid_splitter_hw.tcl"
   displayName="Memory-Mapped ThreadIDs Splitter"
   version="13.1"
   description="Multiple thread ID splitter"
   tags="AUTHORSHIP=tgngo"
   categories="Qsys Interconnect/Memory-Mapped"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_merlin_traffic_limiter"
   file="merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl"
   displayName="Memory Mapped Traffic Limiter"
   version="13.1"
   description="Ensures the responses arrive in order, simplifying the Qsys response network."
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock,reset"
   categories="Merlin Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/hb/qts/qsys_interconnect.pdf" />
 </component>
 <component
   name="altera_merlin_width_adapter"
   file="merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl"
   displayName="Memory Mapped Width Adapter"
   version="13.1"
   description="Converts between Avalon-MM master and slaves with different data and byte enable widths."
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock"
   categories="Merlin Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/hb/qts/qsys_interconnect.pdf" />
 </component>
 <component
   name="altera_mgmt_reset"
   file="sld/core/altera_mgmt_reset/altera_mgmt_reset_hw.tcl"
   displayName="Altera Management Reset Block"
   version="13.1"
   description="Translate management ST input to reset_n output"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock,reset /// INTERNAL_COMPONENT=false"
   categories="Verification/Debug &amp; Performance"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mm_debug_link"
   file="sld/mm/altera_mm_debug_link/altera_mm_debug_link_hw.tcl"
   displayName="Avalon-MM Debug Link"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Verification/Debug &amp; Performance"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_mm_debug_link_datawidth_matcher"
   file="sld/st/altera_mm_debug_link_datawidth_matcher/altera_mm_debug_link_datawidth_matcher_hw.tcl"
   displayName="altera_mm_debug_link_datawidth_matcher"
   version="13.1"
   description=""
   tags="CONNECTION_TYPES=avalon_streaming,clock,reset /// INTERNAL_COMPONENT=true"
   categories=""
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="true" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mm_mgmt_wrapper"
   file="sld/mm/altera_mm_mgmt_wrapper/altera_mm_mgmt_wrapper_hw.tcl"
   displayName="altera_mm_mgmt_wrapper"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,avalon_streaming,clock,reset /// INTERNAL_COMPONENT=true"
   categories="Verification/Debug &amp; Performance"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_mp32"
   file="sopc_builder_ip/altera_mp32/altera_mp32_hw.tcl"
   displayName="Altera MP32 Processor"
   version="13.1"
   description="MIPS32 Release 2 processor"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,clock,interrupt /// INTERNAL_COMPONENT=true"
   categories="Processors"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <documentUrl displayName="DATASHEET" type="DATASHEET" url="http://www.altera.com" />
 </component>
 <plugin
   name="altera_mp32_hal_driver"
   file="sopc_builder_ip/altera_mp32/altera_mp32_hal_sw.tcl"
   displayName="altera_mp32_hal_driver"
   version="13.1"
   description=""
   tags="SW_DRIVER_OS_TYPE=hal /// SW_DRIVER_ASSOCIATED_HW_MODULE=altera_mp32"
   categories="driver_element"
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.embeddedsw.bsp.elements.IBaseSoftwareElement"
   factory="EmbeddedSwTclDriverFactory" />
 <component
   name="altera_mult_add"
   file="altera_mult_add/source/top/altera_mult_add_hw.tcl"
   displayName="Altera Multiply Adder"
   version="13.1"
   description="The ALTERA_MULT_ADD megafunction allows you to implement a multiplier-adder"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=false"
   categories="Multiply-Adder"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_QSYS" value="true" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/ug_lpm_alt_mfug.pdf" />
 </component>
 <component
   name="altera_nios2_custom_instr_hybrid_master_bfm"
   file="sopc_builder_ip/verification/altera_nios2_custom_instr_hybrid_master_bfm/altera_nios2_custom_instr_hybrid_master_bfm_hw.tcl"
   displayName="Altera Nios II Custom Instruction Hybrid Master BFM"
   version="13.1"
   description="Altera Nios II Custom Instruction Hybrid Master BFM"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Avalon Verification Suite"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_nios2_custom_instr_master_bfm"
   file="sopc_builder_ip/verification/altera_nios2_custom_instr_master_bfm/altera_nios2_custom_instr_master_bfm_hw.tcl"
   displayName="Altera Nios II Custom Instruction Master BFM"
   version="13.1"
   description="Altera Nios II Custom Instruction Master BFM"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=false"
   categories="Avalon Verification Suite"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="User Guide"
     type="OTHER"
     url="http://www.altera.com/literature/ug/ug_avalon_verification_ip.pdf" />
 </component>
 <component
   name="altera_nios2_custom_instr_slave_bfm"
   file="sopc_builder_ip/verification/altera_nios2_custom_instr_slave_bfm/altera_nios2_custom_instr_slave_bfm_hw.tcl"
   displayName="Altera Nios II Custom Instruction Slave BFM"
   version="13.1"
   description="Altera Nios II Custom Instruction Slave BFM"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=false"
   categories="Avalon Verification Suite"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="User Guide"
     type="OTHER"
     url="http://www.altera.com/literature/ug/ug_avalon_verification_ip.pdf" />
 </component>
 <plugin
   name="altera_nios2_hal_driver"
   file="nios2_ip/altera_nios2/altera_nios2_hal_sw.tcl"
   displayName="altera_nios2_hal_driver"
   version="13.1"
   description=""
   tags="SW_DRIVER_OS_TYPE=hal /// SW_DRIVER_ASSOCIATED_HW_MODULE=altera_nios2"
   categories="driver_element"
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.embeddedsw.bsp.elements.IBaseSoftwareElement"
   factory="EmbeddedSwTclDriverFactory" />
 <component
   name="altera_nios2_qsys"
   file="nios2_ip/altera_nios2/altera_nios2_qsys_hw.tcl"
   displayName="Nios II Processor"
   version="13.1"
   description="Altera Nios II Processor"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock,reset /// INTERNAL_COMPONENT=false"
   categories="Processors"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/hb/nios2/n2cpu_nii5v1.pdf" />
 </component>
 <plugin
   name="altera_nios2_qsys_hal_driver"
   file="nios2_ip/altera_nios2/altera_nios2_qsys_hal_sw.tcl"
   displayName="altera_nios2_qsys_hal_driver"
   version="13.1"
   description=""
   tags="SW_DRIVER_OS_TYPE=hal /// SW_DRIVER_ASSOCIATED_HW_MODULE=altera_nios2_qsys"
   categories="driver_element"
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.embeddedsw.bsp.elements.IBaseSoftwareElement"
   factory="EmbeddedSwTclDriverFactory" />
 <plugin
   name="altera_nios2_qsys_ucosii_driver"
   file="nios2_ip/altera_nios2/altera_nios2_qsys_ucosii_sw.tcl"
   displayName="altera_nios2_qsys_ucosii_driver"
   version="13.1"
   description=""
   tags="SW_DRIVER_OS_TYPE=ucosii /// SW_DRIVER_ASSOCIATED_HW_MODULE=altera_nios2_qsys"
   categories="driver_element"
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.embeddedsw.bsp.elements.IBaseSoftwareElement"
   factory="EmbeddedSwTclDriverFactory" />
 <plugin
   name="altera_nios2_qsys_ucosiii_driver"
   file="nios2_ip/altera_nios2/altera_nios2_qsys_ucosiii_sw.tcl"
   displayName="altera_nios2_qsys_ucosiii_driver"
   version="11.1"
   description=""
   tags="SW_DRIVER_OS_TYPE=ucosiii /// SW_DRIVER_ASSOCIATED_HW_MODULE=altera_nios2_qsys"
   categories="driver_element"
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.embeddedsw.bsp.elements.IBaseSoftwareElement"
   factory="EmbeddedSwTclDriverFactory" />
 <plugin
   name="altera_nios2_ucosii_driver"
   file="nios2_ip/altera_nios2/altera_nios2_ucosii_sw.tcl"
   displayName="altera_nios2_ucosii_driver"
   version="13.1"
   description=""
   tags="SW_DRIVER_OS_TYPE=ucosii /// SW_DRIVER_ASSOCIATED_HW_MODULE=altera_nios2"
   categories="driver_element"
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.embeddedsw.bsp.elements.IBaseSoftwareElement"
   factory="EmbeddedSwTclDriverFactory" />
 <plugin
   name="altera_nios2_ucosiii_driver"
   file="nios2_ip/altera_nios2/altera_nios2_ucosiii_sw.tcl"
   displayName="altera_nios2_ucosiii_driver"
   version="11.1"
   description=""
   tags="SW_DRIVER_OS_TYPE=ucosiii /// SW_DRIVER_ASSOCIATED_HW_MODULE=altera_nios2"
   categories="driver_element"
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.embeddedsw.bsp.elements.IBaseSoftwareElement"
   factory="EmbeddedSwTclDriverFactory" />
 <component
   name="altera_nios_custom_instr_bitswap"
   file="nios2_ip/altera_nios_custom_instr_bitswap_qsys/bitswap_qsys_hw.tcl"
   displayName="Bitswap"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=nios_custom_instruction /// INTERNAL_COMPONENT=false"
   categories="Custom Instruction Modules"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_nios_custom_instr_endian_converter"
   file="nios2_ip/altera_nios_custom_instr_endian_converter_qsys/converter_qsys_hw.tcl"
   displayName="Endian Converter"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=nios_custom_instruction /// INTERNAL_COMPONENT=true"
   categories="Custom Instruction Modules"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_nios_custom_instr_floating_point"
   file="nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys_hw.tcl"
   displayName="Floating Point Hardware"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=nios_custom_instruction /// INTERNAL_COMPONENT=false"
   categories="Custom Instruction Modules"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_nios_custom_instr_floating_point_2"
   file="altera_nios_custom_instr_floating_point_2/altera_nios_custom_instr_floating_point_2/fpoint2_qsys_hw.tcl"
   displayName="Floating Point Hardware 2"
   version="100.99.98.97"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=false"
   categories="Embedded Processors"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_nios_custom_instr_floating_point_2_combi"
   file="altera_nios_custom_instr_floating_point_2/altera_nios_custom_instr_floating_point_2_combi/fpoint2_combi_qsys_hw.tcl"
   displayName="Floating Point Hardware 2 Combinatorial"
   version="100.99.98.97"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=nios_custom_instruction /// INTERNAL_COMPONENT=false"
   categories="Embedded Processors"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_QSYS" value="true" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_nios_custom_instr_floating_point_2_multi"
   file="altera_nios_custom_instr_floating_point_2/altera_nios_custom_instr_floating_point_2_multi/fpoint2_multi_qsys_hw.tcl"
   displayName="Floating Point Hardware 2 Multi-cycle"
   version="100.99.98.97"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=nios_custom_instruction /// INTERNAL_COMPONENT=false"
   categories="Embedded Processors"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_QSYS" value="true" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_nios_custom_instr_interrupt_vector"
   file="nios2_ip/altera_nios_custom_instr_interrupt_vector_qsys/interrupt_vector_qsys_hw.tcl"
   displayName="Interrupt Vector"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=nios_custom_instruction /// INTERNAL_COMPONENT=true"
   categories="Custom Instruction Modules"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_oct"
   file="altera_oct/altera_oct_top/altera_oct_hw.tcl"
   displayName="Altera oct"
   version="13.1"
   description="Altera oct"
   tags="AUTHORSHIP=Altera Corporation"
   categories="I/O"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_QSYS" value="true" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_oct_core"
   file="altera_oct/altera_oct_core/altera_oct_hw.tcl"
   displayName="Altera oct Core"
   version="13.1"
   description="Altera oct Core"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="I/O"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_QSYS" value="true" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_oct_driver"
   file="altera_oct/altera_oct_driver/altera_oct_driver_hw.tcl"
   displayName="Altera oct Driver"
   version="13.1"
   description="Altera oct Driver"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="I/O"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_QSYS" value="true" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_pcie_256_hip_avmm"
   file="altera_pcie/altera_pcie_hip_256_avmm/altera_pcie_256_hip_avmm_hw.tcl"
   displayName="Avalon-MM 256-bit Hard IP for PCI Express"
   version="13.1"
   description="Avalon-MM 256-bit Hard IP for PCI Express"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock,conduit,reset /// INTERNAL_COMPONENT=false"
   categories="Interface Protocols/PCI"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/ug_s5_pcie.pdf" />
 </component>
 <component
   name="altera_pcie_av_hip_ast"
   file="altera_pcie/altera_pcie_av_hip_ast/altera_pcie_av_hip_ast_hw.tcl"
   displayName="Arria V Hard IP for PCI Express"
   version="13.1"
   description="Arria V Hard IP for PCI Express"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=conduit /// INTERNAL_COMPONENT=false"
   categories="Interface Protocols/PCI"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/ug_a5_pcie.pdf" />
 </component>
 <component
   name="altera_pcie_av_hip_avmm"
   file="altera_pcie/altera_pcie_av_hip_avmm/altera_pcie_av_hip_avmm_hw.tcl"
   displayName="Avalon-MM Arria V Hard IP for PCI Express"
   version="13.1"
   description="Avalon-MM Arria V Hard IP for PCI Express"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock,conduit,reset /// INTERNAL_COMPONENT=false"
   categories="Interface Protocols/PCI"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/ug_a5_pcie.pdf" />
 </component>
 <component
   name="altera_pcie_avgz_hip_ast"
   file="altera_pcie/altera_pcie_avgz_hip_ast/altera_pcie_avgz_hip_ast_hw.tcl"
   displayName="Arria V GZ Hard IP for PCI Express"
   version="13.1"
   description="Arria V GZ Hard IP for PCI Express"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=conduit /// INTERNAL_COMPONENT=false"
   categories="Interface Protocols/PCI"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/ug_a5gz_pcie.pdf" />
 </component>
 <component
   name="altera_pcie_avgz_hip_avmm"
   file="altera_pcie/altera_pcie_avgz_hip_avmm/altera_pcie_avgz_hip_avmm_hw.tcl"
   displayName="Avalon-MM Arria V GZ Hard IP for PCI Express"
   version="13.1"
   description="Avalon-MM Arria V GZ Hard IP for PCI Express"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock,conduit,reset /// INTERNAL_COMPONENT=false"
   categories="Interface Protocols/PCI"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/ug_s5_pcie.pdf" />
 </component>
 <component
   name="altera_pcie_bfm"
   file="altera_pcie/altera_pcie_avmm/altera_pcie_bfm_hw.tcl"
   displayName="altera_pcie_bfm"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera /// CONNECTION_TYPES=conduit /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/PCI"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_pcie_bfm_qsys"
   file="altera_pcie/altera_pcie_avmm/altera_pcie_bfm_qsys_hw.tcl"
   displayName="altera_pcie_bfm_qsys"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera /// CONNECTION_TYPES=conduit /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/PCI"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_pcie_conduit_fanout"
   file="altera_pcie/altera_pcie_avmm/altera_pcie_conduit_fanout_hw.tcl"
   displayName="altera_pcie_conduit_fanout"
   version="13.1"
   description=""
   tags="CONNECTION_TYPES=conduit /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/PCI"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_pcie_cv_hip_ast"
   file="altera_pcie/altera_pcie_cv_hip_ast/altera_pcie_cv_hip_ast_hw.tcl"
   displayName="Cyclone V Hard IP for PCI Express"
   version="13.1"
   description="Cyclone V Hard IP for PCI Express"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=conduit /// INTERNAL_COMPONENT=false"
   categories="Interface Protocols/PCI"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/ug_c5_pcie.pdf" />
 </component>
 <component
   name="altera_pcie_cv_hip_avmm"
   file="altera_pcie/altera_pcie_cv_hip_avmm/altera_pcie_cv_hip_avmm_hw.tcl"
   displayName="Avalon-MM Cyclone V Hard IP for PCI Express"
   version="13.1"
   description="Avalon-MM Cyclone V Hard IP for PCI Express"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock,conduit,reset /// INTERNAL_COMPONENT=false"
   categories="Interface Protocols/PCI"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/ug_c5_pcie.pdf" />
 </component>
 <component
   name="altera_pcie_descriptor_controller"
   file="altera_pcie/altera_pcie_hip_256_avmm/control/altera_pcie_desc_control_hw.tcl"
   displayName="Altera PCIe Descriptor Controller"
   version="1.0"
   description="Manages the DMA reads and writes operations on the &apos;Avalon-MM 256-bit Hard IP for PCI Express&apos; (not compatible with other DMAs)"
   tags="AUTHORSHIP=Altera /// CONNECTION_TYPES=avalon,avalon_streaming,clock,conduit,reset /// INTERNAL_COMPONENT=false"
   categories="Interface Protocols/PCI"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/ug_s5_pcie.pdf" />
 </component>
 <component
   name="altera_pcie_hard_ip"
   file="altera_pcie/altera_pcie_avmm/altera_pcie_hard_ip_hw.tcl"
   displayName="IP_Compiler for PCI Express"
   version="13.1"
   description="IP_Compiler for PCI Express"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,clock,conduit,reset /// INTERNAL_COMPONENT=false"
   categories="Interface Protocols/PCI"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/products/ip/iup/pci-express/m-alt-pcie8.html" />
 </component>
 <component
   name="altera_pcie_hip_ast_ed"
   file="altera_pcie/altera_pcie_hip_ast_ed/altera_pcie_hip_ast_ed_hw.tcl"
   displayName="Example design for Avalon-Streaming Hard IP for PCI Express"
   version="13.1"
   description="Example design for Avalon-Streaming hard IP for PCI Express"
   tags="AUTHORSHIP=Altera /// CONNECTION_TYPES=conduit /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/PCI"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/ug_s5_pcie.pdf" />
 </component>
 <component
   name="altera_pcie_internal_altgx"
   file="altera_pcie/altera_pcie_avmm/altera_pcie_internal_altgx_hw.tcl"
   displayName="altera_pcie_internal_altgx"
   version="13.1"
   description=""
   tags="INTERNAL_COMPONENT=true"
   categories="Interface Protocols/PCI"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_pcie_internal_hard_ip"
   file="altera_pcie/altera_pcie_avmm/altera_pcie_internal_hard_ip_hw.tcl"
   displayName="Altera PCIe Internal Hard IP"
   version="13.1"
   description="Altera PCIe Internal Hard IP"
   tags="AUTHORSHIP=Altera /// CONNECTION_TYPES=avalon,clock,conduit,interrupt,reset /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/PCI"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/products/ip/iup/pci-express/m-alt-pcie8.html" />
 </component>
 <component
   name="altera_pcie_internal_hard_ip_qsys"
   file="altera_pcie/altera_pcie_avmm/altera_pcie_internal_hard_ip_qsys_hw.tcl"
   displayName="Altera PCIe Internal Hard IP QSYS"
   version="13.1"
   description="Altera PCIe Internal Hard IP QSYS"
   tags="AUTHORSHIP=Altera /// CONNECTION_TYPES=avalon,clock,conduit,interrupt,reset /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/PCI"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/products/ip/iup/pci-express/m-alt-pcie8.html" />
 </component>
 <component
   name="altera_pcie_internal_pipe_interface"
   file="altera_pcie/altera_pcie_avmm/altera_pcie_internal_pipe_interface_hw.tcl"
   displayName="altera_pcie_internal_pipe_interface"
   version="13.1"
   description=""
   tags="CONNECTION_TYPES=clock,conduit /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/PCI"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_pcie_internal_pipe_interface_qsys"
   file="altera_pcie/altera_pcie_avmm/altera_pcie_internal_pipe_interface_qsys_hw.tcl"
   displayName="altera_pcie_internal_pipe_interface_qsys"
   version="13.1"
   description=""
   tags="CONNECTION_TYPES=clock,conduit /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/PCI"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_pcie_internal_reset_controller"
   file="altera_pcie/altera_pcie_avmm/altera_pcie_internal_reset_controller_hw.tcl"
   displayName="altera_pcie_internal_reset_controller"
   version="13.1"
   description=""
   tags="CONNECTION_TYPES=clock,conduit,reset /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/PCI"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_pcie_internal_reset_controller_qsys"
   file="altera_pcie/altera_pcie_avmm/altera_pcie_internal_reset_controller_qsys_hw.tcl"
   displayName="altera_pcie_internal_reset_controller_qsys"
   version="13.1"
   description=""
   tags="CONNECTION_TYPES=clock,conduit,reset /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/PCI"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_pcie_reconfig_driver"
   file="altera_pcie/altera_pcie_hip_ast_ed/altera_pcie_reconfig_driver_hw.tcl"
   displayName="Altera PCIe Reconfig Driver"
   version="1.0"
   description="Drive the reconfig_mgmt AvMM Slave Port on the Reconfig Controller"
   tags="AUTHORSHIP=Altera /// CONNECTION_TYPES=avalon,clock,conduit,reset /// INTERNAL_COMPONENT=false"
   categories="Interface Protocols/PCI"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/ug_s5_pcie.pdf" />
 </component>
 <component
   name="altera_pcie_sv_hip_ast"
   file="altera_pcie/altera_pcie_sv_hip_ast/altera_pcie_sv_hip_ast_hw.tcl"
   displayName="Stratix V Hard IP for PCI Express"
   version="13.1"
   description="Stratix V Hard IP for PCI Express"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=conduit /// INTERNAL_COMPONENT=false"
   categories="Interface Protocols/PCI"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/ug_s5_pcie.pdf" />
 </component>
 <component
   name="altera_pcie_sv_hip_avmm"
   file="altera_pcie/altera_pcie_sv_hip_avmm/altera_pcie_sv_hip_avmm_hw.tcl"
   displayName="Avalon-MM Stratix V Hard IP for PCI Express"
   version="13.1"
   description="Avalon-MM Stratix V Hard IP for PCI Express"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock,conduit,reset /// INTERNAL_COMPONENT=false"
   categories="Interface Protocols/PCI"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/ug_s5_pcie.pdf" />
 </component>
 <component
   name="altera_pcie_sv_sriov_1pf32vf_ast"
   file="altera_pcie/altera_pcie_sv_sriov_ast/altera_pcie_sv_sriov_1pf32vf_ast_hw.tcl"
   displayName="Stratix V PCI Express SR-IOV Bridge"
   version="13.1"
   description="Stratix V PCI Express SR-IOV Bridge"
   tags="AUTHORSHIP=Altera /// CONNECTION_TYPES=conduit /// INTERNAL_COMPONENT=false"
   categories="Interface Protocols/PCI"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/ug_s5_pcie.pdf" />
 </component>
 <component
   name="altera_pcie_sv_sriov_ast_ed"
   file="altera_pcie/altera_pcie_sv_sriov_ast_ed/altera_pcie_sv_sriov_app_hw.tcl"
   displayName="Example design for PCIe SR-IOV AVST"
   version="13.1"
   description="Example design for PCIe SR-IOV AVST"
   tags="AUTHORSHIP=Altera /// CONNECTION_TYPES=conduit /// INTERNAL_COMPONENT=false"
   categories="Interface Protocols/PCI"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/ug_s5_pcie.pdf" />
 </component>
 <component
   name="altera_pcie_tbed"
   file="altera_pcie/altera_pcie_hip_ast_tbed/altera_pcie_tbed_sv_hw.tcl"
   displayName="Testbench for Avalon-Streaming Stratix V hard IP for PCI Express"
   version="13.1"
   description="Testbench for Avalon-Streaming Stratix V hard IP for PCI Express"
   tags="AUTHORSHIP=Altera /// CONNECTION_TYPES=conduit /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/PCI"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/ug_s5_pcie.pdf" />
 </component>
 <component
   name="altera_pll"
   file="altera_pll/source/top/pll_hw.tcl"
   displayName="Altera PLL"
   version="13.1"
   description="Altera Phase-Locked Loop (ALTERA_PLL)"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock,reset /// INTERNAL_COMPONENT=false"
   categories="PLL"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/altera_pll.pdf" />
 </component>
 <component
   name="altera_pll_reconfig"
   file="altera_pll_reconfig/pll_reconfig_hw.tcl"
   displayName="Altera PLL Reconfig"
   version="13.1"
   description="Altera Phase-Locked Loop Reconfiguration Block(ALTERA_PLL_RECONFIG)"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,clock,conduit,reset /// INTERNAL_COMPONENT=false"
   categories="PLL"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <documentUrl
     displayName="Appnote"
     type="OTHER"
     url="http://www.altera.com/literature/an/an661.pdf" />
  <documentUrl displayName="DATASHEET" type="DATASHEET" url="" />
 </component>
 <component
   name="altera_qdrii_board_delay_model"
   file="alt_mem_if/ed_comps/board_delay_models/altera_qdrii_board_delay_model/altera_qdrii_board_delay_model_hw.tcl"
   displayName="Altera QDR II/II+ Board Delay Model"
   version="13.1"
   description="Altera QDR II/II+ Board Delay Model"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Board Delay Models"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_rapidio"
   file="altera_rapidio/altera_rapidio_hw.tcl"
   displayName="RapidIO    (IDLE1 up to 5.0 Gbaud)"
   version="13.1"
   description="RapidIO MegaCore function."
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=false"
   categories="Interface Protocols/RapidIO"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/ug_rapidio.pdf" />
 </component>
 <component
   name="altera_rapidio2"
   file="altera_rapidio2/src/altera_rapidio2_hw.tcl"
   displayName="RapidIO II (IDLE2 up to 6.25 Gbaud)"
   version="13.1"
   description="RapidIO II MegaCore Function"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=false"
   categories="Interface Protocols/RapidIO"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/ug_rapidio2.pdf" />
 </component>
 <component
   name="altera_reset_bridge"
   file="merlin/altera_reset_bridge/altera_reset_bridge_hw.tcl"
   displayName="Reset Bridge"
   version="13.1"
   description="Allows you to use a reset signal in two or more subsystems of your Qsys system. You can connect one reset source to the local components and export one or more to other subsystems as required."
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock,reset"
   categories=""
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="false" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/hb/qts/qsys_interconnect.pdf" />
 </component>
 <component
   name="altera_reset_controller"
   file="merlin/altera_reset_controller/altera_reset_controller_hw.tcl"
   displayName="Merlin Reset Controller"
   version="13.1"
   description="For systems with multiple reset inputs, the Merlin Reset Controller ORs all reset inputs and generates a single reset output."
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock,reset"
   categories="Merlin Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="false" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/hb/qts/qsys_interconnect.pdf" />
 </component>
 <component
   name="altera_reset_sequencer"
   file="merlin/altera_reset_sequencer/altera_reset_sequencer_hw.tcl"
   displayName="Reset Sequencer"
   version="13.1"
   description="Based on the input reset, controls the reset assertion and de-assertion sequence based on component parameterization"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock,conduit,reset"
   categories="Clock and Reset"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_QSYS" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="false" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/hb/qts/qsys_interconnect.pdf" />
 </component>
 <component
   name="altera_reset_translator"
   file="merlin/altera_reset_translator/altera_reset_translator_hw.tcl"
   displayName="Reset Translator"
   version="13.1"
   description="Allows user to connect up non-matching reset interface by terminating unused ports"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock,reset"
   categories=""
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_QSYS" value="true" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/hb/qts/qsys_interconnect.pdf" />
 </component>
 <component
   name="altera_rldram3_board_delay_model"
   file="alt_mem_if/ed_comps/board_delay_models/altera_rldram3_board_delay_model/altera_rldram3_board_delay_model_hw.tcl"
   displayName="Altera RLDRAM 3 Board Delay Model"
   version="13.1"
   description="Altera RLDRAM 3 Board Memory Model"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Board Delay Models"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_rldram3_board_delay_model_bridge"
   file="alt_mem_if/ed_comps/board_delay_model_bridge/altera_rldram3_board_delay_model_bridge_hw.tcl"
   displayName="Altera RLDRAM3 Board Delay Model Bridge"
   version="13.1"
   description="Altera RLDRAM3 Board Delay Model Bridge"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory PHYs"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_rldramii_board_delay_model"
   file="alt_mem_if/ed_comps/board_delay_models/altera_rldramii_board_delay_model/altera_rldramii_board_delay_model_hw.tcl"
   displayName="Altera RLDRAM II Board Delay Model"
   version="13.1"
   description="Altera RLDRAM II Board Memory Model"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Board Delay Models"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_rs_ii"
   file="rs_ii/altera_rs_ii/altera_rs_ii_hw.tcl"
   displayName="Reed Solomon II"
   version="13.1"
   description="Altera Reed Solomon II"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=false"
   categories="Digital Signal Processing/Error Detection_Correction"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/ug_rsii.pdf" />
 </component>
 <component
   name="altera_rs_ser_bm"
   file="rs_ii/src/rs_ucores/dec/altera_rs_ser_bm/altera_rs_ser_bm_hw.tcl"
   displayName="RS Serial Berlekamp-Massey"
   version="13.1"
   description="Altera Reed Solomon Serial Berlekamp-Massey"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock,reset /// INTERNAL_COMPONENT=true"
   categories="DSP/Reed Solomon II/Submodules"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_rs_ser_correct"
   file="rs_ii/src/rs_ucores/dec/altera_rs_ser_correct/altera_rs_ser_correct_hw.tcl"
   displayName="RS Serial Corrector"
   version="13.1"
   description="Altera Reed Solomon Serial Corrector"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock,reset /// INTERNAL_COMPONENT=true"
   categories="DSP/Reed Solomon II/Submodules"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_rs_ser_dec"
   file="rs_ii/src/dec/altera_rs_ser_dec/altera_rs_ser_dec_hw.tcl"
   displayName="Reed Solomon II Decoder"
   version="13.1"
   description="Altera Reed Solomon Serial Decoder"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="DSP/Reed Solomon II"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_rs_ser_enc"
   file="rs_ii/src/enc/altera_rs_ser_enc/altera_rs_ser_enc_hw.tcl"
   displayName="RS II Serial Encoder"
   version="13.1"
   description="Altera Reed Solomon II Serial Encoder"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock,reset /// INTERNAL_COMPONENT=true"
   categories="DSP/Reed Solomon II"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_rs_ser_search"
   file="rs_ii/src/rs_ucores/dec/altera_rs_ser_search/altera_rs_ser_search_hw.tcl"
   displayName="RS Serial Error Search"
   version="13.1"
   description="Altera Reed Solomon Search"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock,reset /// INTERNAL_COMPONENT=true"
   categories="DSP/Reed Solomon II/Submodules"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_rs_ser_syn"
   file="rs_ii/src/rs_ucores/dec/altera_rs_ser_syn/altera_rs_ser_syn_hw.tcl"
   displayName="RS Serial Syndrome Generator"
   version="13.1"
   description="Altera Reed Solomon Serial Syndrome Generator"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock,reset /// INTERNAL_COMPONENT=true"
   categories="DSP/Reed Solomon II/Submodules"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_sdram_partner_module"
   file="alt_mem_if/alt_mem_if_mem_models/altera_sdram_partner_module/sdram_partner_module_hw.tcl"
   displayName="Altera SDRAM Memory Model"
   version="11.0"
   description="SDRAM Simulation Memory Model"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock /// INTERNAL_COMPONENT=false"
   categories="Memories and Memory Controllers/External Memory Interfaces/Memory Models"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl displayName="DATASHEET" type="DATASHEET" url="" />
 </component>
 <component
   name="altera_sld_hub_controller_system"
   file="sld/core/altera_sld_hub_controller_system/altera_sld_hub_controller_system_hw.tcl"
   displayName="SLD Hub Controller System"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation"
   categories="Verification/Debug &amp; Performance"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_soft_core_jtag_io"
   file="sld/altera_soft_core_jtag_io/altera_soft_core_jtag_io_hw.tcl"
   displayName="Altera Soft Core JTAG IO"
   version="13.1"
   description="This soft JTAG I/O megafunction, altera_soft_core_jtag_io, provides a standard JTAG interface that controls all JTAG based SLD debug nodes.&lt;br&gt;  Under the hood, it really controls SLD JTAG hub to which SLD debug nodes connect.  Optionally, it provides a signal to select whether SLD JTAG hub is controlled by the JTAG I/O&lt;br&gt;on this megafunction or by the JTAG I/O on the device JTAG hard controller.
A minimal JTAG controller is implemented to allow full operations of tools&lt;br&gt;that communicate to SLD debug nodes connected to SLD JTAG hub.  The IR instructions implemented are BYPASS, IDCODE, USR0, and USR1.&lt;br&gt;All other IR values are mapped to BYPASS.  This JTAG controller returns IDCODE value, 0x020030DD, which is assigned to Altera soft JTAG controller.&lt;br&gt;The tdo output is never tri-stated, which does not conform to the JTAG standard. 
Only one instance of such megafunction is allowed within one project."
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=false"
   categories="Verification/Debug &amp; Performance"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_streaming_sld_hub_controller"
   file="sld/st/altera_streaming_sld_hub_controller/altera_streaming_sld_hub_controller_hw.tcl"
   displayName="SLD Hub Controller"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Verification/Debug &amp; Performance"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_streaming_sld_hub_controller_core"
   file="sld/st/altera_streaming_sld_hub_controller/altera_streaming_sld_hub_controller_core_hw.tcl"
   displayName="altera_streaming_sld_hub_controller_core"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,avalon_streaming,clock,reset /// INTERNAL_COMPONENT=true"
   categories="Verification/Debug &amp; Performance"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_super_splitter"
   file="sld/core/altera_super_splitter/altera_super_splitter_hw.tcl"
   displayName="Splitter for debug fabric"
   version="13.1"
   description=""
   tags="CONNECTION_TYPES=conduit /// INTERNAL_COMPONENT=true"
   categories="Verification/Debug &amp; Performance"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_throughput_tap_xlate"
   file="sld/trace/monitors/altera_avst_throughput_monitor/altera_throughput_tap_xlate_hw.tcl"
   displayName="Avalon ST Throughput Tap Translator"
   version="1.0"
   description=""
   tags="AUTHORSHIP= /// CONNECTION_TYPES=clock,conduit,reset /// INTERNAL_COMPONENT=true"
   categories=""
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_trace_av_st_monitor"
   file="sld/trace/monitors/altera_trace_av_st_example_monitor/altera_trace_av_st_monitor_hw.tcl"
   displayName="avalon streaming monitor"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,avalon_streaming,clock,conduit,reset /// INTERNAL_COMPONENT=true"
   categories="Verification/Debug &amp; Performance/Trace"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_trace_av_st_tap"
   file="sld/trace/monitors/altera_trace_av_st_tap/altera_trace_av_st_tap_hw.tcl"
   displayName="avalon streaming to conduit tap"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock,conduit,reset /// INTERNAL_COMPONENT=true"
   categories="Verification/Debug &amp; Performance/Trace"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_trace_av_st_video_pixel_grabber_monitor"
   file="sld/trace/monitors/av_st_video_pixel_grabber/altera_trace_av_st_video_pixel_grabber_monitor_hw.tcl"
   displayName="video pixel sampling monitor"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,avalon_streaming,clock,conduit,reset /// INTERNAL_COMPONENT=true"
   categories="Verification/Debug &amp; Performance/Trace"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_trace_capture_controller"
   file="sld/trace/core/altera_trace_capture_controller/altera_trace_capture_controller_hw.tcl"
   displayName="altera_trace_capture_controller"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,avalon_streaming,clock,reset /// INTERNAL_COMPONENT=true"
   categories="Verification/Debug &amp; Performance/Trace"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_trace_channel_mapper"
   file="sld/trace/core/altera_trace_channel_mapper/altera_trace_channel_mapper_hw.tcl"
   displayName="Trace channel mapper"
   version="13.1"
   description=""
   tags="CONNECTION_TYPES=avalon_streaming,clock,reset /// INTERNAL_COMPONENT=true"
   categories="Verification/Debug &amp; Performance"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_trace_controller"
   file="sld/trace/core/altera_trace_controller/altera_trace_controller_hw.tcl"
   displayName="Trace Controller"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,avalon_streaming,clock,reset /// INTERNAL_COMPONENT=true"
   categories="Verification/Debug &amp; Performance"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_trace_controller_endpoint"
   file="sld/core/endpoint_wrappers/altera_trace_controller_endpoint_hw.tcl"
   displayName="altera_trace_controller_endpoint"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,clock,reset /// INTERNAL_COMPONENT=true"
   categories="Verification/Debug &amp; Performance"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_trace_dummy_monitor"
   file="sld/trace/monitors/altera_trace_dummy_monitor/altera_trace_dummy_monitor_hw.tcl"
   displayName="altera_trace_dummy_monitor"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,clock,reset /// INTERNAL_COMPONENT=true"
   categories="Verification/Debug &amp; Performance/Trace"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_trace_fabric"
   file="sld/trace/core/altera_trace_fabric/altera_trace_fabric_hw.tcl"
   displayName="Trace Fabric"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,avalon_streaming,clock,reset /// INTERNAL_COMPONENT=true"
   categories="Verification/Debug &amp; Performance"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_trace_monitor_endpoint"
   file="sld/core/endpoint_wrappers/altera_trace_monitor_endpoint_hw.tcl"
   displayName="altera_trace_monitor_endpoint"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,avalon_streaming,clock,reset /// INTERNAL_COMPONENT=true"
   categories="Verification/Debug &amp; Performance"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_trace_monitor_endpoint_bridge"
   file="sld/core/endpoint_wrappers/altera_trace_monitor_endpoint_bridge_hw.tcl"
   displayName="altera_trace_monitor_endpoint_bridge"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,avalon_streaming,clock,reset /// INTERNAL_COMPONENT=true"
   categories="Verification/Debug &amp; Performance"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_trace_printf_monitor"
   file="sld/trace/monitors/altera_trace_printf_monitor/altera_trace_printf_monitor_hw.tcl"
   displayName="Altera Trace Printf Monitor"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,avalon_streaming,clock,reset /// INTERNAL_COMPONENT=false"
   categories="Verification/Debug &amp; Performance"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="true" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_trace_rom"
   file="sld/trace/core/altera_trace_rom/altera_trace_rom_hw.tcl"
   displayName="Trace ROM"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,clock,reset /// INTERNAL_COMPONENT=true"
   categories="Verification/Debug &amp; Performance/Trace"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="true" />
 </component>
 <component
   name="altera_trace_stats_gatherer"
   file="sld/trace/monitors/altera_trace_stats_gatherer/altera_trace_stats_gatherer_hw.tcl"
   displayName="Altera Trace Statistics Gatherer"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,avalon_streaming,clock,reset /// INTERNAL_COMPONENT=true"
   categories="Verification/Debug &amp; Performance"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_trace_system"
   file="sld/trace/core/altera_trace_system/altera_trace_system_hw.tcl"
   displayName="Trace System"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,clock,reset /// INTERNAL_COMPONENT=false"
   categories="Verification/Debug &amp; Performance"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_trace_timestamp_monitor"
   file="sld/trace/monitors/altera_trace_ts_module/altera_trace_timestamp_monitor_hw.tcl"
   displayName="Timestamp monitor"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock,reset /// INTERNAL_COMPONENT=true"
   categories="Verification/Debug &amp; Performance/Trace"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_trace_transacto_lite"
   file="sld/trace/core/altera_trace_transacto_lite/altera_trace_transacto_lite_hw.tcl"
   displayName="transacto_lite"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,avalon_streaming,clock,reset /// INTERNAL_COMPONENT=true"
   categories="Verification/Debug &amp; Performance/Trace"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="true" />
 </component>
 <component
   name="altera_trace_trigger_monitor"
   file="sld/trace/monitors/altera_trace_trigger_monitor/altera_trace_trigger_monitor_hw.tcl"
   displayName="Trigger monitor"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,avalon_streaming,clock,reset /// INTERNAL_COMPONENT=true"
   categories="Verification/Debug &amp; Performance/Trace"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_trace_video_monitor"
   file="sld/trace/monitors/altera_trace_video_monitor/altera_trace_video_monitor_hw.tcl"
   displayName="Avalon-ST Video Monitor Core"
   version="13.1"
   description="Monitors an Avalon-ST Video connection to facilitate debug of a video system. Data is captured from the datapath and exposed via one or more Avalon-ST source interfaces"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock,reset /// INTERNAL_COMPONENT=true"
   categories="DSP/Video and Image Processing"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_trace_video_tap_bridge"
   file="sld/trace/monitors/altera_trace_video_tap_bridge/altera_trace_video_tap_bridge_hw.tcl"
   displayName="bridge for av st tap"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock,conduit,reset /// INTERNAL_COMPONENT=true"
   categories="Verification/Debug &amp; Performance/Trace"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_transacto_fabric"
   file="sld/mm/altera_transacto_fabric/altera_transacto_fabric_hw.tcl"
   displayName="Avalon MM Debug Adapter"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,avalon_streaming,clock,reset /// INTERNAL_COMPONENT=true"
   categories="Verification/Debug &amp; Performance"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_tristate_conduit_bfm"
   file="sopc_builder_ip/verification/altera_tristate_conduit_bfm/altera_tristate_conduit_bfm_hw.tcl"
   displayName="Altera Tri-State Conduit BFM"
   version="13.1"
   description="Altera Tri-State Conduit BFM"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=false"
   categories="Avalon Verification Suite"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_tristate_conduit_bridge"
   file="merlin/altera_tristate_conduit_bridge/altera_tristate_conduit_bridge_hw.tcl"
   displayName="Tri-State Conduit Bridge"
   version="13.1"
   description="Converts between an on-chip encoding of tri-state signals and true bidirectional signals"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock,conduit,reset,tristate_conduit"
   categories="Tri-State Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/ug_avalon_tc.pdf" />
 </component>
 <component
   name="altera_tristate_conduit_bridge_translator"
   file="merlin/altera_tristate_conduit_bridge_translator/altera_tristate_conduit_bridge_translator_hw.tcl"
   displayName="Tri-State Conduit Bridge Translator"
   version="13.1"
   description="This component converts false conduit tri-state signals into conduit output signals.  Its primary use is strictly for simulation."
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=conduit"
   categories="Tri-State Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_tristate_conduit_pin_sharer"
   file="merlin/altera_tristate_conduit_pin_sharer/altera_tristate_conduit_pin_sharer_hw.tcl"
   displayName="Tri-State Conduit Pin Sharer"
   version="13.1"
   description="Multiplexes between the signals of the connected tri-state controllers"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock,reset,tristate_conduit"
   categories="Tri-State Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/ug_avalon_tc.pdf" />
 </component>
 <component
   name="altera_tristate_conduit_pin_sharer_core"
   file="merlin/altera_tristate_conduit_pin_sharer_core/altera_tristate_conduit_pin_sharer_core_hw.tcl"
   displayName="Tri-State Conduit Pin Sharer Core"
   version="13.1"
   description="Multiplexes between the signals of the connected tri-state controllers."
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock,reset,tristate_conduit /// INTERNAL_COMPONENT=true"
   categories="Tri-State Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/ug_avalon_tc.pdf" />
 </component>
 <component
   name="altera_tristate_controller_aggregator"
   file="merlin/altera_tristate_controller_aggregator/altera_tristate_controller_aggregator_hw.tcl"
   displayName="Tristate Controller Aggregator"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,clock,conduit,interrupt,reset,tristate_conduit /// INTERNAL_COMPONENT=true"
   categories="Tristate Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/hb/qts/qsys_interconnect.pdf" />
 </component>
 <component
   name="altera_tristate_controller_translator"
   file="merlin/altera_tristate_controller_translator/altera_tristate_controller_translator_hw.tcl"
   displayName="Tristate Controller Translator"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,clock,conduit,reset /// INTERNAL_COMPONENT=true"
   categories="Tristate Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/hb/qts/qsys_interconnect.pdf" />
 </component>
 <component
   name="altera_usb_debug_fifos"
   file="sld/usb/altera_usb_debug_fifos/altera_usb_debug_fifos_hw.tcl"
   displayName="USB Debug FIFOs"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock,conduit,reset /// INTERNAL_COMPONENT=true"
   categories="Verification/Debug &amp; Performance"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_usb_debug_link"
   file="sld/usb/altera_usb_debug_link/altera_usb_debug_link_hw.tcl"
   displayName="USB Debug Link"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock,conduit,reset /// INTERNAL_COMPONENT=false"
   categories="Verification/Debug &amp; Performance"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_usb_debug_link_internal"
   file="sld/usb/altera_usb_debug_link/altera_usb_debug_link_internal_hw.tcl"
   displayName="USB Debug Link (internal module)"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock,conduit,reset /// INTERNAL_COMPONENT=true"
   categories="Verification/Debug &amp; Performance"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="altera_usb_debug_master"
   file="sld/usb/altera_usb_debug_master/altera_usb_debug_master_hw.tcl"
   displayName="USB Debug Master"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,clock,conduit,reset /// INTERNAL_COMPONENT=false"
   categories="Verification/Debug &amp; Performance"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_vic"
   file="altera_vectored_interrupt_controller/top/altera_vic_hw.tcl"
   displayName="Vectored Interrupt Controller"
   version="13.1"
   description="Vectored Interrupt Controller"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=false"
   categories="Processor Additions"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_vic_csr"
   file="altera_vectored_interrupt_controller/csr/altera_vic_csr_hw.tcl"
   displayName="VIC CSR Block"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,avalon_streaming,clock,interrupt,reset /// INTERNAL_COMPONENT=true"
   categories="Processor Additions"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <plugin
   name="altera_vic_driver"
   file="altera_vectored_interrupt_controller/top/altera_vic_sw.tcl"
   displayName="altera_vic_driver"
   version="13.1"
   description=""
   tags="SW_DRIVER_OS_TYPE=hal,ucosii /// SW_DRIVER_ASSOCIATED_HW_MODULE=altera_vic"
   categories="driver_element"
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.embeddedsw.bsp.elements.IBaseSoftwareElement"
   factory="EmbeddedSwTclDriverFactory" />
 <component
   name="altera_vic_priority"
   file="altera_vectored_interrupt_controller/priority/altera_vic_priority_hw.tcl"
   displayName="VIC Priority Block"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock,reset /// INTERNAL_COMPONENT=true"
   categories="Processor Additions"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_vic_vector"
   file="altera_vectored_interrupt_controller/vector/altera_vic_vector_hw.tcl"
   displayName="VIC Vector Block"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock,reset /// INTERNAL_COMPONENT=true"
   categories="Processor Additions"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="altera_xcvr_10gbase_kr"
   file="alt_xcvr/altera_xcvr_10gbase_kr/altera_xcvr_10gbase_kr/tcl/altera_xcvr_10gbase_kr_hw.tcl"
   displayName="1G/10GbE and 10GBASE-KR PHY"
   version="13.1"
   description="1G/10GE and 10GBASE-KR PHY"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,avalon_streaming,clock,conduit,reset /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Ethernet"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/xcvr_user_guide.pdf" />
 </component>
 <component
   name="altera_xcvr_10gbaser"
   file="altera_10gbaser_phy/altera_10gbaser_phy/altera_xcvr_10gbaser_hw.tcl"
   displayName="10GBASE-R PHY"
   version="13.1"
   description="10GBASE-R PHY"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Ethernet"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/xcvr_user_guide.pdf" />
 </component>
 <component
   name="altera_xcvr_10gkr_a10"
   file="alt_xcvr/altera_xcvr_10gbase_kr/arria10/altera_xcvr_10gkr_a10/tcl/altera_xcvr_10gkr_a10_hw.tcl"
   displayName="Arria 10 1G/10GbE and 10GBASE-KR PHY"
   version="13.1"
   description="1G/10GE and 10GBASE-KR PHY"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,avalon_streaming,clock,conduit,hssi_serial_clock,reset /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Ethernet"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/xcvr_user_guide.pdf" />
 </component>
 <component
   name="altera_xcvr_atx_pll_a10"
   file="alt_xcvr/altera_xcvr_pll/altera_xcvr_atx_pll_vi/tcl/altera_xcvr_atx_pll_a10_hw.tcl"
   displayName="Arria 10 Transceiver ATX PLL"
   version="13.1"
   description="Arria 10 Transceiver ATX PLL."
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,clock,conduit,hssi_bonded_clock,hssi_serial_clock,reset /// INTERNAL_COMPONENT=true"
   categories="PLL"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/xcvr_user_guide.pdf" />
 </component>
 <component
   name="altera_xcvr_cdr_pll_a10"
   file="alt_xcvr/altera_xcvr_pll/altera_xcvr_cdr_pll_vi/tcl/altera_xcvr_cdr_pll_a10_hw.tcl"
   displayName="Arria 10 Transceiver CMU PLL"
   version="13.1"
   description="Arria 10 Transceiver CMU PLL."
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,clock,conduit,hssi_serial_clock,reset /// INTERNAL_COMPONENT=true"
   categories="PLL"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/xcvr_user_guide.pdf" />
 </component>
 <component
   name="altera_xcvr_custom_phy"
   file="altera_xcvr_8g_custom/xcvr_generic/altera_xcvr_custom_phy_hw.tcl"
   displayName="Custom PHY"
   version="13.1"
   description="Standard Transceiver PCS Custom PHY IP"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,clock,conduit,reset /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Transceiver PHY"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/xcvr_user_guide.pdf" />
 </component>
 <component
   name="altera_xcvr_det_latency"
   file="altera_xcvr_det_latency/xcvr_generic/altera_xcvr_det_latency_hw.tcl"
   displayName="Deterministic Latency PHY"
   version="13.1"
   description="Deterministic Latency PHY IP"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,clock,conduit,reset /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Transceiver PHY"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/xcvr_user_guide.pdf" />
 </component>
 <component
   name="altera_xcvr_dl_soft_pcs"
   file="altera_xcvr_det_latency/soft_pcs/altera_xcvr_dl_soft_pcs_hw.tcl"
   displayName="Deterministic Latency Soft PCS PHY"
   version="13.1"
   description="Deterministic Latency PHY IP with soft PCS"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,clock,conduit,reset /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Transceiver PHY"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/xcvr_user_guide.pdf" />
 </component>
 <component
   name="altera_xcvr_fpll_a10"
   file="alt_xcvr/altera_xcvr_pll/altera_xcvr_fpll_vi/tcl/altera_xcvr_fpll_a10_hw.tcl"
   displayName="Arria 10 FPLL"
   version="13.1"
   description="Arria 10 FPLL."
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,clock,conduit,hssi_bonded_clock,hssi_serial_clock,reset /// INTERNAL_COMPONENT=true"
   categories="PLL"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/xcvr_user_guide.pdf" />
 </component>
 <component
   name="altera_xcvr_interlaken"
   file="alt_interlaken/alt_interlaken_pcs/altera_xcvr_interlaken_hw.tcl"
   displayName="Interlaken PHY"
   version="13.1"
   description="A multiple-lane Interlaken PCS component with integrated PMA and management layers"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Interlaken"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/xcvr_user_guide.pdf" />
 </component>
 <component
   name="altera_xcvr_low_latency_phy"
   file="alt_pma/source/altera_xcvr_low_latency_phy/altera_xcvr_low_latency_phy_hw.tcl"
   displayName="Low Latency PHY"
   version="13.1"
   description="Standard Transceiver PCS Low Latency PHY IP"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,clock,conduit,reset /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Transceiver PHY"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/xcvr_user_guide.pdf" />
 </component>
 <component
   name="altera_xcvr_native_av"
   file="alt_xcvr/altera_xcvr_native_phy/av/tcl/altera_xcvr_native_av_hw.tcl"
   displayName="Arria V Transceiver Native PHY"
   version="13.1"
   description="Arria V Transceiver Native PHY."
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=conduit /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Transceiver PHY"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/xcvr_user_guide.pdf" />
 </component>
 <component
   name="altera_xcvr_native_avgz"
   file="alt_xcvr/altera_xcvr_native_phy/avgz/tcl/altera_xcvr_native_avgz_hw.tcl"
   displayName="Arria V GZ Transceiver Native PHY"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=conduit /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Transceiver PHY"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/xcvr_user_guide.pdf" />
 </component>
 <component
   name="altera_xcvr_native_cv"
   file="alt_xcvr/altera_xcvr_native_phy/cv/tcl/altera_xcvr_native_cv_hw.tcl"
   displayName="Cyclone V Transceiver Native PHY"
   version="13.1"
   description="Cyclone V Transceiver Native PHY."
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=conduit /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Transceiver PHY"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/xcvr_user_guide.pdf" />
 </component>
 <component
   name="altera_xcvr_native_sv"
   file="alt_xcvr/altera_xcvr_native_phy/sv/tcl/altera_xcvr_native_sv_hw.tcl"
   displayName="Stratix V Transceiver Native PHY"
   version="13.1"
   description="Stratix V Transceiver Native PHY."
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=conduit /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Transceiver PHY"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/xcvr_user_guide.pdf" />
 </component>
 <component
   name="altera_xcvr_pipe"
   file="altera_pcie_pipe/xcvr_generic/altera_xcvr_pipe_hw.tcl"
   displayName="PHY IP Core for PCI Express (PIPE)"
   version="13.1"
   description="Implements the PCS and PMA modules as defined by the Intel PHY Interface for PCI Express (PIPE) Architecture specification."
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/PCI Express"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/xcvr_user_guide.pdf" />
 </component>
 <component
   name="altera_xcvr_pll_av"
   file="alt_xcvr/altera_xcvr_pll/av/tcl/altera_xcvr_pll_av_hw.tcl"
   displayName="Arria V Transceiver PLL"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=conduit /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Transceiver PHY"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/xcvr_user_guide.pdf" />
 </component>
 <component
   name="altera_xcvr_pll_avgz"
   file="alt_xcvr/altera_xcvr_pll/avgz/tcl/altera_xcvr_pll_avgz_hw.tcl"
   displayName="Arria V GZ Transceiver PLL"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=conduit /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Transceiver PHY"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/xcvr_user_guide.pdf" />
 </component>
 <component
   name="altera_xcvr_pll_cv"
   file="alt_xcvr/altera_xcvr_pll/cv/tcl/altera_xcvr_pll_cv_hw.tcl"
   displayName="Cyclone V Transceiver PLL"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=conduit /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Transceiver PHY"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/xcvr_user_guide.pdf" />
 </component>
 <component
   name="altera_xcvr_pll_sv"
   file="alt_xcvr/altera_xcvr_pll/sv/tcl/altera_xcvr_pll_sv_hw.tcl"
   displayName="Stratix V Transceiver PLL"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=conduit /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Transceiver PHY"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/xcvr_user_guide.pdf" />
 </component>
 <component
   name="altera_xcvr_reset_control"
   file="alt_xcvr/altera_xcvr_reset_control/tcl/altera_xcvr_reset_control_hw.tcl"
   displayName="Transceiver PHY Reset Controller"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock,reset /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Transceiver PHY"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/xcvr_user_guide.pdf" />
 </component>
 <component
   name="altera_xcvr_xaui"
   file="alt_xaui/lib/altera_xcvr_xaui_hw.tcl"
   displayName="XAUI PHY"
   version="13.1"
   description="XGMII to XAUI transceiver"
   tags="AUTHORSHIP=Altera /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Ethernet"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/xcvr_user_guide.pdf" />
 </component>
 <component
   name="altmemddr"
   file="ddr_high_perf/lib/ip_toolbench/ddr_high_performance_controller.jar"
   displayName="DDR SDRAM Controller with ALTMEMPHY"
   version="13.1"
   description="This is Altera DDR SDRAM Controller with ALTMEMPHY"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon"
   categories="Memories and Memory Controllers/External Memory Interfaces/Memory Interfaces/DDR"
   factory="JarFactory" />
 <component
   name="altmemddr2"
   file="ddr2_high_perf/lib/ip_toolbench/ddr2_high_performance_controller.jar"
   displayName="DDR2 SDRAM Controller with ALTMEMPHY"
   version="13.1"
   description="This is Altera DDR2 SDRAM Controller with ALTMEMPHY"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon"
   categories="Memories and Memory Controllers/External Memory Interfaces/Memory Interfaces/DDR2"
   factory="JarFactory" />
 <component
   name="altmemddr3"
   file="ddr3_high_perf/lib/ip_toolbench/ddr3_high_performance_controller.jar"
   displayName="DDR3 SDRAM Controller with ALTMEMPHY"
   version="13.1"
   description="This is Altera DDR3 SDRAM Controller with ALTMEMPHY"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon"
   categories="Memories and Memory Controllers/External Memory Interfaces/Memory Interfaces/DDR3"
   factory="JarFactory" />
 <component
   name="altmemphy"
   file="ddr_high_perf/lib/ip_toolbench/ddr_high_performance_controller.jar"
   displayName="ALTMEMPHY"
   version="13.1"
   description="This is Altera Memory PHY"
   tags="AUTHORSHIP=Altera Corporation"
   categories="Interfaces"
   factory="JarFactory" />
 <component
   name="altpll"
   file="sopc_builder_ip/altera_avalon_altpll/altera_avalon_altpll_hw.tcl"
   displayName="Avalon ALTPLL"
   version="13.1"
   description="Avalon-compatible Altera PLL module. For Stratix V and newer families, use Altera PLL"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,clock"
   categories="PLL"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <plugin
   name="apb"
   file="common/lib/com.altera.sopcmodel.jar"
   displayName="apb"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.entityinterfaces.IConnectionKit"
   subtype=""
   factory="BeanElementFactory" />
 <plugin
   name="apb_master"
   file="common/lib/com.altera.sopcmodel.jar"
   displayName="APB Master"
   version="13.1"
   description="APB master interfaces are used to issue read and write commands to slave interfaces."
   tags="AUTHORSHIP=Altera Corporation"
   categories=""
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.entityinterfaces.IMutableConnectionPoint"
   factory="BeanElementFactory" />
 <plugin
   name="apb_slave"
   file="common/lib/com.altera.sopcmodel.jar"
   displayName="APB Slave"
   version="13.1"
   description="APB slave interfaces are used to accept and respond to read and write commands issued by master interfaces."
   tags="AUTHORSHIP=Altera Corporation"
   categories=""
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.entityinterfaces.IMutableConnectionPoint"
   factory="BeanElementFactory" />
 <component
   name="arm_a9"
   file="hps/device_tree_generation/arm_a9_hw.tcl"
   displayName="ARM A9"
   version="1.0"
   description=""
   tags="CONNECTION_TYPES=axi,clock,reset /// INTERNAL_COMPONENT=true"
   categories=""
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="true" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="arm_gic"
   file="hps/device_tree_generation/arm_gic_hw.tcl"
   displayName="ARM GIC"
   version="1.0"
   description=""
   tags="CONNECTION_TYPES=axi,clock,interrupt,reset /// INTERNAL_COMPONENT=true"
   categories=""
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="true" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="audio_embed"
   file="audio_ip/audio_embed/audio_embed_hw.tcl"
   displayName="Audio Embed"
   version="13.1"
   description="Audio Embed"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock,conduit /// INTERNAL_COMPONENT=false"
   categories="Interface Protocols/SDI"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/ug_sdi.pdf" />
 </component>
 <component
   name="audio_extract"
   file="audio_ip/audio_extract/audio_extract_hw.tcl"
   displayName="Audio Extract"
   version="13.1"
   description="Audio Extract"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock,conduit /// INTERNAL_COMPONENT=false"
   categories="Interface Protocols/SDI"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/ug_sdi.pdf" />
 </component>
 <plugin
   name="avalon"
   file="common/lib/com.altera.sopcmodel.jar"
   displayName="avalon"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.entityinterfaces.IConnectionKit"
   subtype=""
   factory="BeanElementFactory" />
 <plugin
   name="avalon"
   file="common/lib/com.altera.sopcmodel.jar"
   displayName="Avalon Memory Mapped Connection"
   version="13.1"
   description="An Avalon Memory Mapped connection."
   tags="AUTHORSHIP=Altera Corporation"
   categories=""
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.entityinterfaces.IConnection"
   factory="BeanElementFactory" />
 <plugin
   name="avalon_master"
   file="common/lib/com.altera.sopcmodel.jar"
   displayName="Avalon Memory Mapped Master"
   version="13.1"
   description="Memory Mapped master interfaces are used to issue read and write commands to slave interfaces."
   tags="AUTHORSHIP=Altera Corporation"
   categories=""
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.entityinterfaces.IMutableConnectionPoint"
   factory="BeanElementFactory" />
 <plugin
   name="avalon_slave"
   file="common/lib/com.altera.sopcmodel.jar"
   displayName="Avalon Memory Mapped Slave"
   version="13.1"
   description="Memory Mapped slave interfaces are used to accept and respond to read and write commands issued by master interfaces."
   tags="AUTHORSHIP=Altera Corporation"
   categories=""
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.entityinterfaces.IMutableConnectionPoint"
   factory="BeanElementFactory" />
 <plugin
   name="avalon_streaming"
   file="common/lib/com.altera.sopcmodel.atlantic.jar"
   displayName="avalon_streaming"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.entityinterfaces.IConnectionKit"
   subtype=""
   factory="BeanElementFactory" />
 <plugin
   name="avalon_streaming"
   file="common/lib/com.altera.sopcmodel.atlantic.jar"
   displayName="Avalon Streaming Connection"
   version="13.1"
   description="An Avalon Streaming Connection."
   tags="AUTHORSHIP=Altera Corporation"
   categories=""
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.entityinterfaces.IConnection"
   factory="BeanElementFactory" />
 <plugin
   name="avalon_streaming_sink"
   file="common/lib/com.altera.sopcmodel.atlantic.jar"
   displayName="Avalon Streaming Sink"
   version="13.1"
   description="Avalon Streaming Sink Interfaces are used to accept streaming data."
   tags="AUTHORSHIP=Altera Corporation"
   categories=""
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.entityinterfaces.IMutableConnectionPoint"
   factory="BeanElementFactory" />
 <plugin
   name="avalon_streaming_source"
   file="common/lib/com.altera.sopcmodel.atlantic.jar"
   displayName="Avalon Streaming Source"
   version="13.1"
   description="Avalon Streaming Source Interfaces are used to provide streaming data. "
   tags="AUTHORSHIP=Altera Corporation"
   categories=""
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.entityinterfaces.IMutableConnectionPoint"
   factory="BeanElementFactory" />
 <plugin
   name="avalon_tristate"
   file="common/lib/com.altera.sopcmodel.jar"
   displayName="avalon_tristate"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.entityinterfaces.IConnectionKit"
   subtype=""
   factory="BeanElementFactory" />
 <plugin
   name="avalon_tristate"
   file="common/lib/com.altera.sopcmodel.jar"
   displayName="Avalon Memory Mapped Tristate Connection"
   version="13.1"
   description="An Avalon tristate connection."
   tags="AUTHORSHIP=Altera Corporation"
   categories=""
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.entityinterfaces.IConnection"
   factory="BeanElementFactory" />
 <plugin
   name="avalon_tristate_master"
   file="common/lib/com.altera.sopcmodel.jar"
   displayName="Avalon Memory Mapped Tristate Master"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.entityinterfaces.IMutableConnectionPoint"
   factory="BeanElementFactory" />
 <plugin
   name="avalon_tristate_slave"
   file="common/lib/com.altera.sopcmodel.jar"
   displayName="Avalon Memory Mapped Tristate Slave"
   version="13.1"
   description="Avalon Tristate Slave interfaces describe the transaction interfaces on external devices."
   tags="AUTHORSHIP=Altera Corporation"
   categories=""
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.entityinterfaces.IMutableConnectionPoint"
   factory="BeanElementFactory" />
 <plugin
   name="axi"
   file="common/lib/com.altera.sopcmodel.jar"
   displayName="axi"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.entityinterfaces.IConnectionKit"
   subtype=""
   factory="BeanElementFactory" />
 <plugin
   name="axi4"
   file="common/lib/com.altera.sopcmodel.jar"
   displayName="axi4"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.entityinterfaces.IConnectionKit"
   subtype=""
   factory="BeanElementFactory" />
 <component
   name="axi_ocram"
   file="hps/device_tree_generation/axi_ocram_hw.tcl"
   displayName="HPS On Chip RAM"
   version="1.0"
   description=""
   tags="CONNECTION_TYPES=axi,clock,reset /// INTERNAL_COMPONENT=true"
   categories=""
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="true" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="clkmgr"
   file="hps/device_tree_generation/clkmgr_hw.tcl"
   displayName="Altera Clock Manager"
   version="1.0"
   description=""
   tags="CONNECTION_TYPES=axi,clock,reset /// INTERNAL_COMPONENT=true"
   categories=""
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="true" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <plugin
   name="clock"
   file="common/lib/com.altera.sopcmodel.jar"
   displayName="clock"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.entityinterfaces.IConnectionKit"
   subtype=""
   factory="BeanElementFactory" />
 <plugin
   name="clock"
   file="common/lib/com.altera.sopcmodel.jar"
   displayName="Clock Connection"
   version="13.1"
   description="A clock connection."
   tags="AUTHORSHIP=Altera Corporation"
   categories=""
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.entityinterfaces.IConnection"
   factory="BeanElementFactory" />
 <plugin
   name="clock"
   file="common/lib/com.altera.sopcmodel.jar"
   displayName="Clock"
   version="13.1"
   description="A clock connection."
   tags="AUTHORSHIP=Altera Corporation"
   categories=""
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.entityinterfaces.IMutableConnectionPoint"
   factory="BeanElementFactory" />
 <component
   name="clock_source"
   file="common/lib/com.altera.sopcmodel.jar"
   displayName="Clock Source"
   version="13.1"
   description="A clock output interface drives a clock signal out of a component. Clock output interfaces cannot have reset signals."
   tags="AUTHORSHIP=Altera Corporation"
   categories=""
   factory="BeanElementFactory" />
 <component
   name="clocked_audio_input"
   file="audio_ip/clocked_audio_input/clocked_audio_input_hw.tcl"
   displayName="Clocked Audio Input"
   version="13.1"
   description="Clocked Audio Input"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock,conduit /// INTERNAL_COMPONENT=false"
   categories="Interface Protocols/SDI"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/ug_sdi.pdf" />
 </component>
 <component
   name="clocked_audio_output"
   file="audio_ip/clocked_audio_output/clocked_audio_output_hw.tcl"
   displayName="Clocked Audio Output"
   version="13.1"
   description="Clocked Audio Output"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock,conduit /// INTERNAL_COMPONENT=false"
   categories="Interface Protocols/SDI"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/ug_sdi.pdf" />
 </component>
 <plugin
   name="conduit"
   file="common/lib/com.altera.sopcmodel.jar"
   displayName="conduit"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.entityinterfaces.IConnectionKit"
   subtype=""
   factory="BeanElementFactory" />
 <plugin
   name="conduit"
   file="common/lib/com.altera.sopcmodel.jar"
   displayName="Conduit Connection"
   version="13.1"
   description="A conduit connection."
   tags="AUTHORSHIP=Altera Corporation"
   categories=""
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.entityinterfaces.IConnection"
   factory="BeanElementFactory" />
 <plugin
   name="conduit"
   file="common/lib/com.altera.sopcmodel.jar"
   displayName="Conduit Endpoint"
   version="7.1"
   description="A conduit connection."
   tags="AUTHORSHIP=Altera Corporation"
   categories=""
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.entityinterfaces.IMutableConnectionPoint"
   factory="BeanElementFactory" />
 <component
   name="conduit_splitter"
   file="gx_debug/conduit_splitter/conduit_splitter_hw.tcl"
   displayName="Conduit splitter"
   version="13.1"
   description="A conduit signal splitter"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=conduit /// INTERNAL_COMPONENT=false"
   categories="Peripherals/Debug and Performance"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/ug_embedded_ip.pdf" />
 </component>
 <component
   name="configure_reconfig"
   file="ethernet/altera_eth_10g_design_example/design_example_components/base_kr/configure_reconfig_hw.tcl"
   displayName="configure_reconfig"
   version="100.99.98.97"
   description=""
   tags="CONNECTION_TYPES=avalon,clock,conduit,reset /// INTERNAL_COMPONENT=false"
   categories="Interface Protocols/Ethernet"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="true" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <plugin
   name="data_sink"
   file="sopc_builder_ip/altera_avalon_data_sink/data_sink_sw.tcl"
   displayName="data_sink"
   version="13.1"
   description=""
   tags="SW_DRIVER_OS_TYPE=hal,ucosii /// SW_DRIVER_ASSOCIATED_HW_MODULE=data_sink"
   categories="driver_element"
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.embeddedsw.bsp.elements.IBaseSoftwareElement"
   factory="EmbeddedSwTclDriverFactory" />
 <plugin
   name="data_source"
   file="sopc_builder_ip/altera_avalon_data_source/data_source_sw.tcl"
   displayName="data_source"
   version="13.1"
   description=""
   tags="SW_DRIVER_OS_TYPE=hal,ucosii /// SW_DRIVER_ASSOCIATED_HW_MODULE=data_source"
   categories="driver_element"
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.embeddedsw.bsp.elements.IBaseSoftwareElement"
   factory="EmbeddedSwTclDriverFactory" />
 <plugin
   name="default.qprs"
   file="alt_xcvr/altera_xcvr_reset_control/tcl/default.qprs"
   displayName="${IP_ROOTDIR}/altera/alt_xcvr/altera_xcvr_reset_control/tcl/default.qprs"
   version="9.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
 <component
   name="denali_nand"
   file="hps/device_tree_generation/denali_nand_hw.tcl"
   displayName="Denali NAND"
   version="1.0"
   description=""
   tags="CONNECTION_TYPES=axi,clock,interrupt,reset /// INTERNAL_COMPONENT=true"
   categories=""
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="true" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="designware-i2c"
   file="hps/device_tree_generation/designware-i2c_hw.tcl"
   displayName="Synopsys I2C"
   version="1.0"
   description=""
   tags="CONNECTION_TYPES=axi,clock,interrupt,reset /// INTERNAL_COMPONENT=true"
   categories=""
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="true" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="dma"
   file="hps/device_tree_generation/dma_hw.tcl"
   displayName="ARM pl330 dma"
   version="1.0"
   description=""
   tags="CONNECTION_TYPES=axi,clock,interrupt,reset /// INTERNAL_COMPONENT=true"
   categories=""
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="true" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="dw-apb-timer-osc"
   file="hps/device_tree_generation/dw-apb-timer-osc_hw.tcl"
   displayName="Synopsys OCS Timer"
   version="1.0"
   description=""
   tags="CONNECTION_TYPES=axi,clock,interrupt,reset /// INTERNAL_COMPONENT=true"
   categories=""
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="true" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="dw-apb-timer-sp"
   file="hps/device_tree_generation/dw-apb-timer-sp_hw.tcl"
   displayName="Synopsys SP Timer"
   version="1.0"
   description=""
   tags="CONNECTION_TYPES=axi,clock,interrupt,reset /// INTERNAL_COMPONENT=true"
   categories=""
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="true" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="dw-gpio"
   file="hps/device_tree_generation/dw-gpio_hw.tcl"
   displayName="Synopsys GPIO"
   version="1.0"
   description=""
   tags="CONNECTION_TYPES=axi,clock,interrupt,reset /// INTERNAL_COMPONENT=true"
   categories=""
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="true" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="fpgamgr"
   file="hps/device_tree_generation/fpgamgr_hw.tcl"
   displayName="Altera FPGA Manager"
   version="1.0"
   description=""
   tags="CONNECTION_TYPES=axi,clock,interrupt,reset /// INTERNAL_COMPONENT=true"
   categories=""
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="true" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <plugin
   name="fpoint2_driver"
   file="altera_nios_custom_instr_floating_point_2/altera_nios_custom_instr_floating_point_2/fpoint2_qsys_sw.tcl"
   displayName="fpoint2_driver"
   version="13.1"
   description=""
   tags="SW_DRIVER_OS_TYPE=hal,ucosii /// SW_DRIVER_ASSOCIATED_HW_MODULE=altera_nios_custom_instr_floating_point_2"
   categories="driver_element"
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.embeddedsw.bsp.elements.IBaseSoftwareElement"
   factory="EmbeddedSwTclDriverFactory" />
 <component
   name="frequency_counter"
   file="gx_debug/frequency_counter/frequency_counter_hw.tcl"
   displayName="Frequency Counter"
   version="13.1"
   description="Frequency Counter"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,clock /// INTERNAL_COMPONENT=false"
   categories="Peripherals/Debug and Performance"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/ug_embedded_ip.pdf" />
 </component>
 <component
   name="hcx_rom_bridge"
   file="alt_mem_if/altera_mem_if_qseq/hcx_rom_bridge/rom_bridge_hw.tcl"
   displayName="hcx_rom_bridge"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory Sequencer Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="hps_bridge_avalon"
   file="hps/device_tree_generation/hps_bridge_avalon_hw.tcl"
   displayName="HPS Bridge Avalon"
   version="1.0"
   description=""
   tags="CONNECTION_TYPES=axi,clock,reset /// INTERNAL_COMPONENT=true"
   categories=""
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="hps_clk_src"
   file="hps/device_tree_generation/hps_clk_src_hw.tcl"
   displayName="HPS clk src"
   version="1.0"
   description=""
   tags="CONNECTION_TYPES=clock,reset /// INTERNAL_COMPONENT=true"
   categories=""
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="true" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <plugin
   name="hssi_bonded_clock"
   file="common/lib/com.altera.sopcmodel.jar"
   displayName="hssi_bonded_clock"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.entityinterfaces.IConnectionKit"
   subtype=""
   factory="BeanElementFactory" />
 <plugin
   name="hssi_bonded_clock"
   file="common/lib/com.altera.sopcmodel.jar"
   displayName="HSSI Bonded Clock Connection"
   version="13.1"
   description="A HSSI Bonded Clock connection."
   tags="AUTHORSHIP=Altera Corporation"
   categories=""
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.entityinterfaces.IConnection"
   factory="BeanElementFactory" />
 <plugin
   name="hssi_bonded_clock_sink"
   file="common/lib/com.altera.sopcmodel.jar"
   displayName="HSSI Bonded Clock Input"
   version="13.1"
   description="A high speed bonded clock input "
   tags="AUTHORSHIP=Altera Corporation"
   categories=""
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.entityinterfaces.IMutableConnectionPoint"
   factory="BeanElementFactory" />
 <plugin
   name="hssi_bonded_clock_source"
   file="common/lib/com.altera.sopcmodel.jar"
   displayName="HSSI Bonded Clock Output"
   version="13.1"
   description="A high speed bonded clock output "
   tags="AUTHORSHIP=Altera Corporation"
   categories=""
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.entityinterfaces.IMutableConnectionPoint"
   factory="BeanElementFactory" />
 <plugin
   name="hssi_serial_clock"
   file="common/lib/com.altera.sopcmodel.jar"
   displayName="hssi_serial_clock"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.entityinterfaces.IConnectionKit"
   subtype=""
   factory="BeanElementFactory" />
 <plugin
   name="hssi_serial_clock"
   file="common/lib/com.altera.sopcmodel.jar"
   displayName="HSSI Serial Clock Connection"
   version="13.1"
   description="A HSSI Serial Clock connection."
   tags="AUTHORSHIP=Altera Corporation"
   categories=""
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.entityinterfaces.IConnection"
   factory="BeanElementFactory" />
 <plugin
   name="hssi_serial_clock_sink"
   file="common/lib/com.altera.sopcmodel.jar"
   displayName="HSSI Serial Clock Input"
   version="13.1"
   description="A high speed serial clock input "
   tags="AUTHORSHIP=Altera Corporation"
   categories=""
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.entityinterfaces.IMutableConnectionPoint"
   factory="BeanElementFactory" />
 <plugin
   name="hssi_serial_clock_source"
   file="common/lib/com.altera.sopcmodel.jar"
   displayName="HSSI Serial Clock Output"
   version="13.1"
   description="A high speed serial clock output "
   tags="AUTHORSHIP=Altera Corporation"
   categories=""
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.entityinterfaces.IMutableConnectionPoint"
   factory="BeanElementFactory" />
 <component
   name="ilk_core"
   file="alt_interlaken_hp/ilk_top/ilk_core_hw.tcl"
   displayName="100G Interlaken"
   version="13.1"
   description="Altera Interlaken"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock,reset /// INTERNAL_COMPONENT=false"
   categories="Interface Protocols/Interlaken"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_QSYS" value="true" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/ug_100g_interlaken.pdf" />
 </component>
 <component
   name="ilk_core_50g"
   file="alt_interlaken_hp/ilk_50g_top/ilk_core_50g_hw.tcl"
   displayName="50G Interlaken"
   version="13.1"
   description="Altera Interlaken"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock,reset /// INTERNAL_COMPONENT=false"
   categories="Interface Protocols/Interlaken"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_QSYS" value="true" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/ug_50g_interlaken.pdf" />
 </component>
 <plugin
   name="interrupt"
   file="common/lib/com.altera.sopcmodel.jar"
   displayName="interrupt"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.entityinterfaces.IConnectionKit"
   subtype=""
   factory="BeanElementFactory" />
 <plugin
   name="interrupt"
   file="common/lib/com.altera.sopcmodel.jar"
   displayName="Interrupt Connection"
   version="13.1"
   description="An interrupt connection."
   tags="AUTHORSHIP=Altera Corporation"
   categories=""
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.entityinterfaces.IConnection"
   factory="BeanElementFactory" />
 <plugin
   name="interrupt"
   file="common/lib/com.altera.sopcmodel.jar"
   displayName="Interrupt"
   version="13.1"
   description="An interrupt connection."
   tags="AUTHORSHIP=Altera Corporation"
   categories=""
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.entityinterfaces.IMutableConnectionPoint"
   factory="BeanElementFactory" />
 <component
   name="master_export"
   file="seriallite_iii/example/example_design/demo_control/master_export_hw.tcl"
   displayName="Master Export Pass-Through Component"
   version="1.0"
   description=""
   tags="CONNECTION_TYPES=avalon,clock,reset /// INTERNAL_COMPONENT=true"
   categories=""
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="true" />
  <tag2 key="COMPONENT_HIDE_FROM_QSYS" value="true" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="mgc_axi4_inline_monitor"
   file="mentor_vip_ae/axi4/bfm/mgc_axi4_inline_monitor_hw.tcl"
   displayName="Mentor Graphics AXI4 Inline Monitor BFM (Altera Edition)"
   version="10.1.5.1"
   description="Mentor Graphics AXI4 Inline Monitor BFM (Altera Edition)"
   tags="AUTHORSHIP=Mentor Graphics Corporation /// CONNECTION_TYPES=axi4,clock,reset"
   categories="Verification/Simulation"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="AXI4 Inline Monitor BFM Reference Guide"
     type="OTHER"
     url="http://www.altera.com/literature/ug/mentor_vip_ae_usr.pdf" />
 </component>
 <component
   name="mgc_axi4_master"
   file="mentor_vip_ae/axi4/bfm/mgc_axi4_master_hw.tcl"
   displayName="Mentor Graphics AXI4 Master BFM (Altera Edition)"
   version="10.1.5.1"
   description="Mentor Graphics AXI4 Master BFM (Altera Edition)"
   tags="AUTHORSHIP=Mentor Graphics Corporation /// CONNECTION_TYPES=axi4,clock,reset"
   categories="Verification/Simulation"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="AXI4 Master BFM Reference Guide"
     type="OTHER"
     url="http://www.altera.com/literature/ug/mentor_vip_ae_usr.pdf" />
 </component>
 <component
   name="mgc_axi4_slave"
   file="mentor_vip_ae/axi4/bfm/mgc_axi4_slave_hw.tcl"
   displayName="Mentor Graphics AXI4 Slave BFM (Altera Edition)"
   version="10.1.5.1"
   description="Mentor Graphics AXI4 Slave BFM (Altera Edition)"
   tags="AUTHORSHIP=Mentor Graphics Corporation /// CONNECTION_TYPES=axi4,clock,reset"
   categories="Verification/Simulation"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="AXI4 Slave BFM Reference Guide"
     type="OTHER"
     url="http://www.altera.com/literature/ug/mentor_vip_ae_usr.pdf" />
 </component>
 <component
   name="mgc_axi_inline_monitor"
   file="mentor_vip_ae/axi3/bfm/mgc_axi_inline_monitor_hw.tcl"
   displayName="Mentor Graphics AXI3 Inline Monitor BFM (Altera Edition)"
   version="10.1.5.1"
   description="Mentor Graphics AXI3 Inline Monitor BFM (Altera Edition)"
   tags="AUTHORSHIP=Mentor Graphics Corporation /// CONNECTION_TYPES=axi,clock,reset"
   categories="Verification/Simulation"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="AXI Inline Monitor BFM Reference Guide"
     type="OTHER"
     url="http://www.altera.com/literature/ug/mentor_vip_ae_usr.pdf" />
 </component>
 <component
   name="mgc_axi_master"
   file="mentor_vip_ae/axi3/bfm/mgc_axi_master_hw.tcl"
   displayName="Mentor Graphics AXI3 Master BFM (Altera Edition)"
   version="10.1.5.1"
   description="Mentor Graphics AXI3 Master BFM (Altera Edition)"
   tags="AUTHORSHIP=Mentor Graphics Corporation /// CONNECTION_TYPES=axi,clock,reset"
   categories="Verification/Simulation"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="AXI Master BFM Reference Guide"
     type="OTHER"
     url="http://www.altera.com/literature/ug/mentor_vip_ae_usr.pdf" />
 </component>
 <component
   name="mgc_axi_slave"
   file="mentor_vip_ae/axi3/bfm/mgc_axi_slave_hw.tcl"
   displayName="Mentor Graphics AXI3 Slave BFM (Altera Edition)"
   version="10.1.5.1"
   description="Mentor Graphics AXI3 Slave BFM (Altera Edition)"
   tags="AUTHORSHIP=Mentor Graphics Corporation /// CONNECTION_TYPES=axi,clock,reset"
   categories="Verification/Simulation"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="AXI Slave BFM Reference Guide"
     type="OTHER"
     url="http://www.altera.com/literature/ug/mentor_vip_ae_usr.pdf" />
 </component>
 <plugin
   name="missing"
   file="common/lib/com.altera.sopcmodel.jar"
   displayName="Missing"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.entityinterfaces.IMutableConnectionPoint"
   factory="BeanElementFactory" />
 <plugin
   name="missing"
   file="common/lib/com.altera.sopcmodel.jar"
   displayName="Missing Connection"
   version="1.0"
   description=""
   tags=""
   categories=""
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.entityinterfaces.IConnection"
   factory="BeanElementFactory" />
 <component
   name="missing_module"
   file="common/lib/com.altera.sopcmodel.jar"
   displayName="Missing Module"
   version="1.0"
   description=""
   tags=""
   categories=""
   factory="BeanElementFactory" />
 <plugin
   name="nios_custom_instruction"
   file="common/lib/com.altera.sopcmodel.jar"
   displayName="nios_custom_instruction"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.entityinterfaces.IConnectionKit"
   subtype=""
   factory="BeanElementFactory" />
 <plugin
   name="nios_custom_instruction"
   file="common/lib/com.altera.sopcmodel.jar"
   displayName="Nios II Custom Instruction Connection"
   version="13.1"
   description="A connection to a Nios II custom instruction slave."
   tags="AUTHORSHIP=Altera Corporation"
   categories=""
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.entityinterfaces.IConnection"
   factory="BeanElementFactory" />
 <plugin
   name="nios_custom_instruction_master"
   file="common/lib/com.altera.sopcmodel.jar"
   displayName="Custom Instruction Master"
   version="13.1"
   description="A processor can support Custom Instructions via a Custom Instruction Master."
   tags="AUTHORSHIP=Altera Corporation"
   categories=""
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.entityinterfaces.IMutableConnectionPoint"
   factory="BeanElementFactory" />
 <plugin
   name="nios_custom_instruction_slave"
   file="common/lib/com.altera.sopcmodel.jar"
   displayName="Custom Instruction Slave"
   version="13.1"
   description="A processor can support Custom Instructions via components with Custom Instruction slave interfaces."
   tags="AUTHORSHIP=Altera Corporation"
   categories=""
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.entityinterfaces.IMutableConnectionPoint"
   factory="BeanElementFactory" />
 <component
   name="oc_i2c_master"
   file="altera_dp/hw_demo/altera_avalon_i2c/oc_i2c_master_hw.tcl"
   displayName="oc_i2c_master"
   version="1.0"
   description=""
   tags="CONNECTION_TYPES=avalon,clock,conduit,interrupt,reset /// INTERNAL_COMPONENT=true"
   categories="Bitec"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="pci_lite"
   file="sopc_builder_ip/altera_avalon_pci_lite/pci_lite_hw.tcl"
   displayName="PCI Lite"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation"
   categories="Interface Protocols/PCI"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_QSYS" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/hb/nios2/qts_qii55010.pdf" />
 </component>
 <component
   name="pof_avalon_mm_mmr_driver"
   file="alt_mem_if/alt_mem_if_example_design_components/pof_avalon_mm_mmr_driver/pof_avalon_mm_mmr_driver_hw.tcl"
   displayName="MMR Driver for POF Verification"
   version="13.1"
   description="MMR Driver for POF Verification"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Example Design Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="pof_avalon_mm_traffic_generator_core"
   file="alt_mem_if/altera_avalon_mm_traffic_generator/pof_avalon_mm_traffic_generator_core/pof_avalon_mm_traffic_generator_core_hw.tcl"
   displayName="Traffic Generator and BIST Engine Core for POF Verification"
   version="13.1"
   description="Traffic Generator and BIST Engine Core for POF Verification"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Pattern Generator Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/lit-external-memory-interface.jsp" />
 </component>
 <component
   name="qspi"
   file="hps/device_tree_generation/qspi_hw.tcl"
   displayName="Cadence QSPI"
   version="1.0"
   description=""
   tags="CONNECTION_TYPES=axi,clock,interrupt,reset /// INTERNAL_COMPONENT=true"
   categories=""
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="true" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="qsys_sequencer_110"
   file="alt_mem_if/altera_mem_if_qseq/qsys_sequencer_110/qsys_sequencer_110_hw.tcl"
   displayName="UniPHY NIOS Sequencer (11.0)"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory Sequencers"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="rapidio"
   file="rapidio/lib/ip_toolbench/rapidio.jar"
   displayName="RapidIO"
   version="13.1.162"
   description="This is Altera Rapid IO core"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon"
   categories="Interface Protocols/High Speed"
   factory="JarFactory" />
 <plugin
   name="reset"
   file="common/lib/com.altera.sopcmodel.jar"
   displayName="reset"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.entityinterfaces.IConnectionKit"
   subtype=""
   factory="BeanElementFactory" />
 <plugin
   name="reset"
   file="common/lib/com.altera.sopcmodel.jar"
   displayName="Reset Connection"
   version="13.1"
   description="A reset connection."
   tags="AUTHORSHIP=Altera Corporation"
   categories=""
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.entityinterfaces.IConnection"
   factory="BeanElementFactory" />
 <plugin
   name="reset_sink"
   file="common/lib/com.altera.sopcmodel.jar"
   displayName="Reset Input"
   version="13.1"
   description="A rest input interface provides reset control for a component."
   tags="AUTHORSHIP=Altera Corporation"
   categories=""
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.entityinterfaces.IMutableConnectionPoint"
   factory="BeanElementFactory" />
 <plugin
   name="reset_source"
   file="common/lib/com.altera.sopcmodel.jar"
   displayName="Reset Output"
   version="13.1"
   description="A reset output interface drives a reset signal out of a component."
   tags="AUTHORSHIP=Altera Corporation"
   categories=""
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.entityinterfaces.IMutableConnectionPoint"
   factory="BeanElementFactory" />
 <component
   name="rstmgr"
   file="hps/device_tree_generation/rstmgr_hw.tcl"
   displayName="Altera Reset Manager"
   version="1.0"
   description=""
   tags="CONNECTION_TYPES=axi,clock,reset /// INTERNAL_COMPONENT=true"
   categories=""
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="true" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="sdi"
   file="sdi/lib/ip_toolbench/sdi.jar"
   displayName="Altera SDI Compiler"
   version="13.1"
   description="Altera&apos;s SDI Compiler MegaCore Function"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon /// INTERNAL_COMPONENT=true"
   categories="Interfaces"
   factory="JarFactory" />
 <component
   name="sdi_ii"
   file="sdi_ii/sdi_ii/sdi_ii_hw.tcl"
   displayName="SDI II"
   version="13.1"
   description="SDI II"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=false"
   categories="Interface Protocols/SDI II"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_QSYS" value="true" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
  <documentUrl
     displayName="SDI II MegaCore Function User Guide"
     type="OTHER"
     url="http://www.altera.com/literature/ug/ug_sdi_ii.pdf" />
 </component>
 <component
   name="sdi_ii_ed_loopback"
   file="sdi_ii/sdi_ii_ed_loopback/sdi_ii_ed_loopback_hw.tcl"
   displayName="SDI II ED Loopback"
   version="13.1"
   description="SDI II ED Loopback"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/SDI II/SDI II ED Loopback"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="sdi_ii_ed_reconfig_mgmt"
   file="sdi_ii/sdi_ii_ed_reconfig_mgmt/sdi_ii_ed_reconfig_mgmt_hw.tcl"
   displayName="SDI II Reconfig Management"
   version="13.1"
   description="SDI II Reconfig Management"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/SDI II Reconfig Mgmt"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="sdi_ii_ed_reconfig_router"
   file="sdi_ii/sdi_ii_ed_reconfig_router/sdi_ii_ed_reconfig_router_hw.tcl"
   displayName="SDI II Reconfig Router"
   version="13.1"
   description="SDI II Reconfig Router"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/SDI II Reconfig Router"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="sdi_ii_ed_vid_pattgen"
   file="sdi_ii/sdi_ii_ed_vid_pattgen/sdi_ii_ed_vid_pattgen_hw.tcl"
   displayName="SDI II Video Pattern Generator"
   version="13.1"
   description="SDI II Video Pattern Generator"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/SDI II Video Pattern Generator"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="sdi_ii_example_design"
   file="sdi_ii/sdi_ii_example_design/sdi_ii_example_design_hw.tcl"
   displayName="SDI II Example Design"
   version="13.1"
   description="SDI II Example Design"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=false"
   categories="Interface Protocols/SDI II Example Design"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_QSYS" value="true" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="sdi_ii_phy_adapter"
   file="sdi_ii/sdi_ii_library/sdi_ii_phy_adapter/sdi_ii_phy_adapter_hw.tcl"
   displayName="SDI II PHY ADAPTER"
   version="13.1"
   description="SDI II PHY Adapter"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/SDI II/SDI II PHY Adapter"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="sdi_ii_rx_phy_mgmt"
   file="sdi_ii/sdi_ii_library/sdi_ii_rx_phy_mgmt/sdi_ii_rx_phy_mgmt_hw.tcl"
   displayName="SDI II RX PHY Management"
   version="13.1"
   description="SDI II RX PHY Management"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/SDI II/SDI II RX PHY Management"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="sdi_ii_rx_protocol"
   file="sdi_ii/sdi_ii_library/sdi_ii_rx_protocol/sdi_ii_rx_protocol_hw.tcl"
   displayName="SDI II RX Protocol"
   version="13.1"
   description="SDI II RX Protocol"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/SDI II/SDI II RX Protocol"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="sdi_ii_tb"
   file="sdi_ii/sdi_ii_tb/sdi_ii_tb_hw.tcl"
   displayName="SDI II Testbench"
   version="13.1"
   description="SDI II Testbench"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=false"
   categories="Interface Protocols/SDI II Testbench"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_QSYS" value="true" />
 </component>
 <component
   name="sdi_ii_tb_control"
   file="sdi_ii/sdi_ii_tb_control/sdi_ii_tb_control_hw.tcl"
   displayName="SDI II Testbench Control"
   version="13.1"
   description="SDI II Testbench Control"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/SDI II Testbench Control"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="sdi_ii_tb_rx_checker"
   file="sdi_ii/sdi_ii_tb_rx_checker/sdi_ii_tb_rx_checker_hw.tcl"
   displayName="SDI II Testbench Receiver Checker"
   version="13.1"
   description="SDI II Testbench Receiver Checker"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/SDI II Testbench Receiver Checker"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="sdi_ii_tb_tx_checker"
   file="sdi_ii/sdi_ii_tb_tx_checker/sdi_ii_tb_tx_checker_hw.tcl"
   displayName="SDI II Testbench Tx Checker"
   version="13.1"
   description="SDI II Testbench Tx Checker"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/SDI II Testbench Tx Checker"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="sdi_ii_tx_phy_mgmt"
   file="sdi_ii/sdi_ii_library/sdi_ii_tx_phy_mgmt/sdi_ii_tx_phy_mgmt_hw.tcl"
   displayName="SDI II TX PHY Management"
   version="13.1"
   description="SDI II TX PHY Management"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/SDI II/SDI II TX PHY Management"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="sdi_ii_tx_protocol"
   file="sdi_ii/sdi_ii_library/sdi_ii_tx_protocol/sdi_ii_tx_protocol_hw.tcl"
   displayName="SDI II TX Protocol"
   version="13.1"
   description="SDI II TX Protocol"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/SDI II/SDI II TX Protocol"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="sdmmc"
   file="hps/device_tree_generation/sdmmc_hw.tcl"
   displayName="Synopsys SDMMC"
   version="1.0"
   description=""
   tags="CONNECTION_TYPES=axi,clock,interrupt,reset /// INTERNAL_COMPONENT=true"
   categories=""
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="true" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="seq_sim_apb_bfm"
   file="alt_mem_if/altera_mem_if_qseq/seq_sim_apb_bfm/seq_sim_apb_bfm_hw.tcl"
   displayName="UniPHY Sequencer APB Master BFM"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory Sequencer Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="seq_sim_bfm"
   file="alt_mem_if/altera_mem_if_qseq/seq_sim_bfm/seq_sim_bfm_hw.tcl"
   displayName=""
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory Sequencer Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="sequencer_data_mgr_110"
   file="alt_mem_if/altera_mem_if_qseq/data_mgr_110/sequencer_data_mgr_hw.tcl"
   displayName="UniPHY Data Manager (11.0 Version)"
   version="13.1"
   description="Data Manager"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory Sequencer Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="sequencer_phy_mgr_100"
   file="alt_mem_if/altera_mem_if_qseq/phy_mgr_100/sequencer_phy_mgr_hw.tcl"
   displayName="UniPHY PHY Manager (10.0 Version)"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory Sequencer Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="sequencer_pll_mgr_140"
   file="alt_mem_if/altera_mem_if_qseq/pll_mgr_140/sequencer_pll_mgr_hw.tcl"
   displayName="UniPHY PLL Manager (14.0 Version)"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory Sequencer Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="sequencer_ptr_mgr_100"
   file="alt_mem_if/altera_mem_if_qseq/ptr_mgr_100/sequencer_ptr_mgr_hw.tcl"
   displayName="UniPHY Pointer Manager (10.0 Version)"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory Sequencer Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="sequencer_reg_file_111"
   file="alt_mem_if/altera_mem_if_qseq/reg_file_111/sequencer_reg_file_hw.tcl"
   displayName="UniPHY Register File (11.1 Version)"
   version="13.1"
   description="Register File (11.1)"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory Sequencer Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="sequencer_rw_mgr_ddr2_110"
   file="alt_mem_if/altera_mem_if_qseq/rw_mgr_110/rw_manager_ddr2_hw.tcl"
   displayName="UniPHY DDR2 Read/Write Manager (11.0 Version)"
   version="13.1"
   description="RW Manager DDR2 (11.0)"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory Sequencer Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="sequencer_rw_mgr_ddr3_110"
   file="alt_mem_if/altera_mem_if_qseq/rw_mgr_110/rw_manager_ddr3_hw.tcl"
   displayName="UniPHY DDR3 Read/Write Manager (11.0 Version)"
   version="13.1"
   description="RW Manager DDR3 (11.0)"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory Sequencer Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="sequencer_rw_mgr_lpddr2_110"
   file="alt_mem_if/altera_mem_if_qseq/rw_mgr_110/rw_manager_lpddr2_hw.tcl"
   displayName="UniPHY LPDDR2 Read/Write Manager (11.0 Version)"
   version="13.1"
   description="RW Manager LPDDR2 (11.0)"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory Sequencer Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="sequencer_rw_mgr_lpddr_111"
   file="alt_mem_if/altera_mem_if_qseq/rw_mgr_110/rw_manager_lpddr_hw.tcl"
   displayName="UniPHY LPDDR Read/Write Manager (11.1 Version)"
   version="13.1"
   description="RW Manager LPDDR (11.1)"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory Sequencer Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="sequencer_rw_mgr_qdrii_110"
   file="alt_mem_if/altera_mem_if_qseq/rw_mgr_110/rw_manager_qdrii_hw.tcl"
   displayName="UniPHY QDRII Read/Write Manager (11.0 Version)"
   version="13.1"
   description="RW Manager QDRII (11.0)"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory Sequencer Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="sequencer_rw_mgr_rldram3_110"
   file="alt_mem_if/altera_mem_if_qseq/rw_mgr_110/rw_manager_rldram3_hw.tcl"
   displayName="UniPHY RLDRAM 3 Read/Write Manager (11.0 Version)"
   version="13.1"
   description="RW Manager RLDRAM 3 (11.0)"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory Sequencer Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="sequencer_rw_mgr_rldram_110"
   file="alt_mem_if/altera_mem_if_qseq/rw_mgr_110/rw_manager_rldram_hw.tcl"
   displayName="UniPHY RLDRAM Read/Write Manager (11.0 Version)"
   version="13.1"
   description="RW Manager RLDRAM (11.0)"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory Sequencer Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="sequencer_scc_mgr_100"
   file="alt_mem_if/altera_mem_if_qseq/scc_mgr_100/sequencer_scc_mgr_hw.tcl"
   displayName="UniPHY Scan Chain Manager (10.0 Version)"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory Sequencer Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="sequencer_scc_mgr_110"
   file="alt_mem_if/altera_mem_if_qseq/scc_mgr_110/sequencer_scc_mgr_hw.tcl"
   displayName="UniPHY Scan Chain Manager (10.0 Version)"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory Sequencer Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="sequencer_timer_120"
   file="alt_mem_if/altera_mem_if_qseq/seq_timer_120/sequencer_timer_hw.tcl"
   displayName="UniPHY Sequencer Timer (12.0 Version)"
   version="13.1"
   description="Sequencer Timer (12.0)"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory Sequencer Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="sequencer_trk_mgr"
   file="alt_mem_if/altera_mem_if_qseq/trk_mgr_110/sequencer_trk_mgr_hw.tcl"
   displayName="UniPHY Tracking Manager"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Memory Sequencer Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="seriallite_iii"
   file="seriallite_iii/src/seriallite_iii_hw.tcl"
   displayName="SerialLite III Streaming"
   version="13.1"
   description="seriallite_iii_top"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/High Speed"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <tag2 key="COMPONENT_HIDE_FROM_QSYS" value="true" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="simple_1mm_traffic_gen_core"
   file="alt_mem_if/altera_avalon_mm_traffic_generator/simple_1mm_traffic_gen_core/simple_1mm_traffic_gen_core_hw.tcl"
   displayName="Simple 1-Port Traffic Generator and BIST Engine Core"
   version="13.1"
   description="Simple 1-Port Traffic Generator and BIST Engine Core"
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Memories and Memory Controllers/External Memory Interfaces/Internal Components/Pattern Generator Components"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/lit-external-memory-interface.jsp" />
 </component>
 <component
   name="snps_uart"
   file="hps/device_tree_generation/snps_uart_hw.tcl"
   displayName="Synopsys UART"
   version="1.0"
   description=""
   tags="CONNECTION_TYPES=axi,clock,interrupt,reset /// INTERNAL_COMPONENT=true"
   categories=""
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="true" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="spi"
   file="hps/device_tree_generation/spi_hw.tcl"
   displayName="Synopsys SPI"
   version="1.0"
   description=""
   tags="CONNECTION_TYPES=axi,clock,interrupt,reset /// INTERNAL_COMPONENT=true"
   categories=""
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="true" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="spi_slave_to_avalon_mm_master_bridge"
   file="sopc_builder_ip/altera_avalon_spislave_to_avalonmm_bridge/SPISlaveToAvalonMasterBridge_hw.tcl"
   displayName="SPI Slave to Avalon Master Bridge"
   version="13.1"
   description="SPI Slave To Avalon Master Bridge is a collection of pre-wired components that provide an Avalon Master using an external SPI interface "
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon,clock,conduit"
   categories="Bridges and Adapters/Memory Mapped"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/hb/nios2/qts_qii55011.pdf" />
 </component>
 <component
   name="spislave"
   file="sopc_builder_ip/altera_avalon_spi_phy_slave/spiphyslave_hw.tcl"
   displayName="Avalon-ST Serial Peripheral Interface (SPI)"
   version="13.1"
   description="SPI to Avalon ST Bridge"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=avalon_streaming,clock,conduit"
   categories="Interface Protocols/Serial"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/hb/nios2/qts_qii55009.pdf" />
 </component>
 <component
   name="stmmac"
   file="hps/device_tree_generation/stmmac_hw.tcl"
   displayName="Synopsys GMAC"
   version="1.0"
   description=""
   tags="CONNECTION_TYPES=axi,clock,interrupt,reset /// INTERNAL_COMPONENT=true"
   categories=""
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="true" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="sv_xcvr_custom"
   file="altera_xcvr_8g_custom/sv/sv_xcvr_custom_hw.tcl"
   displayName="Stratix V Custom Native PHY"
   version="13.1"
   description="Standard Transceiver PCS Stratix V Custom Native PHY IP"
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock,conduit /// INTERNAL_COMPONENT=true"
   categories="Interfaces/Transceiver PHY"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
  <documentUrl
     displayName="DATASHEET"
     type="DATASHEET"
     url="http://www.altera.com/literature/ug/xcvr_user_guide.pdf" />
 </component>
 <component
   name="sv_xcvr_pipe_native"
   file="altera_pcie_pipe/sv/sv_xcvr_pipe_native_hw.tcl"
   displayName="Stratix V Native PHY for PCI Express (PIPE)"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/PCI"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="false" />
 </component>
 <component
   name="sv_xcvr_reconfig_basic"
   file="alt_xcvr_reconfig/alt_xcvr_reconfig_basic/sv_xcvr_reconfig_basic_hw.tcl"
   displayName="Stratix V Transceiver Reconfiguration Basic Interface Block"
   version="13.1"
   description=""
   tags="AUTHORSHIP=Altera Corporation /// CONNECTION_TYPES=clock,conduit,reset /// INTERNAL_COMPONENT=true"
   categories="Interface Protocols/Transceiver PHY"
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="true" />
 </component>
 <component
   name="sysmgr"
   file="hps/device_tree_generation/sysmgr_hw.tcl"
   displayName="Altera System Manager"
   version="1.0"
   description=""
   tags="CONNECTION_TYPES=axi,clock,reset /// INTERNAL_COMPONENT=true"
   categories=""
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="true" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <component
   name="timer"
   file="hps/device_tree_generation/timer_hw.tcl"
   displayName="ARM internal timer"
   version="1.0"
   description=""
   tags="CONNECTION_TYPES=axi,clock,interrupt,reset /// INTERNAL_COMPONENT=true"
   categories=""
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="true" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <plugin
   name="tristate_conduit"
   file="common/lib/com.altera.sopcmodel.jar"
   displayName="tristate_conduit"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.entityinterfaces.IConnectionKit"
   subtype=""
   factory="BeanElementFactory" />
 <plugin
   name="tristate_conduit"
   file="common/lib/com.altera.sopcmodel.jar"
   displayName="Tristate Conduit Connection"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.entityinterfaces.IConnection"
   factory="BeanElementFactory" />
 <plugin
   name="tristate_conduit_master"
   file="common/lib/com.altera.sopcmodel.jar"
   displayName="Tristate Conduit Master"
   version="13.1"
   description="Tri-state conduit masters are used by on-chip controllers to drive off-chip components"
   tags="AUTHORSHIP=Altera Corporation"
   categories=""
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.entityinterfaces.IMutableConnectionPoint"
   factory="BeanElementFactory" />
 <plugin
   name="tristate_conduit_slave"
   file="common/lib/com.altera.sopcmodel.jar"
   displayName="Tristate Conduit Slave"
   version="13.1"
   description="Tri-state conduit slaves grant access to off-chip components"
   tags="AUTHORSHIP=Altera Corporation"
   categories=""
   type="com.altera.entityinterfaces.IElementClass"
   subtype="com.altera.entityinterfaces.IMutableConnectionPoint"
   factory="BeanElementFactory" />
 <component
   name="usb"
   file="hps/device_tree_generation/usb_hw.tcl"
   displayName="Synopsys USB"
   version="1.0"
   description=""
   tags="CONNECTION_TYPES=axi,clock,interrupt,reset /// INTERNAL_COMPONENT=true"
   categories=""
   factory="TclModuleFactory">
  <tag2 key="COMPONENT_EDITABLE" value="true" />
  <tag2 key="COMPONENT_HIDE_FROM_SOPC" value="true" />
 </component>
 <plugin
   name="xcvr_custom_gige_presets.qprs"
   file="altera_xcvr_8g_custom/xcvr_generic/xcvr_custom_gige_presets.qprs"
   displayName="${IP_ROOTDIR}/altera/altera_xcvr_8g_custom/xcvr_generic/xcvr_custom_gige_presets.qprs"
   version="13.1"
   description=""
   tags=""
   categories=""
   type="com.altera.sopcmodel.util.IElementPresetList"
   subtype=""
   factory="PresetFactory" />
</library>
