#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon Mar 17 22:54:13 2025
# Process ID         : 4884
# Current directory  : C:/FPGA/logtel/gig_ethernet_pcs_pma_0_ex
# Command line       : vivado.exe -notrace -source c:/FPGA/logtel/lab20_axi/lab20_axi.gen/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_ex.tcl
# Log file           : C:/FPGA/logtel/gig_ethernet_pcs_pma_0_ex/vivado.log
# Journal file       : C:/FPGA/logtel/gig_ethernet_pcs_pma_0_ex\vivado.jou
# Running On         : dvirhersh_comp
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 12th Gen Intel(R) Core(TM) i5-12450H
# CPU Frequency      : 2496 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 12
# Host memory        : 16857 MB
# Swap memory        : 11811 MB
# Total Virtual      : 28668 MB
# Available Virtual  : 7162 MB
#-----------------------------------------------------------
start_gui
source c:/FPGA/logtel/lab20_axi/lab20_axi.gen/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Downloads/Vivado/2024.2/data/ip'.
create_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 1179.500 ; gain = 116.039
WARNING: [Ipconfig 75-871] Could not load NoC clock tree from device
WARNING: [Ipconfig 75-570] Unable to create NoC or AIE Models.
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'gig_ethernet_pcs_pma_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'gig_ethernet_pcs_pma_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'gig_ethernet_pcs_pma_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'gig_ethernet_pcs_pma_0'. Target already exists and is up to date.
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Rebuilding top IP...
INFO: [exportsim-Tcl-40] Using compiled simulation libraries for IPs
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Downloads/Vivado/2024.2/tps/boost_1_72_0'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (AMD Vivado Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/Xilinx/Downloads/Vivado/2024.2/data/xsim'
INFO: [exportsim-Tcl-29] Script generated: 'C:/FPGA/logtel/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.ip_user_files/sim_scripts/gig_ethernet_pcs_pma_0/xsim/gig_ethernet_pcs_pma_0.sh'
INFO: [SIM-utils-43] Exported 'C:/FPGA/logtel/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.ip_user_files/sim_scripts/gig_ethernet_pcs_pma_0/xsim/gig_ethernet_pcs_pma_0.bmj'
INFO: [SIM-utils-43] Exported 'C:/FPGA/logtel/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.ip_user_files/sim_scripts/gig_ethernet_pcs_pma_0/xsim/configure_gt.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Siemens ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/FPGA/logtel/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.cache/compile_simlib/modelsim'
INFO: [exportsim-Tcl-29] Script generated: 'C:/FPGA/logtel/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.ip_user_files/sim_scripts/gig_ethernet_pcs_pma_0/modelsim/gig_ethernet_pcs_pma_0.sh'
INFO: [SIM-utils-43] Exported 'C:/FPGA/logtel/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.ip_user_files/sim_scripts/gig_ethernet_pcs_pma_0/modelsim/gig_ethernet_pcs_pma_0.bmj'
INFO: [SIM-utils-43] Exported 'C:/FPGA/logtel/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.ip_user_files/sim_scripts/gig_ethernet_pcs_pma_0/modelsim/configure_gt.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Siemens Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/FPGA/logtel/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.cache/compile_simlib/questa'
INFO: [exportsim-Tcl-29] Script generated: 'C:/FPGA/logtel/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.ip_user_files/sim_scripts/gig_ethernet_pcs_pma_0/questa/gig_ethernet_pcs_pma_0.sh'
INFO: [SIM-utils-43] Exported 'C:/FPGA/logtel/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.ip_user_files/sim_scripts/gig_ethernet_pcs_pma_0/questa/gig_ethernet_pcs_pma_0.bmj'
INFO: [SIM-utils-43] Exported 'C:/FPGA/logtel/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.ip_user_files/sim_scripts/gig_ethernet_pcs_pma_0/questa/configure_gt.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/FPGA/logtel/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.cache/compile_simlib/riviera'
INFO: [exportsim-Tcl-29] Script generated: 'C:/FPGA/logtel/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.ip_user_files/sim_scripts/gig_ethernet_pcs_pma_0/riviera/gig_ethernet_pcs_pma_0.sh'
INFO: [SIM-utils-43] Exported 'C:/FPGA/logtel/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.ip_user_files/sim_scripts/gig_ethernet_pcs_pma_0/riviera/gig_ethernet_pcs_pma_0.bmj'
INFO: [SIM-utils-43] Exported 'C:/FPGA/logtel/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.ip_user_files/sim_scripts/gig_ethernet_pcs_pma_0/riviera/configure_gt.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/FPGA/logtel/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.cache/compile_simlib/activehdl'
INFO: [exportsim-Tcl-29] Script generated: 'C:/FPGA/logtel/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.ip_user_files/sim_scripts/gig_ethernet_pcs_pma_0/activehdl/gig_ethernet_pcs_pma_0.sh'
INFO: [SIM-utils-43] Exported 'C:/FPGA/logtel/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.ip_user_files/sim_scripts/gig_ethernet_pcs_pma_0/activehdl/gig_ethernet_pcs_pma_0.bmj'
INFO: [SIM-utils-43] Exported 'C:/FPGA/logtel/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.ip_user_files/sim_scripts/gig_ethernet_pcs_pma_0/activehdl/configure_gt.tcl'
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'demo_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FPGA/logtel/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Downloads/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Downloads/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/FPGA/logtel/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'demo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FPGA/logtel/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj demo_tb_vlog.prj"
!! WARNING !!
"PYTHONPATH" variable is set greater than default max string limit of "519" characters.
Please ignore this, if you have already made changes to your system registry to accept more than
default limit of 519 characters.
!! WARNING !!
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj demo_tb_vhdl.prj"
!! WARNING !!
"PYTHONPATH" variable is set greater than default max string limit of "519" characters.
Please ignore this, if you have already made changes to your system registry to accept more than
default limit of 519 characters.
!! WARNING !!
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_clk_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_0_clk_gen'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_johnson_cntr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_0_johnson_cntr'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_0_reset_sync'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_rx_rate_adapt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_0_rx_rate_adapt'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_sgmii_adapt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_0_sgmii_adapt'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_0_sync_block'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_tx_rate_adapt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_0_tx_rate_adapt'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_0_block'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/gig_ethernet_pcs_pma_0_ex/imports/gig_ethernet_pcs_pma_0_example_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_0_example_design'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/gig_ethernet_pcs_pma_0_ex/imports/stimulus_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'stimulus_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/gig_ethernet_pcs_pma_0_ex/imports/demo_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'demo_tb'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1314.219 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FPGA/logtel/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L gig_ethernet_pcs_pma_v16_2_21 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot demo_tb_behav xil_defaultlib.demo_tb xil_defaultlib.glbl -log elaborate.log"
!! WARNING !!
"PYTHONPATH" variable is set greater than default max string limit of "519" characters.
Please ignore this, if you have already made changes to your system registry to accept more than
default limit of 519 characters.
!! WARNING !!
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Downloads/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L gig_ethernet_pcs_pma_v16_2_21 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot demo_tb_behav xil_defaultlib.demo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xpm.vcomponents
Compiling package gig_ethernet_pcs_pma_v16_2_21.management_pack
Compiling package gig_ethernet_pcs_pma_v16_2_21.auto_neg_pack
Compiling package gig_ethernet_pcs_pma_v16_2_21.tx_pack
Compiling package gig_ethernet_pcs_pma_v16_2_21.synchronise_pack
Compiling package gig_ethernet_pcs_pma_v16_2_21.rx_pack
Compiling package gig_ethernet_pcs_pma_v16_2_21.tbi_pack
Compiling package gig_ethernet_pcs_pma_v16_2_21.sync_block_pack
Compiling package gig_ethernet_pcs_pma_v16_2_21.qsgmii_rx_elastic_buffer_pack
Compiling package gig_ethernet_pcs_pma_v16_2_21.ptp_pack
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.glbl
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture idelaye2_v of entity unisim.IDELAYE2 [\IDELAYE2(1,5)(1,7)(1,5)(1,5)(1,...]
Compiling architecture iodelaye1_v of entity unisim.IODELAYE1 [\IODELAYE1(idelay_type="FIXED")(...]
Compiling architecture iddr_v of entity unisim.IDDR [\IDDR(ddr_clk_edge="SAME_EDGE")(...]
Compiling architecture idelayctrl_v of entity unisim.IDELAYCTRL [\IDELAYCTRL(1,7)\]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture fdp_v of entity unisim.FDP [fdp_default]
Compiling architecture rtl of entity xil_defaultlib.gig_ethernet_pcs_pma_0_reset_sync [gig_ethernet_pcs_pma_0_reset_syn...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture structural of entity xil_defaultlib.gig_ethernet_pcs_pma_0_sync_block [gig_ethernet_pcs_pma_0_sync_bloc...]
Compiling architecture rtl of entity xil_defaultlib.gig_ethernet_pcs_pma_0_johnson_cntr [gig_ethernet_pcs_pma_0_johnson_c...]
Compiling architecture top_level of entity xil_defaultlib.gig_ethernet_pcs_pma_0_clk_gen [gig_ethernet_pcs_pma_0_clk_gen_d...]
Compiling architecture rtl of entity xil_defaultlib.gig_ethernet_pcs_pma_0_tx_rate_adapt [gig_ethernet_pcs_pma_0_tx_rate_a...]
Compiling architecture rtl of entity xil_defaultlib.gig_ethernet_pcs_pma_0_rx_rate_adapt [gig_ethernet_pcs_pma_0_rx_rate_a...]
Compiling architecture top_level of entity xil_defaultlib.gig_ethernet_pcs_pma_0_sgmii_adapt [gig_ethernet_pcs_pma_0_sgmii_ada...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(0,15)\]
Compiling architecture rtl of entity gig_ethernet_pcs_pma_v16_2_21.MDIO_INTERFACE [mdio_interface_default]
Compiling architecture structural of entity gig_ethernet_pcs_pma_v16_2_21.sync_block [sync_block_default]
Compiling architecture rtl of entity gig_ethernet_pcs_pma_v16_2_21.MANAGEMENT [\MANAGEMENT(c_is_sgmii=true,c_us...]
Compiling architecture rtl of entity gig_ethernet_pcs_pma_v16_2_21.AUTO_NEG [\AUTO_NEG(c_is_sgmii=true)\]
Compiling architecture rtl of entity gig_ethernet_pcs_pma_v16_2_21.TX [tx_default]
Compiling architecture rtl of entity gig_ethernet_pcs_pma_v16_2_21.SYNCHRONISE [synchronise_default]
Compiling architecture rtl of entity gig_ethernet_pcs_pma_v16_2_21.RX [\RX(c_family="artix7",c_use_tran...]
Compiling architecture ram64x1d_v of entity unisim.RAM64X1D [ram64x1d_default]
Compiling architecture rtl of entity gig_ethernet_pcs_pma_v16_2_21.RX_ELASTIC_BUFFER_SGMII [\RX_ELASTIC_BUFFER_SGMII(c_famil...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(init_00="0000000101110...]
Compiling architecture ramb16_s18_s18_v of entity unisim.RAMB16_S18_S18 [\RAMB16_S18_S18(init_00="0000000...]
Compiling architecture rtl of entity gig_ethernet_pcs_pma_v16_2_21.ENCODE_8B10B [encode_8b10b_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(init_00="0011000000000...]
Compiling architecture ramb16_s18_s18_v of entity unisim.RAMB16_S18_S18 [\RAMB16_S18_S18(init_00="0011000...]
Compiling architecture rtl of entity gig_ethernet_pcs_pma_v16_2_21.DECODE_8B10B [decode_8b10b_default]
Compiling architecture rtl of entity gig_ethernet_pcs_pma_v16_2_21.TBI [\TBI(c_family="artix7",c_is_sgmi...]
Compiling architecture rtl of entity gig_ethernet_pcs_pma_v16_2_21.GPCS_PMA_GEN [\GPCS_PMA_GEN(c_family="artix7",...]
Compiling architecture xilinx of entity gig_ethernet_pcs_pma_v16_2_21.gig_ethernet_pcs_pma_v16_2_21 [\gig_ethernet_pcs_pma_v16_2_21(c...]
Compiling architecture oddr_v of entity unisim.ODDR [\ODDR(1,13)(1,4)\]
Compiling architecture bufio_v of entity unisim.BUFIO [bufio_default]
Compiling architecture bufr_v of entity unisim.BUFR [\BUFR(1,6)(1,7)\]
Compiling architecture block_level of entity xil_defaultlib.gig_ethernet_pcs_pma_0_block [gig_ethernet_pcs_pma_0_block_def...]
Compiling architecture block_level of entity xil_defaultlib.gig_ethernet_pcs_pma_0 [gig_ethernet_pcs_pma_0_default]
Compiling architecture top_level of entity xil_defaultlib.gig_ethernet_pcs_pma_0_example_design [gig_ethernet_pcs_pma_0_example_d...]
Compiling architecture behav of entity xil_defaultlib.stimulus_tb [stimulus_tb_default]
Compiling architecture behav of entity xil_defaultlib.demo_tb
Built simulation snapshot demo_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1314.219 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FPGA/logtel/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "demo_tb_behav -key {Behavioral:sim_1:Functional:demo_tb} -tclbatch {demo_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source demo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Timing checks are not valid

Time: 0 ps  Iteration: 0  Process: /demo_tb/p_configuration  File: C:/FPGA/logtel/gig_ethernet_pcs_pma_0_ex/imports/demo_tb.vhd
Note: Resetting core...

Time: 0 ps  Iteration: 0  Process: /demo_tb/p_configuration  File: C:/FPGA/logtel/gig_ethernet_pcs_pma_0_ex/imports/demo_tb.vhd
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1328.918 ; gain = 13.645
INFO: [USF-XSim-96] XSim completed. Design snapshot 'demo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 1328.918 ; gain = 14.699
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 17 23:02:40 2025...
