
ADC_LM35.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000787c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004ec  08007990  08007990  00017990  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007e7c  08007e7c  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  08007e7c  08007e7c  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007e7c  08007e7c  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007e7c  08007e7c  00017e7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007e80  08007e80  00017e80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  08007e84  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c4  200001e0  08008064  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002a4  08008064  000202a4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006ae4  00000000  00000000  00020209  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000177e  00000000  00000000  00026ced  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007e8  00000000  00000000  00028470  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000740  00000000  00000000  00028c58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001813e  00000000  00000000  00029398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008929  00000000  00000000  000414d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00088464  00000000  00000000  00049dff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d2263  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003448  00000000  00000000  000d22b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e0 	.word	0x200001e0
 800012c:	00000000 	.word	0x00000000
 8000130:	08007974 	.word	0x08007974

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e4 	.word	0x200001e4
 800014c:	08007974 	.word	0x08007974

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	; 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_d2lz>:
 8000d84:	b538      	push	{r3, r4, r5, lr}
 8000d86:	4605      	mov	r5, r0
 8000d88:	460c      	mov	r4, r1
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	4628      	mov	r0, r5
 8000d90:	4621      	mov	r1, r4
 8000d92:	f7ff fe13 	bl	80009bc <__aeabi_dcmplt>
 8000d96:	b928      	cbnz	r0, 8000da4 <__aeabi_d2lz+0x20>
 8000d98:	4628      	mov	r0, r5
 8000d9a:	4621      	mov	r1, r4
 8000d9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000da0:	f000 b80a 	b.w	8000db8 <__aeabi_d2ulz>
 8000da4:	4628      	mov	r0, r5
 8000da6:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8000daa:	f000 f805 	bl	8000db8 <__aeabi_d2ulz>
 8000dae:	4240      	negs	r0, r0
 8000db0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000db4:	bd38      	pop	{r3, r4, r5, pc}
 8000db6:	bf00      	nop

08000db8 <__aeabi_d2ulz>:
 8000db8:	b5d0      	push	{r4, r6, r7, lr}
 8000dba:	2200      	movs	r2, #0
 8000dbc:	4b0b      	ldr	r3, [pc, #44]	; (8000dec <__aeabi_d2ulz+0x34>)
 8000dbe:	4606      	mov	r6, r0
 8000dc0:	460f      	mov	r7, r1
 8000dc2:	f7ff fb89 	bl	80004d8 <__aeabi_dmul>
 8000dc6:	f7ff fe5f 	bl	8000a88 <__aeabi_d2uiz>
 8000dca:	4604      	mov	r4, r0
 8000dcc:	f7ff fb0a 	bl	80003e4 <__aeabi_ui2d>
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	4b07      	ldr	r3, [pc, #28]	; (8000df0 <__aeabi_d2ulz+0x38>)
 8000dd4:	f7ff fb80 	bl	80004d8 <__aeabi_dmul>
 8000dd8:	4602      	mov	r2, r0
 8000dda:	460b      	mov	r3, r1
 8000ddc:	4630      	mov	r0, r6
 8000dde:	4639      	mov	r1, r7
 8000de0:	f7ff f9c2 	bl	8000168 <__aeabi_dsub>
 8000de4:	f7ff fe50 	bl	8000a88 <__aeabi_d2uiz>
 8000de8:	4621      	mov	r1, r4
 8000dea:	bdd0      	pop	{r4, r6, r7, pc}
 8000dec:	3df00000 	.word	0x3df00000
 8000df0:	41f00000 	.word	0x41f00000
 8000df4:	00000000 	.word	0x00000000

08000df8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000dfc:	f000 faf8 	bl	80013f0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e00:	f000 f856 	bl	8000eb0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e04:	f000 f90c 	bl	8001020 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000e08:	f000 f8a2 	bl	8000f50 <MX_ADC1_Init>
  MX_USART2_UART_Init();
 8000e0c:	f000 f8de 	bl	8000fcc <MX_USART2_UART_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
		HAL_ADC_Start(&hadc1);
 8000e10:	4821      	ldr	r0, [pc, #132]	; (8000e98 <main+0xa0>)
 8000e12:	f000 fc4b 	bl	80016ac <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, 1);
 8000e16:	2101      	movs	r1, #1
 8000e18:	481f      	ldr	r0, [pc, #124]	; (8000e98 <main+0xa0>)
 8000e1a:	f000 fcf5 	bl	8001808 <HAL_ADC_PollForConversion>
		valueADC = HAL_ADC_GetValue(&hadc1);
 8000e1e:	481e      	ldr	r0, [pc, #120]	; (8000e98 <main+0xa0>)
 8000e20:	f000 fdf8 	bl	8001a14 <HAL_ADC_GetValue>
 8000e24:	4603      	mov	r3, r0
 8000e26:	4618      	mov	r0, r3
 8000e28:	f7ff ff54 	bl	8000cd4 <__aeabi_ui2f>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	4a1b      	ldr	r2, [pc, #108]	; (8000e9c <main+0xa4>)
 8000e30:	6013      	str	r3, [r2, #0]
		temp = valueADC * 0.0805664;
 8000e32:	4b1a      	ldr	r3, [pc, #104]	; (8000e9c <main+0xa4>)
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	4618      	mov	r0, r3
 8000e38:	f7ff faf6 	bl	8000428 <__aeabi_f2d>
 8000e3c:	a314      	add	r3, pc, #80	; (adr r3, 8000e90 <main+0x98>)
 8000e3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e42:	f7ff fb49 	bl	80004d8 <__aeabi_dmul>
 8000e46:	4602      	mov	r2, r0
 8000e48:	460b      	mov	r3, r1
 8000e4a:	4610      	mov	r0, r2
 8000e4c:	4619      	mov	r1, r3
 8000e4e:	f7ff fe3b 	bl	8000ac8 <__aeabi_d2f>
 8000e52:	4603      	mov	r3, r0
 8000e54:	4a12      	ldr	r2, [pc, #72]	; (8000ea0 <main+0xa8>)
 8000e56:	6013      	str	r3, [r2, #0]
		sprintf(tempArr, "Temp: %.2f \n", temp);
 8000e58:	4b11      	ldr	r3, [pc, #68]	; (8000ea0 <main+0xa8>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	4618      	mov	r0, r3
 8000e5e:	f7ff fae3 	bl	8000428 <__aeabi_f2d>
 8000e62:	4602      	mov	r2, r0
 8000e64:	460b      	mov	r3, r1
 8000e66:	490f      	ldr	r1, [pc, #60]	; (8000ea4 <main+0xac>)
 8000e68:	480f      	ldr	r0, [pc, #60]	; (8000ea8 <main+0xb0>)
 8000e6a:	f002 ffc7 	bl	8003dfc <siprintf>
		HAL_UART_Transmit(&huart2, tempArr, strlen(tempArr), 1000);
 8000e6e:	480e      	ldr	r0, [pc, #56]	; (8000ea8 <main+0xb0>)
 8000e70:	f7ff f96e 	bl	8000150 <strlen>
 8000e74:	4603      	mov	r3, r0
 8000e76:	b29a      	uxth	r2, r3
 8000e78:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e7c:	490a      	ldr	r1, [pc, #40]	; (8000ea8 <main+0xb0>)
 8000e7e:	480b      	ldr	r0, [pc, #44]	; (8000eac <main+0xb4>)
 8000e80:	f001 ffad 	bl	8002dde <HAL_UART_Transmit>
		HAL_Delay(500);
 8000e84:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000e88:	f000 fb14 	bl	80014b4 <HAL_Delay>
		HAL_ADC_Start(&hadc1);
 8000e8c:	e7c0      	b.n	8000e10 <main+0x18>
 8000e8e:	bf00      	nop
 8000e90:	e5280d65 	.word	0xe5280d65
 8000e94:	3fb49fff 	.word	0x3fb49fff
 8000e98:	200001fc 	.word	0x200001fc
 8000e9c:	20000270 	.word	0x20000270
 8000ea0:	20000274 	.word	0x20000274
 8000ea4:	08007990 	.word	0x08007990
 8000ea8:	20000278 	.word	0x20000278
 8000eac:	2000022c 	.word	0x2000022c

08000eb0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b094      	sub	sp, #80	; 0x50
 8000eb4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000eb6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000eba:	2228      	movs	r2, #40	; 0x28
 8000ebc:	2100      	movs	r1, #0
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	f002 f922 	bl	8003108 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ec4:	f107 0314 	add.w	r3, r7, #20
 8000ec8:	2200      	movs	r2, #0
 8000eca:	601a      	str	r2, [r3, #0]
 8000ecc:	605a      	str	r2, [r3, #4]
 8000ece:	609a      	str	r2, [r3, #8]
 8000ed0:	60da      	str	r2, [r3, #12]
 8000ed2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ed4:	1d3b      	adds	r3, r7, #4
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	601a      	str	r2, [r3, #0]
 8000eda:	605a      	str	r2, [r3, #4]
 8000edc:	609a      	str	r2, [r3, #8]
 8000ede:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ee0:	2302      	movs	r3, #2
 8000ee2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ee4:	2301      	movs	r3, #1
 8000ee6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ee8:	2310      	movs	r3, #16
 8000eea:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000eec:	2300      	movs	r3, #0
 8000eee:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ef0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	f001 f995 	bl	8002224 <HAL_RCC_OscConfig>
 8000efa:	4603      	mov	r3, r0
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d001      	beq.n	8000f04 <SystemClock_Config+0x54>
  {
    Error_Handler();
 8000f00:	f000 f8a4 	bl	800104c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f04:	230f      	movs	r3, #15
 8000f06:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000f08:	2300      	movs	r3, #0
 8000f0a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000f10:	2300      	movs	r3, #0
 8000f12:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f14:	2300      	movs	r3, #0
 8000f16:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000f18:	f107 0314 	add.w	r3, r7, #20
 8000f1c:	2100      	movs	r1, #0
 8000f1e:	4618      	mov	r0, r3
 8000f20:	f001 fc02 	bl	8002728 <HAL_RCC_ClockConfig>
 8000f24:	4603      	mov	r3, r0
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d001      	beq.n	8000f2e <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8000f2a:	f000 f88f 	bl	800104c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000f2e:	2302      	movs	r3, #2
 8000f30:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8000f32:	2300      	movs	r3, #0
 8000f34:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f36:	1d3b      	adds	r3, r7, #4
 8000f38:	4618      	mov	r0, r3
 8000f3a:	f001 fd8d 	bl	8002a58 <HAL_RCCEx_PeriphCLKConfig>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d001      	beq.n	8000f48 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000f44:	f000 f882 	bl	800104c <Error_Handler>
  }
}
 8000f48:	bf00      	nop
 8000f4a:	3750      	adds	r7, #80	; 0x50
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	bd80      	pop	{r7, pc}

08000f50 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b084      	sub	sp, #16
 8000f54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000f56:	1d3b      	adds	r3, r7, #4
 8000f58:	2200      	movs	r2, #0
 8000f5a:	601a      	str	r2, [r3, #0]
 8000f5c:	605a      	str	r2, [r3, #4]
 8000f5e:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000f60:	4b18      	ldr	r3, [pc, #96]	; (8000fc4 <MX_ADC1_Init+0x74>)
 8000f62:	4a19      	ldr	r2, [pc, #100]	; (8000fc8 <MX_ADC1_Init+0x78>)
 8000f64:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000f66:	4b17      	ldr	r3, [pc, #92]	; (8000fc4 <MX_ADC1_Init+0x74>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000f6c:	4b15      	ldr	r3, [pc, #84]	; (8000fc4 <MX_ADC1_Init+0x74>)
 8000f6e:	2201      	movs	r2, #1
 8000f70:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f72:	4b14      	ldr	r3, [pc, #80]	; (8000fc4 <MX_ADC1_Init+0x74>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f78:	4b12      	ldr	r3, [pc, #72]	; (8000fc4 <MX_ADC1_Init+0x74>)
 8000f7a:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000f7e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f80:	4b10      	ldr	r3, [pc, #64]	; (8000fc4 <MX_ADC1_Init+0x74>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000f86:	4b0f      	ldr	r3, [pc, #60]	; (8000fc4 <MX_ADC1_Init+0x74>)
 8000f88:	2201      	movs	r2, #1
 8000f8a:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f8c:	480d      	ldr	r0, [pc, #52]	; (8000fc4 <MX_ADC1_Init+0x74>)
 8000f8e:	f000 fab5 	bl	80014fc <HAL_ADC_Init>
 8000f92:	4603      	mov	r3, r0
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d001      	beq.n	8000f9c <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000f98:	f000 f858 	bl	800104c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000f9c:	2301      	movs	r3, #1
 8000f9e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000fa0:	2301      	movs	r3, #1
 8000fa2:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8000fa4:	2307      	movs	r3, #7
 8000fa6:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fa8:	1d3b      	adds	r3, r7, #4
 8000faa:	4619      	mov	r1, r3
 8000fac:	4805      	ldr	r0, [pc, #20]	; (8000fc4 <MX_ADC1_Init+0x74>)
 8000fae:	f000 fd3d 	bl	8001a2c <HAL_ADC_ConfigChannel>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d001      	beq.n	8000fbc <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000fb8:	f000 f848 	bl	800104c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000fbc:	bf00      	nop
 8000fbe:	3710      	adds	r7, #16
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	bd80      	pop	{r7, pc}
 8000fc4:	200001fc 	.word	0x200001fc
 8000fc8:	40012400 	.word	0x40012400

08000fcc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000fd0:	4b11      	ldr	r3, [pc, #68]	; (8001018 <MX_USART2_UART_Init+0x4c>)
 8000fd2:	4a12      	ldr	r2, [pc, #72]	; (800101c <MX_USART2_UART_Init+0x50>)
 8000fd4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000fd6:	4b10      	ldr	r3, [pc, #64]	; (8001018 <MX_USART2_UART_Init+0x4c>)
 8000fd8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000fdc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000fde:	4b0e      	ldr	r3, [pc, #56]	; (8001018 <MX_USART2_UART_Init+0x4c>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000fe4:	4b0c      	ldr	r3, [pc, #48]	; (8001018 <MX_USART2_UART_Init+0x4c>)
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000fea:	4b0b      	ldr	r3, [pc, #44]	; (8001018 <MX_USART2_UART_Init+0x4c>)
 8000fec:	2200      	movs	r2, #0
 8000fee:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000ff0:	4b09      	ldr	r3, [pc, #36]	; (8001018 <MX_USART2_UART_Init+0x4c>)
 8000ff2:	220c      	movs	r2, #12
 8000ff4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ff6:	4b08      	ldr	r3, [pc, #32]	; (8001018 <MX_USART2_UART_Init+0x4c>)
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ffc:	4b06      	ldr	r3, [pc, #24]	; (8001018 <MX_USART2_UART_Init+0x4c>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001002:	4805      	ldr	r0, [pc, #20]	; (8001018 <MX_USART2_UART_Init+0x4c>)
 8001004:	f001 fe9e 	bl	8002d44 <HAL_UART_Init>
 8001008:	4603      	mov	r3, r0
 800100a:	2b00      	cmp	r3, #0
 800100c:	d001      	beq.n	8001012 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800100e:	f000 f81d 	bl	800104c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001012:	bf00      	nop
 8001014:	bd80      	pop	{r7, pc}
 8001016:	bf00      	nop
 8001018:	2000022c 	.word	0x2000022c
 800101c:	40004400 	.word	0x40004400

08001020 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001020:	b480      	push	{r7}
 8001022:	b083      	sub	sp, #12
 8001024:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001026:	4b08      	ldr	r3, [pc, #32]	; (8001048 <MX_GPIO_Init+0x28>)
 8001028:	699b      	ldr	r3, [r3, #24]
 800102a:	4a07      	ldr	r2, [pc, #28]	; (8001048 <MX_GPIO_Init+0x28>)
 800102c:	f043 0304 	orr.w	r3, r3, #4
 8001030:	6193      	str	r3, [r2, #24]
 8001032:	4b05      	ldr	r3, [pc, #20]	; (8001048 <MX_GPIO_Init+0x28>)
 8001034:	699b      	ldr	r3, [r3, #24]
 8001036:	f003 0304 	and.w	r3, r3, #4
 800103a:	607b      	str	r3, [r7, #4]
 800103c:	687b      	ldr	r3, [r7, #4]

}
 800103e:	bf00      	nop
 8001040:	370c      	adds	r7, #12
 8001042:	46bd      	mov	sp, r7
 8001044:	bc80      	pop	{r7}
 8001046:	4770      	bx	lr
 8001048:	40021000 	.word	0x40021000

0800104c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800104c:	b480      	push	{r7}
 800104e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001050:	b672      	cpsid	i
}
 8001052:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001054:	e7fe      	b.n	8001054 <Error_Handler+0x8>
	...

08001058 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001058:	b480      	push	{r7}
 800105a:	b085      	sub	sp, #20
 800105c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800105e:	4b15      	ldr	r3, [pc, #84]	; (80010b4 <HAL_MspInit+0x5c>)
 8001060:	699b      	ldr	r3, [r3, #24]
 8001062:	4a14      	ldr	r2, [pc, #80]	; (80010b4 <HAL_MspInit+0x5c>)
 8001064:	f043 0301 	orr.w	r3, r3, #1
 8001068:	6193      	str	r3, [r2, #24]
 800106a:	4b12      	ldr	r3, [pc, #72]	; (80010b4 <HAL_MspInit+0x5c>)
 800106c:	699b      	ldr	r3, [r3, #24]
 800106e:	f003 0301 	and.w	r3, r3, #1
 8001072:	60bb      	str	r3, [r7, #8]
 8001074:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001076:	4b0f      	ldr	r3, [pc, #60]	; (80010b4 <HAL_MspInit+0x5c>)
 8001078:	69db      	ldr	r3, [r3, #28]
 800107a:	4a0e      	ldr	r2, [pc, #56]	; (80010b4 <HAL_MspInit+0x5c>)
 800107c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001080:	61d3      	str	r3, [r2, #28]
 8001082:	4b0c      	ldr	r3, [pc, #48]	; (80010b4 <HAL_MspInit+0x5c>)
 8001084:	69db      	ldr	r3, [r3, #28]
 8001086:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800108a:	607b      	str	r3, [r7, #4]
 800108c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 800108e:	4b0a      	ldr	r3, [pc, #40]	; (80010b8 <HAL_MspInit+0x60>)
 8001090:	685b      	ldr	r3, [r3, #4]
 8001092:	60fb      	str	r3, [r7, #12]
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800109a:	60fb      	str	r3, [r7, #12]
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80010a2:	60fb      	str	r3, [r7, #12]
 80010a4:	4a04      	ldr	r2, [pc, #16]	; (80010b8 <HAL_MspInit+0x60>)
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010aa:	bf00      	nop
 80010ac:	3714      	adds	r7, #20
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bc80      	pop	{r7}
 80010b2:	4770      	bx	lr
 80010b4:	40021000 	.word	0x40021000
 80010b8:	40010000 	.word	0x40010000

080010bc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b088      	sub	sp, #32
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010c4:	f107 0310 	add.w	r3, r7, #16
 80010c8:	2200      	movs	r2, #0
 80010ca:	601a      	str	r2, [r3, #0]
 80010cc:	605a      	str	r2, [r3, #4]
 80010ce:	609a      	str	r2, [r3, #8]
 80010d0:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	4a14      	ldr	r2, [pc, #80]	; (8001128 <HAL_ADC_MspInit+0x6c>)
 80010d8:	4293      	cmp	r3, r2
 80010da:	d121      	bne.n	8001120 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80010dc:	4b13      	ldr	r3, [pc, #76]	; (800112c <HAL_ADC_MspInit+0x70>)
 80010de:	699b      	ldr	r3, [r3, #24]
 80010e0:	4a12      	ldr	r2, [pc, #72]	; (800112c <HAL_ADC_MspInit+0x70>)
 80010e2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80010e6:	6193      	str	r3, [r2, #24]
 80010e8:	4b10      	ldr	r3, [pc, #64]	; (800112c <HAL_ADC_MspInit+0x70>)
 80010ea:	699b      	ldr	r3, [r3, #24]
 80010ec:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80010f0:	60fb      	str	r3, [r7, #12]
 80010f2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010f4:	4b0d      	ldr	r3, [pc, #52]	; (800112c <HAL_ADC_MspInit+0x70>)
 80010f6:	699b      	ldr	r3, [r3, #24]
 80010f8:	4a0c      	ldr	r2, [pc, #48]	; (800112c <HAL_ADC_MspInit+0x70>)
 80010fa:	f043 0304 	orr.w	r3, r3, #4
 80010fe:	6193      	str	r3, [r2, #24]
 8001100:	4b0a      	ldr	r3, [pc, #40]	; (800112c <HAL_ADC_MspInit+0x70>)
 8001102:	699b      	ldr	r3, [r3, #24]
 8001104:	f003 0304 	and.w	r3, r3, #4
 8001108:	60bb      	str	r3, [r7, #8]
 800110a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800110c:	2302      	movs	r3, #2
 800110e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001110:	2303      	movs	r3, #3
 8001112:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001114:	f107 0310 	add.w	r3, r7, #16
 8001118:	4619      	mov	r1, r3
 800111a:	4805      	ldr	r0, [pc, #20]	; (8001130 <HAL_ADC_MspInit+0x74>)
 800111c:	f000 fefe 	bl	8001f1c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001120:	bf00      	nop
 8001122:	3720      	adds	r7, #32
 8001124:	46bd      	mov	sp, r7
 8001126:	bd80      	pop	{r7, pc}
 8001128:	40012400 	.word	0x40012400
 800112c:	40021000 	.word	0x40021000
 8001130:	40010800 	.word	0x40010800

08001134 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b088      	sub	sp, #32
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800113c:	f107 0310 	add.w	r3, r7, #16
 8001140:	2200      	movs	r2, #0
 8001142:	601a      	str	r2, [r3, #0]
 8001144:	605a      	str	r2, [r3, #4]
 8001146:	609a      	str	r2, [r3, #8]
 8001148:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	4a1b      	ldr	r2, [pc, #108]	; (80011bc <HAL_UART_MspInit+0x88>)
 8001150:	4293      	cmp	r3, r2
 8001152:	d12f      	bne.n	80011b4 <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001154:	4b1a      	ldr	r3, [pc, #104]	; (80011c0 <HAL_UART_MspInit+0x8c>)
 8001156:	69db      	ldr	r3, [r3, #28]
 8001158:	4a19      	ldr	r2, [pc, #100]	; (80011c0 <HAL_UART_MspInit+0x8c>)
 800115a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800115e:	61d3      	str	r3, [r2, #28]
 8001160:	4b17      	ldr	r3, [pc, #92]	; (80011c0 <HAL_UART_MspInit+0x8c>)
 8001162:	69db      	ldr	r3, [r3, #28]
 8001164:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001168:	60fb      	str	r3, [r7, #12]
 800116a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800116c:	4b14      	ldr	r3, [pc, #80]	; (80011c0 <HAL_UART_MspInit+0x8c>)
 800116e:	699b      	ldr	r3, [r3, #24]
 8001170:	4a13      	ldr	r2, [pc, #76]	; (80011c0 <HAL_UART_MspInit+0x8c>)
 8001172:	f043 0304 	orr.w	r3, r3, #4
 8001176:	6193      	str	r3, [r2, #24]
 8001178:	4b11      	ldr	r3, [pc, #68]	; (80011c0 <HAL_UART_MspInit+0x8c>)
 800117a:	699b      	ldr	r3, [r3, #24]
 800117c:	f003 0304 	and.w	r3, r3, #4
 8001180:	60bb      	str	r3, [r7, #8]
 8001182:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001184:	2304      	movs	r3, #4
 8001186:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001188:	2302      	movs	r3, #2
 800118a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800118c:	2303      	movs	r3, #3
 800118e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001190:	f107 0310 	add.w	r3, r7, #16
 8001194:	4619      	mov	r1, r3
 8001196:	480b      	ldr	r0, [pc, #44]	; (80011c4 <HAL_UART_MspInit+0x90>)
 8001198:	f000 fec0 	bl	8001f1c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800119c:	2308      	movs	r3, #8
 800119e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011a0:	2300      	movs	r3, #0
 80011a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a4:	2300      	movs	r3, #0
 80011a6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011a8:	f107 0310 	add.w	r3, r7, #16
 80011ac:	4619      	mov	r1, r3
 80011ae:	4805      	ldr	r0, [pc, #20]	; (80011c4 <HAL_UART_MspInit+0x90>)
 80011b0:	f000 feb4 	bl	8001f1c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80011b4:	bf00      	nop
 80011b6:	3720      	adds	r7, #32
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}
 80011bc:	40004400 	.word	0x40004400
 80011c0:	40021000 	.word	0x40021000
 80011c4:	40010800 	.word	0x40010800

080011c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011c8:	b480      	push	{r7}
 80011ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80011cc:	e7fe      	b.n	80011cc <NMI_Handler+0x4>

080011ce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011ce:	b480      	push	{r7}
 80011d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011d2:	e7fe      	b.n	80011d2 <HardFault_Handler+0x4>

080011d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011d4:	b480      	push	{r7}
 80011d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011d8:	e7fe      	b.n	80011d8 <MemManage_Handler+0x4>

080011da <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011da:	b480      	push	{r7}
 80011dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011de:	e7fe      	b.n	80011de <BusFault_Handler+0x4>

080011e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011e0:	b480      	push	{r7}
 80011e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011e4:	e7fe      	b.n	80011e4 <UsageFault_Handler+0x4>

080011e6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011e6:	b480      	push	{r7}
 80011e8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80011ea:	bf00      	nop
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bc80      	pop	{r7}
 80011f0:	4770      	bx	lr

080011f2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011f2:	b480      	push	{r7}
 80011f4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011f6:	bf00      	nop
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bc80      	pop	{r7}
 80011fc:	4770      	bx	lr

080011fe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011fe:	b480      	push	{r7}
 8001200:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001202:	bf00      	nop
 8001204:	46bd      	mov	sp, r7
 8001206:	bc80      	pop	{r7}
 8001208:	4770      	bx	lr

0800120a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800120a:	b580      	push	{r7, lr}
 800120c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800120e:	f000 f935 	bl	800147c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001212:	bf00      	nop
 8001214:	bd80      	pop	{r7, pc}

08001216 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001216:	b480      	push	{r7}
 8001218:	af00      	add	r7, sp, #0
	return 1;
 800121a:	2301      	movs	r3, #1
}
 800121c:	4618      	mov	r0, r3
 800121e:	46bd      	mov	sp, r7
 8001220:	bc80      	pop	{r7}
 8001222:	4770      	bx	lr

08001224 <_kill>:

int _kill(int pid, int sig)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b082      	sub	sp, #8
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
 800122c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800122e:	f001 ff41 	bl	80030b4 <__errno>
 8001232:	4603      	mov	r3, r0
 8001234:	2216      	movs	r2, #22
 8001236:	601a      	str	r2, [r3, #0]
	return -1;
 8001238:	f04f 33ff 	mov.w	r3, #4294967295
}
 800123c:	4618      	mov	r0, r3
 800123e:	3708      	adds	r7, #8
 8001240:	46bd      	mov	sp, r7
 8001242:	bd80      	pop	{r7, pc}

08001244 <_exit>:

void _exit (int status)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b082      	sub	sp, #8
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800124c:	f04f 31ff 	mov.w	r1, #4294967295
 8001250:	6878      	ldr	r0, [r7, #4]
 8001252:	f7ff ffe7 	bl	8001224 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001256:	e7fe      	b.n	8001256 <_exit+0x12>

08001258 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b086      	sub	sp, #24
 800125c:	af00      	add	r7, sp, #0
 800125e:	60f8      	str	r0, [r7, #12]
 8001260:	60b9      	str	r1, [r7, #8]
 8001262:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001264:	2300      	movs	r3, #0
 8001266:	617b      	str	r3, [r7, #20]
 8001268:	e00a      	b.n	8001280 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800126a:	f3af 8000 	nop.w
 800126e:	4601      	mov	r1, r0
 8001270:	68bb      	ldr	r3, [r7, #8]
 8001272:	1c5a      	adds	r2, r3, #1
 8001274:	60ba      	str	r2, [r7, #8]
 8001276:	b2ca      	uxtb	r2, r1
 8001278:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800127a:	697b      	ldr	r3, [r7, #20]
 800127c:	3301      	adds	r3, #1
 800127e:	617b      	str	r3, [r7, #20]
 8001280:	697a      	ldr	r2, [r7, #20]
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	429a      	cmp	r2, r3
 8001286:	dbf0      	blt.n	800126a <_read+0x12>
	}

return len;
 8001288:	687b      	ldr	r3, [r7, #4]
}
 800128a:	4618      	mov	r0, r3
 800128c:	3718      	adds	r7, #24
 800128e:	46bd      	mov	sp, r7
 8001290:	bd80      	pop	{r7, pc}

08001292 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001292:	b580      	push	{r7, lr}
 8001294:	b086      	sub	sp, #24
 8001296:	af00      	add	r7, sp, #0
 8001298:	60f8      	str	r0, [r7, #12]
 800129a:	60b9      	str	r1, [r7, #8]
 800129c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800129e:	2300      	movs	r3, #0
 80012a0:	617b      	str	r3, [r7, #20]
 80012a2:	e009      	b.n	80012b8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80012a4:	68bb      	ldr	r3, [r7, #8]
 80012a6:	1c5a      	adds	r2, r3, #1
 80012a8:	60ba      	str	r2, [r7, #8]
 80012aa:	781b      	ldrb	r3, [r3, #0]
 80012ac:	4618      	mov	r0, r3
 80012ae:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012b2:	697b      	ldr	r3, [r7, #20]
 80012b4:	3301      	adds	r3, #1
 80012b6:	617b      	str	r3, [r7, #20]
 80012b8:	697a      	ldr	r2, [r7, #20]
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	429a      	cmp	r2, r3
 80012be:	dbf1      	blt.n	80012a4 <_write+0x12>
	}
	return len;
 80012c0:	687b      	ldr	r3, [r7, #4]
}
 80012c2:	4618      	mov	r0, r3
 80012c4:	3718      	adds	r7, #24
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bd80      	pop	{r7, pc}

080012ca <_close>:

int _close(int file)
{
 80012ca:	b480      	push	{r7}
 80012cc:	b083      	sub	sp, #12
 80012ce:	af00      	add	r7, sp, #0
 80012d0:	6078      	str	r0, [r7, #4]
	return -1;
 80012d2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80012d6:	4618      	mov	r0, r3
 80012d8:	370c      	adds	r7, #12
 80012da:	46bd      	mov	sp, r7
 80012dc:	bc80      	pop	{r7}
 80012de:	4770      	bx	lr

080012e0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80012e0:	b480      	push	{r7}
 80012e2:	b083      	sub	sp, #12
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
 80012e8:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80012f0:	605a      	str	r2, [r3, #4]
	return 0;
 80012f2:	2300      	movs	r3, #0
}
 80012f4:	4618      	mov	r0, r3
 80012f6:	370c      	adds	r7, #12
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bc80      	pop	{r7}
 80012fc:	4770      	bx	lr

080012fe <_isatty>:

int _isatty(int file)
{
 80012fe:	b480      	push	{r7}
 8001300:	b083      	sub	sp, #12
 8001302:	af00      	add	r7, sp, #0
 8001304:	6078      	str	r0, [r7, #4]
	return 1;
 8001306:	2301      	movs	r3, #1
}
 8001308:	4618      	mov	r0, r3
 800130a:	370c      	adds	r7, #12
 800130c:	46bd      	mov	sp, r7
 800130e:	bc80      	pop	{r7}
 8001310:	4770      	bx	lr

08001312 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001312:	b480      	push	{r7}
 8001314:	b085      	sub	sp, #20
 8001316:	af00      	add	r7, sp, #0
 8001318:	60f8      	str	r0, [r7, #12]
 800131a:	60b9      	str	r1, [r7, #8]
 800131c:	607a      	str	r2, [r7, #4]
	return 0;
 800131e:	2300      	movs	r3, #0
}
 8001320:	4618      	mov	r0, r3
 8001322:	3714      	adds	r7, #20
 8001324:	46bd      	mov	sp, r7
 8001326:	bc80      	pop	{r7}
 8001328:	4770      	bx	lr
	...

0800132c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b086      	sub	sp, #24
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001334:	4a14      	ldr	r2, [pc, #80]	; (8001388 <_sbrk+0x5c>)
 8001336:	4b15      	ldr	r3, [pc, #84]	; (800138c <_sbrk+0x60>)
 8001338:	1ad3      	subs	r3, r2, r3
 800133a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800133c:	697b      	ldr	r3, [r7, #20]
 800133e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001340:	4b13      	ldr	r3, [pc, #76]	; (8001390 <_sbrk+0x64>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	2b00      	cmp	r3, #0
 8001346:	d102      	bne.n	800134e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001348:	4b11      	ldr	r3, [pc, #68]	; (8001390 <_sbrk+0x64>)
 800134a:	4a12      	ldr	r2, [pc, #72]	; (8001394 <_sbrk+0x68>)
 800134c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800134e:	4b10      	ldr	r3, [pc, #64]	; (8001390 <_sbrk+0x64>)
 8001350:	681a      	ldr	r2, [r3, #0]
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	4413      	add	r3, r2
 8001356:	693a      	ldr	r2, [r7, #16]
 8001358:	429a      	cmp	r2, r3
 800135a:	d207      	bcs.n	800136c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800135c:	f001 feaa 	bl	80030b4 <__errno>
 8001360:	4603      	mov	r3, r0
 8001362:	220c      	movs	r2, #12
 8001364:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001366:	f04f 33ff 	mov.w	r3, #4294967295
 800136a:	e009      	b.n	8001380 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800136c:	4b08      	ldr	r3, [pc, #32]	; (8001390 <_sbrk+0x64>)
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001372:	4b07      	ldr	r3, [pc, #28]	; (8001390 <_sbrk+0x64>)
 8001374:	681a      	ldr	r2, [r3, #0]
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	4413      	add	r3, r2
 800137a:	4a05      	ldr	r2, [pc, #20]	; (8001390 <_sbrk+0x64>)
 800137c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800137e:	68fb      	ldr	r3, [r7, #12]
}
 8001380:	4618      	mov	r0, r3
 8001382:	3718      	adds	r7, #24
 8001384:	46bd      	mov	sp, r7
 8001386:	bd80      	pop	{r7, pc}
 8001388:	20005000 	.word	0x20005000
 800138c:	00000400 	.word	0x00000400
 8001390:	2000028c 	.word	0x2000028c
 8001394:	200002a8 	.word	0x200002a8

08001398 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001398:	b480      	push	{r7}
 800139a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800139c:	bf00      	nop
 800139e:	46bd      	mov	sp, r7
 80013a0:	bc80      	pop	{r7}
 80013a2:	4770      	bx	lr

080013a4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80013a4:	480c      	ldr	r0, [pc, #48]	; (80013d8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80013a6:	490d      	ldr	r1, [pc, #52]	; (80013dc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80013a8:	4a0d      	ldr	r2, [pc, #52]	; (80013e0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80013aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013ac:	e002      	b.n	80013b4 <LoopCopyDataInit>

080013ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013b2:	3304      	adds	r3, #4

080013b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013b8:	d3f9      	bcc.n	80013ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013ba:	4a0a      	ldr	r2, [pc, #40]	; (80013e4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80013bc:	4c0a      	ldr	r4, [pc, #40]	; (80013e8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80013be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013c0:	e001      	b.n	80013c6 <LoopFillZerobss>

080013c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013c4:	3204      	adds	r2, #4

080013c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013c8:	d3fb      	bcc.n	80013c2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80013ca:	f7ff ffe5 	bl	8001398 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80013ce:	f001 fe77 	bl	80030c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80013d2:	f7ff fd11 	bl	8000df8 <main>
  bx lr
 80013d6:	4770      	bx	lr
  ldr r0, =_sdata
 80013d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80013dc:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 80013e0:	08007e84 	.word	0x08007e84
  ldr r2, =_sbss
 80013e4:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 80013e8:	200002a4 	.word	0x200002a4

080013ec <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80013ec:	e7fe      	b.n	80013ec <ADC1_2_IRQHandler>
	...

080013f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80013f4:	4b08      	ldr	r3, [pc, #32]	; (8001418 <HAL_Init+0x28>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	4a07      	ldr	r2, [pc, #28]	; (8001418 <HAL_Init+0x28>)
 80013fa:	f043 0310 	orr.w	r3, r3, #16
 80013fe:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001400:	2003      	movs	r0, #3
 8001402:	f000 fd57 	bl	8001eb4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001406:	200f      	movs	r0, #15
 8001408:	f000 f808 	bl	800141c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800140c:	f7ff fe24 	bl	8001058 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001410:	2300      	movs	r3, #0
}
 8001412:	4618      	mov	r0, r3
 8001414:	bd80      	pop	{r7, pc}
 8001416:	bf00      	nop
 8001418:	40022000 	.word	0x40022000

0800141c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b082      	sub	sp, #8
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001424:	4b12      	ldr	r3, [pc, #72]	; (8001470 <HAL_InitTick+0x54>)
 8001426:	681a      	ldr	r2, [r3, #0]
 8001428:	4b12      	ldr	r3, [pc, #72]	; (8001474 <HAL_InitTick+0x58>)
 800142a:	781b      	ldrb	r3, [r3, #0]
 800142c:	4619      	mov	r1, r3
 800142e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001432:	fbb3 f3f1 	udiv	r3, r3, r1
 8001436:	fbb2 f3f3 	udiv	r3, r2, r3
 800143a:	4618      	mov	r0, r3
 800143c:	f000 fd61 	bl	8001f02 <HAL_SYSTICK_Config>
 8001440:	4603      	mov	r3, r0
 8001442:	2b00      	cmp	r3, #0
 8001444:	d001      	beq.n	800144a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001446:	2301      	movs	r3, #1
 8001448:	e00e      	b.n	8001468 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	2b0f      	cmp	r3, #15
 800144e:	d80a      	bhi.n	8001466 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001450:	2200      	movs	r2, #0
 8001452:	6879      	ldr	r1, [r7, #4]
 8001454:	f04f 30ff 	mov.w	r0, #4294967295
 8001458:	f000 fd37 	bl	8001eca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800145c:	4a06      	ldr	r2, [pc, #24]	; (8001478 <HAL_InitTick+0x5c>)
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001462:	2300      	movs	r3, #0
 8001464:	e000      	b.n	8001468 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001466:	2301      	movs	r3, #1
}
 8001468:	4618      	mov	r0, r3
 800146a:	3708      	adds	r7, #8
 800146c:	46bd      	mov	sp, r7
 800146e:	bd80      	pop	{r7, pc}
 8001470:	20000000 	.word	0x20000000
 8001474:	20000008 	.word	0x20000008
 8001478:	20000004 	.word	0x20000004

0800147c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800147c:	b480      	push	{r7}
 800147e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001480:	4b05      	ldr	r3, [pc, #20]	; (8001498 <HAL_IncTick+0x1c>)
 8001482:	781b      	ldrb	r3, [r3, #0]
 8001484:	461a      	mov	r2, r3
 8001486:	4b05      	ldr	r3, [pc, #20]	; (800149c <HAL_IncTick+0x20>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	4413      	add	r3, r2
 800148c:	4a03      	ldr	r2, [pc, #12]	; (800149c <HAL_IncTick+0x20>)
 800148e:	6013      	str	r3, [r2, #0]
}
 8001490:	bf00      	nop
 8001492:	46bd      	mov	sp, r7
 8001494:	bc80      	pop	{r7}
 8001496:	4770      	bx	lr
 8001498:	20000008 	.word	0x20000008
 800149c:	20000290 	.word	0x20000290

080014a0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014a0:	b480      	push	{r7}
 80014a2:	af00      	add	r7, sp, #0
  return uwTick;
 80014a4:	4b02      	ldr	r3, [pc, #8]	; (80014b0 <HAL_GetTick+0x10>)
 80014a6:	681b      	ldr	r3, [r3, #0]
}
 80014a8:	4618      	mov	r0, r3
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bc80      	pop	{r7}
 80014ae:	4770      	bx	lr
 80014b0:	20000290 	.word	0x20000290

080014b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b084      	sub	sp, #16
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80014bc:	f7ff fff0 	bl	80014a0 <HAL_GetTick>
 80014c0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014cc:	d005      	beq.n	80014da <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80014ce:	4b0a      	ldr	r3, [pc, #40]	; (80014f8 <HAL_Delay+0x44>)
 80014d0:	781b      	ldrb	r3, [r3, #0]
 80014d2:	461a      	mov	r2, r3
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	4413      	add	r3, r2
 80014d8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80014da:	bf00      	nop
 80014dc:	f7ff ffe0 	bl	80014a0 <HAL_GetTick>
 80014e0:	4602      	mov	r2, r0
 80014e2:	68bb      	ldr	r3, [r7, #8]
 80014e4:	1ad3      	subs	r3, r2, r3
 80014e6:	68fa      	ldr	r2, [r7, #12]
 80014e8:	429a      	cmp	r2, r3
 80014ea:	d8f7      	bhi.n	80014dc <HAL_Delay+0x28>
  {
  }
}
 80014ec:	bf00      	nop
 80014ee:	bf00      	nop
 80014f0:	3710      	adds	r7, #16
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bd80      	pop	{r7, pc}
 80014f6:	bf00      	nop
 80014f8:	20000008 	.word	0x20000008

080014fc <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b086      	sub	sp, #24
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001504:	2300      	movs	r3, #0
 8001506:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001508:	2300      	movs	r3, #0
 800150a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 800150c:	2300      	movs	r3, #0
 800150e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001510:	2300      	movs	r3, #0
 8001512:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	2b00      	cmp	r3, #0
 8001518:	d101      	bne.n	800151e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800151a:	2301      	movs	r3, #1
 800151c:	e0be      	b.n	800169c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	689b      	ldr	r3, [r3, #8]
 8001522:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001528:	2b00      	cmp	r3, #0
 800152a:	d109      	bne.n	8001540 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	2200      	movs	r2, #0
 8001530:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	2200      	movs	r2, #0
 8001536:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800153a:	6878      	ldr	r0, [r7, #4]
 800153c:	f7ff fdbe 	bl	80010bc <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001540:	6878      	ldr	r0, [r7, #4]
 8001542:	f000 fbc5 	bl	8001cd0 <ADC_ConversionStop_Disable>
 8001546:	4603      	mov	r3, r0
 8001548:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800154e:	f003 0310 	and.w	r3, r3, #16
 8001552:	2b00      	cmp	r3, #0
 8001554:	f040 8099 	bne.w	800168a <HAL_ADC_Init+0x18e>
 8001558:	7dfb      	ldrb	r3, [r7, #23]
 800155a:	2b00      	cmp	r3, #0
 800155c:	f040 8095 	bne.w	800168a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001564:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001568:	f023 0302 	bic.w	r3, r3, #2
 800156c:	f043 0202 	orr.w	r2, r3, #2
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800157c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	7b1b      	ldrb	r3, [r3, #12]
 8001582:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001584:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001586:	68ba      	ldr	r2, [r7, #8]
 8001588:	4313      	orrs	r3, r2
 800158a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	689b      	ldr	r3, [r3, #8]
 8001590:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001594:	d003      	beq.n	800159e <HAL_ADC_Init+0xa2>
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	689b      	ldr	r3, [r3, #8]
 800159a:	2b01      	cmp	r3, #1
 800159c:	d102      	bne.n	80015a4 <HAL_ADC_Init+0xa8>
 800159e:	f44f 7380 	mov.w	r3, #256	; 0x100
 80015a2:	e000      	b.n	80015a6 <HAL_ADC_Init+0xaa>
 80015a4:	2300      	movs	r3, #0
 80015a6:	693a      	ldr	r2, [r7, #16]
 80015a8:	4313      	orrs	r3, r2
 80015aa:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	7d1b      	ldrb	r3, [r3, #20]
 80015b0:	2b01      	cmp	r3, #1
 80015b2:	d119      	bne.n	80015e8 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	7b1b      	ldrb	r3, [r3, #12]
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d109      	bne.n	80015d0 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	699b      	ldr	r3, [r3, #24]
 80015c0:	3b01      	subs	r3, #1
 80015c2:	035a      	lsls	r2, r3, #13
 80015c4:	693b      	ldr	r3, [r7, #16]
 80015c6:	4313      	orrs	r3, r2
 80015c8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80015cc:	613b      	str	r3, [r7, #16]
 80015ce:	e00b      	b.n	80015e8 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015d4:	f043 0220 	orr.w	r2, r3, #32
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015e0:	f043 0201 	orr.w	r2, r3, #1
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	685b      	ldr	r3, [r3, #4]
 80015ee:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	693a      	ldr	r2, [r7, #16]
 80015f8:	430a      	orrs	r2, r1
 80015fa:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	689a      	ldr	r2, [r3, #8]
 8001602:	4b28      	ldr	r3, [pc, #160]	; (80016a4 <HAL_ADC_Init+0x1a8>)
 8001604:	4013      	ands	r3, r2
 8001606:	687a      	ldr	r2, [r7, #4]
 8001608:	6812      	ldr	r2, [r2, #0]
 800160a:	68b9      	ldr	r1, [r7, #8]
 800160c:	430b      	orrs	r3, r1
 800160e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	689b      	ldr	r3, [r3, #8]
 8001614:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001618:	d003      	beq.n	8001622 <HAL_ADC_Init+0x126>
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	689b      	ldr	r3, [r3, #8]
 800161e:	2b01      	cmp	r3, #1
 8001620:	d104      	bne.n	800162c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	691b      	ldr	r3, [r3, #16]
 8001626:	3b01      	subs	r3, #1
 8001628:	051b      	lsls	r3, r3, #20
 800162a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001632:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	68fa      	ldr	r2, [r7, #12]
 800163c:	430a      	orrs	r2, r1
 800163e:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	689a      	ldr	r2, [r3, #8]
 8001646:	4b18      	ldr	r3, [pc, #96]	; (80016a8 <HAL_ADC_Init+0x1ac>)
 8001648:	4013      	ands	r3, r2
 800164a:	68ba      	ldr	r2, [r7, #8]
 800164c:	429a      	cmp	r2, r3
 800164e:	d10b      	bne.n	8001668 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	2200      	movs	r2, #0
 8001654:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800165a:	f023 0303 	bic.w	r3, r3, #3
 800165e:	f043 0201 	orr.w	r2, r3, #1
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001666:	e018      	b.n	800169a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800166c:	f023 0312 	bic.w	r3, r3, #18
 8001670:	f043 0210 	orr.w	r2, r3, #16
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800167c:	f043 0201 	orr.w	r2, r3, #1
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001684:	2301      	movs	r3, #1
 8001686:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001688:	e007      	b.n	800169a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800168e:	f043 0210 	orr.w	r2, r3, #16
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001696:	2301      	movs	r3, #1
 8001698:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800169a:	7dfb      	ldrb	r3, [r7, #23]
}
 800169c:	4618      	mov	r0, r3
 800169e:	3718      	adds	r7, #24
 80016a0:	46bd      	mov	sp, r7
 80016a2:	bd80      	pop	{r7, pc}
 80016a4:	ffe1f7fd 	.word	0xffe1f7fd
 80016a8:	ff1f0efe 	.word	0xff1f0efe

080016ac <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b084      	sub	sp, #16
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80016b4:	2300      	movs	r3, #0
 80016b6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80016be:	2b01      	cmp	r3, #1
 80016c0:	d101      	bne.n	80016c6 <HAL_ADC_Start+0x1a>
 80016c2:	2302      	movs	r3, #2
 80016c4:	e098      	b.n	80017f8 <HAL_ADC_Start+0x14c>
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	2201      	movs	r2, #1
 80016ca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80016ce:	6878      	ldr	r0, [r7, #4]
 80016d0:	f000 faa4 	bl	8001c1c <ADC_Enable>
 80016d4:	4603      	mov	r3, r0
 80016d6:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80016d8:	7bfb      	ldrb	r3, [r7, #15]
 80016da:	2b00      	cmp	r3, #0
 80016dc:	f040 8087 	bne.w	80017ee <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80016e8:	f023 0301 	bic.w	r3, r3, #1
 80016ec:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	4a41      	ldr	r2, [pc, #260]	; (8001800 <HAL_ADC_Start+0x154>)
 80016fa:	4293      	cmp	r3, r2
 80016fc:	d105      	bne.n	800170a <HAL_ADC_Start+0x5e>
 80016fe:	4b41      	ldr	r3, [pc, #260]	; (8001804 <HAL_ADC_Start+0x158>)
 8001700:	685b      	ldr	r3, [r3, #4]
 8001702:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001706:	2b00      	cmp	r3, #0
 8001708:	d115      	bne.n	8001736 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800170e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	685b      	ldr	r3, [r3, #4]
 800171c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001720:	2b00      	cmp	r3, #0
 8001722:	d026      	beq.n	8001772 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001728:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800172c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001734:	e01d      	b.n	8001772 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800173a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	4a2f      	ldr	r2, [pc, #188]	; (8001804 <HAL_ADC_Start+0x158>)
 8001748:	4293      	cmp	r3, r2
 800174a:	d004      	beq.n	8001756 <HAL_ADC_Start+0xaa>
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	4a2b      	ldr	r2, [pc, #172]	; (8001800 <HAL_ADC_Start+0x154>)
 8001752:	4293      	cmp	r3, r2
 8001754:	d10d      	bne.n	8001772 <HAL_ADC_Start+0xc6>
 8001756:	4b2b      	ldr	r3, [pc, #172]	; (8001804 <HAL_ADC_Start+0x158>)
 8001758:	685b      	ldr	r3, [r3, #4]
 800175a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800175e:	2b00      	cmp	r3, #0
 8001760:	d007      	beq.n	8001772 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001766:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800176a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001776:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800177a:	2b00      	cmp	r3, #0
 800177c:	d006      	beq.n	800178c <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001782:	f023 0206 	bic.w	r2, r3, #6
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	62da      	str	r2, [r3, #44]	; 0x2c
 800178a:	e002      	b.n	8001792 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	2200      	movs	r2, #0
 8001790:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	2200      	movs	r2, #0
 8001796:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	f06f 0202 	mvn.w	r2, #2
 80017a2:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	689b      	ldr	r3, [r3, #8]
 80017aa:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80017ae:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80017b2:	d113      	bne.n	80017dc <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80017b8:	4a11      	ldr	r2, [pc, #68]	; (8001800 <HAL_ADC_Start+0x154>)
 80017ba:	4293      	cmp	r3, r2
 80017bc:	d105      	bne.n	80017ca <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80017be:	4b11      	ldr	r3, [pc, #68]	; (8001804 <HAL_ADC_Start+0x158>)
 80017c0:	685b      	ldr	r3, [r3, #4]
 80017c2:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d108      	bne.n	80017dc <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	689a      	ldr	r2, [r3, #8]
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80017d8:	609a      	str	r2, [r3, #8]
 80017da:	e00c      	b.n	80017f6 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	689a      	ldr	r2, [r3, #8]
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80017ea:	609a      	str	r2, [r3, #8]
 80017ec:	e003      	b.n	80017f6 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	2200      	movs	r2, #0
 80017f2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 80017f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80017f8:	4618      	mov	r0, r3
 80017fa:	3710      	adds	r7, #16
 80017fc:	46bd      	mov	sp, r7
 80017fe:	bd80      	pop	{r7, pc}
 8001800:	40012800 	.word	0x40012800
 8001804:	40012400 	.word	0x40012400

08001808 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001808:	b590      	push	{r4, r7, lr}
 800180a:	b087      	sub	sp, #28
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
 8001810:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001812:	2300      	movs	r3, #0
 8001814:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8001816:	2300      	movs	r3, #0
 8001818:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 800181a:	2300      	movs	r3, #0
 800181c:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 800181e:	f7ff fe3f 	bl	80014a0 <HAL_GetTick>
 8001822:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	689b      	ldr	r3, [r3, #8]
 800182a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800182e:	2b00      	cmp	r3, #0
 8001830:	d00b      	beq.n	800184a <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001836:	f043 0220 	orr.w	r2, r3, #32
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	2200      	movs	r2, #0
 8001842:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 8001846:	2301      	movs	r3, #1
 8001848:	e0d3      	b.n	80019f2 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	685b      	ldr	r3, [r3, #4]
 8001850:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001854:	2b00      	cmp	r3, #0
 8001856:	d131      	bne.n	80018bc <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800185e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001862:	2b00      	cmp	r3, #0
 8001864:	d12a      	bne.n	80018bc <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001866:	e021      	b.n	80018ac <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001868:	683b      	ldr	r3, [r7, #0]
 800186a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800186e:	d01d      	beq.n	80018ac <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001870:	683b      	ldr	r3, [r7, #0]
 8001872:	2b00      	cmp	r3, #0
 8001874:	d007      	beq.n	8001886 <HAL_ADC_PollForConversion+0x7e>
 8001876:	f7ff fe13 	bl	80014a0 <HAL_GetTick>
 800187a:	4602      	mov	r2, r0
 800187c:	697b      	ldr	r3, [r7, #20]
 800187e:	1ad3      	subs	r3, r2, r3
 8001880:	683a      	ldr	r2, [r7, #0]
 8001882:	429a      	cmp	r2, r3
 8001884:	d212      	bcs.n	80018ac <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	f003 0302 	and.w	r3, r3, #2
 8001890:	2b00      	cmp	r3, #0
 8001892:	d10b      	bne.n	80018ac <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001898:	f043 0204 	orr.w	r2, r3, #4
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	2200      	movs	r2, #0
 80018a4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 80018a8:	2303      	movs	r3, #3
 80018aa:	e0a2      	b.n	80019f2 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	f003 0302 	and.w	r3, r3, #2
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d0d6      	beq.n	8001868 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80018ba:	e070      	b.n	800199e <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80018bc:	4b4f      	ldr	r3, [pc, #316]	; (80019fc <HAL_ADC_PollForConversion+0x1f4>)
 80018be:	681c      	ldr	r4, [r3, #0]
 80018c0:	2002      	movs	r0, #2
 80018c2:	f001 f97f 	bl	8002bc4 <HAL_RCCEx_GetPeriphCLKFreq>
 80018c6:	4603      	mov	r3, r0
 80018c8:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	6919      	ldr	r1, [r3, #16]
 80018d2:	4b4b      	ldr	r3, [pc, #300]	; (8001a00 <HAL_ADC_PollForConversion+0x1f8>)
 80018d4:	400b      	ands	r3, r1
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d118      	bne.n	800190c <HAL_ADC_PollForConversion+0x104>
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	68d9      	ldr	r1, [r3, #12]
 80018e0:	4b48      	ldr	r3, [pc, #288]	; (8001a04 <HAL_ADC_PollForConversion+0x1fc>)
 80018e2:	400b      	ands	r3, r1
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d111      	bne.n	800190c <HAL_ADC_PollForConversion+0x104>
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	6919      	ldr	r1, [r3, #16]
 80018ee:	4b46      	ldr	r3, [pc, #280]	; (8001a08 <HAL_ADC_PollForConversion+0x200>)
 80018f0:	400b      	ands	r3, r1
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d108      	bne.n	8001908 <HAL_ADC_PollForConversion+0x100>
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	68d9      	ldr	r1, [r3, #12]
 80018fc:	4b43      	ldr	r3, [pc, #268]	; (8001a0c <HAL_ADC_PollForConversion+0x204>)
 80018fe:	400b      	ands	r3, r1
 8001900:	2b00      	cmp	r3, #0
 8001902:	d101      	bne.n	8001908 <HAL_ADC_PollForConversion+0x100>
 8001904:	2314      	movs	r3, #20
 8001906:	e020      	b.n	800194a <HAL_ADC_PollForConversion+0x142>
 8001908:	2329      	movs	r3, #41	; 0x29
 800190a:	e01e      	b.n	800194a <HAL_ADC_PollForConversion+0x142>
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	6919      	ldr	r1, [r3, #16]
 8001912:	4b3d      	ldr	r3, [pc, #244]	; (8001a08 <HAL_ADC_PollForConversion+0x200>)
 8001914:	400b      	ands	r3, r1
 8001916:	2b00      	cmp	r3, #0
 8001918:	d106      	bne.n	8001928 <HAL_ADC_PollForConversion+0x120>
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	68d9      	ldr	r1, [r3, #12]
 8001920:	4b3a      	ldr	r3, [pc, #232]	; (8001a0c <HAL_ADC_PollForConversion+0x204>)
 8001922:	400b      	ands	r3, r1
 8001924:	2b00      	cmp	r3, #0
 8001926:	d00d      	beq.n	8001944 <HAL_ADC_PollForConversion+0x13c>
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	6919      	ldr	r1, [r3, #16]
 800192e:	4b38      	ldr	r3, [pc, #224]	; (8001a10 <HAL_ADC_PollForConversion+0x208>)
 8001930:	400b      	ands	r3, r1
 8001932:	2b00      	cmp	r3, #0
 8001934:	d108      	bne.n	8001948 <HAL_ADC_PollForConversion+0x140>
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	68d9      	ldr	r1, [r3, #12]
 800193c:	4b34      	ldr	r3, [pc, #208]	; (8001a10 <HAL_ADC_PollForConversion+0x208>)
 800193e:	400b      	ands	r3, r1
 8001940:	2b00      	cmp	r3, #0
 8001942:	d101      	bne.n	8001948 <HAL_ADC_PollForConversion+0x140>
 8001944:	2354      	movs	r3, #84	; 0x54
 8001946:	e000      	b.n	800194a <HAL_ADC_PollForConversion+0x142>
 8001948:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 800194a:	fb02 f303 	mul.w	r3, r2, r3
 800194e:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001950:	e021      	b.n	8001996 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001952:	683b      	ldr	r3, [r7, #0]
 8001954:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001958:	d01a      	beq.n	8001990 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800195a:	683b      	ldr	r3, [r7, #0]
 800195c:	2b00      	cmp	r3, #0
 800195e:	d007      	beq.n	8001970 <HAL_ADC_PollForConversion+0x168>
 8001960:	f7ff fd9e 	bl	80014a0 <HAL_GetTick>
 8001964:	4602      	mov	r2, r0
 8001966:	697b      	ldr	r3, [r7, #20]
 8001968:	1ad3      	subs	r3, r2, r3
 800196a:	683a      	ldr	r2, [r7, #0]
 800196c:	429a      	cmp	r2, r3
 800196e:	d20f      	bcs.n	8001990 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	693a      	ldr	r2, [r7, #16]
 8001974:	429a      	cmp	r2, r3
 8001976:	d90b      	bls.n	8001990 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800197c:	f043 0204 	orr.w	r2, r3, #4
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	2200      	movs	r2, #0
 8001988:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 800198c:	2303      	movs	r3, #3
 800198e:	e030      	b.n	80019f2 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	3301      	adds	r3, #1
 8001994:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	693a      	ldr	r2, [r7, #16]
 800199a:	429a      	cmp	r2, r3
 800199c:	d8d9      	bhi.n	8001952 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	f06f 0212 	mvn.w	r2, #18
 80019a6:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019ac:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	689b      	ldr	r3, [r3, #8]
 80019ba:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80019be:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80019c2:	d115      	bne.n	80019f0 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d111      	bne.n	80019f0 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019d0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019dc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d105      	bne.n	80019f0 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019e8:	f043 0201 	orr.w	r2, r3, #1
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80019f0:	2300      	movs	r3, #0
}
 80019f2:	4618      	mov	r0, r3
 80019f4:	371c      	adds	r7, #28
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd90      	pop	{r4, r7, pc}
 80019fa:	bf00      	nop
 80019fc:	20000000 	.word	0x20000000
 8001a00:	24924924 	.word	0x24924924
 8001a04:	00924924 	.word	0x00924924
 8001a08:	12492492 	.word	0x12492492
 8001a0c:	00492492 	.word	0x00492492
 8001a10:	00249249 	.word	0x00249249

08001a14 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001a14:	b480      	push	{r7}
 8001a16:	b083      	sub	sp, #12
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001a22:	4618      	mov	r0, r3
 8001a24:	370c      	adds	r7, #12
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bc80      	pop	{r7}
 8001a2a:	4770      	bx	lr

08001a2c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001a2c:	b480      	push	{r7}
 8001a2e:	b085      	sub	sp, #20
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
 8001a34:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a36:	2300      	movs	r3, #0
 8001a38:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001a44:	2b01      	cmp	r3, #1
 8001a46:	d101      	bne.n	8001a4c <HAL_ADC_ConfigChannel+0x20>
 8001a48:	2302      	movs	r3, #2
 8001a4a:	e0dc      	b.n	8001c06 <HAL_ADC_ConfigChannel+0x1da>
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	2201      	movs	r2, #1
 8001a50:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001a54:	683b      	ldr	r3, [r7, #0]
 8001a56:	685b      	ldr	r3, [r3, #4]
 8001a58:	2b06      	cmp	r3, #6
 8001a5a:	d81c      	bhi.n	8001a96 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001a62:	683b      	ldr	r3, [r7, #0]
 8001a64:	685a      	ldr	r2, [r3, #4]
 8001a66:	4613      	mov	r3, r2
 8001a68:	009b      	lsls	r3, r3, #2
 8001a6a:	4413      	add	r3, r2
 8001a6c:	3b05      	subs	r3, #5
 8001a6e:	221f      	movs	r2, #31
 8001a70:	fa02 f303 	lsl.w	r3, r2, r3
 8001a74:	43db      	mvns	r3, r3
 8001a76:	4019      	ands	r1, r3
 8001a78:	683b      	ldr	r3, [r7, #0]
 8001a7a:	6818      	ldr	r0, [r3, #0]
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	685a      	ldr	r2, [r3, #4]
 8001a80:	4613      	mov	r3, r2
 8001a82:	009b      	lsls	r3, r3, #2
 8001a84:	4413      	add	r3, r2
 8001a86:	3b05      	subs	r3, #5
 8001a88:	fa00 f203 	lsl.w	r2, r0, r3
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	430a      	orrs	r2, r1
 8001a92:	635a      	str	r2, [r3, #52]	; 0x34
 8001a94:	e03c      	b.n	8001b10 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001a96:	683b      	ldr	r3, [r7, #0]
 8001a98:	685b      	ldr	r3, [r3, #4]
 8001a9a:	2b0c      	cmp	r3, #12
 8001a9c:	d81c      	bhi.n	8001ad8 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001aa4:	683b      	ldr	r3, [r7, #0]
 8001aa6:	685a      	ldr	r2, [r3, #4]
 8001aa8:	4613      	mov	r3, r2
 8001aaa:	009b      	lsls	r3, r3, #2
 8001aac:	4413      	add	r3, r2
 8001aae:	3b23      	subs	r3, #35	; 0x23
 8001ab0:	221f      	movs	r2, #31
 8001ab2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab6:	43db      	mvns	r3, r3
 8001ab8:	4019      	ands	r1, r3
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	6818      	ldr	r0, [r3, #0]
 8001abe:	683b      	ldr	r3, [r7, #0]
 8001ac0:	685a      	ldr	r2, [r3, #4]
 8001ac2:	4613      	mov	r3, r2
 8001ac4:	009b      	lsls	r3, r3, #2
 8001ac6:	4413      	add	r3, r2
 8001ac8:	3b23      	subs	r3, #35	; 0x23
 8001aca:	fa00 f203 	lsl.w	r2, r0, r3
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	430a      	orrs	r2, r1
 8001ad4:	631a      	str	r2, [r3, #48]	; 0x30
 8001ad6:	e01b      	b.n	8001b10 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001ade:	683b      	ldr	r3, [r7, #0]
 8001ae0:	685a      	ldr	r2, [r3, #4]
 8001ae2:	4613      	mov	r3, r2
 8001ae4:	009b      	lsls	r3, r3, #2
 8001ae6:	4413      	add	r3, r2
 8001ae8:	3b41      	subs	r3, #65	; 0x41
 8001aea:	221f      	movs	r2, #31
 8001aec:	fa02 f303 	lsl.w	r3, r2, r3
 8001af0:	43db      	mvns	r3, r3
 8001af2:	4019      	ands	r1, r3
 8001af4:	683b      	ldr	r3, [r7, #0]
 8001af6:	6818      	ldr	r0, [r3, #0]
 8001af8:	683b      	ldr	r3, [r7, #0]
 8001afa:	685a      	ldr	r2, [r3, #4]
 8001afc:	4613      	mov	r3, r2
 8001afe:	009b      	lsls	r3, r3, #2
 8001b00:	4413      	add	r3, r2
 8001b02:	3b41      	subs	r3, #65	; 0x41
 8001b04:	fa00 f203 	lsl.w	r2, r0, r3
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	430a      	orrs	r2, r1
 8001b0e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	2b09      	cmp	r3, #9
 8001b16:	d91c      	bls.n	8001b52 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	68d9      	ldr	r1, [r3, #12]
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	681a      	ldr	r2, [r3, #0]
 8001b22:	4613      	mov	r3, r2
 8001b24:	005b      	lsls	r3, r3, #1
 8001b26:	4413      	add	r3, r2
 8001b28:	3b1e      	subs	r3, #30
 8001b2a:	2207      	movs	r2, #7
 8001b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b30:	43db      	mvns	r3, r3
 8001b32:	4019      	ands	r1, r3
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	6898      	ldr	r0, [r3, #8]
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	681a      	ldr	r2, [r3, #0]
 8001b3c:	4613      	mov	r3, r2
 8001b3e:	005b      	lsls	r3, r3, #1
 8001b40:	4413      	add	r3, r2
 8001b42:	3b1e      	subs	r3, #30
 8001b44:	fa00 f203 	lsl.w	r2, r0, r3
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	430a      	orrs	r2, r1
 8001b4e:	60da      	str	r2, [r3, #12]
 8001b50:	e019      	b.n	8001b86 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	6919      	ldr	r1, [r3, #16]
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	681a      	ldr	r2, [r3, #0]
 8001b5c:	4613      	mov	r3, r2
 8001b5e:	005b      	lsls	r3, r3, #1
 8001b60:	4413      	add	r3, r2
 8001b62:	2207      	movs	r2, #7
 8001b64:	fa02 f303 	lsl.w	r3, r2, r3
 8001b68:	43db      	mvns	r3, r3
 8001b6a:	4019      	ands	r1, r3
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	6898      	ldr	r0, [r3, #8]
 8001b70:	683b      	ldr	r3, [r7, #0]
 8001b72:	681a      	ldr	r2, [r3, #0]
 8001b74:	4613      	mov	r3, r2
 8001b76:	005b      	lsls	r3, r3, #1
 8001b78:	4413      	add	r3, r2
 8001b7a:	fa00 f203 	lsl.w	r2, r0, r3
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	430a      	orrs	r2, r1
 8001b84:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001b86:	683b      	ldr	r3, [r7, #0]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	2b10      	cmp	r3, #16
 8001b8c:	d003      	beq.n	8001b96 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001b8e:	683b      	ldr	r3, [r7, #0]
 8001b90:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001b92:	2b11      	cmp	r3, #17
 8001b94:	d132      	bne.n	8001bfc <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	4a1d      	ldr	r2, [pc, #116]	; (8001c10 <HAL_ADC_ConfigChannel+0x1e4>)
 8001b9c:	4293      	cmp	r3, r2
 8001b9e:	d125      	bne.n	8001bec <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	689b      	ldr	r3, [r3, #8]
 8001ba6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d126      	bne.n	8001bfc <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	689a      	ldr	r2, [r3, #8]
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001bbc:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	2b10      	cmp	r3, #16
 8001bc4:	d11a      	bne.n	8001bfc <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001bc6:	4b13      	ldr	r3, [pc, #76]	; (8001c14 <HAL_ADC_ConfigChannel+0x1e8>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	4a13      	ldr	r2, [pc, #76]	; (8001c18 <HAL_ADC_ConfigChannel+0x1ec>)
 8001bcc:	fba2 2303 	umull	r2, r3, r2, r3
 8001bd0:	0c9a      	lsrs	r2, r3, #18
 8001bd2:	4613      	mov	r3, r2
 8001bd4:	009b      	lsls	r3, r3, #2
 8001bd6:	4413      	add	r3, r2
 8001bd8:	005b      	lsls	r3, r3, #1
 8001bda:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001bdc:	e002      	b.n	8001be4 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001bde:	68bb      	ldr	r3, [r7, #8]
 8001be0:	3b01      	subs	r3, #1
 8001be2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001be4:	68bb      	ldr	r3, [r7, #8]
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d1f9      	bne.n	8001bde <HAL_ADC_ConfigChannel+0x1b2>
 8001bea:	e007      	b.n	8001bfc <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bf0:	f043 0220 	orr.w	r2, r3, #32
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001bf8:	2301      	movs	r3, #1
 8001bfa:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	2200      	movs	r2, #0
 8001c00:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001c04:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c06:	4618      	mov	r0, r3
 8001c08:	3714      	adds	r7, #20
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bc80      	pop	{r7}
 8001c0e:	4770      	bx	lr
 8001c10:	40012400 	.word	0x40012400
 8001c14:	20000000 	.word	0x20000000
 8001c18:	431bde83 	.word	0x431bde83

08001c1c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b084      	sub	sp, #16
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001c24:	2300      	movs	r3, #0
 8001c26:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	689b      	ldr	r3, [r3, #8]
 8001c32:	f003 0301 	and.w	r3, r3, #1
 8001c36:	2b01      	cmp	r3, #1
 8001c38:	d040      	beq.n	8001cbc <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	689a      	ldr	r2, [r3, #8]
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f042 0201 	orr.w	r2, r2, #1
 8001c48:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001c4a:	4b1f      	ldr	r3, [pc, #124]	; (8001cc8 <ADC_Enable+0xac>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	4a1f      	ldr	r2, [pc, #124]	; (8001ccc <ADC_Enable+0xb0>)
 8001c50:	fba2 2303 	umull	r2, r3, r2, r3
 8001c54:	0c9b      	lsrs	r3, r3, #18
 8001c56:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001c58:	e002      	b.n	8001c60 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8001c5a:	68bb      	ldr	r3, [r7, #8]
 8001c5c:	3b01      	subs	r3, #1
 8001c5e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001c60:	68bb      	ldr	r3, [r7, #8]
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d1f9      	bne.n	8001c5a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001c66:	f7ff fc1b 	bl	80014a0 <HAL_GetTick>
 8001c6a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001c6c:	e01f      	b.n	8001cae <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001c6e:	f7ff fc17 	bl	80014a0 <HAL_GetTick>
 8001c72:	4602      	mov	r2, r0
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	1ad3      	subs	r3, r2, r3
 8001c78:	2b02      	cmp	r3, #2
 8001c7a:	d918      	bls.n	8001cae <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	689b      	ldr	r3, [r3, #8]
 8001c82:	f003 0301 	and.w	r3, r3, #1
 8001c86:	2b01      	cmp	r3, #1
 8001c88:	d011      	beq.n	8001cae <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c8e:	f043 0210 	orr.w	r2, r3, #16
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c9a:	f043 0201 	orr.w	r2, r3, #1
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8001caa:	2301      	movs	r3, #1
 8001cac:	e007      	b.n	8001cbe <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	689b      	ldr	r3, [r3, #8]
 8001cb4:	f003 0301 	and.w	r3, r3, #1
 8001cb8:	2b01      	cmp	r3, #1
 8001cba:	d1d8      	bne.n	8001c6e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001cbc:	2300      	movs	r3, #0
}
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	3710      	adds	r7, #16
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}
 8001cc6:	bf00      	nop
 8001cc8:	20000000 	.word	0x20000000
 8001ccc:	431bde83 	.word	0x431bde83

08001cd0 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b084      	sub	sp, #16
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	689b      	ldr	r3, [r3, #8]
 8001ce2:	f003 0301 	and.w	r3, r3, #1
 8001ce6:	2b01      	cmp	r3, #1
 8001ce8:	d12e      	bne.n	8001d48 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	689a      	ldr	r2, [r3, #8]
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f022 0201 	bic.w	r2, r2, #1
 8001cf8:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001cfa:	f7ff fbd1 	bl	80014a0 <HAL_GetTick>
 8001cfe:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001d00:	e01b      	b.n	8001d3a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001d02:	f7ff fbcd 	bl	80014a0 <HAL_GetTick>
 8001d06:	4602      	mov	r2, r0
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	1ad3      	subs	r3, r2, r3
 8001d0c:	2b02      	cmp	r3, #2
 8001d0e:	d914      	bls.n	8001d3a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	689b      	ldr	r3, [r3, #8]
 8001d16:	f003 0301 	and.w	r3, r3, #1
 8001d1a:	2b01      	cmp	r3, #1
 8001d1c:	d10d      	bne.n	8001d3a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d22:	f043 0210 	orr.w	r2, r3, #16
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d2e:	f043 0201 	orr.w	r2, r3, #1
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8001d36:	2301      	movs	r3, #1
 8001d38:	e007      	b.n	8001d4a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	689b      	ldr	r3, [r3, #8]
 8001d40:	f003 0301 	and.w	r3, r3, #1
 8001d44:	2b01      	cmp	r3, #1
 8001d46:	d0dc      	beq.n	8001d02 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001d48:	2300      	movs	r3, #0
}
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	3710      	adds	r7, #16
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}
	...

08001d54 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d54:	b480      	push	{r7}
 8001d56:	b085      	sub	sp, #20
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	f003 0307 	and.w	r3, r3, #7
 8001d62:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d64:	4b0c      	ldr	r3, [pc, #48]	; (8001d98 <__NVIC_SetPriorityGrouping+0x44>)
 8001d66:	68db      	ldr	r3, [r3, #12]
 8001d68:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d6a:	68ba      	ldr	r2, [r7, #8]
 8001d6c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001d70:	4013      	ands	r3, r2
 8001d72:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d78:	68bb      	ldr	r3, [r7, #8]
 8001d7a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d7c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001d80:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d84:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d86:	4a04      	ldr	r2, [pc, #16]	; (8001d98 <__NVIC_SetPriorityGrouping+0x44>)
 8001d88:	68bb      	ldr	r3, [r7, #8]
 8001d8a:	60d3      	str	r3, [r2, #12]
}
 8001d8c:	bf00      	nop
 8001d8e:	3714      	adds	r7, #20
 8001d90:	46bd      	mov	sp, r7
 8001d92:	bc80      	pop	{r7}
 8001d94:	4770      	bx	lr
 8001d96:	bf00      	nop
 8001d98:	e000ed00 	.word	0xe000ed00

08001d9c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001da0:	4b04      	ldr	r3, [pc, #16]	; (8001db4 <__NVIC_GetPriorityGrouping+0x18>)
 8001da2:	68db      	ldr	r3, [r3, #12]
 8001da4:	0a1b      	lsrs	r3, r3, #8
 8001da6:	f003 0307 	and.w	r3, r3, #7
}
 8001daa:	4618      	mov	r0, r3
 8001dac:	46bd      	mov	sp, r7
 8001dae:	bc80      	pop	{r7}
 8001db0:	4770      	bx	lr
 8001db2:	bf00      	nop
 8001db4:	e000ed00 	.word	0xe000ed00

08001db8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001db8:	b480      	push	{r7}
 8001dba:	b083      	sub	sp, #12
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	6039      	str	r1, [r7, #0]
 8001dc2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	db0a      	blt.n	8001de2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	b2da      	uxtb	r2, r3
 8001dd0:	490c      	ldr	r1, [pc, #48]	; (8001e04 <__NVIC_SetPriority+0x4c>)
 8001dd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dd6:	0112      	lsls	r2, r2, #4
 8001dd8:	b2d2      	uxtb	r2, r2
 8001dda:	440b      	add	r3, r1
 8001ddc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001de0:	e00a      	b.n	8001df8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001de2:	683b      	ldr	r3, [r7, #0]
 8001de4:	b2da      	uxtb	r2, r3
 8001de6:	4908      	ldr	r1, [pc, #32]	; (8001e08 <__NVIC_SetPriority+0x50>)
 8001de8:	79fb      	ldrb	r3, [r7, #7]
 8001dea:	f003 030f 	and.w	r3, r3, #15
 8001dee:	3b04      	subs	r3, #4
 8001df0:	0112      	lsls	r2, r2, #4
 8001df2:	b2d2      	uxtb	r2, r2
 8001df4:	440b      	add	r3, r1
 8001df6:	761a      	strb	r2, [r3, #24]
}
 8001df8:	bf00      	nop
 8001dfa:	370c      	adds	r7, #12
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bc80      	pop	{r7}
 8001e00:	4770      	bx	lr
 8001e02:	bf00      	nop
 8001e04:	e000e100 	.word	0xe000e100
 8001e08:	e000ed00 	.word	0xe000ed00

08001e0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	b089      	sub	sp, #36	; 0x24
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	60f8      	str	r0, [r7, #12]
 8001e14:	60b9      	str	r1, [r7, #8]
 8001e16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	f003 0307 	and.w	r3, r3, #7
 8001e1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e20:	69fb      	ldr	r3, [r7, #28]
 8001e22:	f1c3 0307 	rsb	r3, r3, #7
 8001e26:	2b04      	cmp	r3, #4
 8001e28:	bf28      	it	cs
 8001e2a:	2304      	movcs	r3, #4
 8001e2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e2e:	69fb      	ldr	r3, [r7, #28]
 8001e30:	3304      	adds	r3, #4
 8001e32:	2b06      	cmp	r3, #6
 8001e34:	d902      	bls.n	8001e3c <NVIC_EncodePriority+0x30>
 8001e36:	69fb      	ldr	r3, [r7, #28]
 8001e38:	3b03      	subs	r3, #3
 8001e3a:	e000      	b.n	8001e3e <NVIC_EncodePriority+0x32>
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e40:	f04f 32ff 	mov.w	r2, #4294967295
 8001e44:	69bb      	ldr	r3, [r7, #24]
 8001e46:	fa02 f303 	lsl.w	r3, r2, r3
 8001e4a:	43da      	mvns	r2, r3
 8001e4c:	68bb      	ldr	r3, [r7, #8]
 8001e4e:	401a      	ands	r2, r3
 8001e50:	697b      	ldr	r3, [r7, #20]
 8001e52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e54:	f04f 31ff 	mov.w	r1, #4294967295
 8001e58:	697b      	ldr	r3, [r7, #20]
 8001e5a:	fa01 f303 	lsl.w	r3, r1, r3
 8001e5e:	43d9      	mvns	r1, r3
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e64:	4313      	orrs	r3, r2
         );
}
 8001e66:	4618      	mov	r0, r3
 8001e68:	3724      	adds	r7, #36	; 0x24
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bc80      	pop	{r7}
 8001e6e:	4770      	bx	lr

08001e70 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b082      	sub	sp, #8
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	3b01      	subs	r3, #1
 8001e7c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001e80:	d301      	bcc.n	8001e86 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e82:	2301      	movs	r3, #1
 8001e84:	e00f      	b.n	8001ea6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e86:	4a0a      	ldr	r2, [pc, #40]	; (8001eb0 <SysTick_Config+0x40>)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	3b01      	subs	r3, #1
 8001e8c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e8e:	210f      	movs	r1, #15
 8001e90:	f04f 30ff 	mov.w	r0, #4294967295
 8001e94:	f7ff ff90 	bl	8001db8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e98:	4b05      	ldr	r3, [pc, #20]	; (8001eb0 <SysTick_Config+0x40>)
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e9e:	4b04      	ldr	r3, [pc, #16]	; (8001eb0 <SysTick_Config+0x40>)
 8001ea0:	2207      	movs	r2, #7
 8001ea2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ea4:	2300      	movs	r3, #0
}
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	3708      	adds	r7, #8
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}
 8001eae:	bf00      	nop
 8001eb0:	e000e010 	.word	0xe000e010

08001eb4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b082      	sub	sp, #8
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ebc:	6878      	ldr	r0, [r7, #4]
 8001ebe:	f7ff ff49 	bl	8001d54 <__NVIC_SetPriorityGrouping>
}
 8001ec2:	bf00      	nop
 8001ec4:	3708      	adds	r7, #8
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bd80      	pop	{r7, pc}

08001eca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001eca:	b580      	push	{r7, lr}
 8001ecc:	b086      	sub	sp, #24
 8001ece:	af00      	add	r7, sp, #0
 8001ed0:	4603      	mov	r3, r0
 8001ed2:	60b9      	str	r1, [r7, #8]
 8001ed4:	607a      	str	r2, [r7, #4]
 8001ed6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001edc:	f7ff ff5e 	bl	8001d9c <__NVIC_GetPriorityGrouping>
 8001ee0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ee2:	687a      	ldr	r2, [r7, #4]
 8001ee4:	68b9      	ldr	r1, [r7, #8]
 8001ee6:	6978      	ldr	r0, [r7, #20]
 8001ee8:	f7ff ff90 	bl	8001e0c <NVIC_EncodePriority>
 8001eec:	4602      	mov	r2, r0
 8001eee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ef2:	4611      	mov	r1, r2
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	f7ff ff5f 	bl	8001db8 <__NVIC_SetPriority>
}
 8001efa:	bf00      	nop
 8001efc:	3718      	adds	r7, #24
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bd80      	pop	{r7, pc}

08001f02 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f02:	b580      	push	{r7, lr}
 8001f04:	b082      	sub	sp, #8
 8001f06:	af00      	add	r7, sp, #0
 8001f08:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f0a:	6878      	ldr	r0, [r7, #4]
 8001f0c:	f7ff ffb0 	bl	8001e70 <SysTick_Config>
 8001f10:	4603      	mov	r3, r0
}
 8001f12:	4618      	mov	r0, r3
 8001f14:	3708      	adds	r7, #8
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}
	...

08001f1c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	b08b      	sub	sp, #44	; 0x2c
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
 8001f24:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001f26:	2300      	movs	r3, #0
 8001f28:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f2e:	e169      	b.n	8002204 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001f30:	2201      	movs	r2, #1
 8001f32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f34:	fa02 f303 	lsl.w	r3, r2, r3
 8001f38:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f3a:	683b      	ldr	r3, [r7, #0]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	69fa      	ldr	r2, [r7, #28]
 8001f40:	4013      	ands	r3, r2
 8001f42:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001f44:	69ba      	ldr	r2, [r7, #24]
 8001f46:	69fb      	ldr	r3, [r7, #28]
 8001f48:	429a      	cmp	r2, r3
 8001f4a:	f040 8158 	bne.w	80021fe <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	685b      	ldr	r3, [r3, #4]
 8001f52:	4a9a      	ldr	r2, [pc, #616]	; (80021bc <HAL_GPIO_Init+0x2a0>)
 8001f54:	4293      	cmp	r3, r2
 8001f56:	d05e      	beq.n	8002016 <HAL_GPIO_Init+0xfa>
 8001f58:	4a98      	ldr	r2, [pc, #608]	; (80021bc <HAL_GPIO_Init+0x2a0>)
 8001f5a:	4293      	cmp	r3, r2
 8001f5c:	d875      	bhi.n	800204a <HAL_GPIO_Init+0x12e>
 8001f5e:	4a98      	ldr	r2, [pc, #608]	; (80021c0 <HAL_GPIO_Init+0x2a4>)
 8001f60:	4293      	cmp	r3, r2
 8001f62:	d058      	beq.n	8002016 <HAL_GPIO_Init+0xfa>
 8001f64:	4a96      	ldr	r2, [pc, #600]	; (80021c0 <HAL_GPIO_Init+0x2a4>)
 8001f66:	4293      	cmp	r3, r2
 8001f68:	d86f      	bhi.n	800204a <HAL_GPIO_Init+0x12e>
 8001f6a:	4a96      	ldr	r2, [pc, #600]	; (80021c4 <HAL_GPIO_Init+0x2a8>)
 8001f6c:	4293      	cmp	r3, r2
 8001f6e:	d052      	beq.n	8002016 <HAL_GPIO_Init+0xfa>
 8001f70:	4a94      	ldr	r2, [pc, #592]	; (80021c4 <HAL_GPIO_Init+0x2a8>)
 8001f72:	4293      	cmp	r3, r2
 8001f74:	d869      	bhi.n	800204a <HAL_GPIO_Init+0x12e>
 8001f76:	4a94      	ldr	r2, [pc, #592]	; (80021c8 <HAL_GPIO_Init+0x2ac>)
 8001f78:	4293      	cmp	r3, r2
 8001f7a:	d04c      	beq.n	8002016 <HAL_GPIO_Init+0xfa>
 8001f7c:	4a92      	ldr	r2, [pc, #584]	; (80021c8 <HAL_GPIO_Init+0x2ac>)
 8001f7e:	4293      	cmp	r3, r2
 8001f80:	d863      	bhi.n	800204a <HAL_GPIO_Init+0x12e>
 8001f82:	4a92      	ldr	r2, [pc, #584]	; (80021cc <HAL_GPIO_Init+0x2b0>)
 8001f84:	4293      	cmp	r3, r2
 8001f86:	d046      	beq.n	8002016 <HAL_GPIO_Init+0xfa>
 8001f88:	4a90      	ldr	r2, [pc, #576]	; (80021cc <HAL_GPIO_Init+0x2b0>)
 8001f8a:	4293      	cmp	r3, r2
 8001f8c:	d85d      	bhi.n	800204a <HAL_GPIO_Init+0x12e>
 8001f8e:	2b12      	cmp	r3, #18
 8001f90:	d82a      	bhi.n	8001fe8 <HAL_GPIO_Init+0xcc>
 8001f92:	2b12      	cmp	r3, #18
 8001f94:	d859      	bhi.n	800204a <HAL_GPIO_Init+0x12e>
 8001f96:	a201      	add	r2, pc, #4	; (adr r2, 8001f9c <HAL_GPIO_Init+0x80>)
 8001f98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f9c:	08002017 	.word	0x08002017
 8001fa0:	08001ff1 	.word	0x08001ff1
 8001fa4:	08002003 	.word	0x08002003
 8001fa8:	08002045 	.word	0x08002045
 8001fac:	0800204b 	.word	0x0800204b
 8001fb0:	0800204b 	.word	0x0800204b
 8001fb4:	0800204b 	.word	0x0800204b
 8001fb8:	0800204b 	.word	0x0800204b
 8001fbc:	0800204b 	.word	0x0800204b
 8001fc0:	0800204b 	.word	0x0800204b
 8001fc4:	0800204b 	.word	0x0800204b
 8001fc8:	0800204b 	.word	0x0800204b
 8001fcc:	0800204b 	.word	0x0800204b
 8001fd0:	0800204b 	.word	0x0800204b
 8001fd4:	0800204b 	.word	0x0800204b
 8001fd8:	0800204b 	.word	0x0800204b
 8001fdc:	0800204b 	.word	0x0800204b
 8001fe0:	08001ff9 	.word	0x08001ff9
 8001fe4:	0800200d 	.word	0x0800200d
 8001fe8:	4a79      	ldr	r2, [pc, #484]	; (80021d0 <HAL_GPIO_Init+0x2b4>)
 8001fea:	4293      	cmp	r3, r2
 8001fec:	d013      	beq.n	8002016 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001fee:	e02c      	b.n	800204a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001ff0:	683b      	ldr	r3, [r7, #0]
 8001ff2:	68db      	ldr	r3, [r3, #12]
 8001ff4:	623b      	str	r3, [r7, #32]
          break;
 8001ff6:	e029      	b.n	800204c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	68db      	ldr	r3, [r3, #12]
 8001ffc:	3304      	adds	r3, #4
 8001ffe:	623b      	str	r3, [r7, #32]
          break;
 8002000:	e024      	b.n	800204c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002002:	683b      	ldr	r3, [r7, #0]
 8002004:	68db      	ldr	r3, [r3, #12]
 8002006:	3308      	adds	r3, #8
 8002008:	623b      	str	r3, [r7, #32]
          break;
 800200a:	e01f      	b.n	800204c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800200c:	683b      	ldr	r3, [r7, #0]
 800200e:	68db      	ldr	r3, [r3, #12]
 8002010:	330c      	adds	r3, #12
 8002012:	623b      	str	r3, [r7, #32]
          break;
 8002014:	e01a      	b.n	800204c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002016:	683b      	ldr	r3, [r7, #0]
 8002018:	689b      	ldr	r3, [r3, #8]
 800201a:	2b00      	cmp	r3, #0
 800201c:	d102      	bne.n	8002024 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800201e:	2304      	movs	r3, #4
 8002020:	623b      	str	r3, [r7, #32]
          break;
 8002022:	e013      	b.n	800204c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	689b      	ldr	r3, [r3, #8]
 8002028:	2b01      	cmp	r3, #1
 800202a:	d105      	bne.n	8002038 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800202c:	2308      	movs	r3, #8
 800202e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	69fa      	ldr	r2, [r7, #28]
 8002034:	611a      	str	r2, [r3, #16]
          break;
 8002036:	e009      	b.n	800204c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002038:	2308      	movs	r3, #8
 800203a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	69fa      	ldr	r2, [r7, #28]
 8002040:	615a      	str	r2, [r3, #20]
          break;
 8002042:	e003      	b.n	800204c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002044:	2300      	movs	r3, #0
 8002046:	623b      	str	r3, [r7, #32]
          break;
 8002048:	e000      	b.n	800204c <HAL_GPIO_Init+0x130>
          break;
 800204a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800204c:	69bb      	ldr	r3, [r7, #24]
 800204e:	2bff      	cmp	r3, #255	; 0xff
 8002050:	d801      	bhi.n	8002056 <HAL_GPIO_Init+0x13a>
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	e001      	b.n	800205a <HAL_GPIO_Init+0x13e>
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	3304      	adds	r3, #4
 800205a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800205c:	69bb      	ldr	r3, [r7, #24]
 800205e:	2bff      	cmp	r3, #255	; 0xff
 8002060:	d802      	bhi.n	8002068 <HAL_GPIO_Init+0x14c>
 8002062:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002064:	009b      	lsls	r3, r3, #2
 8002066:	e002      	b.n	800206e <HAL_GPIO_Init+0x152>
 8002068:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800206a:	3b08      	subs	r3, #8
 800206c:	009b      	lsls	r3, r3, #2
 800206e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002070:	697b      	ldr	r3, [r7, #20]
 8002072:	681a      	ldr	r2, [r3, #0]
 8002074:	210f      	movs	r1, #15
 8002076:	693b      	ldr	r3, [r7, #16]
 8002078:	fa01 f303 	lsl.w	r3, r1, r3
 800207c:	43db      	mvns	r3, r3
 800207e:	401a      	ands	r2, r3
 8002080:	6a39      	ldr	r1, [r7, #32]
 8002082:	693b      	ldr	r3, [r7, #16]
 8002084:	fa01 f303 	lsl.w	r3, r1, r3
 8002088:	431a      	orrs	r2, r3
 800208a:	697b      	ldr	r3, [r7, #20]
 800208c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800208e:	683b      	ldr	r3, [r7, #0]
 8002090:	685b      	ldr	r3, [r3, #4]
 8002092:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002096:	2b00      	cmp	r3, #0
 8002098:	f000 80b1 	beq.w	80021fe <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800209c:	4b4d      	ldr	r3, [pc, #308]	; (80021d4 <HAL_GPIO_Init+0x2b8>)
 800209e:	699b      	ldr	r3, [r3, #24]
 80020a0:	4a4c      	ldr	r2, [pc, #304]	; (80021d4 <HAL_GPIO_Init+0x2b8>)
 80020a2:	f043 0301 	orr.w	r3, r3, #1
 80020a6:	6193      	str	r3, [r2, #24]
 80020a8:	4b4a      	ldr	r3, [pc, #296]	; (80021d4 <HAL_GPIO_Init+0x2b8>)
 80020aa:	699b      	ldr	r3, [r3, #24]
 80020ac:	f003 0301 	and.w	r3, r3, #1
 80020b0:	60bb      	str	r3, [r7, #8]
 80020b2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80020b4:	4a48      	ldr	r2, [pc, #288]	; (80021d8 <HAL_GPIO_Init+0x2bc>)
 80020b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020b8:	089b      	lsrs	r3, r3, #2
 80020ba:	3302      	adds	r3, #2
 80020bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020c0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80020c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020c4:	f003 0303 	and.w	r3, r3, #3
 80020c8:	009b      	lsls	r3, r3, #2
 80020ca:	220f      	movs	r2, #15
 80020cc:	fa02 f303 	lsl.w	r3, r2, r3
 80020d0:	43db      	mvns	r3, r3
 80020d2:	68fa      	ldr	r2, [r7, #12]
 80020d4:	4013      	ands	r3, r2
 80020d6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	4a40      	ldr	r2, [pc, #256]	; (80021dc <HAL_GPIO_Init+0x2c0>)
 80020dc:	4293      	cmp	r3, r2
 80020de:	d013      	beq.n	8002108 <HAL_GPIO_Init+0x1ec>
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	4a3f      	ldr	r2, [pc, #252]	; (80021e0 <HAL_GPIO_Init+0x2c4>)
 80020e4:	4293      	cmp	r3, r2
 80020e6:	d00d      	beq.n	8002104 <HAL_GPIO_Init+0x1e8>
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	4a3e      	ldr	r2, [pc, #248]	; (80021e4 <HAL_GPIO_Init+0x2c8>)
 80020ec:	4293      	cmp	r3, r2
 80020ee:	d007      	beq.n	8002100 <HAL_GPIO_Init+0x1e4>
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	4a3d      	ldr	r2, [pc, #244]	; (80021e8 <HAL_GPIO_Init+0x2cc>)
 80020f4:	4293      	cmp	r3, r2
 80020f6:	d101      	bne.n	80020fc <HAL_GPIO_Init+0x1e0>
 80020f8:	2303      	movs	r3, #3
 80020fa:	e006      	b.n	800210a <HAL_GPIO_Init+0x1ee>
 80020fc:	2304      	movs	r3, #4
 80020fe:	e004      	b.n	800210a <HAL_GPIO_Init+0x1ee>
 8002100:	2302      	movs	r3, #2
 8002102:	e002      	b.n	800210a <HAL_GPIO_Init+0x1ee>
 8002104:	2301      	movs	r3, #1
 8002106:	e000      	b.n	800210a <HAL_GPIO_Init+0x1ee>
 8002108:	2300      	movs	r3, #0
 800210a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800210c:	f002 0203 	and.w	r2, r2, #3
 8002110:	0092      	lsls	r2, r2, #2
 8002112:	4093      	lsls	r3, r2
 8002114:	68fa      	ldr	r2, [r7, #12]
 8002116:	4313      	orrs	r3, r2
 8002118:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800211a:	492f      	ldr	r1, [pc, #188]	; (80021d8 <HAL_GPIO_Init+0x2bc>)
 800211c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800211e:	089b      	lsrs	r3, r3, #2
 8002120:	3302      	adds	r3, #2
 8002122:	68fa      	ldr	r2, [r7, #12]
 8002124:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	685b      	ldr	r3, [r3, #4]
 800212c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002130:	2b00      	cmp	r3, #0
 8002132:	d006      	beq.n	8002142 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002134:	4b2d      	ldr	r3, [pc, #180]	; (80021ec <HAL_GPIO_Init+0x2d0>)
 8002136:	681a      	ldr	r2, [r3, #0]
 8002138:	492c      	ldr	r1, [pc, #176]	; (80021ec <HAL_GPIO_Init+0x2d0>)
 800213a:	69bb      	ldr	r3, [r7, #24]
 800213c:	4313      	orrs	r3, r2
 800213e:	600b      	str	r3, [r1, #0]
 8002140:	e006      	b.n	8002150 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002142:	4b2a      	ldr	r3, [pc, #168]	; (80021ec <HAL_GPIO_Init+0x2d0>)
 8002144:	681a      	ldr	r2, [r3, #0]
 8002146:	69bb      	ldr	r3, [r7, #24]
 8002148:	43db      	mvns	r3, r3
 800214a:	4928      	ldr	r1, [pc, #160]	; (80021ec <HAL_GPIO_Init+0x2d0>)
 800214c:	4013      	ands	r3, r2
 800214e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002150:	683b      	ldr	r3, [r7, #0]
 8002152:	685b      	ldr	r3, [r3, #4]
 8002154:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002158:	2b00      	cmp	r3, #0
 800215a:	d006      	beq.n	800216a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800215c:	4b23      	ldr	r3, [pc, #140]	; (80021ec <HAL_GPIO_Init+0x2d0>)
 800215e:	685a      	ldr	r2, [r3, #4]
 8002160:	4922      	ldr	r1, [pc, #136]	; (80021ec <HAL_GPIO_Init+0x2d0>)
 8002162:	69bb      	ldr	r3, [r7, #24]
 8002164:	4313      	orrs	r3, r2
 8002166:	604b      	str	r3, [r1, #4]
 8002168:	e006      	b.n	8002178 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800216a:	4b20      	ldr	r3, [pc, #128]	; (80021ec <HAL_GPIO_Init+0x2d0>)
 800216c:	685a      	ldr	r2, [r3, #4]
 800216e:	69bb      	ldr	r3, [r7, #24]
 8002170:	43db      	mvns	r3, r3
 8002172:	491e      	ldr	r1, [pc, #120]	; (80021ec <HAL_GPIO_Init+0x2d0>)
 8002174:	4013      	ands	r3, r2
 8002176:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	685b      	ldr	r3, [r3, #4]
 800217c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002180:	2b00      	cmp	r3, #0
 8002182:	d006      	beq.n	8002192 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002184:	4b19      	ldr	r3, [pc, #100]	; (80021ec <HAL_GPIO_Init+0x2d0>)
 8002186:	689a      	ldr	r2, [r3, #8]
 8002188:	4918      	ldr	r1, [pc, #96]	; (80021ec <HAL_GPIO_Init+0x2d0>)
 800218a:	69bb      	ldr	r3, [r7, #24]
 800218c:	4313      	orrs	r3, r2
 800218e:	608b      	str	r3, [r1, #8]
 8002190:	e006      	b.n	80021a0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002192:	4b16      	ldr	r3, [pc, #88]	; (80021ec <HAL_GPIO_Init+0x2d0>)
 8002194:	689a      	ldr	r2, [r3, #8]
 8002196:	69bb      	ldr	r3, [r7, #24]
 8002198:	43db      	mvns	r3, r3
 800219a:	4914      	ldr	r1, [pc, #80]	; (80021ec <HAL_GPIO_Init+0x2d0>)
 800219c:	4013      	ands	r3, r2
 800219e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	685b      	ldr	r3, [r3, #4]
 80021a4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d021      	beq.n	80021f0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80021ac:	4b0f      	ldr	r3, [pc, #60]	; (80021ec <HAL_GPIO_Init+0x2d0>)
 80021ae:	68da      	ldr	r2, [r3, #12]
 80021b0:	490e      	ldr	r1, [pc, #56]	; (80021ec <HAL_GPIO_Init+0x2d0>)
 80021b2:	69bb      	ldr	r3, [r7, #24]
 80021b4:	4313      	orrs	r3, r2
 80021b6:	60cb      	str	r3, [r1, #12]
 80021b8:	e021      	b.n	80021fe <HAL_GPIO_Init+0x2e2>
 80021ba:	bf00      	nop
 80021bc:	10320000 	.word	0x10320000
 80021c0:	10310000 	.word	0x10310000
 80021c4:	10220000 	.word	0x10220000
 80021c8:	10210000 	.word	0x10210000
 80021cc:	10120000 	.word	0x10120000
 80021d0:	10110000 	.word	0x10110000
 80021d4:	40021000 	.word	0x40021000
 80021d8:	40010000 	.word	0x40010000
 80021dc:	40010800 	.word	0x40010800
 80021e0:	40010c00 	.word	0x40010c00
 80021e4:	40011000 	.word	0x40011000
 80021e8:	40011400 	.word	0x40011400
 80021ec:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80021f0:	4b0b      	ldr	r3, [pc, #44]	; (8002220 <HAL_GPIO_Init+0x304>)
 80021f2:	68da      	ldr	r2, [r3, #12]
 80021f4:	69bb      	ldr	r3, [r7, #24]
 80021f6:	43db      	mvns	r3, r3
 80021f8:	4909      	ldr	r1, [pc, #36]	; (8002220 <HAL_GPIO_Init+0x304>)
 80021fa:	4013      	ands	r3, r2
 80021fc:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80021fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002200:	3301      	adds	r3, #1
 8002202:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	681a      	ldr	r2, [r3, #0]
 8002208:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800220a:	fa22 f303 	lsr.w	r3, r2, r3
 800220e:	2b00      	cmp	r3, #0
 8002210:	f47f ae8e 	bne.w	8001f30 <HAL_GPIO_Init+0x14>
  }
}
 8002214:	bf00      	nop
 8002216:	bf00      	nop
 8002218:	372c      	adds	r7, #44	; 0x2c
 800221a:	46bd      	mov	sp, r7
 800221c:	bc80      	pop	{r7}
 800221e:	4770      	bx	lr
 8002220:	40010400 	.word	0x40010400

08002224 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b086      	sub	sp, #24
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	2b00      	cmp	r3, #0
 8002230:	d101      	bne.n	8002236 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002232:	2301      	movs	r3, #1
 8002234:	e272      	b.n	800271c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f003 0301 	and.w	r3, r3, #1
 800223e:	2b00      	cmp	r3, #0
 8002240:	f000 8087 	beq.w	8002352 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002244:	4b92      	ldr	r3, [pc, #584]	; (8002490 <HAL_RCC_OscConfig+0x26c>)
 8002246:	685b      	ldr	r3, [r3, #4]
 8002248:	f003 030c 	and.w	r3, r3, #12
 800224c:	2b04      	cmp	r3, #4
 800224e:	d00c      	beq.n	800226a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002250:	4b8f      	ldr	r3, [pc, #572]	; (8002490 <HAL_RCC_OscConfig+0x26c>)
 8002252:	685b      	ldr	r3, [r3, #4]
 8002254:	f003 030c 	and.w	r3, r3, #12
 8002258:	2b08      	cmp	r3, #8
 800225a:	d112      	bne.n	8002282 <HAL_RCC_OscConfig+0x5e>
 800225c:	4b8c      	ldr	r3, [pc, #560]	; (8002490 <HAL_RCC_OscConfig+0x26c>)
 800225e:	685b      	ldr	r3, [r3, #4]
 8002260:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002264:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002268:	d10b      	bne.n	8002282 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800226a:	4b89      	ldr	r3, [pc, #548]	; (8002490 <HAL_RCC_OscConfig+0x26c>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002272:	2b00      	cmp	r3, #0
 8002274:	d06c      	beq.n	8002350 <HAL_RCC_OscConfig+0x12c>
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	685b      	ldr	r3, [r3, #4]
 800227a:	2b00      	cmp	r3, #0
 800227c:	d168      	bne.n	8002350 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800227e:	2301      	movs	r3, #1
 8002280:	e24c      	b.n	800271c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	685b      	ldr	r3, [r3, #4]
 8002286:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800228a:	d106      	bne.n	800229a <HAL_RCC_OscConfig+0x76>
 800228c:	4b80      	ldr	r3, [pc, #512]	; (8002490 <HAL_RCC_OscConfig+0x26c>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	4a7f      	ldr	r2, [pc, #508]	; (8002490 <HAL_RCC_OscConfig+0x26c>)
 8002292:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002296:	6013      	str	r3, [r2, #0]
 8002298:	e02e      	b.n	80022f8 <HAL_RCC_OscConfig+0xd4>
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	685b      	ldr	r3, [r3, #4]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d10c      	bne.n	80022bc <HAL_RCC_OscConfig+0x98>
 80022a2:	4b7b      	ldr	r3, [pc, #492]	; (8002490 <HAL_RCC_OscConfig+0x26c>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	4a7a      	ldr	r2, [pc, #488]	; (8002490 <HAL_RCC_OscConfig+0x26c>)
 80022a8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80022ac:	6013      	str	r3, [r2, #0]
 80022ae:	4b78      	ldr	r3, [pc, #480]	; (8002490 <HAL_RCC_OscConfig+0x26c>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	4a77      	ldr	r2, [pc, #476]	; (8002490 <HAL_RCC_OscConfig+0x26c>)
 80022b4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80022b8:	6013      	str	r3, [r2, #0]
 80022ba:	e01d      	b.n	80022f8 <HAL_RCC_OscConfig+0xd4>
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	685b      	ldr	r3, [r3, #4]
 80022c0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80022c4:	d10c      	bne.n	80022e0 <HAL_RCC_OscConfig+0xbc>
 80022c6:	4b72      	ldr	r3, [pc, #456]	; (8002490 <HAL_RCC_OscConfig+0x26c>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	4a71      	ldr	r2, [pc, #452]	; (8002490 <HAL_RCC_OscConfig+0x26c>)
 80022cc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80022d0:	6013      	str	r3, [r2, #0]
 80022d2:	4b6f      	ldr	r3, [pc, #444]	; (8002490 <HAL_RCC_OscConfig+0x26c>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	4a6e      	ldr	r2, [pc, #440]	; (8002490 <HAL_RCC_OscConfig+0x26c>)
 80022d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022dc:	6013      	str	r3, [r2, #0]
 80022de:	e00b      	b.n	80022f8 <HAL_RCC_OscConfig+0xd4>
 80022e0:	4b6b      	ldr	r3, [pc, #428]	; (8002490 <HAL_RCC_OscConfig+0x26c>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	4a6a      	ldr	r2, [pc, #424]	; (8002490 <HAL_RCC_OscConfig+0x26c>)
 80022e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80022ea:	6013      	str	r3, [r2, #0]
 80022ec:	4b68      	ldr	r3, [pc, #416]	; (8002490 <HAL_RCC_OscConfig+0x26c>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	4a67      	ldr	r2, [pc, #412]	; (8002490 <HAL_RCC_OscConfig+0x26c>)
 80022f2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80022f6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	685b      	ldr	r3, [r3, #4]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d013      	beq.n	8002328 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002300:	f7ff f8ce 	bl	80014a0 <HAL_GetTick>
 8002304:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002306:	e008      	b.n	800231a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002308:	f7ff f8ca 	bl	80014a0 <HAL_GetTick>
 800230c:	4602      	mov	r2, r0
 800230e:	693b      	ldr	r3, [r7, #16]
 8002310:	1ad3      	subs	r3, r2, r3
 8002312:	2b64      	cmp	r3, #100	; 0x64
 8002314:	d901      	bls.n	800231a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002316:	2303      	movs	r3, #3
 8002318:	e200      	b.n	800271c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800231a:	4b5d      	ldr	r3, [pc, #372]	; (8002490 <HAL_RCC_OscConfig+0x26c>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002322:	2b00      	cmp	r3, #0
 8002324:	d0f0      	beq.n	8002308 <HAL_RCC_OscConfig+0xe4>
 8002326:	e014      	b.n	8002352 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002328:	f7ff f8ba 	bl	80014a0 <HAL_GetTick>
 800232c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800232e:	e008      	b.n	8002342 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002330:	f7ff f8b6 	bl	80014a0 <HAL_GetTick>
 8002334:	4602      	mov	r2, r0
 8002336:	693b      	ldr	r3, [r7, #16]
 8002338:	1ad3      	subs	r3, r2, r3
 800233a:	2b64      	cmp	r3, #100	; 0x64
 800233c:	d901      	bls.n	8002342 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800233e:	2303      	movs	r3, #3
 8002340:	e1ec      	b.n	800271c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002342:	4b53      	ldr	r3, [pc, #332]	; (8002490 <HAL_RCC_OscConfig+0x26c>)
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800234a:	2b00      	cmp	r3, #0
 800234c:	d1f0      	bne.n	8002330 <HAL_RCC_OscConfig+0x10c>
 800234e:	e000      	b.n	8002352 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002350:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f003 0302 	and.w	r3, r3, #2
 800235a:	2b00      	cmp	r3, #0
 800235c:	d063      	beq.n	8002426 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800235e:	4b4c      	ldr	r3, [pc, #304]	; (8002490 <HAL_RCC_OscConfig+0x26c>)
 8002360:	685b      	ldr	r3, [r3, #4]
 8002362:	f003 030c 	and.w	r3, r3, #12
 8002366:	2b00      	cmp	r3, #0
 8002368:	d00b      	beq.n	8002382 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800236a:	4b49      	ldr	r3, [pc, #292]	; (8002490 <HAL_RCC_OscConfig+0x26c>)
 800236c:	685b      	ldr	r3, [r3, #4]
 800236e:	f003 030c 	and.w	r3, r3, #12
 8002372:	2b08      	cmp	r3, #8
 8002374:	d11c      	bne.n	80023b0 <HAL_RCC_OscConfig+0x18c>
 8002376:	4b46      	ldr	r3, [pc, #280]	; (8002490 <HAL_RCC_OscConfig+0x26c>)
 8002378:	685b      	ldr	r3, [r3, #4]
 800237a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800237e:	2b00      	cmp	r3, #0
 8002380:	d116      	bne.n	80023b0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002382:	4b43      	ldr	r3, [pc, #268]	; (8002490 <HAL_RCC_OscConfig+0x26c>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f003 0302 	and.w	r3, r3, #2
 800238a:	2b00      	cmp	r3, #0
 800238c:	d005      	beq.n	800239a <HAL_RCC_OscConfig+0x176>
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	691b      	ldr	r3, [r3, #16]
 8002392:	2b01      	cmp	r3, #1
 8002394:	d001      	beq.n	800239a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002396:	2301      	movs	r3, #1
 8002398:	e1c0      	b.n	800271c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800239a:	4b3d      	ldr	r3, [pc, #244]	; (8002490 <HAL_RCC_OscConfig+0x26c>)
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	695b      	ldr	r3, [r3, #20]
 80023a6:	00db      	lsls	r3, r3, #3
 80023a8:	4939      	ldr	r1, [pc, #228]	; (8002490 <HAL_RCC_OscConfig+0x26c>)
 80023aa:	4313      	orrs	r3, r2
 80023ac:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023ae:	e03a      	b.n	8002426 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	691b      	ldr	r3, [r3, #16]
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d020      	beq.n	80023fa <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80023b8:	4b36      	ldr	r3, [pc, #216]	; (8002494 <HAL_RCC_OscConfig+0x270>)
 80023ba:	2201      	movs	r2, #1
 80023bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023be:	f7ff f86f 	bl	80014a0 <HAL_GetTick>
 80023c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023c4:	e008      	b.n	80023d8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023c6:	f7ff f86b 	bl	80014a0 <HAL_GetTick>
 80023ca:	4602      	mov	r2, r0
 80023cc:	693b      	ldr	r3, [r7, #16]
 80023ce:	1ad3      	subs	r3, r2, r3
 80023d0:	2b02      	cmp	r3, #2
 80023d2:	d901      	bls.n	80023d8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80023d4:	2303      	movs	r3, #3
 80023d6:	e1a1      	b.n	800271c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023d8:	4b2d      	ldr	r3, [pc, #180]	; (8002490 <HAL_RCC_OscConfig+0x26c>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f003 0302 	and.w	r3, r3, #2
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d0f0      	beq.n	80023c6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023e4:	4b2a      	ldr	r3, [pc, #168]	; (8002490 <HAL_RCC_OscConfig+0x26c>)
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	695b      	ldr	r3, [r3, #20]
 80023f0:	00db      	lsls	r3, r3, #3
 80023f2:	4927      	ldr	r1, [pc, #156]	; (8002490 <HAL_RCC_OscConfig+0x26c>)
 80023f4:	4313      	orrs	r3, r2
 80023f6:	600b      	str	r3, [r1, #0]
 80023f8:	e015      	b.n	8002426 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80023fa:	4b26      	ldr	r3, [pc, #152]	; (8002494 <HAL_RCC_OscConfig+0x270>)
 80023fc:	2200      	movs	r2, #0
 80023fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002400:	f7ff f84e 	bl	80014a0 <HAL_GetTick>
 8002404:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002406:	e008      	b.n	800241a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002408:	f7ff f84a 	bl	80014a0 <HAL_GetTick>
 800240c:	4602      	mov	r2, r0
 800240e:	693b      	ldr	r3, [r7, #16]
 8002410:	1ad3      	subs	r3, r2, r3
 8002412:	2b02      	cmp	r3, #2
 8002414:	d901      	bls.n	800241a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002416:	2303      	movs	r3, #3
 8002418:	e180      	b.n	800271c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800241a:	4b1d      	ldr	r3, [pc, #116]	; (8002490 <HAL_RCC_OscConfig+0x26c>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f003 0302 	and.w	r3, r3, #2
 8002422:	2b00      	cmp	r3, #0
 8002424:	d1f0      	bne.n	8002408 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f003 0308 	and.w	r3, r3, #8
 800242e:	2b00      	cmp	r3, #0
 8002430:	d03a      	beq.n	80024a8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	699b      	ldr	r3, [r3, #24]
 8002436:	2b00      	cmp	r3, #0
 8002438:	d019      	beq.n	800246e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800243a:	4b17      	ldr	r3, [pc, #92]	; (8002498 <HAL_RCC_OscConfig+0x274>)
 800243c:	2201      	movs	r2, #1
 800243e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002440:	f7ff f82e 	bl	80014a0 <HAL_GetTick>
 8002444:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002446:	e008      	b.n	800245a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002448:	f7ff f82a 	bl	80014a0 <HAL_GetTick>
 800244c:	4602      	mov	r2, r0
 800244e:	693b      	ldr	r3, [r7, #16]
 8002450:	1ad3      	subs	r3, r2, r3
 8002452:	2b02      	cmp	r3, #2
 8002454:	d901      	bls.n	800245a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002456:	2303      	movs	r3, #3
 8002458:	e160      	b.n	800271c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800245a:	4b0d      	ldr	r3, [pc, #52]	; (8002490 <HAL_RCC_OscConfig+0x26c>)
 800245c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800245e:	f003 0302 	and.w	r3, r3, #2
 8002462:	2b00      	cmp	r3, #0
 8002464:	d0f0      	beq.n	8002448 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002466:	2001      	movs	r0, #1
 8002468:	f000 fad8 	bl	8002a1c <RCC_Delay>
 800246c:	e01c      	b.n	80024a8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800246e:	4b0a      	ldr	r3, [pc, #40]	; (8002498 <HAL_RCC_OscConfig+0x274>)
 8002470:	2200      	movs	r2, #0
 8002472:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002474:	f7ff f814 	bl	80014a0 <HAL_GetTick>
 8002478:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800247a:	e00f      	b.n	800249c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800247c:	f7ff f810 	bl	80014a0 <HAL_GetTick>
 8002480:	4602      	mov	r2, r0
 8002482:	693b      	ldr	r3, [r7, #16]
 8002484:	1ad3      	subs	r3, r2, r3
 8002486:	2b02      	cmp	r3, #2
 8002488:	d908      	bls.n	800249c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800248a:	2303      	movs	r3, #3
 800248c:	e146      	b.n	800271c <HAL_RCC_OscConfig+0x4f8>
 800248e:	bf00      	nop
 8002490:	40021000 	.word	0x40021000
 8002494:	42420000 	.word	0x42420000
 8002498:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800249c:	4b92      	ldr	r3, [pc, #584]	; (80026e8 <HAL_RCC_OscConfig+0x4c4>)
 800249e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024a0:	f003 0302 	and.w	r3, r3, #2
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d1e9      	bne.n	800247c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f003 0304 	and.w	r3, r3, #4
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	f000 80a6 	beq.w	8002602 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80024b6:	2300      	movs	r3, #0
 80024b8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80024ba:	4b8b      	ldr	r3, [pc, #556]	; (80026e8 <HAL_RCC_OscConfig+0x4c4>)
 80024bc:	69db      	ldr	r3, [r3, #28]
 80024be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d10d      	bne.n	80024e2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80024c6:	4b88      	ldr	r3, [pc, #544]	; (80026e8 <HAL_RCC_OscConfig+0x4c4>)
 80024c8:	69db      	ldr	r3, [r3, #28]
 80024ca:	4a87      	ldr	r2, [pc, #540]	; (80026e8 <HAL_RCC_OscConfig+0x4c4>)
 80024cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024d0:	61d3      	str	r3, [r2, #28]
 80024d2:	4b85      	ldr	r3, [pc, #532]	; (80026e8 <HAL_RCC_OscConfig+0x4c4>)
 80024d4:	69db      	ldr	r3, [r3, #28]
 80024d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024da:	60bb      	str	r3, [r7, #8]
 80024dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80024de:	2301      	movs	r3, #1
 80024e0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024e2:	4b82      	ldr	r3, [pc, #520]	; (80026ec <HAL_RCC_OscConfig+0x4c8>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d118      	bne.n	8002520 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80024ee:	4b7f      	ldr	r3, [pc, #508]	; (80026ec <HAL_RCC_OscConfig+0x4c8>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	4a7e      	ldr	r2, [pc, #504]	; (80026ec <HAL_RCC_OscConfig+0x4c8>)
 80024f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80024fa:	f7fe ffd1 	bl	80014a0 <HAL_GetTick>
 80024fe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002500:	e008      	b.n	8002514 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002502:	f7fe ffcd 	bl	80014a0 <HAL_GetTick>
 8002506:	4602      	mov	r2, r0
 8002508:	693b      	ldr	r3, [r7, #16]
 800250a:	1ad3      	subs	r3, r2, r3
 800250c:	2b64      	cmp	r3, #100	; 0x64
 800250e:	d901      	bls.n	8002514 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002510:	2303      	movs	r3, #3
 8002512:	e103      	b.n	800271c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002514:	4b75      	ldr	r3, [pc, #468]	; (80026ec <HAL_RCC_OscConfig+0x4c8>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800251c:	2b00      	cmp	r3, #0
 800251e:	d0f0      	beq.n	8002502 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	68db      	ldr	r3, [r3, #12]
 8002524:	2b01      	cmp	r3, #1
 8002526:	d106      	bne.n	8002536 <HAL_RCC_OscConfig+0x312>
 8002528:	4b6f      	ldr	r3, [pc, #444]	; (80026e8 <HAL_RCC_OscConfig+0x4c4>)
 800252a:	6a1b      	ldr	r3, [r3, #32]
 800252c:	4a6e      	ldr	r2, [pc, #440]	; (80026e8 <HAL_RCC_OscConfig+0x4c4>)
 800252e:	f043 0301 	orr.w	r3, r3, #1
 8002532:	6213      	str	r3, [r2, #32]
 8002534:	e02d      	b.n	8002592 <HAL_RCC_OscConfig+0x36e>
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	68db      	ldr	r3, [r3, #12]
 800253a:	2b00      	cmp	r3, #0
 800253c:	d10c      	bne.n	8002558 <HAL_RCC_OscConfig+0x334>
 800253e:	4b6a      	ldr	r3, [pc, #424]	; (80026e8 <HAL_RCC_OscConfig+0x4c4>)
 8002540:	6a1b      	ldr	r3, [r3, #32]
 8002542:	4a69      	ldr	r2, [pc, #420]	; (80026e8 <HAL_RCC_OscConfig+0x4c4>)
 8002544:	f023 0301 	bic.w	r3, r3, #1
 8002548:	6213      	str	r3, [r2, #32]
 800254a:	4b67      	ldr	r3, [pc, #412]	; (80026e8 <HAL_RCC_OscConfig+0x4c4>)
 800254c:	6a1b      	ldr	r3, [r3, #32]
 800254e:	4a66      	ldr	r2, [pc, #408]	; (80026e8 <HAL_RCC_OscConfig+0x4c4>)
 8002550:	f023 0304 	bic.w	r3, r3, #4
 8002554:	6213      	str	r3, [r2, #32]
 8002556:	e01c      	b.n	8002592 <HAL_RCC_OscConfig+0x36e>
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	68db      	ldr	r3, [r3, #12]
 800255c:	2b05      	cmp	r3, #5
 800255e:	d10c      	bne.n	800257a <HAL_RCC_OscConfig+0x356>
 8002560:	4b61      	ldr	r3, [pc, #388]	; (80026e8 <HAL_RCC_OscConfig+0x4c4>)
 8002562:	6a1b      	ldr	r3, [r3, #32]
 8002564:	4a60      	ldr	r2, [pc, #384]	; (80026e8 <HAL_RCC_OscConfig+0x4c4>)
 8002566:	f043 0304 	orr.w	r3, r3, #4
 800256a:	6213      	str	r3, [r2, #32]
 800256c:	4b5e      	ldr	r3, [pc, #376]	; (80026e8 <HAL_RCC_OscConfig+0x4c4>)
 800256e:	6a1b      	ldr	r3, [r3, #32]
 8002570:	4a5d      	ldr	r2, [pc, #372]	; (80026e8 <HAL_RCC_OscConfig+0x4c4>)
 8002572:	f043 0301 	orr.w	r3, r3, #1
 8002576:	6213      	str	r3, [r2, #32]
 8002578:	e00b      	b.n	8002592 <HAL_RCC_OscConfig+0x36e>
 800257a:	4b5b      	ldr	r3, [pc, #364]	; (80026e8 <HAL_RCC_OscConfig+0x4c4>)
 800257c:	6a1b      	ldr	r3, [r3, #32]
 800257e:	4a5a      	ldr	r2, [pc, #360]	; (80026e8 <HAL_RCC_OscConfig+0x4c4>)
 8002580:	f023 0301 	bic.w	r3, r3, #1
 8002584:	6213      	str	r3, [r2, #32]
 8002586:	4b58      	ldr	r3, [pc, #352]	; (80026e8 <HAL_RCC_OscConfig+0x4c4>)
 8002588:	6a1b      	ldr	r3, [r3, #32]
 800258a:	4a57      	ldr	r2, [pc, #348]	; (80026e8 <HAL_RCC_OscConfig+0x4c4>)
 800258c:	f023 0304 	bic.w	r3, r3, #4
 8002590:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	68db      	ldr	r3, [r3, #12]
 8002596:	2b00      	cmp	r3, #0
 8002598:	d015      	beq.n	80025c6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800259a:	f7fe ff81 	bl	80014a0 <HAL_GetTick>
 800259e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025a0:	e00a      	b.n	80025b8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025a2:	f7fe ff7d 	bl	80014a0 <HAL_GetTick>
 80025a6:	4602      	mov	r2, r0
 80025a8:	693b      	ldr	r3, [r7, #16]
 80025aa:	1ad3      	subs	r3, r2, r3
 80025ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80025b0:	4293      	cmp	r3, r2
 80025b2:	d901      	bls.n	80025b8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80025b4:	2303      	movs	r3, #3
 80025b6:	e0b1      	b.n	800271c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025b8:	4b4b      	ldr	r3, [pc, #300]	; (80026e8 <HAL_RCC_OscConfig+0x4c4>)
 80025ba:	6a1b      	ldr	r3, [r3, #32]
 80025bc:	f003 0302 	and.w	r3, r3, #2
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d0ee      	beq.n	80025a2 <HAL_RCC_OscConfig+0x37e>
 80025c4:	e014      	b.n	80025f0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025c6:	f7fe ff6b 	bl	80014a0 <HAL_GetTick>
 80025ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025cc:	e00a      	b.n	80025e4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025ce:	f7fe ff67 	bl	80014a0 <HAL_GetTick>
 80025d2:	4602      	mov	r2, r0
 80025d4:	693b      	ldr	r3, [r7, #16]
 80025d6:	1ad3      	subs	r3, r2, r3
 80025d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80025dc:	4293      	cmp	r3, r2
 80025de:	d901      	bls.n	80025e4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80025e0:	2303      	movs	r3, #3
 80025e2:	e09b      	b.n	800271c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025e4:	4b40      	ldr	r3, [pc, #256]	; (80026e8 <HAL_RCC_OscConfig+0x4c4>)
 80025e6:	6a1b      	ldr	r3, [r3, #32]
 80025e8:	f003 0302 	and.w	r3, r3, #2
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d1ee      	bne.n	80025ce <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80025f0:	7dfb      	ldrb	r3, [r7, #23]
 80025f2:	2b01      	cmp	r3, #1
 80025f4:	d105      	bne.n	8002602 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80025f6:	4b3c      	ldr	r3, [pc, #240]	; (80026e8 <HAL_RCC_OscConfig+0x4c4>)
 80025f8:	69db      	ldr	r3, [r3, #28]
 80025fa:	4a3b      	ldr	r2, [pc, #236]	; (80026e8 <HAL_RCC_OscConfig+0x4c4>)
 80025fc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002600:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	69db      	ldr	r3, [r3, #28]
 8002606:	2b00      	cmp	r3, #0
 8002608:	f000 8087 	beq.w	800271a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800260c:	4b36      	ldr	r3, [pc, #216]	; (80026e8 <HAL_RCC_OscConfig+0x4c4>)
 800260e:	685b      	ldr	r3, [r3, #4]
 8002610:	f003 030c 	and.w	r3, r3, #12
 8002614:	2b08      	cmp	r3, #8
 8002616:	d061      	beq.n	80026dc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	69db      	ldr	r3, [r3, #28]
 800261c:	2b02      	cmp	r3, #2
 800261e:	d146      	bne.n	80026ae <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002620:	4b33      	ldr	r3, [pc, #204]	; (80026f0 <HAL_RCC_OscConfig+0x4cc>)
 8002622:	2200      	movs	r2, #0
 8002624:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002626:	f7fe ff3b 	bl	80014a0 <HAL_GetTick>
 800262a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800262c:	e008      	b.n	8002640 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800262e:	f7fe ff37 	bl	80014a0 <HAL_GetTick>
 8002632:	4602      	mov	r2, r0
 8002634:	693b      	ldr	r3, [r7, #16]
 8002636:	1ad3      	subs	r3, r2, r3
 8002638:	2b02      	cmp	r3, #2
 800263a:	d901      	bls.n	8002640 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800263c:	2303      	movs	r3, #3
 800263e:	e06d      	b.n	800271c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002640:	4b29      	ldr	r3, [pc, #164]	; (80026e8 <HAL_RCC_OscConfig+0x4c4>)
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002648:	2b00      	cmp	r3, #0
 800264a:	d1f0      	bne.n	800262e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	6a1b      	ldr	r3, [r3, #32]
 8002650:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002654:	d108      	bne.n	8002668 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002656:	4b24      	ldr	r3, [pc, #144]	; (80026e8 <HAL_RCC_OscConfig+0x4c4>)
 8002658:	685b      	ldr	r3, [r3, #4]
 800265a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	689b      	ldr	r3, [r3, #8]
 8002662:	4921      	ldr	r1, [pc, #132]	; (80026e8 <HAL_RCC_OscConfig+0x4c4>)
 8002664:	4313      	orrs	r3, r2
 8002666:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002668:	4b1f      	ldr	r3, [pc, #124]	; (80026e8 <HAL_RCC_OscConfig+0x4c4>)
 800266a:	685b      	ldr	r3, [r3, #4]
 800266c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	6a19      	ldr	r1, [r3, #32]
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002678:	430b      	orrs	r3, r1
 800267a:	491b      	ldr	r1, [pc, #108]	; (80026e8 <HAL_RCC_OscConfig+0x4c4>)
 800267c:	4313      	orrs	r3, r2
 800267e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002680:	4b1b      	ldr	r3, [pc, #108]	; (80026f0 <HAL_RCC_OscConfig+0x4cc>)
 8002682:	2201      	movs	r2, #1
 8002684:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002686:	f7fe ff0b 	bl	80014a0 <HAL_GetTick>
 800268a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800268c:	e008      	b.n	80026a0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800268e:	f7fe ff07 	bl	80014a0 <HAL_GetTick>
 8002692:	4602      	mov	r2, r0
 8002694:	693b      	ldr	r3, [r7, #16]
 8002696:	1ad3      	subs	r3, r2, r3
 8002698:	2b02      	cmp	r3, #2
 800269a:	d901      	bls.n	80026a0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800269c:	2303      	movs	r3, #3
 800269e:	e03d      	b.n	800271c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80026a0:	4b11      	ldr	r3, [pc, #68]	; (80026e8 <HAL_RCC_OscConfig+0x4c4>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d0f0      	beq.n	800268e <HAL_RCC_OscConfig+0x46a>
 80026ac:	e035      	b.n	800271a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026ae:	4b10      	ldr	r3, [pc, #64]	; (80026f0 <HAL_RCC_OscConfig+0x4cc>)
 80026b0:	2200      	movs	r2, #0
 80026b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026b4:	f7fe fef4 	bl	80014a0 <HAL_GetTick>
 80026b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026ba:	e008      	b.n	80026ce <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026bc:	f7fe fef0 	bl	80014a0 <HAL_GetTick>
 80026c0:	4602      	mov	r2, r0
 80026c2:	693b      	ldr	r3, [r7, #16]
 80026c4:	1ad3      	subs	r3, r2, r3
 80026c6:	2b02      	cmp	r3, #2
 80026c8:	d901      	bls.n	80026ce <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80026ca:	2303      	movs	r3, #3
 80026cc:	e026      	b.n	800271c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026ce:	4b06      	ldr	r3, [pc, #24]	; (80026e8 <HAL_RCC_OscConfig+0x4c4>)
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d1f0      	bne.n	80026bc <HAL_RCC_OscConfig+0x498>
 80026da:	e01e      	b.n	800271a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	69db      	ldr	r3, [r3, #28]
 80026e0:	2b01      	cmp	r3, #1
 80026e2:	d107      	bne.n	80026f4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80026e4:	2301      	movs	r3, #1
 80026e6:	e019      	b.n	800271c <HAL_RCC_OscConfig+0x4f8>
 80026e8:	40021000 	.word	0x40021000
 80026ec:	40007000 	.word	0x40007000
 80026f0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80026f4:	4b0b      	ldr	r3, [pc, #44]	; (8002724 <HAL_RCC_OscConfig+0x500>)
 80026f6:	685b      	ldr	r3, [r3, #4]
 80026f8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	6a1b      	ldr	r3, [r3, #32]
 8002704:	429a      	cmp	r2, r3
 8002706:	d106      	bne.n	8002716 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002712:	429a      	cmp	r2, r3
 8002714:	d001      	beq.n	800271a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002716:	2301      	movs	r3, #1
 8002718:	e000      	b.n	800271c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800271a:	2300      	movs	r3, #0
}
 800271c:	4618      	mov	r0, r3
 800271e:	3718      	adds	r7, #24
 8002720:	46bd      	mov	sp, r7
 8002722:	bd80      	pop	{r7, pc}
 8002724:	40021000 	.word	0x40021000

08002728 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b084      	sub	sp, #16
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
 8002730:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	2b00      	cmp	r3, #0
 8002736:	d101      	bne.n	800273c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002738:	2301      	movs	r3, #1
 800273a:	e0d0      	b.n	80028de <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800273c:	4b6a      	ldr	r3, [pc, #424]	; (80028e8 <HAL_RCC_ClockConfig+0x1c0>)
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f003 0307 	and.w	r3, r3, #7
 8002744:	683a      	ldr	r2, [r7, #0]
 8002746:	429a      	cmp	r2, r3
 8002748:	d910      	bls.n	800276c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800274a:	4b67      	ldr	r3, [pc, #412]	; (80028e8 <HAL_RCC_ClockConfig+0x1c0>)
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f023 0207 	bic.w	r2, r3, #7
 8002752:	4965      	ldr	r1, [pc, #404]	; (80028e8 <HAL_RCC_ClockConfig+0x1c0>)
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	4313      	orrs	r3, r2
 8002758:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800275a:	4b63      	ldr	r3, [pc, #396]	; (80028e8 <HAL_RCC_ClockConfig+0x1c0>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f003 0307 	and.w	r3, r3, #7
 8002762:	683a      	ldr	r2, [r7, #0]
 8002764:	429a      	cmp	r2, r3
 8002766:	d001      	beq.n	800276c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002768:	2301      	movs	r3, #1
 800276a:	e0b8      	b.n	80028de <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f003 0302 	and.w	r3, r3, #2
 8002774:	2b00      	cmp	r3, #0
 8002776:	d020      	beq.n	80027ba <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f003 0304 	and.w	r3, r3, #4
 8002780:	2b00      	cmp	r3, #0
 8002782:	d005      	beq.n	8002790 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002784:	4b59      	ldr	r3, [pc, #356]	; (80028ec <HAL_RCC_ClockConfig+0x1c4>)
 8002786:	685b      	ldr	r3, [r3, #4]
 8002788:	4a58      	ldr	r2, [pc, #352]	; (80028ec <HAL_RCC_ClockConfig+0x1c4>)
 800278a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800278e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f003 0308 	and.w	r3, r3, #8
 8002798:	2b00      	cmp	r3, #0
 800279a:	d005      	beq.n	80027a8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800279c:	4b53      	ldr	r3, [pc, #332]	; (80028ec <HAL_RCC_ClockConfig+0x1c4>)
 800279e:	685b      	ldr	r3, [r3, #4]
 80027a0:	4a52      	ldr	r2, [pc, #328]	; (80028ec <HAL_RCC_ClockConfig+0x1c4>)
 80027a2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80027a6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027a8:	4b50      	ldr	r3, [pc, #320]	; (80028ec <HAL_RCC_ClockConfig+0x1c4>)
 80027aa:	685b      	ldr	r3, [r3, #4]
 80027ac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	689b      	ldr	r3, [r3, #8]
 80027b4:	494d      	ldr	r1, [pc, #308]	; (80028ec <HAL_RCC_ClockConfig+0x1c4>)
 80027b6:	4313      	orrs	r3, r2
 80027b8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f003 0301 	and.w	r3, r3, #1
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d040      	beq.n	8002848 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	685b      	ldr	r3, [r3, #4]
 80027ca:	2b01      	cmp	r3, #1
 80027cc:	d107      	bne.n	80027de <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027ce:	4b47      	ldr	r3, [pc, #284]	; (80028ec <HAL_RCC_ClockConfig+0x1c4>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d115      	bne.n	8002806 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027da:	2301      	movs	r3, #1
 80027dc:	e07f      	b.n	80028de <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	685b      	ldr	r3, [r3, #4]
 80027e2:	2b02      	cmp	r3, #2
 80027e4:	d107      	bne.n	80027f6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027e6:	4b41      	ldr	r3, [pc, #260]	; (80028ec <HAL_RCC_ClockConfig+0x1c4>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d109      	bne.n	8002806 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027f2:	2301      	movs	r3, #1
 80027f4:	e073      	b.n	80028de <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027f6:	4b3d      	ldr	r3, [pc, #244]	; (80028ec <HAL_RCC_ClockConfig+0x1c4>)
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f003 0302 	and.w	r3, r3, #2
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d101      	bne.n	8002806 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002802:	2301      	movs	r3, #1
 8002804:	e06b      	b.n	80028de <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002806:	4b39      	ldr	r3, [pc, #228]	; (80028ec <HAL_RCC_ClockConfig+0x1c4>)
 8002808:	685b      	ldr	r3, [r3, #4]
 800280a:	f023 0203 	bic.w	r2, r3, #3
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	685b      	ldr	r3, [r3, #4]
 8002812:	4936      	ldr	r1, [pc, #216]	; (80028ec <HAL_RCC_ClockConfig+0x1c4>)
 8002814:	4313      	orrs	r3, r2
 8002816:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002818:	f7fe fe42 	bl	80014a0 <HAL_GetTick>
 800281c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800281e:	e00a      	b.n	8002836 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002820:	f7fe fe3e 	bl	80014a0 <HAL_GetTick>
 8002824:	4602      	mov	r2, r0
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	1ad3      	subs	r3, r2, r3
 800282a:	f241 3288 	movw	r2, #5000	; 0x1388
 800282e:	4293      	cmp	r3, r2
 8002830:	d901      	bls.n	8002836 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002832:	2303      	movs	r3, #3
 8002834:	e053      	b.n	80028de <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002836:	4b2d      	ldr	r3, [pc, #180]	; (80028ec <HAL_RCC_ClockConfig+0x1c4>)
 8002838:	685b      	ldr	r3, [r3, #4]
 800283a:	f003 020c 	and.w	r2, r3, #12
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	685b      	ldr	r3, [r3, #4]
 8002842:	009b      	lsls	r3, r3, #2
 8002844:	429a      	cmp	r2, r3
 8002846:	d1eb      	bne.n	8002820 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002848:	4b27      	ldr	r3, [pc, #156]	; (80028e8 <HAL_RCC_ClockConfig+0x1c0>)
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f003 0307 	and.w	r3, r3, #7
 8002850:	683a      	ldr	r2, [r7, #0]
 8002852:	429a      	cmp	r2, r3
 8002854:	d210      	bcs.n	8002878 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002856:	4b24      	ldr	r3, [pc, #144]	; (80028e8 <HAL_RCC_ClockConfig+0x1c0>)
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f023 0207 	bic.w	r2, r3, #7
 800285e:	4922      	ldr	r1, [pc, #136]	; (80028e8 <HAL_RCC_ClockConfig+0x1c0>)
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	4313      	orrs	r3, r2
 8002864:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002866:	4b20      	ldr	r3, [pc, #128]	; (80028e8 <HAL_RCC_ClockConfig+0x1c0>)
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f003 0307 	and.w	r3, r3, #7
 800286e:	683a      	ldr	r2, [r7, #0]
 8002870:	429a      	cmp	r2, r3
 8002872:	d001      	beq.n	8002878 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002874:	2301      	movs	r3, #1
 8002876:	e032      	b.n	80028de <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f003 0304 	and.w	r3, r3, #4
 8002880:	2b00      	cmp	r3, #0
 8002882:	d008      	beq.n	8002896 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002884:	4b19      	ldr	r3, [pc, #100]	; (80028ec <HAL_RCC_ClockConfig+0x1c4>)
 8002886:	685b      	ldr	r3, [r3, #4]
 8002888:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	68db      	ldr	r3, [r3, #12]
 8002890:	4916      	ldr	r1, [pc, #88]	; (80028ec <HAL_RCC_ClockConfig+0x1c4>)
 8002892:	4313      	orrs	r3, r2
 8002894:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f003 0308 	and.w	r3, r3, #8
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d009      	beq.n	80028b6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80028a2:	4b12      	ldr	r3, [pc, #72]	; (80028ec <HAL_RCC_ClockConfig+0x1c4>)
 80028a4:	685b      	ldr	r3, [r3, #4]
 80028a6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	691b      	ldr	r3, [r3, #16]
 80028ae:	00db      	lsls	r3, r3, #3
 80028b0:	490e      	ldr	r1, [pc, #56]	; (80028ec <HAL_RCC_ClockConfig+0x1c4>)
 80028b2:	4313      	orrs	r3, r2
 80028b4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80028b6:	f000 f821 	bl	80028fc <HAL_RCC_GetSysClockFreq>
 80028ba:	4602      	mov	r2, r0
 80028bc:	4b0b      	ldr	r3, [pc, #44]	; (80028ec <HAL_RCC_ClockConfig+0x1c4>)
 80028be:	685b      	ldr	r3, [r3, #4]
 80028c0:	091b      	lsrs	r3, r3, #4
 80028c2:	f003 030f 	and.w	r3, r3, #15
 80028c6:	490a      	ldr	r1, [pc, #40]	; (80028f0 <HAL_RCC_ClockConfig+0x1c8>)
 80028c8:	5ccb      	ldrb	r3, [r1, r3]
 80028ca:	fa22 f303 	lsr.w	r3, r2, r3
 80028ce:	4a09      	ldr	r2, [pc, #36]	; (80028f4 <HAL_RCC_ClockConfig+0x1cc>)
 80028d0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80028d2:	4b09      	ldr	r3, [pc, #36]	; (80028f8 <HAL_RCC_ClockConfig+0x1d0>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	4618      	mov	r0, r3
 80028d8:	f7fe fda0 	bl	800141c <HAL_InitTick>

  return HAL_OK;
 80028dc:	2300      	movs	r3, #0
}
 80028de:	4618      	mov	r0, r3
 80028e0:	3710      	adds	r7, #16
 80028e2:	46bd      	mov	sp, r7
 80028e4:	bd80      	pop	{r7, pc}
 80028e6:	bf00      	nop
 80028e8:	40022000 	.word	0x40022000
 80028ec:	40021000 	.word	0x40021000
 80028f0:	080079c0 	.word	0x080079c0
 80028f4:	20000000 	.word	0x20000000
 80028f8:	20000004 	.word	0x20000004

080028fc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80028fc:	b490      	push	{r4, r7}
 80028fe:	b08a      	sub	sp, #40	; 0x28
 8002900:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002902:	4b29      	ldr	r3, [pc, #164]	; (80029a8 <HAL_RCC_GetSysClockFreq+0xac>)
 8002904:	1d3c      	adds	r4, r7, #4
 8002906:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002908:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800290c:	f240 2301 	movw	r3, #513	; 0x201
 8002910:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002912:	2300      	movs	r3, #0
 8002914:	61fb      	str	r3, [r7, #28]
 8002916:	2300      	movs	r3, #0
 8002918:	61bb      	str	r3, [r7, #24]
 800291a:	2300      	movs	r3, #0
 800291c:	627b      	str	r3, [r7, #36]	; 0x24
 800291e:	2300      	movs	r3, #0
 8002920:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002922:	2300      	movs	r3, #0
 8002924:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002926:	4b21      	ldr	r3, [pc, #132]	; (80029ac <HAL_RCC_GetSysClockFreq+0xb0>)
 8002928:	685b      	ldr	r3, [r3, #4]
 800292a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800292c:	69fb      	ldr	r3, [r7, #28]
 800292e:	f003 030c 	and.w	r3, r3, #12
 8002932:	2b04      	cmp	r3, #4
 8002934:	d002      	beq.n	800293c <HAL_RCC_GetSysClockFreq+0x40>
 8002936:	2b08      	cmp	r3, #8
 8002938:	d003      	beq.n	8002942 <HAL_RCC_GetSysClockFreq+0x46>
 800293a:	e02b      	b.n	8002994 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800293c:	4b1c      	ldr	r3, [pc, #112]	; (80029b0 <HAL_RCC_GetSysClockFreq+0xb4>)
 800293e:	623b      	str	r3, [r7, #32]
      break;
 8002940:	e02b      	b.n	800299a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002942:	69fb      	ldr	r3, [r7, #28]
 8002944:	0c9b      	lsrs	r3, r3, #18
 8002946:	f003 030f 	and.w	r3, r3, #15
 800294a:	3328      	adds	r3, #40	; 0x28
 800294c:	443b      	add	r3, r7
 800294e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002952:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002954:	69fb      	ldr	r3, [r7, #28]
 8002956:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800295a:	2b00      	cmp	r3, #0
 800295c:	d012      	beq.n	8002984 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800295e:	4b13      	ldr	r3, [pc, #76]	; (80029ac <HAL_RCC_GetSysClockFreq+0xb0>)
 8002960:	685b      	ldr	r3, [r3, #4]
 8002962:	0c5b      	lsrs	r3, r3, #17
 8002964:	f003 0301 	and.w	r3, r3, #1
 8002968:	3328      	adds	r3, #40	; 0x28
 800296a:	443b      	add	r3, r7
 800296c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002970:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002972:	697b      	ldr	r3, [r7, #20]
 8002974:	4a0e      	ldr	r2, [pc, #56]	; (80029b0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002976:	fb03 f202 	mul.w	r2, r3, r2
 800297a:	69bb      	ldr	r3, [r7, #24]
 800297c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002980:	627b      	str	r3, [r7, #36]	; 0x24
 8002982:	e004      	b.n	800298e <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002984:	697b      	ldr	r3, [r7, #20]
 8002986:	4a0b      	ldr	r2, [pc, #44]	; (80029b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002988:	fb02 f303 	mul.w	r3, r2, r3
 800298c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800298e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002990:	623b      	str	r3, [r7, #32]
      break;
 8002992:	e002      	b.n	800299a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002994:	4b06      	ldr	r3, [pc, #24]	; (80029b0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002996:	623b      	str	r3, [r7, #32]
      break;
 8002998:	bf00      	nop
    }
  }
  return sysclockfreq;
 800299a:	6a3b      	ldr	r3, [r7, #32]
}
 800299c:	4618      	mov	r0, r3
 800299e:	3728      	adds	r7, #40	; 0x28
 80029a0:	46bd      	mov	sp, r7
 80029a2:	bc90      	pop	{r4, r7}
 80029a4:	4770      	bx	lr
 80029a6:	bf00      	nop
 80029a8:	080079a0 	.word	0x080079a0
 80029ac:	40021000 	.word	0x40021000
 80029b0:	007a1200 	.word	0x007a1200
 80029b4:	003d0900 	.word	0x003d0900

080029b8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80029b8:	b480      	push	{r7}
 80029ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80029bc:	4b02      	ldr	r3, [pc, #8]	; (80029c8 <HAL_RCC_GetHCLKFreq+0x10>)
 80029be:	681b      	ldr	r3, [r3, #0]
}
 80029c0:	4618      	mov	r0, r3
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bc80      	pop	{r7}
 80029c6:	4770      	bx	lr
 80029c8:	20000000 	.word	0x20000000

080029cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80029d0:	f7ff fff2 	bl	80029b8 <HAL_RCC_GetHCLKFreq>
 80029d4:	4602      	mov	r2, r0
 80029d6:	4b05      	ldr	r3, [pc, #20]	; (80029ec <HAL_RCC_GetPCLK1Freq+0x20>)
 80029d8:	685b      	ldr	r3, [r3, #4]
 80029da:	0a1b      	lsrs	r3, r3, #8
 80029dc:	f003 0307 	and.w	r3, r3, #7
 80029e0:	4903      	ldr	r1, [pc, #12]	; (80029f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80029e2:	5ccb      	ldrb	r3, [r1, r3]
 80029e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80029e8:	4618      	mov	r0, r3
 80029ea:	bd80      	pop	{r7, pc}
 80029ec:	40021000 	.word	0x40021000
 80029f0:	080079d0 	.word	0x080079d0

080029f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80029f8:	f7ff ffde 	bl	80029b8 <HAL_RCC_GetHCLKFreq>
 80029fc:	4602      	mov	r2, r0
 80029fe:	4b05      	ldr	r3, [pc, #20]	; (8002a14 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002a00:	685b      	ldr	r3, [r3, #4]
 8002a02:	0adb      	lsrs	r3, r3, #11
 8002a04:	f003 0307 	and.w	r3, r3, #7
 8002a08:	4903      	ldr	r1, [pc, #12]	; (8002a18 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002a0a:	5ccb      	ldrb	r3, [r1, r3]
 8002a0c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a10:	4618      	mov	r0, r3
 8002a12:	bd80      	pop	{r7, pc}
 8002a14:	40021000 	.word	0x40021000
 8002a18:	080079d0 	.word	0x080079d0

08002a1c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002a1c:	b480      	push	{r7}
 8002a1e:	b085      	sub	sp, #20
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002a24:	4b0a      	ldr	r3, [pc, #40]	; (8002a50 <RCC_Delay+0x34>)
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	4a0a      	ldr	r2, [pc, #40]	; (8002a54 <RCC_Delay+0x38>)
 8002a2a:	fba2 2303 	umull	r2, r3, r2, r3
 8002a2e:	0a5b      	lsrs	r3, r3, #9
 8002a30:	687a      	ldr	r2, [r7, #4]
 8002a32:	fb02 f303 	mul.w	r3, r2, r3
 8002a36:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002a38:	bf00      	nop
  }
  while (Delay --);
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	1e5a      	subs	r2, r3, #1
 8002a3e:	60fa      	str	r2, [r7, #12]
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d1f9      	bne.n	8002a38 <RCC_Delay+0x1c>
}
 8002a44:	bf00      	nop
 8002a46:	bf00      	nop
 8002a48:	3714      	adds	r7, #20
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	bc80      	pop	{r7}
 8002a4e:	4770      	bx	lr
 8002a50:	20000000 	.word	0x20000000
 8002a54:	10624dd3 	.word	0x10624dd3

08002a58 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b086      	sub	sp, #24
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002a60:	2300      	movs	r3, #0
 8002a62:	613b      	str	r3, [r7, #16]
 8002a64:	2300      	movs	r3, #0
 8002a66:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f003 0301 	and.w	r3, r3, #1
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d07d      	beq.n	8002b70 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8002a74:	2300      	movs	r3, #0
 8002a76:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a78:	4b4f      	ldr	r3, [pc, #316]	; (8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002a7a:	69db      	ldr	r3, [r3, #28]
 8002a7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d10d      	bne.n	8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a84:	4b4c      	ldr	r3, [pc, #304]	; (8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002a86:	69db      	ldr	r3, [r3, #28]
 8002a88:	4a4b      	ldr	r2, [pc, #300]	; (8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002a8a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a8e:	61d3      	str	r3, [r2, #28]
 8002a90:	4b49      	ldr	r3, [pc, #292]	; (8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002a92:	69db      	ldr	r3, [r3, #28]
 8002a94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a98:	60bb      	str	r3, [r7, #8]
 8002a9a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a9c:	2301      	movs	r3, #1
 8002a9e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002aa0:	4b46      	ldr	r3, [pc, #280]	; (8002bbc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d118      	bne.n	8002ade <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002aac:	4b43      	ldr	r3, [pc, #268]	; (8002bbc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	4a42      	ldr	r2, [pc, #264]	; (8002bbc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002ab2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ab6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ab8:	f7fe fcf2 	bl	80014a0 <HAL_GetTick>
 8002abc:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002abe:	e008      	b.n	8002ad2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ac0:	f7fe fcee 	bl	80014a0 <HAL_GetTick>
 8002ac4:	4602      	mov	r2, r0
 8002ac6:	693b      	ldr	r3, [r7, #16]
 8002ac8:	1ad3      	subs	r3, r2, r3
 8002aca:	2b64      	cmp	r3, #100	; 0x64
 8002acc:	d901      	bls.n	8002ad2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8002ace:	2303      	movs	r3, #3
 8002ad0:	e06d      	b.n	8002bae <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ad2:	4b3a      	ldr	r3, [pc, #232]	; (8002bbc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d0f0      	beq.n	8002ac0 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002ade:	4b36      	ldr	r3, [pc, #216]	; (8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ae0:	6a1b      	ldr	r3, [r3, #32]
 8002ae2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002ae6:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d02e      	beq.n	8002b4c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	685b      	ldr	r3, [r3, #4]
 8002af2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002af6:	68fa      	ldr	r2, [r7, #12]
 8002af8:	429a      	cmp	r2, r3
 8002afa:	d027      	beq.n	8002b4c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002afc:	4b2e      	ldr	r3, [pc, #184]	; (8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002afe:	6a1b      	ldr	r3, [r3, #32]
 8002b00:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002b04:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002b06:	4b2e      	ldr	r3, [pc, #184]	; (8002bc0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002b08:	2201      	movs	r2, #1
 8002b0a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002b0c:	4b2c      	ldr	r3, [pc, #176]	; (8002bc0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002b0e:	2200      	movs	r2, #0
 8002b10:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002b12:	4a29      	ldr	r2, [pc, #164]	; (8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	f003 0301 	and.w	r3, r3, #1
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d014      	beq.n	8002b4c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b22:	f7fe fcbd 	bl	80014a0 <HAL_GetTick>
 8002b26:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b28:	e00a      	b.n	8002b40 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b2a:	f7fe fcb9 	bl	80014a0 <HAL_GetTick>
 8002b2e:	4602      	mov	r2, r0
 8002b30:	693b      	ldr	r3, [r7, #16]
 8002b32:	1ad3      	subs	r3, r2, r3
 8002b34:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b38:	4293      	cmp	r3, r2
 8002b3a:	d901      	bls.n	8002b40 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002b3c:	2303      	movs	r3, #3
 8002b3e:	e036      	b.n	8002bae <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b40:	4b1d      	ldr	r3, [pc, #116]	; (8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b42:	6a1b      	ldr	r3, [r3, #32]
 8002b44:	f003 0302 	and.w	r3, r3, #2
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d0ee      	beq.n	8002b2a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002b4c:	4b1a      	ldr	r3, [pc, #104]	; (8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b4e:	6a1b      	ldr	r3, [r3, #32]
 8002b50:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	685b      	ldr	r3, [r3, #4]
 8002b58:	4917      	ldr	r1, [pc, #92]	; (8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b5a:	4313      	orrs	r3, r2
 8002b5c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002b5e:	7dfb      	ldrb	r3, [r7, #23]
 8002b60:	2b01      	cmp	r3, #1
 8002b62:	d105      	bne.n	8002b70 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b64:	4b14      	ldr	r3, [pc, #80]	; (8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b66:	69db      	ldr	r3, [r3, #28]
 8002b68:	4a13      	ldr	r2, [pc, #76]	; (8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b6a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002b6e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f003 0302 	and.w	r3, r3, #2
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d008      	beq.n	8002b8e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002b7c:	4b0e      	ldr	r3, [pc, #56]	; (8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b7e:	685b      	ldr	r3, [r3, #4]
 8002b80:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	689b      	ldr	r3, [r3, #8]
 8002b88:	490b      	ldr	r1, [pc, #44]	; (8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b8a:	4313      	orrs	r3, r2
 8002b8c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f003 0310 	and.w	r3, r3, #16
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d008      	beq.n	8002bac <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002b9a:	4b07      	ldr	r3, [pc, #28]	; (8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b9c:	685b      	ldr	r3, [r3, #4]
 8002b9e:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	68db      	ldr	r3, [r3, #12]
 8002ba6:	4904      	ldr	r1, [pc, #16]	; (8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ba8:	4313      	orrs	r3, r2
 8002baa:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002bac:	2300      	movs	r3, #0
}
 8002bae:	4618      	mov	r0, r3
 8002bb0:	3718      	adds	r7, #24
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	bd80      	pop	{r7, pc}
 8002bb6:	bf00      	nop
 8002bb8:	40021000 	.word	0x40021000
 8002bbc:	40007000 	.word	0x40007000
 8002bc0:	42420440 	.word	0x42420440

08002bc4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8002bc4:	b590      	push	{r4, r7, lr}
 8002bc6:	b08d      	sub	sp, #52	; 0x34
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002bcc:	4b58      	ldr	r3, [pc, #352]	; (8002d30 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 8002bce:	f107 040c 	add.w	r4, r7, #12
 8002bd2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002bd4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002bd8:	f240 2301 	movw	r3, #513	; 0x201
 8002bdc:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8002bde:	2300      	movs	r3, #0
 8002be0:	627b      	str	r3, [r7, #36]	; 0x24
 8002be2:	2300      	movs	r3, #0
 8002be4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002be6:	2300      	movs	r3, #0
 8002be8:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8002bea:	2300      	movs	r3, #0
 8002bec:	61fb      	str	r3, [r7, #28]
 8002bee:	2300      	movs	r3, #0
 8002bf0:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	2b10      	cmp	r3, #16
 8002bf6:	d00a      	beq.n	8002c0e <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	2b10      	cmp	r3, #16
 8002bfc:	f200 808e 	bhi.w	8002d1c <HAL_RCCEx_GetPeriphCLKFreq+0x158>
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	2b01      	cmp	r3, #1
 8002c04:	d049      	beq.n	8002c9a <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	2b02      	cmp	r3, #2
 8002c0a:	d079      	beq.n	8002d00 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8002c0c:	e086      	b.n	8002d1c <HAL_RCCEx_GetPeriphCLKFreq+0x158>
      temp_reg = RCC->CFGR;
 8002c0e:	4b49      	ldr	r3, [pc, #292]	; (8002d34 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8002c10:	685b      	ldr	r3, [r3, #4]
 8002c12:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8002c14:	4b47      	ldr	r3, [pc, #284]	; (8002d34 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d07f      	beq.n	8002d20 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002c20:	69fb      	ldr	r3, [r7, #28]
 8002c22:	0c9b      	lsrs	r3, r3, #18
 8002c24:	f003 030f 	and.w	r3, r3, #15
 8002c28:	3330      	adds	r3, #48	; 0x30
 8002c2a:	443b      	add	r3, r7
 8002c2c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002c30:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002c32:	69fb      	ldr	r3, [r7, #28]
 8002c34:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d017      	beq.n	8002c6c <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002c3c:	4b3d      	ldr	r3, [pc, #244]	; (8002d34 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8002c3e:	685b      	ldr	r3, [r3, #4]
 8002c40:	0c5b      	lsrs	r3, r3, #17
 8002c42:	f003 0301 	and.w	r3, r3, #1
 8002c46:	3330      	adds	r3, #48	; 0x30
 8002c48:	443b      	add	r3, r7
 8002c4a:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002c4e:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002c50:	69fb      	ldr	r3, [r7, #28]
 8002c52:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d00d      	beq.n	8002c76 <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8002c5a:	4a37      	ldr	r2, [pc, #220]	; (8002d38 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8002c5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c5e:	fbb2 f2f3 	udiv	r2, r2, r3
 8002c62:	6a3b      	ldr	r3, [r7, #32]
 8002c64:	fb02 f303 	mul.w	r3, r2, r3
 8002c68:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002c6a:	e004      	b.n	8002c76 <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002c6c:	6a3b      	ldr	r3, [r7, #32]
 8002c6e:	4a33      	ldr	r2, [pc, #204]	; (8002d3c <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8002c70:	fb02 f303 	mul.w	r3, r2, r3
 8002c74:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8002c76:	4b2f      	ldr	r3, [pc, #188]	; (8002d34 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8002c78:	685b      	ldr	r3, [r3, #4]
 8002c7a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c7e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002c82:	d102      	bne.n	8002c8a <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
          frequency = pllclk;
 8002c84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c86:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8002c88:	e04a      	b.n	8002d20 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
          frequency = (pllclk * 2) / 3;
 8002c8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c8c:	005b      	lsls	r3, r3, #1
 8002c8e:	4a2c      	ldr	r2, [pc, #176]	; (8002d40 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 8002c90:	fba2 2303 	umull	r2, r3, r2, r3
 8002c94:	085b      	lsrs	r3, r3, #1
 8002c96:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8002c98:	e042      	b.n	8002d20 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
      temp_reg = RCC->BDCR;
 8002c9a:	4b26      	ldr	r3, [pc, #152]	; (8002d34 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8002c9c:	6a1b      	ldr	r3, [r3, #32]
 8002c9e:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8002ca0:	69fb      	ldr	r3, [r7, #28]
 8002ca2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002ca6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002caa:	d108      	bne.n	8002cbe <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
 8002cac:	69fb      	ldr	r3, [r7, #28]
 8002cae:	f003 0302 	and.w	r3, r3, #2
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d003      	beq.n	8002cbe <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
        frequency = LSE_VALUE;
 8002cb6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002cba:	62bb      	str	r3, [r7, #40]	; 0x28
 8002cbc:	e01f      	b.n	8002cfe <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8002cbe:	69fb      	ldr	r3, [r7, #28]
 8002cc0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002cc4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002cc8:	d109      	bne.n	8002cde <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
 8002cca:	4b1a      	ldr	r3, [pc, #104]	; (8002d34 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8002ccc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cce:	f003 0302 	and.w	r3, r3, #2
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d003      	beq.n	8002cde <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
        frequency = LSI_VALUE;
 8002cd6:	f649 4340 	movw	r3, #40000	; 0x9c40
 8002cda:	62bb      	str	r3, [r7, #40]	; 0x28
 8002cdc:	e00f      	b.n	8002cfe <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8002cde:	69fb      	ldr	r3, [r7, #28]
 8002ce0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002ce4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002ce8:	d11c      	bne.n	8002d24 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 8002cea:	4b12      	ldr	r3, [pc, #72]	; (8002d34 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d016      	beq.n	8002d24 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
        frequency = HSE_VALUE / 128U;
 8002cf6:	f24f 4324 	movw	r3, #62500	; 0xf424
 8002cfa:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8002cfc:	e012      	b.n	8002d24 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 8002cfe:	e011      	b.n	8002d24 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8002d00:	f7ff fe78 	bl	80029f4 <HAL_RCC_GetPCLK2Freq>
 8002d04:	4602      	mov	r2, r0
 8002d06:	4b0b      	ldr	r3, [pc, #44]	; (8002d34 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8002d08:	685b      	ldr	r3, [r3, #4]
 8002d0a:	0b9b      	lsrs	r3, r3, #14
 8002d0c:	f003 0303 	and.w	r3, r3, #3
 8002d10:	3301      	adds	r3, #1
 8002d12:	005b      	lsls	r3, r3, #1
 8002d14:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d18:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8002d1a:	e004      	b.n	8002d26 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8002d1c:	bf00      	nop
 8002d1e:	e002      	b.n	8002d26 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8002d20:	bf00      	nop
 8002d22:	e000      	b.n	8002d26 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8002d24:	bf00      	nop
    }
  }
  return (frequency);
 8002d26:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8002d28:	4618      	mov	r0, r3
 8002d2a:	3734      	adds	r7, #52	; 0x34
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	bd90      	pop	{r4, r7, pc}
 8002d30:	080079b0 	.word	0x080079b0
 8002d34:	40021000 	.word	0x40021000
 8002d38:	007a1200 	.word	0x007a1200
 8002d3c:	003d0900 	.word	0x003d0900
 8002d40:	aaaaaaab 	.word	0xaaaaaaab

08002d44 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b082      	sub	sp, #8
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d101      	bne.n	8002d56 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002d52:	2301      	movs	r3, #1
 8002d54:	e03f      	b.n	8002dd6 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d5c:	b2db      	uxtb	r3, r3
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d106      	bne.n	8002d70 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	2200      	movs	r2, #0
 8002d66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002d6a:	6878      	ldr	r0, [r7, #4]
 8002d6c:	f7fe f9e2 	bl	8001134 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2224      	movs	r2, #36	; 0x24
 8002d74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	68da      	ldr	r2, [r3, #12]
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002d86:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002d88:	6878      	ldr	r0, [r7, #4]
 8002d8a:	f000 f905 	bl	8002f98 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	691a      	ldr	r2, [r3, #16]
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002d9c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	695a      	ldr	r2, [r3, #20]
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002dac:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	68da      	ldr	r2, [r3, #12]
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002dbc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2220      	movs	r2, #32
 8002dc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2220      	movs	r2, #32
 8002dd0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002dd4:	2300      	movs	r3, #0
}
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	3708      	adds	r7, #8
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	bd80      	pop	{r7, pc}

08002dde <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002dde:	b580      	push	{r7, lr}
 8002de0:	b08a      	sub	sp, #40	; 0x28
 8002de2:	af02      	add	r7, sp, #8
 8002de4:	60f8      	str	r0, [r7, #12]
 8002de6:	60b9      	str	r1, [r7, #8]
 8002de8:	603b      	str	r3, [r7, #0]
 8002dea:	4613      	mov	r3, r2
 8002dec:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002dee:	2300      	movs	r3, #0
 8002df0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002df8:	b2db      	uxtb	r3, r3
 8002dfa:	2b20      	cmp	r3, #32
 8002dfc:	d17c      	bne.n	8002ef8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002dfe:	68bb      	ldr	r3, [r7, #8]
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d002      	beq.n	8002e0a <HAL_UART_Transmit+0x2c>
 8002e04:	88fb      	ldrh	r3, [r7, #6]
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d101      	bne.n	8002e0e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002e0a:	2301      	movs	r3, #1
 8002e0c:	e075      	b.n	8002efa <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e14:	2b01      	cmp	r3, #1
 8002e16:	d101      	bne.n	8002e1c <HAL_UART_Transmit+0x3e>
 8002e18:	2302      	movs	r3, #2
 8002e1a:	e06e      	b.n	8002efa <HAL_UART_Transmit+0x11c>
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	2201      	movs	r2, #1
 8002e20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	2200      	movs	r2, #0
 8002e28:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	2221      	movs	r2, #33	; 0x21
 8002e2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002e32:	f7fe fb35 	bl	80014a0 <HAL_GetTick>
 8002e36:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	88fa      	ldrh	r2, [r7, #6]
 8002e3c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	88fa      	ldrh	r2, [r7, #6]
 8002e42:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	689b      	ldr	r3, [r3, #8]
 8002e48:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e4c:	d108      	bne.n	8002e60 <HAL_UART_Transmit+0x82>
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	691b      	ldr	r3, [r3, #16]
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d104      	bne.n	8002e60 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002e56:	2300      	movs	r3, #0
 8002e58:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002e5a:	68bb      	ldr	r3, [r7, #8]
 8002e5c:	61bb      	str	r3, [r7, #24]
 8002e5e:	e003      	b.n	8002e68 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002e60:	68bb      	ldr	r3, [r7, #8]
 8002e62:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002e64:	2300      	movs	r3, #0
 8002e66:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002e70:	e02a      	b.n	8002ec8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002e72:	683b      	ldr	r3, [r7, #0]
 8002e74:	9300      	str	r3, [sp, #0]
 8002e76:	697b      	ldr	r3, [r7, #20]
 8002e78:	2200      	movs	r2, #0
 8002e7a:	2180      	movs	r1, #128	; 0x80
 8002e7c:	68f8      	ldr	r0, [r7, #12]
 8002e7e:	f000 f840 	bl	8002f02 <UART_WaitOnFlagUntilTimeout>
 8002e82:	4603      	mov	r3, r0
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d001      	beq.n	8002e8c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002e88:	2303      	movs	r3, #3
 8002e8a:	e036      	b.n	8002efa <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002e8c:	69fb      	ldr	r3, [r7, #28]
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d10b      	bne.n	8002eaa <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002e92:	69bb      	ldr	r3, [r7, #24]
 8002e94:	881b      	ldrh	r3, [r3, #0]
 8002e96:	461a      	mov	r2, r3
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002ea0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002ea2:	69bb      	ldr	r3, [r7, #24]
 8002ea4:	3302      	adds	r3, #2
 8002ea6:	61bb      	str	r3, [r7, #24]
 8002ea8:	e007      	b.n	8002eba <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002eaa:	69fb      	ldr	r3, [r7, #28]
 8002eac:	781a      	ldrb	r2, [r3, #0]
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002eb4:	69fb      	ldr	r3, [r7, #28]
 8002eb6:	3301      	adds	r3, #1
 8002eb8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002ebe:	b29b      	uxth	r3, r3
 8002ec0:	3b01      	subs	r3, #1
 8002ec2:	b29a      	uxth	r2, r3
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002ecc:	b29b      	uxth	r3, r3
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d1cf      	bne.n	8002e72 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002ed2:	683b      	ldr	r3, [r7, #0]
 8002ed4:	9300      	str	r3, [sp, #0]
 8002ed6:	697b      	ldr	r3, [r7, #20]
 8002ed8:	2200      	movs	r2, #0
 8002eda:	2140      	movs	r1, #64	; 0x40
 8002edc:	68f8      	ldr	r0, [r7, #12]
 8002ede:	f000 f810 	bl	8002f02 <UART_WaitOnFlagUntilTimeout>
 8002ee2:	4603      	mov	r3, r0
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d001      	beq.n	8002eec <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002ee8:	2303      	movs	r3, #3
 8002eea:	e006      	b.n	8002efa <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	2220      	movs	r2, #32
 8002ef0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002ef4:	2300      	movs	r3, #0
 8002ef6:	e000      	b.n	8002efa <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002ef8:	2302      	movs	r3, #2
  }
}
 8002efa:	4618      	mov	r0, r3
 8002efc:	3720      	adds	r7, #32
 8002efe:	46bd      	mov	sp, r7
 8002f00:	bd80      	pop	{r7, pc}

08002f02 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002f02:	b580      	push	{r7, lr}
 8002f04:	b084      	sub	sp, #16
 8002f06:	af00      	add	r7, sp, #0
 8002f08:	60f8      	str	r0, [r7, #12]
 8002f0a:	60b9      	str	r1, [r7, #8]
 8002f0c:	603b      	str	r3, [r7, #0]
 8002f0e:	4613      	mov	r3, r2
 8002f10:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002f12:	e02c      	b.n	8002f6e <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f14:	69bb      	ldr	r3, [r7, #24]
 8002f16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f1a:	d028      	beq.n	8002f6e <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002f1c:	69bb      	ldr	r3, [r7, #24]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d007      	beq.n	8002f32 <UART_WaitOnFlagUntilTimeout+0x30>
 8002f22:	f7fe fabd 	bl	80014a0 <HAL_GetTick>
 8002f26:	4602      	mov	r2, r0
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	1ad3      	subs	r3, r2, r3
 8002f2c:	69ba      	ldr	r2, [r7, #24]
 8002f2e:	429a      	cmp	r2, r3
 8002f30:	d21d      	bcs.n	8002f6e <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	68da      	ldr	r2, [r3, #12]
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002f40:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	695a      	ldr	r2, [r3, #20]
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f022 0201 	bic.w	r2, r2, #1
 8002f50:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	2220      	movs	r2, #32
 8002f56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	2220      	movs	r2, #32
 8002f5e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	2200      	movs	r2, #0
 8002f66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002f6a:	2303      	movs	r3, #3
 8002f6c:	e00f      	b.n	8002f8e <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	681a      	ldr	r2, [r3, #0]
 8002f74:	68bb      	ldr	r3, [r7, #8]
 8002f76:	4013      	ands	r3, r2
 8002f78:	68ba      	ldr	r2, [r7, #8]
 8002f7a:	429a      	cmp	r2, r3
 8002f7c:	bf0c      	ite	eq
 8002f7e:	2301      	moveq	r3, #1
 8002f80:	2300      	movne	r3, #0
 8002f82:	b2db      	uxtb	r3, r3
 8002f84:	461a      	mov	r2, r3
 8002f86:	79fb      	ldrb	r3, [r7, #7]
 8002f88:	429a      	cmp	r2, r3
 8002f8a:	d0c3      	beq.n	8002f14 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002f8c:	2300      	movs	r3, #0
}
 8002f8e:	4618      	mov	r0, r3
 8002f90:	3710      	adds	r7, #16
 8002f92:	46bd      	mov	sp, r7
 8002f94:	bd80      	pop	{r7, pc}
	...

08002f98 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b084      	sub	sp, #16
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	691b      	ldr	r3, [r3, #16]
 8002fa6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	68da      	ldr	r2, [r3, #12]
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	430a      	orrs	r2, r1
 8002fb4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	689a      	ldr	r2, [r3, #8]
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	691b      	ldr	r3, [r3, #16]
 8002fbe:	431a      	orrs	r2, r3
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	695b      	ldr	r3, [r3, #20]
 8002fc4:	4313      	orrs	r3, r2
 8002fc6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	68db      	ldr	r3, [r3, #12]
 8002fce:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002fd2:	f023 030c 	bic.w	r3, r3, #12
 8002fd6:	687a      	ldr	r2, [r7, #4]
 8002fd8:	6812      	ldr	r2, [r2, #0]
 8002fda:	68b9      	ldr	r1, [r7, #8]
 8002fdc:	430b      	orrs	r3, r1
 8002fde:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	695b      	ldr	r3, [r3, #20]
 8002fe6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	699a      	ldr	r2, [r3, #24]
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	430a      	orrs	r2, r1
 8002ff4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	4a2c      	ldr	r2, [pc, #176]	; (80030ac <UART_SetConfig+0x114>)
 8002ffc:	4293      	cmp	r3, r2
 8002ffe:	d103      	bne.n	8003008 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003000:	f7ff fcf8 	bl	80029f4 <HAL_RCC_GetPCLK2Freq>
 8003004:	60f8      	str	r0, [r7, #12]
 8003006:	e002      	b.n	800300e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003008:	f7ff fce0 	bl	80029cc <HAL_RCC_GetPCLK1Freq>
 800300c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800300e:	68fa      	ldr	r2, [r7, #12]
 8003010:	4613      	mov	r3, r2
 8003012:	009b      	lsls	r3, r3, #2
 8003014:	4413      	add	r3, r2
 8003016:	009a      	lsls	r2, r3, #2
 8003018:	441a      	add	r2, r3
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	685b      	ldr	r3, [r3, #4]
 800301e:	009b      	lsls	r3, r3, #2
 8003020:	fbb2 f3f3 	udiv	r3, r2, r3
 8003024:	4a22      	ldr	r2, [pc, #136]	; (80030b0 <UART_SetConfig+0x118>)
 8003026:	fba2 2303 	umull	r2, r3, r2, r3
 800302a:	095b      	lsrs	r3, r3, #5
 800302c:	0119      	lsls	r1, r3, #4
 800302e:	68fa      	ldr	r2, [r7, #12]
 8003030:	4613      	mov	r3, r2
 8003032:	009b      	lsls	r3, r3, #2
 8003034:	4413      	add	r3, r2
 8003036:	009a      	lsls	r2, r3, #2
 8003038:	441a      	add	r2, r3
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	685b      	ldr	r3, [r3, #4]
 800303e:	009b      	lsls	r3, r3, #2
 8003040:	fbb2 f2f3 	udiv	r2, r2, r3
 8003044:	4b1a      	ldr	r3, [pc, #104]	; (80030b0 <UART_SetConfig+0x118>)
 8003046:	fba3 0302 	umull	r0, r3, r3, r2
 800304a:	095b      	lsrs	r3, r3, #5
 800304c:	2064      	movs	r0, #100	; 0x64
 800304e:	fb00 f303 	mul.w	r3, r0, r3
 8003052:	1ad3      	subs	r3, r2, r3
 8003054:	011b      	lsls	r3, r3, #4
 8003056:	3332      	adds	r3, #50	; 0x32
 8003058:	4a15      	ldr	r2, [pc, #84]	; (80030b0 <UART_SetConfig+0x118>)
 800305a:	fba2 2303 	umull	r2, r3, r2, r3
 800305e:	095b      	lsrs	r3, r3, #5
 8003060:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003064:	4419      	add	r1, r3
 8003066:	68fa      	ldr	r2, [r7, #12]
 8003068:	4613      	mov	r3, r2
 800306a:	009b      	lsls	r3, r3, #2
 800306c:	4413      	add	r3, r2
 800306e:	009a      	lsls	r2, r3, #2
 8003070:	441a      	add	r2, r3
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	685b      	ldr	r3, [r3, #4]
 8003076:	009b      	lsls	r3, r3, #2
 8003078:	fbb2 f2f3 	udiv	r2, r2, r3
 800307c:	4b0c      	ldr	r3, [pc, #48]	; (80030b0 <UART_SetConfig+0x118>)
 800307e:	fba3 0302 	umull	r0, r3, r3, r2
 8003082:	095b      	lsrs	r3, r3, #5
 8003084:	2064      	movs	r0, #100	; 0x64
 8003086:	fb00 f303 	mul.w	r3, r0, r3
 800308a:	1ad3      	subs	r3, r2, r3
 800308c:	011b      	lsls	r3, r3, #4
 800308e:	3332      	adds	r3, #50	; 0x32
 8003090:	4a07      	ldr	r2, [pc, #28]	; (80030b0 <UART_SetConfig+0x118>)
 8003092:	fba2 2303 	umull	r2, r3, r2, r3
 8003096:	095b      	lsrs	r3, r3, #5
 8003098:	f003 020f 	and.w	r2, r3, #15
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	440a      	add	r2, r1
 80030a2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80030a4:	bf00      	nop
 80030a6:	3710      	adds	r7, #16
 80030a8:	46bd      	mov	sp, r7
 80030aa:	bd80      	pop	{r7, pc}
 80030ac:	40013800 	.word	0x40013800
 80030b0:	51eb851f 	.word	0x51eb851f

080030b4 <__errno>:
 80030b4:	4b01      	ldr	r3, [pc, #4]	; (80030bc <__errno+0x8>)
 80030b6:	6818      	ldr	r0, [r3, #0]
 80030b8:	4770      	bx	lr
 80030ba:	bf00      	nop
 80030bc:	2000000c 	.word	0x2000000c

080030c0 <__libc_init_array>:
 80030c0:	b570      	push	{r4, r5, r6, lr}
 80030c2:	2600      	movs	r6, #0
 80030c4:	4d0c      	ldr	r5, [pc, #48]	; (80030f8 <__libc_init_array+0x38>)
 80030c6:	4c0d      	ldr	r4, [pc, #52]	; (80030fc <__libc_init_array+0x3c>)
 80030c8:	1b64      	subs	r4, r4, r5
 80030ca:	10a4      	asrs	r4, r4, #2
 80030cc:	42a6      	cmp	r6, r4
 80030ce:	d109      	bne.n	80030e4 <__libc_init_array+0x24>
 80030d0:	f004 fc50 	bl	8007974 <_init>
 80030d4:	2600      	movs	r6, #0
 80030d6:	4d0a      	ldr	r5, [pc, #40]	; (8003100 <__libc_init_array+0x40>)
 80030d8:	4c0a      	ldr	r4, [pc, #40]	; (8003104 <__libc_init_array+0x44>)
 80030da:	1b64      	subs	r4, r4, r5
 80030dc:	10a4      	asrs	r4, r4, #2
 80030de:	42a6      	cmp	r6, r4
 80030e0:	d105      	bne.n	80030ee <__libc_init_array+0x2e>
 80030e2:	bd70      	pop	{r4, r5, r6, pc}
 80030e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80030e8:	4798      	blx	r3
 80030ea:	3601      	adds	r6, #1
 80030ec:	e7ee      	b.n	80030cc <__libc_init_array+0xc>
 80030ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80030f2:	4798      	blx	r3
 80030f4:	3601      	adds	r6, #1
 80030f6:	e7f2      	b.n	80030de <__libc_init_array+0x1e>
 80030f8:	08007e7c 	.word	0x08007e7c
 80030fc:	08007e7c 	.word	0x08007e7c
 8003100:	08007e7c 	.word	0x08007e7c
 8003104:	08007e80 	.word	0x08007e80

08003108 <memset>:
 8003108:	4603      	mov	r3, r0
 800310a:	4402      	add	r2, r0
 800310c:	4293      	cmp	r3, r2
 800310e:	d100      	bne.n	8003112 <memset+0xa>
 8003110:	4770      	bx	lr
 8003112:	f803 1b01 	strb.w	r1, [r3], #1
 8003116:	e7f9      	b.n	800310c <memset+0x4>

08003118 <__cvt>:
 8003118:	2b00      	cmp	r3, #0
 800311a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800311e:	461f      	mov	r7, r3
 8003120:	bfbb      	ittet	lt
 8003122:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8003126:	461f      	movlt	r7, r3
 8003128:	2300      	movge	r3, #0
 800312a:	232d      	movlt	r3, #45	; 0x2d
 800312c:	b088      	sub	sp, #32
 800312e:	4614      	mov	r4, r2
 8003130:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8003132:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8003134:	7013      	strb	r3, [r2, #0]
 8003136:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8003138:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 800313c:	f023 0820 	bic.w	r8, r3, #32
 8003140:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003144:	d005      	beq.n	8003152 <__cvt+0x3a>
 8003146:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800314a:	d100      	bne.n	800314e <__cvt+0x36>
 800314c:	3501      	adds	r5, #1
 800314e:	2302      	movs	r3, #2
 8003150:	e000      	b.n	8003154 <__cvt+0x3c>
 8003152:	2303      	movs	r3, #3
 8003154:	aa07      	add	r2, sp, #28
 8003156:	9204      	str	r2, [sp, #16]
 8003158:	aa06      	add	r2, sp, #24
 800315a:	e9cd a202 	strd	sl, r2, [sp, #8]
 800315e:	e9cd 3500 	strd	r3, r5, [sp]
 8003162:	4622      	mov	r2, r4
 8003164:	463b      	mov	r3, r7
 8003166:	f001 fd83 	bl	8004c70 <_dtoa_r>
 800316a:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800316e:	4606      	mov	r6, r0
 8003170:	d102      	bne.n	8003178 <__cvt+0x60>
 8003172:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003174:	07db      	lsls	r3, r3, #31
 8003176:	d522      	bpl.n	80031be <__cvt+0xa6>
 8003178:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800317c:	eb06 0905 	add.w	r9, r6, r5
 8003180:	d110      	bne.n	80031a4 <__cvt+0x8c>
 8003182:	7833      	ldrb	r3, [r6, #0]
 8003184:	2b30      	cmp	r3, #48	; 0x30
 8003186:	d10a      	bne.n	800319e <__cvt+0x86>
 8003188:	2200      	movs	r2, #0
 800318a:	2300      	movs	r3, #0
 800318c:	4620      	mov	r0, r4
 800318e:	4639      	mov	r1, r7
 8003190:	f7fd fc0a 	bl	80009a8 <__aeabi_dcmpeq>
 8003194:	b918      	cbnz	r0, 800319e <__cvt+0x86>
 8003196:	f1c5 0501 	rsb	r5, r5, #1
 800319a:	f8ca 5000 	str.w	r5, [sl]
 800319e:	f8da 3000 	ldr.w	r3, [sl]
 80031a2:	4499      	add	r9, r3
 80031a4:	2200      	movs	r2, #0
 80031a6:	2300      	movs	r3, #0
 80031a8:	4620      	mov	r0, r4
 80031aa:	4639      	mov	r1, r7
 80031ac:	f7fd fbfc 	bl	80009a8 <__aeabi_dcmpeq>
 80031b0:	b108      	cbz	r0, 80031b6 <__cvt+0x9e>
 80031b2:	f8cd 901c 	str.w	r9, [sp, #28]
 80031b6:	2230      	movs	r2, #48	; 0x30
 80031b8:	9b07      	ldr	r3, [sp, #28]
 80031ba:	454b      	cmp	r3, r9
 80031bc:	d307      	bcc.n	80031ce <__cvt+0xb6>
 80031be:	4630      	mov	r0, r6
 80031c0:	9b07      	ldr	r3, [sp, #28]
 80031c2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80031c4:	1b9b      	subs	r3, r3, r6
 80031c6:	6013      	str	r3, [r2, #0]
 80031c8:	b008      	add	sp, #32
 80031ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80031ce:	1c59      	adds	r1, r3, #1
 80031d0:	9107      	str	r1, [sp, #28]
 80031d2:	701a      	strb	r2, [r3, #0]
 80031d4:	e7f0      	b.n	80031b8 <__cvt+0xa0>

080031d6 <__exponent>:
 80031d6:	4603      	mov	r3, r0
 80031d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80031da:	2900      	cmp	r1, #0
 80031dc:	f803 2b02 	strb.w	r2, [r3], #2
 80031e0:	bfb6      	itet	lt
 80031e2:	222d      	movlt	r2, #45	; 0x2d
 80031e4:	222b      	movge	r2, #43	; 0x2b
 80031e6:	4249      	neglt	r1, r1
 80031e8:	2909      	cmp	r1, #9
 80031ea:	7042      	strb	r2, [r0, #1]
 80031ec:	dd2b      	ble.n	8003246 <__exponent+0x70>
 80031ee:	f10d 0407 	add.w	r4, sp, #7
 80031f2:	46a4      	mov	ip, r4
 80031f4:	270a      	movs	r7, #10
 80031f6:	fb91 f6f7 	sdiv	r6, r1, r7
 80031fa:	460a      	mov	r2, r1
 80031fc:	46a6      	mov	lr, r4
 80031fe:	fb07 1516 	mls	r5, r7, r6, r1
 8003202:	2a63      	cmp	r2, #99	; 0x63
 8003204:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8003208:	4631      	mov	r1, r6
 800320a:	f104 34ff 	add.w	r4, r4, #4294967295
 800320e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8003212:	dcf0      	bgt.n	80031f6 <__exponent+0x20>
 8003214:	3130      	adds	r1, #48	; 0x30
 8003216:	f1ae 0502 	sub.w	r5, lr, #2
 800321a:	f804 1c01 	strb.w	r1, [r4, #-1]
 800321e:	4629      	mov	r1, r5
 8003220:	1c44      	adds	r4, r0, #1
 8003222:	4561      	cmp	r1, ip
 8003224:	d30a      	bcc.n	800323c <__exponent+0x66>
 8003226:	f10d 0209 	add.w	r2, sp, #9
 800322a:	eba2 020e 	sub.w	r2, r2, lr
 800322e:	4565      	cmp	r5, ip
 8003230:	bf88      	it	hi
 8003232:	2200      	movhi	r2, #0
 8003234:	4413      	add	r3, r2
 8003236:	1a18      	subs	r0, r3, r0
 8003238:	b003      	add	sp, #12
 800323a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800323c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003240:	f804 2f01 	strb.w	r2, [r4, #1]!
 8003244:	e7ed      	b.n	8003222 <__exponent+0x4c>
 8003246:	2330      	movs	r3, #48	; 0x30
 8003248:	3130      	adds	r1, #48	; 0x30
 800324a:	7083      	strb	r3, [r0, #2]
 800324c:	70c1      	strb	r1, [r0, #3]
 800324e:	1d03      	adds	r3, r0, #4
 8003250:	e7f1      	b.n	8003236 <__exponent+0x60>
	...

08003254 <_printf_float>:
 8003254:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003258:	b091      	sub	sp, #68	; 0x44
 800325a:	460c      	mov	r4, r1
 800325c:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8003260:	4616      	mov	r6, r2
 8003262:	461f      	mov	r7, r3
 8003264:	4605      	mov	r5, r0
 8003266:	f002 fe57 	bl	8005f18 <_localeconv_r>
 800326a:	6803      	ldr	r3, [r0, #0]
 800326c:	4618      	mov	r0, r3
 800326e:	9309      	str	r3, [sp, #36]	; 0x24
 8003270:	f7fc ff6e 	bl	8000150 <strlen>
 8003274:	2300      	movs	r3, #0
 8003276:	930e      	str	r3, [sp, #56]	; 0x38
 8003278:	f8d8 3000 	ldr.w	r3, [r8]
 800327c:	900a      	str	r0, [sp, #40]	; 0x28
 800327e:	3307      	adds	r3, #7
 8003280:	f023 0307 	bic.w	r3, r3, #7
 8003284:	f103 0208 	add.w	r2, r3, #8
 8003288:	f894 9018 	ldrb.w	r9, [r4, #24]
 800328c:	f8d4 b000 	ldr.w	fp, [r4]
 8003290:	f8c8 2000 	str.w	r2, [r8]
 8003294:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003298:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800329c:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 80032a0:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 80032a4:	930b      	str	r3, [sp, #44]	; 0x2c
 80032a6:	f04f 32ff 	mov.w	r2, #4294967295
 80032aa:	4640      	mov	r0, r8
 80032ac:	4b9c      	ldr	r3, [pc, #624]	; (8003520 <_printf_float+0x2cc>)
 80032ae:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80032b0:	f7fd fbac 	bl	8000a0c <__aeabi_dcmpun>
 80032b4:	bb70      	cbnz	r0, 8003314 <_printf_float+0xc0>
 80032b6:	f04f 32ff 	mov.w	r2, #4294967295
 80032ba:	4640      	mov	r0, r8
 80032bc:	4b98      	ldr	r3, [pc, #608]	; (8003520 <_printf_float+0x2cc>)
 80032be:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80032c0:	f7fd fb86 	bl	80009d0 <__aeabi_dcmple>
 80032c4:	bb30      	cbnz	r0, 8003314 <_printf_float+0xc0>
 80032c6:	2200      	movs	r2, #0
 80032c8:	2300      	movs	r3, #0
 80032ca:	4640      	mov	r0, r8
 80032cc:	4651      	mov	r1, sl
 80032ce:	f7fd fb75 	bl	80009bc <__aeabi_dcmplt>
 80032d2:	b110      	cbz	r0, 80032da <_printf_float+0x86>
 80032d4:	232d      	movs	r3, #45	; 0x2d
 80032d6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80032da:	4b92      	ldr	r3, [pc, #584]	; (8003524 <_printf_float+0x2d0>)
 80032dc:	4892      	ldr	r0, [pc, #584]	; (8003528 <_printf_float+0x2d4>)
 80032de:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80032e2:	bf94      	ite	ls
 80032e4:	4698      	movls	r8, r3
 80032e6:	4680      	movhi	r8, r0
 80032e8:	2303      	movs	r3, #3
 80032ea:	f04f 0a00 	mov.w	sl, #0
 80032ee:	6123      	str	r3, [r4, #16]
 80032f0:	f02b 0304 	bic.w	r3, fp, #4
 80032f4:	6023      	str	r3, [r4, #0]
 80032f6:	4633      	mov	r3, r6
 80032f8:	4621      	mov	r1, r4
 80032fa:	4628      	mov	r0, r5
 80032fc:	9700      	str	r7, [sp, #0]
 80032fe:	aa0f      	add	r2, sp, #60	; 0x3c
 8003300:	f000 f9d4 	bl	80036ac <_printf_common>
 8003304:	3001      	adds	r0, #1
 8003306:	f040 8090 	bne.w	800342a <_printf_float+0x1d6>
 800330a:	f04f 30ff 	mov.w	r0, #4294967295
 800330e:	b011      	add	sp, #68	; 0x44
 8003310:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003314:	4642      	mov	r2, r8
 8003316:	4653      	mov	r3, sl
 8003318:	4640      	mov	r0, r8
 800331a:	4651      	mov	r1, sl
 800331c:	f7fd fb76 	bl	8000a0c <__aeabi_dcmpun>
 8003320:	b148      	cbz	r0, 8003336 <_printf_float+0xe2>
 8003322:	f1ba 0f00 	cmp.w	sl, #0
 8003326:	bfb8      	it	lt
 8003328:	232d      	movlt	r3, #45	; 0x2d
 800332a:	4880      	ldr	r0, [pc, #512]	; (800352c <_printf_float+0x2d8>)
 800332c:	bfb8      	it	lt
 800332e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8003332:	4b7f      	ldr	r3, [pc, #508]	; (8003530 <_printf_float+0x2dc>)
 8003334:	e7d3      	b.n	80032de <_printf_float+0x8a>
 8003336:	6863      	ldr	r3, [r4, #4]
 8003338:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800333c:	1c5a      	adds	r2, r3, #1
 800333e:	d142      	bne.n	80033c6 <_printf_float+0x172>
 8003340:	2306      	movs	r3, #6
 8003342:	6063      	str	r3, [r4, #4]
 8003344:	2200      	movs	r2, #0
 8003346:	9206      	str	r2, [sp, #24]
 8003348:	aa0e      	add	r2, sp, #56	; 0x38
 800334a:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800334e:	aa0d      	add	r2, sp, #52	; 0x34
 8003350:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8003354:	9203      	str	r2, [sp, #12]
 8003356:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800335a:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800335e:	6023      	str	r3, [r4, #0]
 8003360:	6863      	ldr	r3, [r4, #4]
 8003362:	4642      	mov	r2, r8
 8003364:	9300      	str	r3, [sp, #0]
 8003366:	4628      	mov	r0, r5
 8003368:	4653      	mov	r3, sl
 800336a:	910b      	str	r1, [sp, #44]	; 0x2c
 800336c:	f7ff fed4 	bl	8003118 <__cvt>
 8003370:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003372:	4680      	mov	r8, r0
 8003374:	2947      	cmp	r1, #71	; 0x47
 8003376:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003378:	d108      	bne.n	800338c <_printf_float+0x138>
 800337a:	1cc8      	adds	r0, r1, #3
 800337c:	db02      	blt.n	8003384 <_printf_float+0x130>
 800337e:	6863      	ldr	r3, [r4, #4]
 8003380:	4299      	cmp	r1, r3
 8003382:	dd40      	ble.n	8003406 <_printf_float+0x1b2>
 8003384:	f1a9 0902 	sub.w	r9, r9, #2
 8003388:	fa5f f989 	uxtb.w	r9, r9
 800338c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8003390:	d81f      	bhi.n	80033d2 <_printf_float+0x17e>
 8003392:	464a      	mov	r2, r9
 8003394:	3901      	subs	r1, #1
 8003396:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800339a:	910d      	str	r1, [sp, #52]	; 0x34
 800339c:	f7ff ff1b 	bl	80031d6 <__exponent>
 80033a0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80033a2:	4682      	mov	sl, r0
 80033a4:	1813      	adds	r3, r2, r0
 80033a6:	2a01      	cmp	r2, #1
 80033a8:	6123      	str	r3, [r4, #16]
 80033aa:	dc02      	bgt.n	80033b2 <_printf_float+0x15e>
 80033ac:	6822      	ldr	r2, [r4, #0]
 80033ae:	07d2      	lsls	r2, r2, #31
 80033b0:	d501      	bpl.n	80033b6 <_printf_float+0x162>
 80033b2:	3301      	adds	r3, #1
 80033b4:	6123      	str	r3, [r4, #16]
 80033b6:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d09b      	beq.n	80032f6 <_printf_float+0xa2>
 80033be:	232d      	movs	r3, #45	; 0x2d
 80033c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80033c4:	e797      	b.n	80032f6 <_printf_float+0xa2>
 80033c6:	2947      	cmp	r1, #71	; 0x47
 80033c8:	d1bc      	bne.n	8003344 <_printf_float+0xf0>
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d1ba      	bne.n	8003344 <_printf_float+0xf0>
 80033ce:	2301      	movs	r3, #1
 80033d0:	e7b7      	b.n	8003342 <_printf_float+0xee>
 80033d2:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80033d6:	d118      	bne.n	800340a <_printf_float+0x1b6>
 80033d8:	2900      	cmp	r1, #0
 80033da:	6863      	ldr	r3, [r4, #4]
 80033dc:	dd0b      	ble.n	80033f6 <_printf_float+0x1a2>
 80033de:	6121      	str	r1, [r4, #16]
 80033e0:	b913      	cbnz	r3, 80033e8 <_printf_float+0x194>
 80033e2:	6822      	ldr	r2, [r4, #0]
 80033e4:	07d0      	lsls	r0, r2, #31
 80033e6:	d502      	bpl.n	80033ee <_printf_float+0x19a>
 80033e8:	3301      	adds	r3, #1
 80033ea:	440b      	add	r3, r1
 80033ec:	6123      	str	r3, [r4, #16]
 80033ee:	f04f 0a00 	mov.w	sl, #0
 80033f2:	65a1      	str	r1, [r4, #88]	; 0x58
 80033f4:	e7df      	b.n	80033b6 <_printf_float+0x162>
 80033f6:	b913      	cbnz	r3, 80033fe <_printf_float+0x1aa>
 80033f8:	6822      	ldr	r2, [r4, #0]
 80033fa:	07d2      	lsls	r2, r2, #31
 80033fc:	d501      	bpl.n	8003402 <_printf_float+0x1ae>
 80033fe:	3302      	adds	r3, #2
 8003400:	e7f4      	b.n	80033ec <_printf_float+0x198>
 8003402:	2301      	movs	r3, #1
 8003404:	e7f2      	b.n	80033ec <_printf_float+0x198>
 8003406:	f04f 0967 	mov.w	r9, #103	; 0x67
 800340a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800340c:	4299      	cmp	r1, r3
 800340e:	db05      	blt.n	800341c <_printf_float+0x1c8>
 8003410:	6823      	ldr	r3, [r4, #0]
 8003412:	6121      	str	r1, [r4, #16]
 8003414:	07d8      	lsls	r0, r3, #31
 8003416:	d5ea      	bpl.n	80033ee <_printf_float+0x19a>
 8003418:	1c4b      	adds	r3, r1, #1
 800341a:	e7e7      	b.n	80033ec <_printf_float+0x198>
 800341c:	2900      	cmp	r1, #0
 800341e:	bfcc      	ite	gt
 8003420:	2201      	movgt	r2, #1
 8003422:	f1c1 0202 	rsble	r2, r1, #2
 8003426:	4413      	add	r3, r2
 8003428:	e7e0      	b.n	80033ec <_printf_float+0x198>
 800342a:	6823      	ldr	r3, [r4, #0]
 800342c:	055a      	lsls	r2, r3, #21
 800342e:	d407      	bmi.n	8003440 <_printf_float+0x1ec>
 8003430:	6923      	ldr	r3, [r4, #16]
 8003432:	4642      	mov	r2, r8
 8003434:	4631      	mov	r1, r6
 8003436:	4628      	mov	r0, r5
 8003438:	47b8      	blx	r7
 800343a:	3001      	adds	r0, #1
 800343c:	d12b      	bne.n	8003496 <_printf_float+0x242>
 800343e:	e764      	b.n	800330a <_printf_float+0xb6>
 8003440:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8003444:	f240 80dd 	bls.w	8003602 <_printf_float+0x3ae>
 8003448:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800344c:	2200      	movs	r2, #0
 800344e:	2300      	movs	r3, #0
 8003450:	f7fd faaa 	bl	80009a8 <__aeabi_dcmpeq>
 8003454:	2800      	cmp	r0, #0
 8003456:	d033      	beq.n	80034c0 <_printf_float+0x26c>
 8003458:	2301      	movs	r3, #1
 800345a:	4631      	mov	r1, r6
 800345c:	4628      	mov	r0, r5
 800345e:	4a35      	ldr	r2, [pc, #212]	; (8003534 <_printf_float+0x2e0>)
 8003460:	47b8      	blx	r7
 8003462:	3001      	adds	r0, #1
 8003464:	f43f af51 	beq.w	800330a <_printf_float+0xb6>
 8003468:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800346c:	429a      	cmp	r2, r3
 800346e:	db02      	blt.n	8003476 <_printf_float+0x222>
 8003470:	6823      	ldr	r3, [r4, #0]
 8003472:	07d8      	lsls	r0, r3, #31
 8003474:	d50f      	bpl.n	8003496 <_printf_float+0x242>
 8003476:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800347a:	4631      	mov	r1, r6
 800347c:	4628      	mov	r0, r5
 800347e:	47b8      	blx	r7
 8003480:	3001      	adds	r0, #1
 8003482:	f43f af42 	beq.w	800330a <_printf_float+0xb6>
 8003486:	f04f 0800 	mov.w	r8, #0
 800348a:	f104 091a 	add.w	r9, r4, #26
 800348e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003490:	3b01      	subs	r3, #1
 8003492:	4543      	cmp	r3, r8
 8003494:	dc09      	bgt.n	80034aa <_printf_float+0x256>
 8003496:	6823      	ldr	r3, [r4, #0]
 8003498:	079b      	lsls	r3, r3, #30
 800349a:	f100 8102 	bmi.w	80036a2 <_printf_float+0x44e>
 800349e:	68e0      	ldr	r0, [r4, #12]
 80034a0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80034a2:	4298      	cmp	r0, r3
 80034a4:	bfb8      	it	lt
 80034a6:	4618      	movlt	r0, r3
 80034a8:	e731      	b.n	800330e <_printf_float+0xba>
 80034aa:	2301      	movs	r3, #1
 80034ac:	464a      	mov	r2, r9
 80034ae:	4631      	mov	r1, r6
 80034b0:	4628      	mov	r0, r5
 80034b2:	47b8      	blx	r7
 80034b4:	3001      	adds	r0, #1
 80034b6:	f43f af28 	beq.w	800330a <_printf_float+0xb6>
 80034ba:	f108 0801 	add.w	r8, r8, #1
 80034be:	e7e6      	b.n	800348e <_printf_float+0x23a>
 80034c0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	dc38      	bgt.n	8003538 <_printf_float+0x2e4>
 80034c6:	2301      	movs	r3, #1
 80034c8:	4631      	mov	r1, r6
 80034ca:	4628      	mov	r0, r5
 80034cc:	4a19      	ldr	r2, [pc, #100]	; (8003534 <_printf_float+0x2e0>)
 80034ce:	47b8      	blx	r7
 80034d0:	3001      	adds	r0, #1
 80034d2:	f43f af1a 	beq.w	800330a <_printf_float+0xb6>
 80034d6:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80034da:	4313      	orrs	r3, r2
 80034dc:	d102      	bne.n	80034e4 <_printf_float+0x290>
 80034de:	6823      	ldr	r3, [r4, #0]
 80034e0:	07d9      	lsls	r1, r3, #31
 80034e2:	d5d8      	bpl.n	8003496 <_printf_float+0x242>
 80034e4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80034e8:	4631      	mov	r1, r6
 80034ea:	4628      	mov	r0, r5
 80034ec:	47b8      	blx	r7
 80034ee:	3001      	adds	r0, #1
 80034f0:	f43f af0b 	beq.w	800330a <_printf_float+0xb6>
 80034f4:	f04f 0900 	mov.w	r9, #0
 80034f8:	f104 0a1a 	add.w	sl, r4, #26
 80034fc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80034fe:	425b      	negs	r3, r3
 8003500:	454b      	cmp	r3, r9
 8003502:	dc01      	bgt.n	8003508 <_printf_float+0x2b4>
 8003504:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003506:	e794      	b.n	8003432 <_printf_float+0x1de>
 8003508:	2301      	movs	r3, #1
 800350a:	4652      	mov	r2, sl
 800350c:	4631      	mov	r1, r6
 800350e:	4628      	mov	r0, r5
 8003510:	47b8      	blx	r7
 8003512:	3001      	adds	r0, #1
 8003514:	f43f aef9 	beq.w	800330a <_printf_float+0xb6>
 8003518:	f109 0901 	add.w	r9, r9, #1
 800351c:	e7ee      	b.n	80034fc <_printf_float+0x2a8>
 800351e:	bf00      	nop
 8003520:	7fefffff 	.word	0x7fefffff
 8003524:	080079dc 	.word	0x080079dc
 8003528:	080079e0 	.word	0x080079e0
 800352c:	080079e8 	.word	0x080079e8
 8003530:	080079e4 	.word	0x080079e4
 8003534:	080079ec 	.word	0x080079ec
 8003538:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800353a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800353c:	429a      	cmp	r2, r3
 800353e:	bfa8      	it	ge
 8003540:	461a      	movge	r2, r3
 8003542:	2a00      	cmp	r2, #0
 8003544:	4691      	mov	r9, r2
 8003546:	dc37      	bgt.n	80035b8 <_printf_float+0x364>
 8003548:	f04f 0b00 	mov.w	fp, #0
 800354c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003550:	f104 021a 	add.w	r2, r4, #26
 8003554:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8003558:	ebaa 0309 	sub.w	r3, sl, r9
 800355c:	455b      	cmp	r3, fp
 800355e:	dc33      	bgt.n	80035c8 <_printf_float+0x374>
 8003560:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003564:	429a      	cmp	r2, r3
 8003566:	db3b      	blt.n	80035e0 <_printf_float+0x38c>
 8003568:	6823      	ldr	r3, [r4, #0]
 800356a:	07da      	lsls	r2, r3, #31
 800356c:	d438      	bmi.n	80035e0 <_printf_float+0x38c>
 800356e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003570:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003572:	eba3 020a 	sub.w	r2, r3, sl
 8003576:	eba3 0901 	sub.w	r9, r3, r1
 800357a:	4591      	cmp	r9, r2
 800357c:	bfa8      	it	ge
 800357e:	4691      	movge	r9, r2
 8003580:	f1b9 0f00 	cmp.w	r9, #0
 8003584:	dc34      	bgt.n	80035f0 <_printf_float+0x39c>
 8003586:	f04f 0800 	mov.w	r8, #0
 800358a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800358e:	f104 0a1a 	add.w	sl, r4, #26
 8003592:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003596:	1a9b      	subs	r3, r3, r2
 8003598:	eba3 0309 	sub.w	r3, r3, r9
 800359c:	4543      	cmp	r3, r8
 800359e:	f77f af7a 	ble.w	8003496 <_printf_float+0x242>
 80035a2:	2301      	movs	r3, #1
 80035a4:	4652      	mov	r2, sl
 80035a6:	4631      	mov	r1, r6
 80035a8:	4628      	mov	r0, r5
 80035aa:	47b8      	blx	r7
 80035ac:	3001      	adds	r0, #1
 80035ae:	f43f aeac 	beq.w	800330a <_printf_float+0xb6>
 80035b2:	f108 0801 	add.w	r8, r8, #1
 80035b6:	e7ec      	b.n	8003592 <_printf_float+0x33e>
 80035b8:	4613      	mov	r3, r2
 80035ba:	4631      	mov	r1, r6
 80035bc:	4642      	mov	r2, r8
 80035be:	4628      	mov	r0, r5
 80035c0:	47b8      	blx	r7
 80035c2:	3001      	adds	r0, #1
 80035c4:	d1c0      	bne.n	8003548 <_printf_float+0x2f4>
 80035c6:	e6a0      	b.n	800330a <_printf_float+0xb6>
 80035c8:	2301      	movs	r3, #1
 80035ca:	4631      	mov	r1, r6
 80035cc:	4628      	mov	r0, r5
 80035ce:	920b      	str	r2, [sp, #44]	; 0x2c
 80035d0:	47b8      	blx	r7
 80035d2:	3001      	adds	r0, #1
 80035d4:	f43f ae99 	beq.w	800330a <_printf_float+0xb6>
 80035d8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80035da:	f10b 0b01 	add.w	fp, fp, #1
 80035de:	e7b9      	b.n	8003554 <_printf_float+0x300>
 80035e0:	4631      	mov	r1, r6
 80035e2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80035e6:	4628      	mov	r0, r5
 80035e8:	47b8      	blx	r7
 80035ea:	3001      	adds	r0, #1
 80035ec:	d1bf      	bne.n	800356e <_printf_float+0x31a>
 80035ee:	e68c      	b.n	800330a <_printf_float+0xb6>
 80035f0:	464b      	mov	r3, r9
 80035f2:	4631      	mov	r1, r6
 80035f4:	4628      	mov	r0, r5
 80035f6:	eb08 020a 	add.w	r2, r8, sl
 80035fa:	47b8      	blx	r7
 80035fc:	3001      	adds	r0, #1
 80035fe:	d1c2      	bne.n	8003586 <_printf_float+0x332>
 8003600:	e683      	b.n	800330a <_printf_float+0xb6>
 8003602:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003604:	2a01      	cmp	r2, #1
 8003606:	dc01      	bgt.n	800360c <_printf_float+0x3b8>
 8003608:	07db      	lsls	r3, r3, #31
 800360a:	d537      	bpl.n	800367c <_printf_float+0x428>
 800360c:	2301      	movs	r3, #1
 800360e:	4642      	mov	r2, r8
 8003610:	4631      	mov	r1, r6
 8003612:	4628      	mov	r0, r5
 8003614:	47b8      	blx	r7
 8003616:	3001      	adds	r0, #1
 8003618:	f43f ae77 	beq.w	800330a <_printf_float+0xb6>
 800361c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003620:	4631      	mov	r1, r6
 8003622:	4628      	mov	r0, r5
 8003624:	47b8      	blx	r7
 8003626:	3001      	adds	r0, #1
 8003628:	f43f ae6f 	beq.w	800330a <_printf_float+0xb6>
 800362c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003630:	2200      	movs	r2, #0
 8003632:	2300      	movs	r3, #0
 8003634:	f7fd f9b8 	bl	80009a8 <__aeabi_dcmpeq>
 8003638:	b9d8      	cbnz	r0, 8003672 <_printf_float+0x41e>
 800363a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800363c:	f108 0201 	add.w	r2, r8, #1
 8003640:	3b01      	subs	r3, #1
 8003642:	4631      	mov	r1, r6
 8003644:	4628      	mov	r0, r5
 8003646:	47b8      	blx	r7
 8003648:	3001      	adds	r0, #1
 800364a:	d10e      	bne.n	800366a <_printf_float+0x416>
 800364c:	e65d      	b.n	800330a <_printf_float+0xb6>
 800364e:	2301      	movs	r3, #1
 8003650:	464a      	mov	r2, r9
 8003652:	4631      	mov	r1, r6
 8003654:	4628      	mov	r0, r5
 8003656:	47b8      	blx	r7
 8003658:	3001      	adds	r0, #1
 800365a:	f43f ae56 	beq.w	800330a <_printf_float+0xb6>
 800365e:	f108 0801 	add.w	r8, r8, #1
 8003662:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003664:	3b01      	subs	r3, #1
 8003666:	4543      	cmp	r3, r8
 8003668:	dcf1      	bgt.n	800364e <_printf_float+0x3fa>
 800366a:	4653      	mov	r3, sl
 800366c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003670:	e6e0      	b.n	8003434 <_printf_float+0x1e0>
 8003672:	f04f 0800 	mov.w	r8, #0
 8003676:	f104 091a 	add.w	r9, r4, #26
 800367a:	e7f2      	b.n	8003662 <_printf_float+0x40e>
 800367c:	2301      	movs	r3, #1
 800367e:	4642      	mov	r2, r8
 8003680:	e7df      	b.n	8003642 <_printf_float+0x3ee>
 8003682:	2301      	movs	r3, #1
 8003684:	464a      	mov	r2, r9
 8003686:	4631      	mov	r1, r6
 8003688:	4628      	mov	r0, r5
 800368a:	47b8      	blx	r7
 800368c:	3001      	adds	r0, #1
 800368e:	f43f ae3c 	beq.w	800330a <_printf_float+0xb6>
 8003692:	f108 0801 	add.w	r8, r8, #1
 8003696:	68e3      	ldr	r3, [r4, #12]
 8003698:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800369a:	1a5b      	subs	r3, r3, r1
 800369c:	4543      	cmp	r3, r8
 800369e:	dcf0      	bgt.n	8003682 <_printf_float+0x42e>
 80036a0:	e6fd      	b.n	800349e <_printf_float+0x24a>
 80036a2:	f04f 0800 	mov.w	r8, #0
 80036a6:	f104 0919 	add.w	r9, r4, #25
 80036aa:	e7f4      	b.n	8003696 <_printf_float+0x442>

080036ac <_printf_common>:
 80036ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80036b0:	4616      	mov	r6, r2
 80036b2:	4699      	mov	r9, r3
 80036b4:	688a      	ldr	r2, [r1, #8]
 80036b6:	690b      	ldr	r3, [r1, #16]
 80036b8:	4607      	mov	r7, r0
 80036ba:	4293      	cmp	r3, r2
 80036bc:	bfb8      	it	lt
 80036be:	4613      	movlt	r3, r2
 80036c0:	6033      	str	r3, [r6, #0]
 80036c2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80036c6:	460c      	mov	r4, r1
 80036c8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80036cc:	b10a      	cbz	r2, 80036d2 <_printf_common+0x26>
 80036ce:	3301      	adds	r3, #1
 80036d0:	6033      	str	r3, [r6, #0]
 80036d2:	6823      	ldr	r3, [r4, #0]
 80036d4:	0699      	lsls	r1, r3, #26
 80036d6:	bf42      	ittt	mi
 80036d8:	6833      	ldrmi	r3, [r6, #0]
 80036da:	3302      	addmi	r3, #2
 80036dc:	6033      	strmi	r3, [r6, #0]
 80036de:	6825      	ldr	r5, [r4, #0]
 80036e0:	f015 0506 	ands.w	r5, r5, #6
 80036e4:	d106      	bne.n	80036f4 <_printf_common+0x48>
 80036e6:	f104 0a19 	add.w	sl, r4, #25
 80036ea:	68e3      	ldr	r3, [r4, #12]
 80036ec:	6832      	ldr	r2, [r6, #0]
 80036ee:	1a9b      	subs	r3, r3, r2
 80036f0:	42ab      	cmp	r3, r5
 80036f2:	dc28      	bgt.n	8003746 <_printf_common+0x9a>
 80036f4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80036f8:	1e13      	subs	r3, r2, #0
 80036fa:	6822      	ldr	r2, [r4, #0]
 80036fc:	bf18      	it	ne
 80036fe:	2301      	movne	r3, #1
 8003700:	0692      	lsls	r2, r2, #26
 8003702:	d42d      	bmi.n	8003760 <_printf_common+0xb4>
 8003704:	4649      	mov	r1, r9
 8003706:	4638      	mov	r0, r7
 8003708:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800370c:	47c0      	blx	r8
 800370e:	3001      	adds	r0, #1
 8003710:	d020      	beq.n	8003754 <_printf_common+0xa8>
 8003712:	6823      	ldr	r3, [r4, #0]
 8003714:	68e5      	ldr	r5, [r4, #12]
 8003716:	f003 0306 	and.w	r3, r3, #6
 800371a:	2b04      	cmp	r3, #4
 800371c:	bf18      	it	ne
 800371e:	2500      	movne	r5, #0
 8003720:	6832      	ldr	r2, [r6, #0]
 8003722:	f04f 0600 	mov.w	r6, #0
 8003726:	68a3      	ldr	r3, [r4, #8]
 8003728:	bf08      	it	eq
 800372a:	1aad      	subeq	r5, r5, r2
 800372c:	6922      	ldr	r2, [r4, #16]
 800372e:	bf08      	it	eq
 8003730:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003734:	4293      	cmp	r3, r2
 8003736:	bfc4      	itt	gt
 8003738:	1a9b      	subgt	r3, r3, r2
 800373a:	18ed      	addgt	r5, r5, r3
 800373c:	341a      	adds	r4, #26
 800373e:	42b5      	cmp	r5, r6
 8003740:	d11a      	bne.n	8003778 <_printf_common+0xcc>
 8003742:	2000      	movs	r0, #0
 8003744:	e008      	b.n	8003758 <_printf_common+0xac>
 8003746:	2301      	movs	r3, #1
 8003748:	4652      	mov	r2, sl
 800374a:	4649      	mov	r1, r9
 800374c:	4638      	mov	r0, r7
 800374e:	47c0      	blx	r8
 8003750:	3001      	adds	r0, #1
 8003752:	d103      	bne.n	800375c <_printf_common+0xb0>
 8003754:	f04f 30ff 	mov.w	r0, #4294967295
 8003758:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800375c:	3501      	adds	r5, #1
 800375e:	e7c4      	b.n	80036ea <_printf_common+0x3e>
 8003760:	2030      	movs	r0, #48	; 0x30
 8003762:	18e1      	adds	r1, r4, r3
 8003764:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003768:	1c5a      	adds	r2, r3, #1
 800376a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800376e:	4422      	add	r2, r4
 8003770:	3302      	adds	r3, #2
 8003772:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003776:	e7c5      	b.n	8003704 <_printf_common+0x58>
 8003778:	2301      	movs	r3, #1
 800377a:	4622      	mov	r2, r4
 800377c:	4649      	mov	r1, r9
 800377e:	4638      	mov	r0, r7
 8003780:	47c0      	blx	r8
 8003782:	3001      	adds	r0, #1
 8003784:	d0e6      	beq.n	8003754 <_printf_common+0xa8>
 8003786:	3601      	adds	r6, #1
 8003788:	e7d9      	b.n	800373e <_printf_common+0x92>
	...

0800378c <_printf_i>:
 800378c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003790:	7e0f      	ldrb	r7, [r1, #24]
 8003792:	4691      	mov	r9, r2
 8003794:	2f78      	cmp	r7, #120	; 0x78
 8003796:	4680      	mov	r8, r0
 8003798:	460c      	mov	r4, r1
 800379a:	469a      	mov	sl, r3
 800379c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800379e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80037a2:	d807      	bhi.n	80037b4 <_printf_i+0x28>
 80037a4:	2f62      	cmp	r7, #98	; 0x62
 80037a6:	d80a      	bhi.n	80037be <_printf_i+0x32>
 80037a8:	2f00      	cmp	r7, #0
 80037aa:	f000 80d9 	beq.w	8003960 <_printf_i+0x1d4>
 80037ae:	2f58      	cmp	r7, #88	; 0x58
 80037b0:	f000 80a4 	beq.w	80038fc <_printf_i+0x170>
 80037b4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80037b8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80037bc:	e03a      	b.n	8003834 <_printf_i+0xa8>
 80037be:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80037c2:	2b15      	cmp	r3, #21
 80037c4:	d8f6      	bhi.n	80037b4 <_printf_i+0x28>
 80037c6:	a101      	add	r1, pc, #4	; (adr r1, 80037cc <_printf_i+0x40>)
 80037c8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80037cc:	08003825 	.word	0x08003825
 80037d0:	08003839 	.word	0x08003839
 80037d4:	080037b5 	.word	0x080037b5
 80037d8:	080037b5 	.word	0x080037b5
 80037dc:	080037b5 	.word	0x080037b5
 80037e0:	080037b5 	.word	0x080037b5
 80037e4:	08003839 	.word	0x08003839
 80037e8:	080037b5 	.word	0x080037b5
 80037ec:	080037b5 	.word	0x080037b5
 80037f0:	080037b5 	.word	0x080037b5
 80037f4:	080037b5 	.word	0x080037b5
 80037f8:	08003947 	.word	0x08003947
 80037fc:	08003869 	.word	0x08003869
 8003800:	08003929 	.word	0x08003929
 8003804:	080037b5 	.word	0x080037b5
 8003808:	080037b5 	.word	0x080037b5
 800380c:	08003969 	.word	0x08003969
 8003810:	080037b5 	.word	0x080037b5
 8003814:	08003869 	.word	0x08003869
 8003818:	080037b5 	.word	0x080037b5
 800381c:	080037b5 	.word	0x080037b5
 8003820:	08003931 	.word	0x08003931
 8003824:	682b      	ldr	r3, [r5, #0]
 8003826:	1d1a      	adds	r2, r3, #4
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	602a      	str	r2, [r5, #0]
 800382c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003830:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003834:	2301      	movs	r3, #1
 8003836:	e0a4      	b.n	8003982 <_printf_i+0x1f6>
 8003838:	6820      	ldr	r0, [r4, #0]
 800383a:	6829      	ldr	r1, [r5, #0]
 800383c:	0606      	lsls	r6, r0, #24
 800383e:	f101 0304 	add.w	r3, r1, #4
 8003842:	d50a      	bpl.n	800385a <_printf_i+0xce>
 8003844:	680e      	ldr	r6, [r1, #0]
 8003846:	602b      	str	r3, [r5, #0]
 8003848:	2e00      	cmp	r6, #0
 800384a:	da03      	bge.n	8003854 <_printf_i+0xc8>
 800384c:	232d      	movs	r3, #45	; 0x2d
 800384e:	4276      	negs	r6, r6
 8003850:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003854:	230a      	movs	r3, #10
 8003856:	485e      	ldr	r0, [pc, #376]	; (80039d0 <_printf_i+0x244>)
 8003858:	e019      	b.n	800388e <_printf_i+0x102>
 800385a:	680e      	ldr	r6, [r1, #0]
 800385c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003860:	602b      	str	r3, [r5, #0]
 8003862:	bf18      	it	ne
 8003864:	b236      	sxthne	r6, r6
 8003866:	e7ef      	b.n	8003848 <_printf_i+0xbc>
 8003868:	682b      	ldr	r3, [r5, #0]
 800386a:	6820      	ldr	r0, [r4, #0]
 800386c:	1d19      	adds	r1, r3, #4
 800386e:	6029      	str	r1, [r5, #0]
 8003870:	0601      	lsls	r1, r0, #24
 8003872:	d501      	bpl.n	8003878 <_printf_i+0xec>
 8003874:	681e      	ldr	r6, [r3, #0]
 8003876:	e002      	b.n	800387e <_printf_i+0xf2>
 8003878:	0646      	lsls	r6, r0, #25
 800387a:	d5fb      	bpl.n	8003874 <_printf_i+0xe8>
 800387c:	881e      	ldrh	r6, [r3, #0]
 800387e:	2f6f      	cmp	r7, #111	; 0x6f
 8003880:	bf0c      	ite	eq
 8003882:	2308      	moveq	r3, #8
 8003884:	230a      	movne	r3, #10
 8003886:	4852      	ldr	r0, [pc, #328]	; (80039d0 <_printf_i+0x244>)
 8003888:	2100      	movs	r1, #0
 800388a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800388e:	6865      	ldr	r5, [r4, #4]
 8003890:	2d00      	cmp	r5, #0
 8003892:	bfa8      	it	ge
 8003894:	6821      	ldrge	r1, [r4, #0]
 8003896:	60a5      	str	r5, [r4, #8]
 8003898:	bfa4      	itt	ge
 800389a:	f021 0104 	bicge.w	r1, r1, #4
 800389e:	6021      	strge	r1, [r4, #0]
 80038a0:	b90e      	cbnz	r6, 80038a6 <_printf_i+0x11a>
 80038a2:	2d00      	cmp	r5, #0
 80038a4:	d04d      	beq.n	8003942 <_printf_i+0x1b6>
 80038a6:	4615      	mov	r5, r2
 80038a8:	fbb6 f1f3 	udiv	r1, r6, r3
 80038ac:	fb03 6711 	mls	r7, r3, r1, r6
 80038b0:	5dc7      	ldrb	r7, [r0, r7]
 80038b2:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80038b6:	4637      	mov	r7, r6
 80038b8:	42bb      	cmp	r3, r7
 80038ba:	460e      	mov	r6, r1
 80038bc:	d9f4      	bls.n	80038a8 <_printf_i+0x11c>
 80038be:	2b08      	cmp	r3, #8
 80038c0:	d10b      	bne.n	80038da <_printf_i+0x14e>
 80038c2:	6823      	ldr	r3, [r4, #0]
 80038c4:	07de      	lsls	r6, r3, #31
 80038c6:	d508      	bpl.n	80038da <_printf_i+0x14e>
 80038c8:	6923      	ldr	r3, [r4, #16]
 80038ca:	6861      	ldr	r1, [r4, #4]
 80038cc:	4299      	cmp	r1, r3
 80038ce:	bfde      	ittt	le
 80038d0:	2330      	movle	r3, #48	; 0x30
 80038d2:	f805 3c01 	strble.w	r3, [r5, #-1]
 80038d6:	f105 35ff 	addle.w	r5, r5, #4294967295
 80038da:	1b52      	subs	r2, r2, r5
 80038dc:	6122      	str	r2, [r4, #16]
 80038de:	464b      	mov	r3, r9
 80038e0:	4621      	mov	r1, r4
 80038e2:	4640      	mov	r0, r8
 80038e4:	f8cd a000 	str.w	sl, [sp]
 80038e8:	aa03      	add	r2, sp, #12
 80038ea:	f7ff fedf 	bl	80036ac <_printf_common>
 80038ee:	3001      	adds	r0, #1
 80038f0:	d14c      	bne.n	800398c <_printf_i+0x200>
 80038f2:	f04f 30ff 	mov.w	r0, #4294967295
 80038f6:	b004      	add	sp, #16
 80038f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80038fc:	4834      	ldr	r0, [pc, #208]	; (80039d0 <_printf_i+0x244>)
 80038fe:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8003902:	6829      	ldr	r1, [r5, #0]
 8003904:	6823      	ldr	r3, [r4, #0]
 8003906:	f851 6b04 	ldr.w	r6, [r1], #4
 800390a:	6029      	str	r1, [r5, #0]
 800390c:	061d      	lsls	r5, r3, #24
 800390e:	d514      	bpl.n	800393a <_printf_i+0x1ae>
 8003910:	07df      	lsls	r7, r3, #31
 8003912:	bf44      	itt	mi
 8003914:	f043 0320 	orrmi.w	r3, r3, #32
 8003918:	6023      	strmi	r3, [r4, #0]
 800391a:	b91e      	cbnz	r6, 8003924 <_printf_i+0x198>
 800391c:	6823      	ldr	r3, [r4, #0]
 800391e:	f023 0320 	bic.w	r3, r3, #32
 8003922:	6023      	str	r3, [r4, #0]
 8003924:	2310      	movs	r3, #16
 8003926:	e7af      	b.n	8003888 <_printf_i+0xfc>
 8003928:	6823      	ldr	r3, [r4, #0]
 800392a:	f043 0320 	orr.w	r3, r3, #32
 800392e:	6023      	str	r3, [r4, #0]
 8003930:	2378      	movs	r3, #120	; 0x78
 8003932:	4828      	ldr	r0, [pc, #160]	; (80039d4 <_printf_i+0x248>)
 8003934:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003938:	e7e3      	b.n	8003902 <_printf_i+0x176>
 800393a:	0659      	lsls	r1, r3, #25
 800393c:	bf48      	it	mi
 800393e:	b2b6      	uxthmi	r6, r6
 8003940:	e7e6      	b.n	8003910 <_printf_i+0x184>
 8003942:	4615      	mov	r5, r2
 8003944:	e7bb      	b.n	80038be <_printf_i+0x132>
 8003946:	682b      	ldr	r3, [r5, #0]
 8003948:	6826      	ldr	r6, [r4, #0]
 800394a:	1d18      	adds	r0, r3, #4
 800394c:	6961      	ldr	r1, [r4, #20]
 800394e:	6028      	str	r0, [r5, #0]
 8003950:	0635      	lsls	r5, r6, #24
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	d501      	bpl.n	800395a <_printf_i+0x1ce>
 8003956:	6019      	str	r1, [r3, #0]
 8003958:	e002      	b.n	8003960 <_printf_i+0x1d4>
 800395a:	0670      	lsls	r0, r6, #25
 800395c:	d5fb      	bpl.n	8003956 <_printf_i+0x1ca>
 800395e:	8019      	strh	r1, [r3, #0]
 8003960:	2300      	movs	r3, #0
 8003962:	4615      	mov	r5, r2
 8003964:	6123      	str	r3, [r4, #16]
 8003966:	e7ba      	b.n	80038de <_printf_i+0x152>
 8003968:	682b      	ldr	r3, [r5, #0]
 800396a:	2100      	movs	r1, #0
 800396c:	1d1a      	adds	r2, r3, #4
 800396e:	602a      	str	r2, [r5, #0]
 8003970:	681d      	ldr	r5, [r3, #0]
 8003972:	6862      	ldr	r2, [r4, #4]
 8003974:	4628      	mov	r0, r5
 8003976:	f002 faed 	bl	8005f54 <memchr>
 800397a:	b108      	cbz	r0, 8003980 <_printf_i+0x1f4>
 800397c:	1b40      	subs	r0, r0, r5
 800397e:	6060      	str	r0, [r4, #4]
 8003980:	6863      	ldr	r3, [r4, #4]
 8003982:	6123      	str	r3, [r4, #16]
 8003984:	2300      	movs	r3, #0
 8003986:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800398a:	e7a8      	b.n	80038de <_printf_i+0x152>
 800398c:	462a      	mov	r2, r5
 800398e:	4649      	mov	r1, r9
 8003990:	4640      	mov	r0, r8
 8003992:	6923      	ldr	r3, [r4, #16]
 8003994:	47d0      	blx	sl
 8003996:	3001      	adds	r0, #1
 8003998:	d0ab      	beq.n	80038f2 <_printf_i+0x166>
 800399a:	6823      	ldr	r3, [r4, #0]
 800399c:	079b      	lsls	r3, r3, #30
 800399e:	d413      	bmi.n	80039c8 <_printf_i+0x23c>
 80039a0:	68e0      	ldr	r0, [r4, #12]
 80039a2:	9b03      	ldr	r3, [sp, #12]
 80039a4:	4298      	cmp	r0, r3
 80039a6:	bfb8      	it	lt
 80039a8:	4618      	movlt	r0, r3
 80039aa:	e7a4      	b.n	80038f6 <_printf_i+0x16a>
 80039ac:	2301      	movs	r3, #1
 80039ae:	4632      	mov	r2, r6
 80039b0:	4649      	mov	r1, r9
 80039b2:	4640      	mov	r0, r8
 80039b4:	47d0      	blx	sl
 80039b6:	3001      	adds	r0, #1
 80039b8:	d09b      	beq.n	80038f2 <_printf_i+0x166>
 80039ba:	3501      	adds	r5, #1
 80039bc:	68e3      	ldr	r3, [r4, #12]
 80039be:	9903      	ldr	r1, [sp, #12]
 80039c0:	1a5b      	subs	r3, r3, r1
 80039c2:	42ab      	cmp	r3, r5
 80039c4:	dcf2      	bgt.n	80039ac <_printf_i+0x220>
 80039c6:	e7eb      	b.n	80039a0 <_printf_i+0x214>
 80039c8:	2500      	movs	r5, #0
 80039ca:	f104 0619 	add.w	r6, r4, #25
 80039ce:	e7f5      	b.n	80039bc <_printf_i+0x230>
 80039d0:	080079ee 	.word	0x080079ee
 80039d4:	080079ff 	.word	0x080079ff

080039d8 <_scanf_float>:
 80039d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80039dc:	b087      	sub	sp, #28
 80039de:	9303      	str	r3, [sp, #12]
 80039e0:	688b      	ldr	r3, [r1, #8]
 80039e2:	4617      	mov	r7, r2
 80039e4:	1e5a      	subs	r2, r3, #1
 80039e6:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80039ea:	bf85      	ittet	hi
 80039ec:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80039f0:	195b      	addhi	r3, r3, r5
 80039f2:	2300      	movls	r3, #0
 80039f4:	9302      	strhi	r3, [sp, #8]
 80039f6:	bf88      	it	hi
 80039f8:	f240 135d 	movwhi	r3, #349	; 0x15d
 80039fc:	468b      	mov	fp, r1
 80039fe:	f04f 0500 	mov.w	r5, #0
 8003a02:	bf8c      	ite	hi
 8003a04:	608b      	strhi	r3, [r1, #8]
 8003a06:	9302      	strls	r3, [sp, #8]
 8003a08:	680b      	ldr	r3, [r1, #0]
 8003a0a:	4680      	mov	r8, r0
 8003a0c:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8003a10:	f84b 3b1c 	str.w	r3, [fp], #28
 8003a14:	460c      	mov	r4, r1
 8003a16:	465e      	mov	r6, fp
 8003a18:	46aa      	mov	sl, r5
 8003a1a:	46a9      	mov	r9, r5
 8003a1c:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8003a20:	9501      	str	r5, [sp, #4]
 8003a22:	68a2      	ldr	r2, [r4, #8]
 8003a24:	b152      	cbz	r2, 8003a3c <_scanf_float+0x64>
 8003a26:	683b      	ldr	r3, [r7, #0]
 8003a28:	781b      	ldrb	r3, [r3, #0]
 8003a2a:	2b4e      	cmp	r3, #78	; 0x4e
 8003a2c:	d864      	bhi.n	8003af8 <_scanf_float+0x120>
 8003a2e:	2b40      	cmp	r3, #64	; 0x40
 8003a30:	d83c      	bhi.n	8003aac <_scanf_float+0xd4>
 8003a32:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8003a36:	b2c8      	uxtb	r0, r1
 8003a38:	280e      	cmp	r0, #14
 8003a3a:	d93a      	bls.n	8003ab2 <_scanf_float+0xda>
 8003a3c:	f1b9 0f00 	cmp.w	r9, #0
 8003a40:	d003      	beq.n	8003a4a <_scanf_float+0x72>
 8003a42:	6823      	ldr	r3, [r4, #0]
 8003a44:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003a48:	6023      	str	r3, [r4, #0]
 8003a4a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003a4e:	f1ba 0f01 	cmp.w	sl, #1
 8003a52:	f200 8113 	bhi.w	8003c7c <_scanf_float+0x2a4>
 8003a56:	455e      	cmp	r6, fp
 8003a58:	f200 8105 	bhi.w	8003c66 <_scanf_float+0x28e>
 8003a5c:	2501      	movs	r5, #1
 8003a5e:	4628      	mov	r0, r5
 8003a60:	b007      	add	sp, #28
 8003a62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003a66:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8003a6a:	2a0d      	cmp	r2, #13
 8003a6c:	d8e6      	bhi.n	8003a3c <_scanf_float+0x64>
 8003a6e:	a101      	add	r1, pc, #4	; (adr r1, 8003a74 <_scanf_float+0x9c>)
 8003a70:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8003a74:	08003bb3 	.word	0x08003bb3
 8003a78:	08003a3d 	.word	0x08003a3d
 8003a7c:	08003a3d 	.word	0x08003a3d
 8003a80:	08003a3d 	.word	0x08003a3d
 8003a84:	08003c13 	.word	0x08003c13
 8003a88:	08003beb 	.word	0x08003beb
 8003a8c:	08003a3d 	.word	0x08003a3d
 8003a90:	08003a3d 	.word	0x08003a3d
 8003a94:	08003bc1 	.word	0x08003bc1
 8003a98:	08003a3d 	.word	0x08003a3d
 8003a9c:	08003a3d 	.word	0x08003a3d
 8003aa0:	08003a3d 	.word	0x08003a3d
 8003aa4:	08003a3d 	.word	0x08003a3d
 8003aa8:	08003b79 	.word	0x08003b79
 8003aac:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8003ab0:	e7db      	b.n	8003a6a <_scanf_float+0x92>
 8003ab2:	290e      	cmp	r1, #14
 8003ab4:	d8c2      	bhi.n	8003a3c <_scanf_float+0x64>
 8003ab6:	a001      	add	r0, pc, #4	; (adr r0, 8003abc <_scanf_float+0xe4>)
 8003ab8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8003abc:	08003b6b 	.word	0x08003b6b
 8003ac0:	08003a3d 	.word	0x08003a3d
 8003ac4:	08003b6b 	.word	0x08003b6b
 8003ac8:	08003bff 	.word	0x08003bff
 8003acc:	08003a3d 	.word	0x08003a3d
 8003ad0:	08003b19 	.word	0x08003b19
 8003ad4:	08003b55 	.word	0x08003b55
 8003ad8:	08003b55 	.word	0x08003b55
 8003adc:	08003b55 	.word	0x08003b55
 8003ae0:	08003b55 	.word	0x08003b55
 8003ae4:	08003b55 	.word	0x08003b55
 8003ae8:	08003b55 	.word	0x08003b55
 8003aec:	08003b55 	.word	0x08003b55
 8003af0:	08003b55 	.word	0x08003b55
 8003af4:	08003b55 	.word	0x08003b55
 8003af8:	2b6e      	cmp	r3, #110	; 0x6e
 8003afa:	d809      	bhi.n	8003b10 <_scanf_float+0x138>
 8003afc:	2b60      	cmp	r3, #96	; 0x60
 8003afe:	d8b2      	bhi.n	8003a66 <_scanf_float+0x8e>
 8003b00:	2b54      	cmp	r3, #84	; 0x54
 8003b02:	d077      	beq.n	8003bf4 <_scanf_float+0x21c>
 8003b04:	2b59      	cmp	r3, #89	; 0x59
 8003b06:	d199      	bne.n	8003a3c <_scanf_float+0x64>
 8003b08:	2d07      	cmp	r5, #7
 8003b0a:	d197      	bne.n	8003a3c <_scanf_float+0x64>
 8003b0c:	2508      	movs	r5, #8
 8003b0e:	e029      	b.n	8003b64 <_scanf_float+0x18c>
 8003b10:	2b74      	cmp	r3, #116	; 0x74
 8003b12:	d06f      	beq.n	8003bf4 <_scanf_float+0x21c>
 8003b14:	2b79      	cmp	r3, #121	; 0x79
 8003b16:	e7f6      	b.n	8003b06 <_scanf_float+0x12e>
 8003b18:	6821      	ldr	r1, [r4, #0]
 8003b1a:	05c8      	lsls	r0, r1, #23
 8003b1c:	d51a      	bpl.n	8003b54 <_scanf_float+0x17c>
 8003b1e:	9b02      	ldr	r3, [sp, #8]
 8003b20:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8003b24:	6021      	str	r1, [r4, #0]
 8003b26:	f109 0901 	add.w	r9, r9, #1
 8003b2a:	b11b      	cbz	r3, 8003b34 <_scanf_float+0x15c>
 8003b2c:	3b01      	subs	r3, #1
 8003b2e:	3201      	adds	r2, #1
 8003b30:	9302      	str	r3, [sp, #8]
 8003b32:	60a2      	str	r2, [r4, #8]
 8003b34:	68a3      	ldr	r3, [r4, #8]
 8003b36:	3b01      	subs	r3, #1
 8003b38:	60a3      	str	r3, [r4, #8]
 8003b3a:	6923      	ldr	r3, [r4, #16]
 8003b3c:	3301      	adds	r3, #1
 8003b3e:	6123      	str	r3, [r4, #16]
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	3b01      	subs	r3, #1
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	607b      	str	r3, [r7, #4]
 8003b48:	f340 8084 	ble.w	8003c54 <_scanf_float+0x27c>
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	3301      	adds	r3, #1
 8003b50:	603b      	str	r3, [r7, #0]
 8003b52:	e766      	b.n	8003a22 <_scanf_float+0x4a>
 8003b54:	eb1a 0f05 	cmn.w	sl, r5
 8003b58:	f47f af70 	bne.w	8003a3c <_scanf_float+0x64>
 8003b5c:	6822      	ldr	r2, [r4, #0]
 8003b5e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8003b62:	6022      	str	r2, [r4, #0]
 8003b64:	f806 3b01 	strb.w	r3, [r6], #1
 8003b68:	e7e4      	b.n	8003b34 <_scanf_float+0x15c>
 8003b6a:	6822      	ldr	r2, [r4, #0]
 8003b6c:	0610      	lsls	r0, r2, #24
 8003b6e:	f57f af65 	bpl.w	8003a3c <_scanf_float+0x64>
 8003b72:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003b76:	e7f4      	b.n	8003b62 <_scanf_float+0x18a>
 8003b78:	f1ba 0f00 	cmp.w	sl, #0
 8003b7c:	d10e      	bne.n	8003b9c <_scanf_float+0x1c4>
 8003b7e:	f1b9 0f00 	cmp.w	r9, #0
 8003b82:	d10e      	bne.n	8003ba2 <_scanf_float+0x1ca>
 8003b84:	6822      	ldr	r2, [r4, #0]
 8003b86:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8003b8a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8003b8e:	d108      	bne.n	8003ba2 <_scanf_float+0x1ca>
 8003b90:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8003b94:	f04f 0a01 	mov.w	sl, #1
 8003b98:	6022      	str	r2, [r4, #0]
 8003b9a:	e7e3      	b.n	8003b64 <_scanf_float+0x18c>
 8003b9c:	f1ba 0f02 	cmp.w	sl, #2
 8003ba0:	d055      	beq.n	8003c4e <_scanf_float+0x276>
 8003ba2:	2d01      	cmp	r5, #1
 8003ba4:	d002      	beq.n	8003bac <_scanf_float+0x1d4>
 8003ba6:	2d04      	cmp	r5, #4
 8003ba8:	f47f af48 	bne.w	8003a3c <_scanf_float+0x64>
 8003bac:	3501      	adds	r5, #1
 8003bae:	b2ed      	uxtb	r5, r5
 8003bb0:	e7d8      	b.n	8003b64 <_scanf_float+0x18c>
 8003bb2:	f1ba 0f01 	cmp.w	sl, #1
 8003bb6:	f47f af41 	bne.w	8003a3c <_scanf_float+0x64>
 8003bba:	f04f 0a02 	mov.w	sl, #2
 8003bbe:	e7d1      	b.n	8003b64 <_scanf_float+0x18c>
 8003bc0:	b97d      	cbnz	r5, 8003be2 <_scanf_float+0x20a>
 8003bc2:	f1b9 0f00 	cmp.w	r9, #0
 8003bc6:	f47f af3c 	bne.w	8003a42 <_scanf_float+0x6a>
 8003bca:	6822      	ldr	r2, [r4, #0]
 8003bcc:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8003bd0:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8003bd4:	f47f af39 	bne.w	8003a4a <_scanf_float+0x72>
 8003bd8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8003bdc:	2501      	movs	r5, #1
 8003bde:	6022      	str	r2, [r4, #0]
 8003be0:	e7c0      	b.n	8003b64 <_scanf_float+0x18c>
 8003be2:	2d03      	cmp	r5, #3
 8003be4:	d0e2      	beq.n	8003bac <_scanf_float+0x1d4>
 8003be6:	2d05      	cmp	r5, #5
 8003be8:	e7de      	b.n	8003ba8 <_scanf_float+0x1d0>
 8003bea:	2d02      	cmp	r5, #2
 8003bec:	f47f af26 	bne.w	8003a3c <_scanf_float+0x64>
 8003bf0:	2503      	movs	r5, #3
 8003bf2:	e7b7      	b.n	8003b64 <_scanf_float+0x18c>
 8003bf4:	2d06      	cmp	r5, #6
 8003bf6:	f47f af21 	bne.w	8003a3c <_scanf_float+0x64>
 8003bfa:	2507      	movs	r5, #7
 8003bfc:	e7b2      	b.n	8003b64 <_scanf_float+0x18c>
 8003bfe:	6822      	ldr	r2, [r4, #0]
 8003c00:	0591      	lsls	r1, r2, #22
 8003c02:	f57f af1b 	bpl.w	8003a3c <_scanf_float+0x64>
 8003c06:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8003c0a:	6022      	str	r2, [r4, #0]
 8003c0c:	f8cd 9004 	str.w	r9, [sp, #4]
 8003c10:	e7a8      	b.n	8003b64 <_scanf_float+0x18c>
 8003c12:	6822      	ldr	r2, [r4, #0]
 8003c14:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8003c18:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8003c1c:	d006      	beq.n	8003c2c <_scanf_float+0x254>
 8003c1e:	0550      	lsls	r0, r2, #21
 8003c20:	f57f af0c 	bpl.w	8003a3c <_scanf_float+0x64>
 8003c24:	f1b9 0f00 	cmp.w	r9, #0
 8003c28:	f43f af0f 	beq.w	8003a4a <_scanf_float+0x72>
 8003c2c:	0591      	lsls	r1, r2, #22
 8003c2e:	bf58      	it	pl
 8003c30:	9901      	ldrpl	r1, [sp, #4]
 8003c32:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8003c36:	bf58      	it	pl
 8003c38:	eba9 0101 	subpl.w	r1, r9, r1
 8003c3c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8003c40:	f04f 0900 	mov.w	r9, #0
 8003c44:	bf58      	it	pl
 8003c46:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8003c4a:	6022      	str	r2, [r4, #0]
 8003c4c:	e78a      	b.n	8003b64 <_scanf_float+0x18c>
 8003c4e:	f04f 0a03 	mov.w	sl, #3
 8003c52:	e787      	b.n	8003b64 <_scanf_float+0x18c>
 8003c54:	4639      	mov	r1, r7
 8003c56:	4640      	mov	r0, r8
 8003c58:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8003c5c:	4798      	blx	r3
 8003c5e:	2800      	cmp	r0, #0
 8003c60:	f43f aedf 	beq.w	8003a22 <_scanf_float+0x4a>
 8003c64:	e6ea      	b.n	8003a3c <_scanf_float+0x64>
 8003c66:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8003c6a:	463a      	mov	r2, r7
 8003c6c:	4640      	mov	r0, r8
 8003c6e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8003c72:	4798      	blx	r3
 8003c74:	6923      	ldr	r3, [r4, #16]
 8003c76:	3b01      	subs	r3, #1
 8003c78:	6123      	str	r3, [r4, #16]
 8003c7a:	e6ec      	b.n	8003a56 <_scanf_float+0x7e>
 8003c7c:	1e6b      	subs	r3, r5, #1
 8003c7e:	2b06      	cmp	r3, #6
 8003c80:	d825      	bhi.n	8003cce <_scanf_float+0x2f6>
 8003c82:	2d02      	cmp	r5, #2
 8003c84:	d836      	bhi.n	8003cf4 <_scanf_float+0x31c>
 8003c86:	455e      	cmp	r6, fp
 8003c88:	f67f aee8 	bls.w	8003a5c <_scanf_float+0x84>
 8003c8c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8003c90:	463a      	mov	r2, r7
 8003c92:	4640      	mov	r0, r8
 8003c94:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8003c98:	4798      	blx	r3
 8003c9a:	6923      	ldr	r3, [r4, #16]
 8003c9c:	3b01      	subs	r3, #1
 8003c9e:	6123      	str	r3, [r4, #16]
 8003ca0:	e7f1      	b.n	8003c86 <_scanf_float+0x2ae>
 8003ca2:	9802      	ldr	r0, [sp, #8]
 8003ca4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8003ca8:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8003cac:	463a      	mov	r2, r7
 8003cae:	9002      	str	r0, [sp, #8]
 8003cb0:	4640      	mov	r0, r8
 8003cb2:	4798      	blx	r3
 8003cb4:	6923      	ldr	r3, [r4, #16]
 8003cb6:	3b01      	subs	r3, #1
 8003cb8:	6123      	str	r3, [r4, #16]
 8003cba:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003cbe:	fa5f fa8a 	uxtb.w	sl, sl
 8003cc2:	f1ba 0f02 	cmp.w	sl, #2
 8003cc6:	d1ec      	bne.n	8003ca2 <_scanf_float+0x2ca>
 8003cc8:	3d03      	subs	r5, #3
 8003cca:	b2ed      	uxtb	r5, r5
 8003ccc:	1b76      	subs	r6, r6, r5
 8003cce:	6823      	ldr	r3, [r4, #0]
 8003cd0:	05da      	lsls	r2, r3, #23
 8003cd2:	d52f      	bpl.n	8003d34 <_scanf_float+0x35c>
 8003cd4:	055b      	lsls	r3, r3, #21
 8003cd6:	d510      	bpl.n	8003cfa <_scanf_float+0x322>
 8003cd8:	455e      	cmp	r6, fp
 8003cda:	f67f aebf 	bls.w	8003a5c <_scanf_float+0x84>
 8003cde:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8003ce2:	463a      	mov	r2, r7
 8003ce4:	4640      	mov	r0, r8
 8003ce6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8003cea:	4798      	blx	r3
 8003cec:	6923      	ldr	r3, [r4, #16]
 8003cee:	3b01      	subs	r3, #1
 8003cf0:	6123      	str	r3, [r4, #16]
 8003cf2:	e7f1      	b.n	8003cd8 <_scanf_float+0x300>
 8003cf4:	46aa      	mov	sl, r5
 8003cf6:	9602      	str	r6, [sp, #8]
 8003cf8:	e7df      	b.n	8003cba <_scanf_float+0x2e2>
 8003cfa:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8003cfe:	6923      	ldr	r3, [r4, #16]
 8003d00:	2965      	cmp	r1, #101	; 0x65
 8003d02:	f103 33ff 	add.w	r3, r3, #4294967295
 8003d06:	f106 35ff 	add.w	r5, r6, #4294967295
 8003d0a:	6123      	str	r3, [r4, #16]
 8003d0c:	d00c      	beq.n	8003d28 <_scanf_float+0x350>
 8003d0e:	2945      	cmp	r1, #69	; 0x45
 8003d10:	d00a      	beq.n	8003d28 <_scanf_float+0x350>
 8003d12:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8003d16:	463a      	mov	r2, r7
 8003d18:	4640      	mov	r0, r8
 8003d1a:	4798      	blx	r3
 8003d1c:	6923      	ldr	r3, [r4, #16]
 8003d1e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8003d22:	3b01      	subs	r3, #1
 8003d24:	1eb5      	subs	r5, r6, #2
 8003d26:	6123      	str	r3, [r4, #16]
 8003d28:	463a      	mov	r2, r7
 8003d2a:	4640      	mov	r0, r8
 8003d2c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8003d30:	4798      	blx	r3
 8003d32:	462e      	mov	r6, r5
 8003d34:	6825      	ldr	r5, [r4, #0]
 8003d36:	f015 0510 	ands.w	r5, r5, #16
 8003d3a:	d155      	bne.n	8003de8 <_scanf_float+0x410>
 8003d3c:	7035      	strb	r5, [r6, #0]
 8003d3e:	6823      	ldr	r3, [r4, #0]
 8003d40:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003d44:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003d48:	d11b      	bne.n	8003d82 <_scanf_float+0x3aa>
 8003d4a:	9b01      	ldr	r3, [sp, #4]
 8003d4c:	454b      	cmp	r3, r9
 8003d4e:	eba3 0209 	sub.w	r2, r3, r9
 8003d52:	d123      	bne.n	8003d9c <_scanf_float+0x3c4>
 8003d54:	2200      	movs	r2, #0
 8003d56:	4659      	mov	r1, fp
 8003d58:	4640      	mov	r0, r8
 8003d5a:	f000 fe79 	bl	8004a50 <_strtod_r>
 8003d5e:	6822      	ldr	r2, [r4, #0]
 8003d60:	9b03      	ldr	r3, [sp, #12]
 8003d62:	f012 0f02 	tst.w	r2, #2
 8003d66:	4606      	mov	r6, r0
 8003d68:	460f      	mov	r7, r1
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	d021      	beq.n	8003db2 <_scanf_float+0x3da>
 8003d6e:	1d1a      	adds	r2, r3, #4
 8003d70:	9903      	ldr	r1, [sp, #12]
 8003d72:	600a      	str	r2, [r1, #0]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	e9c3 6700 	strd	r6, r7, [r3]
 8003d7a:	68e3      	ldr	r3, [r4, #12]
 8003d7c:	3301      	adds	r3, #1
 8003d7e:	60e3      	str	r3, [r4, #12]
 8003d80:	e66d      	b.n	8003a5e <_scanf_float+0x86>
 8003d82:	9b04      	ldr	r3, [sp, #16]
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d0e5      	beq.n	8003d54 <_scanf_float+0x37c>
 8003d88:	9905      	ldr	r1, [sp, #20]
 8003d8a:	230a      	movs	r3, #10
 8003d8c:	462a      	mov	r2, r5
 8003d8e:	4640      	mov	r0, r8
 8003d90:	3101      	adds	r1, #1
 8003d92:	f000 fedf 	bl	8004b54 <_strtol_r>
 8003d96:	9b04      	ldr	r3, [sp, #16]
 8003d98:	9e05      	ldr	r6, [sp, #20]
 8003d9a:	1ac2      	subs	r2, r0, r3
 8003d9c:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8003da0:	429e      	cmp	r6, r3
 8003da2:	bf28      	it	cs
 8003da4:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8003da8:	4630      	mov	r0, r6
 8003daa:	4910      	ldr	r1, [pc, #64]	; (8003dec <_scanf_float+0x414>)
 8003dac:	f000 f826 	bl	8003dfc <siprintf>
 8003db0:	e7d0      	b.n	8003d54 <_scanf_float+0x37c>
 8003db2:	f012 0f04 	tst.w	r2, #4
 8003db6:	f103 0204 	add.w	r2, r3, #4
 8003dba:	d1d9      	bne.n	8003d70 <_scanf_float+0x398>
 8003dbc:	f8dd c00c 	ldr.w	ip, [sp, #12]
 8003dc0:	f8cc 2000 	str.w	r2, [ip]
 8003dc4:	f8d3 8000 	ldr.w	r8, [r3]
 8003dc8:	4602      	mov	r2, r0
 8003dca:	460b      	mov	r3, r1
 8003dcc:	f7fc fe1e 	bl	8000a0c <__aeabi_dcmpun>
 8003dd0:	b128      	cbz	r0, 8003dde <_scanf_float+0x406>
 8003dd2:	4807      	ldr	r0, [pc, #28]	; (8003df0 <_scanf_float+0x418>)
 8003dd4:	f000 f80e 	bl	8003df4 <nanf>
 8003dd8:	f8c8 0000 	str.w	r0, [r8]
 8003ddc:	e7cd      	b.n	8003d7a <_scanf_float+0x3a2>
 8003dde:	4630      	mov	r0, r6
 8003de0:	4639      	mov	r1, r7
 8003de2:	f7fc fe71 	bl	8000ac8 <__aeabi_d2f>
 8003de6:	e7f7      	b.n	8003dd8 <_scanf_float+0x400>
 8003de8:	2500      	movs	r5, #0
 8003dea:	e638      	b.n	8003a5e <_scanf_float+0x86>
 8003dec:	08007a10 	.word	0x08007a10
 8003df0:	08007e18 	.word	0x08007e18

08003df4 <nanf>:
 8003df4:	4800      	ldr	r0, [pc, #0]	; (8003df8 <nanf+0x4>)
 8003df6:	4770      	bx	lr
 8003df8:	7fc00000 	.word	0x7fc00000

08003dfc <siprintf>:
 8003dfc:	b40e      	push	{r1, r2, r3}
 8003dfe:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003e02:	b500      	push	{lr}
 8003e04:	b09c      	sub	sp, #112	; 0x70
 8003e06:	ab1d      	add	r3, sp, #116	; 0x74
 8003e08:	9002      	str	r0, [sp, #8]
 8003e0a:	9006      	str	r0, [sp, #24]
 8003e0c:	9107      	str	r1, [sp, #28]
 8003e0e:	9104      	str	r1, [sp, #16]
 8003e10:	4808      	ldr	r0, [pc, #32]	; (8003e34 <siprintf+0x38>)
 8003e12:	4909      	ldr	r1, [pc, #36]	; (8003e38 <siprintf+0x3c>)
 8003e14:	f853 2b04 	ldr.w	r2, [r3], #4
 8003e18:	9105      	str	r1, [sp, #20]
 8003e1a:	6800      	ldr	r0, [r0, #0]
 8003e1c:	a902      	add	r1, sp, #8
 8003e1e:	9301      	str	r3, [sp, #4]
 8003e20:	f002 feb8 	bl	8006b94 <_svfiprintf_r>
 8003e24:	2200      	movs	r2, #0
 8003e26:	9b02      	ldr	r3, [sp, #8]
 8003e28:	701a      	strb	r2, [r3, #0]
 8003e2a:	b01c      	add	sp, #112	; 0x70
 8003e2c:	f85d eb04 	ldr.w	lr, [sp], #4
 8003e30:	b003      	add	sp, #12
 8003e32:	4770      	bx	lr
 8003e34:	2000000c 	.word	0x2000000c
 8003e38:	ffff0208 	.word	0xffff0208

08003e3c <sulp>:
 8003e3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003e40:	460f      	mov	r7, r1
 8003e42:	4690      	mov	r8, r2
 8003e44:	f002 fc12 	bl	800666c <__ulp>
 8003e48:	4604      	mov	r4, r0
 8003e4a:	460d      	mov	r5, r1
 8003e4c:	f1b8 0f00 	cmp.w	r8, #0
 8003e50:	d011      	beq.n	8003e76 <sulp+0x3a>
 8003e52:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8003e56:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	dd0b      	ble.n	8003e76 <sulp+0x3a>
 8003e5e:	2400      	movs	r4, #0
 8003e60:	051b      	lsls	r3, r3, #20
 8003e62:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8003e66:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8003e6a:	4622      	mov	r2, r4
 8003e6c:	462b      	mov	r3, r5
 8003e6e:	f7fc fb33 	bl	80004d8 <__aeabi_dmul>
 8003e72:	4604      	mov	r4, r0
 8003e74:	460d      	mov	r5, r1
 8003e76:	4620      	mov	r0, r4
 8003e78:	4629      	mov	r1, r5
 8003e7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08003e80 <_strtod_l>:
 8003e80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e84:	469b      	mov	fp, r3
 8003e86:	2300      	movs	r3, #0
 8003e88:	b09f      	sub	sp, #124	; 0x7c
 8003e8a:	931a      	str	r3, [sp, #104]	; 0x68
 8003e8c:	4b9e      	ldr	r3, [pc, #632]	; (8004108 <_strtod_l+0x288>)
 8003e8e:	4682      	mov	sl, r0
 8003e90:	681f      	ldr	r7, [r3, #0]
 8003e92:	460e      	mov	r6, r1
 8003e94:	4638      	mov	r0, r7
 8003e96:	9215      	str	r2, [sp, #84]	; 0x54
 8003e98:	f7fc f95a 	bl	8000150 <strlen>
 8003e9c:	f04f 0800 	mov.w	r8, #0
 8003ea0:	4604      	mov	r4, r0
 8003ea2:	f04f 0900 	mov.w	r9, #0
 8003ea6:	9619      	str	r6, [sp, #100]	; 0x64
 8003ea8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8003eaa:	781a      	ldrb	r2, [r3, #0]
 8003eac:	2a2b      	cmp	r2, #43	; 0x2b
 8003eae:	d04c      	beq.n	8003f4a <_strtod_l+0xca>
 8003eb0:	d83a      	bhi.n	8003f28 <_strtod_l+0xa8>
 8003eb2:	2a0d      	cmp	r2, #13
 8003eb4:	d833      	bhi.n	8003f1e <_strtod_l+0x9e>
 8003eb6:	2a08      	cmp	r2, #8
 8003eb8:	d833      	bhi.n	8003f22 <_strtod_l+0xa2>
 8003eba:	2a00      	cmp	r2, #0
 8003ebc:	d03d      	beq.n	8003f3a <_strtod_l+0xba>
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	930a      	str	r3, [sp, #40]	; 0x28
 8003ec2:	9d19      	ldr	r5, [sp, #100]	; 0x64
 8003ec4:	782b      	ldrb	r3, [r5, #0]
 8003ec6:	2b30      	cmp	r3, #48	; 0x30
 8003ec8:	f040 80aa 	bne.w	8004020 <_strtod_l+0x1a0>
 8003ecc:	786b      	ldrb	r3, [r5, #1]
 8003ece:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8003ed2:	2b58      	cmp	r3, #88	; 0x58
 8003ed4:	d166      	bne.n	8003fa4 <_strtod_l+0x124>
 8003ed6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003ed8:	4650      	mov	r0, sl
 8003eda:	9301      	str	r3, [sp, #4]
 8003edc:	ab1a      	add	r3, sp, #104	; 0x68
 8003ede:	9300      	str	r3, [sp, #0]
 8003ee0:	4a8a      	ldr	r2, [pc, #552]	; (800410c <_strtod_l+0x28c>)
 8003ee2:	f8cd b008 	str.w	fp, [sp, #8]
 8003ee6:	ab1b      	add	r3, sp, #108	; 0x6c
 8003ee8:	a919      	add	r1, sp, #100	; 0x64
 8003eea:	f001 fd17 	bl	800591c <__gethex>
 8003eee:	f010 0607 	ands.w	r6, r0, #7
 8003ef2:	4604      	mov	r4, r0
 8003ef4:	d005      	beq.n	8003f02 <_strtod_l+0x82>
 8003ef6:	2e06      	cmp	r6, #6
 8003ef8:	d129      	bne.n	8003f4e <_strtod_l+0xce>
 8003efa:	2300      	movs	r3, #0
 8003efc:	3501      	adds	r5, #1
 8003efe:	9519      	str	r5, [sp, #100]	; 0x64
 8003f00:	930a      	str	r3, [sp, #40]	; 0x28
 8003f02:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	f040 858a 	bne.w	8004a1e <_strtod_l+0xb9e>
 8003f0a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003f0c:	b1d3      	cbz	r3, 8003f44 <_strtod_l+0xc4>
 8003f0e:	4642      	mov	r2, r8
 8003f10:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8003f14:	4610      	mov	r0, r2
 8003f16:	4619      	mov	r1, r3
 8003f18:	b01f      	add	sp, #124	; 0x7c
 8003f1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f1e:	2a20      	cmp	r2, #32
 8003f20:	d1cd      	bne.n	8003ebe <_strtod_l+0x3e>
 8003f22:	3301      	adds	r3, #1
 8003f24:	9319      	str	r3, [sp, #100]	; 0x64
 8003f26:	e7bf      	b.n	8003ea8 <_strtod_l+0x28>
 8003f28:	2a2d      	cmp	r2, #45	; 0x2d
 8003f2a:	d1c8      	bne.n	8003ebe <_strtod_l+0x3e>
 8003f2c:	2201      	movs	r2, #1
 8003f2e:	920a      	str	r2, [sp, #40]	; 0x28
 8003f30:	1c5a      	adds	r2, r3, #1
 8003f32:	9219      	str	r2, [sp, #100]	; 0x64
 8003f34:	785b      	ldrb	r3, [r3, #1]
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d1c3      	bne.n	8003ec2 <_strtod_l+0x42>
 8003f3a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8003f3c:	9619      	str	r6, [sp, #100]	; 0x64
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	f040 856b 	bne.w	8004a1a <_strtod_l+0xb9a>
 8003f44:	4642      	mov	r2, r8
 8003f46:	464b      	mov	r3, r9
 8003f48:	e7e4      	b.n	8003f14 <_strtod_l+0x94>
 8003f4a:	2200      	movs	r2, #0
 8003f4c:	e7ef      	b.n	8003f2e <_strtod_l+0xae>
 8003f4e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8003f50:	b13a      	cbz	r2, 8003f62 <_strtod_l+0xe2>
 8003f52:	2135      	movs	r1, #53	; 0x35
 8003f54:	a81c      	add	r0, sp, #112	; 0x70
 8003f56:	f002 fc8d 	bl	8006874 <__copybits>
 8003f5a:	4650      	mov	r0, sl
 8003f5c:	991a      	ldr	r1, [sp, #104]	; 0x68
 8003f5e:	f002 f855 	bl	800600c <_Bfree>
 8003f62:	3e01      	subs	r6, #1
 8003f64:	2e04      	cmp	r6, #4
 8003f66:	d806      	bhi.n	8003f76 <_strtod_l+0xf6>
 8003f68:	e8df f006 	tbb	[pc, r6]
 8003f6c:	1714030a 	.word	0x1714030a
 8003f70:	0a          	.byte	0x0a
 8003f71:	00          	.byte	0x00
 8003f72:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 8003f76:	0721      	lsls	r1, r4, #28
 8003f78:	d5c3      	bpl.n	8003f02 <_strtod_l+0x82>
 8003f7a:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 8003f7e:	e7c0      	b.n	8003f02 <_strtod_l+0x82>
 8003f80:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8003f82:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 8003f86:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8003f8a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8003f8e:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8003f92:	e7f0      	b.n	8003f76 <_strtod_l+0xf6>
 8003f94:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8004110 <_strtod_l+0x290>
 8003f98:	e7ed      	b.n	8003f76 <_strtod_l+0xf6>
 8003f9a:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8003f9e:	f04f 38ff 	mov.w	r8, #4294967295
 8003fa2:	e7e8      	b.n	8003f76 <_strtod_l+0xf6>
 8003fa4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8003fa6:	1c5a      	adds	r2, r3, #1
 8003fa8:	9219      	str	r2, [sp, #100]	; 0x64
 8003faa:	785b      	ldrb	r3, [r3, #1]
 8003fac:	2b30      	cmp	r3, #48	; 0x30
 8003fae:	d0f9      	beq.n	8003fa4 <_strtod_l+0x124>
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d0a6      	beq.n	8003f02 <_strtod_l+0x82>
 8003fb4:	2301      	movs	r3, #1
 8003fb6:	9307      	str	r3, [sp, #28]
 8003fb8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8003fba:	220a      	movs	r2, #10
 8003fbc:	9308      	str	r3, [sp, #32]
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	469b      	mov	fp, r3
 8003fc2:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8003fc6:	9819      	ldr	r0, [sp, #100]	; 0x64
 8003fc8:	7805      	ldrb	r5, [r0, #0]
 8003fca:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 8003fce:	b2d9      	uxtb	r1, r3
 8003fd0:	2909      	cmp	r1, #9
 8003fd2:	d927      	bls.n	8004024 <_strtod_l+0x1a4>
 8003fd4:	4622      	mov	r2, r4
 8003fd6:	4639      	mov	r1, r7
 8003fd8:	f002 fef2 	bl	8006dc0 <strncmp>
 8003fdc:	2800      	cmp	r0, #0
 8003fde:	d033      	beq.n	8004048 <_strtod_l+0x1c8>
 8003fe0:	2000      	movs	r0, #0
 8003fe2:	462a      	mov	r2, r5
 8003fe4:	465c      	mov	r4, fp
 8003fe6:	4603      	mov	r3, r0
 8003fe8:	9004      	str	r0, [sp, #16]
 8003fea:	2a65      	cmp	r2, #101	; 0x65
 8003fec:	d001      	beq.n	8003ff2 <_strtod_l+0x172>
 8003fee:	2a45      	cmp	r2, #69	; 0x45
 8003ff0:	d114      	bne.n	800401c <_strtod_l+0x19c>
 8003ff2:	b91c      	cbnz	r4, 8003ffc <_strtod_l+0x17c>
 8003ff4:	9a07      	ldr	r2, [sp, #28]
 8003ff6:	4302      	orrs	r2, r0
 8003ff8:	d09f      	beq.n	8003f3a <_strtod_l+0xba>
 8003ffa:	2400      	movs	r4, #0
 8003ffc:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8003ffe:	1c72      	adds	r2, r6, #1
 8004000:	9219      	str	r2, [sp, #100]	; 0x64
 8004002:	7872      	ldrb	r2, [r6, #1]
 8004004:	2a2b      	cmp	r2, #43	; 0x2b
 8004006:	d079      	beq.n	80040fc <_strtod_l+0x27c>
 8004008:	2a2d      	cmp	r2, #45	; 0x2d
 800400a:	f000 8083 	beq.w	8004114 <_strtod_l+0x294>
 800400e:	2700      	movs	r7, #0
 8004010:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8004014:	2909      	cmp	r1, #9
 8004016:	f240 8083 	bls.w	8004120 <_strtod_l+0x2a0>
 800401a:	9619      	str	r6, [sp, #100]	; 0x64
 800401c:	2500      	movs	r5, #0
 800401e:	e09f      	b.n	8004160 <_strtod_l+0x2e0>
 8004020:	2300      	movs	r3, #0
 8004022:	e7c8      	b.n	8003fb6 <_strtod_l+0x136>
 8004024:	f1bb 0f08 	cmp.w	fp, #8
 8004028:	bfd5      	itete	le
 800402a:	9906      	ldrle	r1, [sp, #24]
 800402c:	9905      	ldrgt	r1, [sp, #20]
 800402e:	fb02 3301 	mlale	r3, r2, r1, r3
 8004032:	fb02 3301 	mlagt	r3, r2, r1, r3
 8004036:	f100 0001 	add.w	r0, r0, #1
 800403a:	bfd4      	ite	le
 800403c:	9306      	strle	r3, [sp, #24]
 800403e:	9305      	strgt	r3, [sp, #20]
 8004040:	f10b 0b01 	add.w	fp, fp, #1
 8004044:	9019      	str	r0, [sp, #100]	; 0x64
 8004046:	e7be      	b.n	8003fc6 <_strtod_l+0x146>
 8004048:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800404a:	191a      	adds	r2, r3, r4
 800404c:	9219      	str	r2, [sp, #100]	; 0x64
 800404e:	5d1a      	ldrb	r2, [r3, r4]
 8004050:	f1bb 0f00 	cmp.w	fp, #0
 8004054:	d036      	beq.n	80040c4 <_strtod_l+0x244>
 8004056:	465c      	mov	r4, fp
 8004058:	9004      	str	r0, [sp, #16]
 800405a:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800405e:	2b09      	cmp	r3, #9
 8004060:	d912      	bls.n	8004088 <_strtod_l+0x208>
 8004062:	2301      	movs	r3, #1
 8004064:	e7c1      	b.n	8003fea <_strtod_l+0x16a>
 8004066:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004068:	3001      	adds	r0, #1
 800406a:	1c5a      	adds	r2, r3, #1
 800406c:	9219      	str	r2, [sp, #100]	; 0x64
 800406e:	785a      	ldrb	r2, [r3, #1]
 8004070:	2a30      	cmp	r2, #48	; 0x30
 8004072:	d0f8      	beq.n	8004066 <_strtod_l+0x1e6>
 8004074:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8004078:	2b08      	cmp	r3, #8
 800407a:	f200 84d5 	bhi.w	8004a28 <_strtod_l+0xba8>
 800407e:	9004      	str	r0, [sp, #16]
 8004080:	2000      	movs	r0, #0
 8004082:	4604      	mov	r4, r0
 8004084:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004086:	9308      	str	r3, [sp, #32]
 8004088:	3a30      	subs	r2, #48	; 0x30
 800408a:	f100 0301 	add.w	r3, r0, #1
 800408e:	d013      	beq.n	80040b8 <_strtod_l+0x238>
 8004090:	9904      	ldr	r1, [sp, #16]
 8004092:	1905      	adds	r5, r0, r4
 8004094:	4419      	add	r1, r3
 8004096:	9104      	str	r1, [sp, #16]
 8004098:	4623      	mov	r3, r4
 800409a:	210a      	movs	r1, #10
 800409c:	42ab      	cmp	r3, r5
 800409e:	d113      	bne.n	80040c8 <_strtod_l+0x248>
 80040a0:	1823      	adds	r3, r4, r0
 80040a2:	2b08      	cmp	r3, #8
 80040a4:	f104 0401 	add.w	r4, r4, #1
 80040a8:	4404      	add	r4, r0
 80040aa:	dc1b      	bgt.n	80040e4 <_strtod_l+0x264>
 80040ac:	230a      	movs	r3, #10
 80040ae:	9906      	ldr	r1, [sp, #24]
 80040b0:	fb03 2301 	mla	r3, r3, r1, r2
 80040b4:	9306      	str	r3, [sp, #24]
 80040b6:	2300      	movs	r3, #0
 80040b8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80040ba:	4618      	mov	r0, r3
 80040bc:	1c51      	adds	r1, r2, #1
 80040be:	9119      	str	r1, [sp, #100]	; 0x64
 80040c0:	7852      	ldrb	r2, [r2, #1]
 80040c2:	e7ca      	b.n	800405a <_strtod_l+0x1da>
 80040c4:	4658      	mov	r0, fp
 80040c6:	e7d3      	b.n	8004070 <_strtod_l+0x1f0>
 80040c8:	2b08      	cmp	r3, #8
 80040ca:	dc04      	bgt.n	80040d6 <_strtod_l+0x256>
 80040cc:	9f06      	ldr	r7, [sp, #24]
 80040ce:	434f      	muls	r7, r1
 80040d0:	9706      	str	r7, [sp, #24]
 80040d2:	3301      	adds	r3, #1
 80040d4:	e7e2      	b.n	800409c <_strtod_l+0x21c>
 80040d6:	1c5f      	adds	r7, r3, #1
 80040d8:	2f10      	cmp	r7, #16
 80040da:	bfde      	ittt	le
 80040dc:	9f05      	ldrle	r7, [sp, #20]
 80040de:	434f      	mulle	r7, r1
 80040e0:	9705      	strle	r7, [sp, #20]
 80040e2:	e7f6      	b.n	80040d2 <_strtod_l+0x252>
 80040e4:	2c10      	cmp	r4, #16
 80040e6:	bfdf      	itttt	le
 80040e8:	230a      	movle	r3, #10
 80040ea:	9905      	ldrle	r1, [sp, #20]
 80040ec:	fb03 2301 	mlale	r3, r3, r1, r2
 80040f0:	9305      	strle	r3, [sp, #20]
 80040f2:	e7e0      	b.n	80040b6 <_strtod_l+0x236>
 80040f4:	2300      	movs	r3, #0
 80040f6:	9304      	str	r3, [sp, #16]
 80040f8:	2301      	movs	r3, #1
 80040fa:	e77b      	b.n	8003ff4 <_strtod_l+0x174>
 80040fc:	2700      	movs	r7, #0
 80040fe:	1cb2      	adds	r2, r6, #2
 8004100:	9219      	str	r2, [sp, #100]	; 0x64
 8004102:	78b2      	ldrb	r2, [r6, #2]
 8004104:	e784      	b.n	8004010 <_strtod_l+0x190>
 8004106:	bf00      	nop
 8004108:	08007c60 	.word	0x08007c60
 800410c:	08007a18 	.word	0x08007a18
 8004110:	7ff00000 	.word	0x7ff00000
 8004114:	2701      	movs	r7, #1
 8004116:	e7f2      	b.n	80040fe <_strtod_l+0x27e>
 8004118:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800411a:	1c51      	adds	r1, r2, #1
 800411c:	9119      	str	r1, [sp, #100]	; 0x64
 800411e:	7852      	ldrb	r2, [r2, #1]
 8004120:	2a30      	cmp	r2, #48	; 0x30
 8004122:	d0f9      	beq.n	8004118 <_strtod_l+0x298>
 8004124:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8004128:	2908      	cmp	r1, #8
 800412a:	f63f af77 	bhi.w	800401c <_strtod_l+0x19c>
 800412e:	f04f 0e0a 	mov.w	lr, #10
 8004132:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 8004136:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8004138:	9209      	str	r2, [sp, #36]	; 0x24
 800413a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800413c:	1c51      	adds	r1, r2, #1
 800413e:	9119      	str	r1, [sp, #100]	; 0x64
 8004140:	7852      	ldrb	r2, [r2, #1]
 8004142:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 8004146:	2d09      	cmp	r5, #9
 8004148:	d935      	bls.n	80041b6 <_strtod_l+0x336>
 800414a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800414c:	1b49      	subs	r1, r1, r5
 800414e:	2908      	cmp	r1, #8
 8004150:	f644 651f 	movw	r5, #19999	; 0x4e1f
 8004154:	dc02      	bgt.n	800415c <_strtod_l+0x2dc>
 8004156:	4565      	cmp	r5, ip
 8004158:	bfa8      	it	ge
 800415a:	4665      	movge	r5, ip
 800415c:	b107      	cbz	r7, 8004160 <_strtod_l+0x2e0>
 800415e:	426d      	negs	r5, r5
 8004160:	2c00      	cmp	r4, #0
 8004162:	d14c      	bne.n	80041fe <_strtod_l+0x37e>
 8004164:	9907      	ldr	r1, [sp, #28]
 8004166:	4301      	orrs	r1, r0
 8004168:	f47f aecb 	bne.w	8003f02 <_strtod_l+0x82>
 800416c:	2b00      	cmp	r3, #0
 800416e:	f47f aee4 	bne.w	8003f3a <_strtod_l+0xba>
 8004172:	2a69      	cmp	r2, #105	; 0x69
 8004174:	d026      	beq.n	80041c4 <_strtod_l+0x344>
 8004176:	dc23      	bgt.n	80041c0 <_strtod_l+0x340>
 8004178:	2a49      	cmp	r2, #73	; 0x49
 800417a:	d023      	beq.n	80041c4 <_strtod_l+0x344>
 800417c:	2a4e      	cmp	r2, #78	; 0x4e
 800417e:	f47f aedc 	bne.w	8003f3a <_strtod_l+0xba>
 8004182:	499d      	ldr	r1, [pc, #628]	; (80043f8 <_strtod_l+0x578>)
 8004184:	a819      	add	r0, sp, #100	; 0x64
 8004186:	f001 fe17 	bl	8005db8 <__match>
 800418a:	2800      	cmp	r0, #0
 800418c:	f43f aed5 	beq.w	8003f3a <_strtod_l+0xba>
 8004190:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004192:	781b      	ldrb	r3, [r3, #0]
 8004194:	2b28      	cmp	r3, #40	; 0x28
 8004196:	d12c      	bne.n	80041f2 <_strtod_l+0x372>
 8004198:	4998      	ldr	r1, [pc, #608]	; (80043fc <_strtod_l+0x57c>)
 800419a:	aa1c      	add	r2, sp, #112	; 0x70
 800419c:	a819      	add	r0, sp, #100	; 0x64
 800419e:	f001 fe1f 	bl	8005de0 <__hexnan>
 80041a2:	2805      	cmp	r0, #5
 80041a4:	d125      	bne.n	80041f2 <_strtod_l+0x372>
 80041a6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80041a8:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 80041ac:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 80041b0:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 80041b4:	e6a5      	b.n	8003f02 <_strtod_l+0x82>
 80041b6:	fb0e 2c0c 	mla	ip, lr, ip, r2
 80041ba:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 80041be:	e7bc      	b.n	800413a <_strtod_l+0x2ba>
 80041c0:	2a6e      	cmp	r2, #110	; 0x6e
 80041c2:	e7dc      	b.n	800417e <_strtod_l+0x2fe>
 80041c4:	498e      	ldr	r1, [pc, #568]	; (8004400 <_strtod_l+0x580>)
 80041c6:	a819      	add	r0, sp, #100	; 0x64
 80041c8:	f001 fdf6 	bl	8005db8 <__match>
 80041cc:	2800      	cmp	r0, #0
 80041ce:	f43f aeb4 	beq.w	8003f3a <_strtod_l+0xba>
 80041d2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80041d4:	498b      	ldr	r1, [pc, #556]	; (8004404 <_strtod_l+0x584>)
 80041d6:	3b01      	subs	r3, #1
 80041d8:	a819      	add	r0, sp, #100	; 0x64
 80041da:	9319      	str	r3, [sp, #100]	; 0x64
 80041dc:	f001 fdec 	bl	8005db8 <__match>
 80041e0:	b910      	cbnz	r0, 80041e8 <_strtod_l+0x368>
 80041e2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80041e4:	3301      	adds	r3, #1
 80041e6:	9319      	str	r3, [sp, #100]	; 0x64
 80041e8:	f04f 0800 	mov.w	r8, #0
 80041ec:	f8df 9218 	ldr.w	r9, [pc, #536]	; 8004408 <_strtod_l+0x588>
 80041f0:	e687      	b.n	8003f02 <_strtod_l+0x82>
 80041f2:	4886      	ldr	r0, [pc, #536]	; (800440c <_strtod_l+0x58c>)
 80041f4:	f002 fdce 	bl	8006d94 <nan>
 80041f8:	4680      	mov	r8, r0
 80041fa:	4689      	mov	r9, r1
 80041fc:	e681      	b.n	8003f02 <_strtod_l+0x82>
 80041fe:	9b04      	ldr	r3, [sp, #16]
 8004200:	f1bb 0f00 	cmp.w	fp, #0
 8004204:	bf08      	it	eq
 8004206:	46a3      	moveq	fp, r4
 8004208:	1aeb      	subs	r3, r5, r3
 800420a:	2c10      	cmp	r4, #16
 800420c:	9806      	ldr	r0, [sp, #24]
 800420e:	4626      	mov	r6, r4
 8004210:	9307      	str	r3, [sp, #28]
 8004212:	bfa8      	it	ge
 8004214:	2610      	movge	r6, #16
 8004216:	f7fc f8e5 	bl	80003e4 <__aeabi_ui2d>
 800421a:	2c09      	cmp	r4, #9
 800421c:	4680      	mov	r8, r0
 800421e:	4689      	mov	r9, r1
 8004220:	dd13      	ble.n	800424a <_strtod_l+0x3ca>
 8004222:	4b7b      	ldr	r3, [pc, #492]	; (8004410 <_strtod_l+0x590>)
 8004224:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8004228:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800422c:	f7fc f954 	bl	80004d8 <__aeabi_dmul>
 8004230:	4680      	mov	r8, r0
 8004232:	9805      	ldr	r0, [sp, #20]
 8004234:	4689      	mov	r9, r1
 8004236:	f7fc f8d5 	bl	80003e4 <__aeabi_ui2d>
 800423a:	4602      	mov	r2, r0
 800423c:	460b      	mov	r3, r1
 800423e:	4640      	mov	r0, r8
 8004240:	4649      	mov	r1, r9
 8004242:	f7fb ff93 	bl	800016c <__adddf3>
 8004246:	4680      	mov	r8, r0
 8004248:	4689      	mov	r9, r1
 800424a:	2c0f      	cmp	r4, #15
 800424c:	dc36      	bgt.n	80042bc <_strtod_l+0x43c>
 800424e:	9b07      	ldr	r3, [sp, #28]
 8004250:	2b00      	cmp	r3, #0
 8004252:	f43f ae56 	beq.w	8003f02 <_strtod_l+0x82>
 8004256:	dd22      	ble.n	800429e <_strtod_l+0x41e>
 8004258:	2b16      	cmp	r3, #22
 800425a:	dc09      	bgt.n	8004270 <_strtod_l+0x3f0>
 800425c:	496c      	ldr	r1, [pc, #432]	; (8004410 <_strtod_l+0x590>)
 800425e:	4642      	mov	r2, r8
 8004260:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8004264:	464b      	mov	r3, r9
 8004266:	e9d1 0100 	ldrd	r0, r1, [r1]
 800426a:	f7fc f935 	bl	80004d8 <__aeabi_dmul>
 800426e:	e7c3      	b.n	80041f8 <_strtod_l+0x378>
 8004270:	9a07      	ldr	r2, [sp, #28]
 8004272:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8004276:	4293      	cmp	r3, r2
 8004278:	db20      	blt.n	80042bc <_strtod_l+0x43c>
 800427a:	4d65      	ldr	r5, [pc, #404]	; (8004410 <_strtod_l+0x590>)
 800427c:	f1c4 040f 	rsb	r4, r4, #15
 8004280:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8004284:	4642      	mov	r2, r8
 8004286:	e9d1 0100 	ldrd	r0, r1, [r1]
 800428a:	464b      	mov	r3, r9
 800428c:	f7fc f924 	bl	80004d8 <__aeabi_dmul>
 8004290:	9b07      	ldr	r3, [sp, #28]
 8004292:	1b1c      	subs	r4, r3, r4
 8004294:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8004298:	e9d5 2300 	ldrd	r2, r3, [r5]
 800429c:	e7e5      	b.n	800426a <_strtod_l+0x3ea>
 800429e:	9b07      	ldr	r3, [sp, #28]
 80042a0:	3316      	adds	r3, #22
 80042a2:	db0b      	blt.n	80042bc <_strtod_l+0x43c>
 80042a4:	9b04      	ldr	r3, [sp, #16]
 80042a6:	4640      	mov	r0, r8
 80042a8:	1b5d      	subs	r5, r3, r5
 80042aa:	4b59      	ldr	r3, [pc, #356]	; (8004410 <_strtod_l+0x590>)
 80042ac:	4649      	mov	r1, r9
 80042ae:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80042b2:	e9d5 2300 	ldrd	r2, r3, [r5]
 80042b6:	f7fc fa39 	bl	800072c <__aeabi_ddiv>
 80042ba:	e79d      	b.n	80041f8 <_strtod_l+0x378>
 80042bc:	9b07      	ldr	r3, [sp, #28]
 80042be:	1ba6      	subs	r6, r4, r6
 80042c0:	441e      	add	r6, r3
 80042c2:	2e00      	cmp	r6, #0
 80042c4:	dd74      	ble.n	80043b0 <_strtod_l+0x530>
 80042c6:	f016 030f 	ands.w	r3, r6, #15
 80042ca:	d00a      	beq.n	80042e2 <_strtod_l+0x462>
 80042cc:	4950      	ldr	r1, [pc, #320]	; (8004410 <_strtod_l+0x590>)
 80042ce:	4642      	mov	r2, r8
 80042d0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80042d4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80042d8:	464b      	mov	r3, r9
 80042da:	f7fc f8fd 	bl	80004d8 <__aeabi_dmul>
 80042de:	4680      	mov	r8, r0
 80042e0:	4689      	mov	r9, r1
 80042e2:	f036 060f 	bics.w	r6, r6, #15
 80042e6:	d052      	beq.n	800438e <_strtod_l+0x50e>
 80042e8:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 80042ec:	dd27      	ble.n	800433e <_strtod_l+0x4be>
 80042ee:	f04f 0b00 	mov.w	fp, #0
 80042f2:	f8cd b010 	str.w	fp, [sp, #16]
 80042f6:	f8cd b020 	str.w	fp, [sp, #32]
 80042fa:	f8cd b018 	str.w	fp, [sp, #24]
 80042fe:	2322      	movs	r3, #34	; 0x22
 8004300:	f04f 0800 	mov.w	r8, #0
 8004304:	f8df 9100 	ldr.w	r9, [pc, #256]	; 8004408 <_strtod_l+0x588>
 8004308:	f8ca 3000 	str.w	r3, [sl]
 800430c:	9b08      	ldr	r3, [sp, #32]
 800430e:	2b00      	cmp	r3, #0
 8004310:	f43f adf7 	beq.w	8003f02 <_strtod_l+0x82>
 8004314:	4650      	mov	r0, sl
 8004316:	991a      	ldr	r1, [sp, #104]	; 0x68
 8004318:	f001 fe78 	bl	800600c <_Bfree>
 800431c:	4650      	mov	r0, sl
 800431e:	9906      	ldr	r1, [sp, #24]
 8004320:	f001 fe74 	bl	800600c <_Bfree>
 8004324:	4650      	mov	r0, sl
 8004326:	9904      	ldr	r1, [sp, #16]
 8004328:	f001 fe70 	bl	800600c <_Bfree>
 800432c:	4650      	mov	r0, sl
 800432e:	9908      	ldr	r1, [sp, #32]
 8004330:	f001 fe6c 	bl	800600c <_Bfree>
 8004334:	4659      	mov	r1, fp
 8004336:	4650      	mov	r0, sl
 8004338:	f001 fe68 	bl	800600c <_Bfree>
 800433c:	e5e1      	b.n	8003f02 <_strtod_l+0x82>
 800433e:	4b35      	ldr	r3, [pc, #212]	; (8004414 <_strtod_l+0x594>)
 8004340:	4640      	mov	r0, r8
 8004342:	9305      	str	r3, [sp, #20]
 8004344:	2300      	movs	r3, #0
 8004346:	4649      	mov	r1, r9
 8004348:	461f      	mov	r7, r3
 800434a:	1136      	asrs	r6, r6, #4
 800434c:	2e01      	cmp	r6, #1
 800434e:	dc21      	bgt.n	8004394 <_strtod_l+0x514>
 8004350:	b10b      	cbz	r3, 8004356 <_strtod_l+0x4d6>
 8004352:	4680      	mov	r8, r0
 8004354:	4689      	mov	r9, r1
 8004356:	4b2f      	ldr	r3, [pc, #188]	; (8004414 <_strtod_l+0x594>)
 8004358:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800435c:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8004360:	4642      	mov	r2, r8
 8004362:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004366:	464b      	mov	r3, r9
 8004368:	f7fc f8b6 	bl	80004d8 <__aeabi_dmul>
 800436c:	4b26      	ldr	r3, [pc, #152]	; (8004408 <_strtod_l+0x588>)
 800436e:	460a      	mov	r2, r1
 8004370:	400b      	ands	r3, r1
 8004372:	4929      	ldr	r1, [pc, #164]	; (8004418 <_strtod_l+0x598>)
 8004374:	4680      	mov	r8, r0
 8004376:	428b      	cmp	r3, r1
 8004378:	d8b9      	bhi.n	80042ee <_strtod_l+0x46e>
 800437a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800437e:	428b      	cmp	r3, r1
 8004380:	bf86      	itte	hi
 8004382:	f04f 38ff 	movhi.w	r8, #4294967295
 8004386:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 800441c <_strtod_l+0x59c>
 800438a:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800438e:	2300      	movs	r3, #0
 8004390:	9305      	str	r3, [sp, #20]
 8004392:	e07f      	b.n	8004494 <_strtod_l+0x614>
 8004394:	07f2      	lsls	r2, r6, #31
 8004396:	d505      	bpl.n	80043a4 <_strtod_l+0x524>
 8004398:	9b05      	ldr	r3, [sp, #20]
 800439a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800439e:	f7fc f89b 	bl	80004d8 <__aeabi_dmul>
 80043a2:	2301      	movs	r3, #1
 80043a4:	9a05      	ldr	r2, [sp, #20]
 80043a6:	3701      	adds	r7, #1
 80043a8:	3208      	adds	r2, #8
 80043aa:	1076      	asrs	r6, r6, #1
 80043ac:	9205      	str	r2, [sp, #20]
 80043ae:	e7cd      	b.n	800434c <_strtod_l+0x4cc>
 80043b0:	d0ed      	beq.n	800438e <_strtod_l+0x50e>
 80043b2:	4276      	negs	r6, r6
 80043b4:	f016 020f 	ands.w	r2, r6, #15
 80043b8:	d00a      	beq.n	80043d0 <_strtod_l+0x550>
 80043ba:	4b15      	ldr	r3, [pc, #84]	; (8004410 <_strtod_l+0x590>)
 80043bc:	4640      	mov	r0, r8
 80043be:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80043c2:	4649      	mov	r1, r9
 80043c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043c8:	f7fc f9b0 	bl	800072c <__aeabi_ddiv>
 80043cc:	4680      	mov	r8, r0
 80043ce:	4689      	mov	r9, r1
 80043d0:	1136      	asrs	r6, r6, #4
 80043d2:	d0dc      	beq.n	800438e <_strtod_l+0x50e>
 80043d4:	2e1f      	cmp	r6, #31
 80043d6:	dd23      	ble.n	8004420 <_strtod_l+0x5a0>
 80043d8:	f04f 0b00 	mov.w	fp, #0
 80043dc:	f8cd b010 	str.w	fp, [sp, #16]
 80043e0:	f8cd b020 	str.w	fp, [sp, #32]
 80043e4:	f8cd b018 	str.w	fp, [sp, #24]
 80043e8:	2322      	movs	r3, #34	; 0x22
 80043ea:	f04f 0800 	mov.w	r8, #0
 80043ee:	f04f 0900 	mov.w	r9, #0
 80043f2:	f8ca 3000 	str.w	r3, [sl]
 80043f6:	e789      	b.n	800430c <_strtod_l+0x48c>
 80043f8:	080079e9 	.word	0x080079e9
 80043fc:	08007a2c 	.word	0x08007a2c
 8004400:	080079e1 	.word	0x080079e1
 8004404:	08007b6c 	.word	0x08007b6c
 8004408:	7ff00000 	.word	0x7ff00000
 800440c:	08007e18 	.word	0x08007e18
 8004410:	08007cf8 	.word	0x08007cf8
 8004414:	08007cd0 	.word	0x08007cd0
 8004418:	7ca00000 	.word	0x7ca00000
 800441c:	7fefffff 	.word	0x7fefffff
 8004420:	f016 0310 	ands.w	r3, r6, #16
 8004424:	bf18      	it	ne
 8004426:	236a      	movne	r3, #106	; 0x6a
 8004428:	4640      	mov	r0, r8
 800442a:	9305      	str	r3, [sp, #20]
 800442c:	4649      	mov	r1, r9
 800442e:	2300      	movs	r3, #0
 8004430:	4fb0      	ldr	r7, [pc, #704]	; (80046f4 <_strtod_l+0x874>)
 8004432:	07f2      	lsls	r2, r6, #31
 8004434:	d504      	bpl.n	8004440 <_strtod_l+0x5c0>
 8004436:	e9d7 2300 	ldrd	r2, r3, [r7]
 800443a:	f7fc f84d 	bl	80004d8 <__aeabi_dmul>
 800443e:	2301      	movs	r3, #1
 8004440:	1076      	asrs	r6, r6, #1
 8004442:	f107 0708 	add.w	r7, r7, #8
 8004446:	d1f4      	bne.n	8004432 <_strtod_l+0x5b2>
 8004448:	b10b      	cbz	r3, 800444e <_strtod_l+0x5ce>
 800444a:	4680      	mov	r8, r0
 800444c:	4689      	mov	r9, r1
 800444e:	9b05      	ldr	r3, [sp, #20]
 8004450:	b1c3      	cbz	r3, 8004484 <_strtod_l+0x604>
 8004452:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8004456:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800445a:	2b00      	cmp	r3, #0
 800445c:	4649      	mov	r1, r9
 800445e:	dd11      	ble.n	8004484 <_strtod_l+0x604>
 8004460:	2b1f      	cmp	r3, #31
 8004462:	f340 8127 	ble.w	80046b4 <_strtod_l+0x834>
 8004466:	2b34      	cmp	r3, #52	; 0x34
 8004468:	bfd8      	it	le
 800446a:	f04f 33ff 	movle.w	r3, #4294967295
 800446e:	f04f 0800 	mov.w	r8, #0
 8004472:	bfcf      	iteee	gt
 8004474:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8004478:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800447c:	fa03 f202 	lslle.w	r2, r3, r2
 8004480:	ea02 0901 	andle.w	r9, r2, r1
 8004484:	2200      	movs	r2, #0
 8004486:	2300      	movs	r3, #0
 8004488:	4640      	mov	r0, r8
 800448a:	4649      	mov	r1, r9
 800448c:	f7fc fa8c 	bl	80009a8 <__aeabi_dcmpeq>
 8004490:	2800      	cmp	r0, #0
 8004492:	d1a1      	bne.n	80043d8 <_strtod_l+0x558>
 8004494:	9b06      	ldr	r3, [sp, #24]
 8004496:	465a      	mov	r2, fp
 8004498:	9300      	str	r3, [sp, #0]
 800449a:	4650      	mov	r0, sl
 800449c:	4623      	mov	r3, r4
 800449e:	9908      	ldr	r1, [sp, #32]
 80044a0:	f001 fe1c 	bl	80060dc <__s2b>
 80044a4:	9008      	str	r0, [sp, #32]
 80044a6:	2800      	cmp	r0, #0
 80044a8:	f43f af21 	beq.w	80042ee <_strtod_l+0x46e>
 80044ac:	9b04      	ldr	r3, [sp, #16]
 80044ae:	f04f 0b00 	mov.w	fp, #0
 80044b2:	1b5d      	subs	r5, r3, r5
 80044b4:	9b07      	ldr	r3, [sp, #28]
 80044b6:	f8cd b010 	str.w	fp, [sp, #16]
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	bfb4      	ite	lt
 80044be:	462b      	movlt	r3, r5
 80044c0:	2300      	movge	r3, #0
 80044c2:	930e      	str	r3, [sp, #56]	; 0x38
 80044c4:	9b07      	ldr	r3, [sp, #28]
 80044c6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80044ca:	9314      	str	r3, [sp, #80]	; 0x50
 80044cc:	9b08      	ldr	r3, [sp, #32]
 80044ce:	4650      	mov	r0, sl
 80044d0:	6859      	ldr	r1, [r3, #4]
 80044d2:	f001 fd5b 	bl	8005f8c <_Balloc>
 80044d6:	9006      	str	r0, [sp, #24]
 80044d8:	2800      	cmp	r0, #0
 80044da:	f43f af10 	beq.w	80042fe <_strtod_l+0x47e>
 80044de:	9b08      	ldr	r3, [sp, #32]
 80044e0:	300c      	adds	r0, #12
 80044e2:	691a      	ldr	r2, [r3, #16]
 80044e4:	f103 010c 	add.w	r1, r3, #12
 80044e8:	3202      	adds	r2, #2
 80044ea:	0092      	lsls	r2, r2, #2
 80044ec:	f001 fd40 	bl	8005f70 <memcpy>
 80044f0:	ab1c      	add	r3, sp, #112	; 0x70
 80044f2:	9301      	str	r3, [sp, #4]
 80044f4:	ab1b      	add	r3, sp, #108	; 0x6c
 80044f6:	9300      	str	r3, [sp, #0]
 80044f8:	4642      	mov	r2, r8
 80044fa:	464b      	mov	r3, r9
 80044fc:	4650      	mov	r0, sl
 80044fe:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 8004502:	f002 f92d 	bl	8006760 <__d2b>
 8004506:	901a      	str	r0, [sp, #104]	; 0x68
 8004508:	2800      	cmp	r0, #0
 800450a:	f43f aef8 	beq.w	80042fe <_strtod_l+0x47e>
 800450e:	2101      	movs	r1, #1
 8004510:	4650      	mov	r0, sl
 8004512:	f001 fe7b 	bl	800620c <__i2b>
 8004516:	4603      	mov	r3, r0
 8004518:	9004      	str	r0, [sp, #16]
 800451a:	2800      	cmp	r0, #0
 800451c:	f43f aeef 	beq.w	80042fe <_strtod_l+0x47e>
 8004520:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8004522:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8004524:	2d00      	cmp	r5, #0
 8004526:	bfab      	itete	ge
 8004528:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800452a:	9b14      	ldrlt	r3, [sp, #80]	; 0x50
 800452c:	18ee      	addge	r6, r5, r3
 800452e:	1b5c      	sublt	r4, r3, r5
 8004530:	9b05      	ldr	r3, [sp, #20]
 8004532:	bfa8      	it	ge
 8004534:	9c14      	ldrge	r4, [sp, #80]	; 0x50
 8004536:	eba5 0503 	sub.w	r5, r5, r3
 800453a:	4415      	add	r5, r2
 800453c:	4b6e      	ldr	r3, [pc, #440]	; (80046f8 <_strtod_l+0x878>)
 800453e:	f105 35ff 	add.w	r5, r5, #4294967295
 8004542:	bfb8      	it	lt
 8004544:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 8004546:	429d      	cmp	r5, r3
 8004548:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800454c:	f280 80c4 	bge.w	80046d8 <_strtod_l+0x858>
 8004550:	1b5b      	subs	r3, r3, r5
 8004552:	2b1f      	cmp	r3, #31
 8004554:	f04f 0701 	mov.w	r7, #1
 8004558:	eba2 0203 	sub.w	r2, r2, r3
 800455c:	f300 80b1 	bgt.w	80046c2 <_strtod_l+0x842>
 8004560:	2500      	movs	r5, #0
 8004562:	fa07 f303 	lsl.w	r3, r7, r3
 8004566:	930f      	str	r3, [sp, #60]	; 0x3c
 8004568:	18b7      	adds	r7, r6, r2
 800456a:	9b05      	ldr	r3, [sp, #20]
 800456c:	42be      	cmp	r6, r7
 800456e:	4414      	add	r4, r2
 8004570:	441c      	add	r4, r3
 8004572:	4633      	mov	r3, r6
 8004574:	bfa8      	it	ge
 8004576:	463b      	movge	r3, r7
 8004578:	42a3      	cmp	r3, r4
 800457a:	bfa8      	it	ge
 800457c:	4623      	movge	r3, r4
 800457e:	2b00      	cmp	r3, #0
 8004580:	bfc2      	ittt	gt
 8004582:	1aff      	subgt	r7, r7, r3
 8004584:	1ae4      	subgt	r4, r4, r3
 8004586:	1af6      	subgt	r6, r6, r3
 8004588:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800458a:	2b00      	cmp	r3, #0
 800458c:	dd17      	ble.n	80045be <_strtod_l+0x73e>
 800458e:	461a      	mov	r2, r3
 8004590:	4650      	mov	r0, sl
 8004592:	9904      	ldr	r1, [sp, #16]
 8004594:	f001 fef8 	bl	8006388 <__pow5mult>
 8004598:	9004      	str	r0, [sp, #16]
 800459a:	2800      	cmp	r0, #0
 800459c:	f43f aeaf 	beq.w	80042fe <_strtod_l+0x47e>
 80045a0:	4601      	mov	r1, r0
 80045a2:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80045a4:	4650      	mov	r0, sl
 80045a6:	f001 fe47 	bl	8006238 <__multiply>
 80045aa:	9009      	str	r0, [sp, #36]	; 0x24
 80045ac:	2800      	cmp	r0, #0
 80045ae:	f43f aea6 	beq.w	80042fe <_strtod_l+0x47e>
 80045b2:	4650      	mov	r0, sl
 80045b4:	991a      	ldr	r1, [sp, #104]	; 0x68
 80045b6:	f001 fd29 	bl	800600c <_Bfree>
 80045ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80045bc:	931a      	str	r3, [sp, #104]	; 0x68
 80045be:	2f00      	cmp	r7, #0
 80045c0:	f300 808e 	bgt.w	80046e0 <_strtod_l+0x860>
 80045c4:	9b07      	ldr	r3, [sp, #28]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	dd08      	ble.n	80045dc <_strtod_l+0x75c>
 80045ca:	4650      	mov	r0, sl
 80045cc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80045ce:	9906      	ldr	r1, [sp, #24]
 80045d0:	f001 feda 	bl	8006388 <__pow5mult>
 80045d4:	9006      	str	r0, [sp, #24]
 80045d6:	2800      	cmp	r0, #0
 80045d8:	f43f ae91 	beq.w	80042fe <_strtod_l+0x47e>
 80045dc:	2c00      	cmp	r4, #0
 80045de:	dd08      	ble.n	80045f2 <_strtod_l+0x772>
 80045e0:	4622      	mov	r2, r4
 80045e2:	4650      	mov	r0, sl
 80045e4:	9906      	ldr	r1, [sp, #24]
 80045e6:	f001 ff29 	bl	800643c <__lshift>
 80045ea:	9006      	str	r0, [sp, #24]
 80045ec:	2800      	cmp	r0, #0
 80045ee:	f43f ae86 	beq.w	80042fe <_strtod_l+0x47e>
 80045f2:	2e00      	cmp	r6, #0
 80045f4:	dd08      	ble.n	8004608 <_strtod_l+0x788>
 80045f6:	4632      	mov	r2, r6
 80045f8:	4650      	mov	r0, sl
 80045fa:	9904      	ldr	r1, [sp, #16]
 80045fc:	f001 ff1e 	bl	800643c <__lshift>
 8004600:	9004      	str	r0, [sp, #16]
 8004602:	2800      	cmp	r0, #0
 8004604:	f43f ae7b 	beq.w	80042fe <_strtod_l+0x47e>
 8004608:	4650      	mov	r0, sl
 800460a:	9a06      	ldr	r2, [sp, #24]
 800460c:	991a      	ldr	r1, [sp, #104]	; 0x68
 800460e:	f001 ffa1 	bl	8006554 <__mdiff>
 8004612:	4683      	mov	fp, r0
 8004614:	2800      	cmp	r0, #0
 8004616:	f43f ae72 	beq.w	80042fe <_strtod_l+0x47e>
 800461a:	2400      	movs	r4, #0
 800461c:	68c3      	ldr	r3, [r0, #12]
 800461e:	9904      	ldr	r1, [sp, #16]
 8004620:	60c4      	str	r4, [r0, #12]
 8004622:	930b      	str	r3, [sp, #44]	; 0x2c
 8004624:	f001 ff7a 	bl	800651c <__mcmp>
 8004628:	42a0      	cmp	r0, r4
 800462a:	da6b      	bge.n	8004704 <_strtod_l+0x884>
 800462c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800462e:	ea53 0308 	orrs.w	r3, r3, r8
 8004632:	f040 8091 	bne.w	8004758 <_strtod_l+0x8d8>
 8004636:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800463a:	2b00      	cmp	r3, #0
 800463c:	f040 808c 	bne.w	8004758 <_strtod_l+0x8d8>
 8004640:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004644:	0d1b      	lsrs	r3, r3, #20
 8004646:	051b      	lsls	r3, r3, #20
 8004648:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800464c:	f240 8084 	bls.w	8004758 <_strtod_l+0x8d8>
 8004650:	f8db 3014 	ldr.w	r3, [fp, #20]
 8004654:	b91b      	cbnz	r3, 800465e <_strtod_l+0x7de>
 8004656:	f8db 3010 	ldr.w	r3, [fp, #16]
 800465a:	2b01      	cmp	r3, #1
 800465c:	dd7c      	ble.n	8004758 <_strtod_l+0x8d8>
 800465e:	4659      	mov	r1, fp
 8004660:	2201      	movs	r2, #1
 8004662:	4650      	mov	r0, sl
 8004664:	f001 feea 	bl	800643c <__lshift>
 8004668:	9904      	ldr	r1, [sp, #16]
 800466a:	4683      	mov	fp, r0
 800466c:	f001 ff56 	bl	800651c <__mcmp>
 8004670:	2800      	cmp	r0, #0
 8004672:	dd71      	ble.n	8004758 <_strtod_l+0x8d8>
 8004674:	9905      	ldr	r1, [sp, #20]
 8004676:	464b      	mov	r3, r9
 8004678:	4a20      	ldr	r2, [pc, #128]	; (80046fc <_strtod_l+0x87c>)
 800467a:	2900      	cmp	r1, #0
 800467c:	f000 808c 	beq.w	8004798 <_strtod_l+0x918>
 8004680:	ea02 0109 	and.w	r1, r2, r9
 8004684:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8004688:	f300 8086 	bgt.w	8004798 <_strtod_l+0x918>
 800468c:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8004690:	f77f aeaa 	ble.w	80043e8 <_strtod_l+0x568>
 8004694:	4640      	mov	r0, r8
 8004696:	4649      	mov	r1, r9
 8004698:	4b19      	ldr	r3, [pc, #100]	; (8004700 <_strtod_l+0x880>)
 800469a:	2200      	movs	r2, #0
 800469c:	f7fb ff1c 	bl	80004d8 <__aeabi_dmul>
 80046a0:	460b      	mov	r3, r1
 80046a2:	4303      	orrs	r3, r0
 80046a4:	bf08      	it	eq
 80046a6:	2322      	moveq	r3, #34	; 0x22
 80046a8:	4680      	mov	r8, r0
 80046aa:	4689      	mov	r9, r1
 80046ac:	bf08      	it	eq
 80046ae:	f8ca 3000 	streq.w	r3, [sl]
 80046b2:	e62f      	b.n	8004314 <_strtod_l+0x494>
 80046b4:	f04f 32ff 	mov.w	r2, #4294967295
 80046b8:	fa02 f303 	lsl.w	r3, r2, r3
 80046bc:	ea03 0808 	and.w	r8, r3, r8
 80046c0:	e6e0      	b.n	8004484 <_strtod_l+0x604>
 80046c2:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 80046c6:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 80046ca:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 80046ce:	35e2      	adds	r5, #226	; 0xe2
 80046d0:	fa07 f505 	lsl.w	r5, r7, r5
 80046d4:	970f      	str	r7, [sp, #60]	; 0x3c
 80046d6:	e747      	b.n	8004568 <_strtod_l+0x6e8>
 80046d8:	2301      	movs	r3, #1
 80046da:	2500      	movs	r5, #0
 80046dc:	930f      	str	r3, [sp, #60]	; 0x3c
 80046de:	e743      	b.n	8004568 <_strtod_l+0x6e8>
 80046e0:	463a      	mov	r2, r7
 80046e2:	4650      	mov	r0, sl
 80046e4:	991a      	ldr	r1, [sp, #104]	; 0x68
 80046e6:	f001 fea9 	bl	800643c <__lshift>
 80046ea:	901a      	str	r0, [sp, #104]	; 0x68
 80046ec:	2800      	cmp	r0, #0
 80046ee:	f47f af69 	bne.w	80045c4 <_strtod_l+0x744>
 80046f2:	e604      	b.n	80042fe <_strtod_l+0x47e>
 80046f4:	08007a40 	.word	0x08007a40
 80046f8:	fffffc02 	.word	0xfffffc02
 80046fc:	7ff00000 	.word	0x7ff00000
 8004700:	39500000 	.word	0x39500000
 8004704:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8004708:	d165      	bne.n	80047d6 <_strtod_l+0x956>
 800470a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800470c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004710:	b35a      	cbz	r2, 800476a <_strtod_l+0x8ea>
 8004712:	4a99      	ldr	r2, [pc, #612]	; (8004978 <_strtod_l+0xaf8>)
 8004714:	4293      	cmp	r3, r2
 8004716:	d12b      	bne.n	8004770 <_strtod_l+0x8f0>
 8004718:	9b05      	ldr	r3, [sp, #20]
 800471a:	4641      	mov	r1, r8
 800471c:	b303      	cbz	r3, 8004760 <_strtod_l+0x8e0>
 800471e:	464a      	mov	r2, r9
 8004720:	4b96      	ldr	r3, [pc, #600]	; (800497c <_strtod_l+0xafc>)
 8004722:	4013      	ands	r3, r2
 8004724:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8004728:	f04f 32ff 	mov.w	r2, #4294967295
 800472c:	d81b      	bhi.n	8004766 <_strtod_l+0x8e6>
 800472e:	0d1b      	lsrs	r3, r3, #20
 8004730:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8004734:	fa02 f303 	lsl.w	r3, r2, r3
 8004738:	4299      	cmp	r1, r3
 800473a:	d119      	bne.n	8004770 <_strtod_l+0x8f0>
 800473c:	4b90      	ldr	r3, [pc, #576]	; (8004980 <_strtod_l+0xb00>)
 800473e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004740:	429a      	cmp	r2, r3
 8004742:	d102      	bne.n	800474a <_strtod_l+0x8ca>
 8004744:	3101      	adds	r1, #1
 8004746:	f43f adda 	beq.w	80042fe <_strtod_l+0x47e>
 800474a:	f04f 0800 	mov.w	r8, #0
 800474e:	4b8b      	ldr	r3, [pc, #556]	; (800497c <_strtod_l+0xafc>)
 8004750:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004752:	401a      	ands	r2, r3
 8004754:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 8004758:	9b05      	ldr	r3, [sp, #20]
 800475a:	2b00      	cmp	r3, #0
 800475c:	d19a      	bne.n	8004694 <_strtod_l+0x814>
 800475e:	e5d9      	b.n	8004314 <_strtod_l+0x494>
 8004760:	f04f 33ff 	mov.w	r3, #4294967295
 8004764:	e7e8      	b.n	8004738 <_strtod_l+0x8b8>
 8004766:	4613      	mov	r3, r2
 8004768:	e7e6      	b.n	8004738 <_strtod_l+0x8b8>
 800476a:	ea53 0308 	orrs.w	r3, r3, r8
 800476e:	d081      	beq.n	8004674 <_strtod_l+0x7f4>
 8004770:	b1e5      	cbz	r5, 80047ac <_strtod_l+0x92c>
 8004772:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004774:	421d      	tst	r5, r3
 8004776:	d0ef      	beq.n	8004758 <_strtod_l+0x8d8>
 8004778:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800477a:	4640      	mov	r0, r8
 800477c:	4649      	mov	r1, r9
 800477e:	9a05      	ldr	r2, [sp, #20]
 8004780:	b1c3      	cbz	r3, 80047b4 <_strtod_l+0x934>
 8004782:	f7ff fb5b 	bl	8003e3c <sulp>
 8004786:	4602      	mov	r2, r0
 8004788:	460b      	mov	r3, r1
 800478a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800478e:	f7fb fced 	bl	800016c <__adddf3>
 8004792:	4680      	mov	r8, r0
 8004794:	4689      	mov	r9, r1
 8004796:	e7df      	b.n	8004758 <_strtod_l+0x8d8>
 8004798:	4013      	ands	r3, r2
 800479a:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800479e:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 80047a2:	f04f 38ff 	mov.w	r8, #4294967295
 80047a6:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 80047aa:	e7d5      	b.n	8004758 <_strtod_l+0x8d8>
 80047ac:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80047ae:	ea13 0f08 	tst.w	r3, r8
 80047b2:	e7e0      	b.n	8004776 <_strtod_l+0x8f6>
 80047b4:	f7ff fb42 	bl	8003e3c <sulp>
 80047b8:	4602      	mov	r2, r0
 80047ba:	460b      	mov	r3, r1
 80047bc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80047c0:	f7fb fcd2 	bl	8000168 <__aeabi_dsub>
 80047c4:	2200      	movs	r2, #0
 80047c6:	2300      	movs	r3, #0
 80047c8:	4680      	mov	r8, r0
 80047ca:	4689      	mov	r9, r1
 80047cc:	f7fc f8ec 	bl	80009a8 <__aeabi_dcmpeq>
 80047d0:	2800      	cmp	r0, #0
 80047d2:	d0c1      	beq.n	8004758 <_strtod_l+0x8d8>
 80047d4:	e608      	b.n	80043e8 <_strtod_l+0x568>
 80047d6:	4658      	mov	r0, fp
 80047d8:	9904      	ldr	r1, [sp, #16]
 80047da:	f002 f81d 	bl	8006818 <__ratio>
 80047de:	2200      	movs	r2, #0
 80047e0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80047e4:	4606      	mov	r6, r0
 80047e6:	460f      	mov	r7, r1
 80047e8:	f7fc f8f2 	bl	80009d0 <__aeabi_dcmple>
 80047ec:	2800      	cmp	r0, #0
 80047ee:	d070      	beq.n	80048d2 <_strtod_l+0xa52>
 80047f0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d042      	beq.n	800487c <_strtod_l+0x9fc>
 80047f6:	2600      	movs	r6, #0
 80047f8:	4f62      	ldr	r7, [pc, #392]	; (8004984 <_strtod_l+0xb04>)
 80047fa:	4d62      	ldr	r5, [pc, #392]	; (8004984 <_strtod_l+0xb04>)
 80047fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80047fe:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004802:	0d1b      	lsrs	r3, r3, #20
 8004804:	051b      	lsls	r3, r3, #20
 8004806:	930f      	str	r3, [sp, #60]	; 0x3c
 8004808:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800480a:	4b5f      	ldr	r3, [pc, #380]	; (8004988 <_strtod_l+0xb08>)
 800480c:	429a      	cmp	r2, r3
 800480e:	f040 80c3 	bne.w	8004998 <_strtod_l+0xb18>
 8004812:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004814:	4640      	mov	r0, r8
 8004816:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 800481a:	4649      	mov	r1, r9
 800481c:	f001 ff26 	bl	800666c <__ulp>
 8004820:	4602      	mov	r2, r0
 8004822:	460b      	mov	r3, r1
 8004824:	4630      	mov	r0, r6
 8004826:	4639      	mov	r1, r7
 8004828:	f7fb fe56 	bl	80004d8 <__aeabi_dmul>
 800482c:	4642      	mov	r2, r8
 800482e:	464b      	mov	r3, r9
 8004830:	f7fb fc9c 	bl	800016c <__adddf3>
 8004834:	460b      	mov	r3, r1
 8004836:	4951      	ldr	r1, [pc, #324]	; (800497c <_strtod_l+0xafc>)
 8004838:	4a54      	ldr	r2, [pc, #336]	; (800498c <_strtod_l+0xb0c>)
 800483a:	4019      	ands	r1, r3
 800483c:	4291      	cmp	r1, r2
 800483e:	4680      	mov	r8, r0
 8004840:	d95d      	bls.n	80048fe <_strtod_l+0xa7e>
 8004842:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004844:	4b4e      	ldr	r3, [pc, #312]	; (8004980 <_strtod_l+0xb00>)
 8004846:	429a      	cmp	r2, r3
 8004848:	d103      	bne.n	8004852 <_strtod_l+0x9d2>
 800484a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800484c:	3301      	adds	r3, #1
 800484e:	f43f ad56 	beq.w	80042fe <_strtod_l+0x47e>
 8004852:	f04f 38ff 	mov.w	r8, #4294967295
 8004856:	f8df 9128 	ldr.w	r9, [pc, #296]	; 8004980 <_strtod_l+0xb00>
 800485a:	4650      	mov	r0, sl
 800485c:	991a      	ldr	r1, [sp, #104]	; 0x68
 800485e:	f001 fbd5 	bl	800600c <_Bfree>
 8004862:	4650      	mov	r0, sl
 8004864:	9906      	ldr	r1, [sp, #24]
 8004866:	f001 fbd1 	bl	800600c <_Bfree>
 800486a:	4650      	mov	r0, sl
 800486c:	9904      	ldr	r1, [sp, #16]
 800486e:	f001 fbcd 	bl	800600c <_Bfree>
 8004872:	4659      	mov	r1, fp
 8004874:	4650      	mov	r0, sl
 8004876:	f001 fbc9 	bl	800600c <_Bfree>
 800487a:	e627      	b.n	80044cc <_strtod_l+0x64c>
 800487c:	f1b8 0f00 	cmp.w	r8, #0
 8004880:	d119      	bne.n	80048b6 <_strtod_l+0xa36>
 8004882:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004884:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004888:	b9e3      	cbnz	r3, 80048c4 <_strtod_l+0xa44>
 800488a:	2200      	movs	r2, #0
 800488c:	4630      	mov	r0, r6
 800488e:	4639      	mov	r1, r7
 8004890:	4b3c      	ldr	r3, [pc, #240]	; (8004984 <_strtod_l+0xb04>)
 8004892:	f7fc f893 	bl	80009bc <__aeabi_dcmplt>
 8004896:	b9c8      	cbnz	r0, 80048cc <_strtod_l+0xa4c>
 8004898:	2200      	movs	r2, #0
 800489a:	4630      	mov	r0, r6
 800489c:	4639      	mov	r1, r7
 800489e:	4b3c      	ldr	r3, [pc, #240]	; (8004990 <_strtod_l+0xb10>)
 80048a0:	f7fb fe1a 	bl	80004d8 <__aeabi_dmul>
 80048a4:	4604      	mov	r4, r0
 80048a6:	460d      	mov	r5, r1
 80048a8:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 80048ac:	9416      	str	r4, [sp, #88]	; 0x58
 80048ae:	9317      	str	r3, [sp, #92]	; 0x5c
 80048b0:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 80048b4:	e7a2      	b.n	80047fc <_strtod_l+0x97c>
 80048b6:	f1b8 0f01 	cmp.w	r8, #1
 80048ba:	d103      	bne.n	80048c4 <_strtod_l+0xa44>
 80048bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80048be:	2b00      	cmp	r3, #0
 80048c0:	f43f ad92 	beq.w	80043e8 <_strtod_l+0x568>
 80048c4:	2600      	movs	r6, #0
 80048c6:	2400      	movs	r4, #0
 80048c8:	4f32      	ldr	r7, [pc, #200]	; (8004994 <_strtod_l+0xb14>)
 80048ca:	e796      	b.n	80047fa <_strtod_l+0x97a>
 80048cc:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 80048ce:	4d30      	ldr	r5, [pc, #192]	; (8004990 <_strtod_l+0xb10>)
 80048d0:	e7ea      	b.n	80048a8 <_strtod_l+0xa28>
 80048d2:	4b2f      	ldr	r3, [pc, #188]	; (8004990 <_strtod_l+0xb10>)
 80048d4:	2200      	movs	r2, #0
 80048d6:	4630      	mov	r0, r6
 80048d8:	4639      	mov	r1, r7
 80048da:	f7fb fdfd 	bl	80004d8 <__aeabi_dmul>
 80048de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80048e0:	4604      	mov	r4, r0
 80048e2:	460d      	mov	r5, r1
 80048e4:	b933      	cbnz	r3, 80048f4 <_strtod_l+0xa74>
 80048e6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80048ea:	9010      	str	r0, [sp, #64]	; 0x40
 80048ec:	9311      	str	r3, [sp, #68]	; 0x44
 80048ee:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80048f2:	e783      	b.n	80047fc <_strtod_l+0x97c>
 80048f4:	4602      	mov	r2, r0
 80048f6:	460b      	mov	r3, r1
 80048f8:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 80048fc:	e7f7      	b.n	80048ee <_strtod_l+0xa6e>
 80048fe:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8004902:	9b05      	ldr	r3, [sp, #20]
 8004904:	2b00      	cmp	r3, #0
 8004906:	d1a8      	bne.n	800485a <_strtod_l+0x9da>
 8004908:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800490c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800490e:	0d1b      	lsrs	r3, r3, #20
 8004910:	051b      	lsls	r3, r3, #20
 8004912:	429a      	cmp	r2, r3
 8004914:	d1a1      	bne.n	800485a <_strtod_l+0x9da>
 8004916:	4620      	mov	r0, r4
 8004918:	4629      	mov	r1, r5
 800491a:	f7fc fa33 	bl	8000d84 <__aeabi_d2lz>
 800491e:	f7fb fdad 	bl	800047c <__aeabi_l2d>
 8004922:	4602      	mov	r2, r0
 8004924:	460b      	mov	r3, r1
 8004926:	4620      	mov	r0, r4
 8004928:	4629      	mov	r1, r5
 800492a:	f7fb fc1d 	bl	8000168 <__aeabi_dsub>
 800492e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004930:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004934:	ea43 0308 	orr.w	r3, r3, r8
 8004938:	4313      	orrs	r3, r2
 800493a:	4604      	mov	r4, r0
 800493c:	460d      	mov	r5, r1
 800493e:	d066      	beq.n	8004a0e <_strtod_l+0xb8e>
 8004940:	a309      	add	r3, pc, #36	; (adr r3, 8004968 <_strtod_l+0xae8>)
 8004942:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004946:	f7fc f839 	bl	80009bc <__aeabi_dcmplt>
 800494a:	2800      	cmp	r0, #0
 800494c:	f47f ace2 	bne.w	8004314 <_strtod_l+0x494>
 8004950:	a307      	add	r3, pc, #28	; (adr r3, 8004970 <_strtod_l+0xaf0>)
 8004952:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004956:	4620      	mov	r0, r4
 8004958:	4629      	mov	r1, r5
 800495a:	f7fc f84d 	bl	80009f8 <__aeabi_dcmpgt>
 800495e:	2800      	cmp	r0, #0
 8004960:	f43f af7b 	beq.w	800485a <_strtod_l+0x9da>
 8004964:	e4d6      	b.n	8004314 <_strtod_l+0x494>
 8004966:	bf00      	nop
 8004968:	94a03595 	.word	0x94a03595
 800496c:	3fdfffff 	.word	0x3fdfffff
 8004970:	35afe535 	.word	0x35afe535
 8004974:	3fe00000 	.word	0x3fe00000
 8004978:	000fffff 	.word	0x000fffff
 800497c:	7ff00000 	.word	0x7ff00000
 8004980:	7fefffff 	.word	0x7fefffff
 8004984:	3ff00000 	.word	0x3ff00000
 8004988:	7fe00000 	.word	0x7fe00000
 800498c:	7c9fffff 	.word	0x7c9fffff
 8004990:	3fe00000 	.word	0x3fe00000
 8004994:	bff00000 	.word	0xbff00000
 8004998:	9b05      	ldr	r3, [sp, #20]
 800499a:	b313      	cbz	r3, 80049e2 <_strtod_l+0xb62>
 800499c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800499e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80049a2:	d81e      	bhi.n	80049e2 <_strtod_l+0xb62>
 80049a4:	a326      	add	r3, pc, #152	; (adr r3, 8004a40 <_strtod_l+0xbc0>)
 80049a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049aa:	4620      	mov	r0, r4
 80049ac:	4629      	mov	r1, r5
 80049ae:	f7fc f80f 	bl	80009d0 <__aeabi_dcmple>
 80049b2:	b190      	cbz	r0, 80049da <_strtod_l+0xb5a>
 80049b4:	4629      	mov	r1, r5
 80049b6:	4620      	mov	r0, r4
 80049b8:	f7fc f866 	bl	8000a88 <__aeabi_d2uiz>
 80049bc:	2801      	cmp	r0, #1
 80049be:	bf38      	it	cc
 80049c0:	2001      	movcc	r0, #1
 80049c2:	f7fb fd0f 	bl	80003e4 <__aeabi_ui2d>
 80049c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80049c8:	4604      	mov	r4, r0
 80049ca:	460d      	mov	r5, r1
 80049cc:	b9d3      	cbnz	r3, 8004a04 <_strtod_l+0xb84>
 80049ce:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80049d2:	9012      	str	r0, [sp, #72]	; 0x48
 80049d4:	9313      	str	r3, [sp, #76]	; 0x4c
 80049d6:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 80049da:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80049dc:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 80049e0:	1a9f      	subs	r7, r3, r2
 80049e2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80049e6:	f001 fe41 	bl	800666c <__ulp>
 80049ea:	4602      	mov	r2, r0
 80049ec:	460b      	mov	r3, r1
 80049ee:	4630      	mov	r0, r6
 80049f0:	4639      	mov	r1, r7
 80049f2:	f7fb fd71 	bl	80004d8 <__aeabi_dmul>
 80049f6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80049fa:	f7fb fbb7 	bl	800016c <__adddf3>
 80049fe:	4680      	mov	r8, r0
 8004a00:	4689      	mov	r9, r1
 8004a02:	e77e      	b.n	8004902 <_strtod_l+0xa82>
 8004a04:	4602      	mov	r2, r0
 8004a06:	460b      	mov	r3, r1
 8004a08:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 8004a0c:	e7e3      	b.n	80049d6 <_strtod_l+0xb56>
 8004a0e:	a30e      	add	r3, pc, #56	; (adr r3, 8004a48 <_strtod_l+0xbc8>)
 8004a10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a14:	f7fb ffd2 	bl	80009bc <__aeabi_dcmplt>
 8004a18:	e7a1      	b.n	800495e <_strtod_l+0xade>
 8004a1a:	2300      	movs	r3, #0
 8004a1c:	930a      	str	r3, [sp, #40]	; 0x28
 8004a1e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004a20:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8004a22:	6013      	str	r3, [r2, #0]
 8004a24:	f7ff ba71 	b.w	8003f0a <_strtod_l+0x8a>
 8004a28:	2a65      	cmp	r2, #101	; 0x65
 8004a2a:	f43f ab63 	beq.w	80040f4 <_strtod_l+0x274>
 8004a2e:	2a45      	cmp	r2, #69	; 0x45
 8004a30:	f43f ab60 	beq.w	80040f4 <_strtod_l+0x274>
 8004a34:	2301      	movs	r3, #1
 8004a36:	f7ff bb95 	b.w	8004164 <_strtod_l+0x2e4>
 8004a3a:	bf00      	nop
 8004a3c:	f3af 8000 	nop.w
 8004a40:	ffc00000 	.word	0xffc00000
 8004a44:	41dfffff 	.word	0x41dfffff
 8004a48:	94a03595 	.word	0x94a03595
 8004a4c:	3fcfffff 	.word	0x3fcfffff

08004a50 <_strtod_r>:
 8004a50:	4b01      	ldr	r3, [pc, #4]	; (8004a58 <_strtod_r+0x8>)
 8004a52:	f7ff ba15 	b.w	8003e80 <_strtod_l>
 8004a56:	bf00      	nop
 8004a58:	20000074 	.word	0x20000074

08004a5c <_strtol_l.constprop.0>:
 8004a5c:	2b01      	cmp	r3, #1
 8004a5e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004a62:	4680      	mov	r8, r0
 8004a64:	d001      	beq.n	8004a6a <_strtol_l.constprop.0+0xe>
 8004a66:	2b24      	cmp	r3, #36	; 0x24
 8004a68:	d906      	bls.n	8004a78 <_strtol_l.constprop.0+0x1c>
 8004a6a:	f7fe fb23 	bl	80030b4 <__errno>
 8004a6e:	2316      	movs	r3, #22
 8004a70:	6003      	str	r3, [r0, #0]
 8004a72:	2000      	movs	r0, #0
 8004a74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a78:	460d      	mov	r5, r1
 8004a7a:	4f35      	ldr	r7, [pc, #212]	; (8004b50 <_strtol_l.constprop.0+0xf4>)
 8004a7c:	4628      	mov	r0, r5
 8004a7e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004a82:	5de6      	ldrb	r6, [r4, r7]
 8004a84:	f016 0608 	ands.w	r6, r6, #8
 8004a88:	d1f8      	bne.n	8004a7c <_strtol_l.constprop.0+0x20>
 8004a8a:	2c2d      	cmp	r4, #45	; 0x2d
 8004a8c:	d12f      	bne.n	8004aee <_strtol_l.constprop.0+0x92>
 8004a8e:	2601      	movs	r6, #1
 8004a90:	782c      	ldrb	r4, [r5, #0]
 8004a92:	1c85      	adds	r5, r0, #2
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d057      	beq.n	8004b48 <_strtol_l.constprop.0+0xec>
 8004a98:	2b10      	cmp	r3, #16
 8004a9a:	d109      	bne.n	8004ab0 <_strtol_l.constprop.0+0x54>
 8004a9c:	2c30      	cmp	r4, #48	; 0x30
 8004a9e:	d107      	bne.n	8004ab0 <_strtol_l.constprop.0+0x54>
 8004aa0:	7828      	ldrb	r0, [r5, #0]
 8004aa2:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8004aa6:	2858      	cmp	r0, #88	; 0x58
 8004aa8:	d149      	bne.n	8004b3e <_strtol_l.constprop.0+0xe2>
 8004aaa:	2310      	movs	r3, #16
 8004aac:	786c      	ldrb	r4, [r5, #1]
 8004aae:	3502      	adds	r5, #2
 8004ab0:	2700      	movs	r7, #0
 8004ab2:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 8004ab6:	f10e 3eff 	add.w	lr, lr, #4294967295
 8004aba:	fbbe f9f3 	udiv	r9, lr, r3
 8004abe:	4638      	mov	r0, r7
 8004ac0:	fb03 ea19 	mls	sl, r3, r9, lr
 8004ac4:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8004ac8:	f1bc 0f09 	cmp.w	ip, #9
 8004acc:	d814      	bhi.n	8004af8 <_strtol_l.constprop.0+0x9c>
 8004ace:	4664      	mov	r4, ip
 8004ad0:	42a3      	cmp	r3, r4
 8004ad2:	dd22      	ble.n	8004b1a <_strtol_l.constprop.0+0xbe>
 8004ad4:	2f00      	cmp	r7, #0
 8004ad6:	db1d      	blt.n	8004b14 <_strtol_l.constprop.0+0xb8>
 8004ad8:	4581      	cmp	r9, r0
 8004ada:	d31b      	bcc.n	8004b14 <_strtol_l.constprop.0+0xb8>
 8004adc:	d101      	bne.n	8004ae2 <_strtol_l.constprop.0+0x86>
 8004ade:	45a2      	cmp	sl, r4
 8004ae0:	db18      	blt.n	8004b14 <_strtol_l.constprop.0+0xb8>
 8004ae2:	2701      	movs	r7, #1
 8004ae4:	fb00 4003 	mla	r0, r0, r3, r4
 8004ae8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004aec:	e7ea      	b.n	8004ac4 <_strtol_l.constprop.0+0x68>
 8004aee:	2c2b      	cmp	r4, #43	; 0x2b
 8004af0:	bf04      	itt	eq
 8004af2:	782c      	ldrbeq	r4, [r5, #0]
 8004af4:	1c85      	addeq	r5, r0, #2
 8004af6:	e7cd      	b.n	8004a94 <_strtol_l.constprop.0+0x38>
 8004af8:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8004afc:	f1bc 0f19 	cmp.w	ip, #25
 8004b00:	d801      	bhi.n	8004b06 <_strtol_l.constprop.0+0xaa>
 8004b02:	3c37      	subs	r4, #55	; 0x37
 8004b04:	e7e4      	b.n	8004ad0 <_strtol_l.constprop.0+0x74>
 8004b06:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8004b0a:	f1bc 0f19 	cmp.w	ip, #25
 8004b0e:	d804      	bhi.n	8004b1a <_strtol_l.constprop.0+0xbe>
 8004b10:	3c57      	subs	r4, #87	; 0x57
 8004b12:	e7dd      	b.n	8004ad0 <_strtol_l.constprop.0+0x74>
 8004b14:	f04f 37ff 	mov.w	r7, #4294967295
 8004b18:	e7e6      	b.n	8004ae8 <_strtol_l.constprop.0+0x8c>
 8004b1a:	2f00      	cmp	r7, #0
 8004b1c:	da07      	bge.n	8004b2e <_strtol_l.constprop.0+0xd2>
 8004b1e:	2322      	movs	r3, #34	; 0x22
 8004b20:	4670      	mov	r0, lr
 8004b22:	f8c8 3000 	str.w	r3, [r8]
 8004b26:	2a00      	cmp	r2, #0
 8004b28:	d0a4      	beq.n	8004a74 <_strtol_l.constprop.0+0x18>
 8004b2a:	1e69      	subs	r1, r5, #1
 8004b2c:	e005      	b.n	8004b3a <_strtol_l.constprop.0+0xde>
 8004b2e:	b106      	cbz	r6, 8004b32 <_strtol_l.constprop.0+0xd6>
 8004b30:	4240      	negs	r0, r0
 8004b32:	2a00      	cmp	r2, #0
 8004b34:	d09e      	beq.n	8004a74 <_strtol_l.constprop.0+0x18>
 8004b36:	2f00      	cmp	r7, #0
 8004b38:	d1f7      	bne.n	8004b2a <_strtol_l.constprop.0+0xce>
 8004b3a:	6011      	str	r1, [r2, #0]
 8004b3c:	e79a      	b.n	8004a74 <_strtol_l.constprop.0+0x18>
 8004b3e:	2430      	movs	r4, #48	; 0x30
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d1b5      	bne.n	8004ab0 <_strtol_l.constprop.0+0x54>
 8004b44:	2308      	movs	r3, #8
 8004b46:	e7b3      	b.n	8004ab0 <_strtol_l.constprop.0+0x54>
 8004b48:	2c30      	cmp	r4, #48	; 0x30
 8004b4a:	d0a9      	beq.n	8004aa0 <_strtol_l.constprop.0+0x44>
 8004b4c:	230a      	movs	r3, #10
 8004b4e:	e7af      	b.n	8004ab0 <_strtol_l.constprop.0+0x54>
 8004b50:	08007a69 	.word	0x08007a69

08004b54 <_strtol_r>:
 8004b54:	f7ff bf82 	b.w	8004a5c <_strtol_l.constprop.0>

08004b58 <quorem>:
 8004b58:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b5c:	6903      	ldr	r3, [r0, #16]
 8004b5e:	690c      	ldr	r4, [r1, #16]
 8004b60:	4607      	mov	r7, r0
 8004b62:	42a3      	cmp	r3, r4
 8004b64:	f2c0 8082 	blt.w	8004c6c <quorem+0x114>
 8004b68:	3c01      	subs	r4, #1
 8004b6a:	f100 0514 	add.w	r5, r0, #20
 8004b6e:	f101 0814 	add.w	r8, r1, #20
 8004b72:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004b76:	9301      	str	r3, [sp, #4]
 8004b78:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004b7c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004b80:	3301      	adds	r3, #1
 8004b82:	429a      	cmp	r2, r3
 8004b84:	fbb2 f6f3 	udiv	r6, r2, r3
 8004b88:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8004b8c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004b90:	d331      	bcc.n	8004bf6 <quorem+0x9e>
 8004b92:	f04f 0e00 	mov.w	lr, #0
 8004b96:	4640      	mov	r0, r8
 8004b98:	46ac      	mov	ip, r5
 8004b9a:	46f2      	mov	sl, lr
 8004b9c:	f850 2b04 	ldr.w	r2, [r0], #4
 8004ba0:	b293      	uxth	r3, r2
 8004ba2:	fb06 e303 	mla	r3, r6, r3, lr
 8004ba6:	0c12      	lsrs	r2, r2, #16
 8004ba8:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8004bac:	b29b      	uxth	r3, r3
 8004bae:	fb06 e202 	mla	r2, r6, r2, lr
 8004bb2:	ebaa 0303 	sub.w	r3, sl, r3
 8004bb6:	f8dc a000 	ldr.w	sl, [ip]
 8004bba:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8004bbe:	fa1f fa8a 	uxth.w	sl, sl
 8004bc2:	4453      	add	r3, sl
 8004bc4:	f8dc a000 	ldr.w	sl, [ip]
 8004bc8:	b292      	uxth	r2, r2
 8004bca:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8004bce:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004bd2:	b29b      	uxth	r3, r3
 8004bd4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004bd8:	4581      	cmp	r9, r0
 8004bda:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8004bde:	f84c 3b04 	str.w	r3, [ip], #4
 8004be2:	d2db      	bcs.n	8004b9c <quorem+0x44>
 8004be4:	f855 300b 	ldr.w	r3, [r5, fp]
 8004be8:	b92b      	cbnz	r3, 8004bf6 <quorem+0x9e>
 8004bea:	9b01      	ldr	r3, [sp, #4]
 8004bec:	3b04      	subs	r3, #4
 8004bee:	429d      	cmp	r5, r3
 8004bf0:	461a      	mov	r2, r3
 8004bf2:	d32f      	bcc.n	8004c54 <quorem+0xfc>
 8004bf4:	613c      	str	r4, [r7, #16]
 8004bf6:	4638      	mov	r0, r7
 8004bf8:	f001 fc90 	bl	800651c <__mcmp>
 8004bfc:	2800      	cmp	r0, #0
 8004bfe:	db25      	blt.n	8004c4c <quorem+0xf4>
 8004c00:	4628      	mov	r0, r5
 8004c02:	f04f 0c00 	mov.w	ip, #0
 8004c06:	3601      	adds	r6, #1
 8004c08:	f858 1b04 	ldr.w	r1, [r8], #4
 8004c0c:	f8d0 e000 	ldr.w	lr, [r0]
 8004c10:	b28b      	uxth	r3, r1
 8004c12:	ebac 0303 	sub.w	r3, ip, r3
 8004c16:	fa1f f28e 	uxth.w	r2, lr
 8004c1a:	4413      	add	r3, r2
 8004c1c:	0c0a      	lsrs	r2, r1, #16
 8004c1e:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8004c22:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004c26:	b29b      	uxth	r3, r3
 8004c28:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004c2c:	45c1      	cmp	r9, r8
 8004c2e:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8004c32:	f840 3b04 	str.w	r3, [r0], #4
 8004c36:	d2e7      	bcs.n	8004c08 <quorem+0xb0>
 8004c38:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004c3c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004c40:	b922      	cbnz	r2, 8004c4c <quorem+0xf4>
 8004c42:	3b04      	subs	r3, #4
 8004c44:	429d      	cmp	r5, r3
 8004c46:	461a      	mov	r2, r3
 8004c48:	d30a      	bcc.n	8004c60 <quorem+0x108>
 8004c4a:	613c      	str	r4, [r7, #16]
 8004c4c:	4630      	mov	r0, r6
 8004c4e:	b003      	add	sp, #12
 8004c50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c54:	6812      	ldr	r2, [r2, #0]
 8004c56:	3b04      	subs	r3, #4
 8004c58:	2a00      	cmp	r2, #0
 8004c5a:	d1cb      	bne.n	8004bf4 <quorem+0x9c>
 8004c5c:	3c01      	subs	r4, #1
 8004c5e:	e7c6      	b.n	8004bee <quorem+0x96>
 8004c60:	6812      	ldr	r2, [r2, #0]
 8004c62:	3b04      	subs	r3, #4
 8004c64:	2a00      	cmp	r2, #0
 8004c66:	d1f0      	bne.n	8004c4a <quorem+0xf2>
 8004c68:	3c01      	subs	r4, #1
 8004c6a:	e7eb      	b.n	8004c44 <quorem+0xec>
 8004c6c:	2000      	movs	r0, #0
 8004c6e:	e7ee      	b.n	8004c4e <quorem+0xf6>

08004c70 <_dtoa_r>:
 8004c70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c74:	4616      	mov	r6, r2
 8004c76:	461f      	mov	r7, r3
 8004c78:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8004c7a:	b099      	sub	sp, #100	; 0x64
 8004c7c:	4605      	mov	r5, r0
 8004c7e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8004c82:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8004c86:	b974      	cbnz	r4, 8004ca6 <_dtoa_r+0x36>
 8004c88:	2010      	movs	r0, #16
 8004c8a:	f001 f949 	bl	8005f20 <malloc>
 8004c8e:	4602      	mov	r2, r0
 8004c90:	6268      	str	r0, [r5, #36]	; 0x24
 8004c92:	b920      	cbnz	r0, 8004c9e <_dtoa_r+0x2e>
 8004c94:	21ea      	movs	r1, #234	; 0xea
 8004c96:	4ba8      	ldr	r3, [pc, #672]	; (8004f38 <_dtoa_r+0x2c8>)
 8004c98:	48a8      	ldr	r0, [pc, #672]	; (8004f3c <_dtoa_r+0x2cc>)
 8004c9a:	f002 f8b3 	bl	8006e04 <__assert_func>
 8004c9e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004ca2:	6004      	str	r4, [r0, #0]
 8004ca4:	60c4      	str	r4, [r0, #12]
 8004ca6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004ca8:	6819      	ldr	r1, [r3, #0]
 8004caa:	b151      	cbz	r1, 8004cc2 <_dtoa_r+0x52>
 8004cac:	685a      	ldr	r2, [r3, #4]
 8004cae:	2301      	movs	r3, #1
 8004cb0:	4093      	lsls	r3, r2
 8004cb2:	604a      	str	r2, [r1, #4]
 8004cb4:	608b      	str	r3, [r1, #8]
 8004cb6:	4628      	mov	r0, r5
 8004cb8:	f001 f9a8 	bl	800600c <_Bfree>
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004cc0:	601a      	str	r2, [r3, #0]
 8004cc2:	1e3b      	subs	r3, r7, #0
 8004cc4:	bfaf      	iteee	ge
 8004cc6:	2300      	movge	r3, #0
 8004cc8:	2201      	movlt	r2, #1
 8004cca:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8004cce:	9305      	strlt	r3, [sp, #20]
 8004cd0:	bfa8      	it	ge
 8004cd2:	f8c8 3000 	strge.w	r3, [r8]
 8004cd6:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8004cda:	4b99      	ldr	r3, [pc, #612]	; (8004f40 <_dtoa_r+0x2d0>)
 8004cdc:	bfb8      	it	lt
 8004cde:	f8c8 2000 	strlt.w	r2, [r8]
 8004ce2:	ea33 0309 	bics.w	r3, r3, r9
 8004ce6:	d119      	bne.n	8004d1c <_dtoa_r+0xac>
 8004ce8:	f242 730f 	movw	r3, #9999	; 0x270f
 8004cec:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8004cee:	6013      	str	r3, [r2, #0]
 8004cf0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004cf4:	4333      	orrs	r3, r6
 8004cf6:	f000 857f 	beq.w	80057f8 <_dtoa_r+0xb88>
 8004cfa:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004cfc:	b953      	cbnz	r3, 8004d14 <_dtoa_r+0xa4>
 8004cfe:	4b91      	ldr	r3, [pc, #580]	; (8004f44 <_dtoa_r+0x2d4>)
 8004d00:	e022      	b.n	8004d48 <_dtoa_r+0xd8>
 8004d02:	4b91      	ldr	r3, [pc, #580]	; (8004f48 <_dtoa_r+0x2d8>)
 8004d04:	9303      	str	r3, [sp, #12]
 8004d06:	3308      	adds	r3, #8
 8004d08:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8004d0a:	6013      	str	r3, [r2, #0]
 8004d0c:	9803      	ldr	r0, [sp, #12]
 8004d0e:	b019      	add	sp, #100	; 0x64
 8004d10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d14:	4b8b      	ldr	r3, [pc, #556]	; (8004f44 <_dtoa_r+0x2d4>)
 8004d16:	9303      	str	r3, [sp, #12]
 8004d18:	3303      	adds	r3, #3
 8004d1a:	e7f5      	b.n	8004d08 <_dtoa_r+0x98>
 8004d1c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8004d20:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8004d24:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004d28:	2200      	movs	r2, #0
 8004d2a:	2300      	movs	r3, #0
 8004d2c:	f7fb fe3c 	bl	80009a8 <__aeabi_dcmpeq>
 8004d30:	4680      	mov	r8, r0
 8004d32:	b158      	cbz	r0, 8004d4c <_dtoa_r+0xdc>
 8004d34:	2301      	movs	r3, #1
 8004d36:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8004d38:	6013      	str	r3, [r2, #0]
 8004d3a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	f000 8558 	beq.w	80057f2 <_dtoa_r+0xb82>
 8004d42:	4882      	ldr	r0, [pc, #520]	; (8004f4c <_dtoa_r+0x2dc>)
 8004d44:	6018      	str	r0, [r3, #0]
 8004d46:	1e43      	subs	r3, r0, #1
 8004d48:	9303      	str	r3, [sp, #12]
 8004d4a:	e7df      	b.n	8004d0c <_dtoa_r+0x9c>
 8004d4c:	ab16      	add	r3, sp, #88	; 0x58
 8004d4e:	9301      	str	r3, [sp, #4]
 8004d50:	ab17      	add	r3, sp, #92	; 0x5c
 8004d52:	9300      	str	r3, [sp, #0]
 8004d54:	4628      	mov	r0, r5
 8004d56:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8004d5a:	f001 fd01 	bl	8006760 <__d2b>
 8004d5e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8004d62:	4683      	mov	fp, r0
 8004d64:	2c00      	cmp	r4, #0
 8004d66:	d07f      	beq.n	8004e68 <_dtoa_r+0x1f8>
 8004d68:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004d6c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004d6e:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8004d72:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004d76:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8004d7a:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8004d7e:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8004d82:	2200      	movs	r2, #0
 8004d84:	4b72      	ldr	r3, [pc, #456]	; (8004f50 <_dtoa_r+0x2e0>)
 8004d86:	f7fb f9ef 	bl	8000168 <__aeabi_dsub>
 8004d8a:	a365      	add	r3, pc, #404	; (adr r3, 8004f20 <_dtoa_r+0x2b0>)
 8004d8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d90:	f7fb fba2 	bl	80004d8 <__aeabi_dmul>
 8004d94:	a364      	add	r3, pc, #400	; (adr r3, 8004f28 <_dtoa_r+0x2b8>)
 8004d96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d9a:	f7fb f9e7 	bl	800016c <__adddf3>
 8004d9e:	4606      	mov	r6, r0
 8004da0:	4620      	mov	r0, r4
 8004da2:	460f      	mov	r7, r1
 8004da4:	f7fb fb2e 	bl	8000404 <__aeabi_i2d>
 8004da8:	a361      	add	r3, pc, #388	; (adr r3, 8004f30 <_dtoa_r+0x2c0>)
 8004daa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dae:	f7fb fb93 	bl	80004d8 <__aeabi_dmul>
 8004db2:	4602      	mov	r2, r0
 8004db4:	460b      	mov	r3, r1
 8004db6:	4630      	mov	r0, r6
 8004db8:	4639      	mov	r1, r7
 8004dba:	f7fb f9d7 	bl	800016c <__adddf3>
 8004dbe:	4606      	mov	r6, r0
 8004dc0:	460f      	mov	r7, r1
 8004dc2:	f7fb fe39 	bl	8000a38 <__aeabi_d2iz>
 8004dc6:	2200      	movs	r2, #0
 8004dc8:	4682      	mov	sl, r0
 8004dca:	2300      	movs	r3, #0
 8004dcc:	4630      	mov	r0, r6
 8004dce:	4639      	mov	r1, r7
 8004dd0:	f7fb fdf4 	bl	80009bc <__aeabi_dcmplt>
 8004dd4:	b148      	cbz	r0, 8004dea <_dtoa_r+0x17a>
 8004dd6:	4650      	mov	r0, sl
 8004dd8:	f7fb fb14 	bl	8000404 <__aeabi_i2d>
 8004ddc:	4632      	mov	r2, r6
 8004dde:	463b      	mov	r3, r7
 8004de0:	f7fb fde2 	bl	80009a8 <__aeabi_dcmpeq>
 8004de4:	b908      	cbnz	r0, 8004dea <_dtoa_r+0x17a>
 8004de6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004dea:	f1ba 0f16 	cmp.w	sl, #22
 8004dee:	d858      	bhi.n	8004ea2 <_dtoa_r+0x232>
 8004df0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004df4:	4b57      	ldr	r3, [pc, #348]	; (8004f54 <_dtoa_r+0x2e4>)
 8004df6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8004dfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dfe:	f7fb fddd 	bl	80009bc <__aeabi_dcmplt>
 8004e02:	2800      	cmp	r0, #0
 8004e04:	d04f      	beq.n	8004ea6 <_dtoa_r+0x236>
 8004e06:	2300      	movs	r3, #0
 8004e08:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004e0c:	930f      	str	r3, [sp, #60]	; 0x3c
 8004e0e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8004e10:	1b1c      	subs	r4, r3, r4
 8004e12:	1e63      	subs	r3, r4, #1
 8004e14:	9309      	str	r3, [sp, #36]	; 0x24
 8004e16:	bf49      	itett	mi
 8004e18:	f1c4 0301 	rsbmi	r3, r4, #1
 8004e1c:	2300      	movpl	r3, #0
 8004e1e:	9306      	strmi	r3, [sp, #24]
 8004e20:	2300      	movmi	r3, #0
 8004e22:	bf54      	ite	pl
 8004e24:	9306      	strpl	r3, [sp, #24]
 8004e26:	9309      	strmi	r3, [sp, #36]	; 0x24
 8004e28:	f1ba 0f00 	cmp.w	sl, #0
 8004e2c:	db3d      	blt.n	8004eaa <_dtoa_r+0x23a>
 8004e2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e30:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8004e34:	4453      	add	r3, sl
 8004e36:	9309      	str	r3, [sp, #36]	; 0x24
 8004e38:	2300      	movs	r3, #0
 8004e3a:	930a      	str	r3, [sp, #40]	; 0x28
 8004e3c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004e3e:	2b09      	cmp	r3, #9
 8004e40:	f200 808c 	bhi.w	8004f5c <_dtoa_r+0x2ec>
 8004e44:	2b05      	cmp	r3, #5
 8004e46:	bfc4      	itt	gt
 8004e48:	3b04      	subgt	r3, #4
 8004e4a:	9322      	strgt	r3, [sp, #136]	; 0x88
 8004e4c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004e4e:	bfc8      	it	gt
 8004e50:	2400      	movgt	r4, #0
 8004e52:	f1a3 0302 	sub.w	r3, r3, #2
 8004e56:	bfd8      	it	le
 8004e58:	2401      	movle	r4, #1
 8004e5a:	2b03      	cmp	r3, #3
 8004e5c:	f200 808a 	bhi.w	8004f74 <_dtoa_r+0x304>
 8004e60:	e8df f003 	tbb	[pc, r3]
 8004e64:	5b4d4f2d 	.word	0x5b4d4f2d
 8004e68:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8004e6c:	441c      	add	r4, r3
 8004e6e:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8004e72:	2b20      	cmp	r3, #32
 8004e74:	bfc3      	ittte	gt
 8004e76:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8004e7a:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8004e7e:	fa09 f303 	lslgt.w	r3, r9, r3
 8004e82:	f1c3 0320 	rsble	r3, r3, #32
 8004e86:	bfc6      	itte	gt
 8004e88:	fa26 f000 	lsrgt.w	r0, r6, r0
 8004e8c:	4318      	orrgt	r0, r3
 8004e8e:	fa06 f003 	lslle.w	r0, r6, r3
 8004e92:	f7fb faa7 	bl	80003e4 <__aeabi_ui2d>
 8004e96:	2301      	movs	r3, #1
 8004e98:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8004e9c:	3c01      	subs	r4, #1
 8004e9e:	9313      	str	r3, [sp, #76]	; 0x4c
 8004ea0:	e76f      	b.n	8004d82 <_dtoa_r+0x112>
 8004ea2:	2301      	movs	r3, #1
 8004ea4:	e7b2      	b.n	8004e0c <_dtoa_r+0x19c>
 8004ea6:	900f      	str	r0, [sp, #60]	; 0x3c
 8004ea8:	e7b1      	b.n	8004e0e <_dtoa_r+0x19e>
 8004eaa:	9b06      	ldr	r3, [sp, #24]
 8004eac:	eba3 030a 	sub.w	r3, r3, sl
 8004eb0:	9306      	str	r3, [sp, #24]
 8004eb2:	f1ca 0300 	rsb	r3, sl, #0
 8004eb6:	930a      	str	r3, [sp, #40]	; 0x28
 8004eb8:	2300      	movs	r3, #0
 8004eba:	930e      	str	r3, [sp, #56]	; 0x38
 8004ebc:	e7be      	b.n	8004e3c <_dtoa_r+0x1cc>
 8004ebe:	2300      	movs	r3, #0
 8004ec0:	930b      	str	r3, [sp, #44]	; 0x2c
 8004ec2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	dc58      	bgt.n	8004f7a <_dtoa_r+0x30a>
 8004ec8:	f04f 0901 	mov.w	r9, #1
 8004ecc:	464b      	mov	r3, r9
 8004ece:	f8cd 9020 	str.w	r9, [sp, #32]
 8004ed2:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 8004ed6:	2200      	movs	r2, #0
 8004ed8:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8004eda:	6042      	str	r2, [r0, #4]
 8004edc:	2204      	movs	r2, #4
 8004ede:	f102 0614 	add.w	r6, r2, #20
 8004ee2:	429e      	cmp	r6, r3
 8004ee4:	6841      	ldr	r1, [r0, #4]
 8004ee6:	d94e      	bls.n	8004f86 <_dtoa_r+0x316>
 8004ee8:	4628      	mov	r0, r5
 8004eea:	f001 f84f 	bl	8005f8c <_Balloc>
 8004eee:	9003      	str	r0, [sp, #12]
 8004ef0:	2800      	cmp	r0, #0
 8004ef2:	d14c      	bne.n	8004f8e <_dtoa_r+0x31e>
 8004ef4:	4602      	mov	r2, r0
 8004ef6:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8004efa:	4b17      	ldr	r3, [pc, #92]	; (8004f58 <_dtoa_r+0x2e8>)
 8004efc:	e6cc      	b.n	8004c98 <_dtoa_r+0x28>
 8004efe:	2301      	movs	r3, #1
 8004f00:	e7de      	b.n	8004ec0 <_dtoa_r+0x250>
 8004f02:	2300      	movs	r3, #0
 8004f04:	930b      	str	r3, [sp, #44]	; 0x2c
 8004f06:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004f08:	eb0a 0903 	add.w	r9, sl, r3
 8004f0c:	f109 0301 	add.w	r3, r9, #1
 8004f10:	2b01      	cmp	r3, #1
 8004f12:	9308      	str	r3, [sp, #32]
 8004f14:	bfb8      	it	lt
 8004f16:	2301      	movlt	r3, #1
 8004f18:	e7dd      	b.n	8004ed6 <_dtoa_r+0x266>
 8004f1a:	2301      	movs	r3, #1
 8004f1c:	e7f2      	b.n	8004f04 <_dtoa_r+0x294>
 8004f1e:	bf00      	nop
 8004f20:	636f4361 	.word	0x636f4361
 8004f24:	3fd287a7 	.word	0x3fd287a7
 8004f28:	8b60c8b3 	.word	0x8b60c8b3
 8004f2c:	3fc68a28 	.word	0x3fc68a28
 8004f30:	509f79fb 	.word	0x509f79fb
 8004f34:	3fd34413 	.word	0x3fd34413
 8004f38:	08007b76 	.word	0x08007b76
 8004f3c:	08007b8d 	.word	0x08007b8d
 8004f40:	7ff00000 	.word	0x7ff00000
 8004f44:	08007b72 	.word	0x08007b72
 8004f48:	08007b69 	.word	0x08007b69
 8004f4c:	080079ed 	.word	0x080079ed
 8004f50:	3ff80000 	.word	0x3ff80000
 8004f54:	08007cf8 	.word	0x08007cf8
 8004f58:	08007be8 	.word	0x08007be8
 8004f5c:	2401      	movs	r4, #1
 8004f5e:	2300      	movs	r3, #0
 8004f60:	940b      	str	r4, [sp, #44]	; 0x2c
 8004f62:	9322      	str	r3, [sp, #136]	; 0x88
 8004f64:	f04f 39ff 	mov.w	r9, #4294967295
 8004f68:	2200      	movs	r2, #0
 8004f6a:	2312      	movs	r3, #18
 8004f6c:	f8cd 9020 	str.w	r9, [sp, #32]
 8004f70:	9223      	str	r2, [sp, #140]	; 0x8c
 8004f72:	e7b0      	b.n	8004ed6 <_dtoa_r+0x266>
 8004f74:	2301      	movs	r3, #1
 8004f76:	930b      	str	r3, [sp, #44]	; 0x2c
 8004f78:	e7f4      	b.n	8004f64 <_dtoa_r+0x2f4>
 8004f7a:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 8004f7e:	464b      	mov	r3, r9
 8004f80:	f8cd 9020 	str.w	r9, [sp, #32]
 8004f84:	e7a7      	b.n	8004ed6 <_dtoa_r+0x266>
 8004f86:	3101      	adds	r1, #1
 8004f88:	6041      	str	r1, [r0, #4]
 8004f8a:	0052      	lsls	r2, r2, #1
 8004f8c:	e7a7      	b.n	8004ede <_dtoa_r+0x26e>
 8004f8e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004f90:	9a03      	ldr	r2, [sp, #12]
 8004f92:	601a      	str	r2, [r3, #0]
 8004f94:	9b08      	ldr	r3, [sp, #32]
 8004f96:	2b0e      	cmp	r3, #14
 8004f98:	f200 80a8 	bhi.w	80050ec <_dtoa_r+0x47c>
 8004f9c:	2c00      	cmp	r4, #0
 8004f9e:	f000 80a5 	beq.w	80050ec <_dtoa_r+0x47c>
 8004fa2:	f1ba 0f00 	cmp.w	sl, #0
 8004fa6:	dd34      	ble.n	8005012 <_dtoa_r+0x3a2>
 8004fa8:	4a9a      	ldr	r2, [pc, #616]	; (8005214 <_dtoa_r+0x5a4>)
 8004faa:	f00a 030f 	and.w	r3, sl, #15
 8004fae:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004fb2:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8004fb6:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004fba:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8004fbe:	ea4f 142a 	mov.w	r4, sl, asr #4
 8004fc2:	d016      	beq.n	8004ff2 <_dtoa_r+0x382>
 8004fc4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004fc8:	4b93      	ldr	r3, [pc, #588]	; (8005218 <_dtoa_r+0x5a8>)
 8004fca:	2703      	movs	r7, #3
 8004fcc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004fd0:	f7fb fbac 	bl	800072c <__aeabi_ddiv>
 8004fd4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004fd8:	f004 040f 	and.w	r4, r4, #15
 8004fdc:	4e8e      	ldr	r6, [pc, #568]	; (8005218 <_dtoa_r+0x5a8>)
 8004fde:	b954      	cbnz	r4, 8004ff6 <_dtoa_r+0x386>
 8004fe0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004fe4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004fe8:	f7fb fba0 	bl	800072c <__aeabi_ddiv>
 8004fec:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004ff0:	e029      	b.n	8005046 <_dtoa_r+0x3d6>
 8004ff2:	2702      	movs	r7, #2
 8004ff4:	e7f2      	b.n	8004fdc <_dtoa_r+0x36c>
 8004ff6:	07e1      	lsls	r1, r4, #31
 8004ff8:	d508      	bpl.n	800500c <_dtoa_r+0x39c>
 8004ffa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004ffe:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005002:	f7fb fa69 	bl	80004d8 <__aeabi_dmul>
 8005006:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800500a:	3701      	adds	r7, #1
 800500c:	1064      	asrs	r4, r4, #1
 800500e:	3608      	adds	r6, #8
 8005010:	e7e5      	b.n	8004fde <_dtoa_r+0x36e>
 8005012:	f000 80a5 	beq.w	8005160 <_dtoa_r+0x4f0>
 8005016:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800501a:	f1ca 0400 	rsb	r4, sl, #0
 800501e:	4b7d      	ldr	r3, [pc, #500]	; (8005214 <_dtoa_r+0x5a4>)
 8005020:	f004 020f 	and.w	r2, r4, #15
 8005024:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005028:	e9d3 2300 	ldrd	r2, r3, [r3]
 800502c:	f7fb fa54 	bl	80004d8 <__aeabi_dmul>
 8005030:	2702      	movs	r7, #2
 8005032:	2300      	movs	r3, #0
 8005034:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005038:	4e77      	ldr	r6, [pc, #476]	; (8005218 <_dtoa_r+0x5a8>)
 800503a:	1124      	asrs	r4, r4, #4
 800503c:	2c00      	cmp	r4, #0
 800503e:	f040 8084 	bne.w	800514a <_dtoa_r+0x4da>
 8005042:	2b00      	cmp	r3, #0
 8005044:	d1d2      	bne.n	8004fec <_dtoa_r+0x37c>
 8005046:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005048:	2b00      	cmp	r3, #0
 800504a:	f000 808b 	beq.w	8005164 <_dtoa_r+0x4f4>
 800504e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8005052:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8005056:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800505a:	2200      	movs	r2, #0
 800505c:	4b6f      	ldr	r3, [pc, #444]	; (800521c <_dtoa_r+0x5ac>)
 800505e:	f7fb fcad 	bl	80009bc <__aeabi_dcmplt>
 8005062:	2800      	cmp	r0, #0
 8005064:	d07e      	beq.n	8005164 <_dtoa_r+0x4f4>
 8005066:	9b08      	ldr	r3, [sp, #32]
 8005068:	2b00      	cmp	r3, #0
 800506a:	d07b      	beq.n	8005164 <_dtoa_r+0x4f4>
 800506c:	f1b9 0f00 	cmp.w	r9, #0
 8005070:	dd38      	ble.n	80050e4 <_dtoa_r+0x474>
 8005072:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005076:	2200      	movs	r2, #0
 8005078:	4b69      	ldr	r3, [pc, #420]	; (8005220 <_dtoa_r+0x5b0>)
 800507a:	f7fb fa2d 	bl	80004d8 <__aeabi_dmul>
 800507e:	464c      	mov	r4, r9
 8005080:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005084:	f10a 38ff 	add.w	r8, sl, #4294967295
 8005088:	3701      	adds	r7, #1
 800508a:	4638      	mov	r0, r7
 800508c:	f7fb f9ba 	bl	8000404 <__aeabi_i2d>
 8005090:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005094:	f7fb fa20 	bl	80004d8 <__aeabi_dmul>
 8005098:	2200      	movs	r2, #0
 800509a:	4b62      	ldr	r3, [pc, #392]	; (8005224 <_dtoa_r+0x5b4>)
 800509c:	f7fb f866 	bl	800016c <__adddf3>
 80050a0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80050a4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80050a8:	9611      	str	r6, [sp, #68]	; 0x44
 80050aa:	2c00      	cmp	r4, #0
 80050ac:	d15d      	bne.n	800516a <_dtoa_r+0x4fa>
 80050ae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80050b2:	2200      	movs	r2, #0
 80050b4:	4b5c      	ldr	r3, [pc, #368]	; (8005228 <_dtoa_r+0x5b8>)
 80050b6:	f7fb f857 	bl	8000168 <__aeabi_dsub>
 80050ba:	4602      	mov	r2, r0
 80050bc:	460b      	mov	r3, r1
 80050be:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80050c2:	4633      	mov	r3, r6
 80050c4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80050c6:	f7fb fc97 	bl	80009f8 <__aeabi_dcmpgt>
 80050ca:	2800      	cmp	r0, #0
 80050cc:	f040 829c 	bne.w	8005608 <_dtoa_r+0x998>
 80050d0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80050d4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80050d6:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80050da:	f7fb fc6f 	bl	80009bc <__aeabi_dcmplt>
 80050de:	2800      	cmp	r0, #0
 80050e0:	f040 8290 	bne.w	8005604 <_dtoa_r+0x994>
 80050e4:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 80050e8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80050ec:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	f2c0 8152 	blt.w	8005398 <_dtoa_r+0x728>
 80050f4:	f1ba 0f0e 	cmp.w	sl, #14
 80050f8:	f300 814e 	bgt.w	8005398 <_dtoa_r+0x728>
 80050fc:	4b45      	ldr	r3, [pc, #276]	; (8005214 <_dtoa_r+0x5a4>)
 80050fe:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005102:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005106:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800510a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800510c:	2b00      	cmp	r3, #0
 800510e:	f280 80db 	bge.w	80052c8 <_dtoa_r+0x658>
 8005112:	9b08      	ldr	r3, [sp, #32]
 8005114:	2b00      	cmp	r3, #0
 8005116:	f300 80d7 	bgt.w	80052c8 <_dtoa_r+0x658>
 800511a:	f040 8272 	bne.w	8005602 <_dtoa_r+0x992>
 800511e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005122:	2200      	movs	r2, #0
 8005124:	4b40      	ldr	r3, [pc, #256]	; (8005228 <_dtoa_r+0x5b8>)
 8005126:	f7fb f9d7 	bl	80004d8 <__aeabi_dmul>
 800512a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800512e:	f7fb fc59 	bl	80009e4 <__aeabi_dcmpge>
 8005132:	9c08      	ldr	r4, [sp, #32]
 8005134:	4626      	mov	r6, r4
 8005136:	2800      	cmp	r0, #0
 8005138:	f040 8248 	bne.w	80055cc <_dtoa_r+0x95c>
 800513c:	2331      	movs	r3, #49	; 0x31
 800513e:	9f03      	ldr	r7, [sp, #12]
 8005140:	f10a 0a01 	add.w	sl, sl, #1
 8005144:	f807 3b01 	strb.w	r3, [r7], #1
 8005148:	e244      	b.n	80055d4 <_dtoa_r+0x964>
 800514a:	07e2      	lsls	r2, r4, #31
 800514c:	d505      	bpl.n	800515a <_dtoa_r+0x4ea>
 800514e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005152:	f7fb f9c1 	bl	80004d8 <__aeabi_dmul>
 8005156:	2301      	movs	r3, #1
 8005158:	3701      	adds	r7, #1
 800515a:	1064      	asrs	r4, r4, #1
 800515c:	3608      	adds	r6, #8
 800515e:	e76d      	b.n	800503c <_dtoa_r+0x3cc>
 8005160:	2702      	movs	r7, #2
 8005162:	e770      	b.n	8005046 <_dtoa_r+0x3d6>
 8005164:	46d0      	mov	r8, sl
 8005166:	9c08      	ldr	r4, [sp, #32]
 8005168:	e78f      	b.n	800508a <_dtoa_r+0x41a>
 800516a:	9903      	ldr	r1, [sp, #12]
 800516c:	4b29      	ldr	r3, [pc, #164]	; (8005214 <_dtoa_r+0x5a4>)
 800516e:	4421      	add	r1, r4
 8005170:	9112      	str	r1, [sp, #72]	; 0x48
 8005172:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005174:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005178:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800517c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005180:	2900      	cmp	r1, #0
 8005182:	d055      	beq.n	8005230 <_dtoa_r+0x5c0>
 8005184:	2000      	movs	r0, #0
 8005186:	4929      	ldr	r1, [pc, #164]	; (800522c <_dtoa_r+0x5bc>)
 8005188:	f7fb fad0 	bl	800072c <__aeabi_ddiv>
 800518c:	463b      	mov	r3, r7
 800518e:	4632      	mov	r2, r6
 8005190:	f7fa ffea 	bl	8000168 <__aeabi_dsub>
 8005194:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005198:	9f03      	ldr	r7, [sp, #12]
 800519a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800519e:	f7fb fc4b 	bl	8000a38 <__aeabi_d2iz>
 80051a2:	4604      	mov	r4, r0
 80051a4:	f7fb f92e 	bl	8000404 <__aeabi_i2d>
 80051a8:	4602      	mov	r2, r0
 80051aa:	460b      	mov	r3, r1
 80051ac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80051b0:	f7fa ffda 	bl	8000168 <__aeabi_dsub>
 80051b4:	4602      	mov	r2, r0
 80051b6:	460b      	mov	r3, r1
 80051b8:	3430      	adds	r4, #48	; 0x30
 80051ba:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80051be:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80051c2:	f807 4b01 	strb.w	r4, [r7], #1
 80051c6:	f7fb fbf9 	bl	80009bc <__aeabi_dcmplt>
 80051ca:	2800      	cmp	r0, #0
 80051cc:	d174      	bne.n	80052b8 <_dtoa_r+0x648>
 80051ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80051d2:	2000      	movs	r0, #0
 80051d4:	4911      	ldr	r1, [pc, #68]	; (800521c <_dtoa_r+0x5ac>)
 80051d6:	f7fa ffc7 	bl	8000168 <__aeabi_dsub>
 80051da:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80051de:	f7fb fbed 	bl	80009bc <__aeabi_dcmplt>
 80051e2:	2800      	cmp	r0, #0
 80051e4:	f040 80b7 	bne.w	8005356 <_dtoa_r+0x6e6>
 80051e8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80051ea:	429f      	cmp	r7, r3
 80051ec:	f43f af7a 	beq.w	80050e4 <_dtoa_r+0x474>
 80051f0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80051f4:	2200      	movs	r2, #0
 80051f6:	4b0a      	ldr	r3, [pc, #40]	; (8005220 <_dtoa_r+0x5b0>)
 80051f8:	f7fb f96e 	bl	80004d8 <__aeabi_dmul>
 80051fc:	2200      	movs	r2, #0
 80051fe:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005202:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005206:	4b06      	ldr	r3, [pc, #24]	; (8005220 <_dtoa_r+0x5b0>)
 8005208:	f7fb f966 	bl	80004d8 <__aeabi_dmul>
 800520c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005210:	e7c3      	b.n	800519a <_dtoa_r+0x52a>
 8005212:	bf00      	nop
 8005214:	08007cf8 	.word	0x08007cf8
 8005218:	08007cd0 	.word	0x08007cd0
 800521c:	3ff00000 	.word	0x3ff00000
 8005220:	40240000 	.word	0x40240000
 8005224:	401c0000 	.word	0x401c0000
 8005228:	40140000 	.word	0x40140000
 800522c:	3fe00000 	.word	0x3fe00000
 8005230:	4630      	mov	r0, r6
 8005232:	4639      	mov	r1, r7
 8005234:	f7fb f950 	bl	80004d8 <__aeabi_dmul>
 8005238:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800523a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800523e:	9c03      	ldr	r4, [sp, #12]
 8005240:	9314      	str	r3, [sp, #80]	; 0x50
 8005242:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005246:	f7fb fbf7 	bl	8000a38 <__aeabi_d2iz>
 800524a:	9015      	str	r0, [sp, #84]	; 0x54
 800524c:	f7fb f8da 	bl	8000404 <__aeabi_i2d>
 8005250:	4602      	mov	r2, r0
 8005252:	460b      	mov	r3, r1
 8005254:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005258:	f7fa ff86 	bl	8000168 <__aeabi_dsub>
 800525c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800525e:	4606      	mov	r6, r0
 8005260:	3330      	adds	r3, #48	; 0x30
 8005262:	f804 3b01 	strb.w	r3, [r4], #1
 8005266:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005268:	460f      	mov	r7, r1
 800526a:	429c      	cmp	r4, r3
 800526c:	f04f 0200 	mov.w	r2, #0
 8005270:	d124      	bne.n	80052bc <_dtoa_r+0x64c>
 8005272:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005276:	4bb0      	ldr	r3, [pc, #704]	; (8005538 <_dtoa_r+0x8c8>)
 8005278:	f7fa ff78 	bl	800016c <__adddf3>
 800527c:	4602      	mov	r2, r0
 800527e:	460b      	mov	r3, r1
 8005280:	4630      	mov	r0, r6
 8005282:	4639      	mov	r1, r7
 8005284:	f7fb fbb8 	bl	80009f8 <__aeabi_dcmpgt>
 8005288:	2800      	cmp	r0, #0
 800528a:	d163      	bne.n	8005354 <_dtoa_r+0x6e4>
 800528c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005290:	2000      	movs	r0, #0
 8005292:	49a9      	ldr	r1, [pc, #676]	; (8005538 <_dtoa_r+0x8c8>)
 8005294:	f7fa ff68 	bl	8000168 <__aeabi_dsub>
 8005298:	4602      	mov	r2, r0
 800529a:	460b      	mov	r3, r1
 800529c:	4630      	mov	r0, r6
 800529e:	4639      	mov	r1, r7
 80052a0:	f7fb fb8c 	bl	80009bc <__aeabi_dcmplt>
 80052a4:	2800      	cmp	r0, #0
 80052a6:	f43f af1d 	beq.w	80050e4 <_dtoa_r+0x474>
 80052aa:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80052ac:	1e7b      	subs	r3, r7, #1
 80052ae:	9314      	str	r3, [sp, #80]	; 0x50
 80052b0:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 80052b4:	2b30      	cmp	r3, #48	; 0x30
 80052b6:	d0f8      	beq.n	80052aa <_dtoa_r+0x63a>
 80052b8:	46c2      	mov	sl, r8
 80052ba:	e03b      	b.n	8005334 <_dtoa_r+0x6c4>
 80052bc:	4b9f      	ldr	r3, [pc, #636]	; (800553c <_dtoa_r+0x8cc>)
 80052be:	f7fb f90b 	bl	80004d8 <__aeabi_dmul>
 80052c2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80052c6:	e7bc      	b.n	8005242 <_dtoa_r+0x5d2>
 80052c8:	9f03      	ldr	r7, [sp, #12]
 80052ca:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80052ce:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80052d2:	4640      	mov	r0, r8
 80052d4:	4649      	mov	r1, r9
 80052d6:	f7fb fa29 	bl	800072c <__aeabi_ddiv>
 80052da:	f7fb fbad 	bl	8000a38 <__aeabi_d2iz>
 80052de:	4604      	mov	r4, r0
 80052e0:	f7fb f890 	bl	8000404 <__aeabi_i2d>
 80052e4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80052e8:	f7fb f8f6 	bl	80004d8 <__aeabi_dmul>
 80052ec:	4602      	mov	r2, r0
 80052ee:	460b      	mov	r3, r1
 80052f0:	4640      	mov	r0, r8
 80052f2:	4649      	mov	r1, r9
 80052f4:	f7fa ff38 	bl	8000168 <__aeabi_dsub>
 80052f8:	f104 0630 	add.w	r6, r4, #48	; 0x30
 80052fc:	f807 6b01 	strb.w	r6, [r7], #1
 8005300:	9e03      	ldr	r6, [sp, #12]
 8005302:	f8dd c020 	ldr.w	ip, [sp, #32]
 8005306:	1bbe      	subs	r6, r7, r6
 8005308:	45b4      	cmp	ip, r6
 800530a:	4602      	mov	r2, r0
 800530c:	460b      	mov	r3, r1
 800530e:	d136      	bne.n	800537e <_dtoa_r+0x70e>
 8005310:	f7fa ff2c 	bl	800016c <__adddf3>
 8005314:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005318:	4680      	mov	r8, r0
 800531a:	4689      	mov	r9, r1
 800531c:	f7fb fb6c 	bl	80009f8 <__aeabi_dcmpgt>
 8005320:	bb58      	cbnz	r0, 800537a <_dtoa_r+0x70a>
 8005322:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005326:	4640      	mov	r0, r8
 8005328:	4649      	mov	r1, r9
 800532a:	f7fb fb3d 	bl	80009a8 <__aeabi_dcmpeq>
 800532e:	b108      	cbz	r0, 8005334 <_dtoa_r+0x6c4>
 8005330:	07e1      	lsls	r1, r4, #31
 8005332:	d422      	bmi.n	800537a <_dtoa_r+0x70a>
 8005334:	4628      	mov	r0, r5
 8005336:	4659      	mov	r1, fp
 8005338:	f000 fe68 	bl	800600c <_Bfree>
 800533c:	2300      	movs	r3, #0
 800533e:	703b      	strb	r3, [r7, #0]
 8005340:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8005342:	f10a 0001 	add.w	r0, sl, #1
 8005346:	6018      	str	r0, [r3, #0]
 8005348:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800534a:	2b00      	cmp	r3, #0
 800534c:	f43f acde 	beq.w	8004d0c <_dtoa_r+0x9c>
 8005350:	601f      	str	r7, [r3, #0]
 8005352:	e4db      	b.n	8004d0c <_dtoa_r+0x9c>
 8005354:	4627      	mov	r7, r4
 8005356:	463b      	mov	r3, r7
 8005358:	461f      	mov	r7, r3
 800535a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800535e:	2a39      	cmp	r2, #57	; 0x39
 8005360:	d107      	bne.n	8005372 <_dtoa_r+0x702>
 8005362:	9a03      	ldr	r2, [sp, #12]
 8005364:	429a      	cmp	r2, r3
 8005366:	d1f7      	bne.n	8005358 <_dtoa_r+0x6e8>
 8005368:	2230      	movs	r2, #48	; 0x30
 800536a:	9903      	ldr	r1, [sp, #12]
 800536c:	f108 0801 	add.w	r8, r8, #1
 8005370:	700a      	strb	r2, [r1, #0]
 8005372:	781a      	ldrb	r2, [r3, #0]
 8005374:	3201      	adds	r2, #1
 8005376:	701a      	strb	r2, [r3, #0]
 8005378:	e79e      	b.n	80052b8 <_dtoa_r+0x648>
 800537a:	46d0      	mov	r8, sl
 800537c:	e7eb      	b.n	8005356 <_dtoa_r+0x6e6>
 800537e:	2200      	movs	r2, #0
 8005380:	4b6e      	ldr	r3, [pc, #440]	; (800553c <_dtoa_r+0x8cc>)
 8005382:	f7fb f8a9 	bl	80004d8 <__aeabi_dmul>
 8005386:	2200      	movs	r2, #0
 8005388:	2300      	movs	r3, #0
 800538a:	4680      	mov	r8, r0
 800538c:	4689      	mov	r9, r1
 800538e:	f7fb fb0b 	bl	80009a8 <__aeabi_dcmpeq>
 8005392:	2800      	cmp	r0, #0
 8005394:	d09b      	beq.n	80052ce <_dtoa_r+0x65e>
 8005396:	e7cd      	b.n	8005334 <_dtoa_r+0x6c4>
 8005398:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800539a:	2a00      	cmp	r2, #0
 800539c:	f000 80d0 	beq.w	8005540 <_dtoa_r+0x8d0>
 80053a0:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80053a2:	2a01      	cmp	r2, #1
 80053a4:	f300 80ae 	bgt.w	8005504 <_dtoa_r+0x894>
 80053a8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80053aa:	2a00      	cmp	r2, #0
 80053ac:	f000 80a6 	beq.w	80054fc <_dtoa_r+0x88c>
 80053b0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80053b4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80053b6:	9f06      	ldr	r7, [sp, #24]
 80053b8:	9a06      	ldr	r2, [sp, #24]
 80053ba:	2101      	movs	r1, #1
 80053bc:	441a      	add	r2, r3
 80053be:	9206      	str	r2, [sp, #24]
 80053c0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80053c2:	4628      	mov	r0, r5
 80053c4:	441a      	add	r2, r3
 80053c6:	9209      	str	r2, [sp, #36]	; 0x24
 80053c8:	f000 ff20 	bl	800620c <__i2b>
 80053cc:	4606      	mov	r6, r0
 80053ce:	2f00      	cmp	r7, #0
 80053d0:	dd0c      	ble.n	80053ec <_dtoa_r+0x77c>
 80053d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	dd09      	ble.n	80053ec <_dtoa_r+0x77c>
 80053d8:	42bb      	cmp	r3, r7
 80053da:	bfa8      	it	ge
 80053dc:	463b      	movge	r3, r7
 80053de:	9a06      	ldr	r2, [sp, #24]
 80053e0:	1aff      	subs	r7, r7, r3
 80053e2:	1ad2      	subs	r2, r2, r3
 80053e4:	9206      	str	r2, [sp, #24]
 80053e6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80053e8:	1ad3      	subs	r3, r2, r3
 80053ea:	9309      	str	r3, [sp, #36]	; 0x24
 80053ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80053ee:	b1f3      	cbz	r3, 800542e <_dtoa_r+0x7be>
 80053f0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	f000 80a8 	beq.w	8005548 <_dtoa_r+0x8d8>
 80053f8:	2c00      	cmp	r4, #0
 80053fa:	dd10      	ble.n	800541e <_dtoa_r+0x7ae>
 80053fc:	4631      	mov	r1, r6
 80053fe:	4622      	mov	r2, r4
 8005400:	4628      	mov	r0, r5
 8005402:	f000 ffc1 	bl	8006388 <__pow5mult>
 8005406:	465a      	mov	r2, fp
 8005408:	4601      	mov	r1, r0
 800540a:	4606      	mov	r6, r0
 800540c:	4628      	mov	r0, r5
 800540e:	f000 ff13 	bl	8006238 <__multiply>
 8005412:	4680      	mov	r8, r0
 8005414:	4659      	mov	r1, fp
 8005416:	4628      	mov	r0, r5
 8005418:	f000 fdf8 	bl	800600c <_Bfree>
 800541c:	46c3      	mov	fp, r8
 800541e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005420:	1b1a      	subs	r2, r3, r4
 8005422:	d004      	beq.n	800542e <_dtoa_r+0x7be>
 8005424:	4659      	mov	r1, fp
 8005426:	4628      	mov	r0, r5
 8005428:	f000 ffae 	bl	8006388 <__pow5mult>
 800542c:	4683      	mov	fp, r0
 800542e:	2101      	movs	r1, #1
 8005430:	4628      	mov	r0, r5
 8005432:	f000 feeb 	bl	800620c <__i2b>
 8005436:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005438:	4604      	mov	r4, r0
 800543a:	2b00      	cmp	r3, #0
 800543c:	f340 8086 	ble.w	800554c <_dtoa_r+0x8dc>
 8005440:	461a      	mov	r2, r3
 8005442:	4601      	mov	r1, r0
 8005444:	4628      	mov	r0, r5
 8005446:	f000 ff9f 	bl	8006388 <__pow5mult>
 800544a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800544c:	4604      	mov	r4, r0
 800544e:	2b01      	cmp	r3, #1
 8005450:	dd7f      	ble.n	8005552 <_dtoa_r+0x8e2>
 8005452:	f04f 0800 	mov.w	r8, #0
 8005456:	6923      	ldr	r3, [r4, #16]
 8005458:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800545c:	6918      	ldr	r0, [r3, #16]
 800545e:	f000 fe87 	bl	8006170 <__hi0bits>
 8005462:	f1c0 0020 	rsb	r0, r0, #32
 8005466:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005468:	4418      	add	r0, r3
 800546a:	f010 001f 	ands.w	r0, r0, #31
 800546e:	f000 8092 	beq.w	8005596 <_dtoa_r+0x926>
 8005472:	f1c0 0320 	rsb	r3, r0, #32
 8005476:	2b04      	cmp	r3, #4
 8005478:	f340 808a 	ble.w	8005590 <_dtoa_r+0x920>
 800547c:	f1c0 001c 	rsb	r0, r0, #28
 8005480:	9b06      	ldr	r3, [sp, #24]
 8005482:	4407      	add	r7, r0
 8005484:	4403      	add	r3, r0
 8005486:	9306      	str	r3, [sp, #24]
 8005488:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800548a:	4403      	add	r3, r0
 800548c:	9309      	str	r3, [sp, #36]	; 0x24
 800548e:	9b06      	ldr	r3, [sp, #24]
 8005490:	2b00      	cmp	r3, #0
 8005492:	dd05      	ble.n	80054a0 <_dtoa_r+0x830>
 8005494:	4659      	mov	r1, fp
 8005496:	461a      	mov	r2, r3
 8005498:	4628      	mov	r0, r5
 800549a:	f000 ffcf 	bl	800643c <__lshift>
 800549e:	4683      	mov	fp, r0
 80054a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	dd05      	ble.n	80054b2 <_dtoa_r+0x842>
 80054a6:	4621      	mov	r1, r4
 80054a8:	461a      	mov	r2, r3
 80054aa:	4628      	mov	r0, r5
 80054ac:	f000 ffc6 	bl	800643c <__lshift>
 80054b0:	4604      	mov	r4, r0
 80054b2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d070      	beq.n	800559a <_dtoa_r+0x92a>
 80054b8:	4621      	mov	r1, r4
 80054ba:	4658      	mov	r0, fp
 80054bc:	f001 f82e 	bl	800651c <__mcmp>
 80054c0:	2800      	cmp	r0, #0
 80054c2:	da6a      	bge.n	800559a <_dtoa_r+0x92a>
 80054c4:	2300      	movs	r3, #0
 80054c6:	4659      	mov	r1, fp
 80054c8:	220a      	movs	r2, #10
 80054ca:	4628      	mov	r0, r5
 80054cc:	f000 fdc0 	bl	8006050 <__multadd>
 80054d0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80054d2:	4683      	mov	fp, r0
 80054d4:	f10a 3aff 	add.w	sl, sl, #4294967295
 80054d8:	2b00      	cmp	r3, #0
 80054da:	f000 8194 	beq.w	8005806 <_dtoa_r+0xb96>
 80054de:	4631      	mov	r1, r6
 80054e0:	2300      	movs	r3, #0
 80054e2:	220a      	movs	r2, #10
 80054e4:	4628      	mov	r0, r5
 80054e6:	f000 fdb3 	bl	8006050 <__multadd>
 80054ea:	f1b9 0f00 	cmp.w	r9, #0
 80054ee:	4606      	mov	r6, r0
 80054f0:	f300 8093 	bgt.w	800561a <_dtoa_r+0x9aa>
 80054f4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80054f6:	2b02      	cmp	r3, #2
 80054f8:	dc57      	bgt.n	80055aa <_dtoa_r+0x93a>
 80054fa:	e08e      	b.n	800561a <_dtoa_r+0x9aa>
 80054fc:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80054fe:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005502:	e757      	b.n	80053b4 <_dtoa_r+0x744>
 8005504:	9b08      	ldr	r3, [sp, #32]
 8005506:	1e5c      	subs	r4, r3, #1
 8005508:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800550a:	42a3      	cmp	r3, r4
 800550c:	bfb7      	itett	lt
 800550e:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8005510:	1b1c      	subge	r4, r3, r4
 8005512:	1ae2      	sublt	r2, r4, r3
 8005514:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8005516:	bfbe      	ittt	lt
 8005518:	940a      	strlt	r4, [sp, #40]	; 0x28
 800551a:	189b      	addlt	r3, r3, r2
 800551c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800551e:	9b08      	ldr	r3, [sp, #32]
 8005520:	bfb8      	it	lt
 8005522:	2400      	movlt	r4, #0
 8005524:	2b00      	cmp	r3, #0
 8005526:	bfbb      	ittet	lt
 8005528:	9b06      	ldrlt	r3, [sp, #24]
 800552a:	9a08      	ldrlt	r2, [sp, #32]
 800552c:	9f06      	ldrge	r7, [sp, #24]
 800552e:	1a9f      	sublt	r7, r3, r2
 8005530:	bfac      	ite	ge
 8005532:	9b08      	ldrge	r3, [sp, #32]
 8005534:	2300      	movlt	r3, #0
 8005536:	e73f      	b.n	80053b8 <_dtoa_r+0x748>
 8005538:	3fe00000 	.word	0x3fe00000
 800553c:	40240000 	.word	0x40240000
 8005540:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005542:	9f06      	ldr	r7, [sp, #24]
 8005544:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8005546:	e742      	b.n	80053ce <_dtoa_r+0x75e>
 8005548:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800554a:	e76b      	b.n	8005424 <_dtoa_r+0x7b4>
 800554c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800554e:	2b01      	cmp	r3, #1
 8005550:	dc19      	bgt.n	8005586 <_dtoa_r+0x916>
 8005552:	9b04      	ldr	r3, [sp, #16]
 8005554:	b9bb      	cbnz	r3, 8005586 <_dtoa_r+0x916>
 8005556:	9b05      	ldr	r3, [sp, #20]
 8005558:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800555c:	b99b      	cbnz	r3, 8005586 <_dtoa_r+0x916>
 800555e:	9b05      	ldr	r3, [sp, #20]
 8005560:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005564:	0d1b      	lsrs	r3, r3, #20
 8005566:	051b      	lsls	r3, r3, #20
 8005568:	b183      	cbz	r3, 800558c <_dtoa_r+0x91c>
 800556a:	f04f 0801 	mov.w	r8, #1
 800556e:	9b06      	ldr	r3, [sp, #24]
 8005570:	3301      	adds	r3, #1
 8005572:	9306      	str	r3, [sp, #24]
 8005574:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005576:	3301      	adds	r3, #1
 8005578:	9309      	str	r3, [sp, #36]	; 0x24
 800557a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800557c:	2b00      	cmp	r3, #0
 800557e:	f47f af6a 	bne.w	8005456 <_dtoa_r+0x7e6>
 8005582:	2001      	movs	r0, #1
 8005584:	e76f      	b.n	8005466 <_dtoa_r+0x7f6>
 8005586:	f04f 0800 	mov.w	r8, #0
 800558a:	e7f6      	b.n	800557a <_dtoa_r+0x90a>
 800558c:	4698      	mov	r8, r3
 800558e:	e7f4      	b.n	800557a <_dtoa_r+0x90a>
 8005590:	f43f af7d 	beq.w	800548e <_dtoa_r+0x81e>
 8005594:	4618      	mov	r0, r3
 8005596:	301c      	adds	r0, #28
 8005598:	e772      	b.n	8005480 <_dtoa_r+0x810>
 800559a:	9b08      	ldr	r3, [sp, #32]
 800559c:	2b00      	cmp	r3, #0
 800559e:	dc36      	bgt.n	800560e <_dtoa_r+0x99e>
 80055a0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80055a2:	2b02      	cmp	r3, #2
 80055a4:	dd33      	ble.n	800560e <_dtoa_r+0x99e>
 80055a6:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80055aa:	f1b9 0f00 	cmp.w	r9, #0
 80055ae:	d10d      	bne.n	80055cc <_dtoa_r+0x95c>
 80055b0:	4621      	mov	r1, r4
 80055b2:	464b      	mov	r3, r9
 80055b4:	2205      	movs	r2, #5
 80055b6:	4628      	mov	r0, r5
 80055b8:	f000 fd4a 	bl	8006050 <__multadd>
 80055bc:	4601      	mov	r1, r0
 80055be:	4604      	mov	r4, r0
 80055c0:	4658      	mov	r0, fp
 80055c2:	f000 ffab 	bl	800651c <__mcmp>
 80055c6:	2800      	cmp	r0, #0
 80055c8:	f73f adb8 	bgt.w	800513c <_dtoa_r+0x4cc>
 80055cc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80055ce:	9f03      	ldr	r7, [sp, #12]
 80055d0:	ea6f 0a03 	mvn.w	sl, r3
 80055d4:	f04f 0800 	mov.w	r8, #0
 80055d8:	4621      	mov	r1, r4
 80055da:	4628      	mov	r0, r5
 80055dc:	f000 fd16 	bl	800600c <_Bfree>
 80055e0:	2e00      	cmp	r6, #0
 80055e2:	f43f aea7 	beq.w	8005334 <_dtoa_r+0x6c4>
 80055e6:	f1b8 0f00 	cmp.w	r8, #0
 80055ea:	d005      	beq.n	80055f8 <_dtoa_r+0x988>
 80055ec:	45b0      	cmp	r8, r6
 80055ee:	d003      	beq.n	80055f8 <_dtoa_r+0x988>
 80055f0:	4641      	mov	r1, r8
 80055f2:	4628      	mov	r0, r5
 80055f4:	f000 fd0a 	bl	800600c <_Bfree>
 80055f8:	4631      	mov	r1, r6
 80055fa:	4628      	mov	r0, r5
 80055fc:	f000 fd06 	bl	800600c <_Bfree>
 8005600:	e698      	b.n	8005334 <_dtoa_r+0x6c4>
 8005602:	2400      	movs	r4, #0
 8005604:	4626      	mov	r6, r4
 8005606:	e7e1      	b.n	80055cc <_dtoa_r+0x95c>
 8005608:	46c2      	mov	sl, r8
 800560a:	4626      	mov	r6, r4
 800560c:	e596      	b.n	800513c <_dtoa_r+0x4cc>
 800560e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005610:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005614:	2b00      	cmp	r3, #0
 8005616:	f000 80fd 	beq.w	8005814 <_dtoa_r+0xba4>
 800561a:	2f00      	cmp	r7, #0
 800561c:	dd05      	ble.n	800562a <_dtoa_r+0x9ba>
 800561e:	4631      	mov	r1, r6
 8005620:	463a      	mov	r2, r7
 8005622:	4628      	mov	r0, r5
 8005624:	f000 ff0a 	bl	800643c <__lshift>
 8005628:	4606      	mov	r6, r0
 800562a:	f1b8 0f00 	cmp.w	r8, #0
 800562e:	d05c      	beq.n	80056ea <_dtoa_r+0xa7a>
 8005630:	4628      	mov	r0, r5
 8005632:	6871      	ldr	r1, [r6, #4]
 8005634:	f000 fcaa 	bl	8005f8c <_Balloc>
 8005638:	4607      	mov	r7, r0
 800563a:	b928      	cbnz	r0, 8005648 <_dtoa_r+0x9d8>
 800563c:	4602      	mov	r2, r0
 800563e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8005642:	4b7f      	ldr	r3, [pc, #508]	; (8005840 <_dtoa_r+0xbd0>)
 8005644:	f7ff bb28 	b.w	8004c98 <_dtoa_r+0x28>
 8005648:	6932      	ldr	r2, [r6, #16]
 800564a:	f106 010c 	add.w	r1, r6, #12
 800564e:	3202      	adds	r2, #2
 8005650:	0092      	lsls	r2, r2, #2
 8005652:	300c      	adds	r0, #12
 8005654:	f000 fc8c 	bl	8005f70 <memcpy>
 8005658:	2201      	movs	r2, #1
 800565a:	4639      	mov	r1, r7
 800565c:	4628      	mov	r0, r5
 800565e:	f000 feed 	bl	800643c <__lshift>
 8005662:	46b0      	mov	r8, r6
 8005664:	4606      	mov	r6, r0
 8005666:	9b03      	ldr	r3, [sp, #12]
 8005668:	3301      	adds	r3, #1
 800566a:	9308      	str	r3, [sp, #32]
 800566c:	9b03      	ldr	r3, [sp, #12]
 800566e:	444b      	add	r3, r9
 8005670:	930a      	str	r3, [sp, #40]	; 0x28
 8005672:	9b04      	ldr	r3, [sp, #16]
 8005674:	f003 0301 	and.w	r3, r3, #1
 8005678:	9309      	str	r3, [sp, #36]	; 0x24
 800567a:	9b08      	ldr	r3, [sp, #32]
 800567c:	4621      	mov	r1, r4
 800567e:	3b01      	subs	r3, #1
 8005680:	4658      	mov	r0, fp
 8005682:	9304      	str	r3, [sp, #16]
 8005684:	f7ff fa68 	bl	8004b58 <quorem>
 8005688:	4603      	mov	r3, r0
 800568a:	4641      	mov	r1, r8
 800568c:	3330      	adds	r3, #48	; 0x30
 800568e:	9006      	str	r0, [sp, #24]
 8005690:	4658      	mov	r0, fp
 8005692:	930b      	str	r3, [sp, #44]	; 0x2c
 8005694:	f000 ff42 	bl	800651c <__mcmp>
 8005698:	4632      	mov	r2, r6
 800569a:	4681      	mov	r9, r0
 800569c:	4621      	mov	r1, r4
 800569e:	4628      	mov	r0, r5
 80056a0:	f000 ff58 	bl	8006554 <__mdiff>
 80056a4:	68c2      	ldr	r2, [r0, #12]
 80056a6:	4607      	mov	r7, r0
 80056a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80056aa:	bb02      	cbnz	r2, 80056ee <_dtoa_r+0xa7e>
 80056ac:	4601      	mov	r1, r0
 80056ae:	4658      	mov	r0, fp
 80056b0:	f000 ff34 	bl	800651c <__mcmp>
 80056b4:	4602      	mov	r2, r0
 80056b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80056b8:	4639      	mov	r1, r7
 80056ba:	4628      	mov	r0, r5
 80056bc:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 80056c0:	f000 fca4 	bl	800600c <_Bfree>
 80056c4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80056c6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80056c8:	9f08      	ldr	r7, [sp, #32]
 80056ca:	ea43 0102 	orr.w	r1, r3, r2
 80056ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80056d0:	430b      	orrs	r3, r1
 80056d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80056d4:	d10d      	bne.n	80056f2 <_dtoa_r+0xa82>
 80056d6:	2b39      	cmp	r3, #57	; 0x39
 80056d8:	d029      	beq.n	800572e <_dtoa_r+0xabe>
 80056da:	f1b9 0f00 	cmp.w	r9, #0
 80056de:	dd01      	ble.n	80056e4 <_dtoa_r+0xa74>
 80056e0:	9b06      	ldr	r3, [sp, #24]
 80056e2:	3331      	adds	r3, #49	; 0x31
 80056e4:	9a04      	ldr	r2, [sp, #16]
 80056e6:	7013      	strb	r3, [r2, #0]
 80056e8:	e776      	b.n	80055d8 <_dtoa_r+0x968>
 80056ea:	4630      	mov	r0, r6
 80056ec:	e7b9      	b.n	8005662 <_dtoa_r+0x9f2>
 80056ee:	2201      	movs	r2, #1
 80056f0:	e7e2      	b.n	80056b8 <_dtoa_r+0xa48>
 80056f2:	f1b9 0f00 	cmp.w	r9, #0
 80056f6:	db06      	blt.n	8005706 <_dtoa_r+0xa96>
 80056f8:	9922      	ldr	r1, [sp, #136]	; 0x88
 80056fa:	ea41 0909 	orr.w	r9, r1, r9
 80056fe:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005700:	ea59 0101 	orrs.w	r1, r9, r1
 8005704:	d120      	bne.n	8005748 <_dtoa_r+0xad8>
 8005706:	2a00      	cmp	r2, #0
 8005708:	ddec      	ble.n	80056e4 <_dtoa_r+0xa74>
 800570a:	4659      	mov	r1, fp
 800570c:	2201      	movs	r2, #1
 800570e:	4628      	mov	r0, r5
 8005710:	9308      	str	r3, [sp, #32]
 8005712:	f000 fe93 	bl	800643c <__lshift>
 8005716:	4621      	mov	r1, r4
 8005718:	4683      	mov	fp, r0
 800571a:	f000 feff 	bl	800651c <__mcmp>
 800571e:	2800      	cmp	r0, #0
 8005720:	9b08      	ldr	r3, [sp, #32]
 8005722:	dc02      	bgt.n	800572a <_dtoa_r+0xaba>
 8005724:	d1de      	bne.n	80056e4 <_dtoa_r+0xa74>
 8005726:	07da      	lsls	r2, r3, #31
 8005728:	d5dc      	bpl.n	80056e4 <_dtoa_r+0xa74>
 800572a:	2b39      	cmp	r3, #57	; 0x39
 800572c:	d1d8      	bne.n	80056e0 <_dtoa_r+0xa70>
 800572e:	2339      	movs	r3, #57	; 0x39
 8005730:	9a04      	ldr	r2, [sp, #16]
 8005732:	7013      	strb	r3, [r2, #0]
 8005734:	463b      	mov	r3, r7
 8005736:	461f      	mov	r7, r3
 8005738:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800573c:	3b01      	subs	r3, #1
 800573e:	2a39      	cmp	r2, #57	; 0x39
 8005740:	d050      	beq.n	80057e4 <_dtoa_r+0xb74>
 8005742:	3201      	adds	r2, #1
 8005744:	701a      	strb	r2, [r3, #0]
 8005746:	e747      	b.n	80055d8 <_dtoa_r+0x968>
 8005748:	2a00      	cmp	r2, #0
 800574a:	dd03      	ble.n	8005754 <_dtoa_r+0xae4>
 800574c:	2b39      	cmp	r3, #57	; 0x39
 800574e:	d0ee      	beq.n	800572e <_dtoa_r+0xabe>
 8005750:	3301      	adds	r3, #1
 8005752:	e7c7      	b.n	80056e4 <_dtoa_r+0xa74>
 8005754:	9a08      	ldr	r2, [sp, #32]
 8005756:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005758:	f802 3c01 	strb.w	r3, [r2, #-1]
 800575c:	428a      	cmp	r2, r1
 800575e:	d02a      	beq.n	80057b6 <_dtoa_r+0xb46>
 8005760:	4659      	mov	r1, fp
 8005762:	2300      	movs	r3, #0
 8005764:	220a      	movs	r2, #10
 8005766:	4628      	mov	r0, r5
 8005768:	f000 fc72 	bl	8006050 <__multadd>
 800576c:	45b0      	cmp	r8, r6
 800576e:	4683      	mov	fp, r0
 8005770:	f04f 0300 	mov.w	r3, #0
 8005774:	f04f 020a 	mov.w	r2, #10
 8005778:	4641      	mov	r1, r8
 800577a:	4628      	mov	r0, r5
 800577c:	d107      	bne.n	800578e <_dtoa_r+0xb1e>
 800577e:	f000 fc67 	bl	8006050 <__multadd>
 8005782:	4680      	mov	r8, r0
 8005784:	4606      	mov	r6, r0
 8005786:	9b08      	ldr	r3, [sp, #32]
 8005788:	3301      	adds	r3, #1
 800578a:	9308      	str	r3, [sp, #32]
 800578c:	e775      	b.n	800567a <_dtoa_r+0xa0a>
 800578e:	f000 fc5f 	bl	8006050 <__multadd>
 8005792:	4631      	mov	r1, r6
 8005794:	4680      	mov	r8, r0
 8005796:	2300      	movs	r3, #0
 8005798:	220a      	movs	r2, #10
 800579a:	4628      	mov	r0, r5
 800579c:	f000 fc58 	bl	8006050 <__multadd>
 80057a0:	4606      	mov	r6, r0
 80057a2:	e7f0      	b.n	8005786 <_dtoa_r+0xb16>
 80057a4:	f1b9 0f00 	cmp.w	r9, #0
 80057a8:	bfcc      	ite	gt
 80057aa:	464f      	movgt	r7, r9
 80057ac:	2701      	movle	r7, #1
 80057ae:	f04f 0800 	mov.w	r8, #0
 80057b2:	9a03      	ldr	r2, [sp, #12]
 80057b4:	4417      	add	r7, r2
 80057b6:	4659      	mov	r1, fp
 80057b8:	2201      	movs	r2, #1
 80057ba:	4628      	mov	r0, r5
 80057bc:	9308      	str	r3, [sp, #32]
 80057be:	f000 fe3d 	bl	800643c <__lshift>
 80057c2:	4621      	mov	r1, r4
 80057c4:	4683      	mov	fp, r0
 80057c6:	f000 fea9 	bl	800651c <__mcmp>
 80057ca:	2800      	cmp	r0, #0
 80057cc:	dcb2      	bgt.n	8005734 <_dtoa_r+0xac4>
 80057ce:	d102      	bne.n	80057d6 <_dtoa_r+0xb66>
 80057d0:	9b08      	ldr	r3, [sp, #32]
 80057d2:	07db      	lsls	r3, r3, #31
 80057d4:	d4ae      	bmi.n	8005734 <_dtoa_r+0xac4>
 80057d6:	463b      	mov	r3, r7
 80057d8:	461f      	mov	r7, r3
 80057da:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80057de:	2a30      	cmp	r2, #48	; 0x30
 80057e0:	d0fa      	beq.n	80057d8 <_dtoa_r+0xb68>
 80057e2:	e6f9      	b.n	80055d8 <_dtoa_r+0x968>
 80057e4:	9a03      	ldr	r2, [sp, #12]
 80057e6:	429a      	cmp	r2, r3
 80057e8:	d1a5      	bne.n	8005736 <_dtoa_r+0xac6>
 80057ea:	2331      	movs	r3, #49	; 0x31
 80057ec:	f10a 0a01 	add.w	sl, sl, #1
 80057f0:	e779      	b.n	80056e6 <_dtoa_r+0xa76>
 80057f2:	4b14      	ldr	r3, [pc, #80]	; (8005844 <_dtoa_r+0xbd4>)
 80057f4:	f7ff baa8 	b.w	8004d48 <_dtoa_r+0xd8>
 80057f8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	f47f aa81 	bne.w	8004d02 <_dtoa_r+0x92>
 8005800:	4b11      	ldr	r3, [pc, #68]	; (8005848 <_dtoa_r+0xbd8>)
 8005802:	f7ff baa1 	b.w	8004d48 <_dtoa_r+0xd8>
 8005806:	f1b9 0f00 	cmp.w	r9, #0
 800580a:	dc03      	bgt.n	8005814 <_dtoa_r+0xba4>
 800580c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800580e:	2b02      	cmp	r3, #2
 8005810:	f73f aecb 	bgt.w	80055aa <_dtoa_r+0x93a>
 8005814:	9f03      	ldr	r7, [sp, #12]
 8005816:	4621      	mov	r1, r4
 8005818:	4658      	mov	r0, fp
 800581a:	f7ff f99d 	bl	8004b58 <quorem>
 800581e:	9a03      	ldr	r2, [sp, #12]
 8005820:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8005824:	f807 3b01 	strb.w	r3, [r7], #1
 8005828:	1aba      	subs	r2, r7, r2
 800582a:	4591      	cmp	r9, r2
 800582c:	ddba      	ble.n	80057a4 <_dtoa_r+0xb34>
 800582e:	4659      	mov	r1, fp
 8005830:	2300      	movs	r3, #0
 8005832:	220a      	movs	r2, #10
 8005834:	4628      	mov	r0, r5
 8005836:	f000 fc0b 	bl	8006050 <__multadd>
 800583a:	4683      	mov	fp, r0
 800583c:	e7eb      	b.n	8005816 <_dtoa_r+0xba6>
 800583e:	bf00      	nop
 8005840:	08007be8 	.word	0x08007be8
 8005844:	080079ec 	.word	0x080079ec
 8005848:	08007b69 	.word	0x08007b69

0800584c <rshift>:
 800584c:	6903      	ldr	r3, [r0, #16]
 800584e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005852:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8005856:	f100 0414 	add.w	r4, r0, #20
 800585a:	ea4f 1261 	mov.w	r2, r1, asr #5
 800585e:	dd46      	ble.n	80058ee <rshift+0xa2>
 8005860:	f011 011f 	ands.w	r1, r1, #31
 8005864:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8005868:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800586c:	d10c      	bne.n	8005888 <rshift+0x3c>
 800586e:	4629      	mov	r1, r5
 8005870:	f100 0710 	add.w	r7, r0, #16
 8005874:	42b1      	cmp	r1, r6
 8005876:	d335      	bcc.n	80058e4 <rshift+0x98>
 8005878:	1a9b      	subs	r3, r3, r2
 800587a:	009b      	lsls	r3, r3, #2
 800587c:	1eea      	subs	r2, r5, #3
 800587e:	4296      	cmp	r6, r2
 8005880:	bf38      	it	cc
 8005882:	2300      	movcc	r3, #0
 8005884:	4423      	add	r3, r4
 8005886:	e015      	b.n	80058b4 <rshift+0x68>
 8005888:	46a1      	mov	r9, r4
 800588a:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800588e:	f1c1 0820 	rsb	r8, r1, #32
 8005892:	40cf      	lsrs	r7, r1
 8005894:	f105 0e04 	add.w	lr, r5, #4
 8005898:	4576      	cmp	r6, lr
 800589a:	46f4      	mov	ip, lr
 800589c:	d816      	bhi.n	80058cc <rshift+0x80>
 800589e:	1a9a      	subs	r2, r3, r2
 80058a0:	0092      	lsls	r2, r2, #2
 80058a2:	3a04      	subs	r2, #4
 80058a4:	3501      	adds	r5, #1
 80058a6:	42ae      	cmp	r6, r5
 80058a8:	bf38      	it	cc
 80058aa:	2200      	movcc	r2, #0
 80058ac:	18a3      	adds	r3, r4, r2
 80058ae:	50a7      	str	r7, [r4, r2]
 80058b0:	b107      	cbz	r7, 80058b4 <rshift+0x68>
 80058b2:	3304      	adds	r3, #4
 80058b4:	42a3      	cmp	r3, r4
 80058b6:	eba3 0204 	sub.w	r2, r3, r4
 80058ba:	bf08      	it	eq
 80058bc:	2300      	moveq	r3, #0
 80058be:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80058c2:	6102      	str	r2, [r0, #16]
 80058c4:	bf08      	it	eq
 80058c6:	6143      	streq	r3, [r0, #20]
 80058c8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80058cc:	f8dc c000 	ldr.w	ip, [ip]
 80058d0:	fa0c fc08 	lsl.w	ip, ip, r8
 80058d4:	ea4c 0707 	orr.w	r7, ip, r7
 80058d8:	f849 7b04 	str.w	r7, [r9], #4
 80058dc:	f85e 7b04 	ldr.w	r7, [lr], #4
 80058e0:	40cf      	lsrs	r7, r1
 80058e2:	e7d9      	b.n	8005898 <rshift+0x4c>
 80058e4:	f851 cb04 	ldr.w	ip, [r1], #4
 80058e8:	f847 cf04 	str.w	ip, [r7, #4]!
 80058ec:	e7c2      	b.n	8005874 <rshift+0x28>
 80058ee:	4623      	mov	r3, r4
 80058f0:	e7e0      	b.n	80058b4 <rshift+0x68>

080058f2 <__hexdig_fun>:
 80058f2:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80058f6:	2b09      	cmp	r3, #9
 80058f8:	d802      	bhi.n	8005900 <__hexdig_fun+0xe>
 80058fa:	3820      	subs	r0, #32
 80058fc:	b2c0      	uxtb	r0, r0
 80058fe:	4770      	bx	lr
 8005900:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8005904:	2b05      	cmp	r3, #5
 8005906:	d801      	bhi.n	800590c <__hexdig_fun+0x1a>
 8005908:	3847      	subs	r0, #71	; 0x47
 800590a:	e7f7      	b.n	80058fc <__hexdig_fun+0xa>
 800590c:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8005910:	2b05      	cmp	r3, #5
 8005912:	d801      	bhi.n	8005918 <__hexdig_fun+0x26>
 8005914:	3827      	subs	r0, #39	; 0x27
 8005916:	e7f1      	b.n	80058fc <__hexdig_fun+0xa>
 8005918:	2000      	movs	r0, #0
 800591a:	4770      	bx	lr

0800591c <__gethex>:
 800591c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005920:	b08b      	sub	sp, #44	; 0x2c
 8005922:	9305      	str	r3, [sp, #20]
 8005924:	4bb2      	ldr	r3, [pc, #712]	; (8005bf0 <__gethex+0x2d4>)
 8005926:	9002      	str	r0, [sp, #8]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	468b      	mov	fp, r1
 800592c:	4618      	mov	r0, r3
 800592e:	4690      	mov	r8, r2
 8005930:	9303      	str	r3, [sp, #12]
 8005932:	f7fa fc0d 	bl	8000150 <strlen>
 8005936:	4682      	mov	sl, r0
 8005938:	9b03      	ldr	r3, [sp, #12]
 800593a:	f8db 2000 	ldr.w	r2, [fp]
 800593e:	4403      	add	r3, r0
 8005940:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8005944:	9306      	str	r3, [sp, #24]
 8005946:	1c93      	adds	r3, r2, #2
 8005948:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800594c:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8005950:	32fe      	adds	r2, #254	; 0xfe
 8005952:	18d1      	adds	r1, r2, r3
 8005954:	461f      	mov	r7, r3
 8005956:	f813 0b01 	ldrb.w	r0, [r3], #1
 800595a:	9101      	str	r1, [sp, #4]
 800595c:	2830      	cmp	r0, #48	; 0x30
 800595e:	d0f8      	beq.n	8005952 <__gethex+0x36>
 8005960:	f7ff ffc7 	bl	80058f2 <__hexdig_fun>
 8005964:	4604      	mov	r4, r0
 8005966:	2800      	cmp	r0, #0
 8005968:	d13a      	bne.n	80059e0 <__gethex+0xc4>
 800596a:	4652      	mov	r2, sl
 800596c:	4638      	mov	r0, r7
 800596e:	9903      	ldr	r1, [sp, #12]
 8005970:	f001 fa26 	bl	8006dc0 <strncmp>
 8005974:	4605      	mov	r5, r0
 8005976:	2800      	cmp	r0, #0
 8005978:	d166      	bne.n	8005a48 <__gethex+0x12c>
 800597a:	f817 000a 	ldrb.w	r0, [r7, sl]
 800597e:	eb07 060a 	add.w	r6, r7, sl
 8005982:	f7ff ffb6 	bl	80058f2 <__hexdig_fun>
 8005986:	2800      	cmp	r0, #0
 8005988:	d060      	beq.n	8005a4c <__gethex+0x130>
 800598a:	4633      	mov	r3, r6
 800598c:	7818      	ldrb	r0, [r3, #0]
 800598e:	461f      	mov	r7, r3
 8005990:	2830      	cmp	r0, #48	; 0x30
 8005992:	f103 0301 	add.w	r3, r3, #1
 8005996:	d0f9      	beq.n	800598c <__gethex+0x70>
 8005998:	f7ff ffab 	bl	80058f2 <__hexdig_fun>
 800599c:	2301      	movs	r3, #1
 800599e:	fab0 f480 	clz	r4, r0
 80059a2:	4635      	mov	r5, r6
 80059a4:	0964      	lsrs	r4, r4, #5
 80059a6:	9301      	str	r3, [sp, #4]
 80059a8:	463a      	mov	r2, r7
 80059aa:	4616      	mov	r6, r2
 80059ac:	7830      	ldrb	r0, [r6, #0]
 80059ae:	3201      	adds	r2, #1
 80059b0:	f7ff ff9f 	bl	80058f2 <__hexdig_fun>
 80059b4:	2800      	cmp	r0, #0
 80059b6:	d1f8      	bne.n	80059aa <__gethex+0x8e>
 80059b8:	4652      	mov	r2, sl
 80059ba:	4630      	mov	r0, r6
 80059bc:	9903      	ldr	r1, [sp, #12]
 80059be:	f001 f9ff 	bl	8006dc0 <strncmp>
 80059c2:	b980      	cbnz	r0, 80059e6 <__gethex+0xca>
 80059c4:	b94d      	cbnz	r5, 80059da <__gethex+0xbe>
 80059c6:	eb06 050a 	add.w	r5, r6, sl
 80059ca:	462a      	mov	r2, r5
 80059cc:	4616      	mov	r6, r2
 80059ce:	7830      	ldrb	r0, [r6, #0]
 80059d0:	3201      	adds	r2, #1
 80059d2:	f7ff ff8e 	bl	80058f2 <__hexdig_fun>
 80059d6:	2800      	cmp	r0, #0
 80059d8:	d1f8      	bne.n	80059cc <__gethex+0xb0>
 80059da:	1bad      	subs	r5, r5, r6
 80059dc:	00ad      	lsls	r5, r5, #2
 80059de:	e004      	b.n	80059ea <__gethex+0xce>
 80059e0:	2400      	movs	r4, #0
 80059e2:	4625      	mov	r5, r4
 80059e4:	e7e0      	b.n	80059a8 <__gethex+0x8c>
 80059e6:	2d00      	cmp	r5, #0
 80059e8:	d1f7      	bne.n	80059da <__gethex+0xbe>
 80059ea:	7833      	ldrb	r3, [r6, #0]
 80059ec:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80059f0:	2b50      	cmp	r3, #80	; 0x50
 80059f2:	d139      	bne.n	8005a68 <__gethex+0x14c>
 80059f4:	7873      	ldrb	r3, [r6, #1]
 80059f6:	2b2b      	cmp	r3, #43	; 0x2b
 80059f8:	d02a      	beq.n	8005a50 <__gethex+0x134>
 80059fa:	2b2d      	cmp	r3, #45	; 0x2d
 80059fc:	d02c      	beq.n	8005a58 <__gethex+0x13c>
 80059fe:	f04f 0900 	mov.w	r9, #0
 8005a02:	1c71      	adds	r1, r6, #1
 8005a04:	7808      	ldrb	r0, [r1, #0]
 8005a06:	f7ff ff74 	bl	80058f2 <__hexdig_fun>
 8005a0a:	1e43      	subs	r3, r0, #1
 8005a0c:	b2db      	uxtb	r3, r3
 8005a0e:	2b18      	cmp	r3, #24
 8005a10:	d82a      	bhi.n	8005a68 <__gethex+0x14c>
 8005a12:	f1a0 0210 	sub.w	r2, r0, #16
 8005a16:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8005a1a:	f7ff ff6a 	bl	80058f2 <__hexdig_fun>
 8005a1e:	1e43      	subs	r3, r0, #1
 8005a20:	b2db      	uxtb	r3, r3
 8005a22:	2b18      	cmp	r3, #24
 8005a24:	d91b      	bls.n	8005a5e <__gethex+0x142>
 8005a26:	f1b9 0f00 	cmp.w	r9, #0
 8005a2a:	d000      	beq.n	8005a2e <__gethex+0x112>
 8005a2c:	4252      	negs	r2, r2
 8005a2e:	4415      	add	r5, r2
 8005a30:	f8cb 1000 	str.w	r1, [fp]
 8005a34:	b1d4      	cbz	r4, 8005a6c <__gethex+0x150>
 8005a36:	9b01      	ldr	r3, [sp, #4]
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	bf14      	ite	ne
 8005a3c:	2700      	movne	r7, #0
 8005a3e:	2706      	moveq	r7, #6
 8005a40:	4638      	mov	r0, r7
 8005a42:	b00b      	add	sp, #44	; 0x2c
 8005a44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a48:	463e      	mov	r6, r7
 8005a4a:	4625      	mov	r5, r4
 8005a4c:	2401      	movs	r4, #1
 8005a4e:	e7cc      	b.n	80059ea <__gethex+0xce>
 8005a50:	f04f 0900 	mov.w	r9, #0
 8005a54:	1cb1      	adds	r1, r6, #2
 8005a56:	e7d5      	b.n	8005a04 <__gethex+0xe8>
 8005a58:	f04f 0901 	mov.w	r9, #1
 8005a5c:	e7fa      	b.n	8005a54 <__gethex+0x138>
 8005a5e:	230a      	movs	r3, #10
 8005a60:	fb03 0202 	mla	r2, r3, r2, r0
 8005a64:	3a10      	subs	r2, #16
 8005a66:	e7d6      	b.n	8005a16 <__gethex+0xfa>
 8005a68:	4631      	mov	r1, r6
 8005a6a:	e7e1      	b.n	8005a30 <__gethex+0x114>
 8005a6c:	4621      	mov	r1, r4
 8005a6e:	1bf3      	subs	r3, r6, r7
 8005a70:	3b01      	subs	r3, #1
 8005a72:	2b07      	cmp	r3, #7
 8005a74:	dc0a      	bgt.n	8005a8c <__gethex+0x170>
 8005a76:	9802      	ldr	r0, [sp, #8]
 8005a78:	f000 fa88 	bl	8005f8c <_Balloc>
 8005a7c:	4604      	mov	r4, r0
 8005a7e:	b940      	cbnz	r0, 8005a92 <__gethex+0x176>
 8005a80:	4602      	mov	r2, r0
 8005a82:	21de      	movs	r1, #222	; 0xde
 8005a84:	4b5b      	ldr	r3, [pc, #364]	; (8005bf4 <__gethex+0x2d8>)
 8005a86:	485c      	ldr	r0, [pc, #368]	; (8005bf8 <__gethex+0x2dc>)
 8005a88:	f001 f9bc 	bl	8006e04 <__assert_func>
 8005a8c:	3101      	adds	r1, #1
 8005a8e:	105b      	asrs	r3, r3, #1
 8005a90:	e7ef      	b.n	8005a72 <__gethex+0x156>
 8005a92:	f04f 0b00 	mov.w	fp, #0
 8005a96:	f100 0914 	add.w	r9, r0, #20
 8005a9a:	f1ca 0301 	rsb	r3, sl, #1
 8005a9e:	f8cd 9010 	str.w	r9, [sp, #16]
 8005aa2:	f8cd b004 	str.w	fp, [sp, #4]
 8005aa6:	9308      	str	r3, [sp, #32]
 8005aa8:	42b7      	cmp	r7, r6
 8005aaa:	d33f      	bcc.n	8005b2c <__gethex+0x210>
 8005aac:	9f04      	ldr	r7, [sp, #16]
 8005aae:	9b01      	ldr	r3, [sp, #4]
 8005ab0:	f847 3b04 	str.w	r3, [r7], #4
 8005ab4:	eba7 0709 	sub.w	r7, r7, r9
 8005ab8:	10bf      	asrs	r7, r7, #2
 8005aba:	6127      	str	r7, [r4, #16]
 8005abc:	4618      	mov	r0, r3
 8005abe:	f000 fb57 	bl	8006170 <__hi0bits>
 8005ac2:	017f      	lsls	r7, r7, #5
 8005ac4:	f8d8 6000 	ldr.w	r6, [r8]
 8005ac8:	1a3f      	subs	r7, r7, r0
 8005aca:	42b7      	cmp	r7, r6
 8005acc:	dd62      	ble.n	8005b94 <__gethex+0x278>
 8005ace:	1bbf      	subs	r7, r7, r6
 8005ad0:	4639      	mov	r1, r7
 8005ad2:	4620      	mov	r0, r4
 8005ad4:	f000 fef1 	bl	80068ba <__any_on>
 8005ad8:	4682      	mov	sl, r0
 8005ada:	b1a8      	cbz	r0, 8005b08 <__gethex+0x1ec>
 8005adc:	f04f 0a01 	mov.w	sl, #1
 8005ae0:	1e7b      	subs	r3, r7, #1
 8005ae2:	1159      	asrs	r1, r3, #5
 8005ae4:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8005ae8:	f003 021f 	and.w	r2, r3, #31
 8005aec:	fa0a f202 	lsl.w	r2, sl, r2
 8005af0:	420a      	tst	r2, r1
 8005af2:	d009      	beq.n	8005b08 <__gethex+0x1ec>
 8005af4:	4553      	cmp	r3, sl
 8005af6:	dd05      	ble.n	8005b04 <__gethex+0x1e8>
 8005af8:	4620      	mov	r0, r4
 8005afa:	1eb9      	subs	r1, r7, #2
 8005afc:	f000 fedd 	bl	80068ba <__any_on>
 8005b00:	2800      	cmp	r0, #0
 8005b02:	d144      	bne.n	8005b8e <__gethex+0x272>
 8005b04:	f04f 0a02 	mov.w	sl, #2
 8005b08:	4639      	mov	r1, r7
 8005b0a:	4620      	mov	r0, r4
 8005b0c:	f7ff fe9e 	bl	800584c <rshift>
 8005b10:	443d      	add	r5, r7
 8005b12:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8005b16:	42ab      	cmp	r3, r5
 8005b18:	da4a      	bge.n	8005bb0 <__gethex+0x294>
 8005b1a:	4621      	mov	r1, r4
 8005b1c:	9802      	ldr	r0, [sp, #8]
 8005b1e:	f000 fa75 	bl	800600c <_Bfree>
 8005b22:	2300      	movs	r3, #0
 8005b24:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8005b26:	27a3      	movs	r7, #163	; 0xa3
 8005b28:	6013      	str	r3, [r2, #0]
 8005b2a:	e789      	b.n	8005a40 <__gethex+0x124>
 8005b2c:	1e73      	subs	r3, r6, #1
 8005b2e:	9a06      	ldr	r2, [sp, #24]
 8005b30:	9307      	str	r3, [sp, #28]
 8005b32:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005b36:	4293      	cmp	r3, r2
 8005b38:	d019      	beq.n	8005b6e <__gethex+0x252>
 8005b3a:	f1bb 0f20 	cmp.w	fp, #32
 8005b3e:	d107      	bne.n	8005b50 <__gethex+0x234>
 8005b40:	9b04      	ldr	r3, [sp, #16]
 8005b42:	9a01      	ldr	r2, [sp, #4]
 8005b44:	f843 2b04 	str.w	r2, [r3], #4
 8005b48:	9304      	str	r3, [sp, #16]
 8005b4a:	2300      	movs	r3, #0
 8005b4c:	469b      	mov	fp, r3
 8005b4e:	9301      	str	r3, [sp, #4]
 8005b50:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8005b54:	f7ff fecd 	bl	80058f2 <__hexdig_fun>
 8005b58:	9b01      	ldr	r3, [sp, #4]
 8005b5a:	f000 000f 	and.w	r0, r0, #15
 8005b5e:	fa00 f00b 	lsl.w	r0, r0, fp
 8005b62:	4303      	orrs	r3, r0
 8005b64:	9301      	str	r3, [sp, #4]
 8005b66:	f10b 0b04 	add.w	fp, fp, #4
 8005b6a:	9b07      	ldr	r3, [sp, #28]
 8005b6c:	e00d      	b.n	8005b8a <__gethex+0x26e>
 8005b6e:	9a08      	ldr	r2, [sp, #32]
 8005b70:	1e73      	subs	r3, r6, #1
 8005b72:	4413      	add	r3, r2
 8005b74:	42bb      	cmp	r3, r7
 8005b76:	d3e0      	bcc.n	8005b3a <__gethex+0x21e>
 8005b78:	4618      	mov	r0, r3
 8005b7a:	4652      	mov	r2, sl
 8005b7c:	9903      	ldr	r1, [sp, #12]
 8005b7e:	9309      	str	r3, [sp, #36]	; 0x24
 8005b80:	f001 f91e 	bl	8006dc0 <strncmp>
 8005b84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b86:	2800      	cmp	r0, #0
 8005b88:	d1d7      	bne.n	8005b3a <__gethex+0x21e>
 8005b8a:	461e      	mov	r6, r3
 8005b8c:	e78c      	b.n	8005aa8 <__gethex+0x18c>
 8005b8e:	f04f 0a03 	mov.w	sl, #3
 8005b92:	e7b9      	b.n	8005b08 <__gethex+0x1ec>
 8005b94:	da09      	bge.n	8005baa <__gethex+0x28e>
 8005b96:	1bf7      	subs	r7, r6, r7
 8005b98:	4621      	mov	r1, r4
 8005b9a:	463a      	mov	r2, r7
 8005b9c:	9802      	ldr	r0, [sp, #8]
 8005b9e:	f000 fc4d 	bl	800643c <__lshift>
 8005ba2:	4604      	mov	r4, r0
 8005ba4:	1bed      	subs	r5, r5, r7
 8005ba6:	f100 0914 	add.w	r9, r0, #20
 8005baa:	f04f 0a00 	mov.w	sl, #0
 8005bae:	e7b0      	b.n	8005b12 <__gethex+0x1f6>
 8005bb0:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8005bb4:	42a8      	cmp	r0, r5
 8005bb6:	dd72      	ble.n	8005c9e <__gethex+0x382>
 8005bb8:	1b45      	subs	r5, r0, r5
 8005bba:	42ae      	cmp	r6, r5
 8005bbc:	dc35      	bgt.n	8005c2a <__gethex+0x30e>
 8005bbe:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8005bc2:	2b02      	cmp	r3, #2
 8005bc4:	d029      	beq.n	8005c1a <__gethex+0x2fe>
 8005bc6:	2b03      	cmp	r3, #3
 8005bc8:	d02b      	beq.n	8005c22 <__gethex+0x306>
 8005bca:	2b01      	cmp	r3, #1
 8005bcc:	d11c      	bne.n	8005c08 <__gethex+0x2ec>
 8005bce:	42ae      	cmp	r6, r5
 8005bd0:	d11a      	bne.n	8005c08 <__gethex+0x2ec>
 8005bd2:	2e01      	cmp	r6, #1
 8005bd4:	d112      	bne.n	8005bfc <__gethex+0x2e0>
 8005bd6:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8005bda:	9a05      	ldr	r2, [sp, #20]
 8005bdc:	2762      	movs	r7, #98	; 0x62
 8005bde:	6013      	str	r3, [r2, #0]
 8005be0:	2301      	movs	r3, #1
 8005be2:	6123      	str	r3, [r4, #16]
 8005be4:	f8c9 3000 	str.w	r3, [r9]
 8005be8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005bea:	601c      	str	r4, [r3, #0]
 8005bec:	e728      	b.n	8005a40 <__gethex+0x124>
 8005bee:	bf00      	nop
 8005bf0:	08007c60 	.word	0x08007c60
 8005bf4:	08007be8 	.word	0x08007be8
 8005bf8:	08007bf9 	.word	0x08007bf9
 8005bfc:	4620      	mov	r0, r4
 8005bfe:	1e71      	subs	r1, r6, #1
 8005c00:	f000 fe5b 	bl	80068ba <__any_on>
 8005c04:	2800      	cmp	r0, #0
 8005c06:	d1e6      	bne.n	8005bd6 <__gethex+0x2ba>
 8005c08:	4621      	mov	r1, r4
 8005c0a:	9802      	ldr	r0, [sp, #8]
 8005c0c:	f000 f9fe 	bl	800600c <_Bfree>
 8005c10:	2300      	movs	r3, #0
 8005c12:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8005c14:	2750      	movs	r7, #80	; 0x50
 8005c16:	6013      	str	r3, [r2, #0]
 8005c18:	e712      	b.n	8005a40 <__gethex+0x124>
 8005c1a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d1f3      	bne.n	8005c08 <__gethex+0x2ec>
 8005c20:	e7d9      	b.n	8005bd6 <__gethex+0x2ba>
 8005c22:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d1d6      	bne.n	8005bd6 <__gethex+0x2ba>
 8005c28:	e7ee      	b.n	8005c08 <__gethex+0x2ec>
 8005c2a:	1e6f      	subs	r7, r5, #1
 8005c2c:	f1ba 0f00 	cmp.w	sl, #0
 8005c30:	d132      	bne.n	8005c98 <__gethex+0x37c>
 8005c32:	b127      	cbz	r7, 8005c3e <__gethex+0x322>
 8005c34:	4639      	mov	r1, r7
 8005c36:	4620      	mov	r0, r4
 8005c38:	f000 fe3f 	bl	80068ba <__any_on>
 8005c3c:	4682      	mov	sl, r0
 8005c3e:	2101      	movs	r1, #1
 8005c40:	117b      	asrs	r3, r7, #5
 8005c42:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8005c46:	f007 071f 	and.w	r7, r7, #31
 8005c4a:	fa01 f707 	lsl.w	r7, r1, r7
 8005c4e:	421f      	tst	r7, r3
 8005c50:	f04f 0702 	mov.w	r7, #2
 8005c54:	4629      	mov	r1, r5
 8005c56:	4620      	mov	r0, r4
 8005c58:	bf18      	it	ne
 8005c5a:	f04a 0a02 	orrne.w	sl, sl, #2
 8005c5e:	1b76      	subs	r6, r6, r5
 8005c60:	f7ff fdf4 	bl	800584c <rshift>
 8005c64:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8005c68:	f1ba 0f00 	cmp.w	sl, #0
 8005c6c:	d048      	beq.n	8005d00 <__gethex+0x3e4>
 8005c6e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8005c72:	2b02      	cmp	r3, #2
 8005c74:	d015      	beq.n	8005ca2 <__gethex+0x386>
 8005c76:	2b03      	cmp	r3, #3
 8005c78:	d017      	beq.n	8005caa <__gethex+0x38e>
 8005c7a:	2b01      	cmp	r3, #1
 8005c7c:	d109      	bne.n	8005c92 <__gethex+0x376>
 8005c7e:	f01a 0f02 	tst.w	sl, #2
 8005c82:	d006      	beq.n	8005c92 <__gethex+0x376>
 8005c84:	f8d9 0000 	ldr.w	r0, [r9]
 8005c88:	ea4a 0a00 	orr.w	sl, sl, r0
 8005c8c:	f01a 0f01 	tst.w	sl, #1
 8005c90:	d10e      	bne.n	8005cb0 <__gethex+0x394>
 8005c92:	f047 0710 	orr.w	r7, r7, #16
 8005c96:	e033      	b.n	8005d00 <__gethex+0x3e4>
 8005c98:	f04f 0a01 	mov.w	sl, #1
 8005c9c:	e7cf      	b.n	8005c3e <__gethex+0x322>
 8005c9e:	2701      	movs	r7, #1
 8005ca0:	e7e2      	b.n	8005c68 <__gethex+0x34c>
 8005ca2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005ca4:	f1c3 0301 	rsb	r3, r3, #1
 8005ca8:	9315      	str	r3, [sp, #84]	; 0x54
 8005caa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d0f0      	beq.n	8005c92 <__gethex+0x376>
 8005cb0:	f04f 0c00 	mov.w	ip, #0
 8005cb4:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8005cb8:	f104 0314 	add.w	r3, r4, #20
 8005cbc:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8005cc0:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8005cc4:	4618      	mov	r0, r3
 8005cc6:	f853 2b04 	ldr.w	r2, [r3], #4
 8005cca:	f1b2 3fff 	cmp.w	r2, #4294967295
 8005cce:	d01c      	beq.n	8005d0a <__gethex+0x3ee>
 8005cd0:	3201      	adds	r2, #1
 8005cd2:	6002      	str	r2, [r0, #0]
 8005cd4:	2f02      	cmp	r7, #2
 8005cd6:	f104 0314 	add.w	r3, r4, #20
 8005cda:	d13d      	bne.n	8005d58 <__gethex+0x43c>
 8005cdc:	f8d8 2000 	ldr.w	r2, [r8]
 8005ce0:	3a01      	subs	r2, #1
 8005ce2:	42b2      	cmp	r2, r6
 8005ce4:	d10a      	bne.n	8005cfc <__gethex+0x3e0>
 8005ce6:	2201      	movs	r2, #1
 8005ce8:	1171      	asrs	r1, r6, #5
 8005cea:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8005cee:	f006 061f 	and.w	r6, r6, #31
 8005cf2:	fa02 f606 	lsl.w	r6, r2, r6
 8005cf6:	421e      	tst	r6, r3
 8005cf8:	bf18      	it	ne
 8005cfa:	4617      	movne	r7, r2
 8005cfc:	f047 0720 	orr.w	r7, r7, #32
 8005d00:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005d02:	601c      	str	r4, [r3, #0]
 8005d04:	9b05      	ldr	r3, [sp, #20]
 8005d06:	601d      	str	r5, [r3, #0]
 8005d08:	e69a      	b.n	8005a40 <__gethex+0x124>
 8005d0a:	4299      	cmp	r1, r3
 8005d0c:	f843 cc04 	str.w	ip, [r3, #-4]
 8005d10:	d8d8      	bhi.n	8005cc4 <__gethex+0x3a8>
 8005d12:	68a3      	ldr	r3, [r4, #8]
 8005d14:	459b      	cmp	fp, r3
 8005d16:	db17      	blt.n	8005d48 <__gethex+0x42c>
 8005d18:	6861      	ldr	r1, [r4, #4]
 8005d1a:	9802      	ldr	r0, [sp, #8]
 8005d1c:	3101      	adds	r1, #1
 8005d1e:	f000 f935 	bl	8005f8c <_Balloc>
 8005d22:	4681      	mov	r9, r0
 8005d24:	b918      	cbnz	r0, 8005d2e <__gethex+0x412>
 8005d26:	4602      	mov	r2, r0
 8005d28:	2184      	movs	r1, #132	; 0x84
 8005d2a:	4b19      	ldr	r3, [pc, #100]	; (8005d90 <__gethex+0x474>)
 8005d2c:	e6ab      	b.n	8005a86 <__gethex+0x16a>
 8005d2e:	6922      	ldr	r2, [r4, #16]
 8005d30:	f104 010c 	add.w	r1, r4, #12
 8005d34:	3202      	adds	r2, #2
 8005d36:	0092      	lsls	r2, r2, #2
 8005d38:	300c      	adds	r0, #12
 8005d3a:	f000 f919 	bl	8005f70 <memcpy>
 8005d3e:	4621      	mov	r1, r4
 8005d40:	9802      	ldr	r0, [sp, #8]
 8005d42:	f000 f963 	bl	800600c <_Bfree>
 8005d46:	464c      	mov	r4, r9
 8005d48:	6923      	ldr	r3, [r4, #16]
 8005d4a:	1c5a      	adds	r2, r3, #1
 8005d4c:	6122      	str	r2, [r4, #16]
 8005d4e:	2201      	movs	r2, #1
 8005d50:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005d54:	615a      	str	r2, [r3, #20]
 8005d56:	e7bd      	b.n	8005cd4 <__gethex+0x3b8>
 8005d58:	6922      	ldr	r2, [r4, #16]
 8005d5a:	455a      	cmp	r2, fp
 8005d5c:	dd0b      	ble.n	8005d76 <__gethex+0x45a>
 8005d5e:	2101      	movs	r1, #1
 8005d60:	4620      	mov	r0, r4
 8005d62:	f7ff fd73 	bl	800584c <rshift>
 8005d66:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8005d6a:	3501      	adds	r5, #1
 8005d6c:	42ab      	cmp	r3, r5
 8005d6e:	f6ff aed4 	blt.w	8005b1a <__gethex+0x1fe>
 8005d72:	2701      	movs	r7, #1
 8005d74:	e7c2      	b.n	8005cfc <__gethex+0x3e0>
 8005d76:	f016 061f 	ands.w	r6, r6, #31
 8005d7a:	d0fa      	beq.n	8005d72 <__gethex+0x456>
 8005d7c:	4453      	add	r3, sl
 8005d7e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8005d82:	f000 f9f5 	bl	8006170 <__hi0bits>
 8005d86:	f1c6 0620 	rsb	r6, r6, #32
 8005d8a:	42b0      	cmp	r0, r6
 8005d8c:	dbe7      	blt.n	8005d5e <__gethex+0x442>
 8005d8e:	e7f0      	b.n	8005d72 <__gethex+0x456>
 8005d90:	08007be8 	.word	0x08007be8

08005d94 <L_shift>:
 8005d94:	f1c2 0208 	rsb	r2, r2, #8
 8005d98:	0092      	lsls	r2, r2, #2
 8005d9a:	b570      	push	{r4, r5, r6, lr}
 8005d9c:	f1c2 0620 	rsb	r6, r2, #32
 8005da0:	6843      	ldr	r3, [r0, #4]
 8005da2:	6804      	ldr	r4, [r0, #0]
 8005da4:	fa03 f506 	lsl.w	r5, r3, r6
 8005da8:	432c      	orrs	r4, r5
 8005daa:	40d3      	lsrs	r3, r2
 8005dac:	6004      	str	r4, [r0, #0]
 8005dae:	f840 3f04 	str.w	r3, [r0, #4]!
 8005db2:	4288      	cmp	r0, r1
 8005db4:	d3f4      	bcc.n	8005da0 <L_shift+0xc>
 8005db6:	bd70      	pop	{r4, r5, r6, pc}

08005db8 <__match>:
 8005db8:	b530      	push	{r4, r5, lr}
 8005dba:	6803      	ldr	r3, [r0, #0]
 8005dbc:	3301      	adds	r3, #1
 8005dbe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005dc2:	b914      	cbnz	r4, 8005dca <__match+0x12>
 8005dc4:	6003      	str	r3, [r0, #0]
 8005dc6:	2001      	movs	r0, #1
 8005dc8:	bd30      	pop	{r4, r5, pc}
 8005dca:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005dce:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8005dd2:	2d19      	cmp	r5, #25
 8005dd4:	bf98      	it	ls
 8005dd6:	3220      	addls	r2, #32
 8005dd8:	42a2      	cmp	r2, r4
 8005dda:	d0f0      	beq.n	8005dbe <__match+0x6>
 8005ddc:	2000      	movs	r0, #0
 8005dde:	e7f3      	b.n	8005dc8 <__match+0x10>

08005de0 <__hexnan>:
 8005de0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005de4:	2500      	movs	r5, #0
 8005de6:	680b      	ldr	r3, [r1, #0]
 8005de8:	4682      	mov	sl, r0
 8005dea:	115e      	asrs	r6, r3, #5
 8005dec:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8005df0:	f013 031f 	ands.w	r3, r3, #31
 8005df4:	bf18      	it	ne
 8005df6:	3604      	addne	r6, #4
 8005df8:	1f37      	subs	r7, r6, #4
 8005dfa:	46b9      	mov	r9, r7
 8005dfc:	463c      	mov	r4, r7
 8005dfe:	46ab      	mov	fp, r5
 8005e00:	b087      	sub	sp, #28
 8005e02:	4690      	mov	r8, r2
 8005e04:	6802      	ldr	r2, [r0, #0]
 8005e06:	9301      	str	r3, [sp, #4]
 8005e08:	f846 5c04 	str.w	r5, [r6, #-4]
 8005e0c:	9502      	str	r5, [sp, #8]
 8005e0e:	7851      	ldrb	r1, [r2, #1]
 8005e10:	1c53      	adds	r3, r2, #1
 8005e12:	9303      	str	r3, [sp, #12]
 8005e14:	b341      	cbz	r1, 8005e68 <__hexnan+0x88>
 8005e16:	4608      	mov	r0, r1
 8005e18:	9205      	str	r2, [sp, #20]
 8005e1a:	9104      	str	r1, [sp, #16]
 8005e1c:	f7ff fd69 	bl	80058f2 <__hexdig_fun>
 8005e20:	2800      	cmp	r0, #0
 8005e22:	d14f      	bne.n	8005ec4 <__hexnan+0xe4>
 8005e24:	9904      	ldr	r1, [sp, #16]
 8005e26:	9a05      	ldr	r2, [sp, #20]
 8005e28:	2920      	cmp	r1, #32
 8005e2a:	d818      	bhi.n	8005e5e <__hexnan+0x7e>
 8005e2c:	9b02      	ldr	r3, [sp, #8]
 8005e2e:	459b      	cmp	fp, r3
 8005e30:	dd13      	ble.n	8005e5a <__hexnan+0x7a>
 8005e32:	454c      	cmp	r4, r9
 8005e34:	d206      	bcs.n	8005e44 <__hexnan+0x64>
 8005e36:	2d07      	cmp	r5, #7
 8005e38:	dc04      	bgt.n	8005e44 <__hexnan+0x64>
 8005e3a:	462a      	mov	r2, r5
 8005e3c:	4649      	mov	r1, r9
 8005e3e:	4620      	mov	r0, r4
 8005e40:	f7ff ffa8 	bl	8005d94 <L_shift>
 8005e44:	4544      	cmp	r4, r8
 8005e46:	d950      	bls.n	8005eea <__hexnan+0x10a>
 8005e48:	2300      	movs	r3, #0
 8005e4a:	f1a4 0904 	sub.w	r9, r4, #4
 8005e4e:	f844 3c04 	str.w	r3, [r4, #-4]
 8005e52:	461d      	mov	r5, r3
 8005e54:	464c      	mov	r4, r9
 8005e56:	f8cd b008 	str.w	fp, [sp, #8]
 8005e5a:	9a03      	ldr	r2, [sp, #12]
 8005e5c:	e7d7      	b.n	8005e0e <__hexnan+0x2e>
 8005e5e:	2929      	cmp	r1, #41	; 0x29
 8005e60:	d156      	bne.n	8005f10 <__hexnan+0x130>
 8005e62:	3202      	adds	r2, #2
 8005e64:	f8ca 2000 	str.w	r2, [sl]
 8005e68:	f1bb 0f00 	cmp.w	fp, #0
 8005e6c:	d050      	beq.n	8005f10 <__hexnan+0x130>
 8005e6e:	454c      	cmp	r4, r9
 8005e70:	d206      	bcs.n	8005e80 <__hexnan+0xa0>
 8005e72:	2d07      	cmp	r5, #7
 8005e74:	dc04      	bgt.n	8005e80 <__hexnan+0xa0>
 8005e76:	462a      	mov	r2, r5
 8005e78:	4649      	mov	r1, r9
 8005e7a:	4620      	mov	r0, r4
 8005e7c:	f7ff ff8a 	bl	8005d94 <L_shift>
 8005e80:	4544      	cmp	r4, r8
 8005e82:	d934      	bls.n	8005eee <__hexnan+0x10e>
 8005e84:	4623      	mov	r3, r4
 8005e86:	f1a8 0204 	sub.w	r2, r8, #4
 8005e8a:	f853 1b04 	ldr.w	r1, [r3], #4
 8005e8e:	429f      	cmp	r7, r3
 8005e90:	f842 1f04 	str.w	r1, [r2, #4]!
 8005e94:	d2f9      	bcs.n	8005e8a <__hexnan+0xaa>
 8005e96:	1b3b      	subs	r3, r7, r4
 8005e98:	f023 0303 	bic.w	r3, r3, #3
 8005e9c:	3304      	adds	r3, #4
 8005e9e:	3401      	adds	r4, #1
 8005ea0:	3e03      	subs	r6, #3
 8005ea2:	42b4      	cmp	r4, r6
 8005ea4:	bf88      	it	hi
 8005ea6:	2304      	movhi	r3, #4
 8005ea8:	2200      	movs	r2, #0
 8005eaa:	4443      	add	r3, r8
 8005eac:	f843 2b04 	str.w	r2, [r3], #4
 8005eb0:	429f      	cmp	r7, r3
 8005eb2:	d2fb      	bcs.n	8005eac <__hexnan+0xcc>
 8005eb4:	683b      	ldr	r3, [r7, #0]
 8005eb6:	b91b      	cbnz	r3, 8005ec0 <__hexnan+0xe0>
 8005eb8:	4547      	cmp	r7, r8
 8005eba:	d127      	bne.n	8005f0c <__hexnan+0x12c>
 8005ebc:	2301      	movs	r3, #1
 8005ebe:	603b      	str	r3, [r7, #0]
 8005ec0:	2005      	movs	r0, #5
 8005ec2:	e026      	b.n	8005f12 <__hexnan+0x132>
 8005ec4:	3501      	adds	r5, #1
 8005ec6:	2d08      	cmp	r5, #8
 8005ec8:	f10b 0b01 	add.w	fp, fp, #1
 8005ecc:	dd06      	ble.n	8005edc <__hexnan+0xfc>
 8005ece:	4544      	cmp	r4, r8
 8005ed0:	d9c3      	bls.n	8005e5a <__hexnan+0x7a>
 8005ed2:	2300      	movs	r3, #0
 8005ed4:	2501      	movs	r5, #1
 8005ed6:	f844 3c04 	str.w	r3, [r4, #-4]
 8005eda:	3c04      	subs	r4, #4
 8005edc:	6822      	ldr	r2, [r4, #0]
 8005ede:	f000 000f 	and.w	r0, r0, #15
 8005ee2:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8005ee6:	6022      	str	r2, [r4, #0]
 8005ee8:	e7b7      	b.n	8005e5a <__hexnan+0x7a>
 8005eea:	2508      	movs	r5, #8
 8005eec:	e7b5      	b.n	8005e5a <__hexnan+0x7a>
 8005eee:	9b01      	ldr	r3, [sp, #4]
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d0df      	beq.n	8005eb4 <__hexnan+0xd4>
 8005ef4:	f04f 32ff 	mov.w	r2, #4294967295
 8005ef8:	f1c3 0320 	rsb	r3, r3, #32
 8005efc:	fa22 f303 	lsr.w	r3, r2, r3
 8005f00:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8005f04:	401a      	ands	r2, r3
 8005f06:	f846 2c04 	str.w	r2, [r6, #-4]
 8005f0a:	e7d3      	b.n	8005eb4 <__hexnan+0xd4>
 8005f0c:	3f04      	subs	r7, #4
 8005f0e:	e7d1      	b.n	8005eb4 <__hexnan+0xd4>
 8005f10:	2004      	movs	r0, #4
 8005f12:	b007      	add	sp, #28
 8005f14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08005f18 <_localeconv_r>:
 8005f18:	4800      	ldr	r0, [pc, #0]	; (8005f1c <_localeconv_r+0x4>)
 8005f1a:	4770      	bx	lr
 8005f1c:	20000164 	.word	0x20000164

08005f20 <malloc>:
 8005f20:	4b02      	ldr	r3, [pc, #8]	; (8005f2c <malloc+0xc>)
 8005f22:	4601      	mov	r1, r0
 8005f24:	6818      	ldr	r0, [r3, #0]
 8005f26:	f000 bd65 	b.w	80069f4 <_malloc_r>
 8005f2a:	bf00      	nop
 8005f2c:	2000000c 	.word	0x2000000c

08005f30 <__ascii_mbtowc>:
 8005f30:	b082      	sub	sp, #8
 8005f32:	b901      	cbnz	r1, 8005f36 <__ascii_mbtowc+0x6>
 8005f34:	a901      	add	r1, sp, #4
 8005f36:	b142      	cbz	r2, 8005f4a <__ascii_mbtowc+0x1a>
 8005f38:	b14b      	cbz	r3, 8005f4e <__ascii_mbtowc+0x1e>
 8005f3a:	7813      	ldrb	r3, [r2, #0]
 8005f3c:	600b      	str	r3, [r1, #0]
 8005f3e:	7812      	ldrb	r2, [r2, #0]
 8005f40:	1e10      	subs	r0, r2, #0
 8005f42:	bf18      	it	ne
 8005f44:	2001      	movne	r0, #1
 8005f46:	b002      	add	sp, #8
 8005f48:	4770      	bx	lr
 8005f4a:	4610      	mov	r0, r2
 8005f4c:	e7fb      	b.n	8005f46 <__ascii_mbtowc+0x16>
 8005f4e:	f06f 0001 	mvn.w	r0, #1
 8005f52:	e7f8      	b.n	8005f46 <__ascii_mbtowc+0x16>

08005f54 <memchr>:
 8005f54:	4603      	mov	r3, r0
 8005f56:	b510      	push	{r4, lr}
 8005f58:	b2c9      	uxtb	r1, r1
 8005f5a:	4402      	add	r2, r0
 8005f5c:	4293      	cmp	r3, r2
 8005f5e:	4618      	mov	r0, r3
 8005f60:	d101      	bne.n	8005f66 <memchr+0x12>
 8005f62:	2000      	movs	r0, #0
 8005f64:	e003      	b.n	8005f6e <memchr+0x1a>
 8005f66:	7804      	ldrb	r4, [r0, #0]
 8005f68:	3301      	adds	r3, #1
 8005f6a:	428c      	cmp	r4, r1
 8005f6c:	d1f6      	bne.n	8005f5c <memchr+0x8>
 8005f6e:	bd10      	pop	{r4, pc}

08005f70 <memcpy>:
 8005f70:	440a      	add	r2, r1
 8005f72:	4291      	cmp	r1, r2
 8005f74:	f100 33ff 	add.w	r3, r0, #4294967295
 8005f78:	d100      	bne.n	8005f7c <memcpy+0xc>
 8005f7a:	4770      	bx	lr
 8005f7c:	b510      	push	{r4, lr}
 8005f7e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005f82:	4291      	cmp	r1, r2
 8005f84:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005f88:	d1f9      	bne.n	8005f7e <memcpy+0xe>
 8005f8a:	bd10      	pop	{r4, pc}

08005f8c <_Balloc>:
 8005f8c:	b570      	push	{r4, r5, r6, lr}
 8005f8e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005f90:	4604      	mov	r4, r0
 8005f92:	460d      	mov	r5, r1
 8005f94:	b976      	cbnz	r6, 8005fb4 <_Balloc+0x28>
 8005f96:	2010      	movs	r0, #16
 8005f98:	f7ff ffc2 	bl	8005f20 <malloc>
 8005f9c:	4602      	mov	r2, r0
 8005f9e:	6260      	str	r0, [r4, #36]	; 0x24
 8005fa0:	b920      	cbnz	r0, 8005fac <_Balloc+0x20>
 8005fa2:	2166      	movs	r1, #102	; 0x66
 8005fa4:	4b17      	ldr	r3, [pc, #92]	; (8006004 <_Balloc+0x78>)
 8005fa6:	4818      	ldr	r0, [pc, #96]	; (8006008 <_Balloc+0x7c>)
 8005fa8:	f000 ff2c 	bl	8006e04 <__assert_func>
 8005fac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005fb0:	6006      	str	r6, [r0, #0]
 8005fb2:	60c6      	str	r6, [r0, #12]
 8005fb4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005fb6:	68f3      	ldr	r3, [r6, #12]
 8005fb8:	b183      	cbz	r3, 8005fdc <_Balloc+0x50>
 8005fba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005fbc:	68db      	ldr	r3, [r3, #12]
 8005fbe:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005fc2:	b9b8      	cbnz	r0, 8005ff4 <_Balloc+0x68>
 8005fc4:	2101      	movs	r1, #1
 8005fc6:	fa01 f605 	lsl.w	r6, r1, r5
 8005fca:	1d72      	adds	r2, r6, #5
 8005fcc:	4620      	mov	r0, r4
 8005fce:	0092      	lsls	r2, r2, #2
 8005fd0:	f000 fc94 	bl	80068fc <_calloc_r>
 8005fd4:	b160      	cbz	r0, 8005ff0 <_Balloc+0x64>
 8005fd6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005fda:	e00e      	b.n	8005ffa <_Balloc+0x6e>
 8005fdc:	2221      	movs	r2, #33	; 0x21
 8005fde:	2104      	movs	r1, #4
 8005fe0:	4620      	mov	r0, r4
 8005fe2:	f000 fc8b 	bl	80068fc <_calloc_r>
 8005fe6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005fe8:	60f0      	str	r0, [r6, #12]
 8005fea:	68db      	ldr	r3, [r3, #12]
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d1e4      	bne.n	8005fba <_Balloc+0x2e>
 8005ff0:	2000      	movs	r0, #0
 8005ff2:	bd70      	pop	{r4, r5, r6, pc}
 8005ff4:	6802      	ldr	r2, [r0, #0]
 8005ff6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005ffa:	2300      	movs	r3, #0
 8005ffc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006000:	e7f7      	b.n	8005ff2 <_Balloc+0x66>
 8006002:	bf00      	nop
 8006004:	08007b76 	.word	0x08007b76
 8006008:	08007c74 	.word	0x08007c74

0800600c <_Bfree>:
 800600c:	b570      	push	{r4, r5, r6, lr}
 800600e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006010:	4605      	mov	r5, r0
 8006012:	460c      	mov	r4, r1
 8006014:	b976      	cbnz	r6, 8006034 <_Bfree+0x28>
 8006016:	2010      	movs	r0, #16
 8006018:	f7ff ff82 	bl	8005f20 <malloc>
 800601c:	4602      	mov	r2, r0
 800601e:	6268      	str	r0, [r5, #36]	; 0x24
 8006020:	b920      	cbnz	r0, 800602c <_Bfree+0x20>
 8006022:	218a      	movs	r1, #138	; 0x8a
 8006024:	4b08      	ldr	r3, [pc, #32]	; (8006048 <_Bfree+0x3c>)
 8006026:	4809      	ldr	r0, [pc, #36]	; (800604c <_Bfree+0x40>)
 8006028:	f000 feec 	bl	8006e04 <__assert_func>
 800602c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006030:	6006      	str	r6, [r0, #0]
 8006032:	60c6      	str	r6, [r0, #12]
 8006034:	b13c      	cbz	r4, 8006046 <_Bfree+0x3a>
 8006036:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006038:	6862      	ldr	r2, [r4, #4]
 800603a:	68db      	ldr	r3, [r3, #12]
 800603c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006040:	6021      	str	r1, [r4, #0]
 8006042:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006046:	bd70      	pop	{r4, r5, r6, pc}
 8006048:	08007b76 	.word	0x08007b76
 800604c:	08007c74 	.word	0x08007c74

08006050 <__multadd>:
 8006050:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006054:	4607      	mov	r7, r0
 8006056:	460c      	mov	r4, r1
 8006058:	461e      	mov	r6, r3
 800605a:	2000      	movs	r0, #0
 800605c:	690d      	ldr	r5, [r1, #16]
 800605e:	f101 0c14 	add.w	ip, r1, #20
 8006062:	f8dc 3000 	ldr.w	r3, [ip]
 8006066:	3001      	adds	r0, #1
 8006068:	b299      	uxth	r1, r3
 800606a:	fb02 6101 	mla	r1, r2, r1, r6
 800606e:	0c1e      	lsrs	r6, r3, #16
 8006070:	0c0b      	lsrs	r3, r1, #16
 8006072:	fb02 3306 	mla	r3, r2, r6, r3
 8006076:	b289      	uxth	r1, r1
 8006078:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800607c:	4285      	cmp	r5, r0
 800607e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006082:	f84c 1b04 	str.w	r1, [ip], #4
 8006086:	dcec      	bgt.n	8006062 <__multadd+0x12>
 8006088:	b30e      	cbz	r6, 80060ce <__multadd+0x7e>
 800608a:	68a3      	ldr	r3, [r4, #8]
 800608c:	42ab      	cmp	r3, r5
 800608e:	dc19      	bgt.n	80060c4 <__multadd+0x74>
 8006090:	6861      	ldr	r1, [r4, #4]
 8006092:	4638      	mov	r0, r7
 8006094:	3101      	adds	r1, #1
 8006096:	f7ff ff79 	bl	8005f8c <_Balloc>
 800609a:	4680      	mov	r8, r0
 800609c:	b928      	cbnz	r0, 80060aa <__multadd+0x5a>
 800609e:	4602      	mov	r2, r0
 80060a0:	21b5      	movs	r1, #181	; 0xb5
 80060a2:	4b0c      	ldr	r3, [pc, #48]	; (80060d4 <__multadd+0x84>)
 80060a4:	480c      	ldr	r0, [pc, #48]	; (80060d8 <__multadd+0x88>)
 80060a6:	f000 fead 	bl	8006e04 <__assert_func>
 80060aa:	6922      	ldr	r2, [r4, #16]
 80060ac:	f104 010c 	add.w	r1, r4, #12
 80060b0:	3202      	adds	r2, #2
 80060b2:	0092      	lsls	r2, r2, #2
 80060b4:	300c      	adds	r0, #12
 80060b6:	f7ff ff5b 	bl	8005f70 <memcpy>
 80060ba:	4621      	mov	r1, r4
 80060bc:	4638      	mov	r0, r7
 80060be:	f7ff ffa5 	bl	800600c <_Bfree>
 80060c2:	4644      	mov	r4, r8
 80060c4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80060c8:	3501      	adds	r5, #1
 80060ca:	615e      	str	r6, [r3, #20]
 80060cc:	6125      	str	r5, [r4, #16]
 80060ce:	4620      	mov	r0, r4
 80060d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80060d4:	08007be8 	.word	0x08007be8
 80060d8:	08007c74 	.word	0x08007c74

080060dc <__s2b>:
 80060dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80060e0:	4615      	mov	r5, r2
 80060e2:	2209      	movs	r2, #9
 80060e4:	461f      	mov	r7, r3
 80060e6:	3308      	adds	r3, #8
 80060e8:	460c      	mov	r4, r1
 80060ea:	fb93 f3f2 	sdiv	r3, r3, r2
 80060ee:	4606      	mov	r6, r0
 80060f0:	2201      	movs	r2, #1
 80060f2:	2100      	movs	r1, #0
 80060f4:	429a      	cmp	r2, r3
 80060f6:	db09      	blt.n	800610c <__s2b+0x30>
 80060f8:	4630      	mov	r0, r6
 80060fa:	f7ff ff47 	bl	8005f8c <_Balloc>
 80060fe:	b940      	cbnz	r0, 8006112 <__s2b+0x36>
 8006100:	4602      	mov	r2, r0
 8006102:	21ce      	movs	r1, #206	; 0xce
 8006104:	4b18      	ldr	r3, [pc, #96]	; (8006168 <__s2b+0x8c>)
 8006106:	4819      	ldr	r0, [pc, #100]	; (800616c <__s2b+0x90>)
 8006108:	f000 fe7c 	bl	8006e04 <__assert_func>
 800610c:	0052      	lsls	r2, r2, #1
 800610e:	3101      	adds	r1, #1
 8006110:	e7f0      	b.n	80060f4 <__s2b+0x18>
 8006112:	9b08      	ldr	r3, [sp, #32]
 8006114:	2d09      	cmp	r5, #9
 8006116:	6143      	str	r3, [r0, #20]
 8006118:	f04f 0301 	mov.w	r3, #1
 800611c:	6103      	str	r3, [r0, #16]
 800611e:	dd16      	ble.n	800614e <__s2b+0x72>
 8006120:	f104 0909 	add.w	r9, r4, #9
 8006124:	46c8      	mov	r8, r9
 8006126:	442c      	add	r4, r5
 8006128:	f818 3b01 	ldrb.w	r3, [r8], #1
 800612c:	4601      	mov	r1, r0
 800612e:	220a      	movs	r2, #10
 8006130:	4630      	mov	r0, r6
 8006132:	3b30      	subs	r3, #48	; 0x30
 8006134:	f7ff ff8c 	bl	8006050 <__multadd>
 8006138:	45a0      	cmp	r8, r4
 800613a:	d1f5      	bne.n	8006128 <__s2b+0x4c>
 800613c:	f1a5 0408 	sub.w	r4, r5, #8
 8006140:	444c      	add	r4, r9
 8006142:	1b2d      	subs	r5, r5, r4
 8006144:	1963      	adds	r3, r4, r5
 8006146:	42bb      	cmp	r3, r7
 8006148:	db04      	blt.n	8006154 <__s2b+0x78>
 800614a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800614e:	2509      	movs	r5, #9
 8006150:	340a      	adds	r4, #10
 8006152:	e7f6      	b.n	8006142 <__s2b+0x66>
 8006154:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006158:	4601      	mov	r1, r0
 800615a:	220a      	movs	r2, #10
 800615c:	4630      	mov	r0, r6
 800615e:	3b30      	subs	r3, #48	; 0x30
 8006160:	f7ff ff76 	bl	8006050 <__multadd>
 8006164:	e7ee      	b.n	8006144 <__s2b+0x68>
 8006166:	bf00      	nop
 8006168:	08007be8 	.word	0x08007be8
 800616c:	08007c74 	.word	0x08007c74

08006170 <__hi0bits>:
 8006170:	0c02      	lsrs	r2, r0, #16
 8006172:	0412      	lsls	r2, r2, #16
 8006174:	4603      	mov	r3, r0
 8006176:	b9ca      	cbnz	r2, 80061ac <__hi0bits+0x3c>
 8006178:	0403      	lsls	r3, r0, #16
 800617a:	2010      	movs	r0, #16
 800617c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8006180:	bf04      	itt	eq
 8006182:	021b      	lsleq	r3, r3, #8
 8006184:	3008      	addeq	r0, #8
 8006186:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800618a:	bf04      	itt	eq
 800618c:	011b      	lsleq	r3, r3, #4
 800618e:	3004      	addeq	r0, #4
 8006190:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8006194:	bf04      	itt	eq
 8006196:	009b      	lsleq	r3, r3, #2
 8006198:	3002      	addeq	r0, #2
 800619a:	2b00      	cmp	r3, #0
 800619c:	db05      	blt.n	80061aa <__hi0bits+0x3a>
 800619e:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 80061a2:	f100 0001 	add.w	r0, r0, #1
 80061a6:	bf08      	it	eq
 80061a8:	2020      	moveq	r0, #32
 80061aa:	4770      	bx	lr
 80061ac:	2000      	movs	r0, #0
 80061ae:	e7e5      	b.n	800617c <__hi0bits+0xc>

080061b0 <__lo0bits>:
 80061b0:	6803      	ldr	r3, [r0, #0]
 80061b2:	4602      	mov	r2, r0
 80061b4:	f013 0007 	ands.w	r0, r3, #7
 80061b8:	d00b      	beq.n	80061d2 <__lo0bits+0x22>
 80061ba:	07d9      	lsls	r1, r3, #31
 80061bc:	d421      	bmi.n	8006202 <__lo0bits+0x52>
 80061be:	0798      	lsls	r0, r3, #30
 80061c0:	bf49      	itett	mi
 80061c2:	085b      	lsrmi	r3, r3, #1
 80061c4:	089b      	lsrpl	r3, r3, #2
 80061c6:	2001      	movmi	r0, #1
 80061c8:	6013      	strmi	r3, [r2, #0]
 80061ca:	bf5c      	itt	pl
 80061cc:	2002      	movpl	r0, #2
 80061ce:	6013      	strpl	r3, [r2, #0]
 80061d0:	4770      	bx	lr
 80061d2:	b299      	uxth	r1, r3
 80061d4:	b909      	cbnz	r1, 80061da <__lo0bits+0x2a>
 80061d6:	2010      	movs	r0, #16
 80061d8:	0c1b      	lsrs	r3, r3, #16
 80061da:	b2d9      	uxtb	r1, r3
 80061dc:	b909      	cbnz	r1, 80061e2 <__lo0bits+0x32>
 80061de:	3008      	adds	r0, #8
 80061e0:	0a1b      	lsrs	r3, r3, #8
 80061e2:	0719      	lsls	r1, r3, #28
 80061e4:	bf04      	itt	eq
 80061e6:	091b      	lsreq	r3, r3, #4
 80061e8:	3004      	addeq	r0, #4
 80061ea:	0799      	lsls	r1, r3, #30
 80061ec:	bf04      	itt	eq
 80061ee:	089b      	lsreq	r3, r3, #2
 80061f0:	3002      	addeq	r0, #2
 80061f2:	07d9      	lsls	r1, r3, #31
 80061f4:	d403      	bmi.n	80061fe <__lo0bits+0x4e>
 80061f6:	085b      	lsrs	r3, r3, #1
 80061f8:	f100 0001 	add.w	r0, r0, #1
 80061fc:	d003      	beq.n	8006206 <__lo0bits+0x56>
 80061fe:	6013      	str	r3, [r2, #0]
 8006200:	4770      	bx	lr
 8006202:	2000      	movs	r0, #0
 8006204:	4770      	bx	lr
 8006206:	2020      	movs	r0, #32
 8006208:	4770      	bx	lr
	...

0800620c <__i2b>:
 800620c:	b510      	push	{r4, lr}
 800620e:	460c      	mov	r4, r1
 8006210:	2101      	movs	r1, #1
 8006212:	f7ff febb 	bl	8005f8c <_Balloc>
 8006216:	4602      	mov	r2, r0
 8006218:	b928      	cbnz	r0, 8006226 <__i2b+0x1a>
 800621a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800621e:	4b04      	ldr	r3, [pc, #16]	; (8006230 <__i2b+0x24>)
 8006220:	4804      	ldr	r0, [pc, #16]	; (8006234 <__i2b+0x28>)
 8006222:	f000 fdef 	bl	8006e04 <__assert_func>
 8006226:	2301      	movs	r3, #1
 8006228:	6144      	str	r4, [r0, #20]
 800622a:	6103      	str	r3, [r0, #16]
 800622c:	bd10      	pop	{r4, pc}
 800622e:	bf00      	nop
 8006230:	08007be8 	.word	0x08007be8
 8006234:	08007c74 	.word	0x08007c74

08006238 <__multiply>:
 8006238:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800623c:	4691      	mov	r9, r2
 800623e:	690a      	ldr	r2, [r1, #16]
 8006240:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006244:	460c      	mov	r4, r1
 8006246:	429a      	cmp	r2, r3
 8006248:	bfbe      	ittt	lt
 800624a:	460b      	movlt	r3, r1
 800624c:	464c      	movlt	r4, r9
 800624e:	4699      	movlt	r9, r3
 8006250:	6927      	ldr	r7, [r4, #16]
 8006252:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006256:	68a3      	ldr	r3, [r4, #8]
 8006258:	6861      	ldr	r1, [r4, #4]
 800625a:	eb07 060a 	add.w	r6, r7, sl
 800625e:	42b3      	cmp	r3, r6
 8006260:	b085      	sub	sp, #20
 8006262:	bfb8      	it	lt
 8006264:	3101      	addlt	r1, #1
 8006266:	f7ff fe91 	bl	8005f8c <_Balloc>
 800626a:	b930      	cbnz	r0, 800627a <__multiply+0x42>
 800626c:	4602      	mov	r2, r0
 800626e:	f240 115d 	movw	r1, #349	; 0x15d
 8006272:	4b43      	ldr	r3, [pc, #268]	; (8006380 <__multiply+0x148>)
 8006274:	4843      	ldr	r0, [pc, #268]	; (8006384 <__multiply+0x14c>)
 8006276:	f000 fdc5 	bl	8006e04 <__assert_func>
 800627a:	f100 0514 	add.w	r5, r0, #20
 800627e:	462b      	mov	r3, r5
 8006280:	2200      	movs	r2, #0
 8006282:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006286:	4543      	cmp	r3, r8
 8006288:	d321      	bcc.n	80062ce <__multiply+0x96>
 800628a:	f104 0314 	add.w	r3, r4, #20
 800628e:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006292:	f109 0314 	add.w	r3, r9, #20
 8006296:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800629a:	9202      	str	r2, [sp, #8]
 800629c:	1b3a      	subs	r2, r7, r4
 800629e:	3a15      	subs	r2, #21
 80062a0:	f022 0203 	bic.w	r2, r2, #3
 80062a4:	3204      	adds	r2, #4
 80062a6:	f104 0115 	add.w	r1, r4, #21
 80062aa:	428f      	cmp	r7, r1
 80062ac:	bf38      	it	cc
 80062ae:	2204      	movcc	r2, #4
 80062b0:	9201      	str	r2, [sp, #4]
 80062b2:	9a02      	ldr	r2, [sp, #8]
 80062b4:	9303      	str	r3, [sp, #12]
 80062b6:	429a      	cmp	r2, r3
 80062b8:	d80c      	bhi.n	80062d4 <__multiply+0x9c>
 80062ba:	2e00      	cmp	r6, #0
 80062bc:	dd03      	ble.n	80062c6 <__multiply+0x8e>
 80062be:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d059      	beq.n	800637a <__multiply+0x142>
 80062c6:	6106      	str	r6, [r0, #16]
 80062c8:	b005      	add	sp, #20
 80062ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062ce:	f843 2b04 	str.w	r2, [r3], #4
 80062d2:	e7d8      	b.n	8006286 <__multiply+0x4e>
 80062d4:	f8b3 a000 	ldrh.w	sl, [r3]
 80062d8:	f1ba 0f00 	cmp.w	sl, #0
 80062dc:	d023      	beq.n	8006326 <__multiply+0xee>
 80062de:	46a9      	mov	r9, r5
 80062e0:	f04f 0c00 	mov.w	ip, #0
 80062e4:	f104 0e14 	add.w	lr, r4, #20
 80062e8:	f85e 2b04 	ldr.w	r2, [lr], #4
 80062ec:	f8d9 1000 	ldr.w	r1, [r9]
 80062f0:	fa1f fb82 	uxth.w	fp, r2
 80062f4:	b289      	uxth	r1, r1
 80062f6:	fb0a 110b 	mla	r1, sl, fp, r1
 80062fa:	4461      	add	r1, ip
 80062fc:	f8d9 c000 	ldr.w	ip, [r9]
 8006300:	0c12      	lsrs	r2, r2, #16
 8006302:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8006306:	fb0a c202 	mla	r2, sl, r2, ip
 800630a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800630e:	b289      	uxth	r1, r1
 8006310:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006314:	4577      	cmp	r7, lr
 8006316:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800631a:	f849 1b04 	str.w	r1, [r9], #4
 800631e:	d8e3      	bhi.n	80062e8 <__multiply+0xb0>
 8006320:	9a01      	ldr	r2, [sp, #4]
 8006322:	f845 c002 	str.w	ip, [r5, r2]
 8006326:	9a03      	ldr	r2, [sp, #12]
 8006328:	3304      	adds	r3, #4
 800632a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800632e:	f1b9 0f00 	cmp.w	r9, #0
 8006332:	d020      	beq.n	8006376 <__multiply+0x13e>
 8006334:	46ae      	mov	lr, r5
 8006336:	f04f 0a00 	mov.w	sl, #0
 800633a:	6829      	ldr	r1, [r5, #0]
 800633c:	f104 0c14 	add.w	ip, r4, #20
 8006340:	f8bc b000 	ldrh.w	fp, [ip]
 8006344:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006348:	b289      	uxth	r1, r1
 800634a:	fb09 220b 	mla	r2, r9, fp, r2
 800634e:	4492      	add	sl, r2
 8006350:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8006354:	f84e 1b04 	str.w	r1, [lr], #4
 8006358:	f85c 2b04 	ldr.w	r2, [ip], #4
 800635c:	f8be 1000 	ldrh.w	r1, [lr]
 8006360:	0c12      	lsrs	r2, r2, #16
 8006362:	fb09 1102 	mla	r1, r9, r2, r1
 8006366:	4567      	cmp	r7, ip
 8006368:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800636c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006370:	d8e6      	bhi.n	8006340 <__multiply+0x108>
 8006372:	9a01      	ldr	r2, [sp, #4]
 8006374:	50a9      	str	r1, [r5, r2]
 8006376:	3504      	adds	r5, #4
 8006378:	e79b      	b.n	80062b2 <__multiply+0x7a>
 800637a:	3e01      	subs	r6, #1
 800637c:	e79d      	b.n	80062ba <__multiply+0x82>
 800637e:	bf00      	nop
 8006380:	08007be8 	.word	0x08007be8
 8006384:	08007c74 	.word	0x08007c74

08006388 <__pow5mult>:
 8006388:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800638c:	4615      	mov	r5, r2
 800638e:	f012 0203 	ands.w	r2, r2, #3
 8006392:	4606      	mov	r6, r0
 8006394:	460f      	mov	r7, r1
 8006396:	d007      	beq.n	80063a8 <__pow5mult+0x20>
 8006398:	4c25      	ldr	r4, [pc, #148]	; (8006430 <__pow5mult+0xa8>)
 800639a:	3a01      	subs	r2, #1
 800639c:	2300      	movs	r3, #0
 800639e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80063a2:	f7ff fe55 	bl	8006050 <__multadd>
 80063a6:	4607      	mov	r7, r0
 80063a8:	10ad      	asrs	r5, r5, #2
 80063aa:	d03d      	beq.n	8006428 <__pow5mult+0xa0>
 80063ac:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80063ae:	b97c      	cbnz	r4, 80063d0 <__pow5mult+0x48>
 80063b0:	2010      	movs	r0, #16
 80063b2:	f7ff fdb5 	bl	8005f20 <malloc>
 80063b6:	4602      	mov	r2, r0
 80063b8:	6270      	str	r0, [r6, #36]	; 0x24
 80063ba:	b928      	cbnz	r0, 80063c8 <__pow5mult+0x40>
 80063bc:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80063c0:	4b1c      	ldr	r3, [pc, #112]	; (8006434 <__pow5mult+0xac>)
 80063c2:	481d      	ldr	r0, [pc, #116]	; (8006438 <__pow5mult+0xb0>)
 80063c4:	f000 fd1e 	bl	8006e04 <__assert_func>
 80063c8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80063cc:	6004      	str	r4, [r0, #0]
 80063ce:	60c4      	str	r4, [r0, #12]
 80063d0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80063d4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80063d8:	b94c      	cbnz	r4, 80063ee <__pow5mult+0x66>
 80063da:	f240 2171 	movw	r1, #625	; 0x271
 80063de:	4630      	mov	r0, r6
 80063e0:	f7ff ff14 	bl	800620c <__i2b>
 80063e4:	2300      	movs	r3, #0
 80063e6:	4604      	mov	r4, r0
 80063e8:	f8c8 0008 	str.w	r0, [r8, #8]
 80063ec:	6003      	str	r3, [r0, #0]
 80063ee:	f04f 0900 	mov.w	r9, #0
 80063f2:	07eb      	lsls	r3, r5, #31
 80063f4:	d50a      	bpl.n	800640c <__pow5mult+0x84>
 80063f6:	4639      	mov	r1, r7
 80063f8:	4622      	mov	r2, r4
 80063fa:	4630      	mov	r0, r6
 80063fc:	f7ff ff1c 	bl	8006238 <__multiply>
 8006400:	4680      	mov	r8, r0
 8006402:	4639      	mov	r1, r7
 8006404:	4630      	mov	r0, r6
 8006406:	f7ff fe01 	bl	800600c <_Bfree>
 800640a:	4647      	mov	r7, r8
 800640c:	106d      	asrs	r5, r5, #1
 800640e:	d00b      	beq.n	8006428 <__pow5mult+0xa0>
 8006410:	6820      	ldr	r0, [r4, #0]
 8006412:	b938      	cbnz	r0, 8006424 <__pow5mult+0x9c>
 8006414:	4622      	mov	r2, r4
 8006416:	4621      	mov	r1, r4
 8006418:	4630      	mov	r0, r6
 800641a:	f7ff ff0d 	bl	8006238 <__multiply>
 800641e:	6020      	str	r0, [r4, #0]
 8006420:	f8c0 9000 	str.w	r9, [r0]
 8006424:	4604      	mov	r4, r0
 8006426:	e7e4      	b.n	80063f2 <__pow5mult+0x6a>
 8006428:	4638      	mov	r0, r7
 800642a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800642e:	bf00      	nop
 8006430:	08007dc0 	.word	0x08007dc0
 8006434:	08007b76 	.word	0x08007b76
 8006438:	08007c74 	.word	0x08007c74

0800643c <__lshift>:
 800643c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006440:	460c      	mov	r4, r1
 8006442:	4607      	mov	r7, r0
 8006444:	4691      	mov	r9, r2
 8006446:	6923      	ldr	r3, [r4, #16]
 8006448:	6849      	ldr	r1, [r1, #4]
 800644a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800644e:	68a3      	ldr	r3, [r4, #8]
 8006450:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006454:	f108 0601 	add.w	r6, r8, #1
 8006458:	42b3      	cmp	r3, r6
 800645a:	db0b      	blt.n	8006474 <__lshift+0x38>
 800645c:	4638      	mov	r0, r7
 800645e:	f7ff fd95 	bl	8005f8c <_Balloc>
 8006462:	4605      	mov	r5, r0
 8006464:	b948      	cbnz	r0, 800647a <__lshift+0x3e>
 8006466:	4602      	mov	r2, r0
 8006468:	f240 11d9 	movw	r1, #473	; 0x1d9
 800646c:	4b29      	ldr	r3, [pc, #164]	; (8006514 <__lshift+0xd8>)
 800646e:	482a      	ldr	r0, [pc, #168]	; (8006518 <__lshift+0xdc>)
 8006470:	f000 fcc8 	bl	8006e04 <__assert_func>
 8006474:	3101      	adds	r1, #1
 8006476:	005b      	lsls	r3, r3, #1
 8006478:	e7ee      	b.n	8006458 <__lshift+0x1c>
 800647a:	2300      	movs	r3, #0
 800647c:	f100 0114 	add.w	r1, r0, #20
 8006480:	f100 0210 	add.w	r2, r0, #16
 8006484:	4618      	mov	r0, r3
 8006486:	4553      	cmp	r3, sl
 8006488:	db37      	blt.n	80064fa <__lshift+0xbe>
 800648a:	6920      	ldr	r0, [r4, #16]
 800648c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006490:	f104 0314 	add.w	r3, r4, #20
 8006494:	f019 091f 	ands.w	r9, r9, #31
 8006498:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800649c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80064a0:	d02f      	beq.n	8006502 <__lshift+0xc6>
 80064a2:	468a      	mov	sl, r1
 80064a4:	f04f 0c00 	mov.w	ip, #0
 80064a8:	f1c9 0e20 	rsb	lr, r9, #32
 80064ac:	681a      	ldr	r2, [r3, #0]
 80064ae:	fa02 f209 	lsl.w	r2, r2, r9
 80064b2:	ea42 020c 	orr.w	r2, r2, ip
 80064b6:	f84a 2b04 	str.w	r2, [sl], #4
 80064ba:	f853 2b04 	ldr.w	r2, [r3], #4
 80064be:	4298      	cmp	r0, r3
 80064c0:	fa22 fc0e 	lsr.w	ip, r2, lr
 80064c4:	d8f2      	bhi.n	80064ac <__lshift+0x70>
 80064c6:	1b03      	subs	r3, r0, r4
 80064c8:	3b15      	subs	r3, #21
 80064ca:	f023 0303 	bic.w	r3, r3, #3
 80064ce:	3304      	adds	r3, #4
 80064d0:	f104 0215 	add.w	r2, r4, #21
 80064d4:	4290      	cmp	r0, r2
 80064d6:	bf38      	it	cc
 80064d8:	2304      	movcc	r3, #4
 80064da:	f841 c003 	str.w	ip, [r1, r3]
 80064de:	f1bc 0f00 	cmp.w	ip, #0
 80064e2:	d001      	beq.n	80064e8 <__lshift+0xac>
 80064e4:	f108 0602 	add.w	r6, r8, #2
 80064e8:	3e01      	subs	r6, #1
 80064ea:	4638      	mov	r0, r7
 80064ec:	4621      	mov	r1, r4
 80064ee:	612e      	str	r6, [r5, #16]
 80064f0:	f7ff fd8c 	bl	800600c <_Bfree>
 80064f4:	4628      	mov	r0, r5
 80064f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064fa:	f842 0f04 	str.w	r0, [r2, #4]!
 80064fe:	3301      	adds	r3, #1
 8006500:	e7c1      	b.n	8006486 <__lshift+0x4a>
 8006502:	3904      	subs	r1, #4
 8006504:	f853 2b04 	ldr.w	r2, [r3], #4
 8006508:	4298      	cmp	r0, r3
 800650a:	f841 2f04 	str.w	r2, [r1, #4]!
 800650e:	d8f9      	bhi.n	8006504 <__lshift+0xc8>
 8006510:	e7ea      	b.n	80064e8 <__lshift+0xac>
 8006512:	bf00      	nop
 8006514:	08007be8 	.word	0x08007be8
 8006518:	08007c74 	.word	0x08007c74

0800651c <__mcmp>:
 800651c:	4603      	mov	r3, r0
 800651e:	690a      	ldr	r2, [r1, #16]
 8006520:	6900      	ldr	r0, [r0, #16]
 8006522:	b530      	push	{r4, r5, lr}
 8006524:	1a80      	subs	r0, r0, r2
 8006526:	d10d      	bne.n	8006544 <__mcmp+0x28>
 8006528:	3314      	adds	r3, #20
 800652a:	3114      	adds	r1, #20
 800652c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006530:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006534:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006538:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800653c:	4295      	cmp	r5, r2
 800653e:	d002      	beq.n	8006546 <__mcmp+0x2a>
 8006540:	d304      	bcc.n	800654c <__mcmp+0x30>
 8006542:	2001      	movs	r0, #1
 8006544:	bd30      	pop	{r4, r5, pc}
 8006546:	42a3      	cmp	r3, r4
 8006548:	d3f4      	bcc.n	8006534 <__mcmp+0x18>
 800654a:	e7fb      	b.n	8006544 <__mcmp+0x28>
 800654c:	f04f 30ff 	mov.w	r0, #4294967295
 8006550:	e7f8      	b.n	8006544 <__mcmp+0x28>
	...

08006554 <__mdiff>:
 8006554:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006558:	460d      	mov	r5, r1
 800655a:	4607      	mov	r7, r0
 800655c:	4611      	mov	r1, r2
 800655e:	4628      	mov	r0, r5
 8006560:	4614      	mov	r4, r2
 8006562:	f7ff ffdb 	bl	800651c <__mcmp>
 8006566:	1e06      	subs	r6, r0, #0
 8006568:	d111      	bne.n	800658e <__mdiff+0x3a>
 800656a:	4631      	mov	r1, r6
 800656c:	4638      	mov	r0, r7
 800656e:	f7ff fd0d 	bl	8005f8c <_Balloc>
 8006572:	4602      	mov	r2, r0
 8006574:	b928      	cbnz	r0, 8006582 <__mdiff+0x2e>
 8006576:	f240 2132 	movw	r1, #562	; 0x232
 800657a:	4b3a      	ldr	r3, [pc, #232]	; (8006664 <__mdiff+0x110>)
 800657c:	483a      	ldr	r0, [pc, #232]	; (8006668 <__mdiff+0x114>)
 800657e:	f000 fc41 	bl	8006e04 <__assert_func>
 8006582:	2301      	movs	r3, #1
 8006584:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8006588:	4610      	mov	r0, r2
 800658a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800658e:	bfa4      	itt	ge
 8006590:	4623      	movge	r3, r4
 8006592:	462c      	movge	r4, r5
 8006594:	4638      	mov	r0, r7
 8006596:	6861      	ldr	r1, [r4, #4]
 8006598:	bfa6      	itte	ge
 800659a:	461d      	movge	r5, r3
 800659c:	2600      	movge	r6, #0
 800659e:	2601      	movlt	r6, #1
 80065a0:	f7ff fcf4 	bl	8005f8c <_Balloc>
 80065a4:	4602      	mov	r2, r0
 80065a6:	b918      	cbnz	r0, 80065b0 <__mdiff+0x5c>
 80065a8:	f44f 7110 	mov.w	r1, #576	; 0x240
 80065ac:	4b2d      	ldr	r3, [pc, #180]	; (8006664 <__mdiff+0x110>)
 80065ae:	e7e5      	b.n	800657c <__mdiff+0x28>
 80065b0:	f102 0814 	add.w	r8, r2, #20
 80065b4:	46c2      	mov	sl, r8
 80065b6:	f04f 0c00 	mov.w	ip, #0
 80065ba:	6927      	ldr	r7, [r4, #16]
 80065bc:	60c6      	str	r6, [r0, #12]
 80065be:	692e      	ldr	r6, [r5, #16]
 80065c0:	f104 0014 	add.w	r0, r4, #20
 80065c4:	f105 0914 	add.w	r9, r5, #20
 80065c8:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 80065cc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80065d0:	3410      	adds	r4, #16
 80065d2:	f854 bf04 	ldr.w	fp, [r4, #4]!
 80065d6:	f859 3b04 	ldr.w	r3, [r9], #4
 80065da:	fa1f f18b 	uxth.w	r1, fp
 80065de:	448c      	add	ip, r1
 80065e0:	b299      	uxth	r1, r3
 80065e2:	0c1b      	lsrs	r3, r3, #16
 80065e4:	ebac 0101 	sub.w	r1, ip, r1
 80065e8:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80065ec:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80065f0:	b289      	uxth	r1, r1
 80065f2:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80065f6:	454e      	cmp	r6, r9
 80065f8:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80065fc:	f84a 3b04 	str.w	r3, [sl], #4
 8006600:	d8e7      	bhi.n	80065d2 <__mdiff+0x7e>
 8006602:	1b73      	subs	r3, r6, r5
 8006604:	3b15      	subs	r3, #21
 8006606:	f023 0303 	bic.w	r3, r3, #3
 800660a:	3515      	adds	r5, #21
 800660c:	3304      	adds	r3, #4
 800660e:	42ae      	cmp	r6, r5
 8006610:	bf38      	it	cc
 8006612:	2304      	movcc	r3, #4
 8006614:	4418      	add	r0, r3
 8006616:	4443      	add	r3, r8
 8006618:	461e      	mov	r6, r3
 800661a:	4605      	mov	r5, r0
 800661c:	4575      	cmp	r5, lr
 800661e:	d30e      	bcc.n	800663e <__mdiff+0xea>
 8006620:	f10e 0103 	add.w	r1, lr, #3
 8006624:	1a09      	subs	r1, r1, r0
 8006626:	f021 0103 	bic.w	r1, r1, #3
 800662a:	3803      	subs	r0, #3
 800662c:	4586      	cmp	lr, r0
 800662e:	bf38      	it	cc
 8006630:	2100      	movcc	r1, #0
 8006632:	4419      	add	r1, r3
 8006634:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8006638:	b18b      	cbz	r3, 800665e <__mdiff+0x10a>
 800663a:	6117      	str	r7, [r2, #16]
 800663c:	e7a4      	b.n	8006588 <__mdiff+0x34>
 800663e:	f855 8b04 	ldr.w	r8, [r5], #4
 8006642:	fa1f f188 	uxth.w	r1, r8
 8006646:	4461      	add	r1, ip
 8006648:	140c      	asrs	r4, r1, #16
 800664a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800664e:	b289      	uxth	r1, r1
 8006650:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8006654:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8006658:	f846 1b04 	str.w	r1, [r6], #4
 800665c:	e7de      	b.n	800661c <__mdiff+0xc8>
 800665e:	3f01      	subs	r7, #1
 8006660:	e7e8      	b.n	8006634 <__mdiff+0xe0>
 8006662:	bf00      	nop
 8006664:	08007be8 	.word	0x08007be8
 8006668:	08007c74 	.word	0x08007c74

0800666c <__ulp>:
 800666c:	4b11      	ldr	r3, [pc, #68]	; (80066b4 <__ulp+0x48>)
 800666e:	400b      	ands	r3, r1
 8006670:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8006674:	2b00      	cmp	r3, #0
 8006676:	dd02      	ble.n	800667e <__ulp+0x12>
 8006678:	2000      	movs	r0, #0
 800667a:	4619      	mov	r1, r3
 800667c:	4770      	bx	lr
 800667e:	425b      	negs	r3, r3
 8006680:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8006684:	f04f 0000 	mov.w	r0, #0
 8006688:	f04f 0100 	mov.w	r1, #0
 800668c:	ea4f 5223 	mov.w	r2, r3, asr #20
 8006690:	da04      	bge.n	800669c <__ulp+0x30>
 8006692:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006696:	fa43 f102 	asr.w	r1, r3, r2
 800669a:	4770      	bx	lr
 800669c:	f1a2 0314 	sub.w	r3, r2, #20
 80066a0:	2b1e      	cmp	r3, #30
 80066a2:	bfd6      	itet	le
 80066a4:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 80066a8:	2301      	movgt	r3, #1
 80066aa:	fa22 f303 	lsrle.w	r3, r2, r3
 80066ae:	4618      	mov	r0, r3
 80066b0:	4770      	bx	lr
 80066b2:	bf00      	nop
 80066b4:	7ff00000 	.word	0x7ff00000

080066b8 <__b2d>:
 80066b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80066bc:	6907      	ldr	r7, [r0, #16]
 80066be:	f100 0914 	add.w	r9, r0, #20
 80066c2:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 80066c6:	f857 6c04 	ldr.w	r6, [r7, #-4]
 80066ca:	f1a7 0804 	sub.w	r8, r7, #4
 80066ce:	4630      	mov	r0, r6
 80066d0:	f7ff fd4e 	bl	8006170 <__hi0bits>
 80066d4:	f1c0 0320 	rsb	r3, r0, #32
 80066d8:	280a      	cmp	r0, #10
 80066da:	600b      	str	r3, [r1, #0]
 80066dc:	491f      	ldr	r1, [pc, #124]	; (800675c <__b2d+0xa4>)
 80066de:	dc17      	bgt.n	8006710 <__b2d+0x58>
 80066e0:	45c1      	cmp	r9, r8
 80066e2:	bf28      	it	cs
 80066e4:	2200      	movcs	r2, #0
 80066e6:	f1c0 0c0b 	rsb	ip, r0, #11
 80066ea:	fa26 f30c 	lsr.w	r3, r6, ip
 80066ee:	bf38      	it	cc
 80066f0:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 80066f4:	ea43 0501 	orr.w	r5, r3, r1
 80066f8:	f100 0315 	add.w	r3, r0, #21
 80066fc:	fa06 f303 	lsl.w	r3, r6, r3
 8006700:	fa22 f20c 	lsr.w	r2, r2, ip
 8006704:	ea43 0402 	orr.w	r4, r3, r2
 8006708:	4620      	mov	r0, r4
 800670a:	4629      	mov	r1, r5
 800670c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006710:	45c1      	cmp	r9, r8
 8006712:	bf2e      	itee	cs
 8006714:	2200      	movcs	r2, #0
 8006716:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800671a:	f1a7 0808 	subcc.w	r8, r7, #8
 800671e:	f1b0 030b 	subs.w	r3, r0, #11
 8006722:	d016      	beq.n	8006752 <__b2d+0x9a>
 8006724:	f1c3 0720 	rsb	r7, r3, #32
 8006728:	fa22 f107 	lsr.w	r1, r2, r7
 800672c:	45c8      	cmp	r8, r9
 800672e:	fa06 f603 	lsl.w	r6, r6, r3
 8006732:	ea46 0601 	orr.w	r6, r6, r1
 8006736:	bf94      	ite	ls
 8006738:	2100      	movls	r1, #0
 800673a:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 800673e:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 8006742:	fa02 f003 	lsl.w	r0, r2, r3
 8006746:	40f9      	lsrs	r1, r7
 8006748:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800674c:	ea40 0401 	orr.w	r4, r0, r1
 8006750:	e7da      	b.n	8006708 <__b2d+0x50>
 8006752:	4614      	mov	r4, r2
 8006754:	ea46 0501 	orr.w	r5, r6, r1
 8006758:	e7d6      	b.n	8006708 <__b2d+0x50>
 800675a:	bf00      	nop
 800675c:	3ff00000 	.word	0x3ff00000

08006760 <__d2b>:
 8006760:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8006764:	2101      	movs	r1, #1
 8006766:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800676a:	4690      	mov	r8, r2
 800676c:	461d      	mov	r5, r3
 800676e:	f7ff fc0d 	bl	8005f8c <_Balloc>
 8006772:	4604      	mov	r4, r0
 8006774:	b930      	cbnz	r0, 8006784 <__d2b+0x24>
 8006776:	4602      	mov	r2, r0
 8006778:	f240 310a 	movw	r1, #778	; 0x30a
 800677c:	4b24      	ldr	r3, [pc, #144]	; (8006810 <__d2b+0xb0>)
 800677e:	4825      	ldr	r0, [pc, #148]	; (8006814 <__d2b+0xb4>)
 8006780:	f000 fb40 	bl	8006e04 <__assert_func>
 8006784:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8006788:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800678c:	bb2d      	cbnz	r5, 80067da <__d2b+0x7a>
 800678e:	9301      	str	r3, [sp, #4]
 8006790:	f1b8 0300 	subs.w	r3, r8, #0
 8006794:	d026      	beq.n	80067e4 <__d2b+0x84>
 8006796:	4668      	mov	r0, sp
 8006798:	9300      	str	r3, [sp, #0]
 800679a:	f7ff fd09 	bl	80061b0 <__lo0bits>
 800679e:	9900      	ldr	r1, [sp, #0]
 80067a0:	b1f0      	cbz	r0, 80067e0 <__d2b+0x80>
 80067a2:	9a01      	ldr	r2, [sp, #4]
 80067a4:	f1c0 0320 	rsb	r3, r0, #32
 80067a8:	fa02 f303 	lsl.w	r3, r2, r3
 80067ac:	430b      	orrs	r3, r1
 80067ae:	40c2      	lsrs	r2, r0
 80067b0:	6163      	str	r3, [r4, #20]
 80067b2:	9201      	str	r2, [sp, #4]
 80067b4:	9b01      	ldr	r3, [sp, #4]
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	bf14      	ite	ne
 80067ba:	2102      	movne	r1, #2
 80067bc:	2101      	moveq	r1, #1
 80067be:	61a3      	str	r3, [r4, #24]
 80067c0:	6121      	str	r1, [r4, #16]
 80067c2:	b1c5      	cbz	r5, 80067f6 <__d2b+0x96>
 80067c4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80067c8:	4405      	add	r5, r0
 80067ca:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80067ce:	603d      	str	r5, [r7, #0]
 80067d0:	6030      	str	r0, [r6, #0]
 80067d2:	4620      	mov	r0, r4
 80067d4:	b002      	add	sp, #8
 80067d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80067da:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80067de:	e7d6      	b.n	800678e <__d2b+0x2e>
 80067e0:	6161      	str	r1, [r4, #20]
 80067e2:	e7e7      	b.n	80067b4 <__d2b+0x54>
 80067e4:	a801      	add	r0, sp, #4
 80067e6:	f7ff fce3 	bl	80061b0 <__lo0bits>
 80067ea:	2101      	movs	r1, #1
 80067ec:	9b01      	ldr	r3, [sp, #4]
 80067ee:	6121      	str	r1, [r4, #16]
 80067f0:	6163      	str	r3, [r4, #20]
 80067f2:	3020      	adds	r0, #32
 80067f4:	e7e5      	b.n	80067c2 <__d2b+0x62>
 80067f6:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 80067fa:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80067fe:	6038      	str	r0, [r7, #0]
 8006800:	6918      	ldr	r0, [r3, #16]
 8006802:	f7ff fcb5 	bl	8006170 <__hi0bits>
 8006806:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800680a:	6031      	str	r1, [r6, #0]
 800680c:	e7e1      	b.n	80067d2 <__d2b+0x72>
 800680e:	bf00      	nop
 8006810:	08007be8 	.word	0x08007be8
 8006814:	08007c74 	.word	0x08007c74

08006818 <__ratio>:
 8006818:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800681c:	4688      	mov	r8, r1
 800681e:	4669      	mov	r1, sp
 8006820:	4681      	mov	r9, r0
 8006822:	f7ff ff49 	bl	80066b8 <__b2d>
 8006826:	460f      	mov	r7, r1
 8006828:	4604      	mov	r4, r0
 800682a:	460d      	mov	r5, r1
 800682c:	4640      	mov	r0, r8
 800682e:	a901      	add	r1, sp, #4
 8006830:	f7ff ff42 	bl	80066b8 <__b2d>
 8006834:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006838:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800683c:	468b      	mov	fp, r1
 800683e:	eba3 0c02 	sub.w	ip, r3, r2
 8006842:	e9dd 3200 	ldrd	r3, r2, [sp]
 8006846:	1a9b      	subs	r3, r3, r2
 8006848:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800684c:	2b00      	cmp	r3, #0
 800684e:	bfd5      	itete	le
 8006850:	460a      	movle	r2, r1
 8006852:	462a      	movgt	r2, r5
 8006854:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8006858:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800685c:	bfd8      	it	le
 800685e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8006862:	465b      	mov	r3, fp
 8006864:	4602      	mov	r2, r0
 8006866:	4639      	mov	r1, r7
 8006868:	4620      	mov	r0, r4
 800686a:	f7f9 ff5f 	bl	800072c <__aeabi_ddiv>
 800686e:	b003      	add	sp, #12
 8006870:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006874 <__copybits>:
 8006874:	3901      	subs	r1, #1
 8006876:	b570      	push	{r4, r5, r6, lr}
 8006878:	1149      	asrs	r1, r1, #5
 800687a:	6914      	ldr	r4, [r2, #16]
 800687c:	3101      	adds	r1, #1
 800687e:	f102 0314 	add.w	r3, r2, #20
 8006882:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8006886:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800688a:	1f05      	subs	r5, r0, #4
 800688c:	42a3      	cmp	r3, r4
 800688e:	d30c      	bcc.n	80068aa <__copybits+0x36>
 8006890:	1aa3      	subs	r3, r4, r2
 8006892:	3b11      	subs	r3, #17
 8006894:	f023 0303 	bic.w	r3, r3, #3
 8006898:	3211      	adds	r2, #17
 800689a:	42a2      	cmp	r2, r4
 800689c:	bf88      	it	hi
 800689e:	2300      	movhi	r3, #0
 80068a0:	4418      	add	r0, r3
 80068a2:	2300      	movs	r3, #0
 80068a4:	4288      	cmp	r0, r1
 80068a6:	d305      	bcc.n	80068b4 <__copybits+0x40>
 80068a8:	bd70      	pop	{r4, r5, r6, pc}
 80068aa:	f853 6b04 	ldr.w	r6, [r3], #4
 80068ae:	f845 6f04 	str.w	r6, [r5, #4]!
 80068b2:	e7eb      	b.n	800688c <__copybits+0x18>
 80068b4:	f840 3b04 	str.w	r3, [r0], #4
 80068b8:	e7f4      	b.n	80068a4 <__copybits+0x30>

080068ba <__any_on>:
 80068ba:	f100 0214 	add.w	r2, r0, #20
 80068be:	6900      	ldr	r0, [r0, #16]
 80068c0:	114b      	asrs	r3, r1, #5
 80068c2:	4298      	cmp	r0, r3
 80068c4:	b510      	push	{r4, lr}
 80068c6:	db11      	blt.n	80068ec <__any_on+0x32>
 80068c8:	dd0a      	ble.n	80068e0 <__any_on+0x26>
 80068ca:	f011 011f 	ands.w	r1, r1, #31
 80068ce:	d007      	beq.n	80068e0 <__any_on+0x26>
 80068d0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80068d4:	fa24 f001 	lsr.w	r0, r4, r1
 80068d8:	fa00 f101 	lsl.w	r1, r0, r1
 80068dc:	428c      	cmp	r4, r1
 80068de:	d10b      	bne.n	80068f8 <__any_on+0x3e>
 80068e0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80068e4:	4293      	cmp	r3, r2
 80068e6:	d803      	bhi.n	80068f0 <__any_on+0x36>
 80068e8:	2000      	movs	r0, #0
 80068ea:	bd10      	pop	{r4, pc}
 80068ec:	4603      	mov	r3, r0
 80068ee:	e7f7      	b.n	80068e0 <__any_on+0x26>
 80068f0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80068f4:	2900      	cmp	r1, #0
 80068f6:	d0f5      	beq.n	80068e4 <__any_on+0x2a>
 80068f8:	2001      	movs	r0, #1
 80068fa:	e7f6      	b.n	80068ea <__any_on+0x30>

080068fc <_calloc_r>:
 80068fc:	b570      	push	{r4, r5, r6, lr}
 80068fe:	fba1 5402 	umull	r5, r4, r1, r2
 8006902:	b934      	cbnz	r4, 8006912 <_calloc_r+0x16>
 8006904:	4629      	mov	r1, r5
 8006906:	f000 f875 	bl	80069f4 <_malloc_r>
 800690a:	4606      	mov	r6, r0
 800690c:	b928      	cbnz	r0, 800691a <_calloc_r+0x1e>
 800690e:	4630      	mov	r0, r6
 8006910:	bd70      	pop	{r4, r5, r6, pc}
 8006912:	220c      	movs	r2, #12
 8006914:	2600      	movs	r6, #0
 8006916:	6002      	str	r2, [r0, #0]
 8006918:	e7f9      	b.n	800690e <_calloc_r+0x12>
 800691a:	462a      	mov	r2, r5
 800691c:	4621      	mov	r1, r4
 800691e:	f7fc fbf3 	bl	8003108 <memset>
 8006922:	e7f4      	b.n	800690e <_calloc_r+0x12>

08006924 <_free_r>:
 8006924:	b538      	push	{r3, r4, r5, lr}
 8006926:	4605      	mov	r5, r0
 8006928:	2900      	cmp	r1, #0
 800692a:	d040      	beq.n	80069ae <_free_r+0x8a>
 800692c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006930:	1f0c      	subs	r4, r1, #4
 8006932:	2b00      	cmp	r3, #0
 8006934:	bfb8      	it	lt
 8006936:	18e4      	addlt	r4, r4, r3
 8006938:	f000 faae 	bl	8006e98 <__malloc_lock>
 800693c:	4a1c      	ldr	r2, [pc, #112]	; (80069b0 <_free_r+0x8c>)
 800693e:	6813      	ldr	r3, [r2, #0]
 8006940:	b933      	cbnz	r3, 8006950 <_free_r+0x2c>
 8006942:	6063      	str	r3, [r4, #4]
 8006944:	6014      	str	r4, [r2, #0]
 8006946:	4628      	mov	r0, r5
 8006948:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800694c:	f000 baaa 	b.w	8006ea4 <__malloc_unlock>
 8006950:	42a3      	cmp	r3, r4
 8006952:	d908      	bls.n	8006966 <_free_r+0x42>
 8006954:	6820      	ldr	r0, [r4, #0]
 8006956:	1821      	adds	r1, r4, r0
 8006958:	428b      	cmp	r3, r1
 800695a:	bf01      	itttt	eq
 800695c:	6819      	ldreq	r1, [r3, #0]
 800695e:	685b      	ldreq	r3, [r3, #4]
 8006960:	1809      	addeq	r1, r1, r0
 8006962:	6021      	streq	r1, [r4, #0]
 8006964:	e7ed      	b.n	8006942 <_free_r+0x1e>
 8006966:	461a      	mov	r2, r3
 8006968:	685b      	ldr	r3, [r3, #4]
 800696a:	b10b      	cbz	r3, 8006970 <_free_r+0x4c>
 800696c:	42a3      	cmp	r3, r4
 800696e:	d9fa      	bls.n	8006966 <_free_r+0x42>
 8006970:	6811      	ldr	r1, [r2, #0]
 8006972:	1850      	adds	r0, r2, r1
 8006974:	42a0      	cmp	r0, r4
 8006976:	d10b      	bne.n	8006990 <_free_r+0x6c>
 8006978:	6820      	ldr	r0, [r4, #0]
 800697a:	4401      	add	r1, r0
 800697c:	1850      	adds	r0, r2, r1
 800697e:	4283      	cmp	r3, r0
 8006980:	6011      	str	r1, [r2, #0]
 8006982:	d1e0      	bne.n	8006946 <_free_r+0x22>
 8006984:	6818      	ldr	r0, [r3, #0]
 8006986:	685b      	ldr	r3, [r3, #4]
 8006988:	4401      	add	r1, r0
 800698a:	6011      	str	r1, [r2, #0]
 800698c:	6053      	str	r3, [r2, #4]
 800698e:	e7da      	b.n	8006946 <_free_r+0x22>
 8006990:	d902      	bls.n	8006998 <_free_r+0x74>
 8006992:	230c      	movs	r3, #12
 8006994:	602b      	str	r3, [r5, #0]
 8006996:	e7d6      	b.n	8006946 <_free_r+0x22>
 8006998:	6820      	ldr	r0, [r4, #0]
 800699a:	1821      	adds	r1, r4, r0
 800699c:	428b      	cmp	r3, r1
 800699e:	bf01      	itttt	eq
 80069a0:	6819      	ldreq	r1, [r3, #0]
 80069a2:	685b      	ldreq	r3, [r3, #4]
 80069a4:	1809      	addeq	r1, r1, r0
 80069a6:	6021      	streq	r1, [r4, #0]
 80069a8:	6063      	str	r3, [r4, #4]
 80069aa:	6054      	str	r4, [r2, #4]
 80069ac:	e7cb      	b.n	8006946 <_free_r+0x22>
 80069ae:	bd38      	pop	{r3, r4, r5, pc}
 80069b0:	20000294 	.word	0x20000294

080069b4 <sbrk_aligned>:
 80069b4:	b570      	push	{r4, r5, r6, lr}
 80069b6:	4e0e      	ldr	r6, [pc, #56]	; (80069f0 <sbrk_aligned+0x3c>)
 80069b8:	460c      	mov	r4, r1
 80069ba:	6831      	ldr	r1, [r6, #0]
 80069bc:	4605      	mov	r5, r0
 80069be:	b911      	cbnz	r1, 80069c6 <sbrk_aligned+0x12>
 80069c0:	f000 f9ee 	bl	8006da0 <_sbrk_r>
 80069c4:	6030      	str	r0, [r6, #0]
 80069c6:	4621      	mov	r1, r4
 80069c8:	4628      	mov	r0, r5
 80069ca:	f000 f9e9 	bl	8006da0 <_sbrk_r>
 80069ce:	1c43      	adds	r3, r0, #1
 80069d0:	d00a      	beq.n	80069e8 <sbrk_aligned+0x34>
 80069d2:	1cc4      	adds	r4, r0, #3
 80069d4:	f024 0403 	bic.w	r4, r4, #3
 80069d8:	42a0      	cmp	r0, r4
 80069da:	d007      	beq.n	80069ec <sbrk_aligned+0x38>
 80069dc:	1a21      	subs	r1, r4, r0
 80069de:	4628      	mov	r0, r5
 80069e0:	f000 f9de 	bl	8006da0 <_sbrk_r>
 80069e4:	3001      	adds	r0, #1
 80069e6:	d101      	bne.n	80069ec <sbrk_aligned+0x38>
 80069e8:	f04f 34ff 	mov.w	r4, #4294967295
 80069ec:	4620      	mov	r0, r4
 80069ee:	bd70      	pop	{r4, r5, r6, pc}
 80069f0:	20000298 	.word	0x20000298

080069f4 <_malloc_r>:
 80069f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80069f8:	1ccd      	adds	r5, r1, #3
 80069fa:	f025 0503 	bic.w	r5, r5, #3
 80069fe:	3508      	adds	r5, #8
 8006a00:	2d0c      	cmp	r5, #12
 8006a02:	bf38      	it	cc
 8006a04:	250c      	movcc	r5, #12
 8006a06:	2d00      	cmp	r5, #0
 8006a08:	4607      	mov	r7, r0
 8006a0a:	db01      	blt.n	8006a10 <_malloc_r+0x1c>
 8006a0c:	42a9      	cmp	r1, r5
 8006a0e:	d905      	bls.n	8006a1c <_malloc_r+0x28>
 8006a10:	230c      	movs	r3, #12
 8006a12:	2600      	movs	r6, #0
 8006a14:	603b      	str	r3, [r7, #0]
 8006a16:	4630      	mov	r0, r6
 8006a18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006a1c:	4e2e      	ldr	r6, [pc, #184]	; (8006ad8 <_malloc_r+0xe4>)
 8006a1e:	f000 fa3b 	bl	8006e98 <__malloc_lock>
 8006a22:	6833      	ldr	r3, [r6, #0]
 8006a24:	461c      	mov	r4, r3
 8006a26:	bb34      	cbnz	r4, 8006a76 <_malloc_r+0x82>
 8006a28:	4629      	mov	r1, r5
 8006a2a:	4638      	mov	r0, r7
 8006a2c:	f7ff ffc2 	bl	80069b4 <sbrk_aligned>
 8006a30:	1c43      	adds	r3, r0, #1
 8006a32:	4604      	mov	r4, r0
 8006a34:	d14d      	bne.n	8006ad2 <_malloc_r+0xde>
 8006a36:	6834      	ldr	r4, [r6, #0]
 8006a38:	4626      	mov	r6, r4
 8006a3a:	2e00      	cmp	r6, #0
 8006a3c:	d140      	bne.n	8006ac0 <_malloc_r+0xcc>
 8006a3e:	6823      	ldr	r3, [r4, #0]
 8006a40:	4631      	mov	r1, r6
 8006a42:	4638      	mov	r0, r7
 8006a44:	eb04 0803 	add.w	r8, r4, r3
 8006a48:	f000 f9aa 	bl	8006da0 <_sbrk_r>
 8006a4c:	4580      	cmp	r8, r0
 8006a4e:	d13a      	bne.n	8006ac6 <_malloc_r+0xd2>
 8006a50:	6821      	ldr	r1, [r4, #0]
 8006a52:	3503      	adds	r5, #3
 8006a54:	1a6d      	subs	r5, r5, r1
 8006a56:	f025 0503 	bic.w	r5, r5, #3
 8006a5a:	3508      	adds	r5, #8
 8006a5c:	2d0c      	cmp	r5, #12
 8006a5e:	bf38      	it	cc
 8006a60:	250c      	movcc	r5, #12
 8006a62:	4638      	mov	r0, r7
 8006a64:	4629      	mov	r1, r5
 8006a66:	f7ff ffa5 	bl	80069b4 <sbrk_aligned>
 8006a6a:	3001      	adds	r0, #1
 8006a6c:	d02b      	beq.n	8006ac6 <_malloc_r+0xd2>
 8006a6e:	6823      	ldr	r3, [r4, #0]
 8006a70:	442b      	add	r3, r5
 8006a72:	6023      	str	r3, [r4, #0]
 8006a74:	e00e      	b.n	8006a94 <_malloc_r+0xa0>
 8006a76:	6822      	ldr	r2, [r4, #0]
 8006a78:	1b52      	subs	r2, r2, r5
 8006a7a:	d41e      	bmi.n	8006aba <_malloc_r+0xc6>
 8006a7c:	2a0b      	cmp	r2, #11
 8006a7e:	d916      	bls.n	8006aae <_malloc_r+0xba>
 8006a80:	1961      	adds	r1, r4, r5
 8006a82:	42a3      	cmp	r3, r4
 8006a84:	6025      	str	r5, [r4, #0]
 8006a86:	bf18      	it	ne
 8006a88:	6059      	strne	r1, [r3, #4]
 8006a8a:	6863      	ldr	r3, [r4, #4]
 8006a8c:	bf08      	it	eq
 8006a8e:	6031      	streq	r1, [r6, #0]
 8006a90:	5162      	str	r2, [r4, r5]
 8006a92:	604b      	str	r3, [r1, #4]
 8006a94:	4638      	mov	r0, r7
 8006a96:	f104 060b 	add.w	r6, r4, #11
 8006a9a:	f000 fa03 	bl	8006ea4 <__malloc_unlock>
 8006a9e:	f026 0607 	bic.w	r6, r6, #7
 8006aa2:	1d23      	adds	r3, r4, #4
 8006aa4:	1af2      	subs	r2, r6, r3
 8006aa6:	d0b6      	beq.n	8006a16 <_malloc_r+0x22>
 8006aa8:	1b9b      	subs	r3, r3, r6
 8006aaa:	50a3      	str	r3, [r4, r2]
 8006aac:	e7b3      	b.n	8006a16 <_malloc_r+0x22>
 8006aae:	6862      	ldr	r2, [r4, #4]
 8006ab0:	42a3      	cmp	r3, r4
 8006ab2:	bf0c      	ite	eq
 8006ab4:	6032      	streq	r2, [r6, #0]
 8006ab6:	605a      	strne	r2, [r3, #4]
 8006ab8:	e7ec      	b.n	8006a94 <_malloc_r+0xa0>
 8006aba:	4623      	mov	r3, r4
 8006abc:	6864      	ldr	r4, [r4, #4]
 8006abe:	e7b2      	b.n	8006a26 <_malloc_r+0x32>
 8006ac0:	4634      	mov	r4, r6
 8006ac2:	6876      	ldr	r6, [r6, #4]
 8006ac4:	e7b9      	b.n	8006a3a <_malloc_r+0x46>
 8006ac6:	230c      	movs	r3, #12
 8006ac8:	4638      	mov	r0, r7
 8006aca:	603b      	str	r3, [r7, #0]
 8006acc:	f000 f9ea 	bl	8006ea4 <__malloc_unlock>
 8006ad0:	e7a1      	b.n	8006a16 <_malloc_r+0x22>
 8006ad2:	6025      	str	r5, [r4, #0]
 8006ad4:	e7de      	b.n	8006a94 <_malloc_r+0xa0>
 8006ad6:	bf00      	nop
 8006ad8:	20000294 	.word	0x20000294

08006adc <__ssputs_r>:
 8006adc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ae0:	688e      	ldr	r6, [r1, #8]
 8006ae2:	4682      	mov	sl, r0
 8006ae4:	429e      	cmp	r6, r3
 8006ae6:	460c      	mov	r4, r1
 8006ae8:	4690      	mov	r8, r2
 8006aea:	461f      	mov	r7, r3
 8006aec:	d838      	bhi.n	8006b60 <__ssputs_r+0x84>
 8006aee:	898a      	ldrh	r2, [r1, #12]
 8006af0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006af4:	d032      	beq.n	8006b5c <__ssputs_r+0x80>
 8006af6:	6825      	ldr	r5, [r4, #0]
 8006af8:	6909      	ldr	r1, [r1, #16]
 8006afa:	3301      	adds	r3, #1
 8006afc:	eba5 0901 	sub.w	r9, r5, r1
 8006b00:	6965      	ldr	r5, [r4, #20]
 8006b02:	444b      	add	r3, r9
 8006b04:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006b08:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006b0c:	106d      	asrs	r5, r5, #1
 8006b0e:	429d      	cmp	r5, r3
 8006b10:	bf38      	it	cc
 8006b12:	461d      	movcc	r5, r3
 8006b14:	0553      	lsls	r3, r2, #21
 8006b16:	d531      	bpl.n	8006b7c <__ssputs_r+0xa0>
 8006b18:	4629      	mov	r1, r5
 8006b1a:	f7ff ff6b 	bl	80069f4 <_malloc_r>
 8006b1e:	4606      	mov	r6, r0
 8006b20:	b950      	cbnz	r0, 8006b38 <__ssputs_r+0x5c>
 8006b22:	230c      	movs	r3, #12
 8006b24:	f04f 30ff 	mov.w	r0, #4294967295
 8006b28:	f8ca 3000 	str.w	r3, [sl]
 8006b2c:	89a3      	ldrh	r3, [r4, #12]
 8006b2e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006b32:	81a3      	strh	r3, [r4, #12]
 8006b34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b38:	464a      	mov	r2, r9
 8006b3a:	6921      	ldr	r1, [r4, #16]
 8006b3c:	f7ff fa18 	bl	8005f70 <memcpy>
 8006b40:	89a3      	ldrh	r3, [r4, #12]
 8006b42:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006b46:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006b4a:	81a3      	strh	r3, [r4, #12]
 8006b4c:	6126      	str	r6, [r4, #16]
 8006b4e:	444e      	add	r6, r9
 8006b50:	6026      	str	r6, [r4, #0]
 8006b52:	463e      	mov	r6, r7
 8006b54:	6165      	str	r5, [r4, #20]
 8006b56:	eba5 0509 	sub.w	r5, r5, r9
 8006b5a:	60a5      	str	r5, [r4, #8]
 8006b5c:	42be      	cmp	r6, r7
 8006b5e:	d900      	bls.n	8006b62 <__ssputs_r+0x86>
 8006b60:	463e      	mov	r6, r7
 8006b62:	4632      	mov	r2, r6
 8006b64:	4641      	mov	r1, r8
 8006b66:	6820      	ldr	r0, [r4, #0]
 8006b68:	f000 f97c 	bl	8006e64 <memmove>
 8006b6c:	68a3      	ldr	r3, [r4, #8]
 8006b6e:	2000      	movs	r0, #0
 8006b70:	1b9b      	subs	r3, r3, r6
 8006b72:	60a3      	str	r3, [r4, #8]
 8006b74:	6823      	ldr	r3, [r4, #0]
 8006b76:	4433      	add	r3, r6
 8006b78:	6023      	str	r3, [r4, #0]
 8006b7a:	e7db      	b.n	8006b34 <__ssputs_r+0x58>
 8006b7c:	462a      	mov	r2, r5
 8006b7e:	f000 f997 	bl	8006eb0 <_realloc_r>
 8006b82:	4606      	mov	r6, r0
 8006b84:	2800      	cmp	r0, #0
 8006b86:	d1e1      	bne.n	8006b4c <__ssputs_r+0x70>
 8006b88:	4650      	mov	r0, sl
 8006b8a:	6921      	ldr	r1, [r4, #16]
 8006b8c:	f7ff feca 	bl	8006924 <_free_r>
 8006b90:	e7c7      	b.n	8006b22 <__ssputs_r+0x46>
	...

08006b94 <_svfiprintf_r>:
 8006b94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b98:	4698      	mov	r8, r3
 8006b9a:	898b      	ldrh	r3, [r1, #12]
 8006b9c:	4607      	mov	r7, r0
 8006b9e:	061b      	lsls	r3, r3, #24
 8006ba0:	460d      	mov	r5, r1
 8006ba2:	4614      	mov	r4, r2
 8006ba4:	b09d      	sub	sp, #116	; 0x74
 8006ba6:	d50e      	bpl.n	8006bc6 <_svfiprintf_r+0x32>
 8006ba8:	690b      	ldr	r3, [r1, #16]
 8006baa:	b963      	cbnz	r3, 8006bc6 <_svfiprintf_r+0x32>
 8006bac:	2140      	movs	r1, #64	; 0x40
 8006bae:	f7ff ff21 	bl	80069f4 <_malloc_r>
 8006bb2:	6028      	str	r0, [r5, #0]
 8006bb4:	6128      	str	r0, [r5, #16]
 8006bb6:	b920      	cbnz	r0, 8006bc2 <_svfiprintf_r+0x2e>
 8006bb8:	230c      	movs	r3, #12
 8006bba:	603b      	str	r3, [r7, #0]
 8006bbc:	f04f 30ff 	mov.w	r0, #4294967295
 8006bc0:	e0d1      	b.n	8006d66 <_svfiprintf_r+0x1d2>
 8006bc2:	2340      	movs	r3, #64	; 0x40
 8006bc4:	616b      	str	r3, [r5, #20]
 8006bc6:	2300      	movs	r3, #0
 8006bc8:	9309      	str	r3, [sp, #36]	; 0x24
 8006bca:	2320      	movs	r3, #32
 8006bcc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006bd0:	2330      	movs	r3, #48	; 0x30
 8006bd2:	f04f 0901 	mov.w	r9, #1
 8006bd6:	f8cd 800c 	str.w	r8, [sp, #12]
 8006bda:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8006d80 <_svfiprintf_r+0x1ec>
 8006bde:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006be2:	4623      	mov	r3, r4
 8006be4:	469a      	mov	sl, r3
 8006be6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006bea:	b10a      	cbz	r2, 8006bf0 <_svfiprintf_r+0x5c>
 8006bec:	2a25      	cmp	r2, #37	; 0x25
 8006bee:	d1f9      	bne.n	8006be4 <_svfiprintf_r+0x50>
 8006bf0:	ebba 0b04 	subs.w	fp, sl, r4
 8006bf4:	d00b      	beq.n	8006c0e <_svfiprintf_r+0x7a>
 8006bf6:	465b      	mov	r3, fp
 8006bf8:	4622      	mov	r2, r4
 8006bfa:	4629      	mov	r1, r5
 8006bfc:	4638      	mov	r0, r7
 8006bfe:	f7ff ff6d 	bl	8006adc <__ssputs_r>
 8006c02:	3001      	adds	r0, #1
 8006c04:	f000 80aa 	beq.w	8006d5c <_svfiprintf_r+0x1c8>
 8006c08:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006c0a:	445a      	add	r2, fp
 8006c0c:	9209      	str	r2, [sp, #36]	; 0x24
 8006c0e:	f89a 3000 	ldrb.w	r3, [sl]
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	f000 80a2 	beq.w	8006d5c <_svfiprintf_r+0x1c8>
 8006c18:	2300      	movs	r3, #0
 8006c1a:	f04f 32ff 	mov.w	r2, #4294967295
 8006c1e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006c22:	f10a 0a01 	add.w	sl, sl, #1
 8006c26:	9304      	str	r3, [sp, #16]
 8006c28:	9307      	str	r3, [sp, #28]
 8006c2a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006c2e:	931a      	str	r3, [sp, #104]	; 0x68
 8006c30:	4654      	mov	r4, sl
 8006c32:	2205      	movs	r2, #5
 8006c34:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c38:	4851      	ldr	r0, [pc, #324]	; (8006d80 <_svfiprintf_r+0x1ec>)
 8006c3a:	f7ff f98b 	bl	8005f54 <memchr>
 8006c3e:	9a04      	ldr	r2, [sp, #16]
 8006c40:	b9d8      	cbnz	r0, 8006c7a <_svfiprintf_r+0xe6>
 8006c42:	06d0      	lsls	r0, r2, #27
 8006c44:	bf44      	itt	mi
 8006c46:	2320      	movmi	r3, #32
 8006c48:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006c4c:	0711      	lsls	r1, r2, #28
 8006c4e:	bf44      	itt	mi
 8006c50:	232b      	movmi	r3, #43	; 0x2b
 8006c52:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006c56:	f89a 3000 	ldrb.w	r3, [sl]
 8006c5a:	2b2a      	cmp	r3, #42	; 0x2a
 8006c5c:	d015      	beq.n	8006c8a <_svfiprintf_r+0xf6>
 8006c5e:	4654      	mov	r4, sl
 8006c60:	2000      	movs	r0, #0
 8006c62:	f04f 0c0a 	mov.w	ip, #10
 8006c66:	9a07      	ldr	r2, [sp, #28]
 8006c68:	4621      	mov	r1, r4
 8006c6a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006c6e:	3b30      	subs	r3, #48	; 0x30
 8006c70:	2b09      	cmp	r3, #9
 8006c72:	d94e      	bls.n	8006d12 <_svfiprintf_r+0x17e>
 8006c74:	b1b0      	cbz	r0, 8006ca4 <_svfiprintf_r+0x110>
 8006c76:	9207      	str	r2, [sp, #28]
 8006c78:	e014      	b.n	8006ca4 <_svfiprintf_r+0x110>
 8006c7a:	eba0 0308 	sub.w	r3, r0, r8
 8006c7e:	fa09 f303 	lsl.w	r3, r9, r3
 8006c82:	4313      	orrs	r3, r2
 8006c84:	46a2      	mov	sl, r4
 8006c86:	9304      	str	r3, [sp, #16]
 8006c88:	e7d2      	b.n	8006c30 <_svfiprintf_r+0x9c>
 8006c8a:	9b03      	ldr	r3, [sp, #12]
 8006c8c:	1d19      	adds	r1, r3, #4
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	9103      	str	r1, [sp, #12]
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	bfbb      	ittet	lt
 8006c96:	425b      	neglt	r3, r3
 8006c98:	f042 0202 	orrlt.w	r2, r2, #2
 8006c9c:	9307      	strge	r3, [sp, #28]
 8006c9e:	9307      	strlt	r3, [sp, #28]
 8006ca0:	bfb8      	it	lt
 8006ca2:	9204      	strlt	r2, [sp, #16]
 8006ca4:	7823      	ldrb	r3, [r4, #0]
 8006ca6:	2b2e      	cmp	r3, #46	; 0x2e
 8006ca8:	d10c      	bne.n	8006cc4 <_svfiprintf_r+0x130>
 8006caa:	7863      	ldrb	r3, [r4, #1]
 8006cac:	2b2a      	cmp	r3, #42	; 0x2a
 8006cae:	d135      	bne.n	8006d1c <_svfiprintf_r+0x188>
 8006cb0:	9b03      	ldr	r3, [sp, #12]
 8006cb2:	3402      	adds	r4, #2
 8006cb4:	1d1a      	adds	r2, r3, #4
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	9203      	str	r2, [sp, #12]
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	bfb8      	it	lt
 8006cbe:	f04f 33ff 	movlt.w	r3, #4294967295
 8006cc2:	9305      	str	r3, [sp, #20]
 8006cc4:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8006d84 <_svfiprintf_r+0x1f0>
 8006cc8:	2203      	movs	r2, #3
 8006cca:	4650      	mov	r0, sl
 8006ccc:	7821      	ldrb	r1, [r4, #0]
 8006cce:	f7ff f941 	bl	8005f54 <memchr>
 8006cd2:	b140      	cbz	r0, 8006ce6 <_svfiprintf_r+0x152>
 8006cd4:	2340      	movs	r3, #64	; 0x40
 8006cd6:	eba0 000a 	sub.w	r0, r0, sl
 8006cda:	fa03 f000 	lsl.w	r0, r3, r0
 8006cde:	9b04      	ldr	r3, [sp, #16]
 8006ce0:	3401      	adds	r4, #1
 8006ce2:	4303      	orrs	r3, r0
 8006ce4:	9304      	str	r3, [sp, #16]
 8006ce6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006cea:	2206      	movs	r2, #6
 8006cec:	4826      	ldr	r0, [pc, #152]	; (8006d88 <_svfiprintf_r+0x1f4>)
 8006cee:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006cf2:	f7ff f92f 	bl	8005f54 <memchr>
 8006cf6:	2800      	cmp	r0, #0
 8006cf8:	d038      	beq.n	8006d6c <_svfiprintf_r+0x1d8>
 8006cfa:	4b24      	ldr	r3, [pc, #144]	; (8006d8c <_svfiprintf_r+0x1f8>)
 8006cfc:	bb1b      	cbnz	r3, 8006d46 <_svfiprintf_r+0x1b2>
 8006cfe:	9b03      	ldr	r3, [sp, #12]
 8006d00:	3307      	adds	r3, #7
 8006d02:	f023 0307 	bic.w	r3, r3, #7
 8006d06:	3308      	adds	r3, #8
 8006d08:	9303      	str	r3, [sp, #12]
 8006d0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d0c:	4433      	add	r3, r6
 8006d0e:	9309      	str	r3, [sp, #36]	; 0x24
 8006d10:	e767      	b.n	8006be2 <_svfiprintf_r+0x4e>
 8006d12:	460c      	mov	r4, r1
 8006d14:	2001      	movs	r0, #1
 8006d16:	fb0c 3202 	mla	r2, ip, r2, r3
 8006d1a:	e7a5      	b.n	8006c68 <_svfiprintf_r+0xd4>
 8006d1c:	2300      	movs	r3, #0
 8006d1e:	f04f 0c0a 	mov.w	ip, #10
 8006d22:	4619      	mov	r1, r3
 8006d24:	3401      	adds	r4, #1
 8006d26:	9305      	str	r3, [sp, #20]
 8006d28:	4620      	mov	r0, r4
 8006d2a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006d2e:	3a30      	subs	r2, #48	; 0x30
 8006d30:	2a09      	cmp	r2, #9
 8006d32:	d903      	bls.n	8006d3c <_svfiprintf_r+0x1a8>
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d0c5      	beq.n	8006cc4 <_svfiprintf_r+0x130>
 8006d38:	9105      	str	r1, [sp, #20]
 8006d3a:	e7c3      	b.n	8006cc4 <_svfiprintf_r+0x130>
 8006d3c:	4604      	mov	r4, r0
 8006d3e:	2301      	movs	r3, #1
 8006d40:	fb0c 2101 	mla	r1, ip, r1, r2
 8006d44:	e7f0      	b.n	8006d28 <_svfiprintf_r+0x194>
 8006d46:	ab03      	add	r3, sp, #12
 8006d48:	9300      	str	r3, [sp, #0]
 8006d4a:	462a      	mov	r2, r5
 8006d4c:	4638      	mov	r0, r7
 8006d4e:	4b10      	ldr	r3, [pc, #64]	; (8006d90 <_svfiprintf_r+0x1fc>)
 8006d50:	a904      	add	r1, sp, #16
 8006d52:	f7fc fa7f 	bl	8003254 <_printf_float>
 8006d56:	1c42      	adds	r2, r0, #1
 8006d58:	4606      	mov	r6, r0
 8006d5a:	d1d6      	bne.n	8006d0a <_svfiprintf_r+0x176>
 8006d5c:	89ab      	ldrh	r3, [r5, #12]
 8006d5e:	065b      	lsls	r3, r3, #25
 8006d60:	f53f af2c 	bmi.w	8006bbc <_svfiprintf_r+0x28>
 8006d64:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006d66:	b01d      	add	sp, #116	; 0x74
 8006d68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d6c:	ab03      	add	r3, sp, #12
 8006d6e:	9300      	str	r3, [sp, #0]
 8006d70:	462a      	mov	r2, r5
 8006d72:	4638      	mov	r0, r7
 8006d74:	4b06      	ldr	r3, [pc, #24]	; (8006d90 <_svfiprintf_r+0x1fc>)
 8006d76:	a904      	add	r1, sp, #16
 8006d78:	f7fc fd08 	bl	800378c <_printf_i>
 8006d7c:	e7eb      	b.n	8006d56 <_svfiprintf_r+0x1c2>
 8006d7e:	bf00      	nop
 8006d80:	08007dcc 	.word	0x08007dcc
 8006d84:	08007dd2 	.word	0x08007dd2
 8006d88:	08007dd6 	.word	0x08007dd6
 8006d8c:	08003255 	.word	0x08003255
 8006d90:	08006add 	.word	0x08006add

08006d94 <nan>:
 8006d94:	2000      	movs	r0, #0
 8006d96:	4901      	ldr	r1, [pc, #4]	; (8006d9c <nan+0x8>)
 8006d98:	4770      	bx	lr
 8006d9a:	bf00      	nop
 8006d9c:	7ff80000 	.word	0x7ff80000

08006da0 <_sbrk_r>:
 8006da0:	b538      	push	{r3, r4, r5, lr}
 8006da2:	2300      	movs	r3, #0
 8006da4:	4d05      	ldr	r5, [pc, #20]	; (8006dbc <_sbrk_r+0x1c>)
 8006da6:	4604      	mov	r4, r0
 8006da8:	4608      	mov	r0, r1
 8006daa:	602b      	str	r3, [r5, #0]
 8006dac:	f7fa fabe 	bl	800132c <_sbrk>
 8006db0:	1c43      	adds	r3, r0, #1
 8006db2:	d102      	bne.n	8006dba <_sbrk_r+0x1a>
 8006db4:	682b      	ldr	r3, [r5, #0]
 8006db6:	b103      	cbz	r3, 8006dba <_sbrk_r+0x1a>
 8006db8:	6023      	str	r3, [r4, #0]
 8006dba:	bd38      	pop	{r3, r4, r5, pc}
 8006dbc:	2000029c 	.word	0x2000029c

08006dc0 <strncmp>:
 8006dc0:	4603      	mov	r3, r0
 8006dc2:	b510      	push	{r4, lr}
 8006dc4:	b172      	cbz	r2, 8006de4 <strncmp+0x24>
 8006dc6:	3901      	subs	r1, #1
 8006dc8:	1884      	adds	r4, r0, r2
 8006dca:	f813 0b01 	ldrb.w	r0, [r3], #1
 8006dce:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8006dd2:	4290      	cmp	r0, r2
 8006dd4:	d101      	bne.n	8006dda <strncmp+0x1a>
 8006dd6:	42a3      	cmp	r3, r4
 8006dd8:	d101      	bne.n	8006dde <strncmp+0x1e>
 8006dda:	1a80      	subs	r0, r0, r2
 8006ddc:	bd10      	pop	{r4, pc}
 8006dde:	2800      	cmp	r0, #0
 8006de0:	d1f3      	bne.n	8006dca <strncmp+0xa>
 8006de2:	e7fa      	b.n	8006dda <strncmp+0x1a>
 8006de4:	4610      	mov	r0, r2
 8006de6:	e7f9      	b.n	8006ddc <strncmp+0x1c>

08006de8 <__ascii_wctomb>:
 8006de8:	4603      	mov	r3, r0
 8006dea:	4608      	mov	r0, r1
 8006dec:	b141      	cbz	r1, 8006e00 <__ascii_wctomb+0x18>
 8006dee:	2aff      	cmp	r2, #255	; 0xff
 8006df0:	d904      	bls.n	8006dfc <__ascii_wctomb+0x14>
 8006df2:	228a      	movs	r2, #138	; 0x8a
 8006df4:	f04f 30ff 	mov.w	r0, #4294967295
 8006df8:	601a      	str	r2, [r3, #0]
 8006dfa:	4770      	bx	lr
 8006dfc:	2001      	movs	r0, #1
 8006dfe:	700a      	strb	r2, [r1, #0]
 8006e00:	4770      	bx	lr
	...

08006e04 <__assert_func>:
 8006e04:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006e06:	4614      	mov	r4, r2
 8006e08:	461a      	mov	r2, r3
 8006e0a:	4b09      	ldr	r3, [pc, #36]	; (8006e30 <__assert_func+0x2c>)
 8006e0c:	4605      	mov	r5, r0
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	68d8      	ldr	r0, [r3, #12]
 8006e12:	b14c      	cbz	r4, 8006e28 <__assert_func+0x24>
 8006e14:	4b07      	ldr	r3, [pc, #28]	; (8006e34 <__assert_func+0x30>)
 8006e16:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006e1a:	9100      	str	r1, [sp, #0]
 8006e1c:	462b      	mov	r3, r5
 8006e1e:	4906      	ldr	r1, [pc, #24]	; (8006e38 <__assert_func+0x34>)
 8006e20:	f000 f80e 	bl	8006e40 <fiprintf>
 8006e24:	f000 fa8a 	bl	800733c <abort>
 8006e28:	4b04      	ldr	r3, [pc, #16]	; (8006e3c <__assert_func+0x38>)
 8006e2a:	461c      	mov	r4, r3
 8006e2c:	e7f3      	b.n	8006e16 <__assert_func+0x12>
 8006e2e:	bf00      	nop
 8006e30:	2000000c 	.word	0x2000000c
 8006e34:	08007ddd 	.word	0x08007ddd
 8006e38:	08007dea 	.word	0x08007dea
 8006e3c:	08007e18 	.word	0x08007e18

08006e40 <fiprintf>:
 8006e40:	b40e      	push	{r1, r2, r3}
 8006e42:	b503      	push	{r0, r1, lr}
 8006e44:	4601      	mov	r1, r0
 8006e46:	ab03      	add	r3, sp, #12
 8006e48:	4805      	ldr	r0, [pc, #20]	; (8006e60 <fiprintf+0x20>)
 8006e4a:	f853 2b04 	ldr.w	r2, [r3], #4
 8006e4e:	6800      	ldr	r0, [r0, #0]
 8006e50:	9301      	str	r3, [sp, #4]
 8006e52:	f000 f883 	bl	8006f5c <_vfiprintf_r>
 8006e56:	b002      	add	sp, #8
 8006e58:	f85d eb04 	ldr.w	lr, [sp], #4
 8006e5c:	b003      	add	sp, #12
 8006e5e:	4770      	bx	lr
 8006e60:	2000000c 	.word	0x2000000c

08006e64 <memmove>:
 8006e64:	4288      	cmp	r0, r1
 8006e66:	b510      	push	{r4, lr}
 8006e68:	eb01 0402 	add.w	r4, r1, r2
 8006e6c:	d902      	bls.n	8006e74 <memmove+0x10>
 8006e6e:	4284      	cmp	r4, r0
 8006e70:	4623      	mov	r3, r4
 8006e72:	d807      	bhi.n	8006e84 <memmove+0x20>
 8006e74:	1e43      	subs	r3, r0, #1
 8006e76:	42a1      	cmp	r1, r4
 8006e78:	d008      	beq.n	8006e8c <memmove+0x28>
 8006e7a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006e7e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006e82:	e7f8      	b.n	8006e76 <memmove+0x12>
 8006e84:	4601      	mov	r1, r0
 8006e86:	4402      	add	r2, r0
 8006e88:	428a      	cmp	r2, r1
 8006e8a:	d100      	bne.n	8006e8e <memmove+0x2a>
 8006e8c:	bd10      	pop	{r4, pc}
 8006e8e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006e92:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006e96:	e7f7      	b.n	8006e88 <memmove+0x24>

08006e98 <__malloc_lock>:
 8006e98:	4801      	ldr	r0, [pc, #4]	; (8006ea0 <__malloc_lock+0x8>)
 8006e9a:	f000 bc0b 	b.w	80076b4 <__retarget_lock_acquire_recursive>
 8006e9e:	bf00      	nop
 8006ea0:	200002a0 	.word	0x200002a0

08006ea4 <__malloc_unlock>:
 8006ea4:	4801      	ldr	r0, [pc, #4]	; (8006eac <__malloc_unlock+0x8>)
 8006ea6:	f000 bc06 	b.w	80076b6 <__retarget_lock_release_recursive>
 8006eaa:	bf00      	nop
 8006eac:	200002a0 	.word	0x200002a0

08006eb0 <_realloc_r>:
 8006eb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006eb4:	4680      	mov	r8, r0
 8006eb6:	4614      	mov	r4, r2
 8006eb8:	460e      	mov	r6, r1
 8006eba:	b921      	cbnz	r1, 8006ec6 <_realloc_r+0x16>
 8006ebc:	4611      	mov	r1, r2
 8006ebe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006ec2:	f7ff bd97 	b.w	80069f4 <_malloc_r>
 8006ec6:	b92a      	cbnz	r2, 8006ed4 <_realloc_r+0x24>
 8006ec8:	f7ff fd2c 	bl	8006924 <_free_r>
 8006ecc:	4625      	mov	r5, r4
 8006ece:	4628      	mov	r0, r5
 8006ed0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006ed4:	f000 fc56 	bl	8007784 <_malloc_usable_size_r>
 8006ed8:	4284      	cmp	r4, r0
 8006eda:	4607      	mov	r7, r0
 8006edc:	d802      	bhi.n	8006ee4 <_realloc_r+0x34>
 8006ede:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006ee2:	d812      	bhi.n	8006f0a <_realloc_r+0x5a>
 8006ee4:	4621      	mov	r1, r4
 8006ee6:	4640      	mov	r0, r8
 8006ee8:	f7ff fd84 	bl	80069f4 <_malloc_r>
 8006eec:	4605      	mov	r5, r0
 8006eee:	2800      	cmp	r0, #0
 8006ef0:	d0ed      	beq.n	8006ece <_realloc_r+0x1e>
 8006ef2:	42bc      	cmp	r4, r7
 8006ef4:	4622      	mov	r2, r4
 8006ef6:	4631      	mov	r1, r6
 8006ef8:	bf28      	it	cs
 8006efa:	463a      	movcs	r2, r7
 8006efc:	f7ff f838 	bl	8005f70 <memcpy>
 8006f00:	4631      	mov	r1, r6
 8006f02:	4640      	mov	r0, r8
 8006f04:	f7ff fd0e 	bl	8006924 <_free_r>
 8006f08:	e7e1      	b.n	8006ece <_realloc_r+0x1e>
 8006f0a:	4635      	mov	r5, r6
 8006f0c:	e7df      	b.n	8006ece <_realloc_r+0x1e>

08006f0e <__sfputc_r>:
 8006f0e:	6893      	ldr	r3, [r2, #8]
 8006f10:	b410      	push	{r4}
 8006f12:	3b01      	subs	r3, #1
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	6093      	str	r3, [r2, #8]
 8006f18:	da07      	bge.n	8006f2a <__sfputc_r+0x1c>
 8006f1a:	6994      	ldr	r4, [r2, #24]
 8006f1c:	42a3      	cmp	r3, r4
 8006f1e:	db01      	blt.n	8006f24 <__sfputc_r+0x16>
 8006f20:	290a      	cmp	r1, #10
 8006f22:	d102      	bne.n	8006f2a <__sfputc_r+0x1c>
 8006f24:	bc10      	pop	{r4}
 8006f26:	f000 b949 	b.w	80071bc <__swbuf_r>
 8006f2a:	6813      	ldr	r3, [r2, #0]
 8006f2c:	1c58      	adds	r0, r3, #1
 8006f2e:	6010      	str	r0, [r2, #0]
 8006f30:	7019      	strb	r1, [r3, #0]
 8006f32:	4608      	mov	r0, r1
 8006f34:	bc10      	pop	{r4}
 8006f36:	4770      	bx	lr

08006f38 <__sfputs_r>:
 8006f38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f3a:	4606      	mov	r6, r0
 8006f3c:	460f      	mov	r7, r1
 8006f3e:	4614      	mov	r4, r2
 8006f40:	18d5      	adds	r5, r2, r3
 8006f42:	42ac      	cmp	r4, r5
 8006f44:	d101      	bne.n	8006f4a <__sfputs_r+0x12>
 8006f46:	2000      	movs	r0, #0
 8006f48:	e007      	b.n	8006f5a <__sfputs_r+0x22>
 8006f4a:	463a      	mov	r2, r7
 8006f4c:	4630      	mov	r0, r6
 8006f4e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006f52:	f7ff ffdc 	bl	8006f0e <__sfputc_r>
 8006f56:	1c43      	adds	r3, r0, #1
 8006f58:	d1f3      	bne.n	8006f42 <__sfputs_r+0xa>
 8006f5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006f5c <_vfiprintf_r>:
 8006f5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f60:	460d      	mov	r5, r1
 8006f62:	4614      	mov	r4, r2
 8006f64:	4698      	mov	r8, r3
 8006f66:	4606      	mov	r6, r0
 8006f68:	b09d      	sub	sp, #116	; 0x74
 8006f6a:	b118      	cbz	r0, 8006f74 <_vfiprintf_r+0x18>
 8006f6c:	6983      	ldr	r3, [r0, #24]
 8006f6e:	b90b      	cbnz	r3, 8006f74 <_vfiprintf_r+0x18>
 8006f70:	f000 fb02 	bl	8007578 <__sinit>
 8006f74:	4b89      	ldr	r3, [pc, #548]	; (800719c <_vfiprintf_r+0x240>)
 8006f76:	429d      	cmp	r5, r3
 8006f78:	d11b      	bne.n	8006fb2 <_vfiprintf_r+0x56>
 8006f7a:	6875      	ldr	r5, [r6, #4]
 8006f7c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006f7e:	07d9      	lsls	r1, r3, #31
 8006f80:	d405      	bmi.n	8006f8e <_vfiprintf_r+0x32>
 8006f82:	89ab      	ldrh	r3, [r5, #12]
 8006f84:	059a      	lsls	r2, r3, #22
 8006f86:	d402      	bmi.n	8006f8e <_vfiprintf_r+0x32>
 8006f88:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006f8a:	f000 fb93 	bl	80076b4 <__retarget_lock_acquire_recursive>
 8006f8e:	89ab      	ldrh	r3, [r5, #12]
 8006f90:	071b      	lsls	r3, r3, #28
 8006f92:	d501      	bpl.n	8006f98 <_vfiprintf_r+0x3c>
 8006f94:	692b      	ldr	r3, [r5, #16]
 8006f96:	b9eb      	cbnz	r3, 8006fd4 <_vfiprintf_r+0x78>
 8006f98:	4629      	mov	r1, r5
 8006f9a:	4630      	mov	r0, r6
 8006f9c:	f000 f960 	bl	8007260 <__swsetup_r>
 8006fa0:	b1c0      	cbz	r0, 8006fd4 <_vfiprintf_r+0x78>
 8006fa2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006fa4:	07dc      	lsls	r4, r3, #31
 8006fa6:	d50e      	bpl.n	8006fc6 <_vfiprintf_r+0x6a>
 8006fa8:	f04f 30ff 	mov.w	r0, #4294967295
 8006fac:	b01d      	add	sp, #116	; 0x74
 8006fae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fb2:	4b7b      	ldr	r3, [pc, #492]	; (80071a0 <_vfiprintf_r+0x244>)
 8006fb4:	429d      	cmp	r5, r3
 8006fb6:	d101      	bne.n	8006fbc <_vfiprintf_r+0x60>
 8006fb8:	68b5      	ldr	r5, [r6, #8]
 8006fba:	e7df      	b.n	8006f7c <_vfiprintf_r+0x20>
 8006fbc:	4b79      	ldr	r3, [pc, #484]	; (80071a4 <_vfiprintf_r+0x248>)
 8006fbe:	429d      	cmp	r5, r3
 8006fc0:	bf08      	it	eq
 8006fc2:	68f5      	ldreq	r5, [r6, #12]
 8006fc4:	e7da      	b.n	8006f7c <_vfiprintf_r+0x20>
 8006fc6:	89ab      	ldrh	r3, [r5, #12]
 8006fc8:	0598      	lsls	r0, r3, #22
 8006fca:	d4ed      	bmi.n	8006fa8 <_vfiprintf_r+0x4c>
 8006fcc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006fce:	f000 fb72 	bl	80076b6 <__retarget_lock_release_recursive>
 8006fd2:	e7e9      	b.n	8006fa8 <_vfiprintf_r+0x4c>
 8006fd4:	2300      	movs	r3, #0
 8006fd6:	9309      	str	r3, [sp, #36]	; 0x24
 8006fd8:	2320      	movs	r3, #32
 8006fda:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006fde:	2330      	movs	r3, #48	; 0x30
 8006fe0:	f04f 0901 	mov.w	r9, #1
 8006fe4:	f8cd 800c 	str.w	r8, [sp, #12]
 8006fe8:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 80071a8 <_vfiprintf_r+0x24c>
 8006fec:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006ff0:	4623      	mov	r3, r4
 8006ff2:	469a      	mov	sl, r3
 8006ff4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006ff8:	b10a      	cbz	r2, 8006ffe <_vfiprintf_r+0xa2>
 8006ffa:	2a25      	cmp	r2, #37	; 0x25
 8006ffc:	d1f9      	bne.n	8006ff2 <_vfiprintf_r+0x96>
 8006ffe:	ebba 0b04 	subs.w	fp, sl, r4
 8007002:	d00b      	beq.n	800701c <_vfiprintf_r+0xc0>
 8007004:	465b      	mov	r3, fp
 8007006:	4622      	mov	r2, r4
 8007008:	4629      	mov	r1, r5
 800700a:	4630      	mov	r0, r6
 800700c:	f7ff ff94 	bl	8006f38 <__sfputs_r>
 8007010:	3001      	adds	r0, #1
 8007012:	f000 80aa 	beq.w	800716a <_vfiprintf_r+0x20e>
 8007016:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007018:	445a      	add	r2, fp
 800701a:	9209      	str	r2, [sp, #36]	; 0x24
 800701c:	f89a 3000 	ldrb.w	r3, [sl]
 8007020:	2b00      	cmp	r3, #0
 8007022:	f000 80a2 	beq.w	800716a <_vfiprintf_r+0x20e>
 8007026:	2300      	movs	r3, #0
 8007028:	f04f 32ff 	mov.w	r2, #4294967295
 800702c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007030:	f10a 0a01 	add.w	sl, sl, #1
 8007034:	9304      	str	r3, [sp, #16]
 8007036:	9307      	str	r3, [sp, #28]
 8007038:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800703c:	931a      	str	r3, [sp, #104]	; 0x68
 800703e:	4654      	mov	r4, sl
 8007040:	2205      	movs	r2, #5
 8007042:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007046:	4858      	ldr	r0, [pc, #352]	; (80071a8 <_vfiprintf_r+0x24c>)
 8007048:	f7fe ff84 	bl	8005f54 <memchr>
 800704c:	9a04      	ldr	r2, [sp, #16]
 800704e:	b9d8      	cbnz	r0, 8007088 <_vfiprintf_r+0x12c>
 8007050:	06d1      	lsls	r1, r2, #27
 8007052:	bf44      	itt	mi
 8007054:	2320      	movmi	r3, #32
 8007056:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800705a:	0713      	lsls	r3, r2, #28
 800705c:	bf44      	itt	mi
 800705e:	232b      	movmi	r3, #43	; 0x2b
 8007060:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007064:	f89a 3000 	ldrb.w	r3, [sl]
 8007068:	2b2a      	cmp	r3, #42	; 0x2a
 800706a:	d015      	beq.n	8007098 <_vfiprintf_r+0x13c>
 800706c:	4654      	mov	r4, sl
 800706e:	2000      	movs	r0, #0
 8007070:	f04f 0c0a 	mov.w	ip, #10
 8007074:	9a07      	ldr	r2, [sp, #28]
 8007076:	4621      	mov	r1, r4
 8007078:	f811 3b01 	ldrb.w	r3, [r1], #1
 800707c:	3b30      	subs	r3, #48	; 0x30
 800707e:	2b09      	cmp	r3, #9
 8007080:	d94e      	bls.n	8007120 <_vfiprintf_r+0x1c4>
 8007082:	b1b0      	cbz	r0, 80070b2 <_vfiprintf_r+0x156>
 8007084:	9207      	str	r2, [sp, #28]
 8007086:	e014      	b.n	80070b2 <_vfiprintf_r+0x156>
 8007088:	eba0 0308 	sub.w	r3, r0, r8
 800708c:	fa09 f303 	lsl.w	r3, r9, r3
 8007090:	4313      	orrs	r3, r2
 8007092:	46a2      	mov	sl, r4
 8007094:	9304      	str	r3, [sp, #16]
 8007096:	e7d2      	b.n	800703e <_vfiprintf_r+0xe2>
 8007098:	9b03      	ldr	r3, [sp, #12]
 800709a:	1d19      	adds	r1, r3, #4
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	9103      	str	r1, [sp, #12]
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	bfbb      	ittet	lt
 80070a4:	425b      	neglt	r3, r3
 80070a6:	f042 0202 	orrlt.w	r2, r2, #2
 80070aa:	9307      	strge	r3, [sp, #28]
 80070ac:	9307      	strlt	r3, [sp, #28]
 80070ae:	bfb8      	it	lt
 80070b0:	9204      	strlt	r2, [sp, #16]
 80070b2:	7823      	ldrb	r3, [r4, #0]
 80070b4:	2b2e      	cmp	r3, #46	; 0x2e
 80070b6:	d10c      	bne.n	80070d2 <_vfiprintf_r+0x176>
 80070b8:	7863      	ldrb	r3, [r4, #1]
 80070ba:	2b2a      	cmp	r3, #42	; 0x2a
 80070bc:	d135      	bne.n	800712a <_vfiprintf_r+0x1ce>
 80070be:	9b03      	ldr	r3, [sp, #12]
 80070c0:	3402      	adds	r4, #2
 80070c2:	1d1a      	adds	r2, r3, #4
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	9203      	str	r2, [sp, #12]
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	bfb8      	it	lt
 80070cc:	f04f 33ff 	movlt.w	r3, #4294967295
 80070d0:	9305      	str	r3, [sp, #20]
 80070d2:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 80071ac <_vfiprintf_r+0x250>
 80070d6:	2203      	movs	r2, #3
 80070d8:	4650      	mov	r0, sl
 80070da:	7821      	ldrb	r1, [r4, #0]
 80070dc:	f7fe ff3a 	bl	8005f54 <memchr>
 80070e0:	b140      	cbz	r0, 80070f4 <_vfiprintf_r+0x198>
 80070e2:	2340      	movs	r3, #64	; 0x40
 80070e4:	eba0 000a 	sub.w	r0, r0, sl
 80070e8:	fa03 f000 	lsl.w	r0, r3, r0
 80070ec:	9b04      	ldr	r3, [sp, #16]
 80070ee:	3401      	adds	r4, #1
 80070f0:	4303      	orrs	r3, r0
 80070f2:	9304      	str	r3, [sp, #16]
 80070f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80070f8:	2206      	movs	r2, #6
 80070fa:	482d      	ldr	r0, [pc, #180]	; (80071b0 <_vfiprintf_r+0x254>)
 80070fc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007100:	f7fe ff28 	bl	8005f54 <memchr>
 8007104:	2800      	cmp	r0, #0
 8007106:	d03f      	beq.n	8007188 <_vfiprintf_r+0x22c>
 8007108:	4b2a      	ldr	r3, [pc, #168]	; (80071b4 <_vfiprintf_r+0x258>)
 800710a:	bb1b      	cbnz	r3, 8007154 <_vfiprintf_r+0x1f8>
 800710c:	9b03      	ldr	r3, [sp, #12]
 800710e:	3307      	adds	r3, #7
 8007110:	f023 0307 	bic.w	r3, r3, #7
 8007114:	3308      	adds	r3, #8
 8007116:	9303      	str	r3, [sp, #12]
 8007118:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800711a:	443b      	add	r3, r7
 800711c:	9309      	str	r3, [sp, #36]	; 0x24
 800711e:	e767      	b.n	8006ff0 <_vfiprintf_r+0x94>
 8007120:	460c      	mov	r4, r1
 8007122:	2001      	movs	r0, #1
 8007124:	fb0c 3202 	mla	r2, ip, r2, r3
 8007128:	e7a5      	b.n	8007076 <_vfiprintf_r+0x11a>
 800712a:	2300      	movs	r3, #0
 800712c:	f04f 0c0a 	mov.w	ip, #10
 8007130:	4619      	mov	r1, r3
 8007132:	3401      	adds	r4, #1
 8007134:	9305      	str	r3, [sp, #20]
 8007136:	4620      	mov	r0, r4
 8007138:	f810 2b01 	ldrb.w	r2, [r0], #1
 800713c:	3a30      	subs	r2, #48	; 0x30
 800713e:	2a09      	cmp	r2, #9
 8007140:	d903      	bls.n	800714a <_vfiprintf_r+0x1ee>
 8007142:	2b00      	cmp	r3, #0
 8007144:	d0c5      	beq.n	80070d2 <_vfiprintf_r+0x176>
 8007146:	9105      	str	r1, [sp, #20]
 8007148:	e7c3      	b.n	80070d2 <_vfiprintf_r+0x176>
 800714a:	4604      	mov	r4, r0
 800714c:	2301      	movs	r3, #1
 800714e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007152:	e7f0      	b.n	8007136 <_vfiprintf_r+0x1da>
 8007154:	ab03      	add	r3, sp, #12
 8007156:	9300      	str	r3, [sp, #0]
 8007158:	462a      	mov	r2, r5
 800715a:	4630      	mov	r0, r6
 800715c:	4b16      	ldr	r3, [pc, #88]	; (80071b8 <_vfiprintf_r+0x25c>)
 800715e:	a904      	add	r1, sp, #16
 8007160:	f7fc f878 	bl	8003254 <_printf_float>
 8007164:	4607      	mov	r7, r0
 8007166:	1c78      	adds	r0, r7, #1
 8007168:	d1d6      	bne.n	8007118 <_vfiprintf_r+0x1bc>
 800716a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800716c:	07d9      	lsls	r1, r3, #31
 800716e:	d405      	bmi.n	800717c <_vfiprintf_r+0x220>
 8007170:	89ab      	ldrh	r3, [r5, #12]
 8007172:	059a      	lsls	r2, r3, #22
 8007174:	d402      	bmi.n	800717c <_vfiprintf_r+0x220>
 8007176:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007178:	f000 fa9d 	bl	80076b6 <__retarget_lock_release_recursive>
 800717c:	89ab      	ldrh	r3, [r5, #12]
 800717e:	065b      	lsls	r3, r3, #25
 8007180:	f53f af12 	bmi.w	8006fa8 <_vfiprintf_r+0x4c>
 8007184:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007186:	e711      	b.n	8006fac <_vfiprintf_r+0x50>
 8007188:	ab03      	add	r3, sp, #12
 800718a:	9300      	str	r3, [sp, #0]
 800718c:	462a      	mov	r2, r5
 800718e:	4630      	mov	r0, r6
 8007190:	4b09      	ldr	r3, [pc, #36]	; (80071b8 <_vfiprintf_r+0x25c>)
 8007192:	a904      	add	r1, sp, #16
 8007194:	f7fc fafa 	bl	800378c <_printf_i>
 8007198:	e7e4      	b.n	8007164 <_vfiprintf_r+0x208>
 800719a:	bf00      	nop
 800719c:	08007e3c 	.word	0x08007e3c
 80071a0:	08007e5c 	.word	0x08007e5c
 80071a4:	08007e1c 	.word	0x08007e1c
 80071a8:	08007dcc 	.word	0x08007dcc
 80071ac:	08007dd2 	.word	0x08007dd2
 80071b0:	08007dd6 	.word	0x08007dd6
 80071b4:	08003255 	.word	0x08003255
 80071b8:	08006f39 	.word	0x08006f39

080071bc <__swbuf_r>:
 80071bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071be:	460e      	mov	r6, r1
 80071c0:	4614      	mov	r4, r2
 80071c2:	4605      	mov	r5, r0
 80071c4:	b118      	cbz	r0, 80071ce <__swbuf_r+0x12>
 80071c6:	6983      	ldr	r3, [r0, #24]
 80071c8:	b90b      	cbnz	r3, 80071ce <__swbuf_r+0x12>
 80071ca:	f000 f9d5 	bl	8007578 <__sinit>
 80071ce:	4b21      	ldr	r3, [pc, #132]	; (8007254 <__swbuf_r+0x98>)
 80071d0:	429c      	cmp	r4, r3
 80071d2:	d12b      	bne.n	800722c <__swbuf_r+0x70>
 80071d4:	686c      	ldr	r4, [r5, #4]
 80071d6:	69a3      	ldr	r3, [r4, #24]
 80071d8:	60a3      	str	r3, [r4, #8]
 80071da:	89a3      	ldrh	r3, [r4, #12]
 80071dc:	071a      	lsls	r2, r3, #28
 80071de:	d52f      	bpl.n	8007240 <__swbuf_r+0x84>
 80071e0:	6923      	ldr	r3, [r4, #16]
 80071e2:	b36b      	cbz	r3, 8007240 <__swbuf_r+0x84>
 80071e4:	6923      	ldr	r3, [r4, #16]
 80071e6:	6820      	ldr	r0, [r4, #0]
 80071e8:	b2f6      	uxtb	r6, r6
 80071ea:	1ac0      	subs	r0, r0, r3
 80071ec:	6963      	ldr	r3, [r4, #20]
 80071ee:	4637      	mov	r7, r6
 80071f0:	4283      	cmp	r3, r0
 80071f2:	dc04      	bgt.n	80071fe <__swbuf_r+0x42>
 80071f4:	4621      	mov	r1, r4
 80071f6:	4628      	mov	r0, r5
 80071f8:	f000 f92a 	bl	8007450 <_fflush_r>
 80071fc:	bb30      	cbnz	r0, 800724c <__swbuf_r+0x90>
 80071fe:	68a3      	ldr	r3, [r4, #8]
 8007200:	3001      	adds	r0, #1
 8007202:	3b01      	subs	r3, #1
 8007204:	60a3      	str	r3, [r4, #8]
 8007206:	6823      	ldr	r3, [r4, #0]
 8007208:	1c5a      	adds	r2, r3, #1
 800720a:	6022      	str	r2, [r4, #0]
 800720c:	701e      	strb	r6, [r3, #0]
 800720e:	6963      	ldr	r3, [r4, #20]
 8007210:	4283      	cmp	r3, r0
 8007212:	d004      	beq.n	800721e <__swbuf_r+0x62>
 8007214:	89a3      	ldrh	r3, [r4, #12]
 8007216:	07db      	lsls	r3, r3, #31
 8007218:	d506      	bpl.n	8007228 <__swbuf_r+0x6c>
 800721a:	2e0a      	cmp	r6, #10
 800721c:	d104      	bne.n	8007228 <__swbuf_r+0x6c>
 800721e:	4621      	mov	r1, r4
 8007220:	4628      	mov	r0, r5
 8007222:	f000 f915 	bl	8007450 <_fflush_r>
 8007226:	b988      	cbnz	r0, 800724c <__swbuf_r+0x90>
 8007228:	4638      	mov	r0, r7
 800722a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800722c:	4b0a      	ldr	r3, [pc, #40]	; (8007258 <__swbuf_r+0x9c>)
 800722e:	429c      	cmp	r4, r3
 8007230:	d101      	bne.n	8007236 <__swbuf_r+0x7a>
 8007232:	68ac      	ldr	r4, [r5, #8]
 8007234:	e7cf      	b.n	80071d6 <__swbuf_r+0x1a>
 8007236:	4b09      	ldr	r3, [pc, #36]	; (800725c <__swbuf_r+0xa0>)
 8007238:	429c      	cmp	r4, r3
 800723a:	bf08      	it	eq
 800723c:	68ec      	ldreq	r4, [r5, #12]
 800723e:	e7ca      	b.n	80071d6 <__swbuf_r+0x1a>
 8007240:	4621      	mov	r1, r4
 8007242:	4628      	mov	r0, r5
 8007244:	f000 f80c 	bl	8007260 <__swsetup_r>
 8007248:	2800      	cmp	r0, #0
 800724a:	d0cb      	beq.n	80071e4 <__swbuf_r+0x28>
 800724c:	f04f 37ff 	mov.w	r7, #4294967295
 8007250:	e7ea      	b.n	8007228 <__swbuf_r+0x6c>
 8007252:	bf00      	nop
 8007254:	08007e3c 	.word	0x08007e3c
 8007258:	08007e5c 	.word	0x08007e5c
 800725c:	08007e1c 	.word	0x08007e1c

08007260 <__swsetup_r>:
 8007260:	4b32      	ldr	r3, [pc, #200]	; (800732c <__swsetup_r+0xcc>)
 8007262:	b570      	push	{r4, r5, r6, lr}
 8007264:	681d      	ldr	r5, [r3, #0]
 8007266:	4606      	mov	r6, r0
 8007268:	460c      	mov	r4, r1
 800726a:	b125      	cbz	r5, 8007276 <__swsetup_r+0x16>
 800726c:	69ab      	ldr	r3, [r5, #24]
 800726e:	b913      	cbnz	r3, 8007276 <__swsetup_r+0x16>
 8007270:	4628      	mov	r0, r5
 8007272:	f000 f981 	bl	8007578 <__sinit>
 8007276:	4b2e      	ldr	r3, [pc, #184]	; (8007330 <__swsetup_r+0xd0>)
 8007278:	429c      	cmp	r4, r3
 800727a:	d10f      	bne.n	800729c <__swsetup_r+0x3c>
 800727c:	686c      	ldr	r4, [r5, #4]
 800727e:	89a3      	ldrh	r3, [r4, #12]
 8007280:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007284:	0719      	lsls	r1, r3, #28
 8007286:	d42c      	bmi.n	80072e2 <__swsetup_r+0x82>
 8007288:	06dd      	lsls	r5, r3, #27
 800728a:	d411      	bmi.n	80072b0 <__swsetup_r+0x50>
 800728c:	2309      	movs	r3, #9
 800728e:	6033      	str	r3, [r6, #0]
 8007290:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007294:	f04f 30ff 	mov.w	r0, #4294967295
 8007298:	81a3      	strh	r3, [r4, #12]
 800729a:	e03e      	b.n	800731a <__swsetup_r+0xba>
 800729c:	4b25      	ldr	r3, [pc, #148]	; (8007334 <__swsetup_r+0xd4>)
 800729e:	429c      	cmp	r4, r3
 80072a0:	d101      	bne.n	80072a6 <__swsetup_r+0x46>
 80072a2:	68ac      	ldr	r4, [r5, #8]
 80072a4:	e7eb      	b.n	800727e <__swsetup_r+0x1e>
 80072a6:	4b24      	ldr	r3, [pc, #144]	; (8007338 <__swsetup_r+0xd8>)
 80072a8:	429c      	cmp	r4, r3
 80072aa:	bf08      	it	eq
 80072ac:	68ec      	ldreq	r4, [r5, #12]
 80072ae:	e7e6      	b.n	800727e <__swsetup_r+0x1e>
 80072b0:	0758      	lsls	r0, r3, #29
 80072b2:	d512      	bpl.n	80072da <__swsetup_r+0x7a>
 80072b4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80072b6:	b141      	cbz	r1, 80072ca <__swsetup_r+0x6a>
 80072b8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80072bc:	4299      	cmp	r1, r3
 80072be:	d002      	beq.n	80072c6 <__swsetup_r+0x66>
 80072c0:	4630      	mov	r0, r6
 80072c2:	f7ff fb2f 	bl	8006924 <_free_r>
 80072c6:	2300      	movs	r3, #0
 80072c8:	6363      	str	r3, [r4, #52]	; 0x34
 80072ca:	89a3      	ldrh	r3, [r4, #12]
 80072cc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80072d0:	81a3      	strh	r3, [r4, #12]
 80072d2:	2300      	movs	r3, #0
 80072d4:	6063      	str	r3, [r4, #4]
 80072d6:	6923      	ldr	r3, [r4, #16]
 80072d8:	6023      	str	r3, [r4, #0]
 80072da:	89a3      	ldrh	r3, [r4, #12]
 80072dc:	f043 0308 	orr.w	r3, r3, #8
 80072e0:	81a3      	strh	r3, [r4, #12]
 80072e2:	6923      	ldr	r3, [r4, #16]
 80072e4:	b94b      	cbnz	r3, 80072fa <__swsetup_r+0x9a>
 80072e6:	89a3      	ldrh	r3, [r4, #12]
 80072e8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80072ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80072f0:	d003      	beq.n	80072fa <__swsetup_r+0x9a>
 80072f2:	4621      	mov	r1, r4
 80072f4:	4630      	mov	r0, r6
 80072f6:	f000 fa05 	bl	8007704 <__smakebuf_r>
 80072fa:	89a0      	ldrh	r0, [r4, #12]
 80072fc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007300:	f010 0301 	ands.w	r3, r0, #1
 8007304:	d00a      	beq.n	800731c <__swsetup_r+0xbc>
 8007306:	2300      	movs	r3, #0
 8007308:	60a3      	str	r3, [r4, #8]
 800730a:	6963      	ldr	r3, [r4, #20]
 800730c:	425b      	negs	r3, r3
 800730e:	61a3      	str	r3, [r4, #24]
 8007310:	6923      	ldr	r3, [r4, #16]
 8007312:	b943      	cbnz	r3, 8007326 <__swsetup_r+0xc6>
 8007314:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007318:	d1ba      	bne.n	8007290 <__swsetup_r+0x30>
 800731a:	bd70      	pop	{r4, r5, r6, pc}
 800731c:	0781      	lsls	r1, r0, #30
 800731e:	bf58      	it	pl
 8007320:	6963      	ldrpl	r3, [r4, #20]
 8007322:	60a3      	str	r3, [r4, #8]
 8007324:	e7f4      	b.n	8007310 <__swsetup_r+0xb0>
 8007326:	2000      	movs	r0, #0
 8007328:	e7f7      	b.n	800731a <__swsetup_r+0xba>
 800732a:	bf00      	nop
 800732c:	2000000c 	.word	0x2000000c
 8007330:	08007e3c 	.word	0x08007e3c
 8007334:	08007e5c 	.word	0x08007e5c
 8007338:	08007e1c 	.word	0x08007e1c

0800733c <abort>:
 800733c:	2006      	movs	r0, #6
 800733e:	b508      	push	{r3, lr}
 8007340:	f000 fa50 	bl	80077e4 <raise>
 8007344:	2001      	movs	r0, #1
 8007346:	f7f9 ff7d 	bl	8001244 <_exit>
	...

0800734c <__sflush_r>:
 800734c:	898a      	ldrh	r2, [r1, #12]
 800734e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007350:	4605      	mov	r5, r0
 8007352:	0710      	lsls	r0, r2, #28
 8007354:	460c      	mov	r4, r1
 8007356:	d457      	bmi.n	8007408 <__sflush_r+0xbc>
 8007358:	684b      	ldr	r3, [r1, #4]
 800735a:	2b00      	cmp	r3, #0
 800735c:	dc04      	bgt.n	8007368 <__sflush_r+0x1c>
 800735e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007360:	2b00      	cmp	r3, #0
 8007362:	dc01      	bgt.n	8007368 <__sflush_r+0x1c>
 8007364:	2000      	movs	r0, #0
 8007366:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007368:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800736a:	2e00      	cmp	r6, #0
 800736c:	d0fa      	beq.n	8007364 <__sflush_r+0x18>
 800736e:	2300      	movs	r3, #0
 8007370:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007374:	682f      	ldr	r7, [r5, #0]
 8007376:	602b      	str	r3, [r5, #0]
 8007378:	d032      	beq.n	80073e0 <__sflush_r+0x94>
 800737a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800737c:	89a3      	ldrh	r3, [r4, #12]
 800737e:	075a      	lsls	r2, r3, #29
 8007380:	d505      	bpl.n	800738e <__sflush_r+0x42>
 8007382:	6863      	ldr	r3, [r4, #4]
 8007384:	1ac0      	subs	r0, r0, r3
 8007386:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007388:	b10b      	cbz	r3, 800738e <__sflush_r+0x42>
 800738a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800738c:	1ac0      	subs	r0, r0, r3
 800738e:	2300      	movs	r3, #0
 8007390:	4602      	mov	r2, r0
 8007392:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007394:	4628      	mov	r0, r5
 8007396:	6a21      	ldr	r1, [r4, #32]
 8007398:	47b0      	blx	r6
 800739a:	1c43      	adds	r3, r0, #1
 800739c:	89a3      	ldrh	r3, [r4, #12]
 800739e:	d106      	bne.n	80073ae <__sflush_r+0x62>
 80073a0:	6829      	ldr	r1, [r5, #0]
 80073a2:	291d      	cmp	r1, #29
 80073a4:	d82c      	bhi.n	8007400 <__sflush_r+0xb4>
 80073a6:	4a29      	ldr	r2, [pc, #164]	; (800744c <__sflush_r+0x100>)
 80073a8:	40ca      	lsrs	r2, r1
 80073aa:	07d6      	lsls	r6, r2, #31
 80073ac:	d528      	bpl.n	8007400 <__sflush_r+0xb4>
 80073ae:	2200      	movs	r2, #0
 80073b0:	6062      	str	r2, [r4, #4]
 80073b2:	6922      	ldr	r2, [r4, #16]
 80073b4:	04d9      	lsls	r1, r3, #19
 80073b6:	6022      	str	r2, [r4, #0]
 80073b8:	d504      	bpl.n	80073c4 <__sflush_r+0x78>
 80073ba:	1c42      	adds	r2, r0, #1
 80073bc:	d101      	bne.n	80073c2 <__sflush_r+0x76>
 80073be:	682b      	ldr	r3, [r5, #0]
 80073c0:	b903      	cbnz	r3, 80073c4 <__sflush_r+0x78>
 80073c2:	6560      	str	r0, [r4, #84]	; 0x54
 80073c4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80073c6:	602f      	str	r7, [r5, #0]
 80073c8:	2900      	cmp	r1, #0
 80073ca:	d0cb      	beq.n	8007364 <__sflush_r+0x18>
 80073cc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80073d0:	4299      	cmp	r1, r3
 80073d2:	d002      	beq.n	80073da <__sflush_r+0x8e>
 80073d4:	4628      	mov	r0, r5
 80073d6:	f7ff faa5 	bl	8006924 <_free_r>
 80073da:	2000      	movs	r0, #0
 80073dc:	6360      	str	r0, [r4, #52]	; 0x34
 80073de:	e7c2      	b.n	8007366 <__sflush_r+0x1a>
 80073e0:	6a21      	ldr	r1, [r4, #32]
 80073e2:	2301      	movs	r3, #1
 80073e4:	4628      	mov	r0, r5
 80073e6:	47b0      	blx	r6
 80073e8:	1c41      	adds	r1, r0, #1
 80073ea:	d1c7      	bne.n	800737c <__sflush_r+0x30>
 80073ec:	682b      	ldr	r3, [r5, #0]
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d0c4      	beq.n	800737c <__sflush_r+0x30>
 80073f2:	2b1d      	cmp	r3, #29
 80073f4:	d001      	beq.n	80073fa <__sflush_r+0xae>
 80073f6:	2b16      	cmp	r3, #22
 80073f8:	d101      	bne.n	80073fe <__sflush_r+0xb2>
 80073fa:	602f      	str	r7, [r5, #0]
 80073fc:	e7b2      	b.n	8007364 <__sflush_r+0x18>
 80073fe:	89a3      	ldrh	r3, [r4, #12]
 8007400:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007404:	81a3      	strh	r3, [r4, #12]
 8007406:	e7ae      	b.n	8007366 <__sflush_r+0x1a>
 8007408:	690f      	ldr	r7, [r1, #16]
 800740a:	2f00      	cmp	r7, #0
 800740c:	d0aa      	beq.n	8007364 <__sflush_r+0x18>
 800740e:	0793      	lsls	r3, r2, #30
 8007410:	bf18      	it	ne
 8007412:	2300      	movne	r3, #0
 8007414:	680e      	ldr	r6, [r1, #0]
 8007416:	bf08      	it	eq
 8007418:	694b      	ldreq	r3, [r1, #20]
 800741a:	1bf6      	subs	r6, r6, r7
 800741c:	600f      	str	r7, [r1, #0]
 800741e:	608b      	str	r3, [r1, #8]
 8007420:	2e00      	cmp	r6, #0
 8007422:	dd9f      	ble.n	8007364 <__sflush_r+0x18>
 8007424:	4633      	mov	r3, r6
 8007426:	463a      	mov	r2, r7
 8007428:	4628      	mov	r0, r5
 800742a:	6a21      	ldr	r1, [r4, #32]
 800742c:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8007430:	47e0      	blx	ip
 8007432:	2800      	cmp	r0, #0
 8007434:	dc06      	bgt.n	8007444 <__sflush_r+0xf8>
 8007436:	89a3      	ldrh	r3, [r4, #12]
 8007438:	f04f 30ff 	mov.w	r0, #4294967295
 800743c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007440:	81a3      	strh	r3, [r4, #12]
 8007442:	e790      	b.n	8007366 <__sflush_r+0x1a>
 8007444:	4407      	add	r7, r0
 8007446:	1a36      	subs	r6, r6, r0
 8007448:	e7ea      	b.n	8007420 <__sflush_r+0xd4>
 800744a:	bf00      	nop
 800744c:	20400001 	.word	0x20400001

08007450 <_fflush_r>:
 8007450:	b538      	push	{r3, r4, r5, lr}
 8007452:	690b      	ldr	r3, [r1, #16]
 8007454:	4605      	mov	r5, r0
 8007456:	460c      	mov	r4, r1
 8007458:	b913      	cbnz	r3, 8007460 <_fflush_r+0x10>
 800745a:	2500      	movs	r5, #0
 800745c:	4628      	mov	r0, r5
 800745e:	bd38      	pop	{r3, r4, r5, pc}
 8007460:	b118      	cbz	r0, 800746a <_fflush_r+0x1a>
 8007462:	6983      	ldr	r3, [r0, #24]
 8007464:	b90b      	cbnz	r3, 800746a <_fflush_r+0x1a>
 8007466:	f000 f887 	bl	8007578 <__sinit>
 800746a:	4b14      	ldr	r3, [pc, #80]	; (80074bc <_fflush_r+0x6c>)
 800746c:	429c      	cmp	r4, r3
 800746e:	d11b      	bne.n	80074a8 <_fflush_r+0x58>
 8007470:	686c      	ldr	r4, [r5, #4]
 8007472:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007476:	2b00      	cmp	r3, #0
 8007478:	d0ef      	beq.n	800745a <_fflush_r+0xa>
 800747a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800747c:	07d0      	lsls	r0, r2, #31
 800747e:	d404      	bmi.n	800748a <_fflush_r+0x3a>
 8007480:	0599      	lsls	r1, r3, #22
 8007482:	d402      	bmi.n	800748a <_fflush_r+0x3a>
 8007484:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007486:	f000 f915 	bl	80076b4 <__retarget_lock_acquire_recursive>
 800748a:	4628      	mov	r0, r5
 800748c:	4621      	mov	r1, r4
 800748e:	f7ff ff5d 	bl	800734c <__sflush_r>
 8007492:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007494:	4605      	mov	r5, r0
 8007496:	07da      	lsls	r2, r3, #31
 8007498:	d4e0      	bmi.n	800745c <_fflush_r+0xc>
 800749a:	89a3      	ldrh	r3, [r4, #12]
 800749c:	059b      	lsls	r3, r3, #22
 800749e:	d4dd      	bmi.n	800745c <_fflush_r+0xc>
 80074a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80074a2:	f000 f908 	bl	80076b6 <__retarget_lock_release_recursive>
 80074a6:	e7d9      	b.n	800745c <_fflush_r+0xc>
 80074a8:	4b05      	ldr	r3, [pc, #20]	; (80074c0 <_fflush_r+0x70>)
 80074aa:	429c      	cmp	r4, r3
 80074ac:	d101      	bne.n	80074b2 <_fflush_r+0x62>
 80074ae:	68ac      	ldr	r4, [r5, #8]
 80074b0:	e7df      	b.n	8007472 <_fflush_r+0x22>
 80074b2:	4b04      	ldr	r3, [pc, #16]	; (80074c4 <_fflush_r+0x74>)
 80074b4:	429c      	cmp	r4, r3
 80074b6:	bf08      	it	eq
 80074b8:	68ec      	ldreq	r4, [r5, #12]
 80074ba:	e7da      	b.n	8007472 <_fflush_r+0x22>
 80074bc:	08007e3c 	.word	0x08007e3c
 80074c0:	08007e5c 	.word	0x08007e5c
 80074c4:	08007e1c 	.word	0x08007e1c

080074c8 <std>:
 80074c8:	2300      	movs	r3, #0
 80074ca:	b510      	push	{r4, lr}
 80074cc:	4604      	mov	r4, r0
 80074ce:	e9c0 3300 	strd	r3, r3, [r0]
 80074d2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80074d6:	6083      	str	r3, [r0, #8]
 80074d8:	8181      	strh	r1, [r0, #12]
 80074da:	6643      	str	r3, [r0, #100]	; 0x64
 80074dc:	81c2      	strh	r2, [r0, #14]
 80074de:	6183      	str	r3, [r0, #24]
 80074e0:	4619      	mov	r1, r3
 80074e2:	2208      	movs	r2, #8
 80074e4:	305c      	adds	r0, #92	; 0x5c
 80074e6:	f7fb fe0f 	bl	8003108 <memset>
 80074ea:	4b05      	ldr	r3, [pc, #20]	; (8007500 <std+0x38>)
 80074ec:	6224      	str	r4, [r4, #32]
 80074ee:	6263      	str	r3, [r4, #36]	; 0x24
 80074f0:	4b04      	ldr	r3, [pc, #16]	; (8007504 <std+0x3c>)
 80074f2:	62a3      	str	r3, [r4, #40]	; 0x28
 80074f4:	4b04      	ldr	r3, [pc, #16]	; (8007508 <std+0x40>)
 80074f6:	62e3      	str	r3, [r4, #44]	; 0x2c
 80074f8:	4b04      	ldr	r3, [pc, #16]	; (800750c <std+0x44>)
 80074fa:	6323      	str	r3, [r4, #48]	; 0x30
 80074fc:	bd10      	pop	{r4, pc}
 80074fe:	bf00      	nop
 8007500:	0800781d 	.word	0x0800781d
 8007504:	0800783f 	.word	0x0800783f
 8007508:	08007877 	.word	0x08007877
 800750c:	0800789b 	.word	0x0800789b

08007510 <_cleanup_r>:
 8007510:	4901      	ldr	r1, [pc, #4]	; (8007518 <_cleanup_r+0x8>)
 8007512:	f000 b8af 	b.w	8007674 <_fwalk_reent>
 8007516:	bf00      	nop
 8007518:	08007451 	.word	0x08007451

0800751c <__sfmoreglue>:
 800751c:	2268      	movs	r2, #104	; 0x68
 800751e:	b570      	push	{r4, r5, r6, lr}
 8007520:	1e4d      	subs	r5, r1, #1
 8007522:	4355      	muls	r5, r2
 8007524:	460e      	mov	r6, r1
 8007526:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800752a:	f7ff fa63 	bl	80069f4 <_malloc_r>
 800752e:	4604      	mov	r4, r0
 8007530:	b140      	cbz	r0, 8007544 <__sfmoreglue+0x28>
 8007532:	2100      	movs	r1, #0
 8007534:	e9c0 1600 	strd	r1, r6, [r0]
 8007538:	300c      	adds	r0, #12
 800753a:	60a0      	str	r0, [r4, #8]
 800753c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007540:	f7fb fde2 	bl	8003108 <memset>
 8007544:	4620      	mov	r0, r4
 8007546:	bd70      	pop	{r4, r5, r6, pc}

08007548 <__sfp_lock_acquire>:
 8007548:	4801      	ldr	r0, [pc, #4]	; (8007550 <__sfp_lock_acquire+0x8>)
 800754a:	f000 b8b3 	b.w	80076b4 <__retarget_lock_acquire_recursive>
 800754e:	bf00      	nop
 8007550:	200002a1 	.word	0x200002a1

08007554 <__sfp_lock_release>:
 8007554:	4801      	ldr	r0, [pc, #4]	; (800755c <__sfp_lock_release+0x8>)
 8007556:	f000 b8ae 	b.w	80076b6 <__retarget_lock_release_recursive>
 800755a:	bf00      	nop
 800755c:	200002a1 	.word	0x200002a1

08007560 <__sinit_lock_acquire>:
 8007560:	4801      	ldr	r0, [pc, #4]	; (8007568 <__sinit_lock_acquire+0x8>)
 8007562:	f000 b8a7 	b.w	80076b4 <__retarget_lock_acquire_recursive>
 8007566:	bf00      	nop
 8007568:	200002a2 	.word	0x200002a2

0800756c <__sinit_lock_release>:
 800756c:	4801      	ldr	r0, [pc, #4]	; (8007574 <__sinit_lock_release+0x8>)
 800756e:	f000 b8a2 	b.w	80076b6 <__retarget_lock_release_recursive>
 8007572:	bf00      	nop
 8007574:	200002a2 	.word	0x200002a2

08007578 <__sinit>:
 8007578:	b510      	push	{r4, lr}
 800757a:	4604      	mov	r4, r0
 800757c:	f7ff fff0 	bl	8007560 <__sinit_lock_acquire>
 8007580:	69a3      	ldr	r3, [r4, #24]
 8007582:	b11b      	cbz	r3, 800758c <__sinit+0x14>
 8007584:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007588:	f7ff bff0 	b.w	800756c <__sinit_lock_release>
 800758c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007590:	6523      	str	r3, [r4, #80]	; 0x50
 8007592:	4b13      	ldr	r3, [pc, #76]	; (80075e0 <__sinit+0x68>)
 8007594:	4a13      	ldr	r2, [pc, #76]	; (80075e4 <__sinit+0x6c>)
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	62a2      	str	r2, [r4, #40]	; 0x28
 800759a:	42a3      	cmp	r3, r4
 800759c:	bf08      	it	eq
 800759e:	2301      	moveq	r3, #1
 80075a0:	4620      	mov	r0, r4
 80075a2:	bf08      	it	eq
 80075a4:	61a3      	streq	r3, [r4, #24]
 80075a6:	f000 f81f 	bl	80075e8 <__sfp>
 80075aa:	6060      	str	r0, [r4, #4]
 80075ac:	4620      	mov	r0, r4
 80075ae:	f000 f81b 	bl	80075e8 <__sfp>
 80075b2:	60a0      	str	r0, [r4, #8]
 80075b4:	4620      	mov	r0, r4
 80075b6:	f000 f817 	bl	80075e8 <__sfp>
 80075ba:	2200      	movs	r2, #0
 80075bc:	2104      	movs	r1, #4
 80075be:	60e0      	str	r0, [r4, #12]
 80075c0:	6860      	ldr	r0, [r4, #4]
 80075c2:	f7ff ff81 	bl	80074c8 <std>
 80075c6:	2201      	movs	r2, #1
 80075c8:	2109      	movs	r1, #9
 80075ca:	68a0      	ldr	r0, [r4, #8]
 80075cc:	f7ff ff7c 	bl	80074c8 <std>
 80075d0:	2202      	movs	r2, #2
 80075d2:	2112      	movs	r1, #18
 80075d4:	68e0      	ldr	r0, [r4, #12]
 80075d6:	f7ff ff77 	bl	80074c8 <std>
 80075da:	2301      	movs	r3, #1
 80075dc:	61a3      	str	r3, [r4, #24]
 80075de:	e7d1      	b.n	8007584 <__sinit+0xc>
 80075e0:	080079d8 	.word	0x080079d8
 80075e4:	08007511 	.word	0x08007511

080075e8 <__sfp>:
 80075e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075ea:	4607      	mov	r7, r0
 80075ec:	f7ff ffac 	bl	8007548 <__sfp_lock_acquire>
 80075f0:	4b1e      	ldr	r3, [pc, #120]	; (800766c <__sfp+0x84>)
 80075f2:	681e      	ldr	r6, [r3, #0]
 80075f4:	69b3      	ldr	r3, [r6, #24]
 80075f6:	b913      	cbnz	r3, 80075fe <__sfp+0x16>
 80075f8:	4630      	mov	r0, r6
 80075fa:	f7ff ffbd 	bl	8007578 <__sinit>
 80075fe:	3648      	adds	r6, #72	; 0x48
 8007600:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007604:	3b01      	subs	r3, #1
 8007606:	d503      	bpl.n	8007610 <__sfp+0x28>
 8007608:	6833      	ldr	r3, [r6, #0]
 800760a:	b30b      	cbz	r3, 8007650 <__sfp+0x68>
 800760c:	6836      	ldr	r6, [r6, #0]
 800760e:	e7f7      	b.n	8007600 <__sfp+0x18>
 8007610:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007614:	b9d5      	cbnz	r5, 800764c <__sfp+0x64>
 8007616:	4b16      	ldr	r3, [pc, #88]	; (8007670 <__sfp+0x88>)
 8007618:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800761c:	60e3      	str	r3, [r4, #12]
 800761e:	6665      	str	r5, [r4, #100]	; 0x64
 8007620:	f000 f847 	bl	80076b2 <__retarget_lock_init_recursive>
 8007624:	f7ff ff96 	bl	8007554 <__sfp_lock_release>
 8007628:	2208      	movs	r2, #8
 800762a:	4629      	mov	r1, r5
 800762c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007630:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007634:	6025      	str	r5, [r4, #0]
 8007636:	61a5      	str	r5, [r4, #24]
 8007638:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800763c:	f7fb fd64 	bl	8003108 <memset>
 8007640:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007644:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007648:	4620      	mov	r0, r4
 800764a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800764c:	3468      	adds	r4, #104	; 0x68
 800764e:	e7d9      	b.n	8007604 <__sfp+0x1c>
 8007650:	2104      	movs	r1, #4
 8007652:	4638      	mov	r0, r7
 8007654:	f7ff ff62 	bl	800751c <__sfmoreglue>
 8007658:	4604      	mov	r4, r0
 800765a:	6030      	str	r0, [r6, #0]
 800765c:	2800      	cmp	r0, #0
 800765e:	d1d5      	bne.n	800760c <__sfp+0x24>
 8007660:	f7ff ff78 	bl	8007554 <__sfp_lock_release>
 8007664:	230c      	movs	r3, #12
 8007666:	603b      	str	r3, [r7, #0]
 8007668:	e7ee      	b.n	8007648 <__sfp+0x60>
 800766a:	bf00      	nop
 800766c:	080079d8 	.word	0x080079d8
 8007670:	ffff0001 	.word	0xffff0001

08007674 <_fwalk_reent>:
 8007674:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007678:	4606      	mov	r6, r0
 800767a:	4688      	mov	r8, r1
 800767c:	2700      	movs	r7, #0
 800767e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007682:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007686:	f1b9 0901 	subs.w	r9, r9, #1
 800768a:	d505      	bpl.n	8007698 <_fwalk_reent+0x24>
 800768c:	6824      	ldr	r4, [r4, #0]
 800768e:	2c00      	cmp	r4, #0
 8007690:	d1f7      	bne.n	8007682 <_fwalk_reent+0xe>
 8007692:	4638      	mov	r0, r7
 8007694:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007698:	89ab      	ldrh	r3, [r5, #12]
 800769a:	2b01      	cmp	r3, #1
 800769c:	d907      	bls.n	80076ae <_fwalk_reent+0x3a>
 800769e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80076a2:	3301      	adds	r3, #1
 80076a4:	d003      	beq.n	80076ae <_fwalk_reent+0x3a>
 80076a6:	4629      	mov	r1, r5
 80076a8:	4630      	mov	r0, r6
 80076aa:	47c0      	blx	r8
 80076ac:	4307      	orrs	r7, r0
 80076ae:	3568      	adds	r5, #104	; 0x68
 80076b0:	e7e9      	b.n	8007686 <_fwalk_reent+0x12>

080076b2 <__retarget_lock_init_recursive>:
 80076b2:	4770      	bx	lr

080076b4 <__retarget_lock_acquire_recursive>:
 80076b4:	4770      	bx	lr

080076b6 <__retarget_lock_release_recursive>:
 80076b6:	4770      	bx	lr

080076b8 <__swhatbuf_r>:
 80076b8:	b570      	push	{r4, r5, r6, lr}
 80076ba:	460e      	mov	r6, r1
 80076bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80076c0:	4614      	mov	r4, r2
 80076c2:	2900      	cmp	r1, #0
 80076c4:	461d      	mov	r5, r3
 80076c6:	b096      	sub	sp, #88	; 0x58
 80076c8:	da08      	bge.n	80076dc <__swhatbuf_r+0x24>
 80076ca:	2200      	movs	r2, #0
 80076cc:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80076d0:	602a      	str	r2, [r5, #0]
 80076d2:	061a      	lsls	r2, r3, #24
 80076d4:	d410      	bmi.n	80076f8 <__swhatbuf_r+0x40>
 80076d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80076da:	e00e      	b.n	80076fa <__swhatbuf_r+0x42>
 80076dc:	466a      	mov	r2, sp
 80076de:	f000 f903 	bl	80078e8 <_fstat_r>
 80076e2:	2800      	cmp	r0, #0
 80076e4:	dbf1      	blt.n	80076ca <__swhatbuf_r+0x12>
 80076e6:	9a01      	ldr	r2, [sp, #4]
 80076e8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80076ec:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80076f0:	425a      	negs	r2, r3
 80076f2:	415a      	adcs	r2, r3
 80076f4:	602a      	str	r2, [r5, #0]
 80076f6:	e7ee      	b.n	80076d6 <__swhatbuf_r+0x1e>
 80076f8:	2340      	movs	r3, #64	; 0x40
 80076fa:	2000      	movs	r0, #0
 80076fc:	6023      	str	r3, [r4, #0]
 80076fe:	b016      	add	sp, #88	; 0x58
 8007700:	bd70      	pop	{r4, r5, r6, pc}
	...

08007704 <__smakebuf_r>:
 8007704:	898b      	ldrh	r3, [r1, #12]
 8007706:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007708:	079d      	lsls	r5, r3, #30
 800770a:	4606      	mov	r6, r0
 800770c:	460c      	mov	r4, r1
 800770e:	d507      	bpl.n	8007720 <__smakebuf_r+0x1c>
 8007710:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007714:	6023      	str	r3, [r4, #0]
 8007716:	6123      	str	r3, [r4, #16]
 8007718:	2301      	movs	r3, #1
 800771a:	6163      	str	r3, [r4, #20]
 800771c:	b002      	add	sp, #8
 800771e:	bd70      	pop	{r4, r5, r6, pc}
 8007720:	466a      	mov	r2, sp
 8007722:	ab01      	add	r3, sp, #4
 8007724:	f7ff ffc8 	bl	80076b8 <__swhatbuf_r>
 8007728:	9900      	ldr	r1, [sp, #0]
 800772a:	4605      	mov	r5, r0
 800772c:	4630      	mov	r0, r6
 800772e:	f7ff f961 	bl	80069f4 <_malloc_r>
 8007732:	b948      	cbnz	r0, 8007748 <__smakebuf_r+0x44>
 8007734:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007738:	059a      	lsls	r2, r3, #22
 800773a:	d4ef      	bmi.n	800771c <__smakebuf_r+0x18>
 800773c:	f023 0303 	bic.w	r3, r3, #3
 8007740:	f043 0302 	orr.w	r3, r3, #2
 8007744:	81a3      	strh	r3, [r4, #12]
 8007746:	e7e3      	b.n	8007710 <__smakebuf_r+0xc>
 8007748:	4b0d      	ldr	r3, [pc, #52]	; (8007780 <__smakebuf_r+0x7c>)
 800774a:	62b3      	str	r3, [r6, #40]	; 0x28
 800774c:	89a3      	ldrh	r3, [r4, #12]
 800774e:	6020      	str	r0, [r4, #0]
 8007750:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007754:	81a3      	strh	r3, [r4, #12]
 8007756:	9b00      	ldr	r3, [sp, #0]
 8007758:	6120      	str	r0, [r4, #16]
 800775a:	6163      	str	r3, [r4, #20]
 800775c:	9b01      	ldr	r3, [sp, #4]
 800775e:	b15b      	cbz	r3, 8007778 <__smakebuf_r+0x74>
 8007760:	4630      	mov	r0, r6
 8007762:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007766:	f000 f8d1 	bl	800790c <_isatty_r>
 800776a:	b128      	cbz	r0, 8007778 <__smakebuf_r+0x74>
 800776c:	89a3      	ldrh	r3, [r4, #12]
 800776e:	f023 0303 	bic.w	r3, r3, #3
 8007772:	f043 0301 	orr.w	r3, r3, #1
 8007776:	81a3      	strh	r3, [r4, #12]
 8007778:	89a0      	ldrh	r0, [r4, #12]
 800777a:	4305      	orrs	r5, r0
 800777c:	81a5      	strh	r5, [r4, #12]
 800777e:	e7cd      	b.n	800771c <__smakebuf_r+0x18>
 8007780:	08007511 	.word	0x08007511

08007784 <_malloc_usable_size_r>:
 8007784:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007788:	1f18      	subs	r0, r3, #4
 800778a:	2b00      	cmp	r3, #0
 800778c:	bfbc      	itt	lt
 800778e:	580b      	ldrlt	r3, [r1, r0]
 8007790:	18c0      	addlt	r0, r0, r3
 8007792:	4770      	bx	lr

08007794 <_raise_r>:
 8007794:	291f      	cmp	r1, #31
 8007796:	b538      	push	{r3, r4, r5, lr}
 8007798:	4604      	mov	r4, r0
 800779a:	460d      	mov	r5, r1
 800779c:	d904      	bls.n	80077a8 <_raise_r+0x14>
 800779e:	2316      	movs	r3, #22
 80077a0:	6003      	str	r3, [r0, #0]
 80077a2:	f04f 30ff 	mov.w	r0, #4294967295
 80077a6:	bd38      	pop	{r3, r4, r5, pc}
 80077a8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80077aa:	b112      	cbz	r2, 80077b2 <_raise_r+0x1e>
 80077ac:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80077b0:	b94b      	cbnz	r3, 80077c6 <_raise_r+0x32>
 80077b2:	4620      	mov	r0, r4
 80077b4:	f000 f830 	bl	8007818 <_getpid_r>
 80077b8:	462a      	mov	r2, r5
 80077ba:	4601      	mov	r1, r0
 80077bc:	4620      	mov	r0, r4
 80077be:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80077c2:	f000 b817 	b.w	80077f4 <_kill_r>
 80077c6:	2b01      	cmp	r3, #1
 80077c8:	d00a      	beq.n	80077e0 <_raise_r+0x4c>
 80077ca:	1c59      	adds	r1, r3, #1
 80077cc:	d103      	bne.n	80077d6 <_raise_r+0x42>
 80077ce:	2316      	movs	r3, #22
 80077d0:	6003      	str	r3, [r0, #0]
 80077d2:	2001      	movs	r0, #1
 80077d4:	e7e7      	b.n	80077a6 <_raise_r+0x12>
 80077d6:	2400      	movs	r4, #0
 80077d8:	4628      	mov	r0, r5
 80077da:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80077de:	4798      	blx	r3
 80077e0:	2000      	movs	r0, #0
 80077e2:	e7e0      	b.n	80077a6 <_raise_r+0x12>

080077e4 <raise>:
 80077e4:	4b02      	ldr	r3, [pc, #8]	; (80077f0 <raise+0xc>)
 80077e6:	4601      	mov	r1, r0
 80077e8:	6818      	ldr	r0, [r3, #0]
 80077ea:	f7ff bfd3 	b.w	8007794 <_raise_r>
 80077ee:	bf00      	nop
 80077f0:	2000000c 	.word	0x2000000c

080077f4 <_kill_r>:
 80077f4:	b538      	push	{r3, r4, r5, lr}
 80077f6:	2300      	movs	r3, #0
 80077f8:	4d06      	ldr	r5, [pc, #24]	; (8007814 <_kill_r+0x20>)
 80077fa:	4604      	mov	r4, r0
 80077fc:	4608      	mov	r0, r1
 80077fe:	4611      	mov	r1, r2
 8007800:	602b      	str	r3, [r5, #0]
 8007802:	f7f9 fd0f 	bl	8001224 <_kill>
 8007806:	1c43      	adds	r3, r0, #1
 8007808:	d102      	bne.n	8007810 <_kill_r+0x1c>
 800780a:	682b      	ldr	r3, [r5, #0]
 800780c:	b103      	cbz	r3, 8007810 <_kill_r+0x1c>
 800780e:	6023      	str	r3, [r4, #0]
 8007810:	bd38      	pop	{r3, r4, r5, pc}
 8007812:	bf00      	nop
 8007814:	2000029c 	.word	0x2000029c

08007818 <_getpid_r>:
 8007818:	f7f9 bcfd 	b.w	8001216 <_getpid>

0800781c <__sread>:
 800781c:	b510      	push	{r4, lr}
 800781e:	460c      	mov	r4, r1
 8007820:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007824:	f000 f894 	bl	8007950 <_read_r>
 8007828:	2800      	cmp	r0, #0
 800782a:	bfab      	itete	ge
 800782c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800782e:	89a3      	ldrhlt	r3, [r4, #12]
 8007830:	181b      	addge	r3, r3, r0
 8007832:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007836:	bfac      	ite	ge
 8007838:	6563      	strge	r3, [r4, #84]	; 0x54
 800783a:	81a3      	strhlt	r3, [r4, #12]
 800783c:	bd10      	pop	{r4, pc}

0800783e <__swrite>:
 800783e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007842:	461f      	mov	r7, r3
 8007844:	898b      	ldrh	r3, [r1, #12]
 8007846:	4605      	mov	r5, r0
 8007848:	05db      	lsls	r3, r3, #23
 800784a:	460c      	mov	r4, r1
 800784c:	4616      	mov	r6, r2
 800784e:	d505      	bpl.n	800785c <__swrite+0x1e>
 8007850:	2302      	movs	r3, #2
 8007852:	2200      	movs	r2, #0
 8007854:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007858:	f000 f868 	bl	800792c <_lseek_r>
 800785c:	89a3      	ldrh	r3, [r4, #12]
 800785e:	4632      	mov	r2, r6
 8007860:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007864:	81a3      	strh	r3, [r4, #12]
 8007866:	4628      	mov	r0, r5
 8007868:	463b      	mov	r3, r7
 800786a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800786e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007872:	f000 b817 	b.w	80078a4 <_write_r>

08007876 <__sseek>:
 8007876:	b510      	push	{r4, lr}
 8007878:	460c      	mov	r4, r1
 800787a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800787e:	f000 f855 	bl	800792c <_lseek_r>
 8007882:	1c43      	adds	r3, r0, #1
 8007884:	89a3      	ldrh	r3, [r4, #12]
 8007886:	bf15      	itete	ne
 8007888:	6560      	strne	r0, [r4, #84]	; 0x54
 800788a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800788e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007892:	81a3      	strheq	r3, [r4, #12]
 8007894:	bf18      	it	ne
 8007896:	81a3      	strhne	r3, [r4, #12]
 8007898:	bd10      	pop	{r4, pc}

0800789a <__sclose>:
 800789a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800789e:	f000 b813 	b.w	80078c8 <_close_r>
	...

080078a4 <_write_r>:
 80078a4:	b538      	push	{r3, r4, r5, lr}
 80078a6:	4604      	mov	r4, r0
 80078a8:	4608      	mov	r0, r1
 80078aa:	4611      	mov	r1, r2
 80078ac:	2200      	movs	r2, #0
 80078ae:	4d05      	ldr	r5, [pc, #20]	; (80078c4 <_write_r+0x20>)
 80078b0:	602a      	str	r2, [r5, #0]
 80078b2:	461a      	mov	r2, r3
 80078b4:	f7f9 fced 	bl	8001292 <_write>
 80078b8:	1c43      	adds	r3, r0, #1
 80078ba:	d102      	bne.n	80078c2 <_write_r+0x1e>
 80078bc:	682b      	ldr	r3, [r5, #0]
 80078be:	b103      	cbz	r3, 80078c2 <_write_r+0x1e>
 80078c0:	6023      	str	r3, [r4, #0]
 80078c2:	bd38      	pop	{r3, r4, r5, pc}
 80078c4:	2000029c 	.word	0x2000029c

080078c8 <_close_r>:
 80078c8:	b538      	push	{r3, r4, r5, lr}
 80078ca:	2300      	movs	r3, #0
 80078cc:	4d05      	ldr	r5, [pc, #20]	; (80078e4 <_close_r+0x1c>)
 80078ce:	4604      	mov	r4, r0
 80078d0:	4608      	mov	r0, r1
 80078d2:	602b      	str	r3, [r5, #0]
 80078d4:	f7f9 fcf9 	bl	80012ca <_close>
 80078d8:	1c43      	adds	r3, r0, #1
 80078da:	d102      	bne.n	80078e2 <_close_r+0x1a>
 80078dc:	682b      	ldr	r3, [r5, #0]
 80078de:	b103      	cbz	r3, 80078e2 <_close_r+0x1a>
 80078e0:	6023      	str	r3, [r4, #0]
 80078e2:	bd38      	pop	{r3, r4, r5, pc}
 80078e4:	2000029c 	.word	0x2000029c

080078e8 <_fstat_r>:
 80078e8:	b538      	push	{r3, r4, r5, lr}
 80078ea:	2300      	movs	r3, #0
 80078ec:	4d06      	ldr	r5, [pc, #24]	; (8007908 <_fstat_r+0x20>)
 80078ee:	4604      	mov	r4, r0
 80078f0:	4608      	mov	r0, r1
 80078f2:	4611      	mov	r1, r2
 80078f4:	602b      	str	r3, [r5, #0]
 80078f6:	f7f9 fcf3 	bl	80012e0 <_fstat>
 80078fa:	1c43      	adds	r3, r0, #1
 80078fc:	d102      	bne.n	8007904 <_fstat_r+0x1c>
 80078fe:	682b      	ldr	r3, [r5, #0]
 8007900:	b103      	cbz	r3, 8007904 <_fstat_r+0x1c>
 8007902:	6023      	str	r3, [r4, #0]
 8007904:	bd38      	pop	{r3, r4, r5, pc}
 8007906:	bf00      	nop
 8007908:	2000029c 	.word	0x2000029c

0800790c <_isatty_r>:
 800790c:	b538      	push	{r3, r4, r5, lr}
 800790e:	2300      	movs	r3, #0
 8007910:	4d05      	ldr	r5, [pc, #20]	; (8007928 <_isatty_r+0x1c>)
 8007912:	4604      	mov	r4, r0
 8007914:	4608      	mov	r0, r1
 8007916:	602b      	str	r3, [r5, #0]
 8007918:	f7f9 fcf1 	bl	80012fe <_isatty>
 800791c:	1c43      	adds	r3, r0, #1
 800791e:	d102      	bne.n	8007926 <_isatty_r+0x1a>
 8007920:	682b      	ldr	r3, [r5, #0]
 8007922:	b103      	cbz	r3, 8007926 <_isatty_r+0x1a>
 8007924:	6023      	str	r3, [r4, #0]
 8007926:	bd38      	pop	{r3, r4, r5, pc}
 8007928:	2000029c 	.word	0x2000029c

0800792c <_lseek_r>:
 800792c:	b538      	push	{r3, r4, r5, lr}
 800792e:	4604      	mov	r4, r0
 8007930:	4608      	mov	r0, r1
 8007932:	4611      	mov	r1, r2
 8007934:	2200      	movs	r2, #0
 8007936:	4d05      	ldr	r5, [pc, #20]	; (800794c <_lseek_r+0x20>)
 8007938:	602a      	str	r2, [r5, #0]
 800793a:	461a      	mov	r2, r3
 800793c:	f7f9 fce9 	bl	8001312 <_lseek>
 8007940:	1c43      	adds	r3, r0, #1
 8007942:	d102      	bne.n	800794a <_lseek_r+0x1e>
 8007944:	682b      	ldr	r3, [r5, #0]
 8007946:	b103      	cbz	r3, 800794a <_lseek_r+0x1e>
 8007948:	6023      	str	r3, [r4, #0]
 800794a:	bd38      	pop	{r3, r4, r5, pc}
 800794c:	2000029c 	.word	0x2000029c

08007950 <_read_r>:
 8007950:	b538      	push	{r3, r4, r5, lr}
 8007952:	4604      	mov	r4, r0
 8007954:	4608      	mov	r0, r1
 8007956:	4611      	mov	r1, r2
 8007958:	2200      	movs	r2, #0
 800795a:	4d05      	ldr	r5, [pc, #20]	; (8007970 <_read_r+0x20>)
 800795c:	602a      	str	r2, [r5, #0]
 800795e:	461a      	mov	r2, r3
 8007960:	f7f9 fc7a 	bl	8001258 <_read>
 8007964:	1c43      	adds	r3, r0, #1
 8007966:	d102      	bne.n	800796e <_read_r+0x1e>
 8007968:	682b      	ldr	r3, [r5, #0]
 800796a:	b103      	cbz	r3, 800796e <_read_r+0x1e>
 800796c:	6023      	str	r3, [r4, #0]
 800796e:	bd38      	pop	{r3, r4, r5, pc}
 8007970:	2000029c 	.word	0x2000029c

08007974 <_init>:
 8007974:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007976:	bf00      	nop
 8007978:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800797a:	bc08      	pop	{r3}
 800797c:	469e      	mov	lr, r3
 800797e:	4770      	bx	lr

08007980 <_fini>:
 8007980:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007982:	bf00      	nop
 8007984:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007986:	bc08      	pop	{r3}
 8007988:	469e      	mov	lr, r3
 800798a:	4770      	bx	lr
