#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Apr 19 08:35:37 2024
# Process ID: 29664
# Current directory: C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent41600 C:\Users\nisha\OneDrive\Desktop\Digital Filters\DS_Project_ANC_Digital_Filters\Week_1\Week_1.xpr
# Log file: C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/vivado.log
# Journal file: C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:32 . Memory (MB): peak = 1155.246 ; gain = 489.773
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
generate_target Simulation [get_files {C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}]
WARNING: [Vivado 12-818] No files matched 'C:/Users/nisha/OneDrive/Desktop/Digital'
WARNING: [Vivado 12-818] No files matched 'Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci'
export_ip_user_files -of_objects [get_files {C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'C:/Users/nisha/OneDrive/Desktop/Digital'
WARNING: [Vivado 12-818] No files matched 'Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci'
export_simulation -of_objects [get_files {{C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}] -directory {C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.ip_user_files} -ipstatic_source_dir {C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.cache/compile_simlib/modelsim} {questa=C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.cache/compile_simlib/questa} {riviera=C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.cache/compile_simlib/riviera} {activehdl=C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'memory_read' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim/my_file.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj memory_read_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/new/BRAM_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_read
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
"xelab -wto 91ddf5f6ff02473091a8facd2598ac29 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot memory_read_behav xil_defaultlib.memory_read xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 91ddf5f6ff02473091a8facd2598ac29 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot memory_read_behav xil_defaultlib.memory_read xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.memory_read
Compiling module xil_defaultlib.glbl
Built simulation snapshot memory_read_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "memory_read_behav -key {Behavioral:sim_1:Functional:memory_read} -tclbatch {memory_read.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source memory_read.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module memory_read.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'memory_read_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1251.672 ; gain = 33.965
add_force {/memory_read/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
add_force {/memory_read/ena} -radix hex {1 0ns}
add_force {/memory_read/wea} -radix hex {0 0ns}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'memory_read' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim/my_file.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj memory_read_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/new/BRAM_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_read
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
"xelab -wto 91ddf5f6ff02473091a8facd2598ac29 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot memory_read_behav xil_defaultlib.memory_read xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 91ddf5f6ff02473091a8facd2598ac29 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot memory_read_behav xil_defaultlib.memory_read xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.memory_read
Compiling module xil_defaultlib.glbl
Built simulation snapshot memory_read_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module memory_read.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1253.281 ; gain = 0.000
run 1000 ns
add_force {/memory_read/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
add_force {/memory_read/ena} -radix hex {1 0ns}
add_force {/memory_read/wea} -radix hex {0 0ns}
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'memory_read' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim/my_file.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj memory_read_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/new/BRAM_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_read
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
"xelab -wto 91ddf5f6ff02473091a8facd2598ac29 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot memory_read_behav xil_defaultlib.memory_read xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 91ddf5f6ff02473091a8facd2598ac29 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot memory_read_behav xil_defaultlib.memory_read xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.memory_read
Compiling module xil_defaultlib.glbl
Built simulation snapshot memory_read_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "memory_read_behav -key {Behavioral:sim_1:Functional:memory_read} -tclbatch {memory_read.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source memory_read.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module memory_read.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'memory_read_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1255.148 ; gain = 0.000
add_force {/memory_read/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
add_force {/memory_read/ena} -radix hex {1 0ns}
add_force {/memory_read/wea} -radix hex {0 0ns}
run 1000 ns
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'memory_read' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim/my_file.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj memory_read_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/new/BRAM_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_read
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
"xelab -wto 91ddf5f6ff02473091a8facd2598ac29 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot memory_read_behav xil_defaultlib.memory_read xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 91ddf5f6ff02473091a8facd2598ac29 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot memory_read_behav xil_defaultlib.memory_read xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.memory_read
Compiling module xil_defaultlib.glbl
Built simulation snapshot memory_read_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "memory_read_behav -key {Behavioral:sim_1:Functional:memory_read} -tclbatch {memory_read.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source memory_read.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module memory_read.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'memory_read_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1255.148 ; gain = 0.000
add_force {/memory_read/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
add_force {/memory_read/ena} -radix hex {1 0ns}
add_force {/memory_read/wea} -radix hex {0 0ns}
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'memory_read' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim/my_file.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj memory_read_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/new/BRAM_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_read
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
"xelab -wto 91ddf5f6ff02473091a8facd2598ac29 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot memory_read_behav xil_defaultlib.memory_read xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 91ddf5f6ff02473091a8facd2598ac29 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot memory_read_behav xil_defaultlib.memory_read xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.memory_read
Compiling module xil_defaultlib.glbl
Built simulation snapshot memory_read_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "memory_read_behav -key {Behavioral:sim_1:Functional:memory_read} -tclbatch {memory_read.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source memory_read.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module memory_read.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'memory_read_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1255.895 ; gain = 0.746
add_force {/memory_read/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
add_force {/memory_read/ena} -radix hex {1 0ns}
add_force {/memory_read/wea} -radix hex {0 0ns}
run 1000 ns
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'memory_read' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim/my_file.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj memory_read_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/new/BRAM_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_read
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
"xelab -wto 91ddf5f6ff02473091a8facd2598ac29 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot memory_read_behav xil_defaultlib.memory_read xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 91ddf5f6ff02473091a8facd2598ac29 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot memory_read_behav xil_defaultlib.memory_read xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.memory_read
Compiling module xil_defaultlib.glbl
Built simulation snapshot memory_read_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "memory_read_behav -key {Behavioral:sim_1:Functional:memory_read} -tclbatch {memory_read.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source memory_read.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module memory_read.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'memory_read_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1295.145 ; gain = 0.895
add_force {/memory_read/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
add_force {/memory_read/ena} -radix hex {1 0ns}
add_force {/memory_read/wea} -radix hex {0 0ns}
run 1000 ns
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Write_Width_A {5} CONFIG.Read_Width_A {5} CONFIG.Write_Width_B {5} CONFIG.Read_Width_B {5}] [get_ips blk_mem_gen_0]
generate_target all [get_files  {{C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files {{C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}]
launch_runs -jobs 10 blk_mem_gen_0_synth_1
[Fri Apr 19 09:08:03 2024] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files {{C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}] -directory {C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.ip_user_files} -ipstatic_source_dir {C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.cache/compile_simlib/modelsim} {questa=C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.cache/compile_simlib/questa} {riviera=C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.cache/compile_simlib/riviera} {activehdl=C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'memory_read' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim/my_file.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj memory_read_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/new/BRAM_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_read
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
"xelab -wto 91ddf5f6ff02473091a8facd2598ac29 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot memory_read_behav xil_defaultlib.memory_read xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 91ddf5f6ff02473091a8facd2598ac29 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot memory_read_behav xil_defaultlib.memory_read xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'dina' [C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/new/BRAM_wrapper.v:17]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'douta' [C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/new/BRAM_wrapper.v:18]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.memory_read
Compiling module xil_defaultlib.glbl
Built simulation snapshot memory_read_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "memory_read_behav -key {Behavioral:sim_1:Functional:memory_read} -tclbatch {memory_read.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source memory_read.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module memory_read.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'memory_read_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1364.371 ; gain = 6.273
add_force {/memory_read/clk} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/memory_read/ena} -radix hex {1 0ns}
add_force {/memory_read/wea} -radix hex {0 0ns}
run 1000 ns
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'memory_read' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim/my_file.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj memory_read_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
"xelab -wto 91ddf5f6ff02473091a8facd2598ac29 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot memory_read_behav xil_defaultlib.memory_read xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 91ddf5f6ff02473091a8facd2598ac29 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot memory_read_behav xil_defaultlib.memory_read xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'dina' [C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/new/BRAM_wrapper.v:17]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'douta' [C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/new/BRAM_wrapper.v:18]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "memory_read_behav -key {Behavioral:sim_1:Functional:memory_read} -tclbatch {memory_read.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source memory_read.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module memory_read.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'memory_read_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1488.574 ; gain = 0.000
add_force {/memory_read/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
add_force {/memory_read/ena} -radix hex {1 0ns}
add_force {/memory_read/wea} -radix hex {0 0ns}
run 1000 ns
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'memory_read' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim/my_file.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj memory_read_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
"xelab -wto 91ddf5f6ff02473091a8facd2598ac29 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot memory_read_behav xil_defaultlib.memory_read xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 91ddf5f6ff02473091a8facd2598ac29 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot memory_read_behav xil_defaultlib.memory_read xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'dina' [C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/new/BRAM_wrapper.v:17]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'douta' [C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/new/BRAM_wrapper.v:18]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "memory_read_behav -key {Behavioral:sim_1:Functional:memory_read} -tclbatch {memory_read.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source memory_read.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module memory_read.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'memory_read_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1488.574 ; gain = 0.000
add_force {/memory_read/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
add_force {/memory_read/ena} -radix hex {1 0ns}
add_force {/memory_read/wea} -radix hex {0 0ns}
run 1000 ns
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Write_Width_A {8} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8}] [get_ips blk_mem_gen_0]
generate_target all [get_files  {{C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP blk_mem_gen_0, cache-ID = 5aa3a4f523878dde; cache size = 0.229 MB.
catch { [ delete_ip_run [get_ips -all blk_mem_gen_0] ] }
INFO: [Project 1-386] Moving file 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' from fileset 'blk_mem_gen_0' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files {{C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci'
export_simulation -of_objects [get_files {{C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}] -directory {C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.ip_user_files} -ipstatic_source_dir {C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.cache/compile_simlib/modelsim} {questa=C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.cache/compile_simlib/questa} {riviera=C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.cache/compile_simlib/riviera} {activehdl=C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'memory_read' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim/my_file.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj memory_read_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/new/BRAM_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_read
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
"xelab -wto 91ddf5f6ff02473091a8facd2598ac29 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot memory_read_behav xil_defaultlib.memory_read xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 91ddf5f6ff02473091a8facd2598ac29 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot memory_read_behav xil_defaultlib.memory_read xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.memory_read
Compiling module xil_defaultlib.glbl
Built simulation snapshot memory_read_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "memory_read_behav -key {Behavioral:sim_1:Functional:memory_read} -tclbatch {memory_read.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source memory_read.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module memory_read.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'memory_read_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1488.574 ; gain = 0.000
add_force {/memory_read/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
add_force {/memory_read/ena} -radix hex {1 0ns}
add_force {/memory_read/wea} -radix hex {0 0ns}
run 1000 ns
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'memory_read' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim/my_file.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj memory_read_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/new/BRAM_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_read
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
"xelab -wto 91ddf5f6ff02473091a8facd2598ac29 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot memory_read_behav xil_defaultlib.memory_read xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 91ddf5f6ff02473091a8facd2598ac29 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot memory_read_behav xil_defaultlib.memory_read xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.memory_read
Compiling module xil_defaultlib.glbl
Built simulation snapshot memory_read_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "memory_read_behav -key {Behavioral:sim_1:Functional:memory_read} -tclbatch {memory_read.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source memory_read.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module memory_read.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'memory_read_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1488.574 ; gain = 0.000
add_force {/memory_read/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
add_force {/memory_read/ena} -radix hex {1 0ns}
add_force {/memory_read/wea} -radix hex {0 0ns}
run 1000 ns
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'memory_read' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim/my_file.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj memory_read_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/new/BRAM_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_read
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
"xelab -wto 91ddf5f6ff02473091a8facd2598ac29 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot memory_read_behav xil_defaultlib.memory_read xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 91ddf5f6ff02473091a8facd2598ac29 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot memory_read_behav xil_defaultlib.memory_read xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.memory_read
Compiling module xil_defaultlib.glbl
Built simulation snapshot memory_read_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "memory_read_behav -key {Behavioral:sim_1:Functional:memory_read} -tclbatch {memory_read.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source memory_read.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module memory_read.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'memory_read_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1543.594 ; gain = 0.000
add_force {/memory_read/ena} -radix hex {1 0ns}
add_force {/memory_read/wea} -radix hex {0 0ns}
add_force {/memory_read/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
run 1000 ns
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'memory_read' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim/my_file.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj memory_read_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/new/BRAM_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_read
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
"xelab -wto 91ddf5f6ff02473091a8facd2598ac29 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot memory_read_behav xil_defaultlib.memory_read xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 91ddf5f6ff02473091a8facd2598ac29 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot memory_read_behav xil_defaultlib.memory_read xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.memory_read
Compiling module xil_defaultlib.glbl
Built simulation snapshot memory_read_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "memory_read_behav -key {Behavioral:sim_1:Functional:memory_read} -tclbatch {memory_read.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source memory_read.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module memory_read.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'memory_read_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1560.801 ; gain = 0.000
add_force {/memory_read/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
add_force {/memory_read/ena} -radix hex {1 0ns}
add_force {/memory_read/wea} -radix hex {0 0ns}
run 1000 ns
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'memory_read' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim/my_file.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj memory_read_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/new/BRAM_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_read
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
"xelab -wto 91ddf5f6ff02473091a8facd2598ac29 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot memory_read_behav xil_defaultlib.memory_read xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 91ddf5f6ff02473091a8facd2598ac29 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot memory_read_behav xil_defaultlib.memory_read xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/new/BRAM_wrapper.v:16]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wea' [C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/new/BRAM_wrapper.v:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.memory_read
Compiling module xil_defaultlib.glbl
Built simulation snapshot memory_read_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "memory_read_behav -key {Behavioral:sim_1:Functional:memory_read} -tclbatch {memory_read.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source memory_read.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module memory_read.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'memory_read_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1560.801 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'memory_read' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim/my_file.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj memory_read_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/new/BRAM_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_read
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
"xelab -wto 91ddf5f6ff02473091a8facd2598ac29 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot memory_read_behav xil_defaultlib.memory_read xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 91ddf5f6ff02473091a8facd2598ac29 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot memory_read_behav xil_defaultlib.memory_read xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/new/BRAM_wrapper.v:16]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wea' [C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/new/BRAM_wrapper.v:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.memory_read
Compiling module xil_defaultlib.glbl
Built simulation snapshot memory_read_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "memory_read_behav -key {Behavioral:sim_1:Functional:memory_read} -tclbatch {memory_read.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source memory_read.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module memory_read.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'memory_read_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1560.801 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'memory_read' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim/my_file.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj memory_read_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/new/BRAM_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_read
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
"xelab -wto 91ddf5f6ff02473091a8facd2598ac29 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot memory_read_behav xil_defaultlib.memory_read xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 91ddf5f6ff02473091a8facd2598ac29 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot memory_read_behav xil_defaultlib.memory_read xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/new/BRAM_wrapper.v:16]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wea' [C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/new/BRAM_wrapper.v:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.memory_read
Compiling module xil_defaultlib.glbl
Built simulation snapshot memory_read_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "memory_read_behav -key {Behavioral:sim_1:Functional:memory_read} -tclbatch {memory_read.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source memory_read.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module memory_read.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'memory_read_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1560.801 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'memory_read' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim/my_file.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj memory_read_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/new/BRAM_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_read
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
"xelab -wto 91ddf5f6ff02473091a8facd2598ac29 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot memory_read_behav xil_defaultlib.memory_read xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 91ddf5f6ff02473091a8facd2598ac29 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot memory_read_behav xil_defaultlib.memory_read xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/new/BRAM_wrapper.v:16]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wea' [C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/new/BRAM_wrapper.v:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.memory_read
Compiling module xil_defaultlib.glbl
Built simulation snapshot memory_read_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "memory_read_behav -key {Behavioral:sim_1:Functional:memory_read} -tclbatch {memory_read.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source memory_read.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module memory_read.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'memory_read_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1560.801 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'memory_read' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim/my_file.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj memory_read_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/new/BRAM_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_read
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
"xelab -wto 91ddf5f6ff02473091a8facd2598ac29 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot memory_read_behav xil_defaultlib.memory_read xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 91ddf5f6ff02473091a8facd2598ac29 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot memory_read_behav xil_defaultlib.memory_read xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/new/BRAM_wrapper.v:16]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wea' [C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/new/BRAM_wrapper.v:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.memory_read
Compiling module xil_defaultlib.glbl
Built simulation snapshot memory_read_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "memory_read_behav -key {Behavioral:sim_1:Functional:memory_read} -tclbatch {memory_read.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source memory_read.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module memory_read.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'memory_read_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1560.801 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'memory_read' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim/my_file.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj memory_read_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/new/BRAM_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_read
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
"xelab -wto 91ddf5f6ff02473091a8facd2598ac29 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot memory_read_behav xil_defaultlib.memory_read xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 91ddf5f6ff02473091a8facd2598ac29 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot memory_read_behav xil_defaultlib.memory_read xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/new/BRAM_wrapper.v:16]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wea' [C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/new/BRAM_wrapper.v:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.memory_read
Compiling module xil_defaultlib.glbl
Built simulation snapshot memory_read_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "memory_read_behav -key {Behavioral:sim_1:Functional:memory_read} -tclbatch {memory_read.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source memory_read.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module memory_read.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'memory_read_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1560.801 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'memory_read' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim/my_file.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj memory_read_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/new/BRAM_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_read
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
"xelab -wto 91ddf5f6ff02473091a8facd2598ac29 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot memory_read_behav xil_defaultlib.memory_read xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 91ddf5f6ff02473091a8facd2598ac29 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot memory_read_behav xil_defaultlib.memory_read xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/new/BRAM_wrapper.v:16]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wea' [C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.srcs/sources_1/new/BRAM_wrapper.v:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.memory_read
Compiling module xil_defaultlib.glbl
Built simulation snapshot memory_read_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nisha/OneDrive/Desktop/Digital Filters/DS_Project_ANC_Digital_Filters/Week_1/Week_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "memory_read_behav -key {Behavioral:sim_1:Functional:memory_read} -tclbatch {memory_read.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source memory_read.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module memory_read.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'memory_read_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1560.801 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 19 21:23:21 2024...
