// Copyright (c) Microsoft Corporation. All rights reserved.
// Licensed under the MIT License.
//
// Module Name:
//
//   iMX6DualQuadDefs.inc
//
// Abstract:
//
//  This module contains iMX6Dual/Quad definitions
//
// Environment:
//
//  Kernel mode only
//

IMX_NONPAGED_SEGMENT_BEGIN; //====================================================

namespace {

    // i.MX6 SOC specific pin data
    // Default values are updated to values found in HW at IMX_GPIO::PrepareController
    //
    // IMX6 Dual/Quad
	const IMX_PIN_DATA Imx6DQGpioPinDataSparseMap[] = {
        //--------------------------------------------------
        // Pin Absolute Number | Ctl Reg Offset | Default Value | Mux Reg Offset | Mux Default
        //--------------------------------------------------
        { IMX_MAKE_PIN_1(1, 0), 0x5F0, 0x0001B0B0, 0x220, 0x05 }, // GPIO1_IO00 GPIO_0
        { IMX_MAKE_PIN_1(1, 1), 0x5F4, 0x0001B0B0, 0x224, 0x05 }, // GPIO1_IO01 GPIO_1
        { IMX_MAKE_PIN_1(1, 2), 0x604, 0x0001B0B0, 0x234, 0x05 }, // GPIO1_IO02 GPIO_2
        { IMX_MAKE_PIN_1(1, 3), 0x5FC, 0x0001B0B0, 0x22C, 0x05 }, // GPIO1_IO03 GPIO_3
        { IMX_MAKE_PIN_1(1, 4), 0x608, 0x0001B0B0, 0x238, 0x05 }, // GPIO1_IO04 GPIO_4
        { IMX_MAKE_PIN_1(1, 5), 0x60C, 0x0001B0B0, 0x23C, 0x05 }, // GPIO1_IO05 GPIO_5
        { IMX_MAKE_PIN_1(1, 6), 0x600, 0x0001B0B0, 0x230, 0x05 }, // GPIO1_IO06 GPIO_6
        { IMX_MAKE_PIN_1(1, 7), 0x610, 0x0001B0B0, 0x240, 0x05 }, // GPIO1_IO07 GPIO_7
        { IMX_MAKE_PIN_1(1, 8), 0x614, 0x0001B0B0, 0x244, 0x05 }, // GPIO1_IO08 GPIO_8
        { IMX_MAKE_PIN_1(1, 9), 0x5F8, 0x0001B0B0, 0x228, 0x05 }, // GPIO1_IO09 GPIO_9
        { IMX_MAKE_PIN_1(1, 10), 0x73C, 0x0001B0B0, 0x354, 0x05 }, // GPIO1_IO10 SD2_CLK
        { IMX_MAKE_PIN_1(1, 11), 0x740, 0x0001B0B0, 0x358, 0x05 }, // GPIO1_IO11 SD2_CMD
        { IMX_MAKE_PIN_1(1, 12), 0x744, 0x0001B0B0, 0x35C, 0x05 }, // GPIO1_IO12 SD2_DAT3
        { IMX_MAKE_PIN_1(1, 13), 0x364, 0x0001B0B0, 0x50, 0x05 }, // GPIO1_IO13 SD2_DAT2
        { IMX_MAKE_PIN_1(1, 14), 0x360, 0x0001B0B0, 0x4C, 0x05 }, // GPIO1_IO14 SD2_DAT1
        { IMX_MAKE_PIN_1(1, 15), 0x368, 0x0001B0B0, 0x54, 0x05 }, // GPIO1_IO15 SD2_DAT0
        { IMX_MAKE_PIN_1(1, 16), 0x728, 0x0001B0B0, 0x340, 0x05 }, // GPIO1_IO16 SD1_DAT0
        { IMX_MAKE_PIN_1(1, 17), 0x724, 0x0001B0B0, 0x33C, 0x05 }, // GPIO1_IO17 SD1_DAT1
        { IMX_MAKE_PIN_1(1, 18), 0x730, 0x0001B0B0, 0x348, 0x05 }, // GPIO1_IO18 SD1_CMD
        { IMX_MAKE_PIN_1(1, 19), 0x734, 0x0001B0B0, 0x34C, 0x05 }, // GPIO1_IO19 SD1_DAT2
        { IMX_MAKE_PIN_1(1, 20), 0x738, 0x0001B0B0, 0x350, 0x05 }, // GPIO1_IO20 SD1_CLK
        { IMX_MAKE_PIN_1(1, 21), 0x72C, 0x0001B0B0, 0x344, 0x05 }, // GPIO1_IO21 SD1_DAT3
        { IMX_MAKE_PIN_1(1, 22), 0x4E4, 0x0001B0B0, 0x1D0, 0x05 }, // GPIO1_IO22 ENET_MDIO
        { IMX_MAKE_PIN_1(1, 23), 0x4E8, 0x0001B0B0, 0x1D4, 0x05 }, // GPIO1_IO23 ENET_REF_CLK
        { IMX_MAKE_PIN_1(1, 24), 0x4EC, 0x0001B0B0, 0x1D8, 0x05 }, // GPIO1_IO24 ENET_RX_ER
        { IMX_MAKE_PIN_1(1, 25), 0x4F0, 0x0001B0B0, 0x1DC, 0x05 }, // GPIO1_IO25 ENET_CRS_DV
        { IMX_MAKE_PIN_1(1, 26), 0x4F4, 0x0001B0B0, 0x1E0, 0x05 }, // GPIO1_IO26 ENET_RXD1
        { IMX_MAKE_PIN_1(1, 27), 0x4F8, 0x0001B0B0, 0x1E4, 0x05 }, // GPIO1_IO27 ENET_RXD0
        { IMX_MAKE_PIN_1(1, 28), 0x4FC, 0x0001B0B0, 0x1E8, 0x05 }, // GPIO1_IO28 ENET_TX_EN
        { IMX_MAKE_PIN_1(1, 29), 0x500, 0x0001B0B0, 0x1EC, 0x05 }, // GPIO1_IO29 ENET_TXD1
        { IMX_MAKE_PIN_1(1, 30), 0x504, 0x0001B0B0, 0x1F0, 0x05 }, // GPIO1_IO30 ENET_TXD0
        { IMX_MAKE_PIN_1(1, 31), 0x508, 0x0001B0B0, 0x1F4, 0x05 }, // GPIO1_IO31 ENET_MDC
        { IMX_MAKE_PIN_1(2, 0), 0x6E4, 0x0001B0B0, 0x2FC, 0x05 }, // GPIO2_IO00 NANDF_D0
        { IMX_MAKE_PIN_1(2, 1), 0x6E8, 0x0001B0B0, 0x300, 0x05 }, // GPIO2_IO01 NANDF_D1
        { IMX_MAKE_PIN_1(2, 2), 0x6EC, 0x0001B0B0, 0x304, 0x05 }, // GPIO2_IO02 NANDF_D2
        { IMX_MAKE_PIN_1(2, 3), 0x6F0, 0x0001B0B0, 0x308, 0x05 }, // GPIO2_IO03 NANDF_D3
        { IMX_MAKE_PIN_1(2, 4), 0x6F4, 0x0001B0B0, 0x30C, 0x05 }, // GPIO2_IO04 NANDF_D4
        { IMX_MAKE_PIN_1(2, 5), 0x6F8, 0x0001B0B0, 0x310, 0x05 }, // GPIO2_IO05 NANDF_D5
        { IMX_MAKE_PIN_1(2, 6), 0x6FC, 0x0001B0B0, 0x314, 0x05 }, // GPIO2_IO06 NANDF_D6
        { IMX_MAKE_PIN_1(2, 7), 0x700, 0x0001B0B0, 0x318, 0x05 }, // GPIO2_IO07 NANDF_D7
        { IMX_MAKE_PIN_1(2, 8), 0x704, 0x0001B0B0, 0x31C, 0x05 }, // GPIO2_IO08 SD4_DAT0
        { IMX_MAKE_PIN_1(2, 9), 0x708, 0x0001B0B0, 0x320, 0x05 }, // GPIO2_IO09 SD4_DAT1
        { IMX_MAKE_PIN_1(2, 10), 0x70C, 0x0001B0B0, 0x324, 0x05 }, // GPIO2_IO10 SD4_DAT2
        { IMX_MAKE_PIN_1(2, 11), 0x710, 0x0001B0B0, 0x328, 0x05 }, // GPIO2_IO11 SD4_DAT3
        { IMX_MAKE_PIN_1(2, 12), 0x714, 0x0001B0B0, 0x32C, 0x05 }, // GPIO2_IO12 SD4_DAT4
        { IMX_MAKE_PIN_1(2, 13), 0x718, 0x0001B0B0, 0x330, 0x05 }, // GPIO2_IO13 SD4_DAT5
        { IMX_MAKE_PIN_1(2, 14), 0x71C, 0x0001B0B0, 0x334, 0x05 }, // GPIO2_IO14 SD4_DAT6
        { IMX_MAKE_PIN_1(2, 15), 0x720, 0x0001B0B0, 0x338, 0x05 }, // GPIO2_IO15 SD4_DAT7
        { IMX_MAKE_PIN_1(2, 16), 0x3F0, 0x0000B0B1, 0xDC, 0x00 }, // GPIO2_IO16 EIM_A22
        { IMX_MAKE_PIN_1(2, 17), 0x3F4, 0x0000B0B1, 0xE0, 0x00 }, // GPIO2_IO17 EIM_A21
        { IMX_MAKE_PIN_1(2, 18), 0x3F8, 0x0000B0B1, 0xE4, 0x00 }, // GPIO2_IO18 EIM_A20
        { IMX_MAKE_PIN_1(2, 19), 0x3FC, 0x0000B0B1, 0xE8, 0x00 }, // GPIO2_IO19 EIM_A19
        { IMX_MAKE_PIN_1(2, 20), 0x400, 0x0000B0B1, 0xEC, 0x00 }, // GPIO2_IO20 EIM_A18
        { IMX_MAKE_PIN_1(2, 21), 0x404, 0x0000B0B1, 0xF0, 0x00 }, // GPIO2_IO21 EIM_A17
        { IMX_MAKE_PIN_1(2, 22), 0x408, 0x0000B0B1, 0xF4, 0x00 }, // GPIO2_IO22 EIM_A16
        { IMX_MAKE_PIN_1(2, 23), 0x40C, 0x0000B0B1, 0xF8, 0x00 }, // GPIO2_IO23 EIM_CS0
        { IMX_MAKE_PIN_1(2, 24), 0x410, 0x0000B0B1, 0xFC, 0x00 }, // GPIO2_IO24 EIM_CS1
        { IMX_MAKE_PIN_1(2, 25), 0x414, 0x0000B0B1, 0x100, 0x00 }, // GPIO2_IO25 EIM_OE
        { IMX_MAKE_PIN_1(2, 26), 0x418, 0x0000B0B1, 0x104, 0x00 }, // GPIO2_IO26 EIM_RW
        { IMX_MAKE_PIN_1(2, 27), 0x41C, 0x0000B0B1, 0x108, 0x00 }, // GPIO2_IO27 EIM_LBA
        { IMX_MAKE_PIN_1(2, 28), 0x420, 0x0000B0B1, 0x10C, 0x00 }, // GPIO2_IO28 EIM_EB0
        { IMX_MAKE_PIN_1(2, 29), 0x424, 0x0000B0B1, 0x110, 0x00 }, // GPIO2_IO29 EIM_EB1
        { IMX_MAKE_PIN_1(2, 30), 0x3A0, 0x0001B0B0, 0x8C, 0x05 }, // GPIO2_IO30 EIM_EB2
        { IMX_MAKE_PIN_1(2, 31), 0x3C4, 0x0001B0B0, 0xB0, 0x05 }, // GPIO2_IO31 EIM_EB3
        { IMX_MAKE_PIN_1(3, 0), 0x428, 0x0000B0B1, 0x114, 0x00 }, // GPIO3_IO00 EIM_DA0
        { IMX_MAKE_PIN_1(3, 1), 0x42C, 0x0000B0B1, 0x118, 0x00 }, // GPIO3_IO01 EIM_DA1
        { IMX_MAKE_PIN_1(3, 2), 0x430, 0x0000B0B1, 0x11C, 0x00 }, // GPIO3_IO02 EIM_DA2
        { IMX_MAKE_PIN_1(3, 3), 0x434, 0x0000B0B1, 0x120, 0x00 }, // GPIO3_IO03 EIM_DA3
        { IMX_MAKE_PIN_1(3, 4), 0x438, 0x0000B0B1, 0x124, 0x00 }, // GPIO3_IO04 EIM_DA4
        { IMX_MAKE_PIN_1(3, 5), 0x43C, 0x0000B0B1, 0x128, 0x00 }, // GPIO3_IO05 EIM_DA5
        { IMX_MAKE_PIN_1(3, 6), 0x440, 0x0000B0B1, 0x12C, 0x00 }, // GPIO3_IO06 EIM_DA6
        { IMX_MAKE_PIN_1(3, 7), 0x444, 0x0000B0B1, 0x130, 0x00 }, // GPIO3_IO07 EIM_DA7
        { IMX_MAKE_PIN_1(3, 8), 0x448, 0x0000B0B1, 0x134, 0x00 }, // GPIO3_IO08 EIM_DA8
        { IMX_MAKE_PIN_1(3, 9), 0x44C, 0x0000B0B1, 0x138, 0x00 }, // GPIO3_IO09 EIM_DA9
        { IMX_MAKE_PIN_1(3, 10), 0x450, 0x0000B0B1, 0x13C, 0x00 }, // GPIO3_IO10 EIM_DA10
        { IMX_MAKE_PIN_1(3, 11), 0x454, 0x0000B0B1, 0x140, 0x00 }, // GPIO3_IO11 EIM_DA11
        { IMX_MAKE_PIN_1(3, 12), 0x458, 0x0000B0B1, 0x144, 0x00 }, // GPIO3_IO12 EIM_DA12
        { IMX_MAKE_PIN_1(3, 13), 0x45C, 0x0000B0B1, 0x148, 0x00 }, // GPIO3_IO13 EIM_DA13
        { IMX_MAKE_PIN_1(3, 14), 0x460, 0x0000B0B1, 0x14C, 0x00 }, // GPIO3_IO14 EIM_DA14
        { IMX_MAKE_PIN_1(3, 15), 0x464, 0x0000B0B1, 0x150, 0x00 }, // GPIO3_IO15 EIM_DA15
        { IMX_MAKE_PIN_1(3, 16), 0x3A4, 0x0001B0B0, 0x90, 0x05 }, // GPIO3_IO16 EIM_D16
        { IMX_MAKE_PIN_1(3, 17), 0x3A8, 0x0001B0B0, 0x94, 0x05 }, // GPIO3_IO17 EIM_D17
        { IMX_MAKE_PIN_1(3, 18), 0x3AC, 0x0001B0B0, 0x98, 0x05 }, // GPIO3_IO18 EIM_D18
        { IMX_MAKE_PIN_1(3, 19), 0x3B0, 0x0001B0B0, 0x9C, 0x05 }, // GPIO3_IO19 EIM_D19
        { IMX_MAKE_PIN_1(3, 20), 0x3B4, 0x0001B0B0, 0xA0, 0x05 }, // GPIO3_IO20 EIM_D20
        { IMX_MAKE_PIN_1(3, 21), 0x3B8, 0x0001B0B0, 0xA4, 0x05 }, // GPIO3_IO21 EIM_D21
        { IMX_MAKE_PIN_1(3, 22), 0x3BC, 0x0001B0B0, 0xA8, 0x05 }, // GPIO3_IO22 EIM_D22
        { IMX_MAKE_PIN_1(3, 23), 0x3C0, 0x0001B0B0, 0xAC, 0x05 }, // GPIO3_IO23 EIM_D23
        { IMX_MAKE_PIN_1(3, 24), 0x3C8, 0x0001B0B0, 0xB4, 0x05 }, // GPIO3_IO24 EIM_D24
        { IMX_MAKE_PIN_1(3, 25), 0x3CC, 0x0001B0B0, 0xB8, 0x05 }, // GPIO3_IO25 EIM_D25
        { IMX_MAKE_PIN_1(3, 26), 0x3D0, 0x0001B0B0, 0xBC, 0x05 }, // GPIO3_IO26 EIM_D26
        { IMX_MAKE_PIN_1(3, 27), 0x3D4, 0x0001B0B0, 0xC0, 0x05 }, // GPIO3_IO27 EIM_D27
        { IMX_MAKE_PIN_1(3, 28), 0x3D8, 0x0001B0B0, 0xC4, 0x05 }, // GPIO3_IO28 EIM_D28
        { IMX_MAKE_PIN_1(3, 29), 0x3DC, 0x0001B0B0, 0xC8, 0x05 }, // GPIO3_IO29 EIM_D29
        { IMX_MAKE_PIN_1(3, 30), 0x3E0, 0x0001B0B0, 0xCC, 0x05 }, // GPIO3_IO30 EIM_D30
        { IMX_MAKE_PIN_1(3, 31), 0x3E4, 0x0001B0B0, 0xD0, 0x05 }, // GPIO3_IO31 EIM_D31
        { IMX_MAKE_PIN_1(4, 5), 0x624, 0x0001B0B0, 0x254, 0x05 }, // GPIO4_IO05 GPIO_19
        { IMX_MAKE_PIN_1(4, 6), 0x5C8, 0x0001B0B0, 0x1F8, 0x05 }, // GPIO4_IO06 KEY_COL0
        { IMX_MAKE_PIN_1(4, 7), 0x5CC, 0x0001B0B0, 0x1FC, 0x05 }, // GPIO4_IO07 KEY_ROW0
        { IMX_MAKE_PIN_1(4, 8), 0x5D0, 0x0001B0B0, 0x200, 0x05 }, // GPIO4_IO08 KEY_COL1
        { IMX_MAKE_PIN_1(4, 9), 0x5D4, 0x0001B0B0, 0x204, 0x05 }, // GPIO4_IO09 KEY_ROW1
        { IMX_MAKE_PIN_1(4, 10), 0x5D8, 0x0001B0B0, 0x208, 0x05 }, // GPIO4_IO10 KEY_COL2
        { IMX_MAKE_PIN_1(4, 11), 0x5DC, 0x0001B0B0, 0x20C, 0x05 }, // GPIO4_IO11 KEY_ROW2
        { IMX_MAKE_PIN_1(4, 12), 0x5E0, 0x0001B0B0, 0x210, 0x05 }, // GPIO4_IO12 KEY_COL3
        { IMX_MAKE_PIN_1(4, 13), 0x5E4, 0x0001B0B0, 0x214, 0x05 }, // GPIO4_IO13 KEY_ROW3
        { IMX_MAKE_PIN_1(4, 14), 0x5E8, 0x0001B0B0, 0x218, 0x05 }, // GPIO4_IO14 KEY_COL4
        { IMX_MAKE_PIN_1(4, 15), 0x5EC, 0x0001B0B0, 0x21C, 0x05 }, // GPIO4_IO15 KEY_ROW4
        { IMX_MAKE_PIN_1(4, 16), 0x470, 0x0001B0B0, 0x15C, 0x05 }, // GPIO4_IO16 DI0_DISP_CLK
        { IMX_MAKE_PIN_1(4, 17), 0x474, 0x0001B0B0, 0x160, 0x05 }, // GPIO4_IO17 DI0_PIN15
        { IMX_MAKE_PIN_1(4, 18), 0x478, 0x0001B0B0, 0x164, 0x05 }, // GPIO4_IO18 DI0_PIN2
        { IMX_MAKE_PIN_1(4, 19), 0x47C, 0x0001B0B0, 0x168, 0x05 }, // GPIO4_IO19 DI0_PIN3
        { IMX_MAKE_PIN_1(4, 20), 0x480, 0x0001B0B0, 0x16C, 0x05 }, // GPIO4_IO20 DI0_PIN4
        { IMX_MAKE_PIN_1(4, 21), 0x484, 0x0001B0B0, 0x170, 0x05 }, // GPIO4_IO21 DISP0_DAT0
        { IMX_MAKE_PIN_1(4, 22), 0x488, 0x0001B0B0, 0x174, 0x05 }, // GPIO4_IO22 DISP0_DAT1
        { IMX_MAKE_PIN_1(4, 23), 0x48C, 0x0001B0B0, 0x178, 0x05 }, // GPIO4_IO23 DISP0_DAT2
        { IMX_MAKE_PIN_1(4, 24), 0x490, 0x0001B0B0, 0x17C, 0x05 }, // GPIO4_IO24 DISP0_DAT3
        { IMX_MAKE_PIN_1(4, 25), 0x494, 0x0001B0B0, 0x180, 0x05 }, // GPIO4_IO25 DISP0_DAT4
        { IMX_MAKE_PIN_1(4, 26), 0x498, 0x0001B0B0, 0x184, 0x05 }, // GPIO4_IO26 DISP0_DAT5
        { IMX_MAKE_PIN_1(4, 27), 0x49C, 0x0001B0B0, 0x188, 0x05 }, // GPIO4_IO27 DISP0_DAT6
        { IMX_MAKE_PIN_1(4, 28), 0x4A0, 0x0001B0B0, 0x18C, 0x05 }, // GPIO4_IO28 DISP0_DAT7
        { IMX_MAKE_PIN_1(4, 29), 0x4A4, 0x0001B0B0, 0x190, 0x05 }, // GPIO4_IO29 DISP0_DAT8
        { IMX_MAKE_PIN_1(4, 30), 0x4A8, 0x0001B0B0, 0x194, 0x05 }, // GPIO4_IO30 DISP0_DAT9
        { IMX_MAKE_PIN_1(4, 31), 0x4AC, 0x0001B0B0, 0x198, 0x05 }, // GPIO4_IO31 DISP0_DAT10
        { IMX_MAKE_PIN_1(5, 0), 0x468, 0x0000B060, 0x154, 0x00 }, // GPIO5_IO00 EIM_WAIT
        { IMX_MAKE_PIN_1(5, 2), 0x39C, 0x0000B0B1, 0x88, 0x00 }, // GPIO5_IO02 EIM_A25
        { IMX_MAKE_PIN_1(5, 4), 0x3E8, 0x0000B0B1, 0xD4, 0x00 }, // GPIO5_IO04 EIM_A24
        { IMX_MAKE_PIN_1(5, 5), 0x4B0, 0x0001B0B0, 0x19C, 0x05 }, // GPIO5_IO05 DISP0_DAT11
        { IMX_MAKE_PIN_1(5, 6), 0x4B4, 0x0001B0B0, 0x1A0, 0x05 }, // GPIO5_IO06 DISP0_DAT12
        { IMX_MAKE_PIN_1(5, 7), 0x4B8, 0x0001B0B0, 0x1A4, 0x05 }, // GPIO5_IO07 DISP0_DAT13
        { IMX_MAKE_PIN_1(5, 8), 0x4BC, 0x0001B0B0, 0x1A8, 0x05 }, // GPIO5_IO08 DISP0_DAT14
        { IMX_MAKE_PIN_1(5, 9), 0x4C0, 0x0001B0B0, 0x1AC, 0x05 }, // GPIO5_IO09 DISP0_DAT15
        { IMX_MAKE_PIN_1(5, 10), 0x4C4, 0x0001B0B0, 0x1B0, 0x05 }, // GPIO5_IO10 DISP0_DAT16
        { IMX_MAKE_PIN_1(5, 11), 0x4C8, 0x0001B0B0, 0x1B4, 0x05 }, // GPIO5_IO11 DISP0_DAT17
        { IMX_MAKE_PIN_1(5, 12), 0x4CC, 0x0001B0B0, 0x1B8, 0x05 }, // GPIO5_IO12 DISP0_DAT18
        { IMX_MAKE_PIN_1(5, 13), 0x4D0, 0x0001B0B0, 0x1BC, 0x05 }, // GPIO5_IO13 DISP0_DAT19
        { IMX_MAKE_PIN_1(5, 14), 0x4D4, 0x0001B0B0, 0x1C0, 0x05 }, // GPIO5_IO14 DISP0_DAT20
        { IMX_MAKE_PIN_1(5, 15), 0x4D8, 0x0001B0B0, 0x1C4, 0x05 }, // GPIO5_IO15 DISP0_DAT21
        { IMX_MAKE_PIN_1(5, 16), 0x4DC, 0x0001B0B0, 0x1C8, 0x05 }, // GPIO5_IO16 DISP0_DAT22
        { IMX_MAKE_PIN_1(5, 17), 0x4E0, 0x0001B0B0, 0x1CC, 0x05 }, // GPIO5_IO17 DISP0_DAT23
        { IMX_MAKE_PIN_1(5, 18), 0x628, 0x0001B0B0, 0x258, 0x05 }, // GPIO5_IO18 CSI0_PIXCLK
        { IMX_MAKE_PIN_1(5, 19), 0x62C, 0x0001B0B0, 0x25C, 0x05 }, // GPIO5_IO19 CSI0_MCLK
        { IMX_MAKE_PIN_1(5, 20), 0x630, 0x0001B0B0, 0x260, 0x05 }, // GPIO5_IO20 CSI0_DATA_EN
        { IMX_MAKE_PIN_1(5, 21), 0x634, 0x0001B0B0, 0x264, 0x05 }, // GPIO5_IO21 CSI0_VSYNC
        { IMX_MAKE_PIN_1(5, 22), 0x638, 0x0001B0B0, 0x268, 0x05 }, // GPIO5_IO22 CSI0_DAT4
        { IMX_MAKE_PIN_1(5, 23), 0x63C, 0x0001B0B0, 0x26C, 0x05 }, // GPIO5_IO23 CSI0_DAT5
        { IMX_MAKE_PIN_1(5, 24), 0x640, 0x0001B0B0, 0x270, 0x05 }, // GPIO5_IO24 CSI0_DAT6
        { IMX_MAKE_PIN_1(5, 25), 0x644, 0x0001B0B0, 0x274, 0x05 }, // GPIO5_IO25 CSI0_DAT7
        { IMX_MAKE_PIN_1(5, 26), 0x648, 0x0001B0B0, 0x278, 0x05 }, // GPIO5_IO26 CSI0_DAT8
        { IMX_MAKE_PIN_1(5, 27), 0x64C, 0x0001B0B0, 0x27C, 0x05 }, // GPIO5_IO27 CSI0_DAT9
        { IMX_MAKE_PIN_1(5, 28), 0x650, 0x0001B0B0, 0x280, 0x05 }, // GPIO5_IO28 CSI0_DAT10
        { IMX_MAKE_PIN_1(5, 29), 0x654, 0x0001B0B0, 0x284, 0x05 }, // GPIO5_IO29 CSI0_DAT11
        { IMX_MAKE_PIN_1(5, 30), 0x658, 0x0001B0B0, 0x288, 0x05 }, // GPIO5_IO30 CSI0_DAT12
        { IMX_MAKE_PIN_1(5, 31), 0x65C, 0x0001B0B0, 0x28C, 0x05 }, // GPIO5_IO31 CSI0_DAT13
        { IMX_MAKE_PIN_1(6, 0), 0x660, 0x0001B0B0, 0x290, 0x05 }, // GPIO6_IO00 CSI0_DAT14
        { IMX_MAKE_PIN_1(6, 1), 0x664, 0x0001B0B0, 0x294, 0x05 }, // GPIO6_IO01 CSI0_DAT15
        { IMX_MAKE_PIN_1(6, 2), 0x668, 0x0001B0B0, 0x298, 0x05 }, // GPIO6_IO02 CSI0_DAT16
        { IMX_MAKE_PIN_1(6, 3), 0x66C, 0x0001B0B0, 0x29C, 0x05 }, // GPIO6_IO03 CSI0_DAT17
        { IMX_MAKE_PIN_1(6, 4), 0x670, 0x0001B0B0, 0x2A0, 0x05 }, // GPIO6_IO04 CSI0_DAT18
        { IMX_MAKE_PIN_1(6, 5), 0x674, 0x0001B0B0, 0x2A4, 0x05 }, // GPIO6_IO05 CSI0_DAT19
        { IMX_MAKE_PIN_1(6, 6), 0x3EC, 0x0000B0B1, 0xD8, 0x00 }, // GPIO6_IO06 EIM_A23
        { IMX_MAKE_PIN_1(6, 7), 0x6BC, 0x0001B0B0, 0x2D4, 0x05 }, // GPIO6_IO07 NANDF_CLE
        { IMX_MAKE_PIN_1(6, 8), 0x6C0, 0x0001B0B0, 0x2D8, 0x05 }, // GPIO6_IO08 NANDF_ALE
        { IMX_MAKE_PIN_1(6, 9), 0x6C4, 0x0001B0B0, 0x2DC, 0x05 }, // GPIO6_IO09 NANDF_WP_B
        { IMX_MAKE_PIN_1(6, 10), 0x6C8, 0x0001B0B0, 0x2E0, 0x05 }, // GPIO6_IO10 NANDF_RB0
        { IMX_MAKE_PIN_1(6, 11), 0x6CC, 0x0001B0B0, 0x2E4, 0x05 }, // GPIO6_IO11 NANDF_CS0
        { IMX_MAKE_PIN_1(6, 14), 0x6D0, 0x0001B0B0, 0x2E8, 0x05 }, // GPIO6_IO14 NANDF_CS1
        { IMX_MAKE_PIN_1(6, 15), 0x6D4, 0x0001B0B0, 0x2EC, 0x05 }, // GPIO6_IO15 NANDF_CS2
        { IMX_MAKE_PIN_1(6, 16), 0x6D8, 0x0001B0B0, 0x2F0, 0x05 }, // GPIO6_IO16 NANDF_CS3
        { IMX_MAKE_PIN_1(6, 17), 0x690, 0x0001B0B0, 0x2A8, 0x05 }, // GPIO6_IO17 SD3_DAT7
        { IMX_MAKE_PIN_1(6, 18), 0x694, 0x0001B0B0, 0x2AC, 0x05 }, // GPIO6_IO18 SD3_DAT6
        { IMX_MAKE_PIN_1(6, 19), 0x36C, 0x00013030, 0x58, 0x05 }, // GPIO6_IO19 RGMII_TXC
        { IMX_MAKE_PIN_1(6, 20), 0x370, 0x0001B030, 0x5C, 0x05 }, // GPIO6_IO20 RGMII_TD0
        { IMX_MAKE_PIN_1(6, 21), 0x374, 0x0001B030, 0x60, 0x05 }, // GPIO6_IO21 RGMII_TD1
        { IMX_MAKE_PIN_1(6, 22), 0x378, 0x0001B030, 0x64, 0x05 }, // GPIO6_IO22 RGMII_TD2
        { IMX_MAKE_PIN_1(6, 23), 0x37C, 0x0001B030, 0x68, 0x05 }, // GPIO6_IO23 RGMII_TD3
        { IMX_MAKE_PIN_1(6, 24), 0x380, 0x00013030, 0x6C, 0x05 }, // GPIO6_IO24 RGMII_RX_CTL
        { IMX_MAKE_PIN_1(6, 25), 0x384, 0x0001B030, 0x70, 0x05 }, // GPIO6_IO25 RGMII_RD0
        { IMX_MAKE_PIN_1(6, 26), 0x388, 0x00013030, 0x74, 0x05 }, // GPIO6_IO26 RGMII_TX_CTL
        { IMX_MAKE_PIN_1(6, 27), 0x38C, 0x0001B030, 0x78, 0x05 }, // GPIO6_IO27 RGMII_RD1
        { IMX_MAKE_PIN_1(6, 28), 0x390, 0x0001B030, 0x7C, 0x05 }, // GPIO6_IO28 RGMII_RD2
        { IMX_MAKE_PIN_1(6, 29), 0x394, 0x0001B030, 0x80, 0x05 }, // GPIO6_IO29 RGMII_RD3
        { IMX_MAKE_PIN_1(6, 30), 0x398, 0x00013030, 0x84, 0x05 }, // GPIO6_IO30 RGMII_RXC
        { IMX_MAKE_PIN_1(6, 31), 0x46C, 0x0000B0B1, 0x158, 0x00 }, // GPIO6_IO31 EIM_BCLK
        { IMX_MAKE_PIN_1(7, 0), 0x698, 0x0001B0B0, 0x2B0, 0x05 }, // GPIO7_IO00 SD3_DAT5
        { IMX_MAKE_PIN_1(7, 1), 0x69C, 0x0001B0B0, 0x2B4, 0x05 }, // GPIO7_IO01 SD3_DAT4
        { IMX_MAKE_PIN_1(7, 2), 0x6A0, 0x0001B0B0, 0x2B8, 0x05 }, // GPIO7_IO02 SD3_CMD
        { IMX_MAKE_PIN_1(7, 3), 0x6A4, 0x0001B0B0, 0x2BC, 0x05 }, // GPIO7_IO03 SD3_CLK
        { IMX_MAKE_PIN_1(7, 4), 0x6A8, 0x0001B0B0, 0x2C0, 0x05 }, // GPIO7_IO04 SD3_DAT0
        { IMX_MAKE_PIN_1(7, 5), 0x6AC, 0x0001B0B0, 0x2C4, 0x05 }, // GPIO7_IO05 SD3_DAT1
        { IMX_MAKE_PIN_1(7, 6), 0x6B0, 0x0001B0B0, 0x2C8, 0x05 }, // GPIO7_IO06 SD3_DAT2
        { IMX_MAKE_PIN_1(7, 7), 0x6B4, 0x0001B0B0, 0x2CC, 0x05 }, // GPIO7_IO07 SD3_DAT3
        { IMX_MAKE_PIN_1(7, 8), 0x6B8, 0x0001B0B0, 0x2D0, 0x05 }, // GPIO7_IO08 SD3_RST
        { IMX_MAKE_PIN_1(7, 9), 0x6DC, 0x0001B0B0, 0x2F4, 0x05 }, // GPIO7_IO09 SD4_CMD
        { IMX_MAKE_PIN_1(7, 10), 0x6E0, 0x0001B0B0, 0x2F8, 0x05 }, // GPIO7_IO10 SD4_CLK
        { IMX_MAKE_PIN_1(7, 11), 0x618, 0x0001B0B0, 0x248, 0x05 }, // GPIO7_IO11 GPIO_16
        { IMX_MAKE_PIN_1(7, 12), 0x61C, 0x0001B0B0, 0x24C, 0x05 }, // GPIO7_IO12 GPIO_17
        { IMX_MAKE_PIN_1(7, 13), 0x620, 0x0001B0B0, 0x250, 0x05 }, // GPIO7_IO13 GPIO_18
    };

    // i.MX6 SOC specific Select Input/Alt Function/Pin map
    //
    // iMX6 Dual/Quad
    const IMX_PIN_INPUT_DATA Imx6DQGpioPinInputSelectTable[] = {
        //--------------------------------------------------
        // Pin Absolute Number | Pin Alt Mode value | Select Input Reg Offset | Input Select value
        //--------------------------------------------------
        { IMX_MAKE_PIN_1(1, 0), 2, 0x8E8, 0 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO00 - ALT2 - KEY_COL5 - IOMUXC_KEY_COL5_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 0), 3, 0x7B0, 1 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO00 - ALT3 - ASRC_EXT_CLK - IOMUXC_ASRC_ASRCK_CLOCK_6_SELECT_INPUT

        { IMX_MAKE_PIN_1(1, 1), 0, 0x86C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO01 - ALT0 - ESAI_RX_CLK - IOMUXC_ESAI_RX_CLK_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 1), 2, 0x8F4, 0 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO01 - ALT2 - KEY_ROW5 - IOMUXC_KEY_ROW5_SELECT_INPUT

        { IMX_MAKE_PIN_1(1, 2), 0, 0x860, 1 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO02 - ALT0 - ESAI_TX_FS - IOMUXC_ESAI_TX_FS_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 2), 2, 0x8F8, 1 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO02 - ALT2 - KEY_ROW6 - IOMUXC_KEY_ROW6_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 2), 7, 0x904, 1 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO02 - ALT7 - MLB_DATA - IOMUXC_MLB_MLB_DATA_IN_SELECT_INPUT

        { IMX_MAKE_PIN_1(1, 3), 0, 0x864, 1 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO03 - ALT0 - ESAI_RX_HF_CLK - IOMUXC_ESAI_RX_HF_CLK_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 3), 2, 0x8A8, 1 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO03 - ALT2 - I2C3_SCL - IOMUXC_I2C3_SCL_IN_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 3), 6, 0x948, 1 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO03 - ALT6 - USB_H1_OC - IOMUXC_USB_H1_OC_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 3), 7, 0x900, 1 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO03 - ALT7 - MLB_CLK - IOMUXC_MLB_MLB_CLK_IN_SELECT_INPUT

        { IMX_MAKE_PIN_1(1, 4), 0, 0x868, 1 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO04 - ALT0 - ESAI_TX_HF_CLK - IOMUXC_ESAI_TX_HF_CLK_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 4), 2, 0x8F0, 1 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO04 - ALT2 - KEY_COL7 - IOMUXC_KEY_COL7_SELECT_INPUT

        { IMX_MAKE_PIN_1(1, 5), 0, 0x87C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO05 - ALT0 - ESAI_TX2_RX3 - IOMUXC_ESAI_SDO2_SDI3_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 5), 2, 0x8FC, 1 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO05 - ALT2 - KEY_ROW7 - IOMUXC_KEY_ROW7_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 5), 6, 0x8A8, 2 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO05 - ALT6 - I2C3_SCL - IOMUXC_I2C3_SCL_IN_SELECT_INPUT

        { IMX_MAKE_PIN_1(1, 6), 0, 0x870, 1 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO06 - ALT0 - ESAI_TX_CLK - IOMUXC_ESAI_TX_CLK_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 6), 2, 0x8AC, 1 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO06 - ALT2 - I2C3_SDA - IOMUXC_I2C3_SDA_IN_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 6), 7, 0x908, 1 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO06 - ALT7 - MLB_SIG - IOMUXC_MLB_MLB_SIG_IN_SELECT_INPUT

        { IMX_MAKE_PIN_1(1, 7), 0, 0x884, 1 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO07 - ALT0 - ESAI_TX4_RX1 - IOMUXC_ESAI_SDO4_SDI1_SELECT_INPUT
//        { IMX_MAKE_PIN_1(1, 7), 4, 0x928, 2 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO07 - ALT4 - UART2_TX_DATA - IOMUXC_UART2_UART_RX_DATA_SELECT_INPUT

        { IMX_MAKE_PIN_1(1, 8), 0, 0x888, 1 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO08 - ALT0 - ESAI_TX5_RX0 - IOMUXC_ESAI_SDO5_SDI0_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 8), 3, 0x7E4, 1 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO08 - ALT3 - FLEXCAN1_RX - IOMUXC_FLEXCAN1_RX_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 8), 4, 0x928, 3 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO08 - ALT4 - UART2_RX_DATA - IOMUXC_UART2_UART_RX_DATA_SELECT_INPUT

        { IMX_MAKE_PIN_1(1, 9), 0, 0x85C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO09 - ALT0 - ESAI_RX_FS - IOMUXC_ESAI_RX_FS_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 9), 2, 0x8EC, 0 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO09 - ALT2 - KEY_COL6 - IOMUXC_KEY_COL6_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 9), 6, 0x94C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO09 - ALT6 - SD1_WP - IOMUXC_USDHC1_WP_ON_SELECT_INPUT

        { IMX_MAKE_PIN_1(1, 10), 1, 0x828, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SD2_CLK - ALT1 - ECSPI5_SCLK - IOMUXC_ECSPI5_CSPI_CLK_IN_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 10), 2, 0x8E8, 3 }, // IOMUXC_SW_MUX_CTL_PAD_SD2_CLK - ALT2 - KEY_COL5 - IOMUXC_KEY_COL5_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 10), 3, 0x7C0, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SD2_CLK - ALT3 - AUD4_RXFS - IOMUXC_AUD4_INPUT_RXFS_AMX_SELECT_INPUT

        { IMX_MAKE_PIN_1(1, 11), 1, 0x830, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SD2_CMD - ALT1 - ECSPI5_MOSI - IOMUXC_ECSPI5_MOSI_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 11), 2, 0x8F4, 2 }, // IOMUXC_SW_MUX_CTL_PAD_SD2_CMD - ALT2 - KEY_ROW5 - IOMUXC_KEY_ROW5_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 11), 3, 0x7BC, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SD2_CMD - ALT3 - AUD4_RXC - IOMUXC_AUD4_INPUT_RXCLK_AMX_SELECT_INPUT

        { IMX_MAKE_PIN_1(1, 12), 2, 0x8EC, 2 }, // IOMUXC_SW_MUX_CTL_PAD_SD2_DATA3 - ALT2 - KEY_COL6 - IOMUXC_KEY_COL6_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 12), 3, 0x7C4, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SD2_DATA3 - ALT3 - AUD4_TXC - IOMUXC_AUD4_INPUT_TXCLK_AMX_SELECT_INPUT

        { IMX_MAKE_PIN_1(1, 13), 1, 0x838, 0 }, // IOMUXC_SW_MUX_CTL_PAD_SD2_DATA2 - ALT1 - ECSPI5_SS1 - IOMUXC_ECSPI5_SS1_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 13), 3, 0x7B8, 0 }, // IOMUXC_SW_MUX_CTL_PAD_SD2_DATA2 - ALT3 - AUD4_TXD - IOMUXC_AUD4_INPUT_DB_AMX_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 13), 4, 0x8F8, 0 }, // IOMUXC_SW_MUX_CTL_PAD_SD2_DATA2 - ALT4 - KEY_ROW6 - IOMUXC_KEY_ROW6_SELECT_INPUT

        { IMX_MAKE_PIN_1(1, 14), 1, 0x834, 0 }, // IOMUXC_SW_MUX_CTL_PAD_SD2_DATA1 - ALT1 - ECSPI5_SS0 - IOMUXC_ECSPI5_SS0_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 14), 3, 0x7C8, 0 }, // IOMUXC_SW_MUX_CTL_PAD_SD2_DATA1 - ALT3 - AUD4_TXFS - IOMUXC_AUD4_INPUT_TXFS_AMX_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 14), 4, 0x8F0, 0 }, // IOMUXC_SW_MUX_CTL_PAD_SD2_DATA1 - ALT4 - KEY_COL7 - IOMUXC_KEY_COL7_SELECT_INPUT

        { IMX_MAKE_PIN_1(1, 15), 1, 0x82C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_SD2_DATA0 - ALT1 - ECSPI5_MISO - IOMUXC_ECSPI5_MISO_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 15), 3, 0x7B4, 0 }, // IOMUXC_SW_MUX_CTL_PAD_SD2_DATA0 - ALT3 - AUD4_RXD - IOMUXC_AUD4_INPUT_DA_AMX_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 15), 4, 0x8FC, 0 }, // IOMUXC_SW_MUX_CTL_PAD_SD2_DATA0 - ALT4 - KEY_ROW7 - IOMUXC_KEY_ROW7_SELECT_INPUT

        { IMX_MAKE_PIN_1(1, 16), 1, 0x82C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SD1_DATA0 - ALT1 - ECSPI5_MISO - IOMUXC_ECSPI5_MISO_SELECT_INPUT

        { IMX_MAKE_PIN_1(1, 17), 1, 0x834, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SD1_DATA1 - ALT1 - ECSPI5_SS0 - IOMUXC_ECSPI5_SS0_SELECT_INPUT

        { IMX_MAKE_PIN_1(1, 18), 1, 0x830, 0 }, // IOMUXC_SW_MUX_CTL_PAD_SD1_CMD - ALT1 - ECSPI5_MOSI - IOMUXC_ECSPI5_MOSI_SELECT_INPUT

        { IMX_MAKE_PIN_1(1, 19), 1, 0x838, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SD1_DATA2 - ALT1 - ECSPI5_SS1 - IOMUXC_ECSPI5_SS1_SELECT_INPUT

        { IMX_MAKE_PIN_1(1, 20), 1, 0x828, 0 }, // IOMUXC_SW_MUX_CTL_PAD_SD1_CLK - ALT1 - ECSPI5_SCLK - IOMUXC_ECSPI5_CSPI_CLK_IN_SELECT_INPUT

        { IMX_MAKE_PIN_1(1, 22), 1, 0x840, 0 }, // IOMUXC_SW_MUX_CTL_PAD_ENET_MDIO - ALT1 - ENET_MDIO - IOMUXC_ENET_MAC0_MDIO_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 22), 2, 0x86C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_ENET_MDIO - ALT2 - ESAI_RX_CLK - IOMUXC_ESAI_RX_CLK_SELECT_INPUT

        { IMX_MAKE_PIN_1(1, 23), 2, 0x85C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_ENET_REF_CLK - ALT2 - ESAI_RX_FS - IOMUXC_ESAI_RX_FS_SELECT_INPUT

        { IMX_MAKE_PIN_1(1, 24), 2, 0x864, 0 }, // IOMUXC_SW_MUX_CTL_PAD_ENET_RX_ER - ALT2 - ESAI_RX_HF_CLK - IOMUXC_ESAI_RX_HF_CLK_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 24), 3, 0x914, 1 }, // IOMUXC_SW_MUX_CTL_PAD_ENET_RX_ER - ALT3 - SPDIF_IN - IOMUXC_SPDIF_SPDIF_IN1_SELECT_INPUT

        { IMX_MAKE_PIN_1(1, 25), 1, 0x858, 1 }, // IOMUXC_SW_MUX_CTL_PAD_ENET_CRS_DV - ALT1 - ENET_RX_EN - IOMUXC_ENET_MAC0_RX_EN_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 25), 2, 0x870, 0 }, // IOMUXC_SW_MUX_CTL_PAD_ENET_CRS_DV - ALT2 - ESAI_TX_CLK - IOMUXC_ESAI_TX_CLK_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 25), 3, 0x918, 1 }, // IOMUXC_SW_MUX_CTL_PAD_ENET_CRS_DV - ALT3 - SPDIF_EXT_CLK - IOMUXC_SPDIF_TX_CLK2_SELECT_INPUT

        { IMX_MAKE_PIN_1(1, 26), 0, 0x908, 0 }, // IOMUXC_SW_MUX_CTL_PAD_ENET_RX_DATA1 - ALT0 - MLB_SIG - IOMUXC_MLB_MLB_SIG_IN_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 26), 1, 0x84C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_ENET_RX_DATA1 - ALT1 - ENET_RX_DATA1 - IOMUXC_ENET_MAC0_RX_DATA1_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 26), 2, 0x860, 0 }, // IOMUXC_SW_MUX_CTL_PAD_ENET_RX_DATA1 - ALT2 - ESAI_TX_FS - IOMUXC_ESAI_TX_FS_SELECT_INPUT

        { IMX_MAKE_PIN_1(1, 27), 1, 0x848, 1 }, // IOMUXC_SW_MUX_CTL_PAD_ENET_RX_DATA0 - ALT1 - ENET_RX_DATA0 - IOMUXC_ENET_MAC0_RX_DATA0_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 27), 2, 0x868, 0 }, // IOMUXC_SW_MUX_CTL_PAD_ENET_RX_DATA0 - ALT2 - ESAI_TX_HF_CLK - IOMUXC_ESAI_TX_HF_CLK_SELECT_INPUT

        { IMX_MAKE_PIN_1(1, 28), 2, 0x880, 0 }, // IOMUXC_SW_MUX_CTL_PAD_ENET_TX_EN - ALT2 - ESAI_TX3_RX2 - IOMUXC_ESAI_SDO3_SDI2_SELECT_INPUT

        { IMX_MAKE_PIN_1(1, 29), 0, 0x900, 0 }, // IOMUXC_SW_MUX_CTL_PAD_ENET_TX_DATA1 - ALT0 - MLB_CLK - IOMUXC_MLB_MLB_CLK_IN_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 29), 2, 0x87C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_ENET_TX_DATA1 - ALT2 - ESAI_TX2_RX3 - IOMUXC_ESAI_SDO2_SDI3_SELECT_INPUT

        { IMX_MAKE_PIN_1(1, 30), 2, 0x884, 0 }, // IOMUXC_SW_MUX_CTL_PAD_ENET_TX_DATA0 - ALT2 - ESAI_TX4_RX1 - IOMUXC_ESAI_SDO4_SDI1_SELECT_INPUT

        { IMX_MAKE_PIN_1(1, 31), 0, 0x904, 0 }, // IOMUXC_SW_MUX_CTL_PAD_ENET_MDC - ALT0 - MLB_DATA - IOMUXC_MLB_MLB_DATA_IN_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 31), 2, 0x888, 0 }, // IOMUXC_SW_MUX_CTL_PAD_ENET_MDC - ALT2 - ESAI_TX5_RX0 - IOMUXC_ESAI_SDO5_SDI0_SELECT_INPUT

        { IMX_MAKE_PIN_1(2, 12), 2, 0x928, 6 }, // IOMUXC_SW_MUX_CTL_PAD_SD4_DATA4 - ALT2 - UART2_RX_DATA - IOMUXC_UART2_UART_RX_DATA_SELECT_INPUT

        { IMX_MAKE_PIN_1(2, 13), 2, 0x924, 4 }, // IOMUXC_SW_MUX_CTL_PAD_SD4_DATA5 - ALT2 - UART2_RTS_B - IOMUXC_UART2_UART_RTS_B_SELECT_INPUT

//        { IMX_MAKE_PIN_1(2, 14), 2, 0x924, 5 }, // IOMUXC_SW_MUX_CTL_PAD_SD4_DATA6 - ALT2 - UART2_CTS_B - IOMUXC_UART2_UART_RTS_B_SELECT_INPUT

//        { IMX_MAKE_PIN_1(2, 15), 2, 0x928, 7 }, // IOMUXC_SW_MUX_CTL_PAD_SD4_DATA7 - ALT2 - UART2_TX_DATA - IOMUXC_UART2_UART_RX_DATA_SELECT_INPUT

        { IMX_MAKE_PIN_1(2, 16), 2, 0x8CC, 1 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR22 - ALT2 - IPU2_CSI1_DATA17 - IOMUXC_IPU2_SENS1_DATA17_SELECT_INPUT

        { IMX_MAKE_PIN_1(2, 17), 2, 0x8C8, 1 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR21 - ALT2 - IPU2_CSI1_DATA16 - IOMUXC_IPU2_SENS1_DATA16_SELECT_INPUT

        { IMX_MAKE_PIN_1(2, 18), 2, 0x8C4, 1 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR20 - ALT2 - IPU2_CSI1_DATA15 - IOMUXC_IPU2_SENS1_DATA15_SELECT_INPUT

        { IMX_MAKE_PIN_1(2, 19), 2, 0x8C0, 1 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR19 - ALT2 - IPU2_CSI1_DATA14 - IOMUXC_IPU2_SENS1_DATA14_SELECT_INPUT

        { IMX_MAKE_PIN_1(2, 20), 2, 0x8BC, 1 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR18 - ALT2 - IPU2_CSI1_DATA13 - IOMUXC_IPU2_SENS1_DATA13_SELECT_INPUT

        { IMX_MAKE_PIN_1(2, 21), 2, 0x8B8, 1 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR17 - ALT2 - IPU2_CSI1_DATA12 - IOMUXC_IPU2_SENS1_DATA12_SELECT_INPUT

        { IMX_MAKE_PIN_1(2, 22), 2, 0x8E0, 1 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR16 - ALT2 - IPU2_CSI1_PIXCLK - IOMUXC_IPU2_SENS1_PIX_CLK_SELECT_INPUT

        { IMX_MAKE_PIN_1(2, 23), 2, 0x810, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_CS0_B - ALT2 - ECSPI2_SCLK - IOMUXC_ECSPI2_CSPI_CLK_IN_SELECT_INPUT

        { IMX_MAKE_PIN_1(2, 24), 2, 0x818, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_CS1_B - ALT2 - ECSPI2_MOSI - IOMUXC_ECSPI2_MOSI_SELECT_INPUT

        { IMX_MAKE_PIN_1(2, 25), 2, 0x814, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_OE_B - ALT2 - ECSPI2_MISO - IOMUXC_ECSPI2_MISO_SELECT_INPUT

        { IMX_MAKE_PIN_1(2, 26), 2, 0x81C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_RW - ALT2 - ECSPI2_SS0 - IOMUXC_ECSPI2_SS0_SELECT_INPUT

        { IMX_MAKE_PIN_1(2, 27), 2, 0x820, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_LBA_B - ALT2 - ECSPI2_SS1 - IOMUXC_ECSPI2_SS1_SELECT_INPUT

        { IMX_MAKE_PIN_1(2, 28), 2, 0x8B4, 1 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_EB0_B - ALT2 - IPU2_CSI1_DATA11 - IOMUXC_IPU2_SENS1_DATA11_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 28), 4, 0x7F0, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_EB0_B - ALT4 - CCM_PMIC_READY - IOMUXC_CCM_PMIC_READY_SELECT_INPUT

        { IMX_MAKE_PIN_1(2, 29), 2, 0x8B0, 1 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_EB1_B - ALT2 - IPU2_CSI1_DATA10 - IOMUXC_IPU2_SENS1_DATA10_SELECT_INPUT

        { IMX_MAKE_PIN_1(2, 30), 1, 0x800, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_EB2_B - ALT1 - ECSPI1_SS0 - IOMUXC_ECSPI1_SS0_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 30), 3, 0x8D4, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_EB2_B - ALT3 - IPU2_CSI1_DATA19 - IOMUXC_IPU2_SENS1_DATA19_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 30), 4, 0x890, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_EB2_B - ALT4 - HDMI_TX_DDC_SCL - IOMUXC_HDMI_II2C_CLKIN_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 30), 6, 0x8A0, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_EB2_B - ALT6 - I2C2_SCL - IOMUXC_I2C2_SCL_IN_SELECT_INPUT

        { IMX_MAKE_PIN_1(2, 31), 2, 0x92C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_EB3_B - ALT2 - UART3_RTS_B - IOMUXC_UART3_UART_RTS_B_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 31), 4, 0x8DC, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_EB3_B - ALT4 - IPU2_CSI1_HSYNC - IOMUXC_IPU2_SENS1_HSYNC_SELECT_INPUT

        { IMX_MAKE_PIN_1(3, 10), 2, 0x8D8, 1 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_AD10 - ALT2 - IPU2_CSI1_DATA_EN - IOMUXC_IPU2_SENS1_DATA_EN_SELECT_INPUT

        { IMX_MAKE_PIN_1(3, 11), 2, 0x8DC, 1 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_AD11 - ALT2 - IPU2_CSI1_HSYNC - IOMUXC_IPU2_SENS1_HSYNC_SELECT_INPUT

        { IMX_MAKE_PIN_1(3, 12), 2, 0x8E4, 1 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_AD12 - ALT2 - IPU2_CSI1_VSYNC - IOMUXC_IPU2_SENS1_VSYNC_SELECT_INPUT

        { IMX_MAKE_PIN_1(3, 16), 1, 0x7F4, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_DATA16 - ALT1 - ECSPI1_SCLK - IOMUXC_ECSPI1_CSPI_CLK_IN_SELECT_INPUT
        { IMX_MAKE_PIN_1(3, 16), 3, 0x8D0, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_DATA16 - ALT3 - IPU2_CSI1_DATA18 - IOMUXC_IPU2_SENS1_DATA18_SELECT_INPUT
        { IMX_MAKE_PIN_1(3, 16), 4, 0x894, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_DATA16 - ALT4 - HDMI_TX_DDC_SDA - IOMUXC_HDMI_II2C_DATAIN_SELECT_INPUT
        { IMX_MAKE_PIN_1(3, 16), 6, 0x8A4, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_DATA16 - ALT6 - I2C2_SDA - IOMUXC_I2C2_SDA_IN_SELECT_INPUT

        { IMX_MAKE_PIN_1(3, 17), 1, 0x7F8, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_DATA17 - ALT1 - ECSPI1_MISO - IOMUXC_ECSPI1_MISO_SELECT_INPUT
        { IMX_MAKE_PIN_1(3, 17), 3, 0x8E0, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_DATA17 - ALT3 - IPU2_CSI1_PIXCLK - IOMUXC_IPU2_SENS1_PIX_CLK_SELECT_INPUT
        { IMX_MAKE_PIN_1(3, 17), 6, 0x8A8, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_DATA17 - ALT6 - I2C3_SCL - IOMUXC_I2C3_SCL_IN_SELECT_INPUT

        { IMX_MAKE_PIN_1(3, 18), 1, 0x7FC, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_DATA18 - ALT1 - ECSPI1_MOSI - IOMUXC_ECSPI1_MOSI_SELECT_INPUT
        { IMX_MAKE_PIN_1(3, 18), 3, 0x8CC, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_DATA18 - ALT3 - IPU2_CSI1_DATA17 - IOMUXC_IPU2_SENS1_DATA17_SELECT_INPUT
        { IMX_MAKE_PIN_1(3, 18), 6, 0x8AC, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_DATA18 - ALT6 - I2C3_SDA - IOMUXC_I2C3_SDA_IN_SELECT_INPUT

        { IMX_MAKE_PIN_1(3, 19), 1, 0x804, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_DATA19 - ALT1 - ECSPI1_SS1 - IOMUXC_ECSPI1_SS1_SELECT_INPUT
        { IMX_MAKE_PIN_1(3, 19), 3, 0x8C8, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_DATA19 - ALT3 - IPU2_CSI1_DATA16 - IOMUXC_IPU2_SENS1_DATA16_SELECT_INPUT
//        { IMX_MAKE_PIN_1(3, 19), 4, 0x91C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_DATA19 - ALT4 - UART1_CTS_B - IOMUXC_UART1_UART_RTS_B_SELECT_INPUT

        { IMX_MAKE_PIN_1(3, 20), 1, 0x824, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_DATA20 - ALT1 - ECSPI4_SS0 - IOMUXC_ECSPI4_SS0_SELECT_INPUT
        { IMX_MAKE_PIN_1(3, 20), 3, 0x8C4, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_DATA20 - ALT3 - IPU2_CSI1_DATA15 - IOMUXC_IPU2_SENS1_DATA15_SELECT_INPUT
        { IMX_MAKE_PIN_1(3, 20), 4, 0x91C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_DATA20 - ALT4 - UART1_RTS_B - IOMUXC_UART1_UART_RTS_B_SELECT_INPUT

        { IMX_MAKE_PIN_1(3, 21), 3, 0x8B4, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_DATA21 - ALT3 - IPU2_CSI1_DATA11 - IOMUXC_IPU2_SENS1_DATA11_SELECT_INPUT
        { IMX_MAKE_PIN_1(3, 21), 4, 0x944, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_DATA21 - ALT4 - USB_OTG_OC - IOMUXC_USB_OTG_OC_SELECT_INPUT
        { IMX_MAKE_PIN_1(3, 21), 6, 0x898, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_DATA21 - ALT6 - I2C1_SCL - IOMUXC_I2C1_SCL_IN_SELECT_INPUT
        { IMX_MAKE_PIN_1(3, 21), 7, 0x914, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_DATA21 - ALT7 - SPDIF_IN - IOMUXC_SPDIF_SPDIF_IN1_SELECT_INPUT

        { IMX_MAKE_PIN_1(3, 22), 3, 0x8B0, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_DATA22 - ALT3 - IPU2_CSI1_DATA10 - IOMUXC_IPU2_SENS1_DATA10_SELECT_INPUT

//        { IMX_MAKE_PIN_1(3, 23), 2, 0x92C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_DATA23 - ALT2 - UART3_CTS_B - IOMUXC_UART3_UART_RTS_B_SELECT_INPUT
        { IMX_MAKE_PIN_1(3, 23), 4, 0x8D8, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_DATA23 - ALT4 - IPU2_CSI1_DATA_EN - IOMUXC_IPU2_SENS1_DATA_EN_SELECT_INPUT

//        { IMX_MAKE_PIN_1(3, 24), 2, 0x930, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_DATA24 - ALT2 - UART3_TX_DATA - IOMUXC_UART3_UART_RX_DATA_SELECT_INPUT
        { IMX_MAKE_PIN_1(3, 24), 3, 0x808, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_DATA24 - ALT3 - ECSPI1_SS2 - IOMUXC_ECSPI1_SS2_SELECT_INPUT
        { IMX_MAKE_PIN_1(3, 24), 6, 0x7D8, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_DATA24 - ALT6 - AUD5_RXFS - IOMUXC_AUD5_INPUT_RXFS_AMX_SELECT_INPUT

        { IMX_MAKE_PIN_1(3, 25), 2, 0x930, 1 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_DATA25 - ALT2 - UART3_RX_DATA - IOMUXC_UART3_UART_RX_DATA_SELECT_INPUT
        { IMX_MAKE_PIN_1(3, 25), 3, 0x80C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_DATA25 - ALT3 - ECSPI1_SS3 - IOMUXC_ECSPI1_SS3_SELECT_INPUT
        { IMX_MAKE_PIN_1(3, 25), 6, 0x7D4, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_DATA25 - ALT6 - AUD5_RXC - IOMUXC_AUD5_INPUT_RXCLK_AMX_SELECT_INPUT

        { IMX_MAKE_PIN_1(3, 26), 3, 0x8C0, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_DATA26 - ALT3 - IPU2_CSI1_DATA14 - IOMUXC_IPU2_SENS1_DATA14_SELECT_INPUT
//        { IMX_MAKE_PIN_1(3, 26), 4, 0x928, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_DATA26 - ALT4 - UART2_TX_DATA - IOMUXC_UART2_UART_RX_DATA_SELECT_INPUT

        { IMX_MAKE_PIN_1(3, 27), 3, 0x8BC, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_DATA27 - ALT3 - IPU2_CSI1_DATA13 - IOMUXC_IPU2_SENS1_DATA13_SELECT_INPUT
        { IMX_MAKE_PIN_1(3, 27), 4, 0x928, 1 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_DATA27 - ALT4 - UART2_RX_DATA - IOMUXC_UART2_UART_RX_DATA_SELECT_INPUT

        { IMX_MAKE_PIN_1(3, 28), 1, 0x89C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_DATA28 - ALT1 - I2C1_SDA - IOMUXC_I2C1_SDA_IN_SELECT_INPUT
        { IMX_MAKE_PIN_1(3, 28), 3, 0x8B8, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_DATA28 - ALT3 - IPU2_CSI1_DATA12 - IOMUXC_IPU2_SENS1_DATA12_SELECT_INPUT
//        { IMX_MAKE_PIN_1(3, 28), 4, 0x924, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_DATA28 - ALT4 - UART2_CTS_B - IOMUXC_UART2_UART_RTS_B_SELECT_INPUT

        { IMX_MAKE_PIN_1(3, 29), 2, 0x824, 1 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_DATA29 - ALT2 - ECSPI4_SS0 - IOMUXC_ECSPI4_SS0_SELECT_INPUT
        { IMX_MAKE_PIN_1(3, 29), 4, 0x924, 1 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_DATA29 - ALT4 - UART2_RTS_B - IOMUXC_UART2_UART_RTS_B_SELECT_INPUT
        { IMX_MAKE_PIN_1(3, 29), 6, 0x8E4, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_DATA29 - ALT6 - IPU2_CSI1_VSYNC - IOMUXC_IPU2_SENS1_VSYNC_SELECT_INPUT

//        { IMX_MAKE_PIN_1(3, 30), 4, 0x92C, 2 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_DATA30 - ALT4 - UART3_CTS_B - IOMUXC_UART3_UART_RTS_B_SELECT_INPUT
        { IMX_MAKE_PIN_1(3, 30), 6, 0x948, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_DATA30 - ALT6 - USB_H1_OC - IOMUXC_USB_H1_OC_SELECT_INPUT

        { IMX_MAKE_PIN_1(3, 31), 4, 0x92C, 3 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_DATA31 - ALT4 - UART3_RTS_B - IOMUXC_UART3_UART_RTS_B_SELECT_INPUT

        { IMX_MAKE_PIN_1(4, 5), 0, 0x8E8, 1 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO19 - ALT0 - KEY_COL5 - IOMUXC_KEY_COL5_SELECT_INPUT

        { IMX_MAKE_PIN_1(4, 6), 0, 0x7F4, 2 }, // IOMUXC_SW_MUX_CTL_PAD_KEY_COL0 - ALT0 - ECSPI1_SCLK - IOMUXC_ECSPI1_CSPI_CLK_IN_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 6), 1, 0x854, 1 }, // IOMUXC_SW_MUX_CTL_PAD_KEY_COL0 - ALT1 - ENET_RX_DATA3 - IOMUXC_ENET_MAC0_RX_DATA3_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 6), 2, 0x7DC, 1 }, // IOMUXC_SW_MUX_CTL_PAD_KEY_COL0 - ALT2 - AUD5_TXC - IOMUXC_AUD5_INPUT_TXCLK_AMX_SELECT_INPUT
//        { IMX_MAKE_PIN_1(4, 6), 4, 0x938, 0 }, // IOMUXC_SW_MUX_CTL_PAD_KEY_COL0 - ALT4 - UART4_TX_DATA - IOMUXC_UART4_UART_RX_DATA_SELECT_INPUT

        { IMX_MAKE_PIN_1(4, 7), 0, 0x7FC, 2 }, // IOMUXC_SW_MUX_CTL_PAD_KEY_ROW0 - ALT0 - ECSPI1_MOSI - IOMUXC_ECSPI1_MOSI_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 7), 2, 0x7D0, 1 }, // IOMUXC_SW_MUX_CTL_PAD_KEY_ROW0 - ALT2 - AUD5_TXD - IOMUXC_AUD5_INPUT_DB_AMX_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 7), 4, 0x938, 1 }, // IOMUXC_SW_MUX_CTL_PAD_KEY_ROW0 - ALT4 - UART4_RX_DATA - IOMUXC_UART4_UART_RX_DATA_SELECT_INPUT

        { IMX_MAKE_PIN_1(4, 8), 0, 0x7F8, 2 }, // IOMUXC_SW_MUX_CTL_PAD_KEY_COL1 - ALT0 - ECSPI1_MISO - IOMUXC_ECSPI1_MISO_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 8), 1, 0x840, 1 }, // IOMUXC_SW_MUX_CTL_PAD_KEY_COL1 - ALT1 - ENET_MDIO - IOMUXC_ENET_MAC0_MDIO_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 8), 2, 0x7E0, 1 }, // IOMUXC_SW_MUX_CTL_PAD_KEY_COL1 - ALT2 - AUD5_TXFS - IOMUXC_AUD5_INPUT_TXFS_AMX_SELECT_INPUT
//        { IMX_MAKE_PIN_1(4, 8), 4, 0x940, 0 }, // IOMUXC_SW_MUX_CTL_PAD_KEY_COL1 - ALT4 - UART5_TX_DATA - IOMUXC_UART5_UART_RX_DATA_SELECT_INPUT

        { IMX_MAKE_PIN_1(4, 9), 0, 0x800, 2 }, // IOMUXC_SW_MUX_CTL_PAD_KEY_ROW1 - ALT0 - ECSPI1_SS0 - IOMUXC_ECSPI1_SS0_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 9), 2, 0x7CC, 1 }, // IOMUXC_SW_MUX_CTL_PAD_KEY_ROW1 - ALT2 - AUD5_RXD - IOMUXC_AUD5_INPUT_DA_AMX_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 9), 4, 0x940, 1 }, // IOMUXC_SW_MUX_CTL_PAD_KEY_ROW1 - ALT4 - UART5_RX_DATA - IOMUXC_UART5_UART_RX_DATA_SELECT_INPUT

        { IMX_MAKE_PIN_1(4, 10), 0, 0x804, 2 }, // IOMUXC_SW_MUX_CTL_PAD_KEY_COL2 - ALT0 - ECSPI1_SS1 - IOMUXC_ECSPI1_SS1_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 10), 1, 0x850, 1 }, // IOMUXC_SW_MUX_CTL_PAD_KEY_COL2 - ALT1 - ENET_RX_DATA2 - IOMUXC_ENET_MAC0_RX_DATA2_SELECT_INPUT

        { IMX_MAKE_PIN_1(4, 11), 0, 0x808, 1 }, // IOMUXC_SW_MUX_CTL_PAD_KEY_ROW2 - ALT0 - ECSPI1_SS2 - IOMUXC_ECSPI1_SS2_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 11), 2, 0x7E4, 0 }, // IOMUXC_SW_MUX_CTL_PAD_KEY_ROW2 - ALT2 - FLEXCAN1_RX - IOMUXC_FLEXCAN1_RX_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 11), 6, 0x88C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_KEY_ROW2 - ALT6 - HDMI_TX_CEC_LINE - IOMUXC_HDMI_ICECIN_SELECT_INPUT

        { IMX_MAKE_PIN_1(4, 12), 0, 0x80C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_KEY_COL3 - ALT0 - ECSPI1_SS3 - IOMUXC_ECSPI1_SS3_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 12), 2, 0x890, 1 }, // IOMUXC_SW_MUX_CTL_PAD_KEY_COL3 - ALT2 - HDMI_TX_DDC_SCL - IOMUXC_HDMI_II2C_CLKIN_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 12), 4, 0x8A0, 1 }, // IOMUXC_SW_MUX_CTL_PAD_KEY_COL3 - ALT4 - I2C2_SCL - IOMUXC_I2C2_SCL_IN_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 12), 6, 0x914, 2 }, // IOMUXC_SW_MUX_CTL_PAD_KEY_COL3 - ALT6 - SPDIF_IN - IOMUXC_SPDIF_SPDIF_IN1_SELECT_INPUT

        { IMX_MAKE_PIN_1(4, 13), 1, 0x7B0, 0 }, // IOMUXC_SW_MUX_CTL_PAD_KEY_ROW3 - ALT1 - ASRC_EXT_CLK - IOMUXC_ASRC_ASRCK_CLOCK_6_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 13), 2, 0x894, 1 }, // IOMUXC_SW_MUX_CTL_PAD_KEY_ROW3 - ALT2 - HDMI_TX_DDC_SDA - IOMUXC_HDMI_II2C_DATAIN_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 13), 4, 0x8A4, 1 }, // IOMUXC_SW_MUX_CTL_PAD_KEY_ROW3 - ALT4 - I2C2_SDA - IOMUXC_I2C2_SDA_IN_SELECT_INPUT

        { IMX_MAKE_PIN_1(4, 14), 2, 0x944, 1 }, // IOMUXC_SW_MUX_CTL_PAD_KEY_COL4 - ALT2 - USB_OTG_OC - IOMUXC_USB_OTG_OC_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 14), 4, 0x93C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_KEY_COL4 - ALT4 - UART5_RTS_B - IOMUXC_UART5_UART_RTS_B_SELECT_INPUT

        { IMX_MAKE_PIN_1(4, 15), 0, 0x7E8, 0 }, // IOMUXC_SW_MUX_CTL_PAD_KEY_ROW4 - ALT0 - FLEXCAN2_RX - IOMUXC_FLEXCAN2_RX_SELECT_INPUT
//        { IMX_MAKE_PIN_1(4, 15), 4, 0x93C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_KEY_ROW4 - ALT4 - UART5_CTS_B - IOMUXC_UART5_UART_RTS_B_SELECT_INPUT

        { IMX_MAKE_PIN_1(4, 20), 3, 0x94C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_DI0_PIN04 - ALT3 - SD1_WP - IOMUXC_USDHC1_WP_ON_SELECT_INPUT

        { IMX_MAKE_PIN_1(5, 2), 6, 0x88C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR25 - ALT6 - HDMI_TX_CEC_LINE - IOMUXC_HDMI_ICECIN_SELECT_INPUT

        { IMX_MAKE_PIN_1(5, 4), 2, 0x8D4, 1 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR24 - ALT2 - IPU2_CSI1_DATA19 - IOMUXC_IPU2_SENS1_DATA19_SELECT_INPUT

        { IMX_MAKE_PIN_1(5, 7), 3, 0x7D8, 1 }, // IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA13 - ALT3 - AUD5_RXFS - IOMUXC_AUD5_INPUT_RXFS_AMX_SELECT_INPUT

        { IMX_MAKE_PIN_1(5, 8), 3, 0x7D4, 1 }, // IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA14 - ALT3 - AUD5_RXC - IOMUXC_AUD5_INPUT_RXCLK_AMX_SELECT_INPUT

        { IMX_MAKE_PIN_1(5, 9), 2, 0x804, 1 }, // IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA15 - ALT2 - ECSPI1_SS1 - IOMUXC_ECSPI1_SS1_SELECT_INPUT
        { IMX_MAKE_PIN_1(5, 9), 3, 0x820, 1 }, // IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA15 - ALT3 - ECSPI2_SS1 - IOMUXC_ECSPI2_SS1_SELECT_INPUT

        { IMX_MAKE_PIN_1(5, 10), 2, 0x818, 1 }, // IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA16 - ALT2 - ECSPI2_MOSI - IOMUXC_ECSPI2_MOSI_SELECT_INPUT
        { IMX_MAKE_PIN_1(5, 10), 3, 0x7DC, 0 }, // IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA16 - ALT3 - AUD5_TXC - IOMUXC_AUD5_INPUT_TXCLK_AMX_SELECT_INPUT
        { IMX_MAKE_PIN_1(5, 10), 4, 0x90C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA16 - ALT4 - SDMA_EXT_EVENT0 - IOMUXC_SDMA_EVENTS14_SELECT_INPUT

        { IMX_MAKE_PIN_1(5, 11), 2, 0x814, 1 }, // IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA17 - ALT2 - ECSPI2_MISO - IOMUXC_ECSPI2_MISO_SELECT_INPUT
        { IMX_MAKE_PIN_1(5, 11), 3, 0x7D0, 0 }, // IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA17 - ALT3 - AUD5_TXD - IOMUXC_AUD5_INPUT_DB_AMX_SELECT_INPUT
        { IMX_MAKE_PIN_1(5, 11), 4, 0x910, 0 }, // IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA17 - ALT4 - SDMA_EXT_EVENT1 - IOMUXC_SDMA_EVENTS47_SELECT_INPUT

        { IMX_MAKE_PIN_1(5, 12), 2, 0x81C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA18 - ALT2 - ECSPI2_SS0 - IOMUXC_ECSPI2_SS0_SELECT_INPUT
        { IMX_MAKE_PIN_1(5, 12), 3, 0x7E0, 0 }, // IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA18 - ALT3 - AUD5_TXFS - IOMUXC_AUD5_INPUT_TXFS_AMX_SELECT_INPUT
        { IMX_MAKE_PIN_1(5, 12), 4, 0x7C0, 0 }, // IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA18 - ALT4 - AUD4_RXFS - IOMUXC_AUD4_INPUT_RXFS_AMX_SELECT_INPUT

        { IMX_MAKE_PIN_1(5, 13), 2, 0x810, 1 }, // IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA19 - ALT2 - ECSPI2_SCLK - IOMUXC_ECSPI2_CSPI_CLK_IN_SELECT_INPUT
        { IMX_MAKE_PIN_1(5, 13), 3, 0x7CC, 0 }, // IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA19 - ALT3 - AUD5_RXD - IOMUXC_AUD5_INPUT_DA_AMX_SELECT_INPUT
        { IMX_MAKE_PIN_1(5, 13), 4, 0x7BC, 0 }, // IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA19 - ALT4 - AUD4_RXC - IOMUXC_AUD4_INPUT_RXCLK_AMX_SELECT_INPUT

        { IMX_MAKE_PIN_1(5, 14), 2, 0x7F4, 1 }, // IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA20 - ALT2 - ECSPI1_SCLK - IOMUXC_ECSPI1_CSPI_CLK_IN_SELECT_INPUT
        { IMX_MAKE_PIN_1(5, 14), 3, 0x7C4, 0 }, // IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA20 - ALT3 - AUD4_TXC - IOMUXC_AUD4_INPUT_TXCLK_AMX_SELECT_INPUT

        { IMX_MAKE_PIN_1(5, 15), 2, 0x7FC, 1 }, // IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA21 - ALT2 - ECSPI1_MOSI - IOMUXC_ECSPI1_MOSI_SELECT_INPUT
        { IMX_MAKE_PIN_1(5, 15), 3, 0x7B8, 1 }, // IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA21 - ALT3 - AUD4_TXD - IOMUXC_AUD4_INPUT_DB_AMX_SELECT_INPUT

        { IMX_MAKE_PIN_1(5, 16), 2, 0x7F8, 1 }, // IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA22 - ALT2 - ECSPI1_MISO - IOMUXC_ECSPI1_MISO_SELECT_INPUT
        { IMX_MAKE_PIN_1(5, 16), 3, 0x7C8, 1 }, // IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA22 - ALT3 - AUD4_TXFS - IOMUXC_AUD4_INPUT_TXFS_AMX_SELECT_INPUT

        { IMX_MAKE_PIN_1(5, 17), 2, 0x800, 1 }, // IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA23 - ALT2 - ECSPI1_SS0 - IOMUXC_ECSPI1_SS0_SELECT_INPUT
        { IMX_MAKE_PIN_1(5, 17), 3, 0x7B4, 1 }, // IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA23 - ALT3 - AUD4_RXD - IOMUXC_AUD4_INPUT_DA_AMX_SELECT_INPUT

        { IMX_MAKE_PIN_1(5, 22), 2, 0x7F4, 3 }, // IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA04 - ALT2 - ECSPI1_SCLK - IOMUXC_ECSPI1_CSPI_CLK_IN_SELECT_INPUT
        { IMX_MAKE_PIN_1(5, 22), 3, 0x8E8, 2 }, // IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA04 - ALT3 - KEY_COL5 - IOMUXC_KEY_COL5_SELECT_INPUT

        { IMX_MAKE_PIN_1(5, 23), 2, 0x7FC, 3 }, // IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA05 - ALT2 - ECSPI1_MOSI - IOMUXC_ECSPI1_MOSI_SELECT_INPUT
        { IMX_MAKE_PIN_1(5, 23), 3, 0x8F4, 1 }, // IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA05 - ALT3 - KEY_ROW5 - IOMUXC_KEY_ROW5_SELECT_INPUT

        { IMX_MAKE_PIN_1(5, 24), 2, 0x7F8, 3 }, // IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA06 - ALT2 - ECSPI1_MISO - IOMUXC_ECSPI1_MISO_SELECT_INPUT
        { IMX_MAKE_PIN_1(5, 24), 3, 0x8EC, 1 }, // IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA06 - ALT3 - KEY_COL6 - IOMUXC_KEY_COL6_SELECT_INPUT

        { IMX_MAKE_PIN_1(5, 25), 2, 0x800, 3 }, // IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA07 - ALT2 - ECSPI1_SS0 - IOMUXC_ECSPI1_SS0_SELECT_INPUT
        { IMX_MAKE_PIN_1(5, 25), 3, 0x8F8, 2 }, // IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA07 - ALT3 - KEY_ROW6 - IOMUXC_KEY_ROW6_SELECT_INPUT

        { IMX_MAKE_PIN_1(5, 26), 2, 0x810, 2 }, // IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA08 - ALT2 - ECSPI2_SCLK - IOMUXC_ECSPI2_CSPI_CLK_IN_SELECT_INPUT
        { IMX_MAKE_PIN_1(5, 26), 3, 0x8F0, 2 }, // IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA08 - ALT3 - KEY_COL7 - IOMUXC_KEY_COL7_SELECT_INPUT
        { IMX_MAKE_PIN_1(5, 26), 4, 0x89C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA08 - ALT4 - I2C1_SDA - IOMUXC_I2C1_SDA_IN_SELECT_INPUT

        { IMX_MAKE_PIN_1(5, 27), 2, 0x818, 2 }, // IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA09 - ALT2 - ECSPI2_MOSI - IOMUXC_ECSPI2_MOSI_SELECT_INPUT
        { IMX_MAKE_PIN_1(5, 27), 3, 0x8FC, 2 }, // IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA09 - ALT3 - KEY_ROW7 - IOMUXC_KEY_ROW7_SELECT_INPUT
        { IMX_MAKE_PIN_1(5, 27), 4, 0x898, 1 }, // IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA09 - ALT4 - I2C1_SCL - IOMUXC_I2C1_SCL_IN_SELECT_INPUT

        { IMX_MAKE_PIN_1(5, 28), 2, 0x814, 2 }, // IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA10 - ALT2 - ECSPI2_MISO - IOMUXC_ECSPI2_MISO_SELECT_INPUT
//        { IMX_MAKE_PIN_1(5, 28), 3, 0x920, 0 }, // IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA10 - ALT3 - UART1_TX_DATA - IOMUXC_UART1_UART_RX_DATA_SELECT_INPUT

        { IMX_MAKE_PIN_1(5, 29), 2, 0x81C, 2 }, // IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA11 - ALT2 - ECSPI2_SS0 - IOMUXC_ECSPI2_SS0_SELECT_INPUT
        { IMX_MAKE_PIN_1(5, 29), 3, 0x920, 1 }, // IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA11 - ALT3 - UART1_RX_DATA - IOMUXC_UART1_UART_RX_DATA_SELECT_INPUT

//        { IMX_MAKE_PIN_1(5, 30), 3, 0x938, 2 }, // IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA12 - ALT3 - UART4_TX_DATA - IOMUXC_UART4_UART_RX_DATA_SELECT_INPUT

        { IMX_MAKE_PIN_1(5, 31), 3, 0x938, 3 }, // IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA13 - ALT3 - UART4_RX_DATA - IOMUXC_UART4_UART_RX_DATA_SELECT_INPUT

//        { IMX_MAKE_PIN_1(6, 0), 3, 0x940, 2 }, // IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA14 - ALT3 - UART5_TX_DATA - IOMUXC_UART5_UART_RX_DATA_SELECT_INPUT

        { IMX_MAKE_PIN_1(6, 1), 3, 0x940, 3 }, // IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA15 - ALT3 - UART5_RX_DATA - IOMUXC_UART5_UART_RX_DATA_SELECT_INPUT

        { IMX_MAKE_PIN_1(6, 2), 3, 0x934, 0 }, // IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA16 - ALT3 - UART4_RTS_B - IOMUXC_UART4_UART_RTS_B_SELECT_INPUT

//        { IMX_MAKE_PIN_1(6, 3), 3, 0x934, 1 }, // IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA17 - ALT3 - UART4_CTS_B - IOMUXC_UART4_UART_RTS_B_SELECT_INPUT

        { IMX_MAKE_PIN_1(6, 4), 3, 0x93C, 2 }, // IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA18 - ALT3 - UART5_RTS_B - IOMUXC_UART5_UART_RTS_B_SELECT_INPUT

//        { IMX_MAKE_PIN_1(6, 5), 3, 0x93C, 3 }, // IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA19 - ALT3 - UART5_CTS_B - IOMUXC_UART5_UART_RTS_B_SELECT_INPUT

        { IMX_MAKE_PIN_1(6, 6), 2, 0x8D0, 1 }, // IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR23 - ALT2 - IPU2_CSI1_DATA18 - IOMUXC_IPU2_SENS1_DATA18_SELECT_INPUT

        { IMX_MAKE_PIN_1(6, 15), 2, 0x874, 1 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_CS2_B - ALT2 - ESAI_TX0 - IOMUXC_ESAI_SDO0_SELECT_INPUT

        { IMX_MAKE_PIN_1(6, 16), 2, 0x878, 1 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_CS3_B - ALT2 - ESAI_TX1 - IOMUXC_ESAI_SDO1_SELECT_INPUT

//        { IMX_MAKE_PIN_1(6, 17), 1, 0x920, 2 }, // IOMUXC_SW_MUX_CTL_PAD_SD3_DATA7 - ALT1 - UART1_TX_DATA - IOMUXC_UART1_UART_RX_DATA_SELECT_INPUT

        { IMX_MAKE_PIN_1(6, 18), 1, 0x920, 3 }, // IOMUXC_SW_MUX_CTL_PAD_SD3_DATA6 - ALT1 - UART1_RX_DATA - IOMUXC_UART1_UART_RX_DATA_SELECT_INPUT

        { IMX_MAKE_PIN_1(6, 19), 2, 0x918, 0 }, // IOMUXC_SW_MUX_CTL_PAD_RGMII_TXC - ALT2 - SPDIF_EXT_CLK - IOMUXC_SPDIF_TX_CLK2_SELECT_INPUT

        { IMX_MAKE_PIN_1(6, 24), 1, 0x858, 0 }, // IOMUXC_SW_MUX_CTL_PAD_RGMII_RX_CTL - ALT1 - RGMII_RX_CTL - IOMUXC_ENET_MAC0_RX_EN_SELECT_INPUT

        { IMX_MAKE_PIN_1(6, 25), 1, 0x848, 0 }, // IOMUXC_SW_MUX_CTL_PAD_RGMII_RD0 - ALT1 - RGMII_RD0 - IOMUXC_ENET_MAC0_RX_DATA0_SELECT_INPUT

        { IMX_MAKE_PIN_1(6, 26), 7, 0x83C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_RGMII_TX_CTL - ALT7 - ENET_REF_CLK - IOMUXC_ENET_REF_CLK_SELECT_INPUT

        { IMX_MAKE_PIN_1(6, 27), 1, 0x84C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_RGMII_RD1 - ALT1 - RGMII_RD1 - IOMUXC_ENET_MAC0_RX_DATA1_SELECT_INPUT

        { IMX_MAKE_PIN_1(6, 28), 1, 0x850, 0 }, // IOMUXC_SW_MUX_CTL_PAD_RGMII_RD2 - ALT1 - RGMII_RD2 - IOMUXC_ENET_MAC0_RX_DATA2_SELECT_INPUT

        { IMX_MAKE_PIN_1(6, 29), 1, 0x854, 0 }, // IOMUXC_SW_MUX_CTL_PAD_RGMII_RD3 - ALT1 - RGMII_RD3 - IOMUXC_ENET_MAC0_RX_DATA3_SELECT_INPUT

        { IMX_MAKE_PIN_1(6, 30), 1, 0x844, 0 }, // IOMUXC_SW_MUX_CTL_PAD_RGMII_RXC - ALT1 - RGMII_RXC - IOMUXC_ENET_MAC0_RX_CLK_SELECT_INPUT

//        { IMX_MAKE_PIN_1(7, 0), 1, 0x928, 4 }, // IOMUXC_SW_MUX_CTL_PAD_SD3_DATA5 - ALT1 - UART2_TX_DATA - IOMUXC_UART2_UART_RX_DATA_SELECT_INPUT

        { IMX_MAKE_PIN_1(7, 1), 1, 0x928, 5 }, // IOMUXC_SW_MUX_CTL_PAD_SD3_DATA4 - ALT1 - UART2_RX_DATA - IOMUXC_UART2_UART_RX_DATA_SELECT_INPUT

//        { IMX_MAKE_PIN_1(7, 2), 1, 0x924, 2 }, // IOMUXC_SW_MUX_CTL_PAD_SD3_CMD - ALT1 - UART2_CTS_B - IOMUXC_UART2_UART_RTS_B_SELECT_INPUT

        { IMX_MAKE_PIN_1(7, 3), 1, 0x924, 3 }, // IOMUXC_SW_MUX_CTL_PAD_SD3_CLK - ALT1 - UART2_RTS_B - IOMUXC_UART2_UART_RTS_B_SELECT_INPUT
        { IMX_MAKE_PIN_1(7, 3), 2, 0x7E4, 2 }, // IOMUXC_SW_MUX_CTL_PAD_SD3_CLK - ALT2 - FLEXCAN1_RX - IOMUXC_FLEXCAN1_RX_SELECT_INPUT

//        { IMX_MAKE_PIN_1(7, 4), 1, 0x91C, 2 }, // IOMUXC_SW_MUX_CTL_PAD_SD3_DATA0 - ALT1 - UART1_CTS_B - IOMUXC_UART1_UART_RTS_B_SELECT_INPUT

        { IMX_MAKE_PIN_1(7, 5), 1, 0x91C, 3 }, // IOMUXC_SW_MUX_CTL_PAD_SD3_DATA1 - ALT1 - UART1_RTS_B - IOMUXC_UART1_UART_RTS_B_SELECT_INPUT
        { IMX_MAKE_PIN_1(7, 5), 2, 0x7E8, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SD3_DATA1 - ALT2 - FLEXCAN2_RX - IOMUXC_FLEXCAN2_RX_SELECT_INPUT

//        { IMX_MAKE_PIN_1(7, 7), 1, 0x92C, 4 }, // IOMUXC_SW_MUX_CTL_PAD_SD3_DATA3 - ALT1 - UART3_CTS_B - IOMUXC_UART3_UART_RTS_B_SELECT_INPUT

        { IMX_MAKE_PIN_1(7, 8), 1, 0x92C, 5 }, // IOMUXC_SW_MUX_CTL_PAD_SD3_RESET - ALT1 - UART3_RTS_B - IOMUXC_UART3_UART_RTS_B_SELECT_INPUT

//        { IMX_MAKE_PIN_1(7, 9), 2, 0x930, 2 }, // IOMUXC_SW_MUX_CTL_PAD_SD4_CMD - ALT2 - UART3_TX_DATA - IOMUXC_UART3_UART_RX_DATA_SELECT_INPUT

        { IMX_MAKE_PIN_1(7, 10), 2, 0x930, 3 }, // IOMUXC_SW_MUX_CTL_PAD_SD4_CLK - ALT2 - UART3_RX_DATA - IOMUXC_UART3_UART_RX_DATA_SELECT_INPUT

        { IMX_MAKE_PIN_1(7, 11), 0, 0x880, 1 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO16 - ALT0 - ESAI_TX3_RX2 - IOMUXC_ESAI_SDO3_SDI2_SELECT_INPUT
        { IMX_MAKE_PIN_1(7, 11), 2, 0x83C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO16 - ALT2 - ENET_REF_CLK - IOMUXC_ENET_REF_CLK_SELECT_INPUT
        { IMX_MAKE_PIN_1(7, 11), 4, 0x914, 3 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO16 - ALT4 - SPDIF_IN - IOMUXC_SPDIF_SPDIF_IN1_SELECT_INPUT
        { IMX_MAKE_PIN_1(7, 11), 6, 0x8AC, 2 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO16 - ALT6 - I2C3_SDA - IOMUXC_I2C3_SDA_IN_SELECT_INPUT

        { IMX_MAKE_PIN_1(7, 12), 0, 0x874, 0 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO17 - ALT0 - ESAI_TX0 - IOMUXC_ESAI_SDO0_SELECT_INPUT
        { IMX_MAKE_PIN_1(7, 12), 2, 0x7F0, 1 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO17 - ALT2 - CCM_PMIC_READY - IOMUXC_CCM_PMIC_READY_SELECT_INPUT
        { IMX_MAKE_PIN_1(7, 12), 3, 0x90C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO17 - ALT3 - SDMA_EXT_EVENT0 - IOMUXC_SDMA_EVENTS14_SELECT_INPUT

        { IMX_MAKE_PIN_1(7, 13), 0, 0x878, 0 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO18 - ALT0 - ESAI_TX1 - IOMUXC_ESAI_SDO1_SELECT_INPUT
        { IMX_MAKE_PIN_1(7, 13), 1, 0x844, 1 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO18 - ALT1 - ENET_RX_CLK - IOMUXC_ENET_MAC0_RX_CLK_SELECT_INPUT
        { IMX_MAKE_PIN_1(7, 13), 3, 0x910, 1 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO18 - ALT3 - SDMA_EXT_EVENT1 - IOMUXC_SDMA_EVENTS47_SELECT_INPUT
        { IMX_MAKE_PIN_1(7, 13), 4, 0x7B0, 2 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO18 - ALT4 - ASRC_EXT_CLK - IOMUXC_ASRC_ASRCK_CLOCK_6_SELECT_INPUT
    };
} // namespace

IMX_NONPAGED_SEGMENT_END; //====================================================