EDA Netlist Writer report for readout_card
Tue Dec 09 17:20:47 2008
Quartus II Version 8.1 Build 163 10/28/2008 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. EDA Netlist Writer Summary
  3. Simulation Settings
  4. Simulation Generated Files
  5. EDA Netlist Writer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------+
; EDA Netlist Writer Summary                                        ;
+---------------------------+---------------------------------------+
; EDA Netlist Writer Status ; Successful - Tue Dec 09 17:20:47 2008 ;
; Revision Name             ; readout_card                          ;
; Top-level Entity Name     ; readout_card                          ;
; Family                    ; Stratix III                           ;
; Simulation Files Creation ; Successful                            ;
+---------------------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Simulation Settings                                                                                                 ;
+--------------------------------------------------------------------------------------------+------------------------+
; Option                                                                                     ; Setting                ;
+--------------------------------------------------------------------------------------------+------------------------+
; Tool Name                                                                                  ; ModelSim-Altera (VHDL) ;
; Generate netlist for functional simulation only                                            ; Off                    ;
; Time scale                                                                                 ; 1 ps                   ;
; Truncate long hierarchy paths                                                              ; Off                    ;
; Map illegal HDL characters                                                                 ; Off                    ;
; Flatten buses into individual nodes                                                        ; Off                    ;
; Maintain hierarchy                                                                         ; Off                    ;
; Bring out device-wide set/reset signals as ports                                           ; Off                    ;
; Enable glitch filtering                                                                    ; Off                    ;
; Do not write top level VHDL entity                                                         ; Off                    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                    ;
; Architecture name in VHDL output netlist                                                   ; structure              ;
+--------------------------------------------------------------------------------------------+------------------------+


+----------------------------------------------------------------------------------------------------------+
; Simulation Generated Files                                                                               ;
+----------------------------------------------------------------------------------------------------------+
; Generated Files                                                                                          ;
+----------------------------------------------------------------------------------------------------------+
; C:/mce/cards/readout_card/readout_card/synth/simulation/modelsim/readout_card.vho                        ;
; C:/mce/cards/readout_card/readout_card/synth/simulation/modelsim/readout_card_4_1100mv_85c_vhd_slow.sdo  ;
; C:/mce/cards/readout_card/readout_card/synth/simulation/modelsim/readout_card_4_1100mv_0c_vhd_slow.sdo   ;
; C:/mce/cards/readout_card/readout_card/synth/simulation/modelsim/readout_card_min_1100mv_0c_vhd_fast.sdo ;
; C:/mce/cards/readout_card/readout_card/synth/simulation/modelsim/readout_card_vhd.sdo                    ;
+----------------------------------------------------------------------------------------------------------+


+-----------------------------+
; EDA Netlist Writer Messages ;
+-----------------------------+
Info: *******************************************************************
Info: Running Quartus II EDA Netlist Writer
    Info: Version 8.1 Build 163 10/28/2008 SJ Full Version
    Info: Processing started: Tue Dec 09 17:19:40 2008
Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off readout_card -c readout_card
Warning: Double data rate (DDR) timing delays reported by third party timing simulation are preliminary. Run the TimeQuest Timing Analyzer for analyzing delays on paths through the DDR.
Info: Generated file readout_card_4_1100mv_85c_vhd_slow.sdo in folder "C:/mce/cards/readout_card/readout_card/synth/simulation/modelsim/" for EDA simulation tool
Warning: Double data rate (DDR) timing delays reported by third party timing simulation are preliminary. Run the TimeQuest Timing Analyzer for analyzing delays on paths through the DDR.
Info: Generated file readout_card_4_1100mv_0c_vhd_slow.sdo in folder "C:/mce/cards/readout_card/readout_card/synth/simulation/modelsim/" for EDA simulation tool
Warning: Double data rate (DDR) timing delays reported by third party timing simulation are preliminary. Run the TimeQuest Timing Analyzer for analyzing delays on paths through the DDR.
Info: Generated file readout_card_min_1100mv_0c_vhd_fast.sdo in folder "C:/mce/cards/readout_card/readout_card/synth/simulation/modelsim/" for EDA simulation tool
Warning: Double data rate (DDR) timing delays reported by third party timing simulation are preliminary. Run the TimeQuest Timing Analyzer for analyzing delays on paths through the DDR.
Info: Generated file readout_card_vhd.sdo in folder "C:/mce/cards/readout_card/readout_card/synth/simulation/modelsim/" for EDA simulation tool
Info: Quartus II EDA Netlist Writer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 409 megabytes
    Info: Processing ended: Tue Dec 09 17:20:48 2008
    Info: Elapsed time: 00:01:08
    Info: Total CPU time (on all processors): 00:00:56


