// Seed: 1375844117
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_4, id_5;
endmodule
module module_1 (
    input wor id_0,
    output supply1 id_1,
    output tri id_2,
    input supply1 id_3,
    input supply0 id_4,
    input wor id_5
);
  assign id_1 = id_0 <= -1;
  tri  id_7 = 1 - id_0;
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_7
  );
endmodule
module module_2 (
    output uwire id_0,
    input  wire  id_1,
    output wire  id_2,
    input  wor   id_3,
    input  wand  id_4,
    inout  uwire id_5,
    output logic id_6,
    output tri1  id_7,
    input  tri1  id_8,
    input  tri1  id_9,
    output tri   id_10
);
  always @({-1'b0, ""} or posedge id_1) id_6 = id_9 & id_8;
  assign id_2 = id_4 | 1 | -1;
  wire id_12;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12
  );
endmodule
