/**
 * Verilog intermediate code representation classes for statements
 */
package de.neemann.digital.hdl.verilog.ir.stmt;
