// Seed: 3700444692
module module_0 (
    input tri1 id_0
    , id_27,
    input supply1 id_1,
    input uwire id_2,
    input tri1 id_3,
    input wor id_4,
    output supply0 id_5,
    output wor id_6,
    input uwire id_7,
    input supply1 id_8,
    input tri id_9,
    output wand id_10,
    output wand id_11,
    input wor id_12,
    output tri0 id_13,
    output supply1 id_14,
    output wand id_15,
    input wor id_16,
    input tri id_17,
    input uwire id_18,
    input supply0 id_19,
    input supply0 id_20,
    input supply1 id_21,
    output supply0 id_22,
    input tri1 id_23,
    output supply1 id_24,
    output tri1 module_0
);
  wire id_28 = id_4;
  wire [1 : -1 'b0] id_29;
  assign module_1.id_8 = 0;
  assign id_11 = id_27;
endmodule
module module_1 #(
    parameter id_13 = 32'd11
) (
    output tri id_0,
    output uwire id_1,
    input tri0 id_2,
    output wand id_3,
    input wire id_4,
    input uwire id_5,
    output tri1 id_6,
    output tri0 id_7,
    output wor id_8,
    input tri0 id_9,
    input wand id_10,
    input supply0 id_11,
    input wor id_12,
    input tri1 _id_13,
    input uwire id_14,
    output wor id_15,
    input tri0 id_16,
    input tri id_17,
    input supply0 id_18,
    output wire id_19,
    output tri0 id_20,
    input wor id_21,
    output wand id_22,
    input tri0 id_23,
    output supply1 id_24,
    input tri1 id_25,
    input tri0 id_26,
    input tri1 id_27,
    output wor id_28,
    output tri0 id_29,
    output wire id_30,
    input wand id_31,
    input tri0 id_32,
    input supply0 id_33,
    input supply1 id_34
);
  logic id_36;
  module_0 modCall_1 (
      id_34,
      id_23,
      id_5,
      id_33,
      id_25,
      id_19,
      id_1,
      id_4,
      id_33,
      id_9,
      id_7,
      id_15,
      id_23,
      id_8,
      id_6,
      id_19,
      id_34,
      id_16,
      id_4,
      id_26,
      id_2,
      id_32,
      id_6,
      id_21,
      id_1,
      id_1
  );
  integer [1 : id_13] id_37 = -1;
endmodule
