<profile>

<section name = "Vitis HLS Report for 'Stream2Mem_Batch_64u_128u_s'" level="0">
<item name = "Date">Thu May 29 09:37:19 2025
</item>
<item name = "Version">2023.2.2 (Build 4101106 on Feb  9 2024)</item>
<item name = "Project">hw</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93">Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15, 19, 19, 0.190 us, 0.190 us, 19, 19, no</column>
<column name="grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102">Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1, 259, 259, 2.590 us, 2.590 us, 259, 259, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_187_1">?, ?, 28 ~ 268, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 207, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 152, 174, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 449, -</column>
<column name="Register">-, -, 213, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102">Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1, 0, 0, 78, 87, 0</column>
<column name="grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93">Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15, 0, 0, 74, 87, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln153_fu_153_p2">+, 0, 0, 71, 64, 64</column>
<column name="rep_6_fu_188_p2">+, 0, 0, 39, 32, 5</column>
<column name="rep_7_fu_178_p2">+, 0, 0, 39, 32, 1</column>
<column name="icmp_ln187_fu_123_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="icmp_ln189_fu_132_p2">icmp, 0, 0, 13, 4, 4</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">81, 17, 1, 17</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="hostmem_blk_n_AW">9, 2, 1, 2</column>
<column name="hostmem_blk_n_B">9, 2, 1, 2</column>
<column name="m_axi_hostmem_AWADDR">20, 4, 64, 256</column>
<column name="m_axi_hostmem_AWBURST">14, 3, 2, 6</column>
<column name="m_axi_hostmem_AWCACHE">14, 3, 4, 12</column>
<column name="m_axi_hostmem_AWID">14, 3, 1, 3</column>
<column name="m_axi_hostmem_AWLEN">25, 5, 32, 160</column>
<column name="m_axi_hostmem_AWLOCK">14, 3, 2, 6</column>
<column name="m_axi_hostmem_AWPROT">14, 3, 3, 9</column>
<column name="m_axi_hostmem_AWQOS">14, 3, 4, 12</column>
<column name="m_axi_hostmem_AWREGION">14, 3, 4, 12</column>
<column name="m_axi_hostmem_AWSIZE">14, 3, 3, 9</column>
<column name="m_axi_hostmem_AWUSER">14, 3, 1, 3</column>
<column name="m_axi_hostmem_AWVALID">20, 4, 1, 4</column>
<column name="m_axi_hostmem_BREADY">20, 4, 1, 4</column>
<column name="m_axi_hostmem_WDATA">14, 3, 64, 192</column>
<column name="m_axi_hostmem_WID">14, 3, 1, 3</column>
<column name="m_axi_hostmem_WLAST">14, 3, 1, 3</column>
<column name="m_axi_hostmem_WSTRB">14, 3, 8, 24</column>
<column name="m_axi_hostmem_WUSER">14, 3, 1, 3</column>
<column name="m_axi_hostmem_WVALID">14, 3, 1, 3</column>
<column name="memOutStrm34_read">14, 3, 1, 3</column>
<column name="numReps_blk_n">9, 2, 1, 2</column>
<column name="out_r_blk_n">9, 2, 1, 2</column>
<column name="rep_fu_68">14, 3, 32, 96</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">16, 0, 16, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="empty_reg_216">4, 0, 4, 0</column>
<column name="grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln189_reg_227">1, 0, 1, 0</column>
<column name="numReps_3_reg_206">32, 0, 32, 0</column>
<column name="out_1_reg_211">64, 0, 64, 0</column>
<column name="rep_fu_68">32, 0, 32, 0</column>
<column name="trunc_ln1_reg_231">61, 0, 61, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Stream2Mem_Batch&lt;64u, 128u&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Stream2Mem_Batch&lt;64u, 128u&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Stream2Mem_Batch&lt;64u, 128u&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Stream2Mem_Batch&lt;64u, 128u&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Stream2Mem_Batch&lt;64u, 128u&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Stream2Mem_Batch&lt;64u, 128u&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Stream2Mem_Batch&lt;64u, 128u&gt;, return value</column>
<column name="memOutStrm34_dout">in, 64, ap_fifo, memOutStrm34, pointer</column>
<column name="memOutStrm34_num_data_valid">in, 3, ap_fifo, memOutStrm34, pointer</column>
<column name="memOutStrm34_fifo_cap">in, 3, ap_fifo, memOutStrm34, pointer</column>
<column name="memOutStrm34_empty_n">in, 1, ap_fifo, memOutStrm34, pointer</column>
<column name="memOutStrm34_read">out, 1, ap_fifo, memOutStrm34, pointer</column>
<column name="m_axi_hostmem_AWVALID">out, 1, m_axi, hostmem, pointer</column>
<column name="m_axi_hostmem_AWREADY">in, 1, m_axi, hostmem, pointer</column>
<column name="m_axi_hostmem_AWADDR">out, 64, m_axi, hostmem, pointer</column>
<column name="m_axi_hostmem_AWID">out, 1, m_axi, hostmem, pointer</column>
<column name="m_axi_hostmem_AWLEN">out, 32, m_axi, hostmem, pointer</column>
<column name="m_axi_hostmem_AWSIZE">out, 3, m_axi, hostmem, pointer</column>
<column name="m_axi_hostmem_AWBURST">out, 2, m_axi, hostmem, pointer</column>
<column name="m_axi_hostmem_AWLOCK">out, 2, m_axi, hostmem, pointer</column>
<column name="m_axi_hostmem_AWCACHE">out, 4, m_axi, hostmem, pointer</column>
<column name="m_axi_hostmem_AWPROT">out, 3, m_axi, hostmem, pointer</column>
<column name="m_axi_hostmem_AWQOS">out, 4, m_axi, hostmem, pointer</column>
<column name="m_axi_hostmem_AWREGION">out, 4, m_axi, hostmem, pointer</column>
<column name="m_axi_hostmem_AWUSER">out, 1, m_axi, hostmem, pointer</column>
<column name="m_axi_hostmem_WVALID">out, 1, m_axi, hostmem, pointer</column>
<column name="m_axi_hostmem_WREADY">in, 1, m_axi, hostmem, pointer</column>
<column name="m_axi_hostmem_WDATA">out, 64, m_axi, hostmem, pointer</column>
<column name="m_axi_hostmem_WSTRB">out, 8, m_axi, hostmem, pointer</column>
<column name="m_axi_hostmem_WLAST">out, 1, m_axi, hostmem, pointer</column>
<column name="m_axi_hostmem_WID">out, 1, m_axi, hostmem, pointer</column>
<column name="m_axi_hostmem_WUSER">out, 1, m_axi, hostmem, pointer</column>
<column name="m_axi_hostmem_ARVALID">out, 1, m_axi, hostmem, pointer</column>
<column name="m_axi_hostmem_ARREADY">in, 1, m_axi, hostmem, pointer</column>
<column name="m_axi_hostmem_ARADDR">out, 64, m_axi, hostmem, pointer</column>
<column name="m_axi_hostmem_ARID">out, 1, m_axi, hostmem, pointer</column>
<column name="m_axi_hostmem_ARLEN">out, 32, m_axi, hostmem, pointer</column>
<column name="m_axi_hostmem_ARSIZE">out, 3, m_axi, hostmem, pointer</column>
<column name="m_axi_hostmem_ARBURST">out, 2, m_axi, hostmem, pointer</column>
<column name="m_axi_hostmem_ARLOCK">out, 2, m_axi, hostmem, pointer</column>
<column name="m_axi_hostmem_ARCACHE">out, 4, m_axi, hostmem, pointer</column>
<column name="m_axi_hostmem_ARPROT">out, 3, m_axi, hostmem, pointer</column>
<column name="m_axi_hostmem_ARQOS">out, 4, m_axi, hostmem, pointer</column>
<column name="m_axi_hostmem_ARREGION">out, 4, m_axi, hostmem, pointer</column>
<column name="m_axi_hostmem_ARUSER">out, 1, m_axi, hostmem, pointer</column>
<column name="m_axi_hostmem_RVALID">in, 1, m_axi, hostmem, pointer</column>
<column name="m_axi_hostmem_RREADY">out, 1, m_axi, hostmem, pointer</column>
<column name="m_axi_hostmem_RDATA">in, 64, m_axi, hostmem, pointer</column>
<column name="m_axi_hostmem_RLAST">in, 1, m_axi, hostmem, pointer</column>
<column name="m_axi_hostmem_RID">in, 1, m_axi, hostmem, pointer</column>
<column name="m_axi_hostmem_RFIFONUM">in, 9, m_axi, hostmem, pointer</column>
<column name="m_axi_hostmem_RUSER">in, 1, m_axi, hostmem, pointer</column>
<column name="m_axi_hostmem_RRESP">in, 2, m_axi, hostmem, pointer</column>
<column name="m_axi_hostmem_BVALID">in, 1, m_axi, hostmem, pointer</column>
<column name="m_axi_hostmem_BREADY">out, 1, m_axi, hostmem, pointer</column>
<column name="m_axi_hostmem_BRESP">in, 2, m_axi, hostmem, pointer</column>
<column name="m_axi_hostmem_BID">in, 1, m_axi, hostmem, pointer</column>
<column name="m_axi_hostmem_BUSER">in, 1, m_axi, hostmem, pointer</column>
<column name="out_r_dout">in, 64, ap_fifo, out_r, pointer</column>
<column name="out_r_num_data_valid">in, 7, ap_fifo, out_r, pointer</column>
<column name="out_r_fifo_cap">in, 7, ap_fifo, out_r, pointer</column>
<column name="out_r_empty_n">in, 1, ap_fifo, out_r, pointer</column>
<column name="out_r_read">out, 1, ap_fifo, out_r, pointer</column>
<column name="numReps_dout">in, 32, ap_fifo, numReps, pointer</column>
<column name="numReps_num_data_valid">in, 3, ap_fifo, numReps, pointer</column>
<column name="numReps_fifo_cap">in, 3, ap_fifo, numReps, pointer</column>
<column name="numReps_empty_n">in, 1, ap_fifo, numReps, pointer</column>
<column name="numReps_read">out, 1, ap_fifo, numReps, pointer</column>
</table>
</item>
</section>
</profile>
