{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1577831362295 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1577831362303 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 31 17:29:22 2019 " "Processing started: Tue Dec 31 17:29:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1577831362303 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577831362303 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off q_8_40 -c q_8_40 " "Command: quartus_map --read_settings_files=on --write_settings_files=off q_8_40 -c q_8_40" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577831362303 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1577831363060 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1577831363060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q_8_40_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file q_8_40_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 q_8_40_pkg (SystemVerilog) " "Found design unit 1: q_8_40_pkg (SystemVerilog)" {  } { { "q_8_40_pkg.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40_pkg.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577831375806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577831375806 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "q_8_40.sv(67) " "Verilog HDL information at q_8_40.sv(67): always construct contains both blocking and non-blocking assignments" {  } { { "q_8_40.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40.sv" 67 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1577831375810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q_8_40.sv 1 1 " "Found 1 design units, including 1 entities, in source file q_8_40.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_8_40 " "Found entity 1: q_8_40" {  } { { "q_8_40.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577831375812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577831375812 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "q_8_40 " "Elaborating entity \"q_8_40\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1577831375874 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "send_output GND " "Pin \"send_output\" is stuck at GND" {  } { { "q_8_40.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577831376545 "|q_8_40|send_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "P\[0\] GND " "Pin \"P\[0\]\" is stuck at GND" {  } { { "q_8_40.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40.sv" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577831376545 "|q_8_40|P[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P\[1\] GND " "Pin \"P\[1\]\" is stuck at GND" {  } { { "q_8_40.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40.sv" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577831376545 "|q_8_40|P[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P\[2\] GND " "Pin \"P\[2\]\" is stuck at GND" {  } { { "q_8_40.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40.sv" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577831376545 "|q_8_40|P[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P\[3\] GND " "Pin \"P\[3\]\" is stuck at GND" {  } { { "q_8_40.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40.sv" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577831376545 "|q_8_40|P[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P\[4\] GND " "Pin \"P\[4\]\" is stuck at GND" {  } { { "q_8_40.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40.sv" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577831376545 "|q_8_40|P[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P\[5\] GND " "Pin \"P\[5\]\" is stuck at GND" {  } { { "q_8_40.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40.sv" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577831376545 "|q_8_40|P[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P\[6\] GND " "Pin \"P\[6\]\" is stuck at GND" {  } { { "q_8_40.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40.sv" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577831376545 "|q_8_40|P[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P\[7\] GND " "Pin \"P\[7\]\" is stuck at GND" {  } { { "q_8_40.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40.sv" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577831376545 "|q_8_40|P[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1577831376545 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1577831376632 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "104 " "104 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1577831376824 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/output_files/q_8_40.map.smsg " "Generated suppressed messages file C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/output_files/q_8_40.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577831376865 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1577831377036 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577831377036 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M\[1\] " "No output dependent on input pin \"M\[1\]\"" {  } { { "q_8_40.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577831377122 "|q_8_40|M[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M\[0\] " "No output dependent on input pin \"M\[0\]\"" {  } { { "q_8_40.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577831377122 "|q_8_40|M[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M\[2\] " "No output dependent on input pin \"M\[2\]\"" {  } { { "q_8_40.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577831377122 "|q_8_40|M[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M\[3\] " "No output dependent on input pin \"M\[3\]\"" {  } { { "q_8_40.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577831377122 "|q_8_40|M[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M\[4\] " "No output dependent on input pin \"M\[4\]\"" {  } { { "q_8_40.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577831377122 "|q_8_40|M[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M\[5\] " "No output dependent on input pin \"M\[5\]\"" {  } { { "q_8_40.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577831377122 "|q_8_40|M[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M\[6\] " "No output dependent on input pin \"M\[6\]\"" {  } { { "q_8_40.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577831377122 "|q_8_40|M[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M\[7\] " "No output dependent on input pin \"M\[7\]\"" {  } { { "q_8_40.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577831377122 "|q_8_40|M[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1577831377122 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1577831377123 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1577831377123 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1577831377123 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1577831377123 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4886 " "Peak virtual memory: 4886 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1577831377195 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 31 17:29:37 2019 " "Processing ended: Tue Dec 31 17:29:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1577831377195 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1577831377195 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1577831377195 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1577831377195 ""}
