# compile verilog/system verilog design source files
verilog xil_defaultlib  "celltest_time_synth.v"
verilog xil_defaultlib  "../../../../NestGather.srcs/sim_1/new/celltest.v"
verilog xil_defaultlib  "../../../../NestGather.srcs/sim_1/new/nest_test.v"
verilog xil_defaultlib  "../../../../NestGather.srcs/sim_1/new/mouseDisp_test.v"

# Do not sort compile order
nosort
