v {xschem version=3.1.0 file_version=1.2
}
G {}
K {}
V {}
S {}
E {}
T {- Outputs on ext_clk/2
- Takes 12 ext_clk cycles
} 20 -260 0 0 0.4 0.4 {}
N 540 -680 590 -680 {
lab=#net1}
N 570 -740 570 -700 {
lab=clk}
N 570 -700 590 -700 {
lab=clk}
N 410 -700 460 -700 {
lab=#net2}
N 210 -740 210 -700 {
lab=clk}
N 210 -700 230 -700 {
lab=clk}
N 180 -680 230 -680 {
lab=#net3}
N 90 -660 100 -660 {
lab=bit9}
N 450 -660 460 -660 {
lab=bit7}
N 90 -620 100 -620 {
lab=sel}
N 450 -620 460 -620 {
lab=sel}
N 1260 -680 1310 -680 {
lab=#net4}
N 1290 -740 1290 -700 {
lab=clk}
N 1290 -700 1310 -700 {
lab=clk}
N 1130 -700 1180 -700 {
lab=#net5}
N 930 -740 930 -700 {
lab=clk}
N 930 -700 950 -700 {
lab=clk}
N 900 -680 950 -680 {
lab=#net6}
N 770 -700 820 -700 {
lab=#net7}
N 810 -660 820 -660 {
lab=bit5}
N 1170 -660 1180 -660 {
lab=bit3}
N 810 -620 820 -620 {
lab=sel}
N 1170 -620 1180 -620 {
lab=sel}
N 1650 -740 1650 -700 {
lab=clk}
N 1650 -700 1670 -700 {
lab=clk}
N 1620 -680 1670 -680 {
lab=#net8}
N 1490 -700 1540 -700 {
lab=#net9}
N 1530 -660 1540 -660 {
lab=bit1}
N 1530 -620 1540 -620 {
lab=sel}
N 1850 -700 1870 -700 {
lab=D1}
N 540 -530 590 -530 {
lab=#net10}
N 570 -590 570 -550 {
lab=clk}
N 570 -550 590 -550 {
lab=clk}
N 410 -550 460 -550 {
lab=#net11}
N 210 -590 210 -550 {
lab=clk}
N 210 -550 230 -550 {
lab=clk}
N 180 -530 230 -530 {
lab=#net12}
N 90 -510 100 -510 {
lab=bit8}
N 450 -510 460 -510 {
lab=bit6}
N 90 -470 100 -470 {
lab=sel}
N 450 -470 460 -470 {
lab=sel}
N 1260 -530 1310 -530 {
lab=#net13}
N 1290 -590 1290 -550 {
lab=clk}
N 1290 -550 1310 -550 {
lab=clk}
N 1130 -550 1180 -550 {
lab=#net14}
N 930 -590 930 -550 {
lab=clk}
N 930 -550 950 -550 {
lab=clk}
N 900 -530 950 -530 {
lab=#net15}
N 770 -550 820 -550 {
lab=#net16}
N 810 -510 820 -510 {
lab=bit4}
N 1170 -510 1180 -510 {
lab=bit2}
N 810 -470 820 -470 {
lab=sel}
N 1170 -470 1180 -470 {
lab=sel}
N 1650 -590 1650 -550 {
lab=clk}
N 1650 -550 1670 -550 {
lab=clk}
N 1620 -530 1670 -530 {
lab=#net17}
N 1490 -550 1540 -550 {
lab=#net18}
N 1530 -510 1540 -510 {
lab=bit0}
N 1530 -470 1540 -470 {
lab=sel}
N 1850 -550 1870 -550 {
lab=D0}
N 800 -90 810 -90 {
lab=#net19}
N 800 -70 810 -70 {
lab=#net20}
N 800 -70 800 -50 {
lab=#net20}
N 800 -50 1000 -50 {
lab=#net20}
N 1000 -70 1000 -50 {
lab=#net20}
N 990 -70 1000 -70 {
lab=#net20}
N 990 -90 1000 -90 {
lab=#net21}
N 160 -340 170 -340 {
lab=VDD}
N 160 -360 170 -360 {
lab=clk}
N 350 -360 360 -360 {
lab=#net22}
N 360 -360 360 -340 {
lab=#net22}
N 360 -340 410 -340 {
lab=#net22}
N 360 -390 360 -360 {
lab=#net22}
N 360 -410 380 -410 {
lab=#net22}
N 360 -410 360 -390 {
lab=#net22}
N 460 -410 470 -410 {
lab=#net23}
N 550 -410 560 -410 {
lab=#net24}
N 640 -410 650 -410 {
lab=#net25}
N 730 -410 740 -410 {
lab=sel}
N 90 -550 100 -550 {
lab=VSS}
N 90 -700 100 -700 {
lab=VSS}
N 410 -340 420 -340 {
lab=#net22}
N 440 -320 450 -320 {
lab=reset_cycle}
N 420 -340 450 -340 {
lab=#net22}
N 440 -360 450 -360 {
lab=clk}
N 630 -360 640 -360 {
lab=#net26}
N 640 -360 640 -340 {
lab=#net26}
N 640 -340 690 -340 {
lab=#net26}
N 690 -340 700 -340 {
lab=#net26}
N 720 -320 730 -320 {
lab=reset_cycle}
N 700 -340 730 -340 {
lab=#net26}
N 720 -360 730 -360 {
lab=clk}
N 910 -360 920 -360 {
lab=#net27}
N 920 -360 920 -340 {
lab=#net27}
N 920 -340 970 -340 {
lab=#net27}
N 970 -340 980 -340 {
lab=#net27}
N 1000 -320 1010 -320 {
lab=reset_cycle}
N 980 -340 1010 -340 {
lab=#net27}
N 1000 -360 1010 -360 {
lab=clk}
N 1190 -360 1200 -360 {
lab=#net28}
N 1200 -360 1200 -340 {
lab=#net28}
N 1200 -340 1250 -340 {
lab=#net28}
N 1250 -340 1260 -340 {
lab=#net28}
N 1280 -320 1290 -320 {
lab=reset_cycle}
N 1260 -340 1290 -340 {
lab=#net28}
N 1280 -360 1290 -360 {
lab=clk}
N 1470 -360 1480 -360 {
lab=#net29}
N 1480 -360 1480 -340 {
lab=#net29}
N 1480 -340 1530 -340 {
lab=#net29}
N 1530 -340 1540 -340 {
lab=#net29}
N 1560 -320 1570 -320 {
lab=reset_cycle}
N 1540 -340 1570 -340 {
lab=#net29}
N 1560 -360 1570 -360 {
lab=clk}
N 1750 -360 1770 -360 {
lab=end}
N 160 -320 170 -320 {
lab=reset_cycle}
N 600 -220 620 -220 {
lab=#net30}
N 700 -220 720 -220 {
lab=#net31}
N 800 -220 820 -220 {
lab=#net32}
N 900 -220 920 -220 {
lab=#net33}
N 1000 -220 1020 -220 {
lab=#net34}
N 510 -220 520 -220 {
lab=end}
N 1010 -180 1020 -180 {
lab=end}
N 1240 -200 1250 -200 {
lab=#net35}
N 1330 -200 1340 -200 {
lab=#net36}
N 1420 -200 1430 -200 {
lab=reset_cycle}
N 1140 -200 1160 -200 {
lab=#net37}
N 1080 -90 1090 -90 {
lab=#net38}
N 1170 -90 1180 -90 {
lab=#net39}
N 1260 -90 1270 -90 {
lab=clk}
N 660 -110 680 -110 {
lab=#net40}
N 570 -110 580 -110 {
lab=sw_sample}
N 670 -70 680 -70 {
lab=ext_clk}
C {devices/title.sym} 160 30 0 0 {name=l1 author="Dr. Aubrey Beal, Dr. Phillip Bailey, Micah Tseng"
}
C {devices/ipin.sym} 110 -120 0 0 {name=p1 lab=bit[9..0]
}
C {devices/iopin.sym} 140 -120 0 0 {name=p1 lab=VDD
}
C {devices/opin.sym} 140 -60 0 0 {name=p1 lab=D0
}
C {devices/iopin.sym} 140 -100 0 0 {name=p1 lab=VSS
}
C {devices/opin.sym} 140 -40 0 0 {name=p1 lab=D1
}
C {devices/ipin.sym} 110 -90 0 0 {name=p1 lab=ext_clk
}
C {sky130_stdcells/dfxtp_1.sym} 320 -690 0 0 {name=x1 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfxtp_1.sym} 680 -690 0 0 {name=x2 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/ipin.sym} 110 -60 0 0 {name=p1 lab=sw_sample
}
C {devices/lab_pin.sym} 570 -740 0 0 {name=l1 sig_type=std_logic lab=clk
}
C {devices/lab_pin.sym} 210 -740 0 0 {name=l2 sig_type=std_logic lab=clk
}
C {sky130_stdcells/mux2_1.sym} 140 -680 0 0 {name=x4 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 90 -660 0 0 {name=l1 sig_type=std_logic lab=bit9
}
C {devices/lab_pin.sym} 450 -660 0 0 {name=l1 sig_type=std_logic lab=bit7
}
C {devices/lab_pin.sym} 90 -620 0 0 {name=l1 sig_type=std_logic lab=sel
}
C {devices/lab_pin.sym} 450 -620 0 0 {name=l1 sig_type=std_logic lab=sel
}
C {sky130_stdcells/dfxtp_1.sym} 1040 -690 0 0 {name=x5 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfxtp_1.sym} 1400 -690 0 0 {name=x6 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 1290 -740 0 0 {name=l2 sig_type=std_logic lab=clk
}
C {devices/lab_pin.sym} 930 -740 0 0 {name=l4 sig_type=std_logic lab=clk
}
C {devices/lab_pin.sym} 810 -660 0 0 {name=l5 sig_type=std_logic lab=bit5
}
C {devices/lab_pin.sym} 1170 -660 0 0 {name=l6 sig_type=std_logic lab=bit3
}
C {devices/lab_pin.sym} 810 -620 0 0 {name=l7 sig_type=std_logic lab=sel
}
C {devices/lab_pin.sym} 1170 -620 0 0 {name=l8 sig_type=std_logic lab=sel
}
C {sky130_stdcells/dfxtp_1.sym} 1760 -690 0 0 {name=x9 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 1650 -740 0 0 {name=l4 sig_type=std_logic lab=clk
}
C {devices/lab_pin.sym} 1530 -660 0 0 {name=l5 sig_type=std_logic lab=bit1
}
C {devices/lab_pin.sym} 1530 -620 0 0 {name=l7 sig_type=std_logic lab=sel
}
C {devices/lab_pin.sym} 1870 -700 2 0 {name=l1 sig_type=std_logic lab=D1
}
C {sky130_stdcells/dfxtp_1.sym} 320 -540 0 0 {name=x10 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfxtp_1.sym} 680 -540 0 0 {name=x11 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 570 -590 0 0 {name=l2 sig_type=std_logic lab=clk
}
C {devices/lab_pin.sym} 210 -590 0 0 {name=l4 sig_type=std_logic lab=clk
}
C {devices/lab_pin.sym} 90 -510 0 0 {name=l5 sig_type=std_logic lab=bit8
}
C {devices/lab_pin.sym} 450 -510 0 0 {name=l6 sig_type=std_logic lab=bit6
}
C {devices/lab_pin.sym} 90 -470 0 0 {name=l7 sig_type=std_logic lab=sel
}
C {devices/lab_pin.sym} 450 -470 0 0 {name=l8 sig_type=std_logic lab=sel
}
C {sky130_stdcells/dfxtp_1.sym} 1040 -540 0 0 {name=x15 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfxtp_1.sym} 1400 -540 0 0 {name=x16 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 1290 -590 0 0 {name=l10 sig_type=std_logic lab=clk
}
C {devices/lab_pin.sym} 930 -590 0 0 {name=l12 sig_type=std_logic lab=clk
}
C {devices/lab_pin.sym} 810 -510 0 0 {name=l13 sig_type=std_logic lab=bit4
}
C {devices/lab_pin.sym} 1170 -510 0 0 {name=l14 sig_type=std_logic lab=bit2
}
C {devices/lab_pin.sym} 810 -470 0 0 {name=l15 sig_type=std_logic lab=sel
}
C {devices/lab_pin.sym} 1170 -470 0 0 {name=l16 sig_type=std_logic lab=sel
}
C {sky130_stdcells/dfxtp_1.sym} 1760 -540 0 0 {name=x19 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 1650 -590 0 0 {name=l18 sig_type=std_logic lab=clk
}
C {devices/lab_pin.sym} 1530 -510 0 0 {name=l19 sig_type=std_logic lab=bit0
}
C {devices/lab_pin.sym} 1530 -470 0 0 {name=l20 sig_type=std_logic lab=sel
}
C {devices/lab_pin.sym} 1870 -550 2 0 {name=l21 sig_type=std_logic lab=D0
}
C {sky130_stdcells/dfxbp_1.sym} 900 -80 0 0 {name=x21 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfrtp_1.sym} 260 -340 0 0 {name=x22 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 160 -360 0 0 {name=l3 sig_type=std_logic lab=clk
}
C {devices/lab_pin.sym} 160 -340 0 0 {name=l3 sig_type=std_logic lab=VDD
}
C {sky130_stdcells/dfrtp_1.sym} 540 -340 0 0 {name=x23 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/buf_2.sym} 420 -410 0 0 {name=x24 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/buf_4.sym} 510 -410 0 0 {name=x25 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/buf_8.sym} 600 -410 0 0 {name=x26 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/bufinv_16.sym} 690 -410 0 0 {name=x27 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 740 -410 2 0 {name=l16 sig_type=std_logic lab=sel
}
C {devices/lab_pin.sym} 90 -550 0 0 {name=l3 sig_type=std_logic lab=VSS
}
C {devices/lab_pin.sym} 90 -700 0 0 {name=l3 sig_type=std_logic lab=VSS
}
C {sky130_stdcells/dfrtp_1.sym} 820 -340 0 0 {name=x28 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 440 -360 0 0 {name=l3 sig_type=std_logic lab=clk
}
C {devices/lab_pin.sym} 440 -320 0 0 {name=l3 sig_type=std_logic lab=reset_cycle
}
C {devices/lab_pin.sym} 720 -360 0 0 {name=l3 sig_type=std_logic lab=clk
}
C {devices/lab_pin.sym} 720 -320 0 0 {name=l1 sig_type=std_logic lab=reset_cycle
}
C {devices/lab_pin.sym} 1000 -360 0 0 {name=l3 sig_type=std_logic lab=clk
}
C {devices/lab_pin.sym} 1000 -320 0 0 {name=l1 sig_type=std_logic lab=reset_cycle
}
C {sky130_stdcells/dfrtp_1.sym} 1100 -340 0 0 {name=x29 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 1280 -360 0 0 {name=l3 sig_type=std_logic lab=clk
}
C {devices/lab_pin.sym} 1280 -320 0 0 {name=l1 sig_type=std_logic lab=reset_cycle
}
C {sky130_stdcells/dfrtp_1.sym} 1380 -340 0 0 {name=x30 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 1560 -360 0 0 {name=l3 sig_type=std_logic lab=clk
}
C {devices/lab_pin.sym} 1560 -320 0 0 {name=l1 sig_type=std_logic lab=reset_cycle
}
C {sky130_stdcells/dfrtp_1.sym} 1660 -340 0 0 {name=x31 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 1770 -360 2 0 {name=l3 sig_type=std_logic lab=end
}
C {devices/lab_pin.sym} 160 -320 0 0 {name=l3 sig_type=std_logic lab=reset_cycle
}
C {sky130_stdcells/clkdlybuf4s50_1.sym} 560 -220 0 0 {name=x32 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/clkdlybuf4s50_1.sym} 660 -220 0 0 {name=x33 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/clkdlybuf4s50_1.sym} 760 -220 0 0 {name=x34 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/clkdlybuf4s50_1.sym} 860 -220 0 0 {name=x35 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/clkdlybuf4s50_1.sym} 960 -220 0 0 {name=x36 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 510 -220 0 0 {name=l3 sig_type=std_logic lab=end
}
C {devices/lab_pin.sym} 1010 -180 0 0 {name=l3 sig_type=std_logic lab=end
}
C {sky130_stdcells/buf_4.sym} 1290 -200 0 0 {name=x38 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/buf_8.sym} 1380 -200 0 0 {name=x39 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/buf_2.sym} 1200 -200 0 0 {name=x40 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 1430 -200 2 0 {name=l3 sig_type=std_logic lab=reset_cycle
}
C {sky130_stdcells/buf_2.sym} 1040 -90 0 0 {name=x41 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/buf_4.sym} 1130 -90 0 0 {name=x42 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/buf_8.sym} 1220 -90 0 0 {name=x43 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 1270 -90 2 0 {name=l3 sig_type=std_logic lab=clk
}
C {sky130_stdcells/and2_0.sym} 740 -90 0 0 {name=x44 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 570 -110 0 0 {name=l1 sig_type=std_logic lab=sw_sample
}
C {sky130_stdcells/inv_1.sym} 620 -110 0 0 {name=x45 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 670 -70 0 0 {name=l1 sig_type=std_logic lab=ext_clk
}
C {sky130_stdcells/mux2_1.sym} 140 -530 0 0 {name=x3 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/mux2_1.sym} 500 -680 0 0 {name=x7 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/mux2_1.sym} 860 -680 0 0 {name=x8 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/mux2_1.sym} 500 -530 0 0 {name=x12 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/mux2_1.sym} 860 -530 0 0 {name=x13 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/mux2_1.sym} 1220 -680 0 0 {name=x14 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/mux2_1.sym} 1220 -530 0 0 {name=x17 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/mux2_1.sym} 1580 -680 0 0 {name=x18 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/mux2_1.sym} 1580 -530 0 0 {name=x20 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/xnor2_1.sym} 1080 -200 0 0 {name=x37 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
