Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx_Vivado/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 36ad086f32a745b680318e4d1e720661 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Lab01_part2_tb_behav xil_defaultlib.Lab01_part2_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Lab01_part2 [lab01_part2_default]
Compiling architecture behavioral of entity xil_defaultlib.lab01_part2_tb
Built simulation snapshot Lab01_part2_tb_behav
