v 20110115 2
C 40000 40000 0 0 0 title-B.sym
C 48000 44800 1 0 0 opamp-1.sym
{
T 48700 45600 5 10 0 0 0 0 1
device=OPAMP
T 48700 45500 5 10 1 1 0 0 1
refdes=Xcomp
T 48700 46200 5 10 0 0 0 0 1
symversion=0.1
T 48700 45700 5 10 1 1 0 0 1
model-name=MAX998
}
C 43100 47000 1 0 0 spice-model-1.sym
{
T 43200 47700 5 10 0 1 0 0 1
device=model
T 43200 47600 5 10 1 1 0 0 1
refdes=A1
T 44400 47300 5 10 1 1 0 0 1
model-name=MAX976
T 43600 47100 5 10 1 1 0 0 1
file=./MAX976.FAM
}
C 43100 47800 1 0 0 spice-include-1.sym
{
T 43200 48100 5 10 0 1 0 0 1
device=include
T 43200 48200 5 10 1 1 0 0 1
refdes=A0
T 43600 47900 5 10 1 1 0 0 1
file=./sim.cmd
}
C 47200 43300 1 0 0 vac-1.sym
{
T 47900 43950 5 10 1 1 0 0 1
refdes=Vin
T 47900 44150 5 10 0 0 0 0 1
device=vac
T 47900 44350 5 10 0 0 0 0 1
footprint=none
T 47900 43750 5 10 1 1 0 0 1
value=dc 0 ac 0 SIN(0V 1V 20MEGHz 0ns 0)
}
C 46500 43300 1 0 0 vdc-1.sym
{
T 45700 43950 5 10 1 1 0 0 1
refdes=Vthresh
T 47200 44150 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 47200 44350 5 10 0 0 0 0 1
footprint=none
T 45700 43750 5 10 1 1 0 0 1
value=DC 0.5V
}
N 47500 44500 47500 45400 4
{
T 47000 44700 5 10 1 0 0 0 1
netname=Uin
}
N 46800 44500 46800 45000 4
{
T 46200 45000 5 10 1 0 0 0 1
netname=Uthresh
}
C 46700 43000 1 0 0 gnd-1.sym
C 47400 43000 1 0 0 gnd-1.sym
C 48400 44500 1 0 0 gnd-1.sym
C 48800 47000 1 180 0 vdc-1.sym
{
T 48100 46350 5 10 1 1 180 0 1
refdes=Vcc
T 48100 46150 5 10 0 0 180 0 1
device=VOLTAGE_SOURCE
T 48100 45950 5 10 0 0 180 0 1
footprint=none
T 48100 46550 5 10 1 1 180 0 1
value=DC 3.3V
}
C 48000 47300 1 270 0 gnd-1.sym
C 50400 45100 1 0 0 resistor-1.sym
{
T 50700 45500 5 10 0 0 0 0 1
device=RESISTOR
T 50600 45400 5 10 1 1 0 0 1
refdes=R0
T 50900 45400 5 10 1 1 0 0 1
value=10k
}
N 50400 45200 49000 45200 4
{
T 49100 44900 5 10 1 0 0 0 1
netname=Uout
}
C 51800 45100 1 90 0 gnd-1.sym
N 51500 45200 51300 45200 4
N 48500 45800 48500 45600 4
N 48300 47200 48500 47000 4
N 47500 45400 48000 45400 4
N 46800 45000 48000 45000 4
