digraph "CFG for '_Z12changeValuesPdi' function" {
	label="CFG for '_Z12changeValuesPdi' function";

	Node0x57dff80 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%2:\l  %3 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %4 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %5 = getelementptr i8, i8 addrspace(4)* %4, i64 4\l  %6 = bitcast i8 addrspace(4)* %5 to i16 addrspace(4)*\l  %7 = load i16, i16 addrspace(4)* %6, align 4, !range !4, !invariant.load !5\l  %8 = zext i16 %7 to i32\l  %9 = mul i32 %3, %8\l  %10 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %11 = add i32 %9, %10\l  %12 = icmp slt i32 %11, %1\l  br i1 %12, label %13, label %20\l|{<s0>T|<s1>F}}"];
	Node0x57dff80:s0 -> Node0x57e1e80;
	Node0x57dff80:s1 -> Node0x57e1f10;
	Node0x57e1e80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%13:\l13:                                               \l  %14 = sext i32 %11 to i64\l  %15 = getelementptr inbounds double, double addrspace(1)* %0, i64 %14\l  %16 = load double, double addrspace(1)* %15, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %17 = fmul contract double %16, 1.000000e+01\l  %18 = fptosi double %17 to i32\l  %19 = sitofp i32 %18 to double\l  store double %19, double addrspace(1)* %15, align 8, !tbaa !7\l  br label %20\l}"];
	Node0x57e1e80 -> Node0x57e1f10;
	Node0x57e1f10 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%20:\l20:                                               \l  ret void\l}"];
}
