# EC413 Lab 7: Pipelined CPUs
Adding fowarding support to a standard five-stage MIPS CPU

![fig-4 51](https://user-images.githubusercontent.com/55824801/164083834-2dbaf24f-3756-4c69-bd16-07fe979b64f0.png)
