--------------------------------------------------------------------------------
Release 14.5 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml cpu_perefery.twx cpu_perefery.ncd -o cpu_perefery.twr
cpu_perefery.pcf -ucf constraints.ucf

Design file:              cpu_perefery.ncd
Physical constraint file: cpu_perefery.pcf
Device,package,speed:     xc3s700an,fgg484,-5 (PRODUCTION 1.42 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6391955 paths analyzed, 15404 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.607ns.
--------------------------------------------------------------------------------

Paths for end point cpu/datapath_inst/mem_inst/Mram_mem611/F.WE (SLICE_X10Y62.SR), 485 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/datapath_inst/ir_reg_27 (FF)
  Destination:          cpu/datapath_inst/mem_inst/Mram_mem611/F.WE (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.465ns (Levels of Logic = 7)
  Clock Path Skew:      -0.142ns (0.546 - 0.688)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu/datapath_inst/ir_reg_27 to cpu/datapath_inst/mem_inst/Mram_mem611/F.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y67.XQ      Tcko                  0.495   cpu/datapath_inst/ir_reg<27>
                                                       cpu/datapath_inst/ir_reg_27
    SLICE_X33Y58.G2      net (fanout=16)       1.455   cpu/datapath_inst/ir_reg<27>
    SLICE_X33Y58.Y       Tilo                  0.561   cpu/datapath_inst/pc_reg_or00008
                                                       cpu/ctrl_inst/i_or_d1_SW1
    SLICE_X33Y56.F1      net (fanout=1)        0.600   N86
    SLICE_X33Y56.X       Tilo                  0.562   cpu/ctrl_inst/N01
                                                       cpu/ctrl_inst/i_or_d1
    SLICE_X32Y48.F3      net (fanout=34)       0.557   cpu/ctrl_inst/N01
    SLICE_X32Y48.X       Tilo                  0.601   cpu/mem_write
                                                       cpu/ctrl_inst/i_or_d31
    SLICE_X33Y44.G4      net (fanout=1)        0.251   cpu/mem_write
    SLICE_X33Y44.Y       Tilo                  0.561   cpu/datapath_inst/addr<3>
                                                       cpu/ctrl_inst/i_or_d2
    SLICE_X36Y41.G2      net (fanout=14)       1.222   cpu/i_or_d
    SLICE_X36Y41.Y       Tilo                  0.616   cpu/datapath_inst/addr<6>
                                                       cpu/datapath_inst/addr<5>1
    SLICE_X29Y36.G1      net (fanout=544)      2.765   cpu/datapath_inst/addr<5>
    SLICE_X29Y36.Y       Tilo                  0.561   cpu/datapath_inst/mem_inst/write_ctrl2
                                                       cpu/datapath_inst/mem_inst/inst_LPM_DECODE21
    SLICE_X29Y36.F2      net (fanout=1)        0.351   cpu/datapath_inst/mem_inst/inst_LPM_DECODE21/O
    SLICE_X29Y36.X       Tilo                  0.562   cpu/datapath_inst/mem_inst/write_ctrl2
                                                       cpu/datapath_inst/mem_inst/write_ctrl2
    SLICE_X10Y62.SR      net (fanout=32)       5.453   cpu/datapath_inst/mem_inst/write_ctrl2
    SLICE_X10Y62.CLK     Tws                   0.292   cpu/datapath_inst/mem_inst/N1254
                                                       cpu/datapath_inst/mem_inst/Mram_mem611/F.WE
    -------------------------------------------------  ---------------------------
    Total                                     17.465ns (4.811ns logic, 12.654ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/datapath_inst/alu_out_reg_24 (FF)
  Destination:          cpu/datapath_inst/mem_inst/Mram_mem611/F.WE (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.406ns (Levels of Logic = 9)
  Clock Path Skew:      -0.152ns (0.407 - 0.559)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu/datapath_inst/alu_out_reg_24 to cpu/datapath_inst/mem_inst/Mram_mem611/F.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y52.YQ      Tcko                  0.596   cpu/datapath_inst/alu_out_reg<24>
                                                       cpu/datapath_inst/alu_out_reg_24
    SLICE_X31Y49.F1      net (fanout=3)        0.917   cpu/datapath_inst/alu_out_reg<24>
    SLICE_X31Y49.COUT    Topcyf                1.026   cpu/ctrl_inst/uart_read_end1_wg_cy<1>
                                                       cpu/ctrl_inst/uart_read_end1_wg_lut<0>
                                                       cpu/ctrl_inst/uart_read_end1_wg_cy<0>
                                                       cpu/ctrl_inst/uart_read_end1_wg_cy<1>
    SLICE_X31Y50.CIN     net (fanout=1)        0.000   cpu/ctrl_inst/uart_read_end1_wg_cy<1>
    SLICE_X31Y50.COUT    Tbyp                  0.130   cpu/ctrl_inst/uart_read_end1_wg_cy<3>
                                                       cpu/ctrl_inst/uart_read_end1_wg_cy<2>
                                                       cpu/ctrl_inst/uart_read_end1_wg_cy<3>
    SLICE_X31Y51.CIN     net (fanout=1)        0.000   cpu/ctrl_inst/uart_read_end1_wg_cy<3>
    SLICE_X31Y51.COUT    Tbyp                  0.130   cpu/ctrl_inst/N10
                                                       cpu/ctrl_inst/uart_read_end1_wg_cy<4>
                                                       cpu/ctrl_inst/uart_read_end1_wg_cy<5>
    SLICE_X32Y48.G2      net (fanout=3)        0.678   cpu/ctrl_inst/N10
    SLICE_X32Y48.Y       Tilo                  0.616   cpu/mem_write
                                                       cpu/ctrl_inst/i_or_d_cmp_eq000226
    SLICE_X32Y48.F4      net (fanout=34)       0.078   cpu/ctrl_inst/i_or_d_cmp_eq0002
    SLICE_X32Y48.X       Tilo                  0.601   cpu/mem_write
                                                       cpu/ctrl_inst/i_or_d31
    SLICE_X33Y44.G4      net (fanout=1)        0.251   cpu/mem_write
    SLICE_X33Y44.Y       Tilo                  0.561   cpu/datapath_inst/addr<3>
                                                       cpu/ctrl_inst/i_or_d2
    SLICE_X36Y41.G2      net (fanout=14)       1.222   cpu/i_or_d
    SLICE_X36Y41.Y       Tilo                  0.616   cpu/datapath_inst/addr<6>
                                                       cpu/datapath_inst/addr<5>1
    SLICE_X29Y36.G1      net (fanout=544)      2.765   cpu/datapath_inst/addr<5>
    SLICE_X29Y36.Y       Tilo                  0.561   cpu/datapath_inst/mem_inst/write_ctrl2
                                                       cpu/datapath_inst/mem_inst/inst_LPM_DECODE21
    SLICE_X29Y36.F2      net (fanout=1)        0.351   cpu/datapath_inst/mem_inst/inst_LPM_DECODE21/O
    SLICE_X29Y36.X       Tilo                  0.562   cpu/datapath_inst/mem_inst/write_ctrl2
                                                       cpu/datapath_inst/mem_inst/write_ctrl2
    SLICE_X10Y62.SR      net (fanout=32)       5.453   cpu/datapath_inst/mem_inst/write_ctrl2
    SLICE_X10Y62.CLK     Tws                   0.292   cpu/datapath_inst/mem_inst/N1254
                                                       cpu/datapath_inst/mem_inst/Mram_mem611/F.WE
    -------------------------------------------------  ---------------------------
    Total                                     17.406ns (5.691ns logic, 11.715ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/datapath_inst/alu_out_reg_10 (FF)
  Destination:          cpu/datapath_inst/mem_inst/Mram_mem611/F.WE (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.367ns (Levels of Logic = 7)
  Clock Path Skew:      -0.190ns (0.546 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu/datapath_inst/alu_out_reg_10 to cpu/datapath_inst/mem_inst/Mram_mem611/F.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y43.XQ      Tcko                  0.521   cpu/datapath_inst/alu_out_reg<10>
                                                       cpu/datapath_inst/alu_out_reg_10
    SLICE_X31Y51.F1      net (fanout=3)        1.213   cpu/datapath_inst/alu_out_reg<10>
    SLICE_X31Y51.COUT    Topcyf                1.026   cpu/ctrl_inst/N10
                                                       cpu/ctrl_inst/uart_read_end1_wg_lut<4>
                                                       cpu/ctrl_inst/uart_read_end1_wg_cy<4>
                                                       cpu/ctrl_inst/uart_read_end1_wg_cy<5>
    SLICE_X32Y48.G2      net (fanout=3)        0.678   cpu/ctrl_inst/N10
    SLICE_X32Y48.Y       Tilo                  0.616   cpu/mem_write
                                                       cpu/ctrl_inst/i_or_d_cmp_eq000226
    SLICE_X32Y48.F4      net (fanout=34)       0.078   cpu/ctrl_inst/i_or_d_cmp_eq0002
    SLICE_X32Y48.X       Tilo                  0.601   cpu/mem_write
                                                       cpu/ctrl_inst/i_or_d31
    SLICE_X33Y44.G4      net (fanout=1)        0.251   cpu/mem_write
    SLICE_X33Y44.Y       Tilo                  0.561   cpu/datapath_inst/addr<3>
                                                       cpu/ctrl_inst/i_or_d2
    SLICE_X36Y41.G2      net (fanout=14)       1.222   cpu/i_or_d
    SLICE_X36Y41.Y       Tilo                  0.616   cpu/datapath_inst/addr<6>
                                                       cpu/datapath_inst/addr<5>1
    SLICE_X29Y36.G1      net (fanout=544)      2.765   cpu/datapath_inst/addr<5>
    SLICE_X29Y36.Y       Tilo                  0.561   cpu/datapath_inst/mem_inst/write_ctrl2
                                                       cpu/datapath_inst/mem_inst/inst_LPM_DECODE21
    SLICE_X29Y36.F2      net (fanout=1)        0.351   cpu/datapath_inst/mem_inst/inst_LPM_DECODE21/O
    SLICE_X29Y36.X       Tilo                  0.562   cpu/datapath_inst/mem_inst/write_ctrl2
                                                       cpu/datapath_inst/mem_inst/write_ctrl2
    SLICE_X10Y62.SR      net (fanout=32)       5.453   cpu/datapath_inst/mem_inst/write_ctrl2
    SLICE_X10Y62.CLK     Tws                   0.292   cpu/datapath_inst/mem_inst/N1254
                                                       cpu/datapath_inst/mem_inst/Mram_mem611/F.WE
    -------------------------------------------------  ---------------------------
    Total                                     17.367ns (5.356ns logic, 12.011ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Paths for end point cpu/datapath_inst/mdr_reg_11 (SLICE_X26Y21.F1), 28180 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/datapath_inst/ir_reg_27 (FF)
  Destination:          cpu/datapath_inst/mdr_reg_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.464ns (Levels of Logic = 11)
  Clock Path Skew:      -0.030ns (0.658 - 0.688)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu/datapath_inst/ir_reg_27 to cpu/datapath_inst/mdr_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y67.XQ      Tcko                  0.495   cpu/datapath_inst/ir_reg<27>
                                                       cpu/datapath_inst/ir_reg_27
    SLICE_X33Y58.G2      net (fanout=16)       1.455   cpu/datapath_inst/ir_reg<27>
    SLICE_X33Y58.Y       Tilo                  0.561   cpu/datapath_inst/pc_reg_or00008
                                                       cpu/ctrl_inst/i_or_d1_SW1
    SLICE_X33Y56.F1      net (fanout=1)        0.600   N86
    SLICE_X33Y56.X       Tilo                  0.562   cpu/ctrl_inst/N01
                                                       cpu/ctrl_inst/i_or_d1
    SLICE_X32Y48.F3      net (fanout=34)       0.557   cpu/ctrl_inst/N01
    SLICE_X32Y48.X       Tilo                  0.601   cpu/mem_write
                                                       cpu/ctrl_inst/i_or_d31
    SLICE_X33Y44.G4      net (fanout=1)        0.251   cpu/mem_write
    SLICE_X33Y44.Y       Tilo                  0.561   cpu/datapath_inst/addr<3>
                                                       cpu/ctrl_inst/i_or_d2
    SLICE_X35Y43.F4      net (fanout=14)       0.683   cpu/i_or_d
    SLICE_X35Y43.X       Tilo                  0.562   cpu/datapath_inst/addr<4>
                                                       cpu/datapath_inst/addr<4>1
    SLICE_X44Y0.BX       net (fanout=1024)     5.437   cpu/datapath_inst/addr<4>
    SLICE_X44Y0.X        Tbxx                  0.705   cpu/datapath_inst/mem_inst/N770
                                                       cpu/datapath_inst/mem_inst/Mram_mem369/F5
    SLICE_X41Y3.G2       net (fanout=1)        0.581   cpu/datapath_inst/mem_inst/N770
    SLICE_X41Y3.F5       Tif5                  0.688   cpu/datapath_inst/mem_inst/inst_LPM_MUX11_7_f5
                                                       cpu/datapath_inst/mem_inst/inst_LPM_MUX11_9
                                                       cpu/datapath_inst/mem_inst/inst_LPM_MUX11_7_f5
    SLICE_X41Y2.FXINB    net (fanout=1)        0.000   cpu/datapath_inst/mem_inst/inst_LPM_MUX11_7_f5
    SLICE_X41Y2.FX       Tinbfx                0.202   cpu/datapath_inst/mem_inst/inst_LPM_MUX11_6_f51
                                                       cpu/datapath_inst/mem_inst/inst_LPM_MUX11_5_f6
    SLICE_X40Y3.FXINB    net (fanout=1)        0.000   cpu/datapath_inst/mem_inst/inst_LPM_MUX11_5_f6
    SLICE_X40Y3.Y        Tif6y                 0.315   cpu/datapath_inst/mem_inst/inst_LPM_MUX11_3_f7
                                                       cpu/datapath_inst/mem_inst/inst_LPM_MUX11_3_f7
    SLICE_X26Y20.F2      net (fanout=1)        1.276   cpu/datapath_inst/mem_inst/inst_LPM_MUX11_3_f7
    SLICE_X26Y20.X       Tilo                  0.601   cpu/datapath_inst/ir_reg<11>
                                                       cpu/datapath_inst/mem_inst/rdata<11>1
    SLICE_X26Y21.F1      net (fanout=1)        0.115   cpu/datapath_inst/mem_out<11>
    SLICE_X26Y21.CLK     Tfck                  0.656   cpu/datapath_inst/mdr_reg<11>
                                                       cpu/datapath_inst/load_source<11>1
                                                       cpu/datapath_inst/mdr_reg_11
    -------------------------------------------------  ---------------------------
    Total                                     17.464ns (6.509ns logic, 10.955ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/datapath_inst/ir_reg_27 (FF)
  Destination:          cpu/datapath_inst/mdr_reg_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.448ns (Levels of Logic = 11)
  Clock Path Skew:      -0.030ns (0.658 - 0.688)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu/datapath_inst/ir_reg_27 to cpu/datapath_inst/mdr_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y67.XQ      Tcko                  0.495   cpu/datapath_inst/ir_reg<27>
                                                       cpu/datapath_inst/ir_reg_27
    SLICE_X33Y58.G2      net (fanout=16)       1.455   cpu/datapath_inst/ir_reg<27>
    SLICE_X33Y58.Y       Tilo                  0.561   cpu/datapath_inst/pc_reg_or00008
                                                       cpu/ctrl_inst/i_or_d1_SW1
    SLICE_X33Y56.F1      net (fanout=1)        0.600   N86
    SLICE_X33Y56.X       Tilo                  0.562   cpu/ctrl_inst/N01
                                                       cpu/ctrl_inst/i_or_d1
    SLICE_X32Y48.F3      net (fanout=34)       0.557   cpu/ctrl_inst/N01
    SLICE_X32Y48.X       Tilo                  0.601   cpu/mem_write
                                                       cpu/ctrl_inst/i_or_d31
    SLICE_X33Y44.G4      net (fanout=1)        0.251   cpu/mem_write
    SLICE_X33Y44.Y       Tilo                  0.561   cpu/datapath_inst/addr<3>
                                                       cpu/ctrl_inst/i_or_d2
    SLICE_X35Y43.F4      net (fanout=14)       0.683   cpu/i_or_d
    SLICE_X35Y43.X       Tilo                  0.562   cpu/datapath_inst/addr<4>
                                                       cpu/datapath_inst/addr<4>1
    SLICE_X44Y2.BX       net (fanout=1024)     5.432   cpu/datapath_inst/addr<4>
    SLICE_X44Y2.X        Tbxx                  0.705   cpu/datapath_inst/mem_inst/N790
                                                       cpu/datapath_inst/mem_inst/Mram_mem379/F5
    SLICE_X40Y3.F2       net (fanout=1)        0.551   cpu/datapath_inst/mem_inst/N790
    SLICE_X40Y3.F5       Tif5                  0.709   cpu/datapath_inst/mem_inst/inst_LPM_MUX11_3_f7
                                                       cpu/datapath_inst/mem_inst/inst_LPM_MUX11_71
                                                       cpu/datapath_inst/mem_inst/inst_LPM_MUX11_6_f5
    SLICE_X40Y2.FXINB    net (fanout=1)        0.000   cpu/datapath_inst/mem_inst/inst_LPM_MUX11_6_f5
    SLICE_X40Y2.FX       Tinbfx                0.200   cpu/datapath_inst/mem_inst/inst_LPM_MUX11_5_f5
                                                       cpu/datapath_inst/mem_inst/inst_LPM_MUX11_4_f6
    SLICE_X40Y3.FXINA    net (fanout=1)        0.000   cpu/datapath_inst/mem_inst/inst_LPM_MUX11_4_f6
    SLICE_X40Y3.Y        Tif6y                 0.315   cpu/datapath_inst/mem_inst/inst_LPM_MUX11_3_f7
                                                       cpu/datapath_inst/mem_inst/inst_LPM_MUX11_3_f7
    SLICE_X26Y20.F2      net (fanout=1)        1.276   cpu/datapath_inst/mem_inst/inst_LPM_MUX11_3_f7
    SLICE_X26Y20.X       Tilo                  0.601   cpu/datapath_inst/ir_reg<11>
                                                       cpu/datapath_inst/mem_inst/rdata<11>1
    SLICE_X26Y21.F1      net (fanout=1)        0.115   cpu/datapath_inst/mem_out<11>
    SLICE_X26Y21.CLK     Tfck                  0.656   cpu/datapath_inst/mdr_reg<11>
                                                       cpu/datapath_inst/load_source<11>1
                                                       cpu/datapath_inst/mdr_reg_11
    -------------------------------------------------  ---------------------------
    Total                                     17.448ns (6.528ns logic, 10.920ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/datapath_inst/alu_out_reg_24 (FF)
  Destination:          cpu/datapath_inst/mdr_reg_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.405ns (Levels of Logic = 13)
  Clock Path Skew:      -0.065ns (0.658 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu/datapath_inst/alu_out_reg_24 to cpu/datapath_inst/mdr_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y52.YQ      Tcko                  0.596   cpu/datapath_inst/alu_out_reg<24>
                                                       cpu/datapath_inst/alu_out_reg_24
    SLICE_X31Y49.F1      net (fanout=3)        0.917   cpu/datapath_inst/alu_out_reg<24>
    SLICE_X31Y49.COUT    Topcyf                1.026   cpu/ctrl_inst/uart_read_end1_wg_cy<1>
                                                       cpu/ctrl_inst/uart_read_end1_wg_lut<0>
                                                       cpu/ctrl_inst/uart_read_end1_wg_cy<0>
                                                       cpu/ctrl_inst/uart_read_end1_wg_cy<1>
    SLICE_X31Y50.CIN     net (fanout=1)        0.000   cpu/ctrl_inst/uart_read_end1_wg_cy<1>
    SLICE_X31Y50.COUT    Tbyp                  0.130   cpu/ctrl_inst/uart_read_end1_wg_cy<3>
                                                       cpu/ctrl_inst/uart_read_end1_wg_cy<2>
                                                       cpu/ctrl_inst/uart_read_end1_wg_cy<3>
    SLICE_X31Y51.CIN     net (fanout=1)        0.000   cpu/ctrl_inst/uart_read_end1_wg_cy<3>
    SLICE_X31Y51.COUT    Tbyp                  0.130   cpu/ctrl_inst/N10
                                                       cpu/ctrl_inst/uart_read_end1_wg_cy<4>
                                                       cpu/ctrl_inst/uart_read_end1_wg_cy<5>
    SLICE_X32Y48.G2      net (fanout=3)        0.678   cpu/ctrl_inst/N10
    SLICE_X32Y48.Y       Tilo                  0.616   cpu/mem_write
                                                       cpu/ctrl_inst/i_or_d_cmp_eq000226
    SLICE_X32Y48.F4      net (fanout=34)       0.078   cpu/ctrl_inst/i_or_d_cmp_eq0002
    SLICE_X32Y48.X       Tilo                  0.601   cpu/mem_write
                                                       cpu/ctrl_inst/i_or_d31
    SLICE_X33Y44.G4      net (fanout=1)        0.251   cpu/mem_write
    SLICE_X33Y44.Y       Tilo                  0.561   cpu/datapath_inst/addr<3>
                                                       cpu/ctrl_inst/i_or_d2
    SLICE_X35Y43.F4      net (fanout=14)       0.683   cpu/i_or_d
    SLICE_X35Y43.X       Tilo                  0.562   cpu/datapath_inst/addr<4>
                                                       cpu/datapath_inst/addr<4>1
    SLICE_X44Y0.BX       net (fanout=1024)     5.437   cpu/datapath_inst/addr<4>
    SLICE_X44Y0.X        Tbxx                  0.705   cpu/datapath_inst/mem_inst/N770
                                                       cpu/datapath_inst/mem_inst/Mram_mem369/F5
    SLICE_X41Y3.G2       net (fanout=1)        0.581   cpu/datapath_inst/mem_inst/N770
    SLICE_X41Y3.F5       Tif5                  0.688   cpu/datapath_inst/mem_inst/inst_LPM_MUX11_7_f5
                                                       cpu/datapath_inst/mem_inst/inst_LPM_MUX11_9
                                                       cpu/datapath_inst/mem_inst/inst_LPM_MUX11_7_f5
    SLICE_X41Y2.FXINB    net (fanout=1)        0.000   cpu/datapath_inst/mem_inst/inst_LPM_MUX11_7_f5
    SLICE_X41Y2.FX       Tinbfx                0.202   cpu/datapath_inst/mem_inst/inst_LPM_MUX11_6_f51
                                                       cpu/datapath_inst/mem_inst/inst_LPM_MUX11_5_f6
    SLICE_X40Y3.FXINB    net (fanout=1)        0.000   cpu/datapath_inst/mem_inst/inst_LPM_MUX11_5_f6
    SLICE_X40Y3.Y        Tif6y                 0.315   cpu/datapath_inst/mem_inst/inst_LPM_MUX11_3_f7
                                                       cpu/datapath_inst/mem_inst/inst_LPM_MUX11_3_f7
    SLICE_X26Y20.F2      net (fanout=1)        1.276   cpu/datapath_inst/mem_inst/inst_LPM_MUX11_3_f7
    SLICE_X26Y20.X       Tilo                  0.601   cpu/datapath_inst/ir_reg<11>
                                                       cpu/datapath_inst/mem_inst/rdata<11>1
    SLICE_X26Y21.F1      net (fanout=1)        0.115   cpu/datapath_inst/mem_out<11>
    SLICE_X26Y21.CLK     Tfck                  0.656   cpu/datapath_inst/mdr_reg<11>
                                                       cpu/datapath_inst/load_source<11>1
                                                       cpu/datapath_inst/mdr_reg_11
    -------------------------------------------------  ---------------------------
    Total                                     17.405ns (7.389ns logic, 10.016ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Paths for end point cpu/datapath_inst/mem_inst/Mram_mem490/F.WE (SLICE_X2Y72.SR), 485 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.543ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/datapath_inst/ir_reg_27 (FF)
  Destination:          cpu/datapath_inst/mem_inst/Mram_mem490/F.WE (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.393ns (Levels of Logic = 7)
  Clock Path Skew:      -0.064ns (0.624 - 0.688)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu/datapath_inst/ir_reg_27 to cpu/datapath_inst/mem_inst/Mram_mem490/F.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y67.XQ      Tcko                  0.495   cpu/datapath_inst/ir_reg<27>
                                                       cpu/datapath_inst/ir_reg_27
    SLICE_X33Y58.G2      net (fanout=16)       1.455   cpu/datapath_inst/ir_reg<27>
    SLICE_X33Y58.Y       Tilo                  0.561   cpu/datapath_inst/pc_reg_or00008
                                                       cpu/ctrl_inst/i_or_d1_SW1
    SLICE_X33Y56.F1      net (fanout=1)        0.600   N86
    SLICE_X33Y56.X       Tilo                  0.562   cpu/ctrl_inst/N01
                                                       cpu/ctrl_inst/i_or_d1
    SLICE_X32Y48.F3      net (fanout=34)       0.557   cpu/ctrl_inst/N01
    SLICE_X32Y48.X       Tilo                  0.601   cpu/mem_write
                                                       cpu/ctrl_inst/i_or_d31
    SLICE_X33Y44.G4      net (fanout=1)        0.251   cpu/mem_write
    SLICE_X33Y44.Y       Tilo                  0.561   cpu/datapath_inst/addr<3>
                                                       cpu/ctrl_inst/i_or_d2
    SLICE_X36Y41.G2      net (fanout=14)       1.222   cpu/i_or_d
    SLICE_X36Y41.Y       Tilo                  0.616   cpu/datapath_inst/addr<6>
                                                       cpu/datapath_inst/addr<5>1
    SLICE_X30Y37.F1      net (fanout=544)      2.119   cpu/datapath_inst/addr<5>
    SLICE_X30Y37.X       Tilo                  0.601   cpu/datapath_inst/mem_inst/N11
                                                       cpu/datapath_inst/mem_inst/inst_LPM_DECODE91
    SLICE_X33Y36.F4      net (fanout=1)        0.302   cpu/datapath_inst/mem_inst/N11
    SLICE_X33Y36.X       Tilo                  0.562   cpu/datapath_inst/mem_inst/write_ctrl9
                                                       cpu/datapath_inst/mem_inst/write_ctrl9
    SLICE_X2Y72.SR       net (fanout=32)       6.036   cpu/datapath_inst/mem_inst/write_ctrl9
    SLICE_X2Y72.CLK      Tws                   0.292   cpu/datapath_inst/mem_inst/N1012
                                                       cpu/datapath_inst/mem_inst/Mram_mem490/F.WE
    -------------------------------------------------  ---------------------------
    Total                                     17.393ns (4.851ns logic, 12.542ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/datapath_inst/alu_out_reg_24 (FF)
  Destination:          cpu/datapath_inst/mem_inst/Mram_mem490/F.WE (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.334ns (Levels of Logic = 9)
  Clock Path Skew:      -0.074ns (0.485 - 0.559)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu/datapath_inst/alu_out_reg_24 to cpu/datapath_inst/mem_inst/Mram_mem490/F.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y52.YQ      Tcko                  0.596   cpu/datapath_inst/alu_out_reg<24>
                                                       cpu/datapath_inst/alu_out_reg_24
    SLICE_X31Y49.F1      net (fanout=3)        0.917   cpu/datapath_inst/alu_out_reg<24>
    SLICE_X31Y49.COUT    Topcyf                1.026   cpu/ctrl_inst/uart_read_end1_wg_cy<1>
                                                       cpu/ctrl_inst/uart_read_end1_wg_lut<0>
                                                       cpu/ctrl_inst/uart_read_end1_wg_cy<0>
                                                       cpu/ctrl_inst/uart_read_end1_wg_cy<1>
    SLICE_X31Y50.CIN     net (fanout=1)        0.000   cpu/ctrl_inst/uart_read_end1_wg_cy<1>
    SLICE_X31Y50.COUT    Tbyp                  0.130   cpu/ctrl_inst/uart_read_end1_wg_cy<3>
                                                       cpu/ctrl_inst/uart_read_end1_wg_cy<2>
                                                       cpu/ctrl_inst/uart_read_end1_wg_cy<3>
    SLICE_X31Y51.CIN     net (fanout=1)        0.000   cpu/ctrl_inst/uart_read_end1_wg_cy<3>
    SLICE_X31Y51.COUT    Tbyp                  0.130   cpu/ctrl_inst/N10
                                                       cpu/ctrl_inst/uart_read_end1_wg_cy<4>
                                                       cpu/ctrl_inst/uart_read_end1_wg_cy<5>
    SLICE_X32Y48.G2      net (fanout=3)        0.678   cpu/ctrl_inst/N10
    SLICE_X32Y48.Y       Tilo                  0.616   cpu/mem_write
                                                       cpu/ctrl_inst/i_or_d_cmp_eq000226
    SLICE_X32Y48.F4      net (fanout=34)       0.078   cpu/ctrl_inst/i_or_d_cmp_eq0002
    SLICE_X32Y48.X       Tilo                  0.601   cpu/mem_write
                                                       cpu/ctrl_inst/i_or_d31
    SLICE_X33Y44.G4      net (fanout=1)        0.251   cpu/mem_write
    SLICE_X33Y44.Y       Tilo                  0.561   cpu/datapath_inst/addr<3>
                                                       cpu/ctrl_inst/i_or_d2
    SLICE_X36Y41.G2      net (fanout=14)       1.222   cpu/i_or_d
    SLICE_X36Y41.Y       Tilo                  0.616   cpu/datapath_inst/addr<6>
                                                       cpu/datapath_inst/addr<5>1
    SLICE_X30Y37.F1      net (fanout=544)      2.119   cpu/datapath_inst/addr<5>
    SLICE_X30Y37.X       Tilo                  0.601   cpu/datapath_inst/mem_inst/N11
                                                       cpu/datapath_inst/mem_inst/inst_LPM_DECODE91
    SLICE_X33Y36.F4      net (fanout=1)        0.302   cpu/datapath_inst/mem_inst/N11
    SLICE_X33Y36.X       Tilo                  0.562   cpu/datapath_inst/mem_inst/write_ctrl9
                                                       cpu/datapath_inst/mem_inst/write_ctrl9
    SLICE_X2Y72.SR       net (fanout=32)       6.036   cpu/datapath_inst/mem_inst/write_ctrl9
    SLICE_X2Y72.CLK      Tws                   0.292   cpu/datapath_inst/mem_inst/N1012
                                                       cpu/datapath_inst/mem_inst/Mram_mem490/F.WE
    -------------------------------------------------  ---------------------------
    Total                                     17.334ns (5.731ns logic, 11.603ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/datapath_inst/alu_out_reg_10 (FF)
  Destination:          cpu/datapath_inst/mem_inst/Mram_mem490/F.WE (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.295ns (Levels of Logic = 7)
  Clock Path Skew:      -0.112ns (0.624 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu/datapath_inst/alu_out_reg_10 to cpu/datapath_inst/mem_inst/Mram_mem490/F.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y43.XQ      Tcko                  0.521   cpu/datapath_inst/alu_out_reg<10>
                                                       cpu/datapath_inst/alu_out_reg_10
    SLICE_X31Y51.F1      net (fanout=3)        1.213   cpu/datapath_inst/alu_out_reg<10>
    SLICE_X31Y51.COUT    Topcyf                1.026   cpu/ctrl_inst/N10
                                                       cpu/ctrl_inst/uart_read_end1_wg_lut<4>
                                                       cpu/ctrl_inst/uart_read_end1_wg_cy<4>
                                                       cpu/ctrl_inst/uart_read_end1_wg_cy<5>
    SLICE_X32Y48.G2      net (fanout=3)        0.678   cpu/ctrl_inst/N10
    SLICE_X32Y48.Y       Tilo                  0.616   cpu/mem_write
                                                       cpu/ctrl_inst/i_or_d_cmp_eq000226
    SLICE_X32Y48.F4      net (fanout=34)       0.078   cpu/ctrl_inst/i_or_d_cmp_eq0002
    SLICE_X32Y48.X       Tilo                  0.601   cpu/mem_write
                                                       cpu/ctrl_inst/i_or_d31
    SLICE_X33Y44.G4      net (fanout=1)        0.251   cpu/mem_write
    SLICE_X33Y44.Y       Tilo                  0.561   cpu/datapath_inst/addr<3>
                                                       cpu/ctrl_inst/i_or_d2
    SLICE_X36Y41.G2      net (fanout=14)       1.222   cpu/i_or_d
    SLICE_X36Y41.Y       Tilo                  0.616   cpu/datapath_inst/addr<6>
                                                       cpu/datapath_inst/addr<5>1
    SLICE_X30Y37.F1      net (fanout=544)      2.119   cpu/datapath_inst/addr<5>
    SLICE_X30Y37.X       Tilo                  0.601   cpu/datapath_inst/mem_inst/N11
                                                       cpu/datapath_inst/mem_inst/inst_LPM_DECODE91
    SLICE_X33Y36.F4      net (fanout=1)        0.302   cpu/datapath_inst/mem_inst/N11
    SLICE_X33Y36.X       Tilo                  0.562   cpu/datapath_inst/mem_inst/write_ctrl9
                                                       cpu/datapath_inst/mem_inst/write_ctrl9
    SLICE_X2Y72.SR       net (fanout=32)       6.036   cpu/datapath_inst/mem_inst/write_ctrl9
    SLICE_X2Y72.CLK      Tws                   0.292   cpu/datapath_inst/mem_inst/N1012
                                                       cpu/datapath_inst/mem_inst/Mram_mem490/F.WE
    -------------------------------------------------  ---------------------------
    Total                                     17.295ns (5.396ns logic, 11.899ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point cpu/datapath_inst/mem_inst/Mram_mem57/G (SLICE_X52Y42.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.592ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu/datapath_inst/b_reg_1 (FF)
  Destination:          cpu/datapath_inst/mem_inst/Mram_mem57/G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.727ns (Levels of Logic = 1)
  Clock Path Skew:      0.135ns (0.559 - 0.424)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cpu/datapath_inst/b_reg_1 to cpu/datapath_inst/mem_inst/Mram_mem57/G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y41.YQ      Tcko                  0.419   cpu/datapath_inst/b_reg<1>
                                                       cpu/datapath_inst/b_reg_1
    SLICE_X52Y42.BY      net (fanout=34)       0.438   cpu/datapath_inst/b_reg<1>
    SLICE_X52Y42.CLK     Tdh         (-Th)     0.130   cpu/datapath_inst/mem_inst/N146
                                                       cpu/datapath_inst/mem_inst/Mram_mem57/G
    -------------------------------------------------  ---------------------------
    Total                                      0.727ns (0.289ns logic, 0.438ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Paths for end point cpu/datapath_inst/mem_inst/Mram_mem58/G (SLICE_X52Y41.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.592ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu/datapath_inst/b_reg_1 (FF)
  Destination:          cpu/datapath_inst/mem_inst/Mram_mem58/G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.717ns (Levels of Logic = 1)
  Clock Path Skew:      0.125ns (0.549 - 0.424)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cpu/datapath_inst/b_reg_1 to cpu/datapath_inst/mem_inst/Mram_mem58/G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y41.YQ      Tcko                  0.419   cpu/datapath_inst/b_reg<1>
                                                       cpu/datapath_inst/b_reg_1
    SLICE_X52Y41.BY      net (fanout=34)       0.428   cpu/datapath_inst/b_reg<1>
    SLICE_X52Y41.CLK     Tdh         (-Th)     0.130   cpu/datapath_inst/mem_inst/N148
                                                       cpu/datapath_inst/mem_inst/Mram_mem58/G
    -------------------------------------------------  ---------------------------
    Total                                      0.717ns (0.289ns logic, 0.428ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

Paths for end point cpu/datapath_inst/mem_inst/Mram_mem60/G (SLICE_X52Y40.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.592ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu/datapath_inst/b_reg_1 (FF)
  Destination:          cpu/datapath_inst/mem_inst/Mram_mem60/G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.717ns (Levels of Logic = 1)
  Clock Path Skew:      0.125ns (0.549 - 0.424)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cpu/datapath_inst/b_reg_1 to cpu/datapath_inst/mem_inst/Mram_mem60/G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y41.YQ      Tcko                  0.419   cpu/datapath_inst/b_reg<1>
                                                       cpu/datapath_inst/b_reg_1
    SLICE_X52Y40.BY      net (fanout=34)       0.428   cpu/datapath_inst/b_reg<1>
    SLICE_X52Y40.CLK     Tdh         (-Th)     0.130   cpu/datapath_inst/mem_inst/N152
                                                       cpu/datapath_inst/mem_inst/Mram_mem60/G
    -------------------------------------------------  ---------------------------
    Total                                      0.717ns (0.289ns logic, 0.428ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 18.340ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: cpu/datapath_inst/pc_reg<28>/CLK
  Logical resource: cpu/datapath_inst/pc_reg_28/CK
  Location pin: SLICE_X30Y65.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.340ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: cpu/datapath_inst/pc_reg<30>/CLK
  Logical resource: cpu/datapath_inst/pc_reg_30/CK
  Location pin: SLICE_X30Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.340ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: cpu/datapath_inst/pc_reg<25>/CLK
  Logical resource: cpu/datapath_inst/pc_reg_25/CK
  Location pin: SLICE_X26Y62.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   17.607|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6391955 paths, 0 nets, and 24546 connections

Design statistics:
   Minimum period:  17.607ns{1}   (Maximum frequency:  56.796MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Jun 22 17:16:03 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 461 MB



