Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Mar 26 14:02:35 2024
| Host         : 4328_COMP-14 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file nexys_CYBERcobra_control_sets_placed.rpt
| Design       : nexys_CYBERcobra
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     5 |
|    Minimum number of control sets                        |     5 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     5 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |            6 |
| No           | No                    | Yes                    |              10 |            3 |
| No           | Yes                   | No                     |               6 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              16 |            6 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+---------------------------+-------------------------+------------------+----------------+
|   Clock Signal   |       Enable Signal       |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+------------------+---------------------------+-------------------------+------------------+----------------+
|  bufg_clk        |                           | semseg_one2many/arstn_i |                4 |              6 |
|  clk_i_IBUF_BUFG |                           | semseg_one2many/arstn_i |                3 |             10 |
|  clk_i_IBUF_BUFG | semseg_one2many/an_en     | semseg_one2many/arstn_i |                6 |             16 |
|  clk_i_IBUF_BUFG |                           |                         |                6 |             18 |
|  bufg_clk        | dut/rf_riscv1/p_0_in0_out |                         |               12 |             96 |
+------------------+---------------------------+-------------------------+------------------+----------------+


