<html><body><samp><pre>
<!@TC:1612834547>
#Build: Synplify Pro (R) O-2018.09M-SP1-1, Build 205R, Apr 25 2019
#install: C:\Microsemi\Libero_SoC_v12.3\SynplifyPro
#OS: Windows 8 6.2
#Hostname: DESKTOP-95FBL6H

# Mon Feb  8 17:35:47 2021

#Implementation: synthesis


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.3\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-95FBL6H

Implementation : synthesis
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp2018q4p1, Build 221R, Built Apr 25 2019 09:13:02</a>

@N: : <!@TM:1612834547> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.3\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-95FBL6H

Implementation : synthesis
<a name=compilerReport2></a>Synopsys Verilog Compiler, Version comp2018q4p1, Build 221R, Built Apr 25 2019 09:13:02</a>

@N: : <!@TM:1612834547> | Running in 64-bit mode 
@N:<a href="@N:CG1349:@XP_HELP">CG1349</a> : <!@TM:1612834547> | Running Verilog Compiler in System Verilog mode 

@I::"C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\igloo2.v" (library work)
@I::"C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\component\work\FCCC_C0\FCCC_C0_0\FCCC_C0_FCCC_C0_0_FCCC.v" (library work)
@I::"C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\component\work\FCCC_C0\FCCC_C0.v" (library work)
@I::"C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\component\Actel\SgCore\OSC\2.0.101\osc_comps.v" (library work)
@I::"C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v" (library work)
@I::"C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\component\work\OSC_C0\OSC_C0.v" (library work)
@I::"C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\CoreSCCB.v" (library work)
@I::"C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\clock_divider.v" (library work)
@I::"C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v" (library work)
@I::"C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\component\work\sccb_design\sccb_design.v" (library work)
Verilog syntax check successful!
File C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\CoreSCCB.v changed - recompiling
File C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\component\work\sccb_design\sccb_design.v changed - recompiling
Selecting top level module sccb_design
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\igloo2.v:126:7:126:11:@N:CG364:@XP_MSG">igloo2.v(126)</a><!@TM:1612834547> | Synthesizing module AND2 in library work.
Running optimization stage 1 on AND2 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\igloo2.v:286:7:286:12:@N:CG364:@XP_MSG">igloo2.v(286)</a><!@TM:1612834547> | Synthesizing module BIBUF in library work.
Running optimization stage 1 on BIBUF .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\clock_divider.v:1:7:1:20:@N:CG364:@XP_MSG">clock_divider.v(1)</a><!@TM:1612834547> | Synthesizing module clock_divider in library work.

	CLK_FREQ=32'b00000000100110001001011010000000
	SCCB_CLK_FREQ=32'b00000000000001001001001111100000
	SCCB_AMT=32'b00000000000000000000000000001111
	MID_AMT=32'b00000000000000000000000000000111
   Generated name = clock_divider_10000000s_300000s_15s_7s
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\clock_divider.v:16:0:16:7:@W:CG532:@XP_MSG">clock_divider.v(16)</a><!@TM:1612834547> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\clock_divider.v:17:0:17:7:@W:CG532:@XP_MSG">clock_divider.v(17)</a><!@TM:1612834547> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on clock_divider_10000000s_300000s_15s_7s .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\CoreSCCB.v:2:7:2:15:@N:CG364:@XP_MSG">CoreSCCB.v(2)</a><!@TM:1612834547> | Synthesizing module CoreSCCB in library work.
<font color=#A52A2A>@W:<a href="@W:CG1340:@XP_HELP">CG1340</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\CoreSCCB.v:47:10:47:21:@W:CG1340:@XP_MSG">CoreSCCB.v(47)</a><!@TM:1612834547> | Index into variable ip_addr_saved could be out of range ; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CG1340:@XP_HELP">CG1340</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\CoreSCCB.v:47:10:47:21:@W:CG1340:@XP_MSG">CoreSCCB.v(47)</a><!@TM:1612834547> | Index into variable sub_addr_saved could be out of range ; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CG1340:@XP_HELP">CG1340</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\CoreSCCB.v:47:10:47:21:@W:CG1340:@XP_MSG">CoreSCCB.v(47)</a><!@TM:1612834547> | Index into variable data_in_saved could be out of range ; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CG1340:@XP_HELP">CG1340</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\CoreSCCB.v:47:10:47:21:@W:CG1340:@XP_MSG">CoreSCCB.v(47)</a><!@TM:1612834547> | Index into variable ip_addr_saved could be out of range ; a simulation mismatch is possible.</font>
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\CoreSCCB.v:226:23:226:31:@N:CG179:@XP_MSG">CoreSCCB.v(226)</a><!@TM:1612834547> | Removing redundant assignment.
Running optimization stage 1 on CoreSCCB .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v:3:7:3:18:@N:CG364:@XP_MSG">config_sccb.v(3)</a><!@TM:1612834547> | Synthesizing module config_sccb in library work.
Running optimization stage 1 on config_sccb .......
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v:61:0:61:6:@A:CL282:@XP_MSG">config_sccb.v(61)</a><!@TM:1612834547> | Feedback mux created for signal rw. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v:61:0:61:6:@W:CL190:@XP_MSG">config_sccb.v(61)</a><!@TM:1612834547> | Optimizing register bit data_in[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v:61:0:61:6:@W:CL190:@XP_MSG">config_sccb.v(61)</a><!@TM:1612834547> | Optimizing register bit data_in[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v:61:0:61:6:@W:CL190:@XP_MSG">config_sccb.v(61)</a><!@TM:1612834547> | Optimizing register bit data_in[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v:61:0:61:6:@W:CL190:@XP_MSG">config_sccb.v(61)</a><!@TM:1612834547> | Optimizing register bit data_in[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v:61:0:61:6:@W:CL190:@XP_MSG">config_sccb.v(61)</a><!@TM:1612834547> | Optimizing register bit data_in[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v:61:0:61:6:@W:CL190:@XP_MSG">config_sccb.v(61)</a><!@TM:1612834547> | Optimizing register bit data_in[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v:61:0:61:6:@W:CL190:@XP_MSG">config_sccb.v(61)</a><!@TM:1612834547> | Optimizing register bit data_in[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v:61:0:61:6:@W:CL190:@XP_MSG">config_sccb.v(61)</a><!@TM:1612834547> | Optimizing register bit ip_addr[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v:61:0:61:6:@W:CL190:@XP_MSG">config_sccb.v(61)</a><!@TM:1612834547> | Optimizing register bit ip_addr[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v:61:0:61:6:@W:CL190:@XP_MSG">config_sccb.v(61)</a><!@TM:1612834547> | Optimizing register bit ip_addr[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v:61:0:61:6:@W:CL190:@XP_MSG">config_sccb.v(61)</a><!@TM:1612834547> | Optimizing register bit ip_addr[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v:61:0:61:6:@W:CL190:@XP_MSG">config_sccb.v(61)</a><!@TM:1612834547> | Optimizing register bit ip_addr[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v:61:0:61:6:@W:CL190:@XP_MSG">config_sccb.v(61)</a><!@TM:1612834547> | Optimizing register bit sub_addr[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v:61:0:61:6:@W:CL190:@XP_MSG">config_sccb.v(61)</a><!@TM:1612834547> | Optimizing register bit sub_addr[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v:61:0:61:6:@W:CL190:@XP_MSG">config_sccb.v(61)</a><!@TM:1612834547> | Optimizing register bit sub_addr[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v:61:0:61:6:@W:CL190:@XP_MSG">config_sccb.v(61)</a><!@TM:1612834547> | Optimizing register bit sub_addr[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v:61:0:61:6:@W:CL190:@XP_MSG">config_sccb.v(61)</a><!@TM:1612834547> | Optimizing register bit sub_addr[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v:61:0:61:6:@W:CL279:@XP_MSG">config_sccb.v(61)</a><!@TM:1612834547> | Pruning register bits 7 to 5 of sub_addr[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v:61:0:61:6:@W:CL260:@XP_MSG">config_sccb.v(61)</a><!@TM:1612834547> | Pruning register bit 2 of sub_addr[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v:61:0:61:6:@W:CL260:@XP_MSG">config_sccb.v(61)</a><!@TM:1612834547> | Pruning register bit 0 of sub_addr[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v:61:0:61:6:@W:CL260:@XP_MSG">config_sccb.v(61)</a><!@TM:1612834547> | Pruning register bit 6 of ip_addr[6:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v:61:0:61:6:@W:CL279:@XP_MSG">config_sccb.v(61)</a><!@TM:1612834547> | Pruning register bits 4 to 1 of ip_addr[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v:61:0:61:6:@W:CL279:@XP_MSG">config_sccb.v(61)</a><!@TM:1612834547> | Pruning register bits 6 to 0 of data_in[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\igloo2.v:376:7:376:10:@N:CG364:@XP_MSG">igloo2.v(376)</a><!@TM:1612834547> | Synthesizing module VCC in library work.
Running optimization stage 1 on VCC .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\igloo2.v:372:7:372:10:@N:CG364:@XP_MSG">igloo2.v(372)</a><!@TM:1612834547> | Synthesizing module GND in library work.
Running optimization stage 1 on GND .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\igloo2.v:362:7:362:13:@N:CG364:@XP_MSG">igloo2.v(362)</a><!@TM:1612834547> | Synthesizing module CLKINT in library work.
Running optimization stage 1 on CLKINT .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\igloo2.v:729:7:729:10:@N:CG364:@XP_MSG">igloo2.v(729)</a><!@TM:1612834547> | Synthesizing module CCC in library work.
Running optimization stage 1 on CCC .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\component\work\FCCC_C0\FCCC_C0_0\FCCC_C0_FCCC_C0_0_FCCC.v:5:7:5:29:@N:CG364:@XP_MSG">FCCC_C0_FCCC_C0_0_FCCC.v(5)</a><!@TM:1612834547> | Synthesizing module FCCC_C0_FCCC_C0_0_FCCC in library work.
Running optimization stage 1 on FCCC_C0_FCCC_C0_0_FCCC .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\component\work\FCCC_C0\FCCC_C0.v:9:7:9:14:@N:CG364:@XP_MSG">FCCC_C0.v(9)</a><!@TM:1612834547> | Synthesizing module FCCC_C0 in library work.
Running optimization stage 1 on FCCC_C0 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\igloo2.v:228:7:228:10:@N:CG364:@XP_MSG">igloo2.v(228)</a><!@TM:1612834547> | Synthesizing module INV in library work.
Running optimization stage 1 on INV .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\igloo2.v:879:7:879:20:@N:CG364:@XP_MSG">igloo2.v(879)</a><!@TM:1612834547> | Synthesizing module LIVE_PROBE_FB in library work.
Running optimization stage 1 on LIVE_PROBE_FB .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\component\Actel\SgCore\OSC\2.0.101\osc_comps.v:11:7:11:21:@N:CG364:@XP_MSG">osc_comps.v(11)</a><!@TM:1612834547> | Synthesizing module RCOSC_25_50MHZ in library work.
Running optimization stage 1 on RCOSC_25_50MHZ .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v:5:7:5:26:@N:CG364:@XP_MSG">OSC_C0_OSC_C0_0_OSC.v(5)</a><!@TM:1612834547> | Synthesizing module OSC_C0_OSC_C0_0_OSC in library work.
Running optimization stage 1 on OSC_C0_OSC_C0_0_OSC .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v:16:7:16:25:@W:CL318:@XP_MSG">OSC_C0_OSC_C0_0_OSC.v(16)</a><!@TM:1612834547> | *Output RCOSC_25_50MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v:17:7:17:21:@W:CL318:@XP_MSG">OSC_C0_OSC_C0_0_OSC.v(17)</a><!@TM:1612834547> | *Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v:18:7:18:21:@W:CL318:@XP_MSG">OSC_C0_OSC_C0_0_OSC.v(18)</a><!@TM:1612834547> | *Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v:19:7:19:17:@W:CL318:@XP_MSG">OSC_C0_OSC_C0_0_OSC.v(19)</a><!@TM:1612834547> | *Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v:20:7:20:17:@W:CL318:@XP_MSG">OSC_C0_OSC_C0_0_OSC.v(20)</a><!@TM:1612834547> | *Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\component\work\OSC_C0\OSC_C0.v:9:7:9:13:@N:CG364:@XP_MSG">OSC_C0.v(9)</a><!@TM:1612834547> | Synthesizing module OSC_C0 in library work.
Running optimization stage 1 on OSC_C0 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\igloo2.v:720:7:720:15:@N:CG364:@XP_MSG">igloo2.v(720)</a><!@TM:1612834547> | Synthesizing module SYSRESET in library work.
Running optimization stage 1 on SYSRESET .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\component\work\sccb_design\sccb_design.v:9:7:9:18:@N:CG364:@XP_MSG">sccb_design.v(9)</a><!@TM:1612834547> | Synthesizing module sccb_design in library work.
Running optimization stage 1 on sccb_design .......
Running optimization stage 2 on sccb_design .......
Running optimization stage 2 on SYSRESET .......
Running optimization stage 2 on OSC_C0 .......
Running optimization stage 2 on OSC_C0_OSC_C0_0_OSC .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v:14:7:14:10:@N:CL159:@XP_MSG">OSC_C0_OSC_C0_0_OSC.v(14)</a><!@TM:1612834547> | Input XTL is unused.
Running optimization stage 2 on RCOSC_25_50MHZ .......
Running optimization stage 2 on LIVE_PROBE_FB .......
Running optimization stage 2 on INV .......
Running optimization stage 2 on FCCC_C0 .......
Running optimization stage 2 on FCCC_C0_FCCC_C0_0_FCCC .......
Running optimization stage 2 on CCC .......
Running optimization stage 2 on CLKINT .......
Running optimization stage 2 on GND .......
Running optimization stage 2 on VCC .......
Running optimization stage 2 on config_sccb .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v:61:0:61:6:@N:CL201:@XP_MSG">config_sccb.v(61)</a><!@TM:1612834547> | Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
Running optimization stage 2 on CoreSCCB .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\CoreSCCB.v:78:0:78:6:@N:CL189:@XP_MSG">CoreSCCB.v(78)</a><!@TM:1612834547> | Register bit count_delay[4] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\CoreSCCB.v:78:0:78:6:@N:CL189:@XP_MSG">CoreSCCB.v(78)</a><!@TM:1612834547> | Register bit count_delay[5] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\CoreSCCB.v:78:0:78:6:@N:CL189:@XP_MSG">CoreSCCB.v(78)</a><!@TM:1612834547> | Register bit count_delay[6] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\CoreSCCB.v:78:0:78:6:@N:CL189:@XP_MSG">CoreSCCB.v(78)</a><!@TM:1612834547> | Register bit count_delay[7] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\CoreSCCB.v:78:0:78:6:@N:CL189:@XP_MSG">CoreSCCB.v(78)</a><!@TM:1612834547> | Register bit count_delay[8] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\CoreSCCB.v:78:0:78:6:@N:CL189:@XP_MSG">CoreSCCB.v(78)</a><!@TM:1612834547> | Register bit count_delay[9] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\CoreSCCB.v:78:0:78:6:@N:CL189:@XP_MSG">CoreSCCB.v(78)</a><!@TM:1612834547> | Register bit count_delay[10] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\CoreSCCB.v:78:0:78:6:@N:CL189:@XP_MSG">CoreSCCB.v(78)</a><!@TM:1612834547> | Register bit count_delay[11] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\CoreSCCB.v:78:0:78:6:@N:CL189:@XP_MSG">CoreSCCB.v(78)</a><!@TM:1612834547> | Register bit count_delay[12] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\CoreSCCB.v:78:0:78:6:@N:CL189:@XP_MSG">CoreSCCB.v(78)</a><!@TM:1612834547> | Register bit count_delay[13] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\CoreSCCB.v:78:0:78:6:@N:CL189:@XP_MSG">CoreSCCB.v(78)</a><!@TM:1612834547> | Register bit count_delay[14] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\CoreSCCB.v:78:0:78:6:@N:CL189:@XP_MSG">CoreSCCB.v(78)</a><!@TM:1612834547> | Register bit count_delay[15] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\CoreSCCB.v:78:0:78:6:@N:CL189:@XP_MSG">CoreSCCB.v(78)</a><!@TM:1612834547> | Register bit count_index[4] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\CoreSCCB.v:78:0:78:6:@W:CL260:@XP_MSG">CoreSCCB.v(78)</a><!@TM:1612834547> | Pruning register bit 4 of count_index[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\CoreSCCB.v:78:0:78:6:@W:CL279:@XP_MSG">CoreSCCB.v(78)</a><!@TM:1612834547> | Pruning register bits 15 to 4 of count_delay[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\CoreSCCB.v:78:0:78:6:@N:CL189:@XP_MSG">CoreSCCB.v(78)</a><!@TM:1612834547> | Register bit count_index[3] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\CoreSCCB.v:78:0:78:6:@W:CL260:@XP_MSG">CoreSCCB.v(78)</a><!@TM:1612834547> | Pruning register bit 3 of count_index[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\CoreSCCB.v:78:0:78:6:@N:CL201:@XP_MSG">CoreSCCB.v(78)</a><!@TM:1612834547> | Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 22 reachable states with original encodings of:
   00000000
   00000001
   00000010
   00000011
   00000100
   00000101
   00000110
   00000111
   00001000
   00001001
   00001010
   00001011
   00001100
   00001101
   00001110
   00001111
   00010000
   00010001
   00010010
   00010011
   00010100
   00010101
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\CoreSCCB.v:17:7:17:16:@N:CL159:@XP_MSG">CoreSCCB.v(17)</a><!@TM:1612834547> | Input mid_pulse is unused.
Running optimization stage 2 on clock_divider_10000000s_300000s_15s_7s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\clock_divider.v:6:7:6:13:@N:CL159:@XP_MSG">clock_divider.v(6)</a><!@TM:1612834547> | Input resetn is unused.
Running optimization stage 2 on BIBUF .......
Running optimization stage 2 on AND2 .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
Linked File:  <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\synthesis\synwork\layer0.rt.csv:@XP_FILE">layer0.rt.csv</a>


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb  8 17:35:47 2021

###########################################################]
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.3\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-95FBL6H

Implementation : synthesis
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 221R, Built Apr 25 2019 09:13:02</a>

@N: : <!@TM:1612834547> | Running in 64-bit mode 
File C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\synthesis\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb  8 17:35:47 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb  8 17:35:47 2021

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1612834547>
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.3\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-95FBL6H

Implementation : synthesis
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 221R, Built Apr 25 2019 09:13:02</a>

@N: : <!@TM:1612834548> | Running in 64-bit mode 
File C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\synthesis\synwork\sccb_design_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb  8 17:35:48 2021

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1612834547>
Premap Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1612834547>
# Mon Feb  8 17:35:48 2021


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.3\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-95FBL6H

Implementation : synthesis
<a name=mapperReport5></a>Synopsys Generic Technology Pre-mapping, Version mapact2018q4p1, Build 026R, Built Apr 25 2019 10:01:09</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\designer\sccb_design\synthesis.fdc
@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1612834549> | Setting synthesis effort to medium for the design 
Linked File:  <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\synthesis\sccb_design_scck.rpt:@XP_FILE">sccb_design_scck.rpt</a>
Printing clock  summary report in "C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\synthesis\sccb_design_scck.rpt" file 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1612834549> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1612834549> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1612834549> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1612834549> | Setting synthesis effort to medium for the design 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\coresccb.v:78:0:78:6:@N:FX1171:@XP_MSG">coresccb.v(78)</a><!@TM:1612834549> | Found instance config_sccb_0.coresccb_0.sub_addr_saved[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\coresccb.v:78:0:78:6:@N:FX1171:@XP_MSG">coresccb.v(78)</a><!@TM:1612834549> | Found instance config_sccb_0.coresccb_0.rw_saved with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\coresccb.v:78:0:78:6:@N:FX1171:@XP_MSG">coresccb.v(78)</a><!@TM:1612834549> | Found instance config_sccb_0.coresccb_0.ip_addr_saved[6:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\coresccb.v:78:0:78:6:@N:FX1171:@XP_MSG">coresccb.v(78)</a><!@TM:1612834549> | Found instance config_sccb_0.coresccb_0.data_out[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\coresccb.v:78:0:78:6:@N:FX1171:@XP_MSG">coresccb.v(78)</a><!@TM:1612834549> | Found instance config_sccb_0.coresccb_0.data_in_saved[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v:61:0:61:6:@W:BN132:@XP_MSG">config_sccb.v(61)</a><!@TM:1612834549> | Removing sequential instance config_sccb_0.sub_addr[1] because it is equivalent to instance config_sccb_0.ip_addr[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v:61:0:61:6:@W:BN132:@XP_MSG">config_sccb.v(61)</a><!@TM:1612834549> | Removing sequential instance config_sccb_0.ip_addr[5] because it is equivalent to instance config_sccb_0.ip_addr[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1612834549> | UMR3 is only supported for HAPS-80. 
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1612834549> | UMR3 is only supported for HAPS-80. 
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.v:17:7:17:21:@N:MO111:@XP_MSG">osc_c0_osc_c0_0_osc.v(17)</a><!@TM:1612834549> | Tristate driver RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.v:18:7:18:21:@N:MO111:@XP_MSG">osc_c0_osc_c0_0_osc.v(18)</a><!@TM:1612834549> | Tristate driver RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.v:16:7:16:25:@N:MO111:@XP_MSG">osc_c0_osc_c0_0_osc.v(16)</a><!@TM:1612834549> | Tristate driver RCOSC_25_50MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_25_50MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.v:19:7:19:17:@N:MO111:@XP_MSG">osc_c0_osc_c0_0_osc.v(19)</a><!@TM:1612834549> | Tristate driver XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.v:20:7:20:17:@N:MO111:@XP_MSG">osc_c0_osc_c0_0_osc.v(20)</a><!@TM:1612834549> | Tristate driver XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\coresccb.v:78:0:78:6:@N:BN362:@XP_MSG">coresccb.v(78)</a><!@TM:1612834549> | Removing sequential instance data_out[7:0] (in view: work.CoreSCCB(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
syn_allowed_resources : blockrams=31  set on top level netlist sccb_design

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)



<a name=mapperReport6></a>Clock Summary</a>
******************

          Start                                                              Requested     Requested     Clock        Clock                   Clock
Level     Clock                                                              Frequency     Period        Type         Group                   Load 
---------------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                                             100.0 MHz     10.000        system       system_clkgroup         0    
                                                                                                                                                   
0 -       clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_1     57   
                                                                                                                                                   
0 -       FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock                      100.0 MHz     10.000        inferred     Inferred_clkgroup_0     22   
===================================================================================================================================================



Clock Load Summary
***********************

                                                                   Clock     Source                                           Clock Pin                           Non-clock Pin                               Non-clock Pin                             
Clock                                                              Load      Pin                                              Seq Example                         Seq Example                                 Comb Example                              
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                             0         -                                                -                                   -                                           -                                         
                                                                                                                                                                                                                                                        
clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock     57        config_sccb_0.sccb_clk_0.sccb_clk.Q[0](dffe)     config_sccb_0.coresccb_0.done.C     config_sccb_0.sccb_clk_0.mid_pulse.D[0]     config_sccb_0.coresccb_0.un1_clk.I[0](inv)
                                                                                                                                                                                                                                                        
FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock                      22        FCCC_C0_0.FCCC_C0_0.CCC_INST.GL0(CCC)            config_sccb_0.state[3:0].C          -                                           FCCC_C0_0.FCCC_C0_0.GL0_INST.I(BUFG)      
========================================================================================================================================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\clock_divider.v:19:0:19:6:@W:MT530:@XP_MSG">clock_divider.v(19)</a><!@TM:1612834549> | Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock which controls 22 sequential elements including config_sccb_0.sccb_clk_0.count[9:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\clock_divider.v:19:0:19:6:@W:MT530:@XP_MSG">clock_divider.v(19)</a><!@TM:1612834549> | Found inferred clock clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock which controls 57 sequential elements including config_sccb_0.sccb_clk_0.mid_pulse. This clock has no specified timing constraint which may adversely impact design performance. </font>

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1612834549> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1612834549> | Writing default property annotation file C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\synthesis\sccb_design.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Encoding state machine state[21:0] (in view: work.CoreSCCB(verilog))
original code -> new code
   00000000 -> 0000000000000000000000
   00000001 -> 0000000000000000000011
   00000010 -> 0000000000000000000101
   00000011 -> 0000000000000000001001
   00000100 -> 0000000000000000010001
   00000101 -> 0000000000000000100001
   00000110 -> 0000000000000001000001
   00000111 -> 0000000000000010000001
   00001000 -> 0000000000000100000001
   00001001 -> 0000000000001000000001
   00001010 -> 0000000000010000000001
   00001011 -> 0000000000100000000001
   00001100 -> 0000000001000000000001
   00001101 -> 0000000010000000000001
   00001110 -> 0000000100000000000001
   00001111 -> 0000001000000000000001
   00010000 -> 0000010000000000000001
   00010001 -> 0000100000000000000001
   00010010 -> 0001000000000000000001
   00010011 -> 0010000000000000000001
   00010100 -> 0100000000000000000001
   00010101 -> 1000000000000000000001
Encoding state machine state[3:0] (in view: work.config_sccb(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v:61:0:61:6:@N:MO225:@XP_MSG">config_sccb.v(61)</a><!@TM:1612834549> | There are no possible illegal states for state machine state[3:0] (in view: work.config_sccb(verilog)); safe FSM implementation is not required.

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 50MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb  8 17:35:49 2021

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1612834547>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1612834547>
# Mon Feb  8 17:35:49 2021


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.3\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-95FBL6H

Implementation : synthesis
<a name=mapperReport7></a>Synopsys Generic Technology Mapper, Version mapact2018q4p1, Build 026R, Built Apr 25 2019 10:01:09</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1612834551> | Setting synthesis effort to medium for the design 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1612834551> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1612834551> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1612834551> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1612834551> | Setting synthesis effort to medium for the design 


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.v:20:7:20:17:@N:MO111:@XP_MSG">osc_c0_osc_c0_0_osc.v(20)</a><!@TM:1612834551> | Tristate driver XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.v:19:7:19:17:@N:MO111:@XP_MSG">osc_c0_osc_c0_0_osc.v(19)</a><!@TM:1612834551> | Tristate driver XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.v:18:7:18:21:@N:MO111:@XP_MSG">osc_c0_osc_c0_0_osc.v(18)</a><!@TM:1612834551> | Tristate driver RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.v:17:7:17:21:@N:MO111:@XP_MSG">osc_c0_osc_c0_0_osc.v(17)</a><!@TM:1612834551> | Tristate driver RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.v:16:7:16:25:@N:MO111:@XP_MSG">osc_c0_osc_c0_0_osc.v(16)</a><!@TM:1612834551> | Tristate driver RCOSC_25_50MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_25_50MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\clock_divider.v:19:0:19:6:@W:FX1172:@XP_MSG">clock_divider.v(19)</a><!@TM:1612834551> | User-specified initial value defined for instance config_sccb_0.sccb_clk_0.count[9:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\coresccb.v:78:0:78:6:@W:FX1172:@XP_MSG">coresccb.v(78)</a><!@TM:1612834551> | User-specified initial value defined for instance config_sccb_0.coresccb_0.count_delay[3:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\coresccb.v:64:0:64:6:@W:FX1172:@XP_MSG">coresccb.v(64)</a><!@TM:1612834551> | User-specified initial value defined for instance config_sccb_0.coresccb_0.sioc_en is being ignored due to limitations in architecture. </font>

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Encoding state machine state[3:0] (in view: work.config_sccb(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v:61:0:61:6:@N:MO225:@XP_MSG">config_sccb.v(61)</a><!@TM:1612834551> | There are no possible illegal states for state machine state[3:0] (in view: work.config_sccb(verilog)); safe FSM implementation is not required.
Encoding state machine state[21:0] (in view: work.CoreSCCB(verilog))
original code -> new code
   00000000 -> 0000000000000000000000
   00000001 -> 0000000000000000000011
   00000010 -> 0000000000000000000101
   00000011 -> 0000000000000000001001
   00000100 -> 0000000000000000010001
   00000101 -> 0000000000000000100001
   00000110 -> 0000000000000001000001
   00000111 -> 0000000000000010000001
   00001000 -> 0000000000000100000001
   00001001 -> 0000000000001000000001
   00001010 -> 0000000000010000000001
   00001011 -> 0000000000100000000001
   00001100 -> 0000000001000000000001
   00001101 -> 0000000010000000000001
   00001110 -> 0000000100000000000001
   00001111 -> 0000001000000000000001
   00010000 -> 0000010000000000000001
   00010001 -> 0000100000000000000001
   00010010 -> 0001000000000000000001
   00010011 -> 0010000000000000000001
   00010100 -> 0100000000000000000001
   00010101 -> 1000000000000000000001

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 138MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 139MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\coresccb.v:78:0:78:6:@W:BN132:@XP_MSG">coresccb.v(78)</a><!@TM:1612834551> | Removing instance config_sccb_0.coresccb_0.ip_addr_saved[5] because it is equivalent to instance config_sccb_0.coresccb_0.ip_addr_saved[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\coresccb.v:78:0:78:6:@W:BN132:@XP_MSG">coresccb.v(78)</a><!@TM:1612834551> | Removing instance config_sccb_0.coresccb_0.sub_addr_saved[1] because it is equivalent to instance config_sccb_0.coresccb_0.ip_addr_saved[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 140MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 142MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     0.17ns		 127 /        57
   2		0h:00m:00s		     0.42ns		 123 /        57
   3		0h:00m:00s		     0.99ns		 123 /        57
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1612834551> | Promoting Net config_sccb_0.sccb_clk on CLKINT  I_76  

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 142MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 142MB)



@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 57 clock pin(s) of sequential element(s)
0 instances converted, 57 sequential instances remain driven by gated/generated clocks

============================================================================================================== Gated/Generated Clocks ==============================================================================================================
Clock Tree ID     Driving Element                       Drive Element Type     Fanout     Sample Instance                             Explanation                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:config_sccb_0.sccb_clk_0.sccb_clk@|E:config_sccb_0.coresccb_0.count_delay[3]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       config_sccb_0.sccb_clk_0.sccb_clk     SLE                    37         config_sccb_0.coresccb_0.count_delay[3]     No generated or derived clock directive on output of sequential instance                                      
<a href="@|S:FCCC_C0_0.FCCC_C0_0.CCC_INST@|E:config_sccb_0.sub_addr[3]@|F:@syn_sample_clock_path==CKID0002@|M:ClockId0002  @XP_NAMES_BY_PROP">ClockId0002 </a>       FCCC_C0_0.FCCC_C0_0.CCC_INST          CCC                    20         config_sccb_0.sub_addr[3]                   Illegal instance on clock path. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 142MB)

Writing Analyst data base C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\synthesis\synwork\sccb_design_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 142MB)

Writing Verilog Simulation files
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1612834551> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1612834551> | Synopsys Constraint File capacitance units using default value of 1pF  

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 142MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 142MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\component\work\sccb_design\sccb_design.v:128:14:128:29:@W:MT246:@XP_MSG">sccb_design.v(128)</a><!@TM:1612834551> | Blackbox LIVE_PROBE_FB is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\component\work\fccc_c0\fccc_c0_0\fccc_c0_fccc_c0_0_fccc.v:20:36:20:44:@W:MT246:@XP_MSG">fccc_c0_fccc_c0_0_fccc.v(20)</a><!@TM:1612834551> | Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1612834551> | Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net FCCC_C0_0.FCCC_C0_0.GL0_net.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1612834551> | Found inferred clock clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock with period 10.00ns. Please declare a user-defined clock on net config_sccb_0.sccb_clk_0.sccb_clk_0.</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing report written on Mon Feb  8 17:35:50 2021
#


Top view:               sccb_design
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\designer\sccb_design\synthesis.fdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1612834551> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1612834551> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: 1.045

                                                                   Requested     Estimated     Requested     Estimated               Clock        Clock              
Starting Clock                                                     Frequency     Frequency     Period        Period        Slack     Type         Group              
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock                      100.0 MHz     325.6 MHz     10.000        3.071         6.928     inferred     Inferred_clkgroup_0
clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock     100.0 MHz     126.4 MHz     10.000        7.910         1.045     inferred     Inferred_clkgroup_1
System                                                             100.0 MHz     895.2 MHz     10.000        1.117         8.883     system       system_clkgroup    
=====================================================================================================================================================================





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                                                                                                                          |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                        Ending                                                          |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                          System                                                          |  10.000      8.883  |  No paths    -      |  No paths    -      |  No paths    -    
System                                                          FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock                   |  10.000      7.063  |  No paths    -      |  No paths    -      |  No paths    -    
System                                                          clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock  |  10.000      4.864  |  No paths    -      |  10.000      7.482  |  No paths    -    
FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock                   FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock                   |  10.000      6.929  |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock                   clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock  FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock                   |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock  clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock  |  10.000      4.243  |  No paths    -      |  5.000       1.045  |  No paths    -    
======================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                                      Starting                                                                        Arrival          
Instance                              Reference                                         Type     Pin     Net          Time        Slack
                                      Clock                                                                                            
---------------------------------------------------------------------------------------------------------------------------------------
config_sccb_0.sccb_clk_0.count[0]     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      Q       count[0]     0.108       6.928
config_sccb_0.sccb_clk_0.count[6]     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      Q       count[6]     0.087       7.182
config_sccb_0.sccb_clk_0.count[1]     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      Q       count[1]     0.108       7.255
config_sccb_0.sccb_clk_0.count[7]     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      Q       count[7]     0.087       7.264
config_sccb_0.sccb_clk_0.count[2]     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      Q       count[2]     0.108       7.300
config_sccb_0.sccb_clk_0.count[8]     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      Q       count[8]     0.087       7.307
config_sccb_0.sccb_clk_0.count[4]     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      Q       count[4]     0.087       7.385
config_sccb_0.sccb_clk_0.count[9]     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      Q       count[9]     0.087       7.800
config_sccb_0.state[0]                FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      Q       state[0]     0.108       7.835
config_sccb_0.sccb_clk_0.count[5]     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      Q       count[5]     0.087       7.843
=======================================================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                                      Starting                                                                                 Required          
Instance                              Reference                                         Type     Pin     Net                   Time         Slack
                                      Clock                                                                                                      
-------------------------------------------------------------------------------------------------------------------------------------------------
config_sccb_0.sccb_clk_0.count[4]     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       count_3[4]            9.745        6.928
config_sccb_0.sccb_clk_0.sccb_clk     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       sccb_clk_1            9.745        6.987
config_sccb_0.state[1]                FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       N_51_i_i              9.745        7.835
config_sccb_0.ip_addr[0]              FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      EN      ip_addr_0_sqmuxa      9.662        7.894
config_sccb_0.sub_addr[3]             FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      EN      ip_addr_0_sqmuxa      9.662        7.894
config_sccb_0.sub_addr[4]             FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      EN      ip_addr_0_sqmuxa      9.662        7.894
config_sccb_0.state[0]                FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       state_ns[0]           9.745        8.184
config_sccb_0.data_in[7]              FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      EN      sub_addr_0_sqmuxa     9.662        8.199
config_sccb_0.sccb_clk_0.count[9]     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       un2_count_s_9_S       9.745        8.218
config_sccb_0.sccb_clk_0.count[8]     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       un2_count_cry_8_S     9.745        8.235
=================================================================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\synthesis\sccb_design.srr:srsfC:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\synthesis\sccb_design.srs:fp:65644:66916:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      2.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.928

    Number of logic level(s):                3
    Starting point:                          config_sccb_0.sccb_clk_0.count[0] / Q
    Ending point:                            config_sccb_0.sccb_clk_0.count[4] / D
    The start point is clocked by            FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                          Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
config_sccb_0.sccb_clk_0.count[0]             SLE      Q        Out     0.108     0.108       -         
count[0]                                      Net      -        -       0.745     -           3         
config_sccb_0.sccb_clk_0.count_RNI3TDA[1]     CFG4     D        In      -         0.854       -         
config_sccb_0.sccb_clk_0.count_RNI3TDA[1]     CFG4     Y        Out     0.288     1.141       -         
m3_e_5                                        Net      -        -       0.248     -           1         
config_sccb_0.sccb_clk_0.count_RNIH4GN[5]     CFG4     C        In      -         1.390       -         
config_sccb_0.sccb_clk_0.count_RNIH4GN[5]     CFG4     Y        Out     0.210     1.599       -         
N_10_mux                                      Net      -        -       0.745     -           3         
config_sccb_0.sccb_clk_0.count_3[4]           CFG3     C        In      -         2.345       -         
config_sccb_0.sccb_clk_0.count_3[4]           CFG3     Y        Out     0.223     2.568       -         
count_3[4]                                    Net      -        -       0.248     -           1         
config_sccb_0.sccb_clk_0.count[4]             SLE      D        In      -         2.816       -         
========================================================================================================
Total path delay (propagation time + setup) of 3.071 is 1.084(35.3%) logic and 1.988(64.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport17></a>Detailed Report for Clock: clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock</a>
====================================



<a name=startingSlack18></a>Starting Points with Worst Slack</a>
********************************

                                       Starting                                                                                          Arrival          
Instance                               Reference                                                          Type     Pin     Net           Time        Slack
                                       Clock                                                                                                              
----------------------------------------------------------------------------------------------------------------------------------------------------------
config_sccb_0.coresccb_0.state[7]      clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock     SLE      Q       state[7]      0.108       1.045
config_sccb_0.coresccb_0.state[5]      clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock     SLE      Q       state[5]      0.108       1.118
config_sccb_0.coresccb_0.state[3]      clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock     SLE      Q       state[3]      0.108       1.231
config_sccb_0.coresccb_0.state[14]     clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock     SLE      Q       state[14]     0.108       1.268
config_sccb_0.coresccb_0.state[12]     clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock     SLE      Q       state[12]     0.087       1.479
config_sccb_0.coresccb_0.state[13]     clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock     SLE      Q       state[13]     0.108       1.577
config_sccb_0.coresccb_0.state[18]     clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock     SLE      Q       state[18]     0.108       1.589
config_sccb_0.coresccb_0.state[21]     clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock     SLE      Q       state[21]     0.108       1.595
config_sccb_0.coresccb_0.state[9]      clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock     SLE      Q       state[9]      0.108       1.601
config_sccb_0.coresccb_0.state[4]      clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock     SLE      Q       state[4]      0.108       1.611
==========================================================================================================================================================


<a name=endingSlack19></a>Ending Points with Worst Slack</a>
******************************

                                               Starting                                                                                                 Required          
Instance                                       Reference                                                          Type     Pin     Net                  Time         Slack
                                               Clock                                                                                                                      
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
config_sccb_0.coresccb_0.sioc_en               clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock     SLE      D       sioc_en7             4.745        1.045
config_sccb_0.coresccb_0.count_delay[0]        clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock     SLE      D       count_delay_2        9.745        4.243
config_sccb_0.coresccb_0.count_delay[1]        clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock     SLE      D       count_delay_1        9.745        4.311
config_sccb_0.coresccb_0.count_delay[2]        clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock     SLE      D       count_delay_0        9.745        4.311
config_sccb_0.coresccb_0.count_delay[3]        clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock     SLE      D       count_delay          9.745        4.311
config_sccb_0.coresccb_0.data_in_saved[7]      clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock     SLE      EN      state_RNIDUFJ[1]     9.662        4.978
config_sccb_0.coresccb_0.ip_addr_saved[0]      clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock     SLE      EN      state_RNIDUFJ[1]     9.662        4.978
config_sccb_0.coresccb_0.rw_saved              clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock     SLE      EN      state_RNIDUFJ[1]     9.662        4.978
config_sccb_0.coresccb_0.sub_addr_saved[3]     clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock     SLE      EN      state_RNIDUFJ[1]     9.662        4.978
config_sccb_0.coresccb_0.sub_addr_saved[4]     clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock     SLE      EN      state_RNIDUFJ[1]     9.662        4.978
==========================================================================================================================================================================



<a name=worstPaths20></a>Worst Path Information</a>
<a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\synthesis\sccb_design.srr:srsfC:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\synthesis\sccb_design.srs:fp:73767:75387:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.745

    - Propagation time:                      3.700
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     1.045

    Number of logic level(s):                4
    Starting point:                          config_sccb_0.coresccb_0.state[7] / Q
    Ending point:                            config_sccb_0.coresccb_0.sioc_en / D
    The start point is clocked by            clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock [falling] on pin CLK

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                            Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
config_sccb_0.coresccb_0.state[7]               SLE      Q        Out     0.108     0.108       -         
state[7]                                        Net      -        -       0.896     -           6         
config_sccb_0.coresccb_0.state_RNIQL9J[5]       CFG2     A        In      -         1.004       -         
config_sccb_0.coresccb_0.state_RNIQL9J[5]       CFG2     Y        Out     0.087     1.091       -         
N_246                                           Net      -        -       0.745     -           3         
config_sccb_0.coresccb_0.state_RNICH4R2[15]     CFG4     D        In      -         1.836       -         
config_sccb_0.coresccb_0.state_RNICH4R2[15]     CFG4     Y        Out     0.317     2.154       -         
N_268_1_0                                       Net      -        -       0.497     -           2         
config_sccb_0.coresccb_0.sioc_en7_1_0           CFG3     C        In      -         2.651       -         
config_sccb_0.coresccb_0.sioc_en7_1_0           CFG3     Y        Out     0.226     2.876       -         
sioc_en7_1                                      Net      -        -       0.248     -           1         
config_sccb_0.coresccb_0.sioc_en7               CFG4     D        In      -         3.125       -         
config_sccb_0.coresccb_0.sioc_en7               CFG4     Y        Out     0.326     3.451       -         
sioc_en7                                        Net      -        -       0.248     -           1         
config_sccb_0.coresccb_0.sioc_en                SLE      D        In      -         3.700       -         
==========================================================================================================
Total path delay (propagation time + setup) of 3.955 is 1.320(33.4%) logic and 2.635(66.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport21></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack22></a>Starting Points with Worst Slack</a>
********************************

                                       Starting                                                                                           Arrival          
Instance                               Reference     Type               Pin        Net                                                    Time        Slack
                                       Clock                                                                                                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------
FCCC_C0_0.FCCC_C0_0.CCC_INST           System        CCC                LOCK       FCCC_C0_0_LOCK                                         0.000       4.864
OSC_C0_0.OSC_C0_0.I_RCOSC_25_50MHZ     System        RCOSC_25_50MHZ     CLKOUT     OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC     0.000       8.883
===========================================================================================================================================================


<a name=endingSlack23></a>Ending Points with Worst Slack</a>
******************************

                                               Starting                                             Required          
Instance                                       Reference     Type     Pin     Net                   Time         Slack
                                               Clock                                                                  
----------------------------------------------------------------------------------------------------------------------
config_sccb_0.coresccb_0.data_in_saved[7]      System        SLE      EN      state_RNIDUFJ[1]      9.662        4.864
config_sccb_0.coresccb_0.ip_addr_saved[0]      System        SLE      EN      state_RNIDUFJ[1]      9.662        4.864
config_sccb_0.coresccb_0.rw_saved              System        SLE      EN      state_RNIDUFJ[1]      9.662        4.864
config_sccb_0.coresccb_0.sub_addr_saved[3]     System        SLE      EN      state_RNIDUFJ[1]      9.662        4.864
config_sccb_0.coresccb_0.sub_addr_saved[4]     System        SLE      EN      state_RNIDUFJ[1]      9.662        4.864
config_sccb_0.coresccb_0.count_index[1]        System        SLE      D       count_index_14[1]     9.745        5.138
config_sccb_0.coresccb_0.count_index[2]        System        SLE      D       N_237_i               9.745        5.658
config_sccb_0.coresccb_0.state[8]              System        SLE      D       N_205_i               9.745        5.658
config_sccb_0.coresccb_0.state[12]             System        SLE      D       N_212_i               9.745        5.658
config_sccb_0.coresccb_0.state[14]             System        SLE      D       N_216_i               9.745        5.658
======================================================================================================================



<a name=worstPaths24></a>Worst Path Information</a>
<a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\synthesis\sccb_design.srr:srsfC:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\synthesis\sccb_design.srs:fp:80163:81813:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.662

    - Propagation time:                      4.799
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 4.864

    Number of logic level(s):                4
    Starting point:                          FCCC_C0_0.FCCC_C0_0.CCC_INST / LOCK
    Ending point:                            config_sccb_0.coresccb_0.data_in_saved[7] / EN
    The start point is clocked by            System [rising]
    The end   point is clocked by            clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock [rising] on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                              Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FCCC_C0_0.FCCC_C0_0.CCC_INST                      CCC      LOCK     Out     0.000     0.000       -         
FCCC_C0_0_LOCK                                    Net      -        -       1.117     -           1         
AND2_0                                            AND2     A        In      -         1.117       -         
AND2_0                                            AND2     Y        Out     0.075     1.192       -         
AND2_0_Y_arst                                     Net      -        -       0.977     -           22        
config_sccb_0.coresccb_0.state_29_sqmuxa_i_o4     CFG2     A        In      -         2.169       -         
config_sccb_0.coresccb_0.state_29_sqmuxa_i_o4     CFG2     Y        Out     0.100     2.269       -         
N_238                                             Net      -        -       1.252     -           28        
config_sccb_0.coresccb_0.state_RNIP5JH[1]         CFG2     A        In      -         3.521       -         
config_sccb_0.coresccb_0.state_RNIP5JH[1]         CFG2     Y        Out     0.087     3.608       -         
N_273_i                                           Net      -        -       0.248     -           1         
config_sccb_0.coresccb_0.state_RNIDUFJ[1]         CFG2     A        In      -         3.856       -         
config_sccb_0.coresccb_0.state_RNIDUFJ[1]         CFG2     Y        Out     0.087     3.943       -         
state_RNIDUFJ[1]                                  Net      -        -       0.855     -           5         
config_sccb_0.coresccb_0.data_in_saved[7]         SLE      EN       In      -         4.799       -         
============================================================================================================
Total path delay (propagation time + setup) of 5.136 is 0.687(13.4%) logic and 4.449(86.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 142MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 142MB)

---------------------------------------
<a name=resourceUsage25></a>Resource Usage Report for sccb_design </a>

Mapping to part: m2gl025vf400std
Cell usage:
AND2            1 use
CCC             1 use
CLKINT          2 uses
INV             1 use
LIVE_PROBE_FB   1 use
RCOSC_25_50MHZ  1 use
SYSRESET        1 use
CFG1           3 uses
CFG2           31 uses
CFG3           31 uses
CFG4           47 uses

Carry cells:
ARI1            10 uses - used for arithmetic functions


Sequential Cells: 
SLE            57 uses

DSP Blocks:    0 of 34 (0%)

I/O ports: 6
I/O primitives: 5
BIBUF          1 use
OUTBUF         4 uses


Global Clock Buffers: 2

Total LUTs:    122

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K18  Interface Logic : SLEs = 0; LUTs = 0;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  57 + 0 + 0 + 0 = 57;
Total number of LUTs after P&R:  122 + 0 + 0 + 0 = 122;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 29MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb  8 17:35:51 2021

###########################################################]

</pre></samp></body></html>
