// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module kernel_wrapper_read_input_Pipeline_VITIS_LOOP_5_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY,
        m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY,
        m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST,
        m_axi_gmem0_WID,
        m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST,
        m_axi_gmem0_RID,
        m_axi_gmem0_RFIFONUM,
        m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID,
        m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP,
        m_axi_gmem0_BID,
        m_axi_gmem0_BUSER,
        sext_ln5,
        in_buf_address0,
        in_buf_ce0,
        in_buf_we0,
        in_buf_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem0_AWVALID;
input   m_axi_gmem0_AWREADY;
output  [63:0] m_axi_gmem0_AWADDR;
output  [0:0] m_axi_gmem0_AWID;
output  [31:0] m_axi_gmem0_AWLEN;
output  [2:0] m_axi_gmem0_AWSIZE;
output  [1:0] m_axi_gmem0_AWBURST;
output  [1:0] m_axi_gmem0_AWLOCK;
output  [3:0] m_axi_gmem0_AWCACHE;
output  [2:0] m_axi_gmem0_AWPROT;
output  [3:0] m_axi_gmem0_AWQOS;
output  [3:0] m_axi_gmem0_AWREGION;
output  [0:0] m_axi_gmem0_AWUSER;
output   m_axi_gmem0_WVALID;
input   m_axi_gmem0_WREADY;
output  [511:0] m_axi_gmem0_WDATA;
output  [63:0] m_axi_gmem0_WSTRB;
output   m_axi_gmem0_WLAST;
output  [0:0] m_axi_gmem0_WID;
output  [0:0] m_axi_gmem0_WUSER;
output   m_axi_gmem0_ARVALID;
input   m_axi_gmem0_ARREADY;
output  [63:0] m_axi_gmem0_ARADDR;
output  [0:0] m_axi_gmem0_ARID;
output  [31:0] m_axi_gmem0_ARLEN;
output  [2:0] m_axi_gmem0_ARSIZE;
output  [1:0] m_axi_gmem0_ARBURST;
output  [1:0] m_axi_gmem0_ARLOCK;
output  [3:0] m_axi_gmem0_ARCACHE;
output  [2:0] m_axi_gmem0_ARPROT;
output  [3:0] m_axi_gmem0_ARQOS;
output  [3:0] m_axi_gmem0_ARREGION;
output  [0:0] m_axi_gmem0_ARUSER;
input   m_axi_gmem0_RVALID;
output   m_axi_gmem0_RREADY;
input  [511:0] m_axi_gmem0_RDATA;
input   m_axi_gmem0_RLAST;
input  [0:0] m_axi_gmem0_RID;
input  [8:0] m_axi_gmem0_RFIFONUM;
input  [0:0] m_axi_gmem0_RUSER;
input  [1:0] m_axi_gmem0_RRESP;
input   m_axi_gmem0_BVALID;
output   m_axi_gmem0_BREADY;
input  [1:0] m_axi_gmem0_BRESP;
input  [0:0] m_axi_gmem0_BID;
input  [0:0] m_axi_gmem0_BUSER;
input  [57:0] sext_ln5;
output  [12:0] in_buf_address0;
output   in_buf_ce0;
output   in_buf_we0;
output  [255:0] in_buf_d0;

reg ap_idle;
reg m_axi_gmem0_RREADY;
reg in_buf_ce0;
reg in_buf_we0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] icmp_ln5_reg_4265;
reg    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln5_fu_238_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    gmem0_blk_n_R;
wire    ap_block_pp0_stage0;
reg    ap_block_pp0_stage0_11001;
reg   [13:0] i_2_reg_4260;
reg   [13:0] i_2_reg_4260_pp0_iter1_reg;
reg   [13:0] i_2_reg_4260_pp0_iter2_reg;
reg   [13:0] i_2_reg_4260_pp0_iter3_reg;
reg   [13:0] i_2_reg_4260_pp0_iter4_reg;
reg   [511:0] gmem0_addr_read_reg_4269;
reg   [511:0] gmem0_addr_read_reg_4269_pp0_iter2_reg;
reg   [511:0] gmem0_addr_read_reg_4269_pp0_iter3_reg;
wire   [31:0] trunc_ln9_fu_261_p1;
reg   [31:0] trunc_ln9_reg_4289;
reg   [31:0] trunc_ln9_1_reg_4294;
reg   [31:0] trunc_ln9_2_reg_4299;
reg   [31:0] trunc_ln9_3_reg_4304;
reg   [31:0] trunc_ln9_4_reg_4309;
reg   [31:0] trunc_ln9_5_reg_4314;
reg   [31:0] trunc_ln9_6_reg_4319;
reg   [31:0] trunc_ln9_7_reg_4324;
reg   [31:0] trunc_ln9_8_reg_4329;
reg   [31:0] trunc_ln9_9_reg_4334;
reg   [31:0] trunc_ln9_s_reg_4339;
reg   [31:0] trunc_ln9_10_reg_4344;
reg   [31:0] trunc_ln9_11_reg_4349;
reg   [31:0] trunc_ln9_12_reg_4354;
reg   [31:0] trunc_ln9_13_reg_4359;
reg   [31:0] trunc_ln9_14_reg_4364;
reg   [0:0] p_Result_s_reg_4449;
wire   [51:0] trunc_ln554_fu_509_p1;
reg   [51:0] trunc_ln554_reg_4454;
wire   [0:0] icmp_ln560_fu_513_p2;
reg   [0:0] icmp_ln560_reg_4459;
reg   [0:0] icmp_ln560_reg_4459_pp0_iter4_reg;
wire   [11:0] F2_fu_519_p2;
reg   [11:0] F2_reg_4466;
reg   [0:0] p_Result_76_reg_4474;
wire   [51:0] trunc_ln554_1_fu_555_p1;
reg   [51:0] trunc_ln554_1_reg_4479;
wire   [0:0] icmp_ln560_1_fu_559_p2;
reg   [0:0] icmp_ln560_1_reg_4484;
reg   [0:0] icmp_ln560_1_reg_4484_pp0_iter4_reg;
wire   [11:0] F2_1_fu_565_p2;
reg   [11:0] F2_1_reg_4491;
reg   [0:0] p_Result_78_reg_4499;
wire   [51:0] trunc_ln554_2_fu_601_p1;
reg   [51:0] trunc_ln554_2_reg_4504;
wire   [0:0] icmp_ln560_2_fu_605_p2;
reg   [0:0] icmp_ln560_2_reg_4509;
reg   [0:0] icmp_ln560_2_reg_4509_pp0_iter4_reg;
wire   [11:0] F2_2_fu_611_p2;
reg   [11:0] F2_2_reg_4516;
reg   [0:0] p_Result_80_reg_4524;
wire   [51:0] trunc_ln554_3_fu_647_p1;
reg   [51:0] trunc_ln554_3_reg_4529;
wire   [0:0] icmp_ln560_3_fu_651_p2;
reg   [0:0] icmp_ln560_3_reg_4534;
reg   [0:0] icmp_ln560_3_reg_4534_pp0_iter4_reg;
wire   [11:0] F2_3_fu_657_p2;
reg   [11:0] F2_3_reg_4541;
reg   [0:0] p_Result_82_reg_4549;
wire   [51:0] trunc_ln554_4_fu_693_p1;
reg   [51:0] trunc_ln554_4_reg_4554;
wire   [0:0] icmp_ln560_4_fu_697_p2;
reg   [0:0] icmp_ln560_4_reg_4559;
reg   [0:0] icmp_ln560_4_reg_4559_pp0_iter4_reg;
wire   [11:0] F2_4_fu_703_p2;
reg   [11:0] F2_4_reg_4566;
reg   [0:0] p_Result_84_reg_4574;
wire   [51:0] trunc_ln554_5_fu_739_p1;
reg   [51:0] trunc_ln554_5_reg_4579;
wire   [0:0] icmp_ln560_5_fu_743_p2;
reg   [0:0] icmp_ln560_5_reg_4584;
reg   [0:0] icmp_ln560_5_reg_4584_pp0_iter4_reg;
wire   [11:0] F2_5_fu_749_p2;
reg   [11:0] F2_5_reg_4591;
reg   [0:0] p_Result_86_reg_4599;
wire   [51:0] trunc_ln554_6_fu_785_p1;
reg   [51:0] trunc_ln554_6_reg_4604;
wire   [0:0] icmp_ln560_6_fu_789_p2;
reg   [0:0] icmp_ln560_6_reg_4609;
reg   [0:0] icmp_ln560_6_reg_4609_pp0_iter4_reg;
wire   [11:0] F2_6_fu_795_p2;
reg   [11:0] F2_6_reg_4616;
reg   [0:0] p_Result_88_reg_4624;
wire   [51:0] trunc_ln554_7_fu_831_p1;
reg   [51:0] trunc_ln554_7_reg_4629;
wire   [0:0] icmp_ln560_7_fu_835_p2;
reg   [0:0] icmp_ln560_7_reg_4634;
reg   [0:0] icmp_ln560_7_reg_4634_pp0_iter4_reg;
wire   [11:0] F2_7_fu_841_p2;
reg   [11:0] F2_7_reg_4641;
reg   [0:0] p_Result_90_reg_4649;
wire   [51:0] trunc_ln554_8_fu_877_p1;
reg   [51:0] trunc_ln554_8_reg_4654;
wire   [0:0] icmp_ln560_8_fu_881_p2;
reg   [0:0] icmp_ln560_8_reg_4659;
reg   [0:0] icmp_ln560_8_reg_4659_pp0_iter4_reg;
wire   [11:0] F2_8_fu_887_p2;
reg   [11:0] F2_8_reg_4666;
reg   [0:0] p_Result_92_reg_4674;
wire   [51:0] trunc_ln554_9_fu_923_p1;
reg   [51:0] trunc_ln554_9_reg_4679;
wire   [0:0] icmp_ln560_9_fu_927_p2;
reg   [0:0] icmp_ln560_9_reg_4684;
reg   [0:0] icmp_ln560_9_reg_4684_pp0_iter4_reg;
wire   [11:0] F2_9_fu_933_p2;
reg   [11:0] F2_9_reg_4691;
reg   [0:0] p_Result_94_reg_4699;
wire   [51:0] trunc_ln554_10_fu_969_p1;
reg   [51:0] trunc_ln554_10_reg_4704;
wire   [0:0] icmp_ln560_10_fu_973_p2;
reg   [0:0] icmp_ln560_10_reg_4709;
reg   [0:0] icmp_ln560_10_reg_4709_pp0_iter4_reg;
wire   [11:0] F2_10_fu_979_p2;
reg   [11:0] F2_10_reg_4716;
reg   [0:0] p_Result_96_reg_4724;
wire   [51:0] trunc_ln554_11_fu_1015_p1;
reg   [51:0] trunc_ln554_11_reg_4729;
wire   [0:0] icmp_ln560_11_fu_1019_p2;
reg   [0:0] icmp_ln560_11_reg_4734;
reg   [0:0] icmp_ln560_11_reg_4734_pp0_iter4_reg;
wire   [11:0] F2_11_fu_1025_p2;
reg   [11:0] F2_11_reg_4741;
reg   [0:0] p_Result_98_reg_4749;
wire   [51:0] trunc_ln554_12_fu_1061_p1;
reg   [51:0] trunc_ln554_12_reg_4754;
wire   [0:0] icmp_ln560_12_fu_1065_p2;
reg   [0:0] icmp_ln560_12_reg_4759;
reg   [0:0] icmp_ln560_12_reg_4759_pp0_iter4_reg;
wire   [11:0] F2_12_fu_1071_p2;
reg   [11:0] F2_12_reg_4766;
reg   [0:0] p_Result_100_reg_4774;
wire   [51:0] trunc_ln554_13_fu_1107_p1;
reg   [51:0] trunc_ln554_13_reg_4779;
wire   [0:0] icmp_ln560_13_fu_1111_p2;
reg   [0:0] icmp_ln560_13_reg_4784;
reg   [0:0] icmp_ln560_13_reg_4784_pp0_iter4_reg;
wire   [11:0] F2_13_fu_1117_p2;
reg   [11:0] F2_13_reg_4791;
reg   [0:0] p_Result_102_reg_4799;
wire   [51:0] trunc_ln554_14_fu_1153_p1;
reg   [51:0] trunc_ln554_14_reg_4804;
wire   [0:0] icmp_ln560_14_fu_1157_p2;
reg   [0:0] icmp_ln560_14_reg_4809;
reg   [0:0] icmp_ln560_14_reg_4809_pp0_iter4_reg;
wire   [11:0] F2_14_fu_1163_p2;
reg   [11:0] F2_14_reg_4816;
reg   [0:0] p_Result_104_reg_4824;
wire   [51:0] trunc_ln554_15_fu_1199_p1;
reg   [51:0] trunc_ln554_15_reg_4829;
wire   [0:0] icmp_ln560_15_fu_1203_p2;
reg   [0:0] icmp_ln560_15_reg_4834;
reg   [0:0] icmp_ln560_15_reg_4834_pp0_iter4_reg;
wire   [11:0] F2_15_fu_1209_p2;
reg   [11:0] F2_15_reg_4841;
wire   [15:0] select_ln570_fu_1388_p3;
reg   [15:0] select_ln570_reg_4849;
wire   [15:0] select_ln570_2_fu_1569_p3;
reg   [15:0] select_ln570_2_reg_4854;
wire   [15:0] select_ln570_4_fu_1750_p3;
reg   [15:0] select_ln570_4_reg_4859;
wire   [15:0] select_ln570_6_fu_1931_p3;
reg   [15:0] select_ln570_6_reg_4864;
wire   [15:0] select_ln570_8_fu_2112_p3;
reg   [15:0] select_ln570_8_reg_4869;
wire   [15:0] select_ln570_10_fu_2293_p3;
reg   [15:0] select_ln570_10_reg_4874;
wire   [15:0] select_ln570_12_fu_2474_p3;
reg   [15:0] select_ln570_12_reg_4879;
wire   [15:0] select_ln570_14_fu_2655_p3;
reg   [15:0] select_ln570_14_reg_4884;
wire   [15:0] select_ln570_16_fu_2836_p3;
reg   [15:0] select_ln570_16_reg_4889;
wire   [15:0] select_ln570_18_fu_3017_p3;
reg   [15:0] select_ln570_18_reg_4894;
wire   [15:0] select_ln570_20_fu_3198_p3;
reg   [15:0] select_ln570_20_reg_4899;
wire   [15:0] select_ln570_22_fu_3379_p3;
reg   [15:0] select_ln570_22_reg_4904;
wire   [15:0] select_ln570_24_fu_3560_p3;
reg   [15:0] select_ln570_24_reg_4909;
wire   [15:0] select_ln570_26_fu_3741_p3;
reg   [15:0] select_ln570_26_reg_4914;
wire   [15:0] select_ln570_28_fu_3922_p3;
reg   [15:0] select_ln570_28_reg_4919;
wire   [15:0] select_ln570_30_fu_4103_p3;
reg   [15:0] select_ln570_30_reg_4924;
reg    ap_condition_exit_pp0_iter1_stage0;
wire   [63:0] zext_ln5_fu_4111_p1;
reg   [13:0] i_fu_150;
wire   [13:0] add_ln5_fu_244_p2;
wire    ap_loop_init;
reg   [13:0] ap_sig_allocacmp_i_2;
wire   [31:0] grp_fu_178_p0;
wire   [31:0] grp_fu_181_p0;
wire   [31:0] grp_fu_184_p0;
wire   [31:0] grp_fu_187_p0;
wire   [31:0] grp_fu_190_p0;
wire   [31:0] grp_fu_193_p0;
wire   [31:0] grp_fu_196_p0;
wire   [31:0] grp_fu_199_p0;
wire   [31:0] grp_fu_202_p0;
wire   [31:0] grp_fu_205_p0;
wire   [31:0] grp_fu_208_p0;
wire   [31:0] grp_fu_211_p0;
wire   [31:0] grp_fu_214_p0;
wire   [31:0] grp_fu_217_p0;
wire   [31:0] grp_fu_220_p0;
wire   [31:0] grp_fu_223_p0;
wire   [63:0] grp_fu_178_p1;
wire   [63:0] ireg_fu_479_p1;
wire   [10:0] exp_tmp_fu_495_p4;
wire   [62:0] trunc_ln544_fu_483_p1;
wire   [11:0] zext_ln455_fu_505_p1;
wire   [63:0] grp_fu_181_p1;
wire   [63:0] ireg_1_fu_525_p1;
wire   [10:0] exp_tmp_1_fu_541_p4;
wire   [62:0] trunc_ln544_1_fu_529_p1;
wire   [11:0] zext_ln455_1_fu_551_p1;
wire   [63:0] grp_fu_184_p1;
wire   [63:0] ireg_2_fu_571_p1;
wire   [10:0] exp_tmp_2_fu_587_p4;
wire   [62:0] trunc_ln544_2_fu_575_p1;
wire   [11:0] zext_ln455_2_fu_597_p1;
wire   [63:0] grp_fu_187_p1;
wire   [63:0] ireg_3_fu_617_p1;
wire   [10:0] exp_tmp_3_fu_633_p4;
wire   [62:0] trunc_ln544_3_fu_621_p1;
wire   [11:0] zext_ln455_3_fu_643_p1;
wire   [63:0] grp_fu_190_p1;
wire   [63:0] ireg_4_fu_663_p1;
wire   [10:0] exp_tmp_4_fu_679_p4;
wire   [62:0] trunc_ln544_4_fu_667_p1;
wire   [11:0] zext_ln455_4_fu_689_p1;
wire   [63:0] grp_fu_193_p1;
wire   [63:0] ireg_5_fu_709_p1;
wire   [10:0] exp_tmp_5_fu_725_p4;
wire   [62:0] trunc_ln544_5_fu_713_p1;
wire   [11:0] zext_ln455_5_fu_735_p1;
wire   [63:0] grp_fu_196_p1;
wire   [63:0] ireg_6_fu_755_p1;
wire   [10:0] exp_tmp_6_fu_771_p4;
wire   [62:0] trunc_ln544_6_fu_759_p1;
wire   [11:0] zext_ln455_6_fu_781_p1;
wire   [63:0] grp_fu_199_p1;
wire   [63:0] ireg_7_fu_801_p1;
wire   [10:0] exp_tmp_7_fu_817_p4;
wire   [62:0] trunc_ln544_7_fu_805_p1;
wire   [11:0] zext_ln455_7_fu_827_p1;
wire   [63:0] grp_fu_202_p1;
wire   [63:0] ireg_8_fu_847_p1;
wire   [10:0] exp_tmp_8_fu_863_p4;
wire   [62:0] trunc_ln544_8_fu_851_p1;
wire   [11:0] zext_ln455_8_fu_873_p1;
wire   [63:0] grp_fu_205_p1;
wire   [63:0] ireg_9_fu_893_p1;
wire   [10:0] exp_tmp_9_fu_909_p4;
wire   [62:0] trunc_ln544_9_fu_897_p1;
wire   [11:0] zext_ln455_9_fu_919_p1;
wire   [63:0] grp_fu_208_p1;
wire   [63:0] ireg_10_fu_939_p1;
wire   [10:0] exp_tmp_10_fu_955_p4;
wire   [62:0] trunc_ln544_10_fu_943_p1;
wire   [11:0] zext_ln455_10_fu_965_p1;
wire   [63:0] grp_fu_211_p1;
wire   [63:0] ireg_11_fu_985_p1;
wire   [10:0] exp_tmp_11_fu_1001_p4;
wire   [62:0] trunc_ln544_11_fu_989_p1;
wire   [11:0] zext_ln455_11_fu_1011_p1;
wire   [63:0] grp_fu_214_p1;
wire   [63:0] ireg_12_fu_1031_p1;
wire   [10:0] exp_tmp_12_fu_1047_p4;
wire   [62:0] trunc_ln544_12_fu_1035_p1;
wire   [11:0] zext_ln455_12_fu_1057_p1;
wire   [63:0] grp_fu_217_p1;
wire   [63:0] ireg_13_fu_1077_p1;
wire   [10:0] exp_tmp_13_fu_1093_p4;
wire   [62:0] trunc_ln544_13_fu_1081_p1;
wire   [11:0] zext_ln455_13_fu_1103_p1;
wire   [63:0] grp_fu_220_p1;
wire   [63:0] ireg_14_fu_1123_p1;
wire   [10:0] exp_tmp_14_fu_1139_p4;
wire   [62:0] trunc_ln544_14_fu_1127_p1;
wire   [11:0] zext_ln455_14_fu_1149_p1;
wire   [63:0] grp_fu_223_p1;
wire   [63:0] ireg_15_fu_1169_p1;
wire   [10:0] exp_tmp_15_fu_1185_p4;
wire   [62:0] trunc_ln544_15_fu_1173_p1;
wire   [11:0] zext_ln455_15_fu_1195_p1;
wire   [52:0] p_Result_75_fu_1215_p3;
wire   [53:0] zext_ln558_fu_1222_p1;
wire   [53:0] man_V_1_fu_1226_p2;
wire   [0:0] icmp_ln570_fu_1239_p2;
wire   [11:0] add_ln570_fu_1244_p2;
wire   [11:0] sub_ln570_fu_1249_p2;
wire  signed [11:0] sh_amt_fu_1254_p3;
wire   [53:0] man_V_2_fu_1232_p3;
wire  signed [31:0] sext_ln570_fu_1262_p1;
wire   [53:0] zext_ln575_fu_1281_p1;
wire   [53:0] ashr_ln575_fu_1285_p2;
wire   [0:0] tmp_fu_1295_p3;
wire   [0:0] icmp_ln574_fu_1275_p2;
wire   [15:0] trunc_ln575_fu_1291_p1;
wire   [15:0] select_ln574_16_fu_1302_p3;
wire   [7:0] tmp_34_fu_1318_p4;
wire   [15:0] trunc_ln572_fu_1271_p1;
wire   [15:0] sext_ln570cast_fu_1334_p1;
wire   [0:0] icmp_ln592_fu_1328_p2;
wire   [15:0] shl_ln593_fu_1338_p2;
wire   [0:0] icmp_ln571_fu_1266_p2;
wire   [0:0] xor_ln560_fu_1352_p2;
wire   [0:0] and_ln571_fu_1357_p2;
wire   [15:0] select_ln592_fu_1344_p3;
wire   [0:0] or_ln571_fu_1371_p2;
wire   [0:0] xor_ln571_fu_1376_p2;
wire   [0:0] and_ln570_fu_1382_p2;
wire   [15:0] select_ln574_fu_1310_p3;
wire   [15:0] select_ln571_fu_1363_p3;
wire   [52:0] p_Result_77_fu_1396_p3;
wire   [53:0] zext_ln558_1_fu_1403_p1;
wire   [53:0] man_V_4_fu_1407_p2;
wire   [0:0] icmp_ln570_1_fu_1420_p2;
wire   [11:0] add_ln570_1_fu_1425_p2;
wire   [11:0] sub_ln570_1_fu_1430_p2;
wire  signed [11:0] sh_amt_1_fu_1435_p3;
wire   [53:0] man_V_5_fu_1413_p3;
wire  signed [31:0] sext_ln570_1_fu_1443_p1;
wire   [53:0] zext_ln575_1_fu_1462_p1;
wire   [53:0] ashr_ln575_1_fu_1466_p2;
wire   [0:0] tmp_36_fu_1476_p3;
wire   [0:0] icmp_ln574_1_fu_1456_p2;
wire   [15:0] trunc_ln575_1_fu_1472_p1;
wire   [15:0] select_ln574_17_fu_1483_p3;
wire   [7:0] tmp_37_fu_1499_p4;
wire   [15:0] trunc_ln572_1_fu_1452_p1;
wire   [15:0] sext_ln570_1cast_fu_1515_p1;
wire   [0:0] icmp_ln592_1_fu_1509_p2;
wire   [15:0] shl_ln593_1_fu_1519_p2;
wire   [0:0] icmp_ln571_1_fu_1447_p2;
wire   [0:0] xor_ln560_1_fu_1533_p2;
wire   [0:0] and_ln571_1_fu_1538_p2;
wire   [15:0] select_ln592_1_fu_1525_p3;
wire   [0:0] or_ln571_1_fu_1552_p2;
wire   [0:0] xor_ln571_1_fu_1557_p2;
wire   [0:0] and_ln570_1_fu_1563_p2;
wire   [15:0] select_ln574_1_fu_1491_p3;
wire   [15:0] select_ln571_1_fu_1544_p3;
wire   [52:0] p_Result_79_fu_1577_p3;
wire   [53:0] zext_ln558_2_fu_1584_p1;
wire   [53:0] man_V_7_fu_1588_p2;
wire   [0:0] icmp_ln570_2_fu_1601_p2;
wire   [11:0] add_ln570_2_fu_1606_p2;
wire   [11:0] sub_ln570_2_fu_1611_p2;
wire  signed [11:0] sh_amt_2_fu_1616_p3;
wire   [53:0] man_V_8_fu_1594_p3;
wire  signed [31:0] sext_ln570_2_fu_1624_p1;
wire   [53:0] zext_ln575_2_fu_1643_p1;
wire   [53:0] ashr_ln575_2_fu_1647_p2;
wire   [0:0] tmp_39_fu_1657_p3;
wire   [0:0] icmp_ln574_2_fu_1637_p2;
wire   [15:0] trunc_ln575_2_fu_1653_p1;
wire   [15:0] select_ln574_18_fu_1664_p3;
wire   [7:0] tmp_40_fu_1680_p4;
wire   [15:0] trunc_ln572_2_fu_1633_p1;
wire   [15:0] sext_ln570_2cast_fu_1696_p1;
wire   [0:0] icmp_ln592_2_fu_1690_p2;
wire   [15:0] shl_ln593_2_fu_1700_p2;
wire   [0:0] icmp_ln571_2_fu_1628_p2;
wire   [0:0] xor_ln560_2_fu_1714_p2;
wire   [0:0] and_ln571_2_fu_1719_p2;
wire   [15:0] select_ln592_2_fu_1706_p3;
wire   [0:0] or_ln571_2_fu_1733_p2;
wire   [0:0] xor_ln571_2_fu_1738_p2;
wire   [0:0] and_ln570_2_fu_1744_p2;
wire   [15:0] select_ln574_2_fu_1672_p3;
wire   [15:0] select_ln571_2_fu_1725_p3;
wire   [52:0] p_Result_81_fu_1758_p3;
wire   [53:0] zext_ln558_3_fu_1765_p1;
wire   [53:0] man_V_10_fu_1769_p2;
wire   [0:0] icmp_ln570_3_fu_1782_p2;
wire   [11:0] add_ln570_3_fu_1787_p2;
wire   [11:0] sub_ln570_3_fu_1792_p2;
wire  signed [11:0] sh_amt_3_fu_1797_p3;
wire   [53:0] man_V_11_fu_1775_p3;
wire  signed [31:0] sext_ln570_3_fu_1805_p1;
wire   [53:0] zext_ln575_3_fu_1824_p1;
wire   [53:0] ashr_ln575_3_fu_1828_p2;
wire   [0:0] tmp_42_fu_1838_p3;
wire   [0:0] icmp_ln574_3_fu_1818_p2;
wire   [15:0] trunc_ln575_3_fu_1834_p1;
wire   [15:0] select_ln574_19_fu_1845_p3;
wire   [7:0] tmp_43_fu_1861_p4;
wire   [15:0] trunc_ln572_3_fu_1814_p1;
wire   [15:0] sext_ln570_3cast_fu_1877_p1;
wire   [0:0] icmp_ln592_3_fu_1871_p2;
wire   [15:0] shl_ln593_3_fu_1881_p2;
wire   [0:0] icmp_ln571_3_fu_1809_p2;
wire   [0:0] xor_ln560_3_fu_1895_p2;
wire   [0:0] and_ln571_3_fu_1900_p2;
wire   [15:0] select_ln592_3_fu_1887_p3;
wire   [0:0] or_ln571_3_fu_1914_p2;
wire   [0:0] xor_ln571_3_fu_1919_p2;
wire   [0:0] and_ln570_3_fu_1925_p2;
wire   [15:0] select_ln574_3_fu_1853_p3;
wire   [15:0] select_ln571_3_fu_1906_p3;
wire   [52:0] p_Result_83_fu_1939_p3;
wire   [53:0] zext_ln558_4_fu_1946_p1;
wire   [53:0] man_V_13_fu_1950_p2;
wire   [0:0] icmp_ln570_4_fu_1963_p2;
wire   [11:0] add_ln570_4_fu_1968_p2;
wire   [11:0] sub_ln570_4_fu_1973_p2;
wire  signed [11:0] sh_amt_4_fu_1978_p3;
wire   [53:0] man_V_14_fu_1956_p3;
wire  signed [31:0] sext_ln570_4_fu_1986_p1;
wire   [53:0] zext_ln575_4_fu_2005_p1;
wire   [53:0] ashr_ln575_4_fu_2009_p2;
wire   [0:0] tmp_45_fu_2019_p3;
wire   [0:0] icmp_ln574_4_fu_1999_p2;
wire   [15:0] trunc_ln575_4_fu_2015_p1;
wire   [15:0] select_ln574_20_fu_2026_p3;
wire   [7:0] tmp_46_fu_2042_p4;
wire   [15:0] trunc_ln572_4_fu_1995_p1;
wire   [15:0] sext_ln570_4cast_fu_2058_p1;
wire   [0:0] icmp_ln592_4_fu_2052_p2;
wire   [15:0] shl_ln593_4_fu_2062_p2;
wire   [0:0] icmp_ln571_4_fu_1990_p2;
wire   [0:0] xor_ln560_4_fu_2076_p2;
wire   [0:0] and_ln571_4_fu_2081_p2;
wire   [15:0] select_ln592_4_fu_2068_p3;
wire   [0:0] or_ln571_4_fu_2095_p2;
wire   [0:0] xor_ln571_4_fu_2100_p2;
wire   [0:0] and_ln570_4_fu_2106_p2;
wire   [15:0] select_ln574_4_fu_2034_p3;
wire   [15:0] select_ln571_4_fu_2087_p3;
wire   [52:0] p_Result_85_fu_2120_p3;
wire   [53:0] zext_ln558_5_fu_2127_p1;
wire   [53:0] man_V_16_fu_2131_p2;
wire   [0:0] icmp_ln570_5_fu_2144_p2;
wire   [11:0] add_ln570_5_fu_2149_p2;
wire   [11:0] sub_ln570_5_fu_2154_p2;
wire  signed [11:0] sh_amt_5_fu_2159_p3;
wire   [53:0] man_V_17_fu_2137_p3;
wire  signed [31:0] sext_ln570_5_fu_2167_p1;
wire   [53:0] zext_ln575_5_fu_2186_p1;
wire   [53:0] ashr_ln575_5_fu_2190_p2;
wire   [0:0] tmp_48_fu_2200_p3;
wire   [0:0] icmp_ln574_5_fu_2180_p2;
wire   [15:0] trunc_ln575_5_fu_2196_p1;
wire   [15:0] select_ln574_21_fu_2207_p3;
wire   [7:0] tmp_49_fu_2223_p4;
wire   [15:0] trunc_ln572_5_fu_2176_p1;
wire   [15:0] sext_ln570_5cast_fu_2239_p1;
wire   [0:0] icmp_ln592_5_fu_2233_p2;
wire   [15:0] shl_ln593_5_fu_2243_p2;
wire   [0:0] icmp_ln571_5_fu_2171_p2;
wire   [0:0] xor_ln560_5_fu_2257_p2;
wire   [0:0] and_ln571_5_fu_2262_p2;
wire   [15:0] select_ln592_5_fu_2249_p3;
wire   [0:0] or_ln571_5_fu_2276_p2;
wire   [0:0] xor_ln571_5_fu_2281_p2;
wire   [0:0] and_ln570_5_fu_2287_p2;
wire   [15:0] select_ln574_5_fu_2215_p3;
wire   [15:0] select_ln571_5_fu_2268_p3;
wire   [52:0] p_Result_87_fu_2301_p3;
wire   [53:0] zext_ln558_6_fu_2308_p1;
wire   [53:0] man_V_19_fu_2312_p2;
wire   [0:0] icmp_ln570_6_fu_2325_p2;
wire   [11:0] add_ln570_6_fu_2330_p2;
wire   [11:0] sub_ln570_6_fu_2335_p2;
wire  signed [11:0] sh_amt_6_fu_2340_p3;
wire   [53:0] man_V_20_fu_2318_p3;
wire  signed [31:0] sext_ln570_6_fu_2348_p1;
wire   [53:0] zext_ln575_6_fu_2367_p1;
wire   [53:0] ashr_ln575_6_fu_2371_p2;
wire   [0:0] tmp_51_fu_2381_p3;
wire   [0:0] icmp_ln574_6_fu_2361_p2;
wire   [15:0] trunc_ln575_6_fu_2377_p1;
wire   [15:0] select_ln574_22_fu_2388_p3;
wire   [7:0] tmp_52_fu_2404_p4;
wire   [15:0] trunc_ln572_6_fu_2357_p1;
wire   [15:0] sext_ln570_6cast_fu_2420_p1;
wire   [0:0] icmp_ln592_6_fu_2414_p2;
wire   [15:0] shl_ln593_6_fu_2424_p2;
wire   [0:0] icmp_ln571_6_fu_2352_p2;
wire   [0:0] xor_ln560_6_fu_2438_p2;
wire   [0:0] and_ln571_6_fu_2443_p2;
wire   [15:0] select_ln592_6_fu_2430_p3;
wire   [0:0] or_ln571_6_fu_2457_p2;
wire   [0:0] xor_ln571_6_fu_2462_p2;
wire   [0:0] and_ln570_6_fu_2468_p2;
wire   [15:0] select_ln574_6_fu_2396_p3;
wire   [15:0] select_ln571_6_fu_2449_p3;
wire   [52:0] p_Result_89_fu_2482_p3;
wire   [53:0] zext_ln558_7_fu_2489_p1;
wire   [53:0] man_V_22_fu_2493_p2;
wire   [0:0] icmp_ln570_7_fu_2506_p2;
wire   [11:0] add_ln570_7_fu_2511_p2;
wire   [11:0] sub_ln570_7_fu_2516_p2;
wire  signed [11:0] sh_amt_7_fu_2521_p3;
wire   [53:0] man_V_23_fu_2499_p3;
wire  signed [31:0] sext_ln570_7_fu_2529_p1;
wire   [53:0] zext_ln575_7_fu_2548_p1;
wire   [53:0] ashr_ln575_7_fu_2552_p2;
wire   [0:0] tmp_54_fu_2562_p3;
wire   [0:0] icmp_ln574_7_fu_2542_p2;
wire   [15:0] trunc_ln575_7_fu_2558_p1;
wire   [15:0] select_ln574_23_fu_2569_p3;
wire   [7:0] tmp_55_fu_2585_p4;
wire   [15:0] trunc_ln572_7_fu_2538_p1;
wire   [15:0] sext_ln570_7cast_fu_2601_p1;
wire   [0:0] icmp_ln592_7_fu_2595_p2;
wire   [15:0] shl_ln593_7_fu_2605_p2;
wire   [0:0] icmp_ln571_7_fu_2533_p2;
wire   [0:0] xor_ln560_7_fu_2619_p2;
wire   [0:0] and_ln571_7_fu_2624_p2;
wire   [15:0] select_ln592_7_fu_2611_p3;
wire   [0:0] or_ln571_7_fu_2638_p2;
wire   [0:0] xor_ln571_7_fu_2643_p2;
wire   [0:0] and_ln570_7_fu_2649_p2;
wire   [15:0] select_ln574_7_fu_2577_p3;
wire   [15:0] select_ln571_7_fu_2630_p3;
wire   [52:0] p_Result_91_fu_2663_p3;
wire   [53:0] zext_ln558_8_fu_2670_p1;
wire   [53:0] man_V_25_fu_2674_p2;
wire   [0:0] icmp_ln570_8_fu_2687_p2;
wire   [11:0] add_ln570_8_fu_2692_p2;
wire   [11:0] sub_ln570_8_fu_2697_p2;
wire  signed [11:0] sh_amt_8_fu_2702_p3;
wire   [53:0] man_V_26_fu_2680_p3;
wire  signed [31:0] sext_ln570_8_fu_2710_p1;
wire   [53:0] zext_ln575_8_fu_2729_p1;
wire   [53:0] ashr_ln575_8_fu_2733_p2;
wire   [0:0] tmp_57_fu_2743_p3;
wire   [0:0] icmp_ln574_8_fu_2723_p2;
wire   [15:0] trunc_ln575_8_fu_2739_p1;
wire   [15:0] select_ln574_24_fu_2750_p3;
wire   [7:0] tmp_58_fu_2766_p4;
wire   [15:0] trunc_ln572_8_fu_2719_p1;
wire   [15:0] sext_ln570_8cast_fu_2782_p1;
wire   [0:0] icmp_ln592_8_fu_2776_p2;
wire   [15:0] shl_ln593_8_fu_2786_p2;
wire   [0:0] icmp_ln571_8_fu_2714_p2;
wire   [0:0] xor_ln560_8_fu_2800_p2;
wire   [0:0] and_ln571_8_fu_2805_p2;
wire   [15:0] select_ln592_8_fu_2792_p3;
wire   [0:0] or_ln571_8_fu_2819_p2;
wire   [0:0] xor_ln571_8_fu_2824_p2;
wire   [0:0] and_ln570_8_fu_2830_p2;
wire   [15:0] select_ln574_8_fu_2758_p3;
wire   [15:0] select_ln571_8_fu_2811_p3;
wire   [52:0] p_Result_93_fu_2844_p3;
wire   [53:0] zext_ln558_9_fu_2851_p1;
wire   [53:0] man_V_28_fu_2855_p2;
wire   [0:0] icmp_ln570_9_fu_2868_p2;
wire   [11:0] add_ln570_9_fu_2873_p2;
wire   [11:0] sub_ln570_9_fu_2878_p2;
wire  signed [11:0] sh_amt_9_fu_2883_p3;
wire   [53:0] man_V_29_fu_2861_p3;
wire  signed [31:0] sext_ln570_9_fu_2891_p1;
wire   [53:0] zext_ln575_9_fu_2910_p1;
wire   [53:0] ashr_ln575_9_fu_2914_p2;
wire   [0:0] tmp_60_fu_2924_p3;
wire   [0:0] icmp_ln574_9_fu_2904_p2;
wire   [15:0] trunc_ln575_9_fu_2920_p1;
wire   [15:0] select_ln574_25_fu_2931_p3;
wire   [7:0] tmp_61_fu_2947_p4;
wire   [15:0] trunc_ln572_9_fu_2900_p1;
wire   [15:0] sext_ln570_9cast_fu_2963_p1;
wire   [0:0] icmp_ln592_9_fu_2957_p2;
wire   [15:0] shl_ln593_9_fu_2967_p2;
wire   [0:0] icmp_ln571_9_fu_2895_p2;
wire   [0:0] xor_ln560_9_fu_2981_p2;
wire   [0:0] and_ln571_9_fu_2986_p2;
wire   [15:0] select_ln592_9_fu_2973_p3;
wire   [0:0] or_ln571_9_fu_3000_p2;
wire   [0:0] xor_ln571_9_fu_3005_p2;
wire   [0:0] and_ln570_9_fu_3011_p2;
wire   [15:0] select_ln574_9_fu_2939_p3;
wire   [15:0] select_ln571_9_fu_2992_p3;
wire   [52:0] p_Result_95_fu_3025_p3;
wire   [53:0] zext_ln558_10_fu_3032_p1;
wire   [53:0] man_V_31_fu_3036_p2;
wire   [0:0] icmp_ln570_10_fu_3049_p2;
wire   [11:0] add_ln570_10_fu_3054_p2;
wire   [11:0] sub_ln570_10_fu_3059_p2;
wire  signed [11:0] sh_amt_10_fu_3064_p3;
wire   [53:0] man_V_32_fu_3042_p3;
wire  signed [31:0] sext_ln570_10_fu_3072_p1;
wire   [53:0] zext_ln575_10_fu_3091_p1;
wire   [53:0] ashr_ln575_10_fu_3095_p2;
wire   [0:0] tmp_63_fu_3105_p3;
wire   [0:0] icmp_ln574_10_fu_3085_p2;
wire   [15:0] trunc_ln575_10_fu_3101_p1;
wire   [15:0] select_ln574_26_fu_3112_p3;
wire   [7:0] tmp_64_fu_3128_p4;
wire   [15:0] trunc_ln572_10_fu_3081_p1;
wire   [15:0] sext_ln570_10cast_fu_3144_p1;
wire   [0:0] icmp_ln592_10_fu_3138_p2;
wire   [15:0] shl_ln593_10_fu_3148_p2;
wire   [0:0] icmp_ln571_10_fu_3076_p2;
wire   [0:0] xor_ln560_10_fu_3162_p2;
wire   [0:0] and_ln571_10_fu_3167_p2;
wire   [15:0] select_ln592_10_fu_3154_p3;
wire   [0:0] or_ln571_10_fu_3181_p2;
wire   [0:0] xor_ln571_10_fu_3186_p2;
wire   [0:0] and_ln570_10_fu_3192_p2;
wire   [15:0] select_ln574_10_fu_3120_p3;
wire   [15:0] select_ln571_10_fu_3173_p3;
wire   [52:0] p_Result_97_fu_3206_p3;
wire   [53:0] zext_ln558_11_fu_3213_p1;
wire   [53:0] man_V_34_fu_3217_p2;
wire   [0:0] icmp_ln570_11_fu_3230_p2;
wire   [11:0] add_ln570_11_fu_3235_p2;
wire   [11:0] sub_ln570_11_fu_3240_p2;
wire  signed [11:0] sh_amt_11_fu_3245_p3;
wire   [53:0] man_V_35_fu_3223_p3;
wire  signed [31:0] sext_ln570_11_fu_3253_p1;
wire   [53:0] zext_ln575_11_fu_3272_p1;
wire   [53:0] ashr_ln575_11_fu_3276_p2;
wire   [0:0] tmp_66_fu_3286_p3;
wire   [0:0] icmp_ln574_11_fu_3266_p2;
wire   [15:0] trunc_ln575_11_fu_3282_p1;
wire   [15:0] select_ln574_27_fu_3293_p3;
wire   [7:0] tmp_67_fu_3309_p4;
wire   [15:0] trunc_ln572_11_fu_3262_p1;
wire   [15:0] sext_ln570_11cast_fu_3325_p1;
wire   [0:0] icmp_ln592_11_fu_3319_p2;
wire   [15:0] shl_ln593_11_fu_3329_p2;
wire   [0:0] icmp_ln571_11_fu_3257_p2;
wire   [0:0] xor_ln560_11_fu_3343_p2;
wire   [0:0] and_ln571_11_fu_3348_p2;
wire   [15:0] select_ln592_11_fu_3335_p3;
wire   [0:0] or_ln571_11_fu_3362_p2;
wire   [0:0] xor_ln571_11_fu_3367_p2;
wire   [0:0] and_ln570_11_fu_3373_p2;
wire   [15:0] select_ln574_11_fu_3301_p3;
wire   [15:0] select_ln571_11_fu_3354_p3;
wire   [52:0] p_Result_99_fu_3387_p3;
wire   [53:0] zext_ln558_12_fu_3394_p1;
wire   [53:0] man_V_37_fu_3398_p2;
wire   [0:0] icmp_ln570_12_fu_3411_p2;
wire   [11:0] add_ln570_12_fu_3416_p2;
wire   [11:0] sub_ln570_12_fu_3421_p2;
wire  signed [11:0] sh_amt_12_fu_3426_p3;
wire   [53:0] man_V_38_fu_3404_p3;
wire  signed [31:0] sext_ln570_12_fu_3434_p1;
wire   [53:0] zext_ln575_12_fu_3453_p1;
wire   [53:0] ashr_ln575_12_fu_3457_p2;
wire   [0:0] tmp_69_fu_3467_p3;
wire   [0:0] icmp_ln574_12_fu_3447_p2;
wire   [15:0] trunc_ln575_12_fu_3463_p1;
wire   [15:0] select_ln574_28_fu_3474_p3;
wire   [7:0] tmp_70_fu_3490_p4;
wire   [15:0] trunc_ln572_12_fu_3443_p1;
wire   [15:0] sext_ln570_12cast_fu_3506_p1;
wire   [0:0] icmp_ln592_12_fu_3500_p2;
wire   [15:0] shl_ln593_12_fu_3510_p2;
wire   [0:0] icmp_ln571_12_fu_3438_p2;
wire   [0:0] xor_ln560_12_fu_3524_p2;
wire   [0:0] and_ln571_12_fu_3529_p2;
wire   [15:0] select_ln592_12_fu_3516_p3;
wire   [0:0] or_ln571_12_fu_3543_p2;
wire   [0:0] xor_ln571_12_fu_3548_p2;
wire   [0:0] and_ln570_12_fu_3554_p2;
wire   [15:0] select_ln574_12_fu_3482_p3;
wire   [15:0] select_ln571_12_fu_3535_p3;
wire   [52:0] p_Result_101_fu_3568_p3;
wire   [53:0] zext_ln558_13_fu_3575_p1;
wire   [53:0] man_V_40_fu_3579_p2;
wire   [0:0] icmp_ln570_13_fu_3592_p2;
wire   [11:0] add_ln570_13_fu_3597_p2;
wire   [11:0] sub_ln570_13_fu_3602_p2;
wire  signed [11:0] sh_amt_13_fu_3607_p3;
wire   [53:0] man_V_41_fu_3585_p3;
wire  signed [31:0] sext_ln570_13_fu_3615_p1;
wire   [53:0] zext_ln575_13_fu_3634_p1;
wire   [53:0] ashr_ln575_13_fu_3638_p2;
wire   [0:0] tmp_72_fu_3648_p3;
wire   [0:0] icmp_ln574_13_fu_3628_p2;
wire   [15:0] trunc_ln575_13_fu_3644_p1;
wire   [15:0] select_ln574_29_fu_3655_p3;
wire   [7:0] tmp_73_fu_3671_p4;
wire   [15:0] trunc_ln572_13_fu_3624_p1;
wire   [15:0] sext_ln570_13cast_fu_3687_p1;
wire   [0:0] icmp_ln592_13_fu_3681_p2;
wire   [15:0] shl_ln593_13_fu_3691_p2;
wire   [0:0] icmp_ln571_13_fu_3619_p2;
wire   [0:0] xor_ln560_13_fu_3705_p2;
wire   [0:0] and_ln571_13_fu_3710_p2;
wire   [15:0] select_ln592_13_fu_3697_p3;
wire   [0:0] or_ln571_13_fu_3724_p2;
wire   [0:0] xor_ln571_13_fu_3729_p2;
wire   [0:0] and_ln570_13_fu_3735_p2;
wire   [15:0] select_ln574_13_fu_3663_p3;
wire   [15:0] select_ln571_13_fu_3716_p3;
wire   [52:0] p_Result_103_fu_3749_p3;
wire   [53:0] zext_ln558_14_fu_3756_p1;
wire   [53:0] man_V_43_fu_3760_p2;
wire   [0:0] icmp_ln570_14_fu_3773_p2;
wire   [11:0] add_ln570_14_fu_3778_p2;
wire   [11:0] sub_ln570_14_fu_3783_p2;
wire  signed [11:0] sh_amt_14_fu_3788_p3;
wire   [53:0] man_V_44_fu_3766_p3;
wire  signed [31:0] sext_ln570_14_fu_3796_p1;
wire   [53:0] zext_ln575_14_fu_3815_p1;
wire   [53:0] ashr_ln575_14_fu_3819_p2;
wire   [0:0] tmp_75_fu_3829_p3;
wire   [0:0] icmp_ln574_14_fu_3809_p2;
wire   [15:0] trunc_ln575_14_fu_3825_p1;
wire   [15:0] select_ln574_30_fu_3836_p3;
wire   [7:0] tmp_76_fu_3852_p4;
wire   [15:0] trunc_ln572_14_fu_3805_p1;
wire   [15:0] sext_ln570_14cast_fu_3868_p1;
wire   [0:0] icmp_ln592_14_fu_3862_p2;
wire   [15:0] shl_ln593_14_fu_3872_p2;
wire   [0:0] icmp_ln571_14_fu_3800_p2;
wire   [0:0] xor_ln560_14_fu_3886_p2;
wire   [0:0] and_ln571_14_fu_3891_p2;
wire   [15:0] select_ln592_14_fu_3878_p3;
wire   [0:0] or_ln571_14_fu_3905_p2;
wire   [0:0] xor_ln571_14_fu_3910_p2;
wire   [0:0] and_ln570_14_fu_3916_p2;
wire   [15:0] select_ln574_14_fu_3844_p3;
wire   [15:0] select_ln571_14_fu_3897_p3;
wire   [52:0] p_Result_105_fu_3930_p3;
wire   [53:0] zext_ln558_15_fu_3937_p1;
wire   [53:0] man_V_46_fu_3941_p2;
wire   [0:0] icmp_ln570_15_fu_3954_p2;
wire   [11:0] add_ln570_15_fu_3959_p2;
wire   [11:0] sub_ln570_15_fu_3964_p2;
wire  signed [11:0] sh_amt_15_fu_3969_p3;
wire   [53:0] man_V_47_fu_3947_p3;
wire  signed [31:0] sext_ln570_15_fu_3977_p1;
wire   [53:0] zext_ln575_15_fu_3996_p1;
wire   [53:0] ashr_ln575_15_fu_4000_p2;
wire   [0:0] tmp_78_fu_4010_p3;
wire   [0:0] icmp_ln574_15_fu_3990_p2;
wire   [15:0] trunc_ln575_15_fu_4006_p1;
wire   [15:0] select_ln574_31_fu_4017_p3;
wire   [7:0] tmp_79_fu_4033_p4;
wire   [15:0] trunc_ln572_15_fu_3986_p1;
wire   [15:0] sext_ln570_15cast_fu_4049_p1;
wire   [0:0] icmp_ln592_15_fu_4043_p2;
wire   [15:0] shl_ln593_15_fu_4053_p2;
wire   [0:0] icmp_ln571_15_fu_3981_p2;
wire   [0:0] xor_ln560_15_fu_4067_p2;
wire   [0:0] and_ln571_15_fu_4072_p2;
wire   [15:0] select_ln592_15_fu_4059_p3;
wire   [0:0] or_ln571_15_fu_4086_p2;
wire   [0:0] xor_ln571_15_fu_4091_p2;
wire   [0:0] and_ln570_15_fu_4097_p2;
wire   [15:0] select_ln574_15_fu_4025_p3;
wire   [15:0] select_ln571_15_fu_4078_p3;
wire   [15:0] select_ln560_15_fu_4205_p3;
wire   [15:0] select_ln560_14_fu_4199_p3;
wire   [15:0] select_ln560_13_fu_4193_p3;
wire   [15:0] select_ln560_12_fu_4187_p3;
wire   [15:0] select_ln560_11_fu_4181_p3;
wire   [15:0] select_ln560_10_fu_4175_p3;
wire   [15:0] select_ln560_9_fu_4169_p3;
wire   [15:0] select_ln560_8_fu_4163_p3;
wire   [15:0] select_ln560_7_fu_4157_p3;
wire   [15:0] select_ln560_6_fu_4151_p3;
wire   [15:0] select_ln560_5_fu_4145_p3;
wire   [15:0] select_ln560_4_fu_4139_p3;
wire   [15:0] select_ln560_3_fu_4133_p3;
wire   [15:0] select_ln560_2_fu_4127_p3;
wire   [15:0] select_ln560_1_fu_4121_p3;
wire   [15:0] select_ln560_fu_4115_p3;
reg    grp_fu_178_ce;
reg    grp_fu_181_ce;
reg    grp_fu_184_ce;
reg    grp_fu_187_ce;
reg    grp_fu_190_ce;
reg    grp_fu_193_ce;
reg    grp_fu_196_ce;
reg    grp_fu_199_ce;
reg    grp_fu_202_ce;
reg    grp_fu_205_ce;
reg    grp_fu_208_ce;
reg    grp_fu_211_ce;
reg    grp_fu_214_ce;
reg    grp_fu_217_ce;
reg    grp_fu_220_ce;
reg    grp_fu_223_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_done_reg = 1'b0;
end

kernel_wrapper_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_178_p0),
    .ce(grp_fu_178_ce),
    .dout(grp_fu_178_p1)
);

kernel_wrapper_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_181_p0),
    .ce(grp_fu_181_ce),
    .dout(grp_fu_181_p1)
);

kernel_wrapper_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_184_p0),
    .ce(grp_fu_184_ce),
    .dout(grp_fu_184_p1)
);

kernel_wrapper_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_187_p0),
    .ce(grp_fu_187_ce),
    .dout(grp_fu_187_p1)
);

kernel_wrapper_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_190_p0),
    .ce(grp_fu_190_ce),
    .dout(grp_fu_190_p1)
);

kernel_wrapper_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_193_p0),
    .ce(grp_fu_193_ce),
    .dout(grp_fu_193_p1)
);

kernel_wrapper_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_196_p0),
    .ce(grp_fu_196_ce),
    .dout(grp_fu_196_p1)
);

kernel_wrapper_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_199_p0),
    .ce(grp_fu_199_ce),
    .dout(grp_fu_199_p1)
);

kernel_wrapper_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_202_p0),
    .ce(grp_fu_202_ce),
    .dout(grp_fu_202_p1)
);

kernel_wrapper_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_205_p0),
    .ce(grp_fu_205_ce),
    .dout(grp_fu_205_p1)
);

kernel_wrapper_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_208_p0),
    .ce(grp_fu_208_ce),
    .dout(grp_fu_208_p1)
);

kernel_wrapper_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_211_p0),
    .ce(grp_fu_211_ce),
    .dout(grp_fu_211_p1)
);

kernel_wrapper_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_214_p0),
    .ce(grp_fu_214_ce),
    .dout(grp_fu_214_p1)
);

kernel_wrapper_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_217_p0),
    .ce(grp_fu_217_ce),
    .dout(grp_fu_217_p1)
);

kernel_wrapper_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_220_p0),
    .ce(grp_fu_220_ce),
    .dout(grp_fu_220_p1)
);

kernel_wrapper_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_223_p0),
    .ce(grp_fu_223_ce),
    .dout(grp_fu_223_p1)
);

kernel_wrapper_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter4_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln5_fu_238_p2 == 1'd0))) begin
            i_fu_150 <= add_ln5_fu_244_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_150 <= 14'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        F2_10_reg_4716 <= F2_10_fu_979_p2;
        F2_11_reg_4741 <= F2_11_fu_1025_p2;
        F2_12_reg_4766 <= F2_12_fu_1071_p2;
        F2_13_reg_4791 <= F2_13_fu_1117_p2;
        F2_14_reg_4816 <= F2_14_fu_1163_p2;
        F2_15_reg_4841 <= F2_15_fu_1209_p2;
        F2_1_reg_4491 <= F2_1_fu_565_p2;
        F2_2_reg_4516 <= F2_2_fu_611_p2;
        F2_3_reg_4541 <= F2_3_fu_657_p2;
        F2_4_reg_4566 <= F2_4_fu_703_p2;
        F2_5_reg_4591 <= F2_5_fu_749_p2;
        F2_6_reg_4616 <= F2_6_fu_795_p2;
        F2_7_reg_4641 <= F2_7_fu_841_p2;
        F2_8_reg_4666 <= F2_8_fu_887_p2;
        F2_9_reg_4691 <= F2_9_fu_933_p2;
        F2_reg_4466 <= F2_fu_519_p2;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        gmem0_addr_read_reg_4269_pp0_iter2_reg <= gmem0_addr_read_reg_4269;
        gmem0_addr_read_reg_4269_pp0_iter3_reg <= gmem0_addr_read_reg_4269_pp0_iter2_reg;
        i_2_reg_4260_pp0_iter2_reg <= i_2_reg_4260_pp0_iter1_reg;
        i_2_reg_4260_pp0_iter3_reg <= i_2_reg_4260_pp0_iter2_reg;
        i_2_reg_4260_pp0_iter4_reg <= i_2_reg_4260_pp0_iter3_reg;
        icmp_ln560_10_reg_4709 <= icmp_ln560_10_fu_973_p2;
        icmp_ln560_10_reg_4709_pp0_iter4_reg <= icmp_ln560_10_reg_4709;
        icmp_ln560_11_reg_4734 <= icmp_ln560_11_fu_1019_p2;
        icmp_ln560_11_reg_4734_pp0_iter4_reg <= icmp_ln560_11_reg_4734;
        icmp_ln560_12_reg_4759 <= icmp_ln560_12_fu_1065_p2;
        icmp_ln560_12_reg_4759_pp0_iter4_reg <= icmp_ln560_12_reg_4759;
        icmp_ln560_13_reg_4784 <= icmp_ln560_13_fu_1111_p2;
        icmp_ln560_13_reg_4784_pp0_iter4_reg <= icmp_ln560_13_reg_4784;
        icmp_ln560_14_reg_4809 <= icmp_ln560_14_fu_1157_p2;
        icmp_ln560_14_reg_4809_pp0_iter4_reg <= icmp_ln560_14_reg_4809;
        icmp_ln560_15_reg_4834 <= icmp_ln560_15_fu_1203_p2;
        icmp_ln560_15_reg_4834_pp0_iter4_reg <= icmp_ln560_15_reg_4834;
        icmp_ln560_1_reg_4484 <= icmp_ln560_1_fu_559_p2;
        icmp_ln560_1_reg_4484_pp0_iter4_reg <= icmp_ln560_1_reg_4484;
        icmp_ln560_2_reg_4509 <= icmp_ln560_2_fu_605_p2;
        icmp_ln560_2_reg_4509_pp0_iter4_reg <= icmp_ln560_2_reg_4509;
        icmp_ln560_3_reg_4534 <= icmp_ln560_3_fu_651_p2;
        icmp_ln560_3_reg_4534_pp0_iter4_reg <= icmp_ln560_3_reg_4534;
        icmp_ln560_4_reg_4559 <= icmp_ln560_4_fu_697_p2;
        icmp_ln560_4_reg_4559_pp0_iter4_reg <= icmp_ln560_4_reg_4559;
        icmp_ln560_5_reg_4584 <= icmp_ln560_5_fu_743_p2;
        icmp_ln560_5_reg_4584_pp0_iter4_reg <= icmp_ln560_5_reg_4584;
        icmp_ln560_6_reg_4609 <= icmp_ln560_6_fu_789_p2;
        icmp_ln560_6_reg_4609_pp0_iter4_reg <= icmp_ln560_6_reg_4609;
        icmp_ln560_7_reg_4634 <= icmp_ln560_7_fu_835_p2;
        icmp_ln560_7_reg_4634_pp0_iter4_reg <= icmp_ln560_7_reg_4634;
        icmp_ln560_8_reg_4659 <= icmp_ln560_8_fu_881_p2;
        icmp_ln560_8_reg_4659_pp0_iter4_reg <= icmp_ln560_8_reg_4659;
        icmp_ln560_9_reg_4684 <= icmp_ln560_9_fu_927_p2;
        icmp_ln560_9_reg_4684_pp0_iter4_reg <= icmp_ln560_9_reg_4684;
        icmp_ln560_reg_4459 <= icmp_ln560_fu_513_p2;
        icmp_ln560_reg_4459_pp0_iter4_reg <= icmp_ln560_reg_4459;
        p_Result_100_reg_4774 <= ireg_13_fu_1077_p1[32'd63];
        p_Result_102_reg_4799 <= ireg_14_fu_1123_p1[32'd63];
        p_Result_104_reg_4824 <= ireg_15_fu_1169_p1[32'd63];
        p_Result_76_reg_4474 <= ireg_1_fu_525_p1[32'd63];
        p_Result_78_reg_4499 <= ireg_2_fu_571_p1[32'd63];
        p_Result_80_reg_4524 <= ireg_3_fu_617_p1[32'd63];
        p_Result_82_reg_4549 <= ireg_4_fu_663_p1[32'd63];
        p_Result_84_reg_4574 <= ireg_5_fu_709_p1[32'd63];
        p_Result_86_reg_4599 <= ireg_6_fu_755_p1[32'd63];
        p_Result_88_reg_4624 <= ireg_7_fu_801_p1[32'd63];
        p_Result_90_reg_4649 <= ireg_8_fu_847_p1[32'd63];
        p_Result_92_reg_4674 <= ireg_9_fu_893_p1[32'd63];
        p_Result_94_reg_4699 <= ireg_10_fu_939_p1[32'd63];
        p_Result_96_reg_4724 <= ireg_11_fu_985_p1[32'd63];
        p_Result_98_reg_4749 <= ireg_12_fu_1031_p1[32'd63];
        p_Result_s_reg_4449 <= ireg_fu_479_p1[32'd63];
        trunc_ln554_10_reg_4704 <= trunc_ln554_10_fu_969_p1;
        trunc_ln554_11_reg_4729 <= trunc_ln554_11_fu_1015_p1;
        trunc_ln554_12_reg_4754 <= trunc_ln554_12_fu_1061_p1;
        trunc_ln554_13_reg_4779 <= trunc_ln554_13_fu_1107_p1;
        trunc_ln554_14_reg_4804 <= trunc_ln554_14_fu_1153_p1;
        trunc_ln554_15_reg_4829 <= trunc_ln554_15_fu_1199_p1;
        trunc_ln554_1_reg_4479 <= trunc_ln554_1_fu_555_p1;
        trunc_ln554_2_reg_4504 <= trunc_ln554_2_fu_601_p1;
        trunc_ln554_3_reg_4529 <= trunc_ln554_3_fu_647_p1;
        trunc_ln554_4_reg_4554 <= trunc_ln554_4_fu_693_p1;
        trunc_ln554_5_reg_4579 <= trunc_ln554_5_fu_739_p1;
        trunc_ln554_6_reg_4604 <= trunc_ln554_6_fu_785_p1;
        trunc_ln554_7_reg_4629 <= trunc_ln554_7_fu_831_p1;
        trunc_ln554_8_reg_4654 <= trunc_ln554_8_fu_877_p1;
        trunc_ln554_9_reg_4679 <= trunc_ln554_9_fu_923_p1;
        trunc_ln554_reg_4454 <= trunc_ln554_fu_509_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        i_2_reg_4260 <= ap_sig_allocacmp_i_2;
        i_2_reg_4260_pp0_iter1_reg <= i_2_reg_4260;
        icmp_ln5_reg_4265 <= icmp_ln5_fu_238_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln5_reg_4265 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        gmem0_addr_read_reg_4269 <= m_axi_gmem0_RDATA;
        trunc_ln9_10_reg_4344 <= {{m_axi_gmem0_RDATA[383:352]}};
        trunc_ln9_11_reg_4349 <= {{m_axi_gmem0_RDATA[415:384]}};
        trunc_ln9_12_reg_4354 <= {{m_axi_gmem0_RDATA[447:416]}};
        trunc_ln9_13_reg_4359 <= {{m_axi_gmem0_RDATA[479:448]}};
        trunc_ln9_14_reg_4364 <= {{m_axi_gmem0_RDATA[511:480]}};
        trunc_ln9_1_reg_4294 <= {{m_axi_gmem0_RDATA[63:32]}};
        trunc_ln9_2_reg_4299 <= {{m_axi_gmem0_RDATA[95:64]}};
        trunc_ln9_3_reg_4304 <= {{m_axi_gmem0_RDATA[127:96]}};
        trunc_ln9_4_reg_4309 <= {{m_axi_gmem0_RDATA[159:128]}};
        trunc_ln9_5_reg_4314 <= {{m_axi_gmem0_RDATA[191:160]}};
        trunc_ln9_6_reg_4319 <= {{m_axi_gmem0_RDATA[223:192]}};
        trunc_ln9_7_reg_4324 <= {{m_axi_gmem0_RDATA[255:224]}};
        trunc_ln9_8_reg_4329 <= {{m_axi_gmem0_RDATA[287:256]}};
        trunc_ln9_9_reg_4334 <= {{m_axi_gmem0_RDATA[319:288]}};
        trunc_ln9_reg_4289 <= trunc_ln9_fu_261_p1;
        trunc_ln9_s_reg_4339 <= {{m_axi_gmem0_RDATA[351:320]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln560_5_reg_4584 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln570_10_reg_4874 <= select_ln570_10_fu_2293_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln560_6_reg_4609 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln570_12_reg_4879 <= select_ln570_12_fu_2474_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln560_7_reg_4634 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln570_14_reg_4884 <= select_ln570_14_fu_2655_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln560_8_reg_4659 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln570_16_reg_4889 <= select_ln570_16_fu_2836_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln560_9_reg_4684 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln570_18_reg_4894 <= select_ln570_18_fu_3017_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln560_10_reg_4709 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln570_20_reg_4899 <= select_ln570_20_fu_3198_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln560_11_reg_4734 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln570_22_reg_4904 <= select_ln570_22_fu_3379_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln560_12_reg_4759 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln570_24_reg_4909 <= select_ln570_24_fu_3560_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln560_13_reg_4784 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln570_26_reg_4914 <= select_ln570_26_fu_3741_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln560_14_reg_4809 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln570_28_reg_4919 <= select_ln570_28_fu_3922_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln560_1_reg_4484 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln570_2_reg_4854 <= select_ln570_2_fu_1569_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln560_15_reg_4834 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln570_30_reg_4924 <= select_ln570_30_fu_4103_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln560_2_reg_4509 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln570_4_reg_4859 <= select_ln570_4_fu_1750_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln560_3_reg_4534 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln570_6_reg_4864 <= select_ln570_6_fu_1931_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln560_4_reg_4559 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln570_8_reg_4869 <= select_ln570_8_fu_2112_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln560_reg_4459 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln570_reg_4849 <= select_ln570_fu_1388_p3;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln5_fu_238_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln5_reg_4265 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter4_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_i_2 = 14'd0;
    end else begin
        ap_sig_allocacmp_i_2 = i_fu_150;
    end
end

always @ (*) begin
    if (((icmp_ln5_reg_4265 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        gmem0_blk_n_R = m_axi_gmem0_RVALID;
    end else begin
        gmem0_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_178_ce = 1'b1;
    end else begin
        grp_fu_178_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_181_ce = 1'b1;
    end else begin
        grp_fu_181_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_184_ce = 1'b1;
    end else begin
        grp_fu_184_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_187_ce = 1'b1;
    end else begin
        grp_fu_187_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_190_ce = 1'b1;
    end else begin
        grp_fu_190_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_193_ce = 1'b1;
    end else begin
        grp_fu_193_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_196_ce = 1'b1;
    end else begin
        grp_fu_196_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_199_ce = 1'b1;
    end else begin
        grp_fu_199_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_202_ce = 1'b1;
    end else begin
        grp_fu_202_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_205_ce = 1'b1;
    end else begin
        grp_fu_205_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_208_ce = 1'b1;
    end else begin
        grp_fu_208_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_211_ce = 1'b1;
    end else begin
        grp_fu_211_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_214_ce = 1'b1;
    end else begin
        grp_fu_214_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_217_ce = 1'b1;
    end else begin
        grp_fu_217_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_220_ce = 1'b1;
    end else begin
        grp_fu_220_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_223_ce = 1'b1;
    end else begin
        grp_fu_223_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_buf_ce0 = 1'b1;
    end else begin
        in_buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_buf_we0 = 1'b1;
    end else begin
        in_buf_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln5_reg_4265 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        m_axi_gmem0_RREADY = 1'b1;
    end else begin
        m_axi_gmem0_RREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign F2_10_fu_979_p2 = (12'd1075 - zext_ln455_10_fu_965_p1);

assign F2_11_fu_1025_p2 = (12'd1075 - zext_ln455_11_fu_1011_p1);

assign F2_12_fu_1071_p2 = (12'd1075 - zext_ln455_12_fu_1057_p1);

assign F2_13_fu_1117_p2 = (12'd1075 - zext_ln455_13_fu_1103_p1);

assign F2_14_fu_1163_p2 = (12'd1075 - zext_ln455_14_fu_1149_p1);

assign F2_15_fu_1209_p2 = (12'd1075 - zext_ln455_15_fu_1195_p1);

assign F2_1_fu_565_p2 = (12'd1075 - zext_ln455_1_fu_551_p1);

assign F2_2_fu_611_p2 = (12'd1075 - zext_ln455_2_fu_597_p1);

assign F2_3_fu_657_p2 = (12'd1075 - zext_ln455_3_fu_643_p1);

assign F2_4_fu_703_p2 = (12'd1075 - zext_ln455_4_fu_689_p1);

assign F2_5_fu_749_p2 = (12'd1075 - zext_ln455_5_fu_735_p1);

assign F2_6_fu_795_p2 = (12'd1075 - zext_ln455_6_fu_781_p1);

assign F2_7_fu_841_p2 = (12'd1075 - zext_ln455_7_fu_827_p1);

assign F2_8_fu_887_p2 = (12'd1075 - zext_ln455_8_fu_873_p1);

assign F2_9_fu_933_p2 = (12'd1075 - zext_ln455_9_fu_919_p1);

assign F2_fu_519_p2 = (12'd1075 - zext_ln455_fu_505_p1);

assign add_ln570_10_fu_3054_p2 = ($signed(F2_10_reg_4716) + $signed(12'd4086));

assign add_ln570_11_fu_3235_p2 = ($signed(F2_11_reg_4741) + $signed(12'd4086));

assign add_ln570_12_fu_3416_p2 = ($signed(F2_12_reg_4766) + $signed(12'd4086));

assign add_ln570_13_fu_3597_p2 = ($signed(F2_13_reg_4791) + $signed(12'd4086));

assign add_ln570_14_fu_3778_p2 = ($signed(F2_14_reg_4816) + $signed(12'd4086));

assign add_ln570_15_fu_3959_p2 = ($signed(F2_15_reg_4841) + $signed(12'd4086));

assign add_ln570_1_fu_1425_p2 = ($signed(F2_1_reg_4491) + $signed(12'd4086));

assign add_ln570_2_fu_1606_p2 = ($signed(F2_2_reg_4516) + $signed(12'd4086));

assign add_ln570_3_fu_1787_p2 = ($signed(F2_3_reg_4541) + $signed(12'd4086));

assign add_ln570_4_fu_1968_p2 = ($signed(F2_4_reg_4566) + $signed(12'd4086));

assign add_ln570_5_fu_2149_p2 = ($signed(F2_5_reg_4591) + $signed(12'd4086));

assign add_ln570_6_fu_2330_p2 = ($signed(F2_6_reg_4616) + $signed(12'd4086));

assign add_ln570_7_fu_2511_p2 = ($signed(F2_7_reg_4641) + $signed(12'd4086));

assign add_ln570_8_fu_2692_p2 = ($signed(F2_8_reg_4666) + $signed(12'd4086));

assign add_ln570_9_fu_2873_p2 = ($signed(F2_9_reg_4691) + $signed(12'd4086));

assign add_ln570_fu_1244_p2 = ($signed(F2_reg_4466) + $signed(12'd4086));

assign add_ln5_fu_244_p2 = (ap_sig_allocacmp_i_2 + 14'd1);

assign and_ln570_10_fu_3192_p2 = (xor_ln571_10_fu_3186_p2 & icmp_ln570_10_fu_3049_p2);

assign and_ln570_11_fu_3373_p2 = (xor_ln571_11_fu_3367_p2 & icmp_ln570_11_fu_3230_p2);

assign and_ln570_12_fu_3554_p2 = (xor_ln571_12_fu_3548_p2 & icmp_ln570_12_fu_3411_p2);

assign and_ln570_13_fu_3735_p2 = (xor_ln571_13_fu_3729_p2 & icmp_ln570_13_fu_3592_p2);

assign and_ln570_14_fu_3916_p2 = (xor_ln571_14_fu_3910_p2 & icmp_ln570_14_fu_3773_p2);

assign and_ln570_15_fu_4097_p2 = (xor_ln571_15_fu_4091_p2 & icmp_ln570_15_fu_3954_p2);

assign and_ln570_1_fu_1563_p2 = (xor_ln571_1_fu_1557_p2 & icmp_ln570_1_fu_1420_p2);

assign and_ln570_2_fu_1744_p2 = (xor_ln571_2_fu_1738_p2 & icmp_ln570_2_fu_1601_p2);

assign and_ln570_3_fu_1925_p2 = (xor_ln571_3_fu_1919_p2 & icmp_ln570_3_fu_1782_p2);

assign and_ln570_4_fu_2106_p2 = (xor_ln571_4_fu_2100_p2 & icmp_ln570_4_fu_1963_p2);

assign and_ln570_5_fu_2287_p2 = (xor_ln571_5_fu_2281_p2 & icmp_ln570_5_fu_2144_p2);

assign and_ln570_6_fu_2468_p2 = (xor_ln571_6_fu_2462_p2 & icmp_ln570_6_fu_2325_p2);

assign and_ln570_7_fu_2649_p2 = (xor_ln571_7_fu_2643_p2 & icmp_ln570_7_fu_2506_p2);

assign and_ln570_8_fu_2830_p2 = (xor_ln571_8_fu_2824_p2 & icmp_ln570_8_fu_2687_p2);

assign and_ln570_9_fu_3011_p2 = (xor_ln571_9_fu_3005_p2 & icmp_ln570_9_fu_2868_p2);

assign and_ln570_fu_1382_p2 = (xor_ln571_fu_1376_p2 & icmp_ln570_fu_1239_p2);

assign and_ln571_10_fu_3167_p2 = (xor_ln560_10_fu_3162_p2 & icmp_ln571_10_fu_3076_p2);

assign and_ln571_11_fu_3348_p2 = (xor_ln560_11_fu_3343_p2 & icmp_ln571_11_fu_3257_p2);

assign and_ln571_12_fu_3529_p2 = (xor_ln560_12_fu_3524_p2 & icmp_ln571_12_fu_3438_p2);

assign and_ln571_13_fu_3710_p2 = (xor_ln560_13_fu_3705_p2 & icmp_ln571_13_fu_3619_p2);

assign and_ln571_14_fu_3891_p2 = (xor_ln560_14_fu_3886_p2 & icmp_ln571_14_fu_3800_p2);

assign and_ln571_15_fu_4072_p2 = (xor_ln560_15_fu_4067_p2 & icmp_ln571_15_fu_3981_p2);

assign and_ln571_1_fu_1538_p2 = (xor_ln560_1_fu_1533_p2 & icmp_ln571_1_fu_1447_p2);

assign and_ln571_2_fu_1719_p2 = (xor_ln560_2_fu_1714_p2 & icmp_ln571_2_fu_1628_p2);

assign and_ln571_3_fu_1900_p2 = (xor_ln560_3_fu_1895_p2 & icmp_ln571_3_fu_1809_p2);

assign and_ln571_4_fu_2081_p2 = (xor_ln560_4_fu_2076_p2 & icmp_ln571_4_fu_1990_p2);

assign and_ln571_5_fu_2262_p2 = (xor_ln560_5_fu_2257_p2 & icmp_ln571_5_fu_2171_p2);

assign and_ln571_6_fu_2443_p2 = (xor_ln560_6_fu_2438_p2 & icmp_ln571_6_fu_2352_p2);

assign and_ln571_7_fu_2624_p2 = (xor_ln560_7_fu_2619_p2 & icmp_ln571_7_fu_2533_p2);

assign and_ln571_8_fu_2805_p2 = (xor_ln560_8_fu_2800_p2 & icmp_ln571_8_fu_2714_p2);

assign and_ln571_9_fu_2986_p2 = (xor_ln560_9_fu_2981_p2 & icmp_ln571_9_fu_2895_p2);

assign and_ln571_fu_1357_p2 = (xor_ln560_fu_1352_p2 & icmp_ln571_fu_1266_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((icmp_ln5_reg_4265 == 1'd0) & (m_axi_gmem0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((icmp_ln5_reg_4265 == 1'd0) & (m_axi_gmem0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((icmp_ln5_reg_4265 == 1'd0) & (m_axi_gmem0_RVALID == 1'b0));
end

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ashr_ln575_10_fu_3095_p2 = $signed(man_V_32_fu_3042_p3) >>> zext_ln575_10_fu_3091_p1;

assign ashr_ln575_11_fu_3276_p2 = $signed(man_V_35_fu_3223_p3) >>> zext_ln575_11_fu_3272_p1;

assign ashr_ln575_12_fu_3457_p2 = $signed(man_V_38_fu_3404_p3) >>> zext_ln575_12_fu_3453_p1;

assign ashr_ln575_13_fu_3638_p2 = $signed(man_V_41_fu_3585_p3) >>> zext_ln575_13_fu_3634_p1;

assign ashr_ln575_14_fu_3819_p2 = $signed(man_V_44_fu_3766_p3) >>> zext_ln575_14_fu_3815_p1;

assign ashr_ln575_15_fu_4000_p2 = $signed(man_V_47_fu_3947_p3) >>> zext_ln575_15_fu_3996_p1;

assign ashr_ln575_1_fu_1466_p2 = $signed(man_V_5_fu_1413_p3) >>> zext_ln575_1_fu_1462_p1;

assign ashr_ln575_2_fu_1647_p2 = $signed(man_V_8_fu_1594_p3) >>> zext_ln575_2_fu_1643_p1;

assign ashr_ln575_3_fu_1828_p2 = $signed(man_V_11_fu_1775_p3) >>> zext_ln575_3_fu_1824_p1;

assign ashr_ln575_4_fu_2009_p2 = $signed(man_V_14_fu_1956_p3) >>> zext_ln575_4_fu_2005_p1;

assign ashr_ln575_5_fu_2190_p2 = $signed(man_V_17_fu_2137_p3) >>> zext_ln575_5_fu_2186_p1;

assign ashr_ln575_6_fu_2371_p2 = $signed(man_V_20_fu_2318_p3) >>> zext_ln575_6_fu_2367_p1;

assign ashr_ln575_7_fu_2552_p2 = $signed(man_V_23_fu_2499_p3) >>> zext_ln575_7_fu_2548_p1;

assign ashr_ln575_8_fu_2733_p2 = $signed(man_V_26_fu_2680_p3) >>> zext_ln575_8_fu_2729_p1;

assign ashr_ln575_9_fu_2914_p2 = $signed(man_V_29_fu_2861_p3) >>> zext_ln575_9_fu_2910_p1;

assign ashr_ln575_fu_1285_p2 = $signed(man_V_2_fu_1232_p3) >>> zext_ln575_fu_1281_p1;

assign exp_tmp_10_fu_955_p4 = {{ireg_10_fu_939_p1[62:52]}};

assign exp_tmp_11_fu_1001_p4 = {{ireg_11_fu_985_p1[62:52]}};

assign exp_tmp_12_fu_1047_p4 = {{ireg_12_fu_1031_p1[62:52]}};

assign exp_tmp_13_fu_1093_p4 = {{ireg_13_fu_1077_p1[62:52]}};

assign exp_tmp_14_fu_1139_p4 = {{ireg_14_fu_1123_p1[62:52]}};

assign exp_tmp_15_fu_1185_p4 = {{ireg_15_fu_1169_p1[62:52]}};

assign exp_tmp_1_fu_541_p4 = {{ireg_1_fu_525_p1[62:52]}};

assign exp_tmp_2_fu_587_p4 = {{ireg_2_fu_571_p1[62:52]}};

assign exp_tmp_3_fu_633_p4 = {{ireg_3_fu_617_p1[62:52]}};

assign exp_tmp_4_fu_679_p4 = {{ireg_4_fu_663_p1[62:52]}};

assign exp_tmp_5_fu_725_p4 = {{ireg_5_fu_709_p1[62:52]}};

assign exp_tmp_6_fu_771_p4 = {{ireg_6_fu_755_p1[62:52]}};

assign exp_tmp_7_fu_817_p4 = {{ireg_7_fu_801_p1[62:52]}};

assign exp_tmp_8_fu_863_p4 = {{ireg_8_fu_847_p1[62:52]}};

assign exp_tmp_9_fu_909_p4 = {{ireg_9_fu_893_p1[62:52]}};

assign exp_tmp_fu_495_p4 = {{ireg_fu_479_p1[62:52]}};

assign grp_fu_178_p0 = trunc_ln9_reg_4289;

assign grp_fu_181_p0 = trunc_ln9_1_reg_4294;

assign grp_fu_184_p0 = trunc_ln9_2_reg_4299;

assign grp_fu_187_p0 = trunc_ln9_3_reg_4304;

assign grp_fu_190_p0 = trunc_ln9_4_reg_4309;

assign grp_fu_193_p0 = trunc_ln9_5_reg_4314;

assign grp_fu_196_p0 = trunc_ln9_6_reg_4319;

assign grp_fu_199_p0 = trunc_ln9_7_reg_4324;

assign grp_fu_202_p0 = trunc_ln9_8_reg_4329;

assign grp_fu_205_p0 = trunc_ln9_9_reg_4334;

assign grp_fu_208_p0 = trunc_ln9_s_reg_4339;

assign grp_fu_211_p0 = trunc_ln9_10_reg_4344;

assign grp_fu_214_p0 = trunc_ln9_11_reg_4349;

assign grp_fu_217_p0 = trunc_ln9_12_reg_4354;

assign grp_fu_220_p0 = trunc_ln9_13_reg_4359;

assign grp_fu_223_p0 = trunc_ln9_14_reg_4364;

assign icmp_ln560_10_fu_973_p2 = ((trunc_ln544_10_fu_943_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln560_11_fu_1019_p2 = ((trunc_ln544_11_fu_989_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln560_12_fu_1065_p2 = ((trunc_ln544_12_fu_1035_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln560_13_fu_1111_p2 = ((trunc_ln544_13_fu_1081_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln560_14_fu_1157_p2 = ((trunc_ln544_14_fu_1127_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln560_15_fu_1203_p2 = ((trunc_ln544_15_fu_1173_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln560_1_fu_559_p2 = ((trunc_ln544_1_fu_529_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln560_2_fu_605_p2 = ((trunc_ln544_2_fu_575_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln560_3_fu_651_p2 = ((trunc_ln544_3_fu_621_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln560_4_fu_697_p2 = ((trunc_ln544_4_fu_667_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln560_5_fu_743_p2 = ((trunc_ln544_5_fu_713_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln560_6_fu_789_p2 = ((trunc_ln544_6_fu_759_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln560_7_fu_835_p2 = ((trunc_ln544_7_fu_805_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln560_8_fu_881_p2 = ((trunc_ln544_8_fu_851_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln560_9_fu_927_p2 = ((trunc_ln544_9_fu_897_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln560_fu_513_p2 = ((trunc_ln544_fu_483_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln570_10_fu_3049_p2 = (($signed(F2_10_reg_4716) > $signed(12'd10)) ? 1'b1 : 1'b0);

assign icmp_ln570_11_fu_3230_p2 = (($signed(F2_11_reg_4741) > $signed(12'd10)) ? 1'b1 : 1'b0);

assign icmp_ln570_12_fu_3411_p2 = (($signed(F2_12_reg_4766) > $signed(12'd10)) ? 1'b1 : 1'b0);

assign icmp_ln570_13_fu_3592_p2 = (($signed(F2_13_reg_4791) > $signed(12'd10)) ? 1'b1 : 1'b0);

assign icmp_ln570_14_fu_3773_p2 = (($signed(F2_14_reg_4816) > $signed(12'd10)) ? 1'b1 : 1'b0);

assign icmp_ln570_15_fu_3954_p2 = (($signed(F2_15_reg_4841) > $signed(12'd10)) ? 1'b1 : 1'b0);

assign icmp_ln570_1_fu_1420_p2 = (($signed(F2_1_reg_4491) > $signed(12'd10)) ? 1'b1 : 1'b0);

assign icmp_ln570_2_fu_1601_p2 = (($signed(F2_2_reg_4516) > $signed(12'd10)) ? 1'b1 : 1'b0);

assign icmp_ln570_3_fu_1782_p2 = (($signed(F2_3_reg_4541) > $signed(12'd10)) ? 1'b1 : 1'b0);

assign icmp_ln570_4_fu_1963_p2 = (($signed(F2_4_reg_4566) > $signed(12'd10)) ? 1'b1 : 1'b0);

assign icmp_ln570_5_fu_2144_p2 = (($signed(F2_5_reg_4591) > $signed(12'd10)) ? 1'b1 : 1'b0);

assign icmp_ln570_6_fu_2325_p2 = (($signed(F2_6_reg_4616) > $signed(12'd10)) ? 1'b1 : 1'b0);

assign icmp_ln570_7_fu_2506_p2 = (($signed(F2_7_reg_4641) > $signed(12'd10)) ? 1'b1 : 1'b0);

assign icmp_ln570_8_fu_2687_p2 = (($signed(F2_8_reg_4666) > $signed(12'd10)) ? 1'b1 : 1'b0);

assign icmp_ln570_9_fu_2868_p2 = (($signed(F2_9_reg_4691) > $signed(12'd10)) ? 1'b1 : 1'b0);

assign icmp_ln570_fu_1239_p2 = (($signed(F2_reg_4466) > $signed(12'd10)) ? 1'b1 : 1'b0);

assign icmp_ln571_10_fu_3076_p2 = ((F2_10_reg_4716 == 12'd10) ? 1'b1 : 1'b0);

assign icmp_ln571_11_fu_3257_p2 = ((F2_11_reg_4741 == 12'd10) ? 1'b1 : 1'b0);

assign icmp_ln571_12_fu_3438_p2 = ((F2_12_reg_4766 == 12'd10) ? 1'b1 : 1'b0);

assign icmp_ln571_13_fu_3619_p2 = ((F2_13_reg_4791 == 12'd10) ? 1'b1 : 1'b0);

assign icmp_ln571_14_fu_3800_p2 = ((F2_14_reg_4816 == 12'd10) ? 1'b1 : 1'b0);

assign icmp_ln571_15_fu_3981_p2 = ((F2_15_reg_4841 == 12'd10) ? 1'b1 : 1'b0);

assign icmp_ln571_1_fu_1447_p2 = ((F2_1_reg_4491 == 12'd10) ? 1'b1 : 1'b0);

assign icmp_ln571_2_fu_1628_p2 = ((F2_2_reg_4516 == 12'd10) ? 1'b1 : 1'b0);

assign icmp_ln571_3_fu_1809_p2 = ((F2_3_reg_4541 == 12'd10) ? 1'b1 : 1'b0);

assign icmp_ln571_4_fu_1990_p2 = ((F2_4_reg_4566 == 12'd10) ? 1'b1 : 1'b0);

assign icmp_ln571_5_fu_2171_p2 = ((F2_5_reg_4591 == 12'd10) ? 1'b1 : 1'b0);

assign icmp_ln571_6_fu_2352_p2 = ((F2_6_reg_4616 == 12'd10) ? 1'b1 : 1'b0);

assign icmp_ln571_7_fu_2533_p2 = ((F2_7_reg_4641 == 12'd10) ? 1'b1 : 1'b0);

assign icmp_ln571_8_fu_2714_p2 = ((F2_8_reg_4666 == 12'd10) ? 1'b1 : 1'b0);

assign icmp_ln571_9_fu_2895_p2 = ((F2_9_reg_4691 == 12'd10) ? 1'b1 : 1'b0);

assign icmp_ln571_fu_1266_p2 = ((F2_reg_4466 == 12'd10) ? 1'b1 : 1'b0);

assign icmp_ln574_10_fu_3085_p2 = ((sh_amt_10_fu_3064_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln574_11_fu_3266_p2 = ((sh_amt_11_fu_3245_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln574_12_fu_3447_p2 = ((sh_amt_12_fu_3426_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln574_13_fu_3628_p2 = ((sh_amt_13_fu_3607_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln574_14_fu_3809_p2 = ((sh_amt_14_fu_3788_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln574_15_fu_3990_p2 = ((sh_amt_15_fu_3969_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln574_1_fu_1456_p2 = ((sh_amt_1_fu_1435_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln574_2_fu_1637_p2 = ((sh_amt_2_fu_1616_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln574_3_fu_1818_p2 = ((sh_amt_3_fu_1797_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln574_4_fu_1999_p2 = ((sh_amt_4_fu_1978_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln574_5_fu_2180_p2 = ((sh_amt_5_fu_2159_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln574_6_fu_2361_p2 = ((sh_amt_6_fu_2340_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln574_7_fu_2542_p2 = ((sh_amt_7_fu_2521_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln574_8_fu_2723_p2 = ((sh_amt_8_fu_2702_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln574_9_fu_2904_p2 = ((sh_amt_9_fu_2883_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln574_fu_1275_p2 = ((sh_amt_fu_1254_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln592_10_fu_3138_p2 = ((tmp_64_fu_3128_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln592_11_fu_3319_p2 = ((tmp_67_fu_3309_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln592_12_fu_3500_p2 = ((tmp_70_fu_3490_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln592_13_fu_3681_p2 = ((tmp_73_fu_3671_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln592_14_fu_3862_p2 = ((tmp_76_fu_3852_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln592_15_fu_4043_p2 = ((tmp_79_fu_4033_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln592_1_fu_1509_p2 = ((tmp_37_fu_1499_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln592_2_fu_1690_p2 = ((tmp_40_fu_1680_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln592_3_fu_1871_p2 = ((tmp_43_fu_1861_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln592_4_fu_2052_p2 = ((tmp_46_fu_2042_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln592_5_fu_2233_p2 = ((tmp_49_fu_2223_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln592_6_fu_2414_p2 = ((tmp_52_fu_2404_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln592_7_fu_2595_p2 = ((tmp_55_fu_2585_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln592_8_fu_2776_p2 = ((tmp_58_fu_2766_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln592_9_fu_2957_p2 = ((tmp_61_fu_2947_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln592_fu_1328_p2 = ((tmp_34_fu_1318_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln5_fu_238_p2 = ((ap_sig_allocacmp_i_2 == 14'd8192) ? 1'b1 : 1'b0);

assign in_buf_address0 = zext_ln5_fu_4111_p1;

assign in_buf_d0 = {{{{{{{{{{{{{{{{select_ln560_15_fu_4205_p3}, {select_ln560_14_fu_4199_p3}}, {select_ln560_13_fu_4193_p3}}, {select_ln560_12_fu_4187_p3}}, {select_ln560_11_fu_4181_p3}}, {select_ln560_10_fu_4175_p3}}, {select_ln560_9_fu_4169_p3}}, {select_ln560_8_fu_4163_p3}}, {select_ln560_7_fu_4157_p3}}, {select_ln560_6_fu_4151_p3}}, {select_ln560_5_fu_4145_p3}}, {select_ln560_4_fu_4139_p3}}, {select_ln560_3_fu_4133_p3}}, {select_ln560_2_fu_4127_p3}}, {select_ln560_1_fu_4121_p3}}, {select_ln560_fu_4115_p3}};

assign ireg_10_fu_939_p1 = grp_fu_208_p1;

assign ireg_11_fu_985_p1 = grp_fu_211_p1;

assign ireg_12_fu_1031_p1 = grp_fu_214_p1;

assign ireg_13_fu_1077_p1 = grp_fu_217_p1;

assign ireg_14_fu_1123_p1 = grp_fu_220_p1;

assign ireg_15_fu_1169_p1 = grp_fu_223_p1;

assign ireg_1_fu_525_p1 = grp_fu_181_p1;

assign ireg_2_fu_571_p1 = grp_fu_184_p1;

assign ireg_3_fu_617_p1 = grp_fu_187_p1;

assign ireg_4_fu_663_p1 = grp_fu_190_p1;

assign ireg_5_fu_709_p1 = grp_fu_193_p1;

assign ireg_6_fu_755_p1 = grp_fu_196_p1;

assign ireg_7_fu_801_p1 = grp_fu_199_p1;

assign ireg_8_fu_847_p1 = grp_fu_202_p1;

assign ireg_9_fu_893_p1 = grp_fu_205_p1;

assign ireg_fu_479_p1 = grp_fu_178_p1;

assign m_axi_gmem0_ARADDR = 64'd0;

assign m_axi_gmem0_ARBURST = 2'd0;

assign m_axi_gmem0_ARCACHE = 4'd0;

assign m_axi_gmem0_ARID = 1'd0;

assign m_axi_gmem0_ARLEN = 32'd0;

assign m_axi_gmem0_ARLOCK = 2'd0;

assign m_axi_gmem0_ARPROT = 3'd0;

assign m_axi_gmem0_ARQOS = 4'd0;

assign m_axi_gmem0_ARREGION = 4'd0;

assign m_axi_gmem0_ARSIZE = 3'd0;

assign m_axi_gmem0_ARUSER = 1'd0;

assign m_axi_gmem0_ARVALID = 1'b0;

assign m_axi_gmem0_AWADDR = 64'd0;

assign m_axi_gmem0_AWBURST = 2'd0;

assign m_axi_gmem0_AWCACHE = 4'd0;

assign m_axi_gmem0_AWID = 1'd0;

assign m_axi_gmem0_AWLEN = 32'd0;

assign m_axi_gmem0_AWLOCK = 2'd0;

assign m_axi_gmem0_AWPROT = 3'd0;

assign m_axi_gmem0_AWQOS = 4'd0;

assign m_axi_gmem0_AWREGION = 4'd0;

assign m_axi_gmem0_AWSIZE = 3'd0;

assign m_axi_gmem0_AWUSER = 1'd0;

assign m_axi_gmem0_AWVALID = 1'b0;

assign m_axi_gmem0_BREADY = 1'b0;

assign m_axi_gmem0_WDATA = 512'd0;

assign m_axi_gmem0_WID = 1'd0;

assign m_axi_gmem0_WLAST = 1'b0;

assign m_axi_gmem0_WSTRB = 64'd0;

assign m_axi_gmem0_WUSER = 1'd0;

assign m_axi_gmem0_WVALID = 1'b0;

assign man_V_10_fu_1769_p2 = (54'd0 - zext_ln558_3_fu_1765_p1);

assign man_V_11_fu_1775_p3 = ((p_Result_80_reg_4524[0:0] == 1'b1) ? man_V_10_fu_1769_p2 : zext_ln558_3_fu_1765_p1);

assign man_V_13_fu_1950_p2 = (54'd0 - zext_ln558_4_fu_1946_p1);

assign man_V_14_fu_1956_p3 = ((p_Result_82_reg_4549[0:0] == 1'b1) ? man_V_13_fu_1950_p2 : zext_ln558_4_fu_1946_p1);

assign man_V_16_fu_2131_p2 = (54'd0 - zext_ln558_5_fu_2127_p1);

assign man_V_17_fu_2137_p3 = ((p_Result_84_reg_4574[0:0] == 1'b1) ? man_V_16_fu_2131_p2 : zext_ln558_5_fu_2127_p1);

assign man_V_19_fu_2312_p2 = (54'd0 - zext_ln558_6_fu_2308_p1);

assign man_V_1_fu_1226_p2 = (54'd0 - zext_ln558_fu_1222_p1);

assign man_V_20_fu_2318_p3 = ((p_Result_86_reg_4599[0:0] == 1'b1) ? man_V_19_fu_2312_p2 : zext_ln558_6_fu_2308_p1);

assign man_V_22_fu_2493_p2 = (54'd0 - zext_ln558_7_fu_2489_p1);

assign man_V_23_fu_2499_p3 = ((p_Result_88_reg_4624[0:0] == 1'b1) ? man_V_22_fu_2493_p2 : zext_ln558_7_fu_2489_p1);

assign man_V_25_fu_2674_p2 = (54'd0 - zext_ln558_8_fu_2670_p1);

assign man_V_26_fu_2680_p3 = ((p_Result_90_reg_4649[0:0] == 1'b1) ? man_V_25_fu_2674_p2 : zext_ln558_8_fu_2670_p1);

assign man_V_28_fu_2855_p2 = (54'd0 - zext_ln558_9_fu_2851_p1);

assign man_V_29_fu_2861_p3 = ((p_Result_92_reg_4674[0:0] == 1'b1) ? man_V_28_fu_2855_p2 : zext_ln558_9_fu_2851_p1);

assign man_V_2_fu_1232_p3 = ((p_Result_s_reg_4449[0:0] == 1'b1) ? man_V_1_fu_1226_p2 : zext_ln558_fu_1222_p1);

assign man_V_31_fu_3036_p2 = (54'd0 - zext_ln558_10_fu_3032_p1);

assign man_V_32_fu_3042_p3 = ((p_Result_94_reg_4699[0:0] == 1'b1) ? man_V_31_fu_3036_p2 : zext_ln558_10_fu_3032_p1);

assign man_V_34_fu_3217_p2 = (54'd0 - zext_ln558_11_fu_3213_p1);

assign man_V_35_fu_3223_p3 = ((p_Result_96_reg_4724[0:0] == 1'b1) ? man_V_34_fu_3217_p2 : zext_ln558_11_fu_3213_p1);

assign man_V_37_fu_3398_p2 = (54'd0 - zext_ln558_12_fu_3394_p1);

assign man_V_38_fu_3404_p3 = ((p_Result_98_reg_4749[0:0] == 1'b1) ? man_V_37_fu_3398_p2 : zext_ln558_12_fu_3394_p1);

assign man_V_40_fu_3579_p2 = (54'd0 - zext_ln558_13_fu_3575_p1);

assign man_V_41_fu_3585_p3 = ((p_Result_100_reg_4774[0:0] == 1'b1) ? man_V_40_fu_3579_p2 : zext_ln558_13_fu_3575_p1);

assign man_V_43_fu_3760_p2 = (54'd0 - zext_ln558_14_fu_3756_p1);

assign man_V_44_fu_3766_p3 = ((p_Result_102_reg_4799[0:0] == 1'b1) ? man_V_43_fu_3760_p2 : zext_ln558_14_fu_3756_p1);

assign man_V_46_fu_3941_p2 = (54'd0 - zext_ln558_15_fu_3937_p1);

assign man_V_47_fu_3947_p3 = ((p_Result_104_reg_4824[0:0] == 1'b1) ? man_V_46_fu_3941_p2 : zext_ln558_15_fu_3937_p1);

assign man_V_4_fu_1407_p2 = (54'd0 - zext_ln558_1_fu_1403_p1);

assign man_V_5_fu_1413_p3 = ((p_Result_76_reg_4474[0:0] == 1'b1) ? man_V_4_fu_1407_p2 : zext_ln558_1_fu_1403_p1);

assign man_V_7_fu_1588_p2 = (54'd0 - zext_ln558_2_fu_1584_p1);

assign man_V_8_fu_1594_p3 = ((p_Result_78_reg_4499[0:0] == 1'b1) ? man_V_7_fu_1588_p2 : zext_ln558_2_fu_1584_p1);

assign or_ln571_10_fu_3181_p2 = (icmp_ln571_10_fu_3076_p2 | icmp_ln560_10_reg_4709);

assign or_ln571_11_fu_3362_p2 = (icmp_ln571_11_fu_3257_p2 | icmp_ln560_11_reg_4734);

assign or_ln571_12_fu_3543_p2 = (icmp_ln571_12_fu_3438_p2 | icmp_ln560_12_reg_4759);

assign or_ln571_13_fu_3724_p2 = (icmp_ln571_13_fu_3619_p2 | icmp_ln560_13_reg_4784);

assign or_ln571_14_fu_3905_p2 = (icmp_ln571_14_fu_3800_p2 | icmp_ln560_14_reg_4809);

assign or_ln571_15_fu_4086_p2 = (icmp_ln571_15_fu_3981_p2 | icmp_ln560_15_reg_4834);

assign or_ln571_1_fu_1552_p2 = (icmp_ln571_1_fu_1447_p2 | icmp_ln560_1_reg_4484);

assign or_ln571_2_fu_1733_p2 = (icmp_ln571_2_fu_1628_p2 | icmp_ln560_2_reg_4509);

assign or_ln571_3_fu_1914_p2 = (icmp_ln571_3_fu_1809_p2 | icmp_ln560_3_reg_4534);

assign or_ln571_4_fu_2095_p2 = (icmp_ln571_4_fu_1990_p2 | icmp_ln560_4_reg_4559);

assign or_ln571_5_fu_2276_p2 = (icmp_ln571_5_fu_2171_p2 | icmp_ln560_5_reg_4584);

assign or_ln571_6_fu_2457_p2 = (icmp_ln571_6_fu_2352_p2 | icmp_ln560_6_reg_4609);

assign or_ln571_7_fu_2638_p2 = (icmp_ln571_7_fu_2533_p2 | icmp_ln560_7_reg_4634);

assign or_ln571_8_fu_2819_p2 = (icmp_ln571_8_fu_2714_p2 | icmp_ln560_8_reg_4659);

assign or_ln571_9_fu_3000_p2 = (icmp_ln571_9_fu_2895_p2 | icmp_ln560_9_reg_4684);

assign or_ln571_fu_1371_p2 = (icmp_ln571_fu_1266_p2 | icmp_ln560_reg_4459);

assign p_Result_101_fu_3568_p3 = {{1'd1}, {trunc_ln554_13_reg_4779}};

assign p_Result_103_fu_3749_p3 = {{1'd1}, {trunc_ln554_14_reg_4804}};

assign p_Result_105_fu_3930_p3 = {{1'd1}, {trunc_ln554_15_reg_4829}};

assign p_Result_75_fu_1215_p3 = {{1'd1}, {trunc_ln554_reg_4454}};

assign p_Result_77_fu_1396_p3 = {{1'd1}, {trunc_ln554_1_reg_4479}};

assign p_Result_79_fu_1577_p3 = {{1'd1}, {trunc_ln554_2_reg_4504}};

assign p_Result_81_fu_1758_p3 = {{1'd1}, {trunc_ln554_3_reg_4529}};

assign p_Result_83_fu_1939_p3 = {{1'd1}, {trunc_ln554_4_reg_4554}};

assign p_Result_85_fu_2120_p3 = {{1'd1}, {trunc_ln554_5_reg_4579}};

assign p_Result_87_fu_2301_p3 = {{1'd1}, {trunc_ln554_6_reg_4604}};

assign p_Result_89_fu_2482_p3 = {{1'd1}, {trunc_ln554_7_reg_4629}};

assign p_Result_91_fu_2663_p3 = {{1'd1}, {trunc_ln554_8_reg_4654}};

assign p_Result_93_fu_2844_p3 = {{1'd1}, {trunc_ln554_9_reg_4679}};

assign p_Result_95_fu_3025_p3 = {{1'd1}, {trunc_ln554_10_reg_4704}};

assign p_Result_97_fu_3206_p3 = {{1'd1}, {trunc_ln554_11_reg_4729}};

assign p_Result_99_fu_3387_p3 = {{1'd1}, {trunc_ln554_12_reg_4754}};

assign select_ln560_10_fu_4175_p3 = ((icmp_ln560_10_reg_4709_pp0_iter4_reg[0:0] == 1'b1) ? 16'd0 : select_ln570_20_reg_4899);

assign select_ln560_11_fu_4181_p3 = ((icmp_ln560_11_reg_4734_pp0_iter4_reg[0:0] == 1'b1) ? 16'd0 : select_ln570_22_reg_4904);

assign select_ln560_12_fu_4187_p3 = ((icmp_ln560_12_reg_4759_pp0_iter4_reg[0:0] == 1'b1) ? 16'd0 : select_ln570_24_reg_4909);

assign select_ln560_13_fu_4193_p3 = ((icmp_ln560_13_reg_4784_pp0_iter4_reg[0:0] == 1'b1) ? 16'd0 : select_ln570_26_reg_4914);

assign select_ln560_14_fu_4199_p3 = ((icmp_ln560_14_reg_4809_pp0_iter4_reg[0:0] == 1'b1) ? 16'd0 : select_ln570_28_reg_4919);

assign select_ln560_15_fu_4205_p3 = ((icmp_ln560_15_reg_4834_pp0_iter4_reg[0:0] == 1'b1) ? 16'd0 : select_ln570_30_reg_4924);

assign select_ln560_1_fu_4121_p3 = ((icmp_ln560_1_reg_4484_pp0_iter4_reg[0:0] == 1'b1) ? 16'd0 : select_ln570_2_reg_4854);

assign select_ln560_2_fu_4127_p3 = ((icmp_ln560_2_reg_4509_pp0_iter4_reg[0:0] == 1'b1) ? 16'd0 : select_ln570_4_reg_4859);

assign select_ln560_3_fu_4133_p3 = ((icmp_ln560_3_reg_4534_pp0_iter4_reg[0:0] == 1'b1) ? 16'd0 : select_ln570_6_reg_4864);

assign select_ln560_4_fu_4139_p3 = ((icmp_ln560_4_reg_4559_pp0_iter4_reg[0:0] == 1'b1) ? 16'd0 : select_ln570_8_reg_4869);

assign select_ln560_5_fu_4145_p3 = ((icmp_ln560_5_reg_4584_pp0_iter4_reg[0:0] == 1'b1) ? 16'd0 : select_ln570_10_reg_4874);

assign select_ln560_6_fu_4151_p3 = ((icmp_ln560_6_reg_4609_pp0_iter4_reg[0:0] == 1'b1) ? 16'd0 : select_ln570_12_reg_4879);

assign select_ln560_7_fu_4157_p3 = ((icmp_ln560_7_reg_4634_pp0_iter4_reg[0:0] == 1'b1) ? 16'd0 : select_ln570_14_reg_4884);

assign select_ln560_8_fu_4163_p3 = ((icmp_ln560_8_reg_4659_pp0_iter4_reg[0:0] == 1'b1) ? 16'd0 : select_ln570_16_reg_4889);

assign select_ln560_9_fu_4169_p3 = ((icmp_ln560_9_reg_4684_pp0_iter4_reg[0:0] == 1'b1) ? 16'd0 : select_ln570_18_reg_4894);

assign select_ln560_fu_4115_p3 = ((icmp_ln560_reg_4459_pp0_iter4_reg[0:0] == 1'b1) ? 16'd0 : select_ln570_reg_4849);

assign select_ln570_10_fu_2293_p3 = ((and_ln570_5_fu_2287_p2[0:0] == 1'b1) ? select_ln574_5_fu_2215_p3 : select_ln571_5_fu_2268_p3);

assign select_ln570_12_fu_2474_p3 = ((and_ln570_6_fu_2468_p2[0:0] == 1'b1) ? select_ln574_6_fu_2396_p3 : select_ln571_6_fu_2449_p3);

assign select_ln570_14_fu_2655_p3 = ((and_ln570_7_fu_2649_p2[0:0] == 1'b1) ? select_ln574_7_fu_2577_p3 : select_ln571_7_fu_2630_p3);

assign select_ln570_16_fu_2836_p3 = ((and_ln570_8_fu_2830_p2[0:0] == 1'b1) ? select_ln574_8_fu_2758_p3 : select_ln571_8_fu_2811_p3);

assign select_ln570_18_fu_3017_p3 = ((and_ln570_9_fu_3011_p2[0:0] == 1'b1) ? select_ln574_9_fu_2939_p3 : select_ln571_9_fu_2992_p3);

assign select_ln570_20_fu_3198_p3 = ((and_ln570_10_fu_3192_p2[0:0] == 1'b1) ? select_ln574_10_fu_3120_p3 : select_ln571_10_fu_3173_p3);

assign select_ln570_22_fu_3379_p3 = ((and_ln570_11_fu_3373_p2[0:0] == 1'b1) ? select_ln574_11_fu_3301_p3 : select_ln571_11_fu_3354_p3);

assign select_ln570_24_fu_3560_p3 = ((and_ln570_12_fu_3554_p2[0:0] == 1'b1) ? select_ln574_12_fu_3482_p3 : select_ln571_12_fu_3535_p3);

assign select_ln570_26_fu_3741_p3 = ((and_ln570_13_fu_3735_p2[0:0] == 1'b1) ? select_ln574_13_fu_3663_p3 : select_ln571_13_fu_3716_p3);

assign select_ln570_28_fu_3922_p3 = ((and_ln570_14_fu_3916_p2[0:0] == 1'b1) ? select_ln574_14_fu_3844_p3 : select_ln571_14_fu_3897_p3);

assign select_ln570_2_fu_1569_p3 = ((and_ln570_1_fu_1563_p2[0:0] == 1'b1) ? select_ln574_1_fu_1491_p3 : select_ln571_1_fu_1544_p3);

assign select_ln570_30_fu_4103_p3 = ((and_ln570_15_fu_4097_p2[0:0] == 1'b1) ? select_ln574_15_fu_4025_p3 : select_ln571_15_fu_4078_p3);

assign select_ln570_4_fu_1750_p3 = ((and_ln570_2_fu_1744_p2[0:0] == 1'b1) ? select_ln574_2_fu_1672_p3 : select_ln571_2_fu_1725_p3);

assign select_ln570_6_fu_1931_p3 = ((and_ln570_3_fu_1925_p2[0:0] == 1'b1) ? select_ln574_3_fu_1853_p3 : select_ln571_3_fu_1906_p3);

assign select_ln570_8_fu_2112_p3 = ((and_ln570_4_fu_2106_p2[0:0] == 1'b1) ? select_ln574_4_fu_2034_p3 : select_ln571_4_fu_2087_p3);

assign select_ln570_fu_1388_p3 = ((and_ln570_fu_1382_p2[0:0] == 1'b1) ? select_ln574_fu_1310_p3 : select_ln571_fu_1363_p3);

assign select_ln571_10_fu_3173_p3 = ((and_ln571_10_fu_3167_p2[0:0] == 1'b1) ? trunc_ln572_10_fu_3081_p1 : select_ln592_10_fu_3154_p3);

assign select_ln571_11_fu_3354_p3 = ((and_ln571_11_fu_3348_p2[0:0] == 1'b1) ? trunc_ln572_11_fu_3262_p1 : select_ln592_11_fu_3335_p3);

assign select_ln571_12_fu_3535_p3 = ((and_ln571_12_fu_3529_p2[0:0] == 1'b1) ? trunc_ln572_12_fu_3443_p1 : select_ln592_12_fu_3516_p3);

assign select_ln571_13_fu_3716_p3 = ((and_ln571_13_fu_3710_p2[0:0] == 1'b1) ? trunc_ln572_13_fu_3624_p1 : select_ln592_13_fu_3697_p3);

assign select_ln571_14_fu_3897_p3 = ((and_ln571_14_fu_3891_p2[0:0] == 1'b1) ? trunc_ln572_14_fu_3805_p1 : select_ln592_14_fu_3878_p3);

assign select_ln571_15_fu_4078_p3 = ((and_ln571_15_fu_4072_p2[0:0] == 1'b1) ? trunc_ln572_15_fu_3986_p1 : select_ln592_15_fu_4059_p3);

assign select_ln571_1_fu_1544_p3 = ((and_ln571_1_fu_1538_p2[0:0] == 1'b1) ? trunc_ln572_1_fu_1452_p1 : select_ln592_1_fu_1525_p3);

assign select_ln571_2_fu_1725_p3 = ((and_ln571_2_fu_1719_p2[0:0] == 1'b1) ? trunc_ln572_2_fu_1633_p1 : select_ln592_2_fu_1706_p3);

assign select_ln571_3_fu_1906_p3 = ((and_ln571_3_fu_1900_p2[0:0] == 1'b1) ? trunc_ln572_3_fu_1814_p1 : select_ln592_3_fu_1887_p3);

assign select_ln571_4_fu_2087_p3 = ((and_ln571_4_fu_2081_p2[0:0] == 1'b1) ? trunc_ln572_4_fu_1995_p1 : select_ln592_4_fu_2068_p3);

assign select_ln571_5_fu_2268_p3 = ((and_ln571_5_fu_2262_p2[0:0] == 1'b1) ? trunc_ln572_5_fu_2176_p1 : select_ln592_5_fu_2249_p3);

assign select_ln571_6_fu_2449_p3 = ((and_ln571_6_fu_2443_p2[0:0] == 1'b1) ? trunc_ln572_6_fu_2357_p1 : select_ln592_6_fu_2430_p3);

assign select_ln571_7_fu_2630_p3 = ((and_ln571_7_fu_2624_p2[0:0] == 1'b1) ? trunc_ln572_7_fu_2538_p1 : select_ln592_7_fu_2611_p3);

assign select_ln571_8_fu_2811_p3 = ((and_ln571_8_fu_2805_p2[0:0] == 1'b1) ? trunc_ln572_8_fu_2719_p1 : select_ln592_8_fu_2792_p3);

assign select_ln571_9_fu_2992_p3 = ((and_ln571_9_fu_2986_p2[0:0] == 1'b1) ? trunc_ln572_9_fu_2900_p1 : select_ln592_9_fu_2973_p3);

assign select_ln571_fu_1363_p3 = ((and_ln571_fu_1357_p2[0:0] == 1'b1) ? trunc_ln572_fu_1271_p1 : select_ln592_fu_1344_p3);

assign select_ln574_10_fu_3120_p3 = ((icmp_ln574_10_fu_3085_p2[0:0] == 1'b1) ? trunc_ln575_10_fu_3101_p1 : select_ln574_26_fu_3112_p3);

assign select_ln574_11_fu_3301_p3 = ((icmp_ln574_11_fu_3266_p2[0:0] == 1'b1) ? trunc_ln575_11_fu_3282_p1 : select_ln574_27_fu_3293_p3);

assign select_ln574_12_fu_3482_p3 = ((icmp_ln574_12_fu_3447_p2[0:0] == 1'b1) ? trunc_ln575_12_fu_3463_p1 : select_ln574_28_fu_3474_p3);

assign select_ln574_13_fu_3663_p3 = ((icmp_ln574_13_fu_3628_p2[0:0] == 1'b1) ? trunc_ln575_13_fu_3644_p1 : select_ln574_29_fu_3655_p3);

assign select_ln574_14_fu_3844_p3 = ((icmp_ln574_14_fu_3809_p2[0:0] == 1'b1) ? trunc_ln575_14_fu_3825_p1 : select_ln574_30_fu_3836_p3);

assign select_ln574_15_fu_4025_p3 = ((icmp_ln574_15_fu_3990_p2[0:0] == 1'b1) ? trunc_ln575_15_fu_4006_p1 : select_ln574_31_fu_4017_p3);

assign select_ln574_16_fu_1302_p3 = ((tmp_fu_1295_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln574_17_fu_1483_p3 = ((tmp_36_fu_1476_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln574_18_fu_1664_p3 = ((tmp_39_fu_1657_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln574_19_fu_1845_p3 = ((tmp_42_fu_1838_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln574_1_fu_1491_p3 = ((icmp_ln574_1_fu_1456_p2[0:0] == 1'b1) ? trunc_ln575_1_fu_1472_p1 : select_ln574_17_fu_1483_p3);

assign select_ln574_20_fu_2026_p3 = ((tmp_45_fu_2019_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln574_21_fu_2207_p3 = ((tmp_48_fu_2200_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln574_22_fu_2388_p3 = ((tmp_51_fu_2381_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln574_23_fu_2569_p3 = ((tmp_54_fu_2562_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln574_24_fu_2750_p3 = ((tmp_57_fu_2743_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln574_25_fu_2931_p3 = ((tmp_60_fu_2924_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln574_26_fu_3112_p3 = ((tmp_63_fu_3105_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln574_27_fu_3293_p3 = ((tmp_66_fu_3286_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln574_28_fu_3474_p3 = ((tmp_69_fu_3467_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln574_29_fu_3655_p3 = ((tmp_72_fu_3648_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln574_2_fu_1672_p3 = ((icmp_ln574_2_fu_1637_p2[0:0] == 1'b1) ? trunc_ln575_2_fu_1653_p1 : select_ln574_18_fu_1664_p3);

assign select_ln574_30_fu_3836_p3 = ((tmp_75_fu_3829_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln574_31_fu_4017_p3 = ((tmp_78_fu_4010_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln574_3_fu_1853_p3 = ((icmp_ln574_3_fu_1818_p2[0:0] == 1'b1) ? trunc_ln575_3_fu_1834_p1 : select_ln574_19_fu_1845_p3);

assign select_ln574_4_fu_2034_p3 = ((icmp_ln574_4_fu_1999_p2[0:0] == 1'b1) ? trunc_ln575_4_fu_2015_p1 : select_ln574_20_fu_2026_p3);

assign select_ln574_5_fu_2215_p3 = ((icmp_ln574_5_fu_2180_p2[0:0] == 1'b1) ? trunc_ln575_5_fu_2196_p1 : select_ln574_21_fu_2207_p3);

assign select_ln574_6_fu_2396_p3 = ((icmp_ln574_6_fu_2361_p2[0:0] == 1'b1) ? trunc_ln575_6_fu_2377_p1 : select_ln574_22_fu_2388_p3);

assign select_ln574_7_fu_2577_p3 = ((icmp_ln574_7_fu_2542_p2[0:0] == 1'b1) ? trunc_ln575_7_fu_2558_p1 : select_ln574_23_fu_2569_p3);

assign select_ln574_8_fu_2758_p3 = ((icmp_ln574_8_fu_2723_p2[0:0] == 1'b1) ? trunc_ln575_8_fu_2739_p1 : select_ln574_24_fu_2750_p3);

assign select_ln574_9_fu_2939_p3 = ((icmp_ln574_9_fu_2904_p2[0:0] == 1'b1) ? trunc_ln575_9_fu_2920_p1 : select_ln574_25_fu_2931_p3);

assign select_ln574_fu_1310_p3 = ((icmp_ln574_fu_1275_p2[0:0] == 1'b1) ? trunc_ln575_fu_1291_p1 : select_ln574_16_fu_1302_p3);

assign select_ln592_10_fu_3154_p3 = ((icmp_ln592_10_fu_3138_p2[0:0] == 1'b1) ? shl_ln593_10_fu_3148_p2 : 16'd0);

assign select_ln592_11_fu_3335_p3 = ((icmp_ln592_11_fu_3319_p2[0:0] == 1'b1) ? shl_ln593_11_fu_3329_p2 : 16'd0);

assign select_ln592_12_fu_3516_p3 = ((icmp_ln592_12_fu_3500_p2[0:0] == 1'b1) ? shl_ln593_12_fu_3510_p2 : 16'd0);

assign select_ln592_13_fu_3697_p3 = ((icmp_ln592_13_fu_3681_p2[0:0] == 1'b1) ? shl_ln593_13_fu_3691_p2 : 16'd0);

assign select_ln592_14_fu_3878_p3 = ((icmp_ln592_14_fu_3862_p2[0:0] == 1'b1) ? shl_ln593_14_fu_3872_p2 : 16'd0);

assign select_ln592_15_fu_4059_p3 = ((icmp_ln592_15_fu_4043_p2[0:0] == 1'b1) ? shl_ln593_15_fu_4053_p2 : 16'd0);

assign select_ln592_1_fu_1525_p3 = ((icmp_ln592_1_fu_1509_p2[0:0] == 1'b1) ? shl_ln593_1_fu_1519_p2 : 16'd0);

assign select_ln592_2_fu_1706_p3 = ((icmp_ln592_2_fu_1690_p2[0:0] == 1'b1) ? shl_ln593_2_fu_1700_p2 : 16'd0);

assign select_ln592_3_fu_1887_p3 = ((icmp_ln592_3_fu_1871_p2[0:0] == 1'b1) ? shl_ln593_3_fu_1881_p2 : 16'd0);

assign select_ln592_4_fu_2068_p3 = ((icmp_ln592_4_fu_2052_p2[0:0] == 1'b1) ? shl_ln593_4_fu_2062_p2 : 16'd0);

assign select_ln592_5_fu_2249_p3 = ((icmp_ln592_5_fu_2233_p2[0:0] == 1'b1) ? shl_ln593_5_fu_2243_p2 : 16'd0);

assign select_ln592_6_fu_2430_p3 = ((icmp_ln592_6_fu_2414_p2[0:0] == 1'b1) ? shl_ln593_6_fu_2424_p2 : 16'd0);

assign select_ln592_7_fu_2611_p3 = ((icmp_ln592_7_fu_2595_p2[0:0] == 1'b1) ? shl_ln593_7_fu_2605_p2 : 16'd0);

assign select_ln592_8_fu_2792_p3 = ((icmp_ln592_8_fu_2776_p2[0:0] == 1'b1) ? shl_ln593_8_fu_2786_p2 : 16'd0);

assign select_ln592_9_fu_2973_p3 = ((icmp_ln592_9_fu_2957_p2[0:0] == 1'b1) ? shl_ln593_9_fu_2967_p2 : 16'd0);

assign select_ln592_fu_1344_p3 = ((icmp_ln592_fu_1328_p2[0:0] == 1'b1) ? shl_ln593_fu_1338_p2 : 16'd0);

assign sext_ln570_10_fu_3072_p1 = sh_amt_10_fu_3064_p3;

assign sext_ln570_10cast_fu_3144_p1 = sext_ln570_10_fu_3072_p1[15:0];

assign sext_ln570_11_fu_3253_p1 = sh_amt_11_fu_3245_p3;

assign sext_ln570_11cast_fu_3325_p1 = sext_ln570_11_fu_3253_p1[15:0];

assign sext_ln570_12_fu_3434_p1 = sh_amt_12_fu_3426_p3;

assign sext_ln570_12cast_fu_3506_p1 = sext_ln570_12_fu_3434_p1[15:0];

assign sext_ln570_13_fu_3615_p1 = sh_amt_13_fu_3607_p3;

assign sext_ln570_13cast_fu_3687_p1 = sext_ln570_13_fu_3615_p1[15:0];

assign sext_ln570_14_fu_3796_p1 = sh_amt_14_fu_3788_p3;

assign sext_ln570_14cast_fu_3868_p1 = sext_ln570_14_fu_3796_p1[15:0];

assign sext_ln570_15_fu_3977_p1 = sh_amt_15_fu_3969_p3;

assign sext_ln570_15cast_fu_4049_p1 = sext_ln570_15_fu_3977_p1[15:0];

assign sext_ln570_1_fu_1443_p1 = sh_amt_1_fu_1435_p3;

assign sext_ln570_1cast_fu_1515_p1 = sext_ln570_1_fu_1443_p1[15:0];

assign sext_ln570_2_fu_1624_p1 = sh_amt_2_fu_1616_p3;

assign sext_ln570_2cast_fu_1696_p1 = sext_ln570_2_fu_1624_p1[15:0];

assign sext_ln570_3_fu_1805_p1 = sh_amt_3_fu_1797_p3;

assign sext_ln570_3cast_fu_1877_p1 = sext_ln570_3_fu_1805_p1[15:0];

assign sext_ln570_4_fu_1986_p1 = sh_amt_4_fu_1978_p3;

assign sext_ln570_4cast_fu_2058_p1 = sext_ln570_4_fu_1986_p1[15:0];

assign sext_ln570_5_fu_2167_p1 = sh_amt_5_fu_2159_p3;

assign sext_ln570_5cast_fu_2239_p1 = sext_ln570_5_fu_2167_p1[15:0];

assign sext_ln570_6_fu_2348_p1 = sh_amt_6_fu_2340_p3;

assign sext_ln570_6cast_fu_2420_p1 = sext_ln570_6_fu_2348_p1[15:0];

assign sext_ln570_7_fu_2529_p1 = sh_amt_7_fu_2521_p3;

assign sext_ln570_7cast_fu_2601_p1 = sext_ln570_7_fu_2529_p1[15:0];

assign sext_ln570_8_fu_2710_p1 = sh_amt_8_fu_2702_p3;

assign sext_ln570_8cast_fu_2782_p1 = sext_ln570_8_fu_2710_p1[15:0];

assign sext_ln570_9_fu_2891_p1 = sh_amt_9_fu_2883_p3;

assign sext_ln570_9cast_fu_2963_p1 = sext_ln570_9_fu_2891_p1[15:0];

assign sext_ln570_fu_1262_p1 = sh_amt_fu_1254_p3;

assign sext_ln570cast_fu_1334_p1 = sext_ln570_fu_1262_p1[15:0];

assign sh_amt_10_fu_3064_p3 = ((icmp_ln570_10_fu_3049_p2[0:0] == 1'b1) ? add_ln570_10_fu_3054_p2 : sub_ln570_10_fu_3059_p2);

assign sh_amt_11_fu_3245_p3 = ((icmp_ln570_11_fu_3230_p2[0:0] == 1'b1) ? add_ln570_11_fu_3235_p2 : sub_ln570_11_fu_3240_p2);

assign sh_amt_12_fu_3426_p3 = ((icmp_ln570_12_fu_3411_p2[0:0] == 1'b1) ? add_ln570_12_fu_3416_p2 : sub_ln570_12_fu_3421_p2);

assign sh_amt_13_fu_3607_p3 = ((icmp_ln570_13_fu_3592_p2[0:0] == 1'b1) ? add_ln570_13_fu_3597_p2 : sub_ln570_13_fu_3602_p2);

assign sh_amt_14_fu_3788_p3 = ((icmp_ln570_14_fu_3773_p2[0:0] == 1'b1) ? add_ln570_14_fu_3778_p2 : sub_ln570_14_fu_3783_p2);

assign sh_amt_15_fu_3969_p3 = ((icmp_ln570_15_fu_3954_p2[0:0] == 1'b1) ? add_ln570_15_fu_3959_p2 : sub_ln570_15_fu_3964_p2);

assign sh_amt_1_fu_1435_p3 = ((icmp_ln570_1_fu_1420_p2[0:0] == 1'b1) ? add_ln570_1_fu_1425_p2 : sub_ln570_1_fu_1430_p2);

assign sh_amt_2_fu_1616_p3 = ((icmp_ln570_2_fu_1601_p2[0:0] == 1'b1) ? add_ln570_2_fu_1606_p2 : sub_ln570_2_fu_1611_p2);

assign sh_amt_3_fu_1797_p3 = ((icmp_ln570_3_fu_1782_p2[0:0] == 1'b1) ? add_ln570_3_fu_1787_p2 : sub_ln570_3_fu_1792_p2);

assign sh_amt_4_fu_1978_p3 = ((icmp_ln570_4_fu_1963_p2[0:0] == 1'b1) ? add_ln570_4_fu_1968_p2 : sub_ln570_4_fu_1973_p2);

assign sh_amt_5_fu_2159_p3 = ((icmp_ln570_5_fu_2144_p2[0:0] == 1'b1) ? add_ln570_5_fu_2149_p2 : sub_ln570_5_fu_2154_p2);

assign sh_amt_6_fu_2340_p3 = ((icmp_ln570_6_fu_2325_p2[0:0] == 1'b1) ? add_ln570_6_fu_2330_p2 : sub_ln570_6_fu_2335_p2);

assign sh_amt_7_fu_2521_p3 = ((icmp_ln570_7_fu_2506_p2[0:0] == 1'b1) ? add_ln570_7_fu_2511_p2 : sub_ln570_7_fu_2516_p2);

assign sh_amt_8_fu_2702_p3 = ((icmp_ln570_8_fu_2687_p2[0:0] == 1'b1) ? add_ln570_8_fu_2692_p2 : sub_ln570_8_fu_2697_p2);

assign sh_amt_9_fu_2883_p3 = ((icmp_ln570_9_fu_2868_p2[0:0] == 1'b1) ? add_ln570_9_fu_2873_p2 : sub_ln570_9_fu_2878_p2);

assign sh_amt_fu_1254_p3 = ((icmp_ln570_fu_1239_p2[0:0] == 1'b1) ? add_ln570_fu_1244_p2 : sub_ln570_fu_1249_p2);

assign shl_ln593_10_fu_3148_p2 = trunc_ln572_10_fu_3081_p1 << sext_ln570_10cast_fu_3144_p1;

assign shl_ln593_11_fu_3329_p2 = trunc_ln572_11_fu_3262_p1 << sext_ln570_11cast_fu_3325_p1;

assign shl_ln593_12_fu_3510_p2 = trunc_ln572_12_fu_3443_p1 << sext_ln570_12cast_fu_3506_p1;

assign shl_ln593_13_fu_3691_p2 = trunc_ln572_13_fu_3624_p1 << sext_ln570_13cast_fu_3687_p1;

assign shl_ln593_14_fu_3872_p2 = trunc_ln572_14_fu_3805_p1 << sext_ln570_14cast_fu_3868_p1;

assign shl_ln593_15_fu_4053_p2 = trunc_ln572_15_fu_3986_p1 << sext_ln570_15cast_fu_4049_p1;

assign shl_ln593_1_fu_1519_p2 = trunc_ln572_1_fu_1452_p1 << sext_ln570_1cast_fu_1515_p1;

assign shl_ln593_2_fu_1700_p2 = trunc_ln572_2_fu_1633_p1 << sext_ln570_2cast_fu_1696_p1;

assign shl_ln593_3_fu_1881_p2 = trunc_ln572_3_fu_1814_p1 << sext_ln570_3cast_fu_1877_p1;

assign shl_ln593_4_fu_2062_p2 = trunc_ln572_4_fu_1995_p1 << sext_ln570_4cast_fu_2058_p1;

assign shl_ln593_5_fu_2243_p2 = trunc_ln572_5_fu_2176_p1 << sext_ln570_5cast_fu_2239_p1;

assign shl_ln593_6_fu_2424_p2 = trunc_ln572_6_fu_2357_p1 << sext_ln570_6cast_fu_2420_p1;

assign shl_ln593_7_fu_2605_p2 = trunc_ln572_7_fu_2538_p1 << sext_ln570_7cast_fu_2601_p1;

assign shl_ln593_8_fu_2786_p2 = trunc_ln572_8_fu_2719_p1 << sext_ln570_8cast_fu_2782_p1;

assign shl_ln593_9_fu_2967_p2 = trunc_ln572_9_fu_2900_p1 << sext_ln570_9cast_fu_2963_p1;

assign shl_ln593_fu_1338_p2 = trunc_ln572_fu_1271_p1 << sext_ln570cast_fu_1334_p1;

assign sub_ln570_10_fu_3059_p2 = (12'd10 - F2_10_reg_4716);

assign sub_ln570_11_fu_3240_p2 = (12'd10 - F2_11_reg_4741);

assign sub_ln570_12_fu_3421_p2 = (12'd10 - F2_12_reg_4766);

assign sub_ln570_13_fu_3602_p2 = (12'd10 - F2_13_reg_4791);

assign sub_ln570_14_fu_3783_p2 = (12'd10 - F2_14_reg_4816);

assign sub_ln570_15_fu_3964_p2 = (12'd10 - F2_15_reg_4841);

assign sub_ln570_1_fu_1430_p2 = (12'd10 - F2_1_reg_4491);

assign sub_ln570_2_fu_1611_p2 = (12'd10 - F2_2_reg_4516);

assign sub_ln570_3_fu_1792_p2 = (12'd10 - F2_3_reg_4541);

assign sub_ln570_4_fu_1973_p2 = (12'd10 - F2_4_reg_4566);

assign sub_ln570_5_fu_2154_p2 = (12'd10 - F2_5_reg_4591);

assign sub_ln570_6_fu_2335_p2 = (12'd10 - F2_6_reg_4616);

assign sub_ln570_7_fu_2516_p2 = (12'd10 - F2_7_reg_4641);

assign sub_ln570_8_fu_2697_p2 = (12'd10 - F2_8_reg_4666);

assign sub_ln570_9_fu_2878_p2 = (12'd10 - F2_9_reg_4691);

assign sub_ln570_fu_1249_p2 = (12'd10 - F2_reg_4466);

assign tmp_34_fu_1318_p4 = {{sh_amt_fu_1254_p3[11:4]}};

assign tmp_36_fu_1476_p3 = gmem0_addr_read_reg_4269_pp0_iter3_reg[32'd63];

assign tmp_37_fu_1499_p4 = {{sh_amt_1_fu_1435_p3[11:4]}};

assign tmp_39_fu_1657_p3 = gmem0_addr_read_reg_4269_pp0_iter3_reg[32'd95];

assign tmp_40_fu_1680_p4 = {{sh_amt_2_fu_1616_p3[11:4]}};

assign tmp_42_fu_1838_p3 = gmem0_addr_read_reg_4269_pp0_iter3_reg[32'd127];

assign tmp_43_fu_1861_p4 = {{sh_amt_3_fu_1797_p3[11:4]}};

assign tmp_45_fu_2019_p3 = gmem0_addr_read_reg_4269_pp0_iter3_reg[32'd159];

assign tmp_46_fu_2042_p4 = {{sh_amt_4_fu_1978_p3[11:4]}};

assign tmp_48_fu_2200_p3 = gmem0_addr_read_reg_4269_pp0_iter3_reg[32'd191];

assign tmp_49_fu_2223_p4 = {{sh_amt_5_fu_2159_p3[11:4]}};

assign tmp_51_fu_2381_p3 = gmem0_addr_read_reg_4269_pp0_iter3_reg[32'd223];

assign tmp_52_fu_2404_p4 = {{sh_amt_6_fu_2340_p3[11:4]}};

assign tmp_54_fu_2562_p3 = gmem0_addr_read_reg_4269_pp0_iter3_reg[32'd255];

assign tmp_55_fu_2585_p4 = {{sh_amt_7_fu_2521_p3[11:4]}};

assign tmp_57_fu_2743_p3 = gmem0_addr_read_reg_4269_pp0_iter3_reg[32'd287];

assign tmp_58_fu_2766_p4 = {{sh_amt_8_fu_2702_p3[11:4]}};

assign tmp_60_fu_2924_p3 = gmem0_addr_read_reg_4269_pp0_iter3_reg[32'd319];

assign tmp_61_fu_2947_p4 = {{sh_amt_9_fu_2883_p3[11:4]}};

assign tmp_63_fu_3105_p3 = gmem0_addr_read_reg_4269_pp0_iter3_reg[32'd351];

assign tmp_64_fu_3128_p4 = {{sh_amt_10_fu_3064_p3[11:4]}};

assign tmp_66_fu_3286_p3 = gmem0_addr_read_reg_4269_pp0_iter3_reg[32'd383];

assign tmp_67_fu_3309_p4 = {{sh_amt_11_fu_3245_p3[11:4]}};

assign tmp_69_fu_3467_p3 = gmem0_addr_read_reg_4269_pp0_iter3_reg[32'd415];

assign tmp_70_fu_3490_p4 = {{sh_amt_12_fu_3426_p3[11:4]}};

assign tmp_72_fu_3648_p3 = gmem0_addr_read_reg_4269_pp0_iter3_reg[32'd447];

assign tmp_73_fu_3671_p4 = {{sh_amt_13_fu_3607_p3[11:4]}};

assign tmp_75_fu_3829_p3 = gmem0_addr_read_reg_4269_pp0_iter3_reg[32'd479];

assign tmp_76_fu_3852_p4 = {{sh_amt_14_fu_3788_p3[11:4]}};

assign tmp_78_fu_4010_p3 = gmem0_addr_read_reg_4269_pp0_iter3_reg[32'd511];

assign tmp_79_fu_4033_p4 = {{sh_amt_15_fu_3969_p3[11:4]}};

assign tmp_fu_1295_p3 = gmem0_addr_read_reg_4269_pp0_iter3_reg[32'd31];

assign trunc_ln544_10_fu_943_p1 = ireg_10_fu_939_p1[62:0];

assign trunc_ln544_11_fu_989_p1 = ireg_11_fu_985_p1[62:0];

assign trunc_ln544_12_fu_1035_p1 = ireg_12_fu_1031_p1[62:0];

assign trunc_ln544_13_fu_1081_p1 = ireg_13_fu_1077_p1[62:0];

assign trunc_ln544_14_fu_1127_p1 = ireg_14_fu_1123_p1[62:0];

assign trunc_ln544_15_fu_1173_p1 = ireg_15_fu_1169_p1[62:0];

assign trunc_ln544_1_fu_529_p1 = ireg_1_fu_525_p1[62:0];

assign trunc_ln544_2_fu_575_p1 = ireg_2_fu_571_p1[62:0];

assign trunc_ln544_3_fu_621_p1 = ireg_3_fu_617_p1[62:0];

assign trunc_ln544_4_fu_667_p1 = ireg_4_fu_663_p1[62:0];

assign trunc_ln544_5_fu_713_p1 = ireg_5_fu_709_p1[62:0];

assign trunc_ln544_6_fu_759_p1 = ireg_6_fu_755_p1[62:0];

assign trunc_ln544_7_fu_805_p1 = ireg_7_fu_801_p1[62:0];

assign trunc_ln544_8_fu_851_p1 = ireg_8_fu_847_p1[62:0];

assign trunc_ln544_9_fu_897_p1 = ireg_9_fu_893_p1[62:0];

assign trunc_ln544_fu_483_p1 = ireg_fu_479_p1[62:0];

assign trunc_ln554_10_fu_969_p1 = ireg_10_fu_939_p1[51:0];

assign trunc_ln554_11_fu_1015_p1 = ireg_11_fu_985_p1[51:0];

assign trunc_ln554_12_fu_1061_p1 = ireg_12_fu_1031_p1[51:0];

assign trunc_ln554_13_fu_1107_p1 = ireg_13_fu_1077_p1[51:0];

assign trunc_ln554_14_fu_1153_p1 = ireg_14_fu_1123_p1[51:0];

assign trunc_ln554_15_fu_1199_p1 = ireg_15_fu_1169_p1[51:0];

assign trunc_ln554_1_fu_555_p1 = ireg_1_fu_525_p1[51:0];

assign trunc_ln554_2_fu_601_p1 = ireg_2_fu_571_p1[51:0];

assign trunc_ln554_3_fu_647_p1 = ireg_3_fu_617_p1[51:0];

assign trunc_ln554_4_fu_693_p1 = ireg_4_fu_663_p1[51:0];

assign trunc_ln554_5_fu_739_p1 = ireg_5_fu_709_p1[51:0];

assign trunc_ln554_6_fu_785_p1 = ireg_6_fu_755_p1[51:0];

assign trunc_ln554_7_fu_831_p1 = ireg_7_fu_801_p1[51:0];

assign trunc_ln554_8_fu_877_p1 = ireg_8_fu_847_p1[51:0];

assign trunc_ln554_9_fu_923_p1 = ireg_9_fu_893_p1[51:0];

assign trunc_ln554_fu_509_p1 = ireg_fu_479_p1[51:0];

assign trunc_ln572_10_fu_3081_p1 = man_V_32_fu_3042_p3[15:0];

assign trunc_ln572_11_fu_3262_p1 = man_V_35_fu_3223_p3[15:0];

assign trunc_ln572_12_fu_3443_p1 = man_V_38_fu_3404_p3[15:0];

assign trunc_ln572_13_fu_3624_p1 = man_V_41_fu_3585_p3[15:0];

assign trunc_ln572_14_fu_3805_p1 = man_V_44_fu_3766_p3[15:0];

assign trunc_ln572_15_fu_3986_p1 = man_V_47_fu_3947_p3[15:0];

assign trunc_ln572_1_fu_1452_p1 = man_V_5_fu_1413_p3[15:0];

assign trunc_ln572_2_fu_1633_p1 = man_V_8_fu_1594_p3[15:0];

assign trunc_ln572_3_fu_1814_p1 = man_V_11_fu_1775_p3[15:0];

assign trunc_ln572_4_fu_1995_p1 = man_V_14_fu_1956_p3[15:0];

assign trunc_ln572_5_fu_2176_p1 = man_V_17_fu_2137_p3[15:0];

assign trunc_ln572_6_fu_2357_p1 = man_V_20_fu_2318_p3[15:0];

assign trunc_ln572_7_fu_2538_p1 = man_V_23_fu_2499_p3[15:0];

assign trunc_ln572_8_fu_2719_p1 = man_V_26_fu_2680_p3[15:0];

assign trunc_ln572_9_fu_2900_p1 = man_V_29_fu_2861_p3[15:0];

assign trunc_ln572_fu_1271_p1 = man_V_2_fu_1232_p3[15:0];

assign trunc_ln575_10_fu_3101_p1 = ashr_ln575_10_fu_3095_p2[15:0];

assign trunc_ln575_11_fu_3282_p1 = ashr_ln575_11_fu_3276_p2[15:0];

assign trunc_ln575_12_fu_3463_p1 = ashr_ln575_12_fu_3457_p2[15:0];

assign trunc_ln575_13_fu_3644_p1 = ashr_ln575_13_fu_3638_p2[15:0];

assign trunc_ln575_14_fu_3825_p1 = ashr_ln575_14_fu_3819_p2[15:0];

assign trunc_ln575_15_fu_4006_p1 = ashr_ln575_15_fu_4000_p2[15:0];

assign trunc_ln575_1_fu_1472_p1 = ashr_ln575_1_fu_1466_p2[15:0];

assign trunc_ln575_2_fu_1653_p1 = ashr_ln575_2_fu_1647_p2[15:0];

assign trunc_ln575_3_fu_1834_p1 = ashr_ln575_3_fu_1828_p2[15:0];

assign trunc_ln575_4_fu_2015_p1 = ashr_ln575_4_fu_2009_p2[15:0];

assign trunc_ln575_5_fu_2196_p1 = ashr_ln575_5_fu_2190_p2[15:0];

assign trunc_ln575_6_fu_2377_p1 = ashr_ln575_6_fu_2371_p2[15:0];

assign trunc_ln575_7_fu_2558_p1 = ashr_ln575_7_fu_2552_p2[15:0];

assign trunc_ln575_8_fu_2739_p1 = ashr_ln575_8_fu_2733_p2[15:0];

assign trunc_ln575_9_fu_2920_p1 = ashr_ln575_9_fu_2914_p2[15:0];

assign trunc_ln575_fu_1291_p1 = ashr_ln575_fu_1285_p2[15:0];

assign trunc_ln9_fu_261_p1 = m_axi_gmem0_RDATA[31:0];

assign xor_ln560_10_fu_3162_p2 = (icmp_ln560_10_reg_4709 ^ 1'd1);

assign xor_ln560_11_fu_3343_p2 = (icmp_ln560_11_reg_4734 ^ 1'd1);

assign xor_ln560_12_fu_3524_p2 = (icmp_ln560_12_reg_4759 ^ 1'd1);

assign xor_ln560_13_fu_3705_p2 = (icmp_ln560_13_reg_4784 ^ 1'd1);

assign xor_ln560_14_fu_3886_p2 = (icmp_ln560_14_reg_4809 ^ 1'd1);

assign xor_ln560_15_fu_4067_p2 = (icmp_ln560_15_reg_4834 ^ 1'd1);

assign xor_ln560_1_fu_1533_p2 = (icmp_ln560_1_reg_4484 ^ 1'd1);

assign xor_ln560_2_fu_1714_p2 = (icmp_ln560_2_reg_4509 ^ 1'd1);

assign xor_ln560_3_fu_1895_p2 = (icmp_ln560_3_reg_4534 ^ 1'd1);

assign xor_ln560_4_fu_2076_p2 = (icmp_ln560_4_reg_4559 ^ 1'd1);

assign xor_ln560_5_fu_2257_p2 = (icmp_ln560_5_reg_4584 ^ 1'd1);

assign xor_ln560_6_fu_2438_p2 = (icmp_ln560_6_reg_4609 ^ 1'd1);

assign xor_ln560_7_fu_2619_p2 = (icmp_ln560_7_reg_4634 ^ 1'd1);

assign xor_ln560_8_fu_2800_p2 = (icmp_ln560_8_reg_4659 ^ 1'd1);

assign xor_ln560_9_fu_2981_p2 = (icmp_ln560_9_reg_4684 ^ 1'd1);

assign xor_ln560_fu_1352_p2 = (icmp_ln560_reg_4459 ^ 1'd1);

assign xor_ln571_10_fu_3186_p2 = (or_ln571_10_fu_3181_p2 ^ 1'd1);

assign xor_ln571_11_fu_3367_p2 = (or_ln571_11_fu_3362_p2 ^ 1'd1);

assign xor_ln571_12_fu_3548_p2 = (or_ln571_12_fu_3543_p2 ^ 1'd1);

assign xor_ln571_13_fu_3729_p2 = (or_ln571_13_fu_3724_p2 ^ 1'd1);

assign xor_ln571_14_fu_3910_p2 = (or_ln571_14_fu_3905_p2 ^ 1'd1);

assign xor_ln571_15_fu_4091_p2 = (or_ln571_15_fu_4086_p2 ^ 1'd1);

assign xor_ln571_1_fu_1557_p2 = (or_ln571_1_fu_1552_p2 ^ 1'd1);

assign xor_ln571_2_fu_1738_p2 = (or_ln571_2_fu_1733_p2 ^ 1'd1);

assign xor_ln571_3_fu_1919_p2 = (or_ln571_3_fu_1914_p2 ^ 1'd1);

assign xor_ln571_4_fu_2100_p2 = (or_ln571_4_fu_2095_p2 ^ 1'd1);

assign xor_ln571_5_fu_2281_p2 = (or_ln571_5_fu_2276_p2 ^ 1'd1);

assign xor_ln571_6_fu_2462_p2 = (or_ln571_6_fu_2457_p2 ^ 1'd1);

assign xor_ln571_7_fu_2643_p2 = (or_ln571_7_fu_2638_p2 ^ 1'd1);

assign xor_ln571_8_fu_2824_p2 = (or_ln571_8_fu_2819_p2 ^ 1'd1);

assign xor_ln571_9_fu_3005_p2 = (or_ln571_9_fu_3000_p2 ^ 1'd1);

assign xor_ln571_fu_1376_p2 = (or_ln571_fu_1371_p2 ^ 1'd1);

assign zext_ln455_10_fu_965_p1 = exp_tmp_10_fu_955_p4;

assign zext_ln455_11_fu_1011_p1 = exp_tmp_11_fu_1001_p4;

assign zext_ln455_12_fu_1057_p1 = exp_tmp_12_fu_1047_p4;

assign zext_ln455_13_fu_1103_p1 = exp_tmp_13_fu_1093_p4;

assign zext_ln455_14_fu_1149_p1 = exp_tmp_14_fu_1139_p4;

assign zext_ln455_15_fu_1195_p1 = exp_tmp_15_fu_1185_p4;

assign zext_ln455_1_fu_551_p1 = exp_tmp_1_fu_541_p4;

assign zext_ln455_2_fu_597_p1 = exp_tmp_2_fu_587_p4;

assign zext_ln455_3_fu_643_p1 = exp_tmp_3_fu_633_p4;

assign zext_ln455_4_fu_689_p1 = exp_tmp_4_fu_679_p4;

assign zext_ln455_5_fu_735_p1 = exp_tmp_5_fu_725_p4;

assign zext_ln455_6_fu_781_p1 = exp_tmp_6_fu_771_p4;

assign zext_ln455_7_fu_827_p1 = exp_tmp_7_fu_817_p4;

assign zext_ln455_8_fu_873_p1 = exp_tmp_8_fu_863_p4;

assign zext_ln455_9_fu_919_p1 = exp_tmp_9_fu_909_p4;

assign zext_ln455_fu_505_p1 = exp_tmp_fu_495_p4;

assign zext_ln558_10_fu_3032_p1 = p_Result_95_fu_3025_p3;

assign zext_ln558_11_fu_3213_p1 = p_Result_97_fu_3206_p3;

assign zext_ln558_12_fu_3394_p1 = p_Result_99_fu_3387_p3;

assign zext_ln558_13_fu_3575_p1 = p_Result_101_fu_3568_p3;

assign zext_ln558_14_fu_3756_p1 = p_Result_103_fu_3749_p3;

assign zext_ln558_15_fu_3937_p1 = p_Result_105_fu_3930_p3;

assign zext_ln558_1_fu_1403_p1 = p_Result_77_fu_1396_p3;

assign zext_ln558_2_fu_1584_p1 = p_Result_79_fu_1577_p3;

assign zext_ln558_3_fu_1765_p1 = p_Result_81_fu_1758_p3;

assign zext_ln558_4_fu_1946_p1 = p_Result_83_fu_1939_p3;

assign zext_ln558_5_fu_2127_p1 = p_Result_85_fu_2120_p3;

assign zext_ln558_6_fu_2308_p1 = p_Result_87_fu_2301_p3;

assign zext_ln558_7_fu_2489_p1 = p_Result_89_fu_2482_p3;

assign zext_ln558_8_fu_2670_p1 = p_Result_91_fu_2663_p3;

assign zext_ln558_9_fu_2851_p1 = p_Result_93_fu_2844_p3;

assign zext_ln558_fu_1222_p1 = p_Result_75_fu_1215_p3;

assign zext_ln575_10_fu_3091_p1 = $unsigned(sext_ln570_10_fu_3072_p1);

assign zext_ln575_11_fu_3272_p1 = $unsigned(sext_ln570_11_fu_3253_p1);

assign zext_ln575_12_fu_3453_p1 = $unsigned(sext_ln570_12_fu_3434_p1);

assign zext_ln575_13_fu_3634_p1 = $unsigned(sext_ln570_13_fu_3615_p1);

assign zext_ln575_14_fu_3815_p1 = $unsigned(sext_ln570_14_fu_3796_p1);

assign zext_ln575_15_fu_3996_p1 = $unsigned(sext_ln570_15_fu_3977_p1);

assign zext_ln575_1_fu_1462_p1 = $unsigned(sext_ln570_1_fu_1443_p1);

assign zext_ln575_2_fu_1643_p1 = $unsigned(sext_ln570_2_fu_1624_p1);

assign zext_ln575_3_fu_1824_p1 = $unsigned(sext_ln570_3_fu_1805_p1);

assign zext_ln575_4_fu_2005_p1 = $unsigned(sext_ln570_4_fu_1986_p1);

assign zext_ln575_5_fu_2186_p1 = $unsigned(sext_ln570_5_fu_2167_p1);

assign zext_ln575_6_fu_2367_p1 = $unsigned(sext_ln570_6_fu_2348_p1);

assign zext_ln575_7_fu_2548_p1 = $unsigned(sext_ln570_7_fu_2529_p1);

assign zext_ln575_8_fu_2729_p1 = $unsigned(sext_ln570_8_fu_2710_p1);

assign zext_ln575_9_fu_2910_p1 = $unsigned(sext_ln570_9_fu_2891_p1);

assign zext_ln575_fu_1281_p1 = $unsigned(sext_ln570_fu_1262_p1);

assign zext_ln5_fu_4111_p1 = i_2_reg_4260_pp0_iter4_reg;

endmodule //kernel_wrapper_read_input_Pipeline_VITIS_LOOP_5_1
