
ubuntu-preinstalled/sg_map:     file format elf32-littlearm


Disassembly of section .init:

00000764 <.init>:
 764:	push	{r3, lr}
 768:	bl	1124 <__snprintf_chk@plt+0x864>
 76c:	pop	{r3, pc}

Disassembly of section .plt:

00000770 <strcmp@plt-0x14>:
 770:	push	{lr}		; (str lr, [sp, #-4]!)
 774:	ldr	lr, [pc, #4]	; 780 <strcmp@plt-0x4>
 778:	add	lr, pc, lr
 77c:	ldr	pc, [lr, #8]!
 780:	andeq	r1, r1, r4, ror #15

00000784 <strcmp@plt>:
 784:	add	ip, pc, #0, 12
 788:	add	ip, ip, #69632	; 0x11000
 78c:	ldr	pc, [ip, #2020]!	; 0x7e4

00000790 <__cxa_finalize@plt>:
 790:	add	ip, pc, #0, 12
 794:	add	ip, ip, #69632	; 0x11000
 798:	ldr	pc, [ip, #2012]!	; 0x7dc

0000079c <free@plt>:
 79c:	add	ip, pc, #0, 12
 7a0:	add	ip, ip, #69632	; 0x11000
 7a4:	ldr	pc, [ip, #2004]!	; 0x7d4

000007a8 <stpcpy@plt>:
 7a8:	add	ip, pc, #0, 12
 7ac:	add	ip, ip, #69632	; 0x11000
 7b0:	ldr	pc, [ip, #1996]!	; 0x7cc

000007b4 <__stack_chk_fail@plt>:
 7b4:	add	ip, pc, #0, 12
 7b8:	add	ip, ip, #69632	; 0x11000
 7bc:	ldr	pc, [ip, #1988]!	; 0x7c4

000007c0 <perror@plt>:
 7c0:	add	ip, pc, #0, 12
 7c4:	add	ip, ip, #69632	; 0x11000
 7c8:	ldr	pc, [ip, #1980]!	; 0x7bc

000007cc <strcat@plt>:
 7cc:	add	ip, pc, #0, 12
 7d0:	add	ip, ip, #69632	; 0x11000
 7d4:	ldr	pc, [ip, #1972]!	; 0x7b4

000007d8 <ioctl@plt>:
 7d8:	add	ip, pc, #0, 12
 7dc:	add	ip, ip, #69632	; 0x11000
 7e0:	ldr	pc, [ip, #1964]!	; 0x7ac

000007e4 <strcpy@plt>:
 7e4:	add	ip, pc, #0, 12
 7e8:	add	ip, ip, #69632	; 0x11000
 7ec:	ldr	pc, [ip, #1956]!	; 0x7a4

000007f0 <open64@plt>:
 7f0:	add	ip, pc, #0, 12
 7f4:	add	ip, ip, #69632	; 0x11000
 7f8:	ldr	pc, [ip, #1948]!	; 0x79c

000007fc <puts@plt>:
 7fc:			; <UNDEFINED> instruction: 0xe7fd4778
 800:	add	ip, pc, #0, 12
 804:	add	ip, ip, #69632	; 0x11000
 808:	ldr	pc, [ip, #1936]!	; 0x790

0000080c <__libc_start_main@plt>:
 80c:	add	ip, pc, #0, 12
 810:	add	ip, ip, #69632	; 0x11000
 814:	ldr	pc, [ip, #1928]!	; 0x788

00000818 <__gmon_start__@plt>:
 818:	add	ip, pc, #0, 12
 81c:	add	ip, ip, #69632	; 0x11000
 820:	ldr	pc, [ip, #1920]!	; 0x780

00000824 <exit@plt>:
 824:	add	ip, pc, #0, 12
 828:	add	ip, ip, #69632	; 0x11000
 82c:	ldr	pc, [ip, #1912]!	; 0x778

00000830 <__errno_location@plt>:
 830:	add	ip, pc, #0, 12
 834:	add	ip, ip, #69632	; 0x11000
 838:	ldr	pc, [ip, #1904]!	; 0x770

0000083c <__sprintf_chk@plt>:
 83c:	add	ip, pc, #0, 12
 840:	add	ip, ip, #69632	; 0x11000
 844:	ldr	pc, [ip, #1896]!	; 0x768

00000848 <__isoc99_sscanf@plt>:
 848:	add	ip, pc, #0, 12
 84c:	add	ip, ip, #69632	; 0x11000
 850:	ldr	pc, [ip, #1888]!	; 0x760

00000854 <putchar@plt>:
 854:	add	ip, pc, #0, 12
 858:	add	ip, ip, #69632	; 0x11000
 85c:	ldr	pc, [ip, #1880]!	; 0x758

00000860 <__printf_chk@plt>:
 860:	add	ip, pc, #0, 12
 864:	add	ip, ip, #69632	; 0x11000
 868:	ldr	pc, [ip, #1872]!	; 0x750

0000086c <__fprintf_chk@plt>:
 86c:	add	ip, pc, #0, 12
 870:	add	ip, ip, #69632	; 0x11000
 874:	ldr	pc, [ip, #1864]!	; 0x748

00000878 <sg_ll_inquiry@plt>:
 878:	add	ip, pc, #0, 12
 87c:	add	ip, ip, #69632	; 0x11000
 880:	ldr	pc, [ip, #1856]!	; 0x740

00000884 <scandir64@plt>:
 884:	add	ip, pc, #0, 12
 888:	add	ip, ip, #69632	; 0x11000
 88c:	ldr	pc, [ip, #1848]!	; 0x738

00000890 <__xstat64@plt>:
 890:	add	ip, pc, #0, 12
 894:	add	ip, ip, #69632	; 0x11000
 898:	ldr	pc, [ip, #1840]!	; 0x730

0000089c <strncmp@plt>:
 89c:	add	ip, pc, #0, 12
 8a0:	add	ip, ip, #69632	; 0x11000
 8a4:	ldr	pc, [ip, #1832]!	; 0x728

000008a8 <abort@plt>:
 8a8:	add	ip, pc, #0, 12
 8ac:	add	ip, ip, #69632	; 0x11000
 8b0:	ldr	pc, [ip, #1824]!	; 0x720

000008b4 <close@plt>:
 8b4:	add	ip, pc, #0, 12
 8b8:	add	ip, ip, #69632	; 0x11000
 8bc:	ldr	pc, [ip, #1816]!	; 0x718

000008c0 <__snprintf_chk@plt>:
 8c0:	add	ip, pc, #0, 12
 8c4:	add	ip, ip, #69632	; 0x11000
 8c8:	ldr	pc, [ip, #1808]!	; 0x710

Disassembly of section .text:

000008cc <.text>:
     8cc:	svcmi	0x00f0e92d
     8d0:	stc	8, cr2, [sp, #-4]!
     8d4:			; <UNDEFINED> instruction: 0xf8df8b02
     8d8:			; <UNDEFINED> instruction: 0xf8df26f8
     8dc:	ldrbtmi	r3, [sl], #-1784	; 0xfffff908
     8e0:	ldmpl	r3, {r0, r1, r2, r6, r7, ip, sp, pc}^
     8e4:	movtls	r6, #22555	; 0x581b
     8e8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
     8ec:	usatcc	pc, #8, pc, asr #17	; <UNPREDICTABLE>
     8f0:	movwls	r4, #25723	; 0x647b
     8f4:	tsthi	r0, #64, 6	; <UNPREDICTABLE>
     8f8:	usatvs	pc, #0, pc, asr #17	; <UNPREDICTABLE>
     8fc:			; <UNDEFINED> instruction: 0xf8df2300
     900:	strcs	r5, [r1], #-1760	; 0xfffff920
     904:			; <UNDEFINED> instruction: 0xf8df447e
     908:			; <UNDEFINED> instruction: 0xf8dfb6dc
     90c:	ldrbtmi	r2, [sp], #-1756	; 0xfffff924
     910:	ldrbtmi	r9, [fp], #783	; 0x30f
     914:	movwmi	lr, #47565	; 0xb9cd
     918:	stmib	sp, {r3, r7, r9, sl, lr}^
     91c:	strmi	r3, [r1], sp, lsl #6
     920:	ldrbtmi	r9, [sl], #-775	; 0xfffffcf9
     924:	ldrtmi	r9, [r3], -r9, lsl #6
     928:			; <UNDEFINED> instruction: 0x4626469a
     92c:			; <UNDEFINED> instruction: 0xf8589205
     930:	ldmdavc	fp!, {r2, r8, r9, sl, fp, ip, sp, lr}
     934:	andsle	r2, r1, sp, lsr #22
     938:			; <UNDEFINED> instruction: 0x46284639
     93c:	svc	0x0022f7ff
     940:			; <UNDEFINED> instruction: 0xf0002800
     944:			; <UNDEFINED> instruction: 0x463981b7
     948:			; <UNDEFINED> instruction: 0xf7ff4650
     94c:	stmdacs	r0, {r2, r3, r4, r8, r9, sl, fp, sp, lr, pc}
     950:	bicshi	pc, fp, r0, asr #32
     954:	andls	r2, fp, r1, lsl #6
     958:	rsc	r9, r4, sp, lsl #6
     95c:	stmdbcs	lr!, {r0, r3, r4, r5, r6, fp, ip, sp, lr}^
     960:	sbcshi	pc, ip, r0
     964:	mvnle	r2, sp, lsr #22
     968:	stmdbcs	r1!, {r0, r3, r4, r5, r6, fp, ip, sp, lr}^
     96c:	rschi	pc, r0, r0
     970:	mvnle	r2, sp, lsr #22
     974:	ldmdbcs	r8!, {r0, r3, r4, r5, r6, fp, ip, sp, lr}^
     978:	cmnhi	r6, r0	; <UNPREDICTABLE>
     97c:	bicsle	r2, fp, sp, lsr #22
     980:	blcs	1a5eb74 <__snprintf_chk@plt+0x1a5e2b4>
     984:	ldmvc	fp!, {r3, r4, r6, r7, r8, ip, lr, pc}
     988:	bicsle	r2, r5, r0, lsl #22
     98c:	movwcs	r3, #5121	; 0x1401
     990:	movwls	r4, #30113	; 0x75a1
     994:	ldrtmi	sp, [r1], fp, asr #3
     998:			; <UNDEFINED> instruction: 0x5650f8df
     99c:	andcs	sl, r3, r2, lsl ip
     9a0:			; <UNDEFINED> instruction: 0x4622447d
     9a4:			; <UNDEFINED> instruction: 0xf7ff4629
     9a8:	stmdacs	r0, {r2, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
     9ac:	blls	5b75cc <__snprintf_chk@plt+0x5b6d0c>
     9b0:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
     9b4:	svcmi	0x0080f5b3
     9b8:	mvnshi	pc, r0
     9bc:			; <UNDEFINED> instruction: 0x1630f8df
     9c0:	andcs	r4, r3, r2, lsr #12
     9c4:			; <UNDEFINED> instruction: 0xf7ff4479
     9c8:	stmdacs	r0, {r2, r5, r6, r8, r9, sl, fp, sp, lr, pc}
     9cc:	mvnhi	pc, r0
     9d0:			; <UNDEFINED> instruction: 0xf8df2300
     9d4:	ldrmi	r5, [sl], -r0, lsr #12
     9d8:			; <UNDEFINED> instruction: 0xf8df9308
     9dc:	ldrbtmi	r3, [sp], #-1564	; 0xfffff9e4
     9e0:			; <UNDEFINED> instruction: 0xb618f8df
     9e4:	ldrbtmi	r3, [fp], #-1292	; 0xfffffaf4
     9e8:	blcc	52438 <__snprintf_chk@plt+0x51b78>
     9ec:	movwls	r4, #21755	; 0x54fb
     9f0:			; <UNDEFINED> instruction: 0xf04f4617
     9f4:	andls	r3, sl, #-67108861	; 0xfc000003
     9f8:	eors	r9, r5, r6, lsl #6
     9fc:	fstmiaxpl	r3!, {d25-d26}	;@ Deprecated
     a00:			; <UNDEFINED> instruction: 0xf10db34b
     a04:			; <UNDEFINED> instruction: 0xf8df08d4
     a08:	movwcs	r1, #5624	; 0x15f8
     a0c:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
     a10:			; <UNDEFINED> instruction: 0xf0004640
     a14:			; <UNDEFINED> instruction: 0xf44ffc71
     a18:	strbmi	r6, [r0], -r0, lsl #2
     a1c:	mcr	7, 7, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
     a20:	ble	dc8240 <__snprintf_chk@plt+0xdc7980>
     a24:	svc	0x0004f7ff
     a28:	blcs	41aa3c <__snprintf_chk@plt+0x41a17c>
     a2c:			; <UNDEFINED> instruction: 0xf06fbf04
     a30:			; <UNDEFINED> instruction: 0xf8450301
     a34:	andle	r3, lr, ip, lsl #24
     a38:	andeq	pc, r4, #35	; 0x23
     a3c:	beq	7ce6c <__snprintf_chk@plt+0x7c5ac>
     a40:	svclt	0x00182b13
     a44:	cmnle	sl, r2, lsl #20
     a48:	movwcc	r9, #6920	; 0x1b08
     a4c:			; <UNDEFINED> instruction: 0xf04f9308
     a50:			; <UNDEFINED> instruction: 0xf84533ff
     a54:			; <UNDEFINED> instruction: 0xf1ba3c0c
     a58:	svclt	0x00d80f04
     a5c:	svcpl	0x0080f5b4
     a60:	addhi	pc, sp, r0, lsl #5
     a64:	strtmi	r3, [r7], -r8, asr #10
     a68:	ldrdcc	pc, [r0, -fp]
     a6c:	blcs	7c64 <__snprintf_chk@plt+0x73a4>
     a70:			; <UNDEFINED> instruction: 0xf10dd1c4
     a74:			; <UNDEFINED> instruction: 0xf8df08d4
     a78:	strbmi	r1, [fp], -ip, lsl #11
     a7c:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
     a80:			; <UNDEFINED> instruction: 0xf0004640
     a84:			; <UNDEFINED> instruction: 0xf44ffc39
     a88:	strbmi	r6, [r0], -r0, lsl #2
     a8c:	mrc	7, 5, APSR_nzcv, cr0, cr15, {7}
     a90:	blle	ff1c82b0 <__snprintf_chk@plt+0xff1c79f0>
     a94:	vmax.s8	d20, d2, d26
     a98:			; <UNDEFINED> instruction: 0xf7ff2176
     a9c:	stmdacs	r0, {r1, r2, r3, r4, r7, r9, sl, fp, sp, lr, pc}
     aa0:	msrhi	(UNDEF: 106), r0
     aa4:	blcs	276c8 <__snprintf_chk@plt+0x26e08>
     aa8:	rschi	pc, r5, r0, asr #32
     aac:	strls	r2, [r6, -r1, lsl #6]
     ab0:	stccc	8, cr15, [ip], {69}	; 0x45
     ab4:	mvnscc	pc, #79	; 0x4f
     ab8:	stccc	8, cr15, [r4], {69}	; 0x45
     abc:			; <UNDEFINED> instruction: 0xf7ff4630
     ac0:			; <UNDEFINED> instruction: 0xf1baeefa
     ac4:	svclt	0x00d80f04
     ac8:	svcpl	0x0080f5b4
     acc:	stmdacs	r0, {r0, r1, r2, r4, r6, r9, fp, ip, lr, pc}
     ad0:			; <UNDEFINED> instruction: 0xf8dfdac8
     ad4:	vst3.8	{d20,d22,d24}, [pc :256], r4
     ad8:			; <UNDEFINED> instruction: 0xf8df7380
     adc:			; <UNDEFINED> instruction: 0x46190530
     ae0:	ldrbtmi	r2, [ip], #-513	; 0xfffffdff
     ae4:			; <UNDEFINED> instruction: 0xf8cd4478
     ae8:	strls	r8, [r0], #-4
     aec:	mcr	7, 7, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
     af0:	ldreq	pc, [ip, #-2271]	; 0xfffff721
     af4:			; <UNDEFINED> instruction: 0xf7ff4478
     af8:	andcs	lr, pc, r4, ror #28
     afc:	ldrcs	pc, [r4, #-2271]	; 0xfffff721
     b00:	ldrbcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
     b04:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
     b08:	blls	115ab78 <__snprintf_chk@plt+0x115a2b8>
     b0c:			; <UNDEFINED> instruction: 0xf040405a
     b10:	sublt	r8, r7, r9, asr r2
     b14:	blhi	bbe10 <__snprintf_chk@plt+0xbb550>
     b18:	svchi	0x00f0e8bd
     b1c:	stmdbcs	r0, {r0, r3, r4, r5, r7, fp, ip, sp, lr}
     b20:	svcge	0x0020f47f
     b24:	strcc	r2, [r1], #-1537	; 0xfffff9ff
     b28:			; <UNDEFINED> instruction: 0xf47f45a1
     b2c:	ldr	sl, [r2, -r0, lsl #30]!
     b30:	submi	r7, r1, #184, 16	; 0xb80000
     b34:			; <UNDEFINED> instruction: 0xf47f2800
     b38:			; <UNDEFINED> instruction: 0x460eaf1b
     b3c:			; <UNDEFINED> instruction: 0xf8dfe7f3
     b40:	blcs	359ea8 <__snprintf_chk@plt+0x3595e8>
     b44:	ldrbvc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
     b48:	orrvc	pc, r0, #1325400064	; 0x4f000000
     b4c:			; <UNDEFINED> instruction: 0xf04f447e
     b50:	ldrbtmi	r0, [pc], #-513	; b58 <__snprintf_chk@plt+0x298>
     b54:	svcls	0x000a9700
     b58:			; <UNDEFINED> instruction: 0x46304619
     b5c:	andhi	pc, r4, sp, asr #17
     b60:	ldrmi	fp, [r7], -r8, lsl #30
     b64:			; <UNDEFINED> instruction: 0xf7ff970a
     b68:	ldrtmi	lr, [r0], -ip, lsr #29
     b6c:	mcr	7, 1, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
     b70:	svceq	0x0004f1ba
     b74:			; <UNDEFINED> instruction: 0xf5b4bfd8
     b78:			; <UNDEFINED> instruction: 0xf6ff5f80
     b7c:	blls	22c950 <__snprintf_chk@plt+0x22c090>
     b80:	svclt	0x00b82b04
     b84:	ldrmi	r2, [sl, #772]	; 0x304
     b88:	msrhi	(UNDEF: 125), r0
     b8c:	movwcc	r9, #6918	; 0x1b06
     b90:			; <UNDEFINED> instruction: 0x81bdf000
     b94:	blcs	277c8 <__snprintf_chk@plt+0x26f08>
     b98:	cmnhi	pc, r0, asr #32	; <UNPREDICTABLE>
     b9c:	blcs	277d4 <__snprintf_chk@plt+0x26f14>
     ba0:	cmnhi	fp, r0, asr #32	; <UNPREDICTABLE>
     ba4:	blcs	277e8 <__snprintf_chk@plt+0x26f28>
     ba8:	orrhi	pc, r5, r0, asr #32
     bac:	blcs	277ec <__snprintf_chk@plt+0x26f2c>
     bb0:	orrhi	pc, lr, r0, asr #32
     bb4:	blcs	277f0 <__snprintf_chk@plt+0x26f30>
     bb8:	orrshi	pc, r7, r0, asr #32
     bbc:	movwcc	r9, #6918	; 0x1b06
     bc0:	addshi	pc, r5, r0
     bc4:	strcs	r9, [r0], #-2825	; 0xfffff4f7
     bc8:	blcs	273e8 <__snprintf_chk@plt+0x26b28>
     bcc:	ldrbcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
     bd0:	ldrblt	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
     bd4:	stmdaeq	r1, {r1, r8, ip, sp, lr, pc}
     bd8:			; <UNDEFINED> instruction: 0xf8df447b
     bdc:			; <UNDEFINED> instruction: 0xf8df044c
     be0:	ldrbtmi	r2, [fp], #1100	; 0x44c
     be4:	strbne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
     be8:	ldrmi	fp, [fp], r8, lsl #30
     bec:	strbcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
     bf0:			; <UNDEFINED> instruction: 0xf8df4478
     bf4:	ldrbtmi	r5, [sl], #-1092	; 0xfffffbbc
     bf8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
     bfc:	ldrtvc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
     c00:	sadd16mi	fp, r3, r8
     c04:	ldrtge	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
     c08:	svclt	0x0018447d
     c0c:	cfmadd32	mvax0, mvfx4, mvfx8, mvfx1
     c10:	vmov	s16, r3
     c14:			; <UNDEFINED> instruction: 0xf8df1a90
     c18:	ldrbtmi	r3, [pc], #-1068	; c20 <__snprintf_chk@plt+0x360>
     c1c:	strcc	r4, [ip, #-1274]!	; 0xfffffb06
     c20:	movwls	r4, #21627	; 0x547b
     c24:	ldrdcc	pc, [r0, -r7]
     c28:	rsbsle	r2, pc, r0, lsl #22
     c2c:	ldrcc	pc, [r8], #-2271	; 0xfffff721
     c30:	cfstrdpl	mvd4, [r3], #492	; 0x1ec
     c34:	subsle	r2, r6, r0, lsl #22
     c38:	ldrne	pc, [r0], #-2271	; 0xfffff721
     c3c:	movwcs	sl, #7733	; 0x1e35
     c40:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
     c44:			; <UNDEFINED> instruction: 0xf0004630
     c48:			; <UNDEFINED> instruction: 0x4632fb57
     c4c:	andcs	r4, r1, r1, asr r6
     c50:	mcr	7, 0, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
     c54:	stccc	8, cr15, [ip], #-340	; 0xfffffeac
     c58:	blcs	cd868 <__snprintf_chk@plt+0xccfa8>
     c5c:			; <UNDEFINED> instruction: 0x81b4f200
     c60:			; <UNDEFINED> instruction: 0xf003e8df
     c64:	ldccs	7, cr4, [sl], #-308	; 0xfffffecc
     c68:	stmdbcs	r0, {r0, r3, r4, r5, r7, fp, ip, sp, lr}
     c6c:	mcrge	4, 4, pc, cr6, cr15, {3}	; <UNPREDICTABLE>
     c70:	movwls	r2, #37633	; 0x9301
     c74:	movwcs	lr, #1879	; 0x757
     c78:	ldrmi	r2, [sl], -r1
     c7c:	ldrmi	r9, [r9], -r2
     c80:	movwls	r2, #12324	; 0x3024
     c84:	stmdage	ip!, {r0, ip, pc}
     c88:	ldrtmi	r9, [r0], -r0
     c8c:	ldcl	7, cr15, [r4, #1020]!	; 0x3fc
     c90:			; <UNDEFINED> instruction: 0xf47f2800
     c94:	blge	bac8c8 <__snprintf_chk@plt+0xbac008>
     c98:			; <UNDEFINED> instruction: 0xf10d9a34
     c9c:	blgt	c3fa4 <__snprintf_chk@plt+0xc36e4>
     ca0:	eorvs	r6, r8, #-1476395006	; 0xa8000002
     ca4:	ldm	ip!, {r0, r3, r5, r6, r9, sp, lr}
     ca8:	adcvs	r0, r8, #15
     cac:			; <UNDEFINED> instruction: 0x632a62e9
     cb0:	ldrbt	r6, [fp], fp, ror #6
     cb4:	andls	r2, fp, r1, lsl #6
     cb8:	ldr	r9, [r4, -ip, lsl #6]!
     cbc:	blcs	278e8 <__snprintf_chk@plt+0x27028>
     cc0:	sbcshi	pc, sl, r0, asr #32
     cc4:	stccc	8, cr15, [r8], #-340	; 0xfffffeac
     cc8:	blcs	10f8d4 <__snprintf_chk@plt+0x10f014>
     ccc:	ldm	pc, {r0, r2, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
     cd0:	bllt	dbcce4 <__snprintf_chk@plt+0xdbc424>
     cd4:	addeq	r9, lr, ip, lsr #27
     cd8:	andcs	r4, r1, r9, asr r6
     cdc:	stcl	7, cr15, [r0, #1020]	; 0x3fc
     ce0:			; <UNDEFINED> instruction: 0xf7ff200a
     ce4:	strcc	lr, [r1], #-3512	; 0xfffff248
     ce8:	strmi	r3, [r0, #1352]!	; 0x548
     cec:	mulcs	r0, sl, r1
     cf0:	cdp	7, 1, cr14, cr8, cr4, {0}
     cf4:	mulcs	r1, r0, sl
     cf8:	ldc	7, cr15, [r2, #1020]!	; 0x3fc
     cfc:	mrc	7, 0, lr, cr8, cr0, {7}
     d00:	andcs	r1, r1, r0, lsl sl
     d04:	stc	7, cr15, [ip, #1020]!	; 0x3fc
     d08:	ldrtmi	lr, [r9], -sl, ror #15
     d0c:			; <UNDEFINED> instruction: 0xf7ff4658
     d10:	stmdacs	r0, {r1, r3, r4, r5, r8, sl, fp, sp, lr, pc}
     d14:	stmdals	r5, {r1, r3, r6, ip, lr, pc}
     d18:			; <UNDEFINED> instruction: 0xf7ff4639
     d1c:	stmdacs	r0, {r2, r4, r5, r8, sl, fp, sp, lr, pc}
     d20:	tsthi	r1, r0, asr #32	; <UNPREDICTABLE>
     d24:	andls	r2, fp, r1, lsl #6
     d28:	ldrbt	r9, [ip], lr, lsl #6
     d2c:	stmibmi	r8, {r0, r2, r4, r5, r9, sl, fp, sp, pc}^
     d30:	strtmi	r4, [r2], -fp, asr #12
     d34:			; <UNDEFINED> instruction: 0x46304479
     d38:	blx	ff7bcd40 <__snprintf_chk@plt+0xff7bc480>
     d3c:	stmibmi	r5, {r0, r2, r7, r8, r9, sl, sp, lr, pc}^
     d40:			; <UNDEFINED> instruction: 0xf8554630
     d44:	movwcs	r2, #3108	; 0xc24
     d48:			; <UNDEFINED> instruction: 0xf0004479
     d4c:	stmibmi	r2, {r0, r2, r4, r6, r7, r9, fp, ip, sp, lr, pc}^
     d50:	andcs	r4, r1, r2, lsr r6
     d54:			; <UNDEFINED> instruction: 0xf7ff4479
     d58:	blls	1fc370 <__snprintf_chk@plt+0x1fbab0>
     d5c:	adcsle	r2, pc, r0, lsl #22
     d60:			; <UNDEFINED> instruction: 0xf10549be
     d64:			; <UNDEFINED> instruction: 0xf1050218
     d68:	andls	r0, r0, #8, 6	; 0x20000000
     d6c:			; <UNDEFINED> instruction: 0x462a4479
     d70:			; <UNDEFINED> instruction: 0xf7ff2001
     d74:			; <UNDEFINED> instruction: 0xe7b3ed76
     d78:			; <UNDEFINED> instruction: 0xf44f4fb9
     d7c:			; <UNDEFINED> instruction: 0xf8df7380
     d80:	andcs	ip, r1, #228, 4	; 0x4000000e
     d84:			; <UNDEFINED> instruction: 0x4619447f
     d88:			; <UNDEFINED> instruction: 0xf8cd44fc
     d8c:	ldrtmi	r8, [r8], -r4
     d90:	andgt	pc, r0, sp, asr #17
     d94:			; <UNDEFINED> instruction: 0xf7ff4492
     d98:			; <UNDEFINED> instruction: 0x4638ed94
     d9c:	ldc	7, cr15, [r0, #-1020]	; 0xfffffc04
     da0:	ldmmi	r1!, {r2, r3, r7, r9, sl, sp, lr, pc}
     da4:			; <UNDEFINED> instruction: 0xf7ff4478
     da8:	ldr	lr, [r1], -ip, lsr #26
     dac:	andls	r2, fp, r1, lsl #6
     db0:	ldrt	r9, [r8], pc, lsl #6
     db4:	strtmi	r4, [r8], -sp, lsr #21
     db8:	movwcs	sl, #2321	; 0x911
     dbc:			; <UNDEFINED> instruction: 0xf7ff447a
     dc0:	cdpne	13, 0, cr14, cr5, cr2, {3}
     dc4:	adcshi	pc, sl, r0, asr #5
     dc8:			; <UNDEFINED> instruction: 0x2600bf18
     dcc:	blls	474df0 <__snprintf_chk@plt+0x474530>
     dd0:	eoreq	pc, r6, r3, asr r8	; <UNPREDICTABLE>
     dd4:			; <UNDEFINED> instruction: 0xf7ff3601
     dd8:	adcsmi	lr, r5, #57856	; 0xe200
     ddc:	ldmdals	r1, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
     de0:	ldcl	7, cr15, [ip], {255}	; 0xff
     de4:	ldrbtmi	r4, [fp], #-2978	; 0xfffff45e
     de8:	smlabtpl	r0, r3, r8, pc	; <UNPREDICTABLE>
     dec:	stmibmi	r1!, {r1, r2, r5, r6, r7, r8, sl, sp, lr, pc}
     df0:			; <UNDEFINED> instruction: 0xf8554630
     df4:	movwcs	r2, #7204	; 0x1c24
     df8:			; <UNDEFINED> instruction: 0xf0004479
     dfc:	ldmibmi	lr, {r0, r2, r3, r4, r5, r6, r9, fp, ip, sp, lr, pc}
     e00:	andcs	r4, r1, r2, lsr r6
     e04:			; <UNDEFINED> instruction: 0xf7ff4479
     e08:	str	lr, [r6, ip, lsr #26]!
     e0c:			; <UNDEFINED> instruction: 0x4630499b
     e10:	stccs	8, cr15, [r4], #-340	; 0xfffffeac
     e14:	ldrbtmi	r2, [r9], #-769	; 0xfffffcff
     e18:	blx	1bbce20 <__snprintf_chk@plt+0x1bbc560>
     e1c:			; <UNDEFINED> instruction: 0x46324998
     e20:	ldrbtmi	r2, [r9], #-1
     e24:	ldc	7, cr15, [ip, #-1020]	; 0xfffffc04
     e28:	ldmibmi	r6, {r0, r1, r2, r4, r7, r8, r9, sl, sp, lr, pc}
     e2c:			; <UNDEFINED> instruction: 0xf8554630
     e30:	movwcs	r2, #7204	; 0x1c24
     e34:			; <UNDEFINED> instruction: 0xf0004479
     e38:	ldmibmi	r3, {r0, r1, r2, r3, r4, r6, r9, fp, ip, sp, lr, pc}
     e3c:	andcs	r4, r1, r2, lsr r6
     e40:			; <UNDEFINED> instruction: 0xf7ff4479
     e44:	str	lr, [r8, lr, lsl #26]
     e48:			; <UNDEFINED> instruction: 0x46304990
     e4c:	stccs	8, cr15, [r4], #-340	; 0xfffffeac
     e50:	ldrbtmi	r2, [r9], #-769	; 0xfffffcff
     e54:	blx	143ce5c <__snprintf_chk@plt+0x143c59c>
     e58:	ldrtmi	r4, [r2], -sp, lsl #19
     e5c:	ldrbtmi	r2, [r9], #-1
     e60:	ldcl	7, cr15, [lr], #1020	; 0x3fc
     e64:	stmmi	fp, {r0, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
     e68:			; <UNDEFINED> instruction: 0xf7ff4478
     e6c:	blls	2bc19c <__snprintf_chk@plt+0x2bb8dc>
     e70:	cmple	sp, r0, lsl #22
     e74:	strb	r2, [r1], -pc
     e78:	ldccc	8, cr15, [r0], {85}	; 0x55
     e7c:	stmibmi	r6, {r0, sp}
     e80:	ldrbtmi	r9, [r9], #-770	; 0xfffffcfe
     e84:	ldccc	8, cr15, [r4], {85}	; 0x55
     e88:			; <UNDEFINED> instruction: 0xf8559301
     e8c:	movwls	r3, #3096	; 0xc18
     e90:	movwcs	lr, #35157	; 0x8955
     e94:	stcl	7, cr15, [r4], #1020	; 0x3fc
     e98:	blls	1baaf0 <__snprintf_chk@plt+0x1ba230>
     e9c:	ldmdami	pc!, {r9, sp}^	; <UNPREDICTABLE>
     ea0:	msrvc	(UNDEF: 102), r4
     ea4:	ldrbtmi	r9, [r8], #-768	; 0xfffffd00
     ea8:			; <UNDEFINED> instruction: 0xf0002301
     eac:	blls	2ff968 <__snprintf_chk@plt+0x2ff0a8>
     eb0:			; <UNDEFINED> instruction: 0xf43f2b00
     eb4:	blls	1ac898 <__snprintf_chk@plt+0x1abfd8>
     eb8:	ldmdami	r9!, {r0, r9, sp}^
     ebc:	movwls	r2, #384	; 0x180
     ec0:	movwcs	r4, #9336	; 0x2478
     ec4:	blx	fe83cecc <__snprintf_chk@plt+0xfe83c60c>
     ec8:	blcs	27afc <__snprintf_chk@plt+0x2723c>
     ecc:	mcrge	4, 3, pc, cr14, cr15, {1}	; <UNPREDICTABLE>
     ed0:	andcs	r9, r1, #6144	; 0x1800
     ed4:	orrcs	r4, r0, r3, ror r8
     ed8:	ldrbtmi	r9, [r8], #-768	; 0xfffffd00
     edc:			; <UNDEFINED> instruction: 0xf0002304
     ee0:	blls	2ff934 <__snprintf_chk@plt+0x2ff074>
     ee4:			; <UNDEFINED> instruction: 0xf43f2b00
     ee8:	stcls	14, cr10, [r6], {101}	; 0x65
     eec:	stmdami	lr!, {r0, r1, r8, r9, sp}^
     ef0:	orrcs	r2, r0, r1, lsl #4
     ef4:	strls	r4, [r0], #-1144	; 0xfffffb88
     ef8:	blx	fe1bcf00 <__snprintf_chk@plt+0xfe1bc640>
     efc:	movwcs	r4, #22635	; 0x586b
     f00:	ldrbtmi	r2, [r8], #-513	; 0xfffffdff
     f04:	strls	r2, [r0], #-384	; 0xfffffe80
     f08:	blx	1fbcf10 <__snprintf_chk@plt+0x1fbc650>
     f0c:	stmdami	r8!, {r1, r2, r4, r6, r9, sl, sp, lr, pc}^
     f10:			; <UNDEFINED> instruction: 0xf7ff4478
     f14:			; <UNDEFINED> instruction: 0xe63dec76
     f18:			; <UNDEFINED> instruction: 0xf04f2300
     f1c:	movwls	r0, #63745	; 0xf901
     f20:	stmib	sp, {r2, r3, r8, r9, ip, pc}^
     f24:	movwls	r3, #29453	; 0x730d
     f28:			; <UNDEFINED> instruction: 0xf8cd9309
     f2c:	ldr	r9, [r3, #-44]!	; 0xffffffd4
     f30:	ldrbtmi	r4, [r8], #-2144	; 0xfffff7a0
     f34:	stcl	7, cr15, [r4], #-1020	; 0xfffffc04
     f38:	ldrb	r2, [pc, #15]	; f4f <__snprintf_chk@plt+0x68f>
     f3c:	ldcl	7, cr15, [r8], #-1020	; 0xfffffc04
     f40:	rsbmi	r6, sp, #327680	; 0x50000
     f44:	ldmdami	ip, {r1, r2, r3, r6, r8, r9, sl, sp, lr, pc}^
     f48:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
     f4c:	ldc	7, cr15, [sl], {255}	; 0xff
     f50:			; <UNDEFINED> instruction: 0xb1b84604
     f54:			; <UNDEFINED> instruction: 0x46394859
     f58:			; <UNDEFINED> instruction: 0xf7ff4478
     f5c:	mvnslt	lr, r4, lsl ip
     f60:	andcs	r4, r2, #5701632	; 0x570000
     f64:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
     f68:	ldc	7, cr15, [r8], {255}	; 0xff
     f6c:	ldmdavc	fp!, {r6, r7, r8, ip, sp, pc}
     f70:	andsle	r2, sp, sp, lsr #22
     f74:	ldrbtmi	r4, [r8], #-2131	; 0xfffff7ad
     f78:	mcrr	7, 15, pc, r2, cr15	; <UNPREDICTABLE>
     f7c:			; <UNDEFINED> instruction: 0xf96af000
     f80:	ldr	r2, [fp, #1]!
     f84:	tstcs	r1, r6, lsl #26
     f88:	blmi	14130cc <__snprintf_chk@plt+0x141280c>
     f8c:	stmdapl	r8!, {r4, r6, r9, fp, lr}
     f90:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
     f94:			; <UNDEFINED> instruction: 0xf7ff6800
     f98:	strtmi	lr, [r0], -sl, ror #24
     f9c:	mcrr	7, 15, pc, r2, cr15	; <UNPREDICTABLE>
     fa0:	ldrbtmi	r4, [r8], #-2124	; 0xfffff7b4
     fa4:	stc	7, cr15, [ip], #-1020	; 0xfffffc04
     fa8:			; <UNDEFINED> instruction: 0xf954f000
     fac:	str	r2, [r5, #1]!
     fb0:	ldrtmi	r4, [sl], -r9, asr #18
     fb4:	ldrbtmi	r2, [r9], #-1
     fb8:	mrrc	7, 15, pc, r2, cr15	; <UNPREDICTABLE>
     fbc:			; <UNDEFINED> instruction: 0xf94af000
     fc0:	ldr	r2, [fp, #1]
     fc4:	bl	ffdbefc8 <__snprintf_chk@plt+0xffdbe708>
     fc8:			; <UNDEFINED> instruction: 0xf7ff9805
     fcc:	pkhbt	lr, r7, sl, lsl #24
     fd0:	andeq	r1, r1, r2, lsl #13
     fd4:	andeq	r0, r0, r4, lsl #1
     fd8:	andeq	r1, r1, r0, ror r6
     fdc:	strdeq	r1, [r0], -r0
     fe0:	andeq	r1, r0, r2, ror #1
     fe4:	andeq	r1, r0, r6, ror #1
     fe8:	ldrdeq	r1, [r0], -sl
     fec:	strdeq	r1, [r0], -r8
     ff0:	andeq	r1, r0, ip, ror #1
     ff4:	andeq	r1, r1, lr, lsr #14
     ff8:	andeq	r9, r5, r6, lsr #14
     ffc:	andeq	r1, r1, ip, lsl r6
    1000:	andeq	r1, r0, sl, lsl #2
    1004:	muleq	r0, sl, r0
    1008:	andeq	r1, r0, lr
    100c:	andeq	r1, r1, r4, lsr #10
    1010:	andeq	r1, r0, r0, lsl r0
    1014:	andeq	r1, r1, ip, asr r4
    1018:			; <UNDEFINED> instruction: 0x000114bc
    101c:	andeq	r0, r0, lr, ror #27
    1020:	andeq	r1, r0, r8, lsr #32
    1024:	andeq	r1, r0, sl
    1028:	andeq	r1, r0, r0, lsr #32
    102c:	andeq	r1, r0, lr, lsr r0
    1030:	andeq	r1, r0, sl, lsr #32
    1034:	andeq	r1, r0, r0, asr r0
    1038:	andeq	r1, r1, r4, lsl #10
    103c:	andeq	r1, r1, lr, ror #7
    1040:	andeq	r1, r0, r4, lsr r0
    1044:	andeq	r1, r0, r4, rrx
    1048:	ldrdeq	r9, [r5], -ip
    104c:	ldrdeq	r0, [r0], -r6
    1050:	andeq	r0, r0, r4, ror #27
    1054:	andeq	r0, r0, r0, ror lr
    1058:	andeq	r0, r0, r4, lsl pc
    105c:	andeq	r0, r0, r4, lsl #30
    1060:	andeq	r1, r1, r4, lsl #5
    1064:	muleq	r0, r8, sp
    1068:	andeq	r0, r0, ip, lsl sp
    106c:	andeq	r0, r0, sp, lsr #8
    1070:	andeq	r1, r1, r2, lsr #4
    1074:	andeq	r0, r0, r8, ror #27
    1078:	andeq	r0, r0, r4, ror #28
    107c:			; <UNDEFINED> instruction: 0x00000db2
    1080:	andeq	r0, r0, r6, asr #28
    1084:	andeq	r0, r0, r0, lsr #27
    1088:	andeq	r0, r0, r8, lsr #28
    108c:	andeq	r0, r0, lr, ror #26
    1090:	andeq	r0, r0, sl, lsl #28
    1094:	ldrdeq	r0, [r0], -ip
    1098:	ldrdeq	r0, [r0], -r2
    109c:	andeq	r0, r0, r2, lsl sp
    10a0:	andeq	r0, r0, r0, lsl #26
    10a4:	andeq	r0, r0, lr, ror #25
    10a8:	andeq	r0, r0, r0, ror #25
    10ac:	ldrdeq	r0, [r0], -lr
    10b0:	andeq	r0, r0, r0, lsl #25
    10b4:	andeq	r0, r0, lr, lsr ip
    10b8:			; <UNDEFINED> instruction: 0x00000aba
    10bc:	ldrdeq	r0, [r0], -r4
    10c0:	andeq	r0, r0, sl, asr #21
    10c4:	andeq	r0, r0, lr, lsl #22
    10c8:	andeq	r0, r0, r8, lsl #1
    10cc:	andeq	r0, r0, r8, ror sl
    10d0:	andeq	r0, r0, r6, lsl #21
    10d4:	muleq	r0, r2, sl
    10d8:			; <UNDEFINED> instruction: 0x00000aba
    10dc:	bleq	3d220 <__snprintf_chk@plt+0x3c960>
    10e0:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    10e4:	strbtmi	fp, [sl], -r2, lsl #24
    10e8:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    10ec:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    10f0:	ldrmi	sl, [sl], #776	; 0x308
    10f4:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    10f8:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    10fc:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1100:			; <UNDEFINED> instruction: 0xf85a4b06
    1104:	stmdami	r6, {r0, r1, ip, sp}
    1108:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    110c:	bl	1fbf110 <__snprintf_chk@plt+0x1fbe850>
    1110:	bl	ff2bf114 <__snprintf_chk@plt+0xff2be854>
    1114:	andeq	r0, r1, r0, asr lr
    1118:	andeq	r0, r0, r8, ror r0
    111c:	muleq	r0, r0, r0
    1120:	muleq	r0, r4, r0
    1124:	ldr	r3, [pc, #20]	; 1140 <__snprintf_chk@plt+0x880>
    1128:	ldr	r2, [pc, #20]	; 1144 <__snprintf_chk@plt+0x884>
    112c:	add	r3, pc, r3
    1130:	ldr	r2, [r3, r2]
    1134:	cmp	r2, #0
    1138:	bxeq	lr
    113c:	b	818 <__gmon_start__@plt>
    1140:	andeq	r0, r1, r0, lsr lr
    1144:	andeq	r0, r0, ip, lsl #1
    1148:	blmi	1d3168 <__snprintf_chk@plt+0x1d28a8>
    114c:	bmi	1d2334 <__snprintf_chk@plt+0x1d1a74>
    1150:	addmi	r4, r3, #2063597568	; 0x7b000000
    1154:	andle	r4, r3, sl, ror r4
    1158:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    115c:	ldrmi	fp, [r8, -r3, lsl #2]
    1160:	svclt	0x00004770
    1164:			; <UNDEFINED> instruction: 0x00010eb8
    1168:			; <UNDEFINED> instruction: 0x00010eb4
    116c:	andeq	r0, r1, ip, lsl #28
    1170:	andeq	r0, r0, r0, lsl #1
    1174:	stmdbmi	r9, {r3, fp, lr}
    1178:	bmi	252360 <__snprintf_chk@plt+0x251aa0>
    117c:	bne	252368 <__snprintf_chk@plt+0x251aa8>
    1180:	svceq	0x00cb447a
    1184:			; <UNDEFINED> instruction: 0x01a1eb03
    1188:	andle	r1, r3, r9, asr #32
    118c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1190:	ldrmi	fp, [r8, -r3, lsl #2]
    1194:	svclt	0x00004770
    1198:	andeq	r0, r1, ip, lsl #29
    119c:	andeq	r0, r1, r8, lsl #29
    11a0:	andeq	r0, r1, r0, ror #27
    11a4:	muleq	r0, r8, r0
    11a8:	blmi	2ae5d0 <__snprintf_chk@plt+0x2add10>
    11ac:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    11b0:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    11b4:	blmi	26f768 <__snprintf_chk@plt+0x26eea8>
    11b8:	ldrdlt	r5, [r3, -r3]!
    11bc:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    11c0:			; <UNDEFINED> instruction: 0xf7ff6818
    11c4:			; <UNDEFINED> instruction: 0xf7ffeae6
    11c8:	blmi	1c10cc <__snprintf_chk@plt+0x1c080c>
    11cc:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    11d0:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    11d4:	andeq	r0, r1, r6, asr lr
    11d8:			; <UNDEFINED> instruction: 0x00010db0
    11dc:	andeq	r0, r0, ip, ror r0
    11e0:	andeq	r0, r1, r2, asr #28
    11e4:	andeq	r0, r1, r6, lsr lr
    11e8:	svclt	0x0000e7c4
    11ec:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    11f0:	blmi	50d244 <__snprintf_chk@plt+0x50c984>
    11f4:	ldmdbmi	r4, {r2, r3, r4, r5, r6, r7, sl, lr}
    11f8:	addlt	fp, r3, r0, lsl #10
    11fc:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    1200:			; <UNDEFINED> instruction: 0x466a4479
    1204:	movwls	r6, #6171	; 0x181b
    1208:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    120c:	bl	73f210 <__snprintf_chk@plt+0x73e950>
    1210:	andle	r2, fp, r1, lsl #16
    1214:	bmi	34921c <__snprintf_chk@plt+0x34895c>
    1218:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    121c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1220:	subsmi	r9, sl, r1, lsl #22
    1224:	andlt	sp, r3, sl, lsl #2
    1228:	blx	13f3a6 <__snprintf_chk@plt+0x13eae6>
    122c:			; <UNDEFINED> instruction: 0xf5b39b00
    1230:	rscle	r5, pc, #128, 30	; 0x200
    1234:	ldrbtmi	r4, [sl], #-2566	; 0xfffff5fa
    1238:	ubfx	r5, r0, #9, #13
    123c:	b	feebf240 <__snprintf_chk@plt+0xfeebe980>
    1240:	andeq	r0, r1, ip, ror #26
    1244:	andeq	r0, r0, r4, lsl #1
    1248:	andeq	r0, r0, r8, asr #8
    124c:	andeq	r0, r1, r6, asr #26
    1250:	ldrdeq	r8, [r5], -r6
    1254:	strlt	r4, [r8, #-2075]	; 0xfffff7e5
    1258:			; <UNDEFINED> instruction: 0xf7ff4478
    125c:	ldmdami	sl, {r1, r4, r6, r7, r9, fp, sp, lr, pc}
    1260:			; <UNDEFINED> instruction: 0xf7ff4478
    1264:	ldmdami	r9, {r1, r2, r3, r6, r7, r9, fp, sp, lr, pc}
    1268:			; <UNDEFINED> instruction: 0xf7ff4478
    126c:	ldmdami	r8, {r1, r3, r6, r7, r9, fp, sp, lr, pc}
    1270:			; <UNDEFINED> instruction: 0xf7ff4478
    1274:	ldmdami	r7, {r1, r2, r6, r7, r9, fp, sp, lr, pc}
    1278:			; <UNDEFINED> instruction: 0xf7ff4478
    127c:	ldmdami	r6, {r1, r6, r7, r9, fp, sp, lr, pc}
    1280:			; <UNDEFINED> instruction: 0xf7ff4478
    1284:	ldmdami	r5, {r1, r2, r3, r4, r5, r7, r9, fp, sp, lr, pc}
    1288:			; <UNDEFINED> instruction: 0xf7ff4478
    128c:	ldmdami	r4, {r1, r3, r4, r5, r7, r9, fp, sp, lr, pc}
    1290:			; <UNDEFINED> instruction: 0xf7ff4478
    1294:	ldmdami	r3, {r1, r2, r4, r5, r7, r9, fp, sp, lr, pc}
    1298:			; <UNDEFINED> instruction: 0xf7ff4478
    129c:	ldmdami	r2, {r1, r4, r5, r7, r9, fp, sp, lr, pc}
    12a0:			; <UNDEFINED> instruction: 0xf7ff4478
    12a4:	ldmdami	r1, {r1, r2, r3, r5, r7, r9, fp, sp, lr, pc}
    12a8:			; <UNDEFINED> instruction: 0xf7ff4478
    12ac:	ldmdami	r0, {r1, r3, r5, r7, r9, fp, sp, lr, pc}
    12b0:			; <UNDEFINED> instruction: 0xf7ff4478
    12b4:	stmdami	pc, {r1, r2, r5, r7, r9, fp, sp, lr, pc}	; <UNPREDICTABLE>
    12b8:			; <UNDEFINED> instruction: 0x4008e8bd
    12bc:			; <UNDEFINED> instruction: 0xf7ff4478
    12c0:	svclt	0x0000ba9d
    12c4:	strdeq	r0, [r0], -r8
    12c8:	andeq	r0, r0, r8, lsr r4
    12cc:	andeq	r0, r0, ip, lsr r4
    12d0:	andeq	r0, r0, r8, ror #8
    12d4:	muleq	r0, r4, r4
    12d8:			; <UNDEFINED> instruction: 0x000004bc
    12dc:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    12e0:	andeq	r0, r0, ip, lsl #10
    12e4:	andeq	r0, r0, r0, asr #10
    12e8:	andeq	r0, r0, r0, ror r5
    12ec:	andeq	r0, r0, r0, lsr #11
    12f0:	andeq	r0, r0, r4, asr #11
    12f4:	andeq	r0, r0, r8, ror #11
    12f8:			; <UNDEFINED> instruction: 0x4614b5f0
    12fc:			; <UNDEFINED> instruction: 0x461d4a3d
    1300:	addslt	r4, r5, sp, lsr fp
    1304:			; <UNDEFINED> instruction: 0x4606447a
    1308:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    130c:			; <UNDEFINED> instruction: 0xf04f9313
    1310:			; <UNDEFINED> instruction: 0xf7ff0300
    1314:	vstrcs	s28, [r0, #-296]	; 0xfffffed8
    1318:	vrhadd.s8	<illegal reg q14.5>, q2, <illegal reg q5.5>
    131c:	addsmi	r7, ip, #-1811939327	; 0x94000001
    1320:	ldcle	6, cr4, [r6], #-4
    1324:	movtmi	pc, #63054	; 0xf64e	; <UNPREDICTABLE>
    1328:	bicvs	pc, r4, #196, 12	; 0xc400000
    132c:	ldccs	7, cr1, [r9], {230}	; 0xe6
    1330:	andeq	pc, r4, #134144	; 0x20c00
    1334:	ldreq	pc, [sl, -pc, asr #32]
    1338:	movwcs	fp, #8152	; 0x1fd8
    133c:	strbteq	lr, [r2], r6, asr #23
    1340:	ldrmi	pc, [r6], -r7, lsl #22
    1344:			; <UNDEFINED> instruction: 0xf1a4dd17
    1348:	vqsub.s8	d16, d0, d10
    134c:	strbmi	r2, [r4, #-3261]!	; 0xfffff343
    1350:	andeq	pc, r2, #166912	; 0x28c00
    1354:	sbcseq	lr, r2, #323584	; 0x4f000
    1358:	movweq	pc, #11171	; 0x2ba3	; <UNPREDICTABLE>
    135c:	sbcseq	lr, r3, pc, asr #20
    1360:	andscs	pc, r0, r7, lsl #22
    1364:			; <UNDEFINED> instruction: 0x462cdc33
    1368:	strcs	r2, [r1, #-770]	; 0xfffffcfe
    136c:	rsbcc	sl, r1, r4, lsl sl
    1370:			; <UNDEFINED> instruction: 0xf8024422
    1374:	bge	50448c <__snprintf_chk@plt+0x503bcc>
    1378:	ldrmi	r4, [r5], #-1544	; 0xfffff9f8
    137c:	stmdbge	r3, {r0, r1, r4, sl, lr}
    1380:	andcs	r3, r0, #101711872	; 0x6100000
    1384:	mcrrvs	8, 0, pc, r4, cr5	; <UNPREDICTABLE>
    1388:	mcrrcs	8, 0, pc, r4, cr3	; <UNPREDICTABLE>
    138c:	b	abf390 <__snprintf_chk@plt+0xabead0>
    1390:	blmi	6b93ac <__snprintf_chk@plt+0x6b8aec>
    1394:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    1398:	andvs	r7, r8, fp, lsl r9
    139c:	bmi	61d7d0 <__snprintf_chk@plt+0x61cf10>
    13a0:	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
    13a4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    13a8:	subsmi	r9, sl, r3, lsl fp
    13ac:	andslt	sp, r5, pc, lsl r1
    13b0:	strls	fp, [r0], #-3568	; 0xfffff210
    13b4:	blmi	4ec3c8 <__snprintf_chk@plt+0x4ebb08>
    13b8:	strtmi	r2, [r0], -r0, asr #4
    13bc:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    13c0:	b	f3f3c4 <__snprintf_chk@plt+0xf3eb04>
    13c4:	ldrtmi	r4, [r0], -r1, lsr #12
    13c8:	b	3f3cc <__snprintf_chk@plt+0x3eb0c>
    13cc:	vqdmlsl.s32	q7, d20, d7[1]
    13d0:			; <UNDEFINED> instruction: 0xf64522be
    13d4:	vmls.i<illegal width 8>	d21, d22, d3[6]
    13d8:	movwcs	r0, #13554	; 0x34f2
    13dc:	blx	fe90a7ee <__snprintf_chk@plt+0xfe909f2e>
    13e0:	strcs	r4, [r1], #-514	; 0xfffffdfe
    13e4:	rsbcc	r0, r1, #73728	; 0x12000
    13e8:	andcs	pc, ip, sp, lsl #17
    13ec:			; <UNDEFINED> instruction: 0xf7ffe7be
    13f0:	svclt	0x0000e9e2
    13f4:	andeq	r0, r1, ip, asr ip
    13f8:	andeq	r0, r0, r4, lsl #1
    13fc:	muleq	r0, r0, r5
    1400:			; <UNDEFINED> instruction: 0x00010bbe
    1404:	andeq	r0, r0, r2, ror #10
    1408:	svcmi	0x00f0e92d
    140c:	stc	6, cr4, [sp, #-584]!	; 0xfffffdb8
    1410:	strmi	r8, [r1], r2, lsl #22
    1414:	bmi	1b545cc <__snprintf_chk@plt+0x1b53d0c>
    1418:	addslt	r4, fp, ip, ror r4
    141c:	mcrge	4, 0, r4, cr9, cr10, {3}
    1420:	cfstrdmi	mvd9, [fp], #-20	; 0xffffffec
    1424:	ldrbtmi	r9, [ip], #-771	; 0xfffffcfd
    1428:	cfstrdmi	mvd9, [sl], #-16
    142c:	ldrbtmi	r4, [ip], #-2922	; 0xfffff496
    1430:			; <UNDEFINED> instruction: 0xb098f8dd
    1434:	mvfe	f1, f2
    1438:	ldmpl	r3, {r4, r9, fp, lr}^
    143c:	strtmi	r2, [r7], -r0, lsl #8
    1440:	tstls	r9, #1769472	; 0x1b0000
    1444:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1448:	mvnscc	pc, #79	; 0x4f
    144c:	ldrbmi	r9, [r3], -r6, lsl #6
    1450:	strbmi	r4, [r9], -r2, lsr #12
    1454:			; <UNDEFINED> instruction: 0xf7ff4630
    1458:			; <UNDEFINED> instruction: 0xf44fff4f
    145c:	ldrtmi	r6, [r0], -r0, lsl #2
    1460:	stmib	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1464:	blle	1488c80 <__snprintf_chk@plt+0x14883c0>
    1468:	vpmax.s8	d26, d5, d7
    146c:			; <UNDEFINED> instruction: 0xf7ff3182
    1470:	stmdacs	r0, {r2, r4, r5, r7, r8, fp, sp, lr, pc}
    1474:	bge	1b824c <__snprintf_chk@plt+0x1b798c>
    1478:	orrcc	pc, r6, r5, asr #4
    147c:			; <UNDEFINED> instruction: 0xf7ff4628
    1480:	stmdacs	r0, {r2, r3, r5, r7, r8, fp, sp, lr, pc}
    1484:	addhi	pc, r9, r0, asr #5
    1488:	svceq	0x0000f1bb
    148c:	blle	18674ac <__snprintf_chk@plt+0x1866bec>
    1490:	andcs	r9, r0, #114688	; 0x1c000
    1494:	ssatmi	r4, #5, r1, asr #22
    1498:	cdpcs	3, 0, cr15, cr7, cr1, {6}
    149c:	stmdami	r7, {r0, r6, r7, r8, r9, ip, sp, lr, pc}
    14a0:	sbclt	r4, r9, #2063597568	; 0x7b000000
    14a4:	andcc	lr, r1, #3
    14a8:	ldrmi	r3, [r3, #840]	; 0x348
    14ac:	ldmvs	ip, {r0, r4, r6, r8, r9, fp, ip, lr, pc}^
    14b0:	mvnsle	r4, r0, lsr #5
    14b4:	adcmi	r6, r1, #92, 18	; 0x170000
    14b8:	ldmibvs	ip, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    14bc:	mvnsle	r4, r6, lsr #11
    14c0:	strmi	r6, [r0, #2332]!	; 0x91c
    14c4:	stmdbls	r4, {r0, r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}
    14c8:	strbtmi	r2, [r4], -r8, asr #6
    14cc:	andne	pc, r2, #3072	; 0xc00
    14d0:			; <UNDEFINED> instruction: 0xf8c29b03
    14d4:	subsvs	ip, r3, r8
    14d8:	strcc	r4, [r1], #-1576	; 0xfffff9d8
    14dc:	stmib	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    14e0:	adcmi	r9, r3, #2048	; 0x800
    14e4:	movwcs	fp, #8140	; 0x1fcc
    14e8:	svccs	0x00042300
    14ec:	movwcs	fp, #4040	; 0xfc8
    14f0:			; <UNDEFINED> instruction: 0xd1ac2b00
    14f4:	blmi	e13de4 <__snprintf_chk@plt+0xe13524>
    14f8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    14fc:	blls	65b56c <__snprintf_chk@plt+0x65acac>
    1500:	cmple	lr, sl, asr r0
    1504:	ldc	0, cr11, [sp], #108	; 0x6c
    1508:	pop	{r1, r8, r9, fp, pc}
    150c:			; <UNDEFINED> instruction: 0xf7ff8ff0
    1510:	stmdavs	r3, {r4, r7, r8, fp, sp, lr, pc}
    1514:	eorsle	r2, r8, r0, lsl fp
    1518:	svclt	0x00182b06
    151c:	svclt	0x00082b13
    1520:	andsle	r3, r4, r1, lsl #14
    1524:	andsle	r2, r2, r2, lsl #22
    1528:			; <UNDEFINED> instruction: 0xf44f4d2e
    152c:			; <UNDEFINED> instruction: 0xf8df7380
    1530:	andcs	ip, r1, #184	; 0xb8
    1534:			; <UNDEFINED> instruction: 0x4619447d
    1538:			; <UNDEFINED> instruction: 0x960144fc
    153c:			; <UNDEFINED> instruction: 0xf8cd4628
    1540:	ldrmi	ip, [r7], #-0
    1544:	ldmib	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1548:			; <UNDEFINED> instruction: 0xf7ff4628
    154c:	strcc	lr, [r1], #-2362	; 0xfffff6c6
    1550:	strbtmi	lr, [r4], -r6, asr #15
    1554:	ldrtmi	r9, [r2], -r5, lsl #18
    1558:			; <UNDEFINED> instruction: 0xf7ff2001
    155c:	ldr	lr, [fp, r2, lsl #19]!
    1560:	ldrdhi	pc, [r8], pc	; <UNPREDICTABLE>
    1564:	orrvc	pc, r0, #1325400064	; 0x4f000000
    1568:	ldrdgt	pc, [r4], pc	; <UNPREDICTABLE>
    156c:	ldrbtmi	r2, [r8], #513	; 0x201
    1570:	ldrbtmi	r4, [ip], #1561	; 0x619
    1574:	strbmi	r9, [r0], -r1, lsl #12
    1578:	andgt	pc, r0, sp, asr #17
    157c:			; <UNDEFINED> instruction: 0xf7ff4417
    1580:	strbmi	lr, [r0], -r0, lsr #19
    1584:	ldmdb	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1588:	ldmdbmi	sl, {r1, r2, r5, r7, r8, r9, sl, sp, lr, pc}
    158c:	andcs	r4, r1, r2, lsr r6
    1590:	ldrbtmi	r4, [r9], #-1031	; 0xfffffbf9
    1594:	stmdb	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1598:			; <UNDEFINED> instruction: 0xf8dfe7d9
    159c:	vst4.16	{d28-d31}, [pc :64], ip
    15a0:	andcs	r7, r1, #128, 6
    15a4:	beq	43ce0c <__snprintf_chk@plt+0x43c54c>
    15a8:			; <UNDEFINED> instruction: 0x461944fc
    15ac:	ldrmi	r9, [r7], #-1537	; 0xfffff9ff
    15b0:	andgt	pc, r0, sp, asr #17
    15b4:	stmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    15b8:	beq	43ce20 <__snprintf_chk@plt+0x43c560>
    15bc:	stmdb	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    15c0:			; <UNDEFINED> instruction: 0xf7ffe78a
    15c4:	svclt	0x0000e8f8
    15c8:	muleq	r0, ip, r5
    15cc:	andeq	r0, r1, r4, asr #22
    15d0:	andeq	r0, r1, r6, ror #25
    15d4:	ldrdeq	r0, [r1], -sl
    15d8:	andeq	r0, r0, r4, lsl #1
    15dc:	andeq	r0, r1, ip, ror #24
    15e0:	andeq	r0, r1, r8, ror #20
    15e4:	ldrdeq	r0, [r1], -r4
    15e8:	andeq	r0, r0, r8, lsl #8
    15ec:	muleq	r1, sl, sl
    15f0:	andeq	r0, r0, r2, ror #7
    15f4:	muleq	r0, sl, r3
    15f8:	ldrdeq	r0, [r0], -r8
    15fc:	mvnsmi	lr, #737280	; 0xb4000
    1600:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    1604:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    1608:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    160c:	stmia	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1610:	blne	1d9280c <__snprintf_chk@plt+0x1d91f4c>
    1614:	strhle	r1, [sl], -r6
    1618:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    161c:	svccc	0x0004f855
    1620:	strbmi	r3, [sl], -r1, lsl #8
    1624:	ldrtmi	r4, [r8], -r1, asr #12
    1628:	adcmi	r4, r6, #152, 14	; 0x2600000
    162c:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    1630:	svclt	0x000083f8
    1634:	andeq	r0, r1, sl, asr #16
    1638:	andeq	r0, r1, r0, asr #16
    163c:	svclt	0x00004770

Disassembly of section .fini:

00001640 <.fini>:
    1640:	push	{r3, lr}
    1644:	pop	{r3, pc}
