Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Fri Aug 14 18:34:58 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.517        0.000                      0                 1616        0.042        0.000                      0                 1616        3.225        0.000                       0                   715  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.517        0.000                      0                 1616        0.042        0.000                      0                 1616        3.225        0.000                       0                   715  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.517ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.517ns  (required time - arrival time)
  Source:                 fsm5/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/B[3]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.142ns  (logic 0.715ns (22.756%)  route 2.427ns (77.244%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=746, unset)          0.036     0.036    fsm5/clk
    SLICE_X22Y70         FDRE                                         r  fsm5/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y70         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  fsm5/out_reg[1]/Q
                         net (fo=11, routed)          0.187     0.322    fsm5/fsm5_out[1]
    SLICE_X22Y69         LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     0.471 f  fsm5/A_int0_0_write_data[31]_INST_0_i_4/O
                         net (fo=19, routed)          0.387     0.858    fsm5/out_reg[0]_5
    SLICE_X25Y71         LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     1.051 f  fsm5/A_int0_0_write_en_INST_0_i_1/O
                         net (fo=31, routed)          0.319     1.370    fsm5/out_reg[0]_2
    SLICE_X26Y69         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.121     1.491 f  fsm5/done_buf[0]_i_2/O
                         net (fo=4, routed)           0.206     1.697    fsm0/out_reg[0]_2
    SLICE_X27Y67         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     1.761 r  fsm0/done_buf[0]_i_1/O
                         net (fo=118, routed)         0.929     2.690    bin_read0_0/mult_pipe0_go
    SLICE_X28Y53         LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.089     2.779 r  bin_read0_0/out_tmp_reg_i_30/O
                         net (fo=2, routed)           0.399     3.178    mult_pipe0/out_tmp0/B[3]
    DSP48E2_X2Y23        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=746, unset)          0.044     7.044    mult_pipe0/out_tmp0/CLK
    DSP48E2_X2Y23        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X2Y23        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[3])
                                                     -0.314     6.695    mult_pipe0/out_tmp0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.695    
                         arrival time                          -3.178    
  -------------------------------------------------------------------
                         slack                                  3.517    

Slack (MET) :             3.572ns  (required time - arrival time)
  Source:                 fsm5/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/B[16]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.821ns (26.399%)  route 2.289ns (73.601%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=746, unset)          0.036     0.036    fsm5/clk
    SLICE_X22Y70         FDRE                                         r  fsm5/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y70         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  fsm5/out_reg[1]/Q
                         net (fo=11, routed)          0.187     0.322    fsm5/fsm5_out[1]
    SLICE_X22Y69         LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     0.471 f  fsm5/A_int0_0_write_data[31]_INST_0_i_4/O
                         net (fo=19, routed)          0.387     0.858    fsm5/out_reg[0]_5
    SLICE_X25Y71         LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     1.051 f  fsm5/A_int0_0_write_en_INST_0_i_1/O
                         net (fo=31, routed)          0.319     1.370    fsm5/out_reg[0]_2
    SLICE_X26Y69         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.121     1.491 f  fsm5/done_buf[0]_i_2/O
                         net (fo=4, routed)           0.206     1.697    fsm0/out_reg[0]_2
    SLICE_X27Y67         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     1.761 r  fsm0/done_buf[0]_i_1/O
                         net (fo=118, routed)         0.723     2.484    bin_read0_0/mult_pipe0_go
    SLICE_X28Y53         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.195     2.679 r  bin_read0_0/out_tmp_reg_i_17/O
                         net (fo=2, routed)           0.467     3.146    mult_pipe0/out_tmp0/B[16]
    DSP48E2_X2Y23        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=746, unset)          0.044     7.044    mult_pipe0/out_tmp0/CLK
    DSP48E2_X2Y23        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X2Y23        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[16])
                                                     -0.291     6.718    mult_pipe0/out_tmp0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.718    
                         arrival time                          -3.146    
  -------------------------------------------------------------------
                         slack                                  3.572    

Slack (MET) :             3.575ns  (required time - arrival time)
  Source:                 fsm5/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/B[7]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 0.747ns (23.996%)  route 2.366ns (76.004%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=746, unset)          0.036     0.036    fsm5/clk
    SLICE_X22Y70         FDRE                                         r  fsm5/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y70         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  fsm5/out_reg[1]/Q
                         net (fo=11, routed)          0.187     0.322    fsm5/fsm5_out[1]
    SLICE_X22Y69         LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     0.471 f  fsm5/A_int0_0_write_data[31]_INST_0_i_4/O
                         net (fo=19, routed)          0.387     0.858    fsm5/out_reg[0]_5
    SLICE_X25Y71         LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     1.051 f  fsm5/A_int0_0_write_en_INST_0_i_1/O
                         net (fo=31, routed)          0.319     1.370    fsm5/out_reg[0]_2
    SLICE_X26Y69         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.121     1.491 f  fsm5/done_buf[0]_i_2/O
                         net (fo=4, routed)           0.206     1.697    fsm0/out_reg[0]_2
    SLICE_X27Y67         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     1.761 r  fsm0/done_buf[0]_i_1/O
                         net (fo=118, routed)         0.880     2.641    bin_read0_0/mult_pipe0_go
    SLICE_X27Y53         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.121     2.762 r  bin_read0_0/out_tmp_reg_i_26/O
                         net (fo=2, routed)           0.387     3.149    mult_pipe0/out_tmp0/B[7]
    DSP48E2_X2Y23        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=746, unset)          0.044     7.044    mult_pipe0/out_tmp0/CLK
    DSP48E2_X2Y23        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X2Y23        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[7])
                                                     -0.285     6.724    mult_pipe0/out_tmp0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.724    
                         arrival time                          -3.149    
  -------------------------------------------------------------------
                         slack                                  3.575    

Slack (MET) :             3.616ns  (required time - arrival time)
  Source:                 fsm5/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/B[9]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 0.689ns (22.509%)  route 2.372ns (77.491%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=746, unset)          0.036     0.036    fsm5/clk
    SLICE_X22Y70         FDRE                                         r  fsm5/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y70         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  fsm5/out_reg[1]/Q
                         net (fo=11, routed)          0.187     0.322    fsm5/fsm5_out[1]
    SLICE_X22Y69         LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     0.471 f  fsm5/A_int0_0_write_data[31]_INST_0_i_4/O
                         net (fo=19, routed)          0.387     0.858    fsm5/out_reg[0]_5
    SLICE_X25Y71         LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     1.051 f  fsm5/A_int0_0_write_en_INST_0_i_1/O
                         net (fo=31, routed)          0.319     1.370    fsm5/out_reg[0]_2
    SLICE_X26Y69         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.121     1.491 f  fsm5/done_buf[0]_i_2/O
                         net (fo=4, routed)           0.206     1.697    fsm0/out_reg[0]_2
    SLICE_X27Y67         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     1.761 r  fsm0/done_buf[0]_i_1/O
                         net (fo=118, routed)         0.929     2.690    bin_read0_0/mult_pipe0_go
    SLICE_X28Y53         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.063     2.753 r  bin_read0_0/out_tmp_reg_i_24/O
                         net (fo=2, routed)           0.344     3.097    mult_pipe0/out_tmp0/B[9]
    DSP48E2_X2Y23        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=746, unset)          0.044     7.044    mult_pipe0/out_tmp0/CLK
    DSP48E2_X2Y23        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X2Y23        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[9])
                                                     -0.296     6.713    mult_pipe0/out_tmp0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.713    
                         arrival time                          -3.097    
  -------------------------------------------------------------------
                         slack                                  3.616    

Slack (MET) :             3.643ns  (required time - arrival time)
  Source:                 fsm5/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/B[11]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.025ns  (logic 0.761ns (25.157%)  route 2.264ns (74.843%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=746, unset)          0.036     0.036    fsm5/clk
    SLICE_X22Y70         FDRE                                         r  fsm5/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y70         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  fsm5/out_reg[1]/Q
                         net (fo=11, routed)          0.187     0.322    fsm5/fsm5_out[1]
    SLICE_X22Y69         LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     0.471 f  fsm5/A_int0_0_write_data[31]_INST_0_i_4/O
                         net (fo=19, routed)          0.387     0.858    fsm5/out_reg[0]_5
    SLICE_X25Y71         LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     1.051 f  fsm5/A_int0_0_write_en_INST_0_i_1/O
                         net (fo=31, routed)          0.319     1.370    fsm5/out_reg[0]_2
    SLICE_X26Y69         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.121     1.491 f  fsm5/done_buf[0]_i_2/O
                         net (fo=4, routed)           0.206     1.697    fsm0/out_reg[0]_2
    SLICE_X27Y67         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     1.761 r  fsm0/done_buf[0]_i_1/O
                         net (fo=118, routed)         0.710     2.471    bin_read0_0/mult_pipe0_go
    SLICE_X28Y53         LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.135     2.606 r  bin_read0_0/out_tmp_reg_i_22/O
                         net (fo=2, routed)           0.455     3.061    mult_pipe0/out_tmp0/B[11]
    DSP48E2_X2Y23        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=746, unset)          0.044     7.044    mult_pipe0/out_tmp0/CLK
    DSP48E2_X2Y23        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X2Y23        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[11])
                                                     -0.305     6.704    mult_pipe0/out_tmp0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.704    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  3.643    

Slack (MET) :             3.651ns  (required time - arrival time)
  Source:                 fsm5/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/B[1]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.018ns  (logic 0.764ns (25.315%)  route 2.254ns (74.685%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=746, unset)          0.036     0.036    fsm5/clk
    SLICE_X22Y70         FDRE                                         r  fsm5/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y70         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  fsm5/out_reg[1]/Q
                         net (fo=11, routed)          0.187     0.322    fsm5/fsm5_out[1]
    SLICE_X22Y69         LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     0.471 f  fsm5/A_int0_0_write_data[31]_INST_0_i_4/O
                         net (fo=19, routed)          0.387     0.858    fsm5/out_reg[0]_5
    SLICE_X25Y71         LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     1.051 f  fsm5/A_int0_0_write_en_INST_0_i_1/O
                         net (fo=31, routed)          0.319     1.370    fsm5/out_reg[0]_2
    SLICE_X26Y69         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.121     1.491 f  fsm5/done_buf[0]_i_2/O
                         net (fo=4, routed)           0.206     1.697    fsm0/out_reg[0]_2
    SLICE_X27Y67         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     1.761 r  fsm0/done_buf[0]_i_1/O
                         net (fo=118, routed)         0.707     2.468    bin_read0_0/mult_pipe0_go
    SLICE_X28Y53         LUT3 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.138     2.606 r  bin_read0_0/out_tmp_reg_i_32/O
                         net (fo=2, routed)           0.448     3.054    mult_pipe0/out_tmp0/B[1]
    DSP48E2_X2Y23        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=746, unset)          0.044     7.044    mult_pipe0/out_tmp0/CLK
    DSP48E2_X2Y23        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X2Y23        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[1])
                                                     -0.304     6.705    mult_pipe0/out_tmp0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.705    
                         arrival time                          -3.054    
  -------------------------------------------------------------------
                         slack                                  3.651    

Slack (MET) :             3.659ns  (required time - arrival time)
  Source:                 fsm5/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/A[6]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 0.796ns (26.507%)  route 2.207ns (73.493%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=746, unset)          0.036     0.036    fsm5/clk
    SLICE_X22Y70         FDRE                                         r  fsm5/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y70         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  fsm5/out_reg[1]/Q
                         net (fo=11, routed)          0.187     0.322    fsm5/fsm5_out[1]
    SLICE_X22Y69         LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     0.471 f  fsm5/A_int0_0_write_data[31]_INST_0_i_4/O
                         net (fo=19, routed)          0.387     0.858    fsm5/out_reg[0]_5
    SLICE_X25Y71         LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     1.051 f  fsm5/A_int0_0_write_en_INST_0_i_1/O
                         net (fo=31, routed)          0.319     1.370    fsm5/out_reg[0]_2
    SLICE_X26Y69         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.121     1.491 f  fsm5/done_buf[0]_i_2/O
                         net (fo=4, routed)           0.206     1.697    fsm0/out_reg[0]_2
    SLICE_X27Y67         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     1.761 r  fsm0/done_buf[0]_i_1/O
                         net (fo=118, routed)         0.698     2.459    bin_read0_0/mult_pipe0_go
    SLICE_X28Y56         LUT3 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.170     2.629 r  bin_read0_0/out_tmp_reg_i_27/O
                         net (fo=2, routed)           0.410     3.039    mult_pipe0/out_tmp_reg/A[6]
    DSP48E2_X2Y21        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=746, unset)          0.044     7.044    mult_pipe0/out_tmp_reg/CLK
    DSP48E2_X2Y21        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X2Y21        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[6])
                                                     -0.311     6.698    mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.698    
                         arrival time                          -3.039    
  -------------------------------------------------------------------
                         slack                                  3.659    

Slack (MET) :             3.677ns  (required time - arrival time)
  Source:                 fsm5/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/B[5]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.762ns (25.425%)  route 2.235ns (74.575%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=746, unset)          0.036     0.036    fsm5/clk
    SLICE_X22Y70         FDRE                                         r  fsm5/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y70         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  fsm5/out_reg[1]/Q
                         net (fo=11, routed)          0.187     0.322    fsm5/fsm5_out[1]
    SLICE_X22Y69         LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     0.471 f  fsm5/A_int0_0_write_data[31]_INST_0_i_4/O
                         net (fo=19, routed)          0.387     0.858    fsm5/out_reg[0]_5
    SLICE_X25Y71         LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     1.051 f  fsm5/A_int0_0_write_en_INST_0_i_1/O
                         net (fo=31, routed)          0.319     1.370    fsm5/out_reg[0]_2
    SLICE_X26Y69         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.121     1.491 f  fsm5/done_buf[0]_i_2/O
                         net (fo=4, routed)           0.206     1.697    fsm0/out_reg[0]_2
    SLICE_X27Y67         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     1.761 r  fsm0/done_buf[0]_i_1/O
                         net (fo=118, routed)         0.878     2.639    bin_read0_0/mult_pipe0_go
    SLICE_X27Y53         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.136     2.775 r  bin_read0_0/out_tmp_reg_i_11/O
                         net (fo=1, routed)           0.258     3.033    mult_pipe0/out_tmp_reg/B[5]
    DSP48E2_X2Y21        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=746, unset)          0.044     7.044    mult_pipe0/out_tmp_reg/CLK
    DSP48E2_X2Y21        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X2Y21        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[5])
                                                     -0.299     6.710    mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.710    
                         arrival time                          -3.033    
  -------------------------------------------------------------------
                         slack                                  3.677    

Slack (MET) :             3.682ns  (required time - arrival time)
  Source:                 fsm5/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/A[9]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.978ns  (logic 0.689ns (23.136%)  route 2.289ns (76.864%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=746, unset)          0.036     0.036    fsm5/clk
    SLICE_X22Y70         FDRE                                         r  fsm5/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y70         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  fsm5/out_reg[1]/Q
                         net (fo=11, routed)          0.187     0.322    fsm5/fsm5_out[1]
    SLICE_X22Y69         LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     0.471 f  fsm5/A_int0_0_write_data[31]_INST_0_i_4/O
                         net (fo=19, routed)          0.387     0.858    fsm5/out_reg[0]_5
    SLICE_X25Y71         LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     1.051 f  fsm5/A_int0_0_write_en_INST_0_i_1/O
                         net (fo=31, routed)          0.319     1.370    fsm5/out_reg[0]_2
    SLICE_X26Y69         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.121     1.491 f  fsm5/done_buf[0]_i_2/O
                         net (fo=4, routed)           0.206     1.697    fsm0/out_reg[0]_2
    SLICE_X27Y67         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     1.761 r  fsm0/done_buf[0]_i_1/O
                         net (fo=118, routed)         0.929     2.690    bin_read0_0/mult_pipe0_go
    SLICE_X28Y53         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.063     2.753 r  bin_read0_0/out_tmp_reg_i_24/O
                         net (fo=2, routed)           0.261     3.014    mult_pipe0/out_tmp_reg/A[9]
    DSP48E2_X2Y21        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=746, unset)          0.044     7.044    mult_pipe0/out_tmp_reg/CLK
    DSP48E2_X2Y21        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X2Y21        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[9])
                                                     -0.313     6.696    mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.696    
                         arrival time                          -3.014    
  -------------------------------------------------------------------
                         slack                                  3.682    

Slack (MET) :             3.698ns  (required time - arrival time)
  Source:                 fsm5/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/A[7]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.981ns  (logic 0.747ns (25.059%)  route 2.234ns (74.941%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=746, unset)          0.036     0.036    fsm5/clk
    SLICE_X22Y70         FDRE                                         r  fsm5/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y70         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  fsm5/out_reg[1]/Q
                         net (fo=11, routed)          0.187     0.322    fsm5/fsm5_out[1]
    SLICE_X22Y69         LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     0.471 f  fsm5/A_int0_0_write_data[31]_INST_0_i_4/O
                         net (fo=19, routed)          0.387     0.858    fsm5/out_reg[0]_5
    SLICE_X25Y71         LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     1.051 f  fsm5/A_int0_0_write_en_INST_0_i_1/O
                         net (fo=31, routed)          0.319     1.370    fsm5/out_reg[0]_2
    SLICE_X26Y69         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.121     1.491 f  fsm5/done_buf[0]_i_2/O
                         net (fo=4, routed)           0.206     1.697    fsm0/out_reg[0]_2
    SLICE_X27Y67         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     1.761 r  fsm0/done_buf[0]_i_1/O
                         net (fo=118, routed)         0.880     2.641    bin_read0_0/mult_pipe0_go
    SLICE_X27Y53         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.121     2.762 r  bin_read0_0/out_tmp_reg_i_26/O
                         net (fo=2, routed)           0.255     3.017    mult_pipe0/out_tmp_reg/A[7]
    DSP48E2_X2Y21        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=746, unset)          0.044     7.044    mult_pipe0/out_tmp_reg/CLK
    DSP48E2_X2Y21        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X2Y21        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[7])
                                                     -0.294     6.715    mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.715    
                         arrival time                          -3.017    
  -------------------------------------------------------------------
                         slack                                  3.698    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=746, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X30Y70         FDRE                                         r  div_pipe0/quotient_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y70         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[13]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe0/quotient[13]
    SLICE_X30Y70         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.091 r  div_pipe0/quotient[13]_i_1/O
                         net (fo=1, routed)           0.015     0.106    div_pipe0/quotient[13]_i_1_n_0
    SLICE_X30Y70         FDRE                                         r  div_pipe0/quotient_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=746, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X30Y70         FDRE                                         r  div_pipe0/quotient_reg[13]/C
                         clock pessimism              0.000     0.018    
    SLICE_X30Y70         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=746, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X33Y71         FDRE                                         r  div_pipe0/quotient_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[21]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe0/quotient[21]
    SLICE_X33Y71         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.091 r  div_pipe0/quotient[21]_i_1/O
                         net (fo=1, routed)           0.015     0.106    div_pipe0/quotient[21]_i_1_n_0
    SLICE_X33Y71         FDRE                                         r  div_pipe0/quotient_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=746, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X33Y71         FDRE                                         r  div_pipe0/quotient_reg[21]/C
                         clock pessimism              0.000     0.018    
    SLICE_X33Y71         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mult_pipe1/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read2_0/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=746, unset)          0.013     0.013    mult_pipe1/clk
    SLICE_X29Y68         FDRE                                         r  mult_pipe1/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     0.052 r  mult_pipe1/out_reg[15]/Q
                         net (fo=1, routed)           0.057     0.109    bin_read2_0/Q[15]
    SLICE_X30Y68         FDRE                                         r  bin_read2_0/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=746, unset)          0.018     0.018    bin_read2_0/clk
    SLICE_X30Y68         FDRE                                         r  bin_read2_0/out_reg[15]/C
                         clock pessimism              0.000     0.018    
    SLICE_X30Y68         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read2_0/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=746, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X32Y66         FDRE                                         r  div_pipe0/quotient_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[19]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe0/quotient[19]
    SLICE_X32Y66         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.092 r  div_pipe0/quotient[19]_i_1/O
                         net (fo=1, routed)           0.016     0.108    div_pipe0/quotient[19]_i_1_n_0
    SLICE_X32Y66         FDRE                                         r  div_pipe0/quotient_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=746, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X32Y66         FDRE                                         r  div_pipe0/quotient_reg[19]/C
                         clock pessimism              0.000     0.018    
    SLICE_X32Y66         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=746, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X30Y72         FDRE                                         r  div_pipe0/quotient_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[23]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe0/quotient[23]
    SLICE_X30Y72         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.092 r  div_pipe0/quotient[23]_i_1/O
                         net (fo=1, routed)           0.016     0.108    div_pipe0/quotient[23]_i_1_n_0
    SLICE_X30Y72         FDRE                                         r  div_pipe0/quotient_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=746, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X30Y72         FDRE                                         r  div_pipe0/quotient_reg[23]/C
                         clock pessimism              0.000     0.018    
    SLICE_X30Y72         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=746, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X30Y72         FDRE                                         r  div_pipe0/quotient_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[25]/Q
                         net (fo=2, routed)           0.026     0.077    div_pipe0/quotient[25]
    SLICE_X30Y72         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     0.091 r  div_pipe0/quotient[25]_i_1/O
                         net (fo=1, routed)           0.017     0.108    div_pipe0/quotient[25]_i_1_n_0
    SLICE_X30Y72         FDRE                                         r  div_pipe0/quotient_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=746, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X30Y72         FDRE                                         r  div_pipe0/quotient_reg[25]/C
                         clock pessimism              0.000     0.018    
    SLICE_X30Y72         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=746, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X32Y66         FDRE                                         r  div_pipe0/quotient_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[5]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe0/quotient[5]
    SLICE_X32Y66         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.093 r  div_pipe0/quotient[5]_i_1/O
                         net (fo=1, routed)           0.015     0.108    div_pipe0/quotient[5]_i_1_n_0
    SLICE_X32Y66         FDRE                                         r  div_pipe0/quotient_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=746, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X32Y66         FDRE                                         r  div_pipe0/quotient_reg[5]/C
                         clock pessimism              0.000     0.018    
    SLICE_X32Y66         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=746, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X30Y72         FDRE                                         r  div_pipe0/quotient_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[9]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe0/quotient[9]
    SLICE_X30Y72         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.093 r  div_pipe0/quotient[9]_i_1/O
                         net (fo=1, routed)           0.015     0.108    div_pipe0/quotient[9]_i_1_n_0
    SLICE_X30Y72         FDRE                                         r  div_pipe0/quotient_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=746, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X30Y72         FDRE                                         r  div_pipe0/quotient_reg[9]/C
                         clock pessimism              0.000     0.018    
    SLICE_X30Y72         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 div_pipe0/divisor_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/divisor_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=746, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X23Y80         FDRE                                         r  div_pipe0/divisor_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y80         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/divisor_reg[31]/Q
                         net (fo=4, routed)           0.060     0.111    div_pipe0/divisor[31]
    SLICE_X23Y79         FDRE                                         r  div_pipe0/divisor_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=746, unset)          0.019     0.019    div_pipe0/clk
    SLICE_X23Y79         FDRE                                         r  div_pipe0/divisor_reg[30]/C
                         clock pessimism              0.000     0.019    
    SLICE_X23Y79         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    div_pipe0/divisor_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 div_pipe0/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read1_0/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.038ns (38.384%)  route 0.061ns (61.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=746, unset)          0.013     0.013    div_pipe0/clk
    SLICE_X31Y72         FDRE                                         r  div_pipe0/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  div_pipe0/out_reg[28]/Q
                         net (fo=1, routed)           0.061     0.112    bin_read1_0/div_pipe0_out[28]
    SLICE_X31Y71         FDRE                                         r  bin_read1_0/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=746, unset)          0.019     0.019    bin_read1_0/clk
    SLICE_X31Y71         FDRE                                         r  bin_read1_0/out_reg[28]/C
                         clock pessimism              0.000     0.019    
    SLICE_X31Y71         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    bin_read1_0/out_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y21  mult_pipe0/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y24  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y26  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y28  mult_pipe1/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X29Y67   A_i_j_0/done_reg/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X28Y71   mult_pipe1/out_reg[24]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X28Y71   mult_pipe1/out_reg[25]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X28Y71   mult_pipe1/out_reg[26]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X28Y71   mult_pipe1/out_reg[27]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X28Y71   mult_pipe1/out_reg[28]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y67   A_i_j_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y71   mult_pipe1/out_reg[24]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y71   mult_pipe1/out_reg[25]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y71   mult_pipe1/out_reg[26]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y71   mult_pipe1/out_reg[27]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y71   mult_pipe1/out_reg[28]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y71   mult_pipe1/out_reg[29]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y63   mult_pipe1/out_reg[2]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y63   mult_pipe1/out_reg[2]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y71   mult_pipe1/out_reg[30]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y67   A_i_j_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y67   A_i_j_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y71   mult_pipe1/out_reg[24]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y71   mult_pipe1/out_reg[24]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y71   mult_pipe1/out_reg[25]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y71   mult_pipe1/out_reg[25]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y71   mult_pipe1/out_reg[26]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y71   mult_pipe1/out_reg[26]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y71   mult_pipe1/out_reg[27]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y71   mult_pipe1/out_reg[27]/C



