#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000193d63fac10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000193d63fada0 .scope module, "npu_core_tb" "npu_core_tb" 3 3;
 .timescale -9 -12;
P_00000193d5eb34d0 .param/l "ACC_WIDTH" 1 3 8, +C4<00000000000000000000000000010110>;
P_00000193d5eb3508 .param/l "ARRAY_SIZE" 1 3 5, +C4<00000000000000000000000000000100>;
P_00000193d5eb3540 .param/l "DATA_WIDTH" 1 3 6, +C4<00000000000000000000000000001000>;
P_00000193d5eb3578 .param/l "EXTRA_ACC_BITS" 1 3 7, +C4<00000000000000000000000000000100>;
P_00000193d5eb35b0 .param/l "INDEX_WIDTH" 1 3 10, +C4<00000000000000000000000000000100>;
P_00000193d5eb35e8 .param/l "OUTPUT_COUNT" 1 3 9, +C4<00000000000000000000000000010000>;
P_00000193d5eb3620 .param/l "TOTAL_LATENCY" 1 3 11, +C4<00000000000000000000000000001010>;
v00000193d648a540_0 .var "a_stream", 31 0;
v00000193d648ac20_0 .var "b_stream", 31 0;
v00000193d648a860_0 .net "busy", 0 0, L_00000193d633a410;  1 drivers
v00000193d648bf80_0 .net "c_out_flat", 351 0, L_00000193d64da920;  1 drivers
v00000193d648aa40_0 .net "c_valid", 0 0, v00000193d6475ad0_0;  1 drivers
v00000193d648b580_0 .var "clk", 0 0;
v00000193d648a5e0_0 .net "done", 0 0, v00000193d6476570_0;  1 drivers
v00000193d648a900 .array/s "golden_raw", 15 0, 21 0;
v00000193d648ae00 .array/s "golden_relu", 15 0, 21 0;
v00000193d648b940_0 .var "in_valid", 0 0;
v00000193d648a400 .array/s "matrix_a", 15 0, 7 0;
v00000193d648ad60 .array/s "matrix_b", 15 0, 7 0;
v00000193d648b620_0 .net "relu_busy", 0 0, L_00000193d63738e0;  1 drivers
v00000193d648be40_0 .net "relu_c_out_flat", 351 0, L_00000193d6502400;  1 drivers
v00000193d648af40_0 .net "relu_c_valid", 0 0, v00000193d648d060_0;  1 drivers
v00000193d648bee0_0 .net "relu_done", 0 0, v00000193d648d380_0;  1 drivers
v00000193d648c020_0 .net "relu_result_data", 21 0, v00000193d648acc0_0;  1 drivers
v00000193d648b6c0_0 .net "relu_result_index", 3 0, v00000193d648b440_0;  1 drivers
L_00000193d648ea38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000193d648afe0_0 .net "relu_result_ready", 0 0, L_00000193d648ea38;  1 drivers
v00000193d648c0c0_0 .net "relu_result_valid", 0 0, v00000193d648aea0_0;  1 drivers
v00000193d648b080_0 .net "result_data", 21 0, v00000193d6478900_0;  1 drivers
v00000193d648b3a0_0 .net "result_index", 3 0, v00000193d6479440_0;  1 drivers
v00000193d648b1c0_0 .var "result_ready", 0 0;
v00000193d648b8a0_0 .net "result_valid", 0 0, v00000193d64780e0_0;  1 drivers
v00000193d648b260_0 .var "rst", 0 0;
v00000193d648b760_0 .var "start", 0 0;
v00000193d648c160 .array/s "stream_matrix", 15 0, 21 0;
S_00000193d5eb3660 .scope task, "apply_reset" "apply_reset" 3 94, 3 94 0, S_00000193d63fada0;
 .timescale -9 -12;
E_00000193d63f7f50 .event negedge, v00000193d635b460_0;
TD_npu_core_tb.apply_reset ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000193d648b260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193d648b760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193d648b940_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000193d648a540_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000193d648ac20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193d648b1c0_0, 0;
    %pushi/vec4 4, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000193d63f7f50;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193d648b260_0, 0;
    %wait E_00000193d63f7f50;
    %end;
S_00000193d5e86fd0 .scope task, "check_results" "check_results" 3 198, 3 198 0, S_00000193d63fada0;
 .timescale -9 -12;
v00000193d63c8150_0 .var/i "col", 31 0;
v00000193d63c7bb0_0 .var "label", 255 0;
v00000193d63c7cf0_0 .var/s "observed", 21 0;
v00000193d63c9370_0 .var/s "relu_observed", 21 0;
v00000193d63c7e30_0 .var/i "row", 31 0;
TD_npu_core_tb.check_results ;
    %fork TD_npu_core_tb.compute_golden, S_00000193d5e52720;
    %join;
    %fork TD_npu_core_tb.stream_operands, S_00000193d64895b0;
    %join;
    %fork TD_npu_core_tb.wait_for_done, S_00000193d6488de0;
    %join;
    %fork TD_npu_core_tb.collect_stream, S_00000193d5e87160;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000193d63c7e30_0, 0, 32;
T_1.2 ;
    %load/vec4 v00000193d63c7e30_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000193d63c8150_0, 0, 32;
T_1.4 ;
    %load/vec4 v00000193d63c8150_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_1.5, 5;
    %load/vec4 v00000193d648bf80_0;
    %load/vec4 v00000193d63c7e30_0;
    %muli 4, 0, 32;
    %load/vec4 v00000193d63c8150_0;
    %add;
    %muli 22, 0, 32;
    %part/s 22;
    %store/vec4 v00000193d63c7cf0_0, 0, 22;
    %load/vec4 v00000193d63c7cf0_0;
    %load/vec4 v00000193d63c7e30_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v00000193d63c8150_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v00000193d648a900, 4;
    %cmp/ne;
    %jmp/0xz  T_1.6, 6;
    %load/vec4 v00000193d63c7e30_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v00000193d63c8150_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v00000193d648a900, 4;
    %vpi_call/w 3 213 "$fatal", 32'sb00000000000000000000000000000001, "[TB] %s mismatch (flat) at C[%0d][%0d]: observed=%0d expected=%0d", v00000193d63c7bb0_0, v00000193d63c7e30_0, v00000193d63c8150_0, v00000193d63c7cf0_0, S<0,vec4,s22> {1 0 0};
T_1.6 ;
    %load/vec4 v00000193d63c7e30_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v00000193d63c8150_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v00000193d648c160, 4;
    %load/vec4 v00000193d63c7e30_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v00000193d63c8150_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v00000193d648a900, 4;
    %cmp/ne;
    %jmp/0xz  T_1.8, 6;
    %load/vec4 v00000193d63c7e30_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v00000193d63c8150_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v00000193d648c160, 4;
    %load/vec4 v00000193d63c7e30_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v00000193d63c8150_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v00000193d648a900, 4;
    %vpi_call/w 3 219 "$fatal", 32'sb00000000000000000000000000000001, "[TB] %s mismatch (stream) at C[%0d][%0d]: observed=%0d expected=%0d", v00000193d63c7bb0_0, v00000193d63c7e30_0, v00000193d63c8150_0, S<1,vec4,s22>, S<0,vec4,s22> {2 0 0};
T_1.8 ;
    %load/vec4 v00000193d648be40_0;
    %load/vec4 v00000193d63c7e30_0;
    %muli 4, 0, 32;
    %load/vec4 v00000193d63c8150_0;
    %add;
    %muli 22, 0, 32;
    %part/s 22;
    %store/vec4 v00000193d63c9370_0, 0, 22;
    %load/vec4 v00000193d63c9370_0;
    %load/vec4 v00000193d63c7e30_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v00000193d63c8150_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v00000193d648ae00, 4;
    %cmp/ne;
    %jmp/0xz  T_1.10, 6;
    %load/vec4 v00000193d63c7e30_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v00000193d63c8150_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v00000193d648ae00, 4;
    %vpi_call/w 3 226 "$fatal", 32'sb00000000000000000000000000000001, "[TB] %s mismatch (ReLU) at C[%0d][%0d]: observed=%0d expected=%0d", v00000193d63c7bb0_0, v00000193d63c7e30_0, v00000193d63c8150_0, v00000193d63c9370_0, S<0,vec4,s22> {1 0 0};
T_1.10 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000193d63c8150_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000193d63c8150_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000193d63c7e30_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000193d63c7e30_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %vpi_call/w 3 233 "$display", "[TB] %s passed", v00000193d63c7bb0_0 {0 0 0};
    %end;
S_00000193d5e87160 .scope task, "collect_stream" "collect_stream" 3 165, 3 165 0, S_00000193d63fada0;
 .timescale -9 -12;
v00000193d63c9870_0 .var/i "captured", 31 0;
v00000193d63c8830_0 .var/i "col", 31 0;
v00000193d63c7ed0_0 .var/i "row", 31 0;
E_00000193d63f7f90 .event posedge, v00000193d635b460_0;
E_00000193d63f7fd0 .event anyedge, v00000193d6475990_0;
TD_npu_core_tb.collect_stream ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000193d63c7ed0_0, 0, 32;
T_2.12 ;
    %load/vec4 v00000193d63c7ed0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.13, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000193d63c8830_0, 0, 32;
T_2.14 ;
    %load/vec4 v00000193d63c8830_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.15, 5;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v00000193d63c7ed0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v00000193d63c8830_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v00000193d648c160, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000193d63c8830_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000193d63c8830_0, 0, 32;
    %jmp T_2.14;
T_2.15 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000193d63c7ed0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000193d63c7ed0_0, 0, 32;
    %jmp T_2.12;
T_2.13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000193d63c9870_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000193d648b1c0_0, 0;
T_2.16 ;
    %load/vec4 v00000193d63c9870_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_2.17, 5;
    %wait E_00000193d63f7f90;
    %load/vec4 v00000193d648b8a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.20, 9;
    %load/vec4 v00000193d648b1c0_0;
    %and;
T_2.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.18, 8;
    %load/vec4 v00000193d648b3a0_0;
    %load/vec4 v00000193d63c9870_0;
    %parti/s 4, 0, 2;
    %cmp/ne;
    %jmp/0xz  T_2.21, 6;
    %vpi_call/w 3 182 "$fatal", 32'sb00000000000000000000000000000001, "[TB] stream index mismatch: observed=%0d expected=%0d", v00000193d648b3a0_0, v00000193d63c9870_0 {0 0 0};
T_2.21 ;
    %load/vec4 v00000193d63c9870_0;
    %pushi/vec4 4, 0, 32;
    %div/s;
    %store/vec4 v00000193d63c7ed0_0, 0, 32;
    %load/vec4 v00000193d63c9870_0;
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %store/vec4 v00000193d63c8830_0, 0, 32;
    %load/vec4 v00000193d648b080_0;
    %load/vec4 v00000193d63c7ed0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v00000193d63c8830_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v00000193d648c160, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000193d63c9870_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000193d63c9870_0, 0, 32;
T_2.18 ;
    %jmp T_2.16;
T_2.17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193d648b1c0_0, 0;
T_2.23 ;
    %load/vec4 v00000193d648a860_0;
    %nor/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_2.24, 6;
    %wait E_00000193d63f7fd0;
    %jmp T_2.23;
T_2.24 ;
    %wait E_00000193d63f7f90;
    %end;
S_00000193d5e52720 .scope task, "compute_golden" "compute_golden" 3 108, 3 108 0, S_00000193d63fada0;
 .timescale -9 -12;
v00000193d63c7f70_0 .var/i "i", 31 0;
v00000193d63c8bf0_0 .var/i "j", 31 0;
v00000193d63c9410_0 .var/i "k", 31 0;
v00000193d63c9730_0 .var/i "sum", 31 0;
TD_npu_core_tb.compute_golden ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000193d63c7f70_0, 0, 32;
T_3.25 ;
    %load/vec4 v00000193d63c7f70_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.26, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000193d63c8bf0_0, 0, 32;
T_3.27 ;
    %load/vec4 v00000193d63c8bf0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.28, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000193d63c9730_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000193d63c9410_0, 0, 32;
T_3.29 ;
    %load/vec4 v00000193d63c9410_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.30, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000193d63c9730_0;
    %load/vec4 v00000193d63c7f70_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v00000193d63c9410_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v00000193d648a400, 4;
    %pad/s 32;
    %load/vec4 v00000193d63c9410_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v00000193d63c8bf0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v00000193d648ad60, 4;
    %pad/s 32;
    %mul;
    %add;
    %store/vec4 v00000193d63c9730_0, 0, 32;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000193d63c9410_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000193d63c9410_0, 0, 32;
    %jmp T_3.29;
T_3.30 ;
    %load/vec4 v00000193d63c9730_0;
    %pad/s 22;
    %load/vec4 v00000193d63c7f70_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v00000193d63c8bf0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v00000193d648a900, 4, 0;
    %load/vec4 v00000193d63c9730_0;
    %cmpi/s 0, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_3.31, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_3.32, 8;
T_3.31 ; End of true expr.
    %load/vec4 v00000193d63c9730_0;
    %jmp/0 T_3.32, 8;
 ; End of false expr.
    %blend;
T_3.32;
    %pad/u 22;
    %load/vec4 v00000193d63c7f70_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v00000193d63c8bf0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v00000193d648ae00, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000193d63c8bf0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000193d63c8bf0_0, 0, 32;
    %jmp T_3.27;
T_3.28 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000193d63c7f70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000193d63c7f70_0, 0, 32;
    %jmp T_3.25;
T_3.26 ;
    %end;
S_00000193d5e528b0 .scope module, "dut" "npu_core" 3 49, 4 2 0, S_00000193d63fada0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "in_valid";
    .port_info 4 /INPUT 32 "a_stream";
    .port_info 5 /INPUT 32 "b_stream";
    .port_info 6 /OUTPUT 1 "busy";
    .port_info 7 /OUTPUT 1 "done";
    .port_info 8 /OUTPUT 1 "c_valid";
    .port_info 9 /OUTPUT 352 "c_out_flat";
    .port_info 10 /OUTPUT 1 "result_valid";
    .port_info 11 /OUTPUT 22 "result_data";
    .port_info 12 /OUTPUT 4 "result_index";
    .port_info 13 /INPUT 1 "result_ready";
P_00000193d645cd10 .param/l "ACC_WIDTH" 0 4 6, +C4<00000000000000000000000000010110>;
P_00000193d645cd48 .param/l "ACT_FUNC" 0 4 7, +C4<00000000000000000000000000000000>;
P_00000193d645cd80 .param/l "ARRAY_SIZE" 0 4 3, +C4<00000000000000000000000000000100>;
P_00000193d645cdb8 .param/l "COUNT_WIDTH" 1 4 27, +C4<00000000000000000000000000000011>;
P_00000193d645cdf0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
P_00000193d645ce28 .param/l "EXTRA_ACC_BITS" 0 4 5, +C4<00000000000000000000000000000100>;
P_00000193d645ce60 .param/l "INDEX_WIDTH" 0 4 9, +C4<00000000000000000000000000000100>;
P_00000193d645ce98 .param/l "MIN_ACC_WIDTH" 1 4 29, +C4<00000000000000000000000000010010>;
P_00000193d645ced0 .param/l "OUTPUT_COUNT" 0 4 8, +C4<00000000000000000000000000010000>;
P_00000193d645cf08 .param/l "ROWCOL_WIDTH" 1 4 28, +C4<00000000000000000000000000000010>;
L_00000193d633a640 .functor BUFZ 1, v00000193d648b760_0, C4<0>, C4<0>, C4<0>;
L_00000193d633a410 .functor OR 1, v00000193d6475530_0, v00000193d6478b80_0, C4<0>, C4<0>;
v00000193d6476890 .array/s "a_stage0", 3 0, 7 0;
v00000193d6476930 .array/s "a_stage1", 3 0, 7 0;
v00000193d6476110_0 .net "a_stream", 31 0, v00000193d648a540_0;  1 drivers
v00000193d6475490 .array "acc_matrix", 15 0;
v00000193d6475490_0 .net/s v00000193d6475490 0, 21 0, v00000193d635aec0_0; 1 drivers
v00000193d6475490_1 .net/s v00000193d6475490 1, 21 0, v00000193d63a2560_0; 1 drivers
v00000193d6475490_2 .net/s v00000193d6475490 2, 21 0, v00000193d64691e0_0; 1 drivers
v00000193d6475490_3 .net/s v00000193d6475490 3, 21 0, v00000193d64698c0_0; 1 drivers
v00000193d6475490_4 .net/s v00000193d6475490 4, 21 0, v00000193d646b080_0; 1 drivers
v00000193d6475490_5 .net/s v00000193d6475490 5, 21 0, v00000193d646a680_0; 1 drivers
v00000193d6475490_6 .net/s v00000193d6475490 6, 21 0, v00000193d646e7e0_0; 1 drivers
v00000193d6475490_7 .net/s v00000193d6475490 7, 21 0, v00000193d646ee20_0; 1 drivers
v00000193d6475490_8 .net/s v00000193d6475490 8, 21 0, v00000193d646e880_0; 1 drivers
v00000193d6475490_9 .net/s v00000193d6475490 9, 21 0, v00000193d646d520_0; 1 drivers
v00000193d6475490_10 .net/s v00000193d6475490 10, 21 0, v00000193d64707c0_0; 1 drivers
v00000193d6475490_11 .net/s v00000193d6475490 11, 21 0, v00000193d646f640_0; 1 drivers
v00000193d6475490_12 .net/s v00000193d6475490 12, 21 0, v00000193d6470d60_0; 1 drivers
v00000193d6475490_13 .net/s v00000193d6475490 13, 21 0, v00000193d646f3c0_0; 1 drivers
v00000193d6475490_14 .net/s v00000193d6475490 14, 21 0, v00000193d64762f0_0; 1 drivers
v00000193d6475490_15 .net/s v00000193d6475490 15, 21 0, v00000193d6475350_0; 1 drivers
v00000193d64769d0 .array "act_matrix", 15 0;
v00000193d64769d0_0 .net/s v00000193d64769d0 0, 21 0, L_00000193d63d2a60; 1 drivers
v00000193d64769d0_1 .net/s v00000193d64769d0 1, 21 0, L_00000193d63d1d40; 1 drivers
v00000193d64769d0_2 .net/s v00000193d64769d0 2, 21 0, L_00000193d63d21a0; 1 drivers
v00000193d64769d0_3 .net/s v00000193d64769d0 3, 21 0, L_00000193d63d28a0; 1 drivers
v00000193d64769d0_4 .net/s v00000193d64769d0 4, 21 0, L_00000193d63d23d0; 1 drivers
v00000193d64769d0_5 .net/s v00000193d64769d0 5, 21 0, L_00000193d63d2520; 1 drivers
v00000193d64769d0_6 .net/s v00000193d64769d0 6, 21 0, L_00000193d63d2440; 1 drivers
v00000193d64769d0_7 .net/s v00000193d64769d0 7, 21 0, L_00000193d63d2210; 1 drivers
v00000193d64769d0_8 .net/s v00000193d64769d0 8, 21 0, L_00000193d63d2670; 1 drivers
v00000193d64769d0_9 .net/s v00000193d64769d0 9, 21 0, L_00000193d63d2830; 1 drivers
v00000193d64769d0_10 .net/s v00000193d64769d0 10, 21 0, L_00000193d63d1bf0; 1 drivers
v00000193d64769d0_11 .net/s v00000193d64769d0 11, 21 0, L_00000193d63d1f70; 1 drivers
v00000193d64769d0_12 .net/s v00000193d64769d0 12, 21 0, L_00000193d63d2910; 1 drivers
v00000193d64769d0_13 .net/s v00000193d64769d0 13, 21 0, L_00000193d63d1db0; 1 drivers
v00000193d64769d0_14 .net/s v00000193d64769d0 14, 21 0, L_00000193d63d2360; 1 drivers
v00000193d64769d0_15 .net/s v00000193d64769d0 15, 21 0, L_00000193d63d1e20; 1 drivers
v00000193d6475530_0 .var "active", 0 0;
v00000193d6476250 .array/s "b_stage0", 3 0, 7 0;
v00000193d6476750 .array/s "b_stage1", 3 0, 7 0;
v00000193d64758f0_0 .net "b_stream", 31 0, v00000193d648ac20_0;  1 drivers
v00000193d6475990_0 .net "busy", 0 0, L_00000193d633a410;  alias, 1 drivers
v00000193d6475a30_0 .net "c_out_flat", 351 0, L_00000193d64da920;  alias, 1 drivers
v00000193d6475ad0_0 .var "c_valid", 0 0;
v00000193d6475df0_0 .net "clear_acc", 0 0, L_00000193d633a640;  1 drivers
v00000193d64764d0_0 .net "clk", 0 0, v00000193d648b580_0;  1 drivers
v00000193d6476570_0 .var "done", 0 0;
v00000193d64767f0_0 .var "feed_count", 2 0;
v00000193d6475c10_0 .var "final_word_pending", 0 0;
v00000193d6476a70_0 .var/i "i_row", 31 0;
v00000193d6476b10_0 .net "in_valid", 0 0, v00000193d648b940_0;  1 drivers
v00000193d6478ea0_0 .var "processed_count", 2 0;
v00000193d6478900_0 .var "result_data", 21 0;
v00000193d6479440_0 .var "result_index", 3 0;
v00000193d6479260_0 .net "result_ready", 0 0, v00000193d648b1c0_0;  1 drivers
v00000193d64780e0_0 .var "result_valid", 0 0;
v00000193d6478720_0 .net "rst", 0 0, v00000193d648b260_0;  1 drivers
v00000193d6478360_0 .net "start", 0 0, v00000193d648b760_0;  1 drivers
v00000193d6478680_0 .var "stream_col", 1 0;
v00000193d6478180_0 .var "stream_index", 3 0;
v00000193d64787c0_0 .var "stream_row", 1 0;
v00000193d6478b80_0 .var "streaming", 0 0;
v00000193d6478c20_0 .var "valid_stage0", 0 0;
v00000193d6477f00_0 .var "valid_stage1", 0 0;
LS_00000193d64da920_0_0 .concat8 [ 22 22 22 22], L_00000193d63d2ad0, L_00000193d63d2280, L_00000193d63d24b0, L_00000193d63d22f0;
LS_00000193d64da920_0_4 .concat8 [ 22 22 22 22], L_00000193d63d2980, L_00000193d63d1fe0, L_00000193d63d1e90, L_00000193d63d29f0;
LS_00000193d64da920_0_8 .concat8 [ 22 22 22 22], L_00000193d63d2590, L_00000193d63d27c0, L_00000193d63d1f00, L_00000193d63d1cd0;
LS_00000193d64da920_0_12 .concat8 [ 22 22 22 22], L_00000193d63d20c0, L_00000193d63d2600, L_00000193d63d2130, L_00000193d63d26e0;
L_00000193d64da920 .concat8 [ 88 88 88 88], LS_00000193d64da920_0_0, LS_00000193d64da920_0_4, LS_00000193d64da920_0_8, LS_00000193d64da920_0_12;
S_00000193d645cf50 .scope generate, "gen_flatten_rows[0]" "gen_flatten_rows[0]" 4 211, 4 211 0, S_00000193d5e528b0;
 .timescale 0 0;
P_00000193d63f83d0 .param/l "row" 0 4 211, +C4<00>;
S_00000193d645d0e0 .scope generate, "gen_flatten_cols[0]" "gen_flatten_cols[0]" 4 212, 4 212 0, S_00000193d645cf50;
 .timescale 0 0;
P_00000193d635e570 .param/l "col" 0 4 212, +C4<00>;
P_00000193d635e5a8 .param/l "idx" 1 4 213, +C4<00000000000000000000000000000000>;
L_00000193d63d2ad0 .functor BUFZ 22, L_00000193d63d2a60, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v00000193d63c97d0_0 .net *"_ivl_2", 21 0, L_00000193d63d2ad0;  1 drivers
S_00000193d645d270 .scope generate, "gen_flatten_cols[1]" "gen_flatten_cols[1]" 4 212, 4 212 0, S_00000193d645cf50;
 .timescale 0 0;
P_00000193d635e870 .param/l "col" 0 4 212, +C4<01>;
P_00000193d635e8a8 .param/l "idx" 1 4 213, +C4<00000000000000000000000000000001>;
L_00000193d63d2280 .functor BUFZ 22, L_00000193d63d1d40, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v00000193d63c8dd0_0 .net *"_ivl_2", 21 0, L_00000193d63d2280;  1 drivers
S_00000193d6465410 .scope generate, "gen_flatten_cols[2]" "gen_flatten_cols[2]" 4 212, 4 212 0, S_00000193d645cf50;
 .timescale 0 0;
P_00000193d635e270 .param/l "col" 0 4 212, +C4<010>;
P_00000193d635e2a8 .param/l "idx" 1 4 213, +C4<00000000000000000000000000000010>;
L_00000193d63d24b0 .functor BUFZ 22, L_00000193d63d21a0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v00000193d63c8010_0 .net *"_ivl_2", 21 0, L_00000193d63d24b0;  1 drivers
S_00000193d64655a0 .scope generate, "gen_flatten_cols[3]" "gen_flatten_cols[3]" 4 212, 4 212 0, S_00000193d645cf50;
 .timescale 0 0;
P_00000193d635d170 .param/l "col" 0 4 212, +C4<011>;
P_00000193d635d1a8 .param/l "idx" 1 4 213, +C4<00000000000000000000000000000011>;
L_00000193d63d22f0 .functor BUFZ 22, L_00000193d63d28a0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v00000193d63c9910_0 .net *"_ivl_2", 21 0, L_00000193d63d22f0;  1 drivers
S_00000193d6465730 .scope generate, "gen_flatten_rows[1]" "gen_flatten_rows[1]" 4 211, 4 211 0, S_00000193d5e528b0;
 .timescale 0 0;
P_00000193d63f8490 .param/l "row" 0 4 211, +C4<01>;
S_00000193d64658c0 .scope generate, "gen_flatten_cols[0]" "gen_flatten_cols[0]" 4 212, 4 212 0, S_00000193d6465730;
 .timescale 0 0;
P_00000193d635d8f0 .param/l "col" 0 4 212, +C4<00>;
P_00000193d635d928 .param/l "idx" 1 4 213, +C4<00000000000000000000000000000100>;
L_00000193d63d2980 .functor BUFZ 22, L_00000193d63d23d0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v00000193d63c81f0_0 .net *"_ivl_2", 21 0, L_00000193d63d2980;  1 drivers
S_00000193d6465a50 .scope generate, "gen_flatten_cols[1]" "gen_flatten_cols[1]" 4 212, 4 212 0, S_00000193d6465730;
 .timescale 0 0;
P_00000193d635d970 .param/l "col" 0 4 212, +C4<01>;
P_00000193d635d9a8 .param/l "idx" 1 4 213, +C4<00000000000000000000000000000101>;
L_00000193d63d1fe0 .functor BUFZ 22, L_00000193d63d2520, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v00000193d63c8290_0 .net *"_ivl_2", 21 0, L_00000193d63d1fe0;  1 drivers
S_00000193d6465be0 .scope generate, "gen_flatten_cols[2]" "gen_flatten_cols[2]" 4 212, 4 212 0, S_00000193d6465730;
 .timescale 0 0;
P_00000193d635e5f0 .param/l "col" 0 4 212, +C4<010>;
P_00000193d635e628 .param/l "idx" 1 4 213, +C4<00000000000000000000000000000110>;
L_00000193d63d1e90 .functor BUFZ 22, L_00000193d63d2440, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v00000193d63c8330_0 .net *"_ivl_2", 21 0, L_00000193d63d1e90;  1 drivers
S_00000193d6466bd0 .scope generate, "gen_flatten_cols[3]" "gen_flatten_cols[3]" 4 212, 4 212 0, S_00000193d6465730;
 .timescale 0 0;
P_00000193d635dd70 .param/l "col" 0 4 212, +C4<011>;
P_00000193d635dda8 .param/l "idx" 1 4 213, +C4<00000000000000000000000000000111>;
L_00000193d63d29f0 .functor BUFZ 22, L_00000193d63d2210, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v00000193d63c8470_0 .net *"_ivl_2", 21 0, L_00000193d63d29f0;  1 drivers
S_00000193d6466400 .scope generate, "gen_flatten_rows[2]" "gen_flatten_rows[2]" 4 211, 4 211 0, S_00000193d5e528b0;
 .timescale 0 0;
P_00000193d63f8550 .param/l "row" 0 4 211, +C4<010>;
S_00000193d6466590 .scope generate, "gen_flatten_cols[0]" "gen_flatten_cols[0]" 4 212, 4 212 0, S_00000193d6466400;
 .timescale 0 0;
P_00000193d635d1f0 .param/l "col" 0 4 212, +C4<00>;
P_00000193d635d228 .param/l "idx" 1 4 213, +C4<00000000000000000000000000001000>;
L_00000193d63d2590 .functor BUFZ 22, L_00000193d63d2670, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v00000193d63c83d0_0 .net *"_ivl_2", 21 0, L_00000193d63d2590;  1 drivers
S_00000193d6466720 .scope generate, "gen_flatten_cols[1]" "gen_flatten_cols[1]" 4 212, 4 212 0, S_00000193d6466400;
 .timescale 0 0;
P_00000193d635e3f0 .param/l "col" 0 4 212, +C4<01>;
P_00000193d635e428 .param/l "idx" 1 4 213, +C4<00000000000000000000000000001001>;
L_00000193d63d27c0 .functor BUFZ 22, L_00000193d63d2830, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v00000193d635bd20_0 .net *"_ivl_2", 21 0, L_00000193d63d27c0;  1 drivers
S_00000193d64660e0 .scope generate, "gen_flatten_cols[2]" "gen_flatten_cols[2]" 4 212, 4 212 0, S_00000193d6466400;
 .timescale 0 0;
P_00000193d635dcf0 .param/l "col" 0 4 212, +C4<010>;
P_00000193d635dd28 .param/l "idx" 1 4 213, +C4<00000000000000000000000000001010>;
L_00000193d63d1f00 .functor BUFZ 22, L_00000193d63d1bf0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v00000193d635a7e0_0 .net *"_ivl_2", 21 0, L_00000193d63d1f00;  1 drivers
S_00000193d64668b0 .scope generate, "gen_flatten_cols[3]" "gen_flatten_cols[3]" 4 212, 4 212 0, S_00000193d6466400;
 .timescale 0 0;
P_00000193d635dff0 .param/l "col" 0 4 212, +C4<011>;
P_00000193d635e028 .param/l "idx" 1 4 213, +C4<00000000000000000000000000001011>;
L_00000193d63d1cd0 .functor BUFZ 22, L_00000193d63d1f70, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v00000193d635a060_0 .net *"_ivl_2", 21 0, L_00000193d63d1cd0;  1 drivers
S_00000193d6465dc0 .scope generate, "gen_flatten_rows[3]" "gen_flatten_rows[3]" 4 211, 4 211 0, S_00000193d5e528b0;
 .timescale 0 0;
P_00000193d63f85d0 .param/l "row" 0 4 211, +C4<011>;
S_00000193d6466270 .scope generate, "gen_flatten_cols[0]" "gen_flatten_cols[0]" 4 212, 4 212 0, S_00000193d6465dc0;
 .timescale 0 0;
P_00000193d635d270 .param/l "col" 0 4 212, +C4<00>;
P_00000193d635d2a8 .param/l "idx" 1 4 213, +C4<00000000000000000000000000001100>;
L_00000193d63d20c0 .functor BUFZ 22, L_00000193d63d2910, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v00000193d635a100_0 .net *"_ivl_2", 21 0, L_00000193d63d20c0;  1 drivers
S_00000193d6465f50 .scope generate, "gen_flatten_cols[1]" "gen_flatten_cols[1]" 4 212, 4 212 0, S_00000193d6465dc0;
 .timescale 0 0;
P_00000193d635e8f0 .param/l "col" 0 4 212, +C4<01>;
P_00000193d635e928 .param/l "idx" 1 4 213, +C4<00000000000000000000000000001101>;
L_00000193d63d2600 .functor BUFZ 22, L_00000193d63d1db0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v00000193d635b140_0 .net *"_ivl_2", 21 0, L_00000193d63d2600;  1 drivers
S_00000193d6466a40 .scope generate, "gen_flatten_cols[2]" "gen_flatten_cols[2]" 4 212, 4 212 0, S_00000193d6465dc0;
 .timescale 0 0;
P_00000193d635ecf0 .param/l "col" 0 4 212, +C4<010>;
P_00000193d635ed28 .param/l "idx" 1 4 213, +C4<00000000000000000000000000001110>;
L_00000193d63d2130 .functor BUFZ 22, L_00000193d63d2360, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v00000193d635b640_0 .net *"_ivl_2", 21 0, L_00000193d63d2130;  1 drivers
S_00000193d64675a0 .scope generate, "gen_flatten_cols[3]" "gen_flatten_cols[3]" 4 212, 4 212 0, S_00000193d6465dc0;
 .timescale 0 0;
P_00000193d635dc70 .param/l "col" 0 4 212, +C4<011>;
P_00000193d635dca8 .param/l "idx" 1 4 213, +C4<00000000000000000000000000001111>;
L_00000193d63d26e0 .functor BUFZ 22, L_00000193d63d1e20, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v00000193d635a240_0 .net *"_ivl_2", 21 0, L_00000193d63d26e0;  1 drivers
S_00000193d6467a50 .scope generate, "gen_rows[0]" "gen_rows[0]" 4 61, 4 61 0, S_00000193d5e528b0;
 .timescale 0 0;
P_00000193d63f8690 .param/l "row" 0 4 61, +C4<00>;
S_00000193d64683b0 .scope generate, "gen_cols[0]" "gen_cols[0]" 4 62, 4 62 0, S_00000193d6467a50;
 .timescale 0 0;
P_00000193d63f86d0 .param/l "col" 0 4 62, +C4<00>;
S_00000193d6468090 .scope generate, "gen_identity" "gen_identity" 4 76, 4 76 0, S_00000193d64683b0;
 .timescale 0 0;
L_00000193d63d2a60 .functor BUFZ 22, v00000193d635aec0_0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
S_00000193d6468860 .scope module, "u_pe" "pe" 4 66, 5 3 0, S_00000193d64683b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 8 "a_value";
    .port_info 5 /INPUT 8 "b_value";
    .port_info 6 /OUTPUT 22 "acc_out";
P_00000193d635ddf0 .param/l "ACC_WIDTH" 0 5 5, +C4<00000000000000000000000000010110>;
P_00000193d635de28 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v00000193d635ac40_0 .net/s *"_ivl_0", 15 0, L_00000193d6489f00;  1 drivers
v00000193d635b820_0 .net/s *"_ivl_2", 15 0, L_00000193d648c340;  1 drivers
v00000193d635a380_0 .net *"_ivl_7", 0 0, L_00000193d648b300;  1 drivers
v00000193d635a560_0 .net *"_ivl_8", 5 0, L_00000193d648b9e0;  1 drivers
v00000193d6476930_0 .array/port v00000193d6476930, 0;
v00000193d635ad80_0 .net/s "a_value", 7 0, v00000193d6476930_0;  1 drivers
v00000193d635aec0_0 .var/s "acc_out", 21 0;
v00000193d6476750_0 .array/port v00000193d6476750, 0;
v00000193d635b280_0 .net/s "b_value", 7 0, v00000193d6476750_0;  1 drivers
v00000193d635b320_0 .net "clear", 0 0, L_00000193d633a640;  alias, 1 drivers
v00000193d635b460_0 .net "clk", 0 0, v00000193d648b580_0;  alias, 1 drivers
v00000193d6344ee0_0 .net "enable", 0 0, v00000193d6477f00_0;  1 drivers
v00000193d6344440_0 .net/s "product", 15 0, L_00000193d648b800;  1 drivers
v00000193d6344a80_0 .net/s "product_ext", 21 0, L_00000193d648a9a0;  1 drivers
v00000193d6344760_0 .net "rst", 0 0, v00000193d648b260_0;  alias, 1 drivers
L_00000193d6489f00 .extend/s 16, v00000193d6476930_0;
L_00000193d648c340 .extend/s 16, v00000193d6476750_0;
L_00000193d648b800 .arith/mult 16, L_00000193d6489f00, L_00000193d648c340;
L_00000193d648b300 .part L_00000193d648b800, 15, 1;
LS_00000193d648b9e0_0_0 .concat [ 1 1 1 1], L_00000193d648b300, L_00000193d648b300, L_00000193d648b300, L_00000193d648b300;
LS_00000193d648b9e0_0_4 .concat [ 1 1 0 0], L_00000193d648b300, L_00000193d648b300;
L_00000193d648b9e0 .concat [ 4 2 0 0], LS_00000193d648b9e0_0_0, LS_00000193d648b9e0_0_4;
L_00000193d648a9a0 .concat [ 16 6 0 0], L_00000193d648b800, L_00000193d648b9e0;
S_00000193d64689f0 .scope generate, "gen_cols[1]" "gen_cols[1]" 4 62, 4 62 0, S_00000193d6467a50;
 .timescale 0 0;
P_00000193d63f8790 .param/l "col" 0 4 62, +C4<01>;
S_00000193d64686d0 .scope generate, "gen_identity" "gen_identity" 4 76, 4 76 0, S_00000193d64689f0;
 .timescale 0 0;
L_00000193d63d1d40 .functor BUFZ 22, v00000193d63a2560_0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
S_00000193d6467410 .scope module, "u_pe" "pe" 4 66, 5 3 0, S_00000193d64689f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 8 "a_value";
    .port_info 5 /INPUT 8 "b_value";
    .port_info 6 /OUTPUT 22 "acc_out";
P_00000193d635edf0 .param/l "ACC_WIDTH" 0 5 5, +C4<00000000000000000000000000010110>;
P_00000193d635ee28 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v00000193d63448a0_0 .net/s *"_ivl_0", 15 0, L_00000193d648bb20;  1 drivers
v00000193d63443a0_0 .net/s *"_ivl_2", 15 0, L_00000193d648a2c0;  1 drivers
v00000193d6344080_0 .net *"_ivl_7", 0 0, L_00000193d648bbc0;  1 drivers
v00000193d63441c0_0 .net *"_ivl_8", 5 0, L_00000193d648c2a0;  1 drivers
v00000193d6344bc0_0 .net/s "a_value", 7 0, v00000193d6476930_0;  alias, 1 drivers
v00000193d63a2560_0 .var/s "acc_out", 21 0;
v00000193d6476750_1 .array/port v00000193d6476750, 1;
v00000193d63a1200_0 .net/s "b_value", 7 0, v00000193d6476750_1;  1 drivers
v00000193d63a26a0_0 .net "clear", 0 0, L_00000193d633a640;  alias, 1 drivers
v00000193d63a0c60_0 .net "clk", 0 0, v00000193d648b580_0;  alias, 1 drivers
v00000193d63a1840_0 .net "enable", 0 0, v00000193d6477f00_0;  alias, 1 drivers
v00000193d63a21a0_0 .net/s "product", 15 0, L_00000193d648c200;  1 drivers
v00000193d63a2740_0 .net/s "product_ext", 21 0, L_00000193d648bd00;  1 drivers
v00000193d63a0da0_0 .net "rst", 0 0, v00000193d648b260_0;  alias, 1 drivers
L_00000193d648bb20 .extend/s 16, v00000193d6476930_0;
L_00000193d648a2c0 .extend/s 16, v00000193d6476750_1;
L_00000193d648c200 .arith/mult 16, L_00000193d648bb20, L_00000193d648a2c0;
L_00000193d648bbc0 .part L_00000193d648c200, 15, 1;
LS_00000193d648c2a0_0_0 .concat [ 1 1 1 1], L_00000193d648bbc0, L_00000193d648bbc0, L_00000193d648bbc0, L_00000193d648bbc0;
LS_00000193d648c2a0_0_4 .concat [ 1 1 0 0], L_00000193d648bbc0, L_00000193d648bbc0;
L_00000193d648c2a0 .concat [ 4 2 0 0], LS_00000193d648c2a0_0_0, LS_00000193d648c2a0_0_4;
L_00000193d648bd00 .concat [ 16 6 0 0], L_00000193d648c200, L_00000193d648c2a0;
S_00000193d6467f00 .scope generate, "gen_cols[2]" "gen_cols[2]" 4 62, 4 62 0, S_00000193d6467a50;
 .timescale 0 0;
P_00000193d63f9ad0 .param/l "col" 0 4 62, +C4<010>;
S_00000193d6468220 .scope generate, "gen_identity" "gen_identity" 4 76, 4 76 0, S_00000193d6467f00;
 .timescale 0 0;
L_00000193d63d21a0 .functor BUFZ 22, v00000193d64691e0_0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
S_00000193d6468b80 .scope module, "u_pe" "pe" 4 66, 5 3 0, S_00000193d6467f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 8 "a_value";
    .port_info 5 /INPUT 8 "b_value";
    .port_info 6 /OUTPUT 22 "acc_out";
P_00000193d635d3f0 .param/l "ACC_WIDTH" 0 5 5, +C4<00000000000000000000000000010110>;
P_00000193d635d428 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v00000193d63a10c0_0 .net/s *"_ivl_0", 15 0, L_00000193d648bda0;  1 drivers
v00000193d646a9a0_0 .net/s *"_ivl_2", 15 0, L_00000193d648c3e0;  1 drivers
v00000193d646ad60_0 .net *"_ivl_7", 0 0, L_00000193d648a360;  1 drivers
v00000193d6469820_0 .net *"_ivl_8", 5 0, L_00000193d648c480;  1 drivers
v00000193d646ae00_0 .net/s "a_value", 7 0, v00000193d6476930_0;  alias, 1 drivers
v00000193d64691e0_0 .var/s "acc_out", 21 0;
v00000193d6476750_2 .array/port v00000193d6476750, 2;
v00000193d6469460_0 .net/s "b_value", 7 0, v00000193d6476750_2;  1 drivers
v00000193d6469fa0_0 .net "clear", 0 0, L_00000193d633a640;  alias, 1 drivers
v00000193d646ac20_0 .net "clk", 0 0, v00000193d648b580_0;  alias, 1 drivers
v00000193d6469320_0 .net "enable", 0 0, v00000193d6477f00_0;  alias, 1 drivers
v00000193d646afe0_0 .net/s "product", 15 0, L_00000193d648a720;  1 drivers
v00000193d6469a00_0 .net/s "product_ext", 21 0, L_00000193d648c520;  1 drivers
v00000193d646a220_0 .net "rst", 0 0, v00000193d648b260_0;  alias, 1 drivers
L_00000193d648bda0 .extend/s 16, v00000193d6476930_0;
L_00000193d648c3e0 .extend/s 16, v00000193d6476750_2;
L_00000193d648a720 .arith/mult 16, L_00000193d648bda0, L_00000193d648c3e0;
L_00000193d648a360 .part L_00000193d648a720, 15, 1;
LS_00000193d648c480_0_0 .concat [ 1 1 1 1], L_00000193d648a360, L_00000193d648a360, L_00000193d648a360, L_00000193d648a360;
LS_00000193d648c480_0_4 .concat [ 1 1 0 0], L_00000193d648a360, L_00000193d648a360;
L_00000193d648c480 .concat [ 4 2 0 0], LS_00000193d648c480_0_0, LS_00000193d648c480_0_4;
L_00000193d648c520 .concat [ 16 6 0 0], L_00000193d648a720, L_00000193d648c480;
S_00000193d6468540 .scope generate, "gen_cols[3]" "gen_cols[3]" 4 62, 4 62 0, S_00000193d6467a50;
 .timescale 0 0;
P_00000193d63f9290 .param/l "col" 0 4 62, +C4<011>;
S_00000193d6466dd0 .scope generate, "gen_identity" "gen_identity" 4 76, 4 76 0, S_00000193d6468540;
 .timescale 0 0;
L_00000193d63d28a0 .functor BUFZ 22, v00000193d64698c0_0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
S_00000193d64670f0 .scope module, "u_pe" "pe" 4 66, 5 3 0, S_00000193d6468540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 8 "a_value";
    .port_info 5 /INPUT 8 "b_value";
    .port_info 6 /OUTPUT 22 "acc_out";
P_00000193d635de70 .param/l "ACC_WIDTH" 0 5 5, +C4<00000000000000000000000000010110>;
P_00000193d635dea8 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v00000193d646a2c0_0 .net/s *"_ivl_0", 15 0, L_00000193d648c5c0;  1 drivers
v00000193d646a540_0 .net/s *"_ivl_2", 15 0, L_00000193d648a4a0;  1 drivers
v00000193d6469aa0_0 .net *"_ivl_7", 0 0, L_00000193d648a7c0;  1 drivers
v00000193d646acc0_0 .net *"_ivl_8", 5 0, L_00000193d64d8300;  1 drivers
v00000193d646aea0_0 .net/s "a_value", 7 0, v00000193d6476930_0;  alias, 1 drivers
v00000193d64698c0_0 .var/s "acc_out", 21 0;
v00000193d6476750_3 .array/port v00000193d6476750, 3;
v00000193d646af40_0 .net/s "b_value", 7 0, v00000193d6476750_3;  1 drivers
v00000193d6469500_0 .net "clear", 0 0, L_00000193d633a640;  alias, 1 drivers
v00000193d646a040_0 .net "clk", 0 0, v00000193d648b580_0;  alias, 1 drivers
v00000193d6469780_0 .net "enable", 0 0, v00000193d6477f00_0;  alias, 1 drivers
v00000193d646a7c0_0 .net/s "product", 15 0, L_00000193d6489e60;  1 drivers
v00000193d646aa40_0 .net/s "product_ext", 21 0, L_00000193d64d6d20;  1 drivers
v00000193d64696e0_0 .net "rst", 0 0, v00000193d648b260_0;  alias, 1 drivers
L_00000193d648c5c0 .extend/s 16, v00000193d6476930_0;
L_00000193d648a4a0 .extend/s 16, v00000193d6476750_3;
L_00000193d6489e60 .arith/mult 16, L_00000193d648c5c0, L_00000193d648a4a0;
L_00000193d648a7c0 .part L_00000193d6489e60, 15, 1;
LS_00000193d64d8300_0_0 .concat [ 1 1 1 1], L_00000193d648a7c0, L_00000193d648a7c0, L_00000193d648a7c0, L_00000193d648a7c0;
LS_00000193d64d8300_0_4 .concat [ 1 1 0 0], L_00000193d648a7c0, L_00000193d648a7c0;
L_00000193d64d8300 .concat [ 4 2 0 0], LS_00000193d64d8300_0_0, LS_00000193d64d8300_0_4;
L_00000193d64d6d20 .concat [ 16 6 0 0], L_00000193d6489e60, L_00000193d64d8300;
S_00000193d6467280 .scope generate, "gen_rows[1]" "gen_rows[1]" 4 61, 4 61 0, S_00000193d5e528b0;
 .timescale 0 0;
P_00000193d63f9990 .param/l "row" 0 4 61, +C4<01>;
S_00000193d6467be0 .scope generate, "gen_cols[0]" "gen_cols[0]" 4 62, 4 62 0, S_00000193d6467280;
 .timescale 0 0;
P_00000193d63f8f90 .param/l "col" 0 4 62, +C4<00>;
S_00000193d6467d70 .scope generate, "gen_identity" "gen_identity" 4 76, 4 76 0, S_00000193d6467be0;
 .timescale 0 0;
L_00000193d63d23d0 .functor BUFZ 22, v00000193d646b080_0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
S_00000193d6466f60 .scope module, "u_pe" "pe" 4 66, 5 3 0, S_00000193d6467be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 8 "a_value";
    .port_info 5 /INPUT 8 "b_value";
    .port_info 6 /OUTPUT 22 "acc_out";
P_00000193d635e6f0 .param/l "ACC_WIDTH" 0 5 5, +C4<00000000000000000000000000010110>;
P_00000193d635e728 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v00000193d6469b40_0 .net/s *"_ivl_0", 15 0, L_00000193d64d8260;  1 drivers
v00000193d6469dc0_0 .net/s *"_ivl_2", 15 0, L_00000193d64d7180;  1 drivers
v00000193d6469c80_0 .net *"_ivl_7", 0 0, L_00000193d64d7040;  1 drivers
v00000193d6469be0_0 .net *"_ivl_8", 5 0, L_00000193d64d8080;  1 drivers
v00000193d6476930_1 .array/port v00000193d6476930, 1;
v00000193d646a0e0_0 .net/s "a_value", 7 0, v00000193d6476930_1;  1 drivers
v00000193d646b080_0 .var/s "acc_out", 21 0;
v00000193d646a900_0 .net/s "b_value", 7 0, v00000193d6476750_0;  alias, 1 drivers
v00000193d6469280_0 .net "clear", 0 0, L_00000193d633a640;  alias, 1 drivers
v00000193d6469e60_0 .net "clk", 0 0, v00000193d648b580_0;  alias, 1 drivers
v00000193d646a360_0 .net "enable", 0 0, v00000193d6477f00_0;  alias, 1 drivers
v00000193d646a400_0 .net/s "product", 15 0, L_00000193d64d7a40;  1 drivers
v00000193d6469f00_0 .net/s "product_ext", 21 0, L_00000193d64d8ee0;  1 drivers
v00000193d646a860_0 .net "rst", 0 0, v00000193d648b260_0;  alias, 1 drivers
L_00000193d64d8260 .extend/s 16, v00000193d6476930_1;
L_00000193d64d7180 .extend/s 16, v00000193d6476750_0;
L_00000193d64d7a40 .arith/mult 16, L_00000193d64d8260, L_00000193d64d7180;
L_00000193d64d7040 .part L_00000193d64d7a40, 15, 1;
LS_00000193d64d8080_0_0 .concat [ 1 1 1 1], L_00000193d64d7040, L_00000193d64d7040, L_00000193d64d7040, L_00000193d64d7040;
LS_00000193d64d8080_0_4 .concat [ 1 1 0 0], L_00000193d64d7040, L_00000193d64d7040;
L_00000193d64d8080 .concat [ 4 2 0 0], LS_00000193d64d8080_0_0, LS_00000193d64d8080_0_4;
L_00000193d64d8ee0 .concat [ 16 6 0 0], L_00000193d64d7a40, L_00000193d64d8080;
S_00000193d6467730 .scope generate, "gen_cols[1]" "gen_cols[1]" 4 62, 4 62 0, S_00000193d6467280;
 .timescale 0 0;
P_00000193d63f8d10 .param/l "col" 0 4 62, +C4<01>;
S_00000193d64678c0 .scope generate, "gen_identity" "gen_identity" 4 76, 4 76 0, S_00000193d6467730;
 .timescale 0 0;
L_00000193d63d2520 .functor BUFZ 22, v00000193d646a680_0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
S_00000193d646bb50 .scope module, "u_pe" "pe" 4 66, 5 3 0, S_00000193d6467730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 8 "a_value";
    .port_info 5 /INPUT 8 "b_value";
    .port_info 6 /OUTPUT 22 "acc_out";
P_00000193d635db70 .param/l "ACC_WIDTH" 0 5 5, +C4<00000000000000000000000000010110>;
P_00000193d635dba8 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v00000193d6469960_0 .net/s *"_ivl_0", 15 0, L_00000193d64d6dc0;  1 drivers
v00000193d646a4a0_0 .net/s *"_ivl_2", 15 0, L_00000193d64d77c0;  1 drivers
v00000193d6469d20_0 .net *"_ivl_7", 0 0, L_00000193d64d84e0;  1 drivers
v00000193d646a180_0 .net *"_ivl_8", 5 0, L_00000193d64d81c0;  1 drivers
v00000193d646a5e0_0 .net/s "a_value", 7 0, v00000193d6476930_1;  alias, 1 drivers
v00000193d646a680_0 .var/s "acc_out", 21 0;
v00000193d646a720_0 .net/s "b_value", 7 0, v00000193d6476750_1;  alias, 1 drivers
v00000193d646aae0_0 .net "clear", 0 0, L_00000193d633a640;  alias, 1 drivers
v00000193d646ab80_0 .net "clk", 0 0, v00000193d648b580_0;  alias, 1 drivers
v00000193d64693c0_0 .net "enable", 0 0, v00000193d6477f00_0;  alias, 1 drivers
v00000193d64695a0_0 .net/s "product", 15 0, L_00000193d64d7fe0;  1 drivers
v00000193d6469640_0 .net/s "product_ext", 21 0, L_00000193d64d6be0;  1 drivers
v00000193d646e4c0_0 .net "rst", 0 0, v00000193d648b260_0;  alias, 1 drivers
L_00000193d64d6dc0 .extend/s 16, v00000193d6476930_1;
L_00000193d64d77c0 .extend/s 16, v00000193d6476750_1;
L_00000193d64d7fe0 .arith/mult 16, L_00000193d64d6dc0, L_00000193d64d77c0;
L_00000193d64d84e0 .part L_00000193d64d7fe0, 15, 1;
LS_00000193d64d81c0_0_0 .concat [ 1 1 1 1], L_00000193d64d84e0, L_00000193d64d84e0, L_00000193d64d84e0, L_00000193d64d84e0;
LS_00000193d64d81c0_0_4 .concat [ 1 1 0 0], L_00000193d64d84e0, L_00000193d64d84e0;
L_00000193d64d81c0 .concat [ 4 2 0 0], LS_00000193d64d81c0_0_0, LS_00000193d64d81c0_0_4;
L_00000193d64d6be0 .concat [ 16 6 0 0], L_00000193d64d7fe0, L_00000193d64d81c0;
S_00000193d646c7d0 .scope generate, "gen_cols[2]" "gen_cols[2]" 4 62, 4 62 0, S_00000193d6467280;
 .timescale 0 0;
P_00000193d63f9010 .param/l "col" 0 4 62, +C4<010>;
S_00000193d646c320 .scope generate, "gen_identity" "gen_identity" 4 76, 4 76 0, S_00000193d646c7d0;
 .timescale 0 0;
L_00000193d63d2440 .functor BUFZ 22, v00000193d646e7e0_0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
S_00000193d646c190 .scope module, "u_pe" "pe" 4 66, 5 3 0, S_00000193d646c7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 8 "a_value";
    .port_info 5 /INPUT 8 "b_value";
    .port_info 6 /OUTPUT 22 "acc_out";
P_00000193d635ea70 .param/l "ACC_WIDTH" 0 5 5, +C4<00000000000000000000000000010110>;
P_00000193d635eaa8 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v00000193d646da20_0 .net/s *"_ivl_0", 15 0, L_00000193d64d7860;  1 drivers
v00000193d646e600_0 .net/s *"_ivl_2", 15 0, L_00000193d64d8f80;  1 drivers
v00000193d646ef60_0 .net *"_ivl_7", 0 0, L_00000193d64d6b40;  1 drivers
v00000193d646dd40_0 .net *"_ivl_8", 5 0, L_00000193d64d8620;  1 drivers
v00000193d646d8e0_0 .net/s "a_value", 7 0, v00000193d6476930_1;  alias, 1 drivers
v00000193d646e7e0_0 .var/s "acc_out", 21 0;
v00000193d646ec40_0 .net/s "b_value", 7 0, v00000193d6476750_2;  alias, 1 drivers
v00000193d646ece0_0 .net "clear", 0 0, L_00000193d633a640;  alias, 1 drivers
v00000193d646db60_0 .net "clk", 0 0, v00000193d648b580_0;  alias, 1 drivers
v00000193d646d840_0 .net "enable", 0 0, v00000193d6477f00_0;  alias, 1 drivers
v00000193d646d3e0_0 .net/s "product", 15 0, L_00000193d64d7ae0;  1 drivers
v00000193d646e1a0_0 .net/s "product_ext", 21 0, L_00000193d64d7b80;  1 drivers
v00000193d646dfc0_0 .net "rst", 0 0, v00000193d648b260_0;  alias, 1 drivers
L_00000193d64d7860 .extend/s 16, v00000193d6476930_1;
L_00000193d64d8f80 .extend/s 16, v00000193d6476750_2;
L_00000193d64d7ae0 .arith/mult 16, L_00000193d64d7860, L_00000193d64d8f80;
L_00000193d64d6b40 .part L_00000193d64d7ae0, 15, 1;
LS_00000193d64d8620_0_0 .concat [ 1 1 1 1], L_00000193d64d6b40, L_00000193d64d6b40, L_00000193d64d6b40, L_00000193d64d6b40;
LS_00000193d64d8620_0_4 .concat [ 1 1 0 0], L_00000193d64d6b40, L_00000193d64d6b40;
L_00000193d64d8620 .concat [ 4 2 0 0], LS_00000193d64d8620_0_0, LS_00000193d64d8620_0_4;
L_00000193d64d7b80 .concat [ 16 6 0 0], L_00000193d64d7ae0, L_00000193d64d8620;
S_00000193d646b510 .scope generate, "gen_cols[3]" "gen_cols[3]" 4 62, 4 62 0, S_00000193d6467280;
 .timescale 0 0;
P_00000193d63f9610 .param/l "col" 0 4 62, +C4<011>;
S_00000193d646b6a0 .scope generate, "gen_identity" "gen_identity" 4 76, 4 76 0, S_00000193d646b510;
 .timescale 0 0;
L_00000193d63d2210 .functor BUFZ 22, v00000193d646ee20_0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
S_00000193d646bce0 .scope module, "u_pe" "pe" 4 66, 5 3 0, S_00000193d646b510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 8 "a_value";
    .port_info 5 /INPUT 8 "b_value";
    .port_info 6 /OUTPUT 22 "acc_out";
P_00000193d635e9f0 .param/l "ACC_WIDTH" 0 5 5, +C4<00000000000000000000000000010110>;
P_00000193d635ea28 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v00000193d646e9c0_0 .net/s *"_ivl_0", 15 0, L_00000193d64d7cc0;  1 drivers
v00000193d646dca0_0 .net/s *"_ivl_2", 15 0, L_00000193d64d9020;  1 drivers
v00000193d646e100_0 .net *"_ivl_7", 0 0, L_00000193d64d6f00;  1 drivers
v00000193d646e240_0 .net *"_ivl_8", 5 0, L_00000193d64d8bc0;  1 drivers
v00000193d646e060_0 .net/s "a_value", 7 0, v00000193d6476930_1;  alias, 1 drivers
v00000193d646ee20_0 .var/s "acc_out", 21 0;
v00000193d646dde0_0 .net/s "b_value", 7 0, v00000193d6476750_3;  alias, 1 drivers
v00000193d646ed80_0 .net "clear", 0 0, L_00000193d633a640;  alias, 1 drivers
v00000193d646dc00_0 .net "clk", 0 0, v00000193d648b580_0;  alias, 1 drivers
v00000193d646e2e0_0 .net "enable", 0 0, v00000193d6477f00_0;  alias, 1 drivers
v00000193d646d2a0_0 .net/s "product", 15 0, L_00000193d64d6e60;  1 drivers
v00000193d646dac0_0 .net/s "product_ext", 21 0, L_00000193d64d7ea0;  1 drivers
v00000193d646d480_0 .net "rst", 0 0, v00000193d648b260_0;  alias, 1 drivers
L_00000193d64d7cc0 .extend/s 16, v00000193d6476930_1;
L_00000193d64d9020 .extend/s 16, v00000193d6476750_3;
L_00000193d64d6e60 .arith/mult 16, L_00000193d64d7cc0, L_00000193d64d9020;
L_00000193d64d6f00 .part L_00000193d64d6e60, 15, 1;
LS_00000193d64d8bc0_0_0 .concat [ 1 1 1 1], L_00000193d64d6f00, L_00000193d64d6f00, L_00000193d64d6f00, L_00000193d64d6f00;
LS_00000193d64d8bc0_0_4 .concat [ 1 1 0 0], L_00000193d64d6f00, L_00000193d64d6f00;
L_00000193d64d8bc0 .concat [ 4 2 0 0], LS_00000193d64d8bc0_0_0, LS_00000193d64d8bc0_0_4;
L_00000193d64d7ea0 .concat [ 16 6 0 0], L_00000193d64d6e60, L_00000193d64d8bc0;
S_00000193d646c000 .scope generate, "gen_rows[2]" "gen_rows[2]" 4 61, 4 61 0, S_00000193d5e528b0;
 .timescale 0 0;
P_00000193d63f9150 .param/l "row" 0 4 61, +C4<010>;
S_00000193d646c960 .scope generate, "gen_cols[0]" "gen_cols[0]" 4 62, 4 62 0, S_00000193d646c000;
 .timescale 0 0;
P_00000193d63f9b50 .param/l "col" 0 4 62, +C4<00>;
S_00000193d646b830 .scope generate, "gen_identity" "gen_identity" 4 76, 4 76 0, S_00000193d646c960;
 .timescale 0 0;
L_00000193d63d2670 .functor BUFZ 22, v00000193d646e880_0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
S_00000193d646cc80 .scope module, "u_pe" "pe" 4 66, 5 3 0, S_00000193d646c960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 8 "a_value";
    .port_info 5 /INPUT 8 "b_value";
    .port_info 6 /OUTPUT 22 "acc_out";
P_00000193d635e070 .param/l "ACC_WIDTH" 0 5 5, +C4<00000000000000000000000000010110>;
P_00000193d635e0a8 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v00000193d646eba0_0 .net/s *"_ivl_0", 15 0, L_00000193d64d7900;  1 drivers
v00000193d646de80_0 .net/s *"_ivl_2", 15 0, L_00000193d64d7400;  1 drivers
v00000193d646d700_0 .net *"_ivl_7", 0 0, L_00000193d64d6aa0;  1 drivers
v00000193d646e560_0 .net *"_ivl_8", 5 0, L_00000193d64d90c0;  1 drivers
v00000193d6476930_2 .array/port v00000193d6476930, 2;
v00000193d646df20_0 .net/s "a_value", 7 0, v00000193d6476930_2;  1 drivers
v00000193d646e880_0 .var/s "acc_out", 21 0;
v00000193d646eb00_0 .net/s "b_value", 7 0, v00000193d6476750_0;  alias, 1 drivers
v00000193d646e380_0 .net "clear", 0 0, L_00000193d633a640;  alias, 1 drivers
v00000193d646eec0_0 .net "clk", 0 0, v00000193d648b580_0;  alias, 1 drivers
v00000193d646e420_0 .net "enable", 0 0, v00000193d6477f00_0;  alias, 1 drivers
v00000193d646f000_0 .net/s "product", 15 0, L_00000193d64d7540;  1 drivers
v00000193d646e6a0_0 .net/s "product_ext", 21 0, L_00000193d64d6fa0;  1 drivers
v00000193d646e740_0 .net "rst", 0 0, v00000193d648b260_0;  alias, 1 drivers
L_00000193d64d7900 .extend/s 16, v00000193d6476930_2;
L_00000193d64d7400 .extend/s 16, v00000193d6476750_0;
L_00000193d64d7540 .arith/mult 16, L_00000193d64d7900, L_00000193d64d7400;
L_00000193d64d6aa0 .part L_00000193d64d7540, 15, 1;
LS_00000193d64d90c0_0_0 .concat [ 1 1 1 1], L_00000193d64d6aa0, L_00000193d64d6aa0, L_00000193d64d6aa0, L_00000193d64d6aa0;
LS_00000193d64d90c0_0_4 .concat [ 1 1 0 0], L_00000193d64d6aa0, L_00000193d64d6aa0;
L_00000193d64d90c0 .concat [ 4 2 0 0], LS_00000193d64d90c0_0_0, LS_00000193d64d90c0_0_4;
L_00000193d64d6fa0 .concat [ 16 6 0 0], L_00000193d64d7540, L_00000193d64d90c0;
S_00000193d646be70 .scope generate, "gen_cols[1]" "gen_cols[1]" 4 62, 4 62 0, S_00000193d646c000;
 .timescale 0 0;
P_00000193d63f9250 .param/l "col" 0 4 62, +C4<01>;
S_00000193d646c4b0 .scope generate, "gen_identity" "gen_identity" 4 76, 4 76 0, S_00000193d646be70;
 .timescale 0 0;
L_00000193d63d2830 .functor BUFZ 22, v00000193d646d520_0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
S_00000193d646caf0 .scope module, "u_pe" "pe" 4 66, 5 3 0, S_00000193d646be70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 8 "a_value";
    .port_info 5 /INPUT 8 "b_value";
    .port_info 6 /OUTPUT 22 "acc_out";
P_00000193d635d570 .param/l "ACC_WIDTH" 0 5 5, +C4<00000000000000000000000000010110>;
P_00000193d635d5a8 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v00000193d646e920_0 .net/s *"_ivl_0", 15 0, L_00000193d64d6c80;  1 drivers
v00000193d646ea60_0 .net/s *"_ivl_2", 15 0, L_00000193d64d7720;  1 drivers
v00000193d646f0a0_0 .net *"_ivl_7", 0 0, L_00000193d64d7220;  1 drivers
v00000193d646d200_0 .net *"_ivl_8", 5 0, L_00000193d64d7c20;  1 drivers
v00000193d646d340_0 .net/s "a_value", 7 0, v00000193d6476930_2;  alias, 1 drivers
v00000193d646d520_0 .var/s "acc_out", 21 0;
v00000193d646d5c0_0 .net/s "b_value", 7 0, v00000193d6476750_1;  alias, 1 drivers
v00000193d646d660_0 .net "clear", 0 0, L_00000193d633a640;  alias, 1 drivers
v00000193d646d7a0_0 .net "clk", 0 0, v00000193d648b580_0;  alias, 1 drivers
v00000193d646d980_0 .net "enable", 0 0, v00000193d6477f00_0;  alias, 1 drivers
v00000193d646fb40_0 .net/s "product", 15 0, L_00000193d64d72c0;  1 drivers
v00000193d6470cc0_0 .net/s "product_ext", 21 0, L_00000193d64d8da0;  1 drivers
v00000193d646ff00_0 .net "rst", 0 0, v00000193d648b260_0;  alias, 1 drivers
L_00000193d64d6c80 .extend/s 16, v00000193d6476930_2;
L_00000193d64d7720 .extend/s 16, v00000193d6476750_1;
L_00000193d64d72c0 .arith/mult 16, L_00000193d64d6c80, L_00000193d64d7720;
L_00000193d64d7220 .part L_00000193d64d72c0, 15, 1;
LS_00000193d64d7c20_0_0 .concat [ 1 1 1 1], L_00000193d64d7220, L_00000193d64d7220, L_00000193d64d7220, L_00000193d64d7220;
LS_00000193d64d7c20_0_4 .concat [ 1 1 0 0], L_00000193d64d7220, L_00000193d64d7220;
L_00000193d64d7c20 .concat [ 4 2 0 0], LS_00000193d64d7c20_0_0, LS_00000193d64d7c20_0_4;
L_00000193d64d8da0 .concat [ 16 6 0 0], L_00000193d64d72c0, L_00000193d64d7c20;
S_00000193d646ce10 .scope generate, "gen_cols[2]" "gen_cols[2]" 4 62, 4 62 0, S_00000193d646c000;
 .timescale 0 0;
P_00000193d63f99d0 .param/l "col" 0 4 62, +C4<010>;
S_00000193d646cfa0 .scope generate, "gen_identity" "gen_identity" 4 76, 4 76 0, S_00000193d646ce10;
 .timescale 0 0;
L_00000193d63d1bf0 .functor BUFZ 22, v00000193d64707c0_0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
S_00000193d646c640 .scope module, "u_pe" "pe" 4 66, 5 3 0, S_00000193d646ce10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 8 "a_value";
    .port_info 5 /INPUT 8 "b_value";
    .port_info 6 /OUTPUT 22 "acc_out";
P_00000193d5efaaf0 .param/l "ACC_WIDTH" 0 5 5, +C4<00000000000000000000000000010110>;
P_00000193d5efab28 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v00000193d646ffa0_0 .net/s *"_ivl_0", 15 0, L_00000193d64d8b20;  1 drivers
v00000193d646f8c0_0 .net/s *"_ivl_2", 15 0, L_00000193d64d8d00;  1 drivers
v00000193d6470220_0 .net *"_ivl_7", 0 0, L_00000193d64d70e0;  1 drivers
v00000193d64700e0_0 .net *"_ivl_8", 5 0, L_00000193d64d8120;  1 drivers
v00000193d6470fe0_0 .net/s "a_value", 7 0, v00000193d6476930_2;  alias, 1 drivers
v00000193d64707c0_0 .var/s "acc_out", 21 0;
v00000193d6470040_0 .net/s "b_value", 7 0, v00000193d6476750_2;  alias, 1 drivers
v00000193d6470180_0 .net "clear", 0 0, L_00000193d633a640;  alias, 1 drivers
v00000193d64709a0_0 .net "clk", 0 0, v00000193d648b580_0;  alias, 1 drivers
v00000193d646f960_0 .net "enable", 0 0, v00000193d6477f00_0;  alias, 1 drivers
v00000193d646f460_0 .net/s "product", 15 0, L_00000193d64d7360;  1 drivers
v00000193d646fbe0_0 .net/s "product_ext", 21 0, L_00000193d64d79a0;  1 drivers
v00000193d6470720_0 .net "rst", 0 0, v00000193d648b260_0;  alias, 1 drivers
L_00000193d64d8b20 .extend/s 16, v00000193d6476930_2;
L_00000193d64d8d00 .extend/s 16, v00000193d6476750_2;
L_00000193d64d7360 .arith/mult 16, L_00000193d64d8b20, L_00000193d64d8d00;
L_00000193d64d70e0 .part L_00000193d64d7360, 15, 1;
LS_00000193d64d8120_0_0 .concat [ 1 1 1 1], L_00000193d64d70e0, L_00000193d64d70e0, L_00000193d64d70e0, L_00000193d64d70e0;
LS_00000193d64d8120_0_4 .concat [ 1 1 0 0], L_00000193d64d70e0, L_00000193d64d70e0;
L_00000193d64d8120 .concat [ 4 2 0 0], LS_00000193d64d8120_0_0, LS_00000193d64d8120_0_4;
L_00000193d64d79a0 .concat [ 16 6 0 0], L_00000193d64d7360, L_00000193d64d8120;
S_00000193d646b1f0 .scope generate, "gen_cols[3]" "gen_cols[3]" 4 62, 4 62 0, S_00000193d646c000;
 .timescale 0 0;
P_00000193d63f9a10 .param/l "col" 0 4 62, +C4<011>;
S_00000193d646b380 .scope generate, "gen_identity" "gen_identity" 4 76, 4 76 0, S_00000193d646b1f0;
 .timescale 0 0;
L_00000193d63d1f70 .functor BUFZ 22, v00000193d646f640_0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
S_00000193d646b9c0 .scope module, "u_pe" "pe" 4 66, 5 3 0, S_00000193d646b1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 8 "a_value";
    .port_info 5 /INPUT 8 "b_value";
    .port_info 6 /OUTPUT 22 "acc_out";
P_00000193d6471cb0 .param/l "ACC_WIDTH" 0 5 5, +C4<00000000000000000000000000010110>;
P_00000193d6471ce8 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v00000193d64702c0_0 .net/s *"_ivl_0", 15 0, L_00000193d64d7680;  1 drivers
v00000193d6470360_0 .net/s *"_ivl_2", 15 0, L_00000193d64d8c60;  1 drivers
v00000193d6470400_0 .net *"_ivl_7", 0 0, L_00000193d64d83a0;  1 drivers
v00000193d6470540_0 .net *"_ivl_8", 5 0, L_00000193d64d7d60;  1 drivers
v00000193d6470860_0 .net/s "a_value", 7 0, v00000193d6476930_2;  alias, 1 drivers
v00000193d646f640_0 .var/s "acc_out", 21 0;
v00000193d6470c20_0 .net/s "b_value", 7 0, v00000193d6476750_3;  alias, 1 drivers
v00000193d6470a40_0 .net "clear", 0 0, L_00000193d633a640;  alias, 1 drivers
v00000193d64704a0_0 .net "clk", 0 0, v00000193d648b580_0;  alias, 1 drivers
v00000193d646f820_0 .net "enable", 0 0, v00000193d6477f00_0;  alias, 1 drivers
v00000193d646f6e0_0 .net/s "product", 15 0, L_00000193d64d74a0;  1 drivers
v00000193d6470ae0_0 .net/s "product_ext", 21 0, L_00000193d64d8e40;  1 drivers
v00000193d6471080_0 .net "rst", 0 0, v00000193d648b260_0;  alias, 1 drivers
L_00000193d64d7680 .extend/s 16, v00000193d6476930_2;
L_00000193d64d8c60 .extend/s 16, v00000193d6476750_3;
L_00000193d64d74a0 .arith/mult 16, L_00000193d64d7680, L_00000193d64d8c60;
L_00000193d64d83a0 .part L_00000193d64d74a0, 15, 1;
LS_00000193d64d7d60_0_0 .concat [ 1 1 1 1], L_00000193d64d83a0, L_00000193d64d83a0, L_00000193d64d83a0, L_00000193d64d83a0;
LS_00000193d64d7d60_0_4 .concat [ 1 1 0 0], L_00000193d64d83a0, L_00000193d64d83a0;
L_00000193d64d7d60 .concat [ 4 2 0 0], LS_00000193d64d7d60_0_0, LS_00000193d64d7d60_0_4;
L_00000193d64d8e40 .concat [ 16 6 0 0], L_00000193d64d74a0, L_00000193d64d7d60;
S_00000193d6473660 .scope generate, "gen_rows[3]" "gen_rows[3]" 4 61, 4 61 0, S_00000193d5e528b0;
 .timescale 0 0;
P_00000193d63f91d0 .param/l "row" 0 4 61, +C4<011>;
S_00000193d6473980 .scope generate, "gen_cols[0]" "gen_cols[0]" 4 62, 4 62 0, S_00000193d6473660;
 .timescale 0 0;
P_00000193d63f9a50 .param/l "col" 0 4 62, +C4<00>;
S_00000193d6473340 .scope generate, "gen_identity" "gen_identity" 4 76, 4 76 0, S_00000193d6473980;
 .timescale 0 0;
L_00000193d63d2910 .functor BUFZ 22, v00000193d6470d60_0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
S_00000193d6473ca0 .scope module, "u_pe" "pe" 4 66, 5 3 0, S_00000193d6473980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 8 "a_value";
    .port_info 5 /INPUT 8 "b_value";
    .port_info 6 /OUTPUT 22 "acc_out";
P_00000193d64715b0 .param/l "ACC_WIDTH" 0 5 5, +C4<00000000000000000000000000010110>;
P_00000193d64715e8 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v00000193d64705e0_0 .net/s *"_ivl_0", 15 0, L_00000193d64d9160;  1 drivers
v00000193d6470680_0 .net/s *"_ivl_2", 15 0, L_00000193d64d8a80;  1 drivers
v00000193d6470900_0 .net *"_ivl_7", 0 0, L_00000193d64d75e0;  1 drivers
v00000193d6470b80_0 .net *"_ivl_8", 5 0, L_00000193d64d7e00;  1 drivers
v00000193d6476930_3 .array/port v00000193d6476930, 3;
v00000193d646fa00_0 .net/s "a_value", 7 0, v00000193d6476930_3;  1 drivers
v00000193d6470d60_0 .var/s "acc_out", 21 0;
v00000193d646f320_0 .net/s "b_value", 7 0, v00000193d6476750_0;  alias, 1 drivers
v00000193d6470ea0_0 .net "clear", 0 0, L_00000193d633a640;  alias, 1 drivers
v00000193d646f5a0_0 .net "clk", 0 0, v00000193d648b580_0;  alias, 1 drivers
v00000193d646fc80_0 .net "enable", 0 0, v00000193d6477f00_0;  alias, 1 drivers
v00000193d6470e00_0 .net/s "product", 15 0, L_00000193d64d9200;  1 drivers
v00000193d646fe60_0 .net/s "product_ext", 21 0, L_00000193d64d7f40;  1 drivers
v00000193d646fd20_0 .net "rst", 0 0, v00000193d648b260_0;  alias, 1 drivers
L_00000193d64d9160 .extend/s 16, v00000193d6476930_3;
L_00000193d64d8a80 .extend/s 16, v00000193d6476750_0;
L_00000193d64d9200 .arith/mult 16, L_00000193d64d9160, L_00000193d64d8a80;
L_00000193d64d75e0 .part L_00000193d64d9200, 15, 1;
LS_00000193d64d7e00_0_0 .concat [ 1 1 1 1], L_00000193d64d75e0, L_00000193d64d75e0, L_00000193d64d75e0, L_00000193d64d75e0;
LS_00000193d64d7e00_0_4 .concat [ 1 1 0 0], L_00000193d64d75e0, L_00000193d64d75e0;
L_00000193d64d7e00 .concat [ 4 2 0 0], LS_00000193d64d7e00_0_0, LS_00000193d64d7e00_0_4;
L_00000193d64d7f40 .concat [ 16 6 0 0], L_00000193d64d9200, L_00000193d64d7e00;
S_00000193d6473b10 .scope generate, "gen_cols[1]" "gen_cols[1]" 4 62, 4 62 0, S_00000193d6473660;
 .timescale 0 0;
P_00000193d63f9b90 .param/l "col" 0 4 62, +C4<01>;
S_00000193d64742e0 .scope generate, "gen_identity" "gen_identity" 4 76, 4 76 0, S_00000193d6473b10;
 .timescale 0 0;
L_00000193d63d1db0 .functor BUFZ 22, v00000193d646f3c0_0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
S_00000193d64737f0 .scope module, "u_pe" "pe" 4 66, 5 3 0, S_00000193d6473b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 8 "a_value";
    .port_info 5 /INPUT 8 "b_value";
    .port_info 6 /OUTPUT 22 "acc_out";
P_00000193d6472cb0 .param/l "ACC_WIDTH" 0 5 5, +C4<00000000000000000000000000010110>;
P_00000193d6472ce8 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v00000193d646f780_0 .net/s *"_ivl_0", 15 0, L_00000193d64d88a0;  1 drivers
v00000193d6470f40_0 .net/s *"_ivl_2", 15 0, L_00000193d64d8440;  1 drivers
v00000193d646fdc0_0 .net *"_ivl_7", 0 0, L_00000193d64d86c0;  1 drivers
v00000193d6471120_0 .net *"_ivl_8", 5 0, L_00000193d64d8760;  1 drivers
v00000193d64711c0_0 .net/s "a_value", 7 0, v00000193d6476930_3;  alias, 1 drivers
v00000193d646f3c0_0 .var/s "acc_out", 21 0;
v00000193d646f500_0 .net/s "b_value", 7 0, v00000193d6476750_1;  alias, 1 drivers
v00000193d646faa0_0 .net "clear", 0 0, L_00000193d633a640;  alias, 1 drivers
v00000193d64766b0_0 .net "clk", 0 0, v00000193d648b580_0;  alias, 1 drivers
v00000193d64755d0_0 .net "enable", 0 0, v00000193d6477f00_0;  alias, 1 drivers
v00000193d64771f0_0 .net/s "product", 15 0, L_00000193d64d8580;  1 drivers
v00000193d6476390_0 .net/s "product_ext", 21 0, L_00000193d64d8800;  1 drivers
v00000193d6476c50_0 .net "rst", 0 0, v00000193d648b260_0;  alias, 1 drivers
L_00000193d64d88a0 .extend/s 16, v00000193d6476930_3;
L_00000193d64d8440 .extend/s 16, v00000193d6476750_1;
L_00000193d64d8580 .arith/mult 16, L_00000193d64d88a0, L_00000193d64d8440;
L_00000193d64d86c0 .part L_00000193d64d8580, 15, 1;
LS_00000193d64d8760_0_0 .concat [ 1 1 1 1], L_00000193d64d86c0, L_00000193d64d86c0, L_00000193d64d86c0, L_00000193d64d86c0;
LS_00000193d64d8760_0_4 .concat [ 1 1 0 0], L_00000193d64d86c0, L_00000193d64d86c0;
L_00000193d64d8760 .concat [ 4 2 0 0], LS_00000193d64d8760_0_0, LS_00000193d64d8760_0_4;
L_00000193d64d8800 .concat [ 16 6 0 0], L_00000193d64d8580, L_00000193d64d8760;
S_00000193d6474150 .scope generate, "gen_cols[2]" "gen_cols[2]" 4 62, 4 62 0, S_00000193d6473660;
 .timescale 0 0;
P_00000193d63f9c50 .param/l "col" 0 4 62, +C4<010>;
S_00000193d6473e30 .scope generate, "gen_identity" "gen_identity" 4 76, 4 76 0, S_00000193d6474150;
 .timescale 0 0;
L_00000193d63d2360 .functor BUFZ 22, v00000193d64762f0_0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
S_00000193d6474dd0 .scope module, "u_pe" "pe" 4 66, 5 3 0, S_00000193d6474150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 8 "a_value";
    .port_info 5 /INPUT 8 "b_value";
    .port_info 6 /OUTPUT 22 "acc_out";
P_00000193d6471d30 .param/l "ACC_WIDTH" 0 5 5, +C4<00000000000000000000000000010110>;
P_00000193d6471d68 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v00000193d6476610_0 .net/s *"_ivl_0", 15 0, L_00000193d64d8940;  1 drivers
v00000193d64757b0_0 .net/s *"_ivl_2", 15 0, L_00000193d64d89e0;  1 drivers
v00000193d6476430_0 .net *"_ivl_7", 0 0, L_00000193d64da880;  1 drivers
v00000193d6475670_0 .net *"_ivl_8", 5 0, L_00000193d64d9a20;  1 drivers
v00000193d6476cf0_0 .net/s "a_value", 7 0, v00000193d6476930_3;  alias, 1 drivers
v00000193d64762f0_0 .var/s "acc_out", 21 0;
v00000193d6476bb0_0 .net/s "b_value", 7 0, v00000193d6476750_2;  alias, 1 drivers
v00000193d6475710_0 .net "clear", 0 0, L_00000193d633a640;  alias, 1 drivers
v00000193d6476d90_0 .net "clk", 0 0, v00000193d648b580_0;  alias, 1 drivers
v00000193d6475d50_0 .net "enable", 0 0, v00000193d6477f00_0;  alias, 1 drivers
v00000193d6476e30_0 .net/s "product", 15 0, L_00000193d64d9840;  1 drivers
v00000193d6475f30_0 .net/s "product_ext", 21 0, L_00000193d64d98e0;  1 drivers
v00000193d6476ed0_0 .net "rst", 0 0, v00000193d648b260_0;  alias, 1 drivers
L_00000193d64d8940 .extend/s 16, v00000193d6476930_3;
L_00000193d64d89e0 .extend/s 16, v00000193d6476750_2;
L_00000193d64d9840 .arith/mult 16, L_00000193d64d8940, L_00000193d64d89e0;
L_00000193d64da880 .part L_00000193d64d9840, 15, 1;
LS_00000193d64d9a20_0_0 .concat [ 1 1 1 1], L_00000193d64da880, L_00000193d64da880, L_00000193d64da880, L_00000193d64da880;
LS_00000193d64d9a20_0_4 .concat [ 1 1 0 0], L_00000193d64da880, L_00000193d64da880;
L_00000193d64d9a20 .concat [ 4 2 0 0], LS_00000193d64d9a20_0_0, LS_00000193d64d9a20_0_4;
L_00000193d64d98e0 .concat [ 16 6 0 0], L_00000193d64d9840, L_00000193d64d9a20;
S_00000193d6474f60 .scope generate, "gen_cols[3]" "gen_cols[3]" 4 62, 4 62 0, S_00000193d6473660;
 .timescale 0 0;
P_00000193d63f9950 .param/l "col" 0 4 62, +C4<011>;
S_00000193d6474790 .scope generate, "gen_identity" "gen_identity" 4 76, 4 76 0, S_00000193d6474f60;
 .timescale 0 0;
L_00000193d63d1e20 .functor BUFZ 22, v00000193d6475350_0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
S_00000193d64734d0 .scope module, "u_pe" "pe" 4 66, 5 3 0, S_00000193d6474f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 8 "a_value";
    .port_info 5 /INPUT 8 "b_value";
    .port_info 6 /OUTPUT 22 "acc_out";
P_00000193d64723b0 .param/l "ACC_WIDTH" 0 5 5, +C4<00000000000000000000000000010110>;
P_00000193d64723e8 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v00000193d6475cb0_0 .net/s *"_ivl_0", 15 0, L_00000193d64da560;  1 drivers
v00000193d6475b70_0 .net/s *"_ivl_2", 15 0, L_00000193d64d9d40;  1 drivers
v00000193d6476f70_0 .net *"_ivl_7", 0 0, L_00000193d64d9340;  1 drivers
v00000193d6477150_0 .net *"_ivl_8", 5 0, L_00000193d64da2e0;  1 drivers
v00000193d6477010_0 .net/s "a_value", 7 0, v00000193d6476930_3;  alias, 1 drivers
v00000193d6475350_0 .var/s "acc_out", 21 0;
v00000193d64761b0_0 .net/s "b_value", 7 0, v00000193d6476750_3;  alias, 1 drivers
v00000193d64770b0_0 .net "clear", 0 0, L_00000193d633a640;  alias, 1 drivers
v00000193d64753f0_0 .net "clk", 0 0, v00000193d648b580_0;  alias, 1 drivers
v00000193d6476070_0 .net "enable", 0 0, v00000193d6477f00_0;  alias, 1 drivers
v00000193d6475850_0 .net/s "product", 15 0, L_00000193d64da420;  1 drivers
v00000193d6475e90_0 .net/s "product_ext", 21 0, L_00000193d64d93e0;  1 drivers
v00000193d6475fd0_0 .net "rst", 0 0, v00000193d648b260_0;  alias, 1 drivers
L_00000193d64da560 .extend/s 16, v00000193d6476930_3;
L_00000193d64d9d40 .extend/s 16, v00000193d6476750_3;
L_00000193d64da420 .arith/mult 16, L_00000193d64da560, L_00000193d64d9d40;
L_00000193d64d9340 .part L_00000193d64da420, 15, 1;
LS_00000193d64da2e0_0_0 .concat [ 1 1 1 1], L_00000193d64d9340, L_00000193d64d9340, L_00000193d64d9340, L_00000193d64d9340;
LS_00000193d64da2e0_0_4 .concat [ 1 1 0 0], L_00000193d64d9340, L_00000193d64d9340;
L_00000193d64da2e0 .concat [ 4 2 0 0], LS_00000193d64da2e0_0_0, LS_00000193d64da2e0_0_4;
L_00000193d64d93e0 .concat [ 16 6 0 0], L_00000193d64da420, L_00000193d64da2e0;
S_00000193d6473fc0 .scope module, "dut_relu" "npu_core" 3 71, 4 2 0, S_00000193d63fada0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "in_valid";
    .port_info 4 /INPUT 32 "a_stream";
    .port_info 5 /INPUT 32 "b_stream";
    .port_info 6 /OUTPUT 1 "busy";
    .port_info 7 /OUTPUT 1 "done";
    .port_info 8 /OUTPUT 1 "c_valid";
    .port_info 9 /OUTPUT 352 "c_out_flat";
    .port_info 10 /OUTPUT 1 "result_valid";
    .port_info 11 /OUTPUT 22 "result_data";
    .port_info 12 /OUTPUT 4 "result_index";
    .port_info 13 /INPUT 1 "result_ready";
P_00000193d6479b60 .param/l "ACC_WIDTH" 0 4 6, +C4<00000000000000000000000000010110>;
P_00000193d6479b98 .param/l "ACT_FUNC" 0 4 7, +C4<00000000000000000000000000000001>;
P_00000193d6479bd0 .param/l "ARRAY_SIZE" 0 4 3, +C4<00000000000000000000000000000100>;
P_00000193d6479c08 .param/l "COUNT_WIDTH" 1 4 27, +C4<00000000000000000000000000000011>;
P_00000193d6479c40 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
P_00000193d6479c78 .param/l "EXTRA_ACC_BITS" 0 4 5, +C4<00000000000000000000000000000100>;
P_00000193d6479cb0 .param/l "INDEX_WIDTH" 0 4 9, +C4<00000000000000000000000000000100>;
P_00000193d6479ce8 .param/l "MIN_ACC_WIDTH" 1 4 29, +C4<00000000000000000000000000010010>;
P_00000193d6479d20 .param/l "OUTPUT_COUNT" 0 4 8, +C4<00000000000000000000000000010000>;
P_00000193d6479d58 .param/l "ROWCOL_WIDTH" 1 4 28, +C4<00000000000000000000000000000010>;
L_00000193d63741a0 .functor BUFZ 1, v00000193d648b760_0, C4<0>, C4<0>, C4<0>;
L_00000193d63738e0 .functor OR 1, v00000193d648c7a0_0, v00000193d648a0e0_0, C4<0>, C4<0>;
v00000193d648d240 .array/s "a_stage0", 3 0, 7 0;
v00000193d648cca0 .array/s "a_stage1", 3 0, 7 0;
v00000193d648dce0_0 .net "a_stream", 31 0, v00000193d648a540_0;  alias, 1 drivers
v00000193d648c8e0 .array "acc_matrix", 15 0;
v00000193d648c8e0_0 .net/s v00000193d648c8e0 0, 21 0, v00000193d6478860_0; 1 drivers
v00000193d648c8e0_1 .net/s v00000193d648c8e0 1, 21 0, v00000193d647ec80_0; 1 drivers
v00000193d648c8e0_2 .net/s v00000193d648c8e0 2, 21 0, v00000193d647f4a0_0; 1 drivers
v00000193d648c8e0_3 .net/s v00000193d648c8e0 3, 21 0, v00000193d64804e0_0; 1 drivers
v00000193d648c8e0_4 .net/s v00000193d648c8e0 4, 21 0, v00000193d647f5e0_0; 1 drivers
v00000193d648c8e0_5 .net/s v00000193d648c8e0 5, 21 0, v00000193d647e280_0; 1 drivers
v00000193d648c8e0_6 .net/s v00000193d648c8e0 6, 21 0, v00000193d6481840_0; 1 drivers
v00000193d648c8e0_7 .net/s v00000193d648c8e0 7, 21 0, v00000193d6481980_0; 1 drivers
v00000193d648c8e0_8 .net/s v00000193d648c8e0 8, 21 0, v00000193d6484ac0_0; 1 drivers
v00000193d648c8e0_9 .net/s v00000193d648c8e0 9, 21 0, v00000193d6484de0_0; 1 drivers
v00000193d648c8e0_10 .net/s v00000193d648c8e0 10, 21 0, v00000193d6484f20_0; 1 drivers
v00000193d648c8e0_11 .net/s v00000193d648c8e0 11, 21 0, v00000193d6485ce0_0; 1 drivers
v00000193d648c8e0_12 .net/s v00000193d648c8e0 12, 21 0, v00000193d6487360_0; 1 drivers
v00000193d648c8e0_13 .net/s v00000193d648c8e0 13, 21 0, v00000193d6487220_0; 1 drivers
v00000193d648c8e0_14 .net/s v00000193d648c8e0 14, 21 0, v00000193d6486b40_0; 1 drivers
v00000193d648c8e0_15 .net/s v00000193d648c8e0 15, 21 0, v00000193d648ca20_0; 1 drivers
v00000193d648c700 .array "act_matrix", 15 0;
v00000193d648c700_0 .net/s v00000193d648c700 0, 21 0, L_00000193d64d9980; 1 drivers
v00000193d648c700_1 .net/s v00000193d648c700 1, 21 0, L_00000193d64d9520; 1 drivers
v00000193d648c700_2 .net/s v00000193d648c700 2, 21 0, L_00000193d64d9ca0; 1 drivers
v00000193d648c700_3 .net/s v00000193d648c700 3, 21 0, L_00000193d64ffca0; 1 drivers
v00000193d648c700_4 .net/s v00000193d648c700 4, 21 0, L_00000193d6500f60; 1 drivers
v00000193d648c700_5 .net/s v00000193d648c700 5, 21 0, L_00000193d64ff0c0; 1 drivers
v00000193d648c700_6 .net/s v00000193d648c700 6, 21 0, L_00000193d64ff200; 1 drivers
v00000193d648c700_7 .net/s v00000193d648c700 7, 21 0, L_00000193d64ff700; 1 drivers
v00000193d648c700_8 .net/s v00000193d648c700 8, 21 0, L_00000193d64ff340; 1 drivers
v00000193d648c700_9 .net/s v00000193d648c700 9, 21 0, L_00000193d65004c0; 1 drivers
v00000193d648c700_10 .net/s v00000193d648c700 10, 21 0, L_00000193d6500600; 1 drivers
v00000193d648c700_11 .net/s v00000193d648c700 11, 21 0, L_00000193d6502f40; 1 drivers
v00000193d648c700_12 .net/s v00000193d648c700 12, 21 0, L_00000193d6501320; 1 drivers
v00000193d648c700_13 .net/s v00000193d648c700 13, 21 0, L_00000193d6501fa0; 1 drivers
v00000193d648c700_14 .net/s v00000193d648c700 14, 21 0, L_00000193d65016e0; 1 drivers
v00000193d648c700_15 .net/s v00000193d648c700 15, 21 0, L_00000193d65011e0; 1 drivers
v00000193d648c7a0_0 .var "active", 0 0;
v00000193d648cb60 .array/s "b_stage0", 3 0, 7 0;
v00000193d648d2e0 .array/s "b_stage1", 3 0, 7 0;
v00000193d648c840_0 .net "b_stream", 31 0, v00000193d648ac20_0;  alias, 1 drivers
v00000193d648cde0_0 .net "busy", 0 0, L_00000193d63738e0;  alias, 1 drivers
v00000193d648cc00_0 .net "c_out_flat", 351 0, L_00000193d6502400;  alias, 1 drivers
v00000193d648d060_0 .var "c_valid", 0 0;
v00000193d648d100_0 .net "clear_acc", 0 0, L_00000193d63741a0;  1 drivers
v00000193d648d600_0 .net "clk", 0 0, v00000193d648b580_0;  alias, 1 drivers
v00000193d648d380_0 .var "done", 0 0;
v00000193d648cd40_0 .var "feed_count", 2 0;
v00000193d648cf20_0 .var "final_word_pending", 0 0;
v00000193d648d420_0 .var/i "i_row", 31 0;
v00000193d648d4c0_0 .net "in_valid", 0 0, v00000193d648b940_0;  alias, 1 drivers
v00000193d648d560_0 .var "processed_count", 2 0;
v00000193d648acc0_0 .var "result_data", 21 0;
v00000193d648b440_0 .var "result_index", 3 0;
v00000193d648a220_0 .net "result_ready", 0 0, L_00000193d648ea38;  alias, 1 drivers
v00000193d648aea0_0 .var "result_valid", 0 0;
v00000193d648b120_0 .net "rst", 0 0, v00000193d648b260_0;  alias, 1 drivers
v00000193d648bc60_0 .net "start", 0 0, v00000193d648b760_0;  alias, 1 drivers
v00000193d648ba80_0 .var "stream_col", 1 0;
v00000193d648a040_0 .var "stream_index", 3 0;
v00000193d6489fa0_0 .var "stream_row", 1 0;
v00000193d648a0e0_0 .var "streaming", 0 0;
v00000193d648a180_0 .var "valid_stage0", 0 0;
v00000193d648b4e0_0 .var "valid_stage1", 0 0;
LS_00000193d6502400_0_0 .concat8 [ 22 22 22 22], L_00000193d633aa30, L_00000193d633a870, L_00000193d633a950, L_00000193d633a9c0;
LS_00000193d6502400_0_4 .concat8 [ 22 22 22 22], L_00000193d633abf0, L_00000193d633ab10, L_00000193d633ad40, L_00000193d633ae20;
LS_00000193d6502400_0_8 .concat8 [ 22 22 22 22], L_00000193d633a2c0, L_00000193d633af00, L_00000193d633af70, L_00000193d633a100;
LS_00000193d6502400_0_12 .concat8 [ 22 22 22 22], L_00000193d633a480, L_00000193d6374130, L_00000193d6373cd0, L_00000193d6373f00;
L_00000193d6502400 .concat8 [ 88 88 88 88], LS_00000193d6502400_0_0, LS_00000193d6502400_0_4, LS_00000193d6502400_0_8, LS_00000193d6502400_0_12;
S_00000193d6474470 .scope generate, "gen_flatten_rows[0]" "gen_flatten_rows[0]" 4 211, 4 211 0, S_00000193d6473fc0;
 .timescale 0 0;
P_00000193d63f9350 .param/l "row" 0 4 211, +C4<00>;
S_00000193d6474ab0 .scope generate, "gen_flatten_cols[0]" "gen_flatten_cols[0]" 4 212, 4 212 0, S_00000193d6474470;
 .timescale 0 0;
P_00000193d6472230 .param/l "col" 0 4 212, +C4<00>;
P_00000193d6472268 .param/l "idx" 1 4 213, +C4<00000000000000000000000000000000>;
L_00000193d633aa30 .functor BUFZ 22, L_00000193d64d9980, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v00000193d6478040_0 .net *"_ivl_2", 21 0, L_00000193d633aa30;  1 drivers
S_00000193d6474920 .scope generate, "gen_flatten_cols[1]" "gen_flatten_cols[1]" 4 212, 4 212 0, S_00000193d6474470;
 .timescale 0 0;
P_00000193d6472d30 .param/l "col" 0 4 212, +C4<01>;
P_00000193d6472d68 .param/l "idx" 1 4 213, +C4<00000000000000000000000000000001>;
L_00000193d633a870 .functor BUFZ 22, L_00000193d64d9520, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v00000193d6477fa0_0 .net *"_ivl_2", 21 0, L_00000193d633a870;  1 drivers
S_00000193d6474600 .scope generate, "gen_flatten_cols[2]" "gen_flatten_cols[2]" 4 212, 4 212 0, S_00000193d6474470;
 .timescale 0 0;
P_00000193d6472130 .param/l "col" 0 4 212, +C4<010>;
P_00000193d6472168 .param/l "idx" 1 4 213, +C4<00000000000000000000000000000010>;
L_00000193d633a950 .functor BUFZ 22, L_00000193d64d9ca0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v00000193d6478e00_0 .net *"_ivl_2", 21 0, L_00000193d633a950;  1 drivers
S_00000193d6474c40 .scope generate, "gen_flatten_cols[3]" "gen_flatten_cols[3]" 4 212, 4 212 0, S_00000193d6474470;
 .timescale 0 0;
P_00000193d6471e30 .param/l "col" 0 4 212, +C4<011>;
P_00000193d6471e68 .param/l "idx" 1 4 213, +C4<00000000000000000000000000000011>;
L_00000193d633a9c0 .functor BUFZ 22, L_00000193d64ffca0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v00000193d6479080_0 .net *"_ivl_2", 21 0, L_00000193d633a9c0;  1 drivers
S_00000193d64750f0 .scope generate, "gen_flatten_rows[1]" "gen_flatten_rows[1]" 4 211, 4 211 0, S_00000193d6473fc0;
 .timescale 0 0;
P_00000193d63f8c90 .param/l "row" 0 4 211, +C4<01>;
S_00000193d647a750 .scope generate, "gen_flatten_cols[0]" "gen_flatten_cols[0]" 4 212, 4 212 0, S_00000193d64750f0;
 .timescale 0 0;
P_00000193d6471ab0 .param/l "col" 0 4 212, +C4<00>;
P_00000193d6471ae8 .param/l "idx" 1 4 213, +C4<00000000000000000000000000000100>;
L_00000193d633abf0 .functor BUFZ 22, L_00000193d6500f60, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v00000193d6478220_0 .net *"_ivl_2", 21 0, L_00000193d633abf0;  1 drivers
S_00000193d647a2a0 .scope generate, "gen_flatten_cols[1]" "gen_flatten_cols[1]" 4 212, 4 212 0, S_00000193d64750f0;
 .timescale 0 0;
P_00000193d6472630 .param/l "col" 0 4 212, +C4<01>;
P_00000193d6472668 .param/l "idx" 1 4 213, +C4<00000000000000000000000000000101>;
L_00000193d633ab10 .functor BUFZ 22, L_00000193d64ff0c0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v00000193d6478f40_0 .net *"_ivl_2", 21 0, L_00000193d633ab10;  1 drivers
S_00000193d6479f80 .scope generate, "gen_flatten_cols[2]" "gen_flatten_cols[2]" 4 212, 4 212 0, S_00000193d64750f0;
 .timescale 0 0;
P_00000193d6472db0 .param/l "col" 0 4 212, +C4<010>;
P_00000193d6472de8 .param/l "idx" 1 4 213, +C4<00000000000000000000000000000110>;
L_00000193d633ad40 .functor BUFZ 22, L_00000193d64ff200, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v00000193d6478fe0_0 .net *"_ivl_2", 21 0, L_00000193d633ad40;  1 drivers
S_00000193d647a110 .scope generate, "gen_flatten_cols[3]" "gen_flatten_cols[3]" 4 212, 4 212 0, S_00000193d64750f0;
 .timescale 0 0;
P_00000193d6471b30 .param/l "col" 0 4 212, +C4<011>;
P_00000193d6471b68 .param/l "idx" 1 4 213, +C4<00000000000000000000000000000111>;
L_00000193d633ae20 .functor BUFZ 22, L_00000193d64ff700, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v00000193d64782c0_0 .net *"_ivl_2", 21 0, L_00000193d633ae20;  1 drivers
S_00000193d647b0b0 .scope generate, "gen_flatten_rows[2]" "gen_flatten_rows[2]" 4 211, 4 211 0, S_00000193d6473fc0;
 .timescale 0 0;
P_00000193d63f9550 .param/l "row" 0 4 211, +C4<010>;
S_00000193d647b240 .scope generate, "gen_flatten_cols[0]" "gen_flatten_cols[0]" 4 212, 4 212 0, S_00000193d647b0b0;
 .timescale 0 0;
P_00000193d6471630 .param/l "col" 0 4 212, +C4<00>;
P_00000193d6471668 .param/l "idx" 1 4 213, +C4<00000000000000000000000000001000>;
L_00000193d633a2c0 .functor BUFZ 22, L_00000193d64ff340, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v00000193d6478a40_0 .net *"_ivl_2", 21 0, L_00000193d633a2c0;  1 drivers
S_00000193d647b3d0 .scope generate, "gen_flatten_cols[1]" "gen_flatten_cols[1]" 4 212, 4 212 0, S_00000193d647b0b0;
 .timescale 0 0;
P_00000193d6472e30 .param/l "col" 0 4 212, +C4<01>;
P_00000193d6472e68 .param/l "idx" 1 4 213, +C4<00000000000000000000000000001001>;
L_00000193d633af00 .functor BUFZ 22, L_00000193d65004c0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v00000193d6478400_0 .net *"_ivl_2", 21 0, L_00000193d633af00;  1 drivers
S_00000193d647a430 .scope generate, "gen_flatten_cols[2]" "gen_flatten_cols[2]" 4 212, 4 212 0, S_00000193d647b0b0;
 .timescale 0 0;
P_00000193d64722b0 .param/l "col" 0 4 212, +C4<010>;
P_00000193d64722e8 .param/l "idx" 1 4 213, +C4<00000000000000000000000000001010>;
L_00000193d633af70 .functor BUFZ 22, L_00000193d6500600, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v00000193d64794e0_0 .net *"_ivl_2", 21 0, L_00000193d633af70;  1 drivers
S_00000193d647b560 .scope generate, "gen_flatten_cols[3]" "gen_flatten_cols[3]" 4 212, 4 212 0, S_00000193d647b0b0;
 .timescale 0 0;
P_00000193d64721b0 .param/l "col" 0 4 212, +C4<011>;
P_00000193d64721e8 .param/l "idx" 1 4 213, +C4<00000000000000000000000000001011>;
L_00000193d633a100 .functor BUFZ 22, L_00000193d6502f40, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v00000193d64778c0_0 .net *"_ivl_2", 21 0, L_00000193d633a100;  1 drivers
S_00000193d647a8e0 .scope generate, "gen_flatten_rows[3]" "gen_flatten_rows[3]" 4 211, 4 211 0, S_00000193d6473fc0;
 .timescale 0 0;
P_00000193d63f94d0 .param/l "row" 0 4 211, +C4<011>;
S_00000193d647aa70 .scope generate, "gen_flatten_cols[0]" "gen_flatten_cols[0]" 4 212, 4 212 0, S_00000193d647a8e0;
 .timescale 0 0;
P_00000193d6471eb0 .param/l "col" 0 4 212, +C4<00>;
P_00000193d6471ee8 .param/l "idx" 1 4 213, +C4<00000000000000000000000000001100>;
L_00000193d633a480 .functor BUFZ 22, L_00000193d6501320, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v00000193d6479120_0 .net *"_ivl_2", 21 0, L_00000193d633a480;  1 drivers
S_00000193d647af20 .scope generate, "gen_flatten_cols[1]" "gen_flatten_cols[1]" 4 212, 4 212 0, S_00000193d647a8e0;
 .timescale 0 0;
P_00000193d6473030 .param/l "col" 0 4 212, +C4<01>;
P_00000193d6473068 .param/l "idx" 1 4 213, +C4<00000000000000000000000000001101>;
L_00000193d6374130 .functor BUFZ 22, L_00000193d6501fa0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v00000193d64791c0_0 .net *"_ivl_2", 21 0, L_00000193d6374130;  1 drivers
S_00000193d647bba0 .scope generate, "gen_flatten_cols[2]" "gen_flatten_cols[2]" 4 212, 4 212 0, S_00000193d647a8e0;
 .timescale 0 0;
P_00000193d64724b0 .param/l "col" 0 4 212, +C4<010>;
P_00000193d64724e8 .param/l "idx" 1 4 213, +C4<00000000000000000000000000001110>;
L_00000193d6373cd0 .functor BUFZ 22, L_00000193d65016e0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v00000193d64784a0_0 .net *"_ivl_2", 21 0, L_00000193d6373cd0;  1 drivers
S_00000193d647ac00 .scope generate, "gen_flatten_cols[3]" "gen_flatten_cols[3]" 4 212, 4 212 0, S_00000193d647a8e0;
 .timescale 0 0;
P_00000193d6471c30 .param/l "col" 0 4 212, +C4<011>;
P_00000193d6471c68 .param/l "idx" 1 4 213, +C4<00000000000000000000000000001111>;
L_00000193d6373f00 .functor BUFZ 22, L_00000193d65011e0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v00000193d6477d20_0 .net *"_ivl_2", 21 0, L_00000193d6373f00;  1 drivers
S_00000193d647ad90 .scope generate, "gen_rows[0]" "gen_rows[0]" 4 61, 4 61 0, S_00000193d6473fc0;
 .timescale 0 0;
P_00000193d63f93d0 .param/l "row" 0 4 61, +C4<00>;
S_00000193d647a5c0 .scope generate, "gen_cols[0]" "gen_cols[0]" 4 62, 4 62 0, S_00000193d647ad90;
 .timescale 0 0;
P_00000193d63f9910 .param/l "col" 0 4 62, +C4<00>;
S_00000193d647b6f0 .scope generate, "gen_relu" "gen_relu" 4 76, 4 76 0, S_00000193d647a5c0;
 .timescale 0 0;
v00000193d6479300_0 .net *"_ivl_3", 0 0, L_00000193d64da4c0;  1 drivers
L_00000193d648ea80 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000193d6477dc0_0 .net/2u *"_ivl_4", 21 0, L_00000193d648ea80;  1 drivers
L_00000193d64da4c0 .part v00000193d6478860_0, 21, 1;
L_00000193d64d9980 .functor MUXZ 22, v00000193d6478860_0, L_00000193d648ea80, L_00000193d64da4c0, C4<>;
S_00000193d647b880 .scope module, "u_pe" "pe" 4 66, 5 3 0, S_00000193d647a5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 8 "a_value";
    .port_info 5 /INPUT 8 "b_value";
    .port_info 6 /OUTPUT 22 "acc_out";
P_00000193d6472330 .param/l "ACC_WIDTH" 0 5 5, +C4<00000000000000000000000000010110>;
P_00000193d6472368 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v00000193d64793a0_0 .net/s *"_ivl_0", 15 0, L_00000193d64d9660;  1 drivers
v00000193d6478540_0 .net/s *"_ivl_2", 15 0, L_00000193d64d9b60;  1 drivers
v00000193d64785e0_0 .net *"_ivl_7", 0 0, L_00000193d64da380;  1 drivers
v00000193d6477e60_0 .net *"_ivl_8", 5 0, L_00000193d64d9480;  1 drivers
v00000193d648cca0_0 .array/port v00000193d648cca0, 0;
v00000193d6479580_0 .net/s "a_value", 7 0, v00000193d648cca0_0;  1 drivers
v00000193d6478860_0 .var/s "acc_out", 21 0;
v00000193d648d2e0_0 .array/port v00000193d648d2e0, 0;
v00000193d6478cc0_0 .net/s "b_value", 7 0, v00000193d648d2e0_0;  1 drivers
v00000193d6479620_0 .net "clear", 0 0, L_00000193d63741a0;  alias, 1 drivers
v00000193d64789a0_0 .net "clk", 0 0, v00000193d648b580_0;  alias, 1 drivers
v00000193d6477780_0 .net "enable", 0 0, v00000193d648b4e0_0;  1 drivers
v00000193d6478ae0_0 .net/s "product", 15 0, L_00000193d64da1a0;  1 drivers
v00000193d6478d60_0 .net/s "product_ext", 21 0, L_00000193d64da600;  1 drivers
v00000193d6477b40_0 .net "rst", 0 0, v00000193d648b260_0;  alias, 1 drivers
L_00000193d64d9660 .extend/s 16, v00000193d648cca0_0;
L_00000193d64d9b60 .extend/s 16, v00000193d648d2e0_0;
L_00000193d64da1a0 .arith/mult 16, L_00000193d64d9660, L_00000193d64d9b60;
L_00000193d64da380 .part L_00000193d64da1a0, 15, 1;
LS_00000193d64d9480_0_0 .concat [ 1 1 1 1], L_00000193d64da380, L_00000193d64da380, L_00000193d64da380, L_00000193d64da380;
LS_00000193d64d9480_0_4 .concat [ 1 1 0 0], L_00000193d64da380, L_00000193d64da380;
L_00000193d64d9480 .concat [ 4 2 0 0], LS_00000193d64d9480_0_0, LS_00000193d64d9480_0_4;
L_00000193d64da600 .concat [ 16 6 0 0], L_00000193d64da1a0, L_00000193d64d9480;
S_00000193d647ba10 .scope generate, "gen_cols[1]" "gen_cols[1]" 4 62, 4 62 0, S_00000193d647ad90;
 .timescale 0 0;
P_00000193d63f98d0 .param/l "col" 0 4 62, +C4<01>;
S_00000193d6479df0 .scope generate, "gen_relu" "gen_relu" 4 76, 4 76 0, S_00000193d647ba10;
 .timescale 0 0;
v00000193d6477820_0 .net *"_ivl_3", 0 0, L_00000193d64d9de0;  1 drivers
L_00000193d648eac8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000193d6477960_0 .net/2u *"_ivl_4", 21 0, L_00000193d648eac8;  1 drivers
L_00000193d64d9de0 .part v00000193d647ec80_0, 21, 1;
L_00000193d64d9520 .functor MUXZ 22, v00000193d647ec80_0, L_00000193d648eac8, L_00000193d64d9de0, C4<>;
S_00000193d647da20 .scope module, "u_pe" "pe" 4 66, 5 3 0, S_00000193d647ba10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 8 "a_value";
    .port_info 5 /INPUT 8 "b_value";
    .port_info 6 /OUTPUT 22 "acc_out";
P_00000193d6472430 .param/l "ACC_WIDTH" 0 5 5, +C4<00000000000000000000000000010110>;
P_00000193d6472468 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v00000193d6477aa0_0 .net/s *"_ivl_0", 15 0, L_00000193d64da240;  1 drivers
v00000193d6477a00_0 .net/s *"_ivl_2", 15 0, L_00000193d64d9fc0;  1 drivers
v00000193d6477be0_0 .net *"_ivl_7", 0 0, L_00000193d64d9c00;  1 drivers
v00000193d6477c80_0 .net *"_ivl_8", 5 0, L_00000193d64da6a0;  1 drivers
v00000193d6480120_0 .net/s "a_value", 7 0, v00000193d648cca0_0;  alias, 1 drivers
v00000193d647ec80_0 .var/s "acc_out", 21 0;
v00000193d648d2e0_1 .array/port v00000193d648d2e0, 1;
v00000193d647ed20_0 .net/s "b_value", 7 0, v00000193d648d2e0_1;  1 drivers
v00000193d64801c0_0 .net "clear", 0 0, L_00000193d63741a0;  alias, 1 drivers
v00000193d647f180_0 .net "clk", 0 0, v00000193d648b580_0;  alias, 1 drivers
v00000193d647e640_0 .net "enable", 0 0, v00000193d648b4e0_0;  alias, 1 drivers
v00000193d647e960_0 .net/s "product", 15 0, L_00000193d64d92a0;  1 drivers
v00000193d647edc0_0 .net/s "product_ext", 21 0, L_00000193d64da100;  1 drivers
v00000193d647eaa0_0 .net "rst", 0 0, v00000193d648b260_0;  alias, 1 drivers
L_00000193d64da240 .extend/s 16, v00000193d648cca0_0;
L_00000193d64d9fc0 .extend/s 16, v00000193d648d2e0_1;
L_00000193d64d92a0 .arith/mult 16, L_00000193d64da240, L_00000193d64d9fc0;
L_00000193d64d9c00 .part L_00000193d64d92a0, 15, 1;
LS_00000193d64da6a0_0_0 .concat [ 1 1 1 1], L_00000193d64d9c00, L_00000193d64d9c00, L_00000193d64d9c00, L_00000193d64d9c00;
LS_00000193d64da6a0_0_4 .concat [ 1 1 0 0], L_00000193d64d9c00, L_00000193d64d9c00;
L_00000193d64da6a0 .concat [ 4 2 0 0], LS_00000193d64da6a0_0_0, LS_00000193d64da6a0_0_4;
L_00000193d64da100 .concat [ 16 6 0 0], L_00000193d64d92a0, L_00000193d64da6a0;
S_00000193d647c440 .scope generate, "gen_cols[2]" "gen_cols[2]" 4 62, 4 62 0, S_00000193d647ad90;
 .timescale 0 0;
P_00000193d63f9590 .param/l "col" 0 4 62, +C4<010>;
S_00000193d647d0c0 .scope generate, "gen_relu" "gen_relu" 4 76, 4 76 0, S_00000193d647c440;
 .timescale 0 0;
v00000193d647e460_0 .net *"_ivl_3", 0 0, L_00000193d64da7e0;  1 drivers
L_00000193d648eb10 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000193d6480260_0 .net/2u *"_ivl_4", 21 0, L_00000193d648eb10;  1 drivers
L_00000193d64da7e0 .part v00000193d647f4a0_0, 21, 1;
L_00000193d64d9ca0 .functor MUXZ 22, v00000193d647f4a0_0, L_00000193d648eb10, L_00000193d64da7e0, C4<>;
S_00000193d647cc10 .scope module, "u_pe" "pe" 4 66, 5 3 0, S_00000193d647c440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 8 "a_value";
    .port_info 5 /INPUT 8 "b_value";
    .port_info 6 /OUTPUT 22 "acc_out";
P_00000193d64716b0 .param/l "ACC_WIDTH" 0 5 5, +C4<00000000000000000000000000010110>;
P_00000193d64716e8 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v00000193d647f540_0 .net/s *"_ivl_0", 15 0, L_00000193d64d95c0;  1 drivers
v00000193d6480300_0 .net/s *"_ivl_2", 15 0, L_00000193d64da060;  1 drivers
v00000193d647fe00_0 .net *"_ivl_7", 0 0, L_00000193d64d9700;  1 drivers
v00000193d647f680_0 .net *"_ivl_8", 5 0, L_00000193d64d97a0;  1 drivers
v00000193d6480580_0 .net/s "a_value", 7 0, v00000193d648cca0_0;  alias, 1 drivers
v00000193d647f4a0_0 .var/s "acc_out", 21 0;
v00000193d648d2e0_2 .array/port v00000193d648d2e0, 2;
v00000193d647f220_0 .net/s "b_value", 7 0, v00000193d648d2e0_2;  1 drivers
v00000193d647f9a0_0 .net "clear", 0 0, L_00000193d63741a0;  alias, 1 drivers
v00000193d647ea00_0 .net "clk", 0 0, v00000193d648b580_0;  alias, 1 drivers
v00000193d647ffe0_0 .net "enable", 0 0, v00000193d648b4e0_0;  alias, 1 drivers
v00000193d647e8c0_0 .net/s "product", 15 0, L_00000193d64da740;  1 drivers
v00000193d647e5a0_0 .net/s "product_ext", 21 0, L_00000193d64d9ac0;  1 drivers
v00000193d647f040_0 .net "rst", 0 0, v00000193d648b260_0;  alias, 1 drivers
L_00000193d64d95c0 .extend/s 16, v00000193d648cca0_0;
L_00000193d64da060 .extend/s 16, v00000193d648d2e0_2;
L_00000193d64da740 .arith/mult 16, L_00000193d64d95c0, L_00000193d64da060;
L_00000193d64d9700 .part L_00000193d64da740, 15, 1;
LS_00000193d64d97a0_0_0 .concat [ 1 1 1 1], L_00000193d64d9700, L_00000193d64d9700, L_00000193d64d9700, L_00000193d64d9700;
LS_00000193d64d97a0_0_4 .concat [ 1 1 0 0], L_00000193d64d9700, L_00000193d64d9700;
L_00000193d64d97a0 .concat [ 4 2 0 0], LS_00000193d64d97a0_0_0, LS_00000193d64d97a0_0_4;
L_00000193d64d9ac0 .concat [ 16 6 0 0], L_00000193d64da740, L_00000193d64d97a0;
S_00000193d647d570 .scope generate, "gen_cols[3]" "gen_cols[3]" 4 62, 4 62 0, S_00000193d647ad90;
 .timescale 0 0;
P_00000193d63f9850 .param/l "col" 0 4 62, +C4<011>;
S_00000193d647c8f0 .scope generate, "gen_relu" "gen_relu" 4 76, 4 76 0, S_00000193d647d570;
 .timescale 0 0;
v00000193d647fd60_0 .net *"_ivl_3", 0 0, L_00000193d64fec60;  1 drivers
L_00000193d648eb58 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000193d647ee60_0 .net/2u *"_ivl_4", 21 0, L_00000193d648eb58;  1 drivers
L_00000193d64fec60 .part v00000193d64804e0_0, 21, 1;
L_00000193d64ffca0 .functor MUXZ 22, v00000193d64804e0_0, L_00000193d648eb58, L_00000193d64fec60, C4<>;
S_00000193d647c5d0 .scope module, "u_pe" "pe" 4 66, 5 3 0, S_00000193d647d570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 8 "a_value";
    .port_info 5 /INPUT 8 "b_value";
    .port_info 6 /OUTPUT 22 "acc_out";
P_00000193d64718b0 .param/l "ACC_WIDTH" 0 5 5, +C4<00000000000000000000000000010110>;
P_00000193d64718e8 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v00000193d647e500_0 .net/s *"_ivl_0", 15 0, L_00000193d64d9e80;  1 drivers
v00000193d647ebe0_0 .net/s *"_ivl_2", 15 0, L_00000193d64d9f20;  1 drivers
v00000193d64803a0_0 .net *"_ivl_7", 0 0, L_00000193d64ff3e0;  1 drivers
v00000193d6480440_0 .net *"_ivl_8", 5 0, L_00000193d6500b00;  1 drivers
v00000193d647ef00_0 .net/s "a_value", 7 0, v00000193d648cca0_0;  alias, 1 drivers
v00000193d64804e0_0 .var/s "acc_out", 21 0;
v00000193d648d2e0_3 .array/port v00000193d648d2e0, 3;
v00000193d647eb40_0 .net/s "b_value", 7 0, v00000193d648d2e0_3;  1 drivers
v00000193d647e140_0 .net "clear", 0 0, L_00000193d63741a0;  alias, 1 drivers
v00000193d647e0a0_0 .net "clk", 0 0, v00000193d648b580_0;  alias, 1 drivers
v00000193d647f860_0 .net "enable", 0 0, v00000193d648b4e0_0;  alias, 1 drivers
v00000193d647e6e0_0 .net/s "product", 15 0, L_00000193d6500c40;  1 drivers
v00000193d647e820_0 .net/s "product_ext", 21 0, L_00000193d64ff160;  1 drivers
v00000193d647f400_0 .net "rst", 0 0, v00000193d648b260_0;  alias, 1 drivers
L_00000193d64d9e80 .extend/s 16, v00000193d648cca0_0;
L_00000193d64d9f20 .extend/s 16, v00000193d648d2e0_3;
L_00000193d6500c40 .arith/mult 16, L_00000193d64d9e80, L_00000193d64d9f20;
L_00000193d64ff3e0 .part L_00000193d6500c40, 15, 1;
LS_00000193d6500b00_0_0 .concat [ 1 1 1 1], L_00000193d64ff3e0, L_00000193d64ff3e0, L_00000193d64ff3e0, L_00000193d64ff3e0;
LS_00000193d6500b00_0_4 .concat [ 1 1 0 0], L_00000193d64ff3e0, L_00000193d64ff3e0;
L_00000193d6500b00 .concat [ 4 2 0 0], LS_00000193d6500b00_0_0, LS_00000193d6500b00_0_4;
L_00000193d64ff160 .concat [ 16 6 0 0], L_00000193d6500c40, L_00000193d6500b00;
S_00000193d647dbb0 .scope generate, "gen_rows[1]" "gen_rows[1]" 4 61, 4 61 0, S_00000193d6473fc0;
 .timescale 0 0;
P_00000193d63f9090 .param/l "row" 0 4 61, +C4<01>;
S_00000193d647d3e0 .scope generate, "gen_cols[0]" "gen_cols[0]" 4 62, 4 62 0, S_00000193d647dbb0;
 .timescale 0 0;
P_00000193d63f8e50 .param/l "col" 0 4 62, +C4<00>;
S_00000193d647be00 .scope generate, "gen_relu" "gen_relu" 4 76, 4 76 0, S_00000193d647d3e0;
 .timescale 0 0;
v00000193d647efa0_0 .net *"_ivl_3", 0 0, L_00000193d6500ba0;  1 drivers
L_00000193d648eba0 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000193d647f2c0_0 .net/2u *"_ivl_4", 21 0, L_00000193d648eba0;  1 drivers
L_00000193d6500ba0 .part v00000193d647f5e0_0, 21, 1;
L_00000193d6500f60 .functor MUXZ 22, v00000193d647f5e0_0, L_00000193d648eba0, L_00000193d6500ba0, C4<>;
S_00000193d647cda0 .scope module, "u_pe" "pe" 4 66, 5 3 0, S_00000193d647d3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 8 "a_value";
    .port_info 5 /INPUT 8 "b_value";
    .port_info 6 /OUTPUT 22 "acc_out";
P_00000193d6472b30 .param/l "ACC_WIDTH" 0 5 5, +C4<00000000000000000000000000010110>;
P_00000193d6472b68 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v00000193d647f0e0_0 .net/s *"_ivl_0", 15 0, L_00000193d6500ec0;  1 drivers
v00000193d647df60_0 .net/s *"_ivl_2", 15 0, L_00000193d6500920;  1 drivers
v00000193d647f360_0 .net *"_ivl_7", 0 0, L_00000193d65009c0;  1 drivers
v00000193d6480080_0 .net *"_ivl_8", 5 0, L_00000193d64ffa20;  1 drivers
v00000193d648cca0_1 .array/port v00000193d648cca0, 1;
v00000193d647fae0_0 .net/s "a_value", 7 0, v00000193d648cca0_1;  1 drivers
v00000193d647f5e0_0 .var/s "acc_out", 21 0;
v00000193d647de20_0 .net/s "b_value", 7 0, v00000193d648d2e0_0;  alias, 1 drivers
v00000193d647f720_0 .net "clear", 0 0, L_00000193d63741a0;  alias, 1 drivers
v00000193d647f7c0_0 .net "clk", 0 0, v00000193d648b580_0;  alias, 1 drivers
v00000193d647fea0_0 .net "enable", 0 0, v00000193d648b4e0_0;  alias, 1 drivers
v00000193d647f900_0 .net/s "product", 15 0, L_00000193d64feda0;  1 drivers
v00000193d647e780_0 .net/s "product_ext", 21 0, L_00000193d65007e0;  1 drivers
v00000193d647fa40_0 .net "rst", 0 0, v00000193d648b260_0;  alias, 1 drivers
L_00000193d6500ec0 .extend/s 16, v00000193d648cca0_1;
L_00000193d6500920 .extend/s 16, v00000193d648d2e0_0;
L_00000193d64feda0 .arith/mult 16, L_00000193d6500ec0, L_00000193d6500920;
L_00000193d65009c0 .part L_00000193d64feda0, 15, 1;
LS_00000193d64ffa20_0_0 .concat [ 1 1 1 1], L_00000193d65009c0, L_00000193d65009c0, L_00000193d65009c0, L_00000193d65009c0;
LS_00000193d64ffa20_0_4 .concat [ 1 1 0 0], L_00000193d65009c0, L_00000193d65009c0;
L_00000193d64ffa20 .concat [ 4 2 0 0], LS_00000193d64ffa20_0_0, LS_00000193d64ffa20_0_4;
L_00000193d65007e0 .concat [ 16 6 0 0], L_00000193d64feda0, L_00000193d64ffa20;
S_00000193d647c760 .scope generate, "gen_cols[1]" "gen_cols[1]" 4 62, 4 62 0, S_00000193d647dbb0;
 .timescale 0 0;
P_00000193d63f9410 .param/l "col" 0 4 62, +C4<01>;
S_00000193d647d250 .scope generate, "gen_relu" "gen_relu" 4 76, 4 76 0, S_00000193d647c760;
 .timescale 0 0;
v00000193d647fb80_0 .net *"_ivl_3", 0 0, L_00000193d65006a0;  1 drivers
L_00000193d648ebe8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000193d647fc20_0 .net/2u *"_ivl_4", 21 0, L_00000193d648ebe8;  1 drivers
L_00000193d65006a0 .part v00000193d647e280_0, 21, 1;
L_00000193d64ff0c0 .functor MUXZ 22, v00000193d647e280_0, L_00000193d648ebe8, L_00000193d65006a0, C4<>;
S_00000193d647c2b0 .scope module, "u_pe" "pe" 4 66, 5 3 0, S_00000193d647c760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 8 "a_value";
    .port_info 5 /INPUT 8 "b_value";
    .port_info 6 /OUTPUT 22 "acc_out";
P_00000193d6472a30 .param/l "ACC_WIDTH" 0 5 5, +C4<00000000000000000000000000010110>;
P_00000193d6472a68 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v00000193d647fcc0_0 .net/s *"_ivl_0", 15 0, L_00000193d64fed00;  1 drivers
v00000193d647ff40_0 .net/s *"_ivl_2", 15 0, L_00000193d6500380;  1 drivers
v00000193d647e1e0_0 .net *"_ivl_7", 0 0, L_00000193d64feee0;  1 drivers
v00000193d647dec0_0 .net *"_ivl_8", 5 0, L_00000193d6500a60;  1 drivers
v00000193d647e000_0 .net/s "a_value", 7 0, v00000193d648cca0_1;  alias, 1 drivers
v00000193d647e280_0 .var/s "acc_out", 21 0;
v00000193d647e320_0 .net/s "b_value", 7 0, v00000193d648d2e0_1;  alias, 1 drivers
v00000193d647e3c0_0 .net "clear", 0 0, L_00000193d63741a0;  alias, 1 drivers
v00000193d6480800_0 .net "clk", 0 0, v00000193d648b580_0;  alias, 1 drivers
v00000193d6481ac0_0 .net "enable", 0 0, v00000193d648b4e0_0;  alias, 1 drivers
v00000193d64818e0_0 .net/s "product", 15 0, L_00000193d64ffd40;  1 drivers
v00000193d6481a20_0 .net/s "product_ext", 21 0, L_00000193d64ff8e0;  1 drivers
v00000193d6480b20_0 .net "rst", 0 0, v00000193d648b260_0;  alias, 1 drivers
L_00000193d64fed00 .extend/s 16, v00000193d648cca0_1;
L_00000193d6500380 .extend/s 16, v00000193d648d2e0_1;
L_00000193d64ffd40 .arith/mult 16, L_00000193d64fed00, L_00000193d6500380;
L_00000193d64feee0 .part L_00000193d64ffd40, 15, 1;
LS_00000193d6500a60_0_0 .concat [ 1 1 1 1], L_00000193d64feee0, L_00000193d64feee0, L_00000193d64feee0, L_00000193d64feee0;
LS_00000193d6500a60_0_4 .concat [ 1 1 0 0], L_00000193d64feee0, L_00000193d64feee0;
L_00000193d6500a60 .concat [ 4 2 0 0], LS_00000193d6500a60_0_0, LS_00000193d6500a60_0_4;
L_00000193d64ff8e0 .concat [ 16 6 0 0], L_00000193d64ffd40, L_00000193d6500a60;
S_00000193d647cf30 .scope generate, "gen_cols[2]" "gen_cols[2]" 4 62, 4 62 0, S_00000193d647dbb0;
 .timescale 0 0;
P_00000193d63f8cd0 .param/l "col" 0 4 62, +C4<010>;
S_00000193d647d700 .scope generate, "gen_relu" "gen_relu" 4 76, 4 76 0, S_00000193d647cf30;
 .timescale 0 0;
v00000193d6481480_0 .net *"_ivl_3", 0 0, L_00000193d64fffc0;  1 drivers
L_00000193d648ec30 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000193d64808a0_0 .net/2u *"_ivl_4", 21 0, L_00000193d648ec30;  1 drivers
L_00000193d64fffc0 .part v00000193d6481840_0, 21, 1;
L_00000193d64ff200 .functor MUXZ 22, v00000193d6481840_0, L_00000193d648ec30, L_00000193d64fffc0, C4<>;
S_00000193d647d890 .scope module, "u_pe" "pe" 4 66, 5 3 0, S_00000193d647cf30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 8 "a_value";
    .port_info 5 /INPUT 8 "b_value";
    .port_info 6 /OUTPUT 22 "acc_out";
P_00000193d6471730 .param/l "ACC_WIDTH" 0 5 5, +C4<00000000000000000000000000010110>;
P_00000193d6471768 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v00000193d6480ee0_0 .net/s *"_ivl_0", 15 0, L_00000193d6500880;  1 drivers
v00000193d6480d00_0 .net/s *"_ivl_2", 15 0, L_00000193d6500ce0;  1 drivers
v00000193d6480bc0_0 .net *"_ivl_7", 0 0, L_00000193d6500740;  1 drivers
v00000193d6481b60_0 .net *"_ivl_8", 5 0, L_00000193d64ffb60;  1 drivers
v00000193d6480f80_0 .net/s "a_value", 7 0, v00000193d648cca0_1;  alias, 1 drivers
v00000193d6481840_0 .var/s "acc_out", 21 0;
v00000193d6481ca0_0 .net/s "b_value", 7 0, v00000193d648d2e0_2;  alias, 1 drivers
v00000193d6481020_0 .net "clear", 0 0, L_00000193d63741a0;  alias, 1 drivers
v00000193d6481700_0 .net "clk", 0 0, v00000193d648b580_0;  alias, 1 drivers
v00000193d6481c00_0 .net "enable", 0 0, v00000193d648b4e0_0;  alias, 1 drivers
v00000193d6480760_0 .net/s "product", 15 0, L_00000193d65002e0;  1 drivers
v00000193d64815c0_0 .net/s "product_ext", 21 0, L_00000193d6500e20;  1 drivers
v00000193d64810c0_0 .net "rst", 0 0, v00000193d648b260_0;  alias, 1 drivers
L_00000193d6500880 .extend/s 16, v00000193d648cca0_1;
L_00000193d6500ce0 .extend/s 16, v00000193d648d2e0_2;
L_00000193d65002e0 .arith/mult 16, L_00000193d6500880, L_00000193d6500ce0;
L_00000193d6500740 .part L_00000193d65002e0, 15, 1;
LS_00000193d64ffb60_0_0 .concat [ 1 1 1 1], L_00000193d6500740, L_00000193d6500740, L_00000193d6500740, L_00000193d6500740;
LS_00000193d64ffb60_0_4 .concat [ 1 1 0 0], L_00000193d6500740, L_00000193d6500740;
L_00000193d64ffb60 .concat [ 4 2 0 0], LS_00000193d64ffb60_0_0, LS_00000193d64ffb60_0_4;
L_00000193d6500e20 .concat [ 16 6 0 0], L_00000193d65002e0, L_00000193d64ffb60;
S_00000193d647ca80 .scope generate, "gen_cols[3]" "gen_cols[3]" 4 62, 4 62 0, S_00000193d647dbb0;
 .timescale 0 0;
P_00000193d63f90d0 .param/l "col" 0 4 62, +C4<011>;
S_00000193d647bf90 .scope generate, "gen_relu" "gen_relu" 4 76, 4 76 0, S_00000193d647ca80;
 .timescale 0 0;
v00000193d6481200_0 .net *"_ivl_3", 0 0, L_00000193d64febc0;  1 drivers
L_00000193d648ec78 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000193d64813e0_0 .net/2u *"_ivl_4", 21 0, L_00000193d648ec78;  1 drivers
L_00000193d64febc0 .part v00000193d6481980_0, 21, 1;
L_00000193d64ff700 .functor MUXZ 22, v00000193d6481980_0, L_00000193d648ec78, L_00000193d64febc0, C4<>;
S_00000193d647c120 .scope module, "u_pe" "pe" 4 66, 5 3 0, S_00000193d647ca80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 8 "a_value";
    .port_info 5 /INPUT 8 "b_value";
    .port_info 6 /OUTPUT 22 "acc_out";
P_00000193d6473130 .param/l "ACC_WIDTH" 0 5 5, +C4<00000000000000000000000000010110>;
P_00000193d6473168 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v00000193d6480da0_0 .net/s *"_ivl_0", 15 0, L_00000193d64ff980;  1 drivers
v00000193d6480940_0 .net/s *"_ivl_2", 15 0, L_00000193d64ff520;  1 drivers
v00000193d6481660_0 .net *"_ivl_7", 0 0, L_00000193d6500d80;  1 drivers
v00000193d64817a0_0 .net *"_ivl_8", 5 0, L_00000193d6501000;  1 drivers
v00000193d6480620_0 .net/s "a_value", 7 0, v00000193d648cca0_1;  alias, 1 drivers
v00000193d6481980_0 .var/s "acc_out", 21 0;
v00000193d64809e0_0 .net/s "b_value", 7 0, v00000193d648d2e0_3;  alias, 1 drivers
v00000193d6481160_0 .net "clear", 0 0, L_00000193d63741a0;  alias, 1 drivers
v00000193d6480c60_0 .net "clk", 0 0, v00000193d648b580_0;  alias, 1 drivers
v00000193d64812a0_0 .net "enable", 0 0, v00000193d648b4e0_0;  alias, 1 drivers
v00000193d6480e40_0 .net/s "product", 15 0, L_00000193d64ff5c0;  1 drivers
v00000193d6481340_0 .net/s "product_ext", 21 0, L_00000193d64fee40;  1 drivers
v00000193d6480a80_0 .net "rst", 0 0, v00000193d648b260_0;  alias, 1 drivers
L_00000193d64ff980 .extend/s 16, v00000193d648cca0_1;
L_00000193d64ff520 .extend/s 16, v00000193d648d2e0_3;
L_00000193d64ff5c0 .arith/mult 16, L_00000193d64ff980, L_00000193d64ff520;
L_00000193d6500d80 .part L_00000193d64ff5c0, 15, 1;
LS_00000193d6501000_0_0 .concat [ 1 1 1 1], L_00000193d6500d80, L_00000193d6500d80, L_00000193d6500d80, L_00000193d6500d80;
LS_00000193d6501000_0_4 .concat [ 1 1 0 0], L_00000193d6500d80, L_00000193d6500d80;
L_00000193d6501000 .concat [ 4 2 0 0], LS_00000193d6501000_0_0, LS_00000193d6501000_0_4;
L_00000193d64fee40 .concat [ 16 6 0 0], L_00000193d64ff5c0, L_00000193d6501000;
S_00000193d6482c30 .scope generate, "gen_rows[2]" "gen_rows[2]" 4 61, 4 61 0, S_00000193d6473fc0;
 .timescale 0 0;
P_00000193d63f8f10 .param/l "row" 0 4 61, +C4<010>;
S_00000193d6483590 .scope generate, "gen_cols[0]" "gen_cols[0]" 4 62, 4 62 0, S_00000193d6482c30;
 .timescale 0 0;
P_00000193d63f9490 .param/l "col" 0 4 62, +C4<00>;
S_00000193d6481e20 .scope generate, "gen_relu" "gen_relu" 4 76, 4 76 0, S_00000193d6483590;
 .timescale 0 0;
v00000193d6481520_0 .net *"_ivl_3", 0 0, L_00000193d64ff2a0;  1 drivers
L_00000193d648ecc0 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000193d64806c0_0 .net/2u *"_ivl_4", 21 0, L_00000193d648ecc0;  1 drivers
L_00000193d64ff2a0 .part v00000193d6484ac0_0, 21, 1;
L_00000193d64ff340 .functor MUXZ 22, v00000193d6484ac0_0, L_00000193d648ecc0, L_00000193d64ff2a0, C4<>;
S_00000193d6482140 .scope module, "u_pe" "pe" 4 66, 5 3 0, S_00000193d6483590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 8 "a_value";
    .port_info 5 /INPUT 8 "b_value";
    .port_info 6 /OUTPUT 22 "acc_out";
P_00000193d64726b0 .param/l "ACC_WIDTH" 0 5 5, +C4<00000000000000000000000000010110>;
P_00000193d64726e8 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v00000193d6486460_0 .net/s *"_ivl_0", 15 0, L_00000193d64ff020;  1 drivers
v00000193d6484ca0_0 .net/s *"_ivl_2", 15 0, L_00000193d65001a0;  1 drivers
v00000193d6485880_0 .net *"_ivl_7", 0 0, L_00000193d64ff840;  1 drivers
v00000193d6485420_0 .net *"_ivl_8", 5 0, L_00000193d65010a0;  1 drivers
v00000193d648cca0_2 .array/port v00000193d648cca0, 2;
v00000193d6484520_0 .net/s "a_value", 7 0, v00000193d648cca0_2;  1 drivers
v00000193d6484ac0_0 .var/s "acc_out", 21 0;
v00000193d6483f80_0 .net/s "b_value", 7 0, v00000193d648d2e0_0;  alias, 1 drivers
v00000193d6484b60_0 .net "clear", 0 0, L_00000193d63741a0;  alias, 1 drivers
v00000193d6485f60_0 .net "clk", 0 0, v00000193d648b580_0;  alias, 1 drivers
v00000193d6484660_0 .net "enable", 0 0, v00000193d648b4e0_0;  alias, 1 drivers
v00000193d6484a20_0 .net/s "product", 15 0, L_00000193d64fef80;  1 drivers
v00000193d64854c0_0 .net/s "product_ext", 21 0, L_00000193d64ff7a0;  1 drivers
v00000193d6484840_0 .net "rst", 0 0, v00000193d648b260_0;  alias, 1 drivers
L_00000193d64ff020 .extend/s 16, v00000193d648cca0_2;
L_00000193d65001a0 .extend/s 16, v00000193d648d2e0_0;
L_00000193d64fef80 .arith/mult 16, L_00000193d64ff020, L_00000193d65001a0;
L_00000193d64ff840 .part L_00000193d64fef80, 15, 1;
LS_00000193d65010a0_0_0 .concat [ 1 1 1 1], L_00000193d64ff840, L_00000193d64ff840, L_00000193d64ff840, L_00000193d64ff840;
LS_00000193d65010a0_0_4 .concat [ 1 1 0 0], L_00000193d64ff840, L_00000193d64ff840;
L_00000193d65010a0 .concat [ 4 2 0 0], LS_00000193d65010a0_0_0, LS_00000193d65010a0_0_4;
L_00000193d64ff7a0 .concat [ 16 6 0 0], L_00000193d64fef80, L_00000193d65010a0;
S_00000193d64838b0 .scope generate, "gen_cols[1]" "gen_cols[1]" 4 62, 4 62 0, S_00000193d6482c30;
 .timescale 0 0;
P_00000193d63f9110 .param/l "col" 0 4 62, +C4<01>;
S_00000193d6482dc0 .scope generate, "gen_relu" "gen_relu" 4 76, 4 76 0, S_00000193d64838b0;
 .timescale 0 0;
v00000193d64845c0_0 .net *"_ivl_3", 0 0, L_00000193d64fea80;  1 drivers
L_00000193d648ed08 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000193d64851a0_0 .net/2u *"_ivl_4", 21 0, L_00000193d648ed08;  1 drivers
L_00000193d64fea80 .part v00000193d6484de0_0, 21, 1;
L_00000193d65004c0 .functor MUXZ 22, v00000193d6484de0_0, L_00000193d648ed08, L_00000193d64fea80, C4<>;
S_00000193d6482f50 .scope module, "u_pe" "pe" 4 66, 5 3 0, S_00000193d64838b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 8 "a_value";
    .port_info 5 /INPUT 8 "b_value";
    .port_info 6 /OUTPUT 22 "acc_out";
P_00000193d64731b0 .param/l "ACC_WIDTH" 0 5 5, +C4<00000000000000000000000000010110>;
P_00000193d64731e8 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v00000193d6484d40_0 .net/s *"_ivl_0", 15 0, L_00000193d64ff660;  1 drivers
v00000193d6484700_0 .net/s *"_ivl_2", 15 0, L_00000193d6500420;  1 drivers
v00000193d64848e0_0 .net *"_ivl_7", 0 0, L_00000193d64ffac0;  1 drivers
v00000193d6485920_0 .net *"_ivl_8", 5 0, L_00000193d64fe940;  1 drivers
v00000193d64863c0_0 .net/s "a_value", 7 0, v00000193d648cca0_2;  alias, 1 drivers
v00000193d6484de0_0 .var/s "acc_out", 21 0;
v00000193d64847a0_0 .net/s "b_value", 7 0, v00000193d648d2e0_1;  alias, 1 drivers
v00000193d6484980_0 .net "clear", 0 0, L_00000193d63741a0;  alias, 1 drivers
v00000193d6485b00_0 .net "clk", 0 0, v00000193d648b580_0;  alias, 1 drivers
v00000193d6486500_0 .net "enable", 0 0, v00000193d648b4e0_0;  alias, 1 drivers
v00000193d6486000_0 .net/s "product", 15 0, L_00000193d6500060;  1 drivers
v00000193d64860a0_0 .net/s "product_ext", 21 0, L_00000193d64fe9e0;  1 drivers
v00000193d6484c00_0 .net "rst", 0 0, v00000193d648b260_0;  alias, 1 drivers
L_00000193d64ff660 .extend/s 16, v00000193d648cca0_2;
L_00000193d6500420 .extend/s 16, v00000193d648d2e0_1;
L_00000193d6500060 .arith/mult 16, L_00000193d64ff660, L_00000193d6500420;
L_00000193d64ffac0 .part L_00000193d6500060, 15, 1;
LS_00000193d64fe940_0_0 .concat [ 1 1 1 1], L_00000193d64ffac0, L_00000193d64ffac0, L_00000193d64ffac0, L_00000193d64ffac0;
LS_00000193d64fe940_0_4 .concat [ 1 1 0 0], L_00000193d64ffac0, L_00000193d64ffac0;
L_00000193d64fe940 .concat [ 4 2 0 0], LS_00000193d64fe940_0_0, LS_00000193d64fe940_0_4;
L_00000193d64fe9e0 .concat [ 16 6 0 0], L_00000193d6500060, L_00000193d64fe940;
S_00000193d6482460 .scope generate, "gen_cols[2]" "gen_cols[2]" 4 62, 4 62 0, S_00000193d6482c30;
 .timescale 0 0;
P_00000193d63f9890 .param/l "col" 0 4 62, +C4<010>;
S_00000193d6483bd0 .scope generate, "gen_relu" "gen_relu" 4 76, 4 76 0, S_00000193d6482460;
 .timescale 0 0;
v00000193d6485e20_0 .net *"_ivl_3", 0 0, L_00000193d6500100;  1 drivers
L_00000193d648ed50 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000193d6486280_0 .net/2u *"_ivl_4", 21 0, L_00000193d648ed50;  1 drivers
L_00000193d6500100 .part v00000193d6484f20_0, 21, 1;
L_00000193d6500600 .functor MUXZ 22, v00000193d6484f20_0, L_00000193d648ed50, L_00000193d6500100, C4<>;
S_00000193d6483a40 .scope module, "u_pe" "pe" 4 66, 5 3 0, S_00000193d6482460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 8 "a_value";
    .port_info 5 /INPUT 8 "b_value";
    .port_info 6 /OUTPUT 22 "acc_out";
P_00000193d6472bb0 .param/l "ACC_WIDTH" 0 5 5, +C4<00000000000000000000000000010110>;
P_00000193d6472be8 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v00000193d6485100_0 .net/s *"_ivl_0", 15 0, L_00000193d64ff480;  1 drivers
v00000193d6484e80_0 .net/s *"_ivl_2", 15 0, L_00000193d64ffc00;  1 drivers
v00000193d6484200_0 .net *"_ivl_7", 0 0, L_00000193d64feb20;  1 drivers
v00000193d6485240_0 .net *"_ivl_8", 5 0, L_00000193d64ffe80;  1 drivers
v00000193d6485a60_0 .net/s "a_value", 7 0, v00000193d648cca0_2;  alias, 1 drivers
v00000193d6484f20_0 .var/s "acc_out", 21 0;
v00000193d6484fc0_0 .net/s "b_value", 7 0, v00000193d648d2e0_2;  alias, 1 drivers
v00000193d6485c40_0 .net "clear", 0 0, L_00000193d63741a0;  alias, 1 drivers
v00000193d6484020_0 .net "clk", 0 0, v00000193d648b580_0;  alias, 1 drivers
v00000193d6485560_0 .net "enable", 0 0, v00000193d648b4e0_0;  alias, 1 drivers
v00000193d6485060_0 .net/s "product", 15 0, L_00000193d64ffde0;  1 drivers
v00000193d64840c0_0 .net/s "product_ext", 21 0, L_00000193d64fff20;  1 drivers
v00000193d64852e0_0 .net "rst", 0 0, v00000193d648b260_0;  alias, 1 drivers
L_00000193d64ff480 .extend/s 16, v00000193d648cca0_2;
L_00000193d64ffc00 .extend/s 16, v00000193d648d2e0_2;
L_00000193d64ffde0 .arith/mult 16, L_00000193d64ff480, L_00000193d64ffc00;
L_00000193d64feb20 .part L_00000193d64ffde0, 15, 1;
LS_00000193d64ffe80_0_0 .concat [ 1 1 1 1], L_00000193d64feb20, L_00000193d64feb20, L_00000193d64feb20, L_00000193d64feb20;
LS_00000193d64ffe80_0_4 .concat [ 1 1 0 0], L_00000193d64feb20, L_00000193d64feb20;
L_00000193d64ffe80 .concat [ 4 2 0 0], LS_00000193d64ffe80_0_0, LS_00000193d64ffe80_0_4;
L_00000193d64fff20 .concat [ 16 6 0 0], L_00000193d64ffde0, L_00000193d64ffe80;
S_00000193d6483400 .scope generate, "gen_cols[3]" "gen_cols[3]" 4 62, 4 62 0, S_00000193d6482c30;
 .timescale 0 0;
P_00000193d63f9190 .param/l "col" 0 4 62, +C4<011>;
S_00000193d6481fb0 .scope generate, "gen_relu" "gen_relu" 4 76, 4 76 0, S_00000193d6483400;
 .timescale 0 0;
v00000193d6485380_0 .net *"_ivl_3", 0 0, L_00000193d6502b80;  1 drivers
L_00000193d648ed98 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000193d6485600_0 .net/2u *"_ivl_4", 21 0, L_00000193d648ed98;  1 drivers
L_00000193d6502b80 .part v00000193d6485ce0_0, 21, 1;
L_00000193d6502f40 .functor MUXZ 22, v00000193d6485ce0_0, L_00000193d648ed98, L_00000193d6502b80, C4<>;
S_00000193d64825f0 .scope module, "u_pe" "pe" 4 66, 5 3 0, S_00000193d6483400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 8 "a_value";
    .port_info 5 /INPUT 8 "b_value";
    .port_info 6 /OUTPUT 22 "acc_out";
P_00000193d64727b0 .param/l "ACC_WIDTH" 0 5 5, +C4<00000000000000000000000000010110>;
P_00000193d64727e8 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v00000193d64856a0_0 .net/s *"_ivl_0", 15 0, L_00000193d6500240;  1 drivers
v00000193d6485740_0 .net/s *"_ivl_2", 15 0, L_00000193d6500560;  1 drivers
v00000193d64857e0_0 .net *"_ivl_7", 0 0, L_00000193d6503440;  1 drivers
v00000193d64859c0_0 .net *"_ivl_8", 5 0, L_00000193d65034e0;  1 drivers
v00000193d6485ba0_0 .net/s "a_value", 7 0, v00000193d648cca0_2;  alias, 1 drivers
v00000193d6485ce0_0 .var/s "acc_out", 21 0;
v00000193d64842a0_0 .net/s "b_value", 7 0, v00000193d648d2e0_3;  alias, 1 drivers
v00000193d6485ec0_0 .net "clear", 0 0, L_00000193d63741a0;  alias, 1 drivers
v00000193d6485d80_0 .net "clk", 0 0, v00000193d648b580_0;  alias, 1 drivers
v00000193d6486140_0 .net "enable", 0 0, v00000193d648b4e0_0;  alias, 1 drivers
v00000193d64861e0_0 .net/s "product", 15 0, L_00000193d6502a40;  1 drivers
v00000193d6486320_0 .net/s "product_ext", 21 0, L_00000193d6503260;  1 drivers
v00000193d64865a0_0 .net "rst", 0 0, v00000193d648b260_0;  alias, 1 drivers
L_00000193d6500240 .extend/s 16, v00000193d648cca0_2;
L_00000193d6500560 .extend/s 16, v00000193d648d2e0_3;
L_00000193d6502a40 .arith/mult 16, L_00000193d6500240, L_00000193d6500560;
L_00000193d6503440 .part L_00000193d6502a40, 15, 1;
LS_00000193d65034e0_0_0 .concat [ 1 1 1 1], L_00000193d6503440, L_00000193d6503440, L_00000193d6503440, L_00000193d6503440;
LS_00000193d65034e0_0_4 .concat [ 1 1 0 0], L_00000193d6503440, L_00000193d6503440;
L_00000193d65034e0 .concat [ 4 2 0 0], LS_00000193d65034e0_0_0, LS_00000193d65034e0_0_4;
L_00000193d6503260 .concat [ 16 6 0 0], L_00000193d6502a40, L_00000193d65034e0;
S_00000193d64822d0 .scope generate, "gen_rows[3]" "gen_rows[3]" 4 61, 4 61 0, S_00000193d6473fc0;
 .timescale 0 0;
P_00000193d63f97d0 .param/l "row" 0 4 61, +C4<011>;
S_00000193d6482780 .scope generate, "gen_cols[0]" "gen_cols[0]" 4 62, 4 62 0, S_00000193d64822d0;
 .timescale 0 0;
P_00000193d63f9dd0 .param/l "col" 0 4 62, +C4<00>;
S_00000193d6482910 .scope generate, "gen_relu" "gen_relu" 4 76, 4 76 0, S_00000193d6482780;
 .timescale 0 0;
v00000193d6484160_0 .net *"_ivl_3", 0 0, L_00000193d6502040;  1 drivers
L_00000193d648ede0 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000193d6483e40_0 .net/2u *"_ivl_4", 21 0, L_00000193d648ede0;  1 drivers
L_00000193d6502040 .part v00000193d6487360_0, 21, 1;
L_00000193d6501320 .functor MUXZ 22, v00000193d6487360_0, L_00000193d648ede0, L_00000193d6502040, C4<>;
S_00000193d6482aa0 .scope module, "u_pe" "pe" 4 66, 5 3 0, S_00000193d6482780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 8 "a_value";
    .port_info 5 /INPUT 8 "b_value";
    .port_info 6 /OUTPUT 22 "acc_out";
P_00000193d6472830 .param/l "ACC_WIDTH" 0 5 5, +C4<00000000000000000000000000010110>;
P_00000193d6472868 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v00000193d6483ee0_0 .net/s *"_ivl_0", 15 0, L_00000193d6502900;  1 drivers
v00000193d6484340_0 .net/s *"_ivl_2", 15 0, L_00000193d6502c20;  1 drivers
v00000193d64843e0_0 .net *"_ivl_7", 0 0, L_00000193d6502ea0;  1 drivers
v00000193d6484480_0 .net *"_ivl_8", 5 0, L_00000193d6501500;  1 drivers
v00000193d648cca0_3 .array/port v00000193d648cca0, 3;
v00000193d6486780_0 .net/s "a_value", 7 0, v00000193d648cca0_3;  1 drivers
v00000193d6487360_0 .var/s "acc_out", 21 0;
v00000193d6487b80_0 .net/s "b_value", 7 0, v00000193d648d2e0_0;  alias, 1 drivers
v00000193d6486aa0_0 .net "clear", 0 0, L_00000193d63741a0;  alias, 1 drivers
v00000193d6487a40_0 .net "clk", 0 0, v00000193d648b580_0;  alias, 1 drivers
v00000193d6486d20_0 .net "enable", 0 0, v00000193d648b4e0_0;  alias, 1 drivers
v00000193d6487680_0 .net/s "product", 15 0, L_00000193d65020e0;  1 drivers
v00000193d6487ae0_0 .net/s "product_ext", 21 0, L_00000193d65036c0;  1 drivers
v00000193d6486dc0_0 .net "rst", 0 0, v00000193d648b260_0;  alias, 1 drivers
L_00000193d6502900 .extend/s 16, v00000193d648cca0_3;
L_00000193d6502c20 .extend/s 16, v00000193d648d2e0_0;
L_00000193d65020e0 .arith/mult 16, L_00000193d6502900, L_00000193d6502c20;
L_00000193d6502ea0 .part L_00000193d65020e0, 15, 1;
LS_00000193d6501500_0_0 .concat [ 1 1 1 1], L_00000193d6502ea0, L_00000193d6502ea0, L_00000193d6502ea0, L_00000193d6502ea0;
LS_00000193d6501500_0_4 .concat [ 1 1 0 0], L_00000193d6502ea0, L_00000193d6502ea0;
L_00000193d6501500 .concat [ 4 2 0 0], LS_00000193d6501500_0_0, LS_00000193d6501500_0_4;
L_00000193d65036c0 .concat [ 16 6 0 0], L_00000193d65020e0, L_00000193d6501500;
S_00000193d64830e0 .scope generate, "gen_cols[1]" "gen_cols[1]" 4 62, 4 62 0, S_00000193d64822d0;
 .timescale 0 0;
P_00000193d63f9f90 .param/l "col" 0 4 62, +C4<01>;
S_00000193d6483720 .scope generate, "gen_relu" "gen_relu" 4 76, 4 76 0, S_00000193d64830e0;
 .timescale 0 0;
v00000193d6487c20_0 .net *"_ivl_3", 0 0, L_00000193d6502cc0;  1 drivers
L_00000193d648ee28 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000193d64866e0_0 .net/2u *"_ivl_4", 21 0, L_00000193d648ee28;  1 drivers
L_00000193d6502cc0 .part v00000193d6487220_0, 21, 1;
L_00000193d6501fa0 .functor MUXZ 22, v00000193d6487220_0, L_00000193d648ee28, L_00000193d6502cc0, C4<>;
S_00000193d6483270 .scope module, "u_pe" "pe" 4 66, 5 3 0, S_00000193d64830e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 8 "a_value";
    .port_info 5 /INPUT 8 "b_value";
    .port_info 6 /OUTPUT 22 "acc_out";
P_00000193d64728b0 .param/l "ACC_WIDTH" 0 5 5, +C4<00000000000000000000000000010110>;
P_00000193d64728e8 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v00000193d6487400_0 .net/s *"_ivl_0", 15 0, L_00000193d6502360;  1 drivers
v00000193d6486960_0 .net/s *"_ivl_2", 15 0, L_00000193d6501640;  1 drivers
v00000193d64872c0_0 .net *"_ivl_7", 0 0, L_00000193d6501be0;  1 drivers
v00000193d6486820_0 .net *"_ivl_8", 5 0, L_00000193d65018c0;  1 drivers
v00000193d6487900_0 .net/s "a_value", 7 0, v00000193d648cca0_3;  alias, 1 drivers
v00000193d6487220_0 .var/s "acc_out", 21 0;
v00000193d64877c0_0 .net/s "b_value", 7 0, v00000193d648d2e0_1;  alias, 1 drivers
v00000193d64868c0_0 .net "clear", 0 0, L_00000193d63741a0;  alias, 1 drivers
v00000193d6487860_0 .net "clk", 0 0, v00000193d648b580_0;  alias, 1 drivers
v00000193d6486e60_0 .net "enable", 0 0, v00000193d648b4e0_0;  alias, 1 drivers
v00000193d64879a0_0 .net/s "product", 15 0, L_00000193d65013c0;  1 drivers
v00000193d6486f00_0 .net/s "product_ext", 21 0, L_00000193d6502180;  1 drivers
v00000193d6487cc0_0 .net "rst", 0 0, v00000193d648b260_0;  alias, 1 drivers
L_00000193d6502360 .extend/s 16, v00000193d648cca0_3;
L_00000193d6501640 .extend/s 16, v00000193d648d2e0_1;
L_00000193d65013c0 .arith/mult 16, L_00000193d6502360, L_00000193d6501640;
L_00000193d6501be0 .part L_00000193d65013c0, 15, 1;
LS_00000193d65018c0_0_0 .concat [ 1 1 1 1], L_00000193d6501be0, L_00000193d6501be0, L_00000193d6501be0, L_00000193d6501be0;
LS_00000193d65018c0_0_4 .concat [ 1 1 0 0], L_00000193d6501be0, L_00000193d6501be0;
L_00000193d65018c0 .concat [ 4 2 0 0], LS_00000193d65018c0_0_0, LS_00000193d65018c0_0_4;
L_00000193d6502180 .concat [ 16 6 0 0], L_00000193d65013c0, L_00000193d65018c0;
S_00000193d6487e40 .scope generate, "gen_cols[2]" "gen_cols[2]" 4 62, 4 62 0, S_00000193d64822d0;
 .timescale 0 0;
P_00000193d63fa6d0 .param/l "col" 0 4 62, +C4<010>;
S_00000193d6488160 .scope generate, "gen_relu" "gen_relu" 4 76, 4 76 0, S_00000193d6487e40;
 .timescale 0 0;
v00000193d6486fa0_0 .net *"_ivl_3", 0 0, L_00000193d6502220;  1 drivers
L_00000193d648ee70 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000193d64874a0_0 .net/2u *"_ivl_4", 21 0, L_00000193d648ee70;  1 drivers
L_00000193d6502220 .part v00000193d6486b40_0, 21, 1;
L_00000193d65016e0 .functor MUXZ 22, v00000193d6486b40_0, L_00000193d648ee70, L_00000193d6502220, C4<>;
S_00000193d6489420 .scope module, "u_pe" "pe" 4 66, 5 3 0, S_00000193d6487e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 8 "a_value";
    .port_info 5 /INPUT 8 "b_value";
    .port_info 6 /OUTPUT 22 "acc_out";
P_00000193d6471330 .param/l "ACC_WIDTH" 0 5 5, +C4<00000000000000000000000000010110>;
P_00000193d6471368 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v00000193d6487040_0 .net/s *"_ivl_0", 15 0, L_00000193d6503580;  1 drivers
v00000193d64875e0_0 .net/s *"_ivl_2", 15 0, L_00000193d6503620;  1 drivers
v00000193d6486640_0 .net *"_ivl_7", 0 0, L_00000193d6501280;  1 drivers
v00000193d6486a00_0 .net *"_ivl_8", 5 0, L_00000193d6503300;  1 drivers
v00000193d6486c80_0 .net/s "a_value", 7 0, v00000193d648cca0_3;  alias, 1 drivers
v00000193d6486b40_0 .var/s "acc_out", 21 0;
v00000193d64870e0_0 .net/s "b_value", 7 0, v00000193d648d2e0_2;  alias, 1 drivers
v00000193d6487540_0 .net "clear", 0 0, L_00000193d63741a0;  alias, 1 drivers
v00000193d6486be0_0 .net "clk", 0 0, v00000193d648b580_0;  alias, 1 drivers
v00000193d6487720_0 .net "enable", 0 0, v00000193d648b4e0_0;  alias, 1 drivers
v00000193d6487180_0 .net/s "product", 15 0, L_00000193d6501140;  1 drivers
v00000193d648d1a0_0 .net/s "product_ext", 21 0, L_00000193d6502720;  1 drivers
v00000193d648d7e0_0 .net "rst", 0 0, v00000193d648b260_0;  alias, 1 drivers
L_00000193d6503580 .extend/s 16, v00000193d648cca0_3;
L_00000193d6503620 .extend/s 16, v00000193d648d2e0_2;
L_00000193d6501140 .arith/mult 16, L_00000193d6503580, L_00000193d6503620;
L_00000193d6501280 .part L_00000193d6501140, 15, 1;
LS_00000193d6503300_0_0 .concat [ 1 1 1 1], L_00000193d6501280, L_00000193d6501280, L_00000193d6501280, L_00000193d6501280;
LS_00000193d6503300_0_4 .concat [ 1 1 0 0], L_00000193d6501280, L_00000193d6501280;
L_00000193d6503300 .concat [ 4 2 0 0], LS_00000193d6503300_0_0, LS_00000193d6503300_0_4;
L_00000193d6502720 .concat [ 16 6 0 0], L_00000193d6501140, L_00000193d6503300;
S_00000193d6489290 .scope generate, "gen_cols[3]" "gen_cols[3]" 4 62, 4 62 0, S_00000193d64822d0;
 .timescale 0 0;
P_00000193d63faa50 .param/l "col" 0 4 62, +C4<011>;
S_00000193d6489bf0 .scope generate, "gen_relu" "gen_relu" 4 76, 4 76 0, S_00000193d6489290;
 .timescale 0 0;
v00000193d648ce80_0 .net *"_ivl_3", 0 0, L_00000193d6502860;  1 drivers
L_00000193d648eeb8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000193d648cac0_0 .net/2u *"_ivl_4", 21 0, L_00000193d648eeb8;  1 drivers
L_00000193d6502860 .part v00000193d648ca20_0, 21, 1;
L_00000193d65011e0 .functor MUXZ 22, v00000193d648ca20_0, L_00000193d648eeb8, L_00000193d6502860, C4<>;
S_00000193d6488f70 .scope module, "u_pe" "pe" 4 66, 5 3 0, S_00000193d6489290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 8 "a_value";
    .port_info 5 /INPUT 8 "b_value";
    .port_info 6 /OUTPUT 22 "acc_out";
P_00000193d6472c30 .param/l "ACC_WIDTH" 0 5 5, +C4<00000000000000000000000000010110>;
P_00000193d6472c68 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v00000193d648c980_0 .net/s *"_ivl_0", 15 0, L_00000193d6503120;  1 drivers
v00000193d648d880_0 .net/s *"_ivl_2", 15 0, L_00000193d6503760;  1 drivers
v00000193d648db00_0 .net *"_ivl_7", 0 0, L_00000193d6501e60;  1 drivers
v00000193d648d920_0 .net *"_ivl_8", 5 0, L_00000193d6501f00;  1 drivers
v00000193d648d740_0 .net/s "a_value", 7 0, v00000193d648cca0_3;  alias, 1 drivers
v00000193d648ca20_0 .var/s "acc_out", 21 0;
v00000193d648d9c0_0 .net/s "b_value", 7 0, v00000193d648d2e0_3;  alias, 1 drivers
v00000193d648dba0_0 .net "clear", 0 0, L_00000193d63741a0;  alias, 1 drivers
v00000193d648cfc0_0 .net "clk", 0 0, v00000193d648b580_0;  alias, 1 drivers
v00000193d648c660_0 .net "enable", 0 0, v00000193d648b4e0_0;  alias, 1 drivers
v00000193d648da60_0 .net/s "product", 15 0, L_00000193d65033a0;  1 drivers
v00000193d648d6a0_0 .net/s "product_ext", 21 0, L_00000193d65022c0;  1 drivers
v00000193d648dc40_0 .net "rst", 0 0, v00000193d648b260_0;  alias, 1 drivers
L_00000193d6503120 .extend/s 16, v00000193d648cca0_3;
L_00000193d6503760 .extend/s 16, v00000193d648d2e0_3;
L_00000193d65033a0 .arith/mult 16, L_00000193d6503120, L_00000193d6503760;
L_00000193d6501e60 .part L_00000193d65033a0, 15, 1;
LS_00000193d6501f00_0_0 .concat [ 1 1 1 1], L_00000193d6501e60, L_00000193d6501e60, L_00000193d6501e60, L_00000193d6501e60;
LS_00000193d6501f00_0_4 .concat [ 1 1 0 0], L_00000193d6501e60, L_00000193d6501e60;
L_00000193d6501f00 .concat [ 4 2 0 0], LS_00000193d6501f00_0_0, LS_00000193d6501f00_0_4;
L_00000193d65022c0 .concat [ 16 6 0 0], L_00000193d65033a0, L_00000193d6501f00;
S_00000193d64895b0 .scope task, "stream_operands" "stream_operands" 3 125, 3 125 0, S_00000193d63fada0;
 .timescale -9 -12;
v00000193d648aae0_0 .var/i "k", 31 0;
v00000193d648ab80_0 .var/i "row", 31 0;
TD_npu_core_tb.stream_operands ;
    %wait E_00000193d63f7f50;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000193d648b760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193d648b940_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000193d648a540_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000193d648ac20_0, 0;
    %wait E_00000193d63f7f50;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193d648b760_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000193d648aae0_0, 0, 32;
T_4.33 ;
    %load/vec4 v00000193d648aae0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_4.34, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000193d648b940_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000193d648ab80_0, 0, 32;
T_4.35 ;
    %load/vec4 v00000193d648ab80_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_4.36, 5;
    %load/vec4 v00000193d648ab80_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v00000193d648aae0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v00000193d648a400, 4;
    %ix/load 5, 0, 0;
    %load/vec4 v00000193d648ab80_0;
    %muli 8, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v00000193d648a540_0, 4, 5;
    %load/vec4 v00000193d648aae0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v00000193d648ab80_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v00000193d648ad60, 4;
    %ix/load 5, 0, 0;
    %load/vec4 v00000193d648ab80_0;
    %muli 8, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v00000193d648ac20_0, 4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000193d648ab80_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000193d648ab80_0, 0, 32;
    %jmp T_4.35;
T_4.36 ;
    %wait E_00000193d63f7f50;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000193d648aae0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000193d648aae0_0, 0, 32;
    %jmp T_4.33;
T_4.34 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193d648b940_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000193d648a540_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000193d648ac20_0, 0;
    %end;
S_00000193d6488de0 .scope task, "wait_for_done" "wait_for_done" 3 150, 3 150 0, S_00000193d63fada0;
 .timescale -9 -12;
v00000193d648a680_0 .var/i "cycles_waited", 31 0;
TD_npu_core_tb.wait_for_done ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000193d648a680_0, 0, 32;
T_5.37 ;
    %load/vec4 v00000193d648aa40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_5.38, 8;
    %wait E_00000193d63f7f90;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000193d648a680_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000193d648a680_0, 0, 32;
    %load/vec4 v00000193d648a680_0;
    %cmpi/s 36, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_5.39, 5;
    %vpi_call/w 3 158 "$fatal", 32'sb00000000000000000000000000000001, "[TB] Timeout waiting for c_valid" {0 0 0};
T_5.39 ;
    %jmp T_5.37;
T_5.38 ;
    %wait E_00000193d63f7f90;
    %end;
    .scope S_00000193d6468860;
T_6 ;
    %wait E_00000193d63f7f90;
    %load/vec4 v00000193d6344760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000193d635aec0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000193d635b320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000193d635aec0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v00000193d6344ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v00000193d635aec0_0;
    %load/vec4 v00000193d6344a80_0;
    %add;
    %assign/vec4 v00000193d635aec0_0, 0;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000193d6467410;
T_7 ;
    %wait E_00000193d63f7f90;
    %load/vec4 v00000193d63a0da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000193d63a2560_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000193d63a26a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000193d63a2560_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v00000193d63a1840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v00000193d63a2560_0;
    %load/vec4 v00000193d63a2740_0;
    %add;
    %assign/vec4 v00000193d63a2560_0, 0;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000193d6468b80;
T_8 ;
    %wait E_00000193d63f7f90;
    %load/vec4 v00000193d646a220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000193d64691e0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000193d6469fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000193d64691e0_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v00000193d6469320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v00000193d64691e0_0;
    %load/vec4 v00000193d6469a00_0;
    %add;
    %assign/vec4 v00000193d64691e0_0, 0;
T_8.4 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000193d64670f0;
T_9 ;
    %wait E_00000193d63f7f90;
    %load/vec4 v00000193d64696e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000193d64698c0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000193d6469500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000193d64698c0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v00000193d6469780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v00000193d64698c0_0;
    %load/vec4 v00000193d646aa40_0;
    %add;
    %assign/vec4 v00000193d64698c0_0, 0;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000193d6466f60;
T_10 ;
    %wait E_00000193d63f7f90;
    %load/vec4 v00000193d646a860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000193d646b080_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000193d6469280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000193d646b080_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v00000193d646a360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v00000193d646b080_0;
    %load/vec4 v00000193d6469f00_0;
    %add;
    %assign/vec4 v00000193d646b080_0, 0;
T_10.4 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000193d646bb50;
T_11 ;
    %wait E_00000193d63f7f90;
    %load/vec4 v00000193d646e4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000193d646a680_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000193d646aae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000193d646a680_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v00000193d64693c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v00000193d646a680_0;
    %load/vec4 v00000193d6469640_0;
    %add;
    %assign/vec4 v00000193d646a680_0, 0;
T_11.4 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000193d646c190;
T_12 ;
    %wait E_00000193d63f7f90;
    %load/vec4 v00000193d646dfc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000193d646e7e0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000193d646ece0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000193d646e7e0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v00000193d646d840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v00000193d646e7e0_0;
    %load/vec4 v00000193d646e1a0_0;
    %add;
    %assign/vec4 v00000193d646e7e0_0, 0;
T_12.4 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000193d646bce0;
T_13 ;
    %wait E_00000193d63f7f90;
    %load/vec4 v00000193d646d480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000193d646ee20_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v00000193d646ed80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000193d646ee20_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v00000193d646e2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v00000193d646ee20_0;
    %load/vec4 v00000193d646dac0_0;
    %add;
    %assign/vec4 v00000193d646ee20_0, 0;
T_13.4 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00000193d646cc80;
T_14 ;
    %wait E_00000193d63f7f90;
    %load/vec4 v00000193d646e740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000193d646e880_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v00000193d646e380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000193d646e880_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v00000193d646e420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v00000193d646e880_0;
    %load/vec4 v00000193d646e6a0_0;
    %add;
    %assign/vec4 v00000193d646e880_0, 0;
T_14.4 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_00000193d646caf0;
T_15 ;
    %wait E_00000193d63f7f90;
    %load/vec4 v00000193d646ff00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000193d646d520_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000193d646d660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000193d646d520_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v00000193d646d980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v00000193d646d520_0;
    %load/vec4 v00000193d6470cc0_0;
    %add;
    %assign/vec4 v00000193d646d520_0, 0;
T_15.4 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00000193d646c640;
T_16 ;
    %wait E_00000193d63f7f90;
    %load/vec4 v00000193d6470720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000193d64707c0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v00000193d6470180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000193d64707c0_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v00000193d646f960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v00000193d64707c0_0;
    %load/vec4 v00000193d646fbe0_0;
    %add;
    %assign/vec4 v00000193d64707c0_0, 0;
T_16.4 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000193d646b9c0;
T_17 ;
    %wait E_00000193d63f7f90;
    %load/vec4 v00000193d6471080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000193d646f640_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v00000193d6470a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000193d646f640_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v00000193d646f820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v00000193d646f640_0;
    %load/vec4 v00000193d6470ae0_0;
    %add;
    %assign/vec4 v00000193d646f640_0, 0;
T_17.4 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_00000193d6473ca0;
T_18 ;
    %wait E_00000193d63f7f90;
    %load/vec4 v00000193d646fd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000193d6470d60_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v00000193d6470ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000193d6470d60_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v00000193d646fc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v00000193d6470d60_0;
    %load/vec4 v00000193d646fe60_0;
    %add;
    %assign/vec4 v00000193d6470d60_0, 0;
T_18.4 ;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_00000193d64737f0;
T_19 ;
    %wait E_00000193d63f7f90;
    %load/vec4 v00000193d6476c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000193d646f3c0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v00000193d646faa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000193d646f3c0_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v00000193d64755d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v00000193d646f3c0_0;
    %load/vec4 v00000193d6476390_0;
    %add;
    %assign/vec4 v00000193d646f3c0_0, 0;
T_19.4 ;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_00000193d6474dd0;
T_20 ;
    %wait E_00000193d63f7f90;
    %load/vec4 v00000193d6476ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000193d64762f0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v00000193d6475710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000193d64762f0_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v00000193d6475d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v00000193d64762f0_0;
    %load/vec4 v00000193d6475f30_0;
    %add;
    %assign/vec4 v00000193d64762f0_0, 0;
T_20.4 ;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_00000193d64734d0;
T_21 ;
    %wait E_00000193d63f7f90;
    %load/vec4 v00000193d6475fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000193d6475350_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v00000193d64770b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000193d6475350_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v00000193d6476070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v00000193d6475350_0;
    %load/vec4 v00000193d6475e90_0;
    %add;
    %assign/vec4 v00000193d6475350_0, 0;
T_21.4 ;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_00000193d5e528b0;
T_22 ;
    %end;
    .thread T_22;
    .scope S_00000193d5e528b0;
T_23 ;
    %wait E_00000193d63f7f90;
    %load/vec4 v00000193d6478720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193d6475530_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000193d64767f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000193d6478ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193d6478c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193d6477f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193d6476570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193d6475ad0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000193d6476a70_0, 0, 32;
T_23.2 ;
    %load/vec4 v00000193d6476a70_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_23.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v00000193d6476a70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000193d6476890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v00000193d6476a70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000193d6476250, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v00000193d6476a70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000193d6476930, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v00000193d6476a70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000193d6476750, 0, 4;
    %load/vec4 v00000193d6476a70_0;
    %addi 1, 0, 32;
    %store/vec4 v00000193d6476a70_0, 0, 32;
    %jmp T_23.2;
T_23.3 ;
    %jmp T_23.1;
T_23.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193d6476570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193d6475ad0_0, 0;
    %load/vec4 v00000193d6478360_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_23.7, 10;
    %load/vec4 v00000193d6475530_0;
    %nor/r;
    %and;
T_23.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.6, 9;
    %load/vec4 v00000193d6478b80_0;
    %nor/r;
    %and;
T_23.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000193d6475530_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000193d64767f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000193d6478ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193d6478c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193d6477f00_0, 0;
T_23.4 ;
    %load/vec4 v00000193d6475530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.8, 8;
    %load/vec4 v00000193d6476b10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.12, 9;
    %load/vec4 v00000193d64767f0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_get/vec4 5;
    %and;
T_23.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.10, 8;
    %load/vec4 v00000193d64767f0_0;
    %addi 1, 0, 3;
    %assign/vec4 v00000193d64767f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000193d6476a70_0, 0, 32;
T_23.13 ;
    %load/vec4 v00000193d6476a70_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_23.14, 5;
    %load/vec4 v00000193d6476110_0;
    %load/vec4 v00000193d6476a70_0;
    %muli 8, 0, 32;
    %part/s 8;
    %ix/getv/s 3, v00000193d6476a70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000193d6476890, 0, 4;
    %load/vec4 v00000193d64758f0_0;
    %load/vec4 v00000193d6476a70_0;
    %muli 8, 0, 32;
    %part/s 8;
    %ix/getv/s 3, v00000193d6476a70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000193d6476250, 0, 4;
    %load/vec4 v00000193d6476a70_0;
    %addi 1, 0, 32;
    %store/vec4 v00000193d6476a70_0, 0, 32;
    %jmp T_23.13;
T_23.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000193d6478c20_0, 0;
    %jmp T_23.11;
T_23.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193d6478c20_0, 0;
T_23.11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000193d6476a70_0, 0, 32;
T_23.15 ;
    %load/vec4 v00000193d6476a70_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_23.16, 5;
    %ix/getv/s 4, v00000193d6476a70_0;
    %load/vec4a v00000193d6476890, 4;
    %ix/getv/s 3, v00000193d6476a70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000193d6476930, 0, 4;
    %ix/getv/s 4, v00000193d6476a70_0;
    %load/vec4a v00000193d6476250, 4;
    %ix/getv/s 3, v00000193d6476a70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000193d6476750, 0, 4;
    %load/vec4 v00000193d6476a70_0;
    %addi 1, 0, 32;
    %store/vec4 v00000193d6476a70_0, 0, 32;
    %jmp T_23.15;
T_23.16 ;
    %load/vec4 v00000193d6478c20_0;
    %assign/vec4 v00000193d6477f00_0, 0;
    %load/vec4 v00000193d6477f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.17, 8;
    %load/vec4 v00000193d6478ea0_0;
    %addi 1, 0, 3;
    %assign/vec4 v00000193d6478ea0_0, 0;
    %load/vec4 v00000193d6478ea0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_23.19, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000193d6476570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000193d6475ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193d6475530_0, 0;
T_23.19 ;
T_23.17 ;
    %jmp T_23.9;
T_23.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193d6478c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193d6477f00_0, 0;
T_23.9 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_00000193d5e528b0;
T_24 ;
    %wait E_00000193d63f7f90;
    %load/vec4 v00000193d6478720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193d6478b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193d64780e0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000193d6478900_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000193d6479440_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000193d64787c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000193d6478680_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000193d6478180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193d6475c10_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v00000193d6476570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000193d6478b80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000193d64787c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000193d6478680_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000193d6478180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193d6475c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193d64780e0_0, 0;
T_24.2 ;
    %load/vec4 v00000193d6478b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %load/vec4 v00000193d64780e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_24.8, 8;
    %load/vec4 v00000193d64780e0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_24.9, 10;
    %load/vec4 v00000193d6479260_0;
    %and;
T_24.9;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_24.8;
    %jmp/0xz  T_24.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000193d64780e0_0, 0;
    %load/vec4 v00000193d64787c0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v00000193d6478680_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v00000193d64769d0, 4;
    %assign/vec4 v00000193d6478900_0, 0;
    %load/vec4 v00000193d6478180_0;
    %assign/vec4 v00000193d6479440_0, 0;
    %load/vec4 v00000193d6478180_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_24.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000193d6475c10_0, 0;
    %jmp T_24.11;
T_24.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193d6475c10_0, 0;
    %load/vec4 v00000193d6478180_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000193d6478180_0, 0;
    %load/vec4 v00000193d6478680_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_24.12, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000193d6478680_0, 0;
    %load/vec4 v00000193d64787c0_0;
    %addi 1, 0, 2;
    %assign/vec4 v00000193d64787c0_0, 0;
    %jmp T_24.13;
T_24.12 ;
    %load/vec4 v00000193d6478680_0;
    %addi 1, 0, 2;
    %assign/vec4 v00000193d6478680_0, 0;
T_24.13 ;
T_24.11 ;
T_24.6 ;
    %load/vec4 v00000193d6475c10_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_24.17, 10;
    %load/vec4 v00000193d64780e0_0;
    %and;
T_24.17;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.16, 9;
    %load/vec4 v00000193d6479260_0;
    %and;
T_24.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.14, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193d6478b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193d64780e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193d6475c10_0, 0;
T_24.14 ;
    %jmp T_24.5;
T_24.4 ;
    %load/vec4 v00000193d64780e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.20, 9;
    %load/vec4 v00000193d6479260_0;
    %and;
T_24.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.18, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193d64780e0_0, 0;
T_24.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193d6475c10_0, 0;
T_24.5 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_00000193d647b880;
T_25 ;
    %wait E_00000193d63f7f90;
    %load/vec4 v00000193d6477b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000193d6478860_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v00000193d6479620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000193d6478860_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v00000193d6477780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %load/vec4 v00000193d6478860_0;
    %load/vec4 v00000193d6478d60_0;
    %add;
    %assign/vec4 v00000193d6478860_0, 0;
T_25.4 ;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_00000193d647da20;
T_26 ;
    %wait E_00000193d63f7f90;
    %load/vec4 v00000193d647eaa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000193d647ec80_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v00000193d64801c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000193d647ec80_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v00000193d647e640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %load/vec4 v00000193d647ec80_0;
    %load/vec4 v00000193d647edc0_0;
    %add;
    %assign/vec4 v00000193d647ec80_0, 0;
T_26.4 ;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_00000193d647cc10;
T_27 ;
    %wait E_00000193d63f7f90;
    %load/vec4 v00000193d647f040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000193d647f4a0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v00000193d647f9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000193d647f4a0_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v00000193d647ffe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %load/vec4 v00000193d647f4a0_0;
    %load/vec4 v00000193d647e5a0_0;
    %add;
    %assign/vec4 v00000193d647f4a0_0, 0;
T_27.4 ;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_00000193d647c5d0;
T_28 ;
    %wait E_00000193d63f7f90;
    %load/vec4 v00000193d647f400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000193d64804e0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v00000193d647e140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000193d64804e0_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v00000193d647f860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.4, 8;
    %load/vec4 v00000193d64804e0_0;
    %load/vec4 v00000193d647e820_0;
    %add;
    %assign/vec4 v00000193d64804e0_0, 0;
T_28.4 ;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_00000193d647cda0;
T_29 ;
    %wait E_00000193d63f7f90;
    %load/vec4 v00000193d647fa40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000193d647f5e0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v00000193d647f720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000193d647f5e0_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v00000193d647fea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.4, 8;
    %load/vec4 v00000193d647f5e0_0;
    %load/vec4 v00000193d647e780_0;
    %add;
    %assign/vec4 v00000193d647f5e0_0, 0;
T_29.4 ;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_00000193d647c2b0;
T_30 ;
    %wait E_00000193d63f7f90;
    %load/vec4 v00000193d6480b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000193d647e280_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v00000193d647e3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000193d647e280_0, 0;
    %jmp T_30.3;
T_30.2 ;
    %load/vec4 v00000193d6481ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.4, 8;
    %load/vec4 v00000193d647e280_0;
    %load/vec4 v00000193d6481a20_0;
    %add;
    %assign/vec4 v00000193d647e280_0, 0;
T_30.4 ;
T_30.3 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_00000193d647d890;
T_31 ;
    %wait E_00000193d63f7f90;
    %load/vec4 v00000193d64810c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000193d6481840_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v00000193d6481020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000193d6481840_0, 0;
    %jmp T_31.3;
T_31.2 ;
    %load/vec4 v00000193d6481c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.4, 8;
    %load/vec4 v00000193d6481840_0;
    %load/vec4 v00000193d64815c0_0;
    %add;
    %assign/vec4 v00000193d6481840_0, 0;
T_31.4 ;
T_31.3 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_00000193d647c120;
T_32 ;
    %wait E_00000193d63f7f90;
    %load/vec4 v00000193d6480a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000193d6481980_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v00000193d6481160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000193d6481980_0, 0;
    %jmp T_32.3;
T_32.2 ;
    %load/vec4 v00000193d64812a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.4, 8;
    %load/vec4 v00000193d6481980_0;
    %load/vec4 v00000193d6481340_0;
    %add;
    %assign/vec4 v00000193d6481980_0, 0;
T_32.4 ;
T_32.3 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_00000193d6482140;
T_33 ;
    %wait E_00000193d63f7f90;
    %load/vec4 v00000193d6484840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000193d6484ac0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v00000193d6484b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000193d6484ac0_0, 0;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v00000193d6484660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.4, 8;
    %load/vec4 v00000193d6484ac0_0;
    %load/vec4 v00000193d64854c0_0;
    %add;
    %assign/vec4 v00000193d6484ac0_0, 0;
T_33.4 ;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_00000193d6482f50;
T_34 ;
    %wait E_00000193d63f7f90;
    %load/vec4 v00000193d6484c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000193d6484de0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v00000193d6484980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000193d6484de0_0, 0;
    %jmp T_34.3;
T_34.2 ;
    %load/vec4 v00000193d6486500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.4, 8;
    %load/vec4 v00000193d6484de0_0;
    %load/vec4 v00000193d64860a0_0;
    %add;
    %assign/vec4 v00000193d6484de0_0, 0;
T_34.4 ;
T_34.3 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_00000193d6483a40;
T_35 ;
    %wait E_00000193d63f7f90;
    %load/vec4 v00000193d64852e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000193d6484f20_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v00000193d6485c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000193d6484f20_0, 0;
    %jmp T_35.3;
T_35.2 ;
    %load/vec4 v00000193d6485560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.4, 8;
    %load/vec4 v00000193d6484f20_0;
    %load/vec4 v00000193d64840c0_0;
    %add;
    %assign/vec4 v00000193d6484f20_0, 0;
T_35.4 ;
T_35.3 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_00000193d64825f0;
T_36 ;
    %wait E_00000193d63f7f90;
    %load/vec4 v00000193d64865a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000193d6485ce0_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v00000193d6485ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000193d6485ce0_0, 0;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v00000193d6486140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.4, 8;
    %load/vec4 v00000193d6485ce0_0;
    %load/vec4 v00000193d6486320_0;
    %add;
    %assign/vec4 v00000193d6485ce0_0, 0;
T_36.4 ;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_00000193d6482aa0;
T_37 ;
    %wait E_00000193d63f7f90;
    %load/vec4 v00000193d6486dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000193d6487360_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v00000193d6486aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000193d6487360_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v00000193d6486d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.4, 8;
    %load/vec4 v00000193d6487360_0;
    %load/vec4 v00000193d6487ae0_0;
    %add;
    %assign/vec4 v00000193d6487360_0, 0;
T_37.4 ;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_00000193d6483270;
T_38 ;
    %wait E_00000193d63f7f90;
    %load/vec4 v00000193d6487cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000193d6487220_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v00000193d64868c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000193d6487220_0, 0;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v00000193d6486e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.4, 8;
    %load/vec4 v00000193d6487220_0;
    %load/vec4 v00000193d6486f00_0;
    %add;
    %assign/vec4 v00000193d6487220_0, 0;
T_38.4 ;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_00000193d6489420;
T_39 ;
    %wait E_00000193d63f7f90;
    %load/vec4 v00000193d648d7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000193d6486b40_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v00000193d6487540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000193d6486b40_0, 0;
    %jmp T_39.3;
T_39.2 ;
    %load/vec4 v00000193d6487720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.4, 8;
    %load/vec4 v00000193d6486b40_0;
    %load/vec4 v00000193d648d1a0_0;
    %add;
    %assign/vec4 v00000193d6486b40_0, 0;
T_39.4 ;
T_39.3 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_00000193d6488f70;
T_40 ;
    %wait E_00000193d63f7f90;
    %load/vec4 v00000193d648dc40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000193d648ca20_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v00000193d648dba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000193d648ca20_0, 0;
    %jmp T_40.3;
T_40.2 ;
    %load/vec4 v00000193d648c660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.4, 8;
    %load/vec4 v00000193d648ca20_0;
    %load/vec4 v00000193d648d6a0_0;
    %add;
    %assign/vec4 v00000193d648ca20_0, 0;
T_40.4 ;
T_40.3 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_00000193d6473fc0;
T_41 ;
    %end;
    .thread T_41;
    .scope S_00000193d6473fc0;
T_42 ;
    %wait E_00000193d63f7f90;
    %load/vec4 v00000193d648b120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193d648c7a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000193d648cd40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000193d648d560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193d648a180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193d648b4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193d648d380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193d648d060_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000193d648d420_0, 0, 32;
T_42.2 ;
    %load/vec4 v00000193d648d420_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_42.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v00000193d648d420_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000193d648d240, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v00000193d648d420_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000193d648cb60, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v00000193d648d420_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000193d648cca0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v00000193d648d420_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000193d648d2e0, 0, 4;
    %load/vec4 v00000193d648d420_0;
    %addi 1, 0, 32;
    %store/vec4 v00000193d648d420_0, 0, 32;
    %jmp T_42.2;
T_42.3 ;
    %jmp T_42.1;
T_42.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193d648d380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193d648d060_0, 0;
    %load/vec4 v00000193d648bc60_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_42.7, 10;
    %load/vec4 v00000193d648c7a0_0;
    %nor/r;
    %and;
T_42.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_42.6, 9;
    %load/vec4 v00000193d648a0e0_0;
    %nor/r;
    %and;
T_42.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000193d648c7a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000193d648cd40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000193d648d560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193d648a180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193d648b4e0_0, 0;
T_42.4 ;
    %load/vec4 v00000193d648c7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.8, 8;
    %load/vec4 v00000193d648d4c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_42.12, 9;
    %load/vec4 v00000193d648cd40_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_get/vec4 5;
    %and;
T_42.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.10, 8;
    %load/vec4 v00000193d648cd40_0;
    %addi 1, 0, 3;
    %assign/vec4 v00000193d648cd40_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000193d648d420_0, 0, 32;
T_42.13 ;
    %load/vec4 v00000193d648d420_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_42.14, 5;
    %load/vec4 v00000193d648dce0_0;
    %load/vec4 v00000193d648d420_0;
    %muli 8, 0, 32;
    %part/s 8;
    %ix/getv/s 3, v00000193d648d420_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000193d648d240, 0, 4;
    %load/vec4 v00000193d648c840_0;
    %load/vec4 v00000193d648d420_0;
    %muli 8, 0, 32;
    %part/s 8;
    %ix/getv/s 3, v00000193d648d420_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000193d648cb60, 0, 4;
    %load/vec4 v00000193d648d420_0;
    %addi 1, 0, 32;
    %store/vec4 v00000193d648d420_0, 0, 32;
    %jmp T_42.13;
T_42.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000193d648a180_0, 0;
    %jmp T_42.11;
T_42.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193d648a180_0, 0;
T_42.11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000193d648d420_0, 0, 32;
T_42.15 ;
    %load/vec4 v00000193d648d420_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_42.16, 5;
    %ix/getv/s 4, v00000193d648d420_0;
    %load/vec4a v00000193d648d240, 4;
    %ix/getv/s 3, v00000193d648d420_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000193d648cca0, 0, 4;
    %ix/getv/s 4, v00000193d648d420_0;
    %load/vec4a v00000193d648cb60, 4;
    %ix/getv/s 3, v00000193d648d420_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000193d648d2e0, 0, 4;
    %load/vec4 v00000193d648d420_0;
    %addi 1, 0, 32;
    %store/vec4 v00000193d648d420_0, 0, 32;
    %jmp T_42.15;
T_42.16 ;
    %load/vec4 v00000193d648a180_0;
    %assign/vec4 v00000193d648b4e0_0, 0;
    %load/vec4 v00000193d648b4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.17, 8;
    %load/vec4 v00000193d648d560_0;
    %addi 1, 0, 3;
    %assign/vec4 v00000193d648d560_0, 0;
    %load/vec4 v00000193d648d560_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_42.19, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000193d648d380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000193d648d060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193d648c7a0_0, 0;
T_42.19 ;
T_42.17 ;
    %jmp T_42.9;
T_42.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193d648a180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193d648b4e0_0, 0;
T_42.9 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_00000193d6473fc0;
T_43 ;
    %wait E_00000193d63f7f90;
    %load/vec4 v00000193d648b120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193d648a0e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193d648aea0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000193d648acc0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000193d648b440_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000193d6489fa0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000193d648ba80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000193d648a040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193d648cf20_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v00000193d648d380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000193d648a0e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000193d6489fa0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000193d648ba80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000193d648a040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193d648cf20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193d648aea0_0, 0;
T_43.2 ;
    %load/vec4 v00000193d648a0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.4, 8;
    %load/vec4 v00000193d648aea0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_43.8, 8;
    %load/vec4 v00000193d648aea0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_43.9, 10;
    %load/vec4 v00000193d648a220_0;
    %and;
T_43.9;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_43.8;
    %jmp/0xz  T_43.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000193d648aea0_0, 0;
    %load/vec4 v00000193d6489fa0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v00000193d648ba80_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v00000193d648c700, 4;
    %assign/vec4 v00000193d648acc0_0, 0;
    %load/vec4 v00000193d648a040_0;
    %assign/vec4 v00000193d648b440_0, 0;
    %load/vec4 v00000193d648a040_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_43.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000193d648cf20_0, 0;
    %jmp T_43.11;
T_43.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193d648cf20_0, 0;
    %load/vec4 v00000193d648a040_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000193d648a040_0, 0;
    %load/vec4 v00000193d648ba80_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_43.12, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000193d648ba80_0, 0;
    %load/vec4 v00000193d6489fa0_0;
    %addi 1, 0, 2;
    %assign/vec4 v00000193d6489fa0_0, 0;
    %jmp T_43.13;
T_43.12 ;
    %load/vec4 v00000193d648ba80_0;
    %addi 1, 0, 2;
    %assign/vec4 v00000193d648ba80_0, 0;
T_43.13 ;
T_43.11 ;
T_43.6 ;
    %load/vec4 v00000193d648cf20_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_43.17, 10;
    %load/vec4 v00000193d648aea0_0;
    %and;
T_43.17;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_43.16, 9;
    %load/vec4 v00000193d648a220_0;
    %and;
T_43.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.14, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193d648a0e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193d648aea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193d648cf20_0, 0;
T_43.14 ;
    %jmp T_43.5;
T_43.4 ;
    %load/vec4 v00000193d648aea0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_43.20, 9;
    %load/vec4 v00000193d648a220_0;
    %and;
T_43.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.18, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193d648aea0_0, 0;
T_43.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193d648cf20_0, 0;
T_43.5 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_00000193d63fada0;
T_44 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000193d648b580_0, 0, 1;
T_44.0 ;
    %delay 5000, 0;
    %load/vec4 v00000193d648b580_0;
    %inv;
    %store/vec4 v00000193d648b580_0, 0, 1;
    %jmp T_44.0;
    %end;
    .thread T_44;
    .scope S_00000193d63fada0;
T_45 ;
    %fork TD_npu_core_tb.apply_reset, S_00000193d5eb3660;
    %join;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648a400, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648a400, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648a400, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648a400, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648a400, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648a400, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648a400, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648a400, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648a400, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648a400, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648a400, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648a400, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648a400, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648a400, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648a400, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648a400, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648ad60, 4, 0;
    %pushi/vec4 253, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648ad60, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648ad60, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648ad60, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648ad60, 4, 0;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648ad60, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648ad60, 4, 0;
    %pushi/vec4 7, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648ad60, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648ad60, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648ad60, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648ad60, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648ad60, 4, 0;
    %pushi/vec4 254, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648ad60, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648ad60, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648ad60, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648ad60, 4, 0;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1768187246, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1953068153, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1601200499, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1937008754, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1869965160, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v00000193d63c7bb0_0, 0, 256;
    %fork TD_npu_core_tb.check_results, S_00000193d5e86fd0;
    %join;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648a400, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648a400, 4, 0;
    %pushi/vec4 253, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648a400, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648a400, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648a400, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648a400, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648a400, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648a400, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648a400, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648a400, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648a400, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648a400, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648a400, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648a400, 4, 0;
    %pushi/vec4 254, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648a400, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648a400, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648ad60, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648ad60, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648ad60, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648ad60, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648ad60, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648ad60, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648ad60, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648ad60, 4, 0;
    %pushi/vec4 254, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648ad60, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648ad60, 4, 0;
    %pushi/vec4 253, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648ad60, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648ad60, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648ad60, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648ad60, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648ad60, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648ad60, 4, 0;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 29281, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852075885, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1601005944, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v00000193d63c7bb0_0, 0, 256;
    %fork TD_npu_core_tb.check_results, S_00000193d5e86fd0;
    %join;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648a400, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648a400, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648a400, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648a400, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648a400, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648a400, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648a400, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648a400, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648a400, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648a400, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648a400, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648a400, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648a400, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648a400, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648a400, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648a400, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648ad60, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648ad60, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648ad60, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648ad60, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648ad60, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648ad60, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648ad60, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648ad60, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648ad60, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648ad60, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648ad60, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648ad60, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648ad60, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648ad60, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648ad60, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000193d648ad60, 4, 0;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 122, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1701998431, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1667330917, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v00000193d63c7bb0_0, 0, 256;
    %fork TD_npu_core_tb.check_results, S_00000193d5e86fd0;
    %join;
    %vpi_call/w 3 276 "$display", "[TB] All testcases passed" {0 0 0};
    %vpi_call/w 3 277 "$finish" {0 0 0};
    %end;
    .thread T_45;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "tb/npu_core_tb.sv";
    "rtl/npu_core.sv";
    "rtl/pe.sv";
