--------------- Build Started: 05/02/2025 13:46:18 Project: Cap_Sense, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\ash750\AppData\Local\Cypress Semiconductor\PSoC Creator\4.2" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p H:\P4P\P4P_Project-130\Capsense_stuff\Cap_Sense.cydsn\Cap_Sense.cyprj -d CY8C5888LTI-LP097 -s H:\P4P\P4P_Project-130\Capsense_stuff\Cap_Sense.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
HDL Generation...
Synthesis...
Tech Mapping...
ADD: pft.M0040: information: The following 3 pin(s) will be assigned a location by the fitter: \CapSense_1:CmodCH0(0)\, Rx_1(0), Tx_1(0)
Analog Placement...
Log: apr.M0058: The analog placement iterative improvement is 59% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 89% done. (App=cydsfit)
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
arm-none-eabi-gcc.exe -mcpu=cortex-m3 -mthumb -I. -IGenerated_Source\PSoC5 -Wa,-alh=.\CortexM3\ARM_GCC_541\Debug/main.lst -g -D DEBUG -D CY_CORE_ID=0 -Wall -ffunction-sections -ffat-lto-objects -Og -c main.c -o .\CortexM3\ARM_GCC_541\Debug\main.o
arm-none-eabi-gcc.exe -mcpu=cortex-m3 -mthumb -I. -IGenerated_Source\PSoC5 -Wa,-alh=.\CortexM3\ARM_GCC_541\Debug/CapSense_1_CSHL.lst -g -D DEBUG -D CY_CORE_ID=0 -Wall -ffunction-sections -ffat-lto-objects -Og -c Generated_Source\PSoC5\CapSense_1_CSHL.c -o .\CortexM3\ARM_GCC_541\Debug\CapSense_1_CSHL.o
arm-none-eabi-ar.exe -rs .\CortexM3\ARM_GCC_541\Debug\Cap_Sense.a .\CortexM3\ARM_GCC_541\Debug\CapSense_1.o .\CortexM3\ARM_GCC_541\Debug\CapSense_1_CSHL.o .\CortexM3\ARM_GCC_541\Debug\CapSense_1_INT.o .\CortexM3\ARM_GCC_541\Debug\CapSense_1_Pins.o .\CortexM3\ARM_GCC_541\Debug\CapSense_1_PM.o .\CortexM3\ARM_GCC_541\Debug\CapSense_1_SMS_Wrapper.o .\CortexM3\ARM_GCC_541\Debug\CapSense_1_TunerHelper.o .\CortexM3\ARM_GCC_541\Debug\LED.o .\CortexM3\ARM_GCC_541\Debug\UART_1.o .\CortexM3\ARM_GCC_541\Debug\UART_1_PM.o .\CortexM3\ARM_GCC_541\Debug\UART_1_INT.o .\CortexM3\ARM_GCC_541\Debug\UART_1_BOOT.o .\CortexM3\ARM_GCC_541\Debug\CapSense_1_CompCH0.o .\CortexM3\ARM_GCC_541\Debug\CapSense_1_CompCH0_PM.o .\CortexM3\ARM_GCC_541\Debug\CapSense_1_IdacCH0.o .\CortexM3\ARM_GCC_541\Debug\CapSense_1_IdacCH0_PM.o .\CortexM3\ARM_GCC_541\Debug\CapSense_1_AMuxCH0.o .\CortexM3\ARM_GCC_541\Debug\CapSense_1_IntClock.o .\CortexM3\ARM_GCC_541\Debug\UART_1_IntClock.o .\CortexM3\ARM_GCC_541\Debug\cy_em_eeprom.o .\CortexM3\ARM_GCC_541\Debug\CyDmac.o .\CortexM3\ARM_GCC_541\Debug\CyFlash.o .\CortexM3\ARM_GCC_541\Debug\CyLib.o .\CortexM3\ARM_GCC_541\Debug\cyPm.o .\CortexM3\ARM_GCC_541\Debug\CySpc.o .\CortexM3\ARM_GCC_541\Debug\cyutils.o .\CortexM3\ARM_GCC_541\Debug\CyBootAsmGnu.o
arm-none-eabi-ar.exe: creating .\CortexM3\ARM_GCC_541\Debug\Cap_Sense.a
arm-none-eabi-gcc.exe -Wl,--start-group -o H:\P4P\P4P_Project-130\Capsense_stuff\Cap_Sense.cydsn\CortexM3\ARM_GCC_541\Debug\Cap_Sense.elf .\CortexM3\ARM_GCC_541\Debug\main.o .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o .\CortexM3\ARM_GCC_541\Debug\cymetadata.o .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o .\CortexM3\ARM_GCC_541\Debug\Cap_Sense.a "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\CapSense_CSD_v3_50\Library\CapSenseLibrary_GCC.a" "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CortexM3\ARM_GCC_541\Debug\CyComponentLibrary.a" -mcpu=cortex-m3 -mthumb -L Generated_Source\PSoC5 -Wl,-Map,.\CortexM3\ARM_GCC_541\Debug/Cap_Sense.map -T Generated_Source\PSoC5\cm3gcc.ld -specs=nano.specs -Wl,--gc-sections -g -ffunction-sections -Og -ffat-lto-objects -Wl,--end-group
cyelftool.exe -C H:\P4P\P4P_Project-130\Capsense_stuff\Cap_Sense.cydsn\CortexM3\ARM_GCC_541\Debug\Cap_Sense.elf --flash_row_size 256 --flash_size 262144 --flash_offset 0x00000000
No ELF section .cychecksum found, creating one
Application checksum calculated and stored in ELF section .cychecksum
Checksum calculated and stored in ELF section .cymeta
cyelftool.exe -S H:\P4P\P4P_Project-130\Capsense_stuff\Cap_Sense.cydsn\CortexM3\ARM_GCC_541\Debug\Cap_Sense.elf
Flash used: 3294 of 262144 bytes (1.3%).
SRAM used: 2545 of 65536 bytes (3.9%). Stack: 2048 bytes. Heap: 128 bytes.
--------------- Build Succeeded: 05/02/2025 13:48:25 ---------------
