
weather-station.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004d1c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000104  08004eac  08004eac  00014eac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004fb0  08004fb0  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08004fb0  08004fb0  00014fb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004fb8  08004fb8  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004fb8  08004fb8  00014fb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004fbc  08004fbc  00014fbc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004fc0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001dc  20000070  08005030  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000024c  08005030  0002024c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014432  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002c54  00000000  00000000  000344d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001238  00000000  00000000  00037128  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000010f0  00000000  00000000  00038360  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028f8b  00000000  00000000  00039450  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016c6d  00000000  00000000  000623db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f7fa2  00000000  00000000  00079048  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00170fea  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005304  00000000  00000000  0017103c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004e94 	.word	0x08004e94

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08004e94 	.word	0x08004e94

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b974 	b.w	8000570 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468e      	mov	lr, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14d      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4694      	mov	ip, r2
 80002b2:	d969      	bls.n	8000388 <__udivmoddi4+0xe8>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b152      	cbz	r2, 80002d0 <__udivmoddi4+0x30>
 80002ba:	fa01 f302 	lsl.w	r3, r1, r2
 80002be:	f1c2 0120 	rsb	r1, r2, #32
 80002c2:	fa20 f101 	lsr.w	r1, r0, r1
 80002c6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ca:	ea41 0e03 	orr.w	lr, r1, r3
 80002ce:	4094      	lsls	r4, r2
 80002d0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002d4:	0c21      	lsrs	r1, r4, #16
 80002d6:	fbbe f6f8 	udiv	r6, lr, r8
 80002da:	fa1f f78c 	uxth.w	r7, ip
 80002de:	fb08 e316 	mls	r3, r8, r6, lr
 80002e2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002e6:	fb06 f107 	mul.w	r1, r6, r7
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f6:	f080 811f 	bcs.w	8000538 <__udivmoddi4+0x298>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 811c 	bls.w	8000538 <__udivmoddi4+0x298>
 8000300:	3e02      	subs	r6, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a5b      	subs	r3, r3, r1
 8000306:	b2a4      	uxth	r4, r4
 8000308:	fbb3 f0f8 	udiv	r0, r3, r8
 800030c:	fb08 3310 	mls	r3, r8, r0, r3
 8000310:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000314:	fb00 f707 	mul.w	r7, r0, r7
 8000318:	42a7      	cmp	r7, r4
 800031a:	d90a      	bls.n	8000332 <__udivmoddi4+0x92>
 800031c:	eb1c 0404 	adds.w	r4, ip, r4
 8000320:	f100 33ff 	add.w	r3, r0, #4294967295
 8000324:	f080 810a 	bcs.w	800053c <__udivmoddi4+0x29c>
 8000328:	42a7      	cmp	r7, r4
 800032a:	f240 8107 	bls.w	800053c <__udivmoddi4+0x29c>
 800032e:	4464      	add	r4, ip
 8000330:	3802      	subs	r0, #2
 8000332:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000336:	1be4      	subs	r4, r4, r7
 8000338:	2600      	movs	r6, #0
 800033a:	b11d      	cbz	r5, 8000344 <__udivmoddi4+0xa4>
 800033c:	40d4      	lsrs	r4, r2
 800033e:	2300      	movs	r3, #0
 8000340:	e9c5 4300 	strd	r4, r3, [r5]
 8000344:	4631      	mov	r1, r6
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0xc2>
 800034e:	2d00      	cmp	r5, #0
 8000350:	f000 80ef 	beq.w	8000532 <__udivmoddi4+0x292>
 8000354:	2600      	movs	r6, #0
 8000356:	e9c5 0100 	strd	r0, r1, [r5]
 800035a:	4630      	mov	r0, r6
 800035c:	4631      	mov	r1, r6
 800035e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000362:	fab3 f683 	clz	r6, r3
 8000366:	2e00      	cmp	r6, #0
 8000368:	d14a      	bne.n	8000400 <__udivmoddi4+0x160>
 800036a:	428b      	cmp	r3, r1
 800036c:	d302      	bcc.n	8000374 <__udivmoddi4+0xd4>
 800036e:	4282      	cmp	r2, r0
 8000370:	f200 80f9 	bhi.w	8000566 <__udivmoddi4+0x2c6>
 8000374:	1a84      	subs	r4, r0, r2
 8000376:	eb61 0303 	sbc.w	r3, r1, r3
 800037a:	2001      	movs	r0, #1
 800037c:	469e      	mov	lr, r3
 800037e:	2d00      	cmp	r5, #0
 8000380:	d0e0      	beq.n	8000344 <__udivmoddi4+0xa4>
 8000382:	e9c5 4e00 	strd	r4, lr, [r5]
 8000386:	e7dd      	b.n	8000344 <__udivmoddi4+0xa4>
 8000388:	b902      	cbnz	r2, 800038c <__udivmoddi4+0xec>
 800038a:	deff      	udf	#255	; 0xff
 800038c:	fab2 f282 	clz	r2, r2
 8000390:	2a00      	cmp	r2, #0
 8000392:	f040 8092 	bne.w	80004ba <__udivmoddi4+0x21a>
 8000396:	eba1 010c 	sub.w	r1, r1, ip
 800039a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800039e:	fa1f fe8c 	uxth.w	lr, ip
 80003a2:	2601      	movs	r6, #1
 80003a4:	0c20      	lsrs	r0, r4, #16
 80003a6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003aa:	fb07 1113 	mls	r1, r7, r3, r1
 80003ae:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003b2:	fb0e f003 	mul.w	r0, lr, r3
 80003b6:	4288      	cmp	r0, r1
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x12c>
 80003ba:	eb1c 0101 	adds.w	r1, ip, r1
 80003be:	f103 38ff 	add.w	r8, r3, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x12a>
 80003c4:	4288      	cmp	r0, r1
 80003c6:	f200 80cb 	bhi.w	8000560 <__udivmoddi4+0x2c0>
 80003ca:	4643      	mov	r3, r8
 80003cc:	1a09      	subs	r1, r1, r0
 80003ce:	b2a4      	uxth	r4, r4
 80003d0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003d4:	fb07 1110 	mls	r1, r7, r0, r1
 80003d8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003dc:	fb0e fe00 	mul.w	lr, lr, r0
 80003e0:	45a6      	cmp	lr, r4
 80003e2:	d908      	bls.n	80003f6 <__udivmoddi4+0x156>
 80003e4:	eb1c 0404 	adds.w	r4, ip, r4
 80003e8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003ec:	d202      	bcs.n	80003f4 <__udivmoddi4+0x154>
 80003ee:	45a6      	cmp	lr, r4
 80003f0:	f200 80bb 	bhi.w	800056a <__udivmoddi4+0x2ca>
 80003f4:	4608      	mov	r0, r1
 80003f6:	eba4 040e 	sub.w	r4, r4, lr
 80003fa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003fe:	e79c      	b.n	800033a <__udivmoddi4+0x9a>
 8000400:	f1c6 0720 	rsb	r7, r6, #32
 8000404:	40b3      	lsls	r3, r6
 8000406:	fa22 fc07 	lsr.w	ip, r2, r7
 800040a:	ea4c 0c03 	orr.w	ip, ip, r3
 800040e:	fa20 f407 	lsr.w	r4, r0, r7
 8000412:	fa01 f306 	lsl.w	r3, r1, r6
 8000416:	431c      	orrs	r4, r3
 8000418:	40f9      	lsrs	r1, r7
 800041a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800041e:	fa00 f306 	lsl.w	r3, r0, r6
 8000422:	fbb1 f8f9 	udiv	r8, r1, r9
 8000426:	0c20      	lsrs	r0, r4, #16
 8000428:	fa1f fe8c 	uxth.w	lr, ip
 800042c:	fb09 1118 	mls	r1, r9, r8, r1
 8000430:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000434:	fb08 f00e 	mul.w	r0, r8, lr
 8000438:	4288      	cmp	r0, r1
 800043a:	fa02 f206 	lsl.w	r2, r2, r6
 800043e:	d90b      	bls.n	8000458 <__udivmoddi4+0x1b8>
 8000440:	eb1c 0101 	adds.w	r1, ip, r1
 8000444:	f108 3aff 	add.w	sl, r8, #4294967295
 8000448:	f080 8088 	bcs.w	800055c <__udivmoddi4+0x2bc>
 800044c:	4288      	cmp	r0, r1
 800044e:	f240 8085 	bls.w	800055c <__udivmoddi4+0x2bc>
 8000452:	f1a8 0802 	sub.w	r8, r8, #2
 8000456:	4461      	add	r1, ip
 8000458:	1a09      	subs	r1, r1, r0
 800045a:	b2a4      	uxth	r4, r4
 800045c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000460:	fb09 1110 	mls	r1, r9, r0, r1
 8000464:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000468:	fb00 fe0e 	mul.w	lr, r0, lr
 800046c:	458e      	cmp	lr, r1
 800046e:	d908      	bls.n	8000482 <__udivmoddi4+0x1e2>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f100 34ff 	add.w	r4, r0, #4294967295
 8000478:	d26c      	bcs.n	8000554 <__udivmoddi4+0x2b4>
 800047a:	458e      	cmp	lr, r1
 800047c:	d96a      	bls.n	8000554 <__udivmoddi4+0x2b4>
 800047e:	3802      	subs	r0, #2
 8000480:	4461      	add	r1, ip
 8000482:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000486:	fba0 9402 	umull	r9, r4, r0, r2
 800048a:	eba1 010e 	sub.w	r1, r1, lr
 800048e:	42a1      	cmp	r1, r4
 8000490:	46c8      	mov	r8, r9
 8000492:	46a6      	mov	lr, r4
 8000494:	d356      	bcc.n	8000544 <__udivmoddi4+0x2a4>
 8000496:	d053      	beq.n	8000540 <__udivmoddi4+0x2a0>
 8000498:	b15d      	cbz	r5, 80004b2 <__udivmoddi4+0x212>
 800049a:	ebb3 0208 	subs.w	r2, r3, r8
 800049e:	eb61 010e 	sbc.w	r1, r1, lr
 80004a2:	fa01 f707 	lsl.w	r7, r1, r7
 80004a6:	fa22 f306 	lsr.w	r3, r2, r6
 80004aa:	40f1      	lsrs	r1, r6
 80004ac:	431f      	orrs	r7, r3
 80004ae:	e9c5 7100 	strd	r7, r1, [r5]
 80004b2:	2600      	movs	r6, #0
 80004b4:	4631      	mov	r1, r6
 80004b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	40d8      	lsrs	r0, r3
 80004c0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c4:	fa21 f303 	lsr.w	r3, r1, r3
 80004c8:	4091      	lsls	r1, r2
 80004ca:	4301      	orrs	r1, r0
 80004cc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d0:	fa1f fe8c 	uxth.w	lr, ip
 80004d4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004d8:	fb07 3610 	mls	r6, r7, r0, r3
 80004dc:	0c0b      	lsrs	r3, r1, #16
 80004de:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004e2:	fb00 f60e 	mul.w	r6, r0, lr
 80004e6:	429e      	cmp	r6, r3
 80004e8:	fa04 f402 	lsl.w	r4, r4, r2
 80004ec:	d908      	bls.n	8000500 <__udivmoddi4+0x260>
 80004ee:	eb1c 0303 	adds.w	r3, ip, r3
 80004f2:	f100 38ff 	add.w	r8, r0, #4294967295
 80004f6:	d22f      	bcs.n	8000558 <__udivmoddi4+0x2b8>
 80004f8:	429e      	cmp	r6, r3
 80004fa:	d92d      	bls.n	8000558 <__udivmoddi4+0x2b8>
 80004fc:	3802      	subs	r0, #2
 80004fe:	4463      	add	r3, ip
 8000500:	1b9b      	subs	r3, r3, r6
 8000502:	b289      	uxth	r1, r1
 8000504:	fbb3 f6f7 	udiv	r6, r3, r7
 8000508:	fb07 3316 	mls	r3, r7, r6, r3
 800050c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000510:	fb06 f30e 	mul.w	r3, r6, lr
 8000514:	428b      	cmp	r3, r1
 8000516:	d908      	bls.n	800052a <__udivmoddi4+0x28a>
 8000518:	eb1c 0101 	adds.w	r1, ip, r1
 800051c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000520:	d216      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 8000522:	428b      	cmp	r3, r1
 8000524:	d914      	bls.n	8000550 <__udivmoddi4+0x2b0>
 8000526:	3e02      	subs	r6, #2
 8000528:	4461      	add	r1, ip
 800052a:	1ac9      	subs	r1, r1, r3
 800052c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000530:	e738      	b.n	80003a4 <__udivmoddi4+0x104>
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e705      	b.n	8000344 <__udivmoddi4+0xa4>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e3      	b.n	8000304 <__udivmoddi4+0x64>
 800053c:	4618      	mov	r0, r3
 800053e:	e6f8      	b.n	8000332 <__udivmoddi4+0x92>
 8000540:	454b      	cmp	r3, r9
 8000542:	d2a9      	bcs.n	8000498 <__udivmoddi4+0x1f8>
 8000544:	ebb9 0802 	subs.w	r8, r9, r2
 8000548:	eb64 0e0c 	sbc.w	lr, r4, ip
 800054c:	3801      	subs	r0, #1
 800054e:	e7a3      	b.n	8000498 <__udivmoddi4+0x1f8>
 8000550:	4646      	mov	r6, r8
 8000552:	e7ea      	b.n	800052a <__udivmoddi4+0x28a>
 8000554:	4620      	mov	r0, r4
 8000556:	e794      	b.n	8000482 <__udivmoddi4+0x1e2>
 8000558:	4640      	mov	r0, r8
 800055a:	e7d1      	b.n	8000500 <__udivmoddi4+0x260>
 800055c:	46d0      	mov	r8, sl
 800055e:	e77b      	b.n	8000458 <__udivmoddi4+0x1b8>
 8000560:	3b02      	subs	r3, #2
 8000562:	4461      	add	r1, ip
 8000564:	e732      	b.n	80003cc <__udivmoddi4+0x12c>
 8000566:	4630      	mov	r0, r6
 8000568:	e709      	b.n	800037e <__udivmoddi4+0xde>
 800056a:	4464      	add	r4, ip
 800056c:	3802      	subs	r0, #2
 800056e:	e742      	b.n	80003f6 <__udivmoddi4+0x156>

08000570 <__aeabi_idiv0>:
 8000570:	4770      	bx	lr
 8000572:	bf00      	nop

08000574 <dht11_init>:

static uint8_t received_data[40] = {0};
static TIM_HandleTypeDef *dhttimer;

HAL_StatusTypeDef dht11_init(TIM_HandleTypeDef *timer)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	b082      	sub	sp, #8
 8000578:	af00      	add	r7, sp, #0
 800057a:	6078      	str	r0, [r7, #4]
	dhttimer = timer;
 800057c:	4a08      	ldr	r2, [pc, #32]	; (80005a0 <dht11_init+0x2c>)
 800057e:	687b      	ldr	r3, [r7, #4]
 8000580:	6013      	str	r3, [r2, #0]
	HAL_Delay(INIT_WAIT);
 8000582:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000586:	f000 fd5f 	bl	8001048 <HAL_Delay>
	return HAL_TIM_Base_Start(dhttimer);
 800058a:	4b05      	ldr	r3, [pc, #20]	; (80005a0 <dht11_init+0x2c>)
 800058c:	681b      	ldr	r3, [r3, #0]
 800058e:	4618      	mov	r0, r3
 8000590:	f002 fdec 	bl	800316c <HAL_TIM_Base_Start>
 8000594:	4603      	mov	r3, r0
}
 8000596:	4618      	mov	r0, r3
 8000598:	3708      	adds	r7, #8
 800059a:	46bd      	mov	sp, r7
 800059c:	bd80      	pop	{r7, pc}
 800059e:	bf00      	nop
 80005a0:	200000b4 	.word	0x200000b4

080005a4 <delay_us>:

static void delay_us(uint8_t us_value)
{
 80005a4:	b480      	push	{r7}
 80005a6:	b083      	sub	sp, #12
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	4603      	mov	r3, r0
 80005ac:	71fb      	strb	r3, [r7, #7]
	__HAL_TIM_SET_COUNTER(dhttimer, 0);
 80005ae:	4b0a      	ldr	r3, [pc, #40]	; (80005d8 <delay_us+0x34>)
 80005b0:	681b      	ldr	r3, [r3, #0]
 80005b2:	681b      	ldr	r3, [r3, #0]
 80005b4:	2200      	movs	r2, #0
 80005b6:	625a      	str	r2, [r3, #36]	; 0x24
	while(__HAL_TIM_GET_COUNTER(dhttimer) < us_value) {}
 80005b8:	bf00      	nop
 80005ba:	4b07      	ldr	r3, [pc, #28]	; (80005d8 <delay_us+0x34>)
 80005bc:	681b      	ldr	r3, [r3, #0]
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80005c2:	79fb      	ldrb	r3, [r7, #7]
 80005c4:	429a      	cmp	r2, r3
 80005c6:	d3f8      	bcc.n	80005ba <delay_us+0x16>
}
 80005c8:	bf00      	nop
 80005ca:	bf00      	nop
 80005cc:	370c      	adds	r7, #12
 80005ce:	46bd      	mov	sp, r7
 80005d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d4:	4770      	bx	lr
 80005d6:	bf00      	nop
 80005d8:	200000b4 	.word	0x200000b4

080005dc <start_signal>:

static uint8_t start_signal()
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(DHT11_GPIO_Port, DHT11_Pin, GPIO_PIN_RESET);
 80005e0:	2200      	movs	r2, #0
 80005e2:	2110      	movs	r1, #16
 80005e4:	480a      	ldr	r0, [pc, #40]	; (8000610 <start_signal+0x34>)
 80005e6:	f001 f98f 	bl	8001908 <HAL_GPIO_WritePin>
	HAL_Delay(START_LOW);
 80005ea:	2012      	movs	r0, #18
 80005ec:	f000 fd2c 	bl	8001048 <HAL_Delay>
	HAL_GPIO_WritePin(DHT11_GPIO_Port, DHT11_Pin, GPIO_PIN_SET);
 80005f0:	2201      	movs	r2, #1
 80005f2:	2110      	movs	r1, #16
 80005f4:	4806      	ldr	r0, [pc, #24]	; (8000610 <start_signal+0x34>)
 80005f6:	f001 f987 	bl	8001908 <HAL_GPIO_WritePin>
	delay_us(START_HIGH);
 80005fa:	2028      	movs	r0, #40	; 0x28
 80005fc:	f7ff ffd2 	bl	80005a4 <delay_us>

	return HAL_GPIO_ReadPin(DHT11_GPIO_Port, DHT11_Pin);
 8000600:	2110      	movs	r1, #16
 8000602:	4803      	ldr	r0, [pc, #12]	; (8000610 <start_signal+0x34>)
 8000604:	f001 f968 	bl	80018d8 <HAL_GPIO_ReadPin>
 8000608:	4603      	mov	r3, r0
}
 800060a:	4618      	mov	r0, r3
 800060c:	bd80      	pop	{r7, pc}
 800060e:	bf00      	nop
 8000610:	48000800 	.word	0x48000800

08000614 <start_measurment>:

static HAL_StatusTypeDef start_measurment(void)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	af00      	add	r7, sp, #0
	if(start_signal() == 0)
 8000618:	f7ff ffe0 	bl	80005dc <start_signal>
 800061c:	4603      	mov	r3, r0
 800061e:	2b00      	cmp	r3, #0
 8000620:	d101      	bne.n	8000626 <start_measurment+0x12>
	{
		return HAL_OK;
 8000622:	2300      	movs	r3, #0
 8000624:	e000      	b.n	8000628 <start_measurment+0x14>
	}
	else
	{
		return HAL_ERROR;
 8000626:	2301      	movs	r3, #1
	}
}
 8000628:	4618      	mov	r0, r3
 800062a:	bd80      	pop	{r7, pc}

0800062c <read_bit>:

static int read_bit(void)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	af00      	add	r7, sp, #0
	while(HAL_GPIO_ReadPin(DHT11_GPIO_Port, DHT11_Pin) == 0) {}
 8000630:	bf00      	nop
 8000632:	2110      	movs	r1, #16
 8000634:	480d      	ldr	r0, [pc, #52]	; (800066c <read_bit+0x40>)
 8000636:	f001 f94f 	bl	80018d8 <HAL_GPIO_ReadPin>
 800063a:	4603      	mov	r3, r0
 800063c:	2b00      	cmp	r3, #0
 800063e:	d0f8      	beq.n	8000632 <read_bit+0x6>

	__HAL_TIM_SET_COUNTER(&htim6, 0);
 8000640:	4b0b      	ldr	r3, [pc, #44]	; (8000670 <read_bit+0x44>)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	2200      	movs	r2, #0
 8000646:	625a      	str	r2, [r3, #36]	; 0x24

	while (HAL_GPIO_ReadPin(DHT11_GPIO_Port, DHT11_Pin) == 1) {}
 8000648:	bf00      	nop
 800064a:	2110      	movs	r1, #16
 800064c:	4807      	ldr	r0, [pc, #28]	; (800066c <read_bit+0x40>)
 800064e:	f001 f943 	bl	80018d8 <HAL_GPIO_ReadPin>
 8000652:	4603      	mov	r3, r0
 8000654:	2b01      	cmp	r3, #1
 8000656:	d0f8      	beq.n	800064a <read_bit+0x1e>

	if(__HAL_TIM_GET_COUNTER(&htim6) > BIT_THRESHOLD)
 8000658:	4b05      	ldr	r3, [pc, #20]	; (8000670 <read_bit+0x44>)
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800065e:	2b1c      	cmp	r3, #28
 8000660:	d901      	bls.n	8000666 <read_bit+0x3a>
	{
		return 1;
 8000662:	2301      	movs	r3, #1
 8000664:	e000      	b.n	8000668 <read_bit+0x3c>
	}
	else
	{
		return 0;
 8000666:	2300      	movs	r3, #0
	}
}
 8000668:	4618      	mov	r0, r3
 800066a:	bd80      	pop	{r7, pc}
 800066c:	48000800 	.word	0x48000800
 8000670:	20000168 	.word	0x20000168

08000674 <dht11_read_data>:

 void dht11_read_data(void)
 {
 8000674:	b580      	push	{r7, lr}
 8000676:	b082      	sub	sp, #8
 8000678:	af00      	add	r7, sp, #0
	 if (start_measurment() == HAL_OK)
 800067a:	f7ff ffcb 	bl	8000614 <start_measurment>
 800067e:	4603      	mov	r3, r0
 8000680:	2b00      	cmp	r3, #0
 8000682:	d114      	bne.n	80006ae <dht11_read_data+0x3a>
	 {
		 delay_us(WAIT_FOR_DATA);
 8000684:	20a0      	movs	r0, #160	; 0xa0
 8000686:	f7ff ff8d 	bl	80005a4 <delay_us>
		 for (int i = 0; i < 40; i++)
 800068a:	2300      	movs	r3, #0
 800068c:	607b      	str	r3, [r7, #4]
 800068e:	e00b      	b.n	80006a8 <dht11_read_data+0x34>
		 {
			 received_data[i] = read_bit();
 8000690:	f7ff ffcc 	bl	800062c <read_bit>
 8000694:	4603      	mov	r3, r0
 8000696:	b2d9      	uxtb	r1, r3
 8000698:	4a07      	ldr	r2, [pc, #28]	; (80006b8 <dht11_read_data+0x44>)
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	4413      	add	r3, r2
 800069e:	460a      	mov	r2, r1
 80006a0:	701a      	strb	r2, [r3, #0]
		 for (int i = 0; i < 40; i++)
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	3301      	adds	r3, #1
 80006a6:	607b      	str	r3, [r7, #4]
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	2b27      	cmp	r3, #39	; 0x27
 80006ac:	ddf0      	ble.n	8000690 <dht11_read_data+0x1c>
		 }
	 }
 }
 80006ae:	bf00      	nop
 80006b0:	3708      	adds	r7, #8
 80006b2:	46bd      	mov	sp, r7
 80006b4:	bd80      	pop	{r7, pc}
 80006b6:	bf00      	nop
 80006b8:	2000008c 	.word	0x2000008c

080006bc <dht11_get_temperature>:

uint8_t dht11_get_temperature()
{
 80006bc:	b480      	push	{r7}
 80006be:	b083      	sub	sp, #12
 80006c0:	af00      	add	r7, sp, #0
	uint8_t temp_reading = 0;
 80006c2:	2300      	movs	r3, #0
 80006c4:	71fb      	strb	r3, [r7, #7]

	for (int i = TEMP_FIRST_BIT; i <= TEMP_LAST_BIT; i++)
 80006c6:	2310      	movs	r3, #16
 80006c8:	603b      	str	r3, [r7, #0]
 80006ca:	e00c      	b.n	80006e6 <dht11_get_temperature+0x2a>
	{
		temp_reading <<= 1;
 80006cc:	79fb      	ldrb	r3, [r7, #7]
 80006ce:	005b      	lsls	r3, r3, #1
 80006d0:	71fb      	strb	r3, [r7, #7]
		temp_reading |= received_data[i];
 80006d2:	4a0a      	ldr	r2, [pc, #40]	; (80006fc <dht11_get_temperature+0x40>)
 80006d4:	683b      	ldr	r3, [r7, #0]
 80006d6:	4413      	add	r3, r2
 80006d8:	781a      	ldrb	r2, [r3, #0]
 80006da:	79fb      	ldrb	r3, [r7, #7]
 80006dc:	4313      	orrs	r3, r2
 80006de:	71fb      	strb	r3, [r7, #7]
	for (int i = TEMP_FIRST_BIT; i <= TEMP_LAST_BIT; i++)
 80006e0:	683b      	ldr	r3, [r7, #0]
 80006e2:	3301      	adds	r3, #1
 80006e4:	603b      	str	r3, [r7, #0]
 80006e6:	683b      	ldr	r3, [r7, #0]
 80006e8:	2b17      	cmp	r3, #23
 80006ea:	ddef      	ble.n	80006cc <dht11_get_temperature+0x10>
	}

	return temp_reading;
 80006ec:	79fb      	ldrb	r3, [r7, #7]
}
 80006ee:	4618      	mov	r0, r3
 80006f0:	370c      	adds	r7, #12
 80006f2:	46bd      	mov	sp, r7
 80006f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f8:	4770      	bx	lr
 80006fa:	bf00      	nop
 80006fc:	2000008c 	.word	0x2000008c

08000700 <dht11_get_humidity>:

uint8_t dht11_get_humidity()
{
 8000700:	b480      	push	{r7}
 8000702:	b083      	sub	sp, #12
 8000704:	af00      	add	r7, sp, #0
	uint8_t hum_reading = 0;
 8000706:	2300      	movs	r3, #0
 8000708:	71fb      	strb	r3, [r7, #7]

	for (int i = HUM_FIRST_BIT; i <= HUM_LAST_BIT; i++)
 800070a:	2300      	movs	r3, #0
 800070c:	603b      	str	r3, [r7, #0]
 800070e:	e00c      	b.n	800072a <dht11_get_humidity+0x2a>
	{
		hum_reading <<= 1;
 8000710:	79fb      	ldrb	r3, [r7, #7]
 8000712:	005b      	lsls	r3, r3, #1
 8000714:	71fb      	strb	r3, [r7, #7]
		hum_reading |= received_data[i];
 8000716:	4a0a      	ldr	r2, [pc, #40]	; (8000740 <dht11_get_humidity+0x40>)
 8000718:	683b      	ldr	r3, [r7, #0]
 800071a:	4413      	add	r3, r2
 800071c:	781a      	ldrb	r2, [r3, #0]
 800071e:	79fb      	ldrb	r3, [r7, #7]
 8000720:	4313      	orrs	r3, r2
 8000722:	71fb      	strb	r3, [r7, #7]
	for (int i = HUM_FIRST_BIT; i <= HUM_LAST_BIT; i++)
 8000724:	683b      	ldr	r3, [r7, #0]
 8000726:	3301      	adds	r3, #1
 8000728:	603b      	str	r3, [r7, #0]
 800072a:	683b      	ldr	r3, [r7, #0]
 800072c:	2b07      	cmp	r3, #7
 800072e:	ddef      	ble.n	8000710 <dht11_get_humidity+0x10>
	}

	return hum_reading;
 8000730:	79fb      	ldrb	r3, [r7, #7]
}
 8000732:	4618      	mov	r0, r3
 8000734:	370c      	adds	r7, #12
 8000736:	46bd      	mov	sp, r7
 8000738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800073c:	4770      	bx	lr
 800073e:	bf00      	nop
 8000740:	2000008c 	.word	0x2000008c

08000744 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	b082      	sub	sp, #8
 8000748:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800074a:	4b0c      	ldr	r3, [pc, #48]	; (800077c <MX_DMA_Init+0x38>)
 800074c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800074e:	4a0b      	ldr	r2, [pc, #44]	; (800077c <MX_DMA_Init+0x38>)
 8000750:	f043 0301 	orr.w	r3, r3, #1
 8000754:	6493      	str	r3, [r2, #72]	; 0x48
 8000756:	4b09      	ldr	r3, [pc, #36]	; (800077c <MX_DMA_Init+0x38>)
 8000758:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800075a:	f003 0301 	and.w	r3, r3, #1
 800075e:	607b      	str	r3, [r7, #4]
 8000760:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8000762:	2200      	movs	r2, #0
 8000764:	2100      	movs	r1, #0
 8000766:	200f      	movs	r0, #15
 8000768:	f000 fd6d 	bl	8001246 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 800076c:	200f      	movs	r0, #15
 800076e:	f000 fd86 	bl	800127e <HAL_NVIC_EnableIRQ>

}
 8000772:	bf00      	nop
 8000774:	3708      	adds	r7, #8
 8000776:	46bd      	mov	sp, r7
 8000778:	bd80      	pop	{r7, pc}
 800077a:	bf00      	nop
 800077c:	40021000 	.word	0x40021000

08000780 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	b088      	sub	sp, #32
 8000784:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000786:	f107 030c 	add.w	r3, r7, #12
 800078a:	2200      	movs	r2, #0
 800078c:	601a      	str	r2, [r3, #0]
 800078e:	605a      	str	r2, [r3, #4]
 8000790:	609a      	str	r2, [r3, #8]
 8000792:	60da      	str	r2, [r3, #12]
 8000794:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000796:	4b2b      	ldr	r3, [pc, #172]	; (8000844 <MX_GPIO_Init+0xc4>)
 8000798:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800079a:	4a2a      	ldr	r2, [pc, #168]	; (8000844 <MX_GPIO_Init+0xc4>)
 800079c:	f043 0304 	orr.w	r3, r3, #4
 80007a0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80007a2:	4b28      	ldr	r3, [pc, #160]	; (8000844 <MX_GPIO_Init+0xc4>)
 80007a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007a6:	f003 0304 	and.w	r3, r3, #4
 80007aa:	60bb      	str	r3, [r7, #8]
 80007ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007ae:	4b25      	ldr	r3, [pc, #148]	; (8000844 <MX_GPIO_Init+0xc4>)
 80007b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007b2:	4a24      	ldr	r2, [pc, #144]	; (8000844 <MX_GPIO_Init+0xc4>)
 80007b4:	f043 0301 	orr.w	r3, r3, #1
 80007b8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80007ba:	4b22      	ldr	r3, [pc, #136]	; (8000844 <MX_GPIO_Init+0xc4>)
 80007bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007be:	f003 0301 	and.w	r3, r3, #1
 80007c2:	607b      	str	r3, [r7, #4]
 80007c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007c6:	4b1f      	ldr	r3, [pc, #124]	; (8000844 <MX_GPIO_Init+0xc4>)
 80007c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007ca:	4a1e      	ldr	r2, [pc, #120]	; (8000844 <MX_GPIO_Init+0xc4>)
 80007cc:	f043 0302 	orr.w	r3, r3, #2
 80007d0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80007d2:	4b1c      	ldr	r3, [pc, #112]	; (8000844 <MX_GPIO_Init+0xc4>)
 80007d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007d6:	f003 0302 	and.w	r3, r3, #2
 80007da:	603b      	str	r3, [r7, #0]
 80007dc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DHT11_GPIO_Port, DHT11_Pin, GPIO_PIN_SET);
 80007de:	2201      	movs	r2, #1
 80007e0:	2110      	movs	r1, #16
 80007e2:	4819      	ldr	r0, [pc, #100]	; (8000848 <MX_GPIO_Init+0xc8>)
 80007e4:	f001 f890 	bl	8001908 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_RST_Pin|LCD_DC_Pin, GPIO_PIN_RESET);
 80007e8:	2200      	movs	r2, #0
 80007ea:	f640 0104 	movw	r1, #2052	; 0x804
 80007ee:	4817      	ldr	r0, [pc, #92]	; (800084c <MX_GPIO_Init+0xcc>)
 80007f0:	f001 f88a 	bl	8001908 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 80007f4:	2201      	movs	r2, #1
 80007f6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80007fa:	4814      	ldr	r0, [pc, #80]	; (800084c <MX_GPIO_Init+0xcc>)
 80007fc:	f001 f884 	bl	8001908 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DHT11_Pin;
 8000800:	2310      	movs	r3, #16
 8000802:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000804:	2311      	movs	r3, #17
 8000806:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000808:	2300      	movs	r3, #0
 800080a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800080c:	2300      	movs	r3, #0
 800080e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DHT11_GPIO_Port, &GPIO_InitStruct);
 8000810:	f107 030c 	add.w	r3, r7, #12
 8000814:	4619      	mov	r1, r3
 8000816:	480c      	ldr	r0, [pc, #48]	; (8000848 <MX_GPIO_Init+0xc8>)
 8000818:	f000 feb4 	bl	8001584 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LCD_RST_Pin|LCD_DC_Pin|LCD_CS_Pin;
 800081c:	f641 0304 	movw	r3, #6148	; 0x1804
 8000820:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000822:	2301      	movs	r3, #1
 8000824:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000826:	2300      	movs	r3, #0
 8000828:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800082a:	2300      	movs	r3, #0
 800082c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800082e:	f107 030c 	add.w	r3, r7, #12
 8000832:	4619      	mov	r1, r3
 8000834:	4805      	ldr	r0, [pc, #20]	; (800084c <MX_GPIO_Init+0xcc>)
 8000836:	f000 fea5 	bl	8001584 <HAL_GPIO_Init>

}
 800083a:	bf00      	nop
 800083c:	3720      	adds	r7, #32
 800083e:	46bd      	mov	sp, r7
 8000840:	bd80      	pop	{r7, pc}
 8000842:	bf00      	nop
 8000844:	40021000 	.word	0x40021000
 8000848:	48000800 	.word	0x48000800
 800084c:	48000400 	.word	0x48000400

08000850 <__io_putchar>:
		HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
	}
}

int __io_putchar(int ch)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	b082      	sub	sp, #8
 8000854:	af00      	add	r7, sp, #0
 8000856:	6078      	str	r0, [r7, #4]
  if (ch == '\n') {
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	2b0a      	cmp	r3, #10
 800085c:	d102      	bne.n	8000864 <__io_putchar+0x14>
    __io_putchar('\r');
 800085e:	200d      	movs	r0, #13
 8000860:	f7ff fff6 	bl	8000850 <__io_putchar>
  }

  HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8000864:	1d39      	adds	r1, r7, #4
 8000866:	f04f 33ff 	mov.w	r3, #4294967295
 800086a:	2201      	movs	r2, #1
 800086c:	4803      	ldr	r0, [pc, #12]	; (800087c <__io_putchar+0x2c>)
 800086e:	f002 fe55 	bl	800351c <HAL_UART_Transmit>

  return 1;
 8000872:	2301      	movs	r3, #1
}
 8000874:	4618      	mov	r0, r3
 8000876:	3708      	adds	r7, #8
 8000878:	46bd      	mov	sp, r7
 800087a:	bd80      	pop	{r7, pc}
 800087c:	200001b4 	.word	0x200001b4

08000880 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	b082      	sub	sp, #8
 8000884:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000886:	f000 fb6a 	bl	8000f5e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800088a:	f000 f829 	bl	80008e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800088e:	f7ff ff77 	bl	8000780 <MX_GPIO_Init>
  MX_DMA_Init();
 8000892:	f7ff ff57 	bl	8000744 <MX_DMA_Init>
  MX_TIM6_Init();
 8000896:	f000 fa57 	bl	8000d48 <MX_TIM6_Init>
  MX_USART2_UART_Init();
 800089a:	f000 faab 	bl	8000df4 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 800089e:	f000 f877 	bl	8000990 <MX_SPI2_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  dht11_init(&htim6);
 80008a2:	480c      	ldr	r0, [pc, #48]	; (80008d4 <main+0x54>)
 80008a4:	f7ff fe66 	bl	8000574 <dht11_init>

  dht11_read_data();
 80008a8:	f7ff fee4 	bl	8000674 <dht11_read_data>

  uint8_t temp = dht11_get_temperature();
 80008ac:	f7ff ff06 	bl	80006bc <dht11_get_temperature>
 80008b0:	4603      	mov	r3, r0
 80008b2:	71fb      	strb	r3, [r7, #7]
  uint8_t hum = dht11_get_humidity();
 80008b4:	f7ff ff24 	bl	8000700 <dht11_get_humidity>
 80008b8:	4603      	mov	r3, r0
 80008ba:	71bb      	strb	r3, [r7, #6]

  printf("Temperature: %d\n", temp);
 80008bc:	79fb      	ldrb	r3, [r7, #7]
 80008be:	4619      	mov	r1, r3
 80008c0:	4805      	ldr	r0, [pc, #20]	; (80008d8 <main+0x58>)
 80008c2:	f003 fe59 	bl	8004578 <iprintf>
  printf("Humidity: %d\n", hum);
 80008c6:	79bb      	ldrb	r3, [r7, #6]
 80008c8:	4619      	mov	r1, r3
 80008ca:	4804      	ldr	r0, [pc, #16]	; (80008dc <main+0x5c>)
 80008cc:	f003 fe54 	bl	8004578 <iprintf>

  while (1)
 80008d0:	e7fe      	b.n	80008d0 <main+0x50>
 80008d2:	bf00      	nop
 80008d4:	20000168 	.word	0x20000168
 80008d8:	08004eac 	.word	0x08004eac
 80008dc:	08004ec0 	.word	0x08004ec0

080008e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	b096      	sub	sp, #88	; 0x58
 80008e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008e6:	f107 0314 	add.w	r3, r7, #20
 80008ea:	2244      	movs	r2, #68	; 0x44
 80008ec:	2100      	movs	r1, #0
 80008ee:	4618      	mov	r0, r3
 80008f0:	f003 fd5a 	bl	80043a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008f4:	463b      	mov	r3, r7
 80008f6:	2200      	movs	r2, #0
 80008f8:	601a      	str	r2, [r3, #0]
 80008fa:	605a      	str	r2, [r3, #4]
 80008fc:	609a      	str	r2, [r3, #8]
 80008fe:	60da      	str	r2, [r3, #12]
 8000900:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000902:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000906:	f001 f825 	bl	8001954 <HAL_PWREx_ControlVoltageScaling>
 800090a:	4603      	mov	r3, r0
 800090c:	2b00      	cmp	r3, #0
 800090e:	d001      	beq.n	8000914 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000910:	f000 f838 	bl	8000984 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000914:	2310      	movs	r3, #16
 8000916:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000918:	2301      	movs	r3, #1
 800091a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800091c:	2300      	movs	r3, #0
 800091e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000920:	2360      	movs	r3, #96	; 0x60
 8000922:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000924:	2302      	movs	r3, #2
 8000926:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000928:	2301      	movs	r3, #1
 800092a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800092c:	2301      	movs	r3, #1
 800092e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8000930:	2328      	movs	r3, #40	; 0x28
 8000932:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000934:	2307      	movs	r3, #7
 8000936:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000938:	2302      	movs	r3, #2
 800093a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800093c:	2302      	movs	r3, #2
 800093e:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000940:	f107 0314 	add.w	r3, r7, #20
 8000944:	4618      	mov	r0, r3
 8000946:	f001 f85b 	bl	8001a00 <HAL_RCC_OscConfig>
 800094a:	4603      	mov	r3, r0
 800094c:	2b00      	cmp	r3, #0
 800094e:	d001      	beq.n	8000954 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8000950:	f000 f818 	bl	8000984 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000954:	230f      	movs	r3, #15
 8000956:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000958:	2303      	movs	r3, #3
 800095a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800095c:	2300      	movs	r3, #0
 800095e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000960:	2300      	movs	r3, #0
 8000962:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000964:	2300      	movs	r3, #0
 8000966:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000968:	463b      	mov	r3, r7
 800096a:	2104      	movs	r1, #4
 800096c:	4618      	mov	r0, r3
 800096e:	f001 fc23 	bl	80021b8 <HAL_RCC_ClockConfig>
 8000972:	4603      	mov	r3, r0
 8000974:	2b00      	cmp	r3, #0
 8000976:	d001      	beq.n	800097c <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000978:	f000 f804 	bl	8000984 <Error_Handler>
  }
}
 800097c:	bf00      	nop
 800097e:	3758      	adds	r7, #88	; 0x58
 8000980:	46bd      	mov	sp, r7
 8000982:	bd80      	pop	{r7, pc}

08000984 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000984:	b480      	push	{r7}
 8000986:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000988:	b672      	cpsid	i
}
 800098a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800098c:	e7fe      	b.n	800098c <Error_Handler+0x8>
	...

08000990 <MX_SPI2_Init>:
SPI_HandleTypeDef hspi2;
DMA_HandleTypeDef hdma_spi2_tx;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8000994:	4b1b      	ldr	r3, [pc, #108]	; (8000a04 <MX_SPI2_Init+0x74>)
 8000996:	4a1c      	ldr	r2, [pc, #112]	; (8000a08 <MX_SPI2_Init+0x78>)
 8000998:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800099a:	4b1a      	ldr	r3, [pc, #104]	; (8000a04 <MX_SPI2_Init+0x74>)
 800099c:	f44f 7282 	mov.w	r2, #260	; 0x104
 80009a0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80009a2:	4b18      	ldr	r3, [pc, #96]	; (8000a04 <MX_SPI2_Init+0x74>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80009a8:	4b16      	ldr	r3, [pc, #88]	; (8000a04 <MX_SPI2_Init+0x74>)
 80009aa:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80009ae:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80009b0:	4b14      	ldr	r3, [pc, #80]	; (8000a04 <MX_SPI2_Init+0x74>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80009b6:	4b13      	ldr	r3, [pc, #76]	; (8000a04 <MX_SPI2_Init+0x74>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80009bc:	4b11      	ldr	r3, [pc, #68]	; (8000a04 <MX_SPI2_Init+0x74>)
 80009be:	f44f 7200 	mov.w	r2, #512	; 0x200
 80009c2:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80009c4:	4b0f      	ldr	r3, [pc, #60]	; (8000a04 <MX_SPI2_Init+0x74>)
 80009c6:	2210      	movs	r2, #16
 80009c8:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80009ca:	4b0e      	ldr	r3, [pc, #56]	; (8000a04 <MX_SPI2_Init+0x74>)
 80009cc:	2200      	movs	r2, #0
 80009ce:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80009d0:	4b0c      	ldr	r3, [pc, #48]	; (8000a04 <MX_SPI2_Init+0x74>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80009d6:	4b0b      	ldr	r3, [pc, #44]	; (8000a04 <MX_SPI2_Init+0x74>)
 80009d8:	2200      	movs	r2, #0
 80009da:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 80009dc:	4b09      	ldr	r3, [pc, #36]	; (8000a04 <MX_SPI2_Init+0x74>)
 80009de:	2207      	movs	r2, #7
 80009e0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80009e2:	4b08      	ldr	r3, [pc, #32]	; (8000a04 <MX_SPI2_Init+0x74>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80009e8:	4b06      	ldr	r3, [pc, #24]	; (8000a04 <MX_SPI2_Init+0x74>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80009ee:	4805      	ldr	r0, [pc, #20]	; (8000a04 <MX_SPI2_Init+0x74>)
 80009f0:	f002 fac2 	bl	8002f78 <HAL_SPI_Init>
 80009f4:	4603      	mov	r3, r0
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d001      	beq.n	80009fe <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80009fa:	f7ff ffc3 	bl	8000984 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80009fe:	bf00      	nop
 8000a00:	bd80      	pop	{r7, pc}
 8000a02:	bf00      	nop
 8000a04:	200000b8 	.word	0x200000b8
 8000a08:	40003800 	.word	0x40003800

08000a0c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b08a      	sub	sp, #40	; 0x28
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a14:	f107 0314 	add.w	r3, r7, #20
 8000a18:	2200      	movs	r2, #0
 8000a1a:	601a      	str	r2, [r3, #0]
 8000a1c:	605a      	str	r2, [r3, #4]
 8000a1e:	609a      	str	r2, [r3, #8]
 8000a20:	60da      	str	r2, [r3, #12]
 8000a22:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	4a3a      	ldr	r2, [pc, #232]	; (8000b14 <HAL_SPI_MspInit+0x108>)
 8000a2a:	4293      	cmp	r3, r2
 8000a2c:	d16d      	bne.n	8000b0a <HAL_SPI_MspInit+0xfe>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000a2e:	4b3a      	ldr	r3, [pc, #232]	; (8000b18 <HAL_SPI_MspInit+0x10c>)
 8000a30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a32:	4a39      	ldr	r2, [pc, #228]	; (8000b18 <HAL_SPI_MspInit+0x10c>)
 8000a34:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a38:	6593      	str	r3, [r2, #88]	; 0x58
 8000a3a:	4b37      	ldr	r3, [pc, #220]	; (8000b18 <HAL_SPI_MspInit+0x10c>)
 8000a3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a3e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a42:	613b      	str	r3, [r7, #16]
 8000a44:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a46:	4b34      	ldr	r3, [pc, #208]	; (8000b18 <HAL_SPI_MspInit+0x10c>)
 8000a48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a4a:	4a33      	ldr	r2, [pc, #204]	; (8000b18 <HAL_SPI_MspInit+0x10c>)
 8000a4c:	f043 0304 	orr.w	r3, r3, #4
 8000a50:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a52:	4b31      	ldr	r3, [pc, #196]	; (8000b18 <HAL_SPI_MspInit+0x10c>)
 8000a54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a56:	f003 0304 	and.w	r3, r3, #4
 8000a5a:	60fb      	str	r3, [r7, #12]
 8000a5c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a5e:	4b2e      	ldr	r3, [pc, #184]	; (8000b18 <HAL_SPI_MspInit+0x10c>)
 8000a60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a62:	4a2d      	ldr	r2, [pc, #180]	; (8000b18 <HAL_SPI_MspInit+0x10c>)
 8000a64:	f043 0302 	orr.w	r3, r3, #2
 8000a68:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a6a:	4b2b      	ldr	r3, [pc, #172]	; (8000b18 <HAL_SPI_MspInit+0x10c>)
 8000a6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a6e:	f003 0302 	and.w	r3, r3, #2
 8000a72:	60bb      	str	r3, [r7, #8]
 8000a74:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000a76:	2308      	movs	r3, #8
 8000a78:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a7a:	2302      	movs	r3, #2
 8000a7c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a82:	2303      	movs	r3, #3
 8000a84:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000a86:	2305      	movs	r3, #5
 8000a88:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a8a:	f107 0314 	add.w	r3, r7, #20
 8000a8e:	4619      	mov	r1, r3
 8000a90:	4822      	ldr	r0, [pc, #136]	; (8000b1c <HAL_SPI_MspInit+0x110>)
 8000a92:	f000 fd77 	bl	8001584 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000a96:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000a9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a9c:	2302      	movs	r3, #2
 8000a9e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000aa4:	2303      	movs	r3, #3
 8000aa6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000aa8:	2305      	movs	r3, #5
 8000aaa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000aac:	f107 0314 	add.w	r3, r7, #20
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	481b      	ldr	r0, [pc, #108]	; (8000b20 <HAL_SPI_MspInit+0x114>)
 8000ab4:	f000 fd66 	bl	8001584 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Channel5;
 8000ab8:	4b1a      	ldr	r3, [pc, #104]	; (8000b24 <HAL_SPI_MspInit+0x118>)
 8000aba:	4a1b      	ldr	r2, [pc, #108]	; (8000b28 <HAL_SPI_MspInit+0x11c>)
 8000abc:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_1;
 8000abe:	4b19      	ldr	r3, [pc, #100]	; (8000b24 <HAL_SPI_MspInit+0x118>)
 8000ac0:	2201      	movs	r2, #1
 8000ac2:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000ac4:	4b17      	ldr	r3, [pc, #92]	; (8000b24 <HAL_SPI_MspInit+0x118>)
 8000ac6:	2210      	movs	r2, #16
 8000ac8:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000aca:	4b16      	ldr	r3, [pc, #88]	; (8000b24 <HAL_SPI_MspInit+0x118>)
 8000acc:	2200      	movs	r2, #0
 8000ace:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000ad0:	4b14      	ldr	r3, [pc, #80]	; (8000b24 <HAL_SPI_MspInit+0x118>)
 8000ad2:	2280      	movs	r2, #128	; 0x80
 8000ad4:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000ad6:	4b13      	ldr	r3, [pc, #76]	; (8000b24 <HAL_SPI_MspInit+0x118>)
 8000ad8:	2200      	movs	r2, #0
 8000ada:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000adc:	4b11      	ldr	r3, [pc, #68]	; (8000b24 <HAL_SPI_MspInit+0x118>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8000ae2:	4b10      	ldr	r3, [pc, #64]	; (8000b24 <HAL_SPI_MspInit+0x118>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000ae8:	4b0e      	ldr	r3, [pc, #56]	; (8000b24 <HAL_SPI_MspInit+0x118>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8000aee:	480d      	ldr	r0, [pc, #52]	; (8000b24 <HAL_SPI_MspInit+0x118>)
 8000af0:	f000 fbe0 	bl	80012b4 <HAL_DMA_Init>
 8000af4:	4603      	mov	r3, r0
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d001      	beq.n	8000afe <HAL_SPI_MspInit+0xf2>
    {
      Error_Handler();
 8000afa:	f7ff ff43 	bl	8000984 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	4a08      	ldr	r2, [pc, #32]	; (8000b24 <HAL_SPI_MspInit+0x118>)
 8000b02:	655a      	str	r2, [r3, #84]	; 0x54
 8000b04:	4a07      	ldr	r2, [pc, #28]	; (8000b24 <HAL_SPI_MspInit+0x118>)
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8000b0a:	bf00      	nop
 8000b0c:	3728      	adds	r7, #40	; 0x28
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	bd80      	pop	{r7, pc}
 8000b12:	bf00      	nop
 8000b14:	40003800 	.word	0x40003800
 8000b18:	40021000 	.word	0x40021000
 8000b1c:	48000800 	.word	0x48000800
 8000b20:	48000400 	.word	0x48000400
 8000b24:	2000011c 	.word	0x2000011c
 8000b28:	40020058 	.word	0x40020058

08000b2c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	b083      	sub	sp, #12
 8000b30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b32:	4b0f      	ldr	r3, [pc, #60]	; (8000b70 <HAL_MspInit+0x44>)
 8000b34:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b36:	4a0e      	ldr	r2, [pc, #56]	; (8000b70 <HAL_MspInit+0x44>)
 8000b38:	f043 0301 	orr.w	r3, r3, #1
 8000b3c:	6613      	str	r3, [r2, #96]	; 0x60
 8000b3e:	4b0c      	ldr	r3, [pc, #48]	; (8000b70 <HAL_MspInit+0x44>)
 8000b40:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b42:	f003 0301 	and.w	r3, r3, #1
 8000b46:	607b      	str	r3, [r7, #4]
 8000b48:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b4a:	4b09      	ldr	r3, [pc, #36]	; (8000b70 <HAL_MspInit+0x44>)
 8000b4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b4e:	4a08      	ldr	r2, [pc, #32]	; (8000b70 <HAL_MspInit+0x44>)
 8000b50:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b54:	6593      	str	r3, [r2, #88]	; 0x58
 8000b56:	4b06      	ldr	r3, [pc, #24]	; (8000b70 <HAL_MspInit+0x44>)
 8000b58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b5e:	603b      	str	r3, [r7, #0]
 8000b60:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b62:	bf00      	nop
 8000b64:	370c      	adds	r7, #12
 8000b66:	46bd      	mov	sp, r7
 8000b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6c:	4770      	bx	lr
 8000b6e:	bf00      	nop
 8000b70:	40021000 	.word	0x40021000

08000b74 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b74:	b480      	push	{r7}
 8000b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b78:	e7fe      	b.n	8000b78 <NMI_Handler+0x4>

08000b7a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b7a:	b480      	push	{r7}
 8000b7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b7e:	e7fe      	b.n	8000b7e <HardFault_Handler+0x4>

08000b80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b80:	b480      	push	{r7}
 8000b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b84:	e7fe      	b.n	8000b84 <MemManage_Handler+0x4>

08000b86 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b86:	b480      	push	{r7}
 8000b88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b8a:	e7fe      	b.n	8000b8a <BusFault_Handler+0x4>

08000b8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b90:	e7fe      	b.n	8000b90 <UsageFault_Handler+0x4>

08000b92 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b92:	b480      	push	{r7}
 8000b94:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b96:	bf00      	nop
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9e:	4770      	bx	lr

08000ba0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ba4:	bf00      	nop
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bac:	4770      	bx	lr

08000bae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bae:	b480      	push	{r7}
 8000bb0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bb2:	bf00      	nop
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bba:	4770      	bx	lr

08000bbc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bc0:	f000 fa22 	bl	8001008 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bc4:	bf00      	nop
 8000bc6:	bd80      	pop	{r7, pc}

08000bc8 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8000bcc:	4802      	ldr	r0, [pc, #8]	; (8000bd8 <DMA1_Channel5_IRQHandler+0x10>)
 8000bce:	f000 fc29 	bl	8001424 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8000bd2:	bf00      	nop
 8000bd4:	bd80      	pop	{r7, pc}
 8000bd6:	bf00      	nop
 8000bd8:	2000011c 	.word	0x2000011c

08000bdc <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b086      	sub	sp, #24
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	60f8      	str	r0, [r7, #12]
 8000be4:	60b9      	str	r1, [r7, #8]
 8000be6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000be8:	2300      	movs	r3, #0
 8000bea:	617b      	str	r3, [r7, #20]
 8000bec:	e00a      	b.n	8000c04 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000bee:	f3af 8000 	nop.w
 8000bf2:	4601      	mov	r1, r0
 8000bf4:	68bb      	ldr	r3, [r7, #8]
 8000bf6:	1c5a      	adds	r2, r3, #1
 8000bf8:	60ba      	str	r2, [r7, #8]
 8000bfa:	b2ca      	uxtb	r2, r1
 8000bfc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bfe:	697b      	ldr	r3, [r7, #20]
 8000c00:	3301      	adds	r3, #1
 8000c02:	617b      	str	r3, [r7, #20]
 8000c04:	697a      	ldr	r2, [r7, #20]
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	429a      	cmp	r2, r3
 8000c0a:	dbf0      	blt.n	8000bee <_read+0x12>
  }

  return len;
 8000c0c:	687b      	ldr	r3, [r7, #4]
}
 8000c0e:	4618      	mov	r0, r3
 8000c10:	3718      	adds	r7, #24
 8000c12:	46bd      	mov	sp, r7
 8000c14:	bd80      	pop	{r7, pc}

08000c16 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000c16:	b580      	push	{r7, lr}
 8000c18:	b086      	sub	sp, #24
 8000c1a:	af00      	add	r7, sp, #0
 8000c1c:	60f8      	str	r0, [r7, #12]
 8000c1e:	60b9      	str	r1, [r7, #8]
 8000c20:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c22:	2300      	movs	r3, #0
 8000c24:	617b      	str	r3, [r7, #20]
 8000c26:	e009      	b.n	8000c3c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000c28:	68bb      	ldr	r3, [r7, #8]
 8000c2a:	1c5a      	adds	r2, r3, #1
 8000c2c:	60ba      	str	r2, [r7, #8]
 8000c2e:	781b      	ldrb	r3, [r3, #0]
 8000c30:	4618      	mov	r0, r3
 8000c32:	f7ff fe0d 	bl	8000850 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c36:	697b      	ldr	r3, [r7, #20]
 8000c38:	3301      	adds	r3, #1
 8000c3a:	617b      	str	r3, [r7, #20]
 8000c3c:	697a      	ldr	r2, [r7, #20]
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	429a      	cmp	r2, r3
 8000c42:	dbf1      	blt.n	8000c28 <_write+0x12>
  }
  return len;
 8000c44:	687b      	ldr	r3, [r7, #4]
}
 8000c46:	4618      	mov	r0, r3
 8000c48:	3718      	adds	r7, #24
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	bd80      	pop	{r7, pc}

08000c4e <_close>:

int _close(int file)
{
 8000c4e:	b480      	push	{r7}
 8000c50:	b083      	sub	sp, #12
 8000c52:	af00      	add	r7, sp, #0
 8000c54:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000c56:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c5a:	4618      	mov	r0, r3
 8000c5c:	370c      	adds	r7, #12
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c64:	4770      	bx	lr

08000c66 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c66:	b480      	push	{r7}
 8000c68:	b083      	sub	sp, #12
 8000c6a:	af00      	add	r7, sp, #0
 8000c6c:	6078      	str	r0, [r7, #4]
 8000c6e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000c70:	683b      	ldr	r3, [r7, #0]
 8000c72:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000c76:	605a      	str	r2, [r3, #4]
  return 0;
 8000c78:	2300      	movs	r3, #0
}
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	370c      	adds	r7, #12
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c84:	4770      	bx	lr

08000c86 <_isatty>:

int _isatty(int file)
{
 8000c86:	b480      	push	{r7}
 8000c88:	b083      	sub	sp, #12
 8000c8a:	af00      	add	r7, sp, #0
 8000c8c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000c8e:	2301      	movs	r3, #1
}
 8000c90:	4618      	mov	r0, r3
 8000c92:	370c      	adds	r7, #12
 8000c94:	46bd      	mov	sp, r7
 8000c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9a:	4770      	bx	lr

08000c9c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	b085      	sub	sp, #20
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	60f8      	str	r0, [r7, #12]
 8000ca4:	60b9      	str	r1, [r7, #8]
 8000ca6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000ca8:	2300      	movs	r3, #0
}
 8000caa:	4618      	mov	r0, r3
 8000cac:	3714      	adds	r7, #20
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb4:	4770      	bx	lr
	...

08000cb8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b086      	sub	sp, #24
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000cc0:	4a14      	ldr	r2, [pc, #80]	; (8000d14 <_sbrk+0x5c>)
 8000cc2:	4b15      	ldr	r3, [pc, #84]	; (8000d18 <_sbrk+0x60>)
 8000cc4:	1ad3      	subs	r3, r2, r3
 8000cc6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000cc8:	697b      	ldr	r3, [r7, #20]
 8000cca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ccc:	4b13      	ldr	r3, [pc, #76]	; (8000d1c <_sbrk+0x64>)
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d102      	bne.n	8000cda <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000cd4:	4b11      	ldr	r3, [pc, #68]	; (8000d1c <_sbrk+0x64>)
 8000cd6:	4a12      	ldr	r2, [pc, #72]	; (8000d20 <_sbrk+0x68>)
 8000cd8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000cda:	4b10      	ldr	r3, [pc, #64]	; (8000d1c <_sbrk+0x64>)
 8000cdc:	681a      	ldr	r2, [r3, #0]
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	4413      	add	r3, r2
 8000ce2:	693a      	ldr	r2, [r7, #16]
 8000ce4:	429a      	cmp	r2, r3
 8000ce6:	d207      	bcs.n	8000cf8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ce8:	f003 f914 	bl	8003f14 <__errno>
 8000cec:	4603      	mov	r3, r0
 8000cee:	220c      	movs	r2, #12
 8000cf0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000cf2:	f04f 33ff 	mov.w	r3, #4294967295
 8000cf6:	e009      	b.n	8000d0c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000cf8:	4b08      	ldr	r3, [pc, #32]	; (8000d1c <_sbrk+0x64>)
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000cfe:	4b07      	ldr	r3, [pc, #28]	; (8000d1c <_sbrk+0x64>)
 8000d00:	681a      	ldr	r2, [r3, #0]
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	4413      	add	r3, r2
 8000d06:	4a05      	ldr	r2, [pc, #20]	; (8000d1c <_sbrk+0x64>)
 8000d08:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d0a:	68fb      	ldr	r3, [r7, #12]
}
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	3718      	adds	r7, #24
 8000d10:	46bd      	mov	sp, r7
 8000d12:	bd80      	pop	{r7, pc}
 8000d14:	20018000 	.word	0x20018000
 8000d18:	00000400 	.word	0x00000400
 8000d1c:	20000164 	.word	0x20000164
 8000d20:	20000250 	.word	0x20000250

08000d24 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000d24:	b480      	push	{r7}
 8000d26:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000d28:	4b06      	ldr	r3, [pc, #24]	; (8000d44 <SystemInit+0x20>)
 8000d2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d2e:	4a05      	ldr	r2, [pc, #20]	; (8000d44 <SystemInit+0x20>)
 8000d30:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d34:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000d38:	bf00      	nop
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d40:	4770      	bx	lr
 8000d42:	bf00      	nop
 8000d44:	e000ed00 	.word	0xe000ed00

08000d48 <MX_TIM6_Init>:

TIM_HandleTypeDef htim6;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b084      	sub	sp, #16
 8000d4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d4e:	1d3b      	adds	r3, r7, #4
 8000d50:	2200      	movs	r2, #0
 8000d52:	601a      	str	r2, [r3, #0]
 8000d54:	605a      	str	r2, [r3, #4]
 8000d56:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000d58:	4b14      	ldr	r3, [pc, #80]	; (8000dac <MX_TIM6_Init+0x64>)
 8000d5a:	4a15      	ldr	r2, [pc, #84]	; (8000db0 <MX_TIM6_Init+0x68>)
 8000d5c:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 79;
 8000d5e:	4b13      	ldr	r3, [pc, #76]	; (8000dac <MX_TIM6_Init+0x64>)
 8000d60:	224f      	movs	r2, #79	; 0x4f
 8000d62:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d64:	4b11      	ldr	r3, [pc, #68]	; (8000dac <MX_TIM6_Init+0x64>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8000d6a:	4b10      	ldr	r3, [pc, #64]	; (8000dac <MX_TIM6_Init+0x64>)
 8000d6c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000d70:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d72:	4b0e      	ldr	r3, [pc, #56]	; (8000dac <MX_TIM6_Init+0x64>)
 8000d74:	2200      	movs	r2, #0
 8000d76:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000d78:	480c      	ldr	r0, [pc, #48]	; (8000dac <MX_TIM6_Init+0x64>)
 8000d7a:	f002 f9a0 	bl	80030be <HAL_TIM_Base_Init>
 8000d7e:	4603      	mov	r3, r0
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d001      	beq.n	8000d88 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8000d84:	f7ff fdfe 	bl	8000984 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d88:	2300      	movs	r3, #0
 8000d8a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000d90:	1d3b      	adds	r3, r7, #4
 8000d92:	4619      	mov	r1, r3
 8000d94:	4805      	ldr	r0, [pc, #20]	; (8000dac <MX_TIM6_Init+0x64>)
 8000d96:	f002 faeb 	bl	8003370 <HAL_TIMEx_MasterConfigSynchronization>
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d001      	beq.n	8000da4 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8000da0:	f7ff fdf0 	bl	8000984 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000da4:	bf00      	nop
 8000da6:	3710      	adds	r7, #16
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bd80      	pop	{r7, pc}
 8000dac:	20000168 	.word	0x20000168
 8000db0:	40001000 	.word	0x40001000

08000db4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000db4:	b480      	push	{r7}
 8000db6:	b085      	sub	sp, #20
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	4a0a      	ldr	r2, [pc, #40]	; (8000dec <HAL_TIM_Base_MspInit+0x38>)
 8000dc2:	4293      	cmp	r3, r2
 8000dc4:	d10b      	bne.n	8000dde <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8000dc6:	4b0a      	ldr	r3, [pc, #40]	; (8000df0 <HAL_TIM_Base_MspInit+0x3c>)
 8000dc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000dca:	4a09      	ldr	r2, [pc, #36]	; (8000df0 <HAL_TIM_Base_MspInit+0x3c>)
 8000dcc:	f043 0310 	orr.w	r3, r3, #16
 8000dd0:	6593      	str	r3, [r2, #88]	; 0x58
 8000dd2:	4b07      	ldr	r3, [pc, #28]	; (8000df0 <HAL_TIM_Base_MspInit+0x3c>)
 8000dd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000dd6:	f003 0310 	and.w	r3, r3, #16
 8000dda:	60fb      	str	r3, [r7, #12]
 8000ddc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8000dde:	bf00      	nop
 8000de0:	3714      	adds	r7, #20
 8000de2:	46bd      	mov	sp, r7
 8000de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de8:	4770      	bx	lr
 8000dea:	bf00      	nop
 8000dec:	40001000 	.word	0x40001000
 8000df0:	40021000 	.word	0x40021000

08000df4 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000df8:	4b14      	ldr	r3, [pc, #80]	; (8000e4c <MX_USART2_UART_Init+0x58>)
 8000dfa:	4a15      	ldr	r2, [pc, #84]	; (8000e50 <MX_USART2_UART_Init+0x5c>)
 8000dfc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000dfe:	4b13      	ldr	r3, [pc, #76]	; (8000e4c <MX_USART2_UART_Init+0x58>)
 8000e00:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000e04:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000e06:	4b11      	ldr	r3, [pc, #68]	; (8000e4c <MX_USART2_UART_Init+0x58>)
 8000e08:	2200      	movs	r2, #0
 8000e0a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000e0c:	4b0f      	ldr	r3, [pc, #60]	; (8000e4c <MX_USART2_UART_Init+0x58>)
 8000e0e:	2200      	movs	r2, #0
 8000e10:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000e12:	4b0e      	ldr	r3, [pc, #56]	; (8000e4c <MX_USART2_UART_Init+0x58>)
 8000e14:	2200      	movs	r2, #0
 8000e16:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000e18:	4b0c      	ldr	r3, [pc, #48]	; (8000e4c <MX_USART2_UART_Init+0x58>)
 8000e1a:	220c      	movs	r2, #12
 8000e1c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e1e:	4b0b      	ldr	r3, [pc, #44]	; (8000e4c <MX_USART2_UART_Init+0x58>)
 8000e20:	2200      	movs	r2, #0
 8000e22:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e24:	4b09      	ldr	r3, [pc, #36]	; (8000e4c <MX_USART2_UART_Init+0x58>)
 8000e26:	2200      	movs	r2, #0
 8000e28:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e2a:	4b08      	ldr	r3, [pc, #32]	; (8000e4c <MX_USART2_UART_Init+0x58>)
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e30:	4b06      	ldr	r3, [pc, #24]	; (8000e4c <MX_USART2_UART_Init+0x58>)
 8000e32:	2200      	movs	r2, #0
 8000e34:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000e36:	4805      	ldr	r0, [pc, #20]	; (8000e4c <MX_USART2_UART_Init+0x58>)
 8000e38:	f002 fb22 	bl	8003480 <HAL_UART_Init>
 8000e3c:	4603      	mov	r3, r0
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d001      	beq.n	8000e46 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000e42:	f7ff fd9f 	bl	8000984 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000e46:	bf00      	nop
 8000e48:	bd80      	pop	{r7, pc}
 8000e4a:	bf00      	nop
 8000e4c:	200001b4 	.word	0x200001b4
 8000e50:	40004400 	.word	0x40004400

08000e54 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b0ac      	sub	sp, #176	; 0xb0
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e5c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000e60:	2200      	movs	r2, #0
 8000e62:	601a      	str	r2, [r3, #0]
 8000e64:	605a      	str	r2, [r3, #4]
 8000e66:	609a      	str	r2, [r3, #8]
 8000e68:	60da      	str	r2, [r3, #12]
 8000e6a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e6c:	f107 0314 	add.w	r3, r7, #20
 8000e70:	2288      	movs	r2, #136	; 0x88
 8000e72:	2100      	movs	r1, #0
 8000e74:	4618      	mov	r0, r3
 8000e76:	f003 fa97 	bl	80043a8 <memset>
  if(uartHandle->Instance==USART2)
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	4a21      	ldr	r2, [pc, #132]	; (8000f04 <HAL_UART_MspInit+0xb0>)
 8000e80:	4293      	cmp	r3, r2
 8000e82:	d13b      	bne.n	8000efc <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000e84:	2302      	movs	r3, #2
 8000e86:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000e8c:	f107 0314 	add.w	r3, r7, #20
 8000e90:	4618      	mov	r0, r3
 8000e92:	f001 fbb5 	bl	8002600 <HAL_RCCEx_PeriphCLKConfig>
 8000e96:	4603      	mov	r3, r0
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d001      	beq.n	8000ea0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000e9c:	f7ff fd72 	bl	8000984 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000ea0:	4b19      	ldr	r3, [pc, #100]	; (8000f08 <HAL_UART_MspInit+0xb4>)
 8000ea2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ea4:	4a18      	ldr	r2, [pc, #96]	; (8000f08 <HAL_UART_MspInit+0xb4>)
 8000ea6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000eaa:	6593      	str	r3, [r2, #88]	; 0x58
 8000eac:	4b16      	ldr	r3, [pc, #88]	; (8000f08 <HAL_UART_MspInit+0xb4>)
 8000eae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000eb0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000eb4:	613b      	str	r3, [r7, #16]
 8000eb6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eb8:	4b13      	ldr	r3, [pc, #76]	; (8000f08 <HAL_UART_MspInit+0xb4>)
 8000eba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ebc:	4a12      	ldr	r2, [pc, #72]	; (8000f08 <HAL_UART_MspInit+0xb4>)
 8000ebe:	f043 0301 	orr.w	r3, r3, #1
 8000ec2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ec4:	4b10      	ldr	r3, [pc, #64]	; (8000f08 <HAL_UART_MspInit+0xb4>)
 8000ec6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ec8:	f003 0301 	and.w	r3, r3, #1
 8000ecc:	60fb      	str	r3, [r7, #12]
 8000ece:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000ed0:	230c      	movs	r3, #12
 8000ed2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ed6:	2302      	movs	r3, #2
 8000ed8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000edc:	2300      	movs	r3, #0
 8000ede:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ee2:	2303      	movs	r3, #3
 8000ee4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000ee8:	2307      	movs	r3, #7
 8000eea:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eee:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000ef2:	4619      	mov	r1, r3
 8000ef4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ef8:	f000 fb44 	bl	8001584 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000efc:	bf00      	nop
 8000efe:	37b0      	adds	r7, #176	; 0xb0
 8000f00:	46bd      	mov	sp, r7
 8000f02:	bd80      	pop	{r7, pc}
 8000f04:	40004400 	.word	0x40004400
 8000f08:	40021000 	.word	0x40021000

08000f0c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000f0c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000f44 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000f10:	f7ff ff08 	bl	8000d24 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f14:	480c      	ldr	r0, [pc, #48]	; (8000f48 <LoopForever+0x6>)
  ldr r1, =_edata
 8000f16:	490d      	ldr	r1, [pc, #52]	; (8000f4c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000f18:	4a0d      	ldr	r2, [pc, #52]	; (8000f50 <LoopForever+0xe>)
  movs r3, #0
 8000f1a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f1c:	e002      	b.n	8000f24 <LoopCopyDataInit>

08000f1e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f1e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f20:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f22:	3304      	adds	r3, #4

08000f24 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f24:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f26:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f28:	d3f9      	bcc.n	8000f1e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f2a:	4a0a      	ldr	r2, [pc, #40]	; (8000f54 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000f2c:	4c0a      	ldr	r4, [pc, #40]	; (8000f58 <LoopForever+0x16>)
  movs r3, #0
 8000f2e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f30:	e001      	b.n	8000f36 <LoopFillZerobss>

08000f32 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f32:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f34:	3204      	adds	r2, #4

08000f36 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f36:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f38:	d3fb      	bcc.n	8000f32 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000f3a:	f003 f9a9 	bl	8004290 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000f3e:	f7ff fc9f 	bl	8000880 <main>

08000f42 <LoopForever>:

LoopForever:
    b LoopForever
 8000f42:	e7fe      	b.n	8000f42 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000f44:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000f48:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f4c:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000f50:	08004fc0 	.word	0x08004fc0
  ldr r2, =_sbss
 8000f54:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000f58:	2000024c 	.word	0x2000024c

08000f5c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000f5c:	e7fe      	b.n	8000f5c <ADC1_2_IRQHandler>

08000f5e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f5e:	b580      	push	{r7, lr}
 8000f60:	b082      	sub	sp, #8
 8000f62:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000f64:	2300      	movs	r3, #0
 8000f66:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f68:	2003      	movs	r0, #3
 8000f6a:	f000 f961 	bl	8001230 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000f6e:	200f      	movs	r0, #15
 8000f70:	f000 f80e 	bl	8000f90 <HAL_InitTick>
 8000f74:	4603      	mov	r3, r0
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d002      	beq.n	8000f80 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000f7a:	2301      	movs	r3, #1
 8000f7c:	71fb      	strb	r3, [r7, #7]
 8000f7e:	e001      	b.n	8000f84 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000f80:	f7ff fdd4 	bl	8000b2c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000f84:	79fb      	ldrb	r3, [r7, #7]
}
 8000f86:	4618      	mov	r0, r3
 8000f88:	3708      	adds	r7, #8
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bd80      	pop	{r7, pc}
	...

08000f90 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b084      	sub	sp, #16
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000f9c:	4b17      	ldr	r3, [pc, #92]	; (8000ffc <HAL_InitTick+0x6c>)
 8000f9e:	781b      	ldrb	r3, [r3, #0]
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d023      	beq.n	8000fec <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000fa4:	4b16      	ldr	r3, [pc, #88]	; (8001000 <HAL_InitTick+0x70>)
 8000fa6:	681a      	ldr	r2, [r3, #0]
 8000fa8:	4b14      	ldr	r3, [pc, #80]	; (8000ffc <HAL_InitTick+0x6c>)
 8000faa:	781b      	ldrb	r3, [r3, #0]
 8000fac:	4619      	mov	r1, r3
 8000fae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fb2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000fb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fba:	4618      	mov	r0, r3
 8000fbc:	f000 f96d 	bl	800129a <HAL_SYSTICK_Config>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d10f      	bne.n	8000fe6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	2b0f      	cmp	r3, #15
 8000fca:	d809      	bhi.n	8000fe0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fcc:	2200      	movs	r2, #0
 8000fce:	6879      	ldr	r1, [r7, #4]
 8000fd0:	f04f 30ff 	mov.w	r0, #4294967295
 8000fd4:	f000 f937 	bl	8001246 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000fd8:	4a0a      	ldr	r2, [pc, #40]	; (8001004 <HAL_InitTick+0x74>)
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	6013      	str	r3, [r2, #0]
 8000fde:	e007      	b.n	8000ff0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000fe0:	2301      	movs	r3, #1
 8000fe2:	73fb      	strb	r3, [r7, #15]
 8000fe4:	e004      	b.n	8000ff0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000fe6:	2301      	movs	r3, #1
 8000fe8:	73fb      	strb	r3, [r7, #15]
 8000fea:	e001      	b.n	8000ff0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000fec:	2301      	movs	r3, #1
 8000fee:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000ff0:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	3710      	adds	r7, #16
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	bf00      	nop
 8000ffc:	20000008 	.word	0x20000008
 8001000:	20000000 	.word	0x20000000
 8001004:	20000004 	.word	0x20000004

08001008 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001008:	b480      	push	{r7}
 800100a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800100c:	4b06      	ldr	r3, [pc, #24]	; (8001028 <HAL_IncTick+0x20>)
 800100e:	781b      	ldrb	r3, [r3, #0]
 8001010:	461a      	mov	r2, r3
 8001012:	4b06      	ldr	r3, [pc, #24]	; (800102c <HAL_IncTick+0x24>)
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	4413      	add	r3, r2
 8001018:	4a04      	ldr	r2, [pc, #16]	; (800102c <HAL_IncTick+0x24>)
 800101a:	6013      	str	r3, [r2, #0]
}
 800101c:	bf00      	nop
 800101e:	46bd      	mov	sp, r7
 8001020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001024:	4770      	bx	lr
 8001026:	bf00      	nop
 8001028:	20000008 	.word	0x20000008
 800102c:	20000238 	.word	0x20000238

08001030 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001030:	b480      	push	{r7}
 8001032:	af00      	add	r7, sp, #0
  return uwTick;
 8001034:	4b03      	ldr	r3, [pc, #12]	; (8001044 <HAL_GetTick+0x14>)
 8001036:	681b      	ldr	r3, [r3, #0]
}
 8001038:	4618      	mov	r0, r3
 800103a:	46bd      	mov	sp, r7
 800103c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001040:	4770      	bx	lr
 8001042:	bf00      	nop
 8001044:	20000238 	.word	0x20000238

08001048 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b084      	sub	sp, #16
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001050:	f7ff ffee 	bl	8001030 <HAL_GetTick>
 8001054:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001060:	d005      	beq.n	800106e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001062:	4b0a      	ldr	r3, [pc, #40]	; (800108c <HAL_Delay+0x44>)
 8001064:	781b      	ldrb	r3, [r3, #0]
 8001066:	461a      	mov	r2, r3
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	4413      	add	r3, r2
 800106c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800106e:	bf00      	nop
 8001070:	f7ff ffde 	bl	8001030 <HAL_GetTick>
 8001074:	4602      	mov	r2, r0
 8001076:	68bb      	ldr	r3, [r7, #8]
 8001078:	1ad3      	subs	r3, r2, r3
 800107a:	68fa      	ldr	r2, [r7, #12]
 800107c:	429a      	cmp	r2, r3
 800107e:	d8f7      	bhi.n	8001070 <HAL_Delay+0x28>
  {
  }
}
 8001080:	bf00      	nop
 8001082:	bf00      	nop
 8001084:	3710      	adds	r7, #16
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	20000008 	.word	0x20000008

08001090 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001090:	b480      	push	{r7}
 8001092:	b085      	sub	sp, #20
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	f003 0307 	and.w	r3, r3, #7
 800109e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80010a0:	4b0c      	ldr	r3, [pc, #48]	; (80010d4 <__NVIC_SetPriorityGrouping+0x44>)
 80010a2:	68db      	ldr	r3, [r3, #12]
 80010a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80010a6:	68ba      	ldr	r2, [r7, #8]
 80010a8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80010ac:	4013      	ands	r3, r2
 80010ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80010b4:	68bb      	ldr	r3, [r7, #8]
 80010b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80010b8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80010bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80010c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80010c2:	4a04      	ldr	r2, [pc, #16]	; (80010d4 <__NVIC_SetPriorityGrouping+0x44>)
 80010c4:	68bb      	ldr	r3, [r7, #8]
 80010c6:	60d3      	str	r3, [r2, #12]
}
 80010c8:	bf00      	nop
 80010ca:	3714      	adds	r7, #20
 80010cc:	46bd      	mov	sp, r7
 80010ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d2:	4770      	bx	lr
 80010d4:	e000ed00 	.word	0xe000ed00

080010d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80010d8:	b480      	push	{r7}
 80010da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010dc:	4b04      	ldr	r3, [pc, #16]	; (80010f0 <__NVIC_GetPriorityGrouping+0x18>)
 80010de:	68db      	ldr	r3, [r3, #12]
 80010e0:	0a1b      	lsrs	r3, r3, #8
 80010e2:	f003 0307 	and.w	r3, r3, #7
}
 80010e6:	4618      	mov	r0, r3
 80010e8:	46bd      	mov	sp, r7
 80010ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ee:	4770      	bx	lr
 80010f0:	e000ed00 	.word	0xe000ed00

080010f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010f4:	b480      	push	{r7}
 80010f6:	b083      	sub	sp, #12
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	4603      	mov	r3, r0
 80010fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001102:	2b00      	cmp	r3, #0
 8001104:	db0b      	blt.n	800111e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001106:	79fb      	ldrb	r3, [r7, #7]
 8001108:	f003 021f 	and.w	r2, r3, #31
 800110c:	4907      	ldr	r1, [pc, #28]	; (800112c <__NVIC_EnableIRQ+0x38>)
 800110e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001112:	095b      	lsrs	r3, r3, #5
 8001114:	2001      	movs	r0, #1
 8001116:	fa00 f202 	lsl.w	r2, r0, r2
 800111a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800111e:	bf00      	nop
 8001120:	370c      	adds	r7, #12
 8001122:	46bd      	mov	sp, r7
 8001124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001128:	4770      	bx	lr
 800112a:	bf00      	nop
 800112c:	e000e100 	.word	0xe000e100

08001130 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001130:	b480      	push	{r7}
 8001132:	b083      	sub	sp, #12
 8001134:	af00      	add	r7, sp, #0
 8001136:	4603      	mov	r3, r0
 8001138:	6039      	str	r1, [r7, #0]
 800113a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800113c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001140:	2b00      	cmp	r3, #0
 8001142:	db0a      	blt.n	800115a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001144:	683b      	ldr	r3, [r7, #0]
 8001146:	b2da      	uxtb	r2, r3
 8001148:	490c      	ldr	r1, [pc, #48]	; (800117c <__NVIC_SetPriority+0x4c>)
 800114a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800114e:	0112      	lsls	r2, r2, #4
 8001150:	b2d2      	uxtb	r2, r2
 8001152:	440b      	add	r3, r1
 8001154:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001158:	e00a      	b.n	8001170 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800115a:	683b      	ldr	r3, [r7, #0]
 800115c:	b2da      	uxtb	r2, r3
 800115e:	4908      	ldr	r1, [pc, #32]	; (8001180 <__NVIC_SetPriority+0x50>)
 8001160:	79fb      	ldrb	r3, [r7, #7]
 8001162:	f003 030f 	and.w	r3, r3, #15
 8001166:	3b04      	subs	r3, #4
 8001168:	0112      	lsls	r2, r2, #4
 800116a:	b2d2      	uxtb	r2, r2
 800116c:	440b      	add	r3, r1
 800116e:	761a      	strb	r2, [r3, #24]
}
 8001170:	bf00      	nop
 8001172:	370c      	adds	r7, #12
 8001174:	46bd      	mov	sp, r7
 8001176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117a:	4770      	bx	lr
 800117c:	e000e100 	.word	0xe000e100
 8001180:	e000ed00 	.word	0xe000ed00

08001184 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001184:	b480      	push	{r7}
 8001186:	b089      	sub	sp, #36	; 0x24
 8001188:	af00      	add	r7, sp, #0
 800118a:	60f8      	str	r0, [r7, #12]
 800118c:	60b9      	str	r1, [r7, #8]
 800118e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	f003 0307 	and.w	r3, r3, #7
 8001196:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001198:	69fb      	ldr	r3, [r7, #28]
 800119a:	f1c3 0307 	rsb	r3, r3, #7
 800119e:	2b04      	cmp	r3, #4
 80011a0:	bf28      	it	cs
 80011a2:	2304      	movcs	r3, #4
 80011a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011a6:	69fb      	ldr	r3, [r7, #28]
 80011a8:	3304      	adds	r3, #4
 80011aa:	2b06      	cmp	r3, #6
 80011ac:	d902      	bls.n	80011b4 <NVIC_EncodePriority+0x30>
 80011ae:	69fb      	ldr	r3, [r7, #28]
 80011b0:	3b03      	subs	r3, #3
 80011b2:	e000      	b.n	80011b6 <NVIC_EncodePriority+0x32>
 80011b4:	2300      	movs	r3, #0
 80011b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011b8:	f04f 32ff 	mov.w	r2, #4294967295
 80011bc:	69bb      	ldr	r3, [r7, #24]
 80011be:	fa02 f303 	lsl.w	r3, r2, r3
 80011c2:	43da      	mvns	r2, r3
 80011c4:	68bb      	ldr	r3, [r7, #8]
 80011c6:	401a      	ands	r2, r3
 80011c8:	697b      	ldr	r3, [r7, #20]
 80011ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80011cc:	f04f 31ff 	mov.w	r1, #4294967295
 80011d0:	697b      	ldr	r3, [r7, #20]
 80011d2:	fa01 f303 	lsl.w	r3, r1, r3
 80011d6:	43d9      	mvns	r1, r3
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011dc:	4313      	orrs	r3, r2
         );
}
 80011de:	4618      	mov	r0, r3
 80011e0:	3724      	adds	r7, #36	; 0x24
 80011e2:	46bd      	mov	sp, r7
 80011e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e8:	4770      	bx	lr
	...

080011ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b082      	sub	sp, #8
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	3b01      	subs	r3, #1
 80011f8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80011fc:	d301      	bcc.n	8001202 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80011fe:	2301      	movs	r3, #1
 8001200:	e00f      	b.n	8001222 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001202:	4a0a      	ldr	r2, [pc, #40]	; (800122c <SysTick_Config+0x40>)
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	3b01      	subs	r3, #1
 8001208:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800120a:	210f      	movs	r1, #15
 800120c:	f04f 30ff 	mov.w	r0, #4294967295
 8001210:	f7ff ff8e 	bl	8001130 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001214:	4b05      	ldr	r3, [pc, #20]	; (800122c <SysTick_Config+0x40>)
 8001216:	2200      	movs	r2, #0
 8001218:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800121a:	4b04      	ldr	r3, [pc, #16]	; (800122c <SysTick_Config+0x40>)
 800121c:	2207      	movs	r2, #7
 800121e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001220:	2300      	movs	r3, #0
}
 8001222:	4618      	mov	r0, r3
 8001224:	3708      	adds	r7, #8
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}
 800122a:	bf00      	nop
 800122c:	e000e010 	.word	0xe000e010

08001230 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b082      	sub	sp, #8
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001238:	6878      	ldr	r0, [r7, #4]
 800123a:	f7ff ff29 	bl	8001090 <__NVIC_SetPriorityGrouping>
}
 800123e:	bf00      	nop
 8001240:	3708      	adds	r7, #8
 8001242:	46bd      	mov	sp, r7
 8001244:	bd80      	pop	{r7, pc}

08001246 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001246:	b580      	push	{r7, lr}
 8001248:	b086      	sub	sp, #24
 800124a:	af00      	add	r7, sp, #0
 800124c:	4603      	mov	r3, r0
 800124e:	60b9      	str	r1, [r7, #8]
 8001250:	607a      	str	r2, [r7, #4]
 8001252:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001254:	2300      	movs	r3, #0
 8001256:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001258:	f7ff ff3e 	bl	80010d8 <__NVIC_GetPriorityGrouping>
 800125c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800125e:	687a      	ldr	r2, [r7, #4]
 8001260:	68b9      	ldr	r1, [r7, #8]
 8001262:	6978      	ldr	r0, [r7, #20]
 8001264:	f7ff ff8e 	bl	8001184 <NVIC_EncodePriority>
 8001268:	4602      	mov	r2, r0
 800126a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800126e:	4611      	mov	r1, r2
 8001270:	4618      	mov	r0, r3
 8001272:	f7ff ff5d 	bl	8001130 <__NVIC_SetPriority>
}
 8001276:	bf00      	nop
 8001278:	3718      	adds	r7, #24
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}

0800127e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800127e:	b580      	push	{r7, lr}
 8001280:	b082      	sub	sp, #8
 8001282:	af00      	add	r7, sp, #0
 8001284:	4603      	mov	r3, r0
 8001286:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001288:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800128c:	4618      	mov	r0, r3
 800128e:	f7ff ff31 	bl	80010f4 <__NVIC_EnableIRQ>
}
 8001292:	bf00      	nop
 8001294:	3708      	adds	r7, #8
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}

0800129a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800129a:	b580      	push	{r7, lr}
 800129c:	b082      	sub	sp, #8
 800129e:	af00      	add	r7, sp, #0
 80012a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80012a2:	6878      	ldr	r0, [r7, #4]
 80012a4:	f7ff ffa2 	bl	80011ec <SysTick_Config>
 80012a8:	4603      	mov	r3, r0
}
 80012aa:	4618      	mov	r0, r3
 80012ac:	3708      	adds	r7, #8
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}
	...

080012b4 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80012b4:	b480      	push	{r7}
 80012b6:	b085      	sub	sp, #20
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d101      	bne.n	80012c6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80012c2:	2301      	movs	r3, #1
 80012c4:	e098      	b.n	80013f8 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	461a      	mov	r2, r3
 80012cc:	4b4d      	ldr	r3, [pc, #308]	; (8001404 <HAL_DMA_Init+0x150>)
 80012ce:	429a      	cmp	r2, r3
 80012d0:	d80f      	bhi.n	80012f2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	461a      	mov	r2, r3
 80012d8:	4b4b      	ldr	r3, [pc, #300]	; (8001408 <HAL_DMA_Init+0x154>)
 80012da:	4413      	add	r3, r2
 80012dc:	4a4b      	ldr	r2, [pc, #300]	; (800140c <HAL_DMA_Init+0x158>)
 80012de:	fba2 2303 	umull	r2, r3, r2, r3
 80012e2:	091b      	lsrs	r3, r3, #4
 80012e4:	009a      	lsls	r2, r3, #2
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	4a48      	ldr	r2, [pc, #288]	; (8001410 <HAL_DMA_Init+0x15c>)
 80012ee:	641a      	str	r2, [r3, #64]	; 0x40
 80012f0:	e00e      	b.n	8001310 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	461a      	mov	r2, r3
 80012f8:	4b46      	ldr	r3, [pc, #280]	; (8001414 <HAL_DMA_Init+0x160>)
 80012fa:	4413      	add	r3, r2
 80012fc:	4a43      	ldr	r2, [pc, #268]	; (800140c <HAL_DMA_Init+0x158>)
 80012fe:	fba2 2303 	umull	r2, r3, r2, r3
 8001302:	091b      	lsrs	r3, r3, #4
 8001304:	009a      	lsls	r2, r3, #2
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	4a42      	ldr	r2, [pc, #264]	; (8001418 <HAL_DMA_Init+0x164>)
 800130e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	2202      	movs	r2, #2
 8001314:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8001326:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800132a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001334:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	691b      	ldr	r3, [r3, #16]
 800133a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001340:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	699b      	ldr	r3, [r3, #24]
 8001346:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800134c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	6a1b      	ldr	r3, [r3, #32]
 8001352:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001354:	68fa      	ldr	r2, [r7, #12]
 8001356:	4313      	orrs	r3, r2
 8001358:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	68fa      	ldr	r2, [r7, #12]
 8001360:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	689b      	ldr	r3, [r3, #8]
 8001366:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800136a:	d039      	beq.n	80013e0 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001370:	4a27      	ldr	r2, [pc, #156]	; (8001410 <HAL_DMA_Init+0x15c>)
 8001372:	4293      	cmp	r3, r2
 8001374:	d11a      	bne.n	80013ac <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001376:	4b29      	ldr	r3, [pc, #164]	; (800141c <HAL_DMA_Init+0x168>)
 8001378:	681a      	ldr	r2, [r3, #0]
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800137e:	f003 031c 	and.w	r3, r3, #28
 8001382:	210f      	movs	r1, #15
 8001384:	fa01 f303 	lsl.w	r3, r1, r3
 8001388:	43db      	mvns	r3, r3
 800138a:	4924      	ldr	r1, [pc, #144]	; (800141c <HAL_DMA_Init+0x168>)
 800138c:	4013      	ands	r3, r2
 800138e:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001390:	4b22      	ldr	r3, [pc, #136]	; (800141c <HAL_DMA_Init+0x168>)
 8001392:	681a      	ldr	r2, [r3, #0]
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	6859      	ldr	r1, [r3, #4]
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800139c:	f003 031c 	and.w	r3, r3, #28
 80013a0:	fa01 f303 	lsl.w	r3, r1, r3
 80013a4:	491d      	ldr	r1, [pc, #116]	; (800141c <HAL_DMA_Init+0x168>)
 80013a6:	4313      	orrs	r3, r2
 80013a8:	600b      	str	r3, [r1, #0]
 80013aa:	e019      	b.n	80013e0 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80013ac:	4b1c      	ldr	r3, [pc, #112]	; (8001420 <HAL_DMA_Init+0x16c>)
 80013ae:	681a      	ldr	r2, [r3, #0]
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013b4:	f003 031c 	and.w	r3, r3, #28
 80013b8:	210f      	movs	r1, #15
 80013ba:	fa01 f303 	lsl.w	r3, r1, r3
 80013be:	43db      	mvns	r3, r3
 80013c0:	4917      	ldr	r1, [pc, #92]	; (8001420 <HAL_DMA_Init+0x16c>)
 80013c2:	4013      	ands	r3, r2
 80013c4:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80013c6:	4b16      	ldr	r3, [pc, #88]	; (8001420 <HAL_DMA_Init+0x16c>)
 80013c8:	681a      	ldr	r2, [r3, #0]
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	6859      	ldr	r1, [r3, #4]
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013d2:	f003 031c 	and.w	r3, r3, #28
 80013d6:	fa01 f303 	lsl.w	r3, r1, r3
 80013da:	4911      	ldr	r1, [pc, #68]	; (8001420 <HAL_DMA_Init+0x16c>)
 80013dc:	4313      	orrs	r3, r2
 80013de:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	2200      	movs	r2, #0
 80013e4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	2201      	movs	r2, #1
 80013ea:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	2200      	movs	r2, #0
 80013f2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80013f6:	2300      	movs	r3, #0
}
 80013f8:	4618      	mov	r0, r3
 80013fa:	3714      	adds	r7, #20
 80013fc:	46bd      	mov	sp, r7
 80013fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001402:	4770      	bx	lr
 8001404:	40020407 	.word	0x40020407
 8001408:	bffdfff8 	.word	0xbffdfff8
 800140c:	cccccccd 	.word	0xcccccccd
 8001410:	40020000 	.word	0x40020000
 8001414:	bffdfbf8 	.word	0xbffdfbf8
 8001418:	40020400 	.word	0x40020400
 800141c:	400200a8 	.word	0x400200a8
 8001420:	400204a8 	.word	0x400204a8

08001424 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b084      	sub	sp, #16
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001440:	f003 031c 	and.w	r3, r3, #28
 8001444:	2204      	movs	r2, #4
 8001446:	409a      	lsls	r2, r3
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	4013      	ands	r3, r2
 800144c:	2b00      	cmp	r3, #0
 800144e:	d026      	beq.n	800149e <HAL_DMA_IRQHandler+0x7a>
 8001450:	68bb      	ldr	r3, [r7, #8]
 8001452:	f003 0304 	and.w	r3, r3, #4
 8001456:	2b00      	cmp	r3, #0
 8001458:	d021      	beq.n	800149e <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	f003 0320 	and.w	r3, r3, #32
 8001464:	2b00      	cmp	r3, #0
 8001466:	d107      	bne.n	8001478 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	681a      	ldr	r2, [r3, #0]
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	f022 0204 	bic.w	r2, r2, #4
 8001476:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800147c:	f003 021c 	and.w	r2, r3, #28
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001484:	2104      	movs	r1, #4
 8001486:	fa01 f202 	lsl.w	r2, r1, r2
 800148a:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001490:	2b00      	cmp	r3, #0
 8001492:	d071      	beq.n	8001578 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001498:	6878      	ldr	r0, [r7, #4]
 800149a:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 800149c:	e06c      	b.n	8001578 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014a2:	f003 031c 	and.w	r3, r3, #28
 80014a6:	2202      	movs	r2, #2
 80014a8:	409a      	lsls	r2, r3
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	4013      	ands	r3, r2
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d02e      	beq.n	8001510 <HAL_DMA_IRQHandler+0xec>
 80014b2:	68bb      	ldr	r3, [r7, #8]
 80014b4:	f003 0302 	and.w	r3, r3, #2
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d029      	beq.n	8001510 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	f003 0320 	and.w	r3, r3, #32
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d10b      	bne.n	80014e2 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	681a      	ldr	r2, [r3, #0]
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	f022 020a 	bic.w	r2, r2, #10
 80014d8:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	2201      	movs	r2, #1
 80014de:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014e6:	f003 021c 	and.w	r2, r3, #28
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014ee:	2102      	movs	r1, #2
 80014f0:	fa01 f202 	lsl.w	r2, r1, r2
 80014f4:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	2200      	movs	r2, #0
 80014fa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001502:	2b00      	cmp	r3, #0
 8001504:	d038      	beq.n	8001578 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800150a:	6878      	ldr	r0, [r7, #4]
 800150c:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800150e:	e033      	b.n	8001578 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001514:	f003 031c 	and.w	r3, r3, #28
 8001518:	2208      	movs	r2, #8
 800151a:	409a      	lsls	r2, r3
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	4013      	ands	r3, r2
 8001520:	2b00      	cmp	r3, #0
 8001522:	d02a      	beq.n	800157a <HAL_DMA_IRQHandler+0x156>
 8001524:	68bb      	ldr	r3, [r7, #8]
 8001526:	f003 0308 	and.w	r3, r3, #8
 800152a:	2b00      	cmp	r3, #0
 800152c:	d025      	beq.n	800157a <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	681a      	ldr	r2, [r3, #0]
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	f022 020e 	bic.w	r2, r2, #14
 800153c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001542:	f003 021c 	and.w	r2, r3, #28
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800154a:	2101      	movs	r1, #1
 800154c:	fa01 f202 	lsl.w	r2, r1, r2
 8001550:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	2201      	movs	r2, #1
 8001556:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	2201      	movs	r2, #1
 800155c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	2200      	movs	r2, #0
 8001564:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800156c:	2b00      	cmp	r3, #0
 800156e:	d004      	beq.n	800157a <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001574:	6878      	ldr	r0, [r7, #4]
 8001576:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001578:	bf00      	nop
 800157a:	bf00      	nop
}
 800157c:	3710      	adds	r7, #16
 800157e:	46bd      	mov	sp, r7
 8001580:	bd80      	pop	{r7, pc}
	...

08001584 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001584:	b480      	push	{r7}
 8001586:	b087      	sub	sp, #28
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
 800158c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800158e:	2300      	movs	r3, #0
 8001590:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001592:	e17f      	b.n	8001894 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001594:	683b      	ldr	r3, [r7, #0]
 8001596:	681a      	ldr	r2, [r3, #0]
 8001598:	2101      	movs	r1, #1
 800159a:	697b      	ldr	r3, [r7, #20]
 800159c:	fa01 f303 	lsl.w	r3, r1, r3
 80015a0:	4013      	ands	r3, r2
 80015a2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	f000 8171 	beq.w	800188e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80015ac:	683b      	ldr	r3, [r7, #0]
 80015ae:	685b      	ldr	r3, [r3, #4]
 80015b0:	f003 0303 	and.w	r3, r3, #3
 80015b4:	2b01      	cmp	r3, #1
 80015b6:	d005      	beq.n	80015c4 <HAL_GPIO_Init+0x40>
 80015b8:	683b      	ldr	r3, [r7, #0]
 80015ba:	685b      	ldr	r3, [r3, #4]
 80015bc:	f003 0303 	and.w	r3, r3, #3
 80015c0:	2b02      	cmp	r3, #2
 80015c2:	d130      	bne.n	8001626 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	689b      	ldr	r3, [r3, #8]
 80015c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80015ca:	697b      	ldr	r3, [r7, #20]
 80015cc:	005b      	lsls	r3, r3, #1
 80015ce:	2203      	movs	r2, #3
 80015d0:	fa02 f303 	lsl.w	r3, r2, r3
 80015d4:	43db      	mvns	r3, r3
 80015d6:	693a      	ldr	r2, [r7, #16]
 80015d8:	4013      	ands	r3, r2
 80015da:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80015dc:	683b      	ldr	r3, [r7, #0]
 80015de:	68da      	ldr	r2, [r3, #12]
 80015e0:	697b      	ldr	r3, [r7, #20]
 80015e2:	005b      	lsls	r3, r3, #1
 80015e4:	fa02 f303 	lsl.w	r3, r2, r3
 80015e8:	693a      	ldr	r2, [r7, #16]
 80015ea:	4313      	orrs	r3, r2
 80015ec:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	693a      	ldr	r2, [r7, #16]
 80015f2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	685b      	ldr	r3, [r3, #4]
 80015f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80015fa:	2201      	movs	r2, #1
 80015fc:	697b      	ldr	r3, [r7, #20]
 80015fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001602:	43db      	mvns	r3, r3
 8001604:	693a      	ldr	r2, [r7, #16]
 8001606:	4013      	ands	r3, r2
 8001608:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800160a:	683b      	ldr	r3, [r7, #0]
 800160c:	685b      	ldr	r3, [r3, #4]
 800160e:	091b      	lsrs	r3, r3, #4
 8001610:	f003 0201 	and.w	r2, r3, #1
 8001614:	697b      	ldr	r3, [r7, #20]
 8001616:	fa02 f303 	lsl.w	r3, r2, r3
 800161a:	693a      	ldr	r2, [r7, #16]
 800161c:	4313      	orrs	r3, r2
 800161e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	693a      	ldr	r2, [r7, #16]
 8001624:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001626:	683b      	ldr	r3, [r7, #0]
 8001628:	685b      	ldr	r3, [r3, #4]
 800162a:	f003 0303 	and.w	r3, r3, #3
 800162e:	2b03      	cmp	r3, #3
 8001630:	d118      	bne.n	8001664 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001636:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001638:	2201      	movs	r2, #1
 800163a:	697b      	ldr	r3, [r7, #20]
 800163c:	fa02 f303 	lsl.w	r3, r2, r3
 8001640:	43db      	mvns	r3, r3
 8001642:	693a      	ldr	r2, [r7, #16]
 8001644:	4013      	ands	r3, r2
 8001646:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001648:	683b      	ldr	r3, [r7, #0]
 800164a:	685b      	ldr	r3, [r3, #4]
 800164c:	08db      	lsrs	r3, r3, #3
 800164e:	f003 0201 	and.w	r2, r3, #1
 8001652:	697b      	ldr	r3, [r7, #20]
 8001654:	fa02 f303 	lsl.w	r3, r2, r3
 8001658:	693a      	ldr	r2, [r7, #16]
 800165a:	4313      	orrs	r3, r2
 800165c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	693a      	ldr	r2, [r7, #16]
 8001662:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001664:	683b      	ldr	r3, [r7, #0]
 8001666:	685b      	ldr	r3, [r3, #4]
 8001668:	f003 0303 	and.w	r3, r3, #3
 800166c:	2b03      	cmp	r3, #3
 800166e:	d017      	beq.n	80016a0 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	68db      	ldr	r3, [r3, #12]
 8001674:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001676:	697b      	ldr	r3, [r7, #20]
 8001678:	005b      	lsls	r3, r3, #1
 800167a:	2203      	movs	r2, #3
 800167c:	fa02 f303 	lsl.w	r3, r2, r3
 8001680:	43db      	mvns	r3, r3
 8001682:	693a      	ldr	r2, [r7, #16]
 8001684:	4013      	ands	r3, r2
 8001686:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	689a      	ldr	r2, [r3, #8]
 800168c:	697b      	ldr	r3, [r7, #20]
 800168e:	005b      	lsls	r3, r3, #1
 8001690:	fa02 f303 	lsl.w	r3, r2, r3
 8001694:	693a      	ldr	r2, [r7, #16]
 8001696:	4313      	orrs	r3, r2
 8001698:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	693a      	ldr	r2, [r7, #16]
 800169e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80016a0:	683b      	ldr	r3, [r7, #0]
 80016a2:	685b      	ldr	r3, [r3, #4]
 80016a4:	f003 0303 	and.w	r3, r3, #3
 80016a8:	2b02      	cmp	r3, #2
 80016aa:	d123      	bne.n	80016f4 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80016ac:	697b      	ldr	r3, [r7, #20]
 80016ae:	08da      	lsrs	r2, r3, #3
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	3208      	adds	r2, #8
 80016b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80016b8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80016ba:	697b      	ldr	r3, [r7, #20]
 80016bc:	f003 0307 	and.w	r3, r3, #7
 80016c0:	009b      	lsls	r3, r3, #2
 80016c2:	220f      	movs	r2, #15
 80016c4:	fa02 f303 	lsl.w	r3, r2, r3
 80016c8:	43db      	mvns	r3, r3
 80016ca:	693a      	ldr	r2, [r7, #16]
 80016cc:	4013      	ands	r3, r2
 80016ce:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	691a      	ldr	r2, [r3, #16]
 80016d4:	697b      	ldr	r3, [r7, #20]
 80016d6:	f003 0307 	and.w	r3, r3, #7
 80016da:	009b      	lsls	r3, r3, #2
 80016dc:	fa02 f303 	lsl.w	r3, r2, r3
 80016e0:	693a      	ldr	r2, [r7, #16]
 80016e2:	4313      	orrs	r3, r2
 80016e4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80016e6:	697b      	ldr	r3, [r7, #20]
 80016e8:	08da      	lsrs	r2, r3, #3
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	3208      	adds	r2, #8
 80016ee:	6939      	ldr	r1, [r7, #16]
 80016f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80016fa:	697b      	ldr	r3, [r7, #20]
 80016fc:	005b      	lsls	r3, r3, #1
 80016fe:	2203      	movs	r2, #3
 8001700:	fa02 f303 	lsl.w	r3, r2, r3
 8001704:	43db      	mvns	r3, r3
 8001706:	693a      	ldr	r2, [r7, #16]
 8001708:	4013      	ands	r3, r2
 800170a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	685b      	ldr	r3, [r3, #4]
 8001710:	f003 0203 	and.w	r2, r3, #3
 8001714:	697b      	ldr	r3, [r7, #20]
 8001716:	005b      	lsls	r3, r3, #1
 8001718:	fa02 f303 	lsl.w	r3, r2, r3
 800171c:	693a      	ldr	r2, [r7, #16]
 800171e:	4313      	orrs	r3, r2
 8001720:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	693a      	ldr	r2, [r7, #16]
 8001726:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001728:	683b      	ldr	r3, [r7, #0]
 800172a:	685b      	ldr	r3, [r3, #4]
 800172c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001730:	2b00      	cmp	r3, #0
 8001732:	f000 80ac 	beq.w	800188e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001736:	4b5f      	ldr	r3, [pc, #380]	; (80018b4 <HAL_GPIO_Init+0x330>)
 8001738:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800173a:	4a5e      	ldr	r2, [pc, #376]	; (80018b4 <HAL_GPIO_Init+0x330>)
 800173c:	f043 0301 	orr.w	r3, r3, #1
 8001740:	6613      	str	r3, [r2, #96]	; 0x60
 8001742:	4b5c      	ldr	r3, [pc, #368]	; (80018b4 <HAL_GPIO_Init+0x330>)
 8001744:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001746:	f003 0301 	and.w	r3, r3, #1
 800174a:	60bb      	str	r3, [r7, #8]
 800174c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800174e:	4a5a      	ldr	r2, [pc, #360]	; (80018b8 <HAL_GPIO_Init+0x334>)
 8001750:	697b      	ldr	r3, [r7, #20]
 8001752:	089b      	lsrs	r3, r3, #2
 8001754:	3302      	adds	r3, #2
 8001756:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800175a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800175c:	697b      	ldr	r3, [r7, #20]
 800175e:	f003 0303 	and.w	r3, r3, #3
 8001762:	009b      	lsls	r3, r3, #2
 8001764:	220f      	movs	r2, #15
 8001766:	fa02 f303 	lsl.w	r3, r2, r3
 800176a:	43db      	mvns	r3, r3
 800176c:	693a      	ldr	r2, [r7, #16]
 800176e:	4013      	ands	r3, r2
 8001770:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001778:	d025      	beq.n	80017c6 <HAL_GPIO_Init+0x242>
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	4a4f      	ldr	r2, [pc, #316]	; (80018bc <HAL_GPIO_Init+0x338>)
 800177e:	4293      	cmp	r3, r2
 8001780:	d01f      	beq.n	80017c2 <HAL_GPIO_Init+0x23e>
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	4a4e      	ldr	r2, [pc, #312]	; (80018c0 <HAL_GPIO_Init+0x33c>)
 8001786:	4293      	cmp	r3, r2
 8001788:	d019      	beq.n	80017be <HAL_GPIO_Init+0x23a>
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	4a4d      	ldr	r2, [pc, #308]	; (80018c4 <HAL_GPIO_Init+0x340>)
 800178e:	4293      	cmp	r3, r2
 8001790:	d013      	beq.n	80017ba <HAL_GPIO_Init+0x236>
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	4a4c      	ldr	r2, [pc, #304]	; (80018c8 <HAL_GPIO_Init+0x344>)
 8001796:	4293      	cmp	r3, r2
 8001798:	d00d      	beq.n	80017b6 <HAL_GPIO_Init+0x232>
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	4a4b      	ldr	r2, [pc, #300]	; (80018cc <HAL_GPIO_Init+0x348>)
 800179e:	4293      	cmp	r3, r2
 80017a0:	d007      	beq.n	80017b2 <HAL_GPIO_Init+0x22e>
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	4a4a      	ldr	r2, [pc, #296]	; (80018d0 <HAL_GPIO_Init+0x34c>)
 80017a6:	4293      	cmp	r3, r2
 80017a8:	d101      	bne.n	80017ae <HAL_GPIO_Init+0x22a>
 80017aa:	2306      	movs	r3, #6
 80017ac:	e00c      	b.n	80017c8 <HAL_GPIO_Init+0x244>
 80017ae:	2307      	movs	r3, #7
 80017b0:	e00a      	b.n	80017c8 <HAL_GPIO_Init+0x244>
 80017b2:	2305      	movs	r3, #5
 80017b4:	e008      	b.n	80017c8 <HAL_GPIO_Init+0x244>
 80017b6:	2304      	movs	r3, #4
 80017b8:	e006      	b.n	80017c8 <HAL_GPIO_Init+0x244>
 80017ba:	2303      	movs	r3, #3
 80017bc:	e004      	b.n	80017c8 <HAL_GPIO_Init+0x244>
 80017be:	2302      	movs	r3, #2
 80017c0:	e002      	b.n	80017c8 <HAL_GPIO_Init+0x244>
 80017c2:	2301      	movs	r3, #1
 80017c4:	e000      	b.n	80017c8 <HAL_GPIO_Init+0x244>
 80017c6:	2300      	movs	r3, #0
 80017c8:	697a      	ldr	r2, [r7, #20]
 80017ca:	f002 0203 	and.w	r2, r2, #3
 80017ce:	0092      	lsls	r2, r2, #2
 80017d0:	4093      	lsls	r3, r2
 80017d2:	693a      	ldr	r2, [r7, #16]
 80017d4:	4313      	orrs	r3, r2
 80017d6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80017d8:	4937      	ldr	r1, [pc, #220]	; (80018b8 <HAL_GPIO_Init+0x334>)
 80017da:	697b      	ldr	r3, [r7, #20]
 80017dc:	089b      	lsrs	r3, r3, #2
 80017de:	3302      	adds	r3, #2
 80017e0:	693a      	ldr	r2, [r7, #16]
 80017e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80017e6:	4b3b      	ldr	r3, [pc, #236]	; (80018d4 <HAL_GPIO_Init+0x350>)
 80017e8:	689b      	ldr	r3, [r3, #8]
 80017ea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	43db      	mvns	r3, r3
 80017f0:	693a      	ldr	r2, [r7, #16]
 80017f2:	4013      	ands	r3, r2
 80017f4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	685b      	ldr	r3, [r3, #4]
 80017fa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d003      	beq.n	800180a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001802:	693a      	ldr	r2, [r7, #16]
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	4313      	orrs	r3, r2
 8001808:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800180a:	4a32      	ldr	r2, [pc, #200]	; (80018d4 <HAL_GPIO_Init+0x350>)
 800180c:	693b      	ldr	r3, [r7, #16]
 800180e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001810:	4b30      	ldr	r3, [pc, #192]	; (80018d4 <HAL_GPIO_Init+0x350>)
 8001812:	68db      	ldr	r3, [r3, #12]
 8001814:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	43db      	mvns	r3, r3
 800181a:	693a      	ldr	r2, [r7, #16]
 800181c:	4013      	ands	r3, r2
 800181e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001820:	683b      	ldr	r3, [r7, #0]
 8001822:	685b      	ldr	r3, [r3, #4]
 8001824:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001828:	2b00      	cmp	r3, #0
 800182a:	d003      	beq.n	8001834 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800182c:	693a      	ldr	r2, [r7, #16]
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	4313      	orrs	r3, r2
 8001832:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001834:	4a27      	ldr	r2, [pc, #156]	; (80018d4 <HAL_GPIO_Init+0x350>)
 8001836:	693b      	ldr	r3, [r7, #16]
 8001838:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800183a:	4b26      	ldr	r3, [pc, #152]	; (80018d4 <HAL_GPIO_Init+0x350>)
 800183c:	685b      	ldr	r3, [r3, #4]
 800183e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	43db      	mvns	r3, r3
 8001844:	693a      	ldr	r2, [r7, #16]
 8001846:	4013      	ands	r3, r2
 8001848:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800184a:	683b      	ldr	r3, [r7, #0]
 800184c:	685b      	ldr	r3, [r3, #4]
 800184e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001852:	2b00      	cmp	r3, #0
 8001854:	d003      	beq.n	800185e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001856:	693a      	ldr	r2, [r7, #16]
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	4313      	orrs	r3, r2
 800185c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800185e:	4a1d      	ldr	r2, [pc, #116]	; (80018d4 <HAL_GPIO_Init+0x350>)
 8001860:	693b      	ldr	r3, [r7, #16]
 8001862:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001864:	4b1b      	ldr	r3, [pc, #108]	; (80018d4 <HAL_GPIO_Init+0x350>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	43db      	mvns	r3, r3
 800186e:	693a      	ldr	r2, [r7, #16]
 8001870:	4013      	ands	r3, r2
 8001872:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001874:	683b      	ldr	r3, [r7, #0]
 8001876:	685b      	ldr	r3, [r3, #4]
 8001878:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800187c:	2b00      	cmp	r3, #0
 800187e:	d003      	beq.n	8001888 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001880:	693a      	ldr	r2, [r7, #16]
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	4313      	orrs	r3, r2
 8001886:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001888:	4a12      	ldr	r2, [pc, #72]	; (80018d4 <HAL_GPIO_Init+0x350>)
 800188a:	693b      	ldr	r3, [r7, #16]
 800188c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800188e:	697b      	ldr	r3, [r7, #20]
 8001890:	3301      	adds	r3, #1
 8001892:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001894:	683b      	ldr	r3, [r7, #0]
 8001896:	681a      	ldr	r2, [r3, #0]
 8001898:	697b      	ldr	r3, [r7, #20]
 800189a:	fa22 f303 	lsr.w	r3, r2, r3
 800189e:	2b00      	cmp	r3, #0
 80018a0:	f47f ae78 	bne.w	8001594 <HAL_GPIO_Init+0x10>
  }
}
 80018a4:	bf00      	nop
 80018a6:	bf00      	nop
 80018a8:	371c      	adds	r7, #28
 80018aa:	46bd      	mov	sp, r7
 80018ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b0:	4770      	bx	lr
 80018b2:	bf00      	nop
 80018b4:	40021000 	.word	0x40021000
 80018b8:	40010000 	.word	0x40010000
 80018bc:	48000400 	.word	0x48000400
 80018c0:	48000800 	.word	0x48000800
 80018c4:	48000c00 	.word	0x48000c00
 80018c8:	48001000 	.word	0x48001000
 80018cc:	48001400 	.word	0x48001400
 80018d0:	48001800 	.word	0x48001800
 80018d4:	40010400 	.word	0x40010400

080018d8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80018d8:	b480      	push	{r7}
 80018da:	b085      	sub	sp, #20
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
 80018e0:	460b      	mov	r3, r1
 80018e2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	691a      	ldr	r2, [r3, #16]
 80018e8:	887b      	ldrh	r3, [r7, #2]
 80018ea:	4013      	ands	r3, r2
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d002      	beq.n	80018f6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80018f0:	2301      	movs	r3, #1
 80018f2:	73fb      	strb	r3, [r7, #15]
 80018f4:	e001      	b.n	80018fa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80018f6:	2300      	movs	r3, #0
 80018f8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80018fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80018fc:	4618      	mov	r0, r3
 80018fe:	3714      	adds	r7, #20
 8001900:	46bd      	mov	sp, r7
 8001902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001906:	4770      	bx	lr

08001908 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001908:	b480      	push	{r7}
 800190a:	b083      	sub	sp, #12
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
 8001910:	460b      	mov	r3, r1
 8001912:	807b      	strh	r3, [r7, #2]
 8001914:	4613      	mov	r3, r2
 8001916:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001918:	787b      	ldrb	r3, [r7, #1]
 800191a:	2b00      	cmp	r3, #0
 800191c:	d003      	beq.n	8001926 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800191e:	887a      	ldrh	r2, [r7, #2]
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001924:	e002      	b.n	800192c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001926:	887a      	ldrh	r2, [r7, #2]
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800192c:	bf00      	nop
 800192e:	370c      	adds	r7, #12
 8001930:	46bd      	mov	sp, r7
 8001932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001936:	4770      	bx	lr

08001938 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001938:	b480      	push	{r7}
 800193a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800193c:	4b04      	ldr	r3, [pc, #16]	; (8001950 <HAL_PWREx_GetVoltageRange+0x18>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001944:	4618      	mov	r0, r3
 8001946:	46bd      	mov	sp, r7
 8001948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194c:	4770      	bx	lr
 800194e:	bf00      	nop
 8001950:	40007000 	.word	0x40007000

08001954 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001954:	b480      	push	{r7}
 8001956:	b085      	sub	sp, #20
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001962:	d130      	bne.n	80019c6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001964:	4b23      	ldr	r3, [pc, #140]	; (80019f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800196c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001970:	d038      	beq.n	80019e4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001972:	4b20      	ldr	r3, [pc, #128]	; (80019f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800197a:	4a1e      	ldr	r2, [pc, #120]	; (80019f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800197c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001980:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001982:	4b1d      	ldr	r3, [pc, #116]	; (80019f8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	2232      	movs	r2, #50	; 0x32
 8001988:	fb02 f303 	mul.w	r3, r2, r3
 800198c:	4a1b      	ldr	r2, [pc, #108]	; (80019fc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800198e:	fba2 2303 	umull	r2, r3, r2, r3
 8001992:	0c9b      	lsrs	r3, r3, #18
 8001994:	3301      	adds	r3, #1
 8001996:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001998:	e002      	b.n	80019a0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	3b01      	subs	r3, #1
 800199e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80019a0:	4b14      	ldr	r3, [pc, #80]	; (80019f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80019a2:	695b      	ldr	r3, [r3, #20]
 80019a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80019a8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80019ac:	d102      	bne.n	80019b4 <HAL_PWREx_ControlVoltageScaling+0x60>
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d1f2      	bne.n	800199a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80019b4:	4b0f      	ldr	r3, [pc, #60]	; (80019f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80019b6:	695b      	ldr	r3, [r3, #20]
 80019b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80019bc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80019c0:	d110      	bne.n	80019e4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80019c2:	2303      	movs	r3, #3
 80019c4:	e00f      	b.n	80019e6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80019c6:	4b0b      	ldr	r3, [pc, #44]	; (80019f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80019ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80019d2:	d007      	beq.n	80019e4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80019d4:	4b07      	ldr	r3, [pc, #28]	; (80019f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80019dc:	4a05      	ldr	r2, [pc, #20]	; (80019f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80019de:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80019e2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80019e4:	2300      	movs	r3, #0
}
 80019e6:	4618      	mov	r0, r3
 80019e8:	3714      	adds	r7, #20
 80019ea:	46bd      	mov	sp, r7
 80019ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f0:	4770      	bx	lr
 80019f2:	bf00      	nop
 80019f4:	40007000 	.word	0x40007000
 80019f8:	20000000 	.word	0x20000000
 80019fc:	431bde83 	.word	0x431bde83

08001a00 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b088      	sub	sp, #32
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d101      	bne.n	8001a12 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001a0e:	2301      	movs	r3, #1
 8001a10:	e3ca      	b.n	80021a8 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001a12:	4b97      	ldr	r3, [pc, #604]	; (8001c70 <HAL_RCC_OscConfig+0x270>)
 8001a14:	689b      	ldr	r3, [r3, #8]
 8001a16:	f003 030c 	and.w	r3, r3, #12
 8001a1a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001a1c:	4b94      	ldr	r3, [pc, #592]	; (8001c70 <HAL_RCC_OscConfig+0x270>)
 8001a1e:	68db      	ldr	r3, [r3, #12]
 8001a20:	f003 0303 	and.w	r3, r3, #3
 8001a24:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f003 0310 	and.w	r3, r3, #16
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	f000 80e4 	beq.w	8001bfc <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001a34:	69bb      	ldr	r3, [r7, #24]
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d007      	beq.n	8001a4a <HAL_RCC_OscConfig+0x4a>
 8001a3a:	69bb      	ldr	r3, [r7, #24]
 8001a3c:	2b0c      	cmp	r3, #12
 8001a3e:	f040 808b 	bne.w	8001b58 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001a42:	697b      	ldr	r3, [r7, #20]
 8001a44:	2b01      	cmp	r3, #1
 8001a46:	f040 8087 	bne.w	8001b58 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001a4a:	4b89      	ldr	r3, [pc, #548]	; (8001c70 <HAL_RCC_OscConfig+0x270>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f003 0302 	and.w	r3, r3, #2
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d005      	beq.n	8001a62 <HAL_RCC_OscConfig+0x62>
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	699b      	ldr	r3, [r3, #24]
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d101      	bne.n	8001a62 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001a5e:	2301      	movs	r3, #1
 8001a60:	e3a2      	b.n	80021a8 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	6a1a      	ldr	r2, [r3, #32]
 8001a66:	4b82      	ldr	r3, [pc, #520]	; (8001c70 <HAL_RCC_OscConfig+0x270>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f003 0308 	and.w	r3, r3, #8
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d004      	beq.n	8001a7c <HAL_RCC_OscConfig+0x7c>
 8001a72:	4b7f      	ldr	r3, [pc, #508]	; (8001c70 <HAL_RCC_OscConfig+0x270>)
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001a7a:	e005      	b.n	8001a88 <HAL_RCC_OscConfig+0x88>
 8001a7c:	4b7c      	ldr	r3, [pc, #496]	; (8001c70 <HAL_RCC_OscConfig+0x270>)
 8001a7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001a82:	091b      	lsrs	r3, r3, #4
 8001a84:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001a88:	4293      	cmp	r3, r2
 8001a8a:	d223      	bcs.n	8001ad4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	6a1b      	ldr	r3, [r3, #32]
 8001a90:	4618      	mov	r0, r3
 8001a92:	f000 fd55 	bl	8002540 <RCC_SetFlashLatencyFromMSIRange>
 8001a96:	4603      	mov	r3, r0
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d001      	beq.n	8001aa0 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001a9c:	2301      	movs	r3, #1
 8001a9e:	e383      	b.n	80021a8 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001aa0:	4b73      	ldr	r3, [pc, #460]	; (8001c70 <HAL_RCC_OscConfig+0x270>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	4a72      	ldr	r2, [pc, #456]	; (8001c70 <HAL_RCC_OscConfig+0x270>)
 8001aa6:	f043 0308 	orr.w	r3, r3, #8
 8001aaa:	6013      	str	r3, [r2, #0]
 8001aac:	4b70      	ldr	r3, [pc, #448]	; (8001c70 <HAL_RCC_OscConfig+0x270>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	6a1b      	ldr	r3, [r3, #32]
 8001ab8:	496d      	ldr	r1, [pc, #436]	; (8001c70 <HAL_RCC_OscConfig+0x270>)
 8001aba:	4313      	orrs	r3, r2
 8001abc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001abe:	4b6c      	ldr	r3, [pc, #432]	; (8001c70 <HAL_RCC_OscConfig+0x270>)
 8001ac0:	685b      	ldr	r3, [r3, #4]
 8001ac2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	69db      	ldr	r3, [r3, #28]
 8001aca:	021b      	lsls	r3, r3, #8
 8001acc:	4968      	ldr	r1, [pc, #416]	; (8001c70 <HAL_RCC_OscConfig+0x270>)
 8001ace:	4313      	orrs	r3, r2
 8001ad0:	604b      	str	r3, [r1, #4]
 8001ad2:	e025      	b.n	8001b20 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001ad4:	4b66      	ldr	r3, [pc, #408]	; (8001c70 <HAL_RCC_OscConfig+0x270>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	4a65      	ldr	r2, [pc, #404]	; (8001c70 <HAL_RCC_OscConfig+0x270>)
 8001ada:	f043 0308 	orr.w	r3, r3, #8
 8001ade:	6013      	str	r3, [r2, #0]
 8001ae0:	4b63      	ldr	r3, [pc, #396]	; (8001c70 <HAL_RCC_OscConfig+0x270>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	6a1b      	ldr	r3, [r3, #32]
 8001aec:	4960      	ldr	r1, [pc, #384]	; (8001c70 <HAL_RCC_OscConfig+0x270>)
 8001aee:	4313      	orrs	r3, r2
 8001af0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001af2:	4b5f      	ldr	r3, [pc, #380]	; (8001c70 <HAL_RCC_OscConfig+0x270>)
 8001af4:	685b      	ldr	r3, [r3, #4]
 8001af6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	69db      	ldr	r3, [r3, #28]
 8001afe:	021b      	lsls	r3, r3, #8
 8001b00:	495b      	ldr	r1, [pc, #364]	; (8001c70 <HAL_RCC_OscConfig+0x270>)
 8001b02:	4313      	orrs	r3, r2
 8001b04:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001b06:	69bb      	ldr	r3, [r7, #24]
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d109      	bne.n	8001b20 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	6a1b      	ldr	r3, [r3, #32]
 8001b10:	4618      	mov	r0, r3
 8001b12:	f000 fd15 	bl	8002540 <RCC_SetFlashLatencyFromMSIRange>
 8001b16:	4603      	mov	r3, r0
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d001      	beq.n	8001b20 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001b1c:	2301      	movs	r3, #1
 8001b1e:	e343      	b.n	80021a8 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001b20:	f000 fc4a 	bl	80023b8 <HAL_RCC_GetSysClockFreq>
 8001b24:	4602      	mov	r2, r0
 8001b26:	4b52      	ldr	r3, [pc, #328]	; (8001c70 <HAL_RCC_OscConfig+0x270>)
 8001b28:	689b      	ldr	r3, [r3, #8]
 8001b2a:	091b      	lsrs	r3, r3, #4
 8001b2c:	f003 030f 	and.w	r3, r3, #15
 8001b30:	4950      	ldr	r1, [pc, #320]	; (8001c74 <HAL_RCC_OscConfig+0x274>)
 8001b32:	5ccb      	ldrb	r3, [r1, r3]
 8001b34:	f003 031f 	and.w	r3, r3, #31
 8001b38:	fa22 f303 	lsr.w	r3, r2, r3
 8001b3c:	4a4e      	ldr	r2, [pc, #312]	; (8001c78 <HAL_RCC_OscConfig+0x278>)
 8001b3e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001b40:	4b4e      	ldr	r3, [pc, #312]	; (8001c7c <HAL_RCC_OscConfig+0x27c>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	4618      	mov	r0, r3
 8001b46:	f7ff fa23 	bl	8000f90 <HAL_InitTick>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001b4e:	7bfb      	ldrb	r3, [r7, #15]
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d052      	beq.n	8001bfa <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001b54:	7bfb      	ldrb	r3, [r7, #15]
 8001b56:	e327      	b.n	80021a8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	699b      	ldr	r3, [r3, #24]
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d032      	beq.n	8001bc6 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001b60:	4b43      	ldr	r3, [pc, #268]	; (8001c70 <HAL_RCC_OscConfig+0x270>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	4a42      	ldr	r2, [pc, #264]	; (8001c70 <HAL_RCC_OscConfig+0x270>)
 8001b66:	f043 0301 	orr.w	r3, r3, #1
 8001b6a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001b6c:	f7ff fa60 	bl	8001030 <HAL_GetTick>
 8001b70:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001b72:	e008      	b.n	8001b86 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001b74:	f7ff fa5c 	bl	8001030 <HAL_GetTick>
 8001b78:	4602      	mov	r2, r0
 8001b7a:	693b      	ldr	r3, [r7, #16]
 8001b7c:	1ad3      	subs	r3, r2, r3
 8001b7e:	2b02      	cmp	r3, #2
 8001b80:	d901      	bls.n	8001b86 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001b82:	2303      	movs	r3, #3
 8001b84:	e310      	b.n	80021a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001b86:	4b3a      	ldr	r3, [pc, #232]	; (8001c70 <HAL_RCC_OscConfig+0x270>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	f003 0302 	and.w	r3, r3, #2
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d0f0      	beq.n	8001b74 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001b92:	4b37      	ldr	r3, [pc, #220]	; (8001c70 <HAL_RCC_OscConfig+0x270>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	4a36      	ldr	r2, [pc, #216]	; (8001c70 <HAL_RCC_OscConfig+0x270>)
 8001b98:	f043 0308 	orr.w	r3, r3, #8
 8001b9c:	6013      	str	r3, [r2, #0]
 8001b9e:	4b34      	ldr	r3, [pc, #208]	; (8001c70 <HAL_RCC_OscConfig+0x270>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	6a1b      	ldr	r3, [r3, #32]
 8001baa:	4931      	ldr	r1, [pc, #196]	; (8001c70 <HAL_RCC_OscConfig+0x270>)
 8001bac:	4313      	orrs	r3, r2
 8001bae:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001bb0:	4b2f      	ldr	r3, [pc, #188]	; (8001c70 <HAL_RCC_OscConfig+0x270>)
 8001bb2:	685b      	ldr	r3, [r3, #4]
 8001bb4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	69db      	ldr	r3, [r3, #28]
 8001bbc:	021b      	lsls	r3, r3, #8
 8001bbe:	492c      	ldr	r1, [pc, #176]	; (8001c70 <HAL_RCC_OscConfig+0x270>)
 8001bc0:	4313      	orrs	r3, r2
 8001bc2:	604b      	str	r3, [r1, #4]
 8001bc4:	e01a      	b.n	8001bfc <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001bc6:	4b2a      	ldr	r3, [pc, #168]	; (8001c70 <HAL_RCC_OscConfig+0x270>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	4a29      	ldr	r2, [pc, #164]	; (8001c70 <HAL_RCC_OscConfig+0x270>)
 8001bcc:	f023 0301 	bic.w	r3, r3, #1
 8001bd0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001bd2:	f7ff fa2d 	bl	8001030 <HAL_GetTick>
 8001bd6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001bd8:	e008      	b.n	8001bec <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001bda:	f7ff fa29 	bl	8001030 <HAL_GetTick>
 8001bde:	4602      	mov	r2, r0
 8001be0:	693b      	ldr	r3, [r7, #16]
 8001be2:	1ad3      	subs	r3, r2, r3
 8001be4:	2b02      	cmp	r3, #2
 8001be6:	d901      	bls.n	8001bec <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001be8:	2303      	movs	r3, #3
 8001bea:	e2dd      	b.n	80021a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001bec:	4b20      	ldr	r3, [pc, #128]	; (8001c70 <HAL_RCC_OscConfig+0x270>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	f003 0302 	and.w	r3, r3, #2
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d1f0      	bne.n	8001bda <HAL_RCC_OscConfig+0x1da>
 8001bf8:	e000      	b.n	8001bfc <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001bfa:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f003 0301 	and.w	r3, r3, #1
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d074      	beq.n	8001cf2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001c08:	69bb      	ldr	r3, [r7, #24]
 8001c0a:	2b08      	cmp	r3, #8
 8001c0c:	d005      	beq.n	8001c1a <HAL_RCC_OscConfig+0x21a>
 8001c0e:	69bb      	ldr	r3, [r7, #24]
 8001c10:	2b0c      	cmp	r3, #12
 8001c12:	d10e      	bne.n	8001c32 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001c14:	697b      	ldr	r3, [r7, #20]
 8001c16:	2b03      	cmp	r3, #3
 8001c18:	d10b      	bne.n	8001c32 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c1a:	4b15      	ldr	r3, [pc, #84]	; (8001c70 <HAL_RCC_OscConfig+0x270>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d064      	beq.n	8001cf0 <HAL_RCC_OscConfig+0x2f0>
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	685b      	ldr	r3, [r3, #4]
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d160      	bne.n	8001cf0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001c2e:	2301      	movs	r3, #1
 8001c30:	e2ba      	b.n	80021a8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	685b      	ldr	r3, [r3, #4]
 8001c36:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c3a:	d106      	bne.n	8001c4a <HAL_RCC_OscConfig+0x24a>
 8001c3c:	4b0c      	ldr	r3, [pc, #48]	; (8001c70 <HAL_RCC_OscConfig+0x270>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	4a0b      	ldr	r2, [pc, #44]	; (8001c70 <HAL_RCC_OscConfig+0x270>)
 8001c42:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c46:	6013      	str	r3, [r2, #0]
 8001c48:	e026      	b.n	8001c98 <HAL_RCC_OscConfig+0x298>
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	685b      	ldr	r3, [r3, #4]
 8001c4e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001c52:	d115      	bne.n	8001c80 <HAL_RCC_OscConfig+0x280>
 8001c54:	4b06      	ldr	r3, [pc, #24]	; (8001c70 <HAL_RCC_OscConfig+0x270>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	4a05      	ldr	r2, [pc, #20]	; (8001c70 <HAL_RCC_OscConfig+0x270>)
 8001c5a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c5e:	6013      	str	r3, [r2, #0]
 8001c60:	4b03      	ldr	r3, [pc, #12]	; (8001c70 <HAL_RCC_OscConfig+0x270>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	4a02      	ldr	r2, [pc, #8]	; (8001c70 <HAL_RCC_OscConfig+0x270>)
 8001c66:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c6a:	6013      	str	r3, [r2, #0]
 8001c6c:	e014      	b.n	8001c98 <HAL_RCC_OscConfig+0x298>
 8001c6e:	bf00      	nop
 8001c70:	40021000 	.word	0x40021000
 8001c74:	08004ed0 	.word	0x08004ed0
 8001c78:	20000000 	.word	0x20000000
 8001c7c:	20000004 	.word	0x20000004
 8001c80:	4ba0      	ldr	r3, [pc, #640]	; (8001f04 <HAL_RCC_OscConfig+0x504>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	4a9f      	ldr	r2, [pc, #636]	; (8001f04 <HAL_RCC_OscConfig+0x504>)
 8001c86:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c8a:	6013      	str	r3, [r2, #0]
 8001c8c:	4b9d      	ldr	r3, [pc, #628]	; (8001f04 <HAL_RCC_OscConfig+0x504>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	4a9c      	ldr	r2, [pc, #624]	; (8001f04 <HAL_RCC_OscConfig+0x504>)
 8001c92:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c96:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	685b      	ldr	r3, [r3, #4]
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d013      	beq.n	8001cc8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ca0:	f7ff f9c6 	bl	8001030 <HAL_GetTick>
 8001ca4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001ca6:	e008      	b.n	8001cba <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ca8:	f7ff f9c2 	bl	8001030 <HAL_GetTick>
 8001cac:	4602      	mov	r2, r0
 8001cae:	693b      	ldr	r3, [r7, #16]
 8001cb0:	1ad3      	subs	r3, r2, r3
 8001cb2:	2b64      	cmp	r3, #100	; 0x64
 8001cb4:	d901      	bls.n	8001cba <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001cb6:	2303      	movs	r3, #3
 8001cb8:	e276      	b.n	80021a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001cba:	4b92      	ldr	r3, [pc, #584]	; (8001f04 <HAL_RCC_OscConfig+0x504>)
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d0f0      	beq.n	8001ca8 <HAL_RCC_OscConfig+0x2a8>
 8001cc6:	e014      	b.n	8001cf2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cc8:	f7ff f9b2 	bl	8001030 <HAL_GetTick>
 8001ccc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001cce:	e008      	b.n	8001ce2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001cd0:	f7ff f9ae 	bl	8001030 <HAL_GetTick>
 8001cd4:	4602      	mov	r2, r0
 8001cd6:	693b      	ldr	r3, [r7, #16]
 8001cd8:	1ad3      	subs	r3, r2, r3
 8001cda:	2b64      	cmp	r3, #100	; 0x64
 8001cdc:	d901      	bls.n	8001ce2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001cde:	2303      	movs	r3, #3
 8001ce0:	e262      	b.n	80021a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001ce2:	4b88      	ldr	r3, [pc, #544]	; (8001f04 <HAL_RCC_OscConfig+0x504>)
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d1f0      	bne.n	8001cd0 <HAL_RCC_OscConfig+0x2d0>
 8001cee:	e000      	b.n	8001cf2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cf0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f003 0302 	and.w	r3, r3, #2
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d060      	beq.n	8001dc0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001cfe:	69bb      	ldr	r3, [r7, #24]
 8001d00:	2b04      	cmp	r3, #4
 8001d02:	d005      	beq.n	8001d10 <HAL_RCC_OscConfig+0x310>
 8001d04:	69bb      	ldr	r3, [r7, #24]
 8001d06:	2b0c      	cmp	r3, #12
 8001d08:	d119      	bne.n	8001d3e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001d0a:	697b      	ldr	r3, [r7, #20]
 8001d0c:	2b02      	cmp	r3, #2
 8001d0e:	d116      	bne.n	8001d3e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001d10:	4b7c      	ldr	r3, [pc, #496]	; (8001f04 <HAL_RCC_OscConfig+0x504>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d005      	beq.n	8001d28 <HAL_RCC_OscConfig+0x328>
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	68db      	ldr	r3, [r3, #12]
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d101      	bne.n	8001d28 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001d24:	2301      	movs	r3, #1
 8001d26:	e23f      	b.n	80021a8 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d28:	4b76      	ldr	r3, [pc, #472]	; (8001f04 <HAL_RCC_OscConfig+0x504>)
 8001d2a:	685b      	ldr	r3, [r3, #4]
 8001d2c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	691b      	ldr	r3, [r3, #16]
 8001d34:	061b      	lsls	r3, r3, #24
 8001d36:	4973      	ldr	r1, [pc, #460]	; (8001f04 <HAL_RCC_OscConfig+0x504>)
 8001d38:	4313      	orrs	r3, r2
 8001d3a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001d3c:	e040      	b.n	8001dc0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	68db      	ldr	r3, [r3, #12]
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d023      	beq.n	8001d8e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001d46:	4b6f      	ldr	r3, [pc, #444]	; (8001f04 <HAL_RCC_OscConfig+0x504>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	4a6e      	ldr	r2, [pc, #440]	; (8001f04 <HAL_RCC_OscConfig+0x504>)
 8001d4c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d50:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d52:	f7ff f96d 	bl	8001030 <HAL_GetTick>
 8001d56:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001d58:	e008      	b.n	8001d6c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d5a:	f7ff f969 	bl	8001030 <HAL_GetTick>
 8001d5e:	4602      	mov	r2, r0
 8001d60:	693b      	ldr	r3, [r7, #16]
 8001d62:	1ad3      	subs	r3, r2, r3
 8001d64:	2b02      	cmp	r3, #2
 8001d66:	d901      	bls.n	8001d6c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001d68:	2303      	movs	r3, #3
 8001d6a:	e21d      	b.n	80021a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001d6c:	4b65      	ldr	r3, [pc, #404]	; (8001f04 <HAL_RCC_OscConfig+0x504>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d0f0      	beq.n	8001d5a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d78:	4b62      	ldr	r3, [pc, #392]	; (8001f04 <HAL_RCC_OscConfig+0x504>)
 8001d7a:	685b      	ldr	r3, [r3, #4]
 8001d7c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	691b      	ldr	r3, [r3, #16]
 8001d84:	061b      	lsls	r3, r3, #24
 8001d86:	495f      	ldr	r1, [pc, #380]	; (8001f04 <HAL_RCC_OscConfig+0x504>)
 8001d88:	4313      	orrs	r3, r2
 8001d8a:	604b      	str	r3, [r1, #4]
 8001d8c:	e018      	b.n	8001dc0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d8e:	4b5d      	ldr	r3, [pc, #372]	; (8001f04 <HAL_RCC_OscConfig+0x504>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	4a5c      	ldr	r2, [pc, #368]	; (8001f04 <HAL_RCC_OscConfig+0x504>)
 8001d94:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001d98:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d9a:	f7ff f949 	bl	8001030 <HAL_GetTick>
 8001d9e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001da0:	e008      	b.n	8001db4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001da2:	f7ff f945 	bl	8001030 <HAL_GetTick>
 8001da6:	4602      	mov	r2, r0
 8001da8:	693b      	ldr	r3, [r7, #16]
 8001daa:	1ad3      	subs	r3, r2, r3
 8001dac:	2b02      	cmp	r3, #2
 8001dae:	d901      	bls.n	8001db4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001db0:	2303      	movs	r3, #3
 8001db2:	e1f9      	b.n	80021a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001db4:	4b53      	ldr	r3, [pc, #332]	; (8001f04 <HAL_RCC_OscConfig+0x504>)
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d1f0      	bne.n	8001da2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	f003 0308 	and.w	r3, r3, #8
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d03c      	beq.n	8001e46 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	695b      	ldr	r3, [r3, #20]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d01c      	beq.n	8001e0e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001dd4:	4b4b      	ldr	r3, [pc, #300]	; (8001f04 <HAL_RCC_OscConfig+0x504>)
 8001dd6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001dda:	4a4a      	ldr	r2, [pc, #296]	; (8001f04 <HAL_RCC_OscConfig+0x504>)
 8001ddc:	f043 0301 	orr.w	r3, r3, #1
 8001de0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001de4:	f7ff f924 	bl	8001030 <HAL_GetTick>
 8001de8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001dea:	e008      	b.n	8001dfe <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001dec:	f7ff f920 	bl	8001030 <HAL_GetTick>
 8001df0:	4602      	mov	r2, r0
 8001df2:	693b      	ldr	r3, [r7, #16]
 8001df4:	1ad3      	subs	r3, r2, r3
 8001df6:	2b02      	cmp	r3, #2
 8001df8:	d901      	bls.n	8001dfe <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001dfa:	2303      	movs	r3, #3
 8001dfc:	e1d4      	b.n	80021a8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001dfe:	4b41      	ldr	r3, [pc, #260]	; (8001f04 <HAL_RCC_OscConfig+0x504>)
 8001e00:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001e04:	f003 0302 	and.w	r3, r3, #2
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d0ef      	beq.n	8001dec <HAL_RCC_OscConfig+0x3ec>
 8001e0c:	e01b      	b.n	8001e46 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001e0e:	4b3d      	ldr	r3, [pc, #244]	; (8001f04 <HAL_RCC_OscConfig+0x504>)
 8001e10:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001e14:	4a3b      	ldr	r2, [pc, #236]	; (8001f04 <HAL_RCC_OscConfig+0x504>)
 8001e16:	f023 0301 	bic.w	r3, r3, #1
 8001e1a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e1e:	f7ff f907 	bl	8001030 <HAL_GetTick>
 8001e22:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001e24:	e008      	b.n	8001e38 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e26:	f7ff f903 	bl	8001030 <HAL_GetTick>
 8001e2a:	4602      	mov	r2, r0
 8001e2c:	693b      	ldr	r3, [r7, #16]
 8001e2e:	1ad3      	subs	r3, r2, r3
 8001e30:	2b02      	cmp	r3, #2
 8001e32:	d901      	bls.n	8001e38 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001e34:	2303      	movs	r3, #3
 8001e36:	e1b7      	b.n	80021a8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001e38:	4b32      	ldr	r3, [pc, #200]	; (8001f04 <HAL_RCC_OscConfig+0x504>)
 8001e3a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001e3e:	f003 0302 	and.w	r3, r3, #2
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d1ef      	bne.n	8001e26 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f003 0304 	and.w	r3, r3, #4
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	f000 80a6 	beq.w	8001fa0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e54:	2300      	movs	r3, #0
 8001e56:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001e58:	4b2a      	ldr	r3, [pc, #168]	; (8001f04 <HAL_RCC_OscConfig+0x504>)
 8001e5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e5c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d10d      	bne.n	8001e80 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e64:	4b27      	ldr	r3, [pc, #156]	; (8001f04 <HAL_RCC_OscConfig+0x504>)
 8001e66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e68:	4a26      	ldr	r2, [pc, #152]	; (8001f04 <HAL_RCC_OscConfig+0x504>)
 8001e6a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e6e:	6593      	str	r3, [r2, #88]	; 0x58
 8001e70:	4b24      	ldr	r3, [pc, #144]	; (8001f04 <HAL_RCC_OscConfig+0x504>)
 8001e72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e78:	60bb      	str	r3, [r7, #8]
 8001e7a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001e7c:	2301      	movs	r3, #1
 8001e7e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001e80:	4b21      	ldr	r3, [pc, #132]	; (8001f08 <HAL_RCC_OscConfig+0x508>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d118      	bne.n	8001ebe <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001e8c:	4b1e      	ldr	r3, [pc, #120]	; (8001f08 <HAL_RCC_OscConfig+0x508>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	4a1d      	ldr	r2, [pc, #116]	; (8001f08 <HAL_RCC_OscConfig+0x508>)
 8001e92:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e96:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e98:	f7ff f8ca 	bl	8001030 <HAL_GetTick>
 8001e9c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001e9e:	e008      	b.n	8001eb2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ea0:	f7ff f8c6 	bl	8001030 <HAL_GetTick>
 8001ea4:	4602      	mov	r2, r0
 8001ea6:	693b      	ldr	r3, [r7, #16]
 8001ea8:	1ad3      	subs	r3, r2, r3
 8001eaa:	2b02      	cmp	r3, #2
 8001eac:	d901      	bls.n	8001eb2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001eae:	2303      	movs	r3, #3
 8001eb0:	e17a      	b.n	80021a8 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001eb2:	4b15      	ldr	r3, [pc, #84]	; (8001f08 <HAL_RCC_OscConfig+0x508>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d0f0      	beq.n	8001ea0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	689b      	ldr	r3, [r3, #8]
 8001ec2:	2b01      	cmp	r3, #1
 8001ec4:	d108      	bne.n	8001ed8 <HAL_RCC_OscConfig+0x4d8>
 8001ec6:	4b0f      	ldr	r3, [pc, #60]	; (8001f04 <HAL_RCC_OscConfig+0x504>)
 8001ec8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ecc:	4a0d      	ldr	r2, [pc, #52]	; (8001f04 <HAL_RCC_OscConfig+0x504>)
 8001ece:	f043 0301 	orr.w	r3, r3, #1
 8001ed2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001ed6:	e029      	b.n	8001f2c <HAL_RCC_OscConfig+0x52c>
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	689b      	ldr	r3, [r3, #8]
 8001edc:	2b05      	cmp	r3, #5
 8001ede:	d115      	bne.n	8001f0c <HAL_RCC_OscConfig+0x50c>
 8001ee0:	4b08      	ldr	r3, [pc, #32]	; (8001f04 <HAL_RCC_OscConfig+0x504>)
 8001ee2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ee6:	4a07      	ldr	r2, [pc, #28]	; (8001f04 <HAL_RCC_OscConfig+0x504>)
 8001ee8:	f043 0304 	orr.w	r3, r3, #4
 8001eec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001ef0:	4b04      	ldr	r3, [pc, #16]	; (8001f04 <HAL_RCC_OscConfig+0x504>)
 8001ef2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ef6:	4a03      	ldr	r2, [pc, #12]	; (8001f04 <HAL_RCC_OscConfig+0x504>)
 8001ef8:	f043 0301 	orr.w	r3, r3, #1
 8001efc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001f00:	e014      	b.n	8001f2c <HAL_RCC_OscConfig+0x52c>
 8001f02:	bf00      	nop
 8001f04:	40021000 	.word	0x40021000
 8001f08:	40007000 	.word	0x40007000
 8001f0c:	4b9c      	ldr	r3, [pc, #624]	; (8002180 <HAL_RCC_OscConfig+0x780>)
 8001f0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f12:	4a9b      	ldr	r2, [pc, #620]	; (8002180 <HAL_RCC_OscConfig+0x780>)
 8001f14:	f023 0301 	bic.w	r3, r3, #1
 8001f18:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001f1c:	4b98      	ldr	r3, [pc, #608]	; (8002180 <HAL_RCC_OscConfig+0x780>)
 8001f1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f22:	4a97      	ldr	r2, [pc, #604]	; (8002180 <HAL_RCC_OscConfig+0x780>)
 8001f24:	f023 0304 	bic.w	r3, r3, #4
 8001f28:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	689b      	ldr	r3, [r3, #8]
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d016      	beq.n	8001f62 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f34:	f7ff f87c 	bl	8001030 <HAL_GetTick>
 8001f38:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001f3a:	e00a      	b.n	8001f52 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f3c:	f7ff f878 	bl	8001030 <HAL_GetTick>
 8001f40:	4602      	mov	r2, r0
 8001f42:	693b      	ldr	r3, [r7, #16]
 8001f44:	1ad3      	subs	r3, r2, r3
 8001f46:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d901      	bls.n	8001f52 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001f4e:	2303      	movs	r3, #3
 8001f50:	e12a      	b.n	80021a8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001f52:	4b8b      	ldr	r3, [pc, #556]	; (8002180 <HAL_RCC_OscConfig+0x780>)
 8001f54:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f58:	f003 0302 	and.w	r3, r3, #2
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d0ed      	beq.n	8001f3c <HAL_RCC_OscConfig+0x53c>
 8001f60:	e015      	b.n	8001f8e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f62:	f7ff f865 	bl	8001030 <HAL_GetTick>
 8001f66:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001f68:	e00a      	b.n	8001f80 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f6a:	f7ff f861 	bl	8001030 <HAL_GetTick>
 8001f6e:	4602      	mov	r2, r0
 8001f70:	693b      	ldr	r3, [r7, #16]
 8001f72:	1ad3      	subs	r3, r2, r3
 8001f74:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f78:	4293      	cmp	r3, r2
 8001f7a:	d901      	bls.n	8001f80 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001f7c:	2303      	movs	r3, #3
 8001f7e:	e113      	b.n	80021a8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001f80:	4b7f      	ldr	r3, [pc, #508]	; (8002180 <HAL_RCC_OscConfig+0x780>)
 8001f82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f86:	f003 0302 	and.w	r3, r3, #2
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d1ed      	bne.n	8001f6a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001f8e:	7ffb      	ldrb	r3, [r7, #31]
 8001f90:	2b01      	cmp	r3, #1
 8001f92:	d105      	bne.n	8001fa0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f94:	4b7a      	ldr	r3, [pc, #488]	; (8002180 <HAL_RCC_OscConfig+0x780>)
 8001f96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f98:	4a79      	ldr	r2, [pc, #484]	; (8002180 <HAL_RCC_OscConfig+0x780>)
 8001f9a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001f9e:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	f000 80fe 	beq.w	80021a6 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fae:	2b02      	cmp	r3, #2
 8001fb0:	f040 80d0 	bne.w	8002154 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001fb4:	4b72      	ldr	r3, [pc, #456]	; (8002180 <HAL_RCC_OscConfig+0x780>)
 8001fb6:	68db      	ldr	r3, [r3, #12]
 8001fb8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fba:	697b      	ldr	r3, [r7, #20]
 8001fbc:	f003 0203 	and.w	r2, r3, #3
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fc4:	429a      	cmp	r2, r3
 8001fc6:	d130      	bne.n	800202a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001fc8:	697b      	ldr	r3, [r7, #20]
 8001fca:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fd2:	3b01      	subs	r3, #1
 8001fd4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fd6:	429a      	cmp	r2, r3
 8001fd8:	d127      	bne.n	800202a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001fda:	697b      	ldr	r3, [r7, #20]
 8001fdc:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001fe4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001fe6:	429a      	cmp	r2, r3
 8001fe8:	d11f      	bne.n	800202a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001fea:	697b      	ldr	r3, [r7, #20]
 8001fec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ff0:	687a      	ldr	r2, [r7, #4]
 8001ff2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001ff4:	2a07      	cmp	r2, #7
 8001ff6:	bf14      	ite	ne
 8001ff8:	2201      	movne	r2, #1
 8001ffa:	2200      	moveq	r2, #0
 8001ffc:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001ffe:	4293      	cmp	r3, r2
 8002000:	d113      	bne.n	800202a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002002:	697b      	ldr	r3, [r7, #20]
 8002004:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800200c:	085b      	lsrs	r3, r3, #1
 800200e:	3b01      	subs	r3, #1
 8002010:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002012:	429a      	cmp	r2, r3
 8002014:	d109      	bne.n	800202a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002016:	697b      	ldr	r3, [r7, #20]
 8002018:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002020:	085b      	lsrs	r3, r3, #1
 8002022:	3b01      	subs	r3, #1
 8002024:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002026:	429a      	cmp	r2, r3
 8002028:	d06e      	beq.n	8002108 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800202a:	69bb      	ldr	r3, [r7, #24]
 800202c:	2b0c      	cmp	r3, #12
 800202e:	d069      	beq.n	8002104 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002030:	4b53      	ldr	r3, [pc, #332]	; (8002180 <HAL_RCC_OscConfig+0x780>)
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002038:	2b00      	cmp	r3, #0
 800203a:	d105      	bne.n	8002048 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800203c:	4b50      	ldr	r3, [pc, #320]	; (8002180 <HAL_RCC_OscConfig+0x780>)
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002044:	2b00      	cmp	r3, #0
 8002046:	d001      	beq.n	800204c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002048:	2301      	movs	r3, #1
 800204a:	e0ad      	b.n	80021a8 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800204c:	4b4c      	ldr	r3, [pc, #304]	; (8002180 <HAL_RCC_OscConfig+0x780>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	4a4b      	ldr	r2, [pc, #300]	; (8002180 <HAL_RCC_OscConfig+0x780>)
 8002052:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002056:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002058:	f7fe ffea 	bl	8001030 <HAL_GetTick>
 800205c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800205e:	e008      	b.n	8002072 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002060:	f7fe ffe6 	bl	8001030 <HAL_GetTick>
 8002064:	4602      	mov	r2, r0
 8002066:	693b      	ldr	r3, [r7, #16]
 8002068:	1ad3      	subs	r3, r2, r3
 800206a:	2b02      	cmp	r3, #2
 800206c:	d901      	bls.n	8002072 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800206e:	2303      	movs	r3, #3
 8002070:	e09a      	b.n	80021a8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002072:	4b43      	ldr	r3, [pc, #268]	; (8002180 <HAL_RCC_OscConfig+0x780>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800207a:	2b00      	cmp	r3, #0
 800207c:	d1f0      	bne.n	8002060 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800207e:	4b40      	ldr	r3, [pc, #256]	; (8002180 <HAL_RCC_OscConfig+0x780>)
 8002080:	68da      	ldr	r2, [r3, #12]
 8002082:	4b40      	ldr	r3, [pc, #256]	; (8002184 <HAL_RCC_OscConfig+0x784>)
 8002084:	4013      	ands	r3, r2
 8002086:	687a      	ldr	r2, [r7, #4]
 8002088:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800208a:	687a      	ldr	r2, [r7, #4]
 800208c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800208e:	3a01      	subs	r2, #1
 8002090:	0112      	lsls	r2, r2, #4
 8002092:	4311      	orrs	r1, r2
 8002094:	687a      	ldr	r2, [r7, #4]
 8002096:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002098:	0212      	lsls	r2, r2, #8
 800209a:	4311      	orrs	r1, r2
 800209c:	687a      	ldr	r2, [r7, #4]
 800209e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80020a0:	0852      	lsrs	r2, r2, #1
 80020a2:	3a01      	subs	r2, #1
 80020a4:	0552      	lsls	r2, r2, #21
 80020a6:	4311      	orrs	r1, r2
 80020a8:	687a      	ldr	r2, [r7, #4]
 80020aa:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80020ac:	0852      	lsrs	r2, r2, #1
 80020ae:	3a01      	subs	r2, #1
 80020b0:	0652      	lsls	r2, r2, #25
 80020b2:	4311      	orrs	r1, r2
 80020b4:	687a      	ldr	r2, [r7, #4]
 80020b6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80020b8:	0912      	lsrs	r2, r2, #4
 80020ba:	0452      	lsls	r2, r2, #17
 80020bc:	430a      	orrs	r2, r1
 80020be:	4930      	ldr	r1, [pc, #192]	; (8002180 <HAL_RCC_OscConfig+0x780>)
 80020c0:	4313      	orrs	r3, r2
 80020c2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80020c4:	4b2e      	ldr	r3, [pc, #184]	; (8002180 <HAL_RCC_OscConfig+0x780>)
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	4a2d      	ldr	r2, [pc, #180]	; (8002180 <HAL_RCC_OscConfig+0x780>)
 80020ca:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80020ce:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80020d0:	4b2b      	ldr	r3, [pc, #172]	; (8002180 <HAL_RCC_OscConfig+0x780>)
 80020d2:	68db      	ldr	r3, [r3, #12]
 80020d4:	4a2a      	ldr	r2, [pc, #168]	; (8002180 <HAL_RCC_OscConfig+0x780>)
 80020d6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80020da:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80020dc:	f7fe ffa8 	bl	8001030 <HAL_GetTick>
 80020e0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80020e2:	e008      	b.n	80020f6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020e4:	f7fe ffa4 	bl	8001030 <HAL_GetTick>
 80020e8:	4602      	mov	r2, r0
 80020ea:	693b      	ldr	r3, [r7, #16]
 80020ec:	1ad3      	subs	r3, r2, r3
 80020ee:	2b02      	cmp	r3, #2
 80020f0:	d901      	bls.n	80020f6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80020f2:	2303      	movs	r3, #3
 80020f4:	e058      	b.n	80021a8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80020f6:	4b22      	ldr	r3, [pc, #136]	; (8002180 <HAL_RCC_OscConfig+0x780>)
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d0f0      	beq.n	80020e4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002102:	e050      	b.n	80021a6 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002104:	2301      	movs	r3, #1
 8002106:	e04f      	b.n	80021a8 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002108:	4b1d      	ldr	r3, [pc, #116]	; (8002180 <HAL_RCC_OscConfig+0x780>)
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002110:	2b00      	cmp	r3, #0
 8002112:	d148      	bne.n	80021a6 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002114:	4b1a      	ldr	r3, [pc, #104]	; (8002180 <HAL_RCC_OscConfig+0x780>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	4a19      	ldr	r2, [pc, #100]	; (8002180 <HAL_RCC_OscConfig+0x780>)
 800211a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800211e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002120:	4b17      	ldr	r3, [pc, #92]	; (8002180 <HAL_RCC_OscConfig+0x780>)
 8002122:	68db      	ldr	r3, [r3, #12]
 8002124:	4a16      	ldr	r2, [pc, #88]	; (8002180 <HAL_RCC_OscConfig+0x780>)
 8002126:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800212a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800212c:	f7fe ff80 	bl	8001030 <HAL_GetTick>
 8002130:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002132:	e008      	b.n	8002146 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002134:	f7fe ff7c 	bl	8001030 <HAL_GetTick>
 8002138:	4602      	mov	r2, r0
 800213a:	693b      	ldr	r3, [r7, #16]
 800213c:	1ad3      	subs	r3, r2, r3
 800213e:	2b02      	cmp	r3, #2
 8002140:	d901      	bls.n	8002146 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002142:	2303      	movs	r3, #3
 8002144:	e030      	b.n	80021a8 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002146:	4b0e      	ldr	r3, [pc, #56]	; (8002180 <HAL_RCC_OscConfig+0x780>)
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800214e:	2b00      	cmp	r3, #0
 8002150:	d0f0      	beq.n	8002134 <HAL_RCC_OscConfig+0x734>
 8002152:	e028      	b.n	80021a6 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002154:	69bb      	ldr	r3, [r7, #24]
 8002156:	2b0c      	cmp	r3, #12
 8002158:	d023      	beq.n	80021a2 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800215a:	4b09      	ldr	r3, [pc, #36]	; (8002180 <HAL_RCC_OscConfig+0x780>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	4a08      	ldr	r2, [pc, #32]	; (8002180 <HAL_RCC_OscConfig+0x780>)
 8002160:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002164:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002166:	f7fe ff63 	bl	8001030 <HAL_GetTick>
 800216a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800216c:	e00c      	b.n	8002188 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800216e:	f7fe ff5f 	bl	8001030 <HAL_GetTick>
 8002172:	4602      	mov	r2, r0
 8002174:	693b      	ldr	r3, [r7, #16]
 8002176:	1ad3      	subs	r3, r2, r3
 8002178:	2b02      	cmp	r3, #2
 800217a:	d905      	bls.n	8002188 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 800217c:	2303      	movs	r3, #3
 800217e:	e013      	b.n	80021a8 <HAL_RCC_OscConfig+0x7a8>
 8002180:	40021000 	.word	0x40021000
 8002184:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002188:	4b09      	ldr	r3, [pc, #36]	; (80021b0 <HAL_RCC_OscConfig+0x7b0>)
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002190:	2b00      	cmp	r3, #0
 8002192:	d1ec      	bne.n	800216e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002194:	4b06      	ldr	r3, [pc, #24]	; (80021b0 <HAL_RCC_OscConfig+0x7b0>)
 8002196:	68da      	ldr	r2, [r3, #12]
 8002198:	4905      	ldr	r1, [pc, #20]	; (80021b0 <HAL_RCC_OscConfig+0x7b0>)
 800219a:	4b06      	ldr	r3, [pc, #24]	; (80021b4 <HAL_RCC_OscConfig+0x7b4>)
 800219c:	4013      	ands	r3, r2
 800219e:	60cb      	str	r3, [r1, #12]
 80021a0:	e001      	b.n	80021a6 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80021a2:	2301      	movs	r3, #1
 80021a4:	e000      	b.n	80021a8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80021a6:	2300      	movs	r3, #0
}
 80021a8:	4618      	mov	r0, r3
 80021aa:	3720      	adds	r7, #32
 80021ac:	46bd      	mov	sp, r7
 80021ae:	bd80      	pop	{r7, pc}
 80021b0:	40021000 	.word	0x40021000
 80021b4:	feeefffc 	.word	0xfeeefffc

080021b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b084      	sub	sp, #16
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
 80021c0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d101      	bne.n	80021cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80021c8:	2301      	movs	r3, #1
 80021ca:	e0e7      	b.n	800239c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80021cc:	4b75      	ldr	r3, [pc, #468]	; (80023a4 <HAL_RCC_ClockConfig+0x1ec>)
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f003 0307 	and.w	r3, r3, #7
 80021d4:	683a      	ldr	r2, [r7, #0]
 80021d6:	429a      	cmp	r2, r3
 80021d8:	d910      	bls.n	80021fc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021da:	4b72      	ldr	r3, [pc, #456]	; (80023a4 <HAL_RCC_ClockConfig+0x1ec>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f023 0207 	bic.w	r2, r3, #7
 80021e2:	4970      	ldr	r1, [pc, #448]	; (80023a4 <HAL_RCC_ClockConfig+0x1ec>)
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	4313      	orrs	r3, r2
 80021e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80021ea:	4b6e      	ldr	r3, [pc, #440]	; (80023a4 <HAL_RCC_ClockConfig+0x1ec>)
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f003 0307 	and.w	r3, r3, #7
 80021f2:	683a      	ldr	r2, [r7, #0]
 80021f4:	429a      	cmp	r2, r3
 80021f6:	d001      	beq.n	80021fc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80021f8:	2301      	movs	r3, #1
 80021fa:	e0cf      	b.n	800239c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f003 0302 	and.w	r3, r3, #2
 8002204:	2b00      	cmp	r3, #0
 8002206:	d010      	beq.n	800222a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	689a      	ldr	r2, [r3, #8]
 800220c:	4b66      	ldr	r3, [pc, #408]	; (80023a8 <HAL_RCC_ClockConfig+0x1f0>)
 800220e:	689b      	ldr	r3, [r3, #8]
 8002210:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002214:	429a      	cmp	r2, r3
 8002216:	d908      	bls.n	800222a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002218:	4b63      	ldr	r3, [pc, #396]	; (80023a8 <HAL_RCC_ClockConfig+0x1f0>)
 800221a:	689b      	ldr	r3, [r3, #8]
 800221c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	689b      	ldr	r3, [r3, #8]
 8002224:	4960      	ldr	r1, [pc, #384]	; (80023a8 <HAL_RCC_ClockConfig+0x1f0>)
 8002226:	4313      	orrs	r3, r2
 8002228:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f003 0301 	and.w	r3, r3, #1
 8002232:	2b00      	cmp	r3, #0
 8002234:	d04c      	beq.n	80022d0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	685b      	ldr	r3, [r3, #4]
 800223a:	2b03      	cmp	r3, #3
 800223c:	d107      	bne.n	800224e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800223e:	4b5a      	ldr	r3, [pc, #360]	; (80023a8 <HAL_RCC_ClockConfig+0x1f0>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002246:	2b00      	cmp	r3, #0
 8002248:	d121      	bne.n	800228e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800224a:	2301      	movs	r3, #1
 800224c:	e0a6      	b.n	800239c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	685b      	ldr	r3, [r3, #4]
 8002252:	2b02      	cmp	r3, #2
 8002254:	d107      	bne.n	8002266 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002256:	4b54      	ldr	r3, [pc, #336]	; (80023a8 <HAL_RCC_ClockConfig+0x1f0>)
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800225e:	2b00      	cmp	r3, #0
 8002260:	d115      	bne.n	800228e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002262:	2301      	movs	r3, #1
 8002264:	e09a      	b.n	800239c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	685b      	ldr	r3, [r3, #4]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d107      	bne.n	800227e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800226e:	4b4e      	ldr	r3, [pc, #312]	; (80023a8 <HAL_RCC_ClockConfig+0x1f0>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f003 0302 	and.w	r3, r3, #2
 8002276:	2b00      	cmp	r3, #0
 8002278:	d109      	bne.n	800228e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800227a:	2301      	movs	r3, #1
 800227c:	e08e      	b.n	800239c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800227e:	4b4a      	ldr	r3, [pc, #296]	; (80023a8 <HAL_RCC_ClockConfig+0x1f0>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002286:	2b00      	cmp	r3, #0
 8002288:	d101      	bne.n	800228e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800228a:	2301      	movs	r3, #1
 800228c:	e086      	b.n	800239c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800228e:	4b46      	ldr	r3, [pc, #280]	; (80023a8 <HAL_RCC_ClockConfig+0x1f0>)
 8002290:	689b      	ldr	r3, [r3, #8]
 8002292:	f023 0203 	bic.w	r2, r3, #3
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	685b      	ldr	r3, [r3, #4]
 800229a:	4943      	ldr	r1, [pc, #268]	; (80023a8 <HAL_RCC_ClockConfig+0x1f0>)
 800229c:	4313      	orrs	r3, r2
 800229e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80022a0:	f7fe fec6 	bl	8001030 <HAL_GetTick>
 80022a4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022a6:	e00a      	b.n	80022be <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022a8:	f7fe fec2 	bl	8001030 <HAL_GetTick>
 80022ac:	4602      	mov	r2, r0
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	1ad3      	subs	r3, r2, r3
 80022b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80022b6:	4293      	cmp	r3, r2
 80022b8:	d901      	bls.n	80022be <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80022ba:	2303      	movs	r3, #3
 80022bc:	e06e      	b.n	800239c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022be:	4b3a      	ldr	r3, [pc, #232]	; (80023a8 <HAL_RCC_ClockConfig+0x1f0>)
 80022c0:	689b      	ldr	r3, [r3, #8]
 80022c2:	f003 020c 	and.w	r2, r3, #12
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	685b      	ldr	r3, [r3, #4]
 80022ca:	009b      	lsls	r3, r3, #2
 80022cc:	429a      	cmp	r2, r3
 80022ce:	d1eb      	bne.n	80022a8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f003 0302 	and.w	r3, r3, #2
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d010      	beq.n	80022fe <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	689a      	ldr	r2, [r3, #8]
 80022e0:	4b31      	ldr	r3, [pc, #196]	; (80023a8 <HAL_RCC_ClockConfig+0x1f0>)
 80022e2:	689b      	ldr	r3, [r3, #8]
 80022e4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80022e8:	429a      	cmp	r2, r3
 80022ea:	d208      	bcs.n	80022fe <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80022ec:	4b2e      	ldr	r3, [pc, #184]	; (80023a8 <HAL_RCC_ClockConfig+0x1f0>)
 80022ee:	689b      	ldr	r3, [r3, #8]
 80022f0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	689b      	ldr	r3, [r3, #8]
 80022f8:	492b      	ldr	r1, [pc, #172]	; (80023a8 <HAL_RCC_ClockConfig+0x1f0>)
 80022fa:	4313      	orrs	r3, r2
 80022fc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80022fe:	4b29      	ldr	r3, [pc, #164]	; (80023a4 <HAL_RCC_ClockConfig+0x1ec>)
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f003 0307 	and.w	r3, r3, #7
 8002306:	683a      	ldr	r2, [r7, #0]
 8002308:	429a      	cmp	r2, r3
 800230a:	d210      	bcs.n	800232e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800230c:	4b25      	ldr	r3, [pc, #148]	; (80023a4 <HAL_RCC_ClockConfig+0x1ec>)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f023 0207 	bic.w	r2, r3, #7
 8002314:	4923      	ldr	r1, [pc, #140]	; (80023a4 <HAL_RCC_ClockConfig+0x1ec>)
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	4313      	orrs	r3, r2
 800231a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800231c:	4b21      	ldr	r3, [pc, #132]	; (80023a4 <HAL_RCC_ClockConfig+0x1ec>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f003 0307 	and.w	r3, r3, #7
 8002324:	683a      	ldr	r2, [r7, #0]
 8002326:	429a      	cmp	r2, r3
 8002328:	d001      	beq.n	800232e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800232a:	2301      	movs	r3, #1
 800232c:	e036      	b.n	800239c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f003 0304 	and.w	r3, r3, #4
 8002336:	2b00      	cmp	r3, #0
 8002338:	d008      	beq.n	800234c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800233a:	4b1b      	ldr	r3, [pc, #108]	; (80023a8 <HAL_RCC_ClockConfig+0x1f0>)
 800233c:	689b      	ldr	r3, [r3, #8]
 800233e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	68db      	ldr	r3, [r3, #12]
 8002346:	4918      	ldr	r1, [pc, #96]	; (80023a8 <HAL_RCC_ClockConfig+0x1f0>)
 8002348:	4313      	orrs	r3, r2
 800234a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f003 0308 	and.w	r3, r3, #8
 8002354:	2b00      	cmp	r3, #0
 8002356:	d009      	beq.n	800236c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002358:	4b13      	ldr	r3, [pc, #76]	; (80023a8 <HAL_RCC_ClockConfig+0x1f0>)
 800235a:	689b      	ldr	r3, [r3, #8]
 800235c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	691b      	ldr	r3, [r3, #16]
 8002364:	00db      	lsls	r3, r3, #3
 8002366:	4910      	ldr	r1, [pc, #64]	; (80023a8 <HAL_RCC_ClockConfig+0x1f0>)
 8002368:	4313      	orrs	r3, r2
 800236a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800236c:	f000 f824 	bl	80023b8 <HAL_RCC_GetSysClockFreq>
 8002370:	4602      	mov	r2, r0
 8002372:	4b0d      	ldr	r3, [pc, #52]	; (80023a8 <HAL_RCC_ClockConfig+0x1f0>)
 8002374:	689b      	ldr	r3, [r3, #8]
 8002376:	091b      	lsrs	r3, r3, #4
 8002378:	f003 030f 	and.w	r3, r3, #15
 800237c:	490b      	ldr	r1, [pc, #44]	; (80023ac <HAL_RCC_ClockConfig+0x1f4>)
 800237e:	5ccb      	ldrb	r3, [r1, r3]
 8002380:	f003 031f 	and.w	r3, r3, #31
 8002384:	fa22 f303 	lsr.w	r3, r2, r3
 8002388:	4a09      	ldr	r2, [pc, #36]	; (80023b0 <HAL_RCC_ClockConfig+0x1f8>)
 800238a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800238c:	4b09      	ldr	r3, [pc, #36]	; (80023b4 <HAL_RCC_ClockConfig+0x1fc>)
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	4618      	mov	r0, r3
 8002392:	f7fe fdfd 	bl	8000f90 <HAL_InitTick>
 8002396:	4603      	mov	r3, r0
 8002398:	72fb      	strb	r3, [r7, #11]

  return status;
 800239a:	7afb      	ldrb	r3, [r7, #11]
}
 800239c:	4618      	mov	r0, r3
 800239e:	3710      	adds	r7, #16
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bd80      	pop	{r7, pc}
 80023a4:	40022000 	.word	0x40022000
 80023a8:	40021000 	.word	0x40021000
 80023ac:	08004ed0 	.word	0x08004ed0
 80023b0:	20000000 	.word	0x20000000
 80023b4:	20000004 	.word	0x20000004

080023b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80023b8:	b480      	push	{r7}
 80023ba:	b089      	sub	sp, #36	; 0x24
 80023bc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80023be:	2300      	movs	r3, #0
 80023c0:	61fb      	str	r3, [r7, #28]
 80023c2:	2300      	movs	r3, #0
 80023c4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80023c6:	4b3e      	ldr	r3, [pc, #248]	; (80024c0 <HAL_RCC_GetSysClockFreq+0x108>)
 80023c8:	689b      	ldr	r3, [r3, #8]
 80023ca:	f003 030c 	and.w	r3, r3, #12
 80023ce:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80023d0:	4b3b      	ldr	r3, [pc, #236]	; (80024c0 <HAL_RCC_GetSysClockFreq+0x108>)
 80023d2:	68db      	ldr	r3, [r3, #12]
 80023d4:	f003 0303 	and.w	r3, r3, #3
 80023d8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80023da:	693b      	ldr	r3, [r7, #16]
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d005      	beq.n	80023ec <HAL_RCC_GetSysClockFreq+0x34>
 80023e0:	693b      	ldr	r3, [r7, #16]
 80023e2:	2b0c      	cmp	r3, #12
 80023e4:	d121      	bne.n	800242a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	2b01      	cmp	r3, #1
 80023ea:	d11e      	bne.n	800242a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80023ec:	4b34      	ldr	r3, [pc, #208]	; (80024c0 <HAL_RCC_GetSysClockFreq+0x108>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f003 0308 	and.w	r3, r3, #8
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d107      	bne.n	8002408 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80023f8:	4b31      	ldr	r3, [pc, #196]	; (80024c0 <HAL_RCC_GetSysClockFreq+0x108>)
 80023fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80023fe:	0a1b      	lsrs	r3, r3, #8
 8002400:	f003 030f 	and.w	r3, r3, #15
 8002404:	61fb      	str	r3, [r7, #28]
 8002406:	e005      	b.n	8002414 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002408:	4b2d      	ldr	r3, [pc, #180]	; (80024c0 <HAL_RCC_GetSysClockFreq+0x108>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	091b      	lsrs	r3, r3, #4
 800240e:	f003 030f 	and.w	r3, r3, #15
 8002412:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002414:	4a2b      	ldr	r2, [pc, #172]	; (80024c4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002416:	69fb      	ldr	r3, [r7, #28]
 8002418:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800241c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800241e:	693b      	ldr	r3, [r7, #16]
 8002420:	2b00      	cmp	r3, #0
 8002422:	d10d      	bne.n	8002440 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002424:	69fb      	ldr	r3, [r7, #28]
 8002426:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002428:	e00a      	b.n	8002440 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800242a:	693b      	ldr	r3, [r7, #16]
 800242c:	2b04      	cmp	r3, #4
 800242e:	d102      	bne.n	8002436 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002430:	4b25      	ldr	r3, [pc, #148]	; (80024c8 <HAL_RCC_GetSysClockFreq+0x110>)
 8002432:	61bb      	str	r3, [r7, #24]
 8002434:	e004      	b.n	8002440 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002436:	693b      	ldr	r3, [r7, #16]
 8002438:	2b08      	cmp	r3, #8
 800243a:	d101      	bne.n	8002440 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800243c:	4b23      	ldr	r3, [pc, #140]	; (80024cc <HAL_RCC_GetSysClockFreq+0x114>)
 800243e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002440:	693b      	ldr	r3, [r7, #16]
 8002442:	2b0c      	cmp	r3, #12
 8002444:	d134      	bne.n	80024b0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002446:	4b1e      	ldr	r3, [pc, #120]	; (80024c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002448:	68db      	ldr	r3, [r3, #12]
 800244a:	f003 0303 	and.w	r3, r3, #3
 800244e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002450:	68bb      	ldr	r3, [r7, #8]
 8002452:	2b02      	cmp	r3, #2
 8002454:	d003      	beq.n	800245e <HAL_RCC_GetSysClockFreq+0xa6>
 8002456:	68bb      	ldr	r3, [r7, #8]
 8002458:	2b03      	cmp	r3, #3
 800245a:	d003      	beq.n	8002464 <HAL_RCC_GetSysClockFreq+0xac>
 800245c:	e005      	b.n	800246a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800245e:	4b1a      	ldr	r3, [pc, #104]	; (80024c8 <HAL_RCC_GetSysClockFreq+0x110>)
 8002460:	617b      	str	r3, [r7, #20]
      break;
 8002462:	e005      	b.n	8002470 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002464:	4b19      	ldr	r3, [pc, #100]	; (80024cc <HAL_RCC_GetSysClockFreq+0x114>)
 8002466:	617b      	str	r3, [r7, #20]
      break;
 8002468:	e002      	b.n	8002470 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800246a:	69fb      	ldr	r3, [r7, #28]
 800246c:	617b      	str	r3, [r7, #20]
      break;
 800246e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002470:	4b13      	ldr	r3, [pc, #76]	; (80024c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002472:	68db      	ldr	r3, [r3, #12]
 8002474:	091b      	lsrs	r3, r3, #4
 8002476:	f003 0307 	and.w	r3, r3, #7
 800247a:	3301      	adds	r3, #1
 800247c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800247e:	4b10      	ldr	r3, [pc, #64]	; (80024c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002480:	68db      	ldr	r3, [r3, #12]
 8002482:	0a1b      	lsrs	r3, r3, #8
 8002484:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002488:	697a      	ldr	r2, [r7, #20]
 800248a:	fb03 f202 	mul.w	r2, r3, r2
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	fbb2 f3f3 	udiv	r3, r2, r3
 8002494:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002496:	4b0a      	ldr	r3, [pc, #40]	; (80024c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002498:	68db      	ldr	r3, [r3, #12]
 800249a:	0e5b      	lsrs	r3, r3, #25
 800249c:	f003 0303 	and.w	r3, r3, #3
 80024a0:	3301      	adds	r3, #1
 80024a2:	005b      	lsls	r3, r3, #1
 80024a4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80024a6:	697a      	ldr	r2, [r7, #20]
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80024ae:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80024b0:	69bb      	ldr	r3, [r7, #24]
}
 80024b2:	4618      	mov	r0, r3
 80024b4:	3724      	adds	r7, #36	; 0x24
 80024b6:	46bd      	mov	sp, r7
 80024b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024bc:	4770      	bx	lr
 80024be:	bf00      	nop
 80024c0:	40021000 	.word	0x40021000
 80024c4:	08004ee8 	.word	0x08004ee8
 80024c8:	00f42400 	.word	0x00f42400
 80024cc:	007a1200 	.word	0x007a1200

080024d0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80024d0:	b480      	push	{r7}
 80024d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80024d4:	4b03      	ldr	r3, [pc, #12]	; (80024e4 <HAL_RCC_GetHCLKFreq+0x14>)
 80024d6:	681b      	ldr	r3, [r3, #0]
}
 80024d8:	4618      	mov	r0, r3
 80024da:	46bd      	mov	sp, r7
 80024dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e0:	4770      	bx	lr
 80024e2:	bf00      	nop
 80024e4:	20000000 	.word	0x20000000

080024e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80024ec:	f7ff fff0 	bl	80024d0 <HAL_RCC_GetHCLKFreq>
 80024f0:	4602      	mov	r2, r0
 80024f2:	4b06      	ldr	r3, [pc, #24]	; (800250c <HAL_RCC_GetPCLK1Freq+0x24>)
 80024f4:	689b      	ldr	r3, [r3, #8]
 80024f6:	0a1b      	lsrs	r3, r3, #8
 80024f8:	f003 0307 	and.w	r3, r3, #7
 80024fc:	4904      	ldr	r1, [pc, #16]	; (8002510 <HAL_RCC_GetPCLK1Freq+0x28>)
 80024fe:	5ccb      	ldrb	r3, [r1, r3]
 8002500:	f003 031f 	and.w	r3, r3, #31
 8002504:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002508:	4618      	mov	r0, r3
 800250a:	bd80      	pop	{r7, pc}
 800250c:	40021000 	.word	0x40021000
 8002510:	08004ee0 	.word	0x08004ee0

08002514 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002518:	f7ff ffda 	bl	80024d0 <HAL_RCC_GetHCLKFreq>
 800251c:	4602      	mov	r2, r0
 800251e:	4b06      	ldr	r3, [pc, #24]	; (8002538 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002520:	689b      	ldr	r3, [r3, #8]
 8002522:	0adb      	lsrs	r3, r3, #11
 8002524:	f003 0307 	and.w	r3, r3, #7
 8002528:	4904      	ldr	r1, [pc, #16]	; (800253c <HAL_RCC_GetPCLK2Freq+0x28>)
 800252a:	5ccb      	ldrb	r3, [r1, r3]
 800252c:	f003 031f 	and.w	r3, r3, #31
 8002530:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002534:	4618      	mov	r0, r3
 8002536:	bd80      	pop	{r7, pc}
 8002538:	40021000 	.word	0x40021000
 800253c:	08004ee0 	.word	0x08004ee0

08002540 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b086      	sub	sp, #24
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002548:	2300      	movs	r3, #0
 800254a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800254c:	4b2a      	ldr	r3, [pc, #168]	; (80025f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800254e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002550:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002554:	2b00      	cmp	r3, #0
 8002556:	d003      	beq.n	8002560 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002558:	f7ff f9ee 	bl	8001938 <HAL_PWREx_GetVoltageRange>
 800255c:	6178      	str	r0, [r7, #20]
 800255e:	e014      	b.n	800258a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002560:	4b25      	ldr	r3, [pc, #148]	; (80025f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002562:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002564:	4a24      	ldr	r2, [pc, #144]	; (80025f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002566:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800256a:	6593      	str	r3, [r2, #88]	; 0x58
 800256c:	4b22      	ldr	r3, [pc, #136]	; (80025f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800256e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002570:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002574:	60fb      	str	r3, [r7, #12]
 8002576:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002578:	f7ff f9de 	bl	8001938 <HAL_PWREx_GetVoltageRange>
 800257c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800257e:	4b1e      	ldr	r3, [pc, #120]	; (80025f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002580:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002582:	4a1d      	ldr	r2, [pc, #116]	; (80025f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002584:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002588:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800258a:	697b      	ldr	r3, [r7, #20]
 800258c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002590:	d10b      	bne.n	80025aa <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	2b80      	cmp	r3, #128	; 0x80
 8002596:	d919      	bls.n	80025cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	2ba0      	cmp	r3, #160	; 0xa0
 800259c:	d902      	bls.n	80025a4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800259e:	2302      	movs	r3, #2
 80025a0:	613b      	str	r3, [r7, #16]
 80025a2:	e013      	b.n	80025cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80025a4:	2301      	movs	r3, #1
 80025a6:	613b      	str	r3, [r7, #16]
 80025a8:	e010      	b.n	80025cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	2b80      	cmp	r3, #128	; 0x80
 80025ae:	d902      	bls.n	80025b6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80025b0:	2303      	movs	r3, #3
 80025b2:	613b      	str	r3, [r7, #16]
 80025b4:	e00a      	b.n	80025cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	2b80      	cmp	r3, #128	; 0x80
 80025ba:	d102      	bne.n	80025c2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80025bc:	2302      	movs	r3, #2
 80025be:	613b      	str	r3, [r7, #16]
 80025c0:	e004      	b.n	80025cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	2b70      	cmp	r3, #112	; 0x70
 80025c6:	d101      	bne.n	80025cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80025c8:	2301      	movs	r3, #1
 80025ca:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80025cc:	4b0b      	ldr	r3, [pc, #44]	; (80025fc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f023 0207 	bic.w	r2, r3, #7
 80025d4:	4909      	ldr	r1, [pc, #36]	; (80025fc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80025d6:	693b      	ldr	r3, [r7, #16]
 80025d8:	4313      	orrs	r3, r2
 80025da:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80025dc:	4b07      	ldr	r3, [pc, #28]	; (80025fc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f003 0307 	and.w	r3, r3, #7
 80025e4:	693a      	ldr	r2, [r7, #16]
 80025e6:	429a      	cmp	r2, r3
 80025e8:	d001      	beq.n	80025ee <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80025ea:	2301      	movs	r3, #1
 80025ec:	e000      	b.n	80025f0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80025ee:	2300      	movs	r3, #0
}
 80025f0:	4618      	mov	r0, r3
 80025f2:	3718      	adds	r7, #24
 80025f4:	46bd      	mov	sp, r7
 80025f6:	bd80      	pop	{r7, pc}
 80025f8:	40021000 	.word	0x40021000
 80025fc:	40022000 	.word	0x40022000

08002600 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b086      	sub	sp, #24
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002608:	2300      	movs	r3, #0
 800260a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800260c:	2300      	movs	r3, #0
 800260e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002618:	2b00      	cmp	r3, #0
 800261a:	d041      	beq.n	80026a0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002620:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002624:	d02a      	beq.n	800267c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002626:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800262a:	d824      	bhi.n	8002676 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800262c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002630:	d008      	beq.n	8002644 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002632:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002636:	d81e      	bhi.n	8002676 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002638:	2b00      	cmp	r3, #0
 800263a:	d00a      	beq.n	8002652 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800263c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002640:	d010      	beq.n	8002664 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002642:	e018      	b.n	8002676 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002644:	4b86      	ldr	r3, [pc, #536]	; (8002860 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002646:	68db      	ldr	r3, [r3, #12]
 8002648:	4a85      	ldr	r2, [pc, #532]	; (8002860 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800264a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800264e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002650:	e015      	b.n	800267e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	3304      	adds	r3, #4
 8002656:	2100      	movs	r1, #0
 8002658:	4618      	mov	r0, r3
 800265a:	f000 fabb 	bl	8002bd4 <RCCEx_PLLSAI1_Config>
 800265e:	4603      	mov	r3, r0
 8002660:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002662:	e00c      	b.n	800267e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	3320      	adds	r3, #32
 8002668:	2100      	movs	r1, #0
 800266a:	4618      	mov	r0, r3
 800266c:	f000 fba6 	bl	8002dbc <RCCEx_PLLSAI2_Config>
 8002670:	4603      	mov	r3, r0
 8002672:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002674:	e003      	b.n	800267e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002676:	2301      	movs	r3, #1
 8002678:	74fb      	strb	r3, [r7, #19]
      break;
 800267a:	e000      	b.n	800267e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800267c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800267e:	7cfb      	ldrb	r3, [r7, #19]
 8002680:	2b00      	cmp	r3, #0
 8002682:	d10b      	bne.n	800269c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002684:	4b76      	ldr	r3, [pc, #472]	; (8002860 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002686:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800268a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002692:	4973      	ldr	r1, [pc, #460]	; (8002860 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002694:	4313      	orrs	r3, r2
 8002696:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800269a:	e001      	b.n	80026a0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800269c:	7cfb      	ldrb	r3, [r7, #19]
 800269e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d041      	beq.n	8002730 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80026b0:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80026b4:	d02a      	beq.n	800270c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80026b6:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80026ba:	d824      	bhi.n	8002706 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80026bc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80026c0:	d008      	beq.n	80026d4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80026c2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80026c6:	d81e      	bhi.n	8002706 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d00a      	beq.n	80026e2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80026cc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80026d0:	d010      	beq.n	80026f4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80026d2:	e018      	b.n	8002706 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80026d4:	4b62      	ldr	r3, [pc, #392]	; (8002860 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80026d6:	68db      	ldr	r3, [r3, #12]
 80026d8:	4a61      	ldr	r2, [pc, #388]	; (8002860 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80026da:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026de:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80026e0:	e015      	b.n	800270e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	3304      	adds	r3, #4
 80026e6:	2100      	movs	r1, #0
 80026e8:	4618      	mov	r0, r3
 80026ea:	f000 fa73 	bl	8002bd4 <RCCEx_PLLSAI1_Config>
 80026ee:	4603      	mov	r3, r0
 80026f0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80026f2:	e00c      	b.n	800270e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	3320      	adds	r3, #32
 80026f8:	2100      	movs	r1, #0
 80026fa:	4618      	mov	r0, r3
 80026fc:	f000 fb5e 	bl	8002dbc <RCCEx_PLLSAI2_Config>
 8002700:	4603      	mov	r3, r0
 8002702:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002704:	e003      	b.n	800270e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002706:	2301      	movs	r3, #1
 8002708:	74fb      	strb	r3, [r7, #19]
      break;
 800270a:	e000      	b.n	800270e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800270c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800270e:	7cfb      	ldrb	r3, [r7, #19]
 8002710:	2b00      	cmp	r3, #0
 8002712:	d10b      	bne.n	800272c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002714:	4b52      	ldr	r3, [pc, #328]	; (8002860 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002716:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800271a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002722:	494f      	ldr	r1, [pc, #316]	; (8002860 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002724:	4313      	orrs	r3, r2
 8002726:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800272a:	e001      	b.n	8002730 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800272c:	7cfb      	ldrb	r3, [r7, #19]
 800272e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002738:	2b00      	cmp	r3, #0
 800273a:	f000 80a0 	beq.w	800287e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800273e:	2300      	movs	r3, #0
 8002740:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002742:	4b47      	ldr	r3, [pc, #284]	; (8002860 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002744:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002746:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800274a:	2b00      	cmp	r3, #0
 800274c:	d101      	bne.n	8002752 <HAL_RCCEx_PeriphCLKConfig+0x152>
 800274e:	2301      	movs	r3, #1
 8002750:	e000      	b.n	8002754 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002752:	2300      	movs	r3, #0
 8002754:	2b00      	cmp	r3, #0
 8002756:	d00d      	beq.n	8002774 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002758:	4b41      	ldr	r3, [pc, #260]	; (8002860 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800275a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800275c:	4a40      	ldr	r2, [pc, #256]	; (8002860 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800275e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002762:	6593      	str	r3, [r2, #88]	; 0x58
 8002764:	4b3e      	ldr	r3, [pc, #248]	; (8002860 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002766:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002768:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800276c:	60bb      	str	r3, [r7, #8]
 800276e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002770:	2301      	movs	r3, #1
 8002772:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002774:	4b3b      	ldr	r3, [pc, #236]	; (8002864 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	4a3a      	ldr	r2, [pc, #232]	; (8002864 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800277a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800277e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002780:	f7fe fc56 	bl	8001030 <HAL_GetTick>
 8002784:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002786:	e009      	b.n	800279c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002788:	f7fe fc52 	bl	8001030 <HAL_GetTick>
 800278c:	4602      	mov	r2, r0
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	1ad3      	subs	r3, r2, r3
 8002792:	2b02      	cmp	r3, #2
 8002794:	d902      	bls.n	800279c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002796:	2303      	movs	r3, #3
 8002798:	74fb      	strb	r3, [r7, #19]
        break;
 800279a:	e005      	b.n	80027a8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800279c:	4b31      	ldr	r3, [pc, #196]	; (8002864 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d0ef      	beq.n	8002788 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80027a8:	7cfb      	ldrb	r3, [r7, #19]
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d15c      	bne.n	8002868 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80027ae:	4b2c      	ldr	r3, [pc, #176]	; (8002860 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027b4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80027b8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80027ba:	697b      	ldr	r3, [r7, #20]
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d01f      	beq.n	8002800 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80027c6:	697a      	ldr	r2, [r7, #20]
 80027c8:	429a      	cmp	r2, r3
 80027ca:	d019      	beq.n	8002800 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80027cc:	4b24      	ldr	r3, [pc, #144]	; (8002860 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80027d6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80027d8:	4b21      	ldr	r3, [pc, #132]	; (8002860 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027de:	4a20      	ldr	r2, [pc, #128]	; (8002860 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80027e4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80027e8:	4b1d      	ldr	r3, [pc, #116]	; (8002860 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027ee:	4a1c      	ldr	r2, [pc, #112]	; (8002860 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027f0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80027f4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80027f8:	4a19      	ldr	r2, [pc, #100]	; (8002860 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027fa:	697b      	ldr	r3, [r7, #20]
 80027fc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002800:	697b      	ldr	r3, [r7, #20]
 8002802:	f003 0301 	and.w	r3, r3, #1
 8002806:	2b00      	cmp	r3, #0
 8002808:	d016      	beq.n	8002838 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800280a:	f7fe fc11 	bl	8001030 <HAL_GetTick>
 800280e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002810:	e00b      	b.n	800282a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002812:	f7fe fc0d 	bl	8001030 <HAL_GetTick>
 8002816:	4602      	mov	r2, r0
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	1ad3      	subs	r3, r2, r3
 800281c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002820:	4293      	cmp	r3, r2
 8002822:	d902      	bls.n	800282a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002824:	2303      	movs	r3, #3
 8002826:	74fb      	strb	r3, [r7, #19]
            break;
 8002828:	e006      	b.n	8002838 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800282a:	4b0d      	ldr	r3, [pc, #52]	; (8002860 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800282c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002830:	f003 0302 	and.w	r3, r3, #2
 8002834:	2b00      	cmp	r3, #0
 8002836:	d0ec      	beq.n	8002812 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002838:	7cfb      	ldrb	r3, [r7, #19]
 800283a:	2b00      	cmp	r3, #0
 800283c:	d10c      	bne.n	8002858 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800283e:	4b08      	ldr	r3, [pc, #32]	; (8002860 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002840:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002844:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800284e:	4904      	ldr	r1, [pc, #16]	; (8002860 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002850:	4313      	orrs	r3, r2
 8002852:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002856:	e009      	b.n	800286c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002858:	7cfb      	ldrb	r3, [r7, #19]
 800285a:	74bb      	strb	r3, [r7, #18]
 800285c:	e006      	b.n	800286c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800285e:	bf00      	nop
 8002860:	40021000 	.word	0x40021000
 8002864:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002868:	7cfb      	ldrb	r3, [r7, #19]
 800286a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800286c:	7c7b      	ldrb	r3, [r7, #17]
 800286e:	2b01      	cmp	r3, #1
 8002870:	d105      	bne.n	800287e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002872:	4b9e      	ldr	r3, [pc, #632]	; (8002aec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002874:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002876:	4a9d      	ldr	r2, [pc, #628]	; (8002aec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002878:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800287c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f003 0301 	and.w	r3, r3, #1
 8002886:	2b00      	cmp	r3, #0
 8002888:	d00a      	beq.n	80028a0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800288a:	4b98      	ldr	r3, [pc, #608]	; (8002aec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800288c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002890:	f023 0203 	bic.w	r2, r3, #3
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002898:	4994      	ldr	r1, [pc, #592]	; (8002aec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800289a:	4313      	orrs	r3, r2
 800289c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f003 0302 	and.w	r3, r3, #2
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d00a      	beq.n	80028c2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80028ac:	4b8f      	ldr	r3, [pc, #572]	; (8002aec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028b2:	f023 020c 	bic.w	r2, r3, #12
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028ba:	498c      	ldr	r1, [pc, #560]	; (8002aec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028bc:	4313      	orrs	r3, r2
 80028be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f003 0304 	and.w	r3, r3, #4
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d00a      	beq.n	80028e4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80028ce:	4b87      	ldr	r3, [pc, #540]	; (8002aec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028d4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028dc:	4983      	ldr	r1, [pc, #524]	; (8002aec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028de:	4313      	orrs	r3, r2
 80028e0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f003 0308 	and.w	r3, r3, #8
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d00a      	beq.n	8002906 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80028f0:	4b7e      	ldr	r3, [pc, #504]	; (8002aec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028f6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028fe:	497b      	ldr	r1, [pc, #492]	; (8002aec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002900:	4313      	orrs	r3, r2
 8002902:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f003 0310 	and.w	r3, r3, #16
 800290e:	2b00      	cmp	r3, #0
 8002910:	d00a      	beq.n	8002928 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002912:	4b76      	ldr	r3, [pc, #472]	; (8002aec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002914:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002918:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002920:	4972      	ldr	r1, [pc, #456]	; (8002aec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002922:	4313      	orrs	r3, r2
 8002924:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f003 0320 	and.w	r3, r3, #32
 8002930:	2b00      	cmp	r3, #0
 8002932:	d00a      	beq.n	800294a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002934:	4b6d      	ldr	r3, [pc, #436]	; (8002aec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002936:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800293a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002942:	496a      	ldr	r1, [pc, #424]	; (8002aec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002944:	4313      	orrs	r3, r2
 8002946:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002952:	2b00      	cmp	r3, #0
 8002954:	d00a      	beq.n	800296c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002956:	4b65      	ldr	r3, [pc, #404]	; (8002aec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002958:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800295c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002964:	4961      	ldr	r1, [pc, #388]	; (8002aec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002966:	4313      	orrs	r3, r2
 8002968:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002974:	2b00      	cmp	r3, #0
 8002976:	d00a      	beq.n	800298e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002978:	4b5c      	ldr	r3, [pc, #368]	; (8002aec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800297a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800297e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002986:	4959      	ldr	r1, [pc, #356]	; (8002aec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002988:	4313      	orrs	r3, r2
 800298a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002996:	2b00      	cmp	r3, #0
 8002998:	d00a      	beq.n	80029b0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800299a:	4b54      	ldr	r3, [pc, #336]	; (8002aec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800299c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029a0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80029a8:	4950      	ldr	r1, [pc, #320]	; (8002aec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029aa:	4313      	orrs	r3, r2
 80029ac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d00a      	beq.n	80029d2 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80029bc:	4b4b      	ldr	r3, [pc, #300]	; (8002aec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029c2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029ca:	4948      	ldr	r1, [pc, #288]	; (8002aec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029cc:	4313      	orrs	r3, r2
 80029ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d00a      	beq.n	80029f4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80029de:	4b43      	ldr	r3, [pc, #268]	; (8002aec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029e4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029ec:	493f      	ldr	r1, [pc, #252]	; (8002aec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029ee:	4313      	orrs	r3, r2
 80029f0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d028      	beq.n	8002a52 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002a00:	4b3a      	ldr	r3, [pc, #232]	; (8002aec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a06:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002a0e:	4937      	ldr	r1, [pc, #220]	; (8002aec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a10:	4313      	orrs	r3, r2
 8002a12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002a1a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002a1e:	d106      	bne.n	8002a2e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002a20:	4b32      	ldr	r3, [pc, #200]	; (8002aec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a22:	68db      	ldr	r3, [r3, #12]
 8002a24:	4a31      	ldr	r2, [pc, #196]	; (8002aec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a26:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002a2a:	60d3      	str	r3, [r2, #12]
 8002a2c:	e011      	b.n	8002a52 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002a32:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002a36:	d10c      	bne.n	8002a52 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	3304      	adds	r3, #4
 8002a3c:	2101      	movs	r1, #1
 8002a3e:	4618      	mov	r0, r3
 8002a40:	f000 f8c8 	bl	8002bd4 <RCCEx_PLLSAI1_Config>
 8002a44:	4603      	mov	r3, r0
 8002a46:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002a48:	7cfb      	ldrb	r3, [r7, #19]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d001      	beq.n	8002a52 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8002a4e:	7cfb      	ldrb	r3, [r7, #19]
 8002a50:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d028      	beq.n	8002ab0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002a5e:	4b23      	ldr	r3, [pc, #140]	; (8002aec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a60:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a64:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a6c:	491f      	ldr	r1, [pc, #124]	; (8002aec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a6e:	4313      	orrs	r3, r2
 8002a70:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a78:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002a7c:	d106      	bne.n	8002a8c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002a7e:	4b1b      	ldr	r3, [pc, #108]	; (8002aec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a80:	68db      	ldr	r3, [r3, #12]
 8002a82:	4a1a      	ldr	r2, [pc, #104]	; (8002aec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a84:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002a88:	60d3      	str	r3, [r2, #12]
 8002a8a:	e011      	b.n	8002ab0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a90:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002a94:	d10c      	bne.n	8002ab0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	3304      	adds	r3, #4
 8002a9a:	2101      	movs	r1, #1
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	f000 f899 	bl	8002bd4 <RCCEx_PLLSAI1_Config>
 8002aa2:	4603      	mov	r3, r0
 8002aa4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002aa6:	7cfb      	ldrb	r3, [r7, #19]
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d001      	beq.n	8002ab0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8002aac:	7cfb      	ldrb	r3, [r7, #19]
 8002aae:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d02b      	beq.n	8002b14 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002abc:	4b0b      	ldr	r3, [pc, #44]	; (8002aec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002abe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ac2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002aca:	4908      	ldr	r1, [pc, #32]	; (8002aec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002acc:	4313      	orrs	r3, r2
 8002ace:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ad6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002ada:	d109      	bne.n	8002af0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002adc:	4b03      	ldr	r3, [pc, #12]	; (8002aec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ade:	68db      	ldr	r3, [r3, #12]
 8002ae0:	4a02      	ldr	r2, [pc, #8]	; (8002aec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ae2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002ae6:	60d3      	str	r3, [r2, #12]
 8002ae8:	e014      	b.n	8002b14 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8002aea:	bf00      	nop
 8002aec:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002af4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002af8:	d10c      	bne.n	8002b14 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	3304      	adds	r3, #4
 8002afe:	2101      	movs	r1, #1
 8002b00:	4618      	mov	r0, r3
 8002b02:	f000 f867 	bl	8002bd4 <RCCEx_PLLSAI1_Config>
 8002b06:	4603      	mov	r3, r0
 8002b08:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002b0a:	7cfb      	ldrb	r3, [r7, #19]
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d001      	beq.n	8002b14 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002b10:	7cfb      	ldrb	r3, [r7, #19]
 8002b12:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d02f      	beq.n	8002b80 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002b20:	4b2b      	ldr	r3, [pc, #172]	; (8002bd0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002b22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b26:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002b2e:	4928      	ldr	r1, [pc, #160]	; (8002bd0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002b30:	4313      	orrs	r3, r2
 8002b32:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002b3a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002b3e:	d10d      	bne.n	8002b5c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	3304      	adds	r3, #4
 8002b44:	2102      	movs	r1, #2
 8002b46:	4618      	mov	r0, r3
 8002b48:	f000 f844 	bl	8002bd4 <RCCEx_PLLSAI1_Config>
 8002b4c:	4603      	mov	r3, r0
 8002b4e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002b50:	7cfb      	ldrb	r3, [r7, #19]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d014      	beq.n	8002b80 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002b56:	7cfb      	ldrb	r3, [r7, #19]
 8002b58:	74bb      	strb	r3, [r7, #18]
 8002b5a:	e011      	b.n	8002b80 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002b60:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002b64:	d10c      	bne.n	8002b80 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	3320      	adds	r3, #32
 8002b6a:	2102      	movs	r1, #2
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	f000 f925 	bl	8002dbc <RCCEx_PLLSAI2_Config>
 8002b72:	4603      	mov	r3, r0
 8002b74:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002b76:	7cfb      	ldrb	r3, [r7, #19]
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d001      	beq.n	8002b80 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002b7c:	7cfb      	ldrb	r3, [r7, #19]
 8002b7e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d00a      	beq.n	8002ba2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002b8c:	4b10      	ldr	r3, [pc, #64]	; (8002bd0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002b8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b92:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002b9a:	490d      	ldr	r1, [pc, #52]	; (8002bd0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002b9c:	4313      	orrs	r3, r2
 8002b9e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d00b      	beq.n	8002bc6 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002bae:	4b08      	ldr	r3, [pc, #32]	; (8002bd0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002bb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bb4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002bbe:	4904      	ldr	r1, [pc, #16]	; (8002bd0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002bc0:	4313      	orrs	r3, r2
 8002bc2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002bc6:	7cbb      	ldrb	r3, [r7, #18]
}
 8002bc8:	4618      	mov	r0, r3
 8002bca:	3718      	adds	r7, #24
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	bd80      	pop	{r7, pc}
 8002bd0:	40021000 	.word	0x40021000

08002bd4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b084      	sub	sp, #16
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
 8002bdc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002bde:	2300      	movs	r3, #0
 8002be0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002be2:	4b75      	ldr	r3, [pc, #468]	; (8002db8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002be4:	68db      	ldr	r3, [r3, #12]
 8002be6:	f003 0303 	and.w	r3, r3, #3
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d018      	beq.n	8002c20 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002bee:	4b72      	ldr	r3, [pc, #456]	; (8002db8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002bf0:	68db      	ldr	r3, [r3, #12]
 8002bf2:	f003 0203 	and.w	r2, r3, #3
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	429a      	cmp	r2, r3
 8002bfc:	d10d      	bne.n	8002c1a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
       ||
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d009      	beq.n	8002c1a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002c06:	4b6c      	ldr	r3, [pc, #432]	; (8002db8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c08:	68db      	ldr	r3, [r3, #12]
 8002c0a:	091b      	lsrs	r3, r3, #4
 8002c0c:	f003 0307 	and.w	r3, r3, #7
 8002c10:	1c5a      	adds	r2, r3, #1
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	685b      	ldr	r3, [r3, #4]
       ||
 8002c16:	429a      	cmp	r2, r3
 8002c18:	d047      	beq.n	8002caa <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	73fb      	strb	r3, [r7, #15]
 8002c1e:	e044      	b.n	8002caa <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	2b03      	cmp	r3, #3
 8002c26:	d018      	beq.n	8002c5a <RCCEx_PLLSAI1_Config+0x86>
 8002c28:	2b03      	cmp	r3, #3
 8002c2a:	d825      	bhi.n	8002c78 <RCCEx_PLLSAI1_Config+0xa4>
 8002c2c:	2b01      	cmp	r3, #1
 8002c2e:	d002      	beq.n	8002c36 <RCCEx_PLLSAI1_Config+0x62>
 8002c30:	2b02      	cmp	r3, #2
 8002c32:	d009      	beq.n	8002c48 <RCCEx_PLLSAI1_Config+0x74>
 8002c34:	e020      	b.n	8002c78 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002c36:	4b60      	ldr	r3, [pc, #384]	; (8002db8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f003 0302 	and.w	r3, r3, #2
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d11d      	bne.n	8002c7e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002c42:	2301      	movs	r3, #1
 8002c44:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c46:	e01a      	b.n	8002c7e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002c48:	4b5b      	ldr	r3, [pc, #364]	; (8002db8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d116      	bne.n	8002c82 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002c54:	2301      	movs	r3, #1
 8002c56:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c58:	e013      	b.n	8002c82 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002c5a:	4b57      	ldr	r3, [pc, #348]	; (8002db8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d10f      	bne.n	8002c86 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002c66:	4b54      	ldr	r3, [pc, #336]	; (8002db8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d109      	bne.n	8002c86 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002c72:	2301      	movs	r3, #1
 8002c74:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002c76:	e006      	b.n	8002c86 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002c78:	2301      	movs	r3, #1
 8002c7a:	73fb      	strb	r3, [r7, #15]
      break;
 8002c7c:	e004      	b.n	8002c88 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002c7e:	bf00      	nop
 8002c80:	e002      	b.n	8002c88 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002c82:	bf00      	nop
 8002c84:	e000      	b.n	8002c88 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002c86:	bf00      	nop
    }

    if(status == HAL_OK)
 8002c88:	7bfb      	ldrb	r3, [r7, #15]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d10d      	bne.n	8002caa <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002c8e:	4b4a      	ldr	r3, [pc, #296]	; (8002db8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c90:	68db      	ldr	r3, [r3, #12]
 8002c92:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6819      	ldr	r1, [r3, #0]
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	685b      	ldr	r3, [r3, #4]
 8002c9e:	3b01      	subs	r3, #1
 8002ca0:	011b      	lsls	r3, r3, #4
 8002ca2:	430b      	orrs	r3, r1
 8002ca4:	4944      	ldr	r1, [pc, #272]	; (8002db8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ca6:	4313      	orrs	r3, r2
 8002ca8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002caa:	7bfb      	ldrb	r3, [r7, #15]
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d17d      	bne.n	8002dac <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002cb0:	4b41      	ldr	r3, [pc, #260]	; (8002db8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	4a40      	ldr	r2, [pc, #256]	; (8002db8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002cb6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002cba:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002cbc:	f7fe f9b8 	bl	8001030 <HAL_GetTick>
 8002cc0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002cc2:	e009      	b.n	8002cd8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002cc4:	f7fe f9b4 	bl	8001030 <HAL_GetTick>
 8002cc8:	4602      	mov	r2, r0
 8002cca:	68bb      	ldr	r3, [r7, #8]
 8002ccc:	1ad3      	subs	r3, r2, r3
 8002cce:	2b02      	cmp	r3, #2
 8002cd0:	d902      	bls.n	8002cd8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002cd2:	2303      	movs	r3, #3
 8002cd4:	73fb      	strb	r3, [r7, #15]
        break;
 8002cd6:	e005      	b.n	8002ce4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002cd8:	4b37      	ldr	r3, [pc, #220]	; (8002db8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d1ef      	bne.n	8002cc4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002ce4:	7bfb      	ldrb	r3, [r7, #15]
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d160      	bne.n	8002dac <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d111      	bne.n	8002d14 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002cf0:	4b31      	ldr	r3, [pc, #196]	; (8002db8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002cf2:	691b      	ldr	r3, [r3, #16]
 8002cf4:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002cf8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002cfc:	687a      	ldr	r2, [r7, #4]
 8002cfe:	6892      	ldr	r2, [r2, #8]
 8002d00:	0211      	lsls	r1, r2, #8
 8002d02:	687a      	ldr	r2, [r7, #4]
 8002d04:	68d2      	ldr	r2, [r2, #12]
 8002d06:	0912      	lsrs	r2, r2, #4
 8002d08:	0452      	lsls	r2, r2, #17
 8002d0a:	430a      	orrs	r2, r1
 8002d0c:	492a      	ldr	r1, [pc, #168]	; (8002db8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d0e:	4313      	orrs	r3, r2
 8002d10:	610b      	str	r3, [r1, #16]
 8002d12:	e027      	b.n	8002d64 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	2b01      	cmp	r3, #1
 8002d18:	d112      	bne.n	8002d40 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002d1a:	4b27      	ldr	r3, [pc, #156]	; (8002db8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d1c:	691b      	ldr	r3, [r3, #16]
 8002d1e:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8002d22:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002d26:	687a      	ldr	r2, [r7, #4]
 8002d28:	6892      	ldr	r2, [r2, #8]
 8002d2a:	0211      	lsls	r1, r2, #8
 8002d2c:	687a      	ldr	r2, [r7, #4]
 8002d2e:	6912      	ldr	r2, [r2, #16]
 8002d30:	0852      	lsrs	r2, r2, #1
 8002d32:	3a01      	subs	r2, #1
 8002d34:	0552      	lsls	r2, r2, #21
 8002d36:	430a      	orrs	r2, r1
 8002d38:	491f      	ldr	r1, [pc, #124]	; (8002db8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d3a:	4313      	orrs	r3, r2
 8002d3c:	610b      	str	r3, [r1, #16]
 8002d3e:	e011      	b.n	8002d64 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002d40:	4b1d      	ldr	r3, [pc, #116]	; (8002db8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d42:	691b      	ldr	r3, [r3, #16]
 8002d44:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002d48:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002d4c:	687a      	ldr	r2, [r7, #4]
 8002d4e:	6892      	ldr	r2, [r2, #8]
 8002d50:	0211      	lsls	r1, r2, #8
 8002d52:	687a      	ldr	r2, [r7, #4]
 8002d54:	6952      	ldr	r2, [r2, #20]
 8002d56:	0852      	lsrs	r2, r2, #1
 8002d58:	3a01      	subs	r2, #1
 8002d5a:	0652      	lsls	r2, r2, #25
 8002d5c:	430a      	orrs	r2, r1
 8002d5e:	4916      	ldr	r1, [pc, #88]	; (8002db8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d60:	4313      	orrs	r3, r2
 8002d62:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002d64:	4b14      	ldr	r3, [pc, #80]	; (8002db8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	4a13      	ldr	r2, [pc, #76]	; (8002db8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d6a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002d6e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d70:	f7fe f95e 	bl	8001030 <HAL_GetTick>
 8002d74:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002d76:	e009      	b.n	8002d8c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002d78:	f7fe f95a 	bl	8001030 <HAL_GetTick>
 8002d7c:	4602      	mov	r2, r0
 8002d7e:	68bb      	ldr	r3, [r7, #8]
 8002d80:	1ad3      	subs	r3, r2, r3
 8002d82:	2b02      	cmp	r3, #2
 8002d84:	d902      	bls.n	8002d8c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8002d86:	2303      	movs	r3, #3
 8002d88:	73fb      	strb	r3, [r7, #15]
          break;
 8002d8a:	e005      	b.n	8002d98 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002d8c:	4b0a      	ldr	r3, [pc, #40]	; (8002db8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d0ef      	beq.n	8002d78 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8002d98:	7bfb      	ldrb	r3, [r7, #15]
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d106      	bne.n	8002dac <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002d9e:	4b06      	ldr	r3, [pc, #24]	; (8002db8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002da0:	691a      	ldr	r2, [r3, #16]
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	699b      	ldr	r3, [r3, #24]
 8002da6:	4904      	ldr	r1, [pc, #16]	; (8002db8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002da8:	4313      	orrs	r3, r2
 8002daa:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002dac:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dae:	4618      	mov	r0, r3
 8002db0:	3710      	adds	r7, #16
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bd80      	pop	{r7, pc}
 8002db6:	bf00      	nop
 8002db8:	40021000 	.word	0x40021000

08002dbc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b084      	sub	sp, #16
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
 8002dc4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002dca:	4b6a      	ldr	r3, [pc, #424]	; (8002f74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002dcc:	68db      	ldr	r3, [r3, #12]
 8002dce:	f003 0303 	and.w	r3, r3, #3
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d018      	beq.n	8002e08 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002dd6:	4b67      	ldr	r3, [pc, #412]	; (8002f74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002dd8:	68db      	ldr	r3, [r3, #12]
 8002dda:	f003 0203 	and.w	r2, r3, #3
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	429a      	cmp	r2, r3
 8002de4:	d10d      	bne.n	8002e02 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
       ||
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d009      	beq.n	8002e02 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002dee:	4b61      	ldr	r3, [pc, #388]	; (8002f74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002df0:	68db      	ldr	r3, [r3, #12]
 8002df2:	091b      	lsrs	r3, r3, #4
 8002df4:	f003 0307 	and.w	r3, r3, #7
 8002df8:	1c5a      	adds	r2, r3, #1
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	685b      	ldr	r3, [r3, #4]
       ||
 8002dfe:	429a      	cmp	r2, r3
 8002e00:	d047      	beq.n	8002e92 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002e02:	2301      	movs	r3, #1
 8002e04:	73fb      	strb	r3, [r7, #15]
 8002e06:	e044      	b.n	8002e92 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	2b03      	cmp	r3, #3
 8002e0e:	d018      	beq.n	8002e42 <RCCEx_PLLSAI2_Config+0x86>
 8002e10:	2b03      	cmp	r3, #3
 8002e12:	d825      	bhi.n	8002e60 <RCCEx_PLLSAI2_Config+0xa4>
 8002e14:	2b01      	cmp	r3, #1
 8002e16:	d002      	beq.n	8002e1e <RCCEx_PLLSAI2_Config+0x62>
 8002e18:	2b02      	cmp	r3, #2
 8002e1a:	d009      	beq.n	8002e30 <RCCEx_PLLSAI2_Config+0x74>
 8002e1c:	e020      	b.n	8002e60 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002e1e:	4b55      	ldr	r3, [pc, #340]	; (8002f74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f003 0302 	and.w	r3, r3, #2
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d11d      	bne.n	8002e66 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8002e2a:	2301      	movs	r3, #1
 8002e2c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e2e:	e01a      	b.n	8002e66 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002e30:	4b50      	ldr	r3, [pc, #320]	; (8002f74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d116      	bne.n	8002e6a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8002e3c:	2301      	movs	r3, #1
 8002e3e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e40:	e013      	b.n	8002e6a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002e42:	4b4c      	ldr	r3, [pc, #304]	; (8002f74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d10f      	bne.n	8002e6e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002e4e:	4b49      	ldr	r3, [pc, #292]	; (8002f74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d109      	bne.n	8002e6e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002e5e:	e006      	b.n	8002e6e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002e60:	2301      	movs	r3, #1
 8002e62:	73fb      	strb	r3, [r7, #15]
      break;
 8002e64:	e004      	b.n	8002e70 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002e66:	bf00      	nop
 8002e68:	e002      	b.n	8002e70 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002e6a:	bf00      	nop
 8002e6c:	e000      	b.n	8002e70 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002e6e:	bf00      	nop
    }

    if(status == HAL_OK)
 8002e70:	7bfb      	ldrb	r3, [r7, #15]
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d10d      	bne.n	8002e92 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002e76:	4b3f      	ldr	r3, [pc, #252]	; (8002f74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e78:	68db      	ldr	r3, [r3, #12]
 8002e7a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6819      	ldr	r1, [r3, #0]
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	685b      	ldr	r3, [r3, #4]
 8002e86:	3b01      	subs	r3, #1
 8002e88:	011b      	lsls	r3, r3, #4
 8002e8a:	430b      	orrs	r3, r1
 8002e8c:	4939      	ldr	r1, [pc, #228]	; (8002f74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e8e:	4313      	orrs	r3, r2
 8002e90:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002e92:	7bfb      	ldrb	r3, [r7, #15]
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d167      	bne.n	8002f68 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002e98:	4b36      	ldr	r3, [pc, #216]	; (8002f74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	4a35      	ldr	r2, [pc, #212]	; (8002f74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e9e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002ea2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ea4:	f7fe f8c4 	bl	8001030 <HAL_GetTick>
 8002ea8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002eaa:	e009      	b.n	8002ec0 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002eac:	f7fe f8c0 	bl	8001030 <HAL_GetTick>
 8002eb0:	4602      	mov	r2, r0
 8002eb2:	68bb      	ldr	r3, [r7, #8]
 8002eb4:	1ad3      	subs	r3, r2, r3
 8002eb6:	2b02      	cmp	r3, #2
 8002eb8:	d902      	bls.n	8002ec0 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002eba:	2303      	movs	r3, #3
 8002ebc:	73fb      	strb	r3, [r7, #15]
        break;
 8002ebe:	e005      	b.n	8002ecc <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002ec0:	4b2c      	ldr	r3, [pc, #176]	; (8002f74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d1ef      	bne.n	8002eac <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002ecc:	7bfb      	ldrb	r3, [r7, #15]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d14a      	bne.n	8002f68 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002ed2:	683b      	ldr	r3, [r7, #0]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d111      	bne.n	8002efc <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002ed8:	4b26      	ldr	r3, [pc, #152]	; (8002f74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002eda:	695b      	ldr	r3, [r3, #20]
 8002edc:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002ee0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002ee4:	687a      	ldr	r2, [r7, #4]
 8002ee6:	6892      	ldr	r2, [r2, #8]
 8002ee8:	0211      	lsls	r1, r2, #8
 8002eea:	687a      	ldr	r2, [r7, #4]
 8002eec:	68d2      	ldr	r2, [r2, #12]
 8002eee:	0912      	lsrs	r2, r2, #4
 8002ef0:	0452      	lsls	r2, r2, #17
 8002ef2:	430a      	orrs	r2, r1
 8002ef4:	491f      	ldr	r1, [pc, #124]	; (8002f74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ef6:	4313      	orrs	r3, r2
 8002ef8:	614b      	str	r3, [r1, #20]
 8002efa:	e011      	b.n	8002f20 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002efc:	4b1d      	ldr	r3, [pc, #116]	; (8002f74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002efe:	695b      	ldr	r3, [r3, #20]
 8002f00:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002f04:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002f08:	687a      	ldr	r2, [r7, #4]
 8002f0a:	6892      	ldr	r2, [r2, #8]
 8002f0c:	0211      	lsls	r1, r2, #8
 8002f0e:	687a      	ldr	r2, [r7, #4]
 8002f10:	6912      	ldr	r2, [r2, #16]
 8002f12:	0852      	lsrs	r2, r2, #1
 8002f14:	3a01      	subs	r2, #1
 8002f16:	0652      	lsls	r2, r2, #25
 8002f18:	430a      	orrs	r2, r1
 8002f1a:	4916      	ldr	r1, [pc, #88]	; (8002f74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f1c:	4313      	orrs	r3, r2
 8002f1e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002f20:	4b14      	ldr	r3, [pc, #80]	; (8002f74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	4a13      	ldr	r2, [pc, #76]	; (8002f74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f26:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f2a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f2c:	f7fe f880 	bl	8001030 <HAL_GetTick>
 8002f30:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002f32:	e009      	b.n	8002f48 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002f34:	f7fe f87c 	bl	8001030 <HAL_GetTick>
 8002f38:	4602      	mov	r2, r0
 8002f3a:	68bb      	ldr	r3, [r7, #8]
 8002f3c:	1ad3      	subs	r3, r2, r3
 8002f3e:	2b02      	cmp	r3, #2
 8002f40:	d902      	bls.n	8002f48 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8002f42:	2303      	movs	r3, #3
 8002f44:	73fb      	strb	r3, [r7, #15]
          break;
 8002f46:	e005      	b.n	8002f54 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002f48:	4b0a      	ldr	r3, [pc, #40]	; (8002f74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d0ef      	beq.n	8002f34 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8002f54:	7bfb      	ldrb	r3, [r7, #15]
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d106      	bne.n	8002f68 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002f5a:	4b06      	ldr	r3, [pc, #24]	; (8002f74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f5c:	695a      	ldr	r2, [r3, #20]
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	695b      	ldr	r3, [r3, #20]
 8002f62:	4904      	ldr	r1, [pc, #16]	; (8002f74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f64:	4313      	orrs	r3, r2
 8002f66:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002f68:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	3710      	adds	r7, #16
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	bd80      	pop	{r7, pc}
 8002f72:	bf00      	nop
 8002f74:	40021000 	.word	0x40021000

08002f78 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b084      	sub	sp, #16
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d101      	bne.n	8002f8a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002f86:	2301      	movs	r3, #1
 8002f88:	e095      	b.n	80030b6 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d108      	bne.n	8002fa4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	685b      	ldr	r3, [r3, #4]
 8002f96:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002f9a:	d009      	beq.n	8002fb0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	61da      	str	r2, [r3, #28]
 8002fa2:	e005      	b.n	8002fb0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	2200      	movs	r2, #0
 8002fae:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002fbc:	b2db      	uxtb	r3, r3
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d106      	bne.n	8002fd0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002fca:	6878      	ldr	r0, [r7, #4]
 8002fcc:	f7fd fd1e 	bl	8000a0c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2202      	movs	r2, #2
 8002fd4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	681a      	ldr	r2, [r3, #0]
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002fe6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	68db      	ldr	r3, [r3, #12]
 8002fec:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002ff0:	d902      	bls.n	8002ff8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	60fb      	str	r3, [r7, #12]
 8002ff6:	e002      	b.n	8002ffe <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002ff8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002ffc:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	68db      	ldr	r3, [r3, #12]
 8003002:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8003006:	d007      	beq.n	8003018 <HAL_SPI_Init+0xa0>
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	68db      	ldr	r3, [r3, #12]
 800300c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003010:	d002      	beq.n	8003018 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	2200      	movs	r2, #0
 8003016:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	685b      	ldr	r3, [r3, #4]
 800301c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	689b      	ldr	r3, [r3, #8]
 8003024:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003028:	431a      	orrs	r2, r3
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	691b      	ldr	r3, [r3, #16]
 800302e:	f003 0302 	and.w	r3, r3, #2
 8003032:	431a      	orrs	r2, r3
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	695b      	ldr	r3, [r3, #20]
 8003038:	f003 0301 	and.w	r3, r3, #1
 800303c:	431a      	orrs	r2, r3
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	699b      	ldr	r3, [r3, #24]
 8003042:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003046:	431a      	orrs	r2, r3
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	69db      	ldr	r3, [r3, #28]
 800304c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003050:	431a      	orrs	r2, r3
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6a1b      	ldr	r3, [r3, #32]
 8003056:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800305a:	ea42 0103 	orr.w	r1, r2, r3
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003062:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	430a      	orrs	r2, r1
 800306c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	699b      	ldr	r3, [r3, #24]
 8003072:	0c1b      	lsrs	r3, r3, #16
 8003074:	f003 0204 	and.w	r2, r3, #4
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800307c:	f003 0310 	and.w	r3, r3, #16
 8003080:	431a      	orrs	r2, r3
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003086:	f003 0308 	and.w	r3, r3, #8
 800308a:	431a      	orrs	r2, r3
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	68db      	ldr	r3, [r3, #12]
 8003090:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8003094:	ea42 0103 	orr.w	r1, r2, r3
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	430a      	orrs	r2, r1
 80030a4:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	2200      	movs	r2, #0
 80030aa:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2201      	movs	r2, #1
 80030b0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80030b4:	2300      	movs	r3, #0
}
 80030b6:	4618      	mov	r0, r3
 80030b8:	3710      	adds	r7, #16
 80030ba:	46bd      	mov	sp, r7
 80030bc:	bd80      	pop	{r7, pc}

080030be <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80030be:	b580      	push	{r7, lr}
 80030c0:	b082      	sub	sp, #8
 80030c2:	af00      	add	r7, sp, #0
 80030c4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d101      	bne.n	80030d0 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80030cc:	2301      	movs	r3, #1
 80030ce:	e049      	b.n	8003164 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80030d6:	b2db      	uxtb	r3, r3
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d106      	bne.n	80030ea <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2200      	movs	r2, #0
 80030e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80030e4:	6878      	ldr	r0, [r7, #4]
 80030e6:	f7fd fe65 	bl	8000db4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2202      	movs	r2, #2
 80030ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681a      	ldr	r2, [r3, #0]
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	3304      	adds	r3, #4
 80030fa:	4619      	mov	r1, r3
 80030fc:	4610      	mov	r0, r2
 80030fe:	f000 f89d 	bl	800323c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	2201      	movs	r2, #1
 8003106:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	2201      	movs	r2, #1
 800310e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	2201      	movs	r2, #1
 8003116:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	2201      	movs	r2, #1
 800311e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	2201      	movs	r2, #1
 8003126:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	2201      	movs	r2, #1
 800312e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	2201      	movs	r2, #1
 8003136:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	2201      	movs	r2, #1
 800313e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	2201      	movs	r2, #1
 8003146:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	2201      	movs	r2, #1
 800314e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	2201      	movs	r2, #1
 8003156:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	2201      	movs	r2, #1
 800315e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003162:	2300      	movs	r3, #0
}
 8003164:	4618      	mov	r0, r3
 8003166:	3708      	adds	r7, #8
 8003168:	46bd      	mov	sp, r7
 800316a:	bd80      	pop	{r7, pc}

0800316c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800316c:	b480      	push	{r7}
 800316e:	b085      	sub	sp, #20
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800317a:	b2db      	uxtb	r3, r3
 800317c:	2b01      	cmp	r3, #1
 800317e:	d001      	beq.n	8003184 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003180:	2301      	movs	r3, #1
 8003182:	e047      	b.n	8003214 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2202      	movs	r2, #2
 8003188:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	4a23      	ldr	r2, [pc, #140]	; (8003220 <HAL_TIM_Base_Start+0xb4>)
 8003192:	4293      	cmp	r3, r2
 8003194:	d01d      	beq.n	80031d2 <HAL_TIM_Base_Start+0x66>
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800319e:	d018      	beq.n	80031d2 <HAL_TIM_Base_Start+0x66>
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	4a1f      	ldr	r2, [pc, #124]	; (8003224 <HAL_TIM_Base_Start+0xb8>)
 80031a6:	4293      	cmp	r3, r2
 80031a8:	d013      	beq.n	80031d2 <HAL_TIM_Base_Start+0x66>
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	4a1e      	ldr	r2, [pc, #120]	; (8003228 <HAL_TIM_Base_Start+0xbc>)
 80031b0:	4293      	cmp	r3, r2
 80031b2:	d00e      	beq.n	80031d2 <HAL_TIM_Base_Start+0x66>
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	4a1c      	ldr	r2, [pc, #112]	; (800322c <HAL_TIM_Base_Start+0xc0>)
 80031ba:	4293      	cmp	r3, r2
 80031bc:	d009      	beq.n	80031d2 <HAL_TIM_Base_Start+0x66>
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	4a1b      	ldr	r2, [pc, #108]	; (8003230 <HAL_TIM_Base_Start+0xc4>)
 80031c4:	4293      	cmp	r3, r2
 80031c6:	d004      	beq.n	80031d2 <HAL_TIM_Base_Start+0x66>
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	4a19      	ldr	r2, [pc, #100]	; (8003234 <HAL_TIM_Base_Start+0xc8>)
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d115      	bne.n	80031fe <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	689a      	ldr	r2, [r3, #8]
 80031d8:	4b17      	ldr	r3, [pc, #92]	; (8003238 <HAL_TIM_Base_Start+0xcc>)
 80031da:	4013      	ands	r3, r2
 80031dc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	2b06      	cmp	r3, #6
 80031e2:	d015      	beq.n	8003210 <HAL_TIM_Base_Start+0xa4>
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80031ea:	d011      	beq.n	8003210 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	681a      	ldr	r2, [r3, #0]
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f042 0201 	orr.w	r2, r2, #1
 80031fa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80031fc:	e008      	b.n	8003210 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	681a      	ldr	r2, [r3, #0]
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f042 0201 	orr.w	r2, r2, #1
 800320c:	601a      	str	r2, [r3, #0]
 800320e:	e000      	b.n	8003212 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003210:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003212:	2300      	movs	r3, #0
}
 8003214:	4618      	mov	r0, r3
 8003216:	3714      	adds	r7, #20
 8003218:	46bd      	mov	sp, r7
 800321a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321e:	4770      	bx	lr
 8003220:	40012c00 	.word	0x40012c00
 8003224:	40000400 	.word	0x40000400
 8003228:	40000800 	.word	0x40000800
 800322c:	40000c00 	.word	0x40000c00
 8003230:	40013400 	.word	0x40013400
 8003234:	40014000 	.word	0x40014000
 8003238:	00010007 	.word	0x00010007

0800323c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800323c:	b480      	push	{r7}
 800323e:	b085      	sub	sp, #20
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
 8003244:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	4a40      	ldr	r2, [pc, #256]	; (8003350 <TIM_Base_SetConfig+0x114>)
 8003250:	4293      	cmp	r3, r2
 8003252:	d013      	beq.n	800327c <TIM_Base_SetConfig+0x40>
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800325a:	d00f      	beq.n	800327c <TIM_Base_SetConfig+0x40>
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	4a3d      	ldr	r2, [pc, #244]	; (8003354 <TIM_Base_SetConfig+0x118>)
 8003260:	4293      	cmp	r3, r2
 8003262:	d00b      	beq.n	800327c <TIM_Base_SetConfig+0x40>
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	4a3c      	ldr	r2, [pc, #240]	; (8003358 <TIM_Base_SetConfig+0x11c>)
 8003268:	4293      	cmp	r3, r2
 800326a:	d007      	beq.n	800327c <TIM_Base_SetConfig+0x40>
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	4a3b      	ldr	r2, [pc, #236]	; (800335c <TIM_Base_SetConfig+0x120>)
 8003270:	4293      	cmp	r3, r2
 8003272:	d003      	beq.n	800327c <TIM_Base_SetConfig+0x40>
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	4a3a      	ldr	r2, [pc, #232]	; (8003360 <TIM_Base_SetConfig+0x124>)
 8003278:	4293      	cmp	r3, r2
 800327a:	d108      	bne.n	800328e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003282:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003284:	683b      	ldr	r3, [r7, #0]
 8003286:	685b      	ldr	r3, [r3, #4]
 8003288:	68fa      	ldr	r2, [r7, #12]
 800328a:	4313      	orrs	r3, r2
 800328c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	4a2f      	ldr	r2, [pc, #188]	; (8003350 <TIM_Base_SetConfig+0x114>)
 8003292:	4293      	cmp	r3, r2
 8003294:	d01f      	beq.n	80032d6 <TIM_Base_SetConfig+0x9a>
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800329c:	d01b      	beq.n	80032d6 <TIM_Base_SetConfig+0x9a>
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	4a2c      	ldr	r2, [pc, #176]	; (8003354 <TIM_Base_SetConfig+0x118>)
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d017      	beq.n	80032d6 <TIM_Base_SetConfig+0x9a>
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	4a2b      	ldr	r2, [pc, #172]	; (8003358 <TIM_Base_SetConfig+0x11c>)
 80032aa:	4293      	cmp	r3, r2
 80032ac:	d013      	beq.n	80032d6 <TIM_Base_SetConfig+0x9a>
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	4a2a      	ldr	r2, [pc, #168]	; (800335c <TIM_Base_SetConfig+0x120>)
 80032b2:	4293      	cmp	r3, r2
 80032b4:	d00f      	beq.n	80032d6 <TIM_Base_SetConfig+0x9a>
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	4a29      	ldr	r2, [pc, #164]	; (8003360 <TIM_Base_SetConfig+0x124>)
 80032ba:	4293      	cmp	r3, r2
 80032bc:	d00b      	beq.n	80032d6 <TIM_Base_SetConfig+0x9a>
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	4a28      	ldr	r2, [pc, #160]	; (8003364 <TIM_Base_SetConfig+0x128>)
 80032c2:	4293      	cmp	r3, r2
 80032c4:	d007      	beq.n	80032d6 <TIM_Base_SetConfig+0x9a>
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	4a27      	ldr	r2, [pc, #156]	; (8003368 <TIM_Base_SetConfig+0x12c>)
 80032ca:	4293      	cmp	r3, r2
 80032cc:	d003      	beq.n	80032d6 <TIM_Base_SetConfig+0x9a>
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	4a26      	ldr	r2, [pc, #152]	; (800336c <TIM_Base_SetConfig+0x130>)
 80032d2:	4293      	cmp	r3, r2
 80032d4:	d108      	bne.n	80032e8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80032dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	68db      	ldr	r3, [r3, #12]
 80032e2:	68fa      	ldr	r2, [r7, #12]
 80032e4:	4313      	orrs	r3, r2
 80032e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	695b      	ldr	r3, [r3, #20]
 80032f2:	4313      	orrs	r3, r2
 80032f4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	68fa      	ldr	r2, [r7, #12]
 80032fa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	689a      	ldr	r2, [r3, #8]
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	681a      	ldr	r2, [r3, #0]
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	4a10      	ldr	r2, [pc, #64]	; (8003350 <TIM_Base_SetConfig+0x114>)
 8003310:	4293      	cmp	r3, r2
 8003312:	d00f      	beq.n	8003334 <TIM_Base_SetConfig+0xf8>
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	4a12      	ldr	r2, [pc, #72]	; (8003360 <TIM_Base_SetConfig+0x124>)
 8003318:	4293      	cmp	r3, r2
 800331a:	d00b      	beq.n	8003334 <TIM_Base_SetConfig+0xf8>
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	4a11      	ldr	r2, [pc, #68]	; (8003364 <TIM_Base_SetConfig+0x128>)
 8003320:	4293      	cmp	r3, r2
 8003322:	d007      	beq.n	8003334 <TIM_Base_SetConfig+0xf8>
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	4a10      	ldr	r2, [pc, #64]	; (8003368 <TIM_Base_SetConfig+0x12c>)
 8003328:	4293      	cmp	r3, r2
 800332a:	d003      	beq.n	8003334 <TIM_Base_SetConfig+0xf8>
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	4a0f      	ldr	r2, [pc, #60]	; (800336c <TIM_Base_SetConfig+0x130>)
 8003330:	4293      	cmp	r3, r2
 8003332:	d103      	bne.n	800333c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	691a      	ldr	r2, [r3, #16]
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	2201      	movs	r2, #1
 8003340:	615a      	str	r2, [r3, #20]
}
 8003342:	bf00      	nop
 8003344:	3714      	adds	r7, #20
 8003346:	46bd      	mov	sp, r7
 8003348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334c:	4770      	bx	lr
 800334e:	bf00      	nop
 8003350:	40012c00 	.word	0x40012c00
 8003354:	40000400 	.word	0x40000400
 8003358:	40000800 	.word	0x40000800
 800335c:	40000c00 	.word	0x40000c00
 8003360:	40013400 	.word	0x40013400
 8003364:	40014000 	.word	0x40014000
 8003368:	40014400 	.word	0x40014400
 800336c:	40014800 	.word	0x40014800

08003370 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003370:	b480      	push	{r7}
 8003372:	b085      	sub	sp, #20
 8003374:	af00      	add	r7, sp, #0
 8003376:	6078      	str	r0, [r7, #4]
 8003378:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003380:	2b01      	cmp	r3, #1
 8003382:	d101      	bne.n	8003388 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003384:	2302      	movs	r3, #2
 8003386:	e068      	b.n	800345a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2201      	movs	r2, #1
 800338c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	2202      	movs	r2, #2
 8003394:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	685b      	ldr	r3, [r3, #4]
 800339e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	689b      	ldr	r3, [r3, #8]
 80033a6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	4a2e      	ldr	r2, [pc, #184]	; (8003468 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80033ae:	4293      	cmp	r3, r2
 80033b0:	d004      	beq.n	80033bc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	4a2d      	ldr	r2, [pc, #180]	; (800346c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80033b8:	4293      	cmp	r3, r2
 80033ba:	d108      	bne.n	80033ce <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80033c2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80033c4:	683b      	ldr	r3, [r7, #0]
 80033c6:	685b      	ldr	r3, [r3, #4]
 80033c8:	68fa      	ldr	r2, [r7, #12]
 80033ca:	4313      	orrs	r3, r2
 80033cc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80033d4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	68fa      	ldr	r2, [r7, #12]
 80033dc:	4313      	orrs	r3, r2
 80033de:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	68fa      	ldr	r2, [r7, #12]
 80033e6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	4a1e      	ldr	r2, [pc, #120]	; (8003468 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80033ee:	4293      	cmp	r3, r2
 80033f0:	d01d      	beq.n	800342e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033fa:	d018      	beq.n	800342e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	4a1b      	ldr	r2, [pc, #108]	; (8003470 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8003402:	4293      	cmp	r3, r2
 8003404:	d013      	beq.n	800342e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	4a1a      	ldr	r2, [pc, #104]	; (8003474 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800340c:	4293      	cmp	r3, r2
 800340e:	d00e      	beq.n	800342e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	4a18      	ldr	r2, [pc, #96]	; (8003478 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8003416:	4293      	cmp	r3, r2
 8003418:	d009      	beq.n	800342e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	4a13      	ldr	r2, [pc, #76]	; (800346c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8003420:	4293      	cmp	r3, r2
 8003422:	d004      	beq.n	800342e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	4a14      	ldr	r2, [pc, #80]	; (800347c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800342a:	4293      	cmp	r3, r2
 800342c:	d10c      	bne.n	8003448 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800342e:	68bb      	ldr	r3, [r7, #8]
 8003430:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003434:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	689b      	ldr	r3, [r3, #8]
 800343a:	68ba      	ldr	r2, [r7, #8]
 800343c:	4313      	orrs	r3, r2
 800343e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	68ba      	ldr	r2, [r7, #8]
 8003446:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2201      	movs	r2, #1
 800344c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2200      	movs	r2, #0
 8003454:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003458:	2300      	movs	r3, #0
}
 800345a:	4618      	mov	r0, r3
 800345c:	3714      	adds	r7, #20
 800345e:	46bd      	mov	sp, r7
 8003460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003464:	4770      	bx	lr
 8003466:	bf00      	nop
 8003468:	40012c00 	.word	0x40012c00
 800346c:	40013400 	.word	0x40013400
 8003470:	40000400 	.word	0x40000400
 8003474:	40000800 	.word	0x40000800
 8003478:	40000c00 	.word	0x40000c00
 800347c:	40014000 	.word	0x40014000

08003480 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	b082      	sub	sp, #8
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2b00      	cmp	r3, #0
 800348c:	d101      	bne.n	8003492 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800348e:	2301      	movs	r3, #1
 8003490:	e040      	b.n	8003514 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003496:	2b00      	cmp	r3, #0
 8003498:	d106      	bne.n	80034a8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	2200      	movs	r2, #0
 800349e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80034a2:	6878      	ldr	r0, [r7, #4]
 80034a4:	f7fd fcd6 	bl	8000e54 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2224      	movs	r2, #36	; 0x24
 80034ac:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	681a      	ldr	r2, [r3, #0]
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f022 0201 	bic.w	r2, r2, #1
 80034bc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80034be:	6878      	ldr	r0, [r7, #4]
 80034c0:	f000 f8c0 	bl	8003644 <UART_SetConfig>
 80034c4:	4603      	mov	r3, r0
 80034c6:	2b01      	cmp	r3, #1
 80034c8:	d101      	bne.n	80034ce <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80034ca:	2301      	movs	r3, #1
 80034cc:	e022      	b.n	8003514 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d002      	beq.n	80034dc <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80034d6:	6878      	ldr	r0, [r7, #4]
 80034d8:	f000 fb6c 	bl	8003bb4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	685a      	ldr	r2, [r3, #4]
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80034ea:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	689a      	ldr	r2, [r3, #8]
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80034fa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	681a      	ldr	r2, [r3, #0]
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f042 0201 	orr.w	r2, r2, #1
 800350a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800350c:	6878      	ldr	r0, [r7, #4]
 800350e:	f000 fbf3 	bl	8003cf8 <UART_CheckIdleState>
 8003512:	4603      	mov	r3, r0
}
 8003514:	4618      	mov	r0, r3
 8003516:	3708      	adds	r7, #8
 8003518:	46bd      	mov	sp, r7
 800351a:	bd80      	pop	{r7, pc}

0800351c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	b08a      	sub	sp, #40	; 0x28
 8003520:	af02      	add	r7, sp, #8
 8003522:	60f8      	str	r0, [r7, #12]
 8003524:	60b9      	str	r1, [r7, #8]
 8003526:	603b      	str	r3, [r7, #0]
 8003528:	4613      	mov	r3, r2
 800352a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003530:	2b20      	cmp	r3, #32
 8003532:	f040 8082 	bne.w	800363a <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8003536:	68bb      	ldr	r3, [r7, #8]
 8003538:	2b00      	cmp	r3, #0
 800353a:	d002      	beq.n	8003542 <HAL_UART_Transmit+0x26>
 800353c:	88fb      	ldrh	r3, [r7, #6]
 800353e:	2b00      	cmp	r3, #0
 8003540:	d101      	bne.n	8003546 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003542:	2301      	movs	r3, #1
 8003544:	e07a      	b.n	800363c <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800354c:	2b01      	cmp	r3, #1
 800354e:	d101      	bne.n	8003554 <HAL_UART_Transmit+0x38>
 8003550:	2302      	movs	r3, #2
 8003552:	e073      	b.n	800363c <HAL_UART_Transmit+0x120>
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	2201      	movs	r2, #1
 8003558:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	2200      	movs	r2, #0
 8003560:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	2221      	movs	r2, #33	; 0x21
 8003568:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800356a:	f7fd fd61 	bl	8001030 <HAL_GetTick>
 800356e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	88fa      	ldrh	r2, [r7, #6]
 8003574:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	88fa      	ldrh	r2, [r7, #6]
 800357c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	689b      	ldr	r3, [r3, #8]
 8003584:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003588:	d108      	bne.n	800359c <HAL_UART_Transmit+0x80>
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	691b      	ldr	r3, [r3, #16]
 800358e:	2b00      	cmp	r3, #0
 8003590:	d104      	bne.n	800359c <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8003592:	2300      	movs	r3, #0
 8003594:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003596:	68bb      	ldr	r3, [r7, #8]
 8003598:	61bb      	str	r3, [r7, #24]
 800359a:	e003      	b.n	80035a4 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 800359c:	68bb      	ldr	r3, [r7, #8]
 800359e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80035a0:	2300      	movs	r3, #0
 80035a2:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	2200      	movs	r2, #0
 80035a8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 80035ac:	e02d      	b.n	800360a <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	9300      	str	r3, [sp, #0]
 80035b2:	697b      	ldr	r3, [r7, #20]
 80035b4:	2200      	movs	r2, #0
 80035b6:	2180      	movs	r1, #128	; 0x80
 80035b8:	68f8      	ldr	r0, [r7, #12]
 80035ba:	f000 fbe6 	bl	8003d8a <UART_WaitOnFlagUntilTimeout>
 80035be:	4603      	mov	r3, r0
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d001      	beq.n	80035c8 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 80035c4:	2303      	movs	r3, #3
 80035c6:	e039      	b.n	800363c <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 80035c8:	69fb      	ldr	r3, [r7, #28]
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d10b      	bne.n	80035e6 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80035ce:	69bb      	ldr	r3, [r7, #24]
 80035d0:	881a      	ldrh	r2, [r3, #0]
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80035da:	b292      	uxth	r2, r2
 80035dc:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80035de:	69bb      	ldr	r3, [r7, #24]
 80035e0:	3302      	adds	r3, #2
 80035e2:	61bb      	str	r3, [r7, #24]
 80035e4:	e008      	b.n	80035f8 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80035e6:	69fb      	ldr	r3, [r7, #28]
 80035e8:	781a      	ldrb	r2, [r3, #0]
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	b292      	uxth	r2, r2
 80035f0:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80035f2:	69fb      	ldr	r3, [r7, #28]
 80035f4:	3301      	adds	r3, #1
 80035f6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80035fe:	b29b      	uxth	r3, r3
 8003600:	3b01      	subs	r3, #1
 8003602:	b29a      	uxth	r2, r3
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003610:	b29b      	uxth	r3, r3
 8003612:	2b00      	cmp	r3, #0
 8003614:	d1cb      	bne.n	80035ae <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003616:	683b      	ldr	r3, [r7, #0]
 8003618:	9300      	str	r3, [sp, #0]
 800361a:	697b      	ldr	r3, [r7, #20]
 800361c:	2200      	movs	r2, #0
 800361e:	2140      	movs	r1, #64	; 0x40
 8003620:	68f8      	ldr	r0, [r7, #12]
 8003622:	f000 fbb2 	bl	8003d8a <UART_WaitOnFlagUntilTimeout>
 8003626:	4603      	mov	r3, r0
 8003628:	2b00      	cmp	r3, #0
 800362a:	d001      	beq.n	8003630 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 800362c:	2303      	movs	r3, #3
 800362e:	e005      	b.n	800363c <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	2220      	movs	r2, #32
 8003634:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8003636:	2300      	movs	r3, #0
 8003638:	e000      	b.n	800363c <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 800363a:	2302      	movs	r3, #2
  }
}
 800363c:	4618      	mov	r0, r3
 800363e:	3720      	adds	r7, #32
 8003640:	46bd      	mov	sp, r7
 8003642:	bd80      	pop	{r7, pc}

08003644 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003644:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003648:	b08a      	sub	sp, #40	; 0x28
 800364a:	af00      	add	r7, sp, #0
 800364c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800364e:	2300      	movs	r3, #0
 8003650:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	689a      	ldr	r2, [r3, #8]
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	691b      	ldr	r3, [r3, #16]
 800365c:	431a      	orrs	r2, r3
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	695b      	ldr	r3, [r3, #20]
 8003662:	431a      	orrs	r2, r3
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	69db      	ldr	r3, [r3, #28]
 8003668:	4313      	orrs	r3, r2
 800366a:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	681a      	ldr	r2, [r3, #0]
 8003672:	4ba4      	ldr	r3, [pc, #656]	; (8003904 <UART_SetConfig+0x2c0>)
 8003674:	4013      	ands	r3, r2
 8003676:	68fa      	ldr	r2, [r7, #12]
 8003678:	6812      	ldr	r2, [r2, #0]
 800367a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800367c:	430b      	orrs	r3, r1
 800367e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	685b      	ldr	r3, [r3, #4]
 8003686:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	68da      	ldr	r2, [r3, #12]
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	430a      	orrs	r2, r1
 8003694:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	699b      	ldr	r3, [r3, #24]
 800369a:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	4a99      	ldr	r2, [pc, #612]	; (8003908 <UART_SetConfig+0x2c4>)
 80036a2:	4293      	cmp	r3, r2
 80036a4:	d004      	beq.n	80036b0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	6a1b      	ldr	r3, [r3, #32]
 80036aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80036ac:	4313      	orrs	r3, r2
 80036ae:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	689b      	ldr	r3, [r3, #8]
 80036b6:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80036c0:	430a      	orrs	r2, r1
 80036c2:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	4a90      	ldr	r2, [pc, #576]	; (800390c <UART_SetConfig+0x2c8>)
 80036ca:	4293      	cmp	r3, r2
 80036cc:	d126      	bne.n	800371c <UART_SetConfig+0xd8>
 80036ce:	4b90      	ldr	r3, [pc, #576]	; (8003910 <UART_SetConfig+0x2cc>)
 80036d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036d4:	f003 0303 	and.w	r3, r3, #3
 80036d8:	2b03      	cmp	r3, #3
 80036da:	d81b      	bhi.n	8003714 <UART_SetConfig+0xd0>
 80036dc:	a201      	add	r2, pc, #4	; (adr r2, 80036e4 <UART_SetConfig+0xa0>)
 80036de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036e2:	bf00      	nop
 80036e4:	080036f5 	.word	0x080036f5
 80036e8:	08003705 	.word	0x08003705
 80036ec:	080036fd 	.word	0x080036fd
 80036f0:	0800370d 	.word	0x0800370d
 80036f4:	2301      	movs	r3, #1
 80036f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80036fa:	e116      	b.n	800392a <UART_SetConfig+0x2e6>
 80036fc:	2302      	movs	r3, #2
 80036fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003702:	e112      	b.n	800392a <UART_SetConfig+0x2e6>
 8003704:	2304      	movs	r3, #4
 8003706:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800370a:	e10e      	b.n	800392a <UART_SetConfig+0x2e6>
 800370c:	2308      	movs	r3, #8
 800370e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003712:	e10a      	b.n	800392a <UART_SetConfig+0x2e6>
 8003714:	2310      	movs	r3, #16
 8003716:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800371a:	e106      	b.n	800392a <UART_SetConfig+0x2e6>
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	4a7c      	ldr	r2, [pc, #496]	; (8003914 <UART_SetConfig+0x2d0>)
 8003722:	4293      	cmp	r3, r2
 8003724:	d138      	bne.n	8003798 <UART_SetConfig+0x154>
 8003726:	4b7a      	ldr	r3, [pc, #488]	; (8003910 <UART_SetConfig+0x2cc>)
 8003728:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800372c:	f003 030c 	and.w	r3, r3, #12
 8003730:	2b0c      	cmp	r3, #12
 8003732:	d82d      	bhi.n	8003790 <UART_SetConfig+0x14c>
 8003734:	a201      	add	r2, pc, #4	; (adr r2, 800373c <UART_SetConfig+0xf8>)
 8003736:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800373a:	bf00      	nop
 800373c:	08003771 	.word	0x08003771
 8003740:	08003791 	.word	0x08003791
 8003744:	08003791 	.word	0x08003791
 8003748:	08003791 	.word	0x08003791
 800374c:	08003781 	.word	0x08003781
 8003750:	08003791 	.word	0x08003791
 8003754:	08003791 	.word	0x08003791
 8003758:	08003791 	.word	0x08003791
 800375c:	08003779 	.word	0x08003779
 8003760:	08003791 	.word	0x08003791
 8003764:	08003791 	.word	0x08003791
 8003768:	08003791 	.word	0x08003791
 800376c:	08003789 	.word	0x08003789
 8003770:	2300      	movs	r3, #0
 8003772:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003776:	e0d8      	b.n	800392a <UART_SetConfig+0x2e6>
 8003778:	2302      	movs	r3, #2
 800377a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800377e:	e0d4      	b.n	800392a <UART_SetConfig+0x2e6>
 8003780:	2304      	movs	r3, #4
 8003782:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003786:	e0d0      	b.n	800392a <UART_SetConfig+0x2e6>
 8003788:	2308      	movs	r3, #8
 800378a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800378e:	e0cc      	b.n	800392a <UART_SetConfig+0x2e6>
 8003790:	2310      	movs	r3, #16
 8003792:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003796:	e0c8      	b.n	800392a <UART_SetConfig+0x2e6>
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	4a5e      	ldr	r2, [pc, #376]	; (8003918 <UART_SetConfig+0x2d4>)
 800379e:	4293      	cmp	r3, r2
 80037a0:	d125      	bne.n	80037ee <UART_SetConfig+0x1aa>
 80037a2:	4b5b      	ldr	r3, [pc, #364]	; (8003910 <UART_SetConfig+0x2cc>)
 80037a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037a8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80037ac:	2b30      	cmp	r3, #48	; 0x30
 80037ae:	d016      	beq.n	80037de <UART_SetConfig+0x19a>
 80037b0:	2b30      	cmp	r3, #48	; 0x30
 80037b2:	d818      	bhi.n	80037e6 <UART_SetConfig+0x1a2>
 80037b4:	2b20      	cmp	r3, #32
 80037b6:	d00a      	beq.n	80037ce <UART_SetConfig+0x18a>
 80037b8:	2b20      	cmp	r3, #32
 80037ba:	d814      	bhi.n	80037e6 <UART_SetConfig+0x1a2>
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d002      	beq.n	80037c6 <UART_SetConfig+0x182>
 80037c0:	2b10      	cmp	r3, #16
 80037c2:	d008      	beq.n	80037d6 <UART_SetConfig+0x192>
 80037c4:	e00f      	b.n	80037e6 <UART_SetConfig+0x1a2>
 80037c6:	2300      	movs	r3, #0
 80037c8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80037cc:	e0ad      	b.n	800392a <UART_SetConfig+0x2e6>
 80037ce:	2302      	movs	r3, #2
 80037d0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80037d4:	e0a9      	b.n	800392a <UART_SetConfig+0x2e6>
 80037d6:	2304      	movs	r3, #4
 80037d8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80037dc:	e0a5      	b.n	800392a <UART_SetConfig+0x2e6>
 80037de:	2308      	movs	r3, #8
 80037e0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80037e4:	e0a1      	b.n	800392a <UART_SetConfig+0x2e6>
 80037e6:	2310      	movs	r3, #16
 80037e8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80037ec:	e09d      	b.n	800392a <UART_SetConfig+0x2e6>
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	4a4a      	ldr	r2, [pc, #296]	; (800391c <UART_SetConfig+0x2d8>)
 80037f4:	4293      	cmp	r3, r2
 80037f6:	d125      	bne.n	8003844 <UART_SetConfig+0x200>
 80037f8:	4b45      	ldr	r3, [pc, #276]	; (8003910 <UART_SetConfig+0x2cc>)
 80037fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037fe:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003802:	2bc0      	cmp	r3, #192	; 0xc0
 8003804:	d016      	beq.n	8003834 <UART_SetConfig+0x1f0>
 8003806:	2bc0      	cmp	r3, #192	; 0xc0
 8003808:	d818      	bhi.n	800383c <UART_SetConfig+0x1f8>
 800380a:	2b80      	cmp	r3, #128	; 0x80
 800380c:	d00a      	beq.n	8003824 <UART_SetConfig+0x1e0>
 800380e:	2b80      	cmp	r3, #128	; 0x80
 8003810:	d814      	bhi.n	800383c <UART_SetConfig+0x1f8>
 8003812:	2b00      	cmp	r3, #0
 8003814:	d002      	beq.n	800381c <UART_SetConfig+0x1d8>
 8003816:	2b40      	cmp	r3, #64	; 0x40
 8003818:	d008      	beq.n	800382c <UART_SetConfig+0x1e8>
 800381a:	e00f      	b.n	800383c <UART_SetConfig+0x1f8>
 800381c:	2300      	movs	r3, #0
 800381e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003822:	e082      	b.n	800392a <UART_SetConfig+0x2e6>
 8003824:	2302      	movs	r3, #2
 8003826:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800382a:	e07e      	b.n	800392a <UART_SetConfig+0x2e6>
 800382c:	2304      	movs	r3, #4
 800382e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003832:	e07a      	b.n	800392a <UART_SetConfig+0x2e6>
 8003834:	2308      	movs	r3, #8
 8003836:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800383a:	e076      	b.n	800392a <UART_SetConfig+0x2e6>
 800383c:	2310      	movs	r3, #16
 800383e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003842:	e072      	b.n	800392a <UART_SetConfig+0x2e6>
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	4a35      	ldr	r2, [pc, #212]	; (8003920 <UART_SetConfig+0x2dc>)
 800384a:	4293      	cmp	r3, r2
 800384c:	d12a      	bne.n	80038a4 <UART_SetConfig+0x260>
 800384e:	4b30      	ldr	r3, [pc, #192]	; (8003910 <UART_SetConfig+0x2cc>)
 8003850:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003854:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003858:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800385c:	d01a      	beq.n	8003894 <UART_SetConfig+0x250>
 800385e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003862:	d81b      	bhi.n	800389c <UART_SetConfig+0x258>
 8003864:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003868:	d00c      	beq.n	8003884 <UART_SetConfig+0x240>
 800386a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800386e:	d815      	bhi.n	800389c <UART_SetConfig+0x258>
 8003870:	2b00      	cmp	r3, #0
 8003872:	d003      	beq.n	800387c <UART_SetConfig+0x238>
 8003874:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003878:	d008      	beq.n	800388c <UART_SetConfig+0x248>
 800387a:	e00f      	b.n	800389c <UART_SetConfig+0x258>
 800387c:	2300      	movs	r3, #0
 800387e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003882:	e052      	b.n	800392a <UART_SetConfig+0x2e6>
 8003884:	2302      	movs	r3, #2
 8003886:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800388a:	e04e      	b.n	800392a <UART_SetConfig+0x2e6>
 800388c:	2304      	movs	r3, #4
 800388e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003892:	e04a      	b.n	800392a <UART_SetConfig+0x2e6>
 8003894:	2308      	movs	r3, #8
 8003896:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800389a:	e046      	b.n	800392a <UART_SetConfig+0x2e6>
 800389c:	2310      	movs	r3, #16
 800389e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80038a2:	e042      	b.n	800392a <UART_SetConfig+0x2e6>
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	4a17      	ldr	r2, [pc, #92]	; (8003908 <UART_SetConfig+0x2c4>)
 80038aa:	4293      	cmp	r3, r2
 80038ac:	d13a      	bne.n	8003924 <UART_SetConfig+0x2e0>
 80038ae:	4b18      	ldr	r3, [pc, #96]	; (8003910 <UART_SetConfig+0x2cc>)
 80038b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038b4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80038b8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80038bc:	d01a      	beq.n	80038f4 <UART_SetConfig+0x2b0>
 80038be:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80038c2:	d81b      	bhi.n	80038fc <UART_SetConfig+0x2b8>
 80038c4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80038c8:	d00c      	beq.n	80038e4 <UART_SetConfig+0x2a0>
 80038ca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80038ce:	d815      	bhi.n	80038fc <UART_SetConfig+0x2b8>
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d003      	beq.n	80038dc <UART_SetConfig+0x298>
 80038d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80038d8:	d008      	beq.n	80038ec <UART_SetConfig+0x2a8>
 80038da:	e00f      	b.n	80038fc <UART_SetConfig+0x2b8>
 80038dc:	2300      	movs	r3, #0
 80038de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80038e2:	e022      	b.n	800392a <UART_SetConfig+0x2e6>
 80038e4:	2302      	movs	r3, #2
 80038e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80038ea:	e01e      	b.n	800392a <UART_SetConfig+0x2e6>
 80038ec:	2304      	movs	r3, #4
 80038ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80038f2:	e01a      	b.n	800392a <UART_SetConfig+0x2e6>
 80038f4:	2308      	movs	r3, #8
 80038f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80038fa:	e016      	b.n	800392a <UART_SetConfig+0x2e6>
 80038fc:	2310      	movs	r3, #16
 80038fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003902:	e012      	b.n	800392a <UART_SetConfig+0x2e6>
 8003904:	efff69f3 	.word	0xefff69f3
 8003908:	40008000 	.word	0x40008000
 800390c:	40013800 	.word	0x40013800
 8003910:	40021000 	.word	0x40021000
 8003914:	40004400 	.word	0x40004400
 8003918:	40004800 	.word	0x40004800
 800391c:	40004c00 	.word	0x40004c00
 8003920:	40005000 	.word	0x40005000
 8003924:	2310      	movs	r3, #16
 8003926:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	4a9f      	ldr	r2, [pc, #636]	; (8003bac <UART_SetConfig+0x568>)
 8003930:	4293      	cmp	r3, r2
 8003932:	d17a      	bne.n	8003a2a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003934:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003938:	2b08      	cmp	r3, #8
 800393a:	d824      	bhi.n	8003986 <UART_SetConfig+0x342>
 800393c:	a201      	add	r2, pc, #4	; (adr r2, 8003944 <UART_SetConfig+0x300>)
 800393e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003942:	bf00      	nop
 8003944:	08003969 	.word	0x08003969
 8003948:	08003987 	.word	0x08003987
 800394c:	08003971 	.word	0x08003971
 8003950:	08003987 	.word	0x08003987
 8003954:	08003977 	.word	0x08003977
 8003958:	08003987 	.word	0x08003987
 800395c:	08003987 	.word	0x08003987
 8003960:	08003987 	.word	0x08003987
 8003964:	0800397f 	.word	0x0800397f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003968:	f7fe fdbe 	bl	80024e8 <HAL_RCC_GetPCLK1Freq>
 800396c:	61f8      	str	r0, [r7, #28]
        break;
 800396e:	e010      	b.n	8003992 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003970:	4b8f      	ldr	r3, [pc, #572]	; (8003bb0 <UART_SetConfig+0x56c>)
 8003972:	61fb      	str	r3, [r7, #28]
        break;
 8003974:	e00d      	b.n	8003992 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003976:	f7fe fd1f 	bl	80023b8 <HAL_RCC_GetSysClockFreq>
 800397a:	61f8      	str	r0, [r7, #28]
        break;
 800397c:	e009      	b.n	8003992 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800397e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003982:	61fb      	str	r3, [r7, #28]
        break;
 8003984:	e005      	b.n	8003992 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8003986:	2300      	movs	r3, #0
 8003988:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800398a:	2301      	movs	r3, #1
 800398c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8003990:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003992:	69fb      	ldr	r3, [r7, #28]
 8003994:	2b00      	cmp	r3, #0
 8003996:	f000 80fb 	beq.w	8003b90 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	685a      	ldr	r2, [r3, #4]
 800399e:	4613      	mov	r3, r2
 80039a0:	005b      	lsls	r3, r3, #1
 80039a2:	4413      	add	r3, r2
 80039a4:	69fa      	ldr	r2, [r7, #28]
 80039a6:	429a      	cmp	r2, r3
 80039a8:	d305      	bcc.n	80039b6 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	685b      	ldr	r3, [r3, #4]
 80039ae:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80039b0:	69fa      	ldr	r2, [r7, #28]
 80039b2:	429a      	cmp	r2, r3
 80039b4:	d903      	bls.n	80039be <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80039b6:	2301      	movs	r3, #1
 80039b8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80039bc:	e0e8      	b.n	8003b90 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80039be:	69fb      	ldr	r3, [r7, #28]
 80039c0:	2200      	movs	r2, #0
 80039c2:	461c      	mov	r4, r3
 80039c4:	4615      	mov	r5, r2
 80039c6:	f04f 0200 	mov.w	r2, #0
 80039ca:	f04f 0300 	mov.w	r3, #0
 80039ce:	022b      	lsls	r3, r5, #8
 80039d0:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80039d4:	0222      	lsls	r2, r4, #8
 80039d6:	68f9      	ldr	r1, [r7, #12]
 80039d8:	6849      	ldr	r1, [r1, #4]
 80039da:	0849      	lsrs	r1, r1, #1
 80039dc:	2000      	movs	r0, #0
 80039de:	4688      	mov	r8, r1
 80039e0:	4681      	mov	r9, r0
 80039e2:	eb12 0a08 	adds.w	sl, r2, r8
 80039e6:	eb43 0b09 	adc.w	fp, r3, r9
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	685b      	ldr	r3, [r3, #4]
 80039ee:	2200      	movs	r2, #0
 80039f0:	603b      	str	r3, [r7, #0]
 80039f2:	607a      	str	r2, [r7, #4]
 80039f4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80039f8:	4650      	mov	r0, sl
 80039fa:	4659      	mov	r1, fp
 80039fc:	f7fc fc38 	bl	8000270 <__aeabi_uldivmod>
 8003a00:	4602      	mov	r2, r0
 8003a02:	460b      	mov	r3, r1
 8003a04:	4613      	mov	r3, r2
 8003a06:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003a08:	69bb      	ldr	r3, [r7, #24]
 8003a0a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003a0e:	d308      	bcc.n	8003a22 <UART_SetConfig+0x3de>
 8003a10:	69bb      	ldr	r3, [r7, #24]
 8003a12:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003a16:	d204      	bcs.n	8003a22 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	69ba      	ldr	r2, [r7, #24]
 8003a1e:	60da      	str	r2, [r3, #12]
 8003a20:	e0b6      	b.n	8003b90 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8003a22:	2301      	movs	r3, #1
 8003a24:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8003a28:	e0b2      	b.n	8003b90 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	69db      	ldr	r3, [r3, #28]
 8003a2e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003a32:	d15e      	bne.n	8003af2 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8003a34:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003a38:	2b08      	cmp	r3, #8
 8003a3a:	d828      	bhi.n	8003a8e <UART_SetConfig+0x44a>
 8003a3c:	a201      	add	r2, pc, #4	; (adr r2, 8003a44 <UART_SetConfig+0x400>)
 8003a3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a42:	bf00      	nop
 8003a44:	08003a69 	.word	0x08003a69
 8003a48:	08003a71 	.word	0x08003a71
 8003a4c:	08003a79 	.word	0x08003a79
 8003a50:	08003a8f 	.word	0x08003a8f
 8003a54:	08003a7f 	.word	0x08003a7f
 8003a58:	08003a8f 	.word	0x08003a8f
 8003a5c:	08003a8f 	.word	0x08003a8f
 8003a60:	08003a8f 	.word	0x08003a8f
 8003a64:	08003a87 	.word	0x08003a87
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003a68:	f7fe fd3e 	bl	80024e8 <HAL_RCC_GetPCLK1Freq>
 8003a6c:	61f8      	str	r0, [r7, #28]
        break;
 8003a6e:	e014      	b.n	8003a9a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003a70:	f7fe fd50 	bl	8002514 <HAL_RCC_GetPCLK2Freq>
 8003a74:	61f8      	str	r0, [r7, #28]
        break;
 8003a76:	e010      	b.n	8003a9a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003a78:	4b4d      	ldr	r3, [pc, #308]	; (8003bb0 <UART_SetConfig+0x56c>)
 8003a7a:	61fb      	str	r3, [r7, #28]
        break;
 8003a7c:	e00d      	b.n	8003a9a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003a7e:	f7fe fc9b 	bl	80023b8 <HAL_RCC_GetSysClockFreq>
 8003a82:	61f8      	str	r0, [r7, #28]
        break;
 8003a84:	e009      	b.n	8003a9a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003a86:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003a8a:	61fb      	str	r3, [r7, #28]
        break;
 8003a8c:	e005      	b.n	8003a9a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8003a8e:	2300      	movs	r3, #0
 8003a90:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003a92:	2301      	movs	r3, #1
 8003a94:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8003a98:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003a9a:	69fb      	ldr	r3, [r7, #28]
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d077      	beq.n	8003b90 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003aa0:	69fb      	ldr	r3, [r7, #28]
 8003aa2:	005a      	lsls	r2, r3, #1
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	685b      	ldr	r3, [r3, #4]
 8003aa8:	085b      	lsrs	r3, r3, #1
 8003aaa:	441a      	add	r2, r3
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	685b      	ldr	r3, [r3, #4]
 8003ab0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ab4:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003ab6:	69bb      	ldr	r3, [r7, #24]
 8003ab8:	2b0f      	cmp	r3, #15
 8003aba:	d916      	bls.n	8003aea <UART_SetConfig+0x4a6>
 8003abc:	69bb      	ldr	r3, [r7, #24]
 8003abe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ac2:	d212      	bcs.n	8003aea <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003ac4:	69bb      	ldr	r3, [r7, #24]
 8003ac6:	b29b      	uxth	r3, r3
 8003ac8:	f023 030f 	bic.w	r3, r3, #15
 8003acc:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003ace:	69bb      	ldr	r3, [r7, #24]
 8003ad0:	085b      	lsrs	r3, r3, #1
 8003ad2:	b29b      	uxth	r3, r3
 8003ad4:	f003 0307 	and.w	r3, r3, #7
 8003ad8:	b29a      	uxth	r2, r3
 8003ada:	8afb      	ldrh	r3, [r7, #22]
 8003adc:	4313      	orrs	r3, r2
 8003ade:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	8afa      	ldrh	r2, [r7, #22]
 8003ae6:	60da      	str	r2, [r3, #12]
 8003ae8:	e052      	b.n	8003b90 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8003aea:	2301      	movs	r3, #1
 8003aec:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8003af0:	e04e      	b.n	8003b90 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003af2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003af6:	2b08      	cmp	r3, #8
 8003af8:	d827      	bhi.n	8003b4a <UART_SetConfig+0x506>
 8003afa:	a201      	add	r2, pc, #4	; (adr r2, 8003b00 <UART_SetConfig+0x4bc>)
 8003afc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b00:	08003b25 	.word	0x08003b25
 8003b04:	08003b2d 	.word	0x08003b2d
 8003b08:	08003b35 	.word	0x08003b35
 8003b0c:	08003b4b 	.word	0x08003b4b
 8003b10:	08003b3b 	.word	0x08003b3b
 8003b14:	08003b4b 	.word	0x08003b4b
 8003b18:	08003b4b 	.word	0x08003b4b
 8003b1c:	08003b4b 	.word	0x08003b4b
 8003b20:	08003b43 	.word	0x08003b43
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003b24:	f7fe fce0 	bl	80024e8 <HAL_RCC_GetPCLK1Freq>
 8003b28:	61f8      	str	r0, [r7, #28]
        break;
 8003b2a:	e014      	b.n	8003b56 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003b2c:	f7fe fcf2 	bl	8002514 <HAL_RCC_GetPCLK2Freq>
 8003b30:	61f8      	str	r0, [r7, #28]
        break;
 8003b32:	e010      	b.n	8003b56 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003b34:	4b1e      	ldr	r3, [pc, #120]	; (8003bb0 <UART_SetConfig+0x56c>)
 8003b36:	61fb      	str	r3, [r7, #28]
        break;
 8003b38:	e00d      	b.n	8003b56 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003b3a:	f7fe fc3d 	bl	80023b8 <HAL_RCC_GetSysClockFreq>
 8003b3e:	61f8      	str	r0, [r7, #28]
        break;
 8003b40:	e009      	b.n	8003b56 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003b42:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003b46:	61fb      	str	r3, [r7, #28]
        break;
 8003b48:	e005      	b.n	8003b56 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8003b4a:	2300      	movs	r3, #0
 8003b4c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003b4e:	2301      	movs	r3, #1
 8003b50:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8003b54:	bf00      	nop
    }

    if (pclk != 0U)
 8003b56:	69fb      	ldr	r3, [r7, #28]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d019      	beq.n	8003b90 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	685b      	ldr	r3, [r3, #4]
 8003b60:	085a      	lsrs	r2, r3, #1
 8003b62:	69fb      	ldr	r3, [r7, #28]
 8003b64:	441a      	add	r2, r3
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	685b      	ldr	r3, [r3, #4]
 8003b6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b6e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003b70:	69bb      	ldr	r3, [r7, #24]
 8003b72:	2b0f      	cmp	r3, #15
 8003b74:	d909      	bls.n	8003b8a <UART_SetConfig+0x546>
 8003b76:	69bb      	ldr	r3, [r7, #24]
 8003b78:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b7c:	d205      	bcs.n	8003b8a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003b7e:	69bb      	ldr	r3, [r7, #24]
 8003b80:	b29a      	uxth	r2, r3
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	60da      	str	r2, [r3, #12]
 8003b88:	e002      	b.n	8003b90 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8003b8a:	2301      	movs	r3, #1
 8003b8c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	2200      	movs	r2, #0
 8003b94:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	2200      	movs	r2, #0
 8003b9a:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8003b9c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	3728      	adds	r7, #40	; 0x28
 8003ba4:	46bd      	mov	sp, r7
 8003ba6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003baa:	bf00      	nop
 8003bac:	40008000 	.word	0x40008000
 8003bb0:	00f42400 	.word	0x00f42400

08003bb4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003bb4:	b480      	push	{r7}
 8003bb6:	b083      	sub	sp, #12
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bc0:	f003 0301 	and.w	r3, r3, #1
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d00a      	beq.n	8003bde <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	685b      	ldr	r3, [r3, #4]
 8003bce:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	430a      	orrs	r2, r1
 8003bdc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003be2:	f003 0302 	and.w	r3, r3, #2
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d00a      	beq.n	8003c00 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	685b      	ldr	r3, [r3, #4]
 8003bf0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	430a      	orrs	r2, r1
 8003bfe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c04:	f003 0304 	and.w	r3, r3, #4
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d00a      	beq.n	8003c22 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	685b      	ldr	r3, [r3, #4]
 8003c12:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	430a      	orrs	r2, r1
 8003c20:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c26:	f003 0308 	and.w	r3, r3, #8
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d00a      	beq.n	8003c44 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	685b      	ldr	r3, [r3, #4]
 8003c34:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	430a      	orrs	r2, r1
 8003c42:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c48:	f003 0310 	and.w	r3, r3, #16
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d00a      	beq.n	8003c66 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	689b      	ldr	r3, [r3, #8]
 8003c56:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	430a      	orrs	r2, r1
 8003c64:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c6a:	f003 0320 	and.w	r3, r3, #32
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d00a      	beq.n	8003c88 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	689b      	ldr	r3, [r3, #8]
 8003c78:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	430a      	orrs	r2, r1
 8003c86:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d01a      	beq.n	8003cca <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	685b      	ldr	r3, [r3, #4]
 8003c9a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	430a      	orrs	r2, r1
 8003ca8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cae:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003cb2:	d10a      	bne.n	8003cca <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	685b      	ldr	r3, [r3, #4]
 8003cba:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	430a      	orrs	r2, r1
 8003cc8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d00a      	beq.n	8003cec <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	685b      	ldr	r3, [r3, #4]
 8003cdc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	430a      	orrs	r2, r1
 8003cea:	605a      	str	r2, [r3, #4]
  }
}
 8003cec:	bf00      	nop
 8003cee:	370c      	adds	r7, #12
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf6:	4770      	bx	lr

08003cf8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b086      	sub	sp, #24
 8003cfc:	af02      	add	r7, sp, #8
 8003cfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2200      	movs	r2, #0
 8003d04:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003d08:	f7fd f992 	bl	8001030 <HAL_GetTick>
 8003d0c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f003 0308 	and.w	r3, r3, #8
 8003d18:	2b08      	cmp	r3, #8
 8003d1a:	d10e      	bne.n	8003d3a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003d1c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003d20:	9300      	str	r3, [sp, #0]
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	2200      	movs	r2, #0
 8003d26:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003d2a:	6878      	ldr	r0, [r7, #4]
 8003d2c:	f000 f82d 	bl	8003d8a <UART_WaitOnFlagUntilTimeout>
 8003d30:	4603      	mov	r3, r0
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d001      	beq.n	8003d3a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003d36:	2303      	movs	r3, #3
 8003d38:	e023      	b.n	8003d82 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f003 0304 	and.w	r3, r3, #4
 8003d44:	2b04      	cmp	r3, #4
 8003d46:	d10e      	bne.n	8003d66 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003d48:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003d4c:	9300      	str	r3, [sp, #0]
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	2200      	movs	r2, #0
 8003d52:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003d56:	6878      	ldr	r0, [r7, #4]
 8003d58:	f000 f817 	bl	8003d8a <UART_WaitOnFlagUntilTimeout>
 8003d5c:	4603      	mov	r3, r0
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d001      	beq.n	8003d66 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003d62:	2303      	movs	r3, #3
 8003d64:	e00d      	b.n	8003d82 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	2220      	movs	r2, #32
 8003d6a:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2220      	movs	r2, #32
 8003d70:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	2200      	movs	r2, #0
 8003d76:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8003d80:	2300      	movs	r3, #0
}
 8003d82:	4618      	mov	r0, r3
 8003d84:	3710      	adds	r7, #16
 8003d86:	46bd      	mov	sp, r7
 8003d88:	bd80      	pop	{r7, pc}

08003d8a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003d8a:	b580      	push	{r7, lr}
 8003d8c:	b09c      	sub	sp, #112	; 0x70
 8003d8e:	af00      	add	r7, sp, #0
 8003d90:	60f8      	str	r0, [r7, #12]
 8003d92:	60b9      	str	r1, [r7, #8]
 8003d94:	603b      	str	r3, [r7, #0]
 8003d96:	4613      	mov	r3, r2
 8003d98:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d9a:	e0a5      	b.n	8003ee8 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d9c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003d9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003da2:	f000 80a1 	beq.w	8003ee8 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003da6:	f7fd f943 	bl	8001030 <HAL_GetTick>
 8003daa:	4602      	mov	r2, r0
 8003dac:	683b      	ldr	r3, [r7, #0]
 8003dae:	1ad3      	subs	r3, r2, r3
 8003db0:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8003db2:	429a      	cmp	r2, r3
 8003db4:	d302      	bcc.n	8003dbc <UART_WaitOnFlagUntilTimeout+0x32>
 8003db6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d13e      	bne.n	8003e3a <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dc2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003dc4:	e853 3f00 	ldrex	r3, [r3]
 8003dc8:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8003dca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003dcc:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003dd0:	667b      	str	r3, [r7, #100]	; 0x64
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	461a      	mov	r2, r3
 8003dd8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003dda:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003ddc:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dde:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8003de0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003de2:	e841 2300 	strex	r3, r2, [r1]
 8003de6:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8003de8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d1e6      	bne.n	8003dbc <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	3308      	adds	r3, #8
 8003df4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003df6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003df8:	e853 3f00 	ldrex	r3, [r3]
 8003dfc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003dfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e00:	f023 0301 	bic.w	r3, r3, #1
 8003e04:	663b      	str	r3, [r7, #96]	; 0x60
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	3308      	adds	r3, #8
 8003e0c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003e0e:	64ba      	str	r2, [r7, #72]	; 0x48
 8003e10:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e12:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8003e14:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003e16:	e841 2300 	strex	r3, r2, [r1]
 8003e1a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8003e1c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d1e5      	bne.n	8003dee <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	2220      	movs	r2, #32
 8003e26:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	2220      	movs	r2, #32
 8003e2c:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	2200      	movs	r2, #0
 8003e32:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8003e36:	2303      	movs	r3, #3
 8003e38:	e067      	b.n	8003f0a <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f003 0304 	and.w	r3, r3, #4
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d04f      	beq.n	8003ee8 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	69db      	ldr	r3, [r3, #28]
 8003e4e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003e52:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003e56:	d147      	bne.n	8003ee8 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003e60:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e6a:	e853 3f00 	ldrex	r3, [r3]
 8003e6e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003e70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e72:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003e76:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	461a      	mov	r2, r3
 8003e7e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e80:	637b      	str	r3, [r7, #52]	; 0x34
 8003e82:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e84:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003e86:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003e88:	e841 2300 	strex	r3, r2, [r1]
 8003e8c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003e8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d1e6      	bne.n	8003e62 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	3308      	adds	r3, #8
 8003e9a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e9c:	697b      	ldr	r3, [r7, #20]
 8003e9e:	e853 3f00 	ldrex	r3, [r3]
 8003ea2:	613b      	str	r3, [r7, #16]
   return(result);
 8003ea4:	693b      	ldr	r3, [r7, #16]
 8003ea6:	f023 0301 	bic.w	r3, r3, #1
 8003eaa:	66bb      	str	r3, [r7, #104]	; 0x68
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	3308      	adds	r3, #8
 8003eb2:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003eb4:	623a      	str	r2, [r7, #32]
 8003eb6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003eb8:	69f9      	ldr	r1, [r7, #28]
 8003eba:	6a3a      	ldr	r2, [r7, #32]
 8003ebc:	e841 2300 	strex	r3, r2, [r1]
 8003ec0:	61bb      	str	r3, [r7, #24]
   return(result);
 8003ec2:	69bb      	ldr	r3, [r7, #24]
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d1e5      	bne.n	8003e94 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	2220      	movs	r2, #32
 8003ecc:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	2220      	movs	r2, #32
 8003ed2:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	2220      	movs	r2, #32
 8003ed8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	2200      	movs	r2, #0
 8003ee0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8003ee4:	2303      	movs	r3, #3
 8003ee6:	e010      	b.n	8003f0a <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	69da      	ldr	r2, [r3, #28]
 8003eee:	68bb      	ldr	r3, [r7, #8]
 8003ef0:	4013      	ands	r3, r2
 8003ef2:	68ba      	ldr	r2, [r7, #8]
 8003ef4:	429a      	cmp	r2, r3
 8003ef6:	bf0c      	ite	eq
 8003ef8:	2301      	moveq	r3, #1
 8003efa:	2300      	movne	r3, #0
 8003efc:	b2db      	uxtb	r3, r3
 8003efe:	461a      	mov	r2, r3
 8003f00:	79fb      	ldrb	r3, [r7, #7]
 8003f02:	429a      	cmp	r2, r3
 8003f04:	f43f af4a 	beq.w	8003d9c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003f08:	2300      	movs	r3, #0
}
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	3770      	adds	r7, #112	; 0x70
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	bd80      	pop	{r7, pc}
	...

08003f14 <__errno>:
 8003f14:	4b01      	ldr	r3, [pc, #4]	; (8003f1c <__errno+0x8>)
 8003f16:	6818      	ldr	r0, [r3, #0]
 8003f18:	4770      	bx	lr
 8003f1a:	bf00      	nop
 8003f1c:	2000000c 	.word	0x2000000c

08003f20 <__sflush_r>:
 8003f20:	898a      	ldrh	r2, [r1, #12]
 8003f22:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003f26:	4605      	mov	r5, r0
 8003f28:	0710      	lsls	r0, r2, #28
 8003f2a:	460c      	mov	r4, r1
 8003f2c:	d458      	bmi.n	8003fe0 <__sflush_r+0xc0>
 8003f2e:	684b      	ldr	r3, [r1, #4]
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	dc05      	bgt.n	8003f40 <__sflush_r+0x20>
 8003f34:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	dc02      	bgt.n	8003f40 <__sflush_r+0x20>
 8003f3a:	2000      	movs	r0, #0
 8003f3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003f40:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003f42:	2e00      	cmp	r6, #0
 8003f44:	d0f9      	beq.n	8003f3a <__sflush_r+0x1a>
 8003f46:	2300      	movs	r3, #0
 8003f48:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003f4c:	682f      	ldr	r7, [r5, #0]
 8003f4e:	602b      	str	r3, [r5, #0]
 8003f50:	d032      	beq.n	8003fb8 <__sflush_r+0x98>
 8003f52:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003f54:	89a3      	ldrh	r3, [r4, #12]
 8003f56:	075a      	lsls	r2, r3, #29
 8003f58:	d505      	bpl.n	8003f66 <__sflush_r+0x46>
 8003f5a:	6863      	ldr	r3, [r4, #4]
 8003f5c:	1ac0      	subs	r0, r0, r3
 8003f5e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003f60:	b10b      	cbz	r3, 8003f66 <__sflush_r+0x46>
 8003f62:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003f64:	1ac0      	subs	r0, r0, r3
 8003f66:	2300      	movs	r3, #0
 8003f68:	4602      	mov	r2, r0
 8003f6a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003f6c:	6a21      	ldr	r1, [r4, #32]
 8003f6e:	4628      	mov	r0, r5
 8003f70:	47b0      	blx	r6
 8003f72:	1c43      	adds	r3, r0, #1
 8003f74:	89a3      	ldrh	r3, [r4, #12]
 8003f76:	d106      	bne.n	8003f86 <__sflush_r+0x66>
 8003f78:	6829      	ldr	r1, [r5, #0]
 8003f7a:	291d      	cmp	r1, #29
 8003f7c:	d82c      	bhi.n	8003fd8 <__sflush_r+0xb8>
 8003f7e:	4a2a      	ldr	r2, [pc, #168]	; (8004028 <__sflush_r+0x108>)
 8003f80:	40ca      	lsrs	r2, r1
 8003f82:	07d6      	lsls	r6, r2, #31
 8003f84:	d528      	bpl.n	8003fd8 <__sflush_r+0xb8>
 8003f86:	2200      	movs	r2, #0
 8003f88:	6062      	str	r2, [r4, #4]
 8003f8a:	04d9      	lsls	r1, r3, #19
 8003f8c:	6922      	ldr	r2, [r4, #16]
 8003f8e:	6022      	str	r2, [r4, #0]
 8003f90:	d504      	bpl.n	8003f9c <__sflush_r+0x7c>
 8003f92:	1c42      	adds	r2, r0, #1
 8003f94:	d101      	bne.n	8003f9a <__sflush_r+0x7a>
 8003f96:	682b      	ldr	r3, [r5, #0]
 8003f98:	b903      	cbnz	r3, 8003f9c <__sflush_r+0x7c>
 8003f9a:	6560      	str	r0, [r4, #84]	; 0x54
 8003f9c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003f9e:	602f      	str	r7, [r5, #0]
 8003fa0:	2900      	cmp	r1, #0
 8003fa2:	d0ca      	beq.n	8003f3a <__sflush_r+0x1a>
 8003fa4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003fa8:	4299      	cmp	r1, r3
 8003faa:	d002      	beq.n	8003fb2 <__sflush_r+0x92>
 8003fac:	4628      	mov	r0, r5
 8003fae:	f000 fa03 	bl	80043b8 <_free_r>
 8003fb2:	2000      	movs	r0, #0
 8003fb4:	6360      	str	r0, [r4, #52]	; 0x34
 8003fb6:	e7c1      	b.n	8003f3c <__sflush_r+0x1c>
 8003fb8:	6a21      	ldr	r1, [r4, #32]
 8003fba:	2301      	movs	r3, #1
 8003fbc:	4628      	mov	r0, r5
 8003fbe:	47b0      	blx	r6
 8003fc0:	1c41      	adds	r1, r0, #1
 8003fc2:	d1c7      	bne.n	8003f54 <__sflush_r+0x34>
 8003fc4:	682b      	ldr	r3, [r5, #0]
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d0c4      	beq.n	8003f54 <__sflush_r+0x34>
 8003fca:	2b1d      	cmp	r3, #29
 8003fcc:	d001      	beq.n	8003fd2 <__sflush_r+0xb2>
 8003fce:	2b16      	cmp	r3, #22
 8003fd0:	d101      	bne.n	8003fd6 <__sflush_r+0xb6>
 8003fd2:	602f      	str	r7, [r5, #0]
 8003fd4:	e7b1      	b.n	8003f3a <__sflush_r+0x1a>
 8003fd6:	89a3      	ldrh	r3, [r4, #12]
 8003fd8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003fdc:	81a3      	strh	r3, [r4, #12]
 8003fde:	e7ad      	b.n	8003f3c <__sflush_r+0x1c>
 8003fe0:	690f      	ldr	r7, [r1, #16]
 8003fe2:	2f00      	cmp	r7, #0
 8003fe4:	d0a9      	beq.n	8003f3a <__sflush_r+0x1a>
 8003fe6:	0793      	lsls	r3, r2, #30
 8003fe8:	680e      	ldr	r6, [r1, #0]
 8003fea:	bf08      	it	eq
 8003fec:	694b      	ldreq	r3, [r1, #20]
 8003fee:	600f      	str	r7, [r1, #0]
 8003ff0:	bf18      	it	ne
 8003ff2:	2300      	movne	r3, #0
 8003ff4:	eba6 0807 	sub.w	r8, r6, r7
 8003ff8:	608b      	str	r3, [r1, #8]
 8003ffa:	f1b8 0f00 	cmp.w	r8, #0
 8003ffe:	dd9c      	ble.n	8003f3a <__sflush_r+0x1a>
 8004000:	6a21      	ldr	r1, [r4, #32]
 8004002:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004004:	4643      	mov	r3, r8
 8004006:	463a      	mov	r2, r7
 8004008:	4628      	mov	r0, r5
 800400a:	47b0      	blx	r6
 800400c:	2800      	cmp	r0, #0
 800400e:	dc06      	bgt.n	800401e <__sflush_r+0xfe>
 8004010:	89a3      	ldrh	r3, [r4, #12]
 8004012:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004016:	81a3      	strh	r3, [r4, #12]
 8004018:	f04f 30ff 	mov.w	r0, #4294967295
 800401c:	e78e      	b.n	8003f3c <__sflush_r+0x1c>
 800401e:	4407      	add	r7, r0
 8004020:	eba8 0800 	sub.w	r8, r8, r0
 8004024:	e7e9      	b.n	8003ffa <__sflush_r+0xda>
 8004026:	bf00      	nop
 8004028:	20400001 	.word	0x20400001

0800402c <_fflush_r>:
 800402c:	b538      	push	{r3, r4, r5, lr}
 800402e:	690b      	ldr	r3, [r1, #16]
 8004030:	4605      	mov	r5, r0
 8004032:	460c      	mov	r4, r1
 8004034:	b913      	cbnz	r3, 800403c <_fflush_r+0x10>
 8004036:	2500      	movs	r5, #0
 8004038:	4628      	mov	r0, r5
 800403a:	bd38      	pop	{r3, r4, r5, pc}
 800403c:	b118      	cbz	r0, 8004046 <_fflush_r+0x1a>
 800403e:	6983      	ldr	r3, [r0, #24]
 8004040:	b90b      	cbnz	r3, 8004046 <_fflush_r+0x1a>
 8004042:	f000 f887 	bl	8004154 <__sinit>
 8004046:	4b14      	ldr	r3, [pc, #80]	; (8004098 <_fflush_r+0x6c>)
 8004048:	429c      	cmp	r4, r3
 800404a:	d11b      	bne.n	8004084 <_fflush_r+0x58>
 800404c:	686c      	ldr	r4, [r5, #4]
 800404e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004052:	2b00      	cmp	r3, #0
 8004054:	d0ef      	beq.n	8004036 <_fflush_r+0xa>
 8004056:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004058:	07d0      	lsls	r0, r2, #31
 800405a:	d404      	bmi.n	8004066 <_fflush_r+0x3a>
 800405c:	0599      	lsls	r1, r3, #22
 800405e:	d402      	bmi.n	8004066 <_fflush_r+0x3a>
 8004060:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004062:	f000 f93a 	bl	80042da <__retarget_lock_acquire_recursive>
 8004066:	4628      	mov	r0, r5
 8004068:	4621      	mov	r1, r4
 800406a:	f7ff ff59 	bl	8003f20 <__sflush_r>
 800406e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004070:	07da      	lsls	r2, r3, #31
 8004072:	4605      	mov	r5, r0
 8004074:	d4e0      	bmi.n	8004038 <_fflush_r+0xc>
 8004076:	89a3      	ldrh	r3, [r4, #12]
 8004078:	059b      	lsls	r3, r3, #22
 800407a:	d4dd      	bmi.n	8004038 <_fflush_r+0xc>
 800407c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800407e:	f000 f92d 	bl	80042dc <__retarget_lock_release_recursive>
 8004082:	e7d9      	b.n	8004038 <_fflush_r+0xc>
 8004084:	4b05      	ldr	r3, [pc, #20]	; (800409c <_fflush_r+0x70>)
 8004086:	429c      	cmp	r4, r3
 8004088:	d101      	bne.n	800408e <_fflush_r+0x62>
 800408a:	68ac      	ldr	r4, [r5, #8]
 800408c:	e7df      	b.n	800404e <_fflush_r+0x22>
 800408e:	4b04      	ldr	r3, [pc, #16]	; (80040a0 <_fflush_r+0x74>)
 8004090:	429c      	cmp	r4, r3
 8004092:	bf08      	it	eq
 8004094:	68ec      	ldreq	r4, [r5, #12]
 8004096:	e7da      	b.n	800404e <_fflush_r+0x22>
 8004098:	08004f38 	.word	0x08004f38
 800409c:	08004f58 	.word	0x08004f58
 80040a0:	08004f18 	.word	0x08004f18

080040a4 <std>:
 80040a4:	2300      	movs	r3, #0
 80040a6:	b510      	push	{r4, lr}
 80040a8:	4604      	mov	r4, r0
 80040aa:	e9c0 3300 	strd	r3, r3, [r0]
 80040ae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80040b2:	6083      	str	r3, [r0, #8]
 80040b4:	8181      	strh	r1, [r0, #12]
 80040b6:	6643      	str	r3, [r0, #100]	; 0x64
 80040b8:	81c2      	strh	r2, [r0, #14]
 80040ba:	6183      	str	r3, [r0, #24]
 80040bc:	4619      	mov	r1, r3
 80040be:	2208      	movs	r2, #8
 80040c0:	305c      	adds	r0, #92	; 0x5c
 80040c2:	f000 f971 	bl	80043a8 <memset>
 80040c6:	4b05      	ldr	r3, [pc, #20]	; (80040dc <std+0x38>)
 80040c8:	6263      	str	r3, [r4, #36]	; 0x24
 80040ca:	4b05      	ldr	r3, [pc, #20]	; (80040e0 <std+0x3c>)
 80040cc:	62a3      	str	r3, [r4, #40]	; 0x28
 80040ce:	4b05      	ldr	r3, [pc, #20]	; (80040e4 <std+0x40>)
 80040d0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80040d2:	4b05      	ldr	r3, [pc, #20]	; (80040e8 <std+0x44>)
 80040d4:	6224      	str	r4, [r4, #32]
 80040d6:	6323      	str	r3, [r4, #48]	; 0x30
 80040d8:	bd10      	pop	{r4, pc}
 80040da:	bf00      	nop
 80040dc:	080045c9 	.word	0x080045c9
 80040e0:	080045eb 	.word	0x080045eb
 80040e4:	08004623 	.word	0x08004623
 80040e8:	08004647 	.word	0x08004647

080040ec <_cleanup_r>:
 80040ec:	4901      	ldr	r1, [pc, #4]	; (80040f4 <_cleanup_r+0x8>)
 80040ee:	f000 b8af 	b.w	8004250 <_fwalk_reent>
 80040f2:	bf00      	nop
 80040f4:	0800402d 	.word	0x0800402d

080040f8 <__sfmoreglue>:
 80040f8:	b570      	push	{r4, r5, r6, lr}
 80040fa:	2268      	movs	r2, #104	; 0x68
 80040fc:	1e4d      	subs	r5, r1, #1
 80040fe:	4355      	muls	r5, r2
 8004100:	460e      	mov	r6, r1
 8004102:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004106:	f000 f9c3 	bl	8004490 <_malloc_r>
 800410a:	4604      	mov	r4, r0
 800410c:	b140      	cbz	r0, 8004120 <__sfmoreglue+0x28>
 800410e:	2100      	movs	r1, #0
 8004110:	e9c0 1600 	strd	r1, r6, [r0]
 8004114:	300c      	adds	r0, #12
 8004116:	60a0      	str	r0, [r4, #8]
 8004118:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800411c:	f000 f944 	bl	80043a8 <memset>
 8004120:	4620      	mov	r0, r4
 8004122:	bd70      	pop	{r4, r5, r6, pc}

08004124 <__sfp_lock_acquire>:
 8004124:	4801      	ldr	r0, [pc, #4]	; (800412c <__sfp_lock_acquire+0x8>)
 8004126:	f000 b8d8 	b.w	80042da <__retarget_lock_acquire_recursive>
 800412a:	bf00      	nop
 800412c:	2000023d 	.word	0x2000023d

08004130 <__sfp_lock_release>:
 8004130:	4801      	ldr	r0, [pc, #4]	; (8004138 <__sfp_lock_release+0x8>)
 8004132:	f000 b8d3 	b.w	80042dc <__retarget_lock_release_recursive>
 8004136:	bf00      	nop
 8004138:	2000023d 	.word	0x2000023d

0800413c <__sinit_lock_acquire>:
 800413c:	4801      	ldr	r0, [pc, #4]	; (8004144 <__sinit_lock_acquire+0x8>)
 800413e:	f000 b8cc 	b.w	80042da <__retarget_lock_acquire_recursive>
 8004142:	bf00      	nop
 8004144:	2000023e 	.word	0x2000023e

08004148 <__sinit_lock_release>:
 8004148:	4801      	ldr	r0, [pc, #4]	; (8004150 <__sinit_lock_release+0x8>)
 800414a:	f000 b8c7 	b.w	80042dc <__retarget_lock_release_recursive>
 800414e:	bf00      	nop
 8004150:	2000023e 	.word	0x2000023e

08004154 <__sinit>:
 8004154:	b510      	push	{r4, lr}
 8004156:	4604      	mov	r4, r0
 8004158:	f7ff fff0 	bl	800413c <__sinit_lock_acquire>
 800415c:	69a3      	ldr	r3, [r4, #24]
 800415e:	b11b      	cbz	r3, 8004168 <__sinit+0x14>
 8004160:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004164:	f7ff bff0 	b.w	8004148 <__sinit_lock_release>
 8004168:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800416c:	6523      	str	r3, [r4, #80]	; 0x50
 800416e:	4b13      	ldr	r3, [pc, #76]	; (80041bc <__sinit+0x68>)
 8004170:	4a13      	ldr	r2, [pc, #76]	; (80041c0 <__sinit+0x6c>)
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	62a2      	str	r2, [r4, #40]	; 0x28
 8004176:	42a3      	cmp	r3, r4
 8004178:	bf04      	itt	eq
 800417a:	2301      	moveq	r3, #1
 800417c:	61a3      	streq	r3, [r4, #24]
 800417e:	4620      	mov	r0, r4
 8004180:	f000 f820 	bl	80041c4 <__sfp>
 8004184:	6060      	str	r0, [r4, #4]
 8004186:	4620      	mov	r0, r4
 8004188:	f000 f81c 	bl	80041c4 <__sfp>
 800418c:	60a0      	str	r0, [r4, #8]
 800418e:	4620      	mov	r0, r4
 8004190:	f000 f818 	bl	80041c4 <__sfp>
 8004194:	2200      	movs	r2, #0
 8004196:	60e0      	str	r0, [r4, #12]
 8004198:	2104      	movs	r1, #4
 800419a:	6860      	ldr	r0, [r4, #4]
 800419c:	f7ff ff82 	bl	80040a4 <std>
 80041a0:	68a0      	ldr	r0, [r4, #8]
 80041a2:	2201      	movs	r2, #1
 80041a4:	2109      	movs	r1, #9
 80041a6:	f7ff ff7d 	bl	80040a4 <std>
 80041aa:	68e0      	ldr	r0, [r4, #12]
 80041ac:	2202      	movs	r2, #2
 80041ae:	2112      	movs	r1, #18
 80041b0:	f7ff ff78 	bl	80040a4 <std>
 80041b4:	2301      	movs	r3, #1
 80041b6:	61a3      	str	r3, [r4, #24]
 80041b8:	e7d2      	b.n	8004160 <__sinit+0xc>
 80041ba:	bf00      	nop
 80041bc:	08004f78 	.word	0x08004f78
 80041c0:	080040ed 	.word	0x080040ed

080041c4 <__sfp>:
 80041c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041c6:	4607      	mov	r7, r0
 80041c8:	f7ff ffac 	bl	8004124 <__sfp_lock_acquire>
 80041cc:	4b1e      	ldr	r3, [pc, #120]	; (8004248 <__sfp+0x84>)
 80041ce:	681e      	ldr	r6, [r3, #0]
 80041d0:	69b3      	ldr	r3, [r6, #24]
 80041d2:	b913      	cbnz	r3, 80041da <__sfp+0x16>
 80041d4:	4630      	mov	r0, r6
 80041d6:	f7ff ffbd 	bl	8004154 <__sinit>
 80041da:	3648      	adds	r6, #72	; 0x48
 80041dc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80041e0:	3b01      	subs	r3, #1
 80041e2:	d503      	bpl.n	80041ec <__sfp+0x28>
 80041e4:	6833      	ldr	r3, [r6, #0]
 80041e6:	b30b      	cbz	r3, 800422c <__sfp+0x68>
 80041e8:	6836      	ldr	r6, [r6, #0]
 80041ea:	e7f7      	b.n	80041dc <__sfp+0x18>
 80041ec:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80041f0:	b9d5      	cbnz	r5, 8004228 <__sfp+0x64>
 80041f2:	4b16      	ldr	r3, [pc, #88]	; (800424c <__sfp+0x88>)
 80041f4:	60e3      	str	r3, [r4, #12]
 80041f6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80041fa:	6665      	str	r5, [r4, #100]	; 0x64
 80041fc:	f000 f86c 	bl	80042d8 <__retarget_lock_init_recursive>
 8004200:	f7ff ff96 	bl	8004130 <__sfp_lock_release>
 8004204:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8004208:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800420c:	6025      	str	r5, [r4, #0]
 800420e:	61a5      	str	r5, [r4, #24]
 8004210:	2208      	movs	r2, #8
 8004212:	4629      	mov	r1, r5
 8004214:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004218:	f000 f8c6 	bl	80043a8 <memset>
 800421c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004220:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8004224:	4620      	mov	r0, r4
 8004226:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004228:	3468      	adds	r4, #104	; 0x68
 800422a:	e7d9      	b.n	80041e0 <__sfp+0x1c>
 800422c:	2104      	movs	r1, #4
 800422e:	4638      	mov	r0, r7
 8004230:	f7ff ff62 	bl	80040f8 <__sfmoreglue>
 8004234:	4604      	mov	r4, r0
 8004236:	6030      	str	r0, [r6, #0]
 8004238:	2800      	cmp	r0, #0
 800423a:	d1d5      	bne.n	80041e8 <__sfp+0x24>
 800423c:	f7ff ff78 	bl	8004130 <__sfp_lock_release>
 8004240:	230c      	movs	r3, #12
 8004242:	603b      	str	r3, [r7, #0]
 8004244:	e7ee      	b.n	8004224 <__sfp+0x60>
 8004246:	bf00      	nop
 8004248:	08004f78 	.word	0x08004f78
 800424c:	ffff0001 	.word	0xffff0001

08004250 <_fwalk_reent>:
 8004250:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004254:	4606      	mov	r6, r0
 8004256:	4688      	mov	r8, r1
 8004258:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800425c:	2700      	movs	r7, #0
 800425e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004262:	f1b9 0901 	subs.w	r9, r9, #1
 8004266:	d505      	bpl.n	8004274 <_fwalk_reent+0x24>
 8004268:	6824      	ldr	r4, [r4, #0]
 800426a:	2c00      	cmp	r4, #0
 800426c:	d1f7      	bne.n	800425e <_fwalk_reent+0xe>
 800426e:	4638      	mov	r0, r7
 8004270:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004274:	89ab      	ldrh	r3, [r5, #12]
 8004276:	2b01      	cmp	r3, #1
 8004278:	d907      	bls.n	800428a <_fwalk_reent+0x3a>
 800427a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800427e:	3301      	adds	r3, #1
 8004280:	d003      	beq.n	800428a <_fwalk_reent+0x3a>
 8004282:	4629      	mov	r1, r5
 8004284:	4630      	mov	r0, r6
 8004286:	47c0      	blx	r8
 8004288:	4307      	orrs	r7, r0
 800428a:	3568      	adds	r5, #104	; 0x68
 800428c:	e7e9      	b.n	8004262 <_fwalk_reent+0x12>
	...

08004290 <__libc_init_array>:
 8004290:	b570      	push	{r4, r5, r6, lr}
 8004292:	4d0d      	ldr	r5, [pc, #52]	; (80042c8 <__libc_init_array+0x38>)
 8004294:	4c0d      	ldr	r4, [pc, #52]	; (80042cc <__libc_init_array+0x3c>)
 8004296:	1b64      	subs	r4, r4, r5
 8004298:	10a4      	asrs	r4, r4, #2
 800429a:	2600      	movs	r6, #0
 800429c:	42a6      	cmp	r6, r4
 800429e:	d109      	bne.n	80042b4 <__libc_init_array+0x24>
 80042a0:	4d0b      	ldr	r5, [pc, #44]	; (80042d0 <__libc_init_array+0x40>)
 80042a2:	4c0c      	ldr	r4, [pc, #48]	; (80042d4 <__libc_init_array+0x44>)
 80042a4:	f000 fdf6 	bl	8004e94 <_init>
 80042a8:	1b64      	subs	r4, r4, r5
 80042aa:	10a4      	asrs	r4, r4, #2
 80042ac:	2600      	movs	r6, #0
 80042ae:	42a6      	cmp	r6, r4
 80042b0:	d105      	bne.n	80042be <__libc_init_array+0x2e>
 80042b2:	bd70      	pop	{r4, r5, r6, pc}
 80042b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80042b8:	4798      	blx	r3
 80042ba:	3601      	adds	r6, #1
 80042bc:	e7ee      	b.n	800429c <__libc_init_array+0xc>
 80042be:	f855 3b04 	ldr.w	r3, [r5], #4
 80042c2:	4798      	blx	r3
 80042c4:	3601      	adds	r6, #1
 80042c6:	e7f2      	b.n	80042ae <__libc_init_array+0x1e>
 80042c8:	08004fb8 	.word	0x08004fb8
 80042cc:	08004fb8 	.word	0x08004fb8
 80042d0:	08004fb8 	.word	0x08004fb8
 80042d4:	08004fbc 	.word	0x08004fbc

080042d8 <__retarget_lock_init_recursive>:
 80042d8:	4770      	bx	lr

080042da <__retarget_lock_acquire_recursive>:
 80042da:	4770      	bx	lr

080042dc <__retarget_lock_release_recursive>:
 80042dc:	4770      	bx	lr

080042de <__swhatbuf_r>:
 80042de:	b570      	push	{r4, r5, r6, lr}
 80042e0:	460e      	mov	r6, r1
 80042e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80042e6:	2900      	cmp	r1, #0
 80042e8:	b096      	sub	sp, #88	; 0x58
 80042ea:	4614      	mov	r4, r2
 80042ec:	461d      	mov	r5, r3
 80042ee:	da08      	bge.n	8004302 <__swhatbuf_r+0x24>
 80042f0:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80042f4:	2200      	movs	r2, #0
 80042f6:	602a      	str	r2, [r5, #0]
 80042f8:	061a      	lsls	r2, r3, #24
 80042fa:	d410      	bmi.n	800431e <__swhatbuf_r+0x40>
 80042fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004300:	e00e      	b.n	8004320 <__swhatbuf_r+0x42>
 8004302:	466a      	mov	r2, sp
 8004304:	f000 f9c6 	bl	8004694 <_fstat_r>
 8004308:	2800      	cmp	r0, #0
 800430a:	dbf1      	blt.n	80042f0 <__swhatbuf_r+0x12>
 800430c:	9a01      	ldr	r2, [sp, #4]
 800430e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004312:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8004316:	425a      	negs	r2, r3
 8004318:	415a      	adcs	r2, r3
 800431a:	602a      	str	r2, [r5, #0]
 800431c:	e7ee      	b.n	80042fc <__swhatbuf_r+0x1e>
 800431e:	2340      	movs	r3, #64	; 0x40
 8004320:	2000      	movs	r0, #0
 8004322:	6023      	str	r3, [r4, #0]
 8004324:	b016      	add	sp, #88	; 0x58
 8004326:	bd70      	pop	{r4, r5, r6, pc}

08004328 <__smakebuf_r>:
 8004328:	898b      	ldrh	r3, [r1, #12]
 800432a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800432c:	079d      	lsls	r5, r3, #30
 800432e:	4606      	mov	r6, r0
 8004330:	460c      	mov	r4, r1
 8004332:	d507      	bpl.n	8004344 <__smakebuf_r+0x1c>
 8004334:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004338:	6023      	str	r3, [r4, #0]
 800433a:	6123      	str	r3, [r4, #16]
 800433c:	2301      	movs	r3, #1
 800433e:	6163      	str	r3, [r4, #20]
 8004340:	b002      	add	sp, #8
 8004342:	bd70      	pop	{r4, r5, r6, pc}
 8004344:	ab01      	add	r3, sp, #4
 8004346:	466a      	mov	r2, sp
 8004348:	f7ff ffc9 	bl	80042de <__swhatbuf_r>
 800434c:	9900      	ldr	r1, [sp, #0]
 800434e:	4605      	mov	r5, r0
 8004350:	4630      	mov	r0, r6
 8004352:	f000 f89d 	bl	8004490 <_malloc_r>
 8004356:	b948      	cbnz	r0, 800436c <__smakebuf_r+0x44>
 8004358:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800435c:	059a      	lsls	r2, r3, #22
 800435e:	d4ef      	bmi.n	8004340 <__smakebuf_r+0x18>
 8004360:	f023 0303 	bic.w	r3, r3, #3
 8004364:	f043 0302 	orr.w	r3, r3, #2
 8004368:	81a3      	strh	r3, [r4, #12]
 800436a:	e7e3      	b.n	8004334 <__smakebuf_r+0xc>
 800436c:	4b0d      	ldr	r3, [pc, #52]	; (80043a4 <__smakebuf_r+0x7c>)
 800436e:	62b3      	str	r3, [r6, #40]	; 0x28
 8004370:	89a3      	ldrh	r3, [r4, #12]
 8004372:	6020      	str	r0, [r4, #0]
 8004374:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004378:	81a3      	strh	r3, [r4, #12]
 800437a:	9b00      	ldr	r3, [sp, #0]
 800437c:	6163      	str	r3, [r4, #20]
 800437e:	9b01      	ldr	r3, [sp, #4]
 8004380:	6120      	str	r0, [r4, #16]
 8004382:	b15b      	cbz	r3, 800439c <__smakebuf_r+0x74>
 8004384:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004388:	4630      	mov	r0, r6
 800438a:	f000 f995 	bl	80046b8 <_isatty_r>
 800438e:	b128      	cbz	r0, 800439c <__smakebuf_r+0x74>
 8004390:	89a3      	ldrh	r3, [r4, #12]
 8004392:	f023 0303 	bic.w	r3, r3, #3
 8004396:	f043 0301 	orr.w	r3, r3, #1
 800439a:	81a3      	strh	r3, [r4, #12]
 800439c:	89a0      	ldrh	r0, [r4, #12]
 800439e:	4305      	orrs	r5, r0
 80043a0:	81a5      	strh	r5, [r4, #12]
 80043a2:	e7cd      	b.n	8004340 <__smakebuf_r+0x18>
 80043a4:	080040ed 	.word	0x080040ed

080043a8 <memset>:
 80043a8:	4402      	add	r2, r0
 80043aa:	4603      	mov	r3, r0
 80043ac:	4293      	cmp	r3, r2
 80043ae:	d100      	bne.n	80043b2 <memset+0xa>
 80043b0:	4770      	bx	lr
 80043b2:	f803 1b01 	strb.w	r1, [r3], #1
 80043b6:	e7f9      	b.n	80043ac <memset+0x4>

080043b8 <_free_r>:
 80043b8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80043ba:	2900      	cmp	r1, #0
 80043bc:	d044      	beq.n	8004448 <_free_r+0x90>
 80043be:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80043c2:	9001      	str	r0, [sp, #4]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	f1a1 0404 	sub.w	r4, r1, #4
 80043ca:	bfb8      	it	lt
 80043cc:	18e4      	addlt	r4, r4, r3
 80043ce:	f000 f995 	bl	80046fc <__malloc_lock>
 80043d2:	4a1e      	ldr	r2, [pc, #120]	; (800444c <_free_r+0x94>)
 80043d4:	9801      	ldr	r0, [sp, #4]
 80043d6:	6813      	ldr	r3, [r2, #0]
 80043d8:	b933      	cbnz	r3, 80043e8 <_free_r+0x30>
 80043da:	6063      	str	r3, [r4, #4]
 80043dc:	6014      	str	r4, [r2, #0]
 80043de:	b003      	add	sp, #12
 80043e0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80043e4:	f000 b990 	b.w	8004708 <__malloc_unlock>
 80043e8:	42a3      	cmp	r3, r4
 80043ea:	d908      	bls.n	80043fe <_free_r+0x46>
 80043ec:	6825      	ldr	r5, [r4, #0]
 80043ee:	1961      	adds	r1, r4, r5
 80043f0:	428b      	cmp	r3, r1
 80043f2:	bf01      	itttt	eq
 80043f4:	6819      	ldreq	r1, [r3, #0]
 80043f6:	685b      	ldreq	r3, [r3, #4]
 80043f8:	1949      	addeq	r1, r1, r5
 80043fa:	6021      	streq	r1, [r4, #0]
 80043fc:	e7ed      	b.n	80043da <_free_r+0x22>
 80043fe:	461a      	mov	r2, r3
 8004400:	685b      	ldr	r3, [r3, #4]
 8004402:	b10b      	cbz	r3, 8004408 <_free_r+0x50>
 8004404:	42a3      	cmp	r3, r4
 8004406:	d9fa      	bls.n	80043fe <_free_r+0x46>
 8004408:	6811      	ldr	r1, [r2, #0]
 800440a:	1855      	adds	r5, r2, r1
 800440c:	42a5      	cmp	r5, r4
 800440e:	d10b      	bne.n	8004428 <_free_r+0x70>
 8004410:	6824      	ldr	r4, [r4, #0]
 8004412:	4421      	add	r1, r4
 8004414:	1854      	adds	r4, r2, r1
 8004416:	42a3      	cmp	r3, r4
 8004418:	6011      	str	r1, [r2, #0]
 800441a:	d1e0      	bne.n	80043de <_free_r+0x26>
 800441c:	681c      	ldr	r4, [r3, #0]
 800441e:	685b      	ldr	r3, [r3, #4]
 8004420:	6053      	str	r3, [r2, #4]
 8004422:	4421      	add	r1, r4
 8004424:	6011      	str	r1, [r2, #0]
 8004426:	e7da      	b.n	80043de <_free_r+0x26>
 8004428:	d902      	bls.n	8004430 <_free_r+0x78>
 800442a:	230c      	movs	r3, #12
 800442c:	6003      	str	r3, [r0, #0]
 800442e:	e7d6      	b.n	80043de <_free_r+0x26>
 8004430:	6825      	ldr	r5, [r4, #0]
 8004432:	1961      	adds	r1, r4, r5
 8004434:	428b      	cmp	r3, r1
 8004436:	bf04      	itt	eq
 8004438:	6819      	ldreq	r1, [r3, #0]
 800443a:	685b      	ldreq	r3, [r3, #4]
 800443c:	6063      	str	r3, [r4, #4]
 800443e:	bf04      	itt	eq
 8004440:	1949      	addeq	r1, r1, r5
 8004442:	6021      	streq	r1, [r4, #0]
 8004444:	6054      	str	r4, [r2, #4]
 8004446:	e7ca      	b.n	80043de <_free_r+0x26>
 8004448:	b003      	add	sp, #12
 800444a:	bd30      	pop	{r4, r5, pc}
 800444c:	20000240 	.word	0x20000240

08004450 <sbrk_aligned>:
 8004450:	b570      	push	{r4, r5, r6, lr}
 8004452:	4e0e      	ldr	r6, [pc, #56]	; (800448c <sbrk_aligned+0x3c>)
 8004454:	460c      	mov	r4, r1
 8004456:	6831      	ldr	r1, [r6, #0]
 8004458:	4605      	mov	r5, r0
 800445a:	b911      	cbnz	r1, 8004462 <sbrk_aligned+0x12>
 800445c:	f000 f8a4 	bl	80045a8 <_sbrk_r>
 8004460:	6030      	str	r0, [r6, #0]
 8004462:	4621      	mov	r1, r4
 8004464:	4628      	mov	r0, r5
 8004466:	f000 f89f 	bl	80045a8 <_sbrk_r>
 800446a:	1c43      	adds	r3, r0, #1
 800446c:	d00a      	beq.n	8004484 <sbrk_aligned+0x34>
 800446e:	1cc4      	adds	r4, r0, #3
 8004470:	f024 0403 	bic.w	r4, r4, #3
 8004474:	42a0      	cmp	r0, r4
 8004476:	d007      	beq.n	8004488 <sbrk_aligned+0x38>
 8004478:	1a21      	subs	r1, r4, r0
 800447a:	4628      	mov	r0, r5
 800447c:	f000 f894 	bl	80045a8 <_sbrk_r>
 8004480:	3001      	adds	r0, #1
 8004482:	d101      	bne.n	8004488 <sbrk_aligned+0x38>
 8004484:	f04f 34ff 	mov.w	r4, #4294967295
 8004488:	4620      	mov	r0, r4
 800448a:	bd70      	pop	{r4, r5, r6, pc}
 800448c:	20000244 	.word	0x20000244

08004490 <_malloc_r>:
 8004490:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004494:	1ccd      	adds	r5, r1, #3
 8004496:	f025 0503 	bic.w	r5, r5, #3
 800449a:	3508      	adds	r5, #8
 800449c:	2d0c      	cmp	r5, #12
 800449e:	bf38      	it	cc
 80044a0:	250c      	movcc	r5, #12
 80044a2:	2d00      	cmp	r5, #0
 80044a4:	4607      	mov	r7, r0
 80044a6:	db01      	blt.n	80044ac <_malloc_r+0x1c>
 80044a8:	42a9      	cmp	r1, r5
 80044aa:	d905      	bls.n	80044b8 <_malloc_r+0x28>
 80044ac:	230c      	movs	r3, #12
 80044ae:	603b      	str	r3, [r7, #0]
 80044b0:	2600      	movs	r6, #0
 80044b2:	4630      	mov	r0, r6
 80044b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80044b8:	4e2e      	ldr	r6, [pc, #184]	; (8004574 <_malloc_r+0xe4>)
 80044ba:	f000 f91f 	bl	80046fc <__malloc_lock>
 80044be:	6833      	ldr	r3, [r6, #0]
 80044c0:	461c      	mov	r4, r3
 80044c2:	bb34      	cbnz	r4, 8004512 <_malloc_r+0x82>
 80044c4:	4629      	mov	r1, r5
 80044c6:	4638      	mov	r0, r7
 80044c8:	f7ff ffc2 	bl	8004450 <sbrk_aligned>
 80044cc:	1c43      	adds	r3, r0, #1
 80044ce:	4604      	mov	r4, r0
 80044d0:	d14d      	bne.n	800456e <_malloc_r+0xde>
 80044d2:	6834      	ldr	r4, [r6, #0]
 80044d4:	4626      	mov	r6, r4
 80044d6:	2e00      	cmp	r6, #0
 80044d8:	d140      	bne.n	800455c <_malloc_r+0xcc>
 80044da:	6823      	ldr	r3, [r4, #0]
 80044dc:	4631      	mov	r1, r6
 80044de:	4638      	mov	r0, r7
 80044e0:	eb04 0803 	add.w	r8, r4, r3
 80044e4:	f000 f860 	bl	80045a8 <_sbrk_r>
 80044e8:	4580      	cmp	r8, r0
 80044ea:	d13a      	bne.n	8004562 <_malloc_r+0xd2>
 80044ec:	6821      	ldr	r1, [r4, #0]
 80044ee:	3503      	adds	r5, #3
 80044f0:	1a6d      	subs	r5, r5, r1
 80044f2:	f025 0503 	bic.w	r5, r5, #3
 80044f6:	3508      	adds	r5, #8
 80044f8:	2d0c      	cmp	r5, #12
 80044fa:	bf38      	it	cc
 80044fc:	250c      	movcc	r5, #12
 80044fe:	4629      	mov	r1, r5
 8004500:	4638      	mov	r0, r7
 8004502:	f7ff ffa5 	bl	8004450 <sbrk_aligned>
 8004506:	3001      	adds	r0, #1
 8004508:	d02b      	beq.n	8004562 <_malloc_r+0xd2>
 800450a:	6823      	ldr	r3, [r4, #0]
 800450c:	442b      	add	r3, r5
 800450e:	6023      	str	r3, [r4, #0]
 8004510:	e00e      	b.n	8004530 <_malloc_r+0xa0>
 8004512:	6822      	ldr	r2, [r4, #0]
 8004514:	1b52      	subs	r2, r2, r5
 8004516:	d41e      	bmi.n	8004556 <_malloc_r+0xc6>
 8004518:	2a0b      	cmp	r2, #11
 800451a:	d916      	bls.n	800454a <_malloc_r+0xba>
 800451c:	1961      	adds	r1, r4, r5
 800451e:	42a3      	cmp	r3, r4
 8004520:	6025      	str	r5, [r4, #0]
 8004522:	bf18      	it	ne
 8004524:	6059      	strne	r1, [r3, #4]
 8004526:	6863      	ldr	r3, [r4, #4]
 8004528:	bf08      	it	eq
 800452a:	6031      	streq	r1, [r6, #0]
 800452c:	5162      	str	r2, [r4, r5]
 800452e:	604b      	str	r3, [r1, #4]
 8004530:	4638      	mov	r0, r7
 8004532:	f104 060b 	add.w	r6, r4, #11
 8004536:	f000 f8e7 	bl	8004708 <__malloc_unlock>
 800453a:	f026 0607 	bic.w	r6, r6, #7
 800453e:	1d23      	adds	r3, r4, #4
 8004540:	1af2      	subs	r2, r6, r3
 8004542:	d0b6      	beq.n	80044b2 <_malloc_r+0x22>
 8004544:	1b9b      	subs	r3, r3, r6
 8004546:	50a3      	str	r3, [r4, r2]
 8004548:	e7b3      	b.n	80044b2 <_malloc_r+0x22>
 800454a:	6862      	ldr	r2, [r4, #4]
 800454c:	42a3      	cmp	r3, r4
 800454e:	bf0c      	ite	eq
 8004550:	6032      	streq	r2, [r6, #0]
 8004552:	605a      	strne	r2, [r3, #4]
 8004554:	e7ec      	b.n	8004530 <_malloc_r+0xa0>
 8004556:	4623      	mov	r3, r4
 8004558:	6864      	ldr	r4, [r4, #4]
 800455a:	e7b2      	b.n	80044c2 <_malloc_r+0x32>
 800455c:	4634      	mov	r4, r6
 800455e:	6876      	ldr	r6, [r6, #4]
 8004560:	e7b9      	b.n	80044d6 <_malloc_r+0x46>
 8004562:	230c      	movs	r3, #12
 8004564:	603b      	str	r3, [r7, #0]
 8004566:	4638      	mov	r0, r7
 8004568:	f000 f8ce 	bl	8004708 <__malloc_unlock>
 800456c:	e7a1      	b.n	80044b2 <_malloc_r+0x22>
 800456e:	6025      	str	r5, [r4, #0]
 8004570:	e7de      	b.n	8004530 <_malloc_r+0xa0>
 8004572:	bf00      	nop
 8004574:	20000240 	.word	0x20000240

08004578 <iprintf>:
 8004578:	b40f      	push	{r0, r1, r2, r3}
 800457a:	4b0a      	ldr	r3, [pc, #40]	; (80045a4 <iprintf+0x2c>)
 800457c:	b513      	push	{r0, r1, r4, lr}
 800457e:	681c      	ldr	r4, [r3, #0]
 8004580:	b124      	cbz	r4, 800458c <iprintf+0x14>
 8004582:	69a3      	ldr	r3, [r4, #24]
 8004584:	b913      	cbnz	r3, 800458c <iprintf+0x14>
 8004586:	4620      	mov	r0, r4
 8004588:	f7ff fde4 	bl	8004154 <__sinit>
 800458c:	ab05      	add	r3, sp, #20
 800458e:	9a04      	ldr	r2, [sp, #16]
 8004590:	68a1      	ldr	r1, [r4, #8]
 8004592:	9301      	str	r3, [sp, #4]
 8004594:	4620      	mov	r0, r4
 8004596:	f000 f8e7 	bl	8004768 <_vfiprintf_r>
 800459a:	b002      	add	sp, #8
 800459c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80045a0:	b004      	add	sp, #16
 80045a2:	4770      	bx	lr
 80045a4:	2000000c 	.word	0x2000000c

080045a8 <_sbrk_r>:
 80045a8:	b538      	push	{r3, r4, r5, lr}
 80045aa:	4d06      	ldr	r5, [pc, #24]	; (80045c4 <_sbrk_r+0x1c>)
 80045ac:	2300      	movs	r3, #0
 80045ae:	4604      	mov	r4, r0
 80045b0:	4608      	mov	r0, r1
 80045b2:	602b      	str	r3, [r5, #0]
 80045b4:	f7fc fb80 	bl	8000cb8 <_sbrk>
 80045b8:	1c43      	adds	r3, r0, #1
 80045ba:	d102      	bne.n	80045c2 <_sbrk_r+0x1a>
 80045bc:	682b      	ldr	r3, [r5, #0]
 80045be:	b103      	cbz	r3, 80045c2 <_sbrk_r+0x1a>
 80045c0:	6023      	str	r3, [r4, #0]
 80045c2:	bd38      	pop	{r3, r4, r5, pc}
 80045c4:	20000248 	.word	0x20000248

080045c8 <__sread>:
 80045c8:	b510      	push	{r4, lr}
 80045ca:	460c      	mov	r4, r1
 80045cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80045d0:	f000 fb8e 	bl	8004cf0 <_read_r>
 80045d4:	2800      	cmp	r0, #0
 80045d6:	bfab      	itete	ge
 80045d8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80045da:	89a3      	ldrhlt	r3, [r4, #12]
 80045dc:	181b      	addge	r3, r3, r0
 80045de:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80045e2:	bfac      	ite	ge
 80045e4:	6563      	strge	r3, [r4, #84]	; 0x54
 80045e6:	81a3      	strhlt	r3, [r4, #12]
 80045e8:	bd10      	pop	{r4, pc}

080045ea <__swrite>:
 80045ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80045ee:	461f      	mov	r7, r3
 80045f0:	898b      	ldrh	r3, [r1, #12]
 80045f2:	05db      	lsls	r3, r3, #23
 80045f4:	4605      	mov	r5, r0
 80045f6:	460c      	mov	r4, r1
 80045f8:	4616      	mov	r6, r2
 80045fa:	d505      	bpl.n	8004608 <__swrite+0x1e>
 80045fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004600:	2302      	movs	r3, #2
 8004602:	2200      	movs	r2, #0
 8004604:	f000 f868 	bl	80046d8 <_lseek_r>
 8004608:	89a3      	ldrh	r3, [r4, #12]
 800460a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800460e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004612:	81a3      	strh	r3, [r4, #12]
 8004614:	4632      	mov	r2, r6
 8004616:	463b      	mov	r3, r7
 8004618:	4628      	mov	r0, r5
 800461a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800461e:	f000 b817 	b.w	8004650 <_write_r>

08004622 <__sseek>:
 8004622:	b510      	push	{r4, lr}
 8004624:	460c      	mov	r4, r1
 8004626:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800462a:	f000 f855 	bl	80046d8 <_lseek_r>
 800462e:	1c43      	adds	r3, r0, #1
 8004630:	89a3      	ldrh	r3, [r4, #12]
 8004632:	bf15      	itete	ne
 8004634:	6560      	strne	r0, [r4, #84]	; 0x54
 8004636:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800463a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800463e:	81a3      	strheq	r3, [r4, #12]
 8004640:	bf18      	it	ne
 8004642:	81a3      	strhne	r3, [r4, #12]
 8004644:	bd10      	pop	{r4, pc}

08004646 <__sclose>:
 8004646:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800464a:	f000 b813 	b.w	8004674 <_close_r>
	...

08004650 <_write_r>:
 8004650:	b538      	push	{r3, r4, r5, lr}
 8004652:	4d07      	ldr	r5, [pc, #28]	; (8004670 <_write_r+0x20>)
 8004654:	4604      	mov	r4, r0
 8004656:	4608      	mov	r0, r1
 8004658:	4611      	mov	r1, r2
 800465a:	2200      	movs	r2, #0
 800465c:	602a      	str	r2, [r5, #0]
 800465e:	461a      	mov	r2, r3
 8004660:	f7fc fad9 	bl	8000c16 <_write>
 8004664:	1c43      	adds	r3, r0, #1
 8004666:	d102      	bne.n	800466e <_write_r+0x1e>
 8004668:	682b      	ldr	r3, [r5, #0]
 800466a:	b103      	cbz	r3, 800466e <_write_r+0x1e>
 800466c:	6023      	str	r3, [r4, #0]
 800466e:	bd38      	pop	{r3, r4, r5, pc}
 8004670:	20000248 	.word	0x20000248

08004674 <_close_r>:
 8004674:	b538      	push	{r3, r4, r5, lr}
 8004676:	4d06      	ldr	r5, [pc, #24]	; (8004690 <_close_r+0x1c>)
 8004678:	2300      	movs	r3, #0
 800467a:	4604      	mov	r4, r0
 800467c:	4608      	mov	r0, r1
 800467e:	602b      	str	r3, [r5, #0]
 8004680:	f7fc fae5 	bl	8000c4e <_close>
 8004684:	1c43      	adds	r3, r0, #1
 8004686:	d102      	bne.n	800468e <_close_r+0x1a>
 8004688:	682b      	ldr	r3, [r5, #0]
 800468a:	b103      	cbz	r3, 800468e <_close_r+0x1a>
 800468c:	6023      	str	r3, [r4, #0]
 800468e:	bd38      	pop	{r3, r4, r5, pc}
 8004690:	20000248 	.word	0x20000248

08004694 <_fstat_r>:
 8004694:	b538      	push	{r3, r4, r5, lr}
 8004696:	4d07      	ldr	r5, [pc, #28]	; (80046b4 <_fstat_r+0x20>)
 8004698:	2300      	movs	r3, #0
 800469a:	4604      	mov	r4, r0
 800469c:	4608      	mov	r0, r1
 800469e:	4611      	mov	r1, r2
 80046a0:	602b      	str	r3, [r5, #0]
 80046a2:	f7fc fae0 	bl	8000c66 <_fstat>
 80046a6:	1c43      	adds	r3, r0, #1
 80046a8:	d102      	bne.n	80046b0 <_fstat_r+0x1c>
 80046aa:	682b      	ldr	r3, [r5, #0]
 80046ac:	b103      	cbz	r3, 80046b0 <_fstat_r+0x1c>
 80046ae:	6023      	str	r3, [r4, #0]
 80046b0:	bd38      	pop	{r3, r4, r5, pc}
 80046b2:	bf00      	nop
 80046b4:	20000248 	.word	0x20000248

080046b8 <_isatty_r>:
 80046b8:	b538      	push	{r3, r4, r5, lr}
 80046ba:	4d06      	ldr	r5, [pc, #24]	; (80046d4 <_isatty_r+0x1c>)
 80046bc:	2300      	movs	r3, #0
 80046be:	4604      	mov	r4, r0
 80046c0:	4608      	mov	r0, r1
 80046c2:	602b      	str	r3, [r5, #0]
 80046c4:	f7fc fadf 	bl	8000c86 <_isatty>
 80046c8:	1c43      	adds	r3, r0, #1
 80046ca:	d102      	bne.n	80046d2 <_isatty_r+0x1a>
 80046cc:	682b      	ldr	r3, [r5, #0]
 80046ce:	b103      	cbz	r3, 80046d2 <_isatty_r+0x1a>
 80046d0:	6023      	str	r3, [r4, #0]
 80046d2:	bd38      	pop	{r3, r4, r5, pc}
 80046d4:	20000248 	.word	0x20000248

080046d8 <_lseek_r>:
 80046d8:	b538      	push	{r3, r4, r5, lr}
 80046da:	4d07      	ldr	r5, [pc, #28]	; (80046f8 <_lseek_r+0x20>)
 80046dc:	4604      	mov	r4, r0
 80046de:	4608      	mov	r0, r1
 80046e0:	4611      	mov	r1, r2
 80046e2:	2200      	movs	r2, #0
 80046e4:	602a      	str	r2, [r5, #0]
 80046e6:	461a      	mov	r2, r3
 80046e8:	f7fc fad8 	bl	8000c9c <_lseek>
 80046ec:	1c43      	adds	r3, r0, #1
 80046ee:	d102      	bne.n	80046f6 <_lseek_r+0x1e>
 80046f0:	682b      	ldr	r3, [r5, #0]
 80046f2:	b103      	cbz	r3, 80046f6 <_lseek_r+0x1e>
 80046f4:	6023      	str	r3, [r4, #0]
 80046f6:	bd38      	pop	{r3, r4, r5, pc}
 80046f8:	20000248 	.word	0x20000248

080046fc <__malloc_lock>:
 80046fc:	4801      	ldr	r0, [pc, #4]	; (8004704 <__malloc_lock+0x8>)
 80046fe:	f7ff bdec 	b.w	80042da <__retarget_lock_acquire_recursive>
 8004702:	bf00      	nop
 8004704:	2000023c 	.word	0x2000023c

08004708 <__malloc_unlock>:
 8004708:	4801      	ldr	r0, [pc, #4]	; (8004710 <__malloc_unlock+0x8>)
 800470a:	f7ff bde7 	b.w	80042dc <__retarget_lock_release_recursive>
 800470e:	bf00      	nop
 8004710:	2000023c 	.word	0x2000023c

08004714 <__sfputc_r>:
 8004714:	6893      	ldr	r3, [r2, #8]
 8004716:	3b01      	subs	r3, #1
 8004718:	2b00      	cmp	r3, #0
 800471a:	b410      	push	{r4}
 800471c:	6093      	str	r3, [r2, #8]
 800471e:	da08      	bge.n	8004732 <__sfputc_r+0x1e>
 8004720:	6994      	ldr	r4, [r2, #24]
 8004722:	42a3      	cmp	r3, r4
 8004724:	db01      	blt.n	800472a <__sfputc_r+0x16>
 8004726:	290a      	cmp	r1, #10
 8004728:	d103      	bne.n	8004732 <__sfputc_r+0x1e>
 800472a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800472e:	f000 baf1 	b.w	8004d14 <__swbuf_r>
 8004732:	6813      	ldr	r3, [r2, #0]
 8004734:	1c58      	adds	r0, r3, #1
 8004736:	6010      	str	r0, [r2, #0]
 8004738:	7019      	strb	r1, [r3, #0]
 800473a:	4608      	mov	r0, r1
 800473c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004740:	4770      	bx	lr

08004742 <__sfputs_r>:
 8004742:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004744:	4606      	mov	r6, r0
 8004746:	460f      	mov	r7, r1
 8004748:	4614      	mov	r4, r2
 800474a:	18d5      	adds	r5, r2, r3
 800474c:	42ac      	cmp	r4, r5
 800474e:	d101      	bne.n	8004754 <__sfputs_r+0x12>
 8004750:	2000      	movs	r0, #0
 8004752:	e007      	b.n	8004764 <__sfputs_r+0x22>
 8004754:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004758:	463a      	mov	r2, r7
 800475a:	4630      	mov	r0, r6
 800475c:	f7ff ffda 	bl	8004714 <__sfputc_r>
 8004760:	1c43      	adds	r3, r0, #1
 8004762:	d1f3      	bne.n	800474c <__sfputs_r+0xa>
 8004764:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004768 <_vfiprintf_r>:
 8004768:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800476c:	460d      	mov	r5, r1
 800476e:	b09d      	sub	sp, #116	; 0x74
 8004770:	4614      	mov	r4, r2
 8004772:	4698      	mov	r8, r3
 8004774:	4606      	mov	r6, r0
 8004776:	b118      	cbz	r0, 8004780 <_vfiprintf_r+0x18>
 8004778:	6983      	ldr	r3, [r0, #24]
 800477a:	b90b      	cbnz	r3, 8004780 <_vfiprintf_r+0x18>
 800477c:	f7ff fcea 	bl	8004154 <__sinit>
 8004780:	4b89      	ldr	r3, [pc, #548]	; (80049a8 <_vfiprintf_r+0x240>)
 8004782:	429d      	cmp	r5, r3
 8004784:	d11b      	bne.n	80047be <_vfiprintf_r+0x56>
 8004786:	6875      	ldr	r5, [r6, #4]
 8004788:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800478a:	07d9      	lsls	r1, r3, #31
 800478c:	d405      	bmi.n	800479a <_vfiprintf_r+0x32>
 800478e:	89ab      	ldrh	r3, [r5, #12]
 8004790:	059a      	lsls	r2, r3, #22
 8004792:	d402      	bmi.n	800479a <_vfiprintf_r+0x32>
 8004794:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004796:	f7ff fda0 	bl	80042da <__retarget_lock_acquire_recursive>
 800479a:	89ab      	ldrh	r3, [r5, #12]
 800479c:	071b      	lsls	r3, r3, #28
 800479e:	d501      	bpl.n	80047a4 <_vfiprintf_r+0x3c>
 80047a0:	692b      	ldr	r3, [r5, #16]
 80047a2:	b9eb      	cbnz	r3, 80047e0 <_vfiprintf_r+0x78>
 80047a4:	4629      	mov	r1, r5
 80047a6:	4630      	mov	r0, r6
 80047a8:	f000 fb06 	bl	8004db8 <__swsetup_r>
 80047ac:	b1c0      	cbz	r0, 80047e0 <_vfiprintf_r+0x78>
 80047ae:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80047b0:	07dc      	lsls	r4, r3, #31
 80047b2:	d50e      	bpl.n	80047d2 <_vfiprintf_r+0x6a>
 80047b4:	f04f 30ff 	mov.w	r0, #4294967295
 80047b8:	b01d      	add	sp, #116	; 0x74
 80047ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80047be:	4b7b      	ldr	r3, [pc, #492]	; (80049ac <_vfiprintf_r+0x244>)
 80047c0:	429d      	cmp	r5, r3
 80047c2:	d101      	bne.n	80047c8 <_vfiprintf_r+0x60>
 80047c4:	68b5      	ldr	r5, [r6, #8]
 80047c6:	e7df      	b.n	8004788 <_vfiprintf_r+0x20>
 80047c8:	4b79      	ldr	r3, [pc, #484]	; (80049b0 <_vfiprintf_r+0x248>)
 80047ca:	429d      	cmp	r5, r3
 80047cc:	bf08      	it	eq
 80047ce:	68f5      	ldreq	r5, [r6, #12]
 80047d0:	e7da      	b.n	8004788 <_vfiprintf_r+0x20>
 80047d2:	89ab      	ldrh	r3, [r5, #12]
 80047d4:	0598      	lsls	r0, r3, #22
 80047d6:	d4ed      	bmi.n	80047b4 <_vfiprintf_r+0x4c>
 80047d8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80047da:	f7ff fd7f 	bl	80042dc <__retarget_lock_release_recursive>
 80047de:	e7e9      	b.n	80047b4 <_vfiprintf_r+0x4c>
 80047e0:	2300      	movs	r3, #0
 80047e2:	9309      	str	r3, [sp, #36]	; 0x24
 80047e4:	2320      	movs	r3, #32
 80047e6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80047ea:	f8cd 800c 	str.w	r8, [sp, #12]
 80047ee:	2330      	movs	r3, #48	; 0x30
 80047f0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80049b4 <_vfiprintf_r+0x24c>
 80047f4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80047f8:	f04f 0901 	mov.w	r9, #1
 80047fc:	4623      	mov	r3, r4
 80047fe:	469a      	mov	sl, r3
 8004800:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004804:	b10a      	cbz	r2, 800480a <_vfiprintf_r+0xa2>
 8004806:	2a25      	cmp	r2, #37	; 0x25
 8004808:	d1f9      	bne.n	80047fe <_vfiprintf_r+0x96>
 800480a:	ebba 0b04 	subs.w	fp, sl, r4
 800480e:	d00b      	beq.n	8004828 <_vfiprintf_r+0xc0>
 8004810:	465b      	mov	r3, fp
 8004812:	4622      	mov	r2, r4
 8004814:	4629      	mov	r1, r5
 8004816:	4630      	mov	r0, r6
 8004818:	f7ff ff93 	bl	8004742 <__sfputs_r>
 800481c:	3001      	adds	r0, #1
 800481e:	f000 80aa 	beq.w	8004976 <_vfiprintf_r+0x20e>
 8004822:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004824:	445a      	add	r2, fp
 8004826:	9209      	str	r2, [sp, #36]	; 0x24
 8004828:	f89a 3000 	ldrb.w	r3, [sl]
 800482c:	2b00      	cmp	r3, #0
 800482e:	f000 80a2 	beq.w	8004976 <_vfiprintf_r+0x20e>
 8004832:	2300      	movs	r3, #0
 8004834:	f04f 32ff 	mov.w	r2, #4294967295
 8004838:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800483c:	f10a 0a01 	add.w	sl, sl, #1
 8004840:	9304      	str	r3, [sp, #16]
 8004842:	9307      	str	r3, [sp, #28]
 8004844:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004848:	931a      	str	r3, [sp, #104]	; 0x68
 800484a:	4654      	mov	r4, sl
 800484c:	2205      	movs	r2, #5
 800484e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004852:	4858      	ldr	r0, [pc, #352]	; (80049b4 <_vfiprintf_r+0x24c>)
 8004854:	f7fb fcbc 	bl	80001d0 <memchr>
 8004858:	9a04      	ldr	r2, [sp, #16]
 800485a:	b9d8      	cbnz	r0, 8004894 <_vfiprintf_r+0x12c>
 800485c:	06d1      	lsls	r1, r2, #27
 800485e:	bf44      	itt	mi
 8004860:	2320      	movmi	r3, #32
 8004862:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004866:	0713      	lsls	r3, r2, #28
 8004868:	bf44      	itt	mi
 800486a:	232b      	movmi	r3, #43	; 0x2b
 800486c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004870:	f89a 3000 	ldrb.w	r3, [sl]
 8004874:	2b2a      	cmp	r3, #42	; 0x2a
 8004876:	d015      	beq.n	80048a4 <_vfiprintf_r+0x13c>
 8004878:	9a07      	ldr	r2, [sp, #28]
 800487a:	4654      	mov	r4, sl
 800487c:	2000      	movs	r0, #0
 800487e:	f04f 0c0a 	mov.w	ip, #10
 8004882:	4621      	mov	r1, r4
 8004884:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004888:	3b30      	subs	r3, #48	; 0x30
 800488a:	2b09      	cmp	r3, #9
 800488c:	d94e      	bls.n	800492c <_vfiprintf_r+0x1c4>
 800488e:	b1b0      	cbz	r0, 80048be <_vfiprintf_r+0x156>
 8004890:	9207      	str	r2, [sp, #28]
 8004892:	e014      	b.n	80048be <_vfiprintf_r+0x156>
 8004894:	eba0 0308 	sub.w	r3, r0, r8
 8004898:	fa09 f303 	lsl.w	r3, r9, r3
 800489c:	4313      	orrs	r3, r2
 800489e:	9304      	str	r3, [sp, #16]
 80048a0:	46a2      	mov	sl, r4
 80048a2:	e7d2      	b.n	800484a <_vfiprintf_r+0xe2>
 80048a4:	9b03      	ldr	r3, [sp, #12]
 80048a6:	1d19      	adds	r1, r3, #4
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	9103      	str	r1, [sp, #12]
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	bfbb      	ittet	lt
 80048b0:	425b      	neglt	r3, r3
 80048b2:	f042 0202 	orrlt.w	r2, r2, #2
 80048b6:	9307      	strge	r3, [sp, #28]
 80048b8:	9307      	strlt	r3, [sp, #28]
 80048ba:	bfb8      	it	lt
 80048bc:	9204      	strlt	r2, [sp, #16]
 80048be:	7823      	ldrb	r3, [r4, #0]
 80048c0:	2b2e      	cmp	r3, #46	; 0x2e
 80048c2:	d10c      	bne.n	80048de <_vfiprintf_r+0x176>
 80048c4:	7863      	ldrb	r3, [r4, #1]
 80048c6:	2b2a      	cmp	r3, #42	; 0x2a
 80048c8:	d135      	bne.n	8004936 <_vfiprintf_r+0x1ce>
 80048ca:	9b03      	ldr	r3, [sp, #12]
 80048cc:	1d1a      	adds	r2, r3, #4
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	9203      	str	r2, [sp, #12]
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	bfb8      	it	lt
 80048d6:	f04f 33ff 	movlt.w	r3, #4294967295
 80048da:	3402      	adds	r4, #2
 80048dc:	9305      	str	r3, [sp, #20]
 80048de:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80049c4 <_vfiprintf_r+0x25c>
 80048e2:	7821      	ldrb	r1, [r4, #0]
 80048e4:	2203      	movs	r2, #3
 80048e6:	4650      	mov	r0, sl
 80048e8:	f7fb fc72 	bl	80001d0 <memchr>
 80048ec:	b140      	cbz	r0, 8004900 <_vfiprintf_r+0x198>
 80048ee:	2340      	movs	r3, #64	; 0x40
 80048f0:	eba0 000a 	sub.w	r0, r0, sl
 80048f4:	fa03 f000 	lsl.w	r0, r3, r0
 80048f8:	9b04      	ldr	r3, [sp, #16]
 80048fa:	4303      	orrs	r3, r0
 80048fc:	3401      	adds	r4, #1
 80048fe:	9304      	str	r3, [sp, #16]
 8004900:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004904:	482c      	ldr	r0, [pc, #176]	; (80049b8 <_vfiprintf_r+0x250>)
 8004906:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800490a:	2206      	movs	r2, #6
 800490c:	f7fb fc60 	bl	80001d0 <memchr>
 8004910:	2800      	cmp	r0, #0
 8004912:	d03f      	beq.n	8004994 <_vfiprintf_r+0x22c>
 8004914:	4b29      	ldr	r3, [pc, #164]	; (80049bc <_vfiprintf_r+0x254>)
 8004916:	bb1b      	cbnz	r3, 8004960 <_vfiprintf_r+0x1f8>
 8004918:	9b03      	ldr	r3, [sp, #12]
 800491a:	3307      	adds	r3, #7
 800491c:	f023 0307 	bic.w	r3, r3, #7
 8004920:	3308      	adds	r3, #8
 8004922:	9303      	str	r3, [sp, #12]
 8004924:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004926:	443b      	add	r3, r7
 8004928:	9309      	str	r3, [sp, #36]	; 0x24
 800492a:	e767      	b.n	80047fc <_vfiprintf_r+0x94>
 800492c:	fb0c 3202 	mla	r2, ip, r2, r3
 8004930:	460c      	mov	r4, r1
 8004932:	2001      	movs	r0, #1
 8004934:	e7a5      	b.n	8004882 <_vfiprintf_r+0x11a>
 8004936:	2300      	movs	r3, #0
 8004938:	3401      	adds	r4, #1
 800493a:	9305      	str	r3, [sp, #20]
 800493c:	4619      	mov	r1, r3
 800493e:	f04f 0c0a 	mov.w	ip, #10
 8004942:	4620      	mov	r0, r4
 8004944:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004948:	3a30      	subs	r2, #48	; 0x30
 800494a:	2a09      	cmp	r2, #9
 800494c:	d903      	bls.n	8004956 <_vfiprintf_r+0x1ee>
 800494e:	2b00      	cmp	r3, #0
 8004950:	d0c5      	beq.n	80048de <_vfiprintf_r+0x176>
 8004952:	9105      	str	r1, [sp, #20]
 8004954:	e7c3      	b.n	80048de <_vfiprintf_r+0x176>
 8004956:	fb0c 2101 	mla	r1, ip, r1, r2
 800495a:	4604      	mov	r4, r0
 800495c:	2301      	movs	r3, #1
 800495e:	e7f0      	b.n	8004942 <_vfiprintf_r+0x1da>
 8004960:	ab03      	add	r3, sp, #12
 8004962:	9300      	str	r3, [sp, #0]
 8004964:	462a      	mov	r2, r5
 8004966:	4b16      	ldr	r3, [pc, #88]	; (80049c0 <_vfiprintf_r+0x258>)
 8004968:	a904      	add	r1, sp, #16
 800496a:	4630      	mov	r0, r6
 800496c:	f3af 8000 	nop.w
 8004970:	4607      	mov	r7, r0
 8004972:	1c78      	adds	r0, r7, #1
 8004974:	d1d6      	bne.n	8004924 <_vfiprintf_r+0x1bc>
 8004976:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004978:	07d9      	lsls	r1, r3, #31
 800497a:	d405      	bmi.n	8004988 <_vfiprintf_r+0x220>
 800497c:	89ab      	ldrh	r3, [r5, #12]
 800497e:	059a      	lsls	r2, r3, #22
 8004980:	d402      	bmi.n	8004988 <_vfiprintf_r+0x220>
 8004982:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004984:	f7ff fcaa 	bl	80042dc <__retarget_lock_release_recursive>
 8004988:	89ab      	ldrh	r3, [r5, #12]
 800498a:	065b      	lsls	r3, r3, #25
 800498c:	f53f af12 	bmi.w	80047b4 <_vfiprintf_r+0x4c>
 8004990:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004992:	e711      	b.n	80047b8 <_vfiprintf_r+0x50>
 8004994:	ab03      	add	r3, sp, #12
 8004996:	9300      	str	r3, [sp, #0]
 8004998:	462a      	mov	r2, r5
 800499a:	4b09      	ldr	r3, [pc, #36]	; (80049c0 <_vfiprintf_r+0x258>)
 800499c:	a904      	add	r1, sp, #16
 800499e:	4630      	mov	r0, r6
 80049a0:	f000 f880 	bl	8004aa4 <_printf_i>
 80049a4:	e7e4      	b.n	8004970 <_vfiprintf_r+0x208>
 80049a6:	bf00      	nop
 80049a8:	08004f38 	.word	0x08004f38
 80049ac:	08004f58 	.word	0x08004f58
 80049b0:	08004f18 	.word	0x08004f18
 80049b4:	08004f7c 	.word	0x08004f7c
 80049b8:	08004f86 	.word	0x08004f86
 80049bc:	00000000 	.word	0x00000000
 80049c0:	08004743 	.word	0x08004743
 80049c4:	08004f82 	.word	0x08004f82

080049c8 <_printf_common>:
 80049c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80049cc:	4616      	mov	r6, r2
 80049ce:	4699      	mov	r9, r3
 80049d0:	688a      	ldr	r2, [r1, #8]
 80049d2:	690b      	ldr	r3, [r1, #16]
 80049d4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80049d8:	4293      	cmp	r3, r2
 80049da:	bfb8      	it	lt
 80049dc:	4613      	movlt	r3, r2
 80049de:	6033      	str	r3, [r6, #0]
 80049e0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80049e4:	4607      	mov	r7, r0
 80049e6:	460c      	mov	r4, r1
 80049e8:	b10a      	cbz	r2, 80049ee <_printf_common+0x26>
 80049ea:	3301      	adds	r3, #1
 80049ec:	6033      	str	r3, [r6, #0]
 80049ee:	6823      	ldr	r3, [r4, #0]
 80049f0:	0699      	lsls	r1, r3, #26
 80049f2:	bf42      	ittt	mi
 80049f4:	6833      	ldrmi	r3, [r6, #0]
 80049f6:	3302      	addmi	r3, #2
 80049f8:	6033      	strmi	r3, [r6, #0]
 80049fa:	6825      	ldr	r5, [r4, #0]
 80049fc:	f015 0506 	ands.w	r5, r5, #6
 8004a00:	d106      	bne.n	8004a10 <_printf_common+0x48>
 8004a02:	f104 0a19 	add.w	sl, r4, #25
 8004a06:	68e3      	ldr	r3, [r4, #12]
 8004a08:	6832      	ldr	r2, [r6, #0]
 8004a0a:	1a9b      	subs	r3, r3, r2
 8004a0c:	42ab      	cmp	r3, r5
 8004a0e:	dc26      	bgt.n	8004a5e <_printf_common+0x96>
 8004a10:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004a14:	1e13      	subs	r3, r2, #0
 8004a16:	6822      	ldr	r2, [r4, #0]
 8004a18:	bf18      	it	ne
 8004a1a:	2301      	movne	r3, #1
 8004a1c:	0692      	lsls	r2, r2, #26
 8004a1e:	d42b      	bmi.n	8004a78 <_printf_common+0xb0>
 8004a20:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004a24:	4649      	mov	r1, r9
 8004a26:	4638      	mov	r0, r7
 8004a28:	47c0      	blx	r8
 8004a2a:	3001      	adds	r0, #1
 8004a2c:	d01e      	beq.n	8004a6c <_printf_common+0xa4>
 8004a2e:	6823      	ldr	r3, [r4, #0]
 8004a30:	68e5      	ldr	r5, [r4, #12]
 8004a32:	6832      	ldr	r2, [r6, #0]
 8004a34:	f003 0306 	and.w	r3, r3, #6
 8004a38:	2b04      	cmp	r3, #4
 8004a3a:	bf08      	it	eq
 8004a3c:	1aad      	subeq	r5, r5, r2
 8004a3e:	68a3      	ldr	r3, [r4, #8]
 8004a40:	6922      	ldr	r2, [r4, #16]
 8004a42:	bf0c      	ite	eq
 8004a44:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004a48:	2500      	movne	r5, #0
 8004a4a:	4293      	cmp	r3, r2
 8004a4c:	bfc4      	itt	gt
 8004a4e:	1a9b      	subgt	r3, r3, r2
 8004a50:	18ed      	addgt	r5, r5, r3
 8004a52:	2600      	movs	r6, #0
 8004a54:	341a      	adds	r4, #26
 8004a56:	42b5      	cmp	r5, r6
 8004a58:	d11a      	bne.n	8004a90 <_printf_common+0xc8>
 8004a5a:	2000      	movs	r0, #0
 8004a5c:	e008      	b.n	8004a70 <_printf_common+0xa8>
 8004a5e:	2301      	movs	r3, #1
 8004a60:	4652      	mov	r2, sl
 8004a62:	4649      	mov	r1, r9
 8004a64:	4638      	mov	r0, r7
 8004a66:	47c0      	blx	r8
 8004a68:	3001      	adds	r0, #1
 8004a6a:	d103      	bne.n	8004a74 <_printf_common+0xac>
 8004a6c:	f04f 30ff 	mov.w	r0, #4294967295
 8004a70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a74:	3501      	adds	r5, #1
 8004a76:	e7c6      	b.n	8004a06 <_printf_common+0x3e>
 8004a78:	18e1      	adds	r1, r4, r3
 8004a7a:	1c5a      	adds	r2, r3, #1
 8004a7c:	2030      	movs	r0, #48	; 0x30
 8004a7e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004a82:	4422      	add	r2, r4
 8004a84:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004a88:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004a8c:	3302      	adds	r3, #2
 8004a8e:	e7c7      	b.n	8004a20 <_printf_common+0x58>
 8004a90:	2301      	movs	r3, #1
 8004a92:	4622      	mov	r2, r4
 8004a94:	4649      	mov	r1, r9
 8004a96:	4638      	mov	r0, r7
 8004a98:	47c0      	blx	r8
 8004a9a:	3001      	adds	r0, #1
 8004a9c:	d0e6      	beq.n	8004a6c <_printf_common+0xa4>
 8004a9e:	3601      	adds	r6, #1
 8004aa0:	e7d9      	b.n	8004a56 <_printf_common+0x8e>
	...

08004aa4 <_printf_i>:
 8004aa4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004aa8:	7e0f      	ldrb	r7, [r1, #24]
 8004aaa:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004aac:	2f78      	cmp	r7, #120	; 0x78
 8004aae:	4691      	mov	r9, r2
 8004ab0:	4680      	mov	r8, r0
 8004ab2:	460c      	mov	r4, r1
 8004ab4:	469a      	mov	sl, r3
 8004ab6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004aba:	d807      	bhi.n	8004acc <_printf_i+0x28>
 8004abc:	2f62      	cmp	r7, #98	; 0x62
 8004abe:	d80a      	bhi.n	8004ad6 <_printf_i+0x32>
 8004ac0:	2f00      	cmp	r7, #0
 8004ac2:	f000 80d8 	beq.w	8004c76 <_printf_i+0x1d2>
 8004ac6:	2f58      	cmp	r7, #88	; 0x58
 8004ac8:	f000 80a3 	beq.w	8004c12 <_printf_i+0x16e>
 8004acc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004ad0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004ad4:	e03a      	b.n	8004b4c <_printf_i+0xa8>
 8004ad6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004ada:	2b15      	cmp	r3, #21
 8004adc:	d8f6      	bhi.n	8004acc <_printf_i+0x28>
 8004ade:	a101      	add	r1, pc, #4	; (adr r1, 8004ae4 <_printf_i+0x40>)
 8004ae0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004ae4:	08004b3d 	.word	0x08004b3d
 8004ae8:	08004b51 	.word	0x08004b51
 8004aec:	08004acd 	.word	0x08004acd
 8004af0:	08004acd 	.word	0x08004acd
 8004af4:	08004acd 	.word	0x08004acd
 8004af8:	08004acd 	.word	0x08004acd
 8004afc:	08004b51 	.word	0x08004b51
 8004b00:	08004acd 	.word	0x08004acd
 8004b04:	08004acd 	.word	0x08004acd
 8004b08:	08004acd 	.word	0x08004acd
 8004b0c:	08004acd 	.word	0x08004acd
 8004b10:	08004c5d 	.word	0x08004c5d
 8004b14:	08004b81 	.word	0x08004b81
 8004b18:	08004c3f 	.word	0x08004c3f
 8004b1c:	08004acd 	.word	0x08004acd
 8004b20:	08004acd 	.word	0x08004acd
 8004b24:	08004c7f 	.word	0x08004c7f
 8004b28:	08004acd 	.word	0x08004acd
 8004b2c:	08004b81 	.word	0x08004b81
 8004b30:	08004acd 	.word	0x08004acd
 8004b34:	08004acd 	.word	0x08004acd
 8004b38:	08004c47 	.word	0x08004c47
 8004b3c:	682b      	ldr	r3, [r5, #0]
 8004b3e:	1d1a      	adds	r2, r3, #4
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	602a      	str	r2, [r5, #0]
 8004b44:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004b48:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004b4c:	2301      	movs	r3, #1
 8004b4e:	e0a3      	b.n	8004c98 <_printf_i+0x1f4>
 8004b50:	6820      	ldr	r0, [r4, #0]
 8004b52:	6829      	ldr	r1, [r5, #0]
 8004b54:	0606      	lsls	r6, r0, #24
 8004b56:	f101 0304 	add.w	r3, r1, #4
 8004b5a:	d50a      	bpl.n	8004b72 <_printf_i+0xce>
 8004b5c:	680e      	ldr	r6, [r1, #0]
 8004b5e:	602b      	str	r3, [r5, #0]
 8004b60:	2e00      	cmp	r6, #0
 8004b62:	da03      	bge.n	8004b6c <_printf_i+0xc8>
 8004b64:	232d      	movs	r3, #45	; 0x2d
 8004b66:	4276      	negs	r6, r6
 8004b68:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004b6c:	485e      	ldr	r0, [pc, #376]	; (8004ce8 <_printf_i+0x244>)
 8004b6e:	230a      	movs	r3, #10
 8004b70:	e019      	b.n	8004ba6 <_printf_i+0x102>
 8004b72:	680e      	ldr	r6, [r1, #0]
 8004b74:	602b      	str	r3, [r5, #0]
 8004b76:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004b7a:	bf18      	it	ne
 8004b7c:	b236      	sxthne	r6, r6
 8004b7e:	e7ef      	b.n	8004b60 <_printf_i+0xbc>
 8004b80:	682b      	ldr	r3, [r5, #0]
 8004b82:	6820      	ldr	r0, [r4, #0]
 8004b84:	1d19      	adds	r1, r3, #4
 8004b86:	6029      	str	r1, [r5, #0]
 8004b88:	0601      	lsls	r1, r0, #24
 8004b8a:	d501      	bpl.n	8004b90 <_printf_i+0xec>
 8004b8c:	681e      	ldr	r6, [r3, #0]
 8004b8e:	e002      	b.n	8004b96 <_printf_i+0xf2>
 8004b90:	0646      	lsls	r6, r0, #25
 8004b92:	d5fb      	bpl.n	8004b8c <_printf_i+0xe8>
 8004b94:	881e      	ldrh	r6, [r3, #0]
 8004b96:	4854      	ldr	r0, [pc, #336]	; (8004ce8 <_printf_i+0x244>)
 8004b98:	2f6f      	cmp	r7, #111	; 0x6f
 8004b9a:	bf0c      	ite	eq
 8004b9c:	2308      	moveq	r3, #8
 8004b9e:	230a      	movne	r3, #10
 8004ba0:	2100      	movs	r1, #0
 8004ba2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004ba6:	6865      	ldr	r5, [r4, #4]
 8004ba8:	60a5      	str	r5, [r4, #8]
 8004baa:	2d00      	cmp	r5, #0
 8004bac:	bfa2      	ittt	ge
 8004bae:	6821      	ldrge	r1, [r4, #0]
 8004bb0:	f021 0104 	bicge.w	r1, r1, #4
 8004bb4:	6021      	strge	r1, [r4, #0]
 8004bb6:	b90e      	cbnz	r6, 8004bbc <_printf_i+0x118>
 8004bb8:	2d00      	cmp	r5, #0
 8004bba:	d04d      	beq.n	8004c58 <_printf_i+0x1b4>
 8004bbc:	4615      	mov	r5, r2
 8004bbe:	fbb6 f1f3 	udiv	r1, r6, r3
 8004bc2:	fb03 6711 	mls	r7, r3, r1, r6
 8004bc6:	5dc7      	ldrb	r7, [r0, r7]
 8004bc8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004bcc:	4637      	mov	r7, r6
 8004bce:	42bb      	cmp	r3, r7
 8004bd0:	460e      	mov	r6, r1
 8004bd2:	d9f4      	bls.n	8004bbe <_printf_i+0x11a>
 8004bd4:	2b08      	cmp	r3, #8
 8004bd6:	d10b      	bne.n	8004bf0 <_printf_i+0x14c>
 8004bd8:	6823      	ldr	r3, [r4, #0]
 8004bda:	07de      	lsls	r6, r3, #31
 8004bdc:	d508      	bpl.n	8004bf0 <_printf_i+0x14c>
 8004bde:	6923      	ldr	r3, [r4, #16]
 8004be0:	6861      	ldr	r1, [r4, #4]
 8004be2:	4299      	cmp	r1, r3
 8004be4:	bfde      	ittt	le
 8004be6:	2330      	movle	r3, #48	; 0x30
 8004be8:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004bec:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004bf0:	1b52      	subs	r2, r2, r5
 8004bf2:	6122      	str	r2, [r4, #16]
 8004bf4:	f8cd a000 	str.w	sl, [sp]
 8004bf8:	464b      	mov	r3, r9
 8004bfa:	aa03      	add	r2, sp, #12
 8004bfc:	4621      	mov	r1, r4
 8004bfe:	4640      	mov	r0, r8
 8004c00:	f7ff fee2 	bl	80049c8 <_printf_common>
 8004c04:	3001      	adds	r0, #1
 8004c06:	d14c      	bne.n	8004ca2 <_printf_i+0x1fe>
 8004c08:	f04f 30ff 	mov.w	r0, #4294967295
 8004c0c:	b004      	add	sp, #16
 8004c0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c12:	4835      	ldr	r0, [pc, #212]	; (8004ce8 <_printf_i+0x244>)
 8004c14:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004c18:	6829      	ldr	r1, [r5, #0]
 8004c1a:	6823      	ldr	r3, [r4, #0]
 8004c1c:	f851 6b04 	ldr.w	r6, [r1], #4
 8004c20:	6029      	str	r1, [r5, #0]
 8004c22:	061d      	lsls	r5, r3, #24
 8004c24:	d514      	bpl.n	8004c50 <_printf_i+0x1ac>
 8004c26:	07df      	lsls	r7, r3, #31
 8004c28:	bf44      	itt	mi
 8004c2a:	f043 0320 	orrmi.w	r3, r3, #32
 8004c2e:	6023      	strmi	r3, [r4, #0]
 8004c30:	b91e      	cbnz	r6, 8004c3a <_printf_i+0x196>
 8004c32:	6823      	ldr	r3, [r4, #0]
 8004c34:	f023 0320 	bic.w	r3, r3, #32
 8004c38:	6023      	str	r3, [r4, #0]
 8004c3a:	2310      	movs	r3, #16
 8004c3c:	e7b0      	b.n	8004ba0 <_printf_i+0xfc>
 8004c3e:	6823      	ldr	r3, [r4, #0]
 8004c40:	f043 0320 	orr.w	r3, r3, #32
 8004c44:	6023      	str	r3, [r4, #0]
 8004c46:	2378      	movs	r3, #120	; 0x78
 8004c48:	4828      	ldr	r0, [pc, #160]	; (8004cec <_printf_i+0x248>)
 8004c4a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004c4e:	e7e3      	b.n	8004c18 <_printf_i+0x174>
 8004c50:	0659      	lsls	r1, r3, #25
 8004c52:	bf48      	it	mi
 8004c54:	b2b6      	uxthmi	r6, r6
 8004c56:	e7e6      	b.n	8004c26 <_printf_i+0x182>
 8004c58:	4615      	mov	r5, r2
 8004c5a:	e7bb      	b.n	8004bd4 <_printf_i+0x130>
 8004c5c:	682b      	ldr	r3, [r5, #0]
 8004c5e:	6826      	ldr	r6, [r4, #0]
 8004c60:	6961      	ldr	r1, [r4, #20]
 8004c62:	1d18      	adds	r0, r3, #4
 8004c64:	6028      	str	r0, [r5, #0]
 8004c66:	0635      	lsls	r5, r6, #24
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	d501      	bpl.n	8004c70 <_printf_i+0x1cc>
 8004c6c:	6019      	str	r1, [r3, #0]
 8004c6e:	e002      	b.n	8004c76 <_printf_i+0x1d2>
 8004c70:	0670      	lsls	r0, r6, #25
 8004c72:	d5fb      	bpl.n	8004c6c <_printf_i+0x1c8>
 8004c74:	8019      	strh	r1, [r3, #0]
 8004c76:	2300      	movs	r3, #0
 8004c78:	6123      	str	r3, [r4, #16]
 8004c7a:	4615      	mov	r5, r2
 8004c7c:	e7ba      	b.n	8004bf4 <_printf_i+0x150>
 8004c7e:	682b      	ldr	r3, [r5, #0]
 8004c80:	1d1a      	adds	r2, r3, #4
 8004c82:	602a      	str	r2, [r5, #0]
 8004c84:	681d      	ldr	r5, [r3, #0]
 8004c86:	6862      	ldr	r2, [r4, #4]
 8004c88:	2100      	movs	r1, #0
 8004c8a:	4628      	mov	r0, r5
 8004c8c:	f7fb faa0 	bl	80001d0 <memchr>
 8004c90:	b108      	cbz	r0, 8004c96 <_printf_i+0x1f2>
 8004c92:	1b40      	subs	r0, r0, r5
 8004c94:	6060      	str	r0, [r4, #4]
 8004c96:	6863      	ldr	r3, [r4, #4]
 8004c98:	6123      	str	r3, [r4, #16]
 8004c9a:	2300      	movs	r3, #0
 8004c9c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004ca0:	e7a8      	b.n	8004bf4 <_printf_i+0x150>
 8004ca2:	6923      	ldr	r3, [r4, #16]
 8004ca4:	462a      	mov	r2, r5
 8004ca6:	4649      	mov	r1, r9
 8004ca8:	4640      	mov	r0, r8
 8004caa:	47d0      	blx	sl
 8004cac:	3001      	adds	r0, #1
 8004cae:	d0ab      	beq.n	8004c08 <_printf_i+0x164>
 8004cb0:	6823      	ldr	r3, [r4, #0]
 8004cb2:	079b      	lsls	r3, r3, #30
 8004cb4:	d413      	bmi.n	8004cde <_printf_i+0x23a>
 8004cb6:	68e0      	ldr	r0, [r4, #12]
 8004cb8:	9b03      	ldr	r3, [sp, #12]
 8004cba:	4298      	cmp	r0, r3
 8004cbc:	bfb8      	it	lt
 8004cbe:	4618      	movlt	r0, r3
 8004cc0:	e7a4      	b.n	8004c0c <_printf_i+0x168>
 8004cc2:	2301      	movs	r3, #1
 8004cc4:	4632      	mov	r2, r6
 8004cc6:	4649      	mov	r1, r9
 8004cc8:	4640      	mov	r0, r8
 8004cca:	47d0      	blx	sl
 8004ccc:	3001      	adds	r0, #1
 8004cce:	d09b      	beq.n	8004c08 <_printf_i+0x164>
 8004cd0:	3501      	adds	r5, #1
 8004cd2:	68e3      	ldr	r3, [r4, #12]
 8004cd4:	9903      	ldr	r1, [sp, #12]
 8004cd6:	1a5b      	subs	r3, r3, r1
 8004cd8:	42ab      	cmp	r3, r5
 8004cda:	dcf2      	bgt.n	8004cc2 <_printf_i+0x21e>
 8004cdc:	e7eb      	b.n	8004cb6 <_printf_i+0x212>
 8004cde:	2500      	movs	r5, #0
 8004ce0:	f104 0619 	add.w	r6, r4, #25
 8004ce4:	e7f5      	b.n	8004cd2 <_printf_i+0x22e>
 8004ce6:	bf00      	nop
 8004ce8:	08004f8d 	.word	0x08004f8d
 8004cec:	08004f9e 	.word	0x08004f9e

08004cf0 <_read_r>:
 8004cf0:	b538      	push	{r3, r4, r5, lr}
 8004cf2:	4d07      	ldr	r5, [pc, #28]	; (8004d10 <_read_r+0x20>)
 8004cf4:	4604      	mov	r4, r0
 8004cf6:	4608      	mov	r0, r1
 8004cf8:	4611      	mov	r1, r2
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	602a      	str	r2, [r5, #0]
 8004cfe:	461a      	mov	r2, r3
 8004d00:	f7fb ff6c 	bl	8000bdc <_read>
 8004d04:	1c43      	adds	r3, r0, #1
 8004d06:	d102      	bne.n	8004d0e <_read_r+0x1e>
 8004d08:	682b      	ldr	r3, [r5, #0]
 8004d0a:	b103      	cbz	r3, 8004d0e <_read_r+0x1e>
 8004d0c:	6023      	str	r3, [r4, #0]
 8004d0e:	bd38      	pop	{r3, r4, r5, pc}
 8004d10:	20000248 	.word	0x20000248

08004d14 <__swbuf_r>:
 8004d14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d16:	460e      	mov	r6, r1
 8004d18:	4614      	mov	r4, r2
 8004d1a:	4605      	mov	r5, r0
 8004d1c:	b118      	cbz	r0, 8004d26 <__swbuf_r+0x12>
 8004d1e:	6983      	ldr	r3, [r0, #24]
 8004d20:	b90b      	cbnz	r3, 8004d26 <__swbuf_r+0x12>
 8004d22:	f7ff fa17 	bl	8004154 <__sinit>
 8004d26:	4b21      	ldr	r3, [pc, #132]	; (8004dac <__swbuf_r+0x98>)
 8004d28:	429c      	cmp	r4, r3
 8004d2a:	d12b      	bne.n	8004d84 <__swbuf_r+0x70>
 8004d2c:	686c      	ldr	r4, [r5, #4]
 8004d2e:	69a3      	ldr	r3, [r4, #24]
 8004d30:	60a3      	str	r3, [r4, #8]
 8004d32:	89a3      	ldrh	r3, [r4, #12]
 8004d34:	071a      	lsls	r2, r3, #28
 8004d36:	d52f      	bpl.n	8004d98 <__swbuf_r+0x84>
 8004d38:	6923      	ldr	r3, [r4, #16]
 8004d3a:	b36b      	cbz	r3, 8004d98 <__swbuf_r+0x84>
 8004d3c:	6923      	ldr	r3, [r4, #16]
 8004d3e:	6820      	ldr	r0, [r4, #0]
 8004d40:	1ac0      	subs	r0, r0, r3
 8004d42:	6963      	ldr	r3, [r4, #20]
 8004d44:	b2f6      	uxtb	r6, r6
 8004d46:	4283      	cmp	r3, r0
 8004d48:	4637      	mov	r7, r6
 8004d4a:	dc04      	bgt.n	8004d56 <__swbuf_r+0x42>
 8004d4c:	4621      	mov	r1, r4
 8004d4e:	4628      	mov	r0, r5
 8004d50:	f7ff f96c 	bl	800402c <_fflush_r>
 8004d54:	bb30      	cbnz	r0, 8004da4 <__swbuf_r+0x90>
 8004d56:	68a3      	ldr	r3, [r4, #8]
 8004d58:	3b01      	subs	r3, #1
 8004d5a:	60a3      	str	r3, [r4, #8]
 8004d5c:	6823      	ldr	r3, [r4, #0]
 8004d5e:	1c5a      	adds	r2, r3, #1
 8004d60:	6022      	str	r2, [r4, #0]
 8004d62:	701e      	strb	r6, [r3, #0]
 8004d64:	6963      	ldr	r3, [r4, #20]
 8004d66:	3001      	adds	r0, #1
 8004d68:	4283      	cmp	r3, r0
 8004d6a:	d004      	beq.n	8004d76 <__swbuf_r+0x62>
 8004d6c:	89a3      	ldrh	r3, [r4, #12]
 8004d6e:	07db      	lsls	r3, r3, #31
 8004d70:	d506      	bpl.n	8004d80 <__swbuf_r+0x6c>
 8004d72:	2e0a      	cmp	r6, #10
 8004d74:	d104      	bne.n	8004d80 <__swbuf_r+0x6c>
 8004d76:	4621      	mov	r1, r4
 8004d78:	4628      	mov	r0, r5
 8004d7a:	f7ff f957 	bl	800402c <_fflush_r>
 8004d7e:	b988      	cbnz	r0, 8004da4 <__swbuf_r+0x90>
 8004d80:	4638      	mov	r0, r7
 8004d82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004d84:	4b0a      	ldr	r3, [pc, #40]	; (8004db0 <__swbuf_r+0x9c>)
 8004d86:	429c      	cmp	r4, r3
 8004d88:	d101      	bne.n	8004d8e <__swbuf_r+0x7a>
 8004d8a:	68ac      	ldr	r4, [r5, #8]
 8004d8c:	e7cf      	b.n	8004d2e <__swbuf_r+0x1a>
 8004d8e:	4b09      	ldr	r3, [pc, #36]	; (8004db4 <__swbuf_r+0xa0>)
 8004d90:	429c      	cmp	r4, r3
 8004d92:	bf08      	it	eq
 8004d94:	68ec      	ldreq	r4, [r5, #12]
 8004d96:	e7ca      	b.n	8004d2e <__swbuf_r+0x1a>
 8004d98:	4621      	mov	r1, r4
 8004d9a:	4628      	mov	r0, r5
 8004d9c:	f000 f80c 	bl	8004db8 <__swsetup_r>
 8004da0:	2800      	cmp	r0, #0
 8004da2:	d0cb      	beq.n	8004d3c <__swbuf_r+0x28>
 8004da4:	f04f 37ff 	mov.w	r7, #4294967295
 8004da8:	e7ea      	b.n	8004d80 <__swbuf_r+0x6c>
 8004daa:	bf00      	nop
 8004dac:	08004f38 	.word	0x08004f38
 8004db0:	08004f58 	.word	0x08004f58
 8004db4:	08004f18 	.word	0x08004f18

08004db8 <__swsetup_r>:
 8004db8:	4b32      	ldr	r3, [pc, #200]	; (8004e84 <__swsetup_r+0xcc>)
 8004dba:	b570      	push	{r4, r5, r6, lr}
 8004dbc:	681d      	ldr	r5, [r3, #0]
 8004dbe:	4606      	mov	r6, r0
 8004dc0:	460c      	mov	r4, r1
 8004dc2:	b125      	cbz	r5, 8004dce <__swsetup_r+0x16>
 8004dc4:	69ab      	ldr	r3, [r5, #24]
 8004dc6:	b913      	cbnz	r3, 8004dce <__swsetup_r+0x16>
 8004dc8:	4628      	mov	r0, r5
 8004dca:	f7ff f9c3 	bl	8004154 <__sinit>
 8004dce:	4b2e      	ldr	r3, [pc, #184]	; (8004e88 <__swsetup_r+0xd0>)
 8004dd0:	429c      	cmp	r4, r3
 8004dd2:	d10f      	bne.n	8004df4 <__swsetup_r+0x3c>
 8004dd4:	686c      	ldr	r4, [r5, #4]
 8004dd6:	89a3      	ldrh	r3, [r4, #12]
 8004dd8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004ddc:	0719      	lsls	r1, r3, #28
 8004dde:	d42c      	bmi.n	8004e3a <__swsetup_r+0x82>
 8004de0:	06dd      	lsls	r5, r3, #27
 8004de2:	d411      	bmi.n	8004e08 <__swsetup_r+0x50>
 8004de4:	2309      	movs	r3, #9
 8004de6:	6033      	str	r3, [r6, #0]
 8004de8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004dec:	81a3      	strh	r3, [r4, #12]
 8004dee:	f04f 30ff 	mov.w	r0, #4294967295
 8004df2:	e03e      	b.n	8004e72 <__swsetup_r+0xba>
 8004df4:	4b25      	ldr	r3, [pc, #148]	; (8004e8c <__swsetup_r+0xd4>)
 8004df6:	429c      	cmp	r4, r3
 8004df8:	d101      	bne.n	8004dfe <__swsetup_r+0x46>
 8004dfa:	68ac      	ldr	r4, [r5, #8]
 8004dfc:	e7eb      	b.n	8004dd6 <__swsetup_r+0x1e>
 8004dfe:	4b24      	ldr	r3, [pc, #144]	; (8004e90 <__swsetup_r+0xd8>)
 8004e00:	429c      	cmp	r4, r3
 8004e02:	bf08      	it	eq
 8004e04:	68ec      	ldreq	r4, [r5, #12]
 8004e06:	e7e6      	b.n	8004dd6 <__swsetup_r+0x1e>
 8004e08:	0758      	lsls	r0, r3, #29
 8004e0a:	d512      	bpl.n	8004e32 <__swsetup_r+0x7a>
 8004e0c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004e0e:	b141      	cbz	r1, 8004e22 <__swsetup_r+0x6a>
 8004e10:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004e14:	4299      	cmp	r1, r3
 8004e16:	d002      	beq.n	8004e1e <__swsetup_r+0x66>
 8004e18:	4630      	mov	r0, r6
 8004e1a:	f7ff facd 	bl	80043b8 <_free_r>
 8004e1e:	2300      	movs	r3, #0
 8004e20:	6363      	str	r3, [r4, #52]	; 0x34
 8004e22:	89a3      	ldrh	r3, [r4, #12]
 8004e24:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004e28:	81a3      	strh	r3, [r4, #12]
 8004e2a:	2300      	movs	r3, #0
 8004e2c:	6063      	str	r3, [r4, #4]
 8004e2e:	6923      	ldr	r3, [r4, #16]
 8004e30:	6023      	str	r3, [r4, #0]
 8004e32:	89a3      	ldrh	r3, [r4, #12]
 8004e34:	f043 0308 	orr.w	r3, r3, #8
 8004e38:	81a3      	strh	r3, [r4, #12]
 8004e3a:	6923      	ldr	r3, [r4, #16]
 8004e3c:	b94b      	cbnz	r3, 8004e52 <__swsetup_r+0x9a>
 8004e3e:	89a3      	ldrh	r3, [r4, #12]
 8004e40:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004e44:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004e48:	d003      	beq.n	8004e52 <__swsetup_r+0x9a>
 8004e4a:	4621      	mov	r1, r4
 8004e4c:	4630      	mov	r0, r6
 8004e4e:	f7ff fa6b 	bl	8004328 <__smakebuf_r>
 8004e52:	89a0      	ldrh	r0, [r4, #12]
 8004e54:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004e58:	f010 0301 	ands.w	r3, r0, #1
 8004e5c:	d00a      	beq.n	8004e74 <__swsetup_r+0xbc>
 8004e5e:	2300      	movs	r3, #0
 8004e60:	60a3      	str	r3, [r4, #8]
 8004e62:	6963      	ldr	r3, [r4, #20]
 8004e64:	425b      	negs	r3, r3
 8004e66:	61a3      	str	r3, [r4, #24]
 8004e68:	6923      	ldr	r3, [r4, #16]
 8004e6a:	b943      	cbnz	r3, 8004e7e <__swsetup_r+0xc6>
 8004e6c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004e70:	d1ba      	bne.n	8004de8 <__swsetup_r+0x30>
 8004e72:	bd70      	pop	{r4, r5, r6, pc}
 8004e74:	0781      	lsls	r1, r0, #30
 8004e76:	bf58      	it	pl
 8004e78:	6963      	ldrpl	r3, [r4, #20]
 8004e7a:	60a3      	str	r3, [r4, #8]
 8004e7c:	e7f4      	b.n	8004e68 <__swsetup_r+0xb0>
 8004e7e:	2000      	movs	r0, #0
 8004e80:	e7f7      	b.n	8004e72 <__swsetup_r+0xba>
 8004e82:	bf00      	nop
 8004e84:	2000000c 	.word	0x2000000c
 8004e88:	08004f38 	.word	0x08004f38
 8004e8c:	08004f58 	.word	0x08004f58
 8004e90:	08004f18 	.word	0x08004f18

08004e94 <_init>:
 8004e94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e96:	bf00      	nop
 8004e98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e9a:	bc08      	pop	{r3}
 8004e9c:	469e      	mov	lr, r3
 8004e9e:	4770      	bx	lr

08004ea0 <_fini>:
 8004ea0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ea2:	bf00      	nop
 8004ea4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ea6:	bc08      	pop	{r3}
 8004ea8:	469e      	mov	lr, r3
 8004eaa:	4770      	bx	lr
