[View]
Entity=riscvcorezynq
Architecture=behavior
TopLevelType=1
[file:.\src\registers.vhd]
Enabled=0
[file:.\src\riscv_tb_program&request.vhd]
Enabled=0
[file:.\src\memwb.vhd]
Enabled=1
[file:.\src\exmem.vhd]
Enabled=1
[file:.\src\pcimmadder.vhd]
Enabled=1
[file:.\src\instruction_memory.vhd]
Enabled=0
[file:.\src\wave.asdb.error_ready]
Enabled=1
[file:.\src\wave.asdb.error]
Enabled=1
[file:.\src\instruction_memory_program.vhd]
Enabled=1
[file:.\src\data_memory.vhd]
Enabled=0
[file:.\src\wave.asdb]
Enabled=1
[file:.\src\alucontrol.vhd]
Enabled=1
[file:.\src\data_memory_request.vhd]
Enabled=1
[file:.\src\control_unit.vhd]
Enabled=1
[file:.\src\hazardunit.vhd]
Enabled=1
[file:.\src\branch_and.vhd]
Enabled=1
[file:.\src\alusrcmuxb.vhd]
Enabled=1
[file:.\src\types_pk.vhd]
Enabled=1
[file:.\src\riscv_tb.vhd]
Enabled=1
[file:.\src\debug_pkg.vhd]
Enabled=1
[file:.\src\new text document.txt]
Enabled=1
[file:.\src\internalconnections.vhd]
Enabled=1
[file:.\src\alu.vhd]
Enabled=1
[file:.\src\program_counter.vhd]
Enabled=1
[file:.\src\pc_mux.vhd]
Enabled=1
[file:.\src\writebackmux.vhd]
Enabled=1
[file:.\src\immediategen.vhd]
Enabled=1
[file:.\src\if_testbench.vhd]
Enabled=0
[file:.\src\forwarding_unit.vhd]
Enabled=1
[file:.\src\internal_connections_axi.vhd]
Enabled=0
[file:.\src\ifid.vhd]
Enabled=1
[file:.\src\idex.vhd]
Enabled=1
[file:.\src\forwardingmuxb.vhd]
Enabled=1
[file:.\src\forwardingmuxa.vhd]
Enabled=1
[file:.\src\pc4adder.vhd]
Enabled=1
[file:.\src\INSTRUCTION_MEMORY_AXI.vhd]
Enabled=1
[file:.\src\DATA_MEM_AXI.vhd]
Enabled=1
[file:.\src\REGISTER_AXI.vhd]
Enabled=1
[file:.\src\riscvcore_zynq.vhd]
Enabled=1
[file:.\src\AXI_reg_example.vhd]
Enabled=1
