

================================================================
== Vivado HLS Report for 'rotate_half'
================================================================
* Date:           Thu Nov 28 22:28:45 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.671 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2337|     2337| 23.370 us | 23.370 us |  2337|  2337|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_h_0_h1   |     2336|     2336|       146|          -|          -|    16|    no    |
        | + l_S_d_0_d1  |      144|      144|         3|          -|          -|    48|    no    |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (1.76ns)   --->   "br label %1" [kernel.cpp:229]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%h1_0 = phi i5 [ 0, %0 ], [ %h1, %l_S_s_0_s1_end ]"   --->   Operation 7 'phi' 'h1_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (1.36ns)   --->   "%icmp_ln229 = icmp eq i5 %h1_0, -16" [kernel.cpp:229]   --->   Operation 8 'icmp' 'icmp_ln229' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 9 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.78ns)   --->   "%h1 = add i5 %h1_0, 1" [kernel.cpp:229]   --->   Operation 10 'add' 'h1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %icmp_ln229, label %3, label %l_S_s_0_s1_begin" [kernel.cpp:229]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str15) nounwind" [kernel.cpp:229]   --->   Operation 12 'specloopname' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_s = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %h1_0, i7 0)" [kernel.cpp:232]   --->   Operation 13 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_5 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %h1_0, i5 0)" [kernel.cpp:232]   --->   Operation 14 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln232 = zext i10 %tmp_5 to i12" [kernel.cpp:232]   --->   Operation 15 'zext' 'zext_ln232' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.54ns)   --->   "%sub_ln232 = sub i12 %tmp_s, %zext_ln232" [kernel.cpp:232]   --->   Operation 16 'sub' 'sub_ln232' <Predicate = (!icmp_ln229)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str16)" [kernel.cpp:230]   --->   Operation 17 'specregionbegin' 'tmp' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.76ns)   --->   "br label %2" [kernel.cpp:231]   --->   Operation 18 'br' <Predicate = (!icmp_ln229)> <Delay = 1.76>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:240]   --->   Operation 19 'ret' <Predicate = (icmp_ln229)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.67>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%d1_0_0 = phi i6 [ 0, %l_S_s_0_s1_begin ], [ %add_ln231, %_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0 ]" [kernel.cpp:231]   --->   Operation 20 'phi' 'd1_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln231 = zext i6 %d1_0_0 to i7" [kernel.cpp:231]   --->   Operation 21 'zext' 'zext_ln231' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (1.42ns)   --->   "%icmp_ln231 = icmp eq i6 %d1_0_0, -16" [kernel.cpp:231]   --->   Operation 22 'icmp' 'icmp_ln231' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)"   --->   Operation 23 'speclooptripcount' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.82ns)   --->   "%add_ln231 = add i6 %d1_0_0, 1" [kernel.cpp:231]   --->   Operation 24 'add' 'add_ln231' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %icmp_ln231, label %l_S_s_0_s1_end, label %_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0" [kernel.cpp:231]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.87ns)   --->   "%add_ln232 = add i7 %zext_ln231, 48" [kernel.cpp:232]   --->   Operation 26 'add' 'add_ln232' <Predicate = (!icmp_ln231)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln232_1 = zext i7 %add_ln232 to i12" [kernel.cpp:232]   --->   Operation 27 'zext' 'zext_ln232_1' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.54ns)   --->   "%add_ln232_1 = add i12 %zext_ln232_1, %sub_ln232" [kernel.cpp:232]   --->   Operation 28 'add' 'add_ln232_1' <Predicate = (!icmp_ln231)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln232 = sext i12 %add_ln232_1 to i64" [kernel.cpp:232]   --->   Operation 29 'sext' 'sext_ln232' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%v141_0_V_addr = getelementptr [1536 x i32]* %v141_0_V, i64 0, i64 %sext_ln232" [kernel.cpp:232]   --->   Operation 30 'getelementptr' 'v141_0_V_addr' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_3 : Operation 31 [2/2] (3.25ns)   --->   "%v141_0_V_load = load i32* %v141_0_V_addr, align 4" [kernel.cpp:232]   --->   Operation 31 'load' 'v141_0_V_load' <Predicate = (!icmp_ln231)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln235 = zext i6 %d1_0_0 to i12" [kernel.cpp:235]   --->   Operation 32 'zext' 'zext_ln235' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.54ns)   --->   "%add_ln235 = add i12 %zext_ln235, %sub_ln232" [kernel.cpp:235]   --->   Operation 33 'add' 'add_ln235' <Predicate = (!icmp_ln231)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln235 = sext i12 %add_ln235 to i64" [kernel.cpp:235]   --->   Operation 34 'sext' 'sext_ln235' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%v141_0_V_addr_1 = getelementptr [1536 x i32]* %v141_0_V, i64 0, i64 %sext_ln235" [kernel.cpp:235]   --->   Operation 35 'getelementptr' 'v141_0_V_addr_1' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_3 : Operation 36 [2/2] (3.25ns)   --->   "%v141_0_V_load_1 = load i32* %v141_0_V_addr_1, align 4" [kernel.cpp:235]   --->   Operation 36 'load' 'v141_0_V_load_1' <Predicate = (!icmp_ln231)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str16, i32 %tmp)" [kernel.cpp:238]   --->   Operation 37 'specregionend' 'empty_70' <Predicate = (icmp_ln231)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br label %1" [kernel.cpp:229]   --->   Operation 38 'br' <Predicate = (icmp_ln231)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%v142_0_V_addr_1 = getelementptr [1536 x i32]* %v142_0_V, i64 0, i64 %sext_ln232" [kernel.cpp:236]   --->   Operation 39 'getelementptr' 'v142_0_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/2] (3.25ns)   --->   "%v141_0_V_load = load i32* %v141_0_V_addr, align 4" [kernel.cpp:232]   --->   Operation 40 'load' 'v141_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_4 : Operation 41 [1/2] (3.25ns)   --->   "%v141_0_V_load_1 = load i32* %v141_0_V_addr_1, align 4" [kernel.cpp:235]   --->   Operation 41 'load' 'v141_0_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_4 : Operation 42 [1/1] (3.25ns)   --->   "store i32 %v141_0_V_load_1, i32* %v142_0_V_addr_1, align 4" [kernel.cpp:236]   --->   Operation 42 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>

State 5 <SV = 4> <Delay = 6.24>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str17) nounwind" [kernel.cpp:231]   --->   Operation 43 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln = call i44 @_ssdm_op_BitConcatenate.i44.i32.i12(i32 %v141_0_V_load, i12 0)" [kernel.cpp:233]   --->   Operation 44 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (2.98ns)   --->   "%sub_ln1118 = sub i44 0, %shl_ln" [kernel.cpp:233]   --->   Operation 45 'sub' 'sub_ln1118' <Predicate = true> <Delay = 2.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %sub_ln1118, i32 12, i32 43)" [kernel.cpp:233]   --->   Operation 46 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%v142_0_V_addr = getelementptr [1536 x i32]* %v142_0_V, i64 0, i64 %sext_ln235" [kernel.cpp:234]   --->   Operation 47 'getelementptr' 'v142_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (3.25ns)   --->   "store i32 %trunc_ln, i32* %v142_0_V_addr, align 4" [kernel.cpp:234]   --->   Operation 48 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "br label %2" [kernel.cpp:231]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v141_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ v142_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln229           (br               ) [ 011111]
h1_0               (phi              ) [ 001000]
icmp_ln229         (icmp             ) [ 001111]
empty              (speclooptripcount) [ 000000]
h1                 (add              ) [ 011111]
br_ln229           (br               ) [ 000000]
specloopname_ln229 (specloopname     ) [ 000000]
tmp_s              (bitconcatenate   ) [ 000000]
tmp_5              (bitconcatenate   ) [ 000000]
zext_ln232         (zext             ) [ 000000]
sub_ln232          (sub              ) [ 000111]
tmp                (specregionbegin  ) [ 000111]
br_ln231           (br               ) [ 001111]
ret_ln240          (ret              ) [ 000000]
d1_0_0             (phi              ) [ 000100]
zext_ln231         (zext             ) [ 000000]
icmp_ln231         (icmp             ) [ 001111]
empty_71           (speclooptripcount) [ 000000]
add_ln231          (add              ) [ 001111]
br_ln231           (br               ) [ 000000]
add_ln232          (add              ) [ 000000]
zext_ln232_1       (zext             ) [ 000000]
add_ln232_1        (add              ) [ 000000]
sext_ln232         (sext             ) [ 000010]
v141_0_V_addr      (getelementptr    ) [ 000010]
zext_ln235         (zext             ) [ 000000]
add_ln235          (add              ) [ 000000]
sext_ln235         (sext             ) [ 000011]
v141_0_V_addr_1    (getelementptr    ) [ 000010]
empty_70           (specregionend    ) [ 000000]
br_ln229           (br               ) [ 011111]
v142_0_V_addr_1    (getelementptr    ) [ 000000]
v141_0_V_load      (load             ) [ 000001]
v141_0_V_load_1    (load             ) [ 000000]
store_ln236        (store            ) [ 000000]
specloopname_ln231 (specloopname     ) [ 000000]
shl_ln             (bitconcatenate   ) [ 000000]
sub_ln1118         (sub              ) [ 000000]
trunc_ln           (partselect       ) [ 000000]
v142_0_V_addr      (getelementptr    ) [ 000000]
store_ln234        (store            ) [ 000000]
br_ln231           (br               ) [ 001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v141_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v141_0_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v142_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v142_0_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i5.i7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i44.i32.i12"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i44.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="v141_0_V_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="12" slack="0"/>
<pin id="60" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v141_0_V_addr/3 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="11" slack="0"/>
<pin id="65" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="66" dir="0" index="2" bw="0" slack="0"/>
<pin id="76" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="77" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="78" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="3" bw="32" slack="1"/>
<pin id="79" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v141_0_V_load/3 v141_0_V_load_1/3 "/>
</bind>
</comp>

<comp id="69" class="1004" name="v141_0_V_addr_1_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="12" slack="0"/>
<pin id="73" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v141_0_V_addr_1/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="v142_0_V_addr_1_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="12" slack="1"/>
<pin id="85" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v142_0_V_addr_1/4 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="11" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln236/4 store_ln234/5 "/>
</bind>
</comp>

<comp id="95" class="1004" name="v142_0_V_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="12" slack="2"/>
<pin id="99" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v142_0_V_addr/5 "/>
</bind>
</comp>

<comp id="103" class="1005" name="h1_0_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="5" slack="1"/>
<pin id="105" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="h1_0 (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="h1_0_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="1"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="5" slack="0"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h1_0/2 "/>
</bind>
</comp>

<comp id="114" class="1005" name="d1_0_0_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="6" slack="1"/>
<pin id="116" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="d1_0_0 (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="d1_0_0_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="1"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="6" slack="0"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d1_0_0/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="icmp_ln229_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="5" slack="0"/>
<pin id="127" dir="0" index="1" bw="5" slack="0"/>
<pin id="128" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln229/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="h1_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="5" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h1/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="tmp_s_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="12" slack="0"/>
<pin id="139" dir="0" index="1" bw="5" slack="0"/>
<pin id="140" dir="0" index="2" bw="1" slack="0"/>
<pin id="141" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="tmp_5_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="10" slack="0"/>
<pin id="147" dir="0" index="1" bw="5" slack="0"/>
<pin id="148" dir="0" index="2" bw="1" slack="0"/>
<pin id="149" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="zext_ln232_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="10" slack="0"/>
<pin id="155" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln232/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="sub_ln232_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="12" slack="0"/>
<pin id="159" dir="0" index="1" bw="10" slack="0"/>
<pin id="160" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln232/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="zext_ln231_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="6" slack="0"/>
<pin id="165" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln231/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="icmp_ln231_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="6" slack="0"/>
<pin id="169" dir="0" index="1" bw="5" slack="0"/>
<pin id="170" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln231/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="add_ln231_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="6" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln231/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="add_ln232_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="6" slack="0"/>
<pin id="181" dir="0" index="1" bw="7" slack="0"/>
<pin id="182" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln232/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="zext_ln232_1_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="7" slack="0"/>
<pin id="187" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln232_1/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="add_ln232_1_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="7" slack="0"/>
<pin id="191" dir="0" index="1" bw="12" slack="1"/>
<pin id="192" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln232_1/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="sext_ln232_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="12" slack="0"/>
<pin id="196" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln232/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="zext_ln235_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="6" slack="0"/>
<pin id="201" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln235/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="add_ln235_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="6" slack="0"/>
<pin id="205" dir="0" index="1" bw="12" slack="1"/>
<pin id="206" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln235/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="sext_ln235_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="12" slack="0"/>
<pin id="210" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln235/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="shl_ln_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="44" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="1"/>
<pin id="216" dir="0" index="2" bw="1" slack="0"/>
<pin id="217" dir="1" index="3" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/5 "/>
</bind>
</comp>

<comp id="220" class="1004" name="sub_ln1118_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="44" slack="0"/>
<pin id="223" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118/5 "/>
</bind>
</comp>

<comp id="226" class="1004" name="trunc_ln_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="44" slack="0"/>
<pin id="229" dir="0" index="2" bw="5" slack="0"/>
<pin id="230" dir="0" index="3" bw="7" slack="0"/>
<pin id="231" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/5 "/>
</bind>
</comp>

<comp id="240" class="1005" name="h1_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="5" slack="0"/>
<pin id="242" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="h1 "/>
</bind>
</comp>

<comp id="245" class="1005" name="sub_ln232_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="12" slack="1"/>
<pin id="247" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln232 "/>
</bind>
</comp>

<comp id="254" class="1005" name="add_ln231_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="6" slack="0"/>
<pin id="256" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln231 "/>
</bind>
</comp>

<comp id="259" class="1005" name="sext_ln232_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="64" slack="1"/>
<pin id="261" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln232 "/>
</bind>
</comp>

<comp id="264" class="1005" name="v141_0_V_addr_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="11" slack="1"/>
<pin id="266" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="v141_0_V_addr "/>
</bind>
</comp>

<comp id="269" class="1005" name="sext_ln235_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="64" slack="2"/>
<pin id="271" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln235 "/>
</bind>
</comp>

<comp id="274" class="1005" name="v141_0_V_addr_1_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="11" slack="1"/>
<pin id="276" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="v141_0_V_addr_1 "/>
</bind>
</comp>

<comp id="279" class="1005" name="v141_0_V_load_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="1"/>
<pin id="281" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v141_0_V_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="38" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="56" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="74"><net_src comp="0" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="38" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="80"><net_src comp="69" pin="3"/><net_sink comp="63" pin=2"/></net>

<net id="86"><net_src comp="2" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="38" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="63" pin="7"/><net_sink comp="88" pin=1"/></net>

<net id="94"><net_src comp="81" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="100"><net_src comp="2" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="38" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="102"><net_src comp="95" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="106"><net_src comp="4" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="103" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="28" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="114" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="129"><net_src comp="107" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="6" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="135"><net_src comp="107" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="12" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="142"><net_src comp="18" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="107" pin="4"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="20" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="150"><net_src comp="22" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="107" pin="4"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="4" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="156"><net_src comp="145" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="161"><net_src comp="137" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="153" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="166"><net_src comp="118" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="171"><net_src comp="118" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="30" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="118" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="34" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="163" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="36" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="188"><net_src comp="179" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="193"><net_src comp="185" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="197"><net_src comp="189" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="202"><net_src comp="118" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="207"><net_src comp="199" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="211"><net_src comp="203" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="218"><net_src comp="44" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="46" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="224"><net_src comp="48" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="213" pin="3"/><net_sink comp="220" pin=1"/></net>

<net id="232"><net_src comp="50" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="220" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="234"><net_src comp="52" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="235"><net_src comp="54" pin="0"/><net_sink comp="226" pin=3"/></net>

<net id="236"><net_src comp="226" pin="4"/><net_sink comp="88" pin=1"/></net>

<net id="243"><net_src comp="131" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="248"><net_src comp="157" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="250"><net_src comp="245" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="257"><net_src comp="173" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="262"><net_src comp="194" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="267"><net_src comp="56" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="272"><net_src comp="208" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="277"><net_src comp="69" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="282"><net_src comp="63" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="213" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v142_0_V | {4 5 }
 - Input state : 
	Port: rotate_half : v141_0_V | {3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln229 : 1
		h1 : 1
		br_ln229 : 2
		tmp_s : 1
		tmp_5 : 1
		zext_ln232 : 2
		sub_ln232 : 3
	State 3
		zext_ln231 : 1
		icmp_ln231 : 1
		add_ln231 : 1
		br_ln231 : 2
		add_ln232 : 2
		zext_ln232_1 : 3
		add_ln232_1 : 4
		sext_ln232 : 5
		v141_0_V_addr : 6
		v141_0_V_load : 7
		zext_ln235 : 1
		add_ln235 : 2
		sext_ln235 : 3
		v141_0_V_addr_1 : 4
		v141_0_V_load_1 : 5
	State 4
		store_ln236 : 1
	State 5
		sub_ln1118 : 1
		trunc_ln : 2
		store_ln234 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |      h1_fu_131      |    0    |    15   |
|          |   add_ln231_fu_173  |    0    |    15   |
|    add   |   add_ln232_fu_179  |    0    |    15   |
|          |  add_ln232_1_fu_189 |    0    |    12   |
|          |   add_ln235_fu_203  |    0    |    12   |
|----------|---------------------|---------|---------|
|    sub   |   sub_ln232_fu_157  |    0    |    12   |
|          |  sub_ln1118_fu_220  |    0    |    51   |
|----------|---------------------|---------|---------|
|   icmp   |  icmp_ln229_fu_125  |    0    |    11   |
|          |  icmp_ln231_fu_167  |    0    |    11   |
|----------|---------------------|---------|---------|
|          |     tmp_s_fu_137    |    0    |    0    |
|bitconcatenate|     tmp_5_fu_145    |    0    |    0    |
|          |    shl_ln_fu_213    |    0    |    0    |
|----------|---------------------|---------|---------|
|          |  zext_ln232_fu_153  |    0    |    0    |
|   zext   |  zext_ln231_fu_163  |    0    |    0    |
|          | zext_ln232_1_fu_185 |    0    |    0    |
|          |  zext_ln235_fu_199  |    0    |    0    |
|----------|---------------------|---------|---------|
|   sext   |  sext_ln232_fu_194  |    0    |    0    |
|          |  sext_ln235_fu_208  |    0    |    0    |
|----------|---------------------|---------|---------|
|partselect|   trunc_ln_fu_226   |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   154   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   add_ln231_reg_254   |    6   |
|     d1_0_0_reg_114    |    6   |
|      h1_0_reg_103     |    5   |
|       h1_reg_240      |    5   |
|   sext_ln232_reg_259  |   64   |
|   sext_ln235_reg_269  |   64   |
|   sub_ln232_reg_245   |   12   |
|v141_0_V_addr_1_reg_274|   11   |
| v141_0_V_addr_reg_264 |   11   |
| v141_0_V_load_reg_279 |   32   |
+-----------------------+--------+
|         Total         |   216  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_63 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_63 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_88 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_88 |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   108  ||  7.076  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   154  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   36   |
|  Register |    -   |   216  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   216  |   190  |
+-----------+--------+--------+--------+
