/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [12:0] _01_;
  wire [5:0] _02_;
  reg [4:0] _03_;
  wire [7:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [16:0] celloutsig_0_13z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [7:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire [12:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [15:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire [31:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [10:0] celloutsig_1_6z;
  wire [22:0] celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = !(in_data[120] ? _00_ : _00_);
  assign celloutsig_1_0z = ~(in_data[112] | in_data[157]);
  assign celloutsig_0_18z = celloutsig_0_11z[7] | celloutsig_0_0z[4];
  assign celloutsig_0_5z = celloutsig_0_3z ^ celloutsig_0_1z;
  assign celloutsig_0_7z = in_data[45] ^ celloutsig_0_6z[2];
  assign celloutsig_0_1z = celloutsig_0_0z[1] ^ celloutsig_0_0z[3];
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 13'h0000;
    else _01_ <= { in_data[85:81], celloutsig_0_0z };
  reg [5:0] _11_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _11_ <= 6'h00;
    else _11_ <= { in_data[156:152], celloutsig_1_0z };
  assign { _00_, _02_[4:0] } = _11_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _03_ <= 5'h00;
    else _03_ <= { _00_, _02_[4:1] };
  assign celloutsig_0_6z = { in_data[94:88], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z } / { 1'h1, celloutsig_0_0z[4:1], celloutsig_0_0z };
  assign celloutsig_1_6z = { in_data[125:119], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_2z } / { 1'h1, celloutsig_1_3z[10:2], celloutsig_1_5z };
  assign celloutsig_0_16z = in_data[41:36] >= { celloutsig_0_9z[2:1], celloutsig_0_2z };
  assign celloutsig_0_8z = { celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_6z } <= { in_data[23:15], celloutsig_0_6z };
  assign celloutsig_0_17z = celloutsig_0_13z[15:9] <= { celloutsig_0_9z, celloutsig_0_2z };
  assign celloutsig_1_5z = ! { in_data[178:174], celloutsig_1_2z };
  assign celloutsig_1_19z = { celloutsig_1_9z[1], celloutsig_1_14z, celloutsig_1_0z, celloutsig_1_0z } < { celloutsig_1_12z[14], celloutsig_1_9z };
  assign celloutsig_0_9z = _01_[7:5] % { 1'h1, celloutsig_0_0z[0], celloutsig_0_5z };
  assign celloutsig_0_0z = in_data[52:45] * in_data[94:87];
  assign celloutsig_1_3z = ~ { in_data[189:164], _00_, _02_[4:0] };
  assign celloutsig_0_11z = { celloutsig_0_0z, celloutsig_0_8z } | { celloutsig_0_6z[12:5], celloutsig_0_5z };
  assign celloutsig_0_19z = { celloutsig_0_6z[5:1], celloutsig_0_9z } | { celloutsig_0_13z[16:12], celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_16z };
  assign celloutsig_1_9z = { _00_, celloutsig_1_2z, celloutsig_1_2z } | in_data[138:136];
  assign celloutsig_1_11z = & { celloutsig_1_3z[9:7], celloutsig_1_2z };
  assign celloutsig_1_18z = | celloutsig_1_12z[13:10];
  assign celloutsig_0_10z = | { celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_7z };
  assign celloutsig_0_12z = ~^ { celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_3z = ^ { celloutsig_0_0z[7:6], celloutsig_0_2z };
  assign celloutsig_1_14z = ^ { celloutsig_1_8z[11:9], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_12z };
  assign celloutsig_1_4z = ^ { in_data[110:99], celloutsig_1_0z, celloutsig_1_2z, _00_, _02_[4:0], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_12z = { celloutsig_1_8z[9:7], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_5z } >> { in_data[118:105], celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_2z = celloutsig_0_0z[5:2] - in_data[59:56];
  assign celloutsig_1_8z = { celloutsig_1_4z, _03_, celloutsig_1_2z, celloutsig_1_6z, _03_ } - { in_data[158:137], celloutsig_1_5z };
  assign { celloutsig_0_13z[5], celloutsig_0_13z[14:6], celloutsig_0_13z[4:3], celloutsig_0_13z[0], celloutsig_0_13z[16:15], celloutsig_0_13z[2] } = { celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_2z[1:0], celloutsig_0_1z } ~^ { celloutsig_0_6z[3], celloutsig_0_6z[12:4], celloutsig_0_6z[2:1], celloutsig_0_3z, celloutsig_0_0z[4], celloutsig_0_10z, celloutsig_0_6z[0] };
  assign _02_[5] = _00_;
  assign celloutsig_0_13z[1] = 1'h1;
  assign { out_data[128], out_data[96], out_data[32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_18z, celloutsig_0_19z };
endmodule
