
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: isol_n (input port clocked by clk0)
Endpoint: gfpga_pad_io_soc_out[1] (output port clocked by clk0)
Path Group: clk0
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         -0.50   -0.50 v input external delay
                  0.50    0.00   -0.50 v isol_n (in)
     2    0.00                           isol_n (net)
                  0.50    0.00   -0.50 v input97/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.12    0.40   -0.10 v input97/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02                           net97 (net)
                  0.12    0.00   -0.10 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/B_N (sky130_fd_sc_hd__or2b_2)
                  0.13    0.28    0.18 ^ cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/X (sky130_fd_sc_hd__or2b_2)
     3    0.03                           cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.gfpga_pad_io_soc_dir (net)
                  0.13    0.00    0.18 ^ cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/A (sky130_fd_sc_hd__inv_1)
                  0.07    0.10    0.28 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/Y (sky130_fd_sc_hd__inv_1)
     1    0.01                           cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.SOC_DIR_N (net)
                  0.07    0.00    0.28 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/TE_B (sky130_fd_sc_hd__ebufn_8)
                  0.25    0.33    0.61 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
     7    0.14                           top_width_0_height_0_subtile_2__pin_inpad_0_ (net)
                  0.25    0.00    0.62 v sb_1__0_.mux_left_track_29.mux_l1_in_2_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.40    1.02 v sb_1__0_.mux_left_track_29.mux_l1_in_2_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           sb_1__0_.mux_left_track_29.sky130_fd_sc_hd__mux2_1_2_X (net)
                  0.07    0.00    1.02 v sb_1__0_.mux_left_track_29.mux_l2_in_1_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.33    1.35 v sb_1__0_.mux_left_track_29.mux_l2_in_1_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           sb_1__0_.mux_left_track_29.sky130_fd_sc_hd__mux2_1_4_X (net)
                  0.07    0.00    1.35 v sb_1__0_.mux_left_track_29.mux_l3_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.15    0.41    1.76 v sb_1__0_.mux_left_track_29.mux_l3_in_0_/X (sky130_fd_sc_hd__mux2_1)
     2    0.02                           sb_1__0_.mux_left_track_29.sky130_fd_sc_hd__mux2_1_5_X (net)
                  0.15    0.00    1.76 v sb_1__0_.mux_left_track_29.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.14    0.28    2.04 v sb_1__0_.mux_left_track_29.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.03                           sb_1__0_.mux_left_track_29.out (net)
                  0.14    0.00    2.04 v cbx_1__0_.cbx_8__0_.mux_top_ipin_2.mux_l1_in_3_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.34    2.39 v cbx_1__0_.cbx_8__0_.mux_top_ipin_2.mux_l1_in_3_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           cbx_1__0_.cbx_8__0_.mux_top_ipin_2.sky130_fd_sc_hd__mux2_1_3_X (net)
                  0.06    0.00    2.39 v cbx_1__0_.cbx_8__0_.mux_top_ipin_2.mux_l2_in_1_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.31    2.70 v cbx_1__0_.cbx_8__0_.mux_top_ipin_2.mux_l2_in_1_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           cbx_1__0_.cbx_8__0_.mux_top_ipin_2.sky130_fd_sc_hd__mux2_1_6_X (net)
                  0.06    0.00    2.70 v cbx_1__0_.cbx_8__0_.mux_top_ipin_2.mux_l3_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.32    3.01 v cbx_1__0_.cbx_8__0_.mux_top_ipin_2.mux_l3_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cbx_1__0_.cbx_8__0_.mux_top_ipin_2.sky130_fd_sc_hd__mux2_1_9_X (net)
                  0.07    0.00    3.01 v cbx_1__0_.cbx_8__0_.mux_top_ipin_2.mux_l4_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.35    3.36 v cbx_1__0_.cbx_8__0_.mux_top_ipin_2.mux_l4_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cbx_1__0_.cbx_8__0_.mux_top_ipin_2.sky130_fd_sc_hd__mux2_1_11_X (net)
                  0.08    0.00    3.36 v cbx_1__0_.cbx_8__0_.mux_top_ipin_2.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.07    0.15    3.51 v cbx_1__0_.cbx_8__0_.mux_top_ipin_2.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           cbx_1__0_.bottom_grid_top_width_0_height_0_subtile_2__pin_outpad_0_ (net)
                  0.07    0.00    3.51 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/A (sky130_fd_sc_hd__ebufn_8)
                  0.20    0.30    3.81 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
     1    0.13                           gfpga_pad_io_soc_out[1] (net)
                  0.20    0.00    3.82 v gfpga_pad_io_soc_out[1] (out)
                                  3.82   data arrival time

                  0.00  120.00  120.00   clock clk0 (rise edge)
                          0.00  120.00   clock network delay (ideal)
                         -0.10  119.90   clock uncertainty
                          0.00  119.90   clock reconvergence pessimism
                         -2.00  117.90   output external delay
                                117.90   data required time
-----------------------------------------------------------------------------
                                117.90   data required time
                                 -3.82   data arrival time
-----------------------------------------------------------------------------
                                114.08   slack (MET)


Startpoint: isol_n (input port clocked by clk0)
Endpoint: gfpga_pad_io_soc_out[3] (output port clocked by clk0)
Path Group: clk0
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         -0.50   -0.50 v input external delay
                  0.50    0.00   -0.50 v isol_n (in)
     2    0.00                           isol_n (net)
                  0.50    0.00   -0.50 v input97/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.12    0.40   -0.10 v input97/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02                           net97 (net)
                  0.12    0.00   -0.10 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/B_N (sky130_fd_sc_hd__or2b_2)
                  0.11    0.26    0.16 ^ cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/X (sky130_fd_sc_hd__or2b_2)
     3    0.02                           cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__0.gfpga_pad_io_soc_dir (net)
                  0.11    0.00    0.16 ^ cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/A (sky130_fd_sc_hd__inv_1)
                  0.07    0.09    0.26 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/Y (sky130_fd_sc_hd__inv_1)
     1    0.01                           cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.SOC_DIR_N (net)
                  0.07    0.00    0.26 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/TE_B (sky130_fd_sc_hd__ebufn_8)
                  0.26    0.33    0.59 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
     7    0.14                           top_width_0_height_0_subtile_0__pin_inpad_0_ (net)
                  0.26    0.01    0.60 v sb_1__0_.mux_left_track_13.mux_l1_in_2_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.41    1.01 v sb_1__0_.mux_left_track_13.mux_l1_in_2_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           sb_1__0_.mux_left_track_13.sky130_fd_sc_hd__mux2_1_2_X (net)
                  0.07    0.00    1.01 v sb_1__0_.mux_left_track_13.mux_l2_in_1_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.32    1.32 v sb_1__0_.mux_left_track_13.mux_l2_in_1_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           sb_1__0_.mux_left_track_13.sky130_fd_sc_hd__mux2_1_4_X (net)
                  0.06    0.00    1.32 v sb_1__0_.mux_left_track_13.mux_l3_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.14    0.40    1.73 v sb_1__0_.mux_left_track_13.mux_l3_in_0_/X (sky130_fd_sc_hd__mux2_1)
     2    0.02                           sb_1__0_.mux_left_track_13.sky130_fd_sc_hd__mux2_1_5_X (net)
                  0.15    0.00    1.73 v sb_1__0_.mux_left_track_13.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.15    0.24    1.97 v sb_1__0_.mux_left_track_13.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_1)
     4    0.03                           sb_1__0_.mux_left_track_13.out (net)
                  0.15    0.00    1.97 v cbx_1__0_.cbx_8__0_.mux_top_ipin_0.mux_l1_in_2_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.36    2.33 v cbx_1__0_.cbx_8__0_.mux_top_ipin_0.mux_l1_in_2_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cbx_1__0_.cbx_8__0_.mux_top_ipin_0.sky130_fd_sc_hd__mux2_1_2_X (net)
                  0.07    0.00    2.33 v cbx_1__0_.cbx_8__0_.mux_top_ipin_0.mux_l2_in_1_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.34    2.67 v cbx_1__0_.cbx_8__0_.mux_top_ipin_0.mux_l2_in_1_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cbx_1__0_.cbx_8__0_.mux_top_ipin_0.sky130_fd_sc_hd__mux2_1_6_X (net)
                  0.07    0.00    2.67 v cbx_1__0_.cbx_8__0_.mux_top_ipin_0.mux_l3_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.34    3.01 v cbx_1__0_.cbx_8__0_.mux_top_ipin_0.mux_l3_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cbx_1__0_.cbx_8__0_.mux_top_ipin_0.sky130_fd_sc_hd__mux2_1_9_X (net)
                  0.08    0.00    3.01 v cbx_1__0_.cbx_8__0_.mux_top_ipin_0.mux_l4_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.33    3.34 v cbx_1__0_.cbx_8__0_.mux_top_ipin_0.mux_l4_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           cbx_1__0_.cbx_8__0_.mux_top_ipin_0.sky130_fd_sc_hd__mux2_1_11_X (net)
                  0.06    0.00    3.34 v cbx_1__0_.cbx_8__0_.mux_top_ipin_0.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.06    0.13    3.47 v cbx_1__0_.cbx_8__0_.mux_top_ipin_0.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           cbx_1__0_.bottom_grid_top_width_0_height_0_subtile_0__pin_outpad_0_ (net)
                  0.06    0.00    3.47 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/A (sky130_fd_sc_hd__ebufn_8)
                  0.20    0.30    3.77 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
     1    0.13                           gfpga_pad_io_soc_out[3] (net)
                  0.20    0.00    3.77 v gfpga_pad_io_soc_out[3] (out)
                                  3.77   data arrival time

                  0.00  120.00  120.00   clock clk0 (rise edge)
                          0.00  120.00   clock network delay (ideal)
                         -0.10  119.90   clock uncertainty
                          0.00  119.90   clock reconvergence pessimism
                         -2.00  117.90   output external delay
                                117.90   data required time
-----------------------------------------------------------------------------
                                117.90   data required time
                                 -3.77   data arrival time
-----------------------------------------------------------------------------
                                114.13   slack (MET)


Startpoint: isol_n (input port clocked by clk0)
Endpoint: gfpga_pad_io_soc_out[0] (output port clocked by clk0)
Path Group: clk0
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         -0.50   -0.50 v input external delay
                  0.50    0.00   -0.50 v isol_n (in)
     2    0.00                           isol_n (net)
                  0.50    0.00   -0.50 v input97/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.12    0.40   -0.10 v input97/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02                           net97 (net)
                  0.12    0.00   -0.10 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/B_N (sky130_fd_sc_hd__or2b_2)
                  0.14    0.29    0.19 ^ cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/X (sky130_fd_sc_hd__or2b_2)
     3    0.03                           cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.gfpga_pad_io_soc_dir (net)
                  0.14    0.00    0.19 ^ cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/A (sky130_fd_sc_hd__inv_1)
                  0.08    0.11    0.30 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/Y (sky130_fd_sc_hd__inv_1)
     1    0.01                           cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.SOC_DIR_N (net)
                  0.08    0.00    0.30 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/TE_B (sky130_fd_sc_hd__ebufn_8)
                  0.25    0.34    0.63 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
     7    0.14                           top_width_0_height_0_subtile_3__pin_inpad_0_ (net)
                  0.25    0.00    0.64 v sb_1__0_.mux_left_track_1.mux_l1_in_3_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.43    1.06 v sb_1__0_.mux_left_track_1.mux_l1_in_3_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           sb_1__0_.mux_left_track_1.sky130_fd_sc_hd__mux2_1_3_X (net)
                  0.08    0.00    1.06 v sb_1__0_.mux_left_track_1.mux_l2_in_1_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.32    1.39 v sb_1__0_.mux_left_track_1.mux_l2_in_1_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           sb_1__0_.mux_left_track_1.sky130_fd_sc_hd__mux2_1_5_X (net)
                  0.07    0.00    1.39 v sb_1__0_.mux_left_track_1.mux_l3_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.34    1.73 v sb_1__0_.mux_left_track_1.mux_l3_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           sb_1__0_.mux_left_track_1.sky130_fd_sc_hd__mux2_1_6_X (net)
                  0.08    0.00    1.73 v sb_1__0_.mux_left_track_1.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.09    0.18    1.91 v sb_1__0_.mux_left_track_1.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_2)
     3    0.02                           sb_1__0_.mux_left_track_1.out (net)
                  0.09    0.00    1.91 v cbx_1__0_.cbx_8__0_.mux_top_ipin_3.mux_l1_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.05    0.30    2.21 v cbx_1__0_.cbx_8__0_.mux_top_ipin_3.mux_l1_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           cbx_1__0_.cbx_8__0_.mux_top_ipin_3.sky130_fd_sc_hd__mux2_1_0_X (net)
                  0.05    0.00    2.21 v cbx_1__0_.cbx_8__0_.mux_top_ipin_3.mux_l2_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.05    0.30    2.51 v cbx_1__0_.cbx_8__0_.mux_top_ipin_3.mux_l2_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           cbx_1__0_.cbx_8__0_.mux_top_ipin_3.sky130_fd_sc_hd__mux2_1_5_X (net)
                  0.05    0.00    2.51 v cbx_1__0_.cbx_8__0_.mux_top_ipin_3.mux_l3_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.31    2.82 v cbx_1__0_.cbx_8__0_.mux_top_ipin_3.mux_l3_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           cbx_1__0_.cbx_8__0_.mux_top_ipin_3.sky130_fd_sc_hd__mux2_1_9_X (net)
                  0.06    0.00    2.82 v cbx_1__0_.cbx_8__0_.mux_top_ipin_3.mux_l4_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.11    0.38    3.19 v cbx_1__0_.cbx_8__0_.mux_top_ipin_3.mux_l4_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cbx_1__0_.cbx_8__0_.mux_top_ipin_3.sky130_fd_sc_hd__mux2_1_11_X (net)
                  0.11    0.00    3.19 v cbx_1__0_.cbx_8__0_.mux_top_ipin_3.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.06    0.15    3.35 v cbx_1__0_.cbx_8__0_.mux_top_ipin_3.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           cbx_1__0_.bottom_grid_top_width_0_height_0_subtile_3__pin_outpad_0_ (net)
                  0.06    0.00    3.35 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/A (sky130_fd_sc_hd__ebufn_8)
                  0.20    0.30    3.65 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
     1    0.13                           gfpga_pad_io_soc_out[0] (net)
                  0.20    0.00    3.65 v gfpga_pad_io_soc_out[0] (out)
                                  3.65   data arrival time

                  0.00  120.00  120.00   clock clk0 (rise edge)
                          0.00  120.00   clock network delay (ideal)
                         -0.10  119.90   clock uncertainty
                          0.00  119.90   clock reconvergence pessimism
                         -2.00  117.90   output external delay
                                117.90   data required time
-----------------------------------------------------------------------------
                                117.90   data required time
                                 -3.65   data arrival time
-----------------------------------------------------------------------------
                                114.25   slack (MET)


Startpoint: isol_n (input port clocked by clk0)
Endpoint: gfpga_pad_io_soc_out[2] (output port clocked by clk0)
Path Group: clk0
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         -0.50   -0.50 v input external delay
                  0.50    0.00   -0.50 v isol_n (in)
     2    0.00                           isol_n (net)
                  0.50    0.00   -0.50 v input97/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.12    0.40   -0.10 v input97/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02                           net97 (net)
                  0.12    0.00   -0.10 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/B_N (sky130_fd_sc_hd__or2b_2)
                  0.12    0.27    0.17 ^ cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/X (sky130_fd_sc_hd__or2b_2)
     3    0.02                           cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.gfpga_pad_io_soc_dir (net)
                  0.12    0.00    0.17 ^ cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/A (sky130_fd_sc_hd__inv_1)
                  0.06    0.09    0.26 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/Y (sky130_fd_sc_hd__inv_1)
     1    0.01                           cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.SOC_DIR_N (net)
                  0.06    0.00    0.26 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/TE_B (sky130_fd_sc_hd__ebufn_8)
                  0.26    0.33    0.59 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
     7    0.14                           top_width_0_height_0_subtile_1__pin_inpad_0_ (net)
                  0.26    0.01    0.60 v sb_1__0_.mux_left_track_3.mux_l2_in_1_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.40    1.00 v sb_1__0_.mux_left_track_3.mux_l2_in_1_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           sb_1__0_.mux_left_track_3.sky130_fd_sc_hd__mux2_1_3_X (net)
                  0.06    0.00    1.00 v sb_1__0_.mux_left_track_3.mux_l3_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.16    0.42    1.42 v sb_1__0_.mux_left_track_3.mux_l3_in_0_/X (sky130_fd_sc_hd__mux2_1)
     2    0.03                           sb_1__0_.mux_left_track_3.sky130_fd_sc_hd__mux2_1_4_X (net)
                  0.16    0.00    1.42 v sb_1__0_.mux_left_track_3.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.10    0.20    1.63 v sb_1__0_.mux_left_track_3.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_1)
     2    0.02                           sb_1__0_.mux_left_track_3.out (net)
                  0.10    0.00    1.63 v cbx_1__0_.cbx_8__0_.mux_top_ipin_1.mux_l1_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.35    1.98 v cbx_1__0_.cbx_8__0_.mux_top_ipin_1.mux_l1_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cbx_1__0_.cbx_8__0_.mux_top_ipin_1.sky130_fd_sc_hd__mux2_1_0_X (net)
                  0.08    0.00    1.98 v cbx_1__0_.cbx_8__0_.mux_top_ipin_1.mux_l2_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.33    2.31 v cbx_1__0_.cbx_8__0_.mux_top_ipin_1.mux_l2_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           cbx_1__0_.cbx_8__0_.mux_top_ipin_1.sky130_fd_sc_hd__mux2_1_5_X (net)
                  0.06    0.00    2.31 v cbx_1__0_.cbx_8__0_.mux_top_ipin_1.mux_l3_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.33    2.64 v cbx_1__0_.cbx_8__0_.mux_top_ipin_1.mux_l3_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cbx_1__0_.cbx_8__0_.mux_top_ipin_1.sky130_fd_sc_hd__mux2_1_9_X (net)
                  0.07    0.00    2.64 v cbx_1__0_.cbx_8__0_.mux_top_ipin_1.mux_l4_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.34    2.98 v cbx_1__0_.cbx_8__0_.mux_top_ipin_1.mux_l4_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cbx_1__0_.cbx_8__0_.mux_top_ipin_1.sky130_fd_sc_hd__mux2_1_11_X (net)
                  0.08    0.00    2.98 v cbx_1__0_.cbx_8__0_.mux_top_ipin_1.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.06    0.13    3.12 v cbx_1__0_.cbx_8__0_.mux_top_ipin_1.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           cbx_1__0_.bottom_grid_top_width_0_height_0_subtile_1__pin_outpad_0_ (net)
                  0.06    0.00    3.12 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/A (sky130_fd_sc_hd__ebufn_8)
                  0.20    0.30    3.41 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
     1    0.13                           gfpga_pad_io_soc_out[2] (net)
                  0.20    0.00    3.42 v gfpga_pad_io_soc_out[2] (out)
                                  3.42   data arrival time

                  0.00  120.00  120.00   clock clk0 (rise edge)
                          0.00  120.00   clock network delay (ideal)
                         -0.10  119.90   clock uncertainty
                          0.00  119.90   clock reconvergence pessimism
                         -2.00  117.90   output external delay
                                117.90   data required time
-----------------------------------------------------------------------------
                                117.90   data required time
                                 -3.42   data arrival time
-----------------------------------------------------------------------------
                                114.48   slack (MET)


Startpoint: isol_n (input port clocked by clk0)
Endpoint: chanx_left_out[15] (output port clocked by clk0)
Path Group: clk0
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         -0.50   -0.50 v input external delay
                  0.50    0.00   -0.50 v isol_n (in)
     2    0.00                           isol_n (net)
                  0.50    0.00   -0.50 v input97/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.12    0.40   -0.10 v input97/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02                           net97 (net)
                  0.12    0.00   -0.10 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/B_N (sky130_fd_sc_hd__or2b_2)
                  0.13    0.28    0.18 ^ cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/X (sky130_fd_sc_hd__or2b_2)
     3    0.03                           cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.gfpga_pad_io_soc_dir (net)
                  0.13    0.00    0.18 ^ cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/A (sky130_fd_sc_hd__inv_1)
                  0.07    0.10    0.28 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/Y (sky130_fd_sc_hd__inv_1)
     1    0.01                           cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.SOC_DIR_N (net)
                  0.07    0.00    0.28 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/TE_B (sky130_fd_sc_hd__ebufn_8)
                  0.25    0.33    0.61 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
     7    0.14                           top_width_0_height_0_subtile_2__pin_inpad_0_ (net)
                  0.25    0.00    0.62 v sb_1__0_.mux_left_track_29.mux_l1_in_2_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.40    1.02 v sb_1__0_.mux_left_track_29.mux_l1_in_2_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           sb_1__0_.mux_left_track_29.sky130_fd_sc_hd__mux2_1_2_X (net)
                  0.07    0.00    1.02 v sb_1__0_.mux_left_track_29.mux_l2_in_1_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.33    1.35 v sb_1__0_.mux_left_track_29.mux_l2_in_1_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           sb_1__0_.mux_left_track_29.sky130_fd_sc_hd__mux2_1_4_X (net)
                  0.07    0.00    1.35 v sb_1__0_.mux_left_track_29.mux_l3_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.15    0.41    1.76 v sb_1__0_.mux_left_track_29.mux_l3_in_0_/X (sky130_fd_sc_hd__mux2_1)
     2    0.02                           sb_1__0_.mux_left_track_29.sky130_fd_sc_hd__mux2_1_5_X (net)
                  0.15    0.00    1.76 v sb_1__0_.mux_left_track_29.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.14    0.28    2.04 v sb_1__0_.mux_left_track_29.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.03                           sb_1__0_.mux_left_track_29.out (net)
                  0.14    0.00    2.04 v _119_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.10    0.21    2.26 v _119_/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net115 (net)
                  0.10    0.00    2.26 v output115/A (sky130_fd_sc_hd__buf_12)
                  0.07    0.20    2.46 v output115/X (sky130_fd_sc_hd__buf_12)
     1    0.12                           chanx_left_out[15] (net)
                  0.07    0.00    2.47 v chanx_left_out[15] (out)
                                  2.47   data arrival time

                  0.00  120.00  120.00   clock clk0 (rise edge)
                          0.00  120.00   clock network delay (ideal)
                         -0.10  119.90   clock uncertainty
                          0.00  119.90   clock reconvergence pessimism
                         -2.00  117.90   output external delay
                                117.90   data required time
-----------------------------------------------------------------------------
                                117.90   data required time
                                 -2.47   data arrival time
-----------------------------------------------------------------------------
                                115.43   slack (MET)


Startpoint: cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: ccff_tail (output port clocked by prog_clk)
Path Group: prog_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.18    0.37    0.37 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.17                           clknet_0_prog_clk (net)
                  0.18    0.00    0.37 ^ clkbuf_4_8_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.10    0.23    0.60 ^ clkbuf_4_8_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    14    0.05                           clknet_4_8_0_prog_clk (net)
                  0.10    0.00    0.60 ^ cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_2)
                  0.08    0.48    1.08 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_/Q (sky130_fd_sc_hd__dfrtp_2)
     2    0.02                           net107 (net)
                  0.08    0.00    1.08 v output107/A (sky130_fd_sc_hd__buf_12)
                  0.07    0.19    1.27 v output107/X (sky130_fd_sc_hd__buf_12)
     1    0.12                           ccff_tail (net)
                  0.07    0.00    1.27 v ccff_tail (out)
                                  1.27   data arrival time

                        120.00  120.00   clock prog_clk (rise edge)
                          0.00  120.00   clock network delay (propagated)
                         -0.10  119.90   clock uncertainty
                          0.00  119.90   clock reconvergence pessimism
                         -2.00  117.90   output external delay
                                117.90   data required time
-----------------------------------------------------------------------------
                                117.90   data required time
                                 -1.27   data arrival time
-----------------------------------------------------------------------------
                                116.63   slack (MET)


Startpoint: cbx_1__0_.cbx_8__0_.mem_top_ipin_3.sky130_fd_sc_hd__dfrtp_1_3_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: ccff_tail_0 (output port clocked by prog_clk)
Path Group: prog_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.18    0.37    0.37 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.17                           clknet_0_prog_clk (net)
                  0.18    0.01    0.38 ^ clkbuf_4_4_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.07    0.21    0.58 ^ clkbuf_4_4_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     9    0.03                           clknet_4_4_0_prog_clk (net)
                  0.07    0.00    0.58 ^ cbx_1__0_.cbx_8__0_.mem_top_ipin_3.sky130_fd_sc_hd__dfrtp_1_3_/CLK (sky130_fd_sc_hd__dfrtp_2)
                  0.09    0.48    1.06 v cbx_1__0_.cbx_8__0_.mem_top_ipin_3.sky130_fd_sc_hd__dfrtp_1_3_/Q (sky130_fd_sc_hd__dfrtp_2)
     2    0.02                           net108 (net)
                  0.09    0.00    1.06 v output108/A (sky130_fd_sc_hd__buf_12)
                  0.08    0.20    1.26 v output108/X (sky130_fd_sc_hd__buf_12)
     1    0.12                           ccff_tail_0 (net)
                  0.08    0.01    1.27 v ccff_tail_0 (out)
                                  1.27   data arrival time

                        120.00  120.00   clock prog_clk (rise edge)
                          0.00  120.00   clock network delay (propagated)
                         -0.10  119.90   clock uncertainty
                          0.00  119.90   clock reconvergence pessimism
                         -2.00  117.90   output external delay
                                117.90   data required time
-----------------------------------------------------------------------------
                                117.90   data required time
                                 -1.27   data arrival time
-----------------------------------------------------------------------------
                                116.63   slack (MET)


Startpoint: sb_1__0_.mem_left_track_21.sky130_fd_sc_hd__dfrtp_1_2_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: sb_1__0_.mem_left_track_29.sky130_fd_sc_hd__dfrtp_1_0_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.18    0.37    0.37 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.17                           clknet_0_prog_clk (net)
                  0.18    0.01    0.37 ^ clkbuf_4_7_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.09    0.22    0.59 ^ clkbuf_4_7_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    12    0.04                           clknet_4_7_0_prog_clk (net)
                  0.09    0.00    0.59 ^ sb_1__0_.mem_left_track_21.sky130_fd_sc_hd__dfrtp_1_2_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.75    0.88    1.47 ^ sb_1__0_.mem_left_track_21.sky130_fd_sc_hd__dfrtp_1_2_/Q (sky130_fd_sc_hd__dfrtp_1)
     5    0.09                           sb_1__0_.mem_left_track_21.ccff_tail (net)
                  0.75    0.01    1.48 ^ hold281/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.25    0.54    2.02 ^ hold281/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     2    0.02                           net548 (net)
                  0.25    0.00    2.03 ^ hold58/A (sky130_fd_sc_hd__clkbuf_2)
                  0.25    0.33    2.35 ^ hold58/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.05                           net325 (net)
                  0.25    0.00    2.36 ^ hold282/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.34    0.54    2.89 ^ hold282/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     2    0.03                           net549 (net)
                  0.34    0.00    2.90 ^ sb_1__0_.mem_left_track_29.sky130_fd_sc_hd__dfrtp_1_0_/D (sky130_fd_sc_hd__dfrtp_4)
                                  2.90   data arrival time

                        120.00  120.00   clock prog_clk (rise edge)
                          0.00  120.00   clock source latency
                  0.50    0.00  120.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.50    0.00  120.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.18    0.33  120.33 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.17                           clknet_0_prog_clk (net)
                  0.18    0.00  120.34 ^ clkbuf_4_7_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.09    0.20  120.54 ^ clkbuf_4_7_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    12    0.04                           clknet_4_7_0_prog_clk (net)
                  0.09    0.00  120.54 ^ sb_1__0_.mem_left_track_29.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_4)
                         -0.10  120.44   clock uncertainty
                          0.06  120.49   clock reconvergence pessimism
                         -0.12  120.37   library setup time
                                120.37   data required time
-----------------------------------------------------------------------------
                                120.37   data required time
                                 -2.90   data arrival time
-----------------------------------------------------------------------------
                                117.47   slack (MET)


Startpoint: sb_1__0_.mem_left_track_29.sky130_fd_sc_hd__dfrtp_1_1_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: sb_1__0_.mem_left_track_29.sky130_fd_sc_hd__dfrtp_1_2_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.18    0.37    0.37 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.17                           clknet_0_prog_clk (net)
                  0.18    0.00    0.37 ^ clkbuf_4_13_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.07    0.21    0.58 ^ clkbuf_4_13_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     9    0.03                           clknet_4_13_0_prog_clk (net)
                  0.07    0.00    0.58 ^ sb_1__0_.mem_left_track_29.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.24    0.50    1.08 ^ sb_1__0_.mem_left_track_29.sky130_fd_sc_hd__dfrtp_1_1_/Q (sky130_fd_sc_hd__dfrtp_1)
     3    0.03                           sb_1__0_.mem_left_track_29.mem_out[1] (net)
                  0.24    0.00    1.08 ^ hold239/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.32    1.40 ^ hold239/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net506 (net)
                  0.05    0.00    1.40 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
                  0.40    0.83    2.23 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
     2    0.04                           net295 (net)
                  0.40    0.01    2.23 ^ hold240/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.16    0.68    2.91 ^ hold240/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.02                           net507 (net)
                  0.16    0.00    2.91 ^ sb_1__0_.mem_left_track_29.sky130_fd_sc_hd__dfrtp_1_2_/D (sky130_fd_sc_hd__dfrtp_1)
                                  2.91   data arrival time

                        120.00  120.00   clock prog_clk (rise edge)
                          0.00  120.00   clock source latency
                  0.50    0.00  120.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.50    0.00  120.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.18    0.33  120.33 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.17                           clknet_0_prog_clk (net)
                  0.18    0.00  120.34 ^ clkbuf_4_7_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.09    0.20  120.54 ^ clkbuf_4_7_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    12    0.04                           clknet_4_7_0_prog_clk (net)
                  0.09    0.00  120.54 ^ sb_1__0_.mem_left_track_29.sky130_fd_sc_hd__dfrtp_1_2_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.10  120.44   clock uncertainty
                          0.04  120.47   clock reconvergence pessimism
                         -0.08  120.39   library setup time
                                120.39   data required time
-----------------------------------------------------------------------------
                                120.39   data required time
                                 -2.91   data arrival time
-----------------------------------------------------------------------------
                                117.48   slack (MET)


Startpoint: ccff_head_1 (input port clocked by prog_clk)
Endpoint: sb_1__0_.mem_top_track_0.sky130_fd_sc_hd__dfrtp_1_0_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         -1.00   -1.00 ^ input external delay
                  0.50    0.00   -1.00 ^ ccff_head_1 (in)
     2    0.02                           ccff_head_1 (net)
                  0.50    0.00   -1.00 ^ hold381/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.07    0.38   -0.62 ^ hold381/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.01                           net648 (net)
                  0.07    0.00   -0.62 ^ hold149/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.27   -0.35 ^ hold149/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net416 (net)
                  0.05    0.00   -0.35 ^ hold382/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.27   -0.09 ^ hold382/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net649 (net)
                  0.05    0.00   -0.09 ^ hold1/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.26    0.17 ^ hold1/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net268 (net)
                  0.05    0.00    0.17 ^ hold383/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.06    0.27    0.44 ^ hold383/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net650 (net)
                  0.06    0.00    0.44 ^ hold150/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.26    0.70 ^ hold150/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net417 (net)
                  0.04    0.00    0.70 ^ hold384/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.14    0.57    1.27 ^ hold384/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net651 (net)
                  0.14    0.00    1.27 ^ input2/A (sky130_fd_sc_hd__clkbuf_1)
                  0.16    0.20    1.47 ^ input2/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net2 (net)
                  0.16    0.00    1.47 ^ hold385/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.30    1.77 ^ hold385/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net652 (net)
                  0.05    0.00    1.77 ^ hold151/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.07    0.28    2.05 ^ hold151/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.01                           net418 (net)
                  0.07    0.00    2.05 ^ hold2/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.27    2.32 ^ hold2/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net269 (net)
                  0.05    0.00    2.32 ^ hold152/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.13    0.56    2.88 ^ hold152/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net419 (net)
                  0.13    0.00    2.88 ^ sb_1__0_.mem_top_track_0.sky130_fd_sc_hd__dfrtp_1_0_/D (sky130_fd_sc_hd__dfrtp_4)
                                  2.88   data arrival time

                        120.00  120.00   clock prog_clk (rise edge)
                          0.00  120.00   clock source latency
                  0.50    0.00  120.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.50    0.00  120.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.18    0.33  120.33 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.17                           clknet_0_prog_clk (net)
                  0.18    0.01  120.34 ^ clkbuf_4_15_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.09    0.20  120.53 ^ clkbuf_4_15_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    12    0.04                           clknet_4_15_0_prog_clk (net)
                  0.09    0.00  120.54 ^ sb_1__0_.mem_top_track_0.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_4)
                         -0.10  120.44   clock uncertainty
                          0.00  120.44   clock reconvergence pessimism
                         -0.08  120.36   library setup time
                                120.36   data required time
-----------------------------------------------------------------------------
                                120.36   data required time
                                 -2.88   data arrival time
-----------------------------------------------------------------------------
                                117.48   slack (MET)


