[VIC]
sr_chain.M_main_clock_count_d_0_sqmuxa_cascade_=ltout:in1
sr_chain.M_sr_bit_d_0_sqmuxa_cascade_=ltout:in1
sr_chain.M_sr_bit_d_1_sqmuxa_cascade_=ltout:in1
sr_chain.latch_0_sqmuxa_1_0_cascade_=ltout:in2
sr_chain.latch_0_sqmuxa_cascade_=ltout:in2
sr_chain.un1_M_sr_clock_count_q_1_c2_cascade_=ltout:in0
sr_chain.un1_M_sr_clock_count_qlto3_0_cascade_=ltout:in3
sr_chain.un1_M_sr_rest_cycles_q_7_0_cascade_=ltout:in3
