<!DOCTYPE HTML>
<html>
	<head>
		<title>Hongwu Jiang</title>
		<meta charset="utf-8" />
		<meta name="viewport" content="width=device-width, initial-scale=1, user-scalable=no" />
		<link rel="stylesheet" href="assets/css/main.css" />
	</head>
	<body class="is-preload">

		<!-- Header -->
			<section id="header">
				<header>
					<span class="image avatar"><img src="images/bio.jpg" alt="" /></span>
					<h1 id="logo"><a href="#">Hongwu Jiang</a></h1>
					<p>Assistant Professor<br />
					Function Hub, HKUST(GZ)</p>
				</header>
				<center>
					<ul class="icons">
						<li><a href="hongwujiang@hkust-gz.edu.cn" class="icon solid fa-envelope"><span class="label">Email</span></a></li>
						<li><a href="https://scholar.google.com/citations?user=n3pnexwAAAAJ&hl=en" class="icon solid fa-graduation-cap"><span class="label">Google Scholar</span></a></li>
						<li><a href="#" class="icon solid fa-address-card"><span class="label">CV</span></a></li>
						<li><a href="https://www.linkedin.com/in/hongwu-jiang-05341b89/" class="icon brands fa-linkedin"><span class="label">Linkedin</span></a></li>
					</ul>
				</center>
				<nav id="nav">
					<ul>
						<li><a href="#one" class="active">About</a></li>
						<li><a href="#two">Research</a></li>
						<li><a href="#three">Publication</a></li>
						<li><a href="#four">People</a></li>	   
                                      <li><a href="#five">Teaching</a></li>
				</ul>
				</nav>
				
			</section>

		<!-- Wrapper -->
			<div id="wrapper">

				<!-- Main -->
					<div id="main">

						<!-- One -->
							<section id="one">
								<div class="image main" data-position="center">
									<img src="images/top.jpg" alt="" />
								</div>
								<div class="container">
									<header class="major">
										<h3>Hongwu Jiang （姜泓吾）</h3>
										<p>(Incoming) Assistant Professor<br />
										Microelectronics, Function Hub, HKUST(GZ)<br />
										Email: hongwujiang@hkust-gz.edu.cn</p>
									</header>
									<p>I am an incoming (Spring 2023) Assistant Professor in the <a href="https://facultyprofiles.hkust-gz.edu.cn/thrust-faculties?code=10011A10000000000H22">Microelectronics Thrust </a>(Function Hub) at the Hong Kong University of Science and Technology (Guangzhou). I obtained my Ph.D. degree from Georgia Institute of Technology in 2022, where I was advised by Prof. Shimeng Yu. My research interests are in circuit and architecture design for efficient computing systems with CMOS and beyond CMOS technologies. To date, I have published more than 20 papers in leading conferences (VLSI, DAC, ISSCC, etc.) and journals (IEEE TCAS-I, IEEE T-Computer, JSSC, TCAD, etc.).</p>
								<h3 style="color: orange">Openings</h3>
								<p style="color: orange">I’m looking for self-motivated <b style="color: orange">Ph.D./M.Phi. students </b> (Fall 2023) and <b style="color: orange">postdoctoral scholars</b> to join our lab at MICS, Function Hub, HKUST(GZ). Tape-out experience will be a plus. Please email me your resume and cover letter if you are interested.</p>
								</div>
								<div class="row aln-center">
					<div class="col-6 col-6-medium col-12-small">
						<section class="box style1">
							<h3 class="icon solid fa-paper-plane"> Work Experience</h3>
								<ul>
									<li><b>Assistant Professor</b> <br>
									HKUST, GZ. Start from Jan, 2023</li>
								
									<li><b>Research Intern</b><br>
									IMEC, US. Summer 2021</li>
									<li><b>Research Assistant</b><br>
									ASU, Tempe. 2015 -- 2018</li>
								</ul>
						</section>
					</div>
					<div class="col-6 col-6-medium col-12-small">
						<section class="box style1">
							<h3 class="icon solid fa-user-graduate"> Education</h3>
								<ul>
									<li>
										<b>Ph.D.</b> in Electrical and Computer Engineering
										<br>
										advised by <a href="https://shimeng.ece.gatech.edu/">Prof. Shimeng Yu</a>
										<br>
										Georgia Institute of Technology, 2019 -- 2022
									</li>
									<li>
										<b>M.S.</b> in Electrical Engineering
										<br>
										Arizona State University, 2012 -- 2014
									</li>
									<li>
										<b>B.S.</b> in Automation
										<br>
										Dalian University of Technology, 2008 -- 2012
									</li>
								</ul>
						</section>
					</div>
				</div>
			</div>
					
							</section>

						<!-- Two -->
							<section id="two">
								<div class="container">
									<h3>Research Interests</h3>
									<h5>Our research focuses on the design and application exploration of cutting-edge technologies in mixed-signal and digital circuit and system.</h5>
									<div class="container">
										<article>
											
											<div class="container">
												<p><li><b>Compute-in-Memory chip design with robustness and scalability </b></li></p>
												
											</div>
										</article>
										<article>
											
											<div class="container">
												
												
												<li><b>Energy/Time-efficient hardware for edge computing (on-device learning, smart sensing, intelligent transportation, etc.)</b></li>
												</li> 
												
											</div>
										</article>
										<article
											<div class="container">
												<p><li><b>VLSI design with emerging technologies (3D integration, cryogenic CMOS, machine learning aided design, etc.)</b></li> </p>
												
											</div>
										</article>
									
								</div>
							</section>

						<!-- Three -->
							<section id="three">
								<div class="container">
									<h3>Publications</h3>
									<div class="container">
										<h4>Conferences </h4>
										
									</div>	
										<div class="container">
										<ol><li> <b>H. Jiang</b>, W. Li, S. Huang, S. Yu, “A 40nm analog-input ADC-free compute-in-memory RRAM macro with pulse-width modulation between sub-arrays,” IEEE Symposium on VLSI Technology and Circuits (VLSI) 2022, Hawaii, USA, highlight paper. </li>
										<li> W. Li, J. Read, <b>H. Jiang </b>, S. Yu, “A 40nm RRAM compute-in-memory macro with parallelism-preserving ECC for iso-accuracy voltage scaling,” IEEE European Solid-State Circuits Conference (ESSCIRC) 2022, Milan, Italy. </li>
										<li>W. Li, X. Sun, <b>H. Jiang</b>, S. Huang, S. Yu, “A 40nm RRAM compute-in-memory macro featuring on-chip write-verify and offset-cancelling ADC references,” IEEE European Solid-State Circuits Conference (ESSCIRC) 2021, virtual. </li>
										<li>W. Li, S. Huang, X. Sun, <b>H. Jiang</b>, S. Yu, “Secure-RRAM: A 40nm 16kb compute-in-memory macro with reconfigurability, sparsity control, and embedded security,” IEEE Custom Integrated Circuits Conference (CICC) 2021, virtual. </li>
										<li> S. Huang, X. Peng, <b>H. Jiang</b>, Y. Luo, S. Yu, “Exploiting process variations to protect machine learning inference engine from chip cloning,” IEEE International Symposium on Circuits and Systems (ISCAS) 2021, virtual.</li>
										<li> A. Lu, X. Peng, W. Li, <b>H. Jiang</b>, S. Yu, “NeuroSim validation with 40nm RRAM compute-in-memory macro,” IEEE International Conference on Artificial Intelligence Circuits & Systems (AICAS) 2021, virtual.</li>
										<li>S. Huang, <b>H. Jiang</b>, S. Yu, “Mitigating adversarial attack for compute-in-memory accelerator utilizing on-chip finetune,” IEEE Non-Volatile Memory Systems and Applications Symposium (NVMSA) 2021, virtual. </li>
										<li> J-W. Su, X. Si, Y-C. Chou, T-W. Chang, W-H. Huang, Y-N. Tu, R. Liu, P-J. Lu, T-W. Liu, J-H. Wang, Z. Zhang, <b>H. Jiang</b>, S. Huang, S. Yu, K-T. Tang, C-C. Hsieh, R-S. Liu, S-H. Li, S-S. Sheu, H-Y. Lee, S-C. Chang, M-F. Chang, “A 28nm 64Kb inference-training two-way transpose multibit 6T SRAM computing-in-memory macro for AI edge chips” IEEE International Solid-State Circuits Conference (ISSCC) 2020, San Francisco, USA.</li>
										<li><b>H. Jiang</b>, S. Huang, X. Peng, J.-W. Su, Y.-C. Chou, W.-H. Huang, T.-W. Liu, R. Liu, M.-F. Chang, S. Yu, “A two-way SRAM array based accelerator for deep neural network on-chip training,” ACM/IEEE Design Automation Conference (DAC) 2020, virtual (nomination for the best paper). </li>
										<li> S. Huang, X. Sun, X. Peng, <b>H. Jiang</b>, S. Yu, “Overcoming challenges for achieving high in-situ training accuracy with emerging memories,” IEEE/ACM Design, Automation & Test in Europe (DATE) 2020, virtual, invited.</li>
										<li> S. Huang, <b>H. Jiang</b>, X. Peng, W. Li, S. Yu, “XOR-CIM: Compute-in-memory SRAM architecture with embedded XOR encryption,” IEEE/ACM International Conference on Computer-Aided Design (ICCAD) 2020, virtual.</li>
										<li> W. Shim, <b>H. Jiang</b>, X. Peng, S. Yu, “Architectural design of 3D NAND Flash based compute-in-memory for inference engine,” ACM/IEEE International Symposium on Memory Systems (MEMSYS) 2020, virtual.</li>
										<li> <b>H. Jiang</b>, X. Peng, S. Huang, S. Yu, “MINT: Mixed-precision RRAM-based in-memory training architecture,” IEEE International Symposium on Circuits and Systems (ISCAS) 2020, virtual</li>
										<li> <b>H. Jiang</b>, R. Liu, S. Yu, “8T XNOR-SRAM based parallel compute-in-memory for deep neural network accelerator,” IEEE International Midwest Symposium on Circuits and Systems (MWSCAS) 2020, virtual, invited.</li>
										<li> <b>H. Jiang</b>, X. Peng, S. Huang,  S. Yu, “CIMAT: A transpose SRAM-based compute-in-memory architecture for deep neural network on-chip training,” ACM/IEEE International Symposium on Memory Systems (MEMSYS) 2019, Washington, DC, USA.</li>
										</ol>
										
										</div>
										<div class="container">
										<h4>Journals </h4>
										</div>
										<div class="container">
										<ol>
										<li> <b>H. Jiang</b>, S. Huang, W. Li and S. Yu, "ENNA: An Efficient Neural Network Accelerator Design Based on ADC-Free Compute-In-Memory Subarrays," IEEE Transactions on Circuits and Systems I: Regular Papers, 2022.</li>
										<li> W. Li, X. Sun, S. Huang, <b>H. Jiang</b>, S. Yu, “A 40nm MLC-RRAM compute-in-memory macro with sparsity control, on-chip write-verify, and temperature-independent ADC references,” IEEE Journal of Solid State Circuits, vol. 57, no. 9, pp. 2868-2877, 2022.</li>
										<li> <b>H. Jiang</b>, W. Li, S. Huang, S. Cosemans, F. Catthoor, S. Yu, “Analog-to-digital converter design exploration for compute-in-memory accelerators,” IEEE Design & Test, vol. 39, no. 2, pp, 48-55, 2022.</li>
										<li> S. Huang, X. Sun, X. Peng, <b>H. Jiang</b>, S. Yu, “Achieving high in-situ training accuracy and energy efficiency with analog non-volatile synaptic devices,” ACM Transactions on Design Automation of Electronic Systems, vol. 27, no. 4, p. 37, 2022.</li>
										<li> J.-W. Su, X. Si, Y.-C. Chou, T.-W. Chang, W.-H. Huang, Y.-N. Tu, R. Liu, P.-J. Lu, T.-W. Liu, J.-H. Wang, Y.-L. Chung, J.-S. Ren, <b>H. Jiang</b>, S. Huang, S.-H. Li, S.-S. Sheu, C.-I. Wu, C.-C. Lo, R.-S. Liu, C.-C. Hsieh, K.-T. Tang, S. Yu, M.-F. Chang, “Two-way transpose multibit 6T SRAM computing-in-memory macro for inference-training AI edge chips,” IEEE Journal of Solid-State Circuits, vol. 57, no. 2, pp. 609-624, 2022.</li>
										<li> S. Yu, <b>H. Jiang</b>, S. Huang, X. Peng, A. Lu, “Compute-in-memory chips for deep learning: recent trends and prospects”, IEEE Circuits and Systems Magazine, vol. 21, no. 3, pp. 31-56, 2021.</li>
										<li> X. Peng, S. Huang, <b>H. Jiang</b>, A. Lu, S. Yu, “DNN+NeuroSim V2.0: An end-to-end benchmarking framework for compute-in-memory accelerators for on-chip training,” IEEE Trans. CAD, vol. 40, no. 11, pp. 2306-2319, 2021.</li>
										<li> S. Huang, <b>H. Jiang</b>, X. Peng, W. Li, S. Yu, “Secure XOR-CIM engine: Compute-in-memory SRAM architecture with embedded XOR encryption,” IEEE Trans. VLSI Systems, vol. 29, no. 12, pp. 2027-2039, 2021.</li>
										<li> <b>H. Jiang</b>, X. Peng, S. Huang, S. Yu, “CIMAT: A compute-in-memory architecture for on-chip training based on transpose SRAM arrays,” IEEE Transactions on Computers, vol. 69, no. 7, pp. 944-954, 2020.</li>
		
										</ol>
										
									</div>	
	
								</div>
							</section>

						<!-- Four -->
							<section id="four">
								<div class="container">
									<h3>People</h3>
									<h4>coming soon</h4> 
								</div>
							</section>

						<!-- Five -->
							<section id="five">
								<div class="container">
									<h3>Teaching</h3>
									<h4>To be updated Jan. 2023</h4> 
								</div>
							</section>

					</div>

				<!-- Footer -->
					<section id="footer">
						<div class="container">
							<ul class="copyright">
								<li>&copy; Hongwu Jiang.</li>
							</ul>
						</div>
					</section>

			</div>

		<!-- Scripts -->
			<script src="assets/js/jquery.min.js"></script>
			<script src="assets/js/jquery.scrollex.min.js"></script>
			<script src="assets/js/jquery.scrolly.min.js"></script>
			<script src="assets/js/browser.min.js"></script>
			<script src="assets/js/breakpoints.min.js"></script>
			<script src="assets/js/util.js"></script>
			<script src="assets/js/main.js"></script>

	</body>
</html>