$date
	Fri Sep 21 00:33:40 2012
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo0048 $end
$var wire 1 ! clock $end
$upscope $end
$scope module Exemplo0048 $end
$var wire 1 " sinal $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x"
0!
$end
#12
1"
1!
#15
0"
#24
1"
0!
#27
0"
#36
1"
1!
#39
0"
#48
1"
0!
#51
0"
#60
1"
1!
#63
0"
#72
1"
0!
#75
0"
#84
1"
1!
#87
0"
#96
1"
0!
#99
0"
#108
1"
1!
#111
0"
#120
1"
0!
#123
0"
#132
1"
1!
#135
0"
#144
1"
0!
#147
0"
#156
1"
1!
#159
0"
#168
1"
0!
#171
0"
#180
1"
1!
#183
0"
#192
1"
0!
#195
0"
#204
1"
1!
#207
0"
#216
1"
0!
#219
0"
#228
1"
1!
#231
0"
#240
1"
0!
#243
0"
#252
1"
1!
#255
0"
#264
1"
0!
#267
0"
#276
1"
1!
#279
0"
#288
1"
0!
#291
0"
#300
1"
1!
#303
0"
#312
1"
0!
#315
0"
#324
1"
1!
#327
0"
#336
1"
0!
#339
0"
#348
1"
1!
#351
0"
#360
1"
0!
#363
0"
#372
1"
1!
#375
0"
#384
1"
0!
#387
0"
#396
1"
1!
#399
0"
#408
1"
0!
#411
0"
#420
1"
1!
#423
0"
#432
1"
0!
#435
0"
#444
1"
1!
#447
0"
#456
1"
0!
#459
0"
#468
1"
1!
#471
0"
#480
1"
0!
