INFO: [VRFC 10-2263] Analyzing Verilog file "D:/za/cod/lab6/cpu_line/cpu_line.gen/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/za/cod/lab6/cpu_line/cpu_line.gen/sources_1/ip/dist_mem_gen_4/sim/dist_mem_gen_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/za/cod/lab6/cpu_line/cpu_line.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/za/cod/lab6/cpu_line/cpu_line.srcs/sources_1/new/Forwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/za/cod/lab6/cpu_line/cpu_line.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/za/cod/lab6/cpu_line/cpu_line.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/za/cod/lab6/cpu_line/cpu_line.srcs/sources_1/new/Immgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Immgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/za/cod/lab6/cpu_line/cpu_line.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/za/cod/lab6/cpu_line/cpu_line.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/za/cod/lab6/cpu_line/cpu_line.srcs/sources_1/new/PDU_PL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/za/cod/lab6/cpu_line/cpu_line.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/za/cod/lab6/cpu_line/cpu_line.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/za/cod/lab6/cpu_line/cpu_line.srcs/sources_1/new/alucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/za/cod/lab6/cpu_line/cpu_line.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/za/cod/lab6/cpu_line/cpu_line.srcs/sources_1/new/cpu_pipline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_pipline
INFO: [VRFC 10-2458] undeclared symbol MemWrite, assumed default net type wire [D:/za/cod/lab6/cpu_line/cpu_line.srcs/sources_1/new/cpu_pipline.v:127]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/za/cod/lab6/cpu_line/cpu_line.srcs/sources_1/new/mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/za/cod/lab6/cpu_line/cpu_line.srcs/sources_1/new/mux3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/za/cod/lab6/cpu_line/cpu_line.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/za/cod/lab6/cpu_line/cpu_line.srcs/sources_1/new/shiftleft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftleft
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/za/cod/lab6/cpu_line/cpu_line.srcs/sources_1/new/stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/za/cod/lab6/cpu_line/cpu_line.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/za/cod/lab6/cpu_line/cpu_line.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
