;redcode
;assert 1
	SPL 0, <409
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB #0, -13
	SPL -0, 1
	ADD 30, 9
	SPL 0, 900
	CMP 30, 9
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	JMZ -1, @-20
	SPL 0, <402
	ADD 30, 9
	MOV #107, 96
	JMN 0, <2
	SUB 80, @-900
	SPL 0, 900
	MOV #107, 96
	SPL 0, 900
	CMP -270, 60
	SPL 0, <402
	MOV 0, 20
	SUB @121, 106
	MOV #107, 96
	MOV #107, 96
	SPL 0, 900
	MOV #107, 96
	SLT 0, 900
	SUB #0, -2
	SPL -230, 60
	DJN 8, -16
	CMP 270, 60
	SPL -0, 1
	DJN 8, -16
	JMN 0, <2
	SUB 700, @2
	ADD 270, 60
	JMN 0, <2
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	SUB -0, 1
	DJN -1, @-20
	SPL 0, <402
	SPL 0, <402
	CMP 270, 60
	CMP -207, <-120
	CMP -207, <-120
	SPL 0, <402
	SUB @121, 106
	SUB @3, 0
	ADD @121, 106
	SUB @0, @5
