
bin\Debug\RP6.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003ace  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000114  00800060  00003ace  00003b62  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000000ee  00800174  00800174  00003c76  2**0
                  ALLOC
  3 .debug_aranges 000001e0  00000000  00000000  00003c76  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 00000c75  00000000  00000000  00003e56  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0000378e  00000000  00000000  00004acb  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001588  00000000  00000000  00008259  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00002b83  00000000  00000000  000097e1  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000005f0  00000000  00000000  0000c364  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000f32  00000000  00000000  0000c954  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000089e  00000000  00000000  0000d886  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 09 01 	jmp	0x212	; 0x212 <__ctors_end>
       4:	0c 94 ce 04 	jmp	0x99c	; 0x99c <__vector_1>
       8:	0c 94 f4 04 	jmp	0x9e8	; 0x9e8 <__vector_2>
       c:	0c 94 0c 0c 	jmp	0x1818	; 0x1818 <__vector_3>
      10:	0c 94 58 0b 	jmp	0x16b0	; 0x16b0 <__vector_4>
      14:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      18:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      1c:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      20:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      24:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      28:	0c 94 16 10 	jmp	0x202c	; 0x202c <__vector_10>
      2c:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      30:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      34:	0c 94 e5 15 	jmp	0x2bca	; 0x2bca <__vector_13>
      38:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      3c:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      40:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      44:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      48:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      4c:	0c 94 0a 14 	jmp	0x2814	; 0x2814 <__vector_19>
      50:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>

00000054 <__c.2098>:
      54:	54 68 65 20 52 6f 62 6f 74 20 6e 65 65 64 73 20     The Robot needs 
      64:	74 6f 20 62 65 20 72 65 73 65 74 74 65 64 20 6e     to be resetted n
      74:	6f 77 2e 0a 0a 00                                   ow....

0000007a <__c.2096>:
      7a:	59 6f 75 20 6e 65 65 64 20 74 6f 20 63 68 65 63     You need to chec
      8a:	6b 20 4d 6f 74 6f 72 20 61 73 73 65 6d 62 6c 79     k Motor assembly
      9a:	20 28 6f 72 20 79 6f 75 72 20 73 6f 66 74 77 61      (or your softwa
      aa:	72 65 29 2e 0a 0a 00                                re)....

000000b1 <__c.2094>:
      b1:	0a 0a 28 73 2e 20 74 61 73 6b 5f 6d 6f 74 6f 72     ..(s. task_motor
      c1:	43 6f 6e 74 72 6f 6c 28 29 20 66 75 6e 63 74 69     Control() functi
      d1:	6f 6e 20 69 6e 20 52 50 36 4c 69 62 21 29 0a 00     on in RP6Lib!)..

000000e1 <__c.2092>:
      e1:	0a 0a 23 23 23 20 4d 4f 54 4f 52 20 4f 56 45 52     ..### MOTOR OVER
      f1:	43 55 52 52 45 4e 54 20 23 23 23 0a 00              CURRENT ###..

000000fe <__c.2090>:
      fe:	59 6f 75 20 6e 65 65 64 20 74 6f 20 63 68 65 63     You need to chec
     10e:	6b 20 45 6e 63 6f 64 65 72 2f 4d 6f 74 6f 72 20     k Encoder/Motor 
     11e:	61 73 73 65 6d 62 6c 79 20 28 6f 72 20 79 6f 75     assembly (or you
     12e:	72 20 73 6f 66 74 77 61 72 65 29 2e 0a 0a 00        r software)....

0000013d <__c.2088>:
     13d:	21 0a 0a 28 73 2e 20 74 61 73 6b 5f 6d 6f 74 6f     !..(s. task_moto
     14d:	72 43 6f 6e 74 72 6f 6c 28 29 20 66 75 6e 63 74     rControl() funct
     15d:	69 6f 6e 20 69 6e 20 52 50 36 4c 69 62 21 29 0a     ion in RP6Lib!).
	...

0000016e <__c.2086>:
     16e:	52 49 47 48 54 00                                   RIGHT.

00000174 <__c.2084>:
     174:	4c 45 46 54 00                                      LEFT.

00000179 <__c.2082>:
     179:	41 66 66 65 63 74 65 64 20 63 68 61 6e 6e 65 6c     Affected channel
     189:	3a 00                                               :.

0000018b <__c.2080>:
     18b:	0a 23 23 23 20 45 4e 43 4f 44 45 52 20 28 4f 52     .### ENCODER (OR
     19b:	20 4d 4f 54 4f 52 29 20 4d 41 4c 46 55 4e 43 54      MOTOR) MALFUNCT
     1ab:	49 4f 4e 21 20 23 23 23 0a 00                       ION! ###..

000001b5 <__c.2078>:
     1b5:	23 23 23 23 23 20 41 4c 4c 20 4f 50 45 52 41 54     ##### ALL OPERAT
     1c5:	49 4f 4e 53 20 53 54 4f 50 50 45 44 20 54 4f 20     IONS STOPPED TO 
     1d5:	50 52 45 56 45 4e 54 20 41 4e 59 20 44 41 4d 41     PREVENT ANY DAMA
     1e5:	47 45 21 20 23 23 23 23 23 0a 00                    GE! #####..

000001f0 <__c.2076>:
     1f0:	0a 0a 23 23 23 23 23 20 45 4d 45 52 47 45 4e 43     ..##### EMERGENC
     200:	59 20 53 48 55 54 44 4f 57 4e 20 23 23 23 23 23     Y SHUTDOWN #####
     210:	0a 00                                               ..

00000212 <__ctors_end>:
     212:	11 24       	eor	r1, r1
     214:	1f be       	out	0x3f, r1	; 63
     216:	cf e5       	ldi	r28, 0x5F	; 95
     218:	d8 e0       	ldi	r29, 0x08	; 8
     21a:	de bf       	out	0x3e, r29	; 62
     21c:	cd bf       	out	0x3d, r28	; 61

0000021e <__do_copy_data>:
     21e:	11 e0       	ldi	r17, 0x01	; 1
     220:	a0 e6       	ldi	r26, 0x60	; 96
     222:	b0 e0       	ldi	r27, 0x00	; 0
     224:	ee ec       	ldi	r30, 0xCE	; 206
     226:	fa e3       	ldi	r31, 0x3A	; 58
     228:	02 c0       	rjmp	.+4      	; 0x22e <.do_copy_data_start>

0000022a <.do_copy_data_loop>:
     22a:	05 90       	lpm	r0, Z+
     22c:	0d 92       	st	X+, r0

0000022e <.do_copy_data_start>:
     22e:	a4 37       	cpi	r26, 0x74	; 116
     230:	b1 07       	cpc	r27, r17
     232:	d9 f7       	brne	.-10     	; 0x22a <.do_copy_data_loop>

00000234 <__do_clear_bss>:
     234:	12 e0       	ldi	r17, 0x02	; 2
     236:	a4 e7       	ldi	r26, 0x74	; 116
     238:	b1 e0       	ldi	r27, 0x01	; 1
     23a:	01 c0       	rjmp	.+2      	; 0x23e <.do_clear_bss_start>

0000023c <.do_clear_bss_loop>:
     23c:	1d 92       	st	X+, r1

0000023e <.do_clear_bss_start>:
     23e:	a2 36       	cpi	r26, 0x62	; 98
     240:	b1 07       	cpc	r27, r17
     242:	e1 f7       	brne	.-8      	; 0x23c <.do_clear_bss_loop>
     244:	0e 94 5b 02 	call	0x4b6	; 0x4b6 <main>
     248:	0c 94 65 1d 	jmp	0x3aca	; 0x3aca <_exit>

0000024c <__bad_interrupt>:
     24c:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000250 <bumperActive>:
    MOVE_TO_DESTINATION,
} state;


void bumperActive(void)
{
     250:	df 93       	push	r29
     252:	cf 93       	push	r28
     254:	cd b7       	in	r28, 0x3d	; 61
     256:	de b7       	in	r29, 0x3e	; 62
    if (bumper_left)
     258:	80 91 98 01 	lds	r24, 0x0198
     25c:	88 23       	and	r24, r24
     25e:	31 f0       	breq	.+12     	; 0x26c <bumperActive+0x1c>
    {
        state = BUMPER_LEFT;
     260:	81 e0       	ldi	r24, 0x01	; 1
     262:	90 e0       	ldi	r25, 0x00	; 0
     264:	90 93 96 01 	sts	0x0196, r25
     268:	80 93 95 01 	sts	0x0195, r24
    }
    if (bumper_right)
     26c:	80 91 f5 01 	lds	r24, 0x01F5
     270:	88 23       	and	r24, r24
     272:	31 f0       	breq	.+12     	; 0x280 <bumperActive+0x30>
    {
        state = BUMPER_RIGHT;
     274:	82 e0       	ldi	r24, 0x02	; 2
     276:	90 e0       	ldi	r25, 0x00	; 0
     278:	90 93 96 01 	sts	0x0196, r25
     27c:	80 93 95 01 	sts	0x0195, r24
    }
}
     280:	cf 91       	pop	r28
     282:	df 91       	pop	r29
     284:	08 95       	ret

00000286 <stateModel>:

void stateModel(void)
{
     286:	df 93       	push	r29
     288:	cf 93       	push	r28
     28a:	00 d0       	rcall	.+0      	; 0x28c <stateModel+0x6>
     28c:	cd b7       	in	r28, 0x3d	; 61
     28e:	de b7       	in	r29, 0x3e	; 62
	switch(state)
     290:	80 91 95 01 	lds	r24, 0x0195
     294:	90 91 96 01 	lds	r25, 0x0196
     298:	9a 83       	std	Y+2, r25	; 0x02
     29a:	89 83       	std	Y+1, r24	; 0x01
     29c:	89 81       	ldd	r24, Y+1	; 0x01
     29e:	9a 81       	ldd	r25, Y+2	; 0x02
     2a0:	81 30       	cpi	r24, 0x01	; 1
     2a2:	91 05       	cpc	r25, r1
     2a4:	09 f4       	brne	.+2      	; 0x2a8 <stateModel+0x22>
     2a6:	43 c0       	rjmp	.+134    	; 0x32e <stateModel+0xa8>
     2a8:	89 81       	ldd	r24, Y+1	; 0x01
     2aa:	9a 81       	ldd	r25, Y+2	; 0x02
     2ac:	81 30       	cpi	r24, 0x01	; 1
     2ae:	91 05       	cpc	r25, r1
     2b0:	60 f0       	brcs	.+24     	; 0x2ca <stateModel+0x44>
     2b2:	89 81       	ldd	r24, Y+1	; 0x01
     2b4:	9a 81       	ldd	r25, Y+2	; 0x02
     2b6:	82 30       	cpi	r24, 0x02	; 2
     2b8:	91 05       	cpc	r25, r1
     2ba:	09 f4       	brne	.+2      	; 0x2be <stateModel+0x38>
     2bc:	98 c0       	rjmp	.+304    	; 0x3ee <stateModel+0x168>
     2be:	89 81       	ldd	r24, Y+1	; 0x01
     2c0:	9a 81       	ldd	r25, Y+2	; 0x02
     2c2:	83 30       	cpi	r24, 0x03	; 3
     2c4:	91 05       	cpc	r25, r1
     2c6:	21 f0       	breq	.+8      	; 0x2d0 <stateModel+0x4a>
     2c8:	f1 c0       	rjmp	.+482    	; 0x4ac <stateModel+0x226>
	{
		case IDLE:
		    stop();
     2ca:	0e 94 23 09 	call	0x1246	; 0x1246 <stop>
     2ce:	ee c0       	rjmp	.+476    	; 0x4ac <stateModel+0x226>
		break;

		case MOVE_TO_DESTINATION:
            move(100, FWD, DIST_MM(destination),true);
     2d0:	80 91 60 00 	lds	r24, 0x0060
     2d4:	90 91 61 00 	lds	r25, 0x0061
     2d8:	aa 27       	eor	r26, r26
     2da:	97 fd       	sbrc	r25, 7
     2dc:	a0 95       	com	r26
     2de:	ba 2f       	mov	r27, r26
     2e0:	bc 01       	movw	r22, r24
     2e2:	cd 01       	movw	r24, r26
     2e4:	0e 94 7f 19 	call	0x32fe	; 0x32fe <__floatsisf>
     2e8:	dc 01       	movw	r26, r24
     2ea:	cb 01       	movw	r24, r22
     2ec:	bc 01       	movw	r22, r24
     2ee:	cd 01       	movw	r24, r26
     2f0:	2f e8       	ldi	r18, 0x8F	; 143
     2f2:	32 ec       	ldi	r19, 0xC2	; 194
     2f4:	45 e7       	ldi	r20, 0x75	; 117
     2f6:	5e e3       	ldi	r21, 0x3E	; 62
     2f8:	0e 94 a3 18 	call	0x3146	; 0x3146 <__divsf3>
     2fc:	dc 01       	movw	r26, r24
     2fe:	cb 01       	movw	r24, r22
     300:	bc 01       	movw	r22, r24
     302:	cd 01       	movw	r24, r26
     304:	0e 94 cd 16 	call	0x2d9a	; 0x2d9a <__fixunssfsi>
     308:	dc 01       	movw	r26, r24
     30a:	cb 01       	movw	r24, r22
     30c:	9c 01       	movw	r18, r24
     30e:	84 e6       	ldi	r24, 0x64	; 100
     310:	60 e0       	ldi	r22, 0x00	; 0
     312:	a9 01       	movw	r20, r18
     314:	21 e0       	ldi	r18, 0x01	; 1
     316:	0e 94 4d 09 	call	0x129a	; 0x129a <move>

            if(isMovementComplete())
     31a:	0e 94 07 09 	call	0x120e	; 0x120e <isMovementComplete>
     31e:	88 23       	and	r24, r24
     320:	09 f4       	brne	.+2      	; 0x324 <stateModel+0x9e>
     322:	c4 c0       	rjmp	.+392    	; 0x4ac <stateModel+0x226>
			{
                state = IDLE;
     324:	10 92 96 01 	sts	0x0196, r1
     328:	10 92 95 01 	sts	0x0195, r1
     32c:	bf c0       	rjmp	.+382    	; 0x4ac <stateModel+0x226>
			}
        break;

		case BUMPER_LEFT:
		    destination = DIST_MM(getLeftDistance());
     32e:	80 91 f3 01 	lds	r24, 0x01F3
     332:	90 91 f4 01 	lds	r25, 0x01F4
     336:	cc 01       	movw	r24, r24
     338:	a0 e0       	ldi	r26, 0x00	; 0
     33a:	b0 e0       	ldi	r27, 0x00	; 0
     33c:	bc 01       	movw	r22, r24
     33e:	cd 01       	movw	r24, r26
     340:	0e 94 31 1a 	call	0x3462	; 0x3462 <__floatunsisf>
     344:	dc 01       	movw	r26, r24
     346:	cb 01       	movw	r24, r22
     348:	bc 01       	movw	r22, r24
     34a:	cd 01       	movw	r24, r26
     34c:	2f e8       	ldi	r18, 0x8F	; 143
     34e:	32 ec       	ldi	r19, 0xC2	; 194
     350:	45 e7       	ldi	r20, 0x75	; 117
     352:	5e e3       	ldi	r21, 0x3E	; 62
     354:	0e 94 a3 18 	call	0x3146	; 0x3146 <__divsf3>
     358:	dc 01       	movw	r26, r24
     35a:	cb 01       	movw	r24, r22
     35c:	bc 01       	movw	r22, r24
     35e:	cd 01       	movw	r24, r26
     360:	0e 94 cd 16 	call	0x2d9a	; 0x2d9a <__fixunssfsi>
     364:	dc 01       	movw	r26, r24
     366:	cb 01       	movw	r24, r22
     368:	90 93 61 00 	sts	0x0061, r25
     36c:	80 93 60 00 	sts	0x0060, r24
            move(150, BWD, DIST_CM(10), true);
     370:	86 e9       	ldi	r24, 0x96	; 150
     372:	61 e0       	ldi	r22, 0x01	; 1
     374:	40 ea       	ldi	r20, 0xA0	; 160
     376:	51 e0       	ldi	r21, 0x01	; 1
     378:	21 e0       	ldi	r18, 0x01	; 1
     37a:	0e 94 4d 09 	call	0x129a	; 0x129a <move>
            rotate(150, RIGHT, 90, true); // um 180° nach links drehen
     37e:	86 e9       	ldi	r24, 0x96	; 150
     380:	63 e0       	ldi	r22, 0x03	; 3
     382:	4a e5       	ldi	r20, 0x5A	; 90
     384:	50 e0       	ldi	r21, 0x00	; 0
     386:	21 e0       	ldi	r18, 0x01	; 1
     388:	0e 94 18 0a 	call	0x1430	; 0x1430 <rotate>
            move(150, FWD, DIST_CM(10), true);
     38c:	86 e9       	ldi	r24, 0x96	; 150
     38e:	60 e0       	ldi	r22, 0x00	; 0
     390:	40 ea       	ldi	r20, 0xA0	; 160
     392:	51 e0       	ldi	r21, 0x01	; 1
     394:	21 e0       	ldi	r18, 0x01	; 1
     396:	0e 94 4d 09 	call	0x129a	; 0x129a <move>
            rotate(150, LEFT, 90, true); // um 180° nach links drehen
     39a:	86 e9       	ldi	r24, 0x96	; 150
     39c:	62 e0       	ldi	r22, 0x02	; 2
     39e:	4a e5       	ldi	r20, 0x5A	; 90
     3a0:	50 e0       	ldi	r21, 0x00	; 0
     3a2:	21 e0       	ldi	r18, 0x01	; 1
     3a4:	0e 94 18 0a 	call	0x1430	; 0x1430 <rotate>
            move(150, FWD, DIST_CM(10), true);
     3a8:	86 e9       	ldi	r24, 0x96	; 150
     3aa:	60 e0       	ldi	r22, 0x00	; 0
     3ac:	40 ea       	ldi	r20, 0xA0	; 160
     3ae:	51 e0       	ldi	r21, 0x01	; 1
     3b0:	21 e0       	ldi	r18, 0x01	; 1
     3b2:	0e 94 4d 09 	call	0x129a	; 0x129a <move>
            rotate(150, LEFT, 90, true); // um 180° nach links drehen
     3b6:	86 e9       	ldi	r24, 0x96	; 150
     3b8:	62 e0       	ldi	r22, 0x02	; 2
     3ba:	4a e5       	ldi	r20, 0x5A	; 90
     3bc:	50 e0       	ldi	r21, 0x00	; 0
     3be:	21 e0       	ldi	r18, 0x01	; 1
     3c0:	0e 94 18 0a 	call	0x1430	; 0x1430 <rotate>
            move(150, FWD, DIST_CM(10), true);
     3c4:	86 e9       	ldi	r24, 0x96	; 150
     3c6:	60 e0       	ldi	r22, 0x00	; 0
     3c8:	40 ea       	ldi	r20, 0xA0	; 160
     3ca:	51 e0       	ldi	r21, 0x01	; 1
     3cc:	21 e0       	ldi	r18, 0x01	; 1
     3ce:	0e 94 4d 09 	call	0x129a	; 0x129a <move>
            rotate(150, RIGHT, 90, true); // um 180° nach links drehen
     3d2:	86 e9       	ldi	r24, 0x96	; 150
     3d4:	63 e0       	ldi	r22, 0x03	; 3
     3d6:	4a e5       	ldi	r20, 0x5A	; 90
     3d8:	50 e0       	ldi	r21, 0x00	; 0
     3da:	21 e0       	ldi	r18, 0x01	; 1
     3dc:	0e 94 18 0a 	call	0x1430	; 0x1430 <rotate>

            state = MOVE_TO_DESTINATION;
     3e0:	83 e0       	ldi	r24, 0x03	; 3
     3e2:	90 e0       	ldi	r25, 0x00	; 0
     3e4:	90 93 96 01 	sts	0x0196, r25
     3e8:	80 93 95 01 	sts	0x0195, r24
     3ec:	5f c0       	rjmp	.+190    	; 0x4ac <stateModel+0x226>
		break;

        case BUMPER_RIGHT:
            destination = DIST_MM(getLeftDistance());
     3ee:	80 91 f3 01 	lds	r24, 0x01F3
     3f2:	90 91 f4 01 	lds	r25, 0x01F4
     3f6:	cc 01       	movw	r24, r24
     3f8:	a0 e0       	ldi	r26, 0x00	; 0
     3fa:	b0 e0       	ldi	r27, 0x00	; 0
     3fc:	bc 01       	movw	r22, r24
     3fe:	cd 01       	movw	r24, r26
     400:	0e 94 31 1a 	call	0x3462	; 0x3462 <__floatunsisf>
     404:	dc 01       	movw	r26, r24
     406:	cb 01       	movw	r24, r22
     408:	bc 01       	movw	r22, r24
     40a:	cd 01       	movw	r24, r26
     40c:	2f e8       	ldi	r18, 0x8F	; 143
     40e:	32 ec       	ldi	r19, 0xC2	; 194
     410:	45 e7       	ldi	r20, 0x75	; 117
     412:	5e e3       	ldi	r21, 0x3E	; 62
     414:	0e 94 a3 18 	call	0x3146	; 0x3146 <__divsf3>
     418:	dc 01       	movw	r26, r24
     41a:	cb 01       	movw	r24, r22
     41c:	bc 01       	movw	r22, r24
     41e:	cd 01       	movw	r24, r26
     420:	0e 94 cd 16 	call	0x2d9a	; 0x2d9a <__fixunssfsi>
     424:	dc 01       	movw	r26, r24
     426:	cb 01       	movw	r24, r22
     428:	90 93 61 00 	sts	0x0061, r25
     42c:	80 93 60 00 	sts	0x0060, r24
            move(150, BWD, DIST_CM(10), true);
     430:	86 e9       	ldi	r24, 0x96	; 150
     432:	61 e0       	ldi	r22, 0x01	; 1
     434:	40 ea       	ldi	r20, 0xA0	; 160
     436:	51 e0       	ldi	r21, 0x01	; 1
     438:	21 e0       	ldi	r18, 0x01	; 1
     43a:	0e 94 4d 09 	call	0x129a	; 0x129a <move>
            rotate(150, LEFT, 90, true); // um 180° nach links drehen
     43e:	86 e9       	ldi	r24, 0x96	; 150
     440:	62 e0       	ldi	r22, 0x02	; 2
     442:	4a e5       	ldi	r20, 0x5A	; 90
     444:	50 e0       	ldi	r21, 0x00	; 0
     446:	21 e0       	ldi	r18, 0x01	; 1
     448:	0e 94 18 0a 	call	0x1430	; 0x1430 <rotate>
            move(150, FWD, DIST_CM(10), true);
     44c:	86 e9       	ldi	r24, 0x96	; 150
     44e:	60 e0       	ldi	r22, 0x00	; 0
     450:	40 ea       	ldi	r20, 0xA0	; 160
     452:	51 e0       	ldi	r21, 0x01	; 1
     454:	21 e0       	ldi	r18, 0x01	; 1
     456:	0e 94 4d 09 	call	0x129a	; 0x129a <move>
            rotate(150, RIGHT, 90, true); // um 180° nach links drehen
     45a:	86 e9       	ldi	r24, 0x96	; 150
     45c:	63 e0       	ldi	r22, 0x03	; 3
     45e:	4a e5       	ldi	r20, 0x5A	; 90
     460:	50 e0       	ldi	r21, 0x00	; 0
     462:	21 e0       	ldi	r18, 0x01	; 1
     464:	0e 94 18 0a 	call	0x1430	; 0x1430 <rotate>
            move(150, FWD, DIST_CM(10), true);
     468:	86 e9       	ldi	r24, 0x96	; 150
     46a:	60 e0       	ldi	r22, 0x00	; 0
     46c:	40 ea       	ldi	r20, 0xA0	; 160
     46e:	51 e0       	ldi	r21, 0x01	; 1
     470:	21 e0       	ldi	r18, 0x01	; 1
     472:	0e 94 4d 09 	call	0x129a	; 0x129a <move>
            rotate(150, RIGHT, 90, true); // um 180° nach links drehen
     476:	86 e9       	ldi	r24, 0x96	; 150
     478:	63 e0       	ldi	r22, 0x03	; 3
     47a:	4a e5       	ldi	r20, 0x5A	; 90
     47c:	50 e0       	ldi	r21, 0x00	; 0
     47e:	21 e0       	ldi	r18, 0x01	; 1
     480:	0e 94 18 0a 	call	0x1430	; 0x1430 <rotate>
            move(150, FWD, DIST_CM(10), true);
     484:	86 e9       	ldi	r24, 0x96	; 150
     486:	60 e0       	ldi	r22, 0x00	; 0
     488:	40 ea       	ldi	r20, 0xA0	; 160
     48a:	51 e0       	ldi	r21, 0x01	; 1
     48c:	21 e0       	ldi	r18, 0x01	; 1
     48e:	0e 94 4d 09 	call	0x129a	; 0x129a <move>
            rotate(150, LEFT, 90, true); // um 180° nach links drehen
     492:	86 e9       	ldi	r24, 0x96	; 150
     494:	62 e0       	ldi	r22, 0x02	; 2
     496:	4a e5       	ldi	r20, 0x5A	; 90
     498:	50 e0       	ldi	r21, 0x00	; 0
     49a:	21 e0       	ldi	r18, 0x01	; 1
     49c:	0e 94 18 0a 	call	0x1430	; 0x1430 <rotate>

            state = MOVE_TO_DESTINATION;
     4a0:	83 e0       	ldi	r24, 0x03	; 3
     4a2:	90 e0       	ldi	r25, 0x00	; 0
     4a4:	90 93 96 01 	sts	0x0196, r25
     4a8:	80 93 95 01 	sts	0x0195, r24

		break;

	}
}
     4ac:	0f 90       	pop	r0
     4ae:	0f 90       	pop	r0
     4b0:	cf 91       	pop	r28
     4b2:	df 91       	pop	r29
     4b4:	08 95       	ret

000004b6 <main>:

int main(void)
{
     4b6:	df 93       	push	r29
     4b8:	cf 93       	push	r28
     4ba:	cd b7       	in	r28, 0x3d	; 61
     4bc:	de b7       	in	r29, 0x3e	; 62
	initRobotBase();
     4be:	0e 94 54 13 	call	0x26a8	; 0x26a8 <initRobotBase>
	mSleep(1000);
     4c2:	88 ee       	ldi	r24, 0xE8	; 232
     4c4:	93 e0       	ldi	r25, 0x03	; 3
     4c6:	0e 94 db 12 	call	0x25b6	; 0x25b6 <mSleep>
	powerON();
     4ca:	0e 94 da 0f 	call	0x1fb4	; 0x1fb4 <powerON>

	//initial value
    state = MOVE_TO_DESTINATION;
     4ce:	83 e0       	ldi	r24, 0x03	; 3
     4d0:	90 e0       	ldi	r25, 0x00	; 0
     4d2:	90 93 96 01 	sts	0x0196, r25
     4d6:	80 93 95 01 	sts	0x0195, r24
    BUMPERS_setStateChangedHandler(bumperActive);
     4da:	88 e2       	ldi	r24, 0x28	; 40
     4dc:	91 e0       	ldi	r25, 0x01	; 1
     4de:	0e 94 9f 03 	call	0x73e	; 0x73e <BUMPERS_setStateChangedHandler>

	while(true)
	{
		stateModel();
     4e2:	0e 94 43 01 	call	0x286	; 0x286 <stateModel>
		task_RP6System();
     4e6:	0e 94 45 13 	call	0x268a	; 0x268a <task_RP6System>
     4ea:	fb cf       	rjmp	.-10     	; 0x4e2 <main+0x2c>

000004ec <enablePowerOnWarning>:
	 * no active LEDs. This is to ensure that you don't forget
	 * to turn of the Robot if your program does not use
	 * any LEDs for a long time! 
	 */
	void enablePowerOnWarning(void) 
	{ 
     4ec:	df 93       	push	r29
     4ee:	cf 93       	push	r28
     4f0:	cd b7       	in	r28, 0x3d	; 61
     4f2:	de b7       	in	r29, 0x3e	; 62
		if(leds_on > 3)
     4f4:	80 91 ac 01 	lds	r24, 0x01AC
     4f8:	84 30       	cpi	r24, 0x04	; 4
     4fa:	10 f0       	brcs	.+4      	; 0x500 <enablePowerOnWarning+0x14>
			leds_on = 0; 
     4fc:	10 92 ac 01 	sts	0x01AC, r1
	}
     500:	cf 91       	pop	r28
     502:	df 91       	pop	r29
     504:	08 95       	ret

00000506 <disablePowerOnWarning>:
	/**
	 * This disables the power on warning. 
	 * also see RP6Config.h for #define POWER_ON_WARNING
	 */
	void disablePowerOnWarning(void) 
	{ 
     506:	df 93       	push	r29
     508:	cf 93       	push	r28
     50a:	cd b7       	in	r28, 0x3d	; 61
     50c:	de b7       	in	r29, 0x3e	; 62
		leds_on = 4; 
     50e:	84 e0       	ldi	r24, 0x04	; 4
     510:	80 93 ac 01 	sts	0x01AC, r24
	}
     514:	cf 91       	pop	r28
     516:	df 91       	pop	r29
     518:	08 95       	ret

0000051a <updateStatusLEDs>:
 *			statusLEDs.LED2=true;
 *			updateStatusLEDs();
 *			// This sets LED2 and does not affect any other LED!
 */
void updateStatusLEDs(void)
{
     51a:	df 93       	push	r29
     51c:	cf 93       	push	r28
     51e:	00 d0       	rcall	.+0      	; 0x520 <updateStatusLEDs+0x6>
     520:	cd b7       	in	r28, 0x3d	; 61
     522:	de b7       	in	r29, 0x3e	; 62
	DDRB &= ~0x83;
     524:	a7 e3       	ldi	r26, 0x37	; 55
     526:	b0 e0       	ldi	r27, 0x00	; 0
     528:	e7 e3       	ldi	r30, 0x37	; 55
     52a:	f0 e0       	ldi	r31, 0x00	; 0
     52c:	80 81       	ld	r24, Z
     52e:	8c 77       	andi	r24, 0x7C	; 124
     530:	8c 93       	st	X, r24
	PORTB &= ~0x83;
     532:	a8 e3       	ldi	r26, 0x38	; 56
     534:	b0 e0       	ldi	r27, 0x00	; 0
     536:	e8 e3       	ldi	r30, 0x38	; 56
     538:	f0 e0       	ldi	r31, 0x00	; 0
     53a:	80 81       	ld	r24, Z
     53c:	8c 77       	andi	r24, 0x7C	; 124
     53e:	8c 93       	st	X, r24
	if(statusLEDs.LED4){ DDRB |= SL4; PORTB |= SL4; }
     540:	80 91 97 01 	lds	r24, 0x0197
     544:	88 70       	andi	r24, 0x08	; 8
     546:	88 23       	and	r24, r24
     548:	71 f0       	breq	.+28     	; 0x566 <updateStatusLEDs+0x4c>
     54a:	a7 e3       	ldi	r26, 0x37	; 55
     54c:	b0 e0       	ldi	r27, 0x00	; 0
     54e:	e7 e3       	ldi	r30, 0x37	; 55
     550:	f0 e0       	ldi	r31, 0x00	; 0
     552:	80 81       	ld	r24, Z
     554:	80 68       	ori	r24, 0x80	; 128
     556:	8c 93       	st	X, r24
     558:	a8 e3       	ldi	r26, 0x38	; 56
     55a:	b0 e0       	ldi	r27, 0x00	; 0
     55c:	e8 e3       	ldi	r30, 0x38	; 56
     55e:	f0 e0       	ldi	r31, 0x00	; 0
     560:	80 81       	ld	r24, Z
     562:	80 68       	ori	r24, 0x80	; 128
     564:	8c 93       	st	X, r24
	if(statusLEDs.LED5){ DDRB |= SL5; PORTB |= SL5; }
     566:	80 91 97 01 	lds	r24, 0x0197
     56a:	80 71       	andi	r24, 0x10	; 16
     56c:	88 23       	and	r24, r24
     56e:	71 f0       	breq	.+28     	; 0x58c <updateStatusLEDs+0x72>
     570:	a7 e3       	ldi	r26, 0x37	; 55
     572:	b0 e0       	ldi	r27, 0x00	; 0
     574:	e7 e3       	ldi	r30, 0x37	; 55
     576:	f0 e0       	ldi	r31, 0x00	; 0
     578:	80 81       	ld	r24, Z
     57a:	82 60       	ori	r24, 0x02	; 2
     57c:	8c 93       	st	X, r24
     57e:	a8 e3       	ldi	r26, 0x38	; 56
     580:	b0 e0       	ldi	r27, 0x00	; 0
     582:	e8 e3       	ldi	r30, 0x38	; 56
     584:	f0 e0       	ldi	r31, 0x00	; 0
     586:	80 81       	ld	r24, Z
     588:	82 60       	ori	r24, 0x02	; 2
     58a:	8c 93       	st	X, r24
	if(statusLEDs.LED6){ DDRB |= SL6; PORTB |= SL6; }
     58c:	80 91 97 01 	lds	r24, 0x0197
     590:	80 72       	andi	r24, 0x20	; 32
     592:	88 23       	and	r24, r24
     594:	71 f0       	breq	.+28     	; 0x5b2 <updateStatusLEDs+0x98>
     596:	a7 e3       	ldi	r26, 0x37	; 55
     598:	b0 e0       	ldi	r27, 0x00	; 0
     59a:	e7 e3       	ldi	r30, 0x37	; 55
     59c:	f0 e0       	ldi	r31, 0x00	; 0
     59e:	80 81       	ld	r24, Z
     5a0:	81 60       	ori	r24, 0x01	; 1
     5a2:	8c 93       	st	X, r24
     5a4:	a8 e3       	ldi	r26, 0x38	; 56
     5a6:	b0 e0       	ldi	r27, 0x00	; 0
     5a8:	e8 e3       	ldi	r30, 0x38	; 56
     5aa:	f0 e0       	ldi	r31, 0x00	; 0
     5ac:	80 81       	ld	r24, Z
     5ae:	81 60       	ori	r24, 0x01	; 1
     5b0:	8c 93       	st	X, r24
	DDRC &= ~0x70;
     5b2:	a4 e3       	ldi	r26, 0x34	; 52
     5b4:	b0 e0       	ldi	r27, 0x00	; 0
     5b6:	e4 e3       	ldi	r30, 0x34	; 52
     5b8:	f0 e0       	ldi	r31, 0x00	; 0
     5ba:	80 81       	ld	r24, Z
     5bc:	8f 78       	andi	r24, 0x8F	; 143
     5be:	8c 93       	st	X, r24
	PORTC &= ~0x70;
     5c0:	a5 e3       	ldi	r26, 0x35	; 53
     5c2:	b0 e0       	ldi	r27, 0x00	; 0
     5c4:	e5 e3       	ldi	r30, 0x35	; 53
     5c6:	f0 e0       	ldi	r31, 0x00	; 0
     5c8:	80 81       	ld	r24, Z
     5ca:	8f 78       	andi	r24, 0x8F	; 143
     5cc:	8c 93       	st	X, r24
	DDRC |= ((statusLEDs.byte << 4) & 0x70);
     5ce:	a4 e3       	ldi	r26, 0x34	; 52
     5d0:	b0 e0       	ldi	r27, 0x00	; 0
     5d2:	e4 e3       	ldi	r30, 0x34	; 52
     5d4:	f0 e0       	ldi	r31, 0x00	; 0
     5d6:	80 81       	ld	r24, Z
     5d8:	28 2f       	mov	r18, r24
     5da:	80 91 97 01 	lds	r24, 0x0197
     5de:	88 2f       	mov	r24, r24
     5e0:	90 e0       	ldi	r25, 0x00	; 0
     5e2:	82 95       	swap	r24
     5e4:	92 95       	swap	r25
     5e6:	90 7f       	andi	r25, 0xF0	; 240
     5e8:	98 27       	eor	r25, r24
     5ea:	80 7f       	andi	r24, 0xF0	; 240
     5ec:	98 27       	eor	r25, r24
     5ee:	80 77       	andi	r24, 0x70	; 112
     5f0:	82 2b       	or	r24, r18
     5f2:	8c 93       	st	X, r24
	PORTC |= ((statusLEDs.byte << 4) & 0x70);
     5f4:	a5 e3       	ldi	r26, 0x35	; 53
     5f6:	b0 e0       	ldi	r27, 0x00	; 0
     5f8:	e5 e3       	ldi	r30, 0x35	; 53
     5fa:	f0 e0       	ldi	r31, 0x00	; 0
     5fc:	80 81       	ld	r24, Z
     5fe:	28 2f       	mov	r18, r24
     600:	80 91 97 01 	lds	r24, 0x0197
     604:	88 2f       	mov	r24, r24
     606:	90 e0       	ldi	r25, 0x00	; 0
     608:	82 95       	swap	r24
     60a:	92 95       	swap	r25
     60c:	90 7f       	andi	r25, 0xF0	; 240
     60e:	98 27       	eor	r25, r24
     610:	80 7f       	andi	r24, 0xF0	; 240
     612:	98 27       	eor	r25, r24
     614:	80 77       	andi	r24, 0x70	; 112
     616:	82 2b       	or	r24, r18
     618:	8c 93       	st	X, r24
	#ifdef POWER_ON_WARNING
		leds_on = (leds_on ? leds_on : (statusLEDs.byte && 1));
     61a:	80 91 ac 01 	lds	r24, 0x01AC
     61e:	88 23       	and	r24, r24
     620:	59 f4       	brne	.+22     	; 0x638 <updateStatusLEDs+0x11e>
     622:	80 91 97 01 	lds	r24, 0x0197
     626:	8a 83       	std	Y+2, r24	; 0x02
     628:	8a 81       	ldd	r24, Y+2	; 0x02
     62a:	88 23       	and	r24, r24
     62c:	11 f0       	breq	.+4      	; 0x632 <updateStatusLEDs+0x118>
     62e:	81 e0       	ldi	r24, 0x01	; 1
     630:	8a 83       	std	Y+2, r24	; 0x02
     632:	8a 81       	ldd	r24, Y+2	; 0x02
     634:	89 83       	std	Y+1, r24	; 0x01
     636:	03 c0       	rjmp	.+6      	; 0x63e <updateStatusLEDs+0x124>
     638:	80 91 ac 01 	lds	r24, 0x01AC
     63c:	89 83       	std	Y+1, r24	; 0x01
     63e:	89 81       	ldd	r24, Y+1	; 0x01
     640:	80 93 ac 01 	sts	0x01AC, r24
	#endif
}
     644:	0f 90       	pop	r0
     646:	0f 90       	pop	r0
     648:	cf 91       	pop	r28
     64a:	df 91       	pop	r29
     64c:	08 95       	ret

0000064e <setLEDs>:
 *			setLEDs(0b101001);
 *			// this clears all LEDs and sets the LEDs STATUS1,
 *			// STATUS6 and STATUS4!
 */
void setLEDs(uint8_t leds)
{
     64e:	df 93       	push	r29
     650:	cf 93       	push	r28
     652:	0f 92       	push	r0
     654:	cd b7       	in	r28, 0x3d	; 61
     656:	de b7       	in	r29, 0x3e	; 62
     658:	89 83       	std	Y+1, r24	; 0x01
	statusLEDs.byte = leds;
     65a:	89 81       	ldd	r24, Y+1	; 0x01
     65c:	80 93 97 01 	sts	0x0197, r24
	updateStatusLEDs();
     660:	0e 94 8d 02 	call	0x51a	; 0x51a <updateStatusLEDs>
}
     664:	0f 90       	pop	r0
     666:	cf 91       	pop	r28
     668:	df 91       	pop	r29
     66a:	08 95       	ret

0000066c <getBumperLeft>:
 *
 *		if(getBumperLeft())
 *			// do something
 */
uint8_t getBumperLeft(void)
{ 
     66c:	df 93       	push	r29
     66e:	cf 93       	push	r28
     670:	0f 92       	push	r0
     672:	cd b7       	in	r28, 0x3d	; 61
     674:	de b7       	in	r29, 0x3e	; 62
	PORTB &= ~SL6;
     676:	a8 e3       	ldi	r26, 0x38	; 56
     678:	b0 e0       	ldi	r27, 0x00	; 0
     67a:	e8 e3       	ldi	r30, 0x38	; 56
     67c:	f0 e0       	ldi	r31, 0x00	; 0
     67e:	80 81       	ld	r24, Z
     680:	8e 7f       	andi	r24, 0xFE	; 254
     682:	8c 93       	st	X, r24
	DDRB &= ~SL6; 
     684:	a7 e3       	ldi	r26, 0x37	; 55
     686:	b0 e0       	ldi	r27, 0x00	; 0
     688:	e7 e3       	ldi	r30, 0x37	; 55
     68a:	f0 e0       	ldi	r31, 0x00	; 0
     68c:	80 81       	ld	r24, Z
     68e:	8e 7f       	andi	r24, 0xFE	; 254
     690:	8c 93       	st	X, r24
	nop();
     692:	00 00       	nop
	uint8_t tmp = PINB & SL6;
     694:	e6 e3       	ldi	r30, 0x36	; 54
     696:	f0 e0       	ldi	r31, 0x00	; 0
     698:	80 81       	ld	r24, Z
     69a:	81 70       	andi	r24, 0x01	; 1
     69c:	89 83       	std	Y+1, r24	; 0x01
	if(statusLEDs.LED6) { 
     69e:	80 91 97 01 	lds	r24, 0x0197
     6a2:	80 72       	andi	r24, 0x20	; 32
     6a4:	88 23       	and	r24, r24
     6a6:	71 f0       	breq	.+28     	; 0x6c4 <getBumperLeft+0x58>
		DDRB |= SL6; 
     6a8:	a7 e3       	ldi	r26, 0x37	; 55
     6aa:	b0 e0       	ldi	r27, 0x00	; 0
     6ac:	e7 e3       	ldi	r30, 0x37	; 55
     6ae:	f0 e0       	ldi	r31, 0x00	; 0
     6b0:	80 81       	ld	r24, Z
     6b2:	81 60       	ori	r24, 0x01	; 1
     6b4:	8c 93       	st	X, r24
		PORTB |= SL6; 
     6b6:	a8 e3       	ldi	r26, 0x38	; 56
     6b8:	b0 e0       	ldi	r27, 0x00	; 0
     6ba:	e8 e3       	ldi	r30, 0x38	; 56
     6bc:	f0 e0       	ldi	r31, 0x00	; 0
     6be:	80 81       	ld	r24, Z
     6c0:	81 60       	ori	r24, 0x01	; 1
     6c2:	8c 93       	st	X, r24
	}
	return tmp;
     6c4:	89 81       	ldd	r24, Y+1	; 0x01
}
     6c6:	0f 90       	pop	r0
     6c8:	cf 91       	pop	r28
     6ca:	df 91       	pop	r29
     6cc:	08 95       	ret

000006ce <getBumperRight>:
 *
 *		if(getBumperRight())
 *			// do something
 */
uint8_t getBumperRight(void)
{
     6ce:	df 93       	push	r29
     6d0:	cf 93       	push	r28
     6d2:	0f 92       	push	r0
     6d4:	cd b7       	in	r28, 0x3d	; 61
     6d6:	de b7       	in	r29, 0x3e	; 62
	PORTC &= ~SL3;
     6d8:	a5 e3       	ldi	r26, 0x35	; 53
     6da:	b0 e0       	ldi	r27, 0x00	; 0
     6dc:	e5 e3       	ldi	r30, 0x35	; 53
     6de:	f0 e0       	ldi	r31, 0x00	; 0
     6e0:	80 81       	ld	r24, Z
     6e2:	8f 7b       	andi	r24, 0xBF	; 191
     6e4:	8c 93       	st	X, r24
	DDRC &= ~SL3; 
     6e6:	a4 e3       	ldi	r26, 0x34	; 52
     6e8:	b0 e0       	ldi	r27, 0x00	; 0
     6ea:	e4 e3       	ldi	r30, 0x34	; 52
     6ec:	f0 e0       	ldi	r31, 0x00	; 0
     6ee:	80 81       	ld	r24, Z
     6f0:	8f 7b       	andi	r24, 0xBF	; 191
     6f2:	8c 93       	st	X, r24
	nop();
     6f4:	00 00       	nop
	uint8_t tmp = PINC & SL3;
     6f6:	e3 e3       	ldi	r30, 0x33	; 51
     6f8:	f0 e0       	ldi	r31, 0x00	; 0
     6fa:	80 81       	ld	r24, Z
     6fc:	80 74       	andi	r24, 0x40	; 64
     6fe:	89 83       	std	Y+1, r24	; 0x01
	if(statusLEDs.LED3) { 
     700:	80 91 97 01 	lds	r24, 0x0197
     704:	84 70       	andi	r24, 0x04	; 4
     706:	88 23       	and	r24, r24
     708:	71 f0       	breq	.+28     	; 0x726 <getBumperRight+0x58>
		DDRC |= SL3; 
     70a:	a4 e3       	ldi	r26, 0x34	; 52
     70c:	b0 e0       	ldi	r27, 0x00	; 0
     70e:	e4 e3       	ldi	r30, 0x34	; 52
     710:	f0 e0       	ldi	r31, 0x00	; 0
     712:	80 81       	ld	r24, Z
     714:	80 64       	ori	r24, 0x40	; 64
     716:	8c 93       	st	X, r24
		PORTC |= SL3; 
     718:	a5 e3       	ldi	r26, 0x35	; 53
     71a:	b0 e0       	ldi	r27, 0x00	; 0
     71c:	e5 e3       	ldi	r30, 0x35	; 53
     71e:	f0 e0       	ldi	r31, 0x00	; 0
     720:	80 81       	ld	r24, Z
     722:	80 64       	ori	r24, 0x40	; 64
     724:	8c 93       	st	X, r24
	}
	return tmp;
     726:	89 81       	ldd	r24, Y+1	; 0x01
}
     728:	0f 90       	pop	r0
     72a:	cf 91       	pop	r28
     72c:	df 91       	pop	r29
     72e:	08 95       	ret

00000730 <BUMPERS_stateChanged_DUMMY>:

// -------------------------------
// Bumpers State changed handler:

void BUMPERS_stateChanged_DUMMY(void){}
     730:	df 93       	push	r29
     732:	cf 93       	push	r28
     734:	cd b7       	in	r28, 0x3d	; 61
     736:	de b7       	in	r29, 0x3e	; 62
     738:	cf 91       	pop	r28
     73a:	df 91       	pop	r29
     73c:	08 95       	ret

0000073e <BUMPERS_setStateChangedHandler>:
/**
 * Use this function to set the Bumpers state change handler. 
 * 
 */
void BUMPERS_setStateChangedHandler(void (*bumperHandler)(void)) 
{
     73e:	df 93       	push	r29
     740:	cf 93       	push	r28
     742:	00 d0       	rcall	.+0      	; 0x744 <BUMPERS_setStateChangedHandler+0x6>
     744:	cd b7       	in	r28, 0x3d	; 61
     746:	de b7       	in	r29, 0x3e	; 62
     748:	9a 83       	std	Y+2, r25	; 0x02
     74a:	89 83       	std	Y+1, r24	; 0x01
	BUMPERS_stateChangedHandler = bumperHandler;
     74c:	89 81       	ldd	r24, Y+1	; 0x01
     74e:	9a 81       	ldd	r25, Y+2	; 0x02
     750:	90 93 63 00 	sts	0x0063, r25
     754:	80 93 62 00 	sts	0x0062, r24
}
     758:	0f 90       	pop	r0
     75a:	0f 90       	pop	r0
     75c:	cf 91       	pop	r28
     75e:	df 91       	pop	r29
     760:	08 95       	ret

00000762 <task_Bumpers>:
 * variables are updated automatically every 50ms and can be used everywhere
 * in your program. It can also call an event handler routine, that you
 * need to register with BUMPERS_setStateChangedHandler before.
 */
void task_Bumpers(void)
{
     762:	df 93       	push	r29
     764:	cf 93       	push	r28
     766:	00 d0       	rcall	.+0      	; 0x768 <task_Bumpers+0x6>
     768:	cd b7       	in	r28, 0x3d	; 61
     76a:	de b7       	in	r29, 0x3e	; 62
	if(bumper_timer > 50) { // 50ms
     76c:	80 91 e4 01 	lds	r24, 0x01E4
     770:	83 33       	cpi	r24, 0x33	; 51
     772:	e8 f0       	brcs	.+58     	; 0x7ae <task_Bumpers+0x4c>
		uint8_t left = getBumperLeft();
     774:	0e 94 36 03 	call	0x66c	; 0x66c <getBumperLeft>
     778:	8a 83       	std	Y+2, r24	; 0x02
		uint8_t right = getBumperRight();
     77a:	0e 94 67 03 	call	0x6ce	; 0x6ce <getBumperRight>
     77e:	89 83       	std	Y+1, r24	; 0x01
		if(bumper_left != left || bumper_right != right) {
     780:	90 91 98 01 	lds	r25, 0x0198
     784:	8a 81       	ldd	r24, Y+2	; 0x02
     786:	98 17       	cp	r25, r24
     788:	29 f4       	brne	.+10     	; 0x794 <task_Bumpers+0x32>
     78a:	90 91 f5 01 	lds	r25, 0x01F5
     78e:	89 81       	ldd	r24, Y+1	; 0x01
     790:	98 17       	cp	r25, r24
     792:	59 f0       	breq	.+22     	; 0x7aa <task_Bumpers+0x48>
			bumper_left = left;
     794:	8a 81       	ldd	r24, Y+2	; 0x02
     796:	80 93 98 01 	sts	0x0198, r24
			bumper_right = right;
     79a:	89 81       	ldd	r24, Y+1	; 0x01
     79c:	80 93 f5 01 	sts	0x01F5, r24
			BUMPERS_stateChangedHandler();
     7a0:	e0 91 62 00 	lds	r30, 0x0062
     7a4:	f0 91 63 00 	lds	r31, 0x0063
     7a8:	09 95       	icall
		}
		bumper_timer = 0;
     7aa:	10 92 e4 01 	sts	0x01E4, r1
	}
}
     7ae:	0f 90       	pop	r0
     7b0:	0f 90       	pop	r0
     7b2:	cf 91       	pop	r28
     7b4:	df 91       	pop	r29
     7b6:	08 95       	ret

000007b8 <readADC>:
 *			if(uBat < 600)
 *				writeString("WARNING: BAT IS LOW!\n");
 *
 */
uint16_t readADC(uint8_t channel)
{
     7b8:	df 93       	push	r29
     7ba:	cf 93       	push	r28
     7bc:	00 d0       	rcall	.+0      	; 0x7be <readADC+0x6>
     7be:	0f 92       	push	r0
     7c0:	cd b7       	in	r28, 0x3d	; 61
     7c2:	de b7       	in	r29, 0x3e	; 62
     7c4:	89 83       	std	Y+1, r24	; 0x01
	if((ADCSRA & (1<<ADSC))) return 0; // check if ADC is buisy...
     7c6:	e6 e2       	ldi	r30, 0x26	; 38
     7c8:	f0 e0       	ldi	r31, 0x00	; 0
     7ca:	80 81       	ld	r24, Z
     7cc:	88 2f       	mov	r24, r24
     7ce:	90 e0       	ldi	r25, 0x00	; 0
     7d0:	80 74       	andi	r24, 0x40	; 64
     7d2:	90 70       	andi	r25, 0x00	; 0
     7d4:	00 97       	sbiw	r24, 0x00	; 0
     7d6:	19 f0       	breq	.+6      	; 0x7de <readADC+0x26>
     7d8:	1b 82       	std	Y+3, r1	; 0x03
     7da:	1a 82       	std	Y+2, r1	; 0x02
     7dc:	1f c0       	rjmp	.+62     	; 0x81c <readADC+0x64>
	ADMUX = (1<<REFS0) | (0<<REFS1) | (channel<<MUX0);
     7de:	e7 e2       	ldi	r30, 0x27	; 39
     7e0:	f0 e0       	ldi	r31, 0x00	; 0
     7e2:	89 81       	ldd	r24, Y+1	; 0x01
     7e4:	80 64       	ori	r24, 0x40	; 64
     7e6:	80 83       	st	Z, r24
	ADCSRA = (0<<ADIE) | (1<<ADSC) | (1<<ADEN) | (1<<ADPS2) | (1<<ADPS1) | (1<<ADIF);
     7e8:	e6 e2       	ldi	r30, 0x26	; 38
     7ea:	f0 e0       	ldi	r31, 0x00	; 0
     7ec:	86 ed       	ldi	r24, 0xD6	; 214
     7ee:	80 83       	st	Z, r24
	while ((ADCSRA & (1<<ADSC))); 
     7f0:	e6 e2       	ldi	r30, 0x26	; 38
     7f2:	f0 e0       	ldi	r31, 0x00	; 0
     7f4:	80 81       	ld	r24, Z
     7f6:	88 2f       	mov	r24, r24
     7f8:	90 e0       	ldi	r25, 0x00	; 0
     7fa:	80 74       	andi	r24, 0x40	; 64
     7fc:	90 70       	andi	r25, 0x00	; 0
     7fe:	00 97       	sbiw	r24, 0x00	; 0
     800:	b9 f7       	brne	.-18     	; 0x7f0 <readADC+0x38>
	ADCSRA |= (1<<ADIF);
     802:	a6 e2       	ldi	r26, 0x26	; 38
     804:	b0 e0       	ldi	r27, 0x00	; 0
     806:	e6 e2       	ldi	r30, 0x26	; 38
     808:	f0 e0       	ldi	r31, 0x00	; 0
     80a:	80 81       	ld	r24, Z
     80c:	80 61       	ori	r24, 0x10	; 16
     80e:	8c 93       	st	X, r24
	return ADC;
     810:	e4 e2       	ldi	r30, 0x24	; 36
     812:	f0 e0       	ldi	r31, 0x00	; 0
     814:	80 81       	ld	r24, Z
     816:	91 81       	ldd	r25, Z+1	; 0x01
     818:	9b 83       	std	Y+3, r25	; 0x03
     81a:	8a 83       	std	Y+2, r24	; 0x02
     81c:	8a 81       	ldd	r24, Y+2	; 0x02
     81e:	9b 81       	ldd	r25, Y+3	; 0x03
}
     820:	0f 90       	pop	r0
     822:	0f 90       	pop	r0
     824:	0f 90       	pop	r0
     826:	cf 91       	pop	r28
     828:	df 91       	pop	r29
     82a:	08 95       	ret

0000082c <startADC>:
 * read value! You need to poll if the conversion is complete somewhere
 * else and then read it from the ADC result register.
 * (s. task_ADC function below)
 */
void startADC(uint8_t channel)
{
     82c:	df 93       	push	r29
     82e:	cf 93       	push	r28
     830:	0f 92       	push	r0
     832:	cd b7       	in	r28, 0x3d	; 61
     834:	de b7       	in	r29, 0x3e	; 62
     836:	89 83       	std	Y+1, r24	; 0x01
	ADMUX = (1<<REFS0) | (0<<REFS1) | (channel<<MUX0);
     838:	e7 e2       	ldi	r30, 0x27	; 39
     83a:	f0 e0       	ldi	r31, 0x00	; 0
     83c:	89 81       	ldd	r24, Y+1	; 0x01
     83e:	80 64       	ori	r24, 0x40	; 64
     840:	80 83       	st	Z, r24
	ADCSRA = (0<<ADIE) | (1<<ADSC) | (1<<ADEN) | (1<<ADPS2) | (1<<ADPS1) | (1<<ADIF);
     842:	e6 e2       	ldi	r30, 0x26	; 38
     844:	f0 e0       	ldi	r31, 0x00	; 0
     846:	86 ed       	ldi	r24, 0xD6	; 214
     848:	80 83       	st	Z, r24
}
     84a:	0f 90       	pop	r0
     84c:	cf 91       	pop	r28
     84e:	df 91       	pop	r29
     850:	08 95       	ret

00000852 <task_ADC>:
 *
 * Instead you can use the seven global variables you see above to
 * get the ADC values!
 */
void task_ADC(void)
{
     852:	df 93       	push	r29
     854:	cf 93       	push	r28
     856:	00 d0       	rcall	.+0      	; 0x858 <task_ADC+0x6>
     858:	cd b7       	in	r28, 0x3d	; 61
     85a:	de b7       	in	r29, 0x3e	; 62
	static uint8_t current_adc_channel = 0;
	if(!(ADCSRA & (1<<ADSC))) {
     85c:	e6 e2       	ldi	r30, 0x26	; 38
     85e:	f0 e0       	ldi	r31, 0x00	; 0
     860:	80 81       	ld	r24, Z
     862:	88 2f       	mov	r24, r24
     864:	90 e0       	ldi	r25, 0x00	; 0
     866:	80 74       	andi	r24, 0x40	; 64
     868:	90 70       	andi	r25, 0x00	; 0
     86a:	00 97       	sbiw	r24, 0x00	; 0
     86c:	09 f0       	breq	.+2      	; 0x870 <__stack+0x11>
     86e:	91 c0       	rjmp	.+290    	; 0x992 <__stack+0x133>
	//	ADCSRA |= (1<<ADIF);
		switch(current_adc_channel) {
     870:	80 91 79 01 	lds	r24, 0x0179
     874:	28 2f       	mov	r18, r24
     876:	30 e0       	ldi	r19, 0x00	; 0
     878:	3a 83       	std	Y+2, r19	; 0x02
     87a:	29 83       	std	Y+1, r18	; 0x01
     87c:	89 81       	ldd	r24, Y+1	; 0x01
     87e:	9a 81       	ldd	r25, Y+2	; 0x02
     880:	83 30       	cpi	r24, 0x03	; 3
     882:	91 05       	cpc	r25, r1
     884:	09 f4       	brne	.+2      	; 0x888 <__stack+0x29>
     886:	4a c0       	rjmp	.+148    	; 0x91c <__stack+0xbd>
     888:	29 81       	ldd	r18, Y+1	; 0x01
     88a:	3a 81       	ldd	r19, Y+2	; 0x02
     88c:	24 30       	cpi	r18, 0x04	; 4
     88e:	31 05       	cpc	r19, r1
     890:	7c f4       	brge	.+30     	; 0x8b0 <__stack+0x51>
     892:	89 81       	ldd	r24, Y+1	; 0x01
     894:	9a 81       	ldd	r25, Y+2	; 0x02
     896:	81 30       	cpi	r24, 0x01	; 1
     898:	91 05       	cpc	r25, r1
     89a:	41 f1       	breq	.+80     	; 0x8ec <__stack+0x8d>
     89c:	29 81       	ldd	r18, Y+1	; 0x01
     89e:	3a 81       	ldd	r19, Y+2	; 0x02
     8a0:	22 30       	cpi	r18, 0x02	; 2
     8a2:	31 05       	cpc	r19, r1
     8a4:	7c f5       	brge	.+94     	; 0x904 <__stack+0xa5>
     8a6:	89 81       	ldd	r24, Y+1	; 0x01
     8a8:	9a 81       	ldd	r25, Y+2	; 0x02
     8aa:	00 97       	sbiw	r24, 0x00	; 0
     8ac:	99 f0       	breq	.+38     	; 0x8d4 <__stack+0x75>
     8ae:	65 c0       	rjmp	.+202    	; 0x97a <__stack+0x11b>
     8b0:	29 81       	ldd	r18, Y+1	; 0x01
     8b2:	3a 81       	ldd	r19, Y+2	; 0x02
     8b4:	25 30       	cpi	r18, 0x05	; 5
     8b6:	31 05       	cpc	r19, r1
     8b8:	09 f4       	brne	.+2      	; 0x8bc <__stack+0x5d>
     8ba:	48 c0       	rjmp	.+144    	; 0x94c <__stack+0xed>
     8bc:	89 81       	ldd	r24, Y+1	; 0x01
     8be:	9a 81       	ldd	r25, Y+2	; 0x02
     8c0:	85 30       	cpi	r24, 0x05	; 5
     8c2:	91 05       	cpc	r25, r1
     8c4:	bc f1       	brlt	.+110    	; 0x934 <__stack+0xd5>
     8c6:	29 81       	ldd	r18, Y+1	; 0x01
     8c8:	3a 81       	ldd	r19, Y+2	; 0x02
     8ca:	26 30       	cpi	r18, 0x06	; 6
     8cc:	31 05       	cpc	r19, r1
     8ce:	09 f4       	brne	.+2      	; 0x8d2 <__stack+0x73>
     8d0:	49 c0       	rjmp	.+146    	; 0x964 <__stack+0x105>
     8d2:	53 c0       	rjmp	.+166    	; 0x97a <__stack+0x11b>
			case 0: adcBat = ADC; startADC(ADC_MCURRENT_L); break;
     8d4:	e4 e2       	ldi	r30, 0x24	; 36
     8d6:	f0 e0       	ldi	r31, 0x00	; 0
     8d8:	80 81       	ld	r24, Z
     8da:	91 81       	ldd	r25, Z+1	; 0x01
     8dc:	90 93 f9 01 	sts	0x01F9, r25
     8e0:	80 93 f8 01 	sts	0x01F8, r24
     8e4:	86 e0       	ldi	r24, 0x06	; 6
     8e6:	0e 94 16 04 	call	0x82c	; 0x82c <startADC>
     8ea:	47 c0       	rjmp	.+142    	; 0x97a <__stack+0x11b>
			case 1: adcMotorCurrentLeft = ADC; startADC(ADC_MCURRENT_R); break;
     8ec:	e4 e2       	ldi	r30, 0x24	; 36
     8ee:	f0 e0       	ldi	r31, 0x00	; 0
     8f0:	80 81       	ld	r24, Z
     8f2:	91 81       	ldd	r25, Z+1	; 0x01
     8f4:	90 93 fe 01 	sts	0x01FE, r25
     8f8:	80 93 fd 01 	sts	0x01FD, r24
     8fc:	85 e0       	ldi	r24, 0x05	; 5
     8fe:	0e 94 16 04 	call	0x82c	; 0x82c <startADC>
     902:	3b c0       	rjmp	.+118    	; 0x97a <__stack+0x11b>
			case 2: adcMotorCurrentRight = ADC; startADC(ADC_LS_L); break;
     904:	e4 e2       	ldi	r30, 0x24	; 36
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	80 81       	ld	r24, Z
     90a:	91 81       	ldd	r25, Z+1	; 0x01
     90c:	90 93 ef 01 	sts	0x01EF, r25
     910:	80 93 ee 01 	sts	0x01EE, r24
     914:	83 e0       	ldi	r24, 0x03	; 3
     916:	0e 94 16 04 	call	0x82c	; 0x82c <startADC>
     91a:	2f c0       	rjmp	.+94     	; 0x97a <__stack+0x11b>
			case 3: adcLSL = ADC; startADC(ADC_LS_R); break;
     91c:	e4 e2       	ldi	r30, 0x24	; 36
     91e:	f0 e0       	ldi	r31, 0x00	; 0
     920:	80 81       	ld	r24, Z
     922:	91 81       	ldd	r25, Z+1	; 0x01
     924:	90 93 b8 01 	sts	0x01B8, r25
     928:	80 93 b7 01 	sts	0x01B7, r24
     92c:	82 e0       	ldi	r24, 0x02	; 2
     92e:	0e 94 16 04 	call	0x82c	; 0x82c <startADC>
     932:	23 c0       	rjmp	.+70     	; 0x97a <__stack+0x11b>
			case 4: adcLSR = ADC; startADC(ADC_ADC0); break;
     934:	e4 e2       	ldi	r30, 0x24	; 36
     936:	f0 e0       	ldi	r31, 0x00	; 0
     938:	80 81       	ld	r24, Z
     93a:	91 81       	ldd	r25, Z+1	; 0x01
     93c:	90 93 de 01 	sts	0x01DE, r25
     940:	80 93 dd 01 	sts	0x01DD, r24
     944:	80 e0       	ldi	r24, 0x00	; 0
     946:	0e 94 16 04 	call	0x82c	; 0x82c <startADC>
     94a:	17 c0       	rjmp	.+46     	; 0x97a <__stack+0x11b>
			case 5: adc0 = ADC; startADC(ADC_ADC1); break;
     94c:	e4 e2       	ldi	r30, 0x24	; 36
     94e:	f0 e0       	ldi	r31, 0x00	; 0
     950:	80 81       	ld	r24, Z
     952:	91 81       	ldd	r25, Z+1	; 0x01
     954:	90 93 ec 01 	sts	0x01EC, r25
     958:	80 93 eb 01 	sts	0x01EB, r24
     95c:	81 e0       	ldi	r24, 0x01	; 1
     95e:	0e 94 16 04 	call	0x82c	; 0x82c <startADC>
     962:	0b c0       	rjmp	.+22     	; 0x97a <__stack+0x11b>
			case 6: adc1 = ADC; startADC(ADC_BAT); break;
     964:	e4 e2       	ldi	r30, 0x24	; 36
     966:	f0 e0       	ldi	r31, 0x00	; 0
     968:	80 81       	ld	r24, Z
     96a:	91 81       	ldd	r25, Z+1	; 0x01
     96c:	90 93 b6 01 	sts	0x01B6, r25
     970:	80 93 b5 01 	sts	0x01B5, r24
     974:	87 e0       	ldi	r24, 0x07	; 7
     976:	0e 94 16 04 	call	0x82c	; 0x82c <startADC>
		}
		if(current_adc_channel == 6)
     97a:	80 91 79 01 	lds	r24, 0x0179
     97e:	86 30       	cpi	r24, 0x06	; 6
     980:	19 f4       	brne	.+6      	; 0x988 <__stack+0x129>
			current_adc_channel = 0;
     982:	10 92 79 01 	sts	0x0179, r1
     986:	05 c0       	rjmp	.+10     	; 0x992 <__stack+0x133>
		else
			current_adc_channel++;
     988:	80 91 79 01 	lds	r24, 0x0179
     98c:	8f 5f       	subi	r24, 0xFF	; 255
     98e:	80 93 79 01 	sts	0x0179, r24
	}
}
     992:	0f 90       	pop	r0
     994:	0f 90       	pop	r0
     996:	cf 91       	pop	r28
     998:	df 91       	pop	r29
     99a:	08 95       	ret

0000099c <__vector_1>:
 * External Interrupt 0 ISR
 * (ENCL)
 *
 */
ISR (INT0_vect)
{
     99c:	1f 92       	push	r1
     99e:	0f 92       	push	r0
     9a0:	0f b6       	in	r0, 0x3f	; 63
     9a2:	0f 92       	push	r0
     9a4:	11 24       	eor	r1, r1
     9a6:	8f 93       	push	r24
     9a8:	9f 93       	push	r25
     9aa:	df 93       	push	r29
     9ac:	cf 93       	push	r28
     9ae:	cd b7       	in	r28, 0x3d	; 61
     9b0:	de b7       	in	r29, 0x3e	; 62
	mleft_dist++;
     9b2:	80 91 f3 01 	lds	r24, 0x01F3
     9b6:	90 91 f4 01 	lds	r25, 0x01F4
     9ba:	01 96       	adiw	r24, 0x01	; 1
     9bc:	90 93 f4 01 	sts	0x01F4, r25
     9c0:	80 93 f3 01 	sts	0x01F3, r24
	mleft_counter++;	
     9c4:	80 91 e9 01 	lds	r24, 0x01E9
     9c8:	90 91 ea 01 	lds	r25, 0x01EA
     9cc:	01 96       	adiw	r24, 0x01	; 1
     9ce:	90 93 ea 01 	sts	0x01EA, r25
     9d2:	80 93 e9 01 	sts	0x01E9, r24
		else {
			cycle_h_l = cycle_h_l_tmp;
			cycle_h_l_tmp = 0;
		}
	#endif
}
     9d6:	cf 91       	pop	r28
     9d8:	df 91       	pop	r29
     9da:	9f 91       	pop	r25
     9dc:	8f 91       	pop	r24
     9de:	0f 90       	pop	r0
     9e0:	0f be       	out	0x3f, r0	; 63
     9e2:	0f 90       	pop	r0
     9e4:	1f 90       	pop	r1
     9e6:	18 95       	reti

000009e8 <__vector_2>:
 * External Interrupt 1 ISR
 * (ENCR)
 *
 */
ISR (INT1_vect)
{
     9e8:	1f 92       	push	r1
     9ea:	0f 92       	push	r0
     9ec:	0f b6       	in	r0, 0x3f	; 63
     9ee:	0f 92       	push	r0
     9f0:	11 24       	eor	r1, r1
     9f2:	8f 93       	push	r24
     9f4:	9f 93       	push	r25
     9f6:	df 93       	push	r29
     9f8:	cf 93       	push	r28
     9fa:	cd b7       	in	r28, 0x3d	; 61
     9fc:	de b7       	in	r29, 0x3e	; 62
	mright_dist++;
     9fe:	80 91 e5 01 	lds	r24, 0x01E5
     a02:	90 91 e6 01 	lds	r25, 0x01E6
     a06:	01 96       	adiw	r24, 0x01	; 1
     a08:	90 93 e6 01 	sts	0x01E6, r25
     a0c:	80 93 e5 01 	sts	0x01E5, r24
	mright_counter++;
     a10:	80 91 bf 01 	lds	r24, 0x01BF
     a14:	90 91 c0 01 	lds	r25, 0x01C0
     a18:	01 96       	adiw	r24, 0x01	; 1
     a1a:	90 93 c0 01 	sts	0x01C0, r25
     a1e:	80 93 bf 01 	sts	0x01BF, r24
			cycle_h_r += cycle_h_r_tmp;
			cycle_h_r >>=1;
			cycle_h_r_tmp = 0;
		}
	#endif
}
     a22:	cf 91       	pop	r28
     a24:	df 91       	pop	r29
     a26:	9f 91       	pop	r25
     a28:	8f 91       	pop	r24
     a2a:	0f 90       	pop	r0
     a2c:	0f be       	out	0x3f, r0	; 63
     a2e:	0f 90       	pop	r0
     a30:	1f 90       	pop	r1
     a32:	18 95       	reti

00000a34 <MOTIONCONTROL_stateChanged_DUMMY>:


// -------------------------------
// MotionControl state changed handler:

void MOTIONCONTROL_stateChanged_DUMMY(void){}
     a34:	df 93       	push	r29
     a36:	cf 93       	push	r28
     a38:	cd b7       	in	r28, 0x3d	; 61
     a3a:	de b7       	in	r29, 0x3e	; 62
     a3c:	cf 91       	pop	r28
     a3e:	df 91       	pop	r29
     a40:	08 95       	ret

00000a42 <MOTIONCONTROL_setStateChangedHandler>:
/**
 * Use this function to set the Motion Control state change handler. 
 * 
 */
void MOTIONCONTROL_setStateChangedHandler(void (*motionControlHandler)(void)) 
{
     a42:	df 93       	push	r29
     a44:	cf 93       	push	r28
     a46:	00 d0       	rcall	.+0      	; 0xa48 <MOTIONCONTROL_setStateChangedHandler+0x6>
     a48:	cd b7       	in	r28, 0x3d	; 61
     a4a:	de b7       	in	r29, 0x3e	; 62
     a4c:	9a 83       	std	Y+2, r25	; 0x02
     a4e:	89 83       	std	Y+1, r24	; 0x01
	MOTIONCONTROL_stateChangedHandler = motionControlHandler;
     a50:	89 81       	ldd	r24, Y+1	; 0x01
     a52:	9a 81       	ldd	r25, Y+2	; 0x02
     a54:	90 93 65 00 	sts	0x0065, r25
     a58:	80 93 64 00 	sts	0x0064, r24
}
     a5c:	0f 90       	pop	r0
     a5e:	0f 90       	pop	r0
     a60:	cf 91       	pop	r28
     a62:	df 91       	pop	r29
     a64:	08 95       	ret

00000a66 <emergencyShutdown>:
 * called from task_motionControl (s. below) and outputs an error message and then stops
 * all operations to save the robot from damages that may occur if it continues
 * to drive around. 
 */
void emergencyShutdown(uint8_t why)
{
     a66:	df 93       	push	r29
     a68:	cf 93       	push	r28
     a6a:	00 d0       	rcall	.+0      	; 0xa6c <emergencyShutdown+0x6>
     a6c:	cd b7       	in	r28, 0x3d	; 61
     a6e:	de b7       	in	r29, 0x3e	; 62
     a70:	8a 83       	std	Y+2, r24	; 0x02
	cli();
     a72:	f8 94       	cli
	IRCOMM_OFF();
     a74:	a2 e3       	ldi	r26, 0x32	; 50
     a76:	b0 e0       	ldi	r27, 0x00	; 0
     a78:	e2 e3       	ldi	r30, 0x32	; 50
     a7a:	f0 e0       	ldi	r31, 0x00	; 0
     a7c:	80 81       	ld	r24, Z
     a7e:	8f 77       	andi	r24, 0x7F	; 127
     a80:	8c 93       	st	X, r24
	setACSPwrOff();
     a82:	0e 94 40 0f 	call	0x1e80	; 0x1e80 <setACSPwrOff>
	mleft_power = 0;
     a86:	10 92 ae 01 	sts	0x01AE, r1
     a8a:	10 92 ad 01 	sts	0x01AD, r1
	mright_power = 0;
     a8e:	10 92 be 01 	sts	0x01BE, r1
     a92:	10 92 bd 01 	sts	0x01BD, r1
	left_i = 0;
     a96:	10 92 a8 01 	sts	0x01A8, r1
     a9a:	10 92 a7 01 	sts	0x01A7, r1
	right_i = 0;
     a9e:	10 92 e3 01 	sts	0x01E3, r1
     aa2:	10 92 e2 01 	sts	0x01E2, r1
	mleft_ptmp = 0;
     aa6:	10 92 fc 01 	sts	0x01FC, r1
	mright_ptmp = 0;
     aaa:	10 92 da 01 	sts	0x01DA, r1
	OCR1AL = 0;
     aae:	ea e4       	ldi	r30, 0x4A	; 74
     ab0:	f0 e0       	ldi	r31, 0x00	; 0
     ab2:	10 82       	st	Z, r1
	OCR1BL = 0;
     ab4:	e8 e4       	ldi	r30, 0x48	; 72
     ab6:	f0 e0       	ldi	r31, 0x00	; 0
     ab8:	10 82       	st	Z, r1
	TCCR1A = 0;
     aba:	ef e4       	ldi	r30, 0x4F	; 79
     abc:	f0 e0       	ldi	r31, 0x00	; 0
     abe:	10 82       	st	Z, r1
	powerOFF();
     ac0:	0e 94 ef 0f 	call	0x1fde	; 0x1fde <powerOFF>
#ifdef ENABLE_OC_ERROR_MESSAGE
	writeString_P("\n\n##### EMERGENCY SHUTDOWN #####\n");
     ac4:	80 ef       	ldi	r24, 0xF0	; 240
     ac6:	91 e0       	ldi	r25, 0x01	; 1
     ac8:	0e 94 22 15 	call	0x2a44	; 0x2a44 <writeNStringP>
	writeString_P("##### ALL OPERATIONS STOPPED TO PREVENT ANY DAMAGE! #####\n");
     acc:	85 eb       	ldi	r24, 0xB5	; 181
     ace:	91 e0       	ldi	r25, 0x01	; 1
     ad0:	0e 94 22 15 	call	0x2a44	; 0x2a44 <writeNStringP>
	if(why == ENCODER_MALFUNCTION_LEFT || why == ENCODER_MALFUNCTION_RIGHT) {
     ad4:	8a 81       	ldd	r24, Y+2	; 0x02
     ad6:	81 30       	cpi	r24, 0x01	; 1
     ad8:	19 f0       	breq	.+6      	; 0xae0 <emergencyShutdown+0x7a>
     ada:	8a 81       	ldd	r24, Y+2	; 0x02
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	e9 f4       	brne	.+58     	; 0xb1a <emergencyShutdown+0xb4>
		
		writeString_P("\n### ENCODER (OR MOTOR) MALFUNCTION! ###\n");
     ae0:	8b e8       	ldi	r24, 0x8B	; 139
     ae2:	91 e0       	ldi	r25, 0x01	; 1
     ae4:	0e 94 22 15 	call	0x2a44	; 0x2a44 <writeNStringP>
		writeString_P("Affected channel:"); 	
     ae8:	89 e7       	ldi	r24, 0x79	; 121
     aea:	91 e0       	ldi	r25, 0x01	; 1
     aec:	0e 94 22 15 	call	0x2a44	; 0x2a44 <writeNStringP>
		if(why == ENCODER_MALFUNCTION_LEFT)
     af0:	8a 81       	ldd	r24, Y+2	; 0x02
     af2:	81 30       	cpi	r24, 0x01	; 1
     af4:	29 f4       	brne	.+10     	; 0xb00 <emergencyShutdown+0x9a>
			writeString_P("LEFT");
     af6:	84 e7       	ldi	r24, 0x74	; 116
     af8:	91 e0       	ldi	r25, 0x01	; 1
     afa:	0e 94 22 15 	call	0x2a44	; 0x2a44 <writeNStringP>
     afe:	04 c0       	rjmp	.+8      	; 0xb08 <emergencyShutdown+0xa2>
		else
			writeString_P("RIGHT");
     b00:	8e e6       	ldi	r24, 0x6E	; 110
     b02:	91 e0       	ldi	r25, 0x01	; 1
     b04:	0e 94 22 15 	call	0x2a44	; 0x2a44 <writeNStringP>
		writeString_P("!\n\n(s. task_motorControl() function in RP6Lib!)\n");
     b08:	8d e3       	ldi	r24, 0x3D	; 61
     b0a:	91 e0       	ldi	r25, 0x01	; 1
     b0c:	0e 94 22 15 	call	0x2a44	; 0x2a44 <writeNStringP>
		writeString_P("You need to check Encoder/Motor assembly (or your software).\n\n");
     b10:	8e ef       	ldi	r24, 0xFE	; 254
     b12:	90 e0       	ldi	r25, 0x00	; 0
     b14:	0e 94 22 15 	call	0x2a44	; 0x2a44 <writeNStringP>
     b18:	0f c0       	rjmp	.+30     	; 0xb38 <emergencyShutdown+0xd2>
	}
	else if(why == OVERCURRENT)
     b1a:	8a 81       	ldd	r24, Y+2	; 0x02
     b1c:	83 30       	cpi	r24, 0x03	; 3
     b1e:	61 f4       	brne	.+24     	; 0xb38 <emergencyShutdown+0xd2>
	{
		writeString_P("\n\n### MOTOR OVERCURRENT ###\n");
     b20:	81 ee       	ldi	r24, 0xE1	; 225
     b22:	90 e0       	ldi	r25, 0x00	; 0
     b24:	0e 94 22 15 	call	0x2a44	; 0x2a44 <writeNStringP>
		writeString_P("\n\n(s. task_motorControl() function in RP6Lib!)\n");
     b28:	81 eb       	ldi	r24, 0xB1	; 177
     b2a:	90 e0       	ldi	r25, 0x00	; 0
     b2c:	0e 94 22 15 	call	0x2a44	; 0x2a44 <writeNStringP>
		writeString_P("You need to check Motor assembly (or your software).\n\n");
     b30:	8a e7       	ldi	r24, 0x7A	; 122
     b32:	90 e0       	ldi	r25, 0x00	; 0
     b34:	0e 94 22 15 	call	0x2a44	; 0x2a44 <writeNStringP>
	}
	writeString_P("The Robot needs to be resetted now.\n\n");
     b38:	84 e5       	ldi	r24, 0x54	; 84
     b3a:	90 e0       	ldi	r25, 0x00	; 0
     b3c:	0e 94 22 15 	call	0x2a44	; 0x2a44 <writeNStringP>
#endif
	while(true) // Rest In Peace
	{
		setLEDs(0b110110);
     b40:	86 e3       	ldi	r24, 0x36	; 54
     b42:	0e 94 27 03 	call	0x64e	; 0x64e <setLEDs>
		uint8_t dly;
		for(dly = 10; dly; dly--)
     b46:	8a e0       	ldi	r24, 0x0A	; 10
     b48:	89 83       	std	Y+1, r24	; 0x01
     b4a:	07 c0       	rjmp	.+14     	; 0xb5a <emergencyShutdown+0xf4>
			delayCycles(32768);
     b4c:	80 e0       	ldi	r24, 0x00	; 0
     b4e:	90 e8       	ldi	r25, 0x80	; 128
     b50:	0e 94 fc 12 	call	0x25f8	; 0x25f8 <delayCycles>
#endif
	while(true) // Rest In Peace
	{
		setLEDs(0b110110);
		uint8_t dly;
		for(dly = 10; dly; dly--)
     b54:	89 81       	ldd	r24, Y+1	; 0x01
     b56:	81 50       	subi	r24, 0x01	; 1
     b58:	89 83       	std	Y+1, r24	; 0x01
     b5a:	89 81       	ldd	r24, Y+1	; 0x01
     b5c:	88 23       	and	r24, r24
     b5e:	b1 f7       	brne	.-20     	; 0xb4c <emergencyShutdown+0xe6>
			delayCycles(32768);
		setLEDs(0b000000);
     b60:	80 e0       	ldi	r24, 0x00	; 0
     b62:	0e 94 27 03 	call	0x64e	; 0x64e <setLEDs>
		for(dly = 10; dly; dly--)
     b66:	8a e0       	ldi	r24, 0x0A	; 10
     b68:	89 83       	std	Y+1, r24	; 0x01
     b6a:	07 c0       	rjmp	.+14     	; 0xb7a <emergencyShutdown+0x114>
			delayCycles(65535);
     b6c:	8f ef       	ldi	r24, 0xFF	; 255
     b6e:	9f ef       	ldi	r25, 0xFF	; 255
     b70:	0e 94 fc 12 	call	0x25f8	; 0x25f8 <delayCycles>
		setLEDs(0b110110);
		uint8_t dly;
		for(dly = 10; dly; dly--)
			delayCycles(32768);
		setLEDs(0b000000);
		for(dly = 10; dly; dly--)
     b74:	89 81       	ldd	r24, Y+1	; 0x01
     b76:	81 50       	subi	r24, 0x01	; 1
     b78:	89 83       	std	Y+1, r24	; 0x01
     b7a:	89 81       	ldd	r24, Y+1	; 0x01
     b7c:	88 23       	and	r24, r24
     b7e:	b1 f7       	brne	.-20     	; 0xb6c <emergencyShutdown+0x106>
     b80:	df cf       	rjmp	.-66     	; 0xb40 <emergencyShutdown+0xda>

00000b82 <task_motionControl>:
 *
 * You need to consider this Soft-PWM when changing/tuning this function!
 *
 */
void task_motionControl(void)
{
     b82:	df 93       	push	r29
     b84:	cf 93       	push	r28
     b86:	cd b7       	in	r28, 0x3d	; 61
     b88:	de b7       	in	r29, 0x3e	; 62
     b8a:	28 97       	sbiw	r28, 0x08	; 8
     b8c:	0f b6       	in	r0, 0x3f	; 63
     b8e:	f8 94       	cli
     b90:	de bf       	out	0x3e, r29	; 62
     b92:	0f be       	out	0x3f, r0	; 63
     b94:	cd bf       	out	0x3d, r28	; 61
	// Automatic motor overcurrent shutdown:
	if(overcurrent_timer >= 50) { // every 5ms
     b96:	80 91 d9 01 	lds	r24, 0x01D9
     b9a:	82 33       	cpi	r24, 0x32	; 50
     b9c:	08 f4       	brcc	.+2      	; 0xba0 <task_motionControl+0x1e>
     b9e:	7e c0       	rjmp	.+252    	; 0xc9c <task_motionControl+0x11a>
		overcurrent_timer = 0;
     ba0:	10 92 d9 01 	sts	0x01D9, r1
		if(!overcurrent_timeout) {
     ba4:	80 91 d6 01 	lds	r24, 0x01D6
     ba8:	88 23       	and	r24, r24
     baa:	09 f0       	breq	.+2      	; 0xbae <task_motionControl+0x2c>
     bac:	43 c0       	rjmp	.+134    	; 0xc34 <task_motionControl+0xb2>
			if((adcMotorCurrentLeft > 770) || (adcMotorCurrentRight > 770)) {
     bae:	80 91 fd 01 	lds	r24, 0x01FD
     bb2:	90 91 fe 01 	lds	r25, 0x01FE
     bb6:	23 e0       	ldi	r18, 0x03	; 3
     bb8:	83 30       	cpi	r24, 0x03	; 3
     bba:	92 07       	cpc	r25, r18
     bbc:	40 f4       	brcc	.+16     	; 0xbce <task_motionControl+0x4c>
     bbe:	80 91 ee 01 	lds	r24, 0x01EE
     bc2:	90 91 ef 01 	lds	r25, 0x01EF
     bc6:	43 e0       	ldi	r20, 0x03	; 3
     bc8:	83 30       	cpi	r24, 0x03	; 3
     bca:	94 07       	cpc	r25, r20
     bcc:	f0 f0       	brcs	.+60     	; 0xc0a <task_motionControl+0x88>
				overcurrent_errors++;
     bce:	80 91 d8 01 	lds	r24, 0x01D8
     bd2:	8f 5f       	subi	r24, 0xFF	; 255
     bd4:	80 93 d8 01 	sts	0x01D8, r24
				overcurrent_timeout = 10; 
     bd8:	8a e0       	ldi	r24, 0x0A	; 10
     bda:	80 93 d6 01 	sts	0x01D6, r24
				mleft_power = 0;
     bde:	10 92 ae 01 	sts	0x01AE, r1
     be2:	10 92 ad 01 	sts	0x01AD, r1
				mright_power = 0;				
     be6:	10 92 be 01 	sts	0x01BE, r1
     bea:	10 92 bd 01 	sts	0x01BD, r1
				left_i = 0;
     bee:	10 92 a8 01 	sts	0x01A8, r1
     bf2:	10 92 a7 01 	sts	0x01A7, r1
				right_i = 0;
     bf6:	10 92 e3 01 	sts	0x01E3, r1
     bfa:	10 92 e2 01 	sts	0x01E2, r1
				motion_status.overcurrent = true;
     bfe:	80 91 94 01 	lds	r24, 0x0194
     c02:	84 60       	ori	r24, 0x04	; 4
     c04:	80 93 94 01 	sts	0x0194, r24
     c08:	59 c2       	rjmp	.+1202   	; 0x10bc <task_motionControl+0x53a>
				return;
			}
			else
				motion_status.overcurrent = false;
     c0a:	80 91 94 01 	lds	r24, 0x0194
     c0e:	8b 7f       	andi	r24, 0xFB	; 251
     c10:	80 93 94 01 	sts	0x0194, r24
			
			// Emergency shutdown if there are too many (default: 3) overcurrent
			// events within ~20 seconds (100 * 200ms).
			if(overcurrent_error_clear > 100) {
     c14:	80 91 a3 01 	lds	r24, 0x01A3
     c18:	85 36       	cpi	r24, 0x65	; 101
     c1a:	28 f0       	brcs	.+10     	; 0xc26 <task_motionControl+0xa4>
				overcurrent_errors = 0;
     c1c:	10 92 d8 01 	sts	0x01D8, r1
				overcurrent_error_clear = 0;
     c20:	10 92 a3 01 	sts	0x01A3, r1
     c24:	07 c0       	rjmp	.+14     	; 0xc34 <task_motionControl+0xb2>
			}
			else if(overcurrent_errors > 2)
     c26:	80 91 d8 01 	lds	r24, 0x01D8
     c2a:	83 30       	cpi	r24, 0x03	; 3
     c2c:	18 f0       	brcs	.+6      	; 0xc34 <task_motionControl+0xb2>
				emergencyShutdown(OVERCURRENT);
     c2e:	83 e0       	ldi	r24, 0x03	; 3
     c30:	0e 94 33 05 	call	0xa66	; 0xa66 <emergencyShutdown>
		}
		
		// Detect if one of the encoders or motors does not work properly and stop 
		// all operations immediately if this is the case! 
		if((adcMotorCurrentLeft < 150) && (mleft_speed == 0) 
     c34:	80 91 fd 01 	lds	r24, 0x01FD
     c38:	90 91 fe 01 	lds	r25, 0x01FE
     c3c:	86 39       	cpi	r24, 0x96	; 150
     c3e:	91 05       	cpc	r25, r1
     c40:	98 f4       	brcc	.+38     	; 0xc68 <task_motionControl+0xe6>
     c42:	80 91 af 01 	lds	r24, 0x01AF
     c46:	90 91 b0 01 	lds	r25, 0x01B0
     c4a:	00 97       	sbiw	r24, 0x00	; 0
     c4c:	69 f4       	brne	.+26     	; 0xc68 <task_motionControl+0xe6>
     c4e:	80 91 9d 01 	lds	r24, 0x019D
     c52:	90 91 9e 01 	lds	r25, 0x019E
     c56:	00 97       	sbiw	r24, 0x00	; 0
     c58:	39 f0       	breq	.+14     	; 0xc68 <task_motionControl+0xe6>
     c5a:	80 91 fc 01 	lds	r24, 0x01FC
     c5e:	87 39       	cpi	r24, 0x97	; 151
     c60:	18 f0       	brcs	.+6      	; 0xc68 <task_motionControl+0xe6>
		  && (mleft_des_speed != 0) &&  (mleft_ptmp > 150))
			emergencyShutdown(ENCODER_MALFUNCTION_LEFT);
     c62:	81 e0       	ldi	r24, 0x01	; 1
     c64:	0e 94 33 05 	call	0xa66	; 0xa66 <emergencyShutdown>
		if((adcMotorCurrentRight < 150) && (mright_speed == 0) 
     c68:	80 91 ee 01 	lds	r24, 0x01EE
     c6c:	90 91 ef 01 	lds	r25, 0x01EF
     c70:	86 39       	cpi	r24, 0x96	; 150
     c72:	91 05       	cpc	r25, r1
     c74:	98 f4       	brcc	.+38     	; 0xc9c <task_motionControl+0x11a>
     c76:	80 91 f1 01 	lds	r24, 0x01F1
     c7a:	90 91 f2 01 	lds	r25, 0x01F2
     c7e:	00 97       	sbiw	r24, 0x00	; 0
     c80:	69 f4       	brne	.+26     	; 0xc9c <task_motionControl+0x11a>
     c82:	80 91 9b 01 	lds	r24, 0x019B
     c86:	90 91 9c 01 	lds	r25, 0x019C
     c8a:	00 97       	sbiw	r24, 0x00	; 0
     c8c:	39 f0       	breq	.+14     	; 0xc9c <task_motionControl+0x11a>
     c8e:	80 91 da 01 	lds	r24, 0x01DA
     c92:	87 39       	cpi	r24, 0x97	; 151
     c94:	18 f0       	brcs	.+6      	; 0xc9c <task_motionControl+0x11a>
		  && (mright_des_speed != 0) && (mright_ptmp > 150))
			emergencyShutdown(ENCODER_MALFUNCTION_RIGHT);
     c96:	82 e0       	ldi	r24, 0x02	; 2
     c98:	0e 94 33 05 	call	0xa66	; 0xa66 <emergencyShutdown>
	}
	
	// Motor Control
	if(motor_control) { // Everytime after the speed has been measured. (default: 200ms)
     c9c:	80 91 ab 01 	lds	r24, 0x01AB
     ca0:	88 23       	and	r24, r24
     ca2:	09 f4       	brne	.+2      	; 0xca6 <task_motionControl+0x124>
     ca4:	fc c1       	rjmp	.+1016   	; 0x109e <task_motionControl+0x51c>
		if(!overcurrent_timeout) { // No overcurrent timeout? (default is to wait 2 seconds before new try)
     ca6:	80 91 d6 01 	lds	r24, 0x01D6
     caa:	88 23       	and	r24, r24
     cac:	09 f0       	breq	.+2      	; 0xcb0 <task_motionControl+0x12e>
     cae:	f0 c1       	rjmp	.+992    	; 0x1090 <task_motionControl+0x50e>
			if(overcurrent_errors) // Overcurrent errors?
     cb0:	80 91 d8 01 	lds	r24, 0x01D8
     cb4:	88 23       	and	r24, r24
     cb6:	31 f0       	breq	.+12     	; 0xcc4 <task_motionControl+0x142>
				overcurrent_error_clear++; // Yes, Timeout to clear all error events.
     cb8:	80 91 a3 01 	lds	r24, 0x01A3
     cbc:	8f 5f       	subi	r24, 0xFF	; 255
     cbe:	80 93 a3 01 	sts	0x01A3, r24
     cc2:	02 c0       	rjmp	.+4      	; 0xcc8 <task_motionControl+0x146>
			else
				overcurrent_error_clear=0; // No, we set the timeout to zero.
     cc4:	10 92 a3 01 	sts	0x01A3, r1
				
			// Move Distance left:
			if(motion_status.move_R) {
     cc8:	80 91 94 01 	lds	r24, 0x0194
     ccc:	82 70       	andi	r24, 0x02	; 2
     cce:	88 23       	and	r24, r24
     cd0:	09 f4       	brne	.+2      	; 0xcd4 <task_motionControl+0x152>
     cd2:	3f c0       	rjmp	.+126    	; 0xd52 <task_motionControl+0x1d0>
				if(mleft_dist >= preStop_R) { // Stop a bit before the desired distance for ..
     cd4:	20 91 f3 01 	lds	r18, 0x01F3
     cd8:	30 91 f4 01 	lds	r19, 0x01F4
     cdc:	80 91 99 01 	lds	r24, 0x0199
     ce0:	90 91 9a 01 	lds	r25, 0x019A
     ce4:	28 17       	cp	r18, r24
     ce6:	39 07       	cpc	r19, r25
     ce8:	90 f0       	brcs	.+36     	; 0xd0e <task_motionControl+0x18c>
					mleft_des_speed = 0;      // ... better accurancy.
     cea:	10 92 9e 01 	sts	0x019E, r1
     cee:	10 92 9d 01 	sts	0x019D, r1
					left_i = 0;
     cf2:	10 92 a8 01 	sts	0x01A8, r1
     cf6:	10 92 a7 01 	sts	0x01A7, r1
					mleft_power = 0;		
     cfa:	10 92 ae 01 	sts	0x01AE, r1
     cfe:	10 92 ad 01 	sts	0x01AD, r1
					motion_status.move_R = false;
     d02:	80 91 94 01 	lds	r24, 0x0194
     d06:	8d 7f       	andi	r24, 0xFD	; 253
     d08:	80 93 94 01 	sts	0x0194, r24
     d0c:	22 c0       	rjmp	.+68     	; 0xd52 <task_motionControl+0x1d0>
				}
				else if(mleft_dist >= preDecelerate_R) { // Start to decelerate?
     d0e:	20 91 f3 01 	lds	r18, 0x01F3
     d12:	30 91 f4 01 	lds	r19, 0x01F4
     d16:	80 91 b1 01 	lds	r24, 0x01B1
     d1a:	90 91 b2 01 	lds	r25, 0x01B2
     d1e:	28 17       	cp	r18, r24
     d20:	39 07       	cpc	r19, r25
     d22:	b8 f0       	brcs	.+46     	; 0xd52 <task_motionControl+0x1d0>
					mleft_des_speed /= 2;
     d24:	80 91 9d 01 	lds	r24, 0x019D
     d28:	90 91 9e 01 	lds	r25, 0x019E
     d2c:	96 95       	lsr	r25
     d2e:	87 95       	ror	r24
     d30:	90 93 9e 01 	sts	0x019E, r25
     d34:	80 93 9d 01 	sts	0x019D, r24
					if(mleft_des_speed < 22) mleft_des_speed = 22;
     d38:	80 91 9d 01 	lds	r24, 0x019D
     d3c:	90 91 9e 01 	lds	r25, 0x019E
     d40:	86 31       	cpi	r24, 0x16	; 22
     d42:	91 05       	cpc	r25, r1
     d44:	30 f4       	brcc	.+12     	; 0xd52 <task_motionControl+0x1d0>
     d46:	86 e1       	ldi	r24, 0x16	; 22
     d48:	90 e0       	ldi	r25, 0x00	; 0
     d4a:	90 93 9e 01 	sts	0x019E, r25
     d4e:	80 93 9d 01 	sts	0x019D, r24
				}	
			}
			
			// Move Distance right:
			if(motion_status.move_L) {
     d52:	80 91 94 01 	lds	r24, 0x0194
     d56:	81 70       	andi	r24, 0x01	; 1
     d58:	88 23       	and	r24, r24
     d5a:	09 f4       	brne	.+2      	; 0xd5e <task_motionControl+0x1dc>
     d5c:	3f c0       	rjmp	.+126    	; 0xddc <task_motionControl+0x25a>
				if(mright_dist >= preStop_L) { // Stop a bit before the desired distance for ..
     d5e:	20 91 e5 01 	lds	r18, 0x01E5
     d62:	30 91 e6 01 	lds	r19, 0x01E6
     d66:	80 91 bb 01 	lds	r24, 0x01BB
     d6a:	90 91 bc 01 	lds	r25, 0x01BC
     d6e:	28 17       	cp	r18, r24
     d70:	39 07       	cpc	r19, r25
     d72:	90 f0       	brcs	.+36     	; 0xd98 <task_motionControl+0x216>
					mright_des_speed = 0;      // ... better accurancy.
     d74:	10 92 9c 01 	sts	0x019C, r1
     d78:	10 92 9b 01 	sts	0x019B, r1
					right_i = 0;
     d7c:	10 92 e3 01 	sts	0x01E3, r1
     d80:	10 92 e2 01 	sts	0x01E2, r1
					mright_power = 0;
     d84:	10 92 be 01 	sts	0x01BE, r1
     d88:	10 92 bd 01 	sts	0x01BD, r1
					motion_status.move_L = false;
     d8c:	80 91 94 01 	lds	r24, 0x0194
     d90:	8e 7f       	andi	r24, 0xFE	; 254
     d92:	80 93 94 01 	sts	0x0194, r24
     d96:	22 c0       	rjmp	.+68     	; 0xddc <task_motionControl+0x25a>
				}
				else if(mright_dist >= preDecelerate_L) { // Start to decelerate?
     d98:	20 91 e5 01 	lds	r18, 0x01E5
     d9c:	30 91 e6 01 	lds	r19, 0x01E6
     da0:	80 91 e7 01 	lds	r24, 0x01E7
     da4:	90 91 e8 01 	lds	r25, 0x01E8
     da8:	28 17       	cp	r18, r24
     daa:	39 07       	cpc	r19, r25
     dac:	b8 f0       	brcs	.+46     	; 0xddc <task_motionControl+0x25a>
					mright_des_speed /= 2;
     dae:	80 91 9b 01 	lds	r24, 0x019B
     db2:	90 91 9c 01 	lds	r25, 0x019C
     db6:	96 95       	lsr	r25
     db8:	87 95       	ror	r24
     dba:	90 93 9c 01 	sts	0x019C, r25
     dbe:	80 93 9b 01 	sts	0x019B, r24
					if(mright_des_speed < 22) mright_des_speed = 22;
     dc2:	80 91 9b 01 	lds	r24, 0x019B
     dc6:	90 91 9c 01 	lds	r25, 0x019C
     dca:	86 31       	cpi	r24, 0x16	; 22
     dcc:	91 05       	cpc	r25, r1
     dce:	30 f4       	brcc	.+12     	; 0xddc <task_motionControl+0x25a>
     dd0:	86 e1       	ldi	r24, 0x16	; 22
     dd2:	90 e0       	ldi	r25, 0x00	; 0
     dd4:	90 93 9c 01 	sts	0x019C, r25
     dd8:	80 93 9b 01 	sts	0x019B, r24
#else 
#ifdef CHANGE_DIRECTION_MEDIUM
			// Change direction -- Medium Version.
      // This stops before changing the motor direction but is a bit faster
      // than the original version. 
			if(mleft_des_dir != mleft_dir || mright_des_dir != mright_dir) {
     ddc:	90 91 74 01 	lds	r25, 0x0174
     de0:	80 91 76 01 	lds	r24, 0x0176
     de4:	98 17       	cp	r25, r24
     de6:	39 f4       	brne	.+14     	; 0xdf6 <task_motionControl+0x274>
     de8:	90 91 75 01 	lds	r25, 0x0175
     dec:	80 91 77 01 	lds	r24, 0x0177
     df0:	98 17       	cp	r25, r24
     df2:	09 f4       	brne	.+2      	; 0xdf6 <task_motionControl+0x274>
     df4:	64 c0       	rjmp	.+200    	; 0xebe <task_motionControl+0x33c>
				if(mleft_des_speed || mright_des_speed) {
     df6:	80 91 9d 01 	lds	r24, 0x019D
     dfa:	90 91 9e 01 	lds	r25, 0x019E
     dfe:	00 97       	sbiw	r24, 0x00	; 0
     e00:	31 f4       	brne	.+12     	; 0xe0e <task_motionControl+0x28c>
     e02:	80 91 9b 01 	lds	r24, 0x019B
     e06:	90 91 9c 01 	lds	r25, 0x019C
     e0a:	00 97       	sbiw	r24, 0x00	; 0
     e0c:	41 f1       	breq	.+80     	; 0xe5e <task_motionControl+0x2dc>
					mleft_des_speed_tmp = mleft_des_speed; // store current speed
     e0e:	80 91 9d 01 	lds	r24, 0x019D
     e12:	90 91 9e 01 	lds	r25, 0x019E
     e16:	90 93 a0 01 	sts	0x01A0, r25
     e1a:	80 93 9f 01 	sts	0x019F, r24
					mright_des_speed_tmp = mright_des_speed; 
     e1e:	80 91 9b 01 	lds	r24, 0x019B
     e22:	90 91 9c 01 	lds	r25, 0x019C
     e26:	90 93 b4 01 	sts	0x01B4, r25
     e2a:	80 93 b3 01 	sts	0x01B3, r24
					mleft_des_speed = 0;			
     e2e:	10 92 9e 01 	sts	0x019E, r1
     e32:	10 92 9d 01 	sts	0x019D, r1
					mright_des_speed = 0;
     e36:	10 92 9c 01 	sts	0x019C, r1
     e3a:	10 92 9b 01 	sts	0x019B, r1
					mright_power=0; // Soft PWM adjust to 0
     e3e:	10 92 be 01 	sts	0x01BE, r1
     e42:	10 92 bd 01 	sts	0x01BD, r1
					mleft_power=0;
     e46:	10 92 ae 01 	sts	0x01AE, r1
     e4a:	10 92 ad 01 	sts	0x01AD, r1
					left_i = 0;
     e4e:	10 92 a8 01 	sts	0x01A8, r1
     e52:	10 92 a7 01 	sts	0x01A7, r1
					right_i = 0;
     e56:	10 92 e3 01 	sts	0x01E3, r1
     e5a:	10 92 e2 01 	sts	0x01E2, r1
				}
				if(!TCCR1A) {
     e5e:	ef e4       	ldi	r30, 0x4F	; 79
     e60:	f0 e0       	ldi	r31, 0x00	; 0
     e62:	80 81       	ld	r24, Z
     e64:	88 23       	and	r24, r24
     e66:	59 f5       	brne	.+86     	; 0xebe <task_motionControl+0x33c>
					setMotorDir(mleft_des_dir,mright_des_dir);
     e68:	80 91 74 01 	lds	r24, 0x0174
     e6c:	90 91 75 01 	lds	r25, 0x0175
     e70:	69 2f       	mov	r22, r25
     e72:	0e 94 e4 0a 	call	0x15c8	; 0x15c8 <setMotorDir>
					mleft_des_speed = mleft_des_speed_tmp;
     e76:	80 91 9f 01 	lds	r24, 0x019F
     e7a:	90 91 a0 01 	lds	r25, 0x01A0
     e7e:	90 93 9e 01 	sts	0x019E, r25
     e82:	80 93 9d 01 	sts	0x019D, r24
					mright_des_speed = mright_des_speed_tmp;
     e86:	80 91 b3 01 	lds	r24, 0x01B3
     e8a:	90 91 b4 01 	lds	r25, 0x01B4
     e8e:	90 93 9c 01 	sts	0x019C, r25
     e92:	80 93 9b 01 	sts	0x019B, r24
					left_i = mleft_des_speed / 2;
     e96:	80 91 9d 01 	lds	r24, 0x019D
     e9a:	90 91 9e 01 	lds	r25, 0x019E
     e9e:	96 95       	lsr	r25
     ea0:	87 95       	ror	r24
     ea2:	90 93 a8 01 	sts	0x01A8, r25
     ea6:	80 93 a7 01 	sts	0x01A7, r24
					right_i = mright_des_speed / 2;
     eaa:	80 91 9b 01 	lds	r24, 0x019B
     eae:	90 91 9c 01 	lds	r25, 0x019C
     eb2:	96 95       	lsr	r25
     eb4:	87 95       	ror	r24
     eb6:	90 93 e3 01 	sts	0x01E3, r25
     eba:	80 93 e2 01 	sts	0x01E2, r24
#endif
#endif


			// Left motor speed control:
			int16_t error_left = mleft_des_speed - mleft_speed;
     ebe:	20 91 9d 01 	lds	r18, 0x019D
     ec2:	30 91 9e 01 	lds	r19, 0x019E
     ec6:	80 91 af 01 	lds	r24, 0x01AF
     eca:	90 91 b0 01 	lds	r25, 0x01B0
     ece:	a9 01       	movw	r20, r18
     ed0:	48 1b       	sub	r20, r24
     ed2:	59 0b       	sbc	r21, r25
     ed4:	ca 01       	movw	r24, r20
     ed6:	9c 83       	std	Y+4, r25	; 0x04
     ed8:	8b 83       	std	Y+3, r24	; 0x03
			left_i = left_i + error_left;
     eda:	20 91 a7 01 	lds	r18, 0x01A7
     ede:	30 91 a8 01 	lds	r19, 0x01A8
     ee2:	8b 81       	ldd	r24, Y+3	; 0x03
     ee4:	9c 81       	ldd	r25, Y+4	; 0x04
     ee6:	82 0f       	add	r24, r18
     ee8:	93 1f       	adc	r25, r19
     eea:	90 93 a8 01 	sts	0x01A8, r25
     eee:	80 93 a7 01 	sts	0x01A7, r24
			if(left_i > MC_LEFT_IMAX) left_i = MC_LEFT_IMAX;
     ef2:	80 91 a7 01 	lds	r24, 0x01A7
     ef6:	90 91 a8 01 	lds	r25, 0x01A8
     efa:	51 e0       	ldi	r21, 0x01	; 1
     efc:	85 3a       	cpi	r24, 0xA5	; 165
     efe:	95 07       	cpc	r25, r21
     f00:	34 f0       	brlt	.+12     	; 0xf0e <task_motionControl+0x38c>
     f02:	84 ea       	ldi	r24, 0xA4	; 164
     f04:	91 e0       	ldi	r25, 0x01	; 1
     f06:	90 93 a8 01 	sts	0x01A8, r25
     f0a:	80 93 a7 01 	sts	0x01A7, r24
			if(left_i < MC_LEFT_IMIN) left_i = MC_LEFT_IMIN;
     f0e:	80 91 a7 01 	lds	r24, 0x01A7
     f12:	90 91 a8 01 	lds	r25, 0x01A8
     f16:	2e ef       	ldi	r18, 0xFE	; 254
     f18:	8c 35       	cpi	r24, 0x5C	; 92
     f1a:	92 07       	cpc	r25, r18
     f1c:	34 f4       	brge	.+12     	; 0xf2a <task_motionControl+0x3a8>
     f1e:	8c e5       	ldi	r24, 0x5C	; 92
     f20:	9e ef       	ldi	r25, 0xFE	; 254
     f22:	90 93 a8 01 	sts	0x01A8, r25
     f26:	80 93 a7 01 	sts	0x01A7, r24
			if(mleft_speed == 0 && mleft_des_speed == 0)
     f2a:	80 91 af 01 	lds	r24, 0x01AF
     f2e:	90 91 b0 01 	lds	r25, 0x01B0
     f32:	00 97       	sbiw	r24, 0x00	; 0
     f34:	51 f4       	brne	.+20     	; 0xf4a <task_motionControl+0x3c8>
     f36:	80 91 9d 01 	lds	r24, 0x019D
     f3a:	90 91 9e 01 	lds	r25, 0x019E
     f3e:	00 97       	sbiw	r24, 0x00	; 0
     f40:	21 f4       	brne	.+8      	; 0xf4a <task_motionControl+0x3c8>
				left_i = 0;
     f42:	10 92 a8 01 	sts	0x01A8, r1
     f46:	10 92 a7 01 	sts	0x01A7, r1
			mleft_power = left_i / 2; 
     f4a:	80 91 a7 01 	lds	r24, 0x01A7
     f4e:	90 91 a8 01 	lds	r25, 0x01A8
     f52:	9e 83       	std	Y+6, r25	; 0x06
     f54:	8d 83       	std	Y+5, r24	; 0x05
     f56:	4d 81       	ldd	r20, Y+5	; 0x05
     f58:	5e 81       	ldd	r21, Y+6	; 0x06
     f5a:	55 23       	and	r21, r21
     f5c:	2c f4       	brge	.+10     	; 0xf68 <task_motionControl+0x3e6>
     f5e:	8d 81       	ldd	r24, Y+5	; 0x05
     f60:	9e 81       	ldd	r25, Y+6	; 0x06
     f62:	01 96       	adiw	r24, 0x01	; 1
     f64:	9e 83       	std	Y+6, r25	; 0x06
     f66:	8d 83       	std	Y+5, r24	; 0x05
     f68:	8d 81       	ldd	r24, Y+5	; 0x05
     f6a:	9e 81       	ldd	r25, Y+6	; 0x06
     f6c:	95 95       	asr	r25
     f6e:	87 95       	ror	r24
     f70:	90 93 ae 01 	sts	0x01AE, r25
     f74:	80 93 ad 01 	sts	0x01AD, r24
			if(mleft_power > 210) mleft_power = 210;
     f78:	80 91 ad 01 	lds	r24, 0x01AD
     f7c:	90 91 ae 01 	lds	r25, 0x01AE
     f80:	83 3d       	cpi	r24, 0xD3	; 211
     f82:	91 05       	cpc	r25, r1
     f84:	34 f0       	brlt	.+12     	; 0xf92 <task_motionControl+0x410>
     f86:	82 ed       	ldi	r24, 0xD2	; 210
     f88:	90 e0       	ldi	r25, 0x00	; 0
     f8a:	90 93 ae 01 	sts	0x01AE, r25
     f8e:	80 93 ad 01 	sts	0x01AD, r24
			if(mleft_power < 0) mleft_power = 0;
     f92:	80 91 ad 01 	lds	r24, 0x01AD
     f96:	90 91 ae 01 	lds	r25, 0x01AE
     f9a:	99 23       	and	r25, r25
     f9c:	24 f4       	brge	.+8      	; 0xfa6 <task_motionControl+0x424>
     f9e:	10 92 ae 01 	sts	0x01AE, r1
     fa2:	10 92 ad 01 	sts	0x01AD, r1
			
			// Right motor speed control:
			int16_t error_right = mright_des_speed - mright_speed;
     fa6:	20 91 9b 01 	lds	r18, 0x019B
     faa:	30 91 9c 01 	lds	r19, 0x019C
     fae:	80 91 f1 01 	lds	r24, 0x01F1
     fb2:	90 91 f2 01 	lds	r25, 0x01F2
     fb6:	a9 01       	movw	r20, r18
     fb8:	48 1b       	sub	r20, r24
     fba:	59 0b       	sbc	r21, r25
     fbc:	ca 01       	movw	r24, r20
     fbe:	9a 83       	std	Y+2, r25	; 0x02
     fc0:	89 83       	std	Y+1, r24	; 0x01
			right_i = right_i + error_right;
     fc2:	20 91 e2 01 	lds	r18, 0x01E2
     fc6:	30 91 e3 01 	lds	r19, 0x01E3
     fca:	89 81       	ldd	r24, Y+1	; 0x01
     fcc:	9a 81       	ldd	r25, Y+2	; 0x02
     fce:	82 0f       	add	r24, r18
     fd0:	93 1f       	adc	r25, r19
     fd2:	90 93 e3 01 	sts	0x01E3, r25
     fd6:	80 93 e2 01 	sts	0x01E2, r24
			if(right_i > MC_RIGHT_IMAX) right_i = MC_RIGHT_IMAX;
     fda:	80 91 e2 01 	lds	r24, 0x01E2
     fde:	90 91 e3 01 	lds	r25, 0x01E3
     fe2:	51 e0       	ldi	r21, 0x01	; 1
     fe4:	85 3a       	cpi	r24, 0xA5	; 165
     fe6:	95 07       	cpc	r25, r21
     fe8:	34 f0       	brlt	.+12     	; 0xff6 <task_motionControl+0x474>
     fea:	84 ea       	ldi	r24, 0xA4	; 164
     fec:	91 e0       	ldi	r25, 0x01	; 1
     fee:	90 93 e3 01 	sts	0x01E3, r25
     ff2:	80 93 e2 01 	sts	0x01E2, r24
			if(right_i < MC_RIGHT_IMIN) right_i = MC_RIGHT_IMIN;
     ff6:	80 91 e2 01 	lds	r24, 0x01E2
     ffa:	90 91 e3 01 	lds	r25, 0x01E3
     ffe:	2e ef       	ldi	r18, 0xFE	; 254
    1000:	8c 35       	cpi	r24, 0x5C	; 92
    1002:	92 07       	cpc	r25, r18
    1004:	34 f4       	brge	.+12     	; 0x1012 <task_motionControl+0x490>
    1006:	8c e5       	ldi	r24, 0x5C	; 92
    1008:	9e ef       	ldi	r25, 0xFE	; 254
    100a:	90 93 e3 01 	sts	0x01E3, r25
    100e:	80 93 e2 01 	sts	0x01E2, r24
			if(mright_speed == 0 && mright_des_speed == 0)
    1012:	80 91 f1 01 	lds	r24, 0x01F1
    1016:	90 91 f2 01 	lds	r25, 0x01F2
    101a:	00 97       	sbiw	r24, 0x00	; 0
    101c:	51 f4       	brne	.+20     	; 0x1032 <task_motionControl+0x4b0>
    101e:	80 91 9b 01 	lds	r24, 0x019B
    1022:	90 91 9c 01 	lds	r25, 0x019C
    1026:	00 97       	sbiw	r24, 0x00	; 0
    1028:	21 f4       	brne	.+8      	; 0x1032 <task_motionControl+0x4b0>
				right_i = 0;
    102a:	10 92 e3 01 	sts	0x01E3, r1
    102e:	10 92 e2 01 	sts	0x01E2, r1
			mright_power = right_i / 2;
    1032:	80 91 e2 01 	lds	r24, 0x01E2
    1036:	90 91 e3 01 	lds	r25, 0x01E3
    103a:	98 87       	std	Y+8, r25	; 0x08
    103c:	8f 83       	std	Y+7, r24	; 0x07
    103e:	4f 81       	ldd	r20, Y+7	; 0x07
    1040:	58 85       	ldd	r21, Y+8	; 0x08
    1042:	55 23       	and	r21, r21
    1044:	2c f4       	brge	.+10     	; 0x1050 <task_motionControl+0x4ce>
    1046:	8f 81       	ldd	r24, Y+7	; 0x07
    1048:	98 85       	ldd	r25, Y+8	; 0x08
    104a:	01 96       	adiw	r24, 0x01	; 1
    104c:	98 87       	std	Y+8, r25	; 0x08
    104e:	8f 83       	std	Y+7, r24	; 0x07
    1050:	8f 81       	ldd	r24, Y+7	; 0x07
    1052:	98 85       	ldd	r25, Y+8	; 0x08
    1054:	95 95       	asr	r25
    1056:	87 95       	ror	r24
    1058:	90 93 be 01 	sts	0x01BE, r25
    105c:	80 93 bd 01 	sts	0x01BD, r24
			if(mright_power > 210) mright_power = 210;
    1060:	80 91 bd 01 	lds	r24, 0x01BD
    1064:	90 91 be 01 	lds	r25, 0x01BE
    1068:	83 3d       	cpi	r24, 0xD3	; 211
    106a:	91 05       	cpc	r25, r1
    106c:	34 f0       	brlt	.+12     	; 0x107a <task_motionControl+0x4f8>
    106e:	82 ed       	ldi	r24, 0xD2	; 210
    1070:	90 e0       	ldi	r25, 0x00	; 0
    1072:	90 93 be 01 	sts	0x01BE, r25
    1076:	80 93 bd 01 	sts	0x01BD, r24
			if(mright_power < 0) mright_power = 0;
    107a:	80 91 bd 01 	lds	r24, 0x01BD
    107e:	90 91 be 01 	lds	r25, 0x01BE
    1082:	99 23       	and	r25, r25
    1084:	54 f4       	brge	.+20     	; 0x109a <task_motionControl+0x518>
    1086:	10 92 be 01 	sts	0x01BE, r1
    108a:	10 92 bd 01 	sts	0x01BD, r1
    108e:	05 c0       	rjmp	.+10     	; 0x109a <task_motionControl+0x518>
		}
		else
			overcurrent_timeout--;
    1090:	80 91 d6 01 	lds	r24, 0x01D6
    1094:	81 50       	subi	r24, 0x01	; 1
    1096:	80 93 d6 01 	sts	0x01D6, r24
		motor_control = false;
    109a:	10 92 ab 01 	sts	0x01AB, r1
	}
	
	// Call event handlers if necessary:
	if(motion_status_tmp != motion_status.byte)
    109e:	90 91 94 01 	lds	r25, 0x0194
    10a2:	80 91 f7 01 	lds	r24, 0x01F7
    10a6:	98 17       	cp	r25, r24
    10a8:	49 f0       	breq	.+18     	; 0x10bc <task_motionControl+0x53a>
	{
		motion_status_tmp = motion_status.byte;
    10aa:	80 91 94 01 	lds	r24, 0x0194
    10ae:	80 93 f7 01 	sts	0x01F7, r24
		MOTIONCONTROL_stateChangedHandler();
    10b2:	e0 91 64 00 	lds	r30, 0x0064
    10b6:	f0 91 65 00 	lds	r31, 0x0065
    10ba:	09 95       	icall
	}
}
    10bc:	28 96       	adiw	r28, 0x08	; 8
    10be:	0f b6       	in	r0, 0x3f	; 63
    10c0:	f8 94       	cli
    10c2:	de bf       	out	0x3e, r29	; 62
    10c4:	0f be       	out	0x3f, r0	; 63
    10c6:	cd bf       	out	0x3d, r28	; 61
    10c8:	cf 91       	pop	r28
    10ca:	df 91       	pop	r29
    10cc:	08 95       	ret

000010ce <moveAtSpeed>:
 * Also 200 leaves a bit room to the maximum possible PWM value when you 
 * put additional load onto the Robot or drive up a ramp etc.  
 *
 */
void moveAtSpeed(uint8_t desired_speed_left, uint8_t desired_speed_right)
{
    10ce:	df 93       	push	r29
    10d0:	cf 93       	push	r28
    10d2:	00 d0       	rcall	.+0      	; 0x10d4 <moveAtSpeed+0x6>
    10d4:	cd b7       	in	r28, 0x3d	; 61
    10d6:	de b7       	in	r29, 0x3e	; 62
    10d8:	89 83       	std	Y+1, r24	; 0x01
    10da:	6a 83       	std	Y+2, r22	; 0x02
	if(desired_speed_left > 200) desired_speed_left = 200; 
    10dc:	89 81       	ldd	r24, Y+1	; 0x01
    10de:	89 3c       	cpi	r24, 0xC9	; 201
    10e0:	10 f0       	brcs	.+4      	; 0x10e6 <moveAtSpeed+0x18>
    10e2:	88 ec       	ldi	r24, 0xC8	; 200
    10e4:	89 83       	std	Y+1, r24	; 0x01
	if(desired_speed_right > 200) desired_speed_right = 200;
    10e6:	8a 81       	ldd	r24, Y+2	; 0x02
    10e8:	89 3c       	cpi	r24, 0xC9	; 201
    10ea:	10 f0       	brcs	.+4      	; 0x10f0 <moveAtSpeed+0x22>
    10ec:	88 ec       	ldi	r24, 0xC8	; 200
    10ee:	8a 83       	std	Y+2, r24	; 0x02
	mleft_des_speed = desired_speed_left;
    10f0:	89 81       	ldd	r24, Y+1	; 0x01
    10f2:	88 2f       	mov	r24, r24
    10f4:	90 e0       	ldi	r25, 0x00	; 0
    10f6:	90 93 9e 01 	sts	0x019E, r25
    10fa:	80 93 9d 01 	sts	0x019D, r24
	mright_des_speed = desired_speed_right;
    10fe:	8a 81       	ldd	r24, Y+2	; 0x02
    1100:	88 2f       	mov	r24, r24
    1102:	90 e0       	ldi	r25, 0x00	; 0
    1104:	90 93 9c 01 	sts	0x019C, r25
    1108:	80 93 9b 01 	sts	0x019B, r24
}
    110c:	0f 90       	pop	r0
    110e:	0f 90       	pop	r0
    1110:	cf 91       	pop	r28
    1112:	df 91       	pop	r29
    1114:	08 95       	ret

00001116 <changeDirection>:
 * to the previours speed (if the robot was driving... ).  
 * This is done to increase motors and gears lifetime and to avoid hard cut changes.
 *
 */
void changeDirection(uint8_t dir)
{
    1116:	df 93       	push	r29
    1118:	cf 93       	push	r28
    111a:	00 d0       	rcall	.+0      	; 0x111c <changeDirection+0x6>
    111c:	00 d0       	rcall	.+0      	; 0x111e <changeDirection+0x8>
    111e:	0f 92       	push	r0
    1120:	cd b7       	in	r28, 0x3d	; 61
    1122:	de b7       	in	r29, 0x3e	; 62
    1124:	89 83       	std	Y+1, r24	; 0x01
	drive_dir = dir;
    1126:	89 81       	ldd	r24, Y+1	; 0x01
    1128:	80 93 78 01 	sts	0x0178, r24
	mleft_des_dir = (dir == BWD || dir == LEFT);
    112c:	89 81       	ldd	r24, Y+1	; 0x01
    112e:	81 30       	cpi	r24, 0x01	; 1
    1130:	19 f0       	breq	.+6      	; 0x1138 <changeDirection+0x22>
    1132:	89 81       	ldd	r24, Y+1	; 0x01
    1134:	82 30       	cpi	r24, 0x02	; 2
    1136:	29 f4       	brne	.+10     	; 0x1142 <changeDirection+0x2c>
    1138:	81 e0       	ldi	r24, 0x01	; 1
    113a:	90 e0       	ldi	r25, 0x00	; 0
    113c:	9d 83       	std	Y+5, r25	; 0x05
    113e:	8c 83       	std	Y+4, r24	; 0x04
    1140:	02 c0       	rjmp	.+4      	; 0x1146 <changeDirection+0x30>
    1142:	1d 82       	std	Y+5, r1	; 0x05
    1144:	1c 82       	std	Y+4, r1	; 0x04
    1146:	8c 81       	ldd	r24, Y+4	; 0x04
    1148:	80 93 74 01 	sts	0x0174, r24
	mright_des_dir = (dir == BWD || dir == RIGHT);
    114c:	89 81       	ldd	r24, Y+1	; 0x01
    114e:	81 30       	cpi	r24, 0x01	; 1
    1150:	19 f0       	breq	.+6      	; 0x1158 <changeDirection+0x42>
    1152:	89 81       	ldd	r24, Y+1	; 0x01
    1154:	83 30       	cpi	r24, 0x03	; 3
    1156:	29 f4       	brne	.+10     	; 0x1162 <changeDirection+0x4c>
    1158:	81 e0       	ldi	r24, 0x01	; 1
    115a:	90 e0       	ldi	r25, 0x00	; 0
    115c:	9b 83       	std	Y+3, r25	; 0x03
    115e:	8a 83       	std	Y+2, r24	; 0x02
    1160:	02 c0       	rjmp	.+4      	; 0x1166 <changeDirection+0x50>
    1162:	1b 82       	std	Y+3, r1	; 0x03
    1164:	1a 82       	std	Y+2, r1	; 0x02
    1166:	8a 81       	ldd	r24, Y+2	; 0x02
    1168:	80 93 75 01 	sts	0x0175, r24
}
    116c:	0f 90       	pop	r0
    116e:	0f 90       	pop	r0
    1170:	0f 90       	pop	r0
    1172:	0f 90       	pop	r0
    1174:	0f 90       	pop	r0
    1176:	cf 91       	pop	r28
    1178:	df 91       	pop	r29
    117a:	08 95       	ret

0000117c <moveAtSpeedDirection>:

/**
 *
 */
void moveAtSpeedDirection(int16_t desired_speed_left, int16_t desired_speed_right)
{
    117c:	df 93       	push	r29
    117e:	cf 93       	push	r28
    1180:	cd b7       	in	r28, 0x3d	; 61
    1182:	de b7       	in	r29, 0x3e	; 62
    1184:	2a 97       	sbiw	r28, 0x0a	; 10
    1186:	0f b6       	in	r0, 0x3f	; 63
    1188:	f8 94       	cli
    118a:	de bf       	out	0x3e, r29	; 62
    118c:	0f be       	out	0x3f, r0	; 63
    118e:	cd bf       	out	0x3d, r28	; 61
    1190:	9c 83       	std	Y+4, r25	; 0x04
    1192:	8b 83       	std	Y+3, r24	; 0x03
    1194:	7e 83       	std	Y+6, r23	; 0x06
    1196:	6d 83       	std	Y+5, r22	; 0x05
	mleft_des_dir = desired_speed_left < 0;
    1198:	1a 86       	std	Y+10, r1	; 0x0a
    119a:	8b 81       	ldd	r24, Y+3	; 0x03
    119c:	9c 81       	ldd	r25, Y+4	; 0x04
    119e:	99 23       	and	r25, r25
    11a0:	14 f4       	brge	.+4      	; 0x11a6 <moveAtSpeedDirection+0x2a>
    11a2:	81 e0       	ldi	r24, 0x01	; 1
    11a4:	8a 87       	std	Y+10, r24	; 0x0a
    11a6:	8a 85       	ldd	r24, Y+10	; 0x0a
    11a8:	80 93 74 01 	sts	0x0174, r24
	mright_des_dir = desired_speed_right < 0;
    11ac:	19 86       	std	Y+9, r1	; 0x09
    11ae:	8d 81       	ldd	r24, Y+5	; 0x05
    11b0:	9e 81       	ldd	r25, Y+6	; 0x06
    11b2:	99 23       	and	r25, r25
    11b4:	14 f4       	brge	.+4      	; 0x11ba <moveAtSpeedDirection+0x3e>
    11b6:	81 e0       	ldi	r24, 0x01	; 1
    11b8:	89 87       	std	Y+9, r24	; 0x09
    11ba:	89 85       	ldd	r24, Y+9	; 0x09
    11bc:	80 93 75 01 	sts	0x0175, r24
  
  //drive_dir = ;  muss ich mir noch überlegen ist aber auch unwichtig TODO
  
  uint8_t speed_l_abs = desired_speed_left > 0 ? (uint8_t)desired_speed_left : (uint8_t)(-desired_speed_left);
    11c0:	8b 81       	ldd	r24, Y+3	; 0x03
    11c2:	9c 81       	ldd	r25, Y+4	; 0x04
    11c4:	18 16       	cp	r1, r24
    11c6:	19 06       	cpc	r1, r25
    11c8:	1c f4       	brge	.+6      	; 0x11d0 <moveAtSpeedDirection+0x54>
    11ca:	8b 81       	ldd	r24, Y+3	; 0x03
    11cc:	88 87       	std	Y+8, r24	; 0x08
    11ce:	03 c0       	rjmp	.+6      	; 0x11d6 <moveAtSpeedDirection+0x5a>
    11d0:	8b 81       	ldd	r24, Y+3	; 0x03
    11d2:	81 95       	neg	r24
    11d4:	88 87       	std	Y+8, r24	; 0x08
    11d6:	88 85       	ldd	r24, Y+8	; 0x08
    11d8:	8a 83       	std	Y+2, r24	; 0x02
  uint8_t speed_r_abs = desired_speed_left > 0 ? (uint8_t)desired_speed_right : (uint8_t)(-desired_speed_right);
    11da:	8b 81       	ldd	r24, Y+3	; 0x03
    11dc:	9c 81       	ldd	r25, Y+4	; 0x04
    11de:	18 16       	cp	r1, r24
    11e0:	19 06       	cpc	r1, r25
    11e2:	1c f4       	brge	.+6      	; 0x11ea <moveAtSpeedDirection+0x6e>
    11e4:	8d 81       	ldd	r24, Y+5	; 0x05
    11e6:	8f 83       	std	Y+7, r24	; 0x07
    11e8:	03 c0       	rjmp	.+6      	; 0x11f0 <moveAtSpeedDirection+0x74>
    11ea:	8d 81       	ldd	r24, Y+5	; 0x05
    11ec:	81 95       	neg	r24
    11ee:	8f 83       	std	Y+7, r24	; 0x07
    11f0:	8f 81       	ldd	r24, Y+7	; 0x07
    11f2:	89 83       	std	Y+1, r24	; 0x01
  moveAtSpeed(speed_l_abs, speed_r_abs);
    11f4:	8a 81       	ldd	r24, Y+2	; 0x02
    11f6:	69 81       	ldd	r22, Y+1	; 0x01
    11f8:	0e 94 67 08 	call	0x10ce	; 0x10ce <moveAtSpeed>
}
    11fc:	2a 96       	adiw	r28, 0x0a	; 10
    11fe:	0f b6       	in	r0, 0x3f	; 63
    1200:	f8 94       	cli
    1202:	de bf       	out	0x3e, r29	; 62
    1204:	0f be       	out	0x3f, r0	; 63
    1206:	cd bf       	out	0x3d, r28	; 61
    1208:	cf 91       	pop	r28
    120a:	df 91       	pop	r29
    120c:	08 95       	ret

0000120e <isMovementComplete>:
/**
 * You can use this function to check if there is any movement going on or if
 * every operation like moving a specific distance or rotating has been finished. 
 */
uint8_t isMovementComplete(void)
{
    120e:	df 93       	push	r29
    1210:	cf 93       	push	r28
    1212:	00 d0       	rcall	.+0      	; 0x1214 <isMovementComplete+0x6>
    1214:	cd b7       	in	r28, 0x3d	; 61
    1216:	de b7       	in	r29, 0x3e	; 62
	return !(motion_status.move_L || motion_status.move_R);
    1218:	80 91 94 01 	lds	r24, 0x0194
    121c:	81 70       	andi	r24, 0x01	; 1
    121e:	88 23       	and	r24, r24
    1220:	51 f4       	brne	.+20     	; 0x1236 <isMovementComplete+0x28>
    1222:	80 91 94 01 	lds	r24, 0x0194
    1226:	82 70       	andi	r24, 0x02	; 2
    1228:	88 23       	and	r24, r24
    122a:	29 f4       	brne	.+10     	; 0x1236 <isMovementComplete+0x28>
    122c:	81 e0       	ldi	r24, 0x01	; 1
    122e:	90 e0       	ldi	r25, 0x00	; 0
    1230:	9a 83       	std	Y+2, r25	; 0x02
    1232:	89 83       	std	Y+1, r24	; 0x01
    1234:	02 c0       	rjmp	.+4      	; 0x123a <isMovementComplete+0x2c>
    1236:	1a 82       	std	Y+2, r1	; 0x02
    1238:	19 82       	std	Y+1, r1	; 0x01
    123a:	89 81       	ldd	r24, Y+1	; 0x01
}
    123c:	0f 90       	pop	r0
    123e:	0f 90       	pop	r0
    1240:	cf 91       	pop	r28
    1242:	df 91       	pop	r29
    1244:	08 95       	ret

00001246 <stop>:
 * any motion at all, you can stop the robot with this function. 
 * This can be used for example if the Bumpers detected and obstacle during
 * movement...
 */
void stop(void)
{
    1246:	df 93       	push	r29
    1248:	cf 93       	push	r28
    124a:	cd b7       	in	r28, 0x3d	; 61
    124c:	de b7       	in	r29, 0x3e	; 62
	mleft_des_speed = 0;
    124e:	10 92 9e 01 	sts	0x019E, r1
    1252:	10 92 9d 01 	sts	0x019D, r1
	mright_des_speed = 0;
    1256:	10 92 9c 01 	sts	0x019C, r1
    125a:	10 92 9b 01 	sts	0x019B, r1
	left_i = 0;
    125e:	10 92 a8 01 	sts	0x01A8, r1
    1262:	10 92 a7 01 	sts	0x01A7, r1
	right_i = 0;
    1266:	10 92 e3 01 	sts	0x01E3, r1
    126a:	10 92 e2 01 	sts	0x01E2, r1
	motion_status.move_L = false;
    126e:	80 91 94 01 	lds	r24, 0x0194
    1272:	8e 7f       	andi	r24, 0xFE	; 254
    1274:	80 93 94 01 	sts	0x0194, r24
	motion_status.move_R = false;
    1278:	80 91 94 01 	lds	r24, 0x0194
    127c:	8d 7f       	andi	r24, 0xFD	; 253
    127e:	80 93 94 01 	sts	0x0194, r24
	motion_status_tmp = motion_status.byte;
    1282:	80 91 94 01 	lds	r24, 0x0194
    1286:	80 93 f7 01 	sts	0x01F7, r24
	MOTIONCONTROL_stateChangedHandler();
    128a:	e0 91 64 00 	lds	r30, 0x0064
    128e:	f0 91 65 00 	lds	r31, 0x0065
    1292:	09 95       	icall
}
    1294:	cf 91       	pop	r28
    1296:	df 91       	pop	r29
    1298:	08 95       	ret

0000129a <move>:
 * If you need faster reaction rather than precision then you should implement 
 * your own routine and set the distance a bit lower... 
 *
 */
void move(uint8_t desired_speed, uint8_t dir, uint16_t distance, uint8_t blocking)
{
    129a:	df 93       	push	r29
    129c:	cf 93       	push	r28
    129e:	00 d0       	rcall	.+0      	; 0x12a0 <move+0x6>
    12a0:	00 d0       	rcall	.+0      	; 0x12a2 <move+0x8>
    12a2:	0f 92       	push	r0
    12a4:	cd b7       	in	r28, 0x3d	; 61
    12a6:	de b7       	in	r29, 0x3e	; 62
    12a8:	89 83       	std	Y+1, r24	; 0x01
    12aa:	6a 83       	std	Y+2, r22	; 0x02
    12ac:	5c 83       	std	Y+4, r21	; 0x04
    12ae:	4b 83       	std	Y+3, r20	; 0x03
    12b0:	2d 83       	std	Y+5, r18	; 0x05
	motion_status.move_L = true;
    12b2:	80 91 94 01 	lds	r24, 0x0194
    12b6:	81 60       	ori	r24, 0x01	; 1
    12b8:	80 93 94 01 	sts	0x0194, r24
	motion_status.move_R = true;
    12bc:	80 91 94 01 	lds	r24, 0x0194
    12c0:	82 60       	ori	r24, 0x02	; 2
    12c2:	80 93 94 01 	sts	0x0194, r24
	preDecelerate_L = 0;
    12c6:	10 92 e8 01 	sts	0x01E8, r1
    12ca:	10 92 e7 01 	sts	0x01E7, r1
	preDecelerate_R = 0;
    12ce:	10 92 b2 01 	sts	0x01B2, r1
    12d2:	10 92 b1 01 	sts	0x01B1, r1
	if(desired_speed > 22) {
    12d6:	89 81       	ldd	r24, Y+1	; 0x01
    12d8:	87 31       	cpi	r24, 0x17	; 23
    12da:	d0 f0       	brcs	.+52     	; 0x1310 <move+0x76>
		preDecelerate_L = distance - (20+(desired_speed*2));
    12dc:	89 81       	ldd	r24, Y+1	; 0x01
    12de:	28 2f       	mov	r18, r24
    12e0:	30 e0       	ldi	r19, 0x00	; 0
    12e2:	86 ef       	ldi	r24, 0xF6	; 246
    12e4:	9f ef       	ldi	r25, 0xFF	; 255
    12e6:	82 1b       	sub	r24, r18
    12e8:	93 0b       	sbc	r25, r19
    12ea:	88 0f       	add	r24, r24
    12ec:	99 1f       	adc	r25, r25
    12ee:	9c 01       	movw	r18, r24
    12f0:	8b 81       	ldd	r24, Y+3	; 0x03
    12f2:	9c 81       	ldd	r25, Y+4	; 0x04
    12f4:	82 0f       	add	r24, r18
    12f6:	93 1f       	adc	r25, r19
    12f8:	90 93 e8 01 	sts	0x01E8, r25
    12fc:	80 93 e7 01 	sts	0x01E7, r24
		preDecelerate_R = preDecelerate_L;
    1300:	80 91 e7 01 	lds	r24, 0x01E7
    1304:	90 91 e8 01 	lds	r25, 0x01E8
    1308:	90 93 b2 01 	sts	0x01B2, r25
    130c:	80 93 b1 01 	sts	0x01B1, r24
	}
	preStop_L = distance - 2;
    1310:	8b 81       	ldd	r24, Y+3	; 0x03
    1312:	9c 81       	ldd	r25, Y+4	; 0x04
    1314:	02 97       	sbiw	r24, 0x02	; 2
    1316:	90 93 bc 01 	sts	0x01BC, r25
    131a:	80 93 bb 01 	sts	0x01BB, r24
	preStop_R = preStop_L;
    131e:	80 91 bb 01 	lds	r24, 0x01BB
    1322:	90 91 bc 01 	lds	r25, 0x01BC
    1326:	90 93 9a 01 	sts	0x019A, r25
    132a:	80 93 99 01 	sts	0x0199, r24
	if(distance < 40) {
    132e:	8b 81       	ldd	r24, Y+3	; 0x03
    1330:	9c 81       	ldd	r25, Y+4	; 0x04
    1332:	88 32       	cpi	r24, 0x28	; 40
    1334:	91 05       	cpc	r25, r1
    1336:	00 f5       	brcc	.+64     	; 0x1378 <move+0xde>
		distance = 40; 
    1338:	88 e2       	ldi	r24, 0x28	; 40
    133a:	90 e0       	ldi	r25, 0x00	; 0
    133c:	9c 83       	std	Y+4, r25	; 0x04
    133e:	8b 83       	std	Y+3, r24	; 0x03
		preStop_L = 20;
    1340:	84 e1       	ldi	r24, 0x14	; 20
    1342:	90 e0       	ldi	r25, 0x00	; 0
    1344:	90 93 bc 01 	sts	0x01BC, r25
    1348:	80 93 bb 01 	sts	0x01BB, r24
		preStop_R = preStop_L;
    134c:	80 91 bb 01 	lds	r24, 0x01BB
    1350:	90 91 bc 01 	lds	r25, 0x01BC
    1354:	90 93 9a 01 	sts	0x019A, r25
    1358:	80 93 99 01 	sts	0x0199, r24
		preDecelerate_L = 10;
    135c:	8a e0       	ldi	r24, 0x0A	; 10
    135e:	90 e0       	ldi	r25, 0x00	; 0
    1360:	90 93 e8 01 	sts	0x01E8, r25
    1364:	80 93 e7 01 	sts	0x01E7, r24
		preDecelerate_R = preDecelerate_L;
    1368:	80 91 e7 01 	lds	r24, 0x01E7
    136c:	90 91 e8 01 	lds	r25, 0x01E8
    1370:	90 93 b2 01 	sts	0x01B2, r25
    1374:	80 93 b1 01 	sts	0x01B1, r24
	}
	if(distance < 400 && desired_speed > 40) {
    1378:	8b 81       	ldd	r24, Y+3	; 0x03
    137a:	9c 81       	ldd	r25, Y+4	; 0x04
    137c:	21 e0       	ldi	r18, 0x01	; 1
    137e:	80 39       	cpi	r24, 0x90	; 144
    1380:	92 07       	cpc	r25, r18
    1382:	e0 f4       	brcc	.+56     	; 0x13bc <move+0x122>
    1384:	89 81       	ldd	r24, Y+1	; 0x01
    1386:	89 32       	cpi	r24, 0x29	; 41
    1388:	c8 f0       	brcs	.+50     	; 0x13bc <move+0x122>
		desired_speed = 40; 
    138a:	88 e2       	ldi	r24, 0x28	; 40
    138c:	89 83       	std	Y+1, r24	; 0x01
		preDecelerate_L = distance - (distance/4);
    138e:	8b 81       	ldd	r24, Y+3	; 0x03
    1390:	9c 81       	ldd	r25, Y+4	; 0x04
    1392:	9c 01       	movw	r18, r24
    1394:	36 95       	lsr	r19
    1396:	27 95       	ror	r18
    1398:	36 95       	lsr	r19
    139a:	27 95       	ror	r18
    139c:	8b 81       	ldd	r24, Y+3	; 0x03
    139e:	9c 81       	ldd	r25, Y+4	; 0x04
    13a0:	82 1b       	sub	r24, r18
    13a2:	93 0b       	sbc	r25, r19
    13a4:	90 93 e8 01 	sts	0x01E8, r25
    13a8:	80 93 e7 01 	sts	0x01E7, r24
		preDecelerate_R = preDecelerate_L;
    13ac:	80 91 e7 01 	lds	r24, 0x01E7
    13b0:	90 91 e8 01 	lds	r25, 0x01E8
    13b4:	90 93 b2 01 	sts	0x01B2, r25
    13b8:	80 93 b1 01 	sts	0x01B1, r24
	}
    mleft_dist = 0; 
    13bc:	10 92 f4 01 	sts	0x01F4, r1
    13c0:	10 92 f3 01 	sts	0x01F3, r1
	mright_dist = 0;
    13c4:	10 92 e6 01 	sts	0x01E6, r1
    13c8:	10 92 e5 01 	sts	0x01E5, r1
	moveAtSpeed(desired_speed,desired_speed);
    13cc:	89 81       	ldd	r24, Y+1	; 0x01
    13ce:	69 81       	ldd	r22, Y+1	; 0x01
    13d0:	0e 94 67 08 	call	0x10ce	; 0x10ce <moveAtSpeed>
	changeDirection(dir);
    13d4:	8a 81       	ldd	r24, Y+2	; 0x02
    13d6:	0e 94 8b 08 	call	0x1116	; 0x1116 <changeDirection>
	
	distanceToMove_L = distance;
    13da:	8b 81       	ldd	r24, Y+3	; 0x03
    13dc:	9c 81       	ldd	r25, Y+4	; 0x04
    13de:	90 93 c4 01 	sts	0x01C4, r25
    13e2:	80 93 c3 01 	sts	0x01C3, r24
	distanceToMove_R = distance;
    13e6:	8b 81       	ldd	r24, Y+3	; 0x03
    13e8:	9c 81       	ldd	r25, Y+4	; 0x04
    13ea:	90 93 a5 01 	sts	0x01A5, r25
    13ee:	80 93 a4 01 	sts	0x01A4, r24

	motion_status_tmp = motion_status.byte;
    13f2:	80 91 94 01 	lds	r24, 0x0194
    13f6:	80 93 f7 01 	sts	0x01F7, r24
	
	motion_status_tmp = motion_status.byte;
    13fa:	80 91 94 01 	lds	r24, 0x0194
    13fe:	80 93 f7 01 	sts	0x01F7, r24
	MOTIONCONTROL_stateChangedHandler();
    1402:	e0 91 64 00 	lds	r30, 0x0064
    1406:	f0 91 65 00 	lds	r31, 0x0065
    140a:	09 95       	icall
	
	if(blocking)
    140c:	8d 81       	ldd	r24, Y+5	; 0x05
    140e:	88 23       	and	r24, r24
    1410:	39 f0       	breq	.+14     	; 0x1420 <move+0x186>
    1412:	02 c0       	rjmp	.+4      	; 0x1418 <move+0x17e>
		while(!isMovementComplete())
			task_RP6System();
    1414:	0e 94 45 13 	call	0x268a	; 0x268a <task_RP6System>
	
	motion_status_tmp = motion_status.byte;
	MOTIONCONTROL_stateChangedHandler();
	
	if(blocking)
		while(!isMovementComplete())
    1418:	0e 94 07 09 	call	0x120e	; 0x120e <isMovementComplete>
    141c:	88 23       	and	r24, r24
    141e:	d1 f3       	breq	.-12     	; 0x1414 <move+0x17a>
			task_RP6System();
}
    1420:	0f 90       	pop	r0
    1422:	0f 90       	pop	r0
    1424:	0f 90       	pop	r0
    1426:	0f 90       	pop	r0
    1428:	0f 90       	pop	r0
    142a:	cf 91       	pop	r28
    142c:	df 91       	pop	r29
    142e:	08 95       	ret

00001430 <rotate>:
 * This means that you can use external sensors for rotation in order to make it
 * more accurate. For example an electronic compass. 
 * 
 */
void rotate(uint8_t desired_speed, uint8_t dir, uint16_t angle, uint8_t blocking)
{
    1430:	df 93       	push	r29
    1432:	cf 93       	push	r28
    1434:	cd b7       	in	r28, 0x3d	; 61
    1436:	de b7       	in	r29, 0x3e	; 62
    1438:	27 97       	sbiw	r28, 0x07	; 7
    143a:	0f b6       	in	r0, 0x3f	; 63
    143c:	f8 94       	cli
    143e:	de bf       	out	0x3e, r29	; 62
    1440:	0f be       	out	0x3f, r0	; 63
    1442:	cd bf       	out	0x3d, r28	; 61
    1444:	8b 83       	std	Y+3, r24	; 0x03
    1446:	6c 83       	std	Y+4, r22	; 0x04
    1448:	5e 83       	std	Y+6, r21	; 0x06
    144a:	4d 83       	std	Y+5, r20	; 0x05
    144c:	2f 83       	std	Y+7, r18	; 0x07
	motion_status.move_L = true;
    144e:	80 91 94 01 	lds	r24, 0x0194
    1452:	81 60       	ori	r24, 0x01	; 1
    1454:	80 93 94 01 	sts	0x0194, r24
	motion_status.move_R = true;
    1458:	80 91 94 01 	lds	r24, 0x0194
    145c:	82 60       	ori	r24, 0x02	; 2
    145e:	80 93 94 01 	sts	0x0194, r24
	uint16_t distance = (uint16_t) (((uint32_t)(ROTATION_FACTOR) * (uint16_t)angle)/100);
    1462:	8d 81       	ldd	r24, Y+5	; 0x05
    1464:	9e 81       	ldd	r25, Y+6	; 0x06
    1466:	cc 01       	movw	r24, r24
    1468:	a0 e0       	ldi	r26, 0x00	; 0
    146a:	b0 e0       	ldi	r27, 0x00	; 0
    146c:	20 eb       	ldi	r18, 0xB0	; 176
    146e:	32 e0       	ldi	r19, 0x02	; 2
    1470:	40 e0       	ldi	r20, 0x00	; 0
    1472:	50 e0       	ldi	r21, 0x00	; 0
    1474:	bc 01       	movw	r22, r24
    1476:	cd 01       	movw	r24, r26
    1478:	0e 94 9f 1c 	call	0x393e	; 0x393e <__mulsi3>
    147c:	dc 01       	movw	r26, r24
    147e:	cb 01       	movw	r24, r22
    1480:	24 e6       	ldi	r18, 0x64	; 100
    1482:	30 e0       	ldi	r19, 0x00	; 0
    1484:	40 e0       	ldi	r20, 0x00	; 0
    1486:	50 e0       	ldi	r21, 0x00	; 0
    1488:	bc 01       	movw	r22, r24
    148a:	cd 01       	movw	r24, r26
    148c:	0e 94 d2 1c 	call	0x39a4	; 0x39a4 <__udivmodsi4>
    1490:	da 01       	movw	r26, r20
    1492:	c9 01       	movw	r24, r18
    1494:	9a 83       	std	Y+2, r25	; 0x02
    1496:	89 83       	std	Y+1, r24	; 0x01
	preDecelerate_L = distance - 100;
    1498:	89 81       	ldd	r24, Y+1	; 0x01
    149a:	9a 81       	ldd	r25, Y+2	; 0x02
    149c:	84 56       	subi	r24, 0x64	; 100
    149e:	90 40       	sbci	r25, 0x00	; 0
    14a0:	90 93 e8 01 	sts	0x01E8, r25
    14a4:	80 93 e7 01 	sts	0x01E7, r24
	preDecelerate_R = distance - 100;
    14a8:	89 81       	ldd	r24, Y+1	; 0x01
    14aa:	9a 81       	ldd	r25, Y+2	; 0x02
    14ac:	84 56       	subi	r24, 0x64	; 100
    14ae:	90 40       	sbci	r25, 0x00	; 0
    14b0:	90 93 b2 01 	sts	0x01B2, r25
    14b4:	80 93 b1 01 	sts	0x01B1, r24
	preStop_L = distance;
    14b8:	89 81       	ldd	r24, Y+1	; 0x01
    14ba:	9a 81       	ldd	r25, Y+2	; 0x02
    14bc:	90 93 bc 01 	sts	0x01BC, r25
    14c0:	80 93 bb 01 	sts	0x01BB, r24
	preStop_R = distance;
    14c4:	89 81       	ldd	r24, Y+1	; 0x01
    14c6:	9a 81       	ldd	r25, Y+2	; 0x02
    14c8:	90 93 9a 01 	sts	0x019A, r25
    14cc:	80 93 99 01 	sts	0x0199, r24
	if(distance < 40) {
    14d0:	89 81       	ldd	r24, Y+1	; 0x01
    14d2:	9a 81       	ldd	r25, Y+2	; 0x02
    14d4:	88 32       	cpi	r24, 0x28	; 40
    14d6:	91 05       	cpc	r25, r1
    14d8:	e0 f4       	brcc	.+56     	; 0x1512 <rotate+0xe2>
		distance = 40; 
    14da:	88 e2       	ldi	r24, 0x28	; 40
    14dc:	90 e0       	ldi	r25, 0x00	; 0
    14de:	9a 83       	std	Y+2, r25	; 0x02
    14e0:	89 83       	std	Y+1, r24	; 0x01
		preStop_L = 20;
    14e2:	84 e1       	ldi	r24, 0x14	; 20
    14e4:	90 e0       	ldi	r25, 0x00	; 0
    14e6:	90 93 bc 01 	sts	0x01BC, r25
    14ea:	80 93 bb 01 	sts	0x01BB, r24
		preStop_R = 20;
    14ee:	84 e1       	ldi	r24, 0x14	; 20
    14f0:	90 e0       	ldi	r25, 0x00	; 0
    14f2:	90 93 9a 01 	sts	0x019A, r25
    14f6:	80 93 99 01 	sts	0x0199, r24
		preDecelerate_L = 10;
    14fa:	8a e0       	ldi	r24, 0x0A	; 10
    14fc:	90 e0       	ldi	r25, 0x00	; 0
    14fe:	90 93 e8 01 	sts	0x01E8, r25
    1502:	80 93 e7 01 	sts	0x01E7, r24
		preDecelerate_R = 10;
    1506:	8a e0       	ldi	r24, 0x0A	; 10
    1508:	90 e0       	ldi	r25, 0x00	; 0
    150a:	90 93 b2 01 	sts	0x01B2, r25
    150e:	80 93 b1 01 	sts	0x01B1, r24
	}
	moveAtSpeed(desired_speed,desired_speed);
    1512:	8b 81       	ldd	r24, Y+3	; 0x03
    1514:	6b 81       	ldd	r22, Y+3	; 0x03
    1516:	0e 94 67 08 	call	0x10ce	; 0x10ce <moveAtSpeed>
	changeDirection(dir);
    151a:	8c 81       	ldd	r24, Y+4	; 0x04
    151c:	0e 94 8b 08 	call	0x1116	; 0x1116 <changeDirection>
	
    mleft_dist = 0; 
    1520:	10 92 f4 01 	sts	0x01F4, r1
    1524:	10 92 f3 01 	sts	0x01F3, r1
	mright_dist = 0;
    1528:	10 92 e6 01 	sts	0x01E6, r1
    152c:	10 92 e5 01 	sts	0x01E5, r1
	distanceToMove_L = distance;
    1530:	89 81       	ldd	r24, Y+1	; 0x01
    1532:	9a 81       	ldd	r25, Y+2	; 0x02
    1534:	90 93 c4 01 	sts	0x01C4, r25
    1538:	80 93 c3 01 	sts	0x01C3, r24
	distanceToMove_R = distance;
    153c:	89 81       	ldd	r24, Y+1	; 0x01
    153e:	9a 81       	ldd	r25, Y+2	; 0x02
    1540:	90 93 a5 01 	sts	0x01A5, r25
    1544:	80 93 a4 01 	sts	0x01A4, r24
	
	motion_status_tmp = motion_status.byte;
    1548:	80 91 94 01 	lds	r24, 0x0194
    154c:	80 93 f7 01 	sts	0x01F7, r24
	MOTIONCONTROL_stateChangedHandler();
    1550:	e0 91 64 00 	lds	r30, 0x0064
    1554:	f0 91 65 00 	lds	r31, 0x0065
    1558:	09 95       	icall
	if(blocking)
    155a:	8f 81       	ldd	r24, Y+7	; 0x07
    155c:	88 23       	and	r24, r24
    155e:	39 f0       	breq	.+14     	; 0x156e <rotate+0x13e>
    1560:	02 c0       	rjmp	.+4      	; 0x1566 <rotate+0x136>
		while(!isMovementComplete())
			task_RP6System();
    1562:	0e 94 45 13 	call	0x268a	; 0x268a <task_RP6System>
	distanceToMove_R = distance;
	
	motion_status_tmp = motion_status.byte;
	MOTIONCONTROL_stateChangedHandler();
	if(blocking)
		while(!isMovementComplete())
    1566:	0e 94 07 09 	call	0x120e	; 0x120e <isMovementComplete>
    156a:	88 23       	and	r24, r24
    156c:	d1 f3       	breq	.-12     	; 0x1562 <rotate+0x132>
			task_RP6System();
}
    156e:	27 96       	adiw	r28, 0x07	; 7
    1570:	0f b6       	in	r0, 0x3f	; 63
    1572:	f8 94       	cli
    1574:	de bf       	out	0x3e, r29	; 62
    1576:	0f be       	out	0x3f, r0	; 63
    1578:	cd bf       	out	0x3d, r28	; 61
    157a:	cf 91       	pop	r28
    157c:	df 91       	pop	r29
    157e:	08 95       	ret

00001580 <setMotorPower>:
 * task_motionControl!  This will not work!
 * -------------------------------------------------------------
 *
 */
void setMotorPower(uint8_t left_power, uint8_t right_power)
{
    1580:	df 93       	push	r29
    1582:	cf 93       	push	r28
    1584:	00 d0       	rcall	.+0      	; 0x1586 <setMotorPower+0x6>
    1586:	cd b7       	in	r28, 0x3d	; 61
    1588:	de b7       	in	r29, 0x3e	; 62
    158a:	89 83       	std	Y+1, r24	; 0x01
    158c:	6a 83       	std	Y+2, r22	; 0x02
	if(left_power > 210) left_power = 210;
    158e:	89 81       	ldd	r24, Y+1	; 0x01
    1590:	83 3d       	cpi	r24, 0xD3	; 211
    1592:	10 f0       	brcs	.+4      	; 0x1598 <setMotorPower+0x18>
    1594:	82 ed       	ldi	r24, 0xD2	; 210
    1596:	89 83       	std	Y+1, r24	; 0x01
	if(right_power > 210) right_power = 210;
    1598:	8a 81       	ldd	r24, Y+2	; 0x02
    159a:	83 3d       	cpi	r24, 0xD3	; 211
    159c:	10 f0       	brcs	.+4      	; 0x15a2 <setMotorPower+0x22>
    159e:	82 ed       	ldi	r24, 0xD2	; 210
    15a0:	8a 83       	std	Y+2, r24	; 0x02
	mright_power = right_power;
    15a2:	8a 81       	ldd	r24, Y+2	; 0x02
    15a4:	88 2f       	mov	r24, r24
    15a6:	90 e0       	ldi	r25, 0x00	; 0
    15a8:	90 93 be 01 	sts	0x01BE, r25
    15ac:	80 93 bd 01 	sts	0x01BD, r24
	mleft_power = left_power;
    15b0:	89 81       	ldd	r24, Y+1	; 0x01
    15b2:	88 2f       	mov	r24, r24
    15b4:	90 e0       	ldi	r25, 0x00	; 0
    15b6:	90 93 ae 01 	sts	0x01AE, r25
    15ba:	80 93 ad 01 	sts	0x01AD, r24
}
    15be:	0f 90       	pop	r0
    15c0:	0f 90       	pop	r0
    15c2:	cf 91       	pop	r28
    15c4:	df 91       	pop	r29
    15c6:	08 95       	ret

000015c8 <setMotorDir>:
 *			setMotorDir(FWD,BWD); // Rotate left
 *			setMotorDir(BWD,BWD); // Move backwards
 *
 */
void setMotorDir(uint8_t left_dir, uint8_t right_dir)
{
    15c8:	df 93       	push	r29
    15ca:	cf 93       	push	r28
    15cc:	00 d0       	rcall	.+0      	; 0x15ce <setMotorDir+0x6>
    15ce:	cd b7       	in	r28, 0x3d	; 61
    15d0:	de b7       	in	r29, 0x3e	; 62
    15d2:	89 83       	std	Y+1, r24	; 0x01
    15d4:	6a 83       	std	Y+2, r22	; 0x02
	mleft_dir = left_dir;
    15d6:	89 81       	ldd	r24, Y+1	; 0x01
    15d8:	80 93 76 01 	sts	0x0176, r24
	mright_dir = right_dir;
    15dc:	8a 81       	ldd	r24, Y+2	; 0x02
    15de:	80 93 77 01 	sts	0x0177, r24
	mleft_des_dir = left_dir;
    15e2:	89 81       	ldd	r24, Y+1	; 0x01
    15e4:	80 93 74 01 	sts	0x0174, r24
	mright_des_dir = right_dir;
    15e8:	8a 81       	ldd	r24, Y+2	; 0x02
    15ea:	80 93 75 01 	sts	0x0175, r24
	if(left_dir)
    15ee:	89 81       	ldd	r24, Y+1	; 0x01
    15f0:	88 23       	and	r24, r24
    15f2:	41 f0       	breq	.+16     	; 0x1604 <setMotorDir+0x3c>
		PORTC |= DIR_L;
    15f4:	a5 e3       	ldi	r26, 0x35	; 53
    15f6:	b0 e0       	ldi	r27, 0x00	; 0
    15f8:	e5 e3       	ldi	r30, 0x35	; 53
    15fa:	f0 e0       	ldi	r31, 0x00	; 0
    15fc:	80 81       	ld	r24, Z
    15fe:	84 60       	ori	r24, 0x04	; 4
    1600:	8c 93       	st	X, r24
    1602:	07 c0       	rjmp	.+14     	; 0x1612 <setMotorDir+0x4a>
	else
		PORTC &= ~DIR_L;
    1604:	a5 e3       	ldi	r26, 0x35	; 53
    1606:	b0 e0       	ldi	r27, 0x00	; 0
    1608:	e5 e3       	ldi	r30, 0x35	; 53
    160a:	f0 e0       	ldi	r31, 0x00	; 0
    160c:	80 81       	ld	r24, Z
    160e:	8b 7f       	andi	r24, 0xFB	; 251
    1610:	8c 93       	st	X, r24
	if(right_dir)
    1612:	8a 81       	ldd	r24, Y+2	; 0x02
    1614:	88 23       	and	r24, r24
    1616:	41 f0       	breq	.+16     	; 0x1628 <setMotorDir+0x60>
		PORTC |= DIR_R;
    1618:	a5 e3       	ldi	r26, 0x35	; 53
    161a:	b0 e0       	ldi	r27, 0x00	; 0
    161c:	e5 e3       	ldi	r30, 0x35	; 53
    161e:	f0 e0       	ldi	r31, 0x00	; 0
    1620:	80 81       	ld	r24, Z
    1622:	88 60       	ori	r24, 0x08	; 8
    1624:	8c 93       	st	X, r24
    1626:	07 c0       	rjmp	.+14     	; 0x1636 <setMotorDir+0x6e>
	else
		PORTC &= ~DIR_R;
    1628:	a5 e3       	ldi	r26, 0x35	; 53
    162a:	b0 e0       	ldi	r27, 0x00	; 0
    162c:	e5 e3       	ldi	r30, 0x35	; 53
    162e:	f0 e0       	ldi	r31, 0x00	; 0
    1630:	80 81       	ld	r24, Z
    1632:	87 7f       	andi	r24, 0xF7	; 247
    1634:	8c 93       	st	X, r24
}
    1636:	0f 90       	pop	r0
    1638:	0f 90       	pop	r0
    163a:	cf 91       	pop	r28
    163c:	df 91       	pop	r29
    163e:	08 95       	ret

00001640 <IRCOMM_sendRC5>:
 *  // This is another transmission with device address 30 and 60 as data
 *  // with togglebit NOT set.
 *  
 */
void IRCOMM_sendRC5(uint8_t adr, uint8_t data)
{
    1640:	df 93       	push	r29
    1642:	cf 93       	push	r28
    1644:	00 d0       	rcall	.+0      	; 0x1646 <IRCOMM_sendRC5+0x6>
    1646:	cd b7       	in	r28, 0x3d	; 61
    1648:	de b7       	in	r29, 0x3e	; 62
    164a:	89 83       	std	Y+1, r24	; 0x01
    164c:	6a 83       	std	Y+2, r22	; 0x02
    164e:	07 c0       	rjmp	.+14     	; 0x165e <IRCOMM_sendRC5+0x1e>
	while(ircomm_send){TIMSK |= (1 << OCIE2);}
    1650:	a9 e5       	ldi	r26, 0x59	; 89
    1652:	b0 e0       	ldi	r27, 0x00	; 0
    1654:	e9 e5       	ldi	r30, 0x59	; 89
    1656:	f0 e0       	ldi	r31, 0x00	; 0
    1658:	80 81       	ld	r24, Z
    165a:	80 68       	ori	r24, 0x80	; 128
    165c:	8c 93       	st	X, r24
    165e:	80 91 a2 01 	lds	r24, 0x01A2
    1662:	88 23       	and	r24, r24
    1664:	a9 f7       	brne	.-22     	; 0x1650 <IRCOMM_sendRC5+0x10>
	// Here we create the RC5 data packet:
	ircomm_data_tmp = 0x3000 | (((uint16_t)(adr & 0x3F)) << 6) | (((uint16_t)(data & 0x3F)));
    1666:	89 81       	ldd	r24, Y+1	; 0x01
    1668:	88 2f       	mov	r24, r24
    166a:	90 e0       	ldi	r25, 0x00	; 0
    166c:	8f 73       	andi	r24, 0x3F	; 63
    166e:	90 70       	andi	r25, 0x00	; 0
    1670:	9c 01       	movw	r18, r24
    1672:	00 24       	eor	r0, r0
    1674:	36 95       	lsr	r19
    1676:	27 95       	ror	r18
    1678:	07 94       	ror	r0
    167a:	36 95       	lsr	r19
    167c:	27 95       	ror	r18
    167e:	07 94       	ror	r0
    1680:	32 2f       	mov	r19, r18
    1682:	20 2d       	mov	r18, r0
    1684:	8a 81       	ldd	r24, Y+2	; 0x02
    1686:	88 2f       	mov	r24, r24
    1688:	90 e0       	ldi	r25, 0x00	; 0
    168a:	8f 73       	andi	r24, 0x3F	; 63
    168c:	90 70       	andi	r25, 0x00	; 0
    168e:	82 2b       	or	r24, r18
    1690:	93 2b       	or	r25, r19
    1692:	90 63       	ori	r25, 0x30	; 48
    1694:	90 93 c2 01 	sts	0x01C2, r25
    1698:	80 93 c1 01 	sts	0x01C1, r24
	sysStatACS.ircomm_transmit = true;
    169c:	80 91 a1 01 	lds	r24, 0x01A1
    16a0:	80 64       	ori	r24, 0x40	; 64
    16a2:	80 93 a1 01 	sts	0x01A1, r24
}
    16a6:	0f 90       	pop	r0
    16a8:	0f 90       	pop	r0
    16aa:	cf 91       	pop	r28
    16ac:	df 91       	pop	r29
    16ae:	08 95       	ret

000016b0 <__vector_4>:
 * NEVER try to control the IRCOMM by your own routines if you do not
 * know what you are doing!
 *
 */
ISR (TIMER2_COMP_vect)
{
    16b0:	1f 92       	push	r1
    16b2:	0f 92       	push	r0
    16b4:	0f b6       	in	r0, 0x3f	; 63
    16b6:	0f 92       	push	r0
    16b8:	11 24       	eor	r1, r1
    16ba:	8f 93       	push	r24
    16bc:	9f 93       	push	r25
    16be:	af 93       	push	r26
    16c0:	bf 93       	push	r27
    16c2:	ef 93       	push	r30
    16c4:	ff 93       	push	r31
    16c6:	df 93       	push	r29
    16c8:	cf 93       	push	r28
    16ca:	cd b7       	in	r28, 0x3d	; 61
    16cc:	de b7       	in	r29, 0x3e	; 62
	static uint8_t ircomm_pulse;
	if(acs_state < 2) { // If ACS is not active, perform IRCOMM transmissions
    16ce:	80 91 66 00 	lds	r24, 0x0066
    16d2:	82 30       	cpi	r24, 0x02	; 2
    16d4:	08 f0       	brcs	.+2      	; 0x16d8 <__vector_4+0x28>
    16d6:	65 c0       	rjmp	.+202    	; 0x17a2 <__vector_4+0xf2>
		if(ircomm_pulse) { // Do we have IR pulses to send?
    16d8:	80 91 7a 01 	lds	r24, 0x017A
    16dc:	88 23       	and	r24, r24
    16de:	d9 f1       	breq	.+118    	; 0x1756 <__vector_4+0xa6>
			if(ircomm_pulse < 60) { // Bi-Phase encoding...
    16e0:	80 91 7a 01 	lds	r24, 0x017A
    16e4:	8c 33       	cpi	r24, 0x3C	; 60
    16e6:	c8 f4       	brcc	.+50     	; 0x171a <__vector_4+0x6a>
				if(ircomm_data & 0x4000) // check current bit
    16e8:	80 91 db 01 	lds	r24, 0x01DB
    16ec:	90 91 dc 01 	lds	r25, 0x01DC
    16f0:	80 70       	andi	r24, 0x00	; 0
    16f2:	90 74       	andi	r25, 0x40	; 64
    16f4:	00 97       	sbiw	r24, 0x00	; 0
    16f6:	49 f0       	breq	.+18     	; 0x170a <__vector_4+0x5a>
					PORTD ^= (1<<PIND7); // Toggle IRCOMM port
    16f8:	a2 e3       	ldi	r26, 0x32	; 50
    16fa:	b0 e0       	ldi	r27, 0x00	; 0
    16fc:	e2 e3       	ldi	r30, 0x32	; 50
    16fe:	f0 e0       	ldi	r31, 0x00	; 0
    1700:	90 81       	ld	r25, Z
    1702:	80 e8       	ldi	r24, 0x80	; 128
    1704:	89 27       	eor	r24, r25
    1706:	8c 93       	st	X, r24
    1708:	20 c0       	rjmp	.+64     	; 0x174a <__vector_4+0x9a>
				else
					PORTD &= ~(1<<PIND7); // deactivate IRCOMM port
    170a:	a2 e3       	ldi	r26, 0x32	; 50
    170c:	b0 e0       	ldi	r27, 0x00	; 0
    170e:	e2 e3       	ldi	r30, 0x32	; 50
    1710:	f0 e0       	ldi	r31, 0x00	; 0
    1712:	80 81       	ld	r24, Z
    1714:	8f 77       	andi	r24, 0x7F	; 127
    1716:	8c 93       	st	X, r24
    1718:	18 c0       	rjmp	.+48     	; 0x174a <__vector_4+0x9a>
			}
			else if(ircomm_data & 0x4000) // The same as above, but the other way round:
    171a:	80 91 db 01 	lds	r24, 0x01DB
    171e:	90 91 dc 01 	lds	r25, 0x01DC
    1722:	80 70       	andi	r24, 0x00	; 0
    1724:	90 74       	andi	r25, 0x40	; 64
    1726:	00 97       	sbiw	r24, 0x00	; 0
    1728:	41 f0       	breq	.+16     	; 0x173a <__vector_4+0x8a>
				PORTD &= ~(1<<PIND7); // deactivate IRCOMM port
    172a:	a2 e3       	ldi	r26, 0x32	; 50
    172c:	b0 e0       	ldi	r27, 0x00	; 0
    172e:	e2 e3       	ldi	r30, 0x32	; 50
    1730:	f0 e0       	ldi	r31, 0x00	; 0
    1732:	80 81       	ld	r24, Z
    1734:	8f 77       	andi	r24, 0x7F	; 127
    1736:	8c 93       	st	X, r24
    1738:	08 c0       	rjmp	.+16     	; 0x174a <__vector_4+0x9a>
			else
				PORTD ^= (1<<PIND7); // Toggle IRCOMM port
    173a:	a2 e3       	ldi	r26, 0x32	; 50
    173c:	b0 e0       	ldi	r27, 0x00	; 0
    173e:	e2 e3       	ldi	r30, 0x32	; 50
    1740:	f0 e0       	ldi	r31, 0x00	; 0
    1742:	90 81       	ld	r25, Z
    1744:	80 e8       	ldi	r24, 0x80	; 128
    1746:	89 27       	eor	r24, r25
    1748:	8c 93       	st	X, r24
			ircomm_pulse--;
    174a:	80 91 7a 01 	lds	r24, 0x017A
    174e:	81 50       	subi	r24, 0x01	; 1
    1750:	80 93 7a 01 	sts	0x017A, r24
    1754:	54 c0       	rjmp	.+168    	; 0x17fe <__vector_4+0x14e>
		}
		else if(ircomm_send) { // Do we still have data?
    1756:	80 91 a2 01 	lds	r24, 0x01A2
    175a:	88 23       	and	r24, r24
    175c:	d1 f0       	breq	.+52     	; 0x1792 <__vector_4+0xe2>
			PORTD &= ~(1<<PIND7);
    175e:	a2 e3       	ldi	r26, 0x32	; 50
    1760:	b0 e0       	ldi	r27, 0x00	; 0
    1762:	e2 e3       	ldi	r30, 0x32	; 50
    1764:	f0 e0       	ldi	r31, 0x00	; 0
    1766:	80 81       	ld	r24, Z
    1768:	8f 77       	andi	r24, 0x7F	; 127
    176a:	8c 93       	st	X, r24
			ircomm_data <<= 1; // Next Bit!
    176c:	80 91 db 01 	lds	r24, 0x01DB
    1770:	90 91 dc 01 	lds	r25, 0x01DC
    1774:	88 0f       	add	r24, r24
    1776:	99 1f       	adc	r25, r25
    1778:	90 93 dc 01 	sts	0x01DC, r25
    177c:	80 93 db 01 	sts	0x01DB, r24
			ircomm_pulse = 120;
    1780:	88 e7       	ldi	r24, 0x78	; 120
    1782:	80 93 7a 01 	sts	0x017A, r24
			ircomm_send--;
    1786:	80 91 a2 01 	lds	r24, 0x01A2
    178a:	81 50       	subi	r24, 0x01	; 1
    178c:	80 93 a2 01 	sts	0x01A2, r24
    1790:	36 c0       	rjmp	.+108    	; 0x17fe <__vector_4+0x14e>
		}
		else 
			PORTD &= ~(1<<PIND7); // no more pulses - IR LEDs off!
    1792:	a2 e3       	ldi	r26, 0x32	; 50
    1794:	b0 e0       	ldi	r27, 0x00	; 0
    1796:	e2 e3       	ldi	r30, 0x32	; 50
    1798:	f0 e0       	ldi	r31, 0x00	; 0
    179a:	80 81       	ld	r24, Z
    179c:	8f 77       	andi	r24, 0x7F	; 127
    179e:	8c 93       	st	X, r24
    17a0:	2e c0       	rjmp	.+92     	; 0x17fe <__vector_4+0x14e>
	}
	else if(acs_pulse) { // Send ACS IR pulses?
    17a2:	80 91 a6 01 	lds	r24, 0x01A6
    17a6:	88 23       	and	r24, r24
    17a8:	e1 f0       	breq	.+56     	; 0x17e2 <__vector_4+0x132>
		if(sysStatACS.channel == ACS_CHANNEL_LEFT) // which channel?
    17aa:	80 91 a1 01 	lds	r24, 0x01A1
    17ae:	81 70       	andi	r24, 0x01	; 1
    17b0:	88 23       	and	r24, r24
    17b2:	49 f4       	brne	.+18     	; 0x17c6 <__vector_4+0x116>
			PORTB ^= ACS_L; 
    17b4:	a8 e3       	ldi	r26, 0x38	; 56
    17b6:	b0 e0       	ldi	r27, 0x00	; 0
    17b8:	e8 e3       	ldi	r30, 0x38	; 56
    17ba:	f0 e0       	ldi	r31, 0x00	; 0
    17bc:	90 81       	ld	r25, Z
    17be:	80 e4       	ldi	r24, 0x40	; 64
    17c0:	89 27       	eor	r24, r25
    17c2:	8c 93       	st	X, r24
    17c4:	08 c0       	rjmp	.+16     	; 0x17d6 <__vector_4+0x126>
		else 			
			PORTC ^= ACS_R; 
    17c6:	a5 e3       	ldi	r26, 0x35	; 53
    17c8:	b0 e0       	ldi	r27, 0x00	; 0
    17ca:	e5 e3       	ldi	r30, 0x35	; 53
    17cc:	f0 e0       	ldi	r31, 0x00	; 0
    17ce:	90 81       	ld	r25, Z
    17d0:	80 e8       	ldi	r24, 0x80	; 128
    17d2:	89 27       	eor	r24, r25
    17d4:	8c 93       	st	X, r24
		acs_pulse--;
    17d6:	80 91 a6 01 	lds	r24, 0x01A6
    17da:	81 50       	subi	r24, 0x01	; 1
    17dc:	80 93 a6 01 	sts	0x01A6, r24
    17e0:	0e c0       	rjmp	.+28     	; 0x17fe <__vector_4+0x14e>
	}
	else { // no more pulses - IR LEDs off!
		PORTB |= ACS_L;
    17e2:	a8 e3       	ldi	r26, 0x38	; 56
    17e4:	b0 e0       	ldi	r27, 0x00	; 0
    17e6:	e8 e3       	ldi	r30, 0x38	; 56
    17e8:	f0 e0       	ldi	r31, 0x00	; 0
    17ea:	80 81       	ld	r24, Z
    17ec:	80 64       	ori	r24, 0x40	; 64
    17ee:	8c 93       	st	X, r24
		PORTC |= ACS_R;
    17f0:	a5 e3       	ldi	r26, 0x35	; 53
    17f2:	b0 e0       	ldi	r27, 0x00	; 0
    17f4:	e5 e3       	ldi	r30, 0x35	; 53
    17f6:	f0 e0       	ldi	r31, 0x00	; 0
    17f8:	80 81       	ld	r24, Z
    17fa:	80 68       	ori	r24, 0x80	; 128
    17fc:	8c 93       	st	X, r24
	}
}
    17fe:	cf 91       	pop	r28
    1800:	df 91       	pop	r29
    1802:	ff 91       	pop	r31
    1804:	ef 91       	pop	r30
    1806:	bf 91       	pop	r27
    1808:	af 91       	pop	r26
    180a:	9f 91       	pop	r25
    180c:	8f 91       	pop	r24
    180e:	0f 90       	pop	r0
    1810:	0f be       	out	0x3f, r0	; 63
    1812:	0f 90       	pop	r0
    1814:	1f 90       	pop	r1
    1816:	18 95       	reti

00001818 <__vector_3>:
/**
 * External Interrupt 2 ISR (ACS)
 * Detects ACS Events.
 */
ISR (INT2_vect)
{
    1818:	1f 92       	push	r1
    181a:	0f 92       	push	r0
    181c:	0f b6       	in	r0, 0x3f	; 63
    181e:	0f 92       	push	r0
    1820:	11 24       	eor	r1, r1
    1822:	8f 93       	push	r24
    1824:	9f 93       	push	r25
    1826:	ef 93       	push	r30
    1828:	ff 93       	push	r31
    182a:	df 93       	push	r29
    182c:	cf 93       	push	r28
    182e:	0f 92       	push	r0
    1830:	cd b7       	in	r28, 0x3d	; 61
    1832:	de b7       	in	r29, 0x3e	; 62
	if(acs_state == ACS_STATE_WAIT_LEFT || acs_state == ACS_STATE_WAIT_RIGHT)
    1834:	80 91 66 00 	lds	r24, 0x0066
    1838:	83 30       	cpi	r24, 0x03	; 3
    183a:	21 f0       	breq	.+8      	; 0x1844 <__vector_3+0x2c>
    183c:	80 91 66 00 	lds	r24, 0x0066
    1840:	86 30       	cpi	r24, 0x06	; 6
    1842:	c1 f4       	brne	.+48     	; 0x1874 <__vector_3+0x5c>
		if(!sysStatACS.detect_rc5 && sysStatACS.acs_go && !(PINB & ACS))
    1844:	80 91 a1 01 	lds	r24, 0x01A1
    1848:	80 71       	andi	r24, 0x10	; 16
    184a:	88 23       	and	r24, r24
    184c:	99 f4       	brne	.+38     	; 0x1874 <__vector_3+0x5c>
    184e:	80 91 a1 01 	lds	r24, 0x01A1
    1852:	80 72       	andi	r24, 0x20	; 32
    1854:	88 23       	and	r24, r24
    1856:	71 f0       	breq	.+28     	; 0x1874 <__vector_3+0x5c>
    1858:	e6 e3       	ldi	r30, 0x36	; 54
    185a:	f0 e0       	ldi	r31, 0x00	; 0
    185c:	80 81       	ld	r24, Z
    185e:	88 2f       	mov	r24, r24
    1860:	90 e0       	ldi	r25, 0x00	; 0
    1862:	84 70       	andi	r24, 0x04	; 4
    1864:	90 70       	andi	r25, 0x00	; 0
    1866:	00 97       	sbiw	r24, 0x00	; 0
    1868:	29 f4       	brne	.+10     	; 0x1874 <__vector_3+0x5c>
			acs_event_counter++;
    186a:	80 91 f6 01 	lds	r24, 0x01F6
    186e:	8f 5f       	subi	r24, 0xFF	; 255
    1870:	80 93 f6 01 	sts	0x01F6, r24
	sysStatACS.pin = (PINB & ACS);
    1874:	e6 e3       	ldi	r30, 0x36	; 54
    1876:	f0 e0       	ldi	r31, 0x00	; 0
    1878:	80 81       	ld	r24, Z
    187a:	80 91 a1 01 	lds	r24, 0x01A1
    187e:	8d 7f       	andi	r24, 0xFD	; 253
    1880:	80 93 a1 01 	sts	0x01A1, r24
}
    1884:	0f 90       	pop	r0
    1886:	cf 91       	pop	r28
    1888:	df 91       	pop	r29
    188a:	ff 91       	pop	r31
    188c:	ef 91       	pop	r30
    188e:	9f 91       	pop	r25
    1890:	8f 91       	pop	r24
    1892:	0f 90       	pop	r0
    1894:	0f be       	out	0x3f, r0	; 63
    1896:	0f 90       	pop	r0
    1898:	1f 90       	pop	r1
    189a:	18 95       	reti

0000189c <IRCOMM_RC5dataReady_DUMMY>:

// -------------------------------
// RC5 Data reception Handler:

void IRCOMM_RC5dataReady_DUMMY(RC5data_t rc5data){}
    189c:	df 93       	push	r29
    189e:	cf 93       	push	r28
    18a0:	00 d0       	rcall	.+0      	; 0x18a2 <IRCOMM_RC5dataReady_DUMMY+0x6>
    18a2:	cd b7       	in	r28, 0x3d	; 61
    18a4:	de b7       	in	r29, 0x3e	; 62
    18a6:	9a 83       	std	Y+2, r25	; 0x02
    18a8:	89 83       	std	Y+1, r24	; 0x01
    18aa:	0f 90       	pop	r0
    18ac:	0f 90       	pop	r0
    18ae:	cf 91       	pop	r28
    18b0:	df 91       	pop	r29
    18b2:	08 95       	ret

000018b4 <IRCOMM_setRC5DataReadyHandler>:
 * With this setup, the function receiveRC5Data would be called everytime
 * the IRCOMM receives a RC5 Data packet.
 * 
 */
void IRCOMM_setRC5DataReadyHandler(void (*rc5Handler)(RC5data_t rc5data)) 
{
    18b4:	df 93       	push	r29
    18b6:	cf 93       	push	r28
    18b8:	00 d0       	rcall	.+0      	; 0x18ba <IRCOMM_setRC5DataReadyHandler+0x6>
    18ba:	cd b7       	in	r28, 0x3d	; 61
    18bc:	de b7       	in	r29, 0x3e	; 62
    18be:	9a 83       	std	Y+2, r25	; 0x02
    18c0:	89 83       	std	Y+1, r24	; 0x01
	IRCOMM_RC5dataReadyHandler = rc5Handler;
    18c2:	89 81       	ldd	r24, Y+1	; 0x01
    18c4:	9a 81       	ldd	r25, Y+2	; 0x02
    18c6:	90 93 68 00 	sts	0x0068, r25
    18ca:	80 93 67 00 	sts	0x0067, r24
}
    18ce:	0f 90       	pop	r0
    18d0:	0f 90       	pop	r0
    18d2:	cf 91       	pop	r28
    18d4:	df 91       	pop	r29
    18d6:	08 95       	ret

000018d8 <ACS_stateChanged_DUMMY>:


// -------------------------------
// ACS State changed handler:

void ACS_stateChanged_DUMMY(void){}
    18d8:	df 93       	push	r29
    18da:	cf 93       	push	r28
    18dc:	cd b7       	in	r28, 0x3d	; 61
    18de:	de b7       	in	r29, 0x3e	; 62
    18e0:	cf 91       	pop	r28
    18e2:	df 91       	pop	r29
    18e4:	08 95       	ret

000018e6 <ACS_setStateChangedHandler>:
 * has different status - e.g. if it suddenly detects and obstacle
 * OR if the obstacle moves out of the line of sight and ACS
 * reports "Way is free" again.
 */
void ACS_setStateChangedHandler(void (*acsHandler)(void)) 
{
    18e6:	df 93       	push	r29
    18e8:	cf 93       	push	r28
    18ea:	00 d0       	rcall	.+0      	; 0x18ec <ACS_setStateChangedHandler+0x6>
    18ec:	cd b7       	in	r28, 0x3d	; 61
    18ee:	de b7       	in	r29, 0x3e	; 62
    18f0:	9a 83       	std	Y+2, r25	; 0x02
    18f2:	89 83       	std	Y+1, r24	; 0x01
	ACS_stateChangedHandler = acsHandler;
    18f4:	89 81       	ldd	r24, Y+1	; 0x01
    18f6:	9a 81       	ldd	r25, Y+2	; 0x02
    18f8:	90 93 6a 00 	sts	0x006A, r25
    18fc:	80 93 69 00 	sts	0x0069, r24
}
    1900:	0f 90       	pop	r0
    1902:	0f 90       	pop	r0
    1904:	cf 91       	pop	r28
    1906:	df 91       	pop	r29
    1908:	08 95       	ret

0000190a <task_ACS>:
 *
 */
 

void task_ACS(void)
{
    190a:	df 93       	push	r29
    190c:	cf 93       	push	r28
    190e:	cd b7       	in	r28, 0x3d	; 61
    1910:	de b7       	in	r29, 0x3e	; 62
    1912:	2e 97       	sbiw	r28, 0x0e	; 14
    1914:	0f b6       	in	r0, 0x3f	; 63
    1916:	f8 94       	cli
    1918:	de bf       	out	0x3e, r29	; 62
    191a:	0f be       	out	0x3f, r0	; 63
    191c:	cd bf       	out	0x3d, r28	; 61
 	static uint8_t acs_counter;
	static uint16_t acs_detect_timeout;
	if(acs_timer >= ACS_UPDATE_INTERVAL) { 
    191e:	80 91 b9 01 	lds	r24, 0x01B9
    1922:	90 91 ba 01 	lds	r25, 0x01BA
    1926:	82 30       	cpi	r24, 0x02	; 2
    1928:	91 05       	cpc	r25, r1
    192a:	08 f4       	brcc	.+2      	; 0x192e <task_ACS+0x24>
    192c:	4d c2       	rjmp	.+1178   	; 0x1dc8 <task_ACS+0x4be>
		if(!sysStatACS.detect_rc5) {    // Any RC5 reception detected?
    192e:	80 91 a1 01 	lds	r24, 0x01A1
    1932:	80 71       	andi	r24, 0x10	; 16
    1934:	88 23       	and	r24, r24
    1936:	09 f0       	breq	.+2      	; 0x193a <task_ACS+0x30>
    1938:	24 c2       	rjmp	.+1096   	; 0x1d82 <task_ACS+0x478>
			switch(acs_state) {       // No - perform IR Transmission and ACS tasks...
    193a:	80 91 66 00 	lds	r24, 0x0066
    193e:	28 2f       	mov	r18, r24
    1940:	30 e0       	ldi	r19, 0x00	; 0
    1942:	3e 87       	std	Y+14, r19	; 0x0e
    1944:	2d 87       	std	Y+13, r18	; 0x0d
    1946:	8d 85       	ldd	r24, Y+13	; 0x0d
    1948:	9e 85       	ldd	r25, Y+14	; 0x0e
    194a:	82 30       	cpi	r24, 0x02	; 2
    194c:	91 05       	cpc	r25, r1
    194e:	09 f4       	brne	.+2      	; 0x1952 <task_ACS+0x48>
    1950:	b9 c0       	rjmp	.+370    	; 0x1ac4 <task_ACS+0x1ba>
    1952:	2d 85       	ldd	r18, Y+13	; 0x0d
    1954:	3e 85       	ldd	r19, Y+14	; 0x0e
    1956:	23 30       	cpi	r18, 0x03	; 3
    1958:	31 05       	cpc	r19, r1
    195a:	54 f4       	brge	.+20     	; 0x1970 <task_ACS+0x66>
    195c:	8d 85       	ldd	r24, Y+13	; 0x0d
    195e:	9e 85       	ldd	r25, Y+14	; 0x0e
    1960:	00 97       	sbiw	r24, 0x00	; 0
    1962:	c9 f0       	breq	.+50     	; 0x1996 <task_ACS+0x8c>
    1964:	2d 85       	ldd	r18, Y+13	; 0x0d
    1966:	3e 85       	ldd	r19, Y+14	; 0x0e
    1968:	21 30       	cpi	r18, 0x01	; 1
    196a:	31 05       	cpc	r19, r1
    196c:	89 f1       	breq	.+98     	; 0x19d0 <task_ACS+0xc6>
    196e:	0f c2       	rjmp	.+1054   	; 0x1d8e <task_ACS+0x484>
    1970:	8d 85       	ldd	r24, Y+13	; 0x0d
    1972:	9e 85       	ldd	r25, Y+14	; 0x0e
    1974:	85 30       	cpi	r24, 0x05	; 5
    1976:	91 05       	cpc	r25, r1
    1978:	09 f4       	brne	.+2      	; 0x197c <task_ACS+0x72>
    197a:	54 c1       	rjmp	.+680    	; 0x1c24 <task_ACS+0x31a>
    197c:	2d 85       	ldd	r18, Y+13	; 0x0d
    197e:	3e 85       	ldd	r19, Y+14	; 0x0e
    1980:	26 30       	cpi	r18, 0x06	; 6
    1982:	31 05       	cpc	r19, r1
    1984:	09 f4       	brne	.+2      	; 0x1988 <task_ACS+0x7e>
    1986:	83 c1       	rjmp	.+774    	; 0x1c8e <task_ACS+0x384>
    1988:	8d 85       	ldd	r24, Y+13	; 0x0d
    198a:	9e 85       	ldd	r25, Y+14	; 0x0e
    198c:	83 30       	cpi	r24, 0x03	; 3
    198e:	91 05       	cpc	r25, r1
    1990:	09 f4       	brne	.+2      	; 0x1994 <task_ACS+0x8a>
    1992:	cd c0       	rjmp	.+410    	; 0x1b2e <task_ACS+0x224>
    1994:	fc c1       	rjmp	.+1016   	; 0x1d8e <task_ACS+0x484>
				case ACS_STATE_IDLE: // Disable Timer2 interrupt to save processing time:
					TIMSK &= ~(1 << OCIE2);
    1996:	a9 e5       	ldi	r26, 0x59	; 89
    1998:	b0 e0       	ldi	r27, 0x00	; 0
    199a:	e9 e5       	ldi	r30, 0x59	; 89
    199c:	f0 e0       	ldi	r31, 0x00	; 0
    199e:	80 81       	ld	r24, Z
    19a0:	8f 77       	andi	r24, 0x7F	; 127
    19a2:	8c 93       	st	X, r24
					IRCOMM_OFF();
    19a4:	a2 e3       	ldi	r26, 0x32	; 50
    19a6:	b0 e0       	ldi	r27, 0x00	; 0
    19a8:	e2 e3       	ldi	r30, 0x32	; 50
    19aa:	f0 e0       	ldi	r31, 0x00	; 0
    19ac:	80 81       	ld	r24, Z
    19ae:	8f 77       	andi	r24, 0x7F	; 127
    19b0:	8c 93       	st	X, r24
					PORTB |= ACS_L;
    19b2:	a8 e3       	ldi	r26, 0x38	; 56
    19b4:	b0 e0       	ldi	r27, 0x00	; 0
    19b6:	e8 e3       	ldi	r30, 0x38	; 56
    19b8:	f0 e0       	ldi	r31, 0x00	; 0
    19ba:	80 81       	ld	r24, Z
    19bc:	80 64       	ori	r24, 0x40	; 64
    19be:	8c 93       	st	X, r24
					PORTC |= ACS_R;
    19c0:	a5 e3       	ldi	r26, 0x35	; 53
    19c2:	b0 e0       	ldi	r27, 0x00	; 0
    19c4:	e5 e3       	ldi	r30, 0x35	; 53
    19c6:	f0 e0       	ldi	r31, 0x00	; 0
    19c8:	80 81       	ld	r24, Z
    19ca:	80 68       	ori	r24, 0x80	; 128
    19cc:	8c 93       	st	X, r24
    19ce:	df c1       	rjmp	.+958    	; 0x1d8e <task_ACS+0x484>
				break;
				case ACS_STATE_IRCOMM_DELAY: // Check for IRCOMM transmit data:
					if(!ircomm_send) {  // Transmission finished?
    19d0:	80 91 a2 01 	lds	r24, 0x01A2
    19d4:	88 23       	and	r24, r24
    19d6:	09 f0       	breq	.+2      	; 0x19da <task_ACS+0xd0>
    19d8:	4d c0       	rjmp	.+154    	; 0x1a74 <task_ACS+0x16a>
						if(sysStatACS.ircomm_transmit) { // New transmission?
    19da:	80 91 a1 01 	lds	r24, 0x01A1
    19de:	80 74       	andi	r24, 0x40	; 64
    19e0:	88 23       	and	r24, r24
    19e2:	c1 f0       	breq	.+48     	; 0x1a14 <task_ACS+0x10a>
							ircomm_data = ircomm_data_tmp;
    19e4:	80 91 c1 01 	lds	r24, 0x01C1
    19e8:	90 91 c2 01 	lds	r25, 0x01C2
    19ec:	90 93 dc 01 	sts	0x01DC, r25
    19f0:	80 93 db 01 	sts	0x01DB, r24
							ircomm_send = 14;
    19f4:	8e e0       	ldi	r24, 0x0E	; 14
    19f6:	80 93 a2 01 	sts	0x01A2, r24
							sysStatACS.ircomm_transmit = false;
    19fa:	80 91 a1 01 	lds	r24, 0x01A1
    19fe:	8f 7b       	andi	r24, 0xBF	; 191
    1a00:	80 93 a1 01 	sts	0x01A1, r24
							TIMSK |= (1 << OCIE2);
    1a04:	a9 e5       	ldi	r26, 0x59	; 89
    1a06:	b0 e0       	ldi	r27, 0x00	; 0
    1a08:	e9 e5       	ldi	r30, 0x59	; 89
    1a0a:	f0 e0       	ldi	r31, 0x00	; 0
    1a0c:	80 81       	ld	r24, Z
    1a0e:	80 68       	ori	r24, 0x80	; 128
    1a10:	8c 93       	st	X, r24
    1a12:	1c c0       	rjmp	.+56     	; 0x1a4c <task_ACS+0x142>
						}
						else {
							TIMSK &= ~(1 << OCIE2);
    1a14:	a9 e5       	ldi	r26, 0x59	; 89
    1a16:	b0 e0       	ldi	r27, 0x00	; 0
    1a18:	e9 e5       	ldi	r30, 0x59	; 89
    1a1a:	f0 e0       	ldi	r31, 0x00	; 0
    1a1c:	80 81       	ld	r24, Z
    1a1e:	8f 77       	andi	r24, 0x7F	; 127
    1a20:	8c 93       	st	X, r24
							IRCOMM_OFF();
    1a22:	a2 e3       	ldi	r26, 0x32	; 50
    1a24:	b0 e0       	ldi	r27, 0x00	; 0
    1a26:	e2 e3       	ldi	r30, 0x32	; 50
    1a28:	f0 e0       	ldi	r31, 0x00	; 0
    1a2a:	80 81       	ld	r24, Z
    1a2c:	8f 77       	andi	r24, 0x7F	; 127
    1a2e:	8c 93       	st	X, r24
							PORTB |= ACS_L;
    1a30:	a8 e3       	ldi	r26, 0x38	; 56
    1a32:	b0 e0       	ldi	r27, 0x00	; 0
    1a34:	e8 e3       	ldi	r30, 0x38	; 56
    1a36:	f0 e0       	ldi	r31, 0x00	; 0
    1a38:	80 81       	ld	r24, Z
    1a3a:	80 64       	ori	r24, 0x40	; 64
    1a3c:	8c 93       	st	X, r24
							PORTC |= ACS_R;
    1a3e:	a5 e3       	ldi	r26, 0x35	; 53
    1a40:	b0 e0       	ldi	r27, 0x00	; 0
    1a42:	e5 e3       	ldi	r30, 0x35	; 53
    1a44:	f0 e0       	ldi	r31, 0x00	; 0
    1a46:	80 81       	ld	r24, Z
    1a48:	80 68       	ori	r24, 0x80	; 128
    1a4a:	8c 93       	st	X, r24
						}
						if(acs_counter++ >= ACS_IRCOMM_WAIT_TIME) // Delay 
    1a4c:	90 91 7f 01 	lds	r25, 0x017F
    1a50:	9c 87       	std	Y+12, r25	; 0x0c
    1a52:	1b 86       	std	Y+11, r1	; 0x0b
    1a54:	2c 85       	ldd	r18, Y+12	; 0x0c
    1a56:	24 31       	cpi	r18, 0x14	; 20
    1a58:	10 f0       	brcs	.+4      	; 0x1a5e <task_ACS+0x154>
    1a5a:	31 e0       	ldi	r19, 0x01	; 1
    1a5c:	3b 87       	std	Y+11, r19	; 0x0b
    1a5e:	8c 85       	ldd	r24, Y+12	; 0x0c
    1a60:	8f 5f       	subi	r24, 0xFF	; 255
    1a62:	80 93 7f 01 	sts	0x017F, r24
    1a66:	8b 85       	ldd	r24, Y+11	; 0x0b
    1a68:	88 23       	and	r24, r24
    1a6a:	59 f0       	breq	.+22     	; 0x1a82 <task_ACS+0x178>
							acs_state=ACS_STATE_SEND_LEFT;
    1a6c:	82 e0       	ldi	r24, 0x02	; 2
    1a6e:	80 93 66 00 	sts	0x0066, r24
    1a72:	07 c0       	rjmp	.+14     	; 0x1a82 <task_ACS+0x178>
					}
					else
						TIMSK |= (1 << OCIE2);
    1a74:	a9 e5       	ldi	r26, 0x59	; 89
    1a76:	b0 e0       	ldi	r27, 0x00	; 0
    1a78:	e9 e5       	ldi	r30, 0x59	; 89
    1a7a:	f0 e0       	ldi	r31, 0x00	; 0
    1a7c:	80 81       	ld	r24, Z
    1a7e:	80 68       	ori	r24, 0x80	; 128
    1a80:	8c 93       	st	X, r24
					if(sysStatACS.rc5_data_received) { // RC5 data received? 
    1a82:	80 91 a1 01 	lds	r24, 0x01A1
    1a86:	88 70       	andi	r24, 0x08	; 8
    1a88:	88 23       	and	r24, r24
    1a8a:	09 f4       	brne	.+2      	; 0x1a8e <task_ACS+0x184>
    1a8c:	80 c1       	rjmp	.+768    	; 0x1d8e <task_ACS+0x484>
						IRCOMM_RC5dataReadyHandler(IRCOMM_RC5_data_ok); // Call handler
    1a8e:	e0 91 67 00 	lds	r30, 0x0067
    1a92:	f0 91 68 00 	lds	r31, 0x0068
    1a96:	80 91 fa 01 	lds	r24, 0x01FA
    1a9a:	90 91 fb 01 	lds	r25, 0x01FB
    1a9e:	09 95       	icall
						IRCOMM_RC5_data	= IRCOMM_RC5_data_ok;
    1aa0:	80 91 fa 01 	lds	r24, 0x01FA
    1aa4:	90 91 fb 01 	lds	r25, 0x01FB
    1aa8:	90 93 aa 01 	sts	0x01AA, r25
    1aac:	80 93 a9 01 	sts	0x01A9, r24
						IRCOMM_RC5_data_ok.data = 0;
    1ab0:	10 92 fb 01 	sts	0x01FB, r1
    1ab4:	10 92 fa 01 	sts	0x01FA, r1
						sysStatACS.rc5_data_received = false;
    1ab8:	80 91 a1 01 	lds	r24, 0x01A1
    1abc:	87 7f       	andi	r24, 0xF7	; 247
    1abe:	80 93 a1 01 	sts	0x01A1, r24
    1ac2:	65 c1       	rjmp	.+714    	; 0x1d8e <task_ACS+0x484>
					}
				break;
				case ACS_STATE_SEND_LEFT:  // Prepare left channel:
					TIMSK &= ~(1 << OCIE2);
    1ac4:	a9 e5       	ldi	r26, 0x59	; 89
    1ac6:	b0 e0       	ldi	r27, 0x00	; 0
    1ac8:	e9 e5       	ldi	r30, 0x59	; 89
    1aca:	f0 e0       	ldi	r31, 0x00	; 0
    1acc:	80 81       	ld	r24, Z
    1ace:	8f 77       	andi	r24, 0x7F	; 127
    1ad0:	8c 93       	st	X, r24
					IRCOMM_OFF();
    1ad2:	a2 e3       	ldi	r26, 0x32	; 50
    1ad4:	b0 e0       	ldi	r27, 0x00	; 0
    1ad6:	e2 e3       	ldi	r30, 0x32	; 50
    1ad8:	f0 e0       	ldi	r31, 0x00	; 0
    1ada:	80 81       	ld	r24, Z
    1adc:	8f 77       	andi	r24, 0x7F	; 127
    1ade:	8c 93       	st	X, r24
					PORTB |= ACS_L;
    1ae0:	a8 e3       	ldi	r26, 0x38	; 56
    1ae2:	b0 e0       	ldi	r27, 0x00	; 0
    1ae4:	e8 e3       	ldi	r30, 0x38	; 56
    1ae6:	f0 e0       	ldi	r31, 0x00	; 0
    1ae8:	80 81       	ld	r24, Z
    1aea:	80 64       	ori	r24, 0x40	; 64
    1aec:	8c 93       	st	X, r24
					PORTC |= ACS_R;
    1aee:	a5 e3       	ldi	r26, 0x35	; 53
    1af0:	b0 e0       	ldi	r27, 0x00	; 0
    1af2:	e5 e3       	ldi	r30, 0x35	; 53
    1af4:	f0 e0       	ldi	r31, 0x00	; 0
    1af6:	80 81       	ld	r24, Z
    1af8:	80 68       	ori	r24, 0x80	; 128
    1afa:	8c 93       	st	X, r24
					acs_pulse = 0;
    1afc:	10 92 a6 01 	sts	0x01A6, r1
					acs_event_counter = 0;
    1b00:	10 92 f6 01 	sts	0x01F6, r1
					acs_detect_timeout = 0;
    1b04:	10 92 7e 01 	sts	0x017E, r1
    1b08:	10 92 7d 01 	sts	0x017D, r1
					sysStatACS.channel = ACS_CHANNEL_LEFT;
    1b0c:	80 91 a1 01 	lds	r24, 0x01A1
    1b10:	8e 7f       	andi	r24, 0xFE	; 254
    1b12:	80 93 a1 01 	sts	0x01A1, r24
					sysStatACS.acs_go = true;
    1b16:	80 91 a1 01 	lds	r24, 0x01A1
    1b1a:	80 62       	ori	r24, 0x20	; 32
    1b1c:	80 93 a1 01 	sts	0x01A1, r24
					acs_counter = 3; 
    1b20:	83 e0       	ldi	r24, 0x03	; 3
    1b22:	80 93 7f 01 	sts	0x017F, r24
					acs_state = ACS_STATE_WAIT_LEFT;
    1b26:	83 e0       	ldi	r24, 0x03	; 3
    1b28:	80 93 66 00 	sts	0x0066, r24
    1b2c:	30 c1       	rjmp	.+608    	; 0x1d8e <task_ACS+0x484>
				break;
				case ACS_STATE_WAIT_LEFT: // Wait for reception of IR pulses from Left channel
					if(!acs_pulse && acs_counter++ > 2) { 
    1b2e:	80 91 a6 01 	lds	r24, 0x01A6
    1b32:	88 23       	and	r24, r24
    1b34:	e1 f4       	brne	.+56     	; 0x1b6e <task_ACS+0x264>
    1b36:	90 91 7f 01 	lds	r25, 0x017F
    1b3a:	9a 87       	std	Y+10, r25	; 0x0a
    1b3c:	19 86       	std	Y+9, r1	; 0x09
    1b3e:	2a 85       	ldd	r18, Y+10	; 0x0a
    1b40:	23 30       	cpi	r18, 0x03	; 3
    1b42:	10 f0       	brcs	.+4      	; 0x1b48 <task_ACS+0x23e>
    1b44:	31 e0       	ldi	r19, 0x01	; 1
    1b46:	39 87       	std	Y+9, r19	; 0x09
    1b48:	8a 85       	ldd	r24, Y+10	; 0x0a
    1b4a:	8f 5f       	subi	r24, 0xFF	; 255
    1b4c:	80 93 7f 01 	sts	0x017F, r24
    1b50:	89 85       	ldd	r24, Y+9	; 0x09
    1b52:	88 23       	and	r24, r24
    1b54:	61 f0       	breq	.+24     	; 0x1b6e <task_ACS+0x264>
						TIMSK |= (1 << OCIE2); 
    1b56:	a9 e5       	ldi	r26, 0x59	; 89
    1b58:	b0 e0       	ldi	r27, 0x00	; 0
    1b5a:	e9 e5       	ldi	r30, 0x59	; 89
    1b5c:	f0 e0       	ldi	r31, 0x00	; 0
    1b5e:	80 81       	ld	r24, Z
    1b60:	80 68       	ori	r24, 0x80	; 128
    1b62:	8c 93       	st	X, r24
						acs_pulse = ACS_SEND_PULSES_LEFT;  // Send pulses! 
    1b64:	88 e2       	ldi	r24, 0x28	; 40
    1b66:	80 93 a6 01 	sts	0x01A6, r24
						acs_counter = 0;
    1b6a:	10 92 7f 01 	sts	0x017F, r1
					}
					if(obstacle_left && acs_event_counter >= ACS_REC_PULSES_LEFT_THRESHOLD) {
    1b6e:	80 91 d7 01 	lds	r24, 0x01D7
    1b72:	88 23       	and	r24, r24
    1b74:	69 f0       	breq	.+26     	; 0x1b90 <task_ACS+0x286>
    1b76:	80 91 f6 01 	lds	r24, 0x01F6
    1b7a:	82 30       	cpi	r24, 0x02	; 2
    1b7c:	48 f0       	brcs	.+18     	; 0x1b90 <task_ACS+0x286>
						acs_event_counter = 0;
    1b7e:	10 92 f6 01 	sts	0x01F6, r1
						obstacle_left = true;
    1b82:	81 e0       	ldi	r24, 0x01	; 1
    1b84:	80 93 d7 01 	sts	0x01D7, r24
						acs_state = ACS_STATE_SEND_RIGHT;
    1b88:	85 e0       	ldi	r24, 0x05	; 5
    1b8a:	80 93 66 00 	sts	0x0066, r24
    1b8e:	ff c0       	rjmp	.+510    	; 0x1d8e <task_ACS+0x484>
					}
					else if(acs_event_counter >= ACS_REC_PULSES_LEFT) { // receive min. ACS_REC_PULSES_LEFT pulses  
    1b90:	80 91 f6 01 	lds	r24, 0x01F6
    1b94:	86 30       	cpi	r24, 0x06	; 6
    1b96:	48 f0       	brcs	.+18     	; 0x1baa <task_ACS+0x2a0>
						acs_event_counter = 0;
    1b98:	10 92 f6 01 	sts	0x01F6, r1
						obstacle_left = true;
    1b9c:	81 e0       	ldi	r24, 0x01	; 1
    1b9e:	80 93 d7 01 	sts	0x01D7, r24
						acs_state = ACS_STATE_SEND_RIGHT;
    1ba2:	85 e0       	ldi	r24, 0x05	; 5
    1ba4:	80 93 66 00 	sts	0x0066, r24
    1ba8:	f2 c0       	rjmp	.+484    	; 0x1d8e <task_ACS+0x484>
					}
					else if(acs_detect_timeout++ >= ACS_TIMEOUT_LEFT) { // Timeout?
    1baa:	20 91 7d 01 	lds	r18, 0x017D
    1bae:	30 91 7e 01 	lds	r19, 0x017E
    1bb2:	38 87       	std	Y+8, r19	; 0x08
    1bb4:	2f 83       	std	Y+7, r18	; 0x07
    1bb6:	1e 82       	std	Y+6, r1	; 0x06
    1bb8:	8f 81       	ldd	r24, Y+7	; 0x07
    1bba:	98 85       	ldd	r25, Y+8	; 0x08
    1bbc:	8e 30       	cpi	r24, 0x0E	; 14
    1bbe:	91 05       	cpc	r25, r1
    1bc0:	10 f0       	brcs	.+4      	; 0x1bc6 <task_ACS+0x2bc>
    1bc2:	91 e0       	ldi	r25, 0x01	; 1
    1bc4:	9e 83       	std	Y+6, r25	; 0x06
    1bc6:	8f 81       	ldd	r24, Y+7	; 0x07
    1bc8:	98 85       	ldd	r25, Y+8	; 0x08
    1bca:	01 96       	adiw	r24, 0x01	; 1
    1bcc:	90 93 7e 01 	sts	0x017E, r25
    1bd0:	80 93 7d 01 	sts	0x017D, r24
    1bd4:	2e 81       	ldd	r18, Y+6	; 0x06
    1bd6:	22 23       	and	r18, r18
    1bd8:	09 f4       	brne	.+2      	; 0x1bdc <task_ACS+0x2d2>
    1bda:	d9 c0       	rjmp	.+434    	; 0x1d8e <task_ACS+0x484>
						obstacle_left = false;
    1bdc:	10 92 d7 01 	sts	0x01D7, r1
						acs_state = ACS_STATE_SEND_RIGHT;
    1be0:	85 e0       	ldi	r24, 0x05	; 5
    1be2:	80 93 66 00 	sts	0x0066, r24
						TIMSK &= ~(1 << OCIE2);
    1be6:	a9 e5       	ldi	r26, 0x59	; 89
    1be8:	b0 e0       	ldi	r27, 0x00	; 0
    1bea:	e9 e5       	ldi	r30, 0x59	; 89
    1bec:	f0 e0       	ldi	r31, 0x00	; 0
    1bee:	80 81       	ld	r24, Z
    1bf0:	8f 77       	andi	r24, 0x7F	; 127
    1bf2:	8c 93       	st	X, r24
						IRCOMM_OFF();
    1bf4:	a2 e3       	ldi	r26, 0x32	; 50
    1bf6:	b0 e0       	ldi	r27, 0x00	; 0
    1bf8:	e2 e3       	ldi	r30, 0x32	; 50
    1bfa:	f0 e0       	ldi	r31, 0x00	; 0
    1bfc:	80 81       	ld	r24, Z
    1bfe:	8f 77       	andi	r24, 0x7F	; 127
    1c00:	8c 93       	st	X, r24
						PORTB |= ACS_L;
    1c02:	a8 e3       	ldi	r26, 0x38	; 56
    1c04:	b0 e0       	ldi	r27, 0x00	; 0
    1c06:	e8 e3       	ldi	r30, 0x38	; 56
    1c08:	f0 e0       	ldi	r31, 0x00	; 0
    1c0a:	80 81       	ld	r24, Z
    1c0c:	80 64       	ori	r24, 0x40	; 64
    1c0e:	8c 93       	st	X, r24
						PORTC |= ACS_R;
    1c10:	a5 e3       	ldi	r26, 0x35	; 53
    1c12:	b0 e0       	ldi	r27, 0x00	; 0
    1c14:	e5 e3       	ldi	r30, 0x35	; 53
    1c16:	f0 e0       	ldi	r31, 0x00	; 0
    1c18:	80 81       	ld	r24, Z
    1c1a:	80 68       	ori	r24, 0x80	; 128
    1c1c:	8c 93       	st	X, r24
						acs_pulse = 0;
    1c1e:	10 92 a6 01 	sts	0x01A6, r1
    1c22:	b5 c0       	rjmp	.+362    	; 0x1d8e <task_ACS+0x484>
					}
				break;
				case ACS_STATE_SEND_RIGHT:   // Prepare right channel:
					TIMSK &= ~(1 << OCIE2);
    1c24:	a9 e5       	ldi	r26, 0x59	; 89
    1c26:	b0 e0       	ldi	r27, 0x00	; 0
    1c28:	e9 e5       	ldi	r30, 0x59	; 89
    1c2a:	f0 e0       	ldi	r31, 0x00	; 0
    1c2c:	80 81       	ld	r24, Z
    1c2e:	8f 77       	andi	r24, 0x7F	; 127
    1c30:	8c 93       	st	X, r24
					IRCOMM_OFF();
    1c32:	a2 e3       	ldi	r26, 0x32	; 50
    1c34:	b0 e0       	ldi	r27, 0x00	; 0
    1c36:	e2 e3       	ldi	r30, 0x32	; 50
    1c38:	f0 e0       	ldi	r31, 0x00	; 0
    1c3a:	80 81       	ld	r24, Z
    1c3c:	8f 77       	andi	r24, 0x7F	; 127
    1c3e:	8c 93       	st	X, r24
					PORTB |= ACS_L;
    1c40:	a8 e3       	ldi	r26, 0x38	; 56
    1c42:	b0 e0       	ldi	r27, 0x00	; 0
    1c44:	e8 e3       	ldi	r30, 0x38	; 56
    1c46:	f0 e0       	ldi	r31, 0x00	; 0
    1c48:	80 81       	ld	r24, Z
    1c4a:	80 64       	ori	r24, 0x40	; 64
    1c4c:	8c 93       	st	X, r24
					PORTC |= ACS_R;
    1c4e:	a5 e3       	ldi	r26, 0x35	; 53
    1c50:	b0 e0       	ldi	r27, 0x00	; 0
    1c52:	e5 e3       	ldi	r30, 0x35	; 53
    1c54:	f0 e0       	ldi	r31, 0x00	; 0
    1c56:	80 81       	ld	r24, Z
    1c58:	80 68       	ori	r24, 0x80	; 128
    1c5a:	8c 93       	st	X, r24
					acs_pulse = 0;
    1c5c:	10 92 a6 01 	sts	0x01A6, r1
					acs_event_counter = 0;
    1c60:	10 92 f6 01 	sts	0x01F6, r1
					acs_detect_timeout = 0;
    1c64:	10 92 7e 01 	sts	0x017E, r1
    1c68:	10 92 7d 01 	sts	0x017D, r1
					sysStatACS.channel = ACS_CHANNEL_RIGHT;
    1c6c:	80 91 a1 01 	lds	r24, 0x01A1
    1c70:	81 60       	ori	r24, 0x01	; 1
    1c72:	80 93 a1 01 	sts	0x01A1, r24
					sysStatACS.acs_go = true;
    1c76:	80 91 a1 01 	lds	r24, 0x01A1
    1c7a:	80 62       	ori	r24, 0x20	; 32
    1c7c:	80 93 a1 01 	sts	0x01A1, r24
					acs_counter = 3;
    1c80:	83 e0       	ldi	r24, 0x03	; 3
    1c82:	80 93 7f 01 	sts	0x017F, r24
					acs_state = ACS_STATE_WAIT_RIGHT;
    1c86:	86 e0       	ldi	r24, 0x06	; 6
    1c88:	80 93 66 00 	sts	0x0066, r24
    1c8c:	80 c0       	rjmp	.+256    	; 0x1d8e <task_ACS+0x484>
				break;
				case ACS_STATE_WAIT_RIGHT:  // Wait for reception of IR pulses
					if(!acs_pulse && acs_counter++ > 2) { 
    1c8e:	80 91 a6 01 	lds	r24, 0x01A6
    1c92:	88 23       	and	r24, r24
    1c94:	e1 f4       	brne	.+56     	; 0x1cce <task_ACS+0x3c4>
    1c96:	30 91 7f 01 	lds	r19, 0x017F
    1c9a:	3d 83       	std	Y+5, r19	; 0x05
    1c9c:	1c 82       	std	Y+4, r1	; 0x04
    1c9e:	8d 81       	ldd	r24, Y+5	; 0x05
    1ca0:	83 30       	cpi	r24, 0x03	; 3
    1ca2:	10 f0       	brcs	.+4      	; 0x1ca8 <task_ACS+0x39e>
    1ca4:	91 e0       	ldi	r25, 0x01	; 1
    1ca6:	9c 83       	std	Y+4, r25	; 0x04
    1ca8:	8d 81       	ldd	r24, Y+5	; 0x05
    1caa:	8f 5f       	subi	r24, 0xFF	; 255
    1cac:	80 93 7f 01 	sts	0x017F, r24
    1cb0:	2c 81       	ldd	r18, Y+4	; 0x04
    1cb2:	22 23       	and	r18, r18
    1cb4:	61 f0       	breq	.+24     	; 0x1cce <task_ACS+0x3c4>
						TIMSK |= (1 << OCIE2);
    1cb6:	a9 e5       	ldi	r26, 0x59	; 89
    1cb8:	b0 e0       	ldi	r27, 0x00	; 0
    1cba:	e9 e5       	ldi	r30, 0x59	; 89
    1cbc:	f0 e0       	ldi	r31, 0x00	; 0
    1cbe:	80 81       	ld	r24, Z
    1cc0:	80 68       	ori	r24, 0x80	; 128
    1cc2:	8c 93       	st	X, r24
						acs_pulse = ACS_SEND_PULSES_RIGHT; 	// Send pulses!
    1cc4:	88 e2       	ldi	r24, 0x28	; 40
    1cc6:	80 93 a6 01 	sts	0x01A6, r24
						acs_counter = 0;
    1cca:	10 92 7f 01 	sts	0x017F, r1
					}
					if(obstacle_right && acs_event_counter >= ACS_REC_PULSES_RIGHT_THRESHOLD) {
    1cce:	80 91 e0 01 	lds	r24, 0x01E0
    1cd2:	88 23       	and	r24, r24
    1cd4:	69 f0       	breq	.+26     	; 0x1cf0 <task_ACS+0x3e6>
    1cd6:	80 91 f6 01 	lds	r24, 0x01F6
    1cda:	82 30       	cpi	r24, 0x02	; 2
    1cdc:	48 f0       	brcs	.+18     	; 0x1cf0 <task_ACS+0x3e6>
						acs_event_counter = 0;
    1cde:	10 92 f6 01 	sts	0x01F6, r1
						obstacle_right = true;
    1ce2:	81 e0       	ldi	r24, 0x01	; 1
    1ce4:	80 93 e0 01 	sts	0x01E0, r24
						acs_state = ACS_STATE_IRCOMM_DELAY;
    1ce8:	81 e0       	ldi	r24, 0x01	; 1
    1cea:	80 93 66 00 	sts	0x0066, r24
    1cee:	4f c0       	rjmp	.+158    	; 0x1d8e <task_ACS+0x484>
					}
					else if(acs_event_counter >= ACS_REC_PULSES_RIGHT) { // receive min. ACS_REC_PULSES_RIGHT pulses
    1cf0:	80 91 f6 01 	lds	r24, 0x01F6
    1cf4:	86 30       	cpi	r24, 0x06	; 6
    1cf6:	48 f0       	brcs	.+18     	; 0x1d0a <task_ACS+0x400>
						acs_event_counter = 0;
    1cf8:	10 92 f6 01 	sts	0x01F6, r1
						obstacle_right = true;
    1cfc:	81 e0       	ldi	r24, 0x01	; 1
    1cfe:	80 93 e0 01 	sts	0x01E0, r24
						acs_state = ACS_STATE_IRCOMM_DELAY;
    1d02:	81 e0       	ldi	r24, 0x01	; 1
    1d04:	80 93 66 00 	sts	0x0066, r24
    1d08:	42 c0       	rjmp	.+132    	; 0x1d8e <task_ACS+0x484>
					}
					else if(acs_detect_timeout++ >= ACS_TIMEOUT_RIGHT) { // Timeout?
    1d0a:	80 91 7d 01 	lds	r24, 0x017D
    1d0e:	90 91 7e 01 	lds	r25, 0x017E
    1d12:	9b 83       	std	Y+3, r25	; 0x03
    1d14:	8a 83       	std	Y+2, r24	; 0x02
    1d16:	19 82       	std	Y+1, r1	; 0x01
    1d18:	2a 81       	ldd	r18, Y+2	; 0x02
    1d1a:	3b 81       	ldd	r19, Y+3	; 0x03
    1d1c:	2e 30       	cpi	r18, 0x0E	; 14
    1d1e:	31 05       	cpc	r19, r1
    1d20:	10 f0       	brcs	.+4      	; 0x1d26 <task_ACS+0x41c>
    1d22:	31 e0       	ldi	r19, 0x01	; 1
    1d24:	39 83       	std	Y+1, r19	; 0x01
    1d26:	8a 81       	ldd	r24, Y+2	; 0x02
    1d28:	9b 81       	ldd	r25, Y+3	; 0x03
    1d2a:	01 96       	adiw	r24, 0x01	; 1
    1d2c:	90 93 7e 01 	sts	0x017E, r25
    1d30:	80 93 7d 01 	sts	0x017D, r24
    1d34:	89 81       	ldd	r24, Y+1	; 0x01
    1d36:	88 23       	and	r24, r24
    1d38:	51 f1       	breq	.+84     	; 0x1d8e <task_ACS+0x484>
						obstacle_right = false;
    1d3a:	10 92 e0 01 	sts	0x01E0, r1
						acs_state = ACS_STATE_IRCOMM_DELAY;
    1d3e:	81 e0       	ldi	r24, 0x01	; 1
    1d40:	80 93 66 00 	sts	0x0066, r24
						TIMSK &= ~(1 << OCIE2);
    1d44:	a9 e5       	ldi	r26, 0x59	; 89
    1d46:	b0 e0       	ldi	r27, 0x00	; 0
    1d48:	e9 e5       	ldi	r30, 0x59	; 89
    1d4a:	f0 e0       	ldi	r31, 0x00	; 0
    1d4c:	80 81       	ld	r24, Z
    1d4e:	8f 77       	andi	r24, 0x7F	; 127
    1d50:	8c 93       	st	X, r24
						IRCOMM_OFF();
    1d52:	a2 e3       	ldi	r26, 0x32	; 50
    1d54:	b0 e0       	ldi	r27, 0x00	; 0
    1d56:	e2 e3       	ldi	r30, 0x32	; 50
    1d58:	f0 e0       	ldi	r31, 0x00	; 0
    1d5a:	80 81       	ld	r24, Z
    1d5c:	8f 77       	andi	r24, 0x7F	; 127
    1d5e:	8c 93       	st	X, r24
						PORTB |= ACS_L;
    1d60:	a8 e3       	ldi	r26, 0x38	; 56
    1d62:	b0 e0       	ldi	r27, 0x00	; 0
    1d64:	e8 e3       	ldi	r30, 0x38	; 56
    1d66:	f0 e0       	ldi	r31, 0x00	; 0
    1d68:	80 81       	ld	r24, Z
    1d6a:	80 64       	ori	r24, 0x40	; 64
    1d6c:	8c 93       	st	X, r24
						PORTC |= ACS_R;
    1d6e:	a5 e3       	ldi	r26, 0x35	; 53
    1d70:	b0 e0       	ldi	r27, 0x00	; 0
    1d72:	e5 e3       	ldi	r30, 0x35	; 53
    1d74:	f0 e0       	ldi	r31, 0x00	; 0
    1d76:	80 81       	ld	r24, Z
    1d78:	80 68       	ori	r24, 0x80	; 128
    1d7a:	8c 93       	st	X, r24
						acs_pulse = 0;
    1d7c:	10 92 a6 01 	sts	0x01A6, r1
    1d80:	06 c0       	rjmp	.+12     	; 0x1d8e <task_ACS+0x484>
					}
				break;
			}
		}
		else { // RC5 reception detected...
			acs_detect_timeout = 0;
    1d82:	10 92 7e 01 	sts	0x017E, r1
    1d86:	10 92 7d 01 	sts	0x017D, r1
			acs_counter = 0;
    1d8a:	10 92 7f 01 	sts	0x017F, r1
		}
		
		// Check for changes and call event handler if necessary:
		static uint8_t acs_l_tmp;
		static uint8_t acs_r_tmp;
		if(acs_l_tmp != obstacle_left || acs_r_tmp != obstacle_right) { // Did the ACS Status change?
    1d8e:	90 91 7c 01 	lds	r25, 0x017C
    1d92:	80 91 d7 01 	lds	r24, 0x01D7
    1d96:	98 17       	cp	r25, r24
    1d98:	31 f4       	brne	.+12     	; 0x1da6 <task_ACS+0x49c>
    1d9a:	90 91 7b 01 	lds	r25, 0x017B
    1d9e:	80 91 e0 01 	lds	r24, 0x01E0
    1da2:	98 17       	cp	r25, r24
    1da4:	69 f0       	breq	.+26     	; 0x1dc0 <task_ACS+0x4b6>
			acs_l_tmp = obstacle_left;   // Yes, update and call event handler...
    1da6:	80 91 d7 01 	lds	r24, 0x01D7
    1daa:	80 93 7c 01 	sts	0x017C, r24
			acs_r_tmp = obstacle_right;
    1dae:	80 91 e0 01 	lds	r24, 0x01E0
    1db2:	80 93 7b 01 	sts	0x017B, r24
			ACS_stateChangedHandler();
    1db6:	e0 91 69 00 	lds	r30, 0x0069
    1dba:	f0 91 6a 00 	lds	r31, 0x006A
    1dbe:	09 95       	icall
		}
		acs_timer = 0;
    1dc0:	10 92 ba 01 	sts	0x01BA, r1
    1dc4:	10 92 b9 01 	sts	0x01B9, r1
	}
}
    1dc8:	2e 96       	adiw	r28, 0x0e	; 14
    1dca:	0f b6       	in	r0, 0x3f	; 63
    1dcc:	f8 94       	cli
    1dce:	de bf       	out	0x3e, r29	; 62
    1dd0:	0f be       	out	0x3f, r0	; 63
    1dd2:	cd bf       	out	0x3d, r28	; 61
    1dd4:	cf 91       	pop	r28
    1dd6:	df 91       	pop	r29
    1dd8:	08 95       	ret

00001dda <disableACS>:
/**
 * Disables the ACS task.
 * ACS and IRCOMM Transmissions/Receptions will not work anymore.
 */
void disableACS(void)
{
    1dda:	df 93       	push	r29
    1ddc:	cf 93       	push	r28
    1dde:	cd b7       	in	r28, 0x3d	; 61
    1de0:	de b7       	in	r29, 0x3e	; 62
	acs_state = ACS_STATE_IDLE;
    1de2:	10 92 66 00 	sts	0x0066, r1
	TIMSK &= ~(1 << OCIE2);
    1de6:	a9 e5       	ldi	r26, 0x59	; 89
    1de8:	b0 e0       	ldi	r27, 0x00	; 0
    1dea:	e9 e5       	ldi	r30, 0x59	; 89
    1dec:	f0 e0       	ldi	r31, 0x00	; 0
    1dee:	80 81       	ld	r24, Z
    1df0:	8f 77       	andi	r24, 0x7F	; 127
    1df2:	8c 93       	st	X, r24
	IRCOMM_OFF();
    1df4:	a2 e3       	ldi	r26, 0x32	; 50
    1df6:	b0 e0       	ldi	r27, 0x00	; 0
    1df8:	e2 e3       	ldi	r30, 0x32	; 50
    1dfa:	f0 e0       	ldi	r31, 0x00	; 0
    1dfc:	80 81       	ld	r24, Z
    1dfe:	8f 77       	andi	r24, 0x7F	; 127
    1e00:	8c 93       	st	X, r24
	PORTB |= ACS_L;
    1e02:	a8 e3       	ldi	r26, 0x38	; 56
    1e04:	b0 e0       	ldi	r27, 0x00	; 0
    1e06:	e8 e3       	ldi	r30, 0x38	; 56
    1e08:	f0 e0       	ldi	r31, 0x00	; 0
    1e0a:	80 81       	ld	r24, Z
    1e0c:	80 64       	ori	r24, 0x40	; 64
    1e0e:	8c 93       	st	X, r24
	PORTC |= ACS_R;
    1e10:	a5 e3       	ldi	r26, 0x35	; 53
    1e12:	b0 e0       	ldi	r27, 0x00	; 0
    1e14:	e5 e3       	ldi	r30, 0x35	; 53
    1e16:	f0 e0       	ldi	r31, 0x00	; 0
    1e18:	80 81       	ld	r24, Z
    1e1a:	80 68       	ori	r24, 0x80	; 128
    1e1c:	8c 93       	st	X, r24
	obstacle_right = false;
    1e1e:	10 92 e0 01 	sts	0x01E0, r1
	obstacle_left = false;
    1e22:	10 92 d7 01 	sts	0x01D7, r1
}
    1e26:	cf 91       	pop	r28
    1e28:	df 91       	pop	r29
    1e2a:	08 95       	ret

00001e2c <enableACS>:

/**
 * Enables the ACS task.
 */
void enableACS(void)
{
    1e2c:	df 93       	push	r29
    1e2e:	cf 93       	push	r28
    1e30:	cd b7       	in	r28, 0x3d	; 61
    1e32:	de b7       	in	r29, 0x3e	; 62
	TIMSK &= ~(1 << OCIE2);
    1e34:	a9 e5       	ldi	r26, 0x59	; 89
    1e36:	b0 e0       	ldi	r27, 0x00	; 0
    1e38:	e9 e5       	ldi	r30, 0x59	; 89
    1e3a:	f0 e0       	ldi	r31, 0x00	; 0
    1e3c:	80 81       	ld	r24, Z
    1e3e:	8f 77       	andi	r24, 0x7F	; 127
    1e40:	8c 93       	st	X, r24
	IRCOMM_OFF();
    1e42:	a2 e3       	ldi	r26, 0x32	; 50
    1e44:	b0 e0       	ldi	r27, 0x00	; 0
    1e46:	e2 e3       	ldi	r30, 0x32	; 50
    1e48:	f0 e0       	ldi	r31, 0x00	; 0
    1e4a:	80 81       	ld	r24, Z
    1e4c:	8f 77       	andi	r24, 0x7F	; 127
    1e4e:	8c 93       	st	X, r24
	PORTB |= ACS_L;
    1e50:	a8 e3       	ldi	r26, 0x38	; 56
    1e52:	b0 e0       	ldi	r27, 0x00	; 0
    1e54:	e8 e3       	ldi	r30, 0x38	; 56
    1e56:	f0 e0       	ldi	r31, 0x00	; 0
    1e58:	80 81       	ld	r24, Z
    1e5a:	80 64       	ori	r24, 0x40	; 64
    1e5c:	8c 93       	st	X, r24
	PORTC |= ACS_R;
    1e5e:	a5 e3       	ldi	r26, 0x35	; 53
    1e60:	b0 e0       	ldi	r27, 0x00	; 0
    1e62:	e5 e3       	ldi	r30, 0x35	; 53
    1e64:	f0 e0       	ldi	r31, 0x00	; 0
    1e66:	80 81       	ld	r24, Z
    1e68:	80 68       	ori	r24, 0x80	; 128
    1e6a:	8c 93       	st	X, r24
	obstacle_right = false;
    1e6c:	10 92 e0 01 	sts	0x01E0, r1
	obstacle_left = false;
    1e70:	10 92 d7 01 	sts	0x01D7, r1
	acs_state = ACS_STATE_IRCOMM_DELAY;
    1e74:	81 e0       	ldi	r24, 0x01	; 1
    1e76:	80 93 66 00 	sts	0x0066, r24
}
    1e7a:	cf 91       	pop	r28
    1e7c:	df 91       	pop	r29
    1e7e:	08 95       	ret

00001e80 <setACSPwrOff>:
 *
 *			setACSPwrOff();
 *
 */
void setACSPwrOff(void)
{
    1e80:	df 93       	push	r29
    1e82:	cf 93       	push	r28
    1e84:	cd b7       	in	r28, 0x3d	; 61
    1e86:	de b7       	in	r29, 0x3e	; 62
	DDRD &= ~ACS_PWR;
    1e88:	a1 e3       	ldi	r26, 0x31	; 49
    1e8a:	b0 e0       	ldi	r27, 0x00	; 0
    1e8c:	e1 e3       	ldi	r30, 0x31	; 49
    1e8e:	f0 e0       	ldi	r31, 0x00	; 0
    1e90:	80 81       	ld	r24, Z
    1e92:	8f 7b       	andi	r24, 0xBF	; 191
    1e94:	8c 93       	st	X, r24
	PORTD &= ~ACS_PWR;
    1e96:	a2 e3       	ldi	r26, 0x32	; 50
    1e98:	b0 e0       	ldi	r27, 0x00	; 0
    1e9a:	e2 e3       	ldi	r30, 0x32	; 50
    1e9c:	f0 e0       	ldi	r31, 0x00	; 0
    1e9e:	80 81       	ld	r24, Z
    1ea0:	8f 7b       	andi	r24, 0xBF	; 191
    1ea2:	8c 93       	st	X, r24
	DDRB &= ~ACS_PWRH;
    1ea4:	a7 e3       	ldi	r26, 0x37	; 55
    1ea6:	b0 e0       	ldi	r27, 0x00	; 0
    1ea8:	e7 e3       	ldi	r30, 0x37	; 55
    1eaa:	f0 e0       	ldi	r31, 0x00	; 0
    1eac:	80 81       	ld	r24, Z
    1eae:	87 7f       	andi	r24, 0xF7	; 247
    1eb0:	8c 93       	st	X, r24
	PORTB &= ~ACS_PWRH;
    1eb2:	a8 e3       	ldi	r26, 0x38	; 56
    1eb4:	b0 e0       	ldi	r27, 0x00	; 0
    1eb6:	e8 e3       	ldi	r30, 0x38	; 56
    1eb8:	f0 e0       	ldi	r31, 0x00	; 0
    1eba:	80 81       	ld	r24, Z
    1ebc:	87 7f       	andi	r24, 0xF7	; 247
    1ebe:	8c 93       	st	X, r24
	PORTB &= ~ACS_L;
    1ec0:	a8 e3       	ldi	r26, 0x38	; 56
    1ec2:	b0 e0       	ldi	r27, 0x00	; 0
    1ec4:	e8 e3       	ldi	r30, 0x38	; 56
    1ec6:	f0 e0       	ldi	r31, 0x00	; 0
    1ec8:	80 81       	ld	r24, Z
    1eca:	8f 7b       	andi	r24, 0xBF	; 191
    1ecc:	8c 93       	st	X, r24
	PORTC &= ~ACS_R;
    1ece:	a5 e3       	ldi	r26, 0x35	; 53
    1ed0:	b0 e0       	ldi	r27, 0x00	; 0
    1ed2:	e5 e3       	ldi	r30, 0x35	; 53
    1ed4:	f0 e0       	ldi	r31, 0x00	; 0
    1ed6:	80 81       	ld	r24, Z
    1ed8:	8f 77       	andi	r24, 0x7F	; 127
    1eda:	8c 93       	st	X, r24
}
    1edc:	cf 91       	pop	r28
    1ede:	df 91       	pop	r29
    1ee0:	08 95       	ret

00001ee2 <setACSPwrLow>:
 *
 *			setACSPwrLow();
 *
 */
void setACSPwrLow(void)
{
    1ee2:	df 93       	push	r29
    1ee4:	cf 93       	push	r28
    1ee6:	cd b7       	in	r28, 0x3d	; 61
    1ee8:	de b7       	in	r29, 0x3e	; 62
	DDRD |= ACS_PWR;
    1eea:	a1 e3       	ldi	r26, 0x31	; 49
    1eec:	b0 e0       	ldi	r27, 0x00	; 0
    1eee:	e1 e3       	ldi	r30, 0x31	; 49
    1ef0:	f0 e0       	ldi	r31, 0x00	; 0
    1ef2:	80 81       	ld	r24, Z
    1ef4:	80 64       	ori	r24, 0x40	; 64
    1ef6:	8c 93       	st	X, r24
	PORTD |= ACS_PWR;
    1ef8:	a2 e3       	ldi	r26, 0x32	; 50
    1efa:	b0 e0       	ldi	r27, 0x00	; 0
    1efc:	e2 e3       	ldi	r30, 0x32	; 50
    1efe:	f0 e0       	ldi	r31, 0x00	; 0
    1f00:	80 81       	ld	r24, Z
    1f02:	80 64       	ori	r24, 0x40	; 64
    1f04:	8c 93       	st	X, r24
	DDRB &= ~ACS_PWRH;
    1f06:	a7 e3       	ldi	r26, 0x37	; 55
    1f08:	b0 e0       	ldi	r27, 0x00	; 0
    1f0a:	e7 e3       	ldi	r30, 0x37	; 55
    1f0c:	f0 e0       	ldi	r31, 0x00	; 0
    1f0e:	80 81       	ld	r24, Z
    1f10:	87 7f       	andi	r24, 0xF7	; 247
    1f12:	8c 93       	st	X, r24
	PORTB &= ~ACS_PWRH;
    1f14:	a8 e3       	ldi	r26, 0x38	; 56
    1f16:	b0 e0       	ldi	r27, 0x00	; 0
    1f18:	e8 e3       	ldi	r30, 0x38	; 56
    1f1a:	f0 e0       	ldi	r31, 0x00	; 0
    1f1c:	80 81       	ld	r24, Z
    1f1e:	87 7f       	andi	r24, 0xF7	; 247
    1f20:	8c 93       	st	X, r24
}
    1f22:	cf 91       	pop	r28
    1f24:	df 91       	pop	r29
    1f26:	08 95       	ret

00001f28 <setACSPwrMed>:
 *
 *			setACSPwrMed();
 *
 */
void setACSPwrMed(void)
{
    1f28:	df 93       	push	r29
    1f2a:	cf 93       	push	r28
    1f2c:	cd b7       	in	r28, 0x3d	; 61
    1f2e:	de b7       	in	r29, 0x3e	; 62
	DDRD &= ~ACS_PWR;
    1f30:	a1 e3       	ldi	r26, 0x31	; 49
    1f32:	b0 e0       	ldi	r27, 0x00	; 0
    1f34:	e1 e3       	ldi	r30, 0x31	; 49
    1f36:	f0 e0       	ldi	r31, 0x00	; 0
    1f38:	80 81       	ld	r24, Z
    1f3a:	8f 7b       	andi	r24, 0xBF	; 191
    1f3c:	8c 93       	st	X, r24
	PORTD &= ~ACS_PWR;
    1f3e:	a2 e3       	ldi	r26, 0x32	; 50
    1f40:	b0 e0       	ldi	r27, 0x00	; 0
    1f42:	e2 e3       	ldi	r30, 0x32	; 50
    1f44:	f0 e0       	ldi	r31, 0x00	; 0
    1f46:	80 81       	ld	r24, Z
    1f48:	8f 7b       	andi	r24, 0xBF	; 191
    1f4a:	8c 93       	st	X, r24
	DDRB |= ACS_PWRH;
    1f4c:	a7 e3       	ldi	r26, 0x37	; 55
    1f4e:	b0 e0       	ldi	r27, 0x00	; 0
    1f50:	e7 e3       	ldi	r30, 0x37	; 55
    1f52:	f0 e0       	ldi	r31, 0x00	; 0
    1f54:	80 81       	ld	r24, Z
    1f56:	88 60       	ori	r24, 0x08	; 8
    1f58:	8c 93       	st	X, r24
	PORTB |= ACS_PWRH;
    1f5a:	a8 e3       	ldi	r26, 0x38	; 56
    1f5c:	b0 e0       	ldi	r27, 0x00	; 0
    1f5e:	e8 e3       	ldi	r30, 0x38	; 56
    1f60:	f0 e0       	ldi	r31, 0x00	; 0
    1f62:	80 81       	ld	r24, Z
    1f64:	88 60       	ori	r24, 0x08	; 8
    1f66:	8c 93       	st	X, r24
}
    1f68:	cf 91       	pop	r28
    1f6a:	df 91       	pop	r29
    1f6c:	08 95       	ret

00001f6e <setACSPwrHigh>:
 *
 *			setACSPwrHigh();
 *
 */
void setACSPwrHigh(void)
{
    1f6e:	df 93       	push	r29
    1f70:	cf 93       	push	r28
    1f72:	cd b7       	in	r28, 0x3d	; 61
    1f74:	de b7       	in	r29, 0x3e	; 62
	DDRD |= ACS_PWR;
    1f76:	a1 e3       	ldi	r26, 0x31	; 49
    1f78:	b0 e0       	ldi	r27, 0x00	; 0
    1f7a:	e1 e3       	ldi	r30, 0x31	; 49
    1f7c:	f0 e0       	ldi	r31, 0x00	; 0
    1f7e:	80 81       	ld	r24, Z
    1f80:	80 64       	ori	r24, 0x40	; 64
    1f82:	8c 93       	st	X, r24
	PORTD |= ACS_PWR;
    1f84:	a2 e3       	ldi	r26, 0x32	; 50
    1f86:	b0 e0       	ldi	r27, 0x00	; 0
    1f88:	e2 e3       	ldi	r30, 0x32	; 50
    1f8a:	f0 e0       	ldi	r31, 0x00	; 0
    1f8c:	80 81       	ld	r24, Z
    1f8e:	80 64       	ori	r24, 0x40	; 64
    1f90:	8c 93       	st	X, r24
	DDRB |= ACS_PWRH;
    1f92:	a7 e3       	ldi	r26, 0x37	; 55
    1f94:	b0 e0       	ldi	r27, 0x00	; 0
    1f96:	e7 e3       	ldi	r30, 0x37	; 55
    1f98:	f0 e0       	ldi	r31, 0x00	; 0
    1f9a:	80 81       	ld	r24, Z
    1f9c:	88 60       	ori	r24, 0x08	; 8
    1f9e:	8c 93       	st	X, r24
	PORTB |= ACS_PWRH;
    1fa0:	a8 e3       	ldi	r26, 0x38	; 56
    1fa2:	b0 e0       	ldi	r27, 0x00	; 0
    1fa4:	e8 e3       	ldi	r30, 0x38	; 56
    1fa6:	f0 e0       	ldi	r31, 0x00	; 0
    1fa8:	80 81       	ld	r24, Z
    1faa:	88 60       	ori	r24, 0x08	; 8
    1fac:	8c 93       	st	X, r24
}
    1fae:	cf 91       	pop	r28
    1fb0:	df 91       	pop	r29
    1fb2:	08 95       	ret

00001fb4 <powerON>:

/*****************************************************************************/
// 

void powerON(void) 
{ 
    1fb4:	df 93       	push	r29
    1fb6:	cf 93       	push	r28
    1fb8:	cd b7       	in	r28, 0x3d	; 61
    1fba:	de b7       	in	r29, 0x3e	; 62
	PORTB |= PWRON;
    1fbc:	a8 e3       	ldi	r26, 0x38	; 56
    1fbe:	b0 e0       	ldi	r27, 0x00	; 0
    1fc0:	e8 e3       	ldi	r30, 0x38	; 56
    1fc2:	f0 e0       	ldi	r31, 0x00	; 0
    1fc4:	80 81       	ld	r24, Z
    1fc6:	80 61       	ori	r24, 0x10	; 16
    1fc8:	8c 93       	st	X, r24
	#ifdef POWER_ON_WARNING
		if(leds_on < 4)
    1fca:	80 91 ac 01 	lds	r24, 0x01AC
    1fce:	84 30       	cpi	r24, 0x04	; 4
    1fd0:	18 f4       	brcc	.+6      	; 0x1fd8 <powerON+0x24>
			leds_on = 3;
    1fd2:	83 e0       	ldi	r24, 0x03	; 3
    1fd4:	80 93 ac 01 	sts	0x01AC, r24
	#endif
}
    1fd8:	cf 91       	pop	r28
    1fda:	df 91       	pop	r29
    1fdc:	08 95       	ret

00001fde <powerOFF>:

void powerOFF(void)
{
    1fde:	df 93       	push	r29
    1fe0:	cf 93       	push	r28
    1fe2:	00 d0       	rcall	.+0      	; 0x1fe4 <powerOFF+0x6>
    1fe4:	cd b7       	in	r28, 0x3d	; 61
    1fe6:	de b7       	in	r29, 0x3e	; 62
	PORTB &= ~PWRON;
    1fe8:	a8 e3       	ldi	r26, 0x38	; 56
    1fea:	b0 e0       	ldi	r27, 0x00	; 0
    1fec:	e8 e3       	ldi	r30, 0x38	; 56
    1fee:	f0 e0       	ldi	r31, 0x00	; 0
    1ff0:	80 81       	ld	r24, Z
    1ff2:	8f 7e       	andi	r24, 0xEF	; 239
    1ff4:	8c 93       	st	X, r24
	#ifdef POWER_ON_WARNING
		if(leds_on < 4)
    1ff6:	80 91 ac 01 	lds	r24, 0x01AC
    1ffa:	84 30       	cpi	r24, 0x04	; 4
    1ffc:	90 f4       	brcc	.+36     	; 0x2022 <powerOFF+0x44>
			leds_on = (leds_on ? 1 : (statusLEDs.byte && 1));
    1ffe:	80 91 ac 01 	lds	r24, 0x01AC
    2002:	88 23       	and	r24, r24
    2004:	21 f4       	brne	.+8      	; 0x200e <powerOFF+0x30>
    2006:	80 91 97 01 	lds	r24, 0x0197
    200a:	88 23       	and	r24, r24
    200c:	29 f0       	breq	.+10     	; 0x2018 <powerOFF+0x3a>
    200e:	81 e0       	ldi	r24, 0x01	; 1
    2010:	90 e0       	ldi	r25, 0x00	; 0
    2012:	9a 83       	std	Y+2, r25	; 0x02
    2014:	89 83       	std	Y+1, r24	; 0x01
    2016:	02 c0       	rjmp	.+4      	; 0x201c <powerOFF+0x3e>
    2018:	1a 82       	std	Y+2, r1	; 0x02
    201a:	19 82       	std	Y+1, r1	; 0x01
    201c:	89 81       	ldd	r24, Y+1	; 0x01
    201e:	80 93 ac 01 	sts	0x01AC, r24
	#endif
}
    2022:	0f 90       	pop	r0
    2024:	0f 90       	pop	r0
    2026:	cf 91       	pop	r28
    2028:	df 91       	pop	r29
    202a:	08 95       	ret

0000202c <__vector_10>:
 *
 * By default, it runs at 10kHz which means this ISR is called
 * every ~100µs! This is nice for all kinds of timing stuff!
 */
ISR (TIMER0_COMP_vect)
{
    202c:	1f 92       	push	r1
    202e:	0f 92       	push	r0
    2030:	0f b6       	in	r0, 0x3f	; 63
    2032:	0f 92       	push	r0
    2034:	11 24       	eor	r1, r1
    2036:	2f 93       	push	r18
    2038:	3f 93       	push	r19
    203a:	5f 93       	push	r21
    203c:	6f 93       	push	r22
    203e:	7f 93       	push	r23
    2040:	8f 93       	push	r24
    2042:	9f 93       	push	r25
    2044:	af 93       	push	r26
    2046:	bf 93       	push	r27
    2048:	ef 93       	push	r30
    204a:	ff 93       	push	r31
    204c:	df 93       	push	r29
    204e:	cf 93       	push	r28
    2050:	cd b7       	in	r28, 0x3d	; 61
    2052:	de b7       	in	r29, 0x3e	; 62
    2054:	2b 97       	sbiw	r28, 0x0b	; 11
    2056:	de bf       	out	0x3e, r29	; 62
    2058:	cd bf       	out	0x3d, r28	; 61
	#ifdef POWER_ON_WARNING
		static uint16_t leds_on_timer = 0;
	#endif
	
	// 16bit timer (100µs resolution)
	timer++;
    205a:	80 91 92 01 	lds	r24, 0x0192
    205e:	90 91 93 01 	lds	r25, 0x0193
    2062:	01 96       	adiw	r24, 0x01	; 1
    2064:	90 93 93 01 	sts	0x0193, r25
    2068:	80 93 92 01 	sts	0x0192, r24
	
	// Blocking delay (100µs):
	delay_timer++;
    206c:	80 91 ed 01 	lds	r24, 0x01ED
    2070:	8f 5f       	subi	r24, 0xFF	; 255
    2072:	80 93 ed 01 	sts	0x01ED, r24
	
	// All 1ms based timing stuff
	if(ms_timer++ >= 9) { // 10 * 100µs = 1ms, >= 9 because 0..9 = 10 counts
    2076:	20 91 f0 01 	lds	r18, 0x01F0
    207a:	2b 87       	std	Y+11, r18	; 0x0b
    207c:	1a 86       	std	Y+10, r1	; 0x0a
    207e:	8b 85       	ldd	r24, Y+11	; 0x0b
    2080:	89 30       	cpi	r24, 0x09	; 9
    2082:	10 f0       	brcs	.+4      	; 0x2088 <__vector_10+0x5c>
    2084:	91 e0       	ldi	r25, 0x01	; 1
    2086:	9a 87       	std	Y+10, r25	; 0x0a
    2088:	8b 85       	ldd	r24, Y+11	; 0x0b
    208a:	8f 5f       	subi	r24, 0xFF	; 255
    208c:	80 93 f0 01 	sts	0x01F0, r24
    2090:	2a 85       	ldd	r18, Y+10	; 0x0a
    2092:	22 23       	and	r18, r18
    2094:	09 f4       	brne	.+2      	; 0x2098 <__vector_10+0x6c>
    2096:	ec c1       	rjmp	.+984    	; 0x2470 <__vector_10+0x444>
		// 16bit Stopwatches:
		if(stopwatches.watches & STOPWATCH1)
    2098:	80 91 c5 01 	lds	r24, 0x01C5
    209c:	88 2f       	mov	r24, r24
    209e:	90 e0       	ldi	r25, 0x00	; 0
    20a0:	81 70       	andi	r24, 0x01	; 1
    20a2:	90 70       	andi	r25, 0x00	; 0
    20a4:	88 23       	and	r24, r24
    20a6:	49 f0       	breq	.+18     	; 0x20ba <__vector_10+0x8e>
			stopwatches.watch1++;
    20a8:	80 91 c6 01 	lds	r24, 0x01C6
    20ac:	90 91 c7 01 	lds	r25, 0x01C7
    20b0:	01 96       	adiw	r24, 0x01	; 1
    20b2:	90 93 c7 01 	sts	0x01C7, r25
    20b6:	80 93 c6 01 	sts	0x01C6, r24
		if(stopwatches.watches & STOPWATCH2)
    20ba:	80 91 c5 01 	lds	r24, 0x01C5
    20be:	88 2f       	mov	r24, r24
    20c0:	90 e0       	ldi	r25, 0x00	; 0
    20c2:	82 70       	andi	r24, 0x02	; 2
    20c4:	90 70       	andi	r25, 0x00	; 0
    20c6:	00 97       	sbiw	r24, 0x00	; 0
    20c8:	49 f0       	breq	.+18     	; 0x20dc <__vector_10+0xb0>
			stopwatches.watch2++;
    20ca:	80 91 c8 01 	lds	r24, 0x01C8
    20ce:	90 91 c9 01 	lds	r25, 0x01C9
    20d2:	01 96       	adiw	r24, 0x01	; 1
    20d4:	90 93 c9 01 	sts	0x01C9, r25
    20d8:	80 93 c8 01 	sts	0x01C8, r24
		if(stopwatches.watches & STOPWATCH3)
    20dc:	80 91 c5 01 	lds	r24, 0x01C5
    20e0:	88 2f       	mov	r24, r24
    20e2:	90 e0       	ldi	r25, 0x00	; 0
    20e4:	84 70       	andi	r24, 0x04	; 4
    20e6:	90 70       	andi	r25, 0x00	; 0
    20e8:	00 97       	sbiw	r24, 0x00	; 0
    20ea:	49 f0       	breq	.+18     	; 0x20fe <__vector_10+0xd2>
			stopwatches.watch3++;
    20ec:	80 91 ca 01 	lds	r24, 0x01CA
    20f0:	90 91 cb 01 	lds	r25, 0x01CB
    20f4:	01 96       	adiw	r24, 0x01	; 1
    20f6:	90 93 cb 01 	sts	0x01CB, r25
    20fa:	80 93 ca 01 	sts	0x01CA, r24
		if(stopwatches.watches & STOPWATCH4)
    20fe:	80 91 c5 01 	lds	r24, 0x01C5
    2102:	88 2f       	mov	r24, r24
    2104:	90 e0       	ldi	r25, 0x00	; 0
    2106:	88 70       	andi	r24, 0x08	; 8
    2108:	90 70       	andi	r25, 0x00	; 0
    210a:	00 97       	sbiw	r24, 0x00	; 0
    210c:	49 f0       	breq	.+18     	; 0x2120 <__vector_10+0xf4>
			stopwatches.watch4++;
    210e:	80 91 cc 01 	lds	r24, 0x01CC
    2112:	90 91 cd 01 	lds	r25, 0x01CD
    2116:	01 96       	adiw	r24, 0x01	; 1
    2118:	90 93 cd 01 	sts	0x01CD, r25
    211c:	80 93 cc 01 	sts	0x01CC, r24
		if(stopwatches.watches & STOPWATCH5)
    2120:	80 91 c5 01 	lds	r24, 0x01C5
    2124:	88 2f       	mov	r24, r24
    2126:	90 e0       	ldi	r25, 0x00	; 0
    2128:	80 71       	andi	r24, 0x10	; 16
    212a:	90 70       	andi	r25, 0x00	; 0
    212c:	00 97       	sbiw	r24, 0x00	; 0
    212e:	49 f0       	breq	.+18     	; 0x2142 <__vector_10+0x116>
			stopwatches.watch5++;
    2130:	80 91 ce 01 	lds	r24, 0x01CE
    2134:	90 91 cf 01 	lds	r25, 0x01CF
    2138:	01 96       	adiw	r24, 0x01	; 1
    213a:	90 93 cf 01 	sts	0x01CF, r25
    213e:	80 93 ce 01 	sts	0x01CE, r24
		if(stopwatches.watches & STOPWATCH6)
    2142:	80 91 c5 01 	lds	r24, 0x01C5
    2146:	88 2f       	mov	r24, r24
    2148:	90 e0       	ldi	r25, 0x00	; 0
    214a:	80 72       	andi	r24, 0x20	; 32
    214c:	90 70       	andi	r25, 0x00	; 0
    214e:	00 97       	sbiw	r24, 0x00	; 0
    2150:	49 f0       	breq	.+18     	; 0x2164 <__vector_10+0x138>
			stopwatches.watch6++;
    2152:	80 91 d0 01 	lds	r24, 0x01D0
    2156:	90 91 d1 01 	lds	r25, 0x01D1
    215a:	01 96       	adiw	r24, 0x01	; 1
    215c:	90 93 d1 01 	sts	0x01D1, r25
    2160:	80 93 d0 01 	sts	0x01D0, r24
		if(stopwatches.watches & STOPWATCH7)
    2164:	80 91 c5 01 	lds	r24, 0x01C5
    2168:	88 2f       	mov	r24, r24
    216a:	90 e0       	ldi	r25, 0x00	; 0
    216c:	80 74       	andi	r24, 0x40	; 64
    216e:	90 70       	andi	r25, 0x00	; 0
    2170:	00 97       	sbiw	r24, 0x00	; 0
    2172:	49 f0       	breq	.+18     	; 0x2186 <__vector_10+0x15a>
			stopwatches.watch7++;
    2174:	80 91 d2 01 	lds	r24, 0x01D2
    2178:	90 91 d3 01 	lds	r25, 0x01D3
    217c:	01 96       	adiw	r24, 0x01	; 1
    217e:	90 93 d3 01 	sts	0x01D3, r25
    2182:	80 93 d2 01 	sts	0x01D2, r24
		if(stopwatches.watches & STOPWATCH8)
    2186:	80 91 c5 01 	lds	r24, 0x01C5
    218a:	88 23       	and	r24, r24
    218c:	4c f4       	brge	.+18     	; 0x21a0 <__vector_10+0x174>
			stopwatches.watch8++;
    218e:	80 91 d4 01 	lds	r24, 0x01D4
    2192:	90 91 d5 01 	lds	r25, 0x01D5
    2196:	01 96       	adiw	r24, 0x01	; 1
    2198:	90 93 d5 01 	sts	0x01D5, r25
    219c:	80 93 d4 01 	sts	0x01D4, r24

		// Speed measurement timer
		if(speed_timer++ > SPEED_TIMER_BASE) {
    21a0:	80 91 e1 01 	lds	r24, 0x01E1
    21a4:	89 87       	std	Y+9, r24	; 0x09
    21a6:	18 86       	std	Y+8, r1	; 0x08
    21a8:	99 85       	ldd	r25, Y+9	; 0x09
    21aa:	99 3c       	cpi	r25, 0xC9	; 201
    21ac:	10 f0       	brcs	.+4      	; 0x21b2 <__vector_10+0x186>
    21ae:	21 e0       	ldi	r18, 0x01	; 1
    21b0:	28 87       	std	Y+8, r18	; 0x08
    21b2:	89 85       	ldd	r24, Y+9	; 0x09
    21b4:	8f 5f       	subi	r24, 0xFF	; 255
    21b6:	80 93 e1 01 	sts	0x01E1, r24
    21ba:	88 85       	ldd	r24, Y+8	; 0x08
    21bc:	88 23       	and	r24, r24
    21be:	e9 f0       	breq	.+58     	; 0x21fa <__vector_10+0x1ce>
			mright_speed = mright_counter;
    21c0:	80 91 bf 01 	lds	r24, 0x01BF
    21c4:	90 91 c0 01 	lds	r25, 0x01C0
    21c8:	90 93 f2 01 	sts	0x01F2, r25
    21cc:	80 93 f1 01 	sts	0x01F1, r24
			mleft_speed = mleft_counter;
    21d0:	80 91 e9 01 	lds	r24, 0x01E9
    21d4:	90 91 ea 01 	lds	r25, 0x01EA
    21d8:	90 93 b0 01 	sts	0x01B0, r25
    21dc:	80 93 af 01 	sts	0x01AF, r24
			mright_counter = 0;
    21e0:	10 92 c0 01 	sts	0x01C0, r1
    21e4:	10 92 bf 01 	sts	0x01BF, r1
			mleft_counter = 0;
    21e8:	10 92 ea 01 	sts	0x01EA, r1
    21ec:	10 92 e9 01 	sts	0x01E9, r1
			motor_control = true;
    21f0:	81 e0       	ldi	r24, 0x01	; 1
    21f2:	80 93 ab 01 	sts	0x01AB, r24
			speed_timer = 0;
    21f6:	10 92 e1 01 	sts	0x01E1, r1
		}
		
		// Power on LED flashing:
		#ifdef POWER_ON_WARNING
			if(leds_on < 3) {
    21fa:	80 91 ac 01 	lds	r24, 0x01AC
    21fe:	83 30       	cpi	r24, 0x03	; 3
    2200:	08 f0       	brcs	.+2      	; 0x2204 <__vector_10+0x1d8>
    2202:	a3 c0       	rjmp	.+326    	; 0x234a <__vector_10+0x31e>
				if(leds_on == 2) {
    2204:	80 91 ac 01 	lds	r24, 0x01AC
    2208:	82 30       	cpi	r24, 0x02	; 2
    220a:	09 f0       	breq	.+2      	; 0x220e <__vector_10+0x1e2>
    220c:	6b c0       	rjmp	.+214    	; 0x22e4 <__vector_10+0x2b8>
					if(!statusLEDs.byte) {
    220e:	80 91 97 01 	lds	r24, 0x0197
    2212:	88 23       	and	r24, r24
    2214:	09 f0       	breq	.+2      	; 0x2218 <__vector_10+0x1ec>
    2216:	4b c0       	rjmp	.+150    	; 0x22ae <__vector_10+0x282>
						if(leds_on_timer++ % 200 == 0) {
    2218:	80 91 84 01 	lds	r24, 0x0184
    221c:	90 91 85 01 	lds	r25, 0x0185
    2220:	9f 83       	std	Y+7, r25	; 0x07
    2222:	8e 83       	std	Y+6, r24	; 0x06
    2224:	28 ec       	ldi	r18, 0xC8	; 200
    2226:	30 e0       	ldi	r19, 0x00	; 0
    2228:	8e 81       	ldd	r24, Y+6	; 0x06
    222a:	9f 81       	ldd	r25, Y+7	; 0x07
    222c:	b9 01       	movw	r22, r18
    222e:	0e 94 be 1c 	call	0x397c	; 0x397c <__udivmodhi4>
    2232:	1d 82       	std	Y+5, r1	; 0x05
    2234:	00 97       	sbiw	r24, 0x00	; 0
    2236:	11 f4       	brne	.+4      	; 0x223c <__vector_10+0x210>
    2238:	91 e0       	ldi	r25, 0x01	; 1
    223a:	9d 83       	std	Y+5, r25	; 0x05
    223c:	8e 81       	ldd	r24, Y+6	; 0x06
    223e:	9f 81       	ldd	r25, Y+7	; 0x07
    2240:	01 96       	adiw	r24, 0x01	; 1
    2242:	90 93 85 01 	sts	0x0185, r25
    2246:	80 93 84 01 	sts	0x0184, r24
    224a:	2d 81       	ldd	r18, Y+5	; 0x05
    224c:	22 23       	and	r18, r18
    224e:	09 f4       	brne	.+2      	; 0x2252 <__vector_10+0x226>
    2250:	7c c0       	rjmp	.+248    	; 0x234a <__vector_10+0x31e>
							if(leds_on_timer > POWER_ON_SHOW_TIME) {
    2252:	80 91 84 01 	lds	r24, 0x0184
    2256:	90 91 85 01 	lds	r25, 0x0185
    225a:	2f e0       	ldi	r18, 0x0F	; 15
    225c:	81 3a       	cpi	r24, 0xA1	; 161
    225e:	92 07       	cpc	r25, r18
    2260:	a8 f0       	brcs	.+42     	; 0x228c <__vector_10+0x260>
								DDRB &= ~SL5; 
    2262:	a7 e3       	ldi	r26, 0x37	; 55
    2264:	b0 e0       	ldi	r27, 0x00	; 0
    2266:	e7 e3       	ldi	r30, 0x37	; 55
    2268:	f0 e0       	ldi	r31, 0x00	; 0
    226a:	80 81       	ld	r24, Z
    226c:	8d 7f       	andi	r24, 0xFD	; 253
    226e:	8c 93       	st	X, r24
								PORTB &= ~SL5;
    2270:	a8 e3       	ldi	r26, 0x38	; 56
    2272:	b0 e0       	ldi	r27, 0x00	; 0
    2274:	e8 e3       	ldi	r30, 0x38	; 56
    2276:	f0 e0       	ldi	r31, 0x00	; 0
    2278:	80 81       	ld	r24, Z
    227a:	8d 7f       	andi	r24, 0xFD	; 253
    227c:	8c 93       	st	X, r24
								leds_on = 0;
    227e:	10 92 ac 01 	sts	0x01AC, r1
								leds_on_timer = 0;
    2282:	10 92 85 01 	sts	0x0185, r1
    2286:	10 92 84 01 	sts	0x0184, r1
    228a:	5f c0       	rjmp	.+190    	; 0x234a <__vector_10+0x31e>
							}
							else {
								DDRB ^= SL5; 
    228c:	a7 e3       	ldi	r26, 0x37	; 55
    228e:	b0 e0       	ldi	r27, 0x00	; 0
    2290:	e7 e3       	ldi	r30, 0x37	; 55
    2292:	f0 e0       	ldi	r31, 0x00	; 0
    2294:	90 81       	ld	r25, Z
    2296:	82 e0       	ldi	r24, 0x02	; 2
    2298:	89 27       	eor	r24, r25
    229a:	8c 93       	st	X, r24
								PORTB ^= SL5;
    229c:	a8 e3       	ldi	r26, 0x38	; 56
    229e:	b0 e0       	ldi	r27, 0x00	; 0
    22a0:	e8 e3       	ldi	r30, 0x38	; 56
    22a2:	f0 e0       	ldi	r31, 0x00	; 0
    22a4:	90 81       	ld	r25, Z
    22a6:	82 e0       	ldi	r24, 0x02	; 2
    22a8:	89 27       	eor	r24, r25
    22aa:	8c 93       	st	X, r24
    22ac:	4e c0       	rjmp	.+156    	; 0x234a <__vector_10+0x31e>
							}
						}
					}
					else {
						if(!statusLEDs.LED5) {
    22ae:	80 91 97 01 	lds	r24, 0x0197
    22b2:	80 71       	andi	r24, 0x10	; 16
    22b4:	88 23       	and	r24, r24
    22b6:	71 f4       	brne	.+28     	; 0x22d4 <__vector_10+0x2a8>
							DDRB &= ~SL5; 
    22b8:	a7 e3       	ldi	r26, 0x37	; 55
    22ba:	b0 e0       	ldi	r27, 0x00	; 0
    22bc:	e7 e3       	ldi	r30, 0x37	; 55
    22be:	f0 e0       	ldi	r31, 0x00	; 0
    22c0:	80 81       	ld	r24, Z
    22c2:	8d 7f       	andi	r24, 0xFD	; 253
    22c4:	8c 93       	st	X, r24
							PORTB &= ~SL5;
    22c6:	a8 e3       	ldi	r26, 0x38	; 56
    22c8:	b0 e0       	ldi	r27, 0x00	; 0
    22ca:	e8 e3       	ldi	r30, 0x38	; 56
    22cc:	f0 e0       	ldi	r31, 0x00	; 0
    22ce:	80 81       	ld	r24, Z
    22d0:	8d 7f       	andi	r24, 0xFD	; 253
    22d2:	8c 93       	st	X, r24
						}
						leds_on_timer = 0;
    22d4:	10 92 85 01 	sts	0x0185, r1
    22d8:	10 92 84 01 	sts	0x0184, r1
						leds_on = 1;
    22dc:	81 e0       	ldi	r24, 0x01	; 1
    22de:	80 93 ac 01 	sts	0x01AC, r24
    22e2:	33 c0       	rjmp	.+102    	; 0x234a <__vector_10+0x31e>
					}
				}
				else if(leds_on_timer > POWER_ON_WAIT_TIME) {
    22e4:	80 91 84 01 	lds	r24, 0x0184
    22e8:	90 91 85 01 	lds	r25, 0x0185
    22ec:	2e e2       	ldi	r18, 0x2E	; 46
    22ee:	81 3e       	cpi	r24, 0xE1	; 225
    22f0:	92 07       	cpc	r25, r18
    22f2:	10 f1       	brcs	.+68     	; 0x2338 <__vector_10+0x30c>
					if(leds_on == 1) {
    22f4:	80 91 ac 01 	lds	r24, 0x01AC
    22f8:	81 30       	cpi	r24, 0x01	; 1
    22fa:	b1 f4       	brne	.+44     	; 0x2328 <__vector_10+0x2fc>
						leds_on = 0;
    22fc:	10 92 ac 01 	sts	0x01AC, r1
						if(!statusLEDs.LED5) {
    2300:	80 91 97 01 	lds	r24, 0x0197
    2304:	80 71       	andi	r24, 0x10	; 16
    2306:	88 23       	and	r24, r24
    2308:	91 f4       	brne	.+36     	; 0x232e <__vector_10+0x302>
							DDRB &= ~SL5; 
    230a:	a7 e3       	ldi	r26, 0x37	; 55
    230c:	b0 e0       	ldi	r27, 0x00	; 0
    230e:	e7 e3       	ldi	r30, 0x37	; 55
    2310:	f0 e0       	ldi	r31, 0x00	; 0
    2312:	80 81       	ld	r24, Z
    2314:	8d 7f       	andi	r24, 0xFD	; 253
    2316:	8c 93       	st	X, r24
							PORTB &= ~SL5;
    2318:	a8 e3       	ldi	r26, 0x38	; 56
    231a:	b0 e0       	ldi	r27, 0x00	; 0
    231c:	e8 e3       	ldi	r30, 0x38	; 56
    231e:	f0 e0       	ldi	r31, 0x00	; 0
    2320:	80 81       	ld	r24, Z
    2322:	8d 7f       	andi	r24, 0xFD	; 253
    2324:	8c 93       	st	X, r24
    2326:	03 c0       	rjmp	.+6      	; 0x232e <__vector_10+0x302>
						}
					}
					else 
						leds_on = 2;
    2328:	82 e0       	ldi	r24, 0x02	; 2
    232a:	80 93 ac 01 	sts	0x01AC, r24
					leds_on_timer = 0;
    232e:	10 92 85 01 	sts	0x0185, r1
    2332:	10 92 84 01 	sts	0x0184, r1
    2336:	09 c0       	rjmp	.+18     	; 0x234a <__vector_10+0x31e>
				}
				else
					leds_on_timer++;
    2338:	80 91 84 01 	lds	r24, 0x0184
    233c:	90 91 85 01 	lds	r25, 0x0185
    2340:	01 96       	adiw	r24, 0x01	; 1
    2342:	90 93 85 01 	sts	0x0185, r25
    2346:	80 93 84 01 	sts	0x0184, r24
			}
		#endif

		// ACS timer:
		if(acs_timer < (ACS_UPDATE_INTERVAL+1))
    234a:	80 91 b9 01 	lds	r24, 0x01B9
    234e:	90 91 ba 01 	lds	r25, 0x01BA
    2352:	83 30       	cpi	r24, 0x03	; 3
    2354:	91 05       	cpc	r25, r1
    2356:	48 f4       	brcc	.+18     	; 0x236a <__vector_10+0x33e>
			acs_timer++;	
    2358:	80 91 b9 01 	lds	r24, 0x01B9
    235c:	90 91 ba 01 	lds	r25, 0x01BA
    2360:	01 96       	adiw	r24, 0x01	; 1
    2362:	90 93 ba 01 	sts	0x01BA, r25
    2366:	80 93 b9 01 	sts	0x01B9, r24

		// Overcurrent measurement timer
		if(overcurrent_timer < 55)
    236a:	80 91 d9 01 	lds	r24, 0x01D9
    236e:	87 33       	cpi	r24, 0x37	; 55
    2370:	28 f4       	brcc	.+10     	; 0x237c <__vector_10+0x350>
			overcurrent_timer++;
    2372:	80 91 d9 01 	lds	r24, 0x01D9
    2376:	8f 5f       	subi	r24, 0xFF	; 255
    2378:	80 93 d9 01 	sts	0x01D9, r24
		
		// Bumper check timer
		if(bumper_timer < 52)
    237c:	80 91 e4 01 	lds	r24, 0x01E4
    2380:	84 33       	cpi	r24, 0x34	; 52
    2382:	28 f4       	brcc	.+10     	; 0x238e <__vector_10+0x362>
			bumper_timer++;		
    2384:	80 91 e4 01 	lds	r24, 0x01E4
    2388:	8f 5f       	subi	r24, 0xFF	; 255
    238a:	80 93 e4 01 	sts	0x01E4, r24
		
		// Soft PWM adjustment and automatic PWM shutdown if motor power is 0:
		if(speed_adjust_timer++ > 2) {
    238e:	80 91 df 01 	lds	r24, 0x01DF
    2392:	8c 83       	std	Y+4, r24	; 0x04
    2394:	1b 82       	std	Y+3, r1	; 0x03
    2396:	9c 81       	ldd	r25, Y+4	; 0x04
    2398:	93 30       	cpi	r25, 0x03	; 3
    239a:	10 f0       	brcs	.+4      	; 0x23a0 <__vector_10+0x374>
    239c:	21 e0       	ldi	r18, 0x01	; 1
    239e:	2b 83       	std	Y+3, r18	; 0x03
    23a0:	8c 81       	ldd	r24, Y+4	; 0x04
    23a2:	8f 5f       	subi	r24, 0xFF	; 255
    23a4:	80 93 df 01 	sts	0x01DF, r24
    23a8:	8b 81       	ldd	r24, Y+3	; 0x03
    23aa:	88 23       	and	r24, r24
    23ac:	09 f4       	brne	.+2      	; 0x23b0 <__vector_10+0x384>
    23ae:	5e c0       	rjmp	.+188    	; 0x246c <__vector_10+0x440>
			if(mright_ptmp != mright_power) {
    23b0:	80 91 da 01 	lds	r24, 0x01DA
    23b4:	28 2f       	mov	r18, r24
    23b6:	30 e0       	ldi	r19, 0x00	; 0
    23b8:	80 91 bd 01 	lds	r24, 0x01BD
    23bc:	90 91 be 01 	lds	r25, 0x01BE
    23c0:	28 17       	cp	r18, r24
    23c2:	39 07       	cpc	r19, r25
    23c4:	d9 f0       	breq	.+54     	; 0x23fc <__vector_10+0x3d0>
				if(mright_ptmp < mright_power) 
    23c6:	80 91 da 01 	lds	r24, 0x01DA
    23ca:	28 2f       	mov	r18, r24
    23cc:	30 e0       	ldi	r19, 0x00	; 0
    23ce:	80 91 bd 01 	lds	r24, 0x01BD
    23d2:	90 91 be 01 	lds	r25, 0x01BE
    23d6:	28 17       	cp	r18, r24
    23d8:	39 07       	cpc	r19, r25
    23da:	34 f4       	brge	.+12     	; 0x23e8 <__vector_10+0x3bc>
					mright_ptmp++;
    23dc:	80 91 da 01 	lds	r24, 0x01DA
    23e0:	8f 5f       	subi	r24, 0xFF	; 255
    23e2:	80 93 da 01 	sts	0x01DA, r24
    23e6:	05 c0       	rjmp	.+10     	; 0x23f2 <__vector_10+0x3c6>
				else 
					mright_ptmp--;
    23e8:	80 91 da 01 	lds	r24, 0x01DA
    23ec:	81 50       	subi	r24, 0x01	; 1
    23ee:	80 93 da 01 	sts	0x01DA, r24
				OCR1AL = mright_ptmp;
    23f2:	ea e4       	ldi	r30, 0x4A	; 74
    23f4:	f0 e0       	ldi	r31, 0x00	; 0
    23f6:	80 91 da 01 	lds	r24, 0x01DA
    23fa:	80 83       	st	Z, r24
			}
			if(mleft_ptmp != mleft_power) {
    23fc:	80 91 fc 01 	lds	r24, 0x01FC
    2400:	28 2f       	mov	r18, r24
    2402:	30 e0       	ldi	r19, 0x00	; 0
    2404:	80 91 ad 01 	lds	r24, 0x01AD
    2408:	90 91 ae 01 	lds	r25, 0x01AE
    240c:	28 17       	cp	r18, r24
    240e:	39 07       	cpc	r19, r25
    2410:	d9 f0       	breq	.+54     	; 0x2448 <__vector_10+0x41c>
				if(mleft_ptmp < mleft_power) 
    2412:	80 91 fc 01 	lds	r24, 0x01FC
    2416:	28 2f       	mov	r18, r24
    2418:	30 e0       	ldi	r19, 0x00	; 0
    241a:	80 91 ad 01 	lds	r24, 0x01AD
    241e:	90 91 ae 01 	lds	r25, 0x01AE
    2422:	28 17       	cp	r18, r24
    2424:	39 07       	cpc	r19, r25
    2426:	34 f4       	brge	.+12     	; 0x2434 <__vector_10+0x408>
					mleft_ptmp++;
    2428:	80 91 fc 01 	lds	r24, 0x01FC
    242c:	8f 5f       	subi	r24, 0xFF	; 255
    242e:	80 93 fc 01 	sts	0x01FC, r24
    2432:	05 c0       	rjmp	.+10     	; 0x243e <__vector_10+0x412>
				else 
					mleft_ptmp--;
    2434:	80 91 fc 01 	lds	r24, 0x01FC
    2438:	81 50       	subi	r24, 0x01	; 1
    243a:	80 93 fc 01 	sts	0x01FC, r24
				OCR1BL = mleft_ptmp;
    243e:	e8 e4       	ldi	r30, 0x48	; 72
    2440:	f0 e0       	ldi	r31, 0x00	; 0
    2442:	80 91 fc 01 	lds	r24, 0x01FC
    2446:	80 83       	st	Z, r24
			}
			if(mleft_ptmp || mright_ptmp)
    2448:	80 91 fc 01 	lds	r24, 0x01FC
    244c:	88 23       	and	r24, r24
    244e:	21 f4       	brne	.+8      	; 0x2458 <__vector_10+0x42c>
    2450:	80 91 da 01 	lds	r24, 0x01DA
    2454:	88 23       	and	r24, r24
    2456:	29 f0       	breq	.+10     	; 0x2462 <__vector_10+0x436>
				TCCR1A = (1 << WGM11) | (1 << COM1A1) | (1 << COM1B1);
    2458:	ef e4       	ldi	r30, 0x4F	; 79
    245a:	f0 e0       	ldi	r31, 0x00	; 0
    245c:	82 ea       	ldi	r24, 0xA2	; 162
    245e:	80 83       	st	Z, r24
    2460:	03 c0       	rjmp	.+6      	; 0x2468 <__vector_10+0x43c>
			else
				TCCR1A = 0;
    2462:	ef e4       	ldi	r30, 0x4F	; 79
    2464:	f0 e0       	ldi	r31, 0x00	; 0
    2466:	10 82       	st	Z, r1
			speed_adjust_timer = 0;
    2468:	10 92 df 01 	sts	0x01DF, r1
		}

		ms_timer = 0;
    246c:	10 92 f0 01 	sts	0x01F0, r1
	
	static uint8_t	IRCOMM_RC5_bit;		// bit value
	static uint8_t	IRCOMM_RC5_time;	// count bit time
	static uint16_t IRCOMM_RC5_tmp;		// shift bits in
	
	if((!sysStatACS.rc5_data_received)) {
    2470:	80 91 a1 01 	lds	r24, 0x01A1
    2474:	88 70       	andi	r24, 0x08	; 8
    2476:	88 23       	and	r24, r24
    2478:	09 f0       	breq	.+2      	; 0x247c <__vector_10+0x450>
    247a:	77 c0       	rjmp	.+238    	; 0x256a <__vector_10+0x53e>
		uint16_t tmp = IRCOMM_RC5_tmp;
    247c:	80 91 80 01 	lds	r24, 0x0180
    2480:	90 91 81 01 	lds	r25, 0x0181
    2484:	9a 83       	std	Y+2, r25	; 0x02
    2486:	89 83       	std	Y+1, r24	; 0x01
		if(++IRCOMM_RC5_time > RC5_PULSE_MAX) {				// count pulse time
    2488:	80 91 82 01 	lds	r24, 0x0182
    248c:	8f 5f       	subi	r24, 0xFF	; 255
    248e:	80 93 82 01 	sts	0x0182, r24
    2492:	80 91 82 01 	lds	r24, 0x0182
    2496:	86 31       	cpi	r24, 0x16	; 22
    2498:	f0 f0       	brcs	.+60     	; 0x24d6 <__vector_10+0x4aa>
			if(!(tmp & 0x4000) && (tmp & 0x2000)) {			// only 14 bits received?
    249a:	89 81       	ldd	r24, Y+1	; 0x01
    249c:	9a 81       	ldd	r25, Y+2	; 0x02
    249e:	80 70       	andi	r24, 0x00	; 0
    24a0:	90 74       	andi	r25, 0x40	; 64
    24a2:	00 97       	sbiw	r24, 0x00	; 0
    24a4:	89 f4       	brne	.+34     	; 0x24c8 <__vector_10+0x49c>
    24a6:	89 81       	ldd	r24, Y+1	; 0x01
    24a8:	9a 81       	ldd	r25, Y+2	; 0x02
    24aa:	80 70       	andi	r24, 0x00	; 0
    24ac:	90 72       	andi	r25, 0x20	; 32
    24ae:	00 97       	sbiw	r24, 0x00	; 0
    24b0:	59 f0       	breq	.+22     	; 0x24c8 <__vector_10+0x49c>
				IRCOMM_RC5_data_ok.data = tmp;				// store result
    24b2:	89 81       	ldd	r24, Y+1	; 0x01
    24b4:	9a 81       	ldd	r25, Y+2	; 0x02
    24b6:	90 93 fb 01 	sts	0x01FB, r25
    24ba:	80 93 fa 01 	sts	0x01FA, r24
				sysStatACS.rc5_data_received = true; // we have new data!
    24be:	80 91 a1 01 	lds	r24, 0x01A1
    24c2:	88 60       	ori	r24, 0x08	; 8
    24c4:	80 93 a1 01 	sts	0x01A1, r24
			}
			sysStatACS.detect_rc5 = false; // NO RC5! 
    24c8:	80 91 a1 01 	lds	r24, 0x01A1
    24cc:	8f 7e       	andi	r24, 0xEF	; 239
    24ce:	80 93 a1 01 	sts	0x01A1, r24
			tmp = 0;
    24d2:	1a 82       	std	Y+2, r1	; 0x02
    24d4:	19 82       	std	Y+1, r1	; 0x01
		}
		if ((IRCOMM_RC5_bit ^ PINB) & ACS) {				// change detect
    24d6:	e6 e3       	ldi	r30, 0x36	; 54
    24d8:	f0 e0       	ldi	r31, 0x00	; 0
    24da:	90 81       	ld	r25, Z
    24dc:	80 91 83 01 	lds	r24, 0x0183
    24e0:	89 27       	eor	r24, r25
    24e2:	88 2f       	mov	r24, r24
    24e4:	90 e0       	ldi	r25, 0x00	; 0
    24e6:	84 70       	andi	r24, 0x04	; 4
    24e8:	90 70       	andi	r25, 0x00	; 0
    24ea:	00 97       	sbiw	r24, 0x00	; 0
    24ec:	c1 f1       	breq	.+112    	; 0x255e <__vector_10+0x532>
			IRCOMM_RC5_bit = ~IRCOMM_RC5_bit;				// 0x00 -> 0xFF -> 0x00
    24ee:	80 91 83 01 	lds	r24, 0x0183
    24f2:	80 95       	com	r24
    24f4:	80 93 83 01 	sts	0x0183, r24
			if(IRCOMM_RC5_time < RC5_PULSE_MIN)	{			// to short
    24f8:	80 91 82 01 	lds	r24, 0x0182
    24fc:	87 30       	cpi	r24, 0x07	; 7
    24fe:	38 f4       	brcc	.+14     	; 0x250e <__vector_10+0x4e2>
				sysStatACS.detect_rc5 = false; // RC5 transmission detected! 
    2500:	80 91 a1 01 	lds	r24, 0x01A1
    2504:	8f 7e       	andi	r24, 0xEF	; 239
    2506:	80 93 a1 01 	sts	0x01A1, r24
				tmp = 0;
    250a:	1a 82       	std	Y+2, r1	; 0x02
    250c:	19 82       	std	Y+1, r1	; 0x01
			}
			if(!tmp || (IRCOMM_RC5_time > RC5_PULSE_1_2)) {	// start or long pulse time
    250e:	89 81       	ldd	r24, Y+1	; 0x01
    2510:	9a 81       	ldd	r25, Y+2	; 0x02
    2512:	00 97       	sbiw	r24, 0x00	; 0
    2514:	21 f0       	breq	.+8      	; 0x251e <__vector_10+0x4f2>
    2516:	80 91 82 01 	lds	r24, 0x0182
    251a:	8f 30       	cpi	r24, 0x0F	; 15
    251c:	00 f1       	brcs	.+64     	; 0x255e <__vector_10+0x532>
				sysStatACS.detect_rc5 = true;
    251e:	80 91 a1 01 	lds	r24, 0x01A1
    2522:	80 61       	ori	r24, 0x10	; 16
    2524:	80 93 a1 01 	sts	0x01A1, r24
				if(!(tmp & 0x4000))							// not to many bits
    2528:	89 81       	ldd	r24, Y+1	; 0x01
    252a:	9a 81       	ldd	r25, Y+2	; 0x02
    252c:	80 70       	andi	r24, 0x00	; 0
    252e:	90 74       	andi	r25, 0x40	; 64
    2530:	00 97       	sbiw	r24, 0x00	; 0
    2532:	31 f4       	brne	.+12     	; 0x2540 <__vector_10+0x514>
					tmp <<= 1;								// shift
    2534:	89 81       	ldd	r24, Y+1	; 0x01
    2536:	9a 81       	ldd	r25, Y+2	; 0x02
    2538:	88 0f       	add	r24, r24
    253a:	99 1f       	adc	r25, r25
    253c:	9a 83       	std	Y+2, r25	; 0x02
    253e:	89 83       	std	Y+1, r24	; 0x01
				if(!(IRCOMM_RC5_bit & ACS))					// inverted bit
    2540:	80 91 83 01 	lds	r24, 0x0183
    2544:	88 2f       	mov	r24, r24
    2546:	90 e0       	ldi	r25, 0x00	; 0
    2548:	84 70       	andi	r24, 0x04	; 4
    254a:	90 70       	andi	r25, 0x00	; 0
    254c:	00 97       	sbiw	r24, 0x00	; 0
    254e:	29 f4       	brne	.+10     	; 0x255a <__vector_10+0x52e>
					tmp |= 1;								// insert new bit
    2550:	89 81       	ldd	r24, Y+1	; 0x01
    2552:	9a 81       	ldd	r25, Y+2	; 0x02
    2554:	81 60       	ori	r24, 0x01	; 1
    2556:	9a 83       	std	Y+2, r25	; 0x02
    2558:	89 83       	std	Y+1, r24	; 0x01
				IRCOMM_RC5_time = 0;						// count next pulse time
    255a:	10 92 82 01 	sts	0x0182, r1
			}
		}
		IRCOMM_RC5_tmp = tmp;	
    255e:	89 81       	ldd	r24, Y+1	; 0x01
    2560:	9a 81       	ldd	r25, Y+2	; 0x02
    2562:	90 93 81 01 	sts	0x0181, r25
    2566:	80 93 80 01 	sts	0x0180, r24
		if(!isEncoderRight())
			cycle_l_r_tmp++;
		else 
			cycle_h_r_tmp++;
	#endif
}
    256a:	2b 96       	adiw	r28, 0x0b	; 11
    256c:	de bf       	out	0x3e, r29	; 62
    256e:	cd bf       	out	0x3d, r28	; 61
    2570:	cf 91       	pop	r28
    2572:	df 91       	pop	r29
    2574:	ff 91       	pop	r31
    2576:	ef 91       	pop	r30
    2578:	bf 91       	pop	r27
    257a:	af 91       	pop	r26
    257c:	9f 91       	pop	r25
    257e:	8f 91       	pop	r24
    2580:	7f 91       	pop	r23
    2582:	6f 91       	pop	r22
    2584:	5f 91       	pop	r21
    2586:	3f 91       	pop	r19
    2588:	2f 91       	pop	r18
    258a:	0f 90       	pop	r0
    258c:	0f be       	out	0x3f, r0	; 63
    258e:	0f 90       	pop	r0
    2590:	1f 90       	pop	r1
    2592:	18 95       	reti

00002594 <sleep>:
 *		sleep(100); // delay 100 * 100us = 10000us = 10ms
 *		// The maximum delay is:
 *		sleep(255); // delay 255 * 100us = 25500us = 25.5ms
 */
void sleep(uint8_t time)
{
    2594:	df 93       	push	r29
    2596:	cf 93       	push	r28
    2598:	0f 92       	push	r0
    259a:	cd b7       	in	r28, 0x3d	; 61
    259c:	de b7       	in	r29, 0x3e	; 62
    259e:	89 83       	std	Y+1, r24	; 0x01
	for (delay_timer = 0; delay_timer < time;);
    25a0:	10 92 ed 01 	sts	0x01ED, r1
    25a4:	90 91 ed 01 	lds	r25, 0x01ED
    25a8:	89 81       	ldd	r24, Y+1	; 0x01
    25aa:	98 17       	cp	r25, r24
    25ac:	d8 f3       	brcs	.-10     	; 0x25a4 <sleep+0x10>
}
    25ae:	0f 90       	pop	r0
    25b0:	cf 91       	pop	r28
    25b2:	df 91       	pop	r29
    25b4:	08 95       	ret

000025b6 <mSleep>:
 *      mSleep(100); // delay 100 * 1ms = 100ms = 0.1s
 *		mSleep(1000); // delay 1000 * 1ms = 1000ms = 1s
 *
 */
void mSleep(uint16_t time)
{
    25b6:	df 93       	push	r29
    25b8:	cf 93       	push	r28
    25ba:	00 d0       	rcall	.+0      	; 0x25bc <mSleep+0x6>
    25bc:	0f 92       	push	r0
    25be:	cd b7       	in	r28, 0x3d	; 61
    25c0:	de b7       	in	r29, 0x3e	; 62
    25c2:	9a 83       	std	Y+2, r25	; 0x02
    25c4:	89 83       	std	Y+1, r24	; 0x01
    25c6:	03 c0       	rjmp	.+6      	; 0x25ce <mSleep+0x18>
	while (time--) sleep(10);
    25c8:	8a e0       	ldi	r24, 0x0A	; 10
    25ca:	0e 94 ca 12 	call	0x2594	; 0x2594 <sleep>
    25ce:	1b 82       	std	Y+3, r1	; 0x03
    25d0:	89 81       	ldd	r24, Y+1	; 0x01
    25d2:	9a 81       	ldd	r25, Y+2	; 0x02
    25d4:	00 97       	sbiw	r24, 0x00	; 0
    25d6:	11 f0       	breq	.+4      	; 0x25dc <mSleep+0x26>
    25d8:	81 e0       	ldi	r24, 0x01	; 1
    25da:	8b 83       	std	Y+3, r24	; 0x03
    25dc:	89 81       	ldd	r24, Y+1	; 0x01
    25de:	9a 81       	ldd	r25, Y+2	; 0x02
    25e0:	01 97       	sbiw	r24, 0x01	; 1
    25e2:	9a 83       	std	Y+2, r25	; 0x02
    25e4:	89 83       	std	Y+1, r24	; 0x01
    25e6:	8b 81       	ldd	r24, Y+3	; 0x03
    25e8:	88 23       	and	r24, r24
    25ea:	71 f7       	brne	.-36     	; 0x25c8 <mSleep+0x12>
}
    25ec:	0f 90       	pop	r0
    25ee:	0f 90       	pop	r0
    25f0:	0f 90       	pop	r0
    25f2:	cf 91       	pop	r28
    25f4:	df 91       	pop	r29
    25f6:	08 95       	ret

000025f8 <delayCycles>:
 * Example:
 * 	delayCycles(1000); // Delays for minimal 1000 instruction cycles
 *					   // (it will be a lot more...)
 */
void delayCycles(uint16_t dly)
{
    25f8:	df 93       	push	r29
    25fa:	cf 93       	push	r28
    25fc:	00 d0       	rcall	.+0      	; 0x25fe <delayCycles+0x6>
    25fe:	0f 92       	push	r0
    2600:	cd b7       	in	r28, 0x3d	; 61
    2602:	de b7       	in	r29, 0x3e	; 62
    2604:	9a 83       	std	Y+2, r25	; 0x02
    2606:	89 83       	std	Y+1, r24	; 0x01
    2608:	01 c0       	rjmp	.+2      	; 0x260c <delayCycles+0x14>
	while(dly--) nop();
    260a:	00 00       	nop
    260c:	1b 82       	std	Y+3, r1	; 0x03
    260e:	89 81       	ldd	r24, Y+1	; 0x01
    2610:	9a 81       	ldd	r25, Y+2	; 0x02
    2612:	00 97       	sbiw	r24, 0x00	; 0
    2614:	11 f0       	breq	.+4      	; 0x261a <delayCycles+0x22>
    2616:	81 e0       	ldi	r24, 0x01	; 1
    2618:	8b 83       	std	Y+3, r24	; 0x03
    261a:	89 81       	ldd	r24, Y+1	; 0x01
    261c:	9a 81       	ldd	r25, Y+2	; 0x02
    261e:	01 97       	sbiw	r24, 0x01	; 1
    2620:	9a 83       	std	Y+2, r25	; 0x02
    2622:	89 83       	std	Y+1, r24	; 0x01
    2624:	8b 81       	ldd	r24, Y+3	; 0x03
    2626:	88 23       	and	r24, r24
    2628:	81 f7       	brne	.-32     	; 0x260a <delayCycles+0x12>
}
    262a:	0f 90       	pop	r0
    262c:	0f 90       	pop	r0
    262e:	0f 90       	pop	r0
    2630:	cf 91       	pop	r28
    2632:	df 91       	pop	r29
    2634:	08 95       	ret

00002636 <extIntON>:

/**
 * Set external interrupt to high level
 */
void extIntON(void)
{
    2636:	df 93       	push	r29
    2638:	cf 93       	push	r28
    263a:	cd b7       	in	r28, 0x3d	; 61
    263c:	de b7       	in	r29, 0x3e	; 62
	DDRA |= E_INT1;
    263e:	aa e3       	ldi	r26, 0x3A	; 58
    2640:	b0 e0       	ldi	r27, 0x00	; 0
    2642:	ea e3       	ldi	r30, 0x3A	; 58
    2644:	f0 e0       	ldi	r31, 0x00	; 0
    2646:	80 81       	ld	r24, Z
    2648:	80 61       	ori	r24, 0x10	; 16
    264a:	8c 93       	st	X, r24
	PORTA |= E_INT1;
    264c:	ab e3       	ldi	r26, 0x3B	; 59
    264e:	b0 e0       	ldi	r27, 0x00	; 0
    2650:	eb e3       	ldi	r30, 0x3B	; 59
    2652:	f0 e0       	ldi	r31, 0x00	; 0
    2654:	80 81       	ld	r24, Z
    2656:	80 61       	ori	r24, 0x10	; 16
    2658:	8c 93       	st	X, r24
}
    265a:	cf 91       	pop	r28
    265c:	df 91       	pop	r29
    265e:	08 95       	ret

00002660 <extIntOFF>:

/**
 * Set external interrupt to low level
 */
void extIntOFF(void)
{
    2660:	df 93       	push	r29
    2662:	cf 93       	push	r28
    2664:	cd b7       	in	r28, 0x3d	; 61
    2666:	de b7       	in	r29, 0x3e	; 62
	PORTA &= ~E_INT1;
    2668:	ab e3       	ldi	r26, 0x3B	; 59
    266a:	b0 e0       	ldi	r27, 0x00	; 0
    266c:	eb e3       	ldi	r30, 0x3B	; 59
    266e:	f0 e0       	ldi	r31, 0x00	; 0
    2670:	80 81       	ld	r24, Z
    2672:	8f 7e       	andi	r24, 0xEF	; 239
    2674:	8c 93       	st	X, r24
	DDRA &= ~E_INT1;
    2676:	aa e3       	ldi	r26, 0x3A	; 58
    2678:	b0 e0       	ldi	r27, 0x00	; 0
    267a:	ea e3       	ldi	r30, 0x3A	; 58
    267c:	f0 e0       	ldi	r31, 0x00	; 0
    267e:	80 81       	ld	r24, Z
    2680:	8f 7e       	andi	r24, 0xEF	; 239
    2682:	8c 93       	st	X, r24
}
    2684:	cf 91       	pop	r28
    2686:	df 91       	pop	r29
    2688:	08 95       	ret

0000268a <task_RP6System>:

/**
 * Calls all important system tasks.
 */
void task_RP6System(void)
{
    268a:	df 93       	push	r29
    268c:	cf 93       	push	r28
    268e:	cd b7       	in	r28, 0x3d	; 61
    2690:	de b7       	in	r29, 0x3e	; 62
	task_ADC();
    2692:	0e 94 29 04 	call	0x852	; 0x852 <task_ADC>
	task_ACS();
    2696:	0e 94 85 0c 	call	0x190a	; 0x190a <task_ACS>
	task_Bumpers();
    269a:	0e 94 b1 03 	call	0x762	; 0x762 <task_Bumpers>
	task_motionControl();
    269e:	0e 94 c1 05 	call	0xb82	; 0xb82 <task_motionControl>
}
    26a2:	cf 91       	pop	r28
    26a4:	df 91       	pop	r29
    26a6:	08 95       	ret

000026a8 <initRobotBase>:
 *				return 0;
 *			}
 *
 */
void initRobotBase(void)
{
    26a8:	df 93       	push	r29
    26aa:	cf 93       	push	r28
    26ac:	0f 92       	push	r0
    26ae:	cd b7       	in	r28, 0x3d	; 61
    26b0:	de b7       	in	r29, 0x3e	; 62
	portInit();		// Setup port directions and initial values.
    26b2:	eb e3       	ldi	r30, 0x3B	; 59
    26b4:	f0 e0       	ldi	r31, 0x00	; 0
    26b6:	10 82       	st	Z, r1
    26b8:	e8 e3       	ldi	r30, 0x38	; 56
    26ba:	f0 e0       	ldi	r31, 0x00	; 0
    26bc:	10 82       	st	Z, r1
    26be:	e5 e3       	ldi	r30, 0x35	; 53
    26c0:	f0 e0       	ldi	r31, 0x00	; 0
    26c2:	10 82       	st	Z, r1
    26c4:	e2 e3       	ldi	r30, 0x32	; 50
    26c6:	f0 e0       	ldi	r31, 0x00	; 0
    26c8:	81 e0       	ldi	r24, 0x01	; 1
    26ca:	80 83       	st	Z, r24
    26cc:	ea e3       	ldi	r30, 0x3A	; 58
    26ce:	f0 e0       	ldi	r31, 0x00	; 0
    26d0:	10 82       	st	Z, r1
    26d2:	e7 e3       	ldi	r30, 0x37	; 55
    26d4:	f0 e0       	ldi	r31, 0x00	; 0
    26d6:	88 e5       	ldi	r24, 0x58	; 88
    26d8:	80 83       	st	Z, r24
    26da:	e4 e3       	ldi	r30, 0x34	; 52
    26dc:	f0 e0       	ldi	r31, 0x00	; 0
    26de:	8c e8       	ldi	r24, 0x8C	; 140
    26e0:	80 83       	st	Z, r24
    26e2:	e1 e3       	ldi	r30, 0x31	; 49
    26e4:	f0 e0       	ldi	r31, 0x00	; 0
    26e6:	82 ef       	ldi	r24, 0xF2	; 242
    26e8:	80 83       	st	Z, r24
					// THIS IS THE MOST IMPORTANT STEP!

	cli();			// Disable global interrupts
    26ea:	f8 94       	cli
	
	enableResetButton(); // Make sure the Reset Button is enabled!
    26ec:	a8 e3       	ldi	r26, 0x38	; 56
    26ee:	b0 e0       	ldi	r27, 0x00	; 0
    26f0:	e8 e3       	ldi	r30, 0x38	; 56
    26f2:	f0 e0       	ldi	r31, 0x00	; 0
    26f4:	80 81       	ld	r24, Z
    26f6:	8f 7d       	andi	r24, 0xDF	; 223
    26f8:	8c 93       	st	X, r24
    26fa:	a7 e3       	ldi	r26, 0x37	; 55
    26fc:	b0 e0       	ldi	r27, 0x00	; 0
    26fe:	e7 e3       	ldi	r30, 0x37	; 55
    2700:	f0 e0       	ldi	r31, 0x00	; 0
    2702:	80 81       	ld	r24, Z
    2704:	80 62       	ori	r24, 0x20	; 32
    2706:	8c 93       	st	X, r24
    2708:	8c 91       	ld	r24, X
						 // Do not disable it if you want to be able to
						 // reset your robot! (Otherwise you can only
						 // stop it by switching it off completely, 
						 // if it gets out of control ;) )

	IRCOMM_OFF(); 	     // Make sure that IRCOMM and ...
    270a:	a2 e3       	ldi	r26, 0x32	; 50
    270c:	b0 e0       	ldi	r27, 0x00	; 0
    270e:	e2 e3       	ldi	r30, 0x32	; 50
    2710:	f0 e0       	ldi	r31, 0x00	; 0
    2712:	80 81       	ld	r24, Z
    2714:	8f 77       	andi	r24, 0x7F	; 127
    2716:	8c 93       	st	X, r24
	setACSPwrOff();		 // ACS are turned OFF!
    2718:	0e 94 40 0f 	call	0x1e80	; 0x1e80 <setACSPwrOff>

	// UART:
	UBRRH = UBRR_BAUD_LOW >> 8;	// Setup UART: Baudrate is Low Speed
    271c:	e0 e4       	ldi	r30, 0x40	; 64
    271e:	f0 e0       	ldi	r31, 0x00	; 0
    2720:	10 82       	st	Z, r1
	UBRRL = (uint8_t) UBRR_BAUD_LOW;
    2722:	e9 e2       	ldi	r30, 0x29	; 41
    2724:	f0 e0       	ldi	r31, 0x00	; 0
    2726:	8c e0       	ldi	r24, 0x0C	; 12
    2728:	80 83       	st	Z, r24
	UCSRA = 0x00;
    272a:	eb e2       	ldi	r30, 0x2B	; 43
    272c:	f0 e0       	ldi	r31, 0x00	; 0
    272e:	10 82       	st	Z, r1
    UCSRC = (1<<URSEL)|(1<<UCSZ1)|(1<<UCSZ0);
    2730:	e0 e4       	ldi	r30, 0x40	; 64
    2732:	f0 e0       	ldi	r31, 0x00	; 0
    2734:	86 e8       	ldi	r24, 0x86	; 134
    2736:	80 83       	st	Z, r24
    UCSRB = (1 << TXEN) | (1 << RXEN) | (1 << RXCIE);
    2738:	ea e2       	ldi	r30, 0x2A	; 42
    273a:	f0 e0       	ldi	r31, 0x00	; 0
    273c:	88 e9       	ldi	r24, 0x98	; 152
    273e:	80 83       	st	Z, r24
	
	// Initialize ADC:
	ADMUX = 0; //external reference 
    2740:	e7 e2       	ldi	r30, 0x27	; 39
    2742:	f0 e0       	ldi	r31, 0x00	; 0
    2744:	10 82       	st	Z, r1
	ADCSRA = (0<<ADIE) | (0<<ADEN) | (1<<ADPS2) | (1<<ADPS1) | (1<<ADIF);
    2746:	e6 e2       	ldi	r30, 0x26	; 38
    2748:	f0 e0       	ldi	r31, 0x00	; 0
    274a:	86 e1       	ldi	r24, 0x16	; 22
    274c:	80 83       	st	Z, r24
	SFIOR = 0;
    274e:	e0 e5       	ldi	r30, 0x50	; 80
    2750:	f0 e0       	ldi	r31, 0x00	; 0
    2752:	10 82       	st	Z, r1

	// Initialize External interrupts:
	MCUCR = (0 << ISC11) | (1 << ISC10) | (0 << ISC01) | (1 << ISC00);
    2754:	e5 e5       	ldi	r30, 0x55	; 85
    2756:	f0 e0       	ldi	r31, 0x00	; 0
    2758:	85 e0       	ldi	r24, 0x05	; 5
    275a:	80 83       	st	Z, r24
	GICR = (1 << INT2) | (1 << INT1) | (1 << INT0);
    275c:	eb e5       	ldi	r30, 0x5B	; 91
    275e:	f0 e0       	ldi	r31, 0x00	; 0
    2760:	80 ee       	ldi	r24, 0xE0	; 224
    2762:	80 83       	st	Z, r24
	MCUCSR = (0 << ISC2);
    2764:	e4 e5       	ldi	r30, 0x54	; 84
    2766:	f0 e0       	ldi	r31, 0x00	; 0
    2768:	10 82       	st	Z, r1

	// Initialize Timer 0 -  100µs cycle for Delays/Stopwatches, RC5 reception etc.:
	TCCR0 =   (0 << WGM00) | (1 << WGM01) 
    276a:	e3 e5       	ldi	r30, 0x53	; 83
    276c:	f0 e0       	ldi	r31, 0x00	; 0
    276e:	8a e0       	ldi	r24, 0x0A	; 10
    2770:	80 83       	st	Z, r24
			| (0 << COM00) | (0 << COM01) 
			| (0 << CS02)  | (1 << CS01) | (0 << CS00);
	OCR0  = 99;
    2772:	ec e5       	ldi	r30, 0x5C	; 92
    2774:	f0 e0       	ldi	r31, 0x00	; 0
    2776:	83 e6       	ldi	r24, 0x63	; 99
    2778:	80 83       	st	Z, r24

	// Initialize Timer1 - PWM:
	// PWM, phase correct with ICR1 as top value.
	TCCR1A = (0 << WGM10) | (1 << WGM11) | (1 << COM1A1) | (1 << COM1B1);
    277a:	ef e4       	ldi	r30, 0x4F	; 79
    277c:	f0 e0       	ldi	r31, 0x00	; 0
    277e:	82 ea       	ldi	r24, 0xA2	; 162
    2780:	80 83       	st	Z, r24
	TCCR1B =  (1 << WGM13) | (0 << WGM12) | (1 << CS10);
    2782:	ee e4       	ldi	r30, 0x4E	; 78
    2784:	f0 e0       	ldi	r31, 0x00	; 0
    2786:	81 e1       	ldi	r24, 0x11	; 17
    2788:	80 83       	st	Z, r24
	ICR1 = 210; // Phase corret PWM top value - 210 results in 
    278a:	e6 e4       	ldi	r30, 0x46	; 70
    278c:	f0 e0       	ldi	r31, 0x00	; 0
    278e:	82 ed       	ldi	r24, 0xD2	; 210
    2790:	90 e0       	ldi	r25, 0x00	; 0
    2792:	91 83       	std	Z+1, r25	; 0x01
    2794:	80 83       	st	Z, r24
				// annoying high pitch noises from the motors!
				// 19 kHz is a bit over the maximum frequency most people can
				// hear!
				// 
				// ATTENTION: Max PWM value is 210 and NOT 255 !!!
	OCR1AL = 0;
    2796:	ea e4       	ldi	r30, 0x4A	; 74
    2798:	f0 e0       	ldi	r31, 0x00	; 0
    279a:	10 82       	st	Z, r1
	OCR1BL = 0;
    279c:	e8 e4       	ldi	r30, 0x48	; 72
    279e:	f0 e0       	ldi	r31, 0x00	; 0
    27a0:	10 82       	st	Z, r1
	setMotorDir(FWD,FWD); 	// Direction Forwards
    27a2:	80 e0       	ldi	r24, 0x00	; 0
    27a4:	60 e0       	ldi	r22, 0x00	; 0
    27a6:	0e 94 e4 0a 	call	0x15c8	; 0x15c8 <setMotorDir>

	// Initialize Timer2 - ACS:
	TCCR2 = (1 << WGM21) | (0 << COM20) | (1 << CS20);
    27aa:	e5 e4       	ldi	r30, 0x45	; 69
    27ac:	f0 e0       	ldi	r31, 0x00	; 0
    27ae:	89 e0       	ldi	r24, 0x09	; 9
    27b0:	80 83       	st	Z, r24
	OCR2  = 0x6E; // 0x6E = 72kHz @8MHz
    27b2:	e3 e4       	ldi	r30, 0x43	; 67
    27b4:	f0 e0       	ldi	r31, 0x00	; 0
    27b6:	8e e6       	ldi	r24, 0x6E	; 110
    27b8:	80 83       	st	Z, r24
	
	// Initialize Timer Interrupts:
	TIMSK = (1 << OCIE0); //| (1 << OCIE2); // Fixed: Timer2 Interrupt is turned 
    27ba:	e9 e5       	ldi	r30, 0x59	; 89
    27bc:	f0 e0       	ldi	r31, 0x00	; 0
    27be:	82 e0       	ldi	r24, 0x02	; 2
    27c0:	80 83       	st	Z, r24
	                      // off by default now! It is only active 
						  // when ACS/IRCOMM are transmitting.

	// Initialize ACS:
	sysStatACS.channel = ACS_CHANNEL_RIGHT;
    27c2:	80 91 a1 01 	lds	r24, 0x01A1
    27c6:	81 60       	ori	r24, 0x01	; 1
    27c8:	80 93 a1 01 	sts	0x01A1, r24
	acs_state = ACS_STATE_IRCOMM_DELAY;
    27cc:	81 e0       	ldi	r24, 0x01	; 1
    27ce:	80 93 66 00 	sts	0x0066, r24

	sei(); // Enable Global Interrupts
    27d2:	78 94       	sei
}
    27d4:	0f 90       	pop	r0
    27d6:	cf 91       	pop	r28
    27d8:	df 91       	pop	r29
    27da:	08 95       	ret

000027dc <I2CTWI_initSlave>:
 *
 * Example:
 * I2CTWI_initSlave((TWI_slaveAddress<<TWI_ADR_BITS) | (TRUE<<TWI_GEN_BIT));  
 */
void I2CTWI_initSlave(uint8_t address)
{
    27dc:	df 93       	push	r29
    27de:	cf 93       	push	r28
    27e0:	0f 92       	push	r0
    27e2:	cd b7       	in	r28, 0x3d	; 61
    27e4:	de b7       	in	r29, 0x3e	; 62
    27e6:	89 83       	std	Y+1, r24	; 0x01
	cli();
    27e8:	f8 94       	cli
	TWAR = address;                  // Set own TWI slave address. Accept TWI General Calls.
    27ea:	e2 e2       	ldi	r30, 0x22	; 34
    27ec:	f0 e0       	ldi	r31, 0x00	; 0
    27ee:	89 81       	ldd	r24, Y+1	; 0x01
    27f0:	80 83       	st	Z, r24
	TWDR = 0xFF;                     // Default content = SDA released.
    27f2:	e3 e2       	ldi	r30, 0x23	; 35
    27f4:	f0 e0       	ldi	r31, 0x00	; 0
    27f6:	8f ef       	ldi	r24, 0xFF	; 255
    27f8:	80 83       	st	Z, r24
	TWCR = (1<<TWEN);
    27fa:	e6 e5       	ldi	r30, 0x56	; 86
    27fc:	f0 e0       	ldi	r31, 0x00	; 0
    27fe:	84 e0       	ldi	r24, 0x04	; 4
    2800:	80 83       	st	Z, r24
	sei();
    2802:	78 94       	sei
	// Start the TWI transceiver to enable reception of the first command from the TWI Master.
	TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA);
    2804:	e6 e5       	ldi	r30, 0x56	; 86
    2806:	f0 e0       	ldi	r31, 0x00	; 0
    2808:	85 ec       	ldi	r24, 0xC5	; 197
    280a:	80 83       	st	Z, r24
}
    280c:	0f 90       	pop	r0
    280e:	cf 91       	pop	r28
    2810:	df 91       	pop	r29
    2812:	08 95       	ret

00002814 <__vector_19>:

volatile uint8_t I2CTWI_readBusy = 0;
volatile uint8_t I2CTWI_writeBusy = 0;

ISR (TWI_vect)
{
    2814:	1f 92       	push	r1
    2816:	0f 92       	push	r0
    2818:	0f b6       	in	r0, 0x3f	; 63
    281a:	0f 92       	push	r0
    281c:	11 24       	eor	r1, r1
    281e:	2f 93       	push	r18
    2820:	3f 93       	push	r19
    2822:	8f 93       	push	r24
    2824:	9f 93       	push	r25
    2826:	af 93       	push	r26
    2828:	bf 93       	push	r27
    282a:	ef 93       	push	r30
    282c:	ff 93       	push	r31
    282e:	df 93       	push	r29
    2830:	cf 93       	push	r28
    2832:	00 d0       	rcall	.+0      	; 0x2834 <__vector_19+0x20>
    2834:	cd b7       	in	r28, 0x3d	; 61
    2836:	de b7       	in	r29, 0x3e	; 62
	static uint8_t current_register = 0;
	static uint8_t TWI_state = I2CTWI_STATE_IDLE;
	switch (TWSR) {
    2838:	e1 e2       	ldi	r30, 0x21	; 33
    283a:	f0 e0       	ldi	r31, 0x00	; 0
    283c:	80 81       	ld	r24, Z
    283e:	28 2f       	mov	r18, r24
    2840:	30 e0       	ldi	r19, 0x00	; 0
    2842:	3a 83       	std	Y+2, r19	; 0x02
    2844:	29 83       	std	Y+1, r18	; 0x01
    2846:	89 81       	ldd	r24, Y+1	; 0x01
    2848:	9a 81       	ldd	r25, Y+2	; 0x02
    284a:	80 39       	cpi	r24, 0x90	; 144
    284c:	91 05       	cpc	r25, r1
    284e:	09 f4       	brne	.+2      	; 0x2852 <__vector_19+0x3e>
    2850:	9c c0       	rjmp	.+312    	; 0x298a <__vector_19+0x176>
    2852:	29 81       	ldd	r18, Y+1	; 0x01
    2854:	3a 81       	ldd	r19, Y+2	; 0x02
    2856:	21 39       	cpi	r18, 0x91	; 145
    2858:	31 05       	cpc	r19, r1
    285a:	9c f4       	brge	.+38     	; 0x2882 <__vector_19+0x6e>
    285c:	89 81       	ldd	r24, Y+1	; 0x01
    285e:	9a 81       	ldd	r25, Y+2	; 0x02
    2860:	80 37       	cpi	r24, 0x70	; 112
    2862:	91 05       	cpc	r25, r1
    2864:	09 f4       	brne	.+2      	; 0x2868 <__vector_19+0x54>
    2866:	89 c0       	rjmp	.+274    	; 0x297a <__vector_19+0x166>
    2868:	29 81       	ldd	r18, Y+1	; 0x01
    286a:	3a 81       	ldd	r19, Y+2	; 0x02
    286c:	20 38       	cpi	r18, 0x80	; 128
    286e:	31 05       	cpc	r19, r1
    2870:	09 f4       	brne	.+2      	; 0x2874 <__vector_19+0x60>
    2872:	5a c0       	rjmp	.+180    	; 0x2928 <__vector_19+0x114>
    2874:	89 81       	ldd	r24, Y+1	; 0x01
    2876:	9a 81       	ldd	r25, Y+2	; 0x02
    2878:	80 36       	cpi	r24, 0x60	; 96
    287a:	91 05       	cpc	r25, r1
    287c:	09 f4       	brne	.+2      	; 0x2880 <__vector_19+0x6c>
    287e:	49 c0       	rjmp	.+146    	; 0x2912 <__vector_19+0xfe>
    2880:	98 c0       	rjmp	.+304    	; 0x29b2 <__vector_19+0x19e>
    2882:	29 81       	ldd	r18, Y+1	; 0x01
    2884:	3a 81       	ldd	r19, Y+2	; 0x02
    2886:	28 3a       	cpi	r18, 0xA8	; 168
    2888:	31 05       	cpc	r19, r1
    288a:	b9 f0       	breq	.+46     	; 0x28ba <__vector_19+0xa6>
    288c:	89 81       	ldd	r24, Y+1	; 0x01
    288e:	9a 81       	ldd	r25, Y+2	; 0x02
    2890:	89 3a       	cpi	r24, 0xA9	; 169
    2892:	91 05       	cpc	r25, r1
    2894:	3c f4       	brge	.+14     	; 0x28a4 <__vector_19+0x90>
    2896:	29 81       	ldd	r18, Y+1	; 0x01
    2898:	3a 81       	ldd	r19, Y+2	; 0x02
    289a:	20 3a       	cpi	r18, 0xA0	; 160
    289c:	31 05       	cpc	r19, r1
    289e:	09 f4       	brne	.+2      	; 0x28a2 <__vector_19+0x8e>
    28a0:	7e c0       	rjmp	.+252    	; 0x299e <__vector_19+0x18a>
    28a2:	87 c0       	rjmp	.+270    	; 0x29b2 <__vector_19+0x19e>
    28a4:	89 81       	ldd	r24, Y+1	; 0x01
    28a6:	9a 81       	ldd	r25, Y+2	; 0x02
    28a8:	88 3b       	cpi	r24, 0xB8	; 184
    28aa:	91 05       	cpc	r25, r1
    28ac:	61 f0       	breq	.+24     	; 0x28c6 <__vector_19+0xb2>
    28ae:	29 81       	ldd	r18, Y+1	; 0x01
    28b0:	3a 81       	ldd	r19, Y+2	; 0x02
    28b2:	20 3c       	cpi	r18, 0xC0	; 192
    28b4:	31 05       	cpc	r19, r1
    28b6:	f9 f0       	breq	.+62     	; 0x28f6 <__vector_19+0xe2>
    28b8:	7c c0       	rjmp	.+248    	; 0x29b2 <__vector_19+0x19e>
		case TWI_STX_ADR_ACK:   // Own SLA+R has been received; ACK has been returned
			TWI_state = I2CTWI_STATE_READ_REG;				
    28ba:	84 e0       	ldi	r24, 0x04	; 4
    28bc:	80 93 8a 01 	sts	0x018A, r24
			I2CTWI_readBusy = 1;		
    28c0:	81 e0       	ldi	r24, 0x01	; 1
    28c2:	80 93 88 01 	sts	0x0188, r24
		case TWI_STX_DATA_ACK:  // Data byte in TWDR has been transmitted; ACK has been received
			if(TWI_state == I2CTWI_STATE_READ_REG)
    28c6:	80 91 8a 01 	lds	r24, 0x018A
    28ca:	84 30       	cpi	r24, 0x04	; 4
    28cc:	79 f4       	brne	.+30     	; 0x28ec <__vector_19+0xd8>
				TWDR = I2CTWI_readRegisters[current_register++];
    28ce:	a3 e2       	ldi	r26, 0x23	; 35
    28d0:	b0 e0       	ldi	r27, 0x00	; 0
    28d2:	20 91 8b 01 	lds	r18, 0x018B
    28d6:	82 2f       	mov	r24, r18
    28d8:	90 e0       	ldi	r25, 0x00	; 0
    28da:	fc 01       	movw	r30, r24
    28dc:	e0 5f       	subi	r30, 0xF0	; 240
    28de:	fd 4f       	sbci	r31, 0xFD	; 253
    28e0:	80 81       	ld	r24, Z
    28e2:	8c 93       	st	X, r24
    28e4:	82 2f       	mov	r24, r18
    28e6:	8f 5f       	subi	r24, 0xFF	; 255
    28e8:	80 93 8b 01 	sts	0x018B, r24
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA); // Enable TWI Interupt and clear the flag to send byte
    28ec:	e6 e5       	ldi	r30, 0x56	; 86
    28ee:	f0 e0       	ldi	r31, 0x00	; 0
    28f0:	85 ec       	ldi	r24, 0xC5	; 197
    28f2:	80 83       	st	Z, r24
    28f4:	62 c0       	rjmp	.+196    	; 0x29ba <__vector_19+0x1a6>
		break;
		case TWI_STX_DATA_NACK: // Data byte in TWDR has been transmitted; NACK has been received.
			TWI_state = I2CTWI_STATE_IDLE; // ... this is most likely the end of the transmission.
    28f6:	10 92 8a 01 	sts	0x018A, r1
			current_register = 0;
    28fa:	10 92 8b 01 	sts	0x018B, r1
			I2CTWI_readBusy = 0;	
    28fe:	10 92 88 01 	sts	0x0188, r1
			I2CTWI_dataWasRead = 1;
    2902:	81 e0       	ldi	r24, 0x01	; 1
    2904:	80 93 86 01 	sts	0x0186, r24
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA);
    2908:	e6 e5       	ldi	r30, 0x56	; 86
    290a:	f0 e0       	ldi	r31, 0x00	; 0
    290c:	85 ec       	ldi	r24, 0xC5	; 197
    290e:	80 83       	st	Z, r24
    2910:	54 c0       	rjmp	.+168    	; 0x29ba <__vector_19+0x1a6>
		break;
		case TWI_SRX_ADR_ACK: // Own SLA+W has been received ACK has been returned
			I2CTWI_writeBusy = 1;
    2912:	81 e0       	ldi	r24, 0x01	; 1
    2914:	80 93 89 01 	sts	0x0189, r24
			TWI_state = I2CTWI_STATE_WRITE_REG;	
    2918:	82 e0       	ldi	r24, 0x02	; 2
    291a:	80 93 8a 01 	sts	0x018A, r24
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA); // Reset the TWI Interupt to wait for a new event.	
    291e:	e6 e5       	ldi	r30, 0x56	; 86
    2920:	f0 e0       	ldi	r31, 0x00	; 0
    2922:	85 ec       	ldi	r24, 0xC5	; 197
    2924:	80 83       	st	Z, r24
    2926:	49 c0       	rjmp	.+146    	; 0x29ba <__vector_19+0x1a6>
		break;
		case TWI_SRX_ADR_DATA_ACK: // Previously addressed with own SLA+W; data has been received; ACK has been returned
			if(TWI_state == I2CTWI_STATE_WRITE_REG) {
    2928:	80 91 8a 01 	lds	r24, 0x018A
    292c:	82 30       	cpi	r24, 0x02	; 2
    292e:	69 f4       	brne	.+26     	; 0x294a <__vector_19+0x136>
				current_register = TWDR;
    2930:	e3 e2       	ldi	r30, 0x23	; 35
    2932:	f0 e0       	ldi	r31, 0x00	; 0
    2934:	80 81       	ld	r24, Z
    2936:	80 93 8b 01 	sts	0x018B, r24
				I2CTWI_dataReadFromReg = current_register;
    293a:	80 91 8b 01 	lds	r24, 0x018B
    293e:	80 93 87 01 	sts	0x0187, r24
				TWI_state = I2CTWI_STATE_WRITE_DATA;
    2942:	83 e0       	ldi	r24, 0x03	; 3
    2944:	80 93 8a 01 	sts	0x018A, r24
    2948:	13 c0       	rjmp	.+38     	; 0x2970 <__vector_19+0x15c>
			}
			else if(TWI_state == I2CTWI_STATE_WRITE_DATA)
    294a:	80 91 8a 01 	lds	r24, 0x018A
    294e:	83 30       	cpi	r24, 0x03	; 3
    2950:	79 f4       	brne	.+30     	; 0x2970 <__vector_19+0x15c>
				I2CTWI_writeRegisters[current_register++] = TWDR;
    2952:	30 91 8b 01 	lds	r19, 0x018B
    2956:	83 2f       	mov	r24, r19
    2958:	90 e0       	ldi	r25, 0x00	; 0
    295a:	e3 e2       	ldi	r30, 0x23	; 35
    295c:	f0 e0       	ldi	r31, 0x00	; 0
    295e:	20 81       	ld	r18, Z
    2960:	fc 01       	movw	r30, r24
    2962:	e0 50       	subi	r30, 0x00	; 0
    2964:	fe 4f       	sbci	r31, 0xFE	; 254
    2966:	20 83       	st	Z, r18
    2968:	83 2f       	mov	r24, r19
    296a:	8f 5f       	subi	r24, 0xFF	; 255
    296c:	80 93 8b 01 	sts	0x018B, r24
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA); // Reset the TWI Interupt to wait for a new event, send ACK after next reception
    2970:	e6 e5       	ldi	r30, 0x56	; 86
    2972:	f0 e0       	ldi	r31, 0x00	; 0
    2974:	85 ec       	ldi	r24, 0xC5	; 197
    2976:	80 83       	st	Z, r24
    2978:	20 c0       	rjmp	.+64     	; 0x29ba <__vector_19+0x1a6>
		break;
		case TWI_SRX_GEN_ACK: // General call address has been received; ACK has been returned
			TWI_state = I2CTWI_STATE_GEN_CALL;
    297a:	81 e0       	ldi	r24, 0x01	; 1
    297c:	80 93 8a 01 	sts	0x018A, r24
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA);
    2980:	e6 e5       	ldi	r30, 0x56	; 86
    2982:	f0 e0       	ldi	r31, 0x00	; 0
    2984:	85 ec       	ldi	r24, 0xC5	; 197
    2986:	80 83       	st	Z, r24
    2988:	18 c0       	rjmp	.+48     	; 0x29ba <__vector_19+0x1a6>
		break;
		case TWI_SRX_GEN_DATA_ACK: // Previously addressed with general call; data has been received; ACK has been returned
			I2CTWI_genCallCMD = TWDR;
    298a:	e3 e2       	ldi	r30, 0x23	; 35
    298c:	f0 e0       	ldi	r31, 0x00	; 0
    298e:	80 81       	ld	r24, Z
    2990:	80 93 ff 01 	sts	0x01FF, r24
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA); // Send ACK after next reception
    2994:	e6 e5       	ldi	r30, 0x56	; 86
    2996:	f0 e0       	ldi	r31, 0x00	; 0
    2998:	85 ec       	ldi	r24, 0xC5	; 197
    299a:	80 83       	st	Z, r24
    299c:	0e c0       	rjmp	.+28     	; 0x29ba <__vector_19+0x1a6>
	    break;
		case TWI_SRX_STOP_RESTART:  // A STOP condition or repeated START condition has been received while still addressed as Slave
			TWI_state = I2CTWI_STATE_REP_START;
    299e:	85 e0       	ldi	r24, 0x05	; 5
    29a0:	80 93 8a 01 	sts	0x018A, r24
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA);
    29a4:	e6 e5       	ldi	r30, 0x56	; 86
    29a6:	f0 e0       	ldi	r31, 0x00	; 0
    29a8:	85 ec       	ldi	r24, 0xC5	; 197
    29aa:	80 83       	st	Z, r24
			I2CTWI_writeBusy = 0;
    29ac:	10 92 89 01 	sts	0x0189, r1
    29b0:	04 c0       	rjmp	.+8      	; 0x29ba <__vector_19+0x1a6>
		break;
		default: // Any error, no state etc. 
			TWCR = (1<<TWEN)|(1<<TWINT); 
    29b2:	e6 e5       	ldi	r30, 0x56	; 86
    29b4:	f0 e0       	ldi	r31, 0x00	; 0
    29b6:	84 e8       	ldi	r24, 0x84	; 132
    29b8:	80 83       	st	Z, r24
		break;
	}
}
    29ba:	0f 90       	pop	r0
    29bc:	0f 90       	pop	r0
    29be:	cf 91       	pop	r28
    29c0:	df 91       	pop	r29
    29c2:	ff 91       	pop	r31
    29c4:	ef 91       	pop	r30
    29c6:	bf 91       	pop	r27
    29c8:	af 91       	pop	r26
    29ca:	9f 91       	pop	r25
    29cc:	8f 91       	pop	r24
    29ce:	3f 91       	pop	r19
    29d0:	2f 91       	pop	r18
    29d2:	0f 90       	pop	r0
    29d4:	0f be       	out	0x3f, r0	; 63
    29d6:	0f 90       	pop	r0
    29d8:	1f 90       	pop	r1
    29da:	18 95       	reti

000029dc <writeChar>:
 *			RP6
 *			00123
 *
 */
void writeChar(char ch)
{
    29dc:	df 93       	push	r29
    29de:	cf 93       	push	r28
    29e0:	0f 92       	push	r0
    29e2:	cd b7       	in	r28, 0x3d	; 61
    29e4:	de b7       	in	r29, 0x3e	; 62
    29e6:	89 83       	std	Y+1, r24	; 0x01
    while (!(UCSRA & (1<<UDRE)));
    29e8:	eb e2       	ldi	r30, 0x2B	; 43
    29ea:	f0 e0       	ldi	r31, 0x00	; 0
    29ec:	80 81       	ld	r24, Z
    29ee:	88 2f       	mov	r24, r24
    29f0:	90 e0       	ldi	r25, 0x00	; 0
    29f2:	80 72       	andi	r24, 0x20	; 32
    29f4:	90 70       	andi	r25, 0x00	; 0
    29f6:	00 97       	sbiw	r24, 0x00	; 0
    29f8:	b9 f3       	breq	.-18     	; 0x29e8 <writeChar+0xc>
    UDR = (uint8_t)ch;
    29fa:	ec e2       	ldi	r30, 0x2C	; 44
    29fc:	f0 e0       	ldi	r31, 0x00	; 0
    29fe:	89 81       	ldd	r24, Y+1	; 0x01
    2a00:	80 83       	st	Z, r24
}
    2a02:	0f 90       	pop	r0
    2a04:	cf 91       	pop	r28
    2a06:	df 91       	pop	r29
    2a08:	08 95       	ret

00002a0a <writeString>:
 *
 *			writeString("RP6 Robot System\n");
 *
 */
void writeString(char *string)
{
    2a0a:	df 93       	push	r29
    2a0c:	cf 93       	push	r28
    2a0e:	00 d0       	rcall	.+0      	; 0x2a10 <writeString+0x6>
    2a10:	cd b7       	in	r28, 0x3d	; 61
    2a12:	de b7       	in	r29, 0x3e	; 62
    2a14:	9a 83       	std	Y+2, r25	; 0x02
    2a16:	89 83       	std	Y+1, r24	; 0x01
    2a18:	0b c0       	rjmp	.+22     	; 0x2a30 <writeString+0x26>
	while(*string)
		writeChar(*string++);
    2a1a:	e9 81       	ldd	r30, Y+1	; 0x01
    2a1c:	fa 81       	ldd	r31, Y+2	; 0x02
    2a1e:	20 81       	ld	r18, Z
    2a20:	89 81       	ldd	r24, Y+1	; 0x01
    2a22:	9a 81       	ldd	r25, Y+2	; 0x02
    2a24:	01 96       	adiw	r24, 0x01	; 1
    2a26:	9a 83       	std	Y+2, r25	; 0x02
    2a28:	89 83       	std	Y+1, r24	; 0x01
    2a2a:	82 2f       	mov	r24, r18
    2a2c:	0e 94 ee 14 	call	0x29dc	; 0x29dc <writeChar>
 *			writeString("RP6 Robot System\n");
 *
 */
void writeString(char *string)
{
	while(*string)
    2a30:	e9 81       	ldd	r30, Y+1	; 0x01
    2a32:	fa 81       	ldd	r31, Y+2	; 0x02
    2a34:	80 81       	ld	r24, Z
    2a36:	88 23       	and	r24, r24
    2a38:	81 f7       	brne	.-32     	; 0x2a1a <writeString+0x10>
		writeChar(*string++);
}
    2a3a:	0f 90       	pop	r0
    2a3c:	0f 90       	pop	r0
    2a3e:	cf 91       	pop	r28
    2a40:	df 91       	pop	r29
    2a42:	08 95       	ret

00002a44 <writeNStringP>:
 *			// you can simply write:
 *			writeString_P("RP6 Robot System\n");
 *
 */
void writeNStringP(const char *pstring)
{
    2a44:	df 93       	push	r29
    2a46:	cf 93       	push	r28
    2a48:	00 d0       	rcall	.+0      	; 0x2a4a <writeNStringP+0x6>
    2a4a:	00 d0       	rcall	.+0      	; 0x2a4c <writeNStringP+0x8>
    2a4c:	00 d0       	rcall	.+0      	; 0x2a4e <writeNStringP+0xa>
    2a4e:	cd b7       	in	r28, 0x3d	; 61
    2a50:	de b7       	in	r29, 0x3e	; 62
    2a52:	9e 83       	std	Y+6, r25	; 0x06
    2a54:	8d 83       	std	Y+5, r24	; 0x05
    2a56:	03 c0       	rjmp	.+6      	; 0x2a5e <writeNStringP+0x1a>
    uint8_t c;
    for (;(c = pgm_read_byte_near(pstring++));writeChar(c));
    2a58:	8c 81       	ldd	r24, Y+4	; 0x04
    2a5a:	0e 94 ee 14 	call	0x29dc	; 0x29dc <writeChar>
    2a5e:	8d 81       	ldd	r24, Y+5	; 0x05
    2a60:	9e 81       	ldd	r25, Y+6	; 0x06
    2a62:	9b 83       	std	Y+3, r25	; 0x03
    2a64:	8a 83       	std	Y+2, r24	; 0x02
    2a66:	8d 81       	ldd	r24, Y+5	; 0x05
    2a68:	9e 81       	ldd	r25, Y+6	; 0x06
    2a6a:	01 96       	adiw	r24, 0x01	; 1
    2a6c:	9e 83       	std	Y+6, r25	; 0x06
    2a6e:	8d 83       	std	Y+5, r24	; 0x05
    2a70:	ea 81       	ldd	r30, Y+2	; 0x02
    2a72:	fb 81       	ldd	r31, Y+3	; 0x03
    2a74:	84 91       	lpm	r24, Z+
    2a76:	89 83       	std	Y+1, r24	; 0x01
    2a78:	89 81       	ldd	r24, Y+1	; 0x01
    2a7a:	8c 83       	std	Y+4, r24	; 0x04
    2a7c:	8c 81       	ldd	r24, Y+4	; 0x04
    2a7e:	88 23       	and	r24, r24
    2a80:	59 f7       	brne	.-42     	; 0x2a58 <writeNStringP+0x14>
}
    2a82:	26 96       	adiw	r28, 0x06	; 6
    2a84:	0f b6       	in	r0, 0x3f	; 63
    2a86:	f8 94       	cli
    2a88:	de bf       	out	0x3e, r29	; 62
    2a8a:	0f be       	out	0x3f, r0	; 63
    2a8c:	cd bf       	out	0x3d, r28	; 61
    2a8e:	cf 91       	pop	r28
    2a90:	df 91       	pop	r29
    2a92:	08 95       	ret

00002a94 <writeStringLength>:
 *			// would output: "Robot System\n"
 *			// No matter if the specified length is 40 characters!
 *
 */
void writeStringLength(char *string, uint8_t length, uint8_t offset)
{
    2a94:	df 93       	push	r29
    2a96:	cf 93       	push	r28
    2a98:	00 d0       	rcall	.+0      	; 0x2a9a <writeStringLength+0x6>
    2a9a:	00 d0       	rcall	.+0      	; 0x2a9c <writeStringLength+0x8>
    2a9c:	cd b7       	in	r28, 0x3d	; 61
    2a9e:	de b7       	in	r29, 0x3e	; 62
    2aa0:	9a 83       	std	Y+2, r25	; 0x02
    2aa2:	89 83       	std	Y+1, r24	; 0x01
    2aa4:	6b 83       	std	Y+3, r22	; 0x03
    2aa6:	4c 83       	std	Y+4, r20	; 0x04
	for(string = &string[offset]; *string && length; length--)
    2aa8:	8c 81       	ldd	r24, Y+4	; 0x04
    2aaa:	28 2f       	mov	r18, r24
    2aac:	30 e0       	ldi	r19, 0x00	; 0
    2aae:	89 81       	ldd	r24, Y+1	; 0x01
    2ab0:	9a 81       	ldd	r25, Y+2	; 0x02
    2ab2:	82 0f       	add	r24, r18
    2ab4:	93 1f       	adc	r25, r19
    2ab6:	9a 83       	std	Y+2, r25	; 0x02
    2ab8:	89 83       	std	Y+1, r24	; 0x01
    2aba:	0e c0       	rjmp	.+28     	; 0x2ad8 <writeStringLength+0x44>
		writeChar(*string++);
    2abc:	e9 81       	ldd	r30, Y+1	; 0x01
    2abe:	fa 81       	ldd	r31, Y+2	; 0x02
    2ac0:	20 81       	ld	r18, Z
    2ac2:	89 81       	ldd	r24, Y+1	; 0x01
    2ac4:	9a 81       	ldd	r25, Y+2	; 0x02
    2ac6:	01 96       	adiw	r24, 0x01	; 1
    2ac8:	9a 83       	std	Y+2, r25	; 0x02
    2aca:	89 83       	std	Y+1, r24	; 0x01
    2acc:	82 2f       	mov	r24, r18
    2ace:	0e 94 ee 14 	call	0x29dc	; 0x29dc <writeChar>
 *			// No matter if the specified length is 40 characters!
 *
 */
void writeStringLength(char *string, uint8_t length, uint8_t offset)
{
	for(string = &string[offset]; *string && length; length--)
    2ad2:	8b 81       	ldd	r24, Y+3	; 0x03
    2ad4:	81 50       	subi	r24, 0x01	; 1
    2ad6:	8b 83       	std	Y+3, r24	; 0x03
    2ad8:	e9 81       	ldd	r30, Y+1	; 0x01
    2ada:	fa 81       	ldd	r31, Y+2	; 0x02
    2adc:	80 81       	ld	r24, Z
    2ade:	88 23       	and	r24, r24
    2ae0:	19 f0       	breq	.+6      	; 0x2ae8 <writeStringLength+0x54>
    2ae2:	8b 81       	ldd	r24, Y+3	; 0x03
    2ae4:	88 23       	and	r24, r24
    2ae6:	51 f7       	brne	.-44     	; 0x2abc <writeStringLength+0x28>
		writeChar(*string++);
}
    2ae8:	0f 90       	pop	r0
    2aea:	0f 90       	pop	r0
    2aec:	0f 90       	pop	r0
    2aee:	0f 90       	pop	r0
    2af0:	cf 91       	pop	r28
    2af2:	df 91       	pop	r29
    2af4:	08 95       	ret

00002af6 <writeInteger>:
 *			writeInteger(1024,DEC);  	// Decimal
 *			writeInteger(044,OCT);		// Ocal
 *			writeInteger(0b11010111,BIN); // Binary
 */
void writeInteger(int16_t number, uint8_t base)
{
    2af6:	df 93       	push	r29
    2af8:	cf 93       	push	r28
    2afa:	cd b7       	in	r28, 0x3d	; 61
    2afc:	de b7       	in	r29, 0x3e	; 62
    2afe:	64 97       	sbiw	r28, 0x14	; 20
    2b00:	0f b6       	in	r0, 0x3f	; 63
    2b02:	f8 94       	cli
    2b04:	de bf       	out	0x3e, r29	; 62
    2b06:	0f be       	out	0x3f, r0	; 63
    2b08:	cd bf       	out	0x3d, r28	; 61
    2b0a:	9b 8b       	std	Y+19, r25	; 0x13
    2b0c:	8a 8b       	std	Y+18, r24	; 0x12
    2b0e:	6c 8b       	std	Y+20, r22	; 0x14
	char buffer[17];
	itoa(number, &buffer[0], base);
    2b10:	8c 89       	ldd	r24, Y+20	; 0x14
    2b12:	48 2f       	mov	r20, r24
    2b14:	50 e0       	ldi	r21, 0x00	; 0
    2b16:	8a 89       	ldd	r24, Y+18	; 0x12
    2b18:	9b 89       	ldd	r25, Y+19	; 0x13
    2b1a:	9e 01       	movw	r18, r28
    2b1c:	2f 5f       	subi	r18, 0xFF	; 255
    2b1e:	3f 4f       	sbci	r19, 0xFF	; 255
    2b20:	b9 01       	movw	r22, r18
    2b22:	0e 94 34 1d 	call	0x3a68	; 0x3a68 <itoa>
	writeString(&buffer[0]);
    2b26:	ce 01       	movw	r24, r28
    2b28:	01 96       	adiw	r24, 0x01	; 1
    2b2a:	0e 94 05 15 	call	0x2a0a	; 0x2a0a <writeString>
}
    2b2e:	64 96       	adiw	r28, 0x14	; 20
    2b30:	0f b6       	in	r0, 0x3f	; 63
    2b32:	f8 94       	cli
    2b34:	de bf       	out	0x3e, r29	; 62
    2b36:	0f be       	out	0x3f, r0	; 63
    2b38:	cd bf       	out	0x3d, r28	; 61
    2b3a:	cf 91       	pop	r28
    2b3c:	df 91       	pop	r29
    2b3e:	08 95       	ret

00002b40 <writeIntegerLength>:
 *			writeIntegerLength(1024,DEC,6);  	// Decimal
 *			writeIntegerLength(044,OCT,4);		// Ocal
 *			writeIntegerLength(0b11010111,BIN,8); // Binary
 */
void writeIntegerLength(int16_t number, uint8_t base, uint8_t length)
{
    2b40:	df 93       	push	r29
    2b42:	cf 93       	push	r28
    2b44:	cd b7       	in	r28, 0x3d	; 61
    2b46:	de b7       	in	r29, 0x3e	; 62
    2b48:	66 97       	sbiw	r28, 0x16	; 22
    2b4a:	0f b6       	in	r0, 0x3f	; 63
    2b4c:	f8 94       	cli
    2b4e:	de bf       	out	0x3e, r29	; 62
    2b50:	0f be       	out	0x3f, r0	; 63
    2b52:	cd bf       	out	0x3d, r28	; 61
    2b54:	9c 8b       	std	Y+20, r25	; 0x14
    2b56:	8b 8b       	std	Y+19, r24	; 0x13
    2b58:	6d 8b       	std	Y+21, r22	; 0x15
    2b5a:	4e 8b       	std	Y+22, r20	; 0x16
	char buffer[17];
	itoa(number, &buffer[0], base);
    2b5c:	8d 89       	ldd	r24, Y+21	; 0x15
    2b5e:	48 2f       	mov	r20, r24
    2b60:	50 e0       	ldi	r21, 0x00	; 0
    2b62:	8b 89       	ldd	r24, Y+19	; 0x13
    2b64:	9c 89       	ldd	r25, Y+20	; 0x14
    2b66:	9e 01       	movw	r18, r28
    2b68:	2e 5f       	subi	r18, 0xFE	; 254
    2b6a:	3f 4f       	sbci	r19, 0xFF	; 255
    2b6c:	b9 01       	movw	r22, r18
    2b6e:	0e 94 34 1d 	call	0x3a68	; 0x3a68 <itoa>
	int8_t cnt = length - strlen(buffer);
    2b72:	ce 01       	movw	r24, r28
    2b74:	02 96       	adiw	r24, 0x02	; 2
    2b76:	0e 94 2b 1d 	call	0x3a56	; 0x3a56 <strlen>
    2b7a:	98 2f       	mov	r25, r24
    2b7c:	8e 89       	ldd	r24, Y+22	; 0x16
    2b7e:	89 1b       	sub	r24, r25
    2b80:	89 83       	std	Y+1, r24	; 0x01
	if(cnt > 0) {
    2b82:	89 81       	ldd	r24, Y+1	; 0x01
    2b84:	18 16       	cp	r1, r24
    2b86:	7c f4       	brge	.+30     	; 0x2ba6 <writeIntegerLength+0x66>
    2b88:	06 c0       	rjmp	.+12     	; 0x2b96 <writeIntegerLength+0x56>
		for(; cnt > 0; cnt--, writeChar('0'));
    2b8a:	89 81       	ldd	r24, Y+1	; 0x01
    2b8c:	81 50       	subi	r24, 0x01	; 1
    2b8e:	89 83       	std	Y+1, r24	; 0x01
    2b90:	80 e3       	ldi	r24, 0x30	; 48
    2b92:	0e 94 ee 14 	call	0x29dc	; 0x29dc <writeChar>
    2b96:	89 81       	ldd	r24, Y+1	; 0x01
    2b98:	18 16       	cp	r1, r24
    2b9a:	bc f3       	brlt	.-18     	; 0x2b8a <writeIntegerLength+0x4a>
		writeString(&buffer[0]);
    2b9c:	ce 01       	movw	r24, r28
    2b9e:	02 96       	adiw	r24, 0x02	; 2
    2ba0:	0e 94 05 15 	call	0x2a0a	; 0x2a0a <writeString>
    2ba4:	09 c0       	rjmp	.+18     	; 0x2bb8 <writeIntegerLength+0x78>
	}
	else 
		writeStringLength(&buffer[0],length,-cnt);
    2ba6:	89 81       	ldd	r24, Y+1	; 0x01
    2ba8:	81 95       	neg	r24
    2baa:	28 2f       	mov	r18, r24
    2bac:	ce 01       	movw	r24, r28
    2bae:	02 96       	adiw	r24, 0x02	; 2
    2bb0:	6e 89       	ldd	r22, Y+22	; 0x16
    2bb2:	42 2f       	mov	r20, r18
    2bb4:	0e 94 4a 15 	call	0x2a94	; 0x2a94 <writeStringLength>
}
    2bb8:	66 96       	adiw	r28, 0x16	; 22
    2bba:	0f b6       	in	r0, 0x3f	; 63
    2bbc:	f8 94       	cli
    2bbe:	de bf       	out	0x3e, r29	; 62
    2bc0:	0f be       	out	0x3f, r0	; 63
    2bc2:	cd bf       	out	0x3d, r28	; 61
    2bc4:	cf 91       	pop	r28
    2bc6:	df 91       	pop	r29
    2bc8:	08 95       	ret

00002bca <__vector_13>:
/**
 * UART receive ISR.
 * Handles reception to circular buffer.
 */
ISR(USART_RXC_vect)
{	
    2bca:	1f 92       	push	r1
    2bcc:	0f 92       	push	r0
    2bce:	0f b6       	in	r0, 0x3f	; 63
    2bd0:	0f 92       	push	r0
    2bd2:	11 24       	eor	r1, r1
    2bd4:	2f 93       	push	r18
    2bd6:	3f 93       	push	r19
    2bd8:	8f 93       	push	r24
    2bda:	9f 93       	push	r25
    2bdc:	ef 93       	push	r30
    2bde:	ff 93       	push	r31
    2be0:	df 93       	push	r29
    2be2:	cf 93       	push	r28
    2be4:	cd b7       	in	r28, 0x3d	; 61
    2be6:	de b7       	in	r29, 0x3e	; 62
	static volatile uint8_t dummy;
	if(((uint8_t)(write_size - read_size)) < UART_RECEIVE_BUFFER_SIZE) {
    2be8:	80 91 8f 01 	lds	r24, 0x018F
    2bec:	90 91 8e 01 	lds	r25, 0x018E
    2bf0:	89 1b       	sub	r24, r25
    2bf2:	80 32       	cpi	r24, 0x20	; 32
    2bf4:	e8 f4       	brcc	.+58     	; 0x2c30 <__vector_13+0x66>
		uart_receive_buffer[write_pos++] = UDR;
    2bf6:	90 91 8d 01 	lds	r25, 0x018D
    2bfa:	29 2f       	mov	r18, r25
    2bfc:	30 e0       	ldi	r19, 0x00	; 0
    2bfe:	ec e2       	ldi	r30, 0x2C	; 44
    2c00:	f0 e0       	ldi	r31, 0x00	; 0
    2c02:	80 81       	ld	r24, Z
    2c04:	f9 01       	movw	r30, r18
    2c06:	ef 5b       	subi	r30, 0xBF	; 191
    2c08:	fd 4f       	sbci	r31, 0xFD	; 253
    2c0a:	80 83       	st	Z, r24
    2c0c:	89 2f       	mov	r24, r25
    2c0e:	8f 5f       	subi	r24, 0xFF	; 255
    2c10:	80 93 8d 01 	sts	0x018D, r24
		write_size++;
    2c14:	80 91 8f 01 	lds	r24, 0x018F
    2c18:	8f 5f       	subi	r24, 0xFF	; 255
    2c1a:	80 93 8f 01 	sts	0x018F, r24
		if(write_pos > UART_RECEIVE_BUFFER_SIZE) 
    2c1e:	80 91 8d 01 	lds	r24, 0x018D
    2c22:	81 32       	cpi	r24, 0x21	; 33
    2c24:	10 f0       	brcs	.+4      	; 0x2c2a <__vector_13+0x60>
			write_pos = 0;
    2c26:	10 92 8d 01 	sts	0x018D, r1
		uart_status = UART_BUFFER_OK;
    2c2a:	10 92 40 02 	sts	0x0240, r1
    2c2e:	08 c0       	rjmp	.+16     	; 0x2c40 <__vector_13+0x76>
	}
	else {	
		dummy = UDR;
    2c30:	ec e2       	ldi	r30, 0x2C	; 44
    2c32:	f0 e0       	ldi	r31, 0x00	; 0
    2c34:	80 81       	ld	r24, Z
    2c36:	80 93 90 01 	sts	0x0190, r24
		uart_status = UART_BUFFER_OVERFLOW;
    2c3a:	81 e0       	ldi	r24, 0x01	; 1
    2c3c:	80 93 40 02 	sts	0x0240, r24
	}
}
    2c40:	cf 91       	pop	r28
    2c42:	df 91       	pop	r29
    2c44:	ff 91       	pop	r31
    2c46:	ef 91       	pop	r30
    2c48:	9f 91       	pop	r25
    2c4a:	8f 91       	pop	r24
    2c4c:	3f 91       	pop	r19
    2c4e:	2f 91       	pop	r18
    2c50:	0f 90       	pop	r0
    2c52:	0f be       	out	0x3f, r0	; 63
    2c54:	0f 90       	pop	r0
    2c56:	1f 90       	pop	r1
    2c58:	18 95       	reti

00002c5a <readChar>:
 *	   receivedData[data_position++] = readChar();
 * // [...]
 *
 */
char readChar(void)
{
    2c5a:	df 93       	push	r29
    2c5c:	cf 93       	push	r28
    2c5e:	0f 92       	push	r0
    2c60:	cd b7       	in	r28, 0x3d	; 61
    2c62:	de b7       	in	r29, 0x3e	; 62
	uart_status = UART_BUFFER_OK;
    2c64:	10 92 40 02 	sts	0x0240, r1
	if(((uint8_t)(write_size - read_size)) > 0) {
    2c68:	90 91 8f 01 	lds	r25, 0x018F
    2c6c:	80 91 8e 01 	lds	r24, 0x018E
    2c70:	98 17       	cp	r25, r24
    2c72:	c9 f0       	breq	.+50     	; 0x2ca6 <readChar+0x4c>
		read_size++;
    2c74:	80 91 8e 01 	lds	r24, 0x018E
    2c78:	8f 5f       	subi	r24, 0xFF	; 255
    2c7a:	80 93 8e 01 	sts	0x018E, r24
		if(read_pos > UART_RECEIVE_BUFFER_SIZE) 
    2c7e:	80 91 8c 01 	lds	r24, 0x018C
    2c82:	81 32       	cpi	r24, 0x21	; 33
    2c84:	10 f0       	brcs	.+4      	; 0x2c8a <readChar+0x30>
			read_pos = 0;
    2c86:	10 92 8c 01 	sts	0x018C, r1
		return uart_receive_buffer[read_pos++];
    2c8a:	20 91 8c 01 	lds	r18, 0x018C
    2c8e:	82 2f       	mov	r24, r18
    2c90:	90 e0       	ldi	r25, 0x00	; 0
    2c92:	fc 01       	movw	r30, r24
    2c94:	ef 5b       	subi	r30, 0xBF	; 191
    2c96:	fd 4f       	sbci	r31, 0xFD	; 253
    2c98:	80 81       	ld	r24, Z
    2c9a:	89 83       	std	Y+1, r24	; 0x01
    2c9c:	82 2f       	mov	r24, r18
    2c9e:	8f 5f       	subi	r24, 0xFF	; 255
    2ca0:	80 93 8c 01 	sts	0x018C, r24
    2ca4:	01 c0       	rjmp	.+2      	; 0x2ca8 <readChar+0x4e>
	}
	return 0;
    2ca6:	19 82       	std	Y+1, r1	; 0x01
    2ca8:	89 81       	ldd	r24, Y+1	; 0x01
}
    2caa:	0f 90       	pop	r0
    2cac:	cf 91       	pop	r28
    2cae:	df 91       	pop	r29
    2cb0:	08 95       	ret

00002cb2 <readChars>:
 * circular buffer to buf. 
 * It also returns the number of characters really copied to the buffer! 
 * Just in case that there were fewer chars in the buffer...
 */
uint8_t readChars(char *buf, uint8_t numberOfChars)
{
    2cb2:	df 93       	push	r29
    2cb4:	cf 93       	push	r28
    2cb6:	00 d0       	rcall	.+0      	; 0x2cb8 <readChars+0x6>
    2cb8:	00 d0       	rcall	.+0      	; 0x2cba <readChars+0x8>
    2cba:	cd b7       	in	r28, 0x3d	; 61
    2cbc:	de b7       	in	r29, 0x3e	; 62
    2cbe:	9b 83       	std	Y+3, r25	; 0x03
    2cc0:	8a 83       	std	Y+2, r24	; 0x02
    2cc2:	6c 83       	std	Y+4, r22	; 0x04
   uint8_t i = 0;
    2cc4:	19 82       	std	Y+1, r1	; 0x01
   uart_status = UART_BUFFER_OK;
    2cc6:	10 92 40 02 	sts	0x0240, r1
    2cca:	23 c0       	rjmp	.+70     	; 0x2d12 <readChars+0x60>
   while(((uint8_t)(write_size - read_size))  > 0 && i < numberOfChars) {
      read_size++;
    2ccc:	80 91 8e 01 	lds	r24, 0x018E
    2cd0:	8f 5f       	subi	r24, 0xFF	; 255
    2cd2:	80 93 8e 01 	sts	0x018E, r24
      buf[i++] = uart_receive_buffer[read_pos++];
    2cd6:	89 81       	ldd	r24, Y+1	; 0x01
    2cd8:	28 2f       	mov	r18, r24
    2cda:	30 e0       	ldi	r19, 0x00	; 0
    2cdc:	8a 81       	ldd	r24, Y+2	; 0x02
    2cde:	9b 81       	ldd	r25, Y+3	; 0x03
    2ce0:	dc 01       	movw	r26, r24
    2ce2:	a2 0f       	add	r26, r18
    2ce4:	b3 1f       	adc	r27, r19
    2ce6:	20 91 8c 01 	lds	r18, 0x018C
    2cea:	82 2f       	mov	r24, r18
    2cec:	90 e0       	ldi	r25, 0x00	; 0
    2cee:	fc 01       	movw	r30, r24
    2cf0:	ef 5b       	subi	r30, 0xBF	; 191
    2cf2:	fd 4f       	sbci	r31, 0xFD	; 253
    2cf4:	80 81       	ld	r24, Z
    2cf6:	8c 93       	st	X, r24
    2cf8:	89 81       	ldd	r24, Y+1	; 0x01
    2cfa:	8f 5f       	subi	r24, 0xFF	; 255
    2cfc:	89 83       	std	Y+1, r24	; 0x01
    2cfe:	82 2f       	mov	r24, r18
    2d00:	8f 5f       	subi	r24, 0xFF	; 255
    2d02:	80 93 8c 01 	sts	0x018C, r24
      if(read_pos > UART_RECEIVE_BUFFER_SIZE)
    2d06:	80 91 8c 01 	lds	r24, 0x018C
    2d0a:	81 32       	cpi	r24, 0x21	; 33
    2d0c:	10 f0       	brcs	.+4      	; 0x2d12 <readChars+0x60>
         read_pos = 0;
    2d0e:	10 92 8c 01 	sts	0x018C, r1
 */
uint8_t readChars(char *buf, uint8_t numberOfChars)
{
   uint8_t i = 0;
   uart_status = UART_BUFFER_OK;
   while(((uint8_t)(write_size - read_size))  > 0 && i < numberOfChars) {
    2d12:	90 91 8f 01 	lds	r25, 0x018F
    2d16:	80 91 8e 01 	lds	r24, 0x018E
    2d1a:	98 17       	cp	r25, r24
    2d1c:	21 f0       	breq	.+8      	; 0x2d26 <readChars+0x74>
    2d1e:	99 81       	ldd	r25, Y+1	; 0x01
    2d20:	8c 81       	ldd	r24, Y+4	; 0x04
    2d22:	98 17       	cp	r25, r24
    2d24:	98 f2       	brcs	.-90     	; 0x2ccc <readChars+0x1a>
      read_size++;
      buf[i++] = uart_receive_buffer[read_pos++];
      if(read_pos > UART_RECEIVE_BUFFER_SIZE)
         read_pos = 0;
   }
   return i;
    2d26:	89 81       	ldd	r24, Y+1	; 0x01
} 
    2d28:	0f 90       	pop	r0
    2d2a:	0f 90       	pop	r0
    2d2c:	0f 90       	pop	r0
    2d2e:	0f 90       	pop	r0
    2d30:	cf 91       	pop	r28
    2d32:	df 91       	pop	r29
    2d34:	08 95       	ret

00002d36 <getBufferLength>:
 *
 * Example:
 * s. readChar function above!
 */
uint8_t getBufferLength(void)
{
    2d36:	df 93       	push	r29
    2d38:	cf 93       	push	r28
    2d3a:	cd b7       	in	r28, 0x3d	; 61
    2d3c:	de b7       	in	r29, 0x3e	; 62
	return (((uint8_t)(write_size - read_size)));
    2d3e:	90 91 8f 01 	lds	r25, 0x018F
    2d42:	80 91 8e 01 	lds	r24, 0x018E
    2d46:	29 2f       	mov	r18, r25
    2d48:	28 1b       	sub	r18, r24
    2d4a:	82 2f       	mov	r24, r18
}
    2d4c:	cf 91       	pop	r28
    2d4e:	df 91       	pop	r29
    2d50:	08 95       	ret

00002d52 <clearReceptionBuffer>:
/**
 * Clears the reception buffer - it disables UART Receive 
 * interrupt for a short period of time. 
 */
void clearReceptionBuffer(void)
{
    2d52:	df 93       	push	r29
    2d54:	cf 93       	push	r28
    2d56:	cd b7       	in	r28, 0x3d	; 61
    2d58:	de b7       	in	r29, 0x3e	; 62
	static uint8_t dummy;
	UCSRB &= ~(1 << RXCIE); // disable UART RX Interrupt
    2d5a:	aa e2       	ldi	r26, 0x2A	; 42
    2d5c:	b0 e0       	ldi	r27, 0x00	; 0
    2d5e:	ea e2       	ldi	r30, 0x2A	; 42
    2d60:	f0 e0       	ldi	r31, 0x00	; 0
    2d62:	80 81       	ld	r24, Z
    2d64:	8f 77       	andi	r24, 0x7F	; 127
    2d66:	8c 93       	st	X, r24
	dummy = UDR;
    2d68:	ec e2       	ldi	r30, 0x2C	; 44
    2d6a:	f0 e0       	ldi	r31, 0x00	; 0
    2d6c:	80 81       	ld	r24, Z
    2d6e:	80 93 91 01 	sts	0x0191, r24
	read_pos = 0;
    2d72:	10 92 8c 01 	sts	0x018C, r1
	write_pos = 0; 
    2d76:	10 92 8d 01 	sts	0x018D, r1
	read_size = 0;
    2d7a:	10 92 8e 01 	sts	0x018E, r1
	write_size = 0;
    2d7e:	10 92 8f 01 	sts	0x018F, r1
	uart_status = UART_BUFFER_OK;
    2d82:	10 92 40 02 	sts	0x0240, r1
	UCSRB |= (1 << RXCIE); // enable Interrupt again
    2d86:	aa e2       	ldi	r26, 0x2A	; 42
    2d88:	b0 e0       	ldi	r27, 0x00	; 0
    2d8a:	ea e2       	ldi	r30, 0x2A	; 42
    2d8c:	f0 e0       	ldi	r31, 0x00	; 0
    2d8e:	80 81       	ld	r24, Z
    2d90:	80 68       	ori	r24, 0x80	; 128
    2d92:	8c 93       	st	X, r24
}
    2d94:	cf 91       	pop	r28
    2d96:	df 91       	pop	r29
    2d98:	08 95       	ret

00002d9a <__fixunssfsi>:
    2d9a:	ef 92       	push	r14
    2d9c:	ff 92       	push	r15
    2d9e:	0f 93       	push	r16
    2da0:	1f 93       	push	r17
    2da2:	7b 01       	movw	r14, r22
    2da4:	8c 01       	movw	r16, r24
    2da6:	20 e0       	ldi	r18, 0x00	; 0
    2da8:	30 e0       	ldi	r19, 0x00	; 0
    2daa:	40 e0       	ldi	r20, 0x00	; 0
    2dac:	5f e4       	ldi	r21, 0x4F	; 79
    2dae:	0e 94 4f 19 	call	0x329e	; 0x329e <__gesf2>
    2db2:	88 23       	and	r24, r24
    2db4:	8c f0       	brlt	.+34     	; 0x2dd8 <__fixunssfsi+0x3e>
    2db6:	c8 01       	movw	r24, r16
    2db8:	b7 01       	movw	r22, r14
    2dba:	20 e0       	ldi	r18, 0x00	; 0
    2dbc:	30 e0       	ldi	r19, 0x00	; 0
    2dbe:	40 e0       	ldi	r20, 0x00	; 0
    2dc0:	5f e4       	ldi	r21, 0x4F	; 79
    2dc2:	0e 94 45 18 	call	0x308a	; 0x308a <__subsf3>
    2dc6:	0e 94 dd 19 	call	0x33ba	; 0x33ba <__fixsfsi>
    2dca:	9b 01       	movw	r18, r22
    2dcc:	ac 01       	movw	r20, r24
    2dce:	20 50       	subi	r18, 0x00	; 0
    2dd0:	30 40       	sbci	r19, 0x00	; 0
    2dd2:	40 40       	sbci	r20, 0x00	; 0
    2dd4:	50 48       	sbci	r21, 0x80	; 128
    2dd6:	06 c0       	rjmp	.+12     	; 0x2de4 <__fixunssfsi+0x4a>
    2dd8:	c8 01       	movw	r24, r16
    2dda:	b7 01       	movw	r22, r14
    2ddc:	0e 94 dd 19 	call	0x33ba	; 0x33ba <__fixsfsi>
    2de0:	9b 01       	movw	r18, r22
    2de2:	ac 01       	movw	r20, r24
    2de4:	b9 01       	movw	r22, r18
    2de6:	ca 01       	movw	r24, r20
    2de8:	1f 91       	pop	r17
    2dea:	0f 91       	pop	r16
    2dec:	ff 90       	pop	r15
    2dee:	ef 90       	pop	r14
    2df0:	08 95       	ret

00002df2 <_fpadd_parts>:
    2df2:	a0 e0       	ldi	r26, 0x00	; 0
    2df4:	b0 e0       	ldi	r27, 0x00	; 0
    2df6:	ef ef       	ldi	r30, 0xFF	; 255
    2df8:	f6 e1       	ldi	r31, 0x16	; 22
    2dfa:	0c 94 f4 1c 	jmp	0x39e8	; 0x39e8 <__prologue_saves__>
    2dfe:	dc 01       	movw	r26, r24
    2e00:	2b 01       	movw	r4, r22
    2e02:	fa 01       	movw	r30, r20
    2e04:	9c 91       	ld	r25, X
    2e06:	92 30       	cpi	r25, 0x02	; 2
    2e08:	08 f4       	brcc	.+2      	; 0x2e0c <_fpadd_parts+0x1a>
    2e0a:	39 c1       	rjmp	.+626    	; 0x307e <_fpadd_parts+0x28c>
    2e0c:	eb 01       	movw	r28, r22
    2e0e:	88 81       	ld	r24, Y
    2e10:	82 30       	cpi	r24, 0x02	; 2
    2e12:	08 f4       	brcc	.+2      	; 0x2e16 <_fpadd_parts+0x24>
    2e14:	33 c1       	rjmp	.+614    	; 0x307c <_fpadd_parts+0x28a>
    2e16:	94 30       	cpi	r25, 0x04	; 4
    2e18:	69 f4       	brne	.+26     	; 0x2e34 <_fpadd_parts+0x42>
    2e1a:	84 30       	cpi	r24, 0x04	; 4
    2e1c:	09 f0       	breq	.+2      	; 0x2e20 <_fpadd_parts+0x2e>
    2e1e:	2f c1       	rjmp	.+606    	; 0x307e <_fpadd_parts+0x28c>
    2e20:	11 96       	adiw	r26, 0x01	; 1
    2e22:	9c 91       	ld	r25, X
    2e24:	11 97       	sbiw	r26, 0x01	; 1
    2e26:	89 81       	ldd	r24, Y+1	; 0x01
    2e28:	98 17       	cp	r25, r24
    2e2a:	09 f4       	brne	.+2      	; 0x2e2e <_fpadd_parts+0x3c>
    2e2c:	28 c1       	rjmp	.+592    	; 0x307e <_fpadd_parts+0x28c>
    2e2e:	ab e6       	ldi	r26, 0x6B	; 107
    2e30:	b0 e0       	ldi	r27, 0x00	; 0
    2e32:	25 c1       	rjmp	.+586    	; 0x307e <_fpadd_parts+0x28c>
    2e34:	84 30       	cpi	r24, 0x04	; 4
    2e36:	09 f4       	brne	.+2      	; 0x2e3a <_fpadd_parts+0x48>
    2e38:	21 c1       	rjmp	.+578    	; 0x307c <_fpadd_parts+0x28a>
    2e3a:	82 30       	cpi	r24, 0x02	; 2
    2e3c:	a9 f4       	brne	.+42     	; 0x2e68 <_fpadd_parts+0x76>
    2e3e:	92 30       	cpi	r25, 0x02	; 2
    2e40:	09 f0       	breq	.+2      	; 0x2e44 <_fpadd_parts+0x52>
    2e42:	1d c1       	rjmp	.+570    	; 0x307e <_fpadd_parts+0x28c>
    2e44:	9a 01       	movw	r18, r20
    2e46:	ad 01       	movw	r20, r26
    2e48:	88 e0       	ldi	r24, 0x08	; 8
    2e4a:	ea 01       	movw	r28, r20
    2e4c:	09 90       	ld	r0, Y+
    2e4e:	ae 01       	movw	r20, r28
    2e50:	e9 01       	movw	r28, r18
    2e52:	09 92       	st	Y+, r0
    2e54:	9e 01       	movw	r18, r28
    2e56:	81 50       	subi	r24, 0x01	; 1
    2e58:	c1 f7       	brne	.-16     	; 0x2e4a <_fpadd_parts+0x58>
    2e5a:	e2 01       	movw	r28, r4
    2e5c:	89 81       	ldd	r24, Y+1	; 0x01
    2e5e:	11 96       	adiw	r26, 0x01	; 1
    2e60:	9c 91       	ld	r25, X
    2e62:	89 23       	and	r24, r25
    2e64:	81 83       	std	Z+1, r24	; 0x01
    2e66:	08 c1       	rjmp	.+528    	; 0x3078 <_fpadd_parts+0x286>
    2e68:	92 30       	cpi	r25, 0x02	; 2
    2e6a:	09 f4       	brne	.+2      	; 0x2e6e <_fpadd_parts+0x7c>
    2e6c:	07 c1       	rjmp	.+526    	; 0x307c <_fpadd_parts+0x28a>
    2e6e:	12 96       	adiw	r26, 0x02	; 2
    2e70:	2d 90       	ld	r2, X+
    2e72:	3c 90       	ld	r3, X
    2e74:	13 97       	sbiw	r26, 0x03	; 3
    2e76:	eb 01       	movw	r28, r22
    2e78:	8a 81       	ldd	r24, Y+2	; 0x02
    2e7a:	9b 81       	ldd	r25, Y+3	; 0x03
    2e7c:	14 96       	adiw	r26, 0x04	; 4
    2e7e:	ad 90       	ld	r10, X+
    2e80:	bd 90       	ld	r11, X+
    2e82:	cd 90       	ld	r12, X+
    2e84:	dc 90       	ld	r13, X
    2e86:	17 97       	sbiw	r26, 0x07	; 7
    2e88:	ec 80       	ldd	r14, Y+4	; 0x04
    2e8a:	fd 80       	ldd	r15, Y+5	; 0x05
    2e8c:	0e 81       	ldd	r16, Y+6	; 0x06
    2e8e:	1f 81       	ldd	r17, Y+7	; 0x07
    2e90:	91 01       	movw	r18, r2
    2e92:	28 1b       	sub	r18, r24
    2e94:	39 0b       	sbc	r19, r25
    2e96:	b9 01       	movw	r22, r18
    2e98:	37 ff       	sbrs	r19, 7
    2e9a:	04 c0       	rjmp	.+8      	; 0x2ea4 <_fpadd_parts+0xb2>
    2e9c:	66 27       	eor	r22, r22
    2e9e:	77 27       	eor	r23, r23
    2ea0:	62 1b       	sub	r22, r18
    2ea2:	73 0b       	sbc	r23, r19
    2ea4:	60 32       	cpi	r22, 0x20	; 32
    2ea6:	71 05       	cpc	r23, r1
    2ea8:	0c f0       	brlt	.+2      	; 0x2eac <_fpadd_parts+0xba>
    2eaa:	61 c0       	rjmp	.+194    	; 0x2f6e <_fpadd_parts+0x17c>
    2eac:	12 16       	cp	r1, r18
    2eae:	13 06       	cpc	r1, r19
    2eb0:	6c f5       	brge	.+90     	; 0x2f0c <_fpadd_parts+0x11a>
    2eb2:	37 01       	movw	r6, r14
    2eb4:	48 01       	movw	r8, r16
    2eb6:	06 2e       	mov	r0, r22
    2eb8:	04 c0       	rjmp	.+8      	; 0x2ec2 <_fpadd_parts+0xd0>
    2eba:	96 94       	lsr	r9
    2ebc:	87 94       	ror	r8
    2ebe:	77 94       	ror	r7
    2ec0:	67 94       	ror	r6
    2ec2:	0a 94       	dec	r0
    2ec4:	d2 f7       	brpl	.-12     	; 0x2eba <_fpadd_parts+0xc8>
    2ec6:	21 e0       	ldi	r18, 0x01	; 1
    2ec8:	30 e0       	ldi	r19, 0x00	; 0
    2eca:	40 e0       	ldi	r20, 0x00	; 0
    2ecc:	50 e0       	ldi	r21, 0x00	; 0
    2ece:	04 c0       	rjmp	.+8      	; 0x2ed8 <_fpadd_parts+0xe6>
    2ed0:	22 0f       	add	r18, r18
    2ed2:	33 1f       	adc	r19, r19
    2ed4:	44 1f       	adc	r20, r20
    2ed6:	55 1f       	adc	r21, r21
    2ed8:	6a 95       	dec	r22
    2eda:	d2 f7       	brpl	.-12     	; 0x2ed0 <_fpadd_parts+0xde>
    2edc:	21 50       	subi	r18, 0x01	; 1
    2ede:	30 40       	sbci	r19, 0x00	; 0
    2ee0:	40 40       	sbci	r20, 0x00	; 0
    2ee2:	50 40       	sbci	r21, 0x00	; 0
    2ee4:	2e 21       	and	r18, r14
    2ee6:	3f 21       	and	r19, r15
    2ee8:	40 23       	and	r20, r16
    2eea:	51 23       	and	r21, r17
    2eec:	21 15       	cp	r18, r1
    2eee:	31 05       	cpc	r19, r1
    2ef0:	41 05       	cpc	r20, r1
    2ef2:	51 05       	cpc	r21, r1
    2ef4:	21 f0       	breq	.+8      	; 0x2efe <_fpadd_parts+0x10c>
    2ef6:	21 e0       	ldi	r18, 0x01	; 1
    2ef8:	30 e0       	ldi	r19, 0x00	; 0
    2efa:	40 e0       	ldi	r20, 0x00	; 0
    2efc:	50 e0       	ldi	r21, 0x00	; 0
    2efe:	79 01       	movw	r14, r18
    2f00:	8a 01       	movw	r16, r20
    2f02:	e6 28       	or	r14, r6
    2f04:	f7 28       	or	r15, r7
    2f06:	08 29       	or	r16, r8
    2f08:	19 29       	or	r17, r9
    2f0a:	3c c0       	rjmp	.+120    	; 0x2f84 <_fpadd_parts+0x192>
    2f0c:	23 2b       	or	r18, r19
    2f0e:	d1 f1       	breq	.+116    	; 0x2f84 <_fpadd_parts+0x192>
    2f10:	26 0e       	add	r2, r22
    2f12:	37 1e       	adc	r3, r23
    2f14:	35 01       	movw	r6, r10
    2f16:	46 01       	movw	r8, r12
    2f18:	06 2e       	mov	r0, r22
    2f1a:	04 c0       	rjmp	.+8      	; 0x2f24 <_fpadd_parts+0x132>
    2f1c:	96 94       	lsr	r9
    2f1e:	87 94       	ror	r8
    2f20:	77 94       	ror	r7
    2f22:	67 94       	ror	r6
    2f24:	0a 94       	dec	r0
    2f26:	d2 f7       	brpl	.-12     	; 0x2f1c <_fpadd_parts+0x12a>
    2f28:	21 e0       	ldi	r18, 0x01	; 1
    2f2a:	30 e0       	ldi	r19, 0x00	; 0
    2f2c:	40 e0       	ldi	r20, 0x00	; 0
    2f2e:	50 e0       	ldi	r21, 0x00	; 0
    2f30:	04 c0       	rjmp	.+8      	; 0x2f3a <_fpadd_parts+0x148>
    2f32:	22 0f       	add	r18, r18
    2f34:	33 1f       	adc	r19, r19
    2f36:	44 1f       	adc	r20, r20
    2f38:	55 1f       	adc	r21, r21
    2f3a:	6a 95       	dec	r22
    2f3c:	d2 f7       	brpl	.-12     	; 0x2f32 <_fpadd_parts+0x140>
    2f3e:	21 50       	subi	r18, 0x01	; 1
    2f40:	30 40       	sbci	r19, 0x00	; 0
    2f42:	40 40       	sbci	r20, 0x00	; 0
    2f44:	50 40       	sbci	r21, 0x00	; 0
    2f46:	2a 21       	and	r18, r10
    2f48:	3b 21       	and	r19, r11
    2f4a:	4c 21       	and	r20, r12
    2f4c:	5d 21       	and	r21, r13
    2f4e:	21 15       	cp	r18, r1
    2f50:	31 05       	cpc	r19, r1
    2f52:	41 05       	cpc	r20, r1
    2f54:	51 05       	cpc	r21, r1
    2f56:	21 f0       	breq	.+8      	; 0x2f60 <_fpadd_parts+0x16e>
    2f58:	21 e0       	ldi	r18, 0x01	; 1
    2f5a:	30 e0       	ldi	r19, 0x00	; 0
    2f5c:	40 e0       	ldi	r20, 0x00	; 0
    2f5e:	50 e0       	ldi	r21, 0x00	; 0
    2f60:	59 01       	movw	r10, r18
    2f62:	6a 01       	movw	r12, r20
    2f64:	a6 28       	or	r10, r6
    2f66:	b7 28       	or	r11, r7
    2f68:	c8 28       	or	r12, r8
    2f6a:	d9 28       	or	r13, r9
    2f6c:	0b c0       	rjmp	.+22     	; 0x2f84 <_fpadd_parts+0x192>
    2f6e:	82 15       	cp	r24, r2
    2f70:	93 05       	cpc	r25, r3
    2f72:	2c f0       	brlt	.+10     	; 0x2f7e <_fpadd_parts+0x18c>
    2f74:	1c 01       	movw	r2, r24
    2f76:	aa 24       	eor	r10, r10
    2f78:	bb 24       	eor	r11, r11
    2f7a:	65 01       	movw	r12, r10
    2f7c:	03 c0       	rjmp	.+6      	; 0x2f84 <_fpadd_parts+0x192>
    2f7e:	ee 24       	eor	r14, r14
    2f80:	ff 24       	eor	r15, r15
    2f82:	87 01       	movw	r16, r14
    2f84:	11 96       	adiw	r26, 0x01	; 1
    2f86:	9c 91       	ld	r25, X
    2f88:	d2 01       	movw	r26, r4
    2f8a:	11 96       	adiw	r26, 0x01	; 1
    2f8c:	8c 91       	ld	r24, X
    2f8e:	98 17       	cp	r25, r24
    2f90:	09 f4       	brne	.+2      	; 0x2f94 <_fpadd_parts+0x1a2>
    2f92:	45 c0       	rjmp	.+138    	; 0x301e <_fpadd_parts+0x22c>
    2f94:	99 23       	and	r25, r25
    2f96:	39 f0       	breq	.+14     	; 0x2fa6 <_fpadd_parts+0x1b4>
    2f98:	a8 01       	movw	r20, r16
    2f9a:	97 01       	movw	r18, r14
    2f9c:	2a 19       	sub	r18, r10
    2f9e:	3b 09       	sbc	r19, r11
    2fa0:	4c 09       	sbc	r20, r12
    2fa2:	5d 09       	sbc	r21, r13
    2fa4:	06 c0       	rjmp	.+12     	; 0x2fb2 <_fpadd_parts+0x1c0>
    2fa6:	a6 01       	movw	r20, r12
    2fa8:	95 01       	movw	r18, r10
    2faa:	2e 19       	sub	r18, r14
    2fac:	3f 09       	sbc	r19, r15
    2fae:	40 0b       	sbc	r20, r16
    2fb0:	51 0b       	sbc	r21, r17
    2fb2:	57 fd       	sbrc	r21, 7
    2fb4:	08 c0       	rjmp	.+16     	; 0x2fc6 <_fpadd_parts+0x1d4>
    2fb6:	11 82       	std	Z+1, r1	; 0x01
    2fb8:	33 82       	std	Z+3, r3	; 0x03
    2fba:	22 82       	std	Z+2, r2	; 0x02
    2fbc:	24 83       	std	Z+4, r18	; 0x04
    2fbe:	35 83       	std	Z+5, r19	; 0x05
    2fc0:	46 83       	std	Z+6, r20	; 0x06
    2fc2:	57 83       	std	Z+7, r21	; 0x07
    2fc4:	1d c0       	rjmp	.+58     	; 0x3000 <_fpadd_parts+0x20e>
    2fc6:	81 e0       	ldi	r24, 0x01	; 1
    2fc8:	81 83       	std	Z+1, r24	; 0x01
    2fca:	33 82       	std	Z+3, r3	; 0x03
    2fcc:	22 82       	std	Z+2, r2	; 0x02
    2fce:	88 27       	eor	r24, r24
    2fd0:	99 27       	eor	r25, r25
    2fd2:	dc 01       	movw	r26, r24
    2fd4:	82 1b       	sub	r24, r18
    2fd6:	93 0b       	sbc	r25, r19
    2fd8:	a4 0b       	sbc	r26, r20
    2fda:	b5 0b       	sbc	r27, r21
    2fdc:	84 83       	std	Z+4, r24	; 0x04
    2fde:	95 83       	std	Z+5, r25	; 0x05
    2fe0:	a6 83       	std	Z+6, r26	; 0x06
    2fe2:	b7 83       	std	Z+7, r27	; 0x07
    2fe4:	0d c0       	rjmp	.+26     	; 0x3000 <_fpadd_parts+0x20e>
    2fe6:	22 0f       	add	r18, r18
    2fe8:	33 1f       	adc	r19, r19
    2fea:	44 1f       	adc	r20, r20
    2fec:	55 1f       	adc	r21, r21
    2fee:	24 83       	std	Z+4, r18	; 0x04
    2ff0:	35 83       	std	Z+5, r19	; 0x05
    2ff2:	46 83       	std	Z+6, r20	; 0x06
    2ff4:	57 83       	std	Z+7, r21	; 0x07
    2ff6:	82 81       	ldd	r24, Z+2	; 0x02
    2ff8:	93 81       	ldd	r25, Z+3	; 0x03
    2ffa:	01 97       	sbiw	r24, 0x01	; 1
    2ffc:	93 83       	std	Z+3, r25	; 0x03
    2ffe:	82 83       	std	Z+2, r24	; 0x02
    3000:	24 81       	ldd	r18, Z+4	; 0x04
    3002:	35 81       	ldd	r19, Z+5	; 0x05
    3004:	46 81       	ldd	r20, Z+6	; 0x06
    3006:	57 81       	ldd	r21, Z+7	; 0x07
    3008:	da 01       	movw	r26, r20
    300a:	c9 01       	movw	r24, r18
    300c:	01 97       	sbiw	r24, 0x01	; 1
    300e:	a1 09       	sbc	r26, r1
    3010:	b1 09       	sbc	r27, r1
    3012:	8f 5f       	subi	r24, 0xFF	; 255
    3014:	9f 4f       	sbci	r25, 0xFF	; 255
    3016:	af 4f       	sbci	r26, 0xFF	; 255
    3018:	bf 43       	sbci	r27, 0x3F	; 63
    301a:	28 f3       	brcs	.-54     	; 0x2fe6 <_fpadd_parts+0x1f4>
    301c:	0b c0       	rjmp	.+22     	; 0x3034 <_fpadd_parts+0x242>
    301e:	91 83       	std	Z+1, r25	; 0x01
    3020:	33 82       	std	Z+3, r3	; 0x03
    3022:	22 82       	std	Z+2, r2	; 0x02
    3024:	ea 0c       	add	r14, r10
    3026:	fb 1c       	adc	r15, r11
    3028:	0c 1d       	adc	r16, r12
    302a:	1d 1d       	adc	r17, r13
    302c:	e4 82       	std	Z+4, r14	; 0x04
    302e:	f5 82       	std	Z+5, r15	; 0x05
    3030:	06 83       	std	Z+6, r16	; 0x06
    3032:	17 83       	std	Z+7, r17	; 0x07
    3034:	83 e0       	ldi	r24, 0x03	; 3
    3036:	80 83       	st	Z, r24
    3038:	24 81       	ldd	r18, Z+4	; 0x04
    303a:	35 81       	ldd	r19, Z+5	; 0x05
    303c:	46 81       	ldd	r20, Z+6	; 0x06
    303e:	57 81       	ldd	r21, Z+7	; 0x07
    3040:	57 ff       	sbrs	r21, 7
    3042:	1a c0       	rjmp	.+52     	; 0x3078 <_fpadd_parts+0x286>
    3044:	c9 01       	movw	r24, r18
    3046:	aa 27       	eor	r26, r26
    3048:	97 fd       	sbrc	r25, 7
    304a:	a0 95       	com	r26
    304c:	ba 2f       	mov	r27, r26
    304e:	81 70       	andi	r24, 0x01	; 1
    3050:	90 70       	andi	r25, 0x00	; 0
    3052:	a0 70       	andi	r26, 0x00	; 0
    3054:	b0 70       	andi	r27, 0x00	; 0
    3056:	56 95       	lsr	r21
    3058:	47 95       	ror	r20
    305a:	37 95       	ror	r19
    305c:	27 95       	ror	r18
    305e:	82 2b       	or	r24, r18
    3060:	93 2b       	or	r25, r19
    3062:	a4 2b       	or	r26, r20
    3064:	b5 2b       	or	r27, r21
    3066:	84 83       	std	Z+4, r24	; 0x04
    3068:	95 83       	std	Z+5, r25	; 0x05
    306a:	a6 83       	std	Z+6, r26	; 0x06
    306c:	b7 83       	std	Z+7, r27	; 0x07
    306e:	82 81       	ldd	r24, Z+2	; 0x02
    3070:	93 81       	ldd	r25, Z+3	; 0x03
    3072:	01 96       	adiw	r24, 0x01	; 1
    3074:	93 83       	std	Z+3, r25	; 0x03
    3076:	82 83       	std	Z+2, r24	; 0x02
    3078:	df 01       	movw	r26, r30
    307a:	01 c0       	rjmp	.+2      	; 0x307e <_fpadd_parts+0x28c>
    307c:	d2 01       	movw	r26, r4
    307e:	cd 01       	movw	r24, r26
    3080:	cd b7       	in	r28, 0x3d	; 61
    3082:	de b7       	in	r29, 0x3e	; 62
    3084:	e2 e1       	ldi	r30, 0x12	; 18
    3086:	0c 94 10 1d 	jmp	0x3a20	; 0x3a20 <__epilogue_restores__>

0000308a <__subsf3>:
    308a:	a0 e2       	ldi	r26, 0x20	; 32
    308c:	b0 e0       	ldi	r27, 0x00	; 0
    308e:	eb e4       	ldi	r30, 0x4B	; 75
    3090:	f8 e1       	ldi	r31, 0x18	; 24
    3092:	0c 94 00 1d 	jmp	0x3a00	; 0x3a00 <__prologue_saves__+0x18>
    3096:	69 83       	std	Y+1, r22	; 0x01
    3098:	7a 83       	std	Y+2, r23	; 0x02
    309a:	8b 83       	std	Y+3, r24	; 0x03
    309c:	9c 83       	std	Y+4, r25	; 0x04
    309e:	2d 83       	std	Y+5, r18	; 0x05
    30a0:	3e 83       	std	Y+6, r19	; 0x06
    30a2:	4f 83       	std	Y+7, r20	; 0x07
    30a4:	58 87       	std	Y+8, r21	; 0x08
    30a6:	e9 e0       	ldi	r30, 0x09	; 9
    30a8:	ee 2e       	mov	r14, r30
    30aa:	f1 2c       	mov	r15, r1
    30ac:	ec 0e       	add	r14, r28
    30ae:	fd 1e       	adc	r15, r29
    30b0:	ce 01       	movw	r24, r28
    30b2:	01 96       	adiw	r24, 0x01	; 1
    30b4:	b7 01       	movw	r22, r14
    30b6:	0e 94 ce 1b 	call	0x379c	; 0x379c <__unpack_f>
    30ba:	8e 01       	movw	r16, r28
    30bc:	0f 5e       	subi	r16, 0xEF	; 239
    30be:	1f 4f       	sbci	r17, 0xFF	; 255
    30c0:	ce 01       	movw	r24, r28
    30c2:	05 96       	adiw	r24, 0x05	; 5
    30c4:	b8 01       	movw	r22, r16
    30c6:	0e 94 ce 1b 	call	0x379c	; 0x379c <__unpack_f>
    30ca:	8a 89       	ldd	r24, Y+18	; 0x12
    30cc:	91 e0       	ldi	r25, 0x01	; 1
    30ce:	89 27       	eor	r24, r25
    30d0:	8a 8b       	std	Y+18, r24	; 0x12
    30d2:	c7 01       	movw	r24, r14
    30d4:	b8 01       	movw	r22, r16
    30d6:	ae 01       	movw	r20, r28
    30d8:	47 5e       	subi	r20, 0xE7	; 231
    30da:	5f 4f       	sbci	r21, 0xFF	; 255
    30dc:	0e 94 f9 16 	call	0x2df2	; 0x2df2 <_fpadd_parts>
    30e0:	0e 94 f9 1a 	call	0x35f2	; 0x35f2 <__pack_f>
    30e4:	a0 96       	adiw	r28, 0x20	; 32
    30e6:	e6 e0       	ldi	r30, 0x06	; 6
    30e8:	0c 94 1c 1d 	jmp	0x3a38	; 0x3a38 <__epilogue_restores__+0x18>

000030ec <__addsf3>:
    30ec:	a0 e2       	ldi	r26, 0x20	; 32
    30ee:	b0 e0       	ldi	r27, 0x00	; 0
    30f0:	ec e7       	ldi	r30, 0x7C	; 124
    30f2:	f8 e1       	ldi	r31, 0x18	; 24
    30f4:	0c 94 00 1d 	jmp	0x3a00	; 0x3a00 <__prologue_saves__+0x18>
    30f8:	69 83       	std	Y+1, r22	; 0x01
    30fa:	7a 83       	std	Y+2, r23	; 0x02
    30fc:	8b 83       	std	Y+3, r24	; 0x03
    30fe:	9c 83       	std	Y+4, r25	; 0x04
    3100:	2d 83       	std	Y+5, r18	; 0x05
    3102:	3e 83       	std	Y+6, r19	; 0x06
    3104:	4f 83       	std	Y+7, r20	; 0x07
    3106:	58 87       	std	Y+8, r21	; 0x08
    3108:	f9 e0       	ldi	r31, 0x09	; 9
    310a:	ef 2e       	mov	r14, r31
    310c:	f1 2c       	mov	r15, r1
    310e:	ec 0e       	add	r14, r28
    3110:	fd 1e       	adc	r15, r29
    3112:	ce 01       	movw	r24, r28
    3114:	01 96       	adiw	r24, 0x01	; 1
    3116:	b7 01       	movw	r22, r14
    3118:	0e 94 ce 1b 	call	0x379c	; 0x379c <__unpack_f>
    311c:	8e 01       	movw	r16, r28
    311e:	0f 5e       	subi	r16, 0xEF	; 239
    3120:	1f 4f       	sbci	r17, 0xFF	; 255
    3122:	ce 01       	movw	r24, r28
    3124:	05 96       	adiw	r24, 0x05	; 5
    3126:	b8 01       	movw	r22, r16
    3128:	0e 94 ce 1b 	call	0x379c	; 0x379c <__unpack_f>
    312c:	c7 01       	movw	r24, r14
    312e:	b8 01       	movw	r22, r16
    3130:	ae 01       	movw	r20, r28
    3132:	47 5e       	subi	r20, 0xE7	; 231
    3134:	5f 4f       	sbci	r21, 0xFF	; 255
    3136:	0e 94 f9 16 	call	0x2df2	; 0x2df2 <_fpadd_parts>
    313a:	0e 94 f9 1a 	call	0x35f2	; 0x35f2 <__pack_f>
    313e:	a0 96       	adiw	r28, 0x20	; 32
    3140:	e6 e0       	ldi	r30, 0x06	; 6
    3142:	0c 94 1c 1d 	jmp	0x3a38	; 0x3a38 <__epilogue_restores__+0x18>

00003146 <__divsf3>:
    3146:	a8 e1       	ldi	r26, 0x18	; 24
    3148:	b0 e0       	ldi	r27, 0x00	; 0
    314a:	e9 ea       	ldi	r30, 0xA9	; 169
    314c:	f8 e1       	ldi	r31, 0x18	; 24
    314e:	0c 94 fc 1c 	jmp	0x39f8	; 0x39f8 <__prologue_saves__+0x10>
    3152:	69 83       	std	Y+1, r22	; 0x01
    3154:	7a 83       	std	Y+2, r23	; 0x02
    3156:	8b 83       	std	Y+3, r24	; 0x03
    3158:	9c 83       	std	Y+4, r25	; 0x04
    315a:	2d 83       	std	Y+5, r18	; 0x05
    315c:	3e 83       	std	Y+6, r19	; 0x06
    315e:	4f 83       	std	Y+7, r20	; 0x07
    3160:	58 87       	std	Y+8, r21	; 0x08
    3162:	b9 e0       	ldi	r27, 0x09	; 9
    3164:	eb 2e       	mov	r14, r27
    3166:	f1 2c       	mov	r15, r1
    3168:	ec 0e       	add	r14, r28
    316a:	fd 1e       	adc	r15, r29
    316c:	ce 01       	movw	r24, r28
    316e:	01 96       	adiw	r24, 0x01	; 1
    3170:	b7 01       	movw	r22, r14
    3172:	0e 94 ce 1b 	call	0x379c	; 0x379c <__unpack_f>
    3176:	8e 01       	movw	r16, r28
    3178:	0f 5e       	subi	r16, 0xEF	; 239
    317a:	1f 4f       	sbci	r17, 0xFF	; 255
    317c:	ce 01       	movw	r24, r28
    317e:	05 96       	adiw	r24, 0x05	; 5
    3180:	b8 01       	movw	r22, r16
    3182:	0e 94 ce 1b 	call	0x379c	; 0x379c <__unpack_f>
    3186:	29 85       	ldd	r18, Y+9	; 0x09
    3188:	22 30       	cpi	r18, 0x02	; 2
    318a:	08 f4       	brcc	.+2      	; 0x318e <__divsf3+0x48>
    318c:	7e c0       	rjmp	.+252    	; 0x328a <__divsf3+0x144>
    318e:	39 89       	ldd	r19, Y+17	; 0x11
    3190:	32 30       	cpi	r19, 0x02	; 2
    3192:	10 f4       	brcc	.+4      	; 0x3198 <__divsf3+0x52>
    3194:	b8 01       	movw	r22, r16
    3196:	7c c0       	rjmp	.+248    	; 0x3290 <__divsf3+0x14a>
    3198:	8a 85       	ldd	r24, Y+10	; 0x0a
    319a:	9a 89       	ldd	r25, Y+18	; 0x12
    319c:	89 27       	eor	r24, r25
    319e:	8a 87       	std	Y+10, r24	; 0x0a
    31a0:	24 30       	cpi	r18, 0x04	; 4
    31a2:	11 f0       	breq	.+4      	; 0x31a8 <__divsf3+0x62>
    31a4:	22 30       	cpi	r18, 0x02	; 2
    31a6:	31 f4       	brne	.+12     	; 0x31b4 <__divsf3+0x6e>
    31a8:	23 17       	cp	r18, r19
    31aa:	09 f0       	breq	.+2      	; 0x31ae <__divsf3+0x68>
    31ac:	6e c0       	rjmp	.+220    	; 0x328a <__divsf3+0x144>
    31ae:	6b e6       	ldi	r22, 0x6B	; 107
    31b0:	70 e0       	ldi	r23, 0x00	; 0
    31b2:	6e c0       	rjmp	.+220    	; 0x3290 <__divsf3+0x14a>
    31b4:	34 30       	cpi	r19, 0x04	; 4
    31b6:	39 f4       	brne	.+14     	; 0x31c6 <__divsf3+0x80>
    31b8:	1d 86       	std	Y+13, r1	; 0x0d
    31ba:	1e 86       	std	Y+14, r1	; 0x0e
    31bc:	1f 86       	std	Y+15, r1	; 0x0f
    31be:	18 8a       	std	Y+16, r1	; 0x10
    31c0:	1c 86       	std	Y+12, r1	; 0x0c
    31c2:	1b 86       	std	Y+11, r1	; 0x0b
    31c4:	04 c0       	rjmp	.+8      	; 0x31ce <__divsf3+0x88>
    31c6:	32 30       	cpi	r19, 0x02	; 2
    31c8:	21 f4       	brne	.+8      	; 0x31d2 <__divsf3+0x8c>
    31ca:	84 e0       	ldi	r24, 0x04	; 4
    31cc:	89 87       	std	Y+9, r24	; 0x09
    31ce:	b7 01       	movw	r22, r14
    31d0:	5f c0       	rjmp	.+190    	; 0x3290 <__divsf3+0x14a>
    31d2:	2b 85       	ldd	r18, Y+11	; 0x0b
    31d4:	3c 85       	ldd	r19, Y+12	; 0x0c
    31d6:	8b 89       	ldd	r24, Y+19	; 0x13
    31d8:	9c 89       	ldd	r25, Y+20	; 0x14
    31da:	28 1b       	sub	r18, r24
    31dc:	39 0b       	sbc	r19, r25
    31de:	3c 87       	std	Y+12, r19	; 0x0c
    31e0:	2b 87       	std	Y+11, r18	; 0x0b
    31e2:	ed 84       	ldd	r14, Y+13	; 0x0d
    31e4:	fe 84       	ldd	r15, Y+14	; 0x0e
    31e6:	0f 85       	ldd	r16, Y+15	; 0x0f
    31e8:	18 89       	ldd	r17, Y+16	; 0x10
    31ea:	ad 88       	ldd	r10, Y+21	; 0x15
    31ec:	be 88       	ldd	r11, Y+22	; 0x16
    31ee:	cf 88       	ldd	r12, Y+23	; 0x17
    31f0:	d8 8c       	ldd	r13, Y+24	; 0x18
    31f2:	ea 14       	cp	r14, r10
    31f4:	fb 04       	cpc	r15, r11
    31f6:	0c 05       	cpc	r16, r12
    31f8:	1d 05       	cpc	r17, r13
    31fa:	40 f4       	brcc	.+16     	; 0x320c <__divsf3+0xc6>
    31fc:	ee 0c       	add	r14, r14
    31fe:	ff 1c       	adc	r15, r15
    3200:	00 1f       	adc	r16, r16
    3202:	11 1f       	adc	r17, r17
    3204:	21 50       	subi	r18, 0x01	; 1
    3206:	30 40       	sbci	r19, 0x00	; 0
    3208:	3c 87       	std	Y+12, r19	; 0x0c
    320a:	2b 87       	std	Y+11, r18	; 0x0b
    320c:	20 e0       	ldi	r18, 0x00	; 0
    320e:	30 e0       	ldi	r19, 0x00	; 0
    3210:	40 e0       	ldi	r20, 0x00	; 0
    3212:	50 e0       	ldi	r21, 0x00	; 0
    3214:	80 e0       	ldi	r24, 0x00	; 0
    3216:	90 e0       	ldi	r25, 0x00	; 0
    3218:	a0 e0       	ldi	r26, 0x00	; 0
    321a:	b0 e4       	ldi	r27, 0x40	; 64
    321c:	60 e0       	ldi	r22, 0x00	; 0
    321e:	70 e0       	ldi	r23, 0x00	; 0
    3220:	ea 14       	cp	r14, r10
    3222:	fb 04       	cpc	r15, r11
    3224:	0c 05       	cpc	r16, r12
    3226:	1d 05       	cpc	r17, r13
    3228:	40 f0       	brcs	.+16     	; 0x323a <__divsf3+0xf4>
    322a:	28 2b       	or	r18, r24
    322c:	39 2b       	or	r19, r25
    322e:	4a 2b       	or	r20, r26
    3230:	5b 2b       	or	r21, r27
    3232:	ea 18       	sub	r14, r10
    3234:	fb 08       	sbc	r15, r11
    3236:	0c 09       	sbc	r16, r12
    3238:	1d 09       	sbc	r17, r13
    323a:	b6 95       	lsr	r27
    323c:	a7 95       	ror	r26
    323e:	97 95       	ror	r25
    3240:	87 95       	ror	r24
    3242:	ee 0c       	add	r14, r14
    3244:	ff 1c       	adc	r15, r15
    3246:	00 1f       	adc	r16, r16
    3248:	11 1f       	adc	r17, r17
    324a:	6f 5f       	subi	r22, 0xFF	; 255
    324c:	7f 4f       	sbci	r23, 0xFF	; 255
    324e:	6f 31       	cpi	r22, 0x1F	; 31
    3250:	71 05       	cpc	r23, r1
    3252:	31 f7       	brne	.-52     	; 0x3220 <__divsf3+0xda>
    3254:	da 01       	movw	r26, r20
    3256:	c9 01       	movw	r24, r18
    3258:	8f 77       	andi	r24, 0x7F	; 127
    325a:	90 70       	andi	r25, 0x00	; 0
    325c:	a0 70       	andi	r26, 0x00	; 0
    325e:	b0 70       	andi	r27, 0x00	; 0
    3260:	80 34       	cpi	r24, 0x40	; 64
    3262:	91 05       	cpc	r25, r1
    3264:	a1 05       	cpc	r26, r1
    3266:	b1 05       	cpc	r27, r1
    3268:	61 f4       	brne	.+24     	; 0x3282 <__divsf3+0x13c>
    326a:	27 fd       	sbrc	r18, 7
    326c:	0a c0       	rjmp	.+20     	; 0x3282 <__divsf3+0x13c>
    326e:	e1 14       	cp	r14, r1
    3270:	f1 04       	cpc	r15, r1
    3272:	01 05       	cpc	r16, r1
    3274:	11 05       	cpc	r17, r1
    3276:	29 f0       	breq	.+10     	; 0x3282 <__divsf3+0x13c>
    3278:	20 5c       	subi	r18, 0xC0	; 192
    327a:	3f 4f       	sbci	r19, 0xFF	; 255
    327c:	4f 4f       	sbci	r20, 0xFF	; 255
    327e:	5f 4f       	sbci	r21, 0xFF	; 255
    3280:	20 78       	andi	r18, 0x80	; 128
    3282:	2d 87       	std	Y+13, r18	; 0x0d
    3284:	3e 87       	std	Y+14, r19	; 0x0e
    3286:	4f 87       	std	Y+15, r20	; 0x0f
    3288:	58 8b       	std	Y+16, r21	; 0x10
    328a:	be 01       	movw	r22, r28
    328c:	67 5f       	subi	r22, 0xF7	; 247
    328e:	7f 4f       	sbci	r23, 0xFF	; 255
    3290:	cb 01       	movw	r24, r22
    3292:	0e 94 f9 1a 	call	0x35f2	; 0x35f2 <__pack_f>
    3296:	68 96       	adiw	r28, 0x18	; 24
    3298:	ea e0       	ldi	r30, 0x0A	; 10
    329a:	0c 94 18 1d 	jmp	0x3a30	; 0x3a30 <__epilogue_restores__+0x10>

0000329e <__gesf2>:
    329e:	a8 e1       	ldi	r26, 0x18	; 24
    32a0:	b0 e0       	ldi	r27, 0x00	; 0
    32a2:	e5 e5       	ldi	r30, 0x55	; 85
    32a4:	f9 e1       	ldi	r31, 0x19	; 25
    32a6:	0c 94 00 1d 	jmp	0x3a00	; 0x3a00 <__prologue_saves__+0x18>
    32aa:	69 83       	std	Y+1, r22	; 0x01
    32ac:	7a 83       	std	Y+2, r23	; 0x02
    32ae:	8b 83       	std	Y+3, r24	; 0x03
    32b0:	9c 83       	std	Y+4, r25	; 0x04
    32b2:	2d 83       	std	Y+5, r18	; 0x05
    32b4:	3e 83       	std	Y+6, r19	; 0x06
    32b6:	4f 83       	std	Y+7, r20	; 0x07
    32b8:	58 87       	std	Y+8, r21	; 0x08
    32ba:	89 e0       	ldi	r24, 0x09	; 9
    32bc:	e8 2e       	mov	r14, r24
    32be:	f1 2c       	mov	r15, r1
    32c0:	ec 0e       	add	r14, r28
    32c2:	fd 1e       	adc	r15, r29
    32c4:	ce 01       	movw	r24, r28
    32c6:	01 96       	adiw	r24, 0x01	; 1
    32c8:	b7 01       	movw	r22, r14
    32ca:	0e 94 ce 1b 	call	0x379c	; 0x379c <__unpack_f>
    32ce:	8e 01       	movw	r16, r28
    32d0:	0f 5e       	subi	r16, 0xEF	; 239
    32d2:	1f 4f       	sbci	r17, 0xFF	; 255
    32d4:	ce 01       	movw	r24, r28
    32d6:	05 96       	adiw	r24, 0x05	; 5
    32d8:	b8 01       	movw	r22, r16
    32da:	0e 94 ce 1b 	call	0x379c	; 0x379c <__unpack_f>
    32de:	89 85       	ldd	r24, Y+9	; 0x09
    32e0:	82 30       	cpi	r24, 0x02	; 2
    32e2:	40 f0       	brcs	.+16     	; 0x32f4 <__gesf2+0x56>
    32e4:	89 89       	ldd	r24, Y+17	; 0x11
    32e6:	82 30       	cpi	r24, 0x02	; 2
    32e8:	28 f0       	brcs	.+10     	; 0x32f4 <__gesf2+0x56>
    32ea:	c7 01       	movw	r24, r14
    32ec:	b8 01       	movw	r22, r16
    32ee:	0e 94 46 1c 	call	0x388c	; 0x388c <__fpcmp_parts_f>
    32f2:	01 c0       	rjmp	.+2      	; 0x32f6 <__gesf2+0x58>
    32f4:	8f ef       	ldi	r24, 0xFF	; 255
    32f6:	68 96       	adiw	r28, 0x18	; 24
    32f8:	e6 e0       	ldi	r30, 0x06	; 6
    32fa:	0c 94 1c 1d 	jmp	0x3a38	; 0x3a38 <__epilogue_restores__+0x18>

000032fe <__floatsisf>:
    32fe:	a8 e0       	ldi	r26, 0x08	; 8
    3300:	b0 e0       	ldi	r27, 0x00	; 0
    3302:	e5 e8       	ldi	r30, 0x85	; 133
    3304:	f9 e1       	ldi	r31, 0x19	; 25
    3306:	0c 94 fd 1c 	jmp	0x39fa	; 0x39fa <__prologue_saves__+0x12>
    330a:	9b 01       	movw	r18, r22
    330c:	ac 01       	movw	r20, r24
    330e:	83 e0       	ldi	r24, 0x03	; 3
    3310:	89 83       	std	Y+1, r24	; 0x01
    3312:	da 01       	movw	r26, r20
    3314:	c9 01       	movw	r24, r18
    3316:	88 27       	eor	r24, r24
    3318:	b7 fd       	sbrc	r27, 7
    331a:	83 95       	inc	r24
    331c:	99 27       	eor	r25, r25
    331e:	aa 27       	eor	r26, r26
    3320:	bb 27       	eor	r27, r27
    3322:	b8 2e       	mov	r11, r24
    3324:	21 15       	cp	r18, r1
    3326:	31 05       	cpc	r19, r1
    3328:	41 05       	cpc	r20, r1
    332a:	51 05       	cpc	r21, r1
    332c:	19 f4       	brne	.+6      	; 0x3334 <__floatsisf+0x36>
    332e:	82 e0       	ldi	r24, 0x02	; 2
    3330:	89 83       	std	Y+1, r24	; 0x01
    3332:	3a c0       	rjmp	.+116    	; 0x33a8 <__floatsisf+0xaa>
    3334:	88 23       	and	r24, r24
    3336:	a9 f0       	breq	.+42     	; 0x3362 <__floatsisf+0x64>
    3338:	20 30       	cpi	r18, 0x00	; 0
    333a:	80 e0       	ldi	r24, 0x00	; 0
    333c:	38 07       	cpc	r19, r24
    333e:	80 e0       	ldi	r24, 0x00	; 0
    3340:	48 07       	cpc	r20, r24
    3342:	80 e8       	ldi	r24, 0x80	; 128
    3344:	58 07       	cpc	r21, r24
    3346:	29 f4       	brne	.+10     	; 0x3352 <__floatsisf+0x54>
    3348:	60 e0       	ldi	r22, 0x00	; 0
    334a:	70 e0       	ldi	r23, 0x00	; 0
    334c:	80 e0       	ldi	r24, 0x00	; 0
    334e:	9f ec       	ldi	r25, 0xCF	; 207
    3350:	30 c0       	rjmp	.+96     	; 0x33b2 <__floatsisf+0xb4>
    3352:	ee 24       	eor	r14, r14
    3354:	ff 24       	eor	r15, r15
    3356:	87 01       	movw	r16, r14
    3358:	e2 1a       	sub	r14, r18
    335a:	f3 0a       	sbc	r15, r19
    335c:	04 0b       	sbc	r16, r20
    335e:	15 0b       	sbc	r17, r21
    3360:	02 c0       	rjmp	.+4      	; 0x3366 <__floatsisf+0x68>
    3362:	79 01       	movw	r14, r18
    3364:	8a 01       	movw	r16, r20
    3366:	8e e1       	ldi	r24, 0x1E	; 30
    3368:	c8 2e       	mov	r12, r24
    336a:	d1 2c       	mov	r13, r1
    336c:	dc 82       	std	Y+4, r13	; 0x04
    336e:	cb 82       	std	Y+3, r12	; 0x03
    3370:	ed 82       	std	Y+5, r14	; 0x05
    3372:	fe 82       	std	Y+6, r15	; 0x06
    3374:	0f 83       	std	Y+7, r16	; 0x07
    3376:	18 87       	std	Y+8, r17	; 0x08
    3378:	c8 01       	movw	r24, r16
    337a:	b7 01       	movw	r22, r14
    337c:	0e 94 aa 1a 	call	0x3554	; 0x3554 <__clzsi2>
    3380:	01 97       	sbiw	r24, 0x01	; 1
    3382:	18 16       	cp	r1, r24
    3384:	19 06       	cpc	r1, r25
    3386:	84 f4       	brge	.+32     	; 0x33a8 <__floatsisf+0xaa>
    3388:	08 2e       	mov	r0, r24
    338a:	04 c0       	rjmp	.+8      	; 0x3394 <__floatsisf+0x96>
    338c:	ee 0c       	add	r14, r14
    338e:	ff 1c       	adc	r15, r15
    3390:	00 1f       	adc	r16, r16
    3392:	11 1f       	adc	r17, r17
    3394:	0a 94       	dec	r0
    3396:	d2 f7       	brpl	.-12     	; 0x338c <__floatsisf+0x8e>
    3398:	ed 82       	std	Y+5, r14	; 0x05
    339a:	fe 82       	std	Y+6, r15	; 0x06
    339c:	0f 83       	std	Y+7, r16	; 0x07
    339e:	18 87       	std	Y+8, r17	; 0x08
    33a0:	c8 1a       	sub	r12, r24
    33a2:	d9 0a       	sbc	r13, r25
    33a4:	dc 82       	std	Y+4, r13	; 0x04
    33a6:	cb 82       	std	Y+3, r12	; 0x03
    33a8:	ba 82       	std	Y+2, r11	; 0x02
    33aa:	ce 01       	movw	r24, r28
    33ac:	01 96       	adiw	r24, 0x01	; 1
    33ae:	0e 94 f9 1a 	call	0x35f2	; 0x35f2 <__pack_f>
    33b2:	28 96       	adiw	r28, 0x08	; 8
    33b4:	e9 e0       	ldi	r30, 0x09	; 9
    33b6:	0c 94 19 1d 	jmp	0x3a32	; 0x3a32 <__epilogue_restores__+0x12>

000033ba <__fixsfsi>:
    33ba:	ac e0       	ldi	r26, 0x0C	; 12
    33bc:	b0 e0       	ldi	r27, 0x00	; 0
    33be:	e3 ee       	ldi	r30, 0xE3	; 227
    33c0:	f9 e1       	ldi	r31, 0x19	; 25
    33c2:	0c 94 04 1d 	jmp	0x3a08	; 0x3a08 <__prologue_saves__+0x20>
    33c6:	69 83       	std	Y+1, r22	; 0x01
    33c8:	7a 83       	std	Y+2, r23	; 0x02
    33ca:	8b 83       	std	Y+3, r24	; 0x03
    33cc:	9c 83       	std	Y+4, r25	; 0x04
    33ce:	ce 01       	movw	r24, r28
    33d0:	01 96       	adiw	r24, 0x01	; 1
    33d2:	be 01       	movw	r22, r28
    33d4:	6b 5f       	subi	r22, 0xFB	; 251
    33d6:	7f 4f       	sbci	r23, 0xFF	; 255
    33d8:	0e 94 ce 1b 	call	0x379c	; 0x379c <__unpack_f>
    33dc:	8d 81       	ldd	r24, Y+5	; 0x05
    33de:	82 30       	cpi	r24, 0x02	; 2
    33e0:	61 f1       	breq	.+88     	; 0x343a <__fixsfsi+0x80>
    33e2:	82 30       	cpi	r24, 0x02	; 2
    33e4:	50 f1       	brcs	.+84     	; 0x343a <__fixsfsi+0x80>
    33e6:	84 30       	cpi	r24, 0x04	; 4
    33e8:	21 f4       	brne	.+8      	; 0x33f2 <__fixsfsi+0x38>
    33ea:	8e 81       	ldd	r24, Y+6	; 0x06
    33ec:	88 23       	and	r24, r24
    33ee:	51 f1       	breq	.+84     	; 0x3444 <__fixsfsi+0x8a>
    33f0:	2e c0       	rjmp	.+92     	; 0x344e <__fixsfsi+0x94>
    33f2:	2f 81       	ldd	r18, Y+7	; 0x07
    33f4:	38 85       	ldd	r19, Y+8	; 0x08
    33f6:	37 fd       	sbrc	r19, 7
    33f8:	20 c0       	rjmp	.+64     	; 0x343a <__fixsfsi+0x80>
    33fa:	6e 81       	ldd	r22, Y+6	; 0x06
    33fc:	2f 31       	cpi	r18, 0x1F	; 31
    33fe:	31 05       	cpc	r19, r1
    3400:	1c f0       	brlt	.+6      	; 0x3408 <__fixsfsi+0x4e>
    3402:	66 23       	and	r22, r22
    3404:	f9 f0       	breq	.+62     	; 0x3444 <__fixsfsi+0x8a>
    3406:	23 c0       	rjmp	.+70     	; 0x344e <__fixsfsi+0x94>
    3408:	8e e1       	ldi	r24, 0x1E	; 30
    340a:	90 e0       	ldi	r25, 0x00	; 0
    340c:	82 1b       	sub	r24, r18
    340e:	93 0b       	sbc	r25, r19
    3410:	29 85       	ldd	r18, Y+9	; 0x09
    3412:	3a 85       	ldd	r19, Y+10	; 0x0a
    3414:	4b 85       	ldd	r20, Y+11	; 0x0b
    3416:	5c 85       	ldd	r21, Y+12	; 0x0c
    3418:	04 c0       	rjmp	.+8      	; 0x3422 <__fixsfsi+0x68>
    341a:	56 95       	lsr	r21
    341c:	47 95       	ror	r20
    341e:	37 95       	ror	r19
    3420:	27 95       	ror	r18
    3422:	8a 95       	dec	r24
    3424:	d2 f7       	brpl	.-12     	; 0x341a <__fixsfsi+0x60>
    3426:	66 23       	and	r22, r22
    3428:	b1 f0       	breq	.+44     	; 0x3456 <__fixsfsi+0x9c>
    342a:	50 95       	com	r21
    342c:	40 95       	com	r20
    342e:	30 95       	com	r19
    3430:	21 95       	neg	r18
    3432:	3f 4f       	sbci	r19, 0xFF	; 255
    3434:	4f 4f       	sbci	r20, 0xFF	; 255
    3436:	5f 4f       	sbci	r21, 0xFF	; 255
    3438:	0e c0       	rjmp	.+28     	; 0x3456 <__fixsfsi+0x9c>
    343a:	20 e0       	ldi	r18, 0x00	; 0
    343c:	30 e0       	ldi	r19, 0x00	; 0
    343e:	40 e0       	ldi	r20, 0x00	; 0
    3440:	50 e0       	ldi	r21, 0x00	; 0
    3442:	09 c0       	rjmp	.+18     	; 0x3456 <__fixsfsi+0x9c>
    3444:	2f ef       	ldi	r18, 0xFF	; 255
    3446:	3f ef       	ldi	r19, 0xFF	; 255
    3448:	4f ef       	ldi	r20, 0xFF	; 255
    344a:	5f e7       	ldi	r21, 0x7F	; 127
    344c:	04 c0       	rjmp	.+8      	; 0x3456 <__fixsfsi+0x9c>
    344e:	20 e0       	ldi	r18, 0x00	; 0
    3450:	30 e0       	ldi	r19, 0x00	; 0
    3452:	40 e0       	ldi	r20, 0x00	; 0
    3454:	50 e8       	ldi	r21, 0x80	; 128
    3456:	b9 01       	movw	r22, r18
    3458:	ca 01       	movw	r24, r20
    345a:	2c 96       	adiw	r28, 0x0c	; 12
    345c:	e2 e0       	ldi	r30, 0x02	; 2
    345e:	0c 94 20 1d 	jmp	0x3a40	; 0x3a40 <__epilogue_restores__+0x20>

00003462 <__floatunsisf>:
    3462:	a8 e0       	ldi	r26, 0x08	; 8
    3464:	b0 e0       	ldi	r27, 0x00	; 0
    3466:	e7 e3       	ldi	r30, 0x37	; 55
    3468:	fa e1       	ldi	r31, 0x1A	; 26
    346a:	0c 94 fc 1c 	jmp	0x39f8	; 0x39f8 <__prologue_saves__+0x10>
    346e:	7b 01       	movw	r14, r22
    3470:	8c 01       	movw	r16, r24
    3472:	61 15       	cp	r22, r1
    3474:	71 05       	cpc	r23, r1
    3476:	81 05       	cpc	r24, r1
    3478:	91 05       	cpc	r25, r1
    347a:	19 f4       	brne	.+6      	; 0x3482 <__floatunsisf+0x20>
    347c:	82 e0       	ldi	r24, 0x02	; 2
    347e:	89 83       	std	Y+1, r24	; 0x01
    3480:	60 c0       	rjmp	.+192    	; 0x3542 <__floatunsisf+0xe0>
    3482:	83 e0       	ldi	r24, 0x03	; 3
    3484:	89 83       	std	Y+1, r24	; 0x01
    3486:	8e e1       	ldi	r24, 0x1E	; 30
    3488:	c8 2e       	mov	r12, r24
    348a:	d1 2c       	mov	r13, r1
    348c:	dc 82       	std	Y+4, r13	; 0x04
    348e:	cb 82       	std	Y+3, r12	; 0x03
    3490:	ed 82       	std	Y+5, r14	; 0x05
    3492:	fe 82       	std	Y+6, r15	; 0x06
    3494:	0f 83       	std	Y+7, r16	; 0x07
    3496:	18 87       	std	Y+8, r17	; 0x08
    3498:	c8 01       	movw	r24, r16
    349a:	b7 01       	movw	r22, r14
    349c:	0e 94 aa 1a 	call	0x3554	; 0x3554 <__clzsi2>
    34a0:	fc 01       	movw	r30, r24
    34a2:	31 97       	sbiw	r30, 0x01	; 1
    34a4:	f7 ff       	sbrs	r31, 7
    34a6:	3b c0       	rjmp	.+118    	; 0x351e <__floatunsisf+0xbc>
    34a8:	22 27       	eor	r18, r18
    34aa:	33 27       	eor	r19, r19
    34ac:	2e 1b       	sub	r18, r30
    34ae:	3f 0b       	sbc	r19, r31
    34b0:	57 01       	movw	r10, r14
    34b2:	68 01       	movw	r12, r16
    34b4:	02 2e       	mov	r0, r18
    34b6:	04 c0       	rjmp	.+8      	; 0x34c0 <__floatunsisf+0x5e>
    34b8:	d6 94       	lsr	r13
    34ba:	c7 94       	ror	r12
    34bc:	b7 94       	ror	r11
    34be:	a7 94       	ror	r10
    34c0:	0a 94       	dec	r0
    34c2:	d2 f7       	brpl	.-12     	; 0x34b8 <__floatunsisf+0x56>
    34c4:	40 e0       	ldi	r20, 0x00	; 0
    34c6:	50 e0       	ldi	r21, 0x00	; 0
    34c8:	60 e0       	ldi	r22, 0x00	; 0
    34ca:	70 e0       	ldi	r23, 0x00	; 0
    34cc:	81 e0       	ldi	r24, 0x01	; 1
    34ce:	90 e0       	ldi	r25, 0x00	; 0
    34d0:	a0 e0       	ldi	r26, 0x00	; 0
    34d2:	b0 e0       	ldi	r27, 0x00	; 0
    34d4:	04 c0       	rjmp	.+8      	; 0x34de <__floatunsisf+0x7c>
    34d6:	88 0f       	add	r24, r24
    34d8:	99 1f       	adc	r25, r25
    34da:	aa 1f       	adc	r26, r26
    34dc:	bb 1f       	adc	r27, r27
    34de:	2a 95       	dec	r18
    34e0:	d2 f7       	brpl	.-12     	; 0x34d6 <__floatunsisf+0x74>
    34e2:	01 97       	sbiw	r24, 0x01	; 1
    34e4:	a1 09       	sbc	r26, r1
    34e6:	b1 09       	sbc	r27, r1
    34e8:	8e 21       	and	r24, r14
    34ea:	9f 21       	and	r25, r15
    34ec:	a0 23       	and	r26, r16
    34ee:	b1 23       	and	r27, r17
    34f0:	00 97       	sbiw	r24, 0x00	; 0
    34f2:	a1 05       	cpc	r26, r1
    34f4:	b1 05       	cpc	r27, r1
    34f6:	21 f0       	breq	.+8      	; 0x3500 <__floatunsisf+0x9e>
    34f8:	41 e0       	ldi	r20, 0x01	; 1
    34fa:	50 e0       	ldi	r21, 0x00	; 0
    34fc:	60 e0       	ldi	r22, 0x00	; 0
    34fe:	70 e0       	ldi	r23, 0x00	; 0
    3500:	4a 29       	or	r20, r10
    3502:	5b 29       	or	r21, r11
    3504:	6c 29       	or	r22, r12
    3506:	7d 29       	or	r23, r13
    3508:	4d 83       	std	Y+5, r20	; 0x05
    350a:	5e 83       	std	Y+6, r21	; 0x06
    350c:	6f 83       	std	Y+7, r22	; 0x07
    350e:	78 87       	std	Y+8, r23	; 0x08
    3510:	8e e1       	ldi	r24, 0x1E	; 30
    3512:	90 e0       	ldi	r25, 0x00	; 0
    3514:	8e 1b       	sub	r24, r30
    3516:	9f 0b       	sbc	r25, r31
    3518:	9c 83       	std	Y+4, r25	; 0x04
    351a:	8b 83       	std	Y+3, r24	; 0x03
    351c:	12 c0       	rjmp	.+36     	; 0x3542 <__floatunsisf+0xe0>
    351e:	30 97       	sbiw	r30, 0x00	; 0
    3520:	81 f0       	breq	.+32     	; 0x3542 <__floatunsisf+0xe0>
    3522:	0e 2e       	mov	r0, r30
    3524:	04 c0       	rjmp	.+8      	; 0x352e <__floatunsisf+0xcc>
    3526:	ee 0c       	add	r14, r14
    3528:	ff 1c       	adc	r15, r15
    352a:	00 1f       	adc	r16, r16
    352c:	11 1f       	adc	r17, r17
    352e:	0a 94       	dec	r0
    3530:	d2 f7       	brpl	.-12     	; 0x3526 <__floatunsisf+0xc4>
    3532:	ed 82       	std	Y+5, r14	; 0x05
    3534:	fe 82       	std	Y+6, r15	; 0x06
    3536:	0f 83       	std	Y+7, r16	; 0x07
    3538:	18 87       	std	Y+8, r17	; 0x08
    353a:	ce 1a       	sub	r12, r30
    353c:	df 0a       	sbc	r13, r31
    353e:	dc 82       	std	Y+4, r13	; 0x04
    3540:	cb 82       	std	Y+3, r12	; 0x03
    3542:	1a 82       	std	Y+2, r1	; 0x02
    3544:	ce 01       	movw	r24, r28
    3546:	01 96       	adiw	r24, 0x01	; 1
    3548:	0e 94 f9 1a 	call	0x35f2	; 0x35f2 <__pack_f>
    354c:	28 96       	adiw	r28, 0x08	; 8
    354e:	ea e0       	ldi	r30, 0x0A	; 10
    3550:	0c 94 18 1d 	jmp	0x3a30	; 0x3a30 <__epilogue_restores__+0x10>

00003554 <__clzsi2>:
    3554:	ef 92       	push	r14
    3556:	ff 92       	push	r15
    3558:	0f 93       	push	r16
    355a:	1f 93       	push	r17
    355c:	7b 01       	movw	r14, r22
    355e:	8c 01       	movw	r16, r24
    3560:	80 e0       	ldi	r24, 0x00	; 0
    3562:	e8 16       	cp	r14, r24
    3564:	80 e0       	ldi	r24, 0x00	; 0
    3566:	f8 06       	cpc	r15, r24
    3568:	81 e0       	ldi	r24, 0x01	; 1
    356a:	08 07       	cpc	r16, r24
    356c:	80 e0       	ldi	r24, 0x00	; 0
    356e:	18 07       	cpc	r17, r24
    3570:	88 f4       	brcc	.+34     	; 0x3594 <__clzsi2+0x40>
    3572:	8f ef       	ldi	r24, 0xFF	; 255
    3574:	e8 16       	cp	r14, r24
    3576:	f1 04       	cpc	r15, r1
    3578:	01 05       	cpc	r16, r1
    357a:	11 05       	cpc	r17, r1
    357c:	31 f0       	breq	.+12     	; 0x358a <__clzsi2+0x36>
    357e:	28 f0       	brcs	.+10     	; 0x358a <__clzsi2+0x36>
    3580:	88 e0       	ldi	r24, 0x08	; 8
    3582:	90 e0       	ldi	r25, 0x00	; 0
    3584:	a0 e0       	ldi	r26, 0x00	; 0
    3586:	b0 e0       	ldi	r27, 0x00	; 0
    3588:	17 c0       	rjmp	.+46     	; 0x35b8 <__clzsi2+0x64>
    358a:	80 e0       	ldi	r24, 0x00	; 0
    358c:	90 e0       	ldi	r25, 0x00	; 0
    358e:	a0 e0       	ldi	r26, 0x00	; 0
    3590:	b0 e0       	ldi	r27, 0x00	; 0
    3592:	12 c0       	rjmp	.+36     	; 0x35b8 <__clzsi2+0x64>
    3594:	80 e0       	ldi	r24, 0x00	; 0
    3596:	e8 16       	cp	r14, r24
    3598:	80 e0       	ldi	r24, 0x00	; 0
    359a:	f8 06       	cpc	r15, r24
    359c:	80 e0       	ldi	r24, 0x00	; 0
    359e:	08 07       	cpc	r16, r24
    35a0:	81 e0       	ldi	r24, 0x01	; 1
    35a2:	18 07       	cpc	r17, r24
    35a4:	28 f0       	brcs	.+10     	; 0x35b0 <__clzsi2+0x5c>
    35a6:	88 e1       	ldi	r24, 0x18	; 24
    35a8:	90 e0       	ldi	r25, 0x00	; 0
    35aa:	a0 e0       	ldi	r26, 0x00	; 0
    35ac:	b0 e0       	ldi	r27, 0x00	; 0
    35ae:	04 c0       	rjmp	.+8      	; 0x35b8 <__clzsi2+0x64>
    35b0:	80 e1       	ldi	r24, 0x10	; 16
    35b2:	90 e0       	ldi	r25, 0x00	; 0
    35b4:	a0 e0       	ldi	r26, 0x00	; 0
    35b6:	b0 e0       	ldi	r27, 0x00	; 0
    35b8:	20 e2       	ldi	r18, 0x20	; 32
    35ba:	30 e0       	ldi	r19, 0x00	; 0
    35bc:	40 e0       	ldi	r20, 0x00	; 0
    35be:	50 e0       	ldi	r21, 0x00	; 0
    35c0:	28 1b       	sub	r18, r24
    35c2:	39 0b       	sbc	r19, r25
    35c4:	4a 0b       	sbc	r20, r26
    35c6:	5b 0b       	sbc	r21, r27
    35c8:	04 c0       	rjmp	.+8      	; 0x35d2 <__clzsi2+0x7e>
    35ca:	16 95       	lsr	r17
    35cc:	07 95       	ror	r16
    35ce:	f7 94       	ror	r15
    35d0:	e7 94       	ror	r14
    35d2:	8a 95       	dec	r24
    35d4:	d2 f7       	brpl	.-12     	; 0x35ca <__clzsi2+0x76>
    35d6:	f7 01       	movw	r30, r14
    35d8:	ed 58       	subi	r30, 0x8D	; 141
    35da:	ff 4f       	sbci	r31, 0xFF	; 255
    35dc:	80 81       	ld	r24, Z
    35de:	28 1b       	sub	r18, r24
    35e0:	31 09       	sbc	r19, r1
    35e2:	41 09       	sbc	r20, r1
    35e4:	51 09       	sbc	r21, r1
    35e6:	c9 01       	movw	r24, r18
    35e8:	1f 91       	pop	r17
    35ea:	0f 91       	pop	r16
    35ec:	ff 90       	pop	r15
    35ee:	ef 90       	pop	r14
    35f0:	08 95       	ret

000035f2 <__pack_f>:
    35f2:	df 92       	push	r13
    35f4:	ef 92       	push	r14
    35f6:	ff 92       	push	r15
    35f8:	0f 93       	push	r16
    35fa:	1f 93       	push	r17
    35fc:	fc 01       	movw	r30, r24
    35fe:	e4 80       	ldd	r14, Z+4	; 0x04
    3600:	f5 80       	ldd	r15, Z+5	; 0x05
    3602:	06 81       	ldd	r16, Z+6	; 0x06
    3604:	17 81       	ldd	r17, Z+7	; 0x07
    3606:	d1 80       	ldd	r13, Z+1	; 0x01
    3608:	80 81       	ld	r24, Z
    360a:	82 30       	cpi	r24, 0x02	; 2
    360c:	48 f4       	brcc	.+18     	; 0x3620 <__pack_f+0x2e>
    360e:	80 e0       	ldi	r24, 0x00	; 0
    3610:	90 e0       	ldi	r25, 0x00	; 0
    3612:	a0 e1       	ldi	r26, 0x10	; 16
    3614:	b0 e0       	ldi	r27, 0x00	; 0
    3616:	e8 2a       	or	r14, r24
    3618:	f9 2a       	or	r15, r25
    361a:	0a 2b       	or	r16, r26
    361c:	1b 2b       	or	r17, r27
    361e:	a5 c0       	rjmp	.+330    	; 0x376a <__pack_f+0x178>
    3620:	84 30       	cpi	r24, 0x04	; 4
    3622:	09 f4       	brne	.+2      	; 0x3626 <__pack_f+0x34>
    3624:	9f c0       	rjmp	.+318    	; 0x3764 <__pack_f+0x172>
    3626:	82 30       	cpi	r24, 0x02	; 2
    3628:	21 f4       	brne	.+8      	; 0x3632 <__pack_f+0x40>
    362a:	ee 24       	eor	r14, r14
    362c:	ff 24       	eor	r15, r15
    362e:	87 01       	movw	r16, r14
    3630:	05 c0       	rjmp	.+10     	; 0x363c <__pack_f+0x4a>
    3632:	e1 14       	cp	r14, r1
    3634:	f1 04       	cpc	r15, r1
    3636:	01 05       	cpc	r16, r1
    3638:	11 05       	cpc	r17, r1
    363a:	19 f4       	brne	.+6      	; 0x3642 <__pack_f+0x50>
    363c:	e0 e0       	ldi	r30, 0x00	; 0
    363e:	f0 e0       	ldi	r31, 0x00	; 0
    3640:	96 c0       	rjmp	.+300    	; 0x376e <__pack_f+0x17c>
    3642:	62 81       	ldd	r22, Z+2	; 0x02
    3644:	73 81       	ldd	r23, Z+3	; 0x03
    3646:	9f ef       	ldi	r25, 0xFF	; 255
    3648:	62 38       	cpi	r22, 0x82	; 130
    364a:	79 07       	cpc	r23, r25
    364c:	0c f0       	brlt	.+2      	; 0x3650 <__pack_f+0x5e>
    364e:	5b c0       	rjmp	.+182    	; 0x3706 <__pack_f+0x114>
    3650:	22 e8       	ldi	r18, 0x82	; 130
    3652:	3f ef       	ldi	r19, 0xFF	; 255
    3654:	26 1b       	sub	r18, r22
    3656:	37 0b       	sbc	r19, r23
    3658:	2a 31       	cpi	r18, 0x1A	; 26
    365a:	31 05       	cpc	r19, r1
    365c:	2c f0       	brlt	.+10     	; 0x3668 <__pack_f+0x76>
    365e:	20 e0       	ldi	r18, 0x00	; 0
    3660:	30 e0       	ldi	r19, 0x00	; 0
    3662:	40 e0       	ldi	r20, 0x00	; 0
    3664:	50 e0       	ldi	r21, 0x00	; 0
    3666:	2a c0       	rjmp	.+84     	; 0x36bc <__pack_f+0xca>
    3668:	b8 01       	movw	r22, r16
    366a:	a7 01       	movw	r20, r14
    366c:	02 2e       	mov	r0, r18
    366e:	04 c0       	rjmp	.+8      	; 0x3678 <__pack_f+0x86>
    3670:	76 95       	lsr	r23
    3672:	67 95       	ror	r22
    3674:	57 95       	ror	r21
    3676:	47 95       	ror	r20
    3678:	0a 94       	dec	r0
    367a:	d2 f7       	brpl	.-12     	; 0x3670 <__pack_f+0x7e>
    367c:	81 e0       	ldi	r24, 0x01	; 1
    367e:	90 e0       	ldi	r25, 0x00	; 0
    3680:	a0 e0       	ldi	r26, 0x00	; 0
    3682:	b0 e0       	ldi	r27, 0x00	; 0
    3684:	04 c0       	rjmp	.+8      	; 0x368e <__pack_f+0x9c>
    3686:	88 0f       	add	r24, r24
    3688:	99 1f       	adc	r25, r25
    368a:	aa 1f       	adc	r26, r26
    368c:	bb 1f       	adc	r27, r27
    368e:	2a 95       	dec	r18
    3690:	d2 f7       	brpl	.-12     	; 0x3686 <__pack_f+0x94>
    3692:	01 97       	sbiw	r24, 0x01	; 1
    3694:	a1 09       	sbc	r26, r1
    3696:	b1 09       	sbc	r27, r1
    3698:	8e 21       	and	r24, r14
    369a:	9f 21       	and	r25, r15
    369c:	a0 23       	and	r26, r16
    369e:	b1 23       	and	r27, r17
    36a0:	00 97       	sbiw	r24, 0x00	; 0
    36a2:	a1 05       	cpc	r26, r1
    36a4:	b1 05       	cpc	r27, r1
    36a6:	21 f0       	breq	.+8      	; 0x36b0 <__pack_f+0xbe>
    36a8:	81 e0       	ldi	r24, 0x01	; 1
    36aa:	90 e0       	ldi	r25, 0x00	; 0
    36ac:	a0 e0       	ldi	r26, 0x00	; 0
    36ae:	b0 e0       	ldi	r27, 0x00	; 0
    36b0:	9a 01       	movw	r18, r20
    36b2:	ab 01       	movw	r20, r22
    36b4:	28 2b       	or	r18, r24
    36b6:	39 2b       	or	r19, r25
    36b8:	4a 2b       	or	r20, r26
    36ba:	5b 2b       	or	r21, r27
    36bc:	da 01       	movw	r26, r20
    36be:	c9 01       	movw	r24, r18
    36c0:	8f 77       	andi	r24, 0x7F	; 127
    36c2:	90 70       	andi	r25, 0x00	; 0
    36c4:	a0 70       	andi	r26, 0x00	; 0
    36c6:	b0 70       	andi	r27, 0x00	; 0
    36c8:	80 34       	cpi	r24, 0x40	; 64
    36ca:	91 05       	cpc	r25, r1
    36cc:	a1 05       	cpc	r26, r1
    36ce:	b1 05       	cpc	r27, r1
    36d0:	39 f4       	brne	.+14     	; 0x36e0 <__pack_f+0xee>
    36d2:	27 ff       	sbrs	r18, 7
    36d4:	09 c0       	rjmp	.+18     	; 0x36e8 <__pack_f+0xf6>
    36d6:	20 5c       	subi	r18, 0xC0	; 192
    36d8:	3f 4f       	sbci	r19, 0xFF	; 255
    36da:	4f 4f       	sbci	r20, 0xFF	; 255
    36dc:	5f 4f       	sbci	r21, 0xFF	; 255
    36de:	04 c0       	rjmp	.+8      	; 0x36e8 <__pack_f+0xf6>
    36e0:	21 5c       	subi	r18, 0xC1	; 193
    36e2:	3f 4f       	sbci	r19, 0xFF	; 255
    36e4:	4f 4f       	sbci	r20, 0xFF	; 255
    36e6:	5f 4f       	sbci	r21, 0xFF	; 255
    36e8:	e0 e0       	ldi	r30, 0x00	; 0
    36ea:	f0 e0       	ldi	r31, 0x00	; 0
    36ec:	20 30       	cpi	r18, 0x00	; 0
    36ee:	a0 e0       	ldi	r26, 0x00	; 0
    36f0:	3a 07       	cpc	r19, r26
    36f2:	a0 e0       	ldi	r26, 0x00	; 0
    36f4:	4a 07       	cpc	r20, r26
    36f6:	a0 e4       	ldi	r26, 0x40	; 64
    36f8:	5a 07       	cpc	r21, r26
    36fa:	10 f0       	brcs	.+4      	; 0x3700 <__pack_f+0x10e>
    36fc:	e1 e0       	ldi	r30, 0x01	; 1
    36fe:	f0 e0       	ldi	r31, 0x00	; 0
    3700:	79 01       	movw	r14, r18
    3702:	8a 01       	movw	r16, r20
    3704:	27 c0       	rjmp	.+78     	; 0x3754 <__pack_f+0x162>
    3706:	60 38       	cpi	r22, 0x80	; 128
    3708:	71 05       	cpc	r23, r1
    370a:	64 f5       	brge	.+88     	; 0x3764 <__pack_f+0x172>
    370c:	fb 01       	movw	r30, r22
    370e:	e1 58       	subi	r30, 0x81	; 129
    3710:	ff 4f       	sbci	r31, 0xFF	; 255
    3712:	d8 01       	movw	r26, r16
    3714:	c7 01       	movw	r24, r14
    3716:	8f 77       	andi	r24, 0x7F	; 127
    3718:	90 70       	andi	r25, 0x00	; 0
    371a:	a0 70       	andi	r26, 0x00	; 0
    371c:	b0 70       	andi	r27, 0x00	; 0
    371e:	80 34       	cpi	r24, 0x40	; 64
    3720:	91 05       	cpc	r25, r1
    3722:	a1 05       	cpc	r26, r1
    3724:	b1 05       	cpc	r27, r1
    3726:	39 f4       	brne	.+14     	; 0x3736 <__pack_f+0x144>
    3728:	e7 fe       	sbrs	r14, 7
    372a:	0d c0       	rjmp	.+26     	; 0x3746 <__pack_f+0x154>
    372c:	80 e4       	ldi	r24, 0x40	; 64
    372e:	90 e0       	ldi	r25, 0x00	; 0
    3730:	a0 e0       	ldi	r26, 0x00	; 0
    3732:	b0 e0       	ldi	r27, 0x00	; 0
    3734:	04 c0       	rjmp	.+8      	; 0x373e <__pack_f+0x14c>
    3736:	8f e3       	ldi	r24, 0x3F	; 63
    3738:	90 e0       	ldi	r25, 0x00	; 0
    373a:	a0 e0       	ldi	r26, 0x00	; 0
    373c:	b0 e0       	ldi	r27, 0x00	; 0
    373e:	e8 0e       	add	r14, r24
    3740:	f9 1e       	adc	r15, r25
    3742:	0a 1f       	adc	r16, r26
    3744:	1b 1f       	adc	r17, r27
    3746:	17 ff       	sbrs	r17, 7
    3748:	05 c0       	rjmp	.+10     	; 0x3754 <__pack_f+0x162>
    374a:	16 95       	lsr	r17
    374c:	07 95       	ror	r16
    374e:	f7 94       	ror	r15
    3750:	e7 94       	ror	r14
    3752:	31 96       	adiw	r30, 0x01	; 1
    3754:	87 e0       	ldi	r24, 0x07	; 7
    3756:	16 95       	lsr	r17
    3758:	07 95       	ror	r16
    375a:	f7 94       	ror	r15
    375c:	e7 94       	ror	r14
    375e:	8a 95       	dec	r24
    3760:	d1 f7       	brne	.-12     	; 0x3756 <__pack_f+0x164>
    3762:	05 c0       	rjmp	.+10     	; 0x376e <__pack_f+0x17c>
    3764:	ee 24       	eor	r14, r14
    3766:	ff 24       	eor	r15, r15
    3768:	87 01       	movw	r16, r14
    376a:	ef ef       	ldi	r30, 0xFF	; 255
    376c:	f0 e0       	ldi	r31, 0x00	; 0
    376e:	6e 2f       	mov	r22, r30
    3770:	67 95       	ror	r22
    3772:	66 27       	eor	r22, r22
    3774:	67 95       	ror	r22
    3776:	90 2f       	mov	r25, r16
    3778:	9f 77       	andi	r25, 0x7F	; 127
    377a:	d7 94       	ror	r13
    377c:	dd 24       	eor	r13, r13
    377e:	d7 94       	ror	r13
    3780:	8e 2f       	mov	r24, r30
    3782:	86 95       	lsr	r24
    3784:	49 2f       	mov	r20, r25
    3786:	46 2b       	or	r20, r22
    3788:	58 2f       	mov	r21, r24
    378a:	5d 29       	or	r21, r13
    378c:	b7 01       	movw	r22, r14
    378e:	ca 01       	movw	r24, r20
    3790:	1f 91       	pop	r17
    3792:	0f 91       	pop	r16
    3794:	ff 90       	pop	r15
    3796:	ef 90       	pop	r14
    3798:	df 90       	pop	r13
    379a:	08 95       	ret

0000379c <__unpack_f>:
    379c:	fc 01       	movw	r30, r24
    379e:	db 01       	movw	r26, r22
    37a0:	40 81       	ld	r20, Z
    37a2:	51 81       	ldd	r21, Z+1	; 0x01
    37a4:	22 81       	ldd	r18, Z+2	; 0x02
    37a6:	62 2f       	mov	r22, r18
    37a8:	6f 77       	andi	r22, 0x7F	; 127
    37aa:	70 e0       	ldi	r23, 0x00	; 0
    37ac:	22 1f       	adc	r18, r18
    37ae:	22 27       	eor	r18, r18
    37b0:	22 1f       	adc	r18, r18
    37b2:	93 81       	ldd	r25, Z+3	; 0x03
    37b4:	89 2f       	mov	r24, r25
    37b6:	88 0f       	add	r24, r24
    37b8:	82 2b       	or	r24, r18
    37ba:	28 2f       	mov	r18, r24
    37bc:	30 e0       	ldi	r19, 0x00	; 0
    37be:	99 1f       	adc	r25, r25
    37c0:	99 27       	eor	r25, r25
    37c2:	99 1f       	adc	r25, r25
    37c4:	11 96       	adiw	r26, 0x01	; 1
    37c6:	9c 93       	st	X, r25
    37c8:	11 97       	sbiw	r26, 0x01	; 1
    37ca:	21 15       	cp	r18, r1
    37cc:	31 05       	cpc	r19, r1
    37ce:	a9 f5       	brne	.+106    	; 0x383a <__unpack_f+0x9e>
    37d0:	41 15       	cp	r20, r1
    37d2:	51 05       	cpc	r21, r1
    37d4:	61 05       	cpc	r22, r1
    37d6:	71 05       	cpc	r23, r1
    37d8:	11 f4       	brne	.+4      	; 0x37de <__unpack_f+0x42>
    37da:	82 e0       	ldi	r24, 0x02	; 2
    37dc:	37 c0       	rjmp	.+110    	; 0x384c <__unpack_f+0xb0>
    37de:	82 e8       	ldi	r24, 0x82	; 130
    37e0:	9f ef       	ldi	r25, 0xFF	; 255
    37e2:	13 96       	adiw	r26, 0x03	; 3
    37e4:	9c 93       	st	X, r25
    37e6:	8e 93       	st	-X, r24
    37e8:	12 97       	sbiw	r26, 0x02	; 2
    37ea:	9a 01       	movw	r18, r20
    37ec:	ab 01       	movw	r20, r22
    37ee:	67 e0       	ldi	r22, 0x07	; 7
    37f0:	22 0f       	add	r18, r18
    37f2:	33 1f       	adc	r19, r19
    37f4:	44 1f       	adc	r20, r20
    37f6:	55 1f       	adc	r21, r21
    37f8:	6a 95       	dec	r22
    37fa:	d1 f7       	brne	.-12     	; 0x37f0 <__unpack_f+0x54>
    37fc:	83 e0       	ldi	r24, 0x03	; 3
    37fe:	8c 93       	st	X, r24
    3800:	0d c0       	rjmp	.+26     	; 0x381c <__unpack_f+0x80>
    3802:	22 0f       	add	r18, r18
    3804:	33 1f       	adc	r19, r19
    3806:	44 1f       	adc	r20, r20
    3808:	55 1f       	adc	r21, r21
    380a:	12 96       	adiw	r26, 0x02	; 2
    380c:	8d 91       	ld	r24, X+
    380e:	9c 91       	ld	r25, X
    3810:	13 97       	sbiw	r26, 0x03	; 3
    3812:	01 97       	sbiw	r24, 0x01	; 1
    3814:	13 96       	adiw	r26, 0x03	; 3
    3816:	9c 93       	st	X, r25
    3818:	8e 93       	st	-X, r24
    381a:	12 97       	sbiw	r26, 0x02	; 2
    381c:	20 30       	cpi	r18, 0x00	; 0
    381e:	80 e0       	ldi	r24, 0x00	; 0
    3820:	38 07       	cpc	r19, r24
    3822:	80 e0       	ldi	r24, 0x00	; 0
    3824:	48 07       	cpc	r20, r24
    3826:	80 e4       	ldi	r24, 0x40	; 64
    3828:	58 07       	cpc	r21, r24
    382a:	58 f3       	brcs	.-42     	; 0x3802 <__unpack_f+0x66>
    382c:	14 96       	adiw	r26, 0x04	; 4
    382e:	2d 93       	st	X+, r18
    3830:	3d 93       	st	X+, r19
    3832:	4d 93       	st	X+, r20
    3834:	5c 93       	st	X, r21
    3836:	17 97       	sbiw	r26, 0x07	; 7
    3838:	08 95       	ret
    383a:	2f 3f       	cpi	r18, 0xFF	; 255
    383c:	31 05       	cpc	r19, r1
    383e:	79 f4       	brne	.+30     	; 0x385e <__unpack_f+0xc2>
    3840:	41 15       	cp	r20, r1
    3842:	51 05       	cpc	r21, r1
    3844:	61 05       	cpc	r22, r1
    3846:	71 05       	cpc	r23, r1
    3848:	19 f4       	brne	.+6      	; 0x3850 <__unpack_f+0xb4>
    384a:	84 e0       	ldi	r24, 0x04	; 4
    384c:	8c 93       	st	X, r24
    384e:	08 95       	ret
    3850:	64 ff       	sbrs	r22, 4
    3852:	03 c0       	rjmp	.+6      	; 0x385a <__unpack_f+0xbe>
    3854:	81 e0       	ldi	r24, 0x01	; 1
    3856:	8c 93       	st	X, r24
    3858:	12 c0       	rjmp	.+36     	; 0x387e <__unpack_f+0xe2>
    385a:	1c 92       	st	X, r1
    385c:	10 c0       	rjmp	.+32     	; 0x387e <__unpack_f+0xe2>
    385e:	2f 57       	subi	r18, 0x7F	; 127
    3860:	30 40       	sbci	r19, 0x00	; 0
    3862:	13 96       	adiw	r26, 0x03	; 3
    3864:	3c 93       	st	X, r19
    3866:	2e 93       	st	-X, r18
    3868:	12 97       	sbiw	r26, 0x02	; 2
    386a:	83 e0       	ldi	r24, 0x03	; 3
    386c:	8c 93       	st	X, r24
    386e:	87 e0       	ldi	r24, 0x07	; 7
    3870:	44 0f       	add	r20, r20
    3872:	55 1f       	adc	r21, r21
    3874:	66 1f       	adc	r22, r22
    3876:	77 1f       	adc	r23, r23
    3878:	8a 95       	dec	r24
    387a:	d1 f7       	brne	.-12     	; 0x3870 <__unpack_f+0xd4>
    387c:	70 64       	ori	r23, 0x40	; 64
    387e:	14 96       	adiw	r26, 0x04	; 4
    3880:	4d 93       	st	X+, r20
    3882:	5d 93       	st	X+, r21
    3884:	6d 93       	st	X+, r22
    3886:	7c 93       	st	X, r23
    3888:	17 97       	sbiw	r26, 0x07	; 7
    388a:	08 95       	ret

0000388c <__fpcmp_parts_f>:
    388c:	1f 93       	push	r17
    388e:	dc 01       	movw	r26, r24
    3890:	fb 01       	movw	r30, r22
    3892:	9c 91       	ld	r25, X
    3894:	92 30       	cpi	r25, 0x02	; 2
    3896:	08 f4       	brcc	.+2      	; 0x389a <__fpcmp_parts_f+0xe>
    3898:	47 c0       	rjmp	.+142    	; 0x3928 <__fpcmp_parts_f+0x9c>
    389a:	80 81       	ld	r24, Z
    389c:	82 30       	cpi	r24, 0x02	; 2
    389e:	08 f4       	brcc	.+2      	; 0x38a2 <__fpcmp_parts_f+0x16>
    38a0:	43 c0       	rjmp	.+134    	; 0x3928 <__fpcmp_parts_f+0x9c>
    38a2:	94 30       	cpi	r25, 0x04	; 4
    38a4:	51 f4       	brne	.+20     	; 0x38ba <__fpcmp_parts_f+0x2e>
    38a6:	11 96       	adiw	r26, 0x01	; 1
    38a8:	1c 91       	ld	r17, X
    38aa:	84 30       	cpi	r24, 0x04	; 4
    38ac:	99 f5       	brne	.+102    	; 0x3914 <__fpcmp_parts_f+0x88>
    38ae:	81 81       	ldd	r24, Z+1	; 0x01
    38b0:	68 2f       	mov	r22, r24
    38b2:	70 e0       	ldi	r23, 0x00	; 0
    38b4:	61 1b       	sub	r22, r17
    38b6:	71 09       	sbc	r23, r1
    38b8:	3f c0       	rjmp	.+126    	; 0x3938 <__fpcmp_parts_f+0xac>
    38ba:	84 30       	cpi	r24, 0x04	; 4
    38bc:	21 f0       	breq	.+8      	; 0x38c6 <__fpcmp_parts_f+0x3a>
    38be:	92 30       	cpi	r25, 0x02	; 2
    38c0:	31 f4       	brne	.+12     	; 0x38ce <__fpcmp_parts_f+0x42>
    38c2:	82 30       	cpi	r24, 0x02	; 2
    38c4:	b9 f1       	breq	.+110    	; 0x3934 <__fpcmp_parts_f+0xa8>
    38c6:	81 81       	ldd	r24, Z+1	; 0x01
    38c8:	88 23       	and	r24, r24
    38ca:	89 f1       	breq	.+98     	; 0x392e <__fpcmp_parts_f+0xa2>
    38cc:	2d c0       	rjmp	.+90     	; 0x3928 <__fpcmp_parts_f+0x9c>
    38ce:	11 96       	adiw	r26, 0x01	; 1
    38d0:	1c 91       	ld	r17, X
    38d2:	11 97       	sbiw	r26, 0x01	; 1
    38d4:	82 30       	cpi	r24, 0x02	; 2
    38d6:	f1 f0       	breq	.+60     	; 0x3914 <__fpcmp_parts_f+0x88>
    38d8:	81 81       	ldd	r24, Z+1	; 0x01
    38da:	18 17       	cp	r17, r24
    38dc:	d9 f4       	brne	.+54     	; 0x3914 <__fpcmp_parts_f+0x88>
    38de:	12 96       	adiw	r26, 0x02	; 2
    38e0:	2d 91       	ld	r18, X+
    38e2:	3c 91       	ld	r19, X
    38e4:	13 97       	sbiw	r26, 0x03	; 3
    38e6:	82 81       	ldd	r24, Z+2	; 0x02
    38e8:	93 81       	ldd	r25, Z+3	; 0x03
    38ea:	82 17       	cp	r24, r18
    38ec:	93 07       	cpc	r25, r19
    38ee:	94 f0       	brlt	.+36     	; 0x3914 <__fpcmp_parts_f+0x88>
    38f0:	28 17       	cp	r18, r24
    38f2:	39 07       	cpc	r19, r25
    38f4:	bc f0       	brlt	.+46     	; 0x3924 <__fpcmp_parts_f+0x98>
    38f6:	14 96       	adiw	r26, 0x04	; 4
    38f8:	8d 91       	ld	r24, X+
    38fa:	9d 91       	ld	r25, X+
    38fc:	0d 90       	ld	r0, X+
    38fe:	bc 91       	ld	r27, X
    3900:	a0 2d       	mov	r26, r0
    3902:	24 81       	ldd	r18, Z+4	; 0x04
    3904:	35 81       	ldd	r19, Z+5	; 0x05
    3906:	46 81       	ldd	r20, Z+6	; 0x06
    3908:	57 81       	ldd	r21, Z+7	; 0x07
    390a:	28 17       	cp	r18, r24
    390c:	39 07       	cpc	r19, r25
    390e:	4a 07       	cpc	r20, r26
    3910:	5b 07       	cpc	r21, r27
    3912:	18 f4       	brcc	.+6      	; 0x391a <__fpcmp_parts_f+0x8e>
    3914:	11 23       	and	r17, r17
    3916:	41 f0       	breq	.+16     	; 0x3928 <__fpcmp_parts_f+0x9c>
    3918:	0a c0       	rjmp	.+20     	; 0x392e <__fpcmp_parts_f+0xa2>
    391a:	82 17       	cp	r24, r18
    391c:	93 07       	cpc	r25, r19
    391e:	a4 07       	cpc	r26, r20
    3920:	b5 07       	cpc	r27, r21
    3922:	40 f4       	brcc	.+16     	; 0x3934 <__fpcmp_parts_f+0xa8>
    3924:	11 23       	and	r17, r17
    3926:	19 f0       	breq	.+6      	; 0x392e <__fpcmp_parts_f+0xa2>
    3928:	61 e0       	ldi	r22, 0x01	; 1
    392a:	70 e0       	ldi	r23, 0x00	; 0
    392c:	05 c0       	rjmp	.+10     	; 0x3938 <__fpcmp_parts_f+0xac>
    392e:	6f ef       	ldi	r22, 0xFF	; 255
    3930:	7f ef       	ldi	r23, 0xFF	; 255
    3932:	02 c0       	rjmp	.+4      	; 0x3938 <__fpcmp_parts_f+0xac>
    3934:	60 e0       	ldi	r22, 0x00	; 0
    3936:	70 e0       	ldi	r23, 0x00	; 0
    3938:	cb 01       	movw	r24, r22
    393a:	1f 91       	pop	r17
    393c:	08 95       	ret

0000393e <__mulsi3>:
    393e:	62 9f       	mul	r22, r18
    3940:	d0 01       	movw	r26, r0
    3942:	73 9f       	mul	r23, r19
    3944:	f0 01       	movw	r30, r0
    3946:	82 9f       	mul	r24, r18
    3948:	e0 0d       	add	r30, r0
    394a:	f1 1d       	adc	r31, r1
    394c:	64 9f       	mul	r22, r20
    394e:	e0 0d       	add	r30, r0
    3950:	f1 1d       	adc	r31, r1
    3952:	92 9f       	mul	r25, r18
    3954:	f0 0d       	add	r31, r0
    3956:	83 9f       	mul	r24, r19
    3958:	f0 0d       	add	r31, r0
    395a:	74 9f       	mul	r23, r20
    395c:	f0 0d       	add	r31, r0
    395e:	65 9f       	mul	r22, r21
    3960:	f0 0d       	add	r31, r0
    3962:	99 27       	eor	r25, r25
    3964:	72 9f       	mul	r23, r18
    3966:	b0 0d       	add	r27, r0
    3968:	e1 1d       	adc	r30, r1
    396a:	f9 1f       	adc	r31, r25
    396c:	63 9f       	mul	r22, r19
    396e:	b0 0d       	add	r27, r0
    3970:	e1 1d       	adc	r30, r1
    3972:	f9 1f       	adc	r31, r25
    3974:	bd 01       	movw	r22, r26
    3976:	cf 01       	movw	r24, r30
    3978:	11 24       	eor	r1, r1
    397a:	08 95       	ret

0000397c <__udivmodhi4>:
    397c:	aa 1b       	sub	r26, r26
    397e:	bb 1b       	sub	r27, r27
    3980:	51 e1       	ldi	r21, 0x11	; 17
    3982:	07 c0       	rjmp	.+14     	; 0x3992 <__udivmodhi4_ep>

00003984 <__udivmodhi4_loop>:
    3984:	aa 1f       	adc	r26, r26
    3986:	bb 1f       	adc	r27, r27
    3988:	a6 17       	cp	r26, r22
    398a:	b7 07       	cpc	r27, r23
    398c:	10 f0       	brcs	.+4      	; 0x3992 <__udivmodhi4_ep>
    398e:	a6 1b       	sub	r26, r22
    3990:	b7 0b       	sbc	r27, r23

00003992 <__udivmodhi4_ep>:
    3992:	88 1f       	adc	r24, r24
    3994:	99 1f       	adc	r25, r25
    3996:	5a 95       	dec	r21
    3998:	a9 f7       	brne	.-22     	; 0x3984 <__udivmodhi4_loop>
    399a:	80 95       	com	r24
    399c:	90 95       	com	r25
    399e:	bc 01       	movw	r22, r24
    39a0:	cd 01       	movw	r24, r26
    39a2:	08 95       	ret

000039a4 <__udivmodsi4>:
    39a4:	a1 e2       	ldi	r26, 0x21	; 33
    39a6:	1a 2e       	mov	r1, r26
    39a8:	aa 1b       	sub	r26, r26
    39aa:	bb 1b       	sub	r27, r27
    39ac:	fd 01       	movw	r30, r26
    39ae:	0d c0       	rjmp	.+26     	; 0x39ca <__udivmodsi4_ep>

000039b0 <__udivmodsi4_loop>:
    39b0:	aa 1f       	adc	r26, r26
    39b2:	bb 1f       	adc	r27, r27
    39b4:	ee 1f       	adc	r30, r30
    39b6:	ff 1f       	adc	r31, r31
    39b8:	a2 17       	cp	r26, r18
    39ba:	b3 07       	cpc	r27, r19
    39bc:	e4 07       	cpc	r30, r20
    39be:	f5 07       	cpc	r31, r21
    39c0:	20 f0       	brcs	.+8      	; 0x39ca <__udivmodsi4_ep>
    39c2:	a2 1b       	sub	r26, r18
    39c4:	b3 0b       	sbc	r27, r19
    39c6:	e4 0b       	sbc	r30, r20
    39c8:	f5 0b       	sbc	r31, r21

000039ca <__udivmodsi4_ep>:
    39ca:	66 1f       	adc	r22, r22
    39cc:	77 1f       	adc	r23, r23
    39ce:	88 1f       	adc	r24, r24
    39d0:	99 1f       	adc	r25, r25
    39d2:	1a 94       	dec	r1
    39d4:	69 f7       	brne	.-38     	; 0x39b0 <__udivmodsi4_loop>
    39d6:	60 95       	com	r22
    39d8:	70 95       	com	r23
    39da:	80 95       	com	r24
    39dc:	90 95       	com	r25
    39de:	9b 01       	movw	r18, r22
    39e0:	ac 01       	movw	r20, r24
    39e2:	bd 01       	movw	r22, r26
    39e4:	cf 01       	movw	r24, r30
    39e6:	08 95       	ret

000039e8 <__prologue_saves__>:
    39e8:	2f 92       	push	r2
    39ea:	3f 92       	push	r3
    39ec:	4f 92       	push	r4
    39ee:	5f 92       	push	r5
    39f0:	6f 92       	push	r6
    39f2:	7f 92       	push	r7
    39f4:	8f 92       	push	r8
    39f6:	9f 92       	push	r9
    39f8:	af 92       	push	r10
    39fa:	bf 92       	push	r11
    39fc:	cf 92       	push	r12
    39fe:	df 92       	push	r13
    3a00:	ef 92       	push	r14
    3a02:	ff 92       	push	r15
    3a04:	0f 93       	push	r16
    3a06:	1f 93       	push	r17
    3a08:	cf 93       	push	r28
    3a0a:	df 93       	push	r29
    3a0c:	cd b7       	in	r28, 0x3d	; 61
    3a0e:	de b7       	in	r29, 0x3e	; 62
    3a10:	ca 1b       	sub	r28, r26
    3a12:	db 0b       	sbc	r29, r27
    3a14:	0f b6       	in	r0, 0x3f	; 63
    3a16:	f8 94       	cli
    3a18:	de bf       	out	0x3e, r29	; 62
    3a1a:	0f be       	out	0x3f, r0	; 63
    3a1c:	cd bf       	out	0x3d, r28	; 61
    3a1e:	09 94       	ijmp

00003a20 <__epilogue_restores__>:
    3a20:	2a 88       	ldd	r2, Y+18	; 0x12
    3a22:	39 88       	ldd	r3, Y+17	; 0x11
    3a24:	48 88       	ldd	r4, Y+16	; 0x10
    3a26:	5f 84       	ldd	r5, Y+15	; 0x0f
    3a28:	6e 84       	ldd	r6, Y+14	; 0x0e
    3a2a:	7d 84       	ldd	r7, Y+13	; 0x0d
    3a2c:	8c 84       	ldd	r8, Y+12	; 0x0c
    3a2e:	9b 84       	ldd	r9, Y+11	; 0x0b
    3a30:	aa 84       	ldd	r10, Y+10	; 0x0a
    3a32:	b9 84       	ldd	r11, Y+9	; 0x09
    3a34:	c8 84       	ldd	r12, Y+8	; 0x08
    3a36:	df 80       	ldd	r13, Y+7	; 0x07
    3a38:	ee 80       	ldd	r14, Y+6	; 0x06
    3a3a:	fd 80       	ldd	r15, Y+5	; 0x05
    3a3c:	0c 81       	ldd	r16, Y+4	; 0x04
    3a3e:	1b 81       	ldd	r17, Y+3	; 0x03
    3a40:	aa 81       	ldd	r26, Y+2	; 0x02
    3a42:	b9 81       	ldd	r27, Y+1	; 0x01
    3a44:	ce 0f       	add	r28, r30
    3a46:	d1 1d       	adc	r29, r1
    3a48:	0f b6       	in	r0, 0x3f	; 63
    3a4a:	f8 94       	cli
    3a4c:	de bf       	out	0x3e, r29	; 62
    3a4e:	0f be       	out	0x3f, r0	; 63
    3a50:	cd bf       	out	0x3d, r28	; 61
    3a52:	ed 01       	movw	r28, r26
    3a54:	08 95       	ret

00003a56 <strlen>:
    3a56:	fc 01       	movw	r30, r24
    3a58:	01 90       	ld	r0, Z+
    3a5a:	00 20       	and	r0, r0
    3a5c:	e9 f7       	brne	.-6      	; 0x3a58 <strlen+0x2>
    3a5e:	80 95       	com	r24
    3a60:	90 95       	com	r25
    3a62:	8e 0f       	add	r24, r30
    3a64:	9f 1f       	adc	r25, r31
    3a66:	08 95       	ret

00003a68 <itoa>:
    3a68:	fb 01       	movw	r30, r22
    3a6a:	9f 01       	movw	r18, r30
    3a6c:	e8 94       	clt
    3a6e:	42 30       	cpi	r20, 0x02	; 2
    3a70:	c4 f0       	brlt	.+48     	; 0x3aa2 <itoa+0x3a>
    3a72:	45 32       	cpi	r20, 0x25	; 37
    3a74:	b4 f4       	brge	.+44     	; 0x3aa2 <itoa+0x3a>
    3a76:	4a 30       	cpi	r20, 0x0A	; 10
    3a78:	29 f4       	brne	.+10     	; 0x3a84 <itoa+0x1c>
    3a7a:	97 fb       	bst	r25, 7
    3a7c:	1e f4       	brtc	.+6      	; 0x3a84 <itoa+0x1c>
    3a7e:	90 95       	com	r25
    3a80:	81 95       	neg	r24
    3a82:	9f 4f       	sbci	r25, 0xFF	; 255
    3a84:	64 2f       	mov	r22, r20
    3a86:	77 27       	eor	r23, r23
    3a88:	0e 94 be 1c 	call	0x397c	; 0x397c <__udivmodhi4>
    3a8c:	80 5d       	subi	r24, 0xD0	; 208
    3a8e:	8a 33       	cpi	r24, 0x3A	; 58
    3a90:	0c f0       	brlt	.+2      	; 0x3a94 <itoa+0x2c>
    3a92:	89 5d       	subi	r24, 0xD9	; 217
    3a94:	81 93       	st	Z+, r24
    3a96:	cb 01       	movw	r24, r22
    3a98:	00 97       	sbiw	r24, 0x00	; 0
    3a9a:	a1 f7       	brne	.-24     	; 0x3a84 <itoa+0x1c>
    3a9c:	16 f4       	brtc	.+4      	; 0x3aa2 <itoa+0x3a>
    3a9e:	5d e2       	ldi	r21, 0x2D	; 45
    3aa0:	51 93       	st	Z+, r21
    3aa2:	10 82       	st	Z, r1
    3aa4:	c9 01       	movw	r24, r18
    3aa6:	0c 94 55 1d 	jmp	0x3aaa	; 0x3aaa <strrev>

00003aaa <strrev>:
    3aaa:	dc 01       	movw	r26, r24
    3aac:	fc 01       	movw	r30, r24
    3aae:	67 2f       	mov	r22, r23
    3ab0:	71 91       	ld	r23, Z+
    3ab2:	77 23       	and	r23, r23
    3ab4:	e1 f7       	brne	.-8      	; 0x3aae <strrev+0x4>
    3ab6:	32 97       	sbiw	r30, 0x02	; 2
    3ab8:	04 c0       	rjmp	.+8      	; 0x3ac2 <strrev+0x18>
    3aba:	7c 91       	ld	r23, X
    3abc:	6d 93       	st	X+, r22
    3abe:	70 83       	st	Z, r23
    3ac0:	62 91       	ld	r22, -Z
    3ac2:	ae 17       	cp	r26, r30
    3ac4:	bf 07       	cpc	r27, r31
    3ac6:	c8 f3       	brcs	.-14     	; 0x3aba <strrev+0x10>
    3ac8:	08 95       	ret

00003aca <_exit>:
    3aca:	f8 94       	cli

00003acc <__stop_program>:
    3acc:	ff cf       	rjmp	.-2      	; 0x3acc <__stop_program>
