<def f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='1077' ll='1079' type='bool llvm::MachineInstr::isCopyLike() const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='1075'>/// Return true if the instruction behaves like a copy.
  /// This does not include native copy instructions.</doc>
<use f='llvm/llvm/lib/CodeGen/MachineCSE.cpp' l='390' u='c' c='_ZN12_GLOBAL__N_110MachineCSE14isCSECandidateEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/MachineCSE.cpp' l='466' u='c' c='_ZN12_GLOBAL__N_110MachineCSE17isProfitableToCSEEjjPN4llvm17MachineBasicBlockEPNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/MachineCSE.cpp' l='521' u='c' c='_ZN12_GLOBAL__N_110MachineCSE15ProcessBlockCSEEPN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/MachineLICM.cpp' l='1099' u='c' c='_ZNK12_GLOBAL__N_115MachineLICMBase21HasHighOperandLatencyERN4llvm12MachineInstrEjj'/>
<use f='llvm/llvm/lib/CodeGen/MachineLICM.cpp' l='1125' u='c' c='_ZNK12_GLOBAL__N_115MachineLICMBase18IsCheapInstructionERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/MachineSink.cpp' l='211' u='c' c='_ZN12_GLOBAL__N_114MachineSinking31PerformTrivialForwardCoalescingERN4llvm12MachineInstrEPNS1_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/ProcessImplicitDefs.cpp' l='63' u='c' c='_ZN12_GLOBAL__N_119ProcessImplicitDefs22canTurnIntoImplicitDefEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocFast.cpp' l='792' u='c' c='_ZN12_GLOBAL__N_112RegAllocFast13defineVirtRegERN4llvm12MachineInstrEjjj'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='391' u='c' c='_ZL11isSplitEdgePKN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1218' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer23reMaterializeTrivialDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrERb'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1493' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer23reMaterializeTrivialDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrERb'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3506' u='c' c='_ZL13isTerminalRegjRKN4llvm12MachineInstrEPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3509' u='c' c='_ZL13isTerminalRegjRKN4llvm12MachineInstrEPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3515' u='c' c='_ZNK12_GLOBAL__N_117RegisterCoalescer17applyTerminalRuleERKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3541' u='c' c='_ZNK12_GLOBAL__N_117RegisterCoalescer17applyTerminalRuleERKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3579' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer17copyCoalesceInMBBEPN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3601' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer17copyCoalesceInMBBEPN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='1568' u='c' c='_ZNK4llvm13SplitAnalysis22shouldSplitSingleBlockERKNS0_9BlockInfoEb'/>
<use f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='493' u='c' c='_ZNK4llvm18TargetRegisterInfo16lookThruCopyLikeEjPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp' l='887' u='c' c='_ZN12_GLOBAL__N_125TwoAddressInstructionPass21rescheduleMIBelowKillERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_j'/>
<use f='llvm/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp' l='1028' u='c' c='_ZN12_GLOBAL__N_125TwoAddressInstructionPass13isDefTooCloseEjjPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp' l='1077' u='c' c='_ZN12_GLOBAL__N_125TwoAddressInstructionPass21rescheduleKillAboveMIERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_j'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='2521' u='c' c='_ZNK4llvm11SIInstrInfo11mayReadEXECERKNS_19MachineRegisterInfoERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/A15SDOptimizer.cpp' l='398' u='c' c='_ZN12_GLOBAL__N_114A15SDOptimizer11getReadDPRsEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='4130' u='c' c='_ZNK4llvm16ARMBaseInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEjS6_j'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='4467' u='c' c='_ZNK4llvm16ARMBaseInstrInfo18getPredicationCostERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='4488' u='c' c='_ZNK4llvm16ARMBaseInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj'/>
<use f='llvm/llvm/lib/Target/ARM/MLxExpansionPass.cpp' l='98' u='c' c='_ZNK12_GLOBAL__N_112MLxExpansion11getAccDefMIEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/MLxExpansionPass.cpp' l='164' u='c' c='_ZNK12_GLOBAL__N_112MLxExpansion13hasLoopHazardEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCVSXSwapRemoval.cpp' l='558' u='c' c='_ZN12_GLOBAL__N_117PPCVSXSwapRemoval16lookThruCopyLikeEjj'/>
