{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 21 21:23:02 2022 " "Info: Processing started: Sat May 21 21:23:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off simpleMachine -c simpleMachine --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off simpleMachine -c simpleMachine --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "P " "Info: Assuming node \"P\" is an undefined clock" {  } { { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1352 -264 -96 1368 "P" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "P" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "cp0 " "Info: Assuming node \"cp0\" is an undefined clock" {  } { { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1272 2488 2504 1440 "cp0" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "cp0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "cp2 " "Info: Assuming node \"cp2\" is an undefined clock" {  } { { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1272 2520 2536 1440 "cp2" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "cp2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "cp1 " "Info: Assuming node \"cp1\" is an undefined clock" {  } { { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1272 2504 2520 1440 "cp1" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "cp1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPZZ " "Info: Assuming node \"CPZZ\" is an undefined clock" {  } { { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1544 1544 1560 1725 "CPZZ" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPZZ" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "EN0 " "Info: Assuming node \"EN0\" is an undefined clock" {  } { { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1712 1896 1912 1880 "EN0" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "EN0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "EN2 " "Info: Assuming node \"EN2\" is an undefined clock" {  } { { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1712 1928 1944 1880 "EN2" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "EN2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "EN1 " "Info: Assuming node \"EN1\" is an undefined clock" {  } { { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1712 1912 1928 1880 "EN1" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "EN1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPBB " "Info: Assuming node \"CPBB\" is an undefined clock" {  } { { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1544 1480 1496 1726 "CPBB" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPBB" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPAA " "Info: Assuming node \"CPAA\" is an undefined clock" {  } { { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1544 1400 1416 1725 "CPAA" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPAA" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "17 " "Warning: Found 17 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst44 " "Info: Detected gated clock \"inst44\" as buffer" {  } { { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1016 2464 2512 1080 "inst44" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst44" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst48 " "Info: Detected gated clock \"inst48\" as buffer" {  } { { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1016 2560 2608 1080 "inst48" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst48" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "R0-R4:inst30\|inst10 " "Info: Detected gated clock \"R0-R4:inst30\|inst10\" as buffer" {  } { { "R0-R4.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R0-R4.bdf" { { 152 -232 -168 200 "inst10" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "R0-R4:inst30\|inst10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "38decoder:inst27\|inst7~109 " "Info: Detected gated clock \"38decoder:inst27\|inst7~109\" as buffer" {  } { { "38decoder.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/38decoder.bdf" { { 248 640 704 296 "inst7" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "38decoder:inst27\|inst7~109" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "R0-R4:inst30\|inst11 " "Info: Detected gated clock \"R0-R4:inst30\|inst11\" as buffer" {  } { { "R0-R4.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R0-R4.bdf" { { 200 -232 -168 248 "inst11" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "R0-R4:inst30\|inst11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst47 " "Info: Detected gated clock \"inst47\" as buffer" {  } { { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1016 2512 2560 1080 "inst47" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst47" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst50 " "Info: Detected gated clock \"inst50\" as buffer" {  } { { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1016 2656 2704 1080 "inst50" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst50" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "R0-R4:inst30\|inst9 " "Info: Detected gated clock \"R0-R4:inst30\|inst9\" as buffer" {  } { { "R0-R4.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R0-R4.bdf" { { 104 -232 -168 152 "inst9" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "R0-R4:inst30\|inst9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "R0-R4:inst30\|inst8 " "Info: Detected gated clock \"R0-R4:inst30\|inst8\" as buffer" {  } { { "R0-R4.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R0-R4.bdf" { { 56 -232 -168 104 "inst8" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "R0-R4:inst30\|inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst49 " "Info: Detected gated clock \"inst49\" as buffer" {  } { { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1016 2608 2656 1080 "inst49" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst49" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "R_8E:inst21\|inst7 " "Info: Detected ripple clock \"R_8E:inst21\|inst7\" as buffer" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 432 600 664 512 "inst7" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "R_8E:inst21\|inst7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "R_8E:inst21\|inst9 " "Info: Detected ripple clock \"R_8E:inst21\|inst9\" as buffer" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 616 600 664 696 "inst9" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "R_8E:inst21\|inst9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst70 " "Info: Detected gated clock \"inst70\" as buffer" {  } { { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1440 1376 1424 1504 "inst70" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst70" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst71 " "Info: Detected gated clock \"inst71\" as buffer" {  } { { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1432 1456 1504 1496 "inst71" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst71" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst33 " "Info: Detected gated clock \"inst33\" as buffer" {  } { { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1424 1808 1856 1488 "inst33" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst33" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst72 " "Info: Detected gated clock \"inst72\" as buffer" {  } { { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1432 1520 1568 1496 "inst72" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst72" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst42 " "Info: Detected gated clock \"inst42\" as buffer" {  } { { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1016 2368 2416 1080 "inst42" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst42" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "P register psw:inst6\|inst5 register eightAdd:inst34\|count_2:inst2\|inst11 70.69 MHz 14.146 ns Internal " "Info: Clock \"P\" has Internal fmax of 70.69 MHz between source register \"psw:inst6\|inst5\" and destination register \"eightAdd:inst34\|count_2:inst2\|inst11\" (period= 14.146 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.486 ns + Longest register register " "Info: + Longest register to register delay is 3.486 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns psw:inst6\|inst5 1 REG LCFF_X17_Y9_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y9_N17; Fanout = 1; REG Node = 'psw:inst6\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { psw:inst6|inst5 } "NODE_NAME" } } { "psw.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/psw.bdf" { { 376 1112 1176 456 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.650 ns) 1.110 ns x1_4_1:inst15\|inst4~44 2 COMB LCCOMB_X17_Y9_N18 3 " "Info: 2: + IC(0.460 ns) + CELL(0.650 ns) = 1.110 ns; Loc. = LCCOMB_X17_Y9_N18; Fanout = 3; COMB Node = 'x1_4_1:inst15\|inst4~44'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { psw:inst6|inst5 x1_4_1:inst15|inst4~44 } "NODE_NAME" } } { "x1_4_1.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/x1_4_1.bdf" { { 88 616 680 168 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.206 ns) 1.687 ns eightAdd:inst34\|count_2:inst3\|x1_2_1:inst2\|inst5~140 3 COMB LCCOMB_X17_Y9_N20 2 " "Info: 3: + IC(0.371 ns) + CELL(0.206 ns) = 1.687 ns; Loc. = LCCOMB_X17_Y9_N20; Fanout = 2; COMB Node = 'eightAdd:inst34\|count_2:inst3\|x1_2_1:inst2\|inst5~140'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { x1_4_1:inst15|inst4~44 eightAdd:inst34|count_2:inst3|x1_2_1:inst2|inst5~140 } "NODE_NAME" } } { "x1_2_1.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/x1_2_1.bdf" { { 136 568 632 184 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.485 ns) + CELL(0.206 ns) 3.378 ns eightAdd:inst34\|count_2:inst2\|x1_2_1:inst2\|inst5~140 4 COMB LCCOMB_X14_Y12_N10 1 " "Info: 4: + IC(1.485 ns) + CELL(0.206 ns) = 3.378 ns; Loc. = LCCOMB_X14_Y12_N10; Fanout = 1; COMB Node = 'eightAdd:inst34\|count_2:inst2\|x1_2_1:inst2\|inst5~140'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.691 ns" { eightAdd:inst34|count_2:inst3|x1_2_1:inst2|inst5~140 eightAdd:inst34|count_2:inst2|x1_2_1:inst2|inst5~140 } "NODE_NAME" } } { "x1_2_1.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/x1_2_1.bdf" { { 136 568 632 184 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.486 ns eightAdd:inst34\|count_2:inst2\|inst11 5 REG LCFF_X14_Y12_N11 5 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 3.486 ns; Loc. = LCFF_X14_Y12_N11; Fanout = 5; REG Node = 'eightAdd:inst34\|count_2:inst2\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { eightAdd:inst34|count_2:inst2|x1_2_1:inst2|inst5~140 eightAdd:inst34|count_2:inst2|inst11 } "NODE_NAME" } } { "count_2.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/count_2.bdf" { { -168 600 680 -104 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.170 ns ( 33.56 % ) " "Info: Total cell delay = 1.170 ns ( 33.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.316 ns ( 66.44 % ) " "Info: Total interconnect delay = 2.316 ns ( 66.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.486 ns" { psw:inst6|inst5 x1_4_1:inst15|inst4~44 eightAdd:inst34|count_2:inst3|x1_2_1:inst2|inst5~140 eightAdd:inst34|count_2:inst2|x1_2_1:inst2|inst5~140 eightAdd:inst34|count_2:inst2|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.486 ns" { psw:inst6|inst5 {} x1_4_1:inst15|inst4~44 {} eightAdd:inst34|count_2:inst3|x1_2_1:inst2|inst5~140 {} eightAdd:inst34|count_2:inst2|x1_2_1:inst2|inst5~140 {} eightAdd:inst34|count_2:inst2|inst11 {} } { 0.000ns 0.460ns 0.371ns 1.485ns 0.000ns } { 0.000ns 0.650ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.323 ns - Smallest " "Info: - Smallest clock skew is -3.323 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "P destination 2.857 ns + Shortest register " "Info: + Shortest clock path from clock \"P\" to destination register is 2.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns P 1 CLK PIN_132 14 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 14; CLK Node = 'P'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { P } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1352 -264 -96 1368 "P" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.289 ns P~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'P~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { P P~clkctrl } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1352 -264 -96 1368 "P" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.666 ns) 2.857 ns eightAdd:inst34\|count_2:inst2\|inst11 3 REG LCFF_X14_Y12_N11 5 " "Info: 3: + IC(0.902 ns) + CELL(0.666 ns) = 2.857 ns; Loc. = LCFF_X14_Y12_N11; Fanout = 5; REG Node = 'eightAdd:inst34\|count_2:inst2\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { P~clkctrl eightAdd:inst34|count_2:inst2|inst11 } "NODE_NAME" } } { "count_2.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/count_2.bdf" { { -168 600 680 -104 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 63.56 % ) " "Info: Total cell delay = 1.816 ns ( 63.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.041 ns ( 36.44 % ) " "Info: Total interconnect delay = 1.041 ns ( 36.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { P P~clkctrl eightAdd:inst34|count_2:inst2|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { P {} P~combout {} P~clkctrl {} eightAdd:inst34|count_2:inst2|inst11 {} } { 0.000ns 0.000ns 0.139ns 0.902ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "P source 6.180 ns - Longest register " "Info: - Longest clock path from clock \"P\" to source register is 6.180 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns P 1 CLK PIN_132 14 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 14; CLK Node = 'P'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { P } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1352 -264 -96 1368 "P" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.538 ns) + CELL(0.537 ns) 3.225 ns inst48 2 COMB LCCOMB_X24_Y9_N22 4 " "Info: 2: + IC(1.538 ns) + CELL(0.537 ns) = 3.225 ns; Loc. = LCCOMB_X24_Y9_N22; Fanout = 4; COMB Node = 'inst48'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.075 ns" { P inst48 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1016 2560 2608 1080 "inst48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.289 ns) + CELL(0.666 ns) 6.180 ns psw:inst6\|inst5 3 REG LCFF_X17_Y9_N17 1 " "Info: 3: + IC(2.289 ns) + CELL(0.666 ns) = 6.180 ns; Loc. = LCFF_X17_Y9_N17; Fanout = 1; REG Node = 'psw:inst6\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.955 ns" { inst48 psw:inst6|inst5 } "NODE_NAME" } } { "psw.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/psw.bdf" { { 376 1112 1176 456 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.353 ns ( 38.07 % ) " "Info: Total cell delay = 2.353 ns ( 38.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.827 ns ( 61.93 % ) " "Info: Total interconnect delay = 3.827 ns ( 61.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.180 ns" { P inst48 psw:inst6|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.180 ns" { P {} P~combout {} inst48 {} psw:inst6|inst5 {} } { 0.000ns 0.000ns 1.538ns 2.289ns } { 0.000ns 1.150ns 0.537ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { P P~clkctrl eightAdd:inst34|count_2:inst2|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { P {} P~combout {} P~clkctrl {} eightAdd:inst34|count_2:inst2|inst11 {} } { 0.000ns 0.000ns 0.139ns 0.902ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.180 ns" { P inst48 psw:inst6|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.180 ns" { P {} P~combout {} inst48 {} psw:inst6|inst5 {} } { 0.000ns 0.000ns 1.538ns 2.289ns } { 0.000ns 1.150ns 0.537ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "psw.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/psw.bdf" { { 376 1112 1176 456 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "count_2.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/count_2.bdf" { { -168 600 680 -104 "inst11" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "psw.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/psw.bdf" { { 376 1112 1176 456 "inst5" "" } } } } { "count_2.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/count_2.bdf" { { -168 600 680 -104 "inst11" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.486 ns" { psw:inst6|inst5 x1_4_1:inst15|inst4~44 eightAdd:inst34|count_2:inst3|x1_2_1:inst2|inst5~140 eightAdd:inst34|count_2:inst2|x1_2_1:inst2|inst5~140 eightAdd:inst34|count_2:inst2|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.486 ns" { psw:inst6|inst5 {} x1_4_1:inst15|inst4~44 {} eightAdd:inst34|count_2:inst3|x1_2_1:inst2|inst5~140 {} eightAdd:inst34|count_2:inst2|x1_2_1:inst2|inst5~140 {} eightAdd:inst34|count_2:inst2|inst11 {} } { 0.000ns 0.460ns 0.371ns 1.485ns 0.000ns } { 0.000ns 0.650ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { P P~clkctrl eightAdd:inst34|count_2:inst2|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { P {} P~combout {} P~clkctrl {} eightAdd:inst34|count_2:inst2|inst11 {} } { 0.000ns 0.000ns 0.139ns 0.902ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.180 ns" { P inst48 psw:inst6|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.180 ns" { P {} P~combout {} inst48 {} psw:inst6|inst5 {} } { 0.000ns 0.000ns 1.538ns 2.289ns } { 0.000ns 1.150ns 0.537ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "cp0 register R0-R4:inst30\|R_8E:inst1\|inst register inst17 310.17 MHz 3.224 ns Internal " "Info: Clock \"cp0\" has Internal fmax of 310.17 MHz between source register \"R0-R4:inst30\|R_8E:inst1\|inst\" and destination register \"inst17\" (period= 3.224 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.636 ns + Longest register register " "Info: + Longest register to register delay is 1.636 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns R0-R4:inst30\|R_8E:inst1\|inst 1 REG LCFF_X23_Y10_N13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y10_N13; Fanout = 2; REG Node = 'R0-R4:inst30\|R_8E:inst1\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { R0-R4:inst30|R_8E:inst1|inst } "NODE_NAME" } } { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 56 600 664 136 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.162 ns) + CELL(0.366 ns) 1.528 ns R0-R4:inst30\|x8_4_1:inst14\|x1_4_1:inst1\|inst4~38 2 COMB LCCOMB_X24_Y9_N12 2 " "Info: 2: + IC(1.162 ns) + CELL(0.366 ns) = 1.528 ns; Loc. = LCCOMB_X24_Y9_N12; Fanout = 2; COMB Node = 'R0-R4:inst30\|x8_4_1:inst14\|x1_4_1:inst1\|inst4~38'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { R0-R4:inst30|R_8E:inst1|inst R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~38 } "NODE_NAME" } } { "x1_4_1.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/x1_4_1.bdf" { { 88 616 680 168 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.636 ns inst17 3 REG LCFF_X24_Y9_N13 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.636 ns; Loc. = LCFF_X24_Y9_N13; Fanout = 2; REG Node = 'inst17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~38 inst17 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1088 800 880 1152 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.474 ns ( 28.97 % ) " "Info: Total cell delay = 0.474 ns ( 28.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.162 ns ( 71.03 % ) " "Info: Total interconnect delay = 1.162 ns ( 71.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.636 ns" { R0-R4:inst30|R_8E:inst1|inst R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~38 inst17 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.636 ns" { R0-R4:inst30|R_8E:inst1|inst {} R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~38 {} inst17 {} } { 0.000ns 1.162ns 0.000ns } { 0.000ns 0.366ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.324 ns - Smallest " "Info: - Smallest clock skew is -1.324 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cp0 destination 8.579 ns + Shortest register " "Info: + Shortest clock path from clock \"cp0\" to destination register is 8.579 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns cp0 1 CLK PIN_94 10 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_94; Fanout = 10; CLK Node = 'cp0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cp0 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1272 2488 2504 1440 "cp0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.475 ns) + CELL(0.206 ns) 5.645 ns inst50 2 COMB LCCOMB_X24_Y9_N28 1 " "Info: 2: + IC(4.475 ns) + CELL(0.206 ns) = 5.645 ns; Loc. = LCCOMB_X24_Y9_N28; Fanout = 1; COMB Node = 'inst50'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.681 ns" { cp0 inst50 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1016 2656 2704 1080 "inst50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.268 ns) + CELL(0.666 ns) 8.579 ns inst17 3 REG LCFF_X24_Y9_N13 2 " "Info: 3: + IC(2.268 ns) + CELL(0.666 ns) = 8.579 ns; Loc. = LCFF_X24_Y9_N13; Fanout = 2; REG Node = 'inst17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.934 ns" { inst50 inst17 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1088 800 880 1152 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.836 ns ( 21.40 % ) " "Info: Total cell delay = 1.836 ns ( 21.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.743 ns ( 78.60 % ) " "Info: Total interconnect delay = 6.743 ns ( 78.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.579 ns" { cp0 inst50 inst17 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.579 ns" { cp0 {} cp0~combout {} inst50 {} inst17 {} } { 0.000ns 0.000ns 4.475ns 2.268ns } { 0.000ns 0.964ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cp0 source 9.903 ns - Longest register " "Info: - Longest clock path from clock \"cp0\" to source register is 9.903 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns cp0 1 CLK PIN_94 10 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_94; Fanout = 10; CLK Node = 'cp0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cp0 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1272 2488 2504 1440 "cp0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.742 ns) + CELL(0.537 ns) 4.243 ns inst49 2 COMB LCCOMB_X21_Y9_N12 8 " "Info: 2: + IC(2.742 ns) + CELL(0.537 ns) = 4.243 ns; Loc. = LCCOMB_X21_Y9_N12; Fanout = 8; COMB Node = 'inst49'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.279 ns" { cp0 inst49 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1016 2608 2656 1080 "inst49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.970 ns) 5.540 ns R_8E:inst21\|inst7 3 REG LCFF_X21_Y9_N19 20 " "Info: 3: + IC(0.327 ns) + CELL(0.970 ns) = 5.540 ns; Loc. = LCFF_X21_Y9_N19; Fanout = 20; REG Node = 'R_8E:inst21\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.297 ns" { inst49 R_8E:inst21|inst7 } "NODE_NAME" } } { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 432 600 664 512 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.616 ns) 6.615 ns R0-R4:inst30\|inst10 4 COMB LCCOMB_X21_Y9_N8 1 " "Info: 4: + IC(0.459 ns) + CELL(0.616 ns) = 6.615 ns; Loc. = LCCOMB_X21_Y9_N8; Fanout = 1; COMB Node = 'R0-R4:inst30\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { R_8E:inst21|inst7 R0-R4:inst30|inst10 } "NODE_NAME" } } { "R0-R4.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R0-R4.bdf" { { 152 -232 -168 200 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.753 ns) + CELL(0.000 ns) 8.368 ns R0-R4:inst30\|inst10~clkctrl 5 COMB CLKCTRL_G3 8 " "Info: 5: + IC(1.753 ns) + CELL(0.000 ns) = 8.368 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'R0-R4:inst30\|inst10~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.753 ns" { R0-R4:inst30|inst10 R0-R4:inst30|inst10~clkctrl } "NODE_NAME" } } { "R0-R4.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R0-R4.bdf" { { 152 -232 -168 200 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.869 ns) + CELL(0.666 ns) 9.903 ns R0-R4:inst30\|R_8E:inst1\|inst 6 REG LCFF_X23_Y10_N13 2 " "Info: 6: + IC(0.869 ns) + CELL(0.666 ns) = 9.903 ns; Loc. = LCFF_X23_Y10_N13; Fanout = 2; REG Node = 'R0-R4:inst30\|R_8E:inst1\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { R0-R4:inst30|inst10~clkctrl R0-R4:inst30|R_8E:inst1|inst } "NODE_NAME" } } { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 56 600 664 136 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.753 ns ( 37.90 % ) " "Info: Total cell delay = 3.753 ns ( 37.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.150 ns ( 62.10 % ) " "Info: Total interconnect delay = 6.150 ns ( 62.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.903 ns" { cp0 inst49 R_8E:inst21|inst7 R0-R4:inst30|inst10 R0-R4:inst30|inst10~clkctrl R0-R4:inst30|R_8E:inst1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.903 ns" { cp0 {} cp0~combout {} inst49 {} R_8E:inst21|inst7 {} R0-R4:inst30|inst10 {} R0-R4:inst30|inst10~clkctrl {} R0-R4:inst30|R_8E:inst1|inst {} } { 0.000ns 0.000ns 2.742ns 0.327ns 0.459ns 1.753ns 0.869ns } { 0.000ns 0.964ns 0.537ns 0.970ns 0.616ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.579 ns" { cp0 inst50 inst17 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.579 ns" { cp0 {} cp0~combout {} inst50 {} inst17 {} } { 0.000ns 0.000ns 4.475ns 2.268ns } { 0.000ns 0.964ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.903 ns" { cp0 inst49 R_8E:inst21|inst7 R0-R4:inst30|inst10 R0-R4:inst30|inst10~clkctrl R0-R4:inst30|R_8E:inst1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.903 ns" { cp0 {} cp0~combout {} inst49 {} R_8E:inst21|inst7 {} R0-R4:inst30|inst10 {} R0-R4:inst30|inst10~clkctrl {} R0-R4:inst30|R_8E:inst1|inst {} } { 0.000ns 0.000ns 2.742ns 0.327ns 0.459ns 1.753ns 0.869ns } { 0.000ns 0.964ns 0.537ns 0.970ns 0.616ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 56 600 664 136 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1088 800 880 1152 "inst17" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.636 ns" { R0-R4:inst30|R_8E:inst1|inst R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~38 inst17 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.636 ns" { R0-R4:inst30|R_8E:inst1|inst {} R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~38 {} inst17 {} } { 0.000ns 1.162ns 0.000ns } { 0.000ns 0.366ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.579 ns" { cp0 inst50 inst17 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.579 ns" { cp0 {} cp0~combout {} inst50 {} inst17 {} } { 0.000ns 0.000ns 4.475ns 2.268ns } { 0.000ns 0.964ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.903 ns" { cp0 inst49 R_8E:inst21|inst7 R0-R4:inst30|inst10 R0-R4:inst30|inst10~clkctrl R0-R4:inst30|R_8E:inst1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.903 ns" { cp0 {} cp0~combout {} inst49 {} R_8E:inst21|inst7 {} R0-R4:inst30|inst10 {} R0-R4:inst30|inst10~clkctrl {} R0-R4:inst30|R_8E:inst1|inst {} } { 0.000ns 0.000ns 2.742ns 0.327ns 0.459ns 1.753ns 0.869ns } { 0.000ns 0.964ns 0.537ns 0.970ns 0.616ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "cp2 register eightAdd:inst20\|count_2:inst1\|inst10 register eightAdd:inst20\|count_2:inst\|inst10 313.28 MHz 3.192 ns Internal " "Info: Clock \"cp2\" has Internal fmax of 313.28 MHz between source register \"eightAdd:inst20\|count_2:inst1\|inst10\" and destination register \"eightAdd:inst20\|count_2:inst\|inst10\" (period= 3.192 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.928 ns + Longest register register " "Info: + Longest register to register delay is 2.928 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns eightAdd:inst20\|count_2:inst1\|inst10 1 REG LCFF_X26_Y4_N17 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y4_N17; Fanout = 5; REG Node = 'eightAdd:inst20\|count_2:inst1\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { eightAdd:inst20|count_2:inst1|inst10 } "NODE_NAME" } } { "count_2.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/count_2.bdf" { { -160 264 344 -96 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.869 ns) + CELL(0.370 ns) 2.239 ns eightAdd:inst20\|inst17 2 COMB LCCOMB_X26_Y4_N12 2 " "Info: 2: + IC(1.869 ns) + CELL(0.370 ns) = 2.239 ns; Loc. = LCCOMB_X26_Y4_N12; Fanout = 2; COMB Node = 'eightAdd:inst20\|inst17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.239 ns" { eightAdd:inst20|count_2:inst1|inst10 eightAdd:inst20|inst17 } "NODE_NAME" } } { "eightAdd.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/eightAdd.bdf" { { 168 464 512 232 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.206 ns) 2.820 ns eightAdd:inst20\|count_2:inst\|inst10~2 3 COMB LCCOMB_X26_Y4_N24 1 " "Info: 3: + IC(0.375 ns) + CELL(0.206 ns) = 2.820 ns; Loc. = LCCOMB_X26_Y4_N24; Fanout = 1; COMB Node = 'eightAdd:inst20\|count_2:inst\|inst10~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { eightAdd:inst20|inst17 eightAdd:inst20|count_2:inst|inst10~2 } "NODE_NAME" } } { "count_2.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/count_2.bdf" { { -160 264 344 -96 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.928 ns eightAdd:inst20\|count_2:inst\|inst10 4 REG LCFF_X26_Y4_N25 4 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.928 ns; Loc. = LCFF_X26_Y4_N25; Fanout = 4; REG Node = 'eightAdd:inst20\|count_2:inst\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { eightAdd:inst20|count_2:inst|inst10~2 eightAdd:inst20|count_2:inst|inst10 } "NODE_NAME" } } { "count_2.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/count_2.bdf" { { -160 264 344 -96 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.684 ns ( 23.36 % ) " "Info: Total cell delay = 0.684 ns ( 23.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.244 ns ( 76.64 % ) " "Info: Total interconnect delay = 2.244 ns ( 76.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.928 ns" { eightAdd:inst20|count_2:inst1|inst10 eightAdd:inst20|inst17 eightAdd:inst20|count_2:inst|inst10~2 eightAdd:inst20|count_2:inst|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.928 ns" { eightAdd:inst20|count_2:inst1|inst10 {} eightAdd:inst20|inst17 {} eightAdd:inst20|count_2:inst|inst10~2 {} eightAdd:inst20|count_2:inst|inst10 {} } { 0.000ns 1.869ns 0.375ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cp2 destination 8.659 ns + Shortest register " "Info: + Shortest clock path from clock \"cp2\" to destination register is 8.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns cp2 1 CLK PIN_96 7 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 7; CLK Node = 'cp2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cp2 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1272 2520 2536 1440 "cp2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.019 ns) + CELL(0.532 ns) 4.535 ns inst42 2 COMB LCCOMB_X24_Y9_N26 1 " "Info: 2: + IC(3.019 ns) + CELL(0.532 ns) = 4.535 ns; Loc. = LCCOMB_X24_Y9_N26; Fanout = 1; COMB Node = 'inst42'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.551 ns" { cp2 inst42 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1016 2368 2416 1080 "inst42" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.539 ns) + CELL(0.000 ns) 7.074 ns inst42~clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(2.539 ns) + CELL(0.000 ns) = 7.074 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst42~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.539 ns" { inst42 inst42~clkctrl } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1016 2368 2416 1080 "inst42" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.666 ns) 8.659 ns eightAdd:inst20\|count_2:inst\|inst10 4 REG LCFF_X26_Y4_N25 4 " "Info: 4: + IC(0.919 ns) + CELL(0.666 ns) = 8.659 ns; Loc. = LCFF_X26_Y4_N25; Fanout = 4; REG Node = 'eightAdd:inst20\|count_2:inst\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { inst42~clkctrl eightAdd:inst20|count_2:inst|inst10 } "NODE_NAME" } } { "count_2.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/count_2.bdf" { { -160 264 344 -96 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.182 ns ( 25.20 % ) " "Info: Total cell delay = 2.182 ns ( 25.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.477 ns ( 74.80 % ) " "Info: Total interconnect delay = 6.477 ns ( 74.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.659 ns" { cp2 inst42 inst42~clkctrl eightAdd:inst20|count_2:inst|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.659 ns" { cp2 {} cp2~combout {} inst42 {} inst42~clkctrl {} eightAdd:inst20|count_2:inst|inst10 {} } { 0.000ns 0.000ns 3.019ns 2.539ns 0.919ns } { 0.000ns 0.984ns 0.532ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cp2 source 8.659 ns - Longest register " "Info: - Longest clock path from clock \"cp2\" to source register is 8.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns cp2 1 CLK PIN_96 7 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 7; CLK Node = 'cp2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cp2 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1272 2520 2536 1440 "cp2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.019 ns) + CELL(0.532 ns) 4.535 ns inst42 2 COMB LCCOMB_X24_Y9_N26 1 " "Info: 2: + IC(3.019 ns) + CELL(0.532 ns) = 4.535 ns; Loc. = LCCOMB_X24_Y9_N26; Fanout = 1; COMB Node = 'inst42'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.551 ns" { cp2 inst42 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1016 2368 2416 1080 "inst42" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.539 ns) + CELL(0.000 ns) 7.074 ns inst42~clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(2.539 ns) + CELL(0.000 ns) = 7.074 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst42~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.539 ns" { inst42 inst42~clkctrl } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1016 2368 2416 1080 "inst42" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.666 ns) 8.659 ns eightAdd:inst20\|count_2:inst1\|inst10 4 REG LCFF_X26_Y4_N17 5 " "Info: 4: + IC(0.919 ns) + CELL(0.666 ns) = 8.659 ns; Loc. = LCFF_X26_Y4_N17; Fanout = 5; REG Node = 'eightAdd:inst20\|count_2:inst1\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { inst42~clkctrl eightAdd:inst20|count_2:inst1|inst10 } "NODE_NAME" } } { "count_2.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/count_2.bdf" { { -160 264 344 -96 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.182 ns ( 25.20 % ) " "Info: Total cell delay = 2.182 ns ( 25.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.477 ns ( 74.80 % ) " "Info: Total interconnect delay = 6.477 ns ( 74.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.659 ns" { cp2 inst42 inst42~clkctrl eightAdd:inst20|count_2:inst1|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.659 ns" { cp2 {} cp2~combout {} inst42 {} inst42~clkctrl {} eightAdd:inst20|count_2:inst1|inst10 {} } { 0.000ns 0.000ns 3.019ns 2.539ns 0.919ns } { 0.000ns 0.984ns 0.532ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.659 ns" { cp2 inst42 inst42~clkctrl eightAdd:inst20|count_2:inst|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.659 ns" { cp2 {} cp2~combout {} inst42 {} inst42~clkctrl {} eightAdd:inst20|count_2:inst|inst10 {} } { 0.000ns 0.000ns 3.019ns 2.539ns 0.919ns } { 0.000ns 0.984ns 0.532ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.659 ns" { cp2 inst42 inst42~clkctrl eightAdd:inst20|count_2:inst1|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.659 ns" { cp2 {} cp2~combout {} inst42 {} inst42~clkctrl {} eightAdd:inst20|count_2:inst1|inst10 {} } { 0.000ns 0.000ns 3.019ns 2.539ns 0.919ns } { 0.000ns 0.984ns 0.532ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "count_2.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/count_2.bdf" { { -160 264 344 -96 "inst10" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "count_2.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/count_2.bdf" { { -160 264 344 -96 "inst10" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.928 ns" { eightAdd:inst20|count_2:inst1|inst10 eightAdd:inst20|inst17 eightAdd:inst20|count_2:inst|inst10~2 eightAdd:inst20|count_2:inst|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.928 ns" { eightAdd:inst20|count_2:inst1|inst10 {} eightAdd:inst20|inst17 {} eightAdd:inst20|count_2:inst|inst10~2 {} eightAdd:inst20|count_2:inst|inst10 {} } { 0.000ns 1.869ns 0.375ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.659 ns" { cp2 inst42 inst42~clkctrl eightAdd:inst20|count_2:inst|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.659 ns" { cp2 {} cp2~combout {} inst42 {} inst42~clkctrl {} eightAdd:inst20|count_2:inst|inst10 {} } { 0.000ns 0.000ns 3.019ns 2.539ns 0.919ns } { 0.000ns 0.984ns 0.532ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.659 ns" { cp2 inst42 inst42~clkctrl eightAdd:inst20|count_2:inst1|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.659 ns" { cp2 {} cp2~combout {} inst42 {} inst42~clkctrl {} eightAdd:inst20|count_2:inst1|inst10 {} } { 0.000ns 0.000ns 3.019ns 2.539ns 0.919ns } { 0.000ns 0.984ns 0.532ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "cp1 register eightAdd:inst20\|count_2:inst1\|inst10 register eightAdd:inst20\|count_2:inst\|inst10 313.28 MHz 3.192 ns Internal " "Info: Clock \"cp1\" has Internal fmax of 313.28 MHz between source register \"eightAdd:inst20\|count_2:inst1\|inst10\" and destination register \"eightAdd:inst20\|count_2:inst\|inst10\" (period= 3.192 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.928 ns + Longest register register " "Info: + Longest register to register delay is 2.928 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns eightAdd:inst20\|count_2:inst1\|inst10 1 REG LCFF_X26_Y4_N17 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y4_N17; Fanout = 5; REG Node = 'eightAdd:inst20\|count_2:inst1\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { eightAdd:inst20|count_2:inst1|inst10 } "NODE_NAME" } } { "count_2.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/count_2.bdf" { { -160 264 344 -96 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.869 ns) + CELL(0.370 ns) 2.239 ns eightAdd:inst20\|inst17 2 COMB LCCOMB_X26_Y4_N12 2 " "Info: 2: + IC(1.869 ns) + CELL(0.370 ns) = 2.239 ns; Loc. = LCCOMB_X26_Y4_N12; Fanout = 2; COMB Node = 'eightAdd:inst20\|inst17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.239 ns" { eightAdd:inst20|count_2:inst1|inst10 eightAdd:inst20|inst17 } "NODE_NAME" } } { "eightAdd.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/eightAdd.bdf" { { 168 464 512 232 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.206 ns) 2.820 ns eightAdd:inst20\|count_2:inst\|inst10~2 3 COMB LCCOMB_X26_Y4_N24 1 " "Info: 3: + IC(0.375 ns) + CELL(0.206 ns) = 2.820 ns; Loc. = LCCOMB_X26_Y4_N24; Fanout = 1; COMB Node = 'eightAdd:inst20\|count_2:inst\|inst10~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { eightAdd:inst20|inst17 eightAdd:inst20|count_2:inst|inst10~2 } "NODE_NAME" } } { "count_2.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/count_2.bdf" { { -160 264 344 -96 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.928 ns eightAdd:inst20\|count_2:inst\|inst10 4 REG LCFF_X26_Y4_N25 4 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.928 ns; Loc. = LCFF_X26_Y4_N25; Fanout = 4; REG Node = 'eightAdd:inst20\|count_2:inst\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { eightAdd:inst20|count_2:inst|inst10~2 eightAdd:inst20|count_2:inst|inst10 } "NODE_NAME" } } { "count_2.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/count_2.bdf" { { -160 264 344 -96 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.684 ns ( 23.36 % ) " "Info: Total cell delay = 0.684 ns ( 23.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.244 ns ( 76.64 % ) " "Info: Total interconnect delay = 2.244 ns ( 76.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.928 ns" { eightAdd:inst20|count_2:inst1|inst10 eightAdd:inst20|inst17 eightAdd:inst20|count_2:inst|inst10~2 eightAdd:inst20|count_2:inst|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.928 ns" { eightAdd:inst20|count_2:inst1|inst10 {} eightAdd:inst20|inst17 {} eightAdd:inst20|count_2:inst|inst10~2 {} eightAdd:inst20|count_2:inst|inst10 {} } { 0.000ns 1.869ns 0.375ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cp1 destination 10.327 ns + Shortest register " "Info: + Shortest clock path from clock \"cp1\" to destination register is 10.327 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns cp1 1 CLK PIN_95 7 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 7; CLK Node = 'cp1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cp1 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1272 2504 2520 1440 "cp1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.684 ns) + CELL(0.535 ns) 6.203 ns inst42 2 COMB LCCOMB_X24_Y9_N26 1 " "Info: 2: + IC(4.684 ns) + CELL(0.535 ns) = 6.203 ns; Loc. = LCCOMB_X24_Y9_N26; Fanout = 1; COMB Node = 'inst42'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.219 ns" { cp1 inst42 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1016 2368 2416 1080 "inst42" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.539 ns) + CELL(0.000 ns) 8.742 ns inst42~clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(2.539 ns) + CELL(0.000 ns) = 8.742 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst42~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.539 ns" { inst42 inst42~clkctrl } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1016 2368 2416 1080 "inst42" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.666 ns) 10.327 ns eightAdd:inst20\|count_2:inst\|inst10 4 REG LCFF_X26_Y4_N25 4 " "Info: 4: + IC(0.919 ns) + CELL(0.666 ns) = 10.327 ns; Loc. = LCFF_X26_Y4_N25; Fanout = 4; REG Node = 'eightAdd:inst20\|count_2:inst\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { inst42~clkctrl eightAdd:inst20|count_2:inst|inst10 } "NODE_NAME" } } { "count_2.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/count_2.bdf" { { -160 264 344 -96 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.185 ns ( 21.16 % ) " "Info: Total cell delay = 2.185 ns ( 21.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.142 ns ( 78.84 % ) " "Info: Total interconnect delay = 8.142 ns ( 78.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.327 ns" { cp1 inst42 inst42~clkctrl eightAdd:inst20|count_2:inst|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.327 ns" { cp1 {} cp1~combout {} inst42 {} inst42~clkctrl {} eightAdd:inst20|count_2:inst|inst10 {} } { 0.000ns 0.000ns 4.684ns 2.539ns 0.919ns } { 0.000ns 0.984ns 0.535ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cp1 source 10.327 ns - Longest register " "Info: - Longest clock path from clock \"cp1\" to source register is 10.327 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns cp1 1 CLK PIN_95 7 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 7; CLK Node = 'cp1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cp1 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1272 2504 2520 1440 "cp1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.684 ns) + CELL(0.535 ns) 6.203 ns inst42 2 COMB LCCOMB_X24_Y9_N26 1 " "Info: 2: + IC(4.684 ns) + CELL(0.535 ns) = 6.203 ns; Loc. = LCCOMB_X24_Y9_N26; Fanout = 1; COMB Node = 'inst42'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.219 ns" { cp1 inst42 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1016 2368 2416 1080 "inst42" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.539 ns) + CELL(0.000 ns) 8.742 ns inst42~clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(2.539 ns) + CELL(0.000 ns) = 8.742 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst42~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.539 ns" { inst42 inst42~clkctrl } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1016 2368 2416 1080 "inst42" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.666 ns) 10.327 ns eightAdd:inst20\|count_2:inst1\|inst10 4 REG LCFF_X26_Y4_N17 5 " "Info: 4: + IC(0.919 ns) + CELL(0.666 ns) = 10.327 ns; Loc. = LCFF_X26_Y4_N17; Fanout = 5; REG Node = 'eightAdd:inst20\|count_2:inst1\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { inst42~clkctrl eightAdd:inst20|count_2:inst1|inst10 } "NODE_NAME" } } { "count_2.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/count_2.bdf" { { -160 264 344 -96 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.185 ns ( 21.16 % ) " "Info: Total cell delay = 2.185 ns ( 21.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.142 ns ( 78.84 % ) " "Info: Total interconnect delay = 8.142 ns ( 78.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.327 ns" { cp1 inst42 inst42~clkctrl eightAdd:inst20|count_2:inst1|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.327 ns" { cp1 {} cp1~combout {} inst42 {} inst42~clkctrl {} eightAdd:inst20|count_2:inst1|inst10 {} } { 0.000ns 0.000ns 4.684ns 2.539ns 0.919ns } { 0.000ns 0.984ns 0.535ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.327 ns" { cp1 inst42 inst42~clkctrl eightAdd:inst20|count_2:inst|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.327 ns" { cp1 {} cp1~combout {} inst42 {} inst42~clkctrl {} eightAdd:inst20|count_2:inst|inst10 {} } { 0.000ns 0.000ns 4.684ns 2.539ns 0.919ns } { 0.000ns 0.984ns 0.535ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.327 ns" { cp1 inst42 inst42~clkctrl eightAdd:inst20|count_2:inst1|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.327 ns" { cp1 {} cp1~combout {} inst42 {} inst42~clkctrl {} eightAdd:inst20|count_2:inst1|inst10 {} } { 0.000ns 0.000ns 4.684ns 2.539ns 0.919ns } { 0.000ns 0.984ns 0.535ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "count_2.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/count_2.bdf" { { -160 264 344 -96 "inst10" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "count_2.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/count_2.bdf" { { -160 264 344 -96 "inst10" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.928 ns" { eightAdd:inst20|count_2:inst1|inst10 eightAdd:inst20|inst17 eightAdd:inst20|count_2:inst|inst10~2 eightAdd:inst20|count_2:inst|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.928 ns" { eightAdd:inst20|count_2:inst1|inst10 {} eightAdd:inst20|inst17 {} eightAdd:inst20|count_2:inst|inst10~2 {} eightAdd:inst20|count_2:inst|inst10 {} } { 0.000ns 1.869ns 0.375ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.327 ns" { cp1 inst42 inst42~clkctrl eightAdd:inst20|count_2:inst|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.327 ns" { cp1 {} cp1~combout {} inst42 {} inst42~clkctrl {} eightAdd:inst20|count_2:inst|inst10 {} } { 0.000ns 0.000ns 4.684ns 2.539ns 0.919ns } { 0.000ns 0.984ns 0.535ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.327 ns" { cp1 inst42 inst42~clkctrl eightAdd:inst20|count_2:inst1|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.327 ns" { cp1 {} cp1~combout {} inst42 {} inst42~clkctrl {} eightAdd:inst20|count_2:inst1|inst10 {} } { 0.000ns 0.000ns 4.684ns 2.539ns 0.919ns } { 0.000ns 0.984ns 0.535ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CPZZ register move8:inst14\|move1:inst27\|inst register move8:inst14\|move1:inst26\|inst 359.58 MHz 2.781 ns Internal " "Info: Clock \"CPZZ\" has Internal fmax of 359.58 MHz between source register \"move8:inst14\|move1:inst27\|inst\" and destination register \"move8:inst14\|move1:inst26\|inst\" (period= 2.781 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.487 ns + Longest register register " "Info: + Longest register to register delay is 2.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns move8:inst14\|move1:inst27\|inst 1 REG LCFF_X26_Y4_N1 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y4_N1; Fanout = 10; REG Node = 'move8:inst14\|move1:inst27\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { move8:inst14|move1:inst27|inst } "NODE_NAME" } } { "move1.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/move1.bdf" { { 72 424 488 152 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.173 ns) + CELL(0.206 ns) 2.379 ns move8:inst14\|move1:inst26\|x1_3_1:inst1\|inst8~12 2 COMB LCCOMB_X17_Y9_N24 1 " "Info: 2: + IC(2.173 ns) + CELL(0.206 ns) = 2.379 ns; Loc. = LCCOMB_X17_Y9_N24; Fanout = 1; COMB Node = 'move8:inst14\|move1:inst26\|x1_3_1:inst1\|inst8~12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.379 ns" { move8:inst14|move1:inst27|inst move8:inst14|move1:inst26|x1_3_1:inst1|inst8~12 } "NODE_NAME" } } { "x1_3_1.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/x1_3_1.bdf" { { 152 736 800 200 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.487 ns move8:inst14\|move1:inst26\|inst 3 REG LCFF_X17_Y9_N25 10 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.487 ns; Loc. = LCFF_X17_Y9_N25; Fanout = 10; REG Node = 'move8:inst14\|move1:inst26\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { move8:inst14|move1:inst26|x1_3_1:inst1|inst8~12 move8:inst14|move1:inst26|inst } "NODE_NAME" } } { "move1.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/move1.bdf" { { 72 424 488 152 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 12.63 % ) " "Info: Total cell delay = 0.314 ns ( 12.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.173 ns ( 87.37 % ) " "Info: Total interconnect delay = 2.173 ns ( 87.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { move8:inst14|move1:inst27|inst move8:inst14|move1:inst26|x1_3_1:inst1|inst8~12 move8:inst14|move1:inst26|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { move8:inst14|move1:inst27|inst {} move8:inst14|move1:inst26|x1_3_1:inst1|inst8~12 {} move8:inst14|move1:inst26|inst {} } { 0.000ns 2.173ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.030 ns - Smallest " "Info: - Smallest clock skew is -0.030 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPZZ destination 5.684 ns + Shortest register " "Info: + Shortest clock path from clock \"CPZZ\" to destination register is 5.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CPZZ 1 CLK PIN_102 1 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_102; Fanout = 1; CLK Node = 'CPZZ'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPZZ } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1544 1544 1560 1725 "CPZZ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.801 ns) + CELL(0.206 ns) 3.011 ns inst72 2 COMB LCCOMB_X33_Y7_N0 1 " "Info: 2: + IC(1.801 ns) + CELL(0.206 ns) = 3.011 ns; Loc. = LCCOMB_X33_Y7_N0; Fanout = 1; COMB Node = 'inst72'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.007 ns" { CPZZ inst72 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1432 1520 1568 1496 "inst72" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.118 ns) + CELL(0.000 ns) 4.129 ns inst72~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(1.118 ns) + CELL(0.000 ns) = 4.129 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst72~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { inst72 inst72~clkctrl } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1432 1520 1568 1496 "inst72" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.666 ns) 5.684 ns move8:inst14\|move1:inst26\|inst 4 REG LCFF_X17_Y9_N25 10 " "Info: 4: + IC(0.889 ns) + CELL(0.666 ns) = 5.684 ns; Loc. = LCFF_X17_Y9_N25; Fanout = 10; REG Node = 'move8:inst14\|move1:inst26\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { inst72~clkctrl move8:inst14|move1:inst26|inst } "NODE_NAME" } } { "move1.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/move1.bdf" { { 72 424 488 152 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.876 ns ( 33.00 % ) " "Info: Total cell delay = 1.876 ns ( 33.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.808 ns ( 67.00 % ) " "Info: Total interconnect delay = 3.808 ns ( 67.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.684 ns" { CPZZ inst72 inst72~clkctrl move8:inst14|move1:inst26|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.684 ns" { CPZZ {} CPZZ~combout {} inst72 {} inst72~clkctrl {} move8:inst14|move1:inst26|inst {} } { 0.000ns 0.000ns 1.801ns 1.118ns 0.889ns } { 0.000ns 1.004ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPZZ source 5.714 ns - Longest register " "Info: - Longest clock path from clock \"CPZZ\" to source register is 5.714 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CPZZ 1 CLK PIN_102 1 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_102; Fanout = 1; CLK Node = 'CPZZ'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPZZ } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1544 1544 1560 1725 "CPZZ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.801 ns) + CELL(0.206 ns) 3.011 ns inst72 2 COMB LCCOMB_X33_Y7_N0 1 " "Info: 2: + IC(1.801 ns) + CELL(0.206 ns) = 3.011 ns; Loc. = LCCOMB_X33_Y7_N0; Fanout = 1; COMB Node = 'inst72'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.007 ns" { CPZZ inst72 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1432 1520 1568 1496 "inst72" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.118 ns) + CELL(0.000 ns) 4.129 ns inst72~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(1.118 ns) + CELL(0.000 ns) = 4.129 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst72~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { inst72 inst72~clkctrl } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1432 1520 1568 1496 "inst72" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.666 ns) 5.714 ns move8:inst14\|move1:inst27\|inst 4 REG LCFF_X26_Y4_N1 10 " "Info: 4: + IC(0.919 ns) + CELL(0.666 ns) = 5.714 ns; Loc. = LCFF_X26_Y4_N1; Fanout = 10; REG Node = 'move8:inst14\|move1:inst27\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { inst72~clkctrl move8:inst14|move1:inst27|inst } "NODE_NAME" } } { "move1.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/move1.bdf" { { 72 424 488 152 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.876 ns ( 32.83 % ) " "Info: Total cell delay = 1.876 ns ( 32.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.838 ns ( 67.17 % ) " "Info: Total interconnect delay = 3.838 ns ( 67.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.714 ns" { CPZZ inst72 inst72~clkctrl move8:inst14|move1:inst27|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.714 ns" { CPZZ {} CPZZ~combout {} inst72 {} inst72~clkctrl {} move8:inst14|move1:inst27|inst {} } { 0.000ns 0.000ns 1.801ns 1.118ns 0.919ns } { 0.000ns 1.004ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.684 ns" { CPZZ inst72 inst72~clkctrl move8:inst14|move1:inst26|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.684 ns" { CPZZ {} CPZZ~combout {} inst72 {} inst72~clkctrl {} move8:inst14|move1:inst26|inst {} } { 0.000ns 0.000ns 1.801ns 1.118ns 0.889ns } { 0.000ns 1.004ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.714 ns" { CPZZ inst72 inst72~clkctrl move8:inst14|move1:inst27|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.714 ns" { CPZZ {} CPZZ~combout {} inst72 {} inst72~clkctrl {} move8:inst14|move1:inst27|inst {} } { 0.000ns 0.000ns 1.801ns 1.118ns 0.919ns } { 0.000ns 1.004ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "move1.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/move1.bdf" { { 72 424 488 152 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "move1.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/move1.bdf" { { 72 424 488 152 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { move8:inst14|move1:inst27|inst move8:inst14|move1:inst26|x1_3_1:inst1|inst8~12 move8:inst14|move1:inst26|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { move8:inst14|move1:inst27|inst {} move8:inst14|move1:inst26|x1_3_1:inst1|inst8~12 {} move8:inst14|move1:inst26|inst {} } { 0.000ns 2.173ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.684 ns" { CPZZ inst72 inst72~clkctrl move8:inst14|move1:inst26|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.684 ns" { CPZZ {} CPZZ~combout {} inst72 {} inst72~clkctrl {} move8:inst14|move1:inst26|inst {} } { 0.000ns 0.000ns 1.801ns 1.118ns 0.889ns } { 0.000ns 1.004ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.714 ns" { CPZZ inst72 inst72~clkctrl move8:inst14|move1:inst27|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.714 ns" { CPZZ {} CPZZ~combout {} inst72 {} inst72~clkctrl {} move8:inst14|move1:inst27|inst {} } { 0.000ns 0.000ns 1.801ns 1.118ns 0.919ns } { 0.000ns 1.004ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "EN0 " "Info: No valid register-to-register data paths exist for clock \"EN0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "EN2 " "Info: No valid register-to-register data paths exist for clock \"EN2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "EN1 " "Info: No valid register-to-register data paths exist for clock \"EN1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPBB " "Info: No valid register-to-register data paths exist for clock \"CPBB\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPAA " "Info: No valid register-to-register data paths exist for clock \"CPAA\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "P 3 " "Warning: Circuit may not operate. Detected 3 non-operational path(s) clocked by clock \"P\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "R_8E:inst21\|inst6 inst17 P 956 ps " "Info: Found hold time violation between source  pin or register \"R_8E:inst21\|inst6\" and destination pin or register \"inst17\" for clock \"P\" (Hold time is 956 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.732 ns + Largest " "Info: + Largest clock skew is 3.732 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "P destination 7.593 ns + Longest register " "Info: + Longest clock path from clock \"P\" to destination register is 7.593 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns P 1 CLK PIN_132 14 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 14; CLK Node = 'P'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { P } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1352 -264 -96 1368 "P" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.010 ns) + CELL(0.499 ns) 4.659 ns inst50 2 COMB LCCOMB_X24_Y9_N28 1 " "Info: 2: + IC(3.010 ns) + CELL(0.499 ns) = 4.659 ns; Loc. = LCCOMB_X24_Y9_N28; Fanout = 1; COMB Node = 'inst50'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.509 ns" { P inst50 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1016 2656 2704 1080 "inst50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.268 ns) + CELL(0.666 ns) 7.593 ns inst17 3 REG LCFF_X24_Y9_N13 2 " "Info: 3: + IC(2.268 ns) + CELL(0.666 ns) = 7.593 ns; Loc. = LCFF_X24_Y9_N13; Fanout = 2; REG Node = 'inst17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.934 ns" { inst50 inst17 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1088 800 880 1152 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.315 ns ( 30.49 % ) " "Info: Total cell delay = 2.315 ns ( 30.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.278 ns ( 69.51 % ) " "Info: Total interconnect delay = 5.278 ns ( 69.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.593 ns" { P inst50 inst17 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.593 ns" { P {} P~combout {} inst50 {} inst17 {} } { 0.000ns 0.000ns 3.010ns 2.268ns } { 0.000ns 1.150ns 0.499ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "P source 3.861 ns - Shortest register " "Info: - Shortest clock path from clock \"P\" to source register is 3.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns P 1 CLK PIN_132 14 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 14; CLK Node = 'P'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { P } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1352 -264 -96 1368 "P" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.516 ns) + CELL(0.202 ns) 2.868 ns inst49 2 COMB LCCOMB_X21_Y9_N12 8 " "Info: 2: + IC(1.516 ns) + CELL(0.202 ns) = 2.868 ns; Loc. = LCCOMB_X21_Y9_N12; Fanout = 8; COMB Node = 'inst49'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.718 ns" { P inst49 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1016 2608 2656 1080 "inst49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.666 ns) 3.861 ns R_8E:inst21\|inst6 3 REG LCFF_X21_Y9_N29 16 " "Info: 3: + IC(0.327 ns) + CELL(0.666 ns) = 3.861 ns; Loc. = LCFF_X21_Y9_N29; Fanout = 16; REG Node = 'R_8E:inst21\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.993 ns" { inst49 R_8E:inst21|inst6 } "NODE_NAME" } } { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 248 600 664 328 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.018 ns ( 52.27 % ) " "Info: Total cell delay = 2.018 ns ( 52.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.843 ns ( 47.73 % ) " "Info: Total interconnect delay = 1.843 ns ( 47.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.861 ns" { P inst49 R_8E:inst21|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.861 ns" { P {} P~combout {} inst49 {} R_8E:inst21|inst6 {} } { 0.000ns 0.000ns 1.516ns 0.327ns } { 0.000ns 1.150ns 0.202ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.593 ns" { P inst50 inst17 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.593 ns" { P {} P~combout {} inst50 {} inst17 {} } { 0.000ns 0.000ns 3.010ns 2.268ns } { 0.000ns 1.150ns 0.499ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.861 ns" { P inst49 R_8E:inst21|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.861 ns" { P {} P~combout {} inst49 {} R_8E:inst21|inst6 {} } { 0.000ns 0.000ns 1.516ns 0.327ns } { 0.000ns 1.150ns 0.202ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 248 600 664 328 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.778 ns - Shortest register register " "Info: - Shortest register to register delay is 2.778 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns R_8E:inst21\|inst6 1 REG LCFF_X21_Y9_N29 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y9_N29; Fanout = 16; REG Node = 'R_8E:inst21\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_8E:inst21|inst6 } "NODE_NAME" } } { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 248 600 664 328 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.081 ns) + CELL(0.589 ns) 2.670 ns R0-R4:inst30\|x8_4_1:inst14\|x1_4_1:inst1\|inst4~38 2 COMB LCCOMB_X24_Y9_N12 2 " "Info: 2: + IC(2.081 ns) + CELL(0.589 ns) = 2.670 ns; Loc. = LCCOMB_X24_Y9_N12; Fanout = 2; COMB Node = 'R0-R4:inst30\|x8_4_1:inst14\|x1_4_1:inst1\|inst4~38'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { R_8E:inst21|inst6 R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~38 } "NODE_NAME" } } { "x1_4_1.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/x1_4_1.bdf" { { 88 616 680 168 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.778 ns inst17 3 REG LCFF_X24_Y9_N13 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.778 ns; Loc. = LCFF_X24_Y9_N13; Fanout = 2; REG Node = 'inst17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~38 inst17 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1088 800 880 1152 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.697 ns ( 25.09 % ) " "Info: Total cell delay = 0.697 ns ( 25.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.081 ns ( 74.91 % ) " "Info: Total interconnect delay = 2.081 ns ( 74.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.778 ns" { R_8E:inst21|inst6 R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~38 inst17 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.778 ns" { R_8E:inst21|inst6 {} R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~38 {} inst17 {} } { 0.000ns 2.081ns 0.000ns } { 0.000ns 0.589ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1088 800 880 1152 "inst17" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.593 ns" { P inst50 inst17 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.593 ns" { P {} P~combout {} inst50 {} inst17 {} } { 0.000ns 0.000ns 3.010ns 2.268ns } { 0.000ns 1.150ns 0.499ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.861 ns" { P inst49 R_8E:inst21|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.861 ns" { P {} P~combout {} inst49 {} R_8E:inst21|inst6 {} } { 0.000ns 0.000ns 1.516ns 0.327ns } { 0.000ns 1.150ns 0.202ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.778 ns" { R_8E:inst21|inst6 R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~38 inst17 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.778 ns" { R_8E:inst21|inst6 {} R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~38 {} inst17 {} } { 0.000ns 2.081ns 0.000ns } { 0.000ns 0.589ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "cp0 4 " "Warning: Circuit may not operate. Detected 4 non-operational path(s) clocked by clock \"cp0\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "R0-R4:inst30\|R_8E:inst2\|inst inst17 cp0 1.238 ns " "Info: Found hold time violation between source  pin or register \"R0-R4:inst30\|R_8E:inst2\|inst\" and destination pin or register \"inst17\" for clock \"cp0\" (Hold time is 1.238 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.022 ns + Largest " "Info: + Largest clock skew is 3.022 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cp0 destination 8.579 ns + Longest register " "Info: + Longest clock path from clock \"cp0\" to destination register is 8.579 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns cp0 1 CLK PIN_94 10 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_94; Fanout = 10; CLK Node = 'cp0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cp0 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1272 2488 2504 1440 "cp0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.475 ns) + CELL(0.206 ns) 5.645 ns inst50 2 COMB LCCOMB_X24_Y9_N28 1 " "Info: 2: + IC(4.475 ns) + CELL(0.206 ns) = 5.645 ns; Loc. = LCCOMB_X24_Y9_N28; Fanout = 1; COMB Node = 'inst50'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.681 ns" { cp0 inst50 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1016 2656 2704 1080 "inst50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.268 ns) + CELL(0.666 ns) 8.579 ns inst17 3 REG LCFF_X24_Y9_N13 2 " "Info: 3: + IC(2.268 ns) + CELL(0.666 ns) = 8.579 ns; Loc. = LCFF_X24_Y9_N13; Fanout = 2; REG Node = 'inst17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.934 ns" { inst50 inst17 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1088 800 880 1152 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.836 ns ( 21.40 % ) " "Info: Total cell delay = 1.836 ns ( 21.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.743 ns ( 78.60 % ) " "Info: Total interconnect delay = 6.743 ns ( 78.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.579 ns" { cp0 inst50 inst17 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.579 ns" { cp0 {} cp0~combout {} inst50 {} inst17 {} } { 0.000ns 0.000ns 4.475ns 2.268ns } { 0.000ns 0.964ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cp0 source 5.557 ns - Shortest register " "Info: - Shortest clock path from clock \"cp0\" to source register is 5.557 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns cp0 1 CLK PIN_94 10 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_94; Fanout = 10; CLK Node = 'cp0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cp0 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1272 2488 2504 1440 "cp0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.559 ns) + CELL(0.370 ns) 3.893 ns R0-R4:inst30\|inst9 2 COMB LCCOMB_X21_Y9_N22 8 " "Info: 2: + IC(2.559 ns) + CELL(0.370 ns) = 3.893 ns; Loc. = LCCOMB_X21_Y9_N22; Fanout = 8; COMB Node = 'R0-R4:inst30\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.929 ns" { cp0 R0-R4:inst30|inst9 } "NODE_NAME" } } { "R0-R4.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R0-R4.bdf" { { 104 -232 -168 152 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.666 ns) 5.557 ns R0-R4:inst30\|R_8E:inst2\|inst 3 REG LCFF_X24_Y9_N11 2 " "Info: 3: + IC(0.998 ns) + CELL(0.666 ns) = 5.557 ns; Loc. = LCFF_X24_Y9_N11; Fanout = 2; REG Node = 'R0-R4:inst30\|R_8E:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.664 ns" { R0-R4:inst30|inst9 R0-R4:inst30|R_8E:inst2|inst } "NODE_NAME" } } { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 56 600 664 136 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 35.99 % ) " "Info: Total cell delay = 2.000 ns ( 35.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.557 ns ( 64.01 % ) " "Info: Total interconnect delay = 3.557 ns ( 64.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.557 ns" { cp0 R0-R4:inst30|inst9 R0-R4:inst30|R_8E:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.557 ns" { cp0 {} cp0~combout {} R0-R4:inst30|inst9 {} R0-R4:inst30|R_8E:inst2|inst {} } { 0.000ns 0.000ns 2.559ns 0.998ns } { 0.000ns 0.964ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.579 ns" { cp0 inst50 inst17 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.579 ns" { cp0 {} cp0~combout {} inst50 {} inst17 {} } { 0.000ns 0.000ns 4.475ns 2.268ns } { 0.000ns 0.964ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.557 ns" { cp0 R0-R4:inst30|inst9 R0-R4:inst30|R_8E:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.557 ns" { cp0 {} cp0~combout {} R0-R4:inst30|inst9 {} R0-R4:inst30|R_8E:inst2|inst {} } { 0.000ns 0.000ns 2.559ns 0.998ns } { 0.000ns 0.964ns 0.370ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 56 600 664 136 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.786 ns - Shortest register register " "Info: - Shortest register to register delay is 1.786 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns R0-R4:inst30\|R_8E:inst2\|inst 1 REG LCFF_X24_Y9_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y9_N11; Fanout = 2; REG Node = 'R0-R4:inst30\|R_8E:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { R0-R4:inst30|R_8E:inst2|inst } "NODE_NAME" } } { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 56 600 664 136 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.469 ns) + CELL(0.651 ns) 1.120 ns R0-R4:inst30\|x8_4_1:inst14\|x1_4_1:inst1\|inst4~37 2 COMB LCCOMB_X24_Y9_N30 1 " "Info: 2: + IC(0.469 ns) + CELL(0.651 ns) = 1.120 ns; Loc. = LCCOMB_X24_Y9_N30; Fanout = 1; COMB Node = 'R0-R4:inst30\|x8_4_1:inst14\|x1_4_1:inst1\|inst4~37'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.120 ns" { R0-R4:inst30|R_8E:inst2|inst R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~37 } "NODE_NAME" } } { "x1_4_1.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/x1_4_1.bdf" { { 88 616 680 168 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.206 ns) 1.678 ns R0-R4:inst30\|x8_4_1:inst14\|x1_4_1:inst1\|inst4~38 3 COMB LCCOMB_X24_Y9_N12 2 " "Info: 3: + IC(0.352 ns) + CELL(0.206 ns) = 1.678 ns; Loc. = LCCOMB_X24_Y9_N12; Fanout = 2; COMB Node = 'R0-R4:inst30\|x8_4_1:inst14\|x1_4_1:inst1\|inst4~38'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.558 ns" { R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~37 R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~38 } "NODE_NAME" } } { "x1_4_1.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/x1_4_1.bdf" { { 88 616 680 168 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.786 ns inst17 4 REG LCFF_X24_Y9_N13 2 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.786 ns; Loc. = LCFF_X24_Y9_N13; Fanout = 2; REG Node = 'inst17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~38 inst17 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1088 800 880 1152 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.965 ns ( 54.03 % ) " "Info: Total cell delay = 0.965 ns ( 54.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.821 ns ( 45.97 % ) " "Info: Total interconnect delay = 0.821 ns ( 45.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.786 ns" { R0-R4:inst30|R_8E:inst2|inst R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~37 R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~38 inst17 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.786 ns" { R0-R4:inst30|R_8E:inst2|inst {} R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~37 {} R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~38 {} inst17 {} } { 0.000ns 0.469ns 0.352ns 0.000ns } { 0.000ns 0.651ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1088 800 880 1152 "inst17" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.579 ns" { cp0 inst50 inst17 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.579 ns" { cp0 {} cp0~combout {} inst50 {} inst17 {} } { 0.000ns 0.000ns 4.475ns 2.268ns } { 0.000ns 0.964ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.557 ns" { cp0 R0-R4:inst30|inst9 R0-R4:inst30|R_8E:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.557 ns" { cp0 {} cp0~combout {} R0-R4:inst30|inst9 {} R0-R4:inst30|R_8E:inst2|inst {} } { 0.000ns 0.000ns 2.559ns 0.998ns } { 0.000ns 0.964ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.786 ns" { R0-R4:inst30|R_8E:inst2|inst R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~37 R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~38 inst17 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.786 ns" { R0-R4:inst30|R_8E:inst2|inst {} R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~37 {} R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~38 {} inst17 {} } { 0.000ns 0.469ns 0.352ns 0.000ns } { 0.000ns 0.651ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "cp2 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"cp2\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "R_8E:inst21\|inst6 inst17 cp2 739 ps " "Info: Found hold time violation between source  pin or register \"R_8E:inst21\|inst6\" and destination pin or register \"inst17\" for clock \"cp2\" (Hold time is 739 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.515 ns + Largest " "Info: + Largest clock skew is 3.515 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cp2 destination 8.852 ns + Longest register " "Info: + Longest clock path from clock \"cp2\" to destination register is 8.852 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns cp2 1 CLK PIN_96 7 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 7; CLK Node = 'cp2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cp2 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1272 2520 2536 1440 "cp2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.354 ns) + CELL(0.580 ns) 5.918 ns inst50 2 COMB LCCOMB_X24_Y9_N28 1 " "Info: 2: + IC(4.354 ns) + CELL(0.580 ns) = 5.918 ns; Loc. = LCCOMB_X24_Y9_N28; Fanout = 1; COMB Node = 'inst50'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.934 ns" { cp2 inst50 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1016 2656 2704 1080 "inst50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.268 ns) + CELL(0.666 ns) 8.852 ns inst17 3 REG LCFF_X24_Y9_N13 2 " "Info: 3: + IC(2.268 ns) + CELL(0.666 ns) = 8.852 ns; Loc. = LCFF_X24_Y9_N13; Fanout = 2; REG Node = 'inst17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.934 ns" { inst50 inst17 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1088 800 880 1152 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.230 ns ( 25.19 % ) " "Info: Total cell delay = 2.230 ns ( 25.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.622 ns ( 74.81 % ) " "Info: Total interconnect delay = 6.622 ns ( 74.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.852 ns" { cp2 inst50 inst17 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.852 ns" { cp2 {} cp2~combout {} inst50 {} inst17 {} } { 0.000ns 0.000ns 4.354ns 2.268ns } { 0.000ns 0.984ns 0.580ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cp2 source 5.337 ns - Shortest register " "Info: - Shortest clock path from clock \"cp2\" to source register is 5.337 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns cp2 1 CLK PIN_96 7 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 7; CLK Node = 'cp2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cp2 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1272 2520 2536 1440 "cp2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.744 ns) + CELL(0.616 ns) 4.344 ns inst49 2 COMB LCCOMB_X21_Y9_N12 8 " "Info: 2: + IC(2.744 ns) + CELL(0.616 ns) = 4.344 ns; Loc. = LCCOMB_X21_Y9_N12; Fanout = 8; COMB Node = 'inst49'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.360 ns" { cp2 inst49 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1016 2608 2656 1080 "inst49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.666 ns) 5.337 ns R_8E:inst21\|inst6 3 REG LCFF_X21_Y9_N29 16 " "Info: 3: + IC(0.327 ns) + CELL(0.666 ns) = 5.337 ns; Loc. = LCFF_X21_Y9_N29; Fanout = 16; REG Node = 'R_8E:inst21\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.993 ns" { inst49 R_8E:inst21|inst6 } "NODE_NAME" } } { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 248 600 664 328 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.266 ns ( 42.46 % ) " "Info: Total cell delay = 2.266 ns ( 42.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.071 ns ( 57.54 % ) " "Info: Total interconnect delay = 3.071 ns ( 57.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.337 ns" { cp2 inst49 R_8E:inst21|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.337 ns" { cp2 {} cp2~combout {} inst49 {} R_8E:inst21|inst6 {} } { 0.000ns 0.000ns 2.744ns 0.327ns } { 0.000ns 0.984ns 0.616ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.852 ns" { cp2 inst50 inst17 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.852 ns" { cp2 {} cp2~combout {} inst50 {} inst17 {} } { 0.000ns 0.000ns 4.354ns 2.268ns } { 0.000ns 0.984ns 0.580ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.337 ns" { cp2 inst49 R_8E:inst21|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.337 ns" { cp2 {} cp2~combout {} inst49 {} R_8E:inst21|inst6 {} } { 0.000ns 0.000ns 2.744ns 0.327ns } { 0.000ns 0.984ns 0.616ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 248 600 664 328 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.778 ns - Shortest register register " "Info: - Shortest register to register delay is 2.778 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns R_8E:inst21\|inst6 1 REG LCFF_X21_Y9_N29 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y9_N29; Fanout = 16; REG Node = 'R_8E:inst21\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_8E:inst21|inst6 } "NODE_NAME" } } { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 248 600 664 328 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.081 ns) + CELL(0.589 ns) 2.670 ns R0-R4:inst30\|x8_4_1:inst14\|x1_4_1:inst1\|inst4~38 2 COMB LCCOMB_X24_Y9_N12 2 " "Info: 2: + IC(2.081 ns) + CELL(0.589 ns) = 2.670 ns; Loc. = LCCOMB_X24_Y9_N12; Fanout = 2; COMB Node = 'R0-R4:inst30\|x8_4_1:inst14\|x1_4_1:inst1\|inst4~38'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { R_8E:inst21|inst6 R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~38 } "NODE_NAME" } } { "x1_4_1.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/x1_4_1.bdf" { { 88 616 680 168 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.778 ns inst17 3 REG LCFF_X24_Y9_N13 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.778 ns; Loc. = LCFF_X24_Y9_N13; Fanout = 2; REG Node = 'inst17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~38 inst17 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1088 800 880 1152 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.697 ns ( 25.09 % ) " "Info: Total cell delay = 0.697 ns ( 25.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.081 ns ( 74.91 % ) " "Info: Total interconnect delay = 2.081 ns ( 74.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.778 ns" { R_8E:inst21|inst6 R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~38 inst17 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.778 ns" { R_8E:inst21|inst6 {} R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~38 {} inst17 {} } { 0.000ns 2.081ns 0.000ns } { 0.000ns 0.589ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1088 800 880 1152 "inst17" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.852 ns" { cp2 inst50 inst17 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.852 ns" { cp2 {} cp2~combout {} inst50 {} inst17 {} } { 0.000ns 0.000ns 4.354ns 2.268ns } { 0.000ns 0.984ns 0.580ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.337 ns" { cp2 inst49 R_8E:inst21|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.337 ns" { cp2 {} cp2~combout {} inst49 {} R_8E:inst21|inst6 {} } { 0.000ns 0.000ns 2.744ns 0.327ns } { 0.000ns 0.984ns 0.616ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.778 ns" { R_8E:inst21|inst6 R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~38 inst17 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.778 ns" { R_8E:inst21|inst6 {} R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~38 {} inst17 {} } { 0.000ns 2.081ns 0.000ns } { 0.000ns 0.589ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "cp1 2 " "Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock \"cp1\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "R_8E:inst21\|inst6 inst17 cp1 1.125 ns " "Info: Found hold time violation between source  pin or register \"R_8E:inst21\|inst6\" and destination pin or register \"inst17\" for clock \"cp1\" (Hold time is 1.125 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.901 ns + Largest " "Info: + Largest clock skew is 3.901 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cp1 destination 8.950 ns + Longest register " "Info: + Longest clock path from clock \"cp1\" to destination register is 8.950 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns cp1 1 CLK PIN_95 7 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 7; CLK Node = 'cp1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cp1 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1272 2504 2520 1440 "cp1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.662 ns) + CELL(0.370 ns) 6.016 ns inst50 2 COMB LCCOMB_X24_Y9_N28 1 " "Info: 2: + IC(4.662 ns) + CELL(0.370 ns) = 6.016 ns; Loc. = LCCOMB_X24_Y9_N28; Fanout = 1; COMB Node = 'inst50'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.032 ns" { cp1 inst50 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1016 2656 2704 1080 "inst50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.268 ns) + CELL(0.666 ns) 8.950 ns inst17 3 REG LCFF_X24_Y9_N13 2 " "Info: 3: + IC(2.268 ns) + CELL(0.666 ns) = 8.950 ns; Loc. = LCFF_X24_Y9_N13; Fanout = 2; REG Node = 'inst17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.934 ns" { inst50 inst17 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1088 800 880 1152 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.020 ns ( 22.57 % ) " "Info: Total cell delay = 2.020 ns ( 22.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.930 ns ( 77.43 % ) " "Info: Total interconnect delay = 6.930 ns ( 77.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.950 ns" { cp1 inst50 inst17 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.950 ns" { cp1 {} cp1~combout {} inst50 {} inst17 {} } { 0.000ns 0.000ns 4.662ns 2.268ns } { 0.000ns 0.984ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cp1 source 5.049 ns - Shortest register " "Info: - Shortest clock path from clock \"cp1\" to source register is 5.049 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns cp1 1 CLK PIN_95 7 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 7; CLK Node = 'cp1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cp1 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1272 2504 2520 1440 "cp1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.702 ns) + CELL(0.370 ns) 4.056 ns inst49 2 COMB LCCOMB_X21_Y9_N12 8 " "Info: 2: + IC(2.702 ns) + CELL(0.370 ns) = 4.056 ns; Loc. = LCCOMB_X21_Y9_N12; Fanout = 8; COMB Node = 'inst49'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.072 ns" { cp1 inst49 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1016 2608 2656 1080 "inst49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.666 ns) 5.049 ns R_8E:inst21\|inst6 3 REG LCFF_X21_Y9_N29 16 " "Info: 3: + IC(0.327 ns) + CELL(0.666 ns) = 5.049 ns; Loc. = LCFF_X21_Y9_N29; Fanout = 16; REG Node = 'R_8E:inst21\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.993 ns" { inst49 R_8E:inst21|inst6 } "NODE_NAME" } } { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 248 600 664 328 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.020 ns ( 40.01 % ) " "Info: Total cell delay = 2.020 ns ( 40.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.029 ns ( 59.99 % ) " "Info: Total interconnect delay = 3.029 ns ( 59.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.049 ns" { cp1 inst49 R_8E:inst21|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.049 ns" { cp1 {} cp1~combout {} inst49 {} R_8E:inst21|inst6 {} } { 0.000ns 0.000ns 2.702ns 0.327ns } { 0.000ns 0.984ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.950 ns" { cp1 inst50 inst17 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.950 ns" { cp1 {} cp1~combout {} inst50 {} inst17 {} } { 0.000ns 0.000ns 4.662ns 2.268ns } { 0.000ns 0.984ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.049 ns" { cp1 inst49 R_8E:inst21|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.049 ns" { cp1 {} cp1~combout {} inst49 {} R_8E:inst21|inst6 {} } { 0.000ns 0.000ns 2.702ns 0.327ns } { 0.000ns 0.984ns 0.370ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 248 600 664 328 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.778 ns - Shortest register register " "Info: - Shortest register to register delay is 2.778 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns R_8E:inst21\|inst6 1 REG LCFF_X21_Y9_N29 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y9_N29; Fanout = 16; REG Node = 'R_8E:inst21\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_8E:inst21|inst6 } "NODE_NAME" } } { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 248 600 664 328 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.081 ns) + CELL(0.589 ns) 2.670 ns R0-R4:inst30\|x8_4_1:inst14\|x1_4_1:inst1\|inst4~38 2 COMB LCCOMB_X24_Y9_N12 2 " "Info: 2: + IC(2.081 ns) + CELL(0.589 ns) = 2.670 ns; Loc. = LCCOMB_X24_Y9_N12; Fanout = 2; COMB Node = 'R0-R4:inst30\|x8_4_1:inst14\|x1_4_1:inst1\|inst4~38'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { R_8E:inst21|inst6 R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~38 } "NODE_NAME" } } { "x1_4_1.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/x1_4_1.bdf" { { 88 616 680 168 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.778 ns inst17 3 REG LCFF_X24_Y9_N13 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.778 ns; Loc. = LCFF_X24_Y9_N13; Fanout = 2; REG Node = 'inst17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~38 inst17 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1088 800 880 1152 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.697 ns ( 25.09 % ) " "Info: Total cell delay = 0.697 ns ( 25.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.081 ns ( 74.91 % ) " "Info: Total interconnect delay = 2.081 ns ( 74.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.778 ns" { R_8E:inst21|inst6 R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~38 inst17 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.778 ns" { R_8E:inst21|inst6 {} R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~38 {} inst17 {} } { 0.000ns 2.081ns 0.000ns } { 0.000ns 0.589ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1088 800 880 1152 "inst17" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.950 ns" { cp1 inst50 inst17 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.950 ns" { cp1 {} cp1~combout {} inst50 {} inst17 {} } { 0.000ns 0.000ns 4.662ns 2.268ns } { 0.000ns 0.984ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.049 ns" { cp1 inst49 R_8E:inst21|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.049 ns" { cp1 {} cp1~combout {} inst49 {} R_8E:inst21|inst6 {} } { 0.000ns 0.000ns 2.702ns 0.327ns } { 0.000ns 0.984ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.778 ns" { R_8E:inst21|inst6 R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~38 inst17 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.778 ns" { R_8E:inst21|inst6 {} R0-R4:inst30|x8_4_1:inst14|x1_4_1:inst1|inst4~38 {} inst17 {} } { 0.000ns 2.081ns 0.000ns } { 0.000ns 0.589ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "move8:inst14\|move1:inst27\|inst EN1 CPZZ 12.861 ns register " "Info: tsu for register \"move8:inst14\|move1:inst27\|inst\" (data pin = \"EN1\", clock pin = \"CPZZ\") is 12.861 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.615 ns + Longest pin register " "Info: + Longest pin to register delay is 18.615 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns EN1 1 CLK PIN_99 9 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_99; Fanout = 9; CLK Node = 'EN1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN1 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1712 1912 1928 1880 "EN1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.720 ns) + CELL(0.370 ns) 9.064 ns 38decoder:inst51\|inst7~57 2 COMB LCCOMB_X16_Y5_N28 13 " "Info: 2: + IC(7.720 ns) + CELL(0.370 ns) = 9.064 ns; Loc. = LCCOMB_X16_Y5_N28; Fanout = 13; COMB Node = '38decoder:inst51\|inst7~57'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.090 ns" { EN1 38decoder:inst51|inst7~57 } "NODE_NAME" } } { "38decoder.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/38decoder.bdf" { { 248 640 704 296 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.398 ns) + CELL(0.624 ns) 10.086 ns ALU:inst\|74181:inst\|47~46 3 COMB LCCOMB_X16_Y5_N4 3 " "Info: 3: + IC(0.398 ns) + CELL(0.624 ns) = 10.086 ns; Loc. = LCCOMB_X16_Y5_N4; Fanout = 3; COMB Node = 'ALU:inst\|74181:inst\|47~46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.022 ns" { 38decoder:inst51|inst7~57 ALU:inst|74181:inst|47~46 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 736 504 568 776 "47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.370 ns) 10.842 ns ALU:inst\|74182:inst6\|23~101 4 COMB LCCOMB_X16_Y5_N6 2 " "Info: 4: + IC(0.386 ns) + CELL(0.370 ns) = 10.842 ns; Loc. = LCCOMB_X16_Y5_N6; Fanout = 2; COMB Node = 'ALU:inst\|74182:inst6\|23~101'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { ALU:inst|74181:inst|47~46 ALU:inst|74182:inst6|23~101 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 720 352 416 760 "23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.206 ns) 11.419 ns ALU:inst\|74182:inst6\|23~103 5 COMB LCCOMB_X16_Y5_N18 3 " "Info: 5: + IC(0.371 ns) + CELL(0.206 ns) = 11.419 ns; Loc. = LCCOMB_X16_Y5_N18; Fanout = 3; COMB Node = 'ALU:inst\|74182:inst6\|23~103'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { ALU:inst|74182:inst6|23~101 ALU:inst|74182:inst6|23~103 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 720 352 416 760 "23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.862 ns) + CELL(0.206 ns) 13.487 ns ALU:inst\|74181:inst3\|74~89 6 COMB LCCOMB_X22_Y9_N2 2 " "Info: 6: + IC(1.862 ns) + CELL(0.206 ns) = 13.487 ns; Loc. = LCCOMB_X22_Y9_N2; Fanout = 2; COMB Node = 'ALU:inst\|74181:inst3\|74~89'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.068 ns" { ALU:inst|74182:inst6|23~103 ALU:inst|74181:inst3|74~89 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 14.066 ns ALU:inst\|74181:inst3\|74~90 7 COMB LCCOMB_X22_Y9_N4 3 " "Info: 7: + IC(0.373 ns) + CELL(0.206 ns) = 14.066 ns; Loc. = LCCOMB_X22_Y9_N4; Fanout = 3; COMB Node = 'ALU:inst\|74181:inst3\|74~90'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { ALU:inst|74181:inst3|74~89 ALU:inst|74181:inst3|74~90 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.407 ns) + CELL(0.206 ns) 15.679 ns ALU:inst\|74181:inst3\|77 8 COMB LCCOMB_X17_Y9_N22 3 " "Info: 8: + IC(1.407 ns) + CELL(0.206 ns) = 15.679 ns; Loc. = LCCOMB_X17_Y9_N22; Fanout = 3; COMB Node = 'ALU:inst\|74181:inst3\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.613 ns" { ALU:inst|74181:inst3|74~90 ALU:inst|74181:inst3|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.622 ns) + CELL(0.206 ns) 18.507 ns move8:inst14\|move1:inst27\|x1_3_1:inst1\|inst8~25 9 COMB LCCOMB_X26_Y4_N0 1 " "Info: 9: + IC(2.622 ns) + CELL(0.206 ns) = 18.507 ns; Loc. = LCCOMB_X26_Y4_N0; Fanout = 1; COMB Node = 'move8:inst14\|move1:inst27\|x1_3_1:inst1\|inst8~25'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { ALU:inst|74181:inst3|77 move8:inst14|move1:inst27|x1_3_1:inst1|inst8~25 } "NODE_NAME" } } { "x1_3_1.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/x1_3_1.bdf" { { 152 736 800 200 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 18.615 ns move8:inst14\|move1:inst27\|inst 10 REG LCFF_X26_Y4_N1 10 " "Info: 10: + IC(0.000 ns) + CELL(0.108 ns) = 18.615 ns; Loc. = LCFF_X26_Y4_N1; Fanout = 10; REG Node = 'move8:inst14\|move1:inst27\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { move8:inst14|move1:inst27|x1_3_1:inst1|inst8~25 move8:inst14|move1:inst27|inst } "NODE_NAME" } } { "move1.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/move1.bdf" { { 72 424 488 152 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.476 ns ( 18.67 % ) " "Info: Total cell delay = 3.476 ns ( 18.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "15.139 ns ( 81.33 % ) " "Info: Total interconnect delay = 15.139 ns ( 81.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "18.615 ns" { EN1 38decoder:inst51|inst7~57 ALU:inst|74181:inst|47~46 ALU:inst|74182:inst6|23~101 ALU:inst|74182:inst6|23~103 ALU:inst|74181:inst3|74~89 ALU:inst|74181:inst3|74~90 ALU:inst|74181:inst3|77 move8:inst14|move1:inst27|x1_3_1:inst1|inst8~25 move8:inst14|move1:inst27|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "18.615 ns" { EN1 {} EN1~combout {} 38decoder:inst51|inst7~57 {} ALU:inst|74181:inst|47~46 {} ALU:inst|74182:inst6|23~101 {} ALU:inst|74182:inst6|23~103 {} ALU:inst|74181:inst3|74~89 {} ALU:inst|74181:inst3|74~90 {} ALU:inst|74181:inst3|77 {} move8:inst14|move1:inst27|x1_3_1:inst1|inst8~25 {} move8:inst14|move1:inst27|inst {} } { 0.000ns 0.000ns 7.720ns 0.398ns 0.386ns 0.371ns 1.862ns 0.373ns 1.407ns 2.622ns 0.000ns } { 0.000ns 0.974ns 0.370ns 0.624ns 0.370ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "move1.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/move1.bdf" { { 72 424 488 152 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPZZ destination 5.714 ns - Shortest register " "Info: - Shortest clock path from clock \"CPZZ\" to destination register is 5.714 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CPZZ 1 CLK PIN_102 1 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_102; Fanout = 1; CLK Node = 'CPZZ'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPZZ } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1544 1544 1560 1725 "CPZZ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.801 ns) + CELL(0.206 ns) 3.011 ns inst72 2 COMB LCCOMB_X33_Y7_N0 1 " "Info: 2: + IC(1.801 ns) + CELL(0.206 ns) = 3.011 ns; Loc. = LCCOMB_X33_Y7_N0; Fanout = 1; COMB Node = 'inst72'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.007 ns" { CPZZ inst72 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1432 1520 1568 1496 "inst72" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.118 ns) + CELL(0.000 ns) 4.129 ns inst72~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(1.118 ns) + CELL(0.000 ns) = 4.129 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst72~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { inst72 inst72~clkctrl } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1432 1520 1568 1496 "inst72" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.666 ns) 5.714 ns move8:inst14\|move1:inst27\|inst 4 REG LCFF_X26_Y4_N1 10 " "Info: 4: + IC(0.919 ns) + CELL(0.666 ns) = 5.714 ns; Loc. = LCFF_X26_Y4_N1; Fanout = 10; REG Node = 'move8:inst14\|move1:inst27\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { inst72~clkctrl move8:inst14|move1:inst27|inst } "NODE_NAME" } } { "move1.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/move1.bdf" { { 72 424 488 152 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.876 ns ( 32.83 % ) " "Info: Total cell delay = 1.876 ns ( 32.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.838 ns ( 67.17 % ) " "Info: Total interconnect delay = 3.838 ns ( 67.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.714 ns" { CPZZ inst72 inst72~clkctrl move8:inst14|move1:inst27|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.714 ns" { CPZZ {} CPZZ~combout {} inst72 {} inst72~clkctrl {} move8:inst14|move1:inst27|inst {} } { 0.000ns 0.000ns 1.801ns 1.118ns 0.919ns } { 0.000ns 1.004ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "18.615 ns" { EN1 38decoder:inst51|inst7~57 ALU:inst|74181:inst|47~46 ALU:inst|74182:inst6|23~101 ALU:inst|74182:inst6|23~103 ALU:inst|74181:inst3|74~89 ALU:inst|74181:inst3|74~90 ALU:inst|74181:inst3|77 move8:inst14|move1:inst27|x1_3_1:inst1|inst8~25 move8:inst14|move1:inst27|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "18.615 ns" { EN1 {} EN1~combout {} 38decoder:inst51|inst7~57 {} ALU:inst|74181:inst|47~46 {} ALU:inst|74182:inst6|23~101 {} ALU:inst|74182:inst6|23~103 {} ALU:inst|74181:inst3|74~89 {} ALU:inst|74181:inst3|74~90 {} ALU:inst|74181:inst3|77 {} move8:inst14|move1:inst27|x1_3_1:inst1|inst8~25 {} move8:inst14|move1:inst27|inst {} } { 0.000ns 0.000ns 7.720ns 0.398ns 0.386ns 0.371ns 1.862ns 0.373ns 1.407ns 2.622ns 0.000ns } { 0.000ns 0.974ns 0.370ns 0.624ns 0.370ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.714 ns" { CPZZ inst72 inst72~clkctrl move8:inst14|move1:inst27|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.714 ns" { CPZZ {} CPZZ~combout {} inst72 {} inst72~clkctrl {} move8:inst14|move1:inst27|inst {} } { 0.000ns 0.000ns 1.801ns 1.118ns 0.919ns } { 0.000ns 1.004ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "cp2 RA\[3\] R0-R4:inst30\|R_8E:inst1\|inst9 19.618 ns register " "Info: tco from clock \"cp2\" to destination pin \"RA\[3\]\" through register \"R0-R4:inst30\|R_8E:inst1\|inst9\" is 19.618 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cp2 source 10.004 ns + Longest register " "Info: + Longest clock path from clock \"cp2\" to source register is 10.004 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns cp2 1 CLK PIN_96 7 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 7; CLK Node = 'cp2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cp2 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1272 2520 2536 1440 "cp2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.744 ns) + CELL(0.616 ns) 4.344 ns inst49 2 COMB LCCOMB_X21_Y9_N12 8 " "Info: 2: + IC(2.744 ns) + CELL(0.616 ns) = 4.344 ns; Loc. = LCCOMB_X21_Y9_N12; Fanout = 8; COMB Node = 'inst49'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.360 ns" { cp2 inst49 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1016 2608 2656 1080 "inst49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.970 ns) 5.641 ns R_8E:inst21\|inst7 3 REG LCFF_X21_Y9_N19 20 " "Info: 3: + IC(0.327 ns) + CELL(0.970 ns) = 5.641 ns; Loc. = LCFF_X21_Y9_N19; Fanout = 20; REG Node = 'R_8E:inst21\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.297 ns" { inst49 R_8E:inst21|inst7 } "NODE_NAME" } } { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 432 600 664 512 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.616 ns) 6.716 ns R0-R4:inst30\|inst10 4 COMB LCCOMB_X21_Y9_N8 1 " "Info: 4: + IC(0.459 ns) + CELL(0.616 ns) = 6.716 ns; Loc. = LCCOMB_X21_Y9_N8; Fanout = 1; COMB Node = 'R0-R4:inst30\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { R_8E:inst21|inst7 R0-R4:inst30|inst10 } "NODE_NAME" } } { "R0-R4.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R0-R4.bdf" { { 152 -232 -168 200 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.753 ns) + CELL(0.000 ns) 8.469 ns R0-R4:inst30\|inst10~clkctrl 5 COMB CLKCTRL_G3 8 " "Info: 5: + IC(1.753 ns) + CELL(0.000 ns) = 8.469 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'R0-R4:inst30\|inst10~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.753 ns" { R0-R4:inst30|inst10 R0-R4:inst30|inst10~clkctrl } "NODE_NAME" } } { "R0-R4.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R0-R4.bdf" { { 152 -232 -168 200 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.869 ns) + CELL(0.666 ns) 10.004 ns R0-R4:inst30\|R_8E:inst1\|inst9 6 REG LCFF_X23_Y10_N17 2 " "Info: 6: + IC(0.869 ns) + CELL(0.666 ns) = 10.004 ns; Loc. = LCFF_X23_Y10_N17; Fanout = 2; REG Node = 'R0-R4:inst30\|R_8E:inst1\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { R0-R4:inst30|inst10~clkctrl R0-R4:inst30|R_8E:inst1|inst9 } "NODE_NAME" } } { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 616 600 664 696 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.852 ns ( 38.50 % ) " "Info: Total cell delay = 3.852 ns ( 38.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.152 ns ( 61.50 % ) " "Info: Total interconnect delay = 6.152 ns ( 61.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.004 ns" { cp2 inst49 R_8E:inst21|inst7 R0-R4:inst30|inst10 R0-R4:inst30|inst10~clkctrl R0-R4:inst30|R_8E:inst1|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.004 ns" { cp2 {} cp2~combout {} inst49 {} R_8E:inst21|inst7 {} R0-R4:inst30|inst10 {} R0-R4:inst30|inst10~clkctrl {} R0-R4:inst30|R_8E:inst1|inst9 {} } { 0.000ns 0.000ns 2.744ns 0.327ns 0.459ns 1.753ns 0.869ns } { 0.000ns 0.984ns 0.616ns 0.970ns 0.616ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 616 600 664 696 "inst9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.310 ns + Longest register pin " "Info: + Longest register to pin delay is 9.310 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns R0-R4:inst30\|R_8E:inst1\|inst9 1 REG LCFF_X23_Y10_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y10_N17; Fanout = 2; REG Node = 'R0-R4:inst30\|R_8E:inst1\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { R0-R4:inst30|R_8E:inst1|inst9 } "NODE_NAME" } } { "R_8E.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/R_8E.bdf" { { 616 600 664 696 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns R0-R4:inst30\|x8_4_1:inst13\|x1_4_1:inst4\|inst4~37 2 COMB LCCOMB_X23_Y10_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X23_Y10_N16; Fanout = 1; COMB Node = 'R0-R4:inst30\|x8_4_1:inst13\|x1_4_1:inst4\|inst4~37'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { R0-R4:inst30|R_8E:inst1|inst9 R0-R4:inst30|x8_4_1:inst13|x1_4_1:inst4|inst4~37 } "NODE_NAME" } } { "x1_4_1.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/x1_4_1.bdf" { { 88 616 680 168 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.879 ns) + CELL(0.206 ns) 2.478 ns R0-R4:inst30\|x8_4_1:inst13\|x1_4_1:inst4\|inst4~38 3 COMB LCCOMB_X24_Y9_N0 2 " "Info: 3: + IC(1.879 ns) + CELL(0.206 ns) = 2.478 ns; Loc. = LCCOMB_X24_Y9_N0; Fanout = 2; COMB Node = 'R0-R4:inst30\|x8_4_1:inst13\|x1_4_1:inst4\|inst4~38'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.085 ns" { R0-R4:inst30|x8_4_1:inst13|x1_4_1:inst4|inst4~37 R0-R4:inst30|x8_4_1:inst13|x1_4_1:inst4|inst4~38 } "NODE_NAME" } } { "x1_4_1.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/x1_4_1.bdf" { { 88 616 680 168 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.726 ns) + CELL(3.106 ns) 9.310 ns RA\[3\] 4 PIN PIN_14 0 " "Info: 4: + IC(3.726 ns) + CELL(3.106 ns) = 9.310 ns; Loc. = PIN_14; Fanout = 0; PIN Node = 'RA\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.832 ns" { R0-R4:inst30|x8_4_1:inst13|x1_4_1:inst4|inst4~38 RA[3] } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1328 760 936 1344 "RA\[7..0\]" "" } { 664 512 528 1304 "RA\[0\]" "" } { 664 528 544 1304 "RA\[1\]" "" } { 664 544 560 1304 "RA\[2\]" "" } { 664 560 576 1304 "RA\[3\]" "" } { 664 576 592 1304 "RA\[4\]" "" } { 664 592 608 1304 "RA\[5\]" "" } { 664 608 624 1304 "RA\[6\]" "" } { 664 624 640 1304 "RA\[7\]" "" } { 592 1344 1360 1304 "RA\[0\]" "" } { 592 1360 1376 1304 "RA\[1\]" "" } { 592 1376 1392 1304 "RA\[2\]" "" } { 592 1392 1408 1304 "RA\[3\]" "" } { 592 1408 1424 1304 "RA\[4\]" "" } { 592 1424 1440 1304 "RA\[5\]" "" } { 592 1440 1456 1304 "RA\[6\]" "" } { 592 1456 1472 1304 "RA\[7\]" "" } { 1288 696 1360 1304 "RA\[7..0\]" "" } { 1320 696 787 1336 "RA\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.705 ns ( 39.80 % ) " "Info: Total cell delay = 3.705 ns ( 39.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.605 ns ( 60.20 % ) " "Info: Total interconnect delay = 5.605 ns ( 60.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.310 ns" { R0-R4:inst30|R_8E:inst1|inst9 R0-R4:inst30|x8_4_1:inst13|x1_4_1:inst4|inst4~37 R0-R4:inst30|x8_4_1:inst13|x1_4_1:inst4|inst4~38 RA[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.310 ns" { R0-R4:inst30|R_8E:inst1|inst9 {} R0-R4:inst30|x8_4_1:inst13|x1_4_1:inst4|inst4~37 {} R0-R4:inst30|x8_4_1:inst13|x1_4_1:inst4|inst4~38 {} RA[3] {} } { 0.000ns 0.000ns 1.879ns 3.726ns } { 0.000ns 0.393ns 0.206ns 3.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.004 ns" { cp2 inst49 R_8E:inst21|inst7 R0-R4:inst30|inst10 R0-R4:inst30|inst10~clkctrl R0-R4:inst30|R_8E:inst1|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.004 ns" { cp2 {} cp2~combout {} inst49 {} R_8E:inst21|inst7 {} R0-R4:inst30|inst10 {} R0-R4:inst30|inst10~clkctrl {} R0-R4:inst30|R_8E:inst1|inst9 {} } { 0.000ns 0.000ns 2.744ns 0.327ns 0.459ns 1.753ns 0.869ns } { 0.000ns 0.984ns 0.616ns 0.970ns 0.616ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.310 ns" { R0-R4:inst30|R_8E:inst1|inst9 R0-R4:inst30|x8_4_1:inst13|x1_4_1:inst4|inst4~37 R0-R4:inst30|x8_4_1:inst13|x1_4_1:inst4|inst4~38 RA[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.310 ns" { R0-R4:inst30|R_8E:inst1|inst9 {} R0-R4:inst30|x8_4_1:inst13|x1_4_1:inst4|inst4~37 {} R0-R4:inst30|x8_4_1:inst13|x1_4_1:inst4|inst4~38 {} RA[3] {} } { 0.000ns 0.000ns 1.879ns 3.726ns } { 0.000ns 0.393ns 0.206ns 3.106ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "EN1 MDR\[5\] 15.708 ns Longest " "Info: Longest tpd from source pin \"EN1\" to destination pin \"MDR\[5\]\" is 15.708 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns EN1 1 CLK PIN_99 9 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_99; Fanout = 9; CLK Node = 'EN1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN1 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1712 1912 1928 1880 "EN1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.718 ns) + CELL(0.497 ns) 9.189 ns 38decoder:inst51\|inst7~59 2 COMB LCCOMB_X16_Y5_N26 8 " "Info: 2: + IC(7.718 ns) + CELL(0.497 ns) = 9.189 ns; Loc. = LCCOMB_X16_Y5_N26; Fanout = 8; COMB Node = '38decoder:inst51\|inst7~59'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.215 ns" { EN1 38decoder:inst51|inst7~59 } "NODE_NAME" } } { "38decoder.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/38decoder.bdf" { { 248 640 704 296 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.151 ns) + CELL(3.368 ns) 15.708 ns MDR\[5\] 3 PIN PIN_199 0 " "Info: 3: + IC(3.151 ns) + CELL(3.368 ns) = 15.708 ns; Loc. = PIN_199; Fanout = 0; PIN Node = 'MDR\[5\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.519 ns" { 38decoder:inst51|inst7~59 MDR[5] } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1280 2096 2272 1296 "MDR\[7..0\]" "" } { 984 2024 2040 1288 "MDR\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.839 ns ( 30.81 % ) " "Info: Total cell delay = 4.839 ns ( 30.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.869 ns ( 69.19 % ) " "Info: Total interconnect delay = 10.869 ns ( 69.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.708 ns" { EN1 38decoder:inst51|inst7~59 MDR[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.708 ns" { EN1 {} EN1~combout {} 38decoder:inst51|inst7~59 {} MDR[5] {} } { 0.000ns 0.000ns 7.718ns 3.151ns } { 0.000ns 0.974ns 0.497ns 3.368ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "eightAdd:inst20\|count_2:inst3\|inst11 EN1 cp1 2.251 ns register " "Info: th for register \"eightAdd:inst20\|count_2:inst3\|inst11\" (data pin = \"EN1\", clock pin = \"cp1\") is 2.251 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cp1 destination 10.327 ns + Longest register " "Info: + Longest clock path from clock \"cp1\" to destination register is 10.327 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns cp1 1 CLK PIN_95 7 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 7; CLK Node = 'cp1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cp1 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1272 2504 2520 1440 "cp1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.684 ns) + CELL(0.535 ns) 6.203 ns inst42 2 COMB LCCOMB_X24_Y9_N26 1 " "Info: 2: + IC(4.684 ns) + CELL(0.535 ns) = 6.203 ns; Loc. = LCCOMB_X24_Y9_N26; Fanout = 1; COMB Node = 'inst42'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.219 ns" { cp1 inst42 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1016 2368 2416 1080 "inst42" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.539 ns) + CELL(0.000 ns) 8.742 ns inst42~clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(2.539 ns) + CELL(0.000 ns) = 8.742 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst42~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.539 ns" { inst42 inst42~clkctrl } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1016 2368 2416 1080 "inst42" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.666 ns) 10.327 ns eightAdd:inst20\|count_2:inst3\|inst11 4 REG LCFF_X26_Y4_N5 6 " "Info: 4: + IC(0.919 ns) + CELL(0.666 ns) = 10.327 ns; Loc. = LCFF_X26_Y4_N5; Fanout = 6; REG Node = 'eightAdd:inst20\|count_2:inst3\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { inst42~clkctrl eightAdd:inst20|count_2:inst3|inst11 } "NODE_NAME" } } { "count_2.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/count_2.bdf" { { -168 600 680 -104 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.185 ns ( 21.16 % ) " "Info: Total cell delay = 2.185 ns ( 21.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.142 ns ( 78.84 % ) " "Info: Total interconnect delay = 8.142 ns ( 78.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.327 ns" { cp1 inst42 inst42~clkctrl eightAdd:inst20|count_2:inst3|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.327 ns" { cp1 {} cp1~combout {} inst42 {} inst42~clkctrl {} eightAdd:inst20|count_2:inst3|inst11 {} } { 0.000ns 0.000ns 4.684ns 2.539ns 0.919ns } { 0.000ns 0.984ns 0.535ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "count_2.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/count_2.bdf" { { -168 600 680 -104 "inst11" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.382 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.382 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns EN1 1 CLK PIN_99 9 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_99; Fanout = 9; CLK Node = 'EN1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN1 } "NODE_NAME" } } { "simpleMachine.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/simpleMachine.bdf" { { 1712 1912 1928 1880 "EN1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.181 ns) + CELL(0.499 ns) 7.654 ns 38decoder:inst51\|inst7~58 2 COMB LCCOMB_X26_Y4_N26 8 " "Info: 2: + IC(6.181 ns) + CELL(0.499 ns) = 7.654 ns; Loc. = LCCOMB_X26_Y4_N26; Fanout = 8; COMB Node = '38decoder:inst51\|inst7~58'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.680 ns" { EN1 38decoder:inst51|inst7~58 } "NODE_NAME" } } { "38decoder.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/38decoder.bdf" { { 248 640 704 296 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.414 ns) + CELL(0.206 ns) 8.274 ns eightAdd:inst20\|count_2:inst3\|x1_2_1:inst2\|inst5~46 3 COMB LCCOMB_X26_Y4_N4 1 " "Info: 3: + IC(0.414 ns) + CELL(0.206 ns) = 8.274 ns; Loc. = LCCOMB_X26_Y4_N4; Fanout = 1; COMB Node = 'eightAdd:inst20\|count_2:inst3\|x1_2_1:inst2\|inst5~46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.620 ns" { 38decoder:inst51|inst7~58 eightAdd:inst20|count_2:inst3|x1_2_1:inst2|inst5~46 } "NODE_NAME" } } { "x1_2_1.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/x1_2_1.bdf" { { 136 568 632 184 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.382 ns eightAdd:inst20\|count_2:inst3\|inst11 4 REG LCFF_X26_Y4_N5 6 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 8.382 ns; Loc. = LCFF_X26_Y4_N5; Fanout = 6; REG Node = 'eightAdd:inst20\|count_2:inst3\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { eightAdd:inst20|count_2:inst3|x1_2_1:inst2|inst5~46 eightAdd:inst20|count_2:inst3|inst11 } "NODE_NAME" } } { "count_2.bdf" "" { Schematic "C:/Users/dell/Desktop/quTotal4/quTotal/count_2.bdf" { { -168 600 680 -104 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.787 ns ( 21.32 % ) " "Info: Total cell delay = 1.787 ns ( 21.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.595 ns ( 78.68 % ) " "Info: Total interconnect delay = 6.595 ns ( 78.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.382 ns" { EN1 38decoder:inst51|inst7~58 eightAdd:inst20|count_2:inst3|x1_2_1:inst2|inst5~46 eightAdd:inst20|count_2:inst3|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.382 ns" { EN1 {} EN1~combout {} 38decoder:inst51|inst7~58 {} eightAdd:inst20|count_2:inst3|x1_2_1:inst2|inst5~46 {} eightAdd:inst20|count_2:inst3|inst11 {} } { 0.000ns 0.000ns 6.181ns 0.414ns 0.000ns } { 0.000ns 0.974ns 0.499ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.327 ns" { cp1 inst42 inst42~clkctrl eightAdd:inst20|count_2:inst3|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.327 ns" { cp1 {} cp1~combout {} inst42 {} inst42~clkctrl {} eightAdd:inst20|count_2:inst3|inst11 {} } { 0.000ns 0.000ns 4.684ns 2.539ns 0.919ns } { 0.000ns 0.984ns 0.535ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.382 ns" { EN1 38decoder:inst51|inst7~58 eightAdd:inst20|count_2:inst3|x1_2_1:inst2|inst5~46 eightAdd:inst20|count_2:inst3|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.382 ns" { EN1 {} EN1~combout {} 38decoder:inst51|inst7~58 {} eightAdd:inst20|count_2:inst3|x1_2_1:inst2|inst5~46 {} eightAdd:inst20|count_2:inst3|inst11 {} } { 0.000ns 0.000ns 6.181ns 0.414ns 0.000ns } { 0.000ns 0.974ns 0.499ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "159 " "Info: Peak virtual memory: 159 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 21 21:23:03 2022 " "Info: Processing ended: Sat May 21 21:23:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
