// Seed: 1765400588
module module_0 (
    input id_0,
    output id_1,
    input logic id_2,
    output id_3,
    output logic id_4,
    input id_5,
    output id_6,
    output logic id_7,
    output id_8
);
  reg id_9, id_10;
  assign id_1 = 1 == 1;
  always id_3 <= id_10;
endmodule
module module_1 (
    input logic id_0,
    input id_1,
    input id_2,
    input id_3,
    output logic id_4
);
  logic id_9;
  assign id_4 = 1'b0;
  logic id_10;
  logic id_11 = 1, id_12;
endmodule
