regmap	,	V_25
ENOMEM	,	V_61
"Can't get sysconfig ctrl offset (%d)\n"	,	L_4
"st,tx-retime-src"	,	L_6
sti_dwmac	,	V_3
TX_RETIME_SRC_CLK_125	,	V_58
dev	,	V_34
ENMII	,	V_43
stid127_init	,	F_10
DWMAC_25MHZ	,	V_21
PHY_INTERFACE_MODE_REVMII	,	V_42
val	,	V_28
stid127_fix_retime_src	,	F_5
clk	,	V_24
"txclk"	,	L_9
tx_retime_src	,	V_6
of_node	,	V_37
SPEED_1000	,	V_18
GFP_KERNEL	,	V_60
device	,	V_33
syscon_regmap_lookup_by_phandle	,	F_15
rs	,	V_57
TX_RETIME_SRC_CLKGEN	,	V_16
EN_MASK	,	V_38
freq	,	V_9
ext_phyclk	,	V_14
device_node	,	V_35
TX_RETIME_SRC_NA	,	V_56
clk_prepare_enable	,	F_7
sti_dwmac_ctrl_init	,	F_6
dwmac	,	V_4
err	,	V_50
clk_sel_reg	,	V_52
PHY_INTERFACE_MODE_RMII	,	V_13
regmap_update_bits	,	F_4
EINVAL	,	V_51
of_property_read_bool	,	F_8
phy_intf_sels	,	V_41
"Unable to parse OF data\n"	,	L_12
DWMAC_125MHZ	,	V_19
platform_device	,	V_45
ERR_PTR	,	F_27
stih4xx_fix_retime_src	,	F_1
ENMII_MASK	,	V_44
pdev	,	V_46
sti_dwmac_setup	,	F_25
"No phy clock provided...\n"	,	L_11
u32	,	T_1
reg	,	V_7
STIH4XX_RETIME_SRC_MASK	,	V_26
"st,ext-phyclk"	,	L_5
priv	,	V_1
SPEED_100	,	V_20
"Use internal clock source\n"	,	L_7
ret	,	V_59
res	,	V_49
"sti-ethclk"	,	L_10
resource	,	V_48
spd	,	V_2
of_get_phy_mode	,	F_20
SPEED_10	,	V_22
EN	,	V_39
sti_dwmac_exit	,	F_11
TX_RETIME_SRC_PHYCLK	,	V_15
"sti-clkconf"	,	L_2
PTR_ERR	,	F_17
IS_PHY_IF_MODE_RGMII	,	F_2
STID127_ETH_SEL_INTERNAL_NOTEXT_PHYCLK	,	V_30
iface	,	V_32
DWMAC_50MHZ	,	V_17
"clk_125"	,	L_8
of_property_read_string	,	F_22
clk_set_rate	,	F_3
devm_kzalloc	,	F_26
of_property_read_u32_index	,	F_18
np	,	V_36
ENXIO	,	V_53
interface	,	V_10
ctrl_reg	,	V_8
STID127_RETIME_SRC_MASK	,	V_31
speed	,	V_47
"st,gmac_en"	,	L_1
dev_err	,	F_19
stih4xx_tx_retime_val	,	V_27
sti_dwmac_parse_data	,	F_13
IORESOURCE_MEM	,	V_54
PHY_INTERFACE_MODE_MII	,	V_11
devm_clk_get	,	F_24
IS_PHY_IF_MODE_GBIT	,	F_21
src	,	V_5
STID127_ETH_SEL_INTERNAL_NOTEXT_TXCLK	,	V_29
platform_get_resource_byname	,	F_14
start	,	V_55
clk_disable_unprepare	,	F_12
dev_warn	,	F_23
MII_PHY_SEL_MASK	,	V_40
stix4xx_init	,	F_9
"st,syscon"	,	L_3
TX_RETIME_SRC_TXCLK	,	V_12
DWMAC_2_5MHZ	,	V_23
IS_ERR	,	F_16
