<profile>

<section name = "Vitis HLS Report for 'prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5'" level="0">
<item name = "Date">Fri Jul 18 13:03:58 2025
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">hls_component</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.686 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">265, 265, 2.650 us, 2.650 us, 257, 257, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_59_4_VITIS_LOOP_61_5">263, 263, 9, 1, 1, 256, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 78, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 198, 170, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 81, -</column>
<column name="Register">-, -, 118, 32, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_5ns_7ns_11_1_1_U49">mul_5ns_7ns_11_1_1, 0, 0, 0, 30, 0</column>
<column name="mul_5ns_7ns_11_1_1_U52">mul_5ns_7ns_11_1_1, 0, 0, 0, 30, 0</column>
<column name="urem_5ns_3ns_2_9_1_U50">urem_5ns_3ns_2_9_1, 0, 0, 99, 55, 0</column>
<column name="urem_5ns_3ns_2_9_1_U51">urem_5ns_3ns_2_9_1, 0, 0, 99, 55, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln59_fu_259_p2">+, 0, 0, 9, 9, 1</column>
<column name="add_ln64_fu_423_p2">+, 0, 0, 7, 6, 6</column>
<column name="empty_fu_291_p2">+, 0, 0, 7, 5, 1</column>
<column name="indvars_iv_next_fu_349_p2">+, 0, 0, 7, 5, 1</column>
<column name="p_mid1_fu_285_p2">+, 0, 0, 7, 5, 2</column>
<column name="sub_ln61_fu_394_p2">-, 0, 0, 7, 6, 6</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 1, 1, 1</column>
<column name="icmp_ln59_fu_253_p2">icmp, 0, 0, 10, 9, 10</column>
<column name="icmp_ln61_fu_271_p2">icmp, 0, 0, 6, 5, 6</column>
<column name="grp_fu_333_p0">select, 0, 0, 5, 1, 5</column>
<column name="select_ln59_1_fu_297_p3">select, 0, 0, 5, 1, 5</column>
<column name="select_ln59_fu_277_p3">select, 0, 0, 5, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_1_load">9, 2, 5, 10</column>
<column name="ap_sig_allocacmp_indvar_flatten6_load">9, 2, 9, 18</column>
<column name="ap_sig_allocacmp_j_load">9, 2, 5, 10</column>
<column name="i_1_fu_88">9, 2, 5, 10</column>
<column name="indvar_flatten6_fu_92">9, 2, 9, 18</column>
<column name="input_s_blk_n">9, 2, 1, 2</column>
<column name="j_fu_84">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln64_reg_508">6, 0, 6, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="i_1_fu_88">5, 0, 5, 0</column>
<column name="indvar_flatten6_fu_92">9, 0, 9, 0</column>
<column name="indvars_iv_next_reg_503">5, 0, 5, 0</column>
<column name="j_fu_84">5, 0, 5, 0</column>
<column name="tmp_5_reg_498">3, 0, 3, 0</column>
<column name="tmp_reg_493">4, 0, 4, 0</column>
<column name="add_ln64_reg_508">64, 32, 6, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, prepare_input_buf_func.2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, prepare_input_buf_func.2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, prepare_input_buf_func.2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, prepare_input_buf_func.2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, prepare_input_buf_func.2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, prepare_input_buf_func.2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5, return value</column>
<column name="input_s_dout">in, 16, ap_fifo, input_s, pointer</column>
<column name="input_s_empty_n">in, 1, ap_fifo, input_s, pointer</column>
<column name="input_s_read">out, 1, ap_fifo, input_s, pointer</column>
<column name="input_s_num_data_valid">in, 9, ap_fifo, input_s, pointer</column>
<column name="input_s_fifo_cap">in, 9, ap_fifo, input_s, pointer</column>
<column name="input_buf_2_2_address0">out, 6, ap_memory, input_buf_2_2, array</column>
<column name="input_buf_2_2_ce0">out, 1, ap_memory, input_buf_2_2, array</column>
<column name="input_buf_2_2_we0">out, 1, ap_memory, input_buf_2_2, array</column>
<column name="input_buf_2_2_d0">out, 16, ap_memory, input_buf_2_2, array</column>
<column name="input_buf_2_1_address0">out, 6, ap_memory, input_buf_2_1, array</column>
<column name="input_buf_2_1_ce0">out, 1, ap_memory, input_buf_2_1, array</column>
<column name="input_buf_2_1_we0">out, 1, ap_memory, input_buf_2_1, array</column>
<column name="input_buf_2_1_d0">out, 16, ap_memory, input_buf_2_1, array</column>
<column name="input_buf_2_0_address0">out, 6, ap_memory, input_buf_2_0, array</column>
<column name="input_buf_2_0_ce0">out, 1, ap_memory, input_buf_2_0, array</column>
<column name="input_buf_2_0_we0">out, 1, ap_memory, input_buf_2_0, array</column>
<column name="input_buf_2_0_d0">out, 16, ap_memory, input_buf_2_0, array</column>
<column name="input_buf_1_2_address0">out, 6, ap_memory, input_buf_1_2, array</column>
<column name="input_buf_1_2_ce0">out, 1, ap_memory, input_buf_1_2, array</column>
<column name="input_buf_1_2_we0">out, 1, ap_memory, input_buf_1_2, array</column>
<column name="input_buf_1_2_d0">out, 16, ap_memory, input_buf_1_2, array</column>
<column name="input_buf_1_1_address0">out, 6, ap_memory, input_buf_1_1, array</column>
<column name="input_buf_1_1_ce0">out, 1, ap_memory, input_buf_1_1, array</column>
<column name="input_buf_1_1_we0">out, 1, ap_memory, input_buf_1_1, array</column>
<column name="input_buf_1_1_d0">out, 16, ap_memory, input_buf_1_1, array</column>
<column name="input_buf_1_0_address0">out, 6, ap_memory, input_buf_1_0, array</column>
<column name="input_buf_1_0_ce0">out, 1, ap_memory, input_buf_1_0, array</column>
<column name="input_buf_1_0_we0">out, 1, ap_memory, input_buf_1_0, array</column>
<column name="input_buf_1_0_d0">out, 16, ap_memory, input_buf_1_0, array</column>
<column name="input_buf_0_2_address0">out, 6, ap_memory, input_buf_0_2, array</column>
<column name="input_buf_0_2_ce0">out, 1, ap_memory, input_buf_0_2, array</column>
<column name="input_buf_0_2_we0">out, 1, ap_memory, input_buf_0_2, array</column>
<column name="input_buf_0_2_d0">out, 16, ap_memory, input_buf_0_2, array</column>
<column name="input_buf_0_1_address0">out, 6, ap_memory, input_buf_0_1, array</column>
<column name="input_buf_0_1_ce0">out, 1, ap_memory, input_buf_0_1, array</column>
<column name="input_buf_0_1_we0">out, 1, ap_memory, input_buf_0_1, array</column>
<column name="input_buf_0_1_d0">out, 16, ap_memory, input_buf_0_1, array</column>
<column name="input_buf_0_0_address0">out, 6, ap_memory, input_buf_0_0, array</column>
<column name="input_buf_0_0_ce0">out, 1, ap_memory, input_buf_0_0, array</column>
<column name="input_buf_0_0_we0">out, 1, ap_memory, input_buf_0_0, array</column>
<column name="input_buf_0_0_d0">out, 16, ap_memory, input_buf_0_0, array</column>
</table>
</item>
</section>
</profile>
