Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Jul 30 11:34:24 2024
| Host         : Abdelrahman running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file DSP48A1_timing_summary_routed.rpt -pb DSP48A1_timing_summary_routed.pb -rpx DSP48A1_timing_summary_routed.rpx -warn_on_violation
| Design       : DSP48A1
| Device       : 7a200t-ffg1156
| Speed File   : -3  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 174 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 152 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.213        0.000                      0                  105        0.191        0.000                      0                  105        4.500        0.000                       0                   179  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.213        0.000                      0                  105        0.191        0.000                      0                  105        4.500        0.000                       0                   179  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.213ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.213ns  (required time - arrival time)
  Source:                 M14/B0/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M13/B0/Q_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 1.884ns (39.107%)  route 2.934ns (60.893%))
  Logic Levels:           13  (CARRY4=11 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.175ns = ( 14.175 - 10.000 ) 
    Source Clock Delay      (SCD):    4.418ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  CLK_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.373     4.418    M14/B0/CLK
    SLICE_X156Y171       FDRE                                         r  M14/B0/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y171       FDRE (Prop_fdre_C_Q)         0.341     4.759 r  M14/B0/Q_reg[0]/Q
                         net (fo=48, routed)          1.948     6.707    M14/B0/Q_reg_n_0_[0]
    SLICE_X160Y186       LUT6 (Prop_lut6_I3_O)        0.097     6.804 r  M14/B0/Q[7]_i_2/O
                         net (fo=2, routed)           0.985     7.790    M14/B0/Q[7]_i_2_n_0
    SLICE_X162Y178       LUT6 (Prop_lut6_I0_O)        0.097     7.887 r  M14/B0/Q[7]_i_6__0/O
                         net (fo=1, routed)           0.000     7.887    M14/B0/Q[7]_i_6__0_n_0
    SLICE_X162Y178       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     8.171 r  M14/B0/Q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.171    M14/B0/Q_reg[7]_i_1_n_0
    SLICE_X162Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.263 r  M14/B0/Q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.263    M14/B0/Q_reg[11]_i_1_n_0
    SLICE_X162Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.355 r  M14/B0/Q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.355    M14/B0/Q_reg[15]_i_1_n_0
    SLICE_X162Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.447 r  M14/B0/Q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.447    M14/B0/Q_reg[19]_i_1_n_0
    SLICE_X162Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.539 r  M14/B0/Q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.539    M14/B0/Q_reg[23]_i_1_n_0
    SLICE_X162Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.631 r  M14/B0/Q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.631    M14/B0/Q_reg[27]_i_1_n_0
    SLICE_X162Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.723 r  M14/B0/Q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.723    M14/B0/Q_reg[31]_i_1_n_0
    SLICE_X162Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.815 r  M14/B0/Q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.815    M14/B0/Q_reg[35]_i_1_n_0
    SLICE_X162Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.907 r  M14/B0/Q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.907    M14/B0/Q_reg[39]_i_1_n_0
    SLICE_X162Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.999 r  M14/B0/Q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.999    M14/B0/Q_reg[43]_i_1_n_0
    SLICE_X162Y188       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     9.236 r  M14/B0/Q_reg[47]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.236    M13/B0/D[47]
    SLICE_X162Y188       FDRE                                         r  M13/B0/Q_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  CLK_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.285    14.175    M13/B0/CLK
    SLICE_X162Y188       FDRE                                         r  M13/B0/Q_reg[47]/C
                         clock pessimism              0.215    14.390    
                         clock uncertainty           -0.035    14.355    
    SLICE_X162Y188       FDRE (Setup_fdre_C_D)        0.094    14.449    M13/B0/Q_reg[47]
  -------------------------------------------------------------------
                         required time                         14.449    
                         arrival time                          -9.236    
  -------------------------------------------------------------------
                         slack                                  5.213    

Slack (MET) :             5.227ns  (required time - arrival time)
  Source:                 M14/B0/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M13/B0/Q_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.804ns  (logic 1.870ns (38.930%)  route 2.934ns (61.070%))
  Logic Levels:           13  (CARRY4=11 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.175ns = ( 14.175 - 10.000 ) 
    Source Clock Delay      (SCD):    4.418ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  CLK_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.373     4.418    M14/B0/CLK
    SLICE_X156Y171       FDRE                                         r  M14/B0/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y171       FDRE (Prop_fdre_C_Q)         0.341     4.759 r  M14/B0/Q_reg[0]/Q
                         net (fo=48, routed)          1.948     6.707    M14/B0/Q_reg_n_0_[0]
    SLICE_X160Y186       LUT6 (Prop_lut6_I3_O)        0.097     6.804 r  M14/B0/Q[7]_i_2/O
                         net (fo=2, routed)           0.985     7.790    M14/B0/Q[7]_i_2_n_0
    SLICE_X162Y178       LUT6 (Prop_lut6_I0_O)        0.097     7.887 r  M14/B0/Q[7]_i_6__0/O
                         net (fo=1, routed)           0.000     7.887    M14/B0/Q[7]_i_6__0_n_0
    SLICE_X162Y178       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     8.171 r  M14/B0/Q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.171    M14/B0/Q_reg[7]_i_1_n_0
    SLICE_X162Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.263 r  M14/B0/Q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.263    M14/B0/Q_reg[11]_i_1_n_0
    SLICE_X162Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.355 r  M14/B0/Q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.355    M14/B0/Q_reg[15]_i_1_n_0
    SLICE_X162Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.447 r  M14/B0/Q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.447    M14/B0/Q_reg[19]_i_1_n_0
    SLICE_X162Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.539 r  M14/B0/Q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.539    M14/B0/Q_reg[23]_i_1_n_0
    SLICE_X162Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.631 r  M14/B0/Q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.631    M14/B0/Q_reg[27]_i_1_n_0
    SLICE_X162Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.723 r  M14/B0/Q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.723    M14/B0/Q_reg[31]_i_1_n_0
    SLICE_X162Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.815 r  M14/B0/Q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.815    M14/B0/Q_reg[35]_i_1_n_0
    SLICE_X162Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.907 r  M14/B0/Q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.907    M14/B0/Q_reg[39]_i_1_n_0
    SLICE_X162Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.999 r  M14/B0/Q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.999    M14/B0/Q_reg[43]_i_1_n_0
    SLICE_X162Y188       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.222 r  M14/B0/Q_reg[47]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.222    M13/B0/D[45]
    SLICE_X162Y188       FDRE                                         r  M13/B0/Q_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  CLK_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.285    14.175    M13/B0/CLK
    SLICE_X162Y188       FDRE                                         r  M13/B0/Q_reg[45]/C
                         clock pessimism              0.215    14.390    
                         clock uncertainty           -0.035    14.355    
    SLICE_X162Y188       FDRE (Setup_fdre_C_D)        0.094    14.449    M13/B0/Q_reg[45]
  -------------------------------------------------------------------
                         required time                         14.449    
                         arrival time                          -9.222    
  -------------------------------------------------------------------
                         slack                                  5.227    

Slack (MET) :             5.270ns  (required time - arrival time)
  Source:                 M14/B0/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M13/B0/Q_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.761ns  (logic 1.827ns (38.378%)  route 2.934ns (61.622%))
  Logic Levels:           13  (CARRY4=11 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.175ns = ( 14.175 - 10.000 ) 
    Source Clock Delay      (SCD):    4.418ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  CLK_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.373     4.418    M14/B0/CLK
    SLICE_X156Y171       FDRE                                         r  M14/B0/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y171       FDRE (Prop_fdre_C_Q)         0.341     4.759 r  M14/B0/Q_reg[0]/Q
                         net (fo=48, routed)          1.948     6.707    M14/B0/Q_reg_n_0_[0]
    SLICE_X160Y186       LUT6 (Prop_lut6_I3_O)        0.097     6.804 r  M14/B0/Q[7]_i_2/O
                         net (fo=2, routed)           0.985     7.790    M14/B0/Q[7]_i_2_n_0
    SLICE_X162Y178       LUT6 (Prop_lut6_I0_O)        0.097     7.887 r  M14/B0/Q[7]_i_6__0/O
                         net (fo=1, routed)           0.000     7.887    M14/B0/Q[7]_i_6__0_n_0
    SLICE_X162Y178       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     8.171 r  M14/B0/Q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.171    M14/B0/Q_reg[7]_i_1_n_0
    SLICE_X162Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.263 r  M14/B0/Q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.263    M14/B0/Q_reg[11]_i_1_n_0
    SLICE_X162Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.355 r  M14/B0/Q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.355    M14/B0/Q_reg[15]_i_1_n_0
    SLICE_X162Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.447 r  M14/B0/Q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.447    M14/B0/Q_reg[19]_i_1_n_0
    SLICE_X162Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.539 r  M14/B0/Q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.539    M14/B0/Q_reg[23]_i_1_n_0
    SLICE_X162Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.631 r  M14/B0/Q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.631    M14/B0/Q_reg[27]_i_1_n_0
    SLICE_X162Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.723 r  M14/B0/Q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.723    M14/B0/Q_reg[31]_i_1_n_0
    SLICE_X162Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.815 r  M14/B0/Q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.815    M14/B0/Q_reg[35]_i_1_n_0
    SLICE_X162Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.907 r  M14/B0/Q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.907    M14/B0/Q_reg[39]_i_1_n_0
    SLICE_X162Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.999 r  M14/B0/Q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.999    M14/B0/Q_reg[43]_i_1_n_0
    SLICE_X162Y188       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     9.179 r  M14/B0/Q_reg[47]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.179    M13/B0/D[46]
    SLICE_X162Y188       FDRE                                         r  M13/B0/Q_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  CLK_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.285    14.175    M13/B0/CLK
    SLICE_X162Y188       FDRE                                         r  M13/B0/Q_reg[46]/C
                         clock pessimism              0.215    14.390    
                         clock uncertainty           -0.035    14.355    
    SLICE_X162Y188       FDRE (Setup_fdre_C_D)        0.094    14.449    M13/B0/Q_reg[46]
  -------------------------------------------------------------------
                         required time                         14.449    
                         arrival time                          -9.179    
  -------------------------------------------------------------------
                         slack                                  5.270    

Slack (MET) :             5.293ns  (required time - arrival time)
  Source:                 M14/B0/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M13/B0/Q_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.738ns  (logic 1.804ns (38.079%)  route 2.934ns (61.921%))
  Logic Levels:           13  (CARRY4=11 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.175ns = ( 14.175 - 10.000 ) 
    Source Clock Delay      (SCD):    4.418ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  CLK_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.373     4.418    M14/B0/CLK
    SLICE_X156Y171       FDRE                                         r  M14/B0/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y171       FDRE (Prop_fdre_C_Q)         0.341     4.759 r  M14/B0/Q_reg[0]/Q
                         net (fo=48, routed)          1.948     6.707    M14/B0/Q_reg_n_0_[0]
    SLICE_X160Y186       LUT6 (Prop_lut6_I3_O)        0.097     6.804 r  M14/B0/Q[7]_i_2/O
                         net (fo=2, routed)           0.985     7.790    M14/B0/Q[7]_i_2_n_0
    SLICE_X162Y178       LUT6 (Prop_lut6_I0_O)        0.097     7.887 r  M14/B0/Q[7]_i_6__0/O
                         net (fo=1, routed)           0.000     7.887    M14/B0/Q[7]_i_6__0_n_0
    SLICE_X162Y178       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     8.171 r  M14/B0/Q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.171    M14/B0/Q_reg[7]_i_1_n_0
    SLICE_X162Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.263 r  M14/B0/Q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.263    M14/B0/Q_reg[11]_i_1_n_0
    SLICE_X162Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.355 r  M14/B0/Q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.355    M14/B0/Q_reg[15]_i_1_n_0
    SLICE_X162Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.447 r  M14/B0/Q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.447    M14/B0/Q_reg[19]_i_1_n_0
    SLICE_X162Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.539 r  M14/B0/Q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.539    M14/B0/Q_reg[23]_i_1_n_0
    SLICE_X162Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.631 r  M14/B0/Q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.631    M14/B0/Q_reg[27]_i_1_n_0
    SLICE_X162Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.723 r  M14/B0/Q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.723    M14/B0/Q_reg[31]_i_1_n_0
    SLICE_X162Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.815 r  M14/B0/Q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.815    M14/B0/Q_reg[35]_i_1_n_0
    SLICE_X162Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.907 r  M14/B0/Q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.907    M14/B0/Q_reg[39]_i_1_n_0
    SLICE_X162Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.999 r  M14/B0/Q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.999    M14/B0/Q_reg[43]_i_1_n_0
    SLICE_X162Y188       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     9.156 r  M14/B0/Q_reg[47]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.156    M13/B0/D[44]
    SLICE_X162Y188       FDRE                                         r  M13/B0/Q_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  CLK_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.285    14.175    M13/B0/CLK
    SLICE_X162Y188       FDRE                                         r  M13/B0/Q_reg[44]/C
                         clock pessimism              0.215    14.390    
                         clock uncertainty           -0.035    14.355    
    SLICE_X162Y188       FDRE (Setup_fdre_C_D)        0.094    14.449    M13/B0/Q_reg[44]
  -------------------------------------------------------------------
                         required time                         14.449    
                         arrival time                          -9.156    
  -------------------------------------------------------------------
                         slack                                  5.293    

Slack (MET) :             5.305ns  (required time - arrival time)
  Source:                 M14/B0/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M13/B0/Q_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.726ns  (logic 1.792ns (37.922%)  route 2.934ns (62.078%))
  Logic Levels:           12  (CARRY4=10 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.175ns = ( 14.175 - 10.000 ) 
    Source Clock Delay      (SCD):    4.418ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  CLK_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.373     4.418    M14/B0/CLK
    SLICE_X156Y171       FDRE                                         r  M14/B0/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y171       FDRE (Prop_fdre_C_Q)         0.341     4.759 r  M14/B0/Q_reg[0]/Q
                         net (fo=48, routed)          1.948     6.707    M14/B0/Q_reg_n_0_[0]
    SLICE_X160Y186       LUT6 (Prop_lut6_I3_O)        0.097     6.804 r  M14/B0/Q[7]_i_2/O
                         net (fo=2, routed)           0.985     7.790    M14/B0/Q[7]_i_2_n_0
    SLICE_X162Y178       LUT6 (Prop_lut6_I0_O)        0.097     7.887 r  M14/B0/Q[7]_i_6__0/O
                         net (fo=1, routed)           0.000     7.887    M14/B0/Q[7]_i_6__0_n_0
    SLICE_X162Y178       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     8.171 r  M14/B0/Q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.171    M14/B0/Q_reg[7]_i_1_n_0
    SLICE_X162Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.263 r  M14/B0/Q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.263    M14/B0/Q_reg[11]_i_1_n_0
    SLICE_X162Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.355 r  M14/B0/Q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.355    M14/B0/Q_reg[15]_i_1_n_0
    SLICE_X162Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.447 r  M14/B0/Q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.447    M14/B0/Q_reg[19]_i_1_n_0
    SLICE_X162Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.539 r  M14/B0/Q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.539    M14/B0/Q_reg[23]_i_1_n_0
    SLICE_X162Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.631 r  M14/B0/Q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.631    M14/B0/Q_reg[27]_i_1_n_0
    SLICE_X162Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.723 r  M14/B0/Q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.723    M14/B0/Q_reg[31]_i_1_n_0
    SLICE_X162Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.815 r  M14/B0/Q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.815    M14/B0/Q_reg[35]_i_1_n_0
    SLICE_X162Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.907 r  M14/B0/Q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.907    M14/B0/Q_reg[39]_i_1_n_0
    SLICE_X162Y187       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     9.144 r  M14/B0/Q_reg[43]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.144    M13/B0/D[43]
    SLICE_X162Y187       FDRE                                         r  M13/B0/Q_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  CLK_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.285    14.175    M13/B0/CLK
    SLICE_X162Y187       FDRE                                         r  M13/B0/Q_reg[43]/C
                         clock pessimism              0.215    14.390    
                         clock uncertainty           -0.035    14.355    
    SLICE_X162Y187       FDRE (Setup_fdre_C_D)        0.094    14.449    M13/B0/Q_reg[43]
  -------------------------------------------------------------------
                         required time                         14.449    
                         arrival time                          -9.144    
  -------------------------------------------------------------------
                         slack                                  5.305    

Slack (MET) :             5.319ns  (required time - arrival time)
  Source:                 M14/B0/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M13/B0/Q_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.712ns  (logic 1.778ns (37.737%)  route 2.934ns (62.263%))
  Logic Levels:           12  (CARRY4=10 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.175ns = ( 14.175 - 10.000 ) 
    Source Clock Delay      (SCD):    4.418ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  CLK_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.373     4.418    M14/B0/CLK
    SLICE_X156Y171       FDRE                                         r  M14/B0/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y171       FDRE (Prop_fdre_C_Q)         0.341     4.759 r  M14/B0/Q_reg[0]/Q
                         net (fo=48, routed)          1.948     6.707    M14/B0/Q_reg_n_0_[0]
    SLICE_X160Y186       LUT6 (Prop_lut6_I3_O)        0.097     6.804 r  M14/B0/Q[7]_i_2/O
                         net (fo=2, routed)           0.985     7.790    M14/B0/Q[7]_i_2_n_0
    SLICE_X162Y178       LUT6 (Prop_lut6_I0_O)        0.097     7.887 r  M14/B0/Q[7]_i_6__0/O
                         net (fo=1, routed)           0.000     7.887    M14/B0/Q[7]_i_6__0_n_0
    SLICE_X162Y178       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     8.171 r  M14/B0/Q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.171    M14/B0/Q_reg[7]_i_1_n_0
    SLICE_X162Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.263 r  M14/B0/Q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.263    M14/B0/Q_reg[11]_i_1_n_0
    SLICE_X162Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.355 r  M14/B0/Q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.355    M14/B0/Q_reg[15]_i_1_n_0
    SLICE_X162Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.447 r  M14/B0/Q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.447    M14/B0/Q_reg[19]_i_1_n_0
    SLICE_X162Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.539 r  M14/B0/Q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.539    M14/B0/Q_reg[23]_i_1_n_0
    SLICE_X162Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.631 r  M14/B0/Q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.631    M14/B0/Q_reg[27]_i_1_n_0
    SLICE_X162Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.723 r  M14/B0/Q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.723    M14/B0/Q_reg[31]_i_1_n_0
    SLICE_X162Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.815 r  M14/B0/Q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.815    M14/B0/Q_reg[35]_i_1_n_0
    SLICE_X162Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.907 r  M14/B0/Q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.907    M14/B0/Q_reg[39]_i_1_n_0
    SLICE_X162Y187       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.130 r  M14/B0/Q_reg[43]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.130    M13/B0/D[41]
    SLICE_X162Y187       FDRE                                         r  M13/B0/Q_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  CLK_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.285    14.175    M13/B0/CLK
    SLICE_X162Y187       FDRE                                         r  M13/B0/Q_reg[41]/C
                         clock pessimism              0.215    14.390    
                         clock uncertainty           -0.035    14.355    
    SLICE_X162Y187       FDRE (Setup_fdre_C_D)        0.094    14.449    M13/B0/Q_reg[41]
  -------------------------------------------------------------------
                         required time                         14.449    
                         arrival time                          -9.130    
  -------------------------------------------------------------------
                         slack                                  5.319    

Slack (MET) :             5.362ns  (required time - arrival time)
  Source:                 M14/B0/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M13/B0/Q_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 1.735ns (37.164%)  route 2.934ns (62.836%))
  Logic Levels:           12  (CARRY4=10 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.175ns = ( 14.175 - 10.000 ) 
    Source Clock Delay      (SCD):    4.418ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  CLK_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.373     4.418    M14/B0/CLK
    SLICE_X156Y171       FDRE                                         r  M14/B0/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y171       FDRE (Prop_fdre_C_Q)         0.341     4.759 r  M14/B0/Q_reg[0]/Q
                         net (fo=48, routed)          1.948     6.707    M14/B0/Q_reg_n_0_[0]
    SLICE_X160Y186       LUT6 (Prop_lut6_I3_O)        0.097     6.804 r  M14/B0/Q[7]_i_2/O
                         net (fo=2, routed)           0.985     7.790    M14/B0/Q[7]_i_2_n_0
    SLICE_X162Y178       LUT6 (Prop_lut6_I0_O)        0.097     7.887 r  M14/B0/Q[7]_i_6__0/O
                         net (fo=1, routed)           0.000     7.887    M14/B0/Q[7]_i_6__0_n_0
    SLICE_X162Y178       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     8.171 r  M14/B0/Q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.171    M14/B0/Q_reg[7]_i_1_n_0
    SLICE_X162Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.263 r  M14/B0/Q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.263    M14/B0/Q_reg[11]_i_1_n_0
    SLICE_X162Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.355 r  M14/B0/Q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.355    M14/B0/Q_reg[15]_i_1_n_0
    SLICE_X162Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.447 r  M14/B0/Q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.447    M14/B0/Q_reg[19]_i_1_n_0
    SLICE_X162Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.539 r  M14/B0/Q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.539    M14/B0/Q_reg[23]_i_1_n_0
    SLICE_X162Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.631 r  M14/B0/Q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.631    M14/B0/Q_reg[27]_i_1_n_0
    SLICE_X162Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.723 r  M14/B0/Q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.723    M14/B0/Q_reg[31]_i_1_n_0
    SLICE_X162Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.815 r  M14/B0/Q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.815    M14/B0/Q_reg[35]_i_1_n_0
    SLICE_X162Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.907 r  M14/B0/Q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.907    M14/B0/Q_reg[39]_i_1_n_0
    SLICE_X162Y187       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     9.087 r  M14/B0/Q_reg[43]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.087    M13/B0/D[42]
    SLICE_X162Y187       FDRE                                         r  M13/B0/Q_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  CLK_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.285    14.175    M13/B0/CLK
    SLICE_X162Y187       FDRE                                         r  M13/B0/Q_reg[42]/C
                         clock pessimism              0.215    14.390    
                         clock uncertainty           -0.035    14.355    
    SLICE_X162Y187       FDRE (Setup_fdre_C_D)        0.094    14.449    M13/B0/Q_reg[42]
  -------------------------------------------------------------------
                         required time                         14.449    
                         arrival time                          -9.087    
  -------------------------------------------------------------------
                         slack                                  5.362    

Slack (MET) :             5.385ns  (required time - arrival time)
  Source:                 M14/B0/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M13/B0/Q_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.646ns  (logic 1.712ns (36.853%)  route 2.934ns (63.147%))
  Logic Levels:           12  (CARRY4=10 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.175ns = ( 14.175 - 10.000 ) 
    Source Clock Delay      (SCD):    4.418ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  CLK_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.373     4.418    M14/B0/CLK
    SLICE_X156Y171       FDRE                                         r  M14/B0/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y171       FDRE (Prop_fdre_C_Q)         0.341     4.759 r  M14/B0/Q_reg[0]/Q
                         net (fo=48, routed)          1.948     6.707    M14/B0/Q_reg_n_0_[0]
    SLICE_X160Y186       LUT6 (Prop_lut6_I3_O)        0.097     6.804 r  M14/B0/Q[7]_i_2/O
                         net (fo=2, routed)           0.985     7.790    M14/B0/Q[7]_i_2_n_0
    SLICE_X162Y178       LUT6 (Prop_lut6_I0_O)        0.097     7.887 r  M14/B0/Q[7]_i_6__0/O
                         net (fo=1, routed)           0.000     7.887    M14/B0/Q[7]_i_6__0_n_0
    SLICE_X162Y178       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     8.171 r  M14/B0/Q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.171    M14/B0/Q_reg[7]_i_1_n_0
    SLICE_X162Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.263 r  M14/B0/Q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.263    M14/B0/Q_reg[11]_i_1_n_0
    SLICE_X162Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.355 r  M14/B0/Q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.355    M14/B0/Q_reg[15]_i_1_n_0
    SLICE_X162Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.447 r  M14/B0/Q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.447    M14/B0/Q_reg[19]_i_1_n_0
    SLICE_X162Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.539 r  M14/B0/Q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.539    M14/B0/Q_reg[23]_i_1_n_0
    SLICE_X162Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.631 r  M14/B0/Q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.631    M14/B0/Q_reg[27]_i_1_n_0
    SLICE_X162Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.723 r  M14/B0/Q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.723    M14/B0/Q_reg[31]_i_1_n_0
    SLICE_X162Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.815 r  M14/B0/Q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.815    M14/B0/Q_reg[35]_i_1_n_0
    SLICE_X162Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.907 r  M14/B0/Q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.907    M14/B0/Q_reg[39]_i_1_n_0
    SLICE_X162Y187       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     9.064 r  M14/B0/Q_reg[43]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.064    M13/B0/D[40]
    SLICE_X162Y187       FDRE                                         r  M13/B0/Q_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  CLK_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.285    14.175    M13/B0/CLK
    SLICE_X162Y187       FDRE                                         r  M13/B0/Q_reg[40]/C
                         clock pessimism              0.215    14.390    
                         clock uncertainty           -0.035    14.355    
    SLICE_X162Y187       FDRE (Setup_fdre_C_D)        0.094    14.449    M13/B0/Q_reg[40]
  -------------------------------------------------------------------
                         required time                         14.449    
                         arrival time                          -9.064    
  -------------------------------------------------------------------
                         slack                                  5.385    

Slack (MET) :             5.396ns  (required time - arrival time)
  Source:                 M14/B0/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M13/B0/Q_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.634ns  (logic 1.700ns (36.689%)  route 2.934ns (63.311%))
  Logic Levels:           11  (CARRY4=9 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.174ns = ( 14.174 - 10.000 ) 
    Source Clock Delay      (SCD):    4.418ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  CLK_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.373     4.418    M14/B0/CLK
    SLICE_X156Y171       FDRE                                         r  M14/B0/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y171       FDRE (Prop_fdre_C_Q)         0.341     4.759 r  M14/B0/Q_reg[0]/Q
                         net (fo=48, routed)          1.948     6.707    M14/B0/Q_reg_n_0_[0]
    SLICE_X160Y186       LUT6 (Prop_lut6_I3_O)        0.097     6.804 r  M14/B0/Q[7]_i_2/O
                         net (fo=2, routed)           0.985     7.790    M14/B0/Q[7]_i_2_n_0
    SLICE_X162Y178       LUT6 (Prop_lut6_I0_O)        0.097     7.887 r  M14/B0/Q[7]_i_6__0/O
                         net (fo=1, routed)           0.000     7.887    M14/B0/Q[7]_i_6__0_n_0
    SLICE_X162Y178       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     8.171 r  M14/B0/Q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.171    M14/B0/Q_reg[7]_i_1_n_0
    SLICE_X162Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.263 r  M14/B0/Q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.263    M14/B0/Q_reg[11]_i_1_n_0
    SLICE_X162Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.355 r  M14/B0/Q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.355    M14/B0/Q_reg[15]_i_1_n_0
    SLICE_X162Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.447 r  M14/B0/Q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.447    M14/B0/Q_reg[19]_i_1_n_0
    SLICE_X162Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.539 r  M14/B0/Q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.539    M14/B0/Q_reg[23]_i_1_n_0
    SLICE_X162Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.631 r  M14/B0/Q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.631    M14/B0/Q_reg[27]_i_1_n_0
    SLICE_X162Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.723 r  M14/B0/Q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.723    M14/B0/Q_reg[31]_i_1_n_0
    SLICE_X162Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.815 r  M14/B0/Q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.815    M14/B0/Q_reg[35]_i_1_n_0
    SLICE_X162Y186       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     9.052 r  M14/B0/Q_reg[39]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.052    M13/B0/D[39]
    SLICE_X162Y186       FDRE                                         r  M13/B0/Q_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  CLK_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.284    14.174    M13/B0/CLK
    SLICE_X162Y186       FDRE                                         r  M13/B0/Q_reg[39]/C
                         clock pessimism              0.215    14.389    
                         clock uncertainty           -0.035    14.354    
    SLICE_X162Y186       FDRE (Setup_fdre_C_D)        0.094    14.448    M13/B0/Q_reg[39]
  -------------------------------------------------------------------
                         required time                         14.448    
                         arrival time                          -9.052    
  -------------------------------------------------------------------
                         slack                                  5.396    

Slack (MET) :             5.410ns  (required time - arrival time)
  Source:                 M14/B0/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M13/B0/Q_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.620ns  (logic 1.686ns (36.497%)  route 2.934ns (63.503%))
  Logic Levels:           11  (CARRY4=9 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.174ns = ( 14.174 - 10.000 ) 
    Source Clock Delay      (SCD):    4.418ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  CLK_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.373     4.418    M14/B0/CLK
    SLICE_X156Y171       FDRE                                         r  M14/B0/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y171       FDRE (Prop_fdre_C_Q)         0.341     4.759 r  M14/B0/Q_reg[0]/Q
                         net (fo=48, routed)          1.948     6.707    M14/B0/Q_reg_n_0_[0]
    SLICE_X160Y186       LUT6 (Prop_lut6_I3_O)        0.097     6.804 r  M14/B0/Q[7]_i_2/O
                         net (fo=2, routed)           0.985     7.790    M14/B0/Q[7]_i_2_n_0
    SLICE_X162Y178       LUT6 (Prop_lut6_I0_O)        0.097     7.887 r  M14/B0/Q[7]_i_6__0/O
                         net (fo=1, routed)           0.000     7.887    M14/B0/Q[7]_i_6__0_n_0
    SLICE_X162Y178       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     8.171 r  M14/B0/Q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.171    M14/B0/Q_reg[7]_i_1_n_0
    SLICE_X162Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.263 r  M14/B0/Q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.263    M14/B0/Q_reg[11]_i_1_n_0
    SLICE_X162Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.355 r  M14/B0/Q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.355    M14/B0/Q_reg[15]_i_1_n_0
    SLICE_X162Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.447 r  M14/B0/Q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.447    M14/B0/Q_reg[19]_i_1_n_0
    SLICE_X162Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.539 r  M14/B0/Q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.539    M14/B0/Q_reg[23]_i_1_n_0
    SLICE_X162Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.631 r  M14/B0/Q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.631    M14/B0/Q_reg[27]_i_1_n_0
    SLICE_X162Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.723 r  M14/B0/Q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.723    M14/B0/Q_reg[31]_i_1_n_0
    SLICE_X162Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.815 r  M14/B0/Q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.815    M14/B0/Q_reg[35]_i_1_n_0
    SLICE_X162Y186       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.038 r  M14/B0/Q_reg[39]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.038    M13/B0/D[37]
    SLICE_X162Y186       FDRE                                         r  M13/B0/Q_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  CLK_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.284    14.174    M13/B0/CLK
    SLICE_X162Y186       FDRE                                         r  M13/B0/Q_reg[37]/C
                         clock pessimism              0.215    14.389    
                         clock uncertainty           -0.035    14.354    
    SLICE_X162Y186       FDRE (Setup_fdre_C_D)        0.094    14.448    M13/B0/Q_reg[37]
  -------------------------------------------------------------------
                         required time                         14.448    
                         arrival time                          -9.038    
  -------------------------------------------------------------------
                         slack                                  5.410    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 M9/B0/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M12/B0/Q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.119%)  route 0.120ns (45.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  CLK_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.655     1.647    M9/B0/CLK
    SLICE_X0Y143         FDRE                                         r  M9/B0/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y143         FDRE (Prop_fdre_C_Q)         0.141     1.788 r  M9/B0/Q_reg[0]/Q
                         net (fo=2, routed)           0.120     1.908    M12/B0/Q_reg[0]_0
    SLICE_X0Y143         FDRE                                         r  M12/B0/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  CLK_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.929     2.170    M12/B0/CLK
    SLICE_X0Y143         FDRE                                         r  M12/B0/Q_reg[0]/C
                         clock pessimism             -0.523     1.647    
    SLICE_X0Y143         FDRE (Hold_fdre_C_D)         0.070     1.717    M12/B0/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 M3/B0/Q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M13/B0/Q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.274ns (71.021%)  route 0.112ns (28.979%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  CLK_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.638     1.630    M3/B0/CLK
    SLICE_X158Y181       FDRE                                         r  M3/B0/Q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y181       FDRE (Prop_fdre_C_Q)         0.164     1.794 r  M3/B0/Q_reg[18]/Q
                         net (fo=1, routed)           0.112     1.906    M14/B0/Q_reg[47]_0[18]
    SLICE_X162Y181       LUT6 (Prop_lut6_I5_O)        0.045     1.951 r  M14/B0/Q[19]_i_7/O
                         net (fo=1, routed)           0.000     1.951    M14/B0/Q[19]_i_7_n_0
    SLICE_X162Y181       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.016 r  M14/B0/Q_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.016    M13/B0/D[18]
    SLICE_X162Y181       FDRE                                         r  M13/B0/Q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  CLK_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.910     2.151    M13/B0/CLK
    SLICE_X162Y181       FDRE                                         r  M13/B0/Q_reg[18]/C
                         clock pessimism             -0.483     1.668    
    SLICE_X162Y181       FDRE (Hold_fdre_C_D)         0.134     1.802    M13/B0/Q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 M3/B0/Q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M13/B0/Q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.275ns (71.096%)  route 0.112ns (28.904%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.149ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  CLK_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.636     1.628    M3/B0/CLK
    SLICE_X158Y179       FDRE                                         r  M3/B0/Q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y179       FDRE (Prop_fdre_C_Q)         0.164     1.792 r  M3/B0/Q_reg[9]/Q
                         net (fo=1, routed)           0.112     1.904    M14/B0/Q_reg[47]_0[9]
    SLICE_X162Y179       LUT6 (Prop_lut6_I5_O)        0.045     1.949 r  M14/B0/Q[11]_i_8/O
                         net (fo=1, routed)           0.000     1.949    M14/B0/Q[11]_i_8_n_0
    SLICE_X162Y179       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.015 r  M14/B0/Q_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.015    M13/B0/D[9]
    SLICE_X162Y179       FDRE                                         r  M13/B0/Q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  CLK_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.907     2.149    M13/B0/CLK
    SLICE_X162Y179       FDRE                                         r  M13/B0/Q_reg[9]/C
                         clock pessimism             -0.483     1.666    
    SLICE_X162Y179       FDRE (Hold_fdre_C_D)         0.134     1.800    M13/B0/Q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 M3/B0/Q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M13/B0/Q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.252ns (61.781%)  route 0.156ns (38.219%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  CLK_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.637     1.629    M3/B0/CLK
    SLICE_X157Y180       FDRE                                         r  M3/B0/Q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y180       FDRE (Prop_fdre_C_Q)         0.141     1.770 r  M3/B0/Q_reg[13]/Q
                         net (fo=1, routed)           0.156     1.926    M14/B0/Q_reg[47]_0[13]
    SLICE_X162Y180       LUT6 (Prop_lut6_I5_O)        0.045     1.971 r  M14/B0/Q[15]_i_8/O
                         net (fo=1, routed)           0.000     1.971    M14/B0/Q[15]_i_8_n_0
    SLICE_X162Y180       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.037 r  M14/B0/Q_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.037    M13/B0/D[13]
    SLICE_X162Y180       FDRE                                         r  M13/B0/Q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  CLK_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.908     2.150    M13/B0/CLK
    SLICE_X162Y180       FDRE                                         r  M13/B0/Q_reg[13]/C
                         clock pessimism             -0.483     1.667    
    SLICE_X162Y180       FDRE (Hold_fdre_C_D)         0.134     1.801    M13/B0/Q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 M3/B0/Q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M13/B0/Q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.251ns (61.175%)  route 0.159ns (38.825%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  CLK_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.637     1.629    M3/B0/CLK
    SLICE_X156Y180       FDRE                                         r  M3/B0/Q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y180       FDRE (Prop_fdre_C_Q)         0.141     1.770 r  M3/B0/Q_reg[14]/Q
                         net (fo=1, routed)           0.159     1.930    M14/B0/Q_reg[47]_0[14]
    SLICE_X162Y180       LUT6 (Prop_lut6_I5_O)        0.045     1.975 r  M14/B0/Q[15]_i_7/O
                         net (fo=1, routed)           0.000     1.975    M14/B0/Q[15]_i_7_n_0
    SLICE_X162Y180       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.040 r  M14/B0/Q_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.040    M13/B0/D[14]
    SLICE_X162Y180       FDRE                                         r  M13/B0/Q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  CLK_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.908     2.150    M13/B0/CLK
    SLICE_X162Y180       FDRE                                         r  M13/B0/Q_reg[14]/C
                         clock pessimism             -0.483     1.667    
    SLICE_X162Y180       FDRE (Hold_fdre_C_D)         0.134     1.801    M13/B0/Q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 M9/B0/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M12/B0/Q_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.975%)  route 0.173ns (55.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  CLK_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.655     1.647    M9/B0/CLK
    SLICE_X0Y143         FDRE                                         r  M9/B0/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y143         FDRE (Prop_fdre_C_Q)         0.141     1.788 r  M9/B0/Q_reg[0]/Q
                         net (fo=2, routed)           0.173     1.961    M12/B0/Q_reg[0]_0
    SLICE_X0Y143         FDRE                                         r  M12/B0/Q_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  CLK_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.929     2.170    M12/B0/CLK
    SLICE_X0Y143         FDRE                                         r  M12/B0/Q_reg[0]_lopt_replica/C
                         clock pessimism             -0.523     1.647    
    SLICE_X0Y143         FDRE (Hold_fdre_C_D)         0.066     1.713    M12/B0/Q_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 M3/B0/Q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M13/B0/Q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.310ns (73.495%)  route 0.112ns (26.505%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  CLK_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.638     1.630    M3/B0/CLK
    SLICE_X158Y181       FDRE                                         r  M3/B0/Q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y181       FDRE (Prop_fdre_C_Q)         0.164     1.794 r  M3/B0/Q_reg[18]/Q
                         net (fo=1, routed)           0.112     1.906    M14/B0/Q_reg[47]_0[18]
    SLICE_X162Y181       LUT6 (Prop_lut6_I5_O)        0.045     1.951 r  M14/B0/Q[19]_i_7/O
                         net (fo=1, routed)           0.000     1.951    M14/B0/Q[19]_i_7_n_0
    SLICE_X162Y181       CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     2.052 r  M14/B0/Q_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.052    M13/B0/D[19]
    SLICE_X162Y181       FDRE                                         r  M13/B0/Q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  CLK_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.910     2.151    M13/B0/CLK
    SLICE_X162Y181       FDRE                                         r  M13/B0/Q_reg[19]/C
                         clock pessimism             -0.483     1.668    
    SLICE_X162Y181       FDRE (Hold_fdre_C_D)         0.134     1.802    M13/B0/Q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 M3/B0/Q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M13/B0/Q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.251ns (57.141%)  route 0.188ns (42.859%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.149ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  CLK_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.636     1.628    M3/B0/CLK
    SLICE_X157Y179       FDRE                                         r  M3/B0/Q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y179       FDRE (Prop_fdre_C_Q)         0.141     1.769 r  M3/B0/Q_reg[10]/Q
                         net (fo=1, routed)           0.188     1.958    M14/B0/Q_reg[47]_0[10]
    SLICE_X162Y179       LUT6 (Prop_lut6_I5_O)        0.045     2.003 r  M14/B0/Q[11]_i_7/O
                         net (fo=1, routed)           0.000     2.003    M14/B0/Q[11]_i_7_n_0
    SLICE_X162Y179       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.068 r  M14/B0/Q_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.068    M13/B0/D[10]
    SLICE_X162Y179       FDRE                                         r  M13/B0/Q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  CLK_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.907     2.149    M13/B0/CLK
    SLICE_X162Y179       FDRE                                         r  M13/B0/Q_reg[10]/C
                         clock pessimism             -0.483     1.666    
    SLICE_X162Y179       FDRE (Hold_fdre_C_D)         0.134     1.800    M13/B0/Q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 M3/B0/Q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M13/B0/Q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.252ns (56.771%)  route 0.192ns (43.229%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  CLK_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.641     1.633    M3/B0/CLK
    SLICE_X157Y184       FDRE                                         r  M3/B0/Q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y184       FDRE (Prop_fdre_C_Q)         0.141     1.774 r  M3/B0/Q_reg[29]/Q
                         net (fo=1, routed)           0.192     1.966    M14/B0/Q_reg[47]_0[29]
    SLICE_X162Y184       LUT6 (Prop_lut6_I5_O)        0.045     2.011 r  M14/B0/Q[31]_i_8/O
                         net (fo=1, routed)           0.000     2.011    M14/B0/Q[31]_i_8_n_0
    SLICE_X162Y184       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.077 r  M14/B0/Q_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.077    M13/B0/D[29]
    SLICE_X162Y184       FDRE                                         r  M13/B0/Q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  CLK_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.912     2.154    M13/B0/CLK
    SLICE_X162Y184       FDRE                                         r  M13/B0/Q_reg[29]/C
                         clock pessimism             -0.483     1.671    
    SLICE_X162Y184       FDRE (Hold_fdre_C_D)         0.134     1.805    M13/B0/Q_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 M3/B0/Q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M13/B0/Q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.250ns (56.021%)  route 0.196ns (43.979%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  CLK_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.638     1.630    M3/B0/CLK
    SLICE_X159Y181       FDRE                                         r  M3/B0/Q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y181       FDRE (Prop_fdre_C_Q)         0.141     1.771 r  M3/B0/Q_reg[27]/Q
                         net (fo=1, routed)           0.196     1.968    M14/B0/Q_reg[47]_0[27]
    SLICE_X162Y183       LUT6 (Prop_lut6_I5_O)        0.045     2.013 r  M14/B0/Q[27]_i_6/O
                         net (fo=1, routed)           0.000     2.013    M14/B0/Q[27]_i_6_n_0
    SLICE_X162Y183       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.077 r  M14/B0/Q_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.077    M13/B0/D[27]
    SLICE_X162Y183       FDRE                                         r  M13/B0/Q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  CLK_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.911     2.153    M13/B0/CLK
    SLICE_X162Y183       FDRE                                         r  M13/B0/Q_reg[27]/C
                         clock pessimism             -0.483     1.670    
    SLICE_X162Y183       FDRE (Hold_fdre_C_D)         0.134     1.804    M13/B0/Q_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.272    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.863         10.000      7.137      DSP48_X8Y74     M8/B0/Q_reg/CLK
Min Period        n/a     BUFG/I       n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0   CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X0Y143    M9/B0/Q_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X156Y181  M1/B0/Q_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X157Y181  M1/B0/Q_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X157Y181  M1/B0/Q_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X156Y181  M1/B0/Q_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X156Y181  M1/B0/Q_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X156Y181  M1/B0/Q_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X157Y181  M1/B0/Q_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X156Y181  M1/B0/Q_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y181  M1/B0/Q_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y181  M1/B0/Q_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X156Y181  M1/B0/Q_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X156Y181  M1/B0/Q_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X156Y181  M1/B0/Q_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y181  M1/B0/Q_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X156Y181  M1/B0/Q_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y181  M1/B0/Q_reg[17]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y181  M1/B0/Q_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X0Y143    M9/B0/Q_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X156Y181  M1/B0/Q_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y181  M1/B0/Q_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y181  M1/B0/Q_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X156Y181  M1/B0/Q_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X156Y181  M1/B0/Q_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X156Y181  M1/B0/Q_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y181  M1/B0/Q_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X156Y181  M1/B0/Q_reg[16]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y181  M1/B0/Q_reg[17]/C



