#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu May 30 18:41:51 2019
# Process ID: 1720
# Current directory: C:/GitHub/PCC-HomeWork/R_Instructions
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5300 C:\GitHub\PCC-HomeWork\R_Instructions\R_Instructions.xpr
# Log file: C:/GitHub/PCC-HomeWork/R_Instructions/vivado.log
# Journal file: C:/GitHub/PCC-HomeWork/R_Instructions\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.xpr
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir c:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.srcs/sources_1/ip
set_property -dict [list CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {64} CONFIG.Read_Width_A {32} CONFIG.Operating_Mode_A {READ_FIRST} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/GitHub/PCC-HomeWork/R_Instructions/config.coe}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files c:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  c:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files c:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs -jobs 2 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files c:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.ip_user_files/sim_scripts -ip_user_files_dir C:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.ip_user_files -ipstatic_source_dir C:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.cache/compile_simlib/modelsim} {questa=C:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.cache/compile_simlib/questa} {riviera=C:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.cache/compile_simlib/riviera} {activehdl=C:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close [ open C:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.srcs/sources_1/new/Instructions.v w ]
add_files C:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.srcs/sources_1/new/Instructions.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.srcs/sources_1/new/Register.v w ]
add_files C:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.srcs/sources_1/new/Register.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files c:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset blk_mem_gen_0 c:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci
file delete -force c:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.srcs/sources_1/ip/blk_mem_gen_0
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name Inst_ROM -dir c:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {Inst_ROM} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {64} CONFIG.Read_Width_A {32} CONFIG.Operating_Mode_A {READ_FIRST} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/GitHub/PCC-HomeWork/R_Instructions/config.coe}] [get_ips Inst_ROM]
generate_target {instantiation_template} [get_files c:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.srcs/sources_1/ip/Inst_ROM/Inst_ROM.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  c:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.srcs/sources_1/ip/Inst_ROM/Inst_ROM.xci]
catch { config_ip_cache -export [get_ips -all Inst_ROM] }
export_ip_user_files -of_objects [get_files c:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.srcs/sources_1/ip/Inst_ROM/Inst_ROM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.srcs/sources_1/ip/Inst_ROM/Inst_ROM.xci]
export_simulation -of_objects [get_files c:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.srcs/sources_1/ip/Inst_ROM/Inst_ROM.xci] -directory C:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.ip_user_files/sim_scripts -ip_user_files_dir C:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.ip_user_files -ipstatic_source_dir C:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.cache/compile_simlib/modelsim} {questa=C:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.cache/compile_simlib/questa} {riviera=C:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.cache/compile_simlib/riviera} {activehdl=C:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close [ open C:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.srcs/sources_1/new/ALU.v w ]
add_files C:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.srcs/sources_1/new/ALU.v
update_compile_order -fileset sources_1
close [ open C:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.srcs/sources_1/new/Instruction_Decoder.v w ]
add_files C:/GitHub/PCC-HomeWork/R_Instructions/R_Instructions.srcs/sources_1/new/Instruction_Decoder.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
