`timescale 1ns / 1ps
//  åŠŸèƒ½è¯´æ˜
    //  é€šç”¨å¯„å­˜å™¨ï¼Œæä¾›è¯»å†™ç«¯å£ï¼ˆåŒæ­¥å†™ï¼Œå¼‚æ­¥è¯»ï¼?
    //  æ—¶é’Ÿä¸‹é™æ²¿å†™å…?
    //  0å·å¯„å­˜å™¨çš„å?¼å§‹ç»ˆä¸º0
// è¾“å…¥
    // clk               æ—¶é’Ÿä¿¡å·
    // rst               å¯„å­˜å™¨é‡ç½®ä¿¡å?
    // write_en          å¯„å­˜å™¨å†™ä½¿èƒ½
    // addr1             reg1è¯»åœ°å?
    // addr2             reg2è¯»åœ°å?
    // wb_addr           å†™å›åœ°å€
    // wb_data           å†™å›æ•°æ®
// è¾“å‡º
    // reg1              reg1è¯»æ•°æ?
    // reg2              reg2è¯»æ•°æ?
// å®éªŒè¦æ±‚
    // æ— éœ€ä¿®æ”¹


module RegisterFile(
    input wire clk,
    input wire rst,
    input wire write_en,
    input wire [4:0] addr1, addr2, wb_addr,
    input wire [31:0] wb_data,
    output wire [31:0] reg1, reg2
    );

    reg [31:0] reg_file[31:1];
    integer i;

    // init register file
    initial
    begin
        for(i = 1; i < 32; i = i + 1) 
            reg_file[i][31:0] <= 32'b0;
    end

    // write in clk negedge, reset in rst posedge
    // if write register in clk posedge,
    // new wb data also write in clk posedge,
    // so old wb data will be written to register
    always@(negedge clk or posedge rst) 
    begin 
        if (rst)
            for (i = 1; i < 32; i = i + 1) 
                reg_file[i][31:0] <= 32'b0;
        else if(write_en && (wb_addr != 5'h0))
            reg_file[wb_addr] <= wb_data;   
    end

    // read data changes when address changes
    assign reg1 = (addr1 == 5'b0) ? 32'h0 : reg_file[addr1];
    assign reg2 = (addr2 == 5'b0) ? 32'h0 : reg_file[addr2];




endmodule
