Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Aug  9 20:23:35 2021
| Host         : LAPTOP-ID3APBIA running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file e2prom_top_control_sets_placed.rpt
| Design       : e2prom_top
| Device       : xc7z010
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      8 |            2 |
|     11 |            1 |
|     14 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              47 |           23 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              97 |           25 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+-----------------------------------+---------------------+------------------+----------------+
|    Clock Signal    |           Enable Signal           |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+--------------------+-----------------------------------+---------------------+------------------+----------------+
|  dri_clk_BUFG      | u_i2c_dri/scl_i_1_n_0             | u_i2c_dri/sys_rst_n |                1 |              1 |
|  dri_clk_BUFG      | u_e2prom_rw/i2c_data_w[7]_i_1_n_0 | u_i2c_dri/sys_rst_n |                2 |              8 |
|  dri_clk_BUFG      | u_i2c_dri/i2c_data_r[7]_i_1_n_0   | u_i2c_dri/sys_rst_n |                2 |              8 |
|  sys_clk_IBUF_BUFG |                                   | u_i2c_dri/sys_rst_n |                4 |             11 |
|  dri_clk_BUFG      | u_e2prom_rw/wait_cnt[13]_i_1_n_0  | u_i2c_dri/sys_rst_n |                3 |             14 |
|  dri_clk_BUFG      | u_e2prom_rw/i2c_addr[15]_i_1_n_0  | u_i2c_dri/sys_rst_n |                4 |             16 |
|  dri_clk_BUFG      | u_i2c_dri/addr_t                  | u_i2c_dri/sys_rst_n |                7 |             25 |
|  dri_clk_BUFG      | u_led_alarm/led_cnt[24]_i_1_n_0   | u_i2c_dri/sys_rst_n |                6 |             25 |
|  dri_clk_BUFG      |                                   | u_i2c_dri/sys_rst_n |               19 |             36 |
+--------------------+-----------------------------------+---------------------+------------------+----------------+


