

================================================================
== Vitis HLS Report for 'decoder_Pipeline_decoder_label9'
================================================================
* Date:           Sat Nov  9 22:01:44 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        POSIT_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a12ti-csg325-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.471 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       31|       31|  0.310 us|  0.310 us|   31|   31|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- decoder_label9  |       29|       29|         1|          1|          1|    29|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32 1"   --->   Operation 4 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_Val2_10 = alloca i32 1"   --->   Operation 5 'alloca' 'p_Val2_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%mant2_new_V_1_reload_read = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %mant2_new_V_1_reload"   --->   Operation 7 'read' 'mant2_new_V_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%mant1_new_V_1_reload_read = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %mant1_new_V_1_reload"   --->   Operation 8 'read' 'mant1_new_V_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.61ns)   --->   "%store_ln0 = store i5 0, i5 %j"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 10 [1/1] (1.61ns)   --->   "%store_ln0 = store i29 0, i29 %p_Val2_10"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 11 [1/1] (1.61ns)   --->   "%store_ln0 = store i29 0, i29 %p_Val2_s"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc185"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.47>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%j_1 = load i5 %j" [decoder.cpp:206]   --->   Operation 13 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.44ns)   --->   "%icmp_ln206 = icmp_eq  i5 %j_1, i5 29" [decoder.cpp:206]   --->   Operation 15 'icmp' 'icmp_ln206' <Predicate = true> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 29, i64 29, i64 29"   --->   Operation 16 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.86ns)   --->   "%j_2 = add i5 %j_1, i5 1" [decoder.cpp:206]   --->   Operation 17 'add' 'j_2' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln206 = br i1 %icmp_ln206, void %for.inc185.split, void %for.end187.exitStub" [decoder.cpp:206]   --->   Operation 18 'br' 'br_ln206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%p_Val2_load_1 = load i29 %p_Val2_s"   --->   Operation 19 'load' 'p_Val2_load_1' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%p_Val2_10_load_1 = load i29 %p_Val2_10"   --->   Operation 20 'load' 'p_Val2_10_load_1' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln779_5_cast = zext i5 %j_1" [decoder.cpp:206]   --->   Operation 21 'zext' 'trunc_ln779_5_cast' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln779 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12"   --->   Operation 22 'specloopname' 'specloopname_ln779' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln779 = zext i5 %j_1"   --->   Operation 23 'zext' 'zext_ln779' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i29, i29 %mant1_new_V_1_reload_read, i29 %zext_ln779"   --->   Operation 24 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%p_Result_15 = bitset i29 @_ssdm_op_BitSet.i29.i29.i32.i1, i29 %p_Val2_load_1, i32 %trunc_ln779_5_cast, i1 %p_Result_s"   --->   Operation 25 'bitset' 'p_Result_15' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_Result_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i29, i29 %mant2_new_V_1_reload_read, i29 %zext_ln779"   --->   Operation 26 'bitselect' 'p_Result_13' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%p_Result_16 = bitset i29 @_ssdm_op_BitSet.i29.i29.i32.i1, i29 %p_Val2_10_load_1, i32 %trunc_ln779_5_cast, i1 %p_Result_13"   --->   Operation 27 'bitset' 'p_Result_16' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.61ns)   --->   "%store_ln206 = store i5 %j_2, i5 %j" [decoder.cpp:206]   --->   Operation 28 'store' 'store_ln206' <Predicate = (!icmp_ln206)> <Delay = 1.61>
ST_2 : Operation 29 [1/1] (1.61ns)   --->   "%store_ln206 = store i29 %p_Result_16, i29 %p_Val2_10" [decoder.cpp:206]   --->   Operation 29 'store' 'store_ln206' <Predicate = (!icmp_ln206)> <Delay = 1.61>
ST_2 : Operation 30 [1/1] (1.61ns)   --->   "%store_ln206 = store i29 %p_Result_15, i29 %p_Val2_s" [decoder.cpp:206]   --->   Operation 30 'store' 'store_ln206' <Predicate = (!icmp_ln206)> <Delay = 1.61>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln206 = br void %for.inc185" [decoder.cpp:206]   --->   Operation 31 'br' 'br_ln206' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%p_Val2_load = load i29 %p_Val2_s"   --->   Operation 32 'load' 'p_Val2_load' <Predicate = (icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%p_Val2_10_load = load i29 %p_Val2_10"   --->   Operation 33 'load' 'p_Val2_10_load' <Predicate = (icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i29P0A, i29 %mant2_final_V_8_out, i29 %p_Val2_10_load"   --->   Operation 34 'write' 'write_ln0' <Predicate = (icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i29P0A, i29 %mant1_final_V_8_out, i29 %p_Val2_load"   --->   Operation 35 'write' 'write_ln0' <Predicate = (icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 36 'ret' 'ret_ln0' <Predicate = (icmp_ln206)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mant1_new_V_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mant2_new_V_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mant2_final_V_8_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ mant1_final_V_8_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_Val2_s                  (alloca           ) [ 011]
p_Val2_10                 (alloca           ) [ 011]
j                         (alloca           ) [ 011]
mant2_new_V_1_reload_read (read             ) [ 011]
mant1_new_V_1_reload_read (read             ) [ 011]
store_ln0                 (store            ) [ 000]
store_ln0                 (store            ) [ 000]
store_ln0                 (store            ) [ 000]
br_ln0                    (br               ) [ 000]
j_1                       (load             ) [ 000]
specpipeline_ln0          (specpipeline     ) [ 000]
icmp_ln206                (icmp             ) [ 011]
speclooptripcount_ln0     (speclooptripcount) [ 000]
j_2                       (add              ) [ 000]
br_ln206                  (br               ) [ 000]
p_Val2_load_1             (load             ) [ 000]
p_Val2_10_load_1          (load             ) [ 000]
trunc_ln779_5_cast        (zext             ) [ 000]
specloopname_ln779        (specloopname     ) [ 000]
zext_ln779                (zext             ) [ 000]
p_Result_s                (bitselect        ) [ 000]
p_Result_15               (bitset           ) [ 000]
p_Result_13               (bitselect        ) [ 000]
p_Result_16               (bitset           ) [ 000]
store_ln206               (store            ) [ 000]
store_ln206               (store            ) [ 000]
store_ln206               (store            ) [ 000]
br_ln206                  (br               ) [ 000]
p_Val2_load               (load             ) [ 000]
p_Val2_10_load            (load             ) [ 000]
write_ln0                 (write            ) [ 000]
write_ln0                 (write            ) [ 000]
ret_ln0                   (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mant1_new_V_1_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mant1_new_V_1_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mant2_new_V_1_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mant2_new_V_1_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mant2_final_V_8_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mant2_final_V_8_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mant1_final_V_8_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mant1_final_V_8_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i29"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i29.i29"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i29.i29.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i29P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="p_Val2_s_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="p_Val2_10_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_10/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="j_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="mant2_new_V_1_reload_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="29" slack="0"/>
<pin id="56" dir="0" index="1" bw="29" slack="0"/>
<pin id="57" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mant2_new_V_1_reload_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="mant1_new_V_1_reload_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="29" slack="0"/>
<pin id="62" dir="0" index="1" bw="29" slack="0"/>
<pin id="63" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mant1_new_V_1_reload_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="write_ln0_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="29" slack="0"/>
<pin id="69" dir="0" index="2" bw="29" slack="0"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="write_ln0_write_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="0" slack="0"/>
<pin id="75" dir="0" index="1" bw="29" slack="0"/>
<pin id="76" dir="0" index="2" bw="29" slack="0"/>
<pin id="77" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="store_ln0_store_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="5" slack="0"/>
<pin id="83" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="store_ln0_store_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="0"/>
<pin id="87" dir="0" index="1" bw="29" slack="0"/>
<pin id="88" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln0_store_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="29" slack="0"/>
<pin id="93" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="j_1_load_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="5" slack="1"/>
<pin id="97" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="icmp_ln206_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="5" slack="0"/>
<pin id="100" dir="0" index="1" bw="3" slack="0"/>
<pin id="101" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln206/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="j_2_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="5" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="p_Val2_load_1_load_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="29" slack="1"/>
<pin id="112" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_load_1/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="p_Val2_10_load_1_load_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="29" slack="1"/>
<pin id="115" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_10_load_1/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="trunc_ln779_5_cast_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="5" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="trunc_ln779_5_cast/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="zext_ln779_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="5" slack="0"/>
<pin id="122" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln779/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="p_Result_s_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="29" slack="1"/>
<pin id="127" dir="0" index="2" bw="5" slack="0"/>
<pin id="128" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="p_Result_15_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="29" slack="0"/>
<pin id="133" dir="0" index="1" bw="29" slack="0"/>
<pin id="134" dir="0" index="2" bw="5" slack="0"/>
<pin id="135" dir="0" index="3" bw="1" slack="0"/>
<pin id="136" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_15/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="p_Result_13_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="29" slack="1"/>
<pin id="144" dir="0" index="2" bw="5" slack="0"/>
<pin id="145" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_13/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="p_Result_16_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="29" slack="0"/>
<pin id="150" dir="0" index="1" bw="29" slack="0"/>
<pin id="151" dir="0" index="2" bw="5" slack="0"/>
<pin id="152" dir="0" index="3" bw="1" slack="0"/>
<pin id="153" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_16/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="store_ln206_store_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="5" slack="0"/>
<pin id="160" dir="0" index="1" bw="5" slack="1"/>
<pin id="161" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln206/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln206_store_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="29" slack="0"/>
<pin id="165" dir="0" index="1" bw="29" slack="1"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln206/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln206_store_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="29" slack="0"/>
<pin id="170" dir="0" index="1" bw="29" slack="1"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln206/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="p_Val2_load_load_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="29" slack="1"/>
<pin id="175" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_load/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="p_Val2_10_load_load_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="29" slack="1"/>
<pin id="179" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_10_load/2 "/>
</bind>
</comp>

<comp id="181" class="1005" name="p_Val2_s_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="29" slack="0"/>
<pin id="183" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="189" class="1005" name="p_Val2_10_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="29" slack="0"/>
<pin id="191" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_10 "/>
</bind>
</comp>

<comp id="197" class="1005" name="j_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="5" slack="0"/>
<pin id="199" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="204" class="1005" name="mant2_new_V_1_reload_read_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="29" slack="1"/>
<pin id="206" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="mant2_new_V_1_reload_read "/>
</bind>
</comp>

<comp id="209" class="1005" name="mant1_new_V_1_reload_read_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="29" slack="1"/>
<pin id="211" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="mant1_new_V_1_reload_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="8" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="8" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="40" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="40" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="84"><net_src comp="12" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="94"><net_src comp="14" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="102"><net_src comp="95" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="24" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="95" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="30" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="119"><net_src comp="95" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="95" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="129"><net_src comp="36" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="120" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="137"><net_src comp="38" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="110" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="139"><net_src comp="116" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="140"><net_src comp="124" pin="3"/><net_sink comp="131" pin=3"/></net>

<net id="146"><net_src comp="36" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="120" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="154"><net_src comp="38" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="113" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="156"><net_src comp="116" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="157"><net_src comp="141" pin="3"/><net_sink comp="148" pin=3"/></net>

<net id="162"><net_src comp="104" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="148" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="131" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="173" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="180"><net_src comp="177" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="184"><net_src comp="42" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="186"><net_src comp="181" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="187"><net_src comp="181" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="188"><net_src comp="181" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="192"><net_src comp="46" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="194"><net_src comp="189" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="195"><net_src comp="189" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="196"><net_src comp="189" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="200"><net_src comp="50" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="202"><net_src comp="197" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="203"><net_src comp="197" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="207"><net_src comp="54" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="212"><net_src comp="60" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="124" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mant2_final_V_8_out | {2 }
	Port: mant1_final_V_8_out | {2 }
 - Input state : 
	Port: decoder_Pipeline_decoder_label9 : mant1_new_V_1_reload | {1 }
	Port: decoder_Pipeline_decoder_label9 : mant2_new_V_1_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln206 : 1
		j_2 : 1
		br_ln206 : 2
		trunc_ln779_5_cast : 1
		zext_ln779 : 1
		p_Result_s : 2
		p_Result_15 : 3
		p_Result_13 : 2
		p_Result_16 : 3
		store_ln206 : 2
		store_ln206 : 4
		store_ln206 : 4
		write_ln0 : 1
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|
| Operation|            Functional Unit           |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|
|    add   |              j_2_fu_104              |    0    |    13   |
|----------|--------------------------------------|---------|---------|
|   icmp   |           icmp_ln206_fu_98           |    0    |    9    |
|----------|--------------------------------------|---------|---------|
|   read   | mant2_new_V_1_reload_read_read_fu_54 |    0    |    0    |
|          | mant1_new_V_1_reload_read_read_fu_60 |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   write  |         write_ln0_write_fu_66        |    0    |    0    |
|          |         write_ln0_write_fu_73        |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   zext   |       trunc_ln779_5_cast_fu_116      |    0    |    0    |
|          |           zext_ln779_fu_120          |    0    |    0    |
|----------|--------------------------------------|---------|---------|
| bitselect|           p_Result_s_fu_124          |    0    |    0    |
|          |          p_Result_13_fu_141          |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|  bitset  |          p_Result_15_fu_131          |    0    |    0    |
|          |          p_Result_16_fu_148          |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   Total  |                                      |    0    |    22   |
|----------|--------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|            j_reg_197            |    5   |
|mant1_new_V_1_reload_read_reg_209|   29   |
|mant2_new_V_1_reload_read_reg_204|   29   |
|        p_Val2_10_reg_189        |   29   |
|         p_Val2_s_reg_181        |   29   |
+---------------------------------+--------+
|              Total              |   121  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   22   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   121  |    -   |
+-----------+--------+--------+
|   Total   |   121  |   22   |
+-----------+--------+--------+
