Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Jul 22 17:28:36 2019
| Host         : DESKTOP-B3RT09T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.125        0.000                      0                  147        0.110        0.000                      0                  147        1.100        0.000                       0                    77  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
SYSCLK_P                {0.000 2.500}        5.000           200.000         
  clk_out1_glb_clk_src  {0.000 50.000}       100.000         10.000          
  clk_out2_glb_clk_src  {0.000 5.000}        10.000          100.000         
  clkfbout_glb_clk_src  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SYSCLK_P                                                                                                                                                                  1.100        0.000                       0                     1  
  clk_out1_glb_clk_src       96.439        0.000                      0                  119        0.121        0.000                      0                  119       49.500        0.000                       0                    57  
  clk_out2_glb_clk_src        7.125        0.000                      0                   14        0.174        0.000                      0                   14        4.500        0.000                       0                    16  
  clkfbout_glb_clk_src                                                                                                                                                    3.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_glb_clk_src  clk_out2_glb_clk_src        7.208        0.000                      0                   24        0.110        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SYSCLK_P
  To Clock:  SYSCLK_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SYSCLK_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SYSCLK_P }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_glb_clk_src
  To Clock:  clk_out1_glb_clk_src

Setup :            0  Failing Endpoints,  Worst Slack       96.439ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.439ns  (required time - arrival time)
  Source:                 debounce_inst_send_enable/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce_inst_send_enable/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_glb_clk_src rise@100.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        3.502ns  (logic 0.694ns (19.819%)  route 2.808ns (80.181%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.022ns = ( 97.978 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.457ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.542    -2.479    debounce_inst_send_enable/CLK
    SLICE_X160Y117       FDRE                                         r  debounce_inst_send_enable/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y117       FDRE (Prop_fdre_C_Q)         0.379    -2.100 r  debounce_inst_send_enable/counter_reg[0]/Q
                         net (fo=3, routed)           1.167    -0.932    debounce_inst_send_enable/counter_reg_n_0_[0]
    SLICE_X160Y120       LUT6 (Prop_lut6_I1_O)        0.105    -0.827 r  debounce_inst_send_enable/counter[17]_i_5/O
                         net (fo=1, routed)           0.766    -0.061    debounce_inst_send_enable/counter[17]_i_5_n_0
    SLICE_X160Y119       LUT4 (Prop_lut4_I1_O)        0.105     0.044 r  debounce_inst_send_enable/counter[17]_i_3/O
                         net (fo=20, routed)          0.874     0.918    debounce_inst_send_enable/counter[17]_i_3_n_0
    SLICE_X160Y117       LUT2 (Prop_lut2_I1_O)        0.105     1.023 r  debounce_inst_send_enable/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.023    debounce_inst_send_enable/counter[3]
    SLICE_X160Y117       FDRE                                         r  debounce_inst_send_enable/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                    100.000   100.000 r  
    R3                                                0.000   100.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000   100.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   100.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   101.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    95.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    96.465    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    96.542 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.436    97.978    debounce_inst_send_enable/CLK
    SLICE_X160Y117       FDRE                                         r  debounce_inst_send_enable/counter_reg[3]/C
                         clock pessimism             -0.457    97.521    
                         clock uncertainty           -0.091    97.430    
    SLICE_X160Y117       FDRE (Setup_fdre_C_D)        0.032    97.462    debounce_inst_send_enable/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         97.462    
                         arrival time                          -1.023    
  -------------------------------------------------------------------
                         slack                                 96.439    

Slack (MET) :             96.441ns  (required time - arrival time)
  Source:                 debounce_inst_send_enable/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce_inst_send_enable/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_glb_clk_src rise@100.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        3.501ns  (logic 0.694ns (19.824%)  route 2.807ns (80.176%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.022ns = ( 97.978 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.457ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.542    -2.479    debounce_inst_send_enable/CLK
    SLICE_X160Y117       FDRE                                         r  debounce_inst_send_enable/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y117       FDRE (Prop_fdre_C_Q)         0.379    -2.100 r  debounce_inst_send_enable/counter_reg[0]/Q
                         net (fo=3, routed)           1.167    -0.932    debounce_inst_send_enable/counter_reg_n_0_[0]
    SLICE_X160Y120       LUT6 (Prop_lut6_I1_O)        0.105    -0.827 r  debounce_inst_send_enable/counter[17]_i_5/O
                         net (fo=1, routed)           0.766    -0.061    debounce_inst_send_enable/counter[17]_i_5_n_0
    SLICE_X160Y119       LUT4 (Prop_lut4_I1_O)        0.105     0.044 r  debounce_inst_send_enable/counter[17]_i_3/O
                         net (fo=20, routed)          0.873     0.917    debounce_inst_send_enable/counter[17]_i_3_n_0
    SLICE_X160Y117       LUT2 (Prop_lut2_I1_O)        0.105     1.022 r  debounce_inst_send_enable/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.022    debounce_inst_send_enable/counter[6]
    SLICE_X160Y117       FDRE                                         r  debounce_inst_send_enable/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                    100.000   100.000 r  
    R3                                                0.000   100.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000   100.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   100.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   101.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    95.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    96.465    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    96.542 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.436    97.978    debounce_inst_send_enable/CLK
    SLICE_X160Y117       FDRE                                         r  debounce_inst_send_enable/counter_reg[6]/C
                         clock pessimism             -0.457    97.521    
                         clock uncertainty           -0.091    97.430    
    SLICE_X160Y117       FDRE (Setup_fdre_C_D)        0.033    97.463    debounce_inst_send_enable/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         97.463    
                         arrival time                          -1.022    
  -------------------------------------------------------------------
                         slack                                 96.441    

Slack (MET) :             96.460ns  (required time - arrival time)
  Source:                 debounce_inst_send_enable/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce_inst_send_enable/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_glb_clk_src rise@100.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.710ns (20.184%)  route 2.808ns (79.816%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.022ns = ( 97.978 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.457ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.542    -2.479    debounce_inst_send_enable/CLK
    SLICE_X160Y117       FDRE                                         r  debounce_inst_send_enable/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y117       FDRE (Prop_fdre_C_Q)         0.379    -2.100 r  debounce_inst_send_enable/counter_reg[0]/Q
                         net (fo=3, routed)           1.167    -0.932    debounce_inst_send_enable/counter_reg_n_0_[0]
    SLICE_X160Y120       LUT6 (Prop_lut6_I1_O)        0.105    -0.827 r  debounce_inst_send_enable/counter[17]_i_5/O
                         net (fo=1, routed)           0.766    -0.061    debounce_inst_send_enable/counter[17]_i_5_n_0
    SLICE_X160Y119       LUT4 (Prop_lut4_I1_O)        0.105     0.044 r  debounce_inst_send_enable/counter[17]_i_3/O
                         net (fo=20, routed)          0.874     0.918    debounce_inst_send_enable/counter[17]_i_3_n_0
    SLICE_X160Y117       LUT2 (Prop_lut2_I1_O)        0.121     1.039 r  debounce_inst_send_enable/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.039    debounce_inst_send_enable/counter[4]
    SLICE_X160Y117       FDRE                                         r  debounce_inst_send_enable/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                    100.000   100.000 r  
    R3                                                0.000   100.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000   100.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   100.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   101.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    95.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    96.465    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    96.542 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.436    97.978    debounce_inst_send_enable/CLK
    SLICE_X160Y117       FDRE                                         r  debounce_inst_send_enable/counter_reg[4]/C
                         clock pessimism             -0.457    97.521    
                         clock uncertainty           -0.091    97.430    
    SLICE_X160Y117       FDRE (Setup_fdre_C_D)        0.069    97.499    debounce_inst_send_enable/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         97.499    
                         arrival time                          -1.039    
  -------------------------------------------------------------------
                         slack                                 96.460    

Slack (MET) :             96.463ns  (required time - arrival time)
  Source:                 debounce_inst_send_enable/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce_inst_send_enable/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_glb_clk_src rise@100.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 0.708ns (20.144%)  route 2.807ns (79.856%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.022ns = ( 97.978 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.457ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.542    -2.479    debounce_inst_send_enable/CLK
    SLICE_X160Y117       FDRE                                         r  debounce_inst_send_enable/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y117       FDRE (Prop_fdre_C_Q)         0.379    -2.100 r  debounce_inst_send_enable/counter_reg[0]/Q
                         net (fo=3, routed)           1.167    -0.932    debounce_inst_send_enable/counter_reg_n_0_[0]
    SLICE_X160Y120       LUT6 (Prop_lut6_I1_O)        0.105    -0.827 r  debounce_inst_send_enable/counter[17]_i_5/O
                         net (fo=1, routed)           0.766    -0.061    debounce_inst_send_enable/counter[17]_i_5_n_0
    SLICE_X160Y119       LUT4 (Prop_lut4_I1_O)        0.105     0.044 r  debounce_inst_send_enable/counter[17]_i_3/O
                         net (fo=20, routed)          0.873     0.917    debounce_inst_send_enable/counter[17]_i_3_n_0
    SLICE_X160Y117       LUT2 (Prop_lut2_I1_O)        0.119     1.036 r  debounce_inst_send_enable/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.036    debounce_inst_send_enable/counter[7]
    SLICE_X160Y117       FDRE                                         r  debounce_inst_send_enable/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                    100.000   100.000 r  
    R3                                                0.000   100.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000   100.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   100.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   101.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    95.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    96.465    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    96.542 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.436    97.978    debounce_inst_send_enable/CLK
    SLICE_X160Y117       FDRE                                         r  debounce_inst_send_enable/counter_reg[7]/C
                         clock pessimism             -0.457    97.521    
                         clock uncertainty           -0.091    97.430    
    SLICE_X160Y117       FDRE (Setup_fdre_C_D)        0.069    97.499    debounce_inst_send_enable/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         97.499    
                         arrival time                          -1.036    
  -------------------------------------------------------------------
                         slack                                 96.463    

Slack (MET) :             96.569ns  (required time - arrival time)
  Source:                 debounce_inst_send_enable/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce_inst_send_enable/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_glb_clk_src rise@100.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        3.344ns  (logic 0.694ns (20.751%)  route 2.650ns (79.249%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 97.975 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.542    -2.479    debounce_inst_send_enable/CLK
    SLICE_X160Y117       FDRE                                         r  debounce_inst_send_enable/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y117       FDRE (Prop_fdre_C_Q)         0.379    -2.100 r  debounce_inst_send_enable/counter_reg[0]/Q
                         net (fo=3, routed)           1.167    -0.932    debounce_inst_send_enable/counter_reg_n_0_[0]
    SLICE_X160Y120       LUT6 (Prop_lut6_I1_O)        0.105    -0.827 r  debounce_inst_send_enable/counter[17]_i_5/O
                         net (fo=1, routed)           0.766    -0.061    debounce_inst_send_enable/counter[17]_i_5_n_0
    SLICE_X160Y119       LUT4 (Prop_lut4_I1_O)        0.105     0.044 r  debounce_inst_send_enable/counter[17]_i_3/O
                         net (fo=20, routed)          0.717     0.761    debounce_inst_send_enable/counter[17]_i_3_n_0
    SLICE_X160Y120       LUT2 (Prop_lut2_I1_O)        0.105     0.866 r  debounce_inst_send_enable/counter[13]_i_1/O
                         net (fo=1, routed)           0.000     0.866    debounce_inst_send_enable/counter[13]
    SLICE_X160Y120       FDRE                                         r  debounce_inst_send_enable/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                    100.000   100.000 r  
    R3                                                0.000   100.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000   100.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   100.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   101.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    95.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    96.465    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    96.542 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.433    97.975    debounce_inst_send_enable/CLK
    SLICE_X160Y120       FDRE                                         r  debounce_inst_send_enable/counter_reg[13]/C
                         clock pessimism             -0.482    97.493    
                         clock uncertainty           -0.091    97.402    
    SLICE_X160Y120       FDRE (Setup_fdre_C_D)        0.032    97.434    debounce_inst_send_enable/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         97.434    
                         arrival time                          -0.866    
  -------------------------------------------------------------------
                         slack                                 96.569    

Slack (MET) :             96.590ns  (required time - arrival time)
  Source:                 debounce_inst_send_enable/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce_inst_send_enable/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_glb_clk_src rise@100.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 0.710ns (21.128%)  route 2.650ns (78.872%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 97.975 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.542    -2.479    debounce_inst_send_enable/CLK
    SLICE_X160Y117       FDRE                                         r  debounce_inst_send_enable/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y117       FDRE (Prop_fdre_C_Q)         0.379    -2.100 r  debounce_inst_send_enable/counter_reg[0]/Q
                         net (fo=3, routed)           1.167    -0.932    debounce_inst_send_enable/counter_reg_n_0_[0]
    SLICE_X160Y120       LUT6 (Prop_lut6_I1_O)        0.105    -0.827 r  debounce_inst_send_enable/counter[17]_i_5/O
                         net (fo=1, routed)           0.766    -0.061    debounce_inst_send_enable/counter[17]_i_5_n_0
    SLICE_X160Y119       LUT4 (Prop_lut4_I1_O)        0.105     0.044 r  debounce_inst_send_enable/counter[17]_i_3/O
                         net (fo=20, routed)          0.717     0.761    debounce_inst_send_enable/counter[17]_i_3_n_0
    SLICE_X160Y120       LUT2 (Prop_lut2_I1_O)        0.121     0.882 r  debounce_inst_send_enable/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     0.882    debounce_inst_send_enable/counter[14]
    SLICE_X160Y120       FDRE                                         r  debounce_inst_send_enable/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                    100.000   100.000 r  
    R3                                                0.000   100.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000   100.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   100.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   101.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    95.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    96.465    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    96.542 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.433    97.975    debounce_inst_send_enable/CLK
    SLICE_X160Y120       FDRE                                         r  debounce_inst_send_enable/counter_reg[14]/C
                         clock pessimism             -0.482    97.493    
                         clock uncertainty           -0.091    97.402    
    SLICE_X160Y120       FDRE (Setup_fdre_C_D)        0.069    97.471    debounce_inst_send_enable/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         97.471    
                         arrival time                          -0.882    
  -------------------------------------------------------------------
                         slack                                 96.590    

Slack (MET) :             96.604ns  (required time - arrival time)
  Source:                 debounce_inst_send_enable/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce_inst_send_enable/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_glb_clk_src rise@100.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        3.305ns  (logic 0.694ns (21.001%)  route 2.611ns (78.999%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 97.973 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.542    -2.479    debounce_inst_send_enable/CLK
    SLICE_X160Y117       FDRE                                         r  debounce_inst_send_enable/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y117       FDRE (Prop_fdre_C_Q)         0.379    -2.100 r  debounce_inst_send_enable/counter_reg[0]/Q
                         net (fo=3, routed)           1.167    -0.932    debounce_inst_send_enable/counter_reg_n_0_[0]
    SLICE_X160Y120       LUT6 (Prop_lut6_I1_O)        0.105    -0.827 r  debounce_inst_send_enable/counter[17]_i_5/O
                         net (fo=1, routed)           0.766    -0.061    debounce_inst_send_enable/counter[17]_i_5_n_0
    SLICE_X160Y119       LUT4 (Prop_lut4_I1_O)        0.105     0.044 r  debounce_inst_send_enable/counter[17]_i_3/O
                         net (fo=20, routed)          0.677     0.721    debounce_inst_send_enable/counter[17]_i_3_n_0
    SLICE_X160Y121       LUT2 (Prop_lut2_I1_O)        0.105     0.826 r  debounce_inst_send_enable/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     0.826    debounce_inst_send_enable/counter[10]
    SLICE_X160Y121       FDRE                                         r  debounce_inst_send_enable/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                    100.000   100.000 r  
    R3                                                0.000   100.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000   100.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   100.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   101.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    95.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    96.465    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    96.542 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.431    97.973    debounce_inst_send_enable/CLK
    SLICE_X160Y121       FDRE                                         r  debounce_inst_send_enable/counter_reg[10]/C
                         clock pessimism             -0.482    97.491    
                         clock uncertainty           -0.091    97.400    
    SLICE_X160Y121       FDRE (Setup_fdre_C_D)        0.030    97.430    debounce_inst_send_enable/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         97.430    
                         arrival time                          -0.826    
  -------------------------------------------------------------------
                         slack                                 96.604    

Slack (MET) :             96.624ns  (required time - arrival time)
  Source:                 debounce_inst_send_enable/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce_inst_send_enable/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_glb_clk_src rise@100.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        3.324ns  (logic 0.713ns (21.452%)  route 2.611ns (78.548%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 97.973 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.542    -2.479    debounce_inst_send_enable/CLK
    SLICE_X160Y117       FDRE                                         r  debounce_inst_send_enable/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y117       FDRE (Prop_fdre_C_Q)         0.379    -2.100 r  debounce_inst_send_enable/counter_reg[0]/Q
                         net (fo=3, routed)           1.167    -0.932    debounce_inst_send_enable/counter_reg_n_0_[0]
    SLICE_X160Y120       LUT6 (Prop_lut6_I1_O)        0.105    -0.827 r  debounce_inst_send_enable/counter[17]_i_5/O
                         net (fo=1, routed)           0.766    -0.061    debounce_inst_send_enable/counter[17]_i_5_n_0
    SLICE_X160Y119       LUT4 (Prop_lut4_I1_O)        0.105     0.044 r  debounce_inst_send_enable/counter[17]_i_3/O
                         net (fo=20, routed)          0.677     0.721    debounce_inst_send_enable/counter[17]_i_3_n_0
    SLICE_X160Y121       LUT2 (Prop_lut2_I1_O)        0.124     0.845 r  debounce_inst_send_enable/counter[17]_i_2/O
                         net (fo=1, routed)           0.000     0.845    debounce_inst_send_enable/counter[17]
    SLICE_X160Y121       FDRE                                         r  debounce_inst_send_enable/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                    100.000   100.000 r  
    R3                                                0.000   100.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000   100.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   100.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   101.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    95.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    96.465    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    96.542 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.431    97.973    debounce_inst_send_enable/CLK
    SLICE_X160Y121       FDRE                                         r  debounce_inst_send_enable/counter_reg[17]/C
                         clock pessimism             -0.482    97.491    
                         clock uncertainty           -0.091    97.400    
    SLICE_X160Y121       FDRE (Setup_fdre_C_D)        0.069    97.469    debounce_inst_send_enable/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         97.469    
                         arrival time                          -0.845    
  -------------------------------------------------------------------
                         slack                                 96.624    

Slack (MET) :             96.789ns  (required time - arrival time)
  Source:                 debounce_inst_send_enable/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce_inst_send_enable/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_glb_clk_src rise@100.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        3.150ns  (logic 0.694ns (22.032%)  route 2.456ns (77.968%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.022ns = ( 97.978 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.457ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.542    -2.479    debounce_inst_send_enable/CLK
    SLICE_X160Y117       FDRE                                         r  debounce_inst_send_enable/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y117       FDRE (Prop_fdre_C_Q)         0.379    -2.100 r  debounce_inst_send_enable/counter_reg[0]/Q
                         net (fo=3, routed)           1.167    -0.932    debounce_inst_send_enable/counter_reg_n_0_[0]
    SLICE_X160Y120       LUT6 (Prop_lut6_I1_O)        0.105    -0.827 r  debounce_inst_send_enable/counter[17]_i_5/O
                         net (fo=1, routed)           0.766    -0.061    debounce_inst_send_enable/counter[17]_i_5_n_0
    SLICE_X160Y119       LUT4 (Prop_lut4_I1_O)        0.105     0.044 r  debounce_inst_send_enable/counter[17]_i_3/O
                         net (fo=20, routed)          0.522     0.566    debounce_inst_send_enable/counter[17]_i_3_n_0
    SLICE_X160Y117       LUT2 (Prop_lut2_I0_O)        0.105     0.671 r  debounce_inst_send_enable/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.671    debounce_inst_send_enable/counter[0]
    SLICE_X160Y117       FDRE                                         r  debounce_inst_send_enable/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                    100.000   100.000 r  
    R3                                                0.000   100.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000   100.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   100.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   101.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    95.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    96.465    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    96.542 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.436    97.978    debounce_inst_send_enable/CLK
    SLICE_X160Y117       FDRE                                         r  debounce_inst_send_enable/counter_reg[0]/C
                         clock pessimism             -0.457    97.521    
                         clock uncertainty           -0.091    97.430    
    SLICE_X160Y117       FDRE (Setup_fdre_C_D)        0.030    97.460    debounce_inst_send_enable/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         97.460    
                         arrival time                          -0.671    
  -------------------------------------------------------------------
                         slack                                 96.789    

Slack (MET) :             96.799ns  (required time - arrival time)
  Source:                 debounce_inst_send_enable/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce_inst_send_enable/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_glb_clk_src rise@100.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        3.142ns  (logic 0.694ns (22.086%)  route 2.448ns (77.914%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.022ns = ( 97.978 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.457ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.542    -2.479    debounce_inst_send_enable/CLK
    SLICE_X160Y117       FDRE                                         r  debounce_inst_send_enable/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y117       FDRE (Prop_fdre_C_Q)         0.379    -2.100 r  debounce_inst_send_enable/counter_reg[0]/Q
                         net (fo=3, routed)           1.167    -0.932    debounce_inst_send_enable/counter_reg_n_0_[0]
    SLICE_X160Y120       LUT6 (Prop_lut6_I1_O)        0.105    -0.827 r  debounce_inst_send_enable/counter[17]_i_5/O
                         net (fo=1, routed)           0.766    -0.061    debounce_inst_send_enable/counter[17]_i_5_n_0
    SLICE_X160Y119       LUT4 (Prop_lut4_I1_O)        0.105     0.044 r  debounce_inst_send_enable/counter[17]_i_3/O
                         net (fo=20, routed)          0.514     0.559    debounce_inst_send_enable/counter[17]_i_3_n_0
    SLICE_X160Y117       LUT2 (Prop_lut2_I1_O)        0.105     0.664 r  debounce_inst_send_enable/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.664    debounce_inst_send_enable/counter[2]
    SLICE_X160Y117       FDRE                                         r  debounce_inst_send_enable/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                    100.000   100.000 r  
    R3                                                0.000   100.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000   100.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   100.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   101.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    95.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    96.465    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    96.542 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.436    97.978    debounce_inst_send_enable/CLK
    SLICE_X160Y117       FDRE                                         r  debounce_inst_send_enable/counter_reg[2]/C
                         clock pessimism             -0.457    97.521    
                         clock uncertainty           -0.091    97.430    
    SLICE_X160Y117       FDRE (Setup_fdre_C_D)        0.032    97.462    debounce_inst_send_enable/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         97.462    
                         arrival time                          -0.664    
  -------------------------------------------------------------------
                         slack                                 96.799    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 reset_inst/syn_block_0/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reset_inst/syn_block_0/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.397ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.636    -0.469    reset_inst/syn_block_0/clk
    SLICE_X163Y123       FDRE                                         r  reset_inst/syn_block_0/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  reset_inst/syn_block_0/data_sync_reg0/Q
                         net (fo=1, routed)           0.055    -0.272    reset_inst/syn_block_0/data_sync0
    SLICE_X163Y123       FDRE                                         r  reset_inst/syn_block_0/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.906    -0.397    reset_inst/syn_block_0/clk
    SLICE_X163Y123       FDRE                                         r  reset_inst/syn_block_0/data_sync_reg1/C
                         clock pessimism             -0.072    -0.469    
    SLICE_X163Y123       FDRE (Hold_fdre_C_D)         0.075    -0.394    reset_inst/syn_block_0/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 reset_inst/dcm_locked_sync_pre_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reset_inst/reset_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.246ns (81.159%)  route 0.057ns (18.841%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.392ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.640    -0.465    reset_inst/clk_out1
    SLICE_X162Y119       FDRE                                         r  reset_inst/dcm_locked_sync_pre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y119       FDRE (Prop_fdre_C_Q)         0.148    -0.317 f  reset_inst/dcm_locked_sync_pre_reg/Q
                         net (fo=1, routed)           0.057    -0.260    reset_inst/dcm_locked_sync_pre
    SLICE_X162Y119       LUT2 (Prop_lut2_I1_O)        0.098    -0.162 r  reset_inst/reset_sync_i_1/O
                         net (fo=1, routed)           0.000    -0.162    reset_inst/reset_sync_i_1_n_0
    SLICE_X162Y119       FDRE                                         r  reset_inst/reset_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.911    -0.392    reset_inst/clk_out1
    SLICE_X162Y119       FDRE                                         r  reset_inst/reset_sync_reg/C
                         clock pessimism             -0.073    -0.465    
    SLICE_X162Y119       FDRE (Hold_fdre_C_D)         0.120    -0.345    reset_inst/reset_sync_reg
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 debounce_inst_send_enable/key_sec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.634%)  route 0.088ns (26.366%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.391ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.641    -0.464    debounce_inst_send_enable/CLK
    SLICE_X162Y118       FDRE                                         r  debounce_inst_send_enable/key_sec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y118       FDRE (Prop_fdre_C_Q)         0.148    -0.316 r  debounce_inst_send_enable/key_sec_reg/Q
                         net (fo=1, routed)           0.088    -0.228    data_gen_inst/key_sec
    SLICE_X162Y118       LUT5 (Prop_lut5_I3_O)        0.098    -0.130 r  data_gen_inst/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.130    data_gen_inst/FSM_sequential_state_reg[0]_i_1_n_0
    SLICE_X162Y118       FDRE                                         r  data_gen_inst/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.912    -0.391    data_gen_inst/CLK
    SLICE_X162Y118       FDRE                                         r  data_gen_inst/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism             -0.073    -0.464    
    SLICE_X162Y118       FDRE (Hold_fdre_C_D)         0.120    -0.344    data_gen_inst/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 reset_inst/syn_block_0/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reset_inst/syn_block_0/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.397ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.636    -0.469    reset_inst/syn_block_0/clk
    SLICE_X163Y123       FDRE                                         r  reset_inst/syn_block_0/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y123       FDRE (Prop_fdre_C_Q)         0.128    -0.341 r  reset_inst/syn_block_0/data_sync_reg1/Q
                         net (fo=1, routed)           0.116    -0.225    reset_inst/syn_block_0/data_sync1
    SLICE_X163Y123       FDRE                                         r  reset_inst/syn_block_0/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.906    -0.397    reset_inst/syn_block_0/clk
    SLICE_X163Y123       FDRE                                         r  reset_inst/syn_block_0/data_sync_reg2/C
                         clock pessimism             -0.072    -0.469    
    SLICE_X163Y123       FDRE (Hold_fdre_C_D)         0.017    -0.452    reset_inst/syn_block_0/data_sync_reg2
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 data_gen_inst/PRBS_GENERATE/prbs_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/prbs_reg_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.249ns (68.927%)  route 0.112ns (31.073%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.393ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.639    -0.466    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X158Y119       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y119       FDSE (Prop_fdse_C_Q)         0.148    -0.318 r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[2]/Q
                         net (fo=6, routed)           0.112    -0.205    data_gen_inst/PRBS_GENERATE/p_0_in11_in[1]
    SLICE_X158Y119       LUT2 (Prop_lut2_I1_O)        0.101    -0.104 r  data_gen_inst/PRBS_GENERATE/prbs_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.104    data_gen_inst/PRBS_GENERATE/p_26_in
    SLICE_X158Y119       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.910    -0.393    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X158Y119       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[7]/C
                         clock pessimism             -0.073    -0.466    
    SLICE_X158Y119       FDSE (Hold_fdse_C_D)         0.131    -0.335    data_gen_inst/PRBS_GENERATE/prbs_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 data_gen_inst/PRBS_GENERATE/prbs_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/prbs_reg_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.249ns (68.172%)  route 0.116ns (31.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.393ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.639    -0.466    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X158Y119       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y119       FDSE (Prop_fdse_C_Q)         0.148    -0.318 r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[2]/Q
                         net (fo=6, routed)           0.116    -0.201    data_gen_inst/PRBS_GENERATE/p_0_in11_in[1]
    SLICE_X158Y119       LUT3 (Prop_lut3_I0_O)        0.101    -0.100 r  data_gen_inst/PRBS_GENERATE/prbs_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.100    data_gen_inst/PRBS_GENERATE/p_36_in
    SLICE_X158Y119       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.910    -0.393    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X158Y119       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[3]/C
                         clock pessimism             -0.073    -0.466    
    SLICE_X158Y119       FDSE (Hold_fdse_C_D)         0.131    -0.335    data_gen_inst/PRBS_GENERATE/prbs_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 data_gen_inst/PRBS_GENERATE/prbs_reg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/prbs_reg_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.928%)  route 0.118ns (32.072%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.392ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.640    -0.465    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X158Y118       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y118       FDSE (Prop_fdse_C_Q)         0.148    -0.317 r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[5]/Q
                         net (fo=5, routed)           0.118    -0.199    data_gen_inst/PRBS_GENERATE/p_0_in1_in[3]
    SLICE_X158Y118       LUT2 (Prop_lut2_I0_O)        0.101    -0.098 r  data_gen_inst/PRBS_GENERATE/prbs_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.098    data_gen_inst/PRBS_GENERATE/p_29_in
    SLICE_X158Y118       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.911    -0.392    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X158Y118       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[6]/C
                         clock pessimism             -0.073    -0.465    
    SLICE_X158Y118       FDSE (Hold_fdse_C_D)         0.131    -0.334    data_gen_inst/PRBS_GENERATE/prbs_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 data_gen_inst/PRBS_GENERATE/prbs_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.246ns (68.667%)  route 0.112ns (31.333%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.393ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.639    -0.466    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X158Y119       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y119       FDSE (Prop_fdse_C_Q)         0.148    -0.318 r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[2]/Q
                         net (fo=6, routed)           0.112    -0.205    data_gen_inst/PRBS_GENERATE/p_0_in11_in[1]
    SLICE_X158Y119       LUT2 (Prop_lut2_I0_O)        0.098    -0.107 r  data_gen_inst/PRBS_GENERATE/DATA_OUT[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.107    data_gen_inst/PRBS_GENERATE/prbs_xor_b[3]
    SLICE_X158Y119       FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.910    -0.393    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X158Y119       FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[3]/C
                         clock pessimism             -0.073    -0.466    
    SLICE_X158Y119       FDSE (Hold_fdse_C_D)         0.120    -0.346    data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[3]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 data_gen_inst/PRBS_GENERATE/prbs_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.246ns (67.909%)  route 0.116ns (32.091%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.393ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.639    -0.466    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X158Y119       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y119       FDSE (Prop_fdse_C_Q)         0.148    -0.318 r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[2]/Q
                         net (fo=6, routed)           0.116    -0.201    data_gen_inst/PRBS_GENERATE/p_0_in11_in[1]
    SLICE_X158Y119       LUT3 (Prop_lut3_I2_O)        0.098    -0.103 r  data_gen_inst/PRBS_GENERATE/DATA_OUT[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.103    data_gen_inst/PRBS_GENERATE/prbs_xor_b[7]
    SLICE_X158Y119       FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.910    -0.393    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X158Y119       FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[7]/C
                         clock pessimism             -0.073    -0.466    
    SLICE_X158Y119       FDSE (Hold_fdse_C_D)         0.121    -0.345    data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[7]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 data_gen_inst/PRBS_GENERATE/prbs_reg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.246ns (67.663%)  route 0.118ns (32.337%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.392ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.640    -0.465    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X158Y118       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y118       FDSE (Prop_fdse_C_Q)         0.148    -0.317 r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[5]/Q
                         net (fo=5, routed)           0.118    -0.199    data_gen_inst/PRBS_GENERATE/p_0_in1_in[3]
    SLICE_X158Y118       LUT2 (Prop_lut2_I1_O)        0.098    -0.101 r  data_gen_inst/PRBS_GENERATE/DATA_OUT[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.101    data_gen_inst/PRBS_GENERATE/prbs_xor_b[4]
    SLICE_X158Y118       FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.911    -0.392    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X158Y118       FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[4]/C
                         clock pessimism             -0.073    -0.465    
    SLICE_X158Y118       FDSE (Hold_fdse_C_D)         0.121    -0.344    data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[4]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_glb_clk_src
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         100.000     98.408     BUFGCTRL_X0Y0   glb_clk_src_inst/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X162Y118  data_gen_inst/FSM_sequential_state_reg_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X162Y118  data_gen_inst/FSM_sequential_state_reg_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         100.000     99.000     SLICE_X159Y118  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         100.000     99.000     SLICE_X159Y118  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         100.000     99.000     SLICE_X158Y118  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         100.000     99.000     SLICE_X158Y119  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[3]/C
Min Period        n/a     FDSE/C             n/a            1.000         100.000     99.000     SLICE_X158Y118  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[4]/C
Min Period        n/a     FDSE/C             n/a            1.000         100.000     99.000     SLICE_X158Y118  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[5]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X158Y119  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[3]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X158Y119  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[7]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X158Y119  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[8]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X158Y119  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X158Y119  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[3]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X158Y119  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[7]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X160Y120  debounce_inst_send_enable/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X160Y120  debounce_inst_send_enable/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X160Y120  debounce_inst_send_enable/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X160Y120  debounce_inst_send_enable/counter_reg[14]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X159Y118  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X159Y118  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X158Y118  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[2]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X158Y118  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[4]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X158Y118  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[5]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X158Y118  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[6]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X159Y118  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[9]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X159Y118  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X158Y118  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[4]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X158Y118  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_glb_clk_src
  To Clock:  clk_out2_glb_clk_src

Setup :            0  Failing Endpoints,  Worst Slack        7.125ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.125ns  (required time - arrival time)
  Source:                 para_to_serial_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        2.755ns  (logic 0.589ns (21.379%)  route 2.166ns (78.621%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 7.976 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.539    -2.482    para_to_serial_inst/CLK
    SLICE_X156Y119       FDRE                                         r  para_to_serial_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y119       FDRE (Prop_fdre_C_Q)         0.379    -2.103 f  para_to_serial_inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.683    -1.419    para_to_serial_inst/counter[0]
    SLICE_X156Y118       LUT4 (Prop_lut4_I0_O)        0.105    -1.314 r  para_to_serial_inst/para_reg[9]_i_2/O
                         net (fo=10, routed)          0.684    -0.630    data_gen_inst/PRBS_GENERATE/para_reg_reg[0]
    SLICE_X159Y118       LUT5 (Prop_lut5_I4_O)        0.105    -0.525 r  data_gen_inst/PRBS_GENERATE/para_reg[1]_i_1/O
                         net (fo=1, routed)           0.799     0.273    para_to_serial_inst/D[1]
    SLICE_X157Y118       FDRE                                         r  para_to_serial_inst/para_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.434     7.976    para_to_serial_inst/CLK
    SLICE_X157Y118       FDRE                                         r  para_to_serial_inst/para_reg_reg[1]/C
                         clock pessimism             -0.482     7.494    
                         clock uncertainty           -0.064     7.431    
    SLICE_X157Y118       FDRE (Setup_fdre_C_D)       -0.032     7.399    para_to_serial_inst/para_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.399    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  7.125    

Slack (MET) :             8.223ns  (required time - arrival time)
  Source:                 para_to_serial_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        1.720ns  (logic 0.589ns (34.249%)  route 1.131ns (65.751%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 7.976 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.539    -2.482    para_to_serial_inst/CLK
    SLICE_X156Y119       FDRE                                         r  para_to_serial_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y119       FDRE (Prop_fdre_C_Q)         0.379    -2.103 f  para_to_serial_inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.683    -1.419    para_to_serial_inst/counter[0]
    SLICE_X156Y118       LUT4 (Prop_lut4_I0_O)        0.105    -1.314 r  para_to_serial_inst/para_reg[9]_i_2/O
                         net (fo=10, routed)          0.447    -0.867    data_gen_inst/PRBS_GENERATE/para_reg_reg[0]
    SLICE_X156Y118       LUT5 (Prop_lut5_I4_O)        0.105    -0.762 r  data_gen_inst/PRBS_GENERATE/para_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.762    para_to_serial_inst/D[4]
    SLICE_X156Y118       FDRE                                         r  para_to_serial_inst/para_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.434     7.976    para_to_serial_inst/CLK
    SLICE_X156Y118       FDRE                                         r  para_to_serial_inst/para_reg_reg[4]/C
                         clock pessimism             -0.482     7.494    
                         clock uncertainty           -0.064     7.431    
    SLICE_X156Y118       FDRE (Setup_fdre_C_D)        0.030     7.461    para_to_serial_inst/para_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          7.461    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  8.223    

Slack (MET) :             8.226ns  (required time - arrival time)
  Source:                 para_to_serial_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        1.718ns  (logic 0.589ns (34.285%)  route 1.129ns (65.715%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 7.976 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.539    -2.482    para_to_serial_inst/CLK
    SLICE_X156Y119       FDRE                                         r  para_to_serial_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y119       FDRE (Prop_fdre_C_Q)         0.379    -2.103 f  para_to_serial_inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.683    -1.419    para_to_serial_inst/counter[0]
    SLICE_X156Y118       LUT4 (Prop_lut4_I0_O)        0.105    -1.314 r  para_to_serial_inst/para_reg[9]_i_2/O
                         net (fo=10, routed)          0.445    -0.869    data_gen_inst/PRBS_GENERATE/para_reg_reg[0]
    SLICE_X156Y118       LUT5 (Prop_lut5_I4_O)        0.105    -0.764 r  data_gen_inst/PRBS_GENERATE/para_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.764    para_to_serial_inst/D[5]
    SLICE_X156Y118       FDRE                                         r  para_to_serial_inst/para_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.434     7.976    para_to_serial_inst/CLK
    SLICE_X156Y118       FDRE                                         r  para_to_serial_inst/para_reg_reg[5]/C
                         clock pessimism             -0.482     7.494    
                         clock uncertainty           -0.064     7.431    
    SLICE_X156Y118       FDRE (Setup_fdre_C_D)        0.032     7.463    para_to_serial_inst/para_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          7.463    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  8.226    

Slack (MET) :             8.234ns  (required time - arrival time)
  Source:                 para_to_serial_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        1.477ns  (logic 0.498ns (33.708%)  route 0.979ns (66.292%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 7.976 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.539    -2.482    para_to_serial_inst/CLK
    SLICE_X156Y119       FDRE                                         r  para_to_serial_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y119       FDRE (Prop_fdre_C_Q)         0.379    -2.103 r  para_to_serial_inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.683    -1.419    para_to_serial_inst/counter[0]
    SLICE_X156Y118       LUT4 (Prop_lut4_I3_O)        0.119    -1.300 r  para_to_serial_inst/counter[3]_i_1__0/O
                         net (fo=1, routed)           0.296    -1.004    para_to_serial_inst/counter[3]_i_1__0_n_0
    SLICE_X156Y118       FDRE                                         r  para_to_serial_inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.434     7.976    para_to_serial_inst/CLK
    SLICE_X156Y118       FDRE                                         r  para_to_serial_inst/counter_reg[3]/C
                         clock pessimism             -0.482     7.494    
                         clock uncertainty           -0.064     7.431    
    SLICE_X156Y118       FDRE (Setup_fdre_C_D)       -0.201     7.230    para_to_serial_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          7.230    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  8.234    

Slack (MET) :             8.283ns  (required time - arrival time)
  Source:                 para_to_serial_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.589ns (35.462%)  route 1.072ns (64.538%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 7.975 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    -0.481ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.539    -2.482    para_to_serial_inst/CLK
    SLICE_X156Y119       FDRE                                         r  para_to_serial_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y119       FDRE (Prop_fdre_C_Q)         0.379    -2.103 f  para_to_serial_inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.683    -1.419    para_to_serial_inst/counter[0]
    SLICE_X156Y118       LUT4 (Prop_lut4_I0_O)        0.105    -1.314 r  para_to_serial_inst/para_reg[9]_i_2/O
                         net (fo=10, routed)          0.388    -0.926    data_gen_inst/PRBS_GENERATE/para_reg_reg[0]
    SLICE_X157Y119       LUT5 (Prop_lut5_I4_O)        0.105    -0.821 r  data_gen_inst/PRBS_GENERATE/para_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.821    para_to_serial_inst/D[8]
    SLICE_X157Y119       FDRE                                         r  para_to_serial_inst/para_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.433     7.975    para_to_serial_inst/CLK
    SLICE_X157Y119       FDRE                                         r  para_to_serial_inst/para_reg_reg[8]/C
                         clock pessimism             -0.481     7.494    
                         clock uncertainty           -0.064     7.431    
    SLICE_X157Y119       FDRE (Setup_fdre_C_D)        0.032     7.463    para_to_serial_inst/para_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          7.463    
                         arrival time                           0.821    
  -------------------------------------------------------------------
                         slack                                  8.283    

Slack (MET) :             8.285ns  (required time - arrival time)
  Source:                 para_to_serial_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        1.657ns  (logic 0.589ns (35.548%)  route 1.068ns (64.452%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 7.975 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    -0.481ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.539    -2.482    para_to_serial_inst/CLK
    SLICE_X156Y119       FDRE                                         r  para_to_serial_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y119       FDRE (Prop_fdre_C_Q)         0.379    -2.103 f  para_to_serial_inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.683    -1.419    para_to_serial_inst/counter[0]
    SLICE_X156Y118       LUT4 (Prop_lut4_I0_O)        0.105    -1.314 r  para_to_serial_inst/para_reg[9]_i_2/O
                         net (fo=10, routed)          0.384    -0.930    data_gen_inst/PRBS_GENERATE/para_reg_reg[0]
    SLICE_X157Y119       LUT5 (Prop_lut5_I2_O)        0.105    -0.825 r  data_gen_inst/PRBS_GENERATE/para_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.825    para_to_serial_inst/D[7]
    SLICE_X157Y119       FDRE                                         r  para_to_serial_inst/para_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.433     7.975    para_to_serial_inst/CLK
    SLICE_X157Y119       FDRE                                         r  para_to_serial_inst/para_reg_reg[7]/C
                         clock pessimism             -0.481     7.494    
                         clock uncertainty           -0.064     7.431    
    SLICE_X157Y119       FDRE (Setup_fdre_C_D)        0.030     7.461    para_to_serial_inst/para_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          7.461    
                         arrival time                           0.825    
  -------------------------------------------------------------------
                         slack                                  8.285    

Slack (MET) :             8.293ns  (required time - arrival time)
  Source:                 para_to_serial_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.589ns (35.674%)  route 1.062ns (64.326%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 7.976 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.539    -2.482    para_to_serial_inst/CLK
    SLICE_X156Y119       FDRE                                         r  para_to_serial_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y119       FDRE (Prop_fdre_C_Q)         0.379    -2.103 f  para_to_serial_inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.683    -1.419    para_to_serial_inst/counter[0]
    SLICE_X156Y118       LUT4 (Prop_lut4_I0_O)        0.105    -1.314 r  para_to_serial_inst/para_reg[9]_i_2/O
                         net (fo=10, routed)          0.379    -0.935    data_gen_inst/PRBS_GENERATE/para_reg_reg[0]
    SLICE_X157Y118       LUT5 (Prop_lut5_I2_O)        0.105    -0.830 r  data_gen_inst/PRBS_GENERATE/para_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.830    para_to_serial_inst/D[6]
    SLICE_X157Y118       FDRE                                         r  para_to_serial_inst/para_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.434     7.976    para_to_serial_inst/CLK
    SLICE_X157Y118       FDRE                                         r  para_to_serial_inst/para_reg_reg[6]/C
                         clock pessimism             -0.482     7.494    
                         clock uncertainty           -0.064     7.431    
    SLICE_X157Y118       FDRE (Setup_fdre_C_D)        0.032     7.463    para_to_serial_inst/para_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          7.463    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  8.293    

Slack (MET) :             8.295ns  (required time - arrival time)
  Source:                 para_to_serial_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        1.647ns  (logic 0.589ns (35.760%)  route 1.058ns (64.240%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 7.976 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.539    -2.482    para_to_serial_inst/CLK
    SLICE_X156Y119       FDRE                                         r  para_to_serial_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y119       FDRE (Prop_fdre_C_Q)         0.379    -2.103 f  para_to_serial_inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.683    -1.419    para_to_serial_inst/counter[0]
    SLICE_X156Y118       LUT4 (Prop_lut4_I0_O)        0.105    -1.314 r  para_to_serial_inst/para_reg[9]_i_2/O
                         net (fo=10, routed)          0.375    -0.939    data_gen_inst/PRBS_GENERATE/para_reg_reg[0]
    SLICE_X157Y118       LUT5 (Prop_lut5_I2_O)        0.105    -0.834 r  data_gen_inst/PRBS_GENERATE/para_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.834    para_to_serial_inst/D[3]
    SLICE_X157Y118       FDRE                                         r  para_to_serial_inst/para_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.434     7.976    para_to_serial_inst/CLK
    SLICE_X157Y118       FDRE                                         r  para_to_serial_inst/para_reg_reg[3]/C
                         clock pessimism             -0.482     7.494    
                         clock uncertainty           -0.064     7.431    
    SLICE_X157Y118       FDRE (Setup_fdre_C_D)        0.030     7.461    para_to_serial_inst/para_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.461    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  8.295    

Slack (MET) :             8.326ns  (required time - arrival time)
  Source:                 para_to_serial_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.589ns (36.464%)  route 1.026ns (63.536%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 7.975 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.539    -2.482    para_to_serial_inst/CLK
    SLICE_X156Y119       FDRE                                         r  para_to_serial_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y119       FDRE (Prop_fdre_C_Q)         0.379    -2.103 f  para_to_serial_inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.683    -1.419    para_to_serial_inst/counter[0]
    SLICE_X156Y118       LUT4 (Prop_lut4_I0_O)        0.105    -1.314 r  para_to_serial_inst/para_reg[9]_i_2/O
                         net (fo=10, routed)          0.343    -0.971    data_gen_inst/PRBS_GENERATE/para_reg_reg[0]
    SLICE_X159Y119       LUT5 (Prop_lut5_I4_O)        0.105    -0.866 r  data_gen_inst/PRBS_GENERATE/para_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.866    para_to_serial_inst/D[9]
    SLICE_X159Y119       FDRE                                         r  para_to_serial_inst/para_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.433     7.975    para_to_serial_inst/CLK
    SLICE_X159Y119       FDRE                                         r  para_to_serial_inst/para_reg_reg[9]/C
                         clock pessimism             -0.482     7.493    
                         clock uncertainty           -0.064     7.430    
    SLICE_X159Y119       FDRE (Setup_fdre_C_D)        0.030     7.460    para_to_serial_inst/para_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  8.326    

Slack (MET) :             8.384ns  (required time - arrival time)
  Source:                 para_to_serial_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        1.561ns  (logic 0.589ns (37.730%)  route 0.972ns (62.270%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 7.976 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.539    -2.482    para_to_serial_inst/CLK
    SLICE_X156Y119       FDRE                                         r  para_to_serial_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y119       FDRE (Prop_fdre_C_Q)         0.379    -2.103 f  para_to_serial_inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.683    -1.419    para_to_serial_inst/counter[0]
    SLICE_X156Y118       LUT4 (Prop_lut4_I0_O)        0.105    -1.314 r  para_to_serial_inst/para_reg[9]_i_2/O
                         net (fo=10, routed)          0.289    -1.025    data_gen_inst/PRBS_GENERATE/para_reg_reg[0]
    SLICE_X157Y118       LUT5 (Prop_lut5_I2_O)        0.105    -0.920 r  data_gen_inst/PRBS_GENERATE/para_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.920    para_to_serial_inst/D[2]
    SLICE_X157Y118       FDRE                                         r  para_to_serial_inst/para_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.434     7.976    para_to_serial_inst/CLK
    SLICE_X157Y118       FDRE                                         r  para_to_serial_inst/para_reg_reg[2]/C
                         clock pessimism             -0.482     7.494    
                         clock uncertainty           -0.064     7.431    
    SLICE_X157Y118       FDRE (Setup_fdre_C_D)        0.033     7.464    para_to_serial_inst/para_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.464    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  8.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 para_to_serial_inst/para_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.799%)  route 0.092ns (33.201%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.392ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.640    -0.465    para_to_serial_inst/CLK
    SLICE_X157Y118       FDRE                                         r  para_to_serial_inst/para_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y118       FDRE (Prop_fdre_C_Q)         0.141    -0.324 r  para_to_serial_inst/para_reg_reg[3]/Q
                         net (fo=1, routed)           0.092    -0.231    data_gen_inst/PRBS_GENERATE/para_reg_reg[9][3]
    SLICE_X156Y118       LUT5 (Prop_lut5_I1_O)        0.045    -0.186 r  data_gen_inst/PRBS_GENERATE/para_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    para_to_serial_inst/D[4]
    SLICE_X156Y118       FDRE                                         r  para_to_serial_inst/para_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.911    -0.392    para_to_serial_inst/CLK
    SLICE_X156Y118       FDRE                                         r  para_to_serial_inst/para_reg_reg[4]/C
                         clock pessimism             -0.060    -0.452    
    SLICE_X156Y118       FDRE (Hold_fdre_C_D)         0.091    -0.361    para_to_serial_inst/para_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 para_to_serial_inst/para_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.727%)  route 0.136ns (42.273%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.392ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.640    -0.465    para_to_serial_inst/CLK
    SLICE_X156Y118       FDRE                                         r  para_to_serial_inst/para_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y118       FDRE (Prop_fdre_C_Q)         0.141    -0.324 r  para_to_serial_inst/para_reg_reg[5]/Q
                         net (fo=1, routed)           0.136    -0.188    data_gen_inst/PRBS_GENERATE/para_reg_reg[9][5]
    SLICE_X157Y118       LUT5 (Prop_lut5_I0_O)        0.045    -0.143 r  data_gen_inst/PRBS_GENERATE/para_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.143    para_to_serial_inst/D[6]
    SLICE_X157Y118       FDRE                                         r  para_to_serial_inst/para_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.911    -0.392    para_to_serial_inst/CLK
    SLICE_X157Y118       FDRE                                         r  para_to_serial_inst/para_reg_reg[6]/C
                         clock pessimism             -0.060    -0.452    
    SLICE_X157Y118       FDRE (Hold_fdre_C_D)         0.092    -0.360    para_to_serial_inst/para_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 para_to_serial_inst/para_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.157%)  route 0.157ns (45.843%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.393ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.639    -0.466    para_to_serial_inst/CLK
    SLICE_X157Y119       FDRE                                         r  para_to_serial_inst/para_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y119       FDRE (Prop_fdre_C_Q)         0.141    -0.325 r  para_to_serial_inst/para_reg_reg[7]/Q
                         net (fo=1, routed)           0.157    -0.167    data_gen_inst/PRBS_GENERATE/para_reg_reg[9][7]
    SLICE_X157Y119       LUT5 (Prop_lut5_I1_O)        0.045    -0.122 r  data_gen_inst/PRBS_GENERATE/para_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.122    para_to_serial_inst/D[8]
    SLICE_X157Y119       FDRE                                         r  para_to_serial_inst/para_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.910    -0.393    para_to_serial_inst/CLK
    SLICE_X157Y119       FDRE                                         r  para_to_serial_inst/para_reg_reg[8]/C
                         clock pessimism             -0.073    -0.466    
    SLICE_X157Y119       FDRE (Hold_fdre_C_D)         0.092    -0.374    para_to_serial_inst/para_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 para_to_serial_inst/para_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.619%)  route 0.161ns (46.381%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.392ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.640    -0.465    para_to_serial_inst/CLK
    SLICE_X156Y118       FDRE                                         r  para_to_serial_inst/para_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y118       FDRE (Prop_fdre_C_Q)         0.141    -0.324 r  para_to_serial_inst/para_reg_reg[4]/Q
                         net (fo=1, routed)           0.161    -0.163    data_gen_inst/PRBS_GENERATE/para_reg_reg[9][4]
    SLICE_X156Y118       LUT5 (Prop_lut5_I1_O)        0.045    -0.118 r  data_gen_inst/PRBS_GENERATE/para_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.118    para_to_serial_inst/D[5]
    SLICE_X156Y118       FDRE                                         r  para_to_serial_inst/para_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.911    -0.392    para_to_serial_inst/CLK
    SLICE_X156Y118       FDRE                                         r  para_to_serial_inst/para_reg_reg[5]/C
                         clock pessimism             -0.073    -0.465    
    SLICE_X156Y118       FDRE (Hold_fdre_C_D)         0.092    -0.373    para_to_serial_inst/para_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 para_to_serial_inst/para_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.525%)  route 0.190ns (50.475%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.393ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.640    -0.465    para_to_serial_inst/CLK
    SLICE_X157Y118       FDRE                                         r  para_to_serial_inst/para_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y118       FDRE (Prop_fdre_C_Q)         0.141    -0.324 r  para_to_serial_inst/para_reg_reg[6]/Q
                         net (fo=1, routed)           0.190    -0.134    data_gen_inst/PRBS_GENERATE/para_reg_reg[9][6]
    SLICE_X157Y119       LUT5 (Prop_lut5_I0_O)        0.045    -0.089 r  data_gen_inst/PRBS_GENERATE/para_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.089    para_to_serial_inst/D[7]
    SLICE_X157Y119       FDRE                                         r  para_to_serial_inst/para_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.910    -0.393    para_to_serial_inst/CLK
    SLICE_X157Y119       FDRE                                         r  para_to_serial_inst/para_reg_reg[7]/C
                         clock pessimism             -0.059    -0.452    
    SLICE_X157Y119       FDRE (Hold_fdre_C_D)         0.091    -0.361    para_to_serial_inst/para_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 para_to_serial_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.144%)  route 0.178ns (48.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.393ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.639    -0.466    para_to_serial_inst/CLK
    SLICE_X156Y119       FDRE                                         r  para_to_serial_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y119       FDRE (Prop_fdre_C_Q)         0.141    -0.325 f  para_to_serial_inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.178    -0.147    para_to_serial_inst/counter[0]
    SLICE_X156Y119       LUT1 (Prop_lut1_I0_O)        0.045    -0.102 r  para_to_serial_inst/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.102    para_to_serial_inst/counter[0]_i_1__0_n_0
    SLICE_X156Y119       FDRE                                         r  para_to_serial_inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.910    -0.393    para_to_serial_inst/CLK
    SLICE_X156Y119       FDRE                                         r  para_to_serial_inst/counter_reg[0]/C
                         clock pessimism             -0.073    -0.466    
    SLICE_X156Y119       FDRE (Hold_fdre_C_D)         0.091    -0.375    para_to_serial_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 para_to_serial_inst/para_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.227ns (62.121%)  route 0.138ns (37.879%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.392ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.640    -0.465    para_to_serial_inst/CLK
    SLICE_X157Y118       FDRE                                         r  para_to_serial_inst/para_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y118       FDRE (Prop_fdre_C_Q)         0.128    -0.337 r  para_to_serial_inst/para_reg_reg[1]/Q
                         net (fo=1, routed)           0.138    -0.198    data_gen_inst/PRBS_GENERATE/para_reg_reg[9][1]
    SLICE_X157Y118       LUT5 (Prop_lut5_I0_O)        0.099    -0.099 r  data_gen_inst/PRBS_GENERATE/para_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.099    para_to_serial_inst/D[2]
    SLICE_X157Y118       FDRE                                         r  para_to_serial_inst/para_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.911    -0.392    para_to_serial_inst/CLK
    SLICE_X157Y118       FDRE                                         r  para_to_serial_inst/para_reg_reg[2]/C
                         clock pessimism             -0.073    -0.465    
    SLICE_X157Y118       FDRE (Hold_fdre_C_D)         0.092    -0.373    para_to_serial_inst/para_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 para_to_serial_inst/para_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.241%)  route 0.200ns (51.759%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.393ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.639    -0.466    para_to_serial_inst/CLK
    SLICE_X157Y119       FDRE                                         r  para_to_serial_inst/para_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y119       FDRE (Prop_fdre_C_Q)         0.141    -0.325 r  para_to_serial_inst/para_reg_reg[8]/Q
                         net (fo=1, routed)           0.200    -0.125    data_gen_inst/PRBS_GENERATE/para_reg_reg[9][8]
    SLICE_X159Y119       LUT5 (Prop_lut5_I1_O)        0.045    -0.080 r  data_gen_inst/PRBS_GENERATE/para_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.080    para_to_serial_inst/D[9]
    SLICE_X159Y119       FDRE                                         r  para_to_serial_inst/para_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.910    -0.393    para_to_serial_inst/CLK
    SLICE_X159Y119       FDRE                                         r  para_to_serial_inst/para_reg_reg[9]/C
                         clock pessimism             -0.059    -0.452    
    SLICE_X159Y119       FDRE (Hold_fdre_C_D)         0.091    -0.361    para_to_serial_inst/para_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 para_to_serial_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.227ns (59.106%)  route 0.157ns (40.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.392ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.640    -0.465    para_to_serial_inst/CLK
    SLICE_X156Y118       FDRE                                         r  para_to_serial_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y118       FDRE (Prop_fdre_C_Q)         0.128    -0.337 f  para_to_serial_inst/counter_reg[3]/Q
                         net (fo=3, routed)           0.157    -0.180    para_to_serial_inst/counter[3]
    SLICE_X156Y118       LUT4 (Prop_lut4_I1_O)        0.099    -0.081 r  para_to_serial_inst/counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.081    para_to_serial_inst/counter[1]_i_1__0_n_0
    SLICE_X156Y118       FDRE                                         r  para_to_serial_inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.911    -0.392    para_to_serial_inst/CLK
    SLICE_X156Y118       FDRE                                         r  para_to_serial_inst/counter_reg[1]/C
                         clock pessimism             -0.073    -0.465    
    SLICE_X156Y118       FDRE (Hold_fdre_C_D)         0.092    -0.373    para_to_serial_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 para_to_serial_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.184ns (43.637%)  route 0.238ns (56.363%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.392ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.640    -0.465    para_to_serial_inst/CLK
    SLICE_X156Y118       FDRE                                         r  para_to_serial_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y118       FDRE (Prop_fdre_C_Q)         0.141    -0.324 r  para_to_serial_inst/counter_reg[1]/Q
                         net (fo=4, routed)           0.238    -0.086    para_to_serial_inst/counter[1]
    SLICE_X156Y118       LUT3 (Prop_lut3_I2_O)        0.043    -0.043 r  para_to_serial_inst/counter[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.043    para_to_serial_inst/counter[2]_i_1__0_n_0
    SLICE_X156Y118       FDRE                                         r  para_to_serial_inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.911    -0.392    para_to_serial_inst/CLK
    SLICE_X156Y118       FDRE                                         r  para_to_serial_inst/counter_reg[2]/C
                         clock pessimism             -0.073    -0.465    
    SLICE_X156Y118       FDRE (Hold_fdre_C_D)         0.107    -0.358    para_to_serial_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.315    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_glb_clk_src
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1   glb_clk_src_inst/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X156Y119  para_to_serial_inst/counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X156Y118  para_to_serial_inst/counter_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X156Y118  para_to_serial_inst/counter_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X156Y118  para_to_serial_inst/counter_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X157Y118  para_to_serial_inst/para_reg_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X157Y118  para_to_serial_inst/para_reg_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X157Y118  para_to_serial_inst/para_reg_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X157Y118  para_to_serial_inst/para_reg_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X156Y119  para_to_serial_inst/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X156Y118  para_to_serial_inst/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X156Y118  para_to_serial_inst/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X156Y118  para_to_serial_inst/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X157Y118  para_to_serial_inst/para_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X157Y118  para_to_serial_inst/para_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X157Y118  para_to_serial_inst/para_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X157Y118  para_to_serial_inst/para_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X156Y118  para_to_serial_inst/para_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X156Y118  para_to_serial_inst/para_reg_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X156Y119  para_to_serial_inst/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X156Y119  para_to_serial_inst/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X156Y118  para_to_serial_inst/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X156Y118  para_to_serial_inst/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X156Y118  para_to_serial_inst/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X156Y118  para_to_serial_inst/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X156Y118  para_to_serial_inst/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X156Y118  para_to_serial_inst/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X157Y118  para_to_serial_inst/para_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X157Y118  para_to_serial_inst/para_reg_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_glb_clk_src
  To Clock:  clkfbout_glb_clk_src

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_glb_clk_src
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { glb_clk_src_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y2   glb_clk_src_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_glb_clk_src
  To Clock:  clk_out2_glb_clk_src

Setup :            0  Failing Endpoints,  Worst Slack        7.208ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.208ns  (required time - arrival time)
  Source:                 data_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        2.430ns  (logic 0.630ns (25.929%)  route 1.800ns (74.071%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 7.976 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.480ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.541    -2.480    data_gen_inst/CLK
    SLICE_X162Y118       FDRE                                         r  data_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y118       FDRE (Prop_fdre_C_Q)         0.398    -2.082 r  data_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=14, routed)          1.800    -0.282    data_gen_inst/PRBS_GENERATE/state_reg[1]
    SLICE_X156Y118       LUT5 (Prop_lut5_I3_O)        0.232    -0.050 r  data_gen_inst/PRBS_GENERATE/para_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.050    para_to_serial_inst/D[5]
    SLICE_X156Y118       FDRE                                         r  para_to_serial_inst/para_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.434     7.976    para_to_serial_inst/CLK
    SLICE_X156Y118       FDRE                                         r  para_to_serial_inst/para_reg_reg[5]/C
                         clock pessimism             -0.639     7.337    
                         clock uncertainty           -0.211     7.126    
    SLICE_X156Y118       FDRE (Setup_fdre_C_D)        0.032     7.158    para_to_serial_inst/para_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          7.158    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  7.208    

Slack (MET) :             7.216ns  (required time - arrival time)
  Source:                 data_gen_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        2.358ns  (logic 0.538ns (22.820%)  route 1.820ns (77.180%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 7.976 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.480ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.541    -2.480    data_gen_inst/CLK
    SLICE_X162Y118       FDRE                                         r  data_gen_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y118       FDRE (Prop_fdre_C_Q)         0.433    -2.047 r  data_gen_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=14, routed)          1.021    -1.026    data_gen_inst/PRBS_GENERATE/state_reg[0]
    SLICE_X159Y118       LUT5 (Prop_lut5_I0_O)        0.105    -0.921 r  data_gen_inst/PRBS_GENERATE/para_reg[1]_i_1/O
                         net (fo=1, routed)           0.799    -0.122    para_to_serial_inst/D[1]
    SLICE_X157Y118       FDRE                                         r  para_to_serial_inst/para_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.434     7.976    para_to_serial_inst/CLK
    SLICE_X157Y118       FDRE                                         r  para_to_serial_inst/para_reg_reg[1]/C
                         clock pessimism             -0.639     7.337    
                         clock uncertainty           -0.211     7.126    
    SLICE_X157Y118       FDRE (Setup_fdre_C_D)       -0.032     7.094    para_to_serial_inst/para_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.094    
                         arrival time                           0.122    
  -------------------------------------------------------------------
                         slack                                  7.216    

Slack (MET) :             7.292ns  (required time - arrival time)
  Source:                 data_gen_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.538ns (22.950%)  route 1.806ns (77.050%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 7.976 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.480ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.541    -2.480    data_gen_inst/CLK
    SLICE_X162Y118       FDRE                                         r  data_gen_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y118       FDRE (Prop_fdre_C_Q)         0.433    -2.047 f  data_gen_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=14, routed)          1.806    -0.240    data_gen_inst/PRBS_GENERATE/state_reg[0]
    SLICE_X157Y118       LUT5 (Prop_lut5_I4_O)        0.105    -0.135 r  data_gen_inst/PRBS_GENERATE/para_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.135    para_to_serial_inst/D[3]
    SLICE_X157Y118       FDRE                                         r  para_to_serial_inst/para_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.434     7.976    para_to_serial_inst/CLK
    SLICE_X157Y118       FDRE                                         r  para_to_serial_inst/para_reg_reg[3]/C
                         clock pessimism             -0.639     7.337    
                         clock uncertainty           -0.211     7.126    
    SLICE_X157Y118       FDRE (Setup_fdre_C_D)        0.030     7.156    para_to_serial_inst/para_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.156    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                  7.292    

Slack (MET) :             7.332ns  (required time - arrival time)
  Source:                 data_gen_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        2.303ns  (logic 0.538ns (23.356%)  route 1.765ns (76.644%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 7.976 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.480ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.541    -2.480    data_gen_inst/CLK
    SLICE_X162Y118       FDRE                                         r  data_gen_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y118       FDRE (Prop_fdre_C_Q)         0.433    -2.047 r  data_gen_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=14, routed)          1.765    -0.281    data_gen_inst/PRBS_GENERATE/state_reg[0]
    SLICE_X156Y118       LUT5 (Prop_lut5_I0_O)        0.105    -0.176 r  data_gen_inst/PRBS_GENERATE/para_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    para_to_serial_inst/D[4]
    SLICE_X156Y118       FDRE                                         r  para_to_serial_inst/para_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.434     7.976    para_to_serial_inst/CLK
    SLICE_X156Y118       FDRE                                         r  para_to_serial_inst/para_reg_reg[4]/C
                         clock pessimism             -0.639     7.337    
                         clock uncertainty           -0.211     7.126    
    SLICE_X156Y118       FDRE (Setup_fdre_C_D)        0.030     7.156    para_to_serial_inst/para_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          7.156    
                         arrival time                           0.176    
  -------------------------------------------------------------------
                         slack                                  7.332    

Slack (MET) :             7.333ns  (required time - arrival time)
  Source:                 data_gen_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        2.301ns  (logic 0.538ns (23.377%)  route 1.763ns (76.623%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 7.975 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.480ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.541    -2.480    data_gen_inst/CLK
    SLICE_X162Y118       FDRE                                         r  data_gen_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y118       FDRE (Prop_fdre_C_Q)         0.433    -2.047 r  data_gen_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=14, routed)          1.763    -0.283    data_gen_inst/PRBS_GENERATE/state_reg[0]
    SLICE_X159Y119       LUT5 (Prop_lut5_I0_O)        0.105    -0.178 r  data_gen_inst/PRBS_GENERATE/para_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    para_to_serial_inst/D[9]
    SLICE_X159Y119       FDRE                                         r  para_to_serial_inst/para_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.433     7.975    para_to_serial_inst/CLK
    SLICE_X159Y119       FDRE                                         r  para_to_serial_inst/para_reg_reg[9]/C
                         clock pessimism             -0.639     7.336    
                         clock uncertainty           -0.211     7.125    
    SLICE_X159Y119       FDRE (Setup_fdre_C_D)        0.030     7.155    para_to_serial_inst/para_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          7.155    
                         arrival time                           0.178    
  -------------------------------------------------------------------
                         slack                                  7.333    

Slack (MET) :             7.539ns  (required time - arrival time)
  Source:                 reset_inst/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 0.433ns (25.252%)  route 1.282ns (74.748%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 7.975 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.481ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.540    -2.481    reset_inst/clk_out1
    SLICE_X162Y119       FDRE                                         r  reset_inst/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y119       FDRE (Prop_fdre_C_Q)         0.433    -2.048 r  reset_inst/reset_sync_reg/Q
                         net (fo=21, routed)          1.282    -0.766    para_to_serial_inst/SR[0]
    SLICE_X156Y119       FDRE                                         r  para_to_serial_inst/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.433     7.975    para_to_serial_inst/CLK
    SLICE_X156Y119       FDRE                                         r  para_to_serial_inst/counter_reg[0]/C
                         clock pessimism             -0.639     7.336    
                         clock uncertainty           -0.211     7.125    
    SLICE_X156Y119       FDRE (Setup_fdre_C_R)       -0.352     6.773    para_to_serial_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          6.773    
                         arrival time                           0.766    
  -------------------------------------------------------------------
                         slack                                  7.539    

Slack (MET) :             7.543ns  (required time - arrival time)
  Source:                 reset_inst/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        1.711ns  (logic 0.433ns (25.307%)  route 1.278ns (74.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 7.975 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.481ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.540    -2.481    reset_inst/clk_out1
    SLICE_X162Y119       FDRE                                         r  reset_inst/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y119       FDRE (Prop_fdre_C_Q)         0.433    -2.048 r  reset_inst/reset_sync_reg/Q
                         net (fo=21, routed)          1.278    -0.770    para_to_serial_inst/SR[0]
    SLICE_X157Y119       FDRE                                         r  para_to_serial_inst/para_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.433     7.975    para_to_serial_inst/CLK
    SLICE_X157Y119       FDRE                                         r  para_to_serial_inst/para_reg_reg[7]/C
                         clock pessimism             -0.639     7.336    
                         clock uncertainty           -0.211     7.125    
    SLICE_X157Y119       FDRE (Setup_fdre_C_R)       -0.352     6.773    para_to_serial_inst/para_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          6.773    
                         arrival time                           0.770    
  -------------------------------------------------------------------
                         slack                                  7.543    

Slack (MET) :             7.543ns  (required time - arrival time)
  Source:                 reset_inst/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        1.711ns  (logic 0.433ns (25.307%)  route 1.278ns (74.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 7.975 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.481ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.540    -2.481    reset_inst/clk_out1
    SLICE_X162Y119       FDRE                                         r  reset_inst/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y119       FDRE (Prop_fdre_C_Q)         0.433    -2.048 r  reset_inst/reset_sync_reg/Q
                         net (fo=21, routed)          1.278    -0.770    para_to_serial_inst/SR[0]
    SLICE_X157Y119       FDRE                                         r  para_to_serial_inst/para_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.433     7.975    para_to_serial_inst/CLK
    SLICE_X157Y119       FDRE                                         r  para_to_serial_inst/para_reg_reg[8]/C
                         clock pessimism             -0.639     7.336    
                         clock uncertainty           -0.211     7.125    
    SLICE_X157Y119       FDRE (Setup_fdre_C_R)       -0.352     6.773    para_to_serial_inst/para_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          6.773    
                         arrival time                           0.770    
  -------------------------------------------------------------------
                         slack                                  7.543    

Slack (MET) :             7.580ns  (required time - arrival time)
  Source:                 reset_inst/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        1.675ns  (logic 0.433ns (25.853%)  route 1.242ns (74.147%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 7.976 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.481ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.540    -2.481    reset_inst/clk_out1
    SLICE_X162Y119       FDRE                                         r  reset_inst/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y119       FDRE (Prop_fdre_C_Q)         0.433    -2.048 r  reset_inst/reset_sync_reg/Q
                         net (fo=21, routed)          1.242    -0.806    para_to_serial_inst/SR[0]
    SLICE_X156Y118       FDRE                                         r  para_to_serial_inst/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.434     7.976    para_to_serial_inst/CLK
    SLICE_X156Y118       FDRE                                         r  para_to_serial_inst/counter_reg[1]/C
                         clock pessimism             -0.639     7.337    
                         clock uncertainty           -0.211     7.126    
    SLICE_X156Y118       FDRE (Setup_fdre_C_R)       -0.352     6.774    para_to_serial_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          6.774    
                         arrival time                           0.806    
  -------------------------------------------------------------------
                         slack                                  7.580    

Slack (MET) :             7.580ns  (required time - arrival time)
  Source:                 reset_inst/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        1.675ns  (logic 0.433ns (25.853%)  route 1.242ns (74.147%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 7.976 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.481ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.540    -2.481    reset_inst/clk_out1
    SLICE_X162Y119       FDRE                                         r  reset_inst/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y119       FDRE (Prop_fdre_C_Q)         0.433    -2.048 r  reset_inst/reset_sync_reg/Q
                         net (fo=21, routed)          1.242    -0.806    para_to_serial_inst/SR[0]
    SLICE_X156Y118       FDRE                                         r  para_to_serial_inst/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.434     7.976    para_to_serial_inst/CLK
    SLICE_X156Y118       FDRE                                         r  para_to_serial_inst/counter_reg[2]/C
                         clock pessimism             -0.639     7.337    
                         clock uncertainty           -0.211     7.126    
    SLICE_X156Y118       FDRE (Setup_fdre_C_R)       -0.352     6.774    para_to_serial_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          6.774    
                         arrival time                           0.806    
  -------------------------------------------------------------------
                         slack                                  7.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.209ns (28.441%)  route 0.526ns (71.559%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.392ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.640    -0.465    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X158Y118       FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y118       FDSE (Prop_fdse_C_Q)         0.164    -0.301 r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[4]/Q
                         net (fo=1, routed)           0.526     0.225    data_gen_inst/PRBS_GENERATE/DATA_OUT[4]
    SLICE_X156Y118       LUT5 (Prop_lut5_I2_O)        0.045     0.270 r  data_gen_inst/PRBS_GENERATE/para_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.270    para_to_serial_inst/D[4]
    SLICE_X156Y118       FDRE                                         r  para_to_serial_inst/para_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.911    -0.392    para_to_serial_inst/CLK
    SLICE_X156Y118       FDRE                                         r  para_to_serial_inst/para_reg_reg[4]/C
                         clock pessimism              0.250    -0.142    
                         clock uncertainty            0.211     0.069    
    SLICE_X156Y118       FDRE (Hold_fdre_C_D)         0.091     0.160    para_to_serial_inst/para_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.160    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.186ns (24.949%)  route 0.560ns (75.051%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.392ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.640    -0.465    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X159Y118       FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y118       FDSE (Prop_fdse_C_Q)         0.141    -0.324 r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[0]/Q
                         net (fo=1, routed)           0.560     0.236    data_gen_inst/PRBS_GENERATE/DATA_OUT[0]
    SLICE_X157Y118       LUT4 (Prop_lut4_I0_O)        0.045     0.281 r  data_gen_inst/PRBS_GENERATE/para_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.281    para_to_serial_inst/D[0]
    SLICE_X157Y118       FDRE                                         r  para_to_serial_inst/para_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.911    -0.392    para_to_serial_inst/CLK
    SLICE_X157Y118       FDRE                                         r  para_to_serial_inst/para_reg_reg[0]/C
                         clock pessimism              0.250    -0.142    
                         clock uncertainty            0.211     0.069    
    SLICE_X157Y118       FDRE (Hold_fdre_C_D)         0.092     0.161    para_to_serial_inst/para_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.161    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.209ns (26.507%)  route 0.579ns (73.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.392ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.640    -0.465    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X158Y118       FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y118       FDSE (Prop_fdse_C_Q)         0.164    -0.301 r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[5]/Q
                         net (fo=1, routed)           0.579     0.279    data_gen_inst/PRBS_GENERATE/DATA_OUT[5]
    SLICE_X156Y118       LUT5 (Prop_lut5_I2_O)        0.045     0.324 r  data_gen_inst/PRBS_GENERATE/para_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.324    para_to_serial_inst/D[5]
    SLICE_X156Y118       FDRE                                         r  para_to_serial_inst/para_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.911    -0.392    para_to_serial_inst/CLK
    SLICE_X156Y118       FDRE                                         r  para_to_serial_inst/para_reg_reg[5]/C
                         clock pessimism              0.250    -0.142    
                         clock uncertainty            0.211     0.069    
    SLICE_X156Y118       FDRE (Hold_fdre_C_D)         0.092     0.161    para_to_serial_inst/para_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.161    
                         arrival time                           0.324    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.209ns (25.777%)  route 0.602ns (74.223%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.392ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.639    -0.466    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X158Y119       FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y119       FDSE (Prop_fdse_C_Q)         0.164    -0.302 r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[3]/Q
                         net (fo=1, routed)           0.602     0.300    data_gen_inst/PRBS_GENERATE/DATA_OUT[3]
    SLICE_X157Y118       LUT5 (Prop_lut5_I1_O)        0.045     0.345 r  data_gen_inst/PRBS_GENERATE/para_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.345    para_to_serial_inst/D[3]
    SLICE_X157Y118       FDRE                                         r  para_to_serial_inst/para_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.911    -0.392    para_to_serial_inst/CLK
    SLICE_X157Y118       FDRE                                         r  para_to_serial_inst/para_reg_reg[3]/C
                         clock pessimism              0.250    -0.142    
                         clock uncertainty            0.211     0.069    
    SLICE_X157Y118       FDRE (Hold_fdre_C_D)         0.091     0.160    para_to_serial_inst/para_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.160    
                         arrival time                           0.345    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 data_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.246ns (30.202%)  route 0.569ns (69.798%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.393ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.641    -0.464    data_gen_inst/CLK
    SLICE_X162Y118       FDRE                                         r  data_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y118       FDRE (Prop_fdre_C_Q)         0.148    -0.316 r  data_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=14, routed)          0.569     0.253    data_gen_inst/PRBS_GENERATE/state_reg[1]
    SLICE_X159Y119       LUT5 (Prop_lut5_I3_O)        0.098     0.351 r  data_gen_inst/PRBS_GENERATE/para_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     0.351    para_to_serial_inst/D[9]
    SLICE_X159Y119       FDRE                                         r  para_to_serial_inst/para_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.910    -0.393    para_to_serial_inst/CLK
    SLICE_X159Y119       FDRE                                         r  para_to_serial_inst/para_reg_reg[9]/C
                         clock pessimism              0.250    -0.143    
                         clock uncertainty            0.211     0.068    
    SLICE_X159Y119       FDRE (Hold_fdre_C_D)         0.091     0.159    para_to_serial_inst/para_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.159    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 data_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.246ns (30.119%)  route 0.571ns (69.881%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.392ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.641    -0.464    data_gen_inst/CLK
    SLICE_X162Y118       FDRE                                         r  data_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y118       FDRE (Prop_fdre_C_Q)         0.148    -0.316 r  data_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=14, routed)          0.571     0.255    data_gen_inst/PRBS_GENERATE/state_reg[1]
    SLICE_X157Y118       LUT5 (Prop_lut5_I3_O)        0.098     0.353 r  data_gen_inst/PRBS_GENERATE/para_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.353    para_to_serial_inst/D[2]
    SLICE_X157Y118       FDRE                                         r  para_to_serial_inst/para_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.911    -0.392    para_to_serial_inst/CLK
    SLICE_X157Y118       FDRE                                         r  para_to_serial_inst/para_reg_reg[2]/C
                         clock pessimism              0.250    -0.142    
                         clock uncertainty            0.211     0.069    
    SLICE_X157Y118       FDRE (Hold_fdre_C_D)         0.092     0.161    para_to_serial_inst/para_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.161    
                         arrival time                           0.353    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 data_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.246ns (30.193%)  route 0.569ns (69.807%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.393ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.641    -0.464    data_gen_inst/CLK
    SLICE_X162Y118       FDRE                                         r  data_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y118       FDRE (Prop_fdre_C_Q)         0.148    -0.316 r  data_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=14, routed)          0.569     0.253    data_gen_inst/PRBS_GENERATE/state_reg[1]
    SLICE_X157Y119       LUT5 (Prop_lut5_I3_O)        0.098     0.351 r  data_gen_inst/PRBS_GENERATE/para_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.351    para_to_serial_inst/D[7]
    SLICE_X157Y119       FDRE                                         r  para_to_serial_inst/para_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.910    -0.393    para_to_serial_inst/CLK
    SLICE_X157Y119       FDRE                                         r  para_to_serial_inst/para_reg_reg[7]/C
                         clock pessimism              0.250    -0.143    
                         clock uncertainty            0.211     0.068    
    SLICE_X157Y119       FDRE (Hold_fdre_C_D)         0.091     0.159    para_to_serial_inst/para_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.159    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.209ns (24.728%)  route 0.636ns (75.272%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.392ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.640    -0.465    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X158Y118       FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y118       FDSE (Prop_fdse_C_Q)         0.164    -0.301 r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[6]/Q
                         net (fo=1, routed)           0.636     0.335    data_gen_inst/PRBS_GENERATE/DATA_OUT[6]
    SLICE_X157Y118       LUT5 (Prop_lut5_I1_O)        0.045     0.380 r  data_gen_inst/PRBS_GENERATE/para_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.380    para_to_serial_inst/D[6]
    SLICE_X157Y118       FDRE                                         r  para_to_serial_inst/para_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.911    -0.392    para_to_serial_inst/CLK
    SLICE_X157Y118       FDRE                                         r  para_to_serial_inst/para_reg_reg[6]/C
                         clock pessimism              0.250    -0.142    
                         clock uncertainty            0.211     0.069    
    SLICE_X157Y118       FDRE (Hold_fdre_C_D)         0.092     0.161    para_to_serial_inst/para_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.161    
                         arrival time                           0.380    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 data_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.246ns (28.222%)  route 0.626ns (71.778%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.393ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.641    -0.464    data_gen_inst/CLK
    SLICE_X162Y118       FDRE                                         r  data_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y118       FDRE (Prop_fdre_C_Q)         0.148    -0.316 r  data_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=14, routed)          0.626     0.310    data_gen_inst/PRBS_GENERATE/state_reg[1]
    SLICE_X157Y119       LUT5 (Prop_lut5_I3_O)        0.098     0.408 r  data_gen_inst/PRBS_GENERATE/para_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     0.408    para_to_serial_inst/D[8]
    SLICE_X157Y119       FDRE                                         r  para_to_serial_inst/para_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.910    -0.393    para_to_serial_inst/CLK
    SLICE_X157Y119       FDRE                                         r  para_to_serial_inst/para_reg_reg[8]/C
                         clock pessimism              0.250    -0.143    
                         clock uncertainty            0.211     0.068    
    SLICE_X157Y119       FDRE (Hold_fdre_C_D)         0.092     0.160    para_to_serial_inst/para_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.160    
                         arrival time                           0.408    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.186ns (21.185%)  route 0.692ns (78.815%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.392ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.640    -0.465    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X159Y118       FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y118       FDSE (Prop_fdse_C_Q)         0.141    -0.324 r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[1]/Q
                         net (fo=1, routed)           0.277    -0.046    data_gen_inst/PRBS_GENERATE/DATA_OUT[1]
    SLICE_X159Y118       LUT5 (Prop_lut5_I2_O)        0.045    -0.001 r  data_gen_inst/PRBS_GENERATE/para_reg[1]_i_1/O
                         net (fo=1, routed)           0.415     0.413    para_to_serial_inst/D[1]
    SLICE_X157Y118       FDRE                                         r  para_to_serial_inst/para_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.911    -0.392    para_to_serial_inst/CLK
    SLICE_X157Y118       FDRE                                         r  para_to_serial_inst/para_reg_reg[1]/C
                         clock pessimism              0.250    -0.142    
                         clock uncertainty            0.211     0.069    
    SLICE_X157Y118       FDRE (Hold_fdre_C_D)         0.075     0.144    para_to_serial_inst/para_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.144    
                         arrival time                           0.413    
  -------------------------------------------------------------------
                         slack                                  0.269    





