
*** Running vivado
    with args -log Basys3_Abacus_Top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source Basys3_Abacus_Top.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source Basys3_Abacus_Top.tcl -notrace
Command: synth_design -top Basys3_Abacus_Top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 262.938 ; gain = 86.566
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Basys3_Abacus_Top' [D:/Xilinx/Projects/abacus/abacus.srcs/sources_1/imports/Abacus_Verilog_SrcFiles/Basys3_Abacus_Top.v:36]
INFO: [Synth 8-638] synthesizing module 'bin_to_decimal' [D:/Xilinx/Projects/abacus/abacus.srcs/sources_1/imports/Abacus_Verilog_SrcFiles/Binary_to_BCD_B_bcdout.v:21]
INFO: [Synth 8-256] done synthesizing module 'bin_to_decimal' (1#1) [D:/Xilinx/Projects/abacus/abacus.srcs/sources_1/imports/Abacus_Verilog_SrcFiles/Binary_to_BCD_B_bcdout.v:21]
INFO: [Synth 8-638] synthesizing module 'BIN_DEC1' [D:/Xilinx/Projects/abacus/abacus.srcs/sources_1/imports/Abacus_Verilog_SrcFiles/Binary_to_BCD_B1_bcdout1.v:23]
INFO: [Synth 8-256] done synthesizing module 'BIN_DEC1' (2#1) [D:/Xilinx/Projects/abacus/abacus.srcs/sources_1/imports/Abacus_Verilog_SrcFiles/Binary_to_BCD_B1_bcdout1.v:23]
INFO: [Synth 8-638] synthesizing module 'BIN_DEC2' [D:/Xilinx/Projects/abacus/abacus.srcs/sources_1/imports/Abacus_Verilog_SrcFiles/Binary_to_BCD_B2_bcdout2.v:23]
INFO: [Synth 8-256] done synthesizing module 'BIN_DEC2' (3#1) [D:/Xilinx/Projects/abacus/abacus.srcs/sources_1/imports/Abacus_Verilog_SrcFiles/Binary_to_BCD_B2_bcdout2.v:23]
INFO: [Synth 8-638] synthesizing module 'seg_scroll' [D:/Xilinx/Projects/abacus/abacus.srcs/sources_1/imports/Abacus_Verilog_SrcFiles/Segment_Scroll.v:22]
INFO: [Synth 8-256] done synthesizing module 'seg_scroll' (4#1) [D:/Xilinx/Projects/abacus/abacus.srcs/sources_1/imports/Abacus_Verilog_SrcFiles/Segment_Scroll.v:22]
INFO: [Synth 8-638] synthesizing module 'Seg_Scroll_QU' [D:/Xilinx/Projects/abacus/abacus.srcs/sources_1/imports/Abacus_Verilog_SrcFiles/Display_QU.v:23]
INFO: [Synth 8-256] done synthesizing module 'Seg_Scroll_QU' (5#1) [D:/Xilinx/Projects/abacus/abacus.srcs/sources_1/imports/Abacus_Verilog_SrcFiles/Display_QU.v:23]
INFO: [Synth 8-638] synthesizing module 'Seg_Scroll_REM' [D:/Xilinx/Projects/abacus/abacus.srcs/sources_1/imports/Abacus_Verilog_SrcFiles/Display_REM.v:23]
INFO: [Synth 8-256] done synthesizing module 'Seg_Scroll_REM' (6#1) [D:/Xilinx/Projects/abacus/abacus.srcs/sources_1/imports/Abacus_Verilog_SrcFiles/Display_REM.v:23]
INFO: [Synth 8-638] synthesizing module 'seg7decimal' [D:/Xilinx/Projects/abacus/abacus.srcs/sources_1/imports/Abacus_Verilog_SrcFiles/Seg_7_Display.v:21]
INFO: [Synth 8-226] default block is never used [D:/Xilinx/Projects/abacus/abacus.srcs/sources_1/imports/Abacus_Verilog_SrcFiles/Seg_7_Display.v:46]
INFO: [Synth 8-256] done synthesizing module 'seg7decimal' (7#1) [D:/Xilinx/Projects/abacus/abacus.srcs/sources_1/imports/Abacus_Verilog_SrcFiles/Seg_7_Display.v:21]
INFO: [Synth 8-638] synthesizing module 'adder' [D:/Xilinx/Projects/abacus/abacus.srcs/sources_1/imports/Abacus_Verilog_SrcFiles/Adder_Subtractor.v:21]
INFO: [Synth 8-256] done synthesizing module 'adder' (8#1) [D:/Xilinx/Projects/abacus/abacus.srcs/sources_1/imports/Abacus_Verilog_SrcFiles/Adder_Subtractor.v:21]
INFO: [Synth 8-638] synthesizing module 'multi_4_4_pp0' [D:/Xilinx/Projects/abacus/abacus.srcs/sources_1/imports/Abacus_Verilog_SrcFiles/multi_4_4_pp0.v:21]
INFO: [Synth 8-256] done synthesizing module 'multi_4_4_pp0' (9#1) [D:/Xilinx/Projects/abacus/abacus.srcs/sources_1/imports/Abacus_Verilog_SrcFiles/multi_4_4_pp0.v:21]
INFO: [Synth 8-638] synthesizing module 'multi_4_4_pp1' [D:/Xilinx/Projects/abacus/abacus.srcs/sources_1/imports/Abacus_Verilog_SrcFiles/multi_4_4_pp1.v:21]
INFO: [Synth 8-256] done synthesizing module 'multi_4_4_pp1' (10#1) [D:/Xilinx/Projects/abacus/abacus.srcs/sources_1/imports/Abacus_Verilog_SrcFiles/multi_4_4_pp1.v:21]
INFO: [Synth 8-638] synthesizing module 'multi_4_4_pp2' [D:/Xilinx/Projects/abacus/abacus.srcs/sources_1/imports/Abacus_Verilog_SrcFiles/multi_4_4_pp2.v:21]
INFO: [Synth 8-256] done synthesizing module 'multi_4_4_pp2' (11#1) [D:/Xilinx/Projects/abacus/abacus.srcs/sources_1/imports/Abacus_Verilog_SrcFiles/multi_4_4_pp2.v:21]
INFO: [Synth 8-638] synthesizing module 'multi_4_4_pp3' [D:/Xilinx/Projects/abacus/abacus.srcs/sources_1/imports/Abacus_Verilog_SrcFiles/multi_4_4_pp3.v:21]
INFO: [Synth 8-256] done synthesizing module 'multi_4_4_pp3' (12#1) [D:/Xilinx/Projects/abacus/abacus.srcs/sources_1/imports/Abacus_Verilog_SrcFiles/multi_4_4_pp3.v:21]
INFO: [Synth 8-638] synthesizing module 'divider' [D:/Xilinx/Projects/abacus/abacus.srcs/sources_1/imports/Abacus_Verilog_SrcFiles/Divider.v:21]
INFO: [Synth 8-256] done synthesizing module 'divider' (13#1) [D:/Xilinx/Projects/abacus/abacus.srcs/sources_1/imports/Abacus_Verilog_SrcFiles/Divider.v:21]
INFO: [Synth 8-256] done synthesizing module 'Basys3_Abacus_Top' (14#1) [D:/Xilinx/Projects/abacus/abacus.srcs/sources_1/imports/Abacus_Verilog_SrcFiles/Basys3_Abacus_Top.v:36]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 309.980 ; gain = 133.609
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 309.980 ; gain = 133.609
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Xilinx/Projects/Basys3_Master.xdc]
Finished Parsing XDC File [D:/Xilinx/Projects/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.119 . Memory (MB): peak = 604.531 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 604.531 ; gain = 428.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 604.531 ; gain = 428.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 604.531 ; gain = 428.160
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'B_reg' [D:/Xilinx/Projects/abacus/abacus.srcs/sources_1/imports/Abacus_Verilog_SrcFiles/Basys3_Abacus_Top.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'B1_reg' [D:/Xilinx/Projects/abacus/abacus.srcs/sources_1/imports/Abacus_Verilog_SrcFiles/Basys3_Abacus_Top.v:185]
WARNING: [Synth 8-327] inferring latch for variable 'B2_reg' [D:/Xilinx/Projects/abacus/abacus.srcs/sources_1/imports/Abacus_Verilog_SrcFiles/Basys3_Abacus_Top.v:197]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 604.531 ; gain = 428.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 4     
	   3 Input      8 Bit       Adders := 8     
	   3 Input      6 Bit       Adders := 1     
	   4 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 196   
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 14    
+---Registers : 
	               24 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 20    
	  14 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 367   
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Basys3_Abacus_Top 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   4 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module bin_to_decimal 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 65    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 121   
Module BIN_DEC1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 65    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 121   
Module BIN_DEC2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 65    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 121   
Module seg_scroll 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
Module Seg_Scroll_QU 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
Module Seg_Scroll_REM 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
Module seg7decimal 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	  14 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module adder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 14    
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
Module multi_4_4_pp0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
Module multi_4_4_pp1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
Module multi_4_4_pp2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
Module multi_4_4_pp3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
Module divider 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 8     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 604.531 ; gain = 428.160
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 604.531 ; gain = 428.160
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 604.531 ; gain = 428.160

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
WARNING: [Synth 8-3332] Sequential element (\c_reg[7] ) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (\c_reg[6] ) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (\c_reg[5] ) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (\c_reg[4] ) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (\c_reg[3] ) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (\c_reg[2] ) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (\c_reg[1] ) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (\c_reg[0] ) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (\c_reg[8] ) is unused and will be removed from module adder.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 604.531 ; gain = 428.160
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 604.531 ; gain = 428.160

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 604.531 ; gain = 428.160
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 604.531 ; gain = 428.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 604.531 ; gain = 428.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 617.102 ; gain = 440.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 617.102 ; gain = 440.730
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 617.102 ; gain = 440.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 617.102 ; gain = 440.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 617.102 ; gain = 440.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 617.102 ; gain = 440.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     4|
|2     |CARRY4 |    57|
|3     |LUT1   |   110|
|4     |LUT2   |    75|
|5     |LUT3   |    99|
|6     |LUT4   |    83|
|7     |LUT5   |    99|
|8     |LUT6   |   238|
|9     |MUXF7  |     4|
|10    |MUXF8  |     2|
|11    |FDCE   |   167|
|12    |FDPE   |    46|
|13    |FDRE   |    69|
|14    |LD     |    32|
|15    |LDC    |    40|
|16    |IBUF   |    22|
|17    |OBUF   |    28|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------------+------+
|      |Instance |Module         |Cells |
+------+---------+---------------+------+
|1     |top      |               |  1175|
|2     |  u10    |multi_4_4_pp1  |    33|
|3     |  u11    |multi_4_4_pp2  |    34|
|4     |  u12    |multi_4_4_pp3  |    42|
|5     |  u13    |divider        |   171|
|6     |  u4     |seg_scroll     |   298|
|7     |  u5     |Seg_Scroll_QU  |   144|
|8     |  u6     |Seg_Scroll_REM |   155|
|9     |  u7     |seg7decimal    |    81|
|10    |  u8     |adder          |    56|
|11    |  u9     |multi_4_4_pp0  |    46|
+------+---------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 617.102 ; gain = 440.730
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 617.102 ; gain = 113.617
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 617.102 ; gain = 440.730
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 151 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 72 instances were transformed.
  LD => LDCE: 32 instances
  LDC => LDCE: 40 instances

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 617.102 ; gain = 408.313
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 617.102 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jul 09 23:14:24 2015...
