# Pipeline
I implemented a pipelined processor in Verilog without the Hazard Detection or the Forwarding Unit.
