    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; ADC_DelSig_V_Ext_CP_Clk
ADC_DelSig_V_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
ADC_DelSig_V_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
ADC_DelSig_V_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
ADC_DelSig_V_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_V_Ext_CP_Clk__INDEX EQU 0x01
ADC_DelSig_V_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_DelSig_V_Ext_CP_Clk__PM_ACT_MSK EQU 0x02
ADC_DelSig_V_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_DelSig_V_Ext_CP_Clk__PM_STBY_MSK EQU 0x02

; ADC_DelSig_V_theACLK
ADC_DelSig_V_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_DelSig_V_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_DelSig_V_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_DelSig_V_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_V_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_DelSig_V_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_DelSig_V_theACLK__INDEX EQU 0x00
ADC_DelSig_V_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_DelSig_V_theACLK__PM_ACT_MSK EQU 0x01
ADC_DelSig_V_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_DelSig_V_theACLK__PM_STBY_MSK EQU 0x01

; Counter_1_CounterHW
Counter_1_CounterHW__CAP0 EQU CYREG_TMR0_CAP0
Counter_1_CounterHW__CAP1 EQU CYREG_TMR0_CAP1
Counter_1_CounterHW__CFG0 EQU CYREG_TMR0_CFG0
Counter_1_CounterHW__CFG1 EQU CYREG_TMR0_CFG1
Counter_1_CounterHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Counter_1_CounterHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Counter_1_CounterHW__PER0 EQU CYREG_TMR0_PER0
Counter_1_CounterHW__PER1 EQU CYREG_TMR0_PER1
Counter_1_CounterHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Counter_1_CounterHW__PM_ACT_MSK EQU 0x01
Counter_1_CounterHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Counter_1_CounterHW__PM_STBY_MSK EQU 0x01
Counter_1_CounterHW__RT0 EQU CYREG_TMR0_RT0
Counter_1_CounterHW__RT1 EQU CYREG_TMR0_RT1
Counter_1_CounterHW__SR0 EQU CYREG_TMR0_SR0

; LCD_Char_1_LCDPort
LCD_Char_1_LCDPort__0__MASK EQU 0x01
LCD_Char_1_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_Char_1_LCDPort__0__PORT EQU 2
LCD_Char_1_LCDPort__0__SHIFT EQU 0
LCD_Char_1_LCDPort__1__MASK EQU 0x02
LCD_Char_1_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_Char_1_LCDPort__1__PORT EQU 2
LCD_Char_1_LCDPort__1__SHIFT EQU 1
LCD_Char_1_LCDPort__2__MASK EQU 0x04
LCD_Char_1_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_Char_1_LCDPort__2__PORT EQU 2
LCD_Char_1_LCDPort__2__SHIFT EQU 2
LCD_Char_1_LCDPort__3__MASK EQU 0x08
LCD_Char_1_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_Char_1_LCDPort__3__PORT EQU 2
LCD_Char_1_LCDPort__3__SHIFT EQU 3
LCD_Char_1_LCDPort__4__MASK EQU 0x10
LCD_Char_1_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_Char_1_LCDPort__4__PORT EQU 2
LCD_Char_1_LCDPort__4__SHIFT EQU 4
LCD_Char_1_LCDPort__5__MASK EQU 0x20
LCD_Char_1_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_Char_1_LCDPort__5__PORT EQU 2
LCD_Char_1_LCDPort__5__SHIFT EQU 5
LCD_Char_1_LCDPort__6__MASK EQU 0x40
LCD_Char_1_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_Char_1_LCDPort__6__PORT EQU 2
LCD_Char_1_LCDPort__6__SHIFT EQU 6
LCD_Char_1_LCDPort__AG EQU CYREG_PRT2_AG
LCD_Char_1_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_Char_1_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_Char_1_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_Char_1_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_Char_1_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_Char_1_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_Char_1_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_Char_1_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_Char_1_LCDPort__DR EQU CYREG_PRT2_DR
LCD_Char_1_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_Char_1_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_Char_1_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_Char_1_LCDPort__MASK EQU 0x7F
LCD_Char_1_LCDPort__PORT EQU 2
LCD_Char_1_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_Char_1_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_Char_1_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_Char_1_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_Char_1_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_Char_1_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_Char_1_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_Char_1_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_Char_1_LCDPort__PS EQU CYREG_PRT2_PS
LCD_Char_1_LCDPort__SHIFT EQU 0
LCD_Char_1_LCDPort__SLW EQU CYREG_PRT2_SLW

; ADC_DelSig_V_DSM2
ADC_DelSig_V_DSM2__BUF0 EQU CYREG_DSM0_BUF0
ADC_DelSig_V_DSM2__BUF1 EQU CYREG_DSM0_BUF1
ADC_DelSig_V_DSM2__BUF2 EQU CYREG_DSM0_BUF2
ADC_DelSig_V_DSM2__BUF3 EQU CYREG_DSM0_BUF3
ADC_DelSig_V_DSM2__CLK EQU CYREG_DSM0_CLK
ADC_DelSig_V_DSM2__CR0 EQU CYREG_DSM0_CR0
ADC_DelSig_V_DSM2__CR1 EQU CYREG_DSM0_CR1
ADC_DelSig_V_DSM2__CR10 EQU CYREG_DSM0_CR10
ADC_DelSig_V_DSM2__CR11 EQU CYREG_DSM0_CR11
ADC_DelSig_V_DSM2__CR12 EQU CYREG_DSM0_CR12
ADC_DelSig_V_DSM2__CR13 EQU CYREG_DSM0_CR13
ADC_DelSig_V_DSM2__CR14 EQU CYREG_DSM0_CR14
ADC_DelSig_V_DSM2__CR15 EQU CYREG_DSM0_CR15
ADC_DelSig_V_DSM2__CR16 EQU CYREG_DSM0_CR16
ADC_DelSig_V_DSM2__CR17 EQU CYREG_DSM0_CR17
ADC_DelSig_V_DSM2__CR2 EQU CYREG_DSM0_CR2
ADC_DelSig_V_DSM2__CR3 EQU CYREG_DSM0_CR3
ADC_DelSig_V_DSM2__CR4 EQU CYREG_DSM0_CR4
ADC_DelSig_V_DSM2__CR5 EQU CYREG_DSM0_CR5
ADC_DelSig_V_DSM2__CR6 EQU CYREG_DSM0_CR6
ADC_DelSig_V_DSM2__CR7 EQU CYREG_DSM0_CR7
ADC_DelSig_V_DSM2__CR8 EQU CYREG_DSM0_CR8
ADC_DelSig_V_DSM2__CR9 EQU CYREG_DSM0_CR9
ADC_DelSig_V_DSM2__DEM0 EQU CYREG_DSM0_DEM0
ADC_DelSig_V_DSM2__DEM1 EQU CYREG_DSM0_DEM1
ADC_DelSig_V_DSM2__MISC EQU CYREG_DSM0_MISC
ADC_DelSig_V_DSM2__OUT0 EQU CYREG_DSM0_OUT0
ADC_DelSig_V_DSM2__OUT1 EQU CYREG_DSM0_OUT1
ADC_DelSig_V_DSM2__REF0 EQU CYREG_DSM0_REF0
ADC_DelSig_V_DSM2__REF1 EQU CYREG_DSM0_REF1
ADC_DelSig_V_DSM2__REF2 EQU CYREG_DSM0_REF2
ADC_DelSig_V_DSM2__REF3 EQU CYREG_DSM0_REF3
ADC_DelSig_V_DSM2__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DelSig_V_DSM2__SW0 EQU CYREG_DSM0_SW0
ADC_DelSig_V_DSM2__SW2 EQU CYREG_DSM0_SW2
ADC_DelSig_V_DSM2__SW3 EQU CYREG_DSM0_SW3
ADC_DelSig_V_DSM2__SW4 EQU CYREG_DSM0_SW4
ADC_DelSig_V_DSM2__SW6 EQU CYREG_DSM0_SW6
ADC_DelSig_V_DSM2__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DelSig_V_DSM2__TST0 EQU CYREG_DSM0_TST0
ADC_DelSig_V_DSM2__TST1 EQU CYREG_DSM0_TST1

; ADC_DelSig_V_DEC
ADC_DelSig_V_DEC__COHER EQU CYREG_DEC_COHER
ADC_DelSig_V_DEC__CR EQU CYREG_DEC_CR
ADC_DelSig_V_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DelSig_V_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DelSig_V_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DelSig_V_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DelSig_V_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DelSig_V_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DelSig_V_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DelSig_V_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DelSig_V_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DelSig_V_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DelSig_V_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DelSig_V_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DelSig_V_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DelSig_V_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DelSig_V_DEC__PM_ACT_MSK EQU 0x01
ADC_DelSig_V_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DelSig_V_DEC__PM_STBY_MSK EQU 0x01
ADC_DelSig_V_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DelSig_V_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DelSig_V_DEC__SR EQU CYREG_DEC_SR
ADC_DelSig_V_DEC__TRIM__16H EQU CYREG_FLSHID_CUST_TABLES_DEC_16H
ADC_DelSig_V_DEC__TRIM__16L EQU CYREG_FLSHID_CUST_TABLES_DEC_16L
ADC_DelSig_V_DEC__TRIM__1H EQU CYREG_FLSHID_CUST_TABLES_DEC_1H
ADC_DelSig_V_DEC__TRIM__1L EQU CYREG_FLSHID_CUST_TABLES_DEC_1L
ADC_DelSig_V_DEC__TRIM__4H EQU CYREG_FLSHID_CUST_TABLES_DEC_4H
ADC_DelSig_V_DEC__TRIM__4L EQU CYREG_FLSHID_CUST_TABLES_DEC_4L
ADC_DelSig_V_DEC__TRIM__P25H EQU CYREG_FLSHID_CUST_TABLES_DEC_P25H
ADC_DelSig_V_DEC__TRIM__P25L EQU CYREG_FLSHID_CUST_TABLES_DEC_P25L

; ADC_DelSig_V_IRQ
ADC_DelSig_V_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_DelSig_V_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_DelSig_V_IRQ__INTC_MASK EQU 0x20000000
ADC_DelSig_V_IRQ__INTC_NUMBER EQU 29
ADC_DelSig_V_IRQ__INTC_PRIOR_NUM EQU 0
ADC_DelSig_V_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_DelSig_V_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_DelSig_V_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; PWM_BUCK_PWMUDB
PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK EQU 0x80
PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS EQU 7
PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB10_CTL
PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK EQU 0x80
PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB10_MSK
PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__0__MASK EQU 0x01
PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__0__POS EQU 0
PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__1__MASK EQU 0x02
PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__1__POS EQU 1
PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__COUNT_REG EQU CYREG_B0_UDB05_CTL
PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__MASK EQU 0x03
PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__PERIOD_REG EQU CYREG_B0_UDB05_MSK
PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
PWM_BUCK_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
PWM_BUCK_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
PWM_BUCK_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
PWM_BUCK_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
PWM_BUCK_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
PWM_BUCK_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
PWM_BUCK_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
PWM_BUCK_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
PWM_BUCK_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB06_A0
PWM_BUCK_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB06_A1
PWM_BUCK_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
PWM_BUCK_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB06_D0
PWM_BUCK_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB06_D1
PWM_BUCK_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
PWM_BUCK_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
PWM_BUCK_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB06_F0
PWM_BUCK_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB06_F1
PWM_BUCK_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
PWM_BUCK_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
PWM_BUCK_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
PWM_BUCK_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
PWM_BUCK_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
PWM_BUCK_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
PWM_BUCK_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
PWM_BUCK_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
PWM_BUCK_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB07_A0
PWM_BUCK_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB07_A1
PWM_BUCK_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
PWM_BUCK_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB07_D0
PWM_BUCK_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB07_D1
PWM_BUCK_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
PWM_BUCK_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
PWM_BUCK_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB07_F0
PWM_BUCK_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB07_F1
PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__0__MASK EQU 0x01
PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__0__POS EQU 0
PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__2__MASK EQU 0x04
PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__2__POS EQU 2
PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__3__MASK EQU 0x08
PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__3__POS EQU 3
PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__5__MASK EQU 0x20
PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__5__POS EQU 5
PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__MASK EQU 0x2D
PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_REG EQU CYREG_B0_UDB06_MSK
PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB06_ST

; UART_1_IntClock
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x02
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x04
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x04

; Clock_UNFOLDER
Clock_UNFOLDER__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_UNFOLDER__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_UNFOLDER__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_UNFOLDER__CFG2_SRC_SEL_MASK EQU 0x07
Clock_UNFOLDER__INDEX EQU 0x00
Clock_UNFOLDER__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_UNFOLDER__PM_ACT_MSK EQU 0x01
Clock_UNFOLDER__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_UNFOLDER__PM_STBY_MSK EQU 0x01

; Control_Reg_1
Control_Reg_1_Async_ctrl_reg__0__MASK EQU 0x01
Control_Reg_1_Async_ctrl_reg__0__POS EQU 0
Control_Reg_1_Async_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Control_Reg_1_Async_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
Control_Reg_1_Async_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
Control_Reg_1_Async_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
Control_Reg_1_Async_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
Control_Reg_1_Async_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
Control_Reg_1_Async_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
Control_Reg_1_Async_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
Control_Reg_1_Async_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
Control_Reg_1_Async_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Control_Reg_1_Async_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
Control_Reg_1_Async_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
Control_Reg_1_Async_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB04_CTL
Control_Reg_1_Async_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
Control_Reg_1_Async_ctrl_reg__MASK EQU 0x01
Control_Reg_1_Async_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Control_Reg_1_Async_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB04_MSK
Control_Reg_1_Async_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL

; SPIS_1_BSPIS
SPIS_1_BSPIS_es2_SPISlave_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
SPIS_1_BSPIS_es2_SPISlave_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
SPIS_1_BSPIS_es2_SPISlave_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB11_MSK
SPIS_1_BSPIS_es2_SPISlave_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
SPIS_1_BSPIS_es2_SPISlave_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
SPIS_1_BSPIS_es2_SPISlave_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
SPIS_1_BSPIS_es2_SPISlave_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB11_ST_CTL
SPIS_1_BSPIS_es2_SPISlave_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB11_ST_CTL
SPIS_1_BSPIS_es2_SPISlave_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB11_ST
SPIS_1_BSPIS_es2_SPISlave_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
SPIS_1_BSPIS_es2_SPISlave_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
SPIS_1_BSPIS_es2_SPISlave_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
SPIS_1_BSPIS_es2_SPISlave_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
SPIS_1_BSPIS_es2_SPISlave_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
SPIS_1_BSPIS_es2_SPISlave_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
SPIS_1_BSPIS_es2_SPISlave_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
SPIS_1_BSPIS_es2_SPISlave_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
SPIS_1_BSPIS_es2_SPISlave_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
SPIS_1_BSPIS_es2_SPISlave_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
SPIS_1_BSPIS_es2_SPISlave_BitCounter__CONTROL_REG EQU CYREG_B0_UDB11_CTL
SPIS_1_BSPIS_es2_SPISlave_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
SPIS_1_BSPIS_es2_SPISlave_BitCounter__COUNT_REG EQU CYREG_B0_UDB11_CTL
SPIS_1_BSPIS_es2_SPISlave_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
SPIS_1_BSPIS_es2_SPISlave_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
SPIS_1_BSPIS_es2_SPISlave_BitCounter__PERIOD_REG EQU CYREG_B0_UDB11_MSK
SPIS_1_BSPIS_es2_SPISlave_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
SPIS_1_BSPIS_es2_SPISlave_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
SPIS_1_BSPIS_es2_SPISlave_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
SPIS_1_BSPIS_es2_SPISlave_RxStsReg__3__MASK EQU 0x08
SPIS_1_BSPIS_es2_SPISlave_RxStsReg__3__POS EQU 3
SPIS_1_BSPIS_es2_SPISlave_RxStsReg__4__MASK EQU 0x10
SPIS_1_BSPIS_es2_SPISlave_RxStsReg__4__POS EQU 4
SPIS_1_BSPIS_es2_SPISlave_RxStsReg__5__MASK EQU 0x20
SPIS_1_BSPIS_es2_SPISlave_RxStsReg__5__POS EQU 5
SPIS_1_BSPIS_es2_SPISlave_RxStsReg__6__MASK EQU 0x40
SPIS_1_BSPIS_es2_SPISlave_RxStsReg__6__POS EQU 6
SPIS_1_BSPIS_es2_SPISlave_RxStsReg__MASK EQU 0x78
SPIS_1_BSPIS_es2_SPISlave_RxStsReg__MASK_REG EQU CYREG_B0_UDB04_MSK
SPIS_1_BSPIS_es2_SPISlave_RxStsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
SPIS_1_BSPIS_es2_SPISlave_RxStsReg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
SPIS_1_BSPIS_es2_SPISlave_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
SPIS_1_BSPIS_es2_SPISlave_RxStsReg__STATUS_CNT_REG EQU CYREG_B0_UDB04_ST_CTL
SPIS_1_BSPIS_es2_SPISlave_RxStsReg__STATUS_CONTROL_REG EQU CYREG_B0_UDB04_ST_CTL
SPIS_1_BSPIS_es2_SPISlave_RxStsReg__STATUS_REG EQU CYREG_B0_UDB04_ST
SPIS_1_BSPIS_es2_SPISlave_TxStsReg__0__MASK EQU 0x01
SPIS_1_BSPIS_es2_SPISlave_TxStsReg__0__POS EQU 0
SPIS_1_BSPIS_es2_SPISlave_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
SPIS_1_BSPIS_es2_SPISlave_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
SPIS_1_BSPIS_es2_SPISlave_TxStsReg__1__MASK EQU 0x02
SPIS_1_BSPIS_es2_SPISlave_TxStsReg__1__POS EQU 1
SPIS_1_BSPIS_es2_SPISlave_TxStsReg__2__MASK EQU 0x04
SPIS_1_BSPIS_es2_SPISlave_TxStsReg__2__POS EQU 2
SPIS_1_BSPIS_es2_SPISlave_TxStsReg__6__MASK EQU 0x40
SPIS_1_BSPIS_es2_SPISlave_TxStsReg__6__POS EQU 6
SPIS_1_BSPIS_es2_SPISlave_TxStsReg__MASK EQU 0x47
SPIS_1_BSPIS_es2_SPISlave_TxStsReg__MASK_REG EQU CYREG_B0_UDB12_MSK
SPIS_1_BSPIS_es2_SPISlave_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
SPIS_1_BSPIS_es2_SPISlave_TxStsReg__STATUS_REG EQU CYREG_B0_UDB12_ST
SPIS_1_BSPIS_es2_SPISlave_sR8_DpMISO_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
SPIS_1_BSPIS_es2_SPISlave_sR8_DpMISO_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
SPIS_1_BSPIS_es2_SPISlave_sR8_DpMISO_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
SPIS_1_BSPIS_es2_SPISlave_sR8_DpMISO_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
SPIS_1_BSPIS_es2_SPISlave_sR8_DpMISO_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
SPIS_1_BSPIS_es2_SPISlave_sR8_DpMISO_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
SPIS_1_BSPIS_es2_SPISlave_sR8_DpMISO_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
SPIS_1_BSPIS_es2_SPISlave_sR8_DpMISO_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
SPIS_1_BSPIS_es2_SPISlave_sR8_DpMISO_u0__A0_REG EQU CYREG_B0_UDB12_A0
SPIS_1_BSPIS_es2_SPISlave_sR8_DpMISO_u0__A1_REG EQU CYREG_B0_UDB12_A1
SPIS_1_BSPIS_es2_SPISlave_sR8_DpMISO_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
SPIS_1_BSPIS_es2_SPISlave_sR8_DpMISO_u0__D0_REG EQU CYREG_B0_UDB12_D0
SPIS_1_BSPIS_es2_SPISlave_sR8_DpMISO_u0__D1_REG EQU CYREG_B0_UDB12_D1
SPIS_1_BSPIS_es2_SPISlave_sR8_DpMISO_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
SPIS_1_BSPIS_es2_SPISlave_sR8_DpMISO_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
SPIS_1_BSPIS_es2_SPISlave_sR8_DpMISO_u0__F0_REG EQU CYREG_B0_UDB12_F0
SPIS_1_BSPIS_es2_SPISlave_sR8_DpMISO_u0__F1_REG EQU CYREG_B0_UDB12_F1
SPIS_1_BSPIS_es2_SPISlave_sR8_DpMOSI_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
SPIS_1_BSPIS_es2_SPISlave_sR8_DpMOSI_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
SPIS_1_BSPIS_es2_SPISlave_sR8_DpMOSI_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
SPIS_1_BSPIS_es2_SPISlave_sR8_DpMOSI_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
SPIS_1_BSPIS_es2_SPISlave_sR8_DpMOSI_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
SPIS_1_BSPIS_es2_SPISlave_sR8_DpMOSI_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
SPIS_1_BSPIS_es2_SPISlave_sR8_DpMOSI_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
SPIS_1_BSPIS_es2_SPISlave_sR8_DpMOSI_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
SPIS_1_BSPIS_es2_SPISlave_sR8_DpMOSI_u0__A0_REG EQU CYREG_B0_UDB10_A0
SPIS_1_BSPIS_es2_SPISlave_sR8_DpMOSI_u0__A1_REG EQU CYREG_B0_UDB10_A1
SPIS_1_BSPIS_es2_SPISlave_sR8_DpMOSI_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
SPIS_1_BSPIS_es2_SPISlave_sR8_DpMOSI_u0__D0_REG EQU CYREG_B0_UDB10_D0
SPIS_1_BSPIS_es2_SPISlave_sR8_DpMOSI_u0__D1_REG EQU CYREG_B0_UDB10_D1
SPIS_1_BSPIS_es2_SPISlave_sR8_DpMOSI_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
SPIS_1_BSPIS_es2_SPISlave_sR8_DpMOSI_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
SPIS_1_BSPIS_es2_SPISlave_sR8_DpMOSI_u0__F0_REG EQU CYREG_B0_UDB10_F0
SPIS_1_BSPIS_es2_SPISlave_sR8_DpMOSI_u0__F1_REG EQU CYREG_B0_UDB10_F1
SPIS_1_BSPIS_es2_SPISlave_sR8_DpMOSI_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
SPIS_1_BSPIS_es2_SPISlave_sR8_DpMOSI_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL

; UART_1_BUART
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB14_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB14_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB14_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB14_ST
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB14_15_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB14_15_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB14_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB14_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB14_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB14_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB14_MSK
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB13_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB13_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB13_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB13_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB13_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB13_F1
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB15_MSK
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB15_ST
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB04_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB04_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB04_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB04_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB04_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB04_F1
UART_1_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UART_1_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB07_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB07_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB11_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB11_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB11_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB11_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB11_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB11_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL

; BUCK_HS
BUCK_HS__0__MASK EQU 0x20
BUCK_HS__0__PC EQU CYREG_PRT5_PC5
BUCK_HS__0__PORT EQU 5
BUCK_HS__0__SHIFT EQU 5
BUCK_HS__AG EQU CYREG_PRT5_AG
BUCK_HS__AMUX EQU CYREG_PRT5_AMUX
BUCK_HS__BIE EQU CYREG_PRT5_BIE
BUCK_HS__BIT_MASK EQU CYREG_PRT5_BIT_MASK
BUCK_HS__BYP EQU CYREG_PRT5_BYP
BUCK_HS__CTL EQU CYREG_PRT5_CTL
BUCK_HS__DM0 EQU CYREG_PRT5_DM0
BUCK_HS__DM1 EQU CYREG_PRT5_DM1
BUCK_HS__DM2 EQU CYREG_PRT5_DM2
BUCK_HS__DR EQU CYREG_PRT5_DR
BUCK_HS__INP_DIS EQU CYREG_PRT5_INP_DIS
BUCK_HS__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
BUCK_HS__LCD_EN EQU CYREG_PRT5_LCD_EN
BUCK_HS__MASK EQU 0x20
BUCK_HS__PORT EQU 5
BUCK_HS__PRT EQU CYREG_PRT5_PRT
BUCK_HS__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
BUCK_HS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
BUCK_HS__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
BUCK_HS__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
BUCK_HS__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
BUCK_HS__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
BUCK_HS__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
BUCK_HS__PS EQU CYREG_PRT5_PS
BUCK_HS__SHIFT EQU 5
BUCK_HS__SLW EQU CYREG_PRT5_SLW

; BUCK_LS
BUCK_LS__0__MASK EQU 0x40
BUCK_LS__0__PC EQU CYREG_PRT5_PC6
BUCK_LS__0__PORT EQU 5
BUCK_LS__0__SHIFT EQU 6
BUCK_LS__AG EQU CYREG_PRT5_AG
BUCK_LS__AMUX EQU CYREG_PRT5_AMUX
BUCK_LS__BIE EQU CYREG_PRT5_BIE
BUCK_LS__BIT_MASK EQU CYREG_PRT5_BIT_MASK
BUCK_LS__BYP EQU CYREG_PRT5_BYP
BUCK_LS__CTL EQU CYREG_PRT5_CTL
BUCK_LS__DM0 EQU CYREG_PRT5_DM0
BUCK_LS__DM1 EQU CYREG_PRT5_DM1
BUCK_LS__DM2 EQU CYREG_PRT5_DM2
BUCK_LS__DR EQU CYREG_PRT5_DR
BUCK_LS__INP_DIS EQU CYREG_PRT5_INP_DIS
BUCK_LS__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
BUCK_LS__LCD_EN EQU CYREG_PRT5_LCD_EN
BUCK_LS__MASK EQU 0x40
BUCK_LS__PORT EQU 5
BUCK_LS__PRT EQU CYREG_PRT5_PRT
BUCK_LS__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
BUCK_LS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
BUCK_LS__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
BUCK_LS__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
BUCK_LS__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
BUCK_LS__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
BUCK_LS__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
BUCK_LS__PS EQU CYREG_PRT5_PS
BUCK_LS__SHIFT EQU 6
BUCK_LS__SLW EQU CYREG_PRT5_SLW

; Clock_2
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x00
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x01
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x01

; Clock_3
Clock_3__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_3__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_3__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_3__CFG2_SRC_SEL_MASK EQU 0x07
Clock_3__INDEX EQU 0x02
Clock_3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_3__PM_ACT_MSK EQU 0x04
Clock_3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_3__PM_STBY_MSK EQU 0x04

; Clock_4
Clock_4__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_4__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_4__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_4__CFG2_SRC_SEL_MASK EQU 0x07
Clock_4__INDEX EQU 0x03
Clock_4__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_4__PM_ACT_MSK EQU 0x08
Clock_4__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_4__PM_STBY_MSK EQU 0x08

; isr_LUT
isr_LUT__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_LUT__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_LUT__INTC_MASK EQU 0x01
isr_LUT__INTC_NUMBER EQU 0
isr_LUT__INTC_PRIOR_NUM EQU 0
isr_LUT__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
isr_LUT__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_LUT__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; V_SENSE
V_SENSE__0__MASK EQU 0x04
V_SENSE__0__PC EQU CYREG_PRT1_PC2
V_SENSE__0__PORT EQU 1
V_SENSE__0__SHIFT EQU 2
V_SENSE__AG EQU CYREG_PRT1_AG
V_SENSE__AMUX EQU CYREG_PRT1_AMUX
V_SENSE__BIE EQU CYREG_PRT1_BIE
V_SENSE__BIT_MASK EQU CYREG_PRT1_BIT_MASK
V_SENSE__BYP EQU CYREG_PRT1_BYP
V_SENSE__CTL EQU CYREG_PRT1_CTL
V_SENSE__DM0 EQU CYREG_PRT1_DM0
V_SENSE__DM1 EQU CYREG_PRT1_DM1
V_SENSE__DM2 EQU CYREG_PRT1_DM2
V_SENSE__DR EQU CYREG_PRT1_DR
V_SENSE__INP_DIS EQU CYREG_PRT1_INP_DIS
V_SENSE__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
V_SENSE__LCD_EN EQU CYREG_PRT1_LCD_EN
V_SENSE__MASK EQU 0x04
V_SENSE__PORT EQU 1
V_SENSE__PRT EQU CYREG_PRT1_PRT
V_SENSE__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
V_SENSE__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
V_SENSE__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
V_SENSE__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
V_SENSE__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
V_SENSE__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
V_SENSE__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
V_SENSE__PS EQU CYREG_PRT1_PS
V_SENSE__SHIFT EQU 2
V_SENSE__SLW EQU CYREG_PRT1_SLW

; A_HS
A_HS__0__MASK EQU 0x02
A_HS__0__PC EQU CYREG_PRT5_PC1
A_HS__0__PORT EQU 5
A_HS__0__SHIFT EQU 1
A_HS__AG EQU CYREG_PRT5_AG
A_HS__AMUX EQU CYREG_PRT5_AMUX
A_HS__BIE EQU CYREG_PRT5_BIE
A_HS__BIT_MASK EQU CYREG_PRT5_BIT_MASK
A_HS__BYP EQU CYREG_PRT5_BYP
A_HS__CTL EQU CYREG_PRT5_CTL
A_HS__DM0 EQU CYREG_PRT5_DM0
A_HS__DM1 EQU CYREG_PRT5_DM1
A_HS__DM2 EQU CYREG_PRT5_DM2
A_HS__DR EQU CYREG_PRT5_DR
A_HS__INP_DIS EQU CYREG_PRT5_INP_DIS
A_HS__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
A_HS__LCD_EN EQU CYREG_PRT5_LCD_EN
A_HS__MASK EQU 0x02
A_HS__PORT EQU 5
A_HS__PRT EQU CYREG_PRT5_PRT
A_HS__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
A_HS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
A_HS__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
A_HS__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
A_HS__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
A_HS__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
A_HS__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
A_HS__PS EQU CYREG_PRT5_PS
A_HS__SHIFT EQU 1
A_HS__SLW EQU CYREG_PRT5_SLW

; A_LS
A_LS__0__MASK EQU 0x04
A_LS__0__PC EQU CYREG_PRT5_PC2
A_LS__0__PORT EQU 5
A_LS__0__SHIFT EQU 2
A_LS__AG EQU CYREG_PRT5_AG
A_LS__AMUX EQU CYREG_PRT5_AMUX
A_LS__BIE EQU CYREG_PRT5_BIE
A_LS__BIT_MASK EQU CYREG_PRT5_BIT_MASK
A_LS__BYP EQU CYREG_PRT5_BYP
A_LS__CTL EQU CYREG_PRT5_CTL
A_LS__DM0 EQU CYREG_PRT5_DM0
A_LS__DM1 EQU CYREG_PRT5_DM1
A_LS__DM2 EQU CYREG_PRT5_DM2
A_LS__DR EQU CYREG_PRT5_DR
A_LS__INP_DIS EQU CYREG_PRT5_INP_DIS
A_LS__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
A_LS__LCD_EN EQU CYREG_PRT5_LCD_EN
A_LS__MASK EQU 0x04
A_LS__PORT EQU 5
A_LS__PRT EQU CYREG_PRT5_PRT
A_LS__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
A_LS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
A_LS__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
A_LS__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
A_LS__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
A_LS__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
A_LS__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
A_LS__PS EQU CYREG_PRT5_PS
A_LS__SHIFT EQU 2
A_LS__SLW EQU CYREG_PRT5_SLW

; B_HS
B_HS__0__MASK EQU 0x08
B_HS__0__PC EQU CYREG_PRT5_PC3
B_HS__0__PORT EQU 5
B_HS__0__SHIFT EQU 3
B_HS__AG EQU CYREG_PRT5_AG
B_HS__AMUX EQU CYREG_PRT5_AMUX
B_HS__BIE EQU CYREG_PRT5_BIE
B_HS__BIT_MASK EQU CYREG_PRT5_BIT_MASK
B_HS__BYP EQU CYREG_PRT5_BYP
B_HS__CTL EQU CYREG_PRT5_CTL
B_HS__DM0 EQU CYREG_PRT5_DM0
B_HS__DM1 EQU CYREG_PRT5_DM1
B_HS__DM2 EQU CYREG_PRT5_DM2
B_HS__DR EQU CYREG_PRT5_DR
B_HS__INP_DIS EQU CYREG_PRT5_INP_DIS
B_HS__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
B_HS__LCD_EN EQU CYREG_PRT5_LCD_EN
B_HS__MASK EQU 0x08
B_HS__PORT EQU 5
B_HS__PRT EQU CYREG_PRT5_PRT
B_HS__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
B_HS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
B_HS__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
B_HS__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
B_HS__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
B_HS__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
B_HS__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
B_HS__PS EQU CYREG_PRT5_PS
B_HS__SHIFT EQU 3
B_HS__SLW EQU CYREG_PRT5_SLW

; B_LS
B_LS__0__MASK EQU 0x10
B_LS__0__PC EQU CYREG_PRT5_PC4
B_LS__0__PORT EQU 5
B_LS__0__SHIFT EQU 4
B_LS__AG EQU CYREG_PRT5_AG
B_LS__AMUX EQU CYREG_PRT5_AMUX
B_LS__BIE EQU CYREG_PRT5_BIE
B_LS__BIT_MASK EQU CYREG_PRT5_BIT_MASK
B_LS__BYP EQU CYREG_PRT5_BYP
B_LS__CTL EQU CYREG_PRT5_CTL
B_LS__DM0 EQU CYREG_PRT5_DM0
B_LS__DM1 EQU CYREG_PRT5_DM1
B_LS__DM2 EQU CYREG_PRT5_DM2
B_LS__DR EQU CYREG_PRT5_DR
B_LS__INP_DIS EQU CYREG_PRT5_INP_DIS
B_LS__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
B_LS__LCD_EN EQU CYREG_PRT5_LCD_EN
B_LS__MASK EQU 0x10
B_LS__PORT EQU 5
B_LS__PRT EQU CYREG_PRT5_PRT
B_LS__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
B_LS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
B_LS__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
B_LS__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
B_LS__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
B_LS__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
B_LS__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
B_LS__PS EQU CYREG_PRT5_PS
B_LS__SHIFT EQU 4
B_LS__SLW EQU CYREG_PRT5_SLW

; MISO
MISO__0__MASK EQU 0x20
MISO__0__PC EQU CYREG_PRT15_PC5
MISO__0__PORT EQU 15
MISO__0__SHIFT EQU 5
MISO__AG EQU CYREG_PRT15_AG
MISO__AMUX EQU CYREG_PRT15_AMUX
MISO__BIE EQU CYREG_PRT15_BIE
MISO__BIT_MASK EQU CYREG_PRT15_BIT_MASK
MISO__BYP EQU CYREG_PRT15_BYP
MISO__CTL EQU CYREG_PRT15_CTL
MISO__DM0 EQU CYREG_PRT15_DM0
MISO__DM1 EQU CYREG_PRT15_DM1
MISO__DM2 EQU CYREG_PRT15_DM2
MISO__DR EQU CYREG_PRT15_DR
MISO__INP_DIS EQU CYREG_PRT15_INP_DIS
MISO__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
MISO__LCD_EN EQU CYREG_PRT15_LCD_EN
MISO__MASK EQU 0x20
MISO__PORT EQU 15
MISO__PRT EQU CYREG_PRT15_PRT
MISO__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
MISO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
MISO__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
MISO__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
MISO__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
MISO__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
MISO__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
MISO__PS EQU CYREG_PRT15_PS
MISO__SHIFT EQU 5
MISO__SLW EQU CYREG_PRT15_SLW

; MOSI
MOSI__0__MASK EQU 0x20
MOSI__0__PC EQU CYREG_PRT6_PC5
MOSI__0__PORT EQU 6
MOSI__0__SHIFT EQU 5
MOSI__AG EQU CYREG_PRT6_AG
MOSI__AMUX EQU CYREG_PRT6_AMUX
MOSI__BIE EQU CYREG_PRT6_BIE
MOSI__BIT_MASK EQU CYREG_PRT6_BIT_MASK
MOSI__BYP EQU CYREG_PRT6_BYP
MOSI__CTL EQU CYREG_PRT6_CTL
MOSI__DM0 EQU CYREG_PRT6_DM0
MOSI__DM1 EQU CYREG_PRT6_DM1
MOSI__DM2 EQU CYREG_PRT6_DM2
MOSI__DR EQU CYREG_PRT6_DR
MOSI__INP_DIS EQU CYREG_PRT6_INP_DIS
MOSI__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
MOSI__LCD_EN EQU CYREG_PRT6_LCD_EN
MOSI__MASK EQU 0x20
MOSI__PORT EQU 6
MOSI__PRT EQU CYREG_PRT6_PRT
MOSI__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
MOSI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
MOSI__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
MOSI__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
MOSI__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
MOSI__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
MOSI__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
MOSI__PS EQU CYREG_PRT6_PS
MOSI__SHIFT EQU 5
MOSI__SLW EQU CYREG_PRT6_SLW

; Rx_1
Rx_1__0__MASK EQU 0x01
Rx_1__0__PC EQU CYREG_PRT0_PC0
Rx_1__0__PORT EQU 0
Rx_1__0__SHIFT EQU 0
Rx_1__AG EQU CYREG_PRT0_AG
Rx_1__AMUX EQU CYREG_PRT0_AMUX
Rx_1__BIE EQU CYREG_PRT0_BIE
Rx_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Rx_1__BYP EQU CYREG_PRT0_BYP
Rx_1__CTL EQU CYREG_PRT0_CTL
Rx_1__DM0 EQU CYREG_PRT0_DM0
Rx_1__DM1 EQU CYREG_PRT0_DM1
Rx_1__DM2 EQU CYREG_PRT0_DM2
Rx_1__DR EQU CYREG_PRT0_DR
Rx_1__INP_DIS EQU CYREG_PRT0_INP_DIS
Rx_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Rx_1__LCD_EN EQU CYREG_PRT0_LCD_EN
Rx_1__MASK EQU 0x01
Rx_1__PORT EQU 0
Rx_1__PRT EQU CYREG_PRT0_PRT
Rx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Rx_1__PS EQU CYREG_PRT0_PS
Rx_1__SHIFT EQU 0
Rx_1__SLW EQU CYREG_PRT0_SLW

; SCLK
SCLK__0__MASK EQU 0x10
SCLK__0__PC EQU CYREG_PRT0_PC4
SCLK__0__PORT EQU 0
SCLK__0__SHIFT EQU 4
SCLK__AG EQU CYREG_PRT0_AG
SCLK__AMUX EQU CYREG_PRT0_AMUX
SCLK__BIE EQU CYREG_PRT0_BIE
SCLK__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SCLK__BYP EQU CYREG_PRT0_BYP
SCLK__CTL EQU CYREG_PRT0_CTL
SCLK__DM0 EQU CYREG_PRT0_DM0
SCLK__DM1 EQU CYREG_PRT0_DM1
SCLK__DM2 EQU CYREG_PRT0_DM2
SCLK__DR EQU CYREG_PRT0_DR
SCLK__INP_DIS EQU CYREG_PRT0_INP_DIS
SCLK__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SCLK__LCD_EN EQU CYREG_PRT0_LCD_EN
SCLK__MASK EQU 0x10
SCLK__PORT EQU 0
SCLK__PRT EQU CYREG_PRT0_PRT
SCLK__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SCLK__PS EQU CYREG_PRT0_PS
SCLK__SHIFT EQU 4
SCLK__SLW EQU CYREG_PRT0_SLW

; Tx_1
Tx_1__0__MASK EQU 0x02
Tx_1__0__PC EQU CYREG_PRT0_PC1
Tx_1__0__PORT EQU 0
Tx_1__0__SHIFT EQU 1
Tx_1__AG EQU CYREG_PRT0_AG
Tx_1__AMUX EQU CYREG_PRT0_AMUX
Tx_1__BIE EQU CYREG_PRT0_BIE
Tx_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Tx_1__BYP EQU CYREG_PRT0_BYP
Tx_1__CTL EQU CYREG_PRT0_CTL
Tx_1__DM0 EQU CYREG_PRT0_DM0
Tx_1__DM1 EQU CYREG_PRT0_DM1
Tx_1__DM2 EQU CYREG_PRT0_DM2
Tx_1__DR EQU CYREG_PRT0_DR
Tx_1__INP_DIS EQU CYREG_PRT0_INP_DIS
Tx_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Tx_1__LCD_EN EQU CYREG_PRT0_LCD_EN
Tx_1__MASK EQU 0x02
Tx_1__PORT EQU 0
Tx_1__PRT EQU CYREG_PRT0_PRT
Tx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Tx_1__PS EQU CYREG_PRT0_PS
Tx_1__SHIFT EQU 1
Tx_1__SLW EQU CYREG_PRT0_SLW

; SS
SS__0__MASK EQU 0x40
SS__0__PC EQU CYREG_PRT0_PC6
SS__0__PORT EQU 0
SS__0__SHIFT EQU 6
SS__AG EQU CYREG_PRT0_AG
SS__AMUX EQU CYREG_PRT0_AMUX
SS__BIE EQU CYREG_PRT0_BIE
SS__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SS__BYP EQU CYREG_PRT0_BYP
SS__CTL EQU CYREG_PRT0_CTL
SS__DM0 EQU CYREG_PRT0_DM0
SS__DM1 EQU CYREG_PRT0_DM1
SS__DM2 EQU CYREG_PRT0_DM2
SS__DR EQU CYREG_PRT0_DR
SS__INP_DIS EQU CYREG_PRT0_INP_DIS
SS__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SS__LCD_EN EQU CYREG_PRT0_LCD_EN
SS__MASK EQU 0x40
SS__PORT EQU 0
SS__PRT EQU CYREG_PRT0_PRT
SS__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SS__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SS__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SS__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SS__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SS__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SS__PS EQU CYREG_PRT0_PS
SS__SHIFT EQU 6
SS__SLW EQU CYREG_PRT0_SLW

; Miscellaneous
; -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 0
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_DIE_PANTHER EQU 3
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_DIE_PANTHER
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_PSOC5LP EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x0E13C069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_MEMBER_5B EQU 4
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5A
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REV_PANTHER_PRODUCTION
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_DATA_CACHE_ENABLED EQU 0
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_REQXRES EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DEBUG_ENABLE_MASK EQU 0x01
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DBG_DBE
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000001
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
