-- VHDL netlist generated by SCUBA ispLever_v71_PROD_Build (58)
-- Module  Version: 3.4
--/local/lattice/ispLever7.1/isptools/ispfpga/bin/lin/scuba -w -n lattice_scm_dualdatarate_flipflop -lang vhdl -synth synplify -bus_exp 7 -bb -arch or5s00 -type iol -mode out -width 1 -reg ddr -gear 1 -cmode 0 -ocmode 0 -e 

-- Wed Jul 23 17:12:27 2008

library IEEE;
use IEEE.std_logic_1164.all;
-- synopsys translate_off
library SCM;
use SCM.COMPONENTS.all;
-- synopsys translate_on

entity lattice_scm_dualdatarate_flipflop is
    port (
        Data: in  std_logic_vector(1 downto 0); 
        Clk: in  std_logic; 
        Rst: in  std_logic; 
        Q: out  std_logic_vector(0 downto 0));
 attribute dont_touch : string;
 attribute dont_touch of lattice_scm_dualdatarate_flipflop : entity is "true";
end lattice_scm_dualdatarate_flipflop;

architecture Structure of lattice_scm_dualdatarate_flipflop is

    -- internal signal declarations
    signal buf_Q0: std_logic;

    -- local component declarations
    component OB
        port (I: in  std_logic; O: out  std_logic);
    end component;
    component ODDRXA
        port (DA: in  std_logic; DB: in  std_logic; CLK: in  std_logic; 
            RST: in  std_logic; Q: out  std_logic);
    end component;
    attribute CLKMODE : string; 
    attribute LSRMODE : string; 
    attribute CLKMODE of ud_0 : label is "ECLK";
    attribute LSRMODE of ud_0 : label is "LOCAL";
    attribute syn_noprune : boolean;
    attribute syn_noprune of Structure : architecture is true;

begin
    -- component instantiation statements
    ud_0: ODDRXA
        port map (DA=>Data(0), DB=>Data(1), CLK=>Clk, RST=>Rst, 
            Q=>buf_Q0);

    buf_Q0_out_inst: OB
        port map (I=>buf_Q0, O=>Q(0));

end Structure;

-- synopsys translate_off
library SCM;
configuration Structure_CON of lattice_scm_dualdatarate_flipflop is
    for Structure
        for all:OB use entity SCM.OB(V); end for;
        for all:ODDRXA use entity SCM.ODDRXA(V); end for;
    end for;
end Structure_CON;

-- synopsys translate_on
