## This is a most popular repository list for Verilog sorted by number of stars
|STARS|FORKS|ISSUES|LAST COMMIT|NAME/PLACE|DESCRIPTION|
| --- | --- | --- | --- | --- | --- |
| 2033 | 887 | 33 | 1 year, 1 month ago | [e200_opensource](https://github.com/SI-RISCV/e200_opensource)/1 | Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2 |
| 2009 | 539 | 43 | 4 months ago | [picorv32](https://github.com/YosysHQ/picorv32)/2 | PicoRV32 - A Size-Optimized RISC-V CPU |
| 1538 | 510 | 20 | 4 months ago | [wujian100_open](https://github.com/T-head-Semi/wujian100_open)/3 | IC design and development should be fasterÔºåsimpler and more reliable |
| 1376 | 218 | 13 | an hour ago | [darkriscv](https://github.com/darklife/darkriscv)/4 | opensouce RISC-V cpu core implemented in Verilog from scratch in one night! |
| 1289 | 485 | 193 | 4 years ago | [hw](https://github.com/nvdla/hw)/5 | RTL, Cmodel, and testbench for NVDLA |
| 1103 | 382 | 56 | 17 hours ago | [verilog-ethernet](https://github.com/alexforencich/verilog-ethernet)/6 | Verilog Ethernet components for FPGA implementation |
| 966 | 1222 | 25 | 12 hours ago | [hdl](https://github.com/analogdevicesinc/hdl)/7 | HDL libraries and projects |
| 957 | 71 | 2 | 6 months ago | [amiga2000-gfxcard](https://github.com/mntmn/amiga2000-gfxcard)/8 | MNT VA2000, an Open Source Amiga 2/3/4000 Graphics Card (Zorro II/III), written in Verilog |
| 857 | 221 | 49 | a month ago | [corundum](https://github.com/corundum/corundum)/9 | Open source FPGA-based NIC and platform for in-network compute |
| 857 | 106 | 1 | 3 months ago | [zipcpu](https://github.com/ZipCPU/zipcpu)/10 | A small, light weight, RISC CPU soft core |
| 747 | 120 | 18 | 17 hours ago | [serv](https://github.com/olofk/serv)/11 | SERV - The SErial RISC-V CPU |
| 738 | 200 | 10 | 4 years ago | [miaow](https://github.com/VerticalResearchGroup/miaow)/12 | An open source GPU based off of the AMD Southern Islands ISA. |
| 799 | 246 | 30 | 5 months ago | [oh](https://github.com/aolofsson/oh)/13 | Verilog library for ASIC and FPGA designers |
| 691 | 349 | 9 | 3 years ago | [ODriveHardware](https://github.com/odriverobotics/ODriveHardware)/14 | High performance motor control |
| 667 | 545 | 52 | 19 days ago | [uhd](https://github.com/EttusResearch/uhd)/15 | The USRP‚Ñ¢ Hardware Driver Repository |
| 606 | 174 | 0 | a day ago | [basic_verilog](https://github.com/pConst/basic_verilog)/16 | Must-have verilog systemverilog modules |
| 634 | 235 | 21 | 4 months ago | [verilog-axi](https://github.com/alexforencich/verilog-axi)/17 | Verilog AXI components for FPGA implementation |
| 586 | 106 | 20 | 3 months ago | [vortex](https://github.com/vortexgpgpu/vortex)/18 | None |
| 576 | 213 | 80 | 8 hours ago | [OpenLane](https://github.com/The-OpenROAD-Project/OpenLane)/19 | OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization. |
| 580 | 150 | 11 | 5 months ago | [openc910](https://github.com/T-head-Semi/openc910)/20 | OpenXuantie - OpenC910 Core |
| 564 | 168 | 4 | 2 years ago | [open-fpga-verilog-tutorial](https://github.com/Obijuan/open-fpga-verilog-tutorial)/21 | Learn how to design digital systems and synthesize them into an FPGA using only opensource tools |
| 549 | 177 | 93 | 2 hours ago | [OpenROAD](https://github.com/The-OpenROAD-Project/OpenROAD)/22 | OpenROAD's unified application implementing an RTL-to-GDS Flow |
| 516 | 97 | 17 | 5 days ago | [apio](https://github.com/FPGAwars/apio)/23 | :seedling: Open source ecosystem for open FPGA boards |
| 519 | 122 | 6 | 7 months ago | [riscv](https://github.com/ultraembedded/riscv)/24 | RISC-V CPU Core (RV32IM) |
| 495 | 88 | 4 | 2 years ago | [LeFlow](https://github.com/danielholanda/LeFlow)/25 | Enabling Flexible FPGA High-Level Synthesis of Tensorflow Deep Neural Networks |
| 490 | 77 | 42 | a month ago | [microwatt](https://github.com/antonblanchard/microwatt)/26 | A tiny Open POWER ISA softcore written in VHDL 2008 |
| 471 | 154 | 13 | a day ago | [verilog-pcie](https://github.com/alexforencich/verilog-pcie)/27 | Verilog PCI express components |
| 476 | 98 | 49 | 9 months ago | [sd2snes](https://github.com/mrehkopf/sd2snes)/28 | SD card based multi-purpose cartridge for the SNES |
| 473 | 177 | 1 | 4 years ago | [mips-cpu](https://github.com/jmahler/mips-cpu)/29 | MIPS CPU implemented in Verilog |
| 463 | 222 | 40 | 5 years ago | [riffa](https://github.com/KastnerRG/riffa)/30 | The RIFFA development repository |
| 393 | 75 | 12 | 7 months ago | [biriscv](https://github.com/ultraembedded/biriscv)/31 | 32-bit Superscalar RISC-V CPU |
| 409 | 85 | 22 | 5 months ago | [riscv-formal](https://github.com/SymbioticEDA/riscv-formal)/32 | RISC-V Formal Verification Framework |
| 441 | 154 | 6 | 2 months ago | [e203_hbirdv2](https://github.com/riscv-mcu/e203_hbirdv2)/33 | The Ultra-Low Power RISC-V Core |
| 382 | 133 | 34 | 2 months ago | [mor1kx](https://github.com/openrisc/mor1kx)/34 | mor1kx - an OpenRISC 1000 processor IP core |
| 383 | 125 | 0 | 4 years ago | [verilog](https://github.com/seldridge/verilog)/35 | Repository for basic (and not so basic) Verilog blocks with high re-use potential |
| 372 | 142 | 1 | a day ago | [openwifi-hw](https://github.com/open-sdr/openwifi-hw)/36 | open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware |
| 378 | 180 | 1 | 6 years ago | [FPGA-Imaging-Library](https://github.com/dtysky/FPGA-Imaging-Library)/37 | An open source library for image processing on FPGA. |
| 391 | 155 | 3 | 10 months ago | [cores](https://github.com/ultraembedded/cores)/38 | Various HDL (Verilog) IP Cores |
| 388 | 96 | 2 | 9 months ago | [step_into_mips](https://github.com/lvyufeng/step_into_mips)/39 | ‰∏ÄÊ≠•‰∏ÄÊ≠•ÂÜôMIPS CPU |
| 348 | 29 | 69 | 2 months ago | [ucr-eecs168-lab](https://github.com/sheldonucr/ucr-eecs168-lab)/40 | The lab schedules for EECS168 at UC Riverside |
| 353 | 51 | 9 | 5 months ago | [VerilogBoy](https://github.com/zephray/VerilogBoy)/41 | A Pi emulating a GameBoy sounds cheap. What about an FPGA? |
| 354 | 18 | 5 | 5 months ago | [graphics-gremlin](https://github.com/schlae/graphics-gremlin)/42 | Open source retro ISA video card |
| 306 | 114 | 41 | 18 days ago | [OpenTimer](https://github.com/OpenTimer/OpenTimer)/43 | A High-performance Timing Analysis Tool for VLSI Systems |
| 301 | 139 | 16 | 10 years ago | [netfpga](https://github.com/NetFPGA/netfpga)/44 | NetFPGA 1G infrastructure and gateware |
| 296 | 103 | 7 | 3 years ago | [icezum](https://github.com/FPGAwars/icezum)/45 | :star2: IceZUM Alhambra: an Arduino-like Open FPGA electronic board |
| 294 | 67 | 13 | 5 days ago | [litepcie](https://github.com/enjoy-digital/litepcie)/46 | Small footprint and configurable PCIe core |
| 286 | 9 | 3 | a month ago | [vroom](https://github.com/MoonbaseOtago/vroom)/47 | VRoom! RISC-V CPU |
| 293 | 62 | 3 | a month ago | [wb2axip](https://github.com/ZipCPU/wb2axip)/48 | Bus bridges and other odds and ends |
| 287 | 113 | 12 | 5 months ago | [fpu](https://github.com/dawsonjon/fpu)/49 | synthesiseable ieee 754 floating point library in verilog  |
| 288 | 120 | 19 | 4 years ago | [convolution_network_on_FPGA](https://github.com/hunterlew/convolution_network_on_FPGA)/50 | CNN acceleration on virtex-7 FPGA with verilog HDL |
| 269 | 125 | 8 | 8 years ago | [FPGA-Litecoin-Miner](https://github.com/kramble/FPGA-Litecoin-Miner)/51 | A litecoin scrypt miner implemented with FPGA on-chip memory.  |
| 266 | 34 | 21 | 2 years ago | [spispy](https://github.com/osresearch/spispy)/52 | An open source SPI flash emulator and monitor |
| 261 | 40 | 9 | 10 months ago | [Project-Zipline](https://github.com/opencomputeproject/Project-Zipline)/53 | Defines a lossless compressed data format that is independent of CPU type, operating system, file system, and character set, and is suitable for compression using the XP10 algorithm. |
| 281 | 58 | 166 | a month ago | [basejump_stl](https://github.com/bespoke-silicon-group/basejump_stl)/54 | BaseJump STL: A Standard Template Library for SystemVerilog |
| 277 | 100 | 0 | 6 months ago | [Verilog-Practice](https://github.com/xiaop1/Verilog-Practice)/55 | HDLBits website practices & solutions |
| 255 | 65 | 96 | a day ago | [CFU-Playground](https://github.com/google/CFU-Playground)/56 | Want a faster ML processor? Do it yourself! -- A framework for playing with custom opcodes to accelerate TensorFlow Lite for Microcontrollers (TFLM). |
| 255 | 79 | 1 | 3 months ago | [verilog-6502](https://github.com/Arlet/verilog-6502)/57 | A Verilog HDL model of the MOS 6502 CPU |
| 251 | 43 | 14 | 3 months ago | [Piccolo](https://github.com/bluespec/Piccolo)/58 | RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT) |
| 259 | 108 | 4 | 10 months ago | [verilog-i2c](https://github.com/alexforencich/verilog-i2c)/59 | Verilog I2C interface for FPGA implementation |
| 249 | 62 | 2 | 4 years ago | [zet](https://github.com/marmolejo/zet)/60 | Open source implementation of a x86 processor |
| 249 | 83 | 3 | 3 years ago | [CNN-FPGA](https://github.com/QShen3/CNN-FPGA)/61 | ‰ΩøÁî®VerilogÂÆûÁé∞ÁöÑCNNÊ®°ÂùóÔºåÂèØ‰ª•Êñπ‰æøÁöÑÂú®FPGAÈ°πÁõÆ‰∏≠‰ΩøÁî® |
| 232 | 90 | 7 | 1 year, 4 months ago | [verilog-uart](https://github.com/alexforencich/verilog-uart)/62 | Verilog UART |
| 223 | 67 | 11 | 21 days ago | [icesugar](https://github.com/wuxx/icesugar)/63 | iCESugar FPGA Board (base on iCE40UP5k) |
| 220 | 48 | 1 | 4 years ago | [ridecore](https://github.com/ridecore/ridecore)/64 | RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL. |
| 240 | 19 | 0 | 11 months ago | [vdatp](https://github.com/danfoisy/vdatp)/65 | Volumetric Display using an Acoustically Trapped Particle |
| 219 | 32 | 2 | 14 days ago | [apicula](https://github.com/YosysHQ/apicula)/66 | Project Apicula üêù: bitstream documentation for Gowin FPGAs |
| 221 | 62 | 22 | 9 years ago | [fpga_nes](https://github.com/brianbennett/fpga_nes)/67 | FPGA-based Nintendo Entertainment System Emulator |
| 228 | 82 | 1 | 2 years ago | [AccDNN](https://github.com/IBM/AccDNN)/68 | A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration. |
| 220 | 75 | 15 | 2 months ago | [Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA](https://github.com/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA)/69 | Verilog Generator of Neural Net Digit Detector for FPGA |
| 211 | 77 | 1 | 2 months ago | [sha256](https://github.com/secworks/sha256)/70 | Hardware implementation of the SHA-256 cryptographic hash function |
| 207 | 78 | 1 | 5 years ago | [sdram-controller](https://github.com/stffrdhrn/sdram-controller)/71 | Verilog SDRAM memory controller  |
| 201 | 184 | 0 | 5 months ago | [fpga](https://github.com/EttusResearch/fpga)/72 | The USRP‚Ñ¢ Hardware Driver FPGA Repository |
| 196 | 38 | 1 | a day ago | [ice40-playground](https://github.com/smunaut/ice40-playground)/73 | Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker) |
| 197 | 46 | 3 | 10 months ago | [fpga_readings](https://github.com/lastweek/fpga_readings)/74 | Recipe for FPGA cooking |
| 202 | 113 | 6 | a month ago | [openofdm](https://github.com/jhshi/openofdm)/75 | Sythesizable, modular Verilog implementation of 802.11 OFDM decoder. |
| 195 | 74 | 3 | a month ago | [SCALE-MAMBA](https://github.com/KULeuven-COSIC/SCALE-MAMBA)/76 | Repository for the SCALE-MAMBA MPC system |
| 188 | 57 | 103 | a day ago | [f4pga-examples](https://github.com/chipsalliance/f4pga-examples)/77 | Example designs showing different ways to use F4PGA toolchains. |
| 194 | 91 | 0 | 2 months ago | [aes](https://github.com/secworks/aes)/78 | Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementation supports 128 and 256 bit keys. |
| 186 | 52 | 4 | 23 hours ago | [nandland](https://github.com/nandland/nandland)/79 | All code found on nandland is here.  underconstruction.gif |
| 185 | 32 | 7 | 3 years ago | [TinyFPGA-B-Series](https://github.com/tinyfpga/TinyFPGA-B-Series)/80 | Open source design files for the TinyFPGA B-Series boards.   |
| 185 | 23 | 7 | 10 months ago | [twitchcore](https://github.com/geohot/twitchcore)/81 | It's a core. Made on Twitch. |
| 180 | 40 | 4 | 2 years ago | [raven-picorv32](https://github.com/efabless/raven-picorv32)/82 | Silicon-validated SoC implementation of the PicoSoc/PicoRV32 |
| 174 | 9 | 1 | 3 years ago | [fpga-chip8](https://github.com/pwmarcz/fpga-chip8)/83 | CHIP-8 console on FPGA |
| 168 | 20 | 0 | 7 years ago | [ez8](https://github.com/zhemao/ez8)/84 | The Easy 8-bit Processor |
| 167 | 10 | 0 | 2 years ago | [fpg1](https://github.com/hrvach/fpg1)/85 | FPGA implementation of DEC PDP-1 computer (1959) in Verilog, with CRT, Teletype and Console. |
| 168 | 29 | 0 | 3 years ago | [SimpleVOut](https://github.com/cliffordwolf/SimpleVOut)/86 | A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals |
| 164 | 41 | 0 | 1 year, 3 months ago | [wbuart32](https://github.com/ZipCPU/wbuart32)/87 | A simple, basic, formally verified UART controller |
| 166 | 45 | 16 | 3 months ago | [Cores-SweRVolf](https://github.com/chipsalliance/Cores-SweRVolf)/88 | FuseSoC-based SoC for SweRV EH1 |
| 161 | 46 | 6 | 5 months ago | [openc906](https://github.com/T-head-Semi/openc906)/89 | OpenXuantie - OpenC906 Core |
| 159 | 34 | 6 | 3 years ago | [DisplayPort_Verilog](https://github.com/hamsternz/DisplayPort_Verilog)/90 | A Verilog implementation of DisplayPort protocol for FPGAs |
| 159 | 56 | 5 | 2 years ago | [Tang_E203_Mini](https://github.com/Lichee-Pi/Tang_E203_Mini)/91 | LicheeTang ËúÇÈ∏üE203 Core |
| 149 | 32 | 4 | 14 days ago | [FPGA-peripherals](https://github.com/FPGAwars/FPGA-peripherals)/92 | :seedling: :snowflake: Collection of open-source peripherals in Verilog |
| 148 | 40 | 1 | 6 hours ago | [livehd](https://github.com/masc-ucsc/livehd)/93 | Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation |
| 149 | 49 | 25 | 2 years ago | [open-register-design-tool](https://github.com/Juniper/open-register-design-tool)/94 | Tool to generate register RTL, models, and docs using SystemRDL or JSpec input |
| 148 | 89 | 4 | 8 years ago | [uvm_axi](https://github.com/funningboy/uvm_axi)/95 | uvm AXI BFM(bus functional model) |
| 146 | 46 | 42 | 16 days ago | [ao486_MiSTer](https://github.com/MiSTer-devel/ao486_MiSTer)/96 | ao486 port for MiSTer |
| 144 | 54 | 1 | 1 year, 8 months ago | [schoolMIPS](https://github.com/MIPSfpga/schoolMIPS)/97 | CPU microarchitecture, step by step |
| 146 | 58 | 0 | 2 years ago | [RePlAce](https://github.com/The-OpenROAD-Project/RePlAce)/98 | RePlAce global placement tool |
| 146 | 41 | 0 | 2 months ago | [Single_instruction_cycle_OpenMIPS](https://github.com/zach0zhang/Single_instruction_cycle_OpenMIPS)/99 | ÈÄöËøáÂ≠¶‰π†„ÄäËá™Â∑±Âä®ÊâãÂÜôCPU„ÄãÔºåÂ∞Ü‰π¶‰∏≠ÂÆûÁé∞ÁöÑÂÖºÂÆπMIPS32Êåá‰ª§ÈõÜÊû∂ÊûÑÁöÑÂ§ÑÁêÜÂô®‚Äî‚ÄîOpenMIPSÔºà‰∫îÁ∫ßÊµÅÊ∞¥Á∫øÁªìÊûÑÔºâÔºåÁÆÄÂåñÊàêÂçïÊåá‰ª§Âë®ÊúüÂÆûÁé∞ÁöÑÂ§ÑÁêÜÂô® |
| 141 | 72 | 3 | 5 years ago | [FPGA_Based_CNN](https://github.com/mtmd/FPGA_Based_CNN)/100 | FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform. |
| 136 | 49 | 4 | 8 years ago | [fpganes](https://github.com/strigeus/fpganes)/101 | NES in Verilog |
| 135 | 37 | 79 | an hour ago | [bsg_manycore](https://github.com/bespoke-silicon-group/bsg_manycore)/102 | Tile based architecture designed for computing efficiency, scalability and generality |
| 134 | 40 | 0 | 8 years ago | [milkymist](https://github.com/m-labs/milkymist)/103 | SoC design for Milkymist One - LM32, DDR SDRAM, 2D TMU, PFPU |
| 130 | 54 | 62 | a day ago | [fomu-workshop](https://github.com/im-tomu/fomu-workshop)/104 | Support files for participating in a Fomu workshop |
| 133 | 129 | 24 | 6 months ago | [caravel_mpw-one](https://github.com/efabless/caravel_mpw-one)/105 | Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space. |
| 129 | 27 | 0 | 5 years ago | [archexp](https://github.com/zhanghai/archexp)/106 | ÊµôÊ±üÂ§ßÂ≠¶ËÆ°ÁÆóÊú∫‰ΩìÁ≥ªÁªìÊûÑËØæÁ®ãÂÆûÈ™å |
| 131 | 13 | 0 | 4 years ago | [vm80a](https://github.com/1801BM1/vm80a)/107 | i8080 precise replica in Verilog, based on reverse engineering of real die |
| 134 | 26 | 1 | 2 years ago | [usbcorev](https://github.com/avakar/usbcorev)/108 | A full-speed device-side USB peripheral core written in Verilog. |
| 125 | 10 | 1 | 11 months ago | [fedar-f1-rv64im](https://github.com/eminfedar/fedar-f1-rv64im)/109 | 5-Stage Pipelined RV64IM RISC-V CPU design in Verilog. |
| 126 | 18 | 3 | 14 days ago | [usb3_pipe](https://github.com/enjoy-digital/usb3_pipe)/110 | USB3 PIPE interface for Xilinx 7-Series |
| 129 | 20 | 4 | 10 months ago | [DreamcastHDMI](https://github.com/chriz2600/DreamcastHDMI)/111 | Dreamcast HDMI |
| 126 | 33 | 1 | 1 year, 8 months ago | [iceGDROM](https://github.com/zeldin/iceGDROM)/112 | An FPGA based GDROM emulator for the Sega Dreamcast |
| 125 | 25 | 1 | a month ago | [a2o](https://github.com/openpower-cores/a2o)/113 | None |
| 121 | 77 | 14 | 3 years ago | [orpsoc-cores](https://github.com/openrisc/orpsoc-cores)/114 | Core description files for FuseSoC |
| 122 | 16 | 3 | a month ago | [n64rgb](https://github.com/borti4938/n64rgb)/115 | Everything around N64 and RGB |
| 123 | 78 | 5 | 4 years ago | [Hardware-CNN](https://github.com/alan4186/Hardware-CNN)/116 | A convolutional neural network implemented in hardware (verilog) |
| 120 | 10 | 2 | 9 months ago | [icestation-32](https://github.com/dan-rodrigues/icestation-32)/117 | Compact FPGA game console |
| 116 | 32 | 0 | 4 years ago | [mriscv](https://github.com/onchipuis/mriscv)/118 | A 32-bit Microcontroller featuring a RISC-V core |
| 120 | 24 | 3 | a month ago | [ice40_ultraplus_examples](https://github.com/damdoy/ice40_ultraplus_examples)/119 | Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation |
| 114 | 18 | 2 | 1 year, 11 months ago | [lpc_sniffer_tpm](https://github.com/denandz/lpc_sniffer_tpm)/120 | A low pin count sniffer for ICEStick - targeting TPM chips |
| 115 | 17 | 2 | 3 months ago | [cpu11](https://github.com/1801BM1/cpu11)/121 | Revengineered ancient PDP-11 CPUs, originals and clones |
| 118 | 23 | 1 | 2 years ago | [display_controller](https://github.com/projf/display_controller)/122 | FPGA display controller with support for VGA, DVI, and HDMI. |
| 112 | 69 | 1 | 6 years ago | [or1200](https://github.com/openrisc/or1200)/123 | OpenRISC 1200 implementation |
| 109 | 48 | 1 | 9 years ago | [fft-dit-fpga](https://github.com/benreynwar/fft-dit-fpga)/124 | Verilog module for calculation of FFT. |
| 110 | 34 | 2 | 7 months ago | [icebreaker-verilog-examples](https://github.com/icebreaker-fpga/icebreaker-verilog-examples)/125 | This repository contains small example designs that can be used with the open source icestorm flow. |
| 122 | 27 | 3 | 3 months ago | [ZYNQ-NVDLA](https://github.com/LeiWang1999/ZYNQ-NVDLA)/126 | NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA. |
| 107 | 27 | 0 | 2 years ago | [mips32-cpu](https://github.com/Trinkle23897/mips32-cpu)/127 | Â•ãÊàò‰∏ÄÂ≠¶ÊúüÔºåÈÄ†Âè∞ËÆ°ÁÆóÊú∫ÔºàÁºñËØëÂá∫ÁöÑbitÊñá‰ª∂Âú®release‰∏≠ÔºåÂèØ‰ª•Áõ¥Êé•È£üÁî®Ôºâ |
| 114 | 21 | 0 | a month ago | [Colorlight-FPGA-Projects](https://github.com/wuxx/Colorlight-FPGA-Projects)/128 | current focus on Colorlight i5 series module |
| 108 | 19 | 3 | 1 year, 4 months ago | [panologic-g2](https://github.com/tomverbeure/panologic-g2)/129 | Pano Logic G2 Reverse Engineering Project |
| 108 | 83 | 0 | 4 years ago | [FPGA-CNN](https://github.com/dem123456789/FPGA-CNN)/130 | FPGA implementation of Cellular Neural Network (CNN) |
| 107 | 40 | 9 | 2 years ago | [Tang_FPGA_Examples](https://github.com/Lichee-Pi/Tang_FPGA_Examples)/131 | LicheeTang FPGA Examples |
| 106 | 9 | 0 | a month ago | [vgasim](https://github.com/ZipCPU/vgasim)/132 | A Video display simulator |
| 107 | 4 | 0 | 8 months ago | [RaspberryPiAtomicNixieClock](https://github.com/will127534/RaspberryPiAtomicNixieClock)/133 | None |
| 106 | 17 | 1 | 7 years ago | [oldland-cpu](https://github.com/jamieiles/oldland-cpu)/134 | Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools |
| 106 | 28 | 7 | 1 year, 10 months ago | [tinyfpga_bx_usbserial](https://github.com/davidthings/tinyfpga_bx_usbserial)/135 | USB Serial on the TinyFPGA BX |
| 110 | 44 | 1 | 7 months ago | [core_ddr3_controller](https://github.com/ultraembedded/core_ddr3_controller)/136 | A DDR3 memory controller in Verilog for various FPGAs |
| 105 | 10 | 1 | 2 years ago | [antikernel](https://github.com/azonenberg/antikernel)/137 | The Antikernel operating system project |
| 102 | 53 | 47 | 9 days ago | [Genesis_MiSTer](https://github.com/MiSTer-devel/Genesis_MiSTer)/138 | Sega Genesis for MiSTer |
| 102 | 47 | 5 | 1 year, 2 months ago | [vsdflow](https://github.com/kunalg123/vsdflow)/139 | VSDFLOW  is  an  automated  solution  to  programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft their ideas in RTL language, and convert the design to hardware using VSD (RTL-to-GDS) FLOW. VSDFLOW  is  completely  build  using OPHW tools, where the user gives input RTL in verilog. From here on the VSDFLOW takes control, RTL is synthesized (using Yosys). The synthesized netlist is given to PNR tool (Qflow) and finally Sign-off is done with STA tool (using Opentimer). The output of the flow is GDSII layout and performance & area metrics of your design. VSDFLOW also provide hooks at all stages for users working at different levels of design flow. It is tested for 30k instance count design like ARM Cortex-M0, and can be further tested for multi-million instance count using hierarchical or glue logic. |
| 100 | 42 | 0 | 3 months ago | [ivtest](https://github.com/steveicarus/ivtest)/140 | Regression test suite for Icarus Verilog. (OBSOLETE) |
| 101 | 21 | 5 | 7 years ago | [NeoGeoHDMI](https://github.com/charcole/NeoGeoHDMI)/141 | Verilog project that takes the digital video and audio from a Neo Geo MVS before going through the DACs and outputs the signals over HDMI |
| 103 | 26 | 4 | 3 months ago | [Toooba](https://github.com/bluespec/Toooba)/142 | RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT |
| 98 | 23 | 1 | 4 years ago | [RISC-V-CPU](https://github.com/Evensgn/RISC-V-CPU)/143 | RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL. |
| 98 | 12 | 58 | 3 years ago | [spatial-lang](https://github.com/stanford-ppl/spatial-lang)/144 | Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language" |
| 101 | 12 | 3 | 12 days ago | [jt12](https://github.com/jotego/jt12)/145 | FM sound source written in Verilog, fully compatible with YM2612, YM3438 (JT12), YM2203 (JT03) and YM2610 (JT10) |
| 100 | 30 | 2 | 1 year, 9 months ago | [apple-one](https://github.com/alangarf/apple-one)/146 | An attempt at a small Verilog implementation of the original Apple 1 on an FPGA |
| 108 | 34 | 4 | 2 years ago | [h265-encoder-rtl](https://github.com/openasic-org/h265-encoder-rtl)/147 | None |
| 99 | 30 | 5 | 3 months ago | [corescore](https://github.com/olofk/corescore)/148 | CoreScore |
| 96 | 29 | 0 | 2 years ago | [NaiveMIPS-HDL](https://github.com/z4yx/NaiveMIPS-HDL)/149 | Na√Øve MIPS32 SoC implementation |
| 99 | 60 | 5 | 7 years ago | [DSLogic-hdl](https://github.com/DreamSourceLab/DSLogic-hdl)/150 | An open source FPGA design for DSLogic |
| 97 | 32 | 1 | 5 years ago | [kamikaze](https://github.com/rgwan/kamikaze)/151 | Light-weight RISC-V RV32IMC microcontroller core. |
| 98 | 41 | 0 | 1 year, 1 month ago | [async_fifo](https://github.com/dpretet/async_fifo)/152 | A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog |
| 98 | 31 | 0 | 7 years ago | [cpu](https://github.com/ejrh/cpu)/153 | A very primitive but hopefully self-educational CPU in Verilog |
| 96 | 33 | 52 | a month ago | [Minimig-AGA_MiSTer](https://github.com/MiSTer-devel/Minimig-AGA_MiSTer)/154 | None |
| 93 | 11 | 0 | 5 years ago | [PonyLink](https://github.com/cliffordwolf/PonyLink)/155 | A single-wire bi-directional chip-to-chip interface for FPGAs |
| 94 | 27 | 1 | 19 days ago | [aib-phy-hardware](https://github.com/chipsalliance/aib-phy-hardware)/156 | Advanced Interface Bus (AIB) die-to-die hardware open source |
| 93 | 34 | 8 | 2 years ago | [mipsfpga-plus](https://github.com/MIPSfpga/mipsfpga-plus)/157 | MIPSfpga+ allows loading programs via UART and has a switchable clock |
| 92 | 42 | 1 | 6 months ago | [cdbus_ip](https://github.com/dukelec/cdbus_ip)/158 | CDBUS Protocol and the IP Core for FPGA users |
| 92 | 13 | 1 | 4 years ago | [iCE40](https://github.com/mcmayer/iCE40)/159 | Lattice iCE40 FPGA experiments - Work in progress |
| 95 | 15 | 4 | 1 year, 6 months ago | [core_jpeg](https://github.com/ultraembedded/core_jpeg)/160 | High throughput JPEG decoder in Verilog for FPGA |
| 107 | 68 | 0 | 2 years ago | [AMBA_AXI_AHB_APB](https://github.com/adki/AMBA_AXI_AHB_APB)/161 | AMBA bus lecture material |
| 94 | 56 | 31 | a month ago | [NeoGeo_MiSTer](https://github.com/MiSTer-devel/NeoGeo_MiSTer)/162 | NeoGeo for MiSTer |
| 92 | 23 | 7 | 2 years ago | [ice40_examples](https://github.com/nesl/ice40_examples)/163 | Public examples of ICE40 HX8K examples using Icestorm |
| 90 | 8 | 2 | 11 months ago | [vt52-fpga](https://github.com/AndresNavarro82/vt52-fpga)/164 | None |
| 96 | 25 | 2 | 2 years ago | [MobileNet-in-FPGA](https://github.com/ZFTurbo/MobileNet-in-FPGA)/165 | Generator of verilog description for FPGA MobileNet implementation |
| 92 | 23 | 0 | 1 year, 10 months ago | [openarty](https://github.com/ZipCPU/openarty)/166 | An Open Source configuration of the Arty platform |
| 90 | 29 | 3 | 13 hours ago | [Haasoscope](https://github.com/drandyhaas/Haasoscope)/167 | Docs, design, firmware, and software for the Haasoscope |
| 89 | 31 | 2 | 8 years ago | [Xilinx-Serial-Miner](https://github.com/teknohog/Xilinx-Serial-Miner)/168 | Bitcoin miner for Xilinx FPGAs |
| 91 | 11 | 0 | Unknown | [cpus-caddr](https://github.com/lisper/cpus-caddr)/169 | FPGA based MIT CADR lisp machine - rewritten in modern verilog - boots and runs |
| 89 | 5 | 0 | Unknown | [riskow](https://github.com/racerxdl/riskow)/170 | Learning how to make a RISC-V  |
| 99 | 41 | 0 | 22 days ago | [32-Verilog-Mini-Projects](https://github.com/sudhamshu091/32-Verilog-Mini-Projects)/171 | Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC Coding, Carry Select and Carry Look Ahead Adder, Carry Skip and Carry Save Adder, Complex Multiplier, Dice Game, FIFO, Fixed Point Adder and Subtractor, Fixed Point Multiplier and Divider, Floating Point IEEE 754 Addition Subtraction, Floating Point IEEE 754 Division, Floating Point IEEE 754 Multiplication, Fraction Multiplier, High Radix Multiplier, I2C and SPI Protocols, LFSR and CFSR, Logarithm Implementation, Mealy and Moore State Machine Implementation of Sequence Detector, Modified Booth Algorithm, Pipelined Multiplier, Restoring and Non Restoring Division, Sequential Multiplier, Shift and Add Binary Multiplier, Traffic Light Controller, Universal_Shift_Register, BCD Adder, Dual Address RAM and Dual Address ROM |
| 88 | 11 | 0 | Unknown | [NeoGeoFPGA-sim](https://github.com/neogeodev/NeoGeoFPGA-sim)/172 | Simulation only cartridge NeoGeo hardware definition |
| 87 | 9 | 9 | Unknown | [VGChips](https://github.com/furrtek/VGChips)/173 | Video Game custom chips reverse-engineered from silicon |
| 90 | 22 | 1 | 2 months ago | [dspfilters](https://github.com/ZipCPU/dspfilters)/174 | A collection of demonstration digital filters |
| 89 | 41 | 0 | 8 years ago | [uart](https://github.com/jamieiles/uart)/175 | Verilog UART |
| 86 | 8 | 1 | 11 years ago | [Homotopy](https://github.com/andrejbauer/Homotopy)/176 | Homotopy theory in Coq. |
| 87 | 15 | 0 | Unknown | [agc_simulation](https://github.com/virtualagc/agc_simulation)/177 | Verilog simulation files for a replica of the Apollo Guidance Computer |
| 91 | 24 | 2 | 2 years ago | [MIPS-pipeline-processor](https://github.com/mhyousefi/MIPS-pipeline-processor)/178 | A pipelined implementation of the MIPS processor featuring hazard detection as well as forwarding |
| 87 | 24 | 5 | 2 years ago | [Reindeer](https://github.com/PulseRain/Reindeer)/179 | PulseRain Reindeer - RISCV RV32I[M] Soft CPU |
| 87 | 37 | 5 | 18 days ago | [libsystemctlm-soc](https://github.com/Xilinx/libsystemctlm-soc)/180 | SystemC/TLM-2.0 Co-simulation framework |
| 88 | 27 | 0 | 7 years ago | [lm32](https://github.com/m-labs/lm32)/181 | LatticeMico32 soft processor |
| 83 | 72 | 1 | Unknown | [Practical-UVM-Step-By-Step](https://github.com/Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step)/182 | This is the main repository for all the examples for the book Practical UVM |
| 90 | 33 | 1 | Unknown | [DetectHumanFaces](https://github.com/WalkerLau/DetectHumanFaces)/183 | Real time face detection based on Arm Cortex-M3 DesignStart and FPGA |
| 85 | 28 | 1 | Unknown | [SoftMC](https://github.com/CMU-SAFARI/SoftMC)/184 | SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. The design, the interface, and its capabilities and limitations are discussed in our HPCA 2017 paper: "SoftMC: A Flexible and Practical Open-Source Infrastructure for Enabling Experimental DRAM Studies" <https://people.inf.ethz.ch/omutlu/pub/softMC_hpca17.pdf> |
| 83 | 12 | 3 | 5 years ago | [fpgaboy](https://github.com/trun/fpgaboy)/185 | Implementation Nintendo's GameBoy console on an FPGA |
| 86 | 34 | 1 | 4 years ago | [clacc](https://github.com/taoyilee/clacc)/186 | Deep Learning Accelerator (Convolution Neural Networks) |
| 89 | 32 | 1 | Unknown | [SM3_core](https://github.com/ljgibbslf/SM3_core)/187 | None |
| 83 | 57 | 2 | Unknown | [LimeSDR-USB_GW](https://github.com/myriadrf/LimeSDR-USB_GW)/188 | Altera Cyclone IV FPGA project for the USB 3.0 LimeSDR board |
| 82 | 46 | 3 | Unknown | [Icarus](https://github.com/ngzhang/Icarus)/189 | DUAL Spartan6 Development Platform |
| 81 | 24 | 15 | 4 years ago | [c65gs](https://github.com/gardners/c65gs)/190 | FPGA-based C64 Accelerator / C65 like computer |
| 81 | 40 | 3 | Unknown | [opene906](https://github.com/T-head-Semi/opene906)/191 | OpenXuantie - OpenE906 Core |
| 79 | 63 | 26 | 3 hours ago | [OpenROAD-flow-scripts](https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts)/192 | None |
| 83 | 37 | 1 | Unknown | [verilog-lfsr](https://github.com/alexforencich/verilog-lfsr)/193 | Fully parametrizable combinatorial parallel LFSR/CRC module |
| 78 | 10 | 4 | Unknown | [jtgng](https://github.com/jotego/jtgng)/194 | CAPCOM arcade hardware accurately replicated on MiST and MiSTer FPGA platforms. It covers Ghosts'n Goblins, 1942, 1943, Commando, Exed Exes, F1-Dream, GunSmoke, Tiger Road, Black Tiger, Bionic Commando, Higemaru, Street Fighter, Vulgus and The Speed Rumbler. |
| 87 | 13 | 5 | Unknown | [icesugar-pro](https://github.com/wuxx/icesugar-pro)/195 | iCESugar series FPGA dev board |
| 78 | 35 | 9 | Unknown | [c5soc_opencl](https://github.com/thinkoco/c5soc_opencl)/196 | DE1SOC DE10-NANO DE10-Standard OpenCL hardware that support VGA and desktop. And Some applications such as usb camera YUYV to RGB , Sobel and so on. |
| 77 | 12 | 5 | 7 hours ago | [amiga_replacement_project](https://github.com/nonarkitten/amiga_replacement_project)/197 | This is an attempt to make clean Verilog sources for each chip on the Amiga. |
| 79 | 10 | 8 | 1 year, 1 month ago | [xcrypto](https://github.com/scarv/xcrypto)/198 | XCrypto: a cryptographic ISE for RISC-V |
| 79 | 59 | 6 | 4 years ago | [Convolutional-Neural-Network](https://github.com/AniketBadhan/Convolutional-Neural-Network)/199 | Implementation of CNN using Verilog |
| 75 | 40 | 20 | 18 days ago | [Gameboy_MiSTer](https://github.com/MiSTer-devel/Gameboy_MiSTer)/200 | Gameboy for MiSTer |
| 74 | 35 | 0 | 8 months ago | [cdpga](https://github.com/dukelec/cdpga)/201 | FPGA core boards / evaluation boards based on CDCTL hardware |
| 77 | 32 | 0 | Unknown | [PASC](https://github.com/jbush001/PASC)/202 | Parallel Array of Simple Cores. Multicore processor. |
| 93 | 32 | 1 | Unknown | [HDL-Bits-Solutions](https://github.com/viduraakalanka/HDL-Bits-Solutions)/203 | This is a repository containing solutions to the problem statements given in HDL Bits website. |
| 73 | 32 | 1 | Unknown | [zynq-axis](https://github.com/bmartini/zynq-axis)/204 | Hardware, Linux Driver and Library for the Zynq AXI DMA interface  |
| 73 | 31 | 0 | Unknown | [mnist_fpga](https://github.com/papcjy/mnist_fpga)/205 | using xilinx xc6slx45 to implement mnist net |
| 72 | 32 | 3 | 3 years ago | [VidorFPGA](https://github.com/vidor-libraries/VidorFPGA)/206 | repository for Vidor FPGA IP blocks and projects |
| 70 | 14 | 0 | Unknown | [toygpu](https://github.com/matt-kimball/toygpu)/207 | A simple GPU on a TinyFPGA BX |
| 70 | 64 | 2 | Unknown | [iob-soc](https://github.com/IObundle/iob-soc)/208 | RISC-V System on Chip Template Based on the picorv32 Processor |
| 74 | 29 | 0 | Unknown | [Verilog-caches](https://github.com/airin711/Verilog-caches)/209 | Various caches written in Verilog-HDL |
| 71 | 35 | 3 | Unknown | [SD-card-controller](https://github.com/mczerski/SD-card-controller)/210 | WISHBONE SD Card Controller IP Core |
| 68 | 10 | 0 | Unknown | [FPGA-TX](https://github.com/dawsonjon/FPGA-TX)/211 | FPGA based transmitter |
| 71 | 10 | 0 | Unknown | [mc6809](https://github.com/cavnex/mc6809)/212 | Cycle-Accurate MC6809/E implementation, Verilog |
| 73 | 38 | 1 | 5 months ago | [opene902](https://github.com/T-head-Semi/opene902)/213 | OpenXuantie - OpenE902 Core |
| 73 | 25 | 0 | Unknown | [verilog_fixed_point_math_library](https://github.com/freecores/verilog_fixed_point_math_library)/214 | Fixed Point Math Library for Verilog |
| 72 | 9 | 4 | Unknown | [ice-chips-verilog](https://github.com/TimRudy/ice-chips-verilog)/215 | IceChips is a library of all common discrete logic devices in Verilog |
| 69 | 15 | 0 | Unknown | [riscv](https://github.com/ataradov/riscv)/216 | Verilog implementation of a RISC-V core |
| 68 | 15 | 3 | 10 years ago | [ao68000](https://github.com/alfikpl/ao68000)/217 | The OpenCores ao68000 IP Core is a Motorola MC68000 binary compatible processor. |
| 67 | 14 | 0 | Unknown | [MARLANN](https://github.com/SymbioticEDA/MARLANN)/218 | Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks |
| 67 | 11 | 0 | Unknown | [rt](https://github.com/tomverbeure/rt)/219 | A Full Hardware Real-Time Ray-Tracer |
| 66 | 26 | 2 | 2 years ago | [daisho](https://github.com/enjoy-digital/daisho)/220 | Test of the USB3 IP Core from Daisho on a Xilinx device |
| 65 | 7 | 15 | 1 year, 3 months ago | [hrm-cpu](https://github.com/adumont/hrm-cpu)/221 | Human Resource Machine - CPU Design #HRM |
| 70 | 38 | 2 | Unknown | [cnn_hardware_acclerator_for_fpga](https://github.com/sumanth-kalluri/cnn_hardware_acclerator_for_fpga)/222 | This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Networks on FPGAs |
| 64 | 15 | 0 | Unknown | [hyperram](https://github.com/blackmesalabs/hyperram)/223 | Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC |
| 65 | 20 | 4 | Unknown | [iob-cache](https://github.com/IObundle/iob-cache)/224 | Verilog configurable cache |
| 66 | 47 | 0 | Unknown | [IPCORE](https://github.com/aquaxis/IPCORE)/225 | None |
| 66 | 24 | 4 | Unknown | [benchmarks](https://github.com/lsils/benchmarks)/226 | EPFL logic synthesis benchmarks |
| 64 | 4 | 1 | Unknown | [xenowing](https://github.com/xenowing/xenowing)/227 | "What comes next? Super Mario 128? Actually, that's what I want to do." |
| 64 | 15 | 0 | Unknown | [icebreaker-workshop](https://github.com/icebreaker-fpga/icebreaker-workshop)/228 | iCEBreaker Workshop |
| 68 | 31 | 0 | Unknown | [R8051](https://github.com/risclite/R8051)/229 |  8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core. |
| 64 | 15 | 1 | 1 year, 3 months ago | [sdspi](https://github.com/ZipCPU/sdspi)/230 | SD-Card controller, using a SPI interface that is (optionally) shared |
| 67 | 23 | 0 | 3 years ago | [NPU_on_FPGA](https://github.com/cxdzyq1110/NPU_on_FPGA)/231 | Âú®FPGA‰∏äÈù¢ÂÆûÁé∞‰∏Ä‰∏™NPUËÆ°ÁÆóÂçïÂÖÉ„ÄÇËÉΩÂ§üÊâßË°åÁü©ÈòµËøêÁÆóÔºàADD/ADDi/ADDs/MULT/MULTi/DOTÁ≠âÔºâ„ÄÅÂõæÂÉèÂ§ÑÁêÜËøêÁÆóÔºàCONV/POOLÁ≠âÔºâ„ÄÅÈùûÁ∫øÊÄßÊò†Â∞ÑÔºàRELU/TANH/SIGMÁ≠âÔºâ„ÄÇ |
| 64 | 34 | 8 | 5 years ago | [nysa-sata](https://github.com/CospanDesign/nysa-sata)/232 | None |
| 62 | 10 | 2 | Unknown | [Riscy-SoC](https://github.com/AleksandarKostovic/Riscy-SoC)/233 | Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog |
| 65 | 16 | 0 | Unknown | [screen-pong](https://github.com/juanmard/screen-pong)/234 | Pong game in a FPGA. |
| 66 | 12 | 1 | Unknown | [Fuxi](https://github.com/MaxXSoft/Fuxi)/235 | Fuxi (‰ºèÁæ≤) is a 32-bit pipelined RISC-V processor written in Chisel3. |
| 67 | 32 | 2 | Unknown | [neuralNetwork](https://github.com/vipinkmenon/neuralNetwork)/236 | None |
| 66 | 14 | 3 | 4 months ago | [FABulous](https://github.com/FPGA-Research-Manchester/FABulous)/237 | Fabric generator and CAD tools |
| 63 | 7 | 2 | Unknown | [ay-3-8910_reverse_engineered](https://github.com/lvd2/ay-3-8910_reverse_engineered)/238 | The reverse-engineered AY-3-8910 chip. Transistor-level schematics, verilog model and a testbench with tools, that can render register dump files into .flac soundtrack. |
| 63 | 17 | 0 | Unknown | [BUAA_CO](https://github.com/aptx1231/BUAA_CO)/239 | 2017Á∫ßÂåóËà™ËÆ°ÁÆóÊú∫Â≠¶Èô¢ËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜËØæÁ®ãËÆæËÆ°(MIPS CPU) |
| 63 | 14 | 2 | 11 months ago | [up5k](https://github.com/osresearch/up5k)/240 | Upduino v2 with the ice40 up5k FPGA demos |
| 62 | 8 | 2 | Unknown | [GottaGoFastRAM](https://github.com/LIV2/GottaGoFastRAM)/241 | 8MB Autoconfig FastRAM for Amiga 500/1000/2000/CDTV |
| 61 | 4 | 1 | 1 year, 2 months ago | [fpga_pio](https://github.com/lawrie/fpga_pio)/242 | An attempt to recreate the RP2040 PIO in an FPGA |
| 60 | 17 | 7 | Unknown | [SOFA](https://github.com/lnis-uofu/SOFA)/243 | SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA |
| 58 | 21 | 2 | Unknown | [Verilog-Projects](https://github.com/nxbyte/Verilog-Projects)/244 | This repository contains source code for past labs and projects involving FPGA and Verilog based designs |
| 60 | 36 | 3 | Unknown | [verilog-cam](https://github.com/alexforencich/verilog-cam)/245 | Verilog Content Addressable Memory Module |
| 58 | 6 | 0 | Unknown | [wbscope](https://github.com/ZipCPU/wbscope)/246 | A wishbone controlled scope for FPGA's |
| 58 | 9 | 1 | Unknown | [lpc_sniffer](https://github.com/lynxis/lpc_sniffer)/247 | a low pin count sniffer for icestick |
| 58 | 20 | 3 | 9 years ago | [ORGFXSoC](https://github.com/maidenone/ORGFXSoC)/248 | An Example implementation of Open Source Graphics Accelerator, (A fixed point, fixed function pipeline GPU) |
| 57 | 32 | 38 | Unknown | [minimig-mist](https://github.com/rkrajnc/minimig-mist)/249 | Minimig for the MiST board |
| 59 | 9 | 1 | Unknown | [panologic](https://github.com/tomverbeure/panologic)/250 | PanoLogic Zero Client G1 reverse engineering info |
| 57 | 16 | 0 | 2 years ago | [hardenedlinux_profiles](https://github.com/hardenedlinux/hardenedlinux_profiles)/251 | It contains hardenedlinux community documentation. |
| 60 | 12 | 0 | Unknown | [OpenAmiga500FastRamExpansion](https://github.com/SukkoPera/OpenAmiga500FastRamExpansion)/252 | 4/8 MB Fast RAM Expansion for the Commodore Amiga 500 |
| 62 | 44 | 1 | 3 years ago | [ethernet_10ge_mac_SV_UVM_tb](https://github.com/andres-mancera/ethernet_10ge_mac_SV_UVM_tb)/253 | SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core |
| 60 | 40 | 3 | Unknown | [spi-slave](https://github.com/nandland/spi-slave)/254 | SPI Slave for FPGA in Verilog and VHDL |
| 57 | 17 | 4 | Unknown | [basic-ecp5-pcb](https://github.com/mattvenn/basic-ecp5-pcb)/255 | Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs |
| 57 | 178 | 25 | 14 days ago | [caravel_user_project](https://github.com/efabless/caravel_user_project)/256 | https://caravel-user-project.readthedocs.io |
| 60 | 20 | 0 | Unknown | [drec-fpga-intro](https://github.com/viktor-prutyanov/drec-fpga-intro)/257 | Materials for "Introduction to FPGA and Verilog" at MIPT DREC |
| 56 | 24 | 0 | Unknown | [timetoexplore](https://github.com/WillGreen/timetoexplore)/258 | Source code to accompany https://timetoexplore.net |
| 57 | 5 | 1 | 2 years ago | [flickerfixer](https://github.com/niklasekstrom/flickerfixer)/259 | An open source flicker fixer for Amiga 500/2000 |
| 55 | 15 | 0 | 2 months ago | [fpga-md5-cracker](https://github.com/John-Leitch/fpga-md5-cracker)/260 | A 64-stage pipelined MD5 implementation written in verliog.  Runs reliably on a DE0-Nano at 100mhz, computing 100 million hashes per second. |
| 55 | 26 | 1 | Unknown | [TOE](https://github.com/hpb-project/TOE)/261 | TCP Offload Engine  |
| 56 | 19 | 0 | Unknown | [dpll](https://github.com/ZipCPU/dpll)/262 | A collection of phase locked loop (PLL) related projects |
| 55 | 14 | 0 | Unknown | [VexRiscvSoftcoreContest2018](https://github.com/SpinalHDL/VexRiscvSoftcoreContest2018)/263 | None |
| 58 | 21 | 1 | Unknown | [Multiplier16X16](https://github.com/wuzeyou/Multiplier16X16)/264 | Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder |
| 59 | 8 | 0 | a month ago | [introduction-to-fpga](https://github.com/ShawnHymel/introduction-to-fpga)/265 | None |
| 57 | 15 | 0 | 22 days ago | [yarvi](https://github.com/tommythorn/yarvi)/266 | Yet Another RISC-V Implementation |
| 54 | 32 | 3 | 4 years ago | [digital-servo](https://github.com/nist-ionstorage/digital-servo)/267 | NIST digital servo: an FPGA based fast digital feedback controller |
| 52 | 31 | 1 | 5 years ago | [h.265_encoder](https://github.com/Bearzeng/h.265_encoder)/268 | None |
| 54 | 17 | 1 | 2 years ago | [aib-phy-hardware](https://github.com/intel/aib-phy-hardware)/269 | None |
| 53 | 0 | 0 | 8 months ago | [MIPS-Microsystems](https://github.com/SilenceX12138/MIPS-Microsystems)/270 | A computer system containing CPU, OS and Compiler under MIPS architecture. |
| 54 | 20 | 13 | 2 years ago | [alpha-release](https://github.com/The-OpenROAD-Project/alpha-release)/271 | Builds, flow and designs for the alpha release |
| 54 | 20 | 1 | 4 years ago | [ARM7](https://github.com/chsasank/ARM7)/272 | Implemetation of pipelined ARM7TDMI processor in Verilog |
| 53 | 2 | 0 | 3 years ago | [soc](https://github.com/combinatorylogic/soc)/273 | An experimental System-on-Chip with a custom compiler toolchain. |
| 53 | 20 | 0 | 4 years ago | [MIPS](https://github.com/valar1234/MIPS)/274 | A classic 5-stage pipeline MIPS 32-bit processor, including a 2-bit branch predictor, a branch prediction buffer and a direct-mapped cache. |
| 58 | 13 | 0 | 4 months ago | [UltraMIPS_NSCSCC](https://github.com/SocialistDalao/UltraMIPS_NSCSCC)/275 | UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral. |
| 56 | 24 | 1 | 18 years ago | [8051](https://github.com/freecores/8051)/276 | 8051 core |
| 57 | 16 | 2 | a month ago | [sha3](https://github.com/ucb-bar/sha3)/277 | None |
| 54 | 21 | 1 | 1 year, 16 days ago | [opencpi](https://github.com/opencpi/opencpi)/278 | Open Component Portability Infrastructure |
| 53 | 12 | 0 | 1 year, 9 months ago | [XilinxUnisimLibrary](https://github.com/Xilinx/XilinxUnisimLibrary)/279 | None |
| 54 | 10 | 2 | a month ago | [OpenCGRA](https://github.com/pnnl/OpenCGRA)/280 | OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs. |
| 54 | 19 | 17 | 27 days ago | [LSOracle](https://github.com/lnis-uofu/LSOracle)/281 | IDEA project source files  |
| 52 | 13 | 0 | 1 year, 11 months ago | [challenges-2020](https://github.com/pwn2winctf/challenges-2020)/282 | Pwn2Win 2020 Challenges |
| 53 | 6 | 47 | 1 year, 8 months ago | [rigel](https://github.com/jameshegarty/rigel)/283 | Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FPGAs, and also can compile to fast x86 test code using Terra. |
| 51 | 9 | 0 | 2 years ago | [up5k_basic](https://github.com/emeb/up5k_basic)/284 | A small 6502 system with MS BASIC in ROM |
| 51 | 10 | 0 | 2 months ago | [steel-core](https://github.com/rafaelcalcada/steel-core)/285 | Steel is a RISC-V processor core that implements the RV32I and Zicsr instruction sets of the RISC-V specifications. |
| 53 | 29 | 28 | 16 days ago | [MegaCD_MiSTer](https://github.com/MiSTer-devel/MegaCD_MiSTer)/286 | Mega CD for MiSTer |
| 53 | 19 | 4 | 2 years ago | [i3c-slave-design](https://github.com/NXP/i3c-slave-design)/287 | MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices. |
| 54 | 19 | 3 | 5 years ago | [FPU](https://github.com/danshanley/FPU)/288 | IEEE 754 floating point unit in Verilog |
| 51 | 7 | 13 | 2 years ago | [Neogeo_MiSTer_old](https://github.com/furrtek/Neogeo_MiSTer_old)/289 | SNK NeoGeo core for the MiSTer platform |
| 53 | 13 | 1 | 3 years ago | [Speech256](https://github.com/trcwm/Speech256)/290 | An FPGA implementation of a classic 80ies speech synthesizer. Done for the Retro Challenge 2017/10. |
| 52 | 4 | 1 | 2 years ago | [gameboy-fpga-cartridge](https://github.com/ghidraninja/gameboy-fpga-cartridge)/291 | None |
| 52 | 17 | 18 | 8 days ago | [caravel](https://github.com/efabless/caravel)/292 | Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space. |
| 53 | 22 | 0 | 2 years ago | [ethmac](https://github.com/freecores/ethmac)/293 | Ethernet MAC 10/100 Mbps |
| 52 | 18 | 3 | 1 year, 2 months ago | [verilog-math](https://github.com/dawsonjon/verilog-math)/294 | Mathematical Functions in Verilog |
| 50 | 19 | 0 | 4 years ago | [caribou](https://github.com/fpgasystems/caribou)/295 | Caribou: Distributed Smart Storage built with FPGAs |
| 50 | 34 | 1 | 6 years ago | [mips32r1_xum](https://github.com/grantae/mips32r1_xum)/296 | A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA. This is a bare-metal CPU with no virtual memory. (Old University of Utah XUM archive) |
| 51 | 7 | 1 | 1 year, 9 months ago | [iua](https://github.com/smunaut/iua)/297 | ice40 USB Analyzer |
| 52 | 23 | 2 | 3 years ago | [ARM-LEGv8](https://github.com/nxbyte/ARM-LEGv8)/298 | Verilog Implementation of an ARM LEGv8 CPU |
| 54 | 18 | 1 | 3 years ago | [FPGA-Accelerator-for-AES-LeNet-VGG16](https://github.com/zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16)/299 | FPGA/AES/LeNet/VGG16 |
| 51 | 18 | 51 | 9 months ago | [tapasco](https://github.com/esa-tu-darmstadt/tapasco)/300 | The Task Parallel System Composer (TaPaSCo) |
| 50 | 10 | 1 | 19 days ago | [verilog-65C02-microcode](https://github.com/Arlet/verilog-65C02-microcode)/301 | 65C02 microprocessor in verilog, small size,reduced cycle count, asynchronous interface |
| 50 | 20 | 23 | 21 days ago | [DFFRAM](https://github.com/AUCOHL/DFFRAM)/302 | Standard Cell Library based Memory Compiler using FF/Latch cells |
| 53 | 8 | 0 | 8 months ago | [iCE40linux](https://github.com/smunaut/iCE40linux)/303 | Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker |
| 52 | 13 | 1 | 2 years ago | [fpga-sdft](https://github.com/mattvenn/fpga-sdft)/304 | sliding DFT for FPGA, targetting Lattice ICE40 1k |
| 49 | 5 | 1 | 5 years ago | [21FX](https://github.com/defparam/21FX)/305 | A bootloader for the SNES console |
| 49 | 18 | 0 | 4 years ago | [ECE1373_2016_hft_on_fpga](https://github.com/mustafabbas/ECE1373_2016_hft_on_fpga)/306 | High Frequency Trading using Vivado HLS |
| 49 | 13 | 0 | 1 year, 9 months ago | [first-fpga-pcb](https://github.com/mattvenn/first-fpga-pcb)/307 | FPGA dev board based on Lattice iCE40 8k |
| 48 | 8 | 1 | 3 years ago | [BAR-Tender](https://github.com/defparam/BAR-Tender)/308 | An FPGA I/O Device which services physical memory reads/writes via UMDF2 driver |
| 48 | 14 | 0 | 5 years ago | [sds7102](https://github.com/wingel/sds7102)/309 | A port of Linux to the OWON SDS7102 scope |
| 47 | 11 | 0 | 4 years ago | [mips-cpu](https://github.com/sxtyzhangzk/mips-cpu)/310 | A MIPS CPU implemented in Verilog |
| 47 | 3 | 0 | 3 years ago | [collection-iPxs](https://github.com/sergicuen/collection-iPxs)/311 | Icestudio Pixel Stream collection |
| 52 | 21 | 0 | 3 years ago | [8-bits-RISC-CPU-Verilog](https://github.com/liuqidev/8-bits-RISC-CPU-Verilog)/312 | Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. Âü∫‰∫éÊúâÈôêÁä∂ÊÄÅÊú∫ÁöÑ8‰ΩçRISCÔºàÁ≤æÁÆÄÊåá‰ª§ÈõÜÔºâCPUÔºà‰∏≠Â§ÆÂ§ÑÁêÜÂô®ÔºâÁÆÄÂçïÁªìÊûÑÂíåVerilogÂÆûÁé∞„ÄÇ |
| 47 | 16 | 2 | 4 years ago | [chiphack](https://github.com/embecosm/chiphack)/313 | Repository and Wiki for Chip Hack events. |
| 47 | 32 | 3 | 4 years ago | [prog_fpgas](https://github.com/simonmonk/prog_fpgas)/314 | The repository for the Verilog code examples and ISE projects that accompany the book Programming FPGAs: Getting Started with Verilog. |
| 51 | 34 | 4 | 6 years ago | [bch_verilog](https://github.com/russdill/bch_verilog)/315 | Verilog based BCH encoder/decoder |
| 47 | 28 | 2 | 7 years ago | [beagle](https://github.com/bikerglen/beagle)/316 | BeagleBone HW, SW, & FPGA Development |
| 46 | 9 | 2 | 3 days ago | [cnnhwpe](https://github.com/chenhaoc/cnnhwpe)/317 | None |
| 48 | 9 | 0 | 2 years ago | [fpga-odysseus](https://github.com/ulx3s/fpga-odysseus)/318 |  FPGA Odysseus with ULX3S |
| 45 | 34 | 0 | 6 years ago | [mojo-base-project](https://github.com/embmicro/mojo-base-project)/319 | This is the base project for the Mojo. It should be used as the starting point for all projects. |
| 46 | 38 | 1 | 2 years ago | [AlteraDE2Labs_Verilog](https://github.com/BenBergman/AlteraDE2Labs_Verilog)/320 | My solutions to Alteras example labs |
| 44 | 13 | 0 | 3 years ago | [HyperBUS](https://github.com/gtjennings1/HyperBUS)/321 | A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs |
| 45 | 43 | 1 | a month ago | [oc-accel](https://github.com/OpenCAPI/oc-accel)/322 | OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology |
| 45 | 6 | 2 | 5 years ago | [Frix](https://github.com/archlabo/Frix)/323 | IBM PC Compatible SoC for a commercially available FPGA board |
| 45 | 6 | 1 | 2 years ago | [engine-V](https://github.com/micro-FPGA/engine-V)/324 | SoftCPU/SoC engine-V |
| 49 | 21 | 5 | 3 years ago | [ODIN](https://github.com/ChFrenkel/ODIN)/325 | ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation. |
| 45 | 26 | 6 | 10 hours ago | [Template_MiSTer](https://github.com/MiSTer-devel/Template_MiSTer)/326 | Template with latest framework for MiSTer |
| 47 | 12 | 0 | 1 year, 7 months ago | [trng](https://github.com/secworks/trng)/327 | True Random Number Generator core implemented in Verilog. |
| 45 | 29 | 1 | 3 years ago | [GNSS_Firehose](https://github.com/pmonta/GNSS_Firehose)/328 | Wideband front-end digitizer for GPS, GLONASS, Galileo, BeiDou |
| 47 | 13 | 1 | 2 years ago | [MIPS-Processor](https://github.com/neelkshah/MIPS-Processor)/329 | 5-stage pipelined 32-bit MIPS microprocessor in Verilog |
| 44 | 6 | 0 | 5 years ago | [MAM65C02-Processor-Core](https://github.com/MorrisMA/MAM65C02-Processor-Core)/330 | Microprogrammed 65C02-compatible FPGA Processor Core (Verilog-2001) |
| 45 | 8 | 0 | 1 year, 9 months ago | [core_dvi_framebuffer](https://github.com/ultraembedded/core_dvi_framebuffer)/331 | Minimal DVI / HDMI Framebuffer |
| 44 | 26 | 2 | 9 years ago | [Atalanta](https://github.com/hsluoyz/Atalanta)/332 | Atalanta is a modified ATPG (Automatic Test Pattern Generation) tool and fault simulator, orginally from VirginiaTech University. |
| 46 | 20 | 0 | 2 years ago | [SIGMA](https://github.com/georgia-tech-synergy-lab/SIGMA)/333 | RTL implementation of Flex-DPE. |
| 46 | 30 | 3 | 8 years ago | [cordic](https://github.com/cebarnes/cordic)/334 | An implementation of the CORDIC algorithm in Verilog. |
| 45 | 14 | 2 | 6 months ago | [EDN8-PRO](https://github.com/krikzz/EDN8-PRO)/335 | EverDrive N8 PRO dev sources |
| 46 | 6 | 0 | a month ago | [pdf](https://github.com/vlang/pdf)/336 | None |
| 43 | 17 | 0 | 1 year, 11 months ago | [max1000-tutorial](https://github.com/vpecanins/max1000-tutorial)/337 | Tutorial and example projects for the Arrow MAX1000 FPGA board |
| 43 | 17 | 1 | 2 years ago | [Open_RegModel](https://github.com/zhajio1988/Open_RegModel)/338 | :hatched_chick:Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL. |
| 42 | 13 | 0 | 3 years ago | [DIY_OpenMIPS](https://github.com/GundamBox/DIY_OpenMIPS)/339 | ÂØ¶‰Ωú„ÄäËá™Â∑±ÂãïÊâãÂØ´CPU„ÄãÊõ∏‰∏äÁöÑÁ®ãÂºèÁ¢º |
| 44 | 10 | 4 | a month ago | [OpenSERDES](https://github.com/SparcLab/OpenSERDES)/340 | Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology. |
| 43 | 9 | 0 | 1 year, 10 months ago | [moxie-cores](https://github.com/atgreen/moxie-cores)/341 | Moxie-compatible core repository |
| 42 | 14 | 0 | 3 years ago | [BeagleWire](https://github.com/pmezydlo/BeagleWire)/342 | This repository contains software for BeagleWire. It is a realization of my project for GSOC-2017 |
| 45 | 9 | 0 | 4 years ago | [Computer-Architecture-Task-2](https://github.com/lmxyy/Computer-Architecture-Task-2)/343 | Riscv32 CPU Project |
| 43 | 8 | 3 | 3 months ago | [VirtualTap](https://github.com/furrtek/VirtualTap)/344 | Mod kit for the Virtual Boy to make it output VGA or RGB video |
| 43 | 16 | 0 | 4 years ago | [robot-arm-v01](https://github.com/bikerglen/robot-arm-v01)/345 | None |
| 41 | 26 | 0 | 10 years ago | [DDR2_Controller](https://github.com/adibis/DDR2_Controller)/346 | DDR2 memory controller written in Verilog |
| 41 | 9 | 0 | 2 years ago | [ctf](https://github.com/q3k/ctf)/347 | Stuff from CTF contests |
| 48 | 20 | 3 | 4 years ago | [Processor-UVM-Verification](https://github.com/gupta409/Processor-UVM-Verification)/348 | System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment |
| 41 | 16 | 2 | 16 hours ago | [zerowing](https://github.com/va7deo/zerowing)/349 | Toaplan V1 system for MiSTer FPGA |
| 41 | 7 | 0 | 3 years ago | [tiny_usb_examples](https://github.com/lawrie/tiny_usb_examples)/350 | Using the TinyFPGA BX USB code in user designs |
| 41 | 16 | 42 | 3 months ago | [zx-evo](https://github.com/tslabs/zx-evo)/351 | TS-Configuration for ZX Spectrum clone named ZX-Evolution |
| 41 | 5 | 1 | 5 days ago | [A500_ACCEL_RAM_IDE-Rev-2](https://github.com/PR77/A500_ACCEL_RAM_IDE-Rev-2)/352 | Improved design attempt for Amiga 500 in socket 68000 Accelerator, FastRAM and IDE Interface  |
| 61 | 31 | 1 | 5 months ago | [FPGAandCNN](https://github.com/suisuisi/FPGAandCNN)/353 | Âü∫‰∫éFPGAÁöÑÊï∞Â≠óËØÜÂà´-ÂÆûÊó∂ËßÜÈ¢ëÂ§ÑÁêÜÁöÑÂÆöÁÇπÂç∑ÁßØÁ•ûÁªèÁΩëÁªúÂÆûÁé∞ |
| 43 | 4 | 0 | 1 year, 8 months ago | [sdram-controller](https://github.com/hdl-util/sdram-controller)/354 | Generic FPGA SDRAM controller, originally made for AS4C4M16SA |
| 46 | 16 | 0 | 8 months ago | [Solutions-to-HDLbits-Verilog-sets](https://github.com/jerrylioon/Solutions-to-HDLbits-Verilog-sets)/355 | Here are my solutions to HDLbits Verilog problem sets (HDLbits: https://hdlbits.01xz.net/wiki/Main_Page).  |
| 40 | 9 | 2 | 5 years ago | [ACC](https://github.com/Obijuan/ACC)/356 | Apollo CPU Core in Verilog. For learning and having fun with open FPGA |
| 40 | 2 | 3 | a month ago | [spokefpga](https://github.com/davidthings/spokefpga)/357 | FPGA Tools and Library |
| 40 | 12 | 3 | 1 year, 1 month ago | [iceZ0mb1e](https://github.com/abnoname/iceZ0mb1e)/358 | FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC |
| 39 | 7 | 0 | 2 years ago | [MIPS48PipelineCPU](https://github.com/ljlin/MIPS48PipelineCPU)/359 | 5 stage pipelined MIPS-32 processor |
| 38 | 12 | 0 | 6 years ago | [yosys-bigsim](https://github.com/YosysHQ/yosys-bigsim)/360 | A collection of big designs to run post-synthesis simulations with yosys |
| 43 | 18 | 2 | 2 years ago | [freepdk-45nm](https://github.com/mflowgen/freepdk-45nm)/361 | ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen |
| 39 | 22 | 1 | 4 years ago | [fpga_design](https://github.com/jiaowushuang/fpga_design)/362 | ËøôÊòØÊàëÊâÄÂºÄÂèëÁöÑ‰∏§‰∏™È°πÁõÆÔºåÂåÖÊã¨ov5640-ddr3-usb2.0È´òÈÄüÂõæÂÉèÈááÈõÜÁ≥ªÁªü‰ª•ÂèäNOIP1SN1300A-ddr3-sdhcÈ´òÈÄüÂú∞Ë°®ÂõæÂÉèÈááÈõÜÂèäÂ≠òÂÇ®Á≥ªÁªü |
| 42 | 18 | 0 | 6 years ago | [stx_cookbook](https://github.com/thomasrussellmurphy/stx_cookbook)/363 | Altera Advanced Synthesis Cookbook 11.0 |
| 40 | 17 | 2 | 12 years ago | [round_robin_arbiter](https://github.com/freecores/round_robin_arbiter)/364 | round robin arbiter |
| 41 | 19 | 1 | 1 year, 6 months ago | [ARM_Cortex-M3](https://github.com/Qirun/ARM_Cortex-M3)/365 | ËØ•È°πÁõÆ‰æùÊçÆÂÖ®ÂõΩÂ§ßÂ≠¶ÁîüÈõÜÊàêÁîµË∑ØÂàõÊñ∞Âàõ‰∏öÂ§ßËµõ‚ÄúARMÊùØ‚ÄùËµõÈ¢òË¶ÅÊ±ÇÔºåÂú®FPGA‰∏äÊê≠Âª∫Cortex-M3ËΩØÊ†∏„ÄÅÂõæÂÉèÂçèÂ§ÑÁêÜÂô®ÔºåÂπ∂ÈÄöËøáOV5640ÊëÑÂÉèÂ§¥ÈááÈõÜËΩ¶ÁâåÂõæÂÉèÔºåÂÆûÁé∞ÂØπËΩ¶ÁâåÁöÑËØÜÂà´‰∏éÁªìÊûúÊòæÁ§∫„ÄÇÈ°πÁõÆÂü∫‰∫éAltera DE1 FPGAÊê≠ËΩΩCortex-M3ËΩØÊ†∏Ôºå‰æùÊçÆAHB-LiteÊÄªÁ∫øÂçèËÆÆÔºåÂ∞ÜLCD1602„ÄÅRAM„ÄÅÂõæÂÉèÂçèÂ§ÑÁêÜÂô®Á≠âÂ§ñËÆæÊåÇËΩΩËá≥Cortex-M3„ÄÇËßÜÈ¢ëÈááÈõÜÁ´ØÔºåËÆæËÆ°ÂÜôFiFoÊ®°Âùó„ÄÅSDRAMÂ≠òÂÇ®‰∏éËæìÂá∫„ÄÅËØªFiFoÊ®°Âùó„ÄÅÁÅ∞Â∫¶Â§ÑÁêÜÊ®°Âùó„ÄÅ‰∫åÂÄºÂåñ„ÄÅVGAÊòæÁ§∫Á≠âÊ®°Âùó„ÄÇÊúÄÁªàÂ∞Ü400‰ΩçÂÆΩÁöÑÁªìÊûúÊï∞ÊçÆÔºàÂØπÂ∫î20Âº†ËΩ¶ÁâåÔºâÂ≠òÂÇ®Âú®RAM‰∏≠ÔºåËæìÂá∫Ëá≥AHBÊÄªÁ∫øÔºåÁî±Cortex-M3Ë∞ÉÁî®Âπ∂ÊòæÁ§∫ËØÜÂà´ÁªìÊûú„ÄÇ |
| 39 | 7 | 0 | 18 days ago | [SiDi-FPGA](https://github.com/ManuFerHi/SiDi-FPGA)/366 | SiDi FPGA for retro systems. |
| 40 | 10 | 6 | 1 year, 5 months ago | [icestick-lpc-tpm-sniffer](https://github.com/SySS-Research/icestick-lpc-tpm-sniffer)/367 | FPGA-based LPC bus sniffing tool for Lattice iCEstick Evaluation Kit |
| 42 | 6 | 1 | 6 months ago | [vga-clock](https://github.com/mattvenn/vga-clock)/368 | Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle. |
| 39 | 20 | 1 | 6 years ago | [nfmac10g](https://github.com/forconesi/nfmac10g)/369 | Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC |
| 38 | 23 | 0 | 4 years ago | [H264](https://github.com/aiminickwong/H264)/370 | H264ËßÜÈ¢ëËß£Á†ÅverilogÂÆûÁé∞ |
| 39 | 23 | 1 | 3 years ago | [OV7670-Verilog](https://github.com/westonb/OV7670-Verilog)/371 | Verilog modules required to get the OV7670 camera working |
| 41 | 7 | 5 | 1 year, 4 months ago | [74xx-liberty](https://github.com/Ravenslofty/74xx-liberty)/372 | None |
| 38 | 0 | 0 | 3 years ago | [comparchitecture](https://github.com/vladostan/comparchitecture)/373 | Verilog and MIPS simple programs |
| 38 | 9 | 1 | 6 years ago | [oc_jpegencode](https://github.com/chiggs/oc_jpegencode)/374 | Fork of OpenCores jpegencode with Cocotb testbench |
| 38 | 3 | 3 | 2 years ago | [observer](https://github.com/olofk/observer)/375 | None |
| 40 | 3 | 10 | 15 days ago | [circuitgraph](https://github.com/circuitgraph/circuitgraph)/376 | Tools for working with circuits as graphs in python |
| 40 | 5 | 0 | 4 years ago | [RISC-processor](https://github.com/suyashmahar/RISC-processor)/377 | Simple single cycle RISC processor written in Verilog  |
| 41 | 25 | 0 | 11 years ago | [dma_axi](https://github.com/freecores/dma_axi)/378 | AXI DMA 32 / 64 bits |
| 38 | 22 | 0 | 8 months ago | [thinpad_top](https://github.com/thu-cs-lab/thinpad_top)/379 | Project template for Artix-7 based Thinpad board |
| 37 | 4 | 10 | 17 days ago | [snark-barker-mca](https://github.com/schlae/snark-barker-mca)/380 | A Sound Blaster compatible sound card for Micro Channel bus computers |
| 39 | 18 | 0 | 3 years ago | [de10nano_vgaHdmi_chip](https://github.com/nhasbun/de10nano_vgaHdmi_chip)/381 | Test for video output using the ADV7513 chip on a de10 nano board |
| 37 | 12 | 0 | 2 years ago | [LUTNet](https://github.com/awai54st/LUTNet)/382 | None |
| 39 | 6 | 1 | 10 months ago | [openlogicbit](https://github.com/ultraembedded/openlogicbit)/383 | Open-source Logic Analyzer gateware for various FPGA dev boards/replacement gateware for commercially available logic analyzers. |
| 39 | 22 | 0 | 3 years ago | [huaweicloud-fpga](https://github.com/huaweicloud/huaweicloud-fpga)/384 | The official repository of the HUAWEI CLOUD FPGA Development Kit based on HUAWEI CLOUD FPGA Accelerated Cloud Server. |
| 39 | 20 | 2 | 7 months ago | [NandFlashController](https://github.com/cjhonlyone/NandFlashController)/385 | AXI Interface Nand Flash Controller (Sync mode) |
| 37 | 14 | 1 | 7 days ago | [jtframe](https://github.com/jotego/jtframe)/386 | Common framework for MiST(er), SiDi, ZX-UNO/DOS and Unamiga core development. With special focus on arcade cores. |
| 36 | 13 | 1 | 10 years ago | [vSPI](https://github.com/mjlyons/vSPI)/387 | Verilog implementation of an SPI slave interface. Intially targetted for Atlys devkit (Xilinx Spartan-6) controlled by TotalPhase Cheetah USB/SPI adapter |
| 36 | 2 | 0 | 4 years ago | [vga_to_ascii](https://github.com/zephray/vga_to_ascii)/388 | Realtime VGA to ASCII Art converter |
| 43 | 12 | 0 | 2 years ago | [tiny-tpu](https://github.com/cameronshinn/tiny-tpu)/389 | Small-scale Tensor Processing Unit built on an FPGA |
| 37 | 2 | 0 | 6 years ago | [HaSKI](https://github.com/wyager/HaSKI)/390 | CŒªash/Haskell FPGA-based SKI calculus evaluator |
| 40 | 17 | 3 | 3 years ago | [Basic-SIMD-Processor-Verilog-Tutorial](https://github.com/zslwyuan/Basic-SIMD-Processor-Verilog-Tutorial)/391 | Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in this ALU. The ALU operation will take two clocks. The first clock cycle will be used to load values into the registers. The second will be for performing the operations. 6-bit opcodes are used to select the functions. The instruction code, including the opcode, will be 18-bit. |
| 40 | 34 | 0 | 9 months ago | [risc-v-core](https://github.com/shivanishah269/risc-v-core)/392 | This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve Hoover |
| 37 | 18 | 3 | 3 years ago | [riscv_soc](https://github.com/ultraembedded/riscv_soc)/393 | Basic RISC-V Test SoC |
| 39 | 4 | 0 | 1 year, 3 months ago | [sdr](https://github.com/ZipCPU/sdr)/394 | A basic Soft(Gate)ware Defined Radio architecture |
| 37 | 13 | 0 | 2 years ago | [spi_mem_programmer](https://github.com/sergachev/spi_mem_programmer)/395 | Small (Q)SPI flash memory programmer in Verilog |
| 36 | 8 | 0 | 9 years ago | [dcpu16](https://github.com/sybreon/dcpu16)/396 | Pipelined DCPU-16 Verilog Implementation |
| 36 | 12 | 0 | 2 years ago | [core_audio](https://github.com/ultraembedded/core_audio)/397 | Audio controller (I2S, SPDIF, DAC) |
| 35 | 27 | 8 | a month ago | [Menu_MiSTer](https://github.com/MiSTer-devel/Menu_MiSTer)/398 | None |
| 38 | 15 | 4 | 3 months ago | [xfcp](https://github.com/alexforencich/xfcp)/399 | Extensible FPGA control platform |
| 38 | 26 | 43 | 4 days ago | [yosys-f4pga-plugins](https://github.com/chipsalliance/yosys-f4pga-plugins)/400 | Plugins for Yosys developed as part of the F4PGA project. |
| 38 | 11 | 0 | 7 years ago | [vj-uart](https://github.com/binary-logic/vj-uart)/401 | Virtual JTAG UART for Altera Devices |
| 37 | 5 | 5 | a month ago | [zerosoc](https://github.com/siliconcompiler/zerosoc)/402 | Demo SoC for SiliconCompiler. |
| 36 | 5 | 0 | 7 years ago | [gb](https://github.com/geky/gb)/403 | The Original Nintendo Gameboy in Verilog |
| 35 | 8 | 39 | a month ago | [mantle](https://github.com/phanrahan/mantle)/404 | mantle library |
| 36 | 16 | 0 | 11 months ago | [sha1](https://github.com/secworks/sha1)/405 | Verilog implementation of the SHA-1 cryptgraphic hash function |
| 44 | 21 | 0 | 2 months ago | [CNN-On-FPGA](https://github.com/MasLiang/CNN-On-FPGA)/406 | FPGA |
| 37 | 14 | 1 | 1 year, 3 months ago | [qspiflash](https://github.com/ZipCPU/qspiflash)/407 | A set of Wishbone Controlled SPI Flash Controllers |
| 35 | 7 | 0 | 2 years ago | [icestick-glitcher](https://github.com/SySS-Research/icestick-glitcher)/408 | Simple voltage glitcher implementation for the Lattice iCEstick Evaluation Kit |
| 38 | 18 | 3 | 30 days ago | [minimig-de1](https://github.com/rkrajnc/minimig-de1)/409 | Minimig for the DE1 board |
| 34 | 24 | 2 | 1 year, 7 months ago | [ARM9-compatible-soft-CPU-core](https://github.com/risclite/ARM9-compatible-soft-CPU-core)/410 | This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone benchmark value: 1.2 DMIPS/MHz.  It could be utilized in your FPGA design as one submodule, if you master the interface of this .v file.  This IP core is very compact. It is one .v file and has only less 1800 lines. |
| 35 | 22 | 0 | 10 years ago | [tdc-core](https://github.com/m-labs/tdc-core)/411 | A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs |
| 34 | 14 | 0 | 9 years ago | [fpganes](https://github.com/jpwright/fpganes)/412 | FPGA-based AI for Super Mario Bros. Designed for an Altera DE2 |
| 36 | 20 | 0 | 2 years ago | [RISC-V-32I](https://github.com/Lyncien/RISC-V-32I)/413 | ‰ΩìÁ≥ªÁªìÊûÑËØæÁ®ãÂÆûÈ™åÔºöRISC-V 32I ÊµÅÊ∞¥Á∫ø CPUÔºåÂÆûÁé∞37Êù°Êåá‰ª§ÔºåËΩ¨ÂèëÔºåÂÜíÈô©Ê£ÄÊµãÔºåCacheÔºåÂàÜÊîØÈ¢ÑÊµãÂô® |
| 34 | 3 | 1 | 2 years ago | [icebreaker-candy](https://github.com/kbob/icebreaker-candy)/414 | Eye candy from an iCEBreaker FPGA and a 64√ó64 LED panel |
| 43 | 9 | 2 | 4 months ago | [Bluster](https://github.com/LIV2/Bluster)/415 | CPLD Replacement for A2000 Buster |
| 35 | 29 | 0 | 4 years ago | [Examples-in-book-write-your-own-cpu](https://github.com/Z-Y00/Examples-in-book-write-your-own-cpu)/416 | „ÄäËá™Â∑±Âä®ÊâãÂÜôCPU„Äã‰∏Ä‰π¶ÈôÑÂ∏¶ÁöÑÊñá‰ª∂   |
| 34 | 11 | 0 | 11 months ago | [MangoMIPS32](https://github.com/RickyTino/MangoMIPS32)/417 | A softcore microprocessor of MIPS32 architecture. |
| 34 | 18 | 0 | 7 years ago | [verilog-utils](https://github.com/shuckc/verilog-utils)/418 | native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches |
| 33 | 4 | 1 | 1 year, 6 months ago | [zbasic](https://github.com/ZipCPU/zbasic)/419 | A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems |
| 35 | 1 | 1 | 4 months ago | [cxxrtl_eval](https://github.com/tomverbeure/cxxrtl_eval)/420 | Experiments with Yosys cxxrtl backend |
| 34 | 4 | 3 | 3 months ago | [SF500](https://github.com/jbilander/SF500)/421 | Spitfire 500, A low-end 14 MHz Accelerator with IDE and 4/8 MB fast RAM for the Amiga 500. |
| 33 | 7 | 2 | 3 years ago | [iCEstick-UART-Demo](https://github.com/cyrozap/iCEstick-UART-Demo)/422 | This is a simple UART echo test for the iCEstick Evaluation Kit |
| 35 | 22 | 0 | 13 years ago | [xge_mac](https://github.com/freecores/xge_mac)/423 | Ethernet 10GE MAC |
| 34 | 15 | 2 | 4 years ago | [CNN_VGG19_verilog](https://github.com/romulus0914/CNN_VGG19_verilog)/424 | Convolution Neural Network of vgg19 model in verilog |
| 31 | 2 | 0 | 3 years ago | [riscv-megaproject](https://github.com/rongcuid/riscv-megaproject)/425 | A series of (practise) projects of RISC-V cores. All cores will support at least the I instruction set. Expect bugs/limitations for earlier ones |
| 33 | 15 | 0 | 4 years ago | [eddr3](https://github.com/Elphel/eddr3)/426 | mirror of https://git.elphel.com/Elphel/eddr3 |
| 32 | 10 | 0 | 9 years ago | [lsasim](https://github.com/dwelch67/lsasim)/427 | Educational load/store instruction set architecture processor simulator |
| 37 | 7 | 0 | 11 months ago | [difuzz-rtl](https://github.com/compsec-snu/difuzz-rtl)/428 | None |
| 32 | 4 | 1 | 5 months ago | [SQRL_quickstart](https://github.com/SMB784/SQRL_quickstart)/429 | Basic loadout for SQRL Acorn CLE 215/215+ board.  Blinks all LEDs, outputs square waves on all 12 GPIO outputs |
| 33 | 17 | 0 | 1 year, 5 months ago | [vsdmixedsignalflow](https://github.com/praharshapm/vsdmixedsignalflow)/430 | This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also discusses the steps to modify the current IP layouts inorder to ensure its acceptance by the EDA tools. |
| 31 | 15 | 1 | 4 years ago | [openmsp430](https://github.com/olgirard/openmsp430)/431 | The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog. |
| 32 | 34 | 0 | 8 years ago | [FPGA_image_processing](https://github.com/suntodai/FPGA_image_processing)/432 | Image capture, image filtering and image display (VGA) : picture in picture, edge detection, gray image and smooth image |
| 32 | 18 | 0 | 10 years ago | [verilog-sha256](https://github.com/rnz/verilog-sha256)/433 | Implementation of the SHA256 Algorithm in Verilog |
| 32 | 11 | 0 | 2 years ago | [csirx](https://github.com/stevenbell/csirx)/434 | Open-source CSI-2 receiver for Xilinx UltraScale parts  |
| 41 | 18 | 0 | 2 years ago | [TPU-Tensor-Processing-Unit](https://github.com/leo47007/TPU-Tensor-Processing-Unit)/435 | IC implementation of TPU |
| 33 | 14 | 0 | 6 years ago | [FPGA_Ultrasound](https://github.com/waynezv/FPGA_Ultrasound)/436 |  CMU 18545 FPGA project -- Multi-channel ultrasound data acquisition and beamforming system. |
| 31 | 3 | 6 | 1 year, 2 months ago | [QuokkaEvaluation](https://github.com/EvgenyMuryshkin/QuokkaEvaluation)/437 | Example projects for Quokka FPGA toolkit |
| 34 | 8 | 0 | 1 year, 11 months ago | [picorv32_Xilinx](https://github.com/cjhonlyone/picorv32_Xilinx)/438 | A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz  |
| 32 | 6 | 0 | 5 years ago | [wiki](https://github.com/tmatsuya/wiki)/439 | None |
| 32 | 8 | 0 | 2 months ago | [jt49](https://github.com/jotego/jt49)/440 | Verilog clone of YM2149 |
| 31 | 10 | 0 | 1 year, 9 months ago | [RDF-2019](https://github.com/ieee-ceda-datc/RDF-2019)/441 | DATC RDF |
| 32 | 4 | 0 | 4 years ago | [s6soc](https://github.com/ZipCPU/s6soc)/442 | CMod-S6 SoC |
| 31 | 5 | 0 | 4 years ago | [OpenFPGA](https://github.com/haojunliu/OpenFPGA)/443 | OpenFPGA |
| 32 | 7 | 2 | a month ago | [cpc_ram_expansion](https://github.com/revaldinho/cpc_ram_expansion)/444 | A series of Amstrad CPC PCBs including a backplane, ROM and 512K and 1MByte RAM expansions. |
| 35 | 10 | 2 | 2 years ago | [Posit-HDL-Arithmetic](https://github.com/manish-kj/Posit-HDL-Arithmetic)/445 | Universal number Posit HDL Arithmetic Architecture generator |
| 34 | 28 | 2 | 2 years ago | [block-nvdla-sifive](https://github.com/sifive/block-nvdla-sifive)/446 | None |
| 30 | 14 | 0 | 1 year, 8 months ago | [Booth_Multipliers](https://github.com/MorrisMA/Booth_Multipliers)/447 | Parameterized Booth Multiplier in Verilog 2001 |
| 30 | 6 | 2 | 2 years ago | [datc_robust_design_flow](https://github.com/jinwookjungs/datc_robust_design_flow)/448 | DATC Robust Design Flow. |
| 33 | 4 | 6 | 4 months ago | [rj32](https://github.com/rj45/rj32)/449 | A 16-bit RISC CPU with 32 instructions built with Digital for running on an FPGA. |
| 31 | 4 | 0 | 2 years ago | [CNNAF-CNN-Accelerator_init](https://github.com/eda-lab/CNNAF-CNN-Accelerator_init)/450 | CNN-Accelerator based on FPGA developed by verilog HDL.  |
| 33 | 18 | 0 | 5 years ago | [ee260_lab](https://github.com/sheldonucr/ee260_lab)/451 | EE 260 Winter 2017: Advanced VLSI Design |
| 31 | 19 | 1 | 3 years ago | [GnuRadar](https://github.com/rseal/GnuRadar)/452 | Open-source software defined radar based on the USRP 1 hardware. |
| 33 | 35 | 0 | 6 months ago | [jtag_vpi](https://github.com/fjullien/jtag_vpi)/453 | TCP/IP controlled VPI JTAG Interface. |
| 31 | 4 | 0 | 2 years ago | [cisco-hwic-3g-cdma](https://github.com/tomverbeure/cisco-hwic-3g-cdma)/454 | Reverse Engineering of the Cisco HWIC-3G-CDMA PCB |
| 31 | 20 | 0 | 5 years ago | [fast](https://github.com/FAST-Switch/fast)/455 | FAST |
| 31 | 17 | 0 | 4 years ago | [usb2_dev](https://github.com/www-asics-ws/usb2_dev)/456 | USB 2.0 Device IP Core |
| 36 | 20 | 8 | 9 months ago | [Parser-Verilog](https://github.com/OpenTimer/Parser-Verilog)/457 | A Standalone Structural Verilog Parser |
| 31 | 20 | 0 | 12 years ago | [jpegencode](https://github.com/freecores/jpegencode)/458 | JPEG Encoder Verilog |
| 31 | 21 | 1 | 1 year, 1 month ago | [computer-organization-lab](https://github.com/Jed-Z/computer-organization-lab)/459 | ‰∏≠Â±±Â§ßÂ≠¶ËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜÂÆûÈ™å (2018 Áßã)ÔºöÁî® Verilog ËÆæËÆ°Âπ∂ÂÆûÁé∞ÁöÑÁÆÄÊòìÂçïÂë®ÊúüÂíåÂ§öÂë®Êúü CPU |
| 30 | 6 | 0 | 3 days ago | [xschem_sky130](https://github.com/StefanSchippers/xschem_sky130)/460 | XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.  |
| 32 | 18 | 0 | 11 years ago | [sparc64soc](https://github.com/freecores/sparc64soc)/461 | OpenSPARC-based SoC |
| 31 | 7 | 0 | 1 year, 11 months ago | [HDMI-to-FPGA-to-APA102-Pixels](https://github.com/hydronics2/HDMI-to-FPGA-to-APA102-Pixels)/462 | Final Project written in Lucid (verilog) for the Mojo FPGA development board. Reads pixels from HDMI and sends pixel data to 22,000 APA102 LEDs over SPI. |
| 31 | 19 | 1 | 5 years ago | [Propeller_1_Design](https://github.com/parallaxinc/Propeller_1_Design)/463 | Propeller 1 design and example files to be run on FPGA boards. |
| 31 | 27 | 0 | 6 years ago | [AES-FPGA](https://github.com/mematrix/AES-FPGA)/464 | AESÂä†ÂØÜËß£ÂØÜÁÆóÊ≥ïÁöÑVerilogÂÆûÁé∞ |
| 30 | 17 | 20 | 5 years ago | [RetroCade_Synth](https://github.com/GadgetFactory/RetroCade_Synth)/465 | RetroCade Synth - C64 SID, YM2149, and POKEY audio chips with MIDI interface.  |
| 30 | 10 | 0 | 2 years ago | [HW-Syn-Lab](https://github.com/tongplw/HW-Syn-Lab)/466 | ‚öôHardware Synthesis Laboratory Using Verilog |
| 36 | 14 | 1 | 1 year, 3 months ago | [fpga-ml-accelerator](https://github.com/thedatabusdotio/fpga-ml-accelerator)/467 | This repository hosts the code for an FPGA based accelerator for convolutional neural networks  |
| 31 | 3 | 0 | 8 years ago | [CPU32](https://github.com/kazunori279/CPU32)/468 | Tiny MIPS for Terasic DE0 |
| 32 | 6 | 1 | 3 years ago | [snes_dejitter](https://github.com/marqs85/snes_dejitter)/469 | NES/SNES 240p de-jitter mod |
| 32 | 8 | 0 | 8 years ago | [aoOCS](https://github.com/alfikpl/aoOCS)/470 | The OpenCores aoOCS SoC is a Wishbone compatible implementation of most of the Amiga Original Chip Set (OCS) and computer functionality. aoOCS is not related in any way with Minimig - it is a new and independent Amiga OCS implementation.  |
| 29 | 15 | 0 | 4 years ago | [HitchHike](https://github.com/pengyuzhang/HitchHike)/471 | None |
| 29 | 24 | 4 | 4 years ago | [Hardware-Implementation-of-AES-Verilog](https://github.com/pnvamshi/Hardware-Implementation-of-AES-Verilog)/472 | Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog |
| 31 | 26 | 0 | 2 years ago | [Ethernet-design-verilog](https://github.com/maxs-well/Ethernet-design-verilog)/473 | Gigabit Ethernet UDP communication driver |
| 29 | 18 | 1 | 1 year, 11 months ago | [fifo](https://github.com/olofk/fifo)/474 | Generic FIFO implementation with optional FWFT |
| 35 | 13 | 1 | 6 months ago | [uart](https://github.com/ben-marshall/uart)/475 | A simple implementation of a UART modem in Verilog. |
| 29 | 12 | 0 | 5 years ago | [SVM-Gaussian-Classification-FPGA](https://github.com/arpanvyas/SVM-Gaussian-Classification-FPGA)/476 | SVM Gaussian Classifier of 30x30 greyscale image on Verilog |
| 29 | 24 | 0 | 1 year, 5 months ago | [vsdstdcelldesign](https://github.com/nickson-jose/vsdstdcelldesign)/477 | This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedures on how to create a custom LEF file and plugging it into an openlane flow. |
| 30 | 10 | 0 | 8 years ago | [LVDS-7-to-1-Serializer](https://github.com/racerxdl/LVDS-7-to-1-Serializer)/478 | An Verilog implementation of 7-to-1 LVDS Serializer. Which can be used for comunicating FPGAs with LVDS TFT Screens. |
| 30 | 10 | 0 | 11 months ago | [Fixed-Floating-Point-Adder-Multiplier](https://github.com/suoglu/Fixed-Floating-Point-Adder-Multiplier)/479 | 16-bit Adder Multiplier hardware on Digilent Basys 3 |
| 29 | 19 | 0 | 3 years ago | [x393](https://github.com/Elphel/x393)/480 | mirror of https://git.elphel.com/Elphel/x393 |
| 29 | 0 | 3 | 3 years ago | [HDL-deflate](https://github.com/tomtor/HDL-deflate)/481 | FPGA implementation of deflate (de)compress RFC 1950/1951 |
| 29 | 3 | 1 | 5 years ago | [RISCV_Piccolo_v1](https://github.com/rsnikhil/RISCV_Piccolo_v1)/482 | Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore). |
| 29 | 11 | 0 | 5 years ago | [book-examples](https://github.com/embmicro/book-examples)/483 | None |
| 32 | 6 | 0 | 9 months ago | [core_uriscv](https://github.com/ultraembedded/core_uriscv)/484 | Another tiny RISC-V implementation |
| 29 | 8 | 0 | 11 years ago | [osdvu](https://github.com/cyrozap/osdvu)/485 | None |
| 29 | 8 | 0 | 10 days ago | [jelly](https://github.com/ryuz/jelly)/486 | Original FPGA platform |
| 29 | 23 | 0 | 9 years ago | [opensketch](https://github.com/harvard-cns/opensketch)/487 | simulation and netfpga code |
| 30 | 7 | 0 | 1 year, 10 months ago | [iverilog-tutorial](https://github.com/albertxie/iverilog-tutorial)/488 | Quickstart guide on Icarus Verilog. |
| 32 | 11 | 3 | 11 months ago | [mipi-demo](https://github.com/hdl-util/mipi-demo)/489 | MIPI CSI-2 + MIPI CCS Demo |
| 30 | 9 | 0 | 2 years ago | [PACoGen](https://github.com/manish-kj/PACoGen)/490 | PACoGen: Posit Arithmetic Core Generator |
| 29 | 10 | 0 | 3 years ago | [verilog-mini-demo](https://github.com/ic7x24/verilog-mini-demo)/491 | VerilogÊûÅÁÆÄÊïôÁ®ã |
| 28 | 5 | 1 | 3 years ago | [Lichee-Tang](https://github.com/piotr-go/Lichee-Tang)/492 | Lichee Tang FPGA board examples |
| 29 | 16 | 1 | 1 year, 2 months ago | [Icarus_Verilog](https://github.com/SinghCoder/Icarus_Verilog)/493 | This repo contains code snippets written in verilog as part of course Computer Architecture of my university curriculum |
| 31 | 6 | 1 | 2 years ago | [RISC-V-CPU](https://github.com/jasonlin316/RISC-V-CPU)/494 | A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology. |
| 28 | 6 | 3 | 2 years ago | [v-regex](https://github.com/shellbear/v-regex)/495 |  A simple regex library for V |
| 28 | 28 | 2 | 6 months ago | [VexRiscv-verilog](https://github.com/m-labs/VexRiscv-verilog)/496 | Using VexRiscv without installing Scala |
| 30 | 13 | 2 | 3 years ago | [buffets](https://github.com/cwfletcher/buffets)/497 | Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration. |
| 30 | 8 | 0 | 1 year, 5 months ago | [Image-Classification-using-CNN-on-FPGA](https://github.com/padhi499/Image-Classification-using-CNN-on-FPGA)/498 | Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN. |
| 28 | 3 | 0 | 1 year, 5 months ago | [PCI2Nano-PCB](https://github.com/defparam/PCI2Nano-PCB)/499 | An FPGA/PCI Device Reference Platform |
| 28 | 11 | 0 | 1 year, 2 days ago | [chacha](https://github.com/secworks/chacha)/500 | Verilog 2001 implementation of the ChaCha stream cipher. |
| 28 | 16 | 0 | 9 years ago | [rfid-verilog](https://github.com/wisp/rfid-verilog)/501 | RFID tag and tester in Verilog |
| 28 | 9 | 0 | 2 years ago | [Open-FPGA](https://github.com/NingHeChuan/Open-FPGA)/502 | Devotes to open source FPGA |
| 29 | 6 | 0 | 1 year, 2 months ago | [CPU_start_from_0](https://github.com/luyufan498/CPU_start_from_0)/503 | ‰ªéÈõ∂ÂºÄÂßãËÆæËÆ°‰∏Ä‰∏™CPU   (Verilog) |
| 28 | 6 | 1 | 11 months ago | [HPS2FPGAmapping](https://github.com/robseb/HPS2FPGAmapping)/504 |  SoCFPGA: Mapping HPS Peripherals, like I¬≤C or CAN, over the FPGA fabric to FPGA I/O and using embedded Linux to control them (Intel Cyclone V) |
| 29 | 2 | 0 | 2 years ago | [Colorlight-5A-75B](https://github.com/kholia/Colorlight-5A-75B)/505 | Notes for Colorlight-5A-75B. |
| 26 | 10 | 1 | 1 year, 1 month ago | [riscv-soc-cores](https://github.com/open-design/riscv-soc-cores)/506 | None |
| 29 | 9 | 0 | 4 years ago | [LeNet_RTL](https://github.com/yztong/LeNet_RTL)/507 | An LeNet RTL implement onto FPGA |
| 28 | 19 | 0 | 4 months ago | [schoolWorks](https://github.com/Darkborderman/schoolWorks)/508 | Repository of NCKU class slides,exams, and homeworks |
| 28 | 7 | 0 | 10 months ago | [no2bootloader](https://github.com/no2fpga/no2bootloader)/509 | USB DFU bootloader gateware / firmware for FPGAs |
| 27 | 13 | 0 | 2 years ago | [fpga-gpu](https://github.com/evantandersen/fpga-gpu)/510 | A basic GPU for altera FPGAs |
| 27 | 7 | 0 | 10 months ago | [Vision-FPGA-SoM](https://github.com/tinyvision-ai-inc/Vision-FPGA-SoM)/511 | tinyVision.ai Vision & Sensor FPGA System on Module |
| 30 | 10 | 0 | 1 year, 2 days ago | [core_usb_cdc](https://github.com/ultraembedded/core_usb_cdc)/512 | Basic USB-CDC device core (Verilog) |
| 28 | 34 | 0 | 4 years ago | [sata3_host_controller](https://github.com/CoreyChen922/sata3_host_controller)/513 | It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface. |
| 29 | 8 | 1 | 2 years ago | [SDR-Micron](https://github.com/Dfinitski/SDR-Micron)/514 | SDR Micron USB receiver |
| 28 | 8 | 0 | 4 years ago | [Spartan-Mini-NES](https://github.com/jonthomasson/Spartan-Mini-NES)/515 | An FPGA based handheld NES system built around the Spartan 6 and the Spartan Mini development board. |
| 28 | 6 | 0 | 9 months ago | [FPGA_Book_Experiments](https://github.com/AngeloJacobo/FPGA_Book_Experiments)/516 | My completed projects from "FPGA Prototyping by Verilog Examples"  book by Pong P. Chu |
| 27 | 3 | 0 | 1 year, 9 months ago | [nintendo-switch-i2s-to-spdif](https://github.com/puhitaku/nintendo-switch-i2s-to-spdif)/517 | I2S to S/PDIF conversion on SiPeed Tang Nano (GOWIN GW1N-LV1) which aims to convert Nintendo Switch's internal I2S signal. |
| 29 | 14 | 1 | 1 year, 4 months ago | [FAST9-Accelerator](https://github.com/ISKU/FAST9-Accelerator)/518 | FAST-9 Accelerator for Corner Detection |
| 27 | 15 | 0 | a year ago | [Video-and-Image-Processing-Design-Using-FPGAs](https://github.com/cuongtvee/Video-and-Image-Processing-Design-Using-FPGAs)/519 | Video and Image Processing |
| 27 | 3 | 0 | 1 year, 11 months ago | [EDSAC](https://github.com/hrvach/EDSAC)/520 | FPGA Verilog implementation of 1949 EDSAC Computer with animated tape reader, panel, teleprinter and CRT scope |
| 27 | 15 | 0 | 8 years ago | [MIPS-Processor-in-Verilog](https://github.com/Caskman/MIPS-Processor-in-Verilog)/521 | Processor repo |
| 28 | 18 | 0 | 3 years ago | [Open-CryptoNight-ASIC](https://github.com/altASIC/Open-CryptoNight-ASIC)/522 | Open source hardware implementation of classic CryptoNight |
| 28 | 10 | 0 | 2 years ago | [Uranus](https://github.com/ustb-owl/Uranus)/523 | Uranus MIPS processor by MaxXing & USTB NSCSCC team |
| 28 | 6 | 3 | a month ago | [MiSTery](https://github.com/gyurco/MiSTery)/524 | Atari ST/STe core for MiST |
| 26 | 7 | 0 | 11 months ago | [fftdemo](https://github.com/ZipCPU/fftdemo)/525 | A demonstration showing how several components can be compsed to build a simulated spectrogram |
| 26 | 11 | 0 | 10 years ago | [Pong](https://github.com/bogini/Pong)/526 | Pong game on an FPGA in Verilog. |
| 26 | 11 | 2 | 5 months ago | [ThymesisFlow](https://github.com/OpenCAPI/ThymesisFlow)/527 | Memory Disaggregation on POWER9 with OpenCAPI 3.0 M1 & C1 |
| 28 | 21 | 3 | 2 months ago | [ZX-Spectrum_MISTer](https://github.com/MiSTer-devel/ZX-Spectrum_MISTer)/528 | None |
| 26 | 6 | 0 | 2 years ago | [hackaday_supercon_2019_logic_noise_FPGA_workshop](https://github.com/hexagon5un/hackaday_supercon_2019_logic_noise_FPGA_workshop)/529 | Hackaday Supercon 2019 Logic Noise Badge Workshop |
| 26 | 8 | 0 | 8 months ago | [myslides](https://github.com/Obijuan/myslides)/530 | Collection of my presentations |
| 26 | 2 | 4 | 2 years ago | [quark](https://github.com/drom/quark)/531 | Stack CPU :construction: Work In Progress :construction: |
| 26 | 13 | 0 | 3 years ago | [workshops](https://github.com/FPGAwars/workshops)/532 | :snowflake: :star2: Workshops with Icestudio and the IceZUM Alhambra board |
| 26 | 4 | 0 | 11 days ago | [Hazard3](https://github.com/Wren6991/Hazard3)/533 | 3-stage RV32IMACZb* processor with debug |
| 26 | 5 | 1 | 7 years ago | [Y86-CPU](https://github.com/Archstacker/Y86-CPU)/534 | A pipeline CPU in Verilog for the Y86 instruction set. |
| 27 | 14 | 0 | 6 years ago | [ethernet_10ge_mac_SV_tb](https://github.com/andres-mancera/ethernet_10ge_mac_SV_tb)/535 | SystemVerilog testbench for an Ethernet 10GE MAC core |
| 26 | 3 | 3 | 3 years ago | [time-sleuth](https://github.com/chriz2600/time-sleuth)/536 | Time Sleuth - Open Source Lag Tester |
| 27 | 10 | 3 | 6 months ago | [Nitro-Parts-lib-Xilinx](https://github.com/dirjud/Nitro-Parts-lib-Xilinx)/537 | This is mainly a simulation library of xilinx primitives that are verilator compatible. |
| 27 | 8 | 1 | 1 year, 6 months ago | [OpenPhySyn](https://github.com/scale-lab/OpenPhySyn)/538 | EDA physical synthesis optimization kit |
| 27 | 13 | 1 | 7 years ago | [8051](https://github.com/lajanugen/8051)/539 | FPGA implementation of the 8051 Microcontroller (Verilog) |
| 25 | 17 | 0 | 10 months ago | [sha512](https://github.com/secworks/sha512)/540 | Verilog implementation of the SHA-512 hash function. |
| 27 | 15 | 2 | 16 years ago | [can](https://github.com/freecores/can)/541 | CAN Protocol Controller |
| 25 | 5 | 0 | 5 months ago | [Computer-Organization-BUAA-2020](https://github.com/rfhits/Computer-Organization-BUAA-2020)/542 | ÂåóËà™6Á≥ªCOËØæ BUAA CO |
| 25 | 2 | 0 | 5 years ago | [literate-broccoli](https://github.com/ueliem/literate-broccoli)/543 | An open source FPGA architecture |
| 25 | 17 | 0 | 7 years ago | [yafpgatetris](https://github.com/johan92/yafpgatetris)/544 | Yet Another Tetris on FPGA Implementation |
| 27 | 18 | 0 | 11 years ago | [dma_ahb](https://github.com/freecores/dma_ahb)/545 | AHB DMA 32 / 64 bits |
| 26 | 9 | 0 | 10 months ago | [fpga-bpf](https://github.com/UofT-HPRC/fpga-bpf)/546 | A versatile Wireshark-compatible packet filter, capable of 100G speeds and higher. Also known as FFShark |
| 25 | 7 | 0 | 5 months ago | [wbi2c](https://github.com/ZipCPU/wbi2c)/547 | Wishbone controlled I2C controllers |
| 25 | 8 | 0 | 3 months ago | [enxor-logic-analyzer](https://github.com/lekgolo167/enxor-logic-analyzer)/548 | FPGA Logic Analyzer and GUI |
| 25 | 17 | 1 | 6 years ago | [Nitro-Parts-lib-SPI](https://github.com/dirjud/Nitro-Parts-lib-SPI)/549 | Verilog SPI master and slave |
| 27 | 6 | 2 | 3 months ago | [OpenIRV](https://github.com/OVGN/OpenIRV)/550 | Open-source thermal camera project |
| 25 | 1 | 0 | 1 year, 4 months ago | [Hardware_Design](https://github.com/barryZZJ/Hardware_Design)/551 | None |
| 31 | 8 | 0 | 2 years ago | [Computer-Experiment-on-the-principle-of-computer-composition](https://github.com/hjs557523/Computer-Experiment-on-the-principle-of-computer-composition)/552 | Êù≠ÁîµËÆ°ÁÆóÊú∫Â≠¶Èô¢-„ÄäËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜ„Äã‰∏äÊú∫ÂÆûÈ™å‰ª£Á†ÅÂ∑•Á®ãÊñá‰ª∂ |
| 25 | 19 | 1 | 7 days ago | [apio-examples](https://github.com/FPGAwars/apio-examples)/553 | :seedling: Apio examples |
| 24 | 8 | 1 | 6 years ago | [mipscpu](https://github.com/patc15/mipscpu)/554 | Fully pipelined MIPS CPU in Verilog/SystemVerilog with advanced branch prediction, register renaming, and value prediction |
| 25 | 14 | 0 | 5 years ago | [peridot](https://github.com/osafune/peridot)/555 | 'PERIDOT' - Simple & Compact FPGA board |
| 31 | 12 | 0 | 3 years ago | [Convolution-using-systolic-arrays](https://github.com/ac-optimus/Convolution-using-systolic-arrays)/556 | None |
| 27 | 7 | 0 | 1 year, 3 months ago | [interpolation](https://github.com/ZipCPU/interpolation)/557 | Digital Interpolation Techniques Applied to Digital Signal Processing |
| 24 | 13 | 1 | 7 years ago | [ddk-fpga](https://github.com/ddk/ddk-fpga)/558 | FPGA HDL Sources. |
| 26 | 21 | 3 | 6 years ago | [CAN-Bus-Controller](https://github.com/Tommydag/CAN-Bus-Controller)/559 | An CAN bus Controller implemented in Verilog |
| 27 | 16 | 1 | 26 days ago | [ce2020labs](https://github.com/DigitalDesignSchool/ce2020labs)/560 | ChipEXPO 2020 Digital Design School Labs |
| 25 | 10 | 0 | 6 years ago | [CPU](https://github.com/ruanshihai/CPU)/561 | VerilogÂÆûÁé∞ÁöÑÁÆÄÂçï‰∫îÁ∫ßÊµÅÊ∞¥Á∫øCPUÔºåÂºÄÂèëÂπ≥Âè∞ÔºöNexys3 |
| 26 | 23 | 0 | 7 years ago | [Open-Source-Network-on-Chip-Router-RTL](https://github.com/anan-cn/Open-Source-Network-on-Chip-Router-RTL)/562 | None |
| 25 | 9 | 1 | 5 years ago | [ocpi](https://github.com/ShepardSiegel/ocpi)/563 | Semi-private RTL development upstream of OpenCPI - this is *not* the OpenCPI repo! |
| 27 | 11 | 1 | 2 years ago | [DSP-RTL-Lib](https://github.com/ahmedshahein/DSP-RTL-Lib)/564 | RTL Verilog library for various DSP modules |
| 25 | 16 | 1 | 8 years ago | [turbo8051](https://github.com/freecores/turbo8051)/565 | turbo 8051 |
| 24 | 5 | 0 | 3 years ago | [bapi-rv32i](https://github.com/rgwan/bapi-rv32i)/566 | A extremely size-optimized RV32I soft processor for FPGA. |
| 26 | 3 | 0 | 10 months ago | [up5k_osc](https://github.com/emeb/up5k_osc)/567 | None |
| 26 | 22 | 1 | 2 years ago | [LimeSDR-PCIe_GW](https://github.com/myriadrf/LimeSDR-PCIe_GW)/568 | Altera Cyclone IV FPGA project for the PCIe LimeSDR board  |
| 24 | 12 | 1 | 3 years ago | [trainwreck](https://github.com/aswaterman/trainwreck)/569 | Original RISC-V 1.0 implementation.  Not supported. |
| 25 | 22 | 7 | 7 years ago | [MM](https://github.com/Canaan-Creative/MM)/570 | Miner Manager |
| 25 | 9 | 0 | 1 year, 6 months ago | [INSIDER-System](https://github.com/zainryan/INSIDER-System)/571 | An FPGA-based full-stack in-storage computing system.  |
| 30 | 3 | 0 | a month ago | [riscduino](https://github.com/dineshannayya/riscduino)/572 | Arduino compatible Risc-V Based SOC |
| 24 | 9 | 1 | 7 years ago | [ws2812-verilog](https://github.com/dhrosa/ws2812-verilog)/573 | This is a Verilog module to interface with WS2812-based LED strips. |
| 24 | 3 | 0 | 1 year, 4 months ago | [PCI2Nano-RTL](https://github.com/defparam/PCI2Nano-RTL)/574 | An open source FPGA PCI core & 8250-Compatible PCI UART core |
| 24 | 2 | 1 | 8 months ago | [no2muacm](https://github.com/no2fpga/no2muacm)/575 | Drop In USB CDC ACM core for iCE40 FPGA |
| 24 | 14 | 0 | 10 months ago | [OpenTSN2.0](https://github.com/fast-codesign/OpenTSN2.0)/576 | an opensource project to enable TSN research, including distributed and centralized version. |
| 26 | 7 | 0 | 5 years ago | [Yoshis-Nightmare](https://github.com/jconenna/Yoshis-Nightmare)/577 | FPGA Based Platformer Video Game |
| 26 | 23 | 0 | 8 years ago | [RSA4096](https://github.com/fatestudio/RSA4096)/578 | 4096bit RSA project, with verilog code, python test code, etc |
| 24 | 14 | 0 | 1 year, 11 months ago | [verilog-arbiter](https://github.com/bmartini/verilog-arbiter)/579 | A look ahead, round-robing parametrized arbiter written in Verilog. |
| 24 | 7 | 1 | 10 months ago | [VGA1306](https://github.com/uXeBoy/VGA1306)/580 | VGA1306 (VGA-out for DIY Arduboys implemented on an FPGA!) |
| 28 | 4 | 1 | 1 year, 7 months ago | [INT_FP_MAC](https://github.com/erihsu/INT_FP_MAC)/581 | INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed. |
| 25 | 13 | 0 | 5 years ago | [4-way-set-associative-cache-verilog](https://github.com/rajshadow/4-way-set-associative-cache-verilog)/582 | Verilog implementation of a 4-way Set associative cache with a write buffer (write) policy and FIFO replacement policy |
| 24 | 12 | 0 | 1 year, 1 month ago | [evoapproxlib](https://github.com/ehw-fit/evoapproxlib)/583 | Library of approximate arithmetic circuits |
| 24 | 11 | 0 | 7 months ago | [Chisel-FFT-generator](https://github.com/IA-C-Lab-Fudan/Chisel-FFT-generator)/584 | FFT generator  using Chisel |
| 23 | 7 | 1 | 2 years ago | [core_soc](https://github.com/ultraembedded/core_soc)/585 | Basic Peripheral SoC (SPI, GPIO, Timer, UART) |
| 22 | 13 | 0 | 1 year, 6 months ago | [verilog-osx](https://github.com/kehribar/verilog-osx)/586 | Barerbones OSX based Verilog simulation toolchain. |
| 23 | 10 | 12 | 1 year, 10 months ago | [nanorv32](https://github.com/rbarzic/nanorv32)/587 | A small 32-bit implementation of the RISC-V architecture |
| 23 | 0 | 1 | 4 years ago | [mera400f](https://github.com/jakubfi/mera400f)/588 | MERA-400 in an FPGA |
| 25 | 7 | 0 | 4 years ago | [Verilog_Calculator_Matrix_Multiplication](https://github.com/pontazaricardo/Verilog_Calculator_Matrix_Multiplication)/589 | This is a simple project that shows how to multiply two 3x3 matrixes in Verilog. |
| 25 | 4 | 1 | a month ago | [jtopl](https://github.com/jotego/jtopl)/590 | Verilog module compatible with Yamaha OPL chips |
| 23 | 16 | 0 | 1 year, 5 months ago | [verilog-starter-tutorials](https://github.com/ashishrana160796/verilog-starter-tutorials)/591 | Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts. |
| 23 | 13 | 0 | 4 years ago | [NoC-Verilog](https://github.com/bakhshalipour/NoC-Verilog)/592 | A verilog implementation for Network-on-Chip |
| 23 | 4 | 0 | 1 year, 8 months ago | [serv_soc](https://github.com/DaveBerkeley/serv_soc)/593 | SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash. |
| 23 | 3 | 0 | 1 year, 10 months ago | [EI332](https://github.com/zengkaipeng/EI332)/594 | SJTU EI332 CPUÂÆåÊï¥ÂÆûÈ™å‰ª£Á†ÅÂèäÊä•Âëä |
| 24 | 11 | 0 | 2 years ago | [DA_PUF_Library](https://github.com/scluconn/DA_PUF_Library)/595 | Defense/Attack PUF Library (DA PUF Library) |
| 25 | 8 | 1 | 7 years ago | [azpr_cpu](https://github.com/zhangly/azpr_cpu)/596 | Áî®Altera FPGAËäØÁâáËá™Âà∂CPU |
| 23 | 22 | 0 | 4 years ago | [SIMD-architecture](https://github.com/MatrixAINetwork/SIMD-architecture)/597 | Overall multi-core SIMD microarchitecture |
| 23 | 5 | 0 | 3 years ago | [redpid](https://github.com/quartiq/redpid)/598 | migen + misoc + redpitaya = digital servo |
| 23 | 7 | 0 | 10 years ago | [aemb](https://github.com/aeste/aemb)/599 | Multi-threaded 32-bit embedded core family. |
| 23 | 19 | 3 | 4 years ago | [Cosmos-OpenSSD](https://github.com/Cosmos-OpenSSD/Cosmos-OpenSSD)/600 | None |
| 24 | 5 | 0 | 1 year, 9 months ago | [de10-nano-riscv](https://github.com/thinkoco/de10-nano-riscv)/601 | A RISC-V SoC ( Hbird e203 ) on Terasic DE10-Nano |
| 23 | 0 | 0 | 22 days ago | [LunaPnR](https://github.com/asicsforthemasses/LunaPnR)/602 | LunaPnR is a place and router for integrated circuits |
| 24 | 17 | 1 | 4 years ago | [nysa-verilog](https://github.com/CospanDesign/nysa-verilog)/603 | Verilog Repository for GIT |
| 25 | 15 | 1 | 5 years ago | [polyphase_filter_prj](https://github.com/HeLiangHIT/polyphase_filter_prj)/604 | ÂìàÂ∑•Â§ßËΩØ‰ª∂Êó†Á∫øÁîµËØæËÆæÔºöÂ§öÁõ∏Êª§Ê≥¢Âô®ÁöÑÂéüÁêÜ„ÄÅÂÆûÁé∞ÂèäÂÖ∂Â∫îÁî®Ôºå‰ªéÈááÊ†∑ÁéáÂèòÊç¢„ÄÅÂ§öÁõ∏Êª§Ê≥¢Âô®ÁªìÊûÑÂà∞‰ø°ÈÅìÂåñÊî∂ÂèëÊú∫Â∫îÁî®ÈÉΩÊúâmatlab‰ªãÁªçÂíåFPGA‰ªøÁúüÁªìÊûúÔºåÂê´Á≠îËæ©PPT„ÄÅÂ≠¶‰π†Á¨îËÆ∞Âíå‰∏™‰∫∫ÊÄªÁªì„ÄÇ |
| 23 | 6 | 0 | 3 years ago | [MIPS-Verilog](https://github.com/silverfoxy/MIPS-Verilog)/605 | MIPS R3000 processor verilog code to be synthesized on Spartan 3E FPGA board. |
| 23 | 6 | 0 | 1 year, 5 months ago | [litex_vexriscv_smp_test](https://github.com/enjoy-digital/litex_vexriscv_smp_test)/606 | VexRiscv-SMP integration test with LiteX. |
| 23 | 14 | 0 | 2 years ago | [x393_sata](https://github.com/Elphel/x393_sata)/607 | mirror of https://git.elphel.com/Elphel/x393_sata |
| 25 | 8 | 0 | 1 year, 2 months ago | [srgh-matrix-trinity](https://github.com/kooscode/srgh-matrix-trinity)/608 | XBOX 360 advanced glitching - Reverse Engineered using a logic analyzer. |
| 26 | 14 | 0 | 7 months ago | [FPGA_NTP_SERVER](https://github.com/Netnod/FPGA_NTP_SERVER)/609 | A FPGA implementation of the NTP and NTS protocols |
| 23 | 5 | 0 | 11 months ago | [notary](https://github.com/anishathalye/notary)/610 | Notary: A Device for Secure Transaction Approval üìü |
| 29 | 10 | 0 | 1 year, 10 months ago | [USTC-ComputerArchitecture-2020S](https://github.com/yuxguo/USTC-ComputerArchitecture-2020S)/611 | Code for "Computer Architecture" in 2020 Spring. |
| 22 | 10 | 1 | 4 years ago | [arty-glitcher](https://github.com/toothlessco/arty-glitcher)/612 | FPGA-based glitcher for the Digilent Arty FPGA development board. |
| 23 | 10 | 1 | 2 years ago | [ComputerArchitectureLab](https://github.com/Summer-Summer/ComputerArchitectureLab)/613 | This repository is used to release the Labs of Computer Architecture Course from USTC |
| 23 | 10 | 0 | 2 years ago | [verilog-doc](https://github.com/Explainaur/verilog-doc)/614 | All About HDL |
| 22 | 7 | 0 | 8 years ago | [riscv-invicta](https://github.com/qmn/riscv-invicta)/615 | A simple RISC-V core, described with Verilog |
| 23 | 16 | 0 | 5 years ago | [FFT_Verilog](https://github.com/DexWen/FFT_Verilog)/616 | FFT implement by verilog_ÊµãËØïÈ™åËØÅÂ∑≤ÈÄöËøá |
| 23 | 3 | 0 | 2 years ago | [thunderclap-fpga-arria10](https://github.com/thunderclap-io/thunderclap-fpga-arria10)/617 | Thunderclap hardware for Intel Arria 10 FPGA |
| 24 | 5 | 0 | 2 years ago | [fpga-examples](https://github.com/sehugg/fpga-examples)/618 | FPGA examples for 8bitworkshop.com |
| 23 | 12 | 1 | 1 year, 7 months ago | [polyphony](https://github.com/Kenji-Ishimaru/polyphony)/619 | 3D graphics rendering system for FPGA, the project contains hardware rasterizer, software geometry engine, and application middleware. |
| 27 | 8 | 1 | 25 days ago | [CPU](https://github.com/qing-2/CPU)/620 | ÂçïÂë®Êúü 8Êåá‰ª§ MIPS32CPU |
| 23 | 5 | 1 | 4 years ago | [Verilog-VGA-game](https://github.com/Wujh1995/Verilog-VGA-game)/621 | A simple game written in Verilog HDL language and display on the VGA screen. |
| 22 | 2 | 0 | 2 years ago | [gameduino-fpga-mods](https://github.com/toivoh/gameduino-fpga-mods)/622 | Mods of the FPGA code from @jamesbowman's Gameduino file repository |
| 23 | 5 | 0 | 1 year, 5 months ago | [Async-Karin](https://github.com/Mario-Hero/Async-Karin)/623 | Async-Karin is an asynchronous framework for FPGA written in Verilog. It has been tested on a Xilinx Artix-7 board and an Altera Cyclone-IV board. |
| 21 | 6 | 0 | 6 months ago | [wb_intercon](https://github.com/olofk/wb_intercon)/624 | Wishbone interconnect utilities |
| 22 | 20 | 2 | 1 year, 7 months ago | [blake2](https://github.com/secworks/blake2)/625 | Hardware implementation of the blake2 hash function |
| 22 | 10 | 3 | 2 years ago | [s7_mini_fpga](https://github.com/blackmesalabs/s7_mini_fpga)/626 | Example designs for the Spartan7 "S7 Mini" FPGA board |
| 23 | 32 | 0 | 20 days ago | [XilinxCEDStore](https://github.com/Xilinx/XilinxCEDStore)/627 | This store contains Configurable Example Designs. |
| 23 | 4 | 0 | 3 years ago | [USB](https://github.com/pbing/USB)/628 | FPGA USB 1.1 Low-Speed Implementation |
| 22 | 9 | 0 | 10 years ago | [tinycpu](https://github.com/fallen/tinycpu)/629 | Tiny CPU is a small 32-bit CPU done mostly as a hobby for educational purposes. |
| 22 | 14 | 1 | 2 years ago | [matrix-creator-fpga](https://github.com/matrix-io/matrix-creator-fpga)/630 | Reference HDL code for the MATRIX Creator's Spartan 6 FPGA |
| 22 | 12 | 2 | 3 years ago | [Zeus](https://github.com/isuckatdrifting/Zeus)/631 | NVDLA small config implementation on Zynq ZCU104 (evaluation) |
| 27 | 18 | 0 | 1 year, 4 months ago | [DSX_KCXG](https://github.com/25th-engineer/DSX_KCXG)/632 | ‰∏™‰∫∫ËµÑÊñôÔºåÂêàËÇ•Â∑•‰∏öÂ§ßÂ≠¶ÂÆ£ÂüéÊ†°Âå∫2019Âπ¥-2020Âπ¥Á¨¨‰∫åÂ≠¶ÊúüÔºàÂ§ß‰∏â‰∏ãÂ≠¶ÊúüÔºâÔºå‰∏éÁâ©ËÅîÁΩëÂ∑•Á®ã‰∏ì‰∏öÁöÑËØæÁ®ãÊúâÂÖ≥ËµÑÊñôÔºåÂê´ËØæ‰ª∂„ÄÅÂÆûÈ™åÊä•Âëä„ÄÅËØæËÆæÊä•ÂëäÁ≠â |
| 23 | 4 | 0 | 1 year, 4 months ago | [caravel_fpga250](https://github.com/ucb-cs250/caravel_fpga250)/633 | FPGA250 aboard the eFabless Caravel |
| 22 | 10 | 0 | 6 years ago | [2-way-Set-Associative-Cache-Controller](https://github.com/prasadp4009/2-way-Set-Associative-Cache-Controller)/634 | Synthesizable and Parameterized Cache Controller in Verilog |
| 22 | 9 | 1 | 4 months ago | [usb-de2-fpga](https://github.com/mzakharo/usb-de2-fpga)/635 | Hardware interface for USB controller on DE2 FPGA Platform |
| 22 | 14 | 1 | 3 years ago | [FPGA-SM3-HASH](https://github.com/raymondrc/FPGA-SM3-HASH)/636 | Description of Chinese SM3 Hash algorithm with Verilog HDL |
| 22 | 3 | 1 | 3 years ago | [fpga-virtual-graf](https://github.com/mattvenn/fpga-virtual-graf)/637 | None |
| 21 | 4 | 0 | 10 years ago | [pdfparser](https://github.com/andreasdotorg/pdfparser)/638 | None |
| 21 | 9 | 2 | 6 months ago | [tonic](https://github.com/minmit/tonic)/639 | A Programmable Hardware Architecture for Network Transport Logic |
| 22 | 9 | 0 | 6 years ago | [Make-FPGA](https://github.com/tritechpw/Make-FPGA)/640 | Repository of Verilog code for Make:FPGA book Chapters 2 & 3. |
| 21 | 4 | 2 | 3 years ago | [recon](https://github.com/jefflieu/recon)/641 | The RECON project creates library for Nios II Microcontroller System and Tool chain. The library includes a collection of hardware configurations and Arduino-style software APIs. |
| 22 | 14 | 0 | 3 years ago | [face_detect_open](https://github.com/lulinchen/face_detect_open)/642 | A Voila-Jones face detector hardware implementation |
| 22 | 9 | 1 | 4 years ago | [JPEG-Decoder](https://github.com/jdocampom/JPEG-Decoder)/643 | Verilog Code for a JPEG Decoder |
| 22 | 14 | 0 | 3 years ago | [AD9361_TX_MSK](https://github.com/Grootzz/AD9361_TX_MSK)/644 | A project demonstrate how to config ad9361 to TX mode and how to transmit MSK |
| 22 | 6 | 4 | 18 days ago | [VossII](https://github.com/TeamVoss/VossII)/645 | The source code to the Voss II Hardware Verification Suite |
| 21 | 11 | 1 | 7 years ago | [neural-hardware](https://github.com/shaneleonard/neural-hardware)/646 | Verilog library for implementing neural networks. |
| 21 | 7 | 0 | 6 years ago | [CoCo3FPGA](https://github.com/richard42/CoCo3FPGA)/647 | FPGA implementation of the TRS-80 Color Computer 3 in Verilog, by Gary Becker et al. |
| 21 | 2 | 0 | 3 years ago | [enigmaFPGA](https://github.com/mmicko/enigmaFPGA)/648 | Enigma in FPGA |
| 22 | 18 | 1 | 29 days ago | [DDLM](https://github.com/RomeoMe5/DDLM)/649 | –ò—Å—Ö–æ–¥–Ω—ã–µ –∫–æ–¥—ã –∫ –≥–ª–∞–≤–∞–º –∫–Ω–∏–≥–∏ "–¶–∏—Ñ—Ä–æ–≤–æ–π —Å–∏–Ω—Ç–µ–∑: –ø—Ä–∞–∫—Ç–∏—á–µ—Å–∫–∏–π –∫—É—Ä—Å" (–ø–æ–¥ —Ä–µ–¥. –ê.–Æ. –†–æ–º–∞–Ω–æ–≤–∞ –∏ –Æ.–í. –ü–∞–Ω—á—É–ª–∞) |
| 22 | 21 | 1 | 2 years ago | [FPGA_CryptoNight_V7](https://github.com/lulinchen/FPGA_CryptoNight_V7)/650 | FPGA CryptoNight V7 Minner |
| 22 | 5 | 0 | 1 year, 9 months ago | [RISC-V](https://github.com/VenciFreeman/RISC-V)/651 | A simple RISC-V CPU written in Verilog. |
| 24 | 8 | 2 | 6 months ago | [nica](https://github.com/acsl-technion/nica)/652 | An infrastructure for inline acceleration of network applications |
| 21 | 16 | 1 | 4 years ago | [c64-dodgypla](https://github.com/desaster/c64-dodgypla)/653 | Commodore 64 PLA replacement |
| 21 | 17 | 2 | 4 years ago | [up5k-demos](https://github.com/daveshah1/up5k-demos)/654 | ice40 UltraPlus demos |
| 21 | 7 | 3 | 2 years ago | [UPduino-v2.1](https://github.com/tinyvision-ai-inc/UPduino-v2.1)/655 | UPduino |
| 21 | 3 | 0 | 1 year, 6 months ago | [3DORGB](https://github.com/citrus3000psi/3DORGB)/656 | RGB Project for most 3DO consoles. |
| 21 | 10 | 0 | 5 years ago | [Centaur](https://github.com/fpgasystems/Centaur)/657 | Centaur, a framework for hybrid CPU-FPGA databases |
| 23 | 14 | 1 | 2 years ago | [Pepino](https://github.com/Saanlima/Pepino)/658 | None |
| 21 | 6 | 0 | 2 years ago | [arm_vhdl](https://github.com/sergeykhbr/arm_vhdl)/659 | Portable FPGA project based on the ARM DesignStart bundle with ARM Cortex-M3 processor |
| 21 | 5 | 7 | 6 years ago | [vector06cc](https://github.com/svofski/vector06cc)/660 | –í–µ–∫—Ç–æ—Ä-06—Ü –≤ –ü–õ–ò–° / Vector-06c in FPGA |
| 21 | 16 | 1 | 6 days ago | [iob-mem](https://github.com/IObundle/iob-mem)/661 | Verilog behavioral description of various memories |
| 21 | 17 | 1 | 2 years ago | [gemac](https://github.com/aquaxis/gemac)/662 | Gigabit MAC + UDP/TCP/IP offload Engine |
| 22 | 19 | 1 | 4 years ago | [Design-and-Verification-of-LDPC-Decoder](https://github.com/biren15/Design-and-Verification-of-LDPC-Decoder)/663 | - Designed the LDPC decoder in the Matlab using the min-sum approach.  - Designed quantized RTL in Verilog with the min-sum approach and parallel architecture. - Created modules for all variants of the variable node unit(VNU) and the check-node unit(CNU) based on the H matrix. Created script for module instantiation of VNU and CNU as per the H matrix.  - Verified the functionality of the Verilog implementation by self-checking test-bench in Verilog to compare the results with Matlab. |
| 20 | 0 | 0 | 1 year, 3 months ago | [MIPS54SP-Lifesaver](https://github.com/4x10msv/MIPS54SP-Lifesaver)/664 | None |
| 20 | 8 | 3 | a month ago | [MiSTer_DB9](https://github.com/antoniovillena/MiSTer_DB9)/665 | Unofficial cores with DB9 support |
| 20 | 4 | 2 | 4 months ago | [StereoCensus](https://github.com/slongfield/StereoCensus)/666 | Verilog Implementation of the Census Transform Stereo Vision algorithm |
| 20 | 16 | 0 | 1 year, 3 months ago | [FPGA_DevKit_HX1006A](https://github.com/eda-lab/FPGA_DevKit_HX1006A)/667 | None |
| 21 | 10 | 0 | 2 years ago | [fpga_image_processing](https://github.com/damdoy/fpga_image_processing)/668 | IP operations in verilog (simulation and implementation on ice40) |
| 21 | 13 | 2 | 1 year, 8 months ago | [KWS-SoC](https://github.com/IA-C-Lab-Fudan/KWS-SoC)/669 | This is an SoC design dedicated to Keyword Spotting (KWS) based on a neural-network accelerator and the wujian100 platform. |
| 20 | 12 | 0 | 9 years ago | [ovs-hw](https://github.com/sora/ovs-hw)/670 | An open source hardware engine for Open vSwitch on FPGA |
| 21 | 1 | 0 | 6 months ago | [verilog-coding-standard](https://github.com/thu-cs-lab/verilog-coding-standard)/671 | Recommended coding standard of Verilog and SystemVerilog. |
| 21 | 1 | 0 | 5 months ago | [ucisc](https://github.com/grokthis/ucisc)/672 | None |
| 21 | 15 | 1 | 3 years ago | [Viterbi-Decoder-in-Verilog](https://github.com/jfoshea/Viterbi-Decoder-in-Verilog)/673 | An efficient implementation of the Viterbi decoding algorithm in Verilog |
| 20 | 8 | 1 | 9 years ago | [fpgaminer-vanitygen](https://github.com/fpgaminer/fpgaminer-vanitygen)/674 | Open Source Bitcoin Vanity Address Generation on FPGAs |
| 21 | 4 | 0 | 3 years ago | [verifla](https://github.com/wd5gnr/verifla)/675 | Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm |
| 20 | 1 | 0 | 10 months ago | [SmolDVI](https://github.com/Wren6991/SmolDVI)/676 | Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs |
| 20 | 4 | 0 | 5 years ago | [MesaBusProtocol](https://github.com/blackmesalabs/MesaBusProtocol)/677 | Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces |
| 20 | 5 | 1 | 4 years ago | [anlogic-picorv32](https://github.com/AnlogicInfo/anlogic-picorv32)/678 | Optimized picorv32 core for anlogic FPGA |
| 20 | 5 | 2 | 1 year, 5 months ago | [SoC_Automation](https://github.com/habibagamal/SoC_Automation)/679 | SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports AMBA AHB and APB.  |
| 22 | 6 | 0 | 4 years ago | [computer-systems-ucas](https://github.com/sailordiary/computer-systems-ucas)/680 | ‰∏≠ÂõΩÁßëÂ≠¶Èô¢Â§ßÂ≠¶ ËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜFPGAÂÆûÈ™åËØæÁ®ã - "Five projects to better understand key principles of computer systems", UCAS Spring 2017 Session |
| 21 | 2 | 0 | 5 years ago | [QuickSilverNEO](https://github.com/HeavyPixels/QuickSilverNEO)/681 | None |
| 20 | 2 | 1 | 6 years ago | [icestick-vga-test](https://github.com/SubProto/icestick-vga-test)/682 | Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools |
| 20 | 1 | 0 | 2 years ago | [BusPirateUltraHDL](https://github.com/DangerousPrototypes/BusPirateUltraHDL)/683 | Verilog for the Bus Pirate Ultra FPGA |
| 21 | 8 | 0 | 1 year, 11 months ago | [usb2sniffer](https://github.com/ultraembedded/usb2sniffer)/684 | USB2Sniffer: High Speed USB 2.0 capture (for LambdaConcept USB2Sniffer hardware) |
| 20 | 6 | 0 | 8 months ago | [mpsoc_example](https://github.com/aignacio/mpsoc_example)/685 | None |
| 20 | 16 | 10 | 1 year, 11 months ago | [UHD-Fairwaves](https://github.com/fairwaves/UHD-Fairwaves)/686 | Fairwaves version of the UHD drivers, tweaked to support Fairwaves UmTRX.  |
| 20 | 0 | 0 | 2 years ago | [Life_MiSTer](https://github.com/hrvach/Life_MiSTer)/687 | Conway's Game of Life in FPGA |
| 20 | 6 | 0 | 2 years ago | [bitcoin_mining](https://github.com/kmod/bitcoin_mining)/688 | Simple test fpga bitcoin miner |
| 22 | 8 | 0 | 11 years ago | [video_stream_scaler](https://github.com/freecores/video_stream_scaler)/689 | Video Stream Scaler |
| 20 | 1 | 0 | 4 years ago | [UART2NAND](https://github.com/hedgeberg/UART2NAND)/690 | Interface for exposing raw NAND i/o over UART to enable pc-side modification. |
| 20 | 6 | 0 | 2 years ago | [Digital_Front_End_Verilog](https://github.com/NingHeChuan/Digital_Front_End_Verilog)/691 | None |
| 20 | 6 | 0 | 1 year, 1 month ago | [Pet2001_Nexys3](https://github.com/skibo/Pet2001_Nexys3)/692 | A Commodore PET in an FPGA. |
| 20 | 2 | 0 | 5 years ago | [RiverRaidFPGA](https://github.com/ef-end-y/RiverRaidFPGA)/693 | River Raid game on FPGA |
| 19 | 6 | 1 | 1 year, 1 month ago | [k1801](https://github.com/1801BM1/k1801)/694 | 1801 series ULA reverse engineering |
| 19 | 6 | 1 | 4 years ago | [UPDuino-OV7670-Camera](https://github.com/gtjennings1/UPDuino-OV7670-Camera)/695 | Design to connect Lattice Ultraplus FPGA to OV7670 Camera Module |
| 23 | 6 | 0 | 7 months ago | [fpga](https://github.com/sam210723/fpga)/696 | Collection of projects for various FPGA development boards |
| 19 | 2 | 0 | 4 years ago | [fpga-sram](https://github.com/mattvenn/fpga-sram)/697 | mystorm sram test |
| 20 | 3 | 0 | 1 year, 27 days ago | [SpGEMM](https://github.com/sfu-arch/SpGEMM)/698 | None |
| 19 | 6 | 4 | 3 years ago | [fLaCPGA](https://github.com/xavieran/fLaCPGA)/699 | Implementation of fLaC encoder/decoder for FPGA |
| 20 | 9 | 1 | 2 years ago | [Low-Cost-and-Programmable-CRC](https://github.com/FPGA-Networking/Low-Cost-and-Programmable-CRC)/700 | Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA" |
| 19 | 1 | 0 | 4 years ago | [VerilogCommon](https://github.com/hedgeberg/VerilogCommon)/701 | A repo of basic Verilog/SystemVerilog modules useful in other circuits.  |
| 20 | 8 | 0 | 1 year, 3 months ago | [qemu-hdl-cosim](https://github.com/RSPwFPGAs/qemu-hdl-cosim)/702 | VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs |
| 19 | 12 | 0 | 6 years ago | [Hardware_circular_buffer_controller](https://github.com/wtiandong/Hardware_circular_buffer_controller)/703 | This is a circular buffer controller used in FPGA. |
| 21 | 5 | 0 | 11 years ago | [opengg](https://github.com/lzw545/opengg)/704 | OpenGL-like graphics pipeline on a Xilinx FPGA |
| 20 | 9 | 0 | 3 years ago | [pciebench-netfpga](https://github.com/pcie-bench/pciebench-netfpga)/705 |  pcie-bench code for NetFPGA/VCU709 cards  |
| 19 | 8 | 6 | 11 months ago | [shapool-core](https://github.com/jkiv/shapool-core)/706 | FPGA core for SHA256d mining targeting Lattice iCE40 devices. |
| 20 | 8 | 0 | 1 year, 5 days ago | [ps-fpga](https://github.com/PS-FPGA/ps-fpga)/707 | The PS-FPGA project (top level) |
| 20 | 10 | 0 | 2 years ago | [00_Image_Rotate](https://github.com/WayneGong/00_Image_Rotate)/708 | ËßÜÈ¢ëÊóãËΩ¨Ôºà2019FPGAÂ§ßËµõÔºâ |
| 20 | 7 | 0 | 9 years ago | [mcs-4](https://github.com/freecores/mcs-4)/709 | 4004 CPU and MCS-4 family chips |
| 20 | 3 | 0 | 4 months ago | [dbgbus](https://github.com/ZipCPU/dbgbus)/710 | A collection of debugging busses developed and presented at zipcpu.com |
| 21 | 2 | 0 | 4 years ago | [8bit-computer](https://github.com/lightcode/8bit-computer)/711 | Simple 8-bit computer build in Verilog |
| 19 | 2 | 2 | a day ago | [gateware](https://github.com/betrusted-io/gateware)/712 | IP submodules, formatted for easier CI integration |
| 21 | 1 | 0 | 2 months ago | [usb_cdc](https://github.com/ulixxe/usb_cdc)/713 | Full Speed USB interface for FPGA and ASIC designs |
| 19 | 3 | 2 | 11 months ago | [xyloni](https://github.com/Efinix-Inc/xyloni)/714 | This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board. |
| 19 | 12 | 1 | 6 years ago | [AHB_Bus_Matrix](https://github.com/Lianghao-Yuan/AHB_Bus_Matrix)/715 | None |
| 21 | 0 | 0 | 12 days ago | [ulx3s_examples](https://github.com/lawrie/ulx3s_examples)/716 | Example Verilog code for Ulx3s |
| 19 | 3 | 0 | 5 years ago | [OpenMIPS](https://github.com/muzilinxi90/OpenMIPS)/717 | OpenMIPS‚Äî‚Äî„ÄäËá™Â∑±Âä®ÊâãÂÜôCPU„ÄãÂ§ÑÁêÜÂô®ÈÉ®ÂàÜ |
| 21 | 9 | 1 | 7 years ago | [apbi2c](https://github.com/freecores/apbi2c)/718 | APB to I2C |
| 21 | 5 | 34 | 9 months ago | [TART](https://github.com/tmolteno/TART)/719 | Transient Array Radio Telescope |
| 19 | 10 | 0 | 1 year, 5 months ago | [Reindeer_Step](https://github.com/PulseRain/Reindeer_Step)/720 | Reindeer Soft CPU for Step CYC10 FPGA board |
| 21 | 2 | 0 | 10 months ago | [CNN-Accelerator-VLSI](https://github.com/lirui-shanghaitech/CNN-Accelerator-VLSI)/721 | Convolutional accelerator kernel, target ASIC & FPGA |
| 19 | 10 | 0 | 3 years ago | [SHA256Hasher](https://github.com/Goshik92/SHA256Hasher)/722 | SHA-256 IP core for ZedBoard (Zynq SoC) |
| 21 | 3 | 0 | 5 years ago | [Hardware-Accelerated-SNN](https://github.com/arpanvyas/Hardware-Accelerated-SNN)/723 | Architecture for Spiking Neural Network |
| 20 | 3 | 0 | 6 years ago | [verilog_tutorials_BB](https://github.com/peepo/verilog_tutorials_BB)/724 | verilog tutorials for iCE40HX8K Breakout Board |
| 21 | 11 | 0 | 2 years ago | [Verilog-Adders](https://github.com/mongrelgem/Verilog-Adders)/725 | Implementing Different Adder Structures in Verilog |
| 20 | 2 | 0 | 6 months ago | [ws2812-core](https://github.com/mattvenn/ws2812-core)/726 | verilog core for ws2812 leds |
| 20 | 5 | 0 | 1 year, 5 months ago | [NeoChips](https://github.com/neogeodev/NeoChips)/727 | Replacement "chips" for NeoGeo systems |
| 22 | 15 | 1 | 1 year, 3 days ago | [ARM_AMBA_Design](https://github.com/lucky-wfw/ARM_AMBA_Design)/728 | Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit. |
| 18 | 4 | 0 | 9 years ago | [verilog-vga-controller](https://github.com/mstump/verilog-vga-controller)/729 | A very simple VGA controller written in verilog |
| 17 | 2 | 0 | 5 years ago | [PitchShifter](https://github.com/jmt329/PitchShifter)/730 | Change the pitch of your voice in real-time! |
| 19 | 5 | 1 | 2 years ago | [max2-audio-dac](https://github.com/dilshan/max2-audio-dac)/731 | 24-bit Stereo Audio DAC for Raspberry Pi |
| 17 | 0 | 1 | 1 year, 9 months ago | [TurboMaster](https://github.com/go4retro/TurboMaster)/732 | Reverse Engineering of the Schnedler Systems 4MHz TurboMaster accelerator cartridge for the Commodore 64 |
| 19 | 3 | 1 | 3 months ago | [Home-Brew-Computer](https://github.com/gpthimble/Home-Brew-Computer)/733 | SystemOT, yet another home brew cpu. |
| 18 | 4 | 0 | 4 months ago | [jt89](https://github.com/jotego/jt89)/734 | sn76489an compatible Verilog core, with emphasis on FPGA implementation and Megadrive/Master System compatibility |
| 18 | 2 | 0 | 9 days ago | [Silixel](https://github.com/sylefeb/Silixel)/735 | Exploring gate level simulation |
| 19 | 10 | 8 | 5 years ago | [pars](https://github.com/subutai-attic/pars)/736 | None |
| 18 | 12 | 9 | 2 months ago | [Archie_MiSTer](https://github.com/MiSTer-devel/Archie_MiSTer)/737 | Acorn Archimedes for MiSTer |
| 18 | 9 | 0 | 2 years ago | [CyNAPSEv11](https://github.com/saunak1994/CyNAPSEv11)/738 | The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL |
| 18 | 1 | 0 | 1 year, 26 days ago | [biggateboy](https://github.com/racerxdl/biggateboy)/739 | WIP Big FPGA Gameboy |
| 18 | 7 | 0 | 6 years ago | [PCIE_AXI_BRIDGE](https://github.com/SanjayRai/PCIE_AXI_BRIDGE)/740 | Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices |
| 18 | 5 | 9 | 10 years ago | [hdl_devel](https://github.com/casper-astro/hdl_devel)/741 | A new CASPER toolflow based on an HDL primitives library |
| 19 | 9 | 3 | 1 year, 3 months ago | [MemTest_MiSTer](https://github.com/MiSTer-devel/MemTest_MiSTer)/742 | None |
| 19 | 5 | 1 | 5 days ago | [Bedrock](https://github.com/BerkeleyLab/Bedrock)/743 | LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled   |
| 21 | 4 | 1 | 11 months ago | [subservient](https://github.com/olofk/subservient)/744 | Small SERV-based SoC primarily for OpenMPW tapeout |
| 19 | 5 | 0 | 2 years ago | [RePLIA](https://github.com/WarwickEPR/RePLIA)/745 | FPGA Based lock in amplifier |
| 18 | 0 | 0 | 2 years ago | [risc-v](https://github.com/Cra2yPierr0t/risc-v)/746 | RISC-V„ÅÆCPU‰Ωú„Å£„Åü |
| 20 | 10 | 0 | 2 years ago | [verilog-divider](https://github.com/risclite/verilog-divider)/747 | a super-simple pipelined verilog divider. flexible to define stages |
| 19 | 6 | 0 | 3 years ago | [OV7670_NEXYS4_Verilog](https://github.com/jonlwowski012/OV7670_NEXYS4_Verilog)/748 | This code is used to connect the OV7670 Camera to a NEXYS4 and then display the image on a monitor in Verilog |
| 18 | 1 | 0 | 2 years ago | [spi_tb](https://github.com/cr1901/spi_tb)/749 | CPOL=0, CPHA=0 SPI core for practicing formal verification with yosys |
| 22 | 3 | 0 | 1 year, 9 months ago | [CNN-Accelerator-Implementation-based-on-Eyerissv2](https://github.com/arasi15/CNN-Accelerator-Implementation-based-on-Eyerissv2)/750 | None |
| 18 | 8 | 0 | 2 years ago | [XCryptCore](https://github.com/crypt-xie/XCryptCore)/751 | Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.) |
| 18 | 1 | 0 | 1 year, 4 months ago | [ics-adpcm](https://github.com/dan-rodrigues/ics-adpcm)/752 | Programmable multichannel ADPCM decoder for FPGA |
| 18 | 6 | 0 | 5 years ago | [riffa2](https://github.com/buttercutter/riffa2)/753 | Full duplex version of https://github.com/KastnerRG/riffa/issues/30 |
| 18 | 10 | 0 | 11 months ago | [vivado-ip-cores](https://github.com/CospanDesign/vivado-ip-cores)/754 | IP Cores that can be used within Vivado |
| 18 | 4 | 0 | 10 days ago | [DFB](https://github.com/dh219/DFB)/755 | David's Falcon Booster |
| 18 | 2 | 0 | 7 years ago | [BCOpenMIPS](https://github.com/binderclip/BCOpenMIPS)/756 | Ë∑üÁùÄ„ÄäËá™Â∑±Âä®ÊâãÂÜô CPU„Äã‰π¶‰∏äÂÜôÁöÑ OpenMIPS CPU„ÄÇ |
| 18 | 6 | 0 | 4 years ago | [Autonomous-Drone-Design](https://github.com/ISKU/Autonomous-Drone-Design)/757 | Design real-time image processing, object recognition and PID control for Autonomous Drone. |
| 19 | 15 | 0 | 4 years ago | [FPGA_SM4](https://github.com/raymondrc/FPGA_SM4)/758 | FPGA implementation of Chinese SM4 encryption algorithm. |
| 17 | 15 | 1 | 10 years ago | [MIPS-in-Verilog](https://github.com/alok-upadhyay/MIPS-in-Verilog)/759 | An implementation of MIPS single cycle datapath in Verilog.  |
| 19 | 7 | 0 | 10 months ago | [core_dbg_bridge](https://github.com/ultraembedded/core_dbg_bridge)/760 | UART -> AXI Bridge |
| 19 | 10 | 0 | 3 years ago | [posture_recognition_CNN](https://github.com/cxdzyq1110/posture_recognition_CNN)/761 | To help machines learn what we human beings are doing via a camera is important. Once it comes true, machines can make different responses to all kinds of human's postures. But the process is very difficult as well, because usually it is very slow and power-consuming, and requires a very large memory space. Here we focus on real-time posture recognition, and try to make the machine "know" what posture we make. The posture recognition system is consisted of DE10-Nano SoC FPGA Kit, a camera, and an HDMI monitor. SoC FPGA captures video streams from the camera, recognizes human postures with a CNN model, and finally shows the original video and classification result (standing, walking, waving, etc.) via HDMI interface. |
| 18 | 3 | 5 | 1 year, 10 months ago | [MiSTer-Arcade-SEGASYS1](https://github.com/MrX-8B/MiSTer-Arcade-SEGASYS1)/762 | FPGA implementation of SEGA SYSTEM 1 arcade board |
| 20 | 5 | 1 | 6 months ago | [SortingNetwork](https://github.com/john9636/SortingNetwork)/763 | Implement a bitonic sorting network on FPGA |
| 18 | 2 | 2 | 1 year, 5 months ago | [raiden](https://github.com/IBM/raiden)/764 | Raiden project |
| 22 | 3 | 0 | 1 year, 10 months ago | [mips-cpu](https://github.com/skyzh/mips-cpu)/765 | üíª A 5-stage pipeline MIPS CPU implementation in Verilog. |
| 18 | 15 | 0 | 2 years ago | [digital_lab](https://github.com/KorotkiyEugene/digital_lab)/766 | Laboratory works for digital electronics course in Kyiv Polytechnic Institute, Department of Design of Electronic Digital Equipment, Electronics faculty |
| 20 | 9 | 0 | 1 year, 10 months ago | [Azure-SDR](https://github.com/Elrori/Azure-SDR)/767 | SW SDR |
| 19 | 0 | 0 | 3 years ago | [gameboy-sound-chip](https://github.com/aselker/gameboy-sound-chip)/768 | None |
| 18 | 4 | 0 | 2 years ago | [riscv_sbc](https://github.com/ultraembedded/riscv_sbc)/769 | A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board. |
| 19 | 6 | 0 | 3 years ago | [tinyfpga-bx-game-soc](https://github.com/gundy/tinyfpga-bx-game-soc)/770 | A PicoRV32 SoC for the TinyFPGA BX with peripherals designed for building games |
| 18 | 1 | 1 | 7 months ago | [risc8](https://github.com/osresearch/risc8)/771 | Mostly AVR compatible FPGA soft-core |
| 22 | 6 | 0 | 2 months ago | [ReckOn](https://github.com/ChFrenkel/ReckOn)/772 | ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation. |
| 17 | 9 | 0 | 6 months ago | [zuma-fpga](https://github.com/adbrant/zuma-fpga)/773 | Fine Grain FPGA Overlay Architecture and Tools |
| 17 | 4 | 1 | 5 years ago | [handwriting-recognition-using-neural-networks-on-FPGA-final-year-project](https://github.com/ironstein0/handwriting-recognition-using-neural-networks-on-FPGA-final-year-project)/774 | None |
| 17 | 5 | 1 | 5 years ago | [mips](https://github.com/HaleLu/mips)/775 | MipsÂ§ÑÁêÜÂô®‰ªøÁúüËÆæËÆ° |
| 19 | 6 | 2 | 5 months ago | [rodinia](https://github.com/pablomarx/rodinia)/776 | AGM bitstream utilities and decoded files from Supra |
| 18 | 5 | 0 | 2 years ago | [Jaguar_MiSTer_new](https://github.com/ElectronAsh/Jaguar_MiSTer_new)/777 | None |
| 21 | 1 | 0 | 2 months ago | [iic-audiodac-v1](https://github.com/hpretl/iic-audiodac-v1)/778 | Delta-sigma audio DAC (16b, 48kHz), intended for tape-out on MPW-5, SKY130 technology. |
| 18 | 3 | 0 | 14 days ago | [cpld-6502](https://github.com/Arlet/cpld-6502)/779 | 6502 CPU in 4 small CPLDs |
| 18 | 14 | 1 | 9 years ago | [ASIC](https://github.com/vlsi1217/ASIC)/780 | EE 287 2012 Fall |
| 17 | 4 | 1 | 5 years ago | [Menu_MIST](https://github.com/sorgelig/Menu_MIST)/781 | Dummy FPGA core to display menu at startup |
| 19 | 2 | 0 | 3 months ago | [NoobsCpu-8bit](https://github.com/supratimdas/NoobsCpu-8bit)/782 | A simple 8bit CPU. |
| 17 | 7 | 1 | 5 years ago | [iir-bandstop-filter](https://github.com/amoudgl/iir-bandstop-filter)/783 | Implementation of pipelined IIR bandstop filter in Verilog, C++ and MATLAB with fixed point arithmetic |
| 18 | 2 | 0 | 3 years ago | [pinky8bitcpu](https://github.com/ikotler/pinky8bitcpu)/784 | Pinky (8-bit CPU) written in Verilog and an Assembler written in Python 3 |
| 22 | 11 | 0 | 13 years ago | [verilog_cordic_core](https://github.com/freecores/verilog_cordic_core)/785 | configurable cordic core in verilog |
| 17 | 7 | 5 | 5 years ago | [polaris](https://github.com/KestrelComputer/polaris)/786 | RISC-V RV64IS-compatible processor for the Kestrel-3 |
| 17 | 4 | 2 | 6 years ago | [icestickPWM](https://github.com/wd5gnr/icestickPWM)/787 | Simple USB to PWM Peripheral using Lattice iCEStick (Hackaday demo) |
| 17 | 5 | 0 | 6 years ago | [orgexp](https://github.com/zhanghai/orgexp)/788 | Computer Organization Experiment, Shi Qingsong, Zhejiang University. |
| 17 | 0 | 0 | 4 years ago | [sdaccel_chisel_integration](https://github.com/necst/sdaccel_chisel_integration)/789 | Chisel Project for Integrating RTL code into SDAccel |
| 17 | 14 | 0 | 7 years ago | [logi-pong-chu-examples](https://github.com/fpga-logi/logi-pong-chu-examples)/790 | example code for the logi-boards from pong chu HDL book |
| 18 | 5 | 0 | 3 years ago | [Flappy-Bird](https://github.com/BlusLiu/Flappy-Bird)/791 | FPGA program :VGA-GAME |
| 17 | 3 | 1 | 2 years ago | [core_usb_fs_phy](https://github.com/ultraembedded/core_usb_fs_phy)/792 | USB Full Speed PHY |
| 17 | 1 | 0 | a month ago | [BubbleDrive8](https://github.com/ika-musume/BubbleDrive8)/793 | Konami Bubble System Bubble Memory Cartridge FBM-#101 Emulator |
| 19 | 6 | 0 | 6 years ago | [nes_mappers](https://github.com/ClusterM/nes_mappers)/794 | NES mappers |
| 17 | 13 | 14 | 5 months ago | [sancus-core](https://github.com/sancus-tee/sancus-core)/795 | Minimal OpenMSP430 hardware extensions for isolation and attestation |
| 17 | 2 | 5 | 2 years ago | [fluent10g](https://github.com/aoeldemann/fluent10g)/796 | Programmable FPGA-based Network Tester for Multi-10-Gigabit Ethernet |
| 18 | 7 | 0 | 6 months ago | [MIDI-Stepper-Synth-V2](https://github.com/jzkmath/MIDI-Stepper-Synth-V2)/797 | Virginia Tech AMP Lab Version of the MIDI Stepper Synth. Uses FPGA and 32 Stepper Motors. |
| 22 | 12 | 0 | 3 years ago | [Verilog-FIR](https://github.com/Grootzz/Verilog-FIR)/798 | FIR implemention with Verilog |
| 17 | 0 | 0 | a month ago | [TwoWireDebug](https://github.com/Wren6991/TwoWireDebug)/799 | Yet Another Debug Transport |
| 18 | 9 | 0 | 18 years ago | [jtag](https://github.com/freecores/jtag)/800 | JTAG Test Access Port (TAP) |
| 18 | 2 | 1 | 1 year, 5 months ago | [legv8](https://github.com/phillbush/legv8)/801 | LEGv8 CPU implementation and some tools like a LEGv8 assembler |
| 19 | 4 | 0 | a month ago | [CortexM0_SoC_Task](https://github.com/flyjancy/CortexM0_SoC_Task)/802 | Step by step tutorial for building CortexM0 SoC |
| 17 | 5 | 0 | 2 years ago | [HDLBits_Practice_verilog](https://github.com/M-HHH/HDLBits_Practice_verilog)/803 | This is a practice of verilog coding  |
| 17 | 11 | 0 | 5 years ago | [heterosim](https://github.com/RCSL-HKUST/heterosim)/804 | HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design space exploration is enabled by a wide range of system configurations. A complete simulation flow with compiler support is provided so that a full system simulation can be performed with various performance metrics returned. |
| 17 | 13 | 1 | 5 years ago | [lisnoc](https://github.com/TUM-LIS/lisnoc)/805 | LIS Network-on-Chip Implementation |
| 17 | 6 | 0 | 8 years ago | [FPGA_Stereo_Depth_Map](https://github.com/jamesrivas/FPGA_Stereo_Depth_Map)/806 | None |
| 17 | 1 | 0 | 7 months ago | [Verilaptor](https://github.com/kudelskisecurity/Verilaptor)/807 | None |
| 17 | 10 | 1 | 7 years ago | [i2s](https://github.com/skristiansson/i2s)/808 | i2s core, with support for both transmit and receive |
| 17 | 4 | 0 | 10 years ago | [amber_samples](https://github.com/dwelch67/amber_samples)/809 | None |
| 17 | 6 | 2 | 1 year, 2 months ago | [Simulator_CPU](https://github.com/ayzk/Simulator_CPU)/810 | Pipeline CPU of MIPS architecture with L1 Data Cache by Verilog |
| 18 | 6 | 0 | 3 years ago | [Nexys-4-DDR-Ethernet-Mac](https://github.com/chasep255/Nexys-4-DDR-Ethernet-Mac)/811 | Ethernet MAC for the Digilent Nexys 4 DDR FPGA. |
| 17 | 5 | 0 | 4 years ago | [DSITx](https://github.com/MightyDevices/DSITx)/812 | FPGA implementation of DSITx (single lane) used in conjunction with ipod nano 7th gen display |
| 28 | 7 | 0 | 3 months ago | [2021_Spring_NCTU_ICLAB](https://github.com/mirkat1206/2021_Spring_NCTU_ICLAB)/813 | NCTU 2021 Spring Integrated Circuit Design Laboratory |
| 17 | 3 | 0 | 1 year, 6 days ago | [arrowzip](https://github.com/ZipCPU/arrowzip)/814 | A ZipCPU based demonstration of the MAX1000 FPGA board |
| 17 | 10 | 0 | 4 years ago | [Curso-Electronica-Digital-para-makers-con-FPGAs-Libres](https://github.com/Obijuan/Curso-Electronica-Digital-para-makers-con-FPGAs-Libres)/815 | Curso de 35h sobre el dise√±o de sistemas digitales usando FPGAs libres, orientado para makers |
| 23 | 10 | 0 | 2 years ago | [Delta-sigma-ADC-verilog](https://github.com/Elrori/Delta-sigma-ADC-verilog)/816 | Delta-sigma ADC,PDM audio FPGA Implementation |
| 17 | 11 | 0 | 5 years ago | [axi-ddr3](https://github.com/kdurant/axi-ddr3)/817 | Â≠¶‰π†AXIÊé•Âè£Ôºå‰ª•Âèäxilinx DDR3 IP‰ΩøÁî® |
| 16 | 14 | 0 | 2 years ago | [matrix-voice-fpga](https://github.com/matrix-io/matrix-voice-fpga)/818 | HDL code for the MATRIX Voice's Spartan 6 FPGA http://voice.matrix.one |
| 18 | 5 | 0 | 8 months ago | [public](https://github.com/VeriGOOD-ML/public)/819 | None |
| 17 | 7 | 1 | 7 months ago | [NetFPGA-PLUS](https://github.com/NetFPGA/NetFPGA-PLUS)/820 | None |
| 17 | 10 | 0 | 1 year, 9 months ago | [8bit_MicroComputer_Verilog](https://github.com/TheSUPERCD/8bit_MicroComputer_Verilog)/821 | This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a breadboard, it has the functionalities of his computer and modelled using Verilog HDL. This was developed for the Mini Project in Digital Systems course in my 3rd semester at IIT Palakkad. |
| 16 | 2 | 1 | 3 years ago | [mikrobus-upduino](https://github.com/mmicko/mikrobus-upduino)/822 | Dual MikroBUS board for Upduino 2 FPGA |
| 33 | 1 | 0 | 15 days ago | [Quafu](https://github.com/gzzyyxh/Quafu)/823 | A small soc with a pipeline riscv cpu. |
| 16 | 2 | 0 | 7 years ago | [parallel-processor-design](https://github.com/sdasgup3/parallel-processor-design)/824 | Super scalar Processor design  |
| 17 | 0 | 1 | 1 year, 6 days ago | [Deep-DarkFantasy](https://github.com/b1f6c1c4/Deep-DarkFantasy)/825 | Global Dark Mode for ALL apps on ANY platforms. |
| 16 | 4 | 0 | 2 years ago | [systolic-array-matrix-multiplier](https://github.com/wzc810049078/systolic-array-matrix-multiplier)/826 | A systolic array matrix multiplier  |
| 17 | 15 | 0 | 3 years ago | [single-cycle-CPU](https://github.com/Liu-YT/single-cycle-CPU)/827 | ÂçïÂë®ÊúüCPUËÆæËÆ°‰∏éÂÆûÁé∞ |
| 16 | 8 | 0 | 6 years ago | [Multiported-RAM](https://github.com/AmeerAbdelhadi/Multiported-RAM)/828 | Modular Multi-ported SRAM-based Memory |
| 16 | 4 | 0 | 6 years ago | [Computer-Architecture](https://github.com/nblintao/Computer-Architecture)/829 | A pipelined MIPS CPU supporting 31 MIPS instructions, interrupt and cache. |
| 17 | 5 | 0 | 6 years ago | [cpus-pdp8](https://github.com/lisper/cpus-pdp8)/830 | FPGA based PDP-8/i clone in verilog.  Includes several TSS/8 sources and utiltities to build from source |
| 16 | 6 | 2 | 7 years ago | [Modular-Exponentiation](https://github.com/lajanugen/Modular-Exponentiation)/831 | Verilog Implementation of modular exponentiation using Montgomery multiplication |
| 16 | 4 | 0 | 2 years ago | [noop-lo](https://github.com/nju-mips/noop-lo)/832 | A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18. |
| 16 | 3 | 1 | 6 months ago | [chad](https://github.com/bradleyeckert/chad)/833 | A self-hosting Forth for J1-style CPUs |
| 16 | 2 | 0 | 6 years ago | [WitnessProtection](https://github.com/feiranchen/WitnessProtection)/834 | in FPGA |
| 17 | 5 | 0 | 5 years ago | [icestick](https://github.com/wd5gnr/icestick)/835 | Simple demo for Lattice iCEstick board as seen on Hackaday |
| 17 | 3 | 0 | 6 years ago | [FPGA](https://github.com/JeremyJiWZ/FPGA)/836 | computer hardware system including ps2/vga with tank war game in verilog and mips |
| 17 | 9 | 0 | 4 years ago | [TinyFPGA-SoC](https://github.com/tinyfpga/TinyFPGA-SoC)/837 | Opensource building blocks for TinyFPGA microcontrollers and retro computers. |
| 16 | 21 | 1 | 4 years ago | [moneroasic](https://github.com/stremovsky/moneroasic)/838 | Cryptonight Monero Verilog code for ASIC |
| 17 | 7 | 1 | 3 months ago | [OpenHBMC](https://github.com/OVGN/OpenHBMC)/839 | Open-source high performance AXI4-based HyperRAM memory controller |
| 16 | 15 | 0 | 6 years ago | [Asynchronous-FIFO](https://github.com/JonathanJing/Asynchronous-FIFO)/840 | Asynchronous fifo in verilog |
| 18 | 3 | 0 | 8 months ago | [xiaohaizi_cpu](https://github.com/fatheroflink/xiaohaizi_cpu)/841 | None |
| 17 | 11 | 1 | 5 months ago | [Radix-2-FFT](https://github.com/vinamarora8/Radix-2-FFT)/842 | Verilog code for a circuit implementation of Radix-2 FFT |
| 16 | 10 | 0 | 3 years ago | [FFTVisualizer](https://github.com/Goshik92/FFTVisualizer)/843 | This project demonstrates DSP capabilities of Terasic DE2-115 |
| 16 | 6 | 4 | 2 years ago | [yosys-bench](https://github.com/YosysHQ/yosys-bench)/844 | Benchmarks for Yosys development |
| 17 | 8 | 0 | 3 years ago | [Computer-Organization-and-Architecture-LAB](https://github.com/vedic-partap/Computer-Organization-and-Architecture-LAB)/845 | Solution to COA LAB Assgn, IIT Kharagpur |
| 16 | 0 | 0 | 2 years ago | [wbfmtx](https://github.com/ZipCPU/wbfmtx)/846 | A wishbone controlled FM transmitter hack |
| 15 | 3 | 0 | 2 years ago | [Nu6509](https://github.com/go4retro/Nu6509)/847 | Emulate a 6509 with a 6502 |
| 16 | 5 | 0 | 7 months ago | [mdu](https://github.com/zeeshanrafique23/mdu)/848 | M-extension for RISC-V cores. |
| 16 | 14 | 1 | 4 years ago | [fpga-nn](https://github.com/roboticslab-uc3m/fpga-nn)/849 | NN on FPGA |
| 20 | 7 | 0 | 1 year, 11 months ago | [aes](https://github.com/ahegazy/aes)/850 | Advanced encryption standard implementation in verilog. |
| 17 | 9 | 7 | 6 years ago | [pifo-hardware](https://github.com/programmable-scheduling/pifo-hardware)/851 | None |
| 16 | 6 | 1 | 5 years ago | [dnn-sim](https://github.com/tayler-hetherington/dnn-sim)/852 | None |
| 16 | 15 | 0 | 3 years ago | [gameduino](https://github.com/Godzil/gameduino)/853 | My own version of the @JamesBowman's Gameduino file repository |
| 16 | 12 | 0 | 3 years ago | [32-bit-MIPS-Processor](https://github.com/sevvalmehder/32-bit-MIPS-Processor)/854 | A 32-bit MIPS processor used Altera Quartus II with Verilog. |
| 16 | 13 | 1 | 3 years ago | [FPGA_rtime_HDR_video](https://github.com/sh-vlad/FPGA_rtime_HDR_video)/855 | We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.  |
| 18 | 10 | 0 | 1 year, 8 months ago | [USB3_MIPI_CSI2_RX_V2_Crosslink_NX](https://github.com/circuitvalley/USB3_MIPI_CSI2_RX_V2_Crosslink_NX)/856 | MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX with Hard MIPI PHY. Gbps UVC Video Stream Over USB 3.0 with Cypress FX3, Currently WIP |
| 17 | 5 | 0 | 11 months ago | [core_usb_bridge](https://github.com/ultraembedded/core_usb_bridge)/857 | USB -> AXI Debug Bridge |
| 15 | 6 | 1 | 2 years ago | [ZBC---The-Zero-Board-Computer](https://github.com/donnaware/ZBC---The-Zero-Board-Computer)/858 | Based heavily on zet.aluzina.org and Terasic DE0 |
| 16 | 4 | 0 | 7 years ago | [magukara](https://github.com/Murailab-arch/magukara)/859 | FPGA-based open-source network tester |
| 16 | 3 | 1 | 2 years ago | [TMR](https://github.com/ThalesGroup/TMR)/860 | Triple Modular Redundancy  |
| 16 | 5 | 1 | 5 months ago | [saxonsoc-ulx3s-bin](https://github.com/lawrie/saxonsoc-ulx3s-bin)/861 | The binaries for SaxonSoc Linux and other configurations |
| 17 | 2 | 0 | 2 years ago | [color3](https://github.com/tomverbeure/color3)/862 | Information about eeColor Color3 HDMI FPGA board |
| 16 | 4 | 0 | 3 years ago | [crap-o-scope](https://github.com/mattvenn/crap-o-scope)/863 | crap-o-scope scope implementation for icestick |
| 19 | 14 | 0 | 2 years ago | [Interface-Protocol-in-Verilog](https://github.com/halftop/Interface-Protocol-in-Verilog)/864 | Interface Protocol in Verilog |
| 16 | 14 | 0 | 5 years ago | [AXI_BFM](https://github.com/ptracton/AXI_BFM)/865 | AXI4 BFM in Verilog |
| 21 | 3 | 0 | 4 days ago | [riscv-formal](https://github.com/YosysHQ/riscv-formal)/866 | RISC-V Formal Verification Framework |
| 16 | 2 | 0 | 3 months ago | [litespih4x](https://github.com/jevinskie/litespih4x)/867 | SPI flash MITM and emulation (QSPI is a WIP) |
| 16 | 3 | 0 | a month ago | [tee-hardware](https://github.com/uec-hanken/tee-hardware)/868 | TEE hardware - based on the chipyard repository - hardware to accelerate TEE |
| 18 | 1 | 0 | 4 months ago | [ARMLEG](https://github.com/ronitrex/ARMLEG)/869 | Multi-cycle pipelined ARM-LEGv8 CPU with Forwarding and Hazard Detection. |
| 16 | 3 | 0 | 1 year, 2 months ago | [hello-verilog](https://github.com/milochen0418/hello-verilog)/870 | Hello Verilog by Mac + VSCode  |
| 16 | 2 | 0 | 2 years ago | [ice40_8bitworkshop](https://github.com/n24bass/ice40_8bitworkshop)/871 |  "Designing Video Game Hardware in Verilog" in  iCE40HX8K Breakout Board. |
| 16 | 10 | 0 | 1 year, 7 months ago | [sha3](https://github.com/secworks/sha3)/872 | FIPS 202 compliant SHA-3 core in Verilog |
| 19 | 12 | 1 | 6 years ago | [i2c-master](https://github.com/joelagnel/i2c-master)/873 | An i2c master controller implemented in Verilog |
| 16 | 5 | 0 | 10 years ago | [openmsp430](https://github.com/dlitz/openmsp430)/874 | openMSP430 CPU core (from OpenCores) |
| 16 | 7 | 0 | 2 years ago | [up5k_vga](https://github.com/emeb/up5k_vga)/875 | A complete 65C02 computer with VGA output on a Lattice Ultra Plus FPGA |
| 15 | 13 | 0 | 4 years ago | [riscvv](https://github.com/panweitao/riscvv)/876 | an open source uvm verification platform for e200 (riscv) |
| 16 | 1 | 0 | 1 year, 15 days ago | [arty-videocap](https://github.com/ikanoano/arty-videocap)/877 | Repeat and capture the video signal with Digilent Arty-A7 and a video extender board. |
| 15 | 1 | 0 | 11 years ago | [Oberwolfach-explorations](https://github.com/peterlefanulumsdaine/Oberwolfach-explorations)/878 | collaboration on work in progress |
| 15 | 12 | 0 | 6 years ago | [Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM](https://github.com/AmeerAbdelhadi/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM)/879 | Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM) |
| 15 | 11 | 0 | 3 years ago | [wb_sdram_ctrl](https://github.com/skristiansson/wb_sdram_ctrl)/880 | SDRAM controller with multiple wishbone slave ports |
| 15 | 15 | 0 | 4 months ago | [fpga-sdk-prj](https://github.com/syntacore/fpga-sdk-prj)/881 | FPGA-based SDK projects for SCRx cores |
| 15 | 22 | 2 | 4 years ago | [FPGA-Keccak-Miner](https://github.com/0x2fed/FPGA-Keccak-Miner)/882 | None |
| 16 | 1 | 0 | 2 years ago | [FPGAGameBoy](https://github.com/Chockichoc/FPGAGameBoy)/883 | an implementation of the GameBoy in Verilog |
| 15 | 6 | 0 | 1 year, 3 months ago | [caravel_amsat_txrx_ic](https://github.com/yrrapt/caravel_amsat_txrx_ic)/884 | None |
| 17 | 5 | 0 | 8 years ago | [80211scrambler](https://github.com/travisgoodspeed/80211scrambler)/885 | Tools for working with the 802.11B scrambler when writing Packet-in-Packet exploits. |
| 15 | 1 | 0 | 4 years ago | [UPduino-Mecrisp-Ice-15kB](https://github.com/igor-m/UPduino-Mecrisp-Ice-15kB)/886 | Mecrisp-Ice Forth running on 16bit j1a processor (iCE40UP5k based UPduino board) with full 15kB of bram and 48bit Floating Point Library. |
| 15 | 4 | 0 | 1 year, 2 months ago | [bitmips2019](https://github.com/Silverster98/bitmips2019)/887 | None |
| 14 | 5 | 0 | 11 months ago | [LittleChip](https://github.com/zianglei/LittleChip)/888 | Little RISC-V 3-stage Pipeline CPU |
| 15 | 4 | 1 | 6 years ago | [dyract](https://github.com/warclab/dyract)/889 | DyRACT Open Source Repository |
| 17 | 11 | 2 | 4 years ago | [HLS_Legup](https://github.com/wincle626/HLS_Legup)/890 | None |
| 17 | 3 | 1 | 9 months ago | [ecp5_jtag](https://github.com/tomverbeure/ecp5_jtag)/891 | Use ECP5 JTAG port to interact with user design |
| 15 | 3 | 0 | 6 months ago | [rotfpga](https://github.com/htfab/rotfpga)/892 | A reconfigurable logic circuit made of identical rotatable tiles. |
| 15 | 10 | 0 | 7 years ago | [uart](https://github.com/stffrdhrn/uart)/893 | Verilog uart receiver and transmitter modules for De0 Nano |
| 15 | 2 | 0 | 3 years ago | [fpga_1943](https://github.com/fredrequin/fpga_1943)/894 | Verilog re-implementation of the famous CAPCOM arcade game |
| 16 | 13 | 0 | 2 months ago | [Pmod-I2S2](https://github.com/Digilent/Pmod-I2S2)/895 | None |
| 15 | 2 | 1 | 2 years ago | [Conways-Game-of-Life-with-Vlang](https://github.com/fuyutarow/Conways-Game-of-Life-with-Vlang)/896 |  Conway's life game in V |
| 16 | 5 | 1 | 5 years ago | [fpga-wpa-psk-bruteforcer](https://github.com/davidgfnet/fpga-wpa-psk-bruteforcer)/897 | WPA-PSK cracking for FPGA devices |
| 15 | 9 | 4 | 1 year, 3 months ago | [Arcade-GnG_MiSTer](https://github.com/MiSTer-devel/Arcade-GnG_MiSTer)/898 | Arcade Ghosts'n Goblins for MiSTer |
| 15 | 2 | 0 | 3 years ago | [CNN-Based-FPGA](https://github.com/fanbinqi/CNN-Based-FPGA)/899 | CNN implementation based FPGA |
| 16 | 8 | 0 | 1 year, 2 months ago | [DVP_to_UDP](https://github.com/KoroB14/DVP_to_UDP)/900 | Uncompressed video uver UDP using 1000BASE-T Ethernet on Cyclone IV FPGA |
| 15 | 3 | 1 | 3 years ago | [Arty-A7-35-XADC](https://github.com/Digilent/Arty-A7-35-XADC)/901 | None |
| 16 | 16 | 0 | 2 months ago | [Atari7800_MiSTer](https://github.com/Kitrinx/Atari7800_MiSTer)/902 | Atari 7800 for MiSTer |
| 15 | 16 | 1 | 12 years ago | [dvb_s2_ldpc_decoder](https://github.com/freecores/dvb_s2_ldpc_decoder)/903 | DVB-S2 LDPC Decoder |
| 15 | 1 | 0 | 4 months ago | [verilog](https://github.com/HarmonInstruments/verilog)/904 | None |
| 15 | 4 | 0 | 1 year, 11 days ago | [icozip](https://github.com/ZipCPU/icozip)/905 | A ZipCPU demonstration port for the icoboard |
| 16 | 2 | 0 | 2 years ago | [Nu6510](https://github.com/go4retro/Nu6510)/906 | 65(C)02 to 6510/8500 converter |
| 15 | 4 | 1 | 1 year, 10 months ago | [core_usb_uart](https://github.com/ultraembedded/core_usb_uart)/907 | USB serial device (CDC-ACM) |
| 15 | 2 | 0 | 10 years ago | [bfcpu2](https://github.com/whitequark/bfcpu2)/908 | A pipelined brainfuck softcore in Verilog |
| 16 | 10 | 0 | 11 months ago | [eFPGA---RTL-to-GDS-with-SKY130](https://github.com/FPGA-Research-Manchester/eFPGA---RTL-to-GDS-with-SKY130)/909 | This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk |
| 18 | 14 | 0 | 2 years ago | [Zynq-7000-DPU-TRD](https://github.com/sumilao/Zynq-7000-DPU-TRD)/910 | Zynq-7000 DPU TRD |
| 15 | 0 | 0 | a day ago | [NuBusFPGA](https://github.com/rdolbeau/NuBusFPGA)/911 | Stuff to put a FPGA in a NuBus Macintosh |
| 15 | 6 | 0 | 5 years ago | [gng](https://github.com/liuguangxi/gng)/912 | Gaussian noise generator Verilog IP core |
| 15 | 4 | 2 | 2 years ago | [SNKVerilog](https://github.com/neogeodev/SNKVerilog)/913 | Verilog definitions of custom SNK chips, for repairs and preservation. |
| 15 | 1 | 0 | 4 years ago | [iCEstick-hacks](https://github.com/r4d10n/iCEstick-hacks)/914 | iCEstick iCE40-HX1K FPGA hacks ~ iCEfm FM Transmitter |
| 16 | 3 | 1 | 1 year, 3 months ago | [UltiMem64](https://github.com/go4retro/UltiMem64)/915 | Commodore 64 Internal RAM Expansion with integrated MMU |
| 19 | 14 | 7 | 2 months ago | [rp_lock-in_pid](https://github.com/marceluda/rp_lock-in_pid)/916 | Lock-in and PID application for RedPitaya enviroment |
| 16 | 4 | 0 | 10 years ago | [oc-i2c](https://github.com/trondd/oc-i2c)/917 | I2C controller core from Opencores.org |
| 15 | 3 | 1 | 7 years ago | [descrypt-ztex-bruteforcer](https://github.com/Gifts/descrypt-ztex-bruteforcer)/918 | descrypt-ztex-bruteforcer |
| 15 | 0 | 0 | 4 years ago | [RISCV-CPU](https://github.com/kzoacn/RISCV-CPU)/919 | SJTU Computer Architecture(1) Hw |
| 15 | 4 | 0 | 3 years ago | [RSAonVerilog](https://github.com/HeerAmbavi/RSAonVerilog)/920 | Implementation of RSA algorithm on FPGA using Verilog |
| 15 | 5 | 0 | 2 years ago | [yoloRISC](https://github.com/gsomlo/yoloRISC)/921 | A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga |
| 15 | 9 | 2 | 11 months ago | [alice5](https://github.com/bradgrantham/alice5)/922 | SPIR-V fragment shader GPU core based on RISC-V |
| 16 | 5 | 2 | 3 years ago | [TDC](https://github.com/RuiMachado39/TDC)/923 | Verilog implementation of a tapped delay line TDC |
| 15 | 5 | 1 | 8 days ago | [jtdd](https://github.com/jotego/jtdd)/924 | Double Dragon FPGA core |
| 15 | 10 | 0 | 7 years ago | [NetFPGA-10G-UPB-OpenFlow](https://github.com/pc2/NetFPGA-10G-UPB-OpenFlow)/925 | An OpenFlow implementation for the NetFPGA-10G card |
| 17 | 10 | 0 | 3 years ago | [RISC-Processor](https://github.com/jbush001/RISC-Processor)/926 | 32-bit RISC processor |
| 17 | 6 | 1 | 2 years ago | [net2axis](https://github.com/lucasbrasilino/net2axis)/927 | Verilog network module. Models network traffic from pcap to AXI-Stream |
| 15 | 6 | 2 | 6 years ago | [Pano-Logic-Zero-Client-G2-FPGA-Demo](https://github.com/cyrozap/Pano-Logic-Zero-Client-G2-FPGA-Demo)/928 | Constraints file and Verilog demo code for the Pano Logic Zero Client G2 |
| 14 | 4 | 0 | 5 years ago | [fpga-synth](https://github.com/UA3MQJ/fpga-synth)/929 | FPGA based modular synth. |
| 15 | 10 | 0 | 4 years ago | [FPGA-Mnist](https://github.com/Johnny-Zou/FPGA-Mnist)/930 | Hand written number classification done in hardware (De1-SoC board) using neural networks |
| 15 | 23 | 0 | 11 months ago | [CE202-LC-Lab-Manual](https://github.com/aut-ce/CE202-LC-Lab-Manual)/931 | Manual and Template Sources of Logic Circuit Laboratory  (Verilog Templates) |
| 15 | 5 | 0 | a month ago | [blake2s](https://github.com/secworks/blake2s)/932 | Verilog implementation of the 32-bit version of the Blake2 hash function |
| 15 | 6 | 0 | 6 years ago | [fpga-spartan6](https://github.com/ucb-bar/fpga-spartan6)/933 | Support for zScale on Spartan6 FPGAs |
| 15 | 9 | 0 | 3 years ago | [fpga-tutorial](https://github.com/pwmarcz/fpga-tutorial)/934 | FPGA tutorial |
| 15 | 4 | 0 | 1 year, 2 months ago | [riscv-core](https://github.com/ombhilare999/riscv-core)/935 | A customized RISCV core made using verilog |
| 16 | 4 | 0 | 2 months ago | [HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine](https://github.com/jerry-D/HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine)/936 | HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx Kintex Ultra Plus brand FPGAs and embedded RISC-V as trainer. |
| 15 | 3 | 1 | 9 years ago | [uart_dpi](https://github.com/rdiez/uart_dpi)/937 | DPI module for UART-based console interaction with Verilator simulations |
| 17 | 3 | 0 | 3 years ago | [flapga-mario](https://github.com/howardlau1999/flapga-mario)/938 | FlaPGA Mario - A flappy-bird like video game implemented in Verilog for Basys3 |
| 14 | 2 | 1 | 2 years ago | [galaksija](https://github.com/emard/galaksija)/939 | Galaksija computer for FPGA |
| 14 | 6 | 1 | 1 year, 16 days ago | [Computer-Architecture](https://github.com/princeofpython/Computer-Architecture)/940 | Detailed and step by step implementation of RISC-V CPU from scratch using Verilog. This work is part of my academic course EE2003, Introduction to Computer Organisation in IIT Madras. |
| 19 | 4 | 1 | 2 years ago | [UART](https://github.com/twomonkeyclub/UART)/941 | ARM‰∏≠ÈÄöËøáAPBÊÄªÁ∫øËøûÊé•ÁöÑUARTÊ®°Âùó |
| 16 | 7 | 0 | 3 years ago | [FPGA_SYNC_ASYNC_FIFO](https://github.com/DeamonYang/FPGA_SYNC_ASYNC_FIFO)/942 | FPGA ÂêåÊ≠•FIFO‰∏éÂºÇÊ≠•FIFO |
| 14 | 2 | 3 | 4 years ago | [protohdl](https://github.com/azonenberg/protohdl)/943 | Streaming FPGA/ASIC code generator for Google Protocol Buffers. |
| 14 | 11 | 0 | 7 months ago | [ysyxSoC](https://github.com/OSCPU/ysyxSoC)/944 | None |
| 14 | 7 | 0 | 2 years ago | [3x3_matrix_Systolic_Array_multiplier](https://github.com/zhangzek/3x3_matrix_Systolic_Array_multiplier)/945 | 3√ó3ËÑâÂä®ÈòµÂàó‰πòÊ≥ïÂô® |
| 14 | 14 | 4 | a month ago | [DE1-SoC-Sound](https://github.com/bsteinsbo/DE1-SoC-Sound)/946 | None |
| 14 | 5 | 0 | 5 years ago | [ASIC-FPGA-tetris](https://github.com/tinylic/ASIC-FPGA-tetris)/947 | a FPGA implementation for tetris game. |
| 14 | 3 | 2 | 5 years ago | [hardcaml-riscv](https://github.com/ujamjar/hardcaml-riscv)/948 | RISC-V instruction set CPUs in HardCaml |
| 14 | 8 | 0 | 6 years ago | [verilog-tetris](https://github.com/rfotino/verilog-tetris)/949 | A Verilog implementation of the popular video game Tetris. |
| 14 | 3 | 0 | 3 years ago | [Ada-PicoRV32-example](https://github.com/Fabien-Chouteau/Ada-PicoRV32-example)/950 | Example of Ada code running on the PicoRV32 RISC-V CPU for FPGA |
| 14 | 14 | 1 | 3 years ago | [OpenHPSDR-Firmware](https://github.com/TAPR/OpenHPSDR-Firmware)/951 | This is the verilog code for the various FPGA in the OpenHPSDR Radios |
| 14 | 3 | 0 | 3 years ago | [xulalx25soc](https://github.com/ZipCPU/xulalx25soc)/952 | A System on a Chip Implementation for the XuLA2-LX25 board |
| 18 | 6 | 0 | 1 year, 6 months ago | [nand2tetris-iverilog](https://github.com/wuhanstudio/nand2tetris-iverilog)/953 | A 16-bit Hack CPU from scratch on FPGA. |
| 15 | 62 | 7 | 18 days ago | [caravel_user_project_analog](https://github.com/efabless/caravel_user_project_analog)/954 | None |
| 14 | 10 | 1 | 10 years ago | [mips_16](https://github.com/freecores/mips_16)/955 | Educational 16-bit MIPS Processor |
| 16 | 16 | 0 | 3 months ago | [ece5745-tut5-asic-tools](https://github.com/cornell-ece5745/ece5745-tut5-asic-tools)/956 | ECE 5745 Tutorial 5: Synopsys/Cadence ASIC Tools |
| 14 | 5 | 7 | 4 years ago | [liquid-router](https://github.com/subutai-attic/liquid-router)/957 | The Subutai‚Ñ¢ Router open hardware project sources. |
| 15 | 13 | 1 | 3 years ago | [digital-design-lab-manual](https://github.com/MIPSfpga/digital-design-lab-manual)/958 | Digital Design Labs |
| 15 | 3 | 0 | 4 years ago | [bextdep](https://github.com/cliffordwolf/bextdep)/959 | Reference Hardware Implementations of Bit Extract/Deposit Instructions |
| 15 | 3 | 0 | 4 years ago | [FPGAMAG18](https://github.com/aquaxis/FPGAMAG18)/960 | FPGA Magazine No.18 - RISC-V |
| 14 | 1 | 3 | 4 years ago | [oram](https://github.com/ascend-secure-processor/oram)/961 | Hardware implementation of ORAM |
| 14 | 12 | 1 | 6 years ago | [BD3_FPGA](https://github.com/whc2uestc/BD3_FPGA)/962 | Êñ∞‰∏Ä‰ª£ÂåóÊñóÂç´ÊòüÂØºËà™ÁõëÊµãÊé•Êî∂Êú∫ÁöÑFPGAÂÆûÁé∞ |
| 14 | 2 | 1 | 12 years ago | [soc-lm32](https://github.com/jbornschein/soc-lm32)/963 | Open source/hardware SoC plattform based on the lattice mico 32 softcore |
| 16 | 7 | 1 | 5 years ago | [dvi_lvds](https://github.com/julbouln/dvi_lvds)/964 | DVI to LVDS Verilog converter |
| 15 | 6 | 0 | 2 years ago | [aq_mipi_csi2rx_ultrascaleplus](https://github.com/aquaxis/aq_mipi_csi2rx_ultrascaleplus)/965 | None |
| 14 | 3 | 0 | 1 year, 1 month ago | [sub-25-ns-nasdaq-itch-fpga-parser](https://github.com/mbattyani/sub-25-ns-nasdaq-itch-fpga-parser)/966 | None |
| 14 | 5 | 7 | 1 year, 7 months ago | [scarv-cpu](https://github.com/scarv/scarv-cpu)/967 | SCARV: a side-channel hardened RISC-V platform |
| 14 | 7 | 0 | 2 months ago | [64-bit-Universal-Floating-Point-ISA-Compute-Engine](https://github.com/jerry-D/64-bit-Universal-Floating-Point-ISA-Compute-Engine)/968 | RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine |
| 14 | 14 | 4 | 5 years ago | [test_jpeg](https://github.com/cfelton/test_jpeg)/969 | This is a myhdl test environment for the open-cores jpeg_encoder. |
| 14 | 226 | 0 | 5 years ago | [ece4750-tut4-verilog](https://github.com/cornell-ece4750/ece4750-tut4-verilog)/970 | ECE 4750 Tutorial 4: Verilog Hardware Description Language |
| 14 | 6 | 2 | 5 years ago | [idea](https://github.com/warclab/idea)/971 | iDEA FPGA Soft Processor |
| 15 | 3 | 1 | 2 years ago | [tv80](https://github.com/hutch31/tv80)/972 | TV80 Z80-compatible microprocessor |
| 13 | 4 | 0 | 6 years ago | [ECG-feature-extraction-using-DWT](https://github.com/dwaipayanBiswas/ECG-feature-extraction-using-DWT)/973 | Haar wavelet based Discrete wavelet transform for ECG feature extraction in Verilog |
| 15 | 7 | 0 | 2 years ago | [verilog](https://github.com/dslu7733/verilog)/974 | None |
| 14 | 1 | 0 | a month ago | [v.vga.font8x16](https://github.com/MParygin/v.vga.font8x16)/975 | Verilog VGA font generator 8 by 16 pixels |
| 14 | 2 | 0 | 4 years ago | [NeuralHDL](https://github.com/andywag/NeuralHDL)/976 | None |
| 14 | 2 | 0 | 3 days ago | [Arcade-TMNT_MiSTer](https://github.com/furrtek/Arcade-TMNT_MiSTer)/977 | None |
| 14 | 5 | 0 | 2 years ago | [cdsAsync](https://github.com/ucdrstdenis/cdsAsync)/978 | cdsAsync: An Asynchronous VLSI Toolset & Schematic Library  |
| 14 | 8 | 0 | 2 months ago | [M65C02A](https://github.com/MorrisMA/M65C02A)/979 | Enhanced 6502/65C02 Microprogrammed FPGA Processor Core (Verilog-2001) |
| 14 | 7 | 0 | 3 years ago | [vp_awsfpga](https://github.com/nvdla/vp_awsfpga)/980 | Virtual Platform for AWS FPGA support |
| 14 | 4 | 0 | 7 years ago | [radio-86rk-wxeda](https://github.com/andykarpov/radio-86rk-wxeda)/981 | Port of the original radio-86rk_SDRAM Altera DE1 code to the WXEDA board |
| 14 | 9 | 0 | 5 years ago | [HDC-Language-Recognition](https://github.com/abbas-rahimi/HDC-Language-Recognition)/982 | Hyperdimensional computing for language recognition: Matlab and RTL implementations  |
| 14 | 4 | 2 | 3 years ago | [PDP1_MiSTer](https://github.com/MiSTer-devel/PDP1_MiSTer)/983 | PDP-1 for MiSTer |
| 14 | 1 | 0 | 2 years ago | [RISCV-CPU](https://github.com/wu-qing-157/RISCV-CPU)/984 | A Homework for Computer Architecture at SJTU |
| 15 | 9 | 8 | a month ago | [Amstrad_MiSTer](https://github.com/MiSTer-devel/Amstrad_MiSTer)/985 | Amstrad CPC 6128 for MiSTer |
| 14 | 10 | 2 | 4 years ago | [Verilog-Snippets](https://github.com/deepvyas/Verilog-Snippets)/986 | Verilog Snippets for partial fulfilment of CS-F342 Computer Architecture,BITS Pilani |
| 15 | 5 | 0 | 9 months ago | [OPDB](https://github.com/PrincetonUniversity/OPDB)/987 | OpenPiton Design Benchmark |
| 15 | 8 | 0 | 5 years ago | [ice40-stm32-sdram](https://github.com/knielsen/ice40-stm32-sdram)/988 | Test code to talk from STM32 MCU over FSMC to SDRAM on ICE40 FPGA |
| 14 | 3 | 6 | 2 years ago | [loam](https://github.com/phanrahan/loam)/989 | Loam system models |
| 14 | 6 | 0 | 1 year, 1 month ago | [RiftCore](https://github.com/whutddk/RiftCore)/990 | RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System |
| 18 | 6 | 1 | 1 year, 9 months ago | [E203plus](https://github.com/xiaoerlang0359/E203plus)/991 | upgrade to e203 (a risc-v core) |
| 15 | 5 | 0 | 6 years ago | [Matrix-Multiplication](https://github.com/vrishbhan/Matrix-Multiplication)/992 | Design for 4 x 4 Matrix Multiplication using Verilog |
| 16 | 3 | 2 | 2 years ago | [upduino](https://github.com/tomverbeure/upduino)/993 | None |
| 15 | 0 | 1 | 9 months ago | [plaid-bib-cpld](https://github.com/schlae/plaid-bib-cpld)/994 | A replica of the Ad Lib MCA sound card, now with a CPLD instead of the bus interface chip |
| 14 | 9 | 1 | 7 years ago | [ha1588](https://github.com/freecores/ha1588)/995 | Hardware Assisted IEEE 1588 IP Core |
| 16 | 2 | 1 | 9 years ago | [DSP48E1-FP](https://github.com/fbrosser/DSP48E1-FP)/996 | Project aimed at implementing floating point operators using the DSP48E1 slice. |
| 14 | 2 | 1 | 7 years ago | [ethpipe](https://github.com/sora/ethpipe)/997 | EtherPIPE: an Ethernet character device for packet processing |
| 14 | 5 | 7 | 4 years ago | [ahb_lite_sdram](https://github.com/zhelnio/ahb_lite_sdram)/998 | SDRAM controller for MIPSfpga+ system |
| 14 | 7 | 1 | 2 years ago | [minispartan6-audio](https://github.com/ultraembedded/minispartan6-audio)/999 | miniSpartan6+ (Spartan6) FPGA based MP3 Player |
| 15 | 2 | 28 | 4 months ago | [rapcores](https://github.com/RAPcores/rapcores)/1000 | Robotic Application Processor |