****************************************
Report : qor
Design : ORCA_TOP
Version: P-2019.03-SP1-VAL
Date   : Tue Jun 16 02:04:40 2020
****************************************
Information: The stitching and editing of coupling caps is turned ON for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design ORCA_TOP has 47773 nets, 0 global routed, 227 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'ORCA_TOP'. (NEX-022)
Information: Crosstalk analysis has been disabled. (TIM-114)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.090412 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785715 ohm/um, via_r = 0.500000 ohm/cut, c = 0.108894 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 47770, routed nets = 227, across physical hierarchy nets = 0, parasitics cached nets = 47770, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 704. (TIM-112)
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)


Scenario           'func_worst'
Timing Path Group  'PCI_CLK'
----------------------------------------
Levels of Logic:                     24
Critical Path Length:              7.03
Critical Path Slack:               0.02
Critical Path Clk Period:          7.50
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'func_worst'
Timing Path Group  'v_PCI_CLK'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:              1.76
Critical Path Slack:               2.51
Critical Path Clk Period:          7.50
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'func_worst'
Timing Path Group  'SYS_2x_CLK'
----------------------------------------
Levels of Logic:                      9
Critical Path Length:              2.12
Critical Path Slack:              -0.10
Critical Path Clk Period:          2.40
Total Negative Slack:             -0.87
No. of Violating Paths:              19
----------------------------------------

Scenario           'func_worst'
Timing Path Group  'SYS_CLK'
----------------------------------------
Levels of Logic:                     37
Critical Path Length:              4.51
Critical Path Slack:              -0.21
Critical Path Clk Period:          4.80
Total Negative Slack:             -6.74
No. of Violating Paths:              93
----------------------------------------

Scenario           'func_worst'
Timing Path Group  'SDRAM_CLK'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:              0.53
Critical Path Slack:               0.01
Critical Path Clk Period:          4.10
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'test_worst'
Timing Path Group  'PCI_CLK'
----------------------------------------
Levels of Logic:                     24
Critical Path Length:              7.03
Critical Path Slack:              -0.02
Critical Path Clk Period:          7.50
Total Negative Slack:             -0.03
No. of Violating Paths:               4
----------------------------------------

Scenario           'test_worst'
Timing Path Group  'v_PCI_CLK'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:              1.76
Critical Path Slack:               2.47
Critical Path Clk Period:          7.50
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'test_worst'
Timing Path Group  'SYS_2x_CLK'
----------------------------------------
Levels of Logic:                      9
Critical Path Length:              2.12
Critical Path Slack:              -0.14
Critical Path Clk Period:          2.40
Total Negative Slack:             -1.72
No. of Violating Paths:              24
----------------------------------------

Scenario           'test_worst'
Timing Path Group  'SYS_CLK'
----------------------------------------
Levels of Logic:                     37
Critical Path Length:              4.51
Critical Path Slack:              -0.25
Critical Path Clk Period:          4.80
Total Negative Slack:            -11.35
No. of Violating Paths:             139
----------------------------------------

Scenario           'test_worst'
Timing Path Group  'SDRAM_CLK'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:              0.53
Critical Path Slack:              -0.03
Critical Path Clk Period:          4.10
Total Negative Slack:             -0.07
No. of Violating Paths:               6
----------------------------------------

Scenario           'test_worst'
Timing Path Group  'SD_DDR_CLK'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:              1.58
Critical Path Slack:              -0.97
Critical Path Clk Period:          4.10
Total Negative Slack:             -5.07
No. of Violating Paths:               6
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:             31
Hierarchical Port Count:           2176
Leaf Cell Count:                  45193
Buf/Inv Cell Count:                7365
Buf Cell Count:                    2970
Inv Cell Count:                    4395
CT Buf/Inv Cell Count:                0
Combinational Cell Count:         40044
Sequential Cell Count:             5149
Macro Count:                         40
----------------------------------------


Area
----------------------------------------
Combinational Area:           103270.14
Noncombinational Area:         45902.98
Buf/Inv Area:                  15897.72
Total Buffer Area:              9503.46
Total Inverter Area:            6394.26
Macro/Black Box Area:         231744.78
Net Area:                             0
Net XLength:                       0.00
Net YLength:                       0.00
----------------------------------------
Cell Area (netlist):                         380917.91
Cell Area (netlist and physical only):       386784.82
Net Length:                        0.00


Design Rules
----------------------------------------
Total Number of Nets:             48205
Nets with Violations:               169
Max Trans Violations:                17
Max Cap Violations:                 167
----------------------------------------

1
