HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:hc161
Implementation;Synthesis|| MT530 ||@W:Found inferred clock hc161|CP which controls 5 sequential elements including qaux[3:0]. This clock has no specified timing constraint which may adversely impact design performance. ||hc161.srr(105);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc161\synthesis\hc161.srr'/linenumber/105||hc161.v(31);liberoaction://cross_probe/hdl/file/'c:\eda\cpu74hc161\hdl\hc161.v'/linenumber/31
Implementation;Synthesis|| MT420 ||@W:Found inferred clock hc161|CP with period 10.00ns. Please declare a user-defined clock on object "p:CP"||hc161.srr(233);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc161\synthesis\hc161.srr'/linenumber/233||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||hc161.srr(249);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc161\synthesis\hc161.srr'/linenumber/249||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||hc161.srr(251);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc161\synthesis\hc161.srr'/linenumber/251||null;null
