Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed May  8 12:02:17 2024
| Host         : st19 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file demux_1x8_timing_summary_routed.rpt -pb demux_1x8_timing_summary_routed.pb -rpx demux_1x8_timing_summary_routed.rpx -warn_on_violation
| Design       : demux_1x8
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s[1]
                            (input port)
  Destination:            o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.036ns  (logic 5.367ns (44.596%)  route 6.668ns (55.404%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 r  s[1] (IN)
                         net (fo=0)                   0.000     0.000    s[1]
    R19                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  s_IBUF[1]_inst/O
                         net (fo=8, routed)           4.195     5.668    s_IBUF[1]
    SLICE_X0Y167         LUT4 (Prop_lut4_I0_O)        0.154     5.822 r  o_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.473     8.295    o_OBUF[5]
    F14                  OBUF (Prop_obuf_I_O)         3.740    12.036 r  o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.036    o[5]
    F14                                                               r  o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s[0]
                            (input port)
  Destination:            o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.903ns  (logic 5.396ns (45.333%)  route 6.507ns (54.667%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  s[0] (IN)
                         net (fo=0)                   0.000     0.000    s[0]
    T16                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  s_IBUF[0]_inst/O
                         net (fo=8, routed)           4.355     5.814    s_IBUF[0]
    SLICE_X0Y167         LUT4 (Prop_lut4_I2_O)        0.150     5.964 r  o_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.152     8.117    o_OBUF[7]
    C13                  OBUF (Prop_obuf_I_O)         3.786    11.903 r  o_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.903    o[7]
    C13                                                               r  o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s[0]
                            (input port)
  Destination:            o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.762ns  (logic 5.162ns (43.888%)  route 6.600ns (56.112%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  s[0] (IN)
                         net (fo=0)                   0.000     0.000    s[0]
    T16                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  s_IBUF[0]_inst/O
                         net (fo=8, routed)           4.355     5.814    s_IBUF[0]
    SLICE_X0Y167         LUT4 (Prop_lut4_I0_O)        0.124     5.938 r  o_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.245     8.184    o_OBUF[6]
    A13                  OBUF (Prop_obuf_I_O)         3.578    11.762 r  o_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.762    o[6]
    A13                                                               r  o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s[0]
                            (input port)
  Destination:            o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.627ns  (logic 5.389ns (46.345%)  route 6.239ns (53.655%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  s[0] (IN)
                         net (fo=0)                   0.000     0.000    s[0]
    T16                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  s_IBUF[0]_inst/O
                         net (fo=8, routed)           4.371     5.831    s_IBUF[0]
    SLICE_X0Y167         LUT4 (Prop_lut4_I2_O)        0.152     5.983 r  o_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.868     7.850    o_OBUF[0]
    B16                  OBUF (Prop_obuf_I_O)         3.777    11.627 r  o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.627    o[0]
    B16                                                               r  o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s[1]
                            (input port)
  Destination:            o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.580ns  (logic 5.108ns (44.105%)  route 6.473ns (55.895%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 r  s[1] (IN)
                         net (fo=0)                   0.000     0.000    s[1]
    R19                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  s_IBUF[1]_inst/O
                         net (fo=8, routed)           4.195     5.668    s_IBUF[1]
    SLICE_X0Y167         LUT4 (Prop_lut4_I2_O)        0.124     5.792 r  o_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.278     8.070    o_OBUF[4]
    G15                  OBUF (Prop_obuf_I_O)         3.510    11.580 r  o_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.580    o[4]
    G15                                                               r  o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s[0]
                            (input port)
  Destination:            o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.396ns  (logic 5.362ns (47.047%)  route 6.035ns (52.953%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  s[0] (IN)
                         net (fo=0)                   0.000     0.000    s[0]
    T16                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  s_IBUF[0]_inst/O
                         net (fo=8, routed)           4.364     5.823    s_IBUF[0]
    SLICE_X0Y167         LUT4 (Prop_lut4_I2_O)        0.152     5.975 r  o_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.671     7.646    o_OBUF[3]
    E15                  OBUF (Prop_obuf_I_O)         3.750    11.396 r  o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.396    o[3]
    E15                                                               r  o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s[0]
                            (input port)
  Destination:            o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.245ns  (logic 5.158ns (45.871%)  route 6.087ns (54.129%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  s[0] (IN)
                         net (fo=0)                   0.000     0.000    s[0]
    T16                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  s_IBUF[0]_inst/O
                         net (fo=8, routed)           4.364     5.823    s_IBUF[0]
    SLICE_X0Y167         LUT4 (Prop_lut4_I1_O)        0.124     5.947 r  o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.723     7.671    o_OBUF[2]
    B15                  OBUF (Prop_obuf_I_O)         3.574    11.245 r  o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.245    o[2]
    B15                                                               r  o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s[0]
                            (input port)
  Destination:            o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.236ns  (logic 5.154ns (45.867%)  route 6.082ns (54.133%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  s[0] (IN)
                         net (fo=0)                   0.000     0.000    s[0]
    T16                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  s_IBUF[0]_inst/O
                         net (fo=8, routed)           4.371     5.831    s_IBUF[0]
    SLICE_X0Y167         LUT4 (Prop_lut4_I3_O)        0.124     5.955 r  o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.712     7.666    o_OBUF[1]
    D16                  OBUF (Prop_obuf_I_O)         3.570    11.236 r  o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.236    o[1]
    D16                                                               r  o[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i
                            (input port)
  Destination:            o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.723ns  (logic 1.555ns (57.104%)  route 1.168ns (42.895%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  i (IN)
                         net (fo=0)                   0.000     0.000    i
    G16                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  i_IBUF_inst/O
                         net (fo=8, routed)           0.818     1.052    i_IBUF
    SLICE_X0Y167         LUT4 (Prop_lut4_I2_O)        0.045     1.097 r  o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.350     1.448    o_OBUF[2]
    B15                  OBUF (Prop_obuf_I_O)         1.275     2.723 r  o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.723    o[2]
    B15                                                               r  o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i
                            (input port)
  Destination:            o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.735ns  (logic 1.550ns (56.674%)  route 1.185ns (43.326%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  i (IN)
                         net (fo=0)                   0.000     0.000    i
    G16                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  i_IBUF_inst/O
                         net (fo=8, routed)           0.828     1.063    i_IBUF
    SLICE_X0Y167         LUT4 (Prop_lut4_I1_O)        0.045     1.108 r  o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.357     1.465    o_OBUF[1]
    D16                  OBUF (Prop_obuf_I_O)         1.270     2.735 r  o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.735    o[1]
    D16                                                               r  o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i
                            (input port)
  Destination:            o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.742ns  (logic 1.587ns (57.893%)  route 1.155ns (42.107%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  i (IN)
                         net (fo=0)                   0.000     0.000    i
    G16                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  i_IBUF_inst/O
                         net (fo=8, routed)           0.818     1.052    i_IBUF
    SLICE_X0Y167         LUT4 (Prop_lut4_I0_O)        0.043     1.095 r  o_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.337     1.432    o_OBUF[3]
    E15                  OBUF (Prop_obuf_I_O)         1.310     2.742 r  o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.742    o[3]
    E15                                                               r  o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i
                            (input port)
  Destination:            o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.855ns  (logic 1.614ns (56.531%)  route 1.241ns (43.469%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  i (IN)
                         net (fo=0)                   0.000     0.000    i
    G16                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  i_IBUF_inst/O
                         net (fo=8, routed)           0.828     1.063    i_IBUF
    SLICE_X0Y167         LUT4 (Prop_lut4_I0_O)        0.042     1.105 r  o_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.413     1.518    o_OBUF[0]
    B16                  OBUF (Prop_obuf_I_O)         1.337     2.855 r  o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.855    o[0]
    B16                                                               r  o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i
                            (input port)
  Destination:            o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.968ns  (logic 1.491ns (50.245%)  route 1.477ns (49.755%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  i (IN)
                         net (fo=0)                   0.000     0.000    i
    G16                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  i_IBUF_inst/O
                         net (fo=8, routed)           0.885     1.120    i_IBUF
    SLICE_X0Y167         LUT4 (Prop_lut4_I0_O)        0.045     1.165 r  o_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.592     1.757    o_OBUF[4]
    G15                  OBUF (Prop_obuf_I_O)         1.212     2.968 r  o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.968    o[4]
    G15                                                               r  o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i
                            (input port)
  Destination:            o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.017ns  (logic 1.559ns (51.667%)  route 1.458ns (48.333%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  i (IN)
                         net (fo=0)                   0.000     0.000    i
    G16                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  i_IBUF_inst/O
                         net (fo=8, routed)           0.883     1.117    i_IBUF
    SLICE_X0Y167         LUT4 (Prop_lut4_I1_O)        0.045     1.162 r  o_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.575     1.738    o_OBUF[6]
    A13                  OBUF (Prop_obuf_I_O)         1.279     3.017 r  o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.017    o[6]
    A13                                                               r  o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i
                            (input port)
  Destination:            o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.074ns  (logic 1.625ns (52.855%)  route 1.449ns (47.145%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  i (IN)
                         net (fo=0)                   0.000     0.000    i
    G16                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  i_IBUF_inst/O
                         net (fo=8, routed)           0.883     1.117    i_IBUF
    SLICE_X0Y167         LUT4 (Prop_lut4_I0_O)        0.044     1.161 r  o_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.566     1.728    o_OBUF[7]
    C13                  OBUF (Prop_obuf_I_O)         1.346     3.074 r  o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.074    o[7]
    C13                                                               r  o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i
                            (input port)
  Destination:            o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.161ns  (logic 1.582ns (50.044%)  route 1.579ns (49.956%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  i (IN)
                         net (fo=0)                   0.000     0.000    i
    G16                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  i_IBUF_inst/O
                         net (fo=8, routed)           0.885     1.120    i_IBUF
    SLICE_X0Y167         LUT4 (Prop_lut4_I1_O)        0.044     1.164 r  o_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.694     1.858    o_OBUF[5]
    F14                  OBUF (Prop_obuf_I_O)         1.303     3.161 r  o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.161    o[5]
    F14                                                               r  o[5] (OUT)
  -------------------------------------------------------------------    -------------------





