

================================================================
== Vitis HLS Report for 'system_top'
================================================================
* Date:           Sat Jun 22 23:35:52 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        ParticleCoverHLS
* Solution:       solution_opt1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.674 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                        |                                             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                        Instance                        |                    Module                   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_p_shadowquilt_main_loop_make_verticle_strip_fu_362  |p_shadowquilt_main_loop_make_verticle_strip  |        ?|        ?|         ?|         ?|    ?|    ?|     none|
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        6|    19|     4605|    25768|    -|
|Memory               |        0|     -|    15360|      400|    -|
|Multiplexer          |        -|     -|        -|       47|    -|
|Register             |        -|     -|       38|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        6|    19|    20003|    26215|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|    ~0|        2|        6|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|        2|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------+---------------------------------------------+---------+----+------+-------+-----+
    |                        Instance                        |                    Module                   | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +--------------------------------------------------------+---------------------------------------------+---------+----+------+-------+-----+
    |grp_p_shadowquilt_main_loop_make_verticle_strip_fu_362  |p_shadowquilt_main_loop_make_verticle_strip  |        6|  19|  4605|  25768|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+----+------+-------+-----+
    |Total                                                   |                                             |        6|  19|  4605|  25768|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------------+------------------+---------+-----+----+-----+------+-----+------+-------------+
    |        Memory       |      Module      | BRAM_18K|  FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+------------------+---------+-----+----+-----+------+-----+------+-------------+
    |patch_buffer_0_0_U   |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_0_1_U   |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_0_2_U   |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_0_3_U   |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_0_4_U   |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_0_5_U   |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_0_6_U   |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_0_7_U   |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_0_8_U   |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_0_9_U   |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_0_10_U  |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_0_11_U  |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_0_12_U  |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_0_13_U  |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_0_14_U  |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_0_15_U  |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_1_0_U   |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_1_1_U   |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_1_2_U   |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_1_3_U   |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_1_4_U   |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_1_5_U   |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_1_6_U   |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_1_7_U   |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_1_8_U   |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_1_9_U   |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_1_10_U  |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_1_11_U  |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_1_12_U  |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_1_13_U  |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_1_14_U  |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_1_15_U  |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_2_0_U   |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_2_1_U   |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_2_2_U   |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_2_3_U   |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_2_4_U   |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_2_5_U   |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_2_6_U   |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_2_7_U   |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_2_8_U   |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_2_9_U   |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_2_10_U  |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_2_11_U  |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_2_12_U  |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_2_13_U  |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_2_14_U  |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_2_15_U  |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_3_0_U   |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_3_1_U   |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_3_2_U   |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_3_3_U   |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_3_4_U   |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_3_5_U   |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_3_6_U   |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_3_7_U   |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_3_8_U   |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_3_9_U   |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_3_10_U  |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_3_11_U  |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_3_12_U  |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_3_13_U  |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_3_14_U  |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_3_15_U  |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_4_0_U   |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_4_1_U   |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_4_2_U   |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_4_3_U   |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_4_4_U   |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_4_5_U   |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_4_6_U   |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_4_7_U   |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_4_8_U   |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_4_9_U   |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_4_10_U  |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_4_11_U  |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_4_12_U  |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_4_13_U  |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_4_14_U  |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    |patch_buffer_4_15_U  |patch_buffer_0_0  |        0|  192|   5|    0|     3|   96|     1|          288|
    +---------------------+------------------+---------+-----+----+-----+------+-----+------+-------------+
    |Total                |                  |        0|15360| 400|    0|   240| 7680|    80|        23040|
    +---------------------+------------------+---------+-----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  20|          4|    1|          4|
    |latest_patch_index_constprop  |   9|          2|    2|          4|
    |num_patches_constprop         |   9|          2|   32|         64|
    |patch_stream_V_write          |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  47|         10|   36|         74|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                            |   3|   0|    3|          0|
    |grp_p_shadowquilt_main_loop_make_verticle_strip_fu_362_ap_start_reg  |   1|   0|    1|          0|
    |latest_patch_index_constprop                                         |   2|   0|    2|          0|
    |num_patches_constprop                                                |  32|   0|   32|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                |  38|   0|   38|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|      system_top|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|      system_top|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|      system_top|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|      system_top|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|      system_top|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|      system_top|  return value|
|points_address0        |  out|   12|   ap_memory|          points|         array|
|points_ce0             |  out|    1|   ap_memory|          points|         array|
|points_q0              |   in|  128|   ap_memory|          points|         array|
|points_address1        |  out|   12|   ap_memory|          points|         array|
|points_ce1             |  out|    1|   ap_memory|          points|         array|
|points_q1              |   in|  128|   ap_memory|          points|         array|
|num_points_address0    |  out|    3|   ap_memory|      num_points|         array|
|num_points_ce0         |  out|    1|   ap_memory|      num_points|         array|
|num_points_q0          |   in|   32|   ap_memory|      num_points|         array|
|num_points_address1    |  out|    3|   ap_memory|      num_points|         array|
|num_points_ce1         |  out|    1|   ap_memory|      num_points|         array|
|num_points_q1          |   in|   32|   ap_memory|      num_points|         array|
|patch_stream_V_din     |  out|   96|     ap_fifo|  patch_stream_V|       pointer|
|patch_stream_V_full_n  |   in|    1|     ap_fifo|  patch_stream_V|       pointer|
|patch_stream_V_write   |  out|    1|     ap_fifo|  patch_stream_V|       pointer|
+-----------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 4 [1/1] (0.75ns)   --->   "%patch_buffer_0_0 = alloca i64 1"   --->   Operation 4 'alloca' 'patch_buffer_0_0' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 5 [1/1] (0.75ns)   --->   "%patch_buffer_0_1 = alloca i64 1"   --->   Operation 5 'alloca' 'patch_buffer_0_1' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 6 [1/1] (0.75ns)   --->   "%patch_buffer_0_2 = alloca i64 1"   --->   Operation 6 'alloca' 'patch_buffer_0_2' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 7 [1/1] (0.75ns)   --->   "%patch_buffer_0_3 = alloca i64 1"   --->   Operation 7 'alloca' 'patch_buffer_0_3' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 8 [1/1] (0.75ns)   --->   "%patch_buffer_0_4 = alloca i64 1"   --->   Operation 8 'alloca' 'patch_buffer_0_4' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 9 [1/1] (0.75ns)   --->   "%patch_buffer_0_5 = alloca i64 1"   --->   Operation 9 'alloca' 'patch_buffer_0_5' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 10 [1/1] (0.75ns)   --->   "%patch_buffer_0_6 = alloca i64 1"   --->   Operation 10 'alloca' 'patch_buffer_0_6' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 11 [1/1] (0.75ns)   --->   "%patch_buffer_0_7 = alloca i64 1"   --->   Operation 11 'alloca' 'patch_buffer_0_7' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 12 [1/1] (0.75ns)   --->   "%patch_buffer_0_8 = alloca i64 1"   --->   Operation 12 'alloca' 'patch_buffer_0_8' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 13 [1/1] (0.75ns)   --->   "%patch_buffer_0_9 = alloca i64 1"   --->   Operation 13 'alloca' 'patch_buffer_0_9' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 14 [1/1] (0.75ns)   --->   "%patch_buffer_0_10 = alloca i64 1"   --->   Operation 14 'alloca' 'patch_buffer_0_10' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 15 [1/1] (0.75ns)   --->   "%patch_buffer_0_11 = alloca i64 1"   --->   Operation 15 'alloca' 'patch_buffer_0_11' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 16 [1/1] (0.75ns)   --->   "%patch_buffer_0_12 = alloca i64 1"   --->   Operation 16 'alloca' 'patch_buffer_0_12' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 17 [1/1] (0.75ns)   --->   "%patch_buffer_0_13 = alloca i64 1"   --->   Operation 17 'alloca' 'patch_buffer_0_13' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 18 [1/1] (0.75ns)   --->   "%patch_buffer_0_14 = alloca i64 1"   --->   Operation 18 'alloca' 'patch_buffer_0_14' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 19 [1/1] (0.75ns)   --->   "%patch_buffer_0_15 = alloca i64 1"   --->   Operation 19 'alloca' 'patch_buffer_0_15' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 20 [1/1] (0.75ns)   --->   "%patch_buffer_1_0 = alloca i64 1"   --->   Operation 20 'alloca' 'patch_buffer_1_0' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 21 [1/1] (0.75ns)   --->   "%patch_buffer_1_1 = alloca i64 1"   --->   Operation 21 'alloca' 'patch_buffer_1_1' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 22 [1/1] (0.75ns)   --->   "%patch_buffer_1_2 = alloca i64 1"   --->   Operation 22 'alloca' 'patch_buffer_1_2' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 23 [1/1] (0.75ns)   --->   "%patch_buffer_1_3 = alloca i64 1"   --->   Operation 23 'alloca' 'patch_buffer_1_3' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 24 [1/1] (0.75ns)   --->   "%patch_buffer_1_4 = alloca i64 1"   --->   Operation 24 'alloca' 'patch_buffer_1_4' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 25 [1/1] (0.75ns)   --->   "%patch_buffer_1_5 = alloca i64 1"   --->   Operation 25 'alloca' 'patch_buffer_1_5' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 26 [1/1] (0.75ns)   --->   "%patch_buffer_1_6 = alloca i64 1"   --->   Operation 26 'alloca' 'patch_buffer_1_6' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 27 [1/1] (0.75ns)   --->   "%patch_buffer_1_7 = alloca i64 1"   --->   Operation 27 'alloca' 'patch_buffer_1_7' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 28 [1/1] (0.75ns)   --->   "%patch_buffer_1_8 = alloca i64 1"   --->   Operation 28 'alloca' 'patch_buffer_1_8' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 29 [1/1] (0.75ns)   --->   "%patch_buffer_1_9 = alloca i64 1"   --->   Operation 29 'alloca' 'patch_buffer_1_9' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 30 [1/1] (0.75ns)   --->   "%patch_buffer_1_10 = alloca i64 1"   --->   Operation 30 'alloca' 'patch_buffer_1_10' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 31 [1/1] (0.75ns)   --->   "%patch_buffer_1_11 = alloca i64 1"   --->   Operation 31 'alloca' 'patch_buffer_1_11' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 32 [1/1] (0.75ns)   --->   "%patch_buffer_1_12 = alloca i64 1"   --->   Operation 32 'alloca' 'patch_buffer_1_12' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 33 [1/1] (0.75ns)   --->   "%patch_buffer_1_13 = alloca i64 1"   --->   Operation 33 'alloca' 'patch_buffer_1_13' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 34 [1/1] (0.75ns)   --->   "%patch_buffer_1_14 = alloca i64 1"   --->   Operation 34 'alloca' 'patch_buffer_1_14' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 35 [1/1] (0.75ns)   --->   "%patch_buffer_1_15 = alloca i64 1"   --->   Operation 35 'alloca' 'patch_buffer_1_15' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 36 [1/1] (0.75ns)   --->   "%patch_buffer_2_0 = alloca i64 1"   --->   Operation 36 'alloca' 'patch_buffer_2_0' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 37 [1/1] (0.75ns)   --->   "%patch_buffer_2_1 = alloca i64 1"   --->   Operation 37 'alloca' 'patch_buffer_2_1' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 38 [1/1] (0.75ns)   --->   "%patch_buffer_2_2 = alloca i64 1"   --->   Operation 38 'alloca' 'patch_buffer_2_2' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 39 [1/1] (0.75ns)   --->   "%patch_buffer_2_3 = alloca i64 1"   --->   Operation 39 'alloca' 'patch_buffer_2_3' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 40 [1/1] (0.75ns)   --->   "%patch_buffer_2_4 = alloca i64 1"   --->   Operation 40 'alloca' 'patch_buffer_2_4' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 41 [1/1] (0.75ns)   --->   "%patch_buffer_2_5 = alloca i64 1"   --->   Operation 41 'alloca' 'patch_buffer_2_5' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 42 [1/1] (0.75ns)   --->   "%patch_buffer_2_6 = alloca i64 1"   --->   Operation 42 'alloca' 'patch_buffer_2_6' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 43 [1/1] (0.75ns)   --->   "%patch_buffer_2_7 = alloca i64 1"   --->   Operation 43 'alloca' 'patch_buffer_2_7' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 44 [1/1] (0.75ns)   --->   "%patch_buffer_2_8 = alloca i64 1"   --->   Operation 44 'alloca' 'patch_buffer_2_8' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 45 [1/1] (0.75ns)   --->   "%patch_buffer_2_9 = alloca i64 1"   --->   Operation 45 'alloca' 'patch_buffer_2_9' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 46 [1/1] (0.75ns)   --->   "%patch_buffer_2_10 = alloca i64 1"   --->   Operation 46 'alloca' 'patch_buffer_2_10' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 47 [1/1] (0.75ns)   --->   "%patch_buffer_2_11 = alloca i64 1"   --->   Operation 47 'alloca' 'patch_buffer_2_11' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 48 [1/1] (0.75ns)   --->   "%patch_buffer_2_12 = alloca i64 1"   --->   Operation 48 'alloca' 'patch_buffer_2_12' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 49 [1/1] (0.75ns)   --->   "%patch_buffer_2_13 = alloca i64 1"   --->   Operation 49 'alloca' 'patch_buffer_2_13' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 50 [1/1] (0.75ns)   --->   "%patch_buffer_2_14 = alloca i64 1"   --->   Operation 50 'alloca' 'patch_buffer_2_14' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 51 [1/1] (0.75ns)   --->   "%patch_buffer_2_15 = alloca i64 1"   --->   Operation 51 'alloca' 'patch_buffer_2_15' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 52 [1/1] (0.75ns)   --->   "%patch_buffer_3_0 = alloca i64 1"   --->   Operation 52 'alloca' 'patch_buffer_3_0' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 53 [1/1] (0.75ns)   --->   "%patch_buffer_3_1 = alloca i64 1"   --->   Operation 53 'alloca' 'patch_buffer_3_1' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 54 [1/1] (0.75ns)   --->   "%patch_buffer_3_2 = alloca i64 1"   --->   Operation 54 'alloca' 'patch_buffer_3_2' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 55 [1/1] (0.75ns)   --->   "%patch_buffer_3_3 = alloca i64 1"   --->   Operation 55 'alloca' 'patch_buffer_3_3' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 56 [1/1] (0.75ns)   --->   "%patch_buffer_3_4 = alloca i64 1"   --->   Operation 56 'alloca' 'patch_buffer_3_4' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 57 [1/1] (0.75ns)   --->   "%patch_buffer_3_5 = alloca i64 1"   --->   Operation 57 'alloca' 'patch_buffer_3_5' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 58 [1/1] (0.75ns)   --->   "%patch_buffer_3_6 = alloca i64 1"   --->   Operation 58 'alloca' 'patch_buffer_3_6' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 59 [1/1] (0.75ns)   --->   "%patch_buffer_3_7 = alloca i64 1"   --->   Operation 59 'alloca' 'patch_buffer_3_7' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 60 [1/1] (0.75ns)   --->   "%patch_buffer_3_8 = alloca i64 1"   --->   Operation 60 'alloca' 'patch_buffer_3_8' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 61 [1/1] (0.75ns)   --->   "%patch_buffer_3_9 = alloca i64 1"   --->   Operation 61 'alloca' 'patch_buffer_3_9' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 62 [1/1] (0.75ns)   --->   "%patch_buffer_3_10 = alloca i64 1"   --->   Operation 62 'alloca' 'patch_buffer_3_10' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 63 [1/1] (0.75ns)   --->   "%patch_buffer_3_11 = alloca i64 1"   --->   Operation 63 'alloca' 'patch_buffer_3_11' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 64 [1/1] (0.75ns)   --->   "%patch_buffer_3_12 = alloca i64 1"   --->   Operation 64 'alloca' 'patch_buffer_3_12' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 65 [1/1] (0.75ns)   --->   "%patch_buffer_3_13 = alloca i64 1"   --->   Operation 65 'alloca' 'patch_buffer_3_13' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 66 [1/1] (0.75ns)   --->   "%patch_buffer_3_14 = alloca i64 1"   --->   Operation 66 'alloca' 'patch_buffer_3_14' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 67 [1/1] (0.75ns)   --->   "%patch_buffer_3_15 = alloca i64 1"   --->   Operation 67 'alloca' 'patch_buffer_3_15' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 68 [1/1] (0.75ns)   --->   "%patch_buffer_4_0 = alloca i64 1"   --->   Operation 68 'alloca' 'patch_buffer_4_0' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 69 [1/1] (0.75ns)   --->   "%patch_buffer_4_1 = alloca i64 1"   --->   Operation 69 'alloca' 'patch_buffer_4_1' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 70 [1/1] (0.75ns)   --->   "%patch_buffer_4_2 = alloca i64 1"   --->   Operation 70 'alloca' 'patch_buffer_4_2' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 71 [1/1] (0.75ns)   --->   "%patch_buffer_4_3 = alloca i64 1"   --->   Operation 71 'alloca' 'patch_buffer_4_3' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 72 [1/1] (0.75ns)   --->   "%patch_buffer_4_4 = alloca i64 1"   --->   Operation 72 'alloca' 'patch_buffer_4_4' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 73 [1/1] (0.75ns)   --->   "%patch_buffer_4_5 = alloca i64 1"   --->   Operation 73 'alloca' 'patch_buffer_4_5' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 74 [1/1] (0.75ns)   --->   "%patch_buffer_4_6 = alloca i64 1"   --->   Operation 74 'alloca' 'patch_buffer_4_6' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 75 [1/1] (0.75ns)   --->   "%patch_buffer_4_7 = alloca i64 1"   --->   Operation 75 'alloca' 'patch_buffer_4_7' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 76 [1/1] (0.75ns)   --->   "%patch_buffer_4_8 = alloca i64 1"   --->   Operation 76 'alloca' 'patch_buffer_4_8' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 77 [1/1] (0.75ns)   --->   "%patch_buffer_4_9 = alloca i64 1"   --->   Operation 77 'alloca' 'patch_buffer_4_9' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 78 [1/1] (0.75ns)   --->   "%patch_buffer_4_10 = alloca i64 1"   --->   Operation 78 'alloca' 'patch_buffer_4_10' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 79 [1/1] (0.75ns)   --->   "%patch_buffer_4_11 = alloca i64 1"   --->   Operation 79 'alloca' 'patch_buffer_4_11' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 80 [1/1] (0.75ns)   --->   "%patch_buffer_4_12 = alloca i64 1"   --->   Operation 80 'alloca' 'patch_buffer_4_12' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 81 [1/1] (0.75ns)   --->   "%patch_buffer_4_13 = alloca i64 1"   --->   Operation 81 'alloca' 'patch_buffer_4_13' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 82 [1/1] (0.75ns)   --->   "%patch_buffer_4_14 = alloca i64 1"   --->   Operation 82 'alloca' 'patch_buffer_4_14' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 83 [1/1] (0.75ns)   --->   "%patch_buffer_4_15 = alloca i64 1"   --->   Operation 83 'alloca' 'patch_buffer_4_15' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%store_ln542 = store i2 0, i2 %latest_patch_index_constprop" [ParticleCoverHLS/src/system.cpp:542]   --->   Operation 84 'store' 'store_ln542' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%store_ln543 = store i32 0, i32 %num_patches_constprop" [ParticleCoverHLS/src/system.cpp:543]   --->   Operation 85 'store' 'store_ln543' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 86 [2/2] (0.00ns)   --->   "%call_ln525 = call void @_shadowquilt_main_loop_make_verticle_strip, i128 %points, i32 %num_points, i96 %patch_stream_V, i96 %patch_buffer_0_0, i96 %patch_buffer_0_1, i96 %patch_buffer_0_2, i96 %patch_buffer_0_3, i96 %patch_buffer_0_4, i96 %patch_buffer_0_5, i96 %patch_buffer_0_6, i96 %patch_buffer_0_7, i96 %patch_buffer_0_8, i96 %patch_buffer_0_9, i96 %patch_buffer_0_10, i96 %patch_buffer_0_11, i96 %patch_buffer_0_12, i96 %patch_buffer_0_13, i96 %patch_buffer_0_14, i96 %patch_buffer_0_15, i96 %patch_buffer_1_0, i96 %patch_buffer_1_1, i96 %patch_buffer_1_2, i96 %patch_buffer_1_3, i96 %patch_buffer_1_4, i96 %patch_buffer_1_5, i96 %patch_buffer_1_6, i96 %patch_buffer_1_7, i96 %patch_buffer_1_8, i96 %patch_buffer_1_9, i96 %patch_buffer_1_10, i96 %patch_buffer_1_11, i96 %patch_buffer_1_12, i96 %patch_buffer_1_13, i96 %patch_buffer_1_14, i96 %patch_buffer_1_15, i96 %patch_buffer_2_0, i96 %patch_buffer_2_1, i96 %patch_buffer_2_2, i96 %patch_buffer_2_3, i96 %patch_buffer_2_4, i96 %patch_buffer_2_5, i96 %patch_buffer_2_6, i96 %patch_buffer_2_7, i96 %patch_buffer_2_8, i96 %patch_buffer_2_9, i96 %patch_buffer_2_10, i96 %patch_buffer_2_11, i96 %patch_buffer_2_12, i96 %patch_buffer_2_13, i96 %patch_buffer_2_14, i96 %patch_buffer_2_15, i96 %patch_buffer_3_0, i96 %patch_buffer_3_1, i96 %patch_buffer_3_2, i96 %patch_buffer_3_3, i96 %patch_buffer_3_4, i96 %patch_buffer_3_5, i96 %patch_buffer_3_6, i96 %patch_buffer_3_7, i96 %patch_buffer_3_8, i96 %patch_buffer_3_9, i96 %patch_buffer_3_10, i96 %patch_buffer_3_11, i96 %patch_buffer_3_12, i96 %patch_buffer_3_13, i96 %patch_buffer_3_14, i96 %patch_buffer_3_15, i96 %patch_buffer_4_0, i96 %patch_buffer_4_1, i96 %patch_buffer_4_2, i96 %patch_buffer_4_3, i96 %patch_buffer_4_4, i96 %patch_buffer_4_5, i96 %patch_buffer_4_6, i96 %patch_buffer_4_7, i96 %patch_buffer_4_8, i96 %patch_buffer_4_9, i96 %patch_buffer_4_10, i96 %patch_buffer_4_11, i96 %patch_buffer_4_12, i96 %patch_buffer_4_13, i96 %patch_buffer_4_14, i96 %patch_buffer_4_15, i32 %get_radiiradii, i32 %lbVal_constprop, i32 %rbVal_constprop, i32 %get_trapezoid_edgestrapezoid_edges, i2 %latest_patch_index_constprop, i32 %num_patches_constprop" [ParticleCoverHLS/src/system.cpp:525]   --->   Operation 86 'call' 'call_ln525' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 87 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %points, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %points"   --->   Operation 89 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num_points, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %num_points"   --->   Operation 91 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %patch_stream_V, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i96 %patch_stream_V"   --->   Operation 93 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/2] (0.00ns)   --->   "%call_ln525 = call void @_shadowquilt_main_loop_make_verticle_strip, i128 %points, i32 %num_points, i96 %patch_stream_V, i96 %patch_buffer_0_0, i96 %patch_buffer_0_1, i96 %patch_buffer_0_2, i96 %patch_buffer_0_3, i96 %patch_buffer_0_4, i96 %patch_buffer_0_5, i96 %patch_buffer_0_6, i96 %patch_buffer_0_7, i96 %patch_buffer_0_8, i96 %patch_buffer_0_9, i96 %patch_buffer_0_10, i96 %patch_buffer_0_11, i96 %patch_buffer_0_12, i96 %patch_buffer_0_13, i96 %patch_buffer_0_14, i96 %patch_buffer_0_15, i96 %patch_buffer_1_0, i96 %patch_buffer_1_1, i96 %patch_buffer_1_2, i96 %patch_buffer_1_3, i96 %patch_buffer_1_4, i96 %patch_buffer_1_5, i96 %patch_buffer_1_6, i96 %patch_buffer_1_7, i96 %patch_buffer_1_8, i96 %patch_buffer_1_9, i96 %patch_buffer_1_10, i96 %patch_buffer_1_11, i96 %patch_buffer_1_12, i96 %patch_buffer_1_13, i96 %patch_buffer_1_14, i96 %patch_buffer_1_15, i96 %patch_buffer_2_0, i96 %patch_buffer_2_1, i96 %patch_buffer_2_2, i96 %patch_buffer_2_3, i96 %patch_buffer_2_4, i96 %patch_buffer_2_5, i96 %patch_buffer_2_6, i96 %patch_buffer_2_7, i96 %patch_buffer_2_8, i96 %patch_buffer_2_9, i96 %patch_buffer_2_10, i96 %patch_buffer_2_11, i96 %patch_buffer_2_12, i96 %patch_buffer_2_13, i96 %patch_buffer_2_14, i96 %patch_buffer_2_15, i96 %patch_buffer_3_0, i96 %patch_buffer_3_1, i96 %patch_buffer_3_2, i96 %patch_buffer_3_3, i96 %patch_buffer_3_4, i96 %patch_buffer_3_5, i96 %patch_buffer_3_6, i96 %patch_buffer_3_7, i96 %patch_buffer_3_8, i96 %patch_buffer_3_9, i96 %patch_buffer_3_10, i96 %patch_buffer_3_11, i96 %patch_buffer_3_12, i96 %patch_buffer_3_13, i96 %patch_buffer_3_14, i96 %patch_buffer_3_15, i96 %patch_buffer_4_0, i96 %patch_buffer_4_1, i96 %patch_buffer_4_2, i96 %patch_buffer_4_3, i96 %patch_buffer_4_4, i96 %patch_buffer_4_5, i96 %patch_buffer_4_6, i96 %patch_buffer_4_7, i96 %patch_buffer_4_8, i96 %patch_buffer_4_9, i96 %patch_buffer_4_10, i96 %patch_buffer_4_11, i96 %patch_buffer_4_12, i96 %patch_buffer_4_13, i96 %patch_buffer_4_14, i96 %patch_buffer_4_15, i32 %get_radiiradii, i32 %lbVal_constprop, i32 %rbVal_constprop, i32 %get_trapezoid_edgestrapezoid_edges, i2 %latest_patch_index_constprop, i32 %num_patches_constprop" [ParticleCoverHLS/src/system.cpp:525]   --->   Operation 94 'call' 'call_ln525' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%ret_ln557 = ret" [ParticleCoverHLS/src/system.cpp:557]   --->   Operation 95 'ret' 'ret_ln557' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ points]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ num_points]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ patch_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ latest_patch_index_constprop]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ num_patches_constprop]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ get_radiiradii]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ lbVal_constprop]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ rbVal_constprop]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ get_trapezoid_edgestrapezoid_edges]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
patch_buffer_0_0  (alloca       ) [ 0011]
patch_buffer_0_1  (alloca       ) [ 0011]
patch_buffer_0_2  (alloca       ) [ 0011]
patch_buffer_0_3  (alloca       ) [ 0011]
patch_buffer_0_4  (alloca       ) [ 0011]
patch_buffer_0_5  (alloca       ) [ 0011]
patch_buffer_0_6  (alloca       ) [ 0011]
patch_buffer_0_7  (alloca       ) [ 0011]
patch_buffer_0_8  (alloca       ) [ 0011]
patch_buffer_0_9  (alloca       ) [ 0011]
patch_buffer_0_10 (alloca       ) [ 0011]
patch_buffer_0_11 (alloca       ) [ 0011]
patch_buffer_0_12 (alloca       ) [ 0011]
patch_buffer_0_13 (alloca       ) [ 0011]
patch_buffer_0_14 (alloca       ) [ 0011]
patch_buffer_0_15 (alloca       ) [ 0011]
patch_buffer_1_0  (alloca       ) [ 0011]
patch_buffer_1_1  (alloca       ) [ 0011]
patch_buffer_1_2  (alloca       ) [ 0011]
patch_buffer_1_3  (alloca       ) [ 0011]
patch_buffer_1_4  (alloca       ) [ 0011]
patch_buffer_1_5  (alloca       ) [ 0011]
patch_buffer_1_6  (alloca       ) [ 0011]
patch_buffer_1_7  (alloca       ) [ 0011]
patch_buffer_1_8  (alloca       ) [ 0011]
patch_buffer_1_9  (alloca       ) [ 0011]
patch_buffer_1_10 (alloca       ) [ 0011]
patch_buffer_1_11 (alloca       ) [ 0011]
patch_buffer_1_12 (alloca       ) [ 0011]
patch_buffer_1_13 (alloca       ) [ 0011]
patch_buffer_1_14 (alloca       ) [ 0011]
patch_buffer_1_15 (alloca       ) [ 0011]
patch_buffer_2_0  (alloca       ) [ 0011]
patch_buffer_2_1  (alloca       ) [ 0011]
patch_buffer_2_2  (alloca       ) [ 0011]
patch_buffer_2_3  (alloca       ) [ 0011]
patch_buffer_2_4  (alloca       ) [ 0011]
patch_buffer_2_5  (alloca       ) [ 0011]
patch_buffer_2_6  (alloca       ) [ 0011]
patch_buffer_2_7  (alloca       ) [ 0011]
patch_buffer_2_8  (alloca       ) [ 0011]
patch_buffer_2_9  (alloca       ) [ 0011]
patch_buffer_2_10 (alloca       ) [ 0011]
patch_buffer_2_11 (alloca       ) [ 0011]
patch_buffer_2_12 (alloca       ) [ 0011]
patch_buffer_2_13 (alloca       ) [ 0011]
patch_buffer_2_14 (alloca       ) [ 0011]
patch_buffer_2_15 (alloca       ) [ 0011]
patch_buffer_3_0  (alloca       ) [ 0011]
patch_buffer_3_1  (alloca       ) [ 0011]
patch_buffer_3_2  (alloca       ) [ 0011]
patch_buffer_3_3  (alloca       ) [ 0011]
patch_buffer_3_4  (alloca       ) [ 0011]
patch_buffer_3_5  (alloca       ) [ 0011]
patch_buffer_3_6  (alloca       ) [ 0011]
patch_buffer_3_7  (alloca       ) [ 0011]
patch_buffer_3_8  (alloca       ) [ 0011]
patch_buffer_3_9  (alloca       ) [ 0011]
patch_buffer_3_10 (alloca       ) [ 0011]
patch_buffer_3_11 (alloca       ) [ 0011]
patch_buffer_3_12 (alloca       ) [ 0011]
patch_buffer_3_13 (alloca       ) [ 0011]
patch_buffer_3_14 (alloca       ) [ 0011]
patch_buffer_3_15 (alloca       ) [ 0011]
patch_buffer_4_0  (alloca       ) [ 0011]
patch_buffer_4_1  (alloca       ) [ 0011]
patch_buffer_4_2  (alloca       ) [ 0011]
patch_buffer_4_3  (alloca       ) [ 0011]
patch_buffer_4_4  (alloca       ) [ 0011]
patch_buffer_4_5  (alloca       ) [ 0011]
patch_buffer_4_6  (alloca       ) [ 0011]
patch_buffer_4_7  (alloca       ) [ 0011]
patch_buffer_4_8  (alloca       ) [ 0011]
patch_buffer_4_9  (alloca       ) [ 0011]
patch_buffer_4_10 (alloca       ) [ 0011]
patch_buffer_4_11 (alloca       ) [ 0011]
patch_buffer_4_12 (alloca       ) [ 0011]
patch_buffer_4_13 (alloca       ) [ 0011]
patch_buffer_4_14 (alloca       ) [ 0011]
patch_buffer_4_15 (alloca       ) [ 0011]
store_ln542       (store        ) [ 0000]
store_ln543       (store        ) [ 0000]
spectopmodule_ln0 (spectopmodule) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specbitsmap_ln0   (specbitsmap  ) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specbitsmap_ln0   (specbitsmap  ) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specbitsmap_ln0   (specbitsmap  ) [ 0000]
call_ln525        (call         ) [ 0000]
ret_ln557         (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="points">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="points"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="num_points">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_points"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="patch_stream_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_stream_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="latest_patch_index_constprop">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="latest_patch_index_constprop"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="num_patches_constprop">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_patches_constprop"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="get_radiiradii">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="get_radiiradii"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="lbVal_constprop">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lbVal_constprop"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="rbVal_constprop">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rbVal_constprop"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="get_trapezoid_edgestrapezoid_edges">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="get_trapezoid_edgestrapezoid_edges"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_shadowquilt_main_loop_make_verticle_strip"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="patch_buffer_0_0_alloca_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_0_0/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="patch_buffer_0_1_alloca_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_0_1/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="patch_buffer_0_2_alloca_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_0_2/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="patch_buffer_0_3_alloca_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_0_3/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="patch_buffer_0_4_alloca_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_0_4/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="patch_buffer_0_5_alloca_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_0_5/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="patch_buffer_0_6_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_0_6/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="patch_buffer_0_7_alloca_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_0_7/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="patch_buffer_0_8_alloca_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_0_8/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="patch_buffer_0_9_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_0_9/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="patch_buffer_0_10_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_0_10/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="patch_buffer_0_11_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_0_11/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="patch_buffer_0_12_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_0_12/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="patch_buffer_0_13_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_0_13/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="patch_buffer_0_14_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_0_14/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="patch_buffer_0_15_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_0_15/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="patch_buffer_1_0_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_1_0/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="patch_buffer_1_1_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_1_1/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="patch_buffer_1_2_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_1_2/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="patch_buffer_1_3_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_1_3/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="patch_buffer_1_4_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_1_4/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="patch_buffer_1_5_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_1_5/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="patch_buffer_1_6_alloca_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_1_6/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="patch_buffer_1_7_alloca_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_1_7/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="patch_buffer_1_8_alloca_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_1_8/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="patch_buffer_1_9_alloca_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_1_9/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="patch_buffer_1_10_alloca_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_1_10/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="patch_buffer_1_11_alloca_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_1_11/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="patch_buffer_1_12_alloca_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_1_12/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="patch_buffer_1_13_alloca_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_1_13/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="patch_buffer_1_14_alloca_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_1_14/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="patch_buffer_1_15_alloca_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_1_15/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="patch_buffer_2_0_alloca_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_2_0/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="patch_buffer_2_1_alloca_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_2_1/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="patch_buffer_2_2_alloca_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_2_2/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="patch_buffer_2_3_alloca_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_2_3/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="patch_buffer_2_4_alloca_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_2_4/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="patch_buffer_2_5_alloca_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_2_5/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="patch_buffer_2_6_alloca_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_2_6/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="patch_buffer_2_7_alloca_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_2_7/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="patch_buffer_2_8_alloca_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_2_8/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="patch_buffer_2_9_alloca_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_2_9/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="patch_buffer_2_10_alloca_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_2_10/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="patch_buffer_2_11_alloca_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_2_11/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="patch_buffer_2_12_alloca_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_2_12/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="patch_buffer_2_13_alloca_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_2_13/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="patch_buffer_2_14_alloca_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_2_14/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="patch_buffer_2_15_alloca_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_2_15/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="patch_buffer_3_0_alloca_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_3_0/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="patch_buffer_3_1_alloca_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_3_1/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="patch_buffer_3_2_alloca_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_3_2/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="patch_buffer_3_3_alloca_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_3_3/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="patch_buffer_3_4_alloca_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_3_4/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="patch_buffer_3_5_alloca_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_3_5/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="patch_buffer_3_6_alloca_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_3_6/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="patch_buffer_3_7_alloca_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_3_7/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="patch_buffer_3_8_alloca_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_3_8/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="patch_buffer_3_9_alloca_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_3_9/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="patch_buffer_3_10_alloca_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_3_10/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="patch_buffer_3_11_alloca_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_3_11/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="patch_buffer_3_12_alloca_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_3_12/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="patch_buffer_3_13_alloca_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_3_13/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="patch_buffer_3_14_alloca_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_3_14/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="patch_buffer_3_15_alloca_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_3_15/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="patch_buffer_4_0_alloca_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_4_0/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="patch_buffer_4_1_alloca_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_4_1/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="patch_buffer_4_2_alloca_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_4_2/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="patch_buffer_4_3_alloca_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_4_3/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="patch_buffer_4_4_alloca_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_4_4/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="patch_buffer_4_5_alloca_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_4_5/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="patch_buffer_4_6_alloca_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_4_6/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="patch_buffer_4_7_alloca_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_4_7/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="patch_buffer_4_8_alloca_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_4_8/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="patch_buffer_4_9_alloca_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_4_9/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="patch_buffer_4_10_alloca_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_4_10/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="patch_buffer_4_11_alloca_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_4_11/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="patch_buffer_4_12_alloca_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_4_12/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="patch_buffer_4_13_alloca_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_4_13/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="patch_buffer_4_14_alloca_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_4_14/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="patch_buffer_4_15_alloca_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patch_buffer_4_15/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="grp_p_shadowquilt_main_loop_make_verticle_strip_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="0" slack="0"/>
<pin id="364" dir="0" index="1" bw="128" slack="0"/>
<pin id="365" dir="0" index="2" bw="32" slack="0"/>
<pin id="366" dir="0" index="3" bw="96" slack="0"/>
<pin id="367" dir="0" index="4" bw="96" slack="2147483647"/>
<pin id="368" dir="0" index="5" bw="96" slack="2147483647"/>
<pin id="369" dir="0" index="6" bw="96" slack="2147483647"/>
<pin id="370" dir="0" index="7" bw="96" slack="2147483647"/>
<pin id="371" dir="0" index="8" bw="96" slack="2147483647"/>
<pin id="372" dir="0" index="9" bw="96" slack="2147483647"/>
<pin id="373" dir="0" index="10" bw="96" slack="2147483647"/>
<pin id="374" dir="0" index="11" bw="96" slack="2147483647"/>
<pin id="375" dir="0" index="12" bw="96" slack="2147483647"/>
<pin id="376" dir="0" index="13" bw="96" slack="2147483647"/>
<pin id="377" dir="0" index="14" bw="96" slack="2147483647"/>
<pin id="378" dir="0" index="15" bw="96" slack="2147483647"/>
<pin id="379" dir="0" index="16" bw="96" slack="2147483647"/>
<pin id="380" dir="0" index="17" bw="96" slack="2147483647"/>
<pin id="381" dir="0" index="18" bw="96" slack="2147483647"/>
<pin id="382" dir="0" index="19" bw="96" slack="2147483647"/>
<pin id="383" dir="0" index="20" bw="96" slack="2147483647"/>
<pin id="384" dir="0" index="21" bw="96" slack="2147483647"/>
<pin id="385" dir="0" index="22" bw="96" slack="2147483647"/>
<pin id="386" dir="0" index="23" bw="96" slack="2147483647"/>
<pin id="387" dir="0" index="24" bw="96" slack="2147483647"/>
<pin id="388" dir="0" index="25" bw="96" slack="2147483647"/>
<pin id="389" dir="0" index="26" bw="96" slack="2147483647"/>
<pin id="390" dir="0" index="27" bw="96" slack="2147483647"/>
<pin id="391" dir="0" index="28" bw="96" slack="2147483647"/>
<pin id="392" dir="0" index="29" bw="96" slack="2147483647"/>
<pin id="393" dir="0" index="30" bw="96" slack="2147483647"/>
<pin id="394" dir="0" index="31" bw="96" slack="2147483647"/>
<pin id="395" dir="0" index="32" bw="96" slack="2147483647"/>
<pin id="396" dir="0" index="33" bw="96" slack="2147483647"/>
<pin id="397" dir="0" index="34" bw="96" slack="2147483647"/>
<pin id="398" dir="0" index="35" bw="96" slack="2147483647"/>
<pin id="399" dir="0" index="36" bw="96" slack="2147483647"/>
<pin id="400" dir="0" index="37" bw="96" slack="2147483647"/>
<pin id="401" dir="0" index="38" bw="96" slack="2147483647"/>
<pin id="402" dir="0" index="39" bw="96" slack="2147483647"/>
<pin id="403" dir="0" index="40" bw="96" slack="2147483647"/>
<pin id="404" dir="0" index="41" bw="96" slack="2147483647"/>
<pin id="405" dir="0" index="42" bw="96" slack="2147483647"/>
<pin id="406" dir="0" index="43" bw="96" slack="2147483647"/>
<pin id="407" dir="0" index="44" bw="96" slack="2147483647"/>
<pin id="408" dir="0" index="45" bw="96" slack="2147483647"/>
<pin id="409" dir="0" index="46" bw="96" slack="2147483647"/>
<pin id="410" dir="0" index="47" bw="96" slack="2147483647"/>
<pin id="411" dir="0" index="48" bw="96" slack="2147483647"/>
<pin id="412" dir="0" index="49" bw="96" slack="2147483647"/>
<pin id="413" dir="0" index="50" bw="96" slack="2147483647"/>
<pin id="414" dir="0" index="51" bw="96" slack="2147483647"/>
<pin id="415" dir="0" index="52" bw="96" slack="2147483647"/>
<pin id="416" dir="0" index="53" bw="96" slack="2147483647"/>
<pin id="417" dir="0" index="54" bw="96" slack="2147483647"/>
<pin id="418" dir="0" index="55" bw="96" slack="2147483647"/>
<pin id="419" dir="0" index="56" bw="96" slack="2147483647"/>
<pin id="420" dir="0" index="57" bw="96" slack="2147483647"/>
<pin id="421" dir="0" index="58" bw="96" slack="2147483647"/>
<pin id="422" dir="0" index="59" bw="96" slack="2147483647"/>
<pin id="423" dir="0" index="60" bw="96" slack="2147483647"/>
<pin id="424" dir="0" index="61" bw="96" slack="2147483647"/>
<pin id="425" dir="0" index="62" bw="96" slack="2147483647"/>
<pin id="426" dir="0" index="63" bw="96" slack="2147483647"/>
<pin id="427" dir="0" index="64" bw="96" slack="2147483647"/>
<pin id="428" dir="0" index="65" bw="96" slack="2147483647"/>
<pin id="429" dir="0" index="66" bw="96" slack="2147483647"/>
<pin id="430" dir="0" index="67" bw="96" slack="2147483647"/>
<pin id="431" dir="0" index="68" bw="96" slack="2147483647"/>
<pin id="432" dir="0" index="69" bw="96" slack="2147483647"/>
<pin id="433" dir="0" index="70" bw="96" slack="2147483647"/>
<pin id="434" dir="0" index="71" bw="96" slack="2147483647"/>
<pin id="435" dir="0" index="72" bw="96" slack="2147483647"/>
<pin id="436" dir="0" index="73" bw="96" slack="2147483647"/>
<pin id="437" dir="0" index="74" bw="96" slack="2147483647"/>
<pin id="438" dir="0" index="75" bw="96" slack="2147483647"/>
<pin id="439" dir="0" index="76" bw="96" slack="2147483647"/>
<pin id="440" dir="0" index="77" bw="96" slack="2147483647"/>
<pin id="441" dir="0" index="78" bw="96" slack="2147483647"/>
<pin id="442" dir="0" index="79" bw="96" slack="2147483647"/>
<pin id="443" dir="0" index="80" bw="96" slack="2147483647"/>
<pin id="444" dir="0" index="81" bw="96" slack="2147483647"/>
<pin id="445" dir="0" index="82" bw="96" slack="2147483647"/>
<pin id="446" dir="0" index="83" bw="96" slack="2147483647"/>
<pin id="447" dir="0" index="84" bw="32" slack="0"/>
<pin id="448" dir="0" index="85" bw="32" slack="0"/>
<pin id="449" dir="0" index="86" bw="32" slack="0"/>
<pin id="450" dir="0" index="87" bw="32" slack="0"/>
<pin id="451" dir="0" index="88" bw="2" slack="0"/>
<pin id="452" dir="0" index="89" bw="32" slack="0"/>
<pin id="453" dir="1" index="90" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln525/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="store_ln542_store_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="2" slack="0"/>
<pin id="467" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln542/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="store_ln543_store_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="32" slack="0"/>
<pin id="473" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln543/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="18" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="18" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="18" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="18" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="18" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="18" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="18" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="18" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="18" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="18" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="18" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="18" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="18" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="18" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="18" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="18" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="18" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="18" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="18" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="18" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="18" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="18" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="18" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="18" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="18" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="18" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="18" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="18" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="18" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="18" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="18" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="18" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="18" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="18" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="18" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="18" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="18" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="18" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="18" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="18" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="18" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="18" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="18" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="18" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="18" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="18" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="18" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="18" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="18" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="18" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="18" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="18" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="18" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="18" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="18" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="18" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="18" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="18" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="18" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="18" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="18" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="18" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="18" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="18" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="18" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="18" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="18" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="18" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="18" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="18" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="18" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="18" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="18" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="18" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="18" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="18" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="18" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="18" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="18" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="454"><net_src comp="24" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="455"><net_src comp="0" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="456"><net_src comp="2" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="457"><net_src comp="4" pin="0"/><net_sink comp="362" pin=3"/></net>

<net id="458"><net_src comp="10" pin="0"/><net_sink comp="362" pin=84"/></net>

<net id="459"><net_src comp="12" pin="0"/><net_sink comp="362" pin=85"/></net>

<net id="460"><net_src comp="14" pin="0"/><net_sink comp="362" pin=86"/></net>

<net id="461"><net_src comp="16" pin="0"/><net_sink comp="362" pin=87"/></net>

<net id="462"><net_src comp="6" pin="0"/><net_sink comp="362" pin=88"/></net>

<net id="463"><net_src comp="8" pin="0"/><net_sink comp="362" pin=89"/></net>

<net id="468"><net_src comp="20" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="6" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="22" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="8" pin="0"/><net_sink comp="470" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: patch_stream_V | {2 3 }
	Port: latest_patch_index_constprop | {1 2 3 }
	Port: num_patches_constprop | {1 2 3 }
	Port: lbVal_constprop | {2 3 }
	Port: rbVal_constprop | {2 3 }
 - Input state : 
	Port: system_top : points | {2 3 }
	Port: system_top : num_points | {2 3 }
	Port: system_top : latest_patch_index_constprop | {2 3 }
	Port: system_top : num_patches_constprop | {2 3 }
	Port: system_top : get_radiiradii | {2 3 }
	Port: system_top : lbVal_constprop | {2 3 }
	Port: system_top : rbVal_constprop | {2 3 }
	Port: system_top : get_trapezoid_edgestrapezoid_edges | {2 3 }
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                     Functional Unit                    |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|
|   call   | grp_p_shadowquilt_main_loop_make_verticle_strip_fu_362 |    6    |    19   |  17.653 |   5089  |  22062  |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                                        |    6    |    19   |  17.653 |   5089  |  22062  |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|

Memories:
+----------------------------------+--------+--------+--------+
|                                  |  BRAM  |   FF   |   LUT  |
+----------------------------------+--------+--------+--------+
|          get_radiiradii          |    0   |   32   |    3   |
|get_trapezoid_edgestrapezoid_edges|    0   |   32   |    3   |
|         patch_buffer_0_0         |    0   |   192  |    5   |
|         patch_buffer_0_1         |    0   |   192  |    5   |
|         patch_buffer_0_10        |    0   |   192  |    5   |
|         patch_buffer_0_11        |    0   |   192  |    5   |
|         patch_buffer_0_12        |    0   |   192  |    5   |
|         patch_buffer_0_13        |    0   |   192  |    5   |
|         patch_buffer_0_14        |    0   |   192  |    5   |
|         patch_buffer_0_15        |    0   |   192  |    5   |
|         patch_buffer_0_2         |    0   |   192  |    5   |
|         patch_buffer_0_3         |    0   |   192  |    5   |
|         patch_buffer_0_4         |    0   |   192  |    5   |
|         patch_buffer_0_5         |    0   |   192  |    5   |
|         patch_buffer_0_6         |    0   |   192  |    5   |
|         patch_buffer_0_7         |    0   |   192  |    5   |
|         patch_buffer_0_8         |    0   |   192  |    5   |
|         patch_buffer_0_9         |    0   |   192  |    5   |
|         patch_buffer_1_0         |    0   |   192  |    5   |
|         patch_buffer_1_1         |    0   |   192  |    5   |
|         patch_buffer_1_10        |    0   |   192  |    5   |
|         patch_buffer_1_11        |    0   |   192  |    5   |
|         patch_buffer_1_12        |    0   |   192  |    5   |
|         patch_buffer_1_13        |    0   |   192  |    5   |
|         patch_buffer_1_14        |    0   |   192  |    5   |
|         patch_buffer_1_15        |    0   |   192  |    5   |
|         patch_buffer_1_2         |    0   |   192  |    5   |
|         patch_buffer_1_3         |    0   |   192  |    5   |
|         patch_buffer_1_4         |    0   |   192  |    5   |
|         patch_buffer_1_5         |    0   |   192  |    5   |
|         patch_buffer_1_6         |    0   |   192  |    5   |
|         patch_buffer_1_7         |    0   |   192  |    5   |
|         patch_buffer_1_8         |    0   |   192  |    5   |
|         patch_buffer_1_9         |    0   |   192  |    5   |
|         patch_buffer_2_0         |    0   |   192  |    5   |
|         patch_buffer_2_1         |    0   |   192  |    5   |
|         patch_buffer_2_10        |    0   |   192  |    5   |
|         patch_buffer_2_11        |    0   |   192  |    5   |
|         patch_buffer_2_12        |    0   |   192  |    5   |
|         patch_buffer_2_13        |    0   |   192  |    5   |
|         patch_buffer_2_14        |    0   |   192  |    5   |
|         patch_buffer_2_15        |    0   |   192  |    5   |
|         patch_buffer_2_2         |    0   |   192  |    5   |
|         patch_buffer_2_3         |    0   |   192  |    5   |
|         patch_buffer_2_4         |    0   |   192  |    5   |
|         patch_buffer_2_5         |    0   |   192  |    5   |
|         patch_buffer_2_6         |    0   |   192  |    5   |
|         patch_buffer_2_7         |    0   |   192  |    5   |
|         patch_buffer_2_8         |    0   |   192  |    5   |
|         patch_buffer_2_9         |    0   |   192  |    5   |
|         patch_buffer_3_0         |    0   |   192  |    5   |
|         patch_buffer_3_1         |    0   |   192  |    5   |
|         patch_buffer_3_10        |    0   |   192  |    5   |
|         patch_buffer_3_11        |    0   |   192  |    5   |
|         patch_buffer_3_12        |    0   |   192  |    5   |
|         patch_buffer_3_13        |    0   |   192  |    5   |
|         patch_buffer_3_14        |    0   |   192  |    5   |
|         patch_buffer_3_15        |    0   |   192  |    5   |
|         patch_buffer_3_2         |    0   |   192  |    5   |
|         patch_buffer_3_3         |    0   |   192  |    5   |
|         patch_buffer_3_4         |    0   |   192  |    5   |
|         patch_buffer_3_5         |    0   |   192  |    5   |
|         patch_buffer_3_6         |    0   |   192  |    5   |
|         patch_buffer_3_7         |    0   |   192  |    5   |
|         patch_buffer_3_8         |    0   |   192  |    5   |
|         patch_buffer_3_9         |    0   |   192  |    5   |
|         patch_buffer_4_0         |    0   |   192  |    5   |
|         patch_buffer_4_1         |    0   |   192  |    5   |
|         patch_buffer_4_10        |    0   |   192  |    5   |
|         patch_buffer_4_11        |    0   |   192  |    5   |
|         patch_buffer_4_12        |    0   |   192  |    5   |
|         patch_buffer_4_13        |    0   |   192  |    5   |
|         patch_buffer_4_14        |    0   |   192  |    5   |
|         patch_buffer_4_15        |    0   |   192  |    5   |
|         patch_buffer_4_2         |    0   |   192  |    5   |
|         patch_buffer_4_3         |    0   |   192  |    5   |
|         patch_buffer_4_4         |    0   |   192  |    5   |
|         patch_buffer_4_5         |    0   |   192  |    5   |
|         patch_buffer_4_6         |    0   |   192  |    5   |
|         patch_buffer_4_7         |    0   |   192  |    5   |
|         patch_buffer_4_8         |    0   |   192  |    5   |
|         patch_buffer_4_9         |    0   |   192  |    5   |
+----------------------------------+--------+--------+--------+
|               Total              |    0   |  15424 |   406  |
+----------------------------------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    6   |   19   |   17   |  5089  |  22062 |
|   Memory  |    0   |    -   |    -   |  15424 |   406  |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    6   |   19   |   17   |  20513 |  22468 |
+-----------+--------+--------+--------+--------+--------+
