Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Thu Sep 13 02:19:43 2018
| Host         : DESKTOP-8T38IV2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.395        0.000                      0                10701        0.027        0.000                      0                10701        3.000        0.000                       0                  4729  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 5.000}        10.000          100.000         
  clk_out2_clk_wiz_0  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        5.018        0.000                      0                  335        0.118        0.000                      0                  335        3.750        0.000                       0                   169  
  clk_out2_clk_wiz_0       80.579        0.000                      0                10186        0.027        0.000                      0                10186       48.750        0.000                       0                  4556  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0  clk_out1_clk_wiz_0        5.983        0.000                      0                   20        0.142        0.000                      0                   20  
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0        4.395        0.000                      0                  295        0.156        0.000                      0                  295  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.018ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.018ns  (required time - arrival time)
  Source:                 u_uart_top/u_mod_m_counter/r_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/u_fifo_rx/array_reg_reg_0_3_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 1.574ns (36.403%)  route 2.750ns (63.597%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.626    -0.914    u_uart_top/u_mod_m_counter/clk
    SLICE_X58Y87         FDCE                                         r  u_uart_top/u_mod_m_counter/r_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDCE (Prop_fdce_C_Q)         0.478    -0.436 f  u_uart_top/u_mod_m_counter/r_reg_reg[8]/Q
                         net (fo=8, routed)           0.686     0.250    u_uart_top/u_mod_m_counter/r_reg[8]
    SLICE_X59Y87         LUT2 (Prop_lut2_I0_O)        0.321     0.571 f  u_uart_top/u_mod_m_counter/s_reg[3]_i_7/O
                         net (fo=1, routed)           0.436     1.007    u_uart_top/u_mod_m_counter/s_reg[3]_i_7_n_0
    SLICE_X59Y87         LUT6 (Prop_lut6_I5_O)        0.326     1.333 f  u_uart_top/u_mod_m_counter/s_reg[3]_i_4/O
                         net (fo=13, routed)          0.712     2.045    u_uart_top/u_uart_rx/r_reg_reg[9]
    SLICE_X59Y81         LUT3 (Prop_lut3_I0_O)        0.117     2.162 r  u_uart_top/u_uart_rx/array_reg_reg_0_3_0_5_i_2/O
                         net (fo=5, routed)           0.571     2.733    u_uart_top/u_uart_rx/rx_done_tick
    SLICE_X58Y73         LUT2 (Prop_lut2_I0_O)        0.332     3.065 r  u_uart_top/u_uart_rx/array_reg_reg_0_3_0_5_i_1/O
                         net (fo=16, routed)          0.345     3.410    u_uart_top/u_fifo_rx/array_reg_reg_0_3_0_5/WE
    SLICE_X58Y72         RAMD32                                       r  u_uart_top/u_fifo_rx/array_reg_reg_0_3_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.495     8.475    u_uart_top/u_fifo_rx/array_reg_reg_0_3_0_5/WCLK
    SLICE_X58Y72         RAMD32                                       r  u_uart_top/u_fifo_rx/array_reg_reg_0_3_0_5/RAMA/CLK
                         clock pessimism              0.559     9.034    
                         clock uncertainty           -0.074     8.961    
    SLICE_X58Y72         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     8.428    u_uart_top/u_fifo_rx/array_reg_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          8.428    
                         arrival time                          -3.410    
  -------------------------------------------------------------------
                         slack                                  5.018    

Slack (MET) :             5.018ns  (required time - arrival time)
  Source:                 u_uart_top/u_mod_m_counter/r_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/u_fifo_rx/array_reg_reg_0_3_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 1.574ns (36.403%)  route 2.750ns (63.597%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.626    -0.914    u_uart_top/u_mod_m_counter/clk
    SLICE_X58Y87         FDCE                                         r  u_uart_top/u_mod_m_counter/r_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDCE (Prop_fdce_C_Q)         0.478    -0.436 f  u_uart_top/u_mod_m_counter/r_reg_reg[8]/Q
                         net (fo=8, routed)           0.686     0.250    u_uart_top/u_mod_m_counter/r_reg[8]
    SLICE_X59Y87         LUT2 (Prop_lut2_I0_O)        0.321     0.571 f  u_uart_top/u_mod_m_counter/s_reg[3]_i_7/O
                         net (fo=1, routed)           0.436     1.007    u_uart_top/u_mod_m_counter/s_reg[3]_i_7_n_0
    SLICE_X59Y87         LUT6 (Prop_lut6_I5_O)        0.326     1.333 f  u_uart_top/u_mod_m_counter/s_reg[3]_i_4/O
                         net (fo=13, routed)          0.712     2.045    u_uart_top/u_uart_rx/r_reg_reg[9]
    SLICE_X59Y81         LUT3 (Prop_lut3_I0_O)        0.117     2.162 r  u_uart_top/u_uart_rx/array_reg_reg_0_3_0_5_i_2/O
                         net (fo=5, routed)           0.571     2.733    u_uart_top/u_uart_rx/rx_done_tick
    SLICE_X58Y73         LUT2 (Prop_lut2_I0_O)        0.332     3.065 r  u_uart_top/u_uart_rx/array_reg_reg_0_3_0_5_i_1/O
                         net (fo=16, routed)          0.345     3.410    u_uart_top/u_fifo_rx/array_reg_reg_0_3_0_5/WE
    SLICE_X58Y72         RAMD32                                       r  u_uart_top/u_fifo_rx/array_reg_reg_0_3_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.495     8.475    u_uart_top/u_fifo_rx/array_reg_reg_0_3_0_5/WCLK
    SLICE_X58Y72         RAMD32                                       r  u_uart_top/u_fifo_rx/array_reg_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism              0.559     9.034    
                         clock uncertainty           -0.074     8.961    
    SLICE_X58Y72         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     8.428    u_uart_top/u_fifo_rx/array_reg_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          8.428    
                         arrival time                          -3.410    
  -------------------------------------------------------------------
                         slack                                  5.018    

Slack (MET) :             5.018ns  (required time - arrival time)
  Source:                 u_uart_top/u_mod_m_counter/r_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/u_fifo_rx/array_reg_reg_0_3_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 1.574ns (36.403%)  route 2.750ns (63.597%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.626    -0.914    u_uart_top/u_mod_m_counter/clk
    SLICE_X58Y87         FDCE                                         r  u_uart_top/u_mod_m_counter/r_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDCE (Prop_fdce_C_Q)         0.478    -0.436 f  u_uart_top/u_mod_m_counter/r_reg_reg[8]/Q
                         net (fo=8, routed)           0.686     0.250    u_uart_top/u_mod_m_counter/r_reg[8]
    SLICE_X59Y87         LUT2 (Prop_lut2_I0_O)        0.321     0.571 f  u_uart_top/u_mod_m_counter/s_reg[3]_i_7/O
                         net (fo=1, routed)           0.436     1.007    u_uart_top/u_mod_m_counter/s_reg[3]_i_7_n_0
    SLICE_X59Y87         LUT6 (Prop_lut6_I5_O)        0.326     1.333 f  u_uart_top/u_mod_m_counter/s_reg[3]_i_4/O
                         net (fo=13, routed)          0.712     2.045    u_uart_top/u_uart_rx/r_reg_reg[9]
    SLICE_X59Y81         LUT3 (Prop_lut3_I0_O)        0.117     2.162 r  u_uart_top/u_uart_rx/array_reg_reg_0_3_0_5_i_2/O
                         net (fo=5, routed)           0.571     2.733    u_uart_top/u_uart_rx/rx_done_tick
    SLICE_X58Y73         LUT2 (Prop_lut2_I0_O)        0.332     3.065 r  u_uart_top/u_uart_rx/array_reg_reg_0_3_0_5_i_1/O
                         net (fo=16, routed)          0.345     3.410    u_uart_top/u_fifo_rx/array_reg_reg_0_3_0_5/WE
    SLICE_X58Y72         RAMD32                                       r  u_uart_top/u_fifo_rx/array_reg_reg_0_3_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.495     8.475    u_uart_top/u_fifo_rx/array_reg_reg_0_3_0_5/WCLK
    SLICE_X58Y72         RAMD32                                       r  u_uart_top/u_fifo_rx/array_reg_reg_0_3_0_5/RAMB/CLK
                         clock pessimism              0.559     9.034    
                         clock uncertainty           -0.074     8.961    
    SLICE_X58Y72         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     8.428    u_uart_top/u_fifo_rx/array_reg_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          8.428    
                         arrival time                          -3.410    
  -------------------------------------------------------------------
                         slack                                  5.018    

Slack (MET) :             5.018ns  (required time - arrival time)
  Source:                 u_uart_top/u_mod_m_counter/r_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/u_fifo_rx/array_reg_reg_0_3_0_5/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 1.574ns (36.403%)  route 2.750ns (63.597%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.626    -0.914    u_uart_top/u_mod_m_counter/clk
    SLICE_X58Y87         FDCE                                         r  u_uart_top/u_mod_m_counter/r_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDCE (Prop_fdce_C_Q)         0.478    -0.436 f  u_uart_top/u_mod_m_counter/r_reg_reg[8]/Q
                         net (fo=8, routed)           0.686     0.250    u_uart_top/u_mod_m_counter/r_reg[8]
    SLICE_X59Y87         LUT2 (Prop_lut2_I0_O)        0.321     0.571 f  u_uart_top/u_mod_m_counter/s_reg[3]_i_7/O
                         net (fo=1, routed)           0.436     1.007    u_uart_top/u_mod_m_counter/s_reg[3]_i_7_n_0
    SLICE_X59Y87         LUT6 (Prop_lut6_I5_O)        0.326     1.333 f  u_uart_top/u_mod_m_counter/s_reg[3]_i_4/O
                         net (fo=13, routed)          0.712     2.045    u_uart_top/u_uart_rx/r_reg_reg[9]
    SLICE_X59Y81         LUT3 (Prop_lut3_I0_O)        0.117     2.162 r  u_uart_top/u_uart_rx/array_reg_reg_0_3_0_5_i_2/O
                         net (fo=5, routed)           0.571     2.733    u_uart_top/u_uart_rx/rx_done_tick
    SLICE_X58Y73         LUT2 (Prop_lut2_I0_O)        0.332     3.065 r  u_uart_top/u_uart_rx/array_reg_reg_0_3_0_5_i_1/O
                         net (fo=16, routed)          0.345     3.410    u_uart_top/u_fifo_rx/array_reg_reg_0_3_0_5/WE
    SLICE_X58Y72         RAMD32                                       r  u_uart_top/u_fifo_rx/array_reg_reg_0_3_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.495     8.475    u_uart_top/u_fifo_rx/array_reg_reg_0_3_0_5/WCLK
    SLICE_X58Y72         RAMD32                                       r  u_uart_top/u_fifo_rx/array_reg_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism              0.559     9.034    
                         clock uncertainty           -0.074     8.961    
    SLICE_X58Y72         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     8.428    u_uart_top/u_fifo_rx/array_reg_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          8.428    
                         arrival time                          -3.410    
  -------------------------------------------------------------------
                         slack                                  5.018    

Slack (MET) :             5.018ns  (required time - arrival time)
  Source:                 u_uart_top/u_mod_m_counter/r_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/u_fifo_rx/array_reg_reg_0_3_0_5/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 1.574ns (36.403%)  route 2.750ns (63.597%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.626    -0.914    u_uart_top/u_mod_m_counter/clk
    SLICE_X58Y87         FDCE                                         r  u_uart_top/u_mod_m_counter/r_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDCE (Prop_fdce_C_Q)         0.478    -0.436 f  u_uart_top/u_mod_m_counter/r_reg_reg[8]/Q
                         net (fo=8, routed)           0.686     0.250    u_uart_top/u_mod_m_counter/r_reg[8]
    SLICE_X59Y87         LUT2 (Prop_lut2_I0_O)        0.321     0.571 f  u_uart_top/u_mod_m_counter/s_reg[3]_i_7/O
                         net (fo=1, routed)           0.436     1.007    u_uart_top/u_mod_m_counter/s_reg[3]_i_7_n_0
    SLICE_X59Y87         LUT6 (Prop_lut6_I5_O)        0.326     1.333 f  u_uart_top/u_mod_m_counter/s_reg[3]_i_4/O
                         net (fo=13, routed)          0.712     2.045    u_uart_top/u_uart_rx/r_reg_reg[9]
    SLICE_X59Y81         LUT3 (Prop_lut3_I0_O)        0.117     2.162 r  u_uart_top/u_uart_rx/array_reg_reg_0_3_0_5_i_2/O
                         net (fo=5, routed)           0.571     2.733    u_uart_top/u_uart_rx/rx_done_tick
    SLICE_X58Y73         LUT2 (Prop_lut2_I0_O)        0.332     3.065 r  u_uart_top/u_uart_rx/array_reg_reg_0_3_0_5_i_1/O
                         net (fo=16, routed)          0.345     3.410    u_uart_top/u_fifo_rx/array_reg_reg_0_3_0_5/WE
    SLICE_X58Y72         RAMD32                                       r  u_uart_top/u_fifo_rx/array_reg_reg_0_3_0_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.495     8.475    u_uart_top/u_fifo_rx/array_reg_reg_0_3_0_5/WCLK
    SLICE_X58Y72         RAMD32                                       r  u_uart_top/u_fifo_rx/array_reg_reg_0_3_0_5/RAMC/CLK
                         clock pessimism              0.559     9.034    
                         clock uncertainty           -0.074     8.961    
    SLICE_X58Y72         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     8.428    u_uart_top/u_fifo_rx/array_reg_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          8.428    
                         arrival time                          -3.410    
  -------------------------------------------------------------------
                         slack                                  5.018    

Slack (MET) :             5.018ns  (required time - arrival time)
  Source:                 u_uart_top/u_mod_m_counter/r_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/u_fifo_rx/array_reg_reg_0_3_0_5/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 1.574ns (36.403%)  route 2.750ns (63.597%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.626    -0.914    u_uart_top/u_mod_m_counter/clk
    SLICE_X58Y87         FDCE                                         r  u_uart_top/u_mod_m_counter/r_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDCE (Prop_fdce_C_Q)         0.478    -0.436 f  u_uart_top/u_mod_m_counter/r_reg_reg[8]/Q
                         net (fo=8, routed)           0.686     0.250    u_uart_top/u_mod_m_counter/r_reg[8]
    SLICE_X59Y87         LUT2 (Prop_lut2_I0_O)        0.321     0.571 f  u_uart_top/u_mod_m_counter/s_reg[3]_i_7/O
                         net (fo=1, routed)           0.436     1.007    u_uart_top/u_mod_m_counter/s_reg[3]_i_7_n_0
    SLICE_X59Y87         LUT6 (Prop_lut6_I5_O)        0.326     1.333 f  u_uart_top/u_mod_m_counter/s_reg[3]_i_4/O
                         net (fo=13, routed)          0.712     2.045    u_uart_top/u_uart_rx/r_reg_reg[9]
    SLICE_X59Y81         LUT3 (Prop_lut3_I0_O)        0.117     2.162 r  u_uart_top/u_uart_rx/array_reg_reg_0_3_0_5_i_2/O
                         net (fo=5, routed)           0.571     2.733    u_uart_top/u_uart_rx/rx_done_tick
    SLICE_X58Y73         LUT2 (Prop_lut2_I0_O)        0.332     3.065 r  u_uart_top/u_uart_rx/array_reg_reg_0_3_0_5_i_1/O
                         net (fo=16, routed)          0.345     3.410    u_uart_top/u_fifo_rx/array_reg_reg_0_3_0_5/WE
    SLICE_X58Y72         RAMD32                                       r  u_uart_top/u_fifo_rx/array_reg_reg_0_3_0_5/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.495     8.475    u_uart_top/u_fifo_rx/array_reg_reg_0_3_0_5/WCLK
    SLICE_X58Y72         RAMD32                                       r  u_uart_top/u_fifo_rx/array_reg_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism              0.559     9.034    
                         clock uncertainty           -0.074     8.961    
    SLICE_X58Y72         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     8.428    u_uart_top/u_fifo_rx/array_reg_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          8.428    
                         arrival time                          -3.410    
  -------------------------------------------------------------------
                         slack                                  5.018    

Slack (MET) :             5.018ns  (required time - arrival time)
  Source:                 u_uart_top/u_mod_m_counter/r_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/u_fifo_rx/array_reg_reg_0_3_0_5/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 1.574ns (36.403%)  route 2.750ns (63.597%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.626    -0.914    u_uart_top/u_mod_m_counter/clk
    SLICE_X58Y87         FDCE                                         r  u_uart_top/u_mod_m_counter/r_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDCE (Prop_fdce_C_Q)         0.478    -0.436 f  u_uart_top/u_mod_m_counter/r_reg_reg[8]/Q
                         net (fo=8, routed)           0.686     0.250    u_uart_top/u_mod_m_counter/r_reg[8]
    SLICE_X59Y87         LUT2 (Prop_lut2_I0_O)        0.321     0.571 f  u_uart_top/u_mod_m_counter/s_reg[3]_i_7/O
                         net (fo=1, routed)           0.436     1.007    u_uart_top/u_mod_m_counter/s_reg[3]_i_7_n_0
    SLICE_X59Y87         LUT6 (Prop_lut6_I5_O)        0.326     1.333 f  u_uart_top/u_mod_m_counter/s_reg[3]_i_4/O
                         net (fo=13, routed)          0.712     2.045    u_uart_top/u_uart_rx/r_reg_reg[9]
    SLICE_X59Y81         LUT3 (Prop_lut3_I0_O)        0.117     2.162 r  u_uart_top/u_uart_rx/array_reg_reg_0_3_0_5_i_2/O
                         net (fo=5, routed)           0.571     2.733    u_uart_top/u_uart_rx/rx_done_tick
    SLICE_X58Y73         LUT2 (Prop_lut2_I0_O)        0.332     3.065 r  u_uart_top/u_uart_rx/array_reg_reg_0_3_0_5_i_1/O
                         net (fo=16, routed)          0.345     3.410    u_uart_top/u_fifo_rx/array_reg_reg_0_3_0_5/WE
    SLICE_X58Y72         RAMS32                                       r  u_uart_top/u_fifo_rx/array_reg_reg_0_3_0_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.495     8.475    u_uart_top/u_fifo_rx/array_reg_reg_0_3_0_5/WCLK
    SLICE_X58Y72         RAMS32                                       r  u_uart_top/u_fifo_rx/array_reg_reg_0_3_0_5/RAMD/CLK
                         clock pessimism              0.559     9.034    
                         clock uncertainty           -0.074     8.961    
    SLICE_X58Y72         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533     8.428    u_uart_top/u_fifo_rx/array_reg_reg_0_3_0_5/RAMD
  -------------------------------------------------------------------
                         required time                          8.428    
                         arrival time                          -3.410    
  -------------------------------------------------------------------
                         slack                                  5.018    

Slack (MET) :             5.018ns  (required time - arrival time)
  Source:                 u_uart_top/u_mod_m_counter/r_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/u_fifo_rx/array_reg_reg_0_3_0_5/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 1.574ns (36.403%)  route 2.750ns (63.597%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.626    -0.914    u_uart_top/u_mod_m_counter/clk
    SLICE_X58Y87         FDCE                                         r  u_uart_top/u_mod_m_counter/r_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDCE (Prop_fdce_C_Q)         0.478    -0.436 f  u_uart_top/u_mod_m_counter/r_reg_reg[8]/Q
                         net (fo=8, routed)           0.686     0.250    u_uart_top/u_mod_m_counter/r_reg[8]
    SLICE_X59Y87         LUT2 (Prop_lut2_I0_O)        0.321     0.571 f  u_uart_top/u_mod_m_counter/s_reg[3]_i_7/O
                         net (fo=1, routed)           0.436     1.007    u_uart_top/u_mod_m_counter/s_reg[3]_i_7_n_0
    SLICE_X59Y87         LUT6 (Prop_lut6_I5_O)        0.326     1.333 f  u_uart_top/u_mod_m_counter/s_reg[3]_i_4/O
                         net (fo=13, routed)          0.712     2.045    u_uart_top/u_uart_rx/r_reg_reg[9]
    SLICE_X59Y81         LUT3 (Prop_lut3_I0_O)        0.117     2.162 r  u_uart_top/u_uart_rx/array_reg_reg_0_3_0_5_i_2/O
                         net (fo=5, routed)           0.571     2.733    u_uart_top/u_uart_rx/rx_done_tick
    SLICE_X58Y73         LUT2 (Prop_lut2_I0_O)        0.332     3.065 r  u_uart_top/u_uart_rx/array_reg_reg_0_3_0_5_i_1/O
                         net (fo=16, routed)          0.345     3.410    u_uart_top/u_fifo_rx/array_reg_reg_0_3_0_5/WE
    SLICE_X58Y72         RAMS32                                       r  u_uart_top/u_fifo_rx/array_reg_reg_0_3_0_5/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.495     8.475    u_uart_top/u_fifo_rx/array_reg_reg_0_3_0_5/WCLK
    SLICE_X58Y72         RAMS32                                       r  u_uart_top/u_fifo_rx/array_reg_reg_0_3_0_5/RAMD_D1/CLK
                         clock pessimism              0.559     9.034    
                         clock uncertainty           -0.074     8.961    
    SLICE_X58Y72         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533     8.428    u_uart_top/u_fifo_rx/array_reg_reg_0_3_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                          8.428    
                         arrival time                          -3.410    
  -------------------------------------------------------------------
                         slack                                  5.018    

Slack (MET) :             5.025ns  (required time - arrival time)
  Source:                 u_uart_top/u_mod_m_counter/r_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/u_fifo_rx/array_reg_reg_0_3_6_7/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 1.574ns (36.471%)  route 2.742ns (63.529%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 8.474 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.626    -0.914    u_uart_top/u_mod_m_counter/clk
    SLICE_X58Y87         FDCE                                         r  u_uart_top/u_mod_m_counter/r_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDCE (Prop_fdce_C_Q)         0.478    -0.436 f  u_uart_top/u_mod_m_counter/r_reg_reg[8]/Q
                         net (fo=8, routed)           0.686     0.250    u_uart_top/u_mod_m_counter/r_reg[8]
    SLICE_X59Y87         LUT2 (Prop_lut2_I0_O)        0.321     0.571 f  u_uart_top/u_mod_m_counter/s_reg[3]_i_7/O
                         net (fo=1, routed)           0.436     1.007    u_uart_top/u_mod_m_counter/s_reg[3]_i_7_n_0
    SLICE_X59Y87         LUT6 (Prop_lut6_I5_O)        0.326     1.333 f  u_uart_top/u_mod_m_counter/s_reg[3]_i_4/O
                         net (fo=13, routed)          0.712     2.045    u_uart_top/u_uart_rx/r_reg_reg[9]
    SLICE_X59Y81         LUT3 (Prop_lut3_I0_O)        0.117     2.162 r  u_uart_top/u_uart_rx/array_reg_reg_0_3_0_5_i_2/O
                         net (fo=5, routed)           0.571     2.733    u_uart_top/u_uart_rx/rx_done_tick
    SLICE_X58Y73         LUT2 (Prop_lut2_I0_O)        0.332     3.065 r  u_uart_top/u_uart_rx/array_reg_reg_0_3_0_5_i_1/O
                         net (fo=16, routed)          0.337     3.402    u_uart_top/u_fifo_rx/array_reg_reg_0_3_6_7/WE
    SLICE_X60Y73         RAMD32                                       r  u_uart_top/u_fifo_rx/array_reg_reg_0_3_6_7/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.494     8.474    u_uart_top/u_fifo_rx/array_reg_reg_0_3_6_7/WCLK
    SLICE_X60Y73         RAMD32                                       r  u_uart_top/u_fifo_rx/array_reg_reg_0_3_6_7/RAMA/CLK
                         clock pessimism              0.559     9.033    
                         clock uncertainty           -0.074     8.960    
    SLICE_X60Y73         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     8.427    u_uart_top/u_fifo_rx/array_reg_reg_0_3_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          8.427    
                         arrival time                          -3.402    
  -------------------------------------------------------------------
                         slack                                  5.025    

Slack (MET) :             5.025ns  (required time - arrival time)
  Source:                 u_uart_top/u_mod_m_counter/r_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/u_fifo_rx/array_reg_reg_0_3_6_7/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 1.574ns (36.471%)  route 2.742ns (63.529%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 8.474 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.626    -0.914    u_uart_top/u_mod_m_counter/clk
    SLICE_X58Y87         FDCE                                         r  u_uart_top/u_mod_m_counter/r_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDCE (Prop_fdce_C_Q)         0.478    -0.436 f  u_uart_top/u_mod_m_counter/r_reg_reg[8]/Q
                         net (fo=8, routed)           0.686     0.250    u_uart_top/u_mod_m_counter/r_reg[8]
    SLICE_X59Y87         LUT2 (Prop_lut2_I0_O)        0.321     0.571 f  u_uart_top/u_mod_m_counter/s_reg[3]_i_7/O
                         net (fo=1, routed)           0.436     1.007    u_uart_top/u_mod_m_counter/s_reg[3]_i_7_n_0
    SLICE_X59Y87         LUT6 (Prop_lut6_I5_O)        0.326     1.333 f  u_uart_top/u_mod_m_counter/s_reg[3]_i_4/O
                         net (fo=13, routed)          0.712     2.045    u_uart_top/u_uart_rx/r_reg_reg[9]
    SLICE_X59Y81         LUT3 (Prop_lut3_I0_O)        0.117     2.162 r  u_uart_top/u_uart_rx/array_reg_reg_0_3_0_5_i_2/O
                         net (fo=5, routed)           0.571     2.733    u_uart_top/u_uart_rx/rx_done_tick
    SLICE_X58Y73         LUT2 (Prop_lut2_I0_O)        0.332     3.065 r  u_uart_top/u_uart_rx/array_reg_reg_0_3_0_5_i_1/O
                         net (fo=16, routed)          0.337     3.402    u_uart_top/u_fifo_rx/array_reg_reg_0_3_6_7/WE
    SLICE_X60Y73         RAMD32                                       r  u_uart_top/u_fifo_rx/array_reg_reg_0_3_6_7/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.494     8.474    u_uart_top/u_fifo_rx/array_reg_reg_0_3_6_7/WCLK
    SLICE_X60Y73         RAMD32                                       r  u_uart_top/u_fifo_rx/array_reg_reg_0_3_6_7/RAMA_D1/CLK
                         clock pessimism              0.559     9.033    
                         clock uncertainty           -0.074     8.960    
    SLICE_X60Y73         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     8.427    u_uart_top/u_fifo_rx/array_reg_reg_0_3_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          8.427    
                         arrival time                          -3.402    
  -------------------------------------------------------------------
                         slack                                  5.025    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 u_read_unit/dout_aux_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_read_unit/dout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.017%)  route 0.066ns (31.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.557    -0.607    u_read_unit/clk
    SLICE_X59Y70         FDRE                                         r  u_read_unit/dout_aux_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  u_read_unit/dout_aux_reg[14]/Q
                         net (fo=2, routed)           0.066    -0.400    u_read_unit/dout_aux[14]
    SLICE_X58Y70         FDRE                                         r  u_read_unit/dout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.826    -0.847    u_read_unit/clk
    SLICE_X58Y70         FDRE                                         r  u_read_unit/dout_reg[14]/C
                         clock pessimism              0.253    -0.594    
    SLICE_X58Y70         FDRE (Hold_fdre_C_D)         0.076    -0.518    u_read_unit/dout_reg[14]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_uart_top/u_fifo_rx/w_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/u_fifo_rx/array_reg_reg_0_3_6_7/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.128ns (32.700%)  route 0.263ns (67.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.554    -0.610    u_uart_top/u_fifo_rx/clk
    SLICE_X59Y73         FDCE                                         r  u_uart_top/u_fifo_rx/w_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y73         FDCE (Prop_fdce_C_Q)         0.128    -0.482 r  u_uart_top/u_fifo_rx/w_ptr_reg_reg[1]/Q
                         net (fo=19, routed)          0.263    -0.219    u_uart_top/u_fifo_rx/array_reg_reg_0_3_6_7/ADDRD1
    SLICE_X60Y73         RAMD32                                       r  u_uart_top/u_fifo_rx/array_reg_reg_0_3_6_7/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.822    -0.851    u_uart_top/u_fifo_rx/array_reg_reg_0_3_6_7/WCLK
    SLICE_X60Y73         RAMD32                                       r  u_uart_top/u_fifo_rx/array_reg_reg_0_3_6_7/RAMA/CLK
                         clock pessimism              0.254    -0.597    
    SLICE_X60Y73         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.256    -0.341    u_uart_top/u_fifo_rx/array_reg_reg_0_3_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_uart_top/u_fifo_rx/w_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/u_fifo_rx/array_reg_reg_0_3_6_7/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.128ns (32.700%)  route 0.263ns (67.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.554    -0.610    u_uart_top/u_fifo_rx/clk
    SLICE_X59Y73         FDCE                                         r  u_uart_top/u_fifo_rx/w_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y73         FDCE (Prop_fdce_C_Q)         0.128    -0.482 r  u_uart_top/u_fifo_rx/w_ptr_reg_reg[1]/Q
                         net (fo=19, routed)          0.263    -0.219    u_uart_top/u_fifo_rx/array_reg_reg_0_3_6_7/ADDRD1
    SLICE_X60Y73         RAMD32                                       r  u_uart_top/u_fifo_rx/array_reg_reg_0_3_6_7/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.822    -0.851    u_uart_top/u_fifo_rx/array_reg_reg_0_3_6_7/WCLK
    SLICE_X60Y73         RAMD32                                       r  u_uart_top/u_fifo_rx/array_reg_reg_0_3_6_7/RAMA_D1/CLK
                         clock pessimism              0.254    -0.597    
    SLICE_X60Y73         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.256    -0.341    u_uart_top/u_fifo_rx/array_reg_reg_0_3_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_uart_top/u_fifo_rx/w_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/u_fifo_rx/array_reg_reg_0_3_6_7/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.128ns (32.700%)  route 0.263ns (67.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.554    -0.610    u_uart_top/u_fifo_rx/clk
    SLICE_X59Y73         FDCE                                         r  u_uart_top/u_fifo_rx/w_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y73         FDCE (Prop_fdce_C_Q)         0.128    -0.482 r  u_uart_top/u_fifo_rx/w_ptr_reg_reg[1]/Q
                         net (fo=19, routed)          0.263    -0.219    u_uart_top/u_fifo_rx/array_reg_reg_0_3_6_7/ADDRD1
    SLICE_X60Y73         RAMD32                                       r  u_uart_top/u_fifo_rx/array_reg_reg_0_3_6_7/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.822    -0.851    u_uart_top/u_fifo_rx/array_reg_reg_0_3_6_7/WCLK
    SLICE_X60Y73         RAMD32                                       r  u_uart_top/u_fifo_rx/array_reg_reg_0_3_6_7/RAMB/CLK
                         clock pessimism              0.254    -0.597    
    SLICE_X60Y73         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.256    -0.341    u_uart_top/u_fifo_rx/array_reg_reg_0_3_6_7/RAMB
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_uart_top/u_fifo_rx/w_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/u_fifo_rx/array_reg_reg_0_3_6_7/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.128ns (32.700%)  route 0.263ns (67.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.554    -0.610    u_uart_top/u_fifo_rx/clk
    SLICE_X59Y73         FDCE                                         r  u_uart_top/u_fifo_rx/w_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y73         FDCE (Prop_fdce_C_Q)         0.128    -0.482 r  u_uart_top/u_fifo_rx/w_ptr_reg_reg[1]/Q
                         net (fo=19, routed)          0.263    -0.219    u_uart_top/u_fifo_rx/array_reg_reg_0_3_6_7/ADDRD1
    SLICE_X60Y73         RAMD32                                       r  u_uart_top/u_fifo_rx/array_reg_reg_0_3_6_7/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.822    -0.851    u_uart_top/u_fifo_rx/array_reg_reg_0_3_6_7/WCLK
    SLICE_X60Y73         RAMD32                                       r  u_uart_top/u_fifo_rx/array_reg_reg_0_3_6_7/RAMB_D1/CLK
                         clock pessimism              0.254    -0.597    
    SLICE_X60Y73         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.256    -0.341    u_uart_top/u_fifo_rx/array_reg_reg_0_3_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_uart_top/u_fifo_rx/w_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/u_fifo_rx/array_reg_reg_0_3_6_7/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.128ns (32.700%)  route 0.263ns (67.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.554    -0.610    u_uart_top/u_fifo_rx/clk
    SLICE_X59Y73         FDCE                                         r  u_uart_top/u_fifo_rx/w_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y73         FDCE (Prop_fdce_C_Q)         0.128    -0.482 r  u_uart_top/u_fifo_rx/w_ptr_reg_reg[1]/Q
                         net (fo=19, routed)          0.263    -0.219    u_uart_top/u_fifo_rx/array_reg_reg_0_3_6_7/ADDRD1
    SLICE_X60Y73         RAMD32                                       r  u_uart_top/u_fifo_rx/array_reg_reg_0_3_6_7/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.822    -0.851    u_uart_top/u_fifo_rx/array_reg_reg_0_3_6_7/WCLK
    SLICE_X60Y73         RAMD32                                       r  u_uart_top/u_fifo_rx/array_reg_reg_0_3_6_7/RAMC/CLK
                         clock pessimism              0.254    -0.597    
    SLICE_X60Y73         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.256    -0.341    u_uart_top/u_fifo_rx/array_reg_reg_0_3_6_7/RAMC
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_uart_top/u_fifo_rx/w_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/u_fifo_rx/array_reg_reg_0_3_6_7/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.128ns (32.700%)  route 0.263ns (67.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.554    -0.610    u_uart_top/u_fifo_rx/clk
    SLICE_X59Y73         FDCE                                         r  u_uart_top/u_fifo_rx/w_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y73         FDCE (Prop_fdce_C_Q)         0.128    -0.482 r  u_uart_top/u_fifo_rx/w_ptr_reg_reg[1]/Q
                         net (fo=19, routed)          0.263    -0.219    u_uart_top/u_fifo_rx/array_reg_reg_0_3_6_7/ADDRD1
    SLICE_X60Y73         RAMD32                                       r  u_uart_top/u_fifo_rx/array_reg_reg_0_3_6_7/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.822    -0.851    u_uart_top/u_fifo_rx/array_reg_reg_0_3_6_7/WCLK
    SLICE_X60Y73         RAMD32                                       r  u_uart_top/u_fifo_rx/array_reg_reg_0_3_6_7/RAMC_D1/CLK
                         clock pessimism              0.254    -0.597    
    SLICE_X60Y73         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.256    -0.341    u_uart_top/u_fifo_rx/array_reg_reg_0_3_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_uart_top/u_fifo_rx/w_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/u_fifo_rx/array_reg_reg_0_3_6_7/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.128ns (32.700%)  route 0.263ns (67.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.554    -0.610    u_uart_top/u_fifo_rx/clk
    SLICE_X59Y73         FDCE                                         r  u_uart_top/u_fifo_rx/w_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y73         FDCE (Prop_fdce_C_Q)         0.128    -0.482 r  u_uart_top/u_fifo_rx/w_ptr_reg_reg[1]/Q
                         net (fo=19, routed)          0.263    -0.219    u_uart_top/u_fifo_rx/array_reg_reg_0_3_6_7/ADDRD1
    SLICE_X60Y73         RAMS32                                       r  u_uart_top/u_fifo_rx/array_reg_reg_0_3_6_7/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.822    -0.851    u_uart_top/u_fifo_rx/array_reg_reg_0_3_6_7/WCLK
    SLICE_X60Y73         RAMS32                                       r  u_uart_top/u_fifo_rx/array_reg_reg_0_3_6_7/RAMD/CLK
                         clock pessimism              0.254    -0.597    
    SLICE_X60Y73         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.256    -0.341    u_uart_top/u_fifo_rx/array_reg_reg_0_3_6_7/RAMD
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_uart_top/u_fifo_rx/w_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/u_fifo_rx/array_reg_reg_0_3_6_7/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.128ns (32.700%)  route 0.263ns (67.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.554    -0.610    u_uart_top/u_fifo_rx/clk
    SLICE_X59Y73         FDCE                                         r  u_uart_top/u_fifo_rx/w_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y73         FDCE (Prop_fdce_C_Q)         0.128    -0.482 r  u_uart_top/u_fifo_rx/w_ptr_reg_reg[1]/Q
                         net (fo=19, routed)          0.263    -0.219    u_uart_top/u_fifo_rx/array_reg_reg_0_3_6_7/ADDRD1
    SLICE_X60Y73         RAMS32                                       r  u_uart_top/u_fifo_rx/array_reg_reg_0_3_6_7/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.822    -0.851    u_uart_top/u_fifo_rx/array_reg_reg_0_3_6_7/WCLK
    SLICE_X60Y73         RAMS32                                       r  u_uart_top/u_fifo_rx/array_reg_reg_0_3_6_7/RAMD_D1/CLK
                         clock pessimism              0.254    -0.597    
    SLICE_X60Y73         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.256    -0.341    u_uart_top/u_fifo_rx/array_reg_reg_0_3_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u_uart_top/u_fifo_tx/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_top/u_fifo_tx/array_reg_reg_0_3_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.859%)  route 0.331ns (70.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.564    -0.600    u_uart_top/u_fifo_tx/clk
    SLICE_X63Y85         FDCE                                         r  u_uart_top/u_fifo_tx/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  u_uart_top/u_fifo_tx/w_ptr_reg_reg[0]/Q
                         net (fo=20, routed)          0.331    -0.128    u_uart_top/u_fifo_tx/array_reg_reg_0_3_0_5/ADDRD0
    SLICE_X66Y85         RAMD32                                       r  u_uart_top/u_fifo_tx/array_reg_reg_0_3_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.835    -0.838    u_uart_top/u_fifo_tx/array_reg_reg_0_3_0_5/WCLK
    SLICE_X66Y85         RAMD32                                       r  u_uart_top/u_fifo_tx/array_reg_reg_0_3_0_5/RAMA/CLK
                         clock pessimism              0.275    -0.563    
    SLICE_X66Y85         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.253    u_uart_top/u_fifo_tx/array_reg_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X60Y81     u_uart_top/u_uart_rx/s_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X60Y81     u_uart_top/u_uart_rx/s_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X61Y81     u_uart_top/u_uart_rx/s_reg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X61Y81     u_uart_top/u_uart_rx/s_reg_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X59Y81     u_uart_top/u_uart_rx/state_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X59Y81     u_uart_top/u_uart_rx/state_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X67Y85     u_uart_top/u_uart_tx/b_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X67Y85     u_uart_top/u_uart_tx/b_reg_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y85     u_uart_top/u_fifo_tx/array_reg_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y85     u_uart_top/u_fifo_tx/array_reg_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y85     u_uart_top/u_fifo_tx/array_reg_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y85     u_uart_top/u_fifo_tx/array_reg_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y85     u_uart_top/u_fifo_tx/array_reg_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y85     u_uart_top/u_fifo_tx/array_reg_reg_0_3_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y85     u_uart_top/u_fifo_tx/array_reg_reg_0_3_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y85     u_uart_top/u_fifo_tx/array_reg_reg_0_3_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y86     u_uart_top/u_fifo_tx/array_reg_reg_0_3_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y86     u_uart_top/u_fifo_tx/array_reg_reg_0_3_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y72     u_uart_top/u_fifo_rx/array_reg_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y72     u_uart_top/u_fifo_rx/array_reg_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y72     u_uart_top/u_fifo_rx/array_reg_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y72     u_uart_top/u_fifo_rx/array_reg_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y72     u_uart_top/u_fifo_rx/array_reg_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y72     u_uart_top/u_fifo_rx/array_reg_reg_0_3_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y72     u_uart_top/u_fifo_rx/array_reg_reg_0_3_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y72     u_uart_top/u_fifo_rx/array_reg_reg_0_3_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y73     u_uart_top/u_fifo_rx/array_reg_reg_0_3_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y73     u_uart_top/u_fifo_rx/array_reg_reg_0_3_6_7/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       80.579ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             80.579ns  (required time - arrival time)
  Source:                 u_tx_top/u_tx_filter_infase/fase_ptr_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.322ns  (logic 5.279ns (27.321%)  route 14.043ns (72.679%))
  Logic Levels:           19  (CARRY4=5 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 98.479 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        1.620    -0.920    u_tx_top/u_tx_filter_infase/clk_out2
    SLICE_X42Y102        FDRE                                         r  u_tx_top/u_tx_filter_infase/fase_ptr_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.402 r  u_tx_top/u_tx_filter_infase/fase_ptr_reg[1]_rep__1/Q
                         net (fo=113, routed)         4.234     3.832    u_tx_top/u_tx_filter_infase/fase_ptr_reg[1]_rep__1_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I2_O)        0.124     3.956 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_1091/O
                         net (fo=1, routed)           0.000     3.956    u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_1091_n_0
    SLICE_X55Y93         MUXF7 (Prop_muxf7_I1_O)      0.245     4.201 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_944/O
                         net (fo=1, routed)           0.000     4.201    u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_944_n_0
    SLICE_X55Y93         MUXF8 (Prop_muxf8_I0_O)      0.104     4.305 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_823/O
                         net (fo=9, routed)           1.481     5.786    u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_823_n_0
    SLICE_X54Y99         LUT2 (Prop_lut2_I1_O)        0.316     6.102 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_813/O
                         net (fo=2, routed)           0.682     6.784    u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_813_n_0
    SLICE_X54Y99         LUT6 (Prop_lut6_I0_O)        0.124     6.908 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_531/O
                         net (fo=2, routed)           1.164     8.072    u_tx_top/u_tx_filter_infase/p_15_in[2]
    SLICE_X53Y101        LUT6 (Prop_lut6_I4_O)        0.124     8.196 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_342/O
                         net (fo=2, routed)           0.808     9.004    u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_342_n_0
    SLICE_X54Y101        LUT4 (Prop_lut4_I3_O)        0.124     9.128 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_345/O
                         net (fo=1, routed)           0.000     9.128    u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_345_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.504 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_143/CO[3]
                         net (fo=1, routed)           0.000     9.504    u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_143_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.827 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_135/O[1]
                         net (fo=2, routed)           1.197    11.024    u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_2[1]
    SLICE_X44Y102        LUT6 (Prop_lut6_I1_O)        0.306    11.330 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_58/O
                         net (fo=2, routed)           0.652    11.982    u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_58_n_0
    SLICE_X45Y102        LUT4 (Prop_lut4_I0_O)        0.124    12.106 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_62/O
                         net (fo=1, routed)           0.000    12.106    u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_62_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.504 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.504    u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_18_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.726 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_90/O[0]
                         net (fo=3, routed)           0.888    13.614    u_tx_top_n_76
    SLICE_X39Y102        LUT3 (Prop_lut3_I1_O)        0.299    13.913 r  o_tx_filter_reg[6]_i_91/O
                         net (fo=2, routed)           0.412    14.325    o_tx_filter_reg[6]_i_91_n_0
    SLICE_X41Y102        LUT5 (Prop_lut5_I1_O)        0.124    14.449 r  o_tx_filter_reg[6]_i_27/O
                         net (fo=2, routed)           0.669    15.118    o_tx_filter_reg[6]_i_27_n_0
    SLICE_X40Y102        LUT6 (Prop_lut6_I0_O)        0.124    15.242 r  o_tx_filter_reg[6]_i_31/O
                         net (fo=1, routed)           0.000    15.242    o_tx_filter_reg[6]_i_31_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.882 f  o_tx_filter_reg_reg[6]_i_13/O[3]
                         net (fo=3, routed)           0.961    16.843    u_tx_top/u_tx_filter_infase/bits_reg_reg[15]_1[3]
    SLICE_X43Y100        LUT4 (Prop_lut4_I3_O)        0.332    17.175 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_3/O
                         net (fo=8, routed)           0.895    18.070    u_register_file/bits_reg_reg[15]
    SLICE_X44Y100        LUT5 (Prop_lut5_I3_O)        0.332    18.402 r  u_register_file/o_tx_filter_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    18.402    u_tx_top/u_tx_filter_infase/filter_type_reg_reg_5
    SLICE_X44Y100        FDRE                                         r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        1.500    98.479    u_tx_top/u_tx_filter_infase/clk_out2
    SLICE_X44Y100        FDRE                                         r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[0]/C
                         clock pessimism              0.576    99.055    
                         clock uncertainty           -0.106    98.949    
    SLICE_X44Y100        FDRE (Setup_fdre_C_D)        0.032    98.981    u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         98.981    
                         arrival time                         -18.402    
  -------------------------------------------------------------------
                         slack                                 80.579    

Slack (MET) :             80.579ns  (required time - arrival time)
  Source:                 u_tx_top/u_tx_filter_infase/fase_ptr_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.321ns  (logic 5.279ns (27.323%)  route 14.042ns (72.677%))
  Logic Levels:           19  (CARRY4=5 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 98.479 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        1.620    -0.920    u_tx_top/u_tx_filter_infase/clk_out2
    SLICE_X42Y102        FDRE                                         r  u_tx_top/u_tx_filter_infase/fase_ptr_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.402 r  u_tx_top/u_tx_filter_infase/fase_ptr_reg[1]_rep__1/Q
                         net (fo=113, routed)         4.234     3.832    u_tx_top/u_tx_filter_infase/fase_ptr_reg[1]_rep__1_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I2_O)        0.124     3.956 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_1091/O
                         net (fo=1, routed)           0.000     3.956    u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_1091_n_0
    SLICE_X55Y93         MUXF7 (Prop_muxf7_I1_O)      0.245     4.201 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_944/O
                         net (fo=1, routed)           0.000     4.201    u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_944_n_0
    SLICE_X55Y93         MUXF8 (Prop_muxf8_I0_O)      0.104     4.305 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_823/O
                         net (fo=9, routed)           1.481     5.786    u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_823_n_0
    SLICE_X54Y99         LUT2 (Prop_lut2_I1_O)        0.316     6.102 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_813/O
                         net (fo=2, routed)           0.682     6.784    u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_813_n_0
    SLICE_X54Y99         LUT6 (Prop_lut6_I0_O)        0.124     6.908 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_531/O
                         net (fo=2, routed)           1.164     8.072    u_tx_top/u_tx_filter_infase/p_15_in[2]
    SLICE_X53Y101        LUT6 (Prop_lut6_I4_O)        0.124     8.196 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_342/O
                         net (fo=2, routed)           0.808     9.004    u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_342_n_0
    SLICE_X54Y101        LUT4 (Prop_lut4_I3_O)        0.124     9.128 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_345/O
                         net (fo=1, routed)           0.000     9.128    u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_345_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.504 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_143/CO[3]
                         net (fo=1, routed)           0.000     9.504    u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_143_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.827 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_135/O[1]
                         net (fo=2, routed)           1.197    11.024    u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_2[1]
    SLICE_X44Y102        LUT6 (Prop_lut6_I1_O)        0.306    11.330 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_58/O
                         net (fo=2, routed)           0.652    11.982    u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_58_n_0
    SLICE_X45Y102        LUT4 (Prop_lut4_I0_O)        0.124    12.106 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_62/O
                         net (fo=1, routed)           0.000    12.106    u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_62_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.504 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.504    u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_18_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.726 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_90/O[0]
                         net (fo=3, routed)           0.888    13.614    u_tx_top_n_76
    SLICE_X39Y102        LUT3 (Prop_lut3_I1_O)        0.299    13.913 r  o_tx_filter_reg[6]_i_91/O
                         net (fo=2, routed)           0.412    14.325    o_tx_filter_reg[6]_i_91_n_0
    SLICE_X41Y102        LUT5 (Prop_lut5_I1_O)        0.124    14.449 r  o_tx_filter_reg[6]_i_27/O
                         net (fo=2, routed)           0.669    15.118    o_tx_filter_reg[6]_i_27_n_0
    SLICE_X40Y102        LUT6 (Prop_lut6_I0_O)        0.124    15.242 r  o_tx_filter_reg[6]_i_31/O
                         net (fo=1, routed)           0.000    15.242    o_tx_filter_reg[6]_i_31_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.882 f  o_tx_filter_reg_reg[6]_i_13/O[3]
                         net (fo=3, routed)           0.961    16.843    u_tx_top/u_tx_filter_infase/bits_reg_reg[15]_1[3]
    SLICE_X43Y100        LUT4 (Prop_lut4_I3_O)        0.332    17.175 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_3/O
                         net (fo=8, routed)           0.894    18.069    u_register_file/bits_reg_reg[15]
    SLICE_X44Y100        LUT5 (Prop_lut5_I3_O)        0.332    18.401 r  u_register_file/o_tx_filter_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    18.401    u_tx_top/u_tx_filter_infase/filter_type_reg_reg_2
    SLICE_X44Y100        FDRE                                         r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        1.500    98.479    u_tx_top/u_tx_filter_infase/clk_out2
    SLICE_X44Y100        FDRE                                         r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[3]/C
                         clock pessimism              0.576    99.055    
                         clock uncertainty           -0.106    98.949    
    SLICE_X44Y100        FDRE (Setup_fdre_C_D)        0.031    98.980    u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         98.980    
                         arrival time                         -18.401    
  -------------------------------------------------------------------
                         slack                                 80.579    

Slack (MET) :             80.696ns  (required time - arrival time)
  Source:                 u_tx_top/u_fcsg/valid_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_tx_top/u_tx_filter_quadrature/o_tx_filter_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.094ns  (logic 4.573ns (23.950%)  route 14.521ns (76.050%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 98.476 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        1.630    -0.910    u_tx_top/u_fcsg/clk_out2
    SLICE_X58Y93         FDSE                                         r  u_tx_top/u_fcsg/valid_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y93         FDSE (Prop_fdse_C_Q)         0.518    -0.392 r  u_tx_top/u_fcsg/valid_counter_reg[3]/Q
                         net (fo=37, routed)          4.792     4.400    u_tx_top/u_fcsg/bits_reg_reg[0]_0[3]
    SLICE_X51Y117        LUT6 (Prop_lut6_I2_O)        0.124     4.524 r  u_tx_top/u_fcsg/bits_reg[15]_i_1__0/O
                         net (fo=10, routed)          1.627     6.151    u_tx_top/u_tx_filter_quadrature/bit_quadrature_reg
    SLICE_X46Y114        LUT6 (Prop_lut6_I5_O)        0.124     6.275 r  u_tx_top/u_tx_filter_quadrature/o_tx_filter_reg[6]_i_538__0/O
                         net (fo=1, routed)           0.974     7.249    u_tx_top/u_tx_filter_quadrature/adder_matrix[0]_1[0]
    SLICE_X41Y114        LUT5 (Prop_lut5_I4_O)        0.124     7.373 r  u_tx_top/u_tx_filter_quadrature/o_tx_filter_reg[6]_i_344__0/O
                         net (fo=2, routed)           0.603     7.977    u_tx_top/u_tx_filter_quadrature/o_tx_filter_reg[6]_i_344__0_n_0
    SLICE_X42Y114        LUT4 (Prop_lut4_I0_O)        0.124     8.101 r  u_tx_top/u_tx_filter_quadrature/o_tx_filter_reg[6]_i_347__0/O
                         net (fo=1, routed)           0.000     8.101    u_tx_top/u_tx_filter_quadrature/o_tx_filter_reg[6]_i_347__0_n_0
    SLICE_X42Y114        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.679 r  u_tx_top/u_tx_filter_quadrature/o_tx_filter_reg_reg[6]_i_143__0/O[2]
                         net (fo=2, routed)           1.146     9.825    u_tx_top/u_tx_filter_quadrature/o_tx_filter_reg_reg[6]_1[1]
    SLICE_X43Y118        LUT6 (Prop_lut6_I1_O)        0.301    10.126 r  u_tx_top/u_tx_filter_quadrature/o_tx_filter_reg[6]_i_79__0/O
                         net (fo=2, routed)           0.436    10.562    u_tx_top/u_tx_filter_quadrature/o_tx_filter_reg[6]_i_79__0_n_0
    SLICE_X42Y117        LUT6 (Prop_lut6_I0_O)        0.124    10.686 r  u_tx_top/u_tx_filter_quadrature/o_tx_filter_reg[6]_i_82__0/O
                         net (fo=1, routed)           0.000    10.686    u_tx_top/u_tx_filter_quadrature/o_tx_filter_reg[6]_i_82__0_n_0
    SLICE_X42Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.062 r  u_tx_top/u_tx_filter_quadrature/o_tx_filter_reg_reg[6]_i_23__0/CO[3]
                         net (fo=1, routed)           0.000    11.062    u_tx_top/u_tx_filter_quadrature/o_tx_filter_reg_reg[6]_i_23__0_n_0
    SLICE_X42Y118        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.301 r  u_tx_top/u_tx_filter_quadrature/o_tx_filter_reg_reg[6]_i_18__0/O[2]
                         net (fo=3, routed)           0.819    12.120    u_tx_top_n_129
    SLICE_X42Y122        LUT3 (Prop_lut3_I1_O)        0.301    12.421 r  o_tx_filter_reg[6]_i_15__0/O
                         net (fo=2, routed)           0.702    13.123    o_tx_filter_reg[6]_i_15__0_n_0
    SLICE_X42Y122        LUT5 (Prop_lut5_I1_O)        0.124    13.247 r  o_tx_filter_reg[6]_i_5__0/O
                         net (fo=2, routed)           0.794    14.041    o_tx_filter_reg[6]_i_5__0_n_0
    SLICE_X44Y122        LUT6 (Prop_lut6_I0_O)        0.124    14.165 r  o_tx_filter_reg[6]_i_9__0/O
                         net (fo=1, routed)           0.000    14.165    o_tx_filter_reg[6]_i_9__0_n_0
    SLICE_X44Y122        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.566 r  o_tx_filter_reg_reg[6]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.566    o_tx_filter_reg_reg[6]_i_2__0_n_0
    SLICE_X44Y123        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.900 r  o_tx_filter_reg_reg[6]_i_13__0/O[1]
                         net (fo=3, routed)           0.971    15.870    u_tx_top/u_tx_filter_quadrature/bits_reg_reg[15]_1[1]
    SLICE_X43Y121        LUT4 (Prop_lut4_I2_O)        0.331    16.201 r  u_tx_top/u_tx_filter_quadrature/o_tx_filter_reg[6]_i_3__0/O
                         net (fo=8, routed)           1.656    17.858    u_register_file/bits_reg_reg[15]_1
    SLICE_X49Y105        LUT5 (Prop_lut5_I3_O)        0.326    18.184 r  u_register_file/o_tx_filter_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.000    18.184    u_tx_top/u_tx_filter_quadrature/filter_type_reg_reg_1
    SLICE_X49Y105        FDRE                                         r  u_tx_top/u_tx_filter_quadrature/o_tx_filter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        1.497    98.476    u_tx_top/u_tx_filter_quadrature/clk_out2
    SLICE_X49Y105        FDRE                                         r  u_tx_top/u_tx_filter_quadrature/o_tx_filter_reg_reg[4]/C
                         clock pessimism              0.480    98.957    
                         clock uncertainty           -0.106    98.851    
    SLICE_X49Y105        FDRE (Setup_fdre_C_D)        0.029    98.880    u_tx_top/u_tx_filter_quadrature/o_tx_filter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         98.880    
                         arrival time                         -18.184    
  -------------------------------------------------------------------
                         slack                                 80.696    

Slack (MET) :             80.814ns  (required time - arrival time)
  Source:                 u_tx_top/u_tx_filter_infase/fase_ptr_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.057ns  (logic 5.279ns (27.701%)  route 13.778ns (72.299%))
  Logic Levels:           19  (CARRY4=5 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 98.496 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        1.620    -0.920    u_tx_top/u_tx_filter_infase/clk_out2
    SLICE_X42Y102        FDRE                                         r  u_tx_top/u_tx_filter_infase/fase_ptr_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.402 r  u_tx_top/u_tx_filter_infase/fase_ptr_reg[1]_rep__1/Q
                         net (fo=113, routed)         4.234     3.832    u_tx_top/u_tx_filter_infase/fase_ptr_reg[1]_rep__1_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I2_O)        0.124     3.956 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_1091/O
                         net (fo=1, routed)           0.000     3.956    u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_1091_n_0
    SLICE_X55Y93         MUXF7 (Prop_muxf7_I1_O)      0.245     4.201 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_944/O
                         net (fo=1, routed)           0.000     4.201    u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_944_n_0
    SLICE_X55Y93         MUXF8 (Prop_muxf8_I0_O)      0.104     4.305 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_823/O
                         net (fo=9, routed)           1.481     5.786    u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_823_n_0
    SLICE_X54Y99         LUT2 (Prop_lut2_I1_O)        0.316     6.102 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_813/O
                         net (fo=2, routed)           0.682     6.784    u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_813_n_0
    SLICE_X54Y99         LUT6 (Prop_lut6_I0_O)        0.124     6.908 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_531/O
                         net (fo=2, routed)           1.164     8.072    u_tx_top/u_tx_filter_infase/p_15_in[2]
    SLICE_X53Y101        LUT6 (Prop_lut6_I4_O)        0.124     8.196 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_342/O
                         net (fo=2, routed)           0.808     9.004    u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_342_n_0
    SLICE_X54Y101        LUT4 (Prop_lut4_I3_O)        0.124     9.128 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_345/O
                         net (fo=1, routed)           0.000     9.128    u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_345_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.504 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_143/CO[3]
                         net (fo=1, routed)           0.000     9.504    u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_143_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.827 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_135/O[1]
                         net (fo=2, routed)           1.197    11.024    u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_2[1]
    SLICE_X44Y102        LUT6 (Prop_lut6_I1_O)        0.306    11.330 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_58/O
                         net (fo=2, routed)           0.652    11.982    u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_58_n_0
    SLICE_X45Y102        LUT4 (Prop_lut4_I0_O)        0.124    12.106 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_62/O
                         net (fo=1, routed)           0.000    12.106    u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_62_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.504 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.504    u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_18_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.726 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_90/O[0]
                         net (fo=3, routed)           0.888    13.614    u_tx_top_n_76
    SLICE_X39Y102        LUT3 (Prop_lut3_I1_O)        0.299    13.913 r  o_tx_filter_reg[6]_i_91/O
                         net (fo=2, routed)           0.412    14.325    o_tx_filter_reg[6]_i_91_n_0
    SLICE_X41Y102        LUT5 (Prop_lut5_I1_O)        0.124    14.449 r  o_tx_filter_reg[6]_i_27/O
                         net (fo=2, routed)           0.669    15.118    o_tx_filter_reg[6]_i_27_n_0
    SLICE_X40Y102        LUT6 (Prop_lut6_I0_O)        0.124    15.242 r  o_tx_filter_reg[6]_i_31/O
                         net (fo=1, routed)           0.000    15.242    o_tx_filter_reg[6]_i_31_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.882 r  o_tx_filter_reg_reg[6]_i_13/O[3]
                         net (fo=3, routed)           0.961    16.843    u_tx_top/u_tx_filter_infase/bits_reg_reg[15]_1[3]
    SLICE_X43Y100        LUT4 (Prop_lut4_I3_O)        0.332    17.175 f  u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_3/O
                         net (fo=8, routed)           0.630    17.805    u_register_file/bits_reg_reg[15]
    SLICE_X42Y99         LUT6 (Prop_lut6_I3_O)        0.332    18.137 r  u_register_file/o_tx_filter_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    18.137    u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[7]_15
    SLICE_X42Y99         FDRE                                         r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        1.516    98.496    u_tx_top/u_tx_filter_infase/clk_out2
    SLICE_X42Y99         FDRE                                         r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[7]/C
                         clock pessimism              0.480    98.976    
                         clock uncertainty           -0.106    98.870    
    SLICE_X42Y99         FDRE (Setup_fdre_C_D)        0.081    98.951    u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         98.951    
                         arrival time                         -18.137    
  -------------------------------------------------------------------
                         slack                                 80.814    

Slack (MET) :             80.878ns  (required time - arrival time)
  Source:                 u_tx_top/u_fcsg/valid_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_tx_top/u_tx_filter_quadrature/o_tx_filter_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.911ns  (logic 4.573ns (24.182%)  route 14.338ns (75.818%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 98.476 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        1.630    -0.910    u_tx_top/u_fcsg/clk_out2
    SLICE_X58Y93         FDSE                                         r  u_tx_top/u_fcsg/valid_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y93         FDSE (Prop_fdse_C_Q)         0.518    -0.392 r  u_tx_top/u_fcsg/valid_counter_reg[3]/Q
                         net (fo=37, routed)          4.792     4.400    u_tx_top/u_fcsg/bits_reg_reg[0]_0[3]
    SLICE_X51Y117        LUT6 (Prop_lut6_I2_O)        0.124     4.524 r  u_tx_top/u_fcsg/bits_reg[15]_i_1__0/O
                         net (fo=10, routed)          1.627     6.151    u_tx_top/u_tx_filter_quadrature/bit_quadrature_reg
    SLICE_X46Y114        LUT6 (Prop_lut6_I5_O)        0.124     6.275 r  u_tx_top/u_tx_filter_quadrature/o_tx_filter_reg[6]_i_538__0/O
                         net (fo=1, routed)           0.974     7.249    u_tx_top/u_tx_filter_quadrature/adder_matrix[0]_1[0]
    SLICE_X41Y114        LUT5 (Prop_lut5_I4_O)        0.124     7.373 r  u_tx_top/u_tx_filter_quadrature/o_tx_filter_reg[6]_i_344__0/O
                         net (fo=2, routed)           0.603     7.977    u_tx_top/u_tx_filter_quadrature/o_tx_filter_reg[6]_i_344__0_n_0
    SLICE_X42Y114        LUT4 (Prop_lut4_I0_O)        0.124     8.101 r  u_tx_top/u_tx_filter_quadrature/o_tx_filter_reg[6]_i_347__0/O
                         net (fo=1, routed)           0.000     8.101    u_tx_top/u_tx_filter_quadrature/o_tx_filter_reg[6]_i_347__0_n_0
    SLICE_X42Y114        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.679 r  u_tx_top/u_tx_filter_quadrature/o_tx_filter_reg_reg[6]_i_143__0/O[2]
                         net (fo=2, routed)           1.146     9.825    u_tx_top/u_tx_filter_quadrature/o_tx_filter_reg_reg[6]_1[1]
    SLICE_X43Y118        LUT6 (Prop_lut6_I1_O)        0.301    10.126 r  u_tx_top/u_tx_filter_quadrature/o_tx_filter_reg[6]_i_79__0/O
                         net (fo=2, routed)           0.436    10.562    u_tx_top/u_tx_filter_quadrature/o_tx_filter_reg[6]_i_79__0_n_0
    SLICE_X42Y117        LUT6 (Prop_lut6_I0_O)        0.124    10.686 r  u_tx_top/u_tx_filter_quadrature/o_tx_filter_reg[6]_i_82__0/O
                         net (fo=1, routed)           0.000    10.686    u_tx_top/u_tx_filter_quadrature/o_tx_filter_reg[6]_i_82__0_n_0
    SLICE_X42Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.062 r  u_tx_top/u_tx_filter_quadrature/o_tx_filter_reg_reg[6]_i_23__0/CO[3]
                         net (fo=1, routed)           0.000    11.062    u_tx_top/u_tx_filter_quadrature/o_tx_filter_reg_reg[6]_i_23__0_n_0
    SLICE_X42Y118        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.301 r  u_tx_top/u_tx_filter_quadrature/o_tx_filter_reg_reg[6]_i_18__0/O[2]
                         net (fo=3, routed)           0.819    12.120    u_tx_top_n_129
    SLICE_X42Y122        LUT3 (Prop_lut3_I1_O)        0.301    12.421 r  o_tx_filter_reg[6]_i_15__0/O
                         net (fo=2, routed)           0.702    13.123    o_tx_filter_reg[6]_i_15__0_n_0
    SLICE_X42Y122        LUT5 (Prop_lut5_I1_O)        0.124    13.247 r  o_tx_filter_reg[6]_i_5__0/O
                         net (fo=2, routed)           0.794    14.041    o_tx_filter_reg[6]_i_5__0_n_0
    SLICE_X44Y122        LUT6 (Prop_lut6_I0_O)        0.124    14.165 r  o_tx_filter_reg[6]_i_9__0/O
                         net (fo=1, routed)           0.000    14.165    o_tx_filter_reg[6]_i_9__0_n_0
    SLICE_X44Y122        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.566 r  o_tx_filter_reg_reg[6]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.566    o_tx_filter_reg_reg[6]_i_2__0_n_0
    SLICE_X44Y123        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.900 r  o_tx_filter_reg_reg[6]_i_13__0/O[1]
                         net (fo=3, routed)           0.971    15.870    u_tx_top/u_tx_filter_quadrature/bits_reg_reg[15]_1[1]
    SLICE_X43Y121        LUT4 (Prop_lut4_I2_O)        0.331    16.201 r  u_tx_top/u_tx_filter_quadrature/o_tx_filter_reg[6]_i_3__0/O
                         net (fo=8, routed)           1.474    17.675    u_register_file/bits_reg_reg[15]_1
    SLICE_X48Y105        LUT5 (Prop_lut5_I3_O)        0.326    18.001 r  u_register_file/o_tx_filter_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000    18.001    u_tx_top/u_tx_filter_quadrature/filter_type_reg_reg_5
    SLICE_X48Y105        FDRE                                         r  u_tx_top/u_tx_filter_quadrature/o_tx_filter_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        1.497    98.476    u_tx_top/u_tx_filter_quadrature/clk_out2
    SLICE_X48Y105        FDRE                                         r  u_tx_top/u_tx_filter_quadrature/o_tx_filter_reg_reg[0]/C
                         clock pessimism              0.480    98.957    
                         clock uncertainty           -0.106    98.851    
    SLICE_X48Y105        FDRE (Setup_fdre_C_D)        0.029    98.880    u_tx_top/u_tx_filter_quadrature/o_tx_filter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         98.880    
                         arrival time                         -18.001    
  -------------------------------------------------------------------
                         slack                                 80.878    

Slack (MET) :             80.888ns  (required time - arrival time)
  Source:                 u_tx_top/u_fcsg/valid_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_tx_top/u_tx_filter_quadrature/o_tx_filter_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.904ns  (logic 4.573ns (24.191%)  route 14.331ns (75.809%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 98.476 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        1.630    -0.910    u_tx_top/u_fcsg/clk_out2
    SLICE_X58Y93         FDSE                                         r  u_tx_top/u_fcsg/valid_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y93         FDSE (Prop_fdse_C_Q)         0.518    -0.392 r  u_tx_top/u_fcsg/valid_counter_reg[3]/Q
                         net (fo=37, routed)          4.792     4.400    u_tx_top/u_fcsg/bits_reg_reg[0]_0[3]
    SLICE_X51Y117        LUT6 (Prop_lut6_I2_O)        0.124     4.524 r  u_tx_top/u_fcsg/bits_reg[15]_i_1__0/O
                         net (fo=10, routed)          1.627     6.151    u_tx_top/u_tx_filter_quadrature/bit_quadrature_reg
    SLICE_X46Y114        LUT6 (Prop_lut6_I5_O)        0.124     6.275 r  u_tx_top/u_tx_filter_quadrature/o_tx_filter_reg[6]_i_538__0/O
                         net (fo=1, routed)           0.974     7.249    u_tx_top/u_tx_filter_quadrature/adder_matrix[0]_1[0]
    SLICE_X41Y114        LUT5 (Prop_lut5_I4_O)        0.124     7.373 r  u_tx_top/u_tx_filter_quadrature/o_tx_filter_reg[6]_i_344__0/O
                         net (fo=2, routed)           0.603     7.977    u_tx_top/u_tx_filter_quadrature/o_tx_filter_reg[6]_i_344__0_n_0
    SLICE_X42Y114        LUT4 (Prop_lut4_I0_O)        0.124     8.101 r  u_tx_top/u_tx_filter_quadrature/o_tx_filter_reg[6]_i_347__0/O
                         net (fo=1, routed)           0.000     8.101    u_tx_top/u_tx_filter_quadrature/o_tx_filter_reg[6]_i_347__0_n_0
    SLICE_X42Y114        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.679 r  u_tx_top/u_tx_filter_quadrature/o_tx_filter_reg_reg[6]_i_143__0/O[2]
                         net (fo=2, routed)           1.146     9.825    u_tx_top/u_tx_filter_quadrature/o_tx_filter_reg_reg[6]_1[1]
    SLICE_X43Y118        LUT6 (Prop_lut6_I1_O)        0.301    10.126 r  u_tx_top/u_tx_filter_quadrature/o_tx_filter_reg[6]_i_79__0/O
                         net (fo=2, routed)           0.436    10.562    u_tx_top/u_tx_filter_quadrature/o_tx_filter_reg[6]_i_79__0_n_0
    SLICE_X42Y117        LUT6 (Prop_lut6_I0_O)        0.124    10.686 r  u_tx_top/u_tx_filter_quadrature/o_tx_filter_reg[6]_i_82__0/O
                         net (fo=1, routed)           0.000    10.686    u_tx_top/u_tx_filter_quadrature/o_tx_filter_reg[6]_i_82__0_n_0
    SLICE_X42Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.062 r  u_tx_top/u_tx_filter_quadrature/o_tx_filter_reg_reg[6]_i_23__0/CO[3]
                         net (fo=1, routed)           0.000    11.062    u_tx_top/u_tx_filter_quadrature/o_tx_filter_reg_reg[6]_i_23__0_n_0
    SLICE_X42Y118        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.301 r  u_tx_top/u_tx_filter_quadrature/o_tx_filter_reg_reg[6]_i_18__0/O[2]
                         net (fo=3, routed)           0.819    12.120    u_tx_top_n_129
    SLICE_X42Y122        LUT3 (Prop_lut3_I1_O)        0.301    12.421 r  o_tx_filter_reg[6]_i_15__0/O
                         net (fo=2, routed)           0.702    13.123    o_tx_filter_reg[6]_i_15__0_n_0
    SLICE_X42Y122        LUT5 (Prop_lut5_I1_O)        0.124    13.247 r  o_tx_filter_reg[6]_i_5__0/O
                         net (fo=2, routed)           0.794    14.041    o_tx_filter_reg[6]_i_5__0_n_0
    SLICE_X44Y122        LUT6 (Prop_lut6_I0_O)        0.124    14.165 r  o_tx_filter_reg[6]_i_9__0/O
                         net (fo=1, routed)           0.000    14.165    o_tx_filter_reg[6]_i_9__0_n_0
    SLICE_X44Y122        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.566 r  o_tx_filter_reg_reg[6]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.566    o_tx_filter_reg_reg[6]_i_2__0_n_0
    SLICE_X44Y123        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.900 r  o_tx_filter_reg_reg[6]_i_13__0/O[1]
                         net (fo=3, routed)           0.971    15.870    u_tx_top/u_tx_filter_quadrature/bits_reg_reg[15]_1[1]
    SLICE_X43Y121        LUT4 (Prop_lut4_I2_O)        0.331    16.201 r  u_tx_top/u_tx_filter_quadrature/o_tx_filter_reg[6]_i_3__0/O
                         net (fo=8, routed)           1.467    17.668    u_register_file/bits_reg_reg[15]_1
    SLICE_X48Y105        LUT5 (Prop_lut5_I3_O)        0.326    17.994 r  u_register_file/o_tx_filter_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    17.994    u_tx_top/u_tx_filter_quadrature/filter_type_reg_reg_4
    SLICE_X48Y105        FDRE                                         r  u_tx_top/u_tx_filter_quadrature/o_tx_filter_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        1.497    98.476    u_tx_top/u_tx_filter_quadrature/clk_out2
    SLICE_X48Y105        FDRE                                         r  u_tx_top/u_tx_filter_quadrature/o_tx_filter_reg_reg[1]/C
                         clock pessimism              0.480    98.957    
                         clock uncertainty           -0.106    98.851    
    SLICE_X48Y105        FDRE (Setup_fdre_C_D)        0.031    98.882    u_tx_top/u_tx_filter_quadrature/o_tx_filter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         98.882    
                         arrival time                         -17.994    
  -------------------------------------------------------------------
                         slack                                 80.888    

Slack (MET) :             80.969ns  (required time - arrival time)
  Source:                 u_tx_top/u_tx_filter_infase/fase_ptr_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.931ns  (logic 5.279ns (27.886%)  route 13.652ns (72.114%))
  Logic Levels:           19  (CARRY4=5 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 98.479 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        1.620    -0.920    u_tx_top/u_tx_filter_infase/clk_out2
    SLICE_X42Y102        FDRE                                         r  u_tx_top/u_tx_filter_infase/fase_ptr_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.402 r  u_tx_top/u_tx_filter_infase/fase_ptr_reg[1]_rep__1/Q
                         net (fo=113, routed)         4.234     3.832    u_tx_top/u_tx_filter_infase/fase_ptr_reg[1]_rep__1_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I2_O)        0.124     3.956 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_1091/O
                         net (fo=1, routed)           0.000     3.956    u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_1091_n_0
    SLICE_X55Y93         MUXF7 (Prop_muxf7_I1_O)      0.245     4.201 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_944/O
                         net (fo=1, routed)           0.000     4.201    u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_944_n_0
    SLICE_X55Y93         MUXF8 (Prop_muxf8_I0_O)      0.104     4.305 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_823/O
                         net (fo=9, routed)           1.481     5.786    u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_823_n_0
    SLICE_X54Y99         LUT2 (Prop_lut2_I1_O)        0.316     6.102 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_813/O
                         net (fo=2, routed)           0.682     6.784    u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_813_n_0
    SLICE_X54Y99         LUT6 (Prop_lut6_I0_O)        0.124     6.908 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_531/O
                         net (fo=2, routed)           1.164     8.072    u_tx_top/u_tx_filter_infase/p_15_in[2]
    SLICE_X53Y101        LUT6 (Prop_lut6_I4_O)        0.124     8.196 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_342/O
                         net (fo=2, routed)           0.808     9.004    u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_342_n_0
    SLICE_X54Y101        LUT4 (Prop_lut4_I3_O)        0.124     9.128 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_345/O
                         net (fo=1, routed)           0.000     9.128    u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_345_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.504 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_143/CO[3]
                         net (fo=1, routed)           0.000     9.504    u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_143_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.827 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_135/O[1]
                         net (fo=2, routed)           1.197    11.024    u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_2[1]
    SLICE_X44Y102        LUT6 (Prop_lut6_I1_O)        0.306    11.330 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_58/O
                         net (fo=2, routed)           0.652    11.982    u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_58_n_0
    SLICE_X45Y102        LUT4 (Prop_lut4_I0_O)        0.124    12.106 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_62/O
                         net (fo=1, routed)           0.000    12.106    u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_62_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.504 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.504    u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_18_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.726 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_90/O[0]
                         net (fo=3, routed)           0.888    13.614    u_tx_top_n_76
    SLICE_X39Y102        LUT3 (Prop_lut3_I1_O)        0.299    13.913 r  o_tx_filter_reg[6]_i_91/O
                         net (fo=2, routed)           0.412    14.325    o_tx_filter_reg[6]_i_91_n_0
    SLICE_X41Y102        LUT5 (Prop_lut5_I1_O)        0.124    14.449 r  o_tx_filter_reg[6]_i_27/O
                         net (fo=2, routed)           0.669    15.118    o_tx_filter_reg[6]_i_27_n_0
    SLICE_X40Y102        LUT6 (Prop_lut6_I0_O)        0.124    15.242 r  o_tx_filter_reg[6]_i_31/O
                         net (fo=1, routed)           0.000    15.242    o_tx_filter_reg[6]_i_31_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.882 f  o_tx_filter_reg_reg[6]_i_13/O[3]
                         net (fo=3, routed)           0.961    16.843    u_tx_top/u_tx_filter_infase/bits_reg_reg[15]_1[3]
    SLICE_X43Y100        LUT4 (Prop_lut4_I3_O)        0.332    17.175 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_3/O
                         net (fo=8, routed)           0.504    17.679    u_register_file/bits_reg_reg[15]
    SLICE_X44Y100        LUT5 (Prop_lut5_I3_O)        0.332    18.011 r  u_register_file/o_tx_filter_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    18.011    u_tx_top/u_tx_filter_infase/filter_type_reg_reg_3
    SLICE_X44Y100        FDRE                                         r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        1.500    98.479    u_tx_top/u_tx_filter_infase/clk_out2
    SLICE_X44Y100        FDRE                                         r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[2]/C
                         clock pessimism              0.576    99.055    
                         clock uncertainty           -0.106    98.949    
    SLICE_X44Y100        FDRE (Setup_fdre_C_D)        0.031    98.980    u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         98.980    
                         arrival time                         -18.011    
  -------------------------------------------------------------------
                         slack                                 80.969    

Slack (MET) :             80.971ns  (required time - arrival time)
  Source:                 u_tx_top/u_tx_filter_infase/fase_ptr_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.927ns  (logic 5.279ns (27.891%)  route 13.648ns (72.109%))
  Logic Levels:           19  (CARRY4=5 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 98.479 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        1.620    -0.920    u_tx_top/u_tx_filter_infase/clk_out2
    SLICE_X42Y102        FDRE                                         r  u_tx_top/u_tx_filter_infase/fase_ptr_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.402 r  u_tx_top/u_tx_filter_infase/fase_ptr_reg[1]_rep__1/Q
                         net (fo=113, routed)         4.234     3.832    u_tx_top/u_tx_filter_infase/fase_ptr_reg[1]_rep__1_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I2_O)        0.124     3.956 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_1091/O
                         net (fo=1, routed)           0.000     3.956    u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_1091_n_0
    SLICE_X55Y93         MUXF7 (Prop_muxf7_I1_O)      0.245     4.201 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_944/O
                         net (fo=1, routed)           0.000     4.201    u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_944_n_0
    SLICE_X55Y93         MUXF8 (Prop_muxf8_I0_O)      0.104     4.305 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_823/O
                         net (fo=9, routed)           1.481     5.786    u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_823_n_0
    SLICE_X54Y99         LUT2 (Prop_lut2_I1_O)        0.316     6.102 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_813/O
                         net (fo=2, routed)           0.682     6.784    u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_813_n_0
    SLICE_X54Y99         LUT6 (Prop_lut6_I0_O)        0.124     6.908 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_531/O
                         net (fo=2, routed)           1.164     8.072    u_tx_top/u_tx_filter_infase/p_15_in[2]
    SLICE_X53Y101        LUT6 (Prop_lut6_I4_O)        0.124     8.196 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_342/O
                         net (fo=2, routed)           0.808     9.004    u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_342_n_0
    SLICE_X54Y101        LUT4 (Prop_lut4_I3_O)        0.124     9.128 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_345/O
                         net (fo=1, routed)           0.000     9.128    u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_345_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.504 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_143/CO[3]
                         net (fo=1, routed)           0.000     9.504    u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_143_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.827 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_135/O[1]
                         net (fo=2, routed)           1.197    11.024    u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_2[1]
    SLICE_X44Y102        LUT6 (Prop_lut6_I1_O)        0.306    11.330 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_58/O
                         net (fo=2, routed)           0.652    11.982    u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_58_n_0
    SLICE_X45Y102        LUT4 (Prop_lut4_I0_O)        0.124    12.106 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_62/O
                         net (fo=1, routed)           0.000    12.106    u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_62_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.504 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.504    u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_18_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.726 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_90/O[0]
                         net (fo=3, routed)           0.888    13.614    u_tx_top_n_76
    SLICE_X39Y102        LUT3 (Prop_lut3_I1_O)        0.299    13.913 r  o_tx_filter_reg[6]_i_91/O
                         net (fo=2, routed)           0.412    14.325    o_tx_filter_reg[6]_i_91_n_0
    SLICE_X41Y102        LUT5 (Prop_lut5_I1_O)        0.124    14.449 r  o_tx_filter_reg[6]_i_27/O
                         net (fo=2, routed)           0.669    15.118    o_tx_filter_reg[6]_i_27_n_0
    SLICE_X40Y102        LUT6 (Prop_lut6_I0_O)        0.124    15.242 r  o_tx_filter_reg[6]_i_31/O
                         net (fo=1, routed)           0.000    15.242    o_tx_filter_reg[6]_i_31_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.882 f  o_tx_filter_reg_reg[6]_i_13/O[3]
                         net (fo=3, routed)           0.961    16.843    u_tx_top/u_tx_filter_infase/bits_reg_reg[15]_1[3]
    SLICE_X43Y100        LUT4 (Prop_lut4_I3_O)        0.332    17.175 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_3/O
                         net (fo=8, routed)           0.500    17.675    u_register_file/bits_reg_reg[15]
    SLICE_X44Y100        LUT5 (Prop_lut5_I3_O)        0.332    18.007 r  u_register_file/o_tx_filter_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    18.007    u_tx_top/u_tx_filter_infase/filter_type_reg_reg_4
    SLICE_X44Y100        FDRE                                         r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        1.500    98.479    u_tx_top/u_tx_filter_infase/clk_out2
    SLICE_X44Y100        FDRE                                         r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[1]/C
                         clock pessimism              0.576    99.055    
                         clock uncertainty           -0.106    98.949    
    SLICE_X44Y100        FDRE (Setup_fdre_C_D)        0.029    98.978    u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         98.978    
                         arrival time                         -18.007    
  -------------------------------------------------------------------
                         slack                                 80.971    

Slack (MET) :             80.975ns  (required time - arrival time)
  Source:                 u_tx_top/u_tx_filter_infase/fase_ptr_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.923ns  (logic 5.279ns (27.897%)  route 13.644ns (72.103%))
  Logic Levels:           19  (CARRY4=5 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 98.479 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        1.620    -0.920    u_tx_top/u_tx_filter_infase/clk_out2
    SLICE_X42Y102        FDRE                                         r  u_tx_top/u_tx_filter_infase/fase_ptr_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.402 r  u_tx_top/u_tx_filter_infase/fase_ptr_reg[1]_rep__1/Q
                         net (fo=113, routed)         4.234     3.832    u_tx_top/u_tx_filter_infase/fase_ptr_reg[1]_rep__1_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I2_O)        0.124     3.956 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_1091/O
                         net (fo=1, routed)           0.000     3.956    u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_1091_n_0
    SLICE_X55Y93         MUXF7 (Prop_muxf7_I1_O)      0.245     4.201 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_944/O
                         net (fo=1, routed)           0.000     4.201    u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_944_n_0
    SLICE_X55Y93         MUXF8 (Prop_muxf8_I0_O)      0.104     4.305 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_823/O
                         net (fo=9, routed)           1.481     5.786    u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_823_n_0
    SLICE_X54Y99         LUT2 (Prop_lut2_I1_O)        0.316     6.102 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_813/O
                         net (fo=2, routed)           0.682     6.784    u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_813_n_0
    SLICE_X54Y99         LUT6 (Prop_lut6_I0_O)        0.124     6.908 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_531/O
                         net (fo=2, routed)           1.164     8.072    u_tx_top/u_tx_filter_infase/p_15_in[2]
    SLICE_X53Y101        LUT6 (Prop_lut6_I4_O)        0.124     8.196 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_342/O
                         net (fo=2, routed)           0.808     9.004    u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_342_n_0
    SLICE_X54Y101        LUT4 (Prop_lut4_I3_O)        0.124     9.128 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_345/O
                         net (fo=1, routed)           0.000     9.128    u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_345_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.504 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_143/CO[3]
                         net (fo=1, routed)           0.000     9.504    u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_143_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.827 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_135/O[1]
                         net (fo=2, routed)           1.197    11.024    u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_2[1]
    SLICE_X44Y102        LUT6 (Prop_lut6_I1_O)        0.306    11.330 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_58/O
                         net (fo=2, routed)           0.652    11.982    u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_58_n_0
    SLICE_X45Y102        LUT4 (Prop_lut4_I0_O)        0.124    12.106 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_62/O
                         net (fo=1, routed)           0.000    12.106    u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_62_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.504 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.504    u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_18_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.726 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_90/O[0]
                         net (fo=3, routed)           0.888    13.614    u_tx_top_n_76
    SLICE_X39Y102        LUT3 (Prop_lut3_I1_O)        0.299    13.913 r  o_tx_filter_reg[6]_i_91/O
                         net (fo=2, routed)           0.412    14.325    o_tx_filter_reg[6]_i_91_n_0
    SLICE_X41Y102        LUT5 (Prop_lut5_I1_O)        0.124    14.449 r  o_tx_filter_reg[6]_i_27/O
                         net (fo=2, routed)           0.669    15.118    o_tx_filter_reg[6]_i_27_n_0
    SLICE_X40Y102        LUT6 (Prop_lut6_I0_O)        0.124    15.242 r  o_tx_filter_reg[6]_i_31/O
                         net (fo=1, routed)           0.000    15.242    o_tx_filter_reg[6]_i_31_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.882 f  o_tx_filter_reg_reg[6]_i_13/O[3]
                         net (fo=3, routed)           0.961    16.843    u_tx_top/u_tx_filter_infase/bits_reg_reg[15]_1[3]
    SLICE_X43Y100        LUT4 (Prop_lut4_I3_O)        0.332    17.175 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_3/O
                         net (fo=8, routed)           0.496    17.671    u_register_file/bits_reg_reg[15]
    SLICE_X43Y100        LUT5 (Prop_lut5_I3_O)        0.332    18.003 r  u_register_file/o_tx_filter_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    18.003    u_tx_top/u_tx_filter_infase/filter_type_reg_reg_1
    SLICE_X43Y100        FDRE                                         r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        1.500    98.479    u_tx_top/u_tx_filter_infase/clk_out2
    SLICE_X43Y100        FDRE                                         r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[4]/C
                         clock pessimism              0.576    99.055    
                         clock uncertainty           -0.106    98.949    
    SLICE_X43Y100        FDRE (Setup_fdre_C_D)        0.029    98.978    u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         98.978    
                         arrival time                         -18.003    
  -------------------------------------------------------------------
                         slack                                 80.975    

Slack (MET) :             80.979ns  (required time - arrival time)
  Source:                 u_tx_top/u_tx_filter_infase/fase_ptr_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.921ns  (logic 5.279ns (27.900%)  route 13.642ns (72.100%))
  Logic Levels:           19  (CARRY4=5 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 98.479 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        1.620    -0.920    u_tx_top/u_tx_filter_infase/clk_out2
    SLICE_X42Y102        FDRE                                         r  u_tx_top/u_tx_filter_infase/fase_ptr_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.402 r  u_tx_top/u_tx_filter_infase/fase_ptr_reg[1]_rep__1/Q
                         net (fo=113, routed)         4.234     3.832    u_tx_top/u_tx_filter_infase/fase_ptr_reg[1]_rep__1_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I2_O)        0.124     3.956 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_1091/O
                         net (fo=1, routed)           0.000     3.956    u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_1091_n_0
    SLICE_X55Y93         MUXF7 (Prop_muxf7_I1_O)      0.245     4.201 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_944/O
                         net (fo=1, routed)           0.000     4.201    u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_944_n_0
    SLICE_X55Y93         MUXF8 (Prop_muxf8_I0_O)      0.104     4.305 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_823/O
                         net (fo=9, routed)           1.481     5.786    u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_823_n_0
    SLICE_X54Y99         LUT2 (Prop_lut2_I1_O)        0.316     6.102 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_813/O
                         net (fo=2, routed)           0.682     6.784    u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_813_n_0
    SLICE_X54Y99         LUT6 (Prop_lut6_I0_O)        0.124     6.908 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_531/O
                         net (fo=2, routed)           1.164     8.072    u_tx_top/u_tx_filter_infase/p_15_in[2]
    SLICE_X53Y101        LUT6 (Prop_lut6_I4_O)        0.124     8.196 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_342/O
                         net (fo=2, routed)           0.808     9.004    u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_342_n_0
    SLICE_X54Y101        LUT4 (Prop_lut4_I3_O)        0.124     9.128 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_345/O
                         net (fo=1, routed)           0.000     9.128    u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_345_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.504 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_143/CO[3]
                         net (fo=1, routed)           0.000     9.504    u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_143_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.827 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_135/O[1]
                         net (fo=2, routed)           1.197    11.024    u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_2[1]
    SLICE_X44Y102        LUT6 (Prop_lut6_I1_O)        0.306    11.330 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_58/O
                         net (fo=2, routed)           0.652    11.982    u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_58_n_0
    SLICE_X45Y102        LUT4 (Prop_lut4_I0_O)        0.124    12.106 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_62/O
                         net (fo=1, routed)           0.000    12.106    u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_62_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.504 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.504    u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_18_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.726 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[6]_i_90/O[0]
                         net (fo=3, routed)           0.888    13.614    u_tx_top_n_76
    SLICE_X39Y102        LUT3 (Prop_lut3_I1_O)        0.299    13.913 r  o_tx_filter_reg[6]_i_91/O
                         net (fo=2, routed)           0.412    14.325    o_tx_filter_reg[6]_i_91_n_0
    SLICE_X41Y102        LUT5 (Prop_lut5_I1_O)        0.124    14.449 r  o_tx_filter_reg[6]_i_27/O
                         net (fo=2, routed)           0.669    15.118    o_tx_filter_reg[6]_i_27_n_0
    SLICE_X40Y102        LUT6 (Prop_lut6_I0_O)        0.124    15.242 r  o_tx_filter_reg[6]_i_31/O
                         net (fo=1, routed)           0.000    15.242    o_tx_filter_reg[6]_i_31_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.882 f  o_tx_filter_reg_reg[6]_i_13/O[3]
                         net (fo=3, routed)           0.961    16.843    u_tx_top/u_tx_filter_infase/bits_reg_reg[15]_1[3]
    SLICE_X43Y100        LUT4 (Prop_lut4_I3_O)        0.332    17.175 r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg[6]_i_3/O
                         net (fo=8, routed)           0.494    17.669    u_register_file/bits_reg_reg[15]
    SLICE_X43Y100        LUT5 (Prop_lut5_I3_O)        0.332    18.001 r  u_register_file/o_tx_filter_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    18.001    u_tx_top/u_tx_filter_infase/filter_type_reg_reg_0
    SLICE_X43Y100        FDRE                                         r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        1.500    98.479    u_tx_top/u_tx_filter_infase/clk_out2
    SLICE_X43Y100        FDRE                                         r  u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[5]/C
                         clock pessimism              0.576    99.055    
                         clock uncertainty           -0.106    98.949    
    SLICE_X43Y100        FDRE (Setup_fdre_C_D)        0.031    98.980    u_tx_top/u_tx_filter_infase/o_tx_filter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         98.980    
                         arrival time                         -18.001    
  -------------------------------------------------------------------
                         slack                                 80.979    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 u_tx_top/u_tx_filter_infase/coef_shift_reg_reg[1476]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_tx_top/u_tx_filter_infase/coef_shift_reg_reg[1468]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.428%)  route 0.217ns (60.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        0.563    -0.601    u_tx_top/u_tx_filter_infase/clk_out2
    SLICE_X45Y100        FDRE                                         r  u_tx_top/u_tx_filter_infase/coef_shift_reg_reg[1476]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  u_tx_top/u_tx_filter_infase/coef_shift_reg_reg[1476]/Q
                         net (fo=2, routed)           0.217    -0.244    u_tx_top/u_tx_filter_infase/coef_shift_reg[1476]
    SLICE_X45Y99         FDRE                                         r  u_tx_top/u_tx_filter_infase/coef_shift_reg_reg[1468]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        0.839    -0.834    u_tx_top/u_tx_filter_infase/clk_out2
    SLICE_X45Y99         FDRE                                         r  u_tx_top/u_tx_filter_infase/coef_shift_reg_reg[1468]/C
                         clock pessimism              0.509    -0.325    
    SLICE_X45Y99         FDRE (Hold_fdre_C_D)         0.055    -0.270    u_tx_top/u_tx_filter_infase/coef_shift_reg_reg[1468]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 u_tx_top/u_tx_filter_quadrature/coef_shift_reg_reg[506]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_tx_top/u_tx_filter_quadrature/coef_shift_reg_reg[498]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.753%)  route 0.223ns (61.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        0.550    -0.614    u_tx_top/u_tx_filter_quadrature/clk_out2
    SLICE_X49Y122        FDRE                                         r  u_tx_top/u_tx_filter_quadrature/coef_shift_reg_reg[506]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  u_tx_top/u_tx_filter_quadrature/coef_shift_reg_reg[506]/Q
                         net (fo=2, routed)           0.223    -0.250    u_tx_top/u_tx_filter_quadrature/coef_shift_reg[506]
    SLICE_X53Y122        FDRE                                         r  u_tx_top/u_tx_filter_quadrature/coef_shift_reg_reg[498]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        0.814    -0.858    u_tx_top/u_tx_filter_quadrature/clk_out2
    SLICE_X53Y122        FDRE                                         r  u_tx_top/u_tx_filter_quadrature/coef_shift_reg_reg[498]/C
                         clock pessimism              0.504    -0.354    
    SLICE_X53Y122        FDRE (Hold_fdre_C_D)         0.070    -0.284    u_tx_top/u_tx_filter_quadrature/coef_shift_reg_reg[498]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 u_tx_top/u_tx_filter_quadrature/coef_shift_reg_reg[250]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_tx_top/u_tx_filter_quadrature/coef_shift_reg_reg[242]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.202%)  route 0.238ns (62.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        0.552    -0.612    u_tx_top/u_tx_filter_quadrature/clk_out2
    SLICE_X52Y117        FDRE                                         r  u_tx_top/u_tx_filter_quadrature/coef_shift_reg_reg[250]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  u_tx_top/u_tx_filter_quadrature/coef_shift_reg_reg[250]/Q
                         net (fo=2, routed)           0.238    -0.233    u_tx_top/u_tx_filter_quadrature/coef_shift_reg[250]
    SLICE_X47Y117        FDRE                                         r  u_tx_top/u_tx_filter_quadrature/coef_shift_reg_reg[242]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        0.822    -0.850    u_tx_top/u_tx_filter_quadrature/clk_out2
    SLICE_X47Y117        FDRE                                         r  u_tx_top/u_tx_filter_quadrature/coef_shift_reg_reg[242]/C
                         clock pessimism              0.504    -0.346    
    SLICE_X47Y117        FDRE (Hold_fdre_C_D)         0.072    -0.274    u_tx_top/u_tx_filter_quadrature/coef_shift_reg_reg[242]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 u_tx_top/u_tx_filter_quadrature/coef_shift_reg_reg[896]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_tx_top/u_tx_filter_quadrature/coef_shift_reg_reg[888]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.506%)  route 0.235ns (62.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        0.552    -0.612    u_tx_top/u_tx_filter_quadrature/clk_out2
    SLICE_X49Y130        FDRE                                         r  u_tx_top/u_tx_filter_quadrature/coef_shift_reg_reg[896]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  u_tx_top/u_tx_filter_quadrature/coef_shift_reg_reg[896]/Q
                         net (fo=2, routed)           0.235    -0.236    u_tx_top/u_tx_filter_quadrature/coef_shift_reg[896]
    SLICE_X52Y130        FDRE                                         r  u_tx_top/u_tx_filter_quadrature/coef_shift_reg_reg[888]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        0.817    -0.855    u_tx_top/u_tx_filter_quadrature/clk_out2
    SLICE_X52Y130        FDRE                                         r  u_tx_top/u_tx_filter_quadrature/coef_shift_reg_reg[888]/C
                         clock pessimism              0.504    -0.351    
    SLICE_X52Y130        FDRE (Hold_fdre_C_D)         0.072    -0.279    u_tx_top/u_tx_filter_quadrature/coef_shift_reg_reg[888]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 u_tx_top/u_tx_filter_quadrature/coef_shift_reg_reg[255]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_tx_top/u_tx_filter_quadrature/coef_shift_reg_reg[247]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.744%)  route 0.229ns (58.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        0.551    -0.613    u_tx_top/u_tx_filter_quadrature/clk_out2
    SLICE_X54Y118        FDRE                                         r  u_tx_top/u_tx_filter_quadrature/coef_shift_reg_reg[255]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y118        FDRE (Prop_fdre_C_Q)         0.164    -0.449 r  u_tx_top/u_tx_filter_quadrature/coef_shift_reg_reg[255]/Q
                         net (fo=2, routed)           0.229    -0.220    u_tx_top/u_tx_filter_quadrature/coef_shift_reg[255]
    SLICE_X49Y117        FDRE                                         r  u_tx_top/u_tx_filter_quadrature/coef_shift_reg_reg[247]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        0.822    -0.850    u_tx_top/u_tx_filter_quadrature/clk_out2
    SLICE_X49Y117        FDRE                                         r  u_tx_top/u_tx_filter_quadrature/coef_shift_reg_reg[247]/C
                         clock pessimism              0.504    -0.346    
    SLICE_X49Y117        FDRE (Hold_fdre_C_D)         0.072    -0.274    u_tx_top/u_tx_filter_quadrature/coef_shift_reg_reg[247]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 u_tx_top/u_tx_filter_infase/bits_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_tx_top/u_tx_filter_infase/bits_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.469%)  route 0.223ns (54.531%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        0.567    -0.597    u_tx_top/u_tx_filter_infase/clk_out2
    SLICE_X48Y99         FDRE                                         r  u_tx_top/u_tx_filter_infase/bits_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  u_tx_top/u_tx_filter_infase/bits_reg_reg[2]/Q
                         net (fo=2, routed)           0.223    -0.233    u_tx_top/u_fcsg/Q[2]
    SLICE_X53Y100        LUT6 (Prop_lut6_I0_O)        0.045    -0.188 r  u_tx_top/u_fcsg/bits_reg[1]_i_1/O
                         net (fo=12, routed)          0.000    -0.188    u_tx_top/u_tx_filter_infase/bits_reg_reg[2]_0
    SLICE_X53Y100        FDRE                                         r  u_tx_top/u_tx_filter_infase/bits_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        0.828    -0.844    u_tx_top/u_tx_filter_infase/clk_out2
    SLICE_X53Y100        FDRE                                         r  u_tx_top/u_tx_filter_infase/bits_reg_reg[1]/C
                         clock pessimism              0.509    -0.335    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.092    -0.243    u_tx_top/u_tx_filter_infase/bits_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u_tx_top/u_tx_filter_quadrature/coef_shift_reg_reg[253]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_tx_top/u_tx_filter_quadrature/coef_shift_reg_reg[245]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.423%)  route 0.246ns (63.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        0.549    -0.615    u_tx_top/u_tx_filter_quadrature/clk_out2
    SLICE_X55Y120        FDRE                                         r  u_tx_top/u_tx_filter_quadrature/coef_shift_reg_reg[253]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  u_tx_top/u_tx_filter_quadrature/coef_shift_reg_reg[253]/Q
                         net (fo=2, routed)           0.246    -0.228    u_tx_top/u_tx_filter_quadrature/coef_shift_reg[253]
    SLICE_X46Y120        FDRE                                         r  u_tx_top/u_tx_filter_quadrature/coef_shift_reg_reg[245]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        0.820    -0.853    u_tx_top/u_tx_filter_quadrature/clk_out2
    SLICE_X46Y120        FDRE                                         r  u_tx_top/u_tx_filter_quadrature/coef_shift_reg_reg[245]/C
                         clock pessimism              0.504    -0.349    
    SLICE_X46Y120        FDRE (Hold_fdre_C_D)         0.063    -0.286    u_tx_top/u_tx_filter_quadrature/coef_shift_reg_reg[245]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 u_tx_top/u_tx_filter_infase/coef_shift_reg_reg[1799]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_tx_top/u_tx_filter_infase/coef_shift_reg_reg[1791]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.534%)  route 0.235ns (62.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        0.564    -0.600    u_tx_top/u_tx_filter_infase/clk_out2
    SLICE_X52Y93         FDRE                                         r  u_tx_top/u_tx_filter_infase/coef_shift_reg_reg[1799]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  u_tx_top/u_tx_filter_infase/coef_shift_reg_reg[1799]/Q
                         net (fo=2, routed)           0.235    -0.225    u_tx_top/u_tx_filter_infase/coef_shift_reg[1799]
    SLICE_X48Y94         FDRE                                         r  u_tx_top/u_tx_filter_infase/coef_shift_reg_reg[1791]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        0.837    -0.836    u_tx_top/u_tx_filter_infase/clk_out2
    SLICE_X48Y94         FDRE                                         r  u_tx_top/u_tx_filter_infase/coef_shift_reg_reg[1791]/C
                         clock pessimism              0.504    -0.332    
    SLICE_X48Y94         FDRE (Hold_fdre_C_D)         0.046    -0.286    u_tx_top/u_tx_filter_infase/coef_shift_reg_reg[1791]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 u_tx_top/u_tx_filter_quadrature/coef_shift_reg_reg[379]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_tx_top/u_tx_filter_quadrature/coef_shift_reg_reg[371]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.055%)  route 0.245ns (59.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        0.550    -0.614    u_tx_top/u_tx_filter_quadrature/clk_out2
    SLICE_X46Y121        FDRE                                         r  u_tx_top/u_tx_filter_quadrature/coef_shift_reg_reg[379]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.450 r  u_tx_top/u_tx_filter_quadrature/coef_shift_reg_reg[379]/Q
                         net (fo=2, routed)           0.245    -0.205    u_tx_top/u_tx_filter_quadrature/coef_shift_reg[379]
    SLICE_X53Y116        FDRE                                         r  u_tx_top/u_tx_filter_quadrature/coef_shift_reg_reg[371]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        0.821    -0.852    u_tx_top/u_tx_filter_quadrature/clk_out2
    SLICE_X53Y116        FDRE                                         r  u_tx_top/u_tx_filter_quadrature/coef_shift_reg_reg[371]/C
                         clock pessimism              0.504    -0.348    
    SLICE_X53Y116        FDRE (Hold_fdre_C_D)         0.072    -0.276    u_tx_top/u_tx_filter_quadrature/coef_shift_reg_reg[371]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 u_register_file/ram_addr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_register_file/u_block_ram/ram_0_reg_0_31/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.441%)  route 0.191ns (57.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        0.563    -0.601    u_register_file/clk_out2
    SLICE_X64Y66         FDRE                                         r  u_register_file/ram_addr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  u_register_file/ram_addr_r_reg[2]/Q
                         net (fo=8, routed)           0.191    -0.269    u_register_file/u_block_ram/ram_addr_r_reg[14][2]
    RAMB36_X1Y13         RAMB36E1                                     r  u_register_file/u_block_ram/ram_0_reg_0_31/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        0.874    -0.799    u_register_file/u_block_ram/clk_out2
    RAMB36_X1Y13         RAMB36E1                                     r  u_register_file/u_block_ram/ram_0_reg_0_31/CLKBWRCLK
                         clock pessimism              0.275    -0.524    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183    -0.341    u_register_file/u_block_ram/ram_0_reg_0_31
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB36_X2Y15     u_register_file/u_block_ram/ram_0_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB36_X1Y10     u_register_file/u_block_ram/ram_0_reg_0_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB36_X2Y17     u_register_file/u_block_ram/ram_0_reg_0_19/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB36_X2Y12     u_register_file/u_block_ram/ram_0_reg_0_22/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB36_X1Y17     u_register_file/u_block_ram/ram_0_reg_0_26/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB36_X3Y16     u_register_file/u_block_ram/ram_0_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB36_X3Y20     u_register_file/u_block_ram/ram_0_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB36_X2Y21     u_register_file/u_block_ram/ram_0_reg_0_9/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB36_X3Y11     u_tx_top/u_info_block_ram/ram_0_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB36_X3Y13     u_tx_top/u_info_block_ram/ram_0_reg_0_6/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X50Y90     u_top_mixer/u_sin_ram/ram_0_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X50Y90     u_top_mixer/u_sin_ram/ram_0_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X50Y90     u_top_mixer/u_sin_ram/ram_0_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X50Y90     u_top_mixer/u_sin_ram/ram_0_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X50Y90     u_top_mixer/u_sin_ram/ram_0_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X50Y90     u_top_mixer/u_sin_ram/ram_0_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X50Y90     u_top_mixer/u_sin_ram/ram_0_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X50Y90     u_top_mixer/u_sin_ram/ram_0_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X50Y90     u_top_mixer/u_sin_ram/ram_0_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X50Y90     u_top_mixer/u_sin_ram/ram_0_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X50Y87     u_top_mixer/u_cos_ram/ram_0_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X50Y87     u_top_mixer/u_cos_ram/ram_0_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X50Y87     u_top_mixer/u_cos_ram/ram_0_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X50Y87     u_top_mixer/u_cos_ram/ram_0_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X50Y87     u_top_mixer/u_cos_ram/ram_0_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X50Y87     u_top_mixer/u_cos_ram/ram_0_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X50Y87     u_top_mixer/u_cos_ram/ram_0_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X50Y87     u_top_mixer/u_cos_ram/ram_0_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X50Y87     u_top_mixer/u_cos_ram/ram_0_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X50Y87     u_top_mixer/u_cos_ram/ram_0_reg_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.983ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.983ns  (required time - arrival time)
  Source:                 u_register_file/request_write_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_write_unit/dout_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.070ns  (logic 0.642ns (20.914%)  route 2.428ns (79.086%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 8.490 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        1.622    -0.918    u_register_file/clk_out2
    SLICE_X58Y83         FDRE                                         r  u_register_file/request_write_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.400 f  u_register_file/request_write_reg_reg/Q
                         net (fo=3, routed)           1.497     1.097    u_register_file/request_write
    SLICE_X62Y83         LUT1 (Prop_lut1_I0_O)        0.124     1.221 r  u_register_file/make_write_i_1/O
                         net (fo=11, routed)          0.931     2.152    u_write_unit/SR[0]
    SLICE_X62Y92         FDRE                                         r  u_write_unit/dout_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.510     8.490    u_write_unit/CLK
    SLICE_X62Y92         FDRE                                         r  u_write_unit/dout_reg[1]/C
                         clock pessimism              0.395     8.885    
                         clock uncertainty           -0.226     8.659    
    SLICE_X62Y92         FDRE (Setup_fdre_C_R)       -0.524     8.135    u_write_unit/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          8.135    
                         arrival time                          -2.152    
  -------------------------------------------------------------------
                         slack                                  5.983    

Slack (MET) :             5.983ns  (required time - arrival time)
  Source:                 u_register_file/request_write_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_write_unit/dout_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.070ns  (logic 0.642ns (20.914%)  route 2.428ns (79.086%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 8.490 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        1.622    -0.918    u_register_file/clk_out2
    SLICE_X58Y83         FDRE                                         r  u_register_file/request_write_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.400 f  u_register_file/request_write_reg_reg/Q
                         net (fo=3, routed)           1.497     1.097    u_register_file/request_write
    SLICE_X62Y83         LUT1 (Prop_lut1_I0_O)        0.124     1.221 r  u_register_file/make_write_i_1/O
                         net (fo=11, routed)          0.931     2.152    u_write_unit/SR[0]
    SLICE_X62Y92         FDRE                                         r  u_write_unit/dout_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.510     8.490    u_write_unit/CLK
    SLICE_X62Y92         FDRE                                         r  u_write_unit/dout_reg[2]/C
                         clock pessimism              0.395     8.885    
                         clock uncertainty           -0.226     8.659    
    SLICE_X62Y92         FDRE (Setup_fdre_C_R)       -0.524     8.135    u_write_unit/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          8.135    
                         arrival time                          -2.152    
  -------------------------------------------------------------------
                         slack                                  5.983    

Slack (MET) :             6.123ns  (required time - arrival time)
  Source:                 u_register_file/request_write_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_write_unit/dout_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.025ns  (logic 0.642ns (21.224%)  route 2.383ns (78.776%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 8.490 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        1.622    -0.918    u_register_file/clk_out2
    SLICE_X58Y83         FDRE                                         r  u_register_file/request_write_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.400 f  u_register_file/request_write_reg_reg/Q
                         net (fo=3, routed)           1.497     1.097    u_register_file/request_write
    SLICE_X62Y83         LUT1 (Prop_lut1_I0_O)        0.124     1.221 r  u_register_file/make_write_i_1/O
                         net (fo=11, routed)          0.886     2.107    u_write_unit/SR[0]
    SLICE_X68Y90         FDRE                                         r  u_write_unit/dout_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.510     8.490    u_write_unit/CLK
    SLICE_X68Y90         FDRE                                         r  u_write_unit/dout_reg[5]/C
                         clock pessimism              0.395     8.885    
                         clock uncertainty           -0.226     8.659    
    SLICE_X68Y90         FDRE (Setup_fdre_C_R)       -0.429     8.230    u_write_unit/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          8.230    
                         arrival time                          -2.107    
  -------------------------------------------------------------------
                         slack                                  6.123    

Slack (MET) :             6.177ns  (required time - arrival time)
  Source:                 u_register_file/request_write_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_write_unit/dout_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 0.642ns (21.630%)  route 2.326ns (78.370%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        1.622    -0.918    u_register_file/clk_out2
    SLICE_X58Y83         FDRE                                         r  u_register_file/request_write_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.400 f  u_register_file/request_write_reg_reg/Q
                         net (fo=3, routed)           1.497     1.097    u_register_file/request_write
    SLICE_X62Y83         LUT1 (Prop_lut1_I0_O)        0.124     1.221 r  u_register_file/make_write_i_1/O
                         net (fo=11, routed)          0.829     2.050    u_write_unit/SR[0]
    SLICE_X68Y85         FDRE                                         r  u_write_unit/dout_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.507     8.487    u_write_unit/CLK
    SLICE_X68Y85         FDRE                                         r  u_write_unit/dout_reg[4]/C
                         clock pessimism              0.395     8.882    
                         clock uncertainty           -0.226     8.656    
    SLICE_X68Y85         FDRE (Setup_fdre_C_R)       -0.429     8.227    u_write_unit/dout_reg[4]
  -------------------------------------------------------------------
                         required time                          8.227    
                         arrival time                          -2.050    
  -------------------------------------------------------------------
                         slack                                  6.177    

Slack (MET) :             6.177ns  (required time - arrival time)
  Source:                 u_register_file/request_write_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_write_unit/dout_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.961ns  (logic 0.642ns (21.680%)  route 2.319ns (78.320%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        1.622    -0.918    u_register_file/clk_out2
    SLICE_X58Y83         FDRE                                         r  u_register_file/request_write_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.400 f  u_register_file/request_write_reg_reg/Q
                         net (fo=3, routed)           1.497     1.097    u_register_file/request_write
    SLICE_X62Y83         LUT1 (Prop_lut1_I0_O)        0.124     1.221 r  u_register_file/make_write_i_1/O
                         net (fo=11, routed)          0.822     2.044    u_write_unit/SR[0]
    SLICE_X67Y80         FDRE                                         r  u_write_unit/dout_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.501     8.481    u_write_unit/CLK
    SLICE_X67Y80         FDRE                                         r  u_write_unit/dout_reg[6]/C
                         clock pessimism              0.395     8.876    
                         clock uncertainty           -0.226     8.650    
    SLICE_X67Y80         FDRE (Setup_fdre_C_R)       -0.429     8.221    u_write_unit/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          8.221    
                         arrival time                          -2.044    
  -------------------------------------------------------------------
                         slack                                  6.177    

Slack (MET) :             6.185ns  (required time - arrival time)
  Source:                 u_register_file/request_write_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_write_unit/dout_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 0.642ns (21.716%)  route 2.314ns (78.284%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        1.622    -0.918    u_register_file/clk_out2
    SLICE_X58Y83         FDRE                                         r  u_register_file/request_write_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.400 f  u_register_file/request_write_reg_reg/Q
                         net (fo=3, routed)           1.497     1.097    u_register_file/request_write
    SLICE_X62Y83         LUT1 (Prop_lut1_I0_O)        0.124     1.221 r  u_register_file/make_write_i_1/O
                         net (fo=11, routed)          0.817     2.039    u_write_unit/SR[0]
    SLICE_X68Y82         FDRE                                         r  u_write_unit/dout_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.504     8.484    u_write_unit/CLK
    SLICE_X68Y82         FDRE                                         r  u_write_unit/dout_reg[3]/C
                         clock pessimism              0.395     8.879    
                         clock uncertainty           -0.226     8.653    
    SLICE_X68Y82         FDRE (Setup_fdre_C_R)       -0.429     8.224    u_write_unit/dout_reg[3]
  -------------------------------------------------------------------
                         required time                          8.224    
                         arrival time                          -2.039    
  -------------------------------------------------------------------
                         slack                                  6.185    

Slack (MET) :             6.228ns  (required time - arrival time)
  Source:                 u_register_file/request_write_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_write_unit/dout_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.815ns  (logic 0.642ns (22.805%)  route 2.173ns (77.195%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 8.480 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        1.622    -0.918    u_register_file/clk_out2
    SLICE_X58Y83         FDRE                                         r  u_register_file/request_write_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.400 f  u_register_file/request_write_reg_reg/Q
                         net (fo=3, routed)           1.497     1.097    u_register_file/request_write
    SLICE_X62Y83         LUT1 (Prop_lut1_I0_O)        0.124     1.221 r  u_register_file/make_write_i_1/O
                         net (fo=11, routed)          0.676     1.898    u_write_unit/SR[0]
    SLICE_X62Y80         FDRE                                         r  u_write_unit/dout_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.500     8.480    u_write_unit/CLK
    SLICE_X62Y80         FDRE                                         r  u_write_unit/dout_reg[0]/C
                         clock pessimism              0.395     8.875    
                         clock uncertainty           -0.226     8.649    
    SLICE_X62Y80         FDRE (Setup_fdre_C_R)       -0.524     8.125    u_write_unit/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          8.125    
                         arrival time                          -1.898    
  -------------------------------------------------------------------
                         slack                                  6.228    

Slack (MET) :             6.228ns  (required time - arrival time)
  Source:                 u_register_file/request_write_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_write_unit/dout_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.815ns  (logic 0.642ns (22.805%)  route 2.173ns (77.195%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 8.480 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        1.622    -0.918    u_register_file/clk_out2
    SLICE_X58Y83         FDRE                                         r  u_register_file/request_write_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.400 f  u_register_file/request_write_reg_reg/Q
                         net (fo=3, routed)           1.497     1.097    u_register_file/request_write
    SLICE_X62Y83         LUT1 (Prop_lut1_I0_O)        0.124     1.221 r  u_register_file/make_write_i_1/O
                         net (fo=11, routed)          0.676     1.898    u_write_unit/SR[0]
    SLICE_X62Y80         FDRE                                         r  u_write_unit/dout_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.500     8.480    u_write_unit/CLK
    SLICE_X62Y80         FDRE                                         r  u_write_unit/dout_reg[7]/C
                         clock pessimism              0.395     8.875    
                         clock uncertainty           -0.226     8.649    
    SLICE_X62Y80         FDRE (Setup_fdre_C_R)       -0.524     8.125    u_write_unit/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          8.125    
                         arrival time                          -1.898    
  -------------------------------------------------------------------
                         slack                                  6.228    

Slack (MET) :             6.420ns  (required time - arrival time)
  Source:                 u_register_file/u_block_ram/ram_0_reg_0_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_write_unit/dout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.041ns  (logic 1.006ns (33.085%)  route 2.035ns (66.915%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.781ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        1.759    -0.781    u_register_file/u_block_ram/clk_out2
    RAMB36_X2Y10         RAMB36E1                                     r  u_register_file/u_block_ram/ram_0_reg_0_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     0.101 r  u_register_file/u_block_ram/ram_0_reg_0_6/DOBDO[0]
                         net (fo=2, routed)           2.035     2.135    u_write_unit/reg_out_ram[6]
    SLICE_X67Y80         LUT6 (Prop_lut6_I4_O)        0.124     2.259 r  u_write_unit/dout[6]_i_1/O
                         net (fo=1, routed)           0.000     2.259    u_write_unit/dout[6]_i_1_n_0
    SLICE_X67Y80         FDRE                                         r  u_write_unit/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.501     8.481    u_write_unit/CLK
    SLICE_X67Y80         FDRE                                         r  u_write_unit/dout_reg[6]/C
                         clock pessimism              0.395     8.876    
                         clock uncertainty           -0.226     8.650    
    SLICE_X67Y80         FDRE (Setup_fdre_C_D)        0.029     8.679    u_write_unit/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          8.679    
                         arrival time                          -2.259    
  -------------------------------------------------------------------
                         slack                                  6.420    

Slack (MET) :             6.449ns  (required time - arrival time)
  Source:                 u_register_file/request_write_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_write_unit/make_write_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.642ns (23.844%)  route 2.051ns (76.156%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        1.622    -0.918    u_register_file/clk_out2
    SLICE_X58Y83         FDRE                                         r  u_register_file/request_write_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.400 f  u_register_file/request_write_reg_reg/Q
                         net (fo=3, routed)           1.497     1.097    u_register_file/request_write
    SLICE_X62Y83         LUT1 (Prop_lut1_I0_O)        0.124     1.221 r  u_register_file/make_write_i_1/O
                         net (fo=11, routed)          0.554     1.775    u_write_unit/SR[0]
    SLICE_X63Y83         FDRE                                         r  u_write_unit/make_write_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.504     8.484    u_write_unit/CLK
    SLICE_X63Y83         FDRE                                         r  u_write_unit/make_write_reg/C
                         clock pessimism              0.395     8.879    
                         clock uncertainty           -0.226     8.653    
    SLICE_X63Y83         FDRE (Setup_fdre_C_R)       -0.429     8.224    u_write_unit/make_write_reg
  -------------------------------------------------------------------
                         required time                          8.224    
                         arrival time                          -1.775    
  -------------------------------------------------------------------
                         slack                                  6.449    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u_register_file/u_block_ram/ram_0_reg_0_17/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_write_unit/dout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.249ns (32.054%)  route 0.528ns (67.946%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        0.596    -0.568    u_register_file/u_block_ram/clk_out2
    RAMB36_X1Y22         RAMB36E1                                     r  u_register_file/u_block_ram/ram_0_reg_0_17/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.204    -0.364 r  u_register_file/u_block_ram/ram_0_reg_0_17/DOBDO[0]
                         net (fo=1, routed)           0.528     0.164    u_write_unit/reg_out_ram[17]
    SLICE_X62Y92         LUT6 (Prop_lut6_I2_O)        0.045     0.209 r  u_write_unit/dout[1]_i_1/O
                         net (fo=1, routed)           0.000     0.209    u_write_unit/dout[1]_i_1_n_0
    SLICE_X62Y92         FDRE                                         r  u_write_unit/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.838    -0.835    u_write_unit/CLK
    SLICE_X62Y92         FDRE                                         r  u_write_unit/dout_reg[1]/C
                         clock pessimism              0.557    -0.279    
                         clock uncertainty            0.226    -0.053    
    SLICE_X62Y92         FDRE (Hold_fdre_C_D)         0.120     0.067    u_write_unit/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 u_register_file/u_block_ram/ram_0_reg_0_10/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_write_unit/dout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.249ns (31.320%)  route 0.546ns (68.680%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        0.603    -0.561    u_register_file/u_block_ram/clk_out2
    RAMB36_X1Y18         RAMB36E1                                     r  u_register_file/u_block_ram/ram_0_reg_0_10/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.204    -0.357 r  u_register_file/u_block_ram/ram_0_reg_0_10/DOBDO[0]
                         net (fo=1, routed)           0.546     0.189    u_write_unit/reg_out_ram[10]
    SLICE_X62Y92         LUT6 (Prop_lut6_I1_O)        0.045     0.234 r  u_write_unit/dout[2]_i_1/O
                         net (fo=1, routed)           0.000     0.234    u_write_unit/dout[2]_i_1_n_0
    SLICE_X62Y92         FDRE                                         r  u_write_unit/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.838    -0.835    u_write_unit/CLK
    SLICE_X62Y92         FDRE                                         r  u_write_unit/dout_reg[2]/C
                         clock pessimism              0.557    -0.279    
                         clock uncertainty            0.226    -0.053    
    SLICE_X62Y92         FDRE (Hold_fdre_C_D)         0.121     0.068    u_write_unit/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.234    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 u_register_file/u_block_ram/ram_0_reg_0_31/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_write_unit/dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.249ns (31.420%)  route 0.543ns (68.580%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        0.600    -0.564    u_register_file/u_block_ram/clk_out2
    RAMB36_X1Y13         RAMB36E1                                     r  u_register_file/u_block_ram/ram_0_reg_0_31/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.204    -0.360 r  u_register_file/u_block_ram/ram_0_reg_0_31/DOBDO[0]
                         net (fo=1, routed)           0.543     0.184    u_write_unit/reg_out_ram[31]
    SLICE_X62Y80         LUT6 (Prop_lut6_I0_O)        0.045     0.229 r  u_write_unit/dout[7]_i_1/O
                         net (fo=1, routed)           0.000     0.229    u_write_unit/dout[7]_i_1_n_0
    SLICE_X62Y80         FDRE                                         r  u_write_unit/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.829    -0.844    u_write_unit/CLK
    SLICE_X62Y80         FDRE                                         r  u_write_unit/dout_reg[7]/C
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.226    -0.062    
    SLICE_X62Y80         FDRE (Hold_fdre_C_D)         0.120     0.058    u_write_unit/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_register_file/u_block_ram/ram_0_reg_0_16/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_write_unit/dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.249ns (30.835%)  route 0.559ns (69.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        0.595    -0.569    u_register_file/u_block_ram/clk_out2
    RAMB36_X1Y14         RAMB36E1                                     r  u_register_file/u_block_ram/ram_0_reg_0_16/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.204    -0.365 r  u_register_file/u_block_ram/ram_0_reg_0_16/DOBDO[0]
                         net (fo=1, routed)           0.559     0.194    u_write_unit/reg_out_ram[16]
    SLICE_X62Y80         LUT6 (Prop_lut6_I2_O)        0.045     0.239 r  u_write_unit/dout[0]_i_1/O
                         net (fo=1, routed)           0.000     0.239    u_write_unit/dout[0]_i_1_n_0
    SLICE_X62Y80         FDRE                                         r  u_write_unit/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.829    -0.844    u_write_unit/CLK
    SLICE_X62Y80         FDRE                                         r  u_write_unit/dout_reg[0]/C
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.226    -0.062    
    SLICE_X62Y80         FDRE (Hold_fdre_C_D)         0.121     0.059    u_write_unit/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 u_register_file/u_block_ram/ram_0_reg_0_28/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_write_unit/dout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.249ns (32.711%)  route 0.512ns (67.289%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        0.634    -0.530    u_register_file/u_block_ram/clk_out2
    RAMB36_X3Y17         RAMB36E1                                     r  u_register_file/u_block_ram/ram_0_reg_0_28/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.204    -0.326 r  u_register_file/u_block_ram/ram_0_reg_0_28/DOBDO[0]
                         net (fo=1, routed)           0.512     0.186    u_write_unit/reg_out_ram[28]
    SLICE_X68Y85         LUT6 (Prop_lut6_I0_O)        0.045     0.231 r  u_write_unit/dout[4]_i_1/O
                         net (fo=1, routed)           0.000     0.231    u_write_unit/dout[4]_i_1_n_0
    SLICE_X68Y85         FDRE                                         r  u_write_unit/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.835    -0.838    u_write_unit/CLK
    SLICE_X68Y85         FDRE                                         r  u_write_unit/dout_reg[4]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.226    -0.056    
    SLICE_X68Y85         FDRE (Hold_fdre_C_D)         0.091     0.035    u_write_unit/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 u_register_file/u_block_ram/ram_0_reg_0_29/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_write_unit/dout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.249ns (32.153%)  route 0.525ns (67.847%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        0.631    -0.533    u_register_file/u_block_ram/clk_out2
    RAMB36_X2Y19         RAMB36E1                                     r  u_register_file/u_block_ram/ram_0_reg_0_29/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.204    -0.329 r  u_register_file/u_block_ram/ram_0_reg_0_29/DOBDO[0]
                         net (fo=1, routed)           0.525     0.196    u_write_unit/reg_out_ram[29]
    SLICE_X68Y90         LUT6 (Prop_lut6_I0_O)        0.045     0.241 r  u_write_unit/dout[5]_i_1/O
                         net (fo=1, routed)           0.000     0.241    u_write_unit/dout[5]_i_1_n_0
    SLICE_X68Y90         FDRE                                         r  u_write_unit/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.839    -0.834    u_write_unit/CLK
    SLICE_X68Y90         FDRE                                         r  u_write_unit/dout_reg[5]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.226    -0.052    
    SLICE_X68Y90         FDRE (Hold_fdre_C_D)         0.091     0.039    u_write_unit/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 u_register_file/u_block_ram/ram_0_reg_0_19/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_write_unit/dout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.249ns (31.384%)  route 0.544ns (68.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        0.627    -0.537    u_register_file/u_block_ram/clk_out2
    RAMB36_X2Y17         RAMB36E1                                     r  u_register_file/u_block_ram/ram_0_reg_0_19/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.204    -0.333 r  u_register_file/u_block_ram/ram_0_reg_0_19/DOBDO[0]
                         net (fo=1, routed)           0.544     0.211    u_write_unit/reg_out_ram[19]
    SLICE_X68Y82         LUT6 (Prop_lut6_I2_O)        0.045     0.256 r  u_write_unit/dout[3]_i_1/O
                         net (fo=1, routed)           0.000     0.256    u_write_unit/dout[3]_i_1_n_0
    SLICE_X68Y82         FDRE                                         r  u_write_unit/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.832    -0.841    u_write_unit/CLK
    SLICE_X68Y82         FDRE                                         r  u_write_unit/dout_reg[3]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.226    -0.059    
    SLICE_X68Y82         FDRE (Hold_fdre_C_D)         0.091     0.032    u_write_unit/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 u_register_file/u_block_ram/ram_0_reg_0_30/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_write_unit/dout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.249ns (28.287%)  route 0.631ns (71.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        0.602    -0.562    u_register_file/u_block_ram/clk_out2
    RAMB36_X1Y12         RAMB36E1                                     r  u_register_file/u_block_ram/ram_0_reg_0_30/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.204    -0.358 r  u_register_file/u_block_ram/ram_0_reg_0_30/DOBDO[0]
                         net (fo=1, routed)           0.631     0.273    u_write_unit/reg_out_ram[30]
    SLICE_X67Y80         LUT6 (Prop_lut6_I0_O)        0.045     0.318 r  u_write_unit/dout[6]_i_1/O
                         net (fo=1, routed)           0.000     0.318    u_write_unit/dout[6]_i_1_n_0
    SLICE_X67Y80         FDRE                                         r  u_write_unit/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.830    -0.843    u_write_unit/CLK
    SLICE_X67Y80         FDRE                                         r  u_write_unit/dout_reg[6]/C
                         clock pessimism              0.557    -0.287    
                         clock uncertainty            0.226    -0.061    
    SLICE_X67Y80         FDRE (Hold_fdre_C_D)         0.091     0.030    u_write_unit/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 u_register_file/request_write_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_write_unit/make_write_latency_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.164ns (18.279%)  route 0.733ns (81.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        0.561    -0.603    u_register_file/clk_out2
    SLICE_X58Y83         FDRE                                         r  u_register_file/request_write_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  u_register_file/request_write_reg_reg/Q
                         net (fo=3, routed)           0.733     0.294    u_write_unit/request_write
    SLICE_X62Y83         FDRE                                         r  u_write_unit/make_write_latency_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.832    -0.841    u_write_unit/CLK
    SLICE_X62Y83         FDRE                                         r  u_write_unit/make_write_latency_reg/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.226    -0.059    
    SLICE_X62Y83         FDRE (Hold_fdre_C_D)         0.059     0.000    u_write_unit/make_write_latency_reg
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 u_register_file/request_write_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_write_unit/make_write_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.209ns (19.343%)  route 0.872ns (80.657%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        0.561    -0.603    u_register_file/clk_out2
    SLICE_X58Y83         FDRE                                         r  u_register_file/request_write_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.439 f  u_register_file/request_write_reg_reg/Q
                         net (fo=3, routed)           0.673     0.234    u_register_file/request_write
    SLICE_X62Y83         LUT1 (Prop_lut1_I0_O)        0.045     0.279 r  u_register_file/make_write_i_1/O
                         net (fo=11, routed)          0.199     0.477    u_write_unit/SR[0]
    SLICE_X63Y83         FDRE                                         r  u_write_unit/make_write_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.832    -0.841    u_write_unit/CLK
    SLICE_X63Y83         FDRE                                         r  u_write_unit/make_write_reg/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.226    -0.059    
    SLICE_X63Y83         FDRE (Hold_fdre_C_R)        -0.018    -0.077    u_write_unit/make_write_reg
  -------------------------------------------------------------------
                         required time                          0.077    
                         arrival time                           0.477    
  -------------------------------------------------------------------
                         slack                                  0.554    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.395ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.395ns  (required time - arrival time)
  Source:                 u_read_unit/dout_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_register_file/aux_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        4.973ns  (logic 0.966ns (19.424%)  route 4.007ns (80.576%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 98.481 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.924ns = ( 89.076 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    85.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    87.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    87.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.616    89.076    u_read_unit/clk
    SLICE_X59Y71         FDRE                                         r  u_read_unit/dout_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.419    89.495 r  u_read_unit/dout_reg[28]/Q
                         net (fo=116, routed)         1.637    91.132    u_read_unit/Q[25]
    SLICE_X54Y86         LUT2 (Prop_lut2_I1_O)        0.299    91.431 r  u_read_unit/aux_counter[7]_i_6/O
                         net (fo=1, routed)           1.012    92.442    u_read_unit/aux_counter[7]_i_6_n_0
    SLICE_X61Y73         LUT6 (Prop_lut6_I1_O)        0.124    92.566 r  u_read_unit/aux_counter[7]_i_3/O
                         net (fo=2, routed)           0.827    93.394    u_register_file/request_write_reg1_out
    SLICE_X58Y82         LUT5 (Prop_lut5_I0_O)        0.124    93.518 r  u_register_file/aux_counter[7]_i_1/O
                         net (fo=8, routed)           0.532    94.050    u_register_file/aux_counter[7]_i_1_n_0
    SLICE_X59Y82         FDRE                                         r  u_register_file/aux_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        1.501    98.481    u_register_file/clk_out2
    SLICE_X59Y82         FDRE                                         r  u_register_file/aux_counter_reg[2]/C
                         clock pessimism              0.395    98.876    
                         clock uncertainty           -0.226    98.650    
    SLICE_X59Y82         FDRE (Setup_fdre_C_CE)      -0.205    98.445    u_register_file/aux_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         98.445    
                         arrival time                         -94.050    
  -------------------------------------------------------------------
                         slack                                  4.395    

Slack (MET) :             4.395ns  (required time - arrival time)
  Source:                 u_read_unit/dout_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_register_file/aux_counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        4.973ns  (logic 0.966ns (19.424%)  route 4.007ns (80.576%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 98.481 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.924ns = ( 89.076 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    85.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    87.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    87.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.616    89.076    u_read_unit/clk
    SLICE_X59Y71         FDRE                                         r  u_read_unit/dout_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.419    89.495 r  u_read_unit/dout_reg[28]/Q
                         net (fo=116, routed)         1.637    91.132    u_read_unit/Q[25]
    SLICE_X54Y86         LUT2 (Prop_lut2_I1_O)        0.299    91.431 r  u_read_unit/aux_counter[7]_i_6/O
                         net (fo=1, routed)           1.012    92.442    u_read_unit/aux_counter[7]_i_6_n_0
    SLICE_X61Y73         LUT6 (Prop_lut6_I1_O)        0.124    92.566 r  u_read_unit/aux_counter[7]_i_3/O
                         net (fo=2, routed)           0.827    93.394    u_register_file/request_write_reg1_out
    SLICE_X58Y82         LUT5 (Prop_lut5_I0_O)        0.124    93.518 r  u_register_file/aux_counter[7]_i_1/O
                         net (fo=8, routed)           0.532    94.050    u_register_file/aux_counter[7]_i_1_n_0
    SLICE_X59Y82         FDRE                                         r  u_register_file/aux_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        1.501    98.481    u_register_file/clk_out2
    SLICE_X59Y82         FDRE                                         r  u_register_file/aux_counter_reg[3]/C
                         clock pessimism              0.395    98.876    
                         clock uncertainty           -0.226    98.650    
    SLICE_X59Y82         FDRE (Setup_fdre_C_CE)      -0.205    98.445    u_register_file/aux_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         98.445    
                         arrival time                         -94.050    
  -------------------------------------------------------------------
                         slack                                  4.395    

Slack (MET) :             4.395ns  (required time - arrival time)
  Source:                 u_read_unit/dout_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_register_file/aux_counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        4.973ns  (logic 0.966ns (19.424%)  route 4.007ns (80.576%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 98.481 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.924ns = ( 89.076 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    85.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    87.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    87.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.616    89.076    u_read_unit/clk
    SLICE_X59Y71         FDRE                                         r  u_read_unit/dout_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.419    89.495 r  u_read_unit/dout_reg[28]/Q
                         net (fo=116, routed)         1.637    91.132    u_read_unit/Q[25]
    SLICE_X54Y86         LUT2 (Prop_lut2_I1_O)        0.299    91.431 r  u_read_unit/aux_counter[7]_i_6/O
                         net (fo=1, routed)           1.012    92.442    u_read_unit/aux_counter[7]_i_6_n_0
    SLICE_X61Y73         LUT6 (Prop_lut6_I1_O)        0.124    92.566 r  u_read_unit/aux_counter[7]_i_3/O
                         net (fo=2, routed)           0.827    93.394    u_register_file/request_write_reg1_out
    SLICE_X58Y82         LUT5 (Prop_lut5_I0_O)        0.124    93.518 r  u_register_file/aux_counter[7]_i_1/O
                         net (fo=8, routed)           0.532    94.050    u_register_file/aux_counter[7]_i_1_n_0
    SLICE_X59Y82         FDRE                                         r  u_register_file/aux_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        1.501    98.481    u_register_file/clk_out2
    SLICE_X59Y82         FDRE                                         r  u_register_file/aux_counter_reg[4]/C
                         clock pessimism              0.395    98.876    
                         clock uncertainty           -0.226    98.650    
    SLICE_X59Y82         FDRE (Setup_fdre_C_CE)      -0.205    98.445    u_register_file/aux_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         98.445    
                         arrival time                         -94.050    
  -------------------------------------------------------------------
                         slack                                  4.395    

Slack (MET) :             4.572ns  (required time - arrival time)
  Source:                 u_read_unit/dout_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_register_file/aux_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        4.832ns  (logic 0.966ns (19.990%)  route 3.866ns (80.010%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 98.481 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.924ns = ( 89.076 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    85.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    87.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    87.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.616    89.076    u_read_unit/clk
    SLICE_X59Y71         FDRE                                         r  u_read_unit/dout_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.419    89.495 r  u_read_unit/dout_reg[28]/Q
                         net (fo=116, routed)         1.637    91.132    u_read_unit/Q[25]
    SLICE_X54Y86         LUT2 (Prop_lut2_I1_O)        0.299    91.431 r  u_read_unit/aux_counter[7]_i_6/O
                         net (fo=1, routed)           1.012    92.442    u_read_unit/aux_counter[7]_i_6_n_0
    SLICE_X61Y73         LUT6 (Prop_lut6_I1_O)        0.124    92.566 r  u_read_unit/aux_counter[7]_i_3/O
                         net (fo=2, routed)           0.827    93.394    u_register_file/request_write_reg1_out
    SLICE_X58Y82         LUT5 (Prop_lut5_I0_O)        0.124    93.518 r  u_register_file/aux_counter[7]_i_1/O
                         net (fo=8, routed)           0.391    93.909    u_register_file/aux_counter[7]_i_1_n_0
    SLICE_X58Y82         FDRE                                         r  u_register_file/aux_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        1.501    98.481    u_register_file/clk_out2
    SLICE_X58Y82         FDRE                                         r  u_register_file/aux_counter_reg[0]/C
                         clock pessimism              0.395    98.876    
                         clock uncertainty           -0.226    98.650    
    SLICE_X58Y82         FDRE (Setup_fdre_C_CE)      -0.169    98.481    u_register_file/aux_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         98.481    
                         arrival time                         -93.909    
  -------------------------------------------------------------------
                         slack                                  4.572    

Slack (MET) :             4.572ns  (required time - arrival time)
  Source:                 u_read_unit/dout_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_register_file/aux_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        4.832ns  (logic 0.966ns (19.990%)  route 3.866ns (80.010%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 98.481 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.924ns = ( 89.076 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    85.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    87.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    87.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.616    89.076    u_read_unit/clk
    SLICE_X59Y71         FDRE                                         r  u_read_unit/dout_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.419    89.495 r  u_read_unit/dout_reg[28]/Q
                         net (fo=116, routed)         1.637    91.132    u_read_unit/Q[25]
    SLICE_X54Y86         LUT2 (Prop_lut2_I1_O)        0.299    91.431 r  u_read_unit/aux_counter[7]_i_6/O
                         net (fo=1, routed)           1.012    92.442    u_read_unit/aux_counter[7]_i_6_n_0
    SLICE_X61Y73         LUT6 (Prop_lut6_I1_O)        0.124    92.566 r  u_read_unit/aux_counter[7]_i_3/O
                         net (fo=2, routed)           0.827    93.394    u_register_file/request_write_reg1_out
    SLICE_X58Y82         LUT5 (Prop_lut5_I0_O)        0.124    93.518 r  u_register_file/aux_counter[7]_i_1/O
                         net (fo=8, routed)           0.391    93.909    u_register_file/aux_counter[7]_i_1_n_0
    SLICE_X58Y82         FDRE                                         r  u_register_file/aux_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        1.501    98.481    u_register_file/clk_out2
    SLICE_X58Y82         FDRE                                         r  u_register_file/aux_counter_reg[1]/C
                         clock pessimism              0.395    98.876    
                         clock uncertainty           -0.226    98.650    
    SLICE_X58Y82         FDRE (Setup_fdre_C_CE)      -0.169    98.481    u_register_file/aux_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         98.481    
                         arrival time                         -93.909    
  -------------------------------------------------------------------
                         slack                                  4.572    

Slack (MET) :             4.572ns  (required time - arrival time)
  Source:                 u_read_unit/dout_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_register_file/aux_counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        4.832ns  (logic 0.966ns (19.990%)  route 3.866ns (80.010%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 98.481 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.924ns = ( 89.076 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    85.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    87.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    87.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.616    89.076    u_read_unit/clk
    SLICE_X59Y71         FDRE                                         r  u_read_unit/dout_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.419    89.495 r  u_read_unit/dout_reg[28]/Q
                         net (fo=116, routed)         1.637    91.132    u_read_unit/Q[25]
    SLICE_X54Y86         LUT2 (Prop_lut2_I1_O)        0.299    91.431 r  u_read_unit/aux_counter[7]_i_6/O
                         net (fo=1, routed)           1.012    92.442    u_read_unit/aux_counter[7]_i_6_n_0
    SLICE_X61Y73         LUT6 (Prop_lut6_I1_O)        0.124    92.566 r  u_read_unit/aux_counter[7]_i_3/O
                         net (fo=2, routed)           0.827    93.394    u_register_file/request_write_reg1_out
    SLICE_X58Y82         LUT5 (Prop_lut5_I0_O)        0.124    93.518 r  u_register_file/aux_counter[7]_i_1/O
                         net (fo=8, routed)           0.391    93.909    u_register_file/aux_counter[7]_i_1_n_0
    SLICE_X58Y82         FDRE                                         r  u_register_file/aux_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        1.501    98.481    u_register_file/clk_out2
    SLICE_X58Y82         FDRE                                         r  u_register_file/aux_counter_reg[5]/C
                         clock pessimism              0.395    98.876    
                         clock uncertainty           -0.226    98.650    
    SLICE_X58Y82         FDRE (Setup_fdre_C_CE)      -0.169    98.481    u_register_file/aux_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         98.481    
                         arrival time                         -93.909    
  -------------------------------------------------------------------
                         slack                                  4.572    

Slack (MET) :             4.572ns  (required time - arrival time)
  Source:                 u_read_unit/dout_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_register_file/aux_counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        4.832ns  (logic 0.966ns (19.990%)  route 3.866ns (80.010%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 98.481 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.924ns = ( 89.076 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    85.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    87.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    87.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.616    89.076    u_read_unit/clk
    SLICE_X59Y71         FDRE                                         r  u_read_unit/dout_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.419    89.495 r  u_read_unit/dout_reg[28]/Q
                         net (fo=116, routed)         1.637    91.132    u_read_unit/Q[25]
    SLICE_X54Y86         LUT2 (Prop_lut2_I1_O)        0.299    91.431 r  u_read_unit/aux_counter[7]_i_6/O
                         net (fo=1, routed)           1.012    92.442    u_read_unit/aux_counter[7]_i_6_n_0
    SLICE_X61Y73         LUT6 (Prop_lut6_I1_O)        0.124    92.566 r  u_read_unit/aux_counter[7]_i_3/O
                         net (fo=2, routed)           0.827    93.394    u_register_file/request_write_reg1_out
    SLICE_X58Y82         LUT5 (Prop_lut5_I0_O)        0.124    93.518 r  u_register_file/aux_counter[7]_i_1/O
                         net (fo=8, routed)           0.391    93.909    u_register_file/aux_counter[7]_i_1_n_0
    SLICE_X58Y82         FDRE                                         r  u_register_file/aux_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        1.501    98.481    u_register_file/clk_out2
    SLICE_X58Y82         FDRE                                         r  u_register_file/aux_counter_reg[6]/C
                         clock pessimism              0.395    98.876    
                         clock uncertainty           -0.226    98.650    
    SLICE_X58Y82         FDRE (Setup_fdre_C_CE)      -0.169    98.481    u_register_file/aux_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         98.481    
                         arrival time                         -93.909    
  -------------------------------------------------------------------
                         slack                                  4.572    

Slack (MET) :             4.572ns  (required time - arrival time)
  Source:                 u_read_unit/dout_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_register_file/aux_counter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        4.832ns  (logic 0.966ns (19.990%)  route 3.866ns (80.010%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 98.481 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.924ns = ( 89.076 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    85.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    87.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    87.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.616    89.076    u_read_unit/clk
    SLICE_X59Y71         FDRE                                         r  u_read_unit/dout_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.419    89.495 r  u_read_unit/dout_reg[28]/Q
                         net (fo=116, routed)         1.637    91.132    u_read_unit/Q[25]
    SLICE_X54Y86         LUT2 (Prop_lut2_I1_O)        0.299    91.431 r  u_read_unit/aux_counter[7]_i_6/O
                         net (fo=1, routed)           1.012    92.442    u_read_unit/aux_counter[7]_i_6_n_0
    SLICE_X61Y73         LUT6 (Prop_lut6_I1_O)        0.124    92.566 r  u_read_unit/aux_counter[7]_i_3/O
                         net (fo=2, routed)           0.827    93.394    u_register_file/request_write_reg1_out
    SLICE_X58Y82         LUT5 (Prop_lut5_I0_O)        0.124    93.518 r  u_register_file/aux_counter[7]_i_1/O
                         net (fo=8, routed)           0.391    93.909    u_register_file/aux_counter[7]_i_1_n_0
    SLICE_X58Y82         FDRE                                         r  u_register_file/aux_counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        1.501    98.481    u_register_file/clk_out2
    SLICE_X58Y82         FDRE                                         r  u_register_file/aux_counter_reg[7]/C
                         clock pessimism              0.395    98.876    
                         clock uncertainty           -0.226    98.650    
    SLICE_X58Y82         FDRE (Setup_fdre_C_CE)      -0.169    98.481    u_register_file/aux_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         98.481    
                         arrival time                         -93.909    
  -------------------------------------------------------------------
                         slack                                  4.572    

Slack (MET) :             4.703ns  (required time - arrival time)
  Source:                 u_read_unit/dout_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_register_file/msg_long_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        4.671ns  (logic 0.934ns (19.997%)  route 3.737ns (80.003%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 98.483 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.927ns = ( 89.073 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    85.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    87.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    87.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.613    89.073    u_read_unit/clk
    SLICE_X61Y72         FDRE                                         r  u_read_unit/dout_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.456    89.529 f  u_read_unit/dout_reg[30]/Q
                         net (fo=8, routed)           1.726    91.255    u_read_unit/Q[27]
    SLICE_X61Y72         LUT4 (Prop_lut4_I1_O)        0.152    91.407 r  u_read_unit/info_ram_addr_reg[14]_i_2/O
                         net (fo=8, routed)           1.040    92.447    u_read_unit/info_ram_addr_reg[14]_i_2_n_0
    SLICE_X62Y69         LUT6 (Prop_lut6_I5_O)        0.326    92.773 r  u_read_unit/msg_long[14]_i_1/O
                         net (fo=15, routed)          0.971    93.744    u_register_file/dout_reg[24]_13[0]
    SLICE_X61Y65         FDRE                                         r  u_register_file/msg_long_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        1.503    98.483    u_register_file/clk_out2
    SLICE_X61Y65         FDRE                                         r  u_register_file/msg_long_reg[11]/C
                         clock pessimism              0.395    98.878    
                         clock uncertainty           -0.226    98.652    
    SLICE_X61Y65         FDRE (Setup_fdre_C_CE)      -0.205    98.447    u_register_file/msg_long_reg[11]
  -------------------------------------------------------------------
                         required time                         98.447    
                         arrival time                         -93.744    
  -------------------------------------------------------------------
                         slack                                  4.703    

Slack (MET) :             4.703ns  (required time - arrival time)
  Source:                 u_read_unit/dout_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_register_file/msg_long_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        4.671ns  (logic 0.934ns (19.997%)  route 3.737ns (80.003%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 98.483 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.927ns = ( 89.073 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    85.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    87.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    87.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.613    89.073    u_read_unit/clk
    SLICE_X61Y72         FDRE                                         r  u_read_unit/dout_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.456    89.529 f  u_read_unit/dout_reg[30]/Q
                         net (fo=8, routed)           1.726    91.255    u_read_unit/Q[27]
    SLICE_X61Y72         LUT4 (Prop_lut4_I1_O)        0.152    91.407 r  u_read_unit/info_ram_addr_reg[14]_i_2/O
                         net (fo=8, routed)           1.040    92.447    u_read_unit/info_ram_addr_reg[14]_i_2_n_0
    SLICE_X62Y69         LUT6 (Prop_lut6_I5_O)        0.326    92.773 r  u_read_unit/msg_long[14]_i_1/O
                         net (fo=15, routed)          0.971    93.744    u_register_file/dout_reg[24]_13[0]
    SLICE_X61Y65         FDRE                                         r  u_register_file/msg_long_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        1.503    98.483    u_register_file/clk_out2
    SLICE_X61Y65         FDRE                                         r  u_register_file/msg_long_reg[13]/C
                         clock pessimism              0.395    98.878    
                         clock uncertainty           -0.226    98.652    
    SLICE_X61Y65         FDRE (Setup_fdre_C_CE)      -0.205    98.447    u_register_file/msg_long_reg[13]
  -------------------------------------------------------------------
                         required time                         98.447    
                         arrival time                         -93.744    
  -------------------------------------------------------------------
                         slack                                  4.703    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 u_read_unit/dout_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_register_file/ram_addr_w_reg[11]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.209ns (26.355%)  route 0.584ns (73.645%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.558    -0.606    u_read_unit/clk
    SLICE_X60Y69         FDRE                                         r  u_read_unit/dout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  u_read_unit/dout_reg[19]/Q
                         net (fo=6, routed)           0.584     0.142    u_read_unit/Q[19]
    SLICE_X63Y68         LUT4 (Prop_lut4_I3_O)        0.045     0.187 r  u_read_unit/ram_addr_w[11]_rep_i_1/O
                         net (fo=1, routed)           0.000     0.187    u_register_file/reg_ram_addr_reg[11]
    SLICE_X63Y68         FDRE                                         r  u_register_file/ram_addr_w_reg[11]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        0.830    -0.843    u_register_file/clk_out2
    SLICE_X63Y68         FDRE                                         r  u_register_file/ram_addr_w_reg[11]_rep/C
                         clock pessimism              0.557    -0.287    
                         clock uncertainty            0.226    -0.061    
    SLICE_X63Y68         FDRE (Hold_fdre_C_D)         0.091     0.030    u_register_file/ram_addr_w_reg[11]_rep
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_read_unit/dout_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_register_file/ram_addr_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.246ns (29.989%)  route 0.574ns (70.011%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.558    -0.606    u_read_unit/clk
    SLICE_X60Y69         FDRE                                         r  u_read_unit/dout_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y69         FDRE (Prop_fdre_C_Q)         0.148    -0.458 r  u_read_unit/dout_reg[22]/Q
                         net (fo=6, routed)           0.574     0.116    u_read_unit/Q[22]
    SLICE_X65Y66         LUT3 (Prop_lut3_I0_O)        0.098     0.214 r  u_read_unit/ram_addr_r[14]_i_2/O
                         net (fo=1, routed)           0.000     0.214    u_register_file/dout_reg[22][14]
    SLICE_X65Y66         FDRE                                         r  u_register_file/ram_addr_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        0.833    -0.840    u_register_file/clk_out2
    SLICE_X65Y66         FDRE                                         r  u_register_file/ram_addr_r_reg[14]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.226    -0.058    
    SLICE_X65Y66         FDRE (Hold_fdre_C_D)         0.092     0.034    u_register_file/ram_addr_r_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.214    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u_read_unit/dout_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_register_file/ram_data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.186ns (21.824%)  route 0.666ns (78.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.556    -0.608    u_read_unit/clk
    SLICE_X59Y71         FDRE                                         r  u_read_unit/dout_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  u_read_unit/dout_reg[27]/Q
                         net (fo=83, routed)          0.666     0.199    u_read_unit/out_read_unit[27]
    SLICE_X54Y86         LUT6 (Prop_lut6_I3_O)        0.045     0.244 r  u_read_unit/ram_data[22]_i_1/O
                         net (fo=1, routed)           0.000     0.244    u_register_file/dout_reg[28][22]
    SLICE_X54Y86         FDRE                                         r  u_register_file/ram_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        0.829    -0.844    u_register_file/clk_out2
    SLICE_X54Y86         FDRE                                         r  u_register_file/ram_data_reg[22]/C
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.226    -0.062    
    SLICE_X54Y86         FDRE (Hold_fdre_C_D)         0.121     0.059    u_register_file/ram_data_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 u_read_unit/dout_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_register_file/ram_addr_w_reg[8]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.209ns (25.310%)  route 0.617ns (74.690%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.558    -0.606    u_read_unit/clk
    SLICE_X60Y69         FDRE                                         r  u_read_unit/dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  u_read_unit/dout_reg[16]/Q
                         net (fo=6, routed)           0.617     0.174    u_read_unit/Q[16]
    SLICE_X64Y67         LUT4 (Prop_lut4_I3_O)        0.045     0.219 r  u_read_unit/ram_addr_w[8]_rep_i_1/O
                         net (fo=1, routed)           0.000     0.219    u_register_file/reg_ram_addr_reg[8]
    SLICE_X64Y67         FDRE                                         r  u_register_file/ram_addr_w_reg[8]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        0.832    -0.841    u_register_file/clk_out2
    SLICE_X64Y67         FDRE                                         r  u_register_file/ram_addr_w_reg[8]_rep/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.226    -0.059    
    SLICE_X64Y67         FDRE (Hold_fdre_C_D)         0.092     0.033    u_register_file/ram_addr_w_reg[8]_rep
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_read_unit/dout_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_register_file/ram_addr_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.209ns (25.253%)  route 0.619ns (74.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.558    -0.606    u_read_unit/clk
    SLICE_X60Y69         FDRE                                         r  u_read_unit/dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  u_read_unit/dout_reg[16]/Q
                         net (fo=6, routed)           0.619     0.176    u_read_unit/Q[16]
    SLICE_X64Y66         LUT3 (Prop_lut3_I0_O)        0.045     0.221 r  u_read_unit/ram_addr_r[8]_i_1/O
                         net (fo=1, routed)           0.000     0.221    u_register_file/dout_reg[22][8]
    SLICE_X64Y66         FDRE                                         r  u_register_file/ram_addr_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        0.833    -0.840    u_register_file/clk_out2
    SLICE_X64Y66         FDRE                                         r  u_register_file/ram_addr_r_reg[8]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.226    -0.058    
    SLICE_X64Y66         FDRE (Hold_fdre_C_D)         0.092     0.034    u_register_file/ram_addr_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 u_read_unit/dout_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_register_file/msg_long_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.164ns (20.088%)  route 0.652ns (79.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.559    -0.605    u_read_unit/clk
    SLICE_X62Y70         FDRE                                         r  u_read_unit/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  u_read_unit/dout_reg[17]/Q
                         net (fo=6, routed)           0.652     0.211    u_register_file/Q[17]
    SLICE_X63Y66         FDRE                                         r  u_register_file/msg_long_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        0.832    -0.841    u_register_file/clk_out2
    SLICE_X63Y66         FDRE                                         r  u_register_file/msg_long_reg[9]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.226    -0.059    
    SLICE_X63Y66         FDRE (Hold_fdre_C_D)         0.075     0.016    u_register_file/msg_long_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.211    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 u_read_unit/dout_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_register_file/msg_long_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.164ns (20.165%)  route 0.649ns (79.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.558    -0.606    u_read_unit/clk
    SLICE_X60Y69         FDRE                                         r  u_read_unit/dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  u_read_unit/dout_reg[13]/Q
                         net (fo=6, routed)           0.649     0.207    u_register_file/Q[13]
    SLICE_X63Y66         FDRE                                         r  u_register_file/msg_long_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        0.832    -0.841    u_register_file/clk_out2
    SLICE_X63Y66         FDRE                                         r  u_register_file/msg_long_reg[5]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.226    -0.059    
    SLICE_X63Y66         FDRE (Hold_fdre_C_D)         0.070     0.011    u_register_file/msg_long_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 u_read_unit/dout_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_register_file/ram_addr_r_reg[9]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.209ns (24.969%)  route 0.628ns (75.031%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.559    -0.605    u_read_unit/clk
    SLICE_X62Y70         FDRE                                         r  u_read_unit/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  u_read_unit/dout_reg[17]/Q
                         net (fo=6, routed)           0.628     0.187    u_read_unit/Q[17]
    SLICE_X64Y70         LUT3 (Prop_lut3_I0_O)        0.045     0.232 r  u_read_unit/ram_addr_r[9]_rep_i_1/O
                         net (fo=1, routed)           0.000     0.232    u_register_file/dout_reg[17]
    SLICE_X64Y70         FDRE                                         r  u_register_file/ram_addr_r_reg[9]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        0.829    -0.844    u_register_file/clk_out2
    SLICE_X64Y70         FDRE                                         r  u_register_file/ram_addr_r_reg[9]_rep/C
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.226    -0.062    
    SLICE_X64Y70         FDRE (Hold_fdre_C_D)         0.092     0.030    u_register_file/ram_addr_r_reg[9]_rep
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 u_read_unit/dout_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_register_file/ram_read_enb_reg_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.186ns (22.120%)  route 0.655ns (77.880%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.556    -0.608    u_read_unit/clk
    SLICE_X59Y71         FDRE                                         r  u_read_unit/dout_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.467 f  u_read_unit/dout_reg[24]/Q
                         net (fo=58, routed)          0.655     0.188    u_read_unit/Q[24]
    SLICE_X63Y71         LUT5 (Prop_lut5_I0_O)        0.045     0.233 r  u_read_unit/ram_read_enb_rep_i_1/O
                         net (fo=1, routed)           0.000     0.233    u_register_file/dout_reg[24]_8
    SLICE_X63Y71         FDSE                                         r  u_register_file/ram_read_enb_reg_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        0.827    -0.846    u_register_file/clk_out2
    SLICE_X63Y71         FDSE                                         r  u_register_file/ram_read_enb_reg_rep/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.226    -0.064    
    SLICE_X63Y71         FDSE (Hold_fdse_C_D)         0.092     0.028    u_register_file/ram_read_enb_reg_rep
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 u_read_unit/dout_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_register_file/info_ram_addr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.164ns (20.499%)  route 0.636ns (79.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.558    -0.606    u_read_unit/clk
    SLICE_X60Y69         FDRE                                         r  u_read_unit/dout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  u_read_unit/dout_reg[19]/Q
                         net (fo=6, routed)           0.636     0.194    u_register_file/Q[19]
    SLICE_X63Y67         FDRE                                         r  u_register_file/info_ram_addr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4554, routed)        0.831    -0.842    u_register_file/clk_out2
    SLICE_X63Y67         FDRE                                         r  u_register_file/info_ram_addr_reg_reg[11]/C
                         clock pessimism              0.557    -0.286    
                         clock uncertainty            0.226    -0.060    
    SLICE_X63Y67         FDRE (Hold_fdre_C_D)         0.047    -0.013    u_register_file/info_ram_addr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.206    





