// Seed: 4125046376
module module_0 (
    input wor id_0,
    output tri id_1,
    input uwire id_2,
    output supply1 id_3,
    input supply1 id_4,
    input wor id_5,
    output wor id_6,
    input wor id_7,
    output supply0 id_8
);
  assign id_1 = (1) == 1;
endmodule
module module_1 #(
    parameter id_4 = 32'd23,
    parameter id_5 = 32'd49
) (
    input supply0 id_0,
    output wire id_1,
    input tri id_2,
    input wor id_3,
    output tri0 _id_4,
    output tri1 _id_5
);
  assign id_4 = id_3.id_0;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_2,
      id_1,
      id_3,
      id_3,
      id_1,
      id_0,
      id_1
  );
  assign modCall_1.id_1 = 0;
  logic [id_4 : (  -1  )  +  id_5] id_7 = 1'd0;
endmodule
