$date
	Wed Jul  9 06:13:01 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_sync_fifo $end
$var wire 1 ! full $end
$var wire 1 " empty $end
$var wire 8 # dout [7:0] $end
$var reg 1 $ clk $end
$var reg 8 % din [7:0] $end
$var reg 1 & rd_en $end
$var reg 1 ' reset $end
$var reg 1 ( wr_en $end
$scope module fifo_inst $end
$var wire 1 $ clk $end
$var wire 8 ) din [7:0] $end
$var wire 1 & rd_en $end
$var wire 1 ' reset $end
$var wire 1 ( wr_en $end
$var wire 1 ! full $end
$var wire 1 " empty $end
$var reg 4 * count [3:0] $end
$var reg 8 + dout [7:0] $end
$var reg 3 , rd_ptr [2:0] $end
$var reg 3 - wr_ptr [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 -
b0 ,
b0 +
b0 *
b0 )
0(
1'
0&
b0 %
0$
b0 #
1"
0!
$end
#5
1$
#10
0$
b10110010 %
b10110010 )
1(
0'
#15
0"
b1 *
b1 -
1$
#20
0$
b11000011 %
b11000011 )
#25
b10 *
b10 -
1$
#30
0$
1&
0(
#35
b1 *
b1 ,
b10110010 #
b10110010 +
1$
#40
0$
#45
1"
b0 *
b10 ,
b11000011 #
b11000011 +
1$
#50
0$
b11100101 %
b11100101 )
1(
0&
#55
0"
b1 *
b11 -
1$
#60
0$
1&
0(
#65
1"
b0 *
b11 ,
b11100101 #
b11100101 +
1$
#70
0$
#75
1$
#80
0$
#85
1$
#90
0$
#95
1$
#100
0$
#105
1$
#110
0$
0&
