---
title: "Novel Variation-Aware Circuit Design of Scaled LTPS TFT for Ultra low Power, Low-Cost Applications"
date: 2007-05-01
publishDate: 2019-08-08T18:23:49.259811Z
authors: ["Jing Li", "Kunhyuk Kang", "Kaushik Roy"]
publication_types: ["1"]
abstract: ""
featured: false
publication: "*2007 IEEE International Conference on Integrated Circuit Design and Technology (textbfICICDT)*"
tags: ["conference", "digital integrated circuits", "elemental semiconductors", "flexible electronics", "grain boundaries", "integrated circuit design", "low-power electronics", "response surface methodology", "silicon", "thin film transistors", "Si", "battery-operated portable electronics", "defect grain boundary region", "device-to-device variation", "flexible substrate", "low-cost digital design", "low-temperature polycrystalline silicon thin film transistors", "multifinger parallel structure", "power dissipation", "response surface method", "scaled LTPS TFT", "size 200 nm", "statistical variation", "variation-aware circuit design", "voltage 10 V to 20 V", "Circuit synthesis", "Digital circuits", "Flexible printed circuits", "Glass", "Grain boundaries", "Polymers", "Silicon", "Substrates", "Temperature", "Thin film transistors", "Low-temperature polycrystalline-Silicon (LTPS)", "Response Surface Method (RSM)", "grain boundary (GB)", "thin film transistor (TFT)"]
doi: "10.1109/ICICDT.2007.4299589"
---

