(footprint "VEML7700-TR" (version 20211014) (generator pcbnew)
  (layer "F.Cu")
  (tedit 0)
  (property "FlashPCB footprint ID" "6500db2d98d22e8b42c89107")
  (fp_text reference "Ref**" (at 0 0) (layer "Dwgs.User")
    (effects (font (size 1 1)) hide)
  )
  (fp_text value "VEML7700-TR" (at 0 0) (layer "Dwgs.User")
    (effects (font (size 1 1)) hide)
  )
  (fp_poly (pts
      (xy -3.5 -1.95)
      (xy 3.5 -1.95)
      (xy 3.5 0.95)
      (xy -3.5 0.95)
    ) (layer "F.CrtYd") (width 0) (fill solid))
  (fp_text reference ">Name" (at 4.05 -1 0 unlocked) (layer "F.SilkS")
    (effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999)) (justify left bottom))
  )
  (fp_text value ">Value" (at 4.05 0.15 0 unlocked) (layer "F.Fab")
    (effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999)) (justify left bottom))
  )
  (fp_line (start 3.4 0.5) (end 3.4 -1.85) (layer "F.SilkS") (width 0.127))
  (fp_line (start 3.4 -1.85) (end -3.4 -1.85) (layer "F.SilkS") (width 0.127))
  (fp_line (start -3.4 -1.85) (end -3.4 0.5) (layer "F.SilkS") (width 0.127))
  (fp_line (start -1.3685 0.5) (end -1.1715 0.5) (layer "F.SilkS") (width 0.127))
  (fp_line (start -0.0985 0.5) (end 0.0985 0.5) (layer "F.SilkS") (width 0.127))
  (fp_line (start 1.1715 0.5) (end 1.3685 0.5) (layer "F.SilkS") (width 0.127))
  (fp_line (start 2.4415 0.5) (end 3.4 0.5) (layer "F.SilkS") (width 0.127))
  (fp_line (start -2.4415 0.5) (end -3.4 0.5) (layer "F.SilkS") (width 0.127))
  (fp_circle (center -1.9 1.2) (end -1.646 1.2) (layer "F.SilkS") (width 0) (fill solid))
  (pad "1" smd rect (at -1.905 0) (size 0.7 1.4) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5))
  (pad "2" smd rect (at -0.635 0) (size 0.7 1.4) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5))
  (pad "3" smd rect (at 0.635 0) (size 0.7 1.4) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5))
  (pad "4" smd rect (at 1.905 0) (size 0.7 1.4) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5))
)
