
LIA_4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b038  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000980  0800b208  0800b208  0000c208  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bb88  0800bb88  0000d1e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800bb88  0800bb88  0000cb88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bb90  0800bb90  0000d1e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bb90  0800bb90  0000cb90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800bb94  0800bb94  0000cb94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e0  20000000  0800bb98  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002f8c  200001e0  0800bd78  0000d1e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000316c  0800bd78  0000e16c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d1e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013b28  00000000  00000000  0000d210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003c94  00000000  00000000  00020d38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001238  00000000  00000000  000249d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ddc  00000000  00000000  00025c08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027029  00000000  00000000  000269e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b8a5  00000000  00000000  0004da0d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e20ee  00000000  00000000  000692b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014b3a0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005f30  00000000  00000000  0014b3e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000041  00000000  00000000  00151314  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e0 	.word	0x200001e0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800b1f0 	.word	0x0800b1f0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e4 	.word	0x200001e4
 800020c:	0800b1f0 	.word	0x0800b1f0

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9a0 	b.w	8001020 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	@ (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	460c      	mov	r4, r1
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d14e      	bne.n	8000e0e <__udivmoddi4+0xaa>
 8000d70:	4694      	mov	ip, r2
 8000d72:	458c      	cmp	ip, r1
 8000d74:	4686      	mov	lr, r0
 8000d76:	fab2 f282 	clz	r2, r2
 8000d7a:	d962      	bls.n	8000e42 <__udivmoddi4+0xde>
 8000d7c:	b14a      	cbz	r2, 8000d92 <__udivmoddi4+0x2e>
 8000d7e:	f1c2 0320 	rsb	r3, r2, #32
 8000d82:	4091      	lsls	r1, r2
 8000d84:	fa20 f303 	lsr.w	r3, r0, r3
 8000d88:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d8c:	4319      	orrs	r1, r3
 8000d8e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d92:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d96:	fa1f f68c 	uxth.w	r6, ip
 8000d9a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d9e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000da2:	fb07 1114 	mls	r1, r7, r4, r1
 8000da6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000daa:	fb04 f106 	mul.w	r1, r4, r6
 8000dae:	4299      	cmp	r1, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x64>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f104 30ff 	add.w	r0, r4, #4294967295
 8000dba:	f080 8112 	bcs.w	8000fe2 <__udivmoddi4+0x27e>
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	f240 810f 	bls.w	8000fe2 <__udivmoddi4+0x27e>
 8000dc4:	3c02      	subs	r4, #2
 8000dc6:	4463      	add	r3, ip
 8000dc8:	1a59      	subs	r1, r3, r1
 8000dca:	fa1f f38e 	uxth.w	r3, lr
 8000dce:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dd2:	fb07 1110 	mls	r1, r7, r0, r1
 8000dd6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dda:	fb00 f606 	mul.w	r6, r0, r6
 8000dde:	429e      	cmp	r6, r3
 8000de0:	d90a      	bls.n	8000df8 <__udivmoddi4+0x94>
 8000de2:	eb1c 0303 	adds.w	r3, ip, r3
 8000de6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dea:	f080 80fc 	bcs.w	8000fe6 <__udivmoddi4+0x282>
 8000dee:	429e      	cmp	r6, r3
 8000df0:	f240 80f9 	bls.w	8000fe6 <__udivmoddi4+0x282>
 8000df4:	4463      	add	r3, ip
 8000df6:	3802      	subs	r0, #2
 8000df8:	1b9b      	subs	r3, r3, r6
 8000dfa:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dfe:	2100      	movs	r1, #0
 8000e00:	b11d      	cbz	r5, 8000e0a <__udivmoddi4+0xa6>
 8000e02:	40d3      	lsrs	r3, r2
 8000e04:	2200      	movs	r2, #0
 8000e06:	e9c5 3200 	strd	r3, r2, [r5]
 8000e0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d905      	bls.n	8000e1e <__udivmoddi4+0xba>
 8000e12:	b10d      	cbz	r5, 8000e18 <__udivmoddi4+0xb4>
 8000e14:	e9c5 0100 	strd	r0, r1, [r5]
 8000e18:	2100      	movs	r1, #0
 8000e1a:	4608      	mov	r0, r1
 8000e1c:	e7f5      	b.n	8000e0a <__udivmoddi4+0xa6>
 8000e1e:	fab3 f183 	clz	r1, r3
 8000e22:	2900      	cmp	r1, #0
 8000e24:	d146      	bne.n	8000eb4 <__udivmoddi4+0x150>
 8000e26:	42a3      	cmp	r3, r4
 8000e28:	d302      	bcc.n	8000e30 <__udivmoddi4+0xcc>
 8000e2a:	4290      	cmp	r0, r2
 8000e2c:	f0c0 80f0 	bcc.w	8001010 <__udivmoddi4+0x2ac>
 8000e30:	1a86      	subs	r6, r0, r2
 8000e32:	eb64 0303 	sbc.w	r3, r4, r3
 8000e36:	2001      	movs	r0, #1
 8000e38:	2d00      	cmp	r5, #0
 8000e3a:	d0e6      	beq.n	8000e0a <__udivmoddi4+0xa6>
 8000e3c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e40:	e7e3      	b.n	8000e0a <__udivmoddi4+0xa6>
 8000e42:	2a00      	cmp	r2, #0
 8000e44:	f040 8090 	bne.w	8000f68 <__udivmoddi4+0x204>
 8000e48:	eba1 040c 	sub.w	r4, r1, ip
 8000e4c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e50:	fa1f f78c 	uxth.w	r7, ip
 8000e54:	2101      	movs	r1, #1
 8000e56:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e5a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e5e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e62:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e66:	fb07 f006 	mul.w	r0, r7, r6
 8000e6a:	4298      	cmp	r0, r3
 8000e6c:	d908      	bls.n	8000e80 <__udivmoddi4+0x11c>
 8000e6e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e72:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e76:	d202      	bcs.n	8000e7e <__udivmoddi4+0x11a>
 8000e78:	4298      	cmp	r0, r3
 8000e7a:	f200 80cd 	bhi.w	8001018 <__udivmoddi4+0x2b4>
 8000e7e:	4626      	mov	r6, r4
 8000e80:	1a1c      	subs	r4, r3, r0
 8000e82:	fa1f f38e 	uxth.w	r3, lr
 8000e86:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e8a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e8e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e92:	fb00 f707 	mul.w	r7, r0, r7
 8000e96:	429f      	cmp	r7, r3
 8000e98:	d908      	bls.n	8000eac <__udivmoddi4+0x148>
 8000e9a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e9e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000ea2:	d202      	bcs.n	8000eaa <__udivmoddi4+0x146>
 8000ea4:	429f      	cmp	r7, r3
 8000ea6:	f200 80b0 	bhi.w	800100a <__udivmoddi4+0x2a6>
 8000eaa:	4620      	mov	r0, r4
 8000eac:	1bdb      	subs	r3, r3, r7
 8000eae:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000eb2:	e7a5      	b.n	8000e00 <__udivmoddi4+0x9c>
 8000eb4:	f1c1 0620 	rsb	r6, r1, #32
 8000eb8:	408b      	lsls	r3, r1
 8000eba:	fa22 f706 	lsr.w	r7, r2, r6
 8000ebe:	431f      	orrs	r7, r3
 8000ec0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ec4:	fa04 f301 	lsl.w	r3, r4, r1
 8000ec8:	ea43 030c 	orr.w	r3, r3, ip
 8000ecc:	40f4      	lsrs	r4, r6
 8000ece:	fa00 f801 	lsl.w	r8, r0, r1
 8000ed2:	0c38      	lsrs	r0, r7, #16
 8000ed4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ed8:	fbb4 fef0 	udiv	lr, r4, r0
 8000edc:	fa1f fc87 	uxth.w	ip, r7
 8000ee0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ee4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ee8:	fb0e f90c 	mul.w	r9, lr, ip
 8000eec:	45a1      	cmp	r9, r4
 8000eee:	fa02 f201 	lsl.w	r2, r2, r1
 8000ef2:	d90a      	bls.n	8000f0a <__udivmoddi4+0x1a6>
 8000ef4:	193c      	adds	r4, r7, r4
 8000ef6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000efa:	f080 8084 	bcs.w	8001006 <__udivmoddi4+0x2a2>
 8000efe:	45a1      	cmp	r9, r4
 8000f00:	f240 8081 	bls.w	8001006 <__udivmoddi4+0x2a2>
 8000f04:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f08:	443c      	add	r4, r7
 8000f0a:	eba4 0409 	sub.w	r4, r4, r9
 8000f0e:	fa1f f983 	uxth.w	r9, r3
 8000f12:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f16:	fb00 4413 	mls	r4, r0, r3, r4
 8000f1a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f1e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f22:	45a4      	cmp	ip, r4
 8000f24:	d907      	bls.n	8000f36 <__udivmoddi4+0x1d2>
 8000f26:	193c      	adds	r4, r7, r4
 8000f28:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f2c:	d267      	bcs.n	8000ffe <__udivmoddi4+0x29a>
 8000f2e:	45a4      	cmp	ip, r4
 8000f30:	d965      	bls.n	8000ffe <__udivmoddi4+0x29a>
 8000f32:	3b02      	subs	r3, #2
 8000f34:	443c      	add	r4, r7
 8000f36:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f3a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f3e:	eba4 040c 	sub.w	r4, r4, ip
 8000f42:	429c      	cmp	r4, r3
 8000f44:	46ce      	mov	lr, r9
 8000f46:	469c      	mov	ip, r3
 8000f48:	d351      	bcc.n	8000fee <__udivmoddi4+0x28a>
 8000f4a:	d04e      	beq.n	8000fea <__udivmoddi4+0x286>
 8000f4c:	b155      	cbz	r5, 8000f64 <__udivmoddi4+0x200>
 8000f4e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f52:	eb64 040c 	sbc.w	r4, r4, ip
 8000f56:	fa04 f606 	lsl.w	r6, r4, r6
 8000f5a:	40cb      	lsrs	r3, r1
 8000f5c:	431e      	orrs	r6, r3
 8000f5e:	40cc      	lsrs	r4, r1
 8000f60:	e9c5 6400 	strd	r6, r4, [r5]
 8000f64:	2100      	movs	r1, #0
 8000f66:	e750      	b.n	8000e0a <__udivmoddi4+0xa6>
 8000f68:	f1c2 0320 	rsb	r3, r2, #32
 8000f6c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f70:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f74:	fa24 f303 	lsr.w	r3, r4, r3
 8000f78:	4094      	lsls	r4, r2
 8000f7a:	430c      	orrs	r4, r1
 8000f7c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f80:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f84:	fa1f f78c 	uxth.w	r7, ip
 8000f88:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f8c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f90:	0c23      	lsrs	r3, r4, #16
 8000f92:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f96:	fb00 f107 	mul.w	r1, r0, r7
 8000f9a:	4299      	cmp	r1, r3
 8000f9c:	d908      	bls.n	8000fb0 <__udivmoddi4+0x24c>
 8000f9e:	eb1c 0303 	adds.w	r3, ip, r3
 8000fa2:	f100 36ff 	add.w	r6, r0, #4294967295
 8000fa6:	d22c      	bcs.n	8001002 <__udivmoddi4+0x29e>
 8000fa8:	4299      	cmp	r1, r3
 8000faa:	d92a      	bls.n	8001002 <__udivmoddi4+0x29e>
 8000fac:	3802      	subs	r0, #2
 8000fae:	4463      	add	r3, ip
 8000fb0:	1a5b      	subs	r3, r3, r1
 8000fb2:	b2a4      	uxth	r4, r4
 8000fb4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fb8:	fb08 3311 	mls	r3, r8, r1, r3
 8000fbc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fc0:	fb01 f307 	mul.w	r3, r1, r7
 8000fc4:	42a3      	cmp	r3, r4
 8000fc6:	d908      	bls.n	8000fda <__udivmoddi4+0x276>
 8000fc8:	eb1c 0404 	adds.w	r4, ip, r4
 8000fcc:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fd0:	d213      	bcs.n	8000ffa <__udivmoddi4+0x296>
 8000fd2:	42a3      	cmp	r3, r4
 8000fd4:	d911      	bls.n	8000ffa <__udivmoddi4+0x296>
 8000fd6:	3902      	subs	r1, #2
 8000fd8:	4464      	add	r4, ip
 8000fda:	1ae4      	subs	r4, r4, r3
 8000fdc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fe0:	e739      	b.n	8000e56 <__udivmoddi4+0xf2>
 8000fe2:	4604      	mov	r4, r0
 8000fe4:	e6f0      	b.n	8000dc8 <__udivmoddi4+0x64>
 8000fe6:	4608      	mov	r0, r1
 8000fe8:	e706      	b.n	8000df8 <__udivmoddi4+0x94>
 8000fea:	45c8      	cmp	r8, r9
 8000fec:	d2ae      	bcs.n	8000f4c <__udivmoddi4+0x1e8>
 8000fee:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ff2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000ff6:	3801      	subs	r0, #1
 8000ff8:	e7a8      	b.n	8000f4c <__udivmoddi4+0x1e8>
 8000ffa:	4631      	mov	r1, r6
 8000ffc:	e7ed      	b.n	8000fda <__udivmoddi4+0x276>
 8000ffe:	4603      	mov	r3, r0
 8001000:	e799      	b.n	8000f36 <__udivmoddi4+0x1d2>
 8001002:	4630      	mov	r0, r6
 8001004:	e7d4      	b.n	8000fb0 <__udivmoddi4+0x24c>
 8001006:	46d6      	mov	lr, sl
 8001008:	e77f      	b.n	8000f0a <__udivmoddi4+0x1a6>
 800100a:	4463      	add	r3, ip
 800100c:	3802      	subs	r0, #2
 800100e:	e74d      	b.n	8000eac <__udivmoddi4+0x148>
 8001010:	4606      	mov	r6, r0
 8001012:	4623      	mov	r3, r4
 8001014:	4608      	mov	r0, r1
 8001016:	e70f      	b.n	8000e38 <__udivmoddi4+0xd4>
 8001018:	3e02      	subs	r6, #2
 800101a:	4463      	add	r3, ip
 800101c:	e730      	b.n	8000e80 <__udivmoddi4+0x11c>
 800101e:	bf00      	nop

08001020 <__aeabi_idiv0>:
 8001020:	4770      	bx	lr
 8001022:	bf00      	nop

08001024 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b084      	sub	sp, #16
 8001028:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800102a:	463b      	mov	r3, r7
 800102c:	2200      	movs	r2, #0
 800102e:	601a      	str	r2, [r3, #0]
 8001030:	605a      	str	r2, [r3, #4]
 8001032:	609a      	str	r2, [r3, #8]
 8001034:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001036:	4b22      	ldr	r3, [pc, #136]	@ (80010c0 <MX_ADC1_Init+0x9c>)
 8001038:	4a22      	ldr	r2, [pc, #136]	@ (80010c4 <MX_ADC1_Init+0xa0>)
 800103a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800103c:	4b20      	ldr	r3, [pc, #128]	@ (80010c0 <MX_ADC1_Init+0x9c>)
 800103e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001042:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001044:	4b1e      	ldr	r3, [pc, #120]	@ (80010c0 <MX_ADC1_Init+0x9c>)
 8001046:	2200      	movs	r2, #0
 8001048:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800104a:	4b1d      	ldr	r3, [pc, #116]	@ (80010c0 <MX_ADC1_Init+0x9c>)
 800104c:	2200      	movs	r2, #0
 800104e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001050:	4b1b      	ldr	r3, [pc, #108]	@ (80010c0 <MX_ADC1_Init+0x9c>)
 8001052:	2200      	movs	r2, #0
 8001054:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001056:	4b1a      	ldr	r3, [pc, #104]	@ (80010c0 <MX_ADC1_Init+0x9c>)
 8001058:	2200      	movs	r2, #0
 800105a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800105e:	4b18      	ldr	r3, [pc, #96]	@ (80010c0 <MX_ADC1_Init+0x9c>)
 8001060:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001064:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 8001066:	4b16      	ldr	r3, [pc, #88]	@ (80010c0 <MX_ADC1_Init+0x9c>)
 8001068:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 800106c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800106e:	4b14      	ldr	r3, [pc, #80]	@ (80010c0 <MX_ADC1_Init+0x9c>)
 8001070:	2200      	movs	r2, #0
 8001072:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001074:	4b12      	ldr	r3, [pc, #72]	@ (80010c0 <MX_ADC1_Init+0x9c>)
 8001076:	2201      	movs	r2, #1
 8001078:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800107a:	4b11      	ldr	r3, [pc, #68]	@ (80010c0 <MX_ADC1_Init+0x9c>)
 800107c:	2201      	movs	r2, #1
 800107e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001082:	4b0f      	ldr	r3, [pc, #60]	@ (80010c0 <MX_ADC1_Init+0x9c>)
 8001084:	2201      	movs	r2, #1
 8001086:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001088:	480d      	ldr	r0, [pc, #52]	@ (80010c0 <MX_ADC1_Init+0x9c>)
 800108a:	f001 fee1 	bl	8002e50 <HAL_ADC_Init>
 800108e:	4603      	mov	r3, r0
 8001090:	2b00      	cmp	r3, #0
 8001092:	d001      	beq.n	8001098 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 8001094:	f001 f95e 	bl	8002354 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001098:	2300      	movs	r3, #0
 800109a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800109c:	2301      	movs	r3, #1
 800109e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
 80010a0:	2302      	movs	r3, #2
 80010a2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010a4:	463b      	mov	r3, r7
 80010a6:	4619      	mov	r1, r3
 80010a8:	4805      	ldr	r0, [pc, #20]	@ (80010c0 <MX_ADC1_Init+0x9c>)
 80010aa:	f002 f833 	bl	8003114 <HAL_ADC_ConfigChannel>
 80010ae:	4603      	mov	r3, r0
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d001      	beq.n	80010b8 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 80010b4:	f001 f94e 	bl	8002354 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80010b8:	bf00      	nop
 80010ba:	3710      	adds	r7, #16
 80010bc:	46bd      	mov	sp, r7
 80010be:	bd80      	pop	{r7, pc}
 80010c0:	200001fc 	.word	0x200001fc
 80010c4:	40012000 	.word	0x40012000

080010c8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b08a      	sub	sp, #40	@ 0x28
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010d0:	f107 0314 	add.w	r3, r7, #20
 80010d4:	2200      	movs	r2, #0
 80010d6:	601a      	str	r2, [r3, #0]
 80010d8:	605a      	str	r2, [r3, #4]
 80010da:	609a      	str	r2, [r3, #8]
 80010dc:	60da      	str	r2, [r3, #12]
 80010de:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	4a2f      	ldr	r2, [pc, #188]	@ (80011a4 <HAL_ADC_MspInit+0xdc>)
 80010e6:	4293      	cmp	r3, r2
 80010e8:	d158      	bne.n	800119c <HAL_ADC_MspInit+0xd4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80010ea:	2300      	movs	r3, #0
 80010ec:	613b      	str	r3, [r7, #16]
 80010ee:	4b2e      	ldr	r3, [pc, #184]	@ (80011a8 <HAL_ADC_MspInit+0xe0>)
 80010f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010f2:	4a2d      	ldr	r2, [pc, #180]	@ (80011a8 <HAL_ADC_MspInit+0xe0>)
 80010f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80010f8:	6453      	str	r3, [r2, #68]	@ 0x44
 80010fa:	4b2b      	ldr	r3, [pc, #172]	@ (80011a8 <HAL_ADC_MspInit+0xe0>)
 80010fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001102:	613b      	str	r3, [r7, #16]
 8001104:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001106:	2300      	movs	r3, #0
 8001108:	60fb      	str	r3, [r7, #12]
 800110a:	4b27      	ldr	r3, [pc, #156]	@ (80011a8 <HAL_ADC_MspInit+0xe0>)
 800110c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800110e:	4a26      	ldr	r2, [pc, #152]	@ (80011a8 <HAL_ADC_MspInit+0xe0>)
 8001110:	f043 0301 	orr.w	r3, r3, #1
 8001114:	6313      	str	r3, [r2, #48]	@ 0x30
 8001116:	4b24      	ldr	r3, [pc, #144]	@ (80011a8 <HAL_ADC_MspInit+0xe0>)
 8001118:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800111a:	f003 0301 	and.w	r3, r3, #1
 800111e:	60fb      	str	r3, [r7, #12]
 8001120:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001122:	2301      	movs	r3, #1
 8001124:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001126:	2303      	movs	r3, #3
 8001128:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800112a:	2300      	movs	r3, #0
 800112c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800112e:	f107 0314 	add.w	r3, r7, #20
 8001132:	4619      	mov	r1, r3
 8001134:	481d      	ldr	r0, [pc, #116]	@ (80011ac <HAL_ADC_MspInit+0xe4>)
 8001136:	f003 f8ef 	bl	8004318 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800113a:	4b1d      	ldr	r3, [pc, #116]	@ (80011b0 <HAL_ADC_MspInit+0xe8>)
 800113c:	4a1d      	ldr	r2, [pc, #116]	@ (80011b4 <HAL_ADC_MspInit+0xec>)
 800113e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001140:	4b1b      	ldr	r3, [pc, #108]	@ (80011b0 <HAL_ADC_MspInit+0xe8>)
 8001142:	2200      	movs	r2, #0
 8001144:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001146:	4b1a      	ldr	r3, [pc, #104]	@ (80011b0 <HAL_ADC_MspInit+0xe8>)
 8001148:	2200      	movs	r2, #0
 800114a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800114c:	4b18      	ldr	r3, [pc, #96]	@ (80011b0 <HAL_ADC_MspInit+0xe8>)
 800114e:	2200      	movs	r2, #0
 8001150:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001152:	4b17      	ldr	r3, [pc, #92]	@ (80011b0 <HAL_ADC_MspInit+0xe8>)
 8001154:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001158:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800115a:	4b15      	ldr	r3, [pc, #84]	@ (80011b0 <HAL_ADC_MspInit+0xe8>)
 800115c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001160:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001162:	4b13      	ldr	r3, [pc, #76]	@ (80011b0 <HAL_ADC_MspInit+0xe8>)
 8001164:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001168:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800116a:	4b11      	ldr	r3, [pc, #68]	@ (80011b0 <HAL_ADC_MspInit+0xe8>)
 800116c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001170:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8001172:	4b0f      	ldr	r3, [pc, #60]	@ (80011b0 <HAL_ADC_MspInit+0xe8>)
 8001174:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001178:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800117a:	4b0d      	ldr	r3, [pc, #52]	@ (80011b0 <HAL_ADC_MspInit+0xe8>)
 800117c:	2200      	movs	r2, #0
 800117e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001180:	480b      	ldr	r0, [pc, #44]	@ (80011b0 <HAL_ADC_MspInit+0xe8>)
 8001182:	f002 fd59 	bl	8003c38 <HAL_DMA_Init>
 8001186:	4603      	mov	r3, r0
 8001188:	2b00      	cmp	r3, #0
 800118a:	d001      	beq.n	8001190 <HAL_ADC_MspInit+0xc8>
    {
      Error_Handler();
 800118c:	f001 f8e2 	bl	8002354 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	4a07      	ldr	r2, [pc, #28]	@ (80011b0 <HAL_ADC_MspInit+0xe8>)
 8001194:	639a      	str	r2, [r3, #56]	@ 0x38
 8001196:	4a06      	ldr	r2, [pc, #24]	@ (80011b0 <HAL_ADC_MspInit+0xe8>)
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800119c:	bf00      	nop
 800119e:	3728      	adds	r7, #40	@ 0x28
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}
 80011a4:	40012000 	.word	0x40012000
 80011a8:	40023800 	.word	0x40023800
 80011ac:	40020000 	.word	0x40020000
 80011b0:	20000244 	.word	0x20000244
 80011b4:	40026410 	.word	0x40026410

080011b8 <ADC_Acq_Start>:
uint16_t g_adc_buf[ADC_BUF_SIZE];
volatile uint8_t g_adc_ht_flag = 0;
volatile uint8_t g_adc_tc_flag = 0;

void ADC_Acq_Start(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	af00      	add	r7, sp, #0
    /*  CubeMX  hadc1  DMA config DMA */
    HAL_ADC_Start_DMA(&hadc1, (uint32_t*)g_adc_buf, ADC_BUF_SIZE);
 80011bc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80011c0:	4902      	ldr	r1, [pc, #8]	@ (80011cc <ADC_Acq_Start+0x14>)
 80011c2:	4803      	ldr	r0, [pc, #12]	@ (80011d0 <ADC_Acq_Start+0x18>)
 80011c4:	f001 fe88 	bl	8002ed8 <HAL_ADC_Start_DMA>
}
 80011c8:	bf00      	nop
 80011ca:	bd80      	pop	{r7, pc}
 80011cc:	200002a4 	.word	0x200002a4
 80011d0:	200001fc 	.word	0x200001fc

080011d4 <HAL_ADC_ConvHalfCpltCallback>:

/* DMA  flag */
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80011d4:	b480      	push	{r7}
 80011d6:	b083      	sub	sp, #12
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
    if (hadc->Instance == ADC1) {
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	4a05      	ldr	r2, [pc, #20]	@ (80011f8 <HAL_ADC_ConvHalfCpltCallback+0x24>)
 80011e2:	4293      	cmp	r3, r2
 80011e4:	d102      	bne.n	80011ec <HAL_ADC_ConvHalfCpltCallback+0x18>
        g_adc_ht_flag = 1;
 80011e6:	4b05      	ldr	r3, [pc, #20]	@ (80011fc <HAL_ADC_ConvHalfCpltCallback+0x28>)
 80011e8:	2201      	movs	r2, #1
 80011ea:	701a      	strb	r2, [r3, #0]
    }
}
 80011ec:	bf00      	nop
 80011ee:	370c      	adds	r7, #12
 80011f0:	46bd      	mov	sp, r7
 80011f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f6:	4770      	bx	lr
 80011f8:	40012000 	.word	0x40012000
 80011fc:	200022a4 	.word	0x200022a4

08001200 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001200:	b480      	push	{r7}
 8001202:	b083      	sub	sp, #12
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
    if (hadc->Instance == ADC1) {
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	4a05      	ldr	r2, [pc, #20]	@ (8001224 <HAL_ADC_ConvCpltCallback+0x24>)
 800120e:	4293      	cmp	r3, r2
 8001210:	d102      	bne.n	8001218 <HAL_ADC_ConvCpltCallback+0x18>
        g_adc_tc_flag = 1;
 8001212:	4b05      	ldr	r3, [pc, #20]	@ (8001228 <HAL_ADC_ConvCpltCallback+0x28>)
 8001214:	2201      	movs	r2, #1
 8001216:	701a      	strb	r2, [r3, #0]
    }
}
 8001218:	bf00      	nop
 800121a:	370c      	adds	r7, #12
 800121c:	46bd      	mov	sp, r7
 800121e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001222:	4770      	bx	lr
 8001224:	40012000 	.word	0x40012000
 8001228:	200022a5 	.word	0x200022a5

0800122c <Buttons_Init>:
extern volatile uint8_t g_bw_minus_event;
extern volatile uint8_t g_gain_event;
//extern volatile uint8_t g_reset_event;

void Buttons_Init(void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	af00      	add	r7, sp, #0
    Debounce_Init(&btn_plus,  BW_PLUS_GPIO_Port,  BW_PLUS_Pin);
 8001230:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001234:	490d      	ldr	r1, [pc, #52]	@ (800126c <Buttons_Init+0x40>)
 8001236:	480e      	ldr	r0, [pc, #56]	@ (8001270 <Buttons_Init+0x44>)
 8001238:	f000 f92c 	bl	8001494 <Debounce_Init>
    Debounce_Init(&btn_minus, BW_MINUS_GPIO_Port, BW_MINUS_Pin);
 800123c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001240:	490a      	ldr	r1, [pc, #40]	@ (800126c <Buttons_Init+0x40>)
 8001242:	480c      	ldr	r0, [pc, #48]	@ (8001274 <Buttons_Init+0x48>)
 8001244:	f000 f926 	bl	8001494 <Debounce_Init>
    Debounce_Init(&btn_gain,  GAIN_GPIO_Port,    GAIN_Pin);
 8001248:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800124c:	4907      	ldr	r1, [pc, #28]	@ (800126c <Buttons_Init+0x40>)
 800124e:	480a      	ldr	r0, [pc, #40]	@ (8001278 <Buttons_Init+0x4c>)
 8001250:	f000 f920 	bl	8001494 <Debounce_Init>
//    Debounce_Init(&btn_reset, RESET_GPIO_Port,   RESET_Pin);

    /*  */
    g_bw_plus_event  = 0;
 8001254:	4b09      	ldr	r3, [pc, #36]	@ (800127c <Buttons_Init+0x50>)
 8001256:	2200      	movs	r2, #0
 8001258:	701a      	strb	r2, [r3, #0]
    g_bw_minus_event = 0;
 800125a:	4b09      	ldr	r3, [pc, #36]	@ (8001280 <Buttons_Init+0x54>)
 800125c:	2200      	movs	r2, #0
 800125e:	701a      	strb	r2, [r3, #0]
    g_gain_event     = 0;
 8001260:	4b08      	ldr	r3, [pc, #32]	@ (8001284 <Buttons_Init+0x58>)
 8001262:	2200      	movs	r2, #0
 8001264:	701a      	strb	r2, [r3, #0]
//    g_reset_event    = 0;
}
 8001266:	bf00      	nop
 8001268:	bd80      	pop	{r7, pc}
 800126a:	bf00      	nop
 800126c:	40020400 	.word	0x40020400
 8001270:	200022a8 	.word	0x200022a8
 8001274:	200022b4 	.word	0x200022b4
 8001278:	200022c0 	.word	0x200022c0
 800127c:	20002340 	.word	0x20002340
 8001280:	20002341 	.word	0x20002341
 8001284:	20002342 	.word	0x20002342

08001288 <Buttons_OnExti>:
/*  EXTI IRQ Handler HAL_GPIO_EXTI_IRQHandler()
 *  HAL_GPIO_EXTI_Callback()  GPIO_Pin 
 *  Pin  DebounceButton
 */
void Buttons_OnExti(uint16_t GPIO_Pin)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b082      	sub	sp, #8
 800128c:	af00      	add	r7, sp, #0
 800128e:	4603      	mov	r3, r0
 8001290:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == BW_PLUS_Pin) {
 8001292:	88fb      	ldrh	r3, [r7, #6]
 8001294:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001298:	d103      	bne.n	80012a2 <Buttons_OnExti+0x1a>
        Debounce_OnExtiIRQ(&btn_plus);
 800129a:	480b      	ldr	r0, [pc, #44]	@ (80012c8 <Buttons_OnExti+0x40>)
 800129c:	f000 f91d 	bl	80014da <Debounce_OnExtiIRQ>
        Debounce_OnExtiIRQ(&btn_gain);
    }
//      else if (GPIO_Pin == RESET_Pin) {
//        Debounce_OnExtiIRQ(&btn_reset);
//    }
}
 80012a0:	e00e      	b.n	80012c0 <Buttons_OnExti+0x38>
    } else if (GPIO_Pin == BW_MINUS_Pin) {
 80012a2:	88fb      	ldrh	r3, [r7, #6]
 80012a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80012a8:	d103      	bne.n	80012b2 <Buttons_OnExti+0x2a>
        Debounce_OnExtiIRQ(&btn_minus);
 80012aa:	4808      	ldr	r0, [pc, #32]	@ (80012cc <Buttons_OnExti+0x44>)
 80012ac:	f000 f915 	bl	80014da <Debounce_OnExtiIRQ>
}
 80012b0:	e006      	b.n	80012c0 <Buttons_OnExti+0x38>
    } else if (GPIO_Pin == GAIN_Pin) {
 80012b2:	88fb      	ldrh	r3, [r7, #6]
 80012b4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80012b8:	d102      	bne.n	80012c0 <Buttons_OnExti+0x38>
        Debounce_OnExtiIRQ(&btn_gain);
 80012ba:	4805      	ldr	r0, [pc, #20]	@ (80012d0 <Buttons_OnExti+0x48>)
 80012bc:	f000 f90d 	bl	80014da <Debounce_OnExtiIRQ>
}
 80012c0:	bf00      	nop
 80012c2:	3708      	adds	r7, #8
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bd80      	pop	{r7, pc}
 80012c8:	200022a8 	.word	0x200022a8
 80012cc:	200022b4 	.word	0x200022b4
 80012d0:	200022c0 	.word	0x200022c0

080012d4 <Buttons_Service>:

/*  +  */
void Buttons_Service(void)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	af00      	add	r7, sp, #0
    /* active_low = 1 */
    if (Debounce_PollPressed(&btn_plus, 1u)) {
 80012d8:	2101      	movs	r1, #1
 80012da:	480f      	ldr	r0, [pc, #60]	@ (8001318 <Buttons_Service+0x44>)
 80012dc:	f000 f927 	bl	800152e <Debounce_PollPressed>
 80012e0:	4603      	mov	r3, r0
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d002      	beq.n	80012ec <Buttons_Service+0x18>
        g_bw_plus_event = 1u;
 80012e6:	4b0d      	ldr	r3, [pc, #52]	@ (800131c <Buttons_Service+0x48>)
 80012e8:	2201      	movs	r2, #1
 80012ea:	701a      	strb	r2, [r3, #0]
    }

    if (Debounce_PollPressed(&btn_minus, 1u)) {
 80012ec:	2101      	movs	r1, #1
 80012ee:	480c      	ldr	r0, [pc, #48]	@ (8001320 <Buttons_Service+0x4c>)
 80012f0:	f000 f91d 	bl	800152e <Debounce_PollPressed>
 80012f4:	4603      	mov	r3, r0
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d002      	beq.n	8001300 <Buttons_Service+0x2c>
        g_bw_minus_event = 1u;
 80012fa:	4b0a      	ldr	r3, [pc, #40]	@ (8001324 <Buttons_Service+0x50>)
 80012fc:	2201      	movs	r2, #1
 80012fe:	701a      	strb	r2, [r3, #0]
    }

    if (Debounce_PollPressed(&btn_gain, 1u)) {
 8001300:	2101      	movs	r1, #1
 8001302:	4809      	ldr	r0, [pc, #36]	@ (8001328 <Buttons_Service+0x54>)
 8001304:	f000 f913 	bl	800152e <Debounce_PollPressed>
 8001308:	4603      	mov	r3, r0
 800130a:	2b00      	cmp	r3, #0
 800130c:	d002      	beq.n	8001314 <Buttons_Service+0x40>
        g_gain_event = 1u;
 800130e:	4b07      	ldr	r3, [pc, #28]	@ (800132c <Buttons_Service+0x58>)
 8001310:	2201      	movs	r2, #1
 8001312:	701a      	strb	r2, [r3, #0]
    }
//
//    if (Debounce_PollPressed(&btn_reset, 1u)) {
//        g_reset_event = 1u;
//    }
}
 8001314:	bf00      	nop
 8001316:	bd80      	pop	{r7, pc}
 8001318:	200022a8 	.word	0x200022a8
 800131c:	20002340 	.word	0x20002340
 8001320:	200022b4 	.word	0x200022b4
 8001324:	20002341 	.word	0x20002341
 8001328:	200022c0 	.word	0x200022c0
 800132c:	20002342 	.word	0x20002342

08001330 <HAL_GPIO_EXTI_Callback>:

/* HAL  EXTI  Buttons_OnExti() */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b082      	sub	sp, #8
 8001334:	af00      	add	r7, sp, #0
 8001336:	4603      	mov	r3, r0
 8001338:	80fb      	strh	r3, [r7, #6]
    Buttons_OnExti(GPIO_Pin);
 800133a:	88fb      	ldrh	r3, [r7, #6]
 800133c:	4618      	mov	r0, r3
 800133e:	f7ff ffa3 	bl	8001288 <Buttons_OnExti>
}
 8001342:	bf00      	nop
 8001344:	3708      	adds	r7, #8
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}
	...

0800134c <MX_DAC_Init>:
DAC_HandleTypeDef hdac;
DMA_HandleTypeDef hdma_dac1;

/* DAC init function */
void MX_DAC_Init(void)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b082      	sub	sp, #8
 8001350:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001352:	463b      	mov	r3, r7
 8001354:	2200      	movs	r2, #0
 8001356:	601a      	str	r2, [r3, #0]
 8001358:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 800135a:	4b0f      	ldr	r3, [pc, #60]	@ (8001398 <MX_DAC_Init+0x4c>)
 800135c:	4a0f      	ldr	r2, [pc, #60]	@ (800139c <MX_DAC_Init+0x50>)
 800135e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8001360:	480d      	ldr	r0, [pc, #52]	@ (8001398 <MX_DAC_Init+0x4c>)
 8001362:	f002 fa98 	bl	8003896 <HAL_DAC_Init>
 8001366:	4603      	mov	r3, r0
 8001368:	2b00      	cmp	r3, #0
 800136a:	d001      	beq.n	8001370 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 800136c:	f000 fff2 	bl	8002354 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8001370:	2324      	movs	r3, #36	@ 0x24
 8001372:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001374:	2300      	movs	r3, #0
 8001376:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001378:	463b      	mov	r3, r7
 800137a:	2200      	movs	r2, #0
 800137c:	4619      	mov	r1, r3
 800137e:	4806      	ldr	r0, [pc, #24]	@ (8001398 <MX_DAC_Init+0x4c>)
 8001380:	f002 fb76 	bl	8003a70 <HAL_DAC_ConfigChannel>
 8001384:	4603      	mov	r3, r0
 8001386:	2b00      	cmp	r3, #0
 8001388:	d001      	beq.n	800138e <MX_DAC_Init+0x42>
  {
    Error_Handler();
 800138a:	f000 ffe3 	bl	8002354 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 800138e:	bf00      	nop
 8001390:	3708      	adds	r7, #8
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}
 8001396:	bf00      	nop
 8001398:	200022cc 	.word	0x200022cc
 800139c:	40007400 	.word	0x40007400

080013a0 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b08a      	sub	sp, #40	@ 0x28
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013a8:	f107 0314 	add.w	r3, r7, #20
 80013ac:	2200      	movs	r2, #0
 80013ae:	601a      	str	r2, [r3, #0]
 80013b0:	605a      	str	r2, [r3, #4]
 80013b2:	609a      	str	r2, [r3, #8]
 80013b4:	60da      	str	r2, [r3, #12]
 80013b6:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC)
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	4a30      	ldr	r2, [pc, #192]	@ (8001480 <HAL_DAC_MspInit+0xe0>)
 80013be:	4293      	cmp	r3, r2
 80013c0:	d159      	bne.n	8001476 <HAL_DAC_MspInit+0xd6>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* DAC clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 80013c2:	2300      	movs	r3, #0
 80013c4:	613b      	str	r3, [r7, #16]
 80013c6:	4b2f      	ldr	r3, [pc, #188]	@ (8001484 <HAL_DAC_MspInit+0xe4>)
 80013c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013ca:	4a2e      	ldr	r2, [pc, #184]	@ (8001484 <HAL_DAC_MspInit+0xe4>)
 80013cc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80013d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80013d2:	4b2c      	ldr	r3, [pc, #176]	@ (8001484 <HAL_DAC_MspInit+0xe4>)
 80013d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013d6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80013da:	613b      	str	r3, [r7, #16]
 80013dc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013de:	2300      	movs	r3, #0
 80013e0:	60fb      	str	r3, [r7, #12]
 80013e2:	4b28      	ldr	r3, [pc, #160]	@ (8001484 <HAL_DAC_MspInit+0xe4>)
 80013e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013e6:	4a27      	ldr	r2, [pc, #156]	@ (8001484 <HAL_DAC_MspInit+0xe4>)
 80013e8:	f043 0301 	orr.w	r3, r3, #1
 80013ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80013ee:	4b25      	ldr	r3, [pc, #148]	@ (8001484 <HAL_DAC_MspInit+0xe4>)
 80013f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013f2:	f003 0301 	and.w	r3, r3, #1
 80013f6:	60fb      	str	r3, [r7, #12]
 80013f8:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80013fa:	2310      	movs	r3, #16
 80013fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013fe:	2303      	movs	r3, #3
 8001400:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001402:	2300      	movs	r3, #0
 8001404:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001406:	f107 0314 	add.w	r3, r7, #20
 800140a:	4619      	mov	r1, r3
 800140c:	481e      	ldr	r0, [pc, #120]	@ (8001488 <HAL_DAC_MspInit+0xe8>)
 800140e:	f002 ff83 	bl	8004318 <HAL_GPIO_Init>

    /* DAC DMA Init */
    /* DAC1 Init */
    hdma_dac1.Instance = DMA1_Stream5;
 8001412:	4b1e      	ldr	r3, [pc, #120]	@ (800148c <HAL_DAC_MspInit+0xec>)
 8001414:	4a1e      	ldr	r2, [pc, #120]	@ (8001490 <HAL_DAC_MspInit+0xf0>)
 8001416:	601a      	str	r2, [r3, #0]
    hdma_dac1.Init.Channel = DMA_CHANNEL_7;
 8001418:	4b1c      	ldr	r3, [pc, #112]	@ (800148c <HAL_DAC_MspInit+0xec>)
 800141a:	f04f 6260 	mov.w	r2, #234881024	@ 0xe000000
 800141e:	605a      	str	r2, [r3, #4]
    hdma_dac1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001420:	4b1a      	ldr	r3, [pc, #104]	@ (800148c <HAL_DAC_MspInit+0xec>)
 8001422:	2240      	movs	r2, #64	@ 0x40
 8001424:	609a      	str	r2, [r3, #8]
    hdma_dac1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001426:	4b19      	ldr	r3, [pc, #100]	@ (800148c <HAL_DAC_MspInit+0xec>)
 8001428:	2200      	movs	r2, #0
 800142a:	60da      	str	r2, [r3, #12]
    hdma_dac1.Init.MemInc = DMA_MINC_ENABLE;
 800142c:	4b17      	ldr	r3, [pc, #92]	@ (800148c <HAL_DAC_MspInit+0xec>)
 800142e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001432:	611a      	str	r2, [r3, #16]
    hdma_dac1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001434:	4b15      	ldr	r3, [pc, #84]	@ (800148c <HAL_DAC_MspInit+0xec>)
 8001436:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800143a:	615a      	str	r2, [r3, #20]
    hdma_dac1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800143c:	4b13      	ldr	r3, [pc, #76]	@ (800148c <HAL_DAC_MspInit+0xec>)
 800143e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001442:	619a      	str	r2, [r3, #24]
    hdma_dac1.Init.Mode = DMA_CIRCULAR;
 8001444:	4b11      	ldr	r3, [pc, #68]	@ (800148c <HAL_DAC_MspInit+0xec>)
 8001446:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800144a:	61da      	str	r2, [r3, #28]
    hdma_dac1.Init.Priority = DMA_PRIORITY_MEDIUM;
 800144c:	4b0f      	ldr	r3, [pc, #60]	@ (800148c <HAL_DAC_MspInit+0xec>)
 800144e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001452:	621a      	str	r2, [r3, #32]
    hdma_dac1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001454:	4b0d      	ldr	r3, [pc, #52]	@ (800148c <HAL_DAC_MspInit+0xec>)
 8001456:	2200      	movs	r2, #0
 8001458:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_dac1) != HAL_OK)
 800145a:	480c      	ldr	r0, [pc, #48]	@ (800148c <HAL_DAC_MspInit+0xec>)
 800145c:	f002 fbec 	bl	8003c38 <HAL_DMA_Init>
 8001460:	4603      	mov	r3, r0
 8001462:	2b00      	cmp	r3, #0
 8001464:	d001      	beq.n	800146a <HAL_DAC_MspInit+0xca>
    {
      Error_Handler();
 8001466:	f000 ff75 	bl	8002354 <Error_Handler>
    }

    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac1);
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	4a07      	ldr	r2, [pc, #28]	@ (800148c <HAL_DAC_MspInit+0xec>)
 800146e:	609a      	str	r2, [r3, #8]
 8001470:	4a06      	ldr	r2, [pc, #24]	@ (800148c <HAL_DAC_MspInit+0xec>)
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }
}
 8001476:	bf00      	nop
 8001478:	3728      	adds	r7, #40	@ 0x28
 800147a:	46bd      	mov	sp, r7
 800147c:	bd80      	pop	{r7, pc}
 800147e:	bf00      	nop
 8001480:	40007400 	.word	0x40007400
 8001484:	40023800 	.word	0x40023800
 8001488:	40020000 	.word	0x40020000
 800148c:	200022e0 	.word	0x200022e0
 8001490:	40026088 	.word	0x40026088

08001494 <Debounce_Init>:
#ifndef DEBOUNCE_MS
#define DEBOUNCE_MS 20u
#endif

void Debounce_Init(DebounceButton *btn, GPIO_TypeDef *port, uint16_t pin)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b086      	sub	sp, #24
 8001498:	af00      	add	r7, sp, #0
 800149a:	60f8      	str	r0, [r7, #12]
 800149c:	60b9      	str	r1, [r7, #8]
 800149e:	4613      	mov	r3, r2
 80014a0:	80fb      	strh	r3, [r7, #6]
    btn->port = port;
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	68ba      	ldr	r2, [r7, #8]
 80014a6:	601a      	str	r2, [r3, #0]
    btn->pin  = pin;
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	88fa      	ldrh	r2, [r7, #6]
 80014ac:	809a      	strh	r2, [r3, #4]

    uint8_t now = (uint8_t)HAL_GPIO_ReadPin(port, pin);
 80014ae:	88fb      	ldrh	r3, [r7, #6]
 80014b0:	4619      	mov	r1, r3
 80014b2:	68b8      	ldr	r0, [r7, #8]
 80014b4:	f003 f8c4 	bl	8004640 <HAL_GPIO_ReadPin>
 80014b8:	4603      	mov	r3, r0
 80014ba:	75fb      	strb	r3, [r7, #23]
    btn->stable_state    = now;
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	7dfa      	ldrb	r2, [r7, #23]
 80014c0:	719a      	strb	r2, [r3, #6]
    btn->last_state      = now;
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	7dfa      	ldrb	r2, [r7, #23]
 80014c6:	71da      	strb	r2, [r3, #7]
    btn->last_change_tick = HAL_GetTick();
 80014c8:	f001 fcb6 	bl	8002e38 <HAL_GetTick>
 80014cc:	4602      	mov	r2, r0
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	609a      	str	r2, [r3, #8]
}
 80014d2:	bf00      	nop
 80014d4:	3718      	adds	r7, #24
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}

080014da <Debounce_OnExtiIRQ>:

/*  EXTI  stable_state */
void Debounce_OnExtiIRQ(DebounceButton *btn)
{
 80014da:	b580      	push	{r7, lr}
 80014dc:	b084      	sub	sp, #16
 80014de:	af00      	add	r7, sp, #0
 80014e0:	6078      	str	r0, [r7, #4]
    uint32_t now   = HAL_GetTick();
 80014e2:	f001 fca9 	bl	8002e38 <HAL_GetTick>
 80014e6:	60f8      	str	r0, [r7, #12]
    uint8_t  state = (uint8_t)HAL_GPIO_ReadPin(btn->port, btn->pin);
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681a      	ldr	r2, [r3, #0]
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	889b      	ldrh	r3, [r3, #4]
 80014f0:	4619      	mov	r1, r3
 80014f2:	4610      	mov	r0, r2
 80014f4:	f003 f8a4 	bl	8004640 <HAL_GPIO_ReadPin>
 80014f8:	4603      	mov	r3, r0
 80014fa:	72fb      	strb	r3, [r7, #11]

    if (state != btn->stable_state) {
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	799b      	ldrb	r3, [r3, #6]
 8001500:	7afa      	ldrb	r2, [r7, #11]
 8001502:	429a      	cmp	r2, r3
 8001504:	d00c      	beq.n	8001520 <Debounce_OnExtiIRQ+0x46>
        /*  */
        if ((now - btn->last_change_tick) >= DEBOUNCE_MS) {
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	689b      	ldr	r3, [r3, #8]
 800150a:	68fa      	ldr	r2, [r7, #12]
 800150c:	1ad3      	subs	r3, r2, r3
 800150e:	2b1d      	cmp	r3, #29
 8001510:	d909      	bls.n	8001526 <Debounce_OnExtiIRQ+0x4c>
            btn->stable_state    = state;
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	7afa      	ldrb	r2, [r7, #11]
 8001516:	719a      	strb	r2, [r3, #6]
            btn->last_change_tick = now;
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	68fa      	ldr	r2, [r7, #12]
 800151c:	609a      	str	r2, [r3, #8]
        }
    } else {
        /*  */
        btn->last_change_tick = now;
    }
}
 800151e:	e002      	b.n	8001526 <Debounce_OnExtiIRQ+0x4c>
        btn->last_change_tick = now;
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	68fa      	ldr	r2, [r7, #12]
 8001524:	609a      	str	r2, [r3, #8]
}
 8001526:	bf00      	nop
 8001528:	3710      	adds	r7, #16
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}

0800152e <Debounce_PollPressed>:

/*  */
uint8_t Debounce_PollPressed(DebounceButton *btn, uint8_t active_low)
{
 800152e:	b480      	push	{r7}
 8001530:	b085      	sub	sp, #20
 8001532:	af00      	add	r7, sp, #0
 8001534:	6078      	str	r0, [r7, #4]
 8001536:	460b      	mov	r3, r1
 8001538:	70fb      	strb	r3, [r7, #3]
    uint8_t cur  = btn->stable_state;
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	799b      	ldrb	r3, [r3, #6]
 800153e:	73bb      	strb	r3, [r7, #14]
    uint8_t last = btn->last_state;
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	79db      	ldrb	r3, [r3, #7]
 8001544:	737b      	strb	r3, [r7, #13]

    uint8_t pressed = 0;
 8001546:	2300      	movs	r3, #0
 8001548:	73fb      	strb	r3, [r7, #15]

    if (active_low) {
 800154a:	78fb      	ldrb	r3, [r7, #3]
 800154c:	2b00      	cmp	r3, #0
 800154e:	d008      	beq.n	8001562 <Debounce_PollPressed+0x34>
        /* ->  */
        if (last == 1u && cur == 0u) {
 8001550:	7b7b      	ldrb	r3, [r7, #13]
 8001552:	2b01      	cmp	r3, #1
 8001554:	d10d      	bne.n	8001572 <Debounce_PollPressed+0x44>
 8001556:	7bbb      	ldrb	r3, [r7, #14]
 8001558:	2b00      	cmp	r3, #0
 800155a:	d10a      	bne.n	8001572 <Debounce_PollPressed+0x44>
            pressed = 1u;
 800155c:	2301      	movs	r3, #1
 800155e:	73fb      	strb	r3, [r7, #15]
 8001560:	e007      	b.n	8001572 <Debounce_PollPressed+0x44>
        }
    } else {
        /* ->  */
        if (last == 0u && cur == 1u) {
 8001562:	7b7b      	ldrb	r3, [r7, #13]
 8001564:	2b00      	cmp	r3, #0
 8001566:	d104      	bne.n	8001572 <Debounce_PollPressed+0x44>
 8001568:	7bbb      	ldrb	r3, [r7, #14]
 800156a:	2b01      	cmp	r3, #1
 800156c:	d101      	bne.n	8001572 <Debounce_PollPressed+0x44>
            pressed = 1u;
 800156e:	2301      	movs	r3, #1
 8001570:	73fb      	strb	r3, [r7, #15]
        }
    }

    btn->last_state = cur;
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	7bba      	ldrb	r2, [r7, #14]
 8001576:	71da      	strb	r2, [r3, #7]
    return pressed;
 8001578:	7bfb      	ldrb	r3, [r7, #15]
}
 800157a:	4618      	mov	r0, r3
 800157c:	3714      	adds	r7, #20
 800157e:	46bd      	mov	sp, r7
 8001580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001584:	4770      	bx	lr
	...

08001588 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b082      	sub	sp, #8
 800158c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800158e:	2300      	movs	r3, #0
 8001590:	607b      	str	r3, [r7, #4]
 8001592:	4b17      	ldr	r3, [pc, #92]	@ (80015f0 <MX_DMA_Init+0x68>)
 8001594:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001596:	4a16      	ldr	r2, [pc, #88]	@ (80015f0 <MX_DMA_Init+0x68>)
 8001598:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800159c:	6313      	str	r3, [r2, #48]	@ 0x30
 800159e:	4b14      	ldr	r3, [pc, #80]	@ (80015f0 <MX_DMA_Init+0x68>)
 80015a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015a2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80015a6:	607b      	str	r3, [r7, #4]
 80015a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80015aa:	2300      	movs	r3, #0
 80015ac:	603b      	str	r3, [r7, #0]
 80015ae:	4b10      	ldr	r3, [pc, #64]	@ (80015f0 <MX_DMA_Init+0x68>)
 80015b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015b2:	4a0f      	ldr	r2, [pc, #60]	@ (80015f0 <MX_DMA_Init+0x68>)
 80015b4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80015b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80015ba:	4b0d      	ldr	r3, [pc, #52]	@ (80015f0 <MX_DMA_Init+0x68>)
 80015bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80015c2:	603b      	str	r3, [r7, #0]
 80015c4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80015c6:	2200      	movs	r2, #0
 80015c8:	2100      	movs	r1, #0
 80015ca:	2010      	movs	r0, #16
 80015cc:	f002 f92d 	bl	800382a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80015d0:	2010      	movs	r0, #16
 80015d2:	f002 f946 	bl	8003862 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80015d6:	2200      	movs	r2, #0
 80015d8:	2100      	movs	r1, #0
 80015da:	2038      	movs	r0, #56	@ 0x38
 80015dc:	f002 f925 	bl	800382a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80015e0:	2038      	movs	r0, #56	@ 0x38
 80015e2:	f002 f93e 	bl	8003862 <HAL_NVIC_EnableIRQ>

}
 80015e6:	bf00      	nop
 80015e8:	3708      	adds	r7, #8
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bd80      	pop	{r7, pc}
 80015ee:	bf00      	nop
 80015f0:	40023800 	.word	0x40023800

080015f4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b08a      	sub	sp, #40	@ 0x28
 80015f8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015fa:	f107 0314 	add.w	r3, r7, #20
 80015fe:	2200      	movs	r2, #0
 8001600:	601a      	str	r2, [r3, #0]
 8001602:	605a      	str	r2, [r3, #4]
 8001604:	609a      	str	r2, [r3, #8]
 8001606:	60da      	str	r2, [r3, #12]
 8001608:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800160a:	2300      	movs	r3, #0
 800160c:	613b      	str	r3, [r7, #16]
 800160e:	4b31      	ldr	r3, [pc, #196]	@ (80016d4 <MX_GPIO_Init+0xe0>)
 8001610:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001612:	4a30      	ldr	r2, [pc, #192]	@ (80016d4 <MX_GPIO_Init+0xe0>)
 8001614:	f043 0304 	orr.w	r3, r3, #4
 8001618:	6313      	str	r3, [r2, #48]	@ 0x30
 800161a:	4b2e      	ldr	r3, [pc, #184]	@ (80016d4 <MX_GPIO_Init+0xe0>)
 800161c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800161e:	f003 0304 	and.w	r3, r3, #4
 8001622:	613b      	str	r3, [r7, #16]
 8001624:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001626:	2300      	movs	r3, #0
 8001628:	60fb      	str	r3, [r7, #12]
 800162a:	4b2a      	ldr	r3, [pc, #168]	@ (80016d4 <MX_GPIO_Init+0xe0>)
 800162c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800162e:	4a29      	ldr	r2, [pc, #164]	@ (80016d4 <MX_GPIO_Init+0xe0>)
 8001630:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001634:	6313      	str	r3, [r2, #48]	@ 0x30
 8001636:	4b27      	ldr	r3, [pc, #156]	@ (80016d4 <MX_GPIO_Init+0xe0>)
 8001638:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800163a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800163e:	60fb      	str	r3, [r7, #12]
 8001640:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001642:	2300      	movs	r3, #0
 8001644:	60bb      	str	r3, [r7, #8]
 8001646:	4b23      	ldr	r3, [pc, #140]	@ (80016d4 <MX_GPIO_Init+0xe0>)
 8001648:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800164a:	4a22      	ldr	r2, [pc, #136]	@ (80016d4 <MX_GPIO_Init+0xe0>)
 800164c:	f043 0301 	orr.w	r3, r3, #1
 8001650:	6313      	str	r3, [r2, #48]	@ 0x30
 8001652:	4b20      	ldr	r3, [pc, #128]	@ (80016d4 <MX_GPIO_Init+0xe0>)
 8001654:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001656:	f003 0301 	and.w	r3, r3, #1
 800165a:	60bb      	str	r3, [r7, #8]
 800165c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800165e:	2300      	movs	r3, #0
 8001660:	607b      	str	r3, [r7, #4]
 8001662:	4b1c      	ldr	r3, [pc, #112]	@ (80016d4 <MX_GPIO_Init+0xe0>)
 8001664:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001666:	4a1b      	ldr	r2, [pc, #108]	@ (80016d4 <MX_GPIO_Init+0xe0>)
 8001668:	f043 0302 	orr.w	r3, r3, #2
 800166c:	6313      	str	r3, [r2, #48]	@ 0x30
 800166e:	4b19      	ldr	r3, [pc, #100]	@ (80016d4 <MX_GPIO_Init+0xe0>)
 8001670:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001672:	f003 0302 	and.w	r3, r3, #2
 8001676:	607b      	str	r3, [r7, #4]
 8001678:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800167a:	2200      	movs	r2, #0
 800167c:	2120      	movs	r1, #32
 800167e:	4816      	ldr	r0, [pc, #88]	@ (80016d8 <MX_GPIO_Init+0xe4>)
 8001680:	f002 fff6 	bl	8004670 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001684:	2320      	movs	r3, #32
 8001686:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001688:	2301      	movs	r3, #1
 800168a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800168c:	2300      	movs	r3, #0
 800168e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001690:	2300      	movs	r3, #0
 8001692:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001694:	f107 0314 	add.w	r3, r7, #20
 8001698:	4619      	mov	r1, r3
 800169a:	480f      	ldr	r0, [pc, #60]	@ (80016d8 <MX_GPIO_Init+0xe4>)
 800169c:	f002 fe3c 	bl	8004318 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = GAIN_Pin|BW_PLUS_Pin|BW_MINUS_Pin;
 80016a0:	f44f 4350 	mov.w	r3, #53248	@ 0xd000
 80016a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80016a6:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 80016aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016ac:	2301      	movs	r3, #1
 80016ae:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016b0:	f107 0314 	add.w	r3, r7, #20
 80016b4:	4619      	mov	r1, r3
 80016b6:	4809      	ldr	r0, [pc, #36]	@ (80016dc <MX_GPIO_Init+0xe8>)
 80016b8:	f002 fe2e 	bl	8004318 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80016bc:	2200      	movs	r2, #0
 80016be:	2100      	movs	r1, #0
 80016c0:	2028      	movs	r0, #40	@ 0x28
 80016c2:	f002 f8b2 	bl	800382a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80016c6:	2028      	movs	r0, #40	@ 0x28
 80016c8:	f002 f8cb 	bl	8003862 <HAL_NVIC_EnableIRQ>

}
 80016cc:	bf00      	nop
 80016ce:	3728      	adds	r7, #40	@ 0x28
 80016d0:	46bd      	mov	sp, r7
 80016d2:	bd80      	pop	{r7, pc}
 80016d4:	40023800 	.word	0x40023800
 80016d8:	40020000 	.word	0x40020000
 80016dc:	40020400 	.word	0x40020400

080016e0 <NCO_LUT_Step>:
void NCO_LUT_SetFreq(NCO_LUT_t *nco, float f0);
void NCO_LUT_SetPhaseOffset(NCO_LUT_t *nco, float phase_offset_rad);

/* inline  +  */
static inline void NCO_LUT_Step(NCO_LUT_t *nco, float *s, float *c)
{
 80016e0:	b480      	push	{r7}
 80016e2:	b087      	sub	sp, #28
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	60f8      	str	r0, [r7, #12]
 80016e8:	60b9      	str	r1, [r7, #8]
 80016ea:	607a      	str	r2, [r7, #4]
    uint32_t idx     = nco->phase >> NCO_INDEX_SHIFT;
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	0e1b      	lsrs	r3, r3, #24
 80016f2:	617b      	str	r3, [r7, #20]
    uint32_t idx_cos = (idx + (NCO_LUT_SIZE / 4)) & (NCO_LUT_SIZE - 1); // +90
 80016f4:	697b      	ldr	r3, [r7, #20]
 80016f6:	3340      	adds	r3, #64	@ 0x40
 80016f8:	b2db      	uxtb	r3, r3
 80016fa:	613b      	str	r3, [r7, #16]

    *s = nco_sin_lut[idx];
 80016fc:	4a0d      	ldr	r2, [pc, #52]	@ (8001734 <NCO_LUT_Step+0x54>)
 80016fe:	697b      	ldr	r3, [r7, #20]
 8001700:	009b      	lsls	r3, r3, #2
 8001702:	4413      	add	r3, r2
 8001704:	681a      	ldr	r2, [r3, #0]
 8001706:	68bb      	ldr	r3, [r7, #8]
 8001708:	601a      	str	r2, [r3, #0]
    *c = nco_sin_lut[idx_cos];
 800170a:	4a0a      	ldr	r2, [pc, #40]	@ (8001734 <NCO_LUT_Step+0x54>)
 800170c:	693b      	ldr	r3, [r7, #16]
 800170e:	009b      	lsls	r3, r3, #2
 8001710:	4413      	add	r3, r2
 8001712:	681a      	ldr	r2, [r3, #0]
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	601a      	str	r2, [r3, #0]

    nco->phase += nco->phase_step;
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	681a      	ldr	r2, [r3, #0]
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	685b      	ldr	r3, [r3, #4]
 8001720:	441a      	add	r2, r3
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	601a      	str	r2, [r3, #0]
}
 8001726:	bf00      	nop
 8001728:	371c      	adds	r7, #28
 800172a:	46bd      	mov	sp, r7
 800172c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001730:	4770      	bx	lr
 8001732:	bf00      	nop
 8001734:	20002378 	.word	0x20002378

08001738 <phase_cali>:

float f_ref = 1000.0f;
static float PHASE_CAL_OFFSET_RAD;
static const float DAC_FS_FRAC = 2047.0f / 2048.0f;

float phase_cali(float freq, float raw_phase) {
 8001738:	b480      	push	{r7}
 800173a:	b087      	sub	sp, #28
 800173c:	af00      	add	r7, sp, #0
 800173e:	ed87 0a01 	vstr	s0, [r7, #4]
 8001742:	edc7 0a00 	vstr	s1, [r7]
    float k, b;
    //  (Delta = k * f + b)
    if (freq <= 49.0f) {
 8001746:	edd7 7a01 	vldr	s15, [r7, #4]
 800174a:	ed9f 7a5a 	vldr	s14, [pc, #360]	@ 80018b4 <phase_cali+0x17c>
 800174e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001752:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001756:	d804      	bhi.n	8001762 <phase_cali+0x2a>
        // Zone 1
        k = 0.88734f; b = -60.322f;
 8001758:	4b57      	ldr	r3, [pc, #348]	@ (80018b8 <phase_cali+0x180>)
 800175a:	617b      	str	r3, [r7, #20]
 800175c:	4b57      	ldr	r3, [pc, #348]	@ (80018bc <phase_cali+0x184>)
 800175e:	613b      	str	r3, [r7, #16]
 8001760:	e065      	b.n	800182e <phase_cali+0xf6>
    }
    else if (freq <= 120.0f) {
 8001762:	edd7 7a01 	vldr	s15, [r7, #4]
 8001766:	ed9f 7a56 	vldr	s14, [pc, #344]	@ 80018c0 <phase_cali+0x188>
 800176a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800176e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001772:	d804      	bhi.n	800177e <phase_cali+0x46>
        // Zone 2
        k = 0.03198f; b = -16.402f;
 8001774:	4b53      	ldr	r3, [pc, #332]	@ (80018c4 <phase_cali+0x18c>)
 8001776:	617b      	str	r3, [r7, #20]
 8001778:	4b53      	ldr	r3, [pc, #332]	@ (80018c8 <phase_cali+0x190>)
 800177a:	613b      	str	r3, [r7, #16]
 800177c:	e057      	b.n	800182e <phase_cali+0xf6>
    }
    else if (freq <= 600.0f) {
 800177e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001782:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 80018cc <phase_cali+0x194>
 8001786:	eef4 7ac7 	vcmpe.f32	s15, s14
 800178a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800178e:	d804      	bhi.n	800179a <phase_cali+0x62>
        // Zone 3
        k = -0.06568f; b = -6.6799f;
 8001790:	4b4f      	ldr	r3, [pc, #316]	@ (80018d0 <phase_cali+0x198>)
 8001792:	617b      	str	r3, [r7, #20]
 8001794:	4b4f      	ldr	r3, [pc, #316]	@ (80018d4 <phase_cali+0x19c>)
 8001796:	613b      	str	r3, [r7, #16]
 8001798:	e049      	b.n	800182e <phase_cali+0xf6>
    }
    else if (freq <= 2500.0f) {
 800179a:	edd7 7a01 	vldr	s15, [r7, #4]
 800179e:	ed9f 7a4e 	vldr	s14, [pc, #312]	@ 80018d8 <phase_cali+0x1a0>
 80017a2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017aa:	d804      	bhi.n	80017b6 <phase_cali+0x7e>
        // Zone 4
        k = -0.07633f; b = -1.3698f;
 80017ac:	4b4b      	ldr	r3, [pc, #300]	@ (80018dc <phase_cali+0x1a4>)
 80017ae:	617b      	str	r3, [r7, #20]
 80017b0:	4b4b      	ldr	r3, [pc, #300]	@ (80018e0 <phase_cali+0x1a8>)
 80017b2:	613b      	str	r3, [r7, #16]
 80017b4:	e03b      	b.n	800182e <phase_cali+0xf6>
    }
    else if (freq <= 12000.0f) {
 80017b6:	edd7 7a01 	vldr	s15, [r7, #4]
 80017ba:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 80018e4 <phase_cali+0x1ac>
 80017be:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017c6:	d804      	bhi.n	80017d2 <phase_cali+0x9a>
        // Zone 5
        k = -0.07680f; b = -0.372f;
 80017c8:	4b47      	ldr	r3, [pc, #284]	@ (80018e8 <phase_cali+0x1b0>)
 80017ca:	617b      	str	r3, [r7, #20]
 80017cc:	4b47      	ldr	r3, [pc, #284]	@ (80018ec <phase_cali+0x1b4>)
 80017ce:	613b      	str	r3, [r7, #16]
 80017d0:	e02d      	b.n	800182e <phase_cali+0xf6>
    }
    else if (freq <= 25000.0f) {
 80017d2:	edd7 7a01 	vldr	s15, [r7, #4]
 80017d6:	ed9f 7a46 	vldr	s14, [pc, #280]	@ 80018f0 <phase_cali+0x1b8>
 80017da:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017e2:	d804      	bhi.n	80017ee <phase_cali+0xb6>
        // Zone 6
        k = -0.07681f; b = -0.272f;
 80017e4:	4b43      	ldr	r3, [pc, #268]	@ (80018f4 <phase_cali+0x1bc>)
 80017e6:	617b      	str	r3, [r7, #20]
 80017e8:	4b43      	ldr	r3, [pc, #268]	@ (80018f8 <phase_cali+0x1c0>)
 80017ea:	613b      	str	r3, [r7, #16]
 80017ec:	e01f      	b.n	800182e <phase_cali+0xf6>
    }
    else if (freq <= 60000.0f) {
 80017ee:	edd7 7a01 	vldr	s15, [r7, #4]
 80017f2:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 80018fc <phase_cali+0x1c4>
 80017f6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017fe:	d804      	bhi.n	800180a <phase_cali+0xd2>
        // Zone 7
        k = -0.07667f; b = -1.968f;
 8001800:	4b3f      	ldr	r3, [pc, #252]	@ (8001900 <phase_cali+0x1c8>)
 8001802:	617b      	str	r3, [r7, #20]
 8001804:	4b3f      	ldr	r3, [pc, #252]	@ (8001904 <phase_cali+0x1cc>)
 8001806:	613b      	str	r3, [r7, #16]
 8001808:	e011      	b.n	800182e <phase_cali+0xf6>
    }
    else if (freq <= 80000.0f) {
 800180a:	edd7 7a01 	vldr	s15, [r7, #4]
 800180e:	ed9f 7a3e 	vldr	s14, [pc, #248]	@ 8001908 <phase_cali+0x1d0>
 8001812:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001816:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800181a:	d804      	bhi.n	8001826 <phase_cali+0xee>
        // Zone 8
        k = -0.07671f; b = -2.391f;
 800181c:	4b3b      	ldr	r3, [pc, #236]	@ (800190c <phase_cali+0x1d4>)
 800181e:	617b      	str	r3, [r7, #20]
 8001820:	4b3b      	ldr	r3, [pc, #236]	@ (8001910 <phase_cali+0x1d8>)
 8001822:	613b      	str	r3, [r7, #16]
 8001824:	e003      	b.n	800182e <phase_cali+0xf6>
    }
    else {
        // Zone 9
        k = -0.07673f; b = -2.306f;
 8001826:	4b3b      	ldr	r3, [pc, #236]	@ (8001914 <phase_cali+0x1dc>)
 8001828:	617b      	str	r3, [r7, #20]
 800182a:	4b3b      	ldr	r3, [pc, #236]	@ (8001918 <phase_cali+0x1e0>)
 800182c:	613b      	str	r3, [r7, #16]
    }
    // 1. 
    float correction_val = k * freq + b;
 800182e:	ed97 7a05 	vldr	s14, [r7, #20]
 8001832:	edd7 7a01 	vldr	s15, [r7, #4]
 8001836:	ee67 7a27 	vmul.f32	s15, s14, s15
 800183a:	ed97 7a04 	vldr	s14, [r7, #16]
 800183e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001842:	edc7 7a02 	vstr	s15, [r7, #8]
    // 2. 
    float final_phase = raw_phase + correction_val;
 8001846:	ed97 7a00 	vldr	s14, [r7]
 800184a:	edd7 7a02 	vldr	s15, [r7, #8]
 800184e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001852:	edc7 7a03 	vstr	s15, [r7, #12]
    // 3.  ( -180  180 )
    // 
    while (final_phase > 180.0f) {
 8001856:	e007      	b.n	8001868 <phase_cali+0x130>
        final_phase -= 360.0f;
 8001858:	edd7 7a03 	vldr	s15, [r7, #12]
 800185c:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800191c <phase_cali+0x1e4>
 8001860:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001864:	edc7 7a03 	vstr	s15, [r7, #12]
    while (final_phase > 180.0f) {
 8001868:	edd7 7a03 	vldr	s15, [r7, #12]
 800186c:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 8001920 <phase_cali+0x1e8>
 8001870:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001874:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001878:	dcee      	bgt.n	8001858 <phase_cali+0x120>
    }
    while (final_phase <= -180.0f) {
 800187a:	e007      	b.n	800188c <phase_cali+0x154>
        final_phase += 360.0f;
 800187c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001880:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 800191c <phase_cali+0x1e4>
 8001884:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001888:	edc7 7a03 	vstr	s15, [r7, #12]
    while (final_phase <= -180.0f) {
 800188c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001890:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 8001924 <phase_cali+0x1ec>
 8001894:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001898:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800189c:	d9ee      	bls.n	800187c <phase_cali+0x144>
    }
    return final_phase;
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	ee07 3a90 	vmov	s15, r3
}
 80018a4:	eeb0 0a67 	vmov.f32	s0, s15
 80018a8:	371c      	adds	r7, #28
 80018aa:	46bd      	mov	sp, r7
 80018ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b0:	4770      	bx	lr
 80018b2:	bf00      	nop
 80018b4:	42440000 	.word	0x42440000
 80018b8:	3f6328b7 	.word	0x3f6328b7
 80018bc:	c27149ba 	.word	0xc27149ba
 80018c0:	42f00000 	.word	0x42f00000
 80018c4:	3d02fd76 	.word	0x3d02fd76
 80018c8:	c183374c 	.word	0xc183374c
 80018cc:	44160000 	.word	0x44160000
 80018d0:	bd86833c 	.word	0xbd86833c
 80018d4:	c0d5c1be 	.word	0xc0d5c1be
 80018d8:	451c4000 	.word	0x451c4000
 80018dc:	bd9c52e7 	.word	0xbd9c52e7
 80018e0:	bfaf559b 	.word	0xbfaf559b
 80018e4:	463b8000 	.word	0x463b8000
 80018e8:	bd9d4952 	.word	0xbd9d4952
 80018ec:	bebe76c9 	.word	0xbebe76c9
 80018f0:	46c35000 	.word	0x46c35000
 80018f4:	bd9d4e90 	.word	0xbd9d4e90
 80018f8:	be8b4396 	.word	0xbe8b4396
 80018fc:	476a6000 	.word	0x476a6000
 8001900:	bd9d0529 	.word	0xbd9d0529
 8001904:	bffbe76d 	.word	0xbffbe76d
 8001908:	479c4000 	.word	0x479c4000
 800190c:	bd9d1a22 	.word	0xbd9d1a22
 8001910:	c0190625 	.word	0xc0190625
 8001914:	bd9d249e 	.word	0xbd9d249e
 8001918:	c0139581 	.word	0xc0139581
 800191c:	43b40000 	.word	0x43b40000
 8001920:	43340000 	.word	0x43340000
 8001924:	c3340000 	.word	0xc3340000

08001928 <amp_cali>:

float amp_cali(float freq, float raw_amp) {
 8001928:	b480      	push	{r7}
 800192a:	b087      	sub	sp, #28
 800192c:	af00      	add	r7, sp, #0
 800192e:	ed87 0a01 	vstr	s0, [r7, #4]
 8001932:	edc7 0a00 	vstr	s1, [r7]
    float k, b;
    //  (Gain = k * f + b)
    if (freq <= 45.0f) {
 8001936:	edd7 7a01 	vldr	s15, [r7, #4]
 800193a:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8001a50 <amp_cali+0x128>
 800193e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001942:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001946:	d804      	bhi.n	8001952 <amp_cali+0x2a>
        k = -0.00440f; b = 1.3074f;
 8001948:	4b42      	ldr	r3, [pc, #264]	@ (8001a54 <amp_cali+0x12c>)
 800194a:	617b      	str	r3, [r7, #20]
 800194c:	4b42      	ldr	r3, [pc, #264]	@ (8001a58 <amp_cali+0x130>)
 800194e:	613b      	str	r3, [r7, #16]
 8001950:	e065      	b.n	8001a1e <amp_cali+0xf6>
    }
    else if (freq <= 100.0f) {
 8001952:	edd7 7a01 	vldr	s15, [r7, #4]
 8001956:	ed9f 7a41 	vldr	s14, [pc, #260]	@ 8001a5c <amp_cali+0x134>
 800195a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800195e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001962:	d804      	bhi.n	800196e <amp_cali+0x46>
        k = -0.000152f; b = 1.0950f;
 8001964:	4b3e      	ldr	r3, [pc, #248]	@ (8001a60 <amp_cali+0x138>)
 8001966:	617b      	str	r3, [r7, #20]
 8001968:	4b3e      	ldr	r3, [pc, #248]	@ (8001a64 <amp_cali+0x13c>)
 800196a:	613b      	str	r3, [r7, #16]
 800196c:	e057      	b.n	8001a1e <amp_cali+0xf6>
    }
    else if (freq <= 600.0f) {
 800196e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001972:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 8001a68 <amp_cali+0x140>
 8001976:	eef4 7ac7 	vcmpe.f32	s15, s14
 800197a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800197e:	d804      	bhi.n	800198a <amp_cali+0x62>
        k = -5.00e-7f; b = 1.0805f;
 8001980:	4b3a      	ldr	r3, [pc, #232]	@ (8001a6c <amp_cali+0x144>)
 8001982:	617b      	str	r3, [r7, #20]
 8001984:	4b3a      	ldr	r3, [pc, #232]	@ (8001a70 <amp_cali+0x148>)
 8001986:	613b      	str	r3, [r7, #16]
 8001988:	e049      	b.n	8001a1e <amp_cali+0xf6>
    }
    else if (freq <= 1500.0f) {
 800198a:	edd7 7a01 	vldr	s15, [r7, #4]
 800198e:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 8001a74 <amp_cali+0x14c>
 8001992:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001996:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800199a:	d804      	bhi.n	80019a6 <amp_cali+0x7e>
        k = -1.13e-6f; b = 1.0808f;
 800199c:	4b36      	ldr	r3, [pc, #216]	@ (8001a78 <amp_cali+0x150>)
 800199e:	617b      	str	r3, [r7, #20]
 80019a0:	4b36      	ldr	r3, [pc, #216]	@ (8001a7c <amp_cali+0x154>)
 80019a2:	613b      	str	r3, [r7, #16]
 80019a4:	e03b      	b.n	8001a1e <amp_cali+0xf6>
    }
    else if (freq <= 8000.0f) {
 80019a6:	edd7 7a01 	vldr	s15, [r7, #4]
 80019aa:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 8001a80 <amp_cali+0x158>
 80019ae:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019b6:	d804      	bhi.n	80019c2 <amp_cali+0x9a>
        k = 5.00e-7f; b = 1.0776f;
 80019b8:	4b32      	ldr	r3, [pc, #200]	@ (8001a84 <amp_cali+0x15c>)
 80019ba:	617b      	str	r3, [r7, #20]
 80019bc:	4b32      	ldr	r3, [pc, #200]	@ (8001a88 <amp_cali+0x160>)
 80019be:	613b      	str	r3, [r7, #16]
 80019c0:	e02d      	b.n	8001a1e <amp_cali+0xf6>
    }
    else if (freq <= 30000.0f) {
 80019c2:	edd7 7a01 	vldr	s15, [r7, #4]
 80019c6:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8001a8c <amp_cali+0x164>
 80019ca:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019d2:	d804      	bhi.n	80019de <amp_cali+0xb6>
        k = 2.00e-7f; b = 1.0781f;
 80019d4:	4b2e      	ldr	r3, [pc, #184]	@ (8001a90 <amp_cali+0x168>)
 80019d6:	617b      	str	r3, [r7, #20]
 80019d8:	4b2e      	ldr	r3, [pc, #184]	@ (8001a94 <amp_cali+0x16c>)
 80019da:	613b      	str	r3, [r7, #16]
 80019dc:	e01f      	b.n	8001a1e <amp_cali+0xf6>
    }
    else if (freq <= 50000.0f) {
 80019de:	edd7 7a01 	vldr	s15, [r7, #4]
 80019e2:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 8001a98 <amp_cali+0x170>
 80019e6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019ee:	d804      	bhi.n	80019fa <amp_cali+0xd2>
        k = 2.03e-7f; b = 1.0779f;
 80019f0:	4b2a      	ldr	r3, [pc, #168]	@ (8001a9c <amp_cali+0x174>)
 80019f2:	617b      	str	r3, [r7, #20]
 80019f4:	4b2a      	ldr	r3, [pc, #168]	@ (8001aa0 <amp_cali+0x178>)
 80019f6:	613b      	str	r3, [r7, #16]
 80019f8:	e011      	b.n	8001a1e <amp_cali+0xf6>
    }
    else if (freq <= 80000.0f) {
 80019fa:	edd7 7a01 	vldr	s15, [r7, #4]
 80019fe:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 8001aa4 <amp_cali+0x17c>
 8001a02:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a0a:	d804      	bhi.n	8001a16 <amp_cali+0xee>
        k = -1.50e-7f; b = 1.0802f;
 8001a0c:	4b26      	ldr	r3, [pc, #152]	@ (8001aa8 <amp_cali+0x180>)
 8001a0e:	617b      	str	r3, [r7, #20]
 8001a10:	4b26      	ldr	r3, [pc, #152]	@ (8001aac <amp_cali+0x184>)
 8001a12:	613b      	str	r3, [r7, #16]
 8001a14:	e003      	b.n	8001a1e <amp_cali+0xf6>
    }
    else {
        k = -1.25e-6f; b = 1.1680f;
 8001a16:	4b26      	ldr	r3, [pc, #152]	@ (8001ab0 <amp_cali+0x188>)
 8001a18:	617b      	str	r3, [r7, #20]
 8001a1a:	4b26      	ldr	r3, [pc, #152]	@ (8001ab4 <amp_cali+0x18c>)
 8001a1c:	613b      	str	r3, [r7, #16]
    }

    // 
    float gain = k * freq + b;
 8001a1e:	ed97 7a05 	vldr	s14, [r7, #20]
 8001a22:	edd7 7a01 	vldr	s15, [r7, #4]
 8001a26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a2a:	ed97 7a04 	vldr	s14, [r7, #16]
 8001a2e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a32:	edc7 7a03 	vstr	s15, [r7, #12]
    // 
    return raw_amp * gain;
 8001a36:	ed97 7a00 	vldr	s14, [r7]
 8001a3a:	edd7 7a03 	vldr	s15, [r7, #12]
 8001a3e:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 8001a42:	eeb0 0a67 	vmov.f32	s0, s15
 8001a46:	371c      	adds	r7, #28
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4e:	4770      	bx	lr
 8001a50:	42340000 	.word	0x42340000
 8001a54:	bb902de0 	.word	0xbb902de0
 8001a58:	3fa758e2 	.word	0x3fa758e2
 8001a5c:	42c80000 	.word	0x42c80000
 8001a60:	b91f6230 	.word	0xb91f6230
 8001a64:	3f8c28f6 	.word	0x3f8c28f6
 8001a68:	44160000 	.word	0x44160000
 8001a6c:	b50637bd 	.word	0xb50637bd
 8001a70:	3f8a4dd3 	.word	0x3f8a4dd3
 8001a74:	44bb8000 	.word	0x44bb8000
 8001a78:	b597aa81 	.word	0xb597aa81
 8001a7c:	3f8a57a8 	.word	0x3f8a57a8
 8001a80:	45fa0000 	.word	0x45fa0000
 8001a84:	350637bd 	.word	0x350637bd
 8001a88:	3f89eecc 	.word	0x3f89eecc
 8001a8c:	46ea6000 	.word	0x46ea6000
 8001a90:	3456bf95 	.word	0x3456bf95
 8001a94:	3f89ff2e 	.word	0x3f89ff2e
 8001a98:	47435000 	.word	0x47435000
 8001a9c:	3459f837 	.word	0x3459f837
 8001aa0:	3f89f8a1 	.word	0x3f89f8a1
 8001aa4:	479c4000 	.word	0x479c4000
 8001aa8:	b4210fb0 	.word	0xb4210fb0
 8001aac:	3f8a43fe 	.word	0x3f8a43fe
 8001ab0:	b5a7c5ac 	.word	0xb5a7c5ac
 8001ab4:	3f958106 	.word	0x3f958106

08001ab8 <amp_fine_tune>:

//  amp amp
float amp_fine_tune(float freq, float pre_cali_amp) {
 8001ab8:	b480      	push	{r7}
 8001aba:	b085      	sub	sp, #20
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	ed87 0a01 	vstr	s0, [r7, #4]
 8001ac2:	edc7 0a00 	vstr	s1, [r7]
    float correction_factor = 1.0f;
 8001ac6:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001aca:	60fb      	str	r3, [r7, #12]
    if (freq <= 32.0f) {
 8001acc:	edd7 7a01 	vldr	s15, [r7, #4]
 8001ad0:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8001b80 <amp_fine_tune+0xc8>
 8001ad4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ad8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001adc:	d810      	bhi.n	8001b00 <amp_fine_tune+0x48>
        correction_factor = 0.925f + 0.00241f * (freq - 28.89f);
 8001ade:	edd7 7a01 	vldr	s15, [r7, #4]
 8001ae2:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8001b84 <amp_fine_tune+0xcc>
 8001ae6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001aea:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8001b88 <amp_fine_tune+0xd0>
 8001aee:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001af2:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8001b8c <amp_fine_tune+0xd4>
 8001af6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001afa:	edc7 7a03 	vstr	s15, [r7, #12]
 8001afe:	e032      	b.n	8001b66 <amp_fine_tune+0xae>
    }
    else if (freq <= 55.0f) {
 8001b00:	edd7 7a01 	vldr	s15, [r7, #4]
 8001b04:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8001b90 <amp_fine_tune+0xd8>
 8001b08:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b10:	d810      	bhi.n	8001b34 <amp_fine_tune+0x7c>
        correction_factor = 0.955f + 0.0035f * (freq - 33.1f);
 8001b12:	edd7 7a01 	vldr	s15, [r7, #4]
 8001b16:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8001b94 <amp_fine_tune+0xdc>
 8001b1a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001b1e:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8001b98 <amp_fine_tune+0xe0>
 8001b22:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b26:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8001b9c <amp_fine_tune+0xe4>
 8001b2a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001b2e:	edc7 7a03 	vstr	s15, [r7, #12]
 8001b32:	e018      	b.n	8001b66 <amp_fine_tune+0xae>
    }
    else if (freq >= 75000.0f) {
 8001b34:	edd7 7a01 	vldr	s15, [r7, #4]
 8001b38:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8001ba0 <amp_fine_tune+0xe8>
 8001b3c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b44:	db0f      	blt.n	8001b66 <amp_fine_tune+0xae>
        correction_factor = 1.0122f + 8.59e-7f * (freq - 80000.0f);
 8001b46:	edd7 7a01 	vldr	s15, [r7, #4]
 8001b4a:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8001ba4 <amp_fine_tune+0xec>
 8001b4e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001b52:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8001ba8 <amp_fine_tune+0xf0>
 8001b56:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b5a:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8001bac <amp_fine_tune+0xf4>
 8001b5e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001b62:	edc7 7a03 	vstr	s15, [r7, #12]
    }

    return pre_cali_amp * correction_factor;
 8001b66:	ed97 7a00 	vldr	s14, [r7]
 8001b6a:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b6e:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 8001b72:	eeb0 0a67 	vmov.f32	s0, s15
 8001b76:	3714      	adds	r7, #20
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7e:	4770      	bx	lr
 8001b80:	42000000 	.word	0x42000000
 8001b84:	41e71eb8 	.word	0x41e71eb8
 8001b88:	3b1df117 	.word	0x3b1df117
 8001b8c:	3f6ccccd 	.word	0x3f6ccccd
 8001b90:	425c0000 	.word	0x425c0000
 8001b94:	42046666 	.word	0x42046666
 8001b98:	3b656042 	.word	0x3b656042
 8001b9c:	3f747ae1 	.word	0x3f747ae1
 8001ba0:	47927c00 	.word	0x47927c00
 8001ba4:	479c4000 	.word	0x479c4000
 8001ba8:	35669608 	.word	0x35669608
 8001bac:	3f818fc5 	.word	0x3f818fc5

08001bb0 <phase_fine_tune>:

//  phase phase
float phase_fine_tune(float freq, float pre_cali_phase) {
 8001bb0:	b480      	push	{r7}
 8001bb2:	b085      	sub	sp, #20
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	ed87 0a01 	vstr	s0, [r7, #4]
 8001bba:	edc7 0a00 	vstr	s1, [r7]
    float final_phase = pre_cali_phase;
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	60fb      	str	r3, [r7, #12]
    if (freq <= 53.0f) {
 8001bc2:	edd7 7a01 	vldr	s15, [r7, #4]
 8001bc6:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8001c84 <phase_fine_tune+0xd4>
 8001bca:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001bce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bd2:	d818      	bhi.n	8001c06 <phase_fine_tune+0x56>
        float adjustment = 13.01f + (freq - 26.29f) * -0.484f;
 8001bd4:	edd7 7a01 	vldr	s15, [r7, #4]
 8001bd8:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8001c88 <phase_fine_tune+0xd8>
 8001bdc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001be0:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8001c8c <phase_fine_tune+0xdc>
 8001be4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001be8:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 8001c90 <phase_fine_tune+0xe0>
 8001bec:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001bf0:	edc7 7a02 	vstr	s15, [r7, #8]
        final_phase += adjustment;
 8001bf4:	ed97 7a03 	vldr	s14, [r7, #12]
 8001bf8:	edd7 7a02 	vldr	s15, [r7, #8]
 8001bfc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c00:	edc7 7a03 	vstr	s15, [r7, #12]
 8001c04:	e019      	b.n	8001c3a <phase_fine_tune+0x8a>
    }
    else if (freq >= 50000.0f) {
 8001c06:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c0a:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8001c94 <phase_fine_tune+0xe4>
 8001c0e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c16:	db07      	blt.n	8001c28 <phase_fine_tune+0x78>
        final_phase -= 2.12f;
 8001c18:	edd7 7a03 	vldr	s15, [r7, #12]
 8001c1c:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8001c98 <phase_fine_tune+0xe8>
 8001c20:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001c24:	edc7 7a03 	vstr	s15, [r7, #12]
    }
    // 
    while (final_phase > 180.0f) final_phase -= 360.0f;
 8001c28:	e007      	b.n	8001c3a <phase_fine_tune+0x8a>
 8001c2a:	edd7 7a03 	vldr	s15, [r7, #12]
 8001c2e:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8001c9c <phase_fine_tune+0xec>
 8001c32:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001c36:	edc7 7a03 	vstr	s15, [r7, #12]
 8001c3a:	edd7 7a03 	vldr	s15, [r7, #12]
 8001c3e:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8001ca0 <phase_fine_tune+0xf0>
 8001c42:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c4a:	dcee      	bgt.n	8001c2a <phase_fine_tune+0x7a>
    while (final_phase <= -180.0f) final_phase += 360.0f;
 8001c4c:	e007      	b.n	8001c5e <phase_fine_tune+0xae>
 8001c4e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001c52:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8001c9c <phase_fine_tune+0xec>
 8001c56:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001c5a:	edc7 7a03 	vstr	s15, [r7, #12]
 8001c5e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001c62:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8001ca4 <phase_fine_tune+0xf4>
 8001c66:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c6e:	d9ee      	bls.n	8001c4e <phase_fine_tune+0x9e>
    return final_phase;
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	ee07 3a90 	vmov	s15, r3
}
 8001c76:	eeb0 0a67 	vmov.f32	s0, s15
 8001c7a:	3714      	adds	r7, #20
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c82:	4770      	bx	lr
 8001c84:	42540000 	.word	0x42540000
 8001c88:	41d251ec 	.word	0x41d251ec
 8001c8c:	bef7ced9 	.word	0xbef7ced9
 8001c90:	415028f6 	.word	0x415028f6
 8001c94:	47435000 	.word	0x47435000
 8001c98:	4007ae14 	.word	0x4007ae14
 8001c9c:	43b40000 	.word	0x43b40000
 8001ca0:	43340000 	.word	0x43340000
 8001ca4:	c3340000 	.word	0xc3340000

08001ca8 <LIA_UpdateAlpha>:
        return 0.0f;
    }
}

static void LIA_UpdateAlpha(void)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	b083      	sub	sp, #12
 8001cac:	af00      	add	r7, sp, #0
    float bw = g_bw_table[g_lia.bw_index];
 8001cae:	4b19      	ldr	r3, [pc, #100]	@ (8001d14 <LIA_UpdateAlpha+0x6c>)
 8001cb0:	699b      	ldr	r3, [r3, #24]
 8001cb2:	4a19      	ldr	r2, [pc, #100]	@ (8001d18 <LIA_UpdateAlpha+0x70>)
 8001cb4:	009b      	lsls	r3, r3, #2
 8001cb6:	4413      	add	r3, r2
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	603b      	str	r3, [r7, #0]
    float alpha = 2.0f * (float)M_PI * bw / g_lia.Fs_block;
 8001cbc:	edd7 7a00 	vldr	s15, [r7]
 8001cc0:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8001d1c <LIA_UpdateAlpha+0x74>
 8001cc4:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001cc8:	4b12      	ldr	r3, [pc, #72]	@ (8001d14 <LIA_UpdateAlpha+0x6c>)
 8001cca:	ed93 7a07 	vldr	s14, [r3, #28]
 8001cce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001cd2:	edc7 7a01 	vstr	s15, [r7, #4]
    if (alpha > 1.0f) alpha = 1.0f;
 8001cd6:	edd7 7a01 	vldr	s15, [r7, #4]
 8001cda:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001cde:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ce2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ce6:	dd02      	ble.n	8001cee <LIA_UpdateAlpha+0x46>
 8001ce8:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001cec:	607b      	str	r3, [r7, #4]
    if (alpha < 0.0f) alpha = 0.0f;
 8001cee:	edd7 7a01 	vldr	s15, [r7, #4]
 8001cf2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001cf6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cfa:	d502      	bpl.n	8001d02 <LIA_UpdateAlpha+0x5a>
 8001cfc:	f04f 0300 	mov.w	r3, #0
 8001d00:	607b      	str	r3, [r7, #4]
    g_lia.alpha = alpha;
 8001d02:	4a04      	ldr	r2, [pc, #16]	@ (8001d14 <LIA_UpdateAlpha+0x6c>)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	6093      	str	r3, [r2, #8]
}
 8001d08:	bf00      	nop
 8001d0a:	370c      	adds	r7, #12
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d12:	4770      	bx	lr
 8001d14:	20002344 	.word	0x20002344
 8001d18:	0800b2e4 	.word	0x0800b2e4
 8001d1c:	40c90fdb 	.word	0x40c90fdb

08001d20 <LIA_ProcessBlock>:

static void LIA_ProcessBlock(uint16_t *p, uint32_t len)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b08c      	sub	sp, #48	@ 0x30
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
 8001d28:	6039      	str	r1, [r7, #0]
    for (uint32_t n = 0; n < len; n++) {
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001d2e:	e097      	b.n	8001e60 <LIA_ProcessBlock+0x140>
        /* 12bit ADC  [-1,1] */
        float x = ((float)p[n] - 2048.0f) * (1.0f / 2048.0f);
 8001d30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d32:	005b      	lsls	r3, r3, #1
 8001d34:	687a      	ldr	r2, [r7, #4]
 8001d36:	4413      	add	r3, r2
 8001d38:	881b      	ldrh	r3, [r3, #0]
 8001d3a:	ee07 3a90 	vmov	s15, r3
 8001d3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001d42:	ed9f 7a4c 	vldr	s14, [pc, #304]	@ 8001e74 <LIA_ProcessBlock+0x154>
 8001d46:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001d4a:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 8001e78 <LIA_ProcessBlock+0x158>
 8001d4e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d52:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

        /* NCO  demod NCO DAC  */
        float s, c;
        NCO_LUT_Step(&g_nco_demod, &s, &c);
 8001d56:	f107 020c 	add.w	r2, r7, #12
 8001d5a:	f107 0310 	add.w	r3, r7, #16
 8001d5e:	4619      	mov	r1, r3
 8001d60:	4846      	ldr	r0, [pc, #280]	@ (8001e7c <LIA_ProcessBlock+0x15c>)
 8001d62:	f7ff fcbd 	bl	80016e0 <NCO_LUT_Step>

        float I = x * c;
 8001d66:	edd7 7a03 	vldr	s15, [r7, #12]
 8001d6a:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8001d6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d72:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
        float Q = x * s;
 8001d76:	edd7 7a04 	vldr	s15, [r7, #16]
 8001d7a:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8001d7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d82:	edc7 7a08 	vstr	s15, [r7, #32]

        g_lia.i_sum += I;
 8001d86:	4b3e      	ldr	r3, [pc, #248]	@ (8001e80 <LIA_ProcessBlock+0x160>)
 8001d88:	ed93 7a04 	vldr	s14, [r3, #16]
 8001d8c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001d90:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d94:	4b3a      	ldr	r3, [pc, #232]	@ (8001e80 <LIA_ProcessBlock+0x160>)
 8001d96:	edc3 7a04 	vstr	s15, [r3, #16]
        g_lia.q_sum += Q;
 8001d9a:	4b39      	ldr	r3, [pc, #228]	@ (8001e80 <LIA_ProcessBlock+0x160>)
 8001d9c:	ed93 7a05 	vldr	s14, [r3, #20]
 8001da0:	edd7 7a08 	vldr	s15, [r7, #32]
 8001da4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001da8:	4b35      	ldr	r3, [pc, #212]	@ (8001e80 <LIA_ProcessBlock+0x160>)
 8001daa:	edc3 7a05 	vstr	s15, [r3, #20]
        g_lia.decim_counter++;
 8001dae:	4b34      	ldr	r3, [pc, #208]	@ (8001e80 <LIA_ProcessBlock+0x160>)
 8001db0:	68db      	ldr	r3, [r3, #12]
 8001db2:	3301      	adds	r3, #1
 8001db4:	4a32      	ldr	r2, [pc, #200]	@ (8001e80 <LIA_ProcessBlock+0x160>)
 8001db6:	60d3      	str	r3, [r2, #12]

        if (g_lia.decim_counter >= DECIM_N) {
 8001db8:	4b31      	ldr	r3, [pc, #196]	@ (8001e80 <LIA_ProcessBlock+0x160>)
 8001dba:	68db      	ldr	r3, [r3, #12]
 8001dbc:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8001dc0:	d34b      	bcc.n	8001e5a <LIA_ProcessBlock+0x13a>
            float invN = 1.0f / (float)DECIM_N;
 8001dc2:	4b30      	ldr	r3, [pc, #192]	@ (8001e84 <LIA_ProcessBlock+0x164>)
 8001dc4:	61fb      	str	r3, [r7, #28]
            float i_block = g_lia.i_sum * invN;
 8001dc6:	4b2e      	ldr	r3, [pc, #184]	@ (8001e80 <LIA_ProcessBlock+0x160>)
 8001dc8:	edd3 7a04 	vldr	s15, [r3, #16]
 8001dcc:	ed97 7a07 	vldr	s14, [r7, #28]
 8001dd0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001dd4:	edc7 7a06 	vstr	s15, [r7, #24]
            float q_block = g_lia.q_sum * invN;
 8001dd8:	4b29      	ldr	r3, [pc, #164]	@ (8001e80 <LIA_ProcessBlock+0x160>)
 8001dda:	edd3 7a05 	vldr	s15, [r3, #20]
 8001dde:	ed97 7a07 	vldr	s14, [r7, #28]
 8001de2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001de6:	edc7 7a05 	vstr	s15, [r7, #20]

            /*  IIR  */
            g_lia.I_acc += g_lia.alpha * (i_block - g_lia.I_acc);
 8001dea:	4b25      	ldr	r3, [pc, #148]	@ (8001e80 <LIA_ProcessBlock+0x160>)
 8001dec:	ed93 7a00 	vldr	s14, [r3]
 8001df0:	4b23      	ldr	r3, [pc, #140]	@ (8001e80 <LIA_ProcessBlock+0x160>)
 8001df2:	edd3 6a02 	vldr	s13, [r3, #8]
 8001df6:	4b22      	ldr	r3, [pc, #136]	@ (8001e80 <LIA_ProcessBlock+0x160>)
 8001df8:	edd3 7a00 	vldr	s15, [r3]
 8001dfc:	ed97 6a06 	vldr	s12, [r7, #24]
 8001e00:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001e04:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e08:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e0c:	4b1c      	ldr	r3, [pc, #112]	@ (8001e80 <LIA_ProcessBlock+0x160>)
 8001e0e:	edc3 7a00 	vstr	s15, [r3]
            g_lia.Q_acc += g_lia.alpha * (q_block - g_lia.Q_acc);
 8001e12:	4b1b      	ldr	r3, [pc, #108]	@ (8001e80 <LIA_ProcessBlock+0x160>)
 8001e14:	ed93 7a01 	vldr	s14, [r3, #4]
 8001e18:	4b19      	ldr	r3, [pc, #100]	@ (8001e80 <LIA_ProcessBlock+0x160>)
 8001e1a:	edd3 6a02 	vldr	s13, [r3, #8]
 8001e1e:	4b18      	ldr	r3, [pc, #96]	@ (8001e80 <LIA_ProcessBlock+0x160>)
 8001e20:	edd3 7a01 	vldr	s15, [r3, #4]
 8001e24:	ed97 6a05 	vldr	s12, [r7, #20]
 8001e28:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001e2c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e30:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e34:	4b12      	ldr	r3, [pc, #72]	@ (8001e80 <LIA_ProcessBlock+0x160>)
 8001e36:	edc3 7a01 	vstr	s15, [r3, #4]

            g_lia.decim_counter = 0;
 8001e3a:	4b11      	ldr	r3, [pc, #68]	@ (8001e80 <LIA_ProcessBlock+0x160>)
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	60da      	str	r2, [r3, #12]
            g_lia.i_sum = 0.0f;
 8001e40:	4b0f      	ldr	r3, [pc, #60]	@ (8001e80 <LIA_ProcessBlock+0x160>)
 8001e42:	f04f 0200 	mov.w	r2, #0
 8001e46:	611a      	str	r2, [r3, #16]
            g_lia.q_sum = 0.0f;
 8001e48:	4b0d      	ldr	r3, [pc, #52]	@ (8001e80 <LIA_ProcessBlock+0x160>)
 8001e4a:	f04f 0200 	mov.w	r2, #0
 8001e4e:	615a      	str	r2, [r3, #20]

            g_lia.print_counter++;
 8001e50:	4b0b      	ldr	r3, [pc, #44]	@ (8001e80 <LIA_ProcessBlock+0x160>)
 8001e52:	6a1b      	ldr	r3, [r3, #32]
 8001e54:	3301      	adds	r3, #1
 8001e56:	4a0a      	ldr	r2, [pc, #40]	@ (8001e80 <LIA_ProcessBlock+0x160>)
 8001e58:	6213      	str	r3, [r2, #32]
    for (uint32_t n = 0; n < len; n++) {
 8001e5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e5c:	3301      	adds	r3, #1
 8001e5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001e60:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	429a      	cmp	r2, r3
 8001e66:	f4ff af63 	bcc.w	8001d30 <LIA_ProcessBlock+0x10>
        }
    }
}
 8001e6a:	bf00      	nop
 8001e6c:	bf00      	nop
 8001e6e:	3730      	adds	r7, #48	@ 0x30
 8001e70:	46bd      	mov	sp, r7
 8001e72:	bd80      	pop	{r7, pc}
 8001e74:	45000000 	.word	0x45000000
 8001e78:	3a000000 	.word	0x3a000000
 8001e7c:	20002368 	.word	0x20002368
 8001e80:	20002344 	.word	0x20002344
 8001e84:	3983126f 	.word	0x3983126f

08001e88 <LIA_SystemInit>:

void LIA_SystemInit()
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	af00      	add	r7, sp, #0
	/*  */
	Buttons_Init();
 8001e8c:	f7ff f9ce 	bl	800122c <Buttons_Init>

    if (Serial_ReadFloat("f_ref (Hz)", &f_ref) != 0) {
 8001e90:	4941      	ldr	r1, [pc, #260]	@ (8001f98 <LIA_SystemInit+0x110>)
 8001e92:	4842      	ldr	r0, [pc, #264]	@ (8001f9c <LIA_SystemInit+0x114>)
 8001e94:	f000 fce0 	bl	8002858 <Serial_ReadFloat>
 8001e98:	4603      	mov	r3, r0
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d002      	beq.n	8001ea4 <LIA_SystemInit+0x1c>
	    f_ref = 1000.0f;
 8001e9e:	4b3e      	ldr	r3, [pc, #248]	@ (8001f98 <LIA_SystemInit+0x110>)
 8001ea0:	4a3f      	ldr	r2, [pc, #252]	@ (8001fa0 <LIA_SystemInit+0x118>)
 8001ea2:	601a      	str	r2, [r3, #0]
    }
    if (f_ref < 9.9f)      f_ref = 10.0f;
 8001ea4:	4b3c      	ldr	r3, [pc, #240]	@ (8001f98 <LIA_SystemInit+0x110>)
 8001ea6:	edd3 7a00 	vldr	s15, [r3]
 8001eaa:	ed9f 7a3e 	vldr	s14, [pc, #248]	@ 8001fa4 <LIA_SystemInit+0x11c>
 8001eae:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001eb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001eb6:	d502      	bpl.n	8001ebe <LIA_SystemInit+0x36>
 8001eb8:	4b37      	ldr	r3, [pc, #220]	@ (8001f98 <LIA_SystemInit+0x110>)
 8001eba:	4a3b      	ldr	r2, [pc, #236]	@ (8001fa8 <LIA_SystemInit+0x120>)
 8001ebc:	601a      	str	r2, [r3, #0]
    if (f_ref > 100000.1f)  f_ref = 100000.0f;
 8001ebe:	4b36      	ldr	r3, [pc, #216]	@ (8001f98 <LIA_SystemInit+0x110>)
 8001ec0:	edd3 7a00 	vldr	s15, [r3]
 8001ec4:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 8001fac <LIA_SystemInit+0x124>
 8001ec8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ecc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ed0:	dd02      	ble.n	8001ed8 <LIA_SystemInit+0x50>
 8001ed2:	4b31      	ldr	r3, [pc, #196]	@ (8001f98 <LIA_SystemInit+0x110>)
 8001ed4:	4a36      	ldr	r2, [pc, #216]	@ (8001fb0 <LIA_SystemInit+0x128>)
 8001ed6:	601a      	str	r2, [r3, #0]
    /*  */
    g_lia.I_acc = 0.0f;
 8001ed8:	4b36      	ldr	r3, [pc, #216]	@ (8001fb4 <LIA_SystemInit+0x12c>)
 8001eda:	f04f 0200 	mov.w	r2, #0
 8001ede:	601a      	str	r2, [r3, #0]
    g_lia.Q_acc = 0.0f;
 8001ee0:	4b34      	ldr	r3, [pc, #208]	@ (8001fb4 <LIA_SystemInit+0x12c>)
 8001ee2:	f04f 0200 	mov.w	r2, #0
 8001ee6:	605a      	str	r2, [r3, #4]
    g_lia.decim_counter = 0;
 8001ee8:	4b32      	ldr	r3, [pc, #200]	@ (8001fb4 <LIA_SystemInit+0x12c>)
 8001eea:	2200      	movs	r2, #0
 8001eec:	60da      	str	r2, [r3, #12]
    g_lia.i_sum = 0.0f;
 8001eee:	4b31      	ldr	r3, [pc, #196]	@ (8001fb4 <LIA_SystemInit+0x12c>)
 8001ef0:	f04f 0200 	mov.w	r2, #0
 8001ef4:	611a      	str	r2, [r3, #16]
    g_lia.q_sum = 0.0f;
 8001ef6:	4b2f      	ldr	r3, [pc, #188]	@ (8001fb4 <LIA_SystemInit+0x12c>)
 8001ef8:	f04f 0200 	mov.w	r2, #0
 8001efc:	615a      	str	r2, [r3, #20]
    g_lia.print_counter = 0;
 8001efe:	4b2d      	ldr	r3, [pc, #180]	@ (8001fb4 <LIA_SystemInit+0x12c>)
 8001f00:	2200      	movs	r2, #0
 8001f02:	621a      	str	r2, [r3, #32]

    g_lia.Fs_block = FS_ADC / (float)DECIM_N;
 8001f04:	4b2b      	ldr	r3, [pc, #172]	@ (8001fb4 <LIA_SystemInit+0x12c>)
 8001f06:	4a2c      	ldr	r2, [pc, #176]	@ (8001fb8 <LIA_SystemInit+0x130>)
 8001f08:	61da      	str	r2, [r3, #28]
    g_lia.bw_index = bw_default;   // 
 8001f0a:	4b2a      	ldr	r3, [pc, #168]	@ (8001fb4 <LIA_SystemInit+0x12c>)
 8001f0c:	2209      	movs	r2, #9
 8001f0e:	619a      	str	r2, [r3, #24]
    LIA_UpdateAlpha();
 8001f10:	f7ff feca 	bl	8001ca8 <LIA_UpdateAlpha>

    /*  demod NCO DAC  fs  f_ref */
    PHASE_CAL_OFFSET_RAD = -2.0f * (float)M_PI * f_ref * SYSTEM_DELAY;
 8001f14:	4b20      	ldr	r3, [pc, #128]	@ (8001f98 <LIA_SystemInit+0x110>)
 8001f16:	edd3 7a00 	vldr	s15, [r3]
 8001f1a:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8001fbc <LIA_SystemInit+0x134>
 8001f1e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f22:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8001fc0 <LIA_SystemInit+0x138>
 8001f26:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f2a:	4b26      	ldr	r3, [pc, #152]	@ (8001fc4 <LIA_SystemInit+0x13c>)
 8001f2c:	edc3 7a00 	vstr	s15, [r3]
    NCO_LUT_Init(&g_nco_demod, FS_ADC, f_ref, PHASE_CAL_OFFSET_RAD);
 8001f30:	4b19      	ldr	r3, [pc, #100]	@ (8001f98 <LIA_SystemInit+0x110>)
 8001f32:	edd3 7a00 	vldr	s15, [r3]
 8001f36:	4b23      	ldr	r3, [pc, #140]	@ (8001fc4 <LIA_SystemInit+0x13c>)
 8001f38:	ed93 7a00 	vldr	s14, [r3]
 8001f3c:	eeb0 1a47 	vmov.f32	s2, s14
 8001f40:	eef0 0a67 	vmov.f32	s1, s15
 8001f44:	ed9f 0a20 	vldr	s0, [pc, #128]	@ 8001fc8 <LIA_SystemInit+0x140>
 8001f48:	4820      	ldr	r0, [pc, #128]	@ (8001fcc <LIA_SystemInit+0x144>)
 8001f4a:	f000 fa7f 	bl	800244c <NCO_LUT_Init>

    /* DAC+NCO */
    RefOutput_Init(f_ref);
 8001f4e:	4b12      	ldr	r3, [pc, #72]	@ (8001f98 <LIA_SystemInit+0x110>)
 8001f50:	edd3 7a00 	vldr	s15, [r3]
 8001f54:	eeb0 0a67 	vmov.f32	s0, s15
 8001f58:	f000 fb98 	bl	800268c <RefOutput_Init>

    /*  ADC  */
    ADC_Acq_Start();
 8001f5c:	f7ff f92c 	bl	80011b8 <ADC_Acq_Start>

    /*  DAC & TIM2 */
    RefOutput_Start();
 8001f60:	f000 fbb2 	bl	80026c8 <RefOutput_Start>

    Serial_Printf("LIA init done. f_ref = %.3f Hz\r\n", f_ref);
 8001f64:	4b0c      	ldr	r3, [pc, #48]	@ (8001f98 <LIA_SystemInit+0x110>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f7fe fb0d 	bl	8000588 <__aeabi_f2d>
 8001f6e:	4602      	mov	r2, r0
 8001f70:	460b      	mov	r3, r1
 8001f72:	4817      	ldr	r0, [pc, #92]	@ (8001fd0 <LIA_SystemInit+0x148>)
 8001f74:	f000 fc1a 	bl	80027ac <Serial_Printf>
    Serial_Printf("Initial BW = %.3f Hz\r\n", g_bw_table[g_lia.bw_index]);
 8001f78:	4b0e      	ldr	r3, [pc, #56]	@ (8001fb4 <LIA_SystemInit+0x12c>)
 8001f7a:	699b      	ldr	r3, [r3, #24]
 8001f7c:	4a15      	ldr	r2, [pc, #84]	@ (8001fd4 <LIA_SystemInit+0x14c>)
 8001f7e:	009b      	lsls	r3, r3, #2
 8001f80:	4413      	add	r3, r2
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	4618      	mov	r0, r3
 8001f86:	f7fe faff 	bl	8000588 <__aeabi_f2d>
 8001f8a:	4602      	mov	r2, r0
 8001f8c:	460b      	mov	r3, r1
 8001f8e:	4812      	ldr	r0, [pc, #72]	@ (8001fd8 <LIA_SystemInit+0x150>)
 8001f90:	f000 fc0c 	bl	80027ac <Serial_Printf>
}
 8001f94:	bf00      	nop
 8001f96:	bd80      	pop	{r7, pc}
 8001f98:	20000004 	.word	0x20000004
 8001f9c:	0800b208 	.word	0x0800b208
 8001fa0:	447a0000 	.word	0x447a0000
 8001fa4:	411e6666 	.word	0x411e6666
 8001fa8:	41200000 	.word	0x41200000
 8001fac:	47c3500d 	.word	0x47c3500d
 8001fb0:	47c35000 	.word	0x47c35000
 8001fb4:	20002344 	.word	0x20002344
 8001fb8:	42c80000 	.word	0x42c80000
 8001fbc:	c0c90fdb 	.word	0xc0c90fdb
 8001fc0:	3b18ead5 	.word	0x3b18ead5
 8001fc4:	20002374 	.word	0x20002374
 8001fc8:	48c35000 	.word	0x48c35000
 8001fcc:	20002368 	.word	0x20002368
 8001fd0:	0800b214 	.word	0x0800b214
 8001fd4:	0800b2e4 	.word	0x0800b2e4
 8001fd8:	0800b238 	.word	0x0800b238

08001fdc <LIA_Task>:

void LIA_Task(void)
{
 8001fdc:	b5b0      	push	{r4, r5, r7, lr}
 8001fde:	b088      	sub	sp, #32
 8001fe0:	af02      	add	r7, sp, #8
    /* 1)  ADC DMA block */
    if (g_adc_ht_flag) {
 8001fe2:	4b82      	ldr	r3, [pc, #520]	@ (80021ec <LIA_Task+0x210>)
 8001fe4:	781b      	ldrb	r3, [r3, #0]
 8001fe6:	b2db      	uxtb	r3, r3
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d007      	beq.n	8001ffc <LIA_Task+0x20>
        g_adc_ht_flag = 0;
 8001fec:	4b7f      	ldr	r3, [pc, #508]	@ (80021ec <LIA_Task+0x210>)
 8001fee:	2200      	movs	r2, #0
 8001ff0:	701a      	strb	r2, [r3, #0]
        LIA_ProcessBlock(&g_adc_buf[0], ADC_BLOCK_SIZE);
 8001ff2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001ff6:	487e      	ldr	r0, [pc, #504]	@ (80021f0 <LIA_Task+0x214>)
 8001ff8:	f7ff fe92 	bl	8001d20 <LIA_ProcessBlock>
    }
    if (g_adc_tc_flag) {
 8001ffc:	4b7d      	ldr	r3, [pc, #500]	@ (80021f4 <LIA_Task+0x218>)
 8001ffe:	781b      	ldrb	r3, [r3, #0]
 8002000:	b2db      	uxtb	r3, r3
 8002002:	2b00      	cmp	r3, #0
 8002004:	d007      	beq.n	8002016 <LIA_Task+0x3a>
        g_adc_tc_flag = 0;
 8002006:	4b7b      	ldr	r3, [pc, #492]	@ (80021f4 <LIA_Task+0x218>)
 8002008:	2200      	movs	r2, #0
 800200a:	701a      	strb	r2, [r3, #0]
        LIA_ProcessBlock(&g_adc_buf[ADC_BLOCK_SIZE], ADC_BLOCK_SIZE);
 800200c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002010:	4879      	ldr	r0, [pc, #484]	@ (80021f8 <LIA_Task+0x21c>)
 8002012:	f7ff fe85 	bl	8001d20 <LIA_ProcessBlock>
    }

    /* 2)  DAC  refill */
    RefOutput_Service();
 8002016:	f000 fb8f 	bl	8002738 <RefOutput_Service>

    /* 3)  +  */
    Buttons_Service();
 800201a:	f7ff f95b 	bl	80012d4 <Buttons_Service>

    if (g_bw_plus_event) {
 800201e:	4b77      	ldr	r3, [pc, #476]	@ (80021fc <LIA_Task+0x220>)
 8002020:	781b      	ldrb	r3, [r3, #0]
 8002022:	b2db      	uxtb	r3, r3
 8002024:	2b00      	cmp	r3, #0
 8002026:	d01b      	beq.n	8002060 <LIA_Task+0x84>
        g_bw_plus_event = 0;
 8002028:	4b74      	ldr	r3, [pc, #464]	@ (80021fc <LIA_Task+0x220>)
 800202a:	2200      	movs	r2, #0
 800202c:	701a      	strb	r2, [r3, #0]
        if (g_lia.bw_index < (NUM_BW_MODES - 1)) {
 800202e:	4b74      	ldr	r3, [pc, #464]	@ (8002200 <LIA_Task+0x224>)
 8002030:	699b      	ldr	r3, [r3, #24]
 8002032:	2b0b      	cmp	r3, #11
 8002034:	dc14      	bgt.n	8002060 <LIA_Task+0x84>
            g_lia.bw_index++;
 8002036:	4b72      	ldr	r3, [pc, #456]	@ (8002200 <LIA_Task+0x224>)
 8002038:	699b      	ldr	r3, [r3, #24]
 800203a:	3301      	adds	r3, #1
 800203c:	4a70      	ldr	r2, [pc, #448]	@ (8002200 <LIA_Task+0x224>)
 800203e:	6193      	str	r3, [r2, #24]
            LIA_UpdateAlpha();
 8002040:	f7ff fe32 	bl	8001ca8 <LIA_UpdateAlpha>
            Serial_Printf("BW -> %.3f Hz\r\n", g_bw_table[g_lia.bw_index]);
 8002044:	4b6e      	ldr	r3, [pc, #440]	@ (8002200 <LIA_Task+0x224>)
 8002046:	699b      	ldr	r3, [r3, #24]
 8002048:	4a6e      	ldr	r2, [pc, #440]	@ (8002204 <LIA_Task+0x228>)
 800204a:	009b      	lsls	r3, r3, #2
 800204c:	4413      	add	r3, r2
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	4618      	mov	r0, r3
 8002052:	f7fe fa99 	bl	8000588 <__aeabi_f2d>
 8002056:	4602      	mov	r2, r0
 8002058:	460b      	mov	r3, r1
 800205a:	486b      	ldr	r0, [pc, #428]	@ (8002208 <LIA_Task+0x22c>)
 800205c:	f000 fba6 	bl	80027ac <Serial_Printf>
        }
    }
    if (g_bw_minus_event) {
 8002060:	4b6a      	ldr	r3, [pc, #424]	@ (800220c <LIA_Task+0x230>)
 8002062:	781b      	ldrb	r3, [r3, #0]
 8002064:	b2db      	uxtb	r3, r3
 8002066:	2b00      	cmp	r3, #0
 8002068:	d01b      	beq.n	80020a2 <LIA_Task+0xc6>
        g_bw_minus_event = 0;
 800206a:	4b68      	ldr	r3, [pc, #416]	@ (800220c <LIA_Task+0x230>)
 800206c:	2200      	movs	r2, #0
 800206e:	701a      	strb	r2, [r3, #0]
        if (g_lia.bw_index > 0) {
 8002070:	4b63      	ldr	r3, [pc, #396]	@ (8002200 <LIA_Task+0x224>)
 8002072:	699b      	ldr	r3, [r3, #24]
 8002074:	2b00      	cmp	r3, #0
 8002076:	dd14      	ble.n	80020a2 <LIA_Task+0xc6>
            g_lia.bw_index--;
 8002078:	4b61      	ldr	r3, [pc, #388]	@ (8002200 <LIA_Task+0x224>)
 800207a:	699b      	ldr	r3, [r3, #24]
 800207c:	3b01      	subs	r3, #1
 800207e:	4a60      	ldr	r2, [pc, #384]	@ (8002200 <LIA_Task+0x224>)
 8002080:	6193      	str	r3, [r2, #24]
            LIA_UpdateAlpha();
 8002082:	f7ff fe11 	bl	8001ca8 <LIA_UpdateAlpha>
            Serial_Printf("BW -> %.3f Hz\r\n", g_bw_table[g_lia.bw_index]);
 8002086:	4b5e      	ldr	r3, [pc, #376]	@ (8002200 <LIA_Task+0x224>)
 8002088:	699b      	ldr	r3, [r3, #24]
 800208a:	4a5e      	ldr	r2, [pc, #376]	@ (8002204 <LIA_Task+0x228>)
 800208c:	009b      	lsls	r3, r3, #2
 800208e:	4413      	add	r3, r2
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	4618      	mov	r0, r3
 8002094:	f7fe fa78 	bl	8000588 <__aeabi_f2d>
 8002098:	4602      	mov	r2, r0
 800209a:	460b      	mov	r3, r1
 800209c:	485a      	ldr	r0, [pc, #360]	@ (8002208 <LIA_Task+0x22c>)
 800209e:	f000 fb85 	bl	80027ac <Serial_Printf>
        }
    }
    /* 3) GAIN  */
    if (g_gain_event) {
 80020a2:	4b5b      	ldr	r3, [pc, #364]	@ (8002210 <LIA_Task+0x234>)
 80020a4:	781b      	ldrb	r3, [r3, #0]
 80020a6:	b2db      	uxtb	r3, r3
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d01c      	beq.n	80020e6 <LIA_Task+0x10a>
        g_gain_event = 0;
 80020ac:	4b58      	ldr	r3, [pc, #352]	@ (8002210 <LIA_Task+0x234>)
 80020ae:	2200      	movs	r2, #0
 80020b0:	701a      	strb	r2, [r3, #0]
        g_gain_index++;
 80020b2:	4b58      	ldr	r3, [pc, #352]	@ (8002214 <LIA_Task+0x238>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	3301      	adds	r3, #1
 80020b8:	4a56      	ldr	r2, [pc, #344]	@ (8002214 <LIA_Task+0x238>)
 80020ba:	6013      	str	r3, [r2, #0]
        if (g_gain_index >= NUM_GAIN_MODES) {
 80020bc:	4b55      	ldr	r3, [pc, #340]	@ (8002214 <LIA_Task+0x238>)
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	2b07      	cmp	r3, #7
 80020c2:	dd02      	ble.n	80020ca <LIA_Task+0xee>
            g_gain_index = 0;
 80020c4:	4b53      	ldr	r3, [pc, #332]	@ (8002214 <LIA_Task+0x238>)
 80020c6:	2200      	movs	r2, #0
 80020c8:	601a      	str	r2, [r3, #0]
        }
        Serial_Printf("GAIN -> %.3f\r\n", g_gain_table[g_gain_index]);
 80020ca:	4b52      	ldr	r3, [pc, #328]	@ (8002214 <LIA_Task+0x238>)
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	4a52      	ldr	r2, [pc, #328]	@ (8002218 <LIA_Task+0x23c>)
 80020d0:	009b      	lsls	r3, r3, #2
 80020d2:	4413      	add	r3, r2
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	4618      	mov	r0, r3
 80020d8:	f7fe fa56 	bl	8000588 <__aeabi_f2d>
 80020dc:	4602      	mov	r2, r0
 80020de:	460b      	mov	r3, r1
 80020e0:	484e      	ldr	r0, [pc, #312]	@ (800221c <LIA_Task+0x240>)
 80020e2:	f000 fb63 	bl	80027ac <Serial_Printf>
//        g_reset_event = 0;
//        NVIC_SystemReset();  //  MCU RESET
//    }

    /* 4) / */
    if (g_lia.print_counter >= PRINT_PERIOD_BLOCKS) {
 80020e6:	4b46      	ldr	r3, [pc, #280]	@ (8002200 <LIA_Task+0x224>)
 80020e8:	6a1b      	ldr	r3, [r3, #32]
 80020ea:	2b63      	cmp	r3, #99	@ 0x63
 80020ec:	d97a      	bls.n	80021e4 <LIA_Task+0x208>
        g_lia.print_counter = 0;
 80020ee:	4b44      	ldr	r3, [pc, #272]	@ (8002200 <LIA_Task+0x224>)
 80020f0:	2200      	movs	r2, #0
 80020f2:	621a      	str	r2, [r3, #32]

        float I = g_lia.I_acc;
 80020f4:	4b42      	ldr	r3, [pc, #264]	@ (8002200 <LIA_Task+0x224>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	617b      	str	r3, [r7, #20]
        float Q = g_lia.Q_acc;
 80020fa:	4b41      	ldr	r3, [pc, #260]	@ (8002200 <LIA_Task+0x224>)
 80020fc:	685b      	ldr	r3, [r3, #4]
 80020fe:	613b      	str	r3, [r7, #16]
        float amp = ((sqrtf(I*I + Q*Q) / AMP_CAL_OFFSET_RATIO)* 3.3f * 2.0f) / g_gain_table[g_gain_index];
 8002100:	edd7 7a05 	vldr	s15, [r7, #20]
 8002104:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002108:	edd7 7a04 	vldr	s15, [r7, #16]
 800210c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002110:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002114:	eeb0 0a67 	vmov.f32	s0, s15
 8002118:	f008 f99a 	bl	800a450 <sqrtf>
 800211c:	eef0 7a40 	vmov.f32	s15, s0
 8002120:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8002220 <LIA_Task+0x244>
 8002124:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002128:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800212c:	4b39      	ldr	r3, [pc, #228]	@ (8002214 <LIA_Task+0x238>)
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4a39      	ldr	r2, [pc, #228]	@ (8002218 <LIA_Task+0x23c>)
 8002132:	009b      	lsls	r3, r3, #2
 8002134:	4413      	add	r3, r2
 8002136:	ed93 7a00 	vldr	s14, [r3]
 800213a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800213e:	edc7 7a03 	vstr	s15, [r7, #12]
        amp = amp_cali(f_ref, amp);
 8002142:	4b38      	ldr	r3, [pc, #224]	@ (8002224 <LIA_Task+0x248>)
 8002144:	edd3 7a00 	vldr	s15, [r3]
 8002148:	edd7 0a03 	vldr	s1, [r7, #12]
 800214c:	eeb0 0a67 	vmov.f32	s0, s15
 8002150:	f7ff fbea 	bl	8001928 <amp_cali>
 8002154:	ed87 0a03 	vstr	s0, [r7, #12]
        amp = amp_fine_tune(f_ref,amp);// * 0.985f;
 8002158:	4b32      	ldr	r3, [pc, #200]	@ (8002224 <LIA_Task+0x248>)
 800215a:	edd3 7a00 	vldr	s15, [r3]
 800215e:	edd7 0a03 	vldr	s1, [r7, #12]
 8002162:	eeb0 0a67 	vmov.f32	s0, s15
 8002166:	f7ff fca7 	bl	8001ab8 <amp_fine_tune>
 800216a:	ed87 0a03 	vstr	s0, [r7, #12]
        float phase = atan2f(Q, I);  // rad
 800216e:	edd7 0a05 	vldr	s1, [r7, #20]
 8002172:	ed97 0a04 	vldr	s0, [r7, #16]
 8002176:	f008 f969 	bl	800a44c <atan2f>
 800217a:	ed87 0a02 	vstr	s0, [r7, #8]
        float phase_deg = 0.0f - phase * (180.0f / (float)M_PI);
 800217e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002182:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 8002228 <LIA_Task+0x24c>
 8002186:	ee67 7a87 	vmul.f32	s15, s15, s14
 800218a:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 800222c <LIA_Task+0x250>
 800218e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002192:	edc7 7a01 	vstr	s15, [r7, #4]
        phase_deg = phase_cali(f_ref, phase_deg);
 8002196:	4b23      	ldr	r3, [pc, #140]	@ (8002224 <LIA_Task+0x248>)
 8002198:	edd3 7a00 	vldr	s15, [r3]
 800219c:	edd7 0a01 	vldr	s1, [r7, #4]
 80021a0:	eeb0 0a67 	vmov.f32	s0, s15
 80021a4:	f7ff fac8 	bl	8001738 <phase_cali>
 80021a8:	ed87 0a01 	vstr	s0, [r7, #4]
        phase_deg = phase_fine_tune(f_ref, phase_deg);
 80021ac:	4b1d      	ldr	r3, [pc, #116]	@ (8002224 <LIA_Task+0x248>)
 80021ae:	edd3 7a00 	vldr	s15, [r3]
 80021b2:	edd7 0a01 	vldr	s1, [r7, #4]
 80021b6:	eeb0 0a67 	vmov.f32	s0, s15
 80021ba:	f7ff fcf9 	bl	8001bb0 <phase_fine_tune>
 80021be:	ed87 0a01 	vstr	s0, [r7, #4]
//        float phase_deg =  0.0f - PHASE_DELAY_INTERCEPT_DEG - PHASE_DELAY_SLOPE_DEG_PER_HZ * f_ref
//        		- phase * (180.0f / (float)M_PI);

        Serial_Printf("Vpp=%.6f, Phase=%.2f deg\r\n", amp, phase_deg);
 80021c2:	68f8      	ldr	r0, [r7, #12]
 80021c4:	f7fe f9e0 	bl	8000588 <__aeabi_f2d>
 80021c8:	4604      	mov	r4, r0
 80021ca:	460d      	mov	r5, r1
 80021cc:	6878      	ldr	r0, [r7, #4]
 80021ce:	f7fe f9db 	bl	8000588 <__aeabi_f2d>
 80021d2:	4602      	mov	r2, r0
 80021d4:	460b      	mov	r3, r1
 80021d6:	e9cd 2300 	strd	r2, r3, [sp]
 80021da:	4622      	mov	r2, r4
 80021dc:	462b      	mov	r3, r5
 80021de:	4814      	ldr	r0, [pc, #80]	@ (8002230 <LIA_Task+0x254>)
 80021e0:	f000 fae4 	bl	80027ac <Serial_Printf>
    }
}
 80021e4:	bf00      	nop
 80021e6:	3718      	adds	r7, #24
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bdb0      	pop	{r4, r5, r7, pc}
 80021ec:	200022a4 	.word	0x200022a4
 80021f0:	200002a4 	.word	0x200002a4
 80021f4:	200022a5 	.word	0x200022a5
 80021f8:	200012a4 	.word	0x200012a4
 80021fc:	20002340 	.word	0x20002340
 8002200:	20002344 	.word	0x20002344
 8002204:	0800b2e4 	.word	0x0800b2e4
 8002208:	0800b250 	.word	0x0800b250
 800220c:	20002341 	.word	0x20002341
 8002210:	20002342 	.word	0x20002342
 8002214:	20000000 	.word	0x20000000
 8002218:	0800b318 	.word	0x0800b318
 800221c:	0800b260 	.word	0x0800b260
 8002220:	40533333 	.word	0x40533333
 8002224:	20000004 	.word	0x20000004
 8002228:	42652ee0 	.word	0x42652ee0
 800222c:	00000000 	.word	0x00000000
 8002230:	0800b270 	.word	0x0800b270

08002234 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002238:	f000 fd98 	bl	8002d6c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800223c:	f000 f81e 	bl	800227c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002240:	f7ff f9d8 	bl	80015f4 <MX_GPIO_Init>
  MX_DMA_Init();
 8002244:	f7ff f9a0 	bl	8001588 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8002248:	f000 fcf4 	bl	8002c34 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 800224c:	f7fe feea 	bl	8001024 <MX_ADC1_Init>
  MX_DAC_Init();
 8002250:	f7ff f87c 	bl	800134c <MX_DAC_Init>
  MX_TIM2_Init();
 8002254:	f000 fc82 	bl	8002b5c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  NCO_LUT_Generate();
 8002258:	f000 f882 	bl	8002360 <NCO_LUT_Generate>
  Serial_Print("Digital LIA on STM32F446RE\r\n");
 800225c:	4805      	ldr	r0, [pc, #20]	@ (8002274 <main+0x40>)
 800225e:	f000 fa8f 	bl	8002780 <Serial_Print>
  Serial_Print("Enter reference frequency (10 Hz ~ 100 kHz):\r\n");
 8002262:	4805      	ldr	r0, [pc, #20]	@ (8002278 <main+0x44>)
 8002264:	f000 fa8c 	bl	8002780 <Serial_Print>

  LIA_SystemInit();
 8002268:	f7ff fe0e 	bl	8001e88 <LIA_SystemInit>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  LIA_Task();
 800226c:	f7ff feb6 	bl	8001fdc <LIA_Task>
 8002270:	e7fc      	b.n	800226c <main+0x38>
 8002272:	bf00      	nop
 8002274:	0800b28c 	.word	0x0800b28c
 8002278:	0800b2ac 	.word	0x0800b2ac

0800227c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b094      	sub	sp, #80	@ 0x50
 8002280:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002282:	f107 031c 	add.w	r3, r7, #28
 8002286:	2234      	movs	r2, #52	@ 0x34
 8002288:	2100      	movs	r1, #0
 800228a:	4618      	mov	r0, r3
 800228c:	f005 fb92 	bl	80079b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002290:	f107 0308 	add.w	r3, r7, #8
 8002294:	2200      	movs	r2, #0
 8002296:	601a      	str	r2, [r3, #0]
 8002298:	605a      	str	r2, [r3, #4]
 800229a:	609a      	str	r2, [r3, #8]
 800229c:	60da      	str	r2, [r3, #12]
 800229e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80022a0:	2300      	movs	r3, #0
 80022a2:	607b      	str	r3, [r7, #4]
 80022a4:	4b29      	ldr	r3, [pc, #164]	@ (800234c <SystemClock_Config+0xd0>)
 80022a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022a8:	4a28      	ldr	r2, [pc, #160]	@ (800234c <SystemClock_Config+0xd0>)
 80022aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80022ae:	6413      	str	r3, [r2, #64]	@ 0x40
 80022b0:	4b26      	ldr	r3, [pc, #152]	@ (800234c <SystemClock_Config+0xd0>)
 80022b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022b8:	607b      	str	r3, [r7, #4]
 80022ba:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80022bc:	2300      	movs	r3, #0
 80022be:	603b      	str	r3, [r7, #0]
 80022c0:	4b23      	ldr	r3, [pc, #140]	@ (8002350 <SystemClock_Config+0xd4>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80022c8:	4a21      	ldr	r2, [pc, #132]	@ (8002350 <SystemClock_Config+0xd4>)
 80022ca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80022ce:	6013      	str	r3, [r2, #0]
 80022d0:	4b1f      	ldr	r3, [pc, #124]	@ (8002350 <SystemClock_Config+0xd4>)
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80022d8:	603b      	str	r3, [r7, #0]
 80022da:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80022dc:	2302      	movs	r3, #2
 80022de:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80022e0:	2301      	movs	r3, #1
 80022e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80022e4:	2310      	movs	r3, #16
 80022e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80022e8:	2302      	movs	r3, #2
 80022ea:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80022ec:	2300      	movs	r3, #0
 80022ee:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 80022f0:	2308      	movs	r3, #8
 80022f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 84;
 80022f4:	2354      	movs	r3, #84	@ 0x54
 80022f6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80022f8:	2302      	movs	r3, #2
 80022fa:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80022fc:	2302      	movs	r3, #2
 80022fe:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002300:	2302      	movs	r3, #2
 8002302:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002304:	f107 031c 	add.w	r3, r7, #28
 8002308:	4618      	mov	r0, r3
 800230a:	f002 fd2d 	bl	8004d68 <HAL_RCC_OscConfig>
 800230e:	4603      	mov	r3, r0
 8002310:	2b00      	cmp	r3, #0
 8002312:	d001      	beq.n	8002318 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8002314:	f000 f81e 	bl	8002354 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002318:	230f      	movs	r3, #15
 800231a:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800231c:	2302      	movs	r3, #2
 800231e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002320:	2300      	movs	r3, #0
 8002322:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002324:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002328:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800232a:	2300      	movs	r3, #0
 800232c:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800232e:	f107 0308 	add.w	r3, r7, #8
 8002332:	2102      	movs	r1, #2
 8002334:	4618      	mov	r0, r3
 8002336:	f002 f9cd 	bl	80046d4 <HAL_RCC_ClockConfig>
 800233a:	4603      	mov	r3, r0
 800233c:	2b00      	cmp	r3, #0
 800233e:	d001      	beq.n	8002344 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8002340:	f000 f808 	bl	8002354 <Error_Handler>
  }
}
 8002344:	bf00      	nop
 8002346:	3750      	adds	r7, #80	@ 0x50
 8002348:	46bd      	mov	sp, r7
 800234a:	bd80      	pop	{r7, pc}
 800234c:	40023800 	.word	0x40023800
 8002350:	40007000 	.word	0x40007000

08002354 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002354:	b480      	push	{r7}
 8002356:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002358:	b672      	cpsid	i
}
 800235a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800235c:	bf00      	nop
 800235e:	e7fd      	b.n	800235c <Error_Handler+0x8>

08002360 <NCO_LUT_Generate>:
#include "nco_lut.h"

float nco_sin_lut[NCO_LUT_SIZE];

void NCO_LUT_Generate(void)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b082      	sub	sp, #8
 8002364:	af00      	add	r7, sp, #0
    for (uint32_t k = 0; k < NCO_LUT_SIZE; k++) {
 8002366:	2300      	movs	r3, #0
 8002368:	607b      	str	r3, [r7, #4]
 800236a:	e01d      	b.n	80023a8 <NCO_LUT_Generate+0x48>
        float theta = 2.0f * (float)M_PI * (float)k / (float)NCO_LUT_SIZE;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	ee07 3a90 	vmov	s15, r3
 8002372:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002376:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 80023b8 <NCO_LUT_Generate+0x58>
 800237a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800237e:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 80023bc <NCO_LUT_Generate+0x5c>
 8002382:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002386:	edc7 7a00 	vstr	s15, [r7]
        nco_sin_lut[k] = sinf(theta);
 800238a:	ed97 0a00 	vldr	s0, [r7]
 800238e:	f008 f87d 	bl	800a48c <sinf>
 8002392:	eef0 7a40 	vmov.f32	s15, s0
 8002396:	4a0a      	ldr	r2, [pc, #40]	@ (80023c0 <NCO_LUT_Generate+0x60>)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	009b      	lsls	r3, r3, #2
 800239c:	4413      	add	r3, r2
 800239e:	edc3 7a00 	vstr	s15, [r3]
    for (uint32_t k = 0; k < NCO_LUT_SIZE; k++) {
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	3301      	adds	r3, #1
 80023a6:	607b      	str	r3, [r7, #4]
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	2bff      	cmp	r3, #255	@ 0xff
 80023ac:	d9de      	bls.n	800236c <NCO_LUT_Generate+0xc>
    }
}
 80023ae:	bf00      	nop
 80023b0:	bf00      	nop
 80023b2:	3708      	adds	r7, #8
 80023b4:	46bd      	mov	sp, r7
 80023b6:	bd80      	pop	{r7, pc}
 80023b8:	40c90fdb 	.word	0x40c90fdb
 80023bc:	43800000 	.word	0x43800000
 80023c0:	20002378 	.word	0x20002378

080023c4 <phase_from_offset>:

/*  0..2^32-1 */
static uint32_t phase_from_offset(float phase_offset_rad)
{
 80023c4:	b480      	push	{r7}
 80023c6:	b085      	sub	sp, #20
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	ed87 0a01 	vstr	s0, [r7, #4]
    float frac = phase_offset_rad / (2.0f * (float)M_PI);
 80023ce:	ed97 7a01 	vldr	s14, [r7, #4]
 80023d2:	eddf 6a1c 	vldr	s13, [pc, #112]	@ 8002444 <phase_from_offset+0x80>
 80023d6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80023da:	edc7 7a03 	vstr	s15, [r7, #12]
    while (frac < 0.0f)  frac += 1.0f;
 80023de:	e007      	b.n	80023f0 <phase_from_offset+0x2c>
 80023e0:	edd7 7a03 	vldr	s15, [r7, #12]
 80023e4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80023e8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80023ec:	edc7 7a03 	vstr	s15, [r7, #12]
 80023f0:	edd7 7a03 	vldr	s15, [r7, #12]
 80023f4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80023f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023fc:	d4f0      	bmi.n	80023e0 <phase_from_offset+0x1c>
    while (frac >= 1.0f) frac -= 1.0f;
 80023fe:	e007      	b.n	8002410 <phase_from_offset+0x4c>
 8002400:	edd7 7a03 	vldr	s15, [r7, #12]
 8002404:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002408:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800240c:	edc7 7a03 	vstr	s15, [r7, #12]
 8002410:	edd7 7a03 	vldr	s15, [r7, #12]
 8002414:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002418:	eef4 7ac7 	vcmpe.f32	s15, s14
 800241c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002420:	daee      	bge.n	8002400 <phase_from_offset+0x3c>
    return (uint32_t)(frac * NCO_PHASE_MAX);
 8002422:	edd7 7a03 	vldr	s15, [r7, #12]
 8002426:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8002448 <phase_from_offset+0x84>
 800242a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800242e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002432:	ee17 3a90 	vmov	r3, s15
}
 8002436:	4618      	mov	r0, r3
 8002438:	3714      	adds	r7, #20
 800243a:	46bd      	mov	sp, r7
 800243c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002440:	4770      	bx	lr
 8002442:	bf00      	nop
 8002444:	40c90fdb 	.word	0x40c90fdb
 8002448:	4f800000 	.word	0x4f800000

0800244c <NCO_LUT_Init>:

void NCO_LUT_Init(NCO_LUT_t *nco, float fs, float f0, float phase_offset_rad)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b084      	sub	sp, #16
 8002450:	af00      	add	r7, sp, #0
 8002452:	60f8      	str	r0, [r7, #12]
 8002454:	ed87 0a02 	vstr	s0, [r7, #8]
 8002458:	edc7 0a01 	vstr	s1, [r7, #4]
 800245c:	ed87 1a00 	vstr	s2, [r7]
    nco->fs    = fs;
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	68ba      	ldr	r2, [r7, #8]
 8002464:	609a      	str	r2, [r3, #8]
    nco->phase = phase_from_offset(phase_offset_rad);
 8002466:	ed97 0a00 	vldr	s0, [r7]
 800246a:	f7ff ffab 	bl	80023c4 <phase_from_offset>
 800246e:	4602      	mov	r2, r0
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	601a      	str	r2, [r3, #0]
    NCO_LUT_SetFreq(nco, f0);
 8002474:	ed97 0a01 	vldr	s0, [r7, #4]
 8002478:	68f8      	ldr	r0, [r7, #12]
 800247a:	f000 f805 	bl	8002488 <NCO_LUT_SetFreq>
}
 800247e:	bf00      	nop
 8002480:	3710      	adds	r7, #16
 8002482:	46bd      	mov	sp, r7
 8002484:	bd80      	pop	{r7, pc}
	...

08002488 <NCO_LUT_SetFreq>:

void NCO_LUT_SetFreq(NCO_LUT_t *nco, float f0)
{
 8002488:	b5b0      	push	{r4, r5, r7, lr}
 800248a:	b084      	sub	sp, #16
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
 8002490:	ed87 0a00 	vstr	s0, [r7]
    if (f0 < 0.0f) f0 = -f0;
 8002494:	edd7 7a00 	vldr	s15, [r7]
 8002498:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800249c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024a0:	d505      	bpl.n	80024ae <NCO_LUT_SetFreq+0x26>
 80024a2:	edd7 7a00 	vldr	s15, [r7]
 80024a6:	eef1 7a67 	vneg.f32	s15, s15
 80024aa:	edc7 7a00 	vstr	s15, [r7]
    if (nco->fs <= 0.0f) return;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	edd3 7a02 	vldr	s15, [r3, #8]
 80024b4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80024b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024bc:	d924      	bls.n	8002508 <NCO_LUT_SetFreq+0x80>

    double step = ((double)f0 / (double)nco->fs) * (double)NCO_PHASE_MAX;
 80024be:	6838      	ldr	r0, [r7, #0]
 80024c0:	f7fe f862 	bl	8000588 <__aeabi_f2d>
 80024c4:	4604      	mov	r4, r0
 80024c6:	460d      	mov	r5, r1
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	689b      	ldr	r3, [r3, #8]
 80024cc:	4618      	mov	r0, r3
 80024ce:	f7fe f85b 	bl	8000588 <__aeabi_f2d>
 80024d2:	4602      	mov	r2, r0
 80024d4:	460b      	mov	r3, r1
 80024d6:	4620      	mov	r0, r4
 80024d8:	4629      	mov	r1, r5
 80024da:	f7fe f9d7 	bl	800088c <__aeabi_ddiv>
 80024de:	4602      	mov	r2, r0
 80024e0:	460b      	mov	r3, r1
 80024e2:	4610      	mov	r0, r2
 80024e4:	4619      	mov	r1, r3
 80024e6:	f04f 0200 	mov.w	r2, #0
 80024ea:	4b09      	ldr	r3, [pc, #36]	@ (8002510 <NCO_LUT_SetFreq+0x88>)
 80024ec:	f7fe f8a4 	bl	8000638 <__aeabi_dmul>
 80024f0:	4602      	mov	r2, r0
 80024f2:	460b      	mov	r3, r1
 80024f4:	e9c7 2302 	strd	r2, r3, [r7, #8]
    nco->phase_step = (uint32_t)step;
 80024f8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80024fc:	f7fe fb74 	bl	8000be8 <__aeabi_d2uiz>
 8002500:	4602      	mov	r2, r0
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	605a      	str	r2, [r3, #4]
 8002506:	e000      	b.n	800250a <NCO_LUT_SetFreq+0x82>
    if (nco->fs <= 0.0f) return;
 8002508:	bf00      	nop
}
 800250a:	3710      	adds	r7, #16
 800250c:	46bd      	mov	sp, r7
 800250e:	bdb0      	pop	{r4, r5, r7, pc}
 8002510:	41f00000 	.word	0x41f00000

08002514 <NCO_LUT_Step>:
{
 8002514:	b480      	push	{r7}
 8002516:	b087      	sub	sp, #28
 8002518:	af00      	add	r7, sp, #0
 800251a:	60f8      	str	r0, [r7, #12]
 800251c:	60b9      	str	r1, [r7, #8]
 800251e:	607a      	str	r2, [r7, #4]
    uint32_t idx     = nco->phase >> NCO_INDEX_SHIFT;
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	0e1b      	lsrs	r3, r3, #24
 8002526:	617b      	str	r3, [r7, #20]
    uint32_t idx_cos = (idx + (NCO_LUT_SIZE / 4)) & (NCO_LUT_SIZE - 1); // +90
 8002528:	697b      	ldr	r3, [r7, #20]
 800252a:	3340      	adds	r3, #64	@ 0x40
 800252c:	b2db      	uxtb	r3, r3
 800252e:	613b      	str	r3, [r7, #16]
    *s = nco_sin_lut[idx];
 8002530:	4a0d      	ldr	r2, [pc, #52]	@ (8002568 <NCO_LUT_Step+0x54>)
 8002532:	697b      	ldr	r3, [r7, #20]
 8002534:	009b      	lsls	r3, r3, #2
 8002536:	4413      	add	r3, r2
 8002538:	681a      	ldr	r2, [r3, #0]
 800253a:	68bb      	ldr	r3, [r7, #8]
 800253c:	601a      	str	r2, [r3, #0]
    *c = nco_sin_lut[idx_cos];
 800253e:	4a0a      	ldr	r2, [pc, #40]	@ (8002568 <NCO_LUT_Step+0x54>)
 8002540:	693b      	ldr	r3, [r7, #16]
 8002542:	009b      	lsls	r3, r3, #2
 8002544:	4413      	add	r3, r2
 8002546:	681a      	ldr	r2, [r3, #0]
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	601a      	str	r2, [r3, #0]
    nco->phase += nco->phase_step;
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	681a      	ldr	r2, [r3, #0]
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	685b      	ldr	r3, [r3, #4]
 8002554:	441a      	add	r2, r3
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	601a      	str	r2, [r3, #0]
}
 800255a:	bf00      	nop
 800255c:	371c      	adds	r7, #28
 800255e:	46bd      	mov	sp, r7
 8002560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002564:	4770      	bx	lr
 8002566:	bf00      	nop
 8002568:	20002378 	.word	0x20002378

0800256c <nco_sample_to_dac>:
//static float DAC_offset = 205.0f;
static NCO_LUT_t g_nco_dac;

/*  NCO  12bit DAC [0..4095] */
static uint16_t nco_sample_to_dac(float s)
{
 800256c:	b480      	push	{r7}
 800256e:	b085      	sub	sp, #20
 8002570:	af00      	add	r7, sp, #0
 8002572:	ed87 0a01 	vstr	s0, [r7, #4]
    float v = s;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	60fb      	str	r3, [r7, #12]
    if (v > 1.0f)  v = 1.0f;
 800257a:	edd7 7a03 	vldr	s15, [r7, #12]
 800257e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002582:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002586:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800258a:	dd02      	ble.n	8002592 <nco_sample_to_dac+0x26>
 800258c:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8002590:	60fb      	str	r3, [r7, #12]
    if (v < -1.0f) v = -1.0f;
 8002592:	edd7 7a03 	vldr	s15, [r7, #12]
 8002596:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800259a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800259e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025a2:	d501      	bpl.n	80025a8 <nco_sample_to_dac+0x3c>
 80025a4:	4b1c      	ldr	r3, [pc, #112]	@ (8002618 <nco_sample_to_dac+0xac>)
 80025a6:	60fb      	str	r3, [r7, #12]
    /*  2048 2047 */
    float dac_f = 200.0f + DAC_Vp * 1.1f + v * DAC_Vp;
 80025a8:	4b1c      	ldr	r3, [pc, #112]	@ (800261c <nco_sample_to_dac+0xb0>)
 80025aa:	edd3 7a00 	vldr	s15, [r3]
 80025ae:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 8002620 <nco_sample_to_dac+0xb4>
 80025b2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80025b6:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8002624 <nco_sample_to_dac+0xb8>
 80025ba:	ee37 7a87 	vadd.f32	s14, s15, s14
 80025be:	4b17      	ldr	r3, [pc, #92]	@ (800261c <nco_sample_to_dac+0xb0>)
 80025c0:	edd3 6a00 	vldr	s13, [r3]
 80025c4:	edd7 7a03 	vldr	s15, [r7, #12]
 80025c8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80025cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80025d0:	edc7 7a02 	vstr	s15, [r7, #8]
    if (dac_f < 0.0f) dac_f = 0.0f;
 80025d4:	edd7 7a02 	vldr	s15, [r7, #8]
 80025d8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80025dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025e0:	d502      	bpl.n	80025e8 <nco_sample_to_dac+0x7c>
 80025e2:	f04f 0300 	mov.w	r3, #0
 80025e6:	60bb      	str	r3, [r7, #8]
    if (dac_f > 4095.0f) dac_f = 4095.0f;
 80025e8:	edd7 7a02 	vldr	s15, [r7, #8]
 80025ec:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8002628 <nco_sample_to_dac+0xbc>
 80025f0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025f8:	dd01      	ble.n	80025fe <nco_sample_to_dac+0x92>
 80025fa:	4b0c      	ldr	r3, [pc, #48]	@ (800262c <nco_sample_to_dac+0xc0>)
 80025fc:	60bb      	str	r3, [r7, #8]
    return (uint16_t)dac_f;
 80025fe:	edd7 7a02 	vldr	s15, [r7, #8]
 8002602:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002606:	ee17 3a90 	vmov	r3, s15
 800260a:	b29b      	uxth	r3, r3
}
 800260c:	4618      	mov	r0, r3
 800260e:	3714      	adds	r7, #20
 8002610:	46bd      	mov	sp, r7
 8002612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002616:	4770      	bx	lr
 8002618:	bf800000 	.word	0xbf800000
 800261c:	20000008 	.word	0x20000008
 8002620:	3f8ccccd 	.word	0x3f8ccccd
 8002624:	43480000 	.word	0x43480000
 8002628:	457ff000 	.word	0x457ff000
 800262c:	457ff000 	.word	0x457ff000

08002630 <RefOutput_FillHalfBuffer>:

static void RefOutput_FillHalfBuffer(uint32_t offset, uint32_t len)
{
 8002630:	b590      	push	{r4, r7, lr}
 8002632:	b087      	sub	sp, #28
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
 8002638:	6039      	str	r1, [r7, #0]
    for (uint32_t i = 0; i < len; i++) {
 800263a:	2300      	movs	r3, #0
 800263c:	617b      	str	r3, [r7, #20]
 800263e:	e018      	b.n	8002672 <RefOutput_FillHalfBuffer+0x42>
        float s, c;
        NCO_LUT_Step(&g_nco_dac, &s, &c);
 8002640:	f107 020c 	add.w	r2, r7, #12
 8002644:	f107 0310 	add.w	r3, r7, #16
 8002648:	4619      	mov	r1, r3
 800264a:	480e      	ldr	r0, [pc, #56]	@ (8002684 <RefOutput_FillHalfBuffer+0x54>)
 800264c:	f7ff ff62 	bl	8002514 <NCO_LUT_Step>
        g_dac_buf[offset + i] = nco_sample_to_dac(c);
 8002650:	edd7 7a03 	vldr	s15, [r7, #12]
 8002654:	687a      	ldr	r2, [r7, #4]
 8002656:	697b      	ldr	r3, [r7, #20]
 8002658:	18d4      	adds	r4, r2, r3
 800265a:	eeb0 0a67 	vmov.f32	s0, s15
 800265e:	f7ff ff85 	bl	800256c <nco_sample_to_dac>
 8002662:	4603      	mov	r3, r0
 8002664:	461a      	mov	r2, r3
 8002666:	4b08      	ldr	r3, [pc, #32]	@ (8002688 <RefOutput_FillHalfBuffer+0x58>)
 8002668:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
    for (uint32_t i = 0; i < len; i++) {
 800266c:	697b      	ldr	r3, [r7, #20]
 800266e:	3301      	adds	r3, #1
 8002670:	617b      	str	r3, [r7, #20]
 8002672:	697a      	ldr	r2, [r7, #20]
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	429a      	cmp	r2, r3
 8002678:	d3e2      	bcc.n	8002640 <RefOutput_FillHalfBuffer+0x10>
    }
}
 800267a:	bf00      	nop
 800267c:	bf00      	nop
 800267e:	371c      	adds	r7, #28
 8002680:	46bd      	mov	sp, r7
 8002682:	bd90      	pop	{r4, r7, pc}
 8002684:	20002f7c 	.word	0x20002f7c
 8002688:	20002778 	.word	0x20002778

0800268c <RefOutput_Init>:

void RefOutput_Init(float f_ref)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	b082      	sub	sp, #8
 8002690:	af00      	add	r7, sp, #0
 8002692:	ed87 0a01 	vstr	s0, [r7, #4]
    /* NCO:  ADC  0 */
    NCO_LUT_Init(&g_nco_dac, FS_ADC, f_ref, 0.0f);
 8002696:	ed9f 1a09 	vldr	s2, [pc, #36]	@ 80026bc <RefOutput_Init+0x30>
 800269a:	edd7 0a01 	vldr	s1, [r7, #4]
 800269e:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 80026c0 <RefOutput_Init+0x34>
 80026a2:	4808      	ldr	r0, [pc, #32]	@ (80026c4 <RefOutput_Init+0x38>)
 80026a4:	f7ff fed2 	bl	800244c <NCO_LUT_Init>

    /*  DAC buffer */
    RefOutput_FillHalfBuffer(0, DAC_BUF_SIZE);
 80026a8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80026ac:	2000      	movs	r0, #0
 80026ae:	f7ff ffbf 	bl	8002630 <RefOutput_FillHalfBuffer>

    /*  DAC:  CubeMX  hdac  & DMA */
    // HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_1, (uint32_t*)g_dac_buf,
    //                   DAC_BUF_SIZE, DAC_ALIGN_12B_R);
    // TIM2  RefOutput_Start  main 
}
 80026b2:	bf00      	nop
 80026b4:	3708      	adds	r7, #8
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bd80      	pop	{r7, pc}
 80026ba:	bf00      	nop
 80026bc:	00000000 	.word	0x00000000
 80026c0:	48c35000 	.word	0x48c35000
 80026c4:	20002f7c 	.word	0x20002f7c

080026c8 <RefOutput_Start>:

void RefOutput_Start(void)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b082      	sub	sp, #8
 80026cc:	af02      	add	r7, sp, #8
    HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_1, (uint32_t*)g_dac_buf,
 80026ce:	2300      	movs	r3, #0
 80026d0:	9300      	str	r3, [sp, #0]
 80026d2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80026d6:	4a05      	ldr	r2, [pc, #20]	@ (80026ec <RefOutput_Start+0x24>)
 80026d8:	2100      	movs	r1, #0
 80026da:	4805      	ldr	r0, [pc, #20]	@ (80026f0 <RefOutput_Start+0x28>)
 80026dc:	f001 f8fe 	bl	80038dc <HAL_DAC_Start_DMA>
                      DAC_BUF_SIZE, DAC_ALIGN_12B_R);
    HAL_TIM_Base_Start(&htim2);  // TIM2  DAC & ADC
 80026e0:	4804      	ldr	r0, [pc, #16]	@ (80026f4 <RefOutput_Start+0x2c>)
 80026e2:	f002 fe2f 	bl	8005344 <HAL_TIM_Base_Start>
}
 80026e6:	bf00      	nop
 80026e8:	46bd      	mov	sp, r7
 80026ea:	bd80      	pop	{r7, pc}
 80026ec:	20002778 	.word	0x20002778
 80026f0:	200022cc 	.word	0x200022cc
 80026f4:	20002f8c 	.word	0x20002f8c

080026f8 <HAL_DAC_ConvHalfCpltCallbackCh1>:

/* DAC DMA  */
void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef* hdac)
{
 80026f8:	b480      	push	{r7}
 80026fa:	b083      	sub	sp, #12
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
    g_dac_ht_flag = 1;
 8002700:	4b04      	ldr	r3, [pc, #16]	@ (8002714 <HAL_DAC_ConvHalfCpltCallbackCh1+0x1c>)
 8002702:	2201      	movs	r2, #1
 8002704:	701a      	strb	r2, [r3, #0]
}
 8002706:	bf00      	nop
 8002708:	370c      	adds	r7, #12
 800270a:	46bd      	mov	sp, r7
 800270c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002710:	4770      	bx	lr
 8002712:	bf00      	nop
 8002714:	20002f78 	.word	0x20002f78

08002718 <HAL_DAC_ConvCpltCallbackCh1>:

void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef* hdac)
{
 8002718:	b480      	push	{r7}
 800271a:	b083      	sub	sp, #12
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
    g_dac_tc_flag = 1;
 8002720:	4b04      	ldr	r3, [pc, #16]	@ (8002734 <HAL_DAC_ConvCpltCallbackCh1+0x1c>)
 8002722:	2201      	movs	r2, #1
 8002724:	701a      	strb	r2, [r3, #0]
}
 8002726:	bf00      	nop
 8002728:	370c      	adds	r7, #12
 800272a:	46bd      	mov	sp, r7
 800272c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002730:	4770      	bx	lr
 8002732:	bf00      	nop
 8002734:	20002f79 	.word	0x20002f79

08002738 <RefOutput_Service>:

/*  flag refill  */
void RefOutput_Service(void)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	af00      	add	r7, sp, #0
    if (g_dac_ht_flag) {
 800273c:	4b0e      	ldr	r3, [pc, #56]	@ (8002778 <RefOutput_Service+0x40>)
 800273e:	781b      	ldrb	r3, [r3, #0]
 8002740:	b2db      	uxtb	r3, r3
 8002742:	2b00      	cmp	r3, #0
 8002744:	d007      	beq.n	8002756 <RefOutput_Service+0x1e>
        g_dac_ht_flag = 0;
 8002746:	4b0c      	ldr	r3, [pc, #48]	@ (8002778 <RefOutput_Service+0x40>)
 8002748:	2200      	movs	r2, #0
 800274a:	701a      	strb	r2, [r3, #0]
        RefOutput_FillHalfBuffer(0, DAC_BUF_SIZE / 2);
 800274c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002750:	2000      	movs	r0, #0
 8002752:	f7ff ff6d 	bl	8002630 <RefOutput_FillHalfBuffer>
    }
    if (g_dac_tc_flag) {
 8002756:	4b09      	ldr	r3, [pc, #36]	@ (800277c <RefOutput_Service+0x44>)
 8002758:	781b      	ldrb	r3, [r3, #0]
 800275a:	b2db      	uxtb	r3, r3
 800275c:	2b00      	cmp	r3, #0
 800275e:	d008      	beq.n	8002772 <RefOutput_Service+0x3a>
        g_dac_tc_flag = 0;
 8002760:	4b06      	ldr	r3, [pc, #24]	@ (800277c <RefOutput_Service+0x44>)
 8002762:	2200      	movs	r2, #0
 8002764:	701a      	strb	r2, [r3, #0]
        RefOutput_FillHalfBuffer(DAC_BUF_SIZE / 2, DAC_BUF_SIZE / 2);
 8002766:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800276a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800276e:	f7ff ff5f 	bl	8002630 <RefOutput_FillHalfBuffer>
    }
}
 8002772:	bf00      	nop
 8002774:	bd80      	pop	{r7, pc}
 8002776:	bf00      	nop
 8002778:	20002f78 	.word	0x20002f78
 800277c:	20002f79 	.word	0x20002f79

08002780 <Serial_Print>:
#include <string.h>
#include <stdlib.h>
#include <stdio.h>

void Serial_Print(const char *s)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b082      	sub	sp, #8
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)s, (uint16_t)strlen(s), HAL_MAX_DELAY);
 8002788:	6878      	ldr	r0, [r7, #4]
 800278a:	f7fd fd91 	bl	80002b0 <strlen>
 800278e:	4603      	mov	r3, r0
 8002790:	b29a      	uxth	r2, r3
 8002792:	f04f 33ff 	mov.w	r3, #4294967295
 8002796:	6879      	ldr	r1, [r7, #4]
 8002798:	4803      	ldr	r0, [pc, #12]	@ (80027a8 <Serial_Print+0x28>)
 800279a:	f003 f90f 	bl	80059bc <HAL_UART_Transmit>
}
 800279e:	bf00      	nop
 80027a0:	3708      	adds	r7, #8
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bd80      	pop	{r7, pc}
 80027a6:	bf00      	nop
 80027a8:	20002fd4 	.word	0x20002fd4

080027ac <Serial_Printf>:

void Serial_Printf(const char *fmt, ...)
{
 80027ac:	b40f      	push	{r0, r1, r2, r3}
 80027ae:	b580      	push	{r7, lr}
 80027b0:	b0a2      	sub	sp, #136	@ 0x88
 80027b2:	af00      	add	r7, sp, #0
    char buf[128];
    va_list ap;
    va_start(ap, fmt);
 80027b4:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80027b8:	607b      	str	r3, [r7, #4]
    vsnprintf(buf, sizeof(buf), fmt, ap);
 80027ba:	f107 0008 	add.w	r0, r7, #8
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 80027c4:	2180      	movs	r1, #128	@ 0x80
 80027c6:	f005 f8e7 	bl	8007998 <vsniprintf>
    va_end(ap);
    Serial_Print(buf);
 80027ca:	f107 0308 	add.w	r3, r7, #8
 80027ce:	4618      	mov	r0, r3
 80027d0:	f7ff ffd6 	bl	8002780 <Serial_Print>
}
 80027d4:	bf00      	nop
 80027d6:	3788      	adds	r7, #136	@ 0x88
 80027d8:	46bd      	mov	sp, r7
 80027da:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80027de:	b004      	add	sp, #16
 80027e0:	4770      	bx	lr
	...

080027e4 <Serial_ReadLine>:

int Serial_ReadLine(char *buf, uint32_t maxlen)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	b084      	sub	sp, #16
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
 80027ec:	6039      	str	r1, [r7, #0]
    uint32_t idx = 0;
 80027ee:	2300      	movs	r3, #0
 80027f0:	60fb      	str	r3, [r7, #12]
    while (1) {
        uint8_t ch;
        if (HAL_UART_Receive(&huart2, &ch, 1, HAL_MAX_DELAY) != HAL_OK) {
 80027f2:	f107 010b 	add.w	r1, r7, #11
 80027f6:	f04f 33ff 	mov.w	r3, #4294967295
 80027fa:	2201      	movs	r2, #1
 80027fc:	4815      	ldr	r0, [pc, #84]	@ (8002854 <Serial_ReadLine+0x70>)
 80027fe:	f003 f968 	bl	8005ad2 <HAL_UART_Receive>
 8002802:	4603      	mov	r3, r0
 8002804:	2b00      	cmp	r3, #0
 8002806:	d002      	beq.n	800280e <Serial_ReadLine+0x2a>
            return -1;
 8002808:	f04f 33ff 	mov.w	r3, #4294967295
 800280c:	e01e      	b.n	800284c <Serial_ReadLine+0x68>
        }
        if (ch == '\r' || ch == '\n') {
 800280e:	7afb      	ldrb	r3, [r7, #11]
 8002810:	2b0d      	cmp	r3, #13
 8002812:	d002      	beq.n	800281a <Serial_ReadLine+0x36>
 8002814:	7afb      	ldrb	r3, [r7, #11]
 8002816:	2b0a      	cmp	r3, #10
 8002818:	d109      	bne.n	800282e <Serial_ReadLine+0x4a>
            if (idx == 0) {
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	2b00      	cmp	r3, #0
 800281e:	d013      	beq.n	8002848 <Serial_ReadLine+0x64>
        }
        if (idx < maxlen - 1) {
            buf[idx++] = (char)ch;
        }
    }
    buf[idx] = '\0';
 8002820:	687a      	ldr	r2, [r7, #4]
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	4413      	add	r3, r2
 8002826:	2200      	movs	r2, #0
 8002828:	701a      	strb	r2, [r3, #0]
    return (int)idx;
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	e00e      	b.n	800284c <Serial_ReadLine+0x68>
        if (idx < maxlen - 1) {
 800282e:	683b      	ldr	r3, [r7, #0]
 8002830:	3b01      	subs	r3, #1
 8002832:	68fa      	ldr	r2, [r7, #12]
 8002834:	429a      	cmp	r2, r3
 8002836:	d2dc      	bcs.n	80027f2 <Serial_ReadLine+0xe>
            buf[idx++] = (char)ch;
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	1c5a      	adds	r2, r3, #1
 800283c:	60fa      	str	r2, [r7, #12]
 800283e:	687a      	ldr	r2, [r7, #4]
 8002840:	4413      	add	r3, r2
 8002842:	7afa      	ldrb	r2, [r7, #11]
 8002844:	701a      	strb	r2, [r3, #0]
 8002846:	e7d4      	b.n	80027f2 <Serial_ReadLine+0xe>
                continue;
 8002848:	bf00      	nop
    while (1) {
 800284a:	e7d2      	b.n	80027f2 <Serial_ReadLine+0xe>
}
 800284c:	4618      	mov	r0, r3
 800284e:	3710      	adds	r7, #16
 8002850:	46bd      	mov	sp, r7
 8002852:	bd80      	pop	{r7, pc}
 8002854:	20002fd4 	.word	0x20002fd4

08002858 <Serial_ReadFloat>:

int Serial_ReadFloat(const char *prompt, float *out_val)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	b08c      	sub	sp, #48	@ 0x30
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
 8002860:	6039      	str	r1, [r7, #0]
    char buf[32];
    Serial_Print(prompt);
 8002862:	6878      	ldr	r0, [r7, #4]
 8002864:	f7ff ff8c 	bl	8002780 <Serial_Print>
    Serial_Print("\r\n> ");
 8002868:	4811      	ldr	r0, [pc, #68]	@ (80028b0 <Serial_ReadFloat+0x58>)
 800286a:	f7ff ff89 	bl	8002780 <Serial_Print>
    int n = Serial_ReadLine(buf, sizeof(buf));
 800286e:	f107 030c 	add.w	r3, r7, #12
 8002872:	2120      	movs	r1, #32
 8002874:	4618      	mov	r0, r3
 8002876:	f7ff ffb5 	bl	80027e4 <Serial_ReadLine>
 800287a:	62f8      	str	r0, [r7, #44]	@ 0x2c
    if (n <= 0) return -1;
 800287c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800287e:	2b00      	cmp	r3, #0
 8002880:	dc02      	bgt.n	8002888 <Serial_ReadFloat+0x30>
 8002882:	f04f 33ff 	mov.w	r3, #4294967295
 8002886:	e00e      	b.n	80028a6 <Serial_ReadFloat+0x4e>
    *out_val = (float)atof(buf);
 8002888:	f107 030c 	add.w	r3, r7, #12
 800288c:	4618      	mov	r0, r3
 800288e:	f003 fce7 	bl	8006260 <atof>
 8002892:	ec53 2b10 	vmov	r2, r3, d0
 8002896:	4610      	mov	r0, r2
 8002898:	4619      	mov	r1, r3
 800289a:	f7fe f9c5 	bl	8000c28 <__aeabi_d2f>
 800289e:	4602      	mov	r2, r0
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	601a      	str	r2, [r3, #0]
    return 0;
 80028a4:	2300      	movs	r3, #0
}
 80028a6:	4618      	mov	r0, r3
 80028a8:	3730      	adds	r7, #48	@ 0x30
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bd80      	pop	{r7, pc}
 80028ae:	bf00      	nop
 80028b0:	0800b2dc 	.word	0x0800b2dc

080028b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b082      	sub	sp, #8
 80028b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028ba:	2300      	movs	r3, #0
 80028bc:	607b      	str	r3, [r7, #4]
 80028be:	4b10      	ldr	r3, [pc, #64]	@ (8002900 <HAL_MspInit+0x4c>)
 80028c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028c2:	4a0f      	ldr	r2, [pc, #60]	@ (8002900 <HAL_MspInit+0x4c>)
 80028c4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80028c8:	6453      	str	r3, [r2, #68]	@ 0x44
 80028ca:	4b0d      	ldr	r3, [pc, #52]	@ (8002900 <HAL_MspInit+0x4c>)
 80028cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80028d2:	607b      	str	r3, [r7, #4]
 80028d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80028d6:	2300      	movs	r3, #0
 80028d8:	603b      	str	r3, [r7, #0]
 80028da:	4b09      	ldr	r3, [pc, #36]	@ (8002900 <HAL_MspInit+0x4c>)
 80028dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028de:	4a08      	ldr	r2, [pc, #32]	@ (8002900 <HAL_MspInit+0x4c>)
 80028e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80028e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80028e6:	4b06      	ldr	r3, [pc, #24]	@ (8002900 <HAL_MspInit+0x4c>)
 80028e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028ee:	603b      	str	r3, [r7, #0]
 80028f0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80028f2:	2007      	movs	r0, #7
 80028f4:	f000 ff8e 	bl	8003814 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80028f8:	bf00      	nop
 80028fa:	3708      	adds	r7, #8
 80028fc:	46bd      	mov	sp, r7
 80028fe:	bd80      	pop	{r7, pc}
 8002900:	40023800 	.word	0x40023800

08002904 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002904:	b480      	push	{r7}
 8002906:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002908:	bf00      	nop
 800290a:	e7fd      	b.n	8002908 <NMI_Handler+0x4>

0800290c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800290c:	b480      	push	{r7}
 800290e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002910:	bf00      	nop
 8002912:	e7fd      	b.n	8002910 <HardFault_Handler+0x4>

08002914 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002914:	b480      	push	{r7}
 8002916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002918:	bf00      	nop
 800291a:	e7fd      	b.n	8002918 <MemManage_Handler+0x4>

0800291c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800291c:	b480      	push	{r7}
 800291e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002920:	bf00      	nop
 8002922:	e7fd      	b.n	8002920 <BusFault_Handler+0x4>

08002924 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002924:	b480      	push	{r7}
 8002926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002928:	bf00      	nop
 800292a:	e7fd      	b.n	8002928 <UsageFault_Handler+0x4>

0800292c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800292c:	b480      	push	{r7}
 800292e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002930:	bf00      	nop
 8002932:	46bd      	mov	sp, r7
 8002934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002938:	4770      	bx	lr

0800293a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800293a:	b480      	push	{r7}
 800293c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800293e:	bf00      	nop
 8002940:	46bd      	mov	sp, r7
 8002942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002946:	4770      	bx	lr

08002948 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002948:	b480      	push	{r7}
 800294a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800294c:	bf00      	nop
 800294e:	46bd      	mov	sp, r7
 8002950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002954:	4770      	bx	lr

08002956 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002956:	b580      	push	{r7, lr}
 8002958:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800295a:	f000 fa59 	bl	8002e10 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800295e:	bf00      	nop
 8002960:	bd80      	pop	{r7, pc}
	...

08002964 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1);
 8002968:	4802      	ldr	r0, [pc, #8]	@ (8002974 <DMA1_Stream5_IRQHandler+0x10>)
 800296a:	f001 fa6b 	bl	8003e44 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800296e:	bf00      	nop
 8002970:	bd80      	pop	{r7, pc}
 8002972:	bf00      	nop
 8002974:	200022e0 	.word	0x200022e0

08002978 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GAIN_Pin);
 800297c:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8002980:	f001 fe90 	bl	80046a4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BW_PLUS_Pin);
 8002984:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8002988:	f001 fe8c 	bl	80046a4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BW_MINUS_Pin);
 800298c:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8002990:	f001 fe88 	bl	80046a4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002994:	bf00      	nop
 8002996:	bd80      	pop	{r7, pc}

08002998 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800299c:	4802      	ldr	r0, [pc, #8]	@ (80029a8 <DMA2_Stream0_IRQHandler+0x10>)
 800299e:	f001 fa51 	bl	8003e44 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80029a2:	bf00      	nop
 80029a4:	bd80      	pop	{r7, pc}
 80029a6:	bf00      	nop
 80029a8:	20000244 	.word	0x20000244

080029ac <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80029ac:	b480      	push	{r7}
 80029ae:	af00      	add	r7, sp, #0
  return 1;
 80029b0:	2301      	movs	r3, #1
}
 80029b2:	4618      	mov	r0, r3
 80029b4:	46bd      	mov	sp, r7
 80029b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ba:	4770      	bx	lr

080029bc <_kill>:

int _kill(int pid, int sig)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	b082      	sub	sp, #8
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
 80029c4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80029c6:	f005 f859 	bl	8007a7c <__errno>
 80029ca:	4603      	mov	r3, r0
 80029cc:	2216      	movs	r2, #22
 80029ce:	601a      	str	r2, [r3, #0]
  return -1;
 80029d0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80029d4:	4618      	mov	r0, r3
 80029d6:	3708      	adds	r7, #8
 80029d8:	46bd      	mov	sp, r7
 80029da:	bd80      	pop	{r7, pc}

080029dc <_exit>:

void _exit (int status)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b082      	sub	sp, #8
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80029e4:	f04f 31ff 	mov.w	r1, #4294967295
 80029e8:	6878      	ldr	r0, [r7, #4]
 80029ea:	f7ff ffe7 	bl	80029bc <_kill>
  while (1) {}    /* Make sure we hang here */
 80029ee:	bf00      	nop
 80029f0:	e7fd      	b.n	80029ee <_exit+0x12>

080029f2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80029f2:	b580      	push	{r7, lr}
 80029f4:	b086      	sub	sp, #24
 80029f6:	af00      	add	r7, sp, #0
 80029f8:	60f8      	str	r0, [r7, #12]
 80029fa:	60b9      	str	r1, [r7, #8]
 80029fc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80029fe:	2300      	movs	r3, #0
 8002a00:	617b      	str	r3, [r7, #20]
 8002a02:	e00a      	b.n	8002a1a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002a04:	f3af 8000 	nop.w
 8002a08:	4601      	mov	r1, r0
 8002a0a:	68bb      	ldr	r3, [r7, #8]
 8002a0c:	1c5a      	adds	r2, r3, #1
 8002a0e:	60ba      	str	r2, [r7, #8]
 8002a10:	b2ca      	uxtb	r2, r1
 8002a12:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a14:	697b      	ldr	r3, [r7, #20]
 8002a16:	3301      	adds	r3, #1
 8002a18:	617b      	str	r3, [r7, #20]
 8002a1a:	697a      	ldr	r2, [r7, #20]
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	429a      	cmp	r2, r3
 8002a20:	dbf0      	blt.n	8002a04 <_read+0x12>
  }

  return len;
 8002a22:	687b      	ldr	r3, [r7, #4]
}
 8002a24:	4618      	mov	r0, r3
 8002a26:	3718      	adds	r7, #24
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	bd80      	pop	{r7, pc}

08002a2c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b086      	sub	sp, #24
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	60f8      	str	r0, [r7, #12]
 8002a34:	60b9      	str	r1, [r7, #8]
 8002a36:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a38:	2300      	movs	r3, #0
 8002a3a:	617b      	str	r3, [r7, #20]
 8002a3c:	e009      	b.n	8002a52 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002a3e:	68bb      	ldr	r3, [r7, #8]
 8002a40:	1c5a      	adds	r2, r3, #1
 8002a42:	60ba      	str	r2, [r7, #8]
 8002a44:	781b      	ldrb	r3, [r3, #0]
 8002a46:	4618      	mov	r0, r3
 8002a48:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a4c:	697b      	ldr	r3, [r7, #20]
 8002a4e:	3301      	adds	r3, #1
 8002a50:	617b      	str	r3, [r7, #20]
 8002a52:	697a      	ldr	r2, [r7, #20]
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	429a      	cmp	r2, r3
 8002a58:	dbf1      	blt.n	8002a3e <_write+0x12>
  }
  return len;
 8002a5a:	687b      	ldr	r3, [r7, #4]
}
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	3718      	adds	r7, #24
 8002a60:	46bd      	mov	sp, r7
 8002a62:	bd80      	pop	{r7, pc}

08002a64 <_close>:

int _close(int file)
{
 8002a64:	b480      	push	{r7}
 8002a66:	b083      	sub	sp, #12
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002a6c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002a70:	4618      	mov	r0, r3
 8002a72:	370c      	adds	r7, #12
 8002a74:	46bd      	mov	sp, r7
 8002a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7a:	4770      	bx	lr

08002a7c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002a7c:	b480      	push	{r7}
 8002a7e:	b083      	sub	sp, #12
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
 8002a84:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002a8c:	605a      	str	r2, [r3, #4]
  return 0;
 8002a8e:	2300      	movs	r3, #0
}
 8002a90:	4618      	mov	r0, r3
 8002a92:	370c      	adds	r7, #12
 8002a94:	46bd      	mov	sp, r7
 8002a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9a:	4770      	bx	lr

08002a9c <_isatty>:

int _isatty(int file)
{
 8002a9c:	b480      	push	{r7}
 8002a9e:	b083      	sub	sp, #12
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002aa4:	2301      	movs	r3, #1
}
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	370c      	adds	r7, #12
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab0:	4770      	bx	lr

08002ab2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002ab2:	b480      	push	{r7}
 8002ab4:	b085      	sub	sp, #20
 8002ab6:	af00      	add	r7, sp, #0
 8002ab8:	60f8      	str	r0, [r7, #12]
 8002aba:	60b9      	str	r1, [r7, #8]
 8002abc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002abe:	2300      	movs	r3, #0
}
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	3714      	adds	r7, #20
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aca:	4770      	bx	lr

08002acc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b086      	sub	sp, #24
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002ad4:	4a14      	ldr	r2, [pc, #80]	@ (8002b28 <_sbrk+0x5c>)
 8002ad6:	4b15      	ldr	r3, [pc, #84]	@ (8002b2c <_sbrk+0x60>)
 8002ad8:	1ad3      	subs	r3, r2, r3
 8002ada:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002adc:	697b      	ldr	r3, [r7, #20]
 8002ade:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002ae0:	4b13      	ldr	r3, [pc, #76]	@ (8002b30 <_sbrk+0x64>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d102      	bne.n	8002aee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002ae8:	4b11      	ldr	r3, [pc, #68]	@ (8002b30 <_sbrk+0x64>)
 8002aea:	4a12      	ldr	r2, [pc, #72]	@ (8002b34 <_sbrk+0x68>)
 8002aec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002aee:	4b10      	ldr	r3, [pc, #64]	@ (8002b30 <_sbrk+0x64>)
 8002af0:	681a      	ldr	r2, [r3, #0]
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	4413      	add	r3, r2
 8002af6:	693a      	ldr	r2, [r7, #16]
 8002af8:	429a      	cmp	r2, r3
 8002afa:	d207      	bcs.n	8002b0c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002afc:	f004 ffbe 	bl	8007a7c <__errno>
 8002b00:	4603      	mov	r3, r0
 8002b02:	220c      	movs	r2, #12
 8002b04:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002b06:	f04f 33ff 	mov.w	r3, #4294967295
 8002b0a:	e009      	b.n	8002b20 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002b0c:	4b08      	ldr	r3, [pc, #32]	@ (8002b30 <_sbrk+0x64>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002b12:	4b07      	ldr	r3, [pc, #28]	@ (8002b30 <_sbrk+0x64>)
 8002b14:	681a      	ldr	r2, [r3, #0]
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	4413      	add	r3, r2
 8002b1a:	4a05      	ldr	r2, [pc, #20]	@ (8002b30 <_sbrk+0x64>)
 8002b1c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002b1e:	68fb      	ldr	r3, [r7, #12]
}
 8002b20:	4618      	mov	r0, r3
 8002b22:	3718      	adds	r7, #24
 8002b24:	46bd      	mov	sp, r7
 8002b26:	bd80      	pop	{r7, pc}
 8002b28:	20020000 	.word	0x20020000
 8002b2c:	00000400 	.word	0x00000400
 8002b30:	20002f88 	.word	0x20002f88
 8002b34:	20003170 	.word	0x20003170

08002b38 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002b38:	b480      	push	{r7}
 8002b3a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002b3c:	4b06      	ldr	r3, [pc, #24]	@ (8002b58 <SystemInit+0x20>)
 8002b3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b42:	4a05      	ldr	r2, [pc, #20]	@ (8002b58 <SystemInit+0x20>)
 8002b44:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002b48:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002b4c:	bf00      	nop
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b54:	4770      	bx	lr
 8002b56:	bf00      	nop
 8002b58:	e000ed00 	.word	0xe000ed00

08002b5c <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b086      	sub	sp, #24
 8002b60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002b62:	f107 0308 	add.w	r3, r7, #8
 8002b66:	2200      	movs	r2, #0
 8002b68:	601a      	str	r2, [r3, #0]
 8002b6a:	605a      	str	r2, [r3, #4]
 8002b6c:	609a      	str	r2, [r3, #8]
 8002b6e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002b70:	463b      	mov	r3, r7
 8002b72:	2200      	movs	r2, #0
 8002b74:	601a      	str	r2, [r3, #0]
 8002b76:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002b78:	4b1d      	ldr	r3, [pc, #116]	@ (8002bf0 <MX_TIM2_Init+0x94>)
 8002b7a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002b7e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002b80:	4b1b      	ldr	r3, [pc, #108]	@ (8002bf0 <MX_TIM2_Init+0x94>)
 8002b82:	2200      	movs	r2, #0
 8002b84:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b86:	4b1a      	ldr	r3, [pc, #104]	@ (8002bf0 <MX_TIM2_Init+0x94>)
 8002b88:	2200      	movs	r2, #0
 8002b8a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 209;
 8002b8c:	4b18      	ldr	r3, [pc, #96]	@ (8002bf0 <MX_TIM2_Init+0x94>)
 8002b8e:	22d1      	movs	r2, #209	@ 0xd1
 8002b90:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b92:	4b17      	ldr	r3, [pc, #92]	@ (8002bf0 <MX_TIM2_Init+0x94>)
 8002b94:	2200      	movs	r2, #0
 8002b96:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b98:	4b15      	ldr	r3, [pc, #84]	@ (8002bf0 <MX_TIM2_Init+0x94>)
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002b9e:	4814      	ldr	r0, [pc, #80]	@ (8002bf0 <MX_TIM2_Init+0x94>)
 8002ba0:	f002 fb80 	bl	80052a4 <HAL_TIM_Base_Init>
 8002ba4:	4603      	mov	r3, r0
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d001      	beq.n	8002bae <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 8002baa:	f7ff fbd3 	bl	8002354 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002bae:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002bb2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002bb4:	f107 0308 	add.w	r3, r7, #8
 8002bb8:	4619      	mov	r1, r3
 8002bba:	480d      	ldr	r0, [pc, #52]	@ (8002bf0 <MX_TIM2_Init+0x94>)
 8002bbc:	f002 fc2a 	bl	8005414 <HAL_TIM_ConfigClockSource>
 8002bc0:	4603      	mov	r3, r0
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d001      	beq.n	8002bca <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 8002bc6:	f7ff fbc5 	bl	8002354 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002bca:	2320      	movs	r3, #32
 8002bcc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002bce:	2300      	movs	r3, #0
 8002bd0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002bd2:	463b      	mov	r3, r7
 8002bd4:	4619      	mov	r1, r3
 8002bd6:	4806      	ldr	r0, [pc, #24]	@ (8002bf0 <MX_TIM2_Init+0x94>)
 8002bd8:	f002 fe24 	bl	8005824 <HAL_TIMEx_MasterConfigSynchronization>
 8002bdc:	4603      	mov	r3, r0
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d001      	beq.n	8002be6 <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 8002be2:	f7ff fbb7 	bl	8002354 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002be6:	bf00      	nop
 8002be8:	3718      	adds	r7, #24
 8002bea:	46bd      	mov	sp, r7
 8002bec:	bd80      	pop	{r7, pc}
 8002bee:	bf00      	nop
 8002bf0:	20002f8c 	.word	0x20002f8c

08002bf4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002bf4:	b480      	push	{r7}
 8002bf6:	b085      	sub	sp, #20
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002c04:	d10d      	bne.n	8002c22 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002c06:	2300      	movs	r3, #0
 8002c08:	60fb      	str	r3, [r7, #12]
 8002c0a:	4b09      	ldr	r3, [pc, #36]	@ (8002c30 <HAL_TIM_Base_MspInit+0x3c>)
 8002c0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c0e:	4a08      	ldr	r2, [pc, #32]	@ (8002c30 <HAL_TIM_Base_MspInit+0x3c>)
 8002c10:	f043 0301 	orr.w	r3, r3, #1
 8002c14:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c16:	4b06      	ldr	r3, [pc, #24]	@ (8002c30 <HAL_TIM_Base_MspInit+0x3c>)
 8002c18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c1a:	f003 0301 	and.w	r3, r3, #1
 8002c1e:	60fb      	str	r3, [r7, #12]
 8002c20:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8002c22:	bf00      	nop
 8002c24:	3714      	adds	r7, #20
 8002c26:	46bd      	mov	sp, r7
 8002c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2c:	4770      	bx	lr
 8002c2e:	bf00      	nop
 8002c30:	40023800 	.word	0x40023800

08002c34 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002c38:	4b11      	ldr	r3, [pc, #68]	@ (8002c80 <MX_USART2_UART_Init+0x4c>)
 8002c3a:	4a12      	ldr	r2, [pc, #72]	@ (8002c84 <MX_USART2_UART_Init+0x50>)
 8002c3c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002c3e:	4b10      	ldr	r3, [pc, #64]	@ (8002c80 <MX_USART2_UART_Init+0x4c>)
 8002c40:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002c44:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002c46:	4b0e      	ldr	r3, [pc, #56]	@ (8002c80 <MX_USART2_UART_Init+0x4c>)
 8002c48:	2200      	movs	r2, #0
 8002c4a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002c4c:	4b0c      	ldr	r3, [pc, #48]	@ (8002c80 <MX_USART2_UART_Init+0x4c>)
 8002c4e:	2200      	movs	r2, #0
 8002c50:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002c52:	4b0b      	ldr	r3, [pc, #44]	@ (8002c80 <MX_USART2_UART_Init+0x4c>)
 8002c54:	2200      	movs	r2, #0
 8002c56:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002c58:	4b09      	ldr	r3, [pc, #36]	@ (8002c80 <MX_USART2_UART_Init+0x4c>)
 8002c5a:	220c      	movs	r2, #12
 8002c5c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c5e:	4b08      	ldr	r3, [pc, #32]	@ (8002c80 <MX_USART2_UART_Init+0x4c>)
 8002c60:	2200      	movs	r2, #0
 8002c62:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002c64:	4b06      	ldr	r3, [pc, #24]	@ (8002c80 <MX_USART2_UART_Init+0x4c>)
 8002c66:	2200      	movs	r2, #0
 8002c68:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002c6a:	4805      	ldr	r0, [pc, #20]	@ (8002c80 <MX_USART2_UART_Init+0x4c>)
 8002c6c:	f002 fe56 	bl	800591c <HAL_UART_Init>
 8002c70:	4603      	mov	r3, r0
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d001      	beq.n	8002c7a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002c76:	f7ff fb6d 	bl	8002354 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002c7a:	bf00      	nop
 8002c7c:	bd80      	pop	{r7, pc}
 8002c7e:	bf00      	nop
 8002c80:	20002fd4 	.word	0x20002fd4
 8002c84:	40004400 	.word	0x40004400

08002c88 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b08a      	sub	sp, #40	@ 0x28
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c90:	f107 0314 	add.w	r3, r7, #20
 8002c94:	2200      	movs	r2, #0
 8002c96:	601a      	str	r2, [r3, #0]
 8002c98:	605a      	str	r2, [r3, #4]
 8002c9a:	609a      	str	r2, [r3, #8]
 8002c9c:	60da      	str	r2, [r3, #12]
 8002c9e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	4a19      	ldr	r2, [pc, #100]	@ (8002d0c <HAL_UART_MspInit+0x84>)
 8002ca6:	4293      	cmp	r3, r2
 8002ca8:	d12b      	bne.n	8002d02 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002caa:	2300      	movs	r3, #0
 8002cac:	613b      	str	r3, [r7, #16]
 8002cae:	4b18      	ldr	r3, [pc, #96]	@ (8002d10 <HAL_UART_MspInit+0x88>)
 8002cb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cb2:	4a17      	ldr	r2, [pc, #92]	@ (8002d10 <HAL_UART_MspInit+0x88>)
 8002cb4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002cb8:	6413      	str	r3, [r2, #64]	@ 0x40
 8002cba:	4b15      	ldr	r3, [pc, #84]	@ (8002d10 <HAL_UART_MspInit+0x88>)
 8002cbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cc2:	613b      	str	r3, [r7, #16]
 8002cc4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	60fb      	str	r3, [r7, #12]
 8002cca:	4b11      	ldr	r3, [pc, #68]	@ (8002d10 <HAL_UART_MspInit+0x88>)
 8002ccc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cce:	4a10      	ldr	r2, [pc, #64]	@ (8002d10 <HAL_UART_MspInit+0x88>)
 8002cd0:	f043 0301 	orr.w	r3, r3, #1
 8002cd4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002cd6:	4b0e      	ldr	r3, [pc, #56]	@ (8002d10 <HAL_UART_MspInit+0x88>)
 8002cd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cda:	f003 0301 	and.w	r3, r3, #1
 8002cde:	60fb      	str	r3, [r7, #12]
 8002ce0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002ce2:	230c      	movs	r3, #12
 8002ce4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ce6:	2302      	movs	r3, #2
 8002ce8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cea:	2300      	movs	r3, #0
 8002cec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002cee:	2303      	movs	r3, #3
 8002cf0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002cf2:	2307      	movs	r3, #7
 8002cf4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cf6:	f107 0314 	add.w	r3, r7, #20
 8002cfa:	4619      	mov	r1, r3
 8002cfc:	4805      	ldr	r0, [pc, #20]	@ (8002d14 <HAL_UART_MspInit+0x8c>)
 8002cfe:	f001 fb0b 	bl	8004318 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002d02:	bf00      	nop
 8002d04:	3728      	adds	r7, #40	@ 0x28
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bd80      	pop	{r7, pc}
 8002d0a:	bf00      	nop
 8002d0c:	40004400 	.word	0x40004400
 8002d10:	40023800 	.word	0x40023800
 8002d14:	40020000 	.word	0x40020000

08002d18 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002d18:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002d50 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002d1c:	f7ff ff0c 	bl	8002b38 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002d20:	480c      	ldr	r0, [pc, #48]	@ (8002d54 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002d22:	490d      	ldr	r1, [pc, #52]	@ (8002d58 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002d24:	4a0d      	ldr	r2, [pc, #52]	@ (8002d5c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002d26:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002d28:	e002      	b.n	8002d30 <LoopCopyDataInit>

08002d2a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002d2a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002d2c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002d2e:	3304      	adds	r3, #4

08002d30 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002d30:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002d32:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002d34:	d3f9      	bcc.n	8002d2a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002d36:	4a0a      	ldr	r2, [pc, #40]	@ (8002d60 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002d38:	4c0a      	ldr	r4, [pc, #40]	@ (8002d64 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002d3a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002d3c:	e001      	b.n	8002d42 <LoopFillZerobss>

08002d3e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002d3e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002d40:	3204      	adds	r2, #4

08002d42 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002d42:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d44:	d3fb      	bcc.n	8002d3e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002d46:	f004 fe9f 	bl	8007a88 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002d4a:	f7ff fa73 	bl	8002234 <main>
  bx  lr    
 8002d4e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002d50:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002d54:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002d58:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8002d5c:	0800bb98 	.word	0x0800bb98
  ldr r2, =_sbss
 8002d60:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8002d64:	2000316c 	.word	0x2000316c

08002d68 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002d68:	e7fe      	b.n	8002d68 <ADC_IRQHandler>
	...

08002d6c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002d70:	4b0e      	ldr	r3, [pc, #56]	@ (8002dac <HAL_Init+0x40>)
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	4a0d      	ldr	r2, [pc, #52]	@ (8002dac <HAL_Init+0x40>)
 8002d76:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002d7a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002d7c:	4b0b      	ldr	r3, [pc, #44]	@ (8002dac <HAL_Init+0x40>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	4a0a      	ldr	r2, [pc, #40]	@ (8002dac <HAL_Init+0x40>)
 8002d82:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002d86:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002d88:	4b08      	ldr	r3, [pc, #32]	@ (8002dac <HAL_Init+0x40>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	4a07      	ldr	r2, [pc, #28]	@ (8002dac <HAL_Init+0x40>)
 8002d8e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d92:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002d94:	2003      	movs	r0, #3
 8002d96:	f000 fd3d 	bl	8003814 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002d9a:	2000      	movs	r0, #0
 8002d9c:	f000 f808 	bl	8002db0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002da0:	f7ff fd88 	bl	80028b4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002da4:	2300      	movs	r3, #0
}
 8002da6:	4618      	mov	r0, r3
 8002da8:	bd80      	pop	{r7, pc}
 8002daa:	bf00      	nop
 8002dac:	40023c00 	.word	0x40023c00

08002db0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b082      	sub	sp, #8
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002db8:	4b12      	ldr	r3, [pc, #72]	@ (8002e04 <HAL_InitTick+0x54>)
 8002dba:	681a      	ldr	r2, [r3, #0]
 8002dbc:	4b12      	ldr	r3, [pc, #72]	@ (8002e08 <HAL_InitTick+0x58>)
 8002dbe:	781b      	ldrb	r3, [r3, #0]
 8002dc0:	4619      	mov	r1, r3
 8002dc2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002dc6:	fbb3 f3f1 	udiv	r3, r3, r1
 8002dca:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dce:	4618      	mov	r0, r3
 8002dd0:	f000 fd55 	bl	800387e <HAL_SYSTICK_Config>
 8002dd4:	4603      	mov	r3, r0
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d001      	beq.n	8002dde <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002dda:	2301      	movs	r3, #1
 8002ddc:	e00e      	b.n	8002dfc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2b0f      	cmp	r3, #15
 8002de2:	d80a      	bhi.n	8002dfa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002de4:	2200      	movs	r2, #0
 8002de6:	6879      	ldr	r1, [r7, #4]
 8002de8:	f04f 30ff 	mov.w	r0, #4294967295
 8002dec:	f000 fd1d 	bl	800382a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002df0:	4a06      	ldr	r2, [pc, #24]	@ (8002e0c <HAL_InitTick+0x5c>)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002df6:	2300      	movs	r3, #0
 8002df8:	e000      	b.n	8002dfc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002dfa:	2301      	movs	r3, #1
}
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	3708      	adds	r7, #8
 8002e00:	46bd      	mov	sp, r7
 8002e02:	bd80      	pop	{r7, pc}
 8002e04:	2000000c 	.word	0x2000000c
 8002e08:	20000014 	.word	0x20000014
 8002e0c:	20000010 	.word	0x20000010

08002e10 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e10:	b480      	push	{r7}
 8002e12:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002e14:	4b06      	ldr	r3, [pc, #24]	@ (8002e30 <HAL_IncTick+0x20>)
 8002e16:	781b      	ldrb	r3, [r3, #0]
 8002e18:	461a      	mov	r2, r3
 8002e1a:	4b06      	ldr	r3, [pc, #24]	@ (8002e34 <HAL_IncTick+0x24>)
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	4413      	add	r3, r2
 8002e20:	4a04      	ldr	r2, [pc, #16]	@ (8002e34 <HAL_IncTick+0x24>)
 8002e22:	6013      	str	r3, [r2, #0]
}
 8002e24:	bf00      	nop
 8002e26:	46bd      	mov	sp, r7
 8002e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2c:	4770      	bx	lr
 8002e2e:	bf00      	nop
 8002e30:	20000014 	.word	0x20000014
 8002e34:	2000301c 	.word	0x2000301c

08002e38 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e38:	b480      	push	{r7}
 8002e3a:	af00      	add	r7, sp, #0
  return uwTick;
 8002e3c:	4b03      	ldr	r3, [pc, #12]	@ (8002e4c <HAL_GetTick+0x14>)
 8002e3e:	681b      	ldr	r3, [r3, #0]
}
 8002e40:	4618      	mov	r0, r3
 8002e42:	46bd      	mov	sp, r7
 8002e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e48:	4770      	bx	lr
 8002e4a:	bf00      	nop
 8002e4c:	2000301c 	.word	0x2000301c

08002e50 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b084      	sub	sp, #16
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e58:	2300      	movs	r3, #0
 8002e5a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d101      	bne.n	8002e66 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002e62:	2301      	movs	r3, #1
 8002e64:	e033      	b.n	8002ece <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d109      	bne.n	8002e82 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002e6e:	6878      	ldr	r0, [r7, #4]
 8002e70:	f7fe f92a 	bl	80010c8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2200      	movs	r2, #0
 8002e78:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e86:	f003 0310 	and.w	r3, r3, #16
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d118      	bne.n	8002ec0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e92:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002e96:	f023 0302 	bic.w	r3, r3, #2
 8002e9a:	f043 0202 	orr.w	r2, r3, #2
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002ea2:	6878      	ldr	r0, [r7, #4]
 8002ea4:	f000 fa68 	bl	8003378 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	2200      	movs	r2, #0
 8002eac:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eb2:	f023 0303 	bic.w	r3, r3, #3
 8002eb6:	f043 0201 	orr.w	r2, r3, #1
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	641a      	str	r2, [r3, #64]	@ 0x40
 8002ebe:	e001      	b.n	8002ec4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002ec0:	2301      	movs	r3, #1
 8002ec2:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002ecc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ece:	4618      	mov	r0, r3
 8002ed0:	3710      	adds	r7, #16
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	bd80      	pop	{r7, pc}
	...

08002ed8 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b088      	sub	sp, #32
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	60f8      	str	r0, [r7, #12]
 8002ee0:	60b9      	str	r1, [r7, #8]
 8002ee2:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ee8:	2300      	movs	r3, #0
 8002eea:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002ef2:	2b01      	cmp	r3, #1
 8002ef4:	d101      	bne.n	8002efa <HAL_ADC_Start_DMA+0x22>
 8002ef6:	2302      	movs	r3, #2
 8002ef8:	e0eb      	b.n	80030d2 <HAL_ADC_Start_DMA+0x1fa>
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	2201      	movs	r2, #1
 8002efe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	689b      	ldr	r3, [r3, #8]
 8002f08:	f003 0301 	and.w	r3, r3, #1
 8002f0c:	2b01      	cmp	r3, #1
 8002f0e:	d018      	beq.n	8002f42 <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	689a      	ldr	r2, [r3, #8]
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f042 0201 	orr.w	r2, r2, #1
 8002f1e:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002f20:	4b6e      	ldr	r3, [pc, #440]	@ (80030dc <HAL_ADC_Start_DMA+0x204>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	4a6e      	ldr	r2, [pc, #440]	@ (80030e0 <HAL_ADC_Start_DMA+0x208>)
 8002f26:	fba2 2303 	umull	r2, r3, r2, r3
 8002f2a:	0c9a      	lsrs	r2, r3, #18
 8002f2c:	4613      	mov	r3, r2
 8002f2e:	005b      	lsls	r3, r3, #1
 8002f30:	4413      	add	r3, r2
 8002f32:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8002f34:	e002      	b.n	8002f3c <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 8002f36:	697b      	ldr	r3, [r7, #20]
 8002f38:	3b01      	subs	r3, #1
 8002f3a:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8002f3c:	697b      	ldr	r3, [r7, #20]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d1f9      	bne.n	8002f36 <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	689b      	ldr	r3, [r3, #8]
 8002f48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f4c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002f50:	d107      	bne.n	8002f62 <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	689a      	ldr	r2, [r3, #8]
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002f60:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	689b      	ldr	r3, [r3, #8]
 8002f68:	f003 0301 	and.w	r3, r3, #1
 8002f6c:	2b01      	cmp	r3, #1
 8002f6e:	f040 80a3 	bne.w	80030b8 <HAL_ADC_Start_DMA+0x1e0>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f76:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002f7a:	f023 0301 	bic.w	r3, r3, #1
 8002f7e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	685b      	ldr	r3, [r3, #4]
 8002f8c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d007      	beq.n	8002fa4 <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f98:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002f9c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fa8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002fac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002fb0:	d106      	bne.n	8002fc0 <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fb6:	f023 0206 	bic.w	r2, r3, #6
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	645a      	str	r2, [r3, #68]	@ 0x44
 8002fbe:	e002      	b.n	8002fc6 <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	2200      	movs	r2, #0
 8002fca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002fce:	4b45      	ldr	r3, [pc, #276]	@ (80030e4 <HAL_ADC_Start_DMA+0x20c>)
 8002fd0:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fd6:	4a44      	ldr	r2, [pc, #272]	@ (80030e8 <HAL_ADC_Start_DMA+0x210>)
 8002fd8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fde:	4a43      	ldr	r2, [pc, #268]	@ (80030ec <HAL_ADC_Start_DMA+0x214>)
 8002fe0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fe6:	4a42      	ldr	r2, [pc, #264]	@ (80030f0 <HAL_ADC_Start_DMA+0x218>)
 8002fe8:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002ff2:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	685a      	ldr	r2, [r3, #4]
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8003002:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	689a      	ldr	r2, [r3, #8]
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003012:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	334c      	adds	r3, #76	@ 0x4c
 800301e:	4619      	mov	r1, r3
 8003020:	68ba      	ldr	r2, [r7, #8]
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	f000 feb6 	bl	8003d94 <HAL_DMA_Start_IT>
 8003028:	4603      	mov	r3, r0
 800302a:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800302c:	69bb      	ldr	r3, [r7, #24]
 800302e:	685b      	ldr	r3, [r3, #4]
 8003030:	f003 031f 	and.w	r3, r3, #31
 8003034:	2b00      	cmp	r3, #0
 8003036:	d12a      	bne.n	800308e <HAL_ADC_Start_DMA+0x1b6>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	4a2d      	ldr	r2, [pc, #180]	@ (80030f4 <HAL_ADC_Start_DMA+0x21c>)
 800303e:	4293      	cmp	r3, r2
 8003040:	d015      	beq.n	800306e <HAL_ADC_Start_DMA+0x196>
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	4a2c      	ldr	r2, [pc, #176]	@ (80030f8 <HAL_ADC_Start_DMA+0x220>)
 8003048:	4293      	cmp	r3, r2
 800304a:	d105      	bne.n	8003058 <HAL_ADC_Start_DMA+0x180>
 800304c:	4b25      	ldr	r3, [pc, #148]	@ (80030e4 <HAL_ADC_Start_DMA+0x20c>)
 800304e:	685b      	ldr	r3, [r3, #4]
 8003050:	f003 031f 	and.w	r3, r3, #31
 8003054:	2b00      	cmp	r3, #0
 8003056:	d00a      	beq.n	800306e <HAL_ADC_Start_DMA+0x196>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	4a27      	ldr	r2, [pc, #156]	@ (80030fc <HAL_ADC_Start_DMA+0x224>)
 800305e:	4293      	cmp	r3, r2
 8003060:	d136      	bne.n	80030d0 <HAL_ADC_Start_DMA+0x1f8>
 8003062:	4b20      	ldr	r3, [pc, #128]	@ (80030e4 <HAL_ADC_Start_DMA+0x20c>)
 8003064:	685b      	ldr	r3, [r3, #4]
 8003066:	f003 0310 	and.w	r3, r3, #16
 800306a:	2b00      	cmp	r3, #0
 800306c:	d130      	bne.n	80030d0 <HAL_ADC_Start_DMA+0x1f8>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	689b      	ldr	r3, [r3, #8]
 8003074:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003078:	2b00      	cmp	r3, #0
 800307a:	d129      	bne.n	80030d0 <HAL_ADC_Start_DMA+0x1f8>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	689a      	ldr	r2, [r3, #8]
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800308a:	609a      	str	r2, [r3, #8]
 800308c:	e020      	b.n	80030d0 <HAL_ADC_Start_DMA+0x1f8>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	4a18      	ldr	r2, [pc, #96]	@ (80030f4 <HAL_ADC_Start_DMA+0x21c>)
 8003094:	4293      	cmp	r3, r2
 8003096:	d11b      	bne.n	80030d0 <HAL_ADC_Start_DMA+0x1f8>
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	689b      	ldr	r3, [r3, #8]
 800309e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d114      	bne.n	80030d0 <HAL_ADC_Start_DMA+0x1f8>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	689a      	ldr	r2, [r3, #8]
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80030b4:	609a      	str	r2, [r3, #8]
 80030b6:	e00b      	b.n	80030d0 <HAL_ADC_Start_DMA+0x1f8>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030bc:	f043 0210 	orr.w	r2, r3, #16
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030c8:	f043 0201 	orr.w	r2, r3, #1
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 80030d0:	7ffb      	ldrb	r3, [r7, #31]
}
 80030d2:	4618      	mov	r0, r3
 80030d4:	3720      	adds	r7, #32
 80030d6:	46bd      	mov	sp, r7
 80030d8:	bd80      	pop	{r7, pc}
 80030da:	bf00      	nop
 80030dc:	2000000c 	.word	0x2000000c
 80030e0:	431bde83 	.word	0x431bde83
 80030e4:	40012300 	.word	0x40012300
 80030e8:	08003571 	.word	0x08003571
 80030ec:	0800362b 	.word	0x0800362b
 80030f0:	08003647 	.word	0x08003647
 80030f4:	40012000 	.word	0x40012000
 80030f8:	40012100 	.word	0x40012100
 80030fc:	40012200 	.word	0x40012200

08003100 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003100:	b480      	push	{r7}
 8003102:	b083      	sub	sp, #12
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003108:	bf00      	nop
 800310a:	370c      	adds	r7, #12
 800310c:	46bd      	mov	sp, r7
 800310e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003112:	4770      	bx	lr

08003114 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003114:	b480      	push	{r7}
 8003116:	b085      	sub	sp, #20
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
 800311c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800311e:	2300      	movs	r3, #0
 8003120:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003128:	2b01      	cmp	r3, #1
 800312a:	d101      	bne.n	8003130 <HAL_ADC_ConfigChannel+0x1c>
 800312c:	2302      	movs	r3, #2
 800312e:	e113      	b.n	8003358 <HAL_ADC_ConfigChannel+0x244>
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2201      	movs	r2, #1
 8003134:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	2b09      	cmp	r3, #9
 800313e:	d925      	bls.n	800318c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	68d9      	ldr	r1, [r3, #12]
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	b29b      	uxth	r3, r3
 800314c:	461a      	mov	r2, r3
 800314e:	4613      	mov	r3, r2
 8003150:	005b      	lsls	r3, r3, #1
 8003152:	4413      	add	r3, r2
 8003154:	3b1e      	subs	r3, #30
 8003156:	2207      	movs	r2, #7
 8003158:	fa02 f303 	lsl.w	r3, r2, r3
 800315c:	43da      	mvns	r2, r3
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	400a      	ands	r2, r1
 8003164:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	68d9      	ldr	r1, [r3, #12]
 800316c:	683b      	ldr	r3, [r7, #0]
 800316e:	689a      	ldr	r2, [r3, #8]
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	b29b      	uxth	r3, r3
 8003176:	4618      	mov	r0, r3
 8003178:	4603      	mov	r3, r0
 800317a:	005b      	lsls	r3, r3, #1
 800317c:	4403      	add	r3, r0
 800317e:	3b1e      	subs	r3, #30
 8003180:	409a      	lsls	r2, r3
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	430a      	orrs	r2, r1
 8003188:	60da      	str	r2, [r3, #12]
 800318a:	e022      	b.n	80031d2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	6919      	ldr	r1, [r3, #16]
 8003192:	683b      	ldr	r3, [r7, #0]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	b29b      	uxth	r3, r3
 8003198:	461a      	mov	r2, r3
 800319a:	4613      	mov	r3, r2
 800319c:	005b      	lsls	r3, r3, #1
 800319e:	4413      	add	r3, r2
 80031a0:	2207      	movs	r2, #7
 80031a2:	fa02 f303 	lsl.w	r3, r2, r3
 80031a6:	43da      	mvns	r2, r3
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	400a      	ands	r2, r1
 80031ae:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	6919      	ldr	r1, [r3, #16]
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	689a      	ldr	r2, [r3, #8]
 80031ba:	683b      	ldr	r3, [r7, #0]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	b29b      	uxth	r3, r3
 80031c0:	4618      	mov	r0, r3
 80031c2:	4603      	mov	r3, r0
 80031c4:	005b      	lsls	r3, r3, #1
 80031c6:	4403      	add	r3, r0
 80031c8:	409a      	lsls	r2, r3
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	430a      	orrs	r2, r1
 80031d0:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80031d2:	683b      	ldr	r3, [r7, #0]
 80031d4:	685b      	ldr	r3, [r3, #4]
 80031d6:	2b06      	cmp	r3, #6
 80031d8:	d824      	bhi.n	8003224 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	685a      	ldr	r2, [r3, #4]
 80031e4:	4613      	mov	r3, r2
 80031e6:	009b      	lsls	r3, r3, #2
 80031e8:	4413      	add	r3, r2
 80031ea:	3b05      	subs	r3, #5
 80031ec:	221f      	movs	r2, #31
 80031ee:	fa02 f303 	lsl.w	r3, r2, r3
 80031f2:	43da      	mvns	r2, r3
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	400a      	ands	r2, r1
 80031fa:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	b29b      	uxth	r3, r3
 8003208:	4618      	mov	r0, r3
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	685a      	ldr	r2, [r3, #4]
 800320e:	4613      	mov	r3, r2
 8003210:	009b      	lsls	r3, r3, #2
 8003212:	4413      	add	r3, r2
 8003214:	3b05      	subs	r3, #5
 8003216:	fa00 f203 	lsl.w	r2, r0, r3
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	430a      	orrs	r2, r1
 8003220:	635a      	str	r2, [r3, #52]	@ 0x34
 8003222:	e04c      	b.n	80032be <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	685b      	ldr	r3, [r3, #4]
 8003228:	2b0c      	cmp	r3, #12
 800322a:	d824      	bhi.n	8003276 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003232:	683b      	ldr	r3, [r7, #0]
 8003234:	685a      	ldr	r2, [r3, #4]
 8003236:	4613      	mov	r3, r2
 8003238:	009b      	lsls	r3, r3, #2
 800323a:	4413      	add	r3, r2
 800323c:	3b23      	subs	r3, #35	@ 0x23
 800323e:	221f      	movs	r2, #31
 8003240:	fa02 f303 	lsl.w	r3, r2, r3
 8003244:	43da      	mvns	r2, r3
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	400a      	ands	r2, r1
 800324c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003254:	683b      	ldr	r3, [r7, #0]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	b29b      	uxth	r3, r3
 800325a:	4618      	mov	r0, r3
 800325c:	683b      	ldr	r3, [r7, #0]
 800325e:	685a      	ldr	r2, [r3, #4]
 8003260:	4613      	mov	r3, r2
 8003262:	009b      	lsls	r3, r3, #2
 8003264:	4413      	add	r3, r2
 8003266:	3b23      	subs	r3, #35	@ 0x23
 8003268:	fa00 f203 	lsl.w	r2, r0, r3
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	430a      	orrs	r2, r1
 8003272:	631a      	str	r2, [r3, #48]	@ 0x30
 8003274:	e023      	b.n	80032be <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800327c:	683b      	ldr	r3, [r7, #0]
 800327e:	685a      	ldr	r2, [r3, #4]
 8003280:	4613      	mov	r3, r2
 8003282:	009b      	lsls	r3, r3, #2
 8003284:	4413      	add	r3, r2
 8003286:	3b41      	subs	r3, #65	@ 0x41
 8003288:	221f      	movs	r2, #31
 800328a:	fa02 f303 	lsl.w	r3, r2, r3
 800328e:	43da      	mvns	r2, r3
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	400a      	ands	r2, r1
 8003296:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	b29b      	uxth	r3, r3
 80032a4:	4618      	mov	r0, r3
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	685a      	ldr	r2, [r3, #4]
 80032aa:	4613      	mov	r3, r2
 80032ac:	009b      	lsls	r3, r3, #2
 80032ae:	4413      	add	r3, r2
 80032b0:	3b41      	subs	r3, #65	@ 0x41
 80032b2:	fa00 f203 	lsl.w	r2, r0, r3
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	430a      	orrs	r2, r1
 80032bc:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80032be:	4b29      	ldr	r3, [pc, #164]	@ (8003364 <HAL_ADC_ConfigChannel+0x250>)
 80032c0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	4a28      	ldr	r2, [pc, #160]	@ (8003368 <HAL_ADC_ConfigChannel+0x254>)
 80032c8:	4293      	cmp	r3, r2
 80032ca:	d10f      	bne.n	80032ec <HAL_ADC_ConfigChannel+0x1d8>
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	2b12      	cmp	r3, #18
 80032d2:	d10b      	bne.n	80032ec <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	685b      	ldr	r3, [r3, #4]
 80032d8:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	685b      	ldr	r3, [r3, #4]
 80032e4:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	4a1d      	ldr	r2, [pc, #116]	@ (8003368 <HAL_ADC_ConfigChannel+0x254>)
 80032f2:	4293      	cmp	r3, r2
 80032f4:	d12b      	bne.n	800334e <HAL_ADC_ConfigChannel+0x23a>
 80032f6:	683b      	ldr	r3, [r7, #0]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	4a1c      	ldr	r2, [pc, #112]	@ (800336c <HAL_ADC_ConfigChannel+0x258>)
 80032fc:	4293      	cmp	r3, r2
 80032fe:	d003      	beq.n	8003308 <HAL_ADC_ConfigChannel+0x1f4>
 8003300:	683b      	ldr	r3, [r7, #0]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	2b11      	cmp	r3, #17
 8003306:	d122      	bne.n	800334e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	685b      	ldr	r3, [r3, #4]
 800330c:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	685b      	ldr	r3, [r3, #4]
 8003318:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003320:	683b      	ldr	r3, [r7, #0]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	4a11      	ldr	r2, [pc, #68]	@ (800336c <HAL_ADC_ConfigChannel+0x258>)
 8003326:	4293      	cmp	r3, r2
 8003328:	d111      	bne.n	800334e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800332a:	4b11      	ldr	r3, [pc, #68]	@ (8003370 <HAL_ADC_ConfigChannel+0x25c>)
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	4a11      	ldr	r2, [pc, #68]	@ (8003374 <HAL_ADC_ConfigChannel+0x260>)
 8003330:	fba2 2303 	umull	r2, r3, r2, r3
 8003334:	0c9a      	lsrs	r2, r3, #18
 8003336:	4613      	mov	r3, r2
 8003338:	009b      	lsls	r3, r3, #2
 800333a:	4413      	add	r3, r2
 800333c:	005b      	lsls	r3, r3, #1
 800333e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003340:	e002      	b.n	8003348 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8003342:	68bb      	ldr	r3, [r7, #8]
 8003344:	3b01      	subs	r3, #1
 8003346:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003348:	68bb      	ldr	r3, [r7, #8]
 800334a:	2b00      	cmp	r3, #0
 800334c:	d1f9      	bne.n	8003342 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	2200      	movs	r2, #0
 8003352:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8003356:	2300      	movs	r3, #0
}
 8003358:	4618      	mov	r0, r3
 800335a:	3714      	adds	r7, #20
 800335c:	46bd      	mov	sp, r7
 800335e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003362:	4770      	bx	lr
 8003364:	40012300 	.word	0x40012300
 8003368:	40012000 	.word	0x40012000
 800336c:	10000012 	.word	0x10000012
 8003370:	2000000c 	.word	0x2000000c
 8003374:	431bde83 	.word	0x431bde83

08003378 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003378:	b480      	push	{r7}
 800337a:	b085      	sub	sp, #20
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003380:	4b79      	ldr	r3, [pc, #484]	@ (8003568 <ADC_Init+0x1f0>)
 8003382:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	685b      	ldr	r3, [r3, #4]
 8003388:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	685a      	ldr	r2, [r3, #4]
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	685b      	ldr	r3, [r3, #4]
 8003398:	431a      	orrs	r2, r3
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	685a      	ldr	r2, [r3, #4]
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80033ac:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	6859      	ldr	r1, [r3, #4]
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	691b      	ldr	r3, [r3, #16]
 80033b8:	021a      	lsls	r2, r3, #8
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	430a      	orrs	r2, r1
 80033c0:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	685a      	ldr	r2, [r3, #4]
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80033d0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	6859      	ldr	r1, [r3, #4]
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	689a      	ldr	r2, [r3, #8]
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	430a      	orrs	r2, r1
 80033e2:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	689a      	ldr	r2, [r3, #8]
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80033f2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	6899      	ldr	r1, [r3, #8]
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	68da      	ldr	r2, [r3, #12]
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	430a      	orrs	r2, r1
 8003404:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800340a:	4a58      	ldr	r2, [pc, #352]	@ (800356c <ADC_Init+0x1f4>)
 800340c:	4293      	cmp	r3, r2
 800340e:	d022      	beq.n	8003456 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	689a      	ldr	r2, [r3, #8]
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800341e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	6899      	ldr	r1, [r3, #8]
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	430a      	orrs	r2, r1
 8003430:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	689a      	ldr	r2, [r3, #8]
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003440:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	6899      	ldr	r1, [r3, #8]
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	430a      	orrs	r2, r1
 8003452:	609a      	str	r2, [r3, #8]
 8003454:	e00f      	b.n	8003476 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	689a      	ldr	r2, [r3, #8]
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003464:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	689a      	ldr	r2, [r3, #8]
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003474:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	689a      	ldr	r2, [r3, #8]
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f022 0202 	bic.w	r2, r2, #2
 8003484:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	6899      	ldr	r1, [r3, #8]
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	7e1b      	ldrb	r3, [r3, #24]
 8003490:	005a      	lsls	r2, r3, #1
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	430a      	orrs	r2, r1
 8003498:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	f893 3020 	ldrb.w	r3, [r3, #32]
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d01b      	beq.n	80034dc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	685a      	ldr	r2, [r3, #4]
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80034b2:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	685a      	ldr	r2, [r3, #4]
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80034c2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	6859      	ldr	r1, [r3, #4]
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034ce:	3b01      	subs	r3, #1
 80034d0:	035a      	lsls	r2, r3, #13
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	430a      	orrs	r2, r1
 80034d8:	605a      	str	r2, [r3, #4]
 80034da:	e007      	b.n	80034ec <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	685a      	ldr	r2, [r3, #4]
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80034ea:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80034fa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	69db      	ldr	r3, [r3, #28]
 8003506:	3b01      	subs	r3, #1
 8003508:	051a      	lsls	r2, r3, #20
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	430a      	orrs	r2, r1
 8003510:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	689a      	ldr	r2, [r3, #8]
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003520:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	6899      	ldr	r1, [r3, #8]
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800352e:	025a      	lsls	r2, r3, #9
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	430a      	orrs	r2, r1
 8003536:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	689a      	ldr	r2, [r3, #8]
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003546:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	6899      	ldr	r1, [r3, #8]
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	695b      	ldr	r3, [r3, #20]
 8003552:	029a      	lsls	r2, r3, #10
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	430a      	orrs	r2, r1
 800355a:	609a      	str	r2, [r3, #8]
}
 800355c:	bf00      	nop
 800355e:	3714      	adds	r7, #20
 8003560:	46bd      	mov	sp, r7
 8003562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003566:	4770      	bx	lr
 8003568:	40012300 	.word	0x40012300
 800356c:	0f000001 	.word	0x0f000001

08003570 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003570:	b580      	push	{r7, lr}
 8003572:	b084      	sub	sp, #16
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800357c:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003582:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003586:	2b00      	cmp	r3, #0
 8003588:	d13c      	bne.n	8003604 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800358e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	689b      	ldr	r3, [r3, #8]
 800359c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d12b      	bne.n	80035fc <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d127      	bne.n	80035fc <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035b2:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d006      	beq.n	80035c8 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	689b      	ldr	r3, [r3, #8]
 80035c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d119      	bne.n	80035fc <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	685a      	ldr	r2, [r3, #4]
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f022 0220 	bic.w	r2, r2, #32
 80035d6:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035dc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035e8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d105      	bne.n	80035fc <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035f4:	f043 0201 	orr.w	r2, r3, #1
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80035fc:	68f8      	ldr	r0, [r7, #12]
 80035fe:	f7fd fdff 	bl	8001200 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003602:	e00e      	b.n	8003622 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003608:	f003 0310 	and.w	r3, r3, #16
 800360c:	2b00      	cmp	r3, #0
 800360e:	d003      	beq.n	8003618 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003610:	68f8      	ldr	r0, [r7, #12]
 8003612:	f7ff fd75 	bl	8003100 <HAL_ADC_ErrorCallback>
}
 8003616:	e004      	b.n	8003622 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800361c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800361e:	6878      	ldr	r0, [r7, #4]
 8003620:	4798      	blx	r3
}
 8003622:	bf00      	nop
 8003624:	3710      	adds	r7, #16
 8003626:	46bd      	mov	sp, r7
 8003628:	bd80      	pop	{r7, pc}

0800362a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800362a:	b580      	push	{r7, lr}
 800362c:	b084      	sub	sp, #16
 800362e:	af00      	add	r7, sp, #0
 8003630:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003636:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003638:	68f8      	ldr	r0, [r7, #12]
 800363a:	f7fd fdcb 	bl	80011d4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800363e:	bf00      	nop
 8003640:	3710      	adds	r7, #16
 8003642:	46bd      	mov	sp, r7
 8003644:	bd80      	pop	{r7, pc}

08003646 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003646:	b580      	push	{r7, lr}
 8003648:	b084      	sub	sp, #16
 800364a:	af00      	add	r7, sp, #0
 800364c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003652:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	2240      	movs	r2, #64	@ 0x40
 8003658:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800365e:	f043 0204 	orr.w	r2, r3, #4
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003666:	68f8      	ldr	r0, [r7, #12]
 8003668:	f7ff fd4a 	bl	8003100 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800366c:	bf00      	nop
 800366e:	3710      	adds	r7, #16
 8003670:	46bd      	mov	sp, r7
 8003672:	bd80      	pop	{r7, pc}

08003674 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003674:	b480      	push	{r7}
 8003676:	b085      	sub	sp, #20
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	f003 0307 	and.w	r3, r3, #7
 8003682:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003684:	4b0c      	ldr	r3, [pc, #48]	@ (80036b8 <__NVIC_SetPriorityGrouping+0x44>)
 8003686:	68db      	ldr	r3, [r3, #12]
 8003688:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800368a:	68ba      	ldr	r2, [r7, #8]
 800368c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003690:	4013      	ands	r3, r2
 8003692:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003698:	68bb      	ldr	r3, [r7, #8]
 800369a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800369c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80036a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80036a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80036a6:	4a04      	ldr	r2, [pc, #16]	@ (80036b8 <__NVIC_SetPriorityGrouping+0x44>)
 80036a8:	68bb      	ldr	r3, [r7, #8]
 80036aa:	60d3      	str	r3, [r2, #12]
}
 80036ac:	bf00      	nop
 80036ae:	3714      	adds	r7, #20
 80036b0:	46bd      	mov	sp, r7
 80036b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b6:	4770      	bx	lr
 80036b8:	e000ed00 	.word	0xe000ed00

080036bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80036bc:	b480      	push	{r7}
 80036be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80036c0:	4b04      	ldr	r3, [pc, #16]	@ (80036d4 <__NVIC_GetPriorityGrouping+0x18>)
 80036c2:	68db      	ldr	r3, [r3, #12]
 80036c4:	0a1b      	lsrs	r3, r3, #8
 80036c6:	f003 0307 	and.w	r3, r3, #7
}
 80036ca:	4618      	mov	r0, r3
 80036cc:	46bd      	mov	sp, r7
 80036ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d2:	4770      	bx	lr
 80036d4:	e000ed00 	.word	0xe000ed00

080036d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036d8:	b480      	push	{r7}
 80036da:	b083      	sub	sp, #12
 80036dc:	af00      	add	r7, sp, #0
 80036de:	4603      	mov	r3, r0
 80036e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	db0b      	blt.n	8003702 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80036ea:	79fb      	ldrb	r3, [r7, #7]
 80036ec:	f003 021f 	and.w	r2, r3, #31
 80036f0:	4907      	ldr	r1, [pc, #28]	@ (8003710 <__NVIC_EnableIRQ+0x38>)
 80036f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036f6:	095b      	lsrs	r3, r3, #5
 80036f8:	2001      	movs	r0, #1
 80036fa:	fa00 f202 	lsl.w	r2, r0, r2
 80036fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003702:	bf00      	nop
 8003704:	370c      	adds	r7, #12
 8003706:	46bd      	mov	sp, r7
 8003708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370c:	4770      	bx	lr
 800370e:	bf00      	nop
 8003710:	e000e100 	.word	0xe000e100

08003714 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003714:	b480      	push	{r7}
 8003716:	b083      	sub	sp, #12
 8003718:	af00      	add	r7, sp, #0
 800371a:	4603      	mov	r3, r0
 800371c:	6039      	str	r1, [r7, #0]
 800371e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003720:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003724:	2b00      	cmp	r3, #0
 8003726:	db0a      	blt.n	800373e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	b2da      	uxtb	r2, r3
 800372c:	490c      	ldr	r1, [pc, #48]	@ (8003760 <__NVIC_SetPriority+0x4c>)
 800372e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003732:	0112      	lsls	r2, r2, #4
 8003734:	b2d2      	uxtb	r2, r2
 8003736:	440b      	add	r3, r1
 8003738:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800373c:	e00a      	b.n	8003754 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	b2da      	uxtb	r2, r3
 8003742:	4908      	ldr	r1, [pc, #32]	@ (8003764 <__NVIC_SetPriority+0x50>)
 8003744:	79fb      	ldrb	r3, [r7, #7]
 8003746:	f003 030f 	and.w	r3, r3, #15
 800374a:	3b04      	subs	r3, #4
 800374c:	0112      	lsls	r2, r2, #4
 800374e:	b2d2      	uxtb	r2, r2
 8003750:	440b      	add	r3, r1
 8003752:	761a      	strb	r2, [r3, #24]
}
 8003754:	bf00      	nop
 8003756:	370c      	adds	r7, #12
 8003758:	46bd      	mov	sp, r7
 800375a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375e:	4770      	bx	lr
 8003760:	e000e100 	.word	0xe000e100
 8003764:	e000ed00 	.word	0xe000ed00

08003768 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003768:	b480      	push	{r7}
 800376a:	b089      	sub	sp, #36	@ 0x24
 800376c:	af00      	add	r7, sp, #0
 800376e:	60f8      	str	r0, [r7, #12]
 8003770:	60b9      	str	r1, [r7, #8]
 8003772:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	f003 0307 	and.w	r3, r3, #7
 800377a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800377c:	69fb      	ldr	r3, [r7, #28]
 800377e:	f1c3 0307 	rsb	r3, r3, #7
 8003782:	2b04      	cmp	r3, #4
 8003784:	bf28      	it	cs
 8003786:	2304      	movcs	r3, #4
 8003788:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800378a:	69fb      	ldr	r3, [r7, #28]
 800378c:	3304      	adds	r3, #4
 800378e:	2b06      	cmp	r3, #6
 8003790:	d902      	bls.n	8003798 <NVIC_EncodePriority+0x30>
 8003792:	69fb      	ldr	r3, [r7, #28]
 8003794:	3b03      	subs	r3, #3
 8003796:	e000      	b.n	800379a <NVIC_EncodePriority+0x32>
 8003798:	2300      	movs	r3, #0
 800379a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800379c:	f04f 32ff 	mov.w	r2, #4294967295
 80037a0:	69bb      	ldr	r3, [r7, #24]
 80037a2:	fa02 f303 	lsl.w	r3, r2, r3
 80037a6:	43da      	mvns	r2, r3
 80037a8:	68bb      	ldr	r3, [r7, #8]
 80037aa:	401a      	ands	r2, r3
 80037ac:	697b      	ldr	r3, [r7, #20]
 80037ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80037b0:	f04f 31ff 	mov.w	r1, #4294967295
 80037b4:	697b      	ldr	r3, [r7, #20]
 80037b6:	fa01 f303 	lsl.w	r3, r1, r3
 80037ba:	43d9      	mvns	r1, r3
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037c0:	4313      	orrs	r3, r2
         );
}
 80037c2:	4618      	mov	r0, r3
 80037c4:	3724      	adds	r7, #36	@ 0x24
 80037c6:	46bd      	mov	sp, r7
 80037c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037cc:	4770      	bx	lr
	...

080037d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	b082      	sub	sp, #8
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	3b01      	subs	r3, #1
 80037dc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80037e0:	d301      	bcc.n	80037e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80037e2:	2301      	movs	r3, #1
 80037e4:	e00f      	b.n	8003806 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80037e6:	4a0a      	ldr	r2, [pc, #40]	@ (8003810 <SysTick_Config+0x40>)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	3b01      	subs	r3, #1
 80037ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80037ee:	210f      	movs	r1, #15
 80037f0:	f04f 30ff 	mov.w	r0, #4294967295
 80037f4:	f7ff ff8e 	bl	8003714 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80037f8:	4b05      	ldr	r3, [pc, #20]	@ (8003810 <SysTick_Config+0x40>)
 80037fa:	2200      	movs	r2, #0
 80037fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80037fe:	4b04      	ldr	r3, [pc, #16]	@ (8003810 <SysTick_Config+0x40>)
 8003800:	2207      	movs	r2, #7
 8003802:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003804:	2300      	movs	r3, #0
}
 8003806:	4618      	mov	r0, r3
 8003808:	3708      	adds	r7, #8
 800380a:	46bd      	mov	sp, r7
 800380c:	bd80      	pop	{r7, pc}
 800380e:	bf00      	nop
 8003810:	e000e010 	.word	0xe000e010

08003814 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	b082      	sub	sp, #8
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800381c:	6878      	ldr	r0, [r7, #4]
 800381e:	f7ff ff29 	bl	8003674 <__NVIC_SetPriorityGrouping>
}
 8003822:	bf00      	nop
 8003824:	3708      	adds	r7, #8
 8003826:	46bd      	mov	sp, r7
 8003828:	bd80      	pop	{r7, pc}

0800382a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800382a:	b580      	push	{r7, lr}
 800382c:	b086      	sub	sp, #24
 800382e:	af00      	add	r7, sp, #0
 8003830:	4603      	mov	r3, r0
 8003832:	60b9      	str	r1, [r7, #8]
 8003834:	607a      	str	r2, [r7, #4]
 8003836:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003838:	2300      	movs	r3, #0
 800383a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800383c:	f7ff ff3e 	bl	80036bc <__NVIC_GetPriorityGrouping>
 8003840:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003842:	687a      	ldr	r2, [r7, #4]
 8003844:	68b9      	ldr	r1, [r7, #8]
 8003846:	6978      	ldr	r0, [r7, #20]
 8003848:	f7ff ff8e 	bl	8003768 <NVIC_EncodePriority>
 800384c:	4602      	mov	r2, r0
 800384e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003852:	4611      	mov	r1, r2
 8003854:	4618      	mov	r0, r3
 8003856:	f7ff ff5d 	bl	8003714 <__NVIC_SetPriority>
}
 800385a:	bf00      	nop
 800385c:	3718      	adds	r7, #24
 800385e:	46bd      	mov	sp, r7
 8003860:	bd80      	pop	{r7, pc}

08003862 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003862:	b580      	push	{r7, lr}
 8003864:	b082      	sub	sp, #8
 8003866:	af00      	add	r7, sp, #0
 8003868:	4603      	mov	r3, r0
 800386a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800386c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003870:	4618      	mov	r0, r3
 8003872:	f7ff ff31 	bl	80036d8 <__NVIC_EnableIRQ>
}
 8003876:	bf00      	nop
 8003878:	3708      	adds	r7, #8
 800387a:	46bd      	mov	sp, r7
 800387c:	bd80      	pop	{r7, pc}

0800387e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800387e:	b580      	push	{r7, lr}
 8003880:	b082      	sub	sp, #8
 8003882:	af00      	add	r7, sp, #0
 8003884:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003886:	6878      	ldr	r0, [r7, #4]
 8003888:	f7ff ffa2 	bl	80037d0 <SysTick_Config>
 800388c:	4603      	mov	r3, r0
}
 800388e:	4618      	mov	r0, r3
 8003890:	3708      	adds	r7, #8
 8003892:	46bd      	mov	sp, r7
 8003894:	bd80      	pop	{r7, pc}

08003896 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8003896:	b580      	push	{r7, lr}
 8003898:	b082      	sub	sp, #8
 800389a:	af00      	add	r7, sp, #0
 800389c:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d101      	bne.n	80038a8 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 80038a4:	2301      	movs	r3, #1
 80038a6:	e014      	b.n	80038d2 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	791b      	ldrb	r3, [r3, #4]
 80038ac:	b2db      	uxtb	r3, r3
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d105      	bne.n	80038be <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	2200      	movs	r2, #0
 80038b6:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80038b8:	6878      	ldr	r0, [r7, #4]
 80038ba:	f7fd fd71 	bl	80013a0 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	2202      	movs	r2, #2
 80038c2:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	2200      	movs	r2, #0
 80038c8:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	2201      	movs	r2, #1
 80038ce:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80038d0:	2300      	movs	r3, #0
}
 80038d2:	4618      	mov	r0, r3
 80038d4:	3708      	adds	r7, #8
 80038d6:	46bd      	mov	sp, r7
 80038d8:	bd80      	pop	{r7, pc}
	...

080038dc <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, const uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b086      	sub	sp, #24
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	60f8      	str	r0, [r7, #12]
 80038e4:	60b9      	str	r1, [r7, #8]
 80038e6:	607a      	str	r2, [r7, #4]
 80038e8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
#endif /* DAC_CHANNEL2_SUPPORT */
  uint32_t tmpreg;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d101      	bne.n	80038f4 <HAL_DAC_Start_DMA+0x18>
  {
    return HAL_ERROR;
 80038f0:	2301      	movs	r3, #1
 80038f2:	e0a2      	b.n	8003a3a <HAL_DAC_Start_DMA+0x15e>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	795b      	ldrb	r3, [r3, #5]
 80038f8:	2b01      	cmp	r3, #1
 80038fa:	d101      	bne.n	8003900 <HAL_DAC_Start_DMA+0x24>
 80038fc:	2302      	movs	r3, #2
 80038fe:	e09c      	b.n	8003a3a <HAL_DAC_Start_DMA+0x15e>
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	2201      	movs	r2, #1
 8003904:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	2202      	movs	r2, #2
 800390a:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 800390c:	68bb      	ldr	r3, [r7, #8]
 800390e:	2b00      	cmp	r3, #0
 8003910:	d129      	bne.n	8003966 <HAL_DAC_Start_DMA+0x8a>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	689b      	ldr	r3, [r3, #8]
 8003916:	4a4b      	ldr	r2, [pc, #300]	@ (8003a44 <HAL_DAC_Start_DMA+0x168>)
 8003918:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	689b      	ldr	r3, [r3, #8]
 800391e:	4a4a      	ldr	r2, [pc, #296]	@ (8003a48 <HAL_DAC_Start_DMA+0x16c>)
 8003920:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	689b      	ldr	r3, [r3, #8]
 8003926:	4a49      	ldr	r2, [pc, #292]	@ (8003a4c <HAL_DAC_Start_DMA+0x170>)
 8003928:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	681a      	ldr	r2, [r3, #0]
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003938:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 800393a:	6a3b      	ldr	r3, [r7, #32]
 800393c:	2b00      	cmp	r3, #0
 800393e:	d003      	beq.n	8003948 <HAL_DAC_Start_DMA+0x6c>
 8003940:	6a3b      	ldr	r3, [r7, #32]
 8003942:	2b04      	cmp	r3, #4
 8003944:	d005      	beq.n	8003952 <HAL_DAC_Start_DMA+0x76>
 8003946:	e009      	b.n	800395c <HAL_DAC_Start_DMA+0x80>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	3308      	adds	r3, #8
 800394e:	613b      	str	r3, [r7, #16]
        break;
 8003950:	e033      	b.n	80039ba <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	330c      	adds	r3, #12
 8003958:	613b      	str	r3, [r7, #16]
        break;
 800395a:	e02e      	b.n	80039ba <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	3310      	adds	r3, #16
 8003962:	613b      	str	r3, [r7, #16]
        break;
 8003964:	e029      	b.n	80039ba <HAL_DAC_Start_DMA+0xde>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	68db      	ldr	r3, [r3, #12]
 800396a:	4a39      	ldr	r2, [pc, #228]	@ (8003a50 <HAL_DAC_Start_DMA+0x174>)
 800396c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	68db      	ldr	r3, [r3, #12]
 8003972:	4a38      	ldr	r2, [pc, #224]	@ (8003a54 <HAL_DAC_Start_DMA+0x178>)
 8003974:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	68db      	ldr	r3, [r3, #12]
 800397a:	4a37      	ldr	r2, [pc, #220]	@ (8003a58 <HAL_DAC_Start_DMA+0x17c>)
 800397c:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	681a      	ldr	r2, [r3, #0]
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800398c:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 800398e:	6a3b      	ldr	r3, [r7, #32]
 8003990:	2b00      	cmp	r3, #0
 8003992:	d003      	beq.n	800399c <HAL_DAC_Start_DMA+0xc0>
 8003994:	6a3b      	ldr	r3, [r7, #32]
 8003996:	2b04      	cmp	r3, #4
 8003998:	d005      	beq.n	80039a6 <HAL_DAC_Start_DMA+0xca>
 800399a:	e009      	b.n	80039b0 <HAL_DAC_Start_DMA+0xd4>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	3314      	adds	r3, #20
 80039a2:	613b      	str	r3, [r7, #16]
        break;
 80039a4:	e009      	b.n	80039ba <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	3318      	adds	r3, #24
 80039ac:	613b      	str	r3, [r7, #16]
        break;
 80039ae:	e004      	b.n	80039ba <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	331c      	adds	r3, #28
 80039b6:	613b      	str	r3, [r7, #16]
        break;
 80039b8:	bf00      	nop
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */
  if (Channel == DAC_CHANNEL_1)
 80039ba:	68bb      	ldr	r3, [r7, #8]
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d111      	bne.n	80039e4 <HAL_DAC_Start_DMA+0x108>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	681a      	ldr	r2, [r3, #0]
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80039ce:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	6898      	ldr	r0, [r3, #8]
 80039d4:	6879      	ldr	r1, [r7, #4]
 80039d6:	683b      	ldr	r3, [r7, #0]
 80039d8:	693a      	ldr	r2, [r7, #16]
 80039da:	f000 f9db 	bl	8003d94 <HAL_DMA_Start_IT>
 80039de:	4603      	mov	r3, r0
 80039e0:	75fb      	strb	r3, [r7, #23]
 80039e2:	e010      	b.n	8003a06 <HAL_DAC_Start_DMA+0x12a>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	681a      	ldr	r2, [r3, #0]
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 80039f2:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	68d8      	ldr	r0, [r3, #12]
 80039f8:	6879      	ldr	r1, [r7, #4]
 80039fa:	683b      	ldr	r3, [r7, #0]
 80039fc:	693a      	ldr	r2, [r7, #16]
 80039fe:	f000 f9c9 	bl	8003d94 <HAL_DMA_Start_IT>
 8003a02:	4603      	mov	r3, r0
 8003a04:	75fb      	strb	r3, [r7, #23]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	2200      	movs	r2, #0
 8003a0a:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8003a0c:	7dfb      	ldrb	r3, [r7, #23]
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d10c      	bne.n	8003a2c <HAL_DAC_Start_DMA+0x150>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	6819      	ldr	r1, [r3, #0]
 8003a18:	68bb      	ldr	r3, [r7, #8]
 8003a1a:	f003 0310 	and.w	r3, r3, #16
 8003a1e:	2201      	movs	r2, #1
 8003a20:	409a      	lsls	r2, r3
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	430a      	orrs	r2, r1
 8003a28:	601a      	str	r2, [r3, #0]
 8003a2a:	e005      	b.n	8003a38 <HAL_DAC_Start_DMA+0x15c>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	691b      	ldr	r3, [r3, #16]
 8003a30:	f043 0204 	orr.w	r2, r3, #4
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8003a38:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	3718      	adds	r7, #24
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	bd80      	pop	{r7, pc}
 8003a42:	bf00      	nop
 8003a44:	08003b23 	.word	0x08003b23
 8003a48:	08003b45 	.word	0x08003b45
 8003a4c:	08003b61 	.word	0x08003b61
 8003a50:	08003bcb 	.word	0x08003bcb
 8003a54:	08003bed 	.word	0x08003bed
 8003a58:	08003c09 	.word	0x08003c09

08003a5c <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003a5c:	b480      	push	{r7}
 8003a5e:	b083      	sub	sp, #12
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8003a64:	bf00      	nop
 8003a66:	370c      	adds	r7, #12
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a6e:	4770      	bx	lr

08003a70 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8003a70:	b480      	push	{r7}
 8003a72:	b089      	sub	sp, #36	@ 0x24
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	60f8      	str	r0, [r7, #12]
 8003a78:	60b9      	str	r1, [r7, #8]
 8003a7a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a7c:	2300      	movs	r3, #0
 8003a7e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d002      	beq.n	8003a8c <HAL_DAC_ConfigChannel+0x1c>
 8003a86:	68bb      	ldr	r3, [r7, #8]
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d101      	bne.n	8003a90 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8003a8c:	2301      	movs	r3, #1
 8003a8e:	e042      	b.n	8003b16 <HAL_DAC_ConfigChannel+0xa6>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	795b      	ldrb	r3, [r3, #5]
 8003a94:	2b01      	cmp	r3, #1
 8003a96:	d101      	bne.n	8003a9c <HAL_DAC_ConfigChannel+0x2c>
 8003a98:	2302      	movs	r3, #2
 8003a9a:	e03c      	b.n	8003b16 <HAL_DAC_ConfigChannel+0xa6>
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	2201      	movs	r2, #1
 8003aa0:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	2202      	movs	r2, #2
 8003aa6:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	61bb      	str	r3, [r7, #24]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
               << (Channel & 0x10UL));
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	f003 0310 	and.w	r3, r3, #16
 8003ab6:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8003aba:	fa02 f303 	lsl.w	r3, r2, r3
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 8003abe:	43db      	mvns	r3, r3
 8003ac0:	69ba      	ldr	r2, [r7, #24]
 8003ac2:	4013      	ands	r3, r2
 8003ac4:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8003ac6:	68bb      	ldr	r3, [r7, #8]
 8003ac8:	681a      	ldr	r2, [r3, #0]
 8003aca:	68bb      	ldr	r3, [r7, #8]
 8003acc:	685b      	ldr	r3, [r3, #4]
 8003ace:	4313      	orrs	r3, r2
 8003ad0:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	f003 0310 	and.w	r3, r3, #16
 8003ad8:	697a      	ldr	r2, [r7, #20]
 8003ada:	fa02 f303 	lsl.w	r3, r2, r3
 8003ade:	69ba      	ldr	r2, [r7, #24]
 8003ae0:	4313      	orrs	r3, r2
 8003ae2:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	69ba      	ldr	r2, [r7, #24]
 8003aea:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	6819      	ldr	r1, [r3, #0]
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	f003 0310 	and.w	r3, r3, #16
 8003af8:	22c0      	movs	r2, #192	@ 0xc0
 8003afa:	fa02 f303 	lsl.w	r3, r2, r3
 8003afe:	43da      	mvns	r2, r3
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	400a      	ands	r2, r1
 8003b06:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	2201      	movs	r2, #1
 8003b0c:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	2200      	movs	r2, #0
 8003b12:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8003b14:	7ffb      	ldrb	r3, [r7, #31]
}
 8003b16:	4618      	mov	r0, r3
 8003b18:	3724      	adds	r7, #36	@ 0x24
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b20:	4770      	bx	lr

08003b22 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8003b22:	b580      	push	{r7, lr}
 8003b24:	b084      	sub	sp, #16
 8003b26:	af00      	add	r7, sp, #0
 8003b28:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b2e:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8003b30:	68f8      	ldr	r0, [r7, #12]
 8003b32:	f7fe fdf1 	bl	8002718 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	2201      	movs	r2, #1
 8003b3a:	711a      	strb	r2, [r3, #4]
}
 8003b3c:	bf00      	nop
 8003b3e:	3710      	adds	r7, #16
 8003b40:	46bd      	mov	sp, r7
 8003b42:	bd80      	pop	{r7, pc}

08003b44 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b084      	sub	sp, #16
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b50:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8003b52:	68f8      	ldr	r0, [r7, #12]
 8003b54:	f7fe fdd0 	bl	80026f8 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8003b58:	bf00      	nop
 8003b5a:	3710      	adds	r7, #16
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	bd80      	pop	{r7, pc}

08003b60 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8003b60:	b580      	push	{r7, lr}
 8003b62:	b084      	sub	sp, #16
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b6c:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	691b      	ldr	r3, [r3, #16]
 8003b72:	f043 0204 	orr.w	r2, r3, #4
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8003b7a:	68f8      	ldr	r0, [r7, #12]
 8003b7c:	f7ff ff6e 	bl	8003a5c <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	2201      	movs	r2, #1
 8003b84:	711a      	strb	r2, [r3, #4]
}
 8003b86:	bf00      	nop
 8003b88:	3710      	adds	r7, #16
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	bd80      	pop	{r7, pc}

08003b8e <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003b8e:	b480      	push	{r7}
 8003b90:	b083      	sub	sp, #12
 8003b92:	af00      	add	r7, sp, #0
 8003b94:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8003b96:	bf00      	nop
 8003b98:	370c      	adds	r7, #12
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba0:	4770      	bx	lr

08003ba2 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003ba2:	b480      	push	{r7}
 8003ba4:	b083      	sub	sp, #12
 8003ba6:	af00      	add	r7, sp, #0
 8003ba8:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8003baa:	bf00      	nop
 8003bac:	370c      	adds	r7, #12
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb4:	4770      	bx	lr

08003bb6 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003bb6:	b480      	push	{r7}
 8003bb8:	b083      	sub	sp, #12
 8003bba:	af00      	add	r7, sp, #0
 8003bbc:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8003bbe:	bf00      	nop
 8003bc0:	370c      	adds	r7, #12
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc8:	4770      	bx	lr

08003bca <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8003bca:	b580      	push	{r7, lr}
 8003bcc:	b084      	sub	sp, #16
 8003bce:	af00      	add	r7, sp, #0
 8003bd0:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bd6:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8003bd8:	68f8      	ldr	r0, [r7, #12]
 8003bda:	f7ff ffd8 	bl	8003b8e <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	2201      	movs	r2, #1
 8003be2:	711a      	strb	r2, [r3, #4]
}
 8003be4:	bf00      	nop
 8003be6:	3710      	adds	r7, #16
 8003be8:	46bd      	mov	sp, r7
 8003bea:	bd80      	pop	{r7, pc}

08003bec <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	b084      	sub	sp, #16
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bf8:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8003bfa:	68f8      	ldr	r0, [r7, #12]
 8003bfc:	f7ff ffd1 	bl	8003ba2 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8003c00:	bf00      	nop
 8003c02:	3710      	adds	r7, #16
 8003c04:	46bd      	mov	sp, r7
 8003c06:	bd80      	pop	{r7, pc}

08003c08 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b084      	sub	sp, #16
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c14:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	691b      	ldr	r3, [r3, #16]
 8003c1a:	f043 0204 	orr.w	r2, r3, #4
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8003c22:	68f8      	ldr	r0, [r7, #12]
 8003c24:	f7ff ffc7 	bl	8003bb6 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	2201      	movs	r2, #1
 8003c2c:	711a      	strb	r2, [r3, #4]
}
 8003c2e:	bf00      	nop
 8003c30:	3710      	adds	r7, #16
 8003c32:	46bd      	mov	sp, r7
 8003c34:	bd80      	pop	{r7, pc}
	...

08003c38 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b086      	sub	sp, #24
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003c40:	2300      	movs	r3, #0
 8003c42:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003c44:	f7ff f8f8 	bl	8002e38 <HAL_GetTick>
 8003c48:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d101      	bne.n	8003c54 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003c50:	2301      	movs	r3, #1
 8003c52:	e099      	b.n	8003d88 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2202      	movs	r2, #2
 8003c58:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2200      	movs	r2, #0
 8003c60:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	681a      	ldr	r2, [r3, #0]
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f022 0201 	bic.w	r2, r2, #1
 8003c72:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003c74:	e00f      	b.n	8003c96 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003c76:	f7ff f8df 	bl	8002e38 <HAL_GetTick>
 8003c7a:	4602      	mov	r2, r0
 8003c7c:	693b      	ldr	r3, [r7, #16]
 8003c7e:	1ad3      	subs	r3, r2, r3
 8003c80:	2b05      	cmp	r3, #5
 8003c82:	d908      	bls.n	8003c96 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2220      	movs	r2, #32
 8003c88:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	2203      	movs	r2, #3
 8003c8e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003c92:	2303      	movs	r3, #3
 8003c94:	e078      	b.n	8003d88 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f003 0301 	and.w	r3, r3, #1
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d1e8      	bne.n	8003c76 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003cac:	697a      	ldr	r2, [r7, #20]
 8003cae:	4b38      	ldr	r3, [pc, #224]	@ (8003d90 <HAL_DMA_Init+0x158>)
 8003cb0:	4013      	ands	r3, r2
 8003cb2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	685a      	ldr	r2, [r3, #4]
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	689b      	ldr	r3, [r3, #8]
 8003cbc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003cc2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	691b      	ldr	r3, [r3, #16]
 8003cc8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003cce:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	699b      	ldr	r3, [r3, #24]
 8003cd4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003cda:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	6a1b      	ldr	r3, [r3, #32]
 8003ce0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003ce2:	697a      	ldr	r2, [r7, #20]
 8003ce4:	4313      	orrs	r3, r2
 8003ce6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cec:	2b04      	cmp	r3, #4
 8003cee:	d107      	bne.n	8003d00 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cf8:	4313      	orrs	r3, r2
 8003cfa:	697a      	ldr	r2, [r7, #20]
 8003cfc:	4313      	orrs	r3, r2
 8003cfe:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	697a      	ldr	r2, [r7, #20]
 8003d06:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	695b      	ldr	r3, [r3, #20]
 8003d0e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003d10:	697b      	ldr	r3, [r7, #20]
 8003d12:	f023 0307 	bic.w	r3, r3, #7
 8003d16:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d1c:	697a      	ldr	r2, [r7, #20]
 8003d1e:	4313      	orrs	r3, r2
 8003d20:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d26:	2b04      	cmp	r3, #4
 8003d28:	d117      	bne.n	8003d5a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d2e:	697a      	ldr	r2, [r7, #20]
 8003d30:	4313      	orrs	r3, r2
 8003d32:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d00e      	beq.n	8003d5a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003d3c:	6878      	ldr	r0, [r7, #4]
 8003d3e:	f000 fa6f 	bl	8004220 <DMA_CheckFifoParam>
 8003d42:	4603      	mov	r3, r0
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d008      	beq.n	8003d5a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2240      	movs	r2, #64	@ 0x40
 8003d4c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	2201      	movs	r2, #1
 8003d52:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003d56:	2301      	movs	r3, #1
 8003d58:	e016      	b.n	8003d88 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	697a      	ldr	r2, [r7, #20]
 8003d60:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003d62:	6878      	ldr	r0, [r7, #4]
 8003d64:	f000 fa26 	bl	80041b4 <DMA_CalcBaseAndBitshift>
 8003d68:	4603      	mov	r3, r0
 8003d6a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d70:	223f      	movs	r2, #63	@ 0x3f
 8003d72:	409a      	lsls	r2, r3
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	2201      	movs	r2, #1
 8003d82:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003d86:	2300      	movs	r3, #0
}
 8003d88:	4618      	mov	r0, r3
 8003d8a:	3718      	adds	r7, #24
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	bd80      	pop	{r7, pc}
 8003d90:	f010803f 	.word	0xf010803f

08003d94 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b086      	sub	sp, #24
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	60f8      	str	r0, [r7, #12]
 8003d9c:	60b9      	str	r1, [r7, #8]
 8003d9e:	607a      	str	r2, [r7, #4]
 8003da0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003da2:	2300      	movs	r3, #0
 8003da4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003daa:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003db2:	2b01      	cmp	r3, #1
 8003db4:	d101      	bne.n	8003dba <HAL_DMA_Start_IT+0x26>
 8003db6:	2302      	movs	r3, #2
 8003db8:	e040      	b.n	8003e3c <HAL_DMA_Start_IT+0xa8>
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	2201      	movs	r2, #1
 8003dbe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003dc8:	b2db      	uxtb	r3, r3
 8003dca:	2b01      	cmp	r3, #1
 8003dcc:	d12f      	bne.n	8003e2e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	2202      	movs	r2, #2
 8003dd2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	2200      	movs	r2, #0
 8003dda:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003ddc:	683b      	ldr	r3, [r7, #0]
 8003dde:	687a      	ldr	r2, [r7, #4]
 8003de0:	68b9      	ldr	r1, [r7, #8]
 8003de2:	68f8      	ldr	r0, [r7, #12]
 8003de4:	f000 f9b8 	bl	8004158 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dec:	223f      	movs	r2, #63	@ 0x3f
 8003dee:	409a      	lsls	r2, r3
 8003df0:	693b      	ldr	r3, [r7, #16]
 8003df2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	681a      	ldr	r2, [r3, #0]
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f042 0216 	orr.w	r2, r2, #22
 8003e02:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d007      	beq.n	8003e1c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	681a      	ldr	r2, [r3, #0]
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f042 0208 	orr.w	r2, r2, #8
 8003e1a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	681a      	ldr	r2, [r3, #0]
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f042 0201 	orr.w	r2, r2, #1
 8003e2a:	601a      	str	r2, [r3, #0]
 8003e2c:	e005      	b.n	8003e3a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	2200      	movs	r2, #0
 8003e32:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003e36:	2302      	movs	r3, #2
 8003e38:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003e3a:	7dfb      	ldrb	r3, [r7, #23]
}
 8003e3c:	4618      	mov	r0, r3
 8003e3e:	3718      	adds	r7, #24
 8003e40:	46bd      	mov	sp, r7
 8003e42:	bd80      	pop	{r7, pc}

08003e44 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	b086      	sub	sp, #24
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003e4c:	2300      	movs	r3, #0
 8003e4e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003e50:	4b8e      	ldr	r3, [pc, #568]	@ (800408c <HAL_DMA_IRQHandler+0x248>)
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	4a8e      	ldr	r2, [pc, #568]	@ (8004090 <HAL_DMA_IRQHandler+0x24c>)
 8003e56:	fba2 2303 	umull	r2, r3, r2, r3
 8003e5a:	0a9b      	lsrs	r3, r3, #10
 8003e5c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e62:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003e64:	693b      	ldr	r3, [r7, #16]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e6e:	2208      	movs	r2, #8
 8003e70:	409a      	lsls	r2, r3
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	4013      	ands	r3, r2
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d01a      	beq.n	8003eb0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f003 0304 	and.w	r3, r3, #4
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d013      	beq.n	8003eb0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	681a      	ldr	r2, [r3, #0]
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f022 0204 	bic.w	r2, r2, #4
 8003e96:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e9c:	2208      	movs	r2, #8
 8003e9e:	409a      	lsls	r2, r3
 8003ea0:	693b      	ldr	r3, [r7, #16]
 8003ea2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ea8:	f043 0201 	orr.w	r2, r3, #1
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003eb4:	2201      	movs	r2, #1
 8003eb6:	409a      	lsls	r2, r3
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	4013      	ands	r3, r2
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d012      	beq.n	8003ee6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	695b      	ldr	r3, [r3, #20]
 8003ec6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d00b      	beq.n	8003ee6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ed2:	2201      	movs	r2, #1
 8003ed4:	409a      	lsls	r2, r3
 8003ed6:	693b      	ldr	r3, [r7, #16]
 8003ed8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ede:	f043 0202 	orr.w	r2, r3, #2
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003eea:	2204      	movs	r2, #4
 8003eec:	409a      	lsls	r2, r3
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	4013      	ands	r3, r2
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d012      	beq.n	8003f1c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f003 0302 	and.w	r3, r3, #2
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d00b      	beq.n	8003f1c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f08:	2204      	movs	r2, #4
 8003f0a:	409a      	lsls	r2, r3
 8003f0c:	693b      	ldr	r3, [r7, #16]
 8003f0e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f14:	f043 0204 	orr.w	r2, r3, #4
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f20:	2210      	movs	r2, #16
 8003f22:	409a      	lsls	r2, r3
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	4013      	ands	r3, r2
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d043      	beq.n	8003fb4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f003 0308 	and.w	r3, r3, #8
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d03c      	beq.n	8003fb4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f3e:	2210      	movs	r2, #16
 8003f40:	409a      	lsls	r2, r3
 8003f42:	693b      	ldr	r3, [r7, #16]
 8003f44:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d018      	beq.n	8003f86 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d108      	bne.n	8003f74 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d024      	beq.n	8003fb4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f6e:	6878      	ldr	r0, [r7, #4]
 8003f70:	4798      	blx	r3
 8003f72:	e01f      	b.n	8003fb4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d01b      	beq.n	8003fb4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f80:	6878      	ldr	r0, [r7, #4]
 8003f82:	4798      	blx	r3
 8003f84:	e016      	b.n	8003fb4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d107      	bne.n	8003fa4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	681a      	ldr	r2, [r3, #0]
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f022 0208 	bic.w	r2, r2, #8
 8003fa2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d003      	beq.n	8003fb4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fb0:	6878      	ldr	r0, [r7, #4]
 8003fb2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fb8:	2220      	movs	r2, #32
 8003fba:	409a      	lsls	r2, r3
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	4013      	ands	r3, r2
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	f000 808f 	beq.w	80040e4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f003 0310 	and.w	r3, r3, #16
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	f000 8087 	beq.w	80040e4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fda:	2220      	movs	r2, #32
 8003fdc:	409a      	lsls	r2, r3
 8003fde:	693b      	ldr	r3, [r7, #16]
 8003fe0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003fe8:	b2db      	uxtb	r3, r3
 8003fea:	2b05      	cmp	r3, #5
 8003fec:	d136      	bne.n	800405c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	681a      	ldr	r2, [r3, #0]
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f022 0216 	bic.w	r2, r2, #22
 8003ffc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	695a      	ldr	r2, [r3, #20]
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800400c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004012:	2b00      	cmp	r3, #0
 8004014:	d103      	bne.n	800401e <HAL_DMA_IRQHandler+0x1da>
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800401a:	2b00      	cmp	r3, #0
 800401c:	d007      	beq.n	800402e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	681a      	ldr	r2, [r3, #0]
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f022 0208 	bic.w	r2, r2, #8
 800402c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004032:	223f      	movs	r2, #63	@ 0x3f
 8004034:	409a      	lsls	r2, r3
 8004036:	693b      	ldr	r3, [r7, #16]
 8004038:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	2201      	movs	r2, #1
 800403e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	2200      	movs	r2, #0
 8004046:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800404e:	2b00      	cmp	r3, #0
 8004050:	d07e      	beq.n	8004150 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004056:	6878      	ldr	r0, [r7, #4]
 8004058:	4798      	blx	r3
        }
        return;
 800405a:	e079      	b.n	8004150 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004066:	2b00      	cmp	r3, #0
 8004068:	d01d      	beq.n	80040a6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004074:	2b00      	cmp	r3, #0
 8004076:	d10d      	bne.n	8004094 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800407c:	2b00      	cmp	r3, #0
 800407e:	d031      	beq.n	80040e4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004084:	6878      	ldr	r0, [r7, #4]
 8004086:	4798      	blx	r3
 8004088:	e02c      	b.n	80040e4 <HAL_DMA_IRQHandler+0x2a0>
 800408a:	bf00      	nop
 800408c:	2000000c 	.word	0x2000000c
 8004090:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004098:	2b00      	cmp	r3, #0
 800409a:	d023      	beq.n	80040e4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040a0:	6878      	ldr	r0, [r7, #4]
 80040a2:	4798      	blx	r3
 80040a4:	e01e      	b.n	80040e4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d10f      	bne.n	80040d4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	681a      	ldr	r2, [r3, #0]
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f022 0210 	bic.w	r2, r2, #16
 80040c2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2201      	movs	r2, #1
 80040c8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2200      	movs	r2, #0
 80040d0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d003      	beq.n	80040e4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040e0:	6878      	ldr	r0, [r7, #4]
 80040e2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d032      	beq.n	8004152 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040f0:	f003 0301 	and.w	r3, r3, #1
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d022      	beq.n	800413e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	2205      	movs	r2, #5
 80040fc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	681a      	ldr	r2, [r3, #0]
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f022 0201 	bic.w	r2, r2, #1
 800410e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004110:	68bb      	ldr	r3, [r7, #8]
 8004112:	3301      	adds	r3, #1
 8004114:	60bb      	str	r3, [r7, #8]
 8004116:	697a      	ldr	r2, [r7, #20]
 8004118:	429a      	cmp	r2, r3
 800411a:	d307      	bcc.n	800412c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f003 0301 	and.w	r3, r3, #1
 8004126:	2b00      	cmp	r3, #0
 8004128:	d1f2      	bne.n	8004110 <HAL_DMA_IRQHandler+0x2cc>
 800412a:	e000      	b.n	800412e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800412c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	2201      	movs	r2, #1
 8004132:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2200      	movs	r2, #0
 800413a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004142:	2b00      	cmp	r3, #0
 8004144:	d005      	beq.n	8004152 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800414a:	6878      	ldr	r0, [r7, #4]
 800414c:	4798      	blx	r3
 800414e:	e000      	b.n	8004152 <HAL_DMA_IRQHandler+0x30e>
        return;
 8004150:	bf00      	nop
    }
  }
}
 8004152:	3718      	adds	r7, #24
 8004154:	46bd      	mov	sp, r7
 8004156:	bd80      	pop	{r7, pc}

08004158 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004158:	b480      	push	{r7}
 800415a:	b085      	sub	sp, #20
 800415c:	af00      	add	r7, sp, #0
 800415e:	60f8      	str	r0, [r7, #12]
 8004160:	60b9      	str	r1, [r7, #8]
 8004162:	607a      	str	r2, [r7, #4]
 8004164:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	681a      	ldr	r2, [r3, #0]
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004174:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	683a      	ldr	r2, [r7, #0]
 800417c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	689b      	ldr	r3, [r3, #8]
 8004182:	2b40      	cmp	r3, #64	@ 0x40
 8004184:	d108      	bne.n	8004198 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	687a      	ldr	r2, [r7, #4]
 800418c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	68ba      	ldr	r2, [r7, #8]
 8004194:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004196:	e007      	b.n	80041a8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	68ba      	ldr	r2, [r7, #8]
 800419e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	687a      	ldr	r2, [r7, #4]
 80041a6:	60da      	str	r2, [r3, #12]
}
 80041a8:	bf00      	nop
 80041aa:	3714      	adds	r7, #20
 80041ac:	46bd      	mov	sp, r7
 80041ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b2:	4770      	bx	lr

080041b4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80041b4:	b480      	push	{r7}
 80041b6:	b085      	sub	sp, #20
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	b2db      	uxtb	r3, r3
 80041c2:	3b10      	subs	r3, #16
 80041c4:	4a14      	ldr	r2, [pc, #80]	@ (8004218 <DMA_CalcBaseAndBitshift+0x64>)
 80041c6:	fba2 2303 	umull	r2, r3, r2, r3
 80041ca:	091b      	lsrs	r3, r3, #4
 80041cc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80041ce:	4a13      	ldr	r2, [pc, #76]	@ (800421c <DMA_CalcBaseAndBitshift+0x68>)
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	4413      	add	r3, r2
 80041d4:	781b      	ldrb	r3, [r3, #0]
 80041d6:	461a      	mov	r2, r3
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	2b03      	cmp	r3, #3
 80041e0:	d909      	bls.n	80041f6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80041ea:	f023 0303 	bic.w	r3, r3, #3
 80041ee:	1d1a      	adds	r2, r3, #4
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	659a      	str	r2, [r3, #88]	@ 0x58
 80041f4:	e007      	b.n	8004206 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80041fe:	f023 0303 	bic.w	r3, r3, #3
 8004202:	687a      	ldr	r2, [r7, #4]
 8004204:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800420a:	4618      	mov	r0, r3
 800420c:	3714      	adds	r7, #20
 800420e:	46bd      	mov	sp, r7
 8004210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004214:	4770      	bx	lr
 8004216:	bf00      	nop
 8004218:	aaaaaaab 	.word	0xaaaaaaab
 800421c:	0800b350 	.word	0x0800b350

08004220 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004220:	b480      	push	{r7}
 8004222:	b085      	sub	sp, #20
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004228:	2300      	movs	r3, #0
 800422a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004230:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	699b      	ldr	r3, [r3, #24]
 8004236:	2b00      	cmp	r3, #0
 8004238:	d11f      	bne.n	800427a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800423a:	68bb      	ldr	r3, [r7, #8]
 800423c:	2b03      	cmp	r3, #3
 800423e:	d856      	bhi.n	80042ee <DMA_CheckFifoParam+0xce>
 8004240:	a201      	add	r2, pc, #4	@ (adr r2, 8004248 <DMA_CheckFifoParam+0x28>)
 8004242:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004246:	bf00      	nop
 8004248:	08004259 	.word	0x08004259
 800424c:	0800426b 	.word	0x0800426b
 8004250:	08004259 	.word	0x08004259
 8004254:	080042ef 	.word	0x080042ef
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800425c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004260:	2b00      	cmp	r3, #0
 8004262:	d046      	beq.n	80042f2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004264:	2301      	movs	r3, #1
 8004266:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004268:	e043      	b.n	80042f2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800426e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004272:	d140      	bne.n	80042f6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004274:	2301      	movs	r3, #1
 8004276:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004278:	e03d      	b.n	80042f6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	699b      	ldr	r3, [r3, #24]
 800427e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004282:	d121      	bne.n	80042c8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004284:	68bb      	ldr	r3, [r7, #8]
 8004286:	2b03      	cmp	r3, #3
 8004288:	d837      	bhi.n	80042fa <DMA_CheckFifoParam+0xda>
 800428a:	a201      	add	r2, pc, #4	@ (adr r2, 8004290 <DMA_CheckFifoParam+0x70>)
 800428c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004290:	080042a1 	.word	0x080042a1
 8004294:	080042a7 	.word	0x080042a7
 8004298:	080042a1 	.word	0x080042a1
 800429c:	080042b9 	.word	0x080042b9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80042a0:	2301      	movs	r3, #1
 80042a2:	73fb      	strb	r3, [r7, #15]
      break;
 80042a4:	e030      	b.n	8004308 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042aa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d025      	beq.n	80042fe <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80042b2:	2301      	movs	r3, #1
 80042b4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80042b6:	e022      	b.n	80042fe <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042bc:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80042c0:	d11f      	bne.n	8004302 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80042c2:	2301      	movs	r3, #1
 80042c4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80042c6:	e01c      	b.n	8004302 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80042c8:	68bb      	ldr	r3, [r7, #8]
 80042ca:	2b02      	cmp	r3, #2
 80042cc:	d903      	bls.n	80042d6 <DMA_CheckFifoParam+0xb6>
 80042ce:	68bb      	ldr	r3, [r7, #8]
 80042d0:	2b03      	cmp	r3, #3
 80042d2:	d003      	beq.n	80042dc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80042d4:	e018      	b.n	8004308 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80042d6:	2301      	movs	r3, #1
 80042d8:	73fb      	strb	r3, [r7, #15]
      break;
 80042da:	e015      	b.n	8004308 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042e0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d00e      	beq.n	8004306 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80042e8:	2301      	movs	r3, #1
 80042ea:	73fb      	strb	r3, [r7, #15]
      break;
 80042ec:	e00b      	b.n	8004306 <DMA_CheckFifoParam+0xe6>
      break;
 80042ee:	bf00      	nop
 80042f0:	e00a      	b.n	8004308 <DMA_CheckFifoParam+0xe8>
      break;
 80042f2:	bf00      	nop
 80042f4:	e008      	b.n	8004308 <DMA_CheckFifoParam+0xe8>
      break;
 80042f6:	bf00      	nop
 80042f8:	e006      	b.n	8004308 <DMA_CheckFifoParam+0xe8>
      break;
 80042fa:	bf00      	nop
 80042fc:	e004      	b.n	8004308 <DMA_CheckFifoParam+0xe8>
      break;
 80042fe:	bf00      	nop
 8004300:	e002      	b.n	8004308 <DMA_CheckFifoParam+0xe8>
      break;   
 8004302:	bf00      	nop
 8004304:	e000      	b.n	8004308 <DMA_CheckFifoParam+0xe8>
      break;
 8004306:	bf00      	nop
    }
  } 
  
  return status; 
 8004308:	7bfb      	ldrb	r3, [r7, #15]
}
 800430a:	4618      	mov	r0, r3
 800430c:	3714      	adds	r7, #20
 800430e:	46bd      	mov	sp, r7
 8004310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004314:	4770      	bx	lr
 8004316:	bf00      	nop

08004318 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004318:	b480      	push	{r7}
 800431a:	b089      	sub	sp, #36	@ 0x24
 800431c:	af00      	add	r7, sp, #0
 800431e:	6078      	str	r0, [r7, #4]
 8004320:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004322:	2300      	movs	r3, #0
 8004324:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004326:	2300      	movs	r3, #0
 8004328:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800432a:	2300      	movs	r3, #0
 800432c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800432e:	2300      	movs	r3, #0
 8004330:	61fb      	str	r3, [r7, #28]
 8004332:	e165      	b.n	8004600 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004334:	2201      	movs	r2, #1
 8004336:	69fb      	ldr	r3, [r7, #28]
 8004338:	fa02 f303 	lsl.w	r3, r2, r3
 800433c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800433e:	683b      	ldr	r3, [r7, #0]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	697a      	ldr	r2, [r7, #20]
 8004344:	4013      	ands	r3, r2
 8004346:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004348:	693a      	ldr	r2, [r7, #16]
 800434a:	697b      	ldr	r3, [r7, #20]
 800434c:	429a      	cmp	r2, r3
 800434e:	f040 8154 	bne.w	80045fa <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004352:	683b      	ldr	r3, [r7, #0]
 8004354:	685b      	ldr	r3, [r3, #4]
 8004356:	f003 0303 	and.w	r3, r3, #3
 800435a:	2b01      	cmp	r3, #1
 800435c:	d005      	beq.n	800436a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800435e:	683b      	ldr	r3, [r7, #0]
 8004360:	685b      	ldr	r3, [r3, #4]
 8004362:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004366:	2b02      	cmp	r3, #2
 8004368:	d130      	bne.n	80043cc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	689b      	ldr	r3, [r3, #8]
 800436e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004370:	69fb      	ldr	r3, [r7, #28]
 8004372:	005b      	lsls	r3, r3, #1
 8004374:	2203      	movs	r2, #3
 8004376:	fa02 f303 	lsl.w	r3, r2, r3
 800437a:	43db      	mvns	r3, r3
 800437c:	69ba      	ldr	r2, [r7, #24]
 800437e:	4013      	ands	r3, r2
 8004380:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004382:	683b      	ldr	r3, [r7, #0]
 8004384:	68da      	ldr	r2, [r3, #12]
 8004386:	69fb      	ldr	r3, [r7, #28]
 8004388:	005b      	lsls	r3, r3, #1
 800438a:	fa02 f303 	lsl.w	r3, r2, r3
 800438e:	69ba      	ldr	r2, [r7, #24]
 8004390:	4313      	orrs	r3, r2
 8004392:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	69ba      	ldr	r2, [r7, #24]
 8004398:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	685b      	ldr	r3, [r3, #4]
 800439e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80043a0:	2201      	movs	r2, #1
 80043a2:	69fb      	ldr	r3, [r7, #28]
 80043a4:	fa02 f303 	lsl.w	r3, r2, r3
 80043a8:	43db      	mvns	r3, r3
 80043aa:	69ba      	ldr	r2, [r7, #24]
 80043ac:	4013      	ands	r3, r2
 80043ae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80043b0:	683b      	ldr	r3, [r7, #0]
 80043b2:	685b      	ldr	r3, [r3, #4]
 80043b4:	091b      	lsrs	r3, r3, #4
 80043b6:	f003 0201 	and.w	r2, r3, #1
 80043ba:	69fb      	ldr	r3, [r7, #28]
 80043bc:	fa02 f303 	lsl.w	r3, r2, r3
 80043c0:	69ba      	ldr	r2, [r7, #24]
 80043c2:	4313      	orrs	r3, r2
 80043c4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	69ba      	ldr	r2, [r7, #24]
 80043ca:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80043cc:	683b      	ldr	r3, [r7, #0]
 80043ce:	685b      	ldr	r3, [r3, #4]
 80043d0:	f003 0303 	and.w	r3, r3, #3
 80043d4:	2b03      	cmp	r3, #3
 80043d6:	d017      	beq.n	8004408 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	68db      	ldr	r3, [r3, #12]
 80043dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80043de:	69fb      	ldr	r3, [r7, #28]
 80043e0:	005b      	lsls	r3, r3, #1
 80043e2:	2203      	movs	r2, #3
 80043e4:	fa02 f303 	lsl.w	r3, r2, r3
 80043e8:	43db      	mvns	r3, r3
 80043ea:	69ba      	ldr	r2, [r7, #24]
 80043ec:	4013      	ands	r3, r2
 80043ee:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80043f0:	683b      	ldr	r3, [r7, #0]
 80043f2:	689a      	ldr	r2, [r3, #8]
 80043f4:	69fb      	ldr	r3, [r7, #28]
 80043f6:	005b      	lsls	r3, r3, #1
 80043f8:	fa02 f303 	lsl.w	r3, r2, r3
 80043fc:	69ba      	ldr	r2, [r7, #24]
 80043fe:	4313      	orrs	r3, r2
 8004400:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	69ba      	ldr	r2, [r7, #24]
 8004406:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	685b      	ldr	r3, [r3, #4]
 800440c:	f003 0303 	and.w	r3, r3, #3
 8004410:	2b02      	cmp	r3, #2
 8004412:	d123      	bne.n	800445c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004414:	69fb      	ldr	r3, [r7, #28]
 8004416:	08da      	lsrs	r2, r3, #3
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	3208      	adds	r2, #8
 800441c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004420:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004422:	69fb      	ldr	r3, [r7, #28]
 8004424:	f003 0307 	and.w	r3, r3, #7
 8004428:	009b      	lsls	r3, r3, #2
 800442a:	220f      	movs	r2, #15
 800442c:	fa02 f303 	lsl.w	r3, r2, r3
 8004430:	43db      	mvns	r3, r3
 8004432:	69ba      	ldr	r2, [r7, #24]
 8004434:	4013      	ands	r3, r2
 8004436:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	691a      	ldr	r2, [r3, #16]
 800443c:	69fb      	ldr	r3, [r7, #28]
 800443e:	f003 0307 	and.w	r3, r3, #7
 8004442:	009b      	lsls	r3, r3, #2
 8004444:	fa02 f303 	lsl.w	r3, r2, r3
 8004448:	69ba      	ldr	r2, [r7, #24]
 800444a:	4313      	orrs	r3, r2
 800444c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800444e:	69fb      	ldr	r3, [r7, #28]
 8004450:	08da      	lsrs	r2, r3, #3
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	3208      	adds	r2, #8
 8004456:	69b9      	ldr	r1, [r7, #24]
 8004458:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004462:	69fb      	ldr	r3, [r7, #28]
 8004464:	005b      	lsls	r3, r3, #1
 8004466:	2203      	movs	r2, #3
 8004468:	fa02 f303 	lsl.w	r3, r2, r3
 800446c:	43db      	mvns	r3, r3
 800446e:	69ba      	ldr	r2, [r7, #24]
 8004470:	4013      	ands	r3, r2
 8004472:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004474:	683b      	ldr	r3, [r7, #0]
 8004476:	685b      	ldr	r3, [r3, #4]
 8004478:	f003 0203 	and.w	r2, r3, #3
 800447c:	69fb      	ldr	r3, [r7, #28]
 800447e:	005b      	lsls	r3, r3, #1
 8004480:	fa02 f303 	lsl.w	r3, r2, r3
 8004484:	69ba      	ldr	r2, [r7, #24]
 8004486:	4313      	orrs	r3, r2
 8004488:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	69ba      	ldr	r2, [r7, #24]
 800448e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004490:	683b      	ldr	r3, [r7, #0]
 8004492:	685b      	ldr	r3, [r3, #4]
 8004494:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004498:	2b00      	cmp	r3, #0
 800449a:	f000 80ae 	beq.w	80045fa <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800449e:	2300      	movs	r3, #0
 80044a0:	60fb      	str	r3, [r7, #12]
 80044a2:	4b5d      	ldr	r3, [pc, #372]	@ (8004618 <HAL_GPIO_Init+0x300>)
 80044a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044a6:	4a5c      	ldr	r2, [pc, #368]	@ (8004618 <HAL_GPIO_Init+0x300>)
 80044a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80044ac:	6453      	str	r3, [r2, #68]	@ 0x44
 80044ae:	4b5a      	ldr	r3, [pc, #360]	@ (8004618 <HAL_GPIO_Init+0x300>)
 80044b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80044b6:	60fb      	str	r3, [r7, #12]
 80044b8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80044ba:	4a58      	ldr	r2, [pc, #352]	@ (800461c <HAL_GPIO_Init+0x304>)
 80044bc:	69fb      	ldr	r3, [r7, #28]
 80044be:	089b      	lsrs	r3, r3, #2
 80044c0:	3302      	adds	r3, #2
 80044c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80044c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80044c8:	69fb      	ldr	r3, [r7, #28]
 80044ca:	f003 0303 	and.w	r3, r3, #3
 80044ce:	009b      	lsls	r3, r3, #2
 80044d0:	220f      	movs	r2, #15
 80044d2:	fa02 f303 	lsl.w	r3, r2, r3
 80044d6:	43db      	mvns	r3, r3
 80044d8:	69ba      	ldr	r2, [r7, #24]
 80044da:	4013      	ands	r3, r2
 80044dc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	4a4f      	ldr	r2, [pc, #316]	@ (8004620 <HAL_GPIO_Init+0x308>)
 80044e2:	4293      	cmp	r3, r2
 80044e4:	d025      	beq.n	8004532 <HAL_GPIO_Init+0x21a>
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	4a4e      	ldr	r2, [pc, #312]	@ (8004624 <HAL_GPIO_Init+0x30c>)
 80044ea:	4293      	cmp	r3, r2
 80044ec:	d01f      	beq.n	800452e <HAL_GPIO_Init+0x216>
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	4a4d      	ldr	r2, [pc, #308]	@ (8004628 <HAL_GPIO_Init+0x310>)
 80044f2:	4293      	cmp	r3, r2
 80044f4:	d019      	beq.n	800452a <HAL_GPIO_Init+0x212>
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	4a4c      	ldr	r2, [pc, #304]	@ (800462c <HAL_GPIO_Init+0x314>)
 80044fa:	4293      	cmp	r3, r2
 80044fc:	d013      	beq.n	8004526 <HAL_GPIO_Init+0x20e>
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	4a4b      	ldr	r2, [pc, #300]	@ (8004630 <HAL_GPIO_Init+0x318>)
 8004502:	4293      	cmp	r3, r2
 8004504:	d00d      	beq.n	8004522 <HAL_GPIO_Init+0x20a>
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	4a4a      	ldr	r2, [pc, #296]	@ (8004634 <HAL_GPIO_Init+0x31c>)
 800450a:	4293      	cmp	r3, r2
 800450c:	d007      	beq.n	800451e <HAL_GPIO_Init+0x206>
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	4a49      	ldr	r2, [pc, #292]	@ (8004638 <HAL_GPIO_Init+0x320>)
 8004512:	4293      	cmp	r3, r2
 8004514:	d101      	bne.n	800451a <HAL_GPIO_Init+0x202>
 8004516:	2306      	movs	r3, #6
 8004518:	e00c      	b.n	8004534 <HAL_GPIO_Init+0x21c>
 800451a:	2307      	movs	r3, #7
 800451c:	e00a      	b.n	8004534 <HAL_GPIO_Init+0x21c>
 800451e:	2305      	movs	r3, #5
 8004520:	e008      	b.n	8004534 <HAL_GPIO_Init+0x21c>
 8004522:	2304      	movs	r3, #4
 8004524:	e006      	b.n	8004534 <HAL_GPIO_Init+0x21c>
 8004526:	2303      	movs	r3, #3
 8004528:	e004      	b.n	8004534 <HAL_GPIO_Init+0x21c>
 800452a:	2302      	movs	r3, #2
 800452c:	e002      	b.n	8004534 <HAL_GPIO_Init+0x21c>
 800452e:	2301      	movs	r3, #1
 8004530:	e000      	b.n	8004534 <HAL_GPIO_Init+0x21c>
 8004532:	2300      	movs	r3, #0
 8004534:	69fa      	ldr	r2, [r7, #28]
 8004536:	f002 0203 	and.w	r2, r2, #3
 800453a:	0092      	lsls	r2, r2, #2
 800453c:	4093      	lsls	r3, r2
 800453e:	69ba      	ldr	r2, [r7, #24]
 8004540:	4313      	orrs	r3, r2
 8004542:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004544:	4935      	ldr	r1, [pc, #212]	@ (800461c <HAL_GPIO_Init+0x304>)
 8004546:	69fb      	ldr	r3, [r7, #28]
 8004548:	089b      	lsrs	r3, r3, #2
 800454a:	3302      	adds	r3, #2
 800454c:	69ba      	ldr	r2, [r7, #24]
 800454e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004552:	4b3a      	ldr	r3, [pc, #232]	@ (800463c <HAL_GPIO_Init+0x324>)
 8004554:	689b      	ldr	r3, [r3, #8]
 8004556:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004558:	693b      	ldr	r3, [r7, #16]
 800455a:	43db      	mvns	r3, r3
 800455c:	69ba      	ldr	r2, [r7, #24]
 800455e:	4013      	ands	r3, r2
 8004560:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004562:	683b      	ldr	r3, [r7, #0]
 8004564:	685b      	ldr	r3, [r3, #4]
 8004566:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800456a:	2b00      	cmp	r3, #0
 800456c:	d003      	beq.n	8004576 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800456e:	69ba      	ldr	r2, [r7, #24]
 8004570:	693b      	ldr	r3, [r7, #16]
 8004572:	4313      	orrs	r3, r2
 8004574:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004576:	4a31      	ldr	r2, [pc, #196]	@ (800463c <HAL_GPIO_Init+0x324>)
 8004578:	69bb      	ldr	r3, [r7, #24]
 800457a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800457c:	4b2f      	ldr	r3, [pc, #188]	@ (800463c <HAL_GPIO_Init+0x324>)
 800457e:	68db      	ldr	r3, [r3, #12]
 8004580:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004582:	693b      	ldr	r3, [r7, #16]
 8004584:	43db      	mvns	r3, r3
 8004586:	69ba      	ldr	r2, [r7, #24]
 8004588:	4013      	ands	r3, r2
 800458a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800458c:	683b      	ldr	r3, [r7, #0]
 800458e:	685b      	ldr	r3, [r3, #4]
 8004590:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004594:	2b00      	cmp	r3, #0
 8004596:	d003      	beq.n	80045a0 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8004598:	69ba      	ldr	r2, [r7, #24]
 800459a:	693b      	ldr	r3, [r7, #16]
 800459c:	4313      	orrs	r3, r2
 800459e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80045a0:	4a26      	ldr	r2, [pc, #152]	@ (800463c <HAL_GPIO_Init+0x324>)
 80045a2:	69bb      	ldr	r3, [r7, #24]
 80045a4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80045a6:	4b25      	ldr	r3, [pc, #148]	@ (800463c <HAL_GPIO_Init+0x324>)
 80045a8:	685b      	ldr	r3, [r3, #4]
 80045aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80045ac:	693b      	ldr	r3, [r7, #16]
 80045ae:	43db      	mvns	r3, r3
 80045b0:	69ba      	ldr	r2, [r7, #24]
 80045b2:	4013      	ands	r3, r2
 80045b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80045b6:	683b      	ldr	r3, [r7, #0]
 80045b8:	685b      	ldr	r3, [r3, #4]
 80045ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d003      	beq.n	80045ca <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80045c2:	69ba      	ldr	r2, [r7, #24]
 80045c4:	693b      	ldr	r3, [r7, #16]
 80045c6:	4313      	orrs	r3, r2
 80045c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80045ca:	4a1c      	ldr	r2, [pc, #112]	@ (800463c <HAL_GPIO_Init+0x324>)
 80045cc:	69bb      	ldr	r3, [r7, #24]
 80045ce:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80045d0:	4b1a      	ldr	r3, [pc, #104]	@ (800463c <HAL_GPIO_Init+0x324>)
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80045d6:	693b      	ldr	r3, [r7, #16]
 80045d8:	43db      	mvns	r3, r3
 80045da:	69ba      	ldr	r2, [r7, #24]
 80045dc:	4013      	ands	r3, r2
 80045de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80045e0:	683b      	ldr	r3, [r7, #0]
 80045e2:	685b      	ldr	r3, [r3, #4]
 80045e4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d003      	beq.n	80045f4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80045ec:	69ba      	ldr	r2, [r7, #24]
 80045ee:	693b      	ldr	r3, [r7, #16]
 80045f0:	4313      	orrs	r3, r2
 80045f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80045f4:	4a11      	ldr	r2, [pc, #68]	@ (800463c <HAL_GPIO_Init+0x324>)
 80045f6:	69bb      	ldr	r3, [r7, #24]
 80045f8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80045fa:	69fb      	ldr	r3, [r7, #28]
 80045fc:	3301      	adds	r3, #1
 80045fe:	61fb      	str	r3, [r7, #28]
 8004600:	69fb      	ldr	r3, [r7, #28]
 8004602:	2b0f      	cmp	r3, #15
 8004604:	f67f ae96 	bls.w	8004334 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004608:	bf00      	nop
 800460a:	bf00      	nop
 800460c:	3724      	adds	r7, #36	@ 0x24
 800460e:	46bd      	mov	sp, r7
 8004610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004614:	4770      	bx	lr
 8004616:	bf00      	nop
 8004618:	40023800 	.word	0x40023800
 800461c:	40013800 	.word	0x40013800
 8004620:	40020000 	.word	0x40020000
 8004624:	40020400 	.word	0x40020400
 8004628:	40020800 	.word	0x40020800
 800462c:	40020c00 	.word	0x40020c00
 8004630:	40021000 	.word	0x40021000
 8004634:	40021400 	.word	0x40021400
 8004638:	40021800 	.word	0x40021800
 800463c:	40013c00 	.word	0x40013c00

08004640 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004640:	b480      	push	{r7}
 8004642:	b085      	sub	sp, #20
 8004644:	af00      	add	r7, sp, #0
 8004646:	6078      	str	r0, [r7, #4]
 8004648:	460b      	mov	r3, r1
 800464a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	691a      	ldr	r2, [r3, #16]
 8004650:	887b      	ldrh	r3, [r7, #2]
 8004652:	4013      	ands	r3, r2
 8004654:	2b00      	cmp	r3, #0
 8004656:	d002      	beq.n	800465e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004658:	2301      	movs	r3, #1
 800465a:	73fb      	strb	r3, [r7, #15]
 800465c:	e001      	b.n	8004662 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800465e:	2300      	movs	r3, #0
 8004660:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004662:	7bfb      	ldrb	r3, [r7, #15]
}
 8004664:	4618      	mov	r0, r3
 8004666:	3714      	adds	r7, #20
 8004668:	46bd      	mov	sp, r7
 800466a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466e:	4770      	bx	lr

08004670 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004670:	b480      	push	{r7}
 8004672:	b083      	sub	sp, #12
 8004674:	af00      	add	r7, sp, #0
 8004676:	6078      	str	r0, [r7, #4]
 8004678:	460b      	mov	r3, r1
 800467a:	807b      	strh	r3, [r7, #2]
 800467c:	4613      	mov	r3, r2
 800467e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004680:	787b      	ldrb	r3, [r7, #1]
 8004682:	2b00      	cmp	r3, #0
 8004684:	d003      	beq.n	800468e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004686:	887a      	ldrh	r2, [r7, #2]
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800468c:	e003      	b.n	8004696 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800468e:	887b      	ldrh	r3, [r7, #2]
 8004690:	041a      	lsls	r2, r3, #16
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	619a      	str	r2, [r3, #24]
}
 8004696:	bf00      	nop
 8004698:	370c      	adds	r7, #12
 800469a:	46bd      	mov	sp, r7
 800469c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a0:	4770      	bx	lr
	...

080046a4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b082      	sub	sp, #8
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	4603      	mov	r3, r0
 80046ac:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80046ae:	4b08      	ldr	r3, [pc, #32]	@ (80046d0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80046b0:	695a      	ldr	r2, [r3, #20]
 80046b2:	88fb      	ldrh	r3, [r7, #6]
 80046b4:	4013      	ands	r3, r2
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d006      	beq.n	80046c8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80046ba:	4a05      	ldr	r2, [pc, #20]	@ (80046d0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80046bc:	88fb      	ldrh	r3, [r7, #6]
 80046be:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80046c0:	88fb      	ldrh	r3, [r7, #6]
 80046c2:	4618      	mov	r0, r3
 80046c4:	f7fc fe34 	bl	8001330 <HAL_GPIO_EXTI_Callback>
  }
}
 80046c8:	bf00      	nop
 80046ca:	3708      	adds	r7, #8
 80046cc:	46bd      	mov	sp, r7
 80046ce:	bd80      	pop	{r7, pc}
 80046d0:	40013c00 	.word	0x40013c00

080046d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80046d4:	b580      	push	{r7, lr}
 80046d6:	b084      	sub	sp, #16
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
 80046dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d101      	bne.n	80046e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80046e4:	2301      	movs	r3, #1
 80046e6:	e0cc      	b.n	8004882 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80046e8:	4b68      	ldr	r3, [pc, #416]	@ (800488c <HAL_RCC_ClockConfig+0x1b8>)
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f003 030f 	and.w	r3, r3, #15
 80046f0:	683a      	ldr	r2, [r7, #0]
 80046f2:	429a      	cmp	r2, r3
 80046f4:	d90c      	bls.n	8004710 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046f6:	4b65      	ldr	r3, [pc, #404]	@ (800488c <HAL_RCC_ClockConfig+0x1b8>)
 80046f8:	683a      	ldr	r2, [r7, #0]
 80046fa:	b2d2      	uxtb	r2, r2
 80046fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80046fe:	4b63      	ldr	r3, [pc, #396]	@ (800488c <HAL_RCC_ClockConfig+0x1b8>)
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f003 030f 	and.w	r3, r3, #15
 8004706:	683a      	ldr	r2, [r7, #0]
 8004708:	429a      	cmp	r2, r3
 800470a:	d001      	beq.n	8004710 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800470c:	2301      	movs	r3, #1
 800470e:	e0b8      	b.n	8004882 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f003 0302 	and.w	r3, r3, #2
 8004718:	2b00      	cmp	r3, #0
 800471a:	d020      	beq.n	800475e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f003 0304 	and.w	r3, r3, #4
 8004724:	2b00      	cmp	r3, #0
 8004726:	d005      	beq.n	8004734 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004728:	4b59      	ldr	r3, [pc, #356]	@ (8004890 <HAL_RCC_ClockConfig+0x1bc>)
 800472a:	689b      	ldr	r3, [r3, #8]
 800472c:	4a58      	ldr	r2, [pc, #352]	@ (8004890 <HAL_RCC_ClockConfig+0x1bc>)
 800472e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004732:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f003 0308 	and.w	r3, r3, #8
 800473c:	2b00      	cmp	r3, #0
 800473e:	d005      	beq.n	800474c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004740:	4b53      	ldr	r3, [pc, #332]	@ (8004890 <HAL_RCC_ClockConfig+0x1bc>)
 8004742:	689b      	ldr	r3, [r3, #8]
 8004744:	4a52      	ldr	r2, [pc, #328]	@ (8004890 <HAL_RCC_ClockConfig+0x1bc>)
 8004746:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800474a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800474c:	4b50      	ldr	r3, [pc, #320]	@ (8004890 <HAL_RCC_ClockConfig+0x1bc>)
 800474e:	689b      	ldr	r3, [r3, #8]
 8004750:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	689b      	ldr	r3, [r3, #8]
 8004758:	494d      	ldr	r1, [pc, #308]	@ (8004890 <HAL_RCC_ClockConfig+0x1bc>)
 800475a:	4313      	orrs	r3, r2
 800475c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f003 0301 	and.w	r3, r3, #1
 8004766:	2b00      	cmp	r3, #0
 8004768:	d044      	beq.n	80047f4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	685b      	ldr	r3, [r3, #4]
 800476e:	2b01      	cmp	r3, #1
 8004770:	d107      	bne.n	8004782 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004772:	4b47      	ldr	r3, [pc, #284]	@ (8004890 <HAL_RCC_ClockConfig+0x1bc>)
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800477a:	2b00      	cmp	r3, #0
 800477c:	d119      	bne.n	80047b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800477e:	2301      	movs	r3, #1
 8004780:	e07f      	b.n	8004882 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	685b      	ldr	r3, [r3, #4]
 8004786:	2b02      	cmp	r3, #2
 8004788:	d003      	beq.n	8004792 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800478e:	2b03      	cmp	r3, #3
 8004790:	d107      	bne.n	80047a2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004792:	4b3f      	ldr	r3, [pc, #252]	@ (8004890 <HAL_RCC_ClockConfig+0x1bc>)
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800479a:	2b00      	cmp	r3, #0
 800479c:	d109      	bne.n	80047b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800479e:	2301      	movs	r3, #1
 80047a0:	e06f      	b.n	8004882 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047a2:	4b3b      	ldr	r3, [pc, #236]	@ (8004890 <HAL_RCC_ClockConfig+0x1bc>)
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f003 0302 	and.w	r3, r3, #2
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d101      	bne.n	80047b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80047ae:	2301      	movs	r3, #1
 80047b0:	e067      	b.n	8004882 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80047b2:	4b37      	ldr	r3, [pc, #220]	@ (8004890 <HAL_RCC_ClockConfig+0x1bc>)
 80047b4:	689b      	ldr	r3, [r3, #8]
 80047b6:	f023 0203 	bic.w	r2, r3, #3
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	685b      	ldr	r3, [r3, #4]
 80047be:	4934      	ldr	r1, [pc, #208]	@ (8004890 <HAL_RCC_ClockConfig+0x1bc>)
 80047c0:	4313      	orrs	r3, r2
 80047c2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80047c4:	f7fe fb38 	bl	8002e38 <HAL_GetTick>
 80047c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047ca:	e00a      	b.n	80047e2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80047cc:	f7fe fb34 	bl	8002e38 <HAL_GetTick>
 80047d0:	4602      	mov	r2, r0
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	1ad3      	subs	r3, r2, r3
 80047d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047da:	4293      	cmp	r3, r2
 80047dc:	d901      	bls.n	80047e2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80047de:	2303      	movs	r3, #3
 80047e0:	e04f      	b.n	8004882 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047e2:	4b2b      	ldr	r3, [pc, #172]	@ (8004890 <HAL_RCC_ClockConfig+0x1bc>)
 80047e4:	689b      	ldr	r3, [r3, #8]
 80047e6:	f003 020c 	and.w	r2, r3, #12
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	685b      	ldr	r3, [r3, #4]
 80047ee:	009b      	lsls	r3, r3, #2
 80047f0:	429a      	cmp	r2, r3
 80047f2:	d1eb      	bne.n	80047cc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80047f4:	4b25      	ldr	r3, [pc, #148]	@ (800488c <HAL_RCC_ClockConfig+0x1b8>)
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f003 030f 	and.w	r3, r3, #15
 80047fc:	683a      	ldr	r2, [r7, #0]
 80047fe:	429a      	cmp	r2, r3
 8004800:	d20c      	bcs.n	800481c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004802:	4b22      	ldr	r3, [pc, #136]	@ (800488c <HAL_RCC_ClockConfig+0x1b8>)
 8004804:	683a      	ldr	r2, [r7, #0]
 8004806:	b2d2      	uxtb	r2, r2
 8004808:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800480a:	4b20      	ldr	r3, [pc, #128]	@ (800488c <HAL_RCC_ClockConfig+0x1b8>)
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f003 030f 	and.w	r3, r3, #15
 8004812:	683a      	ldr	r2, [r7, #0]
 8004814:	429a      	cmp	r2, r3
 8004816:	d001      	beq.n	800481c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004818:	2301      	movs	r3, #1
 800481a:	e032      	b.n	8004882 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f003 0304 	and.w	r3, r3, #4
 8004824:	2b00      	cmp	r3, #0
 8004826:	d008      	beq.n	800483a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004828:	4b19      	ldr	r3, [pc, #100]	@ (8004890 <HAL_RCC_ClockConfig+0x1bc>)
 800482a:	689b      	ldr	r3, [r3, #8]
 800482c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	68db      	ldr	r3, [r3, #12]
 8004834:	4916      	ldr	r1, [pc, #88]	@ (8004890 <HAL_RCC_ClockConfig+0x1bc>)
 8004836:	4313      	orrs	r3, r2
 8004838:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f003 0308 	and.w	r3, r3, #8
 8004842:	2b00      	cmp	r3, #0
 8004844:	d009      	beq.n	800485a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004846:	4b12      	ldr	r3, [pc, #72]	@ (8004890 <HAL_RCC_ClockConfig+0x1bc>)
 8004848:	689b      	ldr	r3, [r3, #8]
 800484a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	691b      	ldr	r3, [r3, #16]
 8004852:	00db      	lsls	r3, r3, #3
 8004854:	490e      	ldr	r1, [pc, #56]	@ (8004890 <HAL_RCC_ClockConfig+0x1bc>)
 8004856:	4313      	orrs	r3, r2
 8004858:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800485a:	f000 f855 	bl	8004908 <HAL_RCC_GetSysClockFreq>
 800485e:	4602      	mov	r2, r0
 8004860:	4b0b      	ldr	r3, [pc, #44]	@ (8004890 <HAL_RCC_ClockConfig+0x1bc>)
 8004862:	689b      	ldr	r3, [r3, #8]
 8004864:	091b      	lsrs	r3, r3, #4
 8004866:	f003 030f 	and.w	r3, r3, #15
 800486a:	490a      	ldr	r1, [pc, #40]	@ (8004894 <HAL_RCC_ClockConfig+0x1c0>)
 800486c:	5ccb      	ldrb	r3, [r1, r3]
 800486e:	fa22 f303 	lsr.w	r3, r2, r3
 8004872:	4a09      	ldr	r2, [pc, #36]	@ (8004898 <HAL_RCC_ClockConfig+0x1c4>)
 8004874:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004876:	4b09      	ldr	r3, [pc, #36]	@ (800489c <HAL_RCC_ClockConfig+0x1c8>)
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	4618      	mov	r0, r3
 800487c:	f7fe fa98 	bl	8002db0 <HAL_InitTick>

  return HAL_OK;
 8004880:	2300      	movs	r3, #0
}
 8004882:	4618      	mov	r0, r3
 8004884:	3710      	adds	r7, #16
 8004886:	46bd      	mov	sp, r7
 8004888:	bd80      	pop	{r7, pc}
 800488a:	bf00      	nop
 800488c:	40023c00 	.word	0x40023c00
 8004890:	40023800 	.word	0x40023800
 8004894:	0800b338 	.word	0x0800b338
 8004898:	2000000c 	.word	0x2000000c
 800489c:	20000010 	.word	0x20000010

080048a0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80048a0:	b480      	push	{r7}
 80048a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80048a4:	4b03      	ldr	r3, [pc, #12]	@ (80048b4 <HAL_RCC_GetHCLKFreq+0x14>)
 80048a6:	681b      	ldr	r3, [r3, #0]
}
 80048a8:	4618      	mov	r0, r3
 80048aa:	46bd      	mov	sp, r7
 80048ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b0:	4770      	bx	lr
 80048b2:	bf00      	nop
 80048b4:	2000000c 	.word	0x2000000c

080048b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80048bc:	f7ff fff0 	bl	80048a0 <HAL_RCC_GetHCLKFreq>
 80048c0:	4602      	mov	r2, r0
 80048c2:	4b05      	ldr	r3, [pc, #20]	@ (80048d8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80048c4:	689b      	ldr	r3, [r3, #8]
 80048c6:	0a9b      	lsrs	r3, r3, #10
 80048c8:	f003 0307 	and.w	r3, r3, #7
 80048cc:	4903      	ldr	r1, [pc, #12]	@ (80048dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80048ce:	5ccb      	ldrb	r3, [r1, r3]
 80048d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80048d4:	4618      	mov	r0, r3
 80048d6:	bd80      	pop	{r7, pc}
 80048d8:	40023800 	.word	0x40023800
 80048dc:	0800b348 	.word	0x0800b348

080048e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80048e0:	b580      	push	{r7, lr}
 80048e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80048e4:	f7ff ffdc 	bl	80048a0 <HAL_RCC_GetHCLKFreq>
 80048e8:	4602      	mov	r2, r0
 80048ea:	4b05      	ldr	r3, [pc, #20]	@ (8004900 <HAL_RCC_GetPCLK2Freq+0x20>)
 80048ec:	689b      	ldr	r3, [r3, #8]
 80048ee:	0b5b      	lsrs	r3, r3, #13
 80048f0:	f003 0307 	and.w	r3, r3, #7
 80048f4:	4903      	ldr	r1, [pc, #12]	@ (8004904 <HAL_RCC_GetPCLK2Freq+0x24>)
 80048f6:	5ccb      	ldrb	r3, [r1, r3]
 80048f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80048fc:	4618      	mov	r0, r3
 80048fe:	bd80      	pop	{r7, pc}
 8004900:	40023800 	.word	0x40023800
 8004904:	0800b348 	.word	0x0800b348

08004908 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004908:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800490c:	b0ae      	sub	sp, #184	@ 0xb8
 800490e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004910:	2300      	movs	r3, #0
 8004912:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8004916:	2300      	movs	r3, #0
 8004918:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 800491c:	2300      	movs	r3, #0
 800491e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8004922:	2300      	movs	r3, #0
 8004924:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8004928:	2300      	movs	r3, #0
 800492a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800492e:	4bcb      	ldr	r3, [pc, #812]	@ (8004c5c <HAL_RCC_GetSysClockFreq+0x354>)
 8004930:	689b      	ldr	r3, [r3, #8]
 8004932:	f003 030c 	and.w	r3, r3, #12
 8004936:	2b0c      	cmp	r3, #12
 8004938:	f200 8206 	bhi.w	8004d48 <HAL_RCC_GetSysClockFreq+0x440>
 800493c:	a201      	add	r2, pc, #4	@ (adr r2, 8004944 <HAL_RCC_GetSysClockFreq+0x3c>)
 800493e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004942:	bf00      	nop
 8004944:	08004979 	.word	0x08004979
 8004948:	08004d49 	.word	0x08004d49
 800494c:	08004d49 	.word	0x08004d49
 8004950:	08004d49 	.word	0x08004d49
 8004954:	08004981 	.word	0x08004981
 8004958:	08004d49 	.word	0x08004d49
 800495c:	08004d49 	.word	0x08004d49
 8004960:	08004d49 	.word	0x08004d49
 8004964:	08004989 	.word	0x08004989
 8004968:	08004d49 	.word	0x08004d49
 800496c:	08004d49 	.word	0x08004d49
 8004970:	08004d49 	.word	0x08004d49
 8004974:	08004b79 	.word	0x08004b79
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004978:	4bb9      	ldr	r3, [pc, #740]	@ (8004c60 <HAL_RCC_GetSysClockFreq+0x358>)
 800497a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800497e:	e1e7      	b.n	8004d50 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004980:	4bb8      	ldr	r3, [pc, #736]	@ (8004c64 <HAL_RCC_GetSysClockFreq+0x35c>)
 8004982:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004986:	e1e3      	b.n	8004d50 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004988:	4bb4      	ldr	r3, [pc, #720]	@ (8004c5c <HAL_RCC_GetSysClockFreq+0x354>)
 800498a:	685b      	ldr	r3, [r3, #4]
 800498c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004990:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004994:	4bb1      	ldr	r3, [pc, #708]	@ (8004c5c <HAL_RCC_GetSysClockFreq+0x354>)
 8004996:	685b      	ldr	r3, [r3, #4]
 8004998:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800499c:	2b00      	cmp	r3, #0
 800499e:	d071      	beq.n	8004a84 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80049a0:	4bae      	ldr	r3, [pc, #696]	@ (8004c5c <HAL_RCC_GetSysClockFreq+0x354>)
 80049a2:	685b      	ldr	r3, [r3, #4]
 80049a4:	099b      	lsrs	r3, r3, #6
 80049a6:	2200      	movs	r2, #0
 80049a8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80049ac:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80049b0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80049b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80049b8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80049bc:	2300      	movs	r3, #0
 80049be:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80049c2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80049c6:	4622      	mov	r2, r4
 80049c8:	462b      	mov	r3, r5
 80049ca:	f04f 0000 	mov.w	r0, #0
 80049ce:	f04f 0100 	mov.w	r1, #0
 80049d2:	0159      	lsls	r1, r3, #5
 80049d4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80049d8:	0150      	lsls	r0, r2, #5
 80049da:	4602      	mov	r2, r0
 80049dc:	460b      	mov	r3, r1
 80049de:	4621      	mov	r1, r4
 80049e0:	1a51      	subs	r1, r2, r1
 80049e2:	6439      	str	r1, [r7, #64]	@ 0x40
 80049e4:	4629      	mov	r1, r5
 80049e6:	eb63 0301 	sbc.w	r3, r3, r1
 80049ea:	647b      	str	r3, [r7, #68]	@ 0x44
 80049ec:	f04f 0200 	mov.w	r2, #0
 80049f0:	f04f 0300 	mov.w	r3, #0
 80049f4:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 80049f8:	4649      	mov	r1, r9
 80049fa:	018b      	lsls	r3, r1, #6
 80049fc:	4641      	mov	r1, r8
 80049fe:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004a02:	4641      	mov	r1, r8
 8004a04:	018a      	lsls	r2, r1, #6
 8004a06:	4641      	mov	r1, r8
 8004a08:	1a51      	subs	r1, r2, r1
 8004a0a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004a0c:	4649      	mov	r1, r9
 8004a0e:	eb63 0301 	sbc.w	r3, r3, r1
 8004a12:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004a14:	f04f 0200 	mov.w	r2, #0
 8004a18:	f04f 0300 	mov.w	r3, #0
 8004a1c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8004a20:	4649      	mov	r1, r9
 8004a22:	00cb      	lsls	r3, r1, #3
 8004a24:	4641      	mov	r1, r8
 8004a26:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004a2a:	4641      	mov	r1, r8
 8004a2c:	00ca      	lsls	r2, r1, #3
 8004a2e:	4610      	mov	r0, r2
 8004a30:	4619      	mov	r1, r3
 8004a32:	4603      	mov	r3, r0
 8004a34:	4622      	mov	r2, r4
 8004a36:	189b      	adds	r3, r3, r2
 8004a38:	633b      	str	r3, [r7, #48]	@ 0x30
 8004a3a:	462b      	mov	r3, r5
 8004a3c:	460a      	mov	r2, r1
 8004a3e:	eb42 0303 	adc.w	r3, r2, r3
 8004a42:	637b      	str	r3, [r7, #52]	@ 0x34
 8004a44:	f04f 0200 	mov.w	r2, #0
 8004a48:	f04f 0300 	mov.w	r3, #0
 8004a4c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004a50:	4629      	mov	r1, r5
 8004a52:	024b      	lsls	r3, r1, #9
 8004a54:	4621      	mov	r1, r4
 8004a56:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004a5a:	4621      	mov	r1, r4
 8004a5c:	024a      	lsls	r2, r1, #9
 8004a5e:	4610      	mov	r0, r2
 8004a60:	4619      	mov	r1, r3
 8004a62:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004a66:	2200      	movs	r2, #0
 8004a68:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004a6c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004a70:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8004a74:	f7fc f928 	bl	8000cc8 <__aeabi_uldivmod>
 8004a78:	4602      	mov	r2, r0
 8004a7a:	460b      	mov	r3, r1
 8004a7c:	4613      	mov	r3, r2
 8004a7e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004a82:	e067      	b.n	8004b54 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a84:	4b75      	ldr	r3, [pc, #468]	@ (8004c5c <HAL_RCC_GetSysClockFreq+0x354>)
 8004a86:	685b      	ldr	r3, [r3, #4]
 8004a88:	099b      	lsrs	r3, r3, #6
 8004a8a:	2200      	movs	r2, #0
 8004a8c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004a90:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8004a94:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004a98:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a9c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004a9e:	2300      	movs	r3, #0
 8004aa0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004aa2:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8004aa6:	4622      	mov	r2, r4
 8004aa8:	462b      	mov	r3, r5
 8004aaa:	f04f 0000 	mov.w	r0, #0
 8004aae:	f04f 0100 	mov.w	r1, #0
 8004ab2:	0159      	lsls	r1, r3, #5
 8004ab4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004ab8:	0150      	lsls	r0, r2, #5
 8004aba:	4602      	mov	r2, r0
 8004abc:	460b      	mov	r3, r1
 8004abe:	4621      	mov	r1, r4
 8004ac0:	1a51      	subs	r1, r2, r1
 8004ac2:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004ac4:	4629      	mov	r1, r5
 8004ac6:	eb63 0301 	sbc.w	r3, r3, r1
 8004aca:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004acc:	f04f 0200 	mov.w	r2, #0
 8004ad0:	f04f 0300 	mov.w	r3, #0
 8004ad4:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8004ad8:	4649      	mov	r1, r9
 8004ada:	018b      	lsls	r3, r1, #6
 8004adc:	4641      	mov	r1, r8
 8004ade:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004ae2:	4641      	mov	r1, r8
 8004ae4:	018a      	lsls	r2, r1, #6
 8004ae6:	4641      	mov	r1, r8
 8004ae8:	ebb2 0a01 	subs.w	sl, r2, r1
 8004aec:	4649      	mov	r1, r9
 8004aee:	eb63 0b01 	sbc.w	fp, r3, r1
 8004af2:	f04f 0200 	mov.w	r2, #0
 8004af6:	f04f 0300 	mov.w	r3, #0
 8004afa:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004afe:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004b02:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004b06:	4692      	mov	sl, r2
 8004b08:	469b      	mov	fp, r3
 8004b0a:	4623      	mov	r3, r4
 8004b0c:	eb1a 0303 	adds.w	r3, sl, r3
 8004b10:	623b      	str	r3, [r7, #32]
 8004b12:	462b      	mov	r3, r5
 8004b14:	eb4b 0303 	adc.w	r3, fp, r3
 8004b18:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b1a:	f04f 0200 	mov.w	r2, #0
 8004b1e:	f04f 0300 	mov.w	r3, #0
 8004b22:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8004b26:	4629      	mov	r1, r5
 8004b28:	028b      	lsls	r3, r1, #10
 8004b2a:	4621      	mov	r1, r4
 8004b2c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004b30:	4621      	mov	r1, r4
 8004b32:	028a      	lsls	r2, r1, #10
 8004b34:	4610      	mov	r0, r2
 8004b36:	4619      	mov	r1, r3
 8004b38:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	673b      	str	r3, [r7, #112]	@ 0x70
 8004b40:	677a      	str	r2, [r7, #116]	@ 0x74
 8004b42:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8004b46:	f7fc f8bf 	bl	8000cc8 <__aeabi_uldivmod>
 8004b4a:	4602      	mov	r2, r0
 8004b4c:	460b      	mov	r3, r1
 8004b4e:	4613      	mov	r3, r2
 8004b50:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004b54:	4b41      	ldr	r3, [pc, #260]	@ (8004c5c <HAL_RCC_GetSysClockFreq+0x354>)
 8004b56:	685b      	ldr	r3, [r3, #4]
 8004b58:	0c1b      	lsrs	r3, r3, #16
 8004b5a:	f003 0303 	and.w	r3, r3, #3
 8004b5e:	3301      	adds	r3, #1
 8004b60:	005b      	lsls	r3, r3, #1
 8004b62:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8004b66:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004b6a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004b6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b72:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004b76:	e0eb      	b.n	8004d50 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004b78:	4b38      	ldr	r3, [pc, #224]	@ (8004c5c <HAL_RCC_GetSysClockFreq+0x354>)
 8004b7a:	685b      	ldr	r3, [r3, #4]
 8004b7c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004b80:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004b84:	4b35      	ldr	r3, [pc, #212]	@ (8004c5c <HAL_RCC_GetSysClockFreq+0x354>)
 8004b86:	685b      	ldr	r3, [r3, #4]
 8004b88:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d06b      	beq.n	8004c68 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b90:	4b32      	ldr	r3, [pc, #200]	@ (8004c5c <HAL_RCC_GetSysClockFreq+0x354>)
 8004b92:	685b      	ldr	r3, [r3, #4]
 8004b94:	099b      	lsrs	r3, r3, #6
 8004b96:	2200      	movs	r2, #0
 8004b98:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004b9a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004b9c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004b9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ba2:	663b      	str	r3, [r7, #96]	@ 0x60
 8004ba4:	2300      	movs	r3, #0
 8004ba6:	667b      	str	r3, [r7, #100]	@ 0x64
 8004ba8:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8004bac:	4622      	mov	r2, r4
 8004bae:	462b      	mov	r3, r5
 8004bb0:	f04f 0000 	mov.w	r0, #0
 8004bb4:	f04f 0100 	mov.w	r1, #0
 8004bb8:	0159      	lsls	r1, r3, #5
 8004bba:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004bbe:	0150      	lsls	r0, r2, #5
 8004bc0:	4602      	mov	r2, r0
 8004bc2:	460b      	mov	r3, r1
 8004bc4:	4621      	mov	r1, r4
 8004bc6:	1a51      	subs	r1, r2, r1
 8004bc8:	61b9      	str	r1, [r7, #24]
 8004bca:	4629      	mov	r1, r5
 8004bcc:	eb63 0301 	sbc.w	r3, r3, r1
 8004bd0:	61fb      	str	r3, [r7, #28]
 8004bd2:	f04f 0200 	mov.w	r2, #0
 8004bd6:	f04f 0300 	mov.w	r3, #0
 8004bda:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8004bde:	4659      	mov	r1, fp
 8004be0:	018b      	lsls	r3, r1, #6
 8004be2:	4651      	mov	r1, sl
 8004be4:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004be8:	4651      	mov	r1, sl
 8004bea:	018a      	lsls	r2, r1, #6
 8004bec:	4651      	mov	r1, sl
 8004bee:	ebb2 0801 	subs.w	r8, r2, r1
 8004bf2:	4659      	mov	r1, fp
 8004bf4:	eb63 0901 	sbc.w	r9, r3, r1
 8004bf8:	f04f 0200 	mov.w	r2, #0
 8004bfc:	f04f 0300 	mov.w	r3, #0
 8004c00:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004c04:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004c08:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004c0c:	4690      	mov	r8, r2
 8004c0e:	4699      	mov	r9, r3
 8004c10:	4623      	mov	r3, r4
 8004c12:	eb18 0303 	adds.w	r3, r8, r3
 8004c16:	613b      	str	r3, [r7, #16]
 8004c18:	462b      	mov	r3, r5
 8004c1a:	eb49 0303 	adc.w	r3, r9, r3
 8004c1e:	617b      	str	r3, [r7, #20]
 8004c20:	f04f 0200 	mov.w	r2, #0
 8004c24:	f04f 0300 	mov.w	r3, #0
 8004c28:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8004c2c:	4629      	mov	r1, r5
 8004c2e:	024b      	lsls	r3, r1, #9
 8004c30:	4621      	mov	r1, r4
 8004c32:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004c36:	4621      	mov	r1, r4
 8004c38:	024a      	lsls	r2, r1, #9
 8004c3a:	4610      	mov	r0, r2
 8004c3c:	4619      	mov	r1, r3
 8004c3e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004c42:	2200      	movs	r2, #0
 8004c44:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004c46:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8004c48:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004c4c:	f7fc f83c 	bl	8000cc8 <__aeabi_uldivmod>
 8004c50:	4602      	mov	r2, r0
 8004c52:	460b      	mov	r3, r1
 8004c54:	4613      	mov	r3, r2
 8004c56:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004c5a:	e065      	b.n	8004d28 <HAL_RCC_GetSysClockFreq+0x420>
 8004c5c:	40023800 	.word	0x40023800
 8004c60:	00f42400 	.word	0x00f42400
 8004c64:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c68:	4b3d      	ldr	r3, [pc, #244]	@ (8004d60 <HAL_RCC_GetSysClockFreq+0x458>)
 8004c6a:	685b      	ldr	r3, [r3, #4]
 8004c6c:	099b      	lsrs	r3, r3, #6
 8004c6e:	2200      	movs	r2, #0
 8004c70:	4618      	mov	r0, r3
 8004c72:	4611      	mov	r1, r2
 8004c74:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004c78:	653b      	str	r3, [r7, #80]	@ 0x50
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	657b      	str	r3, [r7, #84]	@ 0x54
 8004c7e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8004c82:	4642      	mov	r2, r8
 8004c84:	464b      	mov	r3, r9
 8004c86:	f04f 0000 	mov.w	r0, #0
 8004c8a:	f04f 0100 	mov.w	r1, #0
 8004c8e:	0159      	lsls	r1, r3, #5
 8004c90:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004c94:	0150      	lsls	r0, r2, #5
 8004c96:	4602      	mov	r2, r0
 8004c98:	460b      	mov	r3, r1
 8004c9a:	4641      	mov	r1, r8
 8004c9c:	1a51      	subs	r1, r2, r1
 8004c9e:	60b9      	str	r1, [r7, #8]
 8004ca0:	4649      	mov	r1, r9
 8004ca2:	eb63 0301 	sbc.w	r3, r3, r1
 8004ca6:	60fb      	str	r3, [r7, #12]
 8004ca8:	f04f 0200 	mov.w	r2, #0
 8004cac:	f04f 0300 	mov.w	r3, #0
 8004cb0:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8004cb4:	4659      	mov	r1, fp
 8004cb6:	018b      	lsls	r3, r1, #6
 8004cb8:	4651      	mov	r1, sl
 8004cba:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004cbe:	4651      	mov	r1, sl
 8004cc0:	018a      	lsls	r2, r1, #6
 8004cc2:	4651      	mov	r1, sl
 8004cc4:	1a54      	subs	r4, r2, r1
 8004cc6:	4659      	mov	r1, fp
 8004cc8:	eb63 0501 	sbc.w	r5, r3, r1
 8004ccc:	f04f 0200 	mov.w	r2, #0
 8004cd0:	f04f 0300 	mov.w	r3, #0
 8004cd4:	00eb      	lsls	r3, r5, #3
 8004cd6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004cda:	00e2      	lsls	r2, r4, #3
 8004cdc:	4614      	mov	r4, r2
 8004cde:	461d      	mov	r5, r3
 8004ce0:	4643      	mov	r3, r8
 8004ce2:	18e3      	adds	r3, r4, r3
 8004ce4:	603b      	str	r3, [r7, #0]
 8004ce6:	464b      	mov	r3, r9
 8004ce8:	eb45 0303 	adc.w	r3, r5, r3
 8004cec:	607b      	str	r3, [r7, #4]
 8004cee:	f04f 0200 	mov.w	r2, #0
 8004cf2:	f04f 0300 	mov.w	r3, #0
 8004cf6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004cfa:	4629      	mov	r1, r5
 8004cfc:	028b      	lsls	r3, r1, #10
 8004cfe:	4621      	mov	r1, r4
 8004d00:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004d04:	4621      	mov	r1, r4
 8004d06:	028a      	lsls	r2, r1, #10
 8004d08:	4610      	mov	r0, r2
 8004d0a:	4619      	mov	r1, r3
 8004d0c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004d10:	2200      	movs	r2, #0
 8004d12:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004d14:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8004d16:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004d1a:	f7fb ffd5 	bl	8000cc8 <__aeabi_uldivmod>
 8004d1e:	4602      	mov	r2, r0
 8004d20:	460b      	mov	r3, r1
 8004d22:	4613      	mov	r3, r2
 8004d24:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8004d28:	4b0d      	ldr	r3, [pc, #52]	@ (8004d60 <HAL_RCC_GetSysClockFreq+0x458>)
 8004d2a:	685b      	ldr	r3, [r3, #4]
 8004d2c:	0f1b      	lsrs	r3, r3, #28
 8004d2e:	f003 0307 	and.w	r3, r3, #7
 8004d32:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8004d36:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004d3a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004d3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d42:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004d46:	e003      	b.n	8004d50 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004d48:	4b06      	ldr	r3, [pc, #24]	@ (8004d64 <HAL_RCC_GetSysClockFreq+0x45c>)
 8004d4a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004d4e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004d50:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8004d54:	4618      	mov	r0, r3
 8004d56:	37b8      	adds	r7, #184	@ 0xb8
 8004d58:	46bd      	mov	sp, r7
 8004d5a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004d5e:	bf00      	nop
 8004d60:	40023800 	.word	0x40023800
 8004d64:	00f42400 	.word	0x00f42400

08004d68 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004d68:	b580      	push	{r7, lr}
 8004d6a:	b086      	sub	sp, #24
 8004d6c:	af00      	add	r7, sp, #0
 8004d6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d101      	bne.n	8004d7a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004d76:	2301      	movs	r3, #1
 8004d78:	e28d      	b.n	8005296 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	f003 0301 	and.w	r3, r3, #1
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	f000 8083 	beq.w	8004e8e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004d88:	4b94      	ldr	r3, [pc, #592]	@ (8004fdc <HAL_RCC_OscConfig+0x274>)
 8004d8a:	689b      	ldr	r3, [r3, #8]
 8004d8c:	f003 030c 	and.w	r3, r3, #12
 8004d90:	2b04      	cmp	r3, #4
 8004d92:	d019      	beq.n	8004dc8 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004d94:	4b91      	ldr	r3, [pc, #580]	@ (8004fdc <HAL_RCC_OscConfig+0x274>)
 8004d96:	689b      	ldr	r3, [r3, #8]
 8004d98:	f003 030c 	and.w	r3, r3, #12
        || \
 8004d9c:	2b08      	cmp	r3, #8
 8004d9e:	d106      	bne.n	8004dae <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004da0:	4b8e      	ldr	r3, [pc, #568]	@ (8004fdc <HAL_RCC_OscConfig+0x274>)
 8004da2:	685b      	ldr	r3, [r3, #4]
 8004da4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004da8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004dac:	d00c      	beq.n	8004dc8 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004dae:	4b8b      	ldr	r3, [pc, #556]	@ (8004fdc <HAL_RCC_OscConfig+0x274>)
 8004db0:	689b      	ldr	r3, [r3, #8]
 8004db2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004db6:	2b0c      	cmp	r3, #12
 8004db8:	d112      	bne.n	8004de0 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004dba:	4b88      	ldr	r3, [pc, #544]	@ (8004fdc <HAL_RCC_OscConfig+0x274>)
 8004dbc:	685b      	ldr	r3, [r3, #4]
 8004dbe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004dc2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004dc6:	d10b      	bne.n	8004de0 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004dc8:	4b84      	ldr	r3, [pc, #528]	@ (8004fdc <HAL_RCC_OscConfig+0x274>)
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d05b      	beq.n	8004e8c <HAL_RCC_OscConfig+0x124>
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	685b      	ldr	r3, [r3, #4]
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d157      	bne.n	8004e8c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8004ddc:	2301      	movs	r3, #1
 8004dde:	e25a      	b.n	8005296 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	685b      	ldr	r3, [r3, #4]
 8004de4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004de8:	d106      	bne.n	8004df8 <HAL_RCC_OscConfig+0x90>
 8004dea:	4b7c      	ldr	r3, [pc, #496]	@ (8004fdc <HAL_RCC_OscConfig+0x274>)
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	4a7b      	ldr	r2, [pc, #492]	@ (8004fdc <HAL_RCC_OscConfig+0x274>)
 8004df0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004df4:	6013      	str	r3, [r2, #0]
 8004df6:	e01d      	b.n	8004e34 <HAL_RCC_OscConfig+0xcc>
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	685b      	ldr	r3, [r3, #4]
 8004dfc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004e00:	d10c      	bne.n	8004e1c <HAL_RCC_OscConfig+0xb4>
 8004e02:	4b76      	ldr	r3, [pc, #472]	@ (8004fdc <HAL_RCC_OscConfig+0x274>)
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	4a75      	ldr	r2, [pc, #468]	@ (8004fdc <HAL_RCC_OscConfig+0x274>)
 8004e08:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004e0c:	6013      	str	r3, [r2, #0]
 8004e0e:	4b73      	ldr	r3, [pc, #460]	@ (8004fdc <HAL_RCC_OscConfig+0x274>)
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	4a72      	ldr	r2, [pc, #456]	@ (8004fdc <HAL_RCC_OscConfig+0x274>)
 8004e14:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e18:	6013      	str	r3, [r2, #0]
 8004e1a:	e00b      	b.n	8004e34 <HAL_RCC_OscConfig+0xcc>
 8004e1c:	4b6f      	ldr	r3, [pc, #444]	@ (8004fdc <HAL_RCC_OscConfig+0x274>)
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	4a6e      	ldr	r2, [pc, #440]	@ (8004fdc <HAL_RCC_OscConfig+0x274>)
 8004e22:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004e26:	6013      	str	r3, [r2, #0]
 8004e28:	4b6c      	ldr	r3, [pc, #432]	@ (8004fdc <HAL_RCC_OscConfig+0x274>)
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	4a6b      	ldr	r2, [pc, #428]	@ (8004fdc <HAL_RCC_OscConfig+0x274>)
 8004e2e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004e32:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	685b      	ldr	r3, [r3, #4]
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d013      	beq.n	8004e64 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e3c:	f7fd fffc 	bl	8002e38 <HAL_GetTick>
 8004e40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e42:	e008      	b.n	8004e56 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e44:	f7fd fff8 	bl	8002e38 <HAL_GetTick>
 8004e48:	4602      	mov	r2, r0
 8004e4a:	693b      	ldr	r3, [r7, #16]
 8004e4c:	1ad3      	subs	r3, r2, r3
 8004e4e:	2b64      	cmp	r3, #100	@ 0x64
 8004e50:	d901      	bls.n	8004e56 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8004e52:	2303      	movs	r3, #3
 8004e54:	e21f      	b.n	8005296 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e56:	4b61      	ldr	r3, [pc, #388]	@ (8004fdc <HAL_RCC_OscConfig+0x274>)
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d0f0      	beq.n	8004e44 <HAL_RCC_OscConfig+0xdc>
 8004e62:	e014      	b.n	8004e8e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e64:	f7fd ffe8 	bl	8002e38 <HAL_GetTick>
 8004e68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004e6a:	e008      	b.n	8004e7e <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e6c:	f7fd ffe4 	bl	8002e38 <HAL_GetTick>
 8004e70:	4602      	mov	r2, r0
 8004e72:	693b      	ldr	r3, [r7, #16]
 8004e74:	1ad3      	subs	r3, r2, r3
 8004e76:	2b64      	cmp	r3, #100	@ 0x64
 8004e78:	d901      	bls.n	8004e7e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8004e7a:	2303      	movs	r3, #3
 8004e7c:	e20b      	b.n	8005296 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004e7e:	4b57      	ldr	r3, [pc, #348]	@ (8004fdc <HAL_RCC_OscConfig+0x274>)
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d1f0      	bne.n	8004e6c <HAL_RCC_OscConfig+0x104>
 8004e8a:	e000      	b.n	8004e8e <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e8c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f003 0302 	and.w	r3, r3, #2
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d06f      	beq.n	8004f7a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004e9a:	4b50      	ldr	r3, [pc, #320]	@ (8004fdc <HAL_RCC_OscConfig+0x274>)
 8004e9c:	689b      	ldr	r3, [r3, #8]
 8004e9e:	f003 030c 	and.w	r3, r3, #12
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d017      	beq.n	8004ed6 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004ea6:	4b4d      	ldr	r3, [pc, #308]	@ (8004fdc <HAL_RCC_OscConfig+0x274>)
 8004ea8:	689b      	ldr	r3, [r3, #8]
 8004eaa:	f003 030c 	and.w	r3, r3, #12
        || \
 8004eae:	2b08      	cmp	r3, #8
 8004eb0:	d105      	bne.n	8004ebe <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004eb2:	4b4a      	ldr	r3, [pc, #296]	@ (8004fdc <HAL_RCC_OscConfig+0x274>)
 8004eb4:	685b      	ldr	r3, [r3, #4]
 8004eb6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d00b      	beq.n	8004ed6 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004ebe:	4b47      	ldr	r3, [pc, #284]	@ (8004fdc <HAL_RCC_OscConfig+0x274>)
 8004ec0:	689b      	ldr	r3, [r3, #8]
 8004ec2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004ec6:	2b0c      	cmp	r3, #12
 8004ec8:	d11c      	bne.n	8004f04 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004eca:	4b44      	ldr	r3, [pc, #272]	@ (8004fdc <HAL_RCC_OscConfig+0x274>)
 8004ecc:	685b      	ldr	r3, [r3, #4]
 8004ece:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d116      	bne.n	8004f04 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004ed6:	4b41      	ldr	r3, [pc, #260]	@ (8004fdc <HAL_RCC_OscConfig+0x274>)
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f003 0302 	and.w	r3, r3, #2
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d005      	beq.n	8004eee <HAL_RCC_OscConfig+0x186>
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	68db      	ldr	r3, [r3, #12]
 8004ee6:	2b01      	cmp	r3, #1
 8004ee8:	d001      	beq.n	8004eee <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8004eea:	2301      	movs	r3, #1
 8004eec:	e1d3      	b.n	8005296 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004eee:	4b3b      	ldr	r3, [pc, #236]	@ (8004fdc <HAL_RCC_OscConfig+0x274>)
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	691b      	ldr	r3, [r3, #16]
 8004efa:	00db      	lsls	r3, r3, #3
 8004efc:	4937      	ldr	r1, [pc, #220]	@ (8004fdc <HAL_RCC_OscConfig+0x274>)
 8004efe:	4313      	orrs	r3, r2
 8004f00:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004f02:	e03a      	b.n	8004f7a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	68db      	ldr	r3, [r3, #12]
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d020      	beq.n	8004f4e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004f0c:	4b34      	ldr	r3, [pc, #208]	@ (8004fe0 <HAL_RCC_OscConfig+0x278>)
 8004f0e:	2201      	movs	r2, #1
 8004f10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f12:	f7fd ff91 	bl	8002e38 <HAL_GetTick>
 8004f16:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f18:	e008      	b.n	8004f2c <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004f1a:	f7fd ff8d 	bl	8002e38 <HAL_GetTick>
 8004f1e:	4602      	mov	r2, r0
 8004f20:	693b      	ldr	r3, [r7, #16]
 8004f22:	1ad3      	subs	r3, r2, r3
 8004f24:	2b02      	cmp	r3, #2
 8004f26:	d901      	bls.n	8004f2c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8004f28:	2303      	movs	r3, #3
 8004f2a:	e1b4      	b.n	8005296 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f2c:	4b2b      	ldr	r3, [pc, #172]	@ (8004fdc <HAL_RCC_OscConfig+0x274>)
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f003 0302 	and.w	r3, r3, #2
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d0f0      	beq.n	8004f1a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f38:	4b28      	ldr	r3, [pc, #160]	@ (8004fdc <HAL_RCC_OscConfig+0x274>)
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	691b      	ldr	r3, [r3, #16]
 8004f44:	00db      	lsls	r3, r3, #3
 8004f46:	4925      	ldr	r1, [pc, #148]	@ (8004fdc <HAL_RCC_OscConfig+0x274>)
 8004f48:	4313      	orrs	r3, r2
 8004f4a:	600b      	str	r3, [r1, #0]
 8004f4c:	e015      	b.n	8004f7a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004f4e:	4b24      	ldr	r3, [pc, #144]	@ (8004fe0 <HAL_RCC_OscConfig+0x278>)
 8004f50:	2200      	movs	r2, #0
 8004f52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f54:	f7fd ff70 	bl	8002e38 <HAL_GetTick>
 8004f58:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f5a:	e008      	b.n	8004f6e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004f5c:	f7fd ff6c 	bl	8002e38 <HAL_GetTick>
 8004f60:	4602      	mov	r2, r0
 8004f62:	693b      	ldr	r3, [r7, #16]
 8004f64:	1ad3      	subs	r3, r2, r3
 8004f66:	2b02      	cmp	r3, #2
 8004f68:	d901      	bls.n	8004f6e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004f6a:	2303      	movs	r3, #3
 8004f6c:	e193      	b.n	8005296 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f6e:	4b1b      	ldr	r3, [pc, #108]	@ (8004fdc <HAL_RCC_OscConfig+0x274>)
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f003 0302 	and.w	r3, r3, #2
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d1f0      	bne.n	8004f5c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f003 0308 	and.w	r3, r3, #8
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d036      	beq.n	8004ff4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	695b      	ldr	r3, [r3, #20]
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d016      	beq.n	8004fbc <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004f8e:	4b15      	ldr	r3, [pc, #84]	@ (8004fe4 <HAL_RCC_OscConfig+0x27c>)
 8004f90:	2201      	movs	r2, #1
 8004f92:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f94:	f7fd ff50 	bl	8002e38 <HAL_GetTick>
 8004f98:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f9a:	e008      	b.n	8004fae <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f9c:	f7fd ff4c 	bl	8002e38 <HAL_GetTick>
 8004fa0:	4602      	mov	r2, r0
 8004fa2:	693b      	ldr	r3, [r7, #16]
 8004fa4:	1ad3      	subs	r3, r2, r3
 8004fa6:	2b02      	cmp	r3, #2
 8004fa8:	d901      	bls.n	8004fae <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8004faa:	2303      	movs	r3, #3
 8004fac:	e173      	b.n	8005296 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004fae:	4b0b      	ldr	r3, [pc, #44]	@ (8004fdc <HAL_RCC_OscConfig+0x274>)
 8004fb0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004fb2:	f003 0302 	and.w	r3, r3, #2
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d0f0      	beq.n	8004f9c <HAL_RCC_OscConfig+0x234>
 8004fba:	e01b      	b.n	8004ff4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004fbc:	4b09      	ldr	r3, [pc, #36]	@ (8004fe4 <HAL_RCC_OscConfig+0x27c>)
 8004fbe:	2200      	movs	r2, #0
 8004fc0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fc2:	f7fd ff39 	bl	8002e38 <HAL_GetTick>
 8004fc6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004fc8:	e00e      	b.n	8004fe8 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004fca:	f7fd ff35 	bl	8002e38 <HAL_GetTick>
 8004fce:	4602      	mov	r2, r0
 8004fd0:	693b      	ldr	r3, [r7, #16]
 8004fd2:	1ad3      	subs	r3, r2, r3
 8004fd4:	2b02      	cmp	r3, #2
 8004fd6:	d907      	bls.n	8004fe8 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8004fd8:	2303      	movs	r3, #3
 8004fda:	e15c      	b.n	8005296 <HAL_RCC_OscConfig+0x52e>
 8004fdc:	40023800 	.word	0x40023800
 8004fe0:	42470000 	.word	0x42470000
 8004fe4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004fe8:	4b8a      	ldr	r3, [pc, #552]	@ (8005214 <HAL_RCC_OscConfig+0x4ac>)
 8004fea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004fec:	f003 0302 	and.w	r3, r3, #2
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d1ea      	bne.n	8004fca <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f003 0304 	and.w	r3, r3, #4
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	f000 8097 	beq.w	8005130 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005002:	2300      	movs	r3, #0
 8005004:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005006:	4b83      	ldr	r3, [pc, #524]	@ (8005214 <HAL_RCC_OscConfig+0x4ac>)
 8005008:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800500a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800500e:	2b00      	cmp	r3, #0
 8005010:	d10f      	bne.n	8005032 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005012:	2300      	movs	r3, #0
 8005014:	60bb      	str	r3, [r7, #8]
 8005016:	4b7f      	ldr	r3, [pc, #508]	@ (8005214 <HAL_RCC_OscConfig+0x4ac>)
 8005018:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800501a:	4a7e      	ldr	r2, [pc, #504]	@ (8005214 <HAL_RCC_OscConfig+0x4ac>)
 800501c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005020:	6413      	str	r3, [r2, #64]	@ 0x40
 8005022:	4b7c      	ldr	r3, [pc, #496]	@ (8005214 <HAL_RCC_OscConfig+0x4ac>)
 8005024:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005026:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800502a:	60bb      	str	r3, [r7, #8]
 800502c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800502e:	2301      	movs	r3, #1
 8005030:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005032:	4b79      	ldr	r3, [pc, #484]	@ (8005218 <HAL_RCC_OscConfig+0x4b0>)
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800503a:	2b00      	cmp	r3, #0
 800503c:	d118      	bne.n	8005070 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800503e:	4b76      	ldr	r3, [pc, #472]	@ (8005218 <HAL_RCC_OscConfig+0x4b0>)
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	4a75      	ldr	r2, [pc, #468]	@ (8005218 <HAL_RCC_OscConfig+0x4b0>)
 8005044:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005048:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800504a:	f7fd fef5 	bl	8002e38 <HAL_GetTick>
 800504e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005050:	e008      	b.n	8005064 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005052:	f7fd fef1 	bl	8002e38 <HAL_GetTick>
 8005056:	4602      	mov	r2, r0
 8005058:	693b      	ldr	r3, [r7, #16]
 800505a:	1ad3      	subs	r3, r2, r3
 800505c:	2b02      	cmp	r3, #2
 800505e:	d901      	bls.n	8005064 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8005060:	2303      	movs	r3, #3
 8005062:	e118      	b.n	8005296 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005064:	4b6c      	ldr	r3, [pc, #432]	@ (8005218 <HAL_RCC_OscConfig+0x4b0>)
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800506c:	2b00      	cmp	r3, #0
 800506e:	d0f0      	beq.n	8005052 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	689b      	ldr	r3, [r3, #8]
 8005074:	2b01      	cmp	r3, #1
 8005076:	d106      	bne.n	8005086 <HAL_RCC_OscConfig+0x31e>
 8005078:	4b66      	ldr	r3, [pc, #408]	@ (8005214 <HAL_RCC_OscConfig+0x4ac>)
 800507a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800507c:	4a65      	ldr	r2, [pc, #404]	@ (8005214 <HAL_RCC_OscConfig+0x4ac>)
 800507e:	f043 0301 	orr.w	r3, r3, #1
 8005082:	6713      	str	r3, [r2, #112]	@ 0x70
 8005084:	e01c      	b.n	80050c0 <HAL_RCC_OscConfig+0x358>
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	689b      	ldr	r3, [r3, #8]
 800508a:	2b05      	cmp	r3, #5
 800508c:	d10c      	bne.n	80050a8 <HAL_RCC_OscConfig+0x340>
 800508e:	4b61      	ldr	r3, [pc, #388]	@ (8005214 <HAL_RCC_OscConfig+0x4ac>)
 8005090:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005092:	4a60      	ldr	r2, [pc, #384]	@ (8005214 <HAL_RCC_OscConfig+0x4ac>)
 8005094:	f043 0304 	orr.w	r3, r3, #4
 8005098:	6713      	str	r3, [r2, #112]	@ 0x70
 800509a:	4b5e      	ldr	r3, [pc, #376]	@ (8005214 <HAL_RCC_OscConfig+0x4ac>)
 800509c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800509e:	4a5d      	ldr	r2, [pc, #372]	@ (8005214 <HAL_RCC_OscConfig+0x4ac>)
 80050a0:	f043 0301 	orr.w	r3, r3, #1
 80050a4:	6713      	str	r3, [r2, #112]	@ 0x70
 80050a6:	e00b      	b.n	80050c0 <HAL_RCC_OscConfig+0x358>
 80050a8:	4b5a      	ldr	r3, [pc, #360]	@ (8005214 <HAL_RCC_OscConfig+0x4ac>)
 80050aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050ac:	4a59      	ldr	r2, [pc, #356]	@ (8005214 <HAL_RCC_OscConfig+0x4ac>)
 80050ae:	f023 0301 	bic.w	r3, r3, #1
 80050b2:	6713      	str	r3, [r2, #112]	@ 0x70
 80050b4:	4b57      	ldr	r3, [pc, #348]	@ (8005214 <HAL_RCC_OscConfig+0x4ac>)
 80050b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050b8:	4a56      	ldr	r2, [pc, #344]	@ (8005214 <HAL_RCC_OscConfig+0x4ac>)
 80050ba:	f023 0304 	bic.w	r3, r3, #4
 80050be:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	689b      	ldr	r3, [r3, #8]
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d015      	beq.n	80050f4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050c8:	f7fd feb6 	bl	8002e38 <HAL_GetTick>
 80050cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80050ce:	e00a      	b.n	80050e6 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050d0:	f7fd feb2 	bl	8002e38 <HAL_GetTick>
 80050d4:	4602      	mov	r2, r0
 80050d6:	693b      	ldr	r3, [r7, #16]
 80050d8:	1ad3      	subs	r3, r2, r3
 80050da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050de:	4293      	cmp	r3, r2
 80050e0:	d901      	bls.n	80050e6 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80050e2:	2303      	movs	r3, #3
 80050e4:	e0d7      	b.n	8005296 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80050e6:	4b4b      	ldr	r3, [pc, #300]	@ (8005214 <HAL_RCC_OscConfig+0x4ac>)
 80050e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050ea:	f003 0302 	and.w	r3, r3, #2
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d0ee      	beq.n	80050d0 <HAL_RCC_OscConfig+0x368>
 80050f2:	e014      	b.n	800511e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050f4:	f7fd fea0 	bl	8002e38 <HAL_GetTick>
 80050f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80050fa:	e00a      	b.n	8005112 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050fc:	f7fd fe9c 	bl	8002e38 <HAL_GetTick>
 8005100:	4602      	mov	r2, r0
 8005102:	693b      	ldr	r3, [r7, #16]
 8005104:	1ad3      	subs	r3, r2, r3
 8005106:	f241 3288 	movw	r2, #5000	@ 0x1388
 800510a:	4293      	cmp	r3, r2
 800510c:	d901      	bls.n	8005112 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800510e:	2303      	movs	r3, #3
 8005110:	e0c1      	b.n	8005296 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005112:	4b40      	ldr	r3, [pc, #256]	@ (8005214 <HAL_RCC_OscConfig+0x4ac>)
 8005114:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005116:	f003 0302 	and.w	r3, r3, #2
 800511a:	2b00      	cmp	r3, #0
 800511c:	d1ee      	bne.n	80050fc <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800511e:	7dfb      	ldrb	r3, [r7, #23]
 8005120:	2b01      	cmp	r3, #1
 8005122:	d105      	bne.n	8005130 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005124:	4b3b      	ldr	r3, [pc, #236]	@ (8005214 <HAL_RCC_OscConfig+0x4ac>)
 8005126:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005128:	4a3a      	ldr	r2, [pc, #232]	@ (8005214 <HAL_RCC_OscConfig+0x4ac>)
 800512a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800512e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	699b      	ldr	r3, [r3, #24]
 8005134:	2b00      	cmp	r3, #0
 8005136:	f000 80ad 	beq.w	8005294 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800513a:	4b36      	ldr	r3, [pc, #216]	@ (8005214 <HAL_RCC_OscConfig+0x4ac>)
 800513c:	689b      	ldr	r3, [r3, #8]
 800513e:	f003 030c 	and.w	r3, r3, #12
 8005142:	2b08      	cmp	r3, #8
 8005144:	d060      	beq.n	8005208 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	699b      	ldr	r3, [r3, #24]
 800514a:	2b02      	cmp	r3, #2
 800514c:	d145      	bne.n	80051da <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800514e:	4b33      	ldr	r3, [pc, #204]	@ (800521c <HAL_RCC_OscConfig+0x4b4>)
 8005150:	2200      	movs	r2, #0
 8005152:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005154:	f7fd fe70 	bl	8002e38 <HAL_GetTick>
 8005158:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800515a:	e008      	b.n	800516e <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800515c:	f7fd fe6c 	bl	8002e38 <HAL_GetTick>
 8005160:	4602      	mov	r2, r0
 8005162:	693b      	ldr	r3, [r7, #16]
 8005164:	1ad3      	subs	r3, r2, r3
 8005166:	2b02      	cmp	r3, #2
 8005168:	d901      	bls.n	800516e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800516a:	2303      	movs	r3, #3
 800516c:	e093      	b.n	8005296 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800516e:	4b29      	ldr	r3, [pc, #164]	@ (8005214 <HAL_RCC_OscConfig+0x4ac>)
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005176:	2b00      	cmp	r3, #0
 8005178:	d1f0      	bne.n	800515c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	69da      	ldr	r2, [r3, #28]
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	6a1b      	ldr	r3, [r3, #32]
 8005182:	431a      	orrs	r2, r3
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005188:	019b      	lsls	r3, r3, #6
 800518a:	431a      	orrs	r2, r3
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005190:	085b      	lsrs	r3, r3, #1
 8005192:	3b01      	subs	r3, #1
 8005194:	041b      	lsls	r3, r3, #16
 8005196:	431a      	orrs	r2, r3
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800519c:	061b      	lsls	r3, r3, #24
 800519e:	431a      	orrs	r2, r3
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051a4:	071b      	lsls	r3, r3, #28
 80051a6:	491b      	ldr	r1, [pc, #108]	@ (8005214 <HAL_RCC_OscConfig+0x4ac>)
 80051a8:	4313      	orrs	r3, r2
 80051aa:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80051ac:	4b1b      	ldr	r3, [pc, #108]	@ (800521c <HAL_RCC_OscConfig+0x4b4>)
 80051ae:	2201      	movs	r2, #1
 80051b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051b2:	f7fd fe41 	bl	8002e38 <HAL_GetTick>
 80051b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80051b8:	e008      	b.n	80051cc <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051ba:	f7fd fe3d 	bl	8002e38 <HAL_GetTick>
 80051be:	4602      	mov	r2, r0
 80051c0:	693b      	ldr	r3, [r7, #16]
 80051c2:	1ad3      	subs	r3, r2, r3
 80051c4:	2b02      	cmp	r3, #2
 80051c6:	d901      	bls.n	80051cc <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80051c8:	2303      	movs	r3, #3
 80051ca:	e064      	b.n	8005296 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80051cc:	4b11      	ldr	r3, [pc, #68]	@ (8005214 <HAL_RCC_OscConfig+0x4ac>)
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d0f0      	beq.n	80051ba <HAL_RCC_OscConfig+0x452>
 80051d8:	e05c      	b.n	8005294 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80051da:	4b10      	ldr	r3, [pc, #64]	@ (800521c <HAL_RCC_OscConfig+0x4b4>)
 80051dc:	2200      	movs	r2, #0
 80051de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051e0:	f7fd fe2a 	bl	8002e38 <HAL_GetTick>
 80051e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80051e6:	e008      	b.n	80051fa <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051e8:	f7fd fe26 	bl	8002e38 <HAL_GetTick>
 80051ec:	4602      	mov	r2, r0
 80051ee:	693b      	ldr	r3, [r7, #16]
 80051f0:	1ad3      	subs	r3, r2, r3
 80051f2:	2b02      	cmp	r3, #2
 80051f4:	d901      	bls.n	80051fa <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80051f6:	2303      	movs	r3, #3
 80051f8:	e04d      	b.n	8005296 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80051fa:	4b06      	ldr	r3, [pc, #24]	@ (8005214 <HAL_RCC_OscConfig+0x4ac>)
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005202:	2b00      	cmp	r3, #0
 8005204:	d1f0      	bne.n	80051e8 <HAL_RCC_OscConfig+0x480>
 8005206:	e045      	b.n	8005294 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	699b      	ldr	r3, [r3, #24]
 800520c:	2b01      	cmp	r3, #1
 800520e:	d107      	bne.n	8005220 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8005210:	2301      	movs	r3, #1
 8005212:	e040      	b.n	8005296 <HAL_RCC_OscConfig+0x52e>
 8005214:	40023800 	.word	0x40023800
 8005218:	40007000 	.word	0x40007000
 800521c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005220:	4b1f      	ldr	r3, [pc, #124]	@ (80052a0 <HAL_RCC_OscConfig+0x538>)
 8005222:	685b      	ldr	r3, [r3, #4]
 8005224:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	699b      	ldr	r3, [r3, #24]
 800522a:	2b01      	cmp	r3, #1
 800522c:	d030      	beq.n	8005290 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005238:	429a      	cmp	r2, r3
 800523a:	d129      	bne.n	8005290 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005246:	429a      	cmp	r2, r3
 8005248:	d122      	bne.n	8005290 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800524a:	68fa      	ldr	r2, [r7, #12]
 800524c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005250:	4013      	ands	r3, r2
 8005252:	687a      	ldr	r2, [r7, #4]
 8005254:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005256:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005258:	4293      	cmp	r3, r2
 800525a:	d119      	bne.n	8005290 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005266:	085b      	lsrs	r3, r3, #1
 8005268:	3b01      	subs	r3, #1
 800526a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800526c:	429a      	cmp	r2, r3
 800526e:	d10f      	bne.n	8005290 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800527a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800527c:	429a      	cmp	r2, r3
 800527e:	d107      	bne.n	8005290 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800528a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800528c:	429a      	cmp	r2, r3
 800528e:	d001      	beq.n	8005294 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005290:	2301      	movs	r3, #1
 8005292:	e000      	b.n	8005296 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8005294:	2300      	movs	r3, #0
}
 8005296:	4618      	mov	r0, r3
 8005298:	3718      	adds	r7, #24
 800529a:	46bd      	mov	sp, r7
 800529c:	bd80      	pop	{r7, pc}
 800529e:	bf00      	nop
 80052a0:	40023800 	.word	0x40023800

080052a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80052a4:	b580      	push	{r7, lr}
 80052a6:	b082      	sub	sp, #8
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d101      	bne.n	80052b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80052b2:	2301      	movs	r3, #1
 80052b4:	e041      	b.n	800533a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80052bc:	b2db      	uxtb	r3, r3
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d106      	bne.n	80052d0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	2200      	movs	r2, #0
 80052c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80052ca:	6878      	ldr	r0, [r7, #4]
 80052cc:	f7fd fc92 	bl	8002bf4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2202      	movs	r2, #2
 80052d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681a      	ldr	r2, [r3, #0]
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	3304      	adds	r3, #4
 80052e0:	4619      	mov	r1, r3
 80052e2:	4610      	mov	r0, r2
 80052e4:	f000 f95e 	bl	80055a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2201      	movs	r2, #1
 80052ec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2201      	movs	r2, #1
 80052f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2201      	movs	r2, #1
 80052fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2201      	movs	r2, #1
 8005304:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2201      	movs	r2, #1
 800530c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2201      	movs	r2, #1
 8005314:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2201      	movs	r2, #1
 800531c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	2201      	movs	r2, #1
 8005324:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2201      	movs	r2, #1
 800532c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2201      	movs	r2, #1
 8005334:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005338:	2300      	movs	r3, #0
}
 800533a:	4618      	mov	r0, r3
 800533c:	3708      	adds	r7, #8
 800533e:	46bd      	mov	sp, r7
 8005340:	bd80      	pop	{r7, pc}
	...

08005344 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005344:	b480      	push	{r7}
 8005346:	b085      	sub	sp, #20
 8005348:	af00      	add	r7, sp, #0
 800534a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005352:	b2db      	uxtb	r3, r3
 8005354:	2b01      	cmp	r3, #1
 8005356:	d001      	beq.n	800535c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005358:	2301      	movs	r3, #1
 800535a:	e046      	b.n	80053ea <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2202      	movs	r2, #2
 8005360:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	4a23      	ldr	r2, [pc, #140]	@ (80053f8 <HAL_TIM_Base_Start+0xb4>)
 800536a:	4293      	cmp	r3, r2
 800536c:	d022      	beq.n	80053b4 <HAL_TIM_Base_Start+0x70>
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005376:	d01d      	beq.n	80053b4 <HAL_TIM_Base_Start+0x70>
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	4a1f      	ldr	r2, [pc, #124]	@ (80053fc <HAL_TIM_Base_Start+0xb8>)
 800537e:	4293      	cmp	r3, r2
 8005380:	d018      	beq.n	80053b4 <HAL_TIM_Base_Start+0x70>
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	4a1e      	ldr	r2, [pc, #120]	@ (8005400 <HAL_TIM_Base_Start+0xbc>)
 8005388:	4293      	cmp	r3, r2
 800538a:	d013      	beq.n	80053b4 <HAL_TIM_Base_Start+0x70>
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	4a1c      	ldr	r2, [pc, #112]	@ (8005404 <HAL_TIM_Base_Start+0xc0>)
 8005392:	4293      	cmp	r3, r2
 8005394:	d00e      	beq.n	80053b4 <HAL_TIM_Base_Start+0x70>
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	4a1b      	ldr	r2, [pc, #108]	@ (8005408 <HAL_TIM_Base_Start+0xc4>)
 800539c:	4293      	cmp	r3, r2
 800539e:	d009      	beq.n	80053b4 <HAL_TIM_Base_Start+0x70>
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	4a19      	ldr	r2, [pc, #100]	@ (800540c <HAL_TIM_Base_Start+0xc8>)
 80053a6:	4293      	cmp	r3, r2
 80053a8:	d004      	beq.n	80053b4 <HAL_TIM_Base_Start+0x70>
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	4a18      	ldr	r2, [pc, #96]	@ (8005410 <HAL_TIM_Base_Start+0xcc>)
 80053b0:	4293      	cmp	r3, r2
 80053b2:	d111      	bne.n	80053d8 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	689b      	ldr	r3, [r3, #8]
 80053ba:	f003 0307 	and.w	r3, r3, #7
 80053be:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	2b06      	cmp	r3, #6
 80053c4:	d010      	beq.n	80053e8 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	681a      	ldr	r2, [r3, #0]
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	f042 0201 	orr.w	r2, r2, #1
 80053d4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053d6:	e007      	b.n	80053e8 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	681a      	ldr	r2, [r3, #0]
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f042 0201 	orr.w	r2, r2, #1
 80053e6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80053e8:	2300      	movs	r3, #0
}
 80053ea:	4618      	mov	r0, r3
 80053ec:	3714      	adds	r7, #20
 80053ee:	46bd      	mov	sp, r7
 80053f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f4:	4770      	bx	lr
 80053f6:	bf00      	nop
 80053f8:	40010000 	.word	0x40010000
 80053fc:	40000400 	.word	0x40000400
 8005400:	40000800 	.word	0x40000800
 8005404:	40000c00 	.word	0x40000c00
 8005408:	40010400 	.word	0x40010400
 800540c:	40014000 	.word	0x40014000
 8005410:	40001800 	.word	0x40001800

08005414 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005414:	b580      	push	{r7, lr}
 8005416:	b084      	sub	sp, #16
 8005418:	af00      	add	r7, sp, #0
 800541a:	6078      	str	r0, [r7, #4]
 800541c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800541e:	2300      	movs	r3, #0
 8005420:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005428:	2b01      	cmp	r3, #1
 800542a:	d101      	bne.n	8005430 <HAL_TIM_ConfigClockSource+0x1c>
 800542c:	2302      	movs	r3, #2
 800542e:	e0b4      	b.n	800559a <HAL_TIM_ConfigClockSource+0x186>
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2201      	movs	r2, #1
 8005434:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2202      	movs	r2, #2
 800543c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	689b      	ldr	r3, [r3, #8]
 8005446:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005448:	68bb      	ldr	r3, [r7, #8]
 800544a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800544e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005450:	68bb      	ldr	r3, [r7, #8]
 8005452:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005456:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	68ba      	ldr	r2, [r7, #8]
 800545e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005460:	683b      	ldr	r3, [r7, #0]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005468:	d03e      	beq.n	80054e8 <HAL_TIM_ConfigClockSource+0xd4>
 800546a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800546e:	f200 8087 	bhi.w	8005580 <HAL_TIM_ConfigClockSource+0x16c>
 8005472:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005476:	f000 8086 	beq.w	8005586 <HAL_TIM_ConfigClockSource+0x172>
 800547a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800547e:	d87f      	bhi.n	8005580 <HAL_TIM_ConfigClockSource+0x16c>
 8005480:	2b70      	cmp	r3, #112	@ 0x70
 8005482:	d01a      	beq.n	80054ba <HAL_TIM_ConfigClockSource+0xa6>
 8005484:	2b70      	cmp	r3, #112	@ 0x70
 8005486:	d87b      	bhi.n	8005580 <HAL_TIM_ConfigClockSource+0x16c>
 8005488:	2b60      	cmp	r3, #96	@ 0x60
 800548a:	d050      	beq.n	800552e <HAL_TIM_ConfigClockSource+0x11a>
 800548c:	2b60      	cmp	r3, #96	@ 0x60
 800548e:	d877      	bhi.n	8005580 <HAL_TIM_ConfigClockSource+0x16c>
 8005490:	2b50      	cmp	r3, #80	@ 0x50
 8005492:	d03c      	beq.n	800550e <HAL_TIM_ConfigClockSource+0xfa>
 8005494:	2b50      	cmp	r3, #80	@ 0x50
 8005496:	d873      	bhi.n	8005580 <HAL_TIM_ConfigClockSource+0x16c>
 8005498:	2b40      	cmp	r3, #64	@ 0x40
 800549a:	d058      	beq.n	800554e <HAL_TIM_ConfigClockSource+0x13a>
 800549c:	2b40      	cmp	r3, #64	@ 0x40
 800549e:	d86f      	bhi.n	8005580 <HAL_TIM_ConfigClockSource+0x16c>
 80054a0:	2b30      	cmp	r3, #48	@ 0x30
 80054a2:	d064      	beq.n	800556e <HAL_TIM_ConfigClockSource+0x15a>
 80054a4:	2b30      	cmp	r3, #48	@ 0x30
 80054a6:	d86b      	bhi.n	8005580 <HAL_TIM_ConfigClockSource+0x16c>
 80054a8:	2b20      	cmp	r3, #32
 80054aa:	d060      	beq.n	800556e <HAL_TIM_ConfigClockSource+0x15a>
 80054ac:	2b20      	cmp	r3, #32
 80054ae:	d867      	bhi.n	8005580 <HAL_TIM_ConfigClockSource+0x16c>
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d05c      	beq.n	800556e <HAL_TIM_ConfigClockSource+0x15a>
 80054b4:	2b10      	cmp	r3, #16
 80054b6:	d05a      	beq.n	800556e <HAL_TIM_ConfigClockSource+0x15a>
 80054b8:	e062      	b.n	8005580 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80054be:	683b      	ldr	r3, [r7, #0]
 80054c0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80054c2:	683b      	ldr	r3, [r7, #0]
 80054c4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80054c6:	683b      	ldr	r3, [r7, #0]
 80054c8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80054ca:	f000 f98b 	bl	80057e4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	689b      	ldr	r3, [r3, #8]
 80054d4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80054d6:	68bb      	ldr	r3, [r7, #8]
 80054d8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80054dc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	68ba      	ldr	r2, [r7, #8]
 80054e4:	609a      	str	r2, [r3, #8]
      break;
 80054e6:	e04f      	b.n	8005588 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80054ec:	683b      	ldr	r3, [r7, #0]
 80054ee:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80054f0:	683b      	ldr	r3, [r7, #0]
 80054f2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80054f4:	683b      	ldr	r3, [r7, #0]
 80054f6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80054f8:	f000 f974 	bl	80057e4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	689a      	ldr	r2, [r3, #8]
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800550a:	609a      	str	r2, [r3, #8]
      break;
 800550c:	e03c      	b.n	8005588 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005512:	683b      	ldr	r3, [r7, #0]
 8005514:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005516:	683b      	ldr	r3, [r7, #0]
 8005518:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800551a:	461a      	mov	r2, r3
 800551c:	f000 f8e8 	bl	80056f0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	2150      	movs	r1, #80	@ 0x50
 8005526:	4618      	mov	r0, r3
 8005528:	f000 f941 	bl	80057ae <TIM_ITRx_SetConfig>
      break;
 800552c:	e02c      	b.n	8005588 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005532:	683b      	ldr	r3, [r7, #0]
 8005534:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005536:	683b      	ldr	r3, [r7, #0]
 8005538:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800553a:	461a      	mov	r2, r3
 800553c:	f000 f907 	bl	800574e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	2160      	movs	r1, #96	@ 0x60
 8005546:	4618      	mov	r0, r3
 8005548:	f000 f931 	bl	80057ae <TIM_ITRx_SetConfig>
      break;
 800554c:	e01c      	b.n	8005588 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005552:	683b      	ldr	r3, [r7, #0]
 8005554:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005556:	683b      	ldr	r3, [r7, #0]
 8005558:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800555a:	461a      	mov	r2, r3
 800555c:	f000 f8c8 	bl	80056f0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	2140      	movs	r1, #64	@ 0x40
 8005566:	4618      	mov	r0, r3
 8005568:	f000 f921 	bl	80057ae <TIM_ITRx_SetConfig>
      break;
 800556c:	e00c      	b.n	8005588 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681a      	ldr	r2, [r3, #0]
 8005572:	683b      	ldr	r3, [r7, #0]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	4619      	mov	r1, r3
 8005578:	4610      	mov	r0, r2
 800557a:	f000 f918 	bl	80057ae <TIM_ITRx_SetConfig>
      break;
 800557e:	e003      	b.n	8005588 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005580:	2301      	movs	r3, #1
 8005582:	73fb      	strb	r3, [r7, #15]
      break;
 8005584:	e000      	b.n	8005588 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005586:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	2201      	movs	r2, #1
 800558c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2200      	movs	r2, #0
 8005594:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005598:	7bfb      	ldrb	r3, [r7, #15]
}
 800559a:	4618      	mov	r0, r3
 800559c:	3710      	adds	r7, #16
 800559e:	46bd      	mov	sp, r7
 80055a0:	bd80      	pop	{r7, pc}
	...

080055a4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80055a4:	b480      	push	{r7}
 80055a6:	b085      	sub	sp, #20
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	6078      	str	r0, [r7, #4]
 80055ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	4a43      	ldr	r2, [pc, #268]	@ (80056c4 <TIM_Base_SetConfig+0x120>)
 80055b8:	4293      	cmp	r3, r2
 80055ba:	d013      	beq.n	80055e4 <TIM_Base_SetConfig+0x40>
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80055c2:	d00f      	beq.n	80055e4 <TIM_Base_SetConfig+0x40>
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	4a40      	ldr	r2, [pc, #256]	@ (80056c8 <TIM_Base_SetConfig+0x124>)
 80055c8:	4293      	cmp	r3, r2
 80055ca:	d00b      	beq.n	80055e4 <TIM_Base_SetConfig+0x40>
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	4a3f      	ldr	r2, [pc, #252]	@ (80056cc <TIM_Base_SetConfig+0x128>)
 80055d0:	4293      	cmp	r3, r2
 80055d2:	d007      	beq.n	80055e4 <TIM_Base_SetConfig+0x40>
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	4a3e      	ldr	r2, [pc, #248]	@ (80056d0 <TIM_Base_SetConfig+0x12c>)
 80055d8:	4293      	cmp	r3, r2
 80055da:	d003      	beq.n	80055e4 <TIM_Base_SetConfig+0x40>
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	4a3d      	ldr	r2, [pc, #244]	@ (80056d4 <TIM_Base_SetConfig+0x130>)
 80055e0:	4293      	cmp	r3, r2
 80055e2:	d108      	bne.n	80055f6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80055ea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80055ec:	683b      	ldr	r3, [r7, #0]
 80055ee:	685b      	ldr	r3, [r3, #4]
 80055f0:	68fa      	ldr	r2, [r7, #12]
 80055f2:	4313      	orrs	r3, r2
 80055f4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	4a32      	ldr	r2, [pc, #200]	@ (80056c4 <TIM_Base_SetConfig+0x120>)
 80055fa:	4293      	cmp	r3, r2
 80055fc:	d02b      	beq.n	8005656 <TIM_Base_SetConfig+0xb2>
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005604:	d027      	beq.n	8005656 <TIM_Base_SetConfig+0xb2>
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	4a2f      	ldr	r2, [pc, #188]	@ (80056c8 <TIM_Base_SetConfig+0x124>)
 800560a:	4293      	cmp	r3, r2
 800560c:	d023      	beq.n	8005656 <TIM_Base_SetConfig+0xb2>
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	4a2e      	ldr	r2, [pc, #184]	@ (80056cc <TIM_Base_SetConfig+0x128>)
 8005612:	4293      	cmp	r3, r2
 8005614:	d01f      	beq.n	8005656 <TIM_Base_SetConfig+0xb2>
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	4a2d      	ldr	r2, [pc, #180]	@ (80056d0 <TIM_Base_SetConfig+0x12c>)
 800561a:	4293      	cmp	r3, r2
 800561c:	d01b      	beq.n	8005656 <TIM_Base_SetConfig+0xb2>
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	4a2c      	ldr	r2, [pc, #176]	@ (80056d4 <TIM_Base_SetConfig+0x130>)
 8005622:	4293      	cmp	r3, r2
 8005624:	d017      	beq.n	8005656 <TIM_Base_SetConfig+0xb2>
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	4a2b      	ldr	r2, [pc, #172]	@ (80056d8 <TIM_Base_SetConfig+0x134>)
 800562a:	4293      	cmp	r3, r2
 800562c:	d013      	beq.n	8005656 <TIM_Base_SetConfig+0xb2>
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	4a2a      	ldr	r2, [pc, #168]	@ (80056dc <TIM_Base_SetConfig+0x138>)
 8005632:	4293      	cmp	r3, r2
 8005634:	d00f      	beq.n	8005656 <TIM_Base_SetConfig+0xb2>
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	4a29      	ldr	r2, [pc, #164]	@ (80056e0 <TIM_Base_SetConfig+0x13c>)
 800563a:	4293      	cmp	r3, r2
 800563c:	d00b      	beq.n	8005656 <TIM_Base_SetConfig+0xb2>
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	4a28      	ldr	r2, [pc, #160]	@ (80056e4 <TIM_Base_SetConfig+0x140>)
 8005642:	4293      	cmp	r3, r2
 8005644:	d007      	beq.n	8005656 <TIM_Base_SetConfig+0xb2>
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	4a27      	ldr	r2, [pc, #156]	@ (80056e8 <TIM_Base_SetConfig+0x144>)
 800564a:	4293      	cmp	r3, r2
 800564c:	d003      	beq.n	8005656 <TIM_Base_SetConfig+0xb2>
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	4a26      	ldr	r2, [pc, #152]	@ (80056ec <TIM_Base_SetConfig+0x148>)
 8005652:	4293      	cmp	r3, r2
 8005654:	d108      	bne.n	8005668 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800565c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800565e:	683b      	ldr	r3, [r7, #0]
 8005660:	68db      	ldr	r3, [r3, #12]
 8005662:	68fa      	ldr	r2, [r7, #12]
 8005664:	4313      	orrs	r3, r2
 8005666:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800566e:	683b      	ldr	r3, [r7, #0]
 8005670:	695b      	ldr	r3, [r3, #20]
 8005672:	4313      	orrs	r3, r2
 8005674:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005676:	683b      	ldr	r3, [r7, #0]
 8005678:	689a      	ldr	r2, [r3, #8]
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800567e:	683b      	ldr	r3, [r7, #0]
 8005680:	681a      	ldr	r2, [r3, #0]
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	4a0e      	ldr	r2, [pc, #56]	@ (80056c4 <TIM_Base_SetConfig+0x120>)
 800568a:	4293      	cmp	r3, r2
 800568c:	d003      	beq.n	8005696 <TIM_Base_SetConfig+0xf2>
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	4a10      	ldr	r2, [pc, #64]	@ (80056d4 <TIM_Base_SetConfig+0x130>)
 8005692:	4293      	cmp	r3, r2
 8005694:	d103      	bne.n	800569e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005696:	683b      	ldr	r3, [r7, #0]
 8005698:	691a      	ldr	r2, [r3, #16]
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	f043 0204 	orr.w	r2, r3, #4
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	2201      	movs	r2, #1
 80056ae:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	68fa      	ldr	r2, [r7, #12]
 80056b4:	601a      	str	r2, [r3, #0]
}
 80056b6:	bf00      	nop
 80056b8:	3714      	adds	r7, #20
 80056ba:	46bd      	mov	sp, r7
 80056bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c0:	4770      	bx	lr
 80056c2:	bf00      	nop
 80056c4:	40010000 	.word	0x40010000
 80056c8:	40000400 	.word	0x40000400
 80056cc:	40000800 	.word	0x40000800
 80056d0:	40000c00 	.word	0x40000c00
 80056d4:	40010400 	.word	0x40010400
 80056d8:	40014000 	.word	0x40014000
 80056dc:	40014400 	.word	0x40014400
 80056e0:	40014800 	.word	0x40014800
 80056e4:	40001800 	.word	0x40001800
 80056e8:	40001c00 	.word	0x40001c00
 80056ec:	40002000 	.word	0x40002000

080056f0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80056f0:	b480      	push	{r7}
 80056f2:	b087      	sub	sp, #28
 80056f4:	af00      	add	r7, sp, #0
 80056f6:	60f8      	str	r0, [r7, #12]
 80056f8:	60b9      	str	r1, [r7, #8]
 80056fa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	6a1b      	ldr	r3, [r3, #32]
 8005700:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	6a1b      	ldr	r3, [r3, #32]
 8005706:	f023 0201 	bic.w	r2, r3, #1
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	699b      	ldr	r3, [r3, #24]
 8005712:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005714:	693b      	ldr	r3, [r7, #16]
 8005716:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800571a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	011b      	lsls	r3, r3, #4
 8005720:	693a      	ldr	r2, [r7, #16]
 8005722:	4313      	orrs	r3, r2
 8005724:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005726:	697b      	ldr	r3, [r7, #20]
 8005728:	f023 030a 	bic.w	r3, r3, #10
 800572c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800572e:	697a      	ldr	r2, [r7, #20]
 8005730:	68bb      	ldr	r3, [r7, #8]
 8005732:	4313      	orrs	r3, r2
 8005734:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	693a      	ldr	r2, [r7, #16]
 800573a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	697a      	ldr	r2, [r7, #20]
 8005740:	621a      	str	r2, [r3, #32]
}
 8005742:	bf00      	nop
 8005744:	371c      	adds	r7, #28
 8005746:	46bd      	mov	sp, r7
 8005748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800574c:	4770      	bx	lr

0800574e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800574e:	b480      	push	{r7}
 8005750:	b087      	sub	sp, #28
 8005752:	af00      	add	r7, sp, #0
 8005754:	60f8      	str	r0, [r7, #12]
 8005756:	60b9      	str	r1, [r7, #8]
 8005758:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	6a1b      	ldr	r3, [r3, #32]
 800575e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	6a1b      	ldr	r3, [r3, #32]
 8005764:	f023 0210 	bic.w	r2, r3, #16
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	699b      	ldr	r3, [r3, #24]
 8005770:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005772:	693b      	ldr	r3, [r7, #16]
 8005774:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005778:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	031b      	lsls	r3, r3, #12
 800577e:	693a      	ldr	r2, [r7, #16]
 8005780:	4313      	orrs	r3, r2
 8005782:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005784:	697b      	ldr	r3, [r7, #20]
 8005786:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800578a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800578c:	68bb      	ldr	r3, [r7, #8]
 800578e:	011b      	lsls	r3, r3, #4
 8005790:	697a      	ldr	r2, [r7, #20]
 8005792:	4313      	orrs	r3, r2
 8005794:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	693a      	ldr	r2, [r7, #16]
 800579a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	697a      	ldr	r2, [r7, #20]
 80057a0:	621a      	str	r2, [r3, #32]
}
 80057a2:	bf00      	nop
 80057a4:	371c      	adds	r7, #28
 80057a6:	46bd      	mov	sp, r7
 80057a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ac:	4770      	bx	lr

080057ae <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80057ae:	b480      	push	{r7}
 80057b0:	b085      	sub	sp, #20
 80057b2:	af00      	add	r7, sp, #0
 80057b4:	6078      	str	r0, [r7, #4]
 80057b6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	689b      	ldr	r3, [r3, #8]
 80057bc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80057c4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80057c6:	683a      	ldr	r2, [r7, #0]
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	4313      	orrs	r3, r2
 80057cc:	f043 0307 	orr.w	r3, r3, #7
 80057d0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	68fa      	ldr	r2, [r7, #12]
 80057d6:	609a      	str	r2, [r3, #8]
}
 80057d8:	bf00      	nop
 80057da:	3714      	adds	r7, #20
 80057dc:	46bd      	mov	sp, r7
 80057de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e2:	4770      	bx	lr

080057e4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80057e4:	b480      	push	{r7}
 80057e6:	b087      	sub	sp, #28
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	60f8      	str	r0, [r7, #12]
 80057ec:	60b9      	str	r1, [r7, #8]
 80057ee:	607a      	str	r2, [r7, #4]
 80057f0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	689b      	ldr	r3, [r3, #8]
 80057f6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80057f8:	697b      	ldr	r3, [r7, #20]
 80057fa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80057fe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005800:	683b      	ldr	r3, [r7, #0]
 8005802:	021a      	lsls	r2, r3, #8
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	431a      	orrs	r2, r3
 8005808:	68bb      	ldr	r3, [r7, #8]
 800580a:	4313      	orrs	r3, r2
 800580c:	697a      	ldr	r2, [r7, #20]
 800580e:	4313      	orrs	r3, r2
 8005810:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	697a      	ldr	r2, [r7, #20]
 8005816:	609a      	str	r2, [r3, #8]
}
 8005818:	bf00      	nop
 800581a:	371c      	adds	r7, #28
 800581c:	46bd      	mov	sp, r7
 800581e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005822:	4770      	bx	lr

08005824 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005824:	b480      	push	{r7}
 8005826:	b085      	sub	sp, #20
 8005828:	af00      	add	r7, sp, #0
 800582a:	6078      	str	r0, [r7, #4]
 800582c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005834:	2b01      	cmp	r3, #1
 8005836:	d101      	bne.n	800583c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005838:	2302      	movs	r3, #2
 800583a:	e05a      	b.n	80058f2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	2201      	movs	r2, #1
 8005840:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	2202      	movs	r2, #2
 8005848:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	685b      	ldr	r3, [r3, #4]
 8005852:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	689b      	ldr	r3, [r3, #8]
 800585a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005862:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005864:	683b      	ldr	r3, [r7, #0]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	68fa      	ldr	r2, [r7, #12]
 800586a:	4313      	orrs	r3, r2
 800586c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	68fa      	ldr	r2, [r7, #12]
 8005874:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	4a21      	ldr	r2, [pc, #132]	@ (8005900 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800587c:	4293      	cmp	r3, r2
 800587e:	d022      	beq.n	80058c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005888:	d01d      	beq.n	80058c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	4a1d      	ldr	r2, [pc, #116]	@ (8005904 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005890:	4293      	cmp	r3, r2
 8005892:	d018      	beq.n	80058c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	4a1b      	ldr	r2, [pc, #108]	@ (8005908 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800589a:	4293      	cmp	r3, r2
 800589c:	d013      	beq.n	80058c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	4a1a      	ldr	r2, [pc, #104]	@ (800590c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80058a4:	4293      	cmp	r3, r2
 80058a6:	d00e      	beq.n	80058c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	4a18      	ldr	r2, [pc, #96]	@ (8005910 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80058ae:	4293      	cmp	r3, r2
 80058b0:	d009      	beq.n	80058c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	4a17      	ldr	r2, [pc, #92]	@ (8005914 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80058b8:	4293      	cmp	r3, r2
 80058ba:	d004      	beq.n	80058c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	4a15      	ldr	r2, [pc, #84]	@ (8005918 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80058c2:	4293      	cmp	r3, r2
 80058c4:	d10c      	bne.n	80058e0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80058c6:	68bb      	ldr	r3, [r7, #8]
 80058c8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80058cc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80058ce:	683b      	ldr	r3, [r7, #0]
 80058d0:	685b      	ldr	r3, [r3, #4]
 80058d2:	68ba      	ldr	r2, [r7, #8]
 80058d4:	4313      	orrs	r3, r2
 80058d6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	68ba      	ldr	r2, [r7, #8]
 80058de:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	2201      	movs	r2, #1
 80058e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	2200      	movs	r2, #0
 80058ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80058f0:	2300      	movs	r3, #0
}
 80058f2:	4618      	mov	r0, r3
 80058f4:	3714      	adds	r7, #20
 80058f6:	46bd      	mov	sp, r7
 80058f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058fc:	4770      	bx	lr
 80058fe:	bf00      	nop
 8005900:	40010000 	.word	0x40010000
 8005904:	40000400 	.word	0x40000400
 8005908:	40000800 	.word	0x40000800
 800590c:	40000c00 	.word	0x40000c00
 8005910:	40010400 	.word	0x40010400
 8005914:	40014000 	.word	0x40014000
 8005918:	40001800 	.word	0x40001800

0800591c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800591c:	b580      	push	{r7, lr}
 800591e:	b082      	sub	sp, #8
 8005920:	af00      	add	r7, sp, #0
 8005922:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2b00      	cmp	r3, #0
 8005928:	d101      	bne.n	800592e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800592a:	2301      	movs	r3, #1
 800592c:	e042      	b.n	80059b4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005934:	b2db      	uxtb	r3, r3
 8005936:	2b00      	cmp	r3, #0
 8005938:	d106      	bne.n	8005948 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	2200      	movs	r2, #0
 800593e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005942:	6878      	ldr	r0, [r7, #4]
 8005944:	f7fd f9a0 	bl	8002c88 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2224      	movs	r2, #36	@ 0x24
 800594c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	68da      	ldr	r2, [r3, #12]
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800595e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005960:	6878      	ldr	r0, [r7, #4]
 8005962:	f000 fa09 	bl	8005d78 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	691a      	ldr	r2, [r3, #16]
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005974:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	695a      	ldr	r2, [r3, #20]
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005984:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	68da      	ldr	r2, [r3, #12]
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005994:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	2200      	movs	r2, #0
 800599a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2220      	movs	r2, #32
 80059a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	2220      	movs	r2, #32
 80059a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	2200      	movs	r2, #0
 80059b0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80059b2:	2300      	movs	r3, #0
}
 80059b4:	4618      	mov	r0, r3
 80059b6:	3708      	adds	r7, #8
 80059b8:	46bd      	mov	sp, r7
 80059ba:	bd80      	pop	{r7, pc}

080059bc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80059bc:	b580      	push	{r7, lr}
 80059be:	b08a      	sub	sp, #40	@ 0x28
 80059c0:	af02      	add	r7, sp, #8
 80059c2:	60f8      	str	r0, [r7, #12]
 80059c4:	60b9      	str	r1, [r7, #8]
 80059c6:	603b      	str	r3, [r7, #0]
 80059c8:	4613      	mov	r3, r2
 80059ca:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80059cc:	2300      	movs	r3, #0
 80059ce:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80059d6:	b2db      	uxtb	r3, r3
 80059d8:	2b20      	cmp	r3, #32
 80059da:	d175      	bne.n	8005ac8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80059dc:	68bb      	ldr	r3, [r7, #8]
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d002      	beq.n	80059e8 <HAL_UART_Transmit+0x2c>
 80059e2:	88fb      	ldrh	r3, [r7, #6]
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d101      	bne.n	80059ec <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80059e8:	2301      	movs	r3, #1
 80059ea:	e06e      	b.n	8005aca <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	2200      	movs	r2, #0
 80059f0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	2221      	movs	r2, #33	@ 0x21
 80059f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80059fa:	f7fd fa1d 	bl	8002e38 <HAL_GetTick>
 80059fe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	88fa      	ldrh	r2, [r7, #6]
 8005a04:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	88fa      	ldrh	r2, [r7, #6]
 8005a0a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	689b      	ldr	r3, [r3, #8]
 8005a10:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a14:	d108      	bne.n	8005a28 <HAL_UART_Transmit+0x6c>
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	691b      	ldr	r3, [r3, #16]
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d104      	bne.n	8005a28 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005a1e:	2300      	movs	r3, #0
 8005a20:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005a22:	68bb      	ldr	r3, [r7, #8]
 8005a24:	61bb      	str	r3, [r7, #24]
 8005a26:	e003      	b.n	8005a30 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005a28:	68bb      	ldr	r3, [r7, #8]
 8005a2a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005a2c:	2300      	movs	r3, #0
 8005a2e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005a30:	e02e      	b.n	8005a90 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005a32:	683b      	ldr	r3, [r7, #0]
 8005a34:	9300      	str	r3, [sp, #0]
 8005a36:	697b      	ldr	r3, [r7, #20]
 8005a38:	2200      	movs	r2, #0
 8005a3a:	2180      	movs	r1, #128	@ 0x80
 8005a3c:	68f8      	ldr	r0, [r7, #12]
 8005a3e:	f000 f8df 	bl	8005c00 <UART_WaitOnFlagUntilTimeout>
 8005a42:	4603      	mov	r3, r0
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d005      	beq.n	8005a54 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	2220      	movs	r2, #32
 8005a4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005a50:	2303      	movs	r3, #3
 8005a52:	e03a      	b.n	8005aca <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005a54:	69fb      	ldr	r3, [r7, #28]
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d10b      	bne.n	8005a72 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005a5a:	69bb      	ldr	r3, [r7, #24]
 8005a5c:	881b      	ldrh	r3, [r3, #0]
 8005a5e:	461a      	mov	r2, r3
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005a68:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005a6a:	69bb      	ldr	r3, [r7, #24]
 8005a6c:	3302      	adds	r3, #2
 8005a6e:	61bb      	str	r3, [r7, #24]
 8005a70:	e007      	b.n	8005a82 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005a72:	69fb      	ldr	r3, [r7, #28]
 8005a74:	781a      	ldrb	r2, [r3, #0]
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005a7c:	69fb      	ldr	r3, [r7, #28]
 8005a7e:	3301      	adds	r3, #1
 8005a80:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005a86:	b29b      	uxth	r3, r3
 8005a88:	3b01      	subs	r3, #1
 8005a8a:	b29a      	uxth	r2, r3
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005a94:	b29b      	uxth	r3, r3
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d1cb      	bne.n	8005a32 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005a9a:	683b      	ldr	r3, [r7, #0]
 8005a9c:	9300      	str	r3, [sp, #0]
 8005a9e:	697b      	ldr	r3, [r7, #20]
 8005aa0:	2200      	movs	r2, #0
 8005aa2:	2140      	movs	r1, #64	@ 0x40
 8005aa4:	68f8      	ldr	r0, [r7, #12]
 8005aa6:	f000 f8ab 	bl	8005c00 <UART_WaitOnFlagUntilTimeout>
 8005aaa:	4603      	mov	r3, r0
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d005      	beq.n	8005abc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	2220      	movs	r2, #32
 8005ab4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005ab8:	2303      	movs	r3, #3
 8005aba:	e006      	b.n	8005aca <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	2220      	movs	r2, #32
 8005ac0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005ac4:	2300      	movs	r3, #0
 8005ac6:	e000      	b.n	8005aca <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005ac8:	2302      	movs	r3, #2
  }
}
 8005aca:	4618      	mov	r0, r3
 8005acc:	3720      	adds	r7, #32
 8005ace:	46bd      	mov	sp, r7
 8005ad0:	bd80      	pop	{r7, pc}

08005ad2 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005ad2:	b580      	push	{r7, lr}
 8005ad4:	b08a      	sub	sp, #40	@ 0x28
 8005ad6:	af02      	add	r7, sp, #8
 8005ad8:	60f8      	str	r0, [r7, #12]
 8005ada:	60b9      	str	r1, [r7, #8]
 8005adc:	603b      	str	r3, [r7, #0]
 8005ade:	4613      	mov	r3, r2
 8005ae0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005ae2:	2300      	movs	r3, #0
 8005ae4:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005aec:	b2db      	uxtb	r3, r3
 8005aee:	2b20      	cmp	r3, #32
 8005af0:	f040 8081 	bne.w	8005bf6 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8005af4:	68bb      	ldr	r3, [r7, #8]
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d002      	beq.n	8005b00 <HAL_UART_Receive+0x2e>
 8005afa:	88fb      	ldrh	r3, [r7, #6]
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d101      	bne.n	8005b04 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8005b00:	2301      	movs	r3, #1
 8005b02:	e079      	b.n	8005bf8 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	2200      	movs	r2, #0
 8005b08:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	2222      	movs	r2, #34	@ 0x22
 8005b0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	2200      	movs	r2, #0
 8005b16:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005b18:	f7fd f98e 	bl	8002e38 <HAL_GetTick>
 8005b1c:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	88fa      	ldrh	r2, [r7, #6]
 8005b22:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	88fa      	ldrh	r2, [r7, #6]
 8005b28:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	689b      	ldr	r3, [r3, #8]
 8005b2e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b32:	d108      	bne.n	8005b46 <HAL_UART_Receive+0x74>
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	691b      	ldr	r3, [r3, #16]
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d104      	bne.n	8005b46 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8005b3c:	2300      	movs	r3, #0
 8005b3e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005b40:	68bb      	ldr	r3, [r7, #8]
 8005b42:	61bb      	str	r3, [r7, #24]
 8005b44:	e003      	b.n	8005b4e <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8005b46:	68bb      	ldr	r3, [r7, #8]
 8005b48:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005b4a:	2300      	movs	r3, #0
 8005b4c:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8005b4e:	e047      	b.n	8005be0 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005b50:	683b      	ldr	r3, [r7, #0]
 8005b52:	9300      	str	r3, [sp, #0]
 8005b54:	697b      	ldr	r3, [r7, #20]
 8005b56:	2200      	movs	r2, #0
 8005b58:	2120      	movs	r1, #32
 8005b5a:	68f8      	ldr	r0, [r7, #12]
 8005b5c:	f000 f850 	bl	8005c00 <UART_WaitOnFlagUntilTimeout>
 8005b60:	4603      	mov	r3, r0
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d005      	beq.n	8005b72 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	2220      	movs	r2, #32
 8005b6a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8005b6e:	2303      	movs	r3, #3
 8005b70:	e042      	b.n	8005bf8 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8005b72:	69fb      	ldr	r3, [r7, #28]
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d10c      	bne.n	8005b92 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	685b      	ldr	r3, [r3, #4]
 8005b7e:	b29b      	uxth	r3, r3
 8005b80:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005b84:	b29a      	uxth	r2, r3
 8005b86:	69bb      	ldr	r3, [r7, #24]
 8005b88:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8005b8a:	69bb      	ldr	r3, [r7, #24]
 8005b8c:	3302      	adds	r3, #2
 8005b8e:	61bb      	str	r3, [r7, #24]
 8005b90:	e01f      	b.n	8005bd2 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	689b      	ldr	r3, [r3, #8]
 8005b96:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b9a:	d007      	beq.n	8005bac <HAL_UART_Receive+0xda>
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	689b      	ldr	r3, [r3, #8]
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d10a      	bne.n	8005bba <HAL_UART_Receive+0xe8>
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	691b      	ldr	r3, [r3, #16]
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d106      	bne.n	8005bba <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	685b      	ldr	r3, [r3, #4]
 8005bb2:	b2da      	uxtb	r2, r3
 8005bb4:	69fb      	ldr	r3, [r7, #28]
 8005bb6:	701a      	strb	r2, [r3, #0]
 8005bb8:	e008      	b.n	8005bcc <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	685b      	ldr	r3, [r3, #4]
 8005bc0:	b2db      	uxtb	r3, r3
 8005bc2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005bc6:	b2da      	uxtb	r2, r3
 8005bc8:	69fb      	ldr	r3, [r7, #28]
 8005bca:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8005bcc:	69fb      	ldr	r3, [r7, #28]
 8005bce:	3301      	adds	r3, #1
 8005bd0:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005bd6:	b29b      	uxth	r3, r3
 8005bd8:	3b01      	subs	r3, #1
 8005bda:	b29a      	uxth	r2, r3
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005be4:	b29b      	uxth	r3, r3
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d1b2      	bne.n	8005b50 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	2220      	movs	r2, #32
 8005bee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8005bf2:	2300      	movs	r3, #0
 8005bf4:	e000      	b.n	8005bf8 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8005bf6:	2302      	movs	r3, #2
  }
}
 8005bf8:	4618      	mov	r0, r3
 8005bfa:	3720      	adds	r7, #32
 8005bfc:	46bd      	mov	sp, r7
 8005bfe:	bd80      	pop	{r7, pc}

08005c00 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005c00:	b580      	push	{r7, lr}
 8005c02:	b086      	sub	sp, #24
 8005c04:	af00      	add	r7, sp, #0
 8005c06:	60f8      	str	r0, [r7, #12]
 8005c08:	60b9      	str	r1, [r7, #8]
 8005c0a:	603b      	str	r3, [r7, #0]
 8005c0c:	4613      	mov	r3, r2
 8005c0e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c10:	e03b      	b.n	8005c8a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c12:	6a3b      	ldr	r3, [r7, #32]
 8005c14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c18:	d037      	beq.n	8005c8a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c1a:	f7fd f90d 	bl	8002e38 <HAL_GetTick>
 8005c1e:	4602      	mov	r2, r0
 8005c20:	683b      	ldr	r3, [r7, #0]
 8005c22:	1ad3      	subs	r3, r2, r3
 8005c24:	6a3a      	ldr	r2, [r7, #32]
 8005c26:	429a      	cmp	r2, r3
 8005c28:	d302      	bcc.n	8005c30 <UART_WaitOnFlagUntilTimeout+0x30>
 8005c2a:	6a3b      	ldr	r3, [r7, #32]
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d101      	bne.n	8005c34 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005c30:	2303      	movs	r3, #3
 8005c32:	e03a      	b.n	8005caa <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	68db      	ldr	r3, [r3, #12]
 8005c3a:	f003 0304 	and.w	r3, r3, #4
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d023      	beq.n	8005c8a <UART_WaitOnFlagUntilTimeout+0x8a>
 8005c42:	68bb      	ldr	r3, [r7, #8]
 8005c44:	2b80      	cmp	r3, #128	@ 0x80
 8005c46:	d020      	beq.n	8005c8a <UART_WaitOnFlagUntilTimeout+0x8a>
 8005c48:	68bb      	ldr	r3, [r7, #8]
 8005c4a:	2b40      	cmp	r3, #64	@ 0x40
 8005c4c:	d01d      	beq.n	8005c8a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	f003 0308 	and.w	r3, r3, #8
 8005c58:	2b08      	cmp	r3, #8
 8005c5a:	d116      	bne.n	8005c8a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005c5c:	2300      	movs	r3, #0
 8005c5e:	617b      	str	r3, [r7, #20]
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	617b      	str	r3, [r7, #20]
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	685b      	ldr	r3, [r3, #4]
 8005c6e:	617b      	str	r3, [r7, #20]
 8005c70:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005c72:	68f8      	ldr	r0, [r7, #12]
 8005c74:	f000 f81d 	bl	8005cb2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	2208      	movs	r2, #8
 8005c7c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	2200      	movs	r2, #0
 8005c82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005c86:	2301      	movs	r3, #1
 8005c88:	e00f      	b.n	8005caa <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	681a      	ldr	r2, [r3, #0]
 8005c90:	68bb      	ldr	r3, [r7, #8]
 8005c92:	4013      	ands	r3, r2
 8005c94:	68ba      	ldr	r2, [r7, #8]
 8005c96:	429a      	cmp	r2, r3
 8005c98:	bf0c      	ite	eq
 8005c9a:	2301      	moveq	r3, #1
 8005c9c:	2300      	movne	r3, #0
 8005c9e:	b2db      	uxtb	r3, r3
 8005ca0:	461a      	mov	r2, r3
 8005ca2:	79fb      	ldrb	r3, [r7, #7]
 8005ca4:	429a      	cmp	r2, r3
 8005ca6:	d0b4      	beq.n	8005c12 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005ca8:	2300      	movs	r3, #0
}
 8005caa:	4618      	mov	r0, r3
 8005cac:	3718      	adds	r7, #24
 8005cae:	46bd      	mov	sp, r7
 8005cb0:	bd80      	pop	{r7, pc}

08005cb2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005cb2:	b480      	push	{r7}
 8005cb4:	b095      	sub	sp, #84	@ 0x54
 8005cb6:	af00      	add	r7, sp, #0
 8005cb8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	330c      	adds	r3, #12
 8005cc0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005cc4:	e853 3f00 	ldrex	r3, [r3]
 8005cc8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005cca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ccc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005cd0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	330c      	adds	r3, #12
 8005cd8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005cda:	643a      	str	r2, [r7, #64]	@ 0x40
 8005cdc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cde:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005ce0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005ce2:	e841 2300 	strex	r3, r2, [r1]
 8005ce6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005ce8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d1e5      	bne.n	8005cba <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	3314      	adds	r3, #20
 8005cf4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cf6:	6a3b      	ldr	r3, [r7, #32]
 8005cf8:	e853 3f00 	ldrex	r3, [r3]
 8005cfc:	61fb      	str	r3, [r7, #28]
   return(result);
 8005cfe:	69fb      	ldr	r3, [r7, #28]
 8005d00:	f023 0301 	bic.w	r3, r3, #1
 8005d04:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	3314      	adds	r3, #20
 8005d0c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005d0e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005d10:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d12:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005d14:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005d16:	e841 2300 	strex	r3, r2, [r1]
 8005d1a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005d1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d1e5      	bne.n	8005cee <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d26:	2b01      	cmp	r3, #1
 8005d28:	d119      	bne.n	8005d5e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	330c      	adds	r3, #12
 8005d30:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	e853 3f00 	ldrex	r3, [r3]
 8005d38:	60bb      	str	r3, [r7, #8]
   return(result);
 8005d3a:	68bb      	ldr	r3, [r7, #8]
 8005d3c:	f023 0310 	bic.w	r3, r3, #16
 8005d40:	647b      	str	r3, [r7, #68]	@ 0x44
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	330c      	adds	r3, #12
 8005d48:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005d4a:	61ba      	str	r2, [r7, #24]
 8005d4c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d4e:	6979      	ldr	r1, [r7, #20]
 8005d50:	69ba      	ldr	r2, [r7, #24]
 8005d52:	e841 2300 	strex	r3, r2, [r1]
 8005d56:	613b      	str	r3, [r7, #16]
   return(result);
 8005d58:	693b      	ldr	r3, [r7, #16]
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d1e5      	bne.n	8005d2a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	2220      	movs	r2, #32
 8005d62:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	2200      	movs	r2, #0
 8005d6a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005d6c:	bf00      	nop
 8005d6e:	3754      	adds	r7, #84	@ 0x54
 8005d70:	46bd      	mov	sp, r7
 8005d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d76:	4770      	bx	lr

08005d78 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005d78:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005d7c:	b0c0      	sub	sp, #256	@ 0x100
 8005d7e:	af00      	add	r7, sp, #0
 8005d80:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005d84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	691b      	ldr	r3, [r3, #16]
 8005d8c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005d90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d94:	68d9      	ldr	r1, [r3, #12]
 8005d96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d9a:	681a      	ldr	r2, [r3, #0]
 8005d9c:	ea40 0301 	orr.w	r3, r0, r1
 8005da0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005da2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005da6:	689a      	ldr	r2, [r3, #8]
 8005da8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dac:	691b      	ldr	r3, [r3, #16]
 8005dae:	431a      	orrs	r2, r3
 8005db0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005db4:	695b      	ldr	r3, [r3, #20]
 8005db6:	431a      	orrs	r2, r3
 8005db8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dbc:	69db      	ldr	r3, [r3, #28]
 8005dbe:	4313      	orrs	r3, r2
 8005dc0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005dc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	68db      	ldr	r3, [r3, #12]
 8005dcc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005dd0:	f021 010c 	bic.w	r1, r1, #12
 8005dd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dd8:	681a      	ldr	r2, [r3, #0]
 8005dda:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005dde:	430b      	orrs	r3, r1
 8005de0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005de2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	695b      	ldr	r3, [r3, #20]
 8005dea:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005dee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005df2:	6999      	ldr	r1, [r3, #24]
 8005df4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005df8:	681a      	ldr	r2, [r3, #0]
 8005dfa:	ea40 0301 	orr.w	r3, r0, r1
 8005dfe:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005e00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e04:	681a      	ldr	r2, [r3, #0]
 8005e06:	4b8f      	ldr	r3, [pc, #572]	@ (8006044 <UART_SetConfig+0x2cc>)
 8005e08:	429a      	cmp	r2, r3
 8005e0a:	d005      	beq.n	8005e18 <UART_SetConfig+0xa0>
 8005e0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e10:	681a      	ldr	r2, [r3, #0]
 8005e12:	4b8d      	ldr	r3, [pc, #564]	@ (8006048 <UART_SetConfig+0x2d0>)
 8005e14:	429a      	cmp	r2, r3
 8005e16:	d104      	bne.n	8005e22 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005e18:	f7fe fd62 	bl	80048e0 <HAL_RCC_GetPCLK2Freq>
 8005e1c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005e20:	e003      	b.n	8005e2a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005e22:	f7fe fd49 	bl	80048b8 <HAL_RCC_GetPCLK1Freq>
 8005e26:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005e2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e2e:	69db      	ldr	r3, [r3, #28]
 8005e30:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005e34:	f040 810c 	bne.w	8006050 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005e38:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005e3c:	2200      	movs	r2, #0
 8005e3e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005e42:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005e46:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005e4a:	4622      	mov	r2, r4
 8005e4c:	462b      	mov	r3, r5
 8005e4e:	1891      	adds	r1, r2, r2
 8005e50:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005e52:	415b      	adcs	r3, r3
 8005e54:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005e56:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005e5a:	4621      	mov	r1, r4
 8005e5c:	eb12 0801 	adds.w	r8, r2, r1
 8005e60:	4629      	mov	r1, r5
 8005e62:	eb43 0901 	adc.w	r9, r3, r1
 8005e66:	f04f 0200 	mov.w	r2, #0
 8005e6a:	f04f 0300 	mov.w	r3, #0
 8005e6e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005e72:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005e76:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005e7a:	4690      	mov	r8, r2
 8005e7c:	4699      	mov	r9, r3
 8005e7e:	4623      	mov	r3, r4
 8005e80:	eb18 0303 	adds.w	r3, r8, r3
 8005e84:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005e88:	462b      	mov	r3, r5
 8005e8a:	eb49 0303 	adc.w	r3, r9, r3
 8005e8e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005e92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e96:	685b      	ldr	r3, [r3, #4]
 8005e98:	2200      	movs	r2, #0
 8005e9a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005e9e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005ea2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005ea6:	460b      	mov	r3, r1
 8005ea8:	18db      	adds	r3, r3, r3
 8005eaa:	653b      	str	r3, [r7, #80]	@ 0x50
 8005eac:	4613      	mov	r3, r2
 8005eae:	eb42 0303 	adc.w	r3, r2, r3
 8005eb2:	657b      	str	r3, [r7, #84]	@ 0x54
 8005eb4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005eb8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005ebc:	f7fa ff04 	bl	8000cc8 <__aeabi_uldivmod>
 8005ec0:	4602      	mov	r2, r0
 8005ec2:	460b      	mov	r3, r1
 8005ec4:	4b61      	ldr	r3, [pc, #388]	@ (800604c <UART_SetConfig+0x2d4>)
 8005ec6:	fba3 2302 	umull	r2, r3, r3, r2
 8005eca:	095b      	lsrs	r3, r3, #5
 8005ecc:	011c      	lsls	r4, r3, #4
 8005ece:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005ed2:	2200      	movs	r2, #0
 8005ed4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005ed8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005edc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005ee0:	4642      	mov	r2, r8
 8005ee2:	464b      	mov	r3, r9
 8005ee4:	1891      	adds	r1, r2, r2
 8005ee6:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005ee8:	415b      	adcs	r3, r3
 8005eea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005eec:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005ef0:	4641      	mov	r1, r8
 8005ef2:	eb12 0a01 	adds.w	sl, r2, r1
 8005ef6:	4649      	mov	r1, r9
 8005ef8:	eb43 0b01 	adc.w	fp, r3, r1
 8005efc:	f04f 0200 	mov.w	r2, #0
 8005f00:	f04f 0300 	mov.w	r3, #0
 8005f04:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005f08:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005f0c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005f10:	4692      	mov	sl, r2
 8005f12:	469b      	mov	fp, r3
 8005f14:	4643      	mov	r3, r8
 8005f16:	eb1a 0303 	adds.w	r3, sl, r3
 8005f1a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005f1e:	464b      	mov	r3, r9
 8005f20:	eb4b 0303 	adc.w	r3, fp, r3
 8005f24:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005f28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f2c:	685b      	ldr	r3, [r3, #4]
 8005f2e:	2200      	movs	r2, #0
 8005f30:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005f34:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005f38:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005f3c:	460b      	mov	r3, r1
 8005f3e:	18db      	adds	r3, r3, r3
 8005f40:	643b      	str	r3, [r7, #64]	@ 0x40
 8005f42:	4613      	mov	r3, r2
 8005f44:	eb42 0303 	adc.w	r3, r2, r3
 8005f48:	647b      	str	r3, [r7, #68]	@ 0x44
 8005f4a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005f4e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005f52:	f7fa feb9 	bl	8000cc8 <__aeabi_uldivmod>
 8005f56:	4602      	mov	r2, r0
 8005f58:	460b      	mov	r3, r1
 8005f5a:	4611      	mov	r1, r2
 8005f5c:	4b3b      	ldr	r3, [pc, #236]	@ (800604c <UART_SetConfig+0x2d4>)
 8005f5e:	fba3 2301 	umull	r2, r3, r3, r1
 8005f62:	095b      	lsrs	r3, r3, #5
 8005f64:	2264      	movs	r2, #100	@ 0x64
 8005f66:	fb02 f303 	mul.w	r3, r2, r3
 8005f6a:	1acb      	subs	r3, r1, r3
 8005f6c:	00db      	lsls	r3, r3, #3
 8005f6e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005f72:	4b36      	ldr	r3, [pc, #216]	@ (800604c <UART_SetConfig+0x2d4>)
 8005f74:	fba3 2302 	umull	r2, r3, r3, r2
 8005f78:	095b      	lsrs	r3, r3, #5
 8005f7a:	005b      	lsls	r3, r3, #1
 8005f7c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005f80:	441c      	add	r4, r3
 8005f82:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005f86:	2200      	movs	r2, #0
 8005f88:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005f8c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005f90:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005f94:	4642      	mov	r2, r8
 8005f96:	464b      	mov	r3, r9
 8005f98:	1891      	adds	r1, r2, r2
 8005f9a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005f9c:	415b      	adcs	r3, r3
 8005f9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005fa0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005fa4:	4641      	mov	r1, r8
 8005fa6:	1851      	adds	r1, r2, r1
 8005fa8:	6339      	str	r1, [r7, #48]	@ 0x30
 8005faa:	4649      	mov	r1, r9
 8005fac:	414b      	adcs	r3, r1
 8005fae:	637b      	str	r3, [r7, #52]	@ 0x34
 8005fb0:	f04f 0200 	mov.w	r2, #0
 8005fb4:	f04f 0300 	mov.w	r3, #0
 8005fb8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005fbc:	4659      	mov	r1, fp
 8005fbe:	00cb      	lsls	r3, r1, #3
 8005fc0:	4651      	mov	r1, sl
 8005fc2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005fc6:	4651      	mov	r1, sl
 8005fc8:	00ca      	lsls	r2, r1, #3
 8005fca:	4610      	mov	r0, r2
 8005fcc:	4619      	mov	r1, r3
 8005fce:	4603      	mov	r3, r0
 8005fd0:	4642      	mov	r2, r8
 8005fd2:	189b      	adds	r3, r3, r2
 8005fd4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005fd8:	464b      	mov	r3, r9
 8005fda:	460a      	mov	r2, r1
 8005fdc:	eb42 0303 	adc.w	r3, r2, r3
 8005fe0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005fe4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fe8:	685b      	ldr	r3, [r3, #4]
 8005fea:	2200      	movs	r2, #0
 8005fec:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005ff0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005ff4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005ff8:	460b      	mov	r3, r1
 8005ffa:	18db      	adds	r3, r3, r3
 8005ffc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005ffe:	4613      	mov	r3, r2
 8006000:	eb42 0303 	adc.w	r3, r2, r3
 8006004:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006006:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800600a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800600e:	f7fa fe5b 	bl	8000cc8 <__aeabi_uldivmod>
 8006012:	4602      	mov	r2, r0
 8006014:	460b      	mov	r3, r1
 8006016:	4b0d      	ldr	r3, [pc, #52]	@ (800604c <UART_SetConfig+0x2d4>)
 8006018:	fba3 1302 	umull	r1, r3, r3, r2
 800601c:	095b      	lsrs	r3, r3, #5
 800601e:	2164      	movs	r1, #100	@ 0x64
 8006020:	fb01 f303 	mul.w	r3, r1, r3
 8006024:	1ad3      	subs	r3, r2, r3
 8006026:	00db      	lsls	r3, r3, #3
 8006028:	3332      	adds	r3, #50	@ 0x32
 800602a:	4a08      	ldr	r2, [pc, #32]	@ (800604c <UART_SetConfig+0x2d4>)
 800602c:	fba2 2303 	umull	r2, r3, r2, r3
 8006030:	095b      	lsrs	r3, r3, #5
 8006032:	f003 0207 	and.w	r2, r3, #7
 8006036:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	4422      	add	r2, r4
 800603e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006040:	e106      	b.n	8006250 <UART_SetConfig+0x4d8>
 8006042:	bf00      	nop
 8006044:	40011000 	.word	0x40011000
 8006048:	40011400 	.word	0x40011400
 800604c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006050:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006054:	2200      	movs	r2, #0
 8006056:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800605a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800605e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006062:	4642      	mov	r2, r8
 8006064:	464b      	mov	r3, r9
 8006066:	1891      	adds	r1, r2, r2
 8006068:	6239      	str	r1, [r7, #32]
 800606a:	415b      	adcs	r3, r3
 800606c:	627b      	str	r3, [r7, #36]	@ 0x24
 800606e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006072:	4641      	mov	r1, r8
 8006074:	1854      	adds	r4, r2, r1
 8006076:	4649      	mov	r1, r9
 8006078:	eb43 0501 	adc.w	r5, r3, r1
 800607c:	f04f 0200 	mov.w	r2, #0
 8006080:	f04f 0300 	mov.w	r3, #0
 8006084:	00eb      	lsls	r3, r5, #3
 8006086:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800608a:	00e2      	lsls	r2, r4, #3
 800608c:	4614      	mov	r4, r2
 800608e:	461d      	mov	r5, r3
 8006090:	4643      	mov	r3, r8
 8006092:	18e3      	adds	r3, r4, r3
 8006094:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006098:	464b      	mov	r3, r9
 800609a:	eb45 0303 	adc.w	r3, r5, r3
 800609e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80060a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060a6:	685b      	ldr	r3, [r3, #4]
 80060a8:	2200      	movs	r2, #0
 80060aa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80060ae:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80060b2:	f04f 0200 	mov.w	r2, #0
 80060b6:	f04f 0300 	mov.w	r3, #0
 80060ba:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80060be:	4629      	mov	r1, r5
 80060c0:	008b      	lsls	r3, r1, #2
 80060c2:	4621      	mov	r1, r4
 80060c4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80060c8:	4621      	mov	r1, r4
 80060ca:	008a      	lsls	r2, r1, #2
 80060cc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80060d0:	f7fa fdfa 	bl	8000cc8 <__aeabi_uldivmod>
 80060d4:	4602      	mov	r2, r0
 80060d6:	460b      	mov	r3, r1
 80060d8:	4b60      	ldr	r3, [pc, #384]	@ (800625c <UART_SetConfig+0x4e4>)
 80060da:	fba3 2302 	umull	r2, r3, r3, r2
 80060de:	095b      	lsrs	r3, r3, #5
 80060e0:	011c      	lsls	r4, r3, #4
 80060e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80060e6:	2200      	movs	r2, #0
 80060e8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80060ec:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80060f0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80060f4:	4642      	mov	r2, r8
 80060f6:	464b      	mov	r3, r9
 80060f8:	1891      	adds	r1, r2, r2
 80060fa:	61b9      	str	r1, [r7, #24]
 80060fc:	415b      	adcs	r3, r3
 80060fe:	61fb      	str	r3, [r7, #28]
 8006100:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006104:	4641      	mov	r1, r8
 8006106:	1851      	adds	r1, r2, r1
 8006108:	6139      	str	r1, [r7, #16]
 800610a:	4649      	mov	r1, r9
 800610c:	414b      	adcs	r3, r1
 800610e:	617b      	str	r3, [r7, #20]
 8006110:	f04f 0200 	mov.w	r2, #0
 8006114:	f04f 0300 	mov.w	r3, #0
 8006118:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800611c:	4659      	mov	r1, fp
 800611e:	00cb      	lsls	r3, r1, #3
 8006120:	4651      	mov	r1, sl
 8006122:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006126:	4651      	mov	r1, sl
 8006128:	00ca      	lsls	r2, r1, #3
 800612a:	4610      	mov	r0, r2
 800612c:	4619      	mov	r1, r3
 800612e:	4603      	mov	r3, r0
 8006130:	4642      	mov	r2, r8
 8006132:	189b      	adds	r3, r3, r2
 8006134:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006138:	464b      	mov	r3, r9
 800613a:	460a      	mov	r2, r1
 800613c:	eb42 0303 	adc.w	r3, r2, r3
 8006140:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006144:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006148:	685b      	ldr	r3, [r3, #4]
 800614a:	2200      	movs	r2, #0
 800614c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800614e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006150:	f04f 0200 	mov.w	r2, #0
 8006154:	f04f 0300 	mov.w	r3, #0
 8006158:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800615c:	4649      	mov	r1, r9
 800615e:	008b      	lsls	r3, r1, #2
 8006160:	4641      	mov	r1, r8
 8006162:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006166:	4641      	mov	r1, r8
 8006168:	008a      	lsls	r2, r1, #2
 800616a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800616e:	f7fa fdab 	bl	8000cc8 <__aeabi_uldivmod>
 8006172:	4602      	mov	r2, r0
 8006174:	460b      	mov	r3, r1
 8006176:	4611      	mov	r1, r2
 8006178:	4b38      	ldr	r3, [pc, #224]	@ (800625c <UART_SetConfig+0x4e4>)
 800617a:	fba3 2301 	umull	r2, r3, r3, r1
 800617e:	095b      	lsrs	r3, r3, #5
 8006180:	2264      	movs	r2, #100	@ 0x64
 8006182:	fb02 f303 	mul.w	r3, r2, r3
 8006186:	1acb      	subs	r3, r1, r3
 8006188:	011b      	lsls	r3, r3, #4
 800618a:	3332      	adds	r3, #50	@ 0x32
 800618c:	4a33      	ldr	r2, [pc, #204]	@ (800625c <UART_SetConfig+0x4e4>)
 800618e:	fba2 2303 	umull	r2, r3, r2, r3
 8006192:	095b      	lsrs	r3, r3, #5
 8006194:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006198:	441c      	add	r4, r3
 800619a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800619e:	2200      	movs	r2, #0
 80061a0:	673b      	str	r3, [r7, #112]	@ 0x70
 80061a2:	677a      	str	r2, [r7, #116]	@ 0x74
 80061a4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80061a8:	4642      	mov	r2, r8
 80061aa:	464b      	mov	r3, r9
 80061ac:	1891      	adds	r1, r2, r2
 80061ae:	60b9      	str	r1, [r7, #8]
 80061b0:	415b      	adcs	r3, r3
 80061b2:	60fb      	str	r3, [r7, #12]
 80061b4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80061b8:	4641      	mov	r1, r8
 80061ba:	1851      	adds	r1, r2, r1
 80061bc:	6039      	str	r1, [r7, #0]
 80061be:	4649      	mov	r1, r9
 80061c0:	414b      	adcs	r3, r1
 80061c2:	607b      	str	r3, [r7, #4]
 80061c4:	f04f 0200 	mov.w	r2, #0
 80061c8:	f04f 0300 	mov.w	r3, #0
 80061cc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80061d0:	4659      	mov	r1, fp
 80061d2:	00cb      	lsls	r3, r1, #3
 80061d4:	4651      	mov	r1, sl
 80061d6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80061da:	4651      	mov	r1, sl
 80061dc:	00ca      	lsls	r2, r1, #3
 80061de:	4610      	mov	r0, r2
 80061e0:	4619      	mov	r1, r3
 80061e2:	4603      	mov	r3, r0
 80061e4:	4642      	mov	r2, r8
 80061e6:	189b      	adds	r3, r3, r2
 80061e8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80061ea:	464b      	mov	r3, r9
 80061ec:	460a      	mov	r2, r1
 80061ee:	eb42 0303 	adc.w	r3, r2, r3
 80061f2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80061f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061f8:	685b      	ldr	r3, [r3, #4]
 80061fa:	2200      	movs	r2, #0
 80061fc:	663b      	str	r3, [r7, #96]	@ 0x60
 80061fe:	667a      	str	r2, [r7, #100]	@ 0x64
 8006200:	f04f 0200 	mov.w	r2, #0
 8006204:	f04f 0300 	mov.w	r3, #0
 8006208:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800620c:	4649      	mov	r1, r9
 800620e:	008b      	lsls	r3, r1, #2
 8006210:	4641      	mov	r1, r8
 8006212:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006216:	4641      	mov	r1, r8
 8006218:	008a      	lsls	r2, r1, #2
 800621a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800621e:	f7fa fd53 	bl	8000cc8 <__aeabi_uldivmod>
 8006222:	4602      	mov	r2, r0
 8006224:	460b      	mov	r3, r1
 8006226:	4b0d      	ldr	r3, [pc, #52]	@ (800625c <UART_SetConfig+0x4e4>)
 8006228:	fba3 1302 	umull	r1, r3, r3, r2
 800622c:	095b      	lsrs	r3, r3, #5
 800622e:	2164      	movs	r1, #100	@ 0x64
 8006230:	fb01 f303 	mul.w	r3, r1, r3
 8006234:	1ad3      	subs	r3, r2, r3
 8006236:	011b      	lsls	r3, r3, #4
 8006238:	3332      	adds	r3, #50	@ 0x32
 800623a:	4a08      	ldr	r2, [pc, #32]	@ (800625c <UART_SetConfig+0x4e4>)
 800623c:	fba2 2303 	umull	r2, r3, r2, r3
 8006240:	095b      	lsrs	r3, r3, #5
 8006242:	f003 020f 	and.w	r2, r3, #15
 8006246:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	4422      	add	r2, r4
 800624e:	609a      	str	r2, [r3, #8]
}
 8006250:	bf00      	nop
 8006252:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006256:	46bd      	mov	sp, r7
 8006258:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800625c:	51eb851f 	.word	0x51eb851f

08006260 <atof>:
 8006260:	2100      	movs	r1, #0
 8006262:	f000 be05 	b.w	8006e70 <strtod>

08006266 <sulp>:
 8006266:	b570      	push	{r4, r5, r6, lr}
 8006268:	4604      	mov	r4, r0
 800626a:	460d      	mov	r5, r1
 800626c:	ec45 4b10 	vmov	d0, r4, r5
 8006270:	4616      	mov	r6, r2
 8006272:	f003 fa55 	bl	8009720 <__ulp>
 8006276:	ec51 0b10 	vmov	r0, r1, d0
 800627a:	b17e      	cbz	r6, 800629c <sulp+0x36>
 800627c:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006280:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8006284:	2b00      	cmp	r3, #0
 8006286:	dd09      	ble.n	800629c <sulp+0x36>
 8006288:	051b      	lsls	r3, r3, #20
 800628a:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800628e:	2400      	movs	r4, #0
 8006290:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8006294:	4622      	mov	r2, r4
 8006296:	462b      	mov	r3, r5
 8006298:	f7fa f9ce 	bl	8000638 <__aeabi_dmul>
 800629c:	ec41 0b10 	vmov	d0, r0, r1
 80062a0:	bd70      	pop	{r4, r5, r6, pc}
 80062a2:	0000      	movs	r0, r0
 80062a4:	0000      	movs	r0, r0
	...

080062a8 <_strtod_l>:
 80062a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062ac:	b09f      	sub	sp, #124	@ 0x7c
 80062ae:	460c      	mov	r4, r1
 80062b0:	9217      	str	r2, [sp, #92]	@ 0x5c
 80062b2:	2200      	movs	r2, #0
 80062b4:	921a      	str	r2, [sp, #104]	@ 0x68
 80062b6:	9005      	str	r0, [sp, #20]
 80062b8:	f04f 0a00 	mov.w	sl, #0
 80062bc:	f04f 0b00 	mov.w	fp, #0
 80062c0:	460a      	mov	r2, r1
 80062c2:	9219      	str	r2, [sp, #100]	@ 0x64
 80062c4:	7811      	ldrb	r1, [r2, #0]
 80062c6:	292b      	cmp	r1, #43	@ 0x2b
 80062c8:	d04a      	beq.n	8006360 <_strtod_l+0xb8>
 80062ca:	d838      	bhi.n	800633e <_strtod_l+0x96>
 80062cc:	290d      	cmp	r1, #13
 80062ce:	d832      	bhi.n	8006336 <_strtod_l+0x8e>
 80062d0:	2908      	cmp	r1, #8
 80062d2:	d832      	bhi.n	800633a <_strtod_l+0x92>
 80062d4:	2900      	cmp	r1, #0
 80062d6:	d03b      	beq.n	8006350 <_strtod_l+0xa8>
 80062d8:	2200      	movs	r2, #0
 80062da:	920b      	str	r2, [sp, #44]	@ 0x2c
 80062dc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80062de:	782a      	ldrb	r2, [r5, #0]
 80062e0:	2a30      	cmp	r2, #48	@ 0x30
 80062e2:	f040 80b3 	bne.w	800644c <_strtod_l+0x1a4>
 80062e6:	786a      	ldrb	r2, [r5, #1]
 80062e8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80062ec:	2a58      	cmp	r2, #88	@ 0x58
 80062ee:	d16e      	bne.n	80063ce <_strtod_l+0x126>
 80062f0:	9302      	str	r3, [sp, #8]
 80062f2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80062f4:	9301      	str	r3, [sp, #4]
 80062f6:	ab1a      	add	r3, sp, #104	@ 0x68
 80062f8:	9300      	str	r3, [sp, #0]
 80062fa:	4a8e      	ldr	r2, [pc, #568]	@ (8006534 <_strtod_l+0x28c>)
 80062fc:	9805      	ldr	r0, [sp, #20]
 80062fe:	ab1b      	add	r3, sp, #108	@ 0x6c
 8006300:	a919      	add	r1, sp, #100	@ 0x64
 8006302:	f002 faff 	bl	8008904 <__gethex>
 8006306:	f010 060f 	ands.w	r6, r0, #15
 800630a:	4604      	mov	r4, r0
 800630c:	d005      	beq.n	800631a <_strtod_l+0x72>
 800630e:	2e06      	cmp	r6, #6
 8006310:	d128      	bne.n	8006364 <_strtod_l+0xbc>
 8006312:	3501      	adds	r5, #1
 8006314:	2300      	movs	r3, #0
 8006316:	9519      	str	r5, [sp, #100]	@ 0x64
 8006318:	930b      	str	r3, [sp, #44]	@ 0x2c
 800631a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800631c:	2b00      	cmp	r3, #0
 800631e:	f040 858e 	bne.w	8006e3e <_strtod_l+0xb96>
 8006322:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006324:	b1cb      	cbz	r3, 800635a <_strtod_l+0xb2>
 8006326:	4652      	mov	r2, sl
 8006328:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800632c:	ec43 2b10 	vmov	d0, r2, r3
 8006330:	b01f      	add	sp, #124	@ 0x7c
 8006332:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006336:	2920      	cmp	r1, #32
 8006338:	d1ce      	bne.n	80062d8 <_strtod_l+0x30>
 800633a:	3201      	adds	r2, #1
 800633c:	e7c1      	b.n	80062c2 <_strtod_l+0x1a>
 800633e:	292d      	cmp	r1, #45	@ 0x2d
 8006340:	d1ca      	bne.n	80062d8 <_strtod_l+0x30>
 8006342:	2101      	movs	r1, #1
 8006344:	910b      	str	r1, [sp, #44]	@ 0x2c
 8006346:	1c51      	adds	r1, r2, #1
 8006348:	9119      	str	r1, [sp, #100]	@ 0x64
 800634a:	7852      	ldrb	r2, [r2, #1]
 800634c:	2a00      	cmp	r2, #0
 800634e:	d1c5      	bne.n	80062dc <_strtod_l+0x34>
 8006350:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006352:	9419      	str	r4, [sp, #100]	@ 0x64
 8006354:	2b00      	cmp	r3, #0
 8006356:	f040 8570 	bne.w	8006e3a <_strtod_l+0xb92>
 800635a:	4652      	mov	r2, sl
 800635c:	465b      	mov	r3, fp
 800635e:	e7e5      	b.n	800632c <_strtod_l+0x84>
 8006360:	2100      	movs	r1, #0
 8006362:	e7ef      	b.n	8006344 <_strtod_l+0x9c>
 8006364:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8006366:	b13a      	cbz	r2, 8006378 <_strtod_l+0xd0>
 8006368:	2135      	movs	r1, #53	@ 0x35
 800636a:	a81c      	add	r0, sp, #112	@ 0x70
 800636c:	f003 fad2 	bl	8009914 <__copybits>
 8006370:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006372:	9805      	ldr	r0, [sp, #20]
 8006374:	f002 fea0 	bl	80090b8 <_Bfree>
 8006378:	3e01      	subs	r6, #1
 800637a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800637c:	2e04      	cmp	r6, #4
 800637e:	d806      	bhi.n	800638e <_strtod_l+0xe6>
 8006380:	e8df f006 	tbb	[pc, r6]
 8006384:	201d0314 	.word	0x201d0314
 8006388:	14          	.byte	0x14
 8006389:	00          	.byte	0x00
 800638a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800638e:	05e1      	lsls	r1, r4, #23
 8006390:	bf48      	it	mi
 8006392:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8006396:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800639a:	0d1b      	lsrs	r3, r3, #20
 800639c:	051b      	lsls	r3, r3, #20
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d1bb      	bne.n	800631a <_strtod_l+0x72>
 80063a2:	f001 fb6b 	bl	8007a7c <__errno>
 80063a6:	2322      	movs	r3, #34	@ 0x22
 80063a8:	6003      	str	r3, [r0, #0]
 80063aa:	e7b6      	b.n	800631a <_strtod_l+0x72>
 80063ac:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80063b0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80063b4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80063b8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80063bc:	e7e7      	b.n	800638e <_strtod_l+0xe6>
 80063be:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800653c <_strtod_l+0x294>
 80063c2:	e7e4      	b.n	800638e <_strtod_l+0xe6>
 80063c4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80063c8:	f04f 3aff 	mov.w	sl, #4294967295
 80063cc:	e7df      	b.n	800638e <_strtod_l+0xe6>
 80063ce:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80063d0:	1c5a      	adds	r2, r3, #1
 80063d2:	9219      	str	r2, [sp, #100]	@ 0x64
 80063d4:	785b      	ldrb	r3, [r3, #1]
 80063d6:	2b30      	cmp	r3, #48	@ 0x30
 80063d8:	d0f9      	beq.n	80063ce <_strtod_l+0x126>
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d09d      	beq.n	800631a <_strtod_l+0x72>
 80063de:	2301      	movs	r3, #1
 80063e0:	9309      	str	r3, [sp, #36]	@ 0x24
 80063e2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80063e4:	930c      	str	r3, [sp, #48]	@ 0x30
 80063e6:	2300      	movs	r3, #0
 80063e8:	9308      	str	r3, [sp, #32]
 80063ea:	930a      	str	r3, [sp, #40]	@ 0x28
 80063ec:	461f      	mov	r7, r3
 80063ee:	220a      	movs	r2, #10
 80063f0:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80063f2:	7805      	ldrb	r5, [r0, #0]
 80063f4:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80063f8:	b2d9      	uxtb	r1, r3
 80063fa:	2909      	cmp	r1, #9
 80063fc:	d928      	bls.n	8006450 <_strtod_l+0x1a8>
 80063fe:	494e      	ldr	r1, [pc, #312]	@ (8006538 <_strtod_l+0x290>)
 8006400:	2201      	movs	r2, #1
 8006402:	f001 fadf 	bl	80079c4 <strncmp>
 8006406:	2800      	cmp	r0, #0
 8006408:	d032      	beq.n	8006470 <_strtod_l+0x1c8>
 800640a:	2000      	movs	r0, #0
 800640c:	462a      	mov	r2, r5
 800640e:	4681      	mov	r9, r0
 8006410:	463d      	mov	r5, r7
 8006412:	4603      	mov	r3, r0
 8006414:	2a65      	cmp	r2, #101	@ 0x65
 8006416:	d001      	beq.n	800641c <_strtod_l+0x174>
 8006418:	2a45      	cmp	r2, #69	@ 0x45
 800641a:	d114      	bne.n	8006446 <_strtod_l+0x19e>
 800641c:	b91d      	cbnz	r5, 8006426 <_strtod_l+0x17e>
 800641e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006420:	4302      	orrs	r2, r0
 8006422:	d095      	beq.n	8006350 <_strtod_l+0xa8>
 8006424:	2500      	movs	r5, #0
 8006426:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8006428:	1c62      	adds	r2, r4, #1
 800642a:	9219      	str	r2, [sp, #100]	@ 0x64
 800642c:	7862      	ldrb	r2, [r4, #1]
 800642e:	2a2b      	cmp	r2, #43	@ 0x2b
 8006430:	d077      	beq.n	8006522 <_strtod_l+0x27a>
 8006432:	2a2d      	cmp	r2, #45	@ 0x2d
 8006434:	d07b      	beq.n	800652e <_strtod_l+0x286>
 8006436:	f04f 0c00 	mov.w	ip, #0
 800643a:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800643e:	2909      	cmp	r1, #9
 8006440:	f240 8082 	bls.w	8006548 <_strtod_l+0x2a0>
 8006444:	9419      	str	r4, [sp, #100]	@ 0x64
 8006446:	f04f 0800 	mov.w	r8, #0
 800644a:	e0a2      	b.n	8006592 <_strtod_l+0x2ea>
 800644c:	2300      	movs	r3, #0
 800644e:	e7c7      	b.n	80063e0 <_strtod_l+0x138>
 8006450:	2f08      	cmp	r7, #8
 8006452:	bfd5      	itete	le
 8006454:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8006456:	9908      	ldrgt	r1, [sp, #32]
 8006458:	fb02 3301 	mlale	r3, r2, r1, r3
 800645c:	fb02 3301 	mlagt	r3, r2, r1, r3
 8006460:	f100 0001 	add.w	r0, r0, #1
 8006464:	bfd4      	ite	le
 8006466:	930a      	strle	r3, [sp, #40]	@ 0x28
 8006468:	9308      	strgt	r3, [sp, #32]
 800646a:	3701      	adds	r7, #1
 800646c:	9019      	str	r0, [sp, #100]	@ 0x64
 800646e:	e7bf      	b.n	80063f0 <_strtod_l+0x148>
 8006470:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006472:	1c5a      	adds	r2, r3, #1
 8006474:	9219      	str	r2, [sp, #100]	@ 0x64
 8006476:	785a      	ldrb	r2, [r3, #1]
 8006478:	b37f      	cbz	r7, 80064da <_strtod_l+0x232>
 800647a:	4681      	mov	r9, r0
 800647c:	463d      	mov	r5, r7
 800647e:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8006482:	2b09      	cmp	r3, #9
 8006484:	d912      	bls.n	80064ac <_strtod_l+0x204>
 8006486:	2301      	movs	r3, #1
 8006488:	e7c4      	b.n	8006414 <_strtod_l+0x16c>
 800648a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800648c:	1c5a      	adds	r2, r3, #1
 800648e:	9219      	str	r2, [sp, #100]	@ 0x64
 8006490:	785a      	ldrb	r2, [r3, #1]
 8006492:	3001      	adds	r0, #1
 8006494:	2a30      	cmp	r2, #48	@ 0x30
 8006496:	d0f8      	beq.n	800648a <_strtod_l+0x1e2>
 8006498:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800649c:	2b08      	cmp	r3, #8
 800649e:	f200 84d3 	bhi.w	8006e48 <_strtod_l+0xba0>
 80064a2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80064a4:	930c      	str	r3, [sp, #48]	@ 0x30
 80064a6:	4681      	mov	r9, r0
 80064a8:	2000      	movs	r0, #0
 80064aa:	4605      	mov	r5, r0
 80064ac:	3a30      	subs	r2, #48	@ 0x30
 80064ae:	f100 0301 	add.w	r3, r0, #1
 80064b2:	d02a      	beq.n	800650a <_strtod_l+0x262>
 80064b4:	4499      	add	r9, r3
 80064b6:	eb00 0c05 	add.w	ip, r0, r5
 80064ba:	462b      	mov	r3, r5
 80064bc:	210a      	movs	r1, #10
 80064be:	4563      	cmp	r3, ip
 80064c0:	d10d      	bne.n	80064de <_strtod_l+0x236>
 80064c2:	1c69      	adds	r1, r5, #1
 80064c4:	4401      	add	r1, r0
 80064c6:	4428      	add	r0, r5
 80064c8:	2808      	cmp	r0, #8
 80064ca:	dc16      	bgt.n	80064fa <_strtod_l+0x252>
 80064cc:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80064ce:	230a      	movs	r3, #10
 80064d0:	fb03 2300 	mla	r3, r3, r0, r2
 80064d4:	930a      	str	r3, [sp, #40]	@ 0x28
 80064d6:	2300      	movs	r3, #0
 80064d8:	e018      	b.n	800650c <_strtod_l+0x264>
 80064da:	4638      	mov	r0, r7
 80064dc:	e7da      	b.n	8006494 <_strtod_l+0x1ec>
 80064de:	2b08      	cmp	r3, #8
 80064e0:	f103 0301 	add.w	r3, r3, #1
 80064e4:	dc03      	bgt.n	80064ee <_strtod_l+0x246>
 80064e6:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 80064e8:	434e      	muls	r6, r1
 80064ea:	960a      	str	r6, [sp, #40]	@ 0x28
 80064ec:	e7e7      	b.n	80064be <_strtod_l+0x216>
 80064ee:	2b10      	cmp	r3, #16
 80064f0:	bfde      	ittt	le
 80064f2:	9e08      	ldrle	r6, [sp, #32]
 80064f4:	434e      	mulle	r6, r1
 80064f6:	9608      	strle	r6, [sp, #32]
 80064f8:	e7e1      	b.n	80064be <_strtod_l+0x216>
 80064fa:	280f      	cmp	r0, #15
 80064fc:	dceb      	bgt.n	80064d6 <_strtod_l+0x22e>
 80064fe:	9808      	ldr	r0, [sp, #32]
 8006500:	230a      	movs	r3, #10
 8006502:	fb03 2300 	mla	r3, r3, r0, r2
 8006506:	9308      	str	r3, [sp, #32]
 8006508:	e7e5      	b.n	80064d6 <_strtod_l+0x22e>
 800650a:	4629      	mov	r1, r5
 800650c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800650e:	1c50      	adds	r0, r2, #1
 8006510:	9019      	str	r0, [sp, #100]	@ 0x64
 8006512:	7852      	ldrb	r2, [r2, #1]
 8006514:	4618      	mov	r0, r3
 8006516:	460d      	mov	r5, r1
 8006518:	e7b1      	b.n	800647e <_strtod_l+0x1d6>
 800651a:	f04f 0900 	mov.w	r9, #0
 800651e:	2301      	movs	r3, #1
 8006520:	e77d      	b.n	800641e <_strtod_l+0x176>
 8006522:	f04f 0c00 	mov.w	ip, #0
 8006526:	1ca2      	adds	r2, r4, #2
 8006528:	9219      	str	r2, [sp, #100]	@ 0x64
 800652a:	78a2      	ldrb	r2, [r4, #2]
 800652c:	e785      	b.n	800643a <_strtod_l+0x192>
 800652e:	f04f 0c01 	mov.w	ip, #1
 8006532:	e7f8      	b.n	8006526 <_strtod_l+0x27e>
 8006534:	0800b370 	.word	0x0800b370
 8006538:	0800b358 	.word	0x0800b358
 800653c:	7ff00000 	.word	0x7ff00000
 8006540:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006542:	1c51      	adds	r1, r2, #1
 8006544:	9119      	str	r1, [sp, #100]	@ 0x64
 8006546:	7852      	ldrb	r2, [r2, #1]
 8006548:	2a30      	cmp	r2, #48	@ 0x30
 800654a:	d0f9      	beq.n	8006540 <_strtod_l+0x298>
 800654c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8006550:	2908      	cmp	r1, #8
 8006552:	f63f af78 	bhi.w	8006446 <_strtod_l+0x19e>
 8006556:	3a30      	subs	r2, #48	@ 0x30
 8006558:	920e      	str	r2, [sp, #56]	@ 0x38
 800655a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800655c:	920f      	str	r2, [sp, #60]	@ 0x3c
 800655e:	f04f 080a 	mov.w	r8, #10
 8006562:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006564:	1c56      	adds	r6, r2, #1
 8006566:	9619      	str	r6, [sp, #100]	@ 0x64
 8006568:	7852      	ldrb	r2, [r2, #1]
 800656a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800656e:	f1be 0f09 	cmp.w	lr, #9
 8006572:	d939      	bls.n	80065e8 <_strtod_l+0x340>
 8006574:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8006576:	1a76      	subs	r6, r6, r1
 8006578:	2e08      	cmp	r6, #8
 800657a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800657e:	dc03      	bgt.n	8006588 <_strtod_l+0x2e0>
 8006580:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8006582:	4588      	cmp	r8, r1
 8006584:	bfa8      	it	ge
 8006586:	4688      	movge	r8, r1
 8006588:	f1bc 0f00 	cmp.w	ip, #0
 800658c:	d001      	beq.n	8006592 <_strtod_l+0x2ea>
 800658e:	f1c8 0800 	rsb	r8, r8, #0
 8006592:	2d00      	cmp	r5, #0
 8006594:	d14e      	bne.n	8006634 <_strtod_l+0x38c>
 8006596:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006598:	4308      	orrs	r0, r1
 800659a:	f47f aebe 	bne.w	800631a <_strtod_l+0x72>
 800659e:	2b00      	cmp	r3, #0
 80065a0:	f47f aed6 	bne.w	8006350 <_strtod_l+0xa8>
 80065a4:	2a69      	cmp	r2, #105	@ 0x69
 80065a6:	d028      	beq.n	80065fa <_strtod_l+0x352>
 80065a8:	dc25      	bgt.n	80065f6 <_strtod_l+0x34e>
 80065aa:	2a49      	cmp	r2, #73	@ 0x49
 80065ac:	d025      	beq.n	80065fa <_strtod_l+0x352>
 80065ae:	2a4e      	cmp	r2, #78	@ 0x4e
 80065b0:	f47f aece 	bne.w	8006350 <_strtod_l+0xa8>
 80065b4:	499b      	ldr	r1, [pc, #620]	@ (8006824 <_strtod_l+0x57c>)
 80065b6:	a819      	add	r0, sp, #100	@ 0x64
 80065b8:	f002 fbc6 	bl	8008d48 <__match>
 80065bc:	2800      	cmp	r0, #0
 80065be:	f43f aec7 	beq.w	8006350 <_strtod_l+0xa8>
 80065c2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80065c4:	781b      	ldrb	r3, [r3, #0]
 80065c6:	2b28      	cmp	r3, #40	@ 0x28
 80065c8:	d12e      	bne.n	8006628 <_strtod_l+0x380>
 80065ca:	4997      	ldr	r1, [pc, #604]	@ (8006828 <_strtod_l+0x580>)
 80065cc:	aa1c      	add	r2, sp, #112	@ 0x70
 80065ce:	a819      	add	r0, sp, #100	@ 0x64
 80065d0:	f002 fbce 	bl	8008d70 <__hexnan>
 80065d4:	2805      	cmp	r0, #5
 80065d6:	d127      	bne.n	8006628 <_strtod_l+0x380>
 80065d8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80065da:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80065de:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80065e2:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80065e6:	e698      	b.n	800631a <_strtod_l+0x72>
 80065e8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80065ea:	fb08 2101 	mla	r1, r8, r1, r2
 80065ee:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80065f2:	920e      	str	r2, [sp, #56]	@ 0x38
 80065f4:	e7b5      	b.n	8006562 <_strtod_l+0x2ba>
 80065f6:	2a6e      	cmp	r2, #110	@ 0x6e
 80065f8:	e7da      	b.n	80065b0 <_strtod_l+0x308>
 80065fa:	498c      	ldr	r1, [pc, #560]	@ (800682c <_strtod_l+0x584>)
 80065fc:	a819      	add	r0, sp, #100	@ 0x64
 80065fe:	f002 fba3 	bl	8008d48 <__match>
 8006602:	2800      	cmp	r0, #0
 8006604:	f43f aea4 	beq.w	8006350 <_strtod_l+0xa8>
 8006608:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800660a:	4989      	ldr	r1, [pc, #548]	@ (8006830 <_strtod_l+0x588>)
 800660c:	3b01      	subs	r3, #1
 800660e:	a819      	add	r0, sp, #100	@ 0x64
 8006610:	9319      	str	r3, [sp, #100]	@ 0x64
 8006612:	f002 fb99 	bl	8008d48 <__match>
 8006616:	b910      	cbnz	r0, 800661e <_strtod_l+0x376>
 8006618:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800661a:	3301      	adds	r3, #1
 800661c:	9319      	str	r3, [sp, #100]	@ 0x64
 800661e:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8006840 <_strtod_l+0x598>
 8006622:	f04f 0a00 	mov.w	sl, #0
 8006626:	e678      	b.n	800631a <_strtod_l+0x72>
 8006628:	4882      	ldr	r0, [pc, #520]	@ (8006834 <_strtod_l+0x58c>)
 800662a:	f001 fa65 	bl	8007af8 <nan>
 800662e:	ec5b ab10 	vmov	sl, fp, d0
 8006632:	e672      	b.n	800631a <_strtod_l+0x72>
 8006634:	eba8 0309 	sub.w	r3, r8, r9
 8006638:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800663a:	9309      	str	r3, [sp, #36]	@ 0x24
 800663c:	2f00      	cmp	r7, #0
 800663e:	bf08      	it	eq
 8006640:	462f      	moveq	r7, r5
 8006642:	2d10      	cmp	r5, #16
 8006644:	462c      	mov	r4, r5
 8006646:	bfa8      	it	ge
 8006648:	2410      	movge	r4, #16
 800664a:	f7f9 ff7b 	bl	8000544 <__aeabi_ui2d>
 800664e:	2d09      	cmp	r5, #9
 8006650:	4682      	mov	sl, r0
 8006652:	468b      	mov	fp, r1
 8006654:	dc13      	bgt.n	800667e <_strtod_l+0x3d6>
 8006656:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006658:	2b00      	cmp	r3, #0
 800665a:	f43f ae5e 	beq.w	800631a <_strtod_l+0x72>
 800665e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006660:	dd78      	ble.n	8006754 <_strtod_l+0x4ac>
 8006662:	2b16      	cmp	r3, #22
 8006664:	dc5f      	bgt.n	8006726 <_strtod_l+0x47e>
 8006666:	4974      	ldr	r1, [pc, #464]	@ (8006838 <_strtod_l+0x590>)
 8006668:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800666c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006670:	4652      	mov	r2, sl
 8006672:	465b      	mov	r3, fp
 8006674:	f7f9 ffe0 	bl	8000638 <__aeabi_dmul>
 8006678:	4682      	mov	sl, r0
 800667a:	468b      	mov	fp, r1
 800667c:	e64d      	b.n	800631a <_strtod_l+0x72>
 800667e:	4b6e      	ldr	r3, [pc, #440]	@ (8006838 <_strtod_l+0x590>)
 8006680:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006684:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8006688:	f7f9 ffd6 	bl	8000638 <__aeabi_dmul>
 800668c:	4682      	mov	sl, r0
 800668e:	9808      	ldr	r0, [sp, #32]
 8006690:	468b      	mov	fp, r1
 8006692:	f7f9 ff57 	bl	8000544 <__aeabi_ui2d>
 8006696:	4602      	mov	r2, r0
 8006698:	460b      	mov	r3, r1
 800669a:	4650      	mov	r0, sl
 800669c:	4659      	mov	r1, fp
 800669e:	f7f9 fe15 	bl	80002cc <__adddf3>
 80066a2:	2d0f      	cmp	r5, #15
 80066a4:	4682      	mov	sl, r0
 80066a6:	468b      	mov	fp, r1
 80066a8:	ddd5      	ble.n	8006656 <_strtod_l+0x3ae>
 80066aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80066ac:	1b2c      	subs	r4, r5, r4
 80066ae:	441c      	add	r4, r3
 80066b0:	2c00      	cmp	r4, #0
 80066b2:	f340 8096 	ble.w	80067e2 <_strtod_l+0x53a>
 80066b6:	f014 030f 	ands.w	r3, r4, #15
 80066ba:	d00a      	beq.n	80066d2 <_strtod_l+0x42a>
 80066bc:	495e      	ldr	r1, [pc, #376]	@ (8006838 <_strtod_l+0x590>)
 80066be:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80066c2:	4652      	mov	r2, sl
 80066c4:	465b      	mov	r3, fp
 80066c6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80066ca:	f7f9 ffb5 	bl	8000638 <__aeabi_dmul>
 80066ce:	4682      	mov	sl, r0
 80066d0:	468b      	mov	fp, r1
 80066d2:	f034 040f 	bics.w	r4, r4, #15
 80066d6:	d073      	beq.n	80067c0 <_strtod_l+0x518>
 80066d8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80066dc:	dd48      	ble.n	8006770 <_strtod_l+0x4c8>
 80066de:	2400      	movs	r4, #0
 80066e0:	46a0      	mov	r8, r4
 80066e2:	940a      	str	r4, [sp, #40]	@ 0x28
 80066e4:	46a1      	mov	r9, r4
 80066e6:	9a05      	ldr	r2, [sp, #20]
 80066e8:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8006840 <_strtod_l+0x598>
 80066ec:	2322      	movs	r3, #34	@ 0x22
 80066ee:	6013      	str	r3, [r2, #0]
 80066f0:	f04f 0a00 	mov.w	sl, #0
 80066f4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	f43f ae0f 	beq.w	800631a <_strtod_l+0x72>
 80066fc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80066fe:	9805      	ldr	r0, [sp, #20]
 8006700:	f002 fcda 	bl	80090b8 <_Bfree>
 8006704:	9805      	ldr	r0, [sp, #20]
 8006706:	4649      	mov	r1, r9
 8006708:	f002 fcd6 	bl	80090b8 <_Bfree>
 800670c:	9805      	ldr	r0, [sp, #20]
 800670e:	4641      	mov	r1, r8
 8006710:	f002 fcd2 	bl	80090b8 <_Bfree>
 8006714:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006716:	9805      	ldr	r0, [sp, #20]
 8006718:	f002 fcce 	bl	80090b8 <_Bfree>
 800671c:	9805      	ldr	r0, [sp, #20]
 800671e:	4621      	mov	r1, r4
 8006720:	f002 fcca 	bl	80090b8 <_Bfree>
 8006724:	e5f9      	b.n	800631a <_strtod_l+0x72>
 8006726:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006728:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800672c:	4293      	cmp	r3, r2
 800672e:	dbbc      	blt.n	80066aa <_strtod_l+0x402>
 8006730:	4c41      	ldr	r4, [pc, #260]	@ (8006838 <_strtod_l+0x590>)
 8006732:	f1c5 050f 	rsb	r5, r5, #15
 8006736:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800673a:	4652      	mov	r2, sl
 800673c:	465b      	mov	r3, fp
 800673e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006742:	f7f9 ff79 	bl	8000638 <__aeabi_dmul>
 8006746:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006748:	1b5d      	subs	r5, r3, r5
 800674a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800674e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8006752:	e78f      	b.n	8006674 <_strtod_l+0x3cc>
 8006754:	3316      	adds	r3, #22
 8006756:	dba8      	blt.n	80066aa <_strtod_l+0x402>
 8006758:	4b37      	ldr	r3, [pc, #220]	@ (8006838 <_strtod_l+0x590>)
 800675a:	eba9 0808 	sub.w	r8, r9, r8
 800675e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8006762:	e9d8 2300 	ldrd	r2, r3, [r8]
 8006766:	4650      	mov	r0, sl
 8006768:	4659      	mov	r1, fp
 800676a:	f7fa f88f 	bl	800088c <__aeabi_ddiv>
 800676e:	e783      	b.n	8006678 <_strtod_l+0x3d0>
 8006770:	4b32      	ldr	r3, [pc, #200]	@ (800683c <_strtod_l+0x594>)
 8006772:	9308      	str	r3, [sp, #32]
 8006774:	2300      	movs	r3, #0
 8006776:	1124      	asrs	r4, r4, #4
 8006778:	4650      	mov	r0, sl
 800677a:	4659      	mov	r1, fp
 800677c:	461e      	mov	r6, r3
 800677e:	2c01      	cmp	r4, #1
 8006780:	dc21      	bgt.n	80067c6 <_strtod_l+0x51e>
 8006782:	b10b      	cbz	r3, 8006788 <_strtod_l+0x4e0>
 8006784:	4682      	mov	sl, r0
 8006786:	468b      	mov	fp, r1
 8006788:	492c      	ldr	r1, [pc, #176]	@ (800683c <_strtod_l+0x594>)
 800678a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800678e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8006792:	4652      	mov	r2, sl
 8006794:	465b      	mov	r3, fp
 8006796:	e9d1 0100 	ldrd	r0, r1, [r1]
 800679a:	f7f9 ff4d 	bl	8000638 <__aeabi_dmul>
 800679e:	4b28      	ldr	r3, [pc, #160]	@ (8006840 <_strtod_l+0x598>)
 80067a0:	460a      	mov	r2, r1
 80067a2:	400b      	ands	r3, r1
 80067a4:	4927      	ldr	r1, [pc, #156]	@ (8006844 <_strtod_l+0x59c>)
 80067a6:	428b      	cmp	r3, r1
 80067a8:	4682      	mov	sl, r0
 80067aa:	d898      	bhi.n	80066de <_strtod_l+0x436>
 80067ac:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80067b0:	428b      	cmp	r3, r1
 80067b2:	bf86      	itte	hi
 80067b4:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8006848 <_strtod_l+0x5a0>
 80067b8:	f04f 3aff 	movhi.w	sl, #4294967295
 80067bc:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80067c0:	2300      	movs	r3, #0
 80067c2:	9308      	str	r3, [sp, #32]
 80067c4:	e07a      	b.n	80068bc <_strtod_l+0x614>
 80067c6:	07e2      	lsls	r2, r4, #31
 80067c8:	d505      	bpl.n	80067d6 <_strtod_l+0x52e>
 80067ca:	9b08      	ldr	r3, [sp, #32]
 80067cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067d0:	f7f9 ff32 	bl	8000638 <__aeabi_dmul>
 80067d4:	2301      	movs	r3, #1
 80067d6:	9a08      	ldr	r2, [sp, #32]
 80067d8:	3208      	adds	r2, #8
 80067da:	3601      	adds	r6, #1
 80067dc:	1064      	asrs	r4, r4, #1
 80067de:	9208      	str	r2, [sp, #32]
 80067e0:	e7cd      	b.n	800677e <_strtod_l+0x4d6>
 80067e2:	d0ed      	beq.n	80067c0 <_strtod_l+0x518>
 80067e4:	4264      	negs	r4, r4
 80067e6:	f014 020f 	ands.w	r2, r4, #15
 80067ea:	d00a      	beq.n	8006802 <_strtod_l+0x55a>
 80067ec:	4b12      	ldr	r3, [pc, #72]	@ (8006838 <_strtod_l+0x590>)
 80067ee:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80067f2:	4650      	mov	r0, sl
 80067f4:	4659      	mov	r1, fp
 80067f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067fa:	f7fa f847 	bl	800088c <__aeabi_ddiv>
 80067fe:	4682      	mov	sl, r0
 8006800:	468b      	mov	fp, r1
 8006802:	1124      	asrs	r4, r4, #4
 8006804:	d0dc      	beq.n	80067c0 <_strtod_l+0x518>
 8006806:	2c1f      	cmp	r4, #31
 8006808:	dd20      	ble.n	800684c <_strtod_l+0x5a4>
 800680a:	2400      	movs	r4, #0
 800680c:	46a0      	mov	r8, r4
 800680e:	940a      	str	r4, [sp, #40]	@ 0x28
 8006810:	46a1      	mov	r9, r4
 8006812:	9a05      	ldr	r2, [sp, #20]
 8006814:	2322      	movs	r3, #34	@ 0x22
 8006816:	f04f 0a00 	mov.w	sl, #0
 800681a:	f04f 0b00 	mov.w	fp, #0
 800681e:	6013      	str	r3, [r2, #0]
 8006820:	e768      	b.n	80066f4 <_strtod_l+0x44c>
 8006822:	bf00      	nop
 8006824:	0800b3bd 	.word	0x0800b3bd
 8006828:	0800b35c 	.word	0x0800b35c
 800682c:	0800b3b5 	.word	0x0800b3b5
 8006830:	0800b3ef 	.word	0x0800b3ef
 8006834:	0800b77d 	.word	0x0800b77d
 8006838:	0800b568 	.word	0x0800b568
 800683c:	0800b540 	.word	0x0800b540
 8006840:	7ff00000 	.word	0x7ff00000
 8006844:	7ca00000 	.word	0x7ca00000
 8006848:	7fefffff 	.word	0x7fefffff
 800684c:	f014 0310 	ands.w	r3, r4, #16
 8006850:	bf18      	it	ne
 8006852:	236a      	movne	r3, #106	@ 0x6a
 8006854:	4ea9      	ldr	r6, [pc, #676]	@ (8006afc <_strtod_l+0x854>)
 8006856:	9308      	str	r3, [sp, #32]
 8006858:	4650      	mov	r0, sl
 800685a:	4659      	mov	r1, fp
 800685c:	2300      	movs	r3, #0
 800685e:	07e2      	lsls	r2, r4, #31
 8006860:	d504      	bpl.n	800686c <_strtod_l+0x5c4>
 8006862:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006866:	f7f9 fee7 	bl	8000638 <__aeabi_dmul>
 800686a:	2301      	movs	r3, #1
 800686c:	1064      	asrs	r4, r4, #1
 800686e:	f106 0608 	add.w	r6, r6, #8
 8006872:	d1f4      	bne.n	800685e <_strtod_l+0x5b6>
 8006874:	b10b      	cbz	r3, 800687a <_strtod_l+0x5d2>
 8006876:	4682      	mov	sl, r0
 8006878:	468b      	mov	fp, r1
 800687a:	9b08      	ldr	r3, [sp, #32]
 800687c:	b1b3      	cbz	r3, 80068ac <_strtod_l+0x604>
 800687e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8006882:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8006886:	2b00      	cmp	r3, #0
 8006888:	4659      	mov	r1, fp
 800688a:	dd0f      	ble.n	80068ac <_strtod_l+0x604>
 800688c:	2b1f      	cmp	r3, #31
 800688e:	dd55      	ble.n	800693c <_strtod_l+0x694>
 8006890:	2b34      	cmp	r3, #52	@ 0x34
 8006892:	bfde      	ittt	le
 8006894:	f04f 33ff 	movle.w	r3, #4294967295
 8006898:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800689c:	4093      	lslle	r3, r2
 800689e:	f04f 0a00 	mov.w	sl, #0
 80068a2:	bfcc      	ite	gt
 80068a4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80068a8:	ea03 0b01 	andle.w	fp, r3, r1
 80068ac:	2200      	movs	r2, #0
 80068ae:	2300      	movs	r3, #0
 80068b0:	4650      	mov	r0, sl
 80068b2:	4659      	mov	r1, fp
 80068b4:	f7fa f928 	bl	8000b08 <__aeabi_dcmpeq>
 80068b8:	2800      	cmp	r0, #0
 80068ba:	d1a6      	bne.n	800680a <_strtod_l+0x562>
 80068bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80068be:	9300      	str	r3, [sp, #0]
 80068c0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80068c2:	9805      	ldr	r0, [sp, #20]
 80068c4:	462b      	mov	r3, r5
 80068c6:	463a      	mov	r2, r7
 80068c8:	f002 fc5e 	bl	8009188 <__s2b>
 80068cc:	900a      	str	r0, [sp, #40]	@ 0x28
 80068ce:	2800      	cmp	r0, #0
 80068d0:	f43f af05 	beq.w	80066de <_strtod_l+0x436>
 80068d4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80068d6:	2a00      	cmp	r2, #0
 80068d8:	eba9 0308 	sub.w	r3, r9, r8
 80068dc:	bfa8      	it	ge
 80068de:	2300      	movge	r3, #0
 80068e0:	9312      	str	r3, [sp, #72]	@ 0x48
 80068e2:	2400      	movs	r4, #0
 80068e4:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80068e8:	9316      	str	r3, [sp, #88]	@ 0x58
 80068ea:	46a0      	mov	r8, r4
 80068ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80068ee:	9805      	ldr	r0, [sp, #20]
 80068f0:	6859      	ldr	r1, [r3, #4]
 80068f2:	f002 fba1 	bl	8009038 <_Balloc>
 80068f6:	4681      	mov	r9, r0
 80068f8:	2800      	cmp	r0, #0
 80068fa:	f43f aef4 	beq.w	80066e6 <_strtod_l+0x43e>
 80068fe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006900:	691a      	ldr	r2, [r3, #16]
 8006902:	3202      	adds	r2, #2
 8006904:	f103 010c 	add.w	r1, r3, #12
 8006908:	0092      	lsls	r2, r2, #2
 800690a:	300c      	adds	r0, #12
 800690c:	f001 f8e3 	bl	8007ad6 <memcpy>
 8006910:	ec4b ab10 	vmov	d0, sl, fp
 8006914:	9805      	ldr	r0, [sp, #20]
 8006916:	aa1c      	add	r2, sp, #112	@ 0x70
 8006918:	a91b      	add	r1, sp, #108	@ 0x6c
 800691a:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800691e:	f002 ff6f 	bl	8009800 <__d2b>
 8006922:	901a      	str	r0, [sp, #104]	@ 0x68
 8006924:	2800      	cmp	r0, #0
 8006926:	f43f aede 	beq.w	80066e6 <_strtod_l+0x43e>
 800692a:	9805      	ldr	r0, [sp, #20]
 800692c:	2101      	movs	r1, #1
 800692e:	f002 fcc1 	bl	80092b4 <__i2b>
 8006932:	4680      	mov	r8, r0
 8006934:	b948      	cbnz	r0, 800694a <_strtod_l+0x6a2>
 8006936:	f04f 0800 	mov.w	r8, #0
 800693a:	e6d4      	b.n	80066e6 <_strtod_l+0x43e>
 800693c:	f04f 32ff 	mov.w	r2, #4294967295
 8006940:	fa02 f303 	lsl.w	r3, r2, r3
 8006944:	ea03 0a0a 	and.w	sl, r3, sl
 8006948:	e7b0      	b.n	80068ac <_strtod_l+0x604>
 800694a:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800694c:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800694e:	2d00      	cmp	r5, #0
 8006950:	bfab      	itete	ge
 8006952:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8006954:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8006956:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8006958:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800695a:	bfac      	ite	ge
 800695c:	18ef      	addge	r7, r5, r3
 800695e:	1b5e      	sublt	r6, r3, r5
 8006960:	9b08      	ldr	r3, [sp, #32]
 8006962:	1aed      	subs	r5, r5, r3
 8006964:	4415      	add	r5, r2
 8006966:	4b66      	ldr	r3, [pc, #408]	@ (8006b00 <_strtod_l+0x858>)
 8006968:	3d01      	subs	r5, #1
 800696a:	429d      	cmp	r5, r3
 800696c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8006970:	da50      	bge.n	8006a14 <_strtod_l+0x76c>
 8006972:	1b5b      	subs	r3, r3, r5
 8006974:	2b1f      	cmp	r3, #31
 8006976:	eba2 0203 	sub.w	r2, r2, r3
 800697a:	f04f 0101 	mov.w	r1, #1
 800697e:	dc3d      	bgt.n	80069fc <_strtod_l+0x754>
 8006980:	fa01 f303 	lsl.w	r3, r1, r3
 8006984:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006986:	2300      	movs	r3, #0
 8006988:	9310      	str	r3, [sp, #64]	@ 0x40
 800698a:	18bd      	adds	r5, r7, r2
 800698c:	9b08      	ldr	r3, [sp, #32]
 800698e:	42af      	cmp	r7, r5
 8006990:	4416      	add	r6, r2
 8006992:	441e      	add	r6, r3
 8006994:	463b      	mov	r3, r7
 8006996:	bfa8      	it	ge
 8006998:	462b      	movge	r3, r5
 800699a:	42b3      	cmp	r3, r6
 800699c:	bfa8      	it	ge
 800699e:	4633      	movge	r3, r6
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	bfc2      	ittt	gt
 80069a4:	1aed      	subgt	r5, r5, r3
 80069a6:	1af6      	subgt	r6, r6, r3
 80069a8:	1aff      	subgt	r7, r7, r3
 80069aa:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	dd16      	ble.n	80069de <_strtod_l+0x736>
 80069b0:	4641      	mov	r1, r8
 80069b2:	9805      	ldr	r0, [sp, #20]
 80069b4:	461a      	mov	r2, r3
 80069b6:	f002 fd3d 	bl	8009434 <__pow5mult>
 80069ba:	4680      	mov	r8, r0
 80069bc:	2800      	cmp	r0, #0
 80069be:	d0ba      	beq.n	8006936 <_strtod_l+0x68e>
 80069c0:	4601      	mov	r1, r0
 80069c2:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80069c4:	9805      	ldr	r0, [sp, #20]
 80069c6:	f002 fc8b 	bl	80092e0 <__multiply>
 80069ca:	900e      	str	r0, [sp, #56]	@ 0x38
 80069cc:	2800      	cmp	r0, #0
 80069ce:	f43f ae8a 	beq.w	80066e6 <_strtod_l+0x43e>
 80069d2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80069d4:	9805      	ldr	r0, [sp, #20]
 80069d6:	f002 fb6f 	bl	80090b8 <_Bfree>
 80069da:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80069dc:	931a      	str	r3, [sp, #104]	@ 0x68
 80069de:	2d00      	cmp	r5, #0
 80069e0:	dc1d      	bgt.n	8006a1e <_strtod_l+0x776>
 80069e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	dd23      	ble.n	8006a30 <_strtod_l+0x788>
 80069e8:	4649      	mov	r1, r9
 80069ea:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80069ec:	9805      	ldr	r0, [sp, #20]
 80069ee:	f002 fd21 	bl	8009434 <__pow5mult>
 80069f2:	4681      	mov	r9, r0
 80069f4:	b9e0      	cbnz	r0, 8006a30 <_strtod_l+0x788>
 80069f6:	f04f 0900 	mov.w	r9, #0
 80069fa:	e674      	b.n	80066e6 <_strtod_l+0x43e>
 80069fc:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8006a00:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8006a04:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8006a08:	35e2      	adds	r5, #226	@ 0xe2
 8006a0a:	fa01 f305 	lsl.w	r3, r1, r5
 8006a0e:	9310      	str	r3, [sp, #64]	@ 0x40
 8006a10:	9113      	str	r1, [sp, #76]	@ 0x4c
 8006a12:	e7ba      	b.n	800698a <_strtod_l+0x6e2>
 8006a14:	2300      	movs	r3, #0
 8006a16:	9310      	str	r3, [sp, #64]	@ 0x40
 8006a18:	2301      	movs	r3, #1
 8006a1a:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006a1c:	e7b5      	b.n	800698a <_strtod_l+0x6e2>
 8006a1e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006a20:	9805      	ldr	r0, [sp, #20]
 8006a22:	462a      	mov	r2, r5
 8006a24:	f002 fd60 	bl	80094e8 <__lshift>
 8006a28:	901a      	str	r0, [sp, #104]	@ 0x68
 8006a2a:	2800      	cmp	r0, #0
 8006a2c:	d1d9      	bne.n	80069e2 <_strtod_l+0x73a>
 8006a2e:	e65a      	b.n	80066e6 <_strtod_l+0x43e>
 8006a30:	2e00      	cmp	r6, #0
 8006a32:	dd07      	ble.n	8006a44 <_strtod_l+0x79c>
 8006a34:	4649      	mov	r1, r9
 8006a36:	9805      	ldr	r0, [sp, #20]
 8006a38:	4632      	mov	r2, r6
 8006a3a:	f002 fd55 	bl	80094e8 <__lshift>
 8006a3e:	4681      	mov	r9, r0
 8006a40:	2800      	cmp	r0, #0
 8006a42:	d0d8      	beq.n	80069f6 <_strtod_l+0x74e>
 8006a44:	2f00      	cmp	r7, #0
 8006a46:	dd08      	ble.n	8006a5a <_strtod_l+0x7b2>
 8006a48:	4641      	mov	r1, r8
 8006a4a:	9805      	ldr	r0, [sp, #20]
 8006a4c:	463a      	mov	r2, r7
 8006a4e:	f002 fd4b 	bl	80094e8 <__lshift>
 8006a52:	4680      	mov	r8, r0
 8006a54:	2800      	cmp	r0, #0
 8006a56:	f43f ae46 	beq.w	80066e6 <_strtod_l+0x43e>
 8006a5a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006a5c:	9805      	ldr	r0, [sp, #20]
 8006a5e:	464a      	mov	r2, r9
 8006a60:	f002 fdca 	bl	80095f8 <__mdiff>
 8006a64:	4604      	mov	r4, r0
 8006a66:	2800      	cmp	r0, #0
 8006a68:	f43f ae3d 	beq.w	80066e6 <_strtod_l+0x43e>
 8006a6c:	68c3      	ldr	r3, [r0, #12]
 8006a6e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006a70:	2300      	movs	r3, #0
 8006a72:	60c3      	str	r3, [r0, #12]
 8006a74:	4641      	mov	r1, r8
 8006a76:	f002 fda3 	bl	80095c0 <__mcmp>
 8006a7a:	2800      	cmp	r0, #0
 8006a7c:	da46      	bge.n	8006b0c <_strtod_l+0x864>
 8006a7e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006a80:	ea53 030a 	orrs.w	r3, r3, sl
 8006a84:	d16c      	bne.n	8006b60 <_strtod_l+0x8b8>
 8006a86:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d168      	bne.n	8006b60 <_strtod_l+0x8b8>
 8006a8e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006a92:	0d1b      	lsrs	r3, r3, #20
 8006a94:	051b      	lsls	r3, r3, #20
 8006a96:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8006a9a:	d961      	bls.n	8006b60 <_strtod_l+0x8b8>
 8006a9c:	6963      	ldr	r3, [r4, #20]
 8006a9e:	b913      	cbnz	r3, 8006aa6 <_strtod_l+0x7fe>
 8006aa0:	6923      	ldr	r3, [r4, #16]
 8006aa2:	2b01      	cmp	r3, #1
 8006aa4:	dd5c      	ble.n	8006b60 <_strtod_l+0x8b8>
 8006aa6:	4621      	mov	r1, r4
 8006aa8:	2201      	movs	r2, #1
 8006aaa:	9805      	ldr	r0, [sp, #20]
 8006aac:	f002 fd1c 	bl	80094e8 <__lshift>
 8006ab0:	4641      	mov	r1, r8
 8006ab2:	4604      	mov	r4, r0
 8006ab4:	f002 fd84 	bl	80095c0 <__mcmp>
 8006ab8:	2800      	cmp	r0, #0
 8006aba:	dd51      	ble.n	8006b60 <_strtod_l+0x8b8>
 8006abc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006ac0:	9a08      	ldr	r2, [sp, #32]
 8006ac2:	0d1b      	lsrs	r3, r3, #20
 8006ac4:	051b      	lsls	r3, r3, #20
 8006ac6:	2a00      	cmp	r2, #0
 8006ac8:	d06b      	beq.n	8006ba2 <_strtod_l+0x8fa>
 8006aca:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8006ace:	d868      	bhi.n	8006ba2 <_strtod_l+0x8fa>
 8006ad0:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8006ad4:	f67f ae9d 	bls.w	8006812 <_strtod_l+0x56a>
 8006ad8:	4b0a      	ldr	r3, [pc, #40]	@ (8006b04 <_strtod_l+0x85c>)
 8006ada:	4650      	mov	r0, sl
 8006adc:	4659      	mov	r1, fp
 8006ade:	2200      	movs	r2, #0
 8006ae0:	f7f9 fdaa 	bl	8000638 <__aeabi_dmul>
 8006ae4:	4b08      	ldr	r3, [pc, #32]	@ (8006b08 <_strtod_l+0x860>)
 8006ae6:	400b      	ands	r3, r1
 8006ae8:	4682      	mov	sl, r0
 8006aea:	468b      	mov	fp, r1
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	f47f ae05 	bne.w	80066fc <_strtod_l+0x454>
 8006af2:	9a05      	ldr	r2, [sp, #20]
 8006af4:	2322      	movs	r3, #34	@ 0x22
 8006af6:	6013      	str	r3, [r2, #0]
 8006af8:	e600      	b.n	80066fc <_strtod_l+0x454>
 8006afa:	bf00      	nop
 8006afc:	0800b388 	.word	0x0800b388
 8006b00:	fffffc02 	.word	0xfffffc02
 8006b04:	39500000 	.word	0x39500000
 8006b08:	7ff00000 	.word	0x7ff00000
 8006b0c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8006b10:	d165      	bne.n	8006bde <_strtod_l+0x936>
 8006b12:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8006b14:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006b18:	b35a      	cbz	r2, 8006b72 <_strtod_l+0x8ca>
 8006b1a:	4a9f      	ldr	r2, [pc, #636]	@ (8006d98 <_strtod_l+0xaf0>)
 8006b1c:	4293      	cmp	r3, r2
 8006b1e:	d12b      	bne.n	8006b78 <_strtod_l+0x8d0>
 8006b20:	9b08      	ldr	r3, [sp, #32]
 8006b22:	4651      	mov	r1, sl
 8006b24:	b303      	cbz	r3, 8006b68 <_strtod_l+0x8c0>
 8006b26:	4b9d      	ldr	r3, [pc, #628]	@ (8006d9c <_strtod_l+0xaf4>)
 8006b28:	465a      	mov	r2, fp
 8006b2a:	4013      	ands	r3, r2
 8006b2c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8006b30:	f04f 32ff 	mov.w	r2, #4294967295
 8006b34:	d81b      	bhi.n	8006b6e <_strtod_l+0x8c6>
 8006b36:	0d1b      	lsrs	r3, r3, #20
 8006b38:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8006b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8006b40:	4299      	cmp	r1, r3
 8006b42:	d119      	bne.n	8006b78 <_strtod_l+0x8d0>
 8006b44:	4b96      	ldr	r3, [pc, #600]	@ (8006da0 <_strtod_l+0xaf8>)
 8006b46:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006b48:	429a      	cmp	r2, r3
 8006b4a:	d102      	bne.n	8006b52 <_strtod_l+0x8aa>
 8006b4c:	3101      	adds	r1, #1
 8006b4e:	f43f adca 	beq.w	80066e6 <_strtod_l+0x43e>
 8006b52:	4b92      	ldr	r3, [pc, #584]	@ (8006d9c <_strtod_l+0xaf4>)
 8006b54:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006b56:	401a      	ands	r2, r3
 8006b58:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8006b5c:	f04f 0a00 	mov.w	sl, #0
 8006b60:	9b08      	ldr	r3, [sp, #32]
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d1b8      	bne.n	8006ad8 <_strtod_l+0x830>
 8006b66:	e5c9      	b.n	80066fc <_strtod_l+0x454>
 8006b68:	f04f 33ff 	mov.w	r3, #4294967295
 8006b6c:	e7e8      	b.n	8006b40 <_strtod_l+0x898>
 8006b6e:	4613      	mov	r3, r2
 8006b70:	e7e6      	b.n	8006b40 <_strtod_l+0x898>
 8006b72:	ea53 030a 	orrs.w	r3, r3, sl
 8006b76:	d0a1      	beq.n	8006abc <_strtod_l+0x814>
 8006b78:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006b7a:	b1db      	cbz	r3, 8006bb4 <_strtod_l+0x90c>
 8006b7c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006b7e:	4213      	tst	r3, r2
 8006b80:	d0ee      	beq.n	8006b60 <_strtod_l+0x8b8>
 8006b82:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006b84:	9a08      	ldr	r2, [sp, #32]
 8006b86:	4650      	mov	r0, sl
 8006b88:	4659      	mov	r1, fp
 8006b8a:	b1bb      	cbz	r3, 8006bbc <_strtod_l+0x914>
 8006b8c:	f7ff fb6b 	bl	8006266 <sulp>
 8006b90:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006b94:	ec53 2b10 	vmov	r2, r3, d0
 8006b98:	f7f9 fb98 	bl	80002cc <__adddf3>
 8006b9c:	4682      	mov	sl, r0
 8006b9e:	468b      	mov	fp, r1
 8006ba0:	e7de      	b.n	8006b60 <_strtod_l+0x8b8>
 8006ba2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8006ba6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8006baa:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8006bae:	f04f 3aff 	mov.w	sl, #4294967295
 8006bb2:	e7d5      	b.n	8006b60 <_strtod_l+0x8b8>
 8006bb4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006bb6:	ea13 0f0a 	tst.w	r3, sl
 8006bba:	e7e1      	b.n	8006b80 <_strtod_l+0x8d8>
 8006bbc:	f7ff fb53 	bl	8006266 <sulp>
 8006bc0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006bc4:	ec53 2b10 	vmov	r2, r3, d0
 8006bc8:	f7f9 fb7e 	bl	80002c8 <__aeabi_dsub>
 8006bcc:	2200      	movs	r2, #0
 8006bce:	2300      	movs	r3, #0
 8006bd0:	4682      	mov	sl, r0
 8006bd2:	468b      	mov	fp, r1
 8006bd4:	f7f9 ff98 	bl	8000b08 <__aeabi_dcmpeq>
 8006bd8:	2800      	cmp	r0, #0
 8006bda:	d0c1      	beq.n	8006b60 <_strtod_l+0x8b8>
 8006bdc:	e619      	b.n	8006812 <_strtod_l+0x56a>
 8006bde:	4641      	mov	r1, r8
 8006be0:	4620      	mov	r0, r4
 8006be2:	f002 fe65 	bl	80098b0 <__ratio>
 8006be6:	ec57 6b10 	vmov	r6, r7, d0
 8006bea:	2200      	movs	r2, #0
 8006bec:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8006bf0:	4630      	mov	r0, r6
 8006bf2:	4639      	mov	r1, r7
 8006bf4:	f7f9 ff9c 	bl	8000b30 <__aeabi_dcmple>
 8006bf8:	2800      	cmp	r0, #0
 8006bfa:	d06f      	beq.n	8006cdc <_strtod_l+0xa34>
 8006bfc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d17a      	bne.n	8006cf8 <_strtod_l+0xa50>
 8006c02:	f1ba 0f00 	cmp.w	sl, #0
 8006c06:	d158      	bne.n	8006cba <_strtod_l+0xa12>
 8006c08:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006c0a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d15a      	bne.n	8006cc8 <_strtod_l+0xa20>
 8006c12:	4b64      	ldr	r3, [pc, #400]	@ (8006da4 <_strtod_l+0xafc>)
 8006c14:	2200      	movs	r2, #0
 8006c16:	4630      	mov	r0, r6
 8006c18:	4639      	mov	r1, r7
 8006c1a:	f7f9 ff7f 	bl	8000b1c <__aeabi_dcmplt>
 8006c1e:	2800      	cmp	r0, #0
 8006c20:	d159      	bne.n	8006cd6 <_strtod_l+0xa2e>
 8006c22:	4630      	mov	r0, r6
 8006c24:	4639      	mov	r1, r7
 8006c26:	4b60      	ldr	r3, [pc, #384]	@ (8006da8 <_strtod_l+0xb00>)
 8006c28:	2200      	movs	r2, #0
 8006c2a:	f7f9 fd05 	bl	8000638 <__aeabi_dmul>
 8006c2e:	4606      	mov	r6, r0
 8006c30:	460f      	mov	r7, r1
 8006c32:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8006c36:	9606      	str	r6, [sp, #24]
 8006c38:	9307      	str	r3, [sp, #28]
 8006c3a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006c3e:	4d57      	ldr	r5, [pc, #348]	@ (8006d9c <_strtod_l+0xaf4>)
 8006c40:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8006c44:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006c46:	401d      	ands	r5, r3
 8006c48:	4b58      	ldr	r3, [pc, #352]	@ (8006dac <_strtod_l+0xb04>)
 8006c4a:	429d      	cmp	r5, r3
 8006c4c:	f040 80b2 	bne.w	8006db4 <_strtod_l+0xb0c>
 8006c50:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006c52:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8006c56:	ec4b ab10 	vmov	d0, sl, fp
 8006c5a:	f002 fd61 	bl	8009720 <__ulp>
 8006c5e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006c62:	ec51 0b10 	vmov	r0, r1, d0
 8006c66:	f7f9 fce7 	bl	8000638 <__aeabi_dmul>
 8006c6a:	4652      	mov	r2, sl
 8006c6c:	465b      	mov	r3, fp
 8006c6e:	f7f9 fb2d 	bl	80002cc <__adddf3>
 8006c72:	460b      	mov	r3, r1
 8006c74:	4949      	ldr	r1, [pc, #292]	@ (8006d9c <_strtod_l+0xaf4>)
 8006c76:	4a4e      	ldr	r2, [pc, #312]	@ (8006db0 <_strtod_l+0xb08>)
 8006c78:	4019      	ands	r1, r3
 8006c7a:	4291      	cmp	r1, r2
 8006c7c:	4682      	mov	sl, r0
 8006c7e:	d942      	bls.n	8006d06 <_strtod_l+0xa5e>
 8006c80:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006c82:	4b47      	ldr	r3, [pc, #284]	@ (8006da0 <_strtod_l+0xaf8>)
 8006c84:	429a      	cmp	r2, r3
 8006c86:	d103      	bne.n	8006c90 <_strtod_l+0x9e8>
 8006c88:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006c8a:	3301      	adds	r3, #1
 8006c8c:	f43f ad2b 	beq.w	80066e6 <_strtod_l+0x43e>
 8006c90:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8006da0 <_strtod_l+0xaf8>
 8006c94:	f04f 3aff 	mov.w	sl, #4294967295
 8006c98:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006c9a:	9805      	ldr	r0, [sp, #20]
 8006c9c:	f002 fa0c 	bl	80090b8 <_Bfree>
 8006ca0:	9805      	ldr	r0, [sp, #20]
 8006ca2:	4649      	mov	r1, r9
 8006ca4:	f002 fa08 	bl	80090b8 <_Bfree>
 8006ca8:	9805      	ldr	r0, [sp, #20]
 8006caa:	4641      	mov	r1, r8
 8006cac:	f002 fa04 	bl	80090b8 <_Bfree>
 8006cb0:	9805      	ldr	r0, [sp, #20]
 8006cb2:	4621      	mov	r1, r4
 8006cb4:	f002 fa00 	bl	80090b8 <_Bfree>
 8006cb8:	e618      	b.n	80068ec <_strtod_l+0x644>
 8006cba:	f1ba 0f01 	cmp.w	sl, #1
 8006cbe:	d103      	bne.n	8006cc8 <_strtod_l+0xa20>
 8006cc0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	f43f ada5 	beq.w	8006812 <_strtod_l+0x56a>
 8006cc8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8006d78 <_strtod_l+0xad0>
 8006ccc:	4f35      	ldr	r7, [pc, #212]	@ (8006da4 <_strtod_l+0xafc>)
 8006cce:	ed8d 7b06 	vstr	d7, [sp, #24]
 8006cd2:	2600      	movs	r6, #0
 8006cd4:	e7b1      	b.n	8006c3a <_strtod_l+0x992>
 8006cd6:	4f34      	ldr	r7, [pc, #208]	@ (8006da8 <_strtod_l+0xb00>)
 8006cd8:	2600      	movs	r6, #0
 8006cda:	e7aa      	b.n	8006c32 <_strtod_l+0x98a>
 8006cdc:	4b32      	ldr	r3, [pc, #200]	@ (8006da8 <_strtod_l+0xb00>)
 8006cde:	4630      	mov	r0, r6
 8006ce0:	4639      	mov	r1, r7
 8006ce2:	2200      	movs	r2, #0
 8006ce4:	f7f9 fca8 	bl	8000638 <__aeabi_dmul>
 8006ce8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006cea:	4606      	mov	r6, r0
 8006cec:	460f      	mov	r7, r1
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d09f      	beq.n	8006c32 <_strtod_l+0x98a>
 8006cf2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8006cf6:	e7a0      	b.n	8006c3a <_strtod_l+0x992>
 8006cf8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8006d80 <_strtod_l+0xad8>
 8006cfc:	ed8d 7b06 	vstr	d7, [sp, #24]
 8006d00:	ec57 6b17 	vmov	r6, r7, d7
 8006d04:	e799      	b.n	8006c3a <_strtod_l+0x992>
 8006d06:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8006d0a:	9b08      	ldr	r3, [sp, #32]
 8006d0c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d1c1      	bne.n	8006c98 <_strtod_l+0x9f0>
 8006d14:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006d18:	0d1b      	lsrs	r3, r3, #20
 8006d1a:	051b      	lsls	r3, r3, #20
 8006d1c:	429d      	cmp	r5, r3
 8006d1e:	d1bb      	bne.n	8006c98 <_strtod_l+0x9f0>
 8006d20:	4630      	mov	r0, r6
 8006d22:	4639      	mov	r1, r7
 8006d24:	f7f9 ffe8 	bl	8000cf8 <__aeabi_d2lz>
 8006d28:	f7f9 fc58 	bl	80005dc <__aeabi_l2d>
 8006d2c:	4602      	mov	r2, r0
 8006d2e:	460b      	mov	r3, r1
 8006d30:	4630      	mov	r0, r6
 8006d32:	4639      	mov	r1, r7
 8006d34:	f7f9 fac8 	bl	80002c8 <__aeabi_dsub>
 8006d38:	460b      	mov	r3, r1
 8006d3a:	4602      	mov	r2, r0
 8006d3c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8006d40:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8006d44:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006d46:	ea46 060a 	orr.w	r6, r6, sl
 8006d4a:	431e      	orrs	r6, r3
 8006d4c:	d06f      	beq.n	8006e2e <_strtod_l+0xb86>
 8006d4e:	a30e      	add	r3, pc, #56	@ (adr r3, 8006d88 <_strtod_l+0xae0>)
 8006d50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d54:	f7f9 fee2 	bl	8000b1c <__aeabi_dcmplt>
 8006d58:	2800      	cmp	r0, #0
 8006d5a:	f47f accf 	bne.w	80066fc <_strtod_l+0x454>
 8006d5e:	a30c      	add	r3, pc, #48	@ (adr r3, 8006d90 <_strtod_l+0xae8>)
 8006d60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d64:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006d68:	f7f9 fef6 	bl	8000b58 <__aeabi_dcmpgt>
 8006d6c:	2800      	cmp	r0, #0
 8006d6e:	d093      	beq.n	8006c98 <_strtod_l+0x9f0>
 8006d70:	e4c4      	b.n	80066fc <_strtod_l+0x454>
 8006d72:	bf00      	nop
 8006d74:	f3af 8000 	nop.w
 8006d78:	00000000 	.word	0x00000000
 8006d7c:	bff00000 	.word	0xbff00000
 8006d80:	00000000 	.word	0x00000000
 8006d84:	3ff00000 	.word	0x3ff00000
 8006d88:	94a03595 	.word	0x94a03595
 8006d8c:	3fdfffff 	.word	0x3fdfffff
 8006d90:	35afe535 	.word	0x35afe535
 8006d94:	3fe00000 	.word	0x3fe00000
 8006d98:	000fffff 	.word	0x000fffff
 8006d9c:	7ff00000 	.word	0x7ff00000
 8006da0:	7fefffff 	.word	0x7fefffff
 8006da4:	3ff00000 	.word	0x3ff00000
 8006da8:	3fe00000 	.word	0x3fe00000
 8006dac:	7fe00000 	.word	0x7fe00000
 8006db0:	7c9fffff 	.word	0x7c9fffff
 8006db4:	9b08      	ldr	r3, [sp, #32]
 8006db6:	b323      	cbz	r3, 8006e02 <_strtod_l+0xb5a>
 8006db8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8006dbc:	d821      	bhi.n	8006e02 <_strtod_l+0xb5a>
 8006dbe:	a328      	add	r3, pc, #160	@ (adr r3, 8006e60 <_strtod_l+0xbb8>)
 8006dc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dc4:	4630      	mov	r0, r6
 8006dc6:	4639      	mov	r1, r7
 8006dc8:	f7f9 feb2 	bl	8000b30 <__aeabi_dcmple>
 8006dcc:	b1a0      	cbz	r0, 8006df8 <_strtod_l+0xb50>
 8006dce:	4639      	mov	r1, r7
 8006dd0:	4630      	mov	r0, r6
 8006dd2:	f7f9 ff09 	bl	8000be8 <__aeabi_d2uiz>
 8006dd6:	2801      	cmp	r0, #1
 8006dd8:	bf38      	it	cc
 8006dda:	2001      	movcc	r0, #1
 8006ddc:	f7f9 fbb2 	bl	8000544 <__aeabi_ui2d>
 8006de0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006de2:	4606      	mov	r6, r0
 8006de4:	460f      	mov	r7, r1
 8006de6:	b9fb      	cbnz	r3, 8006e28 <_strtod_l+0xb80>
 8006de8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8006dec:	9014      	str	r0, [sp, #80]	@ 0x50
 8006dee:	9315      	str	r3, [sp, #84]	@ 0x54
 8006df0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8006df4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8006df8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006dfa:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8006dfe:	1b5b      	subs	r3, r3, r5
 8006e00:	9311      	str	r3, [sp, #68]	@ 0x44
 8006e02:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8006e06:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8006e0a:	f002 fc89 	bl	8009720 <__ulp>
 8006e0e:	4650      	mov	r0, sl
 8006e10:	ec53 2b10 	vmov	r2, r3, d0
 8006e14:	4659      	mov	r1, fp
 8006e16:	f7f9 fc0f 	bl	8000638 <__aeabi_dmul>
 8006e1a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8006e1e:	f7f9 fa55 	bl	80002cc <__adddf3>
 8006e22:	4682      	mov	sl, r0
 8006e24:	468b      	mov	fp, r1
 8006e26:	e770      	b.n	8006d0a <_strtod_l+0xa62>
 8006e28:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8006e2c:	e7e0      	b.n	8006df0 <_strtod_l+0xb48>
 8006e2e:	a30e      	add	r3, pc, #56	@ (adr r3, 8006e68 <_strtod_l+0xbc0>)
 8006e30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e34:	f7f9 fe72 	bl	8000b1c <__aeabi_dcmplt>
 8006e38:	e798      	b.n	8006d6c <_strtod_l+0xac4>
 8006e3a:	2300      	movs	r3, #0
 8006e3c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006e3e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8006e40:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006e42:	6013      	str	r3, [r2, #0]
 8006e44:	f7ff ba6d 	b.w	8006322 <_strtod_l+0x7a>
 8006e48:	2a65      	cmp	r2, #101	@ 0x65
 8006e4a:	f43f ab66 	beq.w	800651a <_strtod_l+0x272>
 8006e4e:	2a45      	cmp	r2, #69	@ 0x45
 8006e50:	f43f ab63 	beq.w	800651a <_strtod_l+0x272>
 8006e54:	2301      	movs	r3, #1
 8006e56:	f7ff bb9e 	b.w	8006596 <_strtod_l+0x2ee>
 8006e5a:	bf00      	nop
 8006e5c:	f3af 8000 	nop.w
 8006e60:	ffc00000 	.word	0xffc00000
 8006e64:	41dfffff 	.word	0x41dfffff
 8006e68:	94a03595 	.word	0x94a03595
 8006e6c:	3fcfffff 	.word	0x3fcfffff

08006e70 <strtod>:
 8006e70:	460a      	mov	r2, r1
 8006e72:	4601      	mov	r1, r0
 8006e74:	4802      	ldr	r0, [pc, #8]	@ (8006e80 <strtod+0x10>)
 8006e76:	4b03      	ldr	r3, [pc, #12]	@ (8006e84 <strtod+0x14>)
 8006e78:	6800      	ldr	r0, [r0, #0]
 8006e7a:	f7ff ba15 	b.w	80062a8 <_strtod_l>
 8006e7e:	bf00      	nop
 8006e80:	20000190 	.word	0x20000190
 8006e84:	20000024 	.word	0x20000024

08006e88 <__cvt>:
 8006e88:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006e8c:	ec57 6b10 	vmov	r6, r7, d0
 8006e90:	2f00      	cmp	r7, #0
 8006e92:	460c      	mov	r4, r1
 8006e94:	4619      	mov	r1, r3
 8006e96:	463b      	mov	r3, r7
 8006e98:	bfbb      	ittet	lt
 8006e9a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006e9e:	461f      	movlt	r7, r3
 8006ea0:	2300      	movge	r3, #0
 8006ea2:	232d      	movlt	r3, #45	@ 0x2d
 8006ea4:	700b      	strb	r3, [r1, #0]
 8006ea6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006ea8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006eac:	4691      	mov	r9, r2
 8006eae:	f023 0820 	bic.w	r8, r3, #32
 8006eb2:	bfbc      	itt	lt
 8006eb4:	4632      	movlt	r2, r6
 8006eb6:	4616      	movlt	r6, r2
 8006eb8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006ebc:	d005      	beq.n	8006eca <__cvt+0x42>
 8006ebe:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006ec2:	d100      	bne.n	8006ec6 <__cvt+0x3e>
 8006ec4:	3401      	adds	r4, #1
 8006ec6:	2102      	movs	r1, #2
 8006ec8:	e000      	b.n	8006ecc <__cvt+0x44>
 8006eca:	2103      	movs	r1, #3
 8006ecc:	ab03      	add	r3, sp, #12
 8006ece:	9301      	str	r3, [sp, #4]
 8006ed0:	ab02      	add	r3, sp, #8
 8006ed2:	9300      	str	r3, [sp, #0]
 8006ed4:	ec47 6b10 	vmov	d0, r6, r7
 8006ed8:	4653      	mov	r3, sl
 8006eda:	4622      	mov	r2, r4
 8006edc:	f000 fe9c 	bl	8007c18 <_dtoa_r>
 8006ee0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006ee4:	4605      	mov	r5, r0
 8006ee6:	d119      	bne.n	8006f1c <__cvt+0x94>
 8006ee8:	f019 0f01 	tst.w	r9, #1
 8006eec:	d00e      	beq.n	8006f0c <__cvt+0x84>
 8006eee:	eb00 0904 	add.w	r9, r0, r4
 8006ef2:	2200      	movs	r2, #0
 8006ef4:	2300      	movs	r3, #0
 8006ef6:	4630      	mov	r0, r6
 8006ef8:	4639      	mov	r1, r7
 8006efa:	f7f9 fe05 	bl	8000b08 <__aeabi_dcmpeq>
 8006efe:	b108      	cbz	r0, 8006f04 <__cvt+0x7c>
 8006f00:	f8cd 900c 	str.w	r9, [sp, #12]
 8006f04:	2230      	movs	r2, #48	@ 0x30
 8006f06:	9b03      	ldr	r3, [sp, #12]
 8006f08:	454b      	cmp	r3, r9
 8006f0a:	d31e      	bcc.n	8006f4a <__cvt+0xc2>
 8006f0c:	9b03      	ldr	r3, [sp, #12]
 8006f0e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006f10:	1b5b      	subs	r3, r3, r5
 8006f12:	4628      	mov	r0, r5
 8006f14:	6013      	str	r3, [r2, #0]
 8006f16:	b004      	add	sp, #16
 8006f18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f1c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006f20:	eb00 0904 	add.w	r9, r0, r4
 8006f24:	d1e5      	bne.n	8006ef2 <__cvt+0x6a>
 8006f26:	7803      	ldrb	r3, [r0, #0]
 8006f28:	2b30      	cmp	r3, #48	@ 0x30
 8006f2a:	d10a      	bne.n	8006f42 <__cvt+0xba>
 8006f2c:	2200      	movs	r2, #0
 8006f2e:	2300      	movs	r3, #0
 8006f30:	4630      	mov	r0, r6
 8006f32:	4639      	mov	r1, r7
 8006f34:	f7f9 fde8 	bl	8000b08 <__aeabi_dcmpeq>
 8006f38:	b918      	cbnz	r0, 8006f42 <__cvt+0xba>
 8006f3a:	f1c4 0401 	rsb	r4, r4, #1
 8006f3e:	f8ca 4000 	str.w	r4, [sl]
 8006f42:	f8da 3000 	ldr.w	r3, [sl]
 8006f46:	4499      	add	r9, r3
 8006f48:	e7d3      	b.n	8006ef2 <__cvt+0x6a>
 8006f4a:	1c59      	adds	r1, r3, #1
 8006f4c:	9103      	str	r1, [sp, #12]
 8006f4e:	701a      	strb	r2, [r3, #0]
 8006f50:	e7d9      	b.n	8006f06 <__cvt+0x7e>

08006f52 <__exponent>:
 8006f52:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006f54:	2900      	cmp	r1, #0
 8006f56:	bfba      	itte	lt
 8006f58:	4249      	neglt	r1, r1
 8006f5a:	232d      	movlt	r3, #45	@ 0x2d
 8006f5c:	232b      	movge	r3, #43	@ 0x2b
 8006f5e:	2909      	cmp	r1, #9
 8006f60:	7002      	strb	r2, [r0, #0]
 8006f62:	7043      	strb	r3, [r0, #1]
 8006f64:	dd29      	ble.n	8006fba <__exponent+0x68>
 8006f66:	f10d 0307 	add.w	r3, sp, #7
 8006f6a:	461d      	mov	r5, r3
 8006f6c:	270a      	movs	r7, #10
 8006f6e:	461a      	mov	r2, r3
 8006f70:	fbb1 f6f7 	udiv	r6, r1, r7
 8006f74:	fb07 1416 	mls	r4, r7, r6, r1
 8006f78:	3430      	adds	r4, #48	@ 0x30
 8006f7a:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006f7e:	460c      	mov	r4, r1
 8006f80:	2c63      	cmp	r4, #99	@ 0x63
 8006f82:	f103 33ff 	add.w	r3, r3, #4294967295
 8006f86:	4631      	mov	r1, r6
 8006f88:	dcf1      	bgt.n	8006f6e <__exponent+0x1c>
 8006f8a:	3130      	adds	r1, #48	@ 0x30
 8006f8c:	1e94      	subs	r4, r2, #2
 8006f8e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006f92:	1c41      	adds	r1, r0, #1
 8006f94:	4623      	mov	r3, r4
 8006f96:	42ab      	cmp	r3, r5
 8006f98:	d30a      	bcc.n	8006fb0 <__exponent+0x5e>
 8006f9a:	f10d 0309 	add.w	r3, sp, #9
 8006f9e:	1a9b      	subs	r3, r3, r2
 8006fa0:	42ac      	cmp	r4, r5
 8006fa2:	bf88      	it	hi
 8006fa4:	2300      	movhi	r3, #0
 8006fa6:	3302      	adds	r3, #2
 8006fa8:	4403      	add	r3, r0
 8006faa:	1a18      	subs	r0, r3, r0
 8006fac:	b003      	add	sp, #12
 8006fae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006fb0:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006fb4:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006fb8:	e7ed      	b.n	8006f96 <__exponent+0x44>
 8006fba:	2330      	movs	r3, #48	@ 0x30
 8006fbc:	3130      	adds	r1, #48	@ 0x30
 8006fbe:	7083      	strb	r3, [r0, #2]
 8006fc0:	70c1      	strb	r1, [r0, #3]
 8006fc2:	1d03      	adds	r3, r0, #4
 8006fc4:	e7f1      	b.n	8006faa <__exponent+0x58>
	...

08006fc8 <_printf_float>:
 8006fc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fcc:	b08d      	sub	sp, #52	@ 0x34
 8006fce:	460c      	mov	r4, r1
 8006fd0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006fd4:	4616      	mov	r6, r2
 8006fd6:	461f      	mov	r7, r3
 8006fd8:	4605      	mov	r5, r0
 8006fda:	f000 fd05 	bl	80079e8 <_localeconv_r>
 8006fde:	6803      	ldr	r3, [r0, #0]
 8006fe0:	9304      	str	r3, [sp, #16]
 8006fe2:	4618      	mov	r0, r3
 8006fe4:	f7f9 f964 	bl	80002b0 <strlen>
 8006fe8:	2300      	movs	r3, #0
 8006fea:	930a      	str	r3, [sp, #40]	@ 0x28
 8006fec:	f8d8 3000 	ldr.w	r3, [r8]
 8006ff0:	9005      	str	r0, [sp, #20]
 8006ff2:	3307      	adds	r3, #7
 8006ff4:	f023 0307 	bic.w	r3, r3, #7
 8006ff8:	f103 0208 	add.w	r2, r3, #8
 8006ffc:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007000:	f8d4 b000 	ldr.w	fp, [r4]
 8007004:	f8c8 2000 	str.w	r2, [r8]
 8007008:	e9d3 8900 	ldrd	r8, r9, [r3]
 800700c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007010:	9307      	str	r3, [sp, #28]
 8007012:	f8cd 8018 	str.w	r8, [sp, #24]
 8007016:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800701a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800701e:	4b9c      	ldr	r3, [pc, #624]	@ (8007290 <_printf_float+0x2c8>)
 8007020:	f04f 32ff 	mov.w	r2, #4294967295
 8007024:	f7f9 fda2 	bl	8000b6c <__aeabi_dcmpun>
 8007028:	bb70      	cbnz	r0, 8007088 <_printf_float+0xc0>
 800702a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800702e:	4b98      	ldr	r3, [pc, #608]	@ (8007290 <_printf_float+0x2c8>)
 8007030:	f04f 32ff 	mov.w	r2, #4294967295
 8007034:	f7f9 fd7c 	bl	8000b30 <__aeabi_dcmple>
 8007038:	bb30      	cbnz	r0, 8007088 <_printf_float+0xc0>
 800703a:	2200      	movs	r2, #0
 800703c:	2300      	movs	r3, #0
 800703e:	4640      	mov	r0, r8
 8007040:	4649      	mov	r1, r9
 8007042:	f7f9 fd6b 	bl	8000b1c <__aeabi_dcmplt>
 8007046:	b110      	cbz	r0, 800704e <_printf_float+0x86>
 8007048:	232d      	movs	r3, #45	@ 0x2d
 800704a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800704e:	4a91      	ldr	r2, [pc, #580]	@ (8007294 <_printf_float+0x2cc>)
 8007050:	4b91      	ldr	r3, [pc, #580]	@ (8007298 <_printf_float+0x2d0>)
 8007052:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007056:	bf94      	ite	ls
 8007058:	4690      	movls	r8, r2
 800705a:	4698      	movhi	r8, r3
 800705c:	2303      	movs	r3, #3
 800705e:	6123      	str	r3, [r4, #16]
 8007060:	f02b 0304 	bic.w	r3, fp, #4
 8007064:	6023      	str	r3, [r4, #0]
 8007066:	f04f 0900 	mov.w	r9, #0
 800706a:	9700      	str	r7, [sp, #0]
 800706c:	4633      	mov	r3, r6
 800706e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007070:	4621      	mov	r1, r4
 8007072:	4628      	mov	r0, r5
 8007074:	f000 f9d2 	bl	800741c <_printf_common>
 8007078:	3001      	adds	r0, #1
 800707a:	f040 808d 	bne.w	8007198 <_printf_float+0x1d0>
 800707e:	f04f 30ff 	mov.w	r0, #4294967295
 8007082:	b00d      	add	sp, #52	@ 0x34
 8007084:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007088:	4642      	mov	r2, r8
 800708a:	464b      	mov	r3, r9
 800708c:	4640      	mov	r0, r8
 800708e:	4649      	mov	r1, r9
 8007090:	f7f9 fd6c 	bl	8000b6c <__aeabi_dcmpun>
 8007094:	b140      	cbz	r0, 80070a8 <_printf_float+0xe0>
 8007096:	464b      	mov	r3, r9
 8007098:	2b00      	cmp	r3, #0
 800709a:	bfbc      	itt	lt
 800709c:	232d      	movlt	r3, #45	@ 0x2d
 800709e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80070a2:	4a7e      	ldr	r2, [pc, #504]	@ (800729c <_printf_float+0x2d4>)
 80070a4:	4b7e      	ldr	r3, [pc, #504]	@ (80072a0 <_printf_float+0x2d8>)
 80070a6:	e7d4      	b.n	8007052 <_printf_float+0x8a>
 80070a8:	6863      	ldr	r3, [r4, #4]
 80070aa:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80070ae:	9206      	str	r2, [sp, #24]
 80070b0:	1c5a      	adds	r2, r3, #1
 80070b2:	d13b      	bne.n	800712c <_printf_float+0x164>
 80070b4:	2306      	movs	r3, #6
 80070b6:	6063      	str	r3, [r4, #4]
 80070b8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80070bc:	2300      	movs	r3, #0
 80070be:	6022      	str	r2, [r4, #0]
 80070c0:	9303      	str	r3, [sp, #12]
 80070c2:	ab0a      	add	r3, sp, #40	@ 0x28
 80070c4:	e9cd a301 	strd	sl, r3, [sp, #4]
 80070c8:	ab09      	add	r3, sp, #36	@ 0x24
 80070ca:	9300      	str	r3, [sp, #0]
 80070cc:	6861      	ldr	r1, [r4, #4]
 80070ce:	ec49 8b10 	vmov	d0, r8, r9
 80070d2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80070d6:	4628      	mov	r0, r5
 80070d8:	f7ff fed6 	bl	8006e88 <__cvt>
 80070dc:	9b06      	ldr	r3, [sp, #24]
 80070de:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80070e0:	2b47      	cmp	r3, #71	@ 0x47
 80070e2:	4680      	mov	r8, r0
 80070e4:	d129      	bne.n	800713a <_printf_float+0x172>
 80070e6:	1cc8      	adds	r0, r1, #3
 80070e8:	db02      	blt.n	80070f0 <_printf_float+0x128>
 80070ea:	6863      	ldr	r3, [r4, #4]
 80070ec:	4299      	cmp	r1, r3
 80070ee:	dd41      	ble.n	8007174 <_printf_float+0x1ac>
 80070f0:	f1aa 0a02 	sub.w	sl, sl, #2
 80070f4:	fa5f fa8a 	uxtb.w	sl, sl
 80070f8:	3901      	subs	r1, #1
 80070fa:	4652      	mov	r2, sl
 80070fc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007100:	9109      	str	r1, [sp, #36]	@ 0x24
 8007102:	f7ff ff26 	bl	8006f52 <__exponent>
 8007106:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007108:	1813      	adds	r3, r2, r0
 800710a:	2a01      	cmp	r2, #1
 800710c:	4681      	mov	r9, r0
 800710e:	6123      	str	r3, [r4, #16]
 8007110:	dc02      	bgt.n	8007118 <_printf_float+0x150>
 8007112:	6822      	ldr	r2, [r4, #0]
 8007114:	07d2      	lsls	r2, r2, #31
 8007116:	d501      	bpl.n	800711c <_printf_float+0x154>
 8007118:	3301      	adds	r3, #1
 800711a:	6123      	str	r3, [r4, #16]
 800711c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007120:	2b00      	cmp	r3, #0
 8007122:	d0a2      	beq.n	800706a <_printf_float+0xa2>
 8007124:	232d      	movs	r3, #45	@ 0x2d
 8007126:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800712a:	e79e      	b.n	800706a <_printf_float+0xa2>
 800712c:	9a06      	ldr	r2, [sp, #24]
 800712e:	2a47      	cmp	r2, #71	@ 0x47
 8007130:	d1c2      	bne.n	80070b8 <_printf_float+0xf0>
 8007132:	2b00      	cmp	r3, #0
 8007134:	d1c0      	bne.n	80070b8 <_printf_float+0xf0>
 8007136:	2301      	movs	r3, #1
 8007138:	e7bd      	b.n	80070b6 <_printf_float+0xee>
 800713a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800713e:	d9db      	bls.n	80070f8 <_printf_float+0x130>
 8007140:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007144:	d118      	bne.n	8007178 <_printf_float+0x1b0>
 8007146:	2900      	cmp	r1, #0
 8007148:	6863      	ldr	r3, [r4, #4]
 800714a:	dd0b      	ble.n	8007164 <_printf_float+0x19c>
 800714c:	6121      	str	r1, [r4, #16]
 800714e:	b913      	cbnz	r3, 8007156 <_printf_float+0x18e>
 8007150:	6822      	ldr	r2, [r4, #0]
 8007152:	07d0      	lsls	r0, r2, #31
 8007154:	d502      	bpl.n	800715c <_printf_float+0x194>
 8007156:	3301      	adds	r3, #1
 8007158:	440b      	add	r3, r1
 800715a:	6123      	str	r3, [r4, #16]
 800715c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800715e:	f04f 0900 	mov.w	r9, #0
 8007162:	e7db      	b.n	800711c <_printf_float+0x154>
 8007164:	b913      	cbnz	r3, 800716c <_printf_float+0x1a4>
 8007166:	6822      	ldr	r2, [r4, #0]
 8007168:	07d2      	lsls	r2, r2, #31
 800716a:	d501      	bpl.n	8007170 <_printf_float+0x1a8>
 800716c:	3302      	adds	r3, #2
 800716e:	e7f4      	b.n	800715a <_printf_float+0x192>
 8007170:	2301      	movs	r3, #1
 8007172:	e7f2      	b.n	800715a <_printf_float+0x192>
 8007174:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007178:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800717a:	4299      	cmp	r1, r3
 800717c:	db05      	blt.n	800718a <_printf_float+0x1c2>
 800717e:	6823      	ldr	r3, [r4, #0]
 8007180:	6121      	str	r1, [r4, #16]
 8007182:	07d8      	lsls	r0, r3, #31
 8007184:	d5ea      	bpl.n	800715c <_printf_float+0x194>
 8007186:	1c4b      	adds	r3, r1, #1
 8007188:	e7e7      	b.n	800715a <_printf_float+0x192>
 800718a:	2900      	cmp	r1, #0
 800718c:	bfd4      	ite	le
 800718e:	f1c1 0202 	rsble	r2, r1, #2
 8007192:	2201      	movgt	r2, #1
 8007194:	4413      	add	r3, r2
 8007196:	e7e0      	b.n	800715a <_printf_float+0x192>
 8007198:	6823      	ldr	r3, [r4, #0]
 800719a:	055a      	lsls	r2, r3, #21
 800719c:	d407      	bmi.n	80071ae <_printf_float+0x1e6>
 800719e:	6923      	ldr	r3, [r4, #16]
 80071a0:	4642      	mov	r2, r8
 80071a2:	4631      	mov	r1, r6
 80071a4:	4628      	mov	r0, r5
 80071a6:	47b8      	blx	r7
 80071a8:	3001      	adds	r0, #1
 80071aa:	d12b      	bne.n	8007204 <_printf_float+0x23c>
 80071ac:	e767      	b.n	800707e <_printf_float+0xb6>
 80071ae:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80071b2:	f240 80dd 	bls.w	8007370 <_printf_float+0x3a8>
 80071b6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80071ba:	2200      	movs	r2, #0
 80071bc:	2300      	movs	r3, #0
 80071be:	f7f9 fca3 	bl	8000b08 <__aeabi_dcmpeq>
 80071c2:	2800      	cmp	r0, #0
 80071c4:	d033      	beq.n	800722e <_printf_float+0x266>
 80071c6:	4a37      	ldr	r2, [pc, #220]	@ (80072a4 <_printf_float+0x2dc>)
 80071c8:	2301      	movs	r3, #1
 80071ca:	4631      	mov	r1, r6
 80071cc:	4628      	mov	r0, r5
 80071ce:	47b8      	blx	r7
 80071d0:	3001      	adds	r0, #1
 80071d2:	f43f af54 	beq.w	800707e <_printf_float+0xb6>
 80071d6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80071da:	4543      	cmp	r3, r8
 80071dc:	db02      	blt.n	80071e4 <_printf_float+0x21c>
 80071de:	6823      	ldr	r3, [r4, #0]
 80071e0:	07d8      	lsls	r0, r3, #31
 80071e2:	d50f      	bpl.n	8007204 <_printf_float+0x23c>
 80071e4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80071e8:	4631      	mov	r1, r6
 80071ea:	4628      	mov	r0, r5
 80071ec:	47b8      	blx	r7
 80071ee:	3001      	adds	r0, #1
 80071f0:	f43f af45 	beq.w	800707e <_printf_float+0xb6>
 80071f4:	f04f 0900 	mov.w	r9, #0
 80071f8:	f108 38ff 	add.w	r8, r8, #4294967295
 80071fc:	f104 0a1a 	add.w	sl, r4, #26
 8007200:	45c8      	cmp	r8, r9
 8007202:	dc09      	bgt.n	8007218 <_printf_float+0x250>
 8007204:	6823      	ldr	r3, [r4, #0]
 8007206:	079b      	lsls	r3, r3, #30
 8007208:	f100 8103 	bmi.w	8007412 <_printf_float+0x44a>
 800720c:	68e0      	ldr	r0, [r4, #12]
 800720e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007210:	4298      	cmp	r0, r3
 8007212:	bfb8      	it	lt
 8007214:	4618      	movlt	r0, r3
 8007216:	e734      	b.n	8007082 <_printf_float+0xba>
 8007218:	2301      	movs	r3, #1
 800721a:	4652      	mov	r2, sl
 800721c:	4631      	mov	r1, r6
 800721e:	4628      	mov	r0, r5
 8007220:	47b8      	blx	r7
 8007222:	3001      	adds	r0, #1
 8007224:	f43f af2b 	beq.w	800707e <_printf_float+0xb6>
 8007228:	f109 0901 	add.w	r9, r9, #1
 800722c:	e7e8      	b.n	8007200 <_printf_float+0x238>
 800722e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007230:	2b00      	cmp	r3, #0
 8007232:	dc39      	bgt.n	80072a8 <_printf_float+0x2e0>
 8007234:	4a1b      	ldr	r2, [pc, #108]	@ (80072a4 <_printf_float+0x2dc>)
 8007236:	2301      	movs	r3, #1
 8007238:	4631      	mov	r1, r6
 800723a:	4628      	mov	r0, r5
 800723c:	47b8      	blx	r7
 800723e:	3001      	adds	r0, #1
 8007240:	f43f af1d 	beq.w	800707e <_printf_float+0xb6>
 8007244:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007248:	ea59 0303 	orrs.w	r3, r9, r3
 800724c:	d102      	bne.n	8007254 <_printf_float+0x28c>
 800724e:	6823      	ldr	r3, [r4, #0]
 8007250:	07d9      	lsls	r1, r3, #31
 8007252:	d5d7      	bpl.n	8007204 <_printf_float+0x23c>
 8007254:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007258:	4631      	mov	r1, r6
 800725a:	4628      	mov	r0, r5
 800725c:	47b8      	blx	r7
 800725e:	3001      	adds	r0, #1
 8007260:	f43f af0d 	beq.w	800707e <_printf_float+0xb6>
 8007264:	f04f 0a00 	mov.w	sl, #0
 8007268:	f104 0b1a 	add.w	fp, r4, #26
 800726c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800726e:	425b      	negs	r3, r3
 8007270:	4553      	cmp	r3, sl
 8007272:	dc01      	bgt.n	8007278 <_printf_float+0x2b0>
 8007274:	464b      	mov	r3, r9
 8007276:	e793      	b.n	80071a0 <_printf_float+0x1d8>
 8007278:	2301      	movs	r3, #1
 800727a:	465a      	mov	r2, fp
 800727c:	4631      	mov	r1, r6
 800727e:	4628      	mov	r0, r5
 8007280:	47b8      	blx	r7
 8007282:	3001      	adds	r0, #1
 8007284:	f43f aefb 	beq.w	800707e <_printf_float+0xb6>
 8007288:	f10a 0a01 	add.w	sl, sl, #1
 800728c:	e7ee      	b.n	800726c <_printf_float+0x2a4>
 800728e:	bf00      	nop
 8007290:	7fefffff 	.word	0x7fefffff
 8007294:	0800b3b0 	.word	0x0800b3b0
 8007298:	0800b3b4 	.word	0x0800b3b4
 800729c:	0800b3b8 	.word	0x0800b3b8
 80072a0:	0800b3bc 	.word	0x0800b3bc
 80072a4:	0800b3c0 	.word	0x0800b3c0
 80072a8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80072aa:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80072ae:	4553      	cmp	r3, sl
 80072b0:	bfa8      	it	ge
 80072b2:	4653      	movge	r3, sl
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	4699      	mov	r9, r3
 80072b8:	dc36      	bgt.n	8007328 <_printf_float+0x360>
 80072ba:	f04f 0b00 	mov.w	fp, #0
 80072be:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80072c2:	f104 021a 	add.w	r2, r4, #26
 80072c6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80072c8:	9306      	str	r3, [sp, #24]
 80072ca:	eba3 0309 	sub.w	r3, r3, r9
 80072ce:	455b      	cmp	r3, fp
 80072d0:	dc31      	bgt.n	8007336 <_printf_float+0x36e>
 80072d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80072d4:	459a      	cmp	sl, r3
 80072d6:	dc3a      	bgt.n	800734e <_printf_float+0x386>
 80072d8:	6823      	ldr	r3, [r4, #0]
 80072da:	07da      	lsls	r2, r3, #31
 80072dc:	d437      	bmi.n	800734e <_printf_float+0x386>
 80072de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80072e0:	ebaa 0903 	sub.w	r9, sl, r3
 80072e4:	9b06      	ldr	r3, [sp, #24]
 80072e6:	ebaa 0303 	sub.w	r3, sl, r3
 80072ea:	4599      	cmp	r9, r3
 80072ec:	bfa8      	it	ge
 80072ee:	4699      	movge	r9, r3
 80072f0:	f1b9 0f00 	cmp.w	r9, #0
 80072f4:	dc33      	bgt.n	800735e <_printf_float+0x396>
 80072f6:	f04f 0800 	mov.w	r8, #0
 80072fa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80072fe:	f104 0b1a 	add.w	fp, r4, #26
 8007302:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007304:	ebaa 0303 	sub.w	r3, sl, r3
 8007308:	eba3 0309 	sub.w	r3, r3, r9
 800730c:	4543      	cmp	r3, r8
 800730e:	f77f af79 	ble.w	8007204 <_printf_float+0x23c>
 8007312:	2301      	movs	r3, #1
 8007314:	465a      	mov	r2, fp
 8007316:	4631      	mov	r1, r6
 8007318:	4628      	mov	r0, r5
 800731a:	47b8      	blx	r7
 800731c:	3001      	adds	r0, #1
 800731e:	f43f aeae 	beq.w	800707e <_printf_float+0xb6>
 8007322:	f108 0801 	add.w	r8, r8, #1
 8007326:	e7ec      	b.n	8007302 <_printf_float+0x33a>
 8007328:	4642      	mov	r2, r8
 800732a:	4631      	mov	r1, r6
 800732c:	4628      	mov	r0, r5
 800732e:	47b8      	blx	r7
 8007330:	3001      	adds	r0, #1
 8007332:	d1c2      	bne.n	80072ba <_printf_float+0x2f2>
 8007334:	e6a3      	b.n	800707e <_printf_float+0xb6>
 8007336:	2301      	movs	r3, #1
 8007338:	4631      	mov	r1, r6
 800733a:	4628      	mov	r0, r5
 800733c:	9206      	str	r2, [sp, #24]
 800733e:	47b8      	blx	r7
 8007340:	3001      	adds	r0, #1
 8007342:	f43f ae9c 	beq.w	800707e <_printf_float+0xb6>
 8007346:	9a06      	ldr	r2, [sp, #24]
 8007348:	f10b 0b01 	add.w	fp, fp, #1
 800734c:	e7bb      	b.n	80072c6 <_printf_float+0x2fe>
 800734e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007352:	4631      	mov	r1, r6
 8007354:	4628      	mov	r0, r5
 8007356:	47b8      	blx	r7
 8007358:	3001      	adds	r0, #1
 800735a:	d1c0      	bne.n	80072de <_printf_float+0x316>
 800735c:	e68f      	b.n	800707e <_printf_float+0xb6>
 800735e:	9a06      	ldr	r2, [sp, #24]
 8007360:	464b      	mov	r3, r9
 8007362:	4442      	add	r2, r8
 8007364:	4631      	mov	r1, r6
 8007366:	4628      	mov	r0, r5
 8007368:	47b8      	blx	r7
 800736a:	3001      	adds	r0, #1
 800736c:	d1c3      	bne.n	80072f6 <_printf_float+0x32e>
 800736e:	e686      	b.n	800707e <_printf_float+0xb6>
 8007370:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007374:	f1ba 0f01 	cmp.w	sl, #1
 8007378:	dc01      	bgt.n	800737e <_printf_float+0x3b6>
 800737a:	07db      	lsls	r3, r3, #31
 800737c:	d536      	bpl.n	80073ec <_printf_float+0x424>
 800737e:	2301      	movs	r3, #1
 8007380:	4642      	mov	r2, r8
 8007382:	4631      	mov	r1, r6
 8007384:	4628      	mov	r0, r5
 8007386:	47b8      	blx	r7
 8007388:	3001      	adds	r0, #1
 800738a:	f43f ae78 	beq.w	800707e <_printf_float+0xb6>
 800738e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007392:	4631      	mov	r1, r6
 8007394:	4628      	mov	r0, r5
 8007396:	47b8      	blx	r7
 8007398:	3001      	adds	r0, #1
 800739a:	f43f ae70 	beq.w	800707e <_printf_float+0xb6>
 800739e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80073a2:	2200      	movs	r2, #0
 80073a4:	2300      	movs	r3, #0
 80073a6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80073aa:	f7f9 fbad 	bl	8000b08 <__aeabi_dcmpeq>
 80073ae:	b9c0      	cbnz	r0, 80073e2 <_printf_float+0x41a>
 80073b0:	4653      	mov	r3, sl
 80073b2:	f108 0201 	add.w	r2, r8, #1
 80073b6:	4631      	mov	r1, r6
 80073b8:	4628      	mov	r0, r5
 80073ba:	47b8      	blx	r7
 80073bc:	3001      	adds	r0, #1
 80073be:	d10c      	bne.n	80073da <_printf_float+0x412>
 80073c0:	e65d      	b.n	800707e <_printf_float+0xb6>
 80073c2:	2301      	movs	r3, #1
 80073c4:	465a      	mov	r2, fp
 80073c6:	4631      	mov	r1, r6
 80073c8:	4628      	mov	r0, r5
 80073ca:	47b8      	blx	r7
 80073cc:	3001      	adds	r0, #1
 80073ce:	f43f ae56 	beq.w	800707e <_printf_float+0xb6>
 80073d2:	f108 0801 	add.w	r8, r8, #1
 80073d6:	45d0      	cmp	r8, sl
 80073d8:	dbf3      	blt.n	80073c2 <_printf_float+0x3fa>
 80073da:	464b      	mov	r3, r9
 80073dc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80073e0:	e6df      	b.n	80071a2 <_printf_float+0x1da>
 80073e2:	f04f 0800 	mov.w	r8, #0
 80073e6:	f104 0b1a 	add.w	fp, r4, #26
 80073ea:	e7f4      	b.n	80073d6 <_printf_float+0x40e>
 80073ec:	2301      	movs	r3, #1
 80073ee:	4642      	mov	r2, r8
 80073f0:	e7e1      	b.n	80073b6 <_printf_float+0x3ee>
 80073f2:	2301      	movs	r3, #1
 80073f4:	464a      	mov	r2, r9
 80073f6:	4631      	mov	r1, r6
 80073f8:	4628      	mov	r0, r5
 80073fa:	47b8      	blx	r7
 80073fc:	3001      	adds	r0, #1
 80073fe:	f43f ae3e 	beq.w	800707e <_printf_float+0xb6>
 8007402:	f108 0801 	add.w	r8, r8, #1
 8007406:	68e3      	ldr	r3, [r4, #12]
 8007408:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800740a:	1a5b      	subs	r3, r3, r1
 800740c:	4543      	cmp	r3, r8
 800740e:	dcf0      	bgt.n	80073f2 <_printf_float+0x42a>
 8007410:	e6fc      	b.n	800720c <_printf_float+0x244>
 8007412:	f04f 0800 	mov.w	r8, #0
 8007416:	f104 0919 	add.w	r9, r4, #25
 800741a:	e7f4      	b.n	8007406 <_printf_float+0x43e>

0800741c <_printf_common>:
 800741c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007420:	4616      	mov	r6, r2
 8007422:	4698      	mov	r8, r3
 8007424:	688a      	ldr	r2, [r1, #8]
 8007426:	690b      	ldr	r3, [r1, #16]
 8007428:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800742c:	4293      	cmp	r3, r2
 800742e:	bfb8      	it	lt
 8007430:	4613      	movlt	r3, r2
 8007432:	6033      	str	r3, [r6, #0]
 8007434:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007438:	4607      	mov	r7, r0
 800743a:	460c      	mov	r4, r1
 800743c:	b10a      	cbz	r2, 8007442 <_printf_common+0x26>
 800743e:	3301      	adds	r3, #1
 8007440:	6033      	str	r3, [r6, #0]
 8007442:	6823      	ldr	r3, [r4, #0]
 8007444:	0699      	lsls	r1, r3, #26
 8007446:	bf42      	ittt	mi
 8007448:	6833      	ldrmi	r3, [r6, #0]
 800744a:	3302      	addmi	r3, #2
 800744c:	6033      	strmi	r3, [r6, #0]
 800744e:	6825      	ldr	r5, [r4, #0]
 8007450:	f015 0506 	ands.w	r5, r5, #6
 8007454:	d106      	bne.n	8007464 <_printf_common+0x48>
 8007456:	f104 0a19 	add.w	sl, r4, #25
 800745a:	68e3      	ldr	r3, [r4, #12]
 800745c:	6832      	ldr	r2, [r6, #0]
 800745e:	1a9b      	subs	r3, r3, r2
 8007460:	42ab      	cmp	r3, r5
 8007462:	dc26      	bgt.n	80074b2 <_printf_common+0x96>
 8007464:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007468:	6822      	ldr	r2, [r4, #0]
 800746a:	3b00      	subs	r3, #0
 800746c:	bf18      	it	ne
 800746e:	2301      	movne	r3, #1
 8007470:	0692      	lsls	r2, r2, #26
 8007472:	d42b      	bmi.n	80074cc <_printf_common+0xb0>
 8007474:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007478:	4641      	mov	r1, r8
 800747a:	4638      	mov	r0, r7
 800747c:	47c8      	blx	r9
 800747e:	3001      	adds	r0, #1
 8007480:	d01e      	beq.n	80074c0 <_printf_common+0xa4>
 8007482:	6823      	ldr	r3, [r4, #0]
 8007484:	6922      	ldr	r2, [r4, #16]
 8007486:	f003 0306 	and.w	r3, r3, #6
 800748a:	2b04      	cmp	r3, #4
 800748c:	bf02      	ittt	eq
 800748e:	68e5      	ldreq	r5, [r4, #12]
 8007490:	6833      	ldreq	r3, [r6, #0]
 8007492:	1aed      	subeq	r5, r5, r3
 8007494:	68a3      	ldr	r3, [r4, #8]
 8007496:	bf0c      	ite	eq
 8007498:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800749c:	2500      	movne	r5, #0
 800749e:	4293      	cmp	r3, r2
 80074a0:	bfc4      	itt	gt
 80074a2:	1a9b      	subgt	r3, r3, r2
 80074a4:	18ed      	addgt	r5, r5, r3
 80074a6:	2600      	movs	r6, #0
 80074a8:	341a      	adds	r4, #26
 80074aa:	42b5      	cmp	r5, r6
 80074ac:	d11a      	bne.n	80074e4 <_printf_common+0xc8>
 80074ae:	2000      	movs	r0, #0
 80074b0:	e008      	b.n	80074c4 <_printf_common+0xa8>
 80074b2:	2301      	movs	r3, #1
 80074b4:	4652      	mov	r2, sl
 80074b6:	4641      	mov	r1, r8
 80074b8:	4638      	mov	r0, r7
 80074ba:	47c8      	blx	r9
 80074bc:	3001      	adds	r0, #1
 80074be:	d103      	bne.n	80074c8 <_printf_common+0xac>
 80074c0:	f04f 30ff 	mov.w	r0, #4294967295
 80074c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074c8:	3501      	adds	r5, #1
 80074ca:	e7c6      	b.n	800745a <_printf_common+0x3e>
 80074cc:	18e1      	adds	r1, r4, r3
 80074ce:	1c5a      	adds	r2, r3, #1
 80074d0:	2030      	movs	r0, #48	@ 0x30
 80074d2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80074d6:	4422      	add	r2, r4
 80074d8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80074dc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80074e0:	3302      	adds	r3, #2
 80074e2:	e7c7      	b.n	8007474 <_printf_common+0x58>
 80074e4:	2301      	movs	r3, #1
 80074e6:	4622      	mov	r2, r4
 80074e8:	4641      	mov	r1, r8
 80074ea:	4638      	mov	r0, r7
 80074ec:	47c8      	blx	r9
 80074ee:	3001      	adds	r0, #1
 80074f0:	d0e6      	beq.n	80074c0 <_printf_common+0xa4>
 80074f2:	3601      	adds	r6, #1
 80074f4:	e7d9      	b.n	80074aa <_printf_common+0x8e>
	...

080074f8 <_printf_i>:
 80074f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80074fc:	7e0f      	ldrb	r7, [r1, #24]
 80074fe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007500:	2f78      	cmp	r7, #120	@ 0x78
 8007502:	4691      	mov	r9, r2
 8007504:	4680      	mov	r8, r0
 8007506:	460c      	mov	r4, r1
 8007508:	469a      	mov	sl, r3
 800750a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800750e:	d807      	bhi.n	8007520 <_printf_i+0x28>
 8007510:	2f62      	cmp	r7, #98	@ 0x62
 8007512:	d80a      	bhi.n	800752a <_printf_i+0x32>
 8007514:	2f00      	cmp	r7, #0
 8007516:	f000 80d2 	beq.w	80076be <_printf_i+0x1c6>
 800751a:	2f58      	cmp	r7, #88	@ 0x58
 800751c:	f000 80b9 	beq.w	8007692 <_printf_i+0x19a>
 8007520:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007524:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007528:	e03a      	b.n	80075a0 <_printf_i+0xa8>
 800752a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800752e:	2b15      	cmp	r3, #21
 8007530:	d8f6      	bhi.n	8007520 <_printf_i+0x28>
 8007532:	a101      	add	r1, pc, #4	@ (adr r1, 8007538 <_printf_i+0x40>)
 8007534:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007538:	08007591 	.word	0x08007591
 800753c:	080075a5 	.word	0x080075a5
 8007540:	08007521 	.word	0x08007521
 8007544:	08007521 	.word	0x08007521
 8007548:	08007521 	.word	0x08007521
 800754c:	08007521 	.word	0x08007521
 8007550:	080075a5 	.word	0x080075a5
 8007554:	08007521 	.word	0x08007521
 8007558:	08007521 	.word	0x08007521
 800755c:	08007521 	.word	0x08007521
 8007560:	08007521 	.word	0x08007521
 8007564:	080076a5 	.word	0x080076a5
 8007568:	080075cf 	.word	0x080075cf
 800756c:	0800765f 	.word	0x0800765f
 8007570:	08007521 	.word	0x08007521
 8007574:	08007521 	.word	0x08007521
 8007578:	080076c7 	.word	0x080076c7
 800757c:	08007521 	.word	0x08007521
 8007580:	080075cf 	.word	0x080075cf
 8007584:	08007521 	.word	0x08007521
 8007588:	08007521 	.word	0x08007521
 800758c:	08007667 	.word	0x08007667
 8007590:	6833      	ldr	r3, [r6, #0]
 8007592:	1d1a      	adds	r2, r3, #4
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	6032      	str	r2, [r6, #0]
 8007598:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800759c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80075a0:	2301      	movs	r3, #1
 80075a2:	e09d      	b.n	80076e0 <_printf_i+0x1e8>
 80075a4:	6833      	ldr	r3, [r6, #0]
 80075a6:	6820      	ldr	r0, [r4, #0]
 80075a8:	1d19      	adds	r1, r3, #4
 80075aa:	6031      	str	r1, [r6, #0]
 80075ac:	0606      	lsls	r6, r0, #24
 80075ae:	d501      	bpl.n	80075b4 <_printf_i+0xbc>
 80075b0:	681d      	ldr	r5, [r3, #0]
 80075b2:	e003      	b.n	80075bc <_printf_i+0xc4>
 80075b4:	0645      	lsls	r5, r0, #25
 80075b6:	d5fb      	bpl.n	80075b0 <_printf_i+0xb8>
 80075b8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80075bc:	2d00      	cmp	r5, #0
 80075be:	da03      	bge.n	80075c8 <_printf_i+0xd0>
 80075c0:	232d      	movs	r3, #45	@ 0x2d
 80075c2:	426d      	negs	r5, r5
 80075c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80075c8:	4859      	ldr	r0, [pc, #356]	@ (8007730 <_printf_i+0x238>)
 80075ca:	230a      	movs	r3, #10
 80075cc:	e011      	b.n	80075f2 <_printf_i+0xfa>
 80075ce:	6821      	ldr	r1, [r4, #0]
 80075d0:	6833      	ldr	r3, [r6, #0]
 80075d2:	0608      	lsls	r0, r1, #24
 80075d4:	f853 5b04 	ldr.w	r5, [r3], #4
 80075d8:	d402      	bmi.n	80075e0 <_printf_i+0xe8>
 80075da:	0649      	lsls	r1, r1, #25
 80075dc:	bf48      	it	mi
 80075de:	b2ad      	uxthmi	r5, r5
 80075e0:	2f6f      	cmp	r7, #111	@ 0x6f
 80075e2:	4853      	ldr	r0, [pc, #332]	@ (8007730 <_printf_i+0x238>)
 80075e4:	6033      	str	r3, [r6, #0]
 80075e6:	bf14      	ite	ne
 80075e8:	230a      	movne	r3, #10
 80075ea:	2308      	moveq	r3, #8
 80075ec:	2100      	movs	r1, #0
 80075ee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80075f2:	6866      	ldr	r6, [r4, #4]
 80075f4:	60a6      	str	r6, [r4, #8]
 80075f6:	2e00      	cmp	r6, #0
 80075f8:	bfa2      	ittt	ge
 80075fa:	6821      	ldrge	r1, [r4, #0]
 80075fc:	f021 0104 	bicge.w	r1, r1, #4
 8007600:	6021      	strge	r1, [r4, #0]
 8007602:	b90d      	cbnz	r5, 8007608 <_printf_i+0x110>
 8007604:	2e00      	cmp	r6, #0
 8007606:	d04b      	beq.n	80076a0 <_printf_i+0x1a8>
 8007608:	4616      	mov	r6, r2
 800760a:	fbb5 f1f3 	udiv	r1, r5, r3
 800760e:	fb03 5711 	mls	r7, r3, r1, r5
 8007612:	5dc7      	ldrb	r7, [r0, r7]
 8007614:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007618:	462f      	mov	r7, r5
 800761a:	42bb      	cmp	r3, r7
 800761c:	460d      	mov	r5, r1
 800761e:	d9f4      	bls.n	800760a <_printf_i+0x112>
 8007620:	2b08      	cmp	r3, #8
 8007622:	d10b      	bne.n	800763c <_printf_i+0x144>
 8007624:	6823      	ldr	r3, [r4, #0]
 8007626:	07df      	lsls	r7, r3, #31
 8007628:	d508      	bpl.n	800763c <_printf_i+0x144>
 800762a:	6923      	ldr	r3, [r4, #16]
 800762c:	6861      	ldr	r1, [r4, #4]
 800762e:	4299      	cmp	r1, r3
 8007630:	bfde      	ittt	le
 8007632:	2330      	movle	r3, #48	@ 0x30
 8007634:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007638:	f106 36ff 	addle.w	r6, r6, #4294967295
 800763c:	1b92      	subs	r2, r2, r6
 800763e:	6122      	str	r2, [r4, #16]
 8007640:	f8cd a000 	str.w	sl, [sp]
 8007644:	464b      	mov	r3, r9
 8007646:	aa03      	add	r2, sp, #12
 8007648:	4621      	mov	r1, r4
 800764a:	4640      	mov	r0, r8
 800764c:	f7ff fee6 	bl	800741c <_printf_common>
 8007650:	3001      	adds	r0, #1
 8007652:	d14a      	bne.n	80076ea <_printf_i+0x1f2>
 8007654:	f04f 30ff 	mov.w	r0, #4294967295
 8007658:	b004      	add	sp, #16
 800765a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800765e:	6823      	ldr	r3, [r4, #0]
 8007660:	f043 0320 	orr.w	r3, r3, #32
 8007664:	6023      	str	r3, [r4, #0]
 8007666:	4833      	ldr	r0, [pc, #204]	@ (8007734 <_printf_i+0x23c>)
 8007668:	2778      	movs	r7, #120	@ 0x78
 800766a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800766e:	6823      	ldr	r3, [r4, #0]
 8007670:	6831      	ldr	r1, [r6, #0]
 8007672:	061f      	lsls	r7, r3, #24
 8007674:	f851 5b04 	ldr.w	r5, [r1], #4
 8007678:	d402      	bmi.n	8007680 <_printf_i+0x188>
 800767a:	065f      	lsls	r7, r3, #25
 800767c:	bf48      	it	mi
 800767e:	b2ad      	uxthmi	r5, r5
 8007680:	6031      	str	r1, [r6, #0]
 8007682:	07d9      	lsls	r1, r3, #31
 8007684:	bf44      	itt	mi
 8007686:	f043 0320 	orrmi.w	r3, r3, #32
 800768a:	6023      	strmi	r3, [r4, #0]
 800768c:	b11d      	cbz	r5, 8007696 <_printf_i+0x19e>
 800768e:	2310      	movs	r3, #16
 8007690:	e7ac      	b.n	80075ec <_printf_i+0xf4>
 8007692:	4827      	ldr	r0, [pc, #156]	@ (8007730 <_printf_i+0x238>)
 8007694:	e7e9      	b.n	800766a <_printf_i+0x172>
 8007696:	6823      	ldr	r3, [r4, #0]
 8007698:	f023 0320 	bic.w	r3, r3, #32
 800769c:	6023      	str	r3, [r4, #0]
 800769e:	e7f6      	b.n	800768e <_printf_i+0x196>
 80076a0:	4616      	mov	r6, r2
 80076a2:	e7bd      	b.n	8007620 <_printf_i+0x128>
 80076a4:	6833      	ldr	r3, [r6, #0]
 80076a6:	6825      	ldr	r5, [r4, #0]
 80076a8:	6961      	ldr	r1, [r4, #20]
 80076aa:	1d18      	adds	r0, r3, #4
 80076ac:	6030      	str	r0, [r6, #0]
 80076ae:	062e      	lsls	r6, r5, #24
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	d501      	bpl.n	80076b8 <_printf_i+0x1c0>
 80076b4:	6019      	str	r1, [r3, #0]
 80076b6:	e002      	b.n	80076be <_printf_i+0x1c6>
 80076b8:	0668      	lsls	r0, r5, #25
 80076ba:	d5fb      	bpl.n	80076b4 <_printf_i+0x1bc>
 80076bc:	8019      	strh	r1, [r3, #0]
 80076be:	2300      	movs	r3, #0
 80076c0:	6123      	str	r3, [r4, #16]
 80076c2:	4616      	mov	r6, r2
 80076c4:	e7bc      	b.n	8007640 <_printf_i+0x148>
 80076c6:	6833      	ldr	r3, [r6, #0]
 80076c8:	1d1a      	adds	r2, r3, #4
 80076ca:	6032      	str	r2, [r6, #0]
 80076cc:	681e      	ldr	r6, [r3, #0]
 80076ce:	6862      	ldr	r2, [r4, #4]
 80076d0:	2100      	movs	r1, #0
 80076d2:	4630      	mov	r0, r6
 80076d4:	f7f8 fd9c 	bl	8000210 <memchr>
 80076d8:	b108      	cbz	r0, 80076de <_printf_i+0x1e6>
 80076da:	1b80      	subs	r0, r0, r6
 80076dc:	6060      	str	r0, [r4, #4]
 80076de:	6863      	ldr	r3, [r4, #4]
 80076e0:	6123      	str	r3, [r4, #16]
 80076e2:	2300      	movs	r3, #0
 80076e4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80076e8:	e7aa      	b.n	8007640 <_printf_i+0x148>
 80076ea:	6923      	ldr	r3, [r4, #16]
 80076ec:	4632      	mov	r2, r6
 80076ee:	4649      	mov	r1, r9
 80076f0:	4640      	mov	r0, r8
 80076f2:	47d0      	blx	sl
 80076f4:	3001      	adds	r0, #1
 80076f6:	d0ad      	beq.n	8007654 <_printf_i+0x15c>
 80076f8:	6823      	ldr	r3, [r4, #0]
 80076fa:	079b      	lsls	r3, r3, #30
 80076fc:	d413      	bmi.n	8007726 <_printf_i+0x22e>
 80076fe:	68e0      	ldr	r0, [r4, #12]
 8007700:	9b03      	ldr	r3, [sp, #12]
 8007702:	4298      	cmp	r0, r3
 8007704:	bfb8      	it	lt
 8007706:	4618      	movlt	r0, r3
 8007708:	e7a6      	b.n	8007658 <_printf_i+0x160>
 800770a:	2301      	movs	r3, #1
 800770c:	4632      	mov	r2, r6
 800770e:	4649      	mov	r1, r9
 8007710:	4640      	mov	r0, r8
 8007712:	47d0      	blx	sl
 8007714:	3001      	adds	r0, #1
 8007716:	d09d      	beq.n	8007654 <_printf_i+0x15c>
 8007718:	3501      	adds	r5, #1
 800771a:	68e3      	ldr	r3, [r4, #12]
 800771c:	9903      	ldr	r1, [sp, #12]
 800771e:	1a5b      	subs	r3, r3, r1
 8007720:	42ab      	cmp	r3, r5
 8007722:	dcf2      	bgt.n	800770a <_printf_i+0x212>
 8007724:	e7eb      	b.n	80076fe <_printf_i+0x206>
 8007726:	2500      	movs	r5, #0
 8007728:	f104 0619 	add.w	r6, r4, #25
 800772c:	e7f5      	b.n	800771a <_printf_i+0x222>
 800772e:	bf00      	nop
 8007730:	0800b3c2 	.word	0x0800b3c2
 8007734:	0800b3d3 	.word	0x0800b3d3

08007738 <std>:
 8007738:	2300      	movs	r3, #0
 800773a:	b510      	push	{r4, lr}
 800773c:	4604      	mov	r4, r0
 800773e:	e9c0 3300 	strd	r3, r3, [r0]
 8007742:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007746:	6083      	str	r3, [r0, #8]
 8007748:	8181      	strh	r1, [r0, #12]
 800774a:	6643      	str	r3, [r0, #100]	@ 0x64
 800774c:	81c2      	strh	r2, [r0, #14]
 800774e:	6183      	str	r3, [r0, #24]
 8007750:	4619      	mov	r1, r3
 8007752:	2208      	movs	r2, #8
 8007754:	305c      	adds	r0, #92	@ 0x5c
 8007756:	f000 f92d 	bl	80079b4 <memset>
 800775a:	4b0d      	ldr	r3, [pc, #52]	@ (8007790 <std+0x58>)
 800775c:	6263      	str	r3, [r4, #36]	@ 0x24
 800775e:	4b0d      	ldr	r3, [pc, #52]	@ (8007794 <std+0x5c>)
 8007760:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007762:	4b0d      	ldr	r3, [pc, #52]	@ (8007798 <std+0x60>)
 8007764:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007766:	4b0d      	ldr	r3, [pc, #52]	@ (800779c <std+0x64>)
 8007768:	6323      	str	r3, [r4, #48]	@ 0x30
 800776a:	4b0d      	ldr	r3, [pc, #52]	@ (80077a0 <std+0x68>)
 800776c:	6224      	str	r4, [r4, #32]
 800776e:	429c      	cmp	r4, r3
 8007770:	d006      	beq.n	8007780 <std+0x48>
 8007772:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007776:	4294      	cmp	r4, r2
 8007778:	d002      	beq.n	8007780 <std+0x48>
 800777a:	33d0      	adds	r3, #208	@ 0xd0
 800777c:	429c      	cmp	r4, r3
 800777e:	d105      	bne.n	800778c <std+0x54>
 8007780:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007784:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007788:	f000 b9a2 	b.w	8007ad0 <__retarget_lock_init_recursive>
 800778c:	bd10      	pop	{r4, pc}
 800778e:	bf00      	nop
 8007790:	080078bd 	.word	0x080078bd
 8007794:	080078df 	.word	0x080078df
 8007798:	08007917 	.word	0x08007917
 800779c:	0800793b 	.word	0x0800793b
 80077a0:	20003020 	.word	0x20003020

080077a4 <stdio_exit_handler>:
 80077a4:	4a02      	ldr	r2, [pc, #8]	@ (80077b0 <stdio_exit_handler+0xc>)
 80077a6:	4903      	ldr	r1, [pc, #12]	@ (80077b4 <stdio_exit_handler+0x10>)
 80077a8:	4803      	ldr	r0, [pc, #12]	@ (80077b8 <stdio_exit_handler+0x14>)
 80077aa:	f000 b869 	b.w	8007880 <_fwalk_sglue>
 80077ae:	bf00      	nop
 80077b0:	20000018 	.word	0x20000018
 80077b4:	08009d6d 	.word	0x08009d6d
 80077b8:	20000194 	.word	0x20000194

080077bc <cleanup_stdio>:
 80077bc:	6841      	ldr	r1, [r0, #4]
 80077be:	4b0c      	ldr	r3, [pc, #48]	@ (80077f0 <cleanup_stdio+0x34>)
 80077c0:	4299      	cmp	r1, r3
 80077c2:	b510      	push	{r4, lr}
 80077c4:	4604      	mov	r4, r0
 80077c6:	d001      	beq.n	80077cc <cleanup_stdio+0x10>
 80077c8:	f002 fad0 	bl	8009d6c <_fflush_r>
 80077cc:	68a1      	ldr	r1, [r4, #8]
 80077ce:	4b09      	ldr	r3, [pc, #36]	@ (80077f4 <cleanup_stdio+0x38>)
 80077d0:	4299      	cmp	r1, r3
 80077d2:	d002      	beq.n	80077da <cleanup_stdio+0x1e>
 80077d4:	4620      	mov	r0, r4
 80077d6:	f002 fac9 	bl	8009d6c <_fflush_r>
 80077da:	68e1      	ldr	r1, [r4, #12]
 80077dc:	4b06      	ldr	r3, [pc, #24]	@ (80077f8 <cleanup_stdio+0x3c>)
 80077de:	4299      	cmp	r1, r3
 80077e0:	d004      	beq.n	80077ec <cleanup_stdio+0x30>
 80077e2:	4620      	mov	r0, r4
 80077e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80077e8:	f002 bac0 	b.w	8009d6c <_fflush_r>
 80077ec:	bd10      	pop	{r4, pc}
 80077ee:	bf00      	nop
 80077f0:	20003020 	.word	0x20003020
 80077f4:	20003088 	.word	0x20003088
 80077f8:	200030f0 	.word	0x200030f0

080077fc <global_stdio_init.part.0>:
 80077fc:	b510      	push	{r4, lr}
 80077fe:	4b0b      	ldr	r3, [pc, #44]	@ (800782c <global_stdio_init.part.0+0x30>)
 8007800:	4c0b      	ldr	r4, [pc, #44]	@ (8007830 <global_stdio_init.part.0+0x34>)
 8007802:	4a0c      	ldr	r2, [pc, #48]	@ (8007834 <global_stdio_init.part.0+0x38>)
 8007804:	601a      	str	r2, [r3, #0]
 8007806:	4620      	mov	r0, r4
 8007808:	2200      	movs	r2, #0
 800780a:	2104      	movs	r1, #4
 800780c:	f7ff ff94 	bl	8007738 <std>
 8007810:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007814:	2201      	movs	r2, #1
 8007816:	2109      	movs	r1, #9
 8007818:	f7ff ff8e 	bl	8007738 <std>
 800781c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007820:	2202      	movs	r2, #2
 8007822:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007826:	2112      	movs	r1, #18
 8007828:	f7ff bf86 	b.w	8007738 <std>
 800782c:	20003158 	.word	0x20003158
 8007830:	20003020 	.word	0x20003020
 8007834:	080077a5 	.word	0x080077a5

08007838 <__sfp_lock_acquire>:
 8007838:	4801      	ldr	r0, [pc, #4]	@ (8007840 <__sfp_lock_acquire+0x8>)
 800783a:	f000 b94a 	b.w	8007ad2 <__retarget_lock_acquire_recursive>
 800783e:	bf00      	nop
 8007840:	20003161 	.word	0x20003161

08007844 <__sfp_lock_release>:
 8007844:	4801      	ldr	r0, [pc, #4]	@ (800784c <__sfp_lock_release+0x8>)
 8007846:	f000 b945 	b.w	8007ad4 <__retarget_lock_release_recursive>
 800784a:	bf00      	nop
 800784c:	20003161 	.word	0x20003161

08007850 <__sinit>:
 8007850:	b510      	push	{r4, lr}
 8007852:	4604      	mov	r4, r0
 8007854:	f7ff fff0 	bl	8007838 <__sfp_lock_acquire>
 8007858:	6a23      	ldr	r3, [r4, #32]
 800785a:	b11b      	cbz	r3, 8007864 <__sinit+0x14>
 800785c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007860:	f7ff bff0 	b.w	8007844 <__sfp_lock_release>
 8007864:	4b04      	ldr	r3, [pc, #16]	@ (8007878 <__sinit+0x28>)
 8007866:	6223      	str	r3, [r4, #32]
 8007868:	4b04      	ldr	r3, [pc, #16]	@ (800787c <__sinit+0x2c>)
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	2b00      	cmp	r3, #0
 800786e:	d1f5      	bne.n	800785c <__sinit+0xc>
 8007870:	f7ff ffc4 	bl	80077fc <global_stdio_init.part.0>
 8007874:	e7f2      	b.n	800785c <__sinit+0xc>
 8007876:	bf00      	nop
 8007878:	080077bd 	.word	0x080077bd
 800787c:	20003158 	.word	0x20003158

08007880 <_fwalk_sglue>:
 8007880:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007884:	4607      	mov	r7, r0
 8007886:	4688      	mov	r8, r1
 8007888:	4614      	mov	r4, r2
 800788a:	2600      	movs	r6, #0
 800788c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007890:	f1b9 0901 	subs.w	r9, r9, #1
 8007894:	d505      	bpl.n	80078a2 <_fwalk_sglue+0x22>
 8007896:	6824      	ldr	r4, [r4, #0]
 8007898:	2c00      	cmp	r4, #0
 800789a:	d1f7      	bne.n	800788c <_fwalk_sglue+0xc>
 800789c:	4630      	mov	r0, r6
 800789e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80078a2:	89ab      	ldrh	r3, [r5, #12]
 80078a4:	2b01      	cmp	r3, #1
 80078a6:	d907      	bls.n	80078b8 <_fwalk_sglue+0x38>
 80078a8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80078ac:	3301      	adds	r3, #1
 80078ae:	d003      	beq.n	80078b8 <_fwalk_sglue+0x38>
 80078b0:	4629      	mov	r1, r5
 80078b2:	4638      	mov	r0, r7
 80078b4:	47c0      	blx	r8
 80078b6:	4306      	orrs	r6, r0
 80078b8:	3568      	adds	r5, #104	@ 0x68
 80078ba:	e7e9      	b.n	8007890 <_fwalk_sglue+0x10>

080078bc <__sread>:
 80078bc:	b510      	push	{r4, lr}
 80078be:	460c      	mov	r4, r1
 80078c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80078c4:	f000 f8b6 	bl	8007a34 <_read_r>
 80078c8:	2800      	cmp	r0, #0
 80078ca:	bfab      	itete	ge
 80078cc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80078ce:	89a3      	ldrhlt	r3, [r4, #12]
 80078d0:	181b      	addge	r3, r3, r0
 80078d2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80078d6:	bfac      	ite	ge
 80078d8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80078da:	81a3      	strhlt	r3, [r4, #12]
 80078dc:	bd10      	pop	{r4, pc}

080078de <__swrite>:
 80078de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80078e2:	461f      	mov	r7, r3
 80078e4:	898b      	ldrh	r3, [r1, #12]
 80078e6:	05db      	lsls	r3, r3, #23
 80078e8:	4605      	mov	r5, r0
 80078ea:	460c      	mov	r4, r1
 80078ec:	4616      	mov	r6, r2
 80078ee:	d505      	bpl.n	80078fc <__swrite+0x1e>
 80078f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80078f4:	2302      	movs	r3, #2
 80078f6:	2200      	movs	r2, #0
 80078f8:	f000 f88a 	bl	8007a10 <_lseek_r>
 80078fc:	89a3      	ldrh	r3, [r4, #12]
 80078fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007902:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007906:	81a3      	strh	r3, [r4, #12]
 8007908:	4632      	mov	r2, r6
 800790a:	463b      	mov	r3, r7
 800790c:	4628      	mov	r0, r5
 800790e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007912:	f000 b8a1 	b.w	8007a58 <_write_r>

08007916 <__sseek>:
 8007916:	b510      	push	{r4, lr}
 8007918:	460c      	mov	r4, r1
 800791a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800791e:	f000 f877 	bl	8007a10 <_lseek_r>
 8007922:	1c43      	adds	r3, r0, #1
 8007924:	89a3      	ldrh	r3, [r4, #12]
 8007926:	bf15      	itete	ne
 8007928:	6560      	strne	r0, [r4, #84]	@ 0x54
 800792a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800792e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007932:	81a3      	strheq	r3, [r4, #12]
 8007934:	bf18      	it	ne
 8007936:	81a3      	strhne	r3, [r4, #12]
 8007938:	bd10      	pop	{r4, pc}

0800793a <__sclose>:
 800793a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800793e:	f000 b857 	b.w	80079f0 <_close_r>

08007942 <_vsniprintf_r>:
 8007942:	b530      	push	{r4, r5, lr}
 8007944:	4614      	mov	r4, r2
 8007946:	2c00      	cmp	r4, #0
 8007948:	b09b      	sub	sp, #108	@ 0x6c
 800794a:	4605      	mov	r5, r0
 800794c:	461a      	mov	r2, r3
 800794e:	da05      	bge.n	800795c <_vsniprintf_r+0x1a>
 8007950:	238b      	movs	r3, #139	@ 0x8b
 8007952:	6003      	str	r3, [r0, #0]
 8007954:	f04f 30ff 	mov.w	r0, #4294967295
 8007958:	b01b      	add	sp, #108	@ 0x6c
 800795a:	bd30      	pop	{r4, r5, pc}
 800795c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007960:	f8ad 300c 	strh.w	r3, [sp, #12]
 8007964:	bf14      	ite	ne
 8007966:	f104 33ff 	addne.w	r3, r4, #4294967295
 800796a:	4623      	moveq	r3, r4
 800796c:	9302      	str	r3, [sp, #8]
 800796e:	9305      	str	r3, [sp, #20]
 8007970:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007974:	9100      	str	r1, [sp, #0]
 8007976:	9104      	str	r1, [sp, #16]
 8007978:	f8ad 300e 	strh.w	r3, [sp, #14]
 800797c:	4669      	mov	r1, sp
 800797e:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8007980:	f002 f874 	bl	8009a6c <_svfiprintf_r>
 8007984:	1c43      	adds	r3, r0, #1
 8007986:	bfbc      	itt	lt
 8007988:	238b      	movlt	r3, #139	@ 0x8b
 800798a:	602b      	strlt	r3, [r5, #0]
 800798c:	2c00      	cmp	r4, #0
 800798e:	d0e3      	beq.n	8007958 <_vsniprintf_r+0x16>
 8007990:	9b00      	ldr	r3, [sp, #0]
 8007992:	2200      	movs	r2, #0
 8007994:	701a      	strb	r2, [r3, #0]
 8007996:	e7df      	b.n	8007958 <_vsniprintf_r+0x16>

08007998 <vsniprintf>:
 8007998:	b507      	push	{r0, r1, r2, lr}
 800799a:	9300      	str	r3, [sp, #0]
 800799c:	4613      	mov	r3, r2
 800799e:	460a      	mov	r2, r1
 80079a0:	4601      	mov	r1, r0
 80079a2:	4803      	ldr	r0, [pc, #12]	@ (80079b0 <vsniprintf+0x18>)
 80079a4:	6800      	ldr	r0, [r0, #0]
 80079a6:	f7ff ffcc 	bl	8007942 <_vsniprintf_r>
 80079aa:	b003      	add	sp, #12
 80079ac:	f85d fb04 	ldr.w	pc, [sp], #4
 80079b0:	20000190 	.word	0x20000190

080079b4 <memset>:
 80079b4:	4402      	add	r2, r0
 80079b6:	4603      	mov	r3, r0
 80079b8:	4293      	cmp	r3, r2
 80079ba:	d100      	bne.n	80079be <memset+0xa>
 80079bc:	4770      	bx	lr
 80079be:	f803 1b01 	strb.w	r1, [r3], #1
 80079c2:	e7f9      	b.n	80079b8 <memset+0x4>

080079c4 <strncmp>:
 80079c4:	b510      	push	{r4, lr}
 80079c6:	b16a      	cbz	r2, 80079e4 <strncmp+0x20>
 80079c8:	3901      	subs	r1, #1
 80079ca:	1884      	adds	r4, r0, r2
 80079cc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80079d0:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80079d4:	429a      	cmp	r2, r3
 80079d6:	d103      	bne.n	80079e0 <strncmp+0x1c>
 80079d8:	42a0      	cmp	r0, r4
 80079da:	d001      	beq.n	80079e0 <strncmp+0x1c>
 80079dc:	2a00      	cmp	r2, #0
 80079de:	d1f5      	bne.n	80079cc <strncmp+0x8>
 80079e0:	1ad0      	subs	r0, r2, r3
 80079e2:	bd10      	pop	{r4, pc}
 80079e4:	4610      	mov	r0, r2
 80079e6:	e7fc      	b.n	80079e2 <strncmp+0x1e>

080079e8 <_localeconv_r>:
 80079e8:	4800      	ldr	r0, [pc, #0]	@ (80079ec <_localeconv_r+0x4>)
 80079ea:	4770      	bx	lr
 80079ec:	20000114 	.word	0x20000114

080079f0 <_close_r>:
 80079f0:	b538      	push	{r3, r4, r5, lr}
 80079f2:	4d06      	ldr	r5, [pc, #24]	@ (8007a0c <_close_r+0x1c>)
 80079f4:	2300      	movs	r3, #0
 80079f6:	4604      	mov	r4, r0
 80079f8:	4608      	mov	r0, r1
 80079fa:	602b      	str	r3, [r5, #0]
 80079fc:	f7fb f832 	bl	8002a64 <_close>
 8007a00:	1c43      	adds	r3, r0, #1
 8007a02:	d102      	bne.n	8007a0a <_close_r+0x1a>
 8007a04:	682b      	ldr	r3, [r5, #0]
 8007a06:	b103      	cbz	r3, 8007a0a <_close_r+0x1a>
 8007a08:	6023      	str	r3, [r4, #0]
 8007a0a:	bd38      	pop	{r3, r4, r5, pc}
 8007a0c:	2000315c 	.word	0x2000315c

08007a10 <_lseek_r>:
 8007a10:	b538      	push	{r3, r4, r5, lr}
 8007a12:	4d07      	ldr	r5, [pc, #28]	@ (8007a30 <_lseek_r+0x20>)
 8007a14:	4604      	mov	r4, r0
 8007a16:	4608      	mov	r0, r1
 8007a18:	4611      	mov	r1, r2
 8007a1a:	2200      	movs	r2, #0
 8007a1c:	602a      	str	r2, [r5, #0]
 8007a1e:	461a      	mov	r2, r3
 8007a20:	f7fb f847 	bl	8002ab2 <_lseek>
 8007a24:	1c43      	adds	r3, r0, #1
 8007a26:	d102      	bne.n	8007a2e <_lseek_r+0x1e>
 8007a28:	682b      	ldr	r3, [r5, #0]
 8007a2a:	b103      	cbz	r3, 8007a2e <_lseek_r+0x1e>
 8007a2c:	6023      	str	r3, [r4, #0]
 8007a2e:	bd38      	pop	{r3, r4, r5, pc}
 8007a30:	2000315c 	.word	0x2000315c

08007a34 <_read_r>:
 8007a34:	b538      	push	{r3, r4, r5, lr}
 8007a36:	4d07      	ldr	r5, [pc, #28]	@ (8007a54 <_read_r+0x20>)
 8007a38:	4604      	mov	r4, r0
 8007a3a:	4608      	mov	r0, r1
 8007a3c:	4611      	mov	r1, r2
 8007a3e:	2200      	movs	r2, #0
 8007a40:	602a      	str	r2, [r5, #0]
 8007a42:	461a      	mov	r2, r3
 8007a44:	f7fa ffd5 	bl	80029f2 <_read>
 8007a48:	1c43      	adds	r3, r0, #1
 8007a4a:	d102      	bne.n	8007a52 <_read_r+0x1e>
 8007a4c:	682b      	ldr	r3, [r5, #0]
 8007a4e:	b103      	cbz	r3, 8007a52 <_read_r+0x1e>
 8007a50:	6023      	str	r3, [r4, #0]
 8007a52:	bd38      	pop	{r3, r4, r5, pc}
 8007a54:	2000315c 	.word	0x2000315c

08007a58 <_write_r>:
 8007a58:	b538      	push	{r3, r4, r5, lr}
 8007a5a:	4d07      	ldr	r5, [pc, #28]	@ (8007a78 <_write_r+0x20>)
 8007a5c:	4604      	mov	r4, r0
 8007a5e:	4608      	mov	r0, r1
 8007a60:	4611      	mov	r1, r2
 8007a62:	2200      	movs	r2, #0
 8007a64:	602a      	str	r2, [r5, #0]
 8007a66:	461a      	mov	r2, r3
 8007a68:	f7fa ffe0 	bl	8002a2c <_write>
 8007a6c:	1c43      	adds	r3, r0, #1
 8007a6e:	d102      	bne.n	8007a76 <_write_r+0x1e>
 8007a70:	682b      	ldr	r3, [r5, #0]
 8007a72:	b103      	cbz	r3, 8007a76 <_write_r+0x1e>
 8007a74:	6023      	str	r3, [r4, #0]
 8007a76:	bd38      	pop	{r3, r4, r5, pc}
 8007a78:	2000315c 	.word	0x2000315c

08007a7c <__errno>:
 8007a7c:	4b01      	ldr	r3, [pc, #4]	@ (8007a84 <__errno+0x8>)
 8007a7e:	6818      	ldr	r0, [r3, #0]
 8007a80:	4770      	bx	lr
 8007a82:	bf00      	nop
 8007a84:	20000190 	.word	0x20000190

08007a88 <__libc_init_array>:
 8007a88:	b570      	push	{r4, r5, r6, lr}
 8007a8a:	4d0d      	ldr	r5, [pc, #52]	@ (8007ac0 <__libc_init_array+0x38>)
 8007a8c:	4c0d      	ldr	r4, [pc, #52]	@ (8007ac4 <__libc_init_array+0x3c>)
 8007a8e:	1b64      	subs	r4, r4, r5
 8007a90:	10a4      	asrs	r4, r4, #2
 8007a92:	2600      	movs	r6, #0
 8007a94:	42a6      	cmp	r6, r4
 8007a96:	d109      	bne.n	8007aac <__libc_init_array+0x24>
 8007a98:	4d0b      	ldr	r5, [pc, #44]	@ (8007ac8 <__libc_init_array+0x40>)
 8007a9a:	4c0c      	ldr	r4, [pc, #48]	@ (8007acc <__libc_init_array+0x44>)
 8007a9c:	f003 fba8 	bl	800b1f0 <_init>
 8007aa0:	1b64      	subs	r4, r4, r5
 8007aa2:	10a4      	asrs	r4, r4, #2
 8007aa4:	2600      	movs	r6, #0
 8007aa6:	42a6      	cmp	r6, r4
 8007aa8:	d105      	bne.n	8007ab6 <__libc_init_array+0x2e>
 8007aaa:	bd70      	pop	{r4, r5, r6, pc}
 8007aac:	f855 3b04 	ldr.w	r3, [r5], #4
 8007ab0:	4798      	blx	r3
 8007ab2:	3601      	adds	r6, #1
 8007ab4:	e7ee      	b.n	8007a94 <__libc_init_array+0xc>
 8007ab6:	f855 3b04 	ldr.w	r3, [r5], #4
 8007aba:	4798      	blx	r3
 8007abc:	3601      	adds	r6, #1
 8007abe:	e7f2      	b.n	8007aa6 <__libc_init_array+0x1e>
 8007ac0:	0800bb90 	.word	0x0800bb90
 8007ac4:	0800bb90 	.word	0x0800bb90
 8007ac8:	0800bb90 	.word	0x0800bb90
 8007acc:	0800bb94 	.word	0x0800bb94

08007ad0 <__retarget_lock_init_recursive>:
 8007ad0:	4770      	bx	lr

08007ad2 <__retarget_lock_acquire_recursive>:
 8007ad2:	4770      	bx	lr

08007ad4 <__retarget_lock_release_recursive>:
 8007ad4:	4770      	bx	lr

08007ad6 <memcpy>:
 8007ad6:	440a      	add	r2, r1
 8007ad8:	4291      	cmp	r1, r2
 8007ada:	f100 33ff 	add.w	r3, r0, #4294967295
 8007ade:	d100      	bne.n	8007ae2 <memcpy+0xc>
 8007ae0:	4770      	bx	lr
 8007ae2:	b510      	push	{r4, lr}
 8007ae4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007ae8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007aec:	4291      	cmp	r1, r2
 8007aee:	d1f9      	bne.n	8007ae4 <memcpy+0xe>
 8007af0:	bd10      	pop	{r4, pc}
 8007af2:	0000      	movs	r0, r0
 8007af4:	0000      	movs	r0, r0
	...

08007af8 <nan>:
 8007af8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8007b00 <nan+0x8>
 8007afc:	4770      	bx	lr
 8007afe:	bf00      	nop
 8007b00:	00000000 	.word	0x00000000
 8007b04:	7ff80000 	.word	0x7ff80000

08007b08 <quorem>:
 8007b08:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b0c:	6903      	ldr	r3, [r0, #16]
 8007b0e:	690c      	ldr	r4, [r1, #16]
 8007b10:	42a3      	cmp	r3, r4
 8007b12:	4607      	mov	r7, r0
 8007b14:	db7e      	blt.n	8007c14 <quorem+0x10c>
 8007b16:	3c01      	subs	r4, #1
 8007b18:	f101 0814 	add.w	r8, r1, #20
 8007b1c:	00a3      	lsls	r3, r4, #2
 8007b1e:	f100 0514 	add.w	r5, r0, #20
 8007b22:	9300      	str	r3, [sp, #0]
 8007b24:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007b28:	9301      	str	r3, [sp, #4]
 8007b2a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007b2e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007b32:	3301      	adds	r3, #1
 8007b34:	429a      	cmp	r2, r3
 8007b36:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007b3a:	fbb2 f6f3 	udiv	r6, r2, r3
 8007b3e:	d32e      	bcc.n	8007b9e <quorem+0x96>
 8007b40:	f04f 0a00 	mov.w	sl, #0
 8007b44:	46c4      	mov	ip, r8
 8007b46:	46ae      	mov	lr, r5
 8007b48:	46d3      	mov	fp, sl
 8007b4a:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007b4e:	b298      	uxth	r0, r3
 8007b50:	fb06 a000 	mla	r0, r6, r0, sl
 8007b54:	0c02      	lsrs	r2, r0, #16
 8007b56:	0c1b      	lsrs	r3, r3, #16
 8007b58:	fb06 2303 	mla	r3, r6, r3, r2
 8007b5c:	f8de 2000 	ldr.w	r2, [lr]
 8007b60:	b280      	uxth	r0, r0
 8007b62:	b292      	uxth	r2, r2
 8007b64:	1a12      	subs	r2, r2, r0
 8007b66:	445a      	add	r2, fp
 8007b68:	f8de 0000 	ldr.w	r0, [lr]
 8007b6c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007b70:	b29b      	uxth	r3, r3
 8007b72:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007b76:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007b7a:	b292      	uxth	r2, r2
 8007b7c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007b80:	45e1      	cmp	r9, ip
 8007b82:	f84e 2b04 	str.w	r2, [lr], #4
 8007b86:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007b8a:	d2de      	bcs.n	8007b4a <quorem+0x42>
 8007b8c:	9b00      	ldr	r3, [sp, #0]
 8007b8e:	58eb      	ldr	r3, [r5, r3]
 8007b90:	b92b      	cbnz	r3, 8007b9e <quorem+0x96>
 8007b92:	9b01      	ldr	r3, [sp, #4]
 8007b94:	3b04      	subs	r3, #4
 8007b96:	429d      	cmp	r5, r3
 8007b98:	461a      	mov	r2, r3
 8007b9a:	d32f      	bcc.n	8007bfc <quorem+0xf4>
 8007b9c:	613c      	str	r4, [r7, #16]
 8007b9e:	4638      	mov	r0, r7
 8007ba0:	f001 fd0e 	bl	80095c0 <__mcmp>
 8007ba4:	2800      	cmp	r0, #0
 8007ba6:	db25      	blt.n	8007bf4 <quorem+0xec>
 8007ba8:	4629      	mov	r1, r5
 8007baa:	2000      	movs	r0, #0
 8007bac:	f858 2b04 	ldr.w	r2, [r8], #4
 8007bb0:	f8d1 c000 	ldr.w	ip, [r1]
 8007bb4:	fa1f fe82 	uxth.w	lr, r2
 8007bb8:	fa1f f38c 	uxth.w	r3, ip
 8007bbc:	eba3 030e 	sub.w	r3, r3, lr
 8007bc0:	4403      	add	r3, r0
 8007bc2:	0c12      	lsrs	r2, r2, #16
 8007bc4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007bc8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007bcc:	b29b      	uxth	r3, r3
 8007bce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007bd2:	45c1      	cmp	r9, r8
 8007bd4:	f841 3b04 	str.w	r3, [r1], #4
 8007bd8:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007bdc:	d2e6      	bcs.n	8007bac <quorem+0xa4>
 8007bde:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007be2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007be6:	b922      	cbnz	r2, 8007bf2 <quorem+0xea>
 8007be8:	3b04      	subs	r3, #4
 8007bea:	429d      	cmp	r5, r3
 8007bec:	461a      	mov	r2, r3
 8007bee:	d30b      	bcc.n	8007c08 <quorem+0x100>
 8007bf0:	613c      	str	r4, [r7, #16]
 8007bf2:	3601      	adds	r6, #1
 8007bf4:	4630      	mov	r0, r6
 8007bf6:	b003      	add	sp, #12
 8007bf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007bfc:	6812      	ldr	r2, [r2, #0]
 8007bfe:	3b04      	subs	r3, #4
 8007c00:	2a00      	cmp	r2, #0
 8007c02:	d1cb      	bne.n	8007b9c <quorem+0x94>
 8007c04:	3c01      	subs	r4, #1
 8007c06:	e7c6      	b.n	8007b96 <quorem+0x8e>
 8007c08:	6812      	ldr	r2, [r2, #0]
 8007c0a:	3b04      	subs	r3, #4
 8007c0c:	2a00      	cmp	r2, #0
 8007c0e:	d1ef      	bne.n	8007bf0 <quorem+0xe8>
 8007c10:	3c01      	subs	r4, #1
 8007c12:	e7ea      	b.n	8007bea <quorem+0xe2>
 8007c14:	2000      	movs	r0, #0
 8007c16:	e7ee      	b.n	8007bf6 <quorem+0xee>

08007c18 <_dtoa_r>:
 8007c18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c1c:	69c7      	ldr	r7, [r0, #28]
 8007c1e:	b099      	sub	sp, #100	@ 0x64
 8007c20:	ed8d 0b02 	vstr	d0, [sp, #8]
 8007c24:	ec55 4b10 	vmov	r4, r5, d0
 8007c28:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8007c2a:	9109      	str	r1, [sp, #36]	@ 0x24
 8007c2c:	4683      	mov	fp, r0
 8007c2e:	920e      	str	r2, [sp, #56]	@ 0x38
 8007c30:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007c32:	b97f      	cbnz	r7, 8007c54 <_dtoa_r+0x3c>
 8007c34:	2010      	movs	r0, #16
 8007c36:	f001 f937 	bl	8008ea8 <malloc>
 8007c3a:	4602      	mov	r2, r0
 8007c3c:	f8cb 001c 	str.w	r0, [fp, #28]
 8007c40:	b920      	cbnz	r0, 8007c4c <_dtoa_r+0x34>
 8007c42:	4ba7      	ldr	r3, [pc, #668]	@ (8007ee0 <_dtoa_r+0x2c8>)
 8007c44:	21ef      	movs	r1, #239	@ 0xef
 8007c46:	48a7      	ldr	r0, [pc, #668]	@ (8007ee4 <_dtoa_r+0x2cc>)
 8007c48:	f002 f8e2 	bl	8009e10 <__assert_func>
 8007c4c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007c50:	6007      	str	r7, [r0, #0]
 8007c52:	60c7      	str	r7, [r0, #12]
 8007c54:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007c58:	6819      	ldr	r1, [r3, #0]
 8007c5a:	b159      	cbz	r1, 8007c74 <_dtoa_r+0x5c>
 8007c5c:	685a      	ldr	r2, [r3, #4]
 8007c5e:	604a      	str	r2, [r1, #4]
 8007c60:	2301      	movs	r3, #1
 8007c62:	4093      	lsls	r3, r2
 8007c64:	608b      	str	r3, [r1, #8]
 8007c66:	4658      	mov	r0, fp
 8007c68:	f001 fa26 	bl	80090b8 <_Bfree>
 8007c6c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007c70:	2200      	movs	r2, #0
 8007c72:	601a      	str	r2, [r3, #0]
 8007c74:	1e2b      	subs	r3, r5, #0
 8007c76:	bfb9      	ittee	lt
 8007c78:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007c7c:	9303      	strlt	r3, [sp, #12]
 8007c7e:	2300      	movge	r3, #0
 8007c80:	6033      	strge	r3, [r6, #0]
 8007c82:	9f03      	ldr	r7, [sp, #12]
 8007c84:	4b98      	ldr	r3, [pc, #608]	@ (8007ee8 <_dtoa_r+0x2d0>)
 8007c86:	bfbc      	itt	lt
 8007c88:	2201      	movlt	r2, #1
 8007c8a:	6032      	strlt	r2, [r6, #0]
 8007c8c:	43bb      	bics	r3, r7
 8007c8e:	d112      	bne.n	8007cb6 <_dtoa_r+0x9e>
 8007c90:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007c92:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007c96:	6013      	str	r3, [r2, #0]
 8007c98:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007c9c:	4323      	orrs	r3, r4
 8007c9e:	f000 854d 	beq.w	800873c <_dtoa_r+0xb24>
 8007ca2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007ca4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8007efc <_dtoa_r+0x2e4>
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	f000 854f 	beq.w	800874c <_dtoa_r+0xb34>
 8007cae:	f10a 0303 	add.w	r3, sl, #3
 8007cb2:	f000 bd49 	b.w	8008748 <_dtoa_r+0xb30>
 8007cb6:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007cba:	2200      	movs	r2, #0
 8007cbc:	ec51 0b17 	vmov	r0, r1, d7
 8007cc0:	2300      	movs	r3, #0
 8007cc2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8007cc6:	f7f8 ff1f 	bl	8000b08 <__aeabi_dcmpeq>
 8007cca:	4680      	mov	r8, r0
 8007ccc:	b158      	cbz	r0, 8007ce6 <_dtoa_r+0xce>
 8007cce:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007cd0:	2301      	movs	r3, #1
 8007cd2:	6013      	str	r3, [r2, #0]
 8007cd4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007cd6:	b113      	cbz	r3, 8007cde <_dtoa_r+0xc6>
 8007cd8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8007cda:	4b84      	ldr	r3, [pc, #528]	@ (8007eec <_dtoa_r+0x2d4>)
 8007cdc:	6013      	str	r3, [r2, #0]
 8007cde:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8007f00 <_dtoa_r+0x2e8>
 8007ce2:	f000 bd33 	b.w	800874c <_dtoa_r+0xb34>
 8007ce6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8007cea:	aa16      	add	r2, sp, #88	@ 0x58
 8007cec:	a917      	add	r1, sp, #92	@ 0x5c
 8007cee:	4658      	mov	r0, fp
 8007cf0:	f001 fd86 	bl	8009800 <__d2b>
 8007cf4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007cf8:	4681      	mov	r9, r0
 8007cfa:	2e00      	cmp	r6, #0
 8007cfc:	d077      	beq.n	8007dee <_dtoa_r+0x1d6>
 8007cfe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007d00:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8007d04:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007d08:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007d0c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007d10:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007d14:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007d18:	4619      	mov	r1, r3
 8007d1a:	2200      	movs	r2, #0
 8007d1c:	4b74      	ldr	r3, [pc, #464]	@ (8007ef0 <_dtoa_r+0x2d8>)
 8007d1e:	f7f8 fad3 	bl	80002c8 <__aeabi_dsub>
 8007d22:	a369      	add	r3, pc, #420	@ (adr r3, 8007ec8 <_dtoa_r+0x2b0>)
 8007d24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d28:	f7f8 fc86 	bl	8000638 <__aeabi_dmul>
 8007d2c:	a368      	add	r3, pc, #416	@ (adr r3, 8007ed0 <_dtoa_r+0x2b8>)
 8007d2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d32:	f7f8 facb 	bl	80002cc <__adddf3>
 8007d36:	4604      	mov	r4, r0
 8007d38:	4630      	mov	r0, r6
 8007d3a:	460d      	mov	r5, r1
 8007d3c:	f7f8 fc12 	bl	8000564 <__aeabi_i2d>
 8007d40:	a365      	add	r3, pc, #404	@ (adr r3, 8007ed8 <_dtoa_r+0x2c0>)
 8007d42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d46:	f7f8 fc77 	bl	8000638 <__aeabi_dmul>
 8007d4a:	4602      	mov	r2, r0
 8007d4c:	460b      	mov	r3, r1
 8007d4e:	4620      	mov	r0, r4
 8007d50:	4629      	mov	r1, r5
 8007d52:	f7f8 fabb 	bl	80002cc <__adddf3>
 8007d56:	4604      	mov	r4, r0
 8007d58:	460d      	mov	r5, r1
 8007d5a:	f7f8 ff1d 	bl	8000b98 <__aeabi_d2iz>
 8007d5e:	2200      	movs	r2, #0
 8007d60:	4607      	mov	r7, r0
 8007d62:	2300      	movs	r3, #0
 8007d64:	4620      	mov	r0, r4
 8007d66:	4629      	mov	r1, r5
 8007d68:	f7f8 fed8 	bl	8000b1c <__aeabi_dcmplt>
 8007d6c:	b140      	cbz	r0, 8007d80 <_dtoa_r+0x168>
 8007d6e:	4638      	mov	r0, r7
 8007d70:	f7f8 fbf8 	bl	8000564 <__aeabi_i2d>
 8007d74:	4622      	mov	r2, r4
 8007d76:	462b      	mov	r3, r5
 8007d78:	f7f8 fec6 	bl	8000b08 <__aeabi_dcmpeq>
 8007d7c:	b900      	cbnz	r0, 8007d80 <_dtoa_r+0x168>
 8007d7e:	3f01      	subs	r7, #1
 8007d80:	2f16      	cmp	r7, #22
 8007d82:	d851      	bhi.n	8007e28 <_dtoa_r+0x210>
 8007d84:	4b5b      	ldr	r3, [pc, #364]	@ (8007ef4 <_dtoa_r+0x2dc>)
 8007d86:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007d8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d8e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007d92:	f7f8 fec3 	bl	8000b1c <__aeabi_dcmplt>
 8007d96:	2800      	cmp	r0, #0
 8007d98:	d048      	beq.n	8007e2c <_dtoa_r+0x214>
 8007d9a:	3f01      	subs	r7, #1
 8007d9c:	2300      	movs	r3, #0
 8007d9e:	9312      	str	r3, [sp, #72]	@ 0x48
 8007da0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007da2:	1b9b      	subs	r3, r3, r6
 8007da4:	1e5a      	subs	r2, r3, #1
 8007da6:	bf44      	itt	mi
 8007da8:	f1c3 0801 	rsbmi	r8, r3, #1
 8007dac:	2300      	movmi	r3, #0
 8007dae:	9208      	str	r2, [sp, #32]
 8007db0:	bf54      	ite	pl
 8007db2:	f04f 0800 	movpl.w	r8, #0
 8007db6:	9308      	strmi	r3, [sp, #32]
 8007db8:	2f00      	cmp	r7, #0
 8007dba:	db39      	blt.n	8007e30 <_dtoa_r+0x218>
 8007dbc:	9b08      	ldr	r3, [sp, #32]
 8007dbe:	970f      	str	r7, [sp, #60]	@ 0x3c
 8007dc0:	443b      	add	r3, r7
 8007dc2:	9308      	str	r3, [sp, #32]
 8007dc4:	2300      	movs	r3, #0
 8007dc6:	930a      	str	r3, [sp, #40]	@ 0x28
 8007dc8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007dca:	2b09      	cmp	r3, #9
 8007dcc:	d864      	bhi.n	8007e98 <_dtoa_r+0x280>
 8007dce:	2b05      	cmp	r3, #5
 8007dd0:	bfc4      	itt	gt
 8007dd2:	3b04      	subgt	r3, #4
 8007dd4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8007dd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007dd8:	f1a3 0302 	sub.w	r3, r3, #2
 8007ddc:	bfcc      	ite	gt
 8007dde:	2400      	movgt	r4, #0
 8007de0:	2401      	movle	r4, #1
 8007de2:	2b03      	cmp	r3, #3
 8007de4:	d863      	bhi.n	8007eae <_dtoa_r+0x296>
 8007de6:	e8df f003 	tbb	[pc, r3]
 8007dea:	372a      	.short	0x372a
 8007dec:	5535      	.short	0x5535
 8007dee:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8007df2:	441e      	add	r6, r3
 8007df4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007df8:	2b20      	cmp	r3, #32
 8007dfa:	bfc1      	itttt	gt
 8007dfc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007e00:	409f      	lslgt	r7, r3
 8007e02:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007e06:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007e0a:	bfd6      	itet	le
 8007e0c:	f1c3 0320 	rsble	r3, r3, #32
 8007e10:	ea47 0003 	orrgt.w	r0, r7, r3
 8007e14:	fa04 f003 	lslle.w	r0, r4, r3
 8007e18:	f7f8 fb94 	bl	8000544 <__aeabi_ui2d>
 8007e1c:	2201      	movs	r2, #1
 8007e1e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007e22:	3e01      	subs	r6, #1
 8007e24:	9214      	str	r2, [sp, #80]	@ 0x50
 8007e26:	e777      	b.n	8007d18 <_dtoa_r+0x100>
 8007e28:	2301      	movs	r3, #1
 8007e2a:	e7b8      	b.n	8007d9e <_dtoa_r+0x186>
 8007e2c:	9012      	str	r0, [sp, #72]	@ 0x48
 8007e2e:	e7b7      	b.n	8007da0 <_dtoa_r+0x188>
 8007e30:	427b      	negs	r3, r7
 8007e32:	930a      	str	r3, [sp, #40]	@ 0x28
 8007e34:	2300      	movs	r3, #0
 8007e36:	eba8 0807 	sub.w	r8, r8, r7
 8007e3a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007e3c:	e7c4      	b.n	8007dc8 <_dtoa_r+0x1b0>
 8007e3e:	2300      	movs	r3, #0
 8007e40:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007e42:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	dc35      	bgt.n	8007eb4 <_dtoa_r+0x29c>
 8007e48:	2301      	movs	r3, #1
 8007e4a:	9300      	str	r3, [sp, #0]
 8007e4c:	9307      	str	r3, [sp, #28]
 8007e4e:	461a      	mov	r2, r3
 8007e50:	920e      	str	r2, [sp, #56]	@ 0x38
 8007e52:	e00b      	b.n	8007e6c <_dtoa_r+0x254>
 8007e54:	2301      	movs	r3, #1
 8007e56:	e7f3      	b.n	8007e40 <_dtoa_r+0x228>
 8007e58:	2300      	movs	r3, #0
 8007e5a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007e5c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007e5e:	18fb      	adds	r3, r7, r3
 8007e60:	9300      	str	r3, [sp, #0]
 8007e62:	3301      	adds	r3, #1
 8007e64:	2b01      	cmp	r3, #1
 8007e66:	9307      	str	r3, [sp, #28]
 8007e68:	bfb8      	it	lt
 8007e6a:	2301      	movlt	r3, #1
 8007e6c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8007e70:	2100      	movs	r1, #0
 8007e72:	2204      	movs	r2, #4
 8007e74:	f102 0514 	add.w	r5, r2, #20
 8007e78:	429d      	cmp	r5, r3
 8007e7a:	d91f      	bls.n	8007ebc <_dtoa_r+0x2a4>
 8007e7c:	6041      	str	r1, [r0, #4]
 8007e7e:	4658      	mov	r0, fp
 8007e80:	f001 f8da 	bl	8009038 <_Balloc>
 8007e84:	4682      	mov	sl, r0
 8007e86:	2800      	cmp	r0, #0
 8007e88:	d13c      	bne.n	8007f04 <_dtoa_r+0x2ec>
 8007e8a:	4b1b      	ldr	r3, [pc, #108]	@ (8007ef8 <_dtoa_r+0x2e0>)
 8007e8c:	4602      	mov	r2, r0
 8007e8e:	f240 11af 	movw	r1, #431	@ 0x1af
 8007e92:	e6d8      	b.n	8007c46 <_dtoa_r+0x2e>
 8007e94:	2301      	movs	r3, #1
 8007e96:	e7e0      	b.n	8007e5a <_dtoa_r+0x242>
 8007e98:	2401      	movs	r4, #1
 8007e9a:	2300      	movs	r3, #0
 8007e9c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e9e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007ea0:	f04f 33ff 	mov.w	r3, #4294967295
 8007ea4:	9300      	str	r3, [sp, #0]
 8007ea6:	9307      	str	r3, [sp, #28]
 8007ea8:	2200      	movs	r2, #0
 8007eaa:	2312      	movs	r3, #18
 8007eac:	e7d0      	b.n	8007e50 <_dtoa_r+0x238>
 8007eae:	2301      	movs	r3, #1
 8007eb0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007eb2:	e7f5      	b.n	8007ea0 <_dtoa_r+0x288>
 8007eb4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007eb6:	9300      	str	r3, [sp, #0]
 8007eb8:	9307      	str	r3, [sp, #28]
 8007eba:	e7d7      	b.n	8007e6c <_dtoa_r+0x254>
 8007ebc:	3101      	adds	r1, #1
 8007ebe:	0052      	lsls	r2, r2, #1
 8007ec0:	e7d8      	b.n	8007e74 <_dtoa_r+0x25c>
 8007ec2:	bf00      	nop
 8007ec4:	f3af 8000 	nop.w
 8007ec8:	636f4361 	.word	0x636f4361
 8007ecc:	3fd287a7 	.word	0x3fd287a7
 8007ed0:	8b60c8b3 	.word	0x8b60c8b3
 8007ed4:	3fc68a28 	.word	0x3fc68a28
 8007ed8:	509f79fb 	.word	0x509f79fb
 8007edc:	3fd34413 	.word	0x3fd34413
 8007ee0:	0800b3f9 	.word	0x0800b3f9
 8007ee4:	0800b410 	.word	0x0800b410
 8007ee8:	7ff00000 	.word	0x7ff00000
 8007eec:	0800b3c1 	.word	0x0800b3c1
 8007ef0:	3ff80000 	.word	0x3ff80000
 8007ef4:	0800b568 	.word	0x0800b568
 8007ef8:	0800b468 	.word	0x0800b468
 8007efc:	0800b3f5 	.word	0x0800b3f5
 8007f00:	0800b3c0 	.word	0x0800b3c0
 8007f04:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007f08:	6018      	str	r0, [r3, #0]
 8007f0a:	9b07      	ldr	r3, [sp, #28]
 8007f0c:	2b0e      	cmp	r3, #14
 8007f0e:	f200 80a4 	bhi.w	800805a <_dtoa_r+0x442>
 8007f12:	2c00      	cmp	r4, #0
 8007f14:	f000 80a1 	beq.w	800805a <_dtoa_r+0x442>
 8007f18:	2f00      	cmp	r7, #0
 8007f1a:	dd33      	ble.n	8007f84 <_dtoa_r+0x36c>
 8007f1c:	4bad      	ldr	r3, [pc, #692]	@ (80081d4 <_dtoa_r+0x5bc>)
 8007f1e:	f007 020f 	and.w	r2, r7, #15
 8007f22:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007f26:	ed93 7b00 	vldr	d7, [r3]
 8007f2a:	05f8      	lsls	r0, r7, #23
 8007f2c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8007f30:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007f34:	d516      	bpl.n	8007f64 <_dtoa_r+0x34c>
 8007f36:	4ba8      	ldr	r3, [pc, #672]	@ (80081d8 <_dtoa_r+0x5c0>)
 8007f38:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007f3c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007f40:	f7f8 fca4 	bl	800088c <__aeabi_ddiv>
 8007f44:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007f48:	f004 040f 	and.w	r4, r4, #15
 8007f4c:	2603      	movs	r6, #3
 8007f4e:	4da2      	ldr	r5, [pc, #648]	@ (80081d8 <_dtoa_r+0x5c0>)
 8007f50:	b954      	cbnz	r4, 8007f68 <_dtoa_r+0x350>
 8007f52:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007f56:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007f5a:	f7f8 fc97 	bl	800088c <__aeabi_ddiv>
 8007f5e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007f62:	e028      	b.n	8007fb6 <_dtoa_r+0x39e>
 8007f64:	2602      	movs	r6, #2
 8007f66:	e7f2      	b.n	8007f4e <_dtoa_r+0x336>
 8007f68:	07e1      	lsls	r1, r4, #31
 8007f6a:	d508      	bpl.n	8007f7e <_dtoa_r+0x366>
 8007f6c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007f70:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007f74:	f7f8 fb60 	bl	8000638 <__aeabi_dmul>
 8007f78:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007f7c:	3601      	adds	r6, #1
 8007f7e:	1064      	asrs	r4, r4, #1
 8007f80:	3508      	adds	r5, #8
 8007f82:	e7e5      	b.n	8007f50 <_dtoa_r+0x338>
 8007f84:	f000 80d2 	beq.w	800812c <_dtoa_r+0x514>
 8007f88:	427c      	negs	r4, r7
 8007f8a:	4b92      	ldr	r3, [pc, #584]	@ (80081d4 <_dtoa_r+0x5bc>)
 8007f8c:	4d92      	ldr	r5, [pc, #584]	@ (80081d8 <_dtoa_r+0x5c0>)
 8007f8e:	f004 020f 	and.w	r2, r4, #15
 8007f92:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007f96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f9a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007f9e:	f7f8 fb4b 	bl	8000638 <__aeabi_dmul>
 8007fa2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007fa6:	1124      	asrs	r4, r4, #4
 8007fa8:	2300      	movs	r3, #0
 8007faa:	2602      	movs	r6, #2
 8007fac:	2c00      	cmp	r4, #0
 8007fae:	f040 80b2 	bne.w	8008116 <_dtoa_r+0x4fe>
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d1d3      	bne.n	8007f5e <_dtoa_r+0x346>
 8007fb6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007fb8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	f000 80b7 	beq.w	8008130 <_dtoa_r+0x518>
 8007fc2:	4b86      	ldr	r3, [pc, #536]	@ (80081dc <_dtoa_r+0x5c4>)
 8007fc4:	2200      	movs	r2, #0
 8007fc6:	4620      	mov	r0, r4
 8007fc8:	4629      	mov	r1, r5
 8007fca:	f7f8 fda7 	bl	8000b1c <__aeabi_dcmplt>
 8007fce:	2800      	cmp	r0, #0
 8007fd0:	f000 80ae 	beq.w	8008130 <_dtoa_r+0x518>
 8007fd4:	9b07      	ldr	r3, [sp, #28]
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	f000 80aa 	beq.w	8008130 <_dtoa_r+0x518>
 8007fdc:	9b00      	ldr	r3, [sp, #0]
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	dd37      	ble.n	8008052 <_dtoa_r+0x43a>
 8007fe2:	1e7b      	subs	r3, r7, #1
 8007fe4:	9304      	str	r3, [sp, #16]
 8007fe6:	4620      	mov	r0, r4
 8007fe8:	4b7d      	ldr	r3, [pc, #500]	@ (80081e0 <_dtoa_r+0x5c8>)
 8007fea:	2200      	movs	r2, #0
 8007fec:	4629      	mov	r1, r5
 8007fee:	f7f8 fb23 	bl	8000638 <__aeabi_dmul>
 8007ff2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007ff6:	9c00      	ldr	r4, [sp, #0]
 8007ff8:	3601      	adds	r6, #1
 8007ffa:	4630      	mov	r0, r6
 8007ffc:	f7f8 fab2 	bl	8000564 <__aeabi_i2d>
 8008000:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008004:	f7f8 fb18 	bl	8000638 <__aeabi_dmul>
 8008008:	4b76      	ldr	r3, [pc, #472]	@ (80081e4 <_dtoa_r+0x5cc>)
 800800a:	2200      	movs	r2, #0
 800800c:	f7f8 f95e 	bl	80002cc <__adddf3>
 8008010:	4605      	mov	r5, r0
 8008012:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8008016:	2c00      	cmp	r4, #0
 8008018:	f040 808d 	bne.w	8008136 <_dtoa_r+0x51e>
 800801c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008020:	4b71      	ldr	r3, [pc, #452]	@ (80081e8 <_dtoa_r+0x5d0>)
 8008022:	2200      	movs	r2, #0
 8008024:	f7f8 f950 	bl	80002c8 <__aeabi_dsub>
 8008028:	4602      	mov	r2, r0
 800802a:	460b      	mov	r3, r1
 800802c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008030:	462a      	mov	r2, r5
 8008032:	4633      	mov	r3, r6
 8008034:	f7f8 fd90 	bl	8000b58 <__aeabi_dcmpgt>
 8008038:	2800      	cmp	r0, #0
 800803a:	f040 828b 	bne.w	8008554 <_dtoa_r+0x93c>
 800803e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008042:	462a      	mov	r2, r5
 8008044:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008048:	f7f8 fd68 	bl	8000b1c <__aeabi_dcmplt>
 800804c:	2800      	cmp	r0, #0
 800804e:	f040 8128 	bne.w	80082a2 <_dtoa_r+0x68a>
 8008052:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8008056:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800805a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800805c:	2b00      	cmp	r3, #0
 800805e:	f2c0 815a 	blt.w	8008316 <_dtoa_r+0x6fe>
 8008062:	2f0e      	cmp	r7, #14
 8008064:	f300 8157 	bgt.w	8008316 <_dtoa_r+0x6fe>
 8008068:	4b5a      	ldr	r3, [pc, #360]	@ (80081d4 <_dtoa_r+0x5bc>)
 800806a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800806e:	ed93 7b00 	vldr	d7, [r3]
 8008072:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008074:	2b00      	cmp	r3, #0
 8008076:	ed8d 7b00 	vstr	d7, [sp]
 800807a:	da03      	bge.n	8008084 <_dtoa_r+0x46c>
 800807c:	9b07      	ldr	r3, [sp, #28]
 800807e:	2b00      	cmp	r3, #0
 8008080:	f340 8101 	ble.w	8008286 <_dtoa_r+0x66e>
 8008084:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008088:	4656      	mov	r6, sl
 800808a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800808e:	4620      	mov	r0, r4
 8008090:	4629      	mov	r1, r5
 8008092:	f7f8 fbfb 	bl	800088c <__aeabi_ddiv>
 8008096:	f7f8 fd7f 	bl	8000b98 <__aeabi_d2iz>
 800809a:	4680      	mov	r8, r0
 800809c:	f7f8 fa62 	bl	8000564 <__aeabi_i2d>
 80080a0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80080a4:	f7f8 fac8 	bl	8000638 <__aeabi_dmul>
 80080a8:	4602      	mov	r2, r0
 80080aa:	460b      	mov	r3, r1
 80080ac:	4620      	mov	r0, r4
 80080ae:	4629      	mov	r1, r5
 80080b0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80080b4:	f7f8 f908 	bl	80002c8 <__aeabi_dsub>
 80080b8:	f806 4b01 	strb.w	r4, [r6], #1
 80080bc:	9d07      	ldr	r5, [sp, #28]
 80080be:	eba6 040a 	sub.w	r4, r6, sl
 80080c2:	42a5      	cmp	r5, r4
 80080c4:	4602      	mov	r2, r0
 80080c6:	460b      	mov	r3, r1
 80080c8:	f040 8117 	bne.w	80082fa <_dtoa_r+0x6e2>
 80080cc:	f7f8 f8fe 	bl	80002cc <__adddf3>
 80080d0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80080d4:	4604      	mov	r4, r0
 80080d6:	460d      	mov	r5, r1
 80080d8:	f7f8 fd3e 	bl	8000b58 <__aeabi_dcmpgt>
 80080dc:	2800      	cmp	r0, #0
 80080de:	f040 80f9 	bne.w	80082d4 <_dtoa_r+0x6bc>
 80080e2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80080e6:	4620      	mov	r0, r4
 80080e8:	4629      	mov	r1, r5
 80080ea:	f7f8 fd0d 	bl	8000b08 <__aeabi_dcmpeq>
 80080ee:	b118      	cbz	r0, 80080f8 <_dtoa_r+0x4e0>
 80080f0:	f018 0f01 	tst.w	r8, #1
 80080f4:	f040 80ee 	bne.w	80082d4 <_dtoa_r+0x6bc>
 80080f8:	4649      	mov	r1, r9
 80080fa:	4658      	mov	r0, fp
 80080fc:	f000 ffdc 	bl	80090b8 <_Bfree>
 8008100:	2300      	movs	r3, #0
 8008102:	7033      	strb	r3, [r6, #0]
 8008104:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008106:	3701      	adds	r7, #1
 8008108:	601f      	str	r7, [r3, #0]
 800810a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800810c:	2b00      	cmp	r3, #0
 800810e:	f000 831d 	beq.w	800874c <_dtoa_r+0xb34>
 8008112:	601e      	str	r6, [r3, #0]
 8008114:	e31a      	b.n	800874c <_dtoa_r+0xb34>
 8008116:	07e2      	lsls	r2, r4, #31
 8008118:	d505      	bpl.n	8008126 <_dtoa_r+0x50e>
 800811a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800811e:	f7f8 fa8b 	bl	8000638 <__aeabi_dmul>
 8008122:	3601      	adds	r6, #1
 8008124:	2301      	movs	r3, #1
 8008126:	1064      	asrs	r4, r4, #1
 8008128:	3508      	adds	r5, #8
 800812a:	e73f      	b.n	8007fac <_dtoa_r+0x394>
 800812c:	2602      	movs	r6, #2
 800812e:	e742      	b.n	8007fb6 <_dtoa_r+0x39e>
 8008130:	9c07      	ldr	r4, [sp, #28]
 8008132:	9704      	str	r7, [sp, #16]
 8008134:	e761      	b.n	8007ffa <_dtoa_r+0x3e2>
 8008136:	4b27      	ldr	r3, [pc, #156]	@ (80081d4 <_dtoa_r+0x5bc>)
 8008138:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800813a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800813e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008142:	4454      	add	r4, sl
 8008144:	2900      	cmp	r1, #0
 8008146:	d053      	beq.n	80081f0 <_dtoa_r+0x5d8>
 8008148:	4928      	ldr	r1, [pc, #160]	@ (80081ec <_dtoa_r+0x5d4>)
 800814a:	2000      	movs	r0, #0
 800814c:	f7f8 fb9e 	bl	800088c <__aeabi_ddiv>
 8008150:	4633      	mov	r3, r6
 8008152:	462a      	mov	r2, r5
 8008154:	f7f8 f8b8 	bl	80002c8 <__aeabi_dsub>
 8008158:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800815c:	4656      	mov	r6, sl
 800815e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008162:	f7f8 fd19 	bl	8000b98 <__aeabi_d2iz>
 8008166:	4605      	mov	r5, r0
 8008168:	f7f8 f9fc 	bl	8000564 <__aeabi_i2d>
 800816c:	4602      	mov	r2, r0
 800816e:	460b      	mov	r3, r1
 8008170:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008174:	f7f8 f8a8 	bl	80002c8 <__aeabi_dsub>
 8008178:	3530      	adds	r5, #48	@ 0x30
 800817a:	4602      	mov	r2, r0
 800817c:	460b      	mov	r3, r1
 800817e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008182:	f806 5b01 	strb.w	r5, [r6], #1
 8008186:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800818a:	f7f8 fcc7 	bl	8000b1c <__aeabi_dcmplt>
 800818e:	2800      	cmp	r0, #0
 8008190:	d171      	bne.n	8008276 <_dtoa_r+0x65e>
 8008192:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008196:	4911      	ldr	r1, [pc, #68]	@ (80081dc <_dtoa_r+0x5c4>)
 8008198:	2000      	movs	r0, #0
 800819a:	f7f8 f895 	bl	80002c8 <__aeabi_dsub>
 800819e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80081a2:	f7f8 fcbb 	bl	8000b1c <__aeabi_dcmplt>
 80081a6:	2800      	cmp	r0, #0
 80081a8:	f040 8095 	bne.w	80082d6 <_dtoa_r+0x6be>
 80081ac:	42a6      	cmp	r6, r4
 80081ae:	f43f af50 	beq.w	8008052 <_dtoa_r+0x43a>
 80081b2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80081b6:	4b0a      	ldr	r3, [pc, #40]	@ (80081e0 <_dtoa_r+0x5c8>)
 80081b8:	2200      	movs	r2, #0
 80081ba:	f7f8 fa3d 	bl	8000638 <__aeabi_dmul>
 80081be:	4b08      	ldr	r3, [pc, #32]	@ (80081e0 <_dtoa_r+0x5c8>)
 80081c0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80081c4:	2200      	movs	r2, #0
 80081c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80081ca:	f7f8 fa35 	bl	8000638 <__aeabi_dmul>
 80081ce:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80081d2:	e7c4      	b.n	800815e <_dtoa_r+0x546>
 80081d4:	0800b568 	.word	0x0800b568
 80081d8:	0800b540 	.word	0x0800b540
 80081dc:	3ff00000 	.word	0x3ff00000
 80081e0:	40240000 	.word	0x40240000
 80081e4:	401c0000 	.word	0x401c0000
 80081e8:	40140000 	.word	0x40140000
 80081ec:	3fe00000 	.word	0x3fe00000
 80081f0:	4631      	mov	r1, r6
 80081f2:	4628      	mov	r0, r5
 80081f4:	f7f8 fa20 	bl	8000638 <__aeabi_dmul>
 80081f8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80081fc:	9415      	str	r4, [sp, #84]	@ 0x54
 80081fe:	4656      	mov	r6, sl
 8008200:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008204:	f7f8 fcc8 	bl	8000b98 <__aeabi_d2iz>
 8008208:	4605      	mov	r5, r0
 800820a:	f7f8 f9ab 	bl	8000564 <__aeabi_i2d>
 800820e:	4602      	mov	r2, r0
 8008210:	460b      	mov	r3, r1
 8008212:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008216:	f7f8 f857 	bl	80002c8 <__aeabi_dsub>
 800821a:	3530      	adds	r5, #48	@ 0x30
 800821c:	f806 5b01 	strb.w	r5, [r6], #1
 8008220:	4602      	mov	r2, r0
 8008222:	460b      	mov	r3, r1
 8008224:	42a6      	cmp	r6, r4
 8008226:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800822a:	f04f 0200 	mov.w	r2, #0
 800822e:	d124      	bne.n	800827a <_dtoa_r+0x662>
 8008230:	4bac      	ldr	r3, [pc, #688]	@ (80084e4 <_dtoa_r+0x8cc>)
 8008232:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008236:	f7f8 f849 	bl	80002cc <__adddf3>
 800823a:	4602      	mov	r2, r0
 800823c:	460b      	mov	r3, r1
 800823e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008242:	f7f8 fc89 	bl	8000b58 <__aeabi_dcmpgt>
 8008246:	2800      	cmp	r0, #0
 8008248:	d145      	bne.n	80082d6 <_dtoa_r+0x6be>
 800824a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800824e:	49a5      	ldr	r1, [pc, #660]	@ (80084e4 <_dtoa_r+0x8cc>)
 8008250:	2000      	movs	r0, #0
 8008252:	f7f8 f839 	bl	80002c8 <__aeabi_dsub>
 8008256:	4602      	mov	r2, r0
 8008258:	460b      	mov	r3, r1
 800825a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800825e:	f7f8 fc5d 	bl	8000b1c <__aeabi_dcmplt>
 8008262:	2800      	cmp	r0, #0
 8008264:	f43f aef5 	beq.w	8008052 <_dtoa_r+0x43a>
 8008268:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800826a:	1e73      	subs	r3, r6, #1
 800826c:	9315      	str	r3, [sp, #84]	@ 0x54
 800826e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008272:	2b30      	cmp	r3, #48	@ 0x30
 8008274:	d0f8      	beq.n	8008268 <_dtoa_r+0x650>
 8008276:	9f04      	ldr	r7, [sp, #16]
 8008278:	e73e      	b.n	80080f8 <_dtoa_r+0x4e0>
 800827a:	4b9b      	ldr	r3, [pc, #620]	@ (80084e8 <_dtoa_r+0x8d0>)
 800827c:	f7f8 f9dc 	bl	8000638 <__aeabi_dmul>
 8008280:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008284:	e7bc      	b.n	8008200 <_dtoa_r+0x5e8>
 8008286:	d10c      	bne.n	80082a2 <_dtoa_r+0x68a>
 8008288:	4b98      	ldr	r3, [pc, #608]	@ (80084ec <_dtoa_r+0x8d4>)
 800828a:	2200      	movs	r2, #0
 800828c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008290:	f7f8 f9d2 	bl	8000638 <__aeabi_dmul>
 8008294:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008298:	f7f8 fc54 	bl	8000b44 <__aeabi_dcmpge>
 800829c:	2800      	cmp	r0, #0
 800829e:	f000 8157 	beq.w	8008550 <_dtoa_r+0x938>
 80082a2:	2400      	movs	r4, #0
 80082a4:	4625      	mov	r5, r4
 80082a6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80082a8:	43db      	mvns	r3, r3
 80082aa:	9304      	str	r3, [sp, #16]
 80082ac:	4656      	mov	r6, sl
 80082ae:	2700      	movs	r7, #0
 80082b0:	4621      	mov	r1, r4
 80082b2:	4658      	mov	r0, fp
 80082b4:	f000 ff00 	bl	80090b8 <_Bfree>
 80082b8:	2d00      	cmp	r5, #0
 80082ba:	d0dc      	beq.n	8008276 <_dtoa_r+0x65e>
 80082bc:	b12f      	cbz	r7, 80082ca <_dtoa_r+0x6b2>
 80082be:	42af      	cmp	r7, r5
 80082c0:	d003      	beq.n	80082ca <_dtoa_r+0x6b2>
 80082c2:	4639      	mov	r1, r7
 80082c4:	4658      	mov	r0, fp
 80082c6:	f000 fef7 	bl	80090b8 <_Bfree>
 80082ca:	4629      	mov	r1, r5
 80082cc:	4658      	mov	r0, fp
 80082ce:	f000 fef3 	bl	80090b8 <_Bfree>
 80082d2:	e7d0      	b.n	8008276 <_dtoa_r+0x65e>
 80082d4:	9704      	str	r7, [sp, #16]
 80082d6:	4633      	mov	r3, r6
 80082d8:	461e      	mov	r6, r3
 80082da:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80082de:	2a39      	cmp	r2, #57	@ 0x39
 80082e0:	d107      	bne.n	80082f2 <_dtoa_r+0x6da>
 80082e2:	459a      	cmp	sl, r3
 80082e4:	d1f8      	bne.n	80082d8 <_dtoa_r+0x6c0>
 80082e6:	9a04      	ldr	r2, [sp, #16]
 80082e8:	3201      	adds	r2, #1
 80082ea:	9204      	str	r2, [sp, #16]
 80082ec:	2230      	movs	r2, #48	@ 0x30
 80082ee:	f88a 2000 	strb.w	r2, [sl]
 80082f2:	781a      	ldrb	r2, [r3, #0]
 80082f4:	3201      	adds	r2, #1
 80082f6:	701a      	strb	r2, [r3, #0]
 80082f8:	e7bd      	b.n	8008276 <_dtoa_r+0x65e>
 80082fa:	4b7b      	ldr	r3, [pc, #492]	@ (80084e8 <_dtoa_r+0x8d0>)
 80082fc:	2200      	movs	r2, #0
 80082fe:	f7f8 f99b 	bl	8000638 <__aeabi_dmul>
 8008302:	2200      	movs	r2, #0
 8008304:	2300      	movs	r3, #0
 8008306:	4604      	mov	r4, r0
 8008308:	460d      	mov	r5, r1
 800830a:	f7f8 fbfd 	bl	8000b08 <__aeabi_dcmpeq>
 800830e:	2800      	cmp	r0, #0
 8008310:	f43f aebb 	beq.w	800808a <_dtoa_r+0x472>
 8008314:	e6f0      	b.n	80080f8 <_dtoa_r+0x4e0>
 8008316:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8008318:	2a00      	cmp	r2, #0
 800831a:	f000 80db 	beq.w	80084d4 <_dtoa_r+0x8bc>
 800831e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008320:	2a01      	cmp	r2, #1
 8008322:	f300 80bf 	bgt.w	80084a4 <_dtoa_r+0x88c>
 8008326:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8008328:	2a00      	cmp	r2, #0
 800832a:	f000 80b7 	beq.w	800849c <_dtoa_r+0x884>
 800832e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008332:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008334:	4646      	mov	r6, r8
 8008336:	9a08      	ldr	r2, [sp, #32]
 8008338:	2101      	movs	r1, #1
 800833a:	441a      	add	r2, r3
 800833c:	4658      	mov	r0, fp
 800833e:	4498      	add	r8, r3
 8008340:	9208      	str	r2, [sp, #32]
 8008342:	f000 ffb7 	bl	80092b4 <__i2b>
 8008346:	4605      	mov	r5, r0
 8008348:	b15e      	cbz	r6, 8008362 <_dtoa_r+0x74a>
 800834a:	9b08      	ldr	r3, [sp, #32]
 800834c:	2b00      	cmp	r3, #0
 800834e:	dd08      	ble.n	8008362 <_dtoa_r+0x74a>
 8008350:	42b3      	cmp	r3, r6
 8008352:	9a08      	ldr	r2, [sp, #32]
 8008354:	bfa8      	it	ge
 8008356:	4633      	movge	r3, r6
 8008358:	eba8 0803 	sub.w	r8, r8, r3
 800835c:	1af6      	subs	r6, r6, r3
 800835e:	1ad3      	subs	r3, r2, r3
 8008360:	9308      	str	r3, [sp, #32]
 8008362:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008364:	b1f3      	cbz	r3, 80083a4 <_dtoa_r+0x78c>
 8008366:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008368:	2b00      	cmp	r3, #0
 800836a:	f000 80b7 	beq.w	80084dc <_dtoa_r+0x8c4>
 800836e:	b18c      	cbz	r4, 8008394 <_dtoa_r+0x77c>
 8008370:	4629      	mov	r1, r5
 8008372:	4622      	mov	r2, r4
 8008374:	4658      	mov	r0, fp
 8008376:	f001 f85d 	bl	8009434 <__pow5mult>
 800837a:	464a      	mov	r2, r9
 800837c:	4601      	mov	r1, r0
 800837e:	4605      	mov	r5, r0
 8008380:	4658      	mov	r0, fp
 8008382:	f000 ffad 	bl	80092e0 <__multiply>
 8008386:	4649      	mov	r1, r9
 8008388:	9004      	str	r0, [sp, #16]
 800838a:	4658      	mov	r0, fp
 800838c:	f000 fe94 	bl	80090b8 <_Bfree>
 8008390:	9b04      	ldr	r3, [sp, #16]
 8008392:	4699      	mov	r9, r3
 8008394:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008396:	1b1a      	subs	r2, r3, r4
 8008398:	d004      	beq.n	80083a4 <_dtoa_r+0x78c>
 800839a:	4649      	mov	r1, r9
 800839c:	4658      	mov	r0, fp
 800839e:	f001 f849 	bl	8009434 <__pow5mult>
 80083a2:	4681      	mov	r9, r0
 80083a4:	2101      	movs	r1, #1
 80083a6:	4658      	mov	r0, fp
 80083a8:	f000 ff84 	bl	80092b4 <__i2b>
 80083ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80083ae:	4604      	mov	r4, r0
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	f000 81cf 	beq.w	8008754 <_dtoa_r+0xb3c>
 80083b6:	461a      	mov	r2, r3
 80083b8:	4601      	mov	r1, r0
 80083ba:	4658      	mov	r0, fp
 80083bc:	f001 f83a 	bl	8009434 <__pow5mult>
 80083c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80083c2:	2b01      	cmp	r3, #1
 80083c4:	4604      	mov	r4, r0
 80083c6:	f300 8095 	bgt.w	80084f4 <_dtoa_r+0x8dc>
 80083ca:	9b02      	ldr	r3, [sp, #8]
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	f040 8087 	bne.w	80084e0 <_dtoa_r+0x8c8>
 80083d2:	9b03      	ldr	r3, [sp, #12]
 80083d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80083d8:	2b00      	cmp	r3, #0
 80083da:	f040 8089 	bne.w	80084f0 <_dtoa_r+0x8d8>
 80083de:	9b03      	ldr	r3, [sp, #12]
 80083e0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80083e4:	0d1b      	lsrs	r3, r3, #20
 80083e6:	051b      	lsls	r3, r3, #20
 80083e8:	b12b      	cbz	r3, 80083f6 <_dtoa_r+0x7de>
 80083ea:	9b08      	ldr	r3, [sp, #32]
 80083ec:	3301      	adds	r3, #1
 80083ee:	9308      	str	r3, [sp, #32]
 80083f0:	f108 0801 	add.w	r8, r8, #1
 80083f4:	2301      	movs	r3, #1
 80083f6:	930a      	str	r3, [sp, #40]	@ 0x28
 80083f8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	f000 81b0 	beq.w	8008760 <_dtoa_r+0xb48>
 8008400:	6923      	ldr	r3, [r4, #16]
 8008402:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008406:	6918      	ldr	r0, [r3, #16]
 8008408:	f000 ff08 	bl	800921c <__hi0bits>
 800840c:	f1c0 0020 	rsb	r0, r0, #32
 8008410:	9b08      	ldr	r3, [sp, #32]
 8008412:	4418      	add	r0, r3
 8008414:	f010 001f 	ands.w	r0, r0, #31
 8008418:	d077      	beq.n	800850a <_dtoa_r+0x8f2>
 800841a:	f1c0 0320 	rsb	r3, r0, #32
 800841e:	2b04      	cmp	r3, #4
 8008420:	dd6b      	ble.n	80084fa <_dtoa_r+0x8e2>
 8008422:	9b08      	ldr	r3, [sp, #32]
 8008424:	f1c0 001c 	rsb	r0, r0, #28
 8008428:	4403      	add	r3, r0
 800842a:	4480      	add	r8, r0
 800842c:	4406      	add	r6, r0
 800842e:	9308      	str	r3, [sp, #32]
 8008430:	f1b8 0f00 	cmp.w	r8, #0
 8008434:	dd05      	ble.n	8008442 <_dtoa_r+0x82a>
 8008436:	4649      	mov	r1, r9
 8008438:	4642      	mov	r2, r8
 800843a:	4658      	mov	r0, fp
 800843c:	f001 f854 	bl	80094e8 <__lshift>
 8008440:	4681      	mov	r9, r0
 8008442:	9b08      	ldr	r3, [sp, #32]
 8008444:	2b00      	cmp	r3, #0
 8008446:	dd05      	ble.n	8008454 <_dtoa_r+0x83c>
 8008448:	4621      	mov	r1, r4
 800844a:	461a      	mov	r2, r3
 800844c:	4658      	mov	r0, fp
 800844e:	f001 f84b 	bl	80094e8 <__lshift>
 8008452:	4604      	mov	r4, r0
 8008454:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008456:	2b00      	cmp	r3, #0
 8008458:	d059      	beq.n	800850e <_dtoa_r+0x8f6>
 800845a:	4621      	mov	r1, r4
 800845c:	4648      	mov	r0, r9
 800845e:	f001 f8af 	bl	80095c0 <__mcmp>
 8008462:	2800      	cmp	r0, #0
 8008464:	da53      	bge.n	800850e <_dtoa_r+0x8f6>
 8008466:	1e7b      	subs	r3, r7, #1
 8008468:	9304      	str	r3, [sp, #16]
 800846a:	4649      	mov	r1, r9
 800846c:	2300      	movs	r3, #0
 800846e:	220a      	movs	r2, #10
 8008470:	4658      	mov	r0, fp
 8008472:	f000 fe43 	bl	80090fc <__multadd>
 8008476:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008478:	4681      	mov	r9, r0
 800847a:	2b00      	cmp	r3, #0
 800847c:	f000 8172 	beq.w	8008764 <_dtoa_r+0xb4c>
 8008480:	2300      	movs	r3, #0
 8008482:	4629      	mov	r1, r5
 8008484:	220a      	movs	r2, #10
 8008486:	4658      	mov	r0, fp
 8008488:	f000 fe38 	bl	80090fc <__multadd>
 800848c:	9b00      	ldr	r3, [sp, #0]
 800848e:	2b00      	cmp	r3, #0
 8008490:	4605      	mov	r5, r0
 8008492:	dc67      	bgt.n	8008564 <_dtoa_r+0x94c>
 8008494:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008496:	2b02      	cmp	r3, #2
 8008498:	dc41      	bgt.n	800851e <_dtoa_r+0x906>
 800849a:	e063      	b.n	8008564 <_dtoa_r+0x94c>
 800849c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800849e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80084a2:	e746      	b.n	8008332 <_dtoa_r+0x71a>
 80084a4:	9b07      	ldr	r3, [sp, #28]
 80084a6:	1e5c      	subs	r4, r3, #1
 80084a8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80084aa:	42a3      	cmp	r3, r4
 80084ac:	bfbf      	itttt	lt
 80084ae:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80084b0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 80084b2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80084b4:	1ae3      	sublt	r3, r4, r3
 80084b6:	bfb4      	ite	lt
 80084b8:	18d2      	addlt	r2, r2, r3
 80084ba:	1b1c      	subge	r4, r3, r4
 80084bc:	9b07      	ldr	r3, [sp, #28]
 80084be:	bfbc      	itt	lt
 80084c0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 80084c2:	2400      	movlt	r4, #0
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	bfb5      	itete	lt
 80084c8:	eba8 0603 	sublt.w	r6, r8, r3
 80084cc:	9b07      	ldrge	r3, [sp, #28]
 80084ce:	2300      	movlt	r3, #0
 80084d0:	4646      	movge	r6, r8
 80084d2:	e730      	b.n	8008336 <_dtoa_r+0x71e>
 80084d4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80084d6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80084d8:	4646      	mov	r6, r8
 80084da:	e735      	b.n	8008348 <_dtoa_r+0x730>
 80084dc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80084de:	e75c      	b.n	800839a <_dtoa_r+0x782>
 80084e0:	2300      	movs	r3, #0
 80084e2:	e788      	b.n	80083f6 <_dtoa_r+0x7de>
 80084e4:	3fe00000 	.word	0x3fe00000
 80084e8:	40240000 	.word	0x40240000
 80084ec:	40140000 	.word	0x40140000
 80084f0:	9b02      	ldr	r3, [sp, #8]
 80084f2:	e780      	b.n	80083f6 <_dtoa_r+0x7de>
 80084f4:	2300      	movs	r3, #0
 80084f6:	930a      	str	r3, [sp, #40]	@ 0x28
 80084f8:	e782      	b.n	8008400 <_dtoa_r+0x7e8>
 80084fa:	d099      	beq.n	8008430 <_dtoa_r+0x818>
 80084fc:	9a08      	ldr	r2, [sp, #32]
 80084fe:	331c      	adds	r3, #28
 8008500:	441a      	add	r2, r3
 8008502:	4498      	add	r8, r3
 8008504:	441e      	add	r6, r3
 8008506:	9208      	str	r2, [sp, #32]
 8008508:	e792      	b.n	8008430 <_dtoa_r+0x818>
 800850a:	4603      	mov	r3, r0
 800850c:	e7f6      	b.n	80084fc <_dtoa_r+0x8e4>
 800850e:	9b07      	ldr	r3, [sp, #28]
 8008510:	9704      	str	r7, [sp, #16]
 8008512:	2b00      	cmp	r3, #0
 8008514:	dc20      	bgt.n	8008558 <_dtoa_r+0x940>
 8008516:	9300      	str	r3, [sp, #0]
 8008518:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800851a:	2b02      	cmp	r3, #2
 800851c:	dd1e      	ble.n	800855c <_dtoa_r+0x944>
 800851e:	9b00      	ldr	r3, [sp, #0]
 8008520:	2b00      	cmp	r3, #0
 8008522:	f47f aec0 	bne.w	80082a6 <_dtoa_r+0x68e>
 8008526:	4621      	mov	r1, r4
 8008528:	2205      	movs	r2, #5
 800852a:	4658      	mov	r0, fp
 800852c:	f000 fde6 	bl	80090fc <__multadd>
 8008530:	4601      	mov	r1, r0
 8008532:	4604      	mov	r4, r0
 8008534:	4648      	mov	r0, r9
 8008536:	f001 f843 	bl	80095c0 <__mcmp>
 800853a:	2800      	cmp	r0, #0
 800853c:	f77f aeb3 	ble.w	80082a6 <_dtoa_r+0x68e>
 8008540:	4656      	mov	r6, sl
 8008542:	2331      	movs	r3, #49	@ 0x31
 8008544:	f806 3b01 	strb.w	r3, [r6], #1
 8008548:	9b04      	ldr	r3, [sp, #16]
 800854a:	3301      	adds	r3, #1
 800854c:	9304      	str	r3, [sp, #16]
 800854e:	e6ae      	b.n	80082ae <_dtoa_r+0x696>
 8008550:	9c07      	ldr	r4, [sp, #28]
 8008552:	9704      	str	r7, [sp, #16]
 8008554:	4625      	mov	r5, r4
 8008556:	e7f3      	b.n	8008540 <_dtoa_r+0x928>
 8008558:	9b07      	ldr	r3, [sp, #28]
 800855a:	9300      	str	r3, [sp, #0]
 800855c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800855e:	2b00      	cmp	r3, #0
 8008560:	f000 8104 	beq.w	800876c <_dtoa_r+0xb54>
 8008564:	2e00      	cmp	r6, #0
 8008566:	dd05      	ble.n	8008574 <_dtoa_r+0x95c>
 8008568:	4629      	mov	r1, r5
 800856a:	4632      	mov	r2, r6
 800856c:	4658      	mov	r0, fp
 800856e:	f000 ffbb 	bl	80094e8 <__lshift>
 8008572:	4605      	mov	r5, r0
 8008574:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008576:	2b00      	cmp	r3, #0
 8008578:	d05a      	beq.n	8008630 <_dtoa_r+0xa18>
 800857a:	6869      	ldr	r1, [r5, #4]
 800857c:	4658      	mov	r0, fp
 800857e:	f000 fd5b 	bl	8009038 <_Balloc>
 8008582:	4606      	mov	r6, r0
 8008584:	b928      	cbnz	r0, 8008592 <_dtoa_r+0x97a>
 8008586:	4b84      	ldr	r3, [pc, #528]	@ (8008798 <_dtoa_r+0xb80>)
 8008588:	4602      	mov	r2, r0
 800858a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800858e:	f7ff bb5a 	b.w	8007c46 <_dtoa_r+0x2e>
 8008592:	692a      	ldr	r2, [r5, #16]
 8008594:	3202      	adds	r2, #2
 8008596:	0092      	lsls	r2, r2, #2
 8008598:	f105 010c 	add.w	r1, r5, #12
 800859c:	300c      	adds	r0, #12
 800859e:	f7ff fa9a 	bl	8007ad6 <memcpy>
 80085a2:	2201      	movs	r2, #1
 80085a4:	4631      	mov	r1, r6
 80085a6:	4658      	mov	r0, fp
 80085a8:	f000 ff9e 	bl	80094e8 <__lshift>
 80085ac:	f10a 0301 	add.w	r3, sl, #1
 80085b0:	9307      	str	r3, [sp, #28]
 80085b2:	9b00      	ldr	r3, [sp, #0]
 80085b4:	4453      	add	r3, sl
 80085b6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80085b8:	9b02      	ldr	r3, [sp, #8]
 80085ba:	f003 0301 	and.w	r3, r3, #1
 80085be:	462f      	mov	r7, r5
 80085c0:	930a      	str	r3, [sp, #40]	@ 0x28
 80085c2:	4605      	mov	r5, r0
 80085c4:	9b07      	ldr	r3, [sp, #28]
 80085c6:	4621      	mov	r1, r4
 80085c8:	3b01      	subs	r3, #1
 80085ca:	4648      	mov	r0, r9
 80085cc:	9300      	str	r3, [sp, #0]
 80085ce:	f7ff fa9b 	bl	8007b08 <quorem>
 80085d2:	4639      	mov	r1, r7
 80085d4:	9002      	str	r0, [sp, #8]
 80085d6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80085da:	4648      	mov	r0, r9
 80085dc:	f000 fff0 	bl	80095c0 <__mcmp>
 80085e0:	462a      	mov	r2, r5
 80085e2:	9008      	str	r0, [sp, #32]
 80085e4:	4621      	mov	r1, r4
 80085e6:	4658      	mov	r0, fp
 80085e8:	f001 f806 	bl	80095f8 <__mdiff>
 80085ec:	68c2      	ldr	r2, [r0, #12]
 80085ee:	4606      	mov	r6, r0
 80085f0:	bb02      	cbnz	r2, 8008634 <_dtoa_r+0xa1c>
 80085f2:	4601      	mov	r1, r0
 80085f4:	4648      	mov	r0, r9
 80085f6:	f000 ffe3 	bl	80095c0 <__mcmp>
 80085fa:	4602      	mov	r2, r0
 80085fc:	4631      	mov	r1, r6
 80085fe:	4658      	mov	r0, fp
 8008600:	920e      	str	r2, [sp, #56]	@ 0x38
 8008602:	f000 fd59 	bl	80090b8 <_Bfree>
 8008606:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008608:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800860a:	9e07      	ldr	r6, [sp, #28]
 800860c:	ea43 0102 	orr.w	r1, r3, r2
 8008610:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008612:	4319      	orrs	r1, r3
 8008614:	d110      	bne.n	8008638 <_dtoa_r+0xa20>
 8008616:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800861a:	d029      	beq.n	8008670 <_dtoa_r+0xa58>
 800861c:	9b08      	ldr	r3, [sp, #32]
 800861e:	2b00      	cmp	r3, #0
 8008620:	dd02      	ble.n	8008628 <_dtoa_r+0xa10>
 8008622:	9b02      	ldr	r3, [sp, #8]
 8008624:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8008628:	9b00      	ldr	r3, [sp, #0]
 800862a:	f883 8000 	strb.w	r8, [r3]
 800862e:	e63f      	b.n	80082b0 <_dtoa_r+0x698>
 8008630:	4628      	mov	r0, r5
 8008632:	e7bb      	b.n	80085ac <_dtoa_r+0x994>
 8008634:	2201      	movs	r2, #1
 8008636:	e7e1      	b.n	80085fc <_dtoa_r+0x9e4>
 8008638:	9b08      	ldr	r3, [sp, #32]
 800863a:	2b00      	cmp	r3, #0
 800863c:	db04      	blt.n	8008648 <_dtoa_r+0xa30>
 800863e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008640:	430b      	orrs	r3, r1
 8008642:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008644:	430b      	orrs	r3, r1
 8008646:	d120      	bne.n	800868a <_dtoa_r+0xa72>
 8008648:	2a00      	cmp	r2, #0
 800864a:	dded      	ble.n	8008628 <_dtoa_r+0xa10>
 800864c:	4649      	mov	r1, r9
 800864e:	2201      	movs	r2, #1
 8008650:	4658      	mov	r0, fp
 8008652:	f000 ff49 	bl	80094e8 <__lshift>
 8008656:	4621      	mov	r1, r4
 8008658:	4681      	mov	r9, r0
 800865a:	f000 ffb1 	bl	80095c0 <__mcmp>
 800865e:	2800      	cmp	r0, #0
 8008660:	dc03      	bgt.n	800866a <_dtoa_r+0xa52>
 8008662:	d1e1      	bne.n	8008628 <_dtoa_r+0xa10>
 8008664:	f018 0f01 	tst.w	r8, #1
 8008668:	d0de      	beq.n	8008628 <_dtoa_r+0xa10>
 800866a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800866e:	d1d8      	bne.n	8008622 <_dtoa_r+0xa0a>
 8008670:	9a00      	ldr	r2, [sp, #0]
 8008672:	2339      	movs	r3, #57	@ 0x39
 8008674:	7013      	strb	r3, [r2, #0]
 8008676:	4633      	mov	r3, r6
 8008678:	461e      	mov	r6, r3
 800867a:	3b01      	subs	r3, #1
 800867c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008680:	2a39      	cmp	r2, #57	@ 0x39
 8008682:	d052      	beq.n	800872a <_dtoa_r+0xb12>
 8008684:	3201      	adds	r2, #1
 8008686:	701a      	strb	r2, [r3, #0]
 8008688:	e612      	b.n	80082b0 <_dtoa_r+0x698>
 800868a:	2a00      	cmp	r2, #0
 800868c:	dd07      	ble.n	800869e <_dtoa_r+0xa86>
 800868e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008692:	d0ed      	beq.n	8008670 <_dtoa_r+0xa58>
 8008694:	9a00      	ldr	r2, [sp, #0]
 8008696:	f108 0301 	add.w	r3, r8, #1
 800869a:	7013      	strb	r3, [r2, #0]
 800869c:	e608      	b.n	80082b0 <_dtoa_r+0x698>
 800869e:	9b07      	ldr	r3, [sp, #28]
 80086a0:	9a07      	ldr	r2, [sp, #28]
 80086a2:	f803 8c01 	strb.w	r8, [r3, #-1]
 80086a6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80086a8:	4293      	cmp	r3, r2
 80086aa:	d028      	beq.n	80086fe <_dtoa_r+0xae6>
 80086ac:	4649      	mov	r1, r9
 80086ae:	2300      	movs	r3, #0
 80086b0:	220a      	movs	r2, #10
 80086b2:	4658      	mov	r0, fp
 80086b4:	f000 fd22 	bl	80090fc <__multadd>
 80086b8:	42af      	cmp	r7, r5
 80086ba:	4681      	mov	r9, r0
 80086bc:	f04f 0300 	mov.w	r3, #0
 80086c0:	f04f 020a 	mov.w	r2, #10
 80086c4:	4639      	mov	r1, r7
 80086c6:	4658      	mov	r0, fp
 80086c8:	d107      	bne.n	80086da <_dtoa_r+0xac2>
 80086ca:	f000 fd17 	bl	80090fc <__multadd>
 80086ce:	4607      	mov	r7, r0
 80086d0:	4605      	mov	r5, r0
 80086d2:	9b07      	ldr	r3, [sp, #28]
 80086d4:	3301      	adds	r3, #1
 80086d6:	9307      	str	r3, [sp, #28]
 80086d8:	e774      	b.n	80085c4 <_dtoa_r+0x9ac>
 80086da:	f000 fd0f 	bl	80090fc <__multadd>
 80086de:	4629      	mov	r1, r5
 80086e0:	4607      	mov	r7, r0
 80086e2:	2300      	movs	r3, #0
 80086e4:	220a      	movs	r2, #10
 80086e6:	4658      	mov	r0, fp
 80086e8:	f000 fd08 	bl	80090fc <__multadd>
 80086ec:	4605      	mov	r5, r0
 80086ee:	e7f0      	b.n	80086d2 <_dtoa_r+0xaba>
 80086f0:	9b00      	ldr	r3, [sp, #0]
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	bfcc      	ite	gt
 80086f6:	461e      	movgt	r6, r3
 80086f8:	2601      	movle	r6, #1
 80086fa:	4456      	add	r6, sl
 80086fc:	2700      	movs	r7, #0
 80086fe:	4649      	mov	r1, r9
 8008700:	2201      	movs	r2, #1
 8008702:	4658      	mov	r0, fp
 8008704:	f000 fef0 	bl	80094e8 <__lshift>
 8008708:	4621      	mov	r1, r4
 800870a:	4681      	mov	r9, r0
 800870c:	f000 ff58 	bl	80095c0 <__mcmp>
 8008710:	2800      	cmp	r0, #0
 8008712:	dcb0      	bgt.n	8008676 <_dtoa_r+0xa5e>
 8008714:	d102      	bne.n	800871c <_dtoa_r+0xb04>
 8008716:	f018 0f01 	tst.w	r8, #1
 800871a:	d1ac      	bne.n	8008676 <_dtoa_r+0xa5e>
 800871c:	4633      	mov	r3, r6
 800871e:	461e      	mov	r6, r3
 8008720:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008724:	2a30      	cmp	r2, #48	@ 0x30
 8008726:	d0fa      	beq.n	800871e <_dtoa_r+0xb06>
 8008728:	e5c2      	b.n	80082b0 <_dtoa_r+0x698>
 800872a:	459a      	cmp	sl, r3
 800872c:	d1a4      	bne.n	8008678 <_dtoa_r+0xa60>
 800872e:	9b04      	ldr	r3, [sp, #16]
 8008730:	3301      	adds	r3, #1
 8008732:	9304      	str	r3, [sp, #16]
 8008734:	2331      	movs	r3, #49	@ 0x31
 8008736:	f88a 3000 	strb.w	r3, [sl]
 800873a:	e5b9      	b.n	80082b0 <_dtoa_r+0x698>
 800873c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800873e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800879c <_dtoa_r+0xb84>
 8008742:	b11b      	cbz	r3, 800874c <_dtoa_r+0xb34>
 8008744:	f10a 0308 	add.w	r3, sl, #8
 8008748:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800874a:	6013      	str	r3, [r2, #0]
 800874c:	4650      	mov	r0, sl
 800874e:	b019      	add	sp, #100	@ 0x64
 8008750:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008754:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008756:	2b01      	cmp	r3, #1
 8008758:	f77f ae37 	ble.w	80083ca <_dtoa_r+0x7b2>
 800875c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800875e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008760:	2001      	movs	r0, #1
 8008762:	e655      	b.n	8008410 <_dtoa_r+0x7f8>
 8008764:	9b00      	ldr	r3, [sp, #0]
 8008766:	2b00      	cmp	r3, #0
 8008768:	f77f aed6 	ble.w	8008518 <_dtoa_r+0x900>
 800876c:	4656      	mov	r6, sl
 800876e:	4621      	mov	r1, r4
 8008770:	4648      	mov	r0, r9
 8008772:	f7ff f9c9 	bl	8007b08 <quorem>
 8008776:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800877a:	f806 8b01 	strb.w	r8, [r6], #1
 800877e:	9b00      	ldr	r3, [sp, #0]
 8008780:	eba6 020a 	sub.w	r2, r6, sl
 8008784:	4293      	cmp	r3, r2
 8008786:	ddb3      	ble.n	80086f0 <_dtoa_r+0xad8>
 8008788:	4649      	mov	r1, r9
 800878a:	2300      	movs	r3, #0
 800878c:	220a      	movs	r2, #10
 800878e:	4658      	mov	r0, fp
 8008790:	f000 fcb4 	bl	80090fc <__multadd>
 8008794:	4681      	mov	r9, r0
 8008796:	e7ea      	b.n	800876e <_dtoa_r+0xb56>
 8008798:	0800b468 	.word	0x0800b468
 800879c:	0800b3ec 	.word	0x0800b3ec

080087a0 <_free_r>:
 80087a0:	b538      	push	{r3, r4, r5, lr}
 80087a2:	4605      	mov	r5, r0
 80087a4:	2900      	cmp	r1, #0
 80087a6:	d041      	beq.n	800882c <_free_r+0x8c>
 80087a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80087ac:	1f0c      	subs	r4, r1, #4
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	bfb8      	it	lt
 80087b2:	18e4      	addlt	r4, r4, r3
 80087b4:	f000 fc34 	bl	8009020 <__malloc_lock>
 80087b8:	4a1d      	ldr	r2, [pc, #116]	@ (8008830 <_free_r+0x90>)
 80087ba:	6813      	ldr	r3, [r2, #0]
 80087bc:	b933      	cbnz	r3, 80087cc <_free_r+0x2c>
 80087be:	6063      	str	r3, [r4, #4]
 80087c0:	6014      	str	r4, [r2, #0]
 80087c2:	4628      	mov	r0, r5
 80087c4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80087c8:	f000 bc30 	b.w	800902c <__malloc_unlock>
 80087cc:	42a3      	cmp	r3, r4
 80087ce:	d908      	bls.n	80087e2 <_free_r+0x42>
 80087d0:	6820      	ldr	r0, [r4, #0]
 80087d2:	1821      	adds	r1, r4, r0
 80087d4:	428b      	cmp	r3, r1
 80087d6:	bf01      	itttt	eq
 80087d8:	6819      	ldreq	r1, [r3, #0]
 80087da:	685b      	ldreq	r3, [r3, #4]
 80087dc:	1809      	addeq	r1, r1, r0
 80087de:	6021      	streq	r1, [r4, #0]
 80087e0:	e7ed      	b.n	80087be <_free_r+0x1e>
 80087e2:	461a      	mov	r2, r3
 80087e4:	685b      	ldr	r3, [r3, #4]
 80087e6:	b10b      	cbz	r3, 80087ec <_free_r+0x4c>
 80087e8:	42a3      	cmp	r3, r4
 80087ea:	d9fa      	bls.n	80087e2 <_free_r+0x42>
 80087ec:	6811      	ldr	r1, [r2, #0]
 80087ee:	1850      	adds	r0, r2, r1
 80087f0:	42a0      	cmp	r0, r4
 80087f2:	d10b      	bne.n	800880c <_free_r+0x6c>
 80087f4:	6820      	ldr	r0, [r4, #0]
 80087f6:	4401      	add	r1, r0
 80087f8:	1850      	adds	r0, r2, r1
 80087fa:	4283      	cmp	r3, r0
 80087fc:	6011      	str	r1, [r2, #0]
 80087fe:	d1e0      	bne.n	80087c2 <_free_r+0x22>
 8008800:	6818      	ldr	r0, [r3, #0]
 8008802:	685b      	ldr	r3, [r3, #4]
 8008804:	6053      	str	r3, [r2, #4]
 8008806:	4408      	add	r0, r1
 8008808:	6010      	str	r0, [r2, #0]
 800880a:	e7da      	b.n	80087c2 <_free_r+0x22>
 800880c:	d902      	bls.n	8008814 <_free_r+0x74>
 800880e:	230c      	movs	r3, #12
 8008810:	602b      	str	r3, [r5, #0]
 8008812:	e7d6      	b.n	80087c2 <_free_r+0x22>
 8008814:	6820      	ldr	r0, [r4, #0]
 8008816:	1821      	adds	r1, r4, r0
 8008818:	428b      	cmp	r3, r1
 800881a:	bf04      	itt	eq
 800881c:	6819      	ldreq	r1, [r3, #0]
 800881e:	685b      	ldreq	r3, [r3, #4]
 8008820:	6063      	str	r3, [r4, #4]
 8008822:	bf04      	itt	eq
 8008824:	1809      	addeq	r1, r1, r0
 8008826:	6021      	streq	r1, [r4, #0]
 8008828:	6054      	str	r4, [r2, #4]
 800882a:	e7ca      	b.n	80087c2 <_free_r+0x22>
 800882c:	bd38      	pop	{r3, r4, r5, pc}
 800882e:	bf00      	nop
 8008830:	20003168 	.word	0x20003168

08008834 <rshift>:
 8008834:	6903      	ldr	r3, [r0, #16]
 8008836:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800883a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800883e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008842:	f100 0414 	add.w	r4, r0, #20
 8008846:	dd45      	ble.n	80088d4 <rshift+0xa0>
 8008848:	f011 011f 	ands.w	r1, r1, #31
 800884c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008850:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008854:	d10c      	bne.n	8008870 <rshift+0x3c>
 8008856:	f100 0710 	add.w	r7, r0, #16
 800885a:	4629      	mov	r1, r5
 800885c:	42b1      	cmp	r1, r6
 800885e:	d334      	bcc.n	80088ca <rshift+0x96>
 8008860:	1a9b      	subs	r3, r3, r2
 8008862:	009b      	lsls	r3, r3, #2
 8008864:	1eea      	subs	r2, r5, #3
 8008866:	4296      	cmp	r6, r2
 8008868:	bf38      	it	cc
 800886a:	2300      	movcc	r3, #0
 800886c:	4423      	add	r3, r4
 800886e:	e015      	b.n	800889c <rshift+0x68>
 8008870:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008874:	f1c1 0820 	rsb	r8, r1, #32
 8008878:	40cf      	lsrs	r7, r1
 800887a:	f105 0e04 	add.w	lr, r5, #4
 800887e:	46a1      	mov	r9, r4
 8008880:	4576      	cmp	r6, lr
 8008882:	46f4      	mov	ip, lr
 8008884:	d815      	bhi.n	80088b2 <rshift+0x7e>
 8008886:	1a9a      	subs	r2, r3, r2
 8008888:	0092      	lsls	r2, r2, #2
 800888a:	3a04      	subs	r2, #4
 800888c:	3501      	adds	r5, #1
 800888e:	42ae      	cmp	r6, r5
 8008890:	bf38      	it	cc
 8008892:	2200      	movcc	r2, #0
 8008894:	18a3      	adds	r3, r4, r2
 8008896:	50a7      	str	r7, [r4, r2]
 8008898:	b107      	cbz	r7, 800889c <rshift+0x68>
 800889a:	3304      	adds	r3, #4
 800889c:	1b1a      	subs	r2, r3, r4
 800889e:	42a3      	cmp	r3, r4
 80088a0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80088a4:	bf08      	it	eq
 80088a6:	2300      	moveq	r3, #0
 80088a8:	6102      	str	r2, [r0, #16]
 80088aa:	bf08      	it	eq
 80088ac:	6143      	streq	r3, [r0, #20]
 80088ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80088b2:	f8dc c000 	ldr.w	ip, [ip]
 80088b6:	fa0c fc08 	lsl.w	ip, ip, r8
 80088ba:	ea4c 0707 	orr.w	r7, ip, r7
 80088be:	f849 7b04 	str.w	r7, [r9], #4
 80088c2:	f85e 7b04 	ldr.w	r7, [lr], #4
 80088c6:	40cf      	lsrs	r7, r1
 80088c8:	e7da      	b.n	8008880 <rshift+0x4c>
 80088ca:	f851 cb04 	ldr.w	ip, [r1], #4
 80088ce:	f847 cf04 	str.w	ip, [r7, #4]!
 80088d2:	e7c3      	b.n	800885c <rshift+0x28>
 80088d4:	4623      	mov	r3, r4
 80088d6:	e7e1      	b.n	800889c <rshift+0x68>

080088d8 <__hexdig_fun>:
 80088d8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80088dc:	2b09      	cmp	r3, #9
 80088de:	d802      	bhi.n	80088e6 <__hexdig_fun+0xe>
 80088e0:	3820      	subs	r0, #32
 80088e2:	b2c0      	uxtb	r0, r0
 80088e4:	4770      	bx	lr
 80088e6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80088ea:	2b05      	cmp	r3, #5
 80088ec:	d801      	bhi.n	80088f2 <__hexdig_fun+0x1a>
 80088ee:	3847      	subs	r0, #71	@ 0x47
 80088f0:	e7f7      	b.n	80088e2 <__hexdig_fun+0xa>
 80088f2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80088f6:	2b05      	cmp	r3, #5
 80088f8:	d801      	bhi.n	80088fe <__hexdig_fun+0x26>
 80088fa:	3827      	subs	r0, #39	@ 0x27
 80088fc:	e7f1      	b.n	80088e2 <__hexdig_fun+0xa>
 80088fe:	2000      	movs	r0, #0
 8008900:	4770      	bx	lr
	...

08008904 <__gethex>:
 8008904:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008908:	b085      	sub	sp, #20
 800890a:	468a      	mov	sl, r1
 800890c:	9302      	str	r3, [sp, #8]
 800890e:	680b      	ldr	r3, [r1, #0]
 8008910:	9001      	str	r0, [sp, #4]
 8008912:	4690      	mov	r8, r2
 8008914:	1c9c      	adds	r4, r3, #2
 8008916:	46a1      	mov	r9, r4
 8008918:	f814 0b01 	ldrb.w	r0, [r4], #1
 800891c:	2830      	cmp	r0, #48	@ 0x30
 800891e:	d0fa      	beq.n	8008916 <__gethex+0x12>
 8008920:	eba9 0303 	sub.w	r3, r9, r3
 8008924:	f1a3 0b02 	sub.w	fp, r3, #2
 8008928:	f7ff ffd6 	bl	80088d8 <__hexdig_fun>
 800892c:	4605      	mov	r5, r0
 800892e:	2800      	cmp	r0, #0
 8008930:	d168      	bne.n	8008a04 <__gethex+0x100>
 8008932:	49a0      	ldr	r1, [pc, #640]	@ (8008bb4 <__gethex+0x2b0>)
 8008934:	2201      	movs	r2, #1
 8008936:	4648      	mov	r0, r9
 8008938:	f7ff f844 	bl	80079c4 <strncmp>
 800893c:	4607      	mov	r7, r0
 800893e:	2800      	cmp	r0, #0
 8008940:	d167      	bne.n	8008a12 <__gethex+0x10e>
 8008942:	f899 0001 	ldrb.w	r0, [r9, #1]
 8008946:	4626      	mov	r6, r4
 8008948:	f7ff ffc6 	bl	80088d8 <__hexdig_fun>
 800894c:	2800      	cmp	r0, #0
 800894e:	d062      	beq.n	8008a16 <__gethex+0x112>
 8008950:	4623      	mov	r3, r4
 8008952:	7818      	ldrb	r0, [r3, #0]
 8008954:	2830      	cmp	r0, #48	@ 0x30
 8008956:	4699      	mov	r9, r3
 8008958:	f103 0301 	add.w	r3, r3, #1
 800895c:	d0f9      	beq.n	8008952 <__gethex+0x4e>
 800895e:	f7ff ffbb 	bl	80088d8 <__hexdig_fun>
 8008962:	fab0 f580 	clz	r5, r0
 8008966:	096d      	lsrs	r5, r5, #5
 8008968:	f04f 0b01 	mov.w	fp, #1
 800896c:	464a      	mov	r2, r9
 800896e:	4616      	mov	r6, r2
 8008970:	3201      	adds	r2, #1
 8008972:	7830      	ldrb	r0, [r6, #0]
 8008974:	f7ff ffb0 	bl	80088d8 <__hexdig_fun>
 8008978:	2800      	cmp	r0, #0
 800897a:	d1f8      	bne.n	800896e <__gethex+0x6a>
 800897c:	498d      	ldr	r1, [pc, #564]	@ (8008bb4 <__gethex+0x2b0>)
 800897e:	2201      	movs	r2, #1
 8008980:	4630      	mov	r0, r6
 8008982:	f7ff f81f 	bl	80079c4 <strncmp>
 8008986:	2800      	cmp	r0, #0
 8008988:	d13f      	bne.n	8008a0a <__gethex+0x106>
 800898a:	b944      	cbnz	r4, 800899e <__gethex+0x9a>
 800898c:	1c74      	adds	r4, r6, #1
 800898e:	4622      	mov	r2, r4
 8008990:	4616      	mov	r6, r2
 8008992:	3201      	adds	r2, #1
 8008994:	7830      	ldrb	r0, [r6, #0]
 8008996:	f7ff ff9f 	bl	80088d8 <__hexdig_fun>
 800899a:	2800      	cmp	r0, #0
 800899c:	d1f8      	bne.n	8008990 <__gethex+0x8c>
 800899e:	1ba4      	subs	r4, r4, r6
 80089a0:	00a7      	lsls	r7, r4, #2
 80089a2:	7833      	ldrb	r3, [r6, #0]
 80089a4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80089a8:	2b50      	cmp	r3, #80	@ 0x50
 80089aa:	d13e      	bne.n	8008a2a <__gethex+0x126>
 80089ac:	7873      	ldrb	r3, [r6, #1]
 80089ae:	2b2b      	cmp	r3, #43	@ 0x2b
 80089b0:	d033      	beq.n	8008a1a <__gethex+0x116>
 80089b2:	2b2d      	cmp	r3, #45	@ 0x2d
 80089b4:	d034      	beq.n	8008a20 <__gethex+0x11c>
 80089b6:	1c71      	adds	r1, r6, #1
 80089b8:	2400      	movs	r4, #0
 80089ba:	7808      	ldrb	r0, [r1, #0]
 80089bc:	f7ff ff8c 	bl	80088d8 <__hexdig_fun>
 80089c0:	1e43      	subs	r3, r0, #1
 80089c2:	b2db      	uxtb	r3, r3
 80089c4:	2b18      	cmp	r3, #24
 80089c6:	d830      	bhi.n	8008a2a <__gethex+0x126>
 80089c8:	f1a0 0210 	sub.w	r2, r0, #16
 80089cc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80089d0:	f7ff ff82 	bl	80088d8 <__hexdig_fun>
 80089d4:	f100 3cff 	add.w	ip, r0, #4294967295
 80089d8:	fa5f fc8c 	uxtb.w	ip, ip
 80089dc:	f1bc 0f18 	cmp.w	ip, #24
 80089e0:	f04f 030a 	mov.w	r3, #10
 80089e4:	d91e      	bls.n	8008a24 <__gethex+0x120>
 80089e6:	b104      	cbz	r4, 80089ea <__gethex+0xe6>
 80089e8:	4252      	negs	r2, r2
 80089ea:	4417      	add	r7, r2
 80089ec:	f8ca 1000 	str.w	r1, [sl]
 80089f0:	b1ed      	cbz	r5, 8008a2e <__gethex+0x12a>
 80089f2:	f1bb 0f00 	cmp.w	fp, #0
 80089f6:	bf0c      	ite	eq
 80089f8:	2506      	moveq	r5, #6
 80089fa:	2500      	movne	r5, #0
 80089fc:	4628      	mov	r0, r5
 80089fe:	b005      	add	sp, #20
 8008a00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a04:	2500      	movs	r5, #0
 8008a06:	462c      	mov	r4, r5
 8008a08:	e7b0      	b.n	800896c <__gethex+0x68>
 8008a0a:	2c00      	cmp	r4, #0
 8008a0c:	d1c7      	bne.n	800899e <__gethex+0x9a>
 8008a0e:	4627      	mov	r7, r4
 8008a10:	e7c7      	b.n	80089a2 <__gethex+0x9e>
 8008a12:	464e      	mov	r6, r9
 8008a14:	462f      	mov	r7, r5
 8008a16:	2501      	movs	r5, #1
 8008a18:	e7c3      	b.n	80089a2 <__gethex+0x9e>
 8008a1a:	2400      	movs	r4, #0
 8008a1c:	1cb1      	adds	r1, r6, #2
 8008a1e:	e7cc      	b.n	80089ba <__gethex+0xb6>
 8008a20:	2401      	movs	r4, #1
 8008a22:	e7fb      	b.n	8008a1c <__gethex+0x118>
 8008a24:	fb03 0002 	mla	r0, r3, r2, r0
 8008a28:	e7ce      	b.n	80089c8 <__gethex+0xc4>
 8008a2a:	4631      	mov	r1, r6
 8008a2c:	e7de      	b.n	80089ec <__gethex+0xe8>
 8008a2e:	eba6 0309 	sub.w	r3, r6, r9
 8008a32:	3b01      	subs	r3, #1
 8008a34:	4629      	mov	r1, r5
 8008a36:	2b07      	cmp	r3, #7
 8008a38:	dc0a      	bgt.n	8008a50 <__gethex+0x14c>
 8008a3a:	9801      	ldr	r0, [sp, #4]
 8008a3c:	f000 fafc 	bl	8009038 <_Balloc>
 8008a40:	4604      	mov	r4, r0
 8008a42:	b940      	cbnz	r0, 8008a56 <__gethex+0x152>
 8008a44:	4b5c      	ldr	r3, [pc, #368]	@ (8008bb8 <__gethex+0x2b4>)
 8008a46:	4602      	mov	r2, r0
 8008a48:	21e4      	movs	r1, #228	@ 0xe4
 8008a4a:	485c      	ldr	r0, [pc, #368]	@ (8008bbc <__gethex+0x2b8>)
 8008a4c:	f001 f9e0 	bl	8009e10 <__assert_func>
 8008a50:	3101      	adds	r1, #1
 8008a52:	105b      	asrs	r3, r3, #1
 8008a54:	e7ef      	b.n	8008a36 <__gethex+0x132>
 8008a56:	f100 0a14 	add.w	sl, r0, #20
 8008a5a:	2300      	movs	r3, #0
 8008a5c:	4655      	mov	r5, sl
 8008a5e:	469b      	mov	fp, r3
 8008a60:	45b1      	cmp	r9, r6
 8008a62:	d337      	bcc.n	8008ad4 <__gethex+0x1d0>
 8008a64:	f845 bb04 	str.w	fp, [r5], #4
 8008a68:	eba5 050a 	sub.w	r5, r5, sl
 8008a6c:	10ad      	asrs	r5, r5, #2
 8008a6e:	6125      	str	r5, [r4, #16]
 8008a70:	4658      	mov	r0, fp
 8008a72:	f000 fbd3 	bl	800921c <__hi0bits>
 8008a76:	016d      	lsls	r5, r5, #5
 8008a78:	f8d8 6000 	ldr.w	r6, [r8]
 8008a7c:	1a2d      	subs	r5, r5, r0
 8008a7e:	42b5      	cmp	r5, r6
 8008a80:	dd54      	ble.n	8008b2c <__gethex+0x228>
 8008a82:	1bad      	subs	r5, r5, r6
 8008a84:	4629      	mov	r1, r5
 8008a86:	4620      	mov	r0, r4
 8008a88:	f000 ff67 	bl	800995a <__any_on>
 8008a8c:	4681      	mov	r9, r0
 8008a8e:	b178      	cbz	r0, 8008ab0 <__gethex+0x1ac>
 8008a90:	1e6b      	subs	r3, r5, #1
 8008a92:	1159      	asrs	r1, r3, #5
 8008a94:	f003 021f 	and.w	r2, r3, #31
 8008a98:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8008a9c:	f04f 0901 	mov.w	r9, #1
 8008aa0:	fa09 f202 	lsl.w	r2, r9, r2
 8008aa4:	420a      	tst	r2, r1
 8008aa6:	d003      	beq.n	8008ab0 <__gethex+0x1ac>
 8008aa8:	454b      	cmp	r3, r9
 8008aaa:	dc36      	bgt.n	8008b1a <__gethex+0x216>
 8008aac:	f04f 0902 	mov.w	r9, #2
 8008ab0:	4629      	mov	r1, r5
 8008ab2:	4620      	mov	r0, r4
 8008ab4:	f7ff febe 	bl	8008834 <rshift>
 8008ab8:	442f      	add	r7, r5
 8008aba:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008abe:	42bb      	cmp	r3, r7
 8008ac0:	da42      	bge.n	8008b48 <__gethex+0x244>
 8008ac2:	9801      	ldr	r0, [sp, #4]
 8008ac4:	4621      	mov	r1, r4
 8008ac6:	f000 faf7 	bl	80090b8 <_Bfree>
 8008aca:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008acc:	2300      	movs	r3, #0
 8008ace:	6013      	str	r3, [r2, #0]
 8008ad0:	25a3      	movs	r5, #163	@ 0xa3
 8008ad2:	e793      	b.n	80089fc <__gethex+0xf8>
 8008ad4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8008ad8:	2a2e      	cmp	r2, #46	@ 0x2e
 8008ada:	d012      	beq.n	8008b02 <__gethex+0x1fe>
 8008adc:	2b20      	cmp	r3, #32
 8008ade:	d104      	bne.n	8008aea <__gethex+0x1e6>
 8008ae0:	f845 bb04 	str.w	fp, [r5], #4
 8008ae4:	f04f 0b00 	mov.w	fp, #0
 8008ae8:	465b      	mov	r3, fp
 8008aea:	7830      	ldrb	r0, [r6, #0]
 8008aec:	9303      	str	r3, [sp, #12]
 8008aee:	f7ff fef3 	bl	80088d8 <__hexdig_fun>
 8008af2:	9b03      	ldr	r3, [sp, #12]
 8008af4:	f000 000f 	and.w	r0, r0, #15
 8008af8:	4098      	lsls	r0, r3
 8008afa:	ea4b 0b00 	orr.w	fp, fp, r0
 8008afe:	3304      	adds	r3, #4
 8008b00:	e7ae      	b.n	8008a60 <__gethex+0x15c>
 8008b02:	45b1      	cmp	r9, r6
 8008b04:	d8ea      	bhi.n	8008adc <__gethex+0x1d8>
 8008b06:	492b      	ldr	r1, [pc, #172]	@ (8008bb4 <__gethex+0x2b0>)
 8008b08:	9303      	str	r3, [sp, #12]
 8008b0a:	2201      	movs	r2, #1
 8008b0c:	4630      	mov	r0, r6
 8008b0e:	f7fe ff59 	bl	80079c4 <strncmp>
 8008b12:	9b03      	ldr	r3, [sp, #12]
 8008b14:	2800      	cmp	r0, #0
 8008b16:	d1e1      	bne.n	8008adc <__gethex+0x1d8>
 8008b18:	e7a2      	b.n	8008a60 <__gethex+0x15c>
 8008b1a:	1ea9      	subs	r1, r5, #2
 8008b1c:	4620      	mov	r0, r4
 8008b1e:	f000 ff1c 	bl	800995a <__any_on>
 8008b22:	2800      	cmp	r0, #0
 8008b24:	d0c2      	beq.n	8008aac <__gethex+0x1a8>
 8008b26:	f04f 0903 	mov.w	r9, #3
 8008b2a:	e7c1      	b.n	8008ab0 <__gethex+0x1ac>
 8008b2c:	da09      	bge.n	8008b42 <__gethex+0x23e>
 8008b2e:	1b75      	subs	r5, r6, r5
 8008b30:	4621      	mov	r1, r4
 8008b32:	9801      	ldr	r0, [sp, #4]
 8008b34:	462a      	mov	r2, r5
 8008b36:	f000 fcd7 	bl	80094e8 <__lshift>
 8008b3a:	1b7f      	subs	r7, r7, r5
 8008b3c:	4604      	mov	r4, r0
 8008b3e:	f100 0a14 	add.w	sl, r0, #20
 8008b42:	f04f 0900 	mov.w	r9, #0
 8008b46:	e7b8      	b.n	8008aba <__gethex+0x1b6>
 8008b48:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008b4c:	42bd      	cmp	r5, r7
 8008b4e:	dd6f      	ble.n	8008c30 <__gethex+0x32c>
 8008b50:	1bed      	subs	r5, r5, r7
 8008b52:	42ae      	cmp	r6, r5
 8008b54:	dc34      	bgt.n	8008bc0 <__gethex+0x2bc>
 8008b56:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008b5a:	2b02      	cmp	r3, #2
 8008b5c:	d022      	beq.n	8008ba4 <__gethex+0x2a0>
 8008b5e:	2b03      	cmp	r3, #3
 8008b60:	d024      	beq.n	8008bac <__gethex+0x2a8>
 8008b62:	2b01      	cmp	r3, #1
 8008b64:	d115      	bne.n	8008b92 <__gethex+0x28e>
 8008b66:	42ae      	cmp	r6, r5
 8008b68:	d113      	bne.n	8008b92 <__gethex+0x28e>
 8008b6a:	2e01      	cmp	r6, #1
 8008b6c:	d10b      	bne.n	8008b86 <__gethex+0x282>
 8008b6e:	9a02      	ldr	r2, [sp, #8]
 8008b70:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008b74:	6013      	str	r3, [r2, #0]
 8008b76:	2301      	movs	r3, #1
 8008b78:	6123      	str	r3, [r4, #16]
 8008b7a:	f8ca 3000 	str.w	r3, [sl]
 8008b7e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008b80:	2562      	movs	r5, #98	@ 0x62
 8008b82:	601c      	str	r4, [r3, #0]
 8008b84:	e73a      	b.n	80089fc <__gethex+0xf8>
 8008b86:	1e71      	subs	r1, r6, #1
 8008b88:	4620      	mov	r0, r4
 8008b8a:	f000 fee6 	bl	800995a <__any_on>
 8008b8e:	2800      	cmp	r0, #0
 8008b90:	d1ed      	bne.n	8008b6e <__gethex+0x26a>
 8008b92:	9801      	ldr	r0, [sp, #4]
 8008b94:	4621      	mov	r1, r4
 8008b96:	f000 fa8f 	bl	80090b8 <_Bfree>
 8008b9a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008b9c:	2300      	movs	r3, #0
 8008b9e:	6013      	str	r3, [r2, #0]
 8008ba0:	2550      	movs	r5, #80	@ 0x50
 8008ba2:	e72b      	b.n	80089fc <__gethex+0xf8>
 8008ba4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d1f3      	bne.n	8008b92 <__gethex+0x28e>
 8008baa:	e7e0      	b.n	8008b6e <__gethex+0x26a>
 8008bac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d1dd      	bne.n	8008b6e <__gethex+0x26a>
 8008bb2:	e7ee      	b.n	8008b92 <__gethex+0x28e>
 8008bb4:	0800b358 	.word	0x0800b358
 8008bb8:	0800b468 	.word	0x0800b468
 8008bbc:	0800b479 	.word	0x0800b479
 8008bc0:	1e6f      	subs	r7, r5, #1
 8008bc2:	f1b9 0f00 	cmp.w	r9, #0
 8008bc6:	d130      	bne.n	8008c2a <__gethex+0x326>
 8008bc8:	b127      	cbz	r7, 8008bd4 <__gethex+0x2d0>
 8008bca:	4639      	mov	r1, r7
 8008bcc:	4620      	mov	r0, r4
 8008bce:	f000 fec4 	bl	800995a <__any_on>
 8008bd2:	4681      	mov	r9, r0
 8008bd4:	117a      	asrs	r2, r7, #5
 8008bd6:	2301      	movs	r3, #1
 8008bd8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8008bdc:	f007 071f 	and.w	r7, r7, #31
 8008be0:	40bb      	lsls	r3, r7
 8008be2:	4213      	tst	r3, r2
 8008be4:	4629      	mov	r1, r5
 8008be6:	4620      	mov	r0, r4
 8008be8:	bf18      	it	ne
 8008bea:	f049 0902 	orrne.w	r9, r9, #2
 8008bee:	f7ff fe21 	bl	8008834 <rshift>
 8008bf2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8008bf6:	1b76      	subs	r6, r6, r5
 8008bf8:	2502      	movs	r5, #2
 8008bfa:	f1b9 0f00 	cmp.w	r9, #0
 8008bfe:	d047      	beq.n	8008c90 <__gethex+0x38c>
 8008c00:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008c04:	2b02      	cmp	r3, #2
 8008c06:	d015      	beq.n	8008c34 <__gethex+0x330>
 8008c08:	2b03      	cmp	r3, #3
 8008c0a:	d017      	beq.n	8008c3c <__gethex+0x338>
 8008c0c:	2b01      	cmp	r3, #1
 8008c0e:	d109      	bne.n	8008c24 <__gethex+0x320>
 8008c10:	f019 0f02 	tst.w	r9, #2
 8008c14:	d006      	beq.n	8008c24 <__gethex+0x320>
 8008c16:	f8da 3000 	ldr.w	r3, [sl]
 8008c1a:	ea49 0903 	orr.w	r9, r9, r3
 8008c1e:	f019 0f01 	tst.w	r9, #1
 8008c22:	d10e      	bne.n	8008c42 <__gethex+0x33e>
 8008c24:	f045 0510 	orr.w	r5, r5, #16
 8008c28:	e032      	b.n	8008c90 <__gethex+0x38c>
 8008c2a:	f04f 0901 	mov.w	r9, #1
 8008c2e:	e7d1      	b.n	8008bd4 <__gethex+0x2d0>
 8008c30:	2501      	movs	r5, #1
 8008c32:	e7e2      	b.n	8008bfa <__gethex+0x2f6>
 8008c34:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008c36:	f1c3 0301 	rsb	r3, r3, #1
 8008c3a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008c3c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d0f0      	beq.n	8008c24 <__gethex+0x320>
 8008c42:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008c46:	f104 0314 	add.w	r3, r4, #20
 8008c4a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008c4e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008c52:	f04f 0c00 	mov.w	ip, #0
 8008c56:	4618      	mov	r0, r3
 8008c58:	f853 2b04 	ldr.w	r2, [r3], #4
 8008c5c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008c60:	d01b      	beq.n	8008c9a <__gethex+0x396>
 8008c62:	3201      	adds	r2, #1
 8008c64:	6002      	str	r2, [r0, #0]
 8008c66:	2d02      	cmp	r5, #2
 8008c68:	f104 0314 	add.w	r3, r4, #20
 8008c6c:	d13c      	bne.n	8008ce8 <__gethex+0x3e4>
 8008c6e:	f8d8 2000 	ldr.w	r2, [r8]
 8008c72:	3a01      	subs	r2, #1
 8008c74:	42b2      	cmp	r2, r6
 8008c76:	d109      	bne.n	8008c8c <__gethex+0x388>
 8008c78:	1171      	asrs	r1, r6, #5
 8008c7a:	2201      	movs	r2, #1
 8008c7c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008c80:	f006 061f 	and.w	r6, r6, #31
 8008c84:	fa02 f606 	lsl.w	r6, r2, r6
 8008c88:	421e      	tst	r6, r3
 8008c8a:	d13a      	bne.n	8008d02 <__gethex+0x3fe>
 8008c8c:	f045 0520 	orr.w	r5, r5, #32
 8008c90:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008c92:	601c      	str	r4, [r3, #0]
 8008c94:	9b02      	ldr	r3, [sp, #8]
 8008c96:	601f      	str	r7, [r3, #0]
 8008c98:	e6b0      	b.n	80089fc <__gethex+0xf8>
 8008c9a:	4299      	cmp	r1, r3
 8008c9c:	f843 cc04 	str.w	ip, [r3, #-4]
 8008ca0:	d8d9      	bhi.n	8008c56 <__gethex+0x352>
 8008ca2:	68a3      	ldr	r3, [r4, #8]
 8008ca4:	459b      	cmp	fp, r3
 8008ca6:	db17      	blt.n	8008cd8 <__gethex+0x3d4>
 8008ca8:	6861      	ldr	r1, [r4, #4]
 8008caa:	9801      	ldr	r0, [sp, #4]
 8008cac:	3101      	adds	r1, #1
 8008cae:	f000 f9c3 	bl	8009038 <_Balloc>
 8008cb2:	4681      	mov	r9, r0
 8008cb4:	b918      	cbnz	r0, 8008cbe <__gethex+0x3ba>
 8008cb6:	4b1a      	ldr	r3, [pc, #104]	@ (8008d20 <__gethex+0x41c>)
 8008cb8:	4602      	mov	r2, r0
 8008cba:	2184      	movs	r1, #132	@ 0x84
 8008cbc:	e6c5      	b.n	8008a4a <__gethex+0x146>
 8008cbe:	6922      	ldr	r2, [r4, #16]
 8008cc0:	3202      	adds	r2, #2
 8008cc2:	f104 010c 	add.w	r1, r4, #12
 8008cc6:	0092      	lsls	r2, r2, #2
 8008cc8:	300c      	adds	r0, #12
 8008cca:	f7fe ff04 	bl	8007ad6 <memcpy>
 8008cce:	4621      	mov	r1, r4
 8008cd0:	9801      	ldr	r0, [sp, #4]
 8008cd2:	f000 f9f1 	bl	80090b8 <_Bfree>
 8008cd6:	464c      	mov	r4, r9
 8008cd8:	6923      	ldr	r3, [r4, #16]
 8008cda:	1c5a      	adds	r2, r3, #1
 8008cdc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008ce0:	6122      	str	r2, [r4, #16]
 8008ce2:	2201      	movs	r2, #1
 8008ce4:	615a      	str	r2, [r3, #20]
 8008ce6:	e7be      	b.n	8008c66 <__gethex+0x362>
 8008ce8:	6922      	ldr	r2, [r4, #16]
 8008cea:	455a      	cmp	r2, fp
 8008cec:	dd0b      	ble.n	8008d06 <__gethex+0x402>
 8008cee:	2101      	movs	r1, #1
 8008cf0:	4620      	mov	r0, r4
 8008cf2:	f7ff fd9f 	bl	8008834 <rshift>
 8008cf6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008cfa:	3701      	adds	r7, #1
 8008cfc:	42bb      	cmp	r3, r7
 8008cfe:	f6ff aee0 	blt.w	8008ac2 <__gethex+0x1be>
 8008d02:	2501      	movs	r5, #1
 8008d04:	e7c2      	b.n	8008c8c <__gethex+0x388>
 8008d06:	f016 061f 	ands.w	r6, r6, #31
 8008d0a:	d0fa      	beq.n	8008d02 <__gethex+0x3fe>
 8008d0c:	4453      	add	r3, sl
 8008d0e:	f1c6 0620 	rsb	r6, r6, #32
 8008d12:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8008d16:	f000 fa81 	bl	800921c <__hi0bits>
 8008d1a:	42b0      	cmp	r0, r6
 8008d1c:	dbe7      	blt.n	8008cee <__gethex+0x3ea>
 8008d1e:	e7f0      	b.n	8008d02 <__gethex+0x3fe>
 8008d20:	0800b468 	.word	0x0800b468

08008d24 <L_shift>:
 8008d24:	f1c2 0208 	rsb	r2, r2, #8
 8008d28:	0092      	lsls	r2, r2, #2
 8008d2a:	b570      	push	{r4, r5, r6, lr}
 8008d2c:	f1c2 0620 	rsb	r6, r2, #32
 8008d30:	6843      	ldr	r3, [r0, #4]
 8008d32:	6804      	ldr	r4, [r0, #0]
 8008d34:	fa03 f506 	lsl.w	r5, r3, r6
 8008d38:	432c      	orrs	r4, r5
 8008d3a:	40d3      	lsrs	r3, r2
 8008d3c:	6004      	str	r4, [r0, #0]
 8008d3e:	f840 3f04 	str.w	r3, [r0, #4]!
 8008d42:	4288      	cmp	r0, r1
 8008d44:	d3f4      	bcc.n	8008d30 <L_shift+0xc>
 8008d46:	bd70      	pop	{r4, r5, r6, pc}

08008d48 <__match>:
 8008d48:	b530      	push	{r4, r5, lr}
 8008d4a:	6803      	ldr	r3, [r0, #0]
 8008d4c:	3301      	adds	r3, #1
 8008d4e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008d52:	b914      	cbnz	r4, 8008d5a <__match+0x12>
 8008d54:	6003      	str	r3, [r0, #0]
 8008d56:	2001      	movs	r0, #1
 8008d58:	bd30      	pop	{r4, r5, pc}
 8008d5a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008d5e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8008d62:	2d19      	cmp	r5, #25
 8008d64:	bf98      	it	ls
 8008d66:	3220      	addls	r2, #32
 8008d68:	42a2      	cmp	r2, r4
 8008d6a:	d0f0      	beq.n	8008d4e <__match+0x6>
 8008d6c:	2000      	movs	r0, #0
 8008d6e:	e7f3      	b.n	8008d58 <__match+0x10>

08008d70 <__hexnan>:
 8008d70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d74:	680b      	ldr	r3, [r1, #0]
 8008d76:	6801      	ldr	r1, [r0, #0]
 8008d78:	115e      	asrs	r6, r3, #5
 8008d7a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008d7e:	f013 031f 	ands.w	r3, r3, #31
 8008d82:	b087      	sub	sp, #28
 8008d84:	bf18      	it	ne
 8008d86:	3604      	addne	r6, #4
 8008d88:	2500      	movs	r5, #0
 8008d8a:	1f37      	subs	r7, r6, #4
 8008d8c:	4682      	mov	sl, r0
 8008d8e:	4690      	mov	r8, r2
 8008d90:	9301      	str	r3, [sp, #4]
 8008d92:	f846 5c04 	str.w	r5, [r6, #-4]
 8008d96:	46b9      	mov	r9, r7
 8008d98:	463c      	mov	r4, r7
 8008d9a:	9502      	str	r5, [sp, #8]
 8008d9c:	46ab      	mov	fp, r5
 8008d9e:	784a      	ldrb	r2, [r1, #1]
 8008da0:	1c4b      	adds	r3, r1, #1
 8008da2:	9303      	str	r3, [sp, #12]
 8008da4:	b342      	cbz	r2, 8008df8 <__hexnan+0x88>
 8008da6:	4610      	mov	r0, r2
 8008da8:	9105      	str	r1, [sp, #20]
 8008daa:	9204      	str	r2, [sp, #16]
 8008dac:	f7ff fd94 	bl	80088d8 <__hexdig_fun>
 8008db0:	2800      	cmp	r0, #0
 8008db2:	d151      	bne.n	8008e58 <__hexnan+0xe8>
 8008db4:	9a04      	ldr	r2, [sp, #16]
 8008db6:	9905      	ldr	r1, [sp, #20]
 8008db8:	2a20      	cmp	r2, #32
 8008dba:	d818      	bhi.n	8008dee <__hexnan+0x7e>
 8008dbc:	9b02      	ldr	r3, [sp, #8]
 8008dbe:	459b      	cmp	fp, r3
 8008dc0:	dd13      	ble.n	8008dea <__hexnan+0x7a>
 8008dc2:	454c      	cmp	r4, r9
 8008dc4:	d206      	bcs.n	8008dd4 <__hexnan+0x64>
 8008dc6:	2d07      	cmp	r5, #7
 8008dc8:	dc04      	bgt.n	8008dd4 <__hexnan+0x64>
 8008dca:	462a      	mov	r2, r5
 8008dcc:	4649      	mov	r1, r9
 8008dce:	4620      	mov	r0, r4
 8008dd0:	f7ff ffa8 	bl	8008d24 <L_shift>
 8008dd4:	4544      	cmp	r4, r8
 8008dd6:	d952      	bls.n	8008e7e <__hexnan+0x10e>
 8008dd8:	2300      	movs	r3, #0
 8008dda:	f1a4 0904 	sub.w	r9, r4, #4
 8008dde:	f844 3c04 	str.w	r3, [r4, #-4]
 8008de2:	f8cd b008 	str.w	fp, [sp, #8]
 8008de6:	464c      	mov	r4, r9
 8008de8:	461d      	mov	r5, r3
 8008dea:	9903      	ldr	r1, [sp, #12]
 8008dec:	e7d7      	b.n	8008d9e <__hexnan+0x2e>
 8008dee:	2a29      	cmp	r2, #41	@ 0x29
 8008df0:	d157      	bne.n	8008ea2 <__hexnan+0x132>
 8008df2:	3102      	adds	r1, #2
 8008df4:	f8ca 1000 	str.w	r1, [sl]
 8008df8:	f1bb 0f00 	cmp.w	fp, #0
 8008dfc:	d051      	beq.n	8008ea2 <__hexnan+0x132>
 8008dfe:	454c      	cmp	r4, r9
 8008e00:	d206      	bcs.n	8008e10 <__hexnan+0xa0>
 8008e02:	2d07      	cmp	r5, #7
 8008e04:	dc04      	bgt.n	8008e10 <__hexnan+0xa0>
 8008e06:	462a      	mov	r2, r5
 8008e08:	4649      	mov	r1, r9
 8008e0a:	4620      	mov	r0, r4
 8008e0c:	f7ff ff8a 	bl	8008d24 <L_shift>
 8008e10:	4544      	cmp	r4, r8
 8008e12:	d936      	bls.n	8008e82 <__hexnan+0x112>
 8008e14:	f1a8 0204 	sub.w	r2, r8, #4
 8008e18:	4623      	mov	r3, r4
 8008e1a:	f853 1b04 	ldr.w	r1, [r3], #4
 8008e1e:	f842 1f04 	str.w	r1, [r2, #4]!
 8008e22:	429f      	cmp	r7, r3
 8008e24:	d2f9      	bcs.n	8008e1a <__hexnan+0xaa>
 8008e26:	1b3b      	subs	r3, r7, r4
 8008e28:	f023 0303 	bic.w	r3, r3, #3
 8008e2c:	3304      	adds	r3, #4
 8008e2e:	3401      	adds	r4, #1
 8008e30:	3e03      	subs	r6, #3
 8008e32:	42b4      	cmp	r4, r6
 8008e34:	bf88      	it	hi
 8008e36:	2304      	movhi	r3, #4
 8008e38:	4443      	add	r3, r8
 8008e3a:	2200      	movs	r2, #0
 8008e3c:	f843 2b04 	str.w	r2, [r3], #4
 8008e40:	429f      	cmp	r7, r3
 8008e42:	d2fb      	bcs.n	8008e3c <__hexnan+0xcc>
 8008e44:	683b      	ldr	r3, [r7, #0]
 8008e46:	b91b      	cbnz	r3, 8008e50 <__hexnan+0xe0>
 8008e48:	4547      	cmp	r7, r8
 8008e4a:	d128      	bne.n	8008e9e <__hexnan+0x12e>
 8008e4c:	2301      	movs	r3, #1
 8008e4e:	603b      	str	r3, [r7, #0]
 8008e50:	2005      	movs	r0, #5
 8008e52:	b007      	add	sp, #28
 8008e54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e58:	3501      	adds	r5, #1
 8008e5a:	2d08      	cmp	r5, #8
 8008e5c:	f10b 0b01 	add.w	fp, fp, #1
 8008e60:	dd06      	ble.n	8008e70 <__hexnan+0x100>
 8008e62:	4544      	cmp	r4, r8
 8008e64:	d9c1      	bls.n	8008dea <__hexnan+0x7a>
 8008e66:	2300      	movs	r3, #0
 8008e68:	f844 3c04 	str.w	r3, [r4, #-4]
 8008e6c:	2501      	movs	r5, #1
 8008e6e:	3c04      	subs	r4, #4
 8008e70:	6822      	ldr	r2, [r4, #0]
 8008e72:	f000 000f 	and.w	r0, r0, #15
 8008e76:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8008e7a:	6020      	str	r0, [r4, #0]
 8008e7c:	e7b5      	b.n	8008dea <__hexnan+0x7a>
 8008e7e:	2508      	movs	r5, #8
 8008e80:	e7b3      	b.n	8008dea <__hexnan+0x7a>
 8008e82:	9b01      	ldr	r3, [sp, #4]
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d0dd      	beq.n	8008e44 <__hexnan+0xd4>
 8008e88:	f1c3 0320 	rsb	r3, r3, #32
 8008e8c:	f04f 32ff 	mov.w	r2, #4294967295
 8008e90:	40da      	lsrs	r2, r3
 8008e92:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8008e96:	4013      	ands	r3, r2
 8008e98:	f846 3c04 	str.w	r3, [r6, #-4]
 8008e9c:	e7d2      	b.n	8008e44 <__hexnan+0xd4>
 8008e9e:	3f04      	subs	r7, #4
 8008ea0:	e7d0      	b.n	8008e44 <__hexnan+0xd4>
 8008ea2:	2004      	movs	r0, #4
 8008ea4:	e7d5      	b.n	8008e52 <__hexnan+0xe2>
	...

08008ea8 <malloc>:
 8008ea8:	4b02      	ldr	r3, [pc, #8]	@ (8008eb4 <malloc+0xc>)
 8008eaa:	4601      	mov	r1, r0
 8008eac:	6818      	ldr	r0, [r3, #0]
 8008eae:	f000 b825 	b.w	8008efc <_malloc_r>
 8008eb2:	bf00      	nop
 8008eb4:	20000190 	.word	0x20000190

08008eb8 <sbrk_aligned>:
 8008eb8:	b570      	push	{r4, r5, r6, lr}
 8008eba:	4e0f      	ldr	r6, [pc, #60]	@ (8008ef8 <sbrk_aligned+0x40>)
 8008ebc:	460c      	mov	r4, r1
 8008ebe:	6831      	ldr	r1, [r6, #0]
 8008ec0:	4605      	mov	r5, r0
 8008ec2:	b911      	cbnz	r1, 8008eca <sbrk_aligned+0x12>
 8008ec4:	f000 ff94 	bl	8009df0 <_sbrk_r>
 8008ec8:	6030      	str	r0, [r6, #0]
 8008eca:	4621      	mov	r1, r4
 8008ecc:	4628      	mov	r0, r5
 8008ece:	f000 ff8f 	bl	8009df0 <_sbrk_r>
 8008ed2:	1c43      	adds	r3, r0, #1
 8008ed4:	d103      	bne.n	8008ede <sbrk_aligned+0x26>
 8008ed6:	f04f 34ff 	mov.w	r4, #4294967295
 8008eda:	4620      	mov	r0, r4
 8008edc:	bd70      	pop	{r4, r5, r6, pc}
 8008ede:	1cc4      	adds	r4, r0, #3
 8008ee0:	f024 0403 	bic.w	r4, r4, #3
 8008ee4:	42a0      	cmp	r0, r4
 8008ee6:	d0f8      	beq.n	8008eda <sbrk_aligned+0x22>
 8008ee8:	1a21      	subs	r1, r4, r0
 8008eea:	4628      	mov	r0, r5
 8008eec:	f000 ff80 	bl	8009df0 <_sbrk_r>
 8008ef0:	3001      	adds	r0, #1
 8008ef2:	d1f2      	bne.n	8008eda <sbrk_aligned+0x22>
 8008ef4:	e7ef      	b.n	8008ed6 <sbrk_aligned+0x1e>
 8008ef6:	bf00      	nop
 8008ef8:	20003164 	.word	0x20003164

08008efc <_malloc_r>:
 8008efc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008f00:	1ccd      	adds	r5, r1, #3
 8008f02:	f025 0503 	bic.w	r5, r5, #3
 8008f06:	3508      	adds	r5, #8
 8008f08:	2d0c      	cmp	r5, #12
 8008f0a:	bf38      	it	cc
 8008f0c:	250c      	movcc	r5, #12
 8008f0e:	2d00      	cmp	r5, #0
 8008f10:	4606      	mov	r6, r0
 8008f12:	db01      	blt.n	8008f18 <_malloc_r+0x1c>
 8008f14:	42a9      	cmp	r1, r5
 8008f16:	d904      	bls.n	8008f22 <_malloc_r+0x26>
 8008f18:	230c      	movs	r3, #12
 8008f1a:	6033      	str	r3, [r6, #0]
 8008f1c:	2000      	movs	r0, #0
 8008f1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008f22:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008ff8 <_malloc_r+0xfc>
 8008f26:	f000 f87b 	bl	8009020 <__malloc_lock>
 8008f2a:	f8d8 3000 	ldr.w	r3, [r8]
 8008f2e:	461c      	mov	r4, r3
 8008f30:	bb44      	cbnz	r4, 8008f84 <_malloc_r+0x88>
 8008f32:	4629      	mov	r1, r5
 8008f34:	4630      	mov	r0, r6
 8008f36:	f7ff ffbf 	bl	8008eb8 <sbrk_aligned>
 8008f3a:	1c43      	adds	r3, r0, #1
 8008f3c:	4604      	mov	r4, r0
 8008f3e:	d158      	bne.n	8008ff2 <_malloc_r+0xf6>
 8008f40:	f8d8 4000 	ldr.w	r4, [r8]
 8008f44:	4627      	mov	r7, r4
 8008f46:	2f00      	cmp	r7, #0
 8008f48:	d143      	bne.n	8008fd2 <_malloc_r+0xd6>
 8008f4a:	2c00      	cmp	r4, #0
 8008f4c:	d04b      	beq.n	8008fe6 <_malloc_r+0xea>
 8008f4e:	6823      	ldr	r3, [r4, #0]
 8008f50:	4639      	mov	r1, r7
 8008f52:	4630      	mov	r0, r6
 8008f54:	eb04 0903 	add.w	r9, r4, r3
 8008f58:	f000 ff4a 	bl	8009df0 <_sbrk_r>
 8008f5c:	4581      	cmp	r9, r0
 8008f5e:	d142      	bne.n	8008fe6 <_malloc_r+0xea>
 8008f60:	6821      	ldr	r1, [r4, #0]
 8008f62:	1a6d      	subs	r5, r5, r1
 8008f64:	4629      	mov	r1, r5
 8008f66:	4630      	mov	r0, r6
 8008f68:	f7ff ffa6 	bl	8008eb8 <sbrk_aligned>
 8008f6c:	3001      	adds	r0, #1
 8008f6e:	d03a      	beq.n	8008fe6 <_malloc_r+0xea>
 8008f70:	6823      	ldr	r3, [r4, #0]
 8008f72:	442b      	add	r3, r5
 8008f74:	6023      	str	r3, [r4, #0]
 8008f76:	f8d8 3000 	ldr.w	r3, [r8]
 8008f7a:	685a      	ldr	r2, [r3, #4]
 8008f7c:	bb62      	cbnz	r2, 8008fd8 <_malloc_r+0xdc>
 8008f7e:	f8c8 7000 	str.w	r7, [r8]
 8008f82:	e00f      	b.n	8008fa4 <_malloc_r+0xa8>
 8008f84:	6822      	ldr	r2, [r4, #0]
 8008f86:	1b52      	subs	r2, r2, r5
 8008f88:	d420      	bmi.n	8008fcc <_malloc_r+0xd0>
 8008f8a:	2a0b      	cmp	r2, #11
 8008f8c:	d917      	bls.n	8008fbe <_malloc_r+0xc2>
 8008f8e:	1961      	adds	r1, r4, r5
 8008f90:	42a3      	cmp	r3, r4
 8008f92:	6025      	str	r5, [r4, #0]
 8008f94:	bf18      	it	ne
 8008f96:	6059      	strne	r1, [r3, #4]
 8008f98:	6863      	ldr	r3, [r4, #4]
 8008f9a:	bf08      	it	eq
 8008f9c:	f8c8 1000 	streq.w	r1, [r8]
 8008fa0:	5162      	str	r2, [r4, r5]
 8008fa2:	604b      	str	r3, [r1, #4]
 8008fa4:	4630      	mov	r0, r6
 8008fa6:	f000 f841 	bl	800902c <__malloc_unlock>
 8008faa:	f104 000b 	add.w	r0, r4, #11
 8008fae:	1d23      	adds	r3, r4, #4
 8008fb0:	f020 0007 	bic.w	r0, r0, #7
 8008fb4:	1ac2      	subs	r2, r0, r3
 8008fb6:	bf1c      	itt	ne
 8008fb8:	1a1b      	subne	r3, r3, r0
 8008fba:	50a3      	strne	r3, [r4, r2]
 8008fbc:	e7af      	b.n	8008f1e <_malloc_r+0x22>
 8008fbe:	6862      	ldr	r2, [r4, #4]
 8008fc0:	42a3      	cmp	r3, r4
 8008fc2:	bf0c      	ite	eq
 8008fc4:	f8c8 2000 	streq.w	r2, [r8]
 8008fc8:	605a      	strne	r2, [r3, #4]
 8008fca:	e7eb      	b.n	8008fa4 <_malloc_r+0xa8>
 8008fcc:	4623      	mov	r3, r4
 8008fce:	6864      	ldr	r4, [r4, #4]
 8008fd0:	e7ae      	b.n	8008f30 <_malloc_r+0x34>
 8008fd2:	463c      	mov	r4, r7
 8008fd4:	687f      	ldr	r7, [r7, #4]
 8008fd6:	e7b6      	b.n	8008f46 <_malloc_r+0x4a>
 8008fd8:	461a      	mov	r2, r3
 8008fda:	685b      	ldr	r3, [r3, #4]
 8008fdc:	42a3      	cmp	r3, r4
 8008fde:	d1fb      	bne.n	8008fd8 <_malloc_r+0xdc>
 8008fe0:	2300      	movs	r3, #0
 8008fe2:	6053      	str	r3, [r2, #4]
 8008fe4:	e7de      	b.n	8008fa4 <_malloc_r+0xa8>
 8008fe6:	230c      	movs	r3, #12
 8008fe8:	6033      	str	r3, [r6, #0]
 8008fea:	4630      	mov	r0, r6
 8008fec:	f000 f81e 	bl	800902c <__malloc_unlock>
 8008ff0:	e794      	b.n	8008f1c <_malloc_r+0x20>
 8008ff2:	6005      	str	r5, [r0, #0]
 8008ff4:	e7d6      	b.n	8008fa4 <_malloc_r+0xa8>
 8008ff6:	bf00      	nop
 8008ff8:	20003168 	.word	0x20003168

08008ffc <__ascii_mbtowc>:
 8008ffc:	b082      	sub	sp, #8
 8008ffe:	b901      	cbnz	r1, 8009002 <__ascii_mbtowc+0x6>
 8009000:	a901      	add	r1, sp, #4
 8009002:	b142      	cbz	r2, 8009016 <__ascii_mbtowc+0x1a>
 8009004:	b14b      	cbz	r3, 800901a <__ascii_mbtowc+0x1e>
 8009006:	7813      	ldrb	r3, [r2, #0]
 8009008:	600b      	str	r3, [r1, #0]
 800900a:	7812      	ldrb	r2, [r2, #0]
 800900c:	1e10      	subs	r0, r2, #0
 800900e:	bf18      	it	ne
 8009010:	2001      	movne	r0, #1
 8009012:	b002      	add	sp, #8
 8009014:	4770      	bx	lr
 8009016:	4610      	mov	r0, r2
 8009018:	e7fb      	b.n	8009012 <__ascii_mbtowc+0x16>
 800901a:	f06f 0001 	mvn.w	r0, #1
 800901e:	e7f8      	b.n	8009012 <__ascii_mbtowc+0x16>

08009020 <__malloc_lock>:
 8009020:	4801      	ldr	r0, [pc, #4]	@ (8009028 <__malloc_lock+0x8>)
 8009022:	f7fe bd56 	b.w	8007ad2 <__retarget_lock_acquire_recursive>
 8009026:	bf00      	nop
 8009028:	20003160 	.word	0x20003160

0800902c <__malloc_unlock>:
 800902c:	4801      	ldr	r0, [pc, #4]	@ (8009034 <__malloc_unlock+0x8>)
 800902e:	f7fe bd51 	b.w	8007ad4 <__retarget_lock_release_recursive>
 8009032:	bf00      	nop
 8009034:	20003160 	.word	0x20003160

08009038 <_Balloc>:
 8009038:	b570      	push	{r4, r5, r6, lr}
 800903a:	69c6      	ldr	r6, [r0, #28]
 800903c:	4604      	mov	r4, r0
 800903e:	460d      	mov	r5, r1
 8009040:	b976      	cbnz	r6, 8009060 <_Balloc+0x28>
 8009042:	2010      	movs	r0, #16
 8009044:	f7ff ff30 	bl	8008ea8 <malloc>
 8009048:	4602      	mov	r2, r0
 800904a:	61e0      	str	r0, [r4, #28]
 800904c:	b920      	cbnz	r0, 8009058 <_Balloc+0x20>
 800904e:	4b18      	ldr	r3, [pc, #96]	@ (80090b0 <_Balloc+0x78>)
 8009050:	4818      	ldr	r0, [pc, #96]	@ (80090b4 <_Balloc+0x7c>)
 8009052:	216b      	movs	r1, #107	@ 0x6b
 8009054:	f000 fedc 	bl	8009e10 <__assert_func>
 8009058:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800905c:	6006      	str	r6, [r0, #0]
 800905e:	60c6      	str	r6, [r0, #12]
 8009060:	69e6      	ldr	r6, [r4, #28]
 8009062:	68f3      	ldr	r3, [r6, #12]
 8009064:	b183      	cbz	r3, 8009088 <_Balloc+0x50>
 8009066:	69e3      	ldr	r3, [r4, #28]
 8009068:	68db      	ldr	r3, [r3, #12]
 800906a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800906e:	b9b8      	cbnz	r0, 80090a0 <_Balloc+0x68>
 8009070:	2101      	movs	r1, #1
 8009072:	fa01 f605 	lsl.w	r6, r1, r5
 8009076:	1d72      	adds	r2, r6, #5
 8009078:	0092      	lsls	r2, r2, #2
 800907a:	4620      	mov	r0, r4
 800907c:	f000 fee6 	bl	8009e4c <_calloc_r>
 8009080:	b160      	cbz	r0, 800909c <_Balloc+0x64>
 8009082:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009086:	e00e      	b.n	80090a6 <_Balloc+0x6e>
 8009088:	2221      	movs	r2, #33	@ 0x21
 800908a:	2104      	movs	r1, #4
 800908c:	4620      	mov	r0, r4
 800908e:	f000 fedd 	bl	8009e4c <_calloc_r>
 8009092:	69e3      	ldr	r3, [r4, #28]
 8009094:	60f0      	str	r0, [r6, #12]
 8009096:	68db      	ldr	r3, [r3, #12]
 8009098:	2b00      	cmp	r3, #0
 800909a:	d1e4      	bne.n	8009066 <_Balloc+0x2e>
 800909c:	2000      	movs	r0, #0
 800909e:	bd70      	pop	{r4, r5, r6, pc}
 80090a0:	6802      	ldr	r2, [r0, #0]
 80090a2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80090a6:	2300      	movs	r3, #0
 80090a8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80090ac:	e7f7      	b.n	800909e <_Balloc+0x66>
 80090ae:	bf00      	nop
 80090b0:	0800b3f9 	.word	0x0800b3f9
 80090b4:	0800b4d9 	.word	0x0800b4d9

080090b8 <_Bfree>:
 80090b8:	b570      	push	{r4, r5, r6, lr}
 80090ba:	69c6      	ldr	r6, [r0, #28]
 80090bc:	4605      	mov	r5, r0
 80090be:	460c      	mov	r4, r1
 80090c0:	b976      	cbnz	r6, 80090e0 <_Bfree+0x28>
 80090c2:	2010      	movs	r0, #16
 80090c4:	f7ff fef0 	bl	8008ea8 <malloc>
 80090c8:	4602      	mov	r2, r0
 80090ca:	61e8      	str	r0, [r5, #28]
 80090cc:	b920      	cbnz	r0, 80090d8 <_Bfree+0x20>
 80090ce:	4b09      	ldr	r3, [pc, #36]	@ (80090f4 <_Bfree+0x3c>)
 80090d0:	4809      	ldr	r0, [pc, #36]	@ (80090f8 <_Bfree+0x40>)
 80090d2:	218f      	movs	r1, #143	@ 0x8f
 80090d4:	f000 fe9c 	bl	8009e10 <__assert_func>
 80090d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80090dc:	6006      	str	r6, [r0, #0]
 80090de:	60c6      	str	r6, [r0, #12]
 80090e0:	b13c      	cbz	r4, 80090f2 <_Bfree+0x3a>
 80090e2:	69eb      	ldr	r3, [r5, #28]
 80090e4:	6862      	ldr	r2, [r4, #4]
 80090e6:	68db      	ldr	r3, [r3, #12]
 80090e8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80090ec:	6021      	str	r1, [r4, #0]
 80090ee:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80090f2:	bd70      	pop	{r4, r5, r6, pc}
 80090f4:	0800b3f9 	.word	0x0800b3f9
 80090f8:	0800b4d9 	.word	0x0800b4d9

080090fc <__multadd>:
 80090fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009100:	690d      	ldr	r5, [r1, #16]
 8009102:	4607      	mov	r7, r0
 8009104:	460c      	mov	r4, r1
 8009106:	461e      	mov	r6, r3
 8009108:	f101 0c14 	add.w	ip, r1, #20
 800910c:	2000      	movs	r0, #0
 800910e:	f8dc 3000 	ldr.w	r3, [ip]
 8009112:	b299      	uxth	r1, r3
 8009114:	fb02 6101 	mla	r1, r2, r1, r6
 8009118:	0c1e      	lsrs	r6, r3, #16
 800911a:	0c0b      	lsrs	r3, r1, #16
 800911c:	fb02 3306 	mla	r3, r2, r6, r3
 8009120:	b289      	uxth	r1, r1
 8009122:	3001      	adds	r0, #1
 8009124:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009128:	4285      	cmp	r5, r0
 800912a:	f84c 1b04 	str.w	r1, [ip], #4
 800912e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009132:	dcec      	bgt.n	800910e <__multadd+0x12>
 8009134:	b30e      	cbz	r6, 800917a <__multadd+0x7e>
 8009136:	68a3      	ldr	r3, [r4, #8]
 8009138:	42ab      	cmp	r3, r5
 800913a:	dc19      	bgt.n	8009170 <__multadd+0x74>
 800913c:	6861      	ldr	r1, [r4, #4]
 800913e:	4638      	mov	r0, r7
 8009140:	3101      	adds	r1, #1
 8009142:	f7ff ff79 	bl	8009038 <_Balloc>
 8009146:	4680      	mov	r8, r0
 8009148:	b928      	cbnz	r0, 8009156 <__multadd+0x5a>
 800914a:	4602      	mov	r2, r0
 800914c:	4b0c      	ldr	r3, [pc, #48]	@ (8009180 <__multadd+0x84>)
 800914e:	480d      	ldr	r0, [pc, #52]	@ (8009184 <__multadd+0x88>)
 8009150:	21ba      	movs	r1, #186	@ 0xba
 8009152:	f000 fe5d 	bl	8009e10 <__assert_func>
 8009156:	6922      	ldr	r2, [r4, #16]
 8009158:	3202      	adds	r2, #2
 800915a:	f104 010c 	add.w	r1, r4, #12
 800915e:	0092      	lsls	r2, r2, #2
 8009160:	300c      	adds	r0, #12
 8009162:	f7fe fcb8 	bl	8007ad6 <memcpy>
 8009166:	4621      	mov	r1, r4
 8009168:	4638      	mov	r0, r7
 800916a:	f7ff ffa5 	bl	80090b8 <_Bfree>
 800916e:	4644      	mov	r4, r8
 8009170:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009174:	3501      	adds	r5, #1
 8009176:	615e      	str	r6, [r3, #20]
 8009178:	6125      	str	r5, [r4, #16]
 800917a:	4620      	mov	r0, r4
 800917c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009180:	0800b468 	.word	0x0800b468
 8009184:	0800b4d9 	.word	0x0800b4d9

08009188 <__s2b>:
 8009188:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800918c:	460c      	mov	r4, r1
 800918e:	4615      	mov	r5, r2
 8009190:	461f      	mov	r7, r3
 8009192:	2209      	movs	r2, #9
 8009194:	3308      	adds	r3, #8
 8009196:	4606      	mov	r6, r0
 8009198:	fb93 f3f2 	sdiv	r3, r3, r2
 800919c:	2100      	movs	r1, #0
 800919e:	2201      	movs	r2, #1
 80091a0:	429a      	cmp	r2, r3
 80091a2:	db09      	blt.n	80091b8 <__s2b+0x30>
 80091a4:	4630      	mov	r0, r6
 80091a6:	f7ff ff47 	bl	8009038 <_Balloc>
 80091aa:	b940      	cbnz	r0, 80091be <__s2b+0x36>
 80091ac:	4602      	mov	r2, r0
 80091ae:	4b19      	ldr	r3, [pc, #100]	@ (8009214 <__s2b+0x8c>)
 80091b0:	4819      	ldr	r0, [pc, #100]	@ (8009218 <__s2b+0x90>)
 80091b2:	21d3      	movs	r1, #211	@ 0xd3
 80091b4:	f000 fe2c 	bl	8009e10 <__assert_func>
 80091b8:	0052      	lsls	r2, r2, #1
 80091ba:	3101      	adds	r1, #1
 80091bc:	e7f0      	b.n	80091a0 <__s2b+0x18>
 80091be:	9b08      	ldr	r3, [sp, #32]
 80091c0:	6143      	str	r3, [r0, #20]
 80091c2:	2d09      	cmp	r5, #9
 80091c4:	f04f 0301 	mov.w	r3, #1
 80091c8:	6103      	str	r3, [r0, #16]
 80091ca:	dd16      	ble.n	80091fa <__s2b+0x72>
 80091cc:	f104 0909 	add.w	r9, r4, #9
 80091d0:	46c8      	mov	r8, r9
 80091d2:	442c      	add	r4, r5
 80091d4:	f818 3b01 	ldrb.w	r3, [r8], #1
 80091d8:	4601      	mov	r1, r0
 80091da:	3b30      	subs	r3, #48	@ 0x30
 80091dc:	220a      	movs	r2, #10
 80091de:	4630      	mov	r0, r6
 80091e0:	f7ff ff8c 	bl	80090fc <__multadd>
 80091e4:	45a0      	cmp	r8, r4
 80091e6:	d1f5      	bne.n	80091d4 <__s2b+0x4c>
 80091e8:	f1a5 0408 	sub.w	r4, r5, #8
 80091ec:	444c      	add	r4, r9
 80091ee:	1b2d      	subs	r5, r5, r4
 80091f0:	1963      	adds	r3, r4, r5
 80091f2:	42bb      	cmp	r3, r7
 80091f4:	db04      	blt.n	8009200 <__s2b+0x78>
 80091f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80091fa:	340a      	adds	r4, #10
 80091fc:	2509      	movs	r5, #9
 80091fe:	e7f6      	b.n	80091ee <__s2b+0x66>
 8009200:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009204:	4601      	mov	r1, r0
 8009206:	3b30      	subs	r3, #48	@ 0x30
 8009208:	220a      	movs	r2, #10
 800920a:	4630      	mov	r0, r6
 800920c:	f7ff ff76 	bl	80090fc <__multadd>
 8009210:	e7ee      	b.n	80091f0 <__s2b+0x68>
 8009212:	bf00      	nop
 8009214:	0800b468 	.word	0x0800b468
 8009218:	0800b4d9 	.word	0x0800b4d9

0800921c <__hi0bits>:
 800921c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009220:	4603      	mov	r3, r0
 8009222:	bf36      	itet	cc
 8009224:	0403      	lslcc	r3, r0, #16
 8009226:	2000      	movcs	r0, #0
 8009228:	2010      	movcc	r0, #16
 800922a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800922e:	bf3c      	itt	cc
 8009230:	021b      	lslcc	r3, r3, #8
 8009232:	3008      	addcc	r0, #8
 8009234:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009238:	bf3c      	itt	cc
 800923a:	011b      	lslcc	r3, r3, #4
 800923c:	3004      	addcc	r0, #4
 800923e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009242:	bf3c      	itt	cc
 8009244:	009b      	lslcc	r3, r3, #2
 8009246:	3002      	addcc	r0, #2
 8009248:	2b00      	cmp	r3, #0
 800924a:	db05      	blt.n	8009258 <__hi0bits+0x3c>
 800924c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009250:	f100 0001 	add.w	r0, r0, #1
 8009254:	bf08      	it	eq
 8009256:	2020      	moveq	r0, #32
 8009258:	4770      	bx	lr

0800925a <__lo0bits>:
 800925a:	6803      	ldr	r3, [r0, #0]
 800925c:	4602      	mov	r2, r0
 800925e:	f013 0007 	ands.w	r0, r3, #7
 8009262:	d00b      	beq.n	800927c <__lo0bits+0x22>
 8009264:	07d9      	lsls	r1, r3, #31
 8009266:	d421      	bmi.n	80092ac <__lo0bits+0x52>
 8009268:	0798      	lsls	r0, r3, #30
 800926a:	bf49      	itett	mi
 800926c:	085b      	lsrmi	r3, r3, #1
 800926e:	089b      	lsrpl	r3, r3, #2
 8009270:	2001      	movmi	r0, #1
 8009272:	6013      	strmi	r3, [r2, #0]
 8009274:	bf5c      	itt	pl
 8009276:	6013      	strpl	r3, [r2, #0]
 8009278:	2002      	movpl	r0, #2
 800927a:	4770      	bx	lr
 800927c:	b299      	uxth	r1, r3
 800927e:	b909      	cbnz	r1, 8009284 <__lo0bits+0x2a>
 8009280:	0c1b      	lsrs	r3, r3, #16
 8009282:	2010      	movs	r0, #16
 8009284:	b2d9      	uxtb	r1, r3
 8009286:	b909      	cbnz	r1, 800928c <__lo0bits+0x32>
 8009288:	3008      	adds	r0, #8
 800928a:	0a1b      	lsrs	r3, r3, #8
 800928c:	0719      	lsls	r1, r3, #28
 800928e:	bf04      	itt	eq
 8009290:	091b      	lsreq	r3, r3, #4
 8009292:	3004      	addeq	r0, #4
 8009294:	0799      	lsls	r1, r3, #30
 8009296:	bf04      	itt	eq
 8009298:	089b      	lsreq	r3, r3, #2
 800929a:	3002      	addeq	r0, #2
 800929c:	07d9      	lsls	r1, r3, #31
 800929e:	d403      	bmi.n	80092a8 <__lo0bits+0x4e>
 80092a0:	085b      	lsrs	r3, r3, #1
 80092a2:	f100 0001 	add.w	r0, r0, #1
 80092a6:	d003      	beq.n	80092b0 <__lo0bits+0x56>
 80092a8:	6013      	str	r3, [r2, #0]
 80092aa:	4770      	bx	lr
 80092ac:	2000      	movs	r0, #0
 80092ae:	4770      	bx	lr
 80092b0:	2020      	movs	r0, #32
 80092b2:	4770      	bx	lr

080092b4 <__i2b>:
 80092b4:	b510      	push	{r4, lr}
 80092b6:	460c      	mov	r4, r1
 80092b8:	2101      	movs	r1, #1
 80092ba:	f7ff febd 	bl	8009038 <_Balloc>
 80092be:	4602      	mov	r2, r0
 80092c0:	b928      	cbnz	r0, 80092ce <__i2b+0x1a>
 80092c2:	4b05      	ldr	r3, [pc, #20]	@ (80092d8 <__i2b+0x24>)
 80092c4:	4805      	ldr	r0, [pc, #20]	@ (80092dc <__i2b+0x28>)
 80092c6:	f240 1145 	movw	r1, #325	@ 0x145
 80092ca:	f000 fda1 	bl	8009e10 <__assert_func>
 80092ce:	2301      	movs	r3, #1
 80092d0:	6144      	str	r4, [r0, #20]
 80092d2:	6103      	str	r3, [r0, #16]
 80092d4:	bd10      	pop	{r4, pc}
 80092d6:	bf00      	nop
 80092d8:	0800b468 	.word	0x0800b468
 80092dc:	0800b4d9 	.word	0x0800b4d9

080092e0 <__multiply>:
 80092e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092e4:	4614      	mov	r4, r2
 80092e6:	690a      	ldr	r2, [r1, #16]
 80092e8:	6923      	ldr	r3, [r4, #16]
 80092ea:	429a      	cmp	r2, r3
 80092ec:	bfa8      	it	ge
 80092ee:	4623      	movge	r3, r4
 80092f0:	460f      	mov	r7, r1
 80092f2:	bfa4      	itt	ge
 80092f4:	460c      	movge	r4, r1
 80092f6:	461f      	movge	r7, r3
 80092f8:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80092fc:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8009300:	68a3      	ldr	r3, [r4, #8]
 8009302:	6861      	ldr	r1, [r4, #4]
 8009304:	eb0a 0609 	add.w	r6, sl, r9
 8009308:	42b3      	cmp	r3, r6
 800930a:	b085      	sub	sp, #20
 800930c:	bfb8      	it	lt
 800930e:	3101      	addlt	r1, #1
 8009310:	f7ff fe92 	bl	8009038 <_Balloc>
 8009314:	b930      	cbnz	r0, 8009324 <__multiply+0x44>
 8009316:	4602      	mov	r2, r0
 8009318:	4b44      	ldr	r3, [pc, #272]	@ (800942c <__multiply+0x14c>)
 800931a:	4845      	ldr	r0, [pc, #276]	@ (8009430 <__multiply+0x150>)
 800931c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009320:	f000 fd76 	bl	8009e10 <__assert_func>
 8009324:	f100 0514 	add.w	r5, r0, #20
 8009328:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800932c:	462b      	mov	r3, r5
 800932e:	2200      	movs	r2, #0
 8009330:	4543      	cmp	r3, r8
 8009332:	d321      	bcc.n	8009378 <__multiply+0x98>
 8009334:	f107 0114 	add.w	r1, r7, #20
 8009338:	f104 0214 	add.w	r2, r4, #20
 800933c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8009340:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8009344:	9302      	str	r3, [sp, #8]
 8009346:	1b13      	subs	r3, r2, r4
 8009348:	3b15      	subs	r3, #21
 800934a:	f023 0303 	bic.w	r3, r3, #3
 800934e:	3304      	adds	r3, #4
 8009350:	f104 0715 	add.w	r7, r4, #21
 8009354:	42ba      	cmp	r2, r7
 8009356:	bf38      	it	cc
 8009358:	2304      	movcc	r3, #4
 800935a:	9301      	str	r3, [sp, #4]
 800935c:	9b02      	ldr	r3, [sp, #8]
 800935e:	9103      	str	r1, [sp, #12]
 8009360:	428b      	cmp	r3, r1
 8009362:	d80c      	bhi.n	800937e <__multiply+0x9e>
 8009364:	2e00      	cmp	r6, #0
 8009366:	dd03      	ble.n	8009370 <__multiply+0x90>
 8009368:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800936c:	2b00      	cmp	r3, #0
 800936e:	d05b      	beq.n	8009428 <__multiply+0x148>
 8009370:	6106      	str	r6, [r0, #16]
 8009372:	b005      	add	sp, #20
 8009374:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009378:	f843 2b04 	str.w	r2, [r3], #4
 800937c:	e7d8      	b.n	8009330 <__multiply+0x50>
 800937e:	f8b1 a000 	ldrh.w	sl, [r1]
 8009382:	f1ba 0f00 	cmp.w	sl, #0
 8009386:	d024      	beq.n	80093d2 <__multiply+0xf2>
 8009388:	f104 0e14 	add.w	lr, r4, #20
 800938c:	46a9      	mov	r9, r5
 800938e:	f04f 0c00 	mov.w	ip, #0
 8009392:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009396:	f8d9 3000 	ldr.w	r3, [r9]
 800939a:	fa1f fb87 	uxth.w	fp, r7
 800939e:	b29b      	uxth	r3, r3
 80093a0:	fb0a 330b 	mla	r3, sl, fp, r3
 80093a4:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80093a8:	f8d9 7000 	ldr.w	r7, [r9]
 80093ac:	4463      	add	r3, ip
 80093ae:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80093b2:	fb0a c70b 	mla	r7, sl, fp, ip
 80093b6:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80093ba:	b29b      	uxth	r3, r3
 80093bc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80093c0:	4572      	cmp	r2, lr
 80093c2:	f849 3b04 	str.w	r3, [r9], #4
 80093c6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80093ca:	d8e2      	bhi.n	8009392 <__multiply+0xb2>
 80093cc:	9b01      	ldr	r3, [sp, #4]
 80093ce:	f845 c003 	str.w	ip, [r5, r3]
 80093d2:	9b03      	ldr	r3, [sp, #12]
 80093d4:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80093d8:	3104      	adds	r1, #4
 80093da:	f1b9 0f00 	cmp.w	r9, #0
 80093de:	d021      	beq.n	8009424 <__multiply+0x144>
 80093e0:	682b      	ldr	r3, [r5, #0]
 80093e2:	f104 0c14 	add.w	ip, r4, #20
 80093e6:	46ae      	mov	lr, r5
 80093e8:	f04f 0a00 	mov.w	sl, #0
 80093ec:	f8bc b000 	ldrh.w	fp, [ip]
 80093f0:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80093f4:	fb09 770b 	mla	r7, r9, fp, r7
 80093f8:	4457      	add	r7, sl
 80093fa:	b29b      	uxth	r3, r3
 80093fc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009400:	f84e 3b04 	str.w	r3, [lr], #4
 8009404:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009408:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800940c:	f8be 3000 	ldrh.w	r3, [lr]
 8009410:	fb09 330a 	mla	r3, r9, sl, r3
 8009414:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8009418:	4562      	cmp	r2, ip
 800941a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800941e:	d8e5      	bhi.n	80093ec <__multiply+0x10c>
 8009420:	9f01      	ldr	r7, [sp, #4]
 8009422:	51eb      	str	r3, [r5, r7]
 8009424:	3504      	adds	r5, #4
 8009426:	e799      	b.n	800935c <__multiply+0x7c>
 8009428:	3e01      	subs	r6, #1
 800942a:	e79b      	b.n	8009364 <__multiply+0x84>
 800942c:	0800b468 	.word	0x0800b468
 8009430:	0800b4d9 	.word	0x0800b4d9

08009434 <__pow5mult>:
 8009434:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009438:	4615      	mov	r5, r2
 800943a:	f012 0203 	ands.w	r2, r2, #3
 800943e:	4607      	mov	r7, r0
 8009440:	460e      	mov	r6, r1
 8009442:	d007      	beq.n	8009454 <__pow5mult+0x20>
 8009444:	4c25      	ldr	r4, [pc, #148]	@ (80094dc <__pow5mult+0xa8>)
 8009446:	3a01      	subs	r2, #1
 8009448:	2300      	movs	r3, #0
 800944a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800944e:	f7ff fe55 	bl	80090fc <__multadd>
 8009452:	4606      	mov	r6, r0
 8009454:	10ad      	asrs	r5, r5, #2
 8009456:	d03d      	beq.n	80094d4 <__pow5mult+0xa0>
 8009458:	69fc      	ldr	r4, [r7, #28]
 800945a:	b97c      	cbnz	r4, 800947c <__pow5mult+0x48>
 800945c:	2010      	movs	r0, #16
 800945e:	f7ff fd23 	bl	8008ea8 <malloc>
 8009462:	4602      	mov	r2, r0
 8009464:	61f8      	str	r0, [r7, #28]
 8009466:	b928      	cbnz	r0, 8009474 <__pow5mult+0x40>
 8009468:	4b1d      	ldr	r3, [pc, #116]	@ (80094e0 <__pow5mult+0xac>)
 800946a:	481e      	ldr	r0, [pc, #120]	@ (80094e4 <__pow5mult+0xb0>)
 800946c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009470:	f000 fcce 	bl	8009e10 <__assert_func>
 8009474:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009478:	6004      	str	r4, [r0, #0]
 800947a:	60c4      	str	r4, [r0, #12]
 800947c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009480:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009484:	b94c      	cbnz	r4, 800949a <__pow5mult+0x66>
 8009486:	f240 2171 	movw	r1, #625	@ 0x271
 800948a:	4638      	mov	r0, r7
 800948c:	f7ff ff12 	bl	80092b4 <__i2b>
 8009490:	2300      	movs	r3, #0
 8009492:	f8c8 0008 	str.w	r0, [r8, #8]
 8009496:	4604      	mov	r4, r0
 8009498:	6003      	str	r3, [r0, #0]
 800949a:	f04f 0900 	mov.w	r9, #0
 800949e:	07eb      	lsls	r3, r5, #31
 80094a0:	d50a      	bpl.n	80094b8 <__pow5mult+0x84>
 80094a2:	4631      	mov	r1, r6
 80094a4:	4622      	mov	r2, r4
 80094a6:	4638      	mov	r0, r7
 80094a8:	f7ff ff1a 	bl	80092e0 <__multiply>
 80094ac:	4631      	mov	r1, r6
 80094ae:	4680      	mov	r8, r0
 80094b0:	4638      	mov	r0, r7
 80094b2:	f7ff fe01 	bl	80090b8 <_Bfree>
 80094b6:	4646      	mov	r6, r8
 80094b8:	106d      	asrs	r5, r5, #1
 80094ba:	d00b      	beq.n	80094d4 <__pow5mult+0xa0>
 80094bc:	6820      	ldr	r0, [r4, #0]
 80094be:	b938      	cbnz	r0, 80094d0 <__pow5mult+0x9c>
 80094c0:	4622      	mov	r2, r4
 80094c2:	4621      	mov	r1, r4
 80094c4:	4638      	mov	r0, r7
 80094c6:	f7ff ff0b 	bl	80092e0 <__multiply>
 80094ca:	6020      	str	r0, [r4, #0]
 80094cc:	f8c0 9000 	str.w	r9, [r0]
 80094d0:	4604      	mov	r4, r0
 80094d2:	e7e4      	b.n	800949e <__pow5mult+0x6a>
 80094d4:	4630      	mov	r0, r6
 80094d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80094da:	bf00      	nop
 80094dc:	0800b534 	.word	0x0800b534
 80094e0:	0800b3f9 	.word	0x0800b3f9
 80094e4:	0800b4d9 	.word	0x0800b4d9

080094e8 <__lshift>:
 80094e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80094ec:	460c      	mov	r4, r1
 80094ee:	6849      	ldr	r1, [r1, #4]
 80094f0:	6923      	ldr	r3, [r4, #16]
 80094f2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80094f6:	68a3      	ldr	r3, [r4, #8]
 80094f8:	4607      	mov	r7, r0
 80094fa:	4691      	mov	r9, r2
 80094fc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009500:	f108 0601 	add.w	r6, r8, #1
 8009504:	42b3      	cmp	r3, r6
 8009506:	db0b      	blt.n	8009520 <__lshift+0x38>
 8009508:	4638      	mov	r0, r7
 800950a:	f7ff fd95 	bl	8009038 <_Balloc>
 800950e:	4605      	mov	r5, r0
 8009510:	b948      	cbnz	r0, 8009526 <__lshift+0x3e>
 8009512:	4602      	mov	r2, r0
 8009514:	4b28      	ldr	r3, [pc, #160]	@ (80095b8 <__lshift+0xd0>)
 8009516:	4829      	ldr	r0, [pc, #164]	@ (80095bc <__lshift+0xd4>)
 8009518:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800951c:	f000 fc78 	bl	8009e10 <__assert_func>
 8009520:	3101      	adds	r1, #1
 8009522:	005b      	lsls	r3, r3, #1
 8009524:	e7ee      	b.n	8009504 <__lshift+0x1c>
 8009526:	2300      	movs	r3, #0
 8009528:	f100 0114 	add.w	r1, r0, #20
 800952c:	f100 0210 	add.w	r2, r0, #16
 8009530:	4618      	mov	r0, r3
 8009532:	4553      	cmp	r3, sl
 8009534:	db33      	blt.n	800959e <__lshift+0xb6>
 8009536:	6920      	ldr	r0, [r4, #16]
 8009538:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800953c:	f104 0314 	add.w	r3, r4, #20
 8009540:	f019 091f 	ands.w	r9, r9, #31
 8009544:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009548:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800954c:	d02b      	beq.n	80095a6 <__lshift+0xbe>
 800954e:	f1c9 0e20 	rsb	lr, r9, #32
 8009552:	468a      	mov	sl, r1
 8009554:	2200      	movs	r2, #0
 8009556:	6818      	ldr	r0, [r3, #0]
 8009558:	fa00 f009 	lsl.w	r0, r0, r9
 800955c:	4310      	orrs	r0, r2
 800955e:	f84a 0b04 	str.w	r0, [sl], #4
 8009562:	f853 2b04 	ldr.w	r2, [r3], #4
 8009566:	459c      	cmp	ip, r3
 8009568:	fa22 f20e 	lsr.w	r2, r2, lr
 800956c:	d8f3      	bhi.n	8009556 <__lshift+0x6e>
 800956e:	ebac 0304 	sub.w	r3, ip, r4
 8009572:	3b15      	subs	r3, #21
 8009574:	f023 0303 	bic.w	r3, r3, #3
 8009578:	3304      	adds	r3, #4
 800957a:	f104 0015 	add.w	r0, r4, #21
 800957e:	4584      	cmp	ip, r0
 8009580:	bf38      	it	cc
 8009582:	2304      	movcc	r3, #4
 8009584:	50ca      	str	r2, [r1, r3]
 8009586:	b10a      	cbz	r2, 800958c <__lshift+0xa4>
 8009588:	f108 0602 	add.w	r6, r8, #2
 800958c:	3e01      	subs	r6, #1
 800958e:	4638      	mov	r0, r7
 8009590:	612e      	str	r6, [r5, #16]
 8009592:	4621      	mov	r1, r4
 8009594:	f7ff fd90 	bl	80090b8 <_Bfree>
 8009598:	4628      	mov	r0, r5
 800959a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800959e:	f842 0f04 	str.w	r0, [r2, #4]!
 80095a2:	3301      	adds	r3, #1
 80095a4:	e7c5      	b.n	8009532 <__lshift+0x4a>
 80095a6:	3904      	subs	r1, #4
 80095a8:	f853 2b04 	ldr.w	r2, [r3], #4
 80095ac:	f841 2f04 	str.w	r2, [r1, #4]!
 80095b0:	459c      	cmp	ip, r3
 80095b2:	d8f9      	bhi.n	80095a8 <__lshift+0xc0>
 80095b4:	e7ea      	b.n	800958c <__lshift+0xa4>
 80095b6:	bf00      	nop
 80095b8:	0800b468 	.word	0x0800b468
 80095bc:	0800b4d9 	.word	0x0800b4d9

080095c0 <__mcmp>:
 80095c0:	690a      	ldr	r2, [r1, #16]
 80095c2:	4603      	mov	r3, r0
 80095c4:	6900      	ldr	r0, [r0, #16]
 80095c6:	1a80      	subs	r0, r0, r2
 80095c8:	b530      	push	{r4, r5, lr}
 80095ca:	d10e      	bne.n	80095ea <__mcmp+0x2a>
 80095cc:	3314      	adds	r3, #20
 80095ce:	3114      	adds	r1, #20
 80095d0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80095d4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80095d8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80095dc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80095e0:	4295      	cmp	r5, r2
 80095e2:	d003      	beq.n	80095ec <__mcmp+0x2c>
 80095e4:	d205      	bcs.n	80095f2 <__mcmp+0x32>
 80095e6:	f04f 30ff 	mov.w	r0, #4294967295
 80095ea:	bd30      	pop	{r4, r5, pc}
 80095ec:	42a3      	cmp	r3, r4
 80095ee:	d3f3      	bcc.n	80095d8 <__mcmp+0x18>
 80095f0:	e7fb      	b.n	80095ea <__mcmp+0x2a>
 80095f2:	2001      	movs	r0, #1
 80095f4:	e7f9      	b.n	80095ea <__mcmp+0x2a>
	...

080095f8 <__mdiff>:
 80095f8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095fc:	4689      	mov	r9, r1
 80095fe:	4606      	mov	r6, r0
 8009600:	4611      	mov	r1, r2
 8009602:	4648      	mov	r0, r9
 8009604:	4614      	mov	r4, r2
 8009606:	f7ff ffdb 	bl	80095c0 <__mcmp>
 800960a:	1e05      	subs	r5, r0, #0
 800960c:	d112      	bne.n	8009634 <__mdiff+0x3c>
 800960e:	4629      	mov	r1, r5
 8009610:	4630      	mov	r0, r6
 8009612:	f7ff fd11 	bl	8009038 <_Balloc>
 8009616:	4602      	mov	r2, r0
 8009618:	b928      	cbnz	r0, 8009626 <__mdiff+0x2e>
 800961a:	4b3f      	ldr	r3, [pc, #252]	@ (8009718 <__mdiff+0x120>)
 800961c:	f240 2137 	movw	r1, #567	@ 0x237
 8009620:	483e      	ldr	r0, [pc, #248]	@ (800971c <__mdiff+0x124>)
 8009622:	f000 fbf5 	bl	8009e10 <__assert_func>
 8009626:	2301      	movs	r3, #1
 8009628:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800962c:	4610      	mov	r0, r2
 800962e:	b003      	add	sp, #12
 8009630:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009634:	bfbc      	itt	lt
 8009636:	464b      	movlt	r3, r9
 8009638:	46a1      	movlt	r9, r4
 800963a:	4630      	mov	r0, r6
 800963c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009640:	bfba      	itte	lt
 8009642:	461c      	movlt	r4, r3
 8009644:	2501      	movlt	r5, #1
 8009646:	2500      	movge	r5, #0
 8009648:	f7ff fcf6 	bl	8009038 <_Balloc>
 800964c:	4602      	mov	r2, r0
 800964e:	b918      	cbnz	r0, 8009658 <__mdiff+0x60>
 8009650:	4b31      	ldr	r3, [pc, #196]	@ (8009718 <__mdiff+0x120>)
 8009652:	f240 2145 	movw	r1, #581	@ 0x245
 8009656:	e7e3      	b.n	8009620 <__mdiff+0x28>
 8009658:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800965c:	6926      	ldr	r6, [r4, #16]
 800965e:	60c5      	str	r5, [r0, #12]
 8009660:	f109 0310 	add.w	r3, r9, #16
 8009664:	f109 0514 	add.w	r5, r9, #20
 8009668:	f104 0e14 	add.w	lr, r4, #20
 800966c:	f100 0b14 	add.w	fp, r0, #20
 8009670:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009674:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009678:	9301      	str	r3, [sp, #4]
 800967a:	46d9      	mov	r9, fp
 800967c:	f04f 0c00 	mov.w	ip, #0
 8009680:	9b01      	ldr	r3, [sp, #4]
 8009682:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009686:	f853 af04 	ldr.w	sl, [r3, #4]!
 800968a:	9301      	str	r3, [sp, #4]
 800968c:	fa1f f38a 	uxth.w	r3, sl
 8009690:	4619      	mov	r1, r3
 8009692:	b283      	uxth	r3, r0
 8009694:	1acb      	subs	r3, r1, r3
 8009696:	0c00      	lsrs	r0, r0, #16
 8009698:	4463      	add	r3, ip
 800969a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800969e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80096a2:	b29b      	uxth	r3, r3
 80096a4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80096a8:	4576      	cmp	r6, lr
 80096aa:	f849 3b04 	str.w	r3, [r9], #4
 80096ae:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80096b2:	d8e5      	bhi.n	8009680 <__mdiff+0x88>
 80096b4:	1b33      	subs	r3, r6, r4
 80096b6:	3b15      	subs	r3, #21
 80096b8:	f023 0303 	bic.w	r3, r3, #3
 80096bc:	3415      	adds	r4, #21
 80096be:	3304      	adds	r3, #4
 80096c0:	42a6      	cmp	r6, r4
 80096c2:	bf38      	it	cc
 80096c4:	2304      	movcc	r3, #4
 80096c6:	441d      	add	r5, r3
 80096c8:	445b      	add	r3, fp
 80096ca:	461e      	mov	r6, r3
 80096cc:	462c      	mov	r4, r5
 80096ce:	4544      	cmp	r4, r8
 80096d0:	d30e      	bcc.n	80096f0 <__mdiff+0xf8>
 80096d2:	f108 0103 	add.w	r1, r8, #3
 80096d6:	1b49      	subs	r1, r1, r5
 80096d8:	f021 0103 	bic.w	r1, r1, #3
 80096dc:	3d03      	subs	r5, #3
 80096de:	45a8      	cmp	r8, r5
 80096e0:	bf38      	it	cc
 80096e2:	2100      	movcc	r1, #0
 80096e4:	440b      	add	r3, r1
 80096e6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80096ea:	b191      	cbz	r1, 8009712 <__mdiff+0x11a>
 80096ec:	6117      	str	r7, [r2, #16]
 80096ee:	e79d      	b.n	800962c <__mdiff+0x34>
 80096f0:	f854 1b04 	ldr.w	r1, [r4], #4
 80096f4:	46e6      	mov	lr, ip
 80096f6:	0c08      	lsrs	r0, r1, #16
 80096f8:	fa1c fc81 	uxtah	ip, ip, r1
 80096fc:	4471      	add	r1, lr
 80096fe:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009702:	b289      	uxth	r1, r1
 8009704:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009708:	f846 1b04 	str.w	r1, [r6], #4
 800970c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009710:	e7dd      	b.n	80096ce <__mdiff+0xd6>
 8009712:	3f01      	subs	r7, #1
 8009714:	e7e7      	b.n	80096e6 <__mdiff+0xee>
 8009716:	bf00      	nop
 8009718:	0800b468 	.word	0x0800b468
 800971c:	0800b4d9 	.word	0x0800b4d9

08009720 <__ulp>:
 8009720:	b082      	sub	sp, #8
 8009722:	ed8d 0b00 	vstr	d0, [sp]
 8009726:	9a01      	ldr	r2, [sp, #4]
 8009728:	4b0f      	ldr	r3, [pc, #60]	@ (8009768 <__ulp+0x48>)
 800972a:	4013      	ands	r3, r2
 800972c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8009730:	2b00      	cmp	r3, #0
 8009732:	dc08      	bgt.n	8009746 <__ulp+0x26>
 8009734:	425b      	negs	r3, r3
 8009736:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800973a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800973e:	da04      	bge.n	800974a <__ulp+0x2a>
 8009740:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8009744:	4113      	asrs	r3, r2
 8009746:	2200      	movs	r2, #0
 8009748:	e008      	b.n	800975c <__ulp+0x3c>
 800974a:	f1a2 0314 	sub.w	r3, r2, #20
 800974e:	2b1e      	cmp	r3, #30
 8009750:	bfda      	itte	le
 8009752:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8009756:	40da      	lsrle	r2, r3
 8009758:	2201      	movgt	r2, #1
 800975a:	2300      	movs	r3, #0
 800975c:	4619      	mov	r1, r3
 800975e:	4610      	mov	r0, r2
 8009760:	ec41 0b10 	vmov	d0, r0, r1
 8009764:	b002      	add	sp, #8
 8009766:	4770      	bx	lr
 8009768:	7ff00000 	.word	0x7ff00000

0800976c <__b2d>:
 800976c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009770:	6906      	ldr	r6, [r0, #16]
 8009772:	f100 0814 	add.w	r8, r0, #20
 8009776:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800977a:	1f37      	subs	r7, r6, #4
 800977c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009780:	4610      	mov	r0, r2
 8009782:	f7ff fd4b 	bl	800921c <__hi0bits>
 8009786:	f1c0 0320 	rsb	r3, r0, #32
 800978a:	280a      	cmp	r0, #10
 800978c:	600b      	str	r3, [r1, #0]
 800978e:	491b      	ldr	r1, [pc, #108]	@ (80097fc <__b2d+0x90>)
 8009790:	dc15      	bgt.n	80097be <__b2d+0x52>
 8009792:	f1c0 0c0b 	rsb	ip, r0, #11
 8009796:	fa22 f30c 	lsr.w	r3, r2, ip
 800979a:	45b8      	cmp	r8, r7
 800979c:	ea43 0501 	orr.w	r5, r3, r1
 80097a0:	bf34      	ite	cc
 80097a2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80097a6:	2300      	movcs	r3, #0
 80097a8:	3015      	adds	r0, #21
 80097aa:	fa02 f000 	lsl.w	r0, r2, r0
 80097ae:	fa23 f30c 	lsr.w	r3, r3, ip
 80097b2:	4303      	orrs	r3, r0
 80097b4:	461c      	mov	r4, r3
 80097b6:	ec45 4b10 	vmov	d0, r4, r5
 80097ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80097be:	45b8      	cmp	r8, r7
 80097c0:	bf3a      	itte	cc
 80097c2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80097c6:	f1a6 0708 	subcc.w	r7, r6, #8
 80097ca:	2300      	movcs	r3, #0
 80097cc:	380b      	subs	r0, #11
 80097ce:	d012      	beq.n	80097f6 <__b2d+0x8a>
 80097d0:	f1c0 0120 	rsb	r1, r0, #32
 80097d4:	fa23 f401 	lsr.w	r4, r3, r1
 80097d8:	4082      	lsls	r2, r0
 80097da:	4322      	orrs	r2, r4
 80097dc:	4547      	cmp	r7, r8
 80097de:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80097e2:	bf8c      	ite	hi
 80097e4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80097e8:	2200      	movls	r2, #0
 80097ea:	4083      	lsls	r3, r0
 80097ec:	40ca      	lsrs	r2, r1
 80097ee:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80097f2:	4313      	orrs	r3, r2
 80097f4:	e7de      	b.n	80097b4 <__b2d+0x48>
 80097f6:	ea42 0501 	orr.w	r5, r2, r1
 80097fa:	e7db      	b.n	80097b4 <__b2d+0x48>
 80097fc:	3ff00000 	.word	0x3ff00000

08009800 <__d2b>:
 8009800:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009804:	460f      	mov	r7, r1
 8009806:	2101      	movs	r1, #1
 8009808:	ec59 8b10 	vmov	r8, r9, d0
 800980c:	4616      	mov	r6, r2
 800980e:	f7ff fc13 	bl	8009038 <_Balloc>
 8009812:	4604      	mov	r4, r0
 8009814:	b930      	cbnz	r0, 8009824 <__d2b+0x24>
 8009816:	4602      	mov	r2, r0
 8009818:	4b23      	ldr	r3, [pc, #140]	@ (80098a8 <__d2b+0xa8>)
 800981a:	4824      	ldr	r0, [pc, #144]	@ (80098ac <__d2b+0xac>)
 800981c:	f240 310f 	movw	r1, #783	@ 0x30f
 8009820:	f000 faf6 	bl	8009e10 <__assert_func>
 8009824:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009828:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800982c:	b10d      	cbz	r5, 8009832 <__d2b+0x32>
 800982e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009832:	9301      	str	r3, [sp, #4]
 8009834:	f1b8 0300 	subs.w	r3, r8, #0
 8009838:	d023      	beq.n	8009882 <__d2b+0x82>
 800983a:	4668      	mov	r0, sp
 800983c:	9300      	str	r3, [sp, #0]
 800983e:	f7ff fd0c 	bl	800925a <__lo0bits>
 8009842:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009846:	b1d0      	cbz	r0, 800987e <__d2b+0x7e>
 8009848:	f1c0 0320 	rsb	r3, r0, #32
 800984c:	fa02 f303 	lsl.w	r3, r2, r3
 8009850:	430b      	orrs	r3, r1
 8009852:	40c2      	lsrs	r2, r0
 8009854:	6163      	str	r3, [r4, #20]
 8009856:	9201      	str	r2, [sp, #4]
 8009858:	9b01      	ldr	r3, [sp, #4]
 800985a:	61a3      	str	r3, [r4, #24]
 800985c:	2b00      	cmp	r3, #0
 800985e:	bf0c      	ite	eq
 8009860:	2201      	moveq	r2, #1
 8009862:	2202      	movne	r2, #2
 8009864:	6122      	str	r2, [r4, #16]
 8009866:	b1a5      	cbz	r5, 8009892 <__d2b+0x92>
 8009868:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800986c:	4405      	add	r5, r0
 800986e:	603d      	str	r5, [r7, #0]
 8009870:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009874:	6030      	str	r0, [r6, #0]
 8009876:	4620      	mov	r0, r4
 8009878:	b003      	add	sp, #12
 800987a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800987e:	6161      	str	r1, [r4, #20]
 8009880:	e7ea      	b.n	8009858 <__d2b+0x58>
 8009882:	a801      	add	r0, sp, #4
 8009884:	f7ff fce9 	bl	800925a <__lo0bits>
 8009888:	9b01      	ldr	r3, [sp, #4]
 800988a:	6163      	str	r3, [r4, #20]
 800988c:	3020      	adds	r0, #32
 800988e:	2201      	movs	r2, #1
 8009890:	e7e8      	b.n	8009864 <__d2b+0x64>
 8009892:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009896:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800989a:	6038      	str	r0, [r7, #0]
 800989c:	6918      	ldr	r0, [r3, #16]
 800989e:	f7ff fcbd 	bl	800921c <__hi0bits>
 80098a2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80098a6:	e7e5      	b.n	8009874 <__d2b+0x74>
 80098a8:	0800b468 	.word	0x0800b468
 80098ac:	0800b4d9 	.word	0x0800b4d9

080098b0 <__ratio>:
 80098b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098b4:	b085      	sub	sp, #20
 80098b6:	e9cd 1000 	strd	r1, r0, [sp]
 80098ba:	a902      	add	r1, sp, #8
 80098bc:	f7ff ff56 	bl	800976c <__b2d>
 80098c0:	9800      	ldr	r0, [sp, #0]
 80098c2:	a903      	add	r1, sp, #12
 80098c4:	ec55 4b10 	vmov	r4, r5, d0
 80098c8:	f7ff ff50 	bl	800976c <__b2d>
 80098cc:	9b01      	ldr	r3, [sp, #4]
 80098ce:	6919      	ldr	r1, [r3, #16]
 80098d0:	9b00      	ldr	r3, [sp, #0]
 80098d2:	691b      	ldr	r3, [r3, #16]
 80098d4:	1ac9      	subs	r1, r1, r3
 80098d6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80098da:	1a9b      	subs	r3, r3, r2
 80098dc:	ec5b ab10 	vmov	sl, fp, d0
 80098e0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	bfce      	itee	gt
 80098e8:	462a      	movgt	r2, r5
 80098ea:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80098ee:	465a      	movle	r2, fp
 80098f0:	462f      	mov	r7, r5
 80098f2:	46d9      	mov	r9, fp
 80098f4:	bfcc      	ite	gt
 80098f6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80098fa:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80098fe:	464b      	mov	r3, r9
 8009900:	4652      	mov	r2, sl
 8009902:	4620      	mov	r0, r4
 8009904:	4639      	mov	r1, r7
 8009906:	f7f6 ffc1 	bl	800088c <__aeabi_ddiv>
 800990a:	ec41 0b10 	vmov	d0, r0, r1
 800990e:	b005      	add	sp, #20
 8009910:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009914 <__copybits>:
 8009914:	3901      	subs	r1, #1
 8009916:	b570      	push	{r4, r5, r6, lr}
 8009918:	1149      	asrs	r1, r1, #5
 800991a:	6914      	ldr	r4, [r2, #16]
 800991c:	3101      	adds	r1, #1
 800991e:	f102 0314 	add.w	r3, r2, #20
 8009922:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009926:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800992a:	1f05      	subs	r5, r0, #4
 800992c:	42a3      	cmp	r3, r4
 800992e:	d30c      	bcc.n	800994a <__copybits+0x36>
 8009930:	1aa3      	subs	r3, r4, r2
 8009932:	3b11      	subs	r3, #17
 8009934:	f023 0303 	bic.w	r3, r3, #3
 8009938:	3211      	adds	r2, #17
 800993a:	42a2      	cmp	r2, r4
 800993c:	bf88      	it	hi
 800993e:	2300      	movhi	r3, #0
 8009940:	4418      	add	r0, r3
 8009942:	2300      	movs	r3, #0
 8009944:	4288      	cmp	r0, r1
 8009946:	d305      	bcc.n	8009954 <__copybits+0x40>
 8009948:	bd70      	pop	{r4, r5, r6, pc}
 800994a:	f853 6b04 	ldr.w	r6, [r3], #4
 800994e:	f845 6f04 	str.w	r6, [r5, #4]!
 8009952:	e7eb      	b.n	800992c <__copybits+0x18>
 8009954:	f840 3b04 	str.w	r3, [r0], #4
 8009958:	e7f4      	b.n	8009944 <__copybits+0x30>

0800995a <__any_on>:
 800995a:	f100 0214 	add.w	r2, r0, #20
 800995e:	6900      	ldr	r0, [r0, #16]
 8009960:	114b      	asrs	r3, r1, #5
 8009962:	4298      	cmp	r0, r3
 8009964:	b510      	push	{r4, lr}
 8009966:	db11      	blt.n	800998c <__any_on+0x32>
 8009968:	dd0a      	ble.n	8009980 <__any_on+0x26>
 800996a:	f011 011f 	ands.w	r1, r1, #31
 800996e:	d007      	beq.n	8009980 <__any_on+0x26>
 8009970:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009974:	fa24 f001 	lsr.w	r0, r4, r1
 8009978:	fa00 f101 	lsl.w	r1, r0, r1
 800997c:	428c      	cmp	r4, r1
 800997e:	d10b      	bne.n	8009998 <__any_on+0x3e>
 8009980:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009984:	4293      	cmp	r3, r2
 8009986:	d803      	bhi.n	8009990 <__any_on+0x36>
 8009988:	2000      	movs	r0, #0
 800998a:	bd10      	pop	{r4, pc}
 800998c:	4603      	mov	r3, r0
 800998e:	e7f7      	b.n	8009980 <__any_on+0x26>
 8009990:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009994:	2900      	cmp	r1, #0
 8009996:	d0f5      	beq.n	8009984 <__any_on+0x2a>
 8009998:	2001      	movs	r0, #1
 800999a:	e7f6      	b.n	800998a <__any_on+0x30>

0800999c <__ascii_wctomb>:
 800999c:	4603      	mov	r3, r0
 800999e:	4608      	mov	r0, r1
 80099a0:	b141      	cbz	r1, 80099b4 <__ascii_wctomb+0x18>
 80099a2:	2aff      	cmp	r2, #255	@ 0xff
 80099a4:	d904      	bls.n	80099b0 <__ascii_wctomb+0x14>
 80099a6:	228a      	movs	r2, #138	@ 0x8a
 80099a8:	601a      	str	r2, [r3, #0]
 80099aa:	f04f 30ff 	mov.w	r0, #4294967295
 80099ae:	4770      	bx	lr
 80099b0:	700a      	strb	r2, [r1, #0]
 80099b2:	2001      	movs	r0, #1
 80099b4:	4770      	bx	lr

080099b6 <__ssputs_r>:
 80099b6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80099ba:	688e      	ldr	r6, [r1, #8]
 80099bc:	461f      	mov	r7, r3
 80099be:	42be      	cmp	r6, r7
 80099c0:	680b      	ldr	r3, [r1, #0]
 80099c2:	4682      	mov	sl, r0
 80099c4:	460c      	mov	r4, r1
 80099c6:	4690      	mov	r8, r2
 80099c8:	d82d      	bhi.n	8009a26 <__ssputs_r+0x70>
 80099ca:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80099ce:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80099d2:	d026      	beq.n	8009a22 <__ssputs_r+0x6c>
 80099d4:	6965      	ldr	r5, [r4, #20]
 80099d6:	6909      	ldr	r1, [r1, #16]
 80099d8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80099dc:	eba3 0901 	sub.w	r9, r3, r1
 80099e0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80099e4:	1c7b      	adds	r3, r7, #1
 80099e6:	444b      	add	r3, r9
 80099e8:	106d      	asrs	r5, r5, #1
 80099ea:	429d      	cmp	r5, r3
 80099ec:	bf38      	it	cc
 80099ee:	461d      	movcc	r5, r3
 80099f0:	0553      	lsls	r3, r2, #21
 80099f2:	d527      	bpl.n	8009a44 <__ssputs_r+0x8e>
 80099f4:	4629      	mov	r1, r5
 80099f6:	f7ff fa81 	bl	8008efc <_malloc_r>
 80099fa:	4606      	mov	r6, r0
 80099fc:	b360      	cbz	r0, 8009a58 <__ssputs_r+0xa2>
 80099fe:	6921      	ldr	r1, [r4, #16]
 8009a00:	464a      	mov	r2, r9
 8009a02:	f7fe f868 	bl	8007ad6 <memcpy>
 8009a06:	89a3      	ldrh	r3, [r4, #12]
 8009a08:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009a0c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009a10:	81a3      	strh	r3, [r4, #12]
 8009a12:	6126      	str	r6, [r4, #16]
 8009a14:	6165      	str	r5, [r4, #20]
 8009a16:	444e      	add	r6, r9
 8009a18:	eba5 0509 	sub.w	r5, r5, r9
 8009a1c:	6026      	str	r6, [r4, #0]
 8009a1e:	60a5      	str	r5, [r4, #8]
 8009a20:	463e      	mov	r6, r7
 8009a22:	42be      	cmp	r6, r7
 8009a24:	d900      	bls.n	8009a28 <__ssputs_r+0x72>
 8009a26:	463e      	mov	r6, r7
 8009a28:	6820      	ldr	r0, [r4, #0]
 8009a2a:	4632      	mov	r2, r6
 8009a2c:	4641      	mov	r1, r8
 8009a2e:	f000 f9c5 	bl	8009dbc <memmove>
 8009a32:	68a3      	ldr	r3, [r4, #8]
 8009a34:	1b9b      	subs	r3, r3, r6
 8009a36:	60a3      	str	r3, [r4, #8]
 8009a38:	6823      	ldr	r3, [r4, #0]
 8009a3a:	4433      	add	r3, r6
 8009a3c:	6023      	str	r3, [r4, #0]
 8009a3e:	2000      	movs	r0, #0
 8009a40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a44:	462a      	mov	r2, r5
 8009a46:	f000 fa15 	bl	8009e74 <_realloc_r>
 8009a4a:	4606      	mov	r6, r0
 8009a4c:	2800      	cmp	r0, #0
 8009a4e:	d1e0      	bne.n	8009a12 <__ssputs_r+0x5c>
 8009a50:	6921      	ldr	r1, [r4, #16]
 8009a52:	4650      	mov	r0, sl
 8009a54:	f7fe fea4 	bl	80087a0 <_free_r>
 8009a58:	230c      	movs	r3, #12
 8009a5a:	f8ca 3000 	str.w	r3, [sl]
 8009a5e:	89a3      	ldrh	r3, [r4, #12]
 8009a60:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009a64:	81a3      	strh	r3, [r4, #12]
 8009a66:	f04f 30ff 	mov.w	r0, #4294967295
 8009a6a:	e7e9      	b.n	8009a40 <__ssputs_r+0x8a>

08009a6c <_svfiprintf_r>:
 8009a6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a70:	4698      	mov	r8, r3
 8009a72:	898b      	ldrh	r3, [r1, #12]
 8009a74:	061b      	lsls	r3, r3, #24
 8009a76:	b09d      	sub	sp, #116	@ 0x74
 8009a78:	4607      	mov	r7, r0
 8009a7a:	460d      	mov	r5, r1
 8009a7c:	4614      	mov	r4, r2
 8009a7e:	d510      	bpl.n	8009aa2 <_svfiprintf_r+0x36>
 8009a80:	690b      	ldr	r3, [r1, #16]
 8009a82:	b973      	cbnz	r3, 8009aa2 <_svfiprintf_r+0x36>
 8009a84:	2140      	movs	r1, #64	@ 0x40
 8009a86:	f7ff fa39 	bl	8008efc <_malloc_r>
 8009a8a:	6028      	str	r0, [r5, #0]
 8009a8c:	6128      	str	r0, [r5, #16]
 8009a8e:	b930      	cbnz	r0, 8009a9e <_svfiprintf_r+0x32>
 8009a90:	230c      	movs	r3, #12
 8009a92:	603b      	str	r3, [r7, #0]
 8009a94:	f04f 30ff 	mov.w	r0, #4294967295
 8009a98:	b01d      	add	sp, #116	@ 0x74
 8009a9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a9e:	2340      	movs	r3, #64	@ 0x40
 8009aa0:	616b      	str	r3, [r5, #20]
 8009aa2:	2300      	movs	r3, #0
 8009aa4:	9309      	str	r3, [sp, #36]	@ 0x24
 8009aa6:	2320      	movs	r3, #32
 8009aa8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009aac:	f8cd 800c 	str.w	r8, [sp, #12]
 8009ab0:	2330      	movs	r3, #48	@ 0x30
 8009ab2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009c50 <_svfiprintf_r+0x1e4>
 8009ab6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009aba:	f04f 0901 	mov.w	r9, #1
 8009abe:	4623      	mov	r3, r4
 8009ac0:	469a      	mov	sl, r3
 8009ac2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009ac6:	b10a      	cbz	r2, 8009acc <_svfiprintf_r+0x60>
 8009ac8:	2a25      	cmp	r2, #37	@ 0x25
 8009aca:	d1f9      	bne.n	8009ac0 <_svfiprintf_r+0x54>
 8009acc:	ebba 0b04 	subs.w	fp, sl, r4
 8009ad0:	d00b      	beq.n	8009aea <_svfiprintf_r+0x7e>
 8009ad2:	465b      	mov	r3, fp
 8009ad4:	4622      	mov	r2, r4
 8009ad6:	4629      	mov	r1, r5
 8009ad8:	4638      	mov	r0, r7
 8009ada:	f7ff ff6c 	bl	80099b6 <__ssputs_r>
 8009ade:	3001      	adds	r0, #1
 8009ae0:	f000 80a7 	beq.w	8009c32 <_svfiprintf_r+0x1c6>
 8009ae4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009ae6:	445a      	add	r2, fp
 8009ae8:	9209      	str	r2, [sp, #36]	@ 0x24
 8009aea:	f89a 3000 	ldrb.w	r3, [sl]
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	f000 809f 	beq.w	8009c32 <_svfiprintf_r+0x1c6>
 8009af4:	2300      	movs	r3, #0
 8009af6:	f04f 32ff 	mov.w	r2, #4294967295
 8009afa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009afe:	f10a 0a01 	add.w	sl, sl, #1
 8009b02:	9304      	str	r3, [sp, #16]
 8009b04:	9307      	str	r3, [sp, #28]
 8009b06:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009b0a:	931a      	str	r3, [sp, #104]	@ 0x68
 8009b0c:	4654      	mov	r4, sl
 8009b0e:	2205      	movs	r2, #5
 8009b10:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b14:	484e      	ldr	r0, [pc, #312]	@ (8009c50 <_svfiprintf_r+0x1e4>)
 8009b16:	f7f6 fb7b 	bl	8000210 <memchr>
 8009b1a:	9a04      	ldr	r2, [sp, #16]
 8009b1c:	b9d8      	cbnz	r0, 8009b56 <_svfiprintf_r+0xea>
 8009b1e:	06d0      	lsls	r0, r2, #27
 8009b20:	bf44      	itt	mi
 8009b22:	2320      	movmi	r3, #32
 8009b24:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009b28:	0711      	lsls	r1, r2, #28
 8009b2a:	bf44      	itt	mi
 8009b2c:	232b      	movmi	r3, #43	@ 0x2b
 8009b2e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009b32:	f89a 3000 	ldrb.w	r3, [sl]
 8009b36:	2b2a      	cmp	r3, #42	@ 0x2a
 8009b38:	d015      	beq.n	8009b66 <_svfiprintf_r+0xfa>
 8009b3a:	9a07      	ldr	r2, [sp, #28]
 8009b3c:	4654      	mov	r4, sl
 8009b3e:	2000      	movs	r0, #0
 8009b40:	f04f 0c0a 	mov.w	ip, #10
 8009b44:	4621      	mov	r1, r4
 8009b46:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009b4a:	3b30      	subs	r3, #48	@ 0x30
 8009b4c:	2b09      	cmp	r3, #9
 8009b4e:	d94b      	bls.n	8009be8 <_svfiprintf_r+0x17c>
 8009b50:	b1b0      	cbz	r0, 8009b80 <_svfiprintf_r+0x114>
 8009b52:	9207      	str	r2, [sp, #28]
 8009b54:	e014      	b.n	8009b80 <_svfiprintf_r+0x114>
 8009b56:	eba0 0308 	sub.w	r3, r0, r8
 8009b5a:	fa09 f303 	lsl.w	r3, r9, r3
 8009b5e:	4313      	orrs	r3, r2
 8009b60:	9304      	str	r3, [sp, #16]
 8009b62:	46a2      	mov	sl, r4
 8009b64:	e7d2      	b.n	8009b0c <_svfiprintf_r+0xa0>
 8009b66:	9b03      	ldr	r3, [sp, #12]
 8009b68:	1d19      	adds	r1, r3, #4
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	9103      	str	r1, [sp, #12]
 8009b6e:	2b00      	cmp	r3, #0
 8009b70:	bfbb      	ittet	lt
 8009b72:	425b      	neglt	r3, r3
 8009b74:	f042 0202 	orrlt.w	r2, r2, #2
 8009b78:	9307      	strge	r3, [sp, #28]
 8009b7a:	9307      	strlt	r3, [sp, #28]
 8009b7c:	bfb8      	it	lt
 8009b7e:	9204      	strlt	r2, [sp, #16]
 8009b80:	7823      	ldrb	r3, [r4, #0]
 8009b82:	2b2e      	cmp	r3, #46	@ 0x2e
 8009b84:	d10a      	bne.n	8009b9c <_svfiprintf_r+0x130>
 8009b86:	7863      	ldrb	r3, [r4, #1]
 8009b88:	2b2a      	cmp	r3, #42	@ 0x2a
 8009b8a:	d132      	bne.n	8009bf2 <_svfiprintf_r+0x186>
 8009b8c:	9b03      	ldr	r3, [sp, #12]
 8009b8e:	1d1a      	adds	r2, r3, #4
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	9203      	str	r2, [sp, #12]
 8009b94:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009b98:	3402      	adds	r4, #2
 8009b9a:	9305      	str	r3, [sp, #20]
 8009b9c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009c60 <_svfiprintf_r+0x1f4>
 8009ba0:	7821      	ldrb	r1, [r4, #0]
 8009ba2:	2203      	movs	r2, #3
 8009ba4:	4650      	mov	r0, sl
 8009ba6:	f7f6 fb33 	bl	8000210 <memchr>
 8009baa:	b138      	cbz	r0, 8009bbc <_svfiprintf_r+0x150>
 8009bac:	9b04      	ldr	r3, [sp, #16]
 8009bae:	eba0 000a 	sub.w	r0, r0, sl
 8009bb2:	2240      	movs	r2, #64	@ 0x40
 8009bb4:	4082      	lsls	r2, r0
 8009bb6:	4313      	orrs	r3, r2
 8009bb8:	3401      	adds	r4, #1
 8009bba:	9304      	str	r3, [sp, #16]
 8009bbc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009bc0:	4824      	ldr	r0, [pc, #144]	@ (8009c54 <_svfiprintf_r+0x1e8>)
 8009bc2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009bc6:	2206      	movs	r2, #6
 8009bc8:	f7f6 fb22 	bl	8000210 <memchr>
 8009bcc:	2800      	cmp	r0, #0
 8009bce:	d036      	beq.n	8009c3e <_svfiprintf_r+0x1d2>
 8009bd0:	4b21      	ldr	r3, [pc, #132]	@ (8009c58 <_svfiprintf_r+0x1ec>)
 8009bd2:	bb1b      	cbnz	r3, 8009c1c <_svfiprintf_r+0x1b0>
 8009bd4:	9b03      	ldr	r3, [sp, #12]
 8009bd6:	3307      	adds	r3, #7
 8009bd8:	f023 0307 	bic.w	r3, r3, #7
 8009bdc:	3308      	adds	r3, #8
 8009bde:	9303      	str	r3, [sp, #12]
 8009be0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009be2:	4433      	add	r3, r6
 8009be4:	9309      	str	r3, [sp, #36]	@ 0x24
 8009be6:	e76a      	b.n	8009abe <_svfiprintf_r+0x52>
 8009be8:	fb0c 3202 	mla	r2, ip, r2, r3
 8009bec:	460c      	mov	r4, r1
 8009bee:	2001      	movs	r0, #1
 8009bf0:	e7a8      	b.n	8009b44 <_svfiprintf_r+0xd8>
 8009bf2:	2300      	movs	r3, #0
 8009bf4:	3401      	adds	r4, #1
 8009bf6:	9305      	str	r3, [sp, #20]
 8009bf8:	4619      	mov	r1, r3
 8009bfa:	f04f 0c0a 	mov.w	ip, #10
 8009bfe:	4620      	mov	r0, r4
 8009c00:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009c04:	3a30      	subs	r2, #48	@ 0x30
 8009c06:	2a09      	cmp	r2, #9
 8009c08:	d903      	bls.n	8009c12 <_svfiprintf_r+0x1a6>
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d0c6      	beq.n	8009b9c <_svfiprintf_r+0x130>
 8009c0e:	9105      	str	r1, [sp, #20]
 8009c10:	e7c4      	b.n	8009b9c <_svfiprintf_r+0x130>
 8009c12:	fb0c 2101 	mla	r1, ip, r1, r2
 8009c16:	4604      	mov	r4, r0
 8009c18:	2301      	movs	r3, #1
 8009c1a:	e7f0      	b.n	8009bfe <_svfiprintf_r+0x192>
 8009c1c:	ab03      	add	r3, sp, #12
 8009c1e:	9300      	str	r3, [sp, #0]
 8009c20:	462a      	mov	r2, r5
 8009c22:	4b0e      	ldr	r3, [pc, #56]	@ (8009c5c <_svfiprintf_r+0x1f0>)
 8009c24:	a904      	add	r1, sp, #16
 8009c26:	4638      	mov	r0, r7
 8009c28:	f7fd f9ce 	bl	8006fc8 <_printf_float>
 8009c2c:	1c42      	adds	r2, r0, #1
 8009c2e:	4606      	mov	r6, r0
 8009c30:	d1d6      	bne.n	8009be0 <_svfiprintf_r+0x174>
 8009c32:	89ab      	ldrh	r3, [r5, #12]
 8009c34:	065b      	lsls	r3, r3, #25
 8009c36:	f53f af2d 	bmi.w	8009a94 <_svfiprintf_r+0x28>
 8009c3a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009c3c:	e72c      	b.n	8009a98 <_svfiprintf_r+0x2c>
 8009c3e:	ab03      	add	r3, sp, #12
 8009c40:	9300      	str	r3, [sp, #0]
 8009c42:	462a      	mov	r2, r5
 8009c44:	4b05      	ldr	r3, [pc, #20]	@ (8009c5c <_svfiprintf_r+0x1f0>)
 8009c46:	a904      	add	r1, sp, #16
 8009c48:	4638      	mov	r0, r7
 8009c4a:	f7fd fc55 	bl	80074f8 <_printf_i>
 8009c4e:	e7ed      	b.n	8009c2c <_svfiprintf_r+0x1c0>
 8009c50:	0800b731 	.word	0x0800b731
 8009c54:	0800b73b 	.word	0x0800b73b
 8009c58:	08006fc9 	.word	0x08006fc9
 8009c5c:	080099b7 	.word	0x080099b7
 8009c60:	0800b737 	.word	0x0800b737

08009c64 <__sflush_r>:
 8009c64:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009c68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c6c:	0716      	lsls	r6, r2, #28
 8009c6e:	4605      	mov	r5, r0
 8009c70:	460c      	mov	r4, r1
 8009c72:	d454      	bmi.n	8009d1e <__sflush_r+0xba>
 8009c74:	684b      	ldr	r3, [r1, #4]
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	dc02      	bgt.n	8009c80 <__sflush_r+0x1c>
 8009c7a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	dd48      	ble.n	8009d12 <__sflush_r+0xae>
 8009c80:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009c82:	2e00      	cmp	r6, #0
 8009c84:	d045      	beq.n	8009d12 <__sflush_r+0xae>
 8009c86:	2300      	movs	r3, #0
 8009c88:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009c8c:	682f      	ldr	r7, [r5, #0]
 8009c8e:	6a21      	ldr	r1, [r4, #32]
 8009c90:	602b      	str	r3, [r5, #0]
 8009c92:	d030      	beq.n	8009cf6 <__sflush_r+0x92>
 8009c94:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009c96:	89a3      	ldrh	r3, [r4, #12]
 8009c98:	0759      	lsls	r1, r3, #29
 8009c9a:	d505      	bpl.n	8009ca8 <__sflush_r+0x44>
 8009c9c:	6863      	ldr	r3, [r4, #4]
 8009c9e:	1ad2      	subs	r2, r2, r3
 8009ca0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009ca2:	b10b      	cbz	r3, 8009ca8 <__sflush_r+0x44>
 8009ca4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009ca6:	1ad2      	subs	r2, r2, r3
 8009ca8:	2300      	movs	r3, #0
 8009caa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009cac:	6a21      	ldr	r1, [r4, #32]
 8009cae:	4628      	mov	r0, r5
 8009cb0:	47b0      	blx	r6
 8009cb2:	1c43      	adds	r3, r0, #1
 8009cb4:	89a3      	ldrh	r3, [r4, #12]
 8009cb6:	d106      	bne.n	8009cc6 <__sflush_r+0x62>
 8009cb8:	6829      	ldr	r1, [r5, #0]
 8009cba:	291d      	cmp	r1, #29
 8009cbc:	d82b      	bhi.n	8009d16 <__sflush_r+0xb2>
 8009cbe:	4a2a      	ldr	r2, [pc, #168]	@ (8009d68 <__sflush_r+0x104>)
 8009cc0:	410a      	asrs	r2, r1
 8009cc2:	07d6      	lsls	r6, r2, #31
 8009cc4:	d427      	bmi.n	8009d16 <__sflush_r+0xb2>
 8009cc6:	2200      	movs	r2, #0
 8009cc8:	6062      	str	r2, [r4, #4]
 8009cca:	04d9      	lsls	r1, r3, #19
 8009ccc:	6922      	ldr	r2, [r4, #16]
 8009cce:	6022      	str	r2, [r4, #0]
 8009cd0:	d504      	bpl.n	8009cdc <__sflush_r+0x78>
 8009cd2:	1c42      	adds	r2, r0, #1
 8009cd4:	d101      	bne.n	8009cda <__sflush_r+0x76>
 8009cd6:	682b      	ldr	r3, [r5, #0]
 8009cd8:	b903      	cbnz	r3, 8009cdc <__sflush_r+0x78>
 8009cda:	6560      	str	r0, [r4, #84]	@ 0x54
 8009cdc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009cde:	602f      	str	r7, [r5, #0]
 8009ce0:	b1b9      	cbz	r1, 8009d12 <__sflush_r+0xae>
 8009ce2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009ce6:	4299      	cmp	r1, r3
 8009ce8:	d002      	beq.n	8009cf0 <__sflush_r+0x8c>
 8009cea:	4628      	mov	r0, r5
 8009cec:	f7fe fd58 	bl	80087a0 <_free_r>
 8009cf0:	2300      	movs	r3, #0
 8009cf2:	6363      	str	r3, [r4, #52]	@ 0x34
 8009cf4:	e00d      	b.n	8009d12 <__sflush_r+0xae>
 8009cf6:	2301      	movs	r3, #1
 8009cf8:	4628      	mov	r0, r5
 8009cfa:	47b0      	blx	r6
 8009cfc:	4602      	mov	r2, r0
 8009cfe:	1c50      	adds	r0, r2, #1
 8009d00:	d1c9      	bne.n	8009c96 <__sflush_r+0x32>
 8009d02:	682b      	ldr	r3, [r5, #0]
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	d0c6      	beq.n	8009c96 <__sflush_r+0x32>
 8009d08:	2b1d      	cmp	r3, #29
 8009d0a:	d001      	beq.n	8009d10 <__sflush_r+0xac>
 8009d0c:	2b16      	cmp	r3, #22
 8009d0e:	d11e      	bne.n	8009d4e <__sflush_r+0xea>
 8009d10:	602f      	str	r7, [r5, #0]
 8009d12:	2000      	movs	r0, #0
 8009d14:	e022      	b.n	8009d5c <__sflush_r+0xf8>
 8009d16:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009d1a:	b21b      	sxth	r3, r3
 8009d1c:	e01b      	b.n	8009d56 <__sflush_r+0xf2>
 8009d1e:	690f      	ldr	r7, [r1, #16]
 8009d20:	2f00      	cmp	r7, #0
 8009d22:	d0f6      	beq.n	8009d12 <__sflush_r+0xae>
 8009d24:	0793      	lsls	r3, r2, #30
 8009d26:	680e      	ldr	r6, [r1, #0]
 8009d28:	bf08      	it	eq
 8009d2a:	694b      	ldreq	r3, [r1, #20]
 8009d2c:	600f      	str	r7, [r1, #0]
 8009d2e:	bf18      	it	ne
 8009d30:	2300      	movne	r3, #0
 8009d32:	eba6 0807 	sub.w	r8, r6, r7
 8009d36:	608b      	str	r3, [r1, #8]
 8009d38:	f1b8 0f00 	cmp.w	r8, #0
 8009d3c:	dde9      	ble.n	8009d12 <__sflush_r+0xae>
 8009d3e:	6a21      	ldr	r1, [r4, #32]
 8009d40:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009d42:	4643      	mov	r3, r8
 8009d44:	463a      	mov	r2, r7
 8009d46:	4628      	mov	r0, r5
 8009d48:	47b0      	blx	r6
 8009d4a:	2800      	cmp	r0, #0
 8009d4c:	dc08      	bgt.n	8009d60 <__sflush_r+0xfc>
 8009d4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d52:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009d56:	81a3      	strh	r3, [r4, #12]
 8009d58:	f04f 30ff 	mov.w	r0, #4294967295
 8009d5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d60:	4407      	add	r7, r0
 8009d62:	eba8 0800 	sub.w	r8, r8, r0
 8009d66:	e7e7      	b.n	8009d38 <__sflush_r+0xd4>
 8009d68:	dfbffffe 	.word	0xdfbffffe

08009d6c <_fflush_r>:
 8009d6c:	b538      	push	{r3, r4, r5, lr}
 8009d6e:	690b      	ldr	r3, [r1, #16]
 8009d70:	4605      	mov	r5, r0
 8009d72:	460c      	mov	r4, r1
 8009d74:	b913      	cbnz	r3, 8009d7c <_fflush_r+0x10>
 8009d76:	2500      	movs	r5, #0
 8009d78:	4628      	mov	r0, r5
 8009d7a:	bd38      	pop	{r3, r4, r5, pc}
 8009d7c:	b118      	cbz	r0, 8009d86 <_fflush_r+0x1a>
 8009d7e:	6a03      	ldr	r3, [r0, #32]
 8009d80:	b90b      	cbnz	r3, 8009d86 <_fflush_r+0x1a>
 8009d82:	f7fd fd65 	bl	8007850 <__sinit>
 8009d86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d0f3      	beq.n	8009d76 <_fflush_r+0xa>
 8009d8e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009d90:	07d0      	lsls	r0, r2, #31
 8009d92:	d404      	bmi.n	8009d9e <_fflush_r+0x32>
 8009d94:	0599      	lsls	r1, r3, #22
 8009d96:	d402      	bmi.n	8009d9e <_fflush_r+0x32>
 8009d98:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009d9a:	f7fd fe9a 	bl	8007ad2 <__retarget_lock_acquire_recursive>
 8009d9e:	4628      	mov	r0, r5
 8009da0:	4621      	mov	r1, r4
 8009da2:	f7ff ff5f 	bl	8009c64 <__sflush_r>
 8009da6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009da8:	07da      	lsls	r2, r3, #31
 8009daa:	4605      	mov	r5, r0
 8009dac:	d4e4      	bmi.n	8009d78 <_fflush_r+0xc>
 8009dae:	89a3      	ldrh	r3, [r4, #12]
 8009db0:	059b      	lsls	r3, r3, #22
 8009db2:	d4e1      	bmi.n	8009d78 <_fflush_r+0xc>
 8009db4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009db6:	f7fd fe8d 	bl	8007ad4 <__retarget_lock_release_recursive>
 8009dba:	e7dd      	b.n	8009d78 <_fflush_r+0xc>

08009dbc <memmove>:
 8009dbc:	4288      	cmp	r0, r1
 8009dbe:	b510      	push	{r4, lr}
 8009dc0:	eb01 0402 	add.w	r4, r1, r2
 8009dc4:	d902      	bls.n	8009dcc <memmove+0x10>
 8009dc6:	4284      	cmp	r4, r0
 8009dc8:	4623      	mov	r3, r4
 8009dca:	d807      	bhi.n	8009ddc <memmove+0x20>
 8009dcc:	1e43      	subs	r3, r0, #1
 8009dce:	42a1      	cmp	r1, r4
 8009dd0:	d008      	beq.n	8009de4 <memmove+0x28>
 8009dd2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009dd6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009dda:	e7f8      	b.n	8009dce <memmove+0x12>
 8009ddc:	4402      	add	r2, r0
 8009dde:	4601      	mov	r1, r0
 8009de0:	428a      	cmp	r2, r1
 8009de2:	d100      	bne.n	8009de6 <memmove+0x2a>
 8009de4:	bd10      	pop	{r4, pc}
 8009de6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009dea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009dee:	e7f7      	b.n	8009de0 <memmove+0x24>

08009df0 <_sbrk_r>:
 8009df0:	b538      	push	{r3, r4, r5, lr}
 8009df2:	4d06      	ldr	r5, [pc, #24]	@ (8009e0c <_sbrk_r+0x1c>)
 8009df4:	2300      	movs	r3, #0
 8009df6:	4604      	mov	r4, r0
 8009df8:	4608      	mov	r0, r1
 8009dfa:	602b      	str	r3, [r5, #0]
 8009dfc:	f7f8 fe66 	bl	8002acc <_sbrk>
 8009e00:	1c43      	adds	r3, r0, #1
 8009e02:	d102      	bne.n	8009e0a <_sbrk_r+0x1a>
 8009e04:	682b      	ldr	r3, [r5, #0]
 8009e06:	b103      	cbz	r3, 8009e0a <_sbrk_r+0x1a>
 8009e08:	6023      	str	r3, [r4, #0]
 8009e0a:	bd38      	pop	{r3, r4, r5, pc}
 8009e0c:	2000315c 	.word	0x2000315c

08009e10 <__assert_func>:
 8009e10:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009e12:	4614      	mov	r4, r2
 8009e14:	461a      	mov	r2, r3
 8009e16:	4b09      	ldr	r3, [pc, #36]	@ (8009e3c <__assert_func+0x2c>)
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	4605      	mov	r5, r0
 8009e1c:	68d8      	ldr	r0, [r3, #12]
 8009e1e:	b954      	cbnz	r4, 8009e36 <__assert_func+0x26>
 8009e20:	4b07      	ldr	r3, [pc, #28]	@ (8009e40 <__assert_func+0x30>)
 8009e22:	461c      	mov	r4, r3
 8009e24:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009e28:	9100      	str	r1, [sp, #0]
 8009e2a:	462b      	mov	r3, r5
 8009e2c:	4905      	ldr	r1, [pc, #20]	@ (8009e44 <__assert_func+0x34>)
 8009e2e:	f000 f84f 	bl	8009ed0 <fiprintf>
 8009e32:	f000 f85f 	bl	8009ef4 <abort>
 8009e36:	4b04      	ldr	r3, [pc, #16]	@ (8009e48 <__assert_func+0x38>)
 8009e38:	e7f4      	b.n	8009e24 <__assert_func+0x14>
 8009e3a:	bf00      	nop
 8009e3c:	20000190 	.word	0x20000190
 8009e40:	0800b77d 	.word	0x0800b77d
 8009e44:	0800b74f 	.word	0x0800b74f
 8009e48:	0800b742 	.word	0x0800b742

08009e4c <_calloc_r>:
 8009e4c:	b570      	push	{r4, r5, r6, lr}
 8009e4e:	fba1 5402 	umull	r5, r4, r1, r2
 8009e52:	b93c      	cbnz	r4, 8009e64 <_calloc_r+0x18>
 8009e54:	4629      	mov	r1, r5
 8009e56:	f7ff f851 	bl	8008efc <_malloc_r>
 8009e5a:	4606      	mov	r6, r0
 8009e5c:	b928      	cbnz	r0, 8009e6a <_calloc_r+0x1e>
 8009e5e:	2600      	movs	r6, #0
 8009e60:	4630      	mov	r0, r6
 8009e62:	bd70      	pop	{r4, r5, r6, pc}
 8009e64:	220c      	movs	r2, #12
 8009e66:	6002      	str	r2, [r0, #0]
 8009e68:	e7f9      	b.n	8009e5e <_calloc_r+0x12>
 8009e6a:	462a      	mov	r2, r5
 8009e6c:	4621      	mov	r1, r4
 8009e6e:	f7fd fda1 	bl	80079b4 <memset>
 8009e72:	e7f5      	b.n	8009e60 <_calloc_r+0x14>

08009e74 <_realloc_r>:
 8009e74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e78:	4680      	mov	r8, r0
 8009e7a:	4615      	mov	r5, r2
 8009e7c:	460c      	mov	r4, r1
 8009e7e:	b921      	cbnz	r1, 8009e8a <_realloc_r+0x16>
 8009e80:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009e84:	4611      	mov	r1, r2
 8009e86:	f7ff b839 	b.w	8008efc <_malloc_r>
 8009e8a:	b92a      	cbnz	r2, 8009e98 <_realloc_r+0x24>
 8009e8c:	f7fe fc88 	bl	80087a0 <_free_r>
 8009e90:	2400      	movs	r4, #0
 8009e92:	4620      	mov	r0, r4
 8009e94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009e98:	f000 f833 	bl	8009f02 <_malloc_usable_size_r>
 8009e9c:	4285      	cmp	r5, r0
 8009e9e:	4606      	mov	r6, r0
 8009ea0:	d802      	bhi.n	8009ea8 <_realloc_r+0x34>
 8009ea2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8009ea6:	d8f4      	bhi.n	8009e92 <_realloc_r+0x1e>
 8009ea8:	4629      	mov	r1, r5
 8009eaa:	4640      	mov	r0, r8
 8009eac:	f7ff f826 	bl	8008efc <_malloc_r>
 8009eb0:	4607      	mov	r7, r0
 8009eb2:	2800      	cmp	r0, #0
 8009eb4:	d0ec      	beq.n	8009e90 <_realloc_r+0x1c>
 8009eb6:	42b5      	cmp	r5, r6
 8009eb8:	462a      	mov	r2, r5
 8009eba:	4621      	mov	r1, r4
 8009ebc:	bf28      	it	cs
 8009ebe:	4632      	movcs	r2, r6
 8009ec0:	f7fd fe09 	bl	8007ad6 <memcpy>
 8009ec4:	4621      	mov	r1, r4
 8009ec6:	4640      	mov	r0, r8
 8009ec8:	f7fe fc6a 	bl	80087a0 <_free_r>
 8009ecc:	463c      	mov	r4, r7
 8009ece:	e7e0      	b.n	8009e92 <_realloc_r+0x1e>

08009ed0 <fiprintf>:
 8009ed0:	b40e      	push	{r1, r2, r3}
 8009ed2:	b503      	push	{r0, r1, lr}
 8009ed4:	4601      	mov	r1, r0
 8009ed6:	ab03      	add	r3, sp, #12
 8009ed8:	4805      	ldr	r0, [pc, #20]	@ (8009ef0 <fiprintf+0x20>)
 8009eda:	f853 2b04 	ldr.w	r2, [r3], #4
 8009ede:	6800      	ldr	r0, [r0, #0]
 8009ee0:	9301      	str	r3, [sp, #4]
 8009ee2:	f000 f83f 	bl	8009f64 <_vfiprintf_r>
 8009ee6:	b002      	add	sp, #8
 8009ee8:	f85d eb04 	ldr.w	lr, [sp], #4
 8009eec:	b003      	add	sp, #12
 8009eee:	4770      	bx	lr
 8009ef0:	20000190 	.word	0x20000190

08009ef4 <abort>:
 8009ef4:	b508      	push	{r3, lr}
 8009ef6:	2006      	movs	r0, #6
 8009ef8:	f000 fa08 	bl	800a30c <raise>
 8009efc:	2001      	movs	r0, #1
 8009efe:	f7f8 fd6d 	bl	80029dc <_exit>

08009f02 <_malloc_usable_size_r>:
 8009f02:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009f06:	1f18      	subs	r0, r3, #4
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	bfbc      	itt	lt
 8009f0c:	580b      	ldrlt	r3, [r1, r0]
 8009f0e:	18c0      	addlt	r0, r0, r3
 8009f10:	4770      	bx	lr

08009f12 <__sfputc_r>:
 8009f12:	6893      	ldr	r3, [r2, #8]
 8009f14:	3b01      	subs	r3, #1
 8009f16:	2b00      	cmp	r3, #0
 8009f18:	b410      	push	{r4}
 8009f1a:	6093      	str	r3, [r2, #8]
 8009f1c:	da08      	bge.n	8009f30 <__sfputc_r+0x1e>
 8009f1e:	6994      	ldr	r4, [r2, #24]
 8009f20:	42a3      	cmp	r3, r4
 8009f22:	db01      	blt.n	8009f28 <__sfputc_r+0x16>
 8009f24:	290a      	cmp	r1, #10
 8009f26:	d103      	bne.n	8009f30 <__sfputc_r+0x1e>
 8009f28:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009f2c:	f000 b932 	b.w	800a194 <__swbuf_r>
 8009f30:	6813      	ldr	r3, [r2, #0]
 8009f32:	1c58      	adds	r0, r3, #1
 8009f34:	6010      	str	r0, [r2, #0]
 8009f36:	7019      	strb	r1, [r3, #0]
 8009f38:	4608      	mov	r0, r1
 8009f3a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009f3e:	4770      	bx	lr

08009f40 <__sfputs_r>:
 8009f40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f42:	4606      	mov	r6, r0
 8009f44:	460f      	mov	r7, r1
 8009f46:	4614      	mov	r4, r2
 8009f48:	18d5      	adds	r5, r2, r3
 8009f4a:	42ac      	cmp	r4, r5
 8009f4c:	d101      	bne.n	8009f52 <__sfputs_r+0x12>
 8009f4e:	2000      	movs	r0, #0
 8009f50:	e007      	b.n	8009f62 <__sfputs_r+0x22>
 8009f52:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f56:	463a      	mov	r2, r7
 8009f58:	4630      	mov	r0, r6
 8009f5a:	f7ff ffda 	bl	8009f12 <__sfputc_r>
 8009f5e:	1c43      	adds	r3, r0, #1
 8009f60:	d1f3      	bne.n	8009f4a <__sfputs_r+0xa>
 8009f62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009f64 <_vfiprintf_r>:
 8009f64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f68:	460d      	mov	r5, r1
 8009f6a:	b09d      	sub	sp, #116	@ 0x74
 8009f6c:	4614      	mov	r4, r2
 8009f6e:	4698      	mov	r8, r3
 8009f70:	4606      	mov	r6, r0
 8009f72:	b118      	cbz	r0, 8009f7c <_vfiprintf_r+0x18>
 8009f74:	6a03      	ldr	r3, [r0, #32]
 8009f76:	b90b      	cbnz	r3, 8009f7c <_vfiprintf_r+0x18>
 8009f78:	f7fd fc6a 	bl	8007850 <__sinit>
 8009f7c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009f7e:	07d9      	lsls	r1, r3, #31
 8009f80:	d405      	bmi.n	8009f8e <_vfiprintf_r+0x2a>
 8009f82:	89ab      	ldrh	r3, [r5, #12]
 8009f84:	059a      	lsls	r2, r3, #22
 8009f86:	d402      	bmi.n	8009f8e <_vfiprintf_r+0x2a>
 8009f88:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009f8a:	f7fd fda2 	bl	8007ad2 <__retarget_lock_acquire_recursive>
 8009f8e:	89ab      	ldrh	r3, [r5, #12]
 8009f90:	071b      	lsls	r3, r3, #28
 8009f92:	d501      	bpl.n	8009f98 <_vfiprintf_r+0x34>
 8009f94:	692b      	ldr	r3, [r5, #16]
 8009f96:	b99b      	cbnz	r3, 8009fc0 <_vfiprintf_r+0x5c>
 8009f98:	4629      	mov	r1, r5
 8009f9a:	4630      	mov	r0, r6
 8009f9c:	f000 f938 	bl	800a210 <__swsetup_r>
 8009fa0:	b170      	cbz	r0, 8009fc0 <_vfiprintf_r+0x5c>
 8009fa2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009fa4:	07dc      	lsls	r4, r3, #31
 8009fa6:	d504      	bpl.n	8009fb2 <_vfiprintf_r+0x4e>
 8009fa8:	f04f 30ff 	mov.w	r0, #4294967295
 8009fac:	b01d      	add	sp, #116	@ 0x74
 8009fae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009fb2:	89ab      	ldrh	r3, [r5, #12]
 8009fb4:	0598      	lsls	r0, r3, #22
 8009fb6:	d4f7      	bmi.n	8009fa8 <_vfiprintf_r+0x44>
 8009fb8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009fba:	f7fd fd8b 	bl	8007ad4 <__retarget_lock_release_recursive>
 8009fbe:	e7f3      	b.n	8009fa8 <_vfiprintf_r+0x44>
 8009fc0:	2300      	movs	r3, #0
 8009fc2:	9309      	str	r3, [sp, #36]	@ 0x24
 8009fc4:	2320      	movs	r3, #32
 8009fc6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009fca:	f8cd 800c 	str.w	r8, [sp, #12]
 8009fce:	2330      	movs	r3, #48	@ 0x30
 8009fd0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a180 <_vfiprintf_r+0x21c>
 8009fd4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009fd8:	f04f 0901 	mov.w	r9, #1
 8009fdc:	4623      	mov	r3, r4
 8009fde:	469a      	mov	sl, r3
 8009fe0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009fe4:	b10a      	cbz	r2, 8009fea <_vfiprintf_r+0x86>
 8009fe6:	2a25      	cmp	r2, #37	@ 0x25
 8009fe8:	d1f9      	bne.n	8009fde <_vfiprintf_r+0x7a>
 8009fea:	ebba 0b04 	subs.w	fp, sl, r4
 8009fee:	d00b      	beq.n	800a008 <_vfiprintf_r+0xa4>
 8009ff0:	465b      	mov	r3, fp
 8009ff2:	4622      	mov	r2, r4
 8009ff4:	4629      	mov	r1, r5
 8009ff6:	4630      	mov	r0, r6
 8009ff8:	f7ff ffa2 	bl	8009f40 <__sfputs_r>
 8009ffc:	3001      	adds	r0, #1
 8009ffe:	f000 80a7 	beq.w	800a150 <_vfiprintf_r+0x1ec>
 800a002:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a004:	445a      	add	r2, fp
 800a006:	9209      	str	r2, [sp, #36]	@ 0x24
 800a008:	f89a 3000 	ldrb.w	r3, [sl]
 800a00c:	2b00      	cmp	r3, #0
 800a00e:	f000 809f 	beq.w	800a150 <_vfiprintf_r+0x1ec>
 800a012:	2300      	movs	r3, #0
 800a014:	f04f 32ff 	mov.w	r2, #4294967295
 800a018:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a01c:	f10a 0a01 	add.w	sl, sl, #1
 800a020:	9304      	str	r3, [sp, #16]
 800a022:	9307      	str	r3, [sp, #28]
 800a024:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a028:	931a      	str	r3, [sp, #104]	@ 0x68
 800a02a:	4654      	mov	r4, sl
 800a02c:	2205      	movs	r2, #5
 800a02e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a032:	4853      	ldr	r0, [pc, #332]	@ (800a180 <_vfiprintf_r+0x21c>)
 800a034:	f7f6 f8ec 	bl	8000210 <memchr>
 800a038:	9a04      	ldr	r2, [sp, #16]
 800a03a:	b9d8      	cbnz	r0, 800a074 <_vfiprintf_r+0x110>
 800a03c:	06d1      	lsls	r1, r2, #27
 800a03e:	bf44      	itt	mi
 800a040:	2320      	movmi	r3, #32
 800a042:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a046:	0713      	lsls	r3, r2, #28
 800a048:	bf44      	itt	mi
 800a04a:	232b      	movmi	r3, #43	@ 0x2b
 800a04c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a050:	f89a 3000 	ldrb.w	r3, [sl]
 800a054:	2b2a      	cmp	r3, #42	@ 0x2a
 800a056:	d015      	beq.n	800a084 <_vfiprintf_r+0x120>
 800a058:	9a07      	ldr	r2, [sp, #28]
 800a05a:	4654      	mov	r4, sl
 800a05c:	2000      	movs	r0, #0
 800a05e:	f04f 0c0a 	mov.w	ip, #10
 800a062:	4621      	mov	r1, r4
 800a064:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a068:	3b30      	subs	r3, #48	@ 0x30
 800a06a:	2b09      	cmp	r3, #9
 800a06c:	d94b      	bls.n	800a106 <_vfiprintf_r+0x1a2>
 800a06e:	b1b0      	cbz	r0, 800a09e <_vfiprintf_r+0x13a>
 800a070:	9207      	str	r2, [sp, #28]
 800a072:	e014      	b.n	800a09e <_vfiprintf_r+0x13a>
 800a074:	eba0 0308 	sub.w	r3, r0, r8
 800a078:	fa09 f303 	lsl.w	r3, r9, r3
 800a07c:	4313      	orrs	r3, r2
 800a07e:	9304      	str	r3, [sp, #16]
 800a080:	46a2      	mov	sl, r4
 800a082:	e7d2      	b.n	800a02a <_vfiprintf_r+0xc6>
 800a084:	9b03      	ldr	r3, [sp, #12]
 800a086:	1d19      	adds	r1, r3, #4
 800a088:	681b      	ldr	r3, [r3, #0]
 800a08a:	9103      	str	r1, [sp, #12]
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	bfbb      	ittet	lt
 800a090:	425b      	neglt	r3, r3
 800a092:	f042 0202 	orrlt.w	r2, r2, #2
 800a096:	9307      	strge	r3, [sp, #28]
 800a098:	9307      	strlt	r3, [sp, #28]
 800a09a:	bfb8      	it	lt
 800a09c:	9204      	strlt	r2, [sp, #16]
 800a09e:	7823      	ldrb	r3, [r4, #0]
 800a0a0:	2b2e      	cmp	r3, #46	@ 0x2e
 800a0a2:	d10a      	bne.n	800a0ba <_vfiprintf_r+0x156>
 800a0a4:	7863      	ldrb	r3, [r4, #1]
 800a0a6:	2b2a      	cmp	r3, #42	@ 0x2a
 800a0a8:	d132      	bne.n	800a110 <_vfiprintf_r+0x1ac>
 800a0aa:	9b03      	ldr	r3, [sp, #12]
 800a0ac:	1d1a      	adds	r2, r3, #4
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	9203      	str	r2, [sp, #12]
 800a0b2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a0b6:	3402      	adds	r4, #2
 800a0b8:	9305      	str	r3, [sp, #20]
 800a0ba:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a190 <_vfiprintf_r+0x22c>
 800a0be:	7821      	ldrb	r1, [r4, #0]
 800a0c0:	2203      	movs	r2, #3
 800a0c2:	4650      	mov	r0, sl
 800a0c4:	f7f6 f8a4 	bl	8000210 <memchr>
 800a0c8:	b138      	cbz	r0, 800a0da <_vfiprintf_r+0x176>
 800a0ca:	9b04      	ldr	r3, [sp, #16]
 800a0cc:	eba0 000a 	sub.w	r0, r0, sl
 800a0d0:	2240      	movs	r2, #64	@ 0x40
 800a0d2:	4082      	lsls	r2, r0
 800a0d4:	4313      	orrs	r3, r2
 800a0d6:	3401      	adds	r4, #1
 800a0d8:	9304      	str	r3, [sp, #16]
 800a0da:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a0de:	4829      	ldr	r0, [pc, #164]	@ (800a184 <_vfiprintf_r+0x220>)
 800a0e0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a0e4:	2206      	movs	r2, #6
 800a0e6:	f7f6 f893 	bl	8000210 <memchr>
 800a0ea:	2800      	cmp	r0, #0
 800a0ec:	d03f      	beq.n	800a16e <_vfiprintf_r+0x20a>
 800a0ee:	4b26      	ldr	r3, [pc, #152]	@ (800a188 <_vfiprintf_r+0x224>)
 800a0f0:	bb1b      	cbnz	r3, 800a13a <_vfiprintf_r+0x1d6>
 800a0f2:	9b03      	ldr	r3, [sp, #12]
 800a0f4:	3307      	adds	r3, #7
 800a0f6:	f023 0307 	bic.w	r3, r3, #7
 800a0fa:	3308      	adds	r3, #8
 800a0fc:	9303      	str	r3, [sp, #12]
 800a0fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a100:	443b      	add	r3, r7
 800a102:	9309      	str	r3, [sp, #36]	@ 0x24
 800a104:	e76a      	b.n	8009fdc <_vfiprintf_r+0x78>
 800a106:	fb0c 3202 	mla	r2, ip, r2, r3
 800a10a:	460c      	mov	r4, r1
 800a10c:	2001      	movs	r0, #1
 800a10e:	e7a8      	b.n	800a062 <_vfiprintf_r+0xfe>
 800a110:	2300      	movs	r3, #0
 800a112:	3401      	adds	r4, #1
 800a114:	9305      	str	r3, [sp, #20]
 800a116:	4619      	mov	r1, r3
 800a118:	f04f 0c0a 	mov.w	ip, #10
 800a11c:	4620      	mov	r0, r4
 800a11e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a122:	3a30      	subs	r2, #48	@ 0x30
 800a124:	2a09      	cmp	r2, #9
 800a126:	d903      	bls.n	800a130 <_vfiprintf_r+0x1cc>
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d0c6      	beq.n	800a0ba <_vfiprintf_r+0x156>
 800a12c:	9105      	str	r1, [sp, #20]
 800a12e:	e7c4      	b.n	800a0ba <_vfiprintf_r+0x156>
 800a130:	fb0c 2101 	mla	r1, ip, r1, r2
 800a134:	4604      	mov	r4, r0
 800a136:	2301      	movs	r3, #1
 800a138:	e7f0      	b.n	800a11c <_vfiprintf_r+0x1b8>
 800a13a:	ab03      	add	r3, sp, #12
 800a13c:	9300      	str	r3, [sp, #0]
 800a13e:	462a      	mov	r2, r5
 800a140:	4b12      	ldr	r3, [pc, #72]	@ (800a18c <_vfiprintf_r+0x228>)
 800a142:	a904      	add	r1, sp, #16
 800a144:	4630      	mov	r0, r6
 800a146:	f7fc ff3f 	bl	8006fc8 <_printf_float>
 800a14a:	4607      	mov	r7, r0
 800a14c:	1c78      	adds	r0, r7, #1
 800a14e:	d1d6      	bne.n	800a0fe <_vfiprintf_r+0x19a>
 800a150:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a152:	07d9      	lsls	r1, r3, #31
 800a154:	d405      	bmi.n	800a162 <_vfiprintf_r+0x1fe>
 800a156:	89ab      	ldrh	r3, [r5, #12]
 800a158:	059a      	lsls	r2, r3, #22
 800a15a:	d402      	bmi.n	800a162 <_vfiprintf_r+0x1fe>
 800a15c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a15e:	f7fd fcb9 	bl	8007ad4 <__retarget_lock_release_recursive>
 800a162:	89ab      	ldrh	r3, [r5, #12]
 800a164:	065b      	lsls	r3, r3, #25
 800a166:	f53f af1f 	bmi.w	8009fa8 <_vfiprintf_r+0x44>
 800a16a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a16c:	e71e      	b.n	8009fac <_vfiprintf_r+0x48>
 800a16e:	ab03      	add	r3, sp, #12
 800a170:	9300      	str	r3, [sp, #0]
 800a172:	462a      	mov	r2, r5
 800a174:	4b05      	ldr	r3, [pc, #20]	@ (800a18c <_vfiprintf_r+0x228>)
 800a176:	a904      	add	r1, sp, #16
 800a178:	4630      	mov	r0, r6
 800a17a:	f7fd f9bd 	bl	80074f8 <_printf_i>
 800a17e:	e7e4      	b.n	800a14a <_vfiprintf_r+0x1e6>
 800a180:	0800b731 	.word	0x0800b731
 800a184:	0800b73b 	.word	0x0800b73b
 800a188:	08006fc9 	.word	0x08006fc9
 800a18c:	08009f41 	.word	0x08009f41
 800a190:	0800b737 	.word	0x0800b737

0800a194 <__swbuf_r>:
 800a194:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a196:	460e      	mov	r6, r1
 800a198:	4614      	mov	r4, r2
 800a19a:	4605      	mov	r5, r0
 800a19c:	b118      	cbz	r0, 800a1a6 <__swbuf_r+0x12>
 800a19e:	6a03      	ldr	r3, [r0, #32]
 800a1a0:	b90b      	cbnz	r3, 800a1a6 <__swbuf_r+0x12>
 800a1a2:	f7fd fb55 	bl	8007850 <__sinit>
 800a1a6:	69a3      	ldr	r3, [r4, #24]
 800a1a8:	60a3      	str	r3, [r4, #8]
 800a1aa:	89a3      	ldrh	r3, [r4, #12]
 800a1ac:	071a      	lsls	r2, r3, #28
 800a1ae:	d501      	bpl.n	800a1b4 <__swbuf_r+0x20>
 800a1b0:	6923      	ldr	r3, [r4, #16]
 800a1b2:	b943      	cbnz	r3, 800a1c6 <__swbuf_r+0x32>
 800a1b4:	4621      	mov	r1, r4
 800a1b6:	4628      	mov	r0, r5
 800a1b8:	f000 f82a 	bl	800a210 <__swsetup_r>
 800a1bc:	b118      	cbz	r0, 800a1c6 <__swbuf_r+0x32>
 800a1be:	f04f 37ff 	mov.w	r7, #4294967295
 800a1c2:	4638      	mov	r0, r7
 800a1c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a1c6:	6823      	ldr	r3, [r4, #0]
 800a1c8:	6922      	ldr	r2, [r4, #16]
 800a1ca:	1a98      	subs	r0, r3, r2
 800a1cc:	6963      	ldr	r3, [r4, #20]
 800a1ce:	b2f6      	uxtb	r6, r6
 800a1d0:	4283      	cmp	r3, r0
 800a1d2:	4637      	mov	r7, r6
 800a1d4:	dc05      	bgt.n	800a1e2 <__swbuf_r+0x4e>
 800a1d6:	4621      	mov	r1, r4
 800a1d8:	4628      	mov	r0, r5
 800a1da:	f7ff fdc7 	bl	8009d6c <_fflush_r>
 800a1de:	2800      	cmp	r0, #0
 800a1e0:	d1ed      	bne.n	800a1be <__swbuf_r+0x2a>
 800a1e2:	68a3      	ldr	r3, [r4, #8]
 800a1e4:	3b01      	subs	r3, #1
 800a1e6:	60a3      	str	r3, [r4, #8]
 800a1e8:	6823      	ldr	r3, [r4, #0]
 800a1ea:	1c5a      	adds	r2, r3, #1
 800a1ec:	6022      	str	r2, [r4, #0]
 800a1ee:	701e      	strb	r6, [r3, #0]
 800a1f0:	6962      	ldr	r2, [r4, #20]
 800a1f2:	1c43      	adds	r3, r0, #1
 800a1f4:	429a      	cmp	r2, r3
 800a1f6:	d004      	beq.n	800a202 <__swbuf_r+0x6e>
 800a1f8:	89a3      	ldrh	r3, [r4, #12]
 800a1fa:	07db      	lsls	r3, r3, #31
 800a1fc:	d5e1      	bpl.n	800a1c2 <__swbuf_r+0x2e>
 800a1fe:	2e0a      	cmp	r6, #10
 800a200:	d1df      	bne.n	800a1c2 <__swbuf_r+0x2e>
 800a202:	4621      	mov	r1, r4
 800a204:	4628      	mov	r0, r5
 800a206:	f7ff fdb1 	bl	8009d6c <_fflush_r>
 800a20a:	2800      	cmp	r0, #0
 800a20c:	d0d9      	beq.n	800a1c2 <__swbuf_r+0x2e>
 800a20e:	e7d6      	b.n	800a1be <__swbuf_r+0x2a>

0800a210 <__swsetup_r>:
 800a210:	b538      	push	{r3, r4, r5, lr}
 800a212:	4b29      	ldr	r3, [pc, #164]	@ (800a2b8 <__swsetup_r+0xa8>)
 800a214:	4605      	mov	r5, r0
 800a216:	6818      	ldr	r0, [r3, #0]
 800a218:	460c      	mov	r4, r1
 800a21a:	b118      	cbz	r0, 800a224 <__swsetup_r+0x14>
 800a21c:	6a03      	ldr	r3, [r0, #32]
 800a21e:	b90b      	cbnz	r3, 800a224 <__swsetup_r+0x14>
 800a220:	f7fd fb16 	bl	8007850 <__sinit>
 800a224:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a228:	0719      	lsls	r1, r3, #28
 800a22a:	d422      	bmi.n	800a272 <__swsetup_r+0x62>
 800a22c:	06da      	lsls	r2, r3, #27
 800a22e:	d407      	bmi.n	800a240 <__swsetup_r+0x30>
 800a230:	2209      	movs	r2, #9
 800a232:	602a      	str	r2, [r5, #0]
 800a234:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a238:	81a3      	strh	r3, [r4, #12]
 800a23a:	f04f 30ff 	mov.w	r0, #4294967295
 800a23e:	e033      	b.n	800a2a8 <__swsetup_r+0x98>
 800a240:	0758      	lsls	r0, r3, #29
 800a242:	d512      	bpl.n	800a26a <__swsetup_r+0x5a>
 800a244:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a246:	b141      	cbz	r1, 800a25a <__swsetup_r+0x4a>
 800a248:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a24c:	4299      	cmp	r1, r3
 800a24e:	d002      	beq.n	800a256 <__swsetup_r+0x46>
 800a250:	4628      	mov	r0, r5
 800a252:	f7fe faa5 	bl	80087a0 <_free_r>
 800a256:	2300      	movs	r3, #0
 800a258:	6363      	str	r3, [r4, #52]	@ 0x34
 800a25a:	89a3      	ldrh	r3, [r4, #12]
 800a25c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a260:	81a3      	strh	r3, [r4, #12]
 800a262:	2300      	movs	r3, #0
 800a264:	6063      	str	r3, [r4, #4]
 800a266:	6923      	ldr	r3, [r4, #16]
 800a268:	6023      	str	r3, [r4, #0]
 800a26a:	89a3      	ldrh	r3, [r4, #12]
 800a26c:	f043 0308 	orr.w	r3, r3, #8
 800a270:	81a3      	strh	r3, [r4, #12]
 800a272:	6923      	ldr	r3, [r4, #16]
 800a274:	b94b      	cbnz	r3, 800a28a <__swsetup_r+0x7a>
 800a276:	89a3      	ldrh	r3, [r4, #12]
 800a278:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a27c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a280:	d003      	beq.n	800a28a <__swsetup_r+0x7a>
 800a282:	4621      	mov	r1, r4
 800a284:	4628      	mov	r0, r5
 800a286:	f000 f883 	bl	800a390 <__smakebuf_r>
 800a28a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a28e:	f013 0201 	ands.w	r2, r3, #1
 800a292:	d00a      	beq.n	800a2aa <__swsetup_r+0x9a>
 800a294:	2200      	movs	r2, #0
 800a296:	60a2      	str	r2, [r4, #8]
 800a298:	6962      	ldr	r2, [r4, #20]
 800a29a:	4252      	negs	r2, r2
 800a29c:	61a2      	str	r2, [r4, #24]
 800a29e:	6922      	ldr	r2, [r4, #16]
 800a2a0:	b942      	cbnz	r2, 800a2b4 <__swsetup_r+0xa4>
 800a2a2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a2a6:	d1c5      	bne.n	800a234 <__swsetup_r+0x24>
 800a2a8:	bd38      	pop	{r3, r4, r5, pc}
 800a2aa:	0799      	lsls	r1, r3, #30
 800a2ac:	bf58      	it	pl
 800a2ae:	6962      	ldrpl	r2, [r4, #20]
 800a2b0:	60a2      	str	r2, [r4, #8]
 800a2b2:	e7f4      	b.n	800a29e <__swsetup_r+0x8e>
 800a2b4:	2000      	movs	r0, #0
 800a2b6:	e7f7      	b.n	800a2a8 <__swsetup_r+0x98>
 800a2b8:	20000190 	.word	0x20000190

0800a2bc <_raise_r>:
 800a2bc:	291f      	cmp	r1, #31
 800a2be:	b538      	push	{r3, r4, r5, lr}
 800a2c0:	4605      	mov	r5, r0
 800a2c2:	460c      	mov	r4, r1
 800a2c4:	d904      	bls.n	800a2d0 <_raise_r+0x14>
 800a2c6:	2316      	movs	r3, #22
 800a2c8:	6003      	str	r3, [r0, #0]
 800a2ca:	f04f 30ff 	mov.w	r0, #4294967295
 800a2ce:	bd38      	pop	{r3, r4, r5, pc}
 800a2d0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a2d2:	b112      	cbz	r2, 800a2da <_raise_r+0x1e>
 800a2d4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a2d8:	b94b      	cbnz	r3, 800a2ee <_raise_r+0x32>
 800a2da:	4628      	mov	r0, r5
 800a2dc:	f000 f830 	bl	800a340 <_getpid_r>
 800a2e0:	4622      	mov	r2, r4
 800a2e2:	4601      	mov	r1, r0
 800a2e4:	4628      	mov	r0, r5
 800a2e6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a2ea:	f000 b817 	b.w	800a31c <_kill_r>
 800a2ee:	2b01      	cmp	r3, #1
 800a2f0:	d00a      	beq.n	800a308 <_raise_r+0x4c>
 800a2f2:	1c59      	adds	r1, r3, #1
 800a2f4:	d103      	bne.n	800a2fe <_raise_r+0x42>
 800a2f6:	2316      	movs	r3, #22
 800a2f8:	6003      	str	r3, [r0, #0]
 800a2fa:	2001      	movs	r0, #1
 800a2fc:	e7e7      	b.n	800a2ce <_raise_r+0x12>
 800a2fe:	2100      	movs	r1, #0
 800a300:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a304:	4620      	mov	r0, r4
 800a306:	4798      	blx	r3
 800a308:	2000      	movs	r0, #0
 800a30a:	e7e0      	b.n	800a2ce <_raise_r+0x12>

0800a30c <raise>:
 800a30c:	4b02      	ldr	r3, [pc, #8]	@ (800a318 <raise+0xc>)
 800a30e:	4601      	mov	r1, r0
 800a310:	6818      	ldr	r0, [r3, #0]
 800a312:	f7ff bfd3 	b.w	800a2bc <_raise_r>
 800a316:	bf00      	nop
 800a318:	20000190 	.word	0x20000190

0800a31c <_kill_r>:
 800a31c:	b538      	push	{r3, r4, r5, lr}
 800a31e:	4d07      	ldr	r5, [pc, #28]	@ (800a33c <_kill_r+0x20>)
 800a320:	2300      	movs	r3, #0
 800a322:	4604      	mov	r4, r0
 800a324:	4608      	mov	r0, r1
 800a326:	4611      	mov	r1, r2
 800a328:	602b      	str	r3, [r5, #0]
 800a32a:	f7f8 fb47 	bl	80029bc <_kill>
 800a32e:	1c43      	adds	r3, r0, #1
 800a330:	d102      	bne.n	800a338 <_kill_r+0x1c>
 800a332:	682b      	ldr	r3, [r5, #0]
 800a334:	b103      	cbz	r3, 800a338 <_kill_r+0x1c>
 800a336:	6023      	str	r3, [r4, #0]
 800a338:	bd38      	pop	{r3, r4, r5, pc}
 800a33a:	bf00      	nop
 800a33c:	2000315c 	.word	0x2000315c

0800a340 <_getpid_r>:
 800a340:	f7f8 bb34 	b.w	80029ac <_getpid>

0800a344 <__swhatbuf_r>:
 800a344:	b570      	push	{r4, r5, r6, lr}
 800a346:	460c      	mov	r4, r1
 800a348:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a34c:	2900      	cmp	r1, #0
 800a34e:	b096      	sub	sp, #88	@ 0x58
 800a350:	4615      	mov	r5, r2
 800a352:	461e      	mov	r6, r3
 800a354:	da0d      	bge.n	800a372 <__swhatbuf_r+0x2e>
 800a356:	89a3      	ldrh	r3, [r4, #12]
 800a358:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a35c:	f04f 0100 	mov.w	r1, #0
 800a360:	bf14      	ite	ne
 800a362:	2340      	movne	r3, #64	@ 0x40
 800a364:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a368:	2000      	movs	r0, #0
 800a36a:	6031      	str	r1, [r6, #0]
 800a36c:	602b      	str	r3, [r5, #0]
 800a36e:	b016      	add	sp, #88	@ 0x58
 800a370:	bd70      	pop	{r4, r5, r6, pc}
 800a372:	466a      	mov	r2, sp
 800a374:	f000 f848 	bl	800a408 <_fstat_r>
 800a378:	2800      	cmp	r0, #0
 800a37a:	dbec      	blt.n	800a356 <__swhatbuf_r+0x12>
 800a37c:	9901      	ldr	r1, [sp, #4]
 800a37e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a382:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a386:	4259      	negs	r1, r3
 800a388:	4159      	adcs	r1, r3
 800a38a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a38e:	e7eb      	b.n	800a368 <__swhatbuf_r+0x24>

0800a390 <__smakebuf_r>:
 800a390:	898b      	ldrh	r3, [r1, #12]
 800a392:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a394:	079d      	lsls	r5, r3, #30
 800a396:	4606      	mov	r6, r0
 800a398:	460c      	mov	r4, r1
 800a39a:	d507      	bpl.n	800a3ac <__smakebuf_r+0x1c>
 800a39c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a3a0:	6023      	str	r3, [r4, #0]
 800a3a2:	6123      	str	r3, [r4, #16]
 800a3a4:	2301      	movs	r3, #1
 800a3a6:	6163      	str	r3, [r4, #20]
 800a3a8:	b003      	add	sp, #12
 800a3aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a3ac:	ab01      	add	r3, sp, #4
 800a3ae:	466a      	mov	r2, sp
 800a3b0:	f7ff ffc8 	bl	800a344 <__swhatbuf_r>
 800a3b4:	9f00      	ldr	r7, [sp, #0]
 800a3b6:	4605      	mov	r5, r0
 800a3b8:	4639      	mov	r1, r7
 800a3ba:	4630      	mov	r0, r6
 800a3bc:	f7fe fd9e 	bl	8008efc <_malloc_r>
 800a3c0:	b948      	cbnz	r0, 800a3d6 <__smakebuf_r+0x46>
 800a3c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a3c6:	059a      	lsls	r2, r3, #22
 800a3c8:	d4ee      	bmi.n	800a3a8 <__smakebuf_r+0x18>
 800a3ca:	f023 0303 	bic.w	r3, r3, #3
 800a3ce:	f043 0302 	orr.w	r3, r3, #2
 800a3d2:	81a3      	strh	r3, [r4, #12]
 800a3d4:	e7e2      	b.n	800a39c <__smakebuf_r+0xc>
 800a3d6:	89a3      	ldrh	r3, [r4, #12]
 800a3d8:	6020      	str	r0, [r4, #0]
 800a3da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a3de:	81a3      	strh	r3, [r4, #12]
 800a3e0:	9b01      	ldr	r3, [sp, #4]
 800a3e2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a3e6:	b15b      	cbz	r3, 800a400 <__smakebuf_r+0x70>
 800a3e8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a3ec:	4630      	mov	r0, r6
 800a3ee:	f000 f81d 	bl	800a42c <_isatty_r>
 800a3f2:	b128      	cbz	r0, 800a400 <__smakebuf_r+0x70>
 800a3f4:	89a3      	ldrh	r3, [r4, #12]
 800a3f6:	f023 0303 	bic.w	r3, r3, #3
 800a3fa:	f043 0301 	orr.w	r3, r3, #1
 800a3fe:	81a3      	strh	r3, [r4, #12]
 800a400:	89a3      	ldrh	r3, [r4, #12]
 800a402:	431d      	orrs	r5, r3
 800a404:	81a5      	strh	r5, [r4, #12]
 800a406:	e7cf      	b.n	800a3a8 <__smakebuf_r+0x18>

0800a408 <_fstat_r>:
 800a408:	b538      	push	{r3, r4, r5, lr}
 800a40a:	4d07      	ldr	r5, [pc, #28]	@ (800a428 <_fstat_r+0x20>)
 800a40c:	2300      	movs	r3, #0
 800a40e:	4604      	mov	r4, r0
 800a410:	4608      	mov	r0, r1
 800a412:	4611      	mov	r1, r2
 800a414:	602b      	str	r3, [r5, #0]
 800a416:	f7f8 fb31 	bl	8002a7c <_fstat>
 800a41a:	1c43      	adds	r3, r0, #1
 800a41c:	d102      	bne.n	800a424 <_fstat_r+0x1c>
 800a41e:	682b      	ldr	r3, [r5, #0]
 800a420:	b103      	cbz	r3, 800a424 <_fstat_r+0x1c>
 800a422:	6023      	str	r3, [r4, #0]
 800a424:	bd38      	pop	{r3, r4, r5, pc}
 800a426:	bf00      	nop
 800a428:	2000315c 	.word	0x2000315c

0800a42c <_isatty_r>:
 800a42c:	b538      	push	{r3, r4, r5, lr}
 800a42e:	4d06      	ldr	r5, [pc, #24]	@ (800a448 <_isatty_r+0x1c>)
 800a430:	2300      	movs	r3, #0
 800a432:	4604      	mov	r4, r0
 800a434:	4608      	mov	r0, r1
 800a436:	602b      	str	r3, [r5, #0]
 800a438:	f7f8 fb30 	bl	8002a9c <_isatty>
 800a43c:	1c43      	adds	r3, r0, #1
 800a43e:	d102      	bne.n	800a446 <_isatty_r+0x1a>
 800a440:	682b      	ldr	r3, [r5, #0]
 800a442:	b103      	cbz	r3, 800a446 <_isatty_r+0x1a>
 800a444:	6023      	str	r3, [r4, #0]
 800a446:	bd38      	pop	{r3, r4, r5, pc}
 800a448:	2000315c 	.word	0x2000315c

0800a44c <atan2f>:
 800a44c:	f000 b908 	b.w	800a660 <__ieee754_atan2f>

0800a450 <sqrtf>:
 800a450:	b508      	push	{r3, lr}
 800a452:	ed2d 8b02 	vpush	{d8}
 800a456:	eeb0 8a40 	vmov.f32	s16, s0
 800a45a:	f000 f85d 	bl	800a518 <__ieee754_sqrtf>
 800a45e:	eeb4 8a48 	vcmp.f32	s16, s16
 800a462:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a466:	d60c      	bvs.n	800a482 <sqrtf+0x32>
 800a468:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800a488 <sqrtf+0x38>
 800a46c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800a470:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a474:	d505      	bpl.n	800a482 <sqrtf+0x32>
 800a476:	f7fd fb01 	bl	8007a7c <__errno>
 800a47a:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800a47e:	2321      	movs	r3, #33	@ 0x21
 800a480:	6003      	str	r3, [r0, #0]
 800a482:	ecbd 8b02 	vpop	{d8}
 800a486:	bd08      	pop	{r3, pc}
 800a488:	00000000 	.word	0x00000000

0800a48c <sinf>:
 800a48c:	ee10 3a10 	vmov	r3, s0
 800a490:	b507      	push	{r0, r1, r2, lr}
 800a492:	4a1f      	ldr	r2, [pc, #124]	@ (800a510 <sinf+0x84>)
 800a494:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a498:	4293      	cmp	r3, r2
 800a49a:	d807      	bhi.n	800a4ac <sinf+0x20>
 800a49c:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 800a514 <sinf+0x88>
 800a4a0:	2000      	movs	r0, #0
 800a4a2:	b003      	add	sp, #12
 800a4a4:	f85d eb04 	ldr.w	lr, [sp], #4
 800a4a8:	f000 b892 	b.w	800a5d0 <__kernel_sinf>
 800a4ac:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800a4b0:	d304      	bcc.n	800a4bc <sinf+0x30>
 800a4b2:	ee30 0a40 	vsub.f32	s0, s0, s0
 800a4b6:	b003      	add	sp, #12
 800a4b8:	f85d fb04 	ldr.w	pc, [sp], #4
 800a4bc:	4668      	mov	r0, sp
 800a4be:	f000 f96f 	bl	800a7a0 <__ieee754_rem_pio2f>
 800a4c2:	f000 0003 	and.w	r0, r0, #3
 800a4c6:	2801      	cmp	r0, #1
 800a4c8:	d00a      	beq.n	800a4e0 <sinf+0x54>
 800a4ca:	2802      	cmp	r0, #2
 800a4cc:	d00f      	beq.n	800a4ee <sinf+0x62>
 800a4ce:	b9c0      	cbnz	r0, 800a502 <sinf+0x76>
 800a4d0:	eddd 0a01 	vldr	s1, [sp, #4]
 800a4d4:	ed9d 0a00 	vldr	s0, [sp]
 800a4d8:	2001      	movs	r0, #1
 800a4da:	f000 f879 	bl	800a5d0 <__kernel_sinf>
 800a4de:	e7ea      	b.n	800a4b6 <sinf+0x2a>
 800a4e0:	eddd 0a01 	vldr	s1, [sp, #4]
 800a4e4:	ed9d 0a00 	vldr	s0, [sp]
 800a4e8:	f000 f81a 	bl	800a520 <__kernel_cosf>
 800a4ec:	e7e3      	b.n	800a4b6 <sinf+0x2a>
 800a4ee:	eddd 0a01 	vldr	s1, [sp, #4]
 800a4f2:	ed9d 0a00 	vldr	s0, [sp]
 800a4f6:	2001      	movs	r0, #1
 800a4f8:	f000 f86a 	bl	800a5d0 <__kernel_sinf>
 800a4fc:	eeb1 0a40 	vneg.f32	s0, s0
 800a500:	e7d9      	b.n	800a4b6 <sinf+0x2a>
 800a502:	eddd 0a01 	vldr	s1, [sp, #4]
 800a506:	ed9d 0a00 	vldr	s0, [sp]
 800a50a:	f000 f809 	bl	800a520 <__kernel_cosf>
 800a50e:	e7f5      	b.n	800a4fc <sinf+0x70>
 800a510:	3f490fd8 	.word	0x3f490fd8
 800a514:	00000000 	.word	0x00000000

0800a518 <__ieee754_sqrtf>:
 800a518:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800a51c:	4770      	bx	lr
	...

0800a520 <__kernel_cosf>:
 800a520:	ee10 3a10 	vmov	r3, s0
 800a524:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a528:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800a52c:	eef0 6a40 	vmov.f32	s13, s0
 800a530:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800a534:	d204      	bcs.n	800a540 <__kernel_cosf+0x20>
 800a536:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 800a53a:	ee17 2a90 	vmov	r2, s15
 800a53e:	b342      	cbz	r2, 800a592 <__kernel_cosf+0x72>
 800a540:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800a544:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 800a5b0 <__kernel_cosf+0x90>
 800a548:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 800a5b4 <__kernel_cosf+0x94>
 800a54c:	4a1a      	ldr	r2, [pc, #104]	@ (800a5b8 <__kernel_cosf+0x98>)
 800a54e:	eea7 6a27 	vfma.f32	s12, s14, s15
 800a552:	4293      	cmp	r3, r2
 800a554:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800a5bc <__kernel_cosf+0x9c>
 800a558:	eee6 7a07 	vfma.f32	s15, s12, s14
 800a55c:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 800a5c0 <__kernel_cosf+0xa0>
 800a560:	eea7 6a87 	vfma.f32	s12, s15, s14
 800a564:	eddf 7a17 	vldr	s15, [pc, #92]	@ 800a5c4 <__kernel_cosf+0xa4>
 800a568:	eee6 7a07 	vfma.f32	s15, s12, s14
 800a56c:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 800a5c8 <__kernel_cosf+0xa8>
 800a570:	eea7 6a87 	vfma.f32	s12, s15, s14
 800a574:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 800a578:	ee26 6a07 	vmul.f32	s12, s12, s14
 800a57c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800a580:	eee7 0a06 	vfma.f32	s1, s14, s12
 800a584:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a588:	d804      	bhi.n	800a594 <__kernel_cosf+0x74>
 800a58a:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800a58e:	ee30 0a67 	vsub.f32	s0, s0, s15
 800a592:	4770      	bx	lr
 800a594:	4a0d      	ldr	r2, [pc, #52]	@ (800a5cc <__kernel_cosf+0xac>)
 800a596:	4293      	cmp	r3, r2
 800a598:	bf9a      	itte	ls
 800a59a:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 800a59e:	ee07 3a10 	vmovls	s14, r3
 800a5a2:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 800a5a6:	ee30 0a47 	vsub.f32	s0, s0, s14
 800a5aa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a5ae:	e7ec      	b.n	800a58a <__kernel_cosf+0x6a>
 800a5b0:	ad47d74e 	.word	0xad47d74e
 800a5b4:	310f74f6 	.word	0x310f74f6
 800a5b8:	3e999999 	.word	0x3e999999
 800a5bc:	b493f27c 	.word	0xb493f27c
 800a5c0:	37d00d01 	.word	0x37d00d01
 800a5c4:	bab60b61 	.word	0xbab60b61
 800a5c8:	3d2aaaab 	.word	0x3d2aaaab
 800a5cc:	3f480000 	.word	0x3f480000

0800a5d0 <__kernel_sinf>:
 800a5d0:	ee10 3a10 	vmov	r3, s0
 800a5d4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a5d8:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800a5dc:	d204      	bcs.n	800a5e8 <__kernel_sinf+0x18>
 800a5de:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800a5e2:	ee17 3a90 	vmov	r3, s15
 800a5e6:	b35b      	cbz	r3, 800a640 <__kernel_sinf+0x70>
 800a5e8:	ee20 7a00 	vmul.f32	s14, s0, s0
 800a5ec:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800a644 <__kernel_sinf+0x74>
 800a5f0:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 800a648 <__kernel_sinf+0x78>
 800a5f4:	eea7 6a27 	vfma.f32	s12, s14, s15
 800a5f8:	eddf 7a14 	vldr	s15, [pc, #80]	@ 800a64c <__kernel_sinf+0x7c>
 800a5fc:	eee6 7a07 	vfma.f32	s15, s12, s14
 800a600:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 800a650 <__kernel_sinf+0x80>
 800a604:	eea7 6a87 	vfma.f32	s12, s15, s14
 800a608:	eddf 7a12 	vldr	s15, [pc, #72]	@ 800a654 <__kernel_sinf+0x84>
 800a60c:	ee60 6a07 	vmul.f32	s13, s0, s14
 800a610:	eee6 7a07 	vfma.f32	s15, s12, s14
 800a614:	b930      	cbnz	r0, 800a624 <__kernel_sinf+0x54>
 800a616:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 800a658 <__kernel_sinf+0x88>
 800a61a:	eea7 6a27 	vfma.f32	s12, s14, s15
 800a61e:	eea6 0a26 	vfma.f32	s0, s12, s13
 800a622:	4770      	bx	lr
 800a624:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800a628:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800a62c:	eee0 7a86 	vfma.f32	s15, s1, s12
 800a630:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800a634:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800a65c <__kernel_sinf+0x8c>
 800a638:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800a63c:	ee30 0a60 	vsub.f32	s0, s0, s1
 800a640:	4770      	bx	lr
 800a642:	bf00      	nop
 800a644:	2f2ec9d3 	.word	0x2f2ec9d3
 800a648:	b2d72f34 	.word	0xb2d72f34
 800a64c:	3638ef1b 	.word	0x3638ef1b
 800a650:	b9500d01 	.word	0xb9500d01
 800a654:	3c088889 	.word	0x3c088889
 800a658:	be2aaaab 	.word	0xbe2aaaab
 800a65c:	3e2aaaab 	.word	0x3e2aaaab

0800a660 <__ieee754_atan2f>:
 800a660:	ee10 2a90 	vmov	r2, s1
 800a664:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 800a668:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800a66c:	b510      	push	{r4, lr}
 800a66e:	eef0 7a40 	vmov.f32	s15, s0
 800a672:	d806      	bhi.n	800a682 <__ieee754_atan2f+0x22>
 800a674:	ee10 0a10 	vmov	r0, s0
 800a678:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 800a67c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800a680:	d904      	bls.n	800a68c <__ieee754_atan2f+0x2c>
 800a682:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800a686:	eeb0 0a67 	vmov.f32	s0, s15
 800a68a:	bd10      	pop	{r4, pc}
 800a68c:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 800a690:	d103      	bne.n	800a69a <__ieee754_atan2f+0x3a>
 800a692:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a696:	f000 b9b3 	b.w	800aa00 <atanf>
 800a69a:	1794      	asrs	r4, r2, #30
 800a69c:	f004 0402 	and.w	r4, r4, #2
 800a6a0:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800a6a4:	b943      	cbnz	r3, 800a6b8 <__ieee754_atan2f+0x58>
 800a6a6:	2c02      	cmp	r4, #2
 800a6a8:	d05e      	beq.n	800a768 <__ieee754_atan2f+0x108>
 800a6aa:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800a77c <__ieee754_atan2f+0x11c>
 800a6ae:	2c03      	cmp	r4, #3
 800a6b0:	bf08      	it	eq
 800a6b2:	eef0 7a47 	vmoveq.f32	s15, s14
 800a6b6:	e7e6      	b.n	800a686 <__ieee754_atan2f+0x26>
 800a6b8:	b941      	cbnz	r1, 800a6cc <__ieee754_atan2f+0x6c>
 800a6ba:	eddf 7a31 	vldr	s15, [pc, #196]	@ 800a780 <__ieee754_atan2f+0x120>
 800a6be:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800a784 <__ieee754_atan2f+0x124>
 800a6c2:	2800      	cmp	r0, #0
 800a6c4:	bfb8      	it	lt
 800a6c6:	eef0 7a47 	vmovlt.f32	s15, s14
 800a6ca:	e7dc      	b.n	800a686 <__ieee754_atan2f+0x26>
 800a6cc:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800a6d0:	d110      	bne.n	800a6f4 <__ieee754_atan2f+0x94>
 800a6d2:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800a6d6:	f104 34ff 	add.w	r4, r4, #4294967295
 800a6da:	d107      	bne.n	800a6ec <__ieee754_atan2f+0x8c>
 800a6dc:	2c02      	cmp	r4, #2
 800a6de:	d846      	bhi.n	800a76e <__ieee754_atan2f+0x10e>
 800a6e0:	4b29      	ldr	r3, [pc, #164]	@ (800a788 <__ieee754_atan2f+0x128>)
 800a6e2:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800a6e6:	edd3 7a00 	vldr	s15, [r3]
 800a6ea:	e7cc      	b.n	800a686 <__ieee754_atan2f+0x26>
 800a6ec:	2c02      	cmp	r4, #2
 800a6ee:	d841      	bhi.n	800a774 <__ieee754_atan2f+0x114>
 800a6f0:	4b26      	ldr	r3, [pc, #152]	@ (800a78c <__ieee754_atan2f+0x12c>)
 800a6f2:	e7f6      	b.n	800a6e2 <__ieee754_atan2f+0x82>
 800a6f4:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800a6f8:	d0df      	beq.n	800a6ba <__ieee754_atan2f+0x5a>
 800a6fa:	1a5b      	subs	r3, r3, r1
 800a6fc:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 800a700:	ea4f 51e3 	mov.w	r1, r3, asr #23
 800a704:	da1a      	bge.n	800a73c <__ieee754_atan2f+0xdc>
 800a706:	2a00      	cmp	r2, #0
 800a708:	da01      	bge.n	800a70e <__ieee754_atan2f+0xae>
 800a70a:	313c      	adds	r1, #60	@ 0x3c
 800a70c:	db19      	blt.n	800a742 <__ieee754_atan2f+0xe2>
 800a70e:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800a712:	f000 fa49 	bl	800aba8 <fabsf>
 800a716:	f000 f973 	bl	800aa00 <atanf>
 800a71a:	eef0 7a40 	vmov.f32	s15, s0
 800a71e:	2c01      	cmp	r4, #1
 800a720:	d012      	beq.n	800a748 <__ieee754_atan2f+0xe8>
 800a722:	2c02      	cmp	r4, #2
 800a724:	d017      	beq.n	800a756 <__ieee754_atan2f+0xf6>
 800a726:	2c00      	cmp	r4, #0
 800a728:	d0ad      	beq.n	800a686 <__ieee754_atan2f+0x26>
 800a72a:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800a790 <__ieee754_atan2f+0x130>
 800a72e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a732:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800a794 <__ieee754_atan2f+0x134>
 800a736:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a73a:	e7a4      	b.n	800a686 <__ieee754_atan2f+0x26>
 800a73c:	eddf 7a10 	vldr	s15, [pc, #64]	@ 800a780 <__ieee754_atan2f+0x120>
 800a740:	e7ed      	b.n	800a71e <__ieee754_atan2f+0xbe>
 800a742:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800a798 <__ieee754_atan2f+0x138>
 800a746:	e7ea      	b.n	800a71e <__ieee754_atan2f+0xbe>
 800a748:	ee17 3a90 	vmov	r3, s15
 800a74c:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800a750:	ee07 3a90 	vmov	s15, r3
 800a754:	e797      	b.n	800a686 <__ieee754_atan2f+0x26>
 800a756:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 800a790 <__ieee754_atan2f+0x130>
 800a75a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a75e:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800a794 <__ieee754_atan2f+0x134>
 800a762:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a766:	e78e      	b.n	800a686 <__ieee754_atan2f+0x26>
 800a768:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 800a794 <__ieee754_atan2f+0x134>
 800a76c:	e78b      	b.n	800a686 <__ieee754_atan2f+0x26>
 800a76e:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 800a79c <__ieee754_atan2f+0x13c>
 800a772:	e788      	b.n	800a686 <__ieee754_atan2f+0x26>
 800a774:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800a798 <__ieee754_atan2f+0x138>
 800a778:	e785      	b.n	800a686 <__ieee754_atan2f+0x26>
 800a77a:	bf00      	nop
 800a77c:	c0490fdb 	.word	0xc0490fdb
 800a780:	3fc90fdb 	.word	0x3fc90fdb
 800a784:	bfc90fdb 	.word	0xbfc90fdb
 800a788:	0800b78c 	.word	0x0800b78c
 800a78c:	0800b780 	.word	0x0800b780
 800a790:	33bbbd2e 	.word	0x33bbbd2e
 800a794:	40490fdb 	.word	0x40490fdb
 800a798:	00000000 	.word	0x00000000
 800a79c:	3f490fdb 	.word	0x3f490fdb

0800a7a0 <__ieee754_rem_pio2f>:
 800a7a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a7a2:	ee10 6a10 	vmov	r6, s0
 800a7a6:	4b88      	ldr	r3, [pc, #544]	@ (800a9c8 <__ieee754_rem_pio2f+0x228>)
 800a7a8:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 800a7ac:	429d      	cmp	r5, r3
 800a7ae:	b087      	sub	sp, #28
 800a7b0:	4604      	mov	r4, r0
 800a7b2:	d805      	bhi.n	800a7c0 <__ieee754_rem_pio2f+0x20>
 800a7b4:	2300      	movs	r3, #0
 800a7b6:	ed80 0a00 	vstr	s0, [r0]
 800a7ba:	6043      	str	r3, [r0, #4]
 800a7bc:	2000      	movs	r0, #0
 800a7be:	e022      	b.n	800a806 <__ieee754_rem_pio2f+0x66>
 800a7c0:	4b82      	ldr	r3, [pc, #520]	@ (800a9cc <__ieee754_rem_pio2f+0x22c>)
 800a7c2:	429d      	cmp	r5, r3
 800a7c4:	d83a      	bhi.n	800a83c <__ieee754_rem_pio2f+0x9c>
 800a7c6:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800a7ca:	2e00      	cmp	r6, #0
 800a7cc:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 800a9d0 <__ieee754_rem_pio2f+0x230>
 800a7d0:	4a80      	ldr	r2, [pc, #512]	@ (800a9d4 <__ieee754_rem_pio2f+0x234>)
 800a7d2:	f023 030f 	bic.w	r3, r3, #15
 800a7d6:	dd18      	ble.n	800a80a <__ieee754_rem_pio2f+0x6a>
 800a7d8:	4293      	cmp	r3, r2
 800a7da:	ee70 7a47 	vsub.f32	s15, s0, s14
 800a7de:	bf09      	itett	eq
 800a7e0:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 800a9d8 <__ieee754_rem_pio2f+0x238>
 800a7e4:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 800a9dc <__ieee754_rem_pio2f+0x23c>
 800a7e8:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 800a9e0 <__ieee754_rem_pio2f+0x240>
 800a7ec:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800a7f0:	ee37 7ae6 	vsub.f32	s14, s15, s13
 800a7f4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a7f8:	ed80 7a00 	vstr	s14, [r0]
 800a7fc:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800a800:	edc0 7a01 	vstr	s15, [r0, #4]
 800a804:	2001      	movs	r0, #1
 800a806:	b007      	add	sp, #28
 800a808:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a80a:	4293      	cmp	r3, r2
 800a80c:	ee70 7a07 	vadd.f32	s15, s0, s14
 800a810:	bf09      	itett	eq
 800a812:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 800a9d8 <__ieee754_rem_pio2f+0x238>
 800a816:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 800a9dc <__ieee754_rem_pio2f+0x23c>
 800a81a:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 800a9e0 <__ieee754_rem_pio2f+0x240>
 800a81e:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800a822:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800a826:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a82a:	ed80 7a00 	vstr	s14, [r0]
 800a82e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a832:	edc0 7a01 	vstr	s15, [r0, #4]
 800a836:	f04f 30ff 	mov.w	r0, #4294967295
 800a83a:	e7e4      	b.n	800a806 <__ieee754_rem_pio2f+0x66>
 800a83c:	4b69      	ldr	r3, [pc, #420]	@ (800a9e4 <__ieee754_rem_pio2f+0x244>)
 800a83e:	429d      	cmp	r5, r3
 800a840:	d873      	bhi.n	800a92a <__ieee754_rem_pio2f+0x18a>
 800a842:	f000 f9b1 	bl	800aba8 <fabsf>
 800a846:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 800a9e8 <__ieee754_rem_pio2f+0x248>
 800a84a:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800a84e:	eee0 7a07 	vfma.f32	s15, s0, s14
 800a852:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a856:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a85a:	ee17 0a90 	vmov	r0, s15
 800a85e:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800a9d0 <__ieee754_rem_pio2f+0x230>
 800a862:	eea7 0a67 	vfms.f32	s0, s14, s15
 800a866:	281f      	cmp	r0, #31
 800a868:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800a9dc <__ieee754_rem_pio2f+0x23c>
 800a86c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a870:	eeb1 6a47 	vneg.f32	s12, s14
 800a874:	ee70 6a67 	vsub.f32	s13, s0, s15
 800a878:	ee16 1a90 	vmov	r1, s13
 800a87c:	dc09      	bgt.n	800a892 <__ieee754_rem_pio2f+0xf2>
 800a87e:	4a5b      	ldr	r2, [pc, #364]	@ (800a9ec <__ieee754_rem_pio2f+0x24c>)
 800a880:	1e47      	subs	r7, r0, #1
 800a882:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800a886:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 800a88a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800a88e:	4293      	cmp	r3, r2
 800a890:	d107      	bne.n	800a8a2 <__ieee754_rem_pio2f+0x102>
 800a892:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 800a896:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 800a89a:	2a08      	cmp	r2, #8
 800a89c:	ea4f 53e5 	mov.w	r3, r5, asr #23
 800a8a0:	dc14      	bgt.n	800a8cc <__ieee754_rem_pio2f+0x12c>
 800a8a2:	6021      	str	r1, [r4, #0]
 800a8a4:	ed94 7a00 	vldr	s14, [r4]
 800a8a8:	ee30 0a47 	vsub.f32	s0, s0, s14
 800a8ac:	2e00      	cmp	r6, #0
 800a8ae:	ee30 0a67 	vsub.f32	s0, s0, s15
 800a8b2:	ed84 0a01 	vstr	s0, [r4, #4]
 800a8b6:	daa6      	bge.n	800a806 <__ieee754_rem_pio2f+0x66>
 800a8b8:	eeb1 7a47 	vneg.f32	s14, s14
 800a8bc:	eeb1 0a40 	vneg.f32	s0, s0
 800a8c0:	ed84 7a00 	vstr	s14, [r4]
 800a8c4:	ed84 0a01 	vstr	s0, [r4, #4]
 800a8c8:	4240      	negs	r0, r0
 800a8ca:	e79c      	b.n	800a806 <__ieee754_rem_pio2f+0x66>
 800a8cc:	eddf 5a42 	vldr	s11, [pc, #264]	@ 800a9d8 <__ieee754_rem_pio2f+0x238>
 800a8d0:	eef0 6a40 	vmov.f32	s13, s0
 800a8d4:	eee6 6a25 	vfma.f32	s13, s12, s11
 800a8d8:	ee70 7a66 	vsub.f32	s15, s0, s13
 800a8dc:	eee6 7a25 	vfma.f32	s15, s12, s11
 800a8e0:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800a9e0 <__ieee754_rem_pio2f+0x240>
 800a8e4:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800a8e8:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800a8ec:	ee15 2a90 	vmov	r2, s11
 800a8f0:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800a8f4:	1a5b      	subs	r3, r3, r1
 800a8f6:	2b19      	cmp	r3, #25
 800a8f8:	dc04      	bgt.n	800a904 <__ieee754_rem_pio2f+0x164>
 800a8fa:	edc4 5a00 	vstr	s11, [r4]
 800a8fe:	eeb0 0a66 	vmov.f32	s0, s13
 800a902:	e7cf      	b.n	800a8a4 <__ieee754_rem_pio2f+0x104>
 800a904:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 800a9f0 <__ieee754_rem_pio2f+0x250>
 800a908:	eeb0 0a66 	vmov.f32	s0, s13
 800a90c:	eea6 0a25 	vfma.f32	s0, s12, s11
 800a910:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800a914:	eddf 6a37 	vldr	s13, [pc, #220]	@ 800a9f4 <__ieee754_rem_pio2f+0x254>
 800a918:	eee6 7a25 	vfma.f32	s15, s12, s11
 800a91c:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800a920:	ee30 7a67 	vsub.f32	s14, s0, s15
 800a924:	ed84 7a00 	vstr	s14, [r4]
 800a928:	e7bc      	b.n	800a8a4 <__ieee754_rem_pio2f+0x104>
 800a92a:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 800a92e:	d306      	bcc.n	800a93e <__ieee754_rem_pio2f+0x19e>
 800a930:	ee70 7a40 	vsub.f32	s15, s0, s0
 800a934:	edc0 7a01 	vstr	s15, [r0, #4]
 800a938:	edc0 7a00 	vstr	s15, [r0]
 800a93c:	e73e      	b.n	800a7bc <__ieee754_rem_pio2f+0x1c>
 800a93e:	15ea      	asrs	r2, r5, #23
 800a940:	3a86      	subs	r2, #134	@ 0x86
 800a942:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800a946:	ee07 3a90 	vmov	s15, r3
 800a94a:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800a94e:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 800a9f8 <__ieee754_rem_pio2f+0x258>
 800a952:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800a956:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a95a:	ed8d 7a03 	vstr	s14, [sp, #12]
 800a95e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800a962:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800a966:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800a96a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a96e:	ed8d 7a04 	vstr	s14, [sp, #16]
 800a972:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800a976:	eef5 7a40 	vcmp.f32	s15, #0.0
 800a97a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a97e:	edcd 7a05 	vstr	s15, [sp, #20]
 800a982:	d11e      	bne.n	800a9c2 <__ieee754_rem_pio2f+0x222>
 800a984:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800a988:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a98c:	bf0c      	ite	eq
 800a98e:	2301      	moveq	r3, #1
 800a990:	2302      	movne	r3, #2
 800a992:	491a      	ldr	r1, [pc, #104]	@ (800a9fc <__ieee754_rem_pio2f+0x25c>)
 800a994:	9101      	str	r1, [sp, #4]
 800a996:	2102      	movs	r1, #2
 800a998:	9100      	str	r1, [sp, #0]
 800a99a:	a803      	add	r0, sp, #12
 800a99c:	4621      	mov	r1, r4
 800a99e:	f000 f90b 	bl	800abb8 <__kernel_rem_pio2f>
 800a9a2:	2e00      	cmp	r6, #0
 800a9a4:	f6bf af2f 	bge.w	800a806 <__ieee754_rem_pio2f+0x66>
 800a9a8:	edd4 7a00 	vldr	s15, [r4]
 800a9ac:	eef1 7a67 	vneg.f32	s15, s15
 800a9b0:	edc4 7a00 	vstr	s15, [r4]
 800a9b4:	edd4 7a01 	vldr	s15, [r4, #4]
 800a9b8:	eef1 7a67 	vneg.f32	s15, s15
 800a9bc:	edc4 7a01 	vstr	s15, [r4, #4]
 800a9c0:	e782      	b.n	800a8c8 <__ieee754_rem_pio2f+0x128>
 800a9c2:	2303      	movs	r3, #3
 800a9c4:	e7e5      	b.n	800a992 <__ieee754_rem_pio2f+0x1f2>
 800a9c6:	bf00      	nop
 800a9c8:	3f490fd8 	.word	0x3f490fd8
 800a9cc:	4016cbe3 	.word	0x4016cbe3
 800a9d0:	3fc90f80 	.word	0x3fc90f80
 800a9d4:	3fc90fd0 	.word	0x3fc90fd0
 800a9d8:	37354400 	.word	0x37354400
 800a9dc:	37354443 	.word	0x37354443
 800a9e0:	2e85a308 	.word	0x2e85a308
 800a9e4:	43490f80 	.word	0x43490f80
 800a9e8:	3f22f984 	.word	0x3f22f984
 800a9ec:	0800b798 	.word	0x0800b798
 800a9f0:	2e85a300 	.word	0x2e85a300
 800a9f4:	248d3132 	.word	0x248d3132
 800a9f8:	43800000 	.word	0x43800000
 800a9fc:	0800b818 	.word	0x0800b818

0800aa00 <atanf>:
 800aa00:	b538      	push	{r3, r4, r5, lr}
 800aa02:	ee10 5a10 	vmov	r5, s0
 800aa06:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 800aa0a:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 800aa0e:	eef0 7a40 	vmov.f32	s15, s0
 800aa12:	d310      	bcc.n	800aa36 <atanf+0x36>
 800aa14:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 800aa18:	d904      	bls.n	800aa24 <atanf+0x24>
 800aa1a:	ee70 7a00 	vadd.f32	s15, s0, s0
 800aa1e:	eeb0 0a67 	vmov.f32	s0, s15
 800aa22:	bd38      	pop	{r3, r4, r5, pc}
 800aa24:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 800ab5c <atanf+0x15c>
 800aa28:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 800ab60 <atanf+0x160>
 800aa2c:	2d00      	cmp	r5, #0
 800aa2e:	bfc8      	it	gt
 800aa30:	eef0 7a47 	vmovgt.f32	s15, s14
 800aa34:	e7f3      	b.n	800aa1e <atanf+0x1e>
 800aa36:	4b4b      	ldr	r3, [pc, #300]	@ (800ab64 <atanf+0x164>)
 800aa38:	429c      	cmp	r4, r3
 800aa3a:	d810      	bhi.n	800aa5e <atanf+0x5e>
 800aa3c:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 800aa40:	d20a      	bcs.n	800aa58 <atanf+0x58>
 800aa42:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 800ab68 <atanf+0x168>
 800aa46:	ee30 7a07 	vadd.f32	s14, s0, s14
 800aa4a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800aa4e:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800aa52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aa56:	dce2      	bgt.n	800aa1e <atanf+0x1e>
 800aa58:	f04f 33ff 	mov.w	r3, #4294967295
 800aa5c:	e013      	b.n	800aa86 <atanf+0x86>
 800aa5e:	f000 f8a3 	bl	800aba8 <fabsf>
 800aa62:	4b42      	ldr	r3, [pc, #264]	@ (800ab6c <atanf+0x16c>)
 800aa64:	429c      	cmp	r4, r3
 800aa66:	d84f      	bhi.n	800ab08 <atanf+0x108>
 800aa68:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 800aa6c:	429c      	cmp	r4, r3
 800aa6e:	d841      	bhi.n	800aaf4 <atanf+0xf4>
 800aa70:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800aa74:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800aa78:	eea0 7a27 	vfma.f32	s14, s0, s15
 800aa7c:	2300      	movs	r3, #0
 800aa7e:	ee30 0a27 	vadd.f32	s0, s0, s15
 800aa82:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800aa86:	1c5a      	adds	r2, r3, #1
 800aa88:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800aa8c:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800ab70 <atanf+0x170>
 800aa90:	eddf 5a38 	vldr	s11, [pc, #224]	@ 800ab74 <atanf+0x174>
 800aa94:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 800ab78 <atanf+0x178>
 800aa98:	ee66 6a06 	vmul.f32	s13, s12, s12
 800aa9c:	eee6 5a87 	vfma.f32	s11, s13, s14
 800aaa0:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 800ab7c <atanf+0x17c>
 800aaa4:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800aaa8:	eddf 5a35 	vldr	s11, [pc, #212]	@ 800ab80 <atanf+0x180>
 800aaac:	eee7 5a26 	vfma.f32	s11, s14, s13
 800aab0:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800ab84 <atanf+0x184>
 800aab4:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800aab8:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800ab88 <atanf+0x188>
 800aabc:	eee7 5a26 	vfma.f32	s11, s14, s13
 800aac0:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 800ab8c <atanf+0x18c>
 800aac4:	eea6 5a87 	vfma.f32	s10, s13, s14
 800aac8:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800ab90 <atanf+0x190>
 800aacc:	eea5 7a26 	vfma.f32	s14, s10, s13
 800aad0:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 800ab94 <atanf+0x194>
 800aad4:	eea7 5a26 	vfma.f32	s10, s14, s13
 800aad8:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800ab98 <atanf+0x198>
 800aadc:	eea5 7a26 	vfma.f32	s14, s10, s13
 800aae0:	ee27 7a26 	vmul.f32	s14, s14, s13
 800aae4:	eea5 7a86 	vfma.f32	s14, s11, s12
 800aae8:	ee27 7a87 	vmul.f32	s14, s15, s14
 800aaec:	d121      	bne.n	800ab32 <atanf+0x132>
 800aaee:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800aaf2:	e794      	b.n	800aa1e <atanf+0x1e>
 800aaf4:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800aaf8:	ee30 7a67 	vsub.f32	s14, s0, s15
 800aafc:	ee30 0a27 	vadd.f32	s0, s0, s15
 800ab00:	2301      	movs	r3, #1
 800ab02:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800ab06:	e7be      	b.n	800aa86 <atanf+0x86>
 800ab08:	4b24      	ldr	r3, [pc, #144]	@ (800ab9c <atanf+0x19c>)
 800ab0a:	429c      	cmp	r4, r3
 800ab0c:	d80b      	bhi.n	800ab26 <atanf+0x126>
 800ab0e:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 800ab12:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ab16:	eea0 7a27 	vfma.f32	s14, s0, s15
 800ab1a:	2302      	movs	r3, #2
 800ab1c:	ee70 6a67 	vsub.f32	s13, s0, s15
 800ab20:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ab24:	e7af      	b.n	800aa86 <atanf+0x86>
 800ab26:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800ab2a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800ab2e:	2303      	movs	r3, #3
 800ab30:	e7a9      	b.n	800aa86 <atanf+0x86>
 800ab32:	4a1b      	ldr	r2, [pc, #108]	@ (800aba0 <atanf+0x1a0>)
 800ab34:	491b      	ldr	r1, [pc, #108]	@ (800aba4 <atanf+0x1a4>)
 800ab36:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800ab3a:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800ab3e:	edd3 6a00 	vldr	s13, [r3]
 800ab42:	ee37 7a66 	vsub.f32	s14, s14, s13
 800ab46:	2d00      	cmp	r5, #0
 800ab48:	ee37 7a67 	vsub.f32	s14, s14, s15
 800ab4c:	edd2 7a00 	vldr	s15, [r2]
 800ab50:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ab54:	bfb8      	it	lt
 800ab56:	eef1 7a67 	vneglt.f32	s15, s15
 800ab5a:	e760      	b.n	800aa1e <atanf+0x1e>
 800ab5c:	bfc90fdb 	.word	0xbfc90fdb
 800ab60:	3fc90fdb 	.word	0x3fc90fdb
 800ab64:	3edfffff 	.word	0x3edfffff
 800ab68:	7149f2ca 	.word	0x7149f2ca
 800ab6c:	3f97ffff 	.word	0x3f97ffff
 800ab70:	3c8569d7 	.word	0x3c8569d7
 800ab74:	3d4bda59 	.word	0x3d4bda59
 800ab78:	bd6ef16b 	.word	0xbd6ef16b
 800ab7c:	3d886b35 	.word	0x3d886b35
 800ab80:	3dba2e6e 	.word	0x3dba2e6e
 800ab84:	3e124925 	.word	0x3e124925
 800ab88:	3eaaaaab 	.word	0x3eaaaaab
 800ab8c:	bd15a221 	.word	0xbd15a221
 800ab90:	bd9d8795 	.word	0xbd9d8795
 800ab94:	bde38e38 	.word	0xbde38e38
 800ab98:	be4ccccd 	.word	0xbe4ccccd
 800ab9c:	401bffff 	.word	0x401bffff
 800aba0:	0800bb40 	.word	0x0800bb40
 800aba4:	0800bb30 	.word	0x0800bb30

0800aba8 <fabsf>:
 800aba8:	ee10 3a10 	vmov	r3, s0
 800abac:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800abb0:	ee00 3a10 	vmov	s0, r3
 800abb4:	4770      	bx	lr
	...

0800abb8 <__kernel_rem_pio2f>:
 800abb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abbc:	ed2d 8b04 	vpush	{d8-d9}
 800abc0:	b0d9      	sub	sp, #356	@ 0x164
 800abc2:	4690      	mov	r8, r2
 800abc4:	9001      	str	r0, [sp, #4]
 800abc6:	4ab9      	ldr	r2, [pc, #740]	@ (800aeac <__kernel_rem_pio2f+0x2f4>)
 800abc8:	9866      	ldr	r0, [sp, #408]	@ 0x198
 800abca:	f118 0f04 	cmn.w	r8, #4
 800abce:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 800abd2:	460f      	mov	r7, r1
 800abd4:	f103 3bff 	add.w	fp, r3, #4294967295
 800abd8:	db27      	blt.n	800ac2a <__kernel_rem_pio2f+0x72>
 800abda:	f1b8 0203 	subs.w	r2, r8, #3
 800abde:	bf48      	it	mi
 800abe0:	f108 0204 	addmi.w	r2, r8, #4
 800abe4:	10d2      	asrs	r2, r2, #3
 800abe6:	1c55      	adds	r5, r2, #1
 800abe8:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800abea:	ed9f 7ab4 	vldr	s14, [pc, #720]	@ 800aebc <__kernel_rem_pio2f+0x304>
 800abee:	00e8      	lsls	r0, r5, #3
 800abf0:	eba2 060b 	sub.w	r6, r2, fp
 800abf4:	9002      	str	r0, [sp, #8]
 800abf6:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 800abfa:	eb0a 0c0b 	add.w	ip, sl, fp
 800abfe:	ac1c      	add	r4, sp, #112	@ 0x70
 800ac00:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 800ac04:	2000      	movs	r0, #0
 800ac06:	4560      	cmp	r0, ip
 800ac08:	dd11      	ble.n	800ac2e <__kernel_rem_pio2f+0x76>
 800ac0a:	a91c      	add	r1, sp, #112	@ 0x70
 800ac0c:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 800ac10:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 800ac14:	f04f 0c00 	mov.w	ip, #0
 800ac18:	45d4      	cmp	ip, sl
 800ac1a:	dc27      	bgt.n	800ac6c <__kernel_rem_pio2f+0xb4>
 800ac1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 800ac20:	eddf 7aa6 	vldr	s15, [pc, #664]	@ 800aebc <__kernel_rem_pio2f+0x304>
 800ac24:	4606      	mov	r6, r0
 800ac26:	2400      	movs	r4, #0
 800ac28:	e016      	b.n	800ac58 <__kernel_rem_pio2f+0xa0>
 800ac2a:	2200      	movs	r2, #0
 800ac2c:	e7db      	b.n	800abe6 <__kernel_rem_pio2f+0x2e>
 800ac2e:	42c6      	cmn	r6, r0
 800ac30:	bf5d      	ittte	pl
 800ac32:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 800ac36:	ee07 1a90 	vmovpl	s15, r1
 800ac3a:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800ac3e:	eef0 7a47 	vmovmi.f32	s15, s14
 800ac42:	ece4 7a01 	vstmia	r4!, {s15}
 800ac46:	3001      	adds	r0, #1
 800ac48:	e7dd      	b.n	800ac06 <__kernel_rem_pio2f+0x4e>
 800ac4a:	ecfe 6a01 	vldmia	lr!, {s13}
 800ac4e:	ed96 7a00 	vldr	s14, [r6]
 800ac52:	eee6 7a87 	vfma.f32	s15, s13, s14
 800ac56:	3401      	adds	r4, #1
 800ac58:	455c      	cmp	r4, fp
 800ac5a:	f1a6 0604 	sub.w	r6, r6, #4
 800ac5e:	ddf4      	ble.n	800ac4a <__kernel_rem_pio2f+0x92>
 800ac60:	ece9 7a01 	vstmia	r9!, {s15}
 800ac64:	f10c 0c01 	add.w	ip, ip, #1
 800ac68:	3004      	adds	r0, #4
 800ac6a:	e7d5      	b.n	800ac18 <__kernel_rem_pio2f+0x60>
 800ac6c:	a908      	add	r1, sp, #32
 800ac6e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ac72:	9104      	str	r1, [sp, #16]
 800ac74:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800ac76:	eddf 8a90 	vldr	s17, [pc, #576]	@ 800aeb8 <__kernel_rem_pio2f+0x300>
 800ac7a:	ed9f 9a8e 	vldr	s18, [pc, #568]	@ 800aeb4 <__kernel_rem_pio2f+0x2fc>
 800ac7e:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800ac82:	9203      	str	r2, [sp, #12]
 800ac84:	4654      	mov	r4, sl
 800ac86:	00a2      	lsls	r2, r4, #2
 800ac88:	9205      	str	r2, [sp, #20]
 800ac8a:	aa58      	add	r2, sp, #352	@ 0x160
 800ac8c:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 800ac90:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 800ac94:	a944      	add	r1, sp, #272	@ 0x110
 800ac96:	aa08      	add	r2, sp, #32
 800ac98:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 800ac9c:	4694      	mov	ip, r2
 800ac9e:	4626      	mov	r6, r4
 800aca0:	2e00      	cmp	r6, #0
 800aca2:	f1a0 0004 	sub.w	r0, r0, #4
 800aca6:	dc4c      	bgt.n	800ad42 <__kernel_rem_pio2f+0x18a>
 800aca8:	4628      	mov	r0, r5
 800acaa:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800acae:	f000 f9f5 	bl	800b09c <scalbnf>
 800acb2:	eeb0 8a40 	vmov.f32	s16, s0
 800acb6:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 800acba:	ee28 0a00 	vmul.f32	s0, s16, s0
 800acbe:	f000 fa53 	bl	800b168 <floorf>
 800acc2:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 800acc6:	eea0 8a67 	vfms.f32	s16, s0, s15
 800acca:	2d00      	cmp	r5, #0
 800accc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800acd0:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800acd4:	ee17 9a90 	vmov	r9, s15
 800acd8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800acdc:	ee38 8a67 	vsub.f32	s16, s16, s15
 800ace0:	dd41      	ble.n	800ad66 <__kernel_rem_pio2f+0x1ae>
 800ace2:	f104 3cff 	add.w	ip, r4, #4294967295
 800ace6:	a908      	add	r1, sp, #32
 800ace8:	f1c5 0e08 	rsb	lr, r5, #8
 800acec:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 800acf0:	fa46 f00e 	asr.w	r0, r6, lr
 800acf4:	4481      	add	r9, r0
 800acf6:	fa00 f00e 	lsl.w	r0, r0, lr
 800acfa:	1a36      	subs	r6, r6, r0
 800acfc:	f1c5 0007 	rsb	r0, r5, #7
 800ad00:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 800ad04:	4106      	asrs	r6, r0
 800ad06:	2e00      	cmp	r6, #0
 800ad08:	dd3c      	ble.n	800ad84 <__kernel_rem_pio2f+0x1cc>
 800ad0a:	f04f 0e00 	mov.w	lr, #0
 800ad0e:	f109 0901 	add.w	r9, r9, #1
 800ad12:	4670      	mov	r0, lr
 800ad14:	4574      	cmp	r4, lr
 800ad16:	dc68      	bgt.n	800adea <__kernel_rem_pio2f+0x232>
 800ad18:	2d00      	cmp	r5, #0
 800ad1a:	dd03      	ble.n	800ad24 <__kernel_rem_pio2f+0x16c>
 800ad1c:	2d01      	cmp	r5, #1
 800ad1e:	d074      	beq.n	800ae0a <__kernel_rem_pio2f+0x252>
 800ad20:	2d02      	cmp	r5, #2
 800ad22:	d07d      	beq.n	800ae20 <__kernel_rem_pio2f+0x268>
 800ad24:	2e02      	cmp	r6, #2
 800ad26:	d12d      	bne.n	800ad84 <__kernel_rem_pio2f+0x1cc>
 800ad28:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800ad2c:	ee30 8a48 	vsub.f32	s16, s0, s16
 800ad30:	b340      	cbz	r0, 800ad84 <__kernel_rem_pio2f+0x1cc>
 800ad32:	4628      	mov	r0, r5
 800ad34:	9306      	str	r3, [sp, #24]
 800ad36:	f000 f9b1 	bl	800b09c <scalbnf>
 800ad3a:	9b06      	ldr	r3, [sp, #24]
 800ad3c:	ee38 8a40 	vsub.f32	s16, s16, s0
 800ad40:	e020      	b.n	800ad84 <__kernel_rem_pio2f+0x1cc>
 800ad42:	ee60 7a28 	vmul.f32	s15, s0, s17
 800ad46:	3e01      	subs	r6, #1
 800ad48:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800ad4c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ad50:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800ad54:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800ad58:	ecac 0a01 	vstmia	ip!, {s0}
 800ad5c:	ed90 0a00 	vldr	s0, [r0]
 800ad60:	ee37 0a80 	vadd.f32	s0, s15, s0
 800ad64:	e79c      	b.n	800aca0 <__kernel_rem_pio2f+0xe8>
 800ad66:	d105      	bne.n	800ad74 <__kernel_rem_pio2f+0x1bc>
 800ad68:	1e60      	subs	r0, r4, #1
 800ad6a:	a908      	add	r1, sp, #32
 800ad6c:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 800ad70:	11f6      	asrs	r6, r6, #7
 800ad72:	e7c8      	b.n	800ad06 <__kernel_rem_pio2f+0x14e>
 800ad74:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800ad78:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800ad7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad80:	da31      	bge.n	800ade6 <__kernel_rem_pio2f+0x22e>
 800ad82:	2600      	movs	r6, #0
 800ad84:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800ad88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad8c:	f040 8098 	bne.w	800aec0 <__kernel_rem_pio2f+0x308>
 800ad90:	1e60      	subs	r0, r4, #1
 800ad92:	2200      	movs	r2, #0
 800ad94:	4550      	cmp	r0, sl
 800ad96:	da4b      	bge.n	800ae30 <__kernel_rem_pio2f+0x278>
 800ad98:	2a00      	cmp	r2, #0
 800ad9a:	d065      	beq.n	800ae68 <__kernel_rem_pio2f+0x2b0>
 800ad9c:	3c01      	subs	r4, #1
 800ad9e:	ab08      	add	r3, sp, #32
 800ada0:	3d08      	subs	r5, #8
 800ada2:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800ada6:	2b00      	cmp	r3, #0
 800ada8:	d0f8      	beq.n	800ad9c <__kernel_rem_pio2f+0x1e4>
 800adaa:	4628      	mov	r0, r5
 800adac:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800adb0:	f000 f974 	bl	800b09c <scalbnf>
 800adb4:	1c63      	adds	r3, r4, #1
 800adb6:	aa44      	add	r2, sp, #272	@ 0x110
 800adb8:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 800aeb8 <__kernel_rem_pio2f+0x300>
 800adbc:	0099      	lsls	r1, r3, #2
 800adbe:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800adc2:	4623      	mov	r3, r4
 800adc4:	2b00      	cmp	r3, #0
 800adc6:	f280 80a9 	bge.w	800af1c <__kernel_rem_pio2f+0x364>
 800adca:	4623      	mov	r3, r4
 800adcc:	2b00      	cmp	r3, #0
 800adce:	f2c0 80c7 	blt.w	800af60 <__kernel_rem_pio2f+0x3a8>
 800add2:	aa44      	add	r2, sp, #272	@ 0x110
 800add4:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800add8:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 800aeb0 <__kernel_rem_pio2f+0x2f8>
 800addc:	eddf 7a37 	vldr	s15, [pc, #220]	@ 800aebc <__kernel_rem_pio2f+0x304>
 800ade0:	2000      	movs	r0, #0
 800ade2:	1ae2      	subs	r2, r4, r3
 800ade4:	e0b1      	b.n	800af4a <__kernel_rem_pio2f+0x392>
 800ade6:	2602      	movs	r6, #2
 800ade8:	e78f      	b.n	800ad0a <__kernel_rem_pio2f+0x152>
 800adea:	f852 1b04 	ldr.w	r1, [r2], #4
 800adee:	b948      	cbnz	r0, 800ae04 <__kernel_rem_pio2f+0x24c>
 800adf0:	b121      	cbz	r1, 800adfc <__kernel_rem_pio2f+0x244>
 800adf2:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 800adf6:	f842 1c04 	str.w	r1, [r2, #-4]
 800adfa:	2101      	movs	r1, #1
 800adfc:	f10e 0e01 	add.w	lr, lr, #1
 800ae00:	4608      	mov	r0, r1
 800ae02:	e787      	b.n	800ad14 <__kernel_rem_pio2f+0x15c>
 800ae04:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 800ae08:	e7f5      	b.n	800adf6 <__kernel_rem_pio2f+0x23e>
 800ae0a:	f104 3cff 	add.w	ip, r4, #4294967295
 800ae0e:	aa08      	add	r2, sp, #32
 800ae10:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800ae14:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800ae18:	a908      	add	r1, sp, #32
 800ae1a:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 800ae1e:	e781      	b.n	800ad24 <__kernel_rem_pio2f+0x16c>
 800ae20:	f104 3cff 	add.w	ip, r4, #4294967295
 800ae24:	aa08      	add	r2, sp, #32
 800ae26:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800ae2a:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800ae2e:	e7f3      	b.n	800ae18 <__kernel_rem_pio2f+0x260>
 800ae30:	a908      	add	r1, sp, #32
 800ae32:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800ae36:	3801      	subs	r0, #1
 800ae38:	430a      	orrs	r2, r1
 800ae3a:	e7ab      	b.n	800ad94 <__kernel_rem_pio2f+0x1dc>
 800ae3c:	3201      	adds	r2, #1
 800ae3e:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 800ae42:	2e00      	cmp	r6, #0
 800ae44:	d0fa      	beq.n	800ae3c <__kernel_rem_pio2f+0x284>
 800ae46:	9905      	ldr	r1, [sp, #20]
 800ae48:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 800ae4c:	eb0d 0001 	add.w	r0, sp, r1
 800ae50:	18e6      	adds	r6, r4, r3
 800ae52:	a91c      	add	r1, sp, #112	@ 0x70
 800ae54:	f104 0c01 	add.w	ip, r4, #1
 800ae58:	384c      	subs	r0, #76	@ 0x4c
 800ae5a:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800ae5e:	4422      	add	r2, r4
 800ae60:	4562      	cmp	r2, ip
 800ae62:	da04      	bge.n	800ae6e <__kernel_rem_pio2f+0x2b6>
 800ae64:	4614      	mov	r4, r2
 800ae66:	e70e      	b.n	800ac86 <__kernel_rem_pio2f+0xce>
 800ae68:	9804      	ldr	r0, [sp, #16]
 800ae6a:	2201      	movs	r2, #1
 800ae6c:	e7e7      	b.n	800ae3e <__kernel_rem_pio2f+0x286>
 800ae6e:	9903      	ldr	r1, [sp, #12]
 800ae70:	f8dd e004 	ldr.w	lr, [sp, #4]
 800ae74:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 800ae78:	9105      	str	r1, [sp, #20]
 800ae7a:	ee07 1a90 	vmov	s15, r1
 800ae7e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ae82:	2400      	movs	r4, #0
 800ae84:	ece6 7a01 	vstmia	r6!, {s15}
 800ae88:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 800aebc <__kernel_rem_pio2f+0x304>
 800ae8c:	46b1      	mov	r9, r6
 800ae8e:	455c      	cmp	r4, fp
 800ae90:	dd04      	ble.n	800ae9c <__kernel_rem_pio2f+0x2e4>
 800ae92:	ece0 7a01 	vstmia	r0!, {s15}
 800ae96:	f10c 0c01 	add.w	ip, ip, #1
 800ae9a:	e7e1      	b.n	800ae60 <__kernel_rem_pio2f+0x2a8>
 800ae9c:	ecfe 6a01 	vldmia	lr!, {s13}
 800aea0:	ed39 7a01 	vldmdb	r9!, {s14}
 800aea4:	3401      	adds	r4, #1
 800aea6:	eee6 7a87 	vfma.f32	s15, s13, s14
 800aeaa:	e7f0      	b.n	800ae8e <__kernel_rem_pio2f+0x2d6>
 800aeac:	0800bb7c 	.word	0x0800bb7c
 800aeb0:	0800bb50 	.word	0x0800bb50
 800aeb4:	43800000 	.word	0x43800000
 800aeb8:	3b800000 	.word	0x3b800000
 800aebc:	00000000 	.word	0x00000000
 800aec0:	9b02      	ldr	r3, [sp, #8]
 800aec2:	eeb0 0a48 	vmov.f32	s0, s16
 800aec6:	eba3 0008 	sub.w	r0, r3, r8
 800aeca:	f000 f8e7 	bl	800b09c <scalbnf>
 800aece:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 800aeb4 <__kernel_rem_pio2f+0x2fc>
 800aed2:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800aed6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aeda:	db19      	blt.n	800af10 <__kernel_rem_pio2f+0x358>
 800aedc:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 800aeb8 <__kernel_rem_pio2f+0x300>
 800aee0:	ee60 7a27 	vmul.f32	s15, s0, s15
 800aee4:	aa08      	add	r2, sp, #32
 800aee6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800aeea:	3508      	adds	r5, #8
 800aeec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800aef0:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800aef4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800aef8:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800aefc:	ee10 3a10 	vmov	r3, s0
 800af00:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800af04:	ee17 3a90 	vmov	r3, s15
 800af08:	3401      	adds	r4, #1
 800af0a:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800af0e:	e74c      	b.n	800adaa <__kernel_rem_pio2f+0x1f2>
 800af10:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800af14:	aa08      	add	r2, sp, #32
 800af16:	ee10 3a10 	vmov	r3, s0
 800af1a:	e7f6      	b.n	800af0a <__kernel_rem_pio2f+0x352>
 800af1c:	a808      	add	r0, sp, #32
 800af1e:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800af22:	9001      	str	r0, [sp, #4]
 800af24:	ee07 0a90 	vmov	s15, r0
 800af28:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800af2c:	3b01      	subs	r3, #1
 800af2e:	ee67 7a80 	vmul.f32	s15, s15, s0
 800af32:	ee20 0a07 	vmul.f32	s0, s0, s14
 800af36:	ed62 7a01 	vstmdb	r2!, {s15}
 800af3a:	e743      	b.n	800adc4 <__kernel_rem_pio2f+0x20c>
 800af3c:	ecfc 6a01 	vldmia	ip!, {s13}
 800af40:	ecb5 7a01 	vldmia	r5!, {s14}
 800af44:	eee6 7a87 	vfma.f32	s15, s13, s14
 800af48:	3001      	adds	r0, #1
 800af4a:	4550      	cmp	r0, sl
 800af4c:	dc01      	bgt.n	800af52 <__kernel_rem_pio2f+0x39a>
 800af4e:	4282      	cmp	r2, r0
 800af50:	daf4      	bge.n	800af3c <__kernel_rem_pio2f+0x384>
 800af52:	a858      	add	r0, sp, #352	@ 0x160
 800af54:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800af58:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 800af5c:	3b01      	subs	r3, #1
 800af5e:	e735      	b.n	800adcc <__kernel_rem_pio2f+0x214>
 800af60:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800af62:	2b02      	cmp	r3, #2
 800af64:	dc09      	bgt.n	800af7a <__kernel_rem_pio2f+0x3c2>
 800af66:	2b00      	cmp	r3, #0
 800af68:	dc2b      	bgt.n	800afc2 <__kernel_rem_pio2f+0x40a>
 800af6a:	d044      	beq.n	800aff6 <__kernel_rem_pio2f+0x43e>
 800af6c:	f009 0007 	and.w	r0, r9, #7
 800af70:	b059      	add	sp, #356	@ 0x164
 800af72:	ecbd 8b04 	vpop	{d8-d9}
 800af76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af7a:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800af7c:	2b03      	cmp	r3, #3
 800af7e:	d1f5      	bne.n	800af6c <__kernel_rem_pio2f+0x3b4>
 800af80:	aa30      	add	r2, sp, #192	@ 0xc0
 800af82:	1f0b      	subs	r3, r1, #4
 800af84:	4413      	add	r3, r2
 800af86:	461a      	mov	r2, r3
 800af88:	4620      	mov	r0, r4
 800af8a:	2800      	cmp	r0, #0
 800af8c:	f1a2 0204 	sub.w	r2, r2, #4
 800af90:	dc52      	bgt.n	800b038 <__kernel_rem_pio2f+0x480>
 800af92:	4622      	mov	r2, r4
 800af94:	2a01      	cmp	r2, #1
 800af96:	f1a3 0304 	sub.w	r3, r3, #4
 800af9a:	dc5d      	bgt.n	800b058 <__kernel_rem_pio2f+0x4a0>
 800af9c:	ab30      	add	r3, sp, #192	@ 0xc0
 800af9e:	ed5f 7a39 	vldr	s15, [pc, #-228]	@ 800aebc <__kernel_rem_pio2f+0x304>
 800afa2:	440b      	add	r3, r1
 800afa4:	2c01      	cmp	r4, #1
 800afa6:	dc67      	bgt.n	800b078 <__kernel_rem_pio2f+0x4c0>
 800afa8:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 800afac:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 800afb0:	2e00      	cmp	r6, #0
 800afb2:	d167      	bne.n	800b084 <__kernel_rem_pio2f+0x4cc>
 800afb4:	edc7 6a00 	vstr	s13, [r7]
 800afb8:	ed87 7a01 	vstr	s14, [r7, #4]
 800afbc:	edc7 7a02 	vstr	s15, [r7, #8]
 800afc0:	e7d4      	b.n	800af6c <__kernel_rem_pio2f+0x3b4>
 800afc2:	ab30      	add	r3, sp, #192	@ 0xc0
 800afc4:	ed1f 7a43 	vldr	s14, [pc, #-268]	@ 800aebc <__kernel_rem_pio2f+0x304>
 800afc8:	440b      	add	r3, r1
 800afca:	4622      	mov	r2, r4
 800afcc:	2a00      	cmp	r2, #0
 800afce:	da24      	bge.n	800b01a <__kernel_rem_pio2f+0x462>
 800afd0:	b34e      	cbz	r6, 800b026 <__kernel_rem_pio2f+0x46e>
 800afd2:	eef1 7a47 	vneg.f32	s15, s14
 800afd6:	edc7 7a00 	vstr	s15, [r7]
 800afda:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 800afde:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800afe2:	aa31      	add	r2, sp, #196	@ 0xc4
 800afe4:	2301      	movs	r3, #1
 800afe6:	429c      	cmp	r4, r3
 800afe8:	da20      	bge.n	800b02c <__kernel_rem_pio2f+0x474>
 800afea:	b10e      	cbz	r6, 800aff0 <__kernel_rem_pio2f+0x438>
 800afec:	eef1 7a67 	vneg.f32	s15, s15
 800aff0:	edc7 7a01 	vstr	s15, [r7, #4]
 800aff4:	e7ba      	b.n	800af6c <__kernel_rem_pio2f+0x3b4>
 800aff6:	ab30      	add	r3, sp, #192	@ 0xc0
 800aff8:	ed5f 7a50 	vldr	s15, [pc, #-320]	@ 800aebc <__kernel_rem_pio2f+0x304>
 800affc:	440b      	add	r3, r1
 800affe:	2c00      	cmp	r4, #0
 800b000:	da05      	bge.n	800b00e <__kernel_rem_pio2f+0x456>
 800b002:	b10e      	cbz	r6, 800b008 <__kernel_rem_pio2f+0x450>
 800b004:	eef1 7a67 	vneg.f32	s15, s15
 800b008:	edc7 7a00 	vstr	s15, [r7]
 800b00c:	e7ae      	b.n	800af6c <__kernel_rem_pio2f+0x3b4>
 800b00e:	ed33 7a01 	vldmdb	r3!, {s14}
 800b012:	3c01      	subs	r4, #1
 800b014:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b018:	e7f1      	b.n	800affe <__kernel_rem_pio2f+0x446>
 800b01a:	ed73 7a01 	vldmdb	r3!, {s15}
 800b01e:	3a01      	subs	r2, #1
 800b020:	ee37 7a27 	vadd.f32	s14, s14, s15
 800b024:	e7d2      	b.n	800afcc <__kernel_rem_pio2f+0x414>
 800b026:	eef0 7a47 	vmov.f32	s15, s14
 800b02a:	e7d4      	b.n	800afd6 <__kernel_rem_pio2f+0x41e>
 800b02c:	ecb2 7a01 	vldmia	r2!, {s14}
 800b030:	3301      	adds	r3, #1
 800b032:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b036:	e7d6      	b.n	800afe6 <__kernel_rem_pio2f+0x42e>
 800b038:	edd2 7a00 	vldr	s15, [r2]
 800b03c:	edd2 6a01 	vldr	s13, [r2, #4]
 800b040:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800b044:	3801      	subs	r0, #1
 800b046:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b04a:	ed82 7a00 	vstr	s14, [r2]
 800b04e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b052:	edc2 7a01 	vstr	s15, [r2, #4]
 800b056:	e798      	b.n	800af8a <__kernel_rem_pio2f+0x3d2>
 800b058:	edd3 7a00 	vldr	s15, [r3]
 800b05c:	edd3 6a01 	vldr	s13, [r3, #4]
 800b060:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800b064:	3a01      	subs	r2, #1
 800b066:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b06a:	ed83 7a00 	vstr	s14, [r3]
 800b06e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b072:	edc3 7a01 	vstr	s15, [r3, #4]
 800b076:	e78d      	b.n	800af94 <__kernel_rem_pio2f+0x3dc>
 800b078:	ed33 7a01 	vldmdb	r3!, {s14}
 800b07c:	3c01      	subs	r4, #1
 800b07e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b082:	e78f      	b.n	800afa4 <__kernel_rem_pio2f+0x3ec>
 800b084:	eef1 6a66 	vneg.f32	s13, s13
 800b088:	eeb1 7a47 	vneg.f32	s14, s14
 800b08c:	edc7 6a00 	vstr	s13, [r7]
 800b090:	ed87 7a01 	vstr	s14, [r7, #4]
 800b094:	eef1 7a67 	vneg.f32	s15, s15
 800b098:	e790      	b.n	800afbc <__kernel_rem_pio2f+0x404>
 800b09a:	bf00      	nop

0800b09c <scalbnf>:
 800b09c:	ee10 3a10 	vmov	r3, s0
 800b0a0:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800b0a4:	d02b      	beq.n	800b0fe <scalbnf+0x62>
 800b0a6:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800b0aa:	d302      	bcc.n	800b0b2 <scalbnf+0x16>
 800b0ac:	ee30 0a00 	vadd.f32	s0, s0, s0
 800b0b0:	4770      	bx	lr
 800b0b2:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800b0b6:	d123      	bne.n	800b100 <scalbnf+0x64>
 800b0b8:	4b24      	ldr	r3, [pc, #144]	@ (800b14c <scalbnf+0xb0>)
 800b0ba:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800b150 <scalbnf+0xb4>
 800b0be:	4298      	cmp	r0, r3
 800b0c0:	ee20 0a27 	vmul.f32	s0, s0, s15
 800b0c4:	db17      	blt.n	800b0f6 <scalbnf+0x5a>
 800b0c6:	ee10 3a10 	vmov	r3, s0
 800b0ca:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800b0ce:	3a19      	subs	r2, #25
 800b0d0:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800b0d4:	4288      	cmp	r0, r1
 800b0d6:	dd15      	ble.n	800b104 <scalbnf+0x68>
 800b0d8:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800b154 <scalbnf+0xb8>
 800b0dc:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800b158 <scalbnf+0xbc>
 800b0e0:	ee10 3a10 	vmov	r3, s0
 800b0e4:	eeb0 7a67 	vmov.f32	s14, s15
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	bfb8      	it	lt
 800b0ec:	eef0 7a66 	vmovlt.f32	s15, s13
 800b0f0:	ee27 0a87 	vmul.f32	s0, s15, s14
 800b0f4:	4770      	bx	lr
 800b0f6:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800b15c <scalbnf+0xc0>
 800b0fa:	ee27 0a80 	vmul.f32	s0, s15, s0
 800b0fe:	4770      	bx	lr
 800b100:	0dd2      	lsrs	r2, r2, #23
 800b102:	e7e5      	b.n	800b0d0 <scalbnf+0x34>
 800b104:	4410      	add	r0, r2
 800b106:	28fe      	cmp	r0, #254	@ 0xfe
 800b108:	dce6      	bgt.n	800b0d8 <scalbnf+0x3c>
 800b10a:	2800      	cmp	r0, #0
 800b10c:	dd06      	ble.n	800b11c <scalbnf+0x80>
 800b10e:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800b112:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800b116:	ee00 3a10 	vmov	s0, r3
 800b11a:	4770      	bx	lr
 800b11c:	f110 0f16 	cmn.w	r0, #22
 800b120:	da09      	bge.n	800b136 <scalbnf+0x9a>
 800b122:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800b15c <scalbnf+0xc0>
 800b126:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800b160 <scalbnf+0xc4>
 800b12a:	ee10 3a10 	vmov	r3, s0
 800b12e:	eeb0 7a67 	vmov.f32	s14, s15
 800b132:	2b00      	cmp	r3, #0
 800b134:	e7d9      	b.n	800b0ea <scalbnf+0x4e>
 800b136:	3019      	adds	r0, #25
 800b138:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800b13c:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800b140:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800b164 <scalbnf+0xc8>
 800b144:	ee07 3a90 	vmov	s15, r3
 800b148:	e7d7      	b.n	800b0fa <scalbnf+0x5e>
 800b14a:	bf00      	nop
 800b14c:	ffff3cb0 	.word	0xffff3cb0
 800b150:	4c000000 	.word	0x4c000000
 800b154:	7149f2ca 	.word	0x7149f2ca
 800b158:	f149f2ca 	.word	0xf149f2ca
 800b15c:	0da24260 	.word	0x0da24260
 800b160:	8da24260 	.word	0x8da24260
 800b164:	33000000 	.word	0x33000000

0800b168 <floorf>:
 800b168:	ee10 3a10 	vmov	r3, s0
 800b16c:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800b170:	3a7f      	subs	r2, #127	@ 0x7f
 800b172:	2a16      	cmp	r2, #22
 800b174:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800b178:	dc2b      	bgt.n	800b1d2 <floorf+0x6a>
 800b17a:	2a00      	cmp	r2, #0
 800b17c:	da12      	bge.n	800b1a4 <floorf+0x3c>
 800b17e:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800b1e4 <floorf+0x7c>
 800b182:	ee30 0a27 	vadd.f32	s0, s0, s15
 800b186:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800b18a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b18e:	dd06      	ble.n	800b19e <floorf+0x36>
 800b190:	2b00      	cmp	r3, #0
 800b192:	da24      	bge.n	800b1de <floorf+0x76>
 800b194:	2900      	cmp	r1, #0
 800b196:	4b14      	ldr	r3, [pc, #80]	@ (800b1e8 <floorf+0x80>)
 800b198:	bf08      	it	eq
 800b19a:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 800b19e:	ee00 3a10 	vmov	s0, r3
 800b1a2:	4770      	bx	lr
 800b1a4:	4911      	ldr	r1, [pc, #68]	@ (800b1ec <floorf+0x84>)
 800b1a6:	4111      	asrs	r1, r2
 800b1a8:	420b      	tst	r3, r1
 800b1aa:	d0fa      	beq.n	800b1a2 <floorf+0x3a>
 800b1ac:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 800b1e4 <floorf+0x7c>
 800b1b0:	ee30 0a27 	vadd.f32	s0, s0, s15
 800b1b4:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800b1b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b1bc:	ddef      	ble.n	800b19e <floorf+0x36>
 800b1be:	2b00      	cmp	r3, #0
 800b1c0:	bfbe      	ittt	lt
 800b1c2:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 800b1c6:	fa40 f202 	asrlt.w	r2, r0, r2
 800b1ca:	189b      	addlt	r3, r3, r2
 800b1cc:	ea23 0301 	bic.w	r3, r3, r1
 800b1d0:	e7e5      	b.n	800b19e <floorf+0x36>
 800b1d2:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800b1d6:	d3e4      	bcc.n	800b1a2 <floorf+0x3a>
 800b1d8:	ee30 0a00 	vadd.f32	s0, s0, s0
 800b1dc:	4770      	bx	lr
 800b1de:	2300      	movs	r3, #0
 800b1e0:	e7dd      	b.n	800b19e <floorf+0x36>
 800b1e2:	bf00      	nop
 800b1e4:	7149f2ca 	.word	0x7149f2ca
 800b1e8:	bf800000 	.word	0xbf800000
 800b1ec:	007fffff 	.word	0x007fffff

0800b1f0 <_init>:
 800b1f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b1f2:	bf00      	nop
 800b1f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b1f6:	bc08      	pop	{r3}
 800b1f8:	469e      	mov	lr, r3
 800b1fa:	4770      	bx	lr

0800b1fc <_fini>:
 800b1fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b1fe:	bf00      	nop
 800b200:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b202:	bc08      	pop	{r3}
 800b204:	469e      	mov	lr, r3
 800b206:	4770      	bx	lr
