
../repos/coreutils/gnulib-tests/bench-sha1:     file format elf32-littlearm


Disassembly of section .init:

0001043c <.init>:
   1043c:	push	{r3, lr}
   10440:	bl	107a0 <abort@plt+0x2c0>
   10444:	pop	{r3, pc}

Disassembly of section .plt:

00010448 <strtol@plt-0x14>:
   10448:	push	{lr}		; (str lr, [sp, #-4]!)
   1044c:	ldr	lr, [pc, #4]	; 10458 <strtol@plt-0x4>
   10450:	add	lr, pc, lr
   10454:	ldr	pc, [lr, #8]!
   10458:	andeq	r2, r1, r8, lsr #23

0001045c <strtol@plt>:
   1045c:	add	ip, pc, #0, 12
   10460:	add	ip, ip, #73728	; 0x12000
   10464:	ldr	pc, [ip, #2984]!	; 0xba8

00010468 <memcpy@plt>:
   10468:	add	ip, pc, #0, 12
   1046c:	add	ip, ip, #73728	; 0x12000
   10470:	ldr	pc, [ip, #2976]!	; 0xba0

00010474 <gettimeofday@plt>:
   10474:	add	ip, pc, #0, 12
   10478:	add	ip, ip, #73728	; 0x12000
   1047c:	ldr	pc, [ip, #2968]!	; 0xb98

00010480 <malloc@plt>:
   10480:	add	ip, pc, #0, 12
   10484:	add	ip, ip, #73728	; 0x12000
   10488:	ldr	pc, [ip, #2960]!	; 0xb90

0001048c <__libc_start_main@plt>:
   1048c:	add	ip, pc, #0, 12
   10490:	add	ip, ip, #73728	; 0x12000
   10494:	ldr	pc, [ip, #2952]!	; 0xb88

00010498 <__gmon_start__@plt>:
   10498:	add	ip, pc, #0, 12
   1049c:	add	ip, ip, #73728	; 0x12000
   104a0:	ldr	pc, [ip, #2944]!	; 0xb80

000104a4 <exit@plt>:
   104a4:	add	ip, pc, #0, 12
   104a8:	add	ip, ip, #73728	; 0x12000
   104ac:	ldr	pc, [ip, #2936]!	; 0xb78

000104b0 <__errno_location@plt>:
   104b0:	add	ip, pc, #0, 12
   104b4:	add	ip, ip, #73728	; 0x12000
   104b8:	ldr	pc, [ip, #2928]!	; 0xb70

000104bc <__printf_chk@plt>:
   104bc:	add	ip, pc, #0, 12
   104c0:	add	ip, ip, #73728	; 0x12000
   104c4:	ldr	pc, [ip, #2920]!	; 0xb68

000104c8 <__fprintf_chk@plt>:
   104c8:	add	ip, pc, #0, 12
   104cc:	add	ip, ip, #73728	; 0x12000
   104d0:	ldr	pc, [ip, #2912]!	; 0xb60

000104d4 <getrusage@plt>:
   104d4:	add	ip, pc, #0, 12
   104d8:	add	ip, ip, #73728	; 0x12000
   104dc:	ldr	pc, [ip, #2904]!	; 0xb58

000104e0 <abort@plt>:
   104e0:	add	ip, pc, #0, 12
   104e4:	add	ip, ip, #73728	; 0x12000
   104e8:	ldr	pc, [ip, #2896]!	; 0xb50

Disassembly of section .text:

000104f0 <.text>:
   104f0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   104f4:	vpush	{d8}
   104f8:	cmp	r0, #3
   104fc:	mov	r7, r1
   10500:	sub	sp, sp, #120	; 0x78
   10504:	bne	10714 <abort@plt+0x234>
   10508:	mov	r2, #10
   1050c:	mov	r1, #0
   10510:	ldr	r0, [r7, #4]
   10514:	bl	1045c <strtol@plt>
   10518:	mov	r2, #10
   1051c:	mov	r1, #0
   10520:	mov	r4, r0
   10524:	ldr	r0, [r7, #8]
   10528:	bl	1045c <strtol@plt>
   1052c:	mov	r5, r0
   10530:	mov	r0, r4
   10534:	bl	1231c <abort@plt+0x1e3c>
   10538:	subs	r6, r0, #0
   1053c:	beq	106f4 <abort@plt+0x214>
   10540:	cmp	r4, #0
   10544:	beq	105b0 <abort@plt+0xd0>
   10548:	ldr	r7, [pc, #496]	; 10740 <abort@plt+0x260>
   1054c:	ldr	lr, [pc, #496]	; 10744 <abort@plt+0x264>
   10550:	mov	r0, r6
   10554:	mov	r2, #0
   10558:	mov	ip, #101	; 0x65
   1055c:	umull	r1, r3, r7, r2
   10560:	umull	r8, r1, lr, r2
   10564:	sub	r9, r2, #5
   10568:	sub	r8, r2, #1
   1056c:	sub	sl, r2, r1
   10570:	lsr	r3, r3, #6
   10574:	mul	r8, r9, r8
   10578:	add	r1, r1, sl, lsr #1
   1057c:	rsb	r9, r3, r3, lsl #5
   10580:	lsr	r1, r1, #6
   10584:	add	r9, r3, r9, lsl #3
   10588:	mul	r8, r2, r8
   1058c:	mul	r1, ip, r1
   10590:	add	r3, r3, r9, lsl #1
   10594:	rsb	r3, r3, r2, lsl #1
   10598:	sub	r3, r3, r1
   1059c:	add	r2, r2, #1
   105a0:	add	r3, r3, r8, lsr #6
   105a4:	cmp	r4, r2
   105a8:	strb	r3, [r0], #1
   105ac:	bne	1055c <abort@plt+0x7c>
   105b0:	add	r8, sp, #48	; 0x30
   105b4:	mov	r1, r8
   105b8:	mov	r0, #0
   105bc:	bl	104d4 <getrusage@plt>
   105c0:	ldm	r8, {r0, r1}
   105c4:	add	r2, sp, #20
   105c8:	add	r3, sp, #56	; 0x38
   105cc:	stm	r2, {r0, r1}
   105d0:	ldm	r3, {r0, r1}
   105d4:	add	r3, sp, #28
   105d8:	stm	r3, {r0, r1}
   105dc:	mov	r1, #0
   105e0:	add	r0, sp, #12
   105e4:	bl	10474 <gettimeofday@plt>
   105e8:	cmp	r5, #0
   105ec:	movgt	r7, #0
   105f0:	ble	10610 <abort@plt+0x130>
   105f4:	add	r7, r7, #1
   105f8:	mov	r2, r8
   105fc:	mov	r1, r4
   10600:	mov	r0, r6
   10604:	bl	121e8 <abort@plt+0x1d08>
   10608:	cmp	r7, r5
   1060c:	bne	105f4 <abort@plt+0x114>
   10610:	mov	r1, #0
   10614:	add	r0, sp, #4
   10618:	bl	10474 <gettimeofday@plt>
   1061c:	mov	r1, r8
   10620:	mov	r0, #0
   10624:	bl	104d4 <getrusage@plt>
   10628:	ldr	r3, [sp, #12]
   1062c:	ldr	ip, [sp, #4]
   10630:	ldr	r1, [pc, #272]	; 10748 <abort@plt+0x268>
   10634:	ldr	r2, [sp, #8]
   10638:	sub	ip, ip, r3
   1063c:	ldr	r3, [sp, #16]
   10640:	mla	ip, r1, ip, r2
   10644:	vldr	d8, [pc, #236]	; 10738 <abort@plt+0x258>
   10648:	ldr	r2, [sp, #28]
   1064c:	sub	ip, ip, r3
   10650:	ldr	r4, [sp, #48]	; 0x30
   10654:	vmov	s15, ip
   10658:	ldr	r3, [sp, #20]
   1065c:	ldr	lr, [sp, #56]	; 0x38
   10660:	ldr	r0, [sp, #60]	; 0x3c
   10664:	vcvt.f64.s32	d7, s15
   10668:	sub	r4, r4, r3
   1066c:	sub	lr, lr, r2
   10670:	ldr	r3, [sp, #52]	; 0x34
   10674:	mla	lr, r1, lr, r0
   10678:	mla	r4, r1, r4, r3
   1067c:	vdiv.f64	d6, d7, d8
   10680:	ldr	r0, [sp, #24]
   10684:	ldr	r1, [sp, #32]
   10688:	sub	r4, r4, r0
   1068c:	sub	lr, lr, r1
   10690:	mov	r0, #1
   10694:	ldr	r1, [pc, #176]	; 1074c <abort@plt+0x26c>
   10698:	str	ip, [sp, #36]	; 0x24
   1069c:	str	lr, [sp, #44]	; 0x2c
   106a0:	str	r4, [sp, #40]	; 0x28
   106a4:	vmov	r2, r3, d6
   106a8:	bl	104bc <__printf_chk@plt>
   106ac:	vldr	s15, [sp, #40]	; 0x28
   106b0:	ldr	r1, [pc, #152]	; 10750 <abort@plt+0x270>
   106b4:	mov	r0, #1
   106b8:	vcvt.f64.s32	d7, s15
   106bc:	vdiv.f64	d6, d7, d8
   106c0:	vmov	r2, r3, d6
   106c4:	bl	104bc <__printf_chk@plt>
   106c8:	vldr	s15, [sp, #44]	; 0x2c
   106cc:	ldr	r1, [pc, #128]	; 10754 <abort@plt+0x274>
   106d0:	mov	r0, #1
   106d4:	vcvt.f64.s32	d7, s15
   106d8:	vdiv.f64	d6, d7, d8
   106dc:	vmov	r2, r3, d6
   106e0:	bl	104bc <__printf_chk@plt>
   106e4:	mov	r0, #0
   106e8:	add	sp, sp, #120	; 0x78
   106ec:	vpop	{d8}
   106f0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   106f4:	ldr	r1, [pc, #92]	; 10758 <abort@plt+0x278>
   106f8:	ldr	r3, [r7]
   106fc:	ldr	r2, [pc, #88]	; 1075c <abort@plt+0x27c>
   10700:	ldr	r0, [r1]
   10704:	mov	r1, #1
   10708:	bl	104c8 <__fprintf_chk@plt>
   1070c:	mov	r0, #1
   10710:	b	106e8 <abort@plt+0x208>
   10714:	ldr	r1, [pc, #60]	; 10758 <abort@plt+0x278>
   10718:	ldr	r3, [r7]
   1071c:	ldr	r2, [pc, #60]	; 10760 <abort@plt+0x280>
   10720:	ldr	r0, [r1]
   10724:	mov	r1, #1
   10728:	bl	104c8 <__fprintf_chk@plt>
   1072c:	mov	r0, #1
   10730:	bl	104a4 <exit@plt>
   10734:	nop			; (mov r0, r0)
   10738:	andeq	r0, r0, r0
   1073c:	smlawbmi	lr, r0, r4, r8
   10740:	sbcscs	r6, r5, r9, lsr fp
   10744:	strbtmi	r8, [pc], #-1623	; 1074c <abort@plt+0x26c>
   10748:	andeq	r4, pc, r0, asr #4
   1074c:	andeq	r2, r1, ip, ror #7
   10750:	strdeq	r2, [r1], -ip
   10754:	andeq	r2, r1, r8, lsl #8
   10758:	andeq	r3, r2, r8, asr #32
   1075c:	ldrdeq	r2, [r1], -r4
   10760:			; <UNDEFINED> instruction: 0x000123b8
   10764:	mov	fp, #0
   10768:	mov	lr, #0
   1076c:	pop	{r1}		; (ldr r1, [sp], #4)
   10770:	mov	r2, sp
   10774:	push	{r2}		; (str r2, [sp, #-4]!)
   10778:	push	{r0}		; (str r0, [sp, #-4]!)
   1077c:	ldr	ip, [pc, #16]	; 10794 <abort@plt+0x2b4>
   10780:	push	{ip}		; (str ip, [sp, #-4]!)
   10784:	ldr	r0, [pc, #12]	; 10798 <abort@plt+0x2b8>
   10788:	ldr	r3, [pc, #12]	; 1079c <abort@plt+0x2bc>
   1078c:	bl	1048c <__libc_start_main@plt>
   10790:	bl	104e0 <abort@plt>
   10794:	andeq	r2, r1, r8, lsr #7
   10798:	strdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   1079c:	andeq	r2, r1, r8, asr #6
   107a0:	ldr	r3, [pc, #20]	; 107bc <abort@plt+0x2dc>
   107a4:	ldr	r2, [pc, #20]	; 107c0 <abort@plt+0x2e0>
   107a8:	add	r3, pc, r3
   107ac:	ldr	r2, [r3, r2]
   107b0:	cmp	r2, #0
   107b4:	bxeq	lr
   107b8:	b	10498 <__gmon_start__@plt>
   107bc:	andeq	r2, r1, r0, asr r8
   107c0:	andeq	r0, r0, ip, lsr r0
   107c4:	ldr	r3, [pc, #28]	; 107e8 <abort@plt+0x308>
   107c8:	ldr	r0, [pc, #28]	; 107ec <abort@plt+0x30c>
   107cc:	sub	r3, r3, r0
   107d0:	cmp	r3, #6
   107d4:	bxls	lr
   107d8:	ldr	r3, [pc, #16]	; 107f0 <abort@plt+0x310>
   107dc:	cmp	r3, #0
   107e0:	bxeq	lr
   107e4:	bx	r3
   107e8:	andeq	r3, r2, fp, asr #32
   107ec:	andeq	r3, r2, r8, asr #32
   107f0:	andeq	r0, r0, r0
   107f4:	ldr	r1, [pc, #36]	; 10820 <abort@plt+0x340>
   107f8:	ldr	r0, [pc, #36]	; 10824 <abort@plt+0x344>
   107fc:	sub	r1, r1, r0
   10800:	asr	r1, r1, #2
   10804:	add	r1, r1, r1, lsr #31
   10808:	asrs	r1, r1, #1
   1080c:	bxeq	lr
   10810:	ldr	r3, [pc, #16]	; 10828 <abort@plt+0x348>
   10814:	cmp	r3, #0
   10818:	bxeq	lr
   1081c:	bx	r3
   10820:	andeq	r3, r2, r8, asr #32
   10824:	andeq	r3, r2, r8, asr #32
   10828:	andeq	r0, r0, r0
   1082c:	push	{r4, lr}
   10830:	ldr	r4, [pc, #24]	; 10850 <abort@plt+0x370>
   10834:	ldrb	r3, [r4]
   10838:	cmp	r3, #0
   1083c:	popne	{r4, pc}
   10840:	bl	107c4 <abort@plt+0x2e4>
   10844:	mov	r3, #1
   10848:	strb	r3, [r4]
   1084c:	pop	{r4, pc}
   10850:	andeq	r3, r2, ip, asr #32
   10854:	ldr	r0, [pc, #40]	; 10884 <abort@plt+0x3a4>
   10858:	ldr	r3, [r0]
   1085c:	cmp	r3, #0
   10860:	bne	10868 <abort@plt+0x388>
   10864:	b	107f4 <abort@plt+0x314>
   10868:	ldr	r3, [pc, #24]	; 10888 <abort@plt+0x3a8>
   1086c:	cmp	r3, #0
   10870:	beq	10864 <abort@plt+0x384>
   10874:	push	{r4, lr}
   10878:	blx	r3
   1087c:	pop	{r4, lr}
   10880:	b	107f4 <abort@plt+0x314>
   10884:	andeq	r2, r2, r4, lsl pc
   10888:	andeq	r0, r0, r0
   1088c:	push	{r4, lr}
   10890:	mov	r3, #0
   10894:	ldr	r4, [pc, #44]	; 108c8 <abort@plt+0x3e8>
   10898:	ldr	lr, [pc, #44]	; 108cc <abort@plt+0x3ec>
   1089c:	ldr	ip, [pc, #44]	; 108d0 <abort@plt+0x3f0>
   108a0:	ldr	r1, [pc, #44]	; 108d4 <abort@plt+0x3f4>
   108a4:	ldr	r2, [pc, #44]	; 108d8 <abort@plt+0x3f8>
   108a8:	stm	r0, {r4, lr}
   108ac:	str	ip, [r0, #8]
   108b0:	str	r1, [r0, #12]
   108b4:	str	r2, [r0, #16]
   108b8:	str	r3, [r0, #24]
   108bc:	str	r3, [r0, #20]
   108c0:	str	r3, [r0, #28]
   108c4:	pop	{r4, pc}
   108c8:	strbvs	r2, [r5, -r1, lsl #6]
   108cc:	svc	0x00cdab89
   108d0:	ldmls	sl!, {r1, r2, r3, r4, r5, r6, r7, sl, fp, ip, lr, pc}
   108d4:	eorsne	r5, r2, r6, ror r4
   108d8:	bicsgt	lr, r2, #240, 2	; 0x3c
   108dc:	ldr	r2, [r0]
   108e0:	mov	r3, r0
   108e4:	rev	r2, r2
   108e8:	str	r2, [r1]
   108ec:	ldr	r2, [r3, #4]
   108f0:	mov	r0, r1
   108f4:	rev	r2, r2
   108f8:	str	r2, [r1, #4]
   108fc:	ldr	r2, [r3, #8]
   10900:	rev	r2, r2
   10904:	str	r2, [r1, #8]
   10908:	ldr	r2, [r3, #12]
   1090c:	rev	r2, r2
   10910:	str	r2, [r1, #12]
   10914:	ldr	r3, [r3, #16]
   10918:	rev	r3, r3
   1091c:	str	r3, [r1, #16]
   10920:	bx	lr
   10924:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10928:	sub	sp, sp, #100	; 0x64
   1092c:	ldr	r3, [r2, #20]
   10930:	mov	lr, r2
   10934:	str	r2, [sp, #92]	; 0x5c
   10938:	ldr	r2, [r2, #24]
   1093c:	add	r3, r1, r3
   10940:	cmp	r1, r3
   10944:	addhi	r2, r2, #1
   10948:	bic	ip, r1, #3
   1094c:	add	ip, r0, ip
   10950:	mov	r1, lr
   10954:	str	r2, [lr, #24]
   10958:	mov	r2, lr
   1095c:	cmp	r0, ip
   10960:	str	ip, [sp, #88]	; 0x58
   10964:	str	r3, [lr, #20]
   10968:	ldr	r5, [r2, #8]
   1096c:	ldr	ip, [r2, #12]
   10970:	ldr	lr, [lr]
   10974:	ldr	r1, [r1, #4]
   10978:	ldr	r2, [r2, #16]
   1097c:	bcs	11f54 <abort@plt+0x1a74>
   10980:	str	r0, [sp, #44]	; 0x2c
   10984:	mov	r6, ip
   10988:	mov	r0, r1
   1098c:	str	r2, [sp, #84]	; 0x54
   10990:	str	ip, [sp, #80]	; 0x50
   10994:	str	r5, [sp, #76]	; 0x4c
   10998:	str	r1, [sp, #72]	; 0x48
   1099c:	str	lr, [sp, #68]	; 0x44
   109a0:	ldr	fp, [sp, #44]	; 0x2c
   109a4:	ldr	r3, [pc, #4088]	; 119a4 <abort@plt+0x14c4>
   109a8:	eor	r4, r5, r6
   109ac:	ldr	r9, [fp]
   109b0:	ldr	r8, [fp, #4]
   109b4:	rev	r9, r9
   109b8:	add	r3, r9, r3
   109bc:	and	r4, r4, r0
   109c0:	add	r3, r3, lr, ror #27
   109c4:	ror	r0, r0, #2
   109c8:	eor	r4, r4, r6
   109cc:	eor	r1, r0, r5
   109d0:	rev	r8, r8
   109d4:	add	r4, r4, r3
   109d8:	ldr	r3, [pc, #4036]	; 119a4 <abort@plt+0x14c4>
   109dc:	add	r6, r8, r6
   109e0:	and	r1, r1, lr
   109e4:	add	r4, r4, r2
   109e8:	ldr	sl, [fp, #8]
   109ec:	eor	r1, r1, r5
   109f0:	add	r3, r6, r3
   109f4:	add	r3, r1, r3
   109f8:	add	r1, r3, r4, ror #27
   109fc:	ror	lr, lr, #2
   10a00:	rev	sl, sl
   10a04:	ldr	r7, [fp, #12]
   10a08:	ldr	r3, [pc, #3988]	; 119a4 <abort@plt+0x14c4>
   10a0c:	add	r2, sl, r5
   10a10:	eor	ip, r0, lr
   10a14:	and	ip, ip, r4
   10a18:	add	r3, r2, r3
   10a1c:	rev	r2, r7
   10a20:	mov	r7, r2
   10a24:	eor	ip, ip, r0
   10a28:	add	r3, ip, r3
   10a2c:	add	ip, r7, #1509949440	; 0x5a000000
   10a30:	ror	r4, r4, #2
   10a34:	add	ip, ip, #8519680	; 0x820000
   10a38:	eor	r2, lr, r4
   10a3c:	add	ip, ip, #30976	; 0x7900
   10a40:	add	ip, ip, #153	; 0x99
   10a44:	and	r2, r2, r1
   10a48:	ldr	r6, [fp, #16]
   10a4c:	eor	r2, r2, lr
   10a50:	add	r0, ip, r0
   10a54:	ror	r5, r1, #2
   10a58:	add	r0, r2, r0
   10a5c:	ldr	r2, [pc, #3904]	; 119a4 <abort@plt+0x14c4>
   10a60:	add	r3, r3, r1, ror #27
   10a64:	rev	r1, r6
   10a68:	eor	r6, r4, r5
   10a6c:	and	ip, r6, r3
   10a70:	str	r1, [sp, #20]
   10a74:	add	r2, r1, r2
   10a78:	ldr	r1, [fp, #20]
   10a7c:	add	r2, r2, lr
   10a80:	eor	lr, ip, r4
   10a84:	add	r0, r0, r3, ror #27
   10a88:	add	lr, lr, r2
   10a8c:	ror	r3, r3, #2
   10a90:	rev	r2, r1
   10a94:	ldr	ip, [pc, #3848]	; 119a4 <abort@plt+0x14c4>
   10a98:	str	r7, [sp, #8]
   10a9c:	mov	r7, r2
   10aa0:	eor	r2, r5, r3
   10aa4:	ldr	r6, [fp, #24]
   10aa8:	add	ip, r7, ip
   10aac:	and	r2, r2, r0
   10ab0:	add	ip, ip, r4
   10ab4:	eor	r2, r2, r5
   10ab8:	ror	r1, r0, #2
   10abc:	add	lr, lr, r0, ror #27
   10ac0:	add	r2, r2, ip
   10ac4:	rev	r0, r6
   10ac8:	ldr	ip, [pc, #3796]	; 119a4 <abort@plt+0x14c4>
   10acc:	str	r7, [sp, #12]
   10ad0:	mov	r7, r0
   10ad4:	eor	r0, r3, r1
   10ad8:	add	ip, r7, ip
   10adc:	and	r0, r0, lr
   10ae0:	eor	r0, r0, r3
   10ae4:	add	r5, ip, r5
   10ae8:	add	r5, r0, r5
   10aec:	ldr	r0, [fp, #32]
   10af0:	add	r2, r2, lr, ror #27
   10af4:	ldr	r6, [fp, #28]
   10af8:	rev	r0, r0
   10afc:	ror	r4, lr, #2
   10b00:	str	r7, [sp, #40]	; 0x28
   10b04:	ldr	ip, [pc, #3736]	; 119a4 <abort@plt+0x14c4>
   10b08:	add	r7, r5, r2, ror #27
   10b0c:	mov	r5, r0
   10b10:	rev	r6, r6
   10b14:	eor	lr, r1, r4
   10b18:	add	r0, r5, #1509949440	; 0x5a000000
   10b1c:	and	lr, lr, r2
   10b20:	add	ip, r6, ip
   10b24:	add	r0, r0, #8519680	; 0x820000
   10b28:	ror	r2, r2, #2
   10b2c:	add	ip, ip, r3
   10b30:	add	r0, r0, #30976	; 0x7900
   10b34:	eor	r3, lr, r1
   10b38:	ldr	lr, [fp, #36]	; 0x24
   10b3c:	add	r3, r3, ip
   10b40:	add	r0, r0, #153	; 0x99
   10b44:	eor	ip, r4, r2
   10b48:	str	r5, [sp, #4]
   10b4c:	add	r0, r0, r1
   10b50:	ror	r5, r7, #2
   10b54:	rev	r1, lr
   10b58:	and	ip, ip, r7
   10b5c:	add	r3, r3, r7, ror #27
   10b60:	str	r6, [sp, #48]	; 0x30
   10b64:	ldr	r7, [fp, #40]	; 0x28
   10b68:	mov	r6, r1
   10b6c:	eor	ip, ip, r4
   10b70:	eor	r1, r2, r5
   10b74:	add	ip, ip, r0
   10b78:	and	r1, r1, r3
   10b7c:	ror	lr, r3, #2
   10b80:	add	ip, ip, r3, ror #27
   10b84:	ldr	r0, [pc, #3608]	; 119a4 <abort@plt+0x14c4>
   10b88:	eor	r3, r1, r2
   10b8c:	rev	r1, r7
   10b90:	str	r1, [sp, #28]
   10b94:	add	r1, r1, #1509949440	; 0x5a000000
   10b98:	add	r0, r6, r0
   10b9c:	add	r1, r1, #8519680	; 0x820000
   10ba0:	add	r4, r0, r4
   10ba4:	add	r1, r1, #30976	; 0x7900
   10ba8:	eor	r0, r5, lr
   10bac:	add	r3, r3, r4
   10bb0:	add	r1, r1, #153	; 0x99
   10bb4:	ldr	r4, [fp, #44]	; 0x2c
   10bb8:	and	r0, r0, ip
   10bbc:	add	r2, r1, r2
   10bc0:	eor	r0, r0, r5
   10bc4:	add	r0, r0, r2
   10bc8:	rev	r2, r4
   10bcc:	mov	r7, r2
   10bd0:	str	r7, [sp, #24]
   10bd4:	add	r7, r7, #1509949440	; 0x5a000000
   10bd8:	ldr	r2, [fp, #48]	; 0x30
   10bdc:	add	r7, r7, #8519680	; 0x820000
   10be0:	add	r3, r3, ip, ror #27
   10be4:	add	r7, r7, #30976	; 0x7900
   10be8:	ror	ip, ip, #2
   10bec:	eor	r4, lr, ip
   10bf0:	rev	r2, r2
   10bf4:	add	r7, r7, #153	; 0x99
   10bf8:	and	r4, r4, r3
   10bfc:	add	r7, r7, r5
   10c00:	mov	r5, r2
   10c04:	add	r1, r0, r3, ror #27
   10c08:	eor	r0, r4, lr
   10c0c:	add	r4, r5, #1509949440	; 0x5a000000
   10c10:	add	r4, r4, #8519680	; 0x820000
   10c14:	ror	r3, r3, #2
   10c18:	str	r6, [sp]
   10c1c:	add	r4, r4, #30976	; 0x7900
   10c20:	ldr	r6, [fp, #52]	; 0x34
   10c24:	eor	r2, ip, r3
   10c28:	add	r0, r0, r7
   10c2c:	add	r4, r4, #153	; 0x99
   10c30:	add	r0, r0, r1, ror #27
   10c34:	str	r5, [sp, #32]
   10c38:	and	r2, r2, r1
   10c3c:	ror	r5, r1, #2
   10c40:	add	r1, r4, lr
   10c44:	rev	lr, r6
   10c48:	ldr	r6, [pc, #3412]	; 119a4 <abort@plt+0x14c4>
   10c4c:	eor	r4, r3, r5
   10c50:	eor	r2, r2, ip
   10c54:	add	r6, lr, r6
   10c58:	and	r4, r4, r0
   10c5c:	add	ip, r6, ip
   10c60:	add	r1, r2, r1
   10c64:	eor	r4, r4, r3
   10c68:	ldr	r2, [fp, #56]	; 0x38
   10c6c:	ror	r7, r0, #2
   10c70:	add	r1, r1, r0, ror #27
   10c74:	add	r4, r4, ip
   10c78:	ldr	fp, [fp, #60]	; 0x3c
   10c7c:	ldr	ip, [sp, #4]
   10c80:	ldr	r0, [pc, #3356]	; 119a4 <abort@plt+0x14c4>
   10c84:	rev	r6, r2
   10c88:	eor	r9, r9, sl
   10c8c:	eor	r2, r5, r7
   10c90:	eor	r9, r9, ip
   10c94:	add	r0, r6, r0
   10c98:	and	r2, r2, r1
   10c9c:	rev	fp, fp
   10ca0:	add	r0, r0, r3
   10ca4:	str	lr, [sp, #36]	; 0x24
   10ca8:	eor	r9, r9, lr
   10cac:	eor	r2, r2, r5
   10cb0:	mov	lr, fp
   10cb4:	add	r2, r2, r0
   10cb8:	ldr	fp, [sp, #8]
   10cbc:	add	r0, lr, #1509949440	; 0x5a000000
   10cc0:	add	r4, r4, r1, ror #27
   10cc4:	str	r6, [sp, #4]
   10cc8:	ror	r1, r1, #2
   10ccc:	str	lr, [sp, #16]
   10cd0:	add	r0, r0, #8519680	; 0x820000
   10cd4:	ldr	lr, [sp]
   10cd8:	eor	r3, r7, r1
   10cdc:	eor	r6, r8, fp
   10ce0:	add	r0, r0, #30976	; 0x7900
   10ce4:	and	r3, r3, r4
   10ce8:	eor	r6, r6, lr
   10cec:	add	r0, r0, #153	; 0x99
   10cf0:	ldr	lr, [sp, #20]
   10cf4:	add	r0, r0, r5
   10cf8:	eor	r3, r3, r7
   10cfc:	eor	r5, sl, lr
   10d00:	add	r3, r3, r0
   10d04:	ldr	sl, [sp, #4]
   10d08:	ldr	r0, [pc, #3220]	; 119a4 <abort@plt+0x14c4>
   10d0c:	ror	r9, r9, #31
   10d10:	eor	r6, r6, sl
   10d14:	add	r0, r9, r0
   10d18:	mov	sl, r9
   10d1c:	ldr	r9, [sp, #28]
   10d20:	ror	r8, r4, #2
   10d24:	eor	r5, r5, r9
   10d28:	mov	r9, fp
   10d2c:	ldr	fp, [sp, #12]
   10d30:	add	r2, r2, r4, ror #27
   10d34:	add	r0, r0, r7
   10d38:	eor	r4, r1, r8
   10d3c:	eor	r7, r9, fp
   10d40:	ldr	fp, [sp, #16]
   10d44:	and	r4, r4, r2
   10d48:	add	r3, r3, r2, ror #27
   10d4c:	eor	r4, r4, r1
   10d50:	ror	r2, r2, #2
   10d54:	eor	r5, r5, fp
   10d58:	ldr	r9, [pc, #3140]	; 119a4 <abort@plt+0x14c4>
   10d5c:	ldr	fp, [sp, #24]
   10d60:	ror	r6, r6, #31
   10d64:	add	r4, r4, r0
   10d68:	eor	r0, r8, r2
   10d6c:	str	r6, [sp, #24]
   10d70:	add	r9, r6, r9
   10d74:	eor	r7, r7, fp
   10d78:	ldr	r6, [sp, #40]	; 0x28
   10d7c:	and	r0, r0, r3
   10d80:	ror	r5, r5, #31
   10d84:	str	sl, [sp, #20]
   10d88:	eor	r7, r7, sl
   10d8c:	eor	r0, r0, r8
   10d90:	mov	sl, r5
   10d94:	add	r5, r9, r1
   10d98:	str	sl, [sp, #8]
   10d9c:	eor	r6, lr, r6
   10da0:	add	r0, r0, r5
   10da4:	ldr	lr, [sp, #32]
   10da8:	mov	r5, sl
   10dac:	ldr	sl, [pc, #3056]	; 119a4 <abort@plt+0x14c4>
   10db0:	eor	r6, r6, lr
   10db4:	add	sl, r5, sl
   10db8:	ldr	lr, [sp, #48]	; 0x30
   10dbc:	ldr	r5, [sp, #12]
   10dc0:	ror	r7, r7, #31
   10dc4:	eor	r5, r5, lr
   10dc8:	mov	lr, r7
   10dcc:	ldr	r7, [sp, #24]
   10dd0:	add	r4, r4, r3, ror #27
   10dd4:	ror	r3, r3, #2
   10dd8:	eor	r1, r2, r3
   10ddc:	eor	r6, r6, r7
   10de0:	and	r1, r1, r4
   10de4:	add	sl, sl, r8
   10de8:	eor	r7, r1, r2
   10dec:	ror	r6, r6, #31
   10df0:	ldr	r1, [sp, #36]	; 0x24
   10df4:	add	r7, r7, sl
   10df8:	mov	sl, r6
   10dfc:	ldr	r6, [sp, #8]
   10e00:	ror	r9, r4, #2
   10e04:	add	r0, r0, r4, ror #27
   10e08:	eor	r5, r5, r1
   10e0c:	ldr	r4, [sp, #40]	; 0x28
   10e10:	add	r1, lr, #1509949440	; 0x5a000000
   10e14:	eor	r5, r5, r6
   10e18:	ldr	r6, [sp, #4]
   10e1c:	eor	r4, r4, ip
   10e20:	add	r1, r1, #8519680	; 0x820000
   10e24:	eor	r8, r3, r9
   10e28:	eor	r4, r4, r6
   10e2c:	add	r1, r1, #30976	; 0x7900
   10e30:	ldr	r6, [pc, #2928]	; 119a8 <abort@plt+0x14c8>
   10e34:	and	r8, r8, r0
   10e38:	add	r1, r1, #153	; 0x99
   10e3c:	add	r2, r1, r2
   10e40:	str	sl, [sp, #12]
   10e44:	eor	r1, r8, r3
   10e48:	add	r6, sl, r6
   10e4c:	ldr	r8, [sp]
   10e50:	ldr	sl, [sp, #48]	; 0x30
   10e54:	ror	r5, r5, #31
   10e58:	add	r7, r7, r0, ror #27
   10e5c:	eor	r8, sl, r8
   10e60:	ror	r0, r0, #2
   10e64:	mov	sl, r5
   10e68:	ldr	r5, [sp, #16]
   10e6c:	add	r1, r1, r2
   10e70:	eor	r4, r4, lr
   10e74:	eor	r2, r9, r0
   10e78:	add	r1, r1, r7, ror #27
   10e7c:	add	r3, r6, r3
   10e80:	eor	r6, r2, r7
   10e84:	ror	r2, r7, #2
   10e88:	eor	r7, r8, r5
   10e8c:	ldr	r8, [sp, #28]
   10e90:	ror	r4, r4, #31
   10e94:	eor	r8, ip, r8
   10e98:	ldr	r5, [pc, #2824]	; 119a8 <abort@plt+0x14c8>
   10e9c:	mov	ip, r4
   10ea0:	ldr	r4, [sp, #12]
   10ea4:	add	r5, sl, r5
   10ea8:	add	r6, r6, r3
   10eac:	eor	r7, r7, r4
   10eb0:	eor	r3, r0, r2
   10eb4:	add	r4, ip, #1845493760	; 0x6e000000
   10eb8:	add	r6, r6, r1, ror #27
   10ebc:	add	r9, r5, r9
   10ec0:	add	r4, r4, #14221312	; 0xd90000
   10ec4:	eor	r5, r3, r1
   10ec8:	ror	r3, r1, #2
   10ecc:	ldr	r1, [sp, #20]
   10ed0:	add	r4, r4, #60160	; 0xeb00
   10ed4:	eor	r8, r8, r1
   10ed8:	add	r4, r4, #161	; 0xa1
   10edc:	eor	r1, r2, r3
   10ee0:	ror	r7, r7, #31
   10ee4:	add	r0, r4, r0
   10ee8:	eor	r4, r1, r6
   10eec:	add	r0, r4, r0
   10ef0:	add	r5, r5, r9
   10ef4:	ldr	r9, [sp]
   10ef8:	str	r7, [sp]
   10efc:	eor	r8, r8, sl
   10f00:	ldr	r7, [sp, #24]
   10f04:	str	r0, [sp, #40]	; 0x28
   10f08:	ldr	r0, [sp]
   10f0c:	eor	r9, r9, fp
   10f10:	eor	r9, r9, r7
   10f14:	ror	r8, r8, #31
   10f18:	add	r0, r0, #1845493760	; 0x6e000000
   10f1c:	add	r5, r5, r6, ror #27
   10f20:	ldr	r7, [sp, #28]
   10f24:	eor	r9, r9, ip
   10f28:	ldr	r4, [sp, #32]
   10f2c:	add	r0, r0, #14221312	; 0xd90000
   10f30:	str	ip, [sp, #28]
   10f34:	mov	ip, r8
   10f38:	ldr	r8, [sp, #40]	; 0x28
   10f3c:	ror	r6, r6, #2
   10f40:	add	r0, r0, #60160	; 0xeb00
   10f44:	eor	r1, r3, r6
   10f48:	add	r0, r0, #161	; 0xa1
   10f4c:	eor	r7, r7, r4
   10f50:	add	r4, r8, r5, ror #27
   10f54:	ldr	r8, [sp, #8]
   10f58:	add	r2, r0, r2
   10f5c:	eor	r0, r1, r5
   10f60:	eor	r7, r7, r8
   10f64:	add	r0, r0, r2
   10f68:	ldr	r8, [sp, #36]	; 0x24
   10f6c:	add	r2, ip, #1845493760	; 0x6e000000
   10f70:	ror	r9, r9, #31
   10f74:	add	r2, r2, #14221312	; 0xd90000
   10f78:	ror	r5, r5, #2
   10f7c:	eor	r8, fp, r8
   10f80:	add	r2, r2, #60160	; 0xeb00
   10f84:	mov	fp, r9
   10f88:	ldr	r9, [sp]
   10f8c:	eor	r1, r6, r5
   10f90:	add	r2, r2, #161	; 0xa1
   10f94:	add	r3, r2, r3
   10f98:	str	lr, [sp, #48]	; 0x30
   10f9c:	eor	r2, r1, r4
   10fa0:	eor	r7, r7, r9
   10fa4:	ldr	r1, [sp, #4]
   10fa8:	eor	r8, r8, lr
   10fac:	add	r9, fp, #1845493760	; 0x6e000000
   10fb0:	mov	lr, fp
   10fb4:	ldr	fp, [sp, #32]
   10fb8:	str	ip, [sp, #56]	; 0x38
   10fbc:	eor	r8, r8, ip
   10fc0:	ldr	ip, [sp, #12]
   10fc4:	eor	r1, fp, r1
   10fc8:	add	r9, r9, #14221312	; 0xd90000
   10fcc:	ror	r7, r7, #31
   10fd0:	eor	r1, r1, ip
   10fd4:	add	r9, r9, #60160	; 0xeb00
   10fd8:	mov	fp, r7
   10fdc:	add	r0, r0, r4, ror #27
   10fe0:	add	r9, r9, #161	; 0xa1
   10fe4:	ror	r4, r4, #2
   10fe8:	eor	r1, r1, lr
   10fec:	ldr	r7, [pc, #2484]	; 119a8 <abort@plt+0x14c8>
   10ff0:	add	r6, r9, r6
   10ff4:	add	r2, r2, r3
   10ff8:	ror	r9, r8, #31
   10ffc:	eor	r3, r5, r4
   11000:	ldr	r8, [sp, #16]
   11004:	str	lr, [sp, #32]
   11008:	ldr	lr, [sp, #36]	; 0x24
   1100c:	add	r2, r2, r0, ror #27
   11010:	add	r7, fp, r7
   11014:	eor	r3, r3, r0
   11018:	ror	r1, r1, #31
   1101c:	ror	r0, r0, #2
   11020:	add	r5, r7, r5
   11024:	ldr	ip, [sp, #4]
   11028:	mov	r7, r1
   1102c:	add	r3, r3, r6
   11030:	ldr	r1, [sp, #20]
   11034:	eor	r6, r4, r0
   11038:	eor	lr, lr, r8
   1103c:	ldr	r8, [pc, #2404]	; 119a8 <abort@plt+0x14c8>
   11040:	add	r3, r3, r2, ror #27
   11044:	eor	r6, r6, r2
   11048:	ror	r2, r2, #2
   1104c:	add	r8, r9, r8
   11050:	add	r6, r6, r5
   11054:	eor	ip, ip, r1
   11058:	eor	r5, r0, r2
   1105c:	ldr	r1, [sp, #28]
   11060:	eor	r5, r5, r3
   11064:	eor	lr, lr, sl
   11068:	add	r4, r8, r4
   1106c:	eor	lr, lr, fp
   11070:	str	r7, [sp, #36]	; 0x24
   11074:	eor	ip, ip, r1
   11078:	add	r4, r5, r4
   1107c:	mov	r5, r7
   11080:	ldr	r7, [pc, #2336]	; 119a8 <abort@plt+0x14c8>
   11084:	eor	ip, ip, r9
   11088:	add	r6, r6, r3, ror #27
   1108c:	add	r7, r5, r7
   11090:	ror	r3, r3, #2
   11094:	ror	r5, lr, #31
   11098:	ldr	r8, [sp, #24]
   1109c:	str	fp, [sp, #60]	; 0x3c
   110a0:	ldr	fp, [sp, #16]
   110a4:	str	r5, [sp, #4]
   110a8:	eor	r1, r2, r3
   110ac:	add	r0, r7, r0
   110b0:	ldr	r5, [sp]
   110b4:	ror	r7, ip, #31
   110b8:	str	r7, [sp, #16]
   110bc:	eor	fp, fp, r8
   110c0:	ldr	r7, [sp, #36]	; 0x24
   110c4:	eor	r1, r1, r6
   110c8:	eor	fp, fp, r5
   110cc:	add	r1, r1, r0
   110d0:	ldr	r5, [sp, #8]
   110d4:	ldr	r0, [sp, #4]
   110d8:	ldr	ip, [sp, #20]
   110dc:	ldr	lr, [pc, #2244]	; 119a8 <abort@plt+0x14c8>
   110e0:	eor	fp, fp, r7
   110e4:	ldr	r7, [sp, #56]	; 0x38
   110e8:	add	r4, r4, r6, ror #27
   110ec:	add	lr, r0, lr
   110f0:	ror	r6, r6, #2
   110f4:	eor	ip, ip, r5
   110f8:	eor	r0, r3, r6
   110fc:	add	r2, lr, r2
   11100:	eor	ip, ip, r7
   11104:	ldr	lr, [sp, #4]
   11108:	ldr	r7, [sp, #48]	; 0x30
   1110c:	eor	r0, r0, r4
   11110:	eor	ip, ip, lr
   11114:	add	r0, r0, r2
   11118:	eor	r7, r8, r7
   1111c:	ldr	r2, [sp, #16]
   11120:	ldr	r8, [sp, #32]
   11124:	ldr	r5, [pc, #2172]	; 119a8 <abort@plt+0x14c8>
   11128:	eor	r7, r7, r8
   1112c:	ror	r8, ip, #31
   11130:	mov	ip, r8
   11134:	ldr	r8, [sp, #16]
   11138:	add	r5, r2, r5
   1113c:	add	r3, r5, r3
   11140:	eor	r7, r7, r8
   11144:	ldr	r5, [sp, #8]
   11148:	ldr	r8, [sp, #12]
   1114c:	add	r1, r1, r4, ror #27
   11150:	ror	r4, r4, #2
   11154:	eor	r2, r6, r4
   11158:	eor	r5, r5, r8
   1115c:	ldr	lr, [pc, #2116]	; 119a8 <abort@plt+0x14c8>
   11160:	ldr	r8, [sp, #60]	; 0x3c
   11164:	ror	fp, fp, #31
   11168:	add	r0, r0, r1, ror #27
   1116c:	eor	r2, r2, r1
   11170:	ror	r1, r1, #2
   11174:	add	lr, fp, lr
   11178:	add	r2, r2, r3
   1117c:	eor	r5, r5, r8
   11180:	eor	r3, r4, r1
   11184:	ldr	r8, [pc, #2076]	; 119a8 <abort@plt+0x14c8>
   11188:	add	r2, r2, r0, ror #27
   1118c:	eor	r3, r3, r0
   11190:	add	r6, lr, r6
   11194:	ror	r0, r0, #2
   11198:	str	ip, [sp, #40]	; 0x28
   1119c:	add	r8, ip, r8
   111a0:	add	r6, r3, r6
   111a4:	eor	ip, r1, r0
   111a8:	ror	r3, r7, #31
   111ac:	ldr	r7, [sp, #48]	; 0x30
   111b0:	eor	ip, ip, r2
   111b4:	add	r4, r8, r4
   111b8:	eor	r7, r7, sl
   111bc:	add	r4, ip, r4
   111c0:	ldr	ip, [sp, #40]	; 0x28
   111c4:	mov	r8, r3
   111c8:	eor	r7, r7, r9
   111cc:	ldr	r3, [pc, #2004]	; 119a8 <abort@plt+0x14c8>
   111d0:	str	sl, [sp, #8]
   111d4:	eor	r7, r7, ip
   111d8:	ldr	sl, [sp, #12]
   111dc:	ldr	ip, [sp, #28]
   111e0:	add	r6, r6, r2, ror #27
   111e4:	add	r3, r8, r3
   111e8:	ror	r2, r2, #2
   111ec:	eor	r5, r5, fp
   111f0:	eor	lr, r0, r2
   111f4:	add	r1, r3, r1
   111f8:	eor	sl, sl, ip
   111fc:	ldr	r3, [sp, #36]	; 0x24
   11200:	ldr	ip, [pc, #1952]	; 119a8 <abort@plt+0x14c8>
   11204:	add	r4, r4, r6, ror #27
   11208:	ror	r5, r5, #31
   1120c:	eor	lr, lr, r6
   11210:	ror	r6, r6, #2
   11214:	add	ip, r5, ip
   11218:	eor	sl, sl, r3
   1121c:	add	lr, lr, r1
   11220:	ror	r3, r7, #31
   11224:	eor	r1, r2, r6
   11228:	mov	r7, r3
   1122c:	eor	r1, r1, r4
   11230:	add	r0, ip, r0
   11234:	str	r5, [sp, #48]	; 0x30
   11238:	str	r7, [sp, #52]	; 0x34
   1123c:	ldr	r5, [sp]
   11240:	str	r8, [sp, #64]	; 0x40
   11244:	eor	sl, sl, r8
   11248:	add	r0, r1, r0
   1124c:	ldr	r8, [sp, #8]
   11250:	mov	r1, r7
   11254:	ldr	r7, [pc, #1868]	; 119a8 <abort@plt+0x14c8>
   11258:	ldr	r3, [sp, #4]
   1125c:	add	r7, r1, r7
   11260:	eor	r5, r8, r5
   11264:	ldr	r1, [sp, #48]	; 0x30
   11268:	ror	sl, sl, #31
   1126c:	add	lr, lr, r4, ror #27
   11270:	str	sl, [sp, #8]
   11274:	ror	r4, r4, #2
   11278:	ldr	sl, [sp, #56]	; 0x38
   1127c:	ldr	ip, [sp, #28]
   11280:	eor	r5, r5, r3
   11284:	eor	r5, r5, r1
   11288:	eor	r3, r6, r4
   1128c:	ldr	r1, [sp, #16]
   11290:	eor	r8, ip, sl
   11294:	add	r2, r7, r2
   11298:	eor	r3, r3, lr
   1129c:	ror	ip, r5, #31
   112a0:	ldr	r7, [sp, #52]	; 0x34
   112a4:	eor	r8, r8, r1
   112a8:	add	r3, r3, r2
   112ac:	ldr	r1, [pc, #1780]	; 119a8 <abort@plt+0x14c8>
   112b0:	ldr	r2, [sp, #8]
   112b4:	add	r0, r0, lr, ror #27
   112b8:	ldr	r5, [sp]
   112bc:	ror	lr, lr, #2
   112c0:	str	ip, [sp, #12]
   112c4:	ldr	ip, [sp, #32]
   112c8:	add	r1, r2, r1
   112cc:	eor	r8, r8, r7
   112d0:	eor	r2, r4, lr
   112d4:	eor	r7, r5, ip
   112d8:	eor	r2, r2, r0
   112dc:	add	r6, r1, r6
   112e0:	ldr	r5, [sp, #12]
   112e4:	add	r6, r2, r6
   112e8:	ror	r2, r8, #31
   112ec:	str	r2, [sp]
   112f0:	add	r5, r5, #1845493760	; 0x6e000000
   112f4:	ldr	r2, [sp, #8]
   112f8:	eor	r7, r7, fp
   112fc:	add	r5, r5, #14221312	; 0xd90000
   11300:	eor	r7, r7, r2
   11304:	add	r5, r5, #60160	; 0xeb00
   11308:	add	r5, r5, #161	; 0xa1
   1130c:	mov	r1, sl
   11310:	add	r4, r5, r4
   11314:	ldr	sl, [sp, #60]	; 0x3c
   11318:	ror	r5, r7, #31
   1131c:	ldr	r2, [sp]
   11320:	mov	r7, r5
   11324:	ldr	r5, [sp, #40]	; 0x28
   11328:	add	r3, r3, r0, ror #27
   1132c:	eor	r8, r1, sl
   11330:	ror	r0, r0, #2
   11334:	eor	ip, lr, r0
   11338:	eor	r8, r8, r5
   1133c:	ldr	r1, [pc, #1636]	; 119a8 <abort@plt+0x14c8>
   11340:	ldr	r5, [sp, #12]
   11344:	add	r6, r6, r3, ror #27
   11348:	eor	ip, ip, r3
   1134c:	ror	r3, r3, #2
   11350:	add	r1, r2, r1
   11354:	eor	r8, r8, r5
   11358:	eor	r2, r0, r3
   1135c:	ldr	r5, [pc, #1604]	; 119a8 <abort@plt+0x14c8>
   11360:	eor	r2, r2, r6
   11364:	add	r4, ip, r4
   11368:	add	lr, r1, lr
   1136c:	ldr	ip, [sp, #32]
   11370:	add	r5, r7, r5
   11374:	add	lr, r2, lr
   11378:	ror	r8, r8, #31
   1137c:	ldr	r2, [sp, #64]	; 0x40
   11380:	eor	ip, ip, r9
   11384:	add	r0, r5, r0
   11388:	mov	r5, r8
   1138c:	ldr	r8, [sp]
   11390:	eor	ip, ip, r2
   11394:	eor	ip, ip, r8
   11398:	add	r4, r4, r6, ror #27
   1139c:	ror	r6, r6, #2
   113a0:	eor	r1, r3, r6
   113a4:	mov	r2, sl
   113a8:	ror	ip, ip, #31
   113ac:	ldr	sl, [sp, #36]	; 0x24
   113b0:	str	r7, [sp, #56]	; 0x38
   113b4:	str	ip, [sp, #24]
   113b8:	eor	r1, r1, r4
   113bc:	ldr	ip, [sp, #48]	; 0x30
   113c0:	add	lr, lr, r4, ror #27
   113c4:	eor	r7, r2, sl
   113c8:	ror	r4, r4, #2
   113cc:	ldr	r8, [sp, #56]	; 0x38
   113d0:	add	r0, r1, r0
   113d4:	ldr	r1, [pc, #1488]	; 119ac <abort@plt+0x14cc>
   113d8:	orr	r2, lr, r4
   113dc:	eor	r7, r7, ip
   113e0:	add	r0, r0, lr, ror #27
   113e4:	and	ip, r2, r6
   113e8:	add	r1, r5, r1
   113ec:	ldr	r2, [sp, #4]
   113f0:	eor	r7, r7, r8
   113f4:	str	r5, [sp, #20]
   113f8:	add	r3, r1, r3
   113fc:	ror	r5, lr, #2
   11400:	and	lr, lr, r4
   11404:	eor	r8, r9, r2
   11408:	orr	lr, ip, lr
   1140c:	ldr	r9, [sp, #52]	; 0x34
   11410:	add	r3, r3, r0, ror #27
   11414:	ror	r7, r7, #31
   11418:	add	r3, lr, r3
   1141c:	ldr	ip, [sp, #24]
   11420:	mov	lr, r7
   11424:	ldr	r2, [pc, #1408]	; 119ac <abort@plt+0x14cc>
   11428:	ldr	r7, [sp, #20]
   1142c:	orr	r1, r0, r5
   11430:	eor	r8, r8, r9
   11434:	add	r2, ip, r2
   11438:	ldr	r9, [sp, #16]
   1143c:	and	ip, r0, r5
   11440:	eor	r8, r8, r7
   11444:	and	r1, r1, r4
   11448:	orr	r1, r1, ip
   1144c:	add	r6, r2, r6
   11450:	add	r6, r1, r6
   11454:	ldr	r2, [pc, #1360]	; 119ac <abort@plt+0x14cc>
   11458:	eor	r1, sl, r9
   1145c:	ror	sl, r8, #31
   11460:	mov	r8, sl
   11464:	ldr	sl, [sp, #8]
   11468:	ror	r0, r0, #2
   1146c:	str	lr, [sp, #16]
   11470:	add	r2, lr, r2
   11474:	ldr	lr, [sp, #24]
   11478:	add	ip, r6, r3, ror #27
   1147c:	eor	r1, r1, sl
   11480:	orr	r6, r3, r0
   11484:	ror	r7, r3, #2
   11488:	and	r6, r6, r5
   1148c:	and	r3, r3, r0
   11490:	eor	r1, r1, lr
   11494:	orr	r3, r6, r3
   11498:	add	r4, r2, r4
   1149c:	ldr	lr, [sp, #4]
   114a0:	add	r6, r8, #-1895825408	; 0x8f000000
   114a4:	ldr	sl, [sp, #12]
   114a8:	add	r4, r4, ip, ror #27
   114ac:	ror	r1, r1, #31
   114b0:	add	r6, r6, #1802240	; 0x1b8000
   114b4:	add	r4, r3, r4
   114b8:	orr	r2, ip, r7
   114bc:	mov	r3, r1
   114c0:	eor	lr, lr, fp
   114c4:	ldr	r1, [sp, #16]
   114c8:	add	r6, r6, #15552	; 0x3cc0
   114cc:	str	r8, [sp, #28]
   114d0:	add	r6, r6, #28
   114d4:	and	r8, ip, r7
   114d8:	and	r2, r2, r0
   114dc:	eor	lr, lr, sl
   114e0:	add	r5, r6, r5
   114e4:	orr	r2, r2, r8
   114e8:	eor	lr, lr, r1
   114ec:	add	r2, r2, r5
   114f0:	str	r3, [sp, #32]
   114f4:	mov	r5, r3
   114f8:	ldr	r3, [pc, #1196]	; 119ac <abort@plt+0x14cc>
   114fc:	ldr	r8, [sp, #40]	; 0x28
   11500:	ror	lr, lr, #31
   11504:	mov	sl, lr
   11508:	add	r3, r5, r3
   1150c:	ldr	lr, [sp]
   11510:	ror	r6, ip, #2
   11514:	add	r0, r3, r0
   11518:	eor	ip, r9, r8
   1151c:	ldr	r3, [sp, #28]
   11520:	add	r1, r2, r4, ror #27
   11524:	eor	ip, ip, lr
   11528:	orr	r2, r4, r6
   1152c:	ror	r5, r4, #2
   11530:	and	lr, r2, r7
   11534:	eor	ip, ip, r3
   11538:	and	r4, r4, r6
   1153c:	ldr	r3, [pc, #1128]	; 119ac <abort@plt+0x14cc>
   11540:	ldr	r9, [sp, #64]	; 0x40
   11544:	orr	r4, lr, r4
   11548:	add	r0, r0, r1, ror #27
   1154c:	add	r0, r4, r0
   11550:	add	r3, sl, r3
   11554:	ror	r4, ip, #31
   11558:	str	sl, [sp, #36]	; 0x24
   1155c:	ldr	sl, [sp, #56]	; 0x38
   11560:	add	r7, r3, r7
   11564:	eor	fp, fp, r9
   11568:	mov	r3, r4
   1156c:	ldr	r4, [sp, #32]
   11570:	orr	r2, r1, r5
   11574:	eor	fp, fp, sl
   11578:	and	lr, r1, r5
   1157c:	eor	fp, fp, r4
   11580:	and	r2, r2, r6
   11584:	orr	r2, r2, lr
   11588:	ldr	sl, [sp, #48]	; 0x30
   1158c:	mov	r4, r3
   11590:	str	r3, [sp, #48]	; 0x30
   11594:	add	r2, r2, r7
   11598:	ldr	r3, [pc, #1036]	; 119ac <abort@plt+0x14cc>
   1159c:	ror	r7, fp, #31
   115a0:	ror	r1, r1, #2
   115a4:	str	r7, [sp, #4]
   115a8:	mov	ip, r8
   115ac:	ldr	r7, [sp, #20]
   115b0:	ldr	fp, [sp, #52]	; 0x34
   115b4:	eor	ip, ip, sl
   115b8:	add	r3, r4, r3
   115bc:	orr	lr, r0, r1
   115c0:	ldr	r4, [sp, #36]	; 0x24
   115c4:	add	r2, r2, r0, ror #27
   115c8:	ror	r8, r0, #2
   115cc:	and	lr, lr, r5
   115d0:	eor	r7, ip, r7
   115d4:	and	r0, r0, r1
   115d8:	add	ip, r3, r6
   115dc:	eor	r7, r7, r4
   115e0:	orr	r0, lr, r0
   115e4:	eor	r4, r9, fp
   115e8:	ldr	lr, [pc, #956]	; 119ac <abort@plt+0x14cc>
   115ec:	ldr	r9, [sp, #4]
   115f0:	add	ip, ip, r2, ror #27
   115f4:	add	ip, r0, ip
   115f8:	add	lr, r9, lr
   115fc:	ror	r0, r7, #31
   11600:	ldr	r9, [sp, #24]
   11604:	mov	r7, r0
   11608:	ldr	r0, [sp, #48]	; 0x30
   1160c:	orr	r3, r2, r8
   11610:	eor	r4, r4, r9
   11614:	and	r6, r2, r8
   11618:	eor	r4, r4, r0
   1161c:	and	r3, r3, r1
   11620:	orr	r3, r3, r6
   11624:	add	r5, lr, r5
   11628:	ldr	r6, [sp, #8]
   1162c:	ror	r9, r2, #2
   11630:	add	lr, r3, r5
   11634:	mov	r2, sl
   11638:	ror	r5, r4, #31
   1163c:	ldr	r4, [sp, #16]
   11640:	str	r5, [sp, #8]
   11644:	eor	sl, r2, r6
   11648:	ldr	r5, [sp, #4]
   1164c:	eor	sl, sl, r4
   11650:	ldr	r0, [pc, #852]	; 119ac <abort@plt+0x14cc>
   11654:	eor	sl, sl, r5
   11658:	mov	r5, fp
   1165c:	ldr	fp, [sp, #12]
   11660:	add	r0, r7, r0
   11664:	add	lr, lr, ip, ror #27
   11668:	orr	r2, ip, r9
   1166c:	str	r7, [sp, #52]	; 0x34
   11670:	add	r1, r0, r1
   11674:	eor	r7, r5, fp
   11678:	ldr	r0, [pc, #812]	; 119ac <abort@plt+0x14cc>
   1167c:	ldr	r5, [sp, #8]
   11680:	ror	r3, ip, #2
   11684:	and	r4, r2, r8
   11688:	and	ip, ip, r9
   1168c:	orr	ip, r4, ip
   11690:	add	r0, r5, r0
   11694:	add	r1, r1, lr, ror #27
   11698:	ldr	r5, [sp, #28]
   1169c:	add	r1, ip, r1
   116a0:	ldr	ip, [sp, #52]	; 0x34
   116a4:	orr	r2, lr, r3
   116a8:	eor	r7, r7, r5
   116ac:	and	r4, lr, r3
   116b0:	eor	r7, r7, ip
   116b4:	and	r2, r2, r9
   116b8:	add	r8, r0, r8
   116bc:	orr	r2, r2, r4
   116c0:	ror	r0, lr, #2
   116c4:	ldr	ip, [pc, #736]	; 119ac <abort@plt+0x14cc>
   116c8:	ldr	lr, [sp]
   116cc:	ror	sl, sl, #31
   116d0:	add	r2, r2, r8
   116d4:	ror	r8, r7, #31
   116d8:	str	r8, [sp, #40]	; 0x28
   116dc:	add	ip, sl, ip
   116e0:	ldr	r8, [sp, #32]
   116e4:	eor	lr, r6, lr
   116e8:	orr	r6, r1, r0
   116ec:	add	r2, r2, r1, ror #27
   116f0:	ror	r4, r1, #2
   116f4:	add	r9, ip, r9
   116f8:	and	r1, r1, r0
   116fc:	ldr	ip, [sp, #8]
   11700:	and	r6, r6, r3
   11704:	eor	lr, lr, r8
   11708:	orr	r6, r6, r1
   1170c:	ldr	r8, [pc, #664]	; 119ac <abort@plt+0x14cc>
   11710:	ldr	r1, [sp, #40]	; 0x28
   11714:	orr	r7, r2, r4
   11718:	eor	lr, lr, ip
   1171c:	mov	ip, fp
   11720:	ldr	fp, [sp, #56]	; 0x38
   11724:	and	r5, r2, r4
   11728:	add	r8, r1, r8
   1172c:	and	r7, r7, r0
   11730:	ldr	r1, [sp, #36]	; 0x24
   11734:	add	r9, r9, r2, ror #27
   11738:	orr	r7, r7, r5
   1173c:	eor	ip, ip, fp
   11740:	add	r3, r8, r3
   11744:	add	r6, r6, r9
   11748:	eor	ip, ip, r1
   1174c:	ror	r9, lr, #31
   11750:	add	r3, r7, r3
   11754:	ldr	lr, [sp]
   11758:	ldr	r7, [sp, #20]
   1175c:	eor	ip, ip, sl
   11760:	ror	r2, r2, #2
   11764:	eor	r8, lr, r7
   11768:	add	lr, r9, #-1895825408	; 0x8f000000
   1176c:	orr	r1, r6, r2
   11770:	ror	ip, ip, #31
   11774:	add	lr, lr, #1802240	; 0x1b8000
   11778:	add	r3, r3, r6, ror #27
   1177c:	ror	r5, r6, #2
   11780:	mov	r7, ip
   11784:	and	r6, r6, r2
   11788:	ldr	ip, [sp, #48]	; 0x30
   1178c:	and	r1, r1, r4
   11790:	add	lr, lr, #15552	; 0x3cc0
   11794:	str	r9, [sp, #56]	; 0x38
   11798:	orr	r1, r1, r6
   1179c:	ldr	r9, [sp, #40]	; 0x28
   117a0:	add	r6, r7, #-1895825408	; 0x8f000000
   117a4:	add	lr, lr, #28
   117a8:	eor	r8, r8, ip
   117ac:	add	lr, lr, r0
   117b0:	mov	ip, fp
   117b4:	add	r6, r6, #1802240	; 0x1b8000
   117b8:	ldr	fp, [sp, #24]
   117bc:	orr	r0, r3, r5
   117c0:	eor	r8, r8, r9
   117c4:	add	lr, lr, r3, ror #27
   117c8:	str	r7, [sp, #60]	; 0x3c
   117cc:	add	r6, r6, #15552	; 0x3cc0
   117d0:	ldr	r9, [sp, #4]
   117d4:	add	r1, r1, lr
   117d8:	and	r7, r3, r5
   117dc:	ldr	lr, [sp, #56]	; 0x38
   117e0:	eor	ip, ip, fp
   117e4:	add	r6, r6, #28
   117e8:	and	r0, r0, r2
   117ec:	add	r4, r6, r4
   117f0:	orr	r0, r0, r7
   117f4:	eor	ip, ip, r9
   117f8:	eor	r9, ip, lr
   117fc:	ldr	r7, [sp, #20]
   11800:	add	lr, r0, r4
   11804:	ldr	r4, [sp, #16]
   11808:	ror	r6, r8, #31
   1180c:	eor	r8, r7, r4
   11810:	ldr	r4, [pc, #404]	; 119ac <abort@plt+0x14cc>
   11814:	str	r6, [sp, #20]
   11818:	add	r4, r6, r4
   1181c:	ldr	r6, [sp, #52]	; 0x34
   11820:	ror	r7, r9, #31
   11824:	ror	r3, r3, #2
   11828:	str	r7, [sp]
   1182c:	eor	r8, r8, r6
   11830:	ldr	r7, [sp, #60]	; 0x3c
   11834:	ldr	r6, [sp, #28]
   11838:	add	lr, lr, r1, ror #27
   1183c:	orr	r0, r1, r3
   11840:	add	r2, r4, r2
   11844:	mov	r4, fp
   11848:	ror	ip, r1, #2
   1184c:	eor	r8, r8, r7
   11850:	and	r1, r1, r3
   11854:	ldr	r7, [sp]
   11858:	and	r0, r0, r5
   1185c:	eor	r4, r4, r6
   11860:	ldr	r6, [pc, #324]	; 119ac <abort@plt+0x14cc>
   11864:	orr	r9, lr, ip
   11868:	add	r2, r2, lr, ror #27
   1186c:	orr	r0, r0, r1
   11870:	add	r0, r0, r2
   11874:	add	r6, r7, r6
   11878:	and	r1, r9, r3
   1187c:	and	r7, lr, ip
   11880:	ldr	r9, [sp, #8]
   11884:	ror	r2, r8, #31
   11888:	orr	r1, r1, r7
   1188c:	mov	r7, r2
   11890:	ldr	r2, [sp, #20]
   11894:	eor	r4, r4, r9
   11898:	eor	r9, r4, r2
   1189c:	ldr	r8, [sp, #32]
   118a0:	ldr	r4, [sp, #16]
   118a4:	add	r5, r6, r5
   118a8:	eor	fp, r4, r8
   118ac:	add	r4, r7, #-1895825408	; 0x8f000000
   118b0:	add	r4, r4, #1802240	; 0x1b8000
   118b4:	ror	lr, lr, #2
   118b8:	add	r2, r1, r5
   118bc:	add	r4, r4, #15552	; 0x3cc0
   118c0:	add	r2, r2, r0, ror #27
   118c4:	str	r7, [sp, #16]
   118c8:	add	r4, r4, #28
   118cc:	orr	r7, r0, lr
   118d0:	ror	r6, r0, #2
   118d4:	ldr	r5, [sp, #28]
   118d8:	ror	r1, r9, #31
   118dc:	and	r0, r0, lr
   118e0:	ldr	r9, [sp, #36]	; 0x24
   118e4:	add	r4, r4, r3
   118e8:	and	r7, r7, ip
   118ec:	ldr	r3, [sp]
   118f0:	mov	r8, r1
   118f4:	add	r4, r4, r2, ror #27
   118f8:	eor	fp, fp, sl
   118fc:	orr	r7, r7, r0
   11900:	ldr	r0, [sp, #40]	; 0x28
   11904:	add	r7, r7, r4
   11908:	orr	r1, r2, r6
   1190c:	eor	fp, fp, r3
   11910:	ldr	r4, [sp, #16]
   11914:	eor	r3, r5, r9
   11918:	add	r5, r8, #-1895825408	; 0x8f000000
   1191c:	str	r8, [sp, #24]
   11920:	and	r1, r1, lr
   11924:	and	r8, r2, r6
   11928:	eor	r3, r3, r0
   1192c:	add	r5, r5, #1802240	; 0x1b8000
   11930:	ror	r0, fp, #31
   11934:	orr	r1, r1, r8
   11938:	ldr	fp, [sp, #48]	; 0x30
   1193c:	ldr	r8, [sp, #32]
   11940:	eor	r3, r3, r4
   11944:	add	r5, r5, #15552	; 0x3cc0
   11948:	add	r5, r5, #28
   1194c:	add	r5, r5, ip
   11950:	ror	r3, r3, #31
   11954:	eor	ip, r8, fp
   11958:	ldr	r9, [pc, #76]	; 119ac <abort@plt+0x14cc>
   1195c:	ldr	r8, [sp, #56]	; 0x38
   11960:	ror	r2, r2, #2
   11964:	str	r3, [sp, #12]
   11968:	ldr	r3, [sp, #24]
   1196c:	str	r0, [sp, #28]
   11970:	add	r9, r0, r9
   11974:	add	r1, r1, r5
   11978:	orr	r0, r7, r2
   1197c:	eor	ip, ip, r8
   11980:	add	r1, r1, r7, ror #27
   11984:	ror	r5, r7, #2
   11988:	ldr	r8, [sp, #4]
   1198c:	and	r7, r7, r2
   11990:	eor	ip, ip, r3
   11994:	ldr	r4, [sp, #36]	; 0x24
   11998:	and	r0, r0, r6
   1199c:	add	lr, r9, lr
   119a0:	b	119b4 <abort@plt+0x14d4>
   119a4:	bpl	fe0b0010 <stderr@@GLIBC_2.4+0xfe08cfc8>
   119a8:	vfnmsvs.f64	d30, d25, d17
   119ac:	svchi	0x001bbcdc
   119b0:	bgt	18c2110 <stderr@@GLIBC_2.4+0x189f0c8>
   119b4:	orr	r0, r0, r7
   119b8:	ldr	r9, [sp, #60]	; 0x3c
   119bc:	ldr	r7, [sp, #12]
   119c0:	eor	r4, r4, r8
   119c4:	ror	ip, ip, #31
   119c8:	eor	r4, r4, r9
   119cc:	add	r7, r7, #-1895825408	; 0x8f000000
   119d0:	mov	r9, ip
   119d4:	ldr	ip, [sp, #28]
   119d8:	add	lr, lr, r1, ror #27
   119dc:	add	r7, r7, #1802240	; 0x1b8000
   119e0:	add	r0, r0, lr
   119e4:	eor	r4, r4, ip
   119e8:	mov	lr, r9
   119ec:	mov	ip, fp
   119f0:	add	r7, r7, #15552	; 0x3cc0
   119f4:	ldr	fp, [sp, #52]	; 0x34
   119f8:	str	r9, [sp, #32]
   119fc:	ldr	r9, [pc, #-84]	; 119b0 <abort@plt+0x14d0>
   11a00:	add	r7, r7, #28
   11a04:	add	r7, r7, r6
   11a08:	add	r9, lr, r9
   11a0c:	ldr	r6, [sp, #20]
   11a10:	ror	lr, r4, #31
   11a14:	mov	r4, lr
   11a18:	orr	r3, r1, r5
   11a1c:	ldr	lr, [sp, #12]
   11a20:	eor	ip, ip, fp
   11a24:	and	r8, r1, r5
   11a28:	and	r3, r3, r2
   11a2c:	eor	ip, ip, r6
   11a30:	eor	r6, ip, lr
   11a34:	orr	r3, r3, r8
   11a38:	ldmib	sp, {r8, ip}
   11a3c:	ror	r1, r1, #2
   11a40:	add	r3, r3, r7
   11a44:	eor	r7, r5, r1
   11a48:	eor	lr, r8, ip
   11a4c:	add	r2, r9, r2
   11a50:	eor	ip, r7, r0
   11a54:	ror	r9, r6, #31
   11a58:	ldr	r7, [sp]
   11a5c:	add	ip, ip, r2
   11a60:	add	r2, r4, #-905969664	; 0xca000000
   11a64:	mov	r8, r9
   11a68:	add	r2, r2, #6422528	; 0x620000
   11a6c:	ldr	r9, [sp, #32]
   11a70:	add	r3, r3, r0, ror #27
   11a74:	eor	lr, lr, r7
   11a78:	ror	r0, r0, #2
   11a7c:	add	r2, r2, #49408	; 0xc100
   11a80:	mov	r7, r4
   11a84:	eor	lr, lr, r9
   11a88:	eor	r4, r1, r0
   11a8c:	eor	r6, fp, sl
   11a90:	add	r2, r2, #214	; 0xd6
   11a94:	ldr	fp, [sp, #16]
   11a98:	ldr	r9, [pc, #-240]	; 119b0 <abort@plt+0x14d0>
   11a9c:	add	ip, ip, r3, ror #27
   11aa0:	add	r5, r2, r5
   11aa4:	eor	r2, r4, r3
   11aa8:	ror	r3, r3, #2
   11aac:	eor	r4, r0, r3
   11ab0:	add	r9, r8, r9
   11ab4:	eor	r6, r6, fp
   11ab8:	add	r2, r2, r5
   11abc:	ror	r5, lr, #31
   11ac0:	str	r5, [sp, #4]
   11ac4:	str	r7, [sp, #48]	; 0x30
   11ac8:	eor	r6, r6, r7
   11acc:	ldr	lr, [sp, #8]
   11ad0:	ldr	r7, [sp, #40]	; 0x28
   11ad4:	add	r1, r9, r1
   11ad8:	eor	r9, r4, ip
   11adc:	add	r2, r2, ip, ror #27
   11ae0:	ror	r5, ip, #2
   11ae4:	add	r9, r9, r1
   11ae8:	ldr	ip, [sp, #24]
   11aec:	ldr	r1, [sp, #4]
   11af0:	ldr	r4, [pc, #-328]	; 119b0 <abort@plt+0x14d0>
   11af4:	eor	lr, lr, r7
   11af8:	eor	lr, lr, ip
   11afc:	add	r4, r1, r4
   11b00:	ror	r1, r6, #31
   11b04:	mov	r6, r1
   11b08:	str	r8, [sp, #36]	; 0x24
   11b0c:	eor	r1, lr, r8
   11b10:	ldr	r8, [sp, #56]	; 0x38
   11b14:	eor	fp, r3, r5
   11b18:	eor	lr, sl, r8
   11b1c:	ldr	sl, [sp, #28]
   11b20:	ror	ip, r2, #2
   11b24:	add	r9, r9, r2, ror #27
   11b28:	add	r0, r4, r0
   11b2c:	eor	fp, fp, r2
   11b30:	eor	r2, lr, sl
   11b34:	ldr	lr, [pc, #-396]	; 119b0 <abort@plt+0x14d0>
   11b38:	add	fp, fp, r0
   11b3c:	ror	r0, r1, #31
   11b40:	ldr	r1, [sp, #4]
   11b44:	ldr	r4, [sp, #60]	; 0x3c
   11b48:	add	lr, r6, lr
   11b4c:	eor	r2, r2, r1
   11b50:	add	r3, lr, r3
   11b54:	mov	r1, r7
   11b58:	ldr	lr, [sp, #12]
   11b5c:	str	r0, [sp, #8]
   11b60:	eor	r7, r1, r4
   11b64:	eor	sl, r5, ip
   11b68:	eor	r7, r7, lr
   11b6c:	ldr	r1, [pc, #-452]	; 119b0 <abort@plt+0x14d0>
   11b70:	ldr	lr, [sp, #8]
   11b74:	add	fp, fp, r9, ror #27
   11b78:	eor	sl, sl, r9
   11b7c:	ror	r9, r9, #2
   11b80:	eor	r0, ip, r9
   11b84:	add	r1, lr, r1
   11b88:	str	r6, [sp, #40]	; 0x28
   11b8c:	eor	r7, r7, r6
   11b90:	ldr	r6, [sp, #20]
   11b94:	eor	r0, r0, fp
   11b98:	add	sl, sl, r3
   11b9c:	add	r1, r1, r5
   11ba0:	ror	r3, r2, #31
   11ba4:	ldr	lr, [pc, #-508]	; 119b0 <abort@plt+0x14d0>
   11ba8:	ldr	r2, [sp, #32]
   11bac:	eor	r6, r8, r6
   11bb0:	add	r1, r0, r1
   11bb4:	ldr	r5, [sp]
   11bb8:	ldr	r0, [sp, #8]
   11bbc:	add	sl, sl, fp, ror #27
   11bc0:	str	r3, [sp, #52]	; 0x34
   11bc4:	ror	fp, fp, #2
   11bc8:	ldr	r8, [sp, #48]	; 0x30
   11bcc:	eor	r6, r6, r2
   11bd0:	add	lr, r3, lr
   11bd4:	add	lr, lr, ip
   11bd8:	eor	r3, r9, fp
   11bdc:	ldr	ip, [sp, #52]	; 0x34
   11be0:	eor	r6, r6, r0
   11be4:	eor	r5, r4, r5
   11be8:	ldr	r0, [pc, #-576]	; 119b0 <abort@plt+0x14d0>
   11bec:	ror	r7, r7, #31
   11bf0:	add	r1, r1, sl, ror #27
   11bf4:	eor	r3, r3, sl
   11bf8:	eor	r5, r5, r8
   11bfc:	ror	sl, sl, #2
   11c00:	add	r0, r7, r0
   11c04:	eor	r4, fp, sl
   11c08:	add	r3, r3, lr
   11c0c:	eor	r5, r5, ip
   11c10:	ldr	ip, [sp, #20]
   11c14:	ldr	lr, [sp, #16]
   11c18:	add	r9, r0, r9
   11c1c:	eor	r4, r4, r1
   11c20:	eor	r8, ip, lr
   11c24:	ldr	r0, [sp, #36]	; 0x24
   11c28:	ldr	ip, [sp]
   11c2c:	add	r4, r4, r9
   11c30:	ldr	r9, [sp, #24]
   11c34:	eor	r8, r8, r0
   11c38:	eor	r9, ip, r9
   11c3c:	ldr	ip, [sp, #4]
   11c40:	eor	r8, r8, r7
   11c44:	ldr	lr, [pc, #-668]	; 119b0 <abort@plt+0x14d0>
   11c48:	ror	r6, r6, #31
   11c4c:	eor	r9, r9, ip
   11c50:	ldr	ip, [pc, #-680]	; 119b0 <abort@plt+0x14d0>
   11c54:	ror	r5, r5, #31
   11c58:	add	lr, r6, lr
   11c5c:	ror	r8, r8, #31
   11c60:	add	r3, r3, r1, ror #27
   11c64:	str	r5, [sp, #20]
   11c68:	ror	r1, r1, #2
   11c6c:	add	lr, lr, fp
   11c70:	add	ip, r5, ip
   11c74:	ldr	fp, [sp, #16]
   11c78:	mov	r5, r8
   11c7c:	ldr	r8, [sp, #28]
   11c80:	eor	r0, sl, r1
   11c84:	add	ip, ip, sl
   11c88:	ldr	sl, [sp, #40]	; 0x28
   11c8c:	eor	r9, r9, r6
   11c90:	eor	r8, fp, r8
   11c94:	eor	r8, r8, sl
   11c98:	add	sl, r5, #-905969664	; 0xca000000
   11c9c:	ror	fp, r9, #31
   11ca0:	add	sl, sl, #6422528	; 0x620000
   11ca4:	ldr	r9, [sp, #20]
   11ca8:	add	sl, sl, #49408	; 0xc100
   11cac:	str	fp, [sp]
   11cb0:	add	r4, r4, r3, ror #27
   11cb4:	eor	r0, r0, r3
   11cb8:	ldr	fp, [sp, #12]
   11cbc:	ror	r3, r3, #2
   11cc0:	add	sl, sl, #214	; 0xd6
   11cc4:	eor	r8, r8, r9
   11cc8:	ldr	r9, [sp, #24]
   11ccc:	add	lr, lr, r0
   11cd0:	eor	r0, r1, r3
   11cd4:	add	r1, sl, r1
   11cd8:	ldr	sl, [sp, #8]
   11cdc:	eor	r9, r9, fp
   11ce0:	add	lr, lr, r4, ror #27
   11ce4:	eor	r0, r0, r4
   11ce8:	ldr	fp, [sp]
   11cec:	ror	r4, r4, #2
   11cf0:	eor	r9, r9, sl
   11cf4:	ldr	sl, [pc, #-844]	; 119b0 <abort@plt+0x14d0>
   11cf8:	add	ip, ip, r0
   11cfc:	eor	r0, r3, r4
   11d00:	add	ip, ip, lr, ror #27
   11d04:	add	sl, fp, sl
   11d08:	eor	r0, r0, lr
   11d0c:	ldr	fp, [sp, #28]
   11d10:	ror	lr, lr, #2
   11d14:	add	r0, r1, r0
   11d18:	eor	r1, r4, lr
   11d1c:	add	r3, sl, r3
   11d20:	eor	fp, fp, r2
   11d24:	eor	r1, r1, ip
   11d28:	ldr	r2, [sp, #52]	; 0x34
   11d2c:	add	r1, r3, r1
   11d30:	ldr	r3, [sp]
   11d34:	eor	fp, fp, r2
   11d38:	str	r5, [sp, #16]
   11d3c:	eor	r9, r9, r5
   11d40:	eor	fp, fp, r3
   11d44:	ldr	r5, [sp, #48]	; 0x30
   11d48:	ldr	r3, [sp, #12]
   11d4c:	ldr	sl, [pc, #-932]	; 119b0 <abort@plt+0x14d0>
   11d50:	ror	r8, r8, #31
   11d54:	add	r0, r0, ip, ror #27
   11d58:	add	sl, r8, sl
   11d5c:	ror	ip, ip, #2
   11d60:	eor	r3, r3, r5
   11d64:	eor	r2, lr, ip
   11d68:	add	r4, sl, r4
   11d6c:	eor	r3, r3, r7
   11d70:	ldr	sl, [pc, #-968]	; 119b0 <abort@plt+0x14d0>
   11d74:	add	r1, r1, r0, ror #27
   11d78:	ldr	r7, [sp, #32]
   11d7c:	ror	r9, r9, #31
   11d80:	eor	r2, r2, r0
   11d84:	eor	r3, r3, r8
   11d88:	ror	r0, r0, #2
   11d8c:	ldr	r8, [sp, #36]	; 0x24
   11d90:	add	sl, r9, sl
   11d94:	add	r2, r2, r4
   11d98:	eor	r4, ip, r0
   11d9c:	eor	r8, r7, r8
   11da0:	eor	r4, r4, r1
   11da4:	add	lr, sl, lr
   11da8:	ldr	r7, [pc, #-1024]	; 119b0 <abort@plt+0x14d0>
   11dac:	ror	fp, fp, #31
   11db0:	add	lr, r4, lr
   11db4:	ldr	r4, [sp, #4]
   11db8:	add	r7, fp, r7
   11dbc:	add	r7, r7, ip
   11dc0:	eor	r4, r5, r4
   11dc4:	ldr	ip, [pc, #-1052]	; 119b0 <abort@plt+0x14d0>
   11dc8:	ldr	r5, [sp, #20]
   11dcc:	add	r2, r2, r1, ror #27
   11dd0:	ror	r3, r3, #31
   11dd4:	ror	r1, r1, #2
   11dd8:	eor	r6, r6, r8
   11ddc:	eor	sl, r0, r1
   11de0:	add	ip, r3, ip
   11de4:	eor	r5, r5, r4
   11de8:	add	lr, lr, r2, ror #27
   11dec:	eor	r9, r9, r6
   11df0:	eor	sl, sl, r2
   11df4:	add	r0, ip, r0
   11df8:	ror	r2, r2, #2
   11dfc:	ldr	ip, [sp, #36]	; 0x24
   11e00:	eor	fp, fp, r5
   11e04:	ldr	r5, [sp, #40]	; 0x28
   11e08:	eor	r8, r1, r2
   11e0c:	add	sl, r7, sl
   11e10:	ldr	r4, [pc, #-1128]	; 119b0 <abort@plt+0x14d0>
   11e14:	ldr	r7, [sp, #16]
   11e18:	add	sl, sl, lr, ror #27
   11e1c:	eor	r6, ip, r5
   11e20:	ror	r9, r9, #31
   11e24:	eor	r8, r8, lr
   11e28:	ror	lr, lr, #2
   11e2c:	eor	r5, r2, lr
   11e30:	eor	r6, r6, r7
   11e34:	add	r4, r9, r4
   11e38:	ldr	r7, [pc, #-1168]	; 119b0 <abort@plt+0x14d0>
   11e3c:	add	r1, r4, r1
   11e40:	eor	r3, r3, r6
   11e44:	eor	r4, r5, sl
   11e48:	add	r0, r0, r8
   11e4c:	ldmib	sp, {r5, ip}
   11e50:	add	r0, r0, sl, ror #27
   11e54:	ror	sl, sl, #2
   11e58:	eor	r6, lr, sl
   11e5c:	add	fp, r7, fp, ror #31
   11e60:	add	r1, r4, r1
   11e64:	add	r3, r7, r3, ror #31
   11e68:	ldr	r4, [sp]
   11e6c:	add	r1, r1, r0, ror #27
   11e70:	eor	ip, ip, r5
   11e74:	add	r2, fp, r2
   11e78:	add	lr, r3, lr
   11e7c:	eor	fp, r6, r0
   11e80:	ldr	r3, [sp, #44]	; 0x2c
   11e84:	ror	r0, r0, #2
   11e88:	eor	ip, ip, r4
   11e8c:	eor	r4, sl, r0
   11e90:	eor	r4, r4, r1
   11e94:	add	r3, r3, #64	; 0x40
   11e98:	str	r3, [sp, #44]	; 0x2c
   11e9c:	add	lr, lr, r4
   11ea0:	ldr	r4, [sp, #88]	; 0x58
   11ea4:	eor	ip, ip, r9
   11ea8:	add	r2, r2, fp
   11eac:	add	r2, r2, r1, ror #27
   11eb0:	cmp	r4, r3
   11eb4:	ror	r1, r1, #2
   11eb8:	ldr	r3, [sp, #76]	; 0x4c
   11ebc:	eor	r5, r0, r1
   11ec0:	add	ip, r7, ip, ror #31
   11ec4:	add	r3, r3, r2, ror #2
   11ec8:	eor	r5, r5, r2
   11ecc:	add	sl, ip, sl
   11ed0:	add	sl, sl, r5
   11ed4:	str	r3, [sp, #76]	; 0x4c
   11ed8:	mov	r5, r3
   11edc:	ldr	r3, [sp, #84]	; 0x54
   11ee0:	add	lr, lr, r2, ror #27
   11ee4:	add	r3, r3, r0
   11ee8:	mov	r0, r3
   11eec:	str	r3, [sp, #84]	; 0x54
   11ef0:	ldr	r3, [sp, #68]	; 0x44
   11ef4:	add	ip, sl, lr, ror #27
   11ef8:	add	r3, r3, ip
   11efc:	mov	ip, r3
   11f00:	str	r3, [sp, #68]	; 0x44
   11f04:	ldr	r3, [sp, #72]	; 0x48
   11f08:	mov	r2, r0
   11f0c:	add	r3, r3, lr
   11f10:	mov	lr, r3
   11f14:	str	r3, [sp, #72]	; 0x48
   11f18:	ldr	r3, [sp, #80]	; 0x50
   11f1c:	add	r3, r3, r1
   11f20:	mov	r4, r3
   11f24:	str	r3, [sp, #80]	; 0x50
   11f28:	ldr	r3, [sp, #92]	; 0x5c
   11f2c:	mov	r1, ip
   11f30:	mov	r6, r4
   11f34:	str	r0, [r3, #16]
   11f38:	str	lr, [r3, #4]
   11f3c:	mov	r0, lr
   11f40:	str	r5, [r3, #8]
   11f44:	str	ip, [r3]
   11f48:	str	r4, [r3, #12]
   11f4c:	mov	lr, r1
   11f50:	bhi	109a0 <abort@plt+0x4c0>
   11f54:	add	sp, sp, #100	; 0x64
   11f58:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11f5c:	push	{r4, r5, r6, r7, r8, lr}
   11f60:	mov	r4, r0
   11f64:	ldr	r0, [r0, #28]
   11f68:	ldr	r3, [r4, #20]
   11f6c:	cmp	r0, #55	; 0x37
   11f70:	add	r3, r0, r3
   11f74:	movhi	r6, #128	; 0x80
   11f78:	movls	r6, #64	; 0x40
   11f7c:	movhi	r2, #120	; 0x78
   11f80:	movls	r2, #56	; 0x38
   11f84:	movhi	ip, #31
   11f88:	movls	ip, #15
   11f8c:	movhi	lr, #30
   11f90:	movls	lr, #14
   11f94:	cmp	r0, r3
   11f98:	mov	r5, r1
   11f9c:	ldrhi	r1, [r4, #24]
   11fa0:	ldrls	r7, [r4, #24]
   11fa4:	addhi	r7, r1, #1
   11fa8:	lsr	r1, r3, #29
   11fac:	str	r3, [r4, #20]
   11fb0:	add	lr, lr, #8
   11fb4:	add	ip, ip, #8
   11fb8:	orr	r1, r1, r7, lsl #3
   11fbc:	lsl	r3, r3, #3
   11fc0:	strhi	r7, [r4, #24]
   11fc4:	rev	r3, r3
   11fc8:	add	r7, r4, #32
   11fcc:	rev	r1, r1
   11fd0:	str	r1, [r4, lr, lsl #2]
   11fd4:	sub	r2, r2, r0
   11fd8:	str	r3, [r4, ip, lsl #2]
   11fdc:	add	r0, r7, r0
   11fe0:	ldr	r1, [pc, #84]	; 1203c <abort@plt+0x1b5c>
   11fe4:	bl	10468 <memcpy@plt>
   11fe8:	mov	r0, r7
   11fec:	mov	r2, r4
   11ff0:	mov	r1, r6
   11ff4:	bl	10924 <abort@plt+0x444>
   11ff8:	ldr	r3, [r4]
   11ffc:	mov	r0, r5
   12000:	rev	r3, r3
   12004:	str	r3, [r5]
   12008:	ldr	r3, [r4, #4]
   1200c:	rev	r3, r3
   12010:	str	r3, [r5, #4]
   12014:	ldr	r3, [r4, #8]
   12018:	rev	r3, r3
   1201c:	str	r3, [r5, #8]
   12020:	ldr	r3, [r4, #12]
   12024:	rev	r3, r3
   12028:	str	r3, [r5, #12]
   1202c:	ldr	r3, [r4, #16]
   12030:	rev	r3, r3
   12034:	str	r3, [r5, #16]
   12038:	pop	{r4, r5, r6, r7, r8, pc}
   1203c:	andeq	r2, r1, r4, lsl r4
   12040:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   12044:	mov	r6, r2
   12048:	ldr	r4, [r2, #28]
   1204c:	mov	r8, r0
   12050:	cmp	r4, #0
   12054:	mov	r5, r1
   12058:	bne	12148 <abort@plt+0x1c68>
   1205c:	cmp	r5, #63	; 0x3f
   12060:	bls	12138 <abort@plt+0x1c58>
   12064:	tst	r8, #3
   12068:	beq	1211c <abort@plt+0x1c3c>
   1206c:	cmp	r5, #64	; 0x40
   12070:	add	r7, r6, #32
   12074:	beq	120f4 <abort@plt+0x1c14>
   12078:	mov	sl, r5
   1207c:	mov	r4, r8
   12080:	mov	r9, #64	; 0x40
   12084:	add	r2, r4, #64	; 0x40
   12088:	mov	r3, r7
   1208c:	ldr	lr, [r4]
   12090:	ldr	ip, [r4, #4]
   12094:	ldr	r0, [r4, #8]
   12098:	ldr	r1, [r4, #12]
   1209c:	add	r4, r4, #16
   120a0:	cmp	r4, r2
   120a4:	str	lr, [r3]
   120a8:	str	ip, [r3, #4]
   120ac:	str	r0, [r3, #8]
   120b0:	str	r1, [r3, #12]
   120b4:	add	r3, r3, #16
   120b8:	bne	1208c <abort@plt+0x1bac>
   120bc:	sub	sl, sl, #64	; 0x40
   120c0:	mov	r2, r6
   120c4:	mov	r1, r9
   120c8:	mov	r0, r7
   120cc:	bl	10924 <abort@plt+0x444>
   120d0:	cmp	sl, #64	; 0x40
   120d4:	bhi	12084 <abort@plt+0x1ba4>
   120d8:	sub	r3, r5, #65	; 0x41
   120dc:	bic	r2, r3, #63	; 0x3f
   120e0:	mov	r3, r2
   120e4:	sub	r5, r5, #64	; 0x40
   120e8:	add	r2, r2, #64	; 0x40
   120ec:	sub	r5, r5, r3
   120f0:	add	r8, r8, r2
   120f4:	ldr	r4, [r6, #28]
   120f8:	mov	r1, r8
   120fc:	add	r0, r7, r4
   12100:	mov	r2, r5
   12104:	add	r4, r4, r5
   12108:	bl	10468 <memcpy@plt>
   1210c:	cmp	r4, #63	; 0x3f
   12110:	bhi	12188 <abort@plt+0x1ca8>
   12114:	str	r4, [r6, #28]
   12118:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1211c:	bic	r4, r5, #63	; 0x3f
   12120:	mov	r0, r8
   12124:	mov	r1, r4
   12128:	mov	r2, r6
   1212c:	bl	10924 <abort@plt+0x444>
   12130:	and	r5, r5, #63	; 0x3f
   12134:	add	r8, r8, r4
   12138:	cmp	r5, #0
   1213c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   12140:	add	r7, r6, #32
   12144:	b	120f4 <abort@plt+0x1c14>
   12148:	rsb	r7, r4, #128	; 0x80
   1214c:	cmp	r7, r1
   12150:	movcs	r7, r1
   12154:	add	r9, r2, #32
   12158:	mov	r1, r8
   1215c:	mov	r2, r7
   12160:	add	r0, r9, r4
   12164:	bl	10468 <memcpy@plt>
   12168:	ldr	r1, [r6, #28]
   1216c:	add	r1, r7, r1
   12170:	cmp	r1, #64	; 0x40
   12174:	str	r1, [r6, #28]
   12178:	bhi	121b4 <abort@plt+0x1cd4>
   1217c:	add	r8, r8, r7
   12180:	sub	r5, r5, r7
   12184:	b	1205c <abort@plt+0x1b7c>
   12188:	sub	r4, r4, #64	; 0x40
   1218c:	mov	r2, r6
   12190:	mov	r1, #64	; 0x40
   12194:	mov	r0, r7
   12198:	bl	10924 <abort@plt+0x444>
   1219c:	mov	r0, r7
   121a0:	mov	r2, r4
   121a4:	add	r1, r6, #96	; 0x60
   121a8:	bl	10468 <memcpy@plt>
   121ac:	str	r4, [r6, #28]
   121b0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   121b4:	mov	r2, r6
   121b8:	mov	r0, r9
   121bc:	bic	r1, r1, #63	; 0x3f
   121c0:	bl	10924 <abort@plt+0x444>
   121c4:	ldr	r2, [r6, #28]
   121c8:	add	r1, r4, r7
   121cc:	and	r2, r2, #63	; 0x3f
   121d0:	bic	r1, r1, #63	; 0x3f
   121d4:	add	r1, r9, r1
   121d8:	mov	r0, r9
   121dc:	str	r2, [r6, #28]
   121e0:	bl	10468 <memcpy@plt>
   121e4:	b	1217c <abort@plt+0x1c9c>
   121e8:	push	{r4, r5, r6, r7, lr}
   121ec:	sub	sp, sp, #164	; 0xa4
   121f0:	ldr	r3, [pc, #268]	; 12304 <abort@plt+0x1e24>
   121f4:	ldr	r5, [pc, #268]	; 12308 <abort@plt+0x1e28>
   121f8:	ldr	lr, [pc, #268]	; 1230c <abort@plt+0x1e2c>
   121fc:	ldr	ip, [pc, #268]	; 12310 <abort@plt+0x1e30>
   12200:	ldr	r6, [pc, #268]	; 12314 <abort@plt+0x1e34>
   12204:	mov	r4, r2
   12208:	str	r3, [sp, #4]
   1220c:	mov	r2, sp
   12210:	mov	r3, #0
   12214:	str	r6, [sp]
   12218:	str	lr, [sp, #12]
   1221c:	str	r5, [sp, #8]
   12220:	str	ip, [sp, #16]
   12224:	str	r3, [sp, #24]
   12228:	str	r3, [sp, #20]
   1222c:	str	r3, [sp, #28]
   12230:	bl	12040 <abort@plt+0x1b60>
   12234:	ldr	r0, [sp, #28]
   12238:	ldr	r3, [sp, #20]
   1223c:	cmp	r0, #55	; 0x37
   12240:	add	r3, r0, r3
   12244:	movhi	r5, #128	; 0x80
   12248:	movls	r5, #64	; 0x40
   1224c:	movhi	r2, #120	; 0x78
   12250:	movls	r2, #56	; 0x38
   12254:	movhi	lr, #31
   12258:	movls	lr, #15
   1225c:	movhi	r6, #30
   12260:	movls	r6, #14
   12264:	cmp	r0, r3
   12268:	add	r7, sp, #160	; 0xa0
   1226c:	ldrhi	ip, [sp, #24]
   12270:	ldrls	r1, [sp, #24]
   12274:	str	r3, [sp, #20]
   12278:	add	r6, r7, r6, lsl #2
   1227c:	addhi	r1, ip, #1
   12280:	lsr	ip, r3, #29
   12284:	strhi	r1, [sp, #24]
   12288:	add	lr, r7, lr, lsl #2
   1228c:	orr	ip, ip, r1, lsl #3
   12290:	lsl	r3, r3, #3
   12294:	add	r1, sp, #32
   12298:	rev	ip, ip
   1229c:	rev	r3, r3
   122a0:	sub	r2, r2, r0
   122a4:	add	r0, r1, r0
   122a8:	ldr	r1, [pc, #104]	; 12318 <abort@plt+0x1e38>
   122ac:	str	ip, [r6, #-128]	; 0xffffff80
   122b0:	str	r3, [lr, #-128]	; 0xffffff80
   122b4:	bl	10468 <memcpy@plt>
   122b8:	mov	r2, sp
   122bc:	mov	r1, r5
   122c0:	add	r0, sp, #32
   122c4:	bl	10924 <abort@plt+0x444>
   122c8:	ldmib	sp, {r0, r1, r2, r3}
   122cc:	ldr	ip, [sp]
   122d0:	rev	r0, r0
   122d4:	rev	ip, ip
   122d8:	rev	r1, r1
   122dc:	rev	r2, r2
   122e0:	rev	r3, r3
   122e4:	str	r0, [r4, #4]
   122e8:	str	ip, [r4]
   122ec:	mov	r0, r4
   122f0:	str	r1, [r4, #8]
   122f4:	str	r2, [r4, #12]
   122f8:	str	r3, [r4, #16]
   122fc:	add	sp, sp, #164	; 0xa4
   12300:	pop	{r4, r5, r6, r7, pc}
   12304:	svc	0x00cdab89
   12308:	ldmls	sl!, {r1, r2, r3, r4, r5, r6, r7, sl, fp, ip, lr, pc}
   1230c:	eorsne	r5, r2, r6, ror r4
   12310:	bicsgt	lr, r2, #240, 2	; 0x3c
   12314:	strbvs	r2, [r5, -r1, lsl #6]
   12318:	andeq	r2, r1, r4, lsl r4
   1231c:	cmp	r0, #0
   12320:	moveq	r0, #1
   12324:	cmp	r0, #0
   12328:	blt	12330 <abort@plt+0x1e50>
   1232c:	b	10480 <malloc@plt>
   12330:	push	{r4, lr}
   12334:	bl	104b0 <__errno_location@plt>
   12338:	mov	r3, #12
   1233c:	str	r3, [r0]
   12340:	mov	r0, #0
   12344:	pop	{r4, pc}
   12348:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1234c:	mov	r7, r0
   12350:	ldr	r6, [pc, #72]	; 123a0 <abort@plt+0x1ec0>
   12354:	ldr	r5, [pc, #72]	; 123a4 <abort@plt+0x1ec4>
   12358:	add	r6, pc, r6
   1235c:	add	r5, pc, r5
   12360:	sub	r6, r6, r5
   12364:	mov	r8, r1
   12368:	mov	r9, r2
   1236c:	bl	1043c <strtol@plt-0x20>
   12370:	asrs	r6, r6, #2
   12374:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   12378:	mov	r4, #0
   1237c:	add	r4, r4, #1
   12380:	ldr	r3, [r5], #4
   12384:	mov	r2, r9
   12388:	mov	r1, r8
   1238c:	mov	r0, r7
   12390:	blx	r3
   12394:	cmp	r6, r4
   12398:	bne	1237c <abort@plt+0x1e9c>
   1239c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   123a0:			; <UNDEFINED> instruction: 0x00010bb0
   123a4:	andeq	r0, r1, r8, lsr #23
   123a8:	bx	lr

Disassembly of section .fini:

000123ac <.fini>:
   123ac:	push	{r3, lr}
   123b0:	pop	{r3, pc}
