Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Mar 15 15:47:17 2018
| Host         : DESKTOP-NC1PH61 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file RAT_wrapper_control_sets_placed.rpt
| Design       : RAT_wrapper
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            7 |
| No           | No                    | Yes                    |               2 |            2 |
| No           | Yes                   | No                     |              31 |            8 |
| Yes          | No                    | No                     |               8 |            3 |
| Yes          | No                    | Yes                    |               8 |            4 |
| Yes          | Yes                   | No                     |              10 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------+-------------------------------------+-----------------------+------------------+----------------+
|    Clock Signal    |            Enable Signal            |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+--------------------+-------------------------------------+-----------------------+------------------+----------------+
|  msseg1/my_clk/CLK |                                     |                       |                1 |              2 |
|  clk_IBUF_BUFG     |                                     | rst_IBUF              |                2 |              2 |
|  clk_IBUF_BUFG     |                                     |                       |                6 |              8 |
|  clk_IBUF_BUFG     | CPU/prog_rom1/E[0]                  | CPU/cu1/SR[0]         |                4 |              8 |
|  clk_IBUF_BUFG     | CPU/prog_rom1/data_temp_reg[0]_0[0] |                       |                3 |              8 |
|  clk_IBUF_BUFG     | CPU/cu1/E[0]                        | CPU/cu1/SR[0]         |               10 |             10 |
|  clk_IBUF_BUFG     | CPU/prog_rom1/data_temp_reg[0]_1    |                       |                2 |             16 |
|  clk_IBUF_BUFG     |                                     | msseg1/my_clk/tmp_clk |                8 |             31 |
|  clk_IBUF_BUFG     | CPU/prog_rom1/scr_we                |                       |               10 |             40 |
+--------------------+-------------------------------------+-----------------------+------------------+----------------+


