<html>
    <head>
        <meta charset="utf-8">
        
            <script src="lib/bindings/utils.js"></script>
            <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/vis-network/9.1.2/dist/dist/vis-network.min.css" integrity="sha512-WgxfT5LWjfszlPHXRmBWHkV2eceiWTOBvrKCNbdgDYTHrT2AeLCGbF4sZlZw3UMN3WtL0tGUoIAKsu8mllg/XA==" crossorigin="anonymous" referrerpolicy="no-referrer" />
            <script src="https://cdnjs.cloudflare.com/ajax/libs/vis-network/9.1.2/dist/vis-network.min.js" integrity="sha512-LnvoEWDFrqGHlHmDD2101OrLcbsfkrzoSpvtSQtxK3RMnRV0eOkhhBN2dXHKRrUU8p2DGRTk35n4O8nWSVe1mQ==" crossorigin="anonymous" referrerpolicy="no-referrer"></script>
            
        
<center>
<h1></h1>
</center>

<!-- <link rel="stylesheet" href="../node_modules/vis/dist/vis.min.css" type="text/css" />
<script type="text/javascript" src="../node_modules/vis/dist/vis.js"> </script>-->
        <link
          href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.0-beta3/dist/css/bootstrap.min.css"
          rel="stylesheet"
          integrity="sha384-eOJMYsd53ii+scO/bJGFsiCZc+5NDVN2yr8+0RDqr0Ql0h+rP48ckxlpbzKgwra6"
          crossorigin="anonymous"
        />
        <script
          src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.0-beta3/dist/js/bootstrap.bundle.min.js"
          integrity="sha384-JEW9xMcG8R+pH31jmWH6WWP0WintQrMb4s7ZOdauHnUtxwoG2vI5DkLtS3qm9Ekf"
          crossorigin="anonymous"
        ></script>


        <center>
          <h1></h1>
        </center>
        <style type="text/css">

             #mynetwork {
                 width: 100%;
                 height: 100%;
                 background-color: #1e1e2e;
                 border: 1px solid lightgray;
                 position: relative;
                 float: left;
             }

             
             #loadingBar {
                 position:absolute;
                 top:0px;
                 left:0px;
                 width: 100%;
                 height: 100%;
                 background-color:rgba(200,200,200,0.8);
                 -webkit-transition: all 0.5s ease;
                 -moz-transition: all 0.5s ease;
                 -ms-transition: all 0.5s ease;
                 -o-transition: all 0.5s ease;
                 transition: all 0.5s ease;
                 opacity:1;
             }

             #bar {
                 position:absolute;
                 top:0px;
                 left:0px;
                 width:20px;
                 height:20px;
                 margin:auto auto auto auto;
                 border-radius:11px;
                 border:2px solid rgba(30,30,30,0.05);
                 background: rgb(0, 173, 246); /* Old browsers */
                 box-shadow: 2px 0px 4px rgba(0,0,0,0.4);
             }

             #border {
                 position:absolute;
                 top:10px;
                 left:10px;
                 width:500px;
                 height:23px;
                 margin:auto auto auto auto;
                 box-shadow: 0px 0px 4px rgba(0,0,0,0.2);
                 border-radius:10px;
             }

             #text {
                 position:absolute;
                 top:8px;
                 left:530px;
                 width:30px;
                 height:50px;
                 margin:auto auto auto auto;
                 font-size:22px;
                 color: #000000;
             }

             div.outerBorder {
                 position:relative;
                 top:400px;
                 width:600px;
                 height:44px;
                 margin:auto auto auto auto;
                 border:8px solid rgba(0,0,0,0.1);
                 background: rgb(252,252,252); /* Old browsers */
                 background: -moz-linear-gradient(top,  rgba(252,252,252,1) 0%, rgba(237,237,237,1) 100%); /* FF3.6+ */
                 background: -webkit-gradient(linear, left top, left bottom, color-stop(0%,rgba(252,252,252,1)), color-stop(100%,rgba(237,237,237,1))); /* Chrome,Safari4+ */
                 background: -webkit-linear-gradient(top,  rgba(252,252,252,1) 0%,rgba(237,237,237,1) 100%); /* Chrome10+,Safari5.1+ */
                 background: -o-linear-gradient(top,  rgba(252,252,252,1) 0%,rgba(237,237,237,1) 100%); /* Opera 11.10+ */
                 background: -ms-linear-gradient(top,  rgba(252,252,252,1) 0%,rgba(237,237,237,1) 100%); /* IE10+ */
                 background: linear-gradient(to bottom,  rgba(252,252,252,1) 0%,rgba(237,237,237,1) 100%); /* W3C */
                 filter: progid:DXImageTransform.Microsoft.gradient( startColorstr='#fcfcfc', endColorstr='#ededed',GradientType=0 ); /* IE6-9 */
                 border-radius:72px;
                 box-shadow: 0px 0px 10px rgba(0,0,0,0.2);
             }
             

             

             
        </style>
    
        <style type="text/css">
            html, body {
                margin: 0;
                padding: 0;
                overflow: hidden;
                width: 100%;
                height: 100%;
            }
            #mynetwork {
                width: 100vw;
                height: 100vh;
                margin: 0;
                padding: 0;
            }
        </style>
        </head>


    <body style="margin: 0; padding: 0; overflow: hidden; background-color: #1e1e2e;">
        <div class="card" style="width: 100%">
            
            
            <div id="mynetwork" class="card-body"></div>
        </div>

        
            <div id="loadingBar">
              <div class="outerBorder">
                <div id="text">0%</div>
                <div id="border">
                  <div id="bar"></div>
                </div>
              </div>
            </div>
        
        

        <script type="text/javascript">

              // initialize global variables.
              var edges;
              var nodes;
              var allNodes;
              var allEdges;
              var nodeColors;
              var originalNodes;
              var network;
              var container;
              var options, data;
              var filter = {
                  item : '',
                  property : '',
                  value : []
              };

              

              

              // This method is responsible for drawing the graph, returns the drawn network
              function drawGraph() {
                  var container = document.getElementById('mynetwork');

                  

                  // parsing and collecting nodes and edges from the python
                  nodes = new vis.DataSet([{"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "ac508953-3b5e-4a03-9adc-07f49d4652a6", "label": "apb", "shape": "dot", "title": "\n            Title:apb\n            Type: MODULE\n            Connections: 0\n            Description: Verilog module apb is defined in line 2\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "7ce3537a-db41-4d62-9847-b0c9953e3637", "label": "PCLK", "shape": "dot", "title": "\n            Title:PCLK\n            Type: PORT\n            Connections: 0\n            Description: Verilog port \u0027PCLK\u0027 is defined within module \u0027apb\u0027 in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v\u0027  from line 3 to line 3. Its direction is \u0027input\u0027. It is a 1-bit signal...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "e3cb9bd3-163a-4f86-b051-6204c5063a37", "label": "PRESETn", "shape": "dot", "title": "\n            Title:PRESETn\n            Type: PORT\n            Connections: 0\n            Description: Verilog port \u0027PRESETn\u0027 is defined within module \u0027apb\u0027 in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v\u0027  from line 4 to line 4. Its direction is \u0027input\u0027. It is a 1-bit sig...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "2f01efb0-8018-4177-86be-0dcd1fb33800", "label": "PSELx", "shape": "dot", "title": "\n            Title:PSELx\n            Type: PORT\n            Connections: 0\n            Description: Verilog port \u0027PSELx\u0027 is defined within module \u0027apb\u0027 in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v\u0027  from line 5 to line 5. Its direction is \u0027input\u0027. It is a 1-bit signa...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "e6979da4-870e-43c3-917d-65f203eaf373", "label": "PWRITE", "shape": "dot", "title": "\n            Title:PWRITE\n            Type: PORT\n            Connections: 0\n            Description: Verilog port \u0027PWRITE\u0027 is defined within module \u0027apb\u0027 in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v\u0027  from line 6 to line 6. Its direction is \u0027input\u0027. It is a 1-bit sign...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "7747d71c-0c33-4562-9aff-a094b9c9dc15", "label": "PENABLE", "shape": "dot", "title": "\n            Title:PENABLE\n            Type: PORT\n            Connections: 0\n            Description: Verilog port \u0027PENABLE\u0027 is defined within module \u0027apb\u0027 in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v\u0027  from line 7 to line 7. Its direction is \u0027input\u0027. It is a 1-bit sig...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "309734d8-e18d-4ee4-9d75-e1899f03b992", "label": "PADDR", "shape": "dot", "title": "\n            Title:PADDR\n            Type: PORT\n            Connections: 0\n            Description: Verilog port \u0027PADDR\u0027 is defined within module \u0027apb\u0027 in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v\u0027  from line 8 to line 8. Its direction is \u0027input\u0027. Its bit-width is fr...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "63e82bb3-2650-49f8-9a84-3e4032c1444a", "label": "PWDATA", "shape": "dot", "title": "\n            Title:PWDATA\n            Type: PORT\n            Connections: 0\n            Description: Verilog port \u0027PWDATA\u0027 is defined within module \u0027apb\u0027 in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v\u0027  from line 9 to line 9. Its direction is \u0027input\u0027. Its bit-width is f...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "27535ff2-c396-4c1f-a429-d26c62fd5b81", "label": "READ_DATA_ON_RX", "shape": "dot", "title": "\n            Title:READ_DATA_ON_RX\n            Type: PORT\n            Connections: 0\n            Description: Verilog port \u0027READ_DATA_ON_RX\u0027 is defined within module \u0027apb\u0027 in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v\u0027  from line 10 to line 10. Its direction is \u0027input\u0027. Its bit...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "79a81a93-0657-4bbe-87be-2f34745ced05", "label": "ERROR", "shape": "dot", "title": "\n            Title:ERROR\n            Type: PORT\n            Connections: 0\n            Description: Verilog port \u0027ERROR\u0027 is defined within module \u0027apb\u0027 in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v\u0027  from line 11 to line 11. Its direction is \u0027input\u0027. It is a 1-bit sig...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "41d17cc9-fd7d-46a3-a790-d2526d43d652", "label": "TX_EMPTY", "shape": "dot", "title": "\n            Title:TX_EMPTY\n            Type: PORT\n            Connections: 0\n            Description: Verilog port \u0027TX_EMPTY\u0027 is defined within module \u0027apb\u0027 in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v\u0027  from line 12 to line 12. Its direction is \u0027input\u0027. It is a 1-bit ...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "a5297f97-3cbd-40b0-9f30-2977a891f2bd", "label": "RX_EMPTY", "shape": "dot", "title": "\n            Title:RX_EMPTY\n            Type: PORT\n            Connections: 0\n            Description: Verilog port \u0027RX_EMPTY\u0027 is defined within module \u0027apb\u0027 in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v\u0027  from line 13 to line 13. Its direction is \u0027input\u0027. It is a 1-bit ...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "ada4cd64-887d-4b85-9046-7e13f82a6d85", "label": "PRDATA", "shape": "dot", "title": "\n            Title:PRDATA\n            Type: PORT\n            Connections: 0\n            Description: Verilog port \u0027PRDATA\u0027 is defined within module \u0027apb\u0027 in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v\u0027  from line 14 to line 14. Its direction is \u0027output\u0027. Its bit-width i...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "0b905cad-73dc-441a-9192-87c3dd8a3e47", "label": "INTERNAL_I2C_REGISTER_CONFIG", "shape": "dot", "title": "\n            Title:INTERNAL_I2C_REGISTER_CONFIG\n            Type: PORT\n            Connections: 0\n            Description: Verilog port \u0027INTERNAL_I2C_REGISTER_CONFIG\u0027 is defined within module \u0027apb\u0027 in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v\u0027  from line 15 to line 15. Its direction is \u0027ou...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "3857d039-1bab-4b8d-91b0-679e1b4dc7f5", "label": "INTERNAL_I2C_REGISTER_TIMEOUT", "shape": "dot", "title": "\n            Title:INTERNAL_I2C_REGISTER_TIMEOUT\n            Type: PORT\n            Connections: 0\n            Description: Verilog port \u0027INTERNAL_I2C_REGISTER_TIMEOUT\u0027 is defined within module \u0027apb\u0027 in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v\u0027  from line 16 to line 16. Its direction is \u0027o...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "eac51fa9-525c-4d24-b88f-f79b4de831f8", "label": "WRITE_DATA_ON_TX", "shape": "dot", "title": "\n            Title:WRITE_DATA_ON_TX\n            Type: PORT\n            Connections: 0\n            Description: Verilog port \u0027WRITE_DATA_ON_TX\u0027 is defined within module \u0027apb\u0027 in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v\u0027  from line 17 to line 17. Its direction is \u0027output\u0027. Its b...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "4ffa4b03-3a46-4e0d-b0db-0fefba799338", "label": "WR_ENA", "shape": "dot", "title": "\n            Title:WR_ENA\n            Type: PORT\n            Connections: 0\n            Description: Verilog port \u0027WR_ENA\u0027 is defined within module \u0027apb\u0027 in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v\u0027  from line 18 to line 18. Its direction is \u0027output\u0027. It is a 1-bit s...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "f22458fa-5e2e-477a-bf00-1ad0c95c7089", "label": "RD_ENA", "shape": "dot", "title": "\n            Title:RD_ENA\n            Type: PORT\n            Connections: 0\n            Description: Verilog port \u0027RD_ENA\u0027 is defined within module \u0027apb\u0027 in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v\u0027  from line 19 to line 19. Its direction is \u0027output\u0027. It is a 1-bit s...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "7bc5e97b-d120-4fe1-ba09-f296c1987032", "label": "PREADY", "shape": "dot", "title": "\n            Title:PREADY\n            Type: PORT\n            Connections: 0\n            Description: Verilog port \u0027PREADY\u0027 is defined within module \u0027apb\u0027 in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v\u0027  from line 20 to line 20. Its direction is \u0027output\u0027. It is a 1-bit s...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "44356a3a-9204-48a5-960c-311d6c6a234d", "label": "PSLVERR", "shape": "dot", "title": "\n            Title:PSLVERR\n            Type: PORT\n            Connections: 0\n            Description: Verilog port \u0027PSLVERR\u0027 is defined within module \u0027apb\u0027 in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v\u0027  from line 21 to line 21. Its direction is \u0027output\u0027. It is a 1-bit ...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "20c7e521-92da-4e1f-876b-3b474d1374e7", "label": "INT_RX", "shape": "dot", "title": "\n            Title:INT_RX\n            Type: PORT\n            Connections: 0\n            Description: Verilog port \u0027INT_RX\u0027 is defined within module \u0027apb\u0027 in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v\u0027  from line 22 to line 22. Its direction is \u0027output\u0027. It is a 1-bit s...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "799234d8-357d-4a0e-8a1f-08971e419bfd", "label": "INT_TX", "shape": "dot", "title": "\n            Title:INT_TX\n            Type: PORT\n            Connections: 0\n            Description: Verilog port \u0027INT_TX\u0027 is defined within module \u0027apb\u0027 in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v\u0027  from line 23 to line 23. Its direction is \u0027output\u0027. It is a 1-bit s...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "c8720b79-6e6a-4c6f-903a-e27e7ed93ab9", "label": "INTERNAL_I2C_REGISTER_CONFIG", "shape": "dot", "title": "\n            Title:INTERNAL_I2C_REGISTER_CONFIG\n            Type: REGISTER\n            Connections: 0\n            Description: Verilog **register** \u0027INTERNAL_I2C_REGISTER_CONFIG\u0027 is defined within module \u0027apb\u0027  in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v\u0027 from line 15 to line 15. Its **bit-wi...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "65f13e84-0801-46ab-a23d-362931dc944a", "label": "INTERNAL_I2C_REGISTER_TIMEOUT", "shape": "dot", "title": "\n            Title:INTERNAL_I2C_REGISTER_TIMEOUT\n            Type: REGISTER\n            Connections: 0\n            Description: Verilog **register** \u0027INTERNAL_I2C_REGISTER_TIMEOUT\u0027 is defined within module \u0027apb\u0027  in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v\u0027 from line 16 to line 16. Its **bit-w...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "b2e754ca-cc12-4221-b109-0d743c687e27", "label": "Assign: WR_ENA = (((((PWRITE == 1\u0027b1) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d0)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0", "shape": "dot", "title": "\n            Title:Assign: WR_ENA = (((((PWRITE == 1\u0027b1) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d0)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\n            Type: ASSIGNMENT\n            Connections: 0\n            Description: This is an **assignment statement** defined in module \u0027apb\u0027  in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v\u0027 from line 25 to line 25. The **left-hand side (LHS)** is \u0027WR...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "30f4487f-a4d2-4bdd-a8c4-b56781f3fb15", "label": "(((((PWRITE == 1\u0027b1) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d0)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0", "shape": "dot", "title": "\n            Title:(((((PWRITE == 1\u0027b1) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d0)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\n            Type: RHS_ASSIGN\n            Connections: 0\n            Description: An signal \u0027(((((PWRITE == 1\u0027b1) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d0)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\u0027 in module \u0027apb\u0027. It is right hand side in assignment Assign: WR_ENA = (((((PWRITE == 1\u0027b1) \u0026 (P...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "1dcbc1f2-dd22-4171-8405-553c69f82777", "label": "Assign: RD_ENA = (((((PWRITE == 1\u0027b0) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d4)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0", "shape": "dot", "title": "\n            Title:Assign: RD_ENA = (((((PWRITE == 1\u0027b0) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d4)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\n            Type: ASSIGNMENT\n            Connections: 0\n            Description: This is an **assignment statement** defined in module \u0027apb\u0027  in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v\u0027 from line 26 to line 26. The **left-hand side (LHS)** is \u0027RD...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "ffef0829-2293-4da7-ab95-3b27c642dcee", "label": "(((((PWRITE == 1\u0027b0) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d4)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0", "shape": "dot", "title": "\n            Title:(((((PWRITE == 1\u0027b0) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d4)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\n            Type: RHS_ASSIGN\n            Connections: 0\n            Description: An signal \u0027(((((PWRITE == 1\u0027b0) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d4)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\u0027 in module \u0027apb\u0027. It is right hand side in assignment Assign: RD_ENA = (((((PWRITE == 1\u0027b0) \u0026 (P...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "b75f3b01-b7c3-4460-8fbf-00cc1ee2e59e", "label": "Assign: PREADY = ((((((WR_ENA == 1\u0027b1) | (RD_ENA == 1\u0027b1)) | (PADDR == 32\u0027d8)) | (PADDR == 32\u0027d12)) \u0026 ((PENABLE == 1\u0027b1) \u0026 (PSELx == 1\u0027b1))))? 1\u0027b1:1\u0027b0", "shape": "dot", "title": "\n            Title:Assign: PREADY = ((((((WR_ENA == 1\u0027b1) | (RD_ENA == 1\u0027b1)) | (PADDR == 32\u0027d8)) | (PADDR == 32\u0027d12)) \u0026 ((PENABLE == 1\u0027b1) \u0026 (PSELx == 1\u0027b1))))? 1\u0027b1:1\u0027b0\n            Type: ASSIGNMENT\n            Connections: 0\n            Description: This is an **assignment statement** defined in module \u0027apb\u0027  in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v\u0027 from line 27 to line 27. The **left-hand side (LHS)** is \u0027PR...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "98aea1f1-7b61-488f-8fba-ca2eaa4269a7", "label": "((((((WR_ENA == 1\u0027b1) | (RD_ENA == 1\u0027b1)) | (PADDR == 32\u0027d8)) | (PADDR == 32\u0027d12)) \u0026 ((PENABLE == 1\u0027b1) \u0026 (PSELx == 1\u0027b1))))? 1\u0027b1:1\u0027b0", "shape": "dot", "title": "\n            Title:((((((WR_ENA == 1\u0027b1) | (RD_ENA == 1\u0027b1)) | (PADDR == 32\u0027d8)) | (PADDR == 32\u0027d12)) \u0026 ((PENABLE == 1\u0027b1) \u0026 (PSELx == 1\u0027b1))))? 1\u0027b1:1\u0027b0\n            Type: RHS_ASSIGN\n            Connections: 0\n            Description: An signal \u0027((((((WR_ENA == 1\u0027b1) | (RD_ENA == 1\u0027b1)) | (PADDR == 32\u0027d8)) | (PADDR == 32\u0027d12)) \u0026 ((PENABLE == 1\u0027b1) \u0026 (PSELx == 1\u0027b1))))? 1\u0027b1:1\u0027b0\u0027 in module \u0027apb\u0027. It is right hand side in assignment...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "b7aa29ba-83f3-44d8-9d91-855a0795fc58", "label": "Assign: WRITE_DATA_ON_TX = ((PADDR == 32\u0027d0))? PWDATA:PWDATA", "shape": "dot", "title": "\n            Title:Assign: WRITE_DATA_ON_TX = ((PADDR == 32\u0027d0))? PWDATA:PWDATA\n            Type: ASSIGNMENT\n            Connections: 0\n            Description: This is an **assignment statement** defined in module \u0027apb\u0027  in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v\u0027 from line 28 to line 28. The **left-hand side (LHS)** is \u0027WR...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "010d660a-8167-45e0-8b6c-205bdc28b5a0", "label": "((PADDR == 32\u0027d0))? PWDATA:PWDATA", "shape": "dot", "title": "\n            Title:((PADDR == 32\u0027d0))? PWDATA:PWDATA\n            Type: RHS_ASSIGN\n            Connections: 0\n            Description: An signal \u0027((PADDR == 32\u0027d0))? PWDATA:PWDATA\u0027 in module \u0027apb\u0027. It is right hand side in assignment Assign: WRITE_DATA_ON_TX = ((PADDR == 32\u0027d0))? PWDATA:PWDATA in file c:\\Users\\huijie\\Desktop\\graphrag...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "65cb3e70-2430-4da0-b48c-25dd3f7e3701", "label": "Assign: PRDATA = ((PADDR == 32\u0027d4))? READ_DATA_ON_RX:READ_DATA_ON_RX", "shape": "dot", "title": "\n            Title:Assign: PRDATA = ((PADDR == 32\u0027d4))? READ_DATA_ON_RX:READ_DATA_ON_RX\n            Type: ASSIGNMENT\n            Connections: 0\n            Description: This is an **assignment statement** defined in module \u0027apb\u0027  in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v\u0027 from line 29 to line 29. The **left-hand side (LHS)** is \u0027PR...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "9c439538-d4bd-4e0a-98dc-1286c7baeab8", "label": "((PADDR == 32\u0027d4))? READ_DATA_ON_RX:READ_DATA_ON_RX", "shape": "dot", "title": "\n            Title:((PADDR == 32\u0027d4))? READ_DATA_ON_RX:READ_DATA_ON_RX\n            Type: RHS_ASSIGN\n            Connections: 0\n            Description: An signal \u0027((PADDR == 32\u0027d4))? READ_DATA_ON_RX:READ_DATA_ON_RX\u0027 in module \u0027apb\u0027. It is right hand side in assignment Assign: PRDATA = ((PADDR == 32\u0027d4))? READ_DATA_ON_RX:READ_DATA_ON_RX in file c:\\Use...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "7ede1d3b-ffc1-4f53-849b-dd7fe5e9d979", "label": "Assign: PSLVERR = ERROR", "shape": "dot", "title": "\n            Title:Assign: PSLVERR = ERROR\n            Type: ASSIGNMENT\n            Connections: 0\n            Description: This is an **assignment statement** defined in module \u0027apb\u0027  in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v\u0027 from line 30 to line 30. The **left-hand side (LHS)** is \u0027PS...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "9d1577f8-28ec-4309-b304-7d20e4ca24c1", "label": "Assign: INT_TX = TX_EMPTY", "shape": "dot", "title": "\n            Title:Assign: INT_TX = TX_EMPTY\n            Type: ASSIGNMENT\n            Connections: 0\n            Description: This is an **assignment statement** defined in module \u0027apb\u0027  in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v\u0027 from line 31 to line 31. The **left-hand side (LHS)** is \u0027IN...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "fcd3d0ac-0e8f-4f09-9bda-1fba6ddcf591", "label": "Assign: INT_RX = RX_EMPTY", "shape": "dot", "title": "\n            Title:Assign: INT_RX = RX_EMPTY\n            Type: ASSIGNMENT\n            Connections: 0\n            Description: This is an **assignment statement** defined in module \u0027apb\u0027  in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v\u0027 from line 32 to line 32. The **left-hand side (LHS)** is \u0027IN...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "a4048c9e-c888-4b49-907b-2304c7dfec60", "label": "Always Block (sequential) @ (posedge PCLK)", "shape": "dot", "title": "\n            Title:Always Block (sequential) @ (posedge PCLK)\n            Type: ALWAYS_BLOCK\n            Connections: 0\n            Description: An **always block** (sequential logic) in module \u0027apb\u0027 from file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v\u0027 lines 33-52. It is sensitive to: posedge PCLK. Its AST node type...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "95217057-a162-41c4-9da6-888ab31ddc37", "label": "14\u0027d0", "shape": "dot", "title": "\n            Title:14\u0027d0\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 37 in apb in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v from line 33 to line 52 It is also  as the left-hand side within a...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "d44614cc-a33a-4321-8349-01d06105f2e5", "label": "PWDATA[13:0]", "shape": "dot", "title": "\n            Title:PWDATA[13:0]\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 44 in apb in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v from line 33 to line 52 It is also  as the left-hand side within a...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "c10b8f69-5b23-48f8-8f51-13495ae1f047", "label": "fifo", "shape": "dot", "title": "\n            Title:fifo\n            Type: MODULE\n            Connections: 0\n            Description: Verilog module fifo is defined in line 2\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "add85113-3051-4bf8-91c8-cac0fa9ba58e", "label": "clock", "shape": "dot", "title": "\n            Title:clock\n            Type: PORT\n            Connections: 0\n            Description: Verilog port \u0027clock\u0027 is defined within module \u0027fifo\u0027 in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v\u0027  from line 8 to line 8. Its direction is \u0027input\u0027. It is a 1-bit sig...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "51fbd456-5600-46fd-b343-8a5b16510d13", "label": "reset", "shape": "dot", "title": "\n            Title:reset\n            Type: PORT\n            Connections: 0\n            Description: Verilog port \u0027reset\u0027 is defined within module \u0027fifo\u0027 in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v\u0027  from line 8 to line 8. Its direction is \u0027input\u0027. It is a 1-bit sig...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "f7c4a059-6f77-45aa-ae68-c08cdcd74844", "label": "wr_en", "shape": "dot", "title": "\n            Title:wr_en\n            Type: PORT\n            Connections: 0\n            Description: Verilog port \u0027wr_en\u0027 is defined within module \u0027fifo\u0027 in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v\u0027  from line 8 to line 8. Its direction is \u0027input\u0027. It is a 1-bit sig...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "bb1fa11b-f363-4af9-bce0-fb7e43c8b684", "label": "rd_en", "shape": "dot", "title": "\n            Title:rd_en\n            Type: PORT\n            Connections: 0\n            Description: Verilog port \u0027rd_en\u0027 is defined within module \u0027fifo\u0027 in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v\u0027  from line 8 to line 8. Its direction is \u0027input\u0027. It is a 1-bit sig...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "c2fc5baf-0888-4746-90cf-e7759a908665", "label": "data_in", "shape": "dot", "title": "\n            Title:data_in\n            Type: PORT\n            Connections: 0\n            Description: Verilog port \u0027data_in\u0027 is defined within module \u0027fifo\u0027 in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v\u0027  from line 9 to line 9. Its direction is \u0027input\u0027. Its bit-width i...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "c83b0698-210c-4354-a5d1-7fa780614ecc", "label": "f_full", "shape": "dot", "title": "\n            Title:f_full\n            Type: PORT\n            Connections: 0\n            Description: Verilog port \u0027f_full\u0027 is defined within module \u0027fifo\u0027 in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v\u0027  from line 10 to line 10. Its direction is \u0027output\u0027. It is a 1-bit...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "f3ee3d3d-b5f2-4625-a77a-b3929bf05e4b", "label": "f_empty", "shape": "dot", "title": "\n            Title:f_empty\n            Type: PORT\n            Connections: 0\n            Description: Verilog port \u0027f_empty\u0027 is defined within module \u0027fifo\u0027 in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v\u0027  from line 10 to line 10. Its direction is \u0027output\u0027. It is a 1-bi...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "ae6cd026-daf3-4771-8777-73ec953e2264", "label": "data_out", "shape": "dot", "title": "\n            Title:data_out\n            Type: PORT\n            Connections: 0\n            Description: Verilog port \u0027data_out\u0027 is defined within module \u0027fifo\u0027 in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v\u0027  from line 11 to line 11. Its direction is \u0027output\u0027. Its bit-wid...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "287d05e4-a6ff-4e73-b716-00f150988d32", "label": "wr", "shape": "dot", "title": "\n            Title:wr\n            Type: WIRE\n            Connections: 0\n            Description: Verilog **wire** \u0027wr\u0027 is defined within module \u0027fifo\u0027  in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v\u0027 from line 17 to line 17. Its **bit-width** is from MSB (AWIDTH - ...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "bb21b226-8604-4bc0-a7df-67c4b6c44493", "label": "rd", "shape": "dot", "title": "\n            Title:rd\n            Type: WIRE\n            Connections: 0\n            Description: Verilog **wire** \u0027rd\u0027 is defined within module \u0027fifo\u0027  in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v\u0027 from line 18 to line 18. Its **bit-width** is from MSB (AWIDTH - ...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "7bd23605-5fb0-454c-a1f4-0d249fc81b2a", "label": "w_counter", "shape": "dot", "title": "\n            Title:w_counter\n            Type: WIRE\n            Connections: 0\n            Description: Verilog **wire** \u0027w_counter\u0027 is defined within module \u0027fifo\u0027  in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v\u0027 from line 19 to line 19. Its **bit-width** is from MSB (AW...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "aa9d7780-6520-42d9-8bd2-2fba7cfb6e19", "label": "mem", "shape": "dot", "title": "\n            Title:mem\n            Type: REGISTER\n            Connections: 0\n            Description: Verilog **register** \u0027mem\u0027 is defined within module \u0027fifo\u0027  in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v\u0027 from line 13 to line 13. Its **bit-width** is from MSB (DWID...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "edf7ff96-c4b1-4ac2-99bf-2f0a7886836c", "label": "wr_ptr", "shape": "dot", "title": "\n            Title:wr_ptr\n            Type: REGISTER\n            Connections: 0\n            Description: Verilog **register** \u0027wr_ptr\u0027 is defined within module \u0027fifo\u0027  in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v\u0027 from line 14 to line 14. Its **bit-width** is from MSB (A...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "822b42fc-5727-4197-8056-dd43e539f400", "label": "rd_ptr", "shape": "dot", "title": "\n            Title:rd_ptr\n            Type: REGISTER\n            Connections: 0\n            Description: Verilog **register** \u0027rd_ptr\u0027 is defined within module \u0027fifo\u0027  in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v\u0027 from line 15 to line 15. Its **bit-width** is from MSB (A...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "4b90bd65-b806-4642-8215-0c75e1e61743", "label": "counter", "shape": "dot", "title": "\n            Title:counter\n            Type: REGISTER\n            Connections: 0\n            Description: Verilog **register** \u0027counter\u0027 is defined within module \u0027fifo\u0027  in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v\u0027 from line 16 to line 16. Its **bit-width** is from MSB (...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "9a1ff0e2-7fd0-4661-8f1e-1dcf0c85b0e4", "label": "Assign: f_full = ((counter == 4\u0027d15))? 1\u0027b1:1\u0027b0", "shape": "dot", "title": "\n            Title:Assign: f_full = ((counter == 4\u0027d15))? 1\u0027b1:1\u0027b0\n            Type: ASSIGNMENT\n            Connections: 0\n            Description: This is an **assignment statement** defined in module \u0027fifo\u0027  in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v\u0027 from line 61 to line 61. The **left-hand side (LHS)** is \u0027...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "36893c49-047d-469f-9e6a-35b8f0651dfc", "label": "((counter == 4\u0027d15))? 1\u0027b1:1\u0027b0", "shape": "dot", "title": "\n            Title:((counter == 4\u0027d15))? 1\u0027b1:1\u0027b0\n            Type: RHS_ASSIGN\n            Connections: 0\n            Description: An signal \u0027((counter == 4\u0027d15))? 1\u0027b1:1\u0027b0\u0027 in module \u0027fifo\u0027. It is right hand side in assignment Assign: f_full = ((counter == 4\u0027d15))? 1\u0027b1:1\u0027b0 in file c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "bb424232-3fbf-4b1c-9ee9-61492e873cfd", "label": "Assign: f_empty = ((counter == 4\u0027d0))? 1\u0027b1:1\u0027b0", "shape": "dot", "title": "\n            Title:Assign: f_empty = ((counter == 4\u0027d0))? 1\u0027b1:1\u0027b0\n            Type: ASSIGNMENT\n            Connections: 0\n            Description: This is an **assignment statement** defined in module \u0027fifo\u0027  in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v\u0027 from line 62 to line 62. The **left-hand side (LHS)** is \u0027...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "14d854b7-f1fc-4da4-bfe8-697a6d52e93a", "label": "((counter == 4\u0027d0))? 1\u0027b1:1\u0027b0", "shape": "dot", "title": "\n            Title:((counter == 4\u0027d0))? 1\u0027b1:1\u0027b0\n            Type: RHS_ASSIGN\n            Connections: 0\n            Description: An signal \u0027((counter == 4\u0027d0))? 1\u0027b1:1\u0027b0\u0027 in module \u0027fifo\u0027. It is right hand side in assignment Assign: f_empty = ((counter == 4\u0027d0))? 1\u0027b1:1\u0027b0 in file c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\....\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "06466d52-c285-4bc0-81f7-799f12e640a1", "label": "Assign: wr = ((wr_en \u0026\u0026 !f_full))? (wr_ptr + 4\u0027d1):(wr_ptr + 4\u0027d0)", "shape": "dot", "title": "\n            Title:Assign: wr = ((wr_en \u0026\u0026 !f_full))? (wr_ptr + 4\u0027d1):(wr_ptr + 4\u0027d0)\n            Type: ASSIGNMENT\n            Connections: 0\n            Description: This is an **assignment statement** defined in module \u0027fifo\u0027  in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v\u0027 from line 63 to line 63. The **left-hand side (LHS)** is \u0027...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "e579975b-cd92-4519-bee7-33ba0810dcf4", "label": "((wr_en \u0026\u0026 !f_full))? (wr_ptr + 4\u0027d1):(wr_ptr + 4\u0027d0)", "shape": "dot", "title": "\n            Title:((wr_en \u0026\u0026 !f_full))? (wr_ptr + 4\u0027d1):(wr_ptr + 4\u0027d0)\n            Type: RHS_ASSIGN\n            Connections: 0\n            Description: An signal \u0027((wr_en \u0026\u0026 !f_full))? (wr_ptr + 4\u0027d1):(wr_ptr + 4\u0027d0)\u0027 in module \u0027fifo\u0027. It is right hand side in assignment Assign: wr = ((wr_en \u0026\u0026 !f_full))? (wr_ptr + 4\u0027d1):(wr_ptr + 4\u0027d0) in file c:\\Us...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "4fad5fa2-088b-4efb-bb62-ced116e0acf8", "label": "Assign: rd = ((rd_en \u0026\u0026 !f_empty))? (rd_ptr + 4\u0027d1):(rd_ptr + 4\u0027d0)", "shape": "dot", "title": "\n            Title:Assign: rd = ((rd_en \u0026\u0026 !f_empty))? (rd_ptr + 4\u0027d1):(rd_ptr + 4\u0027d0)\n            Type: ASSIGNMENT\n            Connections: 0\n            Description: This is an **assignment statement** defined in module \u0027fifo\u0027  in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v\u0027 from line 64 to line 64. The **left-hand side (LHS)** is \u0027...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "6ce04f32-8f0e-4e08-acec-ac488603bdce", "label": "((rd_en \u0026\u0026 !f_empty))? (rd_ptr + 4\u0027d1):(rd_ptr + 4\u0027d0)", "shape": "dot", "title": "\n            Title:((rd_en \u0026\u0026 !f_empty))? (rd_ptr + 4\u0027d1):(rd_ptr + 4\u0027d0)\n            Type: RHS_ASSIGN\n            Connections: 0\n            Description: An signal \u0027((rd_en \u0026\u0026 !f_empty))? (rd_ptr + 4\u0027d1):(rd_ptr + 4\u0027d0)\u0027 in module \u0027fifo\u0027. It is right hand side in assignment Assign: rd = ((rd_en \u0026\u0026 !f_empty))? (rd_ptr + 4\u0027d1):(rd_ptr + 4\u0027d0) in file c:\\...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "093dc86d-2bce-4cc1-ba98-32473d0772be", "label": "Assign: w_counter = (((rd_en \u0026\u0026 !f_empty) \u0026\u0026 !wr_en))? (counter - 4\u0027d1):(((wr_en \u0026\u0026 !f_full) \u0026\u0026 !rd_en))? (counter + 4\u0027d1):(w_counter + 4\u0027d0)", "shape": "dot", "title": "\n            Title:Assign: w_counter = (((rd_en \u0026\u0026 !f_empty) \u0026\u0026 !wr_en))? (counter - 4\u0027d1):(((wr_en \u0026\u0026 !f_full) \u0026\u0026 !rd_en))? (counter + 4\u0027d1):(w_counter + 4\u0027d0)\n            Type: ASSIGNMENT\n            Connections: 0\n            Description: This is an **assignment statement** defined in module \u0027fifo\u0027  in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v\u0027 from line 65 to line 67. The **left-hand side (LHS)** is \u0027...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "b660bbdc-f994-4630-917a-3d8af4461c7f", "label": "(((rd_en \u0026\u0026 !f_empty) \u0026\u0026 !wr_en))? (counter - 4\u0027d1):(((wr_en \u0026\u0026 !f_full) \u0026\u0026 !rd_en))? (counter + 4\u0027d1):(w_counter + 4\u0027d0)", "shape": "dot", "title": "\n            Title:(((rd_en \u0026\u0026 !f_empty) \u0026\u0026 !wr_en))? (counter - 4\u0027d1):(((wr_en \u0026\u0026 !f_full) \u0026\u0026 !rd_en))? (counter + 4\u0027d1):(w_counter + 4\u0027d0)\n            Type: RHS_ASSIGN\n            Connections: 0\n            Description: An signal \u0027(((rd_en \u0026\u0026 !f_empty) \u0026\u0026 !wr_en))? (counter - 4\u0027d1):(((wr_en \u0026\u0026 !f_full) \u0026\u0026 !rd_en))? (counter + 4\u0027d1):(w_counter + 4\u0027d0)\u0027 in module \u0027fifo\u0027. It is right hand side in assignment Assign: w_co...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "42556c20-c4e6-4077-b6a5-f3402c96b151", "label": "Assign: data_out = mem[rd_ptr]", "shape": "dot", "title": "\n            Title:Assign: data_out = mem[rd_ptr]\n            Type: ASSIGNMENT\n            Connections: 0\n            Description: This is an **assignment statement** defined in module \u0027fifo\u0027  in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v\u0027 from line 68 to line 68. The **left-hand side (LHS)** is \u0027...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "25e746d0-15a0-42b7-82a3-e0bc90d4b3e0", "label": "mem[rd_ptr]", "shape": "dot", "title": "\n            Title:mem[rd_ptr]\n            Type: RHS_ASSIGN\n            Connections: 0\n            Description: An signal \u0027mem[rd_ptr]\u0027 in module \u0027fifo\u0027. It is right hand side in assignment Assign: data_out = mem[rd_ptr] in file c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v from line 68 ...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "6605f5be-e58e-4e45-a305-3c27596667a7", "label": "Always Block (sequential) @ (posedge clock)", "shape": "dot", "title": "\n            Title:Always Block (sequential) @ (posedge clock)\n            Type: ALWAYS_BLOCK\n            Connections: 0\n            Description: An **always block** (sequential logic) in module \u0027fifo\u0027 from file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v\u0027 lines 20-29. It is sensitive to: posedge clock. Its AST node t...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "bfc33523-11b7-4b1b-b4fb-e4c356c93cbe", "label": "{AWIDTH{{1\u0027b0}}}", "shape": "dot", "title": "\n            Title:{AWIDTH{{1\u0027b0}}}\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 24 in fifo in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v from line 20 to line 29 It is also  as the left-hand side within...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "ac6c27ab-49e6-42e2-9578-93bb73126f33", "label": "mem[wr_ptr]", "shape": "dot", "title": "\n            Title:mem[wr_ptr]\n            Type: LHS_ALWASY\n            Connections: 0\n            Description: It is a left hand side in always block which is in fifo in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v from line 20 to line 29\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "23862897-fcd8-49f3-a3cb-5d4d7714adcf", "label": "Always Block (sequential) @ (posedge clock)", "shape": "dot", "title": "\n            Title:Always Block (sequential) @ (posedge clock)\n            Type: ALWAYS_BLOCK\n            Connections: 0\n            Description: An **always block** (sequential logic) in module \u0027fifo\u0027 from file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v\u0027 lines 32-40. It is sensitive to: posedge clock. Its AST node t...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "c706b2af-84bb-4e8d-8a87-6ca72e797440", "label": "Always Block (sequential) @ (posedge clock)", "shape": "dot", "title": "\n            Title:Always Block (sequential) @ (posedge clock)\n            Type: ALWAYS_BLOCK\n            Connections: 0\n            Description: An **always block** (sequential logic) in module \u0027fifo\u0027 from file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v\u0027 lines 43-57. It is sensitive to: posedge clock. Its AST node t...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "6e7db46d-b0e5-4f95-80e2-2f0198bcd428", "label": "i2c", "shape": "dot", "title": "\n            Title:i2c\n            Type: MODULE\n            Connections: 0\n            Description: Verilog module i2c is defined in line 2\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "166356f0-0b91-4710-a942-010cc0c664bf", "label": "PCLK", "shape": "dot", "title": "\n            Title:PCLK\n            Type: PORT\n            Connections: 0\n            Description: Verilog port \u0027PCLK\u0027 is defined within module \u0027i2c\u0027 in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v\u0027  from line 3 to line 3. Its direction is \u0027input\u0027. It is a 1-bit signal...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "1701240f-72a4-413a-b93b-d66742ace2b6", "label": "PRESETn", "shape": "dot", "title": "\n            Title:PRESETn\n            Type: PORT\n            Connections: 0\n            Description: Verilog port \u0027PRESETn\u0027 is defined within module \u0027i2c\u0027 in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v\u0027  from line 4 to line 4. Its direction is \u0027input\u0027. It is a 1-bit sig...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "c58a98f0-7523-4fb5-be8b-501d7d83439f", "label": "PADDR", "shape": "dot", "title": "\n            Title:PADDR\n            Type: PORT\n            Connections: 0\n            Description: Verilog port \u0027PADDR\u0027 is defined within module \u0027i2c\u0027 in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v\u0027  from line 5 to line 5. Its direction is \u0027input\u0027. Its bit-width is fr...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "9fa11a49-534c-404c-b0f6-a9035255d6c1", "label": "PWDATA", "shape": "dot", "title": "\n            Title:PWDATA\n            Type: PORT\n            Connections: 0\n            Description: Verilog port \u0027PWDATA\u0027 is defined within module \u0027i2c\u0027 in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v\u0027  from line 6 to line 6. Its direction is \u0027input\u0027. Its bit-width is f...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "f227ec37-6fd3-433d-9a97-e0a836e01fbc", "label": "PWRITE", "shape": "dot", "title": "\n            Title:PWRITE\n            Type: PORT\n            Connections: 0\n            Description: Verilog port \u0027PWRITE\u0027 is defined within module \u0027i2c\u0027 in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v\u0027  from line 7 to line 7. Its direction is \u0027input\u0027. It is a 1-bit sign...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "a36c609e-8c07-4b2c-a814-7fac2018dc84", "label": "PSELx", "shape": "dot", "title": "\n            Title:PSELx\n            Type: PORT\n            Connections: 0\n            Description: Verilog port \u0027PSELx\u0027 is defined within module \u0027i2c\u0027 in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v\u0027  from line 8 to line 8. Its direction is \u0027input\u0027. It is a 1-bit signa...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "08d07b59-21a8-4ee4-ba77-353f5aa6ec8b", "label": "PENABLE", "shape": "dot", "title": "\n            Title:PENABLE\n            Type: PORT\n            Connections: 0\n            Description: Verilog port \u0027PENABLE\u0027 is defined within module \u0027i2c\u0027 in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v\u0027  from line 9 to line 9. Its direction is \u0027input\u0027. It is a 1-bit sig...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "fbdf9a24-81a5-4b69-87d2-b7189752dbdc", "label": "PREADY", "shape": "dot", "title": "\n            Title:PREADY\n            Type: PORT\n            Connections: 0\n            Description: Verilog port \u0027PREADY\u0027 is defined within module \u0027i2c\u0027 in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v\u0027  from line 10 to line 10. Its direction is \u0027output\u0027. It is a 1-bit s...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "5785c34c-1a3b-4acb-b7b6-be7810f1342e", "label": "PSLVERR", "shape": "dot", "title": "\n            Title:PSLVERR\n            Type: PORT\n            Connections: 0\n            Description: Verilog port \u0027PSLVERR\u0027 is defined within module \u0027i2c\u0027 in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v\u0027  from line 11 to line 11. Its direction is \u0027output\u0027. It is a 1-bit ...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "9c4be9fd-4de9-4e2f-a143-e155a2b7f1a4", "label": "INT_RX", "shape": "dot", "title": "\n            Title:INT_RX\n            Type: PORT\n            Connections: 0\n            Description: Verilog port \u0027INT_RX\u0027 is defined within module \u0027i2c\u0027 in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v\u0027  from line 12 to line 12. Its direction is \u0027output\u0027. It is a 1-bit s...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "ba4d502b-e473-4e65-a969-7d72cc22a1c3", "label": "INT_TX", "shape": "dot", "title": "\n            Title:INT_TX\n            Type: PORT\n            Connections: 0\n            Description: Verilog port \u0027INT_TX\u0027 is defined within module \u0027i2c\u0027 in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v\u0027  from line 13 to line 13. Its direction is \u0027output\u0027. It is a 1-bit s...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "60bcfbbb-80aa-4a16-bc05-6c231f1b6f52", "label": "PRDATA", "shape": "dot", "title": "\n            Title:PRDATA\n            Type: PORT\n            Connections: 0\n            Description: Verilog port \u0027PRDATA\u0027 is defined within module \u0027i2c\u0027 in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v\u0027  from line 14 to line 14. Its direction is \u0027output\u0027. Its bit-width i...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "522ca4fe-a133-4b23-901e-c76b91d43e56", "label": "SDA_ENABLE", "shape": "dot", "title": "\n            Title:SDA_ENABLE\n            Type: PORT\n            Connections: 0\n            Description: Verilog port \u0027SDA_ENABLE\u0027 is defined within module \u0027i2c\u0027 in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v\u0027  from line 15 to line 15. Its direction is \u0027output\u0027. It is a 1-b...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "1aac44fb-95ba-46f6-a105-068f3502fd1c", "label": "SCL_ENABLE", "shape": "dot", "title": "\n            Title:SCL_ENABLE\n            Type: PORT\n            Connections: 0\n            Description: Verilog port \u0027SCL_ENABLE\u0027 is defined within module \u0027i2c\u0027 in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v\u0027  from line 16 to line 16. Its direction is \u0027output\u0027. It is a 1-b...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "7cd108d8-01d1-48df-b700-59b1c83141b3", "label": "SDA", "shape": "dot", "title": "\n            Title:SDA\n            Type: PORT\n            Connections: 0\n            Description: Verilog port \u0027SDA\u0027 is defined within module \u0027i2c\u0027 in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v\u0027  from line 17 to line 17. Its direction is \u0027inout\u0027. It is a 1-bit signa...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "da0ace0c-a931-4379-bee3-3f7cf27cc413", "label": "SCL", "shape": "dot", "title": "\n            Title:SCL\n            Type: PORT\n            Connections: 0\n            Description: Verilog port \u0027SCL\u0027 is defined within module \u0027i2c\u0027 in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v\u0027  from line 18 to line 18. Its direction is \u0027inout\u0027. It is a 1-bit signa...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "181a5626-a1f9-4d9c-9579-3119fc62730a", "label": "RESET_N", "shape": "dot", "title": "\n            Title:RESET_N\n            Type: WIRE\n            Connections: 0\n            Description: Verilog **wire** \u0027RESET_N\u0027 is defined within module \u0027i2c\u0027  in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v\u0027 from line 20 to line 20. It is a **1-bit** signal. It is an **...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "6d11fa3d-83df-41b3-83ac-5475b78dc638", "label": "TX_RD_EN", "shape": "dot", "title": "\n            Title:TX_RD_EN\n            Type: WIRE\n            Connections: 0\n            Description: Verilog **wire** \u0027TX_RD_EN\u0027 is defined within module \u0027i2c\u0027  in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v\u0027 from line 22 to line 22. It is a **1-bit** signal. It is an *...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "adcef79b-8098-45f2-8b5f-ca72b0843b85", "label": "TX_F_EMPTY", "shape": "dot", "title": "\n            Title:TX_F_EMPTY\n            Type: WIRE\n            Connections: 0\n            Description: Verilog **wire** \u0027TX_F_EMPTY\u0027 is defined within module \u0027i2c\u0027  in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v\u0027 from line 23 to line 23. It is a **1-bit** signal. It is an...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "315a7143-5f3b-4ca9-abb7-b923dca97368", "label": "TX_F_FULL", "shape": "dot", "title": "\n            Title:TX_F_FULL\n            Type: WIRE\n            Connections: 0\n            Description: Verilog **wire** \u0027TX_F_FULL\u0027 is defined within module \u0027i2c\u0027  in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v\u0027 from line 24 to line 24. It is a **1-bit** signal. It is an ...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "43502a29-96ea-4fae-8d02-2ce852de0fd4", "label": "TX_DATA_IN", "shape": "dot", "title": "\n            Title:TX_DATA_IN\n            Type: WIRE\n            Connections: 0\n            Description: Verilog **wire** \u0027TX_DATA_IN\u0027 is defined within module \u0027i2c\u0027  in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v\u0027 from line 25 to line 25. Its **bit-width** is from MSB 31 t...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "3dfe68cf-1986-4ea3-a292-fddaa48de68b", "label": "TX_DATA_OUT", "shape": "dot", "title": "\n            Title:TX_DATA_OUT\n            Type: WIRE\n            Connections: 0\n            Description: Verilog **wire** \u0027TX_DATA_OUT\u0027 is defined within module \u0027i2c\u0027  in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v\u0027 from line 26 to line 26. Its **bit-width** is from MSB 31 ...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "d9921c1b-bfa5-42c4-bb0f-8fdec9aed255", "label": "TX_WRITE_ENA", "shape": "dot", "title": "\n            Title:TX_WRITE_ENA\n            Type: WIRE\n            Connections: 0\n            Description: Verilog **wire** \u0027TX_WRITE_ENA\u0027 is defined within module \u0027i2c\u0027  in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v\u0027 from line 27 to line 27. It is a **1-bit** signal. It is ...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "86028b77-a0a2-44a8-bb6e-8268de106d35", "label": "RX_RD_EN", "shape": "dot", "title": "\n            Title:RX_RD_EN\n            Type: WIRE\n            Connections: 0\n            Description: Verilog **wire** \u0027RX_RD_EN\u0027 is defined within module \u0027i2c\u0027  in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v\u0027 from line 28 to line 28. It is a **1-bit** signal. It is an *...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "b395b68d-6284-496a-87c3-0788028188a3", "label": "RX_F_EMPTY", "shape": "dot", "title": "\n            Title:RX_F_EMPTY\n            Type: WIRE\n            Connections: 0\n            Description: Verilog **wire** \u0027RX_F_EMPTY\u0027 is defined within module \u0027i2c\u0027  in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v\u0027 from line 29 to line 29. It is a **1-bit** signal. It is an...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "50e377ac-a56b-49aa-bca4-87d24f5b683e", "label": "RX_F_FULL", "shape": "dot", "title": "\n            Title:RX_F_FULL\n            Type: WIRE\n            Connections: 0\n            Description: Verilog **wire** \u0027RX_F_FULL\u0027 is defined within module \u0027i2c\u0027  in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v\u0027 from line 30 to line 30. It is a **1-bit** signal. It is an ...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "81f89dc4-5802-4ef7-a13d-a6cb22f1d617", "label": "RX_DATA_IN", "shape": "dot", "title": "\n            Title:RX_DATA_IN\n            Type: WIRE\n            Connections: 0\n            Description: Verilog **wire** \u0027RX_DATA_IN\u0027 is defined within module \u0027i2c\u0027  in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v\u0027 from line 31 to line 31. Its **bit-width** is from MSB 31 t...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "ccc60740-2641-43c2-801f-2b1d7cf694ae", "label": "RX_DATA_OUT", "shape": "dot", "title": "\n            Title:RX_DATA_OUT\n            Type: WIRE\n            Connections: 0\n            Description: Verilog **wire** \u0027RX_DATA_OUT\u0027 is defined within module \u0027i2c\u0027  in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v\u0027 from line 32 to line 32. Its **bit-width** is from MSB 31 ...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "dab8248d-fc0a-444e-9dd0-7418f133452d", "label": "RX_WRITE_ENA", "shape": "dot", "title": "\n            Title:RX_WRITE_ENA\n            Type: WIRE\n            Connections: 0\n            Description: Verilog **wire** \u0027RX_WRITE_ENA\u0027 is defined within module \u0027i2c\u0027  in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v\u0027 from line 33 to line 33. It is a **1-bit** signal. It is ...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "6783ee68-45e6-4cda-884e-b5fd41a7db41", "label": "REGISTER_CONFIG", "shape": "dot", "title": "\n            Title:REGISTER_CONFIG\n            Type: WIRE\n            Connections: 0\n            Description: Verilog **wire** \u0027REGISTER_CONFIG\u0027 is defined within module \u0027i2c\u0027  in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v\u0027 from line 34 to line 34. Its **bit-width** is from MSB...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "8a4952cc-c06e-4467-9a34-fd70630d84d7", "label": "TIMEOUT_CONFIG", "shape": "dot", "title": "\n            Title:TIMEOUT_CONFIG\n            Type: WIRE\n            Connections: 0\n            Description: Verilog **wire** \u0027TIMEOUT_CONFIG\u0027 is defined within module \u0027i2c\u0027  in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v\u0027 from line 35 to line 35. Its **bit-width** is from MSB ...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "c2a3c45f-7d2c-4bfd-8209-3e679a347184", "label": "error", "shape": "dot", "title": "\n            Title:error\n            Type: WIRE\n            Connections: 0\n            Description: Verilog **wire** \u0027error\u0027 is defined within module \u0027i2c\u0027  in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v\u0027 from line 36 to line 36. It is a **1-bit** signal. It is an **un...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "cc463604-ee59-4042-a0aa-02c15172daa2", "label": "tx_empty", "shape": "dot", "title": "\n            Title:tx_empty\n            Type: WIRE\n            Connections: 0\n            Description: Verilog **wire** \u0027tx_empty\u0027 is defined within module \u0027i2c\u0027  in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v\u0027 from line 37 to line 37. It is a **1-bit** signal. It is an *...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "e3c32f66-936c-4169-b084-5ee6b432b229", "label": "rx_empty", "shape": "dot", "title": "\n            Title:rx_empty\n            Type: WIRE\n            Connections: 0\n            Description: Verilog **wire** \u0027rx_empty\u0027 is defined within module \u0027i2c\u0027  in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v\u0027 from line 38 to line 38. It is a **1-bit** signal. It is an *...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "5f4ffd35-e997-44ac-8174-b8b4d2a5e9ad", "label": "w_full", "shape": "dot", "title": "\n            Title:w_full\n            Type: WIRE\n            Connections: 0\n            Description: Verilog **wire** \u0027w_full\u0027 is defined within module \u0027i2c\u0027  in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v\u0027 from line 39 to line 39. It is a **1-bit** signal. It is an **u...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "1b8b42ca-c683-4839-a04f-78b8dd3ea31e", "label": "Assign: RESET_N = ((PRESETn == 0))? 1\u0027b1:1\u0027b0", "shape": "dot", "title": "\n            Title:Assign: RESET_N = ((PRESETn == 0))? 1\u0027b1:1\u0027b0\n            Type: ASSIGNMENT\n            Connections: 0\n            Description: This is an **assignment statement** defined in module \u0027i2c\u0027  in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v\u0027 from line 21 to line 21. The **left-hand side (LHS)** is \u0027RE...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "59390338-360d-4756-986e-0459151103de", "label": "((PRESETn == 0))? 1\u0027b1:1\u0027b0", "shape": "dot", "title": "\n            Title:((PRESETn == 0))? 1\u0027b1:1\u0027b0\n            Type: RHS_ASSIGN\n            Connections: 0\n            Description: An signal \u0027((PRESETn == 0))? 1\u0027b1:1\u0027b0\u0027 in module \u0027i2c\u0027. It is right hand side in assignment Assign: RESET_N = ((PRESETn == 0))? 1\u0027b1:1\u0027b0 in file c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtes...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "3efe5869-d972-4751-b55f-9541772600d0", "label": "Assign: TX_F_FULL = w_full", "shape": "dot", "title": "\n            Title:Assign: TX_F_FULL = w_full\n            Type: ASSIGNMENT\n            Connections: 0\n            Description: This is an **assignment statement** defined in module \u0027i2c\u0027  in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v\u0027 from line 50 to line 50. The **left-hand side (LHS)** is \u0027TX...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "074f89b4-c8f3-44c6-8e29-1a6c76eda287", "label": "module_i2c", "shape": "dot", "title": "\n            Title:module_i2c\n            Type: MODULE\n            Connections: 0\n            Description: Verilog module module_i2c is defined in line 2\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "c3fd26c0-eb76-42a2-a570-4b63ebec1e73", "label": "PCLK", "shape": "dot", "title": "\n            Title:PCLK\n            Type: PORT\n            Connections: 0\n            Description: Verilog port \u0027PCLK\u0027 is defined within module \u0027module_i2c\u0027 in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v\u0027  from line 7 to line 7. Its direction is \u0027input\u0027. It is ...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "172022c5-9ccc-42b4-b15b-3b14031c3d60", "label": "PRESETn", "shape": "dot", "title": "\n            Title:PRESETn\n            Type: PORT\n            Connections: 0\n            Description: Verilog port \u0027PRESETn\u0027 is defined within module \u0027module_i2c\u0027 in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v\u0027  from line 8 to line 8. Its direction is \u0027input\u0027. It ...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "ede4edfc-d21f-4db3-87e3-70a9d41d8a93", "label": "fifo_tx_f_full", "shape": "dot", "title": "\n            Title:fifo_tx_f_full\n            Type: PORT\n            Connections: 0\n            Description: Verilog port \u0027fifo_tx_f_full\u0027 is defined within module \u0027module_i2c\u0027 in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v\u0027  from line 9 to line 9. Its direction is \u0027inpu...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "3afbee51-f53d-4981-b897-55f285815512", "label": "fifo_tx_f_empty", "shape": "dot", "title": "\n            Title:fifo_tx_f_empty\n            Type: PORT\n            Connections: 0\n            Description: Verilog port \u0027fifo_tx_f_empty\u0027 is defined within module \u0027module_i2c\u0027 in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v\u0027  from line 10 to line 10. Its direction is \u0027i...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "1a8d131d-1ae7-4ddf-89ba-a5c4d5e7f049", "label": "fifo_tx_data_out", "shape": "dot", "title": "\n            Title:fifo_tx_data_out\n            Type: PORT\n            Connections: 0\n            Description: Verilog port \u0027fifo_tx_data_out\u0027 is defined within module \u0027module_i2c\u0027 in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v\u0027  from line 11 to line 11. Its direction is \u0027...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "3dfb07c3-0fcf-4484-8cee-c5d4657bdc65", "label": "fifo_rx_f_full", "shape": "dot", "title": "\n            Title:fifo_rx_f_full\n            Type: PORT\n            Connections: 0\n            Description: Verilog port \u0027fifo_rx_f_full\u0027 is defined within module \u0027module_i2c\u0027 in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v\u0027  from line 12 to line 12. Its direction is \u0027in...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "8eae01ee-ea1a-43b5-b49b-c4843e5e585c", "label": "fifo_rx_f_empty", "shape": "dot", "title": "\n            Title:fifo_rx_f_empty\n            Type: PORT\n            Connections: 0\n            Description: Verilog port \u0027fifo_rx_f_empty\u0027 is defined within module \u0027module_i2c\u0027 in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v\u0027  from line 13 to line 13. Its direction is \u0027i...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "593cd336-83f0-4b40-a0d2-feef4874adec", "label": "fifo_rx_wr_en", "shape": "dot", "title": "\n            Title:fifo_rx_wr_en\n            Type: PORT\n            Connections: 0\n            Description: Verilog port \u0027fifo_rx_wr_en\u0027 is defined within module \u0027module_i2c\u0027 in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v\u0027  from line 14 to line 14. Its direction is \u0027out...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "99a7f810-44b4-46f2-961a-a586b2aa7e15", "label": "fifo_rx_data_in", "shape": "dot", "title": "\n            Title:fifo_rx_data_in\n            Type: PORT\n            Connections: 0\n            Description: Verilog port \u0027fifo_rx_data_in\u0027 is defined within module \u0027module_i2c\u0027 in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v\u0027  from line 15 to line 15. Its direction is \u0027o...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "30ff8014-cdb1-4ba2-9164-a445cc84a6c5", "label": "DATA_CONFIG_REG", "shape": "dot", "title": "\n            Title:DATA_CONFIG_REG\n            Type: PORT\n            Connections: 0\n            Description: Verilog port \u0027DATA_CONFIG_REG\u0027 is defined within module \u0027module_i2c\u0027 in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v\u0027  from line 16 to line 16. Its direction is \u0027i...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "5e4c8d35-1446-4b02-80bb-0ad564a80f51", "label": "TIMEOUT_TX", "shape": "dot", "title": "\n            Title:TIMEOUT_TX\n            Type: PORT\n            Connections: 0\n            Description: Verilog port \u0027TIMEOUT_TX\u0027 is defined within module \u0027module_i2c\u0027 in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v\u0027  from line 17 to line 17. Its direction is \u0027input\u0027...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "84459b89-88ba-4fa4-a01c-5765c3b044d3", "label": "fifo_tx_rd_en", "shape": "dot", "title": "\n            Title:fifo_tx_rd_en\n            Type: PORT\n            Connections: 0\n            Description: Verilog port \u0027fifo_tx_rd_en\u0027 is defined within module \u0027module_i2c\u0027 in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v\u0027  from line 18 to line 18. Its direction is \u0027out...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "e2f1d7c3-6b17-419e-862c-e7d97e8e0587", "label": "TX_EMPTY", "shape": "dot", "title": "\n            Title:TX_EMPTY\n            Type: PORT\n            Connections: 0\n            Description: Verilog port \u0027TX_EMPTY\u0027 is defined within module \u0027module_i2c\u0027 in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v\u0027  from line 19 to line 19. Its direction is \u0027output\u0027....\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "44e2c756-2185-419f-afa3-653e77044cfc", "label": "RX_EMPTY", "shape": "dot", "title": "\n            Title:RX_EMPTY\n            Type: PORT\n            Connections: 0\n            Description: Verilog port \u0027RX_EMPTY\u0027 is defined within module \u0027module_i2c\u0027 in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v\u0027  from line 20 to line 20. Its direction is \u0027output\u0027....\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "313823a3-3ffb-4841-a92b-32a705a75a20", "label": "ERROR", "shape": "dot", "title": "\n            Title:ERROR\n            Type: PORT\n            Connections: 0\n            Description: Verilog port \u0027ERROR\u0027 is defined within module \u0027module_i2c\u0027 in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v\u0027  from line 21 to line 21. Its direction is \u0027output\u0027. It...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "607c798d-879a-4457-9a37-4dcd88817850", "label": "ENABLE_SDA", "shape": "dot", "title": "\n            Title:ENABLE_SDA\n            Type: PORT\n            Connections: 0\n            Description: Verilog port \u0027ENABLE_SDA\u0027 is defined within module \u0027module_i2c\u0027 in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v\u0027  from line 22 to line 22. Its direction is \u0027output...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "7fb02bd1-0cc3-4b6f-9d6f-175486bb3665", "label": "ENABLE_SCL", "shape": "dot", "title": "\n            Title:ENABLE_SCL\n            Type: PORT\n            Connections: 0\n            Description: Verilog port \u0027ENABLE_SCL\u0027 is defined within module \u0027module_i2c\u0027 in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v\u0027  from line 23 to line 23. Its direction is \u0027output...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "ef140f75-87a5-4d13-b6fb-57b20415104d", "label": "SDA", "shape": "dot", "title": "\n            Title:SDA\n            Type: PORT\n            Connections: 0\n            Description: Verilog port \u0027SDA\u0027 is defined within module \u0027module_i2c\u0027 in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v\u0027  from line 24 to line 24. Its direction is \u0027inout\u0027. It is...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "93e34262-6721-485b-a525-b0e1774f5417", "label": "SCL", "shape": "dot", "title": "\n            Title:SCL\n            Type: PORT\n            Connections: 0\n            Description: Verilog port \u0027SCL\u0027 is defined within module \u0027module_i2c\u0027 in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v\u0027  from line 25 to line 25. Its direction is \u0027inout\u0027. It is...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "5e9e3f90-6d7e-454a-8463-1d5d30fa0fa0", "label": "fifo_rx_wr_en", "shape": "dot", "title": "\n            Title:fifo_rx_wr_en\n            Type: REGISTER\n            Connections: 0\n            Description: Verilog **register** \u0027fifo_rx_wr_en\u0027 is defined within module \u0027module_i2c\u0027  in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v\u0027 from line 14 to line 14. It is a **1-b...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "098f9b88-44e4-4c5c-a4ad-4f6689c8076e", "label": "fifo_rx_data_in", "shape": "dot", "title": "\n            Title:fifo_rx_data_in\n            Type: REGISTER\n            Connections: 0\n            Description: Verilog **register** \u0027fifo_rx_data_in\u0027 is defined within module \u0027module_i2c\u0027  in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v\u0027 from line 15 to line 15. Its **bit-w...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "2c28e821-9431-4f38-ac91-94b3338630ca", "label": "fifo_tx_rd_en", "shape": "dot", "title": "\n            Title:fifo_tx_rd_en\n            Type: REGISTER\n            Connections: 0\n            Description: Verilog **register** \u0027fifo_tx_rd_en\u0027 is defined within module \u0027module_i2c\u0027  in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v\u0027 from line 18 to line 18. It is a **1-b...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "c46d7c65-0391-4f7a-9f65-7bbe8a54bf49", "label": "count_tx", "shape": "dot", "title": "\n            Title:count_tx\n            Type: REGISTER\n            Connections: 0\n            Description: Verilog **register** \u0027count_tx\u0027 is defined within module \u0027module_i2c\u0027  in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v\u0027 from line 29 to line 29. Its **bit-width** ...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "19a8a5da-e3c6-40ac-95e9-d4963ac520e0", "label": "count_rx", "shape": "dot", "title": "\n            Title:count_rx\n            Type: REGISTER\n            Connections: 0\n            Description: Verilog **register** \u0027count_rx\u0027 is defined within module \u0027module_i2c\u0027  in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v\u0027 from line 30 to line 30. Its **bit-width** ...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "7942ed62-ff38-4387-93ab-736b266d046a", "label": "count_send_data", "shape": "dot", "title": "\n            Title:count_send_data\n            Type: REGISTER\n            Connections: 0\n            Description: Verilog **register** \u0027count_send_data\u0027 is defined within module \u0027module_i2c\u0027  in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v\u0027 from line 31 to line 31. Its **bit-w...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "label": "count_receive_data", "shape": "dot", "title": "\n            Title:count_receive_data\n            Type: REGISTER\n            Connections: 0\n            Description: Verilog **register** \u0027count_receive_data\u0027 is defined within module \u0027module_i2c\u0027  in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v\u0027 from line 32 to line 32. Its **bi...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "c8019e9e-45b4-495e-bada-85d4e1707429", "label": "count_timeout", "shape": "dot", "title": "\n            Title:count_timeout\n            Type: REGISTER\n            Connections: 0\n            Description: Verilog **register** \u0027count_timeout\u0027 is defined within module \u0027module_i2c\u0027  in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v\u0027 from line 33 to line 33. Its **bit-wid...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "label": "BR_CLK_O", "shape": "dot", "title": "\n            Title:BR_CLK_O\n            Type: REGISTER\n            Connections: 0\n            Description: Verilog **register** \u0027BR_CLK_O\u0027 is defined within module \u0027module_i2c\u0027  in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v\u0027 from line 34 to line 34. It is a **1-bit** ...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "label": "SDA_OUT", "shape": "dot", "title": "\n            Title:SDA_OUT\n            Type: REGISTER\n            Connections: 0\n            Description: Verilog **register** \u0027SDA_OUT\u0027 is defined within module \u0027module_i2c\u0027  in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v\u0027 from line 35 to line 35. It is a **1-bit** s...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "13f54a47-4175-4271-a3e3-b7b74ca669cc", "label": "BR_CLK_O_RX", "shape": "dot", "title": "\n            Title:BR_CLK_O_RX\n            Type: REGISTER\n            Connections: 0\n            Description: Verilog **register** \u0027BR_CLK_O_RX\u0027 is defined within module \u0027module_i2c\u0027  in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v\u0027 from line 36 to line 36. It is a **1-bit...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "c8934979-4073-451c-8287-3ef12b5863bb", "label": "SDA_OUT_RX", "shape": "dot", "title": "\n            Title:SDA_OUT_RX\n            Type: REGISTER\n            Connections: 0\n            Description: Verilog **register** \u0027SDA_OUT_RX\u0027 is defined within module \u0027module_i2c\u0027  in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v\u0027 from line 37 to line 37. It is a **1-bit*...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "519e1cbc-cd76-42a6-ae0d-03c09f995730", "label": "RESPONSE", "shape": "dot", "title": "\n            Title:RESPONSE\n            Type: REGISTER\n            Connections: 0\n            Description: Verilog **register** \u0027RESPONSE\u0027 is defined within module \u0027module_i2c\u0027  in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v\u0027 from line 38 to line 38. It is a **1-bit** ...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "8d7c3435-0002-4b61-8167-82ebb01de4be", "label": "state_tx", "shape": "dot", "title": "\n            Title:state_tx\n            Type: REGISTER\n            Connections: 0\n            Description: Verilog **register** \u0027state_tx\u0027 is defined within module \u0027module_i2c\u0027  in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v\u0027 from line 80 to line 80. Its **bit-width** ...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "label": "next_state_tx", "shape": "dot", "title": "\n            Title:next_state_tx\n            Type: REGISTER\n            Connections: 0\n            Description: Verilog **register** \u0027next_state_tx\u0027 is defined within module \u0027module_i2c\u0027  in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v\u0027 from line 81 to line 81. Its **bit-wid...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "7f49fe84-95e2-4bfb-b4b6-44507d9cd22b", "label": "state_rx", "shape": "dot", "title": "\n            Title:state_rx\n            Type: REGISTER\n            Connections: 0\n            Description: Verilog **register** \u0027state_rx\u0027 is defined within module \u0027module_i2c\u0027  in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v\u0027 from line 1664 to line 1664. Its **bit-widt...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "label": "next_state_rx", "shape": "dot", "title": "\n            Title:next_state_rx\n            Type: REGISTER\n            Connections: 0\n            Description: Verilog **register** \u0027next_state_rx\u0027 is defined within module \u0027module_i2c\u0027  in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v\u0027 from line 1665 to line 1665. Its **bit...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "79c52ade-eec6-4a2a-a662-b302f0d6a78d", "label": "Assign: TX_EMPTY = ((fifo_tx_f_empty == 1\u0027b1))? 1\u0027b1:1\u0027b0", "shape": "dot", "title": "\n            Title:Assign: TX_EMPTY = ((fifo_tx_f_empty == 1\u0027b1))? 1\u0027b1:1\u0027b0\n            Type: ASSIGNMENT\n            Connections: 0\n            Description: This is an **assignment statement** defined in module \u0027module_i2c\u0027  in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v\u0027 from line 27 to line 27. The **left-hand side ...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "597db4b8-8d3f-417b-adec-a8e70de4744f", "label": "((fifo_tx_f_empty == 1\u0027b1))? 1\u0027b1:1\u0027b0", "shape": "dot", "title": "\n            Title:((fifo_tx_f_empty == 1\u0027b1))? 1\u0027b1:1\u0027b0\n            Type: RHS_ASSIGN\n            Connections: 0\n            Description: An signal \u0027((fifo_tx_f_empty == 1\u0027b1))? 1\u0027b1:1\u0027b0\u0027 in module \u0027module_i2c\u0027. It is right hand side in assignment Assign: TX_EMPTY = ((fifo_tx_f_empty == 1\u0027b1))? 1\u0027b1:1\u0027b0 in file c:\\Users\\huijie\\Desktop...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "18553ef7-d545-4738-a175-9e0c279acf6c", "label": "Assign: RX_EMPTY = ((fifo_rx_f_empty == 1\u0027b1))? 1\u0027b1:1\u0027b0", "shape": "dot", "title": "\n            Title:Assign: RX_EMPTY = ((fifo_rx_f_empty == 1\u0027b1))? 1\u0027b1:1\u0027b0\n            Type: ASSIGNMENT\n            Connections: 0\n            Description: This is an **assignment statement** defined in module \u0027module_i2c\u0027  in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v\u0027 from line 28 to line 28. The **left-hand side ...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "52ef76c6-2d74-4b4d-b0ed-a2e8dae5bffc", "label": "((fifo_rx_f_empty == 1\u0027b1))? 1\u0027b1:1\u0027b0", "shape": "dot", "title": "\n            Title:((fifo_rx_f_empty == 1\u0027b1))? 1\u0027b1:1\u0027b0\n            Type: RHS_ASSIGN\n            Connections: 0\n            Description: An signal \u0027((fifo_rx_f_empty == 1\u0027b1))? 1\u0027b1:1\u0027b0\u0027 in module \u0027module_i2c\u0027. It is right hand side in assignment Assign: RX_EMPTY = ((fifo_rx_f_empty == 1\u0027b1))? 1\u0027b1:1\u0027b0 in file c:\\Users\\huijie\\Desktop...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "e1600849-6f89-42ce-b2a8-1eb519170dd5", "label": "Assign: SDA = (((((((DATA_CONFIG_REG[0] == 1\u0027b1) \u0026 (DATA_CONFIG_REG[1] == 1\u0027b0)) \u0026 (state_tx != RESPONSE_CIN)) \u0026 (state_tx != RESPONSE_ADDRESS)) \u0026 (state_tx != RESPONSE_DATA0_1)) \u0026 (state_tx != RESPONSE_DATA1_1)))? SDA_OUT:SDA_OUT_RX", "shape": "dot", "title": "\n            Title:Assign: SDA = (((((((DATA_CONFIG_REG[0] == 1\u0027b1) \u0026 (DATA_CONFIG_REG[1] == 1\u0027b0)) \u0026 (state_tx != RESPONSE_CIN)) \u0026 (state_tx != RESPONSE_ADDRESS)) \u0026 (state_tx != RESPONSE_DATA0_1)) \u0026 (state_tx != RESPONSE_DATA1_1)))? SDA_OUT:SDA_OUT_RX\n            Type: ASSIGNMENT\n            Connections: 0\n            Description: This is an **assignment statement** defined in module \u0027module_i2c\u0027  in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v\u0027 from line 82 to line 82. The **left-hand side ...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "8957a9cb-25a6-41da-be42-aa3f1f34bf61", "label": "(((((((DATA_CONFIG_REG[0] == 1\u0027b1) \u0026 (DATA_CONFIG_REG[1] == 1\u0027b0)) \u0026 (state_tx != RESPONSE_CIN)) \u0026 (state_tx != RESPONSE_ADDRESS)) \u0026 (state_tx != RESPONSE_DATA0_1)) \u0026 (state_tx != RESPONSE_DATA1_1)))? SDA_OUT:SDA_OUT_RX", "shape": "dot", "title": "\n            Title:(((((((DATA_CONFIG_REG[0] == 1\u0027b1) \u0026 (DATA_CONFIG_REG[1] == 1\u0027b0)) \u0026 (state_tx != RESPONSE_CIN)) \u0026 (state_tx != RESPONSE_ADDRESS)) \u0026 (state_tx != RESPONSE_DATA0_1)) \u0026 (state_tx != RESPONSE_DATA1_1)))? SDA_OUT:SDA_OUT_RX\n            Type: RHS_ASSIGN\n            Connections: 0\n            Description: An signal \u0027(((((((DATA_CONFIG_REG[0] == 1\u0027b1) \u0026 (DATA_CONFIG_REG[1] == 1\u0027b0)) \u0026 (state_tx != RESPONSE_CIN)) \u0026 (state_tx != RESPONSE_ADDRESS)) \u0026 (state_tx != RESPONSE_DATA0_1)) \u0026 (state_tx != RESPONSE_...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "296ffff1-6366-41e4-941b-6197be904c72", "label": "Assign: SCL = (((DATA_CONFIG_REG[0] == 1\u0027b1) \u0026 (DATA_CONFIG_REG[1] == 1\u0027b0)))? BR_CLK_O:BR_CLK_O_RX", "shape": "dot", "title": "\n            Title:Assign: SCL = (((DATA_CONFIG_REG[0] == 1\u0027b1) \u0026 (DATA_CONFIG_REG[1] == 1\u0027b0)))? BR_CLK_O:BR_CLK_O_RX\n            Type: ASSIGNMENT\n            Connections: 0\n            Description: This is an **assignment statement** defined in module \u0027module_i2c\u0027  in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v\u0027 from line 83 to line 83. The **left-hand side ...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "58fc6d43-6522-48e0-8cdf-58d67e9a85e9", "label": "(((DATA_CONFIG_REG[0] == 1\u0027b1) \u0026 (DATA_CONFIG_REG[1] == 1\u0027b0)))? BR_CLK_O:BR_CLK_O_RX", "shape": "dot", "title": "\n            Title:(((DATA_CONFIG_REG[0] == 1\u0027b1) \u0026 (DATA_CONFIG_REG[1] == 1\u0027b0)))? BR_CLK_O:BR_CLK_O_RX\n            Type: RHS_ASSIGN\n            Connections: 0\n            Description: An signal \u0027(((DATA_CONFIG_REG[0] == 1\u0027b1) \u0026 (DATA_CONFIG_REG[1] == 1\u0027b0)))? BR_CLK_O:BR_CLK_O_RX\u0027 in module \u0027module_i2c\u0027. It is right hand side in assignment Assign: SCL = (((DATA_CONFIG_REG[0] == 1\u0027b...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "5406d6bf-2388-4211-97ff-b5b07d2e46ba", "label": "Assign: ERROR = (((DATA_CONFIG_REG[0] == 1\u0027b1) \u0026 (DATA_CONFIG_REG[1] == 1\u0027b1)))? 1\u0027b1:1\u0027b0", "shape": "dot", "title": "\n            Title:Assign: ERROR = (((DATA_CONFIG_REG[0] == 1\u0027b1) \u0026 (DATA_CONFIG_REG[1] == 1\u0027b1)))? 1\u0027b1:1\u0027b0\n            Type: ASSIGNMENT\n            Connections: 0\n            Description: This is an **assignment statement** defined in module \u0027module_i2c\u0027  in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v\u0027 from line 84 to line 84. The **left-hand side ...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "18993318-6143-4296-ad15-64cdb81c8fae", "label": "(((DATA_CONFIG_REG[0] == 1\u0027b1) \u0026 (DATA_CONFIG_REG[1] == 1\u0027b1)))? 1\u0027b1:1\u0027b0", "shape": "dot", "title": "\n            Title:(((DATA_CONFIG_REG[0] == 1\u0027b1) \u0026 (DATA_CONFIG_REG[1] == 1\u0027b1)))? 1\u0027b1:1\u0027b0\n            Type: RHS_ASSIGN\n            Connections: 0\n            Description: An signal \u0027(((DATA_CONFIG_REG[0] == 1\u0027b1) \u0026 (DATA_CONFIG_REG[1] == 1\u0027b1)))? 1\u0027b1:1\u0027b0\u0027 in module \u0027module_i2c\u0027. It is right hand side in assignment Assign: ERROR = (((DATA_CONFIG_REG[0] == 1\u0027b1) \u0026 (DAT...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "f902847e-1869-4fd5-acb7-83e7ae9ef945", "label": "Assign: ENABLE_SDA = (((((state_rx == RESPONSE_CIN) || (state_rx == RESPONSE_ADDRESS)) || (state_rx == RESPONSE_DATA0_1)) || (state_rx == RESPONSE_DATA1_1)))? 1\u0027b1:(((((state_tx == RESPONSE_CIN) || (state_tx == RESPONSE_ADDRESS)) || (state_tx == RESPONSE_DATA0_1)) || (state_tx == RESPONSE_DATA1_1)))? 1\u0027b0:1\u0027b1", "shape": "dot", "title": "\n            Title:Assign: ENABLE_SDA = (((((state_rx == RESPONSE_CIN) || (state_rx == RESPONSE_ADDRESS)) || (state_rx == RESPONSE_DATA0_1)) || (state_rx == RESPONSE_DATA1_1)))? 1\u0027b1:(((((state_tx == RESPONSE_CIN) || (state_tx == RESPONSE_ADDRESS)) || (state_tx == RESPONSE_DATA0_1)) || (state_tx == RESPONSE_DATA1_1)))? 1\u0027b0:1\u0027b1\n            Type: ASSIGNMENT\n            Connections: 0\n            Description: This is an **assignment statement** defined in module \u0027module_i2c\u0027  in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v\u0027 from line 1666 to line 1673. The **left-hand s...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "853dcbe9-03c6-4265-bfe1-257394ddfcbd", "label": "(((((state_rx == RESPONSE_CIN) || (state_rx == RESPONSE_ADDRESS)) || (state_rx == RESPONSE_DATA0_1)) || (state_rx == RESPONSE_DATA1_1)))? 1\u0027b1:(((((state_tx == RESPONSE_CIN) || (state_tx == RESPONSE_ADDRESS)) || (state_tx == RESPONSE_DATA0_1)) || (state_tx == RESPONSE_DATA1_1)))? 1\u0027b0:1\u0027b1", "shape": "dot", "title": "\n            Title:(((((state_rx == RESPONSE_CIN) || (state_rx == RESPONSE_ADDRESS)) || (state_rx == RESPONSE_DATA0_1)) || (state_rx == RESPONSE_DATA1_1)))? 1\u0027b1:(((((state_tx == RESPONSE_CIN) || (state_tx == RESPONSE_ADDRESS)) || (state_tx == RESPONSE_DATA0_1)) || (state_tx == RESPONSE_DATA1_1)))? 1\u0027b0:1\u0027b1\n            Type: RHS_ASSIGN\n            Connections: 0\n            Description: An signal \u0027(((((state_rx == RESPONSE_CIN) || (state_rx == RESPONSE_ADDRESS)) || (state_rx == RESPONSE_DATA0_1)) || (state_rx == RESPONSE_DATA1_1)))? 1\u0027b1:(((((state_tx == RESPONSE_CIN) || (state_tx ==...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "3344b1d5-ace2-406b-bda4-84f329310a4c", "label": "Assign: ENABLE_SCL = (((((state_rx == RESPONSE_CIN) || (state_rx == RESPONSE_ADDRESS)) || (state_rx == RESPONSE_DATA0_1)) || (state_rx == RESPONSE_DATA1_1)))? 1\u0027b1:(((((state_tx == RESPONSE_CIN) || (state_tx == RESPONSE_ADDRESS)) || (state_tx == RESPONSE_DATA0_1)) || (state_tx == RESPONSE_DATA1_1)))? 1\u0027b1:1\u0027b0", "shape": "dot", "title": "\n            Title:Assign: ENABLE_SCL = (((((state_rx == RESPONSE_CIN) || (state_rx == RESPONSE_ADDRESS)) || (state_rx == RESPONSE_DATA0_1)) || (state_rx == RESPONSE_DATA1_1)))? 1\u0027b1:(((((state_tx == RESPONSE_CIN) || (state_tx == RESPONSE_ADDRESS)) || (state_tx == RESPONSE_DATA0_1)) || (state_tx == RESPONSE_DATA1_1)))? 1\u0027b1:1\u0027b0\n            Type: ASSIGNMENT\n            Connections: 0\n            Description: This is an **assignment statement** defined in module \u0027module_i2c\u0027  in file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v\u0027 from line 1674 to line 1681. The **left-hand s...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "7d8e27ba-e0c4-48a8-86d5-4aa318da55d1", "label": "(((((state_rx == RESPONSE_CIN) || (state_rx == RESPONSE_ADDRESS)) || (state_rx == RESPONSE_DATA0_1)) || (state_rx == RESPONSE_DATA1_1)))? 1\u0027b1:(((((state_tx == RESPONSE_CIN) || (state_tx == RESPONSE_ADDRESS)) || (state_tx == RESPONSE_DATA0_1)) || (state_tx == RESPONSE_DATA1_1)))? 1\u0027b1:1\u0027b0", "shape": "dot", "title": "\n            Title:(((((state_rx == RESPONSE_CIN) || (state_rx == RESPONSE_ADDRESS)) || (state_rx == RESPONSE_DATA0_1)) || (state_rx == RESPONSE_DATA1_1)))? 1\u0027b1:(((((state_tx == RESPONSE_CIN) || (state_tx == RESPONSE_ADDRESS)) || (state_tx == RESPONSE_DATA0_1)) || (state_tx == RESPONSE_DATA1_1)))? 1\u0027b1:1\u0027b0\n            Type: RHS_ASSIGN\n            Connections: 0\n            Description: An signal \u0027(((((state_rx == RESPONSE_CIN) || (state_rx == RESPONSE_ADDRESS)) || (state_rx == RESPONSE_DATA0_1)) || (state_rx == RESPONSE_DATA1_1)))? 1\u0027b1:(((((state_tx == RESPONSE_CIN) || (state_tx ==...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "577c7d7a-72da-4df0-b32b-83e93c9edc12", "label": "Always Block (combinational) @ ()", "shape": "dot", "title": "\n            Title:Always Block (combinational) @ ()\n            Type: ALWAYS_BLOCK\n            Connections: 0\n            Description: An **always block** (combinational logic) in module \u0027module_i2c\u0027 from file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v\u0027 lines 85-592. It is sensitive to: . Its AST nod...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "42ed3325-6f40-4efd-8163-ba604e0a6e55", "label": "IDLE", "shape": "dot", "title": "\n            Title:IDLE\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 93 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-han...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "d1202d30-0bdf-4eee-826b-c6ab1c0d8683", "label": "START", "shape": "dot", "title": "\n            Title:START\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 101 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-ha...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "d9b28480-8cef-4f62-8d04-0de4cfa0f039", "label": "CONTROLIN_1", "shape": "dot", "title": "\n            Title:CONTROLIN_1\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 112 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-ha...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "83131e95-0ae9-45cd-a1ee-fe5155251b17", "label": "CONTROLIN_2", "shape": "dot", "title": "\n            Title:CONTROLIN_2\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 123 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-ha...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "602816b2-0182-4399-a1d6-e5045f761e90", "label": "CONTROLIN_3", "shape": "dot", "title": "\n            Title:CONTROLIN_3\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 134 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-ha...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "04598cce-9787-45d8-96bf-bdb29470d395", "label": "CONTROLIN_4", "shape": "dot", "title": "\n            Title:CONTROLIN_4\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 145 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-ha...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "346ada3a-5ee3-4b5c-9dd3-88b7c41403b2", "label": "CONTROLIN_5", "shape": "dot", "title": "\n            Title:CONTROLIN_5\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 156 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-ha...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "560c8ab9-2b72-4c1a-9330-8f2180b7a598", "label": "CONTROLIN_6", "shape": "dot", "title": "\n            Title:CONTROLIN_6\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 167 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-ha...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "dbcc3191-25ff-4091-95b8-c776351e3062", "label": "CONTROLIN_7", "shape": "dot", "title": "\n            Title:CONTROLIN_7\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 178 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-ha...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "d313d175-673c-4a5a-92d2-40bbf635cdde", "label": "CONTROLIN_8", "shape": "dot", "title": "\n            Title:CONTROLIN_8\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 189 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-ha...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "36471f19-76da-4be7-8661-84aa225b2c3d", "label": "RESPONSE_CIN", "shape": "dot", "title": "\n            Title:RESPONSE_CIN\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 200 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-ha...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "9d522b80-76fa-4f03-807d-6b8598e48481", "label": "DELAY_BYTES", "shape": "dot", "title": "\n            Title:DELAY_BYTES\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 211 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-ha...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "0a6bd29c-21da-4a31-92b0-91db8f64144f", "label": "NACK", "shape": "dot", "title": "\n            Title:NACK\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 215 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-ha...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "92ef9a2a-183a-4a64-817f-ba3cdda48aa7", "label": "ADDRESS_1", "shape": "dot", "title": "\n            Title:ADDRESS_1\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 222 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-ha...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "fe5d25ff-c150-40c3-a113-d76bd7e06347", "label": "ADDRESS_2", "shape": "dot", "title": "\n            Title:ADDRESS_2\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 226 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-ha...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "dfe27cbd-495c-4c1b-a123-ea00963047ec", "label": "ADDRESS_3", "shape": "dot", "title": "\n            Title:ADDRESS_3\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 237 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-ha...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "c78a2d8c-98f9-4114-8a27-fa78f5c63cee", "label": "ADDRESS_4", "shape": "dot", "title": "\n            Title:ADDRESS_4\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 248 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-ha...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "304c46ac-e7c8-4054-8fa1-e951b84c820c", "label": "ADDRESS_5", "shape": "dot", "title": "\n            Title:ADDRESS_5\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 259 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-ha...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "6e90f9d1-5554-4187-a369-cdab87aaf046", "label": "ADDRESS_6", "shape": "dot", "title": "\n            Title:ADDRESS_6\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 270 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-ha...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "ef4f93eb-0fdf-4d3e-9aa3-4c872c1f8978", "label": "ADDRESS_7", "shape": "dot", "title": "\n            Title:ADDRESS_7\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 281 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-ha...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "8c997087-1606-4ff2-9ef5-2057d18f8637", "label": "ADDRESS_8", "shape": "dot", "title": "\n            Title:ADDRESS_8\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 292 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-ha...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "dead527d-ab06-41e1-ae59-b0dd733c8990", "label": "RESPONSE_ADDRESS", "shape": "dot", "title": "\n            Title:RESPONSE_ADDRESS\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 303 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-ha...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "b2d0426f-9436-4c30-9174-e8094c19e425", "label": "DATA0_1", "shape": "dot", "title": "\n            Title:DATA0_1\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 325 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-ha...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "9fe63611-f3c6-4c80-a442-9052d6725424", "label": "DATA0_2", "shape": "dot", "title": "\n            Title:DATA0_2\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 329 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-ha...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "322a56ad-63ba-40fa-8b26-0a43d08a1c26", "label": "DATA0_3", "shape": "dot", "title": "\n            Title:DATA0_3\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 340 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-ha...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "1a34fda1-64a6-4c5c-84cf-a86e47e21c8c", "label": "DATA0_4", "shape": "dot", "title": "\n            Title:DATA0_4\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 351 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-ha...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "7a6b30b1-b2fd-4e65-875d-d16fd344bf9e", "label": "DATA0_5", "shape": "dot", "title": "\n            Title:DATA0_5\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 362 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-ha...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "700130c9-44c9-4382-be65-cfde7ef9b364", "label": "DATA0_6", "shape": "dot", "title": "\n            Title:DATA0_6\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 373 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-ha...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "20e930b2-b54e-465a-949e-086e1ab435bb", "label": "DATA0_7", "shape": "dot", "title": "\n            Title:DATA0_7\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 384 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-ha...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "da968e55-f4c7-4a17-a0de-61580bfa8df8", "label": "DATA0_8", "shape": "dot", "title": "\n            Title:DATA0_8\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 395 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-ha...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "538c0fb8-e3ca-4e74-902f-afffd85f57c7", "label": "RESPONSE_DATA0_1", "shape": "dot", "title": "\n            Title:RESPONSE_DATA0_1\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 406 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-ha...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "5303eb75-ab0d-4c48-a4fc-1a2c7c7ac2dc", "label": "DATA1_1", "shape": "dot", "title": "\n            Title:DATA1_1\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 428 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-ha...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "671c0541-ccc5-443e-923b-d6fd6ae0df87", "label": "DATA1_2", "shape": "dot", "title": "\n            Title:DATA1_2\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 432 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-ha...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "825cf559-ef45-4435-9b99-21564ec5cb60", "label": "DATA1_3", "shape": "dot", "title": "\n            Title:DATA1_3\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 443 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-ha...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "1361771a-0711-4c6d-b205-57572754052f", "label": "DATA1_4", "shape": "dot", "title": "\n            Title:DATA1_4\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 454 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-ha...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "927dfe32-336b-4bf8-9e71-d57d93688389", "label": "DATA1_5", "shape": "dot", "title": "\n            Title:DATA1_5\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 465 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-ha...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "0e649342-7d53-445f-834d-400b1d67e4c5", "label": "DATA1_6", "shape": "dot", "title": "\n            Title:DATA1_6\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 476 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-ha...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "bec9d724-9115-4157-9648-1a8af3efad80", "label": "DATA1_7", "shape": "dot", "title": "\n            Title:DATA1_7\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 487 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-ha...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "746b030b-a505-4860-ae59-d4b0cc314c30", "label": "DATA1_8", "shape": "dot", "title": "\n            Title:DATA1_8\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 498 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-ha...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "cd5f663f-0044-4103-a335-84a415ddbf45", "label": "RESPONSE_DATA1_1", "shape": "dot", "title": "\n            Title:RESPONSE_DATA1_1\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 509 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-ha...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "1b5921b2-bb32-4d21-b4a8-e27e1a1853f0", "label": "STOP", "shape": "dot", "title": "\n            Title:STOP\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 549 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-ha...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "7499b900-5683-4d54-b7fe-5a6c5cea771b", "label": "Always Block (sequential) @ (posedge PCLK)", "shape": "dot", "title": "\n            Title:Always Block (sequential) @ (posedge PCLK)\n            Type: ALWAYS_BLOCK\n            Connections: 0\n            Description: An **always block** (sequential logic) in module \u0027module_i2c\u0027 from file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v\u0027 lines 596-1659. It is sensitive to: posedge PCLK. ...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "label": "12\u0027d0", "shape": "dot", "title": "\n            Title:12\u0027d0\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 600 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left-...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "43d02ed2-a7b9-4dc2-9361-83563079b233", "label": "(count_send_data + 12\u0027d1)", "shape": "dot", "title": "\n            Title:(count_send_data + 12\u0027d1)\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 623 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left-...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "043bfa32-37bb-4bbc-8137-f00643d30b93", "label": "12\u0027d4095", "shape": "dot", "title": "\n            Title:12\u0027d4095\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 1659 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "b01b4286-9ef8-4cd1-b080-cf35fad0a737", "label": "1\u0027b1", "shape": "dot", "title": "\n            Title:1\u0027b1\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 602 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left-...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "32ccafdd-1db7-47ca-9527-b4f464d79729", "label": "1\u0027b0", "shape": "dot", "title": "\n            Title:1\u0027b0\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 624 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left-...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "00aef9e0-3378-4e29-b491-b3227e3a7536", "label": "fifo_tx_data_out[0:0]", "shape": "dot", "title": "\n            Title:fifo_tx_data_out[0:0]\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 646 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left-...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "ee3c2c2f-e833-47a9-a31c-4bacadcd0b90", "label": "fifo_tx_data_out[1:1]", "shape": "dot", "title": "\n            Title:fifo_tx_data_out[1:1]\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 672 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left-...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "73d457e9-db9a-4ec1-aec3-04c4d170fef6", "label": "fifo_tx_data_out[2:2]", "shape": "dot", "title": "\n            Title:fifo_tx_data_out[2:2]\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 697 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left-...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "ec0d55c3-f5ec-40e3-817f-19b3e4c42349", "label": "fifo_tx_data_out[3:3]", "shape": "dot", "title": "\n            Title:fifo_tx_data_out[3:3]\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 722 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left-...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "359dbb0b-0a2f-4786-a145-da8e536002da", "label": "fifo_tx_data_out[4:4]", "shape": "dot", "title": "\n            Title:fifo_tx_data_out[4:4]\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 747 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left-...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "e5a1ae3c-9707-43c9-b4a6-145a28e22927", "label": "fifo_tx_data_out[5:5]", "shape": "dot", "title": "\n            Title:fifo_tx_data_out[5:5]\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 772 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left-...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "311f3ce7-adf3-417b-af0a-af53b20ab1ba", "label": "fifo_tx_data_out[6:6]", "shape": "dot", "title": "\n            Title:fifo_tx_data_out[6:6]\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 797 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left-...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "ad42984e-54de-4339-ae0f-f8dbf96fffbd", "label": "fifo_tx_data_out[7:7]", "shape": "dot", "title": "\n            Title:fifo_tx_data_out[7:7]\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 822 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left-...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "7d75e926-bd36-47f8-8183-4ca2b15acc7d", "label": "fifo_tx_data_out[8:8]", "shape": "dot", "title": "\n            Title:fifo_tx_data_out[8:8]\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 879 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left-...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "5e69bded-c8df-469d-af3e-a2e66f74fe25", "label": "fifo_tx_data_out[9:9]", "shape": "dot", "title": "\n            Title:fifo_tx_data_out[9:9]\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 896 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left-...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "0f77d4d9-ed97-4dfd-a1a5-eddd1311db9a", "label": "fifo_tx_data_out[10:10]", "shape": "dot", "title": "\n            Title:fifo_tx_data_out[10:10]\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 921 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left-...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "b4668023-7f33-4be0-9481-2f59904fd783", "label": "fifo_tx_data_out[11:11]", "shape": "dot", "title": "\n            Title:fifo_tx_data_out[11:11]\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 946 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left-...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "ee7e2e75-debe-4722-90bc-b3bb8e4e0ce5", "label": "fifo_tx_data_out[12:12]", "shape": "dot", "title": "\n            Title:fifo_tx_data_out[12:12]\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 971 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left-...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "820f905b-f3e7-4f91-a8b5-24077150031f", "label": "fifo_tx_data_out[13:13]", "shape": "dot", "title": "\n            Title:fifo_tx_data_out[13:13]\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 996 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left-...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "9fef7790-5140-4b9b-a60e-6f246ac7e608", "label": "fifo_tx_data_out[14:14]", "shape": "dot", "title": "\n            Title:fifo_tx_data_out[14:14]\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 1021 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "89527414-4164-4174-b087-794eeaa9f748", "label": "fifo_tx_data_out[15:15]", "shape": "dot", "title": "\n            Title:fifo_tx_data_out[15:15]\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 1046 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "5306f6a7-d93a-4cac-9e74-79a50678a3ef", "label": "fifo_tx_data_out[16:16]", "shape": "dot", "title": "\n            Title:fifo_tx_data_out[16:16]\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 1103 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "7b890344-6ebb-47b1-92ab-9c6903fb4469", "label": "fifo_tx_data_out[17:17]", "shape": "dot", "title": "\n            Title:fifo_tx_data_out[17:17]\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 1120 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "9e320dbb-ac66-488c-af75-515a59944c18", "label": "fifo_tx_data_out[18:18]", "shape": "dot", "title": "\n            Title:fifo_tx_data_out[18:18]\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 1145 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "2bd27a24-18c6-420a-8533-f7f904211802", "label": "fifo_tx_data_out[19:19]", "shape": "dot", "title": "\n            Title:fifo_tx_data_out[19:19]\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 1170 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "3c55abbe-cf3f-4491-b7cc-78c34281b05c", "label": "fifo_tx_data_out[20:20]", "shape": "dot", "title": "\n            Title:fifo_tx_data_out[20:20]\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 1195 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "f7a3dd63-2243-4515-a478-c112009234e3", "label": "fifo_tx_data_out[21:21]", "shape": "dot", "title": "\n            Title:fifo_tx_data_out[21:21]\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 1220 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "5871836a-581e-4107-82e5-3653a323f3c3", "label": "fifo_tx_data_out[22:22]", "shape": "dot", "title": "\n            Title:fifo_tx_data_out[22:22]\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 1245 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "873cc957-9e21-4395-b831-0f37437d9c58", "label": "fifo_tx_data_out[23:23]", "shape": "dot", "title": "\n            Title:fifo_tx_data_out[23:23]\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 1270 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "eb50685a-c1e4-4ee6-a21e-2f81cae50661", "label": "fifo_tx_data_out[24:24]", "shape": "dot", "title": "\n            Title:fifo_tx_data_out[24:24]\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 1327 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "2c7e785f-4475-474e-831c-dd06e87f28ee", "label": "fifo_tx_data_out[25:25]", "shape": "dot", "title": "\n            Title:fifo_tx_data_out[25:25]\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 1344 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "14f5f537-8fe1-49f2-a253-9ee393966ca9", "label": "fifo_tx_data_out[26:26]", "shape": "dot", "title": "\n            Title:fifo_tx_data_out[26:26]\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 1369 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "274cdec5-9966-49d3-8bbd-5a7a1aaf7ca9", "label": "fifo_tx_data_out[27:27]", "shape": "dot", "title": "\n            Title:fifo_tx_data_out[27:27]\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 1394 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "16612132-688c-46ab-83cc-e2eb04f8fd18", "label": "fifo_tx_data_out[28:28]", "shape": "dot", "title": "\n            Title:fifo_tx_data_out[28:28]\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 1419 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "2ebc0987-ebe3-4d74-b300-d31d2e101f00", "label": "fifo_tx_data_out[29:29]", "shape": "dot", "title": "\n            Title:fifo_tx_data_out[29:29]\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 1444 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "b8bef0fa-6864-4c83-9a71-3f19539041e8", "label": "fifo_tx_data_out[30:30]", "shape": "dot", "title": "\n            Title:fifo_tx_data_out[30:30]\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 1469 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "9094eac4-6e0e-4ca2-baff-07f3301418c1", "label": "fifo_tx_data_out[31:31]", "shape": "dot", "title": "\n            Title:fifo_tx_data_out[31:31]\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 1494 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "9fc8cb85-35bb-4b32-986d-39b664288a35", "label": "2\u0027d0", "shape": "dot", "title": "\n            Title:2\u0027d0\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 604 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left-...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "43bc3647-dbdb-438d-a25b-8be445c6d741", "label": "(count_tx + 2\u0027d1)", "shape": "dot", "title": "\n            Title:(count_tx + 2\u0027d1)\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 1560 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "2e299346-ca72-43ac-88a6-629cd2df9353", "label": "2\u0027d1", "shape": "dot", "title": "\n            Title:2\u0027d1\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 1621 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "dfe2368a-4115-46f3-9c3d-c8ffe933e18d", "label": "2\u0027d2", "shape": "dot", "title": "\n            Title:2\u0027d2\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 1626 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "09ad10ce-b6b1-4c8f-a4d2-8b15a7f03e17", "label": "2\u0027d3", "shape": "dot", "title": "\n            Title:2\u0027d3\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 1631 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "e9144ce5-3f3c-41fc-91fd-5cee695339f7", "label": "Always Block (combinational) @ ()", "shape": "dot", "title": "\n            Title:Always Block (combinational) @ ()\n            Type: ALWAYS_BLOCK\n            Connections: 0\n            Description: An **always block** (combinational logic) in module \u0027module_i2c\u0027 from file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v\u0027 lines 1682-2167. It is sensitive to: . Its AST ...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "f25cf637-e137-4404-98d8-6053952f0691", "label": "Always Block (sequential) @ (posedge PCLK)", "shape": "dot", "title": "\n            Title:Always Block (sequential) @ (posedge PCLK)\n            Type: ALWAYS_BLOCK\n            Connections: 0\n            Description: An **always block** (sequential logic) in module \u0027module_i2c\u0027 from file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v\u0027 lines 2171-2783. It is sensitive to: posedge PCLK....\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "db08f45c-16d5-4e2a-8de9-8c77e6360eaf", "label": "(count_receive_data + 12\u0027d1)", "shape": "dot", "title": "\n            Title:(count_receive_data + 12\u0027d1)\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 2192 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2171 to line 2783 It is also  as the lef...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "ada7c29b-7e58-4aaa-908d-859bf2ce469a", "label": "(count_rx + 2\u0027d1)", "shape": "dot", "title": "\n            Title:(count_rx + 2\u0027d1)\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 2751 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2171 to line 2783 It is also  as the lef...\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "a5f4b0e0-adca-49ee-9ebb-a25332281987", "label": "fifo_rx_data_in[0]", "shape": "dot", "title": "\n            Title:fifo_rx_data_in[0]\n            Type: LHS_ALWASY\n            Connections: 0\n            Description: It is a left hand side in always block which is in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2171 to line 2783\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "4cf9611b-d001-4111-a60d-a6307bfadcdb", "label": "fifo_rx_data_in[1]", "shape": "dot", "title": "\n            Title:fifo_rx_data_in[1]\n            Type: LHS_ALWASY\n            Connections: 0\n            Description: It is a left hand side in always block which is in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2171 to line 2783\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "afad72c4-9c2d-417e-bcd5-a9c4d459c721", "label": "fifo_rx_data_in[2]", "shape": "dot", "title": "\n            Title:fifo_rx_data_in[2]\n            Type: LHS_ALWASY\n            Connections: 0\n            Description: It is a left hand side in always block which is in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2171 to line 2783\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "d8c1ee36-0833-4982-8945-7879d6b31a28", "label": "fifo_rx_data_in[3]", "shape": "dot", "title": "\n            Title:fifo_rx_data_in[3]\n            Type: LHS_ALWASY\n            Connections: 0\n            Description: It is a left hand side in always block which is in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2171 to line 2783\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "9dd8874b-757d-48fd-8e2f-09484ef86937", "label": "fifo_rx_data_in[4]", "shape": "dot", "title": "\n            Title:fifo_rx_data_in[4]\n            Type: LHS_ALWASY\n            Connections: 0\n            Description: It is a left hand side in always block which is in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2171 to line 2783\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "d461edc2-b642-4272-a2ad-7cd6026e1db7", "label": "fifo_rx_data_in[5]", "shape": "dot", "title": "\n            Title:fifo_rx_data_in[5]\n            Type: LHS_ALWASY\n            Connections: 0\n            Description: It is a left hand side in always block which is in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2171 to line 2783\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "11d99342-6ae1-4e32-9e24-994f00dfa419", "label": "fifo_rx_data_in[6]", "shape": "dot", "title": "\n            Title:fifo_rx_data_in[6]\n            Type: LHS_ALWASY\n            Connections: 0\n            Description: It is a left hand side in always block which is in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2171 to line 2783\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "2660bc2a-99eb-4ecc-aba7-ef6d6bc2ede7", "label": "fifo_rx_data_in[7]", "shape": "dot", "title": "\n            Title:fifo_rx_data_in[7]\n            Type: LHS_ALWASY\n            Connections: 0\n            Description: It is a left hand side in always block which is in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2171 to line 2783\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "6df4eada-ce7e-4d2a-b433-e2dae4d12062", "label": "fifo_rx_data_in[8]", "shape": "dot", "title": "\n            Title:fifo_rx_data_in[8]\n            Type: LHS_ALWASY\n            Connections: 0\n            Description: It is a left hand side in always block which is in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2171 to line 2783\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "ce2b2c67-6f70-4476-ba9d-b315197ac1c5", "label": "fifo_rx_data_in[9]", "shape": "dot", "title": "\n            Title:fifo_rx_data_in[9]\n            Type: LHS_ALWASY\n            Connections: 0\n            Description: It is a left hand side in always block which is in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2171 to line 2783\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "c704ce9f-c6e8-48ef-a553-106471fd3140", "label": "fifo_rx_data_in[10]", "shape": "dot", "title": "\n            Title:fifo_rx_data_in[10]\n            Type: LHS_ALWASY\n            Connections: 0\n            Description: It is a left hand side in always block which is in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2171 to line 2783\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "da9e7a72-ec79-441a-be91-72f7468b5e1c", "label": "fifo_rx_data_in[11]", "shape": "dot", "title": "\n            Title:fifo_rx_data_in[11]\n            Type: LHS_ALWASY\n            Connections: 0\n            Description: It is a left hand side in always block which is in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2171 to line 2783\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "7b2e0b38-113a-41b1-8bb7-260408de805b", "label": "fifo_rx_data_in[12]", "shape": "dot", "title": "\n            Title:fifo_rx_data_in[12]\n            Type: LHS_ALWASY\n            Connections: 0\n            Description: It is a left hand side in always block which is in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2171 to line 2783\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "ac30dbc6-9c07-4e5a-909a-0cafc3b3170f", "label": "fifo_rx_data_in[13]", "shape": "dot", "title": "\n            Title:fifo_rx_data_in[13]\n            Type: LHS_ALWASY\n            Connections: 0\n            Description: It is a left hand side in always block which is in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2171 to line 2783\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "822a2fc3-20f1-4cad-8955-07e0352c8fd9", "label": "fifo_rx_data_in[14]", "shape": "dot", "title": "\n            Title:fifo_rx_data_in[14]\n            Type: LHS_ALWASY\n            Connections: 0\n            Description: It is a left hand side in always block which is in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2171 to line 2783\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "e31b3804-ea07-4b6b-8fef-20cbc66447aa", "label": "fifo_rx_data_in[15]", "shape": "dot", "title": "\n            Title:fifo_rx_data_in[15]\n            Type: LHS_ALWASY\n            Connections: 0\n            Description: It is a left hand side in always block which is in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2171 to line 2783\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "57fccfb4-8e09-4ee3-82b1-ba4a8cf2c280", "label": "fifo_rx_data_in[16]", "shape": "dot", "title": "\n            Title:fifo_rx_data_in[16]\n            Type: LHS_ALWASY\n            Connections: 0\n            Description: It is a left hand side in always block which is in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2171 to line 2783\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "8e5824d5-8a2b-436a-82ce-a2d765280338", "label": "fifo_rx_data_in[17]", "shape": "dot", "title": "\n            Title:fifo_rx_data_in[17]\n            Type: LHS_ALWASY\n            Connections: 0\n            Description: It is a left hand side in always block which is in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2171 to line 2783\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "4d5094c2-0b71-41c1-9108-65ee2f1c6849", "label": "fifo_rx_data_in[18]", "shape": "dot", "title": "\n            Title:fifo_rx_data_in[18]\n            Type: LHS_ALWASY\n            Connections: 0\n            Description: It is a left hand side in always block which is in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2171 to line 2783\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "45103c4a-162f-4b75-aed2-8970455d8063", "label": "fifo_rx_data_in[19]", "shape": "dot", "title": "\n            Title:fifo_rx_data_in[19]\n            Type: LHS_ALWASY\n            Connections: 0\n            Description: It is a left hand side in always block which is in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2171 to line 2783\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "fcc9479e-b73c-4b0e-b1f8-fdfaf362ff8e", "label": "fifo_rx_data_in[20]", "shape": "dot", "title": "\n            Title:fifo_rx_data_in[20]\n            Type: LHS_ALWASY\n            Connections: 0\n            Description: It is a left hand side in always block which is in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2171 to line 2783\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "c567e5e4-8051-4ee8-ab5c-8699f012cb75", "label": "fifo_rx_data_in[21]", "shape": "dot", "title": "\n            Title:fifo_rx_data_in[21]\n            Type: LHS_ALWASY\n            Connections: 0\n            Description: It is a left hand side in always block which is in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2171 to line 2783\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "dd836763-db85-47cb-92d5-b93174de5639", "label": "fifo_rx_data_in[22]", "shape": "dot", "title": "\n            Title:fifo_rx_data_in[22]\n            Type: LHS_ALWASY\n            Connections: 0\n            Description: It is a left hand side in always block which is in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2171 to line 2783\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "c2942890-15ee-437e-90d0-8c99736d4f49", "label": "fifo_rx_data_in[23]", "shape": "dot", "title": "\n            Title:fifo_rx_data_in[23]\n            Type: LHS_ALWASY\n            Connections: 0\n            Description: It is a left hand side in always block which is in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2171 to line 2783\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "99d6a0f5-9728-4ad1-b040-dfb2e5617f40", "label": "fifo_rx_data_in[24]", "shape": "dot", "title": "\n            Title:fifo_rx_data_in[24]\n            Type: LHS_ALWASY\n            Connections: 0\n            Description: It is a left hand side in always block which is in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2171 to line 2783\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "ad2d1bdc-29aa-40ed-be47-ef47e9b4a12e", "label": "fifo_rx_data_in[25]", "shape": "dot", "title": "\n            Title:fifo_rx_data_in[25]\n            Type: LHS_ALWASY\n            Connections: 0\n            Description: It is a left hand side in always block which is in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2171 to line 2783\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "4e5d7417-91f9-4895-ac91-9abea2ed43a3", "label": "fifo_rx_data_in[26]", "shape": "dot", "title": "\n            Title:fifo_rx_data_in[26]\n            Type: LHS_ALWASY\n            Connections: 0\n            Description: It is a left hand side in always block which is in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2171 to line 2783\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "f89818e2-620e-4d37-9639-6e0c0231d373", "label": "fifo_rx_data_in[27]", "shape": "dot", "title": "\n            Title:fifo_rx_data_in[27]\n            Type: LHS_ALWASY\n            Connections: 0\n            Description: It is a left hand side in always block which is in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2171 to line 2783\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "130bdc16-9902-47d7-ae24-154020265be6", "label": "fifo_rx_data_in[28]", "shape": "dot", "title": "\n            Title:fifo_rx_data_in[28]\n            Type: LHS_ALWASY\n            Connections: 0\n            Description: It is a left hand side in always block which is in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2171 to line 2783\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "9c24d05f-73ed-4b86-82ef-27468fa3374a", "label": "fifo_rx_data_in[29]", "shape": "dot", "title": "\n            Title:fifo_rx_data_in[29]\n            Type: LHS_ALWASY\n            Connections: 0\n            Description: It is a left hand side in always block which is in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2171 to line 2783\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "6a0ee3d3-d423-40f1-b438-e1469f454c3a", "label": "fifo_rx_data_in[30]", "shape": "dot", "title": "\n            Title:fifo_rx_data_in[30]\n            Type: LHS_ALWASY\n            Connections: 0\n            Description: It is a left hand side in always block which is in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2171 to line 2783\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "430abfde-e4e6-41e3-afe7-e158af16b4b4", "label": "fifo_rx_data_in[31]", "shape": "dot", "title": "\n            Title:fifo_rx_data_in[31]\n            Type: LHS_ALWASY\n            Connections: 0\n            Description: It is a left hand side in always block which is in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2171 to line 2783\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "48d7bb3a-a161-4d7f-86be-a83ce203acea", "label": "Always Block (sequential) @ (posedge PCLK)", "shape": "dot", "title": "\n            Title:Always Block (sequential) @ (posedge PCLK)\n            Type: ALWAYS_BLOCK\n            Connections: 0\n            Description: An **always block** (sequential logic) in module \u0027module_i2c\u0027 from file \u0027c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v\u0027 lines 2788-2803. It is sensitive to: posedge PCLK....\n        ", "value": 15}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "e9a004ec-8ad3-4c72-979f-43702d79cd49", "label": "(count_timeout + 12\u0027d1)", "shape": "dot", "title": "\n            Title:(count_timeout + 12\u0027d1)\n            Type: RHS_ALWASY\n            Connections: 0\n            Description: It is a right hand side in always block which is at 2799 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2788 to line 2803\n        ", "value": 15}]);
                  edges = new vis.DataSet([{"arrows": "to", "color": "#f38ba8", "from": "ac508953-3b5e-4a03-9adc-07f49d4652a6", "physics": true, "smooth": true, "title": "\n            From:apb\n            To:PCLK\n            Weight:1.00\n            Relationship: apb contains port PCLK.\n            ", "to": "c3fd26c0-eb76-42a2-a570-4b63ebec1e73", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "ac508953-3b5e-4a03-9adc-07f49d4652a6", "physics": true, "smooth": true, "title": "\n            From:apb\n            To:PRESETn\n            Weight:1.00\n            Relationship: apb contains port PRESETn.\n            ", "to": "172022c5-9ccc-42b4-b15b-3b14031c3d60", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "ac508953-3b5e-4a03-9adc-07f49d4652a6", "physics": true, "smooth": true, "title": "\n            From:apb\n            To:PSELx\n            Weight:1.00\n            Relationship: apb contains port PSELx.\n            ", "to": "a36c609e-8c07-4b2c-a814-7fac2018dc84", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "ac508953-3b5e-4a03-9adc-07f49d4652a6", "physics": true, "smooth": true, "title": "\n            From:apb\n            To:PWRITE\n            Weight:1.00\n            Relationship: apb contains port PWRITE.\n            ", "to": "f227ec37-6fd3-433d-9a97-e0a836e01fbc", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "ac508953-3b5e-4a03-9adc-07f49d4652a6", "physics": true, "smooth": true, "title": "\n            From:apb\n            To:PENABLE\n            Weight:1.00\n            Relationship: apb contains port PENABLE.\n            ", "to": "08d07b59-21a8-4ee4-ba77-353f5aa6ec8b", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "ac508953-3b5e-4a03-9adc-07f49d4652a6", "physics": true, "smooth": true, "title": "\n            From:apb\n            To:PADDR\n            Weight:1.00\n            Relationship: apb contains port PADDR.\n            ", "to": "c58a98f0-7523-4fb5-be8b-501d7d83439f", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "ac508953-3b5e-4a03-9adc-07f49d4652a6", "physics": true, "smooth": true, "title": "\n            From:apb\n            To:PWDATA\n            Weight:1.00\n            Relationship: apb contains port PWDATA.\n            ", "to": "9fa11a49-534c-404c-b0f6-a9035255d6c1", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "ac508953-3b5e-4a03-9adc-07f49d4652a6", "physics": true, "smooth": true, "title": "\n            From:apb\n            To:READ_DATA_ON_RX\n            Weight:1.00\n            Relationship: apb contains port READ_DATA_ON_RX.\n            ", "to": "27535ff2-c396-4c1f-a429-d26c62fd5b81", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "ac508953-3b5e-4a03-9adc-07f49d4652a6", "physics": true, "smooth": true, "title": "\n            From:apb\n            To:ERROR\n            Weight:1.00\n            Relationship: apb contains port ERROR.\n            ", "to": "313823a3-3ffb-4841-a92b-32a705a75a20", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "ac508953-3b5e-4a03-9adc-07f49d4652a6", "physics": true, "smooth": true, "title": "\n            From:apb\n            To:TX_EMPTY\n            Weight:1.00\n            Relationship: apb contains port TX_EMPTY.\n            ", "to": "e2f1d7c3-6b17-419e-862c-e7d97e8e0587", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "ac508953-3b5e-4a03-9adc-07f49d4652a6", "physics": true, "smooth": true, "title": "\n            From:apb\n            To:RX_EMPTY\n            Weight:1.00\n            Relationship: apb contains port RX_EMPTY.\n            ", "to": "44e2c756-2185-419f-afa3-653e77044cfc", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "ac508953-3b5e-4a03-9adc-07f49d4652a6", "physics": true, "smooth": true, "title": "\n            From:apb\n            To:PRDATA\n            Weight:1.00\n            Relationship: apb contains port PRDATA.\n            ", "to": "60bcfbbb-80aa-4a16-bc05-6c231f1b6f52", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "ac508953-3b5e-4a03-9adc-07f49d4652a6", "physics": true, "smooth": true, "title": "\n            From:apb\n            To:INTERNAL_I2C_REGISTER_CONFIG\n            Weight:1.00\n            Relationship: apb contains port INTERNAL_I2C_REGISTER_CONFIG.\n            ", "to": "c8720b79-6e6a-4c6f-903a-e27e7ed93ab9", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "ac508953-3b5e-4a03-9adc-07f49d4652a6", "physics": true, "smooth": true, "title": "\n            From:apb\n            To:INTERNAL_I2C_REGISTER_TIMEOUT\n            Weight:1.00\n            Relationship: apb contains port INTERNAL_I2C_REGISTER_TIMEOUT.\n            ", "to": "65f13e84-0801-46ab-a23d-362931dc944a", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "ac508953-3b5e-4a03-9adc-07f49d4652a6", "physics": true, "smooth": true, "title": "\n            From:apb\n            To:WRITE_DATA_ON_TX\n            Weight:1.00\n            Relationship: apb contains port WRITE_DATA_ON_TX.\n            ", "to": "eac51fa9-525c-4d24-b88f-f79b4de831f8", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "ac508953-3b5e-4a03-9adc-07f49d4652a6", "physics": true, "smooth": true, "title": "\n            From:apb\n            To:WR_ENA\n            Weight:1.00\n            Relationship: apb contains port WR_ENA.\n            ", "to": "4ffa4b03-3a46-4e0d-b0db-0fefba799338", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "ac508953-3b5e-4a03-9adc-07f49d4652a6", "physics": true, "smooth": true, "title": "\n            From:apb\n            To:RD_ENA\n            Weight:1.00\n            Relationship: apb contains port RD_ENA.\n            ", "to": "f22458fa-5e2e-477a-bf00-1ad0c95c7089", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "ac508953-3b5e-4a03-9adc-07f49d4652a6", "physics": true, "smooth": true, "title": "\n            From:apb\n            To:PREADY\n            Weight:1.00\n            Relationship: apb contains port PREADY.\n            ", "to": "fbdf9a24-81a5-4b69-87d2-b7189752dbdc", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "ac508953-3b5e-4a03-9adc-07f49d4652a6", "physics": true, "smooth": true, "title": "\n            From:apb\n            To:PSLVERR\n            Weight:1.00\n            Relationship: apb contains port PSLVERR.\n            ", "to": "5785c34c-1a3b-4acb-b7b6-be7810f1342e", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "ac508953-3b5e-4a03-9adc-07f49d4652a6", "physics": true, "smooth": true, "title": "\n            From:apb\n            To:INT_RX\n            Weight:1.00\n            Relationship: apb contains port INT_RX.\n            ", "to": "9c4be9fd-4de9-4e2f-a143-e155a2b7f1a4", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "ac508953-3b5e-4a03-9adc-07f49d4652a6", "physics": true, "smooth": true, "title": "\n            From:apb\n            To:INT_TX\n            Weight:1.00\n            Relationship: apb contains port INT_TX.\n            ", "to": "ba4d502b-e473-4e65-a969-7d72cc22a1c3", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "ac508953-3b5e-4a03-9adc-07f49d4652a6", "physics": true, "smooth": true, "title": "\n            From:apb\n            To:INTERNAL_I2C_REGISTER_CONFIG\n            Weight:1.00\n            Relationship: apb contains register INTERNAL_I2C_REGISTER_CONFIG.\n            ", "to": "c8720b79-6e6a-4c6f-903a-e27e7ed93ab9", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "ac508953-3b5e-4a03-9adc-07f49d4652a6", "physics": true, "smooth": true, "title": "\n            From:apb\n            To:INTERNAL_I2C_REGISTER_TIMEOUT\n            Weight:1.00\n            Relationship: apb contains register INTERNAL_I2C_REGISTER_TIMEOUT.\n            ", "to": "65f13e84-0801-46ab-a23d-362931dc944a", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "ac508953-3b5e-4a03-9adc-07f49d4652a6", "physics": true, "smooth": true, "title": "\n            From:apb\n            To:Assign: WR_ENA = (((((PWRITE == 1\u0027b1) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d0)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\n            Weight:1.00\n            Relationship: Module \u0027apb\u0027 contains assignment \u0027Assign: WR_ENA = (((((PWRITE == 1\u0027b1) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADD...\n            ", "to": "b2e754ca-cc12-4221-b109-0d743c687e27", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "b2e754ca-cc12-4221-b109-0d743c687e27", "physics": true, "smooth": true, "title": "\n            From:Assign: WR_ENA = (((((PWRITE == 1\u0027b1) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d0)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\n            To:WR_ENA\n            Weight:1.00\n            Relationship: Assign: WR_ENA = (((((PWRITE == 1\u0027b1) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d0)) \u0026 (PSELx == 1\u0027b1)))? ...\n            ", "to": "4ffa4b03-3a46-4e0d-b0db-0fefba799338", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "b2e754ca-cc12-4221-b109-0d743c687e27", "physics": true, "smooth": true, "title": "\n            From:Assign: WR_ENA = (((((PWRITE == 1\u0027b1) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d0)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\n            To:(((((PWRITE == 1\u0027b1) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d0)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\n            Weight:1.00\n            Relationship: Assign: WR_ENA = (((((PWRITE == 1\u0027b1) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d0)) \u0026 (PSELx == 1\u0027b1)))? ...\n            ", "to": "30f4487f-a4d2-4bdd-a8c4-b56781f3fb15", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "30f4487f-a4d2-4bdd-a8c4-b56781f3fb15", "physics": true, "smooth": true, "title": "\n            From:(((((PWRITE == 1\u0027b1) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d0)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\n            To:WR_ENA\n            Weight:2.00\n            Relationship: The expression/signal \u0027(((((PWRITE == 1\u0027b1) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d0)) \u0026 (PSELx == 1\u0027b...\n            ", "to": "4ffa4b03-3a46-4e0d-b0db-0fefba799338", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "ac508953-3b5e-4a03-9adc-07f49d4652a6", "physics": true, "smooth": true, "title": "\n            From:apb\n            To:Assign: RD_ENA = (((((PWRITE == 1\u0027b0) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d4)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\n            Weight:1.00\n            Relationship: Module \u0027apb\u0027 contains assignment \u0027Assign: RD_ENA = (((((PWRITE == 1\u0027b0) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADD...\n            ", "to": "1dcbc1f2-dd22-4171-8405-553c69f82777", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "1dcbc1f2-dd22-4171-8405-553c69f82777", "physics": true, "smooth": true, "title": "\n            From:Assign: RD_ENA = (((((PWRITE == 1\u0027b0) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d4)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\n            To:RD_ENA\n            Weight:1.00\n            Relationship: Assign: RD_ENA = (((((PWRITE == 1\u0027b0) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d4)) \u0026 (PSELx == 1\u0027b1)))? ...\n            ", "to": "f22458fa-5e2e-477a-bf00-1ad0c95c7089", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "1dcbc1f2-dd22-4171-8405-553c69f82777", "physics": true, "smooth": true, "title": "\n            From:Assign: RD_ENA = (((((PWRITE == 1\u0027b0) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d4)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\n            To:(((((PWRITE == 1\u0027b0) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d4)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\n            Weight:1.00\n            Relationship: Assign: RD_ENA = (((((PWRITE == 1\u0027b0) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d4)) \u0026 (PSELx == 1\u0027b1)))? ...\n            ", "to": "ffef0829-2293-4da7-ab95-3b27c642dcee", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "ffef0829-2293-4da7-ab95-3b27c642dcee", "physics": true, "smooth": true, "title": "\n            From:(((((PWRITE == 1\u0027b0) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d4)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\n            To:RD_ENA\n            Weight:2.00\n            Relationship: The expression/signal \u0027(((((PWRITE == 1\u0027b0) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d4)) \u0026 (PSELx == 1\u0027b...\n            ", "to": "f22458fa-5e2e-477a-bf00-1ad0c95c7089", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "ac508953-3b5e-4a03-9adc-07f49d4652a6", "physics": true, "smooth": true, "title": "\n            From:apb\n            To:Assign: PREADY = ((((((WR_ENA == 1\u0027b1) | (RD_ENA == 1\u0027b1)) | (PADDR == 32\u0027d8)) | (PADDR == 32\u0027d12)) \u0026 ((PENABLE == 1\u0027b1) \u0026 (PSELx == 1\u0027b1))))? 1\u0027b1:1\u0027b0\n            Weight:1.00\n            Relationship: Module \u0027apb\u0027 contains assignment \u0027Assign: PREADY = ((((((WR_ENA == 1\u0027b1) | (RD_ENA == 1\u0027b1)) | (PADD...\n            ", "to": "b75f3b01-b7c3-4460-8fbf-00cc1ee2e59e", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "b75f3b01-b7c3-4460-8fbf-00cc1ee2e59e", "physics": true, "smooth": true, "title": "\n            From:Assign: PREADY = ((((((WR_ENA == 1\u0027b1) | (RD_ENA == 1\u0027b1)) | (PADDR == 32\u0027d8)) | (PADDR == 32\u0027d12)) \u0026 ((PENABLE == 1\u0027b1) \u0026 (PSELx == 1\u0027b1))))? 1\u0027b1:1\u0027b0\n            To:PREADY\n            Weight:1.00\n            Relationship: Assign: PREADY = ((((((WR_ENA == 1\u0027b1) | (RD_ENA == 1\u0027b1)) | (PADDR == 32\u0027d8)) | (PADDR == 32\u0027d12)) ...\n            ", "to": "fbdf9a24-81a5-4b69-87d2-b7189752dbdc", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "b75f3b01-b7c3-4460-8fbf-00cc1ee2e59e", "physics": true, "smooth": true, "title": "\n            From:Assign: PREADY = ((((((WR_ENA == 1\u0027b1) | (RD_ENA == 1\u0027b1)) | (PADDR == 32\u0027d8)) | (PADDR == 32\u0027d12)) \u0026 ((PENABLE == 1\u0027b1) \u0026 (PSELx == 1\u0027b1))))? 1\u0027b1:1\u0027b0\n            To:((((((WR_ENA == 1\u0027b1) | (RD_ENA == 1\u0027b1)) | (PADDR == 32\u0027d8)) | (PADDR == 32\u0027d12)) \u0026 ((PENABLE == 1\u0027b1) \u0026 (PSELx == 1\u0027b1))))? 1\u0027b1:1\u0027b0\n            Weight:1.00\n            Relationship: Assign: PREADY = ((((((WR_ENA == 1\u0027b1) | (RD_ENA == 1\u0027b1)) | (PADDR == 32\u0027d8)) | (PADDR == 32\u0027d12)) ...\n            ", "to": "98aea1f1-7b61-488f-8fba-ca2eaa4269a7", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "98aea1f1-7b61-488f-8fba-ca2eaa4269a7", "physics": true, "smooth": true, "title": "\n            From:((((((WR_ENA == 1\u0027b1) | (RD_ENA == 1\u0027b1)) | (PADDR == 32\u0027d8)) | (PADDR == 32\u0027d12)) \u0026 ((PENABLE == 1\u0027b1) \u0026 (PSELx == 1\u0027b1))))? 1\u0027b1:1\u0027b0\n            To:PREADY\n            Weight:2.00\n            Relationship: The expression/signal \u0027((((((WR_ENA == 1\u0027b1) | (RD_ENA == 1\u0027b1)) | (PADDR == 32\u0027d8)) | (PADDR == 32\u0027...\n            ", "to": "fbdf9a24-81a5-4b69-87d2-b7189752dbdc", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "ac508953-3b5e-4a03-9adc-07f49d4652a6", "physics": true, "smooth": true, "title": "\n            From:apb\n            To:Assign: WRITE_DATA_ON_TX = ((PADDR == 32\u0027d0))? PWDATA:PWDATA\n            Weight:1.00\n            Relationship: Module \u0027apb\u0027 contains assignment \u0027Assign: WRITE_DATA_ON_TX = ((PADDR == 32\u0027d0))? PWDATA:PWDATA\u0027.\n            ", "to": "b7aa29ba-83f3-44d8-9d91-855a0795fc58", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "b7aa29ba-83f3-44d8-9d91-855a0795fc58", "physics": true, "smooth": true, "title": "\n            From:Assign: WRITE_DATA_ON_TX = ((PADDR == 32\u0027d0))? PWDATA:PWDATA\n            To:WRITE_DATA_ON_TX\n            Weight:1.00\n            Relationship: Assign: WRITE_DATA_ON_TX = ((PADDR == 32\u0027d0))? PWDATA:PWDATA has left hand side WRITE_DATA_ON_TX\n            ", "to": "eac51fa9-525c-4d24-b88f-f79b4de831f8", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "b7aa29ba-83f3-44d8-9d91-855a0795fc58", "physics": true, "smooth": true, "title": "\n            From:Assign: WRITE_DATA_ON_TX = ((PADDR == 32\u0027d0))? PWDATA:PWDATA\n            To:((PADDR == 32\u0027d0))? PWDATA:PWDATA\n            Weight:1.00\n            Relationship: Assign: WRITE_DATA_ON_TX = ((PADDR == 32\u0027d0))? PWDATA:PWDATA has right hand side ((PADDR == 32\u0027d0))?...\n            ", "to": "010d660a-8167-45e0-8b6c-205bdc28b5a0", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "010d660a-8167-45e0-8b6c-205bdc28b5a0", "physics": true, "smooth": true, "title": "\n            From:((PADDR == 32\u0027d0))? PWDATA:PWDATA\n            To:WRITE_DATA_ON_TX\n            Weight:2.00\n            Relationship: The expression/signal \u0027((PADDR == 32\u0027d0))? PWDATA:PWDATA\u0027 **drives** the signal \u0027WRITE_DATA_ON_TX\u0027 v...\n            ", "to": "eac51fa9-525c-4d24-b88f-f79b4de831f8", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "ac508953-3b5e-4a03-9adc-07f49d4652a6", "physics": true, "smooth": true, "title": "\n            From:apb\n            To:Assign: PRDATA = ((PADDR == 32\u0027d4))? READ_DATA_ON_RX:READ_DATA_ON_RX\n            Weight:1.00\n            Relationship: Module \u0027apb\u0027 contains assignment \u0027Assign: PRDATA = ((PADDR == 32\u0027d4))? READ_DATA_ON_RX:READ_DATA_ON_...\n            ", "to": "65cb3e70-2430-4da0-b48c-25dd3f7e3701", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "65cb3e70-2430-4da0-b48c-25dd3f7e3701", "physics": true, "smooth": true, "title": "\n            From:Assign: PRDATA = ((PADDR == 32\u0027d4))? READ_DATA_ON_RX:READ_DATA_ON_RX\n            To:PRDATA\n            Weight:1.00\n            Relationship: Assign: PRDATA = ((PADDR == 32\u0027d4))? READ_DATA_ON_RX:READ_DATA_ON_RX has left hand side PRDATA\n            ", "to": "60bcfbbb-80aa-4a16-bc05-6c231f1b6f52", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "65cb3e70-2430-4da0-b48c-25dd3f7e3701", "physics": true, "smooth": true, "title": "\n            From:Assign: PRDATA = ((PADDR == 32\u0027d4))? READ_DATA_ON_RX:READ_DATA_ON_RX\n            To:((PADDR == 32\u0027d4))? READ_DATA_ON_RX:READ_DATA_ON_RX\n            Weight:1.00\n            Relationship: Assign: PRDATA = ((PADDR == 32\u0027d4))? READ_DATA_ON_RX:READ_DATA_ON_RX has right hand side ((PADDR == ...\n            ", "to": "9c439538-d4bd-4e0a-98dc-1286c7baeab8", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "9c439538-d4bd-4e0a-98dc-1286c7baeab8", "physics": true, "smooth": true, "title": "\n            From:((PADDR == 32\u0027d4))? READ_DATA_ON_RX:READ_DATA_ON_RX\n            To:PRDATA\n            Weight:2.00\n            Relationship: The expression/signal \u0027((PADDR == 32\u0027d4))? READ_DATA_ON_RX:READ_DATA_ON_RX\u0027 **drives** the signal \u0027P...\n            ", "to": "60bcfbbb-80aa-4a16-bc05-6c231f1b6f52", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "ac508953-3b5e-4a03-9adc-07f49d4652a6", "physics": true, "smooth": true, "title": "\n            From:apb\n            To:Assign: PSLVERR = ERROR\n            Weight:1.00\n            Relationship: Module \u0027apb\u0027 contains assignment \u0027Assign: PSLVERR = ERROR\u0027.\n            ", "to": "7ede1d3b-ffc1-4f53-849b-dd7fe5e9d979", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "7ede1d3b-ffc1-4f53-849b-dd7fe5e9d979", "physics": true, "smooth": true, "title": "\n            From:Assign: PSLVERR = ERROR\n            To:PSLVERR\n            Weight:1.00\n            Relationship: Assign: PSLVERR = ERROR has left hand side PSLVERR\n            ", "to": "5785c34c-1a3b-4acb-b7b6-be7810f1342e", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "7ede1d3b-ffc1-4f53-849b-dd7fe5e9d979", "physics": true, "smooth": true, "title": "\n            From:Assign: PSLVERR = ERROR\n            To:ERROR\n            Weight:1.00\n            Relationship: Assign: PSLVERR = ERROR has right hand side ERROR\n            ", "to": "313823a3-3ffb-4841-a92b-32a705a75a20", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "313823a3-3ffb-4841-a92b-32a705a75a20", "physics": true, "smooth": true, "title": "\n            From:ERROR\n            To:PSLVERR\n            Weight:2.00\n            Relationship: The expression/signal \u0027ERROR\u0027 **drives** the signal \u0027PSLVERR\u0027 via assignment \u0027Assign: PSLVERR = ERRO...\n            ", "to": "5785c34c-1a3b-4acb-b7b6-be7810f1342e", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "ac508953-3b5e-4a03-9adc-07f49d4652a6", "physics": true, "smooth": true, "title": "\n            From:apb\n            To:Assign: INT_TX = TX_EMPTY\n            Weight:1.00\n            Relationship: Module \u0027apb\u0027 contains assignment \u0027Assign: INT_TX = TX_EMPTY\u0027.\n            ", "to": "9d1577f8-28ec-4309-b304-7d20e4ca24c1", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "9d1577f8-28ec-4309-b304-7d20e4ca24c1", "physics": true, "smooth": true, "title": "\n            From:Assign: INT_TX = TX_EMPTY\n            To:INT_TX\n            Weight:1.00\n            Relationship: Assign: INT_TX = TX_EMPTY has left hand side INT_TX\n            ", "to": "ba4d502b-e473-4e65-a969-7d72cc22a1c3", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "9d1577f8-28ec-4309-b304-7d20e4ca24c1", "physics": true, "smooth": true, "title": "\n            From:Assign: INT_TX = TX_EMPTY\n            To:TX_EMPTY\n            Weight:1.00\n            Relationship: Assign: INT_TX = TX_EMPTY has right hand side TX_EMPTY\n            ", "to": "e2f1d7c3-6b17-419e-862c-e7d97e8e0587", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "e2f1d7c3-6b17-419e-862c-e7d97e8e0587", "physics": true, "smooth": true, "title": "\n            From:TX_EMPTY\n            To:INT_TX\n            Weight:2.00\n            Relationship: The expression/signal \u0027TX_EMPTY\u0027 **drives** the signal \u0027INT_TX\u0027 via assignment \u0027Assign: INT_TX = TX_...\n            ", "to": "ba4d502b-e473-4e65-a969-7d72cc22a1c3", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "ac508953-3b5e-4a03-9adc-07f49d4652a6", "physics": true, "smooth": true, "title": "\n            From:apb\n            To:Assign: INT_RX = RX_EMPTY\n            Weight:1.00\n            Relationship: Module \u0027apb\u0027 contains assignment \u0027Assign: INT_RX = RX_EMPTY\u0027.\n            ", "to": "fcd3d0ac-0e8f-4f09-9bda-1fba6ddcf591", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "fcd3d0ac-0e8f-4f09-9bda-1fba6ddcf591", "physics": true, "smooth": true, "title": "\n            From:Assign: INT_RX = RX_EMPTY\n            To:INT_RX\n            Weight:1.00\n            Relationship: Assign: INT_RX = RX_EMPTY has left hand side INT_RX\n            ", "to": "9c4be9fd-4de9-4e2f-a143-e155a2b7f1a4", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "fcd3d0ac-0e8f-4f09-9bda-1fba6ddcf591", "physics": true, "smooth": true, "title": "\n            From:Assign: INT_RX = RX_EMPTY\n            To:RX_EMPTY\n            Weight:1.00\n            Relationship: Assign: INT_RX = RX_EMPTY has right hand side RX_EMPTY\n            ", "to": "44e2c756-2185-419f-afa3-653e77044cfc", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "44e2c756-2185-419f-afa3-653e77044cfc", "physics": true, "smooth": true, "title": "\n            From:RX_EMPTY\n            To:INT_RX\n            Weight:2.00\n            Relationship: The expression/signal \u0027RX_EMPTY\u0027 **drives** the signal \u0027INT_RX\u0027 via assignment \u0027Assign: INT_RX = RX_...\n            ", "to": "9c4be9fd-4de9-4e2f-a143-e155a2b7f1a4", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "ac508953-3b5e-4a03-9adc-07f49d4652a6", "physics": true, "smooth": true, "title": "\n            From:apb\n            To:Always Block (sequential) @ (posedge PCLK)\n            Weight:1.00\n            Relationship: Module \u0027apb\u0027 contains always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027.\n            ", "to": "48d7bb3a-a161-4d7f-86be-a83ce203acea", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "48d7bb3a-a161-4d7f-86be-a83ce203acea", "physics": true, "smooth": true, "title": "\n            From:Always Block (sequential) @ (posedge PCLK)\n            To:PCLK\n            Weight:1.00\n            Relationship: Always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 is sensitive to posedge signal \u0027PCLK\u0027.\n            ", "to": "c3fd26c0-eb76-42a2-a570-4b63ebec1e73", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "48d7bb3a-a161-4d7f-86be-a83ce203acea", "physics": true, "smooth": true, "title": "\n            From:Always Block (sequential) @ (posedge PCLK)\n            To:INTERNAL_I2C_REGISTER_CONFIG\n            Weight:2.00\n            Relationship: Always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 assigns values to signal \u0027INTERNAL_I2C_REG...\n            ", "to": "c8720b79-6e6a-4c6f-903a-e27e7ed93ab9", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "95217057-a162-41c4-9da6-888ab31ddc37", "physics": true, "smooth": true, "title": "\n            From:14\u0027d0\n            To:INTERNAL_I2C_REGISTER_CONFIG\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 14\u0027d0 is assigned to INTERNAL_I2C_REGIS...\n            ", "to": "c8720b79-6e6a-4c6f-903a-e27e7ed93ab9", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "d44614cc-a33a-4321-8349-01d06105f2e5", "physics": true, "smooth": true, "title": "\n            From:PWDATA[13:0]\n            To:INTERNAL_I2C_REGISTER_CONFIG\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 PWDATA[13:0] is assigned to INTERNAL_I2...\n            ", "to": "c8720b79-6e6a-4c6f-903a-e27e7ed93ab9", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "c8720b79-6e6a-4c6f-903a-e27e7ed93ab9", "physics": true, "smooth": true, "title": "\n            From:INTERNAL_I2C_REGISTER_CONFIG\n            To:INTERNAL_I2C_REGISTER_CONFIG\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 INTERNAL_I2C_REGISTER_CONFIG is assigne...\n            ", "to": "c8720b79-6e6a-4c6f-903a-e27e7ed93ab9", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "48d7bb3a-a161-4d7f-86be-a83ce203acea", "physics": true, "smooth": true, "title": "\n            From:Always Block (sequential) @ (posedge PCLK)\n            To:INTERNAL_I2C_REGISTER_TIMEOUT\n            Weight:2.00\n            Relationship: Always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 assigns values to signal \u0027INTERNAL_I2C_REG...\n            ", "to": "65f13e84-0801-46ab-a23d-362931dc944a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "95217057-a162-41c4-9da6-888ab31ddc37", "physics": true, "smooth": true, "title": "\n            From:14\u0027d0\n            To:INTERNAL_I2C_REGISTER_TIMEOUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 14\u0027d0 is assigned to INTERNAL_I2C_REGIS...\n            ", "to": "65f13e84-0801-46ab-a23d-362931dc944a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "d44614cc-a33a-4321-8349-01d06105f2e5", "physics": true, "smooth": true, "title": "\n            From:PWDATA[13:0]\n            To:INTERNAL_I2C_REGISTER_TIMEOUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 PWDATA[13:0] is assigned to INTERNAL_I2...\n            ", "to": "65f13e84-0801-46ab-a23d-362931dc944a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "c10b8f69-5b23-48f8-8f51-13495ae1f047", "physics": true, "smooth": true, "title": "\n            From:fifo\n            To:clock\n            Weight:1.00\n            Relationship: fifo contains port clock.\n            ", "to": "add85113-3051-4bf8-91c8-cac0fa9ba58e", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "c10b8f69-5b23-48f8-8f51-13495ae1f047", "physics": true, "smooth": true, "title": "\n            From:fifo\n            To:reset\n            Weight:1.00\n            Relationship: fifo contains port reset.\n            ", "to": "51fbd456-5600-46fd-b343-8a5b16510d13", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "c10b8f69-5b23-48f8-8f51-13495ae1f047", "physics": true, "smooth": true, "title": "\n            From:fifo\n            To:wr_en\n            Weight:1.00\n            Relationship: fifo contains port wr_en.\n            ", "to": "f7c4a059-6f77-45aa-ae68-c08cdcd74844", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "c10b8f69-5b23-48f8-8f51-13495ae1f047", "physics": true, "smooth": true, "title": "\n            From:fifo\n            To:rd_en\n            Weight:1.00\n            Relationship: fifo contains port rd_en.\n            ", "to": "bb1fa11b-f363-4af9-bce0-fb7e43c8b684", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "c10b8f69-5b23-48f8-8f51-13495ae1f047", "physics": true, "smooth": true, "title": "\n            From:fifo\n            To:data_in\n            Weight:1.00\n            Relationship: fifo contains port data_in.\n            ", "to": "c2fc5baf-0888-4746-90cf-e7759a908665", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "c10b8f69-5b23-48f8-8f51-13495ae1f047", "physics": true, "smooth": true, "title": "\n            From:fifo\n            To:f_full\n            Weight:1.00\n            Relationship: fifo contains port f_full.\n            ", "to": "c83b0698-210c-4354-a5d1-7fa780614ecc", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "c10b8f69-5b23-48f8-8f51-13495ae1f047", "physics": true, "smooth": true, "title": "\n            From:fifo\n            To:f_empty\n            Weight:1.00\n            Relationship: fifo contains port f_empty.\n            ", "to": "f3ee3d3d-b5f2-4625-a77a-b3929bf05e4b", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "c10b8f69-5b23-48f8-8f51-13495ae1f047", "physics": true, "smooth": true, "title": "\n            From:fifo\n            To:data_out\n            Weight:1.00\n            Relationship: fifo contains port data_out.\n            ", "to": "ae6cd026-daf3-4771-8777-73ec953e2264", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "c10b8f69-5b23-48f8-8f51-13495ae1f047", "physics": true, "smooth": true, "title": "\n            From:fifo\n            To:wr\n            Weight:1.00\n            Relationship: fifo contains wire wr.\n            ", "to": "287d05e4-a6ff-4e73-b716-00f150988d32", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "c10b8f69-5b23-48f8-8f51-13495ae1f047", "physics": true, "smooth": true, "title": "\n            From:fifo\n            To:rd\n            Weight:1.00\n            Relationship: fifo contains wire rd.\n            ", "to": "bb21b226-8604-4bc0-a7df-67c4b6c44493", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "c10b8f69-5b23-48f8-8f51-13495ae1f047", "physics": true, "smooth": true, "title": "\n            From:fifo\n            To:w_counter\n            Weight:1.00\n            Relationship: fifo contains wire w_counter.\n            ", "to": "7bd23605-5fb0-454c-a1f4-0d249fc81b2a", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "c10b8f69-5b23-48f8-8f51-13495ae1f047", "physics": true, "smooth": true, "title": "\n            From:fifo\n            To:mem\n            Weight:1.00\n            Relationship: fifo contains register mem.\n            ", "to": "aa9d7780-6520-42d9-8bd2-2fba7cfb6e19", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "c10b8f69-5b23-48f8-8f51-13495ae1f047", "physics": true, "smooth": true, "title": "\n            From:fifo\n            To:wr_ptr\n            Weight:1.00\n            Relationship: fifo contains register wr_ptr.\n            ", "to": "edf7ff96-c4b1-4ac2-99bf-2f0a7886836c", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "c10b8f69-5b23-48f8-8f51-13495ae1f047", "physics": true, "smooth": true, "title": "\n            From:fifo\n            To:rd_ptr\n            Weight:1.00\n            Relationship: fifo contains register rd_ptr.\n            ", "to": "822b42fc-5727-4197-8056-dd43e539f400", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "c10b8f69-5b23-48f8-8f51-13495ae1f047", "physics": true, "smooth": true, "title": "\n            From:fifo\n            To:counter\n            Weight:1.00\n            Relationship: fifo contains register counter.\n            ", "to": "4b90bd65-b806-4642-8215-0c75e1e61743", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "c10b8f69-5b23-48f8-8f51-13495ae1f047", "physics": true, "smooth": true, "title": "\n            From:fifo\n            To:Assign: f_full = ((counter == 4\u0027d15))? 1\u0027b1:1\u0027b0\n            Weight:1.00\n            Relationship: Module \u0027fifo\u0027 contains assignment \u0027Assign: f_full = ((counter == 4\u0027d15))? 1\u0027b1:1\u0027b0\u0027.\n            ", "to": "9a1ff0e2-7fd0-4661-8f1e-1dcf0c85b0e4", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "9a1ff0e2-7fd0-4661-8f1e-1dcf0c85b0e4", "physics": true, "smooth": true, "title": "\n            From:Assign: f_full = ((counter == 4\u0027d15))? 1\u0027b1:1\u0027b0\n            To:f_full\n            Weight:1.00\n            Relationship: Assign: f_full = ((counter == 4\u0027d15))? 1\u0027b1:1\u0027b0 has left hand side f_full\n            ", "to": "c83b0698-210c-4354-a5d1-7fa780614ecc", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "9a1ff0e2-7fd0-4661-8f1e-1dcf0c85b0e4", "physics": true, "smooth": true, "title": "\n            From:Assign: f_full = ((counter == 4\u0027d15))? 1\u0027b1:1\u0027b0\n            To:((counter == 4\u0027d15))? 1\u0027b1:1\u0027b0\n            Weight:1.00\n            Relationship: Assign: f_full = ((counter == 4\u0027d15))? 1\u0027b1:1\u0027b0 has right hand side ((counter == 4\u0027d15))? 1\u0027b1:1\u0027b0\n            ", "to": "36893c49-047d-469f-9e6a-35b8f0651dfc", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "36893c49-047d-469f-9e6a-35b8f0651dfc", "physics": true, "smooth": true, "title": "\n            From:((counter == 4\u0027d15))? 1\u0027b1:1\u0027b0\n            To:f_full\n            Weight:2.00\n            Relationship: The expression/signal \u0027((counter == 4\u0027d15))? 1\u0027b1:1\u0027b0\u0027 **drives** the signal \u0027f_full\u0027 via assignmen...\n            ", "to": "c83b0698-210c-4354-a5d1-7fa780614ecc", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "c10b8f69-5b23-48f8-8f51-13495ae1f047", "physics": true, "smooth": true, "title": "\n            From:fifo\n            To:Assign: f_empty = ((counter == 4\u0027d0))? 1\u0027b1:1\u0027b0\n            Weight:1.00\n            Relationship: Module \u0027fifo\u0027 contains assignment \u0027Assign: f_empty = ((counter == 4\u0027d0))? 1\u0027b1:1\u0027b0\u0027.\n            ", "to": "bb424232-3fbf-4b1c-9ee9-61492e873cfd", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "bb424232-3fbf-4b1c-9ee9-61492e873cfd", "physics": true, "smooth": true, "title": "\n            From:Assign: f_empty = ((counter == 4\u0027d0))? 1\u0027b1:1\u0027b0\n            To:f_empty\n            Weight:1.00\n            Relationship: Assign: f_empty = ((counter == 4\u0027d0))? 1\u0027b1:1\u0027b0 has left hand side f_empty\n            ", "to": "f3ee3d3d-b5f2-4625-a77a-b3929bf05e4b", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "bb424232-3fbf-4b1c-9ee9-61492e873cfd", "physics": true, "smooth": true, "title": "\n            From:Assign: f_empty = ((counter == 4\u0027d0))? 1\u0027b1:1\u0027b0\n            To:((counter == 4\u0027d0))? 1\u0027b1:1\u0027b0\n            Weight:1.00\n            Relationship: Assign: f_empty = ((counter == 4\u0027d0))? 1\u0027b1:1\u0027b0 has right hand side ((counter == 4\u0027d0))? 1\u0027b1:1\u0027b0\n            ", "to": "14d854b7-f1fc-4da4-bfe8-697a6d52e93a", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "14d854b7-f1fc-4da4-bfe8-697a6d52e93a", "physics": true, "smooth": true, "title": "\n            From:((counter == 4\u0027d0))? 1\u0027b1:1\u0027b0\n            To:f_empty\n            Weight:2.00\n            Relationship: The expression/signal \u0027((counter == 4\u0027d0))? 1\u0027b1:1\u0027b0\u0027 **drives** the signal \u0027f_empty\u0027 via assignmen...\n            ", "to": "f3ee3d3d-b5f2-4625-a77a-b3929bf05e4b", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "c10b8f69-5b23-48f8-8f51-13495ae1f047", "physics": true, "smooth": true, "title": "\n            From:fifo\n            To:Assign: wr = ((wr_en \u0026\u0026 !f_full))? (wr_ptr + 4\u0027d1):(wr_ptr + 4\u0027d0)\n            Weight:1.00\n            Relationship: Module \u0027fifo\u0027 contains assignment \u0027Assign: wr = ((wr_en \u0026\u0026 !f_full))? (wr_ptr + 4\u0027d1):(wr_ptr + 4\u0027d0...\n            ", "to": "06466d52-c285-4bc0-81f7-799f12e640a1", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "06466d52-c285-4bc0-81f7-799f12e640a1", "physics": true, "smooth": true, "title": "\n            From:Assign: wr = ((wr_en \u0026\u0026 !f_full))? (wr_ptr + 4\u0027d1):(wr_ptr + 4\u0027d0)\n            To:wr\n            Weight:1.00\n            Relationship: Assign: wr = ((wr_en \u0026\u0026 !f_full))? (wr_ptr + 4\u0027d1):(wr_ptr + 4\u0027d0) has left hand side wr\n            ", "to": "287d05e4-a6ff-4e73-b716-00f150988d32", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "06466d52-c285-4bc0-81f7-799f12e640a1", "physics": true, "smooth": true, "title": "\n            From:Assign: wr = ((wr_en \u0026\u0026 !f_full))? (wr_ptr + 4\u0027d1):(wr_ptr + 4\u0027d0)\n            To:((wr_en \u0026\u0026 !f_full))? (wr_ptr + 4\u0027d1):(wr_ptr + 4\u0027d0)\n            Weight:1.00\n            Relationship: Assign: wr = ((wr_en \u0026\u0026 !f_full))? (wr_ptr + 4\u0027d1):(wr_ptr + 4\u0027d0) has right hand side ((wr_en \u0026\u0026 !f...\n            ", "to": "e579975b-cd92-4519-bee7-33ba0810dcf4", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "e579975b-cd92-4519-bee7-33ba0810dcf4", "physics": true, "smooth": true, "title": "\n            From:((wr_en \u0026\u0026 !f_full))? (wr_ptr + 4\u0027d1):(wr_ptr + 4\u0027d0)\n            To:wr\n            Weight:2.00\n            Relationship: The expression/signal \u0027((wr_en \u0026\u0026 !f_full))? (wr_ptr + 4\u0027d1):(wr_ptr + 4\u0027d0)\u0027 **drives** the signal ...\n            ", "to": "287d05e4-a6ff-4e73-b716-00f150988d32", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "c10b8f69-5b23-48f8-8f51-13495ae1f047", "physics": true, "smooth": true, "title": "\n            From:fifo\n            To:Assign: rd = ((rd_en \u0026\u0026 !f_empty))? (rd_ptr + 4\u0027d1):(rd_ptr + 4\u0027d0)\n            Weight:1.00\n            Relationship: Module \u0027fifo\u0027 contains assignment \u0027Assign: rd = ((rd_en \u0026\u0026 !f_empty))? (rd_ptr + 4\u0027d1):(rd_ptr + 4\u0027d...\n            ", "to": "4fad5fa2-088b-4efb-bb62-ced116e0acf8", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "4fad5fa2-088b-4efb-bb62-ced116e0acf8", "physics": true, "smooth": true, "title": "\n            From:Assign: rd = ((rd_en \u0026\u0026 !f_empty))? (rd_ptr + 4\u0027d1):(rd_ptr + 4\u0027d0)\n            To:rd\n            Weight:1.00\n            Relationship: Assign: rd = ((rd_en \u0026\u0026 !f_empty))? (rd_ptr + 4\u0027d1):(rd_ptr + 4\u0027d0) has left hand side rd\n            ", "to": "bb21b226-8604-4bc0-a7df-67c4b6c44493", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "4fad5fa2-088b-4efb-bb62-ced116e0acf8", "physics": true, "smooth": true, "title": "\n            From:Assign: rd = ((rd_en \u0026\u0026 !f_empty))? (rd_ptr + 4\u0027d1):(rd_ptr + 4\u0027d0)\n            To:((rd_en \u0026\u0026 !f_empty))? (rd_ptr + 4\u0027d1):(rd_ptr + 4\u0027d0)\n            Weight:1.00\n            Relationship: Assign: rd = ((rd_en \u0026\u0026 !f_empty))? (rd_ptr + 4\u0027d1):(rd_ptr + 4\u0027d0) has right hand side ((rd_en \u0026\u0026 !...\n            ", "to": "6ce04f32-8f0e-4e08-acec-ac488603bdce", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "6ce04f32-8f0e-4e08-acec-ac488603bdce", "physics": true, "smooth": true, "title": "\n            From:((rd_en \u0026\u0026 !f_empty))? (rd_ptr + 4\u0027d1):(rd_ptr + 4\u0027d0)\n            To:rd\n            Weight:2.00\n            Relationship: The expression/signal \u0027((rd_en \u0026\u0026 !f_empty))? (rd_ptr + 4\u0027d1):(rd_ptr + 4\u0027d0)\u0027 **drives** the signal...\n            ", "to": "bb21b226-8604-4bc0-a7df-67c4b6c44493", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "c10b8f69-5b23-48f8-8f51-13495ae1f047", "physics": true, "smooth": true, "title": "\n            From:fifo\n            To:Assign: w_counter = (((rd_en \u0026\u0026 !f_empty) \u0026\u0026 !wr_en))? (counter - 4\u0027d1):(((wr_en \u0026\u0026 !f_full) \u0026\u0026 !rd_en))? (counter + 4\u0027d1):(w_counter + 4\u0027d0)\n            Weight:1.00\n            Relationship: Module \u0027fifo\u0027 contains assignment \u0027Assign: w_counter = (((rd_en \u0026\u0026 !f_empty) \u0026\u0026 !wr_en))? (counter -...\n            ", "to": "093dc86d-2bce-4cc1-ba98-32473d0772be", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "093dc86d-2bce-4cc1-ba98-32473d0772be", "physics": true, "smooth": true, "title": "\n            From:Assign: w_counter = (((rd_en \u0026\u0026 !f_empty) \u0026\u0026 !wr_en))? (counter - 4\u0027d1):(((wr_en \u0026\u0026 !f_full) \u0026\u0026 !rd_en))? (counter + 4\u0027d1):(w_counter + 4\u0027d0)\n            To:w_counter\n            Weight:1.00\n            Relationship: Assign: w_counter = (((rd_en \u0026\u0026 !f_empty) \u0026\u0026 !wr_en))? (counter - 4\u0027d1):(((wr_en \u0026\u0026 !f_full) \u0026\u0026 !rd_...\n            ", "to": "7bd23605-5fb0-454c-a1f4-0d249fc81b2a", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "093dc86d-2bce-4cc1-ba98-32473d0772be", "physics": true, "smooth": true, "title": "\n            From:Assign: w_counter = (((rd_en \u0026\u0026 !f_empty) \u0026\u0026 !wr_en))? (counter - 4\u0027d1):(((wr_en \u0026\u0026 !f_full) \u0026\u0026 !rd_en))? (counter + 4\u0027d1):(w_counter + 4\u0027d0)\n            To:(((rd_en \u0026\u0026 !f_empty) \u0026\u0026 !wr_en))? (counter - 4\u0027d1):(((wr_en \u0026\u0026 !f_full) \u0026\u0026 !rd_en))? (counter + 4\u0027d1):(w_counter + 4\u0027d0)\n            Weight:1.00\n            Relationship: Assign: w_counter = (((rd_en \u0026\u0026 !f_empty) \u0026\u0026 !wr_en))? (counter - 4\u0027d1):(((wr_en \u0026\u0026 !f_full) \u0026\u0026 !rd_...\n            ", "to": "b660bbdc-f994-4630-917a-3d8af4461c7f", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "b660bbdc-f994-4630-917a-3d8af4461c7f", "physics": true, "smooth": true, "title": "\n            From:(((rd_en \u0026\u0026 !f_empty) \u0026\u0026 !wr_en))? (counter - 4\u0027d1):(((wr_en \u0026\u0026 !f_full) \u0026\u0026 !rd_en))? (counter + 4\u0027d1):(w_counter + 4\u0027d0)\n            To:w_counter\n            Weight:2.00\n            Relationship: The expression/signal \u0027(((rd_en \u0026\u0026 !f_empty) \u0026\u0026 !wr_en))? (counter - 4\u0027d1):(((wr_en \u0026\u0026 !f_full) \u0026\u0026 !...\n            ", "to": "7bd23605-5fb0-454c-a1f4-0d249fc81b2a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "c10b8f69-5b23-48f8-8f51-13495ae1f047", "physics": true, "smooth": true, "title": "\n            From:fifo\n            To:Assign: data_out = mem[rd_ptr]\n            Weight:1.00\n            Relationship: Module \u0027fifo\u0027 contains assignment \u0027Assign: data_out = mem[rd_ptr]\u0027.\n            ", "to": "42556c20-c4e6-4077-b6a5-f3402c96b151", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "42556c20-c4e6-4077-b6a5-f3402c96b151", "physics": true, "smooth": true, "title": "\n            From:Assign: data_out = mem[rd_ptr]\n            To:data_out\n            Weight:1.00\n            Relationship: Assign: data_out = mem[rd_ptr] has left hand side data_out\n            ", "to": "ae6cd026-daf3-4771-8777-73ec953e2264", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "42556c20-c4e6-4077-b6a5-f3402c96b151", "physics": true, "smooth": true, "title": "\n            From:Assign: data_out = mem[rd_ptr]\n            To:mem[rd_ptr]\n            Weight:1.00\n            Relationship: Assign: data_out = mem[rd_ptr] has right hand side mem[rd_ptr]\n            ", "to": "25e746d0-15a0-42b7-82a3-e0bc90d4b3e0", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "25e746d0-15a0-42b7-82a3-e0bc90d4b3e0", "physics": true, "smooth": true, "title": "\n            From:mem[rd_ptr]\n            To:data_out\n            Weight:2.00\n            Relationship: The expression/signal \u0027mem[rd_ptr]\u0027 **drives** the signal \u0027data_out\u0027 via assignment \u0027Assign: data_ou...\n            ", "to": "ae6cd026-daf3-4771-8777-73ec953e2264", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "c10b8f69-5b23-48f8-8f51-13495ae1f047", "physics": true, "smooth": true, "title": "\n            From:fifo\n            To:Always Block (sequential) @ (posedge clock)\n            Weight:1.00\n            Relationship: Module \u0027fifo\u0027 contains always block \u0027Always Block (sequential) @ (posedge clock)\u0027.\n            ", "to": "c706b2af-84bb-4e8d-8a87-6ca72e797440", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "c706b2af-84bb-4e8d-8a87-6ca72e797440", "physics": true, "smooth": true, "title": "\n            From:Always Block (sequential) @ (posedge clock)\n            To:clock\n            Weight:1.00\n            Relationship: Always block \u0027Always Block (sequential) @ (posedge clock)\u0027 is sensitive to posedge signal \u0027clock\u0027.\n            ", "to": "add85113-3051-4bf8-91c8-cac0fa9ba58e", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "c706b2af-84bb-4e8d-8a87-6ca72e797440", "physics": true, "smooth": true, "title": "\n            From:Always Block (sequential) @ (posedge clock)\n            To:wr_ptr\n            Weight:2.00\n            Relationship: Always block \u0027Always Block (sequential) @ (posedge clock)\u0027 assigns values to signal \u0027wr_ptr\u0027.\n            ", "to": "edf7ff96-c4b1-4ac2-99bf-2f0a7886836c", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "bfc33523-11b7-4b1b-b4fb-e4c356c93cbe", "physics": true, "smooth": true, "title": "\n            From:{AWIDTH{{1\u0027b0}}}\n            To:wr_ptr\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge clock)\u0027 {AWIDTH{{1\u0027b0}}} is assigned to wr_ptr...\n            ", "to": "edf7ff96-c4b1-4ac2-99bf-2f0a7886836c", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "287d05e4-a6ff-4e73-b716-00f150988d32", "physics": true, "smooth": true, "title": "\n            From:wr\n            To:wr_ptr\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge clock)\u0027 wr is assigned to wr_ptr,the assignmen...\n            ", "to": "edf7ff96-c4b1-4ac2-99bf-2f0a7886836c", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "c706b2af-84bb-4e8d-8a87-6ca72e797440", "physics": true, "smooth": true, "title": "\n            From:Always Block (sequential) @ (posedge clock)\n            To:mem[wr_ptr]\n            Weight:2.00\n            Relationship: Always block \u0027Always Block (sequential) @ (posedge clock)\u0027 assigns values to signal \u0027mem[wr_ptr]\u0027.\n            ", "to": "ac6c27ab-49e6-42e2-9578-93bb73126f33", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "c2fc5baf-0888-4746-90cf-e7759a908665", "physics": true, "smooth": true, "title": "\n            From:data_in\n            To:mem[wr_ptr]\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge clock)\u0027 data_in is assigned to mem[wr_ptr],the...\n            ", "to": "ac6c27ab-49e6-42e2-9578-93bb73126f33", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "c10b8f69-5b23-48f8-8f51-13495ae1f047", "physics": true, "smooth": true, "title": "\n            From:fifo\n            To:Always Block (sequential) @ (posedge clock)\n            Weight:1.00\n            Relationship: Module \u0027fifo\u0027 contains always block \u0027Always Block (sequential) @ (posedge clock)\u0027.\n            ", "to": "c706b2af-84bb-4e8d-8a87-6ca72e797440", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "c706b2af-84bb-4e8d-8a87-6ca72e797440", "physics": true, "smooth": true, "title": "\n            From:Always Block (sequential) @ (posedge clock)\n            To:clock\n            Weight:1.00\n            Relationship: Always block \u0027Always Block (sequential) @ (posedge clock)\u0027 is sensitive to posedge signal \u0027clock\u0027.\n            ", "to": "add85113-3051-4bf8-91c8-cac0fa9ba58e", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "c706b2af-84bb-4e8d-8a87-6ca72e797440", "physics": true, "smooth": true, "title": "\n            From:Always Block (sequential) @ (posedge clock)\n            To:rd_ptr\n            Weight:2.00\n            Relationship: Always block \u0027Always Block (sequential) @ (posedge clock)\u0027 assigns values to signal \u0027rd_ptr\u0027.\n            ", "to": "822b42fc-5727-4197-8056-dd43e539f400", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "bfc33523-11b7-4b1b-b4fb-e4c356c93cbe", "physics": true, "smooth": true, "title": "\n            From:{AWIDTH{{1\u0027b0}}}\n            To:rd_ptr\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge clock)\u0027 {AWIDTH{{1\u0027b0}}} is assigned to rd_ptr...\n            ", "to": "822b42fc-5727-4197-8056-dd43e539f400", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "bb21b226-8604-4bc0-a7df-67c4b6c44493", "physics": true, "smooth": true, "title": "\n            From:rd\n            To:rd_ptr\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge clock)\u0027 rd is assigned to rd_ptr,the assignmen...\n            ", "to": "822b42fc-5727-4197-8056-dd43e539f400", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "c10b8f69-5b23-48f8-8f51-13495ae1f047", "physics": true, "smooth": true, "title": "\n            From:fifo\n            To:Always Block (sequential) @ (posedge clock)\n            Weight:1.00\n            Relationship: Module \u0027fifo\u0027 contains always block \u0027Always Block (sequential) @ (posedge clock)\u0027.\n            ", "to": "c706b2af-84bb-4e8d-8a87-6ca72e797440", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "c706b2af-84bb-4e8d-8a87-6ca72e797440", "physics": true, "smooth": true, "title": "\n            From:Always Block (sequential) @ (posedge clock)\n            To:clock\n            Weight:1.00\n            Relationship: Always block \u0027Always Block (sequential) @ (posedge clock)\u0027 is sensitive to posedge signal \u0027clock\u0027.\n            ", "to": "add85113-3051-4bf8-91c8-cac0fa9ba58e", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "c706b2af-84bb-4e8d-8a87-6ca72e797440", "physics": true, "smooth": true, "title": "\n            From:Always Block (sequential) @ (posedge clock)\n            To:counter\n            Weight:2.00\n            Relationship: Always block \u0027Always Block (sequential) @ (posedge clock)\u0027 assigns values to signal \u0027counter\u0027.\n            ", "to": "4b90bd65-b806-4642-8215-0c75e1e61743", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "bfc33523-11b7-4b1b-b4fb-e4c356c93cbe", "physics": true, "smooth": true, "title": "\n            From:{AWIDTH{{1\u0027b0}}}\n            To:counter\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge clock)\u0027 {AWIDTH{{1\u0027b0}}} is assigned to counte...\n            ", "to": "4b90bd65-b806-4642-8215-0c75e1e61743", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "7bd23605-5fb0-454c-a1f4-0d249fc81b2a", "physics": true, "smooth": true, "title": "\n            From:w_counter\n            To:counter\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge clock)\u0027 w_counter is assigned to counter,the a...\n            ", "to": "4b90bd65-b806-4642-8215-0c75e1e61743", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "7bd23605-5fb0-454c-a1f4-0d249fc81b2a", "physics": true, "smooth": true, "title": "\n            From:w_counter\n            To:counter\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge clock)\u0027 w_counter is assigned to counter,the a...\n            ", "to": "4b90bd65-b806-4642-8215-0c75e1e61743", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "6e7db46d-b0e5-4f95-80e2-2f0198bcd428", "physics": true, "smooth": true, "title": "\n            From:i2c\n            To:PCLK\n            Weight:1.00\n            Relationship: i2c contains port PCLK.\n            ", "to": "c3fd26c0-eb76-42a2-a570-4b63ebec1e73", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "6e7db46d-b0e5-4f95-80e2-2f0198bcd428", "physics": true, "smooth": true, "title": "\n            From:i2c\n            To:PRESETn\n            Weight:1.00\n            Relationship: i2c contains port PRESETn.\n            ", "to": "172022c5-9ccc-42b4-b15b-3b14031c3d60", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "6e7db46d-b0e5-4f95-80e2-2f0198bcd428", "physics": true, "smooth": true, "title": "\n            From:i2c\n            To:PADDR\n            Weight:1.00\n            Relationship: i2c contains port PADDR.\n            ", "to": "c58a98f0-7523-4fb5-be8b-501d7d83439f", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "6e7db46d-b0e5-4f95-80e2-2f0198bcd428", "physics": true, "smooth": true, "title": "\n            From:i2c\n            To:PWDATA\n            Weight:1.00\n            Relationship: i2c contains port PWDATA.\n            ", "to": "9fa11a49-534c-404c-b0f6-a9035255d6c1", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "6e7db46d-b0e5-4f95-80e2-2f0198bcd428", "physics": true, "smooth": true, "title": "\n            From:i2c\n            To:PWRITE\n            Weight:1.00\n            Relationship: i2c contains port PWRITE.\n            ", "to": "f227ec37-6fd3-433d-9a97-e0a836e01fbc", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "6e7db46d-b0e5-4f95-80e2-2f0198bcd428", "physics": true, "smooth": true, "title": "\n            From:i2c\n            To:PSELx\n            Weight:1.00\n            Relationship: i2c contains port PSELx.\n            ", "to": "a36c609e-8c07-4b2c-a814-7fac2018dc84", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "6e7db46d-b0e5-4f95-80e2-2f0198bcd428", "physics": true, "smooth": true, "title": "\n            From:i2c\n            To:PENABLE\n            Weight:1.00\n            Relationship: i2c contains port PENABLE.\n            ", "to": "08d07b59-21a8-4ee4-ba77-353f5aa6ec8b", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "6e7db46d-b0e5-4f95-80e2-2f0198bcd428", "physics": true, "smooth": true, "title": "\n            From:i2c\n            To:PREADY\n            Weight:1.00\n            Relationship: i2c contains port PREADY.\n            ", "to": "fbdf9a24-81a5-4b69-87d2-b7189752dbdc", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "6e7db46d-b0e5-4f95-80e2-2f0198bcd428", "physics": true, "smooth": true, "title": "\n            From:i2c\n            To:PSLVERR\n            Weight:1.00\n            Relationship: i2c contains port PSLVERR.\n            ", "to": "5785c34c-1a3b-4acb-b7b6-be7810f1342e", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "6e7db46d-b0e5-4f95-80e2-2f0198bcd428", "physics": true, "smooth": true, "title": "\n            From:i2c\n            To:INT_RX\n            Weight:1.00\n            Relationship: i2c contains port INT_RX.\n            ", "to": "9c4be9fd-4de9-4e2f-a143-e155a2b7f1a4", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "6e7db46d-b0e5-4f95-80e2-2f0198bcd428", "physics": true, "smooth": true, "title": "\n            From:i2c\n            To:INT_TX\n            Weight:1.00\n            Relationship: i2c contains port INT_TX.\n            ", "to": "ba4d502b-e473-4e65-a969-7d72cc22a1c3", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "6e7db46d-b0e5-4f95-80e2-2f0198bcd428", "physics": true, "smooth": true, "title": "\n            From:i2c\n            To:PRDATA\n            Weight:1.00\n            Relationship: i2c contains port PRDATA.\n            ", "to": "60bcfbbb-80aa-4a16-bc05-6c231f1b6f52", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "6e7db46d-b0e5-4f95-80e2-2f0198bcd428", "physics": true, "smooth": true, "title": "\n            From:i2c\n            To:SDA_ENABLE\n            Weight:1.00\n            Relationship: i2c contains port SDA_ENABLE.\n            ", "to": "522ca4fe-a133-4b23-901e-c76b91d43e56", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "6e7db46d-b0e5-4f95-80e2-2f0198bcd428", "physics": true, "smooth": true, "title": "\n            From:i2c\n            To:SCL_ENABLE\n            Weight:1.00\n            Relationship: i2c contains port SCL_ENABLE.\n            ", "to": "1aac44fb-95ba-46f6-a105-068f3502fd1c", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "6e7db46d-b0e5-4f95-80e2-2f0198bcd428", "physics": true, "smooth": true, "title": "\n            From:i2c\n            To:SDA\n            Weight:1.00\n            Relationship: i2c contains port SDA.\n            ", "to": "ef140f75-87a5-4d13-b6fb-57b20415104d", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "6e7db46d-b0e5-4f95-80e2-2f0198bcd428", "physics": true, "smooth": true, "title": "\n            From:i2c\n            To:SCL\n            Weight:1.00\n            Relationship: i2c contains port SCL.\n            ", "to": "93e34262-6721-485b-a525-b0e1774f5417", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "6e7db46d-b0e5-4f95-80e2-2f0198bcd428", "physics": true, "smooth": true, "title": "\n            From:i2c\n            To:RESET_N\n            Weight:1.00\n            Relationship: i2c contains wire RESET_N.\n            ", "to": "181a5626-a1f9-4d9c-9579-3119fc62730a", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "6e7db46d-b0e5-4f95-80e2-2f0198bcd428", "physics": true, "smooth": true, "title": "\n            From:i2c\n            To:TX_RD_EN\n            Weight:1.00\n            Relationship: i2c contains wire TX_RD_EN.\n            ", "to": "6d11fa3d-83df-41b3-83ac-5475b78dc638", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "6e7db46d-b0e5-4f95-80e2-2f0198bcd428", "physics": true, "smooth": true, "title": "\n            From:i2c\n            To:TX_F_EMPTY\n            Weight:1.00\n            Relationship: i2c contains wire TX_F_EMPTY.\n            ", "to": "adcef79b-8098-45f2-8b5f-ca72b0843b85", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "6e7db46d-b0e5-4f95-80e2-2f0198bcd428", "physics": true, "smooth": true, "title": "\n            From:i2c\n            To:TX_F_FULL\n            Weight:1.00\n            Relationship: i2c contains wire TX_F_FULL.\n            ", "to": "315a7143-5f3b-4ca9-abb7-b923dca97368", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "6e7db46d-b0e5-4f95-80e2-2f0198bcd428", "physics": true, "smooth": true, "title": "\n            From:i2c\n            To:TX_DATA_IN\n            Weight:1.00\n            Relationship: i2c contains wire TX_DATA_IN.\n            ", "to": "43502a29-96ea-4fae-8d02-2ce852de0fd4", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "6e7db46d-b0e5-4f95-80e2-2f0198bcd428", "physics": true, "smooth": true, "title": "\n            From:i2c\n            To:TX_DATA_OUT\n            Weight:1.00\n            Relationship: i2c contains wire TX_DATA_OUT.\n            ", "to": "3dfe68cf-1986-4ea3-a292-fddaa48de68b", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "6e7db46d-b0e5-4f95-80e2-2f0198bcd428", "physics": true, "smooth": true, "title": "\n            From:i2c\n            To:TX_WRITE_ENA\n            Weight:1.00\n            Relationship: i2c contains wire TX_WRITE_ENA.\n            ", "to": "d9921c1b-bfa5-42c4-bb0f-8fdec9aed255", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "6e7db46d-b0e5-4f95-80e2-2f0198bcd428", "physics": true, "smooth": true, "title": "\n            From:i2c\n            To:RX_RD_EN\n            Weight:1.00\n            Relationship: i2c contains wire RX_RD_EN.\n            ", "to": "86028b77-a0a2-44a8-bb6e-8268de106d35", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "6e7db46d-b0e5-4f95-80e2-2f0198bcd428", "physics": true, "smooth": true, "title": "\n            From:i2c\n            To:RX_F_EMPTY\n            Weight:1.00\n            Relationship: i2c contains wire RX_F_EMPTY.\n            ", "to": "b395b68d-6284-496a-87c3-0788028188a3", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "6e7db46d-b0e5-4f95-80e2-2f0198bcd428", "physics": true, "smooth": true, "title": "\n            From:i2c\n            To:RX_F_FULL\n            Weight:1.00\n            Relationship: i2c contains wire RX_F_FULL.\n            ", "to": "50e377ac-a56b-49aa-bca4-87d24f5b683e", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "6e7db46d-b0e5-4f95-80e2-2f0198bcd428", "physics": true, "smooth": true, "title": "\n            From:i2c\n            To:RX_DATA_IN\n            Weight:1.00\n            Relationship: i2c contains wire RX_DATA_IN.\n            ", "to": "81f89dc4-5802-4ef7-a13d-a6cb22f1d617", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "6e7db46d-b0e5-4f95-80e2-2f0198bcd428", "physics": true, "smooth": true, "title": "\n            From:i2c\n            To:RX_DATA_OUT\n            Weight:1.00\n            Relationship: i2c contains wire RX_DATA_OUT.\n            ", "to": "ccc60740-2641-43c2-801f-2b1d7cf694ae", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "6e7db46d-b0e5-4f95-80e2-2f0198bcd428", "physics": true, "smooth": true, "title": "\n            From:i2c\n            To:RX_WRITE_ENA\n            Weight:1.00\n            Relationship: i2c contains wire RX_WRITE_ENA.\n            ", "to": "dab8248d-fc0a-444e-9dd0-7418f133452d", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "6e7db46d-b0e5-4f95-80e2-2f0198bcd428", "physics": true, "smooth": true, "title": "\n            From:i2c\n            To:REGISTER_CONFIG\n            Weight:1.00\n            Relationship: i2c contains wire REGISTER_CONFIG.\n            ", "to": "6783ee68-45e6-4cda-884e-b5fd41a7db41", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "6e7db46d-b0e5-4f95-80e2-2f0198bcd428", "physics": true, "smooth": true, "title": "\n            From:i2c\n            To:TIMEOUT_CONFIG\n            Weight:1.00\n            Relationship: i2c contains wire TIMEOUT_CONFIG.\n            ", "to": "8a4952cc-c06e-4467-9a34-fd70630d84d7", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "6e7db46d-b0e5-4f95-80e2-2f0198bcd428", "physics": true, "smooth": true, "title": "\n            From:i2c\n            To:error\n            Weight:1.00\n            Relationship: i2c contains wire error.\n            ", "to": "c2a3c45f-7d2c-4bfd-8209-3e679a347184", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "6e7db46d-b0e5-4f95-80e2-2f0198bcd428", "physics": true, "smooth": true, "title": "\n            From:i2c\n            To:tx_empty\n            Weight:1.00\n            Relationship: i2c contains wire tx_empty.\n            ", "to": "cc463604-ee59-4042-a0aa-02c15172daa2", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "6e7db46d-b0e5-4f95-80e2-2f0198bcd428", "physics": true, "smooth": true, "title": "\n            From:i2c\n            To:rx_empty\n            Weight:1.00\n            Relationship: i2c contains wire rx_empty.\n            ", "to": "e3c32f66-936c-4169-b084-5ee6b432b229", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "6e7db46d-b0e5-4f95-80e2-2f0198bcd428", "physics": true, "smooth": true, "title": "\n            From:i2c\n            To:w_full\n            Weight:1.00\n            Relationship: i2c contains wire w_full.\n            ", "to": "5f4ffd35-e997-44ac-8174-b8b4d2a5e9ad", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "6e7db46d-b0e5-4f95-80e2-2f0198bcd428", "physics": true, "smooth": true, "title": "\n            From:i2c\n            To:Assign: RESET_N = ((PRESETn == 0))? 1\u0027b1:1\u0027b0\n            Weight:1.00\n            Relationship: Module \u0027i2c\u0027 contains assignment \u0027Assign: RESET_N = ((PRESETn == 0))? 1\u0027b1:1\u0027b0\u0027.\n            ", "to": "1b8b42ca-c683-4839-a04f-78b8dd3ea31e", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "1b8b42ca-c683-4839-a04f-78b8dd3ea31e", "physics": true, "smooth": true, "title": "\n            From:Assign: RESET_N = ((PRESETn == 0))? 1\u0027b1:1\u0027b0\n            To:RESET_N\n            Weight:1.00\n            Relationship: Assign: RESET_N = ((PRESETn == 0))? 1\u0027b1:1\u0027b0 has left hand side RESET_N\n            ", "to": "181a5626-a1f9-4d9c-9579-3119fc62730a", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "1b8b42ca-c683-4839-a04f-78b8dd3ea31e", "physics": true, "smooth": true, "title": "\n            From:Assign: RESET_N = ((PRESETn == 0))? 1\u0027b1:1\u0027b0\n            To:((PRESETn == 0))? 1\u0027b1:1\u0027b0\n            Weight:1.00\n            Relationship: Assign: RESET_N = ((PRESETn == 0))? 1\u0027b1:1\u0027b0 has right hand side ((PRESETn == 0))? 1\u0027b1:1\u0027b0\n            ", "to": "59390338-360d-4756-986e-0459151103de", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "59390338-360d-4756-986e-0459151103de", "physics": true, "smooth": true, "title": "\n            From:((PRESETn == 0))? 1\u0027b1:1\u0027b0\n            To:RESET_N\n            Weight:2.00\n            Relationship: The expression/signal \u0027((PRESETn == 0))? 1\u0027b1:1\u0027b0\u0027 **drives** the signal \u0027RESET_N\u0027 via assignment \u0027...\n            ", "to": "181a5626-a1f9-4d9c-9579-3119fc62730a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "6e7db46d-b0e5-4f95-80e2-2f0198bcd428", "physics": true, "smooth": true, "title": "\n            From:i2c\n            To:Assign: TX_F_FULL = w_full\n            Weight:1.00\n            Relationship: Module \u0027i2c\u0027 contains assignment \u0027Assign: TX_F_FULL = w_full\u0027.\n            ", "to": "3efe5869-d972-4751-b55f-9541772600d0", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "3efe5869-d972-4751-b55f-9541772600d0", "physics": true, "smooth": true, "title": "\n            From:Assign: TX_F_FULL = w_full\n            To:TX_F_FULL\n            Weight:1.00\n            Relationship: Assign: TX_F_FULL = w_full has left hand side TX_F_FULL\n            ", "to": "315a7143-5f3b-4ca9-abb7-b923dca97368", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "3efe5869-d972-4751-b55f-9541772600d0", "physics": true, "smooth": true, "title": "\n            From:Assign: TX_F_FULL = w_full\n            To:w_full\n            Weight:1.00\n            Relationship: Assign: TX_F_FULL = w_full has right hand side w_full\n            ", "to": "5f4ffd35-e997-44ac-8174-b8b4d2a5e9ad", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "5f4ffd35-e997-44ac-8174-b8b4d2a5e9ad", "physics": true, "smooth": true, "title": "\n            From:w_full\n            To:TX_F_FULL\n            Weight:2.00\n            Relationship: The expression/signal \u0027w_full\u0027 **drives** the signal \u0027TX_F_FULL\u0027 via assignment \u0027Assign: TX_F_FULL =...\n            ", "to": "315a7143-5f3b-4ca9-abb7-b923dca97368", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "074f89b4-c8f3-44c6-8e29-1a6c76eda287", "physics": true, "smooth": true, "title": "\n            From:module_i2c\n            To:PCLK\n            Weight:1.00\n            Relationship: module_i2c contains port PCLK.\n            ", "to": "c3fd26c0-eb76-42a2-a570-4b63ebec1e73", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "074f89b4-c8f3-44c6-8e29-1a6c76eda287", "physics": true, "smooth": true, "title": "\n            From:module_i2c\n            To:PRESETn\n            Weight:1.00\n            Relationship: module_i2c contains port PRESETn.\n            ", "to": "172022c5-9ccc-42b4-b15b-3b14031c3d60", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "074f89b4-c8f3-44c6-8e29-1a6c76eda287", "physics": true, "smooth": true, "title": "\n            From:module_i2c\n            To:fifo_tx_f_full\n            Weight:1.00\n            Relationship: module_i2c contains port fifo_tx_f_full.\n            ", "to": "ede4edfc-d21f-4db3-87e3-70a9d41d8a93", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "074f89b4-c8f3-44c6-8e29-1a6c76eda287", "physics": true, "smooth": true, "title": "\n            From:module_i2c\n            To:fifo_tx_f_empty\n            Weight:1.00\n            Relationship: module_i2c contains port fifo_tx_f_empty.\n            ", "to": "3afbee51-f53d-4981-b897-55f285815512", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "074f89b4-c8f3-44c6-8e29-1a6c76eda287", "physics": true, "smooth": true, "title": "\n            From:module_i2c\n            To:fifo_tx_data_out\n            Weight:1.00\n            Relationship: module_i2c contains port fifo_tx_data_out.\n            ", "to": "1a8d131d-1ae7-4ddf-89ba-a5c4d5e7f049", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "074f89b4-c8f3-44c6-8e29-1a6c76eda287", "physics": true, "smooth": true, "title": "\n            From:module_i2c\n            To:fifo_rx_f_full\n            Weight:1.00\n            Relationship: module_i2c contains port fifo_rx_f_full.\n            ", "to": "3dfb07c3-0fcf-4484-8cee-c5d4657bdc65", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "074f89b4-c8f3-44c6-8e29-1a6c76eda287", "physics": true, "smooth": true, "title": "\n            From:module_i2c\n            To:fifo_rx_f_empty\n            Weight:1.00\n            Relationship: module_i2c contains port fifo_rx_f_empty.\n            ", "to": "8eae01ee-ea1a-43b5-b49b-c4843e5e585c", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "074f89b4-c8f3-44c6-8e29-1a6c76eda287", "physics": true, "smooth": true, "title": "\n            From:module_i2c\n            To:fifo_rx_wr_en\n            Weight:1.00\n            Relationship: module_i2c contains port fifo_rx_wr_en.\n            ", "to": "5e9e3f90-6d7e-454a-8463-1d5d30fa0fa0", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "074f89b4-c8f3-44c6-8e29-1a6c76eda287", "physics": true, "smooth": true, "title": "\n            From:module_i2c\n            To:fifo_rx_data_in\n            Weight:1.00\n            Relationship: module_i2c contains port fifo_rx_data_in.\n            ", "to": "098f9b88-44e4-4c5c-a4ad-4f6689c8076e", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "074f89b4-c8f3-44c6-8e29-1a6c76eda287", "physics": true, "smooth": true, "title": "\n            From:module_i2c\n            To:DATA_CONFIG_REG\n            Weight:1.00\n            Relationship: module_i2c contains port DATA_CONFIG_REG.\n            ", "to": "30ff8014-cdb1-4ba2-9164-a445cc84a6c5", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "074f89b4-c8f3-44c6-8e29-1a6c76eda287", "physics": true, "smooth": true, "title": "\n            From:module_i2c\n            To:TIMEOUT_TX\n            Weight:1.00\n            Relationship: module_i2c contains port TIMEOUT_TX.\n            ", "to": "5e4c8d35-1446-4b02-80bb-0ad564a80f51", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "074f89b4-c8f3-44c6-8e29-1a6c76eda287", "physics": true, "smooth": true, "title": "\n            From:module_i2c\n            To:fifo_tx_rd_en\n            Weight:1.00\n            Relationship: module_i2c contains port fifo_tx_rd_en.\n            ", "to": "2c28e821-9431-4f38-ac91-94b3338630ca", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "074f89b4-c8f3-44c6-8e29-1a6c76eda287", "physics": true, "smooth": true, "title": "\n            From:module_i2c\n            To:TX_EMPTY\n            Weight:1.00\n            Relationship: module_i2c contains port TX_EMPTY.\n            ", "to": "e2f1d7c3-6b17-419e-862c-e7d97e8e0587", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "074f89b4-c8f3-44c6-8e29-1a6c76eda287", "physics": true, "smooth": true, "title": "\n            From:module_i2c\n            To:RX_EMPTY\n            Weight:1.00\n            Relationship: module_i2c contains port RX_EMPTY.\n            ", "to": "44e2c756-2185-419f-afa3-653e77044cfc", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "074f89b4-c8f3-44c6-8e29-1a6c76eda287", "physics": true, "smooth": true, "title": "\n            From:module_i2c\n            To:ERROR\n            Weight:1.00\n            Relationship: module_i2c contains port ERROR.\n            ", "to": "313823a3-3ffb-4841-a92b-32a705a75a20", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "074f89b4-c8f3-44c6-8e29-1a6c76eda287", "physics": true, "smooth": true, "title": "\n            From:module_i2c\n            To:ENABLE_SDA\n            Weight:1.00\n            Relationship: module_i2c contains port ENABLE_SDA.\n            ", "to": "607c798d-879a-4457-9a37-4dcd88817850", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "074f89b4-c8f3-44c6-8e29-1a6c76eda287", "physics": true, "smooth": true, "title": "\n            From:module_i2c\n            To:ENABLE_SCL\n            Weight:1.00\n            Relationship: module_i2c contains port ENABLE_SCL.\n            ", "to": "7fb02bd1-0cc3-4b6f-9d6f-175486bb3665", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "074f89b4-c8f3-44c6-8e29-1a6c76eda287", "physics": true, "smooth": true, "title": "\n            From:module_i2c\n            To:SDA\n            Weight:1.00\n            Relationship: module_i2c contains port SDA.\n            ", "to": "ef140f75-87a5-4d13-b6fb-57b20415104d", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "074f89b4-c8f3-44c6-8e29-1a6c76eda287", "physics": true, "smooth": true, "title": "\n            From:module_i2c\n            To:SCL\n            Weight:1.00\n            Relationship: module_i2c contains port SCL.\n            ", "to": "93e34262-6721-485b-a525-b0e1774f5417", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "074f89b4-c8f3-44c6-8e29-1a6c76eda287", "physics": true, "smooth": true, "title": "\n            From:module_i2c\n            To:fifo_rx_wr_en\n            Weight:1.00\n            Relationship: module_i2c contains register fifo_rx_wr_en.\n            ", "to": "5e9e3f90-6d7e-454a-8463-1d5d30fa0fa0", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "074f89b4-c8f3-44c6-8e29-1a6c76eda287", "physics": true, "smooth": true, "title": "\n            From:module_i2c\n            To:fifo_rx_data_in\n            Weight:1.00\n            Relationship: module_i2c contains register fifo_rx_data_in.\n            ", "to": "098f9b88-44e4-4c5c-a4ad-4f6689c8076e", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "074f89b4-c8f3-44c6-8e29-1a6c76eda287", "physics": true, "smooth": true, "title": "\n            From:module_i2c\n            To:fifo_tx_rd_en\n            Weight:1.00\n            Relationship: module_i2c contains register fifo_tx_rd_en.\n            ", "to": "2c28e821-9431-4f38-ac91-94b3338630ca", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "074f89b4-c8f3-44c6-8e29-1a6c76eda287", "physics": true, "smooth": true, "title": "\n            From:module_i2c\n            To:count_tx\n            Weight:1.00\n            Relationship: module_i2c contains register count_tx.\n            ", "to": "c46d7c65-0391-4f7a-9f65-7bbe8a54bf49", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "074f89b4-c8f3-44c6-8e29-1a6c76eda287", "physics": true, "smooth": true, "title": "\n            From:module_i2c\n            To:count_rx\n            Weight:1.00\n            Relationship: module_i2c contains register count_rx.\n            ", "to": "19a8a5da-e3c6-40ac-95e9-d4963ac520e0", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "074f89b4-c8f3-44c6-8e29-1a6c76eda287", "physics": true, "smooth": true, "title": "\n            From:module_i2c\n            To:count_send_data\n            Weight:1.00\n            Relationship: module_i2c contains register count_send_data.\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "074f89b4-c8f3-44c6-8e29-1a6c76eda287", "physics": true, "smooth": true, "title": "\n            From:module_i2c\n            To:count_receive_data\n            Weight:1.00\n            Relationship: module_i2c contains register count_receive_data.\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "074f89b4-c8f3-44c6-8e29-1a6c76eda287", "physics": true, "smooth": true, "title": "\n            From:module_i2c\n            To:count_timeout\n            Weight:1.00\n            Relationship: module_i2c contains register count_timeout.\n            ", "to": "c8019e9e-45b4-495e-bada-85d4e1707429", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "074f89b4-c8f3-44c6-8e29-1a6c76eda287", "physics": true, "smooth": true, "title": "\n            From:module_i2c\n            To:BR_CLK_O\n            Weight:1.00\n            Relationship: module_i2c contains register BR_CLK_O.\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "074f89b4-c8f3-44c6-8e29-1a6c76eda287", "physics": true, "smooth": true, "title": "\n            From:module_i2c\n            To:SDA_OUT\n            Weight:1.00\n            Relationship: module_i2c contains register SDA_OUT.\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "074f89b4-c8f3-44c6-8e29-1a6c76eda287", "physics": true, "smooth": true, "title": "\n            From:module_i2c\n            To:BR_CLK_O_RX\n            Weight:1.00\n            Relationship: module_i2c contains register BR_CLK_O_RX.\n            ", "to": "13f54a47-4175-4271-a3e3-b7b74ca669cc", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "074f89b4-c8f3-44c6-8e29-1a6c76eda287", "physics": true, "smooth": true, "title": "\n            From:module_i2c\n            To:SDA_OUT_RX\n            Weight:1.00\n            Relationship: module_i2c contains register SDA_OUT_RX.\n            ", "to": "c8934979-4073-451c-8287-3ef12b5863bb", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "074f89b4-c8f3-44c6-8e29-1a6c76eda287", "physics": true, "smooth": true, "title": "\n            From:module_i2c\n            To:RESPONSE\n            Weight:1.00\n            Relationship: module_i2c contains register RESPONSE.\n            ", "to": "519e1cbc-cd76-42a6-ae0d-03c09f995730", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "074f89b4-c8f3-44c6-8e29-1a6c76eda287", "physics": true, "smooth": true, "title": "\n            From:module_i2c\n            To:state_tx\n            Weight:1.00\n            Relationship: module_i2c contains register state_tx.\n            ", "to": "8d7c3435-0002-4b61-8167-82ebb01de4be", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "074f89b4-c8f3-44c6-8e29-1a6c76eda287", "physics": true, "smooth": true, "title": "\n            From:module_i2c\n            To:next_state_tx\n            Weight:1.00\n            Relationship: module_i2c contains register next_state_tx.\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "074f89b4-c8f3-44c6-8e29-1a6c76eda287", "physics": true, "smooth": true, "title": "\n            From:module_i2c\n            To:state_rx\n            Weight:1.00\n            Relationship: module_i2c contains register state_rx.\n            ", "to": "7f49fe84-95e2-4bfb-b4b6-44507d9cd22b", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "074f89b4-c8f3-44c6-8e29-1a6c76eda287", "physics": true, "smooth": true, "title": "\n            From:module_i2c\n            To:next_state_rx\n            Weight:1.00\n            Relationship: module_i2c contains register next_state_rx.\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "074f89b4-c8f3-44c6-8e29-1a6c76eda287", "physics": true, "smooth": true, "title": "\n            From:module_i2c\n            To:Assign: TX_EMPTY = ((fifo_tx_f_empty == 1\u0027b1))? 1\u0027b1:1\u0027b0\n            Weight:1.00\n            Relationship: Module \u0027module_i2c\u0027 contains assignment \u0027Assign: TX_EMPTY = ((fifo_tx_f_empty == 1\u0027b1))? 1\u0027b1:1\u0027b0\u0027.\n            ", "to": "79c52ade-eec6-4a2a-a662-b302f0d6a78d", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "79c52ade-eec6-4a2a-a662-b302f0d6a78d", "physics": true, "smooth": true, "title": "\n            From:Assign: TX_EMPTY = ((fifo_tx_f_empty == 1\u0027b1))? 1\u0027b1:1\u0027b0\n            To:TX_EMPTY\n            Weight:1.00\n            Relationship: Assign: TX_EMPTY = ((fifo_tx_f_empty == 1\u0027b1))? 1\u0027b1:1\u0027b0 has left hand side TX_EMPTY\n            ", "to": "e2f1d7c3-6b17-419e-862c-e7d97e8e0587", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "79c52ade-eec6-4a2a-a662-b302f0d6a78d", "physics": true, "smooth": true, "title": "\n            From:Assign: TX_EMPTY = ((fifo_tx_f_empty == 1\u0027b1))? 1\u0027b1:1\u0027b0\n            To:((fifo_tx_f_empty == 1\u0027b1))? 1\u0027b1:1\u0027b0\n            Weight:1.00\n            Relationship: Assign: TX_EMPTY = ((fifo_tx_f_empty == 1\u0027b1))? 1\u0027b1:1\u0027b0 has right hand side ((fifo_tx_f_empty == 1...\n            ", "to": "597db4b8-8d3f-417b-adec-a8e70de4744f", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "597db4b8-8d3f-417b-adec-a8e70de4744f", "physics": true, "smooth": true, "title": "\n            From:((fifo_tx_f_empty == 1\u0027b1))? 1\u0027b1:1\u0027b0\n            To:TX_EMPTY\n            Weight:2.00\n            Relationship: The expression/signal \u0027((fifo_tx_f_empty == 1\u0027b1))? 1\u0027b1:1\u0027b0\u0027 **drives** the signal \u0027TX_EMPTY\u0027 via ...\n            ", "to": "e2f1d7c3-6b17-419e-862c-e7d97e8e0587", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "074f89b4-c8f3-44c6-8e29-1a6c76eda287", "physics": true, "smooth": true, "title": "\n            From:module_i2c\n            To:Assign: RX_EMPTY = ((fifo_rx_f_empty == 1\u0027b1))? 1\u0027b1:1\u0027b0\n            Weight:1.00\n            Relationship: Module \u0027module_i2c\u0027 contains assignment \u0027Assign: RX_EMPTY = ((fifo_rx_f_empty == 1\u0027b1))? 1\u0027b1:1\u0027b0\u0027.\n            ", "to": "18553ef7-d545-4738-a175-9e0c279acf6c", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "18553ef7-d545-4738-a175-9e0c279acf6c", "physics": true, "smooth": true, "title": "\n            From:Assign: RX_EMPTY = ((fifo_rx_f_empty == 1\u0027b1))? 1\u0027b1:1\u0027b0\n            To:RX_EMPTY\n            Weight:1.00\n            Relationship: Assign: RX_EMPTY = ((fifo_rx_f_empty == 1\u0027b1))? 1\u0027b1:1\u0027b0 has left hand side RX_EMPTY\n            ", "to": "44e2c756-2185-419f-afa3-653e77044cfc", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "18553ef7-d545-4738-a175-9e0c279acf6c", "physics": true, "smooth": true, "title": "\n            From:Assign: RX_EMPTY = ((fifo_rx_f_empty == 1\u0027b1))? 1\u0027b1:1\u0027b0\n            To:((fifo_rx_f_empty == 1\u0027b1))? 1\u0027b1:1\u0027b0\n            Weight:1.00\n            Relationship: Assign: RX_EMPTY = ((fifo_rx_f_empty == 1\u0027b1))? 1\u0027b1:1\u0027b0 has right hand side ((fifo_rx_f_empty == 1...\n            ", "to": "52ef76c6-2d74-4b4d-b0ed-a2e8dae5bffc", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "52ef76c6-2d74-4b4d-b0ed-a2e8dae5bffc", "physics": true, "smooth": true, "title": "\n            From:((fifo_rx_f_empty == 1\u0027b1))? 1\u0027b1:1\u0027b0\n            To:RX_EMPTY\n            Weight:2.00\n            Relationship: The expression/signal \u0027((fifo_rx_f_empty == 1\u0027b1))? 1\u0027b1:1\u0027b0\u0027 **drives** the signal \u0027RX_EMPTY\u0027 via ...\n            ", "to": "44e2c756-2185-419f-afa3-653e77044cfc", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "074f89b4-c8f3-44c6-8e29-1a6c76eda287", "physics": true, "smooth": true, "title": "\n            From:module_i2c\n            To:Assign: SDA = (((((((DATA_CONFIG_REG[0] == 1\u0027b1) \u0026 (DATA_CONFIG_REG[1] == 1\u0027b0)) \u0026 (state_tx != RESPONSE_CIN)) \u0026 (state_tx != RESPONSE_ADDRESS)) \u0026 (state_tx != RESPONSE_DATA0_1)) \u0026 (state_tx != RESPONSE_DATA1_1)))? SDA_OUT:SDA_OUT_RX\n            Weight:1.00\n            Relationship: Module \u0027module_i2c\u0027 contains assignment \u0027Assign: SDA = (((((((DATA_CONFIG_REG[0] == 1\u0027b1) \u0026 (DATA_CO...\n            ", "to": "e1600849-6f89-42ce-b2a8-1eb519170dd5", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "e1600849-6f89-42ce-b2a8-1eb519170dd5", "physics": true, "smooth": true, "title": "\n            From:Assign: SDA = (((((((DATA_CONFIG_REG[0] == 1\u0027b1) \u0026 (DATA_CONFIG_REG[1] == 1\u0027b0)) \u0026 (state_tx != RESPONSE_CIN)) \u0026 (state_tx != RESPONSE_ADDRESS)) \u0026 (state_tx != RESPONSE_DATA0_1)) \u0026 (state_tx != RESPONSE_DATA1_1)))? SDA_OUT:SDA_OUT_RX\n            To:SDA\n            Weight:1.00\n            Relationship: Assign: SDA = (((((((DATA_CONFIG_REG[0] == 1\u0027b1) \u0026 (DATA_CONFIG_REG[1] == 1\u0027b0)) \u0026 (state_tx != RESP...\n            ", "to": "ef140f75-87a5-4d13-b6fb-57b20415104d", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "e1600849-6f89-42ce-b2a8-1eb519170dd5", "physics": true, "smooth": true, "title": "\n            From:Assign: SDA = (((((((DATA_CONFIG_REG[0] == 1\u0027b1) \u0026 (DATA_CONFIG_REG[1] == 1\u0027b0)) \u0026 (state_tx != RESPONSE_CIN)) \u0026 (state_tx != RESPONSE_ADDRESS)) \u0026 (state_tx != RESPONSE_DATA0_1)) \u0026 (state_tx != RESPONSE_DATA1_1)))? SDA_OUT:SDA_OUT_RX\n            To:(((((((DATA_CONFIG_REG[0] == 1\u0027b1) \u0026 (DATA_CONFIG_REG[1] == 1\u0027b0)) \u0026 (state_tx != RESPONSE_CIN)) \u0026 (state_tx != RESPONSE_ADDRESS)) \u0026 (state_tx != RESPONSE_DATA0_1)) \u0026 (state_tx != RESPONSE_DATA1_1)))? SDA_OUT:SDA_OUT_RX\n            Weight:1.00\n            Relationship: Assign: SDA = (((((((DATA_CONFIG_REG[0] == 1\u0027b1) \u0026 (DATA_CONFIG_REG[1] == 1\u0027b0)) \u0026 (state_tx != RESP...\n            ", "to": "8957a9cb-25a6-41da-be42-aa3f1f34bf61", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "8957a9cb-25a6-41da-be42-aa3f1f34bf61", "physics": true, "smooth": true, "title": "\n            From:(((((((DATA_CONFIG_REG[0] == 1\u0027b1) \u0026 (DATA_CONFIG_REG[1] == 1\u0027b0)) \u0026 (state_tx != RESPONSE_CIN)) \u0026 (state_tx != RESPONSE_ADDRESS)) \u0026 (state_tx != RESPONSE_DATA0_1)) \u0026 (state_tx != RESPONSE_DATA1_1)))? SDA_OUT:SDA_OUT_RX\n            To:SDA\n            Weight:2.00\n            Relationship: The expression/signal \u0027(((((((DATA_CONFIG_REG[0] == 1\u0027b1) \u0026 (DATA_CONFIG_REG[1] == 1\u0027b0)) \u0026 (state_t...\n            ", "to": "ef140f75-87a5-4d13-b6fb-57b20415104d", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "074f89b4-c8f3-44c6-8e29-1a6c76eda287", "physics": true, "smooth": true, "title": "\n            From:module_i2c\n            To:Assign: SCL = (((DATA_CONFIG_REG[0] == 1\u0027b1) \u0026 (DATA_CONFIG_REG[1] == 1\u0027b0)))? BR_CLK_O:BR_CLK_O_RX\n            Weight:1.00\n            Relationship: Module \u0027module_i2c\u0027 contains assignment \u0027Assign: SCL = (((DATA_CONFIG_REG[0] == 1\u0027b1) \u0026 (DATA_CONFIG...\n            ", "to": "296ffff1-6366-41e4-941b-6197be904c72", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "296ffff1-6366-41e4-941b-6197be904c72", "physics": true, "smooth": true, "title": "\n            From:Assign: SCL = (((DATA_CONFIG_REG[0] == 1\u0027b1) \u0026 (DATA_CONFIG_REG[1] == 1\u0027b0)))? BR_CLK_O:BR_CLK_O_RX\n            To:SCL\n            Weight:1.00\n            Relationship: Assign: SCL = (((DATA_CONFIG_REG[0] == 1\u0027b1) \u0026 (DATA_CONFIG_REG[1] == 1\u0027b0)))? BR_CLK_O:BR_CLK_O_RX ...\n            ", "to": "93e34262-6721-485b-a525-b0e1774f5417", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "296ffff1-6366-41e4-941b-6197be904c72", "physics": true, "smooth": true, "title": "\n            From:Assign: SCL = (((DATA_CONFIG_REG[0] == 1\u0027b1) \u0026 (DATA_CONFIG_REG[1] == 1\u0027b0)))? BR_CLK_O:BR_CLK_O_RX\n            To:(((DATA_CONFIG_REG[0] == 1\u0027b1) \u0026 (DATA_CONFIG_REG[1] == 1\u0027b0)))? BR_CLK_O:BR_CLK_O_RX\n            Weight:1.00\n            Relationship: Assign: SCL = (((DATA_CONFIG_REG[0] == 1\u0027b1) \u0026 (DATA_CONFIG_REG[1] == 1\u0027b0)))? BR_CLK_O:BR_CLK_O_RX ...\n            ", "to": "58fc6d43-6522-48e0-8cdf-58d67e9a85e9", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "58fc6d43-6522-48e0-8cdf-58d67e9a85e9", "physics": true, "smooth": true, "title": "\n            From:(((DATA_CONFIG_REG[0] == 1\u0027b1) \u0026 (DATA_CONFIG_REG[1] == 1\u0027b0)))? BR_CLK_O:BR_CLK_O_RX\n            To:SCL\n            Weight:2.00\n            Relationship: The expression/signal \u0027(((DATA_CONFIG_REG[0] == 1\u0027b1) \u0026 (DATA_CONFIG_REG[1] == 1\u0027b0)))? BR_CLK_O:BR_...\n            ", "to": "93e34262-6721-485b-a525-b0e1774f5417", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "074f89b4-c8f3-44c6-8e29-1a6c76eda287", "physics": true, "smooth": true, "title": "\n            From:module_i2c\n            To:Assign: ERROR = (((DATA_CONFIG_REG[0] == 1\u0027b1) \u0026 (DATA_CONFIG_REG[1] == 1\u0027b1)))? 1\u0027b1:1\u0027b0\n            Weight:1.00\n            Relationship: Module \u0027module_i2c\u0027 contains assignment \u0027Assign: ERROR = (((DATA_CONFIG_REG[0] == 1\u0027b1) \u0026 (DATA_CONF...\n            ", "to": "5406d6bf-2388-4211-97ff-b5b07d2e46ba", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "5406d6bf-2388-4211-97ff-b5b07d2e46ba", "physics": true, "smooth": true, "title": "\n            From:Assign: ERROR = (((DATA_CONFIG_REG[0] == 1\u0027b1) \u0026 (DATA_CONFIG_REG[1] == 1\u0027b1)))? 1\u0027b1:1\u0027b0\n            To:ERROR\n            Weight:1.00\n            Relationship: Assign: ERROR = (((DATA_CONFIG_REG[0] == 1\u0027b1) \u0026 (DATA_CONFIG_REG[1] == 1\u0027b1)))? 1\u0027b1:1\u0027b0 has left ...\n            ", "to": "313823a3-3ffb-4841-a92b-32a705a75a20", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "5406d6bf-2388-4211-97ff-b5b07d2e46ba", "physics": true, "smooth": true, "title": "\n            From:Assign: ERROR = (((DATA_CONFIG_REG[0] == 1\u0027b1) \u0026 (DATA_CONFIG_REG[1] == 1\u0027b1)))? 1\u0027b1:1\u0027b0\n            To:(((DATA_CONFIG_REG[0] == 1\u0027b1) \u0026 (DATA_CONFIG_REG[1] == 1\u0027b1)))? 1\u0027b1:1\u0027b0\n            Weight:1.00\n            Relationship: Assign: ERROR = (((DATA_CONFIG_REG[0] == 1\u0027b1) \u0026 (DATA_CONFIG_REG[1] == 1\u0027b1)))? 1\u0027b1:1\u0027b0 has right...\n            ", "to": "18993318-6143-4296-ad15-64cdb81c8fae", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "18993318-6143-4296-ad15-64cdb81c8fae", "physics": true, "smooth": true, "title": "\n            From:(((DATA_CONFIG_REG[0] == 1\u0027b1) \u0026 (DATA_CONFIG_REG[1] == 1\u0027b1)))? 1\u0027b1:1\u0027b0\n            To:ERROR\n            Weight:2.00\n            Relationship: The expression/signal \u0027(((DATA_CONFIG_REG[0] == 1\u0027b1) \u0026 (DATA_CONFIG_REG[1] == 1\u0027b1)))? 1\u0027b1:1\u0027b0\u0027 *...\n            ", "to": "313823a3-3ffb-4841-a92b-32a705a75a20", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "074f89b4-c8f3-44c6-8e29-1a6c76eda287", "physics": true, "smooth": true, "title": "\n            From:module_i2c\n            To:Assign: ENABLE_SDA = (((((state_rx == RESPONSE_CIN) || (state_rx == RESPONSE_ADDRESS)) || (state_rx == RESPONSE_DATA0_1)) || (state_rx == RESPONSE_DATA1_1)))? 1\u0027b1:(((((state_tx == RESPONSE_CIN) || (state_tx == RESPONSE_ADDRESS)) || (state_tx == RESPONSE_DATA0_1)) || (state_tx == RESPONSE_DATA1_1)))? 1\u0027b0:1\u0027b1\n            Weight:1.00\n            Relationship: Module \u0027module_i2c\u0027 contains assignment \u0027Assign: ENABLE_SDA = (((((state_rx == RESPONSE_CIN) || (sta...\n            ", "to": "f902847e-1869-4fd5-acb7-83e7ae9ef945", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "f902847e-1869-4fd5-acb7-83e7ae9ef945", "physics": true, "smooth": true, "title": "\n            From:Assign: ENABLE_SDA = (((((state_rx == RESPONSE_CIN) || (state_rx == RESPONSE_ADDRESS)) || (state_rx == RESPONSE_DATA0_1)) || (state_rx == RESPONSE_DATA1_1)))? 1\u0027b1:(((((state_tx == RESPONSE_CIN) || (state_tx == RESPONSE_ADDRESS)) || (state_tx == RESPONSE_DATA0_1)) || (state_tx == RESPONSE_DATA1_1)))? 1\u0027b0:1\u0027b1\n            To:ENABLE_SDA\n            Weight:1.00\n            Relationship: Assign: ENABLE_SDA = (((((state_rx == RESPONSE_CIN) || (state_rx == RESPONSE_ADDRESS)) || (state_rx ...\n            ", "to": "607c798d-879a-4457-9a37-4dcd88817850", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "f902847e-1869-4fd5-acb7-83e7ae9ef945", "physics": true, "smooth": true, "title": "\n            From:Assign: ENABLE_SDA = (((((state_rx == RESPONSE_CIN) || (state_rx == RESPONSE_ADDRESS)) || (state_rx == RESPONSE_DATA0_1)) || (state_rx == RESPONSE_DATA1_1)))? 1\u0027b1:(((((state_tx == RESPONSE_CIN) || (state_tx == RESPONSE_ADDRESS)) || (state_tx == RESPONSE_DATA0_1)) || (state_tx == RESPONSE_DATA1_1)))? 1\u0027b0:1\u0027b1\n            To:(((((state_rx == RESPONSE_CIN) || (state_rx == RESPONSE_ADDRESS)) || (state_rx == RESPONSE_DATA0_1)) || (state_rx == RESPONSE_DATA1_1)))? 1\u0027b1:(((((state_tx == RESPONSE_CIN) || (state_tx == RESPONSE_ADDRESS)) || (state_tx == RESPONSE_DATA0_1)) || (state_tx == RESPONSE_DATA1_1)))? 1\u0027b0:1\u0027b1\n            Weight:1.00\n            Relationship: Assign: ENABLE_SDA = (((((state_rx == RESPONSE_CIN) || (state_rx == RESPONSE_ADDRESS)) || (state_rx ...\n            ", "to": "853dcbe9-03c6-4265-bfe1-257394ddfcbd", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "853dcbe9-03c6-4265-bfe1-257394ddfcbd", "physics": true, "smooth": true, "title": "\n            From:(((((state_rx == RESPONSE_CIN) || (state_rx == RESPONSE_ADDRESS)) || (state_rx == RESPONSE_DATA0_1)) || (state_rx == RESPONSE_DATA1_1)))? 1\u0027b1:(((((state_tx == RESPONSE_CIN) || (state_tx == RESPONSE_ADDRESS)) || (state_tx == RESPONSE_DATA0_1)) || (state_tx == RESPONSE_DATA1_1)))? 1\u0027b0:1\u0027b1\n            To:ENABLE_SDA\n            Weight:2.00\n            Relationship: The expression/signal \u0027(((((state_rx == RESPONSE_CIN) || (state_rx == RESPONSE_ADDRESS)) || (state_r...\n            ", "to": "607c798d-879a-4457-9a37-4dcd88817850", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "074f89b4-c8f3-44c6-8e29-1a6c76eda287", "physics": true, "smooth": true, "title": "\n            From:module_i2c\n            To:Assign: ENABLE_SCL = (((((state_rx == RESPONSE_CIN) || (state_rx == RESPONSE_ADDRESS)) || (state_rx == RESPONSE_DATA0_1)) || (state_rx == RESPONSE_DATA1_1)))? 1\u0027b1:(((((state_tx == RESPONSE_CIN) || (state_tx == RESPONSE_ADDRESS)) || (state_tx == RESPONSE_DATA0_1)) || (state_tx == RESPONSE_DATA1_1)))? 1\u0027b1:1\u0027b0\n            Weight:1.00\n            Relationship: Module \u0027module_i2c\u0027 contains assignment \u0027Assign: ENABLE_SCL = (((((state_rx == RESPONSE_CIN) || (sta...\n            ", "to": "3344b1d5-ace2-406b-bda4-84f329310a4c", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "3344b1d5-ace2-406b-bda4-84f329310a4c", "physics": true, "smooth": true, "title": "\n            From:Assign: ENABLE_SCL = (((((state_rx == RESPONSE_CIN) || (state_rx == RESPONSE_ADDRESS)) || (state_rx == RESPONSE_DATA0_1)) || (state_rx == RESPONSE_DATA1_1)))? 1\u0027b1:(((((state_tx == RESPONSE_CIN) || (state_tx == RESPONSE_ADDRESS)) || (state_tx == RESPONSE_DATA0_1)) || (state_tx == RESPONSE_DATA1_1)))? 1\u0027b1:1\u0027b0\n            To:ENABLE_SCL\n            Weight:1.00\n            Relationship: Assign: ENABLE_SCL = (((((state_rx == RESPONSE_CIN) || (state_rx == RESPONSE_ADDRESS)) || (state_rx ...\n            ", "to": "7fb02bd1-0cc3-4b6f-9d6f-175486bb3665", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "3344b1d5-ace2-406b-bda4-84f329310a4c", "physics": true, "smooth": true, "title": "\n            From:Assign: ENABLE_SCL = (((((state_rx == RESPONSE_CIN) || (state_rx == RESPONSE_ADDRESS)) || (state_rx == RESPONSE_DATA0_1)) || (state_rx == RESPONSE_DATA1_1)))? 1\u0027b1:(((((state_tx == RESPONSE_CIN) || (state_tx == RESPONSE_ADDRESS)) || (state_tx == RESPONSE_DATA0_1)) || (state_tx == RESPONSE_DATA1_1)))? 1\u0027b1:1\u0027b0\n            To:(((((state_rx == RESPONSE_CIN) || (state_rx == RESPONSE_ADDRESS)) || (state_rx == RESPONSE_DATA0_1)) || (state_rx == RESPONSE_DATA1_1)))? 1\u0027b1:(((((state_tx == RESPONSE_CIN) || (state_tx == RESPONSE_ADDRESS)) || (state_tx == RESPONSE_DATA0_1)) || (state_tx == RESPONSE_DATA1_1)))? 1\u0027b1:1\u0027b0\n            Weight:1.00\n            Relationship: Assign: ENABLE_SCL = (((((state_rx == RESPONSE_CIN) || (state_rx == RESPONSE_ADDRESS)) || (state_rx ...\n            ", "to": "7d8e27ba-e0c4-48a8-86d5-4aa318da55d1", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "7d8e27ba-e0c4-48a8-86d5-4aa318da55d1", "physics": true, "smooth": true, "title": "\n            From:(((((state_rx == RESPONSE_CIN) || (state_rx == RESPONSE_ADDRESS)) || (state_rx == RESPONSE_DATA0_1)) || (state_rx == RESPONSE_DATA1_1)))? 1\u0027b1:(((((state_tx == RESPONSE_CIN) || (state_tx == RESPONSE_ADDRESS)) || (state_tx == RESPONSE_DATA0_1)) || (state_tx == RESPONSE_DATA1_1)))? 1\u0027b1:1\u0027b0\n            To:ENABLE_SCL\n            Weight:2.00\n            Relationship: The expression/signal \u0027(((((state_rx == RESPONSE_CIN) || (state_rx == RESPONSE_ADDRESS)) || (state_r...\n            ", "to": "7fb02bd1-0cc3-4b6f-9d6f-175486bb3665", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "074f89b4-c8f3-44c6-8e29-1a6c76eda287", "physics": true, "smooth": true, "title": "\n            From:module_i2c\n            To:Always Block (combinational) @ ()\n            Weight:1.00\n            Relationship: Module \u0027module_i2c\u0027 contains always block \u0027Always Block (combinational) @ ()\u0027.\n            ", "to": "e9144ce5-3f3c-41fc-91fd-5cee695339f7", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "e9144ce5-3f3c-41fc-91fd-5cee695339f7", "physics": true, "smooth": true, "title": "\n            From:Always Block (combinational) @ ()\n            To:next_state_tx\n            Weight:2.00\n            Relationship: Always block \u0027Always Block (combinational) @ ()\u0027 assigns values to signal \u0027next_state_tx\u0027.\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "8d7c3435-0002-4b61-8167-82ebb01de4be", "physics": true, "smooth": true, "title": "\n            From:state_tx\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 state_tx is assigned to next_state_tx,the assign...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "42ed3325-6f40-4efd-8163-ba604e0a6e55", "physics": true, "smooth": true, "title": "\n            From:IDLE\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 IDLE is assigned to next_state_tx,the assignment...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "42ed3325-6f40-4efd-8163-ba604e0a6e55", "physics": true, "smooth": true, "title": "\n            From:IDLE\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 IDLE is assigned to next_state_tx,the assignment...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "d1202d30-0bdf-4eee-826b-c6ab1c0d8683", "physics": true, "smooth": true, "title": "\n            From:START\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 START is assigned to next_state_tx,the assignmen...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "d1202d30-0bdf-4eee-826b-c6ab1c0d8683", "physics": true, "smooth": true, "title": "\n            From:START\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 START is assigned to next_state_tx,the assignmen...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "d9b28480-8cef-4f62-8d04-0de4cfa0f039", "physics": true, "smooth": true, "title": "\n            From:CONTROLIN_1\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 CONTROLIN_1 is assigned to next_state_tx,the ass...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "d9b28480-8cef-4f62-8d04-0de4cfa0f039", "physics": true, "smooth": true, "title": "\n            From:CONTROLIN_1\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 CONTROLIN_1 is assigned to next_state_tx,the ass...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "83131e95-0ae9-45cd-a1ee-fe5155251b17", "physics": true, "smooth": true, "title": "\n            From:CONTROLIN_2\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 CONTROLIN_2 is assigned to next_state_tx,the ass...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "83131e95-0ae9-45cd-a1ee-fe5155251b17", "physics": true, "smooth": true, "title": "\n            From:CONTROLIN_2\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 CONTROLIN_2 is assigned to next_state_tx,the ass...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "602816b2-0182-4399-a1d6-e5045f761e90", "physics": true, "smooth": true, "title": "\n            From:CONTROLIN_3\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 CONTROLIN_3 is assigned to next_state_tx,the ass...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "602816b2-0182-4399-a1d6-e5045f761e90", "physics": true, "smooth": true, "title": "\n            From:CONTROLIN_3\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 CONTROLIN_3 is assigned to next_state_tx,the ass...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "04598cce-9787-45d8-96bf-bdb29470d395", "physics": true, "smooth": true, "title": "\n            From:CONTROLIN_4\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 CONTROLIN_4 is assigned to next_state_tx,the ass...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "04598cce-9787-45d8-96bf-bdb29470d395", "physics": true, "smooth": true, "title": "\n            From:CONTROLIN_4\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 CONTROLIN_4 is assigned to next_state_tx,the ass...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "346ada3a-5ee3-4b5c-9dd3-88b7c41403b2", "physics": true, "smooth": true, "title": "\n            From:CONTROLIN_5\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 CONTROLIN_5 is assigned to next_state_tx,the ass...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "346ada3a-5ee3-4b5c-9dd3-88b7c41403b2", "physics": true, "smooth": true, "title": "\n            From:CONTROLIN_5\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 CONTROLIN_5 is assigned to next_state_tx,the ass...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "560c8ab9-2b72-4c1a-9330-8f2180b7a598", "physics": true, "smooth": true, "title": "\n            From:CONTROLIN_6\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 CONTROLIN_6 is assigned to next_state_tx,the ass...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "560c8ab9-2b72-4c1a-9330-8f2180b7a598", "physics": true, "smooth": true, "title": "\n            From:CONTROLIN_6\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 CONTROLIN_6 is assigned to next_state_tx,the ass...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "dbcc3191-25ff-4091-95b8-c776351e3062", "physics": true, "smooth": true, "title": "\n            From:CONTROLIN_7\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 CONTROLIN_7 is assigned to next_state_tx,the ass...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "dbcc3191-25ff-4091-95b8-c776351e3062", "physics": true, "smooth": true, "title": "\n            From:CONTROLIN_7\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 CONTROLIN_7 is assigned to next_state_tx,the ass...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "d313d175-673c-4a5a-92d2-40bbf635cdde", "physics": true, "smooth": true, "title": "\n            From:CONTROLIN_8\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 CONTROLIN_8 is assigned to next_state_tx,the ass...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "d313d175-673c-4a5a-92d2-40bbf635cdde", "physics": true, "smooth": true, "title": "\n            From:CONTROLIN_8\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 CONTROLIN_8 is assigned to next_state_tx,the ass...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "36471f19-76da-4be7-8661-84aa225b2c3d", "physics": true, "smooth": true, "title": "\n            From:RESPONSE_CIN\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 RESPONSE_CIN is assigned to next_state_tx,the as...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "36471f19-76da-4be7-8661-84aa225b2c3d", "physics": true, "smooth": true, "title": "\n            From:RESPONSE_CIN\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 RESPONSE_CIN is assigned to next_state_tx,the as...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "9d522b80-76fa-4f03-807d-6b8598e48481", "physics": true, "smooth": true, "title": "\n            From:DELAY_BYTES\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DELAY_BYTES is assigned to next_state_tx,the ass...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "0a6bd29c-21da-4a31-92b0-91db8f64144f", "physics": true, "smooth": true, "title": "\n            From:NACK\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 NACK is assigned to next_state_tx,the assignment...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "92ef9a2a-183a-4a64-817f-ba3cdda48aa7", "physics": true, "smooth": true, "title": "\n            From:ADDRESS_1\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 ADDRESS_1 is assigned to next_state_tx,the assig...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fe5d25ff-c150-40c3-a113-d76bd7e06347", "physics": true, "smooth": true, "title": "\n            From:ADDRESS_2\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 ADDRESS_2 is assigned to next_state_tx,the assig...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fe5d25ff-c150-40c3-a113-d76bd7e06347", "physics": true, "smooth": true, "title": "\n            From:ADDRESS_2\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 ADDRESS_2 is assigned to next_state_tx,the assig...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "dfe27cbd-495c-4c1b-a123-ea00963047ec", "physics": true, "smooth": true, "title": "\n            From:ADDRESS_3\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 ADDRESS_3 is assigned to next_state_tx,the assig...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "dfe27cbd-495c-4c1b-a123-ea00963047ec", "physics": true, "smooth": true, "title": "\n            From:ADDRESS_3\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 ADDRESS_3 is assigned to next_state_tx,the assig...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "c78a2d8c-98f9-4114-8a27-fa78f5c63cee", "physics": true, "smooth": true, "title": "\n            From:ADDRESS_4\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 ADDRESS_4 is assigned to next_state_tx,the assig...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "c78a2d8c-98f9-4114-8a27-fa78f5c63cee", "physics": true, "smooth": true, "title": "\n            From:ADDRESS_4\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 ADDRESS_4 is assigned to next_state_tx,the assig...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "304c46ac-e7c8-4054-8fa1-e951b84c820c", "physics": true, "smooth": true, "title": "\n            From:ADDRESS_5\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 ADDRESS_5 is assigned to next_state_tx,the assig...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "304c46ac-e7c8-4054-8fa1-e951b84c820c", "physics": true, "smooth": true, "title": "\n            From:ADDRESS_5\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 ADDRESS_5 is assigned to next_state_tx,the assig...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "6e90f9d1-5554-4187-a369-cdab87aaf046", "physics": true, "smooth": true, "title": "\n            From:ADDRESS_6\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 ADDRESS_6 is assigned to next_state_tx,the assig...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "6e90f9d1-5554-4187-a369-cdab87aaf046", "physics": true, "smooth": true, "title": "\n            From:ADDRESS_6\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 ADDRESS_6 is assigned to next_state_tx,the assig...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "ef4f93eb-0fdf-4d3e-9aa3-4c872c1f8978", "physics": true, "smooth": true, "title": "\n            From:ADDRESS_7\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 ADDRESS_7 is assigned to next_state_tx,the assig...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "ef4f93eb-0fdf-4d3e-9aa3-4c872c1f8978", "physics": true, "smooth": true, "title": "\n            From:ADDRESS_7\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 ADDRESS_7 is assigned to next_state_tx,the assig...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "8c997087-1606-4ff2-9ef5-2057d18f8637", "physics": true, "smooth": true, "title": "\n            From:ADDRESS_8\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 ADDRESS_8 is assigned to next_state_tx,the assig...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "8c997087-1606-4ff2-9ef5-2057d18f8637", "physics": true, "smooth": true, "title": "\n            From:ADDRESS_8\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 ADDRESS_8 is assigned to next_state_tx,the assig...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "dead527d-ab06-41e1-ae59-b0dd733c8990", "physics": true, "smooth": true, "title": "\n            From:RESPONSE_ADDRESS\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 RESPONSE_ADDRESS is assigned to next_state_tx,th...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "dead527d-ab06-41e1-ae59-b0dd733c8990", "physics": true, "smooth": true, "title": "\n            From:RESPONSE_ADDRESS\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 RESPONSE_ADDRESS is assigned to next_state_tx,th...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "9d522b80-76fa-4f03-807d-6b8598e48481", "physics": true, "smooth": true, "title": "\n            From:DELAY_BYTES\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DELAY_BYTES is assigned to next_state_tx,the ass...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "0a6bd29c-21da-4a31-92b0-91db8f64144f", "physics": true, "smooth": true, "title": "\n            From:NACK\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 NACK is assigned to next_state_tx,the assignment...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "b2d0426f-9436-4c30-9174-e8094c19e425", "physics": true, "smooth": true, "title": "\n            From:DATA0_1\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DATA0_1 is assigned to next_state_tx,the assignm...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "9fe63611-f3c6-4c80-a442-9052d6725424", "physics": true, "smooth": true, "title": "\n            From:DATA0_2\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DATA0_2 is assigned to next_state_tx,the assignm...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "9fe63611-f3c6-4c80-a442-9052d6725424", "physics": true, "smooth": true, "title": "\n            From:DATA0_2\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DATA0_2 is assigned to next_state_tx,the assignm...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "322a56ad-63ba-40fa-8b26-0a43d08a1c26", "physics": true, "smooth": true, "title": "\n            From:DATA0_3\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DATA0_3 is assigned to next_state_tx,the assignm...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "322a56ad-63ba-40fa-8b26-0a43d08a1c26", "physics": true, "smooth": true, "title": "\n            From:DATA0_3\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DATA0_3 is assigned to next_state_tx,the assignm...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "1a34fda1-64a6-4c5c-84cf-a86e47e21c8c", "physics": true, "smooth": true, "title": "\n            From:DATA0_4\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DATA0_4 is assigned to next_state_tx,the assignm...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "1a34fda1-64a6-4c5c-84cf-a86e47e21c8c", "physics": true, "smooth": true, "title": "\n            From:DATA0_4\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DATA0_4 is assigned to next_state_tx,the assignm...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "7a6b30b1-b2fd-4e65-875d-d16fd344bf9e", "physics": true, "smooth": true, "title": "\n            From:DATA0_5\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DATA0_5 is assigned to next_state_tx,the assignm...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "7a6b30b1-b2fd-4e65-875d-d16fd344bf9e", "physics": true, "smooth": true, "title": "\n            From:DATA0_5\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DATA0_5 is assigned to next_state_tx,the assignm...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "700130c9-44c9-4382-be65-cfde7ef9b364", "physics": true, "smooth": true, "title": "\n            From:DATA0_6\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DATA0_6 is assigned to next_state_tx,the assignm...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "700130c9-44c9-4382-be65-cfde7ef9b364", "physics": true, "smooth": true, "title": "\n            From:DATA0_6\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DATA0_6 is assigned to next_state_tx,the assignm...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "20e930b2-b54e-465a-949e-086e1ab435bb", "physics": true, "smooth": true, "title": "\n            From:DATA0_7\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DATA0_7 is assigned to next_state_tx,the assignm...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "20e930b2-b54e-465a-949e-086e1ab435bb", "physics": true, "smooth": true, "title": "\n            From:DATA0_7\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DATA0_7 is assigned to next_state_tx,the assignm...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "da968e55-f4c7-4a17-a0de-61580bfa8df8", "physics": true, "smooth": true, "title": "\n            From:DATA0_8\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DATA0_8 is assigned to next_state_tx,the assignm...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "da968e55-f4c7-4a17-a0de-61580bfa8df8", "physics": true, "smooth": true, "title": "\n            From:DATA0_8\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DATA0_8 is assigned to next_state_tx,the assignm...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "538c0fb8-e3ca-4e74-902f-afffd85f57c7", "physics": true, "smooth": true, "title": "\n            From:RESPONSE_DATA0_1\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 RESPONSE_DATA0_1 is assigned to next_state_tx,th...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "538c0fb8-e3ca-4e74-902f-afffd85f57c7", "physics": true, "smooth": true, "title": "\n            From:RESPONSE_DATA0_1\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 RESPONSE_DATA0_1 is assigned to next_state_tx,th...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "9d522b80-76fa-4f03-807d-6b8598e48481", "physics": true, "smooth": true, "title": "\n            From:DELAY_BYTES\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DELAY_BYTES is assigned to next_state_tx,the ass...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "0a6bd29c-21da-4a31-92b0-91db8f64144f", "physics": true, "smooth": true, "title": "\n            From:NACK\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 NACK is assigned to next_state_tx,the assignment...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "5303eb75-ab0d-4c48-a4fc-1a2c7c7ac2dc", "physics": true, "smooth": true, "title": "\n            From:DATA1_1\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DATA1_1 is assigned to next_state_tx,the assignm...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "671c0541-ccc5-443e-923b-d6fd6ae0df87", "physics": true, "smooth": true, "title": "\n            From:DATA1_2\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DATA1_2 is assigned to next_state_tx,the assignm...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "671c0541-ccc5-443e-923b-d6fd6ae0df87", "physics": true, "smooth": true, "title": "\n            From:DATA1_2\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DATA1_2 is assigned to next_state_tx,the assignm...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "825cf559-ef45-4435-9b99-21564ec5cb60", "physics": true, "smooth": true, "title": "\n            From:DATA1_3\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DATA1_3 is assigned to next_state_tx,the assignm...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "825cf559-ef45-4435-9b99-21564ec5cb60", "physics": true, "smooth": true, "title": "\n            From:DATA1_3\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DATA1_3 is assigned to next_state_tx,the assignm...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "1361771a-0711-4c6d-b205-57572754052f", "physics": true, "smooth": true, "title": "\n            From:DATA1_4\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DATA1_4 is assigned to next_state_tx,the assignm...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "1361771a-0711-4c6d-b205-57572754052f", "physics": true, "smooth": true, "title": "\n            From:DATA1_4\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DATA1_4 is assigned to next_state_tx,the assignm...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "927dfe32-336b-4bf8-9e71-d57d93688389", "physics": true, "smooth": true, "title": "\n            From:DATA1_5\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DATA1_5 is assigned to next_state_tx,the assignm...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "927dfe32-336b-4bf8-9e71-d57d93688389", "physics": true, "smooth": true, "title": "\n            From:DATA1_5\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DATA1_5 is assigned to next_state_tx,the assignm...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "0e649342-7d53-445f-834d-400b1d67e4c5", "physics": true, "smooth": true, "title": "\n            From:DATA1_6\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DATA1_6 is assigned to next_state_tx,the assignm...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "0e649342-7d53-445f-834d-400b1d67e4c5", "physics": true, "smooth": true, "title": "\n            From:DATA1_6\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DATA1_6 is assigned to next_state_tx,the assignm...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "bec9d724-9115-4157-9648-1a8af3efad80", "physics": true, "smooth": true, "title": "\n            From:DATA1_7\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DATA1_7 is assigned to next_state_tx,the assignm...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "bec9d724-9115-4157-9648-1a8af3efad80", "physics": true, "smooth": true, "title": "\n            From:DATA1_7\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DATA1_7 is assigned to next_state_tx,the assignm...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "746b030b-a505-4860-ae59-d4b0cc314c30", "physics": true, "smooth": true, "title": "\n            From:DATA1_8\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DATA1_8 is assigned to next_state_tx,the assignm...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "746b030b-a505-4860-ae59-d4b0cc314c30", "physics": true, "smooth": true, "title": "\n            From:DATA1_8\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DATA1_8 is assigned to next_state_tx,the assignm...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "cd5f663f-0044-4103-a335-84a415ddbf45", "physics": true, "smooth": true, "title": "\n            From:RESPONSE_DATA1_1\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 RESPONSE_DATA1_1 is assigned to next_state_tx,th...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "cd5f663f-0044-4103-a335-84a415ddbf45", "physics": true, "smooth": true, "title": "\n            From:RESPONSE_DATA1_1\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 RESPONSE_DATA1_1 is assigned to next_state_tx,th...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "9d522b80-76fa-4f03-807d-6b8598e48481", "physics": true, "smooth": true, "title": "\n            From:DELAY_BYTES\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DELAY_BYTES is assigned to next_state_tx,the ass...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "0a6bd29c-21da-4a31-92b0-91db8f64144f", "physics": true, "smooth": true, "title": "\n            From:NACK\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 NACK is assigned to next_state_tx,the assignment...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "9d522b80-76fa-4f03-807d-6b8598e48481", "physics": true, "smooth": true, "title": "\n            From:DELAY_BYTES\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DELAY_BYTES is assigned to next_state_tx,the ass...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "92ef9a2a-183a-4a64-817f-ba3cdda48aa7", "physics": true, "smooth": true, "title": "\n            From:ADDRESS_1\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 ADDRESS_1 is assigned to next_state_tx,the assig...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "b2d0426f-9436-4c30-9174-e8094c19e425", "physics": true, "smooth": true, "title": "\n            From:DATA0_1\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DATA0_1 is assigned to next_state_tx,the assignm...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "5303eb75-ab0d-4c48-a4fc-1a2c7c7ac2dc", "physics": true, "smooth": true, "title": "\n            From:DATA1_1\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DATA1_1 is assigned to next_state_tx,the assignm...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "1b5921b2-bb32-4d21-b4a8-e27e1a1853f0", "physics": true, "smooth": true, "title": "\n            From:STOP\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 STOP is assigned to next_state_tx,the assignment...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "0a6bd29c-21da-4a31-92b0-91db8f64144f", "physics": true, "smooth": true, "title": "\n            From:NACK\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 NACK is assigned to next_state_tx,the assignment...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "d9b28480-8cef-4f62-8d04-0de4cfa0f039", "physics": true, "smooth": true, "title": "\n            From:CONTROLIN_1\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 CONTROLIN_1 is assigned to next_state_tx,the ass...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "92ef9a2a-183a-4a64-817f-ba3cdda48aa7", "physics": true, "smooth": true, "title": "\n            From:ADDRESS_1\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 ADDRESS_1 is assigned to next_state_tx,the assig...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "b2d0426f-9436-4c30-9174-e8094c19e425", "physics": true, "smooth": true, "title": "\n            From:DATA0_1\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DATA0_1 is assigned to next_state_tx,the assignm...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "5303eb75-ab0d-4c48-a4fc-1a2c7c7ac2dc", "physics": true, "smooth": true, "title": "\n            From:DATA1_1\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DATA1_1 is assigned to next_state_tx,the assignm...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "1b5921b2-bb32-4d21-b4a8-e27e1a1853f0", "physics": true, "smooth": true, "title": "\n            From:STOP\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 STOP is assigned to next_state_tx,the assignment...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "42ed3325-6f40-4efd-8163-ba604e0a6e55", "physics": true, "smooth": true, "title": "\n            From:IDLE\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 IDLE is assigned to next_state_tx,the assignment...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "42ed3325-6f40-4efd-8163-ba604e0a6e55", "physics": true, "smooth": true, "title": "\n            From:IDLE\n            To:next_state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 IDLE is assigned to next_state_tx,the assignment...\n            ", "to": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "074f89b4-c8f3-44c6-8e29-1a6c76eda287", "physics": true, "smooth": true, "title": "\n            From:module_i2c\n            To:Always Block (sequential) @ (posedge PCLK)\n            Weight:1.00\n            Relationship: Module \u0027module_i2c\u0027 contains always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027.\n            ", "to": "48d7bb3a-a161-4d7f-86be-a83ce203acea", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "48d7bb3a-a161-4d7f-86be-a83ce203acea", "physics": true, "smooth": true, "title": "\n            From:Always Block (sequential) @ (posedge PCLK)\n            To:PCLK\n            Weight:1.00\n            Relationship: Always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 is sensitive to posedge signal \u0027PCLK\u0027.\n            ", "to": "c3fd26c0-eb76-42a2-a570-4b63ebec1e73", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "48d7bb3a-a161-4d7f-86be-a83ce203acea", "physics": true, "smooth": true, "title": "\n            From:Always Block (sequential) @ (posedge PCLK)\n            To:count_send_data\n            Weight:2.00\n            Relationship: Always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 assigns values to signal \u0027count_send_data\u0027...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_send_data,th...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_send_data,th...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "43d02ed2-a7b9-4dc2-9361-83563079b233", "physics": true, "smooth": true, "title": "\n            From:(count_send_data + 12\u0027d1)\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_send_data + 12\u0027d1) is assigned t...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_send_data,th...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "43d02ed2-a7b9-4dc2-9361-83563079b233", "physics": true, "smooth": true, "title": "\n            From:(count_send_data + 12\u0027d1)\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_send_data + 12\u0027d1) is assigned t...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_send_data,th...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "43d02ed2-a7b9-4dc2-9361-83563079b233", "physics": true, "smooth": true, "title": "\n            From:(count_send_data + 12\u0027d1)\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_send_data + 12\u0027d1) is assigned t...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_send_data,th...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "43d02ed2-a7b9-4dc2-9361-83563079b233", "physics": true, "smooth": true, "title": "\n            From:(count_send_data + 12\u0027d1)\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_send_data + 12\u0027d1) is assigned t...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_send_data,th...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "43d02ed2-a7b9-4dc2-9361-83563079b233", "physics": true, "smooth": true, "title": "\n            From:(count_send_data + 12\u0027d1)\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_send_data + 12\u0027d1) is assigned t...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_send_data,th...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "43d02ed2-a7b9-4dc2-9361-83563079b233", "physics": true, "smooth": true, "title": "\n            From:(count_send_data + 12\u0027d1)\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_send_data + 12\u0027d1) is assigned t...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_send_data,th...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "43d02ed2-a7b9-4dc2-9361-83563079b233", "physics": true, "smooth": true, "title": "\n            From:(count_send_data + 12\u0027d1)\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_send_data + 12\u0027d1) is assigned t...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_send_data,th...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "43d02ed2-a7b9-4dc2-9361-83563079b233", "physics": true, "smooth": true, "title": "\n            From:(count_send_data + 12\u0027d1)\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_send_data + 12\u0027d1) is assigned t...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_send_data,th...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "43d02ed2-a7b9-4dc2-9361-83563079b233", "physics": true, "smooth": true, "title": "\n            From:(count_send_data + 12\u0027d1)\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_send_data + 12\u0027d1) is assigned t...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_send_data,th...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "43d02ed2-a7b9-4dc2-9361-83563079b233", "physics": true, "smooth": true, "title": "\n            From:(count_send_data + 12\u0027d1)\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_send_data + 12\u0027d1) is assigned t...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_send_data,th...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "43d02ed2-a7b9-4dc2-9361-83563079b233", "physics": true, "smooth": true, "title": "\n            From:(count_send_data + 12\u0027d1)\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_send_data + 12\u0027d1) is assigned t...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_send_data,th...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "43d02ed2-a7b9-4dc2-9361-83563079b233", "physics": true, "smooth": true, "title": "\n            From:(count_send_data + 12\u0027d1)\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_send_data + 12\u0027d1) is assigned t...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_send_data,th...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "43d02ed2-a7b9-4dc2-9361-83563079b233", "physics": true, "smooth": true, "title": "\n            From:(count_send_data + 12\u0027d1)\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_send_data + 12\u0027d1) is assigned t...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_send_data,th...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "43d02ed2-a7b9-4dc2-9361-83563079b233", "physics": true, "smooth": true, "title": "\n            From:(count_send_data + 12\u0027d1)\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_send_data + 12\u0027d1) is assigned t...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_send_data,th...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "43d02ed2-a7b9-4dc2-9361-83563079b233", "physics": true, "smooth": true, "title": "\n            From:(count_send_data + 12\u0027d1)\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_send_data + 12\u0027d1) is assigned t...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_send_data,th...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "43d02ed2-a7b9-4dc2-9361-83563079b233", "physics": true, "smooth": true, "title": "\n            From:(count_send_data + 12\u0027d1)\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_send_data + 12\u0027d1) is assigned t...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_send_data,th...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "43d02ed2-a7b9-4dc2-9361-83563079b233", "physics": true, "smooth": true, "title": "\n            From:(count_send_data + 12\u0027d1)\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_send_data + 12\u0027d1) is assigned t...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_send_data,th...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "43d02ed2-a7b9-4dc2-9361-83563079b233", "physics": true, "smooth": true, "title": "\n            From:(count_send_data + 12\u0027d1)\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_send_data + 12\u0027d1) is assigned t...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_send_data,th...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "43d02ed2-a7b9-4dc2-9361-83563079b233", "physics": true, "smooth": true, "title": "\n            From:(count_send_data + 12\u0027d1)\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_send_data + 12\u0027d1) is assigned t...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_send_data,th...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "43d02ed2-a7b9-4dc2-9361-83563079b233", "physics": true, "smooth": true, "title": "\n            From:(count_send_data + 12\u0027d1)\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_send_data + 12\u0027d1) is assigned t...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_send_data,th...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "43d02ed2-a7b9-4dc2-9361-83563079b233", "physics": true, "smooth": true, "title": "\n            From:(count_send_data + 12\u0027d1)\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_send_data + 12\u0027d1) is assigned t...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_send_data,th...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "43d02ed2-a7b9-4dc2-9361-83563079b233", "physics": true, "smooth": true, "title": "\n            From:(count_send_data + 12\u0027d1)\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_send_data + 12\u0027d1) is assigned t...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_send_data,th...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "43d02ed2-a7b9-4dc2-9361-83563079b233", "physics": true, "smooth": true, "title": "\n            From:(count_send_data + 12\u0027d1)\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_send_data + 12\u0027d1) is assigned t...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_send_data,th...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "43d02ed2-a7b9-4dc2-9361-83563079b233", "physics": true, "smooth": true, "title": "\n            From:(count_send_data + 12\u0027d1)\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_send_data + 12\u0027d1) is assigned t...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_send_data,th...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "43d02ed2-a7b9-4dc2-9361-83563079b233", "physics": true, "smooth": true, "title": "\n            From:(count_send_data + 12\u0027d1)\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_send_data + 12\u0027d1) is assigned t...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_send_data,th...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "43d02ed2-a7b9-4dc2-9361-83563079b233", "physics": true, "smooth": true, "title": "\n            From:(count_send_data + 12\u0027d1)\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_send_data + 12\u0027d1) is assigned t...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_send_data,th...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "43d02ed2-a7b9-4dc2-9361-83563079b233", "physics": true, "smooth": true, "title": "\n            From:(count_send_data + 12\u0027d1)\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_send_data + 12\u0027d1) is assigned t...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_send_data,th...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "43d02ed2-a7b9-4dc2-9361-83563079b233", "physics": true, "smooth": true, "title": "\n            From:(count_send_data + 12\u0027d1)\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_send_data + 12\u0027d1) is assigned t...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_send_data,th...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "43d02ed2-a7b9-4dc2-9361-83563079b233", "physics": true, "smooth": true, "title": "\n            From:(count_send_data + 12\u0027d1)\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_send_data + 12\u0027d1) is assigned t...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_send_data,th...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "43d02ed2-a7b9-4dc2-9361-83563079b233", "physics": true, "smooth": true, "title": "\n            From:(count_send_data + 12\u0027d1)\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_send_data + 12\u0027d1) is assigned t...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_send_data,th...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "43d02ed2-a7b9-4dc2-9361-83563079b233", "physics": true, "smooth": true, "title": "\n            From:(count_send_data + 12\u0027d1)\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_send_data + 12\u0027d1) is assigned t...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_send_data,th...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "43d02ed2-a7b9-4dc2-9361-83563079b233", "physics": true, "smooth": true, "title": "\n            From:(count_send_data + 12\u0027d1)\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_send_data + 12\u0027d1) is assigned t...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_send_data,th...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "43d02ed2-a7b9-4dc2-9361-83563079b233", "physics": true, "smooth": true, "title": "\n            From:(count_send_data + 12\u0027d1)\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_send_data + 12\u0027d1) is assigned t...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_send_data,th...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "43d02ed2-a7b9-4dc2-9361-83563079b233", "physics": true, "smooth": true, "title": "\n            From:(count_send_data + 12\u0027d1)\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_send_data + 12\u0027d1) is assigned t...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_send_data,th...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "43d02ed2-a7b9-4dc2-9361-83563079b233", "physics": true, "smooth": true, "title": "\n            From:(count_send_data + 12\u0027d1)\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_send_data + 12\u0027d1) is assigned t...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_send_data,th...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "43d02ed2-a7b9-4dc2-9361-83563079b233", "physics": true, "smooth": true, "title": "\n            From:(count_send_data + 12\u0027d1)\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_send_data + 12\u0027d1) is assigned t...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_send_data,th...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "43d02ed2-a7b9-4dc2-9361-83563079b233", "physics": true, "smooth": true, "title": "\n            From:(count_send_data + 12\u0027d1)\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_send_data + 12\u0027d1) is assigned t...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_send_data,th...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "43d02ed2-a7b9-4dc2-9361-83563079b233", "physics": true, "smooth": true, "title": "\n            From:(count_send_data + 12\u0027d1)\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_send_data + 12\u0027d1) is assigned t...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_send_data,th...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "43d02ed2-a7b9-4dc2-9361-83563079b233", "physics": true, "smooth": true, "title": "\n            From:(count_send_data + 12\u0027d1)\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_send_data + 12\u0027d1) is assigned t...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_send_data,th...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "43d02ed2-a7b9-4dc2-9361-83563079b233", "physics": true, "smooth": true, "title": "\n            From:(count_send_data + 12\u0027d1)\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_send_data + 12\u0027d1) is assigned t...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_send_data,th...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "43d02ed2-a7b9-4dc2-9361-83563079b233", "physics": true, "smooth": true, "title": "\n            From:(count_send_data + 12\u0027d1)\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_send_data + 12\u0027d1) is assigned t...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_send_data,th...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "043bfa32-37bb-4bbc-8137-f00643d30b93", "physics": true, "smooth": true, "title": "\n            From:12\u0027d4095\n            To:count_send_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d4095 is assigned to count_send_data...\n            ", "to": "7942ed62-ff38-4387-93ab-736b266d046a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "48d7bb3a-a161-4d7f-86be-a83ce203acea", "physics": true, "smooth": true, "title": "\n            From:Always Block (sequential) @ (posedge PCLK)\n            To:state_tx\n            Weight:2.00\n            Relationship: Always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 assigns values to signal \u0027state_tx\u0027.\n            ", "to": "8d7c3435-0002-4b61-8167-82ebb01de4be", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "42ed3325-6f40-4efd-8163-ba604e0a6e55", "physics": true, "smooth": true, "title": "\n            From:IDLE\n            To:state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 IDLE is assigned to state_tx,the assign...\n            ", "to": "8d7c3435-0002-4b61-8167-82ebb01de4be", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7", "physics": true, "smooth": true, "title": "\n            From:next_state_tx\n            To:state_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 next_state_tx is assigned to state_tx,t...\n            ", "to": "8d7c3435-0002-4b61-8167-82ebb01de4be", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "48d7bb3a-a161-4d7f-86be-a83ce203acea", "physics": true, "smooth": true, "title": "\n            From:Always Block (sequential) @ (posedge PCLK)\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: Always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 assigns values to signal \u0027SDA_OUT\u0027.\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "b01b4286-9ef8-4cd1-b080-cf35fad0a737", "physics": true, "smooth": true, "title": "\n            From:1\u0027b1\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b1 is assigned to SDA_OUT,the assignm...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "b01b4286-9ef8-4cd1-b080-cf35fad0a737", "physics": true, "smooth": true, "title": "\n            From:1\u0027b1\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b1 is assigned to SDA_OUT,the assignm...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to SDA_OUT,the assignm...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "b01b4286-9ef8-4cd1-b080-cf35fad0a737", "physics": true, "smooth": true, "title": "\n            From:1\u0027b1\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b1 is assigned to SDA_OUT,the assignm...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "00aef9e0-3378-4e29-b491-b3227e3a7536", "physics": true, "smooth": true, "title": "\n            From:fifo_tx_data_out[0:0]\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 fifo_tx_data_out[0:0] is assigned to SD...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "00aef9e0-3378-4e29-b491-b3227e3a7536", "physics": true, "smooth": true, "title": "\n            From:fifo_tx_data_out[0:0]\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 fifo_tx_data_out[0:0] is assigned to SD...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "ee3c2c2f-e833-47a9-a31c-4bacadcd0b90", "physics": true, "smooth": true, "title": "\n            From:fifo_tx_data_out[1:1]\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 fifo_tx_data_out[1:1] is assigned to SD...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "ee3c2c2f-e833-47a9-a31c-4bacadcd0b90", "physics": true, "smooth": true, "title": "\n            From:fifo_tx_data_out[1:1]\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 fifo_tx_data_out[1:1] is assigned to SD...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "73d457e9-db9a-4ec1-aec3-04c4d170fef6", "physics": true, "smooth": true, "title": "\n            From:fifo_tx_data_out[2:2]\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 fifo_tx_data_out[2:2] is assigned to SD...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "73d457e9-db9a-4ec1-aec3-04c4d170fef6", "physics": true, "smooth": true, "title": "\n            From:fifo_tx_data_out[2:2]\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 fifo_tx_data_out[2:2] is assigned to SD...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "ec0d55c3-f5ec-40e3-817f-19b3e4c42349", "physics": true, "smooth": true, "title": "\n            From:fifo_tx_data_out[3:3]\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 fifo_tx_data_out[3:3] is assigned to SD...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "ec0d55c3-f5ec-40e3-817f-19b3e4c42349", "physics": true, "smooth": true, "title": "\n            From:fifo_tx_data_out[3:3]\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 fifo_tx_data_out[3:3] is assigned to SD...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "359dbb0b-0a2f-4786-a145-da8e536002da", "physics": true, "smooth": true, "title": "\n            From:fifo_tx_data_out[4:4]\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 fifo_tx_data_out[4:4] is assigned to SD...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "359dbb0b-0a2f-4786-a145-da8e536002da", "physics": true, "smooth": true, "title": "\n            From:fifo_tx_data_out[4:4]\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 fifo_tx_data_out[4:4] is assigned to SD...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "e5a1ae3c-9707-43c9-b4a6-145a28e22927", "physics": true, "smooth": true, "title": "\n            From:fifo_tx_data_out[5:5]\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 fifo_tx_data_out[5:5] is assigned to SD...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "e5a1ae3c-9707-43c9-b4a6-145a28e22927", "physics": true, "smooth": true, "title": "\n            From:fifo_tx_data_out[5:5]\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 fifo_tx_data_out[5:5] is assigned to SD...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "311f3ce7-adf3-417b-af0a-af53b20ab1ba", "physics": true, "smooth": true, "title": "\n            From:fifo_tx_data_out[6:6]\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 fifo_tx_data_out[6:6] is assigned to SD...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "311f3ce7-adf3-417b-af0a-af53b20ab1ba", "physics": true, "smooth": true, "title": "\n            From:fifo_tx_data_out[6:6]\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 fifo_tx_data_out[6:6] is assigned to SD...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "ad42984e-54de-4339-ae0f-f8dbf96fffbd", "physics": true, "smooth": true, "title": "\n            From:fifo_tx_data_out[7:7]\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 fifo_tx_data_out[7:7] is assigned to SD...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "ad42984e-54de-4339-ae0f-f8dbf96fffbd", "physics": true, "smooth": true, "title": "\n            From:fifo_tx_data_out[7:7]\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 fifo_tx_data_out[7:7] is assigned to SD...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to SDA_OUT,the assignm...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "7d75e926-bd36-47f8-8183-4ca2b15acc7d", "physics": true, "smooth": true, "title": "\n            From:fifo_tx_data_out[8:8]\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 fifo_tx_data_out[8:8] is assigned to SD...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "5e69bded-c8df-469d-af3e-a2e66f74fe25", "physics": true, "smooth": true, "title": "\n            From:fifo_tx_data_out[9:9]\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 fifo_tx_data_out[9:9] is assigned to SD...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "5e69bded-c8df-469d-af3e-a2e66f74fe25", "physics": true, "smooth": true, "title": "\n            From:fifo_tx_data_out[9:9]\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 fifo_tx_data_out[9:9] is assigned to SD...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "0f77d4d9-ed97-4dfd-a1a5-eddd1311db9a", "physics": true, "smooth": true, "title": "\n            From:fifo_tx_data_out[10:10]\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 fifo_tx_data_out[10:10] is assigned to ...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "0f77d4d9-ed97-4dfd-a1a5-eddd1311db9a", "physics": true, "smooth": true, "title": "\n            From:fifo_tx_data_out[10:10]\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 fifo_tx_data_out[10:10] is assigned to ...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "b4668023-7f33-4be0-9481-2f59904fd783", "physics": true, "smooth": true, "title": "\n            From:fifo_tx_data_out[11:11]\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 fifo_tx_data_out[11:11] is assigned to ...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "b4668023-7f33-4be0-9481-2f59904fd783", "physics": true, "smooth": true, "title": "\n            From:fifo_tx_data_out[11:11]\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 fifo_tx_data_out[11:11] is assigned to ...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "ee7e2e75-debe-4722-90bc-b3bb8e4e0ce5", "physics": true, "smooth": true, "title": "\n            From:fifo_tx_data_out[12:12]\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 fifo_tx_data_out[12:12] is assigned to ...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "ee7e2e75-debe-4722-90bc-b3bb8e4e0ce5", "physics": true, "smooth": true, "title": "\n            From:fifo_tx_data_out[12:12]\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 fifo_tx_data_out[12:12] is assigned to ...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "820f905b-f3e7-4f91-a8b5-24077150031f", "physics": true, "smooth": true, "title": "\n            From:fifo_tx_data_out[13:13]\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 fifo_tx_data_out[13:13] is assigned to ...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "820f905b-f3e7-4f91-a8b5-24077150031f", "physics": true, "smooth": true, "title": "\n            From:fifo_tx_data_out[13:13]\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 fifo_tx_data_out[13:13] is assigned to ...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "9fef7790-5140-4b9b-a60e-6f246ac7e608", "physics": true, "smooth": true, "title": "\n            From:fifo_tx_data_out[14:14]\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 fifo_tx_data_out[14:14] is assigned to ...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "9fef7790-5140-4b9b-a60e-6f246ac7e608", "physics": true, "smooth": true, "title": "\n            From:fifo_tx_data_out[14:14]\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 fifo_tx_data_out[14:14] is assigned to ...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "89527414-4164-4174-b087-794eeaa9f748", "physics": true, "smooth": true, "title": "\n            From:fifo_tx_data_out[15:15]\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 fifo_tx_data_out[15:15] is assigned to ...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "89527414-4164-4174-b087-794eeaa9f748", "physics": true, "smooth": true, "title": "\n            From:fifo_tx_data_out[15:15]\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 fifo_tx_data_out[15:15] is assigned to ...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to SDA_OUT,the assignm...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "5306f6a7-d93a-4cac-9e74-79a50678a3ef", "physics": true, "smooth": true, "title": "\n            From:fifo_tx_data_out[16:16]\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 fifo_tx_data_out[16:16] is assigned to ...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "7b890344-6ebb-47b1-92ab-9c6903fb4469", "physics": true, "smooth": true, "title": "\n            From:fifo_tx_data_out[17:17]\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 fifo_tx_data_out[17:17] is assigned to ...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "7b890344-6ebb-47b1-92ab-9c6903fb4469", "physics": true, "smooth": true, "title": "\n            From:fifo_tx_data_out[17:17]\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 fifo_tx_data_out[17:17] is assigned to ...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "9e320dbb-ac66-488c-af75-515a59944c18", "physics": true, "smooth": true, "title": "\n            From:fifo_tx_data_out[18:18]\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 fifo_tx_data_out[18:18] is assigned to ...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "9e320dbb-ac66-488c-af75-515a59944c18", "physics": true, "smooth": true, "title": "\n            From:fifo_tx_data_out[18:18]\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 fifo_tx_data_out[18:18] is assigned to ...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "2bd27a24-18c6-420a-8533-f7f904211802", "physics": true, "smooth": true, "title": "\n            From:fifo_tx_data_out[19:19]\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 fifo_tx_data_out[19:19] is assigned to ...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "2bd27a24-18c6-420a-8533-f7f904211802", "physics": true, "smooth": true, "title": "\n            From:fifo_tx_data_out[19:19]\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 fifo_tx_data_out[19:19] is assigned to ...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "3c55abbe-cf3f-4491-b7cc-78c34281b05c", "physics": true, "smooth": true, "title": "\n            From:fifo_tx_data_out[20:20]\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 fifo_tx_data_out[20:20] is assigned to ...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "3c55abbe-cf3f-4491-b7cc-78c34281b05c", "physics": true, "smooth": true, "title": "\n            From:fifo_tx_data_out[20:20]\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 fifo_tx_data_out[20:20] is assigned to ...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "f7a3dd63-2243-4515-a478-c112009234e3", "physics": true, "smooth": true, "title": "\n            From:fifo_tx_data_out[21:21]\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 fifo_tx_data_out[21:21] is assigned to ...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "f7a3dd63-2243-4515-a478-c112009234e3", "physics": true, "smooth": true, "title": "\n            From:fifo_tx_data_out[21:21]\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 fifo_tx_data_out[21:21] is assigned to ...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "5871836a-581e-4107-82e5-3653a323f3c3", "physics": true, "smooth": true, "title": "\n            From:fifo_tx_data_out[22:22]\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 fifo_tx_data_out[22:22] is assigned to ...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "5871836a-581e-4107-82e5-3653a323f3c3", "physics": true, "smooth": true, "title": "\n            From:fifo_tx_data_out[22:22]\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 fifo_tx_data_out[22:22] is assigned to ...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "873cc957-9e21-4395-b831-0f37437d9c58", "physics": true, "smooth": true, "title": "\n            From:fifo_tx_data_out[23:23]\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 fifo_tx_data_out[23:23] is assigned to ...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "873cc957-9e21-4395-b831-0f37437d9c58", "physics": true, "smooth": true, "title": "\n            From:fifo_tx_data_out[23:23]\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 fifo_tx_data_out[23:23] is assigned to ...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to SDA_OUT,the assignm...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "eb50685a-c1e4-4ee6-a21e-2f81cae50661", "physics": true, "smooth": true, "title": "\n            From:fifo_tx_data_out[24:24]\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 fifo_tx_data_out[24:24] is assigned to ...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "2c7e785f-4475-474e-831c-dd06e87f28ee", "physics": true, "smooth": true, "title": "\n            From:fifo_tx_data_out[25:25]\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 fifo_tx_data_out[25:25] is assigned to ...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "2c7e785f-4475-474e-831c-dd06e87f28ee", "physics": true, "smooth": true, "title": "\n            From:fifo_tx_data_out[25:25]\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 fifo_tx_data_out[25:25] is assigned to ...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "14f5f537-8fe1-49f2-a253-9ee393966ca9", "physics": true, "smooth": true, "title": "\n            From:fifo_tx_data_out[26:26]\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 fifo_tx_data_out[26:26] is assigned to ...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "14f5f537-8fe1-49f2-a253-9ee393966ca9", "physics": true, "smooth": true, "title": "\n            From:fifo_tx_data_out[26:26]\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 fifo_tx_data_out[26:26] is assigned to ...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "274cdec5-9966-49d3-8bbd-5a7a1aaf7ca9", "physics": true, "smooth": true, "title": "\n            From:fifo_tx_data_out[27:27]\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 fifo_tx_data_out[27:27] is assigned to ...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "274cdec5-9966-49d3-8bbd-5a7a1aaf7ca9", "physics": true, "smooth": true, "title": "\n            From:fifo_tx_data_out[27:27]\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 fifo_tx_data_out[27:27] is assigned to ...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "16612132-688c-46ab-83cc-e2eb04f8fd18", "physics": true, "smooth": true, "title": "\n            From:fifo_tx_data_out[28:28]\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 fifo_tx_data_out[28:28] is assigned to ...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "16612132-688c-46ab-83cc-e2eb04f8fd18", "physics": true, "smooth": true, "title": "\n            From:fifo_tx_data_out[28:28]\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 fifo_tx_data_out[28:28] is assigned to ...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "2ebc0987-ebe3-4d74-b300-d31d2e101f00", "physics": true, "smooth": true, "title": "\n            From:fifo_tx_data_out[29:29]\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 fifo_tx_data_out[29:29] is assigned to ...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "2ebc0987-ebe3-4d74-b300-d31d2e101f00", "physics": true, "smooth": true, "title": "\n            From:fifo_tx_data_out[29:29]\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 fifo_tx_data_out[29:29] is assigned to ...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "b8bef0fa-6864-4c83-9a71-3f19539041e8", "physics": true, "smooth": true, "title": "\n            From:fifo_tx_data_out[30:30]\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 fifo_tx_data_out[30:30] is assigned to ...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "b8bef0fa-6864-4c83-9a71-3f19539041e8", "physics": true, "smooth": true, "title": "\n            From:fifo_tx_data_out[30:30]\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 fifo_tx_data_out[30:30] is assigned to ...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "9094eac4-6e0e-4ca2-baff-07f3301418c1", "physics": true, "smooth": true, "title": "\n            From:fifo_tx_data_out[31:31]\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 fifo_tx_data_out[31:31] is assigned to ...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "9094eac4-6e0e-4ca2-baff-07f3301418c1", "physics": true, "smooth": true, "title": "\n            From:fifo_tx_data_out[31:31]\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 fifo_tx_data_out[31:31] is assigned to ...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to SDA_OUT,the assignm...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to SDA_OUT,the assignm...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "7d75e926-bd36-47f8-8183-4ca2b15acc7d", "physics": true, "smooth": true, "title": "\n            From:fifo_tx_data_out[8:8]\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 fifo_tx_data_out[8:8] is assigned to SD...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "5306f6a7-d93a-4cac-9e74-79a50678a3ef", "physics": true, "smooth": true, "title": "\n            From:fifo_tx_data_out[16:16]\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 fifo_tx_data_out[16:16] is assigned to ...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "eb50685a-c1e4-4ee6-a21e-2f81cae50661", "physics": true, "smooth": true, "title": "\n            From:fifo_tx_data_out[24:24]\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 fifo_tx_data_out[24:24] is assigned to ...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to SDA_OUT,the assignm...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "b01b4286-9ef8-4cd1-b080-cf35fad0a737", "physics": true, "smooth": true, "title": "\n            From:1\u0027b1\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b1 is assigned to SDA_OUT,the assignm...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to SDA_OUT,the assignm...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "00aef9e0-3378-4e29-b491-b3227e3a7536", "physics": true, "smooth": true, "title": "\n            From:fifo_tx_data_out[0:0]\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 fifo_tx_data_out[0:0] is assigned to SD...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "7d75e926-bd36-47f8-8183-4ca2b15acc7d", "physics": true, "smooth": true, "title": "\n            From:fifo_tx_data_out[8:8]\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 fifo_tx_data_out[8:8] is assigned to SD...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "5306f6a7-d93a-4cac-9e74-79a50678a3ef", "physics": true, "smooth": true, "title": "\n            From:fifo_tx_data_out[16:16]\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 fifo_tx_data_out[16:16] is assigned to ...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "eb50685a-c1e4-4ee6-a21e-2f81cae50661", "physics": true, "smooth": true, "title": "\n            From:fifo_tx_data_out[24:24]\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 fifo_tx_data_out[24:24] is assigned to ...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to SDA_OUT,the assignm...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "b01b4286-9ef8-4cd1-b080-cf35fad0a737", "physics": true, "smooth": true, "title": "\n            From:1\u0027b1\n            To:SDA_OUT\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b1 is assigned to SDA_OUT,the assignm...\n            ", "to": "e4ca818f-55ae-49ed-b53d-be22f8b63132", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "48d7bb3a-a161-4d7f-86be-a83ce203acea", "physics": true, "smooth": true, "title": "\n            From:Always Block (sequential) @ (posedge PCLK)\n            To:fifo_tx_rd_en\n            Weight:2.00\n            Relationship: Always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 assigns values to signal \u0027fifo_tx_rd_en\u0027.\n            ", "to": "2c28e821-9431-4f38-ac91-94b3338630ca", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:fifo_tx_rd_en\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to fifo_tx_rd_en,the a...\n            ", "to": "2c28e821-9431-4f38-ac91-94b3338630ca", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:fifo_tx_rd_en\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to fifo_tx_rd_en,the a...\n            ", "to": "2c28e821-9431-4f38-ac91-94b3338630ca", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "b01b4286-9ef8-4cd1-b080-cf35fad0a737", "physics": true, "smooth": true, "title": "\n            From:1\u0027b1\n            To:fifo_tx_rd_en\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b1 is assigned to fifo_tx_rd_en,the a...\n            ", "to": "2c28e821-9431-4f38-ac91-94b3338630ca", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:fifo_tx_rd_en\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to fifo_tx_rd_en,the a...\n            ", "to": "2c28e821-9431-4f38-ac91-94b3338630ca", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:fifo_tx_rd_en\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to fifo_tx_rd_en,the a...\n            ", "to": "2c28e821-9431-4f38-ac91-94b3338630ca", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:fifo_tx_rd_en\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to fifo_tx_rd_en,the a...\n            ", "to": "2c28e821-9431-4f38-ac91-94b3338630ca", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "48d7bb3a-a161-4d7f-86be-a83ce203acea", "physics": true, "smooth": true, "title": "\n            From:Always Block (sequential) @ (posedge PCLK)\n            To:count_tx\n            Weight:2.00\n            Relationship: Always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 assigns values to signal \u0027count_tx\u0027.\n            ", "to": "c46d7c65-0391-4f7a-9f65-7bbe8a54bf49", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "9fc8cb85-35bb-4b32-986d-39b664288a35", "physics": true, "smooth": true, "title": "\n            From:2\u0027d0\n            To:count_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 2\u0027d0 is assigned to count_tx,the assign...\n            ", "to": "c46d7c65-0391-4f7a-9f65-7bbe8a54bf49", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "9fc8cb85-35bb-4b32-986d-39b664288a35", "physics": true, "smooth": true, "title": "\n            From:2\u0027d0\n            To:count_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 2\u0027d0 is assigned to count_tx,the assign...\n            ", "to": "c46d7c65-0391-4f7a-9f65-7bbe8a54bf49", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "43bc3647-dbdb-438d-a25b-8be445c6d741", "physics": true, "smooth": true, "title": "\n            From:(count_tx + 2\u0027d1)\n            To:count_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_tx + 2\u0027d1) is assigned to count_...\n            ", "to": "c46d7c65-0391-4f7a-9f65-7bbe8a54bf49", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "43bc3647-dbdb-438d-a25b-8be445c6d741", "physics": true, "smooth": true, "title": "\n            From:(count_tx + 2\u0027d1)\n            To:count_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_tx + 2\u0027d1) is assigned to count_...\n            ", "to": "c46d7c65-0391-4f7a-9f65-7bbe8a54bf49", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "43bc3647-dbdb-438d-a25b-8be445c6d741", "physics": true, "smooth": true, "title": "\n            From:(count_tx + 2\u0027d1)\n            To:count_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_tx + 2\u0027d1) is assigned to count_...\n            ", "to": "c46d7c65-0391-4f7a-9f65-7bbe8a54bf49", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "9fc8cb85-35bb-4b32-986d-39b664288a35", "physics": true, "smooth": true, "title": "\n            From:2\u0027d0\n            To:count_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 2\u0027d0 is assigned to count_tx,the assign...\n            ", "to": "c46d7c65-0391-4f7a-9f65-7bbe8a54bf49", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "9fc8cb85-35bb-4b32-986d-39b664288a35", "physics": true, "smooth": true, "title": "\n            From:2\u0027d0\n            To:count_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 2\u0027d0 is assigned to count_tx,the assign...\n            ", "to": "c46d7c65-0391-4f7a-9f65-7bbe8a54bf49", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "2e299346-ca72-43ac-88a6-629cd2df9353", "physics": true, "smooth": true, "title": "\n            From:2\u0027d1\n            To:count_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 2\u0027d1 is assigned to count_tx,the assign...\n            ", "to": "c46d7c65-0391-4f7a-9f65-7bbe8a54bf49", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "dfe2368a-4115-46f3-9c3d-c8ffe933e18d", "physics": true, "smooth": true, "title": "\n            From:2\u0027d2\n            To:count_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 2\u0027d2 is assigned to count_tx,the assign...\n            ", "to": "c46d7c65-0391-4f7a-9f65-7bbe8a54bf49", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "09ad10ce-b6b1-4c8f-a4d2-8b15a7f03e17", "physics": true, "smooth": true, "title": "\n            From:2\u0027d3\n            To:count_tx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 2\u0027d3 is assigned to count_tx,the assign...\n            ", "to": "c46d7c65-0391-4f7a-9f65-7bbe8a54bf49", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "48d7bb3a-a161-4d7f-86be-a83ce203acea", "physics": true, "smooth": true, "title": "\n            From:Always Block (sequential) @ (posedge PCLK)\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: Always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 assigns values to signal \u0027BR_CLK_O\u0027.\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "b01b4286-9ef8-4cd1-b080-cf35fad0a737", "physics": true, "smooth": true, "title": "\n            From:1\u0027b1\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b1 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "b01b4286-9ef8-4cd1-b080-cf35fad0a737", "physics": true, "smooth": true, "title": "\n            From:1\u0027b1\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b1 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "b01b4286-9ef8-4cd1-b080-cf35fad0a737", "physics": true, "smooth": true, "title": "\n            From:1\u0027b1\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b1 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "b01b4286-9ef8-4cd1-b080-cf35fad0a737", "physics": true, "smooth": true, "title": "\n            From:1\u0027b1\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b1 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "b01b4286-9ef8-4cd1-b080-cf35fad0a737", "physics": true, "smooth": true, "title": "\n            From:1\u0027b1\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b1 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "b01b4286-9ef8-4cd1-b080-cf35fad0a737", "physics": true, "smooth": true, "title": "\n            From:1\u0027b1\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b1 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "b01b4286-9ef8-4cd1-b080-cf35fad0a737", "physics": true, "smooth": true, "title": "\n            From:1\u0027b1\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b1 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "b01b4286-9ef8-4cd1-b080-cf35fad0a737", "physics": true, "smooth": true, "title": "\n            From:1\u0027b1\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b1 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "b01b4286-9ef8-4cd1-b080-cf35fad0a737", "physics": true, "smooth": true, "title": "\n            From:1\u0027b1\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b1 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "b01b4286-9ef8-4cd1-b080-cf35fad0a737", "physics": true, "smooth": true, "title": "\n            From:1\u0027b1\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b1 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "b01b4286-9ef8-4cd1-b080-cf35fad0a737", "physics": true, "smooth": true, "title": "\n            From:1\u0027b1\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b1 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "b01b4286-9ef8-4cd1-b080-cf35fad0a737", "physics": true, "smooth": true, "title": "\n            From:1\u0027b1\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b1 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "b01b4286-9ef8-4cd1-b080-cf35fad0a737", "physics": true, "smooth": true, "title": "\n            From:1\u0027b1\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b1 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "b01b4286-9ef8-4cd1-b080-cf35fad0a737", "physics": true, "smooth": true, "title": "\n            From:1\u0027b1\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b1 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "b01b4286-9ef8-4cd1-b080-cf35fad0a737", "physics": true, "smooth": true, "title": "\n            From:1\u0027b1\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b1 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "b01b4286-9ef8-4cd1-b080-cf35fad0a737", "physics": true, "smooth": true, "title": "\n            From:1\u0027b1\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b1 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "b01b4286-9ef8-4cd1-b080-cf35fad0a737", "physics": true, "smooth": true, "title": "\n            From:1\u0027b1\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b1 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "b01b4286-9ef8-4cd1-b080-cf35fad0a737", "physics": true, "smooth": true, "title": "\n            From:1\u0027b1\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b1 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "b01b4286-9ef8-4cd1-b080-cf35fad0a737", "physics": true, "smooth": true, "title": "\n            From:1\u0027b1\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b1 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "b01b4286-9ef8-4cd1-b080-cf35fad0a737", "physics": true, "smooth": true, "title": "\n            From:1\u0027b1\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b1 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "b01b4286-9ef8-4cd1-b080-cf35fad0a737", "physics": true, "smooth": true, "title": "\n            From:1\u0027b1\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b1 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "b01b4286-9ef8-4cd1-b080-cf35fad0a737", "physics": true, "smooth": true, "title": "\n            From:1\u0027b1\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b1 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "b01b4286-9ef8-4cd1-b080-cf35fad0a737", "physics": true, "smooth": true, "title": "\n            From:1\u0027b1\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b1 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "b01b4286-9ef8-4cd1-b080-cf35fad0a737", "physics": true, "smooth": true, "title": "\n            From:1\u0027b1\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b1 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "b01b4286-9ef8-4cd1-b080-cf35fad0a737", "physics": true, "smooth": true, "title": "\n            From:1\u0027b1\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b1 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "b01b4286-9ef8-4cd1-b080-cf35fad0a737", "physics": true, "smooth": true, "title": "\n            From:1\u0027b1\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b1 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "b01b4286-9ef8-4cd1-b080-cf35fad0a737", "physics": true, "smooth": true, "title": "\n            From:1\u0027b1\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b1 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "b01b4286-9ef8-4cd1-b080-cf35fad0a737", "physics": true, "smooth": true, "title": "\n            From:1\u0027b1\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b1 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "b01b4286-9ef8-4cd1-b080-cf35fad0a737", "physics": true, "smooth": true, "title": "\n            From:1\u0027b1\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b1 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "b01b4286-9ef8-4cd1-b080-cf35fad0a737", "physics": true, "smooth": true, "title": "\n            From:1\u0027b1\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b1 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "b01b4286-9ef8-4cd1-b080-cf35fad0a737", "physics": true, "smooth": true, "title": "\n            From:1\u0027b1\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b1 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "b01b4286-9ef8-4cd1-b080-cf35fad0a737", "physics": true, "smooth": true, "title": "\n            From:1\u0027b1\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b1 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "b01b4286-9ef8-4cd1-b080-cf35fad0a737", "physics": true, "smooth": true, "title": "\n            From:1\u0027b1\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b1 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "b01b4286-9ef8-4cd1-b080-cf35fad0a737", "physics": true, "smooth": true, "title": "\n            From:1\u0027b1\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b1 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "b01b4286-9ef8-4cd1-b080-cf35fad0a737", "physics": true, "smooth": true, "title": "\n            From:1\u0027b1\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b1 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "b01b4286-9ef8-4cd1-b080-cf35fad0a737", "physics": true, "smooth": true, "title": "\n            From:1\u0027b1\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b1 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "b01b4286-9ef8-4cd1-b080-cf35fad0a737", "physics": true, "smooth": true, "title": "\n            From:1\u0027b1\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b1 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "b01b4286-9ef8-4cd1-b080-cf35fad0a737", "physics": true, "smooth": true, "title": "\n            From:1\u0027b1\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b1 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "b01b4286-9ef8-4cd1-b080-cf35fad0a737", "physics": true, "smooth": true, "title": "\n            From:1\u0027b1\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b1 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "b01b4286-9ef8-4cd1-b080-cf35fad0a737", "physics": true, "smooth": true, "title": "\n            From:1\u0027b1\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b1 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "b01b4286-9ef8-4cd1-b080-cf35fad0a737", "physics": true, "smooth": true, "title": "\n            From:1\u0027b1\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b1 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "b01b4286-9ef8-4cd1-b080-cf35fad0a737", "physics": true, "smooth": true, "title": "\n            From:1\u0027b1\n            To:BR_CLK_O\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b1 is assigned to BR_CLK_O,the assign...\n            ", "to": "b130f9eb-dc41-4de6-ba63-c85d38fde821", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "48d7bb3a-a161-4d7f-86be-a83ce203acea", "physics": true, "smooth": true, "title": "\n            From:Always Block (sequential) @ (posedge PCLK)\n            To:RESPONSE\n            Weight:2.00\n            Relationship: Always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 assigns values to signal \u0027RESPONSE\u0027.\n            ", "to": "519e1cbc-cd76-42a6-ae0d-03c09f995730", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:RESPONSE\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to RESPONSE,the assign...\n            ", "to": "519e1cbc-cd76-42a6-ae0d-03c09f995730", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "ef140f75-87a5-4d13-b6fb-57b20415104d", "physics": true, "smooth": true, "title": "\n            From:SDA\n            To:RESPONSE\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 SDA is assigned to RESPONSE,the assignm...\n            ", "to": "519e1cbc-cd76-42a6-ae0d-03c09f995730", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "ef140f75-87a5-4d13-b6fb-57b20415104d", "physics": true, "smooth": true, "title": "\n            From:SDA\n            To:RESPONSE\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 SDA is assigned to RESPONSE,the assignm...\n            ", "to": "519e1cbc-cd76-42a6-ae0d-03c09f995730", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "ef140f75-87a5-4d13-b6fb-57b20415104d", "physics": true, "smooth": true, "title": "\n            From:SDA\n            To:RESPONSE\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 SDA is assigned to RESPONSE,the assignm...\n            ", "to": "519e1cbc-cd76-42a6-ae0d-03c09f995730", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "ef140f75-87a5-4d13-b6fb-57b20415104d", "physics": true, "smooth": true, "title": "\n            From:SDA\n            To:RESPONSE\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 SDA is assigned to RESPONSE,the assignm...\n            ", "to": "519e1cbc-cd76-42a6-ae0d-03c09f995730", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "074f89b4-c8f3-44c6-8e29-1a6c76eda287", "physics": true, "smooth": true, "title": "\n            From:module_i2c\n            To:Always Block (combinational) @ ()\n            Weight:1.00\n            Relationship: Module \u0027module_i2c\u0027 contains always block \u0027Always Block (combinational) @ ()\u0027.\n            ", "to": "e9144ce5-3f3c-41fc-91fd-5cee695339f7", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "e9144ce5-3f3c-41fc-91fd-5cee695339f7", "physics": true, "smooth": true, "title": "\n            From:Always Block (combinational) @ ()\n            To:next_state_rx\n            Weight:2.00\n            Relationship: Always block \u0027Always Block (combinational) @ ()\u0027 assigns values to signal \u0027next_state_rx\u0027.\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "7f49fe84-95e2-4bfb-b4b6-44507d9cd22b", "physics": true, "smooth": true, "title": "\n            From:state_rx\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 state_rx is assigned to next_state_rx,the assign...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "42ed3325-6f40-4efd-8163-ba604e0a6e55", "physics": true, "smooth": true, "title": "\n            From:IDLE\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 IDLE is assigned to next_state_rx,the assignment...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "42ed3325-6f40-4efd-8163-ba604e0a6e55", "physics": true, "smooth": true, "title": "\n            From:IDLE\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 IDLE is assigned to next_state_rx,the assignment...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "d1202d30-0bdf-4eee-826b-c6ab1c0d8683", "physics": true, "smooth": true, "title": "\n            From:START\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 START is assigned to next_state_rx,the assignmen...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "d1202d30-0bdf-4eee-826b-c6ab1c0d8683", "physics": true, "smooth": true, "title": "\n            From:START\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 START is assigned to next_state_rx,the assignmen...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "d9b28480-8cef-4f62-8d04-0de4cfa0f039", "physics": true, "smooth": true, "title": "\n            From:CONTROLIN_1\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 CONTROLIN_1 is assigned to next_state_rx,the ass...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "42ed3325-6f40-4efd-8163-ba604e0a6e55", "physics": true, "smooth": true, "title": "\n            From:IDLE\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 IDLE is assigned to next_state_rx,the assignment...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "d9b28480-8cef-4f62-8d04-0de4cfa0f039", "physics": true, "smooth": true, "title": "\n            From:CONTROLIN_1\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 CONTROLIN_1 is assigned to next_state_rx,the ass...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "83131e95-0ae9-45cd-a1ee-fe5155251b17", "physics": true, "smooth": true, "title": "\n            From:CONTROLIN_2\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 CONTROLIN_2 is assigned to next_state_rx,the ass...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "83131e95-0ae9-45cd-a1ee-fe5155251b17", "physics": true, "smooth": true, "title": "\n            From:CONTROLIN_2\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 CONTROLIN_2 is assigned to next_state_rx,the ass...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "602816b2-0182-4399-a1d6-e5045f761e90", "physics": true, "smooth": true, "title": "\n            From:CONTROLIN_3\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 CONTROLIN_3 is assigned to next_state_rx,the ass...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "602816b2-0182-4399-a1d6-e5045f761e90", "physics": true, "smooth": true, "title": "\n            From:CONTROLIN_3\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 CONTROLIN_3 is assigned to next_state_rx,the ass...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "04598cce-9787-45d8-96bf-bdb29470d395", "physics": true, "smooth": true, "title": "\n            From:CONTROLIN_4\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 CONTROLIN_4 is assigned to next_state_rx,the ass...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "04598cce-9787-45d8-96bf-bdb29470d395", "physics": true, "smooth": true, "title": "\n            From:CONTROLIN_4\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 CONTROLIN_4 is assigned to next_state_rx,the ass...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "346ada3a-5ee3-4b5c-9dd3-88b7c41403b2", "physics": true, "smooth": true, "title": "\n            From:CONTROLIN_5\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 CONTROLIN_5 is assigned to next_state_rx,the ass...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "346ada3a-5ee3-4b5c-9dd3-88b7c41403b2", "physics": true, "smooth": true, "title": "\n            From:CONTROLIN_5\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 CONTROLIN_5 is assigned to next_state_rx,the ass...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "560c8ab9-2b72-4c1a-9330-8f2180b7a598", "physics": true, "smooth": true, "title": "\n            From:CONTROLIN_6\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 CONTROLIN_6 is assigned to next_state_rx,the ass...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "560c8ab9-2b72-4c1a-9330-8f2180b7a598", "physics": true, "smooth": true, "title": "\n            From:CONTROLIN_6\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 CONTROLIN_6 is assigned to next_state_rx,the ass...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "dbcc3191-25ff-4091-95b8-c776351e3062", "physics": true, "smooth": true, "title": "\n            From:CONTROLIN_7\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 CONTROLIN_7 is assigned to next_state_rx,the ass...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "dbcc3191-25ff-4091-95b8-c776351e3062", "physics": true, "smooth": true, "title": "\n            From:CONTROLIN_7\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 CONTROLIN_7 is assigned to next_state_rx,the ass...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "d313d175-673c-4a5a-92d2-40bbf635cdde", "physics": true, "smooth": true, "title": "\n            From:CONTROLIN_8\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 CONTROLIN_8 is assigned to next_state_rx,the ass...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "d313d175-673c-4a5a-92d2-40bbf635cdde", "physics": true, "smooth": true, "title": "\n            From:CONTROLIN_8\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 CONTROLIN_8 is assigned to next_state_rx,the ass...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "36471f19-76da-4be7-8661-84aa225b2c3d", "physics": true, "smooth": true, "title": "\n            From:RESPONSE_CIN\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 RESPONSE_CIN is assigned to next_state_rx,the as...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "36471f19-76da-4be7-8661-84aa225b2c3d", "physics": true, "smooth": true, "title": "\n            From:RESPONSE_CIN\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 RESPONSE_CIN is assigned to next_state_rx,the as...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "9d522b80-76fa-4f03-807d-6b8598e48481", "physics": true, "smooth": true, "title": "\n            From:DELAY_BYTES\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DELAY_BYTES is assigned to next_state_rx,the ass...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "0a6bd29c-21da-4a31-92b0-91db8f64144f", "physics": true, "smooth": true, "title": "\n            From:NACK\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 NACK is assigned to next_state_rx,the assignment...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "92ef9a2a-183a-4a64-817f-ba3cdda48aa7", "physics": true, "smooth": true, "title": "\n            From:ADDRESS_1\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 ADDRESS_1 is assigned to next_state_rx,the assig...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fe5d25ff-c150-40c3-a113-d76bd7e06347", "physics": true, "smooth": true, "title": "\n            From:ADDRESS_2\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 ADDRESS_2 is assigned to next_state_rx,the assig...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fe5d25ff-c150-40c3-a113-d76bd7e06347", "physics": true, "smooth": true, "title": "\n            From:ADDRESS_2\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 ADDRESS_2 is assigned to next_state_rx,the assig...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "dfe27cbd-495c-4c1b-a123-ea00963047ec", "physics": true, "smooth": true, "title": "\n            From:ADDRESS_3\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 ADDRESS_3 is assigned to next_state_rx,the assig...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "dfe27cbd-495c-4c1b-a123-ea00963047ec", "physics": true, "smooth": true, "title": "\n            From:ADDRESS_3\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 ADDRESS_3 is assigned to next_state_rx,the assig...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "c78a2d8c-98f9-4114-8a27-fa78f5c63cee", "physics": true, "smooth": true, "title": "\n            From:ADDRESS_4\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 ADDRESS_4 is assigned to next_state_rx,the assig...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "c78a2d8c-98f9-4114-8a27-fa78f5c63cee", "physics": true, "smooth": true, "title": "\n            From:ADDRESS_4\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 ADDRESS_4 is assigned to next_state_rx,the assig...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "304c46ac-e7c8-4054-8fa1-e951b84c820c", "physics": true, "smooth": true, "title": "\n            From:ADDRESS_5\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 ADDRESS_5 is assigned to next_state_rx,the assig...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "304c46ac-e7c8-4054-8fa1-e951b84c820c", "physics": true, "smooth": true, "title": "\n            From:ADDRESS_5\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 ADDRESS_5 is assigned to next_state_rx,the assig...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "6e90f9d1-5554-4187-a369-cdab87aaf046", "physics": true, "smooth": true, "title": "\n            From:ADDRESS_6\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 ADDRESS_6 is assigned to next_state_rx,the assig...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "6e90f9d1-5554-4187-a369-cdab87aaf046", "physics": true, "smooth": true, "title": "\n            From:ADDRESS_6\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 ADDRESS_6 is assigned to next_state_rx,the assig...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "ef4f93eb-0fdf-4d3e-9aa3-4c872c1f8978", "physics": true, "smooth": true, "title": "\n            From:ADDRESS_7\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 ADDRESS_7 is assigned to next_state_rx,the assig...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "ef4f93eb-0fdf-4d3e-9aa3-4c872c1f8978", "physics": true, "smooth": true, "title": "\n            From:ADDRESS_7\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 ADDRESS_7 is assigned to next_state_rx,the assig...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "8c997087-1606-4ff2-9ef5-2057d18f8637", "physics": true, "smooth": true, "title": "\n            From:ADDRESS_8\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 ADDRESS_8 is assigned to next_state_rx,the assig...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "8c997087-1606-4ff2-9ef5-2057d18f8637", "physics": true, "smooth": true, "title": "\n            From:ADDRESS_8\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 ADDRESS_8 is assigned to next_state_rx,the assig...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "dead527d-ab06-41e1-ae59-b0dd733c8990", "physics": true, "smooth": true, "title": "\n            From:RESPONSE_ADDRESS\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 RESPONSE_ADDRESS is assigned to next_state_rx,th...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "dead527d-ab06-41e1-ae59-b0dd733c8990", "physics": true, "smooth": true, "title": "\n            From:RESPONSE_ADDRESS\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 RESPONSE_ADDRESS is assigned to next_state_rx,th...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "9d522b80-76fa-4f03-807d-6b8598e48481", "physics": true, "smooth": true, "title": "\n            From:DELAY_BYTES\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DELAY_BYTES is assigned to next_state_rx,the ass...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "0a6bd29c-21da-4a31-92b0-91db8f64144f", "physics": true, "smooth": true, "title": "\n            From:NACK\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 NACK is assigned to next_state_rx,the assignment...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "b2d0426f-9436-4c30-9174-e8094c19e425", "physics": true, "smooth": true, "title": "\n            From:DATA0_1\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DATA0_1 is assigned to next_state_rx,the assignm...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "9fe63611-f3c6-4c80-a442-9052d6725424", "physics": true, "smooth": true, "title": "\n            From:DATA0_2\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DATA0_2 is assigned to next_state_rx,the assignm...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "9fe63611-f3c6-4c80-a442-9052d6725424", "physics": true, "smooth": true, "title": "\n            From:DATA0_2\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DATA0_2 is assigned to next_state_rx,the assignm...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "322a56ad-63ba-40fa-8b26-0a43d08a1c26", "physics": true, "smooth": true, "title": "\n            From:DATA0_3\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DATA0_3 is assigned to next_state_rx,the assignm...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "322a56ad-63ba-40fa-8b26-0a43d08a1c26", "physics": true, "smooth": true, "title": "\n            From:DATA0_3\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DATA0_3 is assigned to next_state_rx,the assignm...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "1a34fda1-64a6-4c5c-84cf-a86e47e21c8c", "physics": true, "smooth": true, "title": "\n            From:DATA0_4\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DATA0_4 is assigned to next_state_rx,the assignm...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "1a34fda1-64a6-4c5c-84cf-a86e47e21c8c", "physics": true, "smooth": true, "title": "\n            From:DATA0_4\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DATA0_4 is assigned to next_state_rx,the assignm...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "7a6b30b1-b2fd-4e65-875d-d16fd344bf9e", "physics": true, "smooth": true, "title": "\n            From:DATA0_5\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DATA0_5 is assigned to next_state_rx,the assignm...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "7a6b30b1-b2fd-4e65-875d-d16fd344bf9e", "physics": true, "smooth": true, "title": "\n            From:DATA0_5\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DATA0_5 is assigned to next_state_rx,the assignm...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "700130c9-44c9-4382-be65-cfde7ef9b364", "physics": true, "smooth": true, "title": "\n            From:DATA0_6\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DATA0_6 is assigned to next_state_rx,the assignm...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "700130c9-44c9-4382-be65-cfde7ef9b364", "physics": true, "smooth": true, "title": "\n            From:DATA0_6\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DATA0_6 is assigned to next_state_rx,the assignm...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "20e930b2-b54e-465a-949e-086e1ab435bb", "physics": true, "smooth": true, "title": "\n            From:DATA0_7\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DATA0_7 is assigned to next_state_rx,the assignm...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "20e930b2-b54e-465a-949e-086e1ab435bb", "physics": true, "smooth": true, "title": "\n            From:DATA0_7\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DATA0_7 is assigned to next_state_rx,the assignm...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "da968e55-f4c7-4a17-a0de-61580bfa8df8", "physics": true, "smooth": true, "title": "\n            From:DATA0_8\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DATA0_8 is assigned to next_state_rx,the assignm...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "da968e55-f4c7-4a17-a0de-61580bfa8df8", "physics": true, "smooth": true, "title": "\n            From:DATA0_8\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DATA0_8 is assigned to next_state_rx,the assignm...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "538c0fb8-e3ca-4e74-902f-afffd85f57c7", "physics": true, "smooth": true, "title": "\n            From:RESPONSE_DATA0_1\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 RESPONSE_DATA0_1 is assigned to next_state_rx,th...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "538c0fb8-e3ca-4e74-902f-afffd85f57c7", "physics": true, "smooth": true, "title": "\n            From:RESPONSE_DATA0_1\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 RESPONSE_DATA0_1 is assigned to next_state_rx,th...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "9d522b80-76fa-4f03-807d-6b8598e48481", "physics": true, "smooth": true, "title": "\n            From:DELAY_BYTES\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DELAY_BYTES is assigned to next_state_rx,the ass...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "0a6bd29c-21da-4a31-92b0-91db8f64144f", "physics": true, "smooth": true, "title": "\n            From:NACK\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 NACK is assigned to next_state_rx,the assignment...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "5303eb75-ab0d-4c48-a4fc-1a2c7c7ac2dc", "physics": true, "smooth": true, "title": "\n            From:DATA1_1\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DATA1_1 is assigned to next_state_rx,the assignm...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "671c0541-ccc5-443e-923b-d6fd6ae0df87", "physics": true, "smooth": true, "title": "\n            From:DATA1_2\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DATA1_2 is assigned to next_state_rx,the assignm...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "671c0541-ccc5-443e-923b-d6fd6ae0df87", "physics": true, "smooth": true, "title": "\n            From:DATA1_2\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DATA1_2 is assigned to next_state_rx,the assignm...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "825cf559-ef45-4435-9b99-21564ec5cb60", "physics": true, "smooth": true, "title": "\n            From:DATA1_3\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DATA1_3 is assigned to next_state_rx,the assignm...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "825cf559-ef45-4435-9b99-21564ec5cb60", "physics": true, "smooth": true, "title": "\n            From:DATA1_3\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DATA1_3 is assigned to next_state_rx,the assignm...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "1361771a-0711-4c6d-b205-57572754052f", "physics": true, "smooth": true, "title": "\n            From:DATA1_4\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DATA1_4 is assigned to next_state_rx,the assignm...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "1361771a-0711-4c6d-b205-57572754052f", "physics": true, "smooth": true, "title": "\n            From:DATA1_4\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DATA1_4 is assigned to next_state_rx,the assignm...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "927dfe32-336b-4bf8-9e71-d57d93688389", "physics": true, "smooth": true, "title": "\n            From:DATA1_5\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DATA1_5 is assigned to next_state_rx,the assignm...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "927dfe32-336b-4bf8-9e71-d57d93688389", "physics": true, "smooth": true, "title": "\n            From:DATA1_5\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DATA1_5 is assigned to next_state_rx,the assignm...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "0e649342-7d53-445f-834d-400b1d67e4c5", "physics": true, "smooth": true, "title": "\n            From:DATA1_6\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DATA1_6 is assigned to next_state_rx,the assignm...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "0e649342-7d53-445f-834d-400b1d67e4c5", "physics": true, "smooth": true, "title": "\n            From:DATA1_6\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DATA1_6 is assigned to next_state_rx,the assignm...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "bec9d724-9115-4157-9648-1a8af3efad80", "physics": true, "smooth": true, "title": "\n            From:DATA1_7\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DATA1_7 is assigned to next_state_rx,the assignm...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "bec9d724-9115-4157-9648-1a8af3efad80", "physics": true, "smooth": true, "title": "\n            From:DATA1_7\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DATA1_7 is assigned to next_state_rx,the assignm...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "746b030b-a505-4860-ae59-d4b0cc314c30", "physics": true, "smooth": true, "title": "\n            From:DATA1_8\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DATA1_8 is assigned to next_state_rx,the assignm...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "746b030b-a505-4860-ae59-d4b0cc314c30", "physics": true, "smooth": true, "title": "\n            From:DATA1_8\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DATA1_8 is assigned to next_state_rx,the assignm...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "cd5f663f-0044-4103-a335-84a415ddbf45", "physics": true, "smooth": true, "title": "\n            From:RESPONSE_DATA1_1\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 RESPONSE_DATA1_1 is assigned to next_state_rx,th...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "538c0fb8-e3ca-4e74-902f-afffd85f57c7", "physics": true, "smooth": true, "title": "\n            From:RESPONSE_DATA0_1\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 RESPONSE_DATA0_1 is assigned to next_state_rx,th...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "9d522b80-76fa-4f03-807d-6b8598e48481", "physics": true, "smooth": true, "title": "\n            From:DELAY_BYTES\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DELAY_BYTES is assigned to next_state_rx,the ass...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "0a6bd29c-21da-4a31-92b0-91db8f64144f", "physics": true, "smooth": true, "title": "\n            From:NACK\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 NACK is assigned to next_state_rx,the assignment...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "9d522b80-76fa-4f03-807d-6b8598e48481", "physics": true, "smooth": true, "title": "\n            From:DELAY_BYTES\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DELAY_BYTES is assigned to next_state_rx,the ass...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "92ef9a2a-183a-4a64-817f-ba3cdda48aa7", "physics": true, "smooth": true, "title": "\n            From:ADDRESS_1\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 ADDRESS_1 is assigned to next_state_rx,the assig...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "b2d0426f-9436-4c30-9174-e8094c19e425", "physics": true, "smooth": true, "title": "\n            From:DATA0_1\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DATA0_1 is assigned to next_state_rx,the assignm...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "5303eb75-ab0d-4c48-a4fc-1a2c7c7ac2dc", "physics": true, "smooth": true, "title": "\n            From:DATA1_1\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 DATA1_1 is assigned to next_state_rx,the assignm...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "1b5921b2-bb32-4d21-b4a8-e27e1a1853f0", "physics": true, "smooth": true, "title": "\n            From:STOP\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 STOP is assigned to next_state_rx,the assignment...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "1b5921b2-bb32-4d21-b4a8-e27e1a1853f0", "physics": true, "smooth": true, "title": "\n            From:STOP\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 STOP is assigned to next_state_rx,the assignment...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "42ed3325-6f40-4efd-8163-ba604e0a6e55", "physics": true, "smooth": true, "title": "\n            From:IDLE\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 IDLE is assigned to next_state_rx,the assignment...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "42ed3325-6f40-4efd-8163-ba604e0a6e55", "physics": true, "smooth": true, "title": "\n            From:IDLE\n            To:next_state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (combinational) @ ()\u0027 IDLE is assigned to next_state_rx,the assignment...\n            ", "to": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "074f89b4-c8f3-44c6-8e29-1a6c76eda287", "physics": true, "smooth": true, "title": "\n            From:module_i2c\n            To:Always Block (sequential) @ (posedge PCLK)\n            Weight:1.00\n            Relationship: Module \u0027module_i2c\u0027 contains always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027.\n            ", "to": "48d7bb3a-a161-4d7f-86be-a83ce203acea", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "48d7bb3a-a161-4d7f-86be-a83ce203acea", "physics": true, "smooth": true, "title": "\n            From:Always Block (sequential) @ (posedge PCLK)\n            To:PCLK\n            Weight:1.00\n            Relationship: Always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 is sensitive to posedge signal \u0027PCLK\u0027.\n            ", "to": "c3fd26c0-eb76-42a2-a570-4b63ebec1e73", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "48d7bb3a-a161-4d7f-86be-a83ce203acea", "physics": true, "smooth": true, "title": "\n            From:Always Block (sequential) @ (posedge PCLK)\n            To:count_receive_data\n            Weight:2.00\n            Relationship: Always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 assigns values to signal \u0027count_receive_da...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_receive_data...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "db08f45c-16d5-4e2a-8de9-8c77e6360eaf", "physics": true, "smooth": true, "title": "\n            From:(count_receive_data + 12\u0027d1)\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_receive_data + 12\u0027d1) is assigne...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "physics": true, "smooth": true, "title": "\n            From:count_receive_data\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 count_receive_data is assigned to count...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "db08f45c-16d5-4e2a-8de9-8c77e6360eaf", "physics": true, "smooth": true, "title": "\n            From:(count_receive_data + 12\u0027d1)\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_receive_data + 12\u0027d1) is assigne...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_receive_data...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "db08f45c-16d5-4e2a-8de9-8c77e6360eaf", "physics": true, "smooth": true, "title": "\n            From:(count_receive_data + 12\u0027d1)\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_receive_data + 12\u0027d1) is assigne...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_receive_data...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "db08f45c-16d5-4e2a-8de9-8c77e6360eaf", "physics": true, "smooth": true, "title": "\n            From:(count_receive_data + 12\u0027d1)\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_receive_data + 12\u0027d1) is assigne...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_receive_data...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "db08f45c-16d5-4e2a-8de9-8c77e6360eaf", "physics": true, "smooth": true, "title": "\n            From:(count_receive_data + 12\u0027d1)\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_receive_data + 12\u0027d1) is assigne...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_receive_data...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "db08f45c-16d5-4e2a-8de9-8c77e6360eaf", "physics": true, "smooth": true, "title": "\n            From:(count_receive_data + 12\u0027d1)\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_receive_data + 12\u0027d1) is assigne...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_receive_data...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "db08f45c-16d5-4e2a-8de9-8c77e6360eaf", "physics": true, "smooth": true, "title": "\n            From:(count_receive_data + 12\u0027d1)\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_receive_data + 12\u0027d1) is assigne...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_receive_data...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "db08f45c-16d5-4e2a-8de9-8c77e6360eaf", "physics": true, "smooth": true, "title": "\n            From:(count_receive_data + 12\u0027d1)\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_receive_data + 12\u0027d1) is assigne...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_receive_data...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "db08f45c-16d5-4e2a-8de9-8c77e6360eaf", "physics": true, "smooth": true, "title": "\n            From:(count_receive_data + 12\u0027d1)\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_receive_data + 12\u0027d1) is assigne...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_receive_data...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "db08f45c-16d5-4e2a-8de9-8c77e6360eaf", "physics": true, "smooth": true, "title": "\n            From:(count_receive_data + 12\u0027d1)\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_receive_data + 12\u0027d1) is assigne...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_receive_data...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "db08f45c-16d5-4e2a-8de9-8c77e6360eaf", "physics": true, "smooth": true, "title": "\n            From:(count_receive_data + 12\u0027d1)\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_receive_data + 12\u0027d1) is assigne...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_receive_data...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "db08f45c-16d5-4e2a-8de9-8c77e6360eaf", "physics": true, "smooth": true, "title": "\n            From:(count_receive_data + 12\u0027d1)\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_receive_data + 12\u0027d1) is assigne...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_receive_data...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "db08f45c-16d5-4e2a-8de9-8c77e6360eaf", "physics": true, "smooth": true, "title": "\n            From:(count_receive_data + 12\u0027d1)\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_receive_data + 12\u0027d1) is assigne...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_receive_data...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "db08f45c-16d5-4e2a-8de9-8c77e6360eaf", "physics": true, "smooth": true, "title": "\n            From:(count_receive_data + 12\u0027d1)\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_receive_data + 12\u0027d1) is assigne...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_receive_data...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "db08f45c-16d5-4e2a-8de9-8c77e6360eaf", "physics": true, "smooth": true, "title": "\n            From:(count_receive_data + 12\u0027d1)\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_receive_data + 12\u0027d1) is assigne...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_receive_data...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "db08f45c-16d5-4e2a-8de9-8c77e6360eaf", "physics": true, "smooth": true, "title": "\n            From:(count_receive_data + 12\u0027d1)\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_receive_data + 12\u0027d1) is assigne...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_receive_data...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "db08f45c-16d5-4e2a-8de9-8c77e6360eaf", "physics": true, "smooth": true, "title": "\n            From:(count_receive_data + 12\u0027d1)\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_receive_data + 12\u0027d1) is assigne...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_receive_data...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "db08f45c-16d5-4e2a-8de9-8c77e6360eaf", "physics": true, "smooth": true, "title": "\n            From:(count_receive_data + 12\u0027d1)\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_receive_data + 12\u0027d1) is assigne...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_receive_data...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "db08f45c-16d5-4e2a-8de9-8c77e6360eaf", "physics": true, "smooth": true, "title": "\n            From:(count_receive_data + 12\u0027d1)\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_receive_data + 12\u0027d1) is assigne...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_receive_data...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "db08f45c-16d5-4e2a-8de9-8c77e6360eaf", "physics": true, "smooth": true, "title": "\n            From:(count_receive_data + 12\u0027d1)\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_receive_data + 12\u0027d1) is assigne...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_receive_data...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "db08f45c-16d5-4e2a-8de9-8c77e6360eaf", "physics": true, "smooth": true, "title": "\n            From:(count_receive_data + 12\u0027d1)\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_receive_data + 12\u0027d1) is assigne...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_receive_data...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "db08f45c-16d5-4e2a-8de9-8c77e6360eaf", "physics": true, "smooth": true, "title": "\n            From:(count_receive_data + 12\u0027d1)\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_receive_data + 12\u0027d1) is assigne...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_receive_data...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "db08f45c-16d5-4e2a-8de9-8c77e6360eaf", "physics": true, "smooth": true, "title": "\n            From:(count_receive_data + 12\u0027d1)\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_receive_data + 12\u0027d1) is assigne...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_receive_data...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "db08f45c-16d5-4e2a-8de9-8c77e6360eaf", "physics": true, "smooth": true, "title": "\n            From:(count_receive_data + 12\u0027d1)\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_receive_data + 12\u0027d1) is assigne...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_receive_data...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "db08f45c-16d5-4e2a-8de9-8c77e6360eaf", "physics": true, "smooth": true, "title": "\n            From:(count_receive_data + 12\u0027d1)\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_receive_data + 12\u0027d1) is assigne...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_receive_data...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "db08f45c-16d5-4e2a-8de9-8c77e6360eaf", "physics": true, "smooth": true, "title": "\n            From:(count_receive_data + 12\u0027d1)\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_receive_data + 12\u0027d1) is assigne...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_receive_data...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "db08f45c-16d5-4e2a-8de9-8c77e6360eaf", "physics": true, "smooth": true, "title": "\n            From:(count_receive_data + 12\u0027d1)\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_receive_data + 12\u0027d1) is assigne...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_receive_data...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "db08f45c-16d5-4e2a-8de9-8c77e6360eaf", "physics": true, "smooth": true, "title": "\n            From:(count_receive_data + 12\u0027d1)\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_receive_data + 12\u0027d1) is assigne...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_receive_data...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "db08f45c-16d5-4e2a-8de9-8c77e6360eaf", "physics": true, "smooth": true, "title": "\n            From:(count_receive_data + 12\u0027d1)\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_receive_data + 12\u0027d1) is assigne...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_receive_data...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "db08f45c-16d5-4e2a-8de9-8c77e6360eaf", "physics": true, "smooth": true, "title": "\n            From:(count_receive_data + 12\u0027d1)\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_receive_data + 12\u0027d1) is assigne...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_receive_data...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "db08f45c-16d5-4e2a-8de9-8c77e6360eaf", "physics": true, "smooth": true, "title": "\n            From:(count_receive_data + 12\u0027d1)\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_receive_data + 12\u0027d1) is assigne...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_receive_data...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "db08f45c-16d5-4e2a-8de9-8c77e6360eaf", "physics": true, "smooth": true, "title": "\n            From:(count_receive_data + 12\u0027d1)\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_receive_data + 12\u0027d1) is assigne...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_receive_data...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "db08f45c-16d5-4e2a-8de9-8c77e6360eaf", "physics": true, "smooth": true, "title": "\n            From:(count_receive_data + 12\u0027d1)\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_receive_data + 12\u0027d1) is assigne...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_receive_data...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "db08f45c-16d5-4e2a-8de9-8c77e6360eaf", "physics": true, "smooth": true, "title": "\n            From:(count_receive_data + 12\u0027d1)\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_receive_data + 12\u0027d1) is assigne...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_receive_data...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "db08f45c-16d5-4e2a-8de9-8c77e6360eaf", "physics": true, "smooth": true, "title": "\n            From:(count_receive_data + 12\u0027d1)\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_receive_data + 12\u0027d1) is assigne...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_receive_data...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "db08f45c-16d5-4e2a-8de9-8c77e6360eaf", "physics": true, "smooth": true, "title": "\n            From:(count_receive_data + 12\u0027d1)\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_receive_data + 12\u0027d1) is assigne...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_receive_data...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "db08f45c-16d5-4e2a-8de9-8c77e6360eaf", "physics": true, "smooth": true, "title": "\n            From:(count_receive_data + 12\u0027d1)\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_receive_data + 12\u0027d1) is assigne...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_receive_data...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "db08f45c-16d5-4e2a-8de9-8c77e6360eaf", "physics": true, "smooth": true, "title": "\n            From:(count_receive_data + 12\u0027d1)\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_receive_data + 12\u0027d1) is assigne...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_receive_data...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "db08f45c-16d5-4e2a-8de9-8c77e6360eaf", "physics": true, "smooth": true, "title": "\n            From:(count_receive_data + 12\u0027d1)\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_receive_data + 12\u0027d1) is assigne...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_receive_data...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "db08f45c-16d5-4e2a-8de9-8c77e6360eaf", "physics": true, "smooth": true, "title": "\n            From:(count_receive_data + 12\u0027d1)\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_receive_data + 12\u0027d1) is assigne...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_receive_data...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "043bfa32-37bb-4bbc-8137-f00643d30b93", "physics": true, "smooth": true, "title": "\n            From:12\u0027d4095\n            To:count_receive_data\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d4095 is assigned to count_receive_d...\n            ", "to": "a6899a3f-0ecf-4945-9393-2d4c11b49c81", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "48d7bb3a-a161-4d7f-86be-a83ce203acea", "physics": true, "smooth": true, "title": "\n            From:Always Block (sequential) @ (posedge PCLK)\n            To:state_rx\n            Weight:2.00\n            Relationship: Always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 assigns values to signal \u0027state_rx\u0027.\n            ", "to": "7f49fe84-95e2-4bfb-b4b6-44507d9cd22b", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "42ed3325-6f40-4efd-8163-ba604e0a6e55", "physics": true, "smooth": true, "title": "\n            From:IDLE\n            To:state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 IDLE is assigned to state_rx,the assign...\n            ", "to": "7f49fe84-95e2-4bfb-b4b6-44507d9cd22b", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "12aeb61f-06e9-44d3-98d2-d417b79182b2", "physics": true, "smooth": true, "title": "\n            From:next_state_rx\n            To:state_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 next_state_rx is assigned to state_rx,t...\n            ", "to": "7f49fe84-95e2-4bfb-b4b6-44507d9cd22b", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "48d7bb3a-a161-4d7f-86be-a83ce203acea", "physics": true, "smooth": true, "title": "\n            From:Always Block (sequential) @ (posedge PCLK)\n            To:SDA_OUT_RX\n            Weight:2.00\n            Relationship: Always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 assigns values to signal \u0027SDA_OUT_RX\u0027.\n            ", "to": "c8934979-4073-451c-8287-3ef12b5863bb", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:SDA_OUT_RX\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to SDA_OUT_RX,the assi...\n            ", "to": "c8934979-4073-451c-8287-3ef12b5863bb", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "ef140f75-87a5-4d13-b6fb-57b20415104d", "physics": true, "smooth": true, "title": "\n            From:SDA\n            To:SDA_OUT_RX\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 SDA is assigned to SDA_OUT_RX,the assig...\n            ", "to": "c8934979-4073-451c-8287-3ef12b5863bb", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "c8934979-4073-451c-8287-3ef12b5863bb", "physics": true, "smooth": true, "title": "\n            From:SDA_OUT_RX\n            To:SDA_OUT_RX\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 SDA_OUT_RX is assigned to SDA_OUT_RX,th...\n            ", "to": "c8934979-4073-451c-8287-3ef12b5863bb", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "48d7bb3a-a161-4d7f-86be-a83ce203acea", "physics": true, "smooth": true, "title": "\n            From:Always Block (sequential) @ (posedge PCLK)\n            To:fifo_rx_wr_en\n            Weight:2.00\n            Relationship: Always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 assigns values to signal \u0027fifo_rx_wr_en\u0027.\n            ", "to": "5e9e3f90-6d7e-454a-8463-1d5d30fa0fa0", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:fifo_rx_wr_en\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to fifo_rx_wr_en,the a...\n            ", "to": "5e9e3f90-6d7e-454a-8463-1d5d30fa0fa0", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:fifo_rx_wr_en\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to fifo_rx_wr_en,the a...\n            ", "to": "5e9e3f90-6d7e-454a-8463-1d5d30fa0fa0", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:fifo_rx_wr_en\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to fifo_rx_wr_en,the a...\n            ", "to": "5e9e3f90-6d7e-454a-8463-1d5d30fa0fa0", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "48d7bb3a-a161-4d7f-86be-a83ce203acea", "physics": true, "smooth": true, "title": "\n            From:Always Block (sequential) @ (posedge PCLK)\n            To:count_rx\n            Weight:2.00\n            Relationship: Always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 assigns values to signal \u0027count_rx\u0027.\n            ", "to": "19a8a5da-e3c6-40ac-95e9-d4963ac520e0", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "9fc8cb85-35bb-4b32-986d-39b664288a35", "physics": true, "smooth": true, "title": "\n            From:2\u0027d0\n            To:count_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 2\u0027d0 is assigned to count_rx,the assign...\n            ", "to": "19a8a5da-e3c6-40ac-95e9-d4963ac520e0", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "ada7c29b-7e58-4aaa-908d-859bf2ce469a", "physics": true, "smooth": true, "title": "\n            From:(count_rx + 2\u0027d1)\n            To:count_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_rx + 2\u0027d1) is assigned to count_...\n            ", "to": "19a8a5da-e3c6-40ac-95e9-d4963ac520e0", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "43bc3647-dbdb-438d-a25b-8be445c6d741", "physics": true, "smooth": true, "title": "\n            From:(count_tx + 2\u0027d1)\n            To:count_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_tx + 2\u0027d1) is assigned to count_...\n            ", "to": "19a8a5da-e3c6-40ac-95e9-d4963ac520e0", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "ada7c29b-7e58-4aaa-908d-859bf2ce469a", "physics": true, "smooth": true, "title": "\n            From:(count_rx + 2\u0027d1)\n            To:count_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_rx + 2\u0027d1) is assigned to count_...\n            ", "to": "19a8a5da-e3c6-40ac-95e9-d4963ac520e0", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "9fc8cb85-35bb-4b32-986d-39b664288a35", "physics": true, "smooth": true, "title": "\n            From:2\u0027d0\n            To:count_rx\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 2\u0027d0 is assigned to count_rx,the assign...\n            ", "to": "19a8a5da-e3c6-40ac-95e9-d4963ac520e0", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "48d7bb3a-a161-4d7f-86be-a83ce203acea", "physics": true, "smooth": true, "title": "\n            From:Always Block (sequential) @ (posedge PCLK)\n            To:BR_CLK_O_RX\n            Weight:2.00\n            Relationship: Always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 assigns values to signal \u0027BR_CLK_O_RX\u0027.\n            ", "to": "13f54a47-4175-4271-a3e3-b7b74ca669cc", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "32ccafdd-1db7-47ca-9527-b4f464d79729", "physics": true, "smooth": true, "title": "\n            From:1\u0027b0\n            To:BR_CLK_O_RX\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 1\u0027b0 is assigned to BR_CLK_O_RX,the ass...\n            ", "to": "13f54a47-4175-4271-a3e3-b7b74ca669cc", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "93e34262-6721-485b-a525-b0e1774f5417", "physics": true, "smooth": true, "title": "\n            From:SCL\n            To:BR_CLK_O_RX\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 SCL is assigned to BR_CLK_O_RX,the assi...\n            ", "to": "13f54a47-4175-4271-a3e3-b7b74ca669cc", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "13f54a47-4175-4271-a3e3-b7b74ca669cc", "physics": true, "smooth": true, "title": "\n            From:BR_CLK_O_RX\n            To:BR_CLK_O_RX\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 BR_CLK_O_RX is assigned to BR_CLK_O_RX,...\n            ", "to": "13f54a47-4175-4271-a3e3-b7b74ca669cc", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "48d7bb3a-a161-4d7f-86be-a83ce203acea", "physics": true, "smooth": true, "title": "\n            From:Always Block (sequential) @ (posedge PCLK)\n            To:fifo_rx_data_in[0]\n            Weight:2.00\n            Relationship: Always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 assigns values to signal \u0027fifo_rx_data_in[...\n            ", "to": "a5f4b0e0-adca-49ee-9ebb-a25332281987", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "ef140f75-87a5-4d13-b6fb-57b20415104d", "physics": true, "smooth": true, "title": "\n            From:SDA\n            To:fifo_rx_data_in[0]\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 SDA is assigned to fifo_rx_data_in[0],t...\n            ", "to": "a5f4b0e0-adca-49ee-9ebb-a25332281987", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "ef140f75-87a5-4d13-b6fb-57b20415104d", "physics": true, "smooth": true, "title": "\n            From:SDA\n            To:fifo_rx_data_in[0]\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 SDA is assigned to fifo_rx_data_in[0],t...\n            ", "to": "a5f4b0e0-adca-49ee-9ebb-a25332281987", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "48d7bb3a-a161-4d7f-86be-a83ce203acea", "physics": true, "smooth": true, "title": "\n            From:Always Block (sequential) @ (posedge PCLK)\n            To:fifo_rx_data_in[1]\n            Weight:2.00\n            Relationship: Always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 assigns values to signal \u0027fifo_rx_data_in[...\n            ", "to": "4cf9611b-d001-4111-a60d-a6307bfadcdb", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "93e34262-6721-485b-a525-b0e1774f5417", "physics": true, "smooth": true, "title": "\n            From:SCL\n            To:fifo_rx_data_in[1]\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 SCL is assigned to fifo_rx_data_in[1],t...\n            ", "to": "4cf9611b-d001-4111-a60d-a6307bfadcdb", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "ef140f75-87a5-4d13-b6fb-57b20415104d", "physics": true, "smooth": true, "title": "\n            From:SDA\n            To:fifo_rx_data_in[1]\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 SDA is assigned to fifo_rx_data_in[1],t...\n            ", "to": "4cf9611b-d001-4111-a60d-a6307bfadcdb", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "48d7bb3a-a161-4d7f-86be-a83ce203acea", "physics": true, "smooth": true, "title": "\n            From:Always Block (sequential) @ (posedge PCLK)\n            To:fifo_rx_data_in[2]\n            Weight:2.00\n            Relationship: Always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 assigns values to signal \u0027fifo_rx_data_in[...\n            ", "to": "afad72c4-9c2d-417e-bcd5-a9c4d459c721", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "ef140f75-87a5-4d13-b6fb-57b20415104d", "physics": true, "smooth": true, "title": "\n            From:SDA\n            To:fifo_rx_data_in[2]\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 SDA is assigned to fifo_rx_data_in[2],t...\n            ", "to": "afad72c4-9c2d-417e-bcd5-a9c4d459c721", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "48d7bb3a-a161-4d7f-86be-a83ce203acea", "physics": true, "smooth": true, "title": "\n            From:Always Block (sequential) @ (posedge PCLK)\n            To:fifo_rx_data_in[3]\n            Weight:2.00\n            Relationship: Always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 assigns values to signal \u0027fifo_rx_data_in[...\n            ", "to": "d8c1ee36-0833-4982-8945-7879d6b31a28", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "ef140f75-87a5-4d13-b6fb-57b20415104d", "physics": true, "smooth": true, "title": "\n            From:SDA\n            To:fifo_rx_data_in[3]\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 SDA is assigned to fifo_rx_data_in[3],t...\n            ", "to": "d8c1ee36-0833-4982-8945-7879d6b31a28", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "48d7bb3a-a161-4d7f-86be-a83ce203acea", "physics": true, "smooth": true, "title": "\n            From:Always Block (sequential) @ (posedge PCLK)\n            To:fifo_rx_data_in[4]\n            Weight:2.00\n            Relationship: Always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 assigns values to signal \u0027fifo_rx_data_in[...\n            ", "to": "9dd8874b-757d-48fd-8e2f-09484ef86937", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "ef140f75-87a5-4d13-b6fb-57b20415104d", "physics": true, "smooth": true, "title": "\n            From:SDA\n            To:fifo_rx_data_in[4]\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 SDA is assigned to fifo_rx_data_in[4],t...\n            ", "to": "9dd8874b-757d-48fd-8e2f-09484ef86937", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "48d7bb3a-a161-4d7f-86be-a83ce203acea", "physics": true, "smooth": true, "title": "\n            From:Always Block (sequential) @ (posedge PCLK)\n            To:fifo_rx_data_in[5]\n            Weight:2.00\n            Relationship: Always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 assigns values to signal \u0027fifo_rx_data_in[...\n            ", "to": "d461edc2-b642-4272-a2ad-7cd6026e1db7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "ef140f75-87a5-4d13-b6fb-57b20415104d", "physics": true, "smooth": true, "title": "\n            From:SDA\n            To:fifo_rx_data_in[5]\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 SDA is assigned to fifo_rx_data_in[5],t...\n            ", "to": "d461edc2-b642-4272-a2ad-7cd6026e1db7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "48d7bb3a-a161-4d7f-86be-a83ce203acea", "physics": true, "smooth": true, "title": "\n            From:Always Block (sequential) @ (posedge PCLK)\n            To:fifo_rx_data_in[6]\n            Weight:2.00\n            Relationship: Always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 assigns values to signal \u0027fifo_rx_data_in[...\n            ", "to": "11d99342-6ae1-4e32-9e24-994f00dfa419", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "ef140f75-87a5-4d13-b6fb-57b20415104d", "physics": true, "smooth": true, "title": "\n            From:SDA\n            To:fifo_rx_data_in[6]\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 SDA is assigned to fifo_rx_data_in[6],t...\n            ", "to": "11d99342-6ae1-4e32-9e24-994f00dfa419", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "48d7bb3a-a161-4d7f-86be-a83ce203acea", "physics": true, "smooth": true, "title": "\n            From:Always Block (sequential) @ (posedge PCLK)\n            To:fifo_rx_data_in[7]\n            Weight:2.00\n            Relationship: Always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 assigns values to signal \u0027fifo_rx_data_in[...\n            ", "to": "2660bc2a-99eb-4ecc-aba7-ef6d6bc2ede7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "ef140f75-87a5-4d13-b6fb-57b20415104d", "physics": true, "smooth": true, "title": "\n            From:SDA\n            To:fifo_rx_data_in[7]\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 SDA is assigned to fifo_rx_data_in[7],t...\n            ", "to": "2660bc2a-99eb-4ecc-aba7-ef6d6bc2ede7", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "48d7bb3a-a161-4d7f-86be-a83ce203acea", "physics": true, "smooth": true, "title": "\n            From:Always Block (sequential) @ (posedge PCLK)\n            To:fifo_rx_data_in[8]\n            Weight:2.00\n            Relationship: Always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 assigns values to signal \u0027fifo_rx_data_in[...\n            ", "to": "6df4eada-ce7e-4d2a-b433-e2dae4d12062", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "ef140f75-87a5-4d13-b6fb-57b20415104d", "physics": true, "smooth": true, "title": "\n            From:SDA\n            To:fifo_rx_data_in[8]\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 SDA is assigned to fifo_rx_data_in[8],t...\n            ", "to": "6df4eada-ce7e-4d2a-b433-e2dae4d12062", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "48d7bb3a-a161-4d7f-86be-a83ce203acea", "physics": true, "smooth": true, "title": "\n            From:Always Block (sequential) @ (posedge PCLK)\n            To:fifo_rx_data_in[9]\n            Weight:2.00\n            Relationship: Always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 assigns values to signal \u0027fifo_rx_data_in[...\n            ", "to": "ce2b2c67-6f70-4476-ba9d-b315197ac1c5", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "ef140f75-87a5-4d13-b6fb-57b20415104d", "physics": true, "smooth": true, "title": "\n            From:SDA\n            To:fifo_rx_data_in[9]\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 SDA is assigned to fifo_rx_data_in[9],t...\n            ", "to": "ce2b2c67-6f70-4476-ba9d-b315197ac1c5", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "48d7bb3a-a161-4d7f-86be-a83ce203acea", "physics": true, "smooth": true, "title": "\n            From:Always Block (sequential) @ (posedge PCLK)\n            To:fifo_rx_data_in[10]\n            Weight:2.00\n            Relationship: Always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 assigns values to signal \u0027fifo_rx_data_in[...\n            ", "to": "c704ce9f-c6e8-48ef-a553-106471fd3140", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "ef140f75-87a5-4d13-b6fb-57b20415104d", "physics": true, "smooth": true, "title": "\n            From:SDA\n            To:fifo_rx_data_in[10]\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 SDA is assigned to fifo_rx_data_in[10],...\n            ", "to": "c704ce9f-c6e8-48ef-a553-106471fd3140", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "48d7bb3a-a161-4d7f-86be-a83ce203acea", "physics": true, "smooth": true, "title": "\n            From:Always Block (sequential) @ (posedge PCLK)\n            To:fifo_rx_data_in[11]\n            Weight:2.00\n            Relationship: Always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 assigns values to signal \u0027fifo_rx_data_in[...\n            ", "to": "da9e7a72-ec79-441a-be91-72f7468b5e1c", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "ef140f75-87a5-4d13-b6fb-57b20415104d", "physics": true, "smooth": true, "title": "\n            From:SDA\n            To:fifo_rx_data_in[11]\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 SDA is assigned to fifo_rx_data_in[11],...\n            ", "to": "da9e7a72-ec79-441a-be91-72f7468b5e1c", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "48d7bb3a-a161-4d7f-86be-a83ce203acea", "physics": true, "smooth": true, "title": "\n            From:Always Block (sequential) @ (posedge PCLK)\n            To:fifo_rx_data_in[12]\n            Weight:2.00\n            Relationship: Always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 assigns values to signal \u0027fifo_rx_data_in[...\n            ", "to": "7b2e0b38-113a-41b1-8bb7-260408de805b", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "ef140f75-87a5-4d13-b6fb-57b20415104d", "physics": true, "smooth": true, "title": "\n            From:SDA\n            To:fifo_rx_data_in[12]\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 SDA is assigned to fifo_rx_data_in[12],...\n            ", "to": "7b2e0b38-113a-41b1-8bb7-260408de805b", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "48d7bb3a-a161-4d7f-86be-a83ce203acea", "physics": true, "smooth": true, "title": "\n            From:Always Block (sequential) @ (posedge PCLK)\n            To:fifo_rx_data_in[13]\n            Weight:2.00\n            Relationship: Always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 assigns values to signal \u0027fifo_rx_data_in[...\n            ", "to": "ac30dbc6-9c07-4e5a-909a-0cafc3b3170f", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "ef140f75-87a5-4d13-b6fb-57b20415104d", "physics": true, "smooth": true, "title": "\n            From:SDA\n            To:fifo_rx_data_in[13]\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 SDA is assigned to fifo_rx_data_in[13],...\n            ", "to": "ac30dbc6-9c07-4e5a-909a-0cafc3b3170f", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "48d7bb3a-a161-4d7f-86be-a83ce203acea", "physics": true, "smooth": true, "title": "\n            From:Always Block (sequential) @ (posedge PCLK)\n            To:fifo_rx_data_in[14]\n            Weight:2.00\n            Relationship: Always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 assigns values to signal \u0027fifo_rx_data_in[...\n            ", "to": "822a2fc3-20f1-4cad-8955-07e0352c8fd9", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "ef140f75-87a5-4d13-b6fb-57b20415104d", "physics": true, "smooth": true, "title": "\n            From:SDA\n            To:fifo_rx_data_in[14]\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 SDA is assigned to fifo_rx_data_in[14],...\n            ", "to": "822a2fc3-20f1-4cad-8955-07e0352c8fd9", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "48d7bb3a-a161-4d7f-86be-a83ce203acea", "physics": true, "smooth": true, "title": "\n            From:Always Block (sequential) @ (posedge PCLK)\n            To:fifo_rx_data_in[15]\n            Weight:2.00\n            Relationship: Always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 assigns values to signal \u0027fifo_rx_data_in[...\n            ", "to": "e31b3804-ea07-4b6b-8fef-20cbc66447aa", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "ef140f75-87a5-4d13-b6fb-57b20415104d", "physics": true, "smooth": true, "title": "\n            From:SDA\n            To:fifo_rx_data_in[15]\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 SDA is assigned to fifo_rx_data_in[15],...\n            ", "to": "e31b3804-ea07-4b6b-8fef-20cbc66447aa", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "48d7bb3a-a161-4d7f-86be-a83ce203acea", "physics": true, "smooth": true, "title": "\n            From:Always Block (sequential) @ (posedge PCLK)\n            To:fifo_rx_data_in[16]\n            Weight:2.00\n            Relationship: Always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 assigns values to signal \u0027fifo_rx_data_in[...\n            ", "to": "57fccfb4-8e09-4ee3-82b1-ba4a8cf2c280", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "ef140f75-87a5-4d13-b6fb-57b20415104d", "physics": true, "smooth": true, "title": "\n            From:SDA\n            To:fifo_rx_data_in[16]\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 SDA is assigned to fifo_rx_data_in[16],...\n            ", "to": "57fccfb4-8e09-4ee3-82b1-ba4a8cf2c280", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "48d7bb3a-a161-4d7f-86be-a83ce203acea", "physics": true, "smooth": true, "title": "\n            From:Always Block (sequential) @ (posedge PCLK)\n            To:fifo_rx_data_in[17]\n            Weight:2.00\n            Relationship: Always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 assigns values to signal \u0027fifo_rx_data_in[...\n            ", "to": "8e5824d5-8a2b-436a-82ce-a2d765280338", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "ef140f75-87a5-4d13-b6fb-57b20415104d", "physics": true, "smooth": true, "title": "\n            From:SDA\n            To:fifo_rx_data_in[17]\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 SDA is assigned to fifo_rx_data_in[17],...\n            ", "to": "8e5824d5-8a2b-436a-82ce-a2d765280338", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "48d7bb3a-a161-4d7f-86be-a83ce203acea", "physics": true, "smooth": true, "title": "\n            From:Always Block (sequential) @ (posedge PCLK)\n            To:fifo_rx_data_in[18]\n            Weight:2.00\n            Relationship: Always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 assigns values to signal \u0027fifo_rx_data_in[...\n            ", "to": "4d5094c2-0b71-41c1-9108-65ee2f1c6849", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "ef140f75-87a5-4d13-b6fb-57b20415104d", "physics": true, "smooth": true, "title": "\n            From:SDA\n            To:fifo_rx_data_in[18]\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 SDA is assigned to fifo_rx_data_in[18],...\n            ", "to": "4d5094c2-0b71-41c1-9108-65ee2f1c6849", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "48d7bb3a-a161-4d7f-86be-a83ce203acea", "physics": true, "smooth": true, "title": "\n            From:Always Block (sequential) @ (posedge PCLK)\n            To:fifo_rx_data_in[19]\n            Weight:2.00\n            Relationship: Always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 assigns values to signal \u0027fifo_rx_data_in[...\n            ", "to": "45103c4a-162f-4b75-aed2-8970455d8063", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "ef140f75-87a5-4d13-b6fb-57b20415104d", "physics": true, "smooth": true, "title": "\n            From:SDA\n            To:fifo_rx_data_in[19]\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 SDA is assigned to fifo_rx_data_in[19],...\n            ", "to": "45103c4a-162f-4b75-aed2-8970455d8063", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "48d7bb3a-a161-4d7f-86be-a83ce203acea", "physics": true, "smooth": true, "title": "\n            From:Always Block (sequential) @ (posedge PCLK)\n            To:fifo_rx_data_in[20]\n            Weight:2.00\n            Relationship: Always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 assigns values to signal \u0027fifo_rx_data_in[...\n            ", "to": "fcc9479e-b73c-4b0e-b1f8-fdfaf362ff8e", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "ef140f75-87a5-4d13-b6fb-57b20415104d", "physics": true, "smooth": true, "title": "\n            From:SDA\n            To:fifo_rx_data_in[20]\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 SDA is assigned to fifo_rx_data_in[20],...\n            ", "to": "fcc9479e-b73c-4b0e-b1f8-fdfaf362ff8e", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "48d7bb3a-a161-4d7f-86be-a83ce203acea", "physics": true, "smooth": true, "title": "\n            From:Always Block (sequential) @ (posedge PCLK)\n            To:fifo_rx_data_in[21]\n            Weight:2.00\n            Relationship: Always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 assigns values to signal \u0027fifo_rx_data_in[...\n            ", "to": "c567e5e4-8051-4ee8-ab5c-8699f012cb75", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "ef140f75-87a5-4d13-b6fb-57b20415104d", "physics": true, "smooth": true, "title": "\n            From:SDA\n            To:fifo_rx_data_in[21]\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 SDA is assigned to fifo_rx_data_in[21],...\n            ", "to": "c567e5e4-8051-4ee8-ab5c-8699f012cb75", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "48d7bb3a-a161-4d7f-86be-a83ce203acea", "physics": true, "smooth": true, "title": "\n            From:Always Block (sequential) @ (posedge PCLK)\n            To:fifo_rx_data_in[22]\n            Weight:2.00\n            Relationship: Always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 assigns values to signal \u0027fifo_rx_data_in[...\n            ", "to": "dd836763-db85-47cb-92d5-b93174de5639", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "ef140f75-87a5-4d13-b6fb-57b20415104d", "physics": true, "smooth": true, "title": "\n            From:SDA\n            To:fifo_rx_data_in[22]\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 SDA is assigned to fifo_rx_data_in[22],...\n            ", "to": "dd836763-db85-47cb-92d5-b93174de5639", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "48d7bb3a-a161-4d7f-86be-a83ce203acea", "physics": true, "smooth": true, "title": "\n            From:Always Block (sequential) @ (posedge PCLK)\n            To:fifo_rx_data_in[23]\n            Weight:2.00\n            Relationship: Always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 assigns values to signal \u0027fifo_rx_data_in[...\n            ", "to": "c2942890-15ee-437e-90d0-8c99736d4f49", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "ef140f75-87a5-4d13-b6fb-57b20415104d", "physics": true, "smooth": true, "title": "\n            From:SDA\n            To:fifo_rx_data_in[23]\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 SDA is assigned to fifo_rx_data_in[23],...\n            ", "to": "c2942890-15ee-437e-90d0-8c99736d4f49", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "48d7bb3a-a161-4d7f-86be-a83ce203acea", "physics": true, "smooth": true, "title": "\n            From:Always Block (sequential) @ (posedge PCLK)\n            To:fifo_rx_data_in[24]\n            Weight:2.00\n            Relationship: Always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 assigns values to signal \u0027fifo_rx_data_in[...\n            ", "to": "99d6a0f5-9728-4ad1-b040-dfb2e5617f40", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "ef140f75-87a5-4d13-b6fb-57b20415104d", "physics": true, "smooth": true, "title": "\n            From:SDA\n            To:fifo_rx_data_in[24]\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 SDA is assigned to fifo_rx_data_in[24],...\n            ", "to": "99d6a0f5-9728-4ad1-b040-dfb2e5617f40", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "48d7bb3a-a161-4d7f-86be-a83ce203acea", "physics": true, "smooth": true, "title": "\n            From:Always Block (sequential) @ (posedge PCLK)\n            To:fifo_rx_data_in[25]\n            Weight:2.00\n            Relationship: Always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 assigns values to signal \u0027fifo_rx_data_in[...\n            ", "to": "ad2d1bdc-29aa-40ed-be47-ef47e9b4a12e", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "ef140f75-87a5-4d13-b6fb-57b20415104d", "physics": true, "smooth": true, "title": "\n            From:SDA\n            To:fifo_rx_data_in[25]\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 SDA is assigned to fifo_rx_data_in[25],...\n            ", "to": "ad2d1bdc-29aa-40ed-be47-ef47e9b4a12e", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "48d7bb3a-a161-4d7f-86be-a83ce203acea", "physics": true, "smooth": true, "title": "\n            From:Always Block (sequential) @ (posedge PCLK)\n            To:fifo_rx_data_in[26]\n            Weight:2.00\n            Relationship: Always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 assigns values to signal \u0027fifo_rx_data_in[...\n            ", "to": "4e5d7417-91f9-4895-ac91-9abea2ed43a3", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "ef140f75-87a5-4d13-b6fb-57b20415104d", "physics": true, "smooth": true, "title": "\n            From:SDA\n            To:fifo_rx_data_in[26]\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 SDA is assigned to fifo_rx_data_in[26],...\n            ", "to": "4e5d7417-91f9-4895-ac91-9abea2ed43a3", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "48d7bb3a-a161-4d7f-86be-a83ce203acea", "physics": true, "smooth": true, "title": "\n            From:Always Block (sequential) @ (posedge PCLK)\n            To:fifo_rx_data_in[27]\n            Weight:2.00\n            Relationship: Always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 assigns values to signal \u0027fifo_rx_data_in[...\n            ", "to": "f89818e2-620e-4d37-9639-6e0c0231d373", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "ef140f75-87a5-4d13-b6fb-57b20415104d", "physics": true, "smooth": true, "title": "\n            From:SDA\n            To:fifo_rx_data_in[27]\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 SDA is assigned to fifo_rx_data_in[27],...\n            ", "to": "f89818e2-620e-4d37-9639-6e0c0231d373", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "48d7bb3a-a161-4d7f-86be-a83ce203acea", "physics": true, "smooth": true, "title": "\n            From:Always Block (sequential) @ (posedge PCLK)\n            To:fifo_rx_data_in[28]\n            Weight:2.00\n            Relationship: Always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 assigns values to signal \u0027fifo_rx_data_in[...\n            ", "to": "130bdc16-9902-47d7-ae24-154020265be6", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "ef140f75-87a5-4d13-b6fb-57b20415104d", "physics": true, "smooth": true, "title": "\n            From:SDA\n            To:fifo_rx_data_in[28]\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 SDA is assigned to fifo_rx_data_in[28],...\n            ", "to": "130bdc16-9902-47d7-ae24-154020265be6", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "48d7bb3a-a161-4d7f-86be-a83ce203acea", "physics": true, "smooth": true, "title": "\n            From:Always Block (sequential) @ (posedge PCLK)\n            To:fifo_rx_data_in[29]\n            Weight:2.00\n            Relationship: Always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 assigns values to signal \u0027fifo_rx_data_in[...\n            ", "to": "9c24d05f-73ed-4b86-82ef-27468fa3374a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "ef140f75-87a5-4d13-b6fb-57b20415104d", "physics": true, "smooth": true, "title": "\n            From:SDA\n            To:fifo_rx_data_in[29]\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 SDA is assigned to fifo_rx_data_in[29],...\n            ", "to": "9c24d05f-73ed-4b86-82ef-27468fa3374a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "48d7bb3a-a161-4d7f-86be-a83ce203acea", "physics": true, "smooth": true, "title": "\n            From:Always Block (sequential) @ (posedge PCLK)\n            To:fifo_rx_data_in[30]\n            Weight:2.00\n            Relationship: Always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 assigns values to signal \u0027fifo_rx_data_in[...\n            ", "to": "6a0ee3d3-d423-40f1-b438-e1469f454c3a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "ef140f75-87a5-4d13-b6fb-57b20415104d", "physics": true, "smooth": true, "title": "\n            From:SDA\n            To:fifo_rx_data_in[30]\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 SDA is assigned to fifo_rx_data_in[30],...\n            ", "to": "6a0ee3d3-d423-40f1-b438-e1469f454c3a", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "48d7bb3a-a161-4d7f-86be-a83ce203acea", "physics": true, "smooth": true, "title": "\n            From:Always Block (sequential) @ (posedge PCLK)\n            To:fifo_rx_data_in[31]\n            Weight:2.00\n            Relationship: Always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 assigns values to signal \u0027fifo_rx_data_in[...\n            ", "to": "430abfde-e4e6-41e3-afe7-e158af16b4b4", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "ef140f75-87a5-4d13-b6fb-57b20415104d", "physics": true, "smooth": true, "title": "\n            From:SDA\n            To:fifo_rx_data_in[31]\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 SDA is assigned to fifo_rx_data_in[31],...\n            ", "to": "430abfde-e4e6-41e3-afe7-e158af16b4b4", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "074f89b4-c8f3-44c6-8e29-1a6c76eda287", "physics": true, "smooth": true, "title": "\n            From:module_i2c\n            To:Always Block (sequential) @ (posedge PCLK)\n            Weight:1.00\n            Relationship: Module \u0027module_i2c\u0027 contains always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027.\n            ", "to": "48d7bb3a-a161-4d7f-86be-a83ce203acea", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "48d7bb3a-a161-4d7f-86be-a83ce203acea", "physics": true, "smooth": true, "title": "\n            From:Always Block (sequential) @ (posedge PCLK)\n            To:PCLK\n            Weight:1.00\n            Relationship: Always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 is sensitive to posedge signal \u0027PCLK\u0027.\n            ", "to": "c3fd26c0-eb76-42a2-a570-4b63ebec1e73", "width": 2}, {"arrows": "to", "color": "#f38ba8", "from": "48d7bb3a-a161-4d7f-86be-a83ce203acea", "physics": true, "smooth": true, "title": "\n            From:Always Block (sequential) @ (posedge PCLK)\n            To:count_timeout\n            Weight:2.00\n            Relationship: Always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 assigns values to signal \u0027count_timeout\u0027.\n            ", "to": "c8019e9e-45b4-495e-bada-85d4e1707429", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_timeout\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_timeout,the ...\n            ", "to": "c8019e9e-45b4-495e-bada-85d4e1707429", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "e9a004ec-8ad3-4c72-979f-43702d79cd49", "physics": true, "smooth": true, "title": "\n            From:(count_timeout + 12\u0027d1)\n            To:count_timeout\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 (count_timeout + 12\u0027d1) is assigned to ...\n            ", "to": "c8019e9e-45b4-495e-bada-85d4e1707429", "width": 4}, {"arrows": "to", "color": "#f38ba8", "from": "fa912cfa-7f1b-475f-87bd-7986343f65ce", "physics": true, "smooth": true, "title": "\n            From:12\u0027d0\n            To:count_timeout\n            Weight:2.00\n            Relationship: In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 12\u0027d0 is assigned to count_timeout,the ...\n            ", "to": "c8019e9e-45b4-495e-bada-85d4e1707429", "width": 4}]);

                  nodeColors = {};
                  allNodes = nodes.get({ returnType: "Object" });
                  for (nodeId in allNodes) {
                    nodeColors[nodeId] = allNodes[nodeId].color;
                  }
                  allEdges = edges.get({ returnType: "Object" });
                  // adding nodes and edges to the graph
                  data = {nodes: nodes, edges: edges};

                  var options = {"physics": {"enabled": true, "barnesHut": {"gravitationalConstant": -2000, "centralGravity": 0.1, "springLength": 200, "springConstant": 0.05, "damping": 0.9, "avoidOverlap": 0.5}, "maxVelocity": 50, "minVelocity": 0.1, "timestep": 0.35, "stabilization": {"iterations": 150}}, "nodes": {"borderWidth": 2, "borderWidthSelected": 4, "shadow": {"enabled": true, "color": "rgba(0,0,0,0.3)", "size": 10, "x": 2, "y": 2}, "font": {"size": 14, "face": "arial", "color": "#ffffff"}, "title": {"enabled": true, "allowHTML": true}}, "edges": {"smooth": {"enabled": true, "type": "dynamic", "roundness": 0.2}, "arrows": {"to": {"enabled": true, "scaleFactor": 0.8}}, "shadow": {"enabled": true, "color": "rgba(0,0,0,0.2)", "size": 5, "x": 1, "y": 1}, "font": {"size": 12, "color": "#ffffff", "strokeWidth": 2, "strokeColor": "#1e1e2e", "background": "none"}, "title": {"enabled": true, "allowHTML": true}}, "interaction": {"hover": true, "hoverConnectedEdges": true, "selectConnectedEdges": true, "zoomView": true, "dragView": true}, "layout": {"improvedLayout": true}};

                  


                  

                  network = new vis.Network(container, data, options);

                  

                  

                  


                  
                      network.on("stabilizationProgress", function(params) {
                          document.getElementById('loadingBar').removeAttribute("style");
                          var maxWidth = 496;
                          var minWidth = 20;
                          var widthFactor = params.iterations/params.total;
                          var width = Math.max(minWidth,maxWidth * widthFactor);
                          document.getElementById('bar').style.width = width + 'px';
                          document.getElementById('text').innerHTML = Math.round(widthFactor*100) + '%';
                      });
                      network.once("stabilizationIterationsDone", function() {
                          document.getElementById('text').innerHTML = '100%';
                          document.getElementById('bar').style.width = '496px';
                          document.getElementById('loadingBar').style.opacity = 0;
                          // really clean the dom element
                          setTimeout(function () {document.getElementById('loadingBar').style.display = 'none';}, 500);
                      });
                  

                  return network;

              }
              drawGraph();
        </script>
    </body>
</html>