--------------------------------------------------------------------------------
Release 14.2 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml xtop.twx xtop.ncd -o xtop.twr xtop.pcf

Design file:              xtop.ncd
Physical constraint file: xtop.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clkin = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1518924 paths analyzed, 595 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.418ns.
--------------------------------------------------------------------------------

Paths for end point controller/regA_31 (SLICE_X17Y29.G1), 65612 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prog/ram/Mram_mem.B (RAM)
  Destination:          controller/regA_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.418ns (Levels of Logic = 22)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prog/ram/Mram_mem.B to controller/regA_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOB4     Tbcko                 2.812   prog/ram/Mram_mem
                                                       prog/ram/Mram_mem.B
    SLICE_X3Y10.F4       net (fanout=3)        1.405   prog/data_from_ram<4>
    SLICE_X3Y10.COUT     Topcyf                1.162   controller/data_addr_addsub0000<4>
                                                       controller/Madd_data_addr_addsub0000_lut<4>
                                                       controller/Madd_data_addr_addsub0000_cy<4>
                                                       controller/Madd_data_addr_addsub0000_cy<5>
    SLICE_X3Y11.CIN      net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<5>
    SLICE_X3Y11.COUT     Tbyp                  0.118   controller/data_addr_addsub0000<6>
                                                       controller/Madd_data_addr_addsub0000_cy<6>
                                                       controller/Madd_data_addr_addsub0000_cy<7>
    SLICE_X3Y12.CIN      net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<7>
    SLICE_X3Y12.Y        Tciny                 0.869   controller/data_addr_addsub0000<8>
                                                       controller/Madd_data_addr_addsub0000_cy<8>
                                                       controller/Madd_data_addr_addsub0000_xor<9>
    SLICE_X12Y3.F1       net (fanout=14)       2.117   controller/data_addr_addsub0000<9>
    SLICE_X12Y3.X        Tif5x                 1.152   N54
                                                       controller/regB_we11_G
                                                       controller/regB_we11
    SLICE_X12Y5.F2       net (fanout=22)       0.770   N54
    SLICE_X12Y5.X        Tilo                  0.759   controller/Mmux_data_to_rd_int3101
                                                       controller/Mmux_data_to_rd_int3101
    SLICE_X14Y8.F1       net (fanout=2)        1.573   controller/Mmux_data_to_rd_int3101
    SLICE_X14Y8.X        Tilo                  0.759   controller/data_to_rd_int<5>
                                                       controller/Mmux_data_to_rd_int3123
    SLICE_X15Y14.G4      net (fanout=3)        0.537   controller/data_to_rd_int<5>
    SLICE_X15Y14.COUT    Topcyg                1.001   controller/temp_regA_addsub0000<4>
                                                       controller/Maddsub_temp_regA_addsub0000_lut<5>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<5>
    SLICE_X15Y15.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<5>
    SLICE_X15Y15.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<6>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<6>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<7>
    SLICE_X15Y16.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<7>
    SLICE_X15Y16.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<8>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<8>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<9>
    SLICE_X15Y17.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<9>
    SLICE_X15Y17.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<10>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<10>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<11>
    SLICE_X15Y18.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<11>
    SLICE_X15Y18.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<12>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<12>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<13>
    SLICE_X15Y19.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<13>
    SLICE_X15Y19.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<14>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<14>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<15>
    SLICE_X15Y20.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<15>
    SLICE_X15Y20.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<16>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<16>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<17>
    SLICE_X15Y21.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<17>
    SLICE_X15Y21.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<18>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<18>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<19>
    SLICE_X15Y22.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<19>
    SLICE_X15Y22.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<20>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<20>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<21>
    SLICE_X15Y23.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<21>
    SLICE_X15Y23.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<22>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<22>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<23>
    SLICE_X15Y24.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<23>
    SLICE_X15Y24.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<24>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<24>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<25>
    SLICE_X15Y25.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<25>
    SLICE_X15Y25.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<26>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<26>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<27>
    SLICE_X15Y26.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<27>
    SLICE_X15Y26.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<28>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<28>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<29>
    SLICE_X15Y27.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<29>
    SLICE_X15Y27.Y       Tciny                 0.869   controller/temp_regA_addsub0000<30>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<30>
                                                       controller/Maddsub_temp_regA_addsub0000_xor<31>
    SLICE_X17Y29.F3      net (fanout=3)        0.363   controller/temp_regA_addsub0000<31>
    SLICE_X17Y29.X       Tilo                  0.704   controller/regA<31>
                                                       controller/regA_nxt<31>139_SW0
    SLICE_X17Y29.G1      net (fanout=1)        0.195   controller/regA_nxt<31>139_SW0/O
    SLICE_X17Y29.CLK     Tgck                  0.837   controller/regA<31>
                                                       controller/regA_nxt<31>139
                                                       controller/regA_31
    -------------------------------------------------  ---------------------------
    Total                                     19.418ns (12.458ns logic, 6.960ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prog/ram/Mram_mem.B (RAM)
  Destination:          controller/regA_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.344ns (Levels of Logic = 21)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prog/ram/Mram_mem.B to controller/regA_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOB4     Tbcko                 2.812   prog/ram/Mram_mem
                                                       prog/ram/Mram_mem.B
    SLICE_X3Y10.F4       net (fanout=3)        1.405   prog/data_from_ram<4>
    SLICE_X3Y10.COUT     Topcyf                1.162   controller/data_addr_addsub0000<4>
                                                       controller/Madd_data_addr_addsub0000_lut<4>
                                                       controller/Madd_data_addr_addsub0000_cy<4>
                                                       controller/Madd_data_addr_addsub0000_cy<5>
    SLICE_X3Y11.CIN      net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<5>
    SLICE_X3Y11.COUT     Tbyp                  0.118   controller/data_addr_addsub0000<6>
                                                       controller/Madd_data_addr_addsub0000_cy<6>
                                                       controller/Madd_data_addr_addsub0000_cy<7>
    SLICE_X3Y12.CIN      net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<7>
    SLICE_X3Y12.Y        Tciny                 0.869   controller/data_addr_addsub0000<8>
                                                       controller/Madd_data_addr_addsub0000_cy<8>
                                                       controller/Madd_data_addr_addsub0000_xor<9>
    SLICE_X12Y3.F1       net (fanout=14)       2.117   controller/data_addr_addsub0000<9>
    SLICE_X12Y3.X        Tif5x                 1.152   N54
                                                       controller/regB_we11_G
                                                       controller/regB_we11
    SLICE_X11Y3.F3       net (fanout=22)       0.651   N54
    SLICE_X11Y3.X        Tilo                  0.704   controller/Mmux_data_to_rd_int330
                                                       controller/Mmux_data_to_rd_int330
    SLICE_X14Y10.F2      net (fanout=2)        2.042   controller/Mmux_data_to_rd_int330
    SLICE_X14Y10.X       Tilo                  0.759   controller/data_to_rd_int<7>
                                                       controller/Mmux_data_to_rd_int3323
    SLICE_X15Y15.G4      net (fanout=3)        0.286   controller/data_to_rd_int<7>
    SLICE_X15Y15.COUT    Topcyg                1.001   controller/temp_regA_addsub0000<6>
                                                       controller/Maddsub_temp_regA_addsub0000_lut<7>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<7>
    SLICE_X15Y16.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<7>
    SLICE_X15Y16.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<8>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<8>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<9>
    SLICE_X15Y17.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<9>
    SLICE_X15Y17.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<10>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<10>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<11>
    SLICE_X15Y18.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<11>
    SLICE_X15Y18.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<12>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<12>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<13>
    SLICE_X15Y19.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<13>
    SLICE_X15Y19.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<14>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<14>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<15>
    SLICE_X15Y20.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<15>
    SLICE_X15Y20.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<16>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<16>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<17>
    SLICE_X15Y21.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<17>
    SLICE_X15Y21.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<18>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<18>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<19>
    SLICE_X15Y22.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<19>
    SLICE_X15Y22.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<20>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<20>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<21>
    SLICE_X15Y23.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<21>
    SLICE_X15Y23.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<22>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<22>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<23>
    SLICE_X15Y24.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<23>
    SLICE_X15Y24.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<24>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<24>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<25>
    SLICE_X15Y25.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<25>
    SLICE_X15Y25.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<26>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<26>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<27>
    SLICE_X15Y26.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<27>
    SLICE_X15Y26.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<28>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<28>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<29>
    SLICE_X15Y27.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<29>
    SLICE_X15Y27.Y       Tciny                 0.869   controller/temp_regA_addsub0000<30>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<30>
                                                       controller/Maddsub_temp_regA_addsub0000_xor<31>
    SLICE_X17Y29.F3      net (fanout=3)        0.363   controller/temp_regA_addsub0000<31>
    SLICE_X17Y29.X       Tilo                  0.704   controller/regA<31>
                                                       controller/regA_nxt<31>139_SW0
    SLICE_X17Y29.G1      net (fanout=1)        0.195   controller/regA_nxt<31>139_SW0/O
    SLICE_X17Y29.CLK     Tgck                  0.837   controller/regA<31>
                                                       controller/regA_nxt<31>139
                                                       controller/regA_31
    -------------------------------------------------  ---------------------------
    Total                                     19.344ns (12.285ns logic, 7.059ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prog/ram/Mram_mem.B (RAM)
  Destination:          controller/regA_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.260ns (Levels of Logic = 23)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prog/ram/Mram_mem.B to controller/regA_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOB30    Tbcko                 2.812   prog/ram/Mram_mem
                                                       prog/ram/Mram_mem.B
    SLICE_X3Y17.F1       net (fanout=4)        1.562   prog/data_from_ram<30>
    SLICE_X3Y17.X        Tif5x                 1.025   controller/data_addr_or0000
                                                       controller/data_addr_or00001_G
                                                       controller/data_addr_or00001
    SLICE_X3Y7.G3        net (fanout=40)       1.344   controller/data_addr_or0000
    SLICE_X3Y7.Y         Tilo                  0.704   N99
                                                       controller/data_addr<0>1
    SLICE_X16Y13.G1      net (fanout=27)       2.024   data_addr<0>
    SLICE_X16Y13.Y       Tilo                  0.759   N91
                                                       controller/regB_we2_SW2
    SLICE_X13Y13.F4      net (fanout=1)        0.601   N119
    SLICE_X13Y13.X       Tilo                  0.704   controller/Mmux_data_to_rd_int2121
                                                       controller/Mmux_data_to_rd_int2121
    SLICE_X14Y13.G2      net (fanout=1)        0.705   controller/Mmux_data_to_rd_int2121
    SLICE_X14Y13.Y       Tilo                  0.759   N353
                                                       controller/Mmux_data_to_rd_int2811
    SLICE_X17Y12.F2      net (fanout=4)        0.489   controller/data_to_rd_int<0>
    SLICE_X17Y12.COUT    Topcyf                1.162   controller/temp_regA_addsub0002<0>
                                                       controller/Madd_temp_regA_addsub0002_lut<0>
                                                       controller/Madd_temp_regA_addsub0002_cy<0>
                                                       controller/Madd_temp_regA_addsub0002_cy<1>
    SLICE_X17Y13.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<1>
    SLICE_X17Y13.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<2>
                                                       controller/Madd_temp_regA_addsub0002_cy<2>
                                                       controller/Madd_temp_regA_addsub0002_cy<3>
    SLICE_X17Y14.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<3>
    SLICE_X17Y14.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<4>
                                                       controller/Madd_temp_regA_addsub0002_cy<4>
                                                       controller/Madd_temp_regA_addsub0002_cy<5>
    SLICE_X17Y15.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<5>
    SLICE_X17Y15.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<6>
                                                       controller/Madd_temp_regA_addsub0002_cy<6>
                                                       controller/Madd_temp_regA_addsub0002_cy<7>
    SLICE_X17Y16.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<7>
    SLICE_X17Y16.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<8>
                                                       controller/Madd_temp_regA_addsub0002_cy<8>
                                                       controller/Madd_temp_regA_addsub0002_cy<9>
    SLICE_X17Y17.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<9>
    SLICE_X17Y17.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<10>
                                                       controller/Madd_temp_regA_addsub0002_cy<10>
                                                       controller/Madd_temp_regA_addsub0002_cy<11>
    SLICE_X17Y18.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<11>
    SLICE_X17Y18.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<12>
                                                       controller/Madd_temp_regA_addsub0002_cy<12>
                                                       controller/Madd_temp_regA_addsub0002_cy<13>
    SLICE_X17Y19.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<13>
    SLICE_X17Y19.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<14>
                                                       controller/Madd_temp_regA_addsub0002_cy<14>
                                                       controller/Madd_temp_regA_addsub0002_cy<15>
    SLICE_X17Y20.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<15>
    SLICE_X17Y20.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<16>
                                                       controller/Madd_temp_regA_addsub0002_cy<16>
                                                       controller/Madd_temp_regA_addsub0002_cy<17>
    SLICE_X17Y21.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<17>
    SLICE_X17Y21.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<18>
                                                       controller/Madd_temp_regA_addsub0002_cy<18>
                                                       controller/Madd_temp_regA_addsub0002_cy<19>
    SLICE_X17Y22.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<19>
    SLICE_X17Y22.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<20>
                                                       controller/Madd_temp_regA_addsub0002_cy<20>
                                                       controller/Madd_temp_regA_addsub0002_cy<21>
    SLICE_X17Y23.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<21>
    SLICE_X17Y23.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<22>
                                                       controller/Madd_temp_regA_addsub0002_cy<22>
                                                       controller/Madd_temp_regA_addsub0002_cy<23>
    SLICE_X17Y24.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<23>
    SLICE_X17Y24.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<24>
                                                       controller/Madd_temp_regA_addsub0002_cy<24>
                                                       controller/Madd_temp_regA_addsub0002_cy<25>
    SLICE_X17Y25.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<25>
    SLICE_X17Y25.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<26>
                                                       controller/Madd_temp_regA_addsub0002_cy<26>
                                                       controller/Madd_temp_regA_addsub0002_cy<27>
    SLICE_X17Y26.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<27>
    SLICE_X17Y26.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<28>
                                                       controller/Madd_temp_regA_addsub0002_cy<28>
                                                       controller/Madd_temp_regA_addsub0002_cy<29>
    SLICE_X17Y27.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<29>
    SLICE_X17Y27.Y       Tciny                 0.869   controller/temp_regA_addsub0002<30>
                                                       controller/Madd_temp_regA_addsub0002_cy<30>
                                                       controller/Madd_temp_regA_addsub0002_xor<31>
    SLICE_X17Y29.F4      net (fanout=3)        0.353   controller/temp_regA_addsub0002<31>
    SLICE_X17Y29.X       Tilo                  0.704   controller/regA<31>
                                                       controller/regA_nxt<31>139_SW0
    SLICE_X17Y29.G1      net (fanout=1)        0.195   controller/regA_nxt<31>139_SW0/O
    SLICE_X17Y29.CLK     Tgck                  0.837   controller/regA<31>
                                                       controller/regA_nxt<31>139
                                                       controller/regA_31
    -------------------------------------------------  ---------------------------
    Total                                     19.260ns (11.987ns logic, 7.273ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------

Paths for end point controller/carry (SLICE_X16Y29.F3), 33087 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prog/ram/Mram_mem.B (RAM)
  Destination:          controller/carry (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.138ns (Levels of Logic = 23)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prog/ram/Mram_mem.B to controller/carry
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOB4     Tbcko                 2.812   prog/ram/Mram_mem
                                                       prog/ram/Mram_mem.B
    SLICE_X3Y10.F4       net (fanout=3)        1.405   prog/data_from_ram<4>
    SLICE_X3Y10.COUT     Topcyf                1.162   controller/data_addr_addsub0000<4>
                                                       controller/Madd_data_addr_addsub0000_lut<4>
                                                       controller/Madd_data_addr_addsub0000_cy<4>
                                                       controller/Madd_data_addr_addsub0000_cy<5>
    SLICE_X3Y11.CIN      net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<5>
    SLICE_X3Y11.COUT     Tbyp                  0.118   controller/data_addr_addsub0000<6>
                                                       controller/Madd_data_addr_addsub0000_cy<6>
                                                       controller/Madd_data_addr_addsub0000_cy<7>
    SLICE_X3Y12.CIN      net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<7>
    SLICE_X3Y12.Y        Tciny                 0.869   controller/data_addr_addsub0000<8>
                                                       controller/Madd_data_addr_addsub0000_cy<8>
                                                       controller/Madd_data_addr_addsub0000_xor<9>
    SLICE_X12Y3.F1       net (fanout=14)       2.117   controller/data_addr_addsub0000<9>
    SLICE_X12Y3.X        Tif5x                 1.152   N54
                                                       controller/regB_we11_G
                                                       controller/regB_we11
    SLICE_X12Y5.F2       net (fanout=22)       0.770   N54
    SLICE_X12Y5.X        Tilo                  0.759   controller/Mmux_data_to_rd_int3101
                                                       controller/Mmux_data_to_rd_int3101
    SLICE_X14Y8.F1       net (fanout=2)        1.573   controller/Mmux_data_to_rd_int3101
    SLICE_X14Y8.X        Tilo                  0.759   controller/data_to_rd_int<5>
                                                       controller/Mmux_data_to_rd_int3123
    SLICE_X15Y14.G4      net (fanout=3)        0.537   controller/data_to_rd_int<5>
    SLICE_X15Y14.COUT    Topcyg                1.001   controller/temp_regA_addsub0000<4>
                                                       controller/Maddsub_temp_regA_addsub0000_lut<5>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<5>
    SLICE_X15Y15.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<5>
    SLICE_X15Y15.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<6>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<6>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<7>
    SLICE_X15Y16.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<7>
    SLICE_X15Y16.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<8>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<8>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<9>
    SLICE_X15Y17.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<9>
    SLICE_X15Y17.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<10>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<10>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<11>
    SLICE_X15Y18.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<11>
    SLICE_X15Y18.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<12>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<12>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<13>
    SLICE_X15Y19.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<13>
    SLICE_X15Y19.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<14>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<14>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<15>
    SLICE_X15Y20.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<15>
    SLICE_X15Y20.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<16>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<16>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<17>
    SLICE_X15Y21.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<17>
    SLICE_X15Y21.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<18>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<18>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<19>
    SLICE_X15Y22.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<19>
    SLICE_X15Y22.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<20>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<20>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<21>
    SLICE_X15Y23.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<21>
    SLICE_X15Y23.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<22>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<22>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<23>
    SLICE_X15Y24.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<23>
    SLICE_X15Y24.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<24>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<24>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<25>
    SLICE_X15Y25.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<25>
    SLICE_X15Y25.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<26>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<26>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<27>
    SLICE_X15Y26.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<27>
    SLICE_X15Y26.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<28>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<28>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<29>
    SLICE_X15Y27.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<29>
    SLICE_X15Y27.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<30>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<30>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<31>
    SLICE_X15Y28.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<31>
    SLICE_X15Y28.X       Tcinx                 0.462   controller/temp_regA_addsub0000<32>
                                                       controller/Maddsub_temp_regA_addsub0000_xor<32>
    SLICE_X16Y29.G2      net (fanout=1)        0.434   controller/temp_regA_addsub0000<32>
    SLICE_X16Y29.Y       Tilo                  0.759   controller/carry
                                                       controller/carry_nxt34
    SLICE_X16Y29.F3      net (fanout=1)        0.023   controller/carry_nxt34/O
    SLICE_X16Y29.CLK     Tfck                  0.892   controller/carry
                                                       controller/carry_nxt65
                                                       controller/carry
    -------------------------------------------------  ---------------------------
    Total                                     19.138ns (12.279ns logic, 6.859ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.936ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prog/ram/Mram_mem.B (RAM)
  Destination:          controller/carry (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.064ns (Levels of Logic = 22)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prog/ram/Mram_mem.B to controller/carry
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOB4     Tbcko                 2.812   prog/ram/Mram_mem
                                                       prog/ram/Mram_mem.B
    SLICE_X3Y10.F4       net (fanout=3)        1.405   prog/data_from_ram<4>
    SLICE_X3Y10.COUT     Topcyf                1.162   controller/data_addr_addsub0000<4>
                                                       controller/Madd_data_addr_addsub0000_lut<4>
                                                       controller/Madd_data_addr_addsub0000_cy<4>
                                                       controller/Madd_data_addr_addsub0000_cy<5>
    SLICE_X3Y11.CIN      net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<5>
    SLICE_X3Y11.COUT     Tbyp                  0.118   controller/data_addr_addsub0000<6>
                                                       controller/Madd_data_addr_addsub0000_cy<6>
                                                       controller/Madd_data_addr_addsub0000_cy<7>
    SLICE_X3Y12.CIN      net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<7>
    SLICE_X3Y12.Y        Tciny                 0.869   controller/data_addr_addsub0000<8>
                                                       controller/Madd_data_addr_addsub0000_cy<8>
                                                       controller/Madd_data_addr_addsub0000_xor<9>
    SLICE_X12Y3.F1       net (fanout=14)       2.117   controller/data_addr_addsub0000<9>
    SLICE_X12Y3.X        Tif5x                 1.152   N54
                                                       controller/regB_we11_G
                                                       controller/regB_we11
    SLICE_X11Y3.F3       net (fanout=22)       0.651   N54
    SLICE_X11Y3.X        Tilo                  0.704   controller/Mmux_data_to_rd_int330
                                                       controller/Mmux_data_to_rd_int330
    SLICE_X14Y10.F2      net (fanout=2)        2.042   controller/Mmux_data_to_rd_int330
    SLICE_X14Y10.X       Tilo                  0.759   controller/data_to_rd_int<7>
                                                       controller/Mmux_data_to_rd_int3323
    SLICE_X15Y15.G4      net (fanout=3)        0.286   controller/data_to_rd_int<7>
    SLICE_X15Y15.COUT    Topcyg                1.001   controller/temp_regA_addsub0000<6>
                                                       controller/Maddsub_temp_regA_addsub0000_lut<7>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<7>
    SLICE_X15Y16.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<7>
    SLICE_X15Y16.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<8>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<8>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<9>
    SLICE_X15Y17.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<9>
    SLICE_X15Y17.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<10>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<10>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<11>
    SLICE_X15Y18.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<11>
    SLICE_X15Y18.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<12>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<12>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<13>
    SLICE_X15Y19.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<13>
    SLICE_X15Y19.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<14>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<14>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<15>
    SLICE_X15Y20.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<15>
    SLICE_X15Y20.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<16>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<16>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<17>
    SLICE_X15Y21.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<17>
    SLICE_X15Y21.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<18>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<18>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<19>
    SLICE_X15Y22.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<19>
    SLICE_X15Y22.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<20>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<20>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<21>
    SLICE_X15Y23.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<21>
    SLICE_X15Y23.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<22>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<22>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<23>
    SLICE_X15Y24.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<23>
    SLICE_X15Y24.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<24>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<24>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<25>
    SLICE_X15Y25.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<25>
    SLICE_X15Y25.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<26>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<26>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<27>
    SLICE_X15Y26.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<27>
    SLICE_X15Y26.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<28>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<28>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<29>
    SLICE_X15Y27.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<29>
    SLICE_X15Y27.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<30>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<30>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<31>
    SLICE_X15Y28.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<31>
    SLICE_X15Y28.X       Tcinx                 0.462   controller/temp_regA_addsub0000<32>
                                                       controller/Maddsub_temp_regA_addsub0000_xor<32>
    SLICE_X16Y29.G2      net (fanout=1)        0.434   controller/temp_regA_addsub0000<32>
    SLICE_X16Y29.Y       Tilo                  0.759   controller/carry
                                                       controller/carry_nxt34
    SLICE_X16Y29.F3      net (fanout=1)        0.023   controller/carry_nxt34/O
    SLICE_X16Y29.CLK     Tfck                  0.892   controller/carry
                                                       controller/carry_nxt65
                                                       controller/carry
    -------------------------------------------------  ---------------------------
    Total                                     19.064ns (12.106ns logic, 6.958ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prog/ram/Mram_mem.B (RAM)
  Destination:          controller/carry (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.976ns (Levels of Logic = 25)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prog/ram/Mram_mem.B to controller/carry
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOB0     Tbcko                 2.812   prog/ram/Mram_mem
                                                       prog/ram/Mram_mem.B
    SLICE_X3Y8.F4        net (fanout=3)        1.007   prog/data_from_ram<0>
    SLICE_X3Y8.COUT      Topcyf                1.162   controller/data_addr_addsub0000<0>
                                                       controller/Madd_data_addr_addsub0000_lut<0>
                                                       controller/Madd_data_addr_addsub0000_cy<0>
                                                       controller/Madd_data_addr_addsub0000_cy<1>
    SLICE_X3Y9.CIN       net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<1>
    SLICE_X3Y9.COUT      Tbyp                  0.118   controller/data_addr_addsub0000<2>
                                                       controller/Madd_data_addr_addsub0000_cy<2>
                                                       controller/Madd_data_addr_addsub0000_cy<3>
    SLICE_X3Y10.CIN      net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<3>
    SLICE_X3Y10.COUT     Tbyp                  0.118   controller/data_addr_addsub0000<4>
                                                       controller/Madd_data_addr_addsub0000_cy<4>
                                                       controller/Madd_data_addr_addsub0000_cy<5>
    SLICE_X3Y11.CIN      net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<5>
    SLICE_X3Y11.COUT     Tbyp                  0.118   controller/data_addr_addsub0000<6>
                                                       controller/Madd_data_addr_addsub0000_cy<6>
                                                       controller/Madd_data_addr_addsub0000_cy<7>
    SLICE_X3Y12.CIN      net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<7>
    SLICE_X3Y12.Y        Tciny                 0.869   controller/data_addr_addsub0000<8>
                                                       controller/Madd_data_addr_addsub0000_cy<8>
                                                       controller/Madd_data_addr_addsub0000_xor<9>
    SLICE_X12Y3.F1       net (fanout=14)       2.117   controller/data_addr_addsub0000<9>
    SLICE_X12Y3.X        Tif5x                 1.152   N54
                                                       controller/regB_we11_G
                                                       controller/regB_we11
    SLICE_X12Y5.F2       net (fanout=22)       0.770   N54
    SLICE_X12Y5.X        Tilo                  0.759   controller/Mmux_data_to_rd_int3101
                                                       controller/Mmux_data_to_rd_int3101
    SLICE_X14Y8.F1       net (fanout=2)        1.573   controller/Mmux_data_to_rd_int3101
    SLICE_X14Y8.X        Tilo                  0.759   controller/data_to_rd_int<5>
                                                       controller/Mmux_data_to_rd_int3123
    SLICE_X15Y14.G4      net (fanout=3)        0.537   controller/data_to_rd_int<5>
    SLICE_X15Y14.COUT    Topcyg                1.001   controller/temp_regA_addsub0000<4>
                                                       controller/Maddsub_temp_regA_addsub0000_lut<5>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<5>
    SLICE_X15Y15.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<5>
    SLICE_X15Y15.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<6>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<6>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<7>
    SLICE_X15Y16.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<7>
    SLICE_X15Y16.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<8>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<8>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<9>
    SLICE_X15Y17.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<9>
    SLICE_X15Y17.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<10>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<10>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<11>
    SLICE_X15Y18.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<11>
    SLICE_X15Y18.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<12>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<12>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<13>
    SLICE_X15Y19.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<13>
    SLICE_X15Y19.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<14>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<14>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<15>
    SLICE_X15Y20.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<15>
    SLICE_X15Y20.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<16>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<16>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<17>
    SLICE_X15Y21.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<17>
    SLICE_X15Y21.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<18>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<18>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<19>
    SLICE_X15Y22.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<19>
    SLICE_X15Y22.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<20>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<20>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<21>
    SLICE_X15Y23.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<21>
    SLICE_X15Y23.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<22>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<22>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<23>
    SLICE_X15Y24.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<23>
    SLICE_X15Y24.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<24>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<24>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<25>
    SLICE_X15Y25.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<25>
    SLICE_X15Y25.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<26>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<26>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<27>
    SLICE_X15Y26.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<27>
    SLICE_X15Y26.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<28>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<28>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<29>
    SLICE_X15Y27.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<29>
    SLICE_X15Y27.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<30>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<30>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<31>
    SLICE_X15Y28.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<31>
    SLICE_X15Y28.X       Tcinx                 0.462   controller/temp_regA_addsub0000<32>
                                                       controller/Maddsub_temp_regA_addsub0000_xor<32>
    SLICE_X16Y29.G2      net (fanout=1)        0.434   controller/temp_regA_addsub0000<32>
    SLICE_X16Y29.Y       Tilo                  0.759   controller/carry
                                                       controller/carry_nxt34
    SLICE_X16Y29.F3      net (fanout=1)        0.023   controller/carry_nxt34/O
    SLICE_X16Y29.CLK     Tfck                  0.892   controller/carry
                                                       controller/carry_nxt65
                                                       controller/carry
    -------------------------------------------------  ---------------------------
    Total                                     18.976ns (12.515ns logic, 6.461ns route)
                                                       (66.0% logic, 34.0% route)

--------------------------------------------------------------------------------

Paths for end point controller/regA_7 (SLICE_X20Y15.BY), 3121 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prog/ram/Mram_mem.B (RAM)
  Destination:          controller/regA_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.126ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prog/ram/Mram_mem.B to controller/regA_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOB4     Tbcko                 2.812   prog/ram/Mram_mem
                                                       prog/ram/Mram_mem.B
    SLICE_X3Y10.F4       net (fanout=3)        1.405   prog/data_from_ram<4>
    SLICE_X3Y10.COUT     Topcyf                1.162   controller/data_addr_addsub0000<4>
                                                       controller/Madd_data_addr_addsub0000_lut<4>
                                                       controller/Madd_data_addr_addsub0000_cy<4>
                                                       controller/Madd_data_addr_addsub0000_cy<5>
    SLICE_X3Y11.CIN      net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<5>
    SLICE_X3Y11.COUT     Tbyp                  0.118   controller/data_addr_addsub0000<6>
                                                       controller/Madd_data_addr_addsub0000_cy<6>
                                                       controller/Madd_data_addr_addsub0000_cy<7>
    SLICE_X3Y12.CIN      net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<7>
    SLICE_X3Y12.Y        Tciny                 0.869   controller/data_addr_addsub0000<8>
                                                       controller/Madd_data_addr_addsub0000_cy<8>
                                                       controller/Madd_data_addr_addsub0000_xor<9>
    SLICE_X12Y3.F1       net (fanout=14)       2.117   controller/data_addr_addsub0000<9>
    SLICE_X12Y3.X        Tif5x                 1.152   N54
                                                       controller/regB_we11_G
                                                       controller/regB_we11
    SLICE_X11Y3.F3       net (fanout=22)       0.651   N54
    SLICE_X11Y3.X        Tilo                  0.704   controller/Mmux_data_to_rd_int330
                                                       controller/Mmux_data_to_rd_int330
    SLICE_X14Y10.F2      net (fanout=2)        2.042   controller/Mmux_data_to_rd_int330
    SLICE_X14Y10.X       Tilo                  0.759   controller/data_to_rd_int<7>
                                                       controller/Mmux_data_to_rd_int3323
    SLICE_X25Y21.F1      net (fanout=3)        1.544   controller/data_to_rd_int<7>
    SLICE_X25Y21.X       Tilo                  0.704   controller/regA_nxt<7>45
                                                       controller/regA_nxt<7>45
    SLICE_X21Y12.F4      net (fanout=1)        0.826   controller/regA_nxt<7>45
    SLICE_X21Y12.X       Tilo                  0.704   controller/regA_nxt<7>141
                                                       controller/regA_nxt<7>141
    SLICE_X20Y15.BY      net (fanout=1)        0.440   controller/regA_nxt<7>141
    SLICE_X20Y15.CLK     Tsrck                 1.117   controller/regA<7>
                                                       controller/regA_7
    -------------------------------------------------  ---------------------------
    Total                                     19.126ns (10.101ns logic, 9.025ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prog/ram/Mram_mem.B (RAM)
  Destination:          controller/regA_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.964ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prog/ram/Mram_mem.B to controller/regA_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOB0     Tbcko                 2.812   prog/ram/Mram_mem
                                                       prog/ram/Mram_mem.B
    SLICE_X3Y8.F4        net (fanout=3)        1.007   prog/data_from_ram<0>
    SLICE_X3Y8.COUT      Topcyf                1.162   controller/data_addr_addsub0000<0>
                                                       controller/Madd_data_addr_addsub0000_lut<0>
                                                       controller/Madd_data_addr_addsub0000_cy<0>
                                                       controller/Madd_data_addr_addsub0000_cy<1>
    SLICE_X3Y9.CIN       net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<1>
    SLICE_X3Y9.COUT      Tbyp                  0.118   controller/data_addr_addsub0000<2>
                                                       controller/Madd_data_addr_addsub0000_cy<2>
                                                       controller/Madd_data_addr_addsub0000_cy<3>
    SLICE_X3Y10.CIN      net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<3>
    SLICE_X3Y10.COUT     Tbyp                  0.118   controller/data_addr_addsub0000<4>
                                                       controller/Madd_data_addr_addsub0000_cy<4>
                                                       controller/Madd_data_addr_addsub0000_cy<5>
    SLICE_X3Y11.CIN      net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<5>
    SLICE_X3Y11.COUT     Tbyp                  0.118   controller/data_addr_addsub0000<6>
                                                       controller/Madd_data_addr_addsub0000_cy<6>
                                                       controller/Madd_data_addr_addsub0000_cy<7>
    SLICE_X3Y12.CIN      net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<7>
    SLICE_X3Y12.Y        Tciny                 0.869   controller/data_addr_addsub0000<8>
                                                       controller/Madd_data_addr_addsub0000_cy<8>
                                                       controller/Madd_data_addr_addsub0000_xor<9>
    SLICE_X12Y3.F1       net (fanout=14)       2.117   controller/data_addr_addsub0000<9>
    SLICE_X12Y3.X        Tif5x                 1.152   N54
                                                       controller/regB_we11_G
                                                       controller/regB_we11
    SLICE_X11Y3.F3       net (fanout=22)       0.651   N54
    SLICE_X11Y3.X        Tilo                  0.704   controller/Mmux_data_to_rd_int330
                                                       controller/Mmux_data_to_rd_int330
    SLICE_X14Y10.F2      net (fanout=2)        2.042   controller/Mmux_data_to_rd_int330
    SLICE_X14Y10.X       Tilo                  0.759   controller/data_to_rd_int<7>
                                                       controller/Mmux_data_to_rd_int3323
    SLICE_X25Y21.F1      net (fanout=3)        1.544   controller/data_to_rd_int<7>
    SLICE_X25Y21.X       Tilo                  0.704   controller/regA_nxt<7>45
                                                       controller/regA_nxt<7>45
    SLICE_X21Y12.F4      net (fanout=1)        0.826   controller/regA_nxt<7>45
    SLICE_X21Y12.X       Tilo                  0.704   controller/regA_nxt<7>141
                                                       controller/regA_nxt<7>141
    SLICE_X20Y15.BY      net (fanout=1)        0.440   controller/regA_nxt<7>141
    SLICE_X20Y15.CLK     Tsrck                 1.117   controller/regA<7>
                                                       controller/regA_7
    -------------------------------------------------  ---------------------------
    Total                                     18.964ns (10.337ns logic, 8.627ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prog/ram/Mram_mem.B (RAM)
  Destination:          controller/regA_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.914ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prog/ram/Mram_mem.B to controller/regA_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOB1     Tbcko                 2.812   prog/ram/Mram_mem
                                                       prog/ram/Mram_mem.B
    SLICE_X3Y8.G4        net (fanout=3)        1.118   prog/data_from_ram<1>
    SLICE_X3Y8.COUT      Topcyg                1.001   controller/data_addr_addsub0000<0>
                                                       controller/Madd_data_addr_addsub0000_lut<1>
                                                       controller/Madd_data_addr_addsub0000_cy<1>
    SLICE_X3Y9.CIN       net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<1>
    SLICE_X3Y9.COUT      Tbyp                  0.118   controller/data_addr_addsub0000<2>
                                                       controller/Madd_data_addr_addsub0000_cy<2>
                                                       controller/Madd_data_addr_addsub0000_cy<3>
    SLICE_X3Y10.CIN      net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<3>
    SLICE_X3Y10.COUT     Tbyp                  0.118   controller/data_addr_addsub0000<4>
                                                       controller/Madd_data_addr_addsub0000_cy<4>
                                                       controller/Madd_data_addr_addsub0000_cy<5>
    SLICE_X3Y11.CIN      net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<5>
    SLICE_X3Y11.COUT     Tbyp                  0.118   controller/data_addr_addsub0000<6>
                                                       controller/Madd_data_addr_addsub0000_cy<6>
                                                       controller/Madd_data_addr_addsub0000_cy<7>
    SLICE_X3Y12.CIN      net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<7>
    SLICE_X3Y12.Y        Tciny                 0.869   controller/data_addr_addsub0000<8>
                                                       controller/Madd_data_addr_addsub0000_cy<8>
                                                       controller/Madd_data_addr_addsub0000_xor<9>
    SLICE_X12Y3.F1       net (fanout=14)       2.117   controller/data_addr_addsub0000<9>
    SLICE_X12Y3.X        Tif5x                 1.152   N54
                                                       controller/regB_we11_G
                                                       controller/regB_we11
    SLICE_X11Y3.F3       net (fanout=22)       0.651   N54
    SLICE_X11Y3.X        Tilo                  0.704   controller/Mmux_data_to_rd_int330
                                                       controller/Mmux_data_to_rd_int330
    SLICE_X14Y10.F2      net (fanout=2)        2.042   controller/Mmux_data_to_rd_int330
    SLICE_X14Y10.X       Tilo                  0.759   controller/data_to_rd_int<7>
                                                       controller/Mmux_data_to_rd_int3323
    SLICE_X25Y21.F1      net (fanout=3)        1.544   controller/data_to_rd_int<7>
    SLICE_X25Y21.X       Tilo                  0.704   controller/regA_nxt<7>45
                                                       controller/regA_nxt<7>45
    SLICE_X21Y12.F4      net (fanout=1)        0.826   controller/regA_nxt<7>45
    SLICE_X21Y12.X       Tilo                  0.704   controller/regA_nxt<7>141
                                                       controller/regA_nxt<7>141
    SLICE_X20Y15.BY      net (fanout=1)        0.440   controller/regA_nxt<7>141
    SLICE_X20Y15.CLK     Tsrck                 1.117   controller/regA<7>
                                                       controller/regA_7
    -------------------------------------------------  ---------------------------
    Total                                     18.914ns (10.176ns logic, 8.738ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkin = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point prog/ram/Mram_mem.B (RAMB16_X0Y2.ADDRB9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.951ns (requirement - (clock path skew + uncertainty - data path))
  Source:               controller/pc_4 (FF)
  Destination:          prog/ram/Mram_mem.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.955ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.019 - 0.015)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: controller/pc_4 to prog/ram/Mram_mem.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y25.YQ       Tcko                  0.470   controller/pc<4>
                                                       controller/pc_4
    RAMB16_X0Y2.ADDRB9   net (fanout=3)        0.616   controller/pc<4>
    RAMB16_X0Y2.CLKB     Tbcka       (-Th)     0.131   prog/ram/Mram_mem
                                                       prog/ram/Mram_mem.B
    -------------------------------------------------  ---------------------------
    Total                                      0.955ns (0.339ns logic, 0.616ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Paths for end point prog/ram/Mram_mem.B (RAMB16_X0Y2.ADDRB7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.957ns (requirement - (clock path skew + uncertainty - data path))
  Source:               controller/pc_2 (FF)
  Destination:          prog/ram/Mram_mem.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.963ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.019 - 0.013)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: controller/pc_2 to prog/ram/Mram_mem.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y27.YQ       Tcko                  0.470   controller/pc<2>
                                                       controller/pc_2
    RAMB16_X0Y2.ADDRB7   net (fanout=10)       0.624   controller/pc<2>
    RAMB16_X0Y2.CLKB     Tbcka       (-Th)     0.131   prog/ram/Mram_mem
                                                       prog/ram/Mram_mem.B
    -------------------------------------------------  ---------------------------
    Total                                      0.963ns (0.339ns logic, 0.624ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------

Paths for end point prog/ram/Mram_mem.B (RAMB16_X0Y2.ADDRB11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               controller/pc_6 (FF)
  Destination:          prog/ram/Mram_mem.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.009ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.019 - 0.013)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: controller/pc_6 to prog/ram/Mram_mem.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y27.YQ       Tcko                  0.522   controller/pc<6>
                                                       controller/pc_6
    RAMB16_X0Y2.ADDRB11  net (fanout=3)        0.618   controller/pc<6>
    RAMB16_X0Y2.CLKB     Tbcka       (-Th)     0.131   prog/ram/Mram_mem
                                                       prog/ram/Mram_mem.B
    -------------------------------------------------  ---------------------------
    Total                                      1.009ns (0.391ns logic, 0.618ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkin = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: prog/ram/Mram_mem/CLKA
  Logical resource: prog/ram/Mram_mem.A/CLKA
  Location pin: RAMB16_X0Y2.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: prog/ram/Mram_mem/CLKA
  Logical resource: prog/ram/Mram_mem.A/CLKA
  Location pin: RAMB16_X0Y2.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: prog/ram/Mram_mem/CLKA
  Logical resource: prog/ram/Mram_mem.A/CLKA
  Location pin: RAMB16_X0Y2.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.418|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1518924 paths, 0 nets, and 2822 connections

Design statistics:
   Minimum period:  19.418ns{1}   (Maximum frequency:  51.499MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 29 23:00:26 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 137 MB



