Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.02 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.02 secs
 
--> 
Reading design: Master_SPI.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Master_SPI.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Master_SPI"
Output Format                      : NGC
Target Device                      : xc6slx9-2-csg225

---- Source Options
Top Module Name                    : Master_SPI
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/ise/ISE_Virtual_Machine_interconnection/from0_SPI/Master_SPI.vhd" into library work
Parsing entity <Master_SPI>.
Parsing architecture <Behavioral> of entity <master_spi>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Master_SPI> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Master_SPI>.
    Related source file is "/home/ise/ISE_Virtual_Machine_interconnection/from0_SPI/Master_SPI.vhd".
    Register <cs1> equivalent to <led_cs1> has been removed
    Found 1-bit register for signal <led_cs1>.
    Found 32-bit register for signal <cont>.
    Found 32-bit register for signal <cont_byte>.
    Found 40-bit register for signal <byte_received>.
    Found 8-bit register for signal <LED_Data_1>.
    Found 8-bit register for signal <LED_Data_2>.
    Found 1-bit register for signal <psh1>.
    Found 1-bit register for signal <psh2>.
    Found 1-bit register for signal <reloj>.
    Found 32-bit adder for signal <cont[31]_GND_5_o_add_1_OUT> created at line 37.
    Found 32-bit adder for signal <cont_byte[31]_GND_5_o_add_7_OUT> created at line 82.
    Found 32-bit comparator greater for signal <GND_5_o_cont_byte[31]_LessThan_6_o> created at line 70
    WARNING:Xst:2404 -  FFs/Latches <mosi<0:0>> (without init value) have a constant value of 0 in block <Master_SPI>.
    WARNING:Xst:2404 -  FFs/Latches <led_mosi<0:0>> (without init value) have a constant value of 0 in block <Master_SPI>.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 124 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <Master_SPI> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Registers                                            : 9
 1-bit register                                        : 4
 32-bit register                                       : 2
 40-bit register                                       : 1
 8-bit register                                        : 2
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 1
 1-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <byte_received_36> of sequential type is unconnected in block <Master_SPI>.
WARNING:Xst:2677 - Node <byte_received_37> of sequential type is unconnected in block <Master_SPI>.
WARNING:Xst:2677 - Node <byte_received_38> of sequential type is unconnected in block <Master_SPI>.
WARNING:Xst:2677 - Node <byte_received_39> of sequential type is unconnected in block <Master_SPI>.

Synthesizing (advanced) Unit <Master_SPI>.
The following registers are absorbed into counter <cont>: 1 register on signal <cont>.
The following registers are absorbed into counter <cont_byte>: 1 register on signal <cont_byte>.
Unit <Master_SPI> synthesized (advanced).
WARNING:Xst:2677 - Node <byte_received_36> of sequential type is unconnected in block <Master_SPI>.
WARNING:Xst:2677 - Node <byte_received_37> of sequential type is unconnected in block <Master_SPI>.
WARNING:Xst:2677 - Node <byte_received_38> of sequential type is unconnected in block <Master_SPI>.
WARNING:Xst:2677 - Node <byte_received_39> of sequential type is unconnected in block <Master_SPI>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 32-bit up counter                                     : 2
# Registers                                            : 56
 Flip-Flops                                            : 56
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 1
 1-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Master_SPI> ...
WARNING:Xst:1293 - FF/Latch <cont_byte_31> has a constant value of 0 in block <Master_SPI>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cont_byte_30> has a constant value of 0 in block <Master_SPI>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cont_byte_29> has a constant value of 0 in block <Master_SPI>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cont_byte_28> has a constant value of 0 in block <Master_SPI>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cont_byte_27> has a constant value of 0 in block <Master_SPI>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cont_byte_26> has a constant value of 0 in block <Master_SPI>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cont_byte_25> has a constant value of 0 in block <Master_SPI>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cont_byte_24> has a constant value of 0 in block <Master_SPI>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cont_byte_23> has a constant value of 0 in block <Master_SPI>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cont_byte_22> has a constant value of 0 in block <Master_SPI>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cont_byte_21> has a constant value of 0 in block <Master_SPI>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cont_byte_20> has a constant value of 0 in block <Master_SPI>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cont_byte_19> has a constant value of 0 in block <Master_SPI>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cont_byte_18> has a constant value of 0 in block <Master_SPI>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cont_byte_17> has a constant value of 0 in block <Master_SPI>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cont_byte_16> has a constant value of 0 in block <Master_SPI>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cont_byte_15> has a constant value of 0 in block <Master_SPI>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cont_byte_14> has a constant value of 0 in block <Master_SPI>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cont_byte_13> has a constant value of 0 in block <Master_SPI>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cont_byte_12> has a constant value of 0 in block <Master_SPI>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cont_byte_11> has a constant value of 0 in block <Master_SPI>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cont_byte_10> has a constant value of 0 in block <Master_SPI>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cont_byte_9> has a constant value of 0 in block <Master_SPI>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cont_byte_8> has a constant value of 0 in block <Master_SPI>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cont_byte_7> has a constant value of 0 in block <Master_SPI>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cont_byte_6> has a constant value of 0 in block <Master_SPI>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Master_SPI, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 94
 Flip-Flops                                            : 94

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Master_SPI.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 226
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 36
#      LUT2                        : 36
#      LUT3                        : 19
#      LUT4                        : 6
#      LUT5                        : 36
#      LUT6                        : 8
#      MUXCY                       : 42
#      VCC                         : 1
#      XORCY                       : 38
# FlipFlops/Latches                : 94
#      FD                          : 75
#      FDE                         : 18
#      FDP                         : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 28
#      IBUF                        : 2
#      OBUF                        : 26

Device utilization summary:
---------------------------

Selected Device : 6slx9csg225-2 


Slice Logic Utilization: 
 Number of Slice Registers:              94  out of  11440     0%  
 Number of Slice LUTs:                  144  out of   5720     2%  
    Number used as Logic:               144  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    144
   Number with an unused Flip Flop:      50  out of    144    34%  
   Number with an unused LUT:             0  out of    144     0%  
   Number of fully used LUT-FF pairs:    94  out of    144    65%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          29
 Number of bonded IOBs:                  29  out of    160    18%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
reloj                              | BUFG                   | 61    |
clk                                | BUFGP                  | 33    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.907ns (Maximum Frequency: 203.791MHz)
   Minimum input arrival time before clock: 5.108ns
   Maximum output required time after clock: 5.142ns
   Maximum combinational path delay: 7.077ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'reloj'
  Clock period: 4.338ns (frequency: 230.502MHz)
  Total number of paths / destination ports: 680 / 79
-------------------------------------------------------------------------
Delay:               4.338ns (Levels of Logic = 2)
  Source:            cont_byte_0 (FF)
  Destination:       byte_received_0 (FF)
  Source Clock:      reloj rising
  Destination Clock: reloj rising

  Data Path: cont_byte_0 to byte_received_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.525   1.221  cont_byte_0 (cont_byte_0)
     LUT6:I0->O           61   0.254   2.014  GND_5_o_cont_byte[31]_equal_5_o<31>1 (GND_5_o_cont_byte[31]_equal_5_o)
     LUT5:I3->O            1   0.250   0.000  byte_received_0_rstpot (byte_received_0_rstpot)
     FD:D                      0.074          byte_received_0
    ----------------------------------------
    Total                      4.338ns (1.103ns logic, 3.235ns route)
                                       (25.4% logic, 74.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.907ns (frequency: 203.790MHz)
  Total number of paths / destination ports: 1585 / 33
-------------------------------------------------------------------------
Delay:               4.907ns (Levels of Logic = 3)
  Source:            cont_25 (FF)
  Destination:       reloj (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: cont_25 to reloj
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   1.181  cont_25 (cont_25)
     LUT6:I0->O            2   0.254   1.156  GND_5_o_cont[31]_equal_1_o<31>5 (GND_5_o_cont[31]_equal_1_o<31>4)
     LUT6:I1->O           17   0.254   1.209  GND_5_o_cont[31]_equal_1_o<31>7 (GND_5_o_cont[31]_equal_1_o)
     LUT2:I1->O            1   0.254   0.000  cont_0_rstpot (cont_0_rstpot)
     FD:D                      0.074          cont_0
    ----------------------------------------
    Total                      4.907ns (1.361ns logic, 3.546ns route)
                                       (27.7% logic, 72.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'reloj'
  Total number of paths / destination ports: 62 / 61
-------------------------------------------------------------------------
Offset:              5.108ns (Levels of Logic = 3)
  Source:            reset_n (PAD)
  Destination:       LED_Data_2_0 (FF)
  Destination Clock: reloj rising

  Data Path: reset_n to LED_Data_2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            46   1.328   1.753  reset_n_IBUF (led_reset_n_OBUF)
     INV:I->O             18   0.255   1.463  _n00771_rstpot_INV_0 (_n00771_rstpot)
     LUT3:I0->O            1   0.235   0.000  LED_Data_2_0_dpot (LED_Data_2_0_dpot)
     FDE:D                     0.074          LED_Data_2_0
    ----------------------------------------
    Total                      5.108ns (1.892ns logic, 3.216ns route)
                                       (37.0% logic, 63.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reloj'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              4.162ns (Levels of Logic = 1)
  Source:            LED_Data_1_7 (FF)
  Destination:       LED_Data_1<7> (PAD)
  Source Clock:      reloj rising

  Data Path: LED_Data_1_7 to LED_Data_1<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.525   0.725  LED_Data_1_7 (LED_Data_1_7)
     OBUF:I->O                 2.912          LED_Data_1_7_OBUF (LED_Data_1<7>)
    ----------------------------------------
    Total                      4.162ns (3.437ns logic, 0.725ns route)
                                       (82.6% logic, 17.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              5.142ns (Levels of Logic = 2)
  Source:            reloj (FF)
  Destination:       sclk (PAD)
  Source Clock:      clk rising

  Data Path: reloj to sclk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.726  reloj (reloj)
     LUT2:I1->O            2   0.254   0.725  Mmux_sclk11 (led_sclk_OBUF)
     OBUF:I->O                 2.912          sclk_OBUF (sclk)
    ----------------------------------------
    Total                      5.142ns (3.691ns logic, 1.451ns route)
                                       (71.8% logic, 28.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               7.077ns (Levels of Logic = 3)
  Source:            reset_n (PAD)
  Destination:       sclk (PAD)

  Data Path: reset_n to sclk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            46   1.328   1.862  reset_n_IBUF (led_reset_n_OBUF)
     LUT2:I0->O            2   0.250   0.725  Mmux_sclk11 (led_sclk_OBUF)
     OBUF:I->O                 2.912          sclk_OBUF (sclk)
    ----------------------------------------
    Total                      7.077ns (4.490ns logic, 2.587ns route)
                                       (63.4% logic, 36.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.907|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock reloj
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
reloj          |    4.338|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 6.66 secs
 
--> 


Total memory usage is 484772 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   36 (   0 filtered)
Number of infos    :    0 (   0 filtered)

