/***************************************************************************
* COPYRIGHT NOTICE
* Copyright 2021 Horizon Robotics, Inc.
* All rights reserved.
***************************************************************************/
#ifndef __HB_CC261C_SETTING_H__
#define __HB_CC261C_SETTING_H__

#ifdef __cplusplus
extern "C" {
#endif

static uint8_t cc261c_max9296_max9295_init_setting[] = {
//9296
	0x04, 0x90, 0x00, 0x01, 0x01, //3Gbps
	0x00, 0x64,
	0x04, 0x90, 0x00, 0x10, 0xf1, //reset
	0x00, 0x32,
	0x04, 0x90, 0x03, 0x13, 0x00, //CSI output disabled
	0x04, 0x90, 0x03, 0x14, 0x10, //pipeX VC=0 pipeY VC=1
	0x04, 0x90, 0x03, 0x16, 0x1e, //pipeline X DT=0x1E
	0x04, 0x90, 0x03, 0x19, 0x10, // Datatypes = x22, x1E, x2E
	0x04, 0x90, 0x03, 0x20, 0x2c, // MIPI CSI Port A 1200Mbps
	0x04, 0x90, 0x03, 0x23, 0x2c, // MIPI CSI Port B 1200Mbps
	0x04, 0x90, 0x03, 0x32, 0x30, // PHY0/1 standby, PHY2/3 not standby
	0x04, 0x90, 0x03, 0x30, 0x04, // 2x4 mode
	0x04, 0x90, 0x03, 0x39, 0x80, // PHY9 copy 0 destination 2: [0b10]
	0x04, 0x90, 0x03, 0x3a, 0x42, // PHY10 copy 0 destination 1: [0b0100 0010]
	0x04, 0x90, 0x00, 0x50, 0x02, // Pipeline X -> Z
	0x04, 0x90, 0x00, 0x51, 0x02, // Pipeline Y -> Z
	0x04, 0x90, 0x03, 0x25, 0x80, // ignore first frame


//9295
	0x04, 0x80, 0x00, 0x10, 0x21,  
	0x00, 0x64,
	0x04, 0x80, 0x02, 0xbe, 0x18,  
	0x04, 0x80, 0x00, 0x42, 0xa2,
	0x04, 0x80, 0x00, 0x43, 0x60,
	0x04, 0x80, 0x00, 0x44, 0xda,
	0x04, 0x80, 0x00, 0x45, 0x20,

	0x04, 0x80, 0x03, 0x30, 0x00,  
	0x04, 0x80, 0x03, 0x31, 0x33,  
	0x04, 0x80, 0x03, 0x32, 0xe0, 
	0x04, 0x80, 0x03, 0x33, 0x04,
	0x04, 0x80, 0x03, 0x08, 0x64,  
	0x04, 0x80, 0x03, 0x11, 0x40,
	0x04, 0x80, 0x00, 0x02, 0x43,
	0x04, 0x80, 0x03, 0x18, 0x5e, 
	
	0x04, 0x80, 0x02, 0xd6, 0x10,	//GPIO8 high
	0x04, 0x80, 0x02, 0xc7, 0x00,   //GPIO3 low
};
static uint8_t cc261c_max96712_max9295_init_setting_4lane[] = {
	//config 96712
	0x04, 0x54, 0x00, 0x18, 0x0F,  // data path reset
	0x04, 0x54, 0x00, 0x10, 0x11,  // 3Gbps
	0x04, 0x54, 0x00, 0x11, 0x11,  // 3Gbps
	0x00, 0xFF,
	0x00, 0xFF,
	0x04, 0x54, 0x04, 0x0B, 0x00,  // disable mipi output
	0x00, 0x32,

	//set ser i2c address
	0x04, 0x54, 0x00, 0x06, 0xF1,  // enable 96712 GMSL-2 link A
	0x00, 0x54,
	0x04, 0x80, 0x00, 0x00, 0x82,  // set ser address
	0x04, 0x82, 0x00, 0x42, 0x42,  // isp address
	0x04, 0x82, 0x00, 0x43, 0x60,  // set isp address
	0x04, 0x82, 0x00, 0x44, 0x6c,  // sensor address
	0x04, 0x82, 0x00, 0x45, 0x20,  // set sensor address

	0x04, 0x54, 0x00, 0x06, 0xF2,  // enable 96712 GMSL-2 link B
	0x00, 0x54,					 
	0x04, 0x80, 0x00, 0x00, 0x84,  // set ser address	

	0x04, 0x84, 0x00, 0x42, 0x42,  // isp address
	0x04, 0x84, 0x00, 0x43, 0x62,  // set isp address
	0x04, 0x84, 0x00, 0x44, 0x6c,  // sensor address
	0x04, 0x84, 0x00, 0x45, 0x22,  // set sensor address

	0x04, 0x54, 0x00, 0x06, 0xF4,  // enable 96712 GMSL-2 link C
	0x00, 0x54,
	0x04, 0x80, 0x00, 0x00, 0x86,  // set ser address
	0x04, 0x86, 0x00, 0x42, 0x42,  // isp address
	0x04, 0x86, 0x00, 0x43, 0x64,  // set isp address
	0x04, 0x86, 0x00, 0x44, 0x6c,  // sensor address
	0x04, 0x86, 0x00, 0x45, 0x24,  // set sensor address
	
	0x04, 0x54, 0x00, 0x06, 0xF8,  // enable 96712 GMSL-2 link D
	0x00, 0x54,
	0x04, 0x80, 0x00, 0x00, 0x88,
	0x04, 0x88, 0x00, 0x42, 0x42,
	0x04, 0x88, 0x00, 0x43, 0x66,
	0x04, 0x88, 0x00, 0x44, 0x6c,
	0x04, 0x88, 0x00, 0x45, 0x26,
	
	0x04, 0x54, 0x00, 0x06, 0xFF,  // enable 96712 GMSL-2 link A B C D
	0x00, 0x80,

	//config 9295(A B C D)

	0x04, 0x82, 0x03, 0x30, 0x00,  // config 9295 A: 1X4 mode
	0x04, 0x82, 0x03, 0x31, 0x33,  // 4lane
	0x04, 0x82, 0x03, 0x32, 0xE0,  // PHY 1 lane0 map to port lane2锛孭HY 1 lane1 map to port lane3
	0x04, 0x82, 0x03, 0x33, 0x04,  // PHY 2 lane0 map to port lane0锛孭HY 2 lane1 map to port lane1
	0x04, 0x82, 0x03, 0x08, 0x64,  // enable PORT B 锛宑onnect pipeline Z to port B
	0x04, 0x82, 0x03, 0x11, 0x40,  // enable pipe Z on port B
	0x04, 0x82, 0x00, 0x02, 0x43,  // enable pipe Z transmission
	0x04, 0x82, 0x03, 0x18, 0x5E,  // datatype on pipe Z

	0x04, 0x84, 0x03, 0x30, 0x00,  // config 9295 B: 1X4 mode
	0x04, 0x84, 0x03, 0x31, 0x33,  // 4lane
	0x04, 0x84, 0x03, 0x32, 0xE0,  // PHY 1 lane0 map to port lane2锛孭HY 1 lane1 map to port lane3
	0x04, 0x84, 0x03, 0x33, 0x04,  // PHY 2 lane0 map to port lane0锛孭HY 2 lane1 map to port lane1
	0x04, 0x84, 0x03, 0x08, 0x64,  // enable PORT B 锛宑onnect pipeline Z to port B
	0x04, 0x84, 0x03, 0x11, 0x40,  // enable pipe Z on port B
	0x04, 0x84, 0x00, 0x02, 0x43,  // enable pipe Z transmission
	0x04, 0x84, 0x03, 0x18, 0x5E,  // datatype on pipe Z

	0x04, 0x86, 0x03, 0x30, 0x00,  // config 9295 C: mode
	0x04, 0x86, 0x03, 0x31, 0x33,  // 4lane
	0x04, 0x86, 0x03, 0x32, 0xE0,  // PHY 1 lane0 map to port lane2锛孭HY 1 lane1 map to port lane3
	0x04, 0x86, 0x03, 0x33, 0x04,  // PHY 2 lane0 map to port lane0锛孭HY 2 lane1 map to port lane1
	0x04, 0x86, 0x03, 0x08, 0x64,  // enable PORT B 锛宑onnect pipeline Z to port B
	0x04, 0x86, 0x03, 0x11, 0x40,  // enable pipe Z on port B
	0x04, 0x86, 0x00, 0x02, 0x43,  // enable pipe Z transmission
	0x04, 0x86, 0x03, 0x18, 0x5E,  // datatype on pipe Z

	0x04, 0x88, 0x03, 0x30, 0x00,  // config 9295 D: mode
	0x04, 0x88, 0x03, 0x31, 0x33,  // 4lane
	0x04, 0x88, 0x03, 0x32, 0xE0,  // PHY 1 lane0 map to port lane2锛孭HY 1 lane1 map to port lane3
	0x04, 0x88, 0x03, 0x33, 0x04,  // PHY 2 lane0 map to port lane0锛孭HY 2 lane1 map to port lane1
	0x04, 0x88, 0x03, 0x08, 0x64,  // enable PORT B 锛宑onnect pipeline Z to port B
	0x04, 0x88, 0x03, 0x11, 0x40,  // enable pipe Z on port B
	0x04, 0x88, 0x00, 0x02, 0x43,  // enable pipe Z transmission
	0x04, 0x88, 0x03, 0x18, 0x5E,  // datatype on pipe Z

// connect internal-pipe0 to pipe-Z of link A锛宑onnect internal-pipe1 to pipe-Z of link B
	0x04, 0x54, 0x00, 0xF0, 0x62,
// connect internal-pipe2 to pipe-Z of link C锛宑onnect internal-pipe3 to pipe-Z of link D
	0x04, 0x54, 0x00, 0xF1, 0xEA,
	0x04, 0x54, 0x00, 0xF4, 0x0F,  // enable internal Pipe0~3

	0x04, 0x54, 0x09, 0x0B, 0x07,    // Map source 0~2 for Link A
	0x04, 0x54, 0x09, 0x2D, 0x15,    // Map source to controller 1
	0x04, 0x54, 0x09, 0x0D, 0x1E,  // source data type (1E) and VC(0)
	0x04, 0x54, 0x09, 0x0E, 0x1E,  // destination dt(1E) and vc(0)
	0x04, 0x54, 0x09, 0x0F, 0x00,    // src frame start
	0x04, 0x54, 0x09, 0x10, 0x00,    // dst frame start
	0x04, 0x54, 0x09, 0x11, 0x01,    // src frame end
	0x04, 0x54, 0x09, 0x12, 0x01,    // dst frame end

	0x04, 0x54, 0x09, 0x4B, 0x07,    // Map source 0~2 for Link B
	0x04, 0x54, 0x09, 0x6D, 0x15,
	0x04, 0x54, 0x09, 0x4D, 0x1E,
	0x04, 0x54, 0x09, 0x4E, 0x5E,    // vc = 1
	0x04, 0x54, 0x09, 0x4F, 0x00,
	0x04, 0x54, 0x09, 0x50, 0x40,
	0x04, 0x54, 0x09, 0x51, 0x01,
	0x04, 0x54, 0x09, 0x54, 0x41,

	0x04, 0x54, 0x09, 0x8B, 0x07,    // Map source 0~2 for Link C
	0x04, 0x54, 0x09, 0xAD, 0x15,
	0x04, 0x54, 0x09, 0x8D, 0x1E,
	0x04, 0x54, 0x09, 0x8E, 0x9E,    // vc = 2
	0x04, 0x54, 0x09, 0x8F, 0x00,
	0x04, 0x54, 0x09, 0x90, 0x80,
	0x04, 0x54, 0x09, 0x91, 0x01,
	0x04, 0x54, 0x09, 0x92, 0x81,

	0x04, 0x54, 0x09, 0xCB, 0x07,    // Map source 0~2 for Link D
	0x04, 0x54, 0x09, 0xED, 0x15,
	0x04, 0x54, 0x09, 0xCD, 0x1E,
	0x04, 0x54, 0x09, 0xCE, 0xDE,    // vc = 3
	0x04, 0x54, 0x09, 0xCF, 0x00,
	0x04, 0x54, 0x09, 0xD0, 0xC0,
	0x04, 0x54, 0x09, 0xD1, 0x01,
	0x04, 0x54, 0x09, 0xD2, 0xC1,

	0x04, 0x54, 0x08, 0xA0, 0x04,    // 2x4 mode

	0x04, 0x54, 0x08, 0xA3, 0xE4,    // Map data lanes for PHY 1 0
	0x04, 0x54, 0x08, 0xA4, 0xE4,    // Map data lanes for PHY 2 3

	0x04, 0x54, 0x09, 0x0A, 0xC0,    // 4 lanes
	0x04, 0x54, 0x09, 0x4A, 0xC0,
	0x04, 0x54, 0x09, 0x8A, 0xC0,
	0x04, 0x54, 0x09, 0xCA, 0xC0,

	0x04, 0x54, 0x04, 0x15, 0x34,	//set phy0 lane 2G
	0x04, 0x54, 0x04, 0x18, 0x34,	//set phy1 lane 2G
	0x04, 0x54, 0x04, 0x1b, 0x34,	//set phy2 lane 2G
	0x04, 0x54, 0x04, 0x1e, 0x34,	//set phy3 lane 2G
	

	
	0x04, 0x54, 0x08, 0xA2, 0xf4,  // enable MIPI PHY0~3
/*	
	// 96712 trigger config
	0x04, 0x54, 0x03, 0x2D, 0xa7,  // pulldown,push-pull,id = 7
	0x04, 0x54, 0x03, 0x2E, 0x07,  // id = 7
	0x04, 0x54, 0x03, 0x2C, 0xeb,  // 1M,High prio,Jitter,output 0,GMSL2 tx
    0x04, 0x54, 0x03, 0x64, 0xe7,  // linkB,High prio,Jitter,GMSL2 tx,id = 7
	0x04, 0x54, 0x03, 0x65, 0x07,  // linkB,disable GMSL2 rx, id = 7
	0x04, 0x54, 0x03, 0x9A, 0xe7,  // linkC,High prio,Jitter,GMSL2 tx,id = 7
	0x04, 0x54, 0x03, 0x9B, 0x07,  // linkC,disable GMSL2 rx, id = 7
	0x04, 0x54, 0x03, 0xd1, 0xe7,  // linkD,High prio,Jitter,GMSL2 tx,id = 7
	0x04, 0x54, 0x03, 0xd2, 0x07,  // linkD,disable GMSL2 rx, id = 7

	
	0x04, 0x82, 0x02, 0xc7, 0xe4,  // linkA-ser,1M,High prio,Jitter,output 0,GMSL2 rx
	0x04, 0x82, 0x02, 0xc8, 0x67,  // pulldown,id=7
	0x04, 0x82, 0x02, 0xc9, 0x07,  // id=7
	0x04, 0x84, 0x02, 0xc7, 0xe4,  // linkA-ser,1M,High prio,Jitter,output 0,GMSL2 rx
	0x04, 0x84, 0x02, 0xc8, 0x67,  // pulldown,id=7
	0x04, 0x84, 0x02, 0xc9, 0x07,  // id=7
	0x04, 0x86, 0x02, 0xc7, 0xe4,  // linkA-ser,1M,High prio,Jitter,output 0,GMSL2 rx
	0x04, 0x86, 0x02, 0xc8, 0x67,  // pulldown,id=7
	0x04, 0x86, 0x02, 0xc9, 0x07,  // id=7
	0x04, 0x88, 0x02, 0xc7, 0xe4,  // linkA-ser,1M,High prio,Jitter,output 0,GMSL2 rx
	0x04, 0x88, 0x02, 0xc8, 0x67,  // pulldown,id=7
	0x04, 0x88, 0x02, 0xc9, 0x07,  // id=7
*/	
	0x04, 0x82, 0x02, 0xd6, 0x10,		//GPIO8 high
	0x04, 0x82, 0x02, 0xca, 0x00,		//GPIO4 low
	0x04, 0x82, 0x02, 0xD3, 0x10,		//GPIO7 high
	
	0x04, 0x84, 0x02, 0xd6, 0x10,		//GPIO8 high
	0x04, 0x84, 0x02, 0xca, 0x00,		//GPIO4 low
	0x04, 0x84, 0x02, 0xD3, 0x10,		//GPIO7 high
	
	0x04, 0x86, 0x02, 0xd6, 0x10,		//GPIO8 high
	0x04, 0x86, 0x02, 0xca, 0x00,		//GPIO4 low
	0x04, 0x86, 0x02, 0xD3, 0x10,		//GPIO7 high

	0x04, 0x88, 0x02, 0xd6, 0x10,		//GPIO8 high
	0x04, 0x88, 0x02, 0xca, 0x00,		//GPIO4 low
	0x04, 0x88, 0x02, 0xD3, 0x10,		//GPIO7 high
	
};


static uint8_t cc261c_max96712_max9295_init_setting[] = {

	//config 96712
	0x04, 0x54, 0x00, 0x18, 0x0F,  // data path reset
	0x00, 0xFF,
	0x00, 0xFF,
	0x04, 0x54, 0x04, 0x0B, 0x00,  // disable mipi output
	0x00, 0x32,

	//set ser i2c address
	0x04, 0x54, 0x00, 0x06, 0xF1,  // enable 96712 GMSL-2 link A
	0x00, 0x54,
	0x04, 0x80, 0x00, 0x00, 0x82,  // set ser address
	0x04, 0x82, 0x02, 0xBE, 0x18,  // disable 9295 MFP0 receive
	0x04, 0x82, 0x00, 0x42, 0xA2,  // isp address
	0x04, 0x82, 0x00, 0x43, 0x60,  // set isp address
	0x04, 0x82, 0x00, 0x44, 0xDA,  // sensor address
	0x04, 0x82, 0x00, 0x45, 0x20,  // set sensor address

	0x04, 0x54, 0x00, 0x06, 0xF2,  // enable 96712 GMSL-2 link B
	0x00, 0x54,
	0x04, 0x80, 0x00, 0x00, 0x84,  // set ser address
	0x04, 0x84, 0x02, 0xBE, 0x18,  // disable 9295 MFP0 receive
	0x04, 0x84, 0x00, 0x42, 0xA2,  // isp address
	0x04, 0x84, 0x00, 0x43, 0x62,  // set isp address
	0x04, 0x84, 0x00, 0x44, 0xDA,  // sensor address
	0x04, 0x84, 0x00, 0x45, 0x22,  // set sensor address

	0x04, 0x54, 0x00, 0x06, 0xF4,  // enable 96712 GMSL-2 link C
	0x00, 0x54,
	0x04, 0x80, 0x00, 0x00, 0x86,  // set ser address
	0x04, 0x86, 0x02, 0xBE, 0x18,  // disable 9295 MFP0 receive
	0x04, 0x86, 0x00, 0x42, 0xA2,  // isp address
	0x04, 0x86, 0x00, 0x43, 0x64,  // set isp address
	0x04, 0x86, 0x00, 0x44, 0xDA,  // sensor address
	0x04, 0x86, 0x00, 0x45, 0x24,  // set sensor address

	0x04, 0x54, 0x00, 0x06, 0xF8,  // enable 96712 GMSL-2 link D
	0x00, 0x54,
	0x04, 0x80, 0x00, 0x00, 0x88,
	0x04, 0x88, 0x02, 0xBE, 0x18,  // disable 9295 MFP0 receive
	0x04, 0x88, 0x00, 0x42, 0xA2,
	0x04, 0x88, 0x00, 0x43, 0x66,
	0x04, 0x88, 0x00, 0x44, 0xDA,
	0x04, 0x88, 0x00, 0x45, 0x26,

	0x04, 0x54, 0x00, 0x06, 0xFF,  // enable 96712 GMSL-2 link A B C D
	0x00, 0x80,


	//config 9295(A B C D)

	0x04, 0x82, 0x03, 0x30, 0x00,  // config 9295 A: 1X4 mode
	0x04, 0x82, 0x03, 0x31, 0x33,  // 4lane
	0x04, 0x82, 0x03, 0x32, 0xE0,  // PHY 1 lane0 map to port lane2锛孭HY 1 lane1 map to port lane3
	0x04, 0x82, 0x03, 0x33, 0x04,  // PHY 2 lane0 map to port lane0锛孭HY 2 lane1 map to port lane1
	0x04, 0x82, 0x03, 0x08, 0x64,  // enable PORT B 锛宑onnect pipeline Z to port B
	0x04, 0x82, 0x03, 0x11, 0x40,  // enable pipe Z on port B
	0x04, 0x82, 0x00, 0x02, 0x43,  // enable pipe Z transmission
	0x04, 0x82, 0x03, 0x18, 0x5E,  // datatype on pipe Z

	0x04, 0x84, 0x03, 0x30, 0x00,  // config 9295 B: 1X4 mode
	0x04, 0x84, 0x03, 0x31, 0x33,  // 4lane
	0x04, 0x84, 0x03, 0x32, 0xE0,  // PHY 1 lane0 map to port lane2锛孭HY 1 lane1 map to port lane3
	0x04, 0x84, 0x03, 0x33, 0x04,  // PHY 2 lane0 map to port lane0锛孭HY 2 lane1 map to port lane1
	0x04, 0x84, 0x03, 0x08, 0x64,  // enable PORT B 锛宑onnect pipeline Z to port B
	0x04, 0x84, 0x03, 0x11, 0x40,  // enable pipe Z on port B
	0x04, 0x84, 0x00, 0x02, 0x43,  // enable pipe Z transmission
	0x04, 0x84, 0x03, 0x18, 0x5E,  // datatype on pipe Z

	0x04, 0x86, 0x03, 0x30, 0x00,  // config 9295 C: mode
	0x04, 0x86, 0x03, 0x31, 0x33,  // 4lane
	0x04, 0x86, 0x03, 0x32, 0xE0,  // PHY 1 lane0 map to port lane2锛孭HY 1 lane1 map to port lane3
	0x04, 0x86, 0x03, 0x33, 0x04,  // PHY 2 lane0 map to port lane0锛孭HY 2 lane1 map to port lane1
	0x04, 0x86, 0x03, 0x08, 0x64,  // enable PORT B 锛宑onnect pipeline Z to port B
	0x04, 0x86, 0x03, 0x11, 0x40,  // enable pipe Z on port B
	0x04, 0x86, 0x00, 0x02, 0x43,  // enable pipe Z transmission
	0x04, 0x86, 0x03, 0x18, 0x5E,  // datatype on pipe Z

	0x04, 0x88, 0x03, 0x30, 0x00,  // config 9295 D: mode
	0x04, 0x88, 0x03, 0x31, 0x33,  // 4lane
	0x04, 0x88, 0x03, 0x32, 0xE0,  // PHY 1 lane0 map to port lane2锛孭HY 1 lane1 map to port lane3
	0x04, 0x88, 0x03, 0x33, 0x04,  // PHY 2 lane0 map to port lane0锛孭HY 2 lane1 map to port lane1
	0x04, 0x88, 0x03, 0x08, 0x64,  // enable PORT B 锛宑onnect pipeline Z to port B
	0x04, 0x88, 0x03, 0x11, 0x40,  // enable pipe Z on port B
	0x04, 0x88, 0x00, 0x02, 0x43,  // enable pipe Z transmission
	0x04, 0x88, 0x03, 0x18, 0x5E,  // datatype on pipe Z


// connect internal-pipe0 to pipe-Z of link A锛宑onnect internal-pipe1 to pipe-Z of link B
	0x04, 0x54, 0x00, 0xF0, 0x62,
// connect internal-pipe2 to pipe-Z of link C锛宑onnect internal-pipe3 to pipe-Z of link D
	0x04, 0x54, 0x00, 0xF1, 0xEA,
	0x04, 0x54, 0x00, 0xF4, 0x0F,  // enable internal Pipe0~3

	0x04, 0x54, 0x09, 0x0B, 0x07,  // config internal-pipe0
	0x04, 0x54, 0x09, 0x2D, 0x00,  // internal-pipe0 map to mipi control-0
	0x04, 0x54, 0x09, 0x0D, 0x1E,  // source data type (1E) and VC(0)
	0x04, 0x54, 0x09, 0x0E, 0x1E,  // destination dt(1E) and vc(0)
	0x04, 0x54, 0x09, 0x0F, 0x00,  // source dt(00,frame start) and vc(0)
	0x04, 0x54, 0x09, 0x10, 0x00,  // destination dt(00,frame start) and vc(0)
	0x04, 0x54, 0x09, 0x11, 0x01,  // source dt(01,frame end) and vc(0)
	0x04, 0x54, 0x09, 0x12, 0x01,  // destination dt(01,frame end) and vc(0)

	0x04, 0x54, 0x09, 0x4B, 0x07,  // config internal-pipe1
	0x04, 0x54, 0x09, 0x6D, 0x00,  // internal pipe1 map to mipi control-0
	0x04, 0x54, 0x09, 0x4D, 0x1E,  // vc = 0
	0x04, 0x54, 0x09, 0x4E, 0x5E,  // vc = 1
	0x04, 0x54, 0x09, 0x4F, 0x00,  // vc = 0
	0x04, 0x54, 0x09, 0x50, 0x40,  // vc = 1
	0x04, 0x54, 0x09, 0x51, 0x01,  // vc = 0
	0x04, 0x54, 0x09, 0x54, 0x41,  // vc = 1

	0x04, 0x54, 0x09, 0x8B, 0x07,  // config internal-pipe2
	0x04, 0x54, 0x09, 0xAD, 0x55,  // internal pipe3 map to mipi control-1
	0x04, 0x54, 0x09, 0x8D, 0x1E,  // vc = 0
	0x04, 0x54, 0x09, 0x8E, 0x1E,  // vc = 0
	0x04, 0x54, 0x09, 0x8F, 0x00,  // vc = 0
	0x04, 0x54, 0x09, 0x90, 0x00,  // vc = 0
	0x04, 0x54, 0x09, 0x91, 0x01,  // vc = 0
	0x04, 0x54, 0x09, 0x92, 0x01,  // vc = 0

	0x04, 0x54, 0x09, 0xCB, 0x07,  // config internal-pipe3
	0x04, 0x54, 0x09, 0xED, 0x55,  // internal pipe3 map to mipi control-1
	0x04, 0x54, 0x09, 0xCD, 0x1E,  // vc = 0
	0x04, 0x54, 0x09, 0xCE, 0x5E,  // vc = 1
	0x04, 0x54, 0x09, 0xCF, 0x00,  // vc = 0
	0x04, 0x54, 0x09, 0xD0, 0x40,  // vc = 1
	0x04, 0x54, 0x09, 0xD1, 0x01,  // vc = 0
	0x04, 0x54, 0x09, 0xD2, 0x41,  // vc = 1


	// config 96712
	0x04, 0x54, 0x08, 0xA0, 0x01,  // 4x2 mode, 
	0x04, 0x54, 0x08, 0xA3, 0x44,  // PHY 1 lane0 map to port lane0锛孭HY 1 lane1 map to port lane1锛孭HY 0 lane0 map to port lane0锛孭HY 0 lane1 map to port lane1
	0x04, 0x54, 0x08, 0xA4, 0x44,  // PHY 3 lane0 map to port lane0锛孭HY 3 lane1 map to port lane1锛孭HY 2 lane0 map to port lane0锛孭HY 2 lane1 map to port lane1
	0x04, 0x54, 0x09, 0x0A, 0x40,  // MIPI control-0 2lane
	0x04, 0x54, 0x09, 0x4A, 0x40,  // MIPI control-1 2lane
	0x04, 0x54, 0x09, 0x8A, 0x40,  // MIPI control-2 2lane
	0x04, 0x54, 0x09, 0xCA, 0x40,  // MIPI control-3 2lane
	0x04, 0x54, 0x08, 0xA2, 0xF4,  // enable MIPI PHY0~3


	// 96712 trigger config
	0x04, 0x54, 0x03, 0x1D, 0xa7,  // pulldown,push-pull,id = 7
	0x04, 0x54, 0x03, 0x1E, 0x07,  // id = 7
	0x04, 0x54, 0x03, 0x1C, 0xeb,  // 1M,High prio,Jitter,output 0,GMSL2 tx
	0x04, 0x54, 0x03, 0x54, 0xe7,  // linkB,High prio,Jitter,GMSL2 tx,id = 7
	0x04, 0x54, 0x03, 0x55, 0x07,  // linkB,disable GMSL2 rx, id = 7
	0x04, 0x54, 0x03, 0x8A, 0xe7,  // linkC,High prio,Jitter,GMSL2 tx,id = 7
	0x04, 0x54, 0x03, 0x8B, 0x07,  // linkC,disable GMSL2 rx, id = 7
	0x04, 0x54, 0x03, 0xC1, 0xe7,  // linkD,High prio,Jitter,GMSL2 tx,id = 7
	0x04, 0x54, 0x03, 0xC2, 0x07,  // linkD,disable GMSL2 rx, id = 7

	// 9295 trigger config

	
	0x04, 0x82, 0x02, 0xd3, 0xe4,  // linkA-ser,1M,High prio,Jitter,output 0,GMSL2 rx
	0x04, 0x82, 0x02, 0xd4, 0x67,  // pulldown,id=7
	0x04, 0x82, 0x02, 0xd5, 0x07,  // id=7
	0x04, 0x84, 0x02, 0xd3, 0xe4,  // linkB-ser,1M,High prio,Jitter,output 0,GMSL2 rx
	0x04, 0x84, 0x02, 0xd4, 0x67,  // pulldown,id=7
	0x04, 0x84, 0x02, 0xd5, 0x07,  // id=7
	0x04, 0x86, 0x02, 0xd3, 0xe4,  // linkC-ser,1M,High prio,Jitter,output 0,GMSL2 rx
	0x04, 0x86, 0x02, 0xd4, 0x67,  // pulldown,id=7
	0x04, 0x86, 0x02, 0xd5, 0x07,  // id=7
	0x04, 0x88, 0x02, 0xd3, 0xe4,  // linkD-ser,1M,High prio,Jitter,output 0,GMSL2 rx
	0x04, 0x88, 0x02, 0xd4, 0x67,  // pulldown,id=7
	0x04, 0x88, 0x02, 0xd5, 0x07,  // id=7

};

static uint8_t cc261c_max96712_max9295_streamon[] = {
	0x04, 0x54, 0x04, 0x0B, 0x82,  // MIPI output enable
};
static uint8_t cc261c_max96712_max9295_streamoff[] = {
	0x04, 0x54, 0x04, 0x0B, 0x80,  // MIPI output enable
};
static uint8_t cc261c_max9296_max9295_streamon[] = {
	0x04, 0x90, 0x03, 0x13, 0x42,  // MIPI output enable
};
static uint8_t cc261c_max9296_max9295_streamoff[] = {
	0x04, 0x90, 0x03, 0x13, 0x00,  // MIPI output enable
};


#ifdef __cplusplus
}
#endif

#endif
