Warning (10268): Verilog HDL information at divider.v(13): always construct contains both blocking and non-blocking assignments File: C:/Users/22qbn1/FPGA/ELEC374-CPUDesign/divider.v Line: 13
