#-----------------------------------------------------------
# xsim v2015.3 (64-bit)
# SW Build 1368829 on Mon Sep 28 20:06:39 MDT 2015
# IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
# Start of session at: Thu Jul  7 11:13:21 2016
# Process ID: 16883
# Current directory: /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/sim/vhdl
# Command line: xsim -mode tcl -source {xsim.dir/duc/xsim_script.tcl}
# Log file: /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/sim/vhdl/xsim.log
# Journal file: /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/sim/vhdl/xsim.jou
#-----------------------------------------------------------
source xsim.dir/duc/xsim_script.tcl
# xsim {duc} -maxdeltaid 10000 -autoloadwcfg -tclbatch {duc.tcl}
Vivado Simulator 2015.3
Time resolution is 1 ps
source duc.tcl
## run all
Note: simulation done!
Time: 293448150 ps  Iteration: 1  Process: /apatb_duc_top/generate_sim_done_proc  File: /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/sim/vhdl/duc.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 293448150 ps  Iteration: 1  Process: /apatb_duc_top/generate_sim_done_proc  File: /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/sim/vhdl/duc.autotb.vhd
$finish called at time : 293448150 ps
## quit
INFO: [Common 17-206] Exiting xsim at Thu Jul  7 11:13:27 2016...
