// Seed: 715751367
module module_0 (
    input  wand  id_0,
    input  uwire id_1,
    output logic id_2
);
  always @(-1'd0 or -1) begin : LABEL_0
    id_2 = 1;
  end
  assign module_1.id_12 = 0;
endmodule
module module_1 (
    output wand id_0,
    input wor id_1,
    input supply1 id_2,
    input uwire id_3,
    input uwire id_4,
    input tri id_5,
    input supply0 id_6,
    output logic id_7,
    input tri0 id_8,
    output supply0 id_9,
    output tri id_10,
    input wire id_11,
    input wire id_12
);
  always id_7 <= #1 id_2 + -1;
  module_0 modCall_1 (
      id_11,
      id_5,
      id_7
  );
endmodule
