<dec f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='240' type='const MCPhysReg * llvm::MachineRegisterInfo::getCalleeSavedRegs() const'/>
<use f='llvm/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp' l='177' u='c' c='_ZN4llvm24AggressiveAntiDepBreaker10StartBlockEPNS_17MachineBasicBlockE'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='237'>/// Returns list of callee saved registers.
  /// The function returns the updated CSR list (after taking into account
  /// registers that are disabled from the CSR list).</doc>
<use f='llvm/llvm/lib/CodeGen/CriticalAntiDepBreaker.cpp' l='87' u='c' c='_ZN4llvm22CriticalAntiDepBreaker10StartBlockEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/LivePhysRegs.cpp' l='179' u='c' c='_ZL18addCalleeSavedRegsRN4llvm12LivePhysRegsERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/LiveRegUnits.cpp' l='95' u='c' c='_ZL18addCalleeSavedRegsRN4llvm12LiveRegUnitsERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/MIRPrinter.cpp' l='311' u='c' c='_ZN4llvm10MIRPrinter7convertERNS_4yaml15MachineFunctionERKNS_19MachineRegisterInfoEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineFrameInfo.cpp' l='122' u='c' c='_ZNK4llvm16MachineFrameInfo15getPristineRegsERKNS_15MachineFunctionE'/>
<def f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='630' ll='635' type='const MCPhysReg * llvm::MachineRegisterInfo::getCalleeSavedRegs() const'/>
<use f='llvm/llvm/lib/CodeGen/PrologEpilogInserter.cpp' l='387' u='c' c='_ZL27assignCalleeSavedSpillSlotsRN4llvm15MachineFunctionERKNS_9BitVectorERjS5_'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocPBQP.cpp' l='570' u='c' c='_ZL22isACalleeSavedRegisterjRKN4llvm18TargetRegisterInfoERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterClassInfo.cpp' l='58' u='c' c='_ZN4llvm17RegisterClassInfo20runOnMachineFunctionERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/TargetFrameLoweringImpl.cpp' l='78' u='c' c='_ZNK4llvm19TargetFrameLowering20determineCalleeSavesERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FrameLowering.cpp' l='365' u='c' c='_ZL32findScratchNonCalleeSaveRegisterPN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FrameLowering.cpp' l='2041' u='c' c='_ZNK4llvm20AArch64FrameLowering20determineCalleeSavesERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='30552' u='c' c='_ZNK4llvm17X86TargetLowering21EmitSjLjDispatchBlockERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/X86/X86MachineFunctionInfo.cpp' l='23' u='c' c='_ZN4llvm22X86MachineFunctionInfo21setRestoreBasePointerEPKNS_15MachineFunctionE'/>
