// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_dense_qkv_2 (
        ap_ready,
        data_112_val,
        data_113_val,
        data_114_val,
        data_115_val,
        data_116_val,
        data_117_val,
        data_118_val,
        data_119_val,
        data_120_val,
        data_121_val,
        data_122_val,
        data_123_val,
        data_124_val,
        data_125_val,
        data_126_val,
        data_127_val,
        weights_112_val,
        weights_113_val,
        weights_114_val,
        weights_115_val,
        weights_116_val,
        weights_117_val,
        weights_118_val,
        weights_119_val,
        weights_120_val,
        weights_121_val,
        weights_122_val,
        weights_123_val,
        weights_124_val,
        weights_125_val,
        weights_126_val,
        weights_127_val,
        idx,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3
);


output   ap_ready;
input  [15:0] data_112_val;
input  [15:0] data_113_val;
input  [15:0] data_114_val;
input  [15:0] data_115_val;
input  [15:0] data_116_val;
input  [15:0] data_117_val;
input  [15:0] data_118_val;
input  [15:0] data_119_val;
input  [15:0] data_120_val;
input  [15:0] data_121_val;
input  [15:0] data_122_val;
input  [15:0] data_123_val;
input  [15:0] data_124_val;
input  [15:0] data_125_val;
input  [15:0] data_126_val;
input  [15:0] data_127_val;
input  [15:0] weights_112_val;
input  [15:0] weights_113_val;
input  [15:0] weights_114_val;
input  [15:0] weights_115_val;
input  [15:0] weights_116_val;
input  [15:0] weights_117_val;
input  [15:0] weights_118_val;
input  [15:0] weights_119_val;
input  [15:0] weights_120_val;
input  [15:0] weights_121_val;
input  [15:0] weights_122_val;
input  [15:0] weights_123_val;
input  [15:0] weights_124_val;
input  [15:0] weights_125_val;
input  [15:0] weights_126_val;
input  [15:0] weights_127_val;
input  [4:0] idx;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;

wire  signed [15:0] mul_ln42_45_fu_320_p0;
wire  signed [25:0] sext_ln73_86_fu_1645_p1;
wire  signed [15:0] mul_ln42_fu_321_p0;
wire  signed [25:0] sext_ln73_fu_1261_p1;
wire  signed [15:0] mul_ln42_39_fu_322_p0;
wire  signed [25:0] sext_ln73_78_fu_1517_p1;
wire  signed [15:0] mul_ln42_34_fu_323_p0;
wire  signed [25:0] sext_ln73_70_fu_1389_p1;
wire  signed [15:0] mul_ln42_35_fu_324_p0;
wire  signed [15:0] mul_ln42_31_fu_325_p0;
wire  signed [15:0] mul_ln42_36_fu_326_p0;
wire  signed [15:0] mul_ln42_41_fu_327_p0;
wire  signed [15:0] mul_ln42_33_fu_328_p0;
wire  signed [15:0] mul_ln42_38_fu_329_p0;
wire  signed [15:0] mul_ln42_40_fu_330_p0;
wire  signed [15:0] mul_ln42_42_fu_331_p0;
wire  signed [15:0] mul_ln42_37_fu_332_p0;
wire  signed [15:0] mul_ln42_43_fu_333_p0;
wire  signed [15:0] mul_ln42_44_fu_334_p0;
wire  signed [15:0] mul_ln42_32_fu_335_p0;
wire   [15:0] a_fu_1201_p27;
wire   [15:0] a_fu_1201_p29;
wire   [25:0] mul_ln42_fu_321_p2;
wire   [25:0] mul_ln42_31_fu_325_p2;
wire   [25:0] mul_ln42_32_fu_335_p2;
wire   [25:0] mul_ln42_33_fu_328_p2;
wire   [15:0] a_7_fu_1329_p27;
wire   [15:0] a_7_fu_1329_p29;
wire   [25:0] mul_ln42_34_fu_323_p2;
wire   [25:0] mul_ln42_35_fu_324_p2;
wire   [25:0] mul_ln42_36_fu_326_p2;
wire   [25:0] mul_ln42_37_fu_332_p2;
wire   [15:0] a_8_fu_1457_p27;
wire   [15:0] a_8_fu_1457_p29;
wire   [25:0] mul_ln42_38_fu_329_p2;
wire   [25:0] mul_ln42_39_fu_322_p2;
wire   [25:0] mul_ln42_40_fu_330_p2;
wire   [25:0] mul_ln42_41_fu_327_p2;
wire   [15:0] a_9_fu_1585_p27;
wire   [15:0] a_9_fu_1585_p29;
wire   [25:0] mul_ln42_42_fu_331_p2;
wire   [25:0] mul_ln42_43_fu_333_p2;
wire   [25:0] mul_ln42_44_fu_334_p2;
wire   [25:0] mul_ln42_45_fu_320_p2;
wire   [15:0] trunc_ln42_34_fu_1402_p4;
wire   [15:0] trunc_ln_fu_1274_p4;
wire   [15:0] trunc_ln42_38_fu_1530_p4;
wire   [15:0] trunc_ln42_42_fu_1658_p4;
wire   [15:0] add_ln58_23_fu_1719_p2;
wire   [15:0] add_ln58_fu_1713_p2;
wire   [15:0] trunc_ln42_35_fu_1417_p4;
wire   [15:0] trunc_ln42_31_fu_1289_p4;
wire   [15:0] trunc_ln42_39_fu_1545_p4;
wire   [15:0] trunc_ln42_43_fu_1673_p4;
wire   [15:0] add_ln58_26_fu_1737_p2;
wire   [15:0] add_ln58_25_fu_1731_p2;
wire   [15:0] trunc_ln42_36_fu_1432_p4;
wire   [15:0] trunc_ln42_32_fu_1304_p4;
wire   [15:0] trunc_ln42_40_fu_1560_p4;
wire   [15:0] trunc_ln42_44_fu_1688_p4;
wire   [15:0] add_ln58_29_fu_1755_p2;
wire   [15:0] add_ln58_28_fu_1749_p2;
wire   [15:0] trunc_ln42_37_fu_1447_p4;
wire   [15:0] trunc_ln42_33_fu_1319_p4;
wire   [15:0] trunc_ln42_41_fu_1575_p4;
wire   [15:0] trunc_ln42_45_fu_1703_p4;
wire   [15:0] add_ln58_32_fu_1773_p2;
wire   [15:0] add_ln58_31_fu_1767_p2;
wire   [15:0] add_ln58_24_fu_1725_p2;
wire   [15:0] add_ln58_27_fu_1743_p2;
wire   [15:0] add_ln58_30_fu_1761_p2;
wire   [15:0] add_ln58_33_fu_1779_p2;
wire  signed [4:0] a_fu_1201_p1;
wire  signed [4:0] a_fu_1201_p3;
wire  signed [4:0] a_fu_1201_p5;
wire  signed [4:0] a_fu_1201_p7;
wire  signed [4:0] a_fu_1201_p9;
wire  signed [4:0] a_fu_1201_p11;
wire  signed [4:0] a_fu_1201_p13;
wire  signed [4:0] a_fu_1201_p15;
wire  signed [4:0] a_fu_1201_p17;
wire  signed [4:0] a_fu_1201_p19;
wire  signed [4:0] a_fu_1201_p21;
wire  signed [4:0] a_fu_1201_p23;
wire  signed [4:0] a_fu_1201_p25;
wire  signed [4:0] a_7_fu_1329_p1;
wire  signed [4:0] a_7_fu_1329_p3;
wire  signed [4:0] a_7_fu_1329_p5;
wire  signed [4:0] a_7_fu_1329_p7;
wire  signed [4:0] a_7_fu_1329_p9;
wire  signed [4:0] a_7_fu_1329_p11;
wire  signed [4:0] a_7_fu_1329_p13;
wire  signed [4:0] a_7_fu_1329_p15;
wire  signed [4:0] a_7_fu_1329_p17;
wire  signed [4:0] a_7_fu_1329_p19;
wire  signed [4:0] a_7_fu_1329_p21;
wire  signed [4:0] a_7_fu_1329_p23;
wire  signed [4:0] a_7_fu_1329_p25;
wire  signed [4:0] a_8_fu_1457_p1;
wire  signed [4:0] a_8_fu_1457_p3;
wire  signed [4:0] a_8_fu_1457_p5;
wire  signed [4:0] a_8_fu_1457_p7;
wire  signed [4:0] a_8_fu_1457_p9;
wire  signed [4:0] a_8_fu_1457_p11;
wire  signed [4:0] a_8_fu_1457_p13;
wire  signed [4:0] a_8_fu_1457_p15;
wire  signed [4:0] a_8_fu_1457_p17;
wire  signed [4:0] a_8_fu_1457_p19;
wire  signed [4:0] a_8_fu_1457_p21;
wire  signed [4:0] a_8_fu_1457_p23;
wire  signed [4:0] a_8_fu_1457_p25;
wire  signed [4:0] a_9_fu_1585_p1;
wire  signed [4:0] a_9_fu_1585_p3;
wire  signed [4:0] a_9_fu_1585_p5;
wire  signed [4:0] a_9_fu_1585_p7;
wire  signed [4:0] a_9_fu_1585_p9;
wire  signed [4:0] a_9_fu_1585_p11;
wire  signed [4:0] a_9_fu_1585_p13;
wire  signed [4:0] a_9_fu_1585_p15;
wire  signed [4:0] a_9_fu_1585_p17;
wire  signed [4:0] a_9_fu_1585_p19;
wire  signed [4:0] a_9_fu_1585_p21;
wire  signed [4:0] a_9_fu_1585_p23;
wire  signed [4:0] a_9_fu_1585_p25;

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4990(
    .din0(mul_ln42_45_fu_320_p0),
    .din1(weights_127_val),
    .dout(mul_ln42_45_fu_320_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4991(
    .din0(mul_ln42_fu_321_p0),
    .din1(weights_112_val),
    .dout(mul_ln42_fu_321_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4992(
    .din0(mul_ln42_39_fu_322_p0),
    .din1(weights_121_val),
    .dout(mul_ln42_39_fu_322_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4993(
    .din0(mul_ln42_34_fu_323_p0),
    .din1(weights_116_val),
    .dout(mul_ln42_34_fu_323_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4994(
    .din0(mul_ln42_35_fu_324_p0),
    .din1(weights_117_val),
    .dout(mul_ln42_35_fu_324_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4995(
    .din0(mul_ln42_31_fu_325_p0),
    .din1(weights_113_val),
    .dout(mul_ln42_31_fu_325_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4996(
    .din0(mul_ln42_36_fu_326_p0),
    .din1(weights_118_val),
    .dout(mul_ln42_36_fu_326_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4997(
    .din0(mul_ln42_41_fu_327_p0),
    .din1(weights_123_val),
    .dout(mul_ln42_41_fu_327_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4998(
    .din0(mul_ln42_33_fu_328_p0),
    .din1(weights_115_val),
    .dout(mul_ln42_33_fu_328_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4999(
    .din0(mul_ln42_38_fu_329_p0),
    .din1(weights_120_val),
    .dout(mul_ln42_38_fu_329_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5000(
    .din0(mul_ln42_40_fu_330_p0),
    .din1(weights_122_val),
    .dout(mul_ln42_40_fu_330_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5001(
    .din0(mul_ln42_42_fu_331_p0),
    .din1(weights_124_val),
    .dout(mul_ln42_42_fu_331_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5002(
    .din0(mul_ln42_37_fu_332_p0),
    .din1(weights_119_val),
    .dout(mul_ln42_37_fu_332_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5003(
    .din0(mul_ln42_43_fu_333_p0),
    .din1(weights_125_val),
    .dout(mul_ln42_43_fu_333_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5004(
    .din0(mul_ln42_44_fu_334_p0),
    .din1(weights_126_val),
    .dout(mul_ln42_44_fu_334_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5005(
    .din0(mul_ln42_32_fu_335_p0),
    .din1(weights_114_val),
    .dout(mul_ln42_32_fu_335_p2)
);

myproject_sparsemux_27_5_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h10 ),
    .din0_WIDTH( 16 ),
    .CASE1( 5'h11 ),
    .din1_WIDTH( 16 ),
    .CASE2( 5'h12 ),
    .din2_WIDTH( 16 ),
    .CASE3( 5'h13 ),
    .din3_WIDTH( 16 ),
    .CASE4( 5'h14 ),
    .din4_WIDTH( 16 ),
    .CASE5( 5'h15 ),
    .din5_WIDTH( 16 ),
    .CASE6( 5'h16 ),
    .din6_WIDTH( 16 ),
    .CASE7( 5'h17 ),
    .din7_WIDTH( 16 ),
    .CASE8( 5'h18 ),
    .din8_WIDTH( 16 ),
    .CASE9( 5'h19 ),
    .din9_WIDTH( 16 ),
    .CASE10( 5'h1A ),
    .din10_WIDTH( 16 ),
    .CASE11( 5'h1B ),
    .din11_WIDTH( 16 ),
    .CASE12( 5'h1C ),
    .din12_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 16 ))
sparsemux_27_5_16_1_1_U5006(
    .din0(data_112_val),
    .din1(data_113_val),
    .din2(data_114_val),
    .din3(data_115_val),
    .din4(data_116_val),
    .din5(data_117_val),
    .din6(data_118_val),
    .din7(data_119_val),
    .din8(data_120_val),
    .din9(data_121_val),
    .din10(data_122_val),
    .din11(data_123_val),
    .din12(data_124_val),
    .def(a_fu_1201_p27),
    .sel(idx),
    .dout(a_fu_1201_p29)
);

myproject_sparsemux_27_5_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h10 ),
    .din0_WIDTH( 16 ),
    .CASE1( 5'h11 ),
    .din1_WIDTH( 16 ),
    .CASE2( 5'h12 ),
    .din2_WIDTH( 16 ),
    .CASE3( 5'h13 ),
    .din3_WIDTH( 16 ),
    .CASE4( 5'h14 ),
    .din4_WIDTH( 16 ),
    .CASE5( 5'h15 ),
    .din5_WIDTH( 16 ),
    .CASE6( 5'h16 ),
    .din6_WIDTH( 16 ),
    .CASE7( 5'h17 ),
    .din7_WIDTH( 16 ),
    .CASE8( 5'h18 ),
    .din8_WIDTH( 16 ),
    .CASE9( 5'h19 ),
    .din9_WIDTH( 16 ),
    .CASE10( 5'h1A ),
    .din10_WIDTH( 16 ),
    .CASE11( 5'h1B ),
    .din11_WIDTH( 16 ),
    .CASE12( 5'h1C ),
    .din12_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 16 ))
sparsemux_27_5_16_1_1_U5007(
    .din0(data_113_val),
    .din1(data_114_val),
    .din2(data_115_val),
    .din3(data_116_val),
    .din4(data_117_val),
    .din5(data_118_val),
    .din6(data_119_val),
    .din7(data_120_val),
    .din8(data_121_val),
    .din9(data_122_val),
    .din10(data_123_val),
    .din11(data_124_val),
    .din12(data_125_val),
    .def(a_7_fu_1329_p27),
    .sel(idx),
    .dout(a_7_fu_1329_p29)
);

myproject_sparsemux_27_5_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h10 ),
    .din0_WIDTH( 16 ),
    .CASE1( 5'h11 ),
    .din1_WIDTH( 16 ),
    .CASE2( 5'h12 ),
    .din2_WIDTH( 16 ),
    .CASE3( 5'h13 ),
    .din3_WIDTH( 16 ),
    .CASE4( 5'h14 ),
    .din4_WIDTH( 16 ),
    .CASE5( 5'h15 ),
    .din5_WIDTH( 16 ),
    .CASE6( 5'h16 ),
    .din6_WIDTH( 16 ),
    .CASE7( 5'h17 ),
    .din7_WIDTH( 16 ),
    .CASE8( 5'h18 ),
    .din8_WIDTH( 16 ),
    .CASE9( 5'h19 ),
    .din9_WIDTH( 16 ),
    .CASE10( 5'h1A ),
    .din10_WIDTH( 16 ),
    .CASE11( 5'h1B ),
    .din11_WIDTH( 16 ),
    .CASE12( 5'h1C ),
    .din12_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 16 ))
sparsemux_27_5_16_1_1_U5008(
    .din0(data_114_val),
    .din1(data_115_val),
    .din2(data_116_val),
    .din3(data_117_val),
    .din4(data_118_val),
    .din5(data_119_val),
    .din6(data_120_val),
    .din7(data_121_val),
    .din8(data_122_val),
    .din9(data_123_val),
    .din10(data_124_val),
    .din11(data_125_val),
    .din12(data_126_val),
    .def(a_8_fu_1457_p27),
    .sel(idx),
    .dout(a_8_fu_1457_p29)
);

myproject_sparsemux_27_5_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h10 ),
    .din0_WIDTH( 16 ),
    .CASE1( 5'h11 ),
    .din1_WIDTH( 16 ),
    .CASE2( 5'h12 ),
    .din2_WIDTH( 16 ),
    .CASE3( 5'h13 ),
    .din3_WIDTH( 16 ),
    .CASE4( 5'h14 ),
    .din4_WIDTH( 16 ),
    .CASE5( 5'h15 ),
    .din5_WIDTH( 16 ),
    .CASE6( 5'h16 ),
    .din6_WIDTH( 16 ),
    .CASE7( 5'h17 ),
    .din7_WIDTH( 16 ),
    .CASE8( 5'h18 ),
    .din8_WIDTH( 16 ),
    .CASE9( 5'h19 ),
    .din9_WIDTH( 16 ),
    .CASE10( 5'h1A ),
    .din10_WIDTH( 16 ),
    .CASE11( 5'h1B ),
    .din11_WIDTH( 16 ),
    .CASE12( 5'h1C ),
    .din12_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 16 ))
sparsemux_27_5_16_1_1_U5009(
    .din0(data_115_val),
    .din1(data_116_val),
    .din2(data_117_val),
    .din3(data_118_val),
    .din4(data_119_val),
    .din5(data_120_val),
    .din6(data_121_val),
    .din7(data_122_val),
    .din8(data_123_val),
    .din9(data_124_val),
    .din10(data_125_val),
    .din11(data_126_val),
    .din12(data_127_val),
    .def(a_9_fu_1585_p27),
    .sel(idx),
    .dout(a_9_fu_1585_p29)
);

assign add_ln58_23_fu_1719_p2 = (trunc_ln42_38_fu_1530_p4 + trunc_ln42_42_fu_1658_p4);

assign add_ln58_24_fu_1725_p2 = (add_ln58_23_fu_1719_p2 + add_ln58_fu_1713_p2);

assign add_ln58_25_fu_1731_p2 = (trunc_ln42_35_fu_1417_p4 + trunc_ln42_31_fu_1289_p4);

assign add_ln58_26_fu_1737_p2 = (trunc_ln42_39_fu_1545_p4 + trunc_ln42_43_fu_1673_p4);

assign add_ln58_27_fu_1743_p2 = (add_ln58_26_fu_1737_p2 + add_ln58_25_fu_1731_p2);

assign add_ln58_28_fu_1749_p2 = (trunc_ln42_36_fu_1432_p4 + trunc_ln42_32_fu_1304_p4);

assign add_ln58_29_fu_1755_p2 = (trunc_ln42_40_fu_1560_p4 + trunc_ln42_44_fu_1688_p4);

assign add_ln58_30_fu_1761_p2 = (add_ln58_29_fu_1755_p2 + add_ln58_28_fu_1749_p2);

assign add_ln58_31_fu_1767_p2 = (trunc_ln42_37_fu_1447_p4 + trunc_ln42_33_fu_1319_p4);

assign add_ln58_32_fu_1773_p2 = (trunc_ln42_41_fu_1575_p4 + trunc_ln42_45_fu_1703_p4);

assign add_ln58_33_fu_1779_p2 = (add_ln58_32_fu_1773_p2 + add_ln58_31_fu_1767_p2);

assign add_ln58_fu_1713_p2 = (trunc_ln42_34_fu_1402_p4 + trunc_ln_fu_1274_p4);

assign ap_ready = 1'b1;

assign sext_ln73_70_fu_1389_p1 = $signed(a_7_fu_1329_p29);

assign sext_ln73_78_fu_1517_p1 = $signed(a_8_fu_1457_p29);

assign sext_ln73_86_fu_1645_p1 = $signed(a_9_fu_1585_p29);

assign sext_ln73_fu_1261_p1 = $signed(a_fu_1201_p29);

assign trunc_ln42_31_fu_1289_p4 = {{mul_ln42_31_fu_325_p2[25:10]}};

assign trunc_ln42_32_fu_1304_p4 = {{mul_ln42_32_fu_335_p2[25:10]}};

assign trunc_ln42_33_fu_1319_p4 = {{mul_ln42_33_fu_328_p2[25:10]}};

assign trunc_ln42_34_fu_1402_p4 = {{mul_ln42_34_fu_323_p2[25:10]}};

assign trunc_ln42_35_fu_1417_p4 = {{mul_ln42_35_fu_324_p2[25:10]}};

assign trunc_ln42_36_fu_1432_p4 = {{mul_ln42_36_fu_326_p2[25:10]}};

assign trunc_ln42_37_fu_1447_p4 = {{mul_ln42_37_fu_332_p2[25:10]}};

assign trunc_ln42_38_fu_1530_p4 = {{mul_ln42_38_fu_329_p2[25:10]}};

assign trunc_ln42_39_fu_1545_p4 = {{mul_ln42_39_fu_322_p2[25:10]}};

assign trunc_ln42_40_fu_1560_p4 = {{mul_ln42_40_fu_330_p2[25:10]}};

assign trunc_ln42_41_fu_1575_p4 = {{mul_ln42_41_fu_327_p2[25:10]}};

assign trunc_ln42_42_fu_1658_p4 = {{mul_ln42_42_fu_331_p2[25:10]}};

assign trunc_ln42_43_fu_1673_p4 = {{mul_ln42_43_fu_333_p2[25:10]}};

assign trunc_ln42_44_fu_1688_p4 = {{mul_ln42_44_fu_334_p2[25:10]}};

assign trunc_ln42_45_fu_1703_p4 = {{mul_ln42_45_fu_320_p2[25:10]}};

assign trunc_ln_fu_1274_p4 = {{mul_ln42_fu_321_p2[25:10]}};

assign a_7_fu_1329_p27 = 'bx;

assign a_8_fu_1457_p27 = 'bx;

assign a_9_fu_1585_p27 = 'bx;

assign a_fu_1201_p27 = 'bx;

assign ap_return_0 = add_ln58_24_fu_1725_p2;

assign ap_return_1 = add_ln58_27_fu_1743_p2;

assign ap_return_2 = add_ln58_30_fu_1761_p2;

assign ap_return_3 = add_ln58_33_fu_1779_p2;

assign mul_ln42_31_fu_325_p0 = sext_ln73_fu_1261_p1;

assign mul_ln42_32_fu_335_p0 = sext_ln73_fu_1261_p1;

assign mul_ln42_33_fu_328_p0 = sext_ln73_fu_1261_p1;

assign mul_ln42_34_fu_323_p0 = sext_ln73_70_fu_1389_p1;

assign mul_ln42_35_fu_324_p0 = sext_ln73_70_fu_1389_p1;

assign mul_ln42_36_fu_326_p0 = sext_ln73_70_fu_1389_p1;

assign mul_ln42_37_fu_332_p0 = sext_ln73_70_fu_1389_p1;

assign mul_ln42_38_fu_329_p0 = sext_ln73_78_fu_1517_p1;

assign mul_ln42_39_fu_322_p0 = sext_ln73_78_fu_1517_p1;

assign mul_ln42_40_fu_330_p0 = sext_ln73_78_fu_1517_p1;

assign mul_ln42_41_fu_327_p0 = sext_ln73_78_fu_1517_p1;

assign mul_ln42_42_fu_331_p0 = sext_ln73_86_fu_1645_p1;

assign mul_ln42_43_fu_333_p0 = sext_ln73_86_fu_1645_p1;

assign mul_ln42_44_fu_334_p0 = sext_ln73_86_fu_1645_p1;

assign mul_ln42_45_fu_320_p0 = sext_ln73_86_fu_1645_p1;

assign mul_ln42_fu_321_p0 = sext_ln73_fu_1261_p1;

endmodule //myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_dense_qkv_2
