-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 is
port (
    data_V_dout : IN STD_LOGIC_VECTOR (1499 downto 0);
    data_V_empty_n : IN STD_LOGIC;
    data_V_read : OUT STD_LOGIC;
    res_0_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_1_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_2_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_3_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_4_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_5_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_6_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_7_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_8_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_9_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_10_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_11_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_12_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_13_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_14_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_15_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_16_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_17_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_18_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_19_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_20_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_21_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_22_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_23_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_24_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_25_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_26_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_27_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_28_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_29_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_30_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_31_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_32_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_33_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_34_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_35_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_36_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_37_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_38_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_39_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_40_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_41_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_42_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_43_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_44_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_45_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_46_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_47_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_48_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_49_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_50_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_51_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_52_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_53_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_54_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_55_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_56_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_57_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_58_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_59_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_60_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_61_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_62_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_63_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_64_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_65_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_66_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_67_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_68_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_69_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_70_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_71_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_72_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_73_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_74_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_75_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_76_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_77_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_78_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_79_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_80_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_81_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_82_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_83_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_84_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_85_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_86_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_87_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_88_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_89_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_90_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_91_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_92_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_93_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_94_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_95_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_96_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_97_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_98_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_99_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_100_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_101_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_102_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_103_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_104_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_105_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_106_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_107_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_108_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_109_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_110_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_111_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_112_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_113_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_114_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_115_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_116_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_117_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_118_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_119_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_120_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_121_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_122_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_123_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_124_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_125_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_126_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_127_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_128_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_129_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_130_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_131_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_132_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_133_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_134_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_135_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_136_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_137_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_138_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_139_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_140_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_141_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_142_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_143_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_144_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_145_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_146_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_147_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_148_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_149_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_150_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_151_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_152_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_153_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_154_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_155_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_156_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_157_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_158_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_159_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_160_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_161_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_162_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_163_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_164_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_165_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_166_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_167_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_168_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_169_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_170_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_171_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_172_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_173_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_174_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_175_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_176_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_177_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_178_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_179_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_180_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_181_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_182_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_183_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_184_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_185_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_186_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_187_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_188_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_189_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_190_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_191_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_192_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_193_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_194_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_195_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_196_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_197_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_198_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_199_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    res_184_V_ap_vld : OUT STD_LOGIC;
    res_164_V_ap_vld : OUT STD_LOGIC;
    res_144_V_ap_vld : OUT STD_LOGIC;
    res_124_V_ap_vld : OUT STD_LOGIC;
    res_104_V_ap_vld : OUT STD_LOGIC;
    res_84_V_ap_vld : OUT STD_LOGIC;
    res_64_V_ap_vld : OUT STD_LOGIC;
    res_44_V_ap_vld : OUT STD_LOGIC;
    res_24_V_ap_vld : OUT STD_LOGIC;
    res_4_V_ap_vld : OUT STD_LOGIC;
    res_0_V_ap_vld : OUT STD_LOGIC;
    res_1_V_ap_vld : OUT STD_LOGIC;
    res_2_V_ap_vld : OUT STD_LOGIC;
    res_3_V_ap_vld : OUT STD_LOGIC;
    res_5_V_ap_vld : OUT STD_LOGIC;
    res_6_V_ap_vld : OUT STD_LOGIC;
    res_7_V_ap_vld : OUT STD_LOGIC;
    res_8_V_ap_vld : OUT STD_LOGIC;
    res_9_V_ap_vld : OUT STD_LOGIC;
    res_10_V_ap_vld : OUT STD_LOGIC;
    res_11_V_ap_vld : OUT STD_LOGIC;
    res_12_V_ap_vld : OUT STD_LOGIC;
    res_13_V_ap_vld : OUT STD_LOGIC;
    res_14_V_ap_vld : OUT STD_LOGIC;
    res_15_V_ap_vld : OUT STD_LOGIC;
    res_16_V_ap_vld : OUT STD_LOGIC;
    res_17_V_ap_vld : OUT STD_LOGIC;
    res_18_V_ap_vld : OUT STD_LOGIC;
    res_19_V_ap_vld : OUT STD_LOGIC;
    res_20_V_ap_vld : OUT STD_LOGIC;
    res_21_V_ap_vld : OUT STD_LOGIC;
    res_22_V_ap_vld : OUT STD_LOGIC;
    res_23_V_ap_vld : OUT STD_LOGIC;
    res_25_V_ap_vld : OUT STD_LOGIC;
    res_26_V_ap_vld : OUT STD_LOGIC;
    res_27_V_ap_vld : OUT STD_LOGIC;
    res_28_V_ap_vld : OUT STD_LOGIC;
    res_29_V_ap_vld : OUT STD_LOGIC;
    res_30_V_ap_vld : OUT STD_LOGIC;
    res_31_V_ap_vld : OUT STD_LOGIC;
    res_32_V_ap_vld : OUT STD_LOGIC;
    res_33_V_ap_vld : OUT STD_LOGIC;
    res_34_V_ap_vld : OUT STD_LOGIC;
    res_35_V_ap_vld : OUT STD_LOGIC;
    res_36_V_ap_vld : OUT STD_LOGIC;
    res_37_V_ap_vld : OUT STD_LOGIC;
    res_38_V_ap_vld : OUT STD_LOGIC;
    res_39_V_ap_vld : OUT STD_LOGIC;
    res_40_V_ap_vld : OUT STD_LOGIC;
    res_41_V_ap_vld : OUT STD_LOGIC;
    res_42_V_ap_vld : OUT STD_LOGIC;
    res_43_V_ap_vld : OUT STD_LOGIC;
    res_45_V_ap_vld : OUT STD_LOGIC;
    res_46_V_ap_vld : OUT STD_LOGIC;
    res_47_V_ap_vld : OUT STD_LOGIC;
    res_48_V_ap_vld : OUT STD_LOGIC;
    res_49_V_ap_vld : OUT STD_LOGIC;
    res_50_V_ap_vld : OUT STD_LOGIC;
    res_51_V_ap_vld : OUT STD_LOGIC;
    res_52_V_ap_vld : OUT STD_LOGIC;
    res_53_V_ap_vld : OUT STD_LOGIC;
    res_54_V_ap_vld : OUT STD_LOGIC;
    res_55_V_ap_vld : OUT STD_LOGIC;
    res_56_V_ap_vld : OUT STD_LOGIC;
    res_57_V_ap_vld : OUT STD_LOGIC;
    res_58_V_ap_vld : OUT STD_LOGIC;
    res_59_V_ap_vld : OUT STD_LOGIC;
    res_60_V_ap_vld : OUT STD_LOGIC;
    res_61_V_ap_vld : OUT STD_LOGIC;
    res_62_V_ap_vld : OUT STD_LOGIC;
    res_63_V_ap_vld : OUT STD_LOGIC;
    res_65_V_ap_vld : OUT STD_LOGIC;
    res_66_V_ap_vld : OUT STD_LOGIC;
    res_67_V_ap_vld : OUT STD_LOGIC;
    res_68_V_ap_vld : OUT STD_LOGIC;
    res_69_V_ap_vld : OUT STD_LOGIC;
    res_70_V_ap_vld : OUT STD_LOGIC;
    res_71_V_ap_vld : OUT STD_LOGIC;
    res_72_V_ap_vld : OUT STD_LOGIC;
    res_73_V_ap_vld : OUT STD_LOGIC;
    res_74_V_ap_vld : OUT STD_LOGIC;
    res_75_V_ap_vld : OUT STD_LOGIC;
    res_76_V_ap_vld : OUT STD_LOGIC;
    res_77_V_ap_vld : OUT STD_LOGIC;
    res_78_V_ap_vld : OUT STD_LOGIC;
    res_79_V_ap_vld : OUT STD_LOGIC;
    res_80_V_ap_vld : OUT STD_LOGIC;
    res_81_V_ap_vld : OUT STD_LOGIC;
    res_82_V_ap_vld : OUT STD_LOGIC;
    res_83_V_ap_vld : OUT STD_LOGIC;
    res_85_V_ap_vld : OUT STD_LOGIC;
    res_86_V_ap_vld : OUT STD_LOGIC;
    res_87_V_ap_vld : OUT STD_LOGIC;
    res_88_V_ap_vld : OUT STD_LOGIC;
    res_89_V_ap_vld : OUT STD_LOGIC;
    res_90_V_ap_vld : OUT STD_LOGIC;
    res_91_V_ap_vld : OUT STD_LOGIC;
    res_92_V_ap_vld : OUT STD_LOGIC;
    res_93_V_ap_vld : OUT STD_LOGIC;
    res_94_V_ap_vld : OUT STD_LOGIC;
    res_95_V_ap_vld : OUT STD_LOGIC;
    res_96_V_ap_vld : OUT STD_LOGIC;
    res_97_V_ap_vld : OUT STD_LOGIC;
    res_98_V_ap_vld : OUT STD_LOGIC;
    res_99_V_ap_vld : OUT STD_LOGIC;
    res_100_V_ap_vld : OUT STD_LOGIC;
    res_101_V_ap_vld : OUT STD_LOGIC;
    res_102_V_ap_vld : OUT STD_LOGIC;
    res_103_V_ap_vld : OUT STD_LOGIC;
    res_105_V_ap_vld : OUT STD_LOGIC;
    res_106_V_ap_vld : OUT STD_LOGIC;
    res_107_V_ap_vld : OUT STD_LOGIC;
    res_108_V_ap_vld : OUT STD_LOGIC;
    res_109_V_ap_vld : OUT STD_LOGIC;
    res_110_V_ap_vld : OUT STD_LOGIC;
    res_111_V_ap_vld : OUT STD_LOGIC;
    res_112_V_ap_vld : OUT STD_LOGIC;
    res_113_V_ap_vld : OUT STD_LOGIC;
    res_114_V_ap_vld : OUT STD_LOGIC;
    res_115_V_ap_vld : OUT STD_LOGIC;
    res_116_V_ap_vld : OUT STD_LOGIC;
    res_117_V_ap_vld : OUT STD_LOGIC;
    res_118_V_ap_vld : OUT STD_LOGIC;
    res_119_V_ap_vld : OUT STD_LOGIC;
    res_120_V_ap_vld : OUT STD_LOGIC;
    res_121_V_ap_vld : OUT STD_LOGIC;
    res_122_V_ap_vld : OUT STD_LOGIC;
    res_123_V_ap_vld : OUT STD_LOGIC;
    res_125_V_ap_vld : OUT STD_LOGIC;
    res_126_V_ap_vld : OUT STD_LOGIC;
    res_127_V_ap_vld : OUT STD_LOGIC;
    res_128_V_ap_vld : OUT STD_LOGIC;
    res_129_V_ap_vld : OUT STD_LOGIC;
    res_130_V_ap_vld : OUT STD_LOGIC;
    res_131_V_ap_vld : OUT STD_LOGIC;
    res_132_V_ap_vld : OUT STD_LOGIC;
    res_133_V_ap_vld : OUT STD_LOGIC;
    res_134_V_ap_vld : OUT STD_LOGIC;
    res_135_V_ap_vld : OUT STD_LOGIC;
    res_136_V_ap_vld : OUT STD_LOGIC;
    res_137_V_ap_vld : OUT STD_LOGIC;
    res_138_V_ap_vld : OUT STD_LOGIC;
    res_139_V_ap_vld : OUT STD_LOGIC;
    res_140_V_ap_vld : OUT STD_LOGIC;
    res_141_V_ap_vld : OUT STD_LOGIC;
    res_142_V_ap_vld : OUT STD_LOGIC;
    res_143_V_ap_vld : OUT STD_LOGIC;
    res_145_V_ap_vld : OUT STD_LOGIC;
    res_146_V_ap_vld : OUT STD_LOGIC;
    res_147_V_ap_vld : OUT STD_LOGIC;
    res_148_V_ap_vld : OUT STD_LOGIC;
    res_149_V_ap_vld : OUT STD_LOGIC;
    res_150_V_ap_vld : OUT STD_LOGIC;
    res_151_V_ap_vld : OUT STD_LOGIC;
    res_152_V_ap_vld : OUT STD_LOGIC;
    res_153_V_ap_vld : OUT STD_LOGIC;
    res_154_V_ap_vld : OUT STD_LOGIC;
    res_155_V_ap_vld : OUT STD_LOGIC;
    res_156_V_ap_vld : OUT STD_LOGIC;
    res_157_V_ap_vld : OUT STD_LOGIC;
    res_158_V_ap_vld : OUT STD_LOGIC;
    res_159_V_ap_vld : OUT STD_LOGIC;
    res_160_V_ap_vld : OUT STD_LOGIC;
    res_161_V_ap_vld : OUT STD_LOGIC;
    res_162_V_ap_vld : OUT STD_LOGIC;
    res_163_V_ap_vld : OUT STD_LOGIC;
    res_165_V_ap_vld : OUT STD_LOGIC;
    res_166_V_ap_vld : OUT STD_LOGIC;
    res_167_V_ap_vld : OUT STD_LOGIC;
    res_168_V_ap_vld : OUT STD_LOGIC;
    res_169_V_ap_vld : OUT STD_LOGIC;
    res_170_V_ap_vld : OUT STD_LOGIC;
    res_171_V_ap_vld : OUT STD_LOGIC;
    res_172_V_ap_vld : OUT STD_LOGIC;
    res_173_V_ap_vld : OUT STD_LOGIC;
    res_174_V_ap_vld : OUT STD_LOGIC;
    res_175_V_ap_vld : OUT STD_LOGIC;
    res_176_V_ap_vld : OUT STD_LOGIC;
    res_177_V_ap_vld : OUT STD_LOGIC;
    res_178_V_ap_vld : OUT STD_LOGIC;
    res_179_V_ap_vld : OUT STD_LOGIC;
    res_180_V_ap_vld : OUT STD_LOGIC;
    res_181_V_ap_vld : OUT STD_LOGIC;
    res_182_V_ap_vld : OUT STD_LOGIC;
    res_183_V_ap_vld : OUT STD_LOGIC;
    res_185_V_ap_vld : OUT STD_LOGIC;
    res_186_V_ap_vld : OUT STD_LOGIC;
    res_187_V_ap_vld : OUT STD_LOGIC;
    res_188_V_ap_vld : OUT STD_LOGIC;
    res_189_V_ap_vld : OUT STD_LOGIC;
    res_190_V_ap_vld : OUT STD_LOGIC;
    res_191_V_ap_vld : OUT STD_LOGIC;
    res_192_V_ap_vld : OUT STD_LOGIC;
    res_193_V_ap_vld : OUT STD_LOGIC;
    res_194_V_ap_vld : OUT STD_LOGIC;
    res_195_V_ap_vld : OUT STD_LOGIC;
    res_196_V_ap_vld : OUT STD_LOGIC;
    res_197_V_ap_vld : OUT STD_LOGIC;
    res_198_V_ap_vld : OUT STD_LOGIC;
    res_199_V_ap_vld : OUT STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 is 
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_start : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_idle : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_ready : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_0_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_0_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_1_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_2_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_3_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_3_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_4_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_4_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_5_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_5_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_6_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_6_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_7_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_7_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_8_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_8_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_9_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_9_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_10_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_10_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_11_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_11_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_12_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_12_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_13_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_13_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_14_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_14_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_0_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_0_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_1_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_2_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_3_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_3_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_4_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_4_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_5_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_5_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_6_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_6_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_7_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_7_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_8_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_8_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_9_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_9_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_10_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_10_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_11_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_11_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_12_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_12_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_13_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_13_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_14_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_14_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_0_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_0_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_1_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_2_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_3_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_3_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_4_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_4_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_5_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_5_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_6_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_6_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_7_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_7_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_8_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_8_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_9_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_9_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_10_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_10_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_11_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_11_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_12_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_12_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_13_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_13_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_14_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_14_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_0_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_0_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_1_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_2_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_3_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_3_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_4_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_4_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_5_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_5_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_6_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_6_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_7_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_7_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_8_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_8_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_9_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_9_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_10_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_10_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_11_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_11_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_12_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_12_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_13_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_13_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_14_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_14_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_0_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_0_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_1_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_2_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_3_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_3_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_4_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_4_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_5_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_5_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_6_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_6_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_7_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_7_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_8_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_8_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_9_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_9_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_10_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_10_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_11_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_11_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_12_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_12_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_13_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_13_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_14_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_14_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_0_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_0_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_1_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_2_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_3_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_3_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_4_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_4_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_5_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_5_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_6_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_6_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_7_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_7_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_8_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_8_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_9_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_9_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_10_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_10_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_11_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_11_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_12_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_12_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_13_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_13_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_14_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_14_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_0_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_0_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_1_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_2_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_3_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_3_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_4_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_4_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_5_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_5_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_6_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_6_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_7_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_7_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_8_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_8_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_9_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_9_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_10_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_10_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_11_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_11_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_12_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_12_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_13_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_13_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_14_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_14_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_0_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_0_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_1_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_2_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_3_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_3_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_4_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_4_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_5_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_5_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_6_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_6_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_7_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_7_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_8_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_8_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_9_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_9_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_10_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_10_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_11_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_11_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_12_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_12_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_13_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_13_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_14_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_14_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_0_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_0_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_1_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_2_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_3_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_3_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_4_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_4_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_5_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_5_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_6_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_6_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_7_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_7_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_8_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_8_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_9_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_9_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_10_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_10_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_11_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_11_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_12_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_12_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_13_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_13_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_14_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_14_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_0_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_0_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_1_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_2_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_3_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_3_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_4_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_4_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_5_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_5_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_6_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_6_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_7_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_7_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_8_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_8_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_9_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_9_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_10_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_10_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_11_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_11_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_12_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_12_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_13_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_13_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_14_V : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_14_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_data_V_read : STD_LOGIC;
    signal ap_channel_done_dense_data_10_14_V_i_channel : STD_LOGIC;
    signal dense_data_10_14_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_10_14_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_10_14_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_10_13_V_i_channel : STD_LOGIC;
    signal dense_data_10_13_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_10_13_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_10_13_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_10_12_V_i_channel : STD_LOGIC;
    signal dense_data_10_12_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_10_12_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_10_12_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_10_11_V_i_channel : STD_LOGIC;
    signal dense_data_10_11_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_10_11_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_10_11_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_10_10_V_i_channel : STD_LOGIC;
    signal dense_data_10_10_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_10_10_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_10_10_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_10_9_V_i_channel : STD_LOGIC;
    signal dense_data_10_9_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_10_9_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_10_9_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_10_8_V_i_channel : STD_LOGIC;
    signal dense_data_10_8_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_10_8_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_10_8_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_10_7_V_i_channel : STD_LOGIC;
    signal dense_data_10_7_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_10_7_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_10_7_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_10_6_V_i_channel : STD_LOGIC;
    signal dense_data_10_6_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_10_6_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_10_6_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_10_5_V_i_channel : STD_LOGIC;
    signal dense_data_10_5_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_10_5_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_10_5_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_10_4_V_i_channel : STD_LOGIC;
    signal dense_data_10_4_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_10_4_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_10_4_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_10_3_V_i_channel : STD_LOGIC;
    signal dense_data_10_3_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_10_3_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_10_3_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_10_2_V_i_channel : STD_LOGIC;
    signal dense_data_10_2_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_10_2_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_10_2_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_10_1_V_i_channel : STD_LOGIC;
    signal dense_data_10_1_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_10_1_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_10_1_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_10_0_V_i_channel : STD_LOGIC;
    signal dense_data_10_0_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_10_0_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_10_0_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_9_14_V_i_channel : STD_LOGIC;
    signal dense_data_9_14_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_9_14_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_9_14_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_9_13_V_i_channel : STD_LOGIC;
    signal dense_data_9_13_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_9_13_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_9_13_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_9_12_V_i_channel : STD_LOGIC;
    signal dense_data_9_12_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_9_12_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_9_12_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_9_11_V_i_channel : STD_LOGIC;
    signal dense_data_9_11_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_9_11_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_9_11_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_9_10_V_i_channel : STD_LOGIC;
    signal dense_data_9_10_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_9_10_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_9_10_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_9_9_V_i_channel : STD_LOGIC;
    signal dense_data_9_9_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_9_9_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_9_9_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_9_8_V_i_channel : STD_LOGIC;
    signal dense_data_9_8_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_9_8_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_9_8_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_9_7_V_i_channel : STD_LOGIC;
    signal dense_data_9_7_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_9_7_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_9_7_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_9_6_V_i_channel : STD_LOGIC;
    signal dense_data_9_6_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_9_6_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_9_6_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_9_5_V_i_channel : STD_LOGIC;
    signal dense_data_9_5_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_9_5_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_9_5_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_9_4_V_i_channel : STD_LOGIC;
    signal dense_data_9_4_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_9_4_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_9_4_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_9_3_V_i_channel : STD_LOGIC;
    signal dense_data_9_3_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_9_3_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_9_3_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_9_2_V_i_channel : STD_LOGIC;
    signal dense_data_9_2_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_9_2_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_9_2_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_9_1_V_i_channel : STD_LOGIC;
    signal dense_data_9_1_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_9_1_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_9_1_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_9_0_V_i_channel : STD_LOGIC;
    signal dense_data_9_0_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_9_0_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_9_0_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_8_14_V_i_channel : STD_LOGIC;
    signal dense_data_8_14_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_8_14_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_8_14_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_8_13_V_i_channel : STD_LOGIC;
    signal dense_data_8_13_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_8_13_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_8_13_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_8_12_V_i_channel : STD_LOGIC;
    signal dense_data_8_12_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_8_12_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_8_12_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_8_11_V_i_channel : STD_LOGIC;
    signal dense_data_8_11_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_8_11_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_8_11_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_8_10_V_i_channel : STD_LOGIC;
    signal dense_data_8_10_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_8_10_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_8_10_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_8_9_V_i_channel : STD_LOGIC;
    signal dense_data_8_9_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_8_9_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_8_9_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_8_8_V_i_channel : STD_LOGIC;
    signal dense_data_8_8_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_8_8_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_8_8_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_8_7_V_i_channel : STD_LOGIC;
    signal dense_data_8_7_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_8_7_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_8_7_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_8_6_V_i_channel : STD_LOGIC;
    signal dense_data_8_6_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_8_6_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_8_6_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_8_5_V_i_channel : STD_LOGIC;
    signal dense_data_8_5_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_8_5_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_8_5_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_8_4_V_i_channel : STD_LOGIC;
    signal dense_data_8_4_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_8_4_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_8_4_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_8_3_V_i_channel : STD_LOGIC;
    signal dense_data_8_3_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_8_3_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_8_3_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_8_2_V_i_channel : STD_LOGIC;
    signal dense_data_8_2_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_8_2_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_8_2_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_8_1_V_i_channel : STD_LOGIC;
    signal dense_data_8_1_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_8_1_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_8_1_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_8_0_V_i_channel : STD_LOGIC;
    signal dense_data_8_0_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_8_0_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_8_0_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_7_14_V_i_channel : STD_LOGIC;
    signal dense_data_7_14_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_7_14_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_7_14_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_7_13_V_i_channel : STD_LOGIC;
    signal dense_data_7_13_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_7_13_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_7_13_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_7_12_V_i_channel : STD_LOGIC;
    signal dense_data_7_12_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_7_12_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_7_12_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_7_11_V_i_channel : STD_LOGIC;
    signal dense_data_7_11_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_7_11_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_7_11_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_7_10_V_i_channel : STD_LOGIC;
    signal dense_data_7_10_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_7_10_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_7_10_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_7_9_V_i_channel : STD_LOGIC;
    signal dense_data_7_9_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_7_9_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_7_9_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_7_8_V_i_channel : STD_LOGIC;
    signal dense_data_7_8_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_7_8_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_7_8_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_7_7_V_i_channel : STD_LOGIC;
    signal dense_data_7_7_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_7_7_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_7_7_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_7_6_V_i_channel : STD_LOGIC;
    signal dense_data_7_6_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_7_6_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_7_6_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_7_5_V_i_channel : STD_LOGIC;
    signal dense_data_7_5_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_7_5_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_7_5_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_7_4_V_i_channel : STD_LOGIC;
    signal dense_data_7_4_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_7_4_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_7_4_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_7_3_V_i_channel : STD_LOGIC;
    signal dense_data_7_3_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_7_3_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_7_3_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_7_2_V_i_channel : STD_LOGIC;
    signal dense_data_7_2_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_7_2_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_7_2_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_7_1_V_i_channel : STD_LOGIC;
    signal dense_data_7_1_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_7_1_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_7_1_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_7_0_V_i_channel : STD_LOGIC;
    signal dense_data_7_0_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_7_0_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_7_0_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_6_14_V_i_channel : STD_LOGIC;
    signal dense_data_6_14_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_6_14_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_6_14_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_6_13_V_i_channel : STD_LOGIC;
    signal dense_data_6_13_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_6_13_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_6_13_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_6_12_V_i_channel : STD_LOGIC;
    signal dense_data_6_12_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_6_12_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_6_12_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_6_11_V_i_channel : STD_LOGIC;
    signal dense_data_6_11_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_6_11_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_6_11_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_6_10_V_i_channel : STD_LOGIC;
    signal dense_data_6_10_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_6_10_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_6_10_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_6_9_V_i_channel : STD_LOGIC;
    signal dense_data_6_9_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_6_9_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_6_9_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_6_8_V_i_channel : STD_LOGIC;
    signal dense_data_6_8_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_6_8_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_6_8_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_6_7_V_i_channel : STD_LOGIC;
    signal dense_data_6_7_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_6_7_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_6_7_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_6_6_V_i_channel : STD_LOGIC;
    signal dense_data_6_6_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_6_6_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_6_6_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_6_5_V_i_channel : STD_LOGIC;
    signal dense_data_6_5_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_6_5_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_6_5_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_6_4_V_i_channel : STD_LOGIC;
    signal dense_data_6_4_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_6_4_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_6_4_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_6_3_V_i_channel : STD_LOGIC;
    signal dense_data_6_3_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_6_3_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_6_3_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_6_2_V_i_channel : STD_LOGIC;
    signal dense_data_6_2_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_6_2_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_6_2_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_6_1_V_i_channel : STD_LOGIC;
    signal dense_data_6_1_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_6_1_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_6_1_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_6_0_V_i_channel : STD_LOGIC;
    signal dense_data_6_0_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_6_0_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_6_0_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_5_14_V_i_channel : STD_LOGIC;
    signal dense_data_5_14_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_5_14_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_5_14_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_5_13_V_i_channel : STD_LOGIC;
    signal dense_data_5_13_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_5_13_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_5_13_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_5_12_V_i_channel : STD_LOGIC;
    signal dense_data_5_12_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_5_12_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_5_12_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_5_11_V_i_channel : STD_LOGIC;
    signal dense_data_5_11_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_5_11_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_5_11_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_5_10_V_i_channel : STD_LOGIC;
    signal dense_data_5_10_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_5_10_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_5_10_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_5_9_V_i_channel : STD_LOGIC;
    signal dense_data_5_9_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_5_9_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_5_9_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_5_8_V_i_channel : STD_LOGIC;
    signal dense_data_5_8_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_5_8_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_5_8_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_5_7_V_i_channel : STD_LOGIC;
    signal dense_data_5_7_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_5_7_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_5_7_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_5_6_V_i_channel : STD_LOGIC;
    signal dense_data_5_6_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_5_6_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_5_6_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_5_5_V_i_channel : STD_LOGIC;
    signal dense_data_5_5_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_5_5_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_5_5_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_5_4_V_i_channel : STD_LOGIC;
    signal dense_data_5_4_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_5_4_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_5_4_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_5_3_V_i_channel : STD_LOGIC;
    signal dense_data_5_3_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_5_3_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_5_3_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_5_2_V_i_channel : STD_LOGIC;
    signal dense_data_5_2_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_5_2_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_5_2_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_5_1_V_i_channel : STD_LOGIC;
    signal dense_data_5_1_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_5_1_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_5_1_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_5_0_V_i_channel : STD_LOGIC;
    signal dense_data_5_0_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_5_0_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_5_0_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_4_14_V_i_channel : STD_LOGIC;
    signal dense_data_4_14_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_4_14_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_4_14_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_4_13_V_i_channel : STD_LOGIC;
    signal dense_data_4_13_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_4_13_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_4_13_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_4_12_V_i_channel : STD_LOGIC;
    signal dense_data_4_12_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_4_12_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_4_12_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_4_11_V_i_channel : STD_LOGIC;
    signal dense_data_4_11_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_4_11_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_4_11_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_4_10_V_i_channel : STD_LOGIC;
    signal dense_data_4_10_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_4_10_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_4_10_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_4_9_V_i_channel : STD_LOGIC;
    signal dense_data_4_9_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_4_9_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_4_9_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_4_8_V_i_channel : STD_LOGIC;
    signal dense_data_4_8_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_4_8_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_4_8_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_4_7_V_i_channel : STD_LOGIC;
    signal dense_data_4_7_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_4_7_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_4_7_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_4_6_V_i_channel : STD_LOGIC;
    signal dense_data_4_6_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_4_6_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_4_6_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_4_5_V_i_channel : STD_LOGIC;
    signal dense_data_4_5_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_4_5_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_4_5_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_4_4_V_i_channel : STD_LOGIC;
    signal dense_data_4_4_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_4_4_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_4_4_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_4_3_V_i_channel : STD_LOGIC;
    signal dense_data_4_3_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_4_3_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_4_3_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_4_2_V_i_channel : STD_LOGIC;
    signal dense_data_4_2_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_4_2_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_4_2_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_4_1_V_i_channel : STD_LOGIC;
    signal dense_data_4_1_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_4_1_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_4_1_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_4_0_V_i_channel : STD_LOGIC;
    signal dense_data_4_0_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_4_0_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_4_0_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_3_14_V_i_channel : STD_LOGIC;
    signal dense_data_3_14_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_3_14_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_3_14_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_3_13_V_i_channel : STD_LOGIC;
    signal dense_data_3_13_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_3_13_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_3_13_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_3_12_V_i_channel : STD_LOGIC;
    signal dense_data_3_12_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_3_12_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_3_12_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_3_11_V_i_channel : STD_LOGIC;
    signal dense_data_3_11_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_3_11_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_3_11_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_3_10_V_i_channel : STD_LOGIC;
    signal dense_data_3_10_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_3_10_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_3_10_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_3_9_V_i_channel : STD_LOGIC;
    signal dense_data_3_9_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_3_9_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_3_9_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_3_8_V_i_channel : STD_LOGIC;
    signal dense_data_3_8_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_3_8_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_3_8_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_3_7_V_i_channel : STD_LOGIC;
    signal dense_data_3_7_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_3_7_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_3_7_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_3_6_V_i_channel : STD_LOGIC;
    signal dense_data_3_6_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_3_6_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_3_6_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_3_5_V_i_channel : STD_LOGIC;
    signal dense_data_3_5_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_3_5_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_3_5_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_3_4_V_i_channel : STD_LOGIC;
    signal dense_data_3_4_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_3_4_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_3_4_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_3_3_V_i_channel : STD_LOGIC;
    signal dense_data_3_3_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_3_3_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_3_3_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_3_2_V_i_channel : STD_LOGIC;
    signal dense_data_3_2_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_3_2_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_3_2_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_3_1_V_i_channel : STD_LOGIC;
    signal dense_data_3_1_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_3_1_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_3_1_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_3_0_V_i_channel : STD_LOGIC;
    signal dense_data_3_0_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_3_0_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_3_0_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_2_14_V_i_channel : STD_LOGIC;
    signal dense_data_2_14_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_2_14_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_2_14_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_2_13_V_i_channel : STD_LOGIC;
    signal dense_data_2_13_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_2_13_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_2_13_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_2_12_V_i_channel : STD_LOGIC;
    signal dense_data_2_12_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_2_12_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_2_12_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_2_11_V_i_channel : STD_LOGIC;
    signal dense_data_2_11_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_2_11_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_2_11_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_2_10_V_i_channel : STD_LOGIC;
    signal dense_data_2_10_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_2_10_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_2_10_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_2_9_V_i_channel : STD_LOGIC;
    signal dense_data_2_9_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_2_9_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_2_9_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_2_8_V_i_channel : STD_LOGIC;
    signal dense_data_2_8_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_2_8_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_2_8_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_2_7_V_i_channel : STD_LOGIC;
    signal dense_data_2_7_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_2_7_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_2_7_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_2_6_V_i_channel : STD_LOGIC;
    signal dense_data_2_6_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_2_6_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_2_6_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_2_5_V_i_channel : STD_LOGIC;
    signal dense_data_2_5_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_2_5_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_2_5_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_2_4_V_i_channel : STD_LOGIC;
    signal dense_data_2_4_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_2_4_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_2_4_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_2_3_V_i_channel : STD_LOGIC;
    signal dense_data_2_3_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_2_3_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_2_3_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_2_2_V_i_channel : STD_LOGIC;
    signal dense_data_2_2_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_2_2_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_2_2_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_2_1_V_i_channel : STD_LOGIC;
    signal dense_data_2_1_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_2_1_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_2_1_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_2_0_V_i_channel : STD_LOGIC;
    signal dense_data_2_0_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_2_0_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_2_0_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_1_14_V_i_channel : STD_LOGIC;
    signal dense_data_1_14_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_1_14_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_1_14_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_1_13_V_i_channel : STD_LOGIC;
    signal dense_data_1_13_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_1_13_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_1_13_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_1_12_V_i_channel : STD_LOGIC;
    signal dense_data_1_12_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_1_12_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_1_12_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_1_11_V_i_channel : STD_LOGIC;
    signal dense_data_1_11_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_1_11_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_1_11_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_1_10_V_i_channel : STD_LOGIC;
    signal dense_data_1_10_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_1_10_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_1_10_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_1_9_V_i_channel : STD_LOGIC;
    signal dense_data_1_9_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_1_9_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_1_9_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_1_8_V_i_channel : STD_LOGIC;
    signal dense_data_1_8_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_1_8_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_1_8_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_1_7_V_i_channel : STD_LOGIC;
    signal dense_data_1_7_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_1_7_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_1_7_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_1_6_V_i_channel : STD_LOGIC;
    signal dense_data_1_6_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_1_6_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_1_6_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_1_5_V_i_channel : STD_LOGIC;
    signal dense_data_1_5_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_1_5_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_1_5_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_1_4_V_i_channel : STD_LOGIC;
    signal dense_data_1_4_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_1_4_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_1_4_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_1_3_V_i_channel : STD_LOGIC;
    signal dense_data_1_3_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_1_3_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_1_3_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_1_2_V_i_channel : STD_LOGIC;
    signal dense_data_1_2_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_1_2_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_1_2_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_1_1_V_i_channel : STD_LOGIC;
    signal dense_data_1_1_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_1_1_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_1_1_V_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_data_1_0_V_i_channel : STD_LOGIC;
    signal dense_data_1_0_V_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_data_1_0_V_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_data_1_0_V_i_channel : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_start : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_continue : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_idle : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_ready : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_10 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_11 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_12 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_13 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_14 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_15 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_16 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_17 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_18 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_19 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_channel_done_dense_res_1_19_i_channel : STD_LOGIC;
    signal dense_res_1_19_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_1_19_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_1_19_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_1_18_i_channel : STD_LOGIC;
    signal dense_res_1_18_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_1_18_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_1_18_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_1_17_i_channel : STD_LOGIC;
    signal dense_res_1_17_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_1_17_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_1_17_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_1_16_i_channel : STD_LOGIC;
    signal dense_res_1_16_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_1_16_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_1_16_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_1_15_i_channel : STD_LOGIC;
    signal dense_res_1_15_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_1_15_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_1_15_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_1_14_i_channel : STD_LOGIC;
    signal dense_res_1_14_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_1_14_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_1_14_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_1_13_i_channel : STD_LOGIC;
    signal dense_res_1_13_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_1_13_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_1_13_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_1_12_i_channel : STD_LOGIC;
    signal dense_res_1_12_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_1_12_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_1_12_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_1_11_i_channel : STD_LOGIC;
    signal dense_res_1_11_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_1_11_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_1_11_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_1_10_i_channel : STD_LOGIC;
    signal dense_res_1_10_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_1_10_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_1_10_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_1_9_i_channel : STD_LOGIC;
    signal dense_res_1_9_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_1_9_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_1_9_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_1_8_i_channel : STD_LOGIC;
    signal dense_res_1_8_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_1_8_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_1_8_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_1_7_i_channel : STD_LOGIC;
    signal dense_res_1_7_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_1_7_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_1_7_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_1_6_i_channel : STD_LOGIC;
    signal dense_res_1_6_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_1_6_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_1_6_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_1_5_i_channel : STD_LOGIC;
    signal dense_res_1_5_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_1_5_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_1_5_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_1_4_i_channel : STD_LOGIC;
    signal dense_res_1_4_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_1_4_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_1_4_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_1_3_i_channel : STD_LOGIC;
    signal dense_res_1_3_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_1_3_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_1_3_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_1_2_i_channel : STD_LOGIC;
    signal dense_res_1_2_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_1_2_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_1_2_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_1_1_i_channel : STD_LOGIC;
    signal dense_res_1_1_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_1_1_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_1_1_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_1_0_i_channel : STD_LOGIC;
    signal dense_res_1_0_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_1_0_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_1_0_i_channel : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_start : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_continue : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_idle : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_ready : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_10 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_11 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_12 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_13 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_14 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_15 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_16 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_17 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_18 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_19 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_channel_done_dense_res_2_19_i_channel : STD_LOGIC;
    signal dense_res_2_19_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_2_19_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_2_19_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_2_18_i_channel : STD_LOGIC;
    signal dense_res_2_18_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_2_18_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_2_18_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_2_17_i_channel : STD_LOGIC;
    signal dense_res_2_17_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_2_17_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_2_17_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_2_16_i_channel : STD_LOGIC;
    signal dense_res_2_16_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_2_16_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_2_16_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_2_15_i_channel : STD_LOGIC;
    signal dense_res_2_15_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_2_15_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_2_15_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_2_14_i_channel : STD_LOGIC;
    signal dense_res_2_14_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_2_14_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_2_14_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_2_13_i_channel : STD_LOGIC;
    signal dense_res_2_13_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_2_13_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_2_13_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_2_12_i_channel : STD_LOGIC;
    signal dense_res_2_12_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_2_12_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_2_12_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_2_11_i_channel : STD_LOGIC;
    signal dense_res_2_11_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_2_11_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_2_11_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_2_10_i_channel : STD_LOGIC;
    signal dense_res_2_10_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_2_10_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_2_10_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_2_9_i_channel : STD_LOGIC;
    signal dense_res_2_9_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_2_9_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_2_9_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_2_8_i_channel : STD_LOGIC;
    signal dense_res_2_8_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_2_8_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_2_8_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_2_7_i_channel : STD_LOGIC;
    signal dense_res_2_7_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_2_7_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_2_7_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_2_6_i_channel : STD_LOGIC;
    signal dense_res_2_6_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_2_6_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_2_6_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_2_5_i_channel : STD_LOGIC;
    signal dense_res_2_5_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_2_5_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_2_5_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_2_4_i_channel : STD_LOGIC;
    signal dense_res_2_4_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_2_4_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_2_4_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_2_3_i_channel : STD_LOGIC;
    signal dense_res_2_3_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_2_3_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_2_3_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_2_2_i_channel : STD_LOGIC;
    signal dense_res_2_2_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_2_2_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_2_2_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_2_1_i_channel : STD_LOGIC;
    signal dense_res_2_1_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_2_1_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_2_1_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_2_0_i_channel : STD_LOGIC;
    signal dense_res_2_0_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_2_0_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_2_0_i_channel : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_start : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_continue : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_idle : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_ready : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_10 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_11 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_12 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_13 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_14 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_15 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_16 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_17 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_18 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_19 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_channel_done_dense_res_3_19_i_channel : STD_LOGIC;
    signal dense_res_3_19_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_3_19_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_3_19_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_3_18_i_channel : STD_LOGIC;
    signal dense_res_3_18_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_3_18_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_3_18_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_3_17_i_channel : STD_LOGIC;
    signal dense_res_3_17_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_3_17_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_3_17_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_3_16_i_channel : STD_LOGIC;
    signal dense_res_3_16_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_3_16_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_3_16_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_3_15_i_channel : STD_LOGIC;
    signal dense_res_3_15_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_3_15_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_3_15_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_3_14_i_channel : STD_LOGIC;
    signal dense_res_3_14_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_3_14_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_3_14_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_3_13_i_channel : STD_LOGIC;
    signal dense_res_3_13_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_3_13_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_3_13_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_3_12_i_channel : STD_LOGIC;
    signal dense_res_3_12_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_3_12_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_3_12_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_3_11_i_channel : STD_LOGIC;
    signal dense_res_3_11_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_3_11_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_3_11_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_3_10_i_channel : STD_LOGIC;
    signal dense_res_3_10_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_3_10_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_3_10_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_3_9_i_channel : STD_LOGIC;
    signal dense_res_3_9_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_3_9_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_3_9_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_3_8_i_channel : STD_LOGIC;
    signal dense_res_3_8_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_3_8_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_3_8_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_3_7_i_channel : STD_LOGIC;
    signal dense_res_3_7_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_3_7_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_3_7_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_3_6_i_channel : STD_LOGIC;
    signal dense_res_3_6_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_3_6_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_3_6_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_3_5_i_channel : STD_LOGIC;
    signal dense_res_3_5_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_3_5_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_3_5_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_3_4_i_channel : STD_LOGIC;
    signal dense_res_3_4_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_3_4_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_3_4_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_3_3_i_channel : STD_LOGIC;
    signal dense_res_3_3_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_3_3_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_3_3_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_3_2_i_channel : STD_LOGIC;
    signal dense_res_3_2_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_3_2_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_3_2_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_3_1_i_channel : STD_LOGIC;
    signal dense_res_3_1_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_3_1_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_3_1_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_3_0_i_channel : STD_LOGIC;
    signal dense_res_3_0_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_3_0_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_3_0_i_channel : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_start : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_continue : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_idle : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_ready : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_10 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_11 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_12 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_13 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_14 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_15 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_16 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_17 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_18 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_19 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_channel_done_dense_res_4_19_i_channel : STD_LOGIC;
    signal dense_res_4_19_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_4_19_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_4_19_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_4_18_i_channel : STD_LOGIC;
    signal dense_res_4_18_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_4_18_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_4_18_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_4_17_i_channel : STD_LOGIC;
    signal dense_res_4_17_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_4_17_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_4_17_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_4_16_i_channel : STD_LOGIC;
    signal dense_res_4_16_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_4_16_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_4_16_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_4_15_i_channel : STD_LOGIC;
    signal dense_res_4_15_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_4_15_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_4_15_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_4_14_i_channel : STD_LOGIC;
    signal dense_res_4_14_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_4_14_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_4_14_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_4_13_i_channel : STD_LOGIC;
    signal dense_res_4_13_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_4_13_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_4_13_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_4_12_i_channel : STD_LOGIC;
    signal dense_res_4_12_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_4_12_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_4_12_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_4_11_i_channel : STD_LOGIC;
    signal dense_res_4_11_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_4_11_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_4_11_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_4_10_i_channel : STD_LOGIC;
    signal dense_res_4_10_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_4_10_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_4_10_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_4_9_i_channel : STD_LOGIC;
    signal dense_res_4_9_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_4_9_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_4_9_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_4_8_i_channel : STD_LOGIC;
    signal dense_res_4_8_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_4_8_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_4_8_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_4_7_i_channel : STD_LOGIC;
    signal dense_res_4_7_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_4_7_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_4_7_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_4_6_i_channel : STD_LOGIC;
    signal dense_res_4_6_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_4_6_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_4_6_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_4_5_i_channel : STD_LOGIC;
    signal dense_res_4_5_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_4_5_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_4_5_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_4_4_i_channel : STD_LOGIC;
    signal dense_res_4_4_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_4_4_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_4_4_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_4_3_i_channel : STD_LOGIC;
    signal dense_res_4_3_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_4_3_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_4_3_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_4_2_i_channel : STD_LOGIC;
    signal dense_res_4_2_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_4_2_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_4_2_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_4_1_i_channel : STD_LOGIC;
    signal dense_res_4_1_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_4_1_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_4_1_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_4_0_i_channel : STD_LOGIC;
    signal dense_res_4_0_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_4_0_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_4_0_i_channel : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_start : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_continue : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_idle : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_ready : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_10 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_11 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_12 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_13 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_14 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_15 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_16 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_17 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_18 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_19 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_channel_done_dense_res_5_19_i_channel : STD_LOGIC;
    signal dense_res_5_19_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_5_19_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_5_19_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_5_18_i_channel : STD_LOGIC;
    signal dense_res_5_18_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_5_18_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_5_18_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_5_17_i_channel : STD_LOGIC;
    signal dense_res_5_17_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_5_17_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_5_17_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_5_16_i_channel : STD_LOGIC;
    signal dense_res_5_16_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_5_16_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_5_16_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_5_15_i_channel : STD_LOGIC;
    signal dense_res_5_15_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_5_15_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_5_15_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_5_14_i_channel : STD_LOGIC;
    signal dense_res_5_14_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_5_14_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_5_14_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_5_13_i_channel : STD_LOGIC;
    signal dense_res_5_13_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_5_13_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_5_13_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_5_12_i_channel : STD_LOGIC;
    signal dense_res_5_12_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_5_12_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_5_12_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_5_11_i_channel : STD_LOGIC;
    signal dense_res_5_11_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_5_11_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_5_11_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_5_10_i_channel : STD_LOGIC;
    signal dense_res_5_10_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_5_10_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_5_10_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_5_9_i_channel : STD_LOGIC;
    signal dense_res_5_9_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_5_9_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_5_9_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_5_8_i_channel : STD_LOGIC;
    signal dense_res_5_8_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_5_8_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_5_8_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_5_7_i_channel : STD_LOGIC;
    signal dense_res_5_7_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_5_7_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_5_7_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_5_6_i_channel : STD_LOGIC;
    signal dense_res_5_6_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_5_6_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_5_6_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_5_5_i_channel : STD_LOGIC;
    signal dense_res_5_5_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_5_5_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_5_5_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_5_4_i_channel : STD_LOGIC;
    signal dense_res_5_4_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_5_4_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_5_4_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_5_3_i_channel : STD_LOGIC;
    signal dense_res_5_3_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_5_3_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_5_3_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_5_2_i_channel : STD_LOGIC;
    signal dense_res_5_2_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_5_2_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_5_2_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_5_1_i_channel : STD_LOGIC;
    signal dense_res_5_1_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_5_1_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_5_1_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_5_0_i_channel : STD_LOGIC;
    signal dense_res_5_0_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_5_0_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_5_0_i_channel : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_start : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_continue : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_idle : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_ready : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_10 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_11 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_12 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_13 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_14 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_15 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_16 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_17 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_18 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_19 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_channel_done_dense_res_6_19_i_channel : STD_LOGIC;
    signal dense_res_6_19_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_6_19_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_6_19_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_6_18_i_channel : STD_LOGIC;
    signal dense_res_6_18_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_6_18_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_6_18_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_6_17_i_channel : STD_LOGIC;
    signal dense_res_6_17_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_6_17_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_6_17_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_6_16_i_channel : STD_LOGIC;
    signal dense_res_6_16_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_6_16_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_6_16_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_6_15_i_channel : STD_LOGIC;
    signal dense_res_6_15_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_6_15_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_6_15_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_6_14_i_channel : STD_LOGIC;
    signal dense_res_6_14_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_6_14_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_6_14_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_6_13_i_channel : STD_LOGIC;
    signal dense_res_6_13_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_6_13_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_6_13_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_6_12_i_channel : STD_LOGIC;
    signal dense_res_6_12_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_6_12_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_6_12_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_6_11_i_channel : STD_LOGIC;
    signal dense_res_6_11_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_6_11_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_6_11_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_6_10_i_channel : STD_LOGIC;
    signal dense_res_6_10_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_6_10_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_6_10_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_6_9_i_channel : STD_LOGIC;
    signal dense_res_6_9_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_6_9_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_6_9_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_6_8_i_channel : STD_LOGIC;
    signal dense_res_6_8_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_6_8_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_6_8_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_6_7_i_channel : STD_LOGIC;
    signal dense_res_6_7_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_6_7_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_6_7_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_6_6_i_channel : STD_LOGIC;
    signal dense_res_6_6_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_6_6_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_6_6_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_6_5_i_channel : STD_LOGIC;
    signal dense_res_6_5_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_6_5_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_6_5_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_6_4_i_channel : STD_LOGIC;
    signal dense_res_6_4_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_6_4_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_6_4_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_6_3_i_channel : STD_LOGIC;
    signal dense_res_6_3_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_6_3_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_6_3_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_6_2_i_channel : STD_LOGIC;
    signal dense_res_6_2_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_6_2_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_6_2_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_6_1_i_channel : STD_LOGIC;
    signal dense_res_6_1_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_6_1_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_6_1_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_6_0_i_channel : STD_LOGIC;
    signal dense_res_6_0_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_6_0_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_6_0_i_channel : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_start : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_continue : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_idle : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_ready : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_10 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_11 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_12 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_13 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_14 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_15 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_16 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_17 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_18 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_19 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_channel_done_dense_res_7_19_i_channel : STD_LOGIC;
    signal dense_res_7_19_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_7_19_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_7_19_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_7_18_i_channel : STD_LOGIC;
    signal dense_res_7_18_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_7_18_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_7_18_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_7_17_i_channel : STD_LOGIC;
    signal dense_res_7_17_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_7_17_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_7_17_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_7_16_i_channel : STD_LOGIC;
    signal dense_res_7_16_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_7_16_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_7_16_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_7_15_i_channel : STD_LOGIC;
    signal dense_res_7_15_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_7_15_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_7_15_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_7_14_i_channel : STD_LOGIC;
    signal dense_res_7_14_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_7_14_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_7_14_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_7_13_i_channel : STD_LOGIC;
    signal dense_res_7_13_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_7_13_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_7_13_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_7_12_i_channel : STD_LOGIC;
    signal dense_res_7_12_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_7_12_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_7_12_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_7_11_i_channel : STD_LOGIC;
    signal dense_res_7_11_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_7_11_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_7_11_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_7_10_i_channel : STD_LOGIC;
    signal dense_res_7_10_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_7_10_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_7_10_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_7_9_i_channel : STD_LOGIC;
    signal dense_res_7_9_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_7_9_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_7_9_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_7_8_i_channel : STD_LOGIC;
    signal dense_res_7_8_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_7_8_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_7_8_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_7_7_i_channel : STD_LOGIC;
    signal dense_res_7_7_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_7_7_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_7_7_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_7_6_i_channel : STD_LOGIC;
    signal dense_res_7_6_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_7_6_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_7_6_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_7_5_i_channel : STD_LOGIC;
    signal dense_res_7_5_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_7_5_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_7_5_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_7_4_i_channel : STD_LOGIC;
    signal dense_res_7_4_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_7_4_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_7_4_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_7_3_i_channel : STD_LOGIC;
    signal dense_res_7_3_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_7_3_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_7_3_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_7_2_i_channel : STD_LOGIC;
    signal dense_res_7_2_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_7_2_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_7_2_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_7_1_i_channel : STD_LOGIC;
    signal dense_res_7_1_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_7_1_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_7_1_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_7_0_i_channel : STD_LOGIC;
    signal dense_res_7_0_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_7_0_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_7_0_i_channel : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_start : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_continue : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_idle : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_ready : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_10 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_11 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_12 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_13 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_14 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_15 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_16 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_17 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_18 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_19 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_channel_done_dense_res_8_19_i_channel : STD_LOGIC;
    signal dense_res_8_19_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_8_19_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_8_19_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_8_18_i_channel : STD_LOGIC;
    signal dense_res_8_18_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_8_18_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_8_18_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_8_17_i_channel : STD_LOGIC;
    signal dense_res_8_17_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_8_17_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_8_17_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_8_16_i_channel : STD_LOGIC;
    signal dense_res_8_16_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_8_16_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_8_16_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_8_15_i_channel : STD_LOGIC;
    signal dense_res_8_15_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_8_15_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_8_15_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_8_14_i_channel : STD_LOGIC;
    signal dense_res_8_14_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_8_14_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_8_14_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_8_13_i_channel : STD_LOGIC;
    signal dense_res_8_13_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_8_13_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_8_13_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_8_12_i_channel : STD_LOGIC;
    signal dense_res_8_12_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_8_12_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_8_12_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_8_11_i_channel : STD_LOGIC;
    signal dense_res_8_11_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_8_11_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_8_11_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_8_10_i_channel : STD_LOGIC;
    signal dense_res_8_10_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_8_10_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_8_10_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_8_9_i_channel : STD_LOGIC;
    signal dense_res_8_9_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_8_9_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_8_9_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_8_8_i_channel : STD_LOGIC;
    signal dense_res_8_8_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_8_8_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_8_8_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_8_7_i_channel : STD_LOGIC;
    signal dense_res_8_7_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_8_7_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_8_7_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_8_6_i_channel : STD_LOGIC;
    signal dense_res_8_6_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_8_6_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_8_6_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_8_5_i_channel : STD_LOGIC;
    signal dense_res_8_5_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_8_5_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_8_5_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_8_4_i_channel : STD_LOGIC;
    signal dense_res_8_4_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_8_4_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_8_4_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_8_3_i_channel : STD_LOGIC;
    signal dense_res_8_3_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_8_3_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_8_3_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_8_2_i_channel : STD_LOGIC;
    signal dense_res_8_2_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_8_2_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_8_2_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_8_1_i_channel : STD_LOGIC;
    signal dense_res_8_1_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_8_1_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_8_1_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_8_0_i_channel : STD_LOGIC;
    signal dense_res_8_0_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_8_0_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_8_0_i_channel : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_start : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_continue : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_idle : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_ready : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_10 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_11 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_12 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_13 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_14 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_15 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_16 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_17 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_18 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_19 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_channel_done_dense_res_9_19_i_channel : STD_LOGIC;
    signal dense_res_9_19_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_9_19_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_9_19_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_9_18_i_channel : STD_LOGIC;
    signal dense_res_9_18_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_9_18_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_9_18_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_9_17_i_channel : STD_LOGIC;
    signal dense_res_9_17_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_9_17_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_9_17_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_9_16_i_channel : STD_LOGIC;
    signal dense_res_9_16_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_9_16_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_9_16_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_9_15_i_channel : STD_LOGIC;
    signal dense_res_9_15_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_9_15_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_9_15_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_9_14_i_channel : STD_LOGIC;
    signal dense_res_9_14_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_9_14_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_9_14_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_9_13_i_channel : STD_LOGIC;
    signal dense_res_9_13_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_9_13_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_9_13_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_9_12_i_channel : STD_LOGIC;
    signal dense_res_9_12_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_9_12_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_9_12_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_9_11_i_channel : STD_LOGIC;
    signal dense_res_9_11_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_9_11_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_9_11_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_9_10_i_channel : STD_LOGIC;
    signal dense_res_9_10_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_9_10_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_9_10_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_9_9_i_channel : STD_LOGIC;
    signal dense_res_9_9_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_9_9_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_9_9_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_9_8_i_channel : STD_LOGIC;
    signal dense_res_9_8_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_9_8_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_9_8_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_9_7_i_channel : STD_LOGIC;
    signal dense_res_9_7_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_9_7_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_9_7_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_9_6_i_channel : STD_LOGIC;
    signal dense_res_9_6_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_9_6_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_9_6_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_9_5_i_channel : STD_LOGIC;
    signal dense_res_9_5_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_9_5_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_9_5_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_9_4_i_channel : STD_LOGIC;
    signal dense_res_9_4_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_9_4_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_9_4_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_9_3_i_channel : STD_LOGIC;
    signal dense_res_9_3_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_9_3_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_9_3_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_9_2_i_channel : STD_LOGIC;
    signal dense_res_9_2_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_9_2_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_9_2_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_9_1_i_channel : STD_LOGIC;
    signal dense_res_9_1_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_9_1_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_9_1_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_9_0_i_channel : STD_LOGIC;
    signal dense_res_9_0_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_9_0_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_9_0_i_channel : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_start : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_continue : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_idle : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_ready : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_10 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_11 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_12 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_13 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_14 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_15 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_16 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_17 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_18 : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_19 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_channel_done_dense_res_10_19_i_channel : STD_LOGIC;
    signal dense_res_10_19_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_10_19_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_10_19_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_10_18_i_channel : STD_LOGIC;
    signal dense_res_10_18_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_10_18_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_10_18_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_10_17_i_channel : STD_LOGIC;
    signal dense_res_10_17_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_10_17_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_10_17_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_10_16_i_channel : STD_LOGIC;
    signal dense_res_10_16_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_10_16_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_10_16_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_10_15_i_channel : STD_LOGIC;
    signal dense_res_10_15_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_10_15_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_10_15_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_10_14_i_channel : STD_LOGIC;
    signal dense_res_10_14_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_10_14_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_10_14_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_10_13_i_channel : STD_LOGIC;
    signal dense_res_10_13_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_10_13_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_10_13_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_10_12_i_channel : STD_LOGIC;
    signal dense_res_10_12_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_10_12_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_10_12_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_10_11_i_channel : STD_LOGIC;
    signal dense_res_10_11_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_10_11_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_10_11_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_10_10_i_channel : STD_LOGIC;
    signal dense_res_10_10_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_10_10_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_10_10_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_10_9_i_channel : STD_LOGIC;
    signal dense_res_10_9_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_10_9_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_10_9_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_10_8_i_channel : STD_LOGIC;
    signal dense_res_10_8_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_10_8_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_10_8_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_10_7_i_channel : STD_LOGIC;
    signal dense_res_10_7_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_10_7_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_10_7_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_10_6_i_channel : STD_LOGIC;
    signal dense_res_10_6_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_10_6_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_10_6_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_10_5_i_channel : STD_LOGIC;
    signal dense_res_10_5_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_10_5_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_10_5_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_10_4_i_channel : STD_LOGIC;
    signal dense_res_10_4_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_10_4_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_10_4_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_10_3_i_channel : STD_LOGIC;
    signal dense_res_10_3_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_10_3_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_10_3_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_10_2_i_channel : STD_LOGIC;
    signal dense_res_10_2_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_10_2_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_10_2_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_10_1_i_channel : STD_LOGIC;
    signal dense_res_10_1_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_10_1_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_10_1_i_channel : STD_LOGIC;
    signal ap_channel_done_dense_res_10_0_i_channel : STD_LOGIC;
    signal dense_res_10_0_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_dense_res_10_0_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_dense_res_10_0_i_channel : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_start : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_done : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_continue : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_idle : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_184_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_184_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_164_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_164_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_144_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_144_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_124_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_124_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_104_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_104_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_84_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_84_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_64_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_64_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_44_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_44_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_24_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_24_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_4_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_4_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_0_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_0_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_1_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_2_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_3_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_3_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_5_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_5_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_6_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_6_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_7_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_7_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_8_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_8_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_9_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_9_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_10_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_10_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_11_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_11_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_12_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_12_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_13_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_13_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_14_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_14_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_15_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_15_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_16_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_16_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_17_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_17_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_18_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_18_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_19_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_19_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_20_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_20_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_21_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_21_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_22_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_22_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_23_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_23_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_25_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_25_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_26_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_26_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_27_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_27_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_28_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_28_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_29_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_29_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_30_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_30_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_31_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_31_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_32_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_32_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_33_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_33_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_34_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_34_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_35_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_35_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_36_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_36_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_37_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_37_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_38_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_38_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_39_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_39_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_40_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_40_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_41_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_41_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_42_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_42_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_43_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_43_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_45_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_45_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_46_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_46_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_47_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_47_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_48_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_48_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_49_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_49_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_50_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_50_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_51_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_51_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_52_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_52_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_53_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_53_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_54_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_54_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_55_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_55_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_56_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_56_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_57_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_57_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_58_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_58_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_59_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_59_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_60_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_60_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_61_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_61_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_62_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_62_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_63_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_63_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_65_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_65_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_66_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_66_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_67_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_67_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_68_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_68_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_69_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_69_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_70_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_70_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_71_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_71_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_72_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_72_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_73_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_73_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_74_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_74_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_75_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_75_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_76_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_76_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_77_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_77_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_78_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_78_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_79_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_79_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_80_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_80_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_81_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_81_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_82_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_82_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_83_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_83_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_85_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_85_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_86_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_86_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_87_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_87_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_88_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_88_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_89_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_89_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_90_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_90_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_91_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_91_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_92_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_92_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_93_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_93_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_94_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_94_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_95_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_95_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_96_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_96_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_97_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_97_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_98_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_98_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_99_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_99_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_100_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_100_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_101_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_101_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_102_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_102_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_103_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_103_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_105_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_105_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_106_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_106_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_107_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_107_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_108_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_108_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_109_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_109_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_110_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_110_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_111_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_111_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_112_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_112_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_113_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_113_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_114_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_114_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_115_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_115_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_116_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_116_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_117_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_117_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_118_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_118_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_119_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_119_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_120_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_120_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_121_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_121_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_122_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_122_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_123_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_123_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_125_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_125_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_126_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_126_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_127_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_127_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_128_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_128_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_129_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_129_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_130_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_130_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_131_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_131_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_132_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_132_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_133_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_133_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_134_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_134_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_135_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_135_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_136_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_136_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_137_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_137_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_138_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_138_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_139_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_139_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_140_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_140_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_141_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_141_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_142_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_142_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_143_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_143_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_145_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_145_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_146_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_146_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_147_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_147_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_148_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_148_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_149_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_149_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_150_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_150_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_151_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_151_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_152_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_152_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_153_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_153_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_154_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_154_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_155_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_155_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_156_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_156_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_157_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_157_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_158_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_158_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_159_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_159_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_160_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_160_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_161_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_161_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_162_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_162_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_163_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_163_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_165_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_165_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_166_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_166_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_167_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_167_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_168_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_168_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_169_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_169_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_170_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_170_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_171_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_171_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_172_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_172_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_173_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_173_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_174_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_174_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_175_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_175_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_176_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_176_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_177_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_177_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_178_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_178_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_179_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_179_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_180_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_180_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_181_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_181_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_182_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_182_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_183_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_183_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_185_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_185_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_186_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_186_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_187_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_187_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_188_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_188_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_189_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_189_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_190_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_190_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_191_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_191_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_192_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_192_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_193_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_193_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_194_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_194_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_195_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_195_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_196_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_196_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_197_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_197_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_198_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_198_V_ap_vld : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_199_V : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_199_V_ap_vld : STD_LOGIC;
    signal ap_sync_continue : STD_LOGIC;
    signal dense_data_1_0_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_1_0_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_1_1_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_1_1_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_1_2_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_1_2_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_1_3_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_1_3_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_1_4_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_1_4_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_1_5_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_1_5_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_1_6_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_1_6_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_1_7_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_1_7_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_1_8_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_1_8_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_1_9_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_1_9_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_1_10_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_1_10_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_1_11_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_1_11_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_1_12_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_1_12_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_1_13_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_1_13_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_1_14_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_1_14_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_2_0_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_2_0_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_2_1_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_2_1_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_2_2_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_2_2_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_2_3_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_2_3_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_2_4_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_2_4_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_2_5_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_2_5_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_2_6_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_2_6_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_2_7_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_2_7_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_2_8_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_2_8_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_2_9_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_2_9_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_2_10_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_2_10_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_2_11_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_2_11_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_2_12_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_2_12_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_2_13_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_2_13_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_2_14_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_2_14_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_3_0_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_3_0_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_3_1_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_3_1_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_3_2_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_3_2_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_3_3_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_3_3_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_3_4_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_3_4_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_3_5_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_3_5_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_3_6_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_3_6_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_3_7_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_3_7_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_3_8_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_3_8_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_3_9_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_3_9_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_3_10_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_3_10_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_3_11_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_3_11_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_3_12_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_3_12_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_3_13_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_3_13_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_3_14_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_3_14_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_4_0_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_4_0_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_4_1_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_4_1_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_4_2_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_4_2_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_4_3_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_4_3_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_4_4_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_4_4_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_4_5_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_4_5_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_4_6_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_4_6_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_4_7_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_4_7_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_4_8_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_4_8_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_4_9_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_4_9_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_4_10_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_4_10_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_4_11_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_4_11_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_4_12_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_4_12_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_4_13_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_4_13_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_4_14_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_4_14_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_5_0_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_5_0_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_5_1_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_5_1_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_5_2_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_5_2_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_5_3_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_5_3_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_5_4_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_5_4_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_5_5_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_5_5_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_5_6_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_5_6_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_5_7_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_5_7_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_5_8_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_5_8_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_5_9_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_5_9_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_5_10_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_5_10_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_5_11_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_5_11_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_5_12_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_5_12_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_5_13_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_5_13_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_5_14_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_5_14_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_6_0_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_6_0_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_6_1_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_6_1_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_6_2_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_6_2_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_6_3_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_6_3_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_6_4_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_6_4_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_6_5_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_6_5_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_6_6_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_6_6_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_6_7_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_6_7_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_6_8_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_6_8_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_6_9_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_6_9_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_6_10_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_6_10_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_6_11_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_6_11_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_6_12_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_6_12_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_6_13_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_6_13_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_6_14_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_6_14_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_7_0_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_7_0_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_7_1_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_7_1_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_7_2_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_7_2_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_7_3_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_7_3_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_7_4_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_7_4_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_7_5_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_7_5_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_7_6_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_7_6_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_7_7_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_7_7_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_7_8_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_7_8_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_7_9_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_7_9_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_7_10_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_7_10_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_7_11_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_7_11_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_7_12_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_7_12_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_7_13_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_7_13_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_7_14_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_7_14_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_8_0_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_8_0_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_8_1_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_8_1_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_8_2_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_8_2_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_8_3_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_8_3_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_8_4_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_8_4_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_8_5_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_8_5_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_8_6_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_8_6_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_8_7_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_8_7_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_8_8_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_8_8_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_8_9_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_8_9_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_8_10_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_8_10_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_8_11_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_8_11_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_8_12_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_8_12_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_8_13_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_8_13_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_8_14_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_8_14_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_9_0_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_9_0_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_9_1_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_9_1_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_9_2_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_9_2_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_9_3_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_9_3_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_9_4_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_9_4_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_9_5_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_9_5_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_9_6_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_9_6_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_9_7_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_9_7_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_9_8_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_9_8_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_9_9_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_9_9_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_9_10_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_9_10_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_9_11_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_9_11_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_9_12_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_9_12_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_9_13_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_9_13_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_9_14_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_9_14_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_10_0_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_10_0_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_10_1_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_10_1_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_10_2_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_10_2_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_10_3_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_10_3_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_10_4_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_10_4_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_10_5_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_10_5_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_10_6_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_10_6_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_10_7_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_10_7_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_10_8_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_10_8_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_10_9_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_10_9_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_10_10_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_10_10_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_10_11_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_10_11_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_10_12_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_10_12_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_10_13_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_10_13_V_i_channel_empty_n : STD_LOGIC;
    signal dense_data_10_14_V_i_channel_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_data_10_14_V_i_channel_empty_n : STD_LOGIC;
    signal dense_res_1_0_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_1_0_i_channel_empty_n : STD_LOGIC;
    signal dense_res_1_1_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_1_1_i_channel_empty_n : STD_LOGIC;
    signal dense_res_1_2_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_1_2_i_channel_empty_n : STD_LOGIC;
    signal dense_res_1_3_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_1_3_i_channel_empty_n : STD_LOGIC;
    signal dense_res_1_4_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_1_4_i_channel_empty_n : STD_LOGIC;
    signal dense_res_1_5_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_1_5_i_channel_empty_n : STD_LOGIC;
    signal dense_res_1_6_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_1_6_i_channel_empty_n : STD_LOGIC;
    signal dense_res_1_7_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_1_7_i_channel_empty_n : STD_LOGIC;
    signal dense_res_1_8_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_1_8_i_channel_empty_n : STD_LOGIC;
    signal dense_res_1_9_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_1_9_i_channel_empty_n : STD_LOGIC;
    signal dense_res_1_10_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_1_10_i_channel_empty_n : STD_LOGIC;
    signal dense_res_1_11_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_1_11_i_channel_empty_n : STD_LOGIC;
    signal dense_res_1_12_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_1_12_i_channel_empty_n : STD_LOGIC;
    signal dense_res_1_13_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_1_13_i_channel_empty_n : STD_LOGIC;
    signal dense_res_1_14_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_1_14_i_channel_empty_n : STD_LOGIC;
    signal dense_res_1_15_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_1_15_i_channel_empty_n : STD_LOGIC;
    signal dense_res_1_16_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_1_16_i_channel_empty_n : STD_LOGIC;
    signal dense_res_1_17_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_1_17_i_channel_empty_n : STD_LOGIC;
    signal dense_res_1_18_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_1_18_i_channel_empty_n : STD_LOGIC;
    signal dense_res_1_19_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_1_19_i_channel_empty_n : STD_LOGIC;
    signal dense_res_2_0_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_2_0_i_channel_empty_n : STD_LOGIC;
    signal dense_res_2_1_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_2_1_i_channel_empty_n : STD_LOGIC;
    signal dense_res_2_2_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_2_2_i_channel_empty_n : STD_LOGIC;
    signal dense_res_2_3_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_2_3_i_channel_empty_n : STD_LOGIC;
    signal dense_res_2_4_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_2_4_i_channel_empty_n : STD_LOGIC;
    signal dense_res_2_5_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_2_5_i_channel_empty_n : STD_LOGIC;
    signal dense_res_2_6_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_2_6_i_channel_empty_n : STD_LOGIC;
    signal dense_res_2_7_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_2_7_i_channel_empty_n : STD_LOGIC;
    signal dense_res_2_8_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_2_8_i_channel_empty_n : STD_LOGIC;
    signal dense_res_2_9_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_2_9_i_channel_empty_n : STD_LOGIC;
    signal dense_res_2_10_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_2_10_i_channel_empty_n : STD_LOGIC;
    signal dense_res_2_11_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_2_11_i_channel_empty_n : STD_LOGIC;
    signal dense_res_2_12_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_2_12_i_channel_empty_n : STD_LOGIC;
    signal dense_res_2_13_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_2_13_i_channel_empty_n : STD_LOGIC;
    signal dense_res_2_14_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_2_14_i_channel_empty_n : STD_LOGIC;
    signal dense_res_2_15_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_2_15_i_channel_empty_n : STD_LOGIC;
    signal dense_res_2_16_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_2_16_i_channel_empty_n : STD_LOGIC;
    signal dense_res_2_17_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_2_17_i_channel_empty_n : STD_LOGIC;
    signal dense_res_2_18_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_2_18_i_channel_empty_n : STD_LOGIC;
    signal dense_res_2_19_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_2_19_i_channel_empty_n : STD_LOGIC;
    signal dense_res_3_0_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_3_0_i_channel_empty_n : STD_LOGIC;
    signal dense_res_3_1_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_3_1_i_channel_empty_n : STD_LOGIC;
    signal dense_res_3_2_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_3_2_i_channel_empty_n : STD_LOGIC;
    signal dense_res_3_3_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_3_3_i_channel_empty_n : STD_LOGIC;
    signal dense_res_3_4_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_3_4_i_channel_empty_n : STD_LOGIC;
    signal dense_res_3_5_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_3_5_i_channel_empty_n : STD_LOGIC;
    signal dense_res_3_6_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_3_6_i_channel_empty_n : STD_LOGIC;
    signal dense_res_3_7_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_3_7_i_channel_empty_n : STD_LOGIC;
    signal dense_res_3_8_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_3_8_i_channel_empty_n : STD_LOGIC;
    signal dense_res_3_9_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_3_9_i_channel_empty_n : STD_LOGIC;
    signal dense_res_3_10_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_3_10_i_channel_empty_n : STD_LOGIC;
    signal dense_res_3_11_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_3_11_i_channel_empty_n : STD_LOGIC;
    signal dense_res_3_12_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_3_12_i_channel_empty_n : STD_LOGIC;
    signal dense_res_3_13_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_3_13_i_channel_empty_n : STD_LOGIC;
    signal dense_res_3_14_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_3_14_i_channel_empty_n : STD_LOGIC;
    signal dense_res_3_15_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_3_15_i_channel_empty_n : STD_LOGIC;
    signal dense_res_3_16_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_3_16_i_channel_empty_n : STD_LOGIC;
    signal dense_res_3_17_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_3_17_i_channel_empty_n : STD_LOGIC;
    signal dense_res_3_18_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_3_18_i_channel_empty_n : STD_LOGIC;
    signal dense_res_3_19_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_3_19_i_channel_empty_n : STD_LOGIC;
    signal dense_res_4_0_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_4_0_i_channel_empty_n : STD_LOGIC;
    signal dense_res_4_1_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_4_1_i_channel_empty_n : STD_LOGIC;
    signal dense_res_4_2_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_4_2_i_channel_empty_n : STD_LOGIC;
    signal dense_res_4_3_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_4_3_i_channel_empty_n : STD_LOGIC;
    signal dense_res_4_4_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_4_4_i_channel_empty_n : STD_LOGIC;
    signal dense_res_4_5_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_4_5_i_channel_empty_n : STD_LOGIC;
    signal dense_res_4_6_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_4_6_i_channel_empty_n : STD_LOGIC;
    signal dense_res_4_7_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_4_7_i_channel_empty_n : STD_LOGIC;
    signal dense_res_4_8_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_4_8_i_channel_empty_n : STD_LOGIC;
    signal dense_res_4_9_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_4_9_i_channel_empty_n : STD_LOGIC;
    signal dense_res_4_10_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_4_10_i_channel_empty_n : STD_LOGIC;
    signal dense_res_4_11_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_4_11_i_channel_empty_n : STD_LOGIC;
    signal dense_res_4_12_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_4_12_i_channel_empty_n : STD_LOGIC;
    signal dense_res_4_13_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_4_13_i_channel_empty_n : STD_LOGIC;
    signal dense_res_4_14_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_4_14_i_channel_empty_n : STD_LOGIC;
    signal dense_res_4_15_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_4_15_i_channel_empty_n : STD_LOGIC;
    signal dense_res_4_16_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_4_16_i_channel_empty_n : STD_LOGIC;
    signal dense_res_4_17_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_4_17_i_channel_empty_n : STD_LOGIC;
    signal dense_res_4_18_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_4_18_i_channel_empty_n : STD_LOGIC;
    signal dense_res_4_19_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_4_19_i_channel_empty_n : STD_LOGIC;
    signal dense_res_5_0_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_5_0_i_channel_empty_n : STD_LOGIC;
    signal dense_res_5_1_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_5_1_i_channel_empty_n : STD_LOGIC;
    signal dense_res_5_2_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_5_2_i_channel_empty_n : STD_LOGIC;
    signal dense_res_5_3_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_5_3_i_channel_empty_n : STD_LOGIC;
    signal dense_res_5_4_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_5_4_i_channel_empty_n : STD_LOGIC;
    signal dense_res_5_5_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_5_5_i_channel_empty_n : STD_LOGIC;
    signal dense_res_5_6_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_5_6_i_channel_empty_n : STD_LOGIC;
    signal dense_res_5_7_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_5_7_i_channel_empty_n : STD_LOGIC;
    signal dense_res_5_8_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_5_8_i_channel_empty_n : STD_LOGIC;
    signal dense_res_5_9_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_5_9_i_channel_empty_n : STD_LOGIC;
    signal dense_res_5_10_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_5_10_i_channel_empty_n : STD_LOGIC;
    signal dense_res_5_11_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_5_11_i_channel_empty_n : STD_LOGIC;
    signal dense_res_5_12_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_5_12_i_channel_empty_n : STD_LOGIC;
    signal dense_res_5_13_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_5_13_i_channel_empty_n : STD_LOGIC;
    signal dense_res_5_14_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_5_14_i_channel_empty_n : STD_LOGIC;
    signal dense_res_5_15_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_5_15_i_channel_empty_n : STD_LOGIC;
    signal dense_res_5_16_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_5_16_i_channel_empty_n : STD_LOGIC;
    signal dense_res_5_17_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_5_17_i_channel_empty_n : STD_LOGIC;
    signal dense_res_5_18_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_5_18_i_channel_empty_n : STD_LOGIC;
    signal dense_res_5_19_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_5_19_i_channel_empty_n : STD_LOGIC;
    signal dense_res_6_0_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_6_0_i_channel_empty_n : STD_LOGIC;
    signal dense_res_6_1_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_6_1_i_channel_empty_n : STD_LOGIC;
    signal dense_res_6_2_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_6_2_i_channel_empty_n : STD_LOGIC;
    signal dense_res_6_3_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_6_3_i_channel_empty_n : STD_LOGIC;
    signal dense_res_6_4_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_6_4_i_channel_empty_n : STD_LOGIC;
    signal dense_res_6_5_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_6_5_i_channel_empty_n : STD_LOGIC;
    signal dense_res_6_6_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_6_6_i_channel_empty_n : STD_LOGIC;
    signal dense_res_6_7_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_6_7_i_channel_empty_n : STD_LOGIC;
    signal dense_res_6_8_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_6_8_i_channel_empty_n : STD_LOGIC;
    signal dense_res_6_9_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_6_9_i_channel_empty_n : STD_LOGIC;
    signal dense_res_6_10_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_6_10_i_channel_empty_n : STD_LOGIC;
    signal dense_res_6_11_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_6_11_i_channel_empty_n : STD_LOGIC;
    signal dense_res_6_12_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_6_12_i_channel_empty_n : STD_LOGIC;
    signal dense_res_6_13_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_6_13_i_channel_empty_n : STD_LOGIC;
    signal dense_res_6_14_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_6_14_i_channel_empty_n : STD_LOGIC;
    signal dense_res_6_15_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_6_15_i_channel_empty_n : STD_LOGIC;
    signal dense_res_6_16_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_6_16_i_channel_empty_n : STD_LOGIC;
    signal dense_res_6_17_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_6_17_i_channel_empty_n : STD_LOGIC;
    signal dense_res_6_18_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_6_18_i_channel_empty_n : STD_LOGIC;
    signal dense_res_6_19_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_6_19_i_channel_empty_n : STD_LOGIC;
    signal dense_res_7_0_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_7_0_i_channel_empty_n : STD_LOGIC;
    signal dense_res_7_1_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_7_1_i_channel_empty_n : STD_LOGIC;
    signal dense_res_7_2_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_7_2_i_channel_empty_n : STD_LOGIC;
    signal dense_res_7_3_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_7_3_i_channel_empty_n : STD_LOGIC;
    signal dense_res_7_4_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_7_4_i_channel_empty_n : STD_LOGIC;
    signal dense_res_7_5_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_7_5_i_channel_empty_n : STD_LOGIC;
    signal dense_res_7_6_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_7_6_i_channel_empty_n : STD_LOGIC;
    signal dense_res_7_7_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_7_7_i_channel_empty_n : STD_LOGIC;
    signal dense_res_7_8_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_7_8_i_channel_empty_n : STD_LOGIC;
    signal dense_res_7_9_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_7_9_i_channel_empty_n : STD_LOGIC;
    signal dense_res_7_10_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_7_10_i_channel_empty_n : STD_LOGIC;
    signal dense_res_7_11_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_7_11_i_channel_empty_n : STD_LOGIC;
    signal dense_res_7_12_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_7_12_i_channel_empty_n : STD_LOGIC;
    signal dense_res_7_13_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_7_13_i_channel_empty_n : STD_LOGIC;
    signal dense_res_7_14_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_7_14_i_channel_empty_n : STD_LOGIC;
    signal dense_res_7_15_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_7_15_i_channel_empty_n : STD_LOGIC;
    signal dense_res_7_16_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_7_16_i_channel_empty_n : STD_LOGIC;
    signal dense_res_7_17_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_7_17_i_channel_empty_n : STD_LOGIC;
    signal dense_res_7_18_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_7_18_i_channel_empty_n : STD_LOGIC;
    signal dense_res_7_19_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_7_19_i_channel_empty_n : STD_LOGIC;
    signal dense_res_8_0_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_8_0_i_channel_empty_n : STD_LOGIC;
    signal dense_res_8_1_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_8_1_i_channel_empty_n : STD_LOGIC;
    signal dense_res_8_2_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_8_2_i_channel_empty_n : STD_LOGIC;
    signal dense_res_8_3_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_8_3_i_channel_empty_n : STD_LOGIC;
    signal dense_res_8_4_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_8_4_i_channel_empty_n : STD_LOGIC;
    signal dense_res_8_5_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_8_5_i_channel_empty_n : STD_LOGIC;
    signal dense_res_8_6_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_8_6_i_channel_empty_n : STD_LOGIC;
    signal dense_res_8_7_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_8_7_i_channel_empty_n : STD_LOGIC;
    signal dense_res_8_8_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_8_8_i_channel_empty_n : STD_LOGIC;
    signal dense_res_8_9_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_8_9_i_channel_empty_n : STD_LOGIC;
    signal dense_res_8_10_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_8_10_i_channel_empty_n : STD_LOGIC;
    signal dense_res_8_11_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_8_11_i_channel_empty_n : STD_LOGIC;
    signal dense_res_8_12_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_8_12_i_channel_empty_n : STD_LOGIC;
    signal dense_res_8_13_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_8_13_i_channel_empty_n : STD_LOGIC;
    signal dense_res_8_14_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_8_14_i_channel_empty_n : STD_LOGIC;
    signal dense_res_8_15_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_8_15_i_channel_empty_n : STD_LOGIC;
    signal dense_res_8_16_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_8_16_i_channel_empty_n : STD_LOGIC;
    signal dense_res_8_17_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_8_17_i_channel_empty_n : STD_LOGIC;
    signal dense_res_8_18_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_8_18_i_channel_empty_n : STD_LOGIC;
    signal dense_res_8_19_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_8_19_i_channel_empty_n : STD_LOGIC;
    signal dense_res_9_0_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_9_0_i_channel_empty_n : STD_LOGIC;
    signal dense_res_9_1_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_9_1_i_channel_empty_n : STD_LOGIC;
    signal dense_res_9_2_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_9_2_i_channel_empty_n : STD_LOGIC;
    signal dense_res_9_3_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_9_3_i_channel_empty_n : STD_LOGIC;
    signal dense_res_9_4_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_9_4_i_channel_empty_n : STD_LOGIC;
    signal dense_res_9_5_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_9_5_i_channel_empty_n : STD_LOGIC;
    signal dense_res_9_6_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_9_6_i_channel_empty_n : STD_LOGIC;
    signal dense_res_9_7_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_9_7_i_channel_empty_n : STD_LOGIC;
    signal dense_res_9_8_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_9_8_i_channel_empty_n : STD_LOGIC;
    signal dense_res_9_9_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_9_9_i_channel_empty_n : STD_LOGIC;
    signal dense_res_9_10_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_9_10_i_channel_empty_n : STD_LOGIC;
    signal dense_res_9_11_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_9_11_i_channel_empty_n : STD_LOGIC;
    signal dense_res_9_12_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_9_12_i_channel_empty_n : STD_LOGIC;
    signal dense_res_9_13_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_9_13_i_channel_empty_n : STD_LOGIC;
    signal dense_res_9_14_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_9_14_i_channel_empty_n : STD_LOGIC;
    signal dense_res_9_15_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_9_15_i_channel_empty_n : STD_LOGIC;
    signal dense_res_9_16_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_9_16_i_channel_empty_n : STD_LOGIC;
    signal dense_res_9_17_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_9_17_i_channel_empty_n : STD_LOGIC;
    signal dense_res_9_18_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_9_18_i_channel_empty_n : STD_LOGIC;
    signal dense_res_9_19_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_9_19_i_channel_empty_n : STD_LOGIC;
    signal dense_res_10_0_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_10_0_i_channel_empty_n : STD_LOGIC;
    signal dense_res_10_1_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_10_1_i_channel_empty_n : STD_LOGIC;
    signal dense_res_10_2_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_10_2_i_channel_empty_n : STD_LOGIC;
    signal dense_res_10_3_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_10_3_i_channel_empty_n : STD_LOGIC;
    signal dense_res_10_4_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_10_4_i_channel_empty_n : STD_LOGIC;
    signal dense_res_10_5_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_10_5_i_channel_empty_n : STD_LOGIC;
    signal dense_res_10_6_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_10_6_i_channel_empty_n : STD_LOGIC;
    signal dense_res_10_7_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_10_7_i_channel_empty_n : STD_LOGIC;
    signal dense_res_10_8_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_10_8_i_channel_empty_n : STD_LOGIC;
    signal dense_res_10_9_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_10_9_i_channel_empty_n : STD_LOGIC;
    signal dense_res_10_10_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_10_10_i_channel_empty_n : STD_LOGIC;
    signal dense_res_10_11_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_10_11_i_channel_empty_n : STD_LOGIC;
    signal dense_res_10_12_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_10_12_i_channel_empty_n : STD_LOGIC;
    signal dense_res_10_13_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_10_13_i_channel_empty_n : STD_LOGIC;
    signal dense_res_10_14_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_10_14_i_channel_empty_n : STD_LOGIC;
    signal dense_res_10_15_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_10_15_i_channel_empty_n : STD_LOGIC;
    signal dense_res_10_16_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_10_16_i_channel_empty_n : STD_LOGIC;
    signal dense_res_10_17_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_10_17_i_channel_empty_n : STD_LOGIC;
    signal dense_res_10_18_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_10_18_i_channel_empty_n : STD_LOGIC;
    signal dense_res_10_19_i_channel_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_res_10_19_i_channel_empty_n : STD_LOGIC;
    signal ap_sync_done : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_start_full_n : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_start_write : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_start_full_n : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_start_write : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_start_full_n : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_start_write : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_start_full_n : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_start_write : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_start_full_n : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_start_write : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_start_full_n : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_start_write : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_start_full_n : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_start_write : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_start_full_n : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_start_write : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_start_full_n : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_start_write : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_start_full_n : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_start_write : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_start_full_n : STD_LOGIC;
    signal dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_start_write : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_start_full_n : STD_LOGIC;
    signal conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_start_write : STD_LOGIC;

    component conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        dense_data_1_0_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_1_0_V_ap_vld : OUT STD_LOGIC;
        dense_data_1_1_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_1_1_V_ap_vld : OUT STD_LOGIC;
        dense_data_1_2_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_1_2_V_ap_vld : OUT STD_LOGIC;
        dense_data_1_3_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_1_3_V_ap_vld : OUT STD_LOGIC;
        dense_data_1_4_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_1_4_V_ap_vld : OUT STD_LOGIC;
        dense_data_1_5_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_1_5_V_ap_vld : OUT STD_LOGIC;
        dense_data_1_6_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_1_6_V_ap_vld : OUT STD_LOGIC;
        dense_data_1_7_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_1_7_V_ap_vld : OUT STD_LOGIC;
        dense_data_1_8_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_1_8_V_ap_vld : OUT STD_LOGIC;
        dense_data_1_9_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_1_9_V_ap_vld : OUT STD_LOGIC;
        dense_data_1_10_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_1_10_V_ap_vld : OUT STD_LOGIC;
        dense_data_1_11_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_1_11_V_ap_vld : OUT STD_LOGIC;
        dense_data_1_12_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_1_12_V_ap_vld : OUT STD_LOGIC;
        dense_data_1_13_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_1_13_V_ap_vld : OUT STD_LOGIC;
        dense_data_1_14_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_1_14_V_ap_vld : OUT STD_LOGIC;
        dense_data_2_0_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_2_0_V_ap_vld : OUT STD_LOGIC;
        dense_data_2_1_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_2_1_V_ap_vld : OUT STD_LOGIC;
        dense_data_2_2_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_2_2_V_ap_vld : OUT STD_LOGIC;
        dense_data_2_3_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_2_3_V_ap_vld : OUT STD_LOGIC;
        dense_data_2_4_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_2_4_V_ap_vld : OUT STD_LOGIC;
        dense_data_2_5_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_2_5_V_ap_vld : OUT STD_LOGIC;
        dense_data_2_6_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_2_6_V_ap_vld : OUT STD_LOGIC;
        dense_data_2_7_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_2_7_V_ap_vld : OUT STD_LOGIC;
        dense_data_2_8_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_2_8_V_ap_vld : OUT STD_LOGIC;
        dense_data_2_9_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_2_9_V_ap_vld : OUT STD_LOGIC;
        dense_data_2_10_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_2_10_V_ap_vld : OUT STD_LOGIC;
        dense_data_2_11_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_2_11_V_ap_vld : OUT STD_LOGIC;
        dense_data_2_12_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_2_12_V_ap_vld : OUT STD_LOGIC;
        dense_data_2_13_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_2_13_V_ap_vld : OUT STD_LOGIC;
        dense_data_2_14_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_2_14_V_ap_vld : OUT STD_LOGIC;
        dense_data_3_0_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_3_0_V_ap_vld : OUT STD_LOGIC;
        dense_data_3_1_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_3_1_V_ap_vld : OUT STD_LOGIC;
        dense_data_3_2_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_3_2_V_ap_vld : OUT STD_LOGIC;
        dense_data_3_3_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_3_3_V_ap_vld : OUT STD_LOGIC;
        dense_data_3_4_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_3_4_V_ap_vld : OUT STD_LOGIC;
        dense_data_3_5_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_3_5_V_ap_vld : OUT STD_LOGIC;
        dense_data_3_6_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_3_6_V_ap_vld : OUT STD_LOGIC;
        dense_data_3_7_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_3_7_V_ap_vld : OUT STD_LOGIC;
        dense_data_3_8_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_3_8_V_ap_vld : OUT STD_LOGIC;
        dense_data_3_9_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_3_9_V_ap_vld : OUT STD_LOGIC;
        dense_data_3_10_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_3_10_V_ap_vld : OUT STD_LOGIC;
        dense_data_3_11_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_3_11_V_ap_vld : OUT STD_LOGIC;
        dense_data_3_12_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_3_12_V_ap_vld : OUT STD_LOGIC;
        dense_data_3_13_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_3_13_V_ap_vld : OUT STD_LOGIC;
        dense_data_3_14_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_3_14_V_ap_vld : OUT STD_LOGIC;
        dense_data_4_0_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_4_0_V_ap_vld : OUT STD_LOGIC;
        dense_data_4_1_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_4_1_V_ap_vld : OUT STD_LOGIC;
        dense_data_4_2_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_4_2_V_ap_vld : OUT STD_LOGIC;
        dense_data_4_3_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_4_3_V_ap_vld : OUT STD_LOGIC;
        dense_data_4_4_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_4_4_V_ap_vld : OUT STD_LOGIC;
        dense_data_4_5_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_4_5_V_ap_vld : OUT STD_LOGIC;
        dense_data_4_6_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_4_6_V_ap_vld : OUT STD_LOGIC;
        dense_data_4_7_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_4_7_V_ap_vld : OUT STD_LOGIC;
        dense_data_4_8_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_4_8_V_ap_vld : OUT STD_LOGIC;
        dense_data_4_9_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_4_9_V_ap_vld : OUT STD_LOGIC;
        dense_data_4_10_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_4_10_V_ap_vld : OUT STD_LOGIC;
        dense_data_4_11_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_4_11_V_ap_vld : OUT STD_LOGIC;
        dense_data_4_12_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_4_12_V_ap_vld : OUT STD_LOGIC;
        dense_data_4_13_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_4_13_V_ap_vld : OUT STD_LOGIC;
        dense_data_4_14_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_4_14_V_ap_vld : OUT STD_LOGIC;
        dense_data_5_0_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_5_0_V_ap_vld : OUT STD_LOGIC;
        dense_data_5_1_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_5_1_V_ap_vld : OUT STD_LOGIC;
        dense_data_5_2_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_5_2_V_ap_vld : OUT STD_LOGIC;
        dense_data_5_3_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_5_3_V_ap_vld : OUT STD_LOGIC;
        dense_data_5_4_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_5_4_V_ap_vld : OUT STD_LOGIC;
        dense_data_5_5_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_5_5_V_ap_vld : OUT STD_LOGIC;
        dense_data_5_6_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_5_6_V_ap_vld : OUT STD_LOGIC;
        dense_data_5_7_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_5_7_V_ap_vld : OUT STD_LOGIC;
        dense_data_5_8_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_5_8_V_ap_vld : OUT STD_LOGIC;
        dense_data_5_9_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_5_9_V_ap_vld : OUT STD_LOGIC;
        dense_data_5_10_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_5_10_V_ap_vld : OUT STD_LOGIC;
        dense_data_5_11_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_5_11_V_ap_vld : OUT STD_LOGIC;
        dense_data_5_12_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_5_12_V_ap_vld : OUT STD_LOGIC;
        dense_data_5_13_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_5_13_V_ap_vld : OUT STD_LOGIC;
        dense_data_5_14_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_5_14_V_ap_vld : OUT STD_LOGIC;
        dense_data_6_0_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_6_0_V_ap_vld : OUT STD_LOGIC;
        dense_data_6_1_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_6_1_V_ap_vld : OUT STD_LOGIC;
        dense_data_6_2_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_6_2_V_ap_vld : OUT STD_LOGIC;
        dense_data_6_3_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_6_3_V_ap_vld : OUT STD_LOGIC;
        dense_data_6_4_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_6_4_V_ap_vld : OUT STD_LOGIC;
        dense_data_6_5_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_6_5_V_ap_vld : OUT STD_LOGIC;
        dense_data_6_6_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_6_6_V_ap_vld : OUT STD_LOGIC;
        dense_data_6_7_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_6_7_V_ap_vld : OUT STD_LOGIC;
        dense_data_6_8_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_6_8_V_ap_vld : OUT STD_LOGIC;
        dense_data_6_9_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_6_9_V_ap_vld : OUT STD_LOGIC;
        dense_data_6_10_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_6_10_V_ap_vld : OUT STD_LOGIC;
        dense_data_6_11_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_6_11_V_ap_vld : OUT STD_LOGIC;
        dense_data_6_12_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_6_12_V_ap_vld : OUT STD_LOGIC;
        dense_data_6_13_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_6_13_V_ap_vld : OUT STD_LOGIC;
        dense_data_6_14_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_6_14_V_ap_vld : OUT STD_LOGIC;
        dense_data_7_0_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_7_0_V_ap_vld : OUT STD_LOGIC;
        dense_data_7_1_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_7_1_V_ap_vld : OUT STD_LOGIC;
        dense_data_7_2_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_7_2_V_ap_vld : OUT STD_LOGIC;
        dense_data_7_3_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_7_3_V_ap_vld : OUT STD_LOGIC;
        dense_data_7_4_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_7_4_V_ap_vld : OUT STD_LOGIC;
        dense_data_7_5_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_7_5_V_ap_vld : OUT STD_LOGIC;
        dense_data_7_6_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_7_6_V_ap_vld : OUT STD_LOGIC;
        dense_data_7_7_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_7_7_V_ap_vld : OUT STD_LOGIC;
        dense_data_7_8_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_7_8_V_ap_vld : OUT STD_LOGIC;
        dense_data_7_9_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_7_9_V_ap_vld : OUT STD_LOGIC;
        dense_data_7_10_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_7_10_V_ap_vld : OUT STD_LOGIC;
        dense_data_7_11_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_7_11_V_ap_vld : OUT STD_LOGIC;
        dense_data_7_12_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_7_12_V_ap_vld : OUT STD_LOGIC;
        dense_data_7_13_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_7_13_V_ap_vld : OUT STD_LOGIC;
        dense_data_7_14_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_7_14_V_ap_vld : OUT STD_LOGIC;
        dense_data_8_0_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_8_0_V_ap_vld : OUT STD_LOGIC;
        dense_data_8_1_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_8_1_V_ap_vld : OUT STD_LOGIC;
        dense_data_8_2_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_8_2_V_ap_vld : OUT STD_LOGIC;
        dense_data_8_3_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_8_3_V_ap_vld : OUT STD_LOGIC;
        dense_data_8_4_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_8_4_V_ap_vld : OUT STD_LOGIC;
        dense_data_8_5_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_8_5_V_ap_vld : OUT STD_LOGIC;
        dense_data_8_6_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_8_6_V_ap_vld : OUT STD_LOGIC;
        dense_data_8_7_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_8_7_V_ap_vld : OUT STD_LOGIC;
        dense_data_8_8_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_8_8_V_ap_vld : OUT STD_LOGIC;
        dense_data_8_9_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_8_9_V_ap_vld : OUT STD_LOGIC;
        dense_data_8_10_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_8_10_V_ap_vld : OUT STD_LOGIC;
        dense_data_8_11_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_8_11_V_ap_vld : OUT STD_LOGIC;
        dense_data_8_12_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_8_12_V_ap_vld : OUT STD_LOGIC;
        dense_data_8_13_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_8_13_V_ap_vld : OUT STD_LOGIC;
        dense_data_8_14_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_8_14_V_ap_vld : OUT STD_LOGIC;
        dense_data_9_0_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_9_0_V_ap_vld : OUT STD_LOGIC;
        dense_data_9_1_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_9_1_V_ap_vld : OUT STD_LOGIC;
        dense_data_9_2_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_9_2_V_ap_vld : OUT STD_LOGIC;
        dense_data_9_3_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_9_3_V_ap_vld : OUT STD_LOGIC;
        dense_data_9_4_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_9_4_V_ap_vld : OUT STD_LOGIC;
        dense_data_9_5_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_9_5_V_ap_vld : OUT STD_LOGIC;
        dense_data_9_6_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_9_6_V_ap_vld : OUT STD_LOGIC;
        dense_data_9_7_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_9_7_V_ap_vld : OUT STD_LOGIC;
        dense_data_9_8_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_9_8_V_ap_vld : OUT STD_LOGIC;
        dense_data_9_9_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_9_9_V_ap_vld : OUT STD_LOGIC;
        dense_data_9_10_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_9_10_V_ap_vld : OUT STD_LOGIC;
        dense_data_9_11_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_9_11_V_ap_vld : OUT STD_LOGIC;
        dense_data_9_12_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_9_12_V_ap_vld : OUT STD_LOGIC;
        dense_data_9_13_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_9_13_V_ap_vld : OUT STD_LOGIC;
        dense_data_9_14_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_9_14_V_ap_vld : OUT STD_LOGIC;
        dense_data_10_0_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_10_0_V_ap_vld : OUT STD_LOGIC;
        dense_data_10_1_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_10_1_V_ap_vld : OUT STD_LOGIC;
        dense_data_10_2_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_10_2_V_ap_vld : OUT STD_LOGIC;
        dense_data_10_3_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_10_3_V_ap_vld : OUT STD_LOGIC;
        dense_data_10_4_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_10_4_V_ap_vld : OUT STD_LOGIC;
        dense_data_10_5_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_10_5_V_ap_vld : OUT STD_LOGIC;
        dense_data_10_6_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_10_6_V_ap_vld : OUT STD_LOGIC;
        dense_data_10_7_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_10_7_V_ap_vld : OUT STD_LOGIC;
        dense_data_10_8_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_10_8_V_ap_vld : OUT STD_LOGIC;
        dense_data_10_9_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_10_9_V_ap_vld : OUT STD_LOGIC;
        dense_data_10_10_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_10_10_V_ap_vld : OUT STD_LOGIC;
        dense_data_10_11_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_10_11_V_ap_vld : OUT STD_LOGIC;
        dense_data_10_12_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_10_12_V_ap_vld : OUT STD_LOGIC;
        dense_data_10_13_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_10_13_V_ap_vld : OUT STD_LOGIC;
        dense_data_10_14_V : OUT STD_LOGIC_VECTOR (9 downto 0);
        dense_data_10_14_V_ap_vld : OUT STD_LOGIC;
        data_V_dout : IN STD_LOGIC_VECTOR (1499 downto 0);
        data_V_empty_n : IN STD_LOGIC;
        data_V_read : OUT STD_LOGIC );
    end component;


    component dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_0_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_1_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_2_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_3_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_4_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_5_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_6_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_7_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_8_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_9_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_10_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_11_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_12_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_13_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_14_V : IN STD_LOGIC_VECTOR (9 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_0_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_1_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_2_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_3_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_4_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_5_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_6_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_7_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_8_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_9_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_10_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_11_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_12_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_13_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_14_V : IN STD_LOGIC_VECTOR (9 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_0_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_1_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_2_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_3_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_4_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_5_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_6_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_7_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_8_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_9_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_10_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_11_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_12_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_13_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_14_V : IN STD_LOGIC_VECTOR (9 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_0_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_1_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_2_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_3_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_4_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_5_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_6_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_7_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_8_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_9_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_10_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_11_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_12_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_13_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_14_V : IN STD_LOGIC_VECTOR (9 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_0_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_1_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_2_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_3_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_4_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_5_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_6_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_7_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_8_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_9_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_10_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_11_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_12_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_13_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_14_V : IN STD_LOGIC_VECTOR (9 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_0_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_1_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_2_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_3_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_4_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_5_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_6_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_7_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_8_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_9_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_10_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_11_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_12_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_13_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_14_V : IN STD_LOGIC_VECTOR (9 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_0_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_1_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_2_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_3_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_4_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_5_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_6_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_7_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_8_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_9_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_10_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_11_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_12_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_13_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_14_V : IN STD_LOGIC_VECTOR (9 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_0_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_1_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_2_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_3_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_4_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_5_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_6_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_7_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_8_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_9_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_10_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_11_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_12_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_13_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_14_V : IN STD_LOGIC_VECTOR (9 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_0_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_1_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_2_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_3_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_4_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_5_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_6_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_7_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_8_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_9_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_10_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_11_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_12_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_13_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_14_V : IN STD_LOGIC_VECTOR (9 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_0_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_1_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_2_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_3_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_4_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_5_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_6_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_7_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_8_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_9_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_10_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_11_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_12_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_13_V : IN STD_LOGIC_VECTOR (9 downto 0);
        data_14_V : IN STD_LOGIC_VECTOR (9 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        res_184_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_184_V_ap_vld : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (15 downto 0);
        res_164_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_164_V_ap_vld : OUT STD_LOGIC;
        p_read1 : IN STD_LOGIC_VECTOR (15 downto 0);
        res_144_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_144_V_ap_vld : OUT STD_LOGIC;
        p_read2 : IN STD_LOGIC_VECTOR (15 downto 0);
        res_124_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_124_V_ap_vld : OUT STD_LOGIC;
        p_read3 : IN STD_LOGIC_VECTOR (15 downto 0);
        res_104_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_104_V_ap_vld : OUT STD_LOGIC;
        p_read4 : IN STD_LOGIC_VECTOR (15 downto 0);
        res_84_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_84_V_ap_vld : OUT STD_LOGIC;
        p_read5 : IN STD_LOGIC_VECTOR (15 downto 0);
        res_64_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_64_V_ap_vld : OUT STD_LOGIC;
        p_read6 : IN STD_LOGIC_VECTOR (15 downto 0);
        res_44_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_44_V_ap_vld : OUT STD_LOGIC;
        p_read7 : IN STD_LOGIC_VECTOR (15 downto 0);
        res_24_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_24_V_ap_vld : OUT STD_LOGIC;
        p_read8 : IN STD_LOGIC_VECTOR (15 downto 0);
        res_4_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_4_V_ap_vld : OUT STD_LOGIC;
        p_read9 : IN STD_LOGIC_VECTOR (15 downto 0);
        res_0_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_0_V_ap_vld : OUT STD_LOGIC;
        res_1_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_1_V_ap_vld : OUT STD_LOGIC;
        res_2_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_2_V_ap_vld : OUT STD_LOGIC;
        res_3_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_3_V_ap_vld : OUT STD_LOGIC;
        res_5_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_5_V_ap_vld : OUT STD_LOGIC;
        res_6_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_6_V_ap_vld : OUT STD_LOGIC;
        res_7_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_7_V_ap_vld : OUT STD_LOGIC;
        res_8_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_8_V_ap_vld : OUT STD_LOGIC;
        res_9_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_9_V_ap_vld : OUT STD_LOGIC;
        res_10_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_10_V_ap_vld : OUT STD_LOGIC;
        res_11_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_11_V_ap_vld : OUT STD_LOGIC;
        res_12_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_12_V_ap_vld : OUT STD_LOGIC;
        res_13_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_13_V_ap_vld : OUT STD_LOGIC;
        res_14_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_14_V_ap_vld : OUT STD_LOGIC;
        res_15_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_15_V_ap_vld : OUT STD_LOGIC;
        res_16_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_16_V_ap_vld : OUT STD_LOGIC;
        res_17_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_17_V_ap_vld : OUT STD_LOGIC;
        res_18_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_18_V_ap_vld : OUT STD_LOGIC;
        res_19_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_19_V_ap_vld : OUT STD_LOGIC;
        res_20_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_20_V_ap_vld : OUT STD_LOGIC;
        res_21_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_21_V_ap_vld : OUT STD_LOGIC;
        res_22_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_22_V_ap_vld : OUT STD_LOGIC;
        res_23_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_23_V_ap_vld : OUT STD_LOGIC;
        res_25_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_25_V_ap_vld : OUT STD_LOGIC;
        res_26_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_26_V_ap_vld : OUT STD_LOGIC;
        res_27_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_27_V_ap_vld : OUT STD_LOGIC;
        res_28_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_28_V_ap_vld : OUT STD_LOGIC;
        res_29_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_29_V_ap_vld : OUT STD_LOGIC;
        res_30_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_30_V_ap_vld : OUT STD_LOGIC;
        res_31_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_31_V_ap_vld : OUT STD_LOGIC;
        res_32_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_32_V_ap_vld : OUT STD_LOGIC;
        res_33_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_33_V_ap_vld : OUT STD_LOGIC;
        res_34_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_34_V_ap_vld : OUT STD_LOGIC;
        res_35_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_35_V_ap_vld : OUT STD_LOGIC;
        res_36_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_36_V_ap_vld : OUT STD_LOGIC;
        res_37_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_37_V_ap_vld : OUT STD_LOGIC;
        res_38_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_38_V_ap_vld : OUT STD_LOGIC;
        res_39_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_39_V_ap_vld : OUT STD_LOGIC;
        res_40_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_40_V_ap_vld : OUT STD_LOGIC;
        res_41_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_41_V_ap_vld : OUT STD_LOGIC;
        res_42_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_42_V_ap_vld : OUT STD_LOGIC;
        res_43_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_43_V_ap_vld : OUT STD_LOGIC;
        res_45_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_45_V_ap_vld : OUT STD_LOGIC;
        res_46_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_46_V_ap_vld : OUT STD_LOGIC;
        res_47_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_47_V_ap_vld : OUT STD_LOGIC;
        res_48_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_48_V_ap_vld : OUT STD_LOGIC;
        res_49_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_49_V_ap_vld : OUT STD_LOGIC;
        res_50_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_50_V_ap_vld : OUT STD_LOGIC;
        res_51_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_51_V_ap_vld : OUT STD_LOGIC;
        res_52_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_52_V_ap_vld : OUT STD_LOGIC;
        res_53_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_53_V_ap_vld : OUT STD_LOGIC;
        res_54_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_54_V_ap_vld : OUT STD_LOGIC;
        res_55_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_55_V_ap_vld : OUT STD_LOGIC;
        res_56_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_56_V_ap_vld : OUT STD_LOGIC;
        res_57_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_57_V_ap_vld : OUT STD_LOGIC;
        res_58_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_58_V_ap_vld : OUT STD_LOGIC;
        res_59_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_59_V_ap_vld : OUT STD_LOGIC;
        res_60_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_60_V_ap_vld : OUT STD_LOGIC;
        res_61_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_61_V_ap_vld : OUT STD_LOGIC;
        res_62_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_62_V_ap_vld : OUT STD_LOGIC;
        res_63_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_63_V_ap_vld : OUT STD_LOGIC;
        res_65_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_65_V_ap_vld : OUT STD_LOGIC;
        res_66_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_66_V_ap_vld : OUT STD_LOGIC;
        res_67_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_67_V_ap_vld : OUT STD_LOGIC;
        res_68_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_68_V_ap_vld : OUT STD_LOGIC;
        res_69_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_69_V_ap_vld : OUT STD_LOGIC;
        res_70_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_70_V_ap_vld : OUT STD_LOGIC;
        res_71_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_71_V_ap_vld : OUT STD_LOGIC;
        res_72_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_72_V_ap_vld : OUT STD_LOGIC;
        res_73_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_73_V_ap_vld : OUT STD_LOGIC;
        res_74_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_74_V_ap_vld : OUT STD_LOGIC;
        res_75_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_75_V_ap_vld : OUT STD_LOGIC;
        res_76_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_76_V_ap_vld : OUT STD_LOGIC;
        res_77_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_77_V_ap_vld : OUT STD_LOGIC;
        res_78_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_78_V_ap_vld : OUT STD_LOGIC;
        res_79_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_79_V_ap_vld : OUT STD_LOGIC;
        res_80_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_80_V_ap_vld : OUT STD_LOGIC;
        res_81_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_81_V_ap_vld : OUT STD_LOGIC;
        res_82_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_82_V_ap_vld : OUT STD_LOGIC;
        res_83_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_83_V_ap_vld : OUT STD_LOGIC;
        res_85_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_85_V_ap_vld : OUT STD_LOGIC;
        res_86_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_86_V_ap_vld : OUT STD_LOGIC;
        res_87_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_87_V_ap_vld : OUT STD_LOGIC;
        res_88_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_88_V_ap_vld : OUT STD_LOGIC;
        res_89_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_89_V_ap_vld : OUT STD_LOGIC;
        res_90_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_90_V_ap_vld : OUT STD_LOGIC;
        res_91_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_91_V_ap_vld : OUT STD_LOGIC;
        res_92_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_92_V_ap_vld : OUT STD_LOGIC;
        res_93_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_93_V_ap_vld : OUT STD_LOGIC;
        res_94_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_94_V_ap_vld : OUT STD_LOGIC;
        res_95_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_95_V_ap_vld : OUT STD_LOGIC;
        res_96_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_96_V_ap_vld : OUT STD_LOGIC;
        res_97_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_97_V_ap_vld : OUT STD_LOGIC;
        res_98_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_98_V_ap_vld : OUT STD_LOGIC;
        res_99_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_99_V_ap_vld : OUT STD_LOGIC;
        res_100_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_100_V_ap_vld : OUT STD_LOGIC;
        res_101_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_101_V_ap_vld : OUT STD_LOGIC;
        res_102_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_102_V_ap_vld : OUT STD_LOGIC;
        res_103_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_103_V_ap_vld : OUT STD_LOGIC;
        res_105_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_105_V_ap_vld : OUT STD_LOGIC;
        res_106_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_106_V_ap_vld : OUT STD_LOGIC;
        res_107_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_107_V_ap_vld : OUT STD_LOGIC;
        res_108_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_108_V_ap_vld : OUT STD_LOGIC;
        res_109_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_109_V_ap_vld : OUT STD_LOGIC;
        res_110_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_110_V_ap_vld : OUT STD_LOGIC;
        res_111_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_111_V_ap_vld : OUT STD_LOGIC;
        res_112_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_112_V_ap_vld : OUT STD_LOGIC;
        res_113_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_113_V_ap_vld : OUT STD_LOGIC;
        res_114_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_114_V_ap_vld : OUT STD_LOGIC;
        res_115_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_115_V_ap_vld : OUT STD_LOGIC;
        res_116_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_116_V_ap_vld : OUT STD_LOGIC;
        res_117_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_117_V_ap_vld : OUT STD_LOGIC;
        res_118_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_118_V_ap_vld : OUT STD_LOGIC;
        res_119_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_119_V_ap_vld : OUT STD_LOGIC;
        res_120_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_120_V_ap_vld : OUT STD_LOGIC;
        res_121_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_121_V_ap_vld : OUT STD_LOGIC;
        res_122_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_122_V_ap_vld : OUT STD_LOGIC;
        res_123_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_123_V_ap_vld : OUT STD_LOGIC;
        res_125_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_125_V_ap_vld : OUT STD_LOGIC;
        res_126_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_126_V_ap_vld : OUT STD_LOGIC;
        res_127_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_127_V_ap_vld : OUT STD_LOGIC;
        res_128_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_128_V_ap_vld : OUT STD_LOGIC;
        res_129_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_129_V_ap_vld : OUT STD_LOGIC;
        res_130_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_130_V_ap_vld : OUT STD_LOGIC;
        res_131_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_131_V_ap_vld : OUT STD_LOGIC;
        res_132_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_132_V_ap_vld : OUT STD_LOGIC;
        res_133_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_133_V_ap_vld : OUT STD_LOGIC;
        res_134_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_134_V_ap_vld : OUT STD_LOGIC;
        res_135_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_135_V_ap_vld : OUT STD_LOGIC;
        res_136_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_136_V_ap_vld : OUT STD_LOGIC;
        res_137_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_137_V_ap_vld : OUT STD_LOGIC;
        res_138_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_138_V_ap_vld : OUT STD_LOGIC;
        res_139_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_139_V_ap_vld : OUT STD_LOGIC;
        res_140_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_140_V_ap_vld : OUT STD_LOGIC;
        res_141_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_141_V_ap_vld : OUT STD_LOGIC;
        res_142_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_142_V_ap_vld : OUT STD_LOGIC;
        res_143_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_143_V_ap_vld : OUT STD_LOGIC;
        res_145_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_145_V_ap_vld : OUT STD_LOGIC;
        res_146_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_146_V_ap_vld : OUT STD_LOGIC;
        res_147_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_147_V_ap_vld : OUT STD_LOGIC;
        res_148_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_148_V_ap_vld : OUT STD_LOGIC;
        res_149_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_149_V_ap_vld : OUT STD_LOGIC;
        res_150_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_150_V_ap_vld : OUT STD_LOGIC;
        res_151_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_151_V_ap_vld : OUT STD_LOGIC;
        res_152_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_152_V_ap_vld : OUT STD_LOGIC;
        res_153_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_153_V_ap_vld : OUT STD_LOGIC;
        res_154_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_154_V_ap_vld : OUT STD_LOGIC;
        res_155_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_155_V_ap_vld : OUT STD_LOGIC;
        res_156_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_156_V_ap_vld : OUT STD_LOGIC;
        res_157_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_157_V_ap_vld : OUT STD_LOGIC;
        res_158_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_158_V_ap_vld : OUT STD_LOGIC;
        res_159_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_159_V_ap_vld : OUT STD_LOGIC;
        res_160_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_160_V_ap_vld : OUT STD_LOGIC;
        res_161_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_161_V_ap_vld : OUT STD_LOGIC;
        res_162_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_162_V_ap_vld : OUT STD_LOGIC;
        res_163_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_163_V_ap_vld : OUT STD_LOGIC;
        res_165_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_165_V_ap_vld : OUT STD_LOGIC;
        res_166_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_166_V_ap_vld : OUT STD_LOGIC;
        res_167_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_167_V_ap_vld : OUT STD_LOGIC;
        res_168_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_168_V_ap_vld : OUT STD_LOGIC;
        res_169_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_169_V_ap_vld : OUT STD_LOGIC;
        res_170_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_170_V_ap_vld : OUT STD_LOGIC;
        res_171_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_171_V_ap_vld : OUT STD_LOGIC;
        res_172_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_172_V_ap_vld : OUT STD_LOGIC;
        res_173_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_173_V_ap_vld : OUT STD_LOGIC;
        res_174_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_174_V_ap_vld : OUT STD_LOGIC;
        res_175_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_175_V_ap_vld : OUT STD_LOGIC;
        res_176_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_176_V_ap_vld : OUT STD_LOGIC;
        res_177_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_177_V_ap_vld : OUT STD_LOGIC;
        res_178_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_178_V_ap_vld : OUT STD_LOGIC;
        res_179_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_179_V_ap_vld : OUT STD_LOGIC;
        res_180_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_180_V_ap_vld : OUT STD_LOGIC;
        res_181_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_181_V_ap_vld : OUT STD_LOGIC;
        res_182_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_182_V_ap_vld : OUT STD_LOGIC;
        res_183_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_183_V_ap_vld : OUT STD_LOGIC;
        res_185_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_185_V_ap_vld : OUT STD_LOGIC;
        res_186_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_186_V_ap_vld : OUT STD_LOGIC;
        res_187_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_187_V_ap_vld : OUT STD_LOGIC;
        res_188_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_188_V_ap_vld : OUT STD_LOGIC;
        res_189_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_189_V_ap_vld : OUT STD_LOGIC;
        res_190_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_190_V_ap_vld : OUT STD_LOGIC;
        res_191_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_191_V_ap_vld : OUT STD_LOGIC;
        res_192_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_192_V_ap_vld : OUT STD_LOGIC;
        res_193_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_193_V_ap_vld : OUT STD_LOGIC;
        res_194_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_194_V_ap_vld : OUT STD_LOGIC;
        res_195_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_195_V_ap_vld : OUT STD_LOGIC;
        res_196_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_196_V_ap_vld : OUT STD_LOGIC;
        res_197_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_197_V_ap_vld : OUT STD_LOGIC;
        res_198_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_198_V_ap_vld : OUT STD_LOGIC;
        res_199_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_199_V_ap_vld : OUT STD_LOGIC;
        p_read10 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read11 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read12 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read13 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read14 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read15 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read16 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read17 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read18 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read19 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read20 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read21 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read22 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read23 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read24 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read25 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read26 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read27 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read28 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read29 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read30 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read31 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read32 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read33 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read34 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read35 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read36 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read37 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read38 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read39 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read40 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read41 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read42 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read43 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read44 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read45 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read46 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read47 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read48 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read49 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read50 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read51 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read52 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read53 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read54 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read55 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read56 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read57 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read58 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read59 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read60 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read61 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read62 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read63 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read64 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read65 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read66 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read67 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read68 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read69 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read70 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read71 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read72 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read73 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read74 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read75 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read76 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read77 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read78 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read79 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read80 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read81 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read82 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read83 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read84 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read85 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read86 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read87 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read88 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read89 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read90 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read91 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read92 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read93 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read94 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read95 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read96 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read97 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read98 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read99 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read100 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read101 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read102 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read103 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read104 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read105 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read106 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read107 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read108 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read109 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read110 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read111 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read112 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read113 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read114 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read115 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read116 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read117 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read118 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read119 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read120 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read121 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read122 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read123 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read124 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read125 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read126 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read127 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read128 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read129 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read130 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read131 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read132 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read133 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read134 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read135 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read136 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read137 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read138 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read139 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read140 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read141 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read142 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read143 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read144 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read145 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read146 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read147 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read148 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read149 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read150 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read151 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read152 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read153 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read154 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read155 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read156 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read157 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read158 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read159 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read160 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read161 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read162 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read163 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read164 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read165 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read166 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read167 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read168 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read169 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read170 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read171 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read172 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read173 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read174 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read175 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read176 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read177 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read178 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read179 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read180 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read181 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read182 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read183 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read184 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read185 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read186 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read187 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read188 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read189 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read190 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read191 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read192 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read193 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read194 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read195 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read196 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read197 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read198 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read199 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component fifo_w10_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (9 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (9 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w16_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (15 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (15 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0 : component conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_start,
        ap_done => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done,
        ap_continue => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue,
        ap_idle => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_idle,
        ap_ready => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_ready,
        dense_data_1_0_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_0_V,
        dense_data_1_0_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_0_V_ap_vld,
        dense_data_1_1_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_1_V,
        dense_data_1_1_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_1_V_ap_vld,
        dense_data_1_2_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_2_V,
        dense_data_1_2_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_2_V_ap_vld,
        dense_data_1_3_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_3_V,
        dense_data_1_3_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_3_V_ap_vld,
        dense_data_1_4_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_4_V,
        dense_data_1_4_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_4_V_ap_vld,
        dense_data_1_5_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_5_V,
        dense_data_1_5_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_5_V_ap_vld,
        dense_data_1_6_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_6_V,
        dense_data_1_6_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_6_V_ap_vld,
        dense_data_1_7_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_7_V,
        dense_data_1_7_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_7_V_ap_vld,
        dense_data_1_8_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_8_V,
        dense_data_1_8_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_8_V_ap_vld,
        dense_data_1_9_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_9_V,
        dense_data_1_9_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_9_V_ap_vld,
        dense_data_1_10_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_10_V,
        dense_data_1_10_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_10_V_ap_vld,
        dense_data_1_11_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_11_V,
        dense_data_1_11_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_11_V_ap_vld,
        dense_data_1_12_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_12_V,
        dense_data_1_12_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_12_V_ap_vld,
        dense_data_1_13_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_13_V,
        dense_data_1_13_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_13_V_ap_vld,
        dense_data_1_14_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_14_V,
        dense_data_1_14_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_14_V_ap_vld,
        dense_data_2_0_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_0_V,
        dense_data_2_0_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_0_V_ap_vld,
        dense_data_2_1_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_1_V,
        dense_data_2_1_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_1_V_ap_vld,
        dense_data_2_2_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_2_V,
        dense_data_2_2_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_2_V_ap_vld,
        dense_data_2_3_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_3_V,
        dense_data_2_3_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_3_V_ap_vld,
        dense_data_2_4_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_4_V,
        dense_data_2_4_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_4_V_ap_vld,
        dense_data_2_5_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_5_V,
        dense_data_2_5_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_5_V_ap_vld,
        dense_data_2_6_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_6_V,
        dense_data_2_6_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_6_V_ap_vld,
        dense_data_2_7_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_7_V,
        dense_data_2_7_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_7_V_ap_vld,
        dense_data_2_8_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_8_V,
        dense_data_2_8_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_8_V_ap_vld,
        dense_data_2_9_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_9_V,
        dense_data_2_9_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_9_V_ap_vld,
        dense_data_2_10_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_10_V,
        dense_data_2_10_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_10_V_ap_vld,
        dense_data_2_11_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_11_V,
        dense_data_2_11_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_11_V_ap_vld,
        dense_data_2_12_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_12_V,
        dense_data_2_12_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_12_V_ap_vld,
        dense_data_2_13_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_13_V,
        dense_data_2_13_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_13_V_ap_vld,
        dense_data_2_14_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_14_V,
        dense_data_2_14_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_14_V_ap_vld,
        dense_data_3_0_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_0_V,
        dense_data_3_0_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_0_V_ap_vld,
        dense_data_3_1_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_1_V,
        dense_data_3_1_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_1_V_ap_vld,
        dense_data_3_2_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_2_V,
        dense_data_3_2_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_2_V_ap_vld,
        dense_data_3_3_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_3_V,
        dense_data_3_3_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_3_V_ap_vld,
        dense_data_3_4_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_4_V,
        dense_data_3_4_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_4_V_ap_vld,
        dense_data_3_5_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_5_V,
        dense_data_3_5_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_5_V_ap_vld,
        dense_data_3_6_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_6_V,
        dense_data_3_6_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_6_V_ap_vld,
        dense_data_3_7_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_7_V,
        dense_data_3_7_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_7_V_ap_vld,
        dense_data_3_8_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_8_V,
        dense_data_3_8_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_8_V_ap_vld,
        dense_data_3_9_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_9_V,
        dense_data_3_9_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_9_V_ap_vld,
        dense_data_3_10_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_10_V,
        dense_data_3_10_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_10_V_ap_vld,
        dense_data_3_11_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_11_V,
        dense_data_3_11_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_11_V_ap_vld,
        dense_data_3_12_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_12_V,
        dense_data_3_12_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_12_V_ap_vld,
        dense_data_3_13_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_13_V,
        dense_data_3_13_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_13_V_ap_vld,
        dense_data_3_14_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_14_V,
        dense_data_3_14_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_14_V_ap_vld,
        dense_data_4_0_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_0_V,
        dense_data_4_0_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_0_V_ap_vld,
        dense_data_4_1_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_1_V,
        dense_data_4_1_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_1_V_ap_vld,
        dense_data_4_2_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_2_V,
        dense_data_4_2_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_2_V_ap_vld,
        dense_data_4_3_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_3_V,
        dense_data_4_3_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_3_V_ap_vld,
        dense_data_4_4_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_4_V,
        dense_data_4_4_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_4_V_ap_vld,
        dense_data_4_5_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_5_V,
        dense_data_4_5_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_5_V_ap_vld,
        dense_data_4_6_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_6_V,
        dense_data_4_6_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_6_V_ap_vld,
        dense_data_4_7_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_7_V,
        dense_data_4_7_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_7_V_ap_vld,
        dense_data_4_8_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_8_V,
        dense_data_4_8_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_8_V_ap_vld,
        dense_data_4_9_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_9_V,
        dense_data_4_9_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_9_V_ap_vld,
        dense_data_4_10_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_10_V,
        dense_data_4_10_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_10_V_ap_vld,
        dense_data_4_11_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_11_V,
        dense_data_4_11_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_11_V_ap_vld,
        dense_data_4_12_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_12_V,
        dense_data_4_12_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_12_V_ap_vld,
        dense_data_4_13_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_13_V,
        dense_data_4_13_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_13_V_ap_vld,
        dense_data_4_14_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_14_V,
        dense_data_4_14_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_14_V_ap_vld,
        dense_data_5_0_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_0_V,
        dense_data_5_0_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_0_V_ap_vld,
        dense_data_5_1_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_1_V,
        dense_data_5_1_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_1_V_ap_vld,
        dense_data_5_2_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_2_V,
        dense_data_5_2_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_2_V_ap_vld,
        dense_data_5_3_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_3_V,
        dense_data_5_3_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_3_V_ap_vld,
        dense_data_5_4_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_4_V,
        dense_data_5_4_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_4_V_ap_vld,
        dense_data_5_5_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_5_V,
        dense_data_5_5_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_5_V_ap_vld,
        dense_data_5_6_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_6_V,
        dense_data_5_6_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_6_V_ap_vld,
        dense_data_5_7_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_7_V,
        dense_data_5_7_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_7_V_ap_vld,
        dense_data_5_8_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_8_V,
        dense_data_5_8_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_8_V_ap_vld,
        dense_data_5_9_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_9_V,
        dense_data_5_9_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_9_V_ap_vld,
        dense_data_5_10_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_10_V,
        dense_data_5_10_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_10_V_ap_vld,
        dense_data_5_11_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_11_V,
        dense_data_5_11_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_11_V_ap_vld,
        dense_data_5_12_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_12_V,
        dense_data_5_12_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_12_V_ap_vld,
        dense_data_5_13_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_13_V,
        dense_data_5_13_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_13_V_ap_vld,
        dense_data_5_14_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_14_V,
        dense_data_5_14_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_14_V_ap_vld,
        dense_data_6_0_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_0_V,
        dense_data_6_0_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_0_V_ap_vld,
        dense_data_6_1_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_1_V,
        dense_data_6_1_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_1_V_ap_vld,
        dense_data_6_2_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_2_V,
        dense_data_6_2_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_2_V_ap_vld,
        dense_data_6_3_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_3_V,
        dense_data_6_3_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_3_V_ap_vld,
        dense_data_6_4_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_4_V,
        dense_data_6_4_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_4_V_ap_vld,
        dense_data_6_5_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_5_V,
        dense_data_6_5_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_5_V_ap_vld,
        dense_data_6_6_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_6_V,
        dense_data_6_6_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_6_V_ap_vld,
        dense_data_6_7_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_7_V,
        dense_data_6_7_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_7_V_ap_vld,
        dense_data_6_8_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_8_V,
        dense_data_6_8_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_8_V_ap_vld,
        dense_data_6_9_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_9_V,
        dense_data_6_9_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_9_V_ap_vld,
        dense_data_6_10_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_10_V,
        dense_data_6_10_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_10_V_ap_vld,
        dense_data_6_11_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_11_V,
        dense_data_6_11_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_11_V_ap_vld,
        dense_data_6_12_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_12_V,
        dense_data_6_12_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_12_V_ap_vld,
        dense_data_6_13_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_13_V,
        dense_data_6_13_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_13_V_ap_vld,
        dense_data_6_14_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_14_V,
        dense_data_6_14_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_14_V_ap_vld,
        dense_data_7_0_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_0_V,
        dense_data_7_0_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_0_V_ap_vld,
        dense_data_7_1_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_1_V,
        dense_data_7_1_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_1_V_ap_vld,
        dense_data_7_2_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_2_V,
        dense_data_7_2_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_2_V_ap_vld,
        dense_data_7_3_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_3_V,
        dense_data_7_3_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_3_V_ap_vld,
        dense_data_7_4_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_4_V,
        dense_data_7_4_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_4_V_ap_vld,
        dense_data_7_5_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_5_V,
        dense_data_7_5_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_5_V_ap_vld,
        dense_data_7_6_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_6_V,
        dense_data_7_6_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_6_V_ap_vld,
        dense_data_7_7_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_7_V,
        dense_data_7_7_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_7_V_ap_vld,
        dense_data_7_8_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_8_V,
        dense_data_7_8_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_8_V_ap_vld,
        dense_data_7_9_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_9_V,
        dense_data_7_9_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_9_V_ap_vld,
        dense_data_7_10_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_10_V,
        dense_data_7_10_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_10_V_ap_vld,
        dense_data_7_11_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_11_V,
        dense_data_7_11_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_11_V_ap_vld,
        dense_data_7_12_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_12_V,
        dense_data_7_12_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_12_V_ap_vld,
        dense_data_7_13_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_13_V,
        dense_data_7_13_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_13_V_ap_vld,
        dense_data_7_14_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_14_V,
        dense_data_7_14_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_14_V_ap_vld,
        dense_data_8_0_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_0_V,
        dense_data_8_0_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_0_V_ap_vld,
        dense_data_8_1_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_1_V,
        dense_data_8_1_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_1_V_ap_vld,
        dense_data_8_2_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_2_V,
        dense_data_8_2_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_2_V_ap_vld,
        dense_data_8_3_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_3_V,
        dense_data_8_3_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_3_V_ap_vld,
        dense_data_8_4_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_4_V,
        dense_data_8_4_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_4_V_ap_vld,
        dense_data_8_5_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_5_V,
        dense_data_8_5_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_5_V_ap_vld,
        dense_data_8_6_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_6_V,
        dense_data_8_6_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_6_V_ap_vld,
        dense_data_8_7_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_7_V,
        dense_data_8_7_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_7_V_ap_vld,
        dense_data_8_8_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_8_V,
        dense_data_8_8_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_8_V_ap_vld,
        dense_data_8_9_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_9_V,
        dense_data_8_9_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_9_V_ap_vld,
        dense_data_8_10_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_10_V,
        dense_data_8_10_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_10_V_ap_vld,
        dense_data_8_11_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_11_V,
        dense_data_8_11_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_11_V_ap_vld,
        dense_data_8_12_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_12_V,
        dense_data_8_12_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_12_V_ap_vld,
        dense_data_8_13_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_13_V,
        dense_data_8_13_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_13_V_ap_vld,
        dense_data_8_14_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_14_V,
        dense_data_8_14_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_14_V_ap_vld,
        dense_data_9_0_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_0_V,
        dense_data_9_0_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_0_V_ap_vld,
        dense_data_9_1_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_1_V,
        dense_data_9_1_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_1_V_ap_vld,
        dense_data_9_2_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_2_V,
        dense_data_9_2_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_2_V_ap_vld,
        dense_data_9_3_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_3_V,
        dense_data_9_3_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_3_V_ap_vld,
        dense_data_9_4_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_4_V,
        dense_data_9_4_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_4_V_ap_vld,
        dense_data_9_5_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_5_V,
        dense_data_9_5_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_5_V_ap_vld,
        dense_data_9_6_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_6_V,
        dense_data_9_6_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_6_V_ap_vld,
        dense_data_9_7_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_7_V,
        dense_data_9_7_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_7_V_ap_vld,
        dense_data_9_8_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_8_V,
        dense_data_9_8_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_8_V_ap_vld,
        dense_data_9_9_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_9_V,
        dense_data_9_9_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_9_V_ap_vld,
        dense_data_9_10_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_10_V,
        dense_data_9_10_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_10_V_ap_vld,
        dense_data_9_11_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_11_V,
        dense_data_9_11_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_11_V_ap_vld,
        dense_data_9_12_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_12_V,
        dense_data_9_12_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_12_V_ap_vld,
        dense_data_9_13_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_13_V,
        dense_data_9_13_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_13_V_ap_vld,
        dense_data_9_14_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_14_V,
        dense_data_9_14_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_14_V_ap_vld,
        dense_data_10_0_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_0_V,
        dense_data_10_0_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_0_V_ap_vld,
        dense_data_10_1_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_1_V,
        dense_data_10_1_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_1_V_ap_vld,
        dense_data_10_2_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_2_V,
        dense_data_10_2_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_2_V_ap_vld,
        dense_data_10_3_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_3_V,
        dense_data_10_3_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_3_V_ap_vld,
        dense_data_10_4_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_4_V,
        dense_data_10_4_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_4_V_ap_vld,
        dense_data_10_5_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_5_V,
        dense_data_10_5_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_5_V_ap_vld,
        dense_data_10_6_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_6_V,
        dense_data_10_6_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_6_V_ap_vld,
        dense_data_10_7_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_7_V,
        dense_data_10_7_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_7_V_ap_vld,
        dense_data_10_8_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_8_V,
        dense_data_10_8_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_8_V_ap_vld,
        dense_data_10_9_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_9_V,
        dense_data_10_9_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_9_V_ap_vld,
        dense_data_10_10_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_10_V,
        dense_data_10_10_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_10_V_ap_vld,
        dense_data_10_11_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_11_V,
        dense_data_10_11_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_11_V_ap_vld,
        dense_data_10_12_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_12_V,
        dense_data_10_12_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_12_V_ap_vld,
        dense_data_10_13_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_13_V,
        dense_data_10_13_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_13_V_ap_vld,
        dense_data_10_14_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_14_V,
        dense_data_10_14_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_14_V_ap_vld,
        data_V_dout => data_V_dout,
        data_V_empty_n => data_V_empty_n,
        data_V_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_data_V_read);

    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0 : component dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_start,
        ap_done => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done,
        ap_continue => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_continue,
        ap_idle => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_idle,
        ap_ready => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_ready,
        data_0_V => dense_data_1_0_V_i_channel_dout,
        data_1_V => dense_data_1_1_V_i_channel_dout,
        data_2_V => dense_data_1_2_V_i_channel_dout,
        data_3_V => dense_data_1_3_V_i_channel_dout,
        data_4_V => dense_data_1_4_V_i_channel_dout,
        data_5_V => dense_data_1_5_V_i_channel_dout,
        data_6_V => dense_data_1_6_V_i_channel_dout,
        data_7_V => dense_data_1_7_V_i_channel_dout,
        data_8_V => dense_data_1_8_V_i_channel_dout,
        data_9_V => dense_data_1_9_V_i_channel_dout,
        data_10_V => dense_data_1_10_V_i_channel_dout,
        data_11_V => dense_data_1_11_V_i_channel_dout,
        data_12_V => dense_data_1_12_V_i_channel_dout,
        data_13_V => dense_data_1_13_V_i_channel_dout,
        data_14_V => dense_data_1_14_V_i_channel_dout,
        ap_return_0 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_0,
        ap_return_1 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_1,
        ap_return_2 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_2,
        ap_return_3 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_3,
        ap_return_4 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_4,
        ap_return_5 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_5,
        ap_return_6 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_6,
        ap_return_7 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_7,
        ap_return_8 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_8,
        ap_return_9 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_9,
        ap_return_10 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_10,
        ap_return_11 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_11,
        ap_return_12 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_12,
        ap_return_13 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_13,
        ap_return_14 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_14,
        ap_return_15 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_15,
        ap_return_16 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_16,
        ap_return_17 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_17,
        ap_return_18 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_18,
        ap_return_19 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_19);

    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0 : component dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_start,
        ap_done => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done,
        ap_continue => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_continue,
        ap_idle => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_idle,
        ap_ready => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_ready,
        data_0_V => dense_data_2_0_V_i_channel_dout,
        data_1_V => dense_data_2_1_V_i_channel_dout,
        data_2_V => dense_data_2_2_V_i_channel_dout,
        data_3_V => dense_data_2_3_V_i_channel_dout,
        data_4_V => dense_data_2_4_V_i_channel_dout,
        data_5_V => dense_data_2_5_V_i_channel_dout,
        data_6_V => dense_data_2_6_V_i_channel_dout,
        data_7_V => dense_data_2_7_V_i_channel_dout,
        data_8_V => dense_data_2_8_V_i_channel_dout,
        data_9_V => dense_data_2_9_V_i_channel_dout,
        data_10_V => dense_data_2_10_V_i_channel_dout,
        data_11_V => dense_data_2_11_V_i_channel_dout,
        data_12_V => dense_data_2_12_V_i_channel_dout,
        data_13_V => dense_data_2_13_V_i_channel_dout,
        data_14_V => dense_data_2_14_V_i_channel_dout,
        ap_return_0 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_0,
        ap_return_1 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_1,
        ap_return_2 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_2,
        ap_return_3 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_3,
        ap_return_4 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_4,
        ap_return_5 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_5,
        ap_return_6 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_6,
        ap_return_7 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_7,
        ap_return_8 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_8,
        ap_return_9 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_9,
        ap_return_10 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_10,
        ap_return_11 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_11,
        ap_return_12 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_12,
        ap_return_13 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_13,
        ap_return_14 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_14,
        ap_return_15 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_15,
        ap_return_16 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_16,
        ap_return_17 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_17,
        ap_return_18 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_18,
        ap_return_19 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_19);

    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0 : component dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_start,
        ap_done => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done,
        ap_continue => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_continue,
        ap_idle => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_idle,
        ap_ready => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_ready,
        data_0_V => dense_data_3_0_V_i_channel_dout,
        data_1_V => dense_data_3_1_V_i_channel_dout,
        data_2_V => dense_data_3_2_V_i_channel_dout,
        data_3_V => dense_data_3_3_V_i_channel_dout,
        data_4_V => dense_data_3_4_V_i_channel_dout,
        data_5_V => dense_data_3_5_V_i_channel_dout,
        data_6_V => dense_data_3_6_V_i_channel_dout,
        data_7_V => dense_data_3_7_V_i_channel_dout,
        data_8_V => dense_data_3_8_V_i_channel_dout,
        data_9_V => dense_data_3_9_V_i_channel_dout,
        data_10_V => dense_data_3_10_V_i_channel_dout,
        data_11_V => dense_data_3_11_V_i_channel_dout,
        data_12_V => dense_data_3_12_V_i_channel_dout,
        data_13_V => dense_data_3_13_V_i_channel_dout,
        data_14_V => dense_data_3_14_V_i_channel_dout,
        ap_return_0 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_0,
        ap_return_1 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_1,
        ap_return_2 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_2,
        ap_return_3 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_3,
        ap_return_4 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_4,
        ap_return_5 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_5,
        ap_return_6 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_6,
        ap_return_7 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_7,
        ap_return_8 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_8,
        ap_return_9 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_9,
        ap_return_10 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_10,
        ap_return_11 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_11,
        ap_return_12 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_12,
        ap_return_13 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_13,
        ap_return_14 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_14,
        ap_return_15 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_15,
        ap_return_16 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_16,
        ap_return_17 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_17,
        ap_return_18 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_18,
        ap_return_19 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_19);

    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0 : component dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_start,
        ap_done => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done,
        ap_continue => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_continue,
        ap_idle => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_idle,
        ap_ready => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_ready,
        data_0_V => dense_data_4_0_V_i_channel_dout,
        data_1_V => dense_data_4_1_V_i_channel_dout,
        data_2_V => dense_data_4_2_V_i_channel_dout,
        data_3_V => dense_data_4_3_V_i_channel_dout,
        data_4_V => dense_data_4_4_V_i_channel_dout,
        data_5_V => dense_data_4_5_V_i_channel_dout,
        data_6_V => dense_data_4_6_V_i_channel_dout,
        data_7_V => dense_data_4_7_V_i_channel_dout,
        data_8_V => dense_data_4_8_V_i_channel_dout,
        data_9_V => dense_data_4_9_V_i_channel_dout,
        data_10_V => dense_data_4_10_V_i_channel_dout,
        data_11_V => dense_data_4_11_V_i_channel_dout,
        data_12_V => dense_data_4_12_V_i_channel_dout,
        data_13_V => dense_data_4_13_V_i_channel_dout,
        data_14_V => dense_data_4_14_V_i_channel_dout,
        ap_return_0 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_0,
        ap_return_1 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_1,
        ap_return_2 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_2,
        ap_return_3 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_3,
        ap_return_4 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_4,
        ap_return_5 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_5,
        ap_return_6 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_6,
        ap_return_7 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_7,
        ap_return_8 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_8,
        ap_return_9 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_9,
        ap_return_10 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_10,
        ap_return_11 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_11,
        ap_return_12 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_12,
        ap_return_13 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_13,
        ap_return_14 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_14,
        ap_return_15 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_15,
        ap_return_16 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_16,
        ap_return_17 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_17,
        ap_return_18 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_18,
        ap_return_19 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_19);

    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0 : component dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_start,
        ap_done => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done,
        ap_continue => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_continue,
        ap_idle => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_idle,
        ap_ready => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_ready,
        data_0_V => dense_data_5_0_V_i_channel_dout,
        data_1_V => dense_data_5_1_V_i_channel_dout,
        data_2_V => dense_data_5_2_V_i_channel_dout,
        data_3_V => dense_data_5_3_V_i_channel_dout,
        data_4_V => dense_data_5_4_V_i_channel_dout,
        data_5_V => dense_data_5_5_V_i_channel_dout,
        data_6_V => dense_data_5_6_V_i_channel_dout,
        data_7_V => dense_data_5_7_V_i_channel_dout,
        data_8_V => dense_data_5_8_V_i_channel_dout,
        data_9_V => dense_data_5_9_V_i_channel_dout,
        data_10_V => dense_data_5_10_V_i_channel_dout,
        data_11_V => dense_data_5_11_V_i_channel_dout,
        data_12_V => dense_data_5_12_V_i_channel_dout,
        data_13_V => dense_data_5_13_V_i_channel_dout,
        data_14_V => dense_data_5_14_V_i_channel_dout,
        ap_return_0 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_0,
        ap_return_1 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_1,
        ap_return_2 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_2,
        ap_return_3 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_3,
        ap_return_4 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_4,
        ap_return_5 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_5,
        ap_return_6 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_6,
        ap_return_7 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_7,
        ap_return_8 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_8,
        ap_return_9 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_9,
        ap_return_10 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_10,
        ap_return_11 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_11,
        ap_return_12 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_12,
        ap_return_13 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_13,
        ap_return_14 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_14,
        ap_return_15 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_15,
        ap_return_16 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_16,
        ap_return_17 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_17,
        ap_return_18 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_18,
        ap_return_19 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_19);

    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0 : component dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_start,
        ap_done => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done,
        ap_continue => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_continue,
        ap_idle => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_idle,
        ap_ready => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_ready,
        data_0_V => dense_data_6_0_V_i_channel_dout,
        data_1_V => dense_data_6_1_V_i_channel_dout,
        data_2_V => dense_data_6_2_V_i_channel_dout,
        data_3_V => dense_data_6_3_V_i_channel_dout,
        data_4_V => dense_data_6_4_V_i_channel_dout,
        data_5_V => dense_data_6_5_V_i_channel_dout,
        data_6_V => dense_data_6_6_V_i_channel_dout,
        data_7_V => dense_data_6_7_V_i_channel_dout,
        data_8_V => dense_data_6_8_V_i_channel_dout,
        data_9_V => dense_data_6_9_V_i_channel_dout,
        data_10_V => dense_data_6_10_V_i_channel_dout,
        data_11_V => dense_data_6_11_V_i_channel_dout,
        data_12_V => dense_data_6_12_V_i_channel_dout,
        data_13_V => dense_data_6_13_V_i_channel_dout,
        data_14_V => dense_data_6_14_V_i_channel_dout,
        ap_return_0 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_0,
        ap_return_1 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_1,
        ap_return_2 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_2,
        ap_return_3 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_3,
        ap_return_4 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_4,
        ap_return_5 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_5,
        ap_return_6 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_6,
        ap_return_7 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_7,
        ap_return_8 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_8,
        ap_return_9 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_9,
        ap_return_10 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_10,
        ap_return_11 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_11,
        ap_return_12 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_12,
        ap_return_13 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_13,
        ap_return_14 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_14,
        ap_return_15 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_15,
        ap_return_16 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_16,
        ap_return_17 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_17,
        ap_return_18 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_18,
        ap_return_19 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_19);

    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0 : component dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_start,
        ap_done => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done,
        ap_continue => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_continue,
        ap_idle => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_idle,
        ap_ready => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_ready,
        data_0_V => dense_data_7_0_V_i_channel_dout,
        data_1_V => dense_data_7_1_V_i_channel_dout,
        data_2_V => dense_data_7_2_V_i_channel_dout,
        data_3_V => dense_data_7_3_V_i_channel_dout,
        data_4_V => dense_data_7_4_V_i_channel_dout,
        data_5_V => dense_data_7_5_V_i_channel_dout,
        data_6_V => dense_data_7_6_V_i_channel_dout,
        data_7_V => dense_data_7_7_V_i_channel_dout,
        data_8_V => dense_data_7_8_V_i_channel_dout,
        data_9_V => dense_data_7_9_V_i_channel_dout,
        data_10_V => dense_data_7_10_V_i_channel_dout,
        data_11_V => dense_data_7_11_V_i_channel_dout,
        data_12_V => dense_data_7_12_V_i_channel_dout,
        data_13_V => dense_data_7_13_V_i_channel_dout,
        data_14_V => dense_data_7_14_V_i_channel_dout,
        ap_return_0 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_0,
        ap_return_1 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_1,
        ap_return_2 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_2,
        ap_return_3 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_3,
        ap_return_4 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_4,
        ap_return_5 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_5,
        ap_return_6 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_6,
        ap_return_7 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_7,
        ap_return_8 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_8,
        ap_return_9 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_9,
        ap_return_10 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_10,
        ap_return_11 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_11,
        ap_return_12 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_12,
        ap_return_13 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_13,
        ap_return_14 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_14,
        ap_return_15 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_15,
        ap_return_16 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_16,
        ap_return_17 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_17,
        ap_return_18 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_18,
        ap_return_19 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_19);

    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0 : component dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_start,
        ap_done => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done,
        ap_continue => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_continue,
        ap_idle => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_idle,
        ap_ready => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_ready,
        data_0_V => dense_data_8_0_V_i_channel_dout,
        data_1_V => dense_data_8_1_V_i_channel_dout,
        data_2_V => dense_data_8_2_V_i_channel_dout,
        data_3_V => dense_data_8_3_V_i_channel_dout,
        data_4_V => dense_data_8_4_V_i_channel_dout,
        data_5_V => dense_data_8_5_V_i_channel_dout,
        data_6_V => dense_data_8_6_V_i_channel_dout,
        data_7_V => dense_data_8_7_V_i_channel_dout,
        data_8_V => dense_data_8_8_V_i_channel_dout,
        data_9_V => dense_data_8_9_V_i_channel_dout,
        data_10_V => dense_data_8_10_V_i_channel_dout,
        data_11_V => dense_data_8_11_V_i_channel_dout,
        data_12_V => dense_data_8_12_V_i_channel_dout,
        data_13_V => dense_data_8_13_V_i_channel_dout,
        data_14_V => dense_data_8_14_V_i_channel_dout,
        ap_return_0 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_0,
        ap_return_1 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_1,
        ap_return_2 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_2,
        ap_return_3 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_3,
        ap_return_4 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_4,
        ap_return_5 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_5,
        ap_return_6 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_6,
        ap_return_7 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_7,
        ap_return_8 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_8,
        ap_return_9 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_9,
        ap_return_10 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_10,
        ap_return_11 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_11,
        ap_return_12 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_12,
        ap_return_13 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_13,
        ap_return_14 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_14,
        ap_return_15 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_15,
        ap_return_16 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_16,
        ap_return_17 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_17,
        ap_return_18 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_18,
        ap_return_19 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_19);

    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0 : component dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_start,
        ap_done => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done,
        ap_continue => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_continue,
        ap_idle => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_idle,
        ap_ready => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_ready,
        data_0_V => dense_data_9_0_V_i_channel_dout,
        data_1_V => dense_data_9_1_V_i_channel_dout,
        data_2_V => dense_data_9_2_V_i_channel_dout,
        data_3_V => dense_data_9_3_V_i_channel_dout,
        data_4_V => dense_data_9_4_V_i_channel_dout,
        data_5_V => dense_data_9_5_V_i_channel_dout,
        data_6_V => dense_data_9_6_V_i_channel_dout,
        data_7_V => dense_data_9_7_V_i_channel_dout,
        data_8_V => dense_data_9_8_V_i_channel_dout,
        data_9_V => dense_data_9_9_V_i_channel_dout,
        data_10_V => dense_data_9_10_V_i_channel_dout,
        data_11_V => dense_data_9_11_V_i_channel_dout,
        data_12_V => dense_data_9_12_V_i_channel_dout,
        data_13_V => dense_data_9_13_V_i_channel_dout,
        data_14_V => dense_data_9_14_V_i_channel_dout,
        ap_return_0 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_0,
        ap_return_1 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_1,
        ap_return_2 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_2,
        ap_return_3 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_3,
        ap_return_4 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_4,
        ap_return_5 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_5,
        ap_return_6 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_6,
        ap_return_7 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_7,
        ap_return_8 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_8,
        ap_return_9 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_9,
        ap_return_10 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_10,
        ap_return_11 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_11,
        ap_return_12 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_12,
        ap_return_13 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_13,
        ap_return_14 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_14,
        ap_return_15 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_15,
        ap_return_16 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_16,
        ap_return_17 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_17,
        ap_return_18 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_18,
        ap_return_19 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_19);

    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0 : component dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_start,
        ap_done => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done,
        ap_continue => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_continue,
        ap_idle => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_idle,
        ap_ready => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_ready,
        data_0_V => dense_data_10_0_V_i_channel_dout,
        data_1_V => dense_data_10_1_V_i_channel_dout,
        data_2_V => dense_data_10_2_V_i_channel_dout,
        data_3_V => dense_data_10_3_V_i_channel_dout,
        data_4_V => dense_data_10_4_V_i_channel_dout,
        data_5_V => dense_data_10_5_V_i_channel_dout,
        data_6_V => dense_data_10_6_V_i_channel_dout,
        data_7_V => dense_data_10_7_V_i_channel_dout,
        data_8_V => dense_data_10_8_V_i_channel_dout,
        data_9_V => dense_data_10_9_V_i_channel_dout,
        data_10_V => dense_data_10_10_V_i_channel_dout,
        data_11_V => dense_data_10_11_V_i_channel_dout,
        data_12_V => dense_data_10_12_V_i_channel_dout,
        data_13_V => dense_data_10_13_V_i_channel_dout,
        data_14_V => dense_data_10_14_V_i_channel_dout,
        ap_return_0 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_0,
        ap_return_1 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_1,
        ap_return_2 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_2,
        ap_return_3 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_3,
        ap_return_4 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_4,
        ap_return_5 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_5,
        ap_return_6 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_6,
        ap_return_7 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_7,
        ap_return_8 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_8,
        ap_return_9 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_9,
        ap_return_10 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_10,
        ap_return_11 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_11,
        ap_return_12 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_12,
        ap_return_13 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_13,
        ap_return_14 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_14,
        ap_return_15 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_15,
        ap_return_16 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_16,
        ap_return_17 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_17,
        ap_return_18 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_18,
        ap_return_19 => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_19);

    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0 : component conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_start,
        ap_done => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_done,
        ap_continue => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_continue,
        ap_idle => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_idle,
        ap_ready => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready,
        res_184_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_184_V,
        res_184_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_184_V_ap_vld,
        p_read => dense_res_10_4_i_channel_dout,
        res_164_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_164_V,
        res_164_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_164_V_ap_vld,
        p_read1 => dense_res_9_4_i_channel_dout,
        res_144_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_144_V,
        res_144_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_144_V_ap_vld,
        p_read2 => dense_res_8_4_i_channel_dout,
        res_124_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_124_V,
        res_124_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_124_V_ap_vld,
        p_read3 => dense_res_7_4_i_channel_dout,
        res_104_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_104_V,
        res_104_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_104_V_ap_vld,
        p_read4 => dense_res_6_4_i_channel_dout,
        res_84_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_84_V,
        res_84_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_84_V_ap_vld,
        p_read5 => dense_res_5_4_i_channel_dout,
        res_64_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_64_V,
        res_64_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_64_V_ap_vld,
        p_read6 => dense_res_4_4_i_channel_dout,
        res_44_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_44_V,
        res_44_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_44_V_ap_vld,
        p_read7 => dense_res_3_4_i_channel_dout,
        res_24_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_24_V,
        res_24_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_24_V_ap_vld,
        p_read8 => dense_res_2_4_i_channel_dout,
        res_4_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_4_V,
        res_4_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_4_V_ap_vld,
        p_read9 => dense_res_1_4_i_channel_dout,
        res_0_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_0_V,
        res_0_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_0_V_ap_vld,
        res_1_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_1_V,
        res_1_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_1_V_ap_vld,
        res_2_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_2_V,
        res_2_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_2_V_ap_vld,
        res_3_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_3_V,
        res_3_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_3_V_ap_vld,
        res_5_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_5_V,
        res_5_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_5_V_ap_vld,
        res_6_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_6_V,
        res_6_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_6_V_ap_vld,
        res_7_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_7_V,
        res_7_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_7_V_ap_vld,
        res_8_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_8_V,
        res_8_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_8_V_ap_vld,
        res_9_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_9_V,
        res_9_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_9_V_ap_vld,
        res_10_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_10_V,
        res_10_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_10_V_ap_vld,
        res_11_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_11_V,
        res_11_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_11_V_ap_vld,
        res_12_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_12_V,
        res_12_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_12_V_ap_vld,
        res_13_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_13_V,
        res_13_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_13_V_ap_vld,
        res_14_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_14_V,
        res_14_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_14_V_ap_vld,
        res_15_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_15_V,
        res_15_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_15_V_ap_vld,
        res_16_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_16_V,
        res_16_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_16_V_ap_vld,
        res_17_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_17_V,
        res_17_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_17_V_ap_vld,
        res_18_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_18_V,
        res_18_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_18_V_ap_vld,
        res_19_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_19_V,
        res_19_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_19_V_ap_vld,
        res_20_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_20_V,
        res_20_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_20_V_ap_vld,
        res_21_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_21_V,
        res_21_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_21_V_ap_vld,
        res_22_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_22_V,
        res_22_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_22_V_ap_vld,
        res_23_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_23_V,
        res_23_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_23_V_ap_vld,
        res_25_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_25_V,
        res_25_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_25_V_ap_vld,
        res_26_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_26_V,
        res_26_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_26_V_ap_vld,
        res_27_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_27_V,
        res_27_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_27_V_ap_vld,
        res_28_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_28_V,
        res_28_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_28_V_ap_vld,
        res_29_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_29_V,
        res_29_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_29_V_ap_vld,
        res_30_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_30_V,
        res_30_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_30_V_ap_vld,
        res_31_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_31_V,
        res_31_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_31_V_ap_vld,
        res_32_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_32_V,
        res_32_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_32_V_ap_vld,
        res_33_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_33_V,
        res_33_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_33_V_ap_vld,
        res_34_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_34_V,
        res_34_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_34_V_ap_vld,
        res_35_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_35_V,
        res_35_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_35_V_ap_vld,
        res_36_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_36_V,
        res_36_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_36_V_ap_vld,
        res_37_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_37_V,
        res_37_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_37_V_ap_vld,
        res_38_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_38_V,
        res_38_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_38_V_ap_vld,
        res_39_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_39_V,
        res_39_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_39_V_ap_vld,
        res_40_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_40_V,
        res_40_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_40_V_ap_vld,
        res_41_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_41_V,
        res_41_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_41_V_ap_vld,
        res_42_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_42_V,
        res_42_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_42_V_ap_vld,
        res_43_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_43_V,
        res_43_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_43_V_ap_vld,
        res_45_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_45_V,
        res_45_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_45_V_ap_vld,
        res_46_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_46_V,
        res_46_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_46_V_ap_vld,
        res_47_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_47_V,
        res_47_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_47_V_ap_vld,
        res_48_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_48_V,
        res_48_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_48_V_ap_vld,
        res_49_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_49_V,
        res_49_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_49_V_ap_vld,
        res_50_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_50_V,
        res_50_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_50_V_ap_vld,
        res_51_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_51_V,
        res_51_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_51_V_ap_vld,
        res_52_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_52_V,
        res_52_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_52_V_ap_vld,
        res_53_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_53_V,
        res_53_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_53_V_ap_vld,
        res_54_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_54_V,
        res_54_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_54_V_ap_vld,
        res_55_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_55_V,
        res_55_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_55_V_ap_vld,
        res_56_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_56_V,
        res_56_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_56_V_ap_vld,
        res_57_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_57_V,
        res_57_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_57_V_ap_vld,
        res_58_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_58_V,
        res_58_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_58_V_ap_vld,
        res_59_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_59_V,
        res_59_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_59_V_ap_vld,
        res_60_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_60_V,
        res_60_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_60_V_ap_vld,
        res_61_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_61_V,
        res_61_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_61_V_ap_vld,
        res_62_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_62_V,
        res_62_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_62_V_ap_vld,
        res_63_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_63_V,
        res_63_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_63_V_ap_vld,
        res_65_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_65_V,
        res_65_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_65_V_ap_vld,
        res_66_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_66_V,
        res_66_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_66_V_ap_vld,
        res_67_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_67_V,
        res_67_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_67_V_ap_vld,
        res_68_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_68_V,
        res_68_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_68_V_ap_vld,
        res_69_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_69_V,
        res_69_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_69_V_ap_vld,
        res_70_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_70_V,
        res_70_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_70_V_ap_vld,
        res_71_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_71_V,
        res_71_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_71_V_ap_vld,
        res_72_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_72_V,
        res_72_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_72_V_ap_vld,
        res_73_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_73_V,
        res_73_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_73_V_ap_vld,
        res_74_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_74_V,
        res_74_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_74_V_ap_vld,
        res_75_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_75_V,
        res_75_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_75_V_ap_vld,
        res_76_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_76_V,
        res_76_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_76_V_ap_vld,
        res_77_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_77_V,
        res_77_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_77_V_ap_vld,
        res_78_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_78_V,
        res_78_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_78_V_ap_vld,
        res_79_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_79_V,
        res_79_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_79_V_ap_vld,
        res_80_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_80_V,
        res_80_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_80_V_ap_vld,
        res_81_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_81_V,
        res_81_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_81_V_ap_vld,
        res_82_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_82_V,
        res_82_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_82_V_ap_vld,
        res_83_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_83_V,
        res_83_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_83_V_ap_vld,
        res_85_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_85_V,
        res_85_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_85_V_ap_vld,
        res_86_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_86_V,
        res_86_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_86_V_ap_vld,
        res_87_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_87_V,
        res_87_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_87_V_ap_vld,
        res_88_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_88_V,
        res_88_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_88_V_ap_vld,
        res_89_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_89_V,
        res_89_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_89_V_ap_vld,
        res_90_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_90_V,
        res_90_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_90_V_ap_vld,
        res_91_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_91_V,
        res_91_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_91_V_ap_vld,
        res_92_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_92_V,
        res_92_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_92_V_ap_vld,
        res_93_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_93_V,
        res_93_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_93_V_ap_vld,
        res_94_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_94_V,
        res_94_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_94_V_ap_vld,
        res_95_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_95_V,
        res_95_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_95_V_ap_vld,
        res_96_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_96_V,
        res_96_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_96_V_ap_vld,
        res_97_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_97_V,
        res_97_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_97_V_ap_vld,
        res_98_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_98_V,
        res_98_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_98_V_ap_vld,
        res_99_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_99_V,
        res_99_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_99_V_ap_vld,
        res_100_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_100_V,
        res_100_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_100_V_ap_vld,
        res_101_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_101_V,
        res_101_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_101_V_ap_vld,
        res_102_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_102_V,
        res_102_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_102_V_ap_vld,
        res_103_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_103_V,
        res_103_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_103_V_ap_vld,
        res_105_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_105_V,
        res_105_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_105_V_ap_vld,
        res_106_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_106_V,
        res_106_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_106_V_ap_vld,
        res_107_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_107_V,
        res_107_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_107_V_ap_vld,
        res_108_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_108_V,
        res_108_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_108_V_ap_vld,
        res_109_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_109_V,
        res_109_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_109_V_ap_vld,
        res_110_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_110_V,
        res_110_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_110_V_ap_vld,
        res_111_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_111_V,
        res_111_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_111_V_ap_vld,
        res_112_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_112_V,
        res_112_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_112_V_ap_vld,
        res_113_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_113_V,
        res_113_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_113_V_ap_vld,
        res_114_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_114_V,
        res_114_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_114_V_ap_vld,
        res_115_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_115_V,
        res_115_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_115_V_ap_vld,
        res_116_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_116_V,
        res_116_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_116_V_ap_vld,
        res_117_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_117_V,
        res_117_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_117_V_ap_vld,
        res_118_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_118_V,
        res_118_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_118_V_ap_vld,
        res_119_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_119_V,
        res_119_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_119_V_ap_vld,
        res_120_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_120_V,
        res_120_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_120_V_ap_vld,
        res_121_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_121_V,
        res_121_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_121_V_ap_vld,
        res_122_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_122_V,
        res_122_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_122_V_ap_vld,
        res_123_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_123_V,
        res_123_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_123_V_ap_vld,
        res_125_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_125_V,
        res_125_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_125_V_ap_vld,
        res_126_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_126_V,
        res_126_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_126_V_ap_vld,
        res_127_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_127_V,
        res_127_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_127_V_ap_vld,
        res_128_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_128_V,
        res_128_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_128_V_ap_vld,
        res_129_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_129_V,
        res_129_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_129_V_ap_vld,
        res_130_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_130_V,
        res_130_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_130_V_ap_vld,
        res_131_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_131_V,
        res_131_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_131_V_ap_vld,
        res_132_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_132_V,
        res_132_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_132_V_ap_vld,
        res_133_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_133_V,
        res_133_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_133_V_ap_vld,
        res_134_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_134_V,
        res_134_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_134_V_ap_vld,
        res_135_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_135_V,
        res_135_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_135_V_ap_vld,
        res_136_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_136_V,
        res_136_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_136_V_ap_vld,
        res_137_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_137_V,
        res_137_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_137_V_ap_vld,
        res_138_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_138_V,
        res_138_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_138_V_ap_vld,
        res_139_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_139_V,
        res_139_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_139_V_ap_vld,
        res_140_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_140_V,
        res_140_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_140_V_ap_vld,
        res_141_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_141_V,
        res_141_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_141_V_ap_vld,
        res_142_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_142_V,
        res_142_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_142_V_ap_vld,
        res_143_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_143_V,
        res_143_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_143_V_ap_vld,
        res_145_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_145_V,
        res_145_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_145_V_ap_vld,
        res_146_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_146_V,
        res_146_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_146_V_ap_vld,
        res_147_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_147_V,
        res_147_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_147_V_ap_vld,
        res_148_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_148_V,
        res_148_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_148_V_ap_vld,
        res_149_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_149_V,
        res_149_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_149_V_ap_vld,
        res_150_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_150_V,
        res_150_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_150_V_ap_vld,
        res_151_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_151_V,
        res_151_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_151_V_ap_vld,
        res_152_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_152_V,
        res_152_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_152_V_ap_vld,
        res_153_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_153_V,
        res_153_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_153_V_ap_vld,
        res_154_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_154_V,
        res_154_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_154_V_ap_vld,
        res_155_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_155_V,
        res_155_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_155_V_ap_vld,
        res_156_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_156_V,
        res_156_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_156_V_ap_vld,
        res_157_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_157_V,
        res_157_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_157_V_ap_vld,
        res_158_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_158_V,
        res_158_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_158_V_ap_vld,
        res_159_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_159_V,
        res_159_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_159_V_ap_vld,
        res_160_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_160_V,
        res_160_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_160_V_ap_vld,
        res_161_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_161_V,
        res_161_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_161_V_ap_vld,
        res_162_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_162_V,
        res_162_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_162_V_ap_vld,
        res_163_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_163_V,
        res_163_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_163_V_ap_vld,
        res_165_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_165_V,
        res_165_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_165_V_ap_vld,
        res_166_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_166_V,
        res_166_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_166_V_ap_vld,
        res_167_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_167_V,
        res_167_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_167_V_ap_vld,
        res_168_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_168_V,
        res_168_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_168_V_ap_vld,
        res_169_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_169_V,
        res_169_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_169_V_ap_vld,
        res_170_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_170_V,
        res_170_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_170_V_ap_vld,
        res_171_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_171_V,
        res_171_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_171_V_ap_vld,
        res_172_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_172_V,
        res_172_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_172_V_ap_vld,
        res_173_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_173_V,
        res_173_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_173_V_ap_vld,
        res_174_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_174_V,
        res_174_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_174_V_ap_vld,
        res_175_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_175_V,
        res_175_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_175_V_ap_vld,
        res_176_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_176_V,
        res_176_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_176_V_ap_vld,
        res_177_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_177_V,
        res_177_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_177_V_ap_vld,
        res_178_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_178_V,
        res_178_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_178_V_ap_vld,
        res_179_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_179_V,
        res_179_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_179_V_ap_vld,
        res_180_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_180_V,
        res_180_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_180_V_ap_vld,
        res_181_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_181_V,
        res_181_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_181_V_ap_vld,
        res_182_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_182_V,
        res_182_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_182_V_ap_vld,
        res_183_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_183_V,
        res_183_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_183_V_ap_vld,
        res_185_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_185_V,
        res_185_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_185_V_ap_vld,
        res_186_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_186_V,
        res_186_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_186_V_ap_vld,
        res_187_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_187_V,
        res_187_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_187_V_ap_vld,
        res_188_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_188_V,
        res_188_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_188_V_ap_vld,
        res_189_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_189_V,
        res_189_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_189_V_ap_vld,
        res_190_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_190_V,
        res_190_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_190_V_ap_vld,
        res_191_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_191_V,
        res_191_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_191_V_ap_vld,
        res_192_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_192_V,
        res_192_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_192_V_ap_vld,
        res_193_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_193_V,
        res_193_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_193_V_ap_vld,
        res_194_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_194_V,
        res_194_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_194_V_ap_vld,
        res_195_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_195_V,
        res_195_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_195_V_ap_vld,
        res_196_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_196_V,
        res_196_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_196_V_ap_vld,
        res_197_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_197_V,
        res_197_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_197_V_ap_vld,
        res_198_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_198_V,
        res_198_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_198_V_ap_vld,
        res_199_V => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_199_V,
        res_199_V_ap_vld => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_199_V_ap_vld,
        p_read10 => dense_res_10_3_i_channel_dout,
        p_read11 => dense_res_9_3_i_channel_dout,
        p_read12 => dense_res_8_3_i_channel_dout,
        p_read13 => dense_res_7_3_i_channel_dout,
        p_read14 => dense_res_6_3_i_channel_dout,
        p_read15 => dense_res_5_3_i_channel_dout,
        p_read16 => dense_res_4_3_i_channel_dout,
        p_read17 => dense_res_3_3_i_channel_dout,
        p_read18 => dense_res_2_3_i_channel_dout,
        p_read19 => dense_res_1_3_i_channel_dout,
        p_read20 => dense_res_10_2_i_channel_dout,
        p_read21 => dense_res_9_2_i_channel_dout,
        p_read22 => dense_res_8_2_i_channel_dout,
        p_read23 => dense_res_7_2_i_channel_dout,
        p_read24 => dense_res_6_2_i_channel_dout,
        p_read25 => dense_res_5_2_i_channel_dout,
        p_read26 => dense_res_4_2_i_channel_dout,
        p_read27 => dense_res_3_2_i_channel_dout,
        p_read28 => dense_res_2_2_i_channel_dout,
        p_read29 => dense_res_1_2_i_channel_dout,
        p_read30 => dense_res_10_1_i_channel_dout,
        p_read31 => dense_res_9_1_i_channel_dout,
        p_read32 => dense_res_8_1_i_channel_dout,
        p_read33 => dense_res_7_1_i_channel_dout,
        p_read34 => dense_res_6_1_i_channel_dout,
        p_read35 => dense_res_5_1_i_channel_dout,
        p_read36 => dense_res_4_1_i_channel_dout,
        p_read37 => dense_res_3_1_i_channel_dout,
        p_read38 => dense_res_2_1_i_channel_dout,
        p_read39 => dense_res_1_1_i_channel_dout,
        p_read40 => dense_res_10_0_i_channel_dout,
        p_read41 => dense_res_9_0_i_channel_dout,
        p_read42 => dense_res_8_0_i_channel_dout,
        p_read43 => dense_res_7_0_i_channel_dout,
        p_read44 => dense_res_6_0_i_channel_dout,
        p_read45 => dense_res_5_0_i_channel_dout,
        p_read46 => dense_res_4_0_i_channel_dout,
        p_read47 => dense_res_3_0_i_channel_dout,
        p_read48 => dense_res_2_0_i_channel_dout,
        p_read49 => dense_res_1_0_i_channel_dout,
        p_read50 => dense_res_1_5_i_channel_dout,
        p_read51 => dense_res_1_10_i_channel_dout,
        p_read52 => dense_res_1_15_i_channel_dout,
        p_read53 => dense_res_2_5_i_channel_dout,
        p_read54 => dense_res_2_10_i_channel_dout,
        p_read55 => dense_res_2_15_i_channel_dout,
        p_read56 => dense_res_3_5_i_channel_dout,
        p_read57 => dense_res_3_10_i_channel_dout,
        p_read58 => dense_res_3_15_i_channel_dout,
        p_read59 => dense_res_4_5_i_channel_dout,
        p_read60 => dense_res_4_10_i_channel_dout,
        p_read61 => dense_res_4_15_i_channel_dout,
        p_read62 => dense_res_5_5_i_channel_dout,
        p_read63 => dense_res_5_10_i_channel_dout,
        p_read64 => dense_res_5_15_i_channel_dout,
        p_read65 => dense_res_6_5_i_channel_dout,
        p_read66 => dense_res_6_10_i_channel_dout,
        p_read67 => dense_res_6_15_i_channel_dout,
        p_read68 => dense_res_7_5_i_channel_dout,
        p_read69 => dense_res_7_10_i_channel_dout,
        p_read70 => dense_res_7_15_i_channel_dout,
        p_read71 => dense_res_8_5_i_channel_dout,
        p_read72 => dense_res_8_10_i_channel_dout,
        p_read73 => dense_res_8_15_i_channel_dout,
        p_read74 => dense_res_9_5_i_channel_dout,
        p_read75 => dense_res_9_10_i_channel_dout,
        p_read76 => dense_res_9_15_i_channel_dout,
        p_read77 => dense_res_10_5_i_channel_dout,
        p_read78 => dense_res_10_10_i_channel_dout,
        p_read79 => dense_res_10_15_i_channel_dout,
        p_read80 => dense_res_1_6_i_channel_dout,
        p_read81 => dense_res_1_11_i_channel_dout,
        p_read82 => dense_res_1_16_i_channel_dout,
        p_read83 => dense_res_2_6_i_channel_dout,
        p_read84 => dense_res_2_11_i_channel_dout,
        p_read85 => dense_res_2_16_i_channel_dout,
        p_read86 => dense_res_3_6_i_channel_dout,
        p_read87 => dense_res_3_11_i_channel_dout,
        p_read88 => dense_res_3_16_i_channel_dout,
        p_read89 => dense_res_4_6_i_channel_dout,
        p_read90 => dense_res_4_11_i_channel_dout,
        p_read91 => dense_res_4_16_i_channel_dout,
        p_read92 => dense_res_5_6_i_channel_dout,
        p_read93 => dense_res_5_11_i_channel_dout,
        p_read94 => dense_res_5_16_i_channel_dout,
        p_read95 => dense_res_6_6_i_channel_dout,
        p_read96 => dense_res_6_11_i_channel_dout,
        p_read97 => dense_res_6_16_i_channel_dout,
        p_read98 => dense_res_7_6_i_channel_dout,
        p_read99 => dense_res_7_11_i_channel_dout,
        p_read100 => dense_res_7_16_i_channel_dout,
        p_read101 => dense_res_8_6_i_channel_dout,
        p_read102 => dense_res_8_11_i_channel_dout,
        p_read103 => dense_res_8_16_i_channel_dout,
        p_read104 => dense_res_9_6_i_channel_dout,
        p_read105 => dense_res_9_11_i_channel_dout,
        p_read106 => dense_res_9_16_i_channel_dout,
        p_read107 => dense_res_10_6_i_channel_dout,
        p_read108 => dense_res_10_11_i_channel_dout,
        p_read109 => dense_res_10_16_i_channel_dout,
        p_read110 => dense_res_1_7_i_channel_dout,
        p_read111 => dense_res_1_12_i_channel_dout,
        p_read112 => dense_res_1_17_i_channel_dout,
        p_read113 => dense_res_2_7_i_channel_dout,
        p_read114 => dense_res_2_12_i_channel_dout,
        p_read115 => dense_res_2_17_i_channel_dout,
        p_read116 => dense_res_3_7_i_channel_dout,
        p_read117 => dense_res_3_12_i_channel_dout,
        p_read118 => dense_res_3_17_i_channel_dout,
        p_read119 => dense_res_4_7_i_channel_dout,
        p_read120 => dense_res_4_12_i_channel_dout,
        p_read121 => dense_res_4_17_i_channel_dout,
        p_read122 => dense_res_5_7_i_channel_dout,
        p_read123 => dense_res_5_12_i_channel_dout,
        p_read124 => dense_res_5_17_i_channel_dout,
        p_read125 => dense_res_6_7_i_channel_dout,
        p_read126 => dense_res_6_12_i_channel_dout,
        p_read127 => dense_res_6_17_i_channel_dout,
        p_read128 => dense_res_7_7_i_channel_dout,
        p_read129 => dense_res_7_12_i_channel_dout,
        p_read130 => dense_res_7_17_i_channel_dout,
        p_read131 => dense_res_8_7_i_channel_dout,
        p_read132 => dense_res_8_12_i_channel_dout,
        p_read133 => dense_res_8_17_i_channel_dout,
        p_read134 => dense_res_9_7_i_channel_dout,
        p_read135 => dense_res_9_12_i_channel_dout,
        p_read136 => dense_res_9_17_i_channel_dout,
        p_read137 => dense_res_10_7_i_channel_dout,
        p_read138 => dense_res_10_12_i_channel_dout,
        p_read139 => dense_res_10_17_i_channel_dout,
        p_read140 => dense_res_1_8_i_channel_dout,
        p_read141 => dense_res_1_13_i_channel_dout,
        p_read142 => dense_res_1_18_i_channel_dout,
        p_read143 => dense_res_2_8_i_channel_dout,
        p_read144 => dense_res_2_13_i_channel_dout,
        p_read145 => dense_res_2_18_i_channel_dout,
        p_read146 => dense_res_3_8_i_channel_dout,
        p_read147 => dense_res_3_13_i_channel_dout,
        p_read148 => dense_res_3_18_i_channel_dout,
        p_read149 => dense_res_4_8_i_channel_dout,
        p_read150 => dense_res_4_13_i_channel_dout,
        p_read151 => dense_res_4_18_i_channel_dout,
        p_read152 => dense_res_5_8_i_channel_dout,
        p_read153 => dense_res_5_13_i_channel_dout,
        p_read154 => dense_res_5_18_i_channel_dout,
        p_read155 => dense_res_6_8_i_channel_dout,
        p_read156 => dense_res_6_13_i_channel_dout,
        p_read157 => dense_res_6_18_i_channel_dout,
        p_read158 => dense_res_7_8_i_channel_dout,
        p_read159 => dense_res_7_13_i_channel_dout,
        p_read160 => dense_res_7_18_i_channel_dout,
        p_read161 => dense_res_8_8_i_channel_dout,
        p_read162 => dense_res_8_13_i_channel_dout,
        p_read163 => dense_res_8_18_i_channel_dout,
        p_read164 => dense_res_9_8_i_channel_dout,
        p_read165 => dense_res_9_13_i_channel_dout,
        p_read166 => dense_res_9_18_i_channel_dout,
        p_read167 => dense_res_10_8_i_channel_dout,
        p_read168 => dense_res_10_13_i_channel_dout,
        p_read169 => dense_res_10_18_i_channel_dout,
        p_read170 => dense_res_1_9_i_channel_dout,
        p_read171 => dense_res_1_14_i_channel_dout,
        p_read172 => dense_res_1_19_i_channel_dout,
        p_read173 => dense_res_2_9_i_channel_dout,
        p_read174 => dense_res_2_14_i_channel_dout,
        p_read175 => dense_res_2_19_i_channel_dout,
        p_read176 => dense_res_3_9_i_channel_dout,
        p_read177 => dense_res_3_14_i_channel_dout,
        p_read178 => dense_res_3_19_i_channel_dout,
        p_read179 => dense_res_4_9_i_channel_dout,
        p_read180 => dense_res_4_14_i_channel_dout,
        p_read181 => dense_res_4_19_i_channel_dout,
        p_read182 => dense_res_5_9_i_channel_dout,
        p_read183 => dense_res_5_14_i_channel_dout,
        p_read184 => dense_res_5_19_i_channel_dout,
        p_read185 => dense_res_6_9_i_channel_dout,
        p_read186 => dense_res_6_14_i_channel_dout,
        p_read187 => dense_res_6_19_i_channel_dout,
        p_read188 => dense_res_7_9_i_channel_dout,
        p_read189 => dense_res_7_14_i_channel_dout,
        p_read190 => dense_res_7_19_i_channel_dout,
        p_read191 => dense_res_8_9_i_channel_dout,
        p_read192 => dense_res_8_14_i_channel_dout,
        p_read193 => dense_res_8_19_i_channel_dout,
        p_read194 => dense_res_9_9_i_channel_dout,
        p_read195 => dense_res_9_14_i_channel_dout,
        p_read196 => dense_res_9_19_i_channel_dout,
        p_read197 => dense_res_10_9_i_channel_dout,
        p_read198 => dense_res_10_14_i_channel_dout,
        p_read199 => dense_res_10_19_i_channel_dout);

    dense_data_1_0_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_0_V,
        if_full_n => dense_data_1_0_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_1_0_V_i_channel,
        if_dout => dense_data_1_0_V_i_channel_dout,
        if_empty_n => dense_data_1_0_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_ready);

    dense_data_1_1_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_1_V,
        if_full_n => dense_data_1_1_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_1_1_V_i_channel,
        if_dout => dense_data_1_1_V_i_channel_dout,
        if_empty_n => dense_data_1_1_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_ready);

    dense_data_1_2_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_2_V,
        if_full_n => dense_data_1_2_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_1_2_V_i_channel,
        if_dout => dense_data_1_2_V_i_channel_dout,
        if_empty_n => dense_data_1_2_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_ready);

    dense_data_1_3_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_3_V,
        if_full_n => dense_data_1_3_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_1_3_V_i_channel,
        if_dout => dense_data_1_3_V_i_channel_dout,
        if_empty_n => dense_data_1_3_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_ready);

    dense_data_1_4_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_4_V,
        if_full_n => dense_data_1_4_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_1_4_V_i_channel,
        if_dout => dense_data_1_4_V_i_channel_dout,
        if_empty_n => dense_data_1_4_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_ready);

    dense_data_1_5_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_5_V,
        if_full_n => dense_data_1_5_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_1_5_V_i_channel,
        if_dout => dense_data_1_5_V_i_channel_dout,
        if_empty_n => dense_data_1_5_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_ready);

    dense_data_1_6_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_6_V,
        if_full_n => dense_data_1_6_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_1_6_V_i_channel,
        if_dout => dense_data_1_6_V_i_channel_dout,
        if_empty_n => dense_data_1_6_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_ready);

    dense_data_1_7_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_7_V,
        if_full_n => dense_data_1_7_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_1_7_V_i_channel,
        if_dout => dense_data_1_7_V_i_channel_dout,
        if_empty_n => dense_data_1_7_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_ready);

    dense_data_1_8_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_8_V,
        if_full_n => dense_data_1_8_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_1_8_V_i_channel,
        if_dout => dense_data_1_8_V_i_channel_dout,
        if_empty_n => dense_data_1_8_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_ready);

    dense_data_1_9_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_9_V,
        if_full_n => dense_data_1_9_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_1_9_V_i_channel,
        if_dout => dense_data_1_9_V_i_channel_dout,
        if_empty_n => dense_data_1_9_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_ready);

    dense_data_1_10_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_10_V,
        if_full_n => dense_data_1_10_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_1_10_V_i_channel,
        if_dout => dense_data_1_10_V_i_channel_dout,
        if_empty_n => dense_data_1_10_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_ready);

    dense_data_1_11_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_11_V,
        if_full_n => dense_data_1_11_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_1_11_V_i_channel,
        if_dout => dense_data_1_11_V_i_channel_dout,
        if_empty_n => dense_data_1_11_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_ready);

    dense_data_1_12_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_12_V,
        if_full_n => dense_data_1_12_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_1_12_V_i_channel,
        if_dout => dense_data_1_12_V_i_channel_dout,
        if_empty_n => dense_data_1_12_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_ready);

    dense_data_1_13_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_13_V,
        if_full_n => dense_data_1_13_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_1_13_V_i_channel,
        if_dout => dense_data_1_13_V_i_channel_dout,
        if_empty_n => dense_data_1_13_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_ready);

    dense_data_1_14_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_14_V,
        if_full_n => dense_data_1_14_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_1_14_V_i_channel,
        if_dout => dense_data_1_14_V_i_channel_dout,
        if_empty_n => dense_data_1_14_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_ready);

    dense_data_2_0_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_0_V,
        if_full_n => dense_data_2_0_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_2_0_V_i_channel,
        if_dout => dense_data_2_0_V_i_channel_dout,
        if_empty_n => dense_data_2_0_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_ready);

    dense_data_2_1_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_1_V,
        if_full_n => dense_data_2_1_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_2_1_V_i_channel,
        if_dout => dense_data_2_1_V_i_channel_dout,
        if_empty_n => dense_data_2_1_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_ready);

    dense_data_2_2_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_2_V,
        if_full_n => dense_data_2_2_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_2_2_V_i_channel,
        if_dout => dense_data_2_2_V_i_channel_dout,
        if_empty_n => dense_data_2_2_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_ready);

    dense_data_2_3_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_3_V,
        if_full_n => dense_data_2_3_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_2_3_V_i_channel,
        if_dout => dense_data_2_3_V_i_channel_dout,
        if_empty_n => dense_data_2_3_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_ready);

    dense_data_2_4_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_4_V,
        if_full_n => dense_data_2_4_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_2_4_V_i_channel,
        if_dout => dense_data_2_4_V_i_channel_dout,
        if_empty_n => dense_data_2_4_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_ready);

    dense_data_2_5_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_5_V,
        if_full_n => dense_data_2_5_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_2_5_V_i_channel,
        if_dout => dense_data_2_5_V_i_channel_dout,
        if_empty_n => dense_data_2_5_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_ready);

    dense_data_2_6_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_6_V,
        if_full_n => dense_data_2_6_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_2_6_V_i_channel,
        if_dout => dense_data_2_6_V_i_channel_dout,
        if_empty_n => dense_data_2_6_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_ready);

    dense_data_2_7_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_7_V,
        if_full_n => dense_data_2_7_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_2_7_V_i_channel,
        if_dout => dense_data_2_7_V_i_channel_dout,
        if_empty_n => dense_data_2_7_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_ready);

    dense_data_2_8_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_8_V,
        if_full_n => dense_data_2_8_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_2_8_V_i_channel,
        if_dout => dense_data_2_8_V_i_channel_dout,
        if_empty_n => dense_data_2_8_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_ready);

    dense_data_2_9_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_9_V,
        if_full_n => dense_data_2_9_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_2_9_V_i_channel,
        if_dout => dense_data_2_9_V_i_channel_dout,
        if_empty_n => dense_data_2_9_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_ready);

    dense_data_2_10_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_10_V,
        if_full_n => dense_data_2_10_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_2_10_V_i_channel,
        if_dout => dense_data_2_10_V_i_channel_dout,
        if_empty_n => dense_data_2_10_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_ready);

    dense_data_2_11_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_11_V,
        if_full_n => dense_data_2_11_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_2_11_V_i_channel,
        if_dout => dense_data_2_11_V_i_channel_dout,
        if_empty_n => dense_data_2_11_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_ready);

    dense_data_2_12_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_12_V,
        if_full_n => dense_data_2_12_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_2_12_V_i_channel,
        if_dout => dense_data_2_12_V_i_channel_dout,
        if_empty_n => dense_data_2_12_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_ready);

    dense_data_2_13_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_13_V,
        if_full_n => dense_data_2_13_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_2_13_V_i_channel,
        if_dout => dense_data_2_13_V_i_channel_dout,
        if_empty_n => dense_data_2_13_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_ready);

    dense_data_2_14_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_14_V,
        if_full_n => dense_data_2_14_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_2_14_V_i_channel,
        if_dout => dense_data_2_14_V_i_channel_dout,
        if_empty_n => dense_data_2_14_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_ready);

    dense_data_3_0_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_0_V,
        if_full_n => dense_data_3_0_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_3_0_V_i_channel,
        if_dout => dense_data_3_0_V_i_channel_dout,
        if_empty_n => dense_data_3_0_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_ready);

    dense_data_3_1_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_1_V,
        if_full_n => dense_data_3_1_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_3_1_V_i_channel,
        if_dout => dense_data_3_1_V_i_channel_dout,
        if_empty_n => dense_data_3_1_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_ready);

    dense_data_3_2_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_2_V,
        if_full_n => dense_data_3_2_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_3_2_V_i_channel,
        if_dout => dense_data_3_2_V_i_channel_dout,
        if_empty_n => dense_data_3_2_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_ready);

    dense_data_3_3_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_3_V,
        if_full_n => dense_data_3_3_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_3_3_V_i_channel,
        if_dout => dense_data_3_3_V_i_channel_dout,
        if_empty_n => dense_data_3_3_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_ready);

    dense_data_3_4_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_4_V,
        if_full_n => dense_data_3_4_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_3_4_V_i_channel,
        if_dout => dense_data_3_4_V_i_channel_dout,
        if_empty_n => dense_data_3_4_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_ready);

    dense_data_3_5_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_5_V,
        if_full_n => dense_data_3_5_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_3_5_V_i_channel,
        if_dout => dense_data_3_5_V_i_channel_dout,
        if_empty_n => dense_data_3_5_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_ready);

    dense_data_3_6_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_6_V,
        if_full_n => dense_data_3_6_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_3_6_V_i_channel,
        if_dout => dense_data_3_6_V_i_channel_dout,
        if_empty_n => dense_data_3_6_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_ready);

    dense_data_3_7_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_7_V,
        if_full_n => dense_data_3_7_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_3_7_V_i_channel,
        if_dout => dense_data_3_7_V_i_channel_dout,
        if_empty_n => dense_data_3_7_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_ready);

    dense_data_3_8_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_8_V,
        if_full_n => dense_data_3_8_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_3_8_V_i_channel,
        if_dout => dense_data_3_8_V_i_channel_dout,
        if_empty_n => dense_data_3_8_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_ready);

    dense_data_3_9_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_9_V,
        if_full_n => dense_data_3_9_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_3_9_V_i_channel,
        if_dout => dense_data_3_9_V_i_channel_dout,
        if_empty_n => dense_data_3_9_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_ready);

    dense_data_3_10_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_10_V,
        if_full_n => dense_data_3_10_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_3_10_V_i_channel,
        if_dout => dense_data_3_10_V_i_channel_dout,
        if_empty_n => dense_data_3_10_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_ready);

    dense_data_3_11_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_11_V,
        if_full_n => dense_data_3_11_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_3_11_V_i_channel,
        if_dout => dense_data_3_11_V_i_channel_dout,
        if_empty_n => dense_data_3_11_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_ready);

    dense_data_3_12_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_12_V,
        if_full_n => dense_data_3_12_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_3_12_V_i_channel,
        if_dout => dense_data_3_12_V_i_channel_dout,
        if_empty_n => dense_data_3_12_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_ready);

    dense_data_3_13_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_13_V,
        if_full_n => dense_data_3_13_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_3_13_V_i_channel,
        if_dout => dense_data_3_13_V_i_channel_dout,
        if_empty_n => dense_data_3_13_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_ready);

    dense_data_3_14_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_14_V,
        if_full_n => dense_data_3_14_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_3_14_V_i_channel,
        if_dout => dense_data_3_14_V_i_channel_dout,
        if_empty_n => dense_data_3_14_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_ready);

    dense_data_4_0_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_0_V,
        if_full_n => dense_data_4_0_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_4_0_V_i_channel,
        if_dout => dense_data_4_0_V_i_channel_dout,
        if_empty_n => dense_data_4_0_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_ready);

    dense_data_4_1_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_1_V,
        if_full_n => dense_data_4_1_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_4_1_V_i_channel,
        if_dout => dense_data_4_1_V_i_channel_dout,
        if_empty_n => dense_data_4_1_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_ready);

    dense_data_4_2_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_2_V,
        if_full_n => dense_data_4_2_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_4_2_V_i_channel,
        if_dout => dense_data_4_2_V_i_channel_dout,
        if_empty_n => dense_data_4_2_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_ready);

    dense_data_4_3_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_3_V,
        if_full_n => dense_data_4_3_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_4_3_V_i_channel,
        if_dout => dense_data_4_3_V_i_channel_dout,
        if_empty_n => dense_data_4_3_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_ready);

    dense_data_4_4_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_4_V,
        if_full_n => dense_data_4_4_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_4_4_V_i_channel,
        if_dout => dense_data_4_4_V_i_channel_dout,
        if_empty_n => dense_data_4_4_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_ready);

    dense_data_4_5_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_5_V,
        if_full_n => dense_data_4_5_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_4_5_V_i_channel,
        if_dout => dense_data_4_5_V_i_channel_dout,
        if_empty_n => dense_data_4_5_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_ready);

    dense_data_4_6_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_6_V,
        if_full_n => dense_data_4_6_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_4_6_V_i_channel,
        if_dout => dense_data_4_6_V_i_channel_dout,
        if_empty_n => dense_data_4_6_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_ready);

    dense_data_4_7_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_7_V,
        if_full_n => dense_data_4_7_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_4_7_V_i_channel,
        if_dout => dense_data_4_7_V_i_channel_dout,
        if_empty_n => dense_data_4_7_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_ready);

    dense_data_4_8_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_8_V,
        if_full_n => dense_data_4_8_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_4_8_V_i_channel,
        if_dout => dense_data_4_8_V_i_channel_dout,
        if_empty_n => dense_data_4_8_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_ready);

    dense_data_4_9_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_9_V,
        if_full_n => dense_data_4_9_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_4_9_V_i_channel,
        if_dout => dense_data_4_9_V_i_channel_dout,
        if_empty_n => dense_data_4_9_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_ready);

    dense_data_4_10_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_10_V,
        if_full_n => dense_data_4_10_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_4_10_V_i_channel,
        if_dout => dense_data_4_10_V_i_channel_dout,
        if_empty_n => dense_data_4_10_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_ready);

    dense_data_4_11_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_11_V,
        if_full_n => dense_data_4_11_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_4_11_V_i_channel,
        if_dout => dense_data_4_11_V_i_channel_dout,
        if_empty_n => dense_data_4_11_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_ready);

    dense_data_4_12_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_12_V,
        if_full_n => dense_data_4_12_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_4_12_V_i_channel,
        if_dout => dense_data_4_12_V_i_channel_dout,
        if_empty_n => dense_data_4_12_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_ready);

    dense_data_4_13_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_13_V,
        if_full_n => dense_data_4_13_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_4_13_V_i_channel,
        if_dout => dense_data_4_13_V_i_channel_dout,
        if_empty_n => dense_data_4_13_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_ready);

    dense_data_4_14_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_14_V,
        if_full_n => dense_data_4_14_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_4_14_V_i_channel,
        if_dout => dense_data_4_14_V_i_channel_dout,
        if_empty_n => dense_data_4_14_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_ready);

    dense_data_5_0_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_0_V,
        if_full_n => dense_data_5_0_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_5_0_V_i_channel,
        if_dout => dense_data_5_0_V_i_channel_dout,
        if_empty_n => dense_data_5_0_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_ready);

    dense_data_5_1_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_1_V,
        if_full_n => dense_data_5_1_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_5_1_V_i_channel,
        if_dout => dense_data_5_1_V_i_channel_dout,
        if_empty_n => dense_data_5_1_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_ready);

    dense_data_5_2_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_2_V,
        if_full_n => dense_data_5_2_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_5_2_V_i_channel,
        if_dout => dense_data_5_2_V_i_channel_dout,
        if_empty_n => dense_data_5_2_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_ready);

    dense_data_5_3_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_3_V,
        if_full_n => dense_data_5_3_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_5_3_V_i_channel,
        if_dout => dense_data_5_3_V_i_channel_dout,
        if_empty_n => dense_data_5_3_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_ready);

    dense_data_5_4_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_4_V,
        if_full_n => dense_data_5_4_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_5_4_V_i_channel,
        if_dout => dense_data_5_4_V_i_channel_dout,
        if_empty_n => dense_data_5_4_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_ready);

    dense_data_5_5_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_5_V,
        if_full_n => dense_data_5_5_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_5_5_V_i_channel,
        if_dout => dense_data_5_5_V_i_channel_dout,
        if_empty_n => dense_data_5_5_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_ready);

    dense_data_5_6_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_6_V,
        if_full_n => dense_data_5_6_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_5_6_V_i_channel,
        if_dout => dense_data_5_6_V_i_channel_dout,
        if_empty_n => dense_data_5_6_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_ready);

    dense_data_5_7_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_7_V,
        if_full_n => dense_data_5_7_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_5_7_V_i_channel,
        if_dout => dense_data_5_7_V_i_channel_dout,
        if_empty_n => dense_data_5_7_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_ready);

    dense_data_5_8_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_8_V,
        if_full_n => dense_data_5_8_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_5_8_V_i_channel,
        if_dout => dense_data_5_8_V_i_channel_dout,
        if_empty_n => dense_data_5_8_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_ready);

    dense_data_5_9_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_9_V,
        if_full_n => dense_data_5_9_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_5_9_V_i_channel,
        if_dout => dense_data_5_9_V_i_channel_dout,
        if_empty_n => dense_data_5_9_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_ready);

    dense_data_5_10_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_10_V,
        if_full_n => dense_data_5_10_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_5_10_V_i_channel,
        if_dout => dense_data_5_10_V_i_channel_dout,
        if_empty_n => dense_data_5_10_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_ready);

    dense_data_5_11_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_11_V,
        if_full_n => dense_data_5_11_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_5_11_V_i_channel,
        if_dout => dense_data_5_11_V_i_channel_dout,
        if_empty_n => dense_data_5_11_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_ready);

    dense_data_5_12_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_12_V,
        if_full_n => dense_data_5_12_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_5_12_V_i_channel,
        if_dout => dense_data_5_12_V_i_channel_dout,
        if_empty_n => dense_data_5_12_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_ready);

    dense_data_5_13_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_13_V,
        if_full_n => dense_data_5_13_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_5_13_V_i_channel,
        if_dout => dense_data_5_13_V_i_channel_dout,
        if_empty_n => dense_data_5_13_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_ready);

    dense_data_5_14_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_14_V,
        if_full_n => dense_data_5_14_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_5_14_V_i_channel,
        if_dout => dense_data_5_14_V_i_channel_dout,
        if_empty_n => dense_data_5_14_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_ready);

    dense_data_6_0_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_0_V,
        if_full_n => dense_data_6_0_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_6_0_V_i_channel,
        if_dout => dense_data_6_0_V_i_channel_dout,
        if_empty_n => dense_data_6_0_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_ready);

    dense_data_6_1_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_1_V,
        if_full_n => dense_data_6_1_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_6_1_V_i_channel,
        if_dout => dense_data_6_1_V_i_channel_dout,
        if_empty_n => dense_data_6_1_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_ready);

    dense_data_6_2_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_2_V,
        if_full_n => dense_data_6_2_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_6_2_V_i_channel,
        if_dout => dense_data_6_2_V_i_channel_dout,
        if_empty_n => dense_data_6_2_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_ready);

    dense_data_6_3_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_3_V,
        if_full_n => dense_data_6_3_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_6_3_V_i_channel,
        if_dout => dense_data_6_3_V_i_channel_dout,
        if_empty_n => dense_data_6_3_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_ready);

    dense_data_6_4_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_4_V,
        if_full_n => dense_data_6_4_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_6_4_V_i_channel,
        if_dout => dense_data_6_4_V_i_channel_dout,
        if_empty_n => dense_data_6_4_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_ready);

    dense_data_6_5_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_5_V,
        if_full_n => dense_data_6_5_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_6_5_V_i_channel,
        if_dout => dense_data_6_5_V_i_channel_dout,
        if_empty_n => dense_data_6_5_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_ready);

    dense_data_6_6_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_6_V,
        if_full_n => dense_data_6_6_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_6_6_V_i_channel,
        if_dout => dense_data_6_6_V_i_channel_dout,
        if_empty_n => dense_data_6_6_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_ready);

    dense_data_6_7_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_7_V,
        if_full_n => dense_data_6_7_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_6_7_V_i_channel,
        if_dout => dense_data_6_7_V_i_channel_dout,
        if_empty_n => dense_data_6_7_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_ready);

    dense_data_6_8_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_8_V,
        if_full_n => dense_data_6_8_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_6_8_V_i_channel,
        if_dout => dense_data_6_8_V_i_channel_dout,
        if_empty_n => dense_data_6_8_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_ready);

    dense_data_6_9_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_9_V,
        if_full_n => dense_data_6_9_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_6_9_V_i_channel,
        if_dout => dense_data_6_9_V_i_channel_dout,
        if_empty_n => dense_data_6_9_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_ready);

    dense_data_6_10_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_10_V,
        if_full_n => dense_data_6_10_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_6_10_V_i_channel,
        if_dout => dense_data_6_10_V_i_channel_dout,
        if_empty_n => dense_data_6_10_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_ready);

    dense_data_6_11_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_11_V,
        if_full_n => dense_data_6_11_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_6_11_V_i_channel,
        if_dout => dense_data_6_11_V_i_channel_dout,
        if_empty_n => dense_data_6_11_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_ready);

    dense_data_6_12_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_12_V,
        if_full_n => dense_data_6_12_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_6_12_V_i_channel,
        if_dout => dense_data_6_12_V_i_channel_dout,
        if_empty_n => dense_data_6_12_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_ready);

    dense_data_6_13_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_13_V,
        if_full_n => dense_data_6_13_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_6_13_V_i_channel,
        if_dout => dense_data_6_13_V_i_channel_dout,
        if_empty_n => dense_data_6_13_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_ready);

    dense_data_6_14_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_14_V,
        if_full_n => dense_data_6_14_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_6_14_V_i_channel,
        if_dout => dense_data_6_14_V_i_channel_dout,
        if_empty_n => dense_data_6_14_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_ready);

    dense_data_7_0_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_0_V,
        if_full_n => dense_data_7_0_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_7_0_V_i_channel,
        if_dout => dense_data_7_0_V_i_channel_dout,
        if_empty_n => dense_data_7_0_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_ready);

    dense_data_7_1_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_1_V,
        if_full_n => dense_data_7_1_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_7_1_V_i_channel,
        if_dout => dense_data_7_1_V_i_channel_dout,
        if_empty_n => dense_data_7_1_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_ready);

    dense_data_7_2_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_2_V,
        if_full_n => dense_data_7_2_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_7_2_V_i_channel,
        if_dout => dense_data_7_2_V_i_channel_dout,
        if_empty_n => dense_data_7_2_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_ready);

    dense_data_7_3_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_3_V,
        if_full_n => dense_data_7_3_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_7_3_V_i_channel,
        if_dout => dense_data_7_3_V_i_channel_dout,
        if_empty_n => dense_data_7_3_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_ready);

    dense_data_7_4_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_4_V,
        if_full_n => dense_data_7_4_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_7_4_V_i_channel,
        if_dout => dense_data_7_4_V_i_channel_dout,
        if_empty_n => dense_data_7_4_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_ready);

    dense_data_7_5_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_5_V,
        if_full_n => dense_data_7_5_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_7_5_V_i_channel,
        if_dout => dense_data_7_5_V_i_channel_dout,
        if_empty_n => dense_data_7_5_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_ready);

    dense_data_7_6_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_6_V,
        if_full_n => dense_data_7_6_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_7_6_V_i_channel,
        if_dout => dense_data_7_6_V_i_channel_dout,
        if_empty_n => dense_data_7_6_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_ready);

    dense_data_7_7_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_7_V,
        if_full_n => dense_data_7_7_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_7_7_V_i_channel,
        if_dout => dense_data_7_7_V_i_channel_dout,
        if_empty_n => dense_data_7_7_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_ready);

    dense_data_7_8_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_8_V,
        if_full_n => dense_data_7_8_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_7_8_V_i_channel,
        if_dout => dense_data_7_8_V_i_channel_dout,
        if_empty_n => dense_data_7_8_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_ready);

    dense_data_7_9_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_9_V,
        if_full_n => dense_data_7_9_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_7_9_V_i_channel,
        if_dout => dense_data_7_9_V_i_channel_dout,
        if_empty_n => dense_data_7_9_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_ready);

    dense_data_7_10_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_10_V,
        if_full_n => dense_data_7_10_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_7_10_V_i_channel,
        if_dout => dense_data_7_10_V_i_channel_dout,
        if_empty_n => dense_data_7_10_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_ready);

    dense_data_7_11_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_11_V,
        if_full_n => dense_data_7_11_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_7_11_V_i_channel,
        if_dout => dense_data_7_11_V_i_channel_dout,
        if_empty_n => dense_data_7_11_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_ready);

    dense_data_7_12_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_12_V,
        if_full_n => dense_data_7_12_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_7_12_V_i_channel,
        if_dout => dense_data_7_12_V_i_channel_dout,
        if_empty_n => dense_data_7_12_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_ready);

    dense_data_7_13_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_13_V,
        if_full_n => dense_data_7_13_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_7_13_V_i_channel,
        if_dout => dense_data_7_13_V_i_channel_dout,
        if_empty_n => dense_data_7_13_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_ready);

    dense_data_7_14_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_14_V,
        if_full_n => dense_data_7_14_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_7_14_V_i_channel,
        if_dout => dense_data_7_14_V_i_channel_dout,
        if_empty_n => dense_data_7_14_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_ready);

    dense_data_8_0_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_0_V,
        if_full_n => dense_data_8_0_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_8_0_V_i_channel,
        if_dout => dense_data_8_0_V_i_channel_dout,
        if_empty_n => dense_data_8_0_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_ready);

    dense_data_8_1_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_1_V,
        if_full_n => dense_data_8_1_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_8_1_V_i_channel,
        if_dout => dense_data_8_1_V_i_channel_dout,
        if_empty_n => dense_data_8_1_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_ready);

    dense_data_8_2_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_2_V,
        if_full_n => dense_data_8_2_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_8_2_V_i_channel,
        if_dout => dense_data_8_2_V_i_channel_dout,
        if_empty_n => dense_data_8_2_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_ready);

    dense_data_8_3_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_3_V,
        if_full_n => dense_data_8_3_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_8_3_V_i_channel,
        if_dout => dense_data_8_3_V_i_channel_dout,
        if_empty_n => dense_data_8_3_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_ready);

    dense_data_8_4_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_4_V,
        if_full_n => dense_data_8_4_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_8_4_V_i_channel,
        if_dout => dense_data_8_4_V_i_channel_dout,
        if_empty_n => dense_data_8_4_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_ready);

    dense_data_8_5_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_5_V,
        if_full_n => dense_data_8_5_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_8_5_V_i_channel,
        if_dout => dense_data_8_5_V_i_channel_dout,
        if_empty_n => dense_data_8_5_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_ready);

    dense_data_8_6_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_6_V,
        if_full_n => dense_data_8_6_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_8_6_V_i_channel,
        if_dout => dense_data_8_6_V_i_channel_dout,
        if_empty_n => dense_data_8_6_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_ready);

    dense_data_8_7_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_7_V,
        if_full_n => dense_data_8_7_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_8_7_V_i_channel,
        if_dout => dense_data_8_7_V_i_channel_dout,
        if_empty_n => dense_data_8_7_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_ready);

    dense_data_8_8_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_8_V,
        if_full_n => dense_data_8_8_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_8_8_V_i_channel,
        if_dout => dense_data_8_8_V_i_channel_dout,
        if_empty_n => dense_data_8_8_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_ready);

    dense_data_8_9_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_9_V,
        if_full_n => dense_data_8_9_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_8_9_V_i_channel,
        if_dout => dense_data_8_9_V_i_channel_dout,
        if_empty_n => dense_data_8_9_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_ready);

    dense_data_8_10_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_10_V,
        if_full_n => dense_data_8_10_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_8_10_V_i_channel,
        if_dout => dense_data_8_10_V_i_channel_dout,
        if_empty_n => dense_data_8_10_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_ready);

    dense_data_8_11_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_11_V,
        if_full_n => dense_data_8_11_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_8_11_V_i_channel,
        if_dout => dense_data_8_11_V_i_channel_dout,
        if_empty_n => dense_data_8_11_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_ready);

    dense_data_8_12_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_12_V,
        if_full_n => dense_data_8_12_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_8_12_V_i_channel,
        if_dout => dense_data_8_12_V_i_channel_dout,
        if_empty_n => dense_data_8_12_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_ready);

    dense_data_8_13_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_13_V,
        if_full_n => dense_data_8_13_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_8_13_V_i_channel,
        if_dout => dense_data_8_13_V_i_channel_dout,
        if_empty_n => dense_data_8_13_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_ready);

    dense_data_8_14_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_14_V,
        if_full_n => dense_data_8_14_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_8_14_V_i_channel,
        if_dout => dense_data_8_14_V_i_channel_dout,
        if_empty_n => dense_data_8_14_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_ready);

    dense_data_9_0_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_0_V,
        if_full_n => dense_data_9_0_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_9_0_V_i_channel,
        if_dout => dense_data_9_0_V_i_channel_dout,
        if_empty_n => dense_data_9_0_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_ready);

    dense_data_9_1_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_1_V,
        if_full_n => dense_data_9_1_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_9_1_V_i_channel,
        if_dout => dense_data_9_1_V_i_channel_dout,
        if_empty_n => dense_data_9_1_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_ready);

    dense_data_9_2_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_2_V,
        if_full_n => dense_data_9_2_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_9_2_V_i_channel,
        if_dout => dense_data_9_2_V_i_channel_dout,
        if_empty_n => dense_data_9_2_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_ready);

    dense_data_9_3_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_3_V,
        if_full_n => dense_data_9_3_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_9_3_V_i_channel,
        if_dout => dense_data_9_3_V_i_channel_dout,
        if_empty_n => dense_data_9_3_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_ready);

    dense_data_9_4_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_4_V,
        if_full_n => dense_data_9_4_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_9_4_V_i_channel,
        if_dout => dense_data_9_4_V_i_channel_dout,
        if_empty_n => dense_data_9_4_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_ready);

    dense_data_9_5_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_5_V,
        if_full_n => dense_data_9_5_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_9_5_V_i_channel,
        if_dout => dense_data_9_5_V_i_channel_dout,
        if_empty_n => dense_data_9_5_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_ready);

    dense_data_9_6_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_6_V,
        if_full_n => dense_data_9_6_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_9_6_V_i_channel,
        if_dout => dense_data_9_6_V_i_channel_dout,
        if_empty_n => dense_data_9_6_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_ready);

    dense_data_9_7_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_7_V,
        if_full_n => dense_data_9_7_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_9_7_V_i_channel,
        if_dout => dense_data_9_7_V_i_channel_dout,
        if_empty_n => dense_data_9_7_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_ready);

    dense_data_9_8_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_8_V,
        if_full_n => dense_data_9_8_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_9_8_V_i_channel,
        if_dout => dense_data_9_8_V_i_channel_dout,
        if_empty_n => dense_data_9_8_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_ready);

    dense_data_9_9_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_9_V,
        if_full_n => dense_data_9_9_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_9_9_V_i_channel,
        if_dout => dense_data_9_9_V_i_channel_dout,
        if_empty_n => dense_data_9_9_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_ready);

    dense_data_9_10_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_10_V,
        if_full_n => dense_data_9_10_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_9_10_V_i_channel,
        if_dout => dense_data_9_10_V_i_channel_dout,
        if_empty_n => dense_data_9_10_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_ready);

    dense_data_9_11_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_11_V,
        if_full_n => dense_data_9_11_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_9_11_V_i_channel,
        if_dout => dense_data_9_11_V_i_channel_dout,
        if_empty_n => dense_data_9_11_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_ready);

    dense_data_9_12_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_12_V,
        if_full_n => dense_data_9_12_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_9_12_V_i_channel,
        if_dout => dense_data_9_12_V_i_channel_dout,
        if_empty_n => dense_data_9_12_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_ready);

    dense_data_9_13_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_13_V,
        if_full_n => dense_data_9_13_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_9_13_V_i_channel,
        if_dout => dense_data_9_13_V_i_channel_dout,
        if_empty_n => dense_data_9_13_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_ready);

    dense_data_9_14_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_14_V,
        if_full_n => dense_data_9_14_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_9_14_V_i_channel,
        if_dout => dense_data_9_14_V_i_channel_dout,
        if_empty_n => dense_data_9_14_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_ready);

    dense_data_10_0_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_0_V,
        if_full_n => dense_data_10_0_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_10_0_V_i_channel,
        if_dout => dense_data_10_0_V_i_channel_dout,
        if_empty_n => dense_data_10_0_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_ready);

    dense_data_10_1_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_1_V,
        if_full_n => dense_data_10_1_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_10_1_V_i_channel,
        if_dout => dense_data_10_1_V_i_channel_dout,
        if_empty_n => dense_data_10_1_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_ready);

    dense_data_10_2_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_2_V,
        if_full_n => dense_data_10_2_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_10_2_V_i_channel,
        if_dout => dense_data_10_2_V_i_channel_dout,
        if_empty_n => dense_data_10_2_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_ready);

    dense_data_10_3_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_3_V,
        if_full_n => dense_data_10_3_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_10_3_V_i_channel,
        if_dout => dense_data_10_3_V_i_channel_dout,
        if_empty_n => dense_data_10_3_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_ready);

    dense_data_10_4_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_4_V,
        if_full_n => dense_data_10_4_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_10_4_V_i_channel,
        if_dout => dense_data_10_4_V_i_channel_dout,
        if_empty_n => dense_data_10_4_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_ready);

    dense_data_10_5_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_5_V,
        if_full_n => dense_data_10_5_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_10_5_V_i_channel,
        if_dout => dense_data_10_5_V_i_channel_dout,
        if_empty_n => dense_data_10_5_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_ready);

    dense_data_10_6_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_6_V,
        if_full_n => dense_data_10_6_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_10_6_V_i_channel,
        if_dout => dense_data_10_6_V_i_channel_dout,
        if_empty_n => dense_data_10_6_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_ready);

    dense_data_10_7_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_7_V,
        if_full_n => dense_data_10_7_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_10_7_V_i_channel,
        if_dout => dense_data_10_7_V_i_channel_dout,
        if_empty_n => dense_data_10_7_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_ready);

    dense_data_10_8_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_8_V,
        if_full_n => dense_data_10_8_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_10_8_V_i_channel,
        if_dout => dense_data_10_8_V_i_channel_dout,
        if_empty_n => dense_data_10_8_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_ready);

    dense_data_10_9_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_9_V,
        if_full_n => dense_data_10_9_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_10_9_V_i_channel,
        if_dout => dense_data_10_9_V_i_channel_dout,
        if_empty_n => dense_data_10_9_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_ready);

    dense_data_10_10_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_10_V,
        if_full_n => dense_data_10_10_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_10_10_V_i_channel,
        if_dout => dense_data_10_10_V_i_channel_dout,
        if_empty_n => dense_data_10_10_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_ready);

    dense_data_10_11_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_11_V,
        if_full_n => dense_data_10_11_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_10_11_V_i_channel,
        if_dout => dense_data_10_11_V_i_channel_dout,
        if_empty_n => dense_data_10_11_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_ready);

    dense_data_10_12_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_12_V,
        if_full_n => dense_data_10_12_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_10_12_V_i_channel,
        if_dout => dense_data_10_12_V_i_channel_dout,
        if_empty_n => dense_data_10_12_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_ready);

    dense_data_10_13_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_13_V,
        if_full_n => dense_data_10_13_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_10_13_V_i_channel,
        if_dout => dense_data_10_13_V_i_channel_dout,
        if_empty_n => dense_data_10_13_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_ready);

    dense_data_10_14_V_i_channel_U : component fifo_w10_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_14_V,
        if_full_n => dense_data_10_14_V_i_channel_full_n,
        if_write => ap_channel_done_dense_data_10_14_V_i_channel,
        if_dout => dense_data_10_14_V_i_channel_dout,
        if_empty_n => dense_data_10_14_V_i_channel_empty_n,
        if_read => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_ready);

    dense_res_1_0_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_0,
        if_full_n => dense_res_1_0_i_channel_full_n,
        if_write => ap_channel_done_dense_res_1_0_i_channel,
        if_dout => dense_res_1_0_i_channel_dout,
        if_empty_n => dense_res_1_0_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_1_1_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_1,
        if_full_n => dense_res_1_1_i_channel_full_n,
        if_write => ap_channel_done_dense_res_1_1_i_channel,
        if_dout => dense_res_1_1_i_channel_dout,
        if_empty_n => dense_res_1_1_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_1_2_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_2,
        if_full_n => dense_res_1_2_i_channel_full_n,
        if_write => ap_channel_done_dense_res_1_2_i_channel,
        if_dout => dense_res_1_2_i_channel_dout,
        if_empty_n => dense_res_1_2_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_1_3_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_3,
        if_full_n => dense_res_1_3_i_channel_full_n,
        if_write => ap_channel_done_dense_res_1_3_i_channel,
        if_dout => dense_res_1_3_i_channel_dout,
        if_empty_n => dense_res_1_3_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_1_4_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_4,
        if_full_n => dense_res_1_4_i_channel_full_n,
        if_write => ap_channel_done_dense_res_1_4_i_channel,
        if_dout => dense_res_1_4_i_channel_dout,
        if_empty_n => dense_res_1_4_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_1_5_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_5,
        if_full_n => dense_res_1_5_i_channel_full_n,
        if_write => ap_channel_done_dense_res_1_5_i_channel,
        if_dout => dense_res_1_5_i_channel_dout,
        if_empty_n => dense_res_1_5_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_1_6_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_6,
        if_full_n => dense_res_1_6_i_channel_full_n,
        if_write => ap_channel_done_dense_res_1_6_i_channel,
        if_dout => dense_res_1_6_i_channel_dout,
        if_empty_n => dense_res_1_6_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_1_7_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_7,
        if_full_n => dense_res_1_7_i_channel_full_n,
        if_write => ap_channel_done_dense_res_1_7_i_channel,
        if_dout => dense_res_1_7_i_channel_dout,
        if_empty_n => dense_res_1_7_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_1_8_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_8,
        if_full_n => dense_res_1_8_i_channel_full_n,
        if_write => ap_channel_done_dense_res_1_8_i_channel,
        if_dout => dense_res_1_8_i_channel_dout,
        if_empty_n => dense_res_1_8_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_1_9_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_9,
        if_full_n => dense_res_1_9_i_channel_full_n,
        if_write => ap_channel_done_dense_res_1_9_i_channel,
        if_dout => dense_res_1_9_i_channel_dout,
        if_empty_n => dense_res_1_9_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_1_10_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_10,
        if_full_n => dense_res_1_10_i_channel_full_n,
        if_write => ap_channel_done_dense_res_1_10_i_channel,
        if_dout => dense_res_1_10_i_channel_dout,
        if_empty_n => dense_res_1_10_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_1_11_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_11,
        if_full_n => dense_res_1_11_i_channel_full_n,
        if_write => ap_channel_done_dense_res_1_11_i_channel,
        if_dout => dense_res_1_11_i_channel_dout,
        if_empty_n => dense_res_1_11_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_1_12_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_12,
        if_full_n => dense_res_1_12_i_channel_full_n,
        if_write => ap_channel_done_dense_res_1_12_i_channel,
        if_dout => dense_res_1_12_i_channel_dout,
        if_empty_n => dense_res_1_12_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_1_13_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_13,
        if_full_n => dense_res_1_13_i_channel_full_n,
        if_write => ap_channel_done_dense_res_1_13_i_channel,
        if_dout => dense_res_1_13_i_channel_dout,
        if_empty_n => dense_res_1_13_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_1_14_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_14,
        if_full_n => dense_res_1_14_i_channel_full_n,
        if_write => ap_channel_done_dense_res_1_14_i_channel,
        if_dout => dense_res_1_14_i_channel_dout,
        if_empty_n => dense_res_1_14_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_1_15_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_15,
        if_full_n => dense_res_1_15_i_channel_full_n,
        if_write => ap_channel_done_dense_res_1_15_i_channel,
        if_dout => dense_res_1_15_i_channel_dout,
        if_empty_n => dense_res_1_15_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_1_16_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_16,
        if_full_n => dense_res_1_16_i_channel_full_n,
        if_write => ap_channel_done_dense_res_1_16_i_channel,
        if_dout => dense_res_1_16_i_channel_dout,
        if_empty_n => dense_res_1_16_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_1_17_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_17,
        if_full_n => dense_res_1_17_i_channel_full_n,
        if_write => ap_channel_done_dense_res_1_17_i_channel,
        if_dout => dense_res_1_17_i_channel_dout,
        if_empty_n => dense_res_1_17_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_1_18_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_18,
        if_full_n => dense_res_1_18_i_channel_full_n,
        if_write => ap_channel_done_dense_res_1_18_i_channel,
        if_dout => dense_res_1_18_i_channel_dout,
        if_empty_n => dense_res_1_18_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_1_19_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_19,
        if_full_n => dense_res_1_19_i_channel_full_n,
        if_write => ap_channel_done_dense_res_1_19_i_channel,
        if_dout => dense_res_1_19_i_channel_dout,
        if_empty_n => dense_res_1_19_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_2_0_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_0,
        if_full_n => dense_res_2_0_i_channel_full_n,
        if_write => ap_channel_done_dense_res_2_0_i_channel,
        if_dout => dense_res_2_0_i_channel_dout,
        if_empty_n => dense_res_2_0_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_2_1_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_1,
        if_full_n => dense_res_2_1_i_channel_full_n,
        if_write => ap_channel_done_dense_res_2_1_i_channel,
        if_dout => dense_res_2_1_i_channel_dout,
        if_empty_n => dense_res_2_1_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_2_2_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_2,
        if_full_n => dense_res_2_2_i_channel_full_n,
        if_write => ap_channel_done_dense_res_2_2_i_channel,
        if_dout => dense_res_2_2_i_channel_dout,
        if_empty_n => dense_res_2_2_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_2_3_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_3,
        if_full_n => dense_res_2_3_i_channel_full_n,
        if_write => ap_channel_done_dense_res_2_3_i_channel,
        if_dout => dense_res_2_3_i_channel_dout,
        if_empty_n => dense_res_2_3_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_2_4_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_4,
        if_full_n => dense_res_2_4_i_channel_full_n,
        if_write => ap_channel_done_dense_res_2_4_i_channel,
        if_dout => dense_res_2_4_i_channel_dout,
        if_empty_n => dense_res_2_4_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_2_5_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_5,
        if_full_n => dense_res_2_5_i_channel_full_n,
        if_write => ap_channel_done_dense_res_2_5_i_channel,
        if_dout => dense_res_2_5_i_channel_dout,
        if_empty_n => dense_res_2_5_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_2_6_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_6,
        if_full_n => dense_res_2_6_i_channel_full_n,
        if_write => ap_channel_done_dense_res_2_6_i_channel,
        if_dout => dense_res_2_6_i_channel_dout,
        if_empty_n => dense_res_2_6_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_2_7_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_7,
        if_full_n => dense_res_2_7_i_channel_full_n,
        if_write => ap_channel_done_dense_res_2_7_i_channel,
        if_dout => dense_res_2_7_i_channel_dout,
        if_empty_n => dense_res_2_7_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_2_8_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_8,
        if_full_n => dense_res_2_8_i_channel_full_n,
        if_write => ap_channel_done_dense_res_2_8_i_channel,
        if_dout => dense_res_2_8_i_channel_dout,
        if_empty_n => dense_res_2_8_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_2_9_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_9,
        if_full_n => dense_res_2_9_i_channel_full_n,
        if_write => ap_channel_done_dense_res_2_9_i_channel,
        if_dout => dense_res_2_9_i_channel_dout,
        if_empty_n => dense_res_2_9_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_2_10_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_10,
        if_full_n => dense_res_2_10_i_channel_full_n,
        if_write => ap_channel_done_dense_res_2_10_i_channel,
        if_dout => dense_res_2_10_i_channel_dout,
        if_empty_n => dense_res_2_10_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_2_11_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_11,
        if_full_n => dense_res_2_11_i_channel_full_n,
        if_write => ap_channel_done_dense_res_2_11_i_channel,
        if_dout => dense_res_2_11_i_channel_dout,
        if_empty_n => dense_res_2_11_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_2_12_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_12,
        if_full_n => dense_res_2_12_i_channel_full_n,
        if_write => ap_channel_done_dense_res_2_12_i_channel,
        if_dout => dense_res_2_12_i_channel_dout,
        if_empty_n => dense_res_2_12_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_2_13_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_13,
        if_full_n => dense_res_2_13_i_channel_full_n,
        if_write => ap_channel_done_dense_res_2_13_i_channel,
        if_dout => dense_res_2_13_i_channel_dout,
        if_empty_n => dense_res_2_13_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_2_14_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_14,
        if_full_n => dense_res_2_14_i_channel_full_n,
        if_write => ap_channel_done_dense_res_2_14_i_channel,
        if_dout => dense_res_2_14_i_channel_dout,
        if_empty_n => dense_res_2_14_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_2_15_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_15,
        if_full_n => dense_res_2_15_i_channel_full_n,
        if_write => ap_channel_done_dense_res_2_15_i_channel,
        if_dout => dense_res_2_15_i_channel_dout,
        if_empty_n => dense_res_2_15_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_2_16_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_16,
        if_full_n => dense_res_2_16_i_channel_full_n,
        if_write => ap_channel_done_dense_res_2_16_i_channel,
        if_dout => dense_res_2_16_i_channel_dout,
        if_empty_n => dense_res_2_16_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_2_17_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_17,
        if_full_n => dense_res_2_17_i_channel_full_n,
        if_write => ap_channel_done_dense_res_2_17_i_channel,
        if_dout => dense_res_2_17_i_channel_dout,
        if_empty_n => dense_res_2_17_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_2_18_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_18,
        if_full_n => dense_res_2_18_i_channel_full_n,
        if_write => ap_channel_done_dense_res_2_18_i_channel,
        if_dout => dense_res_2_18_i_channel_dout,
        if_empty_n => dense_res_2_18_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_2_19_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_19,
        if_full_n => dense_res_2_19_i_channel_full_n,
        if_write => ap_channel_done_dense_res_2_19_i_channel,
        if_dout => dense_res_2_19_i_channel_dout,
        if_empty_n => dense_res_2_19_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_3_0_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_0,
        if_full_n => dense_res_3_0_i_channel_full_n,
        if_write => ap_channel_done_dense_res_3_0_i_channel,
        if_dout => dense_res_3_0_i_channel_dout,
        if_empty_n => dense_res_3_0_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_3_1_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_1,
        if_full_n => dense_res_3_1_i_channel_full_n,
        if_write => ap_channel_done_dense_res_3_1_i_channel,
        if_dout => dense_res_3_1_i_channel_dout,
        if_empty_n => dense_res_3_1_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_3_2_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_2,
        if_full_n => dense_res_3_2_i_channel_full_n,
        if_write => ap_channel_done_dense_res_3_2_i_channel,
        if_dout => dense_res_3_2_i_channel_dout,
        if_empty_n => dense_res_3_2_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_3_3_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_3,
        if_full_n => dense_res_3_3_i_channel_full_n,
        if_write => ap_channel_done_dense_res_3_3_i_channel,
        if_dout => dense_res_3_3_i_channel_dout,
        if_empty_n => dense_res_3_3_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_3_4_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_4,
        if_full_n => dense_res_3_4_i_channel_full_n,
        if_write => ap_channel_done_dense_res_3_4_i_channel,
        if_dout => dense_res_3_4_i_channel_dout,
        if_empty_n => dense_res_3_4_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_3_5_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_5,
        if_full_n => dense_res_3_5_i_channel_full_n,
        if_write => ap_channel_done_dense_res_3_5_i_channel,
        if_dout => dense_res_3_5_i_channel_dout,
        if_empty_n => dense_res_3_5_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_3_6_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_6,
        if_full_n => dense_res_3_6_i_channel_full_n,
        if_write => ap_channel_done_dense_res_3_6_i_channel,
        if_dout => dense_res_3_6_i_channel_dout,
        if_empty_n => dense_res_3_6_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_3_7_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_7,
        if_full_n => dense_res_3_7_i_channel_full_n,
        if_write => ap_channel_done_dense_res_3_7_i_channel,
        if_dout => dense_res_3_7_i_channel_dout,
        if_empty_n => dense_res_3_7_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_3_8_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_8,
        if_full_n => dense_res_3_8_i_channel_full_n,
        if_write => ap_channel_done_dense_res_3_8_i_channel,
        if_dout => dense_res_3_8_i_channel_dout,
        if_empty_n => dense_res_3_8_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_3_9_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_9,
        if_full_n => dense_res_3_9_i_channel_full_n,
        if_write => ap_channel_done_dense_res_3_9_i_channel,
        if_dout => dense_res_3_9_i_channel_dout,
        if_empty_n => dense_res_3_9_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_3_10_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_10,
        if_full_n => dense_res_3_10_i_channel_full_n,
        if_write => ap_channel_done_dense_res_3_10_i_channel,
        if_dout => dense_res_3_10_i_channel_dout,
        if_empty_n => dense_res_3_10_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_3_11_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_11,
        if_full_n => dense_res_3_11_i_channel_full_n,
        if_write => ap_channel_done_dense_res_3_11_i_channel,
        if_dout => dense_res_3_11_i_channel_dout,
        if_empty_n => dense_res_3_11_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_3_12_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_12,
        if_full_n => dense_res_3_12_i_channel_full_n,
        if_write => ap_channel_done_dense_res_3_12_i_channel,
        if_dout => dense_res_3_12_i_channel_dout,
        if_empty_n => dense_res_3_12_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_3_13_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_13,
        if_full_n => dense_res_3_13_i_channel_full_n,
        if_write => ap_channel_done_dense_res_3_13_i_channel,
        if_dout => dense_res_3_13_i_channel_dout,
        if_empty_n => dense_res_3_13_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_3_14_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_14,
        if_full_n => dense_res_3_14_i_channel_full_n,
        if_write => ap_channel_done_dense_res_3_14_i_channel,
        if_dout => dense_res_3_14_i_channel_dout,
        if_empty_n => dense_res_3_14_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_3_15_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_15,
        if_full_n => dense_res_3_15_i_channel_full_n,
        if_write => ap_channel_done_dense_res_3_15_i_channel,
        if_dout => dense_res_3_15_i_channel_dout,
        if_empty_n => dense_res_3_15_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_3_16_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_16,
        if_full_n => dense_res_3_16_i_channel_full_n,
        if_write => ap_channel_done_dense_res_3_16_i_channel,
        if_dout => dense_res_3_16_i_channel_dout,
        if_empty_n => dense_res_3_16_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_3_17_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_17,
        if_full_n => dense_res_3_17_i_channel_full_n,
        if_write => ap_channel_done_dense_res_3_17_i_channel,
        if_dout => dense_res_3_17_i_channel_dout,
        if_empty_n => dense_res_3_17_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_3_18_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_18,
        if_full_n => dense_res_3_18_i_channel_full_n,
        if_write => ap_channel_done_dense_res_3_18_i_channel,
        if_dout => dense_res_3_18_i_channel_dout,
        if_empty_n => dense_res_3_18_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_3_19_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_19,
        if_full_n => dense_res_3_19_i_channel_full_n,
        if_write => ap_channel_done_dense_res_3_19_i_channel,
        if_dout => dense_res_3_19_i_channel_dout,
        if_empty_n => dense_res_3_19_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_4_0_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_0,
        if_full_n => dense_res_4_0_i_channel_full_n,
        if_write => ap_channel_done_dense_res_4_0_i_channel,
        if_dout => dense_res_4_0_i_channel_dout,
        if_empty_n => dense_res_4_0_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_4_1_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_1,
        if_full_n => dense_res_4_1_i_channel_full_n,
        if_write => ap_channel_done_dense_res_4_1_i_channel,
        if_dout => dense_res_4_1_i_channel_dout,
        if_empty_n => dense_res_4_1_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_4_2_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_2,
        if_full_n => dense_res_4_2_i_channel_full_n,
        if_write => ap_channel_done_dense_res_4_2_i_channel,
        if_dout => dense_res_4_2_i_channel_dout,
        if_empty_n => dense_res_4_2_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_4_3_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_3,
        if_full_n => dense_res_4_3_i_channel_full_n,
        if_write => ap_channel_done_dense_res_4_3_i_channel,
        if_dout => dense_res_4_3_i_channel_dout,
        if_empty_n => dense_res_4_3_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_4_4_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_4,
        if_full_n => dense_res_4_4_i_channel_full_n,
        if_write => ap_channel_done_dense_res_4_4_i_channel,
        if_dout => dense_res_4_4_i_channel_dout,
        if_empty_n => dense_res_4_4_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_4_5_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_5,
        if_full_n => dense_res_4_5_i_channel_full_n,
        if_write => ap_channel_done_dense_res_4_5_i_channel,
        if_dout => dense_res_4_5_i_channel_dout,
        if_empty_n => dense_res_4_5_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_4_6_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_6,
        if_full_n => dense_res_4_6_i_channel_full_n,
        if_write => ap_channel_done_dense_res_4_6_i_channel,
        if_dout => dense_res_4_6_i_channel_dout,
        if_empty_n => dense_res_4_6_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_4_7_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_7,
        if_full_n => dense_res_4_7_i_channel_full_n,
        if_write => ap_channel_done_dense_res_4_7_i_channel,
        if_dout => dense_res_4_7_i_channel_dout,
        if_empty_n => dense_res_4_7_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_4_8_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_8,
        if_full_n => dense_res_4_8_i_channel_full_n,
        if_write => ap_channel_done_dense_res_4_8_i_channel,
        if_dout => dense_res_4_8_i_channel_dout,
        if_empty_n => dense_res_4_8_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_4_9_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_9,
        if_full_n => dense_res_4_9_i_channel_full_n,
        if_write => ap_channel_done_dense_res_4_9_i_channel,
        if_dout => dense_res_4_9_i_channel_dout,
        if_empty_n => dense_res_4_9_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_4_10_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_10,
        if_full_n => dense_res_4_10_i_channel_full_n,
        if_write => ap_channel_done_dense_res_4_10_i_channel,
        if_dout => dense_res_4_10_i_channel_dout,
        if_empty_n => dense_res_4_10_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_4_11_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_11,
        if_full_n => dense_res_4_11_i_channel_full_n,
        if_write => ap_channel_done_dense_res_4_11_i_channel,
        if_dout => dense_res_4_11_i_channel_dout,
        if_empty_n => dense_res_4_11_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_4_12_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_12,
        if_full_n => dense_res_4_12_i_channel_full_n,
        if_write => ap_channel_done_dense_res_4_12_i_channel,
        if_dout => dense_res_4_12_i_channel_dout,
        if_empty_n => dense_res_4_12_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_4_13_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_13,
        if_full_n => dense_res_4_13_i_channel_full_n,
        if_write => ap_channel_done_dense_res_4_13_i_channel,
        if_dout => dense_res_4_13_i_channel_dout,
        if_empty_n => dense_res_4_13_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_4_14_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_14,
        if_full_n => dense_res_4_14_i_channel_full_n,
        if_write => ap_channel_done_dense_res_4_14_i_channel,
        if_dout => dense_res_4_14_i_channel_dout,
        if_empty_n => dense_res_4_14_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_4_15_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_15,
        if_full_n => dense_res_4_15_i_channel_full_n,
        if_write => ap_channel_done_dense_res_4_15_i_channel,
        if_dout => dense_res_4_15_i_channel_dout,
        if_empty_n => dense_res_4_15_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_4_16_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_16,
        if_full_n => dense_res_4_16_i_channel_full_n,
        if_write => ap_channel_done_dense_res_4_16_i_channel,
        if_dout => dense_res_4_16_i_channel_dout,
        if_empty_n => dense_res_4_16_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_4_17_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_17,
        if_full_n => dense_res_4_17_i_channel_full_n,
        if_write => ap_channel_done_dense_res_4_17_i_channel,
        if_dout => dense_res_4_17_i_channel_dout,
        if_empty_n => dense_res_4_17_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_4_18_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_18,
        if_full_n => dense_res_4_18_i_channel_full_n,
        if_write => ap_channel_done_dense_res_4_18_i_channel,
        if_dout => dense_res_4_18_i_channel_dout,
        if_empty_n => dense_res_4_18_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_4_19_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_19,
        if_full_n => dense_res_4_19_i_channel_full_n,
        if_write => ap_channel_done_dense_res_4_19_i_channel,
        if_dout => dense_res_4_19_i_channel_dout,
        if_empty_n => dense_res_4_19_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_5_0_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_0,
        if_full_n => dense_res_5_0_i_channel_full_n,
        if_write => ap_channel_done_dense_res_5_0_i_channel,
        if_dout => dense_res_5_0_i_channel_dout,
        if_empty_n => dense_res_5_0_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_5_1_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_1,
        if_full_n => dense_res_5_1_i_channel_full_n,
        if_write => ap_channel_done_dense_res_5_1_i_channel,
        if_dout => dense_res_5_1_i_channel_dout,
        if_empty_n => dense_res_5_1_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_5_2_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_2,
        if_full_n => dense_res_5_2_i_channel_full_n,
        if_write => ap_channel_done_dense_res_5_2_i_channel,
        if_dout => dense_res_5_2_i_channel_dout,
        if_empty_n => dense_res_5_2_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_5_3_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_3,
        if_full_n => dense_res_5_3_i_channel_full_n,
        if_write => ap_channel_done_dense_res_5_3_i_channel,
        if_dout => dense_res_5_3_i_channel_dout,
        if_empty_n => dense_res_5_3_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_5_4_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_4,
        if_full_n => dense_res_5_4_i_channel_full_n,
        if_write => ap_channel_done_dense_res_5_4_i_channel,
        if_dout => dense_res_5_4_i_channel_dout,
        if_empty_n => dense_res_5_4_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_5_5_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_5,
        if_full_n => dense_res_5_5_i_channel_full_n,
        if_write => ap_channel_done_dense_res_5_5_i_channel,
        if_dout => dense_res_5_5_i_channel_dout,
        if_empty_n => dense_res_5_5_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_5_6_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_6,
        if_full_n => dense_res_5_6_i_channel_full_n,
        if_write => ap_channel_done_dense_res_5_6_i_channel,
        if_dout => dense_res_5_6_i_channel_dout,
        if_empty_n => dense_res_5_6_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_5_7_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_7,
        if_full_n => dense_res_5_7_i_channel_full_n,
        if_write => ap_channel_done_dense_res_5_7_i_channel,
        if_dout => dense_res_5_7_i_channel_dout,
        if_empty_n => dense_res_5_7_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_5_8_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_8,
        if_full_n => dense_res_5_8_i_channel_full_n,
        if_write => ap_channel_done_dense_res_5_8_i_channel,
        if_dout => dense_res_5_8_i_channel_dout,
        if_empty_n => dense_res_5_8_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_5_9_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_9,
        if_full_n => dense_res_5_9_i_channel_full_n,
        if_write => ap_channel_done_dense_res_5_9_i_channel,
        if_dout => dense_res_5_9_i_channel_dout,
        if_empty_n => dense_res_5_9_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_5_10_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_10,
        if_full_n => dense_res_5_10_i_channel_full_n,
        if_write => ap_channel_done_dense_res_5_10_i_channel,
        if_dout => dense_res_5_10_i_channel_dout,
        if_empty_n => dense_res_5_10_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_5_11_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_11,
        if_full_n => dense_res_5_11_i_channel_full_n,
        if_write => ap_channel_done_dense_res_5_11_i_channel,
        if_dout => dense_res_5_11_i_channel_dout,
        if_empty_n => dense_res_5_11_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_5_12_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_12,
        if_full_n => dense_res_5_12_i_channel_full_n,
        if_write => ap_channel_done_dense_res_5_12_i_channel,
        if_dout => dense_res_5_12_i_channel_dout,
        if_empty_n => dense_res_5_12_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_5_13_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_13,
        if_full_n => dense_res_5_13_i_channel_full_n,
        if_write => ap_channel_done_dense_res_5_13_i_channel,
        if_dout => dense_res_5_13_i_channel_dout,
        if_empty_n => dense_res_5_13_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_5_14_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_14,
        if_full_n => dense_res_5_14_i_channel_full_n,
        if_write => ap_channel_done_dense_res_5_14_i_channel,
        if_dout => dense_res_5_14_i_channel_dout,
        if_empty_n => dense_res_5_14_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_5_15_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_15,
        if_full_n => dense_res_5_15_i_channel_full_n,
        if_write => ap_channel_done_dense_res_5_15_i_channel,
        if_dout => dense_res_5_15_i_channel_dout,
        if_empty_n => dense_res_5_15_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_5_16_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_16,
        if_full_n => dense_res_5_16_i_channel_full_n,
        if_write => ap_channel_done_dense_res_5_16_i_channel,
        if_dout => dense_res_5_16_i_channel_dout,
        if_empty_n => dense_res_5_16_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_5_17_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_17,
        if_full_n => dense_res_5_17_i_channel_full_n,
        if_write => ap_channel_done_dense_res_5_17_i_channel,
        if_dout => dense_res_5_17_i_channel_dout,
        if_empty_n => dense_res_5_17_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_5_18_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_18,
        if_full_n => dense_res_5_18_i_channel_full_n,
        if_write => ap_channel_done_dense_res_5_18_i_channel,
        if_dout => dense_res_5_18_i_channel_dout,
        if_empty_n => dense_res_5_18_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_5_19_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_19,
        if_full_n => dense_res_5_19_i_channel_full_n,
        if_write => ap_channel_done_dense_res_5_19_i_channel,
        if_dout => dense_res_5_19_i_channel_dout,
        if_empty_n => dense_res_5_19_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_6_0_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_0,
        if_full_n => dense_res_6_0_i_channel_full_n,
        if_write => ap_channel_done_dense_res_6_0_i_channel,
        if_dout => dense_res_6_0_i_channel_dout,
        if_empty_n => dense_res_6_0_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_6_1_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_1,
        if_full_n => dense_res_6_1_i_channel_full_n,
        if_write => ap_channel_done_dense_res_6_1_i_channel,
        if_dout => dense_res_6_1_i_channel_dout,
        if_empty_n => dense_res_6_1_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_6_2_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_2,
        if_full_n => dense_res_6_2_i_channel_full_n,
        if_write => ap_channel_done_dense_res_6_2_i_channel,
        if_dout => dense_res_6_2_i_channel_dout,
        if_empty_n => dense_res_6_2_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_6_3_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_3,
        if_full_n => dense_res_6_3_i_channel_full_n,
        if_write => ap_channel_done_dense_res_6_3_i_channel,
        if_dout => dense_res_6_3_i_channel_dout,
        if_empty_n => dense_res_6_3_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_6_4_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_4,
        if_full_n => dense_res_6_4_i_channel_full_n,
        if_write => ap_channel_done_dense_res_6_4_i_channel,
        if_dout => dense_res_6_4_i_channel_dout,
        if_empty_n => dense_res_6_4_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_6_5_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_5,
        if_full_n => dense_res_6_5_i_channel_full_n,
        if_write => ap_channel_done_dense_res_6_5_i_channel,
        if_dout => dense_res_6_5_i_channel_dout,
        if_empty_n => dense_res_6_5_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_6_6_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_6,
        if_full_n => dense_res_6_6_i_channel_full_n,
        if_write => ap_channel_done_dense_res_6_6_i_channel,
        if_dout => dense_res_6_6_i_channel_dout,
        if_empty_n => dense_res_6_6_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_6_7_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_7,
        if_full_n => dense_res_6_7_i_channel_full_n,
        if_write => ap_channel_done_dense_res_6_7_i_channel,
        if_dout => dense_res_6_7_i_channel_dout,
        if_empty_n => dense_res_6_7_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_6_8_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_8,
        if_full_n => dense_res_6_8_i_channel_full_n,
        if_write => ap_channel_done_dense_res_6_8_i_channel,
        if_dout => dense_res_6_8_i_channel_dout,
        if_empty_n => dense_res_6_8_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_6_9_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_9,
        if_full_n => dense_res_6_9_i_channel_full_n,
        if_write => ap_channel_done_dense_res_6_9_i_channel,
        if_dout => dense_res_6_9_i_channel_dout,
        if_empty_n => dense_res_6_9_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_6_10_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_10,
        if_full_n => dense_res_6_10_i_channel_full_n,
        if_write => ap_channel_done_dense_res_6_10_i_channel,
        if_dout => dense_res_6_10_i_channel_dout,
        if_empty_n => dense_res_6_10_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_6_11_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_11,
        if_full_n => dense_res_6_11_i_channel_full_n,
        if_write => ap_channel_done_dense_res_6_11_i_channel,
        if_dout => dense_res_6_11_i_channel_dout,
        if_empty_n => dense_res_6_11_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_6_12_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_12,
        if_full_n => dense_res_6_12_i_channel_full_n,
        if_write => ap_channel_done_dense_res_6_12_i_channel,
        if_dout => dense_res_6_12_i_channel_dout,
        if_empty_n => dense_res_6_12_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_6_13_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_13,
        if_full_n => dense_res_6_13_i_channel_full_n,
        if_write => ap_channel_done_dense_res_6_13_i_channel,
        if_dout => dense_res_6_13_i_channel_dout,
        if_empty_n => dense_res_6_13_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_6_14_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_14,
        if_full_n => dense_res_6_14_i_channel_full_n,
        if_write => ap_channel_done_dense_res_6_14_i_channel,
        if_dout => dense_res_6_14_i_channel_dout,
        if_empty_n => dense_res_6_14_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_6_15_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_15,
        if_full_n => dense_res_6_15_i_channel_full_n,
        if_write => ap_channel_done_dense_res_6_15_i_channel,
        if_dout => dense_res_6_15_i_channel_dout,
        if_empty_n => dense_res_6_15_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_6_16_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_16,
        if_full_n => dense_res_6_16_i_channel_full_n,
        if_write => ap_channel_done_dense_res_6_16_i_channel,
        if_dout => dense_res_6_16_i_channel_dout,
        if_empty_n => dense_res_6_16_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_6_17_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_17,
        if_full_n => dense_res_6_17_i_channel_full_n,
        if_write => ap_channel_done_dense_res_6_17_i_channel,
        if_dout => dense_res_6_17_i_channel_dout,
        if_empty_n => dense_res_6_17_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_6_18_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_18,
        if_full_n => dense_res_6_18_i_channel_full_n,
        if_write => ap_channel_done_dense_res_6_18_i_channel,
        if_dout => dense_res_6_18_i_channel_dout,
        if_empty_n => dense_res_6_18_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_6_19_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_19,
        if_full_n => dense_res_6_19_i_channel_full_n,
        if_write => ap_channel_done_dense_res_6_19_i_channel,
        if_dout => dense_res_6_19_i_channel_dout,
        if_empty_n => dense_res_6_19_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_7_0_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_0,
        if_full_n => dense_res_7_0_i_channel_full_n,
        if_write => ap_channel_done_dense_res_7_0_i_channel,
        if_dout => dense_res_7_0_i_channel_dout,
        if_empty_n => dense_res_7_0_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_7_1_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_1,
        if_full_n => dense_res_7_1_i_channel_full_n,
        if_write => ap_channel_done_dense_res_7_1_i_channel,
        if_dout => dense_res_7_1_i_channel_dout,
        if_empty_n => dense_res_7_1_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_7_2_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_2,
        if_full_n => dense_res_7_2_i_channel_full_n,
        if_write => ap_channel_done_dense_res_7_2_i_channel,
        if_dout => dense_res_7_2_i_channel_dout,
        if_empty_n => dense_res_7_2_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_7_3_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_3,
        if_full_n => dense_res_7_3_i_channel_full_n,
        if_write => ap_channel_done_dense_res_7_3_i_channel,
        if_dout => dense_res_7_3_i_channel_dout,
        if_empty_n => dense_res_7_3_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_7_4_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_4,
        if_full_n => dense_res_7_4_i_channel_full_n,
        if_write => ap_channel_done_dense_res_7_4_i_channel,
        if_dout => dense_res_7_4_i_channel_dout,
        if_empty_n => dense_res_7_4_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_7_5_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_5,
        if_full_n => dense_res_7_5_i_channel_full_n,
        if_write => ap_channel_done_dense_res_7_5_i_channel,
        if_dout => dense_res_7_5_i_channel_dout,
        if_empty_n => dense_res_7_5_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_7_6_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_6,
        if_full_n => dense_res_7_6_i_channel_full_n,
        if_write => ap_channel_done_dense_res_7_6_i_channel,
        if_dout => dense_res_7_6_i_channel_dout,
        if_empty_n => dense_res_7_6_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_7_7_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_7,
        if_full_n => dense_res_7_7_i_channel_full_n,
        if_write => ap_channel_done_dense_res_7_7_i_channel,
        if_dout => dense_res_7_7_i_channel_dout,
        if_empty_n => dense_res_7_7_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_7_8_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_8,
        if_full_n => dense_res_7_8_i_channel_full_n,
        if_write => ap_channel_done_dense_res_7_8_i_channel,
        if_dout => dense_res_7_8_i_channel_dout,
        if_empty_n => dense_res_7_8_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_7_9_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_9,
        if_full_n => dense_res_7_9_i_channel_full_n,
        if_write => ap_channel_done_dense_res_7_9_i_channel,
        if_dout => dense_res_7_9_i_channel_dout,
        if_empty_n => dense_res_7_9_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_7_10_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_10,
        if_full_n => dense_res_7_10_i_channel_full_n,
        if_write => ap_channel_done_dense_res_7_10_i_channel,
        if_dout => dense_res_7_10_i_channel_dout,
        if_empty_n => dense_res_7_10_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_7_11_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_11,
        if_full_n => dense_res_7_11_i_channel_full_n,
        if_write => ap_channel_done_dense_res_7_11_i_channel,
        if_dout => dense_res_7_11_i_channel_dout,
        if_empty_n => dense_res_7_11_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_7_12_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_12,
        if_full_n => dense_res_7_12_i_channel_full_n,
        if_write => ap_channel_done_dense_res_7_12_i_channel,
        if_dout => dense_res_7_12_i_channel_dout,
        if_empty_n => dense_res_7_12_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_7_13_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_13,
        if_full_n => dense_res_7_13_i_channel_full_n,
        if_write => ap_channel_done_dense_res_7_13_i_channel,
        if_dout => dense_res_7_13_i_channel_dout,
        if_empty_n => dense_res_7_13_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_7_14_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_14,
        if_full_n => dense_res_7_14_i_channel_full_n,
        if_write => ap_channel_done_dense_res_7_14_i_channel,
        if_dout => dense_res_7_14_i_channel_dout,
        if_empty_n => dense_res_7_14_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_7_15_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_15,
        if_full_n => dense_res_7_15_i_channel_full_n,
        if_write => ap_channel_done_dense_res_7_15_i_channel,
        if_dout => dense_res_7_15_i_channel_dout,
        if_empty_n => dense_res_7_15_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_7_16_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_16,
        if_full_n => dense_res_7_16_i_channel_full_n,
        if_write => ap_channel_done_dense_res_7_16_i_channel,
        if_dout => dense_res_7_16_i_channel_dout,
        if_empty_n => dense_res_7_16_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_7_17_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_17,
        if_full_n => dense_res_7_17_i_channel_full_n,
        if_write => ap_channel_done_dense_res_7_17_i_channel,
        if_dout => dense_res_7_17_i_channel_dout,
        if_empty_n => dense_res_7_17_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_7_18_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_18,
        if_full_n => dense_res_7_18_i_channel_full_n,
        if_write => ap_channel_done_dense_res_7_18_i_channel,
        if_dout => dense_res_7_18_i_channel_dout,
        if_empty_n => dense_res_7_18_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_7_19_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_19,
        if_full_n => dense_res_7_19_i_channel_full_n,
        if_write => ap_channel_done_dense_res_7_19_i_channel,
        if_dout => dense_res_7_19_i_channel_dout,
        if_empty_n => dense_res_7_19_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_8_0_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_0,
        if_full_n => dense_res_8_0_i_channel_full_n,
        if_write => ap_channel_done_dense_res_8_0_i_channel,
        if_dout => dense_res_8_0_i_channel_dout,
        if_empty_n => dense_res_8_0_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_8_1_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_1,
        if_full_n => dense_res_8_1_i_channel_full_n,
        if_write => ap_channel_done_dense_res_8_1_i_channel,
        if_dout => dense_res_8_1_i_channel_dout,
        if_empty_n => dense_res_8_1_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_8_2_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_2,
        if_full_n => dense_res_8_2_i_channel_full_n,
        if_write => ap_channel_done_dense_res_8_2_i_channel,
        if_dout => dense_res_8_2_i_channel_dout,
        if_empty_n => dense_res_8_2_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_8_3_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_3,
        if_full_n => dense_res_8_3_i_channel_full_n,
        if_write => ap_channel_done_dense_res_8_3_i_channel,
        if_dout => dense_res_8_3_i_channel_dout,
        if_empty_n => dense_res_8_3_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_8_4_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_4,
        if_full_n => dense_res_8_4_i_channel_full_n,
        if_write => ap_channel_done_dense_res_8_4_i_channel,
        if_dout => dense_res_8_4_i_channel_dout,
        if_empty_n => dense_res_8_4_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_8_5_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_5,
        if_full_n => dense_res_8_5_i_channel_full_n,
        if_write => ap_channel_done_dense_res_8_5_i_channel,
        if_dout => dense_res_8_5_i_channel_dout,
        if_empty_n => dense_res_8_5_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_8_6_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_6,
        if_full_n => dense_res_8_6_i_channel_full_n,
        if_write => ap_channel_done_dense_res_8_6_i_channel,
        if_dout => dense_res_8_6_i_channel_dout,
        if_empty_n => dense_res_8_6_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_8_7_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_7,
        if_full_n => dense_res_8_7_i_channel_full_n,
        if_write => ap_channel_done_dense_res_8_7_i_channel,
        if_dout => dense_res_8_7_i_channel_dout,
        if_empty_n => dense_res_8_7_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_8_8_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_8,
        if_full_n => dense_res_8_8_i_channel_full_n,
        if_write => ap_channel_done_dense_res_8_8_i_channel,
        if_dout => dense_res_8_8_i_channel_dout,
        if_empty_n => dense_res_8_8_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_8_9_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_9,
        if_full_n => dense_res_8_9_i_channel_full_n,
        if_write => ap_channel_done_dense_res_8_9_i_channel,
        if_dout => dense_res_8_9_i_channel_dout,
        if_empty_n => dense_res_8_9_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_8_10_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_10,
        if_full_n => dense_res_8_10_i_channel_full_n,
        if_write => ap_channel_done_dense_res_8_10_i_channel,
        if_dout => dense_res_8_10_i_channel_dout,
        if_empty_n => dense_res_8_10_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_8_11_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_11,
        if_full_n => dense_res_8_11_i_channel_full_n,
        if_write => ap_channel_done_dense_res_8_11_i_channel,
        if_dout => dense_res_8_11_i_channel_dout,
        if_empty_n => dense_res_8_11_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_8_12_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_12,
        if_full_n => dense_res_8_12_i_channel_full_n,
        if_write => ap_channel_done_dense_res_8_12_i_channel,
        if_dout => dense_res_8_12_i_channel_dout,
        if_empty_n => dense_res_8_12_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_8_13_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_13,
        if_full_n => dense_res_8_13_i_channel_full_n,
        if_write => ap_channel_done_dense_res_8_13_i_channel,
        if_dout => dense_res_8_13_i_channel_dout,
        if_empty_n => dense_res_8_13_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_8_14_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_14,
        if_full_n => dense_res_8_14_i_channel_full_n,
        if_write => ap_channel_done_dense_res_8_14_i_channel,
        if_dout => dense_res_8_14_i_channel_dout,
        if_empty_n => dense_res_8_14_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_8_15_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_15,
        if_full_n => dense_res_8_15_i_channel_full_n,
        if_write => ap_channel_done_dense_res_8_15_i_channel,
        if_dout => dense_res_8_15_i_channel_dout,
        if_empty_n => dense_res_8_15_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_8_16_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_16,
        if_full_n => dense_res_8_16_i_channel_full_n,
        if_write => ap_channel_done_dense_res_8_16_i_channel,
        if_dout => dense_res_8_16_i_channel_dout,
        if_empty_n => dense_res_8_16_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_8_17_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_17,
        if_full_n => dense_res_8_17_i_channel_full_n,
        if_write => ap_channel_done_dense_res_8_17_i_channel,
        if_dout => dense_res_8_17_i_channel_dout,
        if_empty_n => dense_res_8_17_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_8_18_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_18,
        if_full_n => dense_res_8_18_i_channel_full_n,
        if_write => ap_channel_done_dense_res_8_18_i_channel,
        if_dout => dense_res_8_18_i_channel_dout,
        if_empty_n => dense_res_8_18_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_8_19_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_19,
        if_full_n => dense_res_8_19_i_channel_full_n,
        if_write => ap_channel_done_dense_res_8_19_i_channel,
        if_dout => dense_res_8_19_i_channel_dout,
        if_empty_n => dense_res_8_19_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_9_0_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_0,
        if_full_n => dense_res_9_0_i_channel_full_n,
        if_write => ap_channel_done_dense_res_9_0_i_channel,
        if_dout => dense_res_9_0_i_channel_dout,
        if_empty_n => dense_res_9_0_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_9_1_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_1,
        if_full_n => dense_res_9_1_i_channel_full_n,
        if_write => ap_channel_done_dense_res_9_1_i_channel,
        if_dout => dense_res_9_1_i_channel_dout,
        if_empty_n => dense_res_9_1_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_9_2_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_2,
        if_full_n => dense_res_9_2_i_channel_full_n,
        if_write => ap_channel_done_dense_res_9_2_i_channel,
        if_dout => dense_res_9_2_i_channel_dout,
        if_empty_n => dense_res_9_2_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_9_3_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_3,
        if_full_n => dense_res_9_3_i_channel_full_n,
        if_write => ap_channel_done_dense_res_9_3_i_channel,
        if_dout => dense_res_9_3_i_channel_dout,
        if_empty_n => dense_res_9_3_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_9_4_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_4,
        if_full_n => dense_res_9_4_i_channel_full_n,
        if_write => ap_channel_done_dense_res_9_4_i_channel,
        if_dout => dense_res_9_4_i_channel_dout,
        if_empty_n => dense_res_9_4_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_9_5_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_5,
        if_full_n => dense_res_9_5_i_channel_full_n,
        if_write => ap_channel_done_dense_res_9_5_i_channel,
        if_dout => dense_res_9_5_i_channel_dout,
        if_empty_n => dense_res_9_5_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_9_6_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_6,
        if_full_n => dense_res_9_6_i_channel_full_n,
        if_write => ap_channel_done_dense_res_9_6_i_channel,
        if_dout => dense_res_9_6_i_channel_dout,
        if_empty_n => dense_res_9_6_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_9_7_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_7,
        if_full_n => dense_res_9_7_i_channel_full_n,
        if_write => ap_channel_done_dense_res_9_7_i_channel,
        if_dout => dense_res_9_7_i_channel_dout,
        if_empty_n => dense_res_9_7_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_9_8_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_8,
        if_full_n => dense_res_9_8_i_channel_full_n,
        if_write => ap_channel_done_dense_res_9_8_i_channel,
        if_dout => dense_res_9_8_i_channel_dout,
        if_empty_n => dense_res_9_8_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_9_9_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_9,
        if_full_n => dense_res_9_9_i_channel_full_n,
        if_write => ap_channel_done_dense_res_9_9_i_channel,
        if_dout => dense_res_9_9_i_channel_dout,
        if_empty_n => dense_res_9_9_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_9_10_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_10,
        if_full_n => dense_res_9_10_i_channel_full_n,
        if_write => ap_channel_done_dense_res_9_10_i_channel,
        if_dout => dense_res_9_10_i_channel_dout,
        if_empty_n => dense_res_9_10_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_9_11_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_11,
        if_full_n => dense_res_9_11_i_channel_full_n,
        if_write => ap_channel_done_dense_res_9_11_i_channel,
        if_dout => dense_res_9_11_i_channel_dout,
        if_empty_n => dense_res_9_11_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_9_12_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_12,
        if_full_n => dense_res_9_12_i_channel_full_n,
        if_write => ap_channel_done_dense_res_9_12_i_channel,
        if_dout => dense_res_9_12_i_channel_dout,
        if_empty_n => dense_res_9_12_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_9_13_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_13,
        if_full_n => dense_res_9_13_i_channel_full_n,
        if_write => ap_channel_done_dense_res_9_13_i_channel,
        if_dout => dense_res_9_13_i_channel_dout,
        if_empty_n => dense_res_9_13_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_9_14_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_14,
        if_full_n => dense_res_9_14_i_channel_full_n,
        if_write => ap_channel_done_dense_res_9_14_i_channel,
        if_dout => dense_res_9_14_i_channel_dout,
        if_empty_n => dense_res_9_14_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_9_15_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_15,
        if_full_n => dense_res_9_15_i_channel_full_n,
        if_write => ap_channel_done_dense_res_9_15_i_channel,
        if_dout => dense_res_9_15_i_channel_dout,
        if_empty_n => dense_res_9_15_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_9_16_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_16,
        if_full_n => dense_res_9_16_i_channel_full_n,
        if_write => ap_channel_done_dense_res_9_16_i_channel,
        if_dout => dense_res_9_16_i_channel_dout,
        if_empty_n => dense_res_9_16_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_9_17_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_17,
        if_full_n => dense_res_9_17_i_channel_full_n,
        if_write => ap_channel_done_dense_res_9_17_i_channel,
        if_dout => dense_res_9_17_i_channel_dout,
        if_empty_n => dense_res_9_17_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_9_18_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_18,
        if_full_n => dense_res_9_18_i_channel_full_n,
        if_write => ap_channel_done_dense_res_9_18_i_channel,
        if_dout => dense_res_9_18_i_channel_dout,
        if_empty_n => dense_res_9_18_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_9_19_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_19,
        if_full_n => dense_res_9_19_i_channel_full_n,
        if_write => ap_channel_done_dense_res_9_19_i_channel,
        if_dout => dense_res_9_19_i_channel_dout,
        if_empty_n => dense_res_9_19_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_10_0_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_0,
        if_full_n => dense_res_10_0_i_channel_full_n,
        if_write => ap_channel_done_dense_res_10_0_i_channel,
        if_dout => dense_res_10_0_i_channel_dout,
        if_empty_n => dense_res_10_0_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_10_1_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_1,
        if_full_n => dense_res_10_1_i_channel_full_n,
        if_write => ap_channel_done_dense_res_10_1_i_channel,
        if_dout => dense_res_10_1_i_channel_dout,
        if_empty_n => dense_res_10_1_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_10_2_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_2,
        if_full_n => dense_res_10_2_i_channel_full_n,
        if_write => ap_channel_done_dense_res_10_2_i_channel,
        if_dout => dense_res_10_2_i_channel_dout,
        if_empty_n => dense_res_10_2_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_10_3_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_3,
        if_full_n => dense_res_10_3_i_channel_full_n,
        if_write => ap_channel_done_dense_res_10_3_i_channel,
        if_dout => dense_res_10_3_i_channel_dout,
        if_empty_n => dense_res_10_3_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_10_4_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_4,
        if_full_n => dense_res_10_4_i_channel_full_n,
        if_write => ap_channel_done_dense_res_10_4_i_channel,
        if_dout => dense_res_10_4_i_channel_dout,
        if_empty_n => dense_res_10_4_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_10_5_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_5,
        if_full_n => dense_res_10_5_i_channel_full_n,
        if_write => ap_channel_done_dense_res_10_5_i_channel,
        if_dout => dense_res_10_5_i_channel_dout,
        if_empty_n => dense_res_10_5_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_10_6_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_6,
        if_full_n => dense_res_10_6_i_channel_full_n,
        if_write => ap_channel_done_dense_res_10_6_i_channel,
        if_dout => dense_res_10_6_i_channel_dout,
        if_empty_n => dense_res_10_6_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_10_7_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_7,
        if_full_n => dense_res_10_7_i_channel_full_n,
        if_write => ap_channel_done_dense_res_10_7_i_channel,
        if_dout => dense_res_10_7_i_channel_dout,
        if_empty_n => dense_res_10_7_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_10_8_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_8,
        if_full_n => dense_res_10_8_i_channel_full_n,
        if_write => ap_channel_done_dense_res_10_8_i_channel,
        if_dout => dense_res_10_8_i_channel_dout,
        if_empty_n => dense_res_10_8_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_10_9_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_9,
        if_full_n => dense_res_10_9_i_channel_full_n,
        if_write => ap_channel_done_dense_res_10_9_i_channel,
        if_dout => dense_res_10_9_i_channel_dout,
        if_empty_n => dense_res_10_9_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_10_10_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_10,
        if_full_n => dense_res_10_10_i_channel_full_n,
        if_write => ap_channel_done_dense_res_10_10_i_channel,
        if_dout => dense_res_10_10_i_channel_dout,
        if_empty_n => dense_res_10_10_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_10_11_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_11,
        if_full_n => dense_res_10_11_i_channel_full_n,
        if_write => ap_channel_done_dense_res_10_11_i_channel,
        if_dout => dense_res_10_11_i_channel_dout,
        if_empty_n => dense_res_10_11_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_10_12_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_12,
        if_full_n => dense_res_10_12_i_channel_full_n,
        if_write => ap_channel_done_dense_res_10_12_i_channel,
        if_dout => dense_res_10_12_i_channel_dout,
        if_empty_n => dense_res_10_12_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_10_13_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_13,
        if_full_n => dense_res_10_13_i_channel_full_n,
        if_write => ap_channel_done_dense_res_10_13_i_channel,
        if_dout => dense_res_10_13_i_channel_dout,
        if_empty_n => dense_res_10_13_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_10_14_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_14,
        if_full_n => dense_res_10_14_i_channel_full_n,
        if_write => ap_channel_done_dense_res_10_14_i_channel,
        if_dout => dense_res_10_14_i_channel_dout,
        if_empty_n => dense_res_10_14_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_10_15_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_15,
        if_full_n => dense_res_10_15_i_channel_full_n,
        if_write => ap_channel_done_dense_res_10_15_i_channel,
        if_dout => dense_res_10_15_i_channel_dout,
        if_empty_n => dense_res_10_15_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_10_16_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_16,
        if_full_n => dense_res_10_16_i_channel_full_n,
        if_write => ap_channel_done_dense_res_10_16_i_channel,
        if_dout => dense_res_10_16_i_channel_dout,
        if_empty_n => dense_res_10_16_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_10_17_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_17,
        if_full_n => dense_res_10_17_i_channel_full_n,
        if_write => ap_channel_done_dense_res_10_17_i_channel,
        if_dout => dense_res_10_17_i_channel_dout,
        if_empty_n => dense_res_10_17_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_10_18_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_18,
        if_full_n => dense_res_10_18_i_channel_full_n,
        if_write => ap_channel_done_dense_res_10_18_i_channel,
        if_dout => dense_res_10_18_i_channel_dout,
        if_empty_n => dense_res_10_18_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    dense_res_10_19_i_channel_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_19,
        if_full_n => dense_res_10_19_i_channel_full_n,
        if_write => ap_channel_done_dense_res_10_19_i_channel,
        if_dout => dense_res_10_19_i_channel_dout,
        if_empty_n => dense_res_10_19_i_channel_empty_n,
        if_read => conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);





    ap_sync_reg_channel_write_dense_data_10_0_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_10_0_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_10_0_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_10_0_V_i_channel <= ap_sync_channel_write_dense_data_10_0_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_10_10_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_10_10_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_10_10_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_10_10_V_i_channel <= ap_sync_channel_write_dense_data_10_10_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_10_11_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_10_11_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_10_11_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_10_11_V_i_channel <= ap_sync_channel_write_dense_data_10_11_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_10_12_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_10_12_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_10_12_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_10_12_V_i_channel <= ap_sync_channel_write_dense_data_10_12_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_10_13_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_10_13_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_10_13_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_10_13_V_i_channel <= ap_sync_channel_write_dense_data_10_13_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_10_14_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_10_14_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_10_14_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_10_14_V_i_channel <= ap_sync_channel_write_dense_data_10_14_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_10_1_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_10_1_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_10_1_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_10_1_V_i_channel <= ap_sync_channel_write_dense_data_10_1_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_10_2_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_10_2_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_10_2_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_10_2_V_i_channel <= ap_sync_channel_write_dense_data_10_2_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_10_3_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_10_3_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_10_3_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_10_3_V_i_channel <= ap_sync_channel_write_dense_data_10_3_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_10_4_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_10_4_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_10_4_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_10_4_V_i_channel <= ap_sync_channel_write_dense_data_10_4_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_10_5_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_10_5_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_10_5_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_10_5_V_i_channel <= ap_sync_channel_write_dense_data_10_5_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_10_6_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_10_6_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_10_6_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_10_6_V_i_channel <= ap_sync_channel_write_dense_data_10_6_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_10_7_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_10_7_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_10_7_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_10_7_V_i_channel <= ap_sync_channel_write_dense_data_10_7_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_10_8_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_10_8_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_10_8_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_10_8_V_i_channel <= ap_sync_channel_write_dense_data_10_8_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_10_9_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_10_9_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_10_9_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_10_9_V_i_channel <= ap_sync_channel_write_dense_data_10_9_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_1_0_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_1_0_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_1_0_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_1_0_V_i_channel <= ap_sync_channel_write_dense_data_1_0_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_1_10_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_1_10_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_1_10_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_1_10_V_i_channel <= ap_sync_channel_write_dense_data_1_10_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_1_11_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_1_11_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_1_11_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_1_11_V_i_channel <= ap_sync_channel_write_dense_data_1_11_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_1_12_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_1_12_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_1_12_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_1_12_V_i_channel <= ap_sync_channel_write_dense_data_1_12_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_1_13_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_1_13_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_1_13_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_1_13_V_i_channel <= ap_sync_channel_write_dense_data_1_13_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_1_14_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_1_14_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_1_14_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_1_14_V_i_channel <= ap_sync_channel_write_dense_data_1_14_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_1_1_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_1_1_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_1_1_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_1_1_V_i_channel <= ap_sync_channel_write_dense_data_1_1_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_1_2_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_1_2_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_1_2_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_1_2_V_i_channel <= ap_sync_channel_write_dense_data_1_2_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_1_3_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_1_3_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_1_3_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_1_3_V_i_channel <= ap_sync_channel_write_dense_data_1_3_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_1_4_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_1_4_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_1_4_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_1_4_V_i_channel <= ap_sync_channel_write_dense_data_1_4_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_1_5_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_1_5_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_1_5_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_1_5_V_i_channel <= ap_sync_channel_write_dense_data_1_5_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_1_6_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_1_6_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_1_6_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_1_6_V_i_channel <= ap_sync_channel_write_dense_data_1_6_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_1_7_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_1_7_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_1_7_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_1_7_V_i_channel <= ap_sync_channel_write_dense_data_1_7_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_1_8_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_1_8_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_1_8_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_1_8_V_i_channel <= ap_sync_channel_write_dense_data_1_8_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_1_9_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_1_9_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_1_9_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_1_9_V_i_channel <= ap_sync_channel_write_dense_data_1_9_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_2_0_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_2_0_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_2_0_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_2_0_V_i_channel <= ap_sync_channel_write_dense_data_2_0_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_2_10_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_2_10_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_2_10_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_2_10_V_i_channel <= ap_sync_channel_write_dense_data_2_10_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_2_11_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_2_11_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_2_11_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_2_11_V_i_channel <= ap_sync_channel_write_dense_data_2_11_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_2_12_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_2_12_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_2_12_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_2_12_V_i_channel <= ap_sync_channel_write_dense_data_2_12_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_2_13_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_2_13_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_2_13_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_2_13_V_i_channel <= ap_sync_channel_write_dense_data_2_13_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_2_14_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_2_14_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_2_14_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_2_14_V_i_channel <= ap_sync_channel_write_dense_data_2_14_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_2_1_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_2_1_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_2_1_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_2_1_V_i_channel <= ap_sync_channel_write_dense_data_2_1_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_2_2_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_2_2_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_2_2_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_2_2_V_i_channel <= ap_sync_channel_write_dense_data_2_2_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_2_3_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_2_3_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_2_3_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_2_3_V_i_channel <= ap_sync_channel_write_dense_data_2_3_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_2_4_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_2_4_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_2_4_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_2_4_V_i_channel <= ap_sync_channel_write_dense_data_2_4_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_2_5_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_2_5_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_2_5_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_2_5_V_i_channel <= ap_sync_channel_write_dense_data_2_5_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_2_6_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_2_6_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_2_6_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_2_6_V_i_channel <= ap_sync_channel_write_dense_data_2_6_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_2_7_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_2_7_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_2_7_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_2_7_V_i_channel <= ap_sync_channel_write_dense_data_2_7_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_2_8_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_2_8_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_2_8_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_2_8_V_i_channel <= ap_sync_channel_write_dense_data_2_8_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_2_9_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_2_9_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_2_9_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_2_9_V_i_channel <= ap_sync_channel_write_dense_data_2_9_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_3_0_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_3_0_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_3_0_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_3_0_V_i_channel <= ap_sync_channel_write_dense_data_3_0_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_3_10_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_3_10_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_3_10_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_3_10_V_i_channel <= ap_sync_channel_write_dense_data_3_10_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_3_11_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_3_11_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_3_11_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_3_11_V_i_channel <= ap_sync_channel_write_dense_data_3_11_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_3_12_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_3_12_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_3_12_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_3_12_V_i_channel <= ap_sync_channel_write_dense_data_3_12_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_3_13_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_3_13_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_3_13_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_3_13_V_i_channel <= ap_sync_channel_write_dense_data_3_13_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_3_14_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_3_14_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_3_14_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_3_14_V_i_channel <= ap_sync_channel_write_dense_data_3_14_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_3_1_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_3_1_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_3_1_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_3_1_V_i_channel <= ap_sync_channel_write_dense_data_3_1_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_3_2_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_3_2_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_3_2_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_3_2_V_i_channel <= ap_sync_channel_write_dense_data_3_2_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_3_3_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_3_3_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_3_3_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_3_3_V_i_channel <= ap_sync_channel_write_dense_data_3_3_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_3_4_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_3_4_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_3_4_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_3_4_V_i_channel <= ap_sync_channel_write_dense_data_3_4_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_3_5_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_3_5_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_3_5_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_3_5_V_i_channel <= ap_sync_channel_write_dense_data_3_5_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_3_6_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_3_6_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_3_6_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_3_6_V_i_channel <= ap_sync_channel_write_dense_data_3_6_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_3_7_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_3_7_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_3_7_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_3_7_V_i_channel <= ap_sync_channel_write_dense_data_3_7_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_3_8_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_3_8_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_3_8_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_3_8_V_i_channel <= ap_sync_channel_write_dense_data_3_8_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_3_9_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_3_9_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_3_9_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_3_9_V_i_channel <= ap_sync_channel_write_dense_data_3_9_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_4_0_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_4_0_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_4_0_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_4_0_V_i_channel <= ap_sync_channel_write_dense_data_4_0_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_4_10_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_4_10_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_4_10_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_4_10_V_i_channel <= ap_sync_channel_write_dense_data_4_10_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_4_11_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_4_11_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_4_11_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_4_11_V_i_channel <= ap_sync_channel_write_dense_data_4_11_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_4_12_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_4_12_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_4_12_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_4_12_V_i_channel <= ap_sync_channel_write_dense_data_4_12_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_4_13_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_4_13_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_4_13_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_4_13_V_i_channel <= ap_sync_channel_write_dense_data_4_13_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_4_14_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_4_14_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_4_14_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_4_14_V_i_channel <= ap_sync_channel_write_dense_data_4_14_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_4_1_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_4_1_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_4_1_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_4_1_V_i_channel <= ap_sync_channel_write_dense_data_4_1_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_4_2_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_4_2_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_4_2_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_4_2_V_i_channel <= ap_sync_channel_write_dense_data_4_2_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_4_3_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_4_3_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_4_3_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_4_3_V_i_channel <= ap_sync_channel_write_dense_data_4_3_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_4_4_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_4_4_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_4_4_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_4_4_V_i_channel <= ap_sync_channel_write_dense_data_4_4_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_4_5_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_4_5_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_4_5_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_4_5_V_i_channel <= ap_sync_channel_write_dense_data_4_5_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_4_6_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_4_6_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_4_6_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_4_6_V_i_channel <= ap_sync_channel_write_dense_data_4_6_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_4_7_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_4_7_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_4_7_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_4_7_V_i_channel <= ap_sync_channel_write_dense_data_4_7_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_4_8_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_4_8_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_4_8_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_4_8_V_i_channel <= ap_sync_channel_write_dense_data_4_8_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_4_9_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_4_9_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_4_9_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_4_9_V_i_channel <= ap_sync_channel_write_dense_data_4_9_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_5_0_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_5_0_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_5_0_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_5_0_V_i_channel <= ap_sync_channel_write_dense_data_5_0_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_5_10_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_5_10_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_5_10_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_5_10_V_i_channel <= ap_sync_channel_write_dense_data_5_10_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_5_11_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_5_11_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_5_11_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_5_11_V_i_channel <= ap_sync_channel_write_dense_data_5_11_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_5_12_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_5_12_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_5_12_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_5_12_V_i_channel <= ap_sync_channel_write_dense_data_5_12_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_5_13_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_5_13_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_5_13_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_5_13_V_i_channel <= ap_sync_channel_write_dense_data_5_13_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_5_14_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_5_14_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_5_14_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_5_14_V_i_channel <= ap_sync_channel_write_dense_data_5_14_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_5_1_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_5_1_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_5_1_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_5_1_V_i_channel <= ap_sync_channel_write_dense_data_5_1_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_5_2_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_5_2_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_5_2_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_5_2_V_i_channel <= ap_sync_channel_write_dense_data_5_2_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_5_3_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_5_3_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_5_3_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_5_3_V_i_channel <= ap_sync_channel_write_dense_data_5_3_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_5_4_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_5_4_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_5_4_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_5_4_V_i_channel <= ap_sync_channel_write_dense_data_5_4_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_5_5_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_5_5_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_5_5_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_5_5_V_i_channel <= ap_sync_channel_write_dense_data_5_5_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_5_6_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_5_6_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_5_6_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_5_6_V_i_channel <= ap_sync_channel_write_dense_data_5_6_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_5_7_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_5_7_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_5_7_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_5_7_V_i_channel <= ap_sync_channel_write_dense_data_5_7_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_5_8_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_5_8_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_5_8_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_5_8_V_i_channel <= ap_sync_channel_write_dense_data_5_8_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_5_9_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_5_9_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_5_9_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_5_9_V_i_channel <= ap_sync_channel_write_dense_data_5_9_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_6_0_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_6_0_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_6_0_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_6_0_V_i_channel <= ap_sync_channel_write_dense_data_6_0_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_6_10_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_6_10_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_6_10_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_6_10_V_i_channel <= ap_sync_channel_write_dense_data_6_10_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_6_11_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_6_11_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_6_11_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_6_11_V_i_channel <= ap_sync_channel_write_dense_data_6_11_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_6_12_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_6_12_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_6_12_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_6_12_V_i_channel <= ap_sync_channel_write_dense_data_6_12_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_6_13_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_6_13_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_6_13_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_6_13_V_i_channel <= ap_sync_channel_write_dense_data_6_13_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_6_14_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_6_14_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_6_14_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_6_14_V_i_channel <= ap_sync_channel_write_dense_data_6_14_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_6_1_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_6_1_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_6_1_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_6_1_V_i_channel <= ap_sync_channel_write_dense_data_6_1_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_6_2_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_6_2_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_6_2_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_6_2_V_i_channel <= ap_sync_channel_write_dense_data_6_2_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_6_3_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_6_3_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_6_3_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_6_3_V_i_channel <= ap_sync_channel_write_dense_data_6_3_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_6_4_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_6_4_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_6_4_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_6_4_V_i_channel <= ap_sync_channel_write_dense_data_6_4_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_6_5_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_6_5_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_6_5_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_6_5_V_i_channel <= ap_sync_channel_write_dense_data_6_5_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_6_6_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_6_6_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_6_6_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_6_6_V_i_channel <= ap_sync_channel_write_dense_data_6_6_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_6_7_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_6_7_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_6_7_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_6_7_V_i_channel <= ap_sync_channel_write_dense_data_6_7_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_6_8_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_6_8_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_6_8_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_6_8_V_i_channel <= ap_sync_channel_write_dense_data_6_8_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_6_9_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_6_9_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_6_9_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_6_9_V_i_channel <= ap_sync_channel_write_dense_data_6_9_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_7_0_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_7_0_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_7_0_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_7_0_V_i_channel <= ap_sync_channel_write_dense_data_7_0_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_7_10_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_7_10_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_7_10_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_7_10_V_i_channel <= ap_sync_channel_write_dense_data_7_10_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_7_11_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_7_11_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_7_11_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_7_11_V_i_channel <= ap_sync_channel_write_dense_data_7_11_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_7_12_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_7_12_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_7_12_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_7_12_V_i_channel <= ap_sync_channel_write_dense_data_7_12_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_7_13_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_7_13_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_7_13_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_7_13_V_i_channel <= ap_sync_channel_write_dense_data_7_13_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_7_14_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_7_14_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_7_14_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_7_14_V_i_channel <= ap_sync_channel_write_dense_data_7_14_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_7_1_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_7_1_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_7_1_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_7_1_V_i_channel <= ap_sync_channel_write_dense_data_7_1_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_7_2_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_7_2_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_7_2_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_7_2_V_i_channel <= ap_sync_channel_write_dense_data_7_2_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_7_3_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_7_3_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_7_3_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_7_3_V_i_channel <= ap_sync_channel_write_dense_data_7_3_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_7_4_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_7_4_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_7_4_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_7_4_V_i_channel <= ap_sync_channel_write_dense_data_7_4_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_7_5_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_7_5_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_7_5_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_7_5_V_i_channel <= ap_sync_channel_write_dense_data_7_5_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_7_6_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_7_6_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_7_6_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_7_6_V_i_channel <= ap_sync_channel_write_dense_data_7_6_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_7_7_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_7_7_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_7_7_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_7_7_V_i_channel <= ap_sync_channel_write_dense_data_7_7_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_7_8_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_7_8_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_7_8_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_7_8_V_i_channel <= ap_sync_channel_write_dense_data_7_8_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_7_9_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_7_9_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_7_9_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_7_9_V_i_channel <= ap_sync_channel_write_dense_data_7_9_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_8_0_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_8_0_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_8_0_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_8_0_V_i_channel <= ap_sync_channel_write_dense_data_8_0_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_8_10_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_8_10_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_8_10_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_8_10_V_i_channel <= ap_sync_channel_write_dense_data_8_10_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_8_11_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_8_11_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_8_11_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_8_11_V_i_channel <= ap_sync_channel_write_dense_data_8_11_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_8_12_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_8_12_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_8_12_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_8_12_V_i_channel <= ap_sync_channel_write_dense_data_8_12_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_8_13_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_8_13_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_8_13_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_8_13_V_i_channel <= ap_sync_channel_write_dense_data_8_13_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_8_14_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_8_14_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_8_14_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_8_14_V_i_channel <= ap_sync_channel_write_dense_data_8_14_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_8_1_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_8_1_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_8_1_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_8_1_V_i_channel <= ap_sync_channel_write_dense_data_8_1_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_8_2_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_8_2_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_8_2_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_8_2_V_i_channel <= ap_sync_channel_write_dense_data_8_2_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_8_3_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_8_3_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_8_3_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_8_3_V_i_channel <= ap_sync_channel_write_dense_data_8_3_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_8_4_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_8_4_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_8_4_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_8_4_V_i_channel <= ap_sync_channel_write_dense_data_8_4_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_8_5_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_8_5_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_8_5_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_8_5_V_i_channel <= ap_sync_channel_write_dense_data_8_5_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_8_6_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_8_6_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_8_6_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_8_6_V_i_channel <= ap_sync_channel_write_dense_data_8_6_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_8_7_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_8_7_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_8_7_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_8_7_V_i_channel <= ap_sync_channel_write_dense_data_8_7_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_8_8_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_8_8_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_8_8_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_8_8_V_i_channel <= ap_sync_channel_write_dense_data_8_8_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_8_9_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_8_9_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_8_9_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_8_9_V_i_channel <= ap_sync_channel_write_dense_data_8_9_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_9_0_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_9_0_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_9_0_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_9_0_V_i_channel <= ap_sync_channel_write_dense_data_9_0_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_9_10_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_9_10_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_9_10_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_9_10_V_i_channel <= ap_sync_channel_write_dense_data_9_10_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_9_11_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_9_11_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_9_11_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_9_11_V_i_channel <= ap_sync_channel_write_dense_data_9_11_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_9_12_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_9_12_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_9_12_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_9_12_V_i_channel <= ap_sync_channel_write_dense_data_9_12_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_9_13_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_9_13_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_9_13_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_9_13_V_i_channel <= ap_sync_channel_write_dense_data_9_13_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_9_14_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_9_14_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_9_14_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_9_14_V_i_channel <= ap_sync_channel_write_dense_data_9_14_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_9_1_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_9_1_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_9_1_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_9_1_V_i_channel <= ap_sync_channel_write_dense_data_9_1_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_9_2_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_9_2_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_9_2_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_9_2_V_i_channel <= ap_sync_channel_write_dense_data_9_2_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_9_3_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_9_3_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_9_3_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_9_3_V_i_channel <= ap_sync_channel_write_dense_data_9_3_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_9_4_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_9_4_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_9_4_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_9_4_V_i_channel <= ap_sync_channel_write_dense_data_9_4_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_9_5_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_9_5_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_9_5_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_9_5_V_i_channel <= ap_sync_channel_write_dense_data_9_5_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_9_6_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_9_6_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_9_6_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_9_6_V_i_channel <= ap_sync_channel_write_dense_data_9_6_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_9_7_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_9_7_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_9_7_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_9_7_V_i_channel <= ap_sync_channel_write_dense_data_9_7_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_9_8_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_9_8_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_9_8_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_9_8_V_i_channel <= ap_sync_channel_write_dense_data_9_8_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_data_9_9_V_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_data_9_9_V_i_channel <= ap_const_logic_0;
            else
                if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_data_9_9_V_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_data_9_9_V_i_channel <= ap_sync_channel_write_dense_data_9_9_V_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_10_0_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_10_0_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_10_0_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_10_0_i_channel <= ap_sync_channel_write_dense_res_10_0_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_10_10_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_10_10_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_10_10_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_10_10_i_channel <= ap_sync_channel_write_dense_res_10_10_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_10_11_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_10_11_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_10_11_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_10_11_i_channel <= ap_sync_channel_write_dense_res_10_11_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_10_12_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_10_12_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_10_12_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_10_12_i_channel <= ap_sync_channel_write_dense_res_10_12_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_10_13_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_10_13_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_10_13_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_10_13_i_channel <= ap_sync_channel_write_dense_res_10_13_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_10_14_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_10_14_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_10_14_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_10_14_i_channel <= ap_sync_channel_write_dense_res_10_14_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_10_15_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_10_15_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_10_15_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_10_15_i_channel <= ap_sync_channel_write_dense_res_10_15_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_10_16_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_10_16_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_10_16_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_10_16_i_channel <= ap_sync_channel_write_dense_res_10_16_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_10_17_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_10_17_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_10_17_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_10_17_i_channel <= ap_sync_channel_write_dense_res_10_17_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_10_18_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_10_18_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_10_18_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_10_18_i_channel <= ap_sync_channel_write_dense_res_10_18_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_10_19_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_10_19_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_10_19_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_10_19_i_channel <= ap_sync_channel_write_dense_res_10_19_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_10_1_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_10_1_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_10_1_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_10_1_i_channel <= ap_sync_channel_write_dense_res_10_1_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_10_2_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_10_2_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_10_2_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_10_2_i_channel <= ap_sync_channel_write_dense_res_10_2_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_10_3_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_10_3_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_10_3_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_10_3_i_channel <= ap_sync_channel_write_dense_res_10_3_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_10_4_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_10_4_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_10_4_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_10_4_i_channel <= ap_sync_channel_write_dense_res_10_4_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_10_5_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_10_5_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_10_5_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_10_5_i_channel <= ap_sync_channel_write_dense_res_10_5_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_10_6_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_10_6_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_10_6_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_10_6_i_channel <= ap_sync_channel_write_dense_res_10_6_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_10_7_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_10_7_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_10_7_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_10_7_i_channel <= ap_sync_channel_write_dense_res_10_7_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_10_8_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_10_8_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_10_8_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_10_8_i_channel <= ap_sync_channel_write_dense_res_10_8_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_10_9_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_10_9_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_10_9_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_10_9_i_channel <= ap_sync_channel_write_dense_res_10_9_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_1_0_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_1_0_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_1_0_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_1_0_i_channel <= ap_sync_channel_write_dense_res_1_0_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_1_10_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_1_10_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_1_10_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_1_10_i_channel <= ap_sync_channel_write_dense_res_1_10_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_1_11_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_1_11_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_1_11_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_1_11_i_channel <= ap_sync_channel_write_dense_res_1_11_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_1_12_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_1_12_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_1_12_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_1_12_i_channel <= ap_sync_channel_write_dense_res_1_12_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_1_13_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_1_13_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_1_13_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_1_13_i_channel <= ap_sync_channel_write_dense_res_1_13_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_1_14_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_1_14_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_1_14_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_1_14_i_channel <= ap_sync_channel_write_dense_res_1_14_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_1_15_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_1_15_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_1_15_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_1_15_i_channel <= ap_sync_channel_write_dense_res_1_15_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_1_16_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_1_16_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_1_16_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_1_16_i_channel <= ap_sync_channel_write_dense_res_1_16_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_1_17_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_1_17_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_1_17_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_1_17_i_channel <= ap_sync_channel_write_dense_res_1_17_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_1_18_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_1_18_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_1_18_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_1_18_i_channel <= ap_sync_channel_write_dense_res_1_18_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_1_19_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_1_19_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_1_19_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_1_19_i_channel <= ap_sync_channel_write_dense_res_1_19_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_1_1_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_1_1_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_1_1_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_1_1_i_channel <= ap_sync_channel_write_dense_res_1_1_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_1_2_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_1_2_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_1_2_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_1_2_i_channel <= ap_sync_channel_write_dense_res_1_2_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_1_3_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_1_3_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_1_3_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_1_3_i_channel <= ap_sync_channel_write_dense_res_1_3_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_1_4_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_1_4_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_1_4_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_1_4_i_channel <= ap_sync_channel_write_dense_res_1_4_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_1_5_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_1_5_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_1_5_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_1_5_i_channel <= ap_sync_channel_write_dense_res_1_5_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_1_6_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_1_6_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_1_6_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_1_6_i_channel <= ap_sync_channel_write_dense_res_1_6_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_1_7_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_1_7_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_1_7_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_1_7_i_channel <= ap_sync_channel_write_dense_res_1_7_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_1_8_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_1_8_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_1_8_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_1_8_i_channel <= ap_sync_channel_write_dense_res_1_8_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_1_9_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_1_9_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_1_9_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_1_9_i_channel <= ap_sync_channel_write_dense_res_1_9_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_2_0_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_2_0_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_2_0_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_2_0_i_channel <= ap_sync_channel_write_dense_res_2_0_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_2_10_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_2_10_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_2_10_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_2_10_i_channel <= ap_sync_channel_write_dense_res_2_10_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_2_11_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_2_11_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_2_11_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_2_11_i_channel <= ap_sync_channel_write_dense_res_2_11_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_2_12_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_2_12_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_2_12_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_2_12_i_channel <= ap_sync_channel_write_dense_res_2_12_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_2_13_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_2_13_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_2_13_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_2_13_i_channel <= ap_sync_channel_write_dense_res_2_13_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_2_14_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_2_14_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_2_14_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_2_14_i_channel <= ap_sync_channel_write_dense_res_2_14_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_2_15_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_2_15_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_2_15_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_2_15_i_channel <= ap_sync_channel_write_dense_res_2_15_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_2_16_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_2_16_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_2_16_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_2_16_i_channel <= ap_sync_channel_write_dense_res_2_16_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_2_17_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_2_17_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_2_17_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_2_17_i_channel <= ap_sync_channel_write_dense_res_2_17_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_2_18_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_2_18_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_2_18_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_2_18_i_channel <= ap_sync_channel_write_dense_res_2_18_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_2_19_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_2_19_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_2_19_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_2_19_i_channel <= ap_sync_channel_write_dense_res_2_19_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_2_1_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_2_1_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_2_1_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_2_1_i_channel <= ap_sync_channel_write_dense_res_2_1_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_2_2_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_2_2_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_2_2_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_2_2_i_channel <= ap_sync_channel_write_dense_res_2_2_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_2_3_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_2_3_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_2_3_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_2_3_i_channel <= ap_sync_channel_write_dense_res_2_3_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_2_4_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_2_4_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_2_4_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_2_4_i_channel <= ap_sync_channel_write_dense_res_2_4_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_2_5_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_2_5_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_2_5_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_2_5_i_channel <= ap_sync_channel_write_dense_res_2_5_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_2_6_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_2_6_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_2_6_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_2_6_i_channel <= ap_sync_channel_write_dense_res_2_6_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_2_7_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_2_7_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_2_7_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_2_7_i_channel <= ap_sync_channel_write_dense_res_2_7_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_2_8_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_2_8_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_2_8_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_2_8_i_channel <= ap_sync_channel_write_dense_res_2_8_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_2_9_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_2_9_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_2_9_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_2_9_i_channel <= ap_sync_channel_write_dense_res_2_9_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_3_0_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_3_0_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_3_0_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_3_0_i_channel <= ap_sync_channel_write_dense_res_3_0_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_3_10_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_3_10_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_3_10_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_3_10_i_channel <= ap_sync_channel_write_dense_res_3_10_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_3_11_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_3_11_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_3_11_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_3_11_i_channel <= ap_sync_channel_write_dense_res_3_11_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_3_12_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_3_12_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_3_12_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_3_12_i_channel <= ap_sync_channel_write_dense_res_3_12_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_3_13_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_3_13_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_3_13_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_3_13_i_channel <= ap_sync_channel_write_dense_res_3_13_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_3_14_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_3_14_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_3_14_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_3_14_i_channel <= ap_sync_channel_write_dense_res_3_14_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_3_15_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_3_15_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_3_15_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_3_15_i_channel <= ap_sync_channel_write_dense_res_3_15_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_3_16_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_3_16_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_3_16_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_3_16_i_channel <= ap_sync_channel_write_dense_res_3_16_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_3_17_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_3_17_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_3_17_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_3_17_i_channel <= ap_sync_channel_write_dense_res_3_17_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_3_18_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_3_18_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_3_18_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_3_18_i_channel <= ap_sync_channel_write_dense_res_3_18_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_3_19_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_3_19_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_3_19_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_3_19_i_channel <= ap_sync_channel_write_dense_res_3_19_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_3_1_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_3_1_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_3_1_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_3_1_i_channel <= ap_sync_channel_write_dense_res_3_1_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_3_2_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_3_2_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_3_2_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_3_2_i_channel <= ap_sync_channel_write_dense_res_3_2_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_3_3_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_3_3_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_3_3_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_3_3_i_channel <= ap_sync_channel_write_dense_res_3_3_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_3_4_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_3_4_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_3_4_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_3_4_i_channel <= ap_sync_channel_write_dense_res_3_4_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_3_5_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_3_5_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_3_5_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_3_5_i_channel <= ap_sync_channel_write_dense_res_3_5_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_3_6_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_3_6_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_3_6_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_3_6_i_channel <= ap_sync_channel_write_dense_res_3_6_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_3_7_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_3_7_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_3_7_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_3_7_i_channel <= ap_sync_channel_write_dense_res_3_7_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_3_8_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_3_8_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_3_8_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_3_8_i_channel <= ap_sync_channel_write_dense_res_3_8_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_3_9_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_3_9_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_3_9_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_3_9_i_channel <= ap_sync_channel_write_dense_res_3_9_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_4_0_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_4_0_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_4_0_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_4_0_i_channel <= ap_sync_channel_write_dense_res_4_0_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_4_10_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_4_10_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_4_10_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_4_10_i_channel <= ap_sync_channel_write_dense_res_4_10_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_4_11_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_4_11_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_4_11_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_4_11_i_channel <= ap_sync_channel_write_dense_res_4_11_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_4_12_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_4_12_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_4_12_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_4_12_i_channel <= ap_sync_channel_write_dense_res_4_12_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_4_13_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_4_13_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_4_13_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_4_13_i_channel <= ap_sync_channel_write_dense_res_4_13_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_4_14_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_4_14_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_4_14_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_4_14_i_channel <= ap_sync_channel_write_dense_res_4_14_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_4_15_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_4_15_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_4_15_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_4_15_i_channel <= ap_sync_channel_write_dense_res_4_15_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_4_16_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_4_16_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_4_16_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_4_16_i_channel <= ap_sync_channel_write_dense_res_4_16_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_4_17_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_4_17_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_4_17_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_4_17_i_channel <= ap_sync_channel_write_dense_res_4_17_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_4_18_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_4_18_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_4_18_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_4_18_i_channel <= ap_sync_channel_write_dense_res_4_18_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_4_19_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_4_19_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_4_19_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_4_19_i_channel <= ap_sync_channel_write_dense_res_4_19_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_4_1_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_4_1_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_4_1_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_4_1_i_channel <= ap_sync_channel_write_dense_res_4_1_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_4_2_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_4_2_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_4_2_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_4_2_i_channel <= ap_sync_channel_write_dense_res_4_2_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_4_3_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_4_3_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_4_3_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_4_3_i_channel <= ap_sync_channel_write_dense_res_4_3_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_4_4_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_4_4_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_4_4_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_4_4_i_channel <= ap_sync_channel_write_dense_res_4_4_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_4_5_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_4_5_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_4_5_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_4_5_i_channel <= ap_sync_channel_write_dense_res_4_5_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_4_6_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_4_6_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_4_6_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_4_6_i_channel <= ap_sync_channel_write_dense_res_4_6_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_4_7_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_4_7_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_4_7_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_4_7_i_channel <= ap_sync_channel_write_dense_res_4_7_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_4_8_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_4_8_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_4_8_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_4_8_i_channel <= ap_sync_channel_write_dense_res_4_8_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_4_9_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_4_9_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_4_9_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_4_9_i_channel <= ap_sync_channel_write_dense_res_4_9_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_5_0_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_5_0_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_5_0_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_5_0_i_channel <= ap_sync_channel_write_dense_res_5_0_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_5_10_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_5_10_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_5_10_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_5_10_i_channel <= ap_sync_channel_write_dense_res_5_10_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_5_11_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_5_11_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_5_11_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_5_11_i_channel <= ap_sync_channel_write_dense_res_5_11_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_5_12_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_5_12_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_5_12_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_5_12_i_channel <= ap_sync_channel_write_dense_res_5_12_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_5_13_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_5_13_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_5_13_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_5_13_i_channel <= ap_sync_channel_write_dense_res_5_13_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_5_14_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_5_14_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_5_14_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_5_14_i_channel <= ap_sync_channel_write_dense_res_5_14_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_5_15_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_5_15_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_5_15_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_5_15_i_channel <= ap_sync_channel_write_dense_res_5_15_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_5_16_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_5_16_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_5_16_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_5_16_i_channel <= ap_sync_channel_write_dense_res_5_16_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_5_17_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_5_17_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_5_17_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_5_17_i_channel <= ap_sync_channel_write_dense_res_5_17_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_5_18_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_5_18_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_5_18_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_5_18_i_channel <= ap_sync_channel_write_dense_res_5_18_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_5_19_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_5_19_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_5_19_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_5_19_i_channel <= ap_sync_channel_write_dense_res_5_19_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_5_1_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_5_1_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_5_1_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_5_1_i_channel <= ap_sync_channel_write_dense_res_5_1_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_5_2_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_5_2_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_5_2_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_5_2_i_channel <= ap_sync_channel_write_dense_res_5_2_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_5_3_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_5_3_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_5_3_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_5_3_i_channel <= ap_sync_channel_write_dense_res_5_3_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_5_4_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_5_4_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_5_4_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_5_4_i_channel <= ap_sync_channel_write_dense_res_5_4_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_5_5_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_5_5_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_5_5_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_5_5_i_channel <= ap_sync_channel_write_dense_res_5_5_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_5_6_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_5_6_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_5_6_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_5_6_i_channel <= ap_sync_channel_write_dense_res_5_6_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_5_7_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_5_7_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_5_7_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_5_7_i_channel <= ap_sync_channel_write_dense_res_5_7_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_5_8_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_5_8_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_5_8_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_5_8_i_channel <= ap_sync_channel_write_dense_res_5_8_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_5_9_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_5_9_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_5_9_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_5_9_i_channel <= ap_sync_channel_write_dense_res_5_9_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_6_0_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_6_0_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_6_0_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_6_0_i_channel <= ap_sync_channel_write_dense_res_6_0_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_6_10_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_6_10_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_6_10_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_6_10_i_channel <= ap_sync_channel_write_dense_res_6_10_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_6_11_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_6_11_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_6_11_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_6_11_i_channel <= ap_sync_channel_write_dense_res_6_11_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_6_12_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_6_12_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_6_12_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_6_12_i_channel <= ap_sync_channel_write_dense_res_6_12_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_6_13_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_6_13_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_6_13_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_6_13_i_channel <= ap_sync_channel_write_dense_res_6_13_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_6_14_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_6_14_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_6_14_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_6_14_i_channel <= ap_sync_channel_write_dense_res_6_14_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_6_15_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_6_15_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_6_15_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_6_15_i_channel <= ap_sync_channel_write_dense_res_6_15_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_6_16_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_6_16_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_6_16_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_6_16_i_channel <= ap_sync_channel_write_dense_res_6_16_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_6_17_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_6_17_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_6_17_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_6_17_i_channel <= ap_sync_channel_write_dense_res_6_17_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_6_18_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_6_18_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_6_18_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_6_18_i_channel <= ap_sync_channel_write_dense_res_6_18_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_6_19_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_6_19_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_6_19_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_6_19_i_channel <= ap_sync_channel_write_dense_res_6_19_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_6_1_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_6_1_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_6_1_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_6_1_i_channel <= ap_sync_channel_write_dense_res_6_1_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_6_2_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_6_2_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_6_2_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_6_2_i_channel <= ap_sync_channel_write_dense_res_6_2_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_6_3_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_6_3_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_6_3_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_6_3_i_channel <= ap_sync_channel_write_dense_res_6_3_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_6_4_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_6_4_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_6_4_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_6_4_i_channel <= ap_sync_channel_write_dense_res_6_4_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_6_5_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_6_5_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_6_5_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_6_5_i_channel <= ap_sync_channel_write_dense_res_6_5_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_6_6_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_6_6_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_6_6_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_6_6_i_channel <= ap_sync_channel_write_dense_res_6_6_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_6_7_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_6_7_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_6_7_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_6_7_i_channel <= ap_sync_channel_write_dense_res_6_7_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_6_8_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_6_8_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_6_8_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_6_8_i_channel <= ap_sync_channel_write_dense_res_6_8_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_6_9_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_6_9_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_6_9_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_6_9_i_channel <= ap_sync_channel_write_dense_res_6_9_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_7_0_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_7_0_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_7_0_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_7_0_i_channel <= ap_sync_channel_write_dense_res_7_0_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_7_10_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_7_10_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_7_10_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_7_10_i_channel <= ap_sync_channel_write_dense_res_7_10_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_7_11_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_7_11_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_7_11_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_7_11_i_channel <= ap_sync_channel_write_dense_res_7_11_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_7_12_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_7_12_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_7_12_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_7_12_i_channel <= ap_sync_channel_write_dense_res_7_12_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_7_13_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_7_13_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_7_13_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_7_13_i_channel <= ap_sync_channel_write_dense_res_7_13_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_7_14_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_7_14_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_7_14_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_7_14_i_channel <= ap_sync_channel_write_dense_res_7_14_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_7_15_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_7_15_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_7_15_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_7_15_i_channel <= ap_sync_channel_write_dense_res_7_15_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_7_16_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_7_16_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_7_16_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_7_16_i_channel <= ap_sync_channel_write_dense_res_7_16_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_7_17_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_7_17_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_7_17_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_7_17_i_channel <= ap_sync_channel_write_dense_res_7_17_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_7_18_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_7_18_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_7_18_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_7_18_i_channel <= ap_sync_channel_write_dense_res_7_18_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_7_19_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_7_19_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_7_19_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_7_19_i_channel <= ap_sync_channel_write_dense_res_7_19_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_7_1_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_7_1_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_7_1_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_7_1_i_channel <= ap_sync_channel_write_dense_res_7_1_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_7_2_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_7_2_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_7_2_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_7_2_i_channel <= ap_sync_channel_write_dense_res_7_2_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_7_3_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_7_3_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_7_3_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_7_3_i_channel <= ap_sync_channel_write_dense_res_7_3_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_7_4_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_7_4_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_7_4_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_7_4_i_channel <= ap_sync_channel_write_dense_res_7_4_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_7_5_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_7_5_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_7_5_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_7_5_i_channel <= ap_sync_channel_write_dense_res_7_5_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_7_6_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_7_6_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_7_6_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_7_6_i_channel <= ap_sync_channel_write_dense_res_7_6_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_7_7_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_7_7_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_7_7_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_7_7_i_channel <= ap_sync_channel_write_dense_res_7_7_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_7_8_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_7_8_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_7_8_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_7_8_i_channel <= ap_sync_channel_write_dense_res_7_8_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_7_9_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_7_9_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_7_9_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_7_9_i_channel <= ap_sync_channel_write_dense_res_7_9_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_8_0_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_8_0_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_8_0_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_8_0_i_channel <= ap_sync_channel_write_dense_res_8_0_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_8_10_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_8_10_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_8_10_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_8_10_i_channel <= ap_sync_channel_write_dense_res_8_10_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_8_11_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_8_11_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_8_11_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_8_11_i_channel <= ap_sync_channel_write_dense_res_8_11_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_8_12_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_8_12_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_8_12_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_8_12_i_channel <= ap_sync_channel_write_dense_res_8_12_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_8_13_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_8_13_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_8_13_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_8_13_i_channel <= ap_sync_channel_write_dense_res_8_13_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_8_14_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_8_14_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_8_14_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_8_14_i_channel <= ap_sync_channel_write_dense_res_8_14_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_8_15_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_8_15_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_8_15_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_8_15_i_channel <= ap_sync_channel_write_dense_res_8_15_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_8_16_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_8_16_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_8_16_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_8_16_i_channel <= ap_sync_channel_write_dense_res_8_16_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_8_17_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_8_17_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_8_17_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_8_17_i_channel <= ap_sync_channel_write_dense_res_8_17_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_8_18_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_8_18_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_8_18_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_8_18_i_channel <= ap_sync_channel_write_dense_res_8_18_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_8_19_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_8_19_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_8_19_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_8_19_i_channel <= ap_sync_channel_write_dense_res_8_19_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_8_1_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_8_1_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_8_1_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_8_1_i_channel <= ap_sync_channel_write_dense_res_8_1_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_8_2_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_8_2_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_8_2_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_8_2_i_channel <= ap_sync_channel_write_dense_res_8_2_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_8_3_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_8_3_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_8_3_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_8_3_i_channel <= ap_sync_channel_write_dense_res_8_3_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_8_4_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_8_4_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_8_4_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_8_4_i_channel <= ap_sync_channel_write_dense_res_8_4_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_8_5_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_8_5_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_8_5_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_8_5_i_channel <= ap_sync_channel_write_dense_res_8_5_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_8_6_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_8_6_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_8_6_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_8_6_i_channel <= ap_sync_channel_write_dense_res_8_6_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_8_7_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_8_7_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_8_7_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_8_7_i_channel <= ap_sync_channel_write_dense_res_8_7_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_8_8_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_8_8_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_8_8_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_8_8_i_channel <= ap_sync_channel_write_dense_res_8_8_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_8_9_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_8_9_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_8_9_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_8_9_i_channel <= ap_sync_channel_write_dense_res_8_9_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_9_0_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_9_0_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_9_0_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_9_0_i_channel <= ap_sync_channel_write_dense_res_9_0_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_9_10_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_9_10_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_9_10_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_9_10_i_channel <= ap_sync_channel_write_dense_res_9_10_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_9_11_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_9_11_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_9_11_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_9_11_i_channel <= ap_sync_channel_write_dense_res_9_11_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_9_12_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_9_12_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_9_12_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_9_12_i_channel <= ap_sync_channel_write_dense_res_9_12_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_9_13_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_9_13_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_9_13_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_9_13_i_channel <= ap_sync_channel_write_dense_res_9_13_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_9_14_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_9_14_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_9_14_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_9_14_i_channel <= ap_sync_channel_write_dense_res_9_14_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_9_15_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_9_15_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_9_15_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_9_15_i_channel <= ap_sync_channel_write_dense_res_9_15_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_9_16_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_9_16_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_9_16_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_9_16_i_channel <= ap_sync_channel_write_dense_res_9_16_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_9_17_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_9_17_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_9_17_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_9_17_i_channel <= ap_sync_channel_write_dense_res_9_17_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_9_18_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_9_18_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_9_18_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_9_18_i_channel <= ap_sync_channel_write_dense_res_9_18_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_9_19_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_9_19_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_9_19_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_9_19_i_channel <= ap_sync_channel_write_dense_res_9_19_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_9_1_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_9_1_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_9_1_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_9_1_i_channel <= ap_sync_channel_write_dense_res_9_1_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_9_2_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_9_2_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_9_2_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_9_2_i_channel <= ap_sync_channel_write_dense_res_9_2_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_9_3_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_9_3_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_9_3_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_9_3_i_channel <= ap_sync_channel_write_dense_res_9_3_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_9_4_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_9_4_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_9_4_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_9_4_i_channel <= ap_sync_channel_write_dense_res_9_4_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_9_5_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_9_5_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_9_5_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_9_5_i_channel <= ap_sync_channel_write_dense_res_9_5_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_9_6_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_9_6_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_9_6_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_9_6_i_channel <= ap_sync_channel_write_dense_res_9_6_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_9_7_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_9_7_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_9_7_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_9_7_i_channel <= ap_sync_channel_write_dense_res_9_7_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_9_8_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_9_8_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_9_8_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_9_8_i_channel <= ap_sync_channel_write_dense_res_9_8_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_dense_res_9_9_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_dense_res_9_9_i_channel <= ap_const_logic_0;
            else
                if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_dense_res_9_9_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_dense_res_9_9_i_channel <= ap_sync_channel_write_dense_res_9_9_i_channel;
                end if; 
            end if;
        end if;
    end process;

    ap_channel_done_dense_data_10_0_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_10_0_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_10_10_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_10_10_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_10_11_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_10_11_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_10_12_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_10_12_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_10_13_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_10_13_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_10_14_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_10_14_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_10_1_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_10_1_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_10_2_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_10_2_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_10_3_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_10_3_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_10_4_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_10_4_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_10_5_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_10_5_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_10_6_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_10_6_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_10_7_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_10_7_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_10_8_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_10_8_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_10_9_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_10_9_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_1_0_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_1_0_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_1_10_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_1_10_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_1_11_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_1_11_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_1_12_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_1_12_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_1_13_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_1_13_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_1_14_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_1_14_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_1_1_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_1_1_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_1_2_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_1_2_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_1_3_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_1_3_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_1_4_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_1_4_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_1_5_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_1_5_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_1_6_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_1_6_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_1_7_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_1_7_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_1_8_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_1_8_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_1_9_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_1_9_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_2_0_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_2_0_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_2_10_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_2_10_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_2_11_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_2_11_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_2_12_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_2_12_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_2_13_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_2_13_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_2_14_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_2_14_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_2_1_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_2_1_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_2_2_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_2_2_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_2_3_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_2_3_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_2_4_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_2_4_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_2_5_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_2_5_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_2_6_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_2_6_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_2_7_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_2_7_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_2_8_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_2_8_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_2_9_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_2_9_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_3_0_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_3_0_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_3_10_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_3_10_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_3_11_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_3_11_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_3_12_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_3_12_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_3_13_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_3_13_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_3_14_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_3_14_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_3_1_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_3_1_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_3_2_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_3_2_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_3_3_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_3_3_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_3_4_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_3_4_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_3_5_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_3_5_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_3_6_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_3_6_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_3_7_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_3_7_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_3_8_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_3_8_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_3_9_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_3_9_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_4_0_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_4_0_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_4_10_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_4_10_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_4_11_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_4_11_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_4_12_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_4_12_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_4_13_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_4_13_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_4_14_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_4_14_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_4_1_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_4_1_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_4_2_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_4_2_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_4_3_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_4_3_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_4_4_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_4_4_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_4_5_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_4_5_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_4_6_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_4_6_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_4_7_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_4_7_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_4_8_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_4_8_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_4_9_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_4_9_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_5_0_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_5_0_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_5_10_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_5_10_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_5_11_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_5_11_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_5_12_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_5_12_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_5_13_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_5_13_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_5_14_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_5_14_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_5_1_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_5_1_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_5_2_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_5_2_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_5_3_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_5_3_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_5_4_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_5_4_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_5_5_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_5_5_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_5_6_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_5_6_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_5_7_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_5_7_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_5_8_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_5_8_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_5_9_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_5_9_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_6_0_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_6_0_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_6_10_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_6_10_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_6_11_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_6_11_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_6_12_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_6_12_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_6_13_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_6_13_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_6_14_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_6_14_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_6_1_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_6_1_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_6_2_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_6_2_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_6_3_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_6_3_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_6_4_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_6_4_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_6_5_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_6_5_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_6_6_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_6_6_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_6_7_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_6_7_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_6_8_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_6_8_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_6_9_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_6_9_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_7_0_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_7_0_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_7_10_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_7_10_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_7_11_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_7_11_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_7_12_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_7_12_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_7_13_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_7_13_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_7_14_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_7_14_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_7_1_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_7_1_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_7_2_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_7_2_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_7_3_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_7_3_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_7_4_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_7_4_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_7_5_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_7_5_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_7_6_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_7_6_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_7_7_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_7_7_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_7_8_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_7_8_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_7_9_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_7_9_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_8_0_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_8_0_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_8_10_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_8_10_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_8_11_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_8_11_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_8_12_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_8_12_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_8_13_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_8_13_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_8_14_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_8_14_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_8_1_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_8_1_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_8_2_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_8_2_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_8_3_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_8_3_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_8_4_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_8_4_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_8_5_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_8_5_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_8_6_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_8_6_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_8_7_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_8_7_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_8_8_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_8_8_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_8_9_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_8_9_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_9_0_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_9_0_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_9_10_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_9_10_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_9_11_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_9_11_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_9_12_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_9_12_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_9_13_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_9_13_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_9_14_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_9_14_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_9_1_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_9_1_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_9_2_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_9_2_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_9_3_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_9_3_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_9_4_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_9_4_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_9_5_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_9_5_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_9_6_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_9_6_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_9_7_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_9_7_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_9_8_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_9_8_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_data_9_9_V_i_channel <= ((ap_sync_reg_channel_write_dense_data_9_9_V_i_channel xor ap_const_logic_1) and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);
    ap_channel_done_dense_res_10_0_i_channel <= ((ap_sync_reg_channel_write_dense_res_10_0_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done);
    ap_channel_done_dense_res_10_10_i_channel <= ((ap_sync_reg_channel_write_dense_res_10_10_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done);
    ap_channel_done_dense_res_10_11_i_channel <= ((ap_sync_reg_channel_write_dense_res_10_11_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done);
    ap_channel_done_dense_res_10_12_i_channel <= ((ap_sync_reg_channel_write_dense_res_10_12_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done);
    ap_channel_done_dense_res_10_13_i_channel <= ((ap_sync_reg_channel_write_dense_res_10_13_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done);
    ap_channel_done_dense_res_10_14_i_channel <= ((ap_sync_reg_channel_write_dense_res_10_14_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done);
    ap_channel_done_dense_res_10_15_i_channel <= ((ap_sync_reg_channel_write_dense_res_10_15_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done);
    ap_channel_done_dense_res_10_16_i_channel <= ((ap_sync_reg_channel_write_dense_res_10_16_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done);
    ap_channel_done_dense_res_10_17_i_channel <= ((ap_sync_reg_channel_write_dense_res_10_17_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done);
    ap_channel_done_dense_res_10_18_i_channel <= ((ap_sync_reg_channel_write_dense_res_10_18_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done);
    ap_channel_done_dense_res_10_19_i_channel <= ((ap_sync_reg_channel_write_dense_res_10_19_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done);
    ap_channel_done_dense_res_10_1_i_channel <= ((ap_sync_reg_channel_write_dense_res_10_1_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done);
    ap_channel_done_dense_res_10_2_i_channel <= ((ap_sync_reg_channel_write_dense_res_10_2_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done);
    ap_channel_done_dense_res_10_3_i_channel <= ((ap_sync_reg_channel_write_dense_res_10_3_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done);
    ap_channel_done_dense_res_10_4_i_channel <= ((ap_sync_reg_channel_write_dense_res_10_4_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done);
    ap_channel_done_dense_res_10_5_i_channel <= ((ap_sync_reg_channel_write_dense_res_10_5_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done);
    ap_channel_done_dense_res_10_6_i_channel <= ((ap_sync_reg_channel_write_dense_res_10_6_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done);
    ap_channel_done_dense_res_10_7_i_channel <= ((ap_sync_reg_channel_write_dense_res_10_7_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done);
    ap_channel_done_dense_res_10_8_i_channel <= ((ap_sync_reg_channel_write_dense_res_10_8_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done);
    ap_channel_done_dense_res_10_9_i_channel <= ((ap_sync_reg_channel_write_dense_res_10_9_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done);
    ap_channel_done_dense_res_1_0_i_channel <= ((ap_sync_reg_channel_write_dense_res_1_0_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done);
    ap_channel_done_dense_res_1_10_i_channel <= ((ap_sync_reg_channel_write_dense_res_1_10_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done);
    ap_channel_done_dense_res_1_11_i_channel <= ((ap_sync_reg_channel_write_dense_res_1_11_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done);
    ap_channel_done_dense_res_1_12_i_channel <= ((ap_sync_reg_channel_write_dense_res_1_12_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done);
    ap_channel_done_dense_res_1_13_i_channel <= ((ap_sync_reg_channel_write_dense_res_1_13_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done);
    ap_channel_done_dense_res_1_14_i_channel <= ((ap_sync_reg_channel_write_dense_res_1_14_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done);
    ap_channel_done_dense_res_1_15_i_channel <= ((ap_sync_reg_channel_write_dense_res_1_15_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done);
    ap_channel_done_dense_res_1_16_i_channel <= ((ap_sync_reg_channel_write_dense_res_1_16_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done);
    ap_channel_done_dense_res_1_17_i_channel <= ((ap_sync_reg_channel_write_dense_res_1_17_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done);
    ap_channel_done_dense_res_1_18_i_channel <= ((ap_sync_reg_channel_write_dense_res_1_18_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done);
    ap_channel_done_dense_res_1_19_i_channel <= ((ap_sync_reg_channel_write_dense_res_1_19_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done);
    ap_channel_done_dense_res_1_1_i_channel <= ((ap_sync_reg_channel_write_dense_res_1_1_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done);
    ap_channel_done_dense_res_1_2_i_channel <= ((ap_sync_reg_channel_write_dense_res_1_2_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done);
    ap_channel_done_dense_res_1_3_i_channel <= ((ap_sync_reg_channel_write_dense_res_1_3_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done);
    ap_channel_done_dense_res_1_4_i_channel <= ((ap_sync_reg_channel_write_dense_res_1_4_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done);
    ap_channel_done_dense_res_1_5_i_channel <= ((ap_sync_reg_channel_write_dense_res_1_5_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done);
    ap_channel_done_dense_res_1_6_i_channel <= ((ap_sync_reg_channel_write_dense_res_1_6_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done);
    ap_channel_done_dense_res_1_7_i_channel <= ((ap_sync_reg_channel_write_dense_res_1_7_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done);
    ap_channel_done_dense_res_1_8_i_channel <= ((ap_sync_reg_channel_write_dense_res_1_8_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done);
    ap_channel_done_dense_res_1_9_i_channel <= ((ap_sync_reg_channel_write_dense_res_1_9_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done);
    ap_channel_done_dense_res_2_0_i_channel <= ((ap_sync_reg_channel_write_dense_res_2_0_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done);
    ap_channel_done_dense_res_2_10_i_channel <= ((ap_sync_reg_channel_write_dense_res_2_10_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done);
    ap_channel_done_dense_res_2_11_i_channel <= ((ap_sync_reg_channel_write_dense_res_2_11_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done);
    ap_channel_done_dense_res_2_12_i_channel <= ((ap_sync_reg_channel_write_dense_res_2_12_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done);
    ap_channel_done_dense_res_2_13_i_channel <= ((ap_sync_reg_channel_write_dense_res_2_13_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done);
    ap_channel_done_dense_res_2_14_i_channel <= ((ap_sync_reg_channel_write_dense_res_2_14_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done);
    ap_channel_done_dense_res_2_15_i_channel <= ((ap_sync_reg_channel_write_dense_res_2_15_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done);
    ap_channel_done_dense_res_2_16_i_channel <= ((ap_sync_reg_channel_write_dense_res_2_16_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done);
    ap_channel_done_dense_res_2_17_i_channel <= ((ap_sync_reg_channel_write_dense_res_2_17_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done);
    ap_channel_done_dense_res_2_18_i_channel <= ((ap_sync_reg_channel_write_dense_res_2_18_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done);
    ap_channel_done_dense_res_2_19_i_channel <= ((ap_sync_reg_channel_write_dense_res_2_19_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done);
    ap_channel_done_dense_res_2_1_i_channel <= ((ap_sync_reg_channel_write_dense_res_2_1_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done);
    ap_channel_done_dense_res_2_2_i_channel <= ((ap_sync_reg_channel_write_dense_res_2_2_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done);
    ap_channel_done_dense_res_2_3_i_channel <= ((ap_sync_reg_channel_write_dense_res_2_3_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done);
    ap_channel_done_dense_res_2_4_i_channel <= ((ap_sync_reg_channel_write_dense_res_2_4_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done);
    ap_channel_done_dense_res_2_5_i_channel <= ((ap_sync_reg_channel_write_dense_res_2_5_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done);
    ap_channel_done_dense_res_2_6_i_channel <= ((ap_sync_reg_channel_write_dense_res_2_6_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done);
    ap_channel_done_dense_res_2_7_i_channel <= ((ap_sync_reg_channel_write_dense_res_2_7_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done);
    ap_channel_done_dense_res_2_8_i_channel <= ((ap_sync_reg_channel_write_dense_res_2_8_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done);
    ap_channel_done_dense_res_2_9_i_channel <= ((ap_sync_reg_channel_write_dense_res_2_9_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done);
    ap_channel_done_dense_res_3_0_i_channel <= ((ap_sync_reg_channel_write_dense_res_3_0_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done);
    ap_channel_done_dense_res_3_10_i_channel <= ((ap_sync_reg_channel_write_dense_res_3_10_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done);
    ap_channel_done_dense_res_3_11_i_channel <= ((ap_sync_reg_channel_write_dense_res_3_11_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done);
    ap_channel_done_dense_res_3_12_i_channel <= ((ap_sync_reg_channel_write_dense_res_3_12_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done);
    ap_channel_done_dense_res_3_13_i_channel <= ((ap_sync_reg_channel_write_dense_res_3_13_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done);
    ap_channel_done_dense_res_3_14_i_channel <= ((ap_sync_reg_channel_write_dense_res_3_14_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done);
    ap_channel_done_dense_res_3_15_i_channel <= ((ap_sync_reg_channel_write_dense_res_3_15_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done);
    ap_channel_done_dense_res_3_16_i_channel <= ((ap_sync_reg_channel_write_dense_res_3_16_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done);
    ap_channel_done_dense_res_3_17_i_channel <= ((ap_sync_reg_channel_write_dense_res_3_17_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done);
    ap_channel_done_dense_res_3_18_i_channel <= ((ap_sync_reg_channel_write_dense_res_3_18_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done);
    ap_channel_done_dense_res_3_19_i_channel <= ((ap_sync_reg_channel_write_dense_res_3_19_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done);
    ap_channel_done_dense_res_3_1_i_channel <= ((ap_sync_reg_channel_write_dense_res_3_1_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done);
    ap_channel_done_dense_res_3_2_i_channel <= ((ap_sync_reg_channel_write_dense_res_3_2_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done);
    ap_channel_done_dense_res_3_3_i_channel <= ((ap_sync_reg_channel_write_dense_res_3_3_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done);
    ap_channel_done_dense_res_3_4_i_channel <= ((ap_sync_reg_channel_write_dense_res_3_4_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done);
    ap_channel_done_dense_res_3_5_i_channel <= ((ap_sync_reg_channel_write_dense_res_3_5_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done);
    ap_channel_done_dense_res_3_6_i_channel <= ((ap_sync_reg_channel_write_dense_res_3_6_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done);
    ap_channel_done_dense_res_3_7_i_channel <= ((ap_sync_reg_channel_write_dense_res_3_7_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done);
    ap_channel_done_dense_res_3_8_i_channel <= ((ap_sync_reg_channel_write_dense_res_3_8_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done);
    ap_channel_done_dense_res_3_9_i_channel <= ((ap_sync_reg_channel_write_dense_res_3_9_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done);
    ap_channel_done_dense_res_4_0_i_channel <= ((ap_sync_reg_channel_write_dense_res_4_0_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done);
    ap_channel_done_dense_res_4_10_i_channel <= ((ap_sync_reg_channel_write_dense_res_4_10_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done);
    ap_channel_done_dense_res_4_11_i_channel <= ((ap_sync_reg_channel_write_dense_res_4_11_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done);
    ap_channel_done_dense_res_4_12_i_channel <= ((ap_sync_reg_channel_write_dense_res_4_12_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done);
    ap_channel_done_dense_res_4_13_i_channel <= ((ap_sync_reg_channel_write_dense_res_4_13_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done);
    ap_channel_done_dense_res_4_14_i_channel <= ((ap_sync_reg_channel_write_dense_res_4_14_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done);
    ap_channel_done_dense_res_4_15_i_channel <= ((ap_sync_reg_channel_write_dense_res_4_15_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done);
    ap_channel_done_dense_res_4_16_i_channel <= ((ap_sync_reg_channel_write_dense_res_4_16_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done);
    ap_channel_done_dense_res_4_17_i_channel <= ((ap_sync_reg_channel_write_dense_res_4_17_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done);
    ap_channel_done_dense_res_4_18_i_channel <= ((ap_sync_reg_channel_write_dense_res_4_18_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done);
    ap_channel_done_dense_res_4_19_i_channel <= ((ap_sync_reg_channel_write_dense_res_4_19_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done);
    ap_channel_done_dense_res_4_1_i_channel <= ((ap_sync_reg_channel_write_dense_res_4_1_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done);
    ap_channel_done_dense_res_4_2_i_channel <= ((ap_sync_reg_channel_write_dense_res_4_2_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done);
    ap_channel_done_dense_res_4_3_i_channel <= ((ap_sync_reg_channel_write_dense_res_4_3_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done);
    ap_channel_done_dense_res_4_4_i_channel <= ((ap_sync_reg_channel_write_dense_res_4_4_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done);
    ap_channel_done_dense_res_4_5_i_channel <= ((ap_sync_reg_channel_write_dense_res_4_5_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done);
    ap_channel_done_dense_res_4_6_i_channel <= ((ap_sync_reg_channel_write_dense_res_4_6_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done);
    ap_channel_done_dense_res_4_7_i_channel <= ((ap_sync_reg_channel_write_dense_res_4_7_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done);
    ap_channel_done_dense_res_4_8_i_channel <= ((ap_sync_reg_channel_write_dense_res_4_8_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done);
    ap_channel_done_dense_res_4_9_i_channel <= ((ap_sync_reg_channel_write_dense_res_4_9_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done);
    ap_channel_done_dense_res_5_0_i_channel <= ((ap_sync_reg_channel_write_dense_res_5_0_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done);
    ap_channel_done_dense_res_5_10_i_channel <= ((ap_sync_reg_channel_write_dense_res_5_10_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done);
    ap_channel_done_dense_res_5_11_i_channel <= ((ap_sync_reg_channel_write_dense_res_5_11_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done);
    ap_channel_done_dense_res_5_12_i_channel <= ((ap_sync_reg_channel_write_dense_res_5_12_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done);
    ap_channel_done_dense_res_5_13_i_channel <= ((ap_sync_reg_channel_write_dense_res_5_13_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done);
    ap_channel_done_dense_res_5_14_i_channel <= ((ap_sync_reg_channel_write_dense_res_5_14_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done);
    ap_channel_done_dense_res_5_15_i_channel <= ((ap_sync_reg_channel_write_dense_res_5_15_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done);
    ap_channel_done_dense_res_5_16_i_channel <= ((ap_sync_reg_channel_write_dense_res_5_16_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done);
    ap_channel_done_dense_res_5_17_i_channel <= ((ap_sync_reg_channel_write_dense_res_5_17_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done);
    ap_channel_done_dense_res_5_18_i_channel <= ((ap_sync_reg_channel_write_dense_res_5_18_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done);
    ap_channel_done_dense_res_5_19_i_channel <= ((ap_sync_reg_channel_write_dense_res_5_19_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done);
    ap_channel_done_dense_res_5_1_i_channel <= ((ap_sync_reg_channel_write_dense_res_5_1_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done);
    ap_channel_done_dense_res_5_2_i_channel <= ((ap_sync_reg_channel_write_dense_res_5_2_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done);
    ap_channel_done_dense_res_5_3_i_channel <= ((ap_sync_reg_channel_write_dense_res_5_3_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done);
    ap_channel_done_dense_res_5_4_i_channel <= ((ap_sync_reg_channel_write_dense_res_5_4_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done);
    ap_channel_done_dense_res_5_5_i_channel <= ((ap_sync_reg_channel_write_dense_res_5_5_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done);
    ap_channel_done_dense_res_5_6_i_channel <= ((ap_sync_reg_channel_write_dense_res_5_6_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done);
    ap_channel_done_dense_res_5_7_i_channel <= ((ap_sync_reg_channel_write_dense_res_5_7_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done);
    ap_channel_done_dense_res_5_8_i_channel <= ((ap_sync_reg_channel_write_dense_res_5_8_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done);
    ap_channel_done_dense_res_5_9_i_channel <= ((ap_sync_reg_channel_write_dense_res_5_9_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done);
    ap_channel_done_dense_res_6_0_i_channel <= ((ap_sync_reg_channel_write_dense_res_6_0_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done);
    ap_channel_done_dense_res_6_10_i_channel <= ((ap_sync_reg_channel_write_dense_res_6_10_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done);
    ap_channel_done_dense_res_6_11_i_channel <= ((ap_sync_reg_channel_write_dense_res_6_11_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done);
    ap_channel_done_dense_res_6_12_i_channel <= ((ap_sync_reg_channel_write_dense_res_6_12_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done);
    ap_channel_done_dense_res_6_13_i_channel <= ((ap_sync_reg_channel_write_dense_res_6_13_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done);
    ap_channel_done_dense_res_6_14_i_channel <= ((ap_sync_reg_channel_write_dense_res_6_14_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done);
    ap_channel_done_dense_res_6_15_i_channel <= ((ap_sync_reg_channel_write_dense_res_6_15_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done);
    ap_channel_done_dense_res_6_16_i_channel <= ((ap_sync_reg_channel_write_dense_res_6_16_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done);
    ap_channel_done_dense_res_6_17_i_channel <= ((ap_sync_reg_channel_write_dense_res_6_17_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done);
    ap_channel_done_dense_res_6_18_i_channel <= ((ap_sync_reg_channel_write_dense_res_6_18_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done);
    ap_channel_done_dense_res_6_19_i_channel <= ((ap_sync_reg_channel_write_dense_res_6_19_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done);
    ap_channel_done_dense_res_6_1_i_channel <= ((ap_sync_reg_channel_write_dense_res_6_1_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done);
    ap_channel_done_dense_res_6_2_i_channel <= ((ap_sync_reg_channel_write_dense_res_6_2_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done);
    ap_channel_done_dense_res_6_3_i_channel <= ((ap_sync_reg_channel_write_dense_res_6_3_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done);
    ap_channel_done_dense_res_6_4_i_channel <= ((ap_sync_reg_channel_write_dense_res_6_4_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done);
    ap_channel_done_dense_res_6_5_i_channel <= ((ap_sync_reg_channel_write_dense_res_6_5_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done);
    ap_channel_done_dense_res_6_6_i_channel <= ((ap_sync_reg_channel_write_dense_res_6_6_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done);
    ap_channel_done_dense_res_6_7_i_channel <= ((ap_sync_reg_channel_write_dense_res_6_7_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done);
    ap_channel_done_dense_res_6_8_i_channel <= ((ap_sync_reg_channel_write_dense_res_6_8_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done);
    ap_channel_done_dense_res_6_9_i_channel <= ((ap_sync_reg_channel_write_dense_res_6_9_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done);
    ap_channel_done_dense_res_7_0_i_channel <= ((ap_sync_reg_channel_write_dense_res_7_0_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done);
    ap_channel_done_dense_res_7_10_i_channel <= ((ap_sync_reg_channel_write_dense_res_7_10_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done);
    ap_channel_done_dense_res_7_11_i_channel <= ((ap_sync_reg_channel_write_dense_res_7_11_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done);
    ap_channel_done_dense_res_7_12_i_channel <= ((ap_sync_reg_channel_write_dense_res_7_12_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done);
    ap_channel_done_dense_res_7_13_i_channel <= ((ap_sync_reg_channel_write_dense_res_7_13_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done);
    ap_channel_done_dense_res_7_14_i_channel <= ((ap_sync_reg_channel_write_dense_res_7_14_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done);
    ap_channel_done_dense_res_7_15_i_channel <= ((ap_sync_reg_channel_write_dense_res_7_15_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done);
    ap_channel_done_dense_res_7_16_i_channel <= ((ap_sync_reg_channel_write_dense_res_7_16_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done);
    ap_channel_done_dense_res_7_17_i_channel <= ((ap_sync_reg_channel_write_dense_res_7_17_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done);
    ap_channel_done_dense_res_7_18_i_channel <= ((ap_sync_reg_channel_write_dense_res_7_18_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done);
    ap_channel_done_dense_res_7_19_i_channel <= ((ap_sync_reg_channel_write_dense_res_7_19_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done);
    ap_channel_done_dense_res_7_1_i_channel <= ((ap_sync_reg_channel_write_dense_res_7_1_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done);
    ap_channel_done_dense_res_7_2_i_channel <= ((ap_sync_reg_channel_write_dense_res_7_2_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done);
    ap_channel_done_dense_res_7_3_i_channel <= ((ap_sync_reg_channel_write_dense_res_7_3_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done);
    ap_channel_done_dense_res_7_4_i_channel <= ((ap_sync_reg_channel_write_dense_res_7_4_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done);
    ap_channel_done_dense_res_7_5_i_channel <= ((ap_sync_reg_channel_write_dense_res_7_5_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done);
    ap_channel_done_dense_res_7_6_i_channel <= ((ap_sync_reg_channel_write_dense_res_7_6_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done);
    ap_channel_done_dense_res_7_7_i_channel <= ((ap_sync_reg_channel_write_dense_res_7_7_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done);
    ap_channel_done_dense_res_7_8_i_channel <= ((ap_sync_reg_channel_write_dense_res_7_8_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done);
    ap_channel_done_dense_res_7_9_i_channel <= ((ap_sync_reg_channel_write_dense_res_7_9_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done);
    ap_channel_done_dense_res_8_0_i_channel <= ((ap_sync_reg_channel_write_dense_res_8_0_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done);
    ap_channel_done_dense_res_8_10_i_channel <= ((ap_sync_reg_channel_write_dense_res_8_10_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done);
    ap_channel_done_dense_res_8_11_i_channel <= ((ap_sync_reg_channel_write_dense_res_8_11_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done);
    ap_channel_done_dense_res_8_12_i_channel <= ((ap_sync_reg_channel_write_dense_res_8_12_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done);
    ap_channel_done_dense_res_8_13_i_channel <= ((ap_sync_reg_channel_write_dense_res_8_13_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done);
    ap_channel_done_dense_res_8_14_i_channel <= ((ap_sync_reg_channel_write_dense_res_8_14_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done);
    ap_channel_done_dense_res_8_15_i_channel <= ((ap_sync_reg_channel_write_dense_res_8_15_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done);
    ap_channel_done_dense_res_8_16_i_channel <= ((ap_sync_reg_channel_write_dense_res_8_16_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done);
    ap_channel_done_dense_res_8_17_i_channel <= ((ap_sync_reg_channel_write_dense_res_8_17_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done);
    ap_channel_done_dense_res_8_18_i_channel <= ((ap_sync_reg_channel_write_dense_res_8_18_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done);
    ap_channel_done_dense_res_8_19_i_channel <= ((ap_sync_reg_channel_write_dense_res_8_19_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done);
    ap_channel_done_dense_res_8_1_i_channel <= ((ap_sync_reg_channel_write_dense_res_8_1_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done);
    ap_channel_done_dense_res_8_2_i_channel <= ((ap_sync_reg_channel_write_dense_res_8_2_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done);
    ap_channel_done_dense_res_8_3_i_channel <= ((ap_sync_reg_channel_write_dense_res_8_3_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done);
    ap_channel_done_dense_res_8_4_i_channel <= ((ap_sync_reg_channel_write_dense_res_8_4_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done);
    ap_channel_done_dense_res_8_5_i_channel <= ((ap_sync_reg_channel_write_dense_res_8_5_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done);
    ap_channel_done_dense_res_8_6_i_channel <= ((ap_sync_reg_channel_write_dense_res_8_6_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done);
    ap_channel_done_dense_res_8_7_i_channel <= ((ap_sync_reg_channel_write_dense_res_8_7_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done);
    ap_channel_done_dense_res_8_8_i_channel <= ((ap_sync_reg_channel_write_dense_res_8_8_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done);
    ap_channel_done_dense_res_8_9_i_channel <= ((ap_sync_reg_channel_write_dense_res_8_9_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done);
    ap_channel_done_dense_res_9_0_i_channel <= ((ap_sync_reg_channel_write_dense_res_9_0_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done);
    ap_channel_done_dense_res_9_10_i_channel <= ((ap_sync_reg_channel_write_dense_res_9_10_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done);
    ap_channel_done_dense_res_9_11_i_channel <= ((ap_sync_reg_channel_write_dense_res_9_11_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done);
    ap_channel_done_dense_res_9_12_i_channel <= ((ap_sync_reg_channel_write_dense_res_9_12_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done);
    ap_channel_done_dense_res_9_13_i_channel <= ((ap_sync_reg_channel_write_dense_res_9_13_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done);
    ap_channel_done_dense_res_9_14_i_channel <= ((ap_sync_reg_channel_write_dense_res_9_14_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done);
    ap_channel_done_dense_res_9_15_i_channel <= ((ap_sync_reg_channel_write_dense_res_9_15_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done);
    ap_channel_done_dense_res_9_16_i_channel <= ((ap_sync_reg_channel_write_dense_res_9_16_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done);
    ap_channel_done_dense_res_9_17_i_channel <= ((ap_sync_reg_channel_write_dense_res_9_17_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done);
    ap_channel_done_dense_res_9_18_i_channel <= ((ap_sync_reg_channel_write_dense_res_9_18_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done);
    ap_channel_done_dense_res_9_19_i_channel <= ((ap_sync_reg_channel_write_dense_res_9_19_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done);
    ap_channel_done_dense_res_9_1_i_channel <= ((ap_sync_reg_channel_write_dense_res_9_1_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done);
    ap_channel_done_dense_res_9_2_i_channel <= ((ap_sync_reg_channel_write_dense_res_9_2_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done);
    ap_channel_done_dense_res_9_3_i_channel <= ((ap_sync_reg_channel_write_dense_res_9_3_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done);
    ap_channel_done_dense_res_9_4_i_channel <= ((ap_sync_reg_channel_write_dense_res_9_4_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done);
    ap_channel_done_dense_res_9_5_i_channel <= ((ap_sync_reg_channel_write_dense_res_9_5_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done);
    ap_channel_done_dense_res_9_6_i_channel <= ((ap_sync_reg_channel_write_dense_res_9_6_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done);
    ap_channel_done_dense_res_9_7_i_channel <= ((ap_sync_reg_channel_write_dense_res_9_7_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done);
    ap_channel_done_dense_res_9_8_i_channel <= ((ap_sync_reg_channel_write_dense_res_9_8_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done);
    ap_channel_done_dense_res_9_9_i_channel <= ((ap_sync_reg_channel_write_dense_res_9_9_i_channel xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done);
    ap_done <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_done;
    ap_idle <= ((dense_res_10_19_i_channel_empty_n xor ap_const_logic_1) and (dense_res_10_18_i_channel_empty_n xor ap_const_logic_1) and (dense_res_10_17_i_channel_empty_n xor ap_const_logic_1) and (dense_res_10_16_i_channel_empty_n xor ap_const_logic_1) and (dense_res_10_15_i_channel_empty_n xor ap_const_logic_1) and (dense_res_10_14_i_channel_empty_n xor ap_const_logic_1) and (dense_res_10_13_i_channel_empty_n xor ap_const_logic_1) and (dense_res_10_12_i_channel_empty_n xor ap_const_logic_1) and (dense_res_10_11_i_channel_empty_n xor ap_const_logic_1) and (dense_res_10_10_i_channel_empty_n xor ap_const_logic_1) and (dense_res_10_9_i_channel_empty_n xor ap_const_logic_1) and (dense_res_10_8_i_channel_empty_n xor ap_const_logic_1) and (dense_res_10_7_i_channel_empty_n xor ap_const_logic_1) and (dense_res_10_6_i_channel_empty_n xor ap_const_logic_1) and (dense_res_10_5_i_channel_empty_n xor ap_const_logic_1) and (dense_res_10_4_i_channel_empty_n xor ap_const_logic_1) and (dense_res_10_3_i_channel_empty_n xor ap_const_logic_1) and (dense_res_10_2_i_channel_empty_n xor ap_const_logic_1) and (dense_res_10_1_i_channel_empty_n xor ap_const_logic_1) and (dense_res_10_0_i_channel_empty_n xor ap_const_logic_1) and (dense_res_9_19_i_channel_empty_n xor ap_const_logic_1) and (dense_res_9_18_i_channel_empty_n xor ap_const_logic_1) and (dense_res_9_17_i_channel_empty_n xor ap_const_logic_1) and (dense_res_9_16_i_channel_empty_n xor ap_const_logic_1) and (dense_res_9_15_i_channel_empty_n xor ap_const_logic_1) and (dense_res_9_14_i_channel_empty_n xor ap_const_logic_1) and (dense_res_9_13_i_channel_empty_n xor ap_const_logic_1) and (dense_res_9_12_i_channel_empty_n xor ap_const_logic_1) and (dense_res_9_11_i_channel_empty_n xor ap_const_logic_1) and (dense_res_9_10_i_channel_empty_n xor ap_const_logic_1) and (dense_res_9_9_i_channel_empty_n xor ap_const_logic_1) and (dense_res_9_8_i_channel_empty_n xor ap_const_logic_1) and (dense_res_9_7_i_channel_empty_n xor ap_const_logic_1) and (dense_res_9_6_i_channel_empty_n xor ap_const_logic_1) and (dense_res_9_5_i_channel_empty_n xor ap_const_logic_1) and (dense_res_9_4_i_channel_empty_n xor ap_const_logic_1) and (dense_res_9_3_i_channel_empty_n xor ap_const_logic_1) and (dense_res_9_2_i_channel_empty_n xor ap_const_logic_1) and (dense_res_9_1_i_channel_empty_n xor ap_const_logic_1) and (dense_res_9_0_i_channel_empty_n xor ap_const_logic_1) and (dense_res_8_19_i_channel_empty_n xor ap_const_logic_1) and (dense_res_8_18_i_channel_empty_n xor ap_const_logic_1) and (dense_res_8_17_i_channel_empty_n xor ap_const_logic_1) and (dense_res_8_16_i_channel_empty_n xor ap_const_logic_1) and (dense_res_8_15_i_channel_empty_n xor ap_const_logic_1) and (dense_res_8_14_i_channel_empty_n xor ap_const_logic_1) and (dense_res_8_13_i_channel_empty_n xor ap_const_logic_1) and (dense_res_8_12_i_channel_empty_n xor ap_const_logic_1) and (dense_res_8_11_i_channel_empty_n xor ap_const_logic_1) and (dense_res_8_10_i_channel_empty_n xor ap_const_logic_1) and (dense_res_8_9_i_channel_empty_n xor ap_const_logic_1) and (dense_res_8_8_i_channel_empty_n xor ap_const_logic_1) and (dense_res_8_7_i_channel_empty_n xor ap_const_logic_1) and (dense_res_8_6_i_channel_empty_n xor ap_const_logic_1) and (dense_res_8_5_i_channel_empty_n xor ap_const_logic_1) and (dense_res_8_4_i_channel_empty_n xor ap_const_logic_1) and (dense_res_8_3_i_channel_empty_n xor ap_const_logic_1) and (dense_res_8_2_i_channel_empty_n xor ap_const_logic_1) and (dense_res_8_1_i_channel_empty_n xor ap_const_logic_1) and (dense_res_8_0_i_channel_empty_n xor ap_const_logic_1) and (dense_res_7_19_i_channel_empty_n xor ap_const_logic_1) and (dense_res_7_18_i_channel_empty_n xor ap_const_logic_1) and (dense_res_7_17_i_channel_empty_n xor ap_const_logic_1) and (dense_res_7_16_i_channel_empty_n xor ap_const_logic_1) and (dense_res_7_15_i_channel_empty_n xor ap_const_logic_1) and (dense_res_7_14_i_channel_empty_n xor ap_const_logic_1) and (dense_res_7_13_i_channel_empty_n xor ap_const_logic_1) and (dense_res_7_12_i_channel_empty_n xor ap_const_logic_1) and (dense_res_7_11_i_channel_empty_n xor ap_const_logic_1) and (dense_res_7_10_i_channel_empty_n xor ap_const_logic_1) and (dense_res_7_9_i_channel_empty_n xor ap_const_logic_1) and (dense_res_7_8_i_channel_empty_n xor ap_const_logic_1) and (dense_res_7_7_i_channel_empty_n xor ap_const_logic_1) and (dense_res_7_6_i_channel_empty_n xor ap_const_logic_1) and (dense_res_7_5_i_channel_empty_n xor ap_const_logic_1) and (dense_res_7_4_i_channel_empty_n xor ap_const_logic_1) and (dense_res_7_3_i_channel_empty_n xor ap_const_logic_1) and (dense_res_7_2_i_channel_empty_n xor ap_const_logic_1) and (dense_res_7_1_i_channel_empty_n xor ap_const_logic_1) and (dense_res_7_0_i_channel_empty_n xor ap_const_logic_1) and (dense_res_6_19_i_channel_empty_n xor ap_const_logic_1) and (dense_res_6_18_i_channel_empty_n xor ap_const_logic_1) and (dense_res_6_17_i_channel_empty_n xor ap_const_logic_1) and (dense_res_6_16_i_channel_empty_n xor ap_const_logic_1) and (dense_res_6_15_i_channel_empty_n xor ap_const_logic_1) and (dense_res_6_14_i_channel_empty_n xor ap_const_logic_1) and (dense_res_6_13_i_channel_empty_n xor ap_const_logic_1) and (dense_res_6_12_i_channel_empty_n xor ap_const_logic_1) and (dense_res_6_11_i_channel_empty_n xor ap_const_logic_1) and (dense_res_6_10_i_channel_empty_n xor ap_const_logic_1) and (dense_res_6_9_i_channel_empty_n xor ap_const_logic_1) and (dense_res_6_8_i_channel_empty_n xor ap_const_logic_1) and (dense_res_6_7_i_channel_empty_n xor ap_const_logic_1) and (dense_res_6_6_i_channel_empty_n xor ap_const_logic_1) and (dense_res_6_5_i_channel_empty_n xor ap_const_logic_1) and (dense_res_6_4_i_channel_empty_n xor ap_const_logic_1) and (dense_res_6_3_i_channel_empty_n xor ap_const_logic_1) and (dense_res_6_2_i_channel_empty_n xor ap_const_logic_1) and (dense_res_6_1_i_channel_empty_n xor ap_const_logic_1) and (dense_res_6_0_i_channel_empty_n xor ap_const_logic_1) and (dense_res_5_19_i_channel_empty_n xor ap_const_logic_1) and (dense_res_5_18_i_channel_empty_n xor ap_const_logic_1) and (dense_res_5_17_i_channel_empty_n xor ap_const_logic_1) and (dense_res_5_16_i_channel_empty_n xor ap_const_logic_1) and (dense_res_5_15_i_channel_empty_n xor ap_const_logic_1) and (dense_res_5_14_i_channel_empty_n xor ap_const_logic_1) and (dense_res_5_13_i_channel_empty_n xor ap_const_logic_1) and (dense_res_5_12_i_channel_empty_n xor ap_const_logic_1) and (dense_res_5_11_i_channel_empty_n xor ap_const_logic_1) and (dense_res_5_10_i_channel_empty_n xor ap_const_logic_1) and (dense_res_5_9_i_channel_empty_n xor ap_const_logic_1) and (dense_res_5_8_i_channel_empty_n xor ap_const_logic_1) and (dense_res_5_7_i_channel_empty_n xor ap_const_logic_1) and (dense_res_5_6_i_channel_empty_n xor ap_const_logic_1) and (dense_res_5_5_i_channel_empty_n xor ap_const_logic_1) and (dense_res_5_4_i_channel_empty_n xor ap_const_logic_1) and (dense_res_5_3_i_channel_empty_n xor ap_const_logic_1) and (dense_res_5_2_i_channel_empty_n xor ap_const_logic_1) and (dense_res_5_1_i_channel_empty_n xor ap_const_logic_1) and (dense_res_5_0_i_channel_empty_n xor ap_const_logic_1) and (dense_res_4_19_i_channel_empty_n xor ap_const_logic_1) and (dense_res_4_18_i_channel_empty_n xor ap_const_logic_1) and (dense_res_4_17_i_channel_empty_n xor ap_const_logic_1) and (dense_res_4_16_i_channel_empty_n xor ap_const_logic_1) and (dense_res_4_15_i_channel_empty_n xor ap_const_logic_1) and (dense_res_4_14_i_channel_empty_n xor ap_const_logic_1) and (dense_res_4_13_i_channel_empty_n xor ap_const_logic_1) and (dense_res_4_12_i_channel_empty_n xor ap_const_logic_1) and (dense_res_4_11_i_channel_empty_n xor ap_const_logic_1) and (dense_res_4_10_i_channel_empty_n xor ap_const_logic_1) and (dense_res_4_9_i_channel_empty_n xor ap_const_logic_1) and (dense_res_4_8_i_channel_empty_n xor ap_const_logic_1) and (dense_res_4_7_i_channel_empty_n xor ap_const_logic_1) and (dense_res_4_6_i_channel_empty_n xor ap_const_logic_1) and (dense_res_4_5_i_channel_empty_n xor ap_const_logic_1) and (dense_res_4_4_i_channel_empty_n xor ap_const_logic_1) and (dense_res_4_3_i_channel_empty_n xor ap_const_logic_1) and (dense_res_4_2_i_channel_empty_n xor ap_const_logic_1) and (dense_res_4_1_i_channel_empty_n xor ap_const_logic_1) and (dense_res_4_0_i_channel_empty_n xor ap_const_logic_1) and (dense_res_3_19_i_channel_empty_n xor ap_const_logic_1) and (dense_res_3_18_i_channel_empty_n xor ap_const_logic_1) and (dense_res_3_17_i_channel_empty_n xor ap_const_logic_1) and (dense_res_3_16_i_channel_empty_n xor ap_const_logic_1) and (dense_res_3_15_i_channel_empty_n xor ap_const_logic_1) and (dense_res_3_14_i_channel_empty_n xor ap_const_logic_1) and (dense_res_3_13_i_channel_empty_n xor ap_const_logic_1) and (dense_res_3_12_i_channel_empty_n xor ap_const_logic_1) and (dense_res_3_11_i_channel_empty_n xor ap_const_logic_1) and (dense_res_3_10_i_channel_empty_n xor ap_const_logic_1) and (dense_res_3_9_i_channel_empty_n xor ap_const_logic_1) and (dense_res_3_8_i_channel_empty_n xor ap_const_logic_1) and (dense_res_3_7_i_channel_empty_n xor ap_const_logic_1) and (dense_res_3_6_i_channel_empty_n xor ap_const_logic_1) and (dense_res_3_5_i_channel_empty_n xor ap_const_logic_1) and (dense_res_3_4_i_channel_empty_n xor ap_const_logic_1) and (dense_res_3_3_i_channel_empty_n xor ap_const_logic_1) and (dense_res_3_2_i_channel_empty_n xor ap_const_logic_1) and (dense_res_3_1_i_channel_empty_n xor ap_const_logic_1) and (dense_res_3_0_i_channel_empty_n xor ap_const_logic_1) and (dense_res_2_19_i_channel_empty_n xor ap_const_logic_1) and (dense_res_2_18_i_channel_empty_n xor ap_const_logic_1) and (dense_res_2_17_i_channel_empty_n xor ap_const_logic_1) and (dense_res_2_16_i_channel_empty_n xor ap_const_logic_1) and (dense_res_2_15_i_channel_empty_n xor ap_const_logic_1) and (dense_res_2_14_i_channel_empty_n xor ap_const_logic_1) and (dense_res_2_13_i_channel_empty_n xor ap_const_logic_1) and (dense_res_2_12_i_channel_empty_n xor ap_const_logic_1) and (dense_res_2_11_i_channel_empty_n xor ap_const_logic_1) and (dense_res_2_10_i_channel_empty_n xor ap_const_logic_1) and (dense_res_2_9_i_channel_empty_n xor ap_const_logic_1) and (dense_res_2_8_i_channel_empty_n xor ap_const_logic_1) and (dense_res_2_7_i_channel_empty_n xor ap_const_logic_1) and (dense_res_2_6_i_channel_empty_n xor ap_const_logic_1) and (dense_res_2_5_i_channel_empty_n xor ap_const_logic_1) and (dense_res_2_4_i_channel_empty_n xor ap_const_logic_1) and (dense_res_2_3_i_channel_empty_n xor ap_const_logic_1) and (dense_res_2_2_i_channel_empty_n xor ap_const_logic_1) and (dense_res_2_1_i_channel_empty_n xor ap_const_logic_1) and (dense_res_2_0_i_channel_empty_n xor ap_const_logic_1) and (dense_res_1_19_i_channel_empty_n xor ap_const_logic_1) and (dense_res_1_18_i_channel_empty_n xor ap_const_logic_1) and (dense_res_1_17_i_channel_empty_n xor ap_const_logic_1) and (dense_res_1_16_i_channel_empty_n xor ap_const_logic_1) and (dense_res_1_15_i_channel_empty_n xor ap_const_logic_1) and (dense_res_1_14_i_channel_empty_n xor ap_const_logic_1) and (dense_res_1_13_i_channel_empty_n xor ap_const_logic_1) and (dense_res_1_12_i_channel_empty_n xor ap_const_logic_1) and (dense_res_1_11_i_channel_empty_n xor ap_const_logic_1) and (dense_res_1_10_i_channel_empty_n xor ap_const_logic_1) and (dense_res_1_9_i_channel_empty_n xor ap_const_logic_1) and (dense_res_1_8_i_channel_empty_n xor ap_const_logic_1) and (dense_res_1_7_i_channel_empty_n xor ap_const_logic_1) and (dense_res_1_6_i_channel_empty_n xor ap_const_logic_1) and (dense_res_1_5_i_channel_empty_n xor ap_const_logic_1) and (dense_res_1_4_i_channel_empty_n xor ap_const_logic_1) and (dense_res_1_3_i_channel_empty_n xor ap_const_logic_1) and (dense_res_1_2_i_channel_empty_n xor ap_const_logic_1) and (dense_res_1_1_i_channel_empty_n xor ap_const_logic_1) and (dense_res_1_0_i_channel_empty_n xor ap_const_logic_1) and (dense_data_10_14_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_10_13_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_10_12_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_10_11_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_10_10_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_10_9_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_10_8_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_10_7_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_10_6_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_10_5_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_10_4_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_10_3_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_10_2_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_10_1_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_10_0_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_9_14_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_9_13_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_9_12_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_9_11_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_9_10_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_9_9_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_9_8_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_9_7_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_9_6_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_9_5_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_9_4_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_9_3_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_9_2_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_9_1_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_9_0_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_8_14_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_8_13_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_8_12_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_8_11_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_8_10_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_8_9_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_8_8_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_8_7_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_8_6_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_8_5_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_8_4_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_8_3_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_8_2_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_8_1_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_8_0_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_7_14_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_7_13_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_7_12_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_7_11_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_7_10_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_7_9_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_7_8_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_7_7_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_7_6_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_7_5_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_7_4_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_7_3_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_7_2_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_7_1_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_7_0_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_6_14_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_6_13_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_6_12_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_6_11_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_6_10_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_6_9_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_6_8_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_6_7_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_6_6_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_6_5_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_6_4_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_6_3_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_6_2_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_6_1_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_6_0_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_5_14_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_5_13_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_5_12_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_5_11_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_5_10_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_5_9_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_5_8_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_5_7_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_5_6_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_5_5_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_5_4_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_5_3_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_5_2_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_5_1_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_5_0_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_4_14_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_4_13_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_4_12_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_4_11_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_4_10_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_4_9_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_4_8_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_4_7_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_4_6_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_4_5_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_4_4_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_4_3_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_4_2_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_4_1_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_4_0_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_3_14_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_3_13_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_3_12_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_3_11_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_3_10_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_3_9_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_3_8_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_3_7_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_3_6_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_3_5_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_3_4_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_3_3_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_3_2_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_3_1_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_3_0_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_2_14_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_2_13_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_2_12_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_2_11_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_2_10_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_2_9_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_2_8_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_2_7_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_2_6_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_2_5_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_2_4_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_2_3_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_2_2_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_2_1_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_2_0_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_1_14_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_1_13_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_1_12_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_1_11_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_1_10_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_1_9_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_1_8_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_1_7_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_1_6_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_1_5_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_1_4_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_1_3_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_1_2_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_1_1_V_i_channel_empty_n xor ap_const_logic_1) and (dense_data_1_0_V_i_channel_empty_n xor ap_const_logic_1) and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_idle and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_idle and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_idle and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_idle and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_idle and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_idle and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_idle and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_idle and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_idle and dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_idle and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_idle and conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_idle);
    ap_ready <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_ready;
    ap_sync_channel_write_dense_data_10_0_V_i_channel <= ((dense_data_10_0_V_i_channel_full_n and ap_channel_done_dense_data_10_0_V_i_channel) or ap_sync_reg_channel_write_dense_data_10_0_V_i_channel);
    ap_sync_channel_write_dense_data_10_10_V_i_channel <= ((dense_data_10_10_V_i_channel_full_n and ap_channel_done_dense_data_10_10_V_i_channel) or ap_sync_reg_channel_write_dense_data_10_10_V_i_channel);
    ap_sync_channel_write_dense_data_10_11_V_i_channel <= ((dense_data_10_11_V_i_channel_full_n and ap_channel_done_dense_data_10_11_V_i_channel) or ap_sync_reg_channel_write_dense_data_10_11_V_i_channel);
    ap_sync_channel_write_dense_data_10_12_V_i_channel <= ((dense_data_10_12_V_i_channel_full_n and ap_channel_done_dense_data_10_12_V_i_channel) or ap_sync_reg_channel_write_dense_data_10_12_V_i_channel);
    ap_sync_channel_write_dense_data_10_13_V_i_channel <= ((dense_data_10_13_V_i_channel_full_n and ap_channel_done_dense_data_10_13_V_i_channel) or ap_sync_reg_channel_write_dense_data_10_13_V_i_channel);
    ap_sync_channel_write_dense_data_10_14_V_i_channel <= ((dense_data_10_14_V_i_channel_full_n and ap_channel_done_dense_data_10_14_V_i_channel) or ap_sync_reg_channel_write_dense_data_10_14_V_i_channel);
    ap_sync_channel_write_dense_data_10_1_V_i_channel <= ((dense_data_10_1_V_i_channel_full_n and ap_channel_done_dense_data_10_1_V_i_channel) or ap_sync_reg_channel_write_dense_data_10_1_V_i_channel);
    ap_sync_channel_write_dense_data_10_2_V_i_channel <= ((dense_data_10_2_V_i_channel_full_n and ap_channel_done_dense_data_10_2_V_i_channel) or ap_sync_reg_channel_write_dense_data_10_2_V_i_channel);
    ap_sync_channel_write_dense_data_10_3_V_i_channel <= ((dense_data_10_3_V_i_channel_full_n and ap_channel_done_dense_data_10_3_V_i_channel) or ap_sync_reg_channel_write_dense_data_10_3_V_i_channel);
    ap_sync_channel_write_dense_data_10_4_V_i_channel <= ((dense_data_10_4_V_i_channel_full_n and ap_channel_done_dense_data_10_4_V_i_channel) or ap_sync_reg_channel_write_dense_data_10_4_V_i_channel);
    ap_sync_channel_write_dense_data_10_5_V_i_channel <= ((dense_data_10_5_V_i_channel_full_n and ap_channel_done_dense_data_10_5_V_i_channel) or ap_sync_reg_channel_write_dense_data_10_5_V_i_channel);
    ap_sync_channel_write_dense_data_10_6_V_i_channel <= ((dense_data_10_6_V_i_channel_full_n and ap_channel_done_dense_data_10_6_V_i_channel) or ap_sync_reg_channel_write_dense_data_10_6_V_i_channel);
    ap_sync_channel_write_dense_data_10_7_V_i_channel <= ((dense_data_10_7_V_i_channel_full_n and ap_channel_done_dense_data_10_7_V_i_channel) or ap_sync_reg_channel_write_dense_data_10_7_V_i_channel);
    ap_sync_channel_write_dense_data_10_8_V_i_channel <= ((dense_data_10_8_V_i_channel_full_n and ap_channel_done_dense_data_10_8_V_i_channel) or ap_sync_reg_channel_write_dense_data_10_8_V_i_channel);
    ap_sync_channel_write_dense_data_10_9_V_i_channel <= ((dense_data_10_9_V_i_channel_full_n and ap_channel_done_dense_data_10_9_V_i_channel) or ap_sync_reg_channel_write_dense_data_10_9_V_i_channel);
    ap_sync_channel_write_dense_data_1_0_V_i_channel <= ((dense_data_1_0_V_i_channel_full_n and ap_channel_done_dense_data_1_0_V_i_channel) or ap_sync_reg_channel_write_dense_data_1_0_V_i_channel);
    ap_sync_channel_write_dense_data_1_10_V_i_channel <= ((dense_data_1_10_V_i_channel_full_n and ap_channel_done_dense_data_1_10_V_i_channel) or ap_sync_reg_channel_write_dense_data_1_10_V_i_channel);
    ap_sync_channel_write_dense_data_1_11_V_i_channel <= ((dense_data_1_11_V_i_channel_full_n and ap_channel_done_dense_data_1_11_V_i_channel) or ap_sync_reg_channel_write_dense_data_1_11_V_i_channel);
    ap_sync_channel_write_dense_data_1_12_V_i_channel <= ((dense_data_1_12_V_i_channel_full_n and ap_channel_done_dense_data_1_12_V_i_channel) or ap_sync_reg_channel_write_dense_data_1_12_V_i_channel);
    ap_sync_channel_write_dense_data_1_13_V_i_channel <= ((dense_data_1_13_V_i_channel_full_n and ap_channel_done_dense_data_1_13_V_i_channel) or ap_sync_reg_channel_write_dense_data_1_13_V_i_channel);
    ap_sync_channel_write_dense_data_1_14_V_i_channel <= ((dense_data_1_14_V_i_channel_full_n and ap_channel_done_dense_data_1_14_V_i_channel) or ap_sync_reg_channel_write_dense_data_1_14_V_i_channel);
    ap_sync_channel_write_dense_data_1_1_V_i_channel <= ((dense_data_1_1_V_i_channel_full_n and ap_channel_done_dense_data_1_1_V_i_channel) or ap_sync_reg_channel_write_dense_data_1_1_V_i_channel);
    ap_sync_channel_write_dense_data_1_2_V_i_channel <= ((dense_data_1_2_V_i_channel_full_n and ap_channel_done_dense_data_1_2_V_i_channel) or ap_sync_reg_channel_write_dense_data_1_2_V_i_channel);
    ap_sync_channel_write_dense_data_1_3_V_i_channel <= ((dense_data_1_3_V_i_channel_full_n and ap_channel_done_dense_data_1_3_V_i_channel) or ap_sync_reg_channel_write_dense_data_1_3_V_i_channel);
    ap_sync_channel_write_dense_data_1_4_V_i_channel <= ((dense_data_1_4_V_i_channel_full_n and ap_channel_done_dense_data_1_4_V_i_channel) or ap_sync_reg_channel_write_dense_data_1_4_V_i_channel);
    ap_sync_channel_write_dense_data_1_5_V_i_channel <= ((dense_data_1_5_V_i_channel_full_n and ap_channel_done_dense_data_1_5_V_i_channel) or ap_sync_reg_channel_write_dense_data_1_5_V_i_channel);
    ap_sync_channel_write_dense_data_1_6_V_i_channel <= ((dense_data_1_6_V_i_channel_full_n and ap_channel_done_dense_data_1_6_V_i_channel) or ap_sync_reg_channel_write_dense_data_1_6_V_i_channel);
    ap_sync_channel_write_dense_data_1_7_V_i_channel <= ((dense_data_1_7_V_i_channel_full_n and ap_channel_done_dense_data_1_7_V_i_channel) or ap_sync_reg_channel_write_dense_data_1_7_V_i_channel);
    ap_sync_channel_write_dense_data_1_8_V_i_channel <= ((dense_data_1_8_V_i_channel_full_n and ap_channel_done_dense_data_1_8_V_i_channel) or ap_sync_reg_channel_write_dense_data_1_8_V_i_channel);
    ap_sync_channel_write_dense_data_1_9_V_i_channel <= ((dense_data_1_9_V_i_channel_full_n and ap_channel_done_dense_data_1_9_V_i_channel) or ap_sync_reg_channel_write_dense_data_1_9_V_i_channel);
    ap_sync_channel_write_dense_data_2_0_V_i_channel <= ((dense_data_2_0_V_i_channel_full_n and ap_channel_done_dense_data_2_0_V_i_channel) or ap_sync_reg_channel_write_dense_data_2_0_V_i_channel);
    ap_sync_channel_write_dense_data_2_10_V_i_channel <= ((dense_data_2_10_V_i_channel_full_n and ap_channel_done_dense_data_2_10_V_i_channel) or ap_sync_reg_channel_write_dense_data_2_10_V_i_channel);
    ap_sync_channel_write_dense_data_2_11_V_i_channel <= ((dense_data_2_11_V_i_channel_full_n and ap_channel_done_dense_data_2_11_V_i_channel) or ap_sync_reg_channel_write_dense_data_2_11_V_i_channel);
    ap_sync_channel_write_dense_data_2_12_V_i_channel <= ((dense_data_2_12_V_i_channel_full_n and ap_channel_done_dense_data_2_12_V_i_channel) or ap_sync_reg_channel_write_dense_data_2_12_V_i_channel);
    ap_sync_channel_write_dense_data_2_13_V_i_channel <= ((dense_data_2_13_V_i_channel_full_n and ap_channel_done_dense_data_2_13_V_i_channel) or ap_sync_reg_channel_write_dense_data_2_13_V_i_channel);
    ap_sync_channel_write_dense_data_2_14_V_i_channel <= ((dense_data_2_14_V_i_channel_full_n and ap_channel_done_dense_data_2_14_V_i_channel) or ap_sync_reg_channel_write_dense_data_2_14_V_i_channel);
    ap_sync_channel_write_dense_data_2_1_V_i_channel <= ((dense_data_2_1_V_i_channel_full_n and ap_channel_done_dense_data_2_1_V_i_channel) or ap_sync_reg_channel_write_dense_data_2_1_V_i_channel);
    ap_sync_channel_write_dense_data_2_2_V_i_channel <= ((dense_data_2_2_V_i_channel_full_n and ap_channel_done_dense_data_2_2_V_i_channel) or ap_sync_reg_channel_write_dense_data_2_2_V_i_channel);
    ap_sync_channel_write_dense_data_2_3_V_i_channel <= ((dense_data_2_3_V_i_channel_full_n and ap_channel_done_dense_data_2_3_V_i_channel) or ap_sync_reg_channel_write_dense_data_2_3_V_i_channel);
    ap_sync_channel_write_dense_data_2_4_V_i_channel <= ((dense_data_2_4_V_i_channel_full_n and ap_channel_done_dense_data_2_4_V_i_channel) or ap_sync_reg_channel_write_dense_data_2_4_V_i_channel);
    ap_sync_channel_write_dense_data_2_5_V_i_channel <= ((dense_data_2_5_V_i_channel_full_n and ap_channel_done_dense_data_2_5_V_i_channel) or ap_sync_reg_channel_write_dense_data_2_5_V_i_channel);
    ap_sync_channel_write_dense_data_2_6_V_i_channel <= ((dense_data_2_6_V_i_channel_full_n and ap_channel_done_dense_data_2_6_V_i_channel) or ap_sync_reg_channel_write_dense_data_2_6_V_i_channel);
    ap_sync_channel_write_dense_data_2_7_V_i_channel <= ((dense_data_2_7_V_i_channel_full_n and ap_channel_done_dense_data_2_7_V_i_channel) or ap_sync_reg_channel_write_dense_data_2_7_V_i_channel);
    ap_sync_channel_write_dense_data_2_8_V_i_channel <= ((dense_data_2_8_V_i_channel_full_n and ap_channel_done_dense_data_2_8_V_i_channel) or ap_sync_reg_channel_write_dense_data_2_8_V_i_channel);
    ap_sync_channel_write_dense_data_2_9_V_i_channel <= ((dense_data_2_9_V_i_channel_full_n and ap_channel_done_dense_data_2_9_V_i_channel) or ap_sync_reg_channel_write_dense_data_2_9_V_i_channel);
    ap_sync_channel_write_dense_data_3_0_V_i_channel <= ((dense_data_3_0_V_i_channel_full_n and ap_channel_done_dense_data_3_0_V_i_channel) or ap_sync_reg_channel_write_dense_data_3_0_V_i_channel);
    ap_sync_channel_write_dense_data_3_10_V_i_channel <= ((dense_data_3_10_V_i_channel_full_n and ap_channel_done_dense_data_3_10_V_i_channel) or ap_sync_reg_channel_write_dense_data_3_10_V_i_channel);
    ap_sync_channel_write_dense_data_3_11_V_i_channel <= ((dense_data_3_11_V_i_channel_full_n and ap_channel_done_dense_data_3_11_V_i_channel) or ap_sync_reg_channel_write_dense_data_3_11_V_i_channel);
    ap_sync_channel_write_dense_data_3_12_V_i_channel <= ((dense_data_3_12_V_i_channel_full_n and ap_channel_done_dense_data_3_12_V_i_channel) or ap_sync_reg_channel_write_dense_data_3_12_V_i_channel);
    ap_sync_channel_write_dense_data_3_13_V_i_channel <= ((dense_data_3_13_V_i_channel_full_n and ap_channel_done_dense_data_3_13_V_i_channel) or ap_sync_reg_channel_write_dense_data_3_13_V_i_channel);
    ap_sync_channel_write_dense_data_3_14_V_i_channel <= ((dense_data_3_14_V_i_channel_full_n and ap_channel_done_dense_data_3_14_V_i_channel) or ap_sync_reg_channel_write_dense_data_3_14_V_i_channel);
    ap_sync_channel_write_dense_data_3_1_V_i_channel <= ((dense_data_3_1_V_i_channel_full_n and ap_channel_done_dense_data_3_1_V_i_channel) or ap_sync_reg_channel_write_dense_data_3_1_V_i_channel);
    ap_sync_channel_write_dense_data_3_2_V_i_channel <= ((dense_data_3_2_V_i_channel_full_n and ap_channel_done_dense_data_3_2_V_i_channel) or ap_sync_reg_channel_write_dense_data_3_2_V_i_channel);
    ap_sync_channel_write_dense_data_3_3_V_i_channel <= ((dense_data_3_3_V_i_channel_full_n and ap_channel_done_dense_data_3_3_V_i_channel) or ap_sync_reg_channel_write_dense_data_3_3_V_i_channel);
    ap_sync_channel_write_dense_data_3_4_V_i_channel <= ((dense_data_3_4_V_i_channel_full_n and ap_channel_done_dense_data_3_4_V_i_channel) or ap_sync_reg_channel_write_dense_data_3_4_V_i_channel);
    ap_sync_channel_write_dense_data_3_5_V_i_channel <= ((dense_data_3_5_V_i_channel_full_n and ap_channel_done_dense_data_3_5_V_i_channel) or ap_sync_reg_channel_write_dense_data_3_5_V_i_channel);
    ap_sync_channel_write_dense_data_3_6_V_i_channel <= ((dense_data_3_6_V_i_channel_full_n and ap_channel_done_dense_data_3_6_V_i_channel) or ap_sync_reg_channel_write_dense_data_3_6_V_i_channel);
    ap_sync_channel_write_dense_data_3_7_V_i_channel <= ((dense_data_3_7_V_i_channel_full_n and ap_channel_done_dense_data_3_7_V_i_channel) or ap_sync_reg_channel_write_dense_data_3_7_V_i_channel);
    ap_sync_channel_write_dense_data_3_8_V_i_channel <= ((dense_data_3_8_V_i_channel_full_n and ap_channel_done_dense_data_3_8_V_i_channel) or ap_sync_reg_channel_write_dense_data_3_8_V_i_channel);
    ap_sync_channel_write_dense_data_3_9_V_i_channel <= ((dense_data_3_9_V_i_channel_full_n and ap_channel_done_dense_data_3_9_V_i_channel) or ap_sync_reg_channel_write_dense_data_3_9_V_i_channel);
    ap_sync_channel_write_dense_data_4_0_V_i_channel <= ((dense_data_4_0_V_i_channel_full_n and ap_channel_done_dense_data_4_0_V_i_channel) or ap_sync_reg_channel_write_dense_data_4_0_V_i_channel);
    ap_sync_channel_write_dense_data_4_10_V_i_channel <= ((dense_data_4_10_V_i_channel_full_n and ap_channel_done_dense_data_4_10_V_i_channel) or ap_sync_reg_channel_write_dense_data_4_10_V_i_channel);
    ap_sync_channel_write_dense_data_4_11_V_i_channel <= ((dense_data_4_11_V_i_channel_full_n and ap_channel_done_dense_data_4_11_V_i_channel) or ap_sync_reg_channel_write_dense_data_4_11_V_i_channel);
    ap_sync_channel_write_dense_data_4_12_V_i_channel <= ((dense_data_4_12_V_i_channel_full_n and ap_channel_done_dense_data_4_12_V_i_channel) or ap_sync_reg_channel_write_dense_data_4_12_V_i_channel);
    ap_sync_channel_write_dense_data_4_13_V_i_channel <= ((dense_data_4_13_V_i_channel_full_n and ap_channel_done_dense_data_4_13_V_i_channel) or ap_sync_reg_channel_write_dense_data_4_13_V_i_channel);
    ap_sync_channel_write_dense_data_4_14_V_i_channel <= ((dense_data_4_14_V_i_channel_full_n and ap_channel_done_dense_data_4_14_V_i_channel) or ap_sync_reg_channel_write_dense_data_4_14_V_i_channel);
    ap_sync_channel_write_dense_data_4_1_V_i_channel <= ((dense_data_4_1_V_i_channel_full_n and ap_channel_done_dense_data_4_1_V_i_channel) or ap_sync_reg_channel_write_dense_data_4_1_V_i_channel);
    ap_sync_channel_write_dense_data_4_2_V_i_channel <= ((dense_data_4_2_V_i_channel_full_n and ap_channel_done_dense_data_4_2_V_i_channel) or ap_sync_reg_channel_write_dense_data_4_2_V_i_channel);
    ap_sync_channel_write_dense_data_4_3_V_i_channel <= ((dense_data_4_3_V_i_channel_full_n and ap_channel_done_dense_data_4_3_V_i_channel) or ap_sync_reg_channel_write_dense_data_4_3_V_i_channel);
    ap_sync_channel_write_dense_data_4_4_V_i_channel <= ((dense_data_4_4_V_i_channel_full_n and ap_channel_done_dense_data_4_4_V_i_channel) or ap_sync_reg_channel_write_dense_data_4_4_V_i_channel);
    ap_sync_channel_write_dense_data_4_5_V_i_channel <= ((dense_data_4_5_V_i_channel_full_n and ap_channel_done_dense_data_4_5_V_i_channel) or ap_sync_reg_channel_write_dense_data_4_5_V_i_channel);
    ap_sync_channel_write_dense_data_4_6_V_i_channel <= ((dense_data_4_6_V_i_channel_full_n and ap_channel_done_dense_data_4_6_V_i_channel) or ap_sync_reg_channel_write_dense_data_4_6_V_i_channel);
    ap_sync_channel_write_dense_data_4_7_V_i_channel <= ((dense_data_4_7_V_i_channel_full_n and ap_channel_done_dense_data_4_7_V_i_channel) or ap_sync_reg_channel_write_dense_data_4_7_V_i_channel);
    ap_sync_channel_write_dense_data_4_8_V_i_channel <= ((dense_data_4_8_V_i_channel_full_n and ap_channel_done_dense_data_4_8_V_i_channel) or ap_sync_reg_channel_write_dense_data_4_8_V_i_channel);
    ap_sync_channel_write_dense_data_4_9_V_i_channel <= ((dense_data_4_9_V_i_channel_full_n and ap_channel_done_dense_data_4_9_V_i_channel) or ap_sync_reg_channel_write_dense_data_4_9_V_i_channel);
    ap_sync_channel_write_dense_data_5_0_V_i_channel <= ((dense_data_5_0_V_i_channel_full_n and ap_channel_done_dense_data_5_0_V_i_channel) or ap_sync_reg_channel_write_dense_data_5_0_V_i_channel);
    ap_sync_channel_write_dense_data_5_10_V_i_channel <= ((dense_data_5_10_V_i_channel_full_n and ap_channel_done_dense_data_5_10_V_i_channel) or ap_sync_reg_channel_write_dense_data_5_10_V_i_channel);
    ap_sync_channel_write_dense_data_5_11_V_i_channel <= ((dense_data_5_11_V_i_channel_full_n and ap_channel_done_dense_data_5_11_V_i_channel) or ap_sync_reg_channel_write_dense_data_5_11_V_i_channel);
    ap_sync_channel_write_dense_data_5_12_V_i_channel <= ((dense_data_5_12_V_i_channel_full_n and ap_channel_done_dense_data_5_12_V_i_channel) or ap_sync_reg_channel_write_dense_data_5_12_V_i_channel);
    ap_sync_channel_write_dense_data_5_13_V_i_channel <= ((dense_data_5_13_V_i_channel_full_n and ap_channel_done_dense_data_5_13_V_i_channel) or ap_sync_reg_channel_write_dense_data_5_13_V_i_channel);
    ap_sync_channel_write_dense_data_5_14_V_i_channel <= ((dense_data_5_14_V_i_channel_full_n and ap_channel_done_dense_data_5_14_V_i_channel) or ap_sync_reg_channel_write_dense_data_5_14_V_i_channel);
    ap_sync_channel_write_dense_data_5_1_V_i_channel <= ((dense_data_5_1_V_i_channel_full_n and ap_channel_done_dense_data_5_1_V_i_channel) or ap_sync_reg_channel_write_dense_data_5_1_V_i_channel);
    ap_sync_channel_write_dense_data_5_2_V_i_channel <= ((dense_data_5_2_V_i_channel_full_n and ap_channel_done_dense_data_5_2_V_i_channel) or ap_sync_reg_channel_write_dense_data_5_2_V_i_channel);
    ap_sync_channel_write_dense_data_5_3_V_i_channel <= ((dense_data_5_3_V_i_channel_full_n and ap_channel_done_dense_data_5_3_V_i_channel) or ap_sync_reg_channel_write_dense_data_5_3_V_i_channel);
    ap_sync_channel_write_dense_data_5_4_V_i_channel <= ((dense_data_5_4_V_i_channel_full_n and ap_channel_done_dense_data_5_4_V_i_channel) or ap_sync_reg_channel_write_dense_data_5_4_V_i_channel);
    ap_sync_channel_write_dense_data_5_5_V_i_channel <= ((dense_data_5_5_V_i_channel_full_n and ap_channel_done_dense_data_5_5_V_i_channel) or ap_sync_reg_channel_write_dense_data_5_5_V_i_channel);
    ap_sync_channel_write_dense_data_5_6_V_i_channel <= ((dense_data_5_6_V_i_channel_full_n and ap_channel_done_dense_data_5_6_V_i_channel) or ap_sync_reg_channel_write_dense_data_5_6_V_i_channel);
    ap_sync_channel_write_dense_data_5_7_V_i_channel <= ((dense_data_5_7_V_i_channel_full_n and ap_channel_done_dense_data_5_7_V_i_channel) or ap_sync_reg_channel_write_dense_data_5_7_V_i_channel);
    ap_sync_channel_write_dense_data_5_8_V_i_channel <= ((dense_data_5_8_V_i_channel_full_n and ap_channel_done_dense_data_5_8_V_i_channel) or ap_sync_reg_channel_write_dense_data_5_8_V_i_channel);
    ap_sync_channel_write_dense_data_5_9_V_i_channel <= ((dense_data_5_9_V_i_channel_full_n and ap_channel_done_dense_data_5_9_V_i_channel) or ap_sync_reg_channel_write_dense_data_5_9_V_i_channel);
    ap_sync_channel_write_dense_data_6_0_V_i_channel <= ((dense_data_6_0_V_i_channel_full_n and ap_channel_done_dense_data_6_0_V_i_channel) or ap_sync_reg_channel_write_dense_data_6_0_V_i_channel);
    ap_sync_channel_write_dense_data_6_10_V_i_channel <= ((dense_data_6_10_V_i_channel_full_n and ap_channel_done_dense_data_6_10_V_i_channel) or ap_sync_reg_channel_write_dense_data_6_10_V_i_channel);
    ap_sync_channel_write_dense_data_6_11_V_i_channel <= ((dense_data_6_11_V_i_channel_full_n and ap_channel_done_dense_data_6_11_V_i_channel) or ap_sync_reg_channel_write_dense_data_6_11_V_i_channel);
    ap_sync_channel_write_dense_data_6_12_V_i_channel <= ((dense_data_6_12_V_i_channel_full_n and ap_channel_done_dense_data_6_12_V_i_channel) or ap_sync_reg_channel_write_dense_data_6_12_V_i_channel);
    ap_sync_channel_write_dense_data_6_13_V_i_channel <= ((dense_data_6_13_V_i_channel_full_n and ap_channel_done_dense_data_6_13_V_i_channel) or ap_sync_reg_channel_write_dense_data_6_13_V_i_channel);
    ap_sync_channel_write_dense_data_6_14_V_i_channel <= ((dense_data_6_14_V_i_channel_full_n and ap_channel_done_dense_data_6_14_V_i_channel) or ap_sync_reg_channel_write_dense_data_6_14_V_i_channel);
    ap_sync_channel_write_dense_data_6_1_V_i_channel <= ((dense_data_6_1_V_i_channel_full_n and ap_channel_done_dense_data_6_1_V_i_channel) or ap_sync_reg_channel_write_dense_data_6_1_V_i_channel);
    ap_sync_channel_write_dense_data_6_2_V_i_channel <= ((dense_data_6_2_V_i_channel_full_n and ap_channel_done_dense_data_6_2_V_i_channel) or ap_sync_reg_channel_write_dense_data_6_2_V_i_channel);
    ap_sync_channel_write_dense_data_6_3_V_i_channel <= ((dense_data_6_3_V_i_channel_full_n and ap_channel_done_dense_data_6_3_V_i_channel) or ap_sync_reg_channel_write_dense_data_6_3_V_i_channel);
    ap_sync_channel_write_dense_data_6_4_V_i_channel <= ((dense_data_6_4_V_i_channel_full_n and ap_channel_done_dense_data_6_4_V_i_channel) or ap_sync_reg_channel_write_dense_data_6_4_V_i_channel);
    ap_sync_channel_write_dense_data_6_5_V_i_channel <= ((dense_data_6_5_V_i_channel_full_n and ap_channel_done_dense_data_6_5_V_i_channel) or ap_sync_reg_channel_write_dense_data_6_5_V_i_channel);
    ap_sync_channel_write_dense_data_6_6_V_i_channel <= ((dense_data_6_6_V_i_channel_full_n and ap_channel_done_dense_data_6_6_V_i_channel) or ap_sync_reg_channel_write_dense_data_6_6_V_i_channel);
    ap_sync_channel_write_dense_data_6_7_V_i_channel <= ((dense_data_6_7_V_i_channel_full_n and ap_channel_done_dense_data_6_7_V_i_channel) or ap_sync_reg_channel_write_dense_data_6_7_V_i_channel);
    ap_sync_channel_write_dense_data_6_8_V_i_channel <= ((dense_data_6_8_V_i_channel_full_n and ap_channel_done_dense_data_6_8_V_i_channel) or ap_sync_reg_channel_write_dense_data_6_8_V_i_channel);
    ap_sync_channel_write_dense_data_6_9_V_i_channel <= ((dense_data_6_9_V_i_channel_full_n and ap_channel_done_dense_data_6_9_V_i_channel) or ap_sync_reg_channel_write_dense_data_6_9_V_i_channel);
    ap_sync_channel_write_dense_data_7_0_V_i_channel <= ((dense_data_7_0_V_i_channel_full_n and ap_channel_done_dense_data_7_0_V_i_channel) or ap_sync_reg_channel_write_dense_data_7_0_V_i_channel);
    ap_sync_channel_write_dense_data_7_10_V_i_channel <= ((dense_data_7_10_V_i_channel_full_n and ap_channel_done_dense_data_7_10_V_i_channel) or ap_sync_reg_channel_write_dense_data_7_10_V_i_channel);
    ap_sync_channel_write_dense_data_7_11_V_i_channel <= ((dense_data_7_11_V_i_channel_full_n and ap_channel_done_dense_data_7_11_V_i_channel) or ap_sync_reg_channel_write_dense_data_7_11_V_i_channel);
    ap_sync_channel_write_dense_data_7_12_V_i_channel <= ((dense_data_7_12_V_i_channel_full_n and ap_channel_done_dense_data_7_12_V_i_channel) or ap_sync_reg_channel_write_dense_data_7_12_V_i_channel);
    ap_sync_channel_write_dense_data_7_13_V_i_channel <= ((dense_data_7_13_V_i_channel_full_n and ap_channel_done_dense_data_7_13_V_i_channel) or ap_sync_reg_channel_write_dense_data_7_13_V_i_channel);
    ap_sync_channel_write_dense_data_7_14_V_i_channel <= ((dense_data_7_14_V_i_channel_full_n and ap_channel_done_dense_data_7_14_V_i_channel) or ap_sync_reg_channel_write_dense_data_7_14_V_i_channel);
    ap_sync_channel_write_dense_data_7_1_V_i_channel <= ((dense_data_7_1_V_i_channel_full_n and ap_channel_done_dense_data_7_1_V_i_channel) or ap_sync_reg_channel_write_dense_data_7_1_V_i_channel);
    ap_sync_channel_write_dense_data_7_2_V_i_channel <= ((dense_data_7_2_V_i_channel_full_n and ap_channel_done_dense_data_7_2_V_i_channel) or ap_sync_reg_channel_write_dense_data_7_2_V_i_channel);
    ap_sync_channel_write_dense_data_7_3_V_i_channel <= ((dense_data_7_3_V_i_channel_full_n and ap_channel_done_dense_data_7_3_V_i_channel) or ap_sync_reg_channel_write_dense_data_7_3_V_i_channel);
    ap_sync_channel_write_dense_data_7_4_V_i_channel <= ((dense_data_7_4_V_i_channel_full_n and ap_channel_done_dense_data_7_4_V_i_channel) or ap_sync_reg_channel_write_dense_data_7_4_V_i_channel);
    ap_sync_channel_write_dense_data_7_5_V_i_channel <= ((dense_data_7_5_V_i_channel_full_n and ap_channel_done_dense_data_7_5_V_i_channel) or ap_sync_reg_channel_write_dense_data_7_5_V_i_channel);
    ap_sync_channel_write_dense_data_7_6_V_i_channel <= ((dense_data_7_6_V_i_channel_full_n and ap_channel_done_dense_data_7_6_V_i_channel) or ap_sync_reg_channel_write_dense_data_7_6_V_i_channel);
    ap_sync_channel_write_dense_data_7_7_V_i_channel <= ((dense_data_7_7_V_i_channel_full_n and ap_channel_done_dense_data_7_7_V_i_channel) or ap_sync_reg_channel_write_dense_data_7_7_V_i_channel);
    ap_sync_channel_write_dense_data_7_8_V_i_channel <= ((dense_data_7_8_V_i_channel_full_n and ap_channel_done_dense_data_7_8_V_i_channel) or ap_sync_reg_channel_write_dense_data_7_8_V_i_channel);
    ap_sync_channel_write_dense_data_7_9_V_i_channel <= ((dense_data_7_9_V_i_channel_full_n and ap_channel_done_dense_data_7_9_V_i_channel) or ap_sync_reg_channel_write_dense_data_7_9_V_i_channel);
    ap_sync_channel_write_dense_data_8_0_V_i_channel <= ((dense_data_8_0_V_i_channel_full_n and ap_channel_done_dense_data_8_0_V_i_channel) or ap_sync_reg_channel_write_dense_data_8_0_V_i_channel);
    ap_sync_channel_write_dense_data_8_10_V_i_channel <= ((dense_data_8_10_V_i_channel_full_n and ap_channel_done_dense_data_8_10_V_i_channel) or ap_sync_reg_channel_write_dense_data_8_10_V_i_channel);
    ap_sync_channel_write_dense_data_8_11_V_i_channel <= ((dense_data_8_11_V_i_channel_full_n and ap_channel_done_dense_data_8_11_V_i_channel) or ap_sync_reg_channel_write_dense_data_8_11_V_i_channel);
    ap_sync_channel_write_dense_data_8_12_V_i_channel <= ((dense_data_8_12_V_i_channel_full_n and ap_channel_done_dense_data_8_12_V_i_channel) or ap_sync_reg_channel_write_dense_data_8_12_V_i_channel);
    ap_sync_channel_write_dense_data_8_13_V_i_channel <= ((dense_data_8_13_V_i_channel_full_n and ap_channel_done_dense_data_8_13_V_i_channel) or ap_sync_reg_channel_write_dense_data_8_13_V_i_channel);
    ap_sync_channel_write_dense_data_8_14_V_i_channel <= ((dense_data_8_14_V_i_channel_full_n and ap_channel_done_dense_data_8_14_V_i_channel) or ap_sync_reg_channel_write_dense_data_8_14_V_i_channel);
    ap_sync_channel_write_dense_data_8_1_V_i_channel <= ((dense_data_8_1_V_i_channel_full_n and ap_channel_done_dense_data_8_1_V_i_channel) or ap_sync_reg_channel_write_dense_data_8_1_V_i_channel);
    ap_sync_channel_write_dense_data_8_2_V_i_channel <= ((dense_data_8_2_V_i_channel_full_n and ap_channel_done_dense_data_8_2_V_i_channel) or ap_sync_reg_channel_write_dense_data_8_2_V_i_channel);
    ap_sync_channel_write_dense_data_8_3_V_i_channel <= ((dense_data_8_3_V_i_channel_full_n and ap_channel_done_dense_data_8_3_V_i_channel) or ap_sync_reg_channel_write_dense_data_8_3_V_i_channel);
    ap_sync_channel_write_dense_data_8_4_V_i_channel <= ((dense_data_8_4_V_i_channel_full_n and ap_channel_done_dense_data_8_4_V_i_channel) or ap_sync_reg_channel_write_dense_data_8_4_V_i_channel);
    ap_sync_channel_write_dense_data_8_5_V_i_channel <= ((dense_data_8_5_V_i_channel_full_n and ap_channel_done_dense_data_8_5_V_i_channel) or ap_sync_reg_channel_write_dense_data_8_5_V_i_channel);
    ap_sync_channel_write_dense_data_8_6_V_i_channel <= ((dense_data_8_6_V_i_channel_full_n and ap_channel_done_dense_data_8_6_V_i_channel) or ap_sync_reg_channel_write_dense_data_8_6_V_i_channel);
    ap_sync_channel_write_dense_data_8_7_V_i_channel <= ((dense_data_8_7_V_i_channel_full_n and ap_channel_done_dense_data_8_7_V_i_channel) or ap_sync_reg_channel_write_dense_data_8_7_V_i_channel);
    ap_sync_channel_write_dense_data_8_8_V_i_channel <= ((dense_data_8_8_V_i_channel_full_n and ap_channel_done_dense_data_8_8_V_i_channel) or ap_sync_reg_channel_write_dense_data_8_8_V_i_channel);
    ap_sync_channel_write_dense_data_8_9_V_i_channel <= ((dense_data_8_9_V_i_channel_full_n and ap_channel_done_dense_data_8_9_V_i_channel) or ap_sync_reg_channel_write_dense_data_8_9_V_i_channel);
    ap_sync_channel_write_dense_data_9_0_V_i_channel <= ((dense_data_9_0_V_i_channel_full_n and ap_channel_done_dense_data_9_0_V_i_channel) or ap_sync_reg_channel_write_dense_data_9_0_V_i_channel);
    ap_sync_channel_write_dense_data_9_10_V_i_channel <= ((dense_data_9_10_V_i_channel_full_n and ap_channel_done_dense_data_9_10_V_i_channel) or ap_sync_reg_channel_write_dense_data_9_10_V_i_channel);
    ap_sync_channel_write_dense_data_9_11_V_i_channel <= ((dense_data_9_11_V_i_channel_full_n and ap_channel_done_dense_data_9_11_V_i_channel) or ap_sync_reg_channel_write_dense_data_9_11_V_i_channel);
    ap_sync_channel_write_dense_data_9_12_V_i_channel <= ((dense_data_9_12_V_i_channel_full_n and ap_channel_done_dense_data_9_12_V_i_channel) or ap_sync_reg_channel_write_dense_data_9_12_V_i_channel);
    ap_sync_channel_write_dense_data_9_13_V_i_channel <= ((dense_data_9_13_V_i_channel_full_n and ap_channel_done_dense_data_9_13_V_i_channel) or ap_sync_reg_channel_write_dense_data_9_13_V_i_channel);
    ap_sync_channel_write_dense_data_9_14_V_i_channel <= ((dense_data_9_14_V_i_channel_full_n and ap_channel_done_dense_data_9_14_V_i_channel) or ap_sync_reg_channel_write_dense_data_9_14_V_i_channel);
    ap_sync_channel_write_dense_data_9_1_V_i_channel <= ((dense_data_9_1_V_i_channel_full_n and ap_channel_done_dense_data_9_1_V_i_channel) or ap_sync_reg_channel_write_dense_data_9_1_V_i_channel);
    ap_sync_channel_write_dense_data_9_2_V_i_channel <= ((dense_data_9_2_V_i_channel_full_n and ap_channel_done_dense_data_9_2_V_i_channel) or ap_sync_reg_channel_write_dense_data_9_2_V_i_channel);
    ap_sync_channel_write_dense_data_9_3_V_i_channel <= ((dense_data_9_3_V_i_channel_full_n and ap_channel_done_dense_data_9_3_V_i_channel) or ap_sync_reg_channel_write_dense_data_9_3_V_i_channel);
    ap_sync_channel_write_dense_data_9_4_V_i_channel <= ((dense_data_9_4_V_i_channel_full_n and ap_channel_done_dense_data_9_4_V_i_channel) or ap_sync_reg_channel_write_dense_data_9_4_V_i_channel);
    ap_sync_channel_write_dense_data_9_5_V_i_channel <= ((dense_data_9_5_V_i_channel_full_n and ap_channel_done_dense_data_9_5_V_i_channel) or ap_sync_reg_channel_write_dense_data_9_5_V_i_channel);
    ap_sync_channel_write_dense_data_9_6_V_i_channel <= ((dense_data_9_6_V_i_channel_full_n and ap_channel_done_dense_data_9_6_V_i_channel) or ap_sync_reg_channel_write_dense_data_9_6_V_i_channel);
    ap_sync_channel_write_dense_data_9_7_V_i_channel <= ((dense_data_9_7_V_i_channel_full_n and ap_channel_done_dense_data_9_7_V_i_channel) or ap_sync_reg_channel_write_dense_data_9_7_V_i_channel);
    ap_sync_channel_write_dense_data_9_8_V_i_channel <= ((dense_data_9_8_V_i_channel_full_n and ap_channel_done_dense_data_9_8_V_i_channel) or ap_sync_reg_channel_write_dense_data_9_8_V_i_channel);
    ap_sync_channel_write_dense_data_9_9_V_i_channel <= ((dense_data_9_9_V_i_channel_full_n and ap_channel_done_dense_data_9_9_V_i_channel) or ap_sync_reg_channel_write_dense_data_9_9_V_i_channel);
    ap_sync_channel_write_dense_res_10_0_i_channel <= ((dense_res_10_0_i_channel_full_n and ap_channel_done_dense_res_10_0_i_channel) or ap_sync_reg_channel_write_dense_res_10_0_i_channel);
    ap_sync_channel_write_dense_res_10_10_i_channel <= ((dense_res_10_10_i_channel_full_n and ap_channel_done_dense_res_10_10_i_channel) or ap_sync_reg_channel_write_dense_res_10_10_i_channel);
    ap_sync_channel_write_dense_res_10_11_i_channel <= ((dense_res_10_11_i_channel_full_n and ap_channel_done_dense_res_10_11_i_channel) or ap_sync_reg_channel_write_dense_res_10_11_i_channel);
    ap_sync_channel_write_dense_res_10_12_i_channel <= ((dense_res_10_12_i_channel_full_n and ap_channel_done_dense_res_10_12_i_channel) or ap_sync_reg_channel_write_dense_res_10_12_i_channel);
    ap_sync_channel_write_dense_res_10_13_i_channel <= ((dense_res_10_13_i_channel_full_n and ap_channel_done_dense_res_10_13_i_channel) or ap_sync_reg_channel_write_dense_res_10_13_i_channel);
    ap_sync_channel_write_dense_res_10_14_i_channel <= ((dense_res_10_14_i_channel_full_n and ap_channel_done_dense_res_10_14_i_channel) or ap_sync_reg_channel_write_dense_res_10_14_i_channel);
    ap_sync_channel_write_dense_res_10_15_i_channel <= ((dense_res_10_15_i_channel_full_n and ap_channel_done_dense_res_10_15_i_channel) or ap_sync_reg_channel_write_dense_res_10_15_i_channel);
    ap_sync_channel_write_dense_res_10_16_i_channel <= ((dense_res_10_16_i_channel_full_n and ap_channel_done_dense_res_10_16_i_channel) or ap_sync_reg_channel_write_dense_res_10_16_i_channel);
    ap_sync_channel_write_dense_res_10_17_i_channel <= ((dense_res_10_17_i_channel_full_n and ap_channel_done_dense_res_10_17_i_channel) or ap_sync_reg_channel_write_dense_res_10_17_i_channel);
    ap_sync_channel_write_dense_res_10_18_i_channel <= ((dense_res_10_18_i_channel_full_n and ap_channel_done_dense_res_10_18_i_channel) or ap_sync_reg_channel_write_dense_res_10_18_i_channel);
    ap_sync_channel_write_dense_res_10_19_i_channel <= ((dense_res_10_19_i_channel_full_n and ap_channel_done_dense_res_10_19_i_channel) or ap_sync_reg_channel_write_dense_res_10_19_i_channel);
    ap_sync_channel_write_dense_res_10_1_i_channel <= ((dense_res_10_1_i_channel_full_n and ap_channel_done_dense_res_10_1_i_channel) or ap_sync_reg_channel_write_dense_res_10_1_i_channel);
    ap_sync_channel_write_dense_res_10_2_i_channel <= ((dense_res_10_2_i_channel_full_n and ap_channel_done_dense_res_10_2_i_channel) or ap_sync_reg_channel_write_dense_res_10_2_i_channel);
    ap_sync_channel_write_dense_res_10_3_i_channel <= ((dense_res_10_3_i_channel_full_n and ap_channel_done_dense_res_10_3_i_channel) or ap_sync_reg_channel_write_dense_res_10_3_i_channel);
    ap_sync_channel_write_dense_res_10_4_i_channel <= ((dense_res_10_4_i_channel_full_n and ap_channel_done_dense_res_10_4_i_channel) or ap_sync_reg_channel_write_dense_res_10_4_i_channel);
    ap_sync_channel_write_dense_res_10_5_i_channel <= ((dense_res_10_5_i_channel_full_n and ap_channel_done_dense_res_10_5_i_channel) or ap_sync_reg_channel_write_dense_res_10_5_i_channel);
    ap_sync_channel_write_dense_res_10_6_i_channel <= ((dense_res_10_6_i_channel_full_n and ap_channel_done_dense_res_10_6_i_channel) or ap_sync_reg_channel_write_dense_res_10_6_i_channel);
    ap_sync_channel_write_dense_res_10_7_i_channel <= ((dense_res_10_7_i_channel_full_n and ap_channel_done_dense_res_10_7_i_channel) or ap_sync_reg_channel_write_dense_res_10_7_i_channel);
    ap_sync_channel_write_dense_res_10_8_i_channel <= ((dense_res_10_8_i_channel_full_n and ap_channel_done_dense_res_10_8_i_channel) or ap_sync_reg_channel_write_dense_res_10_8_i_channel);
    ap_sync_channel_write_dense_res_10_9_i_channel <= ((dense_res_10_9_i_channel_full_n and ap_channel_done_dense_res_10_9_i_channel) or ap_sync_reg_channel_write_dense_res_10_9_i_channel);
    ap_sync_channel_write_dense_res_1_0_i_channel <= ((dense_res_1_0_i_channel_full_n and ap_channel_done_dense_res_1_0_i_channel) or ap_sync_reg_channel_write_dense_res_1_0_i_channel);
    ap_sync_channel_write_dense_res_1_10_i_channel <= ((dense_res_1_10_i_channel_full_n and ap_channel_done_dense_res_1_10_i_channel) or ap_sync_reg_channel_write_dense_res_1_10_i_channel);
    ap_sync_channel_write_dense_res_1_11_i_channel <= ((dense_res_1_11_i_channel_full_n and ap_channel_done_dense_res_1_11_i_channel) or ap_sync_reg_channel_write_dense_res_1_11_i_channel);
    ap_sync_channel_write_dense_res_1_12_i_channel <= ((dense_res_1_12_i_channel_full_n and ap_channel_done_dense_res_1_12_i_channel) or ap_sync_reg_channel_write_dense_res_1_12_i_channel);
    ap_sync_channel_write_dense_res_1_13_i_channel <= ((dense_res_1_13_i_channel_full_n and ap_channel_done_dense_res_1_13_i_channel) or ap_sync_reg_channel_write_dense_res_1_13_i_channel);
    ap_sync_channel_write_dense_res_1_14_i_channel <= ((dense_res_1_14_i_channel_full_n and ap_channel_done_dense_res_1_14_i_channel) or ap_sync_reg_channel_write_dense_res_1_14_i_channel);
    ap_sync_channel_write_dense_res_1_15_i_channel <= ((dense_res_1_15_i_channel_full_n and ap_channel_done_dense_res_1_15_i_channel) or ap_sync_reg_channel_write_dense_res_1_15_i_channel);
    ap_sync_channel_write_dense_res_1_16_i_channel <= ((dense_res_1_16_i_channel_full_n and ap_channel_done_dense_res_1_16_i_channel) or ap_sync_reg_channel_write_dense_res_1_16_i_channel);
    ap_sync_channel_write_dense_res_1_17_i_channel <= ((dense_res_1_17_i_channel_full_n and ap_channel_done_dense_res_1_17_i_channel) or ap_sync_reg_channel_write_dense_res_1_17_i_channel);
    ap_sync_channel_write_dense_res_1_18_i_channel <= ((dense_res_1_18_i_channel_full_n and ap_channel_done_dense_res_1_18_i_channel) or ap_sync_reg_channel_write_dense_res_1_18_i_channel);
    ap_sync_channel_write_dense_res_1_19_i_channel <= ((dense_res_1_19_i_channel_full_n and ap_channel_done_dense_res_1_19_i_channel) or ap_sync_reg_channel_write_dense_res_1_19_i_channel);
    ap_sync_channel_write_dense_res_1_1_i_channel <= ((dense_res_1_1_i_channel_full_n and ap_channel_done_dense_res_1_1_i_channel) or ap_sync_reg_channel_write_dense_res_1_1_i_channel);
    ap_sync_channel_write_dense_res_1_2_i_channel <= ((dense_res_1_2_i_channel_full_n and ap_channel_done_dense_res_1_2_i_channel) or ap_sync_reg_channel_write_dense_res_1_2_i_channel);
    ap_sync_channel_write_dense_res_1_3_i_channel <= ((dense_res_1_3_i_channel_full_n and ap_channel_done_dense_res_1_3_i_channel) or ap_sync_reg_channel_write_dense_res_1_3_i_channel);
    ap_sync_channel_write_dense_res_1_4_i_channel <= ((dense_res_1_4_i_channel_full_n and ap_channel_done_dense_res_1_4_i_channel) or ap_sync_reg_channel_write_dense_res_1_4_i_channel);
    ap_sync_channel_write_dense_res_1_5_i_channel <= ((dense_res_1_5_i_channel_full_n and ap_channel_done_dense_res_1_5_i_channel) or ap_sync_reg_channel_write_dense_res_1_5_i_channel);
    ap_sync_channel_write_dense_res_1_6_i_channel <= ((dense_res_1_6_i_channel_full_n and ap_channel_done_dense_res_1_6_i_channel) or ap_sync_reg_channel_write_dense_res_1_6_i_channel);
    ap_sync_channel_write_dense_res_1_7_i_channel <= ((dense_res_1_7_i_channel_full_n and ap_channel_done_dense_res_1_7_i_channel) or ap_sync_reg_channel_write_dense_res_1_7_i_channel);
    ap_sync_channel_write_dense_res_1_8_i_channel <= ((dense_res_1_8_i_channel_full_n and ap_channel_done_dense_res_1_8_i_channel) or ap_sync_reg_channel_write_dense_res_1_8_i_channel);
    ap_sync_channel_write_dense_res_1_9_i_channel <= ((dense_res_1_9_i_channel_full_n and ap_channel_done_dense_res_1_9_i_channel) or ap_sync_reg_channel_write_dense_res_1_9_i_channel);
    ap_sync_channel_write_dense_res_2_0_i_channel <= ((dense_res_2_0_i_channel_full_n and ap_channel_done_dense_res_2_0_i_channel) or ap_sync_reg_channel_write_dense_res_2_0_i_channel);
    ap_sync_channel_write_dense_res_2_10_i_channel <= ((dense_res_2_10_i_channel_full_n and ap_channel_done_dense_res_2_10_i_channel) or ap_sync_reg_channel_write_dense_res_2_10_i_channel);
    ap_sync_channel_write_dense_res_2_11_i_channel <= ((dense_res_2_11_i_channel_full_n and ap_channel_done_dense_res_2_11_i_channel) or ap_sync_reg_channel_write_dense_res_2_11_i_channel);
    ap_sync_channel_write_dense_res_2_12_i_channel <= ((dense_res_2_12_i_channel_full_n and ap_channel_done_dense_res_2_12_i_channel) or ap_sync_reg_channel_write_dense_res_2_12_i_channel);
    ap_sync_channel_write_dense_res_2_13_i_channel <= ((dense_res_2_13_i_channel_full_n and ap_channel_done_dense_res_2_13_i_channel) or ap_sync_reg_channel_write_dense_res_2_13_i_channel);
    ap_sync_channel_write_dense_res_2_14_i_channel <= ((dense_res_2_14_i_channel_full_n and ap_channel_done_dense_res_2_14_i_channel) or ap_sync_reg_channel_write_dense_res_2_14_i_channel);
    ap_sync_channel_write_dense_res_2_15_i_channel <= ((dense_res_2_15_i_channel_full_n and ap_channel_done_dense_res_2_15_i_channel) or ap_sync_reg_channel_write_dense_res_2_15_i_channel);
    ap_sync_channel_write_dense_res_2_16_i_channel <= ((dense_res_2_16_i_channel_full_n and ap_channel_done_dense_res_2_16_i_channel) or ap_sync_reg_channel_write_dense_res_2_16_i_channel);
    ap_sync_channel_write_dense_res_2_17_i_channel <= ((dense_res_2_17_i_channel_full_n and ap_channel_done_dense_res_2_17_i_channel) or ap_sync_reg_channel_write_dense_res_2_17_i_channel);
    ap_sync_channel_write_dense_res_2_18_i_channel <= ((dense_res_2_18_i_channel_full_n and ap_channel_done_dense_res_2_18_i_channel) or ap_sync_reg_channel_write_dense_res_2_18_i_channel);
    ap_sync_channel_write_dense_res_2_19_i_channel <= ((dense_res_2_19_i_channel_full_n and ap_channel_done_dense_res_2_19_i_channel) or ap_sync_reg_channel_write_dense_res_2_19_i_channel);
    ap_sync_channel_write_dense_res_2_1_i_channel <= ((dense_res_2_1_i_channel_full_n and ap_channel_done_dense_res_2_1_i_channel) or ap_sync_reg_channel_write_dense_res_2_1_i_channel);
    ap_sync_channel_write_dense_res_2_2_i_channel <= ((dense_res_2_2_i_channel_full_n and ap_channel_done_dense_res_2_2_i_channel) or ap_sync_reg_channel_write_dense_res_2_2_i_channel);
    ap_sync_channel_write_dense_res_2_3_i_channel <= ((dense_res_2_3_i_channel_full_n and ap_channel_done_dense_res_2_3_i_channel) or ap_sync_reg_channel_write_dense_res_2_3_i_channel);
    ap_sync_channel_write_dense_res_2_4_i_channel <= ((dense_res_2_4_i_channel_full_n and ap_channel_done_dense_res_2_4_i_channel) or ap_sync_reg_channel_write_dense_res_2_4_i_channel);
    ap_sync_channel_write_dense_res_2_5_i_channel <= ((dense_res_2_5_i_channel_full_n and ap_channel_done_dense_res_2_5_i_channel) or ap_sync_reg_channel_write_dense_res_2_5_i_channel);
    ap_sync_channel_write_dense_res_2_6_i_channel <= ((dense_res_2_6_i_channel_full_n and ap_channel_done_dense_res_2_6_i_channel) or ap_sync_reg_channel_write_dense_res_2_6_i_channel);
    ap_sync_channel_write_dense_res_2_7_i_channel <= ((dense_res_2_7_i_channel_full_n and ap_channel_done_dense_res_2_7_i_channel) or ap_sync_reg_channel_write_dense_res_2_7_i_channel);
    ap_sync_channel_write_dense_res_2_8_i_channel <= ((dense_res_2_8_i_channel_full_n and ap_channel_done_dense_res_2_8_i_channel) or ap_sync_reg_channel_write_dense_res_2_8_i_channel);
    ap_sync_channel_write_dense_res_2_9_i_channel <= ((dense_res_2_9_i_channel_full_n and ap_channel_done_dense_res_2_9_i_channel) or ap_sync_reg_channel_write_dense_res_2_9_i_channel);
    ap_sync_channel_write_dense_res_3_0_i_channel <= ((dense_res_3_0_i_channel_full_n and ap_channel_done_dense_res_3_0_i_channel) or ap_sync_reg_channel_write_dense_res_3_0_i_channel);
    ap_sync_channel_write_dense_res_3_10_i_channel <= ((dense_res_3_10_i_channel_full_n and ap_channel_done_dense_res_3_10_i_channel) or ap_sync_reg_channel_write_dense_res_3_10_i_channel);
    ap_sync_channel_write_dense_res_3_11_i_channel <= ((dense_res_3_11_i_channel_full_n and ap_channel_done_dense_res_3_11_i_channel) or ap_sync_reg_channel_write_dense_res_3_11_i_channel);
    ap_sync_channel_write_dense_res_3_12_i_channel <= ((dense_res_3_12_i_channel_full_n and ap_channel_done_dense_res_3_12_i_channel) or ap_sync_reg_channel_write_dense_res_3_12_i_channel);
    ap_sync_channel_write_dense_res_3_13_i_channel <= ((dense_res_3_13_i_channel_full_n and ap_channel_done_dense_res_3_13_i_channel) or ap_sync_reg_channel_write_dense_res_3_13_i_channel);
    ap_sync_channel_write_dense_res_3_14_i_channel <= ((dense_res_3_14_i_channel_full_n and ap_channel_done_dense_res_3_14_i_channel) or ap_sync_reg_channel_write_dense_res_3_14_i_channel);
    ap_sync_channel_write_dense_res_3_15_i_channel <= ((dense_res_3_15_i_channel_full_n and ap_channel_done_dense_res_3_15_i_channel) or ap_sync_reg_channel_write_dense_res_3_15_i_channel);
    ap_sync_channel_write_dense_res_3_16_i_channel <= ((dense_res_3_16_i_channel_full_n and ap_channel_done_dense_res_3_16_i_channel) or ap_sync_reg_channel_write_dense_res_3_16_i_channel);
    ap_sync_channel_write_dense_res_3_17_i_channel <= ((dense_res_3_17_i_channel_full_n and ap_channel_done_dense_res_3_17_i_channel) or ap_sync_reg_channel_write_dense_res_3_17_i_channel);
    ap_sync_channel_write_dense_res_3_18_i_channel <= ((dense_res_3_18_i_channel_full_n and ap_channel_done_dense_res_3_18_i_channel) or ap_sync_reg_channel_write_dense_res_3_18_i_channel);
    ap_sync_channel_write_dense_res_3_19_i_channel <= ((dense_res_3_19_i_channel_full_n and ap_channel_done_dense_res_3_19_i_channel) or ap_sync_reg_channel_write_dense_res_3_19_i_channel);
    ap_sync_channel_write_dense_res_3_1_i_channel <= ((dense_res_3_1_i_channel_full_n and ap_channel_done_dense_res_3_1_i_channel) or ap_sync_reg_channel_write_dense_res_3_1_i_channel);
    ap_sync_channel_write_dense_res_3_2_i_channel <= ((dense_res_3_2_i_channel_full_n and ap_channel_done_dense_res_3_2_i_channel) or ap_sync_reg_channel_write_dense_res_3_2_i_channel);
    ap_sync_channel_write_dense_res_3_3_i_channel <= ((dense_res_3_3_i_channel_full_n and ap_channel_done_dense_res_3_3_i_channel) or ap_sync_reg_channel_write_dense_res_3_3_i_channel);
    ap_sync_channel_write_dense_res_3_4_i_channel <= ((dense_res_3_4_i_channel_full_n and ap_channel_done_dense_res_3_4_i_channel) or ap_sync_reg_channel_write_dense_res_3_4_i_channel);
    ap_sync_channel_write_dense_res_3_5_i_channel <= ((dense_res_3_5_i_channel_full_n and ap_channel_done_dense_res_3_5_i_channel) or ap_sync_reg_channel_write_dense_res_3_5_i_channel);
    ap_sync_channel_write_dense_res_3_6_i_channel <= ((dense_res_3_6_i_channel_full_n and ap_channel_done_dense_res_3_6_i_channel) or ap_sync_reg_channel_write_dense_res_3_6_i_channel);
    ap_sync_channel_write_dense_res_3_7_i_channel <= ((dense_res_3_7_i_channel_full_n and ap_channel_done_dense_res_3_7_i_channel) or ap_sync_reg_channel_write_dense_res_3_7_i_channel);
    ap_sync_channel_write_dense_res_3_8_i_channel <= ((dense_res_3_8_i_channel_full_n and ap_channel_done_dense_res_3_8_i_channel) or ap_sync_reg_channel_write_dense_res_3_8_i_channel);
    ap_sync_channel_write_dense_res_3_9_i_channel <= ((dense_res_3_9_i_channel_full_n and ap_channel_done_dense_res_3_9_i_channel) or ap_sync_reg_channel_write_dense_res_3_9_i_channel);
    ap_sync_channel_write_dense_res_4_0_i_channel <= ((dense_res_4_0_i_channel_full_n and ap_channel_done_dense_res_4_0_i_channel) or ap_sync_reg_channel_write_dense_res_4_0_i_channel);
    ap_sync_channel_write_dense_res_4_10_i_channel <= ((dense_res_4_10_i_channel_full_n and ap_channel_done_dense_res_4_10_i_channel) or ap_sync_reg_channel_write_dense_res_4_10_i_channel);
    ap_sync_channel_write_dense_res_4_11_i_channel <= ((dense_res_4_11_i_channel_full_n and ap_channel_done_dense_res_4_11_i_channel) or ap_sync_reg_channel_write_dense_res_4_11_i_channel);
    ap_sync_channel_write_dense_res_4_12_i_channel <= ((dense_res_4_12_i_channel_full_n and ap_channel_done_dense_res_4_12_i_channel) or ap_sync_reg_channel_write_dense_res_4_12_i_channel);
    ap_sync_channel_write_dense_res_4_13_i_channel <= ((dense_res_4_13_i_channel_full_n and ap_channel_done_dense_res_4_13_i_channel) or ap_sync_reg_channel_write_dense_res_4_13_i_channel);
    ap_sync_channel_write_dense_res_4_14_i_channel <= ((dense_res_4_14_i_channel_full_n and ap_channel_done_dense_res_4_14_i_channel) or ap_sync_reg_channel_write_dense_res_4_14_i_channel);
    ap_sync_channel_write_dense_res_4_15_i_channel <= ((dense_res_4_15_i_channel_full_n and ap_channel_done_dense_res_4_15_i_channel) or ap_sync_reg_channel_write_dense_res_4_15_i_channel);
    ap_sync_channel_write_dense_res_4_16_i_channel <= ((dense_res_4_16_i_channel_full_n and ap_channel_done_dense_res_4_16_i_channel) or ap_sync_reg_channel_write_dense_res_4_16_i_channel);
    ap_sync_channel_write_dense_res_4_17_i_channel <= ((dense_res_4_17_i_channel_full_n and ap_channel_done_dense_res_4_17_i_channel) or ap_sync_reg_channel_write_dense_res_4_17_i_channel);
    ap_sync_channel_write_dense_res_4_18_i_channel <= ((dense_res_4_18_i_channel_full_n and ap_channel_done_dense_res_4_18_i_channel) or ap_sync_reg_channel_write_dense_res_4_18_i_channel);
    ap_sync_channel_write_dense_res_4_19_i_channel <= ((dense_res_4_19_i_channel_full_n and ap_channel_done_dense_res_4_19_i_channel) or ap_sync_reg_channel_write_dense_res_4_19_i_channel);
    ap_sync_channel_write_dense_res_4_1_i_channel <= ((dense_res_4_1_i_channel_full_n and ap_channel_done_dense_res_4_1_i_channel) or ap_sync_reg_channel_write_dense_res_4_1_i_channel);
    ap_sync_channel_write_dense_res_4_2_i_channel <= ((dense_res_4_2_i_channel_full_n and ap_channel_done_dense_res_4_2_i_channel) or ap_sync_reg_channel_write_dense_res_4_2_i_channel);
    ap_sync_channel_write_dense_res_4_3_i_channel <= ((dense_res_4_3_i_channel_full_n and ap_channel_done_dense_res_4_3_i_channel) or ap_sync_reg_channel_write_dense_res_4_3_i_channel);
    ap_sync_channel_write_dense_res_4_4_i_channel <= ((dense_res_4_4_i_channel_full_n and ap_channel_done_dense_res_4_4_i_channel) or ap_sync_reg_channel_write_dense_res_4_4_i_channel);
    ap_sync_channel_write_dense_res_4_5_i_channel <= ((dense_res_4_5_i_channel_full_n and ap_channel_done_dense_res_4_5_i_channel) or ap_sync_reg_channel_write_dense_res_4_5_i_channel);
    ap_sync_channel_write_dense_res_4_6_i_channel <= ((dense_res_4_6_i_channel_full_n and ap_channel_done_dense_res_4_6_i_channel) or ap_sync_reg_channel_write_dense_res_4_6_i_channel);
    ap_sync_channel_write_dense_res_4_7_i_channel <= ((dense_res_4_7_i_channel_full_n and ap_channel_done_dense_res_4_7_i_channel) or ap_sync_reg_channel_write_dense_res_4_7_i_channel);
    ap_sync_channel_write_dense_res_4_8_i_channel <= ((dense_res_4_8_i_channel_full_n and ap_channel_done_dense_res_4_8_i_channel) or ap_sync_reg_channel_write_dense_res_4_8_i_channel);
    ap_sync_channel_write_dense_res_4_9_i_channel <= ((dense_res_4_9_i_channel_full_n and ap_channel_done_dense_res_4_9_i_channel) or ap_sync_reg_channel_write_dense_res_4_9_i_channel);
    ap_sync_channel_write_dense_res_5_0_i_channel <= ((dense_res_5_0_i_channel_full_n and ap_channel_done_dense_res_5_0_i_channel) or ap_sync_reg_channel_write_dense_res_5_0_i_channel);
    ap_sync_channel_write_dense_res_5_10_i_channel <= ((dense_res_5_10_i_channel_full_n and ap_channel_done_dense_res_5_10_i_channel) or ap_sync_reg_channel_write_dense_res_5_10_i_channel);
    ap_sync_channel_write_dense_res_5_11_i_channel <= ((dense_res_5_11_i_channel_full_n and ap_channel_done_dense_res_5_11_i_channel) or ap_sync_reg_channel_write_dense_res_5_11_i_channel);
    ap_sync_channel_write_dense_res_5_12_i_channel <= ((dense_res_5_12_i_channel_full_n and ap_channel_done_dense_res_5_12_i_channel) or ap_sync_reg_channel_write_dense_res_5_12_i_channel);
    ap_sync_channel_write_dense_res_5_13_i_channel <= ((dense_res_5_13_i_channel_full_n and ap_channel_done_dense_res_5_13_i_channel) or ap_sync_reg_channel_write_dense_res_5_13_i_channel);
    ap_sync_channel_write_dense_res_5_14_i_channel <= ((dense_res_5_14_i_channel_full_n and ap_channel_done_dense_res_5_14_i_channel) or ap_sync_reg_channel_write_dense_res_5_14_i_channel);
    ap_sync_channel_write_dense_res_5_15_i_channel <= ((dense_res_5_15_i_channel_full_n and ap_channel_done_dense_res_5_15_i_channel) or ap_sync_reg_channel_write_dense_res_5_15_i_channel);
    ap_sync_channel_write_dense_res_5_16_i_channel <= ((dense_res_5_16_i_channel_full_n and ap_channel_done_dense_res_5_16_i_channel) or ap_sync_reg_channel_write_dense_res_5_16_i_channel);
    ap_sync_channel_write_dense_res_5_17_i_channel <= ((dense_res_5_17_i_channel_full_n and ap_channel_done_dense_res_5_17_i_channel) or ap_sync_reg_channel_write_dense_res_5_17_i_channel);
    ap_sync_channel_write_dense_res_5_18_i_channel <= ((dense_res_5_18_i_channel_full_n and ap_channel_done_dense_res_5_18_i_channel) or ap_sync_reg_channel_write_dense_res_5_18_i_channel);
    ap_sync_channel_write_dense_res_5_19_i_channel <= ((dense_res_5_19_i_channel_full_n and ap_channel_done_dense_res_5_19_i_channel) or ap_sync_reg_channel_write_dense_res_5_19_i_channel);
    ap_sync_channel_write_dense_res_5_1_i_channel <= ((dense_res_5_1_i_channel_full_n and ap_channel_done_dense_res_5_1_i_channel) or ap_sync_reg_channel_write_dense_res_5_1_i_channel);
    ap_sync_channel_write_dense_res_5_2_i_channel <= ((dense_res_5_2_i_channel_full_n and ap_channel_done_dense_res_5_2_i_channel) or ap_sync_reg_channel_write_dense_res_5_2_i_channel);
    ap_sync_channel_write_dense_res_5_3_i_channel <= ((dense_res_5_3_i_channel_full_n and ap_channel_done_dense_res_5_3_i_channel) or ap_sync_reg_channel_write_dense_res_5_3_i_channel);
    ap_sync_channel_write_dense_res_5_4_i_channel <= ((dense_res_5_4_i_channel_full_n and ap_channel_done_dense_res_5_4_i_channel) or ap_sync_reg_channel_write_dense_res_5_4_i_channel);
    ap_sync_channel_write_dense_res_5_5_i_channel <= ((dense_res_5_5_i_channel_full_n and ap_channel_done_dense_res_5_5_i_channel) or ap_sync_reg_channel_write_dense_res_5_5_i_channel);
    ap_sync_channel_write_dense_res_5_6_i_channel <= ((dense_res_5_6_i_channel_full_n and ap_channel_done_dense_res_5_6_i_channel) or ap_sync_reg_channel_write_dense_res_5_6_i_channel);
    ap_sync_channel_write_dense_res_5_7_i_channel <= ((dense_res_5_7_i_channel_full_n and ap_channel_done_dense_res_5_7_i_channel) or ap_sync_reg_channel_write_dense_res_5_7_i_channel);
    ap_sync_channel_write_dense_res_5_8_i_channel <= ((dense_res_5_8_i_channel_full_n and ap_channel_done_dense_res_5_8_i_channel) or ap_sync_reg_channel_write_dense_res_5_8_i_channel);
    ap_sync_channel_write_dense_res_5_9_i_channel <= ((dense_res_5_9_i_channel_full_n and ap_channel_done_dense_res_5_9_i_channel) or ap_sync_reg_channel_write_dense_res_5_9_i_channel);
    ap_sync_channel_write_dense_res_6_0_i_channel <= ((dense_res_6_0_i_channel_full_n and ap_channel_done_dense_res_6_0_i_channel) or ap_sync_reg_channel_write_dense_res_6_0_i_channel);
    ap_sync_channel_write_dense_res_6_10_i_channel <= ((dense_res_6_10_i_channel_full_n and ap_channel_done_dense_res_6_10_i_channel) or ap_sync_reg_channel_write_dense_res_6_10_i_channel);
    ap_sync_channel_write_dense_res_6_11_i_channel <= ((dense_res_6_11_i_channel_full_n and ap_channel_done_dense_res_6_11_i_channel) or ap_sync_reg_channel_write_dense_res_6_11_i_channel);
    ap_sync_channel_write_dense_res_6_12_i_channel <= ((dense_res_6_12_i_channel_full_n and ap_channel_done_dense_res_6_12_i_channel) or ap_sync_reg_channel_write_dense_res_6_12_i_channel);
    ap_sync_channel_write_dense_res_6_13_i_channel <= ((dense_res_6_13_i_channel_full_n and ap_channel_done_dense_res_6_13_i_channel) or ap_sync_reg_channel_write_dense_res_6_13_i_channel);
    ap_sync_channel_write_dense_res_6_14_i_channel <= ((dense_res_6_14_i_channel_full_n and ap_channel_done_dense_res_6_14_i_channel) or ap_sync_reg_channel_write_dense_res_6_14_i_channel);
    ap_sync_channel_write_dense_res_6_15_i_channel <= ((dense_res_6_15_i_channel_full_n and ap_channel_done_dense_res_6_15_i_channel) or ap_sync_reg_channel_write_dense_res_6_15_i_channel);
    ap_sync_channel_write_dense_res_6_16_i_channel <= ((dense_res_6_16_i_channel_full_n and ap_channel_done_dense_res_6_16_i_channel) or ap_sync_reg_channel_write_dense_res_6_16_i_channel);
    ap_sync_channel_write_dense_res_6_17_i_channel <= ((dense_res_6_17_i_channel_full_n and ap_channel_done_dense_res_6_17_i_channel) or ap_sync_reg_channel_write_dense_res_6_17_i_channel);
    ap_sync_channel_write_dense_res_6_18_i_channel <= ((dense_res_6_18_i_channel_full_n and ap_channel_done_dense_res_6_18_i_channel) or ap_sync_reg_channel_write_dense_res_6_18_i_channel);
    ap_sync_channel_write_dense_res_6_19_i_channel <= ((dense_res_6_19_i_channel_full_n and ap_channel_done_dense_res_6_19_i_channel) or ap_sync_reg_channel_write_dense_res_6_19_i_channel);
    ap_sync_channel_write_dense_res_6_1_i_channel <= ((dense_res_6_1_i_channel_full_n and ap_channel_done_dense_res_6_1_i_channel) or ap_sync_reg_channel_write_dense_res_6_1_i_channel);
    ap_sync_channel_write_dense_res_6_2_i_channel <= ((dense_res_6_2_i_channel_full_n and ap_channel_done_dense_res_6_2_i_channel) or ap_sync_reg_channel_write_dense_res_6_2_i_channel);
    ap_sync_channel_write_dense_res_6_3_i_channel <= ((dense_res_6_3_i_channel_full_n and ap_channel_done_dense_res_6_3_i_channel) or ap_sync_reg_channel_write_dense_res_6_3_i_channel);
    ap_sync_channel_write_dense_res_6_4_i_channel <= ((dense_res_6_4_i_channel_full_n and ap_channel_done_dense_res_6_4_i_channel) or ap_sync_reg_channel_write_dense_res_6_4_i_channel);
    ap_sync_channel_write_dense_res_6_5_i_channel <= ((dense_res_6_5_i_channel_full_n and ap_channel_done_dense_res_6_5_i_channel) or ap_sync_reg_channel_write_dense_res_6_5_i_channel);
    ap_sync_channel_write_dense_res_6_6_i_channel <= ((dense_res_6_6_i_channel_full_n and ap_channel_done_dense_res_6_6_i_channel) or ap_sync_reg_channel_write_dense_res_6_6_i_channel);
    ap_sync_channel_write_dense_res_6_7_i_channel <= ((dense_res_6_7_i_channel_full_n and ap_channel_done_dense_res_6_7_i_channel) or ap_sync_reg_channel_write_dense_res_6_7_i_channel);
    ap_sync_channel_write_dense_res_6_8_i_channel <= ((dense_res_6_8_i_channel_full_n and ap_channel_done_dense_res_6_8_i_channel) or ap_sync_reg_channel_write_dense_res_6_8_i_channel);
    ap_sync_channel_write_dense_res_6_9_i_channel <= ((dense_res_6_9_i_channel_full_n and ap_channel_done_dense_res_6_9_i_channel) or ap_sync_reg_channel_write_dense_res_6_9_i_channel);
    ap_sync_channel_write_dense_res_7_0_i_channel <= ((dense_res_7_0_i_channel_full_n and ap_channel_done_dense_res_7_0_i_channel) or ap_sync_reg_channel_write_dense_res_7_0_i_channel);
    ap_sync_channel_write_dense_res_7_10_i_channel <= ((dense_res_7_10_i_channel_full_n and ap_channel_done_dense_res_7_10_i_channel) or ap_sync_reg_channel_write_dense_res_7_10_i_channel);
    ap_sync_channel_write_dense_res_7_11_i_channel <= ((dense_res_7_11_i_channel_full_n and ap_channel_done_dense_res_7_11_i_channel) or ap_sync_reg_channel_write_dense_res_7_11_i_channel);
    ap_sync_channel_write_dense_res_7_12_i_channel <= ((dense_res_7_12_i_channel_full_n and ap_channel_done_dense_res_7_12_i_channel) or ap_sync_reg_channel_write_dense_res_7_12_i_channel);
    ap_sync_channel_write_dense_res_7_13_i_channel <= ((dense_res_7_13_i_channel_full_n and ap_channel_done_dense_res_7_13_i_channel) or ap_sync_reg_channel_write_dense_res_7_13_i_channel);
    ap_sync_channel_write_dense_res_7_14_i_channel <= ((dense_res_7_14_i_channel_full_n and ap_channel_done_dense_res_7_14_i_channel) or ap_sync_reg_channel_write_dense_res_7_14_i_channel);
    ap_sync_channel_write_dense_res_7_15_i_channel <= ((dense_res_7_15_i_channel_full_n and ap_channel_done_dense_res_7_15_i_channel) or ap_sync_reg_channel_write_dense_res_7_15_i_channel);
    ap_sync_channel_write_dense_res_7_16_i_channel <= ((dense_res_7_16_i_channel_full_n and ap_channel_done_dense_res_7_16_i_channel) or ap_sync_reg_channel_write_dense_res_7_16_i_channel);
    ap_sync_channel_write_dense_res_7_17_i_channel <= ((dense_res_7_17_i_channel_full_n and ap_channel_done_dense_res_7_17_i_channel) or ap_sync_reg_channel_write_dense_res_7_17_i_channel);
    ap_sync_channel_write_dense_res_7_18_i_channel <= ((dense_res_7_18_i_channel_full_n and ap_channel_done_dense_res_7_18_i_channel) or ap_sync_reg_channel_write_dense_res_7_18_i_channel);
    ap_sync_channel_write_dense_res_7_19_i_channel <= ((dense_res_7_19_i_channel_full_n and ap_channel_done_dense_res_7_19_i_channel) or ap_sync_reg_channel_write_dense_res_7_19_i_channel);
    ap_sync_channel_write_dense_res_7_1_i_channel <= ((dense_res_7_1_i_channel_full_n and ap_channel_done_dense_res_7_1_i_channel) or ap_sync_reg_channel_write_dense_res_7_1_i_channel);
    ap_sync_channel_write_dense_res_7_2_i_channel <= ((dense_res_7_2_i_channel_full_n and ap_channel_done_dense_res_7_2_i_channel) or ap_sync_reg_channel_write_dense_res_7_2_i_channel);
    ap_sync_channel_write_dense_res_7_3_i_channel <= ((dense_res_7_3_i_channel_full_n and ap_channel_done_dense_res_7_3_i_channel) or ap_sync_reg_channel_write_dense_res_7_3_i_channel);
    ap_sync_channel_write_dense_res_7_4_i_channel <= ((dense_res_7_4_i_channel_full_n and ap_channel_done_dense_res_7_4_i_channel) or ap_sync_reg_channel_write_dense_res_7_4_i_channel);
    ap_sync_channel_write_dense_res_7_5_i_channel <= ((dense_res_7_5_i_channel_full_n and ap_channel_done_dense_res_7_5_i_channel) or ap_sync_reg_channel_write_dense_res_7_5_i_channel);
    ap_sync_channel_write_dense_res_7_6_i_channel <= ((dense_res_7_6_i_channel_full_n and ap_channel_done_dense_res_7_6_i_channel) or ap_sync_reg_channel_write_dense_res_7_6_i_channel);
    ap_sync_channel_write_dense_res_7_7_i_channel <= ((dense_res_7_7_i_channel_full_n and ap_channel_done_dense_res_7_7_i_channel) or ap_sync_reg_channel_write_dense_res_7_7_i_channel);
    ap_sync_channel_write_dense_res_7_8_i_channel <= ((dense_res_7_8_i_channel_full_n and ap_channel_done_dense_res_7_8_i_channel) or ap_sync_reg_channel_write_dense_res_7_8_i_channel);
    ap_sync_channel_write_dense_res_7_9_i_channel <= ((dense_res_7_9_i_channel_full_n and ap_channel_done_dense_res_7_9_i_channel) or ap_sync_reg_channel_write_dense_res_7_9_i_channel);
    ap_sync_channel_write_dense_res_8_0_i_channel <= ((dense_res_8_0_i_channel_full_n and ap_channel_done_dense_res_8_0_i_channel) or ap_sync_reg_channel_write_dense_res_8_0_i_channel);
    ap_sync_channel_write_dense_res_8_10_i_channel <= ((dense_res_8_10_i_channel_full_n and ap_channel_done_dense_res_8_10_i_channel) or ap_sync_reg_channel_write_dense_res_8_10_i_channel);
    ap_sync_channel_write_dense_res_8_11_i_channel <= ((dense_res_8_11_i_channel_full_n and ap_channel_done_dense_res_8_11_i_channel) or ap_sync_reg_channel_write_dense_res_8_11_i_channel);
    ap_sync_channel_write_dense_res_8_12_i_channel <= ((dense_res_8_12_i_channel_full_n and ap_channel_done_dense_res_8_12_i_channel) or ap_sync_reg_channel_write_dense_res_8_12_i_channel);
    ap_sync_channel_write_dense_res_8_13_i_channel <= ((dense_res_8_13_i_channel_full_n and ap_channel_done_dense_res_8_13_i_channel) or ap_sync_reg_channel_write_dense_res_8_13_i_channel);
    ap_sync_channel_write_dense_res_8_14_i_channel <= ((dense_res_8_14_i_channel_full_n and ap_channel_done_dense_res_8_14_i_channel) or ap_sync_reg_channel_write_dense_res_8_14_i_channel);
    ap_sync_channel_write_dense_res_8_15_i_channel <= ((dense_res_8_15_i_channel_full_n and ap_channel_done_dense_res_8_15_i_channel) or ap_sync_reg_channel_write_dense_res_8_15_i_channel);
    ap_sync_channel_write_dense_res_8_16_i_channel <= ((dense_res_8_16_i_channel_full_n and ap_channel_done_dense_res_8_16_i_channel) or ap_sync_reg_channel_write_dense_res_8_16_i_channel);
    ap_sync_channel_write_dense_res_8_17_i_channel <= ((dense_res_8_17_i_channel_full_n and ap_channel_done_dense_res_8_17_i_channel) or ap_sync_reg_channel_write_dense_res_8_17_i_channel);
    ap_sync_channel_write_dense_res_8_18_i_channel <= ((dense_res_8_18_i_channel_full_n and ap_channel_done_dense_res_8_18_i_channel) or ap_sync_reg_channel_write_dense_res_8_18_i_channel);
    ap_sync_channel_write_dense_res_8_19_i_channel <= ((dense_res_8_19_i_channel_full_n and ap_channel_done_dense_res_8_19_i_channel) or ap_sync_reg_channel_write_dense_res_8_19_i_channel);
    ap_sync_channel_write_dense_res_8_1_i_channel <= ((dense_res_8_1_i_channel_full_n and ap_channel_done_dense_res_8_1_i_channel) or ap_sync_reg_channel_write_dense_res_8_1_i_channel);
    ap_sync_channel_write_dense_res_8_2_i_channel <= ((dense_res_8_2_i_channel_full_n and ap_channel_done_dense_res_8_2_i_channel) or ap_sync_reg_channel_write_dense_res_8_2_i_channel);
    ap_sync_channel_write_dense_res_8_3_i_channel <= ((dense_res_8_3_i_channel_full_n and ap_channel_done_dense_res_8_3_i_channel) or ap_sync_reg_channel_write_dense_res_8_3_i_channel);
    ap_sync_channel_write_dense_res_8_4_i_channel <= ((dense_res_8_4_i_channel_full_n and ap_channel_done_dense_res_8_4_i_channel) or ap_sync_reg_channel_write_dense_res_8_4_i_channel);
    ap_sync_channel_write_dense_res_8_5_i_channel <= ((dense_res_8_5_i_channel_full_n and ap_channel_done_dense_res_8_5_i_channel) or ap_sync_reg_channel_write_dense_res_8_5_i_channel);
    ap_sync_channel_write_dense_res_8_6_i_channel <= ((dense_res_8_6_i_channel_full_n and ap_channel_done_dense_res_8_6_i_channel) or ap_sync_reg_channel_write_dense_res_8_6_i_channel);
    ap_sync_channel_write_dense_res_8_7_i_channel <= ((dense_res_8_7_i_channel_full_n and ap_channel_done_dense_res_8_7_i_channel) or ap_sync_reg_channel_write_dense_res_8_7_i_channel);
    ap_sync_channel_write_dense_res_8_8_i_channel <= ((dense_res_8_8_i_channel_full_n and ap_channel_done_dense_res_8_8_i_channel) or ap_sync_reg_channel_write_dense_res_8_8_i_channel);
    ap_sync_channel_write_dense_res_8_9_i_channel <= ((dense_res_8_9_i_channel_full_n and ap_channel_done_dense_res_8_9_i_channel) or ap_sync_reg_channel_write_dense_res_8_9_i_channel);
    ap_sync_channel_write_dense_res_9_0_i_channel <= ((dense_res_9_0_i_channel_full_n and ap_channel_done_dense_res_9_0_i_channel) or ap_sync_reg_channel_write_dense_res_9_0_i_channel);
    ap_sync_channel_write_dense_res_9_10_i_channel <= ((dense_res_9_10_i_channel_full_n and ap_channel_done_dense_res_9_10_i_channel) or ap_sync_reg_channel_write_dense_res_9_10_i_channel);
    ap_sync_channel_write_dense_res_9_11_i_channel <= ((dense_res_9_11_i_channel_full_n and ap_channel_done_dense_res_9_11_i_channel) or ap_sync_reg_channel_write_dense_res_9_11_i_channel);
    ap_sync_channel_write_dense_res_9_12_i_channel <= ((dense_res_9_12_i_channel_full_n and ap_channel_done_dense_res_9_12_i_channel) or ap_sync_reg_channel_write_dense_res_9_12_i_channel);
    ap_sync_channel_write_dense_res_9_13_i_channel <= ((dense_res_9_13_i_channel_full_n and ap_channel_done_dense_res_9_13_i_channel) or ap_sync_reg_channel_write_dense_res_9_13_i_channel);
    ap_sync_channel_write_dense_res_9_14_i_channel <= ((dense_res_9_14_i_channel_full_n and ap_channel_done_dense_res_9_14_i_channel) or ap_sync_reg_channel_write_dense_res_9_14_i_channel);
    ap_sync_channel_write_dense_res_9_15_i_channel <= ((dense_res_9_15_i_channel_full_n and ap_channel_done_dense_res_9_15_i_channel) or ap_sync_reg_channel_write_dense_res_9_15_i_channel);
    ap_sync_channel_write_dense_res_9_16_i_channel <= ((dense_res_9_16_i_channel_full_n and ap_channel_done_dense_res_9_16_i_channel) or ap_sync_reg_channel_write_dense_res_9_16_i_channel);
    ap_sync_channel_write_dense_res_9_17_i_channel <= ((dense_res_9_17_i_channel_full_n and ap_channel_done_dense_res_9_17_i_channel) or ap_sync_reg_channel_write_dense_res_9_17_i_channel);
    ap_sync_channel_write_dense_res_9_18_i_channel <= ((dense_res_9_18_i_channel_full_n and ap_channel_done_dense_res_9_18_i_channel) or ap_sync_reg_channel_write_dense_res_9_18_i_channel);
    ap_sync_channel_write_dense_res_9_19_i_channel <= ((dense_res_9_19_i_channel_full_n and ap_channel_done_dense_res_9_19_i_channel) or ap_sync_reg_channel_write_dense_res_9_19_i_channel);
    ap_sync_channel_write_dense_res_9_1_i_channel <= ((dense_res_9_1_i_channel_full_n and ap_channel_done_dense_res_9_1_i_channel) or ap_sync_reg_channel_write_dense_res_9_1_i_channel);
    ap_sync_channel_write_dense_res_9_2_i_channel <= ((dense_res_9_2_i_channel_full_n and ap_channel_done_dense_res_9_2_i_channel) or ap_sync_reg_channel_write_dense_res_9_2_i_channel);
    ap_sync_channel_write_dense_res_9_3_i_channel <= ((dense_res_9_3_i_channel_full_n and ap_channel_done_dense_res_9_3_i_channel) or ap_sync_reg_channel_write_dense_res_9_3_i_channel);
    ap_sync_channel_write_dense_res_9_4_i_channel <= ((dense_res_9_4_i_channel_full_n and ap_channel_done_dense_res_9_4_i_channel) or ap_sync_reg_channel_write_dense_res_9_4_i_channel);
    ap_sync_channel_write_dense_res_9_5_i_channel <= ((dense_res_9_5_i_channel_full_n and ap_channel_done_dense_res_9_5_i_channel) or ap_sync_reg_channel_write_dense_res_9_5_i_channel);
    ap_sync_channel_write_dense_res_9_6_i_channel <= ((dense_res_9_6_i_channel_full_n and ap_channel_done_dense_res_9_6_i_channel) or ap_sync_reg_channel_write_dense_res_9_6_i_channel);
    ap_sync_channel_write_dense_res_9_7_i_channel <= ((dense_res_9_7_i_channel_full_n and ap_channel_done_dense_res_9_7_i_channel) or ap_sync_reg_channel_write_dense_res_9_7_i_channel);
    ap_sync_channel_write_dense_res_9_8_i_channel <= ((dense_res_9_8_i_channel_full_n and ap_channel_done_dense_res_9_8_i_channel) or ap_sync_reg_channel_write_dense_res_9_8_i_channel);
    ap_sync_channel_write_dense_res_9_9_i_channel <= ((dense_res_9_9_i_channel_full_n and ap_channel_done_dense_res_9_9_i_channel) or ap_sync_reg_channel_write_dense_res_9_9_i_channel);
    ap_sync_continue <= ap_continue;
    ap_sync_done <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_done;
    ap_sync_ready <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_ready;
    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue <= (ap_sync_channel_write_dense_data_9_9_V_i_channel and ap_sync_channel_write_dense_data_9_8_V_i_channel and ap_sync_channel_write_dense_data_9_7_V_i_channel and ap_sync_channel_write_dense_data_9_6_V_i_channel and ap_sync_channel_write_dense_data_9_5_V_i_channel and ap_sync_channel_write_dense_data_9_4_V_i_channel and ap_sync_channel_write_dense_data_9_3_V_i_channel and ap_sync_channel_write_dense_data_9_2_V_i_channel and ap_sync_channel_write_dense_data_9_1_V_i_channel and ap_sync_channel_write_dense_data_9_14_V_i_channel and ap_sync_channel_write_dense_data_9_13_V_i_channel and ap_sync_channel_write_dense_data_9_12_V_i_channel and ap_sync_channel_write_dense_data_9_11_V_i_channel and ap_sync_channel_write_dense_data_9_10_V_i_channel and ap_sync_channel_write_dense_data_9_0_V_i_channel and ap_sync_channel_write_dense_data_8_9_V_i_channel and ap_sync_channel_write_dense_data_8_8_V_i_channel and ap_sync_channel_write_dense_data_8_7_V_i_channel and ap_sync_channel_write_dense_data_8_6_V_i_channel and ap_sync_channel_write_dense_data_8_5_V_i_channel and ap_sync_channel_write_dense_data_8_4_V_i_channel and ap_sync_channel_write_dense_data_8_3_V_i_channel and ap_sync_channel_write_dense_data_8_2_V_i_channel and ap_sync_channel_write_dense_data_8_1_V_i_channel and ap_sync_channel_write_dense_data_8_14_V_i_channel and ap_sync_channel_write_dense_data_8_13_V_i_channel and ap_sync_channel_write_dense_data_8_12_V_i_channel and ap_sync_channel_write_dense_data_8_11_V_i_channel and ap_sync_channel_write_dense_data_8_10_V_i_channel and ap_sync_channel_write_dense_data_8_0_V_i_channel and ap_sync_channel_write_dense_data_7_9_V_i_channel and ap_sync_channel_write_dense_data_7_8_V_i_channel and ap_sync_channel_write_dense_data_7_7_V_i_channel and ap_sync_channel_write_dense_data_7_6_V_i_channel and ap_sync_channel_write_dense_data_7_5_V_i_channel and ap_sync_channel_write_dense_data_7_4_V_i_channel and ap_sync_channel_write_dense_data_7_3_V_i_channel and ap_sync_channel_write_dense_data_7_2_V_i_channel and ap_sync_channel_write_dense_data_7_1_V_i_channel and ap_sync_channel_write_dense_data_7_14_V_i_channel and ap_sync_channel_write_dense_data_7_13_V_i_channel and ap_sync_channel_write_dense_data_7_12_V_i_channel and ap_sync_channel_write_dense_data_7_11_V_i_channel and ap_sync_channel_write_dense_data_7_10_V_i_channel and ap_sync_channel_write_dense_data_7_0_V_i_channel and ap_sync_channel_write_dense_data_6_9_V_i_channel and ap_sync_channel_write_dense_data_6_8_V_i_channel and ap_sync_channel_write_dense_data_6_7_V_i_channel and ap_sync_channel_write_dense_data_6_6_V_i_channel and ap_sync_channel_write_dense_data_6_5_V_i_channel and ap_sync_channel_write_dense_data_6_4_V_i_channel and ap_sync_channel_write_dense_data_6_3_V_i_channel and ap_sync_channel_write_dense_data_6_2_V_i_channel and ap_sync_channel_write_dense_data_6_1_V_i_channel and ap_sync_channel_write_dense_data_6_14_V_i_channel and ap_sync_channel_write_dense_data_6_13_V_i_channel and ap_sync_channel_write_dense_data_6_12_V_i_channel and ap_sync_channel_write_dense_data_6_11_V_i_channel and ap_sync_channel_write_dense_data_6_10_V_i_channel and ap_sync_channel_write_dense_data_6_0_V_i_channel and ap_sync_channel_write_dense_data_5_9_V_i_channel and ap_sync_channel_write_dense_data_5_8_V_i_channel and ap_sync_channel_write_dense_data_5_7_V_i_channel and ap_sync_channel_write_dense_data_5_6_V_i_channel and ap_sync_channel_write_dense_data_5_5_V_i_channel and ap_sync_channel_write_dense_data_5_4_V_i_channel and ap_sync_channel_write_dense_data_5_3_V_i_channel and ap_sync_channel_write_dense_data_5_2_V_i_channel and ap_sync_channel_write_dense_data_5_1_V_i_channel and ap_sync_channel_write_dense_data_5_14_V_i_channel and ap_sync_channel_write_dense_data_5_13_V_i_channel and ap_sync_channel_write_dense_data_5_12_V_i_channel and ap_sync_channel_write_dense_data_5_11_V_i_channel and ap_sync_channel_write_dense_data_5_10_V_i_channel and ap_sync_channel_write_dense_data_5_0_V_i_channel and ap_sync_channel_write_dense_data_4_9_V_i_channel and ap_sync_channel_write_dense_data_4_8_V_i_channel and ap_sync_channel_write_dense_data_4_7_V_i_channel and ap_sync_channel_write_dense_data_4_6_V_i_channel and ap_sync_channel_write_dense_data_4_5_V_i_channel and ap_sync_channel_write_dense_data_4_4_V_i_channel and ap_sync_channel_write_dense_data_4_3_V_i_channel and ap_sync_channel_write_dense_data_4_2_V_i_channel and ap_sync_channel_write_dense_data_4_1_V_i_channel and ap_sync_channel_write_dense_data_4_14_V_i_channel and ap_sync_channel_write_dense_data_4_13_V_i_channel and ap_sync_channel_write_dense_data_4_12_V_i_channel and ap_sync_channel_write_dense_data_4_11_V_i_channel and ap_sync_channel_write_dense_data_4_10_V_i_channel and ap_sync_channel_write_dense_data_4_0_V_i_channel and ap_sync_channel_write_dense_data_3_9_V_i_channel and ap_sync_channel_write_dense_data_3_8_V_i_channel and ap_sync_channel_write_dense_data_3_7_V_i_channel and ap_sync_channel_write_dense_data_3_6_V_i_channel and ap_sync_channel_write_dense_data_3_5_V_i_channel and ap_sync_channel_write_dense_data_3_4_V_i_channel and ap_sync_channel_write_dense_data_3_3_V_i_channel and ap_sync_channel_write_dense_data_3_2_V_i_channel and ap_sync_channel_write_dense_data_3_1_V_i_channel and ap_sync_channel_write_dense_data_3_14_V_i_channel and ap_sync_channel_write_dense_data_3_13_V_i_channel and ap_sync_channel_write_dense_data_3_12_V_i_channel and ap_sync_channel_write_dense_data_3_11_V_i_channel and ap_sync_channel_write_dense_data_3_10_V_i_channel and ap_sync_channel_write_dense_data_3_0_V_i_channel and ap_sync_channel_write_dense_data_2_9_V_i_channel and ap_sync_channel_write_dense_data_2_8_V_i_channel and ap_sync_channel_write_dense_data_2_7_V_i_channel and ap_sync_channel_write_dense_data_2_6_V_i_channel and ap_sync_channel_write_dense_data_2_5_V_i_channel and ap_sync_channel_write_dense_data_2_4_V_i_channel and ap_sync_channel_write_dense_data_2_3_V_i_channel and ap_sync_channel_write_dense_data_2_2_V_i_channel and ap_sync_channel_write_dense_data_2_1_V_i_channel and ap_sync_channel_write_dense_data_2_14_V_i_channel and ap_sync_channel_write_dense_data_2_13_V_i_channel and ap_sync_channel_write_dense_data_2_12_V_i_channel and ap_sync_channel_write_dense_data_2_11_V_i_channel and ap_sync_channel_write_dense_data_2_10_V_i_channel and ap_sync_channel_write_dense_data_2_0_V_i_channel and ap_sync_channel_write_dense_data_1_9_V_i_channel and ap_sync_channel_write_dense_data_1_8_V_i_channel and ap_sync_channel_write_dense_data_1_7_V_i_channel and ap_sync_channel_write_dense_data_1_6_V_i_channel and ap_sync_channel_write_dense_data_1_5_V_i_channel and ap_sync_channel_write_dense_data_1_4_V_i_channel and ap_sync_channel_write_dense_data_1_3_V_i_channel and ap_sync_channel_write_dense_data_1_2_V_i_channel and ap_sync_channel_write_dense_data_1_1_V_i_channel and ap_sync_channel_write_dense_data_1_14_V_i_channel and ap_sync_channel_write_dense_data_1_13_V_i_channel and ap_sync_channel_write_dense_data_1_12_V_i_channel and ap_sync_channel_write_dense_data_1_11_V_i_channel and ap_sync_channel_write_dense_data_1_10_V_i_channel and ap_sync_channel_write_dense_data_1_0_V_i_channel and ap_sync_channel_write_dense_data_10_9_V_i_channel and ap_sync_channel_write_dense_data_10_8_V_i_channel and ap_sync_channel_write_dense_data_10_7_V_i_channel and ap_sync_channel_write_dense_data_10_6_V_i_channel and ap_sync_channel_write_dense_data_10_5_V_i_channel and ap_sync_channel_write_dense_data_10_4_V_i_channel and ap_sync_channel_write_dense_data_10_3_V_i_channel and ap_sync_channel_write_dense_data_10_2_V_i_channel and ap_sync_channel_write_dense_data_10_1_V_i_channel and ap_sync_channel_write_dense_data_10_14_V_i_channel and ap_sync_channel_write_dense_data_10_13_V_i_channel and ap_sync_channel_write_dense_data_10_12_V_i_channel and ap_sync_channel_write_dense_data_10_11_V_i_channel and ap_sync_channel_write_dense_data_10_10_V_i_channel and ap_sync_channel_write_dense_data_10_0_V_i_channel);
    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_start <= ap_start;
    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_start_full_n <= ap_const_logic_1;
    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_start_write <= ap_const_logic_0;
    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_continue <= ap_continue;
    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_start <= (dense_res_9_9_i_channel_empty_n and dense_res_9_8_i_channel_empty_n and dense_res_9_7_i_channel_empty_n and dense_res_9_6_i_channel_empty_n and dense_res_9_5_i_channel_empty_n and dense_res_9_4_i_channel_empty_n and dense_res_9_3_i_channel_empty_n and dense_res_9_2_i_channel_empty_n and dense_res_9_1_i_channel_empty_n and dense_res_9_19_i_channel_empty_n and dense_res_9_18_i_channel_empty_n and dense_res_9_17_i_channel_empty_n and dense_res_9_16_i_channel_empty_n and dense_res_9_15_i_channel_empty_n and dense_res_9_14_i_channel_empty_n and dense_res_9_13_i_channel_empty_n and dense_res_9_12_i_channel_empty_n and dense_res_9_11_i_channel_empty_n and dense_res_9_10_i_channel_empty_n and dense_res_9_0_i_channel_empty_n and dense_res_8_9_i_channel_empty_n and dense_res_8_8_i_channel_empty_n and dense_res_8_7_i_channel_empty_n and dense_res_8_6_i_channel_empty_n and dense_res_8_5_i_channel_empty_n and dense_res_8_4_i_channel_empty_n and dense_res_8_3_i_channel_empty_n and dense_res_8_2_i_channel_empty_n and dense_res_8_1_i_channel_empty_n and dense_res_8_19_i_channel_empty_n and dense_res_8_18_i_channel_empty_n and dense_res_8_17_i_channel_empty_n and dense_res_8_16_i_channel_empty_n and dense_res_8_15_i_channel_empty_n and dense_res_8_14_i_channel_empty_n and dense_res_8_13_i_channel_empty_n and dense_res_8_12_i_channel_empty_n and dense_res_8_11_i_channel_empty_n and dense_res_8_10_i_channel_empty_n and dense_res_8_0_i_channel_empty_n and dense_res_7_9_i_channel_empty_n and dense_res_7_8_i_channel_empty_n and dense_res_7_7_i_channel_empty_n and dense_res_7_6_i_channel_empty_n and dense_res_7_5_i_channel_empty_n and dense_res_7_4_i_channel_empty_n and dense_res_7_3_i_channel_empty_n and dense_res_7_2_i_channel_empty_n and dense_res_7_1_i_channel_empty_n and dense_res_7_19_i_channel_empty_n and dense_res_7_18_i_channel_empty_n and dense_res_7_17_i_channel_empty_n and dense_res_7_16_i_channel_empty_n and dense_res_7_15_i_channel_empty_n and dense_res_7_14_i_channel_empty_n and dense_res_7_13_i_channel_empty_n and dense_res_7_12_i_channel_empty_n and dense_res_7_11_i_channel_empty_n and dense_res_7_10_i_channel_empty_n and dense_res_7_0_i_channel_empty_n and dense_res_6_9_i_channel_empty_n and dense_res_6_8_i_channel_empty_n and dense_res_6_7_i_channel_empty_n and dense_res_6_6_i_channel_empty_n and dense_res_6_5_i_channel_empty_n and dense_res_6_4_i_channel_empty_n and dense_res_6_3_i_channel_empty_n and dense_res_6_2_i_channel_empty_n and dense_res_6_1_i_channel_empty_n and dense_res_6_19_i_channel_empty_n and dense_res_6_18_i_channel_empty_n and dense_res_6_17_i_channel_empty_n and dense_res_6_16_i_channel_empty_n and dense_res_6_15_i_channel_empty_n and dense_res_6_14_i_channel_empty_n and dense_res_6_13_i_channel_empty_n and dense_res_6_12_i_channel_empty_n and dense_res_6_11_i_channel_empty_n and dense_res_6_10_i_channel_empty_n and dense_res_6_0_i_channel_empty_n and dense_res_5_9_i_channel_empty_n and dense_res_5_8_i_channel_empty_n and dense_res_5_7_i_channel_empty_n and dense_res_5_6_i_channel_empty_n and dense_res_5_5_i_channel_empty_n and dense_res_5_4_i_channel_empty_n and dense_res_5_3_i_channel_empty_n and dense_res_5_2_i_channel_empty_n and dense_res_5_1_i_channel_empty_n and dense_res_5_19_i_channel_empty_n and dense_res_5_18_i_channel_empty_n and dense_res_5_17_i_channel_empty_n and dense_res_5_16_i_channel_empty_n and dense_res_5_15_i_channel_empty_n and dense_res_5_14_i_channel_empty_n and dense_res_5_13_i_channel_empty_n and dense_res_5_12_i_channel_empty_n and dense_res_5_11_i_channel_empty_n and dense_res_5_10_i_channel_empty_n and dense_res_5_0_i_channel_empty_n and dense_res_4_9_i_channel_empty_n and dense_res_4_8_i_channel_empty_n and dense_res_4_7_i_channel_empty_n and dense_res_4_6_i_channel_empty_n and dense_res_4_5_i_channel_empty_n and dense_res_4_4_i_channel_empty_n and dense_res_4_3_i_channel_empty_n and dense_res_4_2_i_channel_empty_n and dense_res_4_1_i_channel_empty_n and dense_res_4_19_i_channel_empty_n and dense_res_4_18_i_channel_empty_n and dense_res_4_17_i_channel_empty_n and dense_res_4_16_i_channel_empty_n and dense_res_4_15_i_channel_empty_n and dense_res_4_14_i_channel_empty_n and dense_res_4_13_i_channel_empty_n and dense_res_4_12_i_channel_empty_n and dense_res_4_11_i_channel_empty_n and dense_res_4_10_i_channel_empty_n and dense_res_4_0_i_channel_empty_n and dense_res_3_9_i_channel_empty_n and dense_res_3_8_i_channel_empty_n and dense_res_3_7_i_channel_empty_n and dense_res_3_6_i_channel_empty_n and dense_res_3_5_i_channel_empty_n and dense_res_3_4_i_channel_empty_n and dense_res_3_3_i_channel_empty_n and dense_res_3_2_i_channel_empty_n and dense_res_3_1_i_channel_empty_n and dense_res_3_19_i_channel_empty_n and dense_res_3_18_i_channel_empty_n and dense_res_3_17_i_channel_empty_n and dense_res_3_16_i_channel_empty_n and dense_res_3_15_i_channel_empty_n and dense_res_3_14_i_channel_empty_n and dense_res_3_13_i_channel_empty_n and dense_res_3_12_i_channel_empty_n and dense_res_3_11_i_channel_empty_n and dense_res_3_10_i_channel_empty_n and dense_res_3_0_i_channel_empty_n and dense_res_2_9_i_channel_empty_n and dense_res_2_8_i_channel_empty_n and dense_res_2_7_i_channel_empty_n and dense_res_2_6_i_channel_empty_n and dense_res_2_5_i_channel_empty_n and dense_res_2_4_i_channel_empty_n and dense_res_2_3_i_channel_empty_n and dense_res_2_2_i_channel_empty_n and dense_res_2_1_i_channel_empty_n and dense_res_2_19_i_channel_empty_n and dense_res_2_18_i_channel_empty_n and dense_res_2_17_i_channel_empty_n and dense_res_2_16_i_channel_empty_n and dense_res_2_15_i_channel_empty_n and dense_res_2_14_i_channel_empty_n and dense_res_2_13_i_channel_empty_n and dense_res_2_12_i_channel_empty_n and dense_res_2_11_i_channel_empty_n and dense_res_2_10_i_channel_empty_n and dense_res_2_0_i_channel_empty_n and dense_res_1_9_i_channel_empty_n and dense_res_1_8_i_channel_empty_n and dense_res_1_7_i_channel_empty_n and dense_res_1_6_i_channel_empty_n and dense_res_1_5_i_channel_empty_n and dense_res_1_4_i_channel_empty_n and dense_res_1_3_i_channel_empty_n and dense_res_1_2_i_channel_empty_n and dense_res_1_1_i_channel_empty_n and dense_res_1_19_i_channel_empty_n and dense_res_1_18_i_channel_empty_n and dense_res_1_17_i_channel_empty_n and dense_res_1_16_i_channel_empty_n and dense_res_1_15_i_channel_empty_n and dense_res_1_14_i_channel_empty_n and dense_res_1_13_i_channel_empty_n and dense_res_1_12_i_channel_empty_n and dense_res_1_11_i_channel_empty_n and dense_res_1_10_i_channel_empty_n and dense_res_1_0_i_channel_empty_n and dense_res_10_9_i_channel_empty_n and dense_res_10_8_i_channel_empty_n and dense_res_10_7_i_channel_empty_n and dense_res_10_6_i_channel_empty_n and dense_res_10_5_i_channel_empty_n and dense_res_10_4_i_channel_empty_n and dense_res_10_3_i_channel_empty_n and dense_res_10_2_i_channel_empty_n and dense_res_10_1_i_channel_empty_n and dense_res_10_19_i_channel_empty_n and dense_res_10_18_i_channel_empty_n and dense_res_10_17_i_channel_empty_n and dense_res_10_16_i_channel_empty_n and dense_res_10_15_i_channel_empty_n and dense_res_10_14_i_channel_empty_n and dense_res_10_13_i_channel_empty_n and dense_res_10_12_i_channel_empty_n and dense_res_10_11_i_channel_empty_n and dense_res_10_10_i_channel_empty_n and dense_res_10_0_i_channel_empty_n);
    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_start_full_n <= ap_const_logic_1;
    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_start_write <= ap_const_logic_0;
    data_V_read <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_data_V_read;
    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_continue <= (ap_sync_channel_write_dense_res_8_9_i_channel and ap_sync_channel_write_dense_res_8_8_i_channel and ap_sync_channel_write_dense_res_8_7_i_channel and ap_sync_channel_write_dense_res_8_6_i_channel and ap_sync_channel_write_dense_res_8_5_i_channel and ap_sync_channel_write_dense_res_8_4_i_channel and ap_sync_channel_write_dense_res_8_3_i_channel and ap_sync_channel_write_dense_res_8_2_i_channel and ap_sync_channel_write_dense_res_8_1_i_channel and ap_sync_channel_write_dense_res_8_19_i_channel and ap_sync_channel_write_dense_res_8_18_i_channel and ap_sync_channel_write_dense_res_8_17_i_channel and ap_sync_channel_write_dense_res_8_16_i_channel and ap_sync_channel_write_dense_res_8_15_i_channel and ap_sync_channel_write_dense_res_8_14_i_channel and ap_sync_channel_write_dense_res_8_13_i_channel and ap_sync_channel_write_dense_res_8_12_i_channel and ap_sync_channel_write_dense_res_8_11_i_channel and ap_sync_channel_write_dense_res_8_10_i_channel and ap_sync_channel_write_dense_res_8_0_i_channel);
    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_start <= (dense_data_8_9_V_i_channel_empty_n and dense_data_8_8_V_i_channel_empty_n and dense_data_8_7_V_i_channel_empty_n and dense_data_8_6_V_i_channel_empty_n and dense_data_8_5_V_i_channel_empty_n and dense_data_8_4_V_i_channel_empty_n and dense_data_8_3_V_i_channel_empty_n and dense_data_8_2_V_i_channel_empty_n and dense_data_8_1_V_i_channel_empty_n and dense_data_8_14_V_i_channel_empty_n and dense_data_8_13_V_i_channel_empty_n and dense_data_8_12_V_i_channel_empty_n and dense_data_8_11_V_i_channel_empty_n and dense_data_8_10_V_i_channel_empty_n and dense_data_8_0_V_i_channel_empty_n);
    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_start_full_n <= ap_const_logic_1;
    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_start_write <= ap_const_logic_0;
    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_continue <= (ap_sync_channel_write_dense_res_7_9_i_channel and ap_sync_channel_write_dense_res_7_8_i_channel and ap_sync_channel_write_dense_res_7_7_i_channel and ap_sync_channel_write_dense_res_7_6_i_channel and ap_sync_channel_write_dense_res_7_5_i_channel and ap_sync_channel_write_dense_res_7_4_i_channel and ap_sync_channel_write_dense_res_7_3_i_channel and ap_sync_channel_write_dense_res_7_2_i_channel and ap_sync_channel_write_dense_res_7_1_i_channel and ap_sync_channel_write_dense_res_7_19_i_channel and ap_sync_channel_write_dense_res_7_18_i_channel and ap_sync_channel_write_dense_res_7_17_i_channel and ap_sync_channel_write_dense_res_7_16_i_channel and ap_sync_channel_write_dense_res_7_15_i_channel and ap_sync_channel_write_dense_res_7_14_i_channel and ap_sync_channel_write_dense_res_7_13_i_channel and ap_sync_channel_write_dense_res_7_12_i_channel and ap_sync_channel_write_dense_res_7_11_i_channel and ap_sync_channel_write_dense_res_7_10_i_channel and ap_sync_channel_write_dense_res_7_0_i_channel);
    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_start <= (dense_data_7_9_V_i_channel_empty_n and dense_data_7_8_V_i_channel_empty_n and dense_data_7_7_V_i_channel_empty_n and dense_data_7_6_V_i_channel_empty_n and dense_data_7_5_V_i_channel_empty_n and dense_data_7_4_V_i_channel_empty_n and dense_data_7_3_V_i_channel_empty_n and dense_data_7_2_V_i_channel_empty_n and dense_data_7_1_V_i_channel_empty_n and dense_data_7_14_V_i_channel_empty_n and dense_data_7_13_V_i_channel_empty_n and dense_data_7_12_V_i_channel_empty_n and dense_data_7_11_V_i_channel_empty_n and dense_data_7_10_V_i_channel_empty_n and dense_data_7_0_V_i_channel_empty_n);
    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_start_full_n <= ap_const_logic_1;
    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_start_write <= ap_const_logic_0;
    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_continue <= (ap_sync_channel_write_dense_res_6_9_i_channel and ap_sync_channel_write_dense_res_6_8_i_channel and ap_sync_channel_write_dense_res_6_7_i_channel and ap_sync_channel_write_dense_res_6_6_i_channel and ap_sync_channel_write_dense_res_6_5_i_channel and ap_sync_channel_write_dense_res_6_4_i_channel and ap_sync_channel_write_dense_res_6_3_i_channel and ap_sync_channel_write_dense_res_6_2_i_channel and ap_sync_channel_write_dense_res_6_1_i_channel and ap_sync_channel_write_dense_res_6_19_i_channel and ap_sync_channel_write_dense_res_6_18_i_channel and ap_sync_channel_write_dense_res_6_17_i_channel and ap_sync_channel_write_dense_res_6_16_i_channel and ap_sync_channel_write_dense_res_6_15_i_channel and ap_sync_channel_write_dense_res_6_14_i_channel and ap_sync_channel_write_dense_res_6_13_i_channel and ap_sync_channel_write_dense_res_6_12_i_channel and ap_sync_channel_write_dense_res_6_11_i_channel and ap_sync_channel_write_dense_res_6_10_i_channel and ap_sync_channel_write_dense_res_6_0_i_channel);
    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_start <= (dense_data_6_9_V_i_channel_empty_n and dense_data_6_8_V_i_channel_empty_n and dense_data_6_7_V_i_channel_empty_n and dense_data_6_6_V_i_channel_empty_n and dense_data_6_5_V_i_channel_empty_n and dense_data_6_4_V_i_channel_empty_n and dense_data_6_3_V_i_channel_empty_n and dense_data_6_2_V_i_channel_empty_n and dense_data_6_1_V_i_channel_empty_n and dense_data_6_14_V_i_channel_empty_n and dense_data_6_13_V_i_channel_empty_n and dense_data_6_12_V_i_channel_empty_n and dense_data_6_11_V_i_channel_empty_n and dense_data_6_10_V_i_channel_empty_n and dense_data_6_0_V_i_channel_empty_n);
    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_start_full_n <= ap_const_logic_1;
    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_start_write <= ap_const_logic_0;
    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_continue <= (ap_sync_channel_write_dense_res_5_9_i_channel and ap_sync_channel_write_dense_res_5_8_i_channel and ap_sync_channel_write_dense_res_5_7_i_channel and ap_sync_channel_write_dense_res_5_6_i_channel and ap_sync_channel_write_dense_res_5_5_i_channel and ap_sync_channel_write_dense_res_5_4_i_channel and ap_sync_channel_write_dense_res_5_3_i_channel and ap_sync_channel_write_dense_res_5_2_i_channel and ap_sync_channel_write_dense_res_5_1_i_channel and ap_sync_channel_write_dense_res_5_19_i_channel and ap_sync_channel_write_dense_res_5_18_i_channel and ap_sync_channel_write_dense_res_5_17_i_channel and ap_sync_channel_write_dense_res_5_16_i_channel and ap_sync_channel_write_dense_res_5_15_i_channel and ap_sync_channel_write_dense_res_5_14_i_channel and ap_sync_channel_write_dense_res_5_13_i_channel and ap_sync_channel_write_dense_res_5_12_i_channel and ap_sync_channel_write_dense_res_5_11_i_channel and ap_sync_channel_write_dense_res_5_10_i_channel and ap_sync_channel_write_dense_res_5_0_i_channel);
    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_start <= (dense_data_5_9_V_i_channel_empty_n and dense_data_5_8_V_i_channel_empty_n and dense_data_5_7_V_i_channel_empty_n and dense_data_5_6_V_i_channel_empty_n and dense_data_5_5_V_i_channel_empty_n and dense_data_5_4_V_i_channel_empty_n and dense_data_5_3_V_i_channel_empty_n and dense_data_5_2_V_i_channel_empty_n and dense_data_5_1_V_i_channel_empty_n and dense_data_5_14_V_i_channel_empty_n and dense_data_5_13_V_i_channel_empty_n and dense_data_5_12_V_i_channel_empty_n and dense_data_5_11_V_i_channel_empty_n and dense_data_5_10_V_i_channel_empty_n and dense_data_5_0_V_i_channel_empty_n);
    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_start_full_n <= ap_const_logic_1;
    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_start_write <= ap_const_logic_0;
    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_continue <= (ap_sync_channel_write_dense_res_4_9_i_channel and ap_sync_channel_write_dense_res_4_8_i_channel and ap_sync_channel_write_dense_res_4_7_i_channel and ap_sync_channel_write_dense_res_4_6_i_channel and ap_sync_channel_write_dense_res_4_5_i_channel and ap_sync_channel_write_dense_res_4_4_i_channel and ap_sync_channel_write_dense_res_4_3_i_channel and ap_sync_channel_write_dense_res_4_2_i_channel and ap_sync_channel_write_dense_res_4_1_i_channel and ap_sync_channel_write_dense_res_4_19_i_channel and ap_sync_channel_write_dense_res_4_18_i_channel and ap_sync_channel_write_dense_res_4_17_i_channel and ap_sync_channel_write_dense_res_4_16_i_channel and ap_sync_channel_write_dense_res_4_15_i_channel and ap_sync_channel_write_dense_res_4_14_i_channel and ap_sync_channel_write_dense_res_4_13_i_channel and ap_sync_channel_write_dense_res_4_12_i_channel and ap_sync_channel_write_dense_res_4_11_i_channel and ap_sync_channel_write_dense_res_4_10_i_channel and ap_sync_channel_write_dense_res_4_0_i_channel);
    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_start <= (dense_data_4_9_V_i_channel_empty_n and dense_data_4_8_V_i_channel_empty_n and dense_data_4_7_V_i_channel_empty_n and dense_data_4_6_V_i_channel_empty_n and dense_data_4_5_V_i_channel_empty_n and dense_data_4_4_V_i_channel_empty_n and dense_data_4_3_V_i_channel_empty_n and dense_data_4_2_V_i_channel_empty_n and dense_data_4_1_V_i_channel_empty_n and dense_data_4_14_V_i_channel_empty_n and dense_data_4_13_V_i_channel_empty_n and dense_data_4_12_V_i_channel_empty_n and dense_data_4_11_V_i_channel_empty_n and dense_data_4_10_V_i_channel_empty_n and dense_data_4_0_V_i_channel_empty_n);
    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_start_full_n <= ap_const_logic_1;
    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_start_write <= ap_const_logic_0;
    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_continue <= (ap_sync_channel_write_dense_res_3_9_i_channel and ap_sync_channel_write_dense_res_3_8_i_channel and ap_sync_channel_write_dense_res_3_7_i_channel and ap_sync_channel_write_dense_res_3_6_i_channel and ap_sync_channel_write_dense_res_3_5_i_channel and ap_sync_channel_write_dense_res_3_4_i_channel and ap_sync_channel_write_dense_res_3_3_i_channel and ap_sync_channel_write_dense_res_3_2_i_channel and ap_sync_channel_write_dense_res_3_1_i_channel and ap_sync_channel_write_dense_res_3_19_i_channel and ap_sync_channel_write_dense_res_3_18_i_channel and ap_sync_channel_write_dense_res_3_17_i_channel and ap_sync_channel_write_dense_res_3_16_i_channel and ap_sync_channel_write_dense_res_3_15_i_channel and ap_sync_channel_write_dense_res_3_14_i_channel and ap_sync_channel_write_dense_res_3_13_i_channel and ap_sync_channel_write_dense_res_3_12_i_channel and ap_sync_channel_write_dense_res_3_11_i_channel and ap_sync_channel_write_dense_res_3_10_i_channel and ap_sync_channel_write_dense_res_3_0_i_channel);
    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_start <= (dense_data_3_9_V_i_channel_empty_n and dense_data_3_8_V_i_channel_empty_n and dense_data_3_7_V_i_channel_empty_n and dense_data_3_6_V_i_channel_empty_n and dense_data_3_5_V_i_channel_empty_n and dense_data_3_4_V_i_channel_empty_n and dense_data_3_3_V_i_channel_empty_n and dense_data_3_2_V_i_channel_empty_n and dense_data_3_1_V_i_channel_empty_n and dense_data_3_14_V_i_channel_empty_n and dense_data_3_13_V_i_channel_empty_n and dense_data_3_12_V_i_channel_empty_n and dense_data_3_11_V_i_channel_empty_n and dense_data_3_10_V_i_channel_empty_n and dense_data_3_0_V_i_channel_empty_n);
    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_start_full_n <= ap_const_logic_1;
    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_start_write <= ap_const_logic_0;
    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_continue <= (ap_sync_channel_write_dense_res_2_9_i_channel and ap_sync_channel_write_dense_res_2_8_i_channel and ap_sync_channel_write_dense_res_2_7_i_channel and ap_sync_channel_write_dense_res_2_6_i_channel and ap_sync_channel_write_dense_res_2_5_i_channel and ap_sync_channel_write_dense_res_2_4_i_channel and ap_sync_channel_write_dense_res_2_3_i_channel and ap_sync_channel_write_dense_res_2_2_i_channel and ap_sync_channel_write_dense_res_2_1_i_channel and ap_sync_channel_write_dense_res_2_19_i_channel and ap_sync_channel_write_dense_res_2_18_i_channel and ap_sync_channel_write_dense_res_2_17_i_channel and ap_sync_channel_write_dense_res_2_16_i_channel and ap_sync_channel_write_dense_res_2_15_i_channel and ap_sync_channel_write_dense_res_2_14_i_channel and ap_sync_channel_write_dense_res_2_13_i_channel and ap_sync_channel_write_dense_res_2_12_i_channel and ap_sync_channel_write_dense_res_2_11_i_channel and ap_sync_channel_write_dense_res_2_10_i_channel and ap_sync_channel_write_dense_res_2_0_i_channel);
    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_start <= (dense_data_2_9_V_i_channel_empty_n and dense_data_2_8_V_i_channel_empty_n and dense_data_2_7_V_i_channel_empty_n and dense_data_2_6_V_i_channel_empty_n and dense_data_2_5_V_i_channel_empty_n and dense_data_2_4_V_i_channel_empty_n and dense_data_2_3_V_i_channel_empty_n and dense_data_2_2_V_i_channel_empty_n and dense_data_2_1_V_i_channel_empty_n and dense_data_2_14_V_i_channel_empty_n and dense_data_2_13_V_i_channel_empty_n and dense_data_2_12_V_i_channel_empty_n and dense_data_2_11_V_i_channel_empty_n and dense_data_2_10_V_i_channel_empty_n and dense_data_2_0_V_i_channel_empty_n);
    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_start_full_n <= ap_const_logic_1;
    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_start_write <= ap_const_logic_0;
    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_continue <= (ap_sync_channel_write_dense_res_1_9_i_channel and ap_sync_channel_write_dense_res_1_8_i_channel and ap_sync_channel_write_dense_res_1_7_i_channel and ap_sync_channel_write_dense_res_1_6_i_channel and ap_sync_channel_write_dense_res_1_5_i_channel and ap_sync_channel_write_dense_res_1_4_i_channel and ap_sync_channel_write_dense_res_1_3_i_channel and ap_sync_channel_write_dense_res_1_2_i_channel and ap_sync_channel_write_dense_res_1_1_i_channel and ap_sync_channel_write_dense_res_1_19_i_channel and ap_sync_channel_write_dense_res_1_18_i_channel and ap_sync_channel_write_dense_res_1_17_i_channel and ap_sync_channel_write_dense_res_1_16_i_channel and ap_sync_channel_write_dense_res_1_15_i_channel and ap_sync_channel_write_dense_res_1_14_i_channel and ap_sync_channel_write_dense_res_1_13_i_channel and ap_sync_channel_write_dense_res_1_12_i_channel and ap_sync_channel_write_dense_res_1_11_i_channel and ap_sync_channel_write_dense_res_1_10_i_channel and ap_sync_channel_write_dense_res_1_0_i_channel);
    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_start <= (dense_data_1_9_V_i_channel_empty_n and dense_data_1_8_V_i_channel_empty_n and dense_data_1_7_V_i_channel_empty_n and dense_data_1_6_V_i_channel_empty_n and dense_data_1_5_V_i_channel_empty_n and dense_data_1_4_V_i_channel_empty_n and dense_data_1_3_V_i_channel_empty_n and dense_data_1_2_V_i_channel_empty_n and dense_data_1_1_V_i_channel_empty_n and dense_data_1_14_V_i_channel_empty_n and dense_data_1_13_V_i_channel_empty_n and dense_data_1_12_V_i_channel_empty_n and dense_data_1_11_V_i_channel_empty_n and dense_data_1_10_V_i_channel_empty_n and dense_data_1_0_V_i_channel_empty_n);
    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_start_full_n <= ap_const_logic_1;
    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_start_write <= ap_const_logic_0;
    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_continue <= (ap_sync_channel_write_dense_res_10_9_i_channel and ap_sync_channel_write_dense_res_10_8_i_channel and ap_sync_channel_write_dense_res_10_7_i_channel and ap_sync_channel_write_dense_res_10_6_i_channel and ap_sync_channel_write_dense_res_10_5_i_channel and ap_sync_channel_write_dense_res_10_4_i_channel and ap_sync_channel_write_dense_res_10_3_i_channel and ap_sync_channel_write_dense_res_10_2_i_channel and ap_sync_channel_write_dense_res_10_1_i_channel and ap_sync_channel_write_dense_res_10_19_i_channel and ap_sync_channel_write_dense_res_10_18_i_channel and ap_sync_channel_write_dense_res_10_17_i_channel and ap_sync_channel_write_dense_res_10_16_i_channel and ap_sync_channel_write_dense_res_10_15_i_channel and ap_sync_channel_write_dense_res_10_14_i_channel and ap_sync_channel_write_dense_res_10_13_i_channel and ap_sync_channel_write_dense_res_10_12_i_channel and ap_sync_channel_write_dense_res_10_11_i_channel and ap_sync_channel_write_dense_res_10_10_i_channel and ap_sync_channel_write_dense_res_10_0_i_channel);
    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_start <= (dense_data_10_9_V_i_channel_empty_n and dense_data_10_8_V_i_channel_empty_n and dense_data_10_7_V_i_channel_empty_n and dense_data_10_6_V_i_channel_empty_n and dense_data_10_5_V_i_channel_empty_n and dense_data_10_4_V_i_channel_empty_n and dense_data_10_3_V_i_channel_empty_n and dense_data_10_2_V_i_channel_empty_n and dense_data_10_1_V_i_channel_empty_n and dense_data_10_14_V_i_channel_empty_n and dense_data_10_13_V_i_channel_empty_n and dense_data_10_12_V_i_channel_empty_n and dense_data_10_11_V_i_channel_empty_n and dense_data_10_10_V_i_channel_empty_n and dense_data_10_0_V_i_channel_empty_n);
    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_start_full_n <= ap_const_logic_1;
    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_start_write <= ap_const_logic_0;
    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_continue <= (ap_sync_channel_write_dense_res_9_9_i_channel and ap_sync_channel_write_dense_res_9_8_i_channel and ap_sync_channel_write_dense_res_9_7_i_channel and ap_sync_channel_write_dense_res_9_6_i_channel and ap_sync_channel_write_dense_res_9_5_i_channel and ap_sync_channel_write_dense_res_9_4_i_channel and ap_sync_channel_write_dense_res_9_3_i_channel and ap_sync_channel_write_dense_res_9_2_i_channel and ap_sync_channel_write_dense_res_9_1_i_channel and ap_sync_channel_write_dense_res_9_19_i_channel and ap_sync_channel_write_dense_res_9_18_i_channel and ap_sync_channel_write_dense_res_9_17_i_channel and ap_sync_channel_write_dense_res_9_16_i_channel and ap_sync_channel_write_dense_res_9_15_i_channel and ap_sync_channel_write_dense_res_9_14_i_channel and ap_sync_channel_write_dense_res_9_13_i_channel and ap_sync_channel_write_dense_res_9_12_i_channel and ap_sync_channel_write_dense_res_9_11_i_channel and ap_sync_channel_write_dense_res_9_10_i_channel and ap_sync_channel_write_dense_res_9_0_i_channel);
    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_start <= (dense_data_9_9_V_i_channel_empty_n and dense_data_9_8_V_i_channel_empty_n and dense_data_9_7_V_i_channel_empty_n and dense_data_9_6_V_i_channel_empty_n and dense_data_9_5_V_i_channel_empty_n and dense_data_9_4_V_i_channel_empty_n and dense_data_9_3_V_i_channel_empty_n and dense_data_9_2_V_i_channel_empty_n and dense_data_9_1_V_i_channel_empty_n and dense_data_9_14_V_i_channel_empty_n and dense_data_9_13_V_i_channel_empty_n and dense_data_9_12_V_i_channel_empty_n and dense_data_9_11_V_i_channel_empty_n and dense_data_9_10_V_i_channel_empty_n and dense_data_9_0_V_i_channel_empty_n);
    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_start_full_n <= ap_const_logic_1;
    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_start_write <= ap_const_logic_0;
    res_0_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_0_V;
    res_0_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_0_V_ap_vld;
    res_100_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_100_V;
    res_100_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_100_V_ap_vld;
    res_101_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_101_V;
    res_101_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_101_V_ap_vld;
    res_102_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_102_V;
    res_102_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_102_V_ap_vld;
    res_103_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_103_V;
    res_103_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_103_V_ap_vld;
    res_104_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_104_V;
    res_104_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_104_V_ap_vld;
    res_105_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_105_V;
    res_105_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_105_V_ap_vld;
    res_106_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_106_V;
    res_106_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_106_V_ap_vld;
    res_107_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_107_V;
    res_107_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_107_V_ap_vld;
    res_108_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_108_V;
    res_108_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_108_V_ap_vld;
    res_109_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_109_V;
    res_109_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_109_V_ap_vld;
    res_10_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_10_V;
    res_10_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_10_V_ap_vld;
    res_110_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_110_V;
    res_110_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_110_V_ap_vld;
    res_111_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_111_V;
    res_111_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_111_V_ap_vld;
    res_112_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_112_V;
    res_112_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_112_V_ap_vld;
    res_113_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_113_V;
    res_113_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_113_V_ap_vld;
    res_114_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_114_V;
    res_114_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_114_V_ap_vld;
    res_115_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_115_V;
    res_115_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_115_V_ap_vld;
    res_116_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_116_V;
    res_116_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_116_V_ap_vld;
    res_117_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_117_V;
    res_117_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_117_V_ap_vld;
    res_118_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_118_V;
    res_118_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_118_V_ap_vld;
    res_119_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_119_V;
    res_119_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_119_V_ap_vld;
    res_11_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_11_V;
    res_11_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_11_V_ap_vld;
    res_120_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_120_V;
    res_120_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_120_V_ap_vld;
    res_121_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_121_V;
    res_121_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_121_V_ap_vld;
    res_122_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_122_V;
    res_122_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_122_V_ap_vld;
    res_123_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_123_V;
    res_123_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_123_V_ap_vld;
    res_124_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_124_V;
    res_124_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_124_V_ap_vld;
    res_125_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_125_V;
    res_125_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_125_V_ap_vld;
    res_126_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_126_V;
    res_126_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_126_V_ap_vld;
    res_127_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_127_V;
    res_127_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_127_V_ap_vld;
    res_128_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_128_V;
    res_128_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_128_V_ap_vld;
    res_129_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_129_V;
    res_129_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_129_V_ap_vld;
    res_12_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_12_V;
    res_12_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_12_V_ap_vld;
    res_130_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_130_V;
    res_130_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_130_V_ap_vld;
    res_131_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_131_V;
    res_131_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_131_V_ap_vld;
    res_132_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_132_V;
    res_132_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_132_V_ap_vld;
    res_133_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_133_V;
    res_133_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_133_V_ap_vld;
    res_134_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_134_V;
    res_134_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_134_V_ap_vld;
    res_135_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_135_V;
    res_135_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_135_V_ap_vld;
    res_136_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_136_V;
    res_136_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_136_V_ap_vld;
    res_137_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_137_V;
    res_137_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_137_V_ap_vld;
    res_138_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_138_V;
    res_138_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_138_V_ap_vld;
    res_139_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_139_V;
    res_139_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_139_V_ap_vld;
    res_13_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_13_V;
    res_13_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_13_V_ap_vld;
    res_140_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_140_V;
    res_140_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_140_V_ap_vld;
    res_141_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_141_V;
    res_141_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_141_V_ap_vld;
    res_142_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_142_V;
    res_142_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_142_V_ap_vld;
    res_143_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_143_V;
    res_143_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_143_V_ap_vld;
    res_144_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_144_V;
    res_144_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_144_V_ap_vld;
    res_145_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_145_V;
    res_145_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_145_V_ap_vld;
    res_146_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_146_V;
    res_146_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_146_V_ap_vld;
    res_147_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_147_V;
    res_147_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_147_V_ap_vld;
    res_148_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_148_V;
    res_148_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_148_V_ap_vld;
    res_149_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_149_V;
    res_149_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_149_V_ap_vld;
    res_14_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_14_V;
    res_14_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_14_V_ap_vld;
    res_150_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_150_V;
    res_150_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_150_V_ap_vld;
    res_151_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_151_V;
    res_151_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_151_V_ap_vld;
    res_152_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_152_V;
    res_152_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_152_V_ap_vld;
    res_153_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_153_V;
    res_153_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_153_V_ap_vld;
    res_154_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_154_V;
    res_154_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_154_V_ap_vld;
    res_155_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_155_V;
    res_155_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_155_V_ap_vld;
    res_156_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_156_V;
    res_156_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_156_V_ap_vld;
    res_157_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_157_V;
    res_157_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_157_V_ap_vld;
    res_158_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_158_V;
    res_158_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_158_V_ap_vld;
    res_159_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_159_V;
    res_159_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_159_V_ap_vld;
    res_15_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_15_V;
    res_15_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_15_V_ap_vld;
    res_160_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_160_V;
    res_160_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_160_V_ap_vld;
    res_161_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_161_V;
    res_161_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_161_V_ap_vld;
    res_162_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_162_V;
    res_162_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_162_V_ap_vld;
    res_163_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_163_V;
    res_163_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_163_V_ap_vld;
    res_164_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_164_V;
    res_164_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_164_V_ap_vld;
    res_165_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_165_V;
    res_165_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_165_V_ap_vld;
    res_166_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_166_V;
    res_166_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_166_V_ap_vld;
    res_167_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_167_V;
    res_167_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_167_V_ap_vld;
    res_168_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_168_V;
    res_168_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_168_V_ap_vld;
    res_169_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_169_V;
    res_169_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_169_V_ap_vld;
    res_16_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_16_V;
    res_16_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_16_V_ap_vld;
    res_170_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_170_V;
    res_170_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_170_V_ap_vld;
    res_171_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_171_V;
    res_171_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_171_V_ap_vld;
    res_172_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_172_V;
    res_172_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_172_V_ap_vld;
    res_173_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_173_V;
    res_173_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_173_V_ap_vld;
    res_174_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_174_V;
    res_174_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_174_V_ap_vld;
    res_175_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_175_V;
    res_175_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_175_V_ap_vld;
    res_176_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_176_V;
    res_176_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_176_V_ap_vld;
    res_177_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_177_V;
    res_177_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_177_V_ap_vld;
    res_178_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_178_V;
    res_178_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_178_V_ap_vld;
    res_179_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_179_V;
    res_179_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_179_V_ap_vld;
    res_17_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_17_V;
    res_17_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_17_V_ap_vld;
    res_180_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_180_V;
    res_180_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_180_V_ap_vld;
    res_181_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_181_V;
    res_181_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_181_V_ap_vld;
    res_182_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_182_V;
    res_182_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_182_V_ap_vld;
    res_183_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_183_V;
    res_183_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_183_V_ap_vld;
    res_184_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_184_V;
    res_184_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_184_V_ap_vld;
    res_185_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_185_V;
    res_185_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_185_V_ap_vld;
    res_186_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_186_V;
    res_186_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_186_V_ap_vld;
    res_187_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_187_V;
    res_187_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_187_V_ap_vld;
    res_188_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_188_V;
    res_188_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_188_V_ap_vld;
    res_189_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_189_V;
    res_189_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_189_V_ap_vld;
    res_18_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_18_V;
    res_18_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_18_V_ap_vld;
    res_190_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_190_V;
    res_190_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_190_V_ap_vld;
    res_191_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_191_V;
    res_191_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_191_V_ap_vld;
    res_192_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_192_V;
    res_192_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_192_V_ap_vld;
    res_193_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_193_V;
    res_193_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_193_V_ap_vld;
    res_194_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_194_V;
    res_194_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_194_V_ap_vld;
    res_195_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_195_V;
    res_195_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_195_V_ap_vld;
    res_196_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_196_V;
    res_196_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_196_V_ap_vld;
    res_197_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_197_V;
    res_197_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_197_V_ap_vld;
    res_198_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_198_V;
    res_198_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_198_V_ap_vld;
    res_199_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_199_V;
    res_199_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_199_V_ap_vld;
    res_19_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_19_V;
    res_19_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_19_V_ap_vld;
    res_1_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_1_V;
    res_1_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_1_V_ap_vld;
    res_20_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_20_V;
    res_20_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_20_V_ap_vld;
    res_21_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_21_V;
    res_21_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_21_V_ap_vld;
    res_22_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_22_V;
    res_22_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_22_V_ap_vld;
    res_23_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_23_V;
    res_23_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_23_V_ap_vld;
    res_24_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_24_V;
    res_24_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_24_V_ap_vld;
    res_25_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_25_V;
    res_25_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_25_V_ap_vld;
    res_26_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_26_V;
    res_26_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_26_V_ap_vld;
    res_27_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_27_V;
    res_27_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_27_V_ap_vld;
    res_28_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_28_V;
    res_28_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_28_V_ap_vld;
    res_29_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_29_V;
    res_29_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_29_V_ap_vld;
    res_2_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_2_V;
    res_2_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_2_V_ap_vld;
    res_30_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_30_V;
    res_30_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_30_V_ap_vld;
    res_31_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_31_V;
    res_31_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_31_V_ap_vld;
    res_32_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_32_V;
    res_32_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_32_V_ap_vld;
    res_33_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_33_V;
    res_33_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_33_V_ap_vld;
    res_34_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_34_V;
    res_34_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_34_V_ap_vld;
    res_35_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_35_V;
    res_35_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_35_V_ap_vld;
    res_36_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_36_V;
    res_36_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_36_V_ap_vld;
    res_37_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_37_V;
    res_37_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_37_V_ap_vld;
    res_38_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_38_V;
    res_38_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_38_V_ap_vld;
    res_39_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_39_V;
    res_39_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_39_V_ap_vld;
    res_3_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_3_V;
    res_3_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_3_V_ap_vld;
    res_40_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_40_V;
    res_40_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_40_V_ap_vld;
    res_41_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_41_V;
    res_41_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_41_V_ap_vld;
    res_42_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_42_V;
    res_42_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_42_V_ap_vld;
    res_43_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_43_V;
    res_43_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_43_V_ap_vld;
    res_44_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_44_V;
    res_44_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_44_V_ap_vld;
    res_45_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_45_V;
    res_45_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_45_V_ap_vld;
    res_46_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_46_V;
    res_46_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_46_V_ap_vld;
    res_47_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_47_V;
    res_47_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_47_V_ap_vld;
    res_48_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_48_V;
    res_48_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_48_V_ap_vld;
    res_49_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_49_V;
    res_49_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_49_V_ap_vld;
    res_4_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_4_V;
    res_4_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_4_V_ap_vld;
    res_50_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_50_V;
    res_50_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_50_V_ap_vld;
    res_51_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_51_V;
    res_51_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_51_V_ap_vld;
    res_52_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_52_V;
    res_52_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_52_V_ap_vld;
    res_53_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_53_V;
    res_53_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_53_V_ap_vld;
    res_54_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_54_V;
    res_54_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_54_V_ap_vld;
    res_55_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_55_V;
    res_55_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_55_V_ap_vld;
    res_56_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_56_V;
    res_56_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_56_V_ap_vld;
    res_57_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_57_V;
    res_57_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_57_V_ap_vld;
    res_58_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_58_V;
    res_58_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_58_V_ap_vld;
    res_59_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_59_V;
    res_59_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_59_V_ap_vld;
    res_5_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_5_V;
    res_5_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_5_V_ap_vld;
    res_60_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_60_V;
    res_60_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_60_V_ap_vld;
    res_61_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_61_V;
    res_61_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_61_V_ap_vld;
    res_62_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_62_V;
    res_62_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_62_V_ap_vld;
    res_63_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_63_V;
    res_63_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_63_V_ap_vld;
    res_64_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_64_V;
    res_64_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_64_V_ap_vld;
    res_65_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_65_V;
    res_65_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_65_V_ap_vld;
    res_66_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_66_V;
    res_66_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_66_V_ap_vld;
    res_67_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_67_V;
    res_67_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_67_V_ap_vld;
    res_68_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_68_V;
    res_68_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_68_V_ap_vld;
    res_69_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_69_V;
    res_69_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_69_V_ap_vld;
    res_6_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_6_V;
    res_6_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_6_V_ap_vld;
    res_70_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_70_V;
    res_70_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_70_V_ap_vld;
    res_71_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_71_V;
    res_71_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_71_V_ap_vld;
    res_72_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_72_V;
    res_72_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_72_V_ap_vld;
    res_73_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_73_V;
    res_73_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_73_V_ap_vld;
    res_74_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_74_V;
    res_74_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_74_V_ap_vld;
    res_75_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_75_V;
    res_75_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_75_V_ap_vld;
    res_76_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_76_V;
    res_76_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_76_V_ap_vld;
    res_77_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_77_V;
    res_77_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_77_V_ap_vld;
    res_78_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_78_V;
    res_78_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_78_V_ap_vld;
    res_79_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_79_V;
    res_79_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_79_V_ap_vld;
    res_7_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_7_V;
    res_7_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_7_V_ap_vld;
    res_80_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_80_V;
    res_80_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_80_V_ap_vld;
    res_81_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_81_V;
    res_81_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_81_V_ap_vld;
    res_82_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_82_V;
    res_82_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_82_V_ap_vld;
    res_83_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_83_V;
    res_83_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_83_V_ap_vld;
    res_84_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_84_V;
    res_84_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_84_V_ap_vld;
    res_85_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_85_V;
    res_85_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_85_V_ap_vld;
    res_86_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_86_V;
    res_86_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_86_V_ap_vld;
    res_87_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_87_V;
    res_87_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_87_V_ap_vld;
    res_88_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_88_V;
    res_88_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_88_V_ap_vld;
    res_89_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_89_V;
    res_89_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_89_V_ap_vld;
    res_8_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_8_V;
    res_8_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_8_V_ap_vld;
    res_90_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_90_V;
    res_90_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_90_V_ap_vld;
    res_91_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_91_V;
    res_91_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_91_V_ap_vld;
    res_92_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_92_V;
    res_92_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_92_V_ap_vld;
    res_93_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_93_V;
    res_93_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_93_V_ap_vld;
    res_94_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_94_V;
    res_94_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_94_V_ap_vld;
    res_95_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_95_V;
    res_95_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_95_V_ap_vld;
    res_96_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_96_V;
    res_96_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_96_V_ap_vld;
    res_97_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_97_V;
    res_97_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_97_V_ap_vld;
    res_98_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_98_V;
    res_98_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_98_V_ap_vld;
    res_99_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_99_V;
    res_99_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_99_V_ap_vld;
    res_9_V <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_9_V;
    res_9_V_ap_vld <= conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_9_V_ap_vld;
end behav;
