Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 18d731859c97497dac15e6fc63958c7a --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot testbench_mult_c_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.testbench_mult_c xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 32 for port Data_A_i [C:/Users/jsequeira/Karatsuba/Karatsuba.srcs/sim_1/new/mult_c_testbench.v:33]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 32 for port Data_B_i [C:/Users/jsequeira/Karatsuba/Karatsuba.srcs/sim_1/new/mult_c_testbench.v:34]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 64 for port Data_S_o [C:/Users/jsequeira/Karatsuba/Karatsuba.srcs/sim_1/new/mult_c_testbench.v:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "testbench_mult_c_time_synth.sdf", for root module "testbench_mult_c/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "testbench_mult_c_time_synth.sdf", for root module "testbench_mult_c/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.multiplier_C
Compiling module xil_defaultlib.testbench_mult_c
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_mult_c_time_synth
