-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
-- Date        : Fri Mar  2 11:21:48 2018
-- Host        : CO2041-04 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               u:/Desktop/MP-2/hw/design_1/ip/design_1_onsemi_vita_cam_0_0/design_1_onsemi_vita_cam_0_0_sim_netlist.vhdl
-- Design      : design_1_onsemi_vita_cam_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_VideoSyncGen is
  port (
    syncgen_hsync : out STD_LOGIC;
    syncgen_vsync : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    syncgen_hblank : out STD_LOGIC;
    syncgen_vblank : out STD_LOGIC;
    VBlankA1_s : out STD_LOGIC;
    empty : in STD_LOGIC;
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    \gen_fwft.empty_fwft_i_reg\ : in STD_LOGIC;
    \slv_reg27_reg[15]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg25_reg[16]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \slv_reg24_reg[31]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    minusOp : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \slv_reg25_reg[24]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg25_reg[28]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg25_reg[30]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \slv_reg26_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg26_reg[16]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \slv_reg26_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg26_reg[12]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg26_reg[14]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \slv_reg26_reg[16]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg26_reg[24]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg26_reg[28]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg26_reg[30]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \slv_reg27_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg27_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg27_reg[12]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg27_reg[13]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_VideoSyncGen : entity is "VideoSyncGen";
end design_1_onsemi_vita_cam_0_0_VideoSyncGen;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_VideoSyncGen is
  signal DeA1_s_i_1_n_0 : STD_LOGIC;
  signal DeA1_s_i_2_n_0 : STD_LOGIC;
  signal DeA1_s_reg_n_0 : STD_LOGIC;
  signal HBlankA1_s : STD_LOGIC;
  signal HBlankA1_s_i_1_n_0 : STD_LOGIC;
  signal HSyncA1_s : STD_LOGIC;
  signal HSyncA1_s_i_1_n_0 : STD_LOGIC;
  signal HSyncDone_s : STD_LOGIC;
  signal HSyncDone_s_i_10_n_0 : STD_LOGIC;
  signal HSyncDone_s_i_11_n_0 : STD_LOGIC;
  signal HSyncDone_s_i_12_n_0 : STD_LOGIC;
  signal HSyncDone_s_i_13_n_0 : STD_LOGIC;
  signal HSyncDone_s_i_14_n_0 : STD_LOGIC;
  signal HSyncDone_s_i_15_n_0 : STD_LOGIC;
  signal HSyncDone_s_i_16_n_0 : STD_LOGIC;
  signal HSyncDone_s_i_17_n_0 : STD_LOGIC;
  signal HSyncDone_s_i_18_n_0 : STD_LOGIC;
  signal HSyncDone_s_i_19_n_0 : STD_LOGIC;
  signal HSyncDone_s_i_1_n_0 : STD_LOGIC;
  signal HSyncDone_s_i_20_n_0 : STD_LOGIC;
  signal HSyncDone_s_i_21_n_0 : STD_LOGIC;
  signal HSyncDone_s_i_22_n_0 : STD_LOGIC;
  signal HSyncDone_s_i_27_n_0 : STD_LOGIC;
  signal HSyncDone_s_i_28_n_0 : STD_LOGIC;
  signal HSyncDone_s_i_29_n_0 : STD_LOGIC;
  signal HSyncDone_s_i_30_n_0 : STD_LOGIC;
  signal HSyncDone_s_i_31_n_0 : STD_LOGIC;
  signal HSyncDone_s_i_32_n_0 : STD_LOGIC;
  signal HSyncDone_s_i_33_n_0 : STD_LOGIC;
  signal HSyncDone_s_i_34_n_0 : STD_LOGIC;
  signal HSyncDone_s_i_35_n_0 : STD_LOGIC;
  signal HSyncDone_s_i_36_n_0 : STD_LOGIC;
  signal HSyncDone_s_i_37_n_0 : STD_LOGIC;
  signal HSyncDone_s_i_38_n_0 : STD_LOGIC;
  signal HSyncDone_s_i_39_n_0 : STD_LOGIC;
  signal HSyncDone_s_i_40_n_0 : STD_LOGIC;
  signal HSyncDone_s_i_41_n_0 : STD_LOGIC;
  signal HSyncDone_s_i_4_n_0 : STD_LOGIC;
  signal HSyncDone_s_i_5_n_0 : STD_LOGIC;
  signal HSyncDone_s_i_7_n_0 : STD_LOGIC;
  signal HSyncDone_s_i_8_n_0 : STD_LOGIC;
  signal HSyncDone_s_i_9_n_0 : STD_LOGIC;
  signal HSyncDone_s_reg_i_23_n_2 : STD_LOGIC;
  signal HSyncDone_s_reg_i_23_n_3 : STD_LOGIC;
  signal HSyncDone_s_reg_i_23_n_5 : STD_LOGIC;
  signal HSyncDone_s_reg_i_23_n_6 : STD_LOGIC;
  signal HSyncDone_s_reg_i_23_n_7 : STD_LOGIC;
  signal HSyncDone_s_reg_i_24_n_0 : STD_LOGIC;
  signal HSyncDone_s_reg_i_24_n_1 : STD_LOGIC;
  signal HSyncDone_s_reg_i_24_n_2 : STD_LOGIC;
  signal HSyncDone_s_reg_i_24_n_3 : STD_LOGIC;
  signal HSyncDone_s_reg_i_24_n_4 : STD_LOGIC;
  signal HSyncDone_s_reg_i_24_n_5 : STD_LOGIC;
  signal HSyncDone_s_reg_i_24_n_6 : STD_LOGIC;
  signal HSyncDone_s_reg_i_24_n_7 : STD_LOGIC;
  signal HSyncDone_s_reg_i_25_n_0 : STD_LOGIC;
  signal HSyncDone_s_reg_i_25_n_1 : STD_LOGIC;
  signal HSyncDone_s_reg_i_25_n_2 : STD_LOGIC;
  signal HSyncDone_s_reg_i_25_n_3 : STD_LOGIC;
  signal HSyncDone_s_reg_i_25_n_4 : STD_LOGIC;
  signal HSyncDone_s_reg_i_25_n_5 : STD_LOGIC;
  signal HSyncDone_s_reg_i_25_n_6 : STD_LOGIC;
  signal HSyncDone_s_reg_i_25_n_7 : STD_LOGIC;
  signal HSyncDone_s_reg_i_26_n_0 : STD_LOGIC;
  signal HSyncDone_s_reg_i_26_n_1 : STD_LOGIC;
  signal HSyncDone_s_reg_i_26_n_2 : STD_LOGIC;
  signal HSyncDone_s_reg_i_26_n_3 : STD_LOGIC;
  signal HSyncDone_s_reg_i_26_n_4 : STD_LOGIC;
  signal HSyncDone_s_reg_i_26_n_5 : STD_LOGIC;
  signal HSyncDone_s_reg_i_26_n_6 : STD_LOGIC;
  signal HSyncDone_s_reg_i_26_n_7 : STD_LOGIC;
  signal HSyncDone_s_reg_i_2_n_3 : STD_LOGIC;
  signal HSyncDone_s_reg_i_3_n_0 : STD_LOGIC;
  signal HSyncDone_s_reg_i_3_n_1 : STD_LOGIC;
  signal HSyncDone_s_reg_i_3_n_2 : STD_LOGIC;
  signal HSyncDone_s_reg_i_3_n_3 : STD_LOGIC;
  signal HSyncDone_s_reg_i_6_n_0 : STD_LOGIC;
  signal HSyncDone_s_reg_i_6_n_1 : STD_LOGIC;
  signal HSyncDone_s_reg_i_6_n_2 : STD_LOGIC;
  signal HSyncDone_s_reg_i_6_n_3 : STD_LOGIC;
  signal HSyncState_s : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \HSyncState_s[0]_i_10_n_0\ : STD_LOGIC;
  signal \HSyncState_s[0]_i_11_n_0\ : STD_LOGIC;
  signal \HSyncState_s[0]_i_12_n_0\ : STD_LOGIC;
  signal \HSyncState_s[0]_i_13_n_0\ : STD_LOGIC;
  signal \HSyncState_s[0]_i_14_n_0\ : STD_LOGIC;
  signal \HSyncState_s[0]_i_15_n_0\ : STD_LOGIC;
  signal \HSyncState_s[0]_i_16_n_0\ : STD_LOGIC;
  signal \HSyncState_s[0]_i_17_n_0\ : STD_LOGIC;
  signal \HSyncState_s[0]_i_18_n_0\ : STD_LOGIC;
  signal \HSyncState_s[0]_i_19_n_0\ : STD_LOGIC;
  signal \HSyncState_s[0]_i_1_n_0\ : STD_LOGIC;
  signal \HSyncState_s[0]_i_20_n_0\ : STD_LOGIC;
  signal \HSyncState_s[0]_i_21_n_0\ : STD_LOGIC;
  signal \HSyncState_s[0]_i_22_n_0\ : STD_LOGIC;
  signal \HSyncState_s[0]_i_23_n_0\ : STD_LOGIC;
  signal \HSyncState_s[0]_i_2_n_0\ : STD_LOGIC;
  signal \HSyncState_s[0]_i_5_n_0\ : STD_LOGIC;
  signal \HSyncState_s[0]_i_6_n_0\ : STD_LOGIC;
  signal \HSyncState_s[0]_i_8_n_0\ : STD_LOGIC;
  signal \HSyncState_s[0]_i_9_n_0\ : STD_LOGIC;
  signal \HSyncState_s[1]_i_11_n_0\ : STD_LOGIC;
  signal \HSyncState_s[1]_i_12_n_0\ : STD_LOGIC;
  signal \HSyncState_s[1]_i_13_n_0\ : STD_LOGIC;
  signal \HSyncState_s[1]_i_14_n_0\ : STD_LOGIC;
  signal \HSyncState_s[1]_i_15_n_0\ : STD_LOGIC;
  signal \HSyncState_s[1]_i_16_n_0\ : STD_LOGIC;
  signal \HSyncState_s[1]_i_17_n_0\ : STD_LOGIC;
  signal \HSyncState_s[1]_i_18_n_0\ : STD_LOGIC;
  signal \HSyncState_s[1]_i_1_n_0\ : STD_LOGIC;
  signal \HSyncState_s[1]_i_20_n_0\ : STD_LOGIC;
  signal \HSyncState_s[1]_i_21_n_0\ : STD_LOGIC;
  signal \HSyncState_s[1]_i_22_n_0\ : STD_LOGIC;
  signal \HSyncState_s[1]_i_23_n_0\ : STD_LOGIC;
  signal \HSyncState_s[1]_i_24_n_0\ : STD_LOGIC;
  signal \HSyncState_s[1]_i_25_n_0\ : STD_LOGIC;
  signal \HSyncState_s[1]_i_26_n_0\ : STD_LOGIC;
  signal \HSyncState_s[1]_i_27_n_0\ : STD_LOGIC;
  signal \HSyncState_s[1]_i_28_n_0\ : STD_LOGIC;
  signal \HSyncState_s[1]_i_29_n_0\ : STD_LOGIC;
  signal \HSyncState_s[1]_i_30_n_0\ : STD_LOGIC;
  signal \HSyncState_s[1]_i_31_n_0\ : STD_LOGIC;
  signal \HSyncState_s[1]_i_32_n_0\ : STD_LOGIC;
  signal \HSyncState_s[1]_i_33_n_0\ : STD_LOGIC;
  signal \HSyncState_s[1]_i_34_n_0\ : STD_LOGIC;
  signal \HSyncState_s[1]_i_35_n_0\ : STD_LOGIC;
  signal \HSyncState_s[1]_i_39_n_0\ : STD_LOGIC;
  signal \HSyncState_s[1]_i_40_n_0\ : STD_LOGIC;
  signal \HSyncState_s[1]_i_41_n_0\ : STD_LOGIC;
  signal \HSyncState_s[1]_i_42_n_0\ : STD_LOGIC;
  signal \HSyncState_s[1]_i_43_n_0\ : STD_LOGIC;
  signal \HSyncState_s[1]_i_44_n_0\ : STD_LOGIC;
  signal \HSyncState_s[1]_i_45_n_0\ : STD_LOGIC;
  signal \HSyncState_s[1]_i_46_n_0\ : STD_LOGIC;
  signal \HSyncState_s[1]_i_51_n_0\ : STD_LOGIC;
  signal \HSyncState_s[1]_i_52_n_0\ : STD_LOGIC;
  signal \HSyncState_s[1]_i_53_n_0\ : STD_LOGIC;
  signal \HSyncState_s[1]_i_54_n_0\ : STD_LOGIC;
  signal \HSyncState_s[1]_i_55_n_0\ : STD_LOGIC;
  signal \HSyncState_s[1]_i_56_n_0\ : STD_LOGIC;
  signal \HSyncState_s[1]_i_57_n_0\ : STD_LOGIC;
  signal \HSyncState_s[1]_i_58_n_0\ : STD_LOGIC;
  signal \HSyncState_s[1]_i_59_n_0\ : STD_LOGIC;
  signal \HSyncState_s[1]_i_5_n_0\ : STD_LOGIC;
  signal \HSyncState_s[1]_i_60_n_0\ : STD_LOGIC;
  signal \HSyncState_s[1]_i_6_n_0\ : STD_LOGIC;
  signal \HSyncState_s[1]_i_73_n_0\ : STD_LOGIC;
  signal \HSyncState_s[1]_i_74_n_0\ : STD_LOGIC;
  signal \HSyncState_s[1]_i_75_n_0\ : STD_LOGIC;
  signal \HSyncState_s[1]_i_76_n_0\ : STD_LOGIC;
  signal \HSyncState_s[1]_i_8_n_0\ : STD_LOGIC;
  signal \HSyncState_s[1]_i_9_n_0\ : STD_LOGIC;
  signal \HSyncState_s_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \HSyncState_s_reg[0]_i_4_n_1\ : STD_LOGIC;
  signal \HSyncState_s_reg[0]_i_4_n_2\ : STD_LOGIC;
  signal \HSyncState_s_reg[0]_i_4_n_3\ : STD_LOGIC;
  signal \HSyncState_s_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \HSyncState_s_reg[0]_i_7_n_1\ : STD_LOGIC;
  signal \HSyncState_s_reg[0]_i_7_n_2\ : STD_LOGIC;
  signal \HSyncState_s_reg[0]_i_7_n_3\ : STD_LOGIC;
  signal \HSyncState_s_reg[1]_i_10_n_0\ : STD_LOGIC;
  signal \HSyncState_s_reg[1]_i_10_n_1\ : STD_LOGIC;
  signal \HSyncState_s_reg[1]_i_10_n_2\ : STD_LOGIC;
  signal \HSyncState_s_reg[1]_i_10_n_3\ : STD_LOGIC;
  signal \HSyncState_s_reg[1]_i_19_n_0\ : STD_LOGIC;
  signal \HSyncState_s_reg[1]_i_19_n_1\ : STD_LOGIC;
  signal \HSyncState_s_reg[1]_i_19_n_2\ : STD_LOGIC;
  signal \HSyncState_s_reg[1]_i_19_n_3\ : STD_LOGIC;
  signal \HSyncState_s_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal \HSyncState_s_reg[1]_i_36_n_3\ : STD_LOGIC;
  signal \HSyncState_s_reg[1]_i_36_n_6\ : STD_LOGIC;
  signal \HSyncState_s_reg[1]_i_36_n_7\ : STD_LOGIC;
  signal \HSyncState_s_reg[1]_i_37_n_0\ : STD_LOGIC;
  signal \HSyncState_s_reg[1]_i_37_n_1\ : STD_LOGIC;
  signal \HSyncState_s_reg[1]_i_37_n_2\ : STD_LOGIC;
  signal \HSyncState_s_reg[1]_i_37_n_3\ : STD_LOGIC;
  signal \HSyncState_s_reg[1]_i_37_n_4\ : STD_LOGIC;
  signal \HSyncState_s_reg[1]_i_37_n_5\ : STD_LOGIC;
  signal \HSyncState_s_reg[1]_i_37_n_6\ : STD_LOGIC;
  signal \HSyncState_s_reg[1]_i_37_n_7\ : STD_LOGIC;
  signal \HSyncState_s_reg[1]_i_38_n_0\ : STD_LOGIC;
  signal \HSyncState_s_reg[1]_i_38_n_1\ : STD_LOGIC;
  signal \HSyncState_s_reg[1]_i_38_n_2\ : STD_LOGIC;
  signal \HSyncState_s_reg[1]_i_38_n_3\ : STD_LOGIC;
  signal \HSyncState_s_reg[1]_i_38_n_4\ : STD_LOGIC;
  signal \HSyncState_s_reg[1]_i_38_n_5\ : STD_LOGIC;
  signal \HSyncState_s_reg[1]_i_38_n_6\ : STD_LOGIC;
  signal \HSyncState_s_reg[1]_i_38_n_7\ : STD_LOGIC;
  signal \HSyncState_s_reg[1]_i_3_n_3\ : STD_LOGIC;
  signal \HSyncState_s_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \HSyncState_s_reg[1]_i_4_n_1\ : STD_LOGIC;
  signal \HSyncState_s_reg[1]_i_4_n_2\ : STD_LOGIC;
  signal \HSyncState_s_reg[1]_i_4_n_3\ : STD_LOGIC;
  signal \HSyncState_s_reg[1]_i_50_n_0\ : STD_LOGIC;
  signal \HSyncState_s_reg[1]_i_50_n_1\ : STD_LOGIC;
  signal \HSyncState_s_reg[1]_i_50_n_2\ : STD_LOGIC;
  signal \HSyncState_s_reg[1]_i_50_n_3\ : STD_LOGIC;
  signal \HSyncState_s_reg[1]_i_50_n_4\ : STD_LOGIC;
  signal \HSyncState_s_reg[1]_i_50_n_5\ : STD_LOGIC;
  signal \HSyncState_s_reg[1]_i_50_n_6\ : STD_LOGIC;
  signal \HSyncState_s_reg[1]_i_50_n_7\ : STD_LOGIC;
  signal \HSyncState_s_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \HSyncState_s_reg[1]_i_7_n_1\ : STD_LOGIC;
  signal \HSyncState_s_reg[1]_i_7_n_2\ : STD_LOGIC;
  signal \HSyncState_s_reg[1]_i_7_n_3\ : STD_LOGIC;
  signal \^vblanka1_s\ : STD_LOGIC;
  signal VBlankA1_s_i_10_n_0 : STD_LOGIC;
  signal VBlankA1_s_i_11_n_0 : STD_LOGIC;
  signal VBlankA1_s_i_12_n_0 : STD_LOGIC;
  signal VBlankA1_s_i_13_n_0 : STD_LOGIC;
  signal VBlankA1_s_i_14_n_0 : STD_LOGIC;
  signal VBlankA1_s_i_15_n_0 : STD_LOGIC;
  signal VBlankA1_s_i_16_n_0 : STD_LOGIC;
  signal VBlankA1_s_i_17_n_0 : STD_LOGIC;
  signal VBlankA1_s_i_18_n_0 : STD_LOGIC;
  signal VBlankA1_s_i_19_n_0 : STD_LOGIC;
  signal VBlankA1_s_i_1_n_0 : STD_LOGIC;
  signal VBlankA1_s_i_20_n_0 : STD_LOGIC;
  signal VBlankA1_s_i_21_n_0 : STD_LOGIC;
  signal VBlankA1_s_i_22_n_0 : STD_LOGIC;
  signal VBlankA1_s_i_4_n_0 : STD_LOGIC;
  signal VBlankA1_s_i_5_n_0 : STD_LOGIC;
  signal VBlankA1_s_i_7_n_0 : STD_LOGIC;
  signal VBlankA1_s_i_8_n_0 : STD_LOGIC;
  signal VBlankA1_s_i_9_n_0 : STD_LOGIC;
  signal VBlankA1_s_reg_i_3_n_0 : STD_LOGIC;
  signal VBlankA1_s_reg_i_3_n_1 : STD_LOGIC;
  signal VBlankA1_s_reg_i_3_n_2 : STD_LOGIC;
  signal VBlankA1_s_reg_i_3_n_3 : STD_LOGIC;
  signal VBlankA1_s_reg_i_6_n_0 : STD_LOGIC;
  signal VBlankA1_s_reg_i_6_n_1 : STD_LOGIC;
  signal VBlankA1_s_reg_i_6_n_2 : STD_LOGIC;
  signal VBlankA1_s_reg_i_6_n_3 : STD_LOGIC;
  signal VSyncA1_s_i_1_n_0 : STD_LOGIC;
  signal VSyncA1_s_i_2_n_0 : STD_LOGIC;
  signal VSyncA1_s_reg_n_0 : STD_LOGIC;
  signal \VSyncState_s[0]_i_1_n_0\ : STD_LOGIC;
  signal \VSyncState_s[1]_i_10_n_0\ : STD_LOGIC;
  signal \VSyncState_s[1]_i_11_n_0\ : STD_LOGIC;
  signal \VSyncState_s[1]_i_12_n_0\ : STD_LOGIC;
  signal \VSyncState_s[1]_i_13_n_0\ : STD_LOGIC;
  signal \VSyncState_s[1]_i_14_n_0\ : STD_LOGIC;
  signal \VSyncState_s[1]_i_15_n_0\ : STD_LOGIC;
  signal \VSyncState_s[1]_i_16_n_0\ : STD_LOGIC;
  signal \VSyncState_s[1]_i_17_n_0\ : STD_LOGIC;
  signal \VSyncState_s[1]_i_18_n_0\ : STD_LOGIC;
  signal \VSyncState_s[1]_i_19_n_0\ : STD_LOGIC;
  signal \VSyncState_s[1]_i_1_n_0\ : STD_LOGIC;
  signal \VSyncState_s[1]_i_20_n_0\ : STD_LOGIC;
  signal \VSyncState_s[1]_i_21_n_0\ : STD_LOGIC;
  signal \VSyncState_s[1]_i_22_n_0\ : STD_LOGIC;
  signal \VSyncState_s[1]_i_23_n_0\ : STD_LOGIC;
  signal \VSyncState_s[1]_i_24_n_0\ : STD_LOGIC;
  signal \VSyncState_s[1]_i_2_n_0\ : STD_LOGIC;
  signal \VSyncState_s[1]_i_3_n_0\ : STD_LOGIC;
  signal \VSyncState_s[1]_i_6_n_0\ : STD_LOGIC;
  signal \VSyncState_s[1]_i_7_n_0\ : STD_LOGIC;
  signal \VSyncState_s[1]_i_9_n_0\ : STD_LOGIC;
  signal \VSyncState_s_reg[1]_i_4_n_3\ : STD_LOGIC;
  signal \VSyncState_s_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \VSyncState_s_reg[1]_i_5_n_1\ : STD_LOGIC;
  signal \VSyncState_s_reg[1]_i_5_n_2\ : STD_LOGIC;
  signal \VSyncState_s_reg[1]_i_5_n_3\ : STD_LOGIC;
  signal \VSyncState_s_reg[1]_i_8_n_0\ : STD_LOGIC;
  signal \VSyncState_s_reg[1]_i_8_n_1\ : STD_LOGIC;
  signal \VSyncState_s_reg[1]_i_8_n_2\ : STD_LOGIC;
  signal \VSyncState_s_reg[1]_i_8_n_3\ : STD_LOGIC;
  signal \VSyncState_s_reg_n_0_[0]\ : STD_LOGIC;
  signal \VSyncState_s_reg_n_0_[1]\ : STD_LOGIC;
  signal VSync_s_i_1_n_0 : STD_LOGIC;
  signal p_0_in5_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 17 downto 1 );
  signal v_HSyncCount_s : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \v_HSyncCount_s[0]_i_1_n_0\ : STD_LOGIC;
  signal \v_HSyncCount_s[10]_i_1_n_0\ : STD_LOGIC;
  signal \v_HSyncCount_s[11]_i_1_n_0\ : STD_LOGIC;
  signal \v_HSyncCount_s[12]_i_1_n_0\ : STD_LOGIC;
  signal \v_HSyncCount_s[12]_i_3_n_0\ : STD_LOGIC;
  signal \v_HSyncCount_s[12]_i_4_n_0\ : STD_LOGIC;
  signal \v_HSyncCount_s[12]_i_5_n_0\ : STD_LOGIC;
  signal \v_HSyncCount_s[12]_i_6_n_0\ : STD_LOGIC;
  signal \v_HSyncCount_s[13]_i_1_n_0\ : STD_LOGIC;
  signal \v_HSyncCount_s[14]_i_1_n_0\ : STD_LOGIC;
  signal \v_HSyncCount_s[15]_i_1_n_0\ : STD_LOGIC;
  signal \v_HSyncCount_s[16]_i_1_n_0\ : STD_LOGIC;
  signal \v_HSyncCount_s[16]_i_3_n_0\ : STD_LOGIC;
  signal \v_HSyncCount_s[16]_i_4_n_0\ : STD_LOGIC;
  signal \v_HSyncCount_s[16]_i_5_n_0\ : STD_LOGIC;
  signal \v_HSyncCount_s[16]_i_6_n_0\ : STD_LOGIC;
  signal \v_HSyncCount_s[17]_i_1_n_0\ : STD_LOGIC;
  signal \v_HSyncCount_s[17]_i_2_n_0\ : STD_LOGIC;
  signal \v_HSyncCount_s[17]_i_4_n_0\ : STD_LOGIC;
  signal \v_HSyncCount_s[1]_i_1_n_0\ : STD_LOGIC;
  signal \v_HSyncCount_s[2]_i_1_n_0\ : STD_LOGIC;
  signal \v_HSyncCount_s[3]_i_1_n_0\ : STD_LOGIC;
  signal \v_HSyncCount_s[4]_i_1_n_0\ : STD_LOGIC;
  signal \v_HSyncCount_s[4]_i_3_n_0\ : STD_LOGIC;
  signal \v_HSyncCount_s[4]_i_4_n_0\ : STD_LOGIC;
  signal \v_HSyncCount_s[4]_i_5_n_0\ : STD_LOGIC;
  signal \v_HSyncCount_s[4]_i_6_n_0\ : STD_LOGIC;
  signal \v_HSyncCount_s[5]_i_1_n_0\ : STD_LOGIC;
  signal \v_HSyncCount_s[6]_i_1_n_0\ : STD_LOGIC;
  signal \v_HSyncCount_s[7]_i_1_n_0\ : STD_LOGIC;
  signal \v_HSyncCount_s[8]_i_1_n_0\ : STD_LOGIC;
  signal \v_HSyncCount_s[8]_i_3_n_0\ : STD_LOGIC;
  signal \v_HSyncCount_s[8]_i_4_n_0\ : STD_LOGIC;
  signal \v_HSyncCount_s[8]_i_5_n_0\ : STD_LOGIC;
  signal \v_HSyncCount_s[8]_i_6_n_0\ : STD_LOGIC;
  signal \v_HSyncCount_s[9]_i_1_n_0\ : STD_LOGIC;
  signal \v_HSyncCount_s_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \v_HSyncCount_s_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \v_HSyncCount_s_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \v_HSyncCount_s_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \v_HSyncCount_s_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \v_HSyncCount_s_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \v_HSyncCount_s_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \v_HSyncCount_s_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \v_HSyncCount_s_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \v_HSyncCount_s_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \v_HSyncCount_s_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \v_HSyncCount_s_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \v_HSyncCount_s_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \v_HSyncCount_s_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \v_HSyncCount_s_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \v_HSyncCount_s_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal v_VSyncCount_s1 : STD_LOGIC;
  signal \v_VSyncCount_s[12]_i_3_n_0\ : STD_LOGIC;
  signal \v_VSyncCount_s[12]_i_4_n_0\ : STD_LOGIC;
  signal \v_VSyncCount_s[12]_i_5_n_0\ : STD_LOGIC;
  signal \v_VSyncCount_s[12]_i_6_n_0\ : STD_LOGIC;
  signal \v_VSyncCount_s[16]_i_3_n_0\ : STD_LOGIC;
  signal \v_VSyncCount_s[16]_i_4_n_0\ : STD_LOGIC;
  signal \v_VSyncCount_s[16]_i_5_n_0\ : STD_LOGIC;
  signal \v_VSyncCount_s[16]_i_6_n_0\ : STD_LOGIC;
  signal \v_VSyncCount_s[17]_i_11_n_0\ : STD_LOGIC;
  signal \v_VSyncCount_s[17]_i_12_n_0\ : STD_LOGIC;
  signal \v_VSyncCount_s[17]_i_13_n_0\ : STD_LOGIC;
  signal \v_VSyncCount_s[17]_i_14_n_0\ : STD_LOGIC;
  signal \v_VSyncCount_s[17]_i_15_n_0\ : STD_LOGIC;
  signal \v_VSyncCount_s[17]_i_16_n_0\ : STD_LOGIC;
  signal \v_VSyncCount_s[17]_i_17_n_0\ : STD_LOGIC;
  signal \v_VSyncCount_s[17]_i_18_n_0\ : STD_LOGIC;
  signal \v_VSyncCount_s[17]_i_19_n_0\ : STD_LOGIC;
  signal \v_VSyncCount_s[17]_i_1_n_0\ : STD_LOGIC;
  signal \v_VSyncCount_s[17]_i_20_n_0\ : STD_LOGIC;
  signal \v_VSyncCount_s[17]_i_21_n_0\ : STD_LOGIC;
  signal \v_VSyncCount_s[17]_i_22_n_0\ : STD_LOGIC;
  signal \v_VSyncCount_s[17]_i_23_n_0\ : STD_LOGIC;
  signal \v_VSyncCount_s[17]_i_24_n_0\ : STD_LOGIC;
  signal \v_VSyncCount_s[17]_i_25_n_0\ : STD_LOGIC;
  signal \v_VSyncCount_s[17]_i_26_n_0\ : STD_LOGIC;
  signal \v_VSyncCount_s[17]_i_3_n_0\ : STD_LOGIC;
  signal \v_VSyncCount_s[17]_i_6_n_0\ : STD_LOGIC;
  signal \v_VSyncCount_s[17]_i_8_n_0\ : STD_LOGIC;
  signal \v_VSyncCount_s[17]_i_9_n_0\ : STD_LOGIC;
  signal \v_VSyncCount_s[4]_i_3_n_0\ : STD_LOGIC;
  signal \v_VSyncCount_s[4]_i_4_n_0\ : STD_LOGIC;
  signal \v_VSyncCount_s[4]_i_5_n_0\ : STD_LOGIC;
  signal \v_VSyncCount_s[4]_i_6_n_0\ : STD_LOGIC;
  signal \v_VSyncCount_s[8]_i_3_n_0\ : STD_LOGIC;
  signal \v_VSyncCount_s[8]_i_4_n_0\ : STD_LOGIC;
  signal \v_VSyncCount_s[8]_i_5_n_0\ : STD_LOGIC;
  signal \v_VSyncCount_s[8]_i_6_n_0\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[17]_i_10_n_0\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[17]_i_10_n_1\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[17]_i_10_n_2\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[17]_i_10_n_3\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[17]_i_4_n_7\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[17]_i_5_n_3\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[17]_i_7_n_0\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[17]_i_7_n_1\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[17]_i_7_n_2\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[17]_i_7_n_3\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg_n_0_[0]\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg_n_0_[10]\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg_n_0_[11]\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg_n_0_[12]\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg_n_0_[13]\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg_n_0_[14]\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg_n_0_[15]\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg_n_0_[16]\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg_n_0_[17]\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg_n_0_[1]\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg_n_0_[2]\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg_n_0_[3]\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg_n_0_[4]\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg_n_0_[5]\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg_n_0_[6]\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg_n_0_[7]\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg_n_0_[8]\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg_n_0_[9]\ : STD_LOGIC;
  signal NLW_HSyncDone_s_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_HSyncDone_s_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_HSyncDone_s_reg_i_23_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_HSyncDone_s_reg_i_23_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_HSyncDone_s_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_HSyncDone_s_reg_i_6_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_HSyncState_s_reg[0]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_HSyncState_s_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_HSyncState_s_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_HSyncState_s_reg[0]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_HSyncState_s_reg[1]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_HSyncState_s_reg[1]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_HSyncState_s_reg[1]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_HSyncState_s_reg[1]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_HSyncState_s_reg[1]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_HSyncState_s_reg[1]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_HSyncState_s_reg[1]_i_36_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_HSyncState_s_reg[1]_i_36_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_HSyncState_s_reg[1]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_HSyncState_s_reg[1]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_VBlankA1_s_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_VBlankA1_s_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_VBlankA1_s_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_VBlankA1_s_reg_i_6_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_VSyncState_s_reg[1]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_VSyncState_s_reg[1]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_VSyncState_s_reg[1]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_VSyncState_s_reg[1]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_v_HSyncCount_s_reg[17]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_v_HSyncCount_s_reg[17]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_v_VSyncCount_s_reg[17]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_v_VSyncCount_s_reg[17]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_v_VSyncCount_s_reg[17]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_v_VSyncCount_s_reg[17]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_v_VSyncCount_s_reg[17]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_v_VSyncCount_s_reg[17]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of HSyncDone_s_i_1 : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \HSyncState_s[0]_i_2\ : label is "soft_lutpair54";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \HSyncState_s_reg[0]\ : label is "sequential";
  attribute safe_implementation : string;
  attribute safe_implementation of \HSyncState_s_reg[0]\ : label is "yes";
  attribute FSM_ENCODING of \HSyncState_s_reg[1]\ : label is "sequential";
  attribute safe_implementation of \HSyncState_s_reg[1]\ : label is "yes";
  attribute SOFT_HLUTNM of \VSyncState_s[0]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \VSyncState_s[1]_i_1\ : label is "soft_lutpair45";
  attribute FSM_ENCODING of \VSyncState_s_reg[0]\ : label is "sequential";
  attribute safe_implementation of \VSyncState_s_reg[0]\ : label is "yes";
  attribute FSM_ENCODING of \VSyncState_s_reg[1]\ : label is "sequential";
  attribute safe_implementation of \VSyncState_s_reg[1]\ : label is "yes";
  attribute SOFT_HLUTNM of \v_HSyncCount_s[0]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \v_HSyncCount_s[10]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \v_HSyncCount_s[11]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \v_HSyncCount_s[12]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \v_HSyncCount_s[13]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \v_HSyncCount_s[14]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \v_HSyncCount_s[15]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \v_HSyncCount_s[16]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \v_HSyncCount_s[17]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \v_HSyncCount_s[1]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \v_HSyncCount_s[2]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \v_HSyncCount_s[3]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \v_HSyncCount_s[4]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \v_HSyncCount_s[5]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \v_HSyncCount_s[6]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \v_HSyncCount_s[7]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \v_HSyncCount_s[8]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \v_HSyncCount_s[9]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \v_VSyncCount_s[0]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \v_VSyncCount_s[10]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \v_VSyncCount_s[11]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \v_VSyncCount_s[12]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \v_VSyncCount_s[13]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \v_VSyncCount_s[14]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \v_VSyncCount_s[15]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \v_VSyncCount_s[16]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \v_VSyncCount_s[17]_i_2\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \v_VSyncCount_s[1]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \v_VSyncCount_s[2]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \v_VSyncCount_s[3]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \v_VSyncCount_s[4]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \v_VSyncCount_s[5]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \v_VSyncCount_s[6]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \v_VSyncCount_s[7]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \v_VSyncCount_s[8]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \v_VSyncCount_s[9]_i_1\ : label is "soft_lutpair58";
begin
  VBlankA1_s <= \^vblanka1_s\;
DeA1_s_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4FFF40FF"
    )
        port map (
      I0 => HSyncState_s(0),
      I1 => p_0_in5_in,
      I2 => DeA1_s_i_2_n_0,
      I3 => empty,
      I4 => DeA1_s_reg_n_0,
      O => DeA1_s_i_1_n_0
    );
DeA1_s_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0000C0000000"
    )
        port map (
      I0 => \HSyncState_s_reg[1]_i_3_n_3\,
      I1 => \VSyncState_s_reg_n_0_[0]\,
      I2 => \VSyncState_s_reg_n_0_[1]\,
      I3 => p_0_in5_in,
      I4 => HSyncState_s(1),
      I5 => HSyncState_s(0),
      O => DeA1_s_i_2_n_0
    );
DeA1_s_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => DeA1_s_i_1_n_0,
      Q => DeA1_s_reg_n_0
    );
De_s_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => empty,
      CLR => reset,
      D => DeA1_s_reg_n_0,
      Q => rd_en
    );
HBlankA1_s_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0CCCCCC80008000"
    )
        port map (
      I0 => \HSyncState_s_reg[1]_i_3_n_3\,
      I1 => empty,
      I2 => HSyncState_s(0),
      I3 => HSyncState_s(1),
      I4 => p_0_in5_in,
      I5 => HBlankA1_s,
      O => HBlankA1_s_i_1_n_0
    );
HBlankA1_s_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => HBlankA1_s_i_1_n_0,
      Q => HBlankA1_s
    );
HBlank_s_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => empty,
      CLR => reset,
      D => HBlankA1_s,
      Q => syncgen_hblank
    );
HSyncA1_s_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6FFFFFF06000000"
    )
        port map (
      I0 => HSyncState_s(0),
      I1 => \slv_reg25_reg[16]\(15),
      I2 => HSyncState_s(1),
      I3 => empty,
      I4 => \HSyncState_s[0]_i_2_n_0\,
      I5 => HSyncA1_s,
      O => HSyncA1_s_i_1_n_0
    );
HSyncA1_s_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => HSyncA1_s_i_1_n_0,
      Q => HSyncA1_s
    );
HSyncDone_s_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => HSyncState_s(1),
      I1 => HSyncState_s(0),
      I2 => HSyncDone_s_reg_i_2_n_3,
      O => HSyncDone_s_i_1_n_0
    );
HSyncDone_s_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => v_HSyncCount_s(9),
      I1 => HSyncDone_s_reg_i_24_n_7,
      I2 => v_HSyncCount_s(8),
      I3 => HSyncDone_s_reg_i_25_n_4,
      O => HSyncDone_s_i_10_n_0
    );
HSyncDone_s_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => HSyncDone_s_reg_i_23_n_5,
      I1 => v_HSyncCount_s(15),
      I2 => HSyncDone_s_reg_i_23_n_6,
      I3 => v_HSyncCount_s(14),
      O => HSyncDone_s_i_11_n_0
    );
HSyncDone_s_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => HSyncDone_s_reg_i_23_n_7,
      I1 => v_HSyncCount_s(13),
      I2 => HSyncDone_s_reg_i_24_n_4,
      I3 => v_HSyncCount_s(12),
      O => HSyncDone_s_i_12_n_0
    );
HSyncDone_s_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => HSyncDone_s_reg_i_24_n_5,
      I1 => v_HSyncCount_s(11),
      I2 => HSyncDone_s_reg_i_24_n_6,
      I3 => v_HSyncCount_s(10),
      O => HSyncDone_s_i_13_n_0
    );
HSyncDone_s_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => HSyncDone_s_reg_i_24_n_7,
      I1 => v_HSyncCount_s(9),
      I2 => HSyncDone_s_reg_i_25_n_4,
      I3 => v_HSyncCount_s(8),
      O => HSyncDone_s_i_14_n_0
    );
HSyncDone_s_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => v_HSyncCount_s(7),
      I1 => HSyncDone_s_reg_i_25_n_5,
      I2 => v_HSyncCount_s(6),
      I3 => HSyncDone_s_reg_i_25_n_6,
      O => HSyncDone_s_i_15_n_0
    );
HSyncDone_s_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => v_HSyncCount_s(5),
      I1 => HSyncDone_s_reg_i_25_n_7,
      I2 => v_HSyncCount_s(4),
      I3 => HSyncDone_s_reg_i_26_n_4,
      O => HSyncDone_s_i_16_n_0
    );
HSyncDone_s_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => v_HSyncCount_s(3),
      I1 => HSyncDone_s_reg_i_26_n_5,
      I2 => v_HSyncCount_s(2),
      I3 => HSyncDone_s_reg_i_26_n_6,
      O => HSyncDone_s_i_17_n_0
    );
HSyncDone_s_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B222"
    )
        port map (
      I0 => v_HSyncCount_s(1),
      I1 => HSyncDone_s_reg_i_26_n_7,
      I2 => \slv_reg24_reg[31]\(1),
      I3 => v_HSyncCount_s(0),
      O => HSyncDone_s_i_18_n_0
    );
HSyncDone_s_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => HSyncDone_s_reg_i_25_n_5,
      I1 => v_HSyncCount_s(7),
      I2 => HSyncDone_s_reg_i_25_n_6,
      I3 => v_HSyncCount_s(6),
      O => HSyncDone_s_i_19_n_0
    );
HSyncDone_s_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => HSyncDone_s_reg_i_25_n_7,
      I1 => v_HSyncCount_s(5),
      I2 => HSyncDone_s_reg_i_26_n_4,
      I3 => v_HSyncCount_s(4),
      O => HSyncDone_s_i_20_n_0
    );
HSyncDone_s_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => HSyncDone_s_reg_i_26_n_5,
      I1 => v_HSyncCount_s(3),
      I2 => HSyncDone_s_reg_i_26_n_6,
      I3 => v_HSyncCount_s(2),
      O => HSyncDone_s_i_21_n_0
    );
HSyncDone_s_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => HSyncDone_s_reg_i_26_n_7,
      I1 => v_HSyncCount_s(1),
      I2 => \slv_reg24_reg[31]\(1),
      I3 => v_HSyncCount_s(0),
      O => HSyncDone_s_i_22_n_0
    );
HSyncDone_s_i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg24_reg[31]\(16),
      O => HSyncDone_s_i_27_n_0
    );
HSyncDone_s_i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg24_reg[31]\(15),
      O => HSyncDone_s_i_28_n_0
    );
HSyncDone_s_i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg24_reg[31]\(14),
      O => HSyncDone_s_i_29_n_0
    );
HSyncDone_s_i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg24_reg[31]\(13),
      O => HSyncDone_s_i_30_n_0
    );
HSyncDone_s_i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg24_reg[31]\(12),
      O => HSyncDone_s_i_31_n_0
    );
HSyncDone_s_i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg24_reg[31]\(11),
      O => HSyncDone_s_i_32_n_0
    );
HSyncDone_s_i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg24_reg[31]\(10),
      O => HSyncDone_s_i_33_n_0
    );
HSyncDone_s_i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg24_reg[31]\(9),
      O => HSyncDone_s_i_34_n_0
    );
HSyncDone_s_i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg24_reg[31]\(8),
      O => HSyncDone_s_i_35_n_0
    );
HSyncDone_s_i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg24_reg[31]\(7),
      O => HSyncDone_s_i_36_n_0
    );
HSyncDone_s_i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg24_reg[31]\(6),
      O => HSyncDone_s_i_37_n_0
    );
HSyncDone_s_i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg24_reg[31]\(5),
      O => HSyncDone_s_i_38_n_0
    );
HSyncDone_s_i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg24_reg[31]\(4),
      O => HSyncDone_s_i_39_n_0
    );
HSyncDone_s_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => v_HSyncCount_s(16),
      I1 => v_HSyncCount_s(17),
      O => HSyncDone_s_i_4_n_0
    );
HSyncDone_s_i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg24_reg[31]\(3),
      O => HSyncDone_s_i_40_n_0
    );
HSyncDone_s_i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg24_reg[31]\(2),
      O => HSyncDone_s_i_41_n_0
    );
HSyncDone_s_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => v_HSyncCount_s(16),
      I1 => v_HSyncCount_s(17),
      O => HSyncDone_s_i_5_n_0
    );
HSyncDone_s_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => v_HSyncCount_s(15),
      I1 => HSyncDone_s_reg_i_23_n_5,
      I2 => v_HSyncCount_s(14),
      I3 => HSyncDone_s_reg_i_23_n_6,
      O => HSyncDone_s_i_7_n_0
    );
HSyncDone_s_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => v_HSyncCount_s(13),
      I1 => HSyncDone_s_reg_i_23_n_7,
      I2 => v_HSyncCount_s(12),
      I3 => HSyncDone_s_reg_i_24_n_4,
      O => HSyncDone_s_i_8_n_0
    );
HSyncDone_s_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => v_HSyncCount_s(11),
      I1 => HSyncDone_s_reg_i_24_n_5,
      I2 => v_HSyncCount_s(10),
      I3 => HSyncDone_s_reg_i_24_n_6,
      O => HSyncDone_s_i_9_n_0
    );
HSyncDone_s_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => empty,
      CLR => reset,
      D => HSyncDone_s_i_1_n_0,
      Q => HSyncDone_s
    );
HSyncDone_s_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => HSyncDone_s_reg_i_3_n_0,
      CO(3 downto 1) => NLW_HSyncDone_s_reg_i_2_CO_UNCONNECTED(3 downto 1),
      CO(0) => HSyncDone_s_reg_i_2_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => HSyncDone_s_i_4_n_0,
      O(3 downto 0) => NLW_HSyncDone_s_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => HSyncDone_s_i_5_n_0
    );
HSyncDone_s_reg_i_23: unisim.vcomponents.CARRY4
     port map (
      CI => HSyncDone_s_reg_i_24_n_0,
      CO(3 downto 2) => NLW_HSyncDone_s_reg_i_23_CO_UNCONNECTED(3 downto 2),
      CO(1) => HSyncDone_s_reg_i_23_n_2,
      CO(0) => HSyncDone_s_reg_i_23_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \slv_reg24_reg[31]\(15 downto 14),
      O(3) => NLW_HSyncDone_s_reg_i_23_O_UNCONNECTED(3),
      O(2) => HSyncDone_s_reg_i_23_n_5,
      O(1) => HSyncDone_s_reg_i_23_n_6,
      O(0) => HSyncDone_s_reg_i_23_n_7,
      S(3) => '0',
      S(2) => HSyncDone_s_i_27_n_0,
      S(1) => HSyncDone_s_i_28_n_0,
      S(0) => HSyncDone_s_i_29_n_0
    );
HSyncDone_s_reg_i_24: unisim.vcomponents.CARRY4
     port map (
      CI => HSyncDone_s_reg_i_25_n_0,
      CO(3) => HSyncDone_s_reg_i_24_n_0,
      CO(2) => HSyncDone_s_reg_i_24_n_1,
      CO(1) => HSyncDone_s_reg_i_24_n_2,
      CO(0) => HSyncDone_s_reg_i_24_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \slv_reg24_reg[31]\(13 downto 10),
      O(3) => HSyncDone_s_reg_i_24_n_4,
      O(2) => HSyncDone_s_reg_i_24_n_5,
      O(1) => HSyncDone_s_reg_i_24_n_6,
      O(0) => HSyncDone_s_reg_i_24_n_7,
      S(3) => HSyncDone_s_i_30_n_0,
      S(2) => HSyncDone_s_i_31_n_0,
      S(1) => HSyncDone_s_i_32_n_0,
      S(0) => HSyncDone_s_i_33_n_0
    );
HSyncDone_s_reg_i_25: unisim.vcomponents.CARRY4
     port map (
      CI => HSyncDone_s_reg_i_26_n_0,
      CO(3) => HSyncDone_s_reg_i_25_n_0,
      CO(2) => HSyncDone_s_reg_i_25_n_1,
      CO(1) => HSyncDone_s_reg_i_25_n_2,
      CO(0) => HSyncDone_s_reg_i_25_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \slv_reg24_reg[31]\(9 downto 6),
      O(3) => HSyncDone_s_reg_i_25_n_4,
      O(2) => HSyncDone_s_reg_i_25_n_5,
      O(1) => HSyncDone_s_reg_i_25_n_6,
      O(0) => HSyncDone_s_reg_i_25_n_7,
      S(3) => HSyncDone_s_i_34_n_0,
      S(2) => HSyncDone_s_i_35_n_0,
      S(1) => HSyncDone_s_i_36_n_0,
      S(0) => HSyncDone_s_i_37_n_0
    );
HSyncDone_s_reg_i_26: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => HSyncDone_s_reg_i_26_n_0,
      CO(2) => HSyncDone_s_reg_i_26_n_1,
      CO(1) => HSyncDone_s_reg_i_26_n_2,
      CO(0) => HSyncDone_s_reg_i_26_n_3,
      CYINIT => \slv_reg24_reg[31]\(1),
      DI(3 downto 0) => \slv_reg24_reg[31]\(5 downto 2),
      O(3) => HSyncDone_s_reg_i_26_n_4,
      O(2) => HSyncDone_s_reg_i_26_n_5,
      O(1) => HSyncDone_s_reg_i_26_n_6,
      O(0) => HSyncDone_s_reg_i_26_n_7,
      S(3) => HSyncDone_s_i_38_n_0,
      S(2) => HSyncDone_s_i_39_n_0,
      S(1) => HSyncDone_s_i_40_n_0,
      S(0) => HSyncDone_s_i_41_n_0
    );
HSyncDone_s_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => HSyncDone_s_reg_i_6_n_0,
      CO(3) => HSyncDone_s_reg_i_3_n_0,
      CO(2) => HSyncDone_s_reg_i_3_n_1,
      CO(1) => HSyncDone_s_reg_i_3_n_2,
      CO(0) => HSyncDone_s_reg_i_3_n_3,
      CYINIT => '0',
      DI(3) => HSyncDone_s_i_7_n_0,
      DI(2) => HSyncDone_s_i_8_n_0,
      DI(1) => HSyncDone_s_i_9_n_0,
      DI(0) => HSyncDone_s_i_10_n_0,
      O(3 downto 0) => NLW_HSyncDone_s_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => HSyncDone_s_i_11_n_0,
      S(2) => HSyncDone_s_i_12_n_0,
      S(1) => HSyncDone_s_i_13_n_0,
      S(0) => HSyncDone_s_i_14_n_0
    );
HSyncDone_s_reg_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => HSyncDone_s_reg_i_6_n_0,
      CO(2) => HSyncDone_s_reg_i_6_n_1,
      CO(1) => HSyncDone_s_reg_i_6_n_2,
      CO(0) => HSyncDone_s_reg_i_6_n_3,
      CYINIT => '1',
      DI(3) => HSyncDone_s_i_15_n_0,
      DI(2) => HSyncDone_s_i_16_n_0,
      DI(1) => HSyncDone_s_i_17_n_0,
      DI(0) => HSyncDone_s_i_18_n_0,
      O(3 downto 0) => NLW_HSyncDone_s_reg_i_6_O_UNCONNECTED(3 downto 0),
      S(3) => HSyncDone_s_i_19_n_0,
      S(2) => HSyncDone_s_i_20_n_0,
      S(1) => HSyncDone_s_i_21_n_0,
      S(0) => HSyncDone_s_i_22_n_0
    );
\HSyncState_s[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05CAFFFFF5CAFFFF"
    )
        port map (
      I0 => \HSyncState_s[0]_i_2_n_0\,
      I1 => p_0_in5_in,
      I2 => HSyncState_s(1),
      I3 => HSyncState_s(0),
      I4 => empty,
      I5 => \HSyncState_s_reg[1]_i_3_n_3\,
      O => \HSyncState_s[0]_i_1_n_0\
    );
\HSyncState_s[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => v_HSyncCount_s(11),
      I1 => \slv_reg25_reg[28]\(2),
      I2 => v_HSyncCount_s(10),
      I3 => \slv_reg25_reg[28]\(1),
      O => \HSyncState_s[0]_i_10_n_0\
    );
\HSyncState_s[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => v_HSyncCount_s(9),
      I1 => \slv_reg25_reg[28]\(0),
      I2 => v_HSyncCount_s(8),
      I3 => \slv_reg25_reg[24]\(3),
      O => \HSyncState_s[0]_i_11_n_0\
    );
\HSyncState_s[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \slv_reg25_reg[30]\(2),
      I1 => v_HSyncCount_s(15),
      I2 => \slv_reg25_reg[30]\(1),
      I3 => v_HSyncCount_s(14),
      O => \HSyncState_s[0]_i_12_n_0\
    );
\HSyncState_s[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \slv_reg25_reg[30]\(0),
      I1 => v_HSyncCount_s(13),
      I2 => \slv_reg25_reg[28]\(3),
      I3 => v_HSyncCount_s(12),
      O => \HSyncState_s[0]_i_13_n_0\
    );
\HSyncState_s[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \slv_reg25_reg[28]\(2),
      I1 => v_HSyncCount_s(11),
      I2 => \slv_reg25_reg[28]\(1),
      I3 => v_HSyncCount_s(10),
      O => \HSyncState_s[0]_i_14_n_0\
    );
\HSyncState_s[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \slv_reg25_reg[28]\(0),
      I1 => v_HSyncCount_s(9),
      I2 => \slv_reg25_reg[24]\(3),
      I3 => v_HSyncCount_s(8),
      O => \HSyncState_s[0]_i_15_n_0\
    );
\HSyncState_s[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => v_HSyncCount_s(7),
      I1 => \slv_reg25_reg[24]\(2),
      I2 => v_HSyncCount_s(6),
      I3 => \slv_reg25_reg[24]\(1),
      O => \HSyncState_s[0]_i_16_n_0\
    );
\HSyncState_s[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => v_HSyncCount_s(5),
      I1 => \slv_reg25_reg[24]\(0),
      I2 => v_HSyncCount_s(4),
      I3 => O(3),
      O => \HSyncState_s[0]_i_17_n_0\
    );
\HSyncState_s[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => v_HSyncCount_s(3),
      I1 => O(2),
      I2 => v_HSyncCount_s(2),
      I3 => O(1),
      O => \HSyncState_s[0]_i_18_n_0\
    );
\HSyncState_s[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B222"
    )
        port map (
      I0 => v_HSyncCount_s(1),
      I1 => O(0),
      I2 => \slv_reg25_reg[16]\(16),
      I3 => v_HSyncCount_s(0),
      O => \HSyncState_s[0]_i_19_n_0\
    );
\HSyncState_s[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HSyncState_s_reg[1]_i_2_n_3\,
      I1 => HSyncState_s(0),
      I2 => HSyncDone_s_reg_i_2_n_3,
      O => \HSyncState_s[0]_i_2_n_0\
    );
\HSyncState_s[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \slv_reg25_reg[24]\(2),
      I1 => v_HSyncCount_s(7),
      I2 => \slv_reg25_reg[24]\(1),
      I3 => v_HSyncCount_s(6),
      O => \HSyncState_s[0]_i_20_n_0\
    );
\HSyncState_s[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \slv_reg25_reg[24]\(0),
      I1 => v_HSyncCount_s(5),
      I2 => O(3),
      I3 => v_HSyncCount_s(4),
      O => \HSyncState_s[0]_i_21_n_0\
    );
\HSyncState_s[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => O(2),
      I1 => v_HSyncCount_s(3),
      I2 => O(1),
      I3 => v_HSyncCount_s(2),
      O => \HSyncState_s[0]_i_22_n_0\
    );
\HSyncState_s[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => O(0),
      I1 => v_HSyncCount_s(1),
      I2 => \slv_reg25_reg[16]\(16),
      I3 => v_HSyncCount_s(0),
      O => \HSyncState_s[0]_i_23_n_0\
    );
\HSyncState_s[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => v_HSyncCount_s(16),
      I1 => v_HSyncCount_s(17),
      O => \HSyncState_s[0]_i_5_n_0\
    );
\HSyncState_s[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => v_HSyncCount_s(16),
      I1 => v_HSyncCount_s(17),
      O => \HSyncState_s[0]_i_6_n_0\
    );
\HSyncState_s[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => v_HSyncCount_s(15),
      I1 => \slv_reg25_reg[30]\(2),
      I2 => v_HSyncCount_s(14),
      I3 => \slv_reg25_reg[30]\(1),
      O => \HSyncState_s[0]_i_8_n_0\
    );
\HSyncState_s[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => v_HSyncCount_s(13),
      I1 => \slv_reg25_reg[30]\(0),
      I2 => v_HSyncCount_s(12),
      I3 => \slv_reg25_reg[28]\(3),
      O => \HSyncState_s[0]_i_9_n_0\
    );
\HSyncState_s[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6F2FEFAF"
    )
        port map (
      I0 => HSyncState_s(1),
      I1 => HSyncState_s(0),
      I2 => empty,
      I3 => \HSyncState_s_reg[1]_i_2_n_3\,
      I4 => \HSyncState_s_reg[1]_i_3_n_3\,
      O => \HSyncState_s[1]_i_1_n_0\
    );
\HSyncState_s[1]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \HSyncState_s_reg[1]_i_36_n_6\,
      I1 => v_HSyncCount_s(14),
      I2 => v_HSyncCount_s(15),
      O => \HSyncState_s[1]_i_11_n_0\
    );
\HSyncState_s[1]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => v_HSyncCount_s(13),
      I1 => \HSyncState_s_reg[1]_i_36_n_7\,
      I2 => v_HSyncCount_s(12),
      I3 => \HSyncState_s_reg[1]_i_37_n_4\,
      O => \HSyncState_s[1]_i_12_n_0\
    );
\HSyncState_s[1]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => v_HSyncCount_s(11),
      I1 => \HSyncState_s_reg[1]_i_37_n_5\,
      I2 => v_HSyncCount_s(10),
      I3 => \HSyncState_s_reg[1]_i_37_n_6\,
      O => \HSyncState_s[1]_i_13_n_0\
    );
\HSyncState_s[1]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => v_HSyncCount_s(9),
      I1 => \HSyncState_s_reg[1]_i_37_n_7\,
      I2 => v_HSyncCount_s(8),
      I3 => \HSyncState_s_reg[1]_i_38_n_4\,
      O => \HSyncState_s[1]_i_14_n_0\
    );
\HSyncState_s[1]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \HSyncState_s_reg[1]_i_36_n_6\,
      I1 => v_HSyncCount_s(14),
      I2 => v_HSyncCount_s(15),
      O => \HSyncState_s[1]_i_15_n_0\
    );
\HSyncState_s[1]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \HSyncState_s_reg[1]_i_36_n_7\,
      I1 => v_HSyncCount_s(13),
      I2 => \HSyncState_s_reg[1]_i_37_n_4\,
      I3 => v_HSyncCount_s(12),
      O => \HSyncState_s[1]_i_16_n_0\
    );
\HSyncState_s[1]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \HSyncState_s_reg[1]_i_37_n_5\,
      I1 => v_HSyncCount_s(11),
      I2 => \HSyncState_s_reg[1]_i_37_n_6\,
      I3 => v_HSyncCount_s(10),
      O => \HSyncState_s[1]_i_17_n_0\
    );
\HSyncState_s[1]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \HSyncState_s_reg[1]_i_37_n_7\,
      I1 => v_HSyncCount_s(9),
      I2 => \HSyncState_s_reg[1]_i_38_n_4\,
      I3 => v_HSyncCount_s(8),
      O => \HSyncState_s[1]_i_18_n_0\
    );
\HSyncState_s[1]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => v_HSyncCount_s(15),
      I1 => minusOp(14),
      I2 => v_HSyncCount_s(14),
      I3 => minusOp(13),
      O => \HSyncState_s[1]_i_20_n_0\
    );
\HSyncState_s[1]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => v_HSyncCount_s(13),
      I1 => minusOp(11),
      I2 => v_HSyncCount_s(12),
      I3 => minusOp(12),
      O => \HSyncState_s[1]_i_21_n_0\
    );
\HSyncState_s[1]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => v_HSyncCount_s(11),
      I1 => minusOp(9),
      I2 => v_HSyncCount_s(10),
      I3 => minusOp(10),
      O => \HSyncState_s[1]_i_22_n_0\
    );
\HSyncState_s[1]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => v_HSyncCount_s(9),
      I1 => minusOp(7),
      I2 => v_HSyncCount_s(8),
      I3 => minusOp(8),
      O => \HSyncState_s[1]_i_23_n_0\
    );
\HSyncState_s[1]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => minusOp(14),
      I1 => v_HSyncCount_s(15),
      I2 => minusOp(13),
      I3 => v_HSyncCount_s(14),
      O => \HSyncState_s[1]_i_24_n_0\
    );
\HSyncState_s[1]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => minusOp(12),
      I1 => v_HSyncCount_s(13),
      I2 => minusOp(11),
      I3 => v_HSyncCount_s(12),
      O => \HSyncState_s[1]_i_25_n_0\
    );
\HSyncState_s[1]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => minusOp(10),
      I1 => v_HSyncCount_s(11),
      I2 => minusOp(9),
      I3 => v_HSyncCount_s(10),
      O => \HSyncState_s[1]_i_26_n_0\
    );
\HSyncState_s[1]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => minusOp(8),
      I1 => v_HSyncCount_s(9),
      I2 => minusOp(7),
      I3 => v_HSyncCount_s(8),
      O => \HSyncState_s[1]_i_27_n_0\
    );
\HSyncState_s[1]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => v_HSyncCount_s(7),
      I1 => \HSyncState_s_reg[1]_i_38_n_5\,
      I2 => v_HSyncCount_s(6),
      I3 => \HSyncState_s_reg[1]_i_38_n_6\,
      O => \HSyncState_s[1]_i_28_n_0\
    );
\HSyncState_s[1]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => v_HSyncCount_s(5),
      I1 => \HSyncState_s_reg[1]_i_38_n_7\,
      I2 => v_HSyncCount_s(4),
      I3 => \HSyncState_s_reg[1]_i_50_n_4\,
      O => \HSyncState_s[1]_i_29_n_0\
    );
\HSyncState_s[1]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => v_HSyncCount_s(3),
      I1 => \HSyncState_s_reg[1]_i_50_n_5\,
      I2 => v_HSyncCount_s(2),
      I3 => \HSyncState_s_reg[1]_i_50_n_6\,
      O => \HSyncState_s[1]_i_30_n_0\
    );
\HSyncState_s[1]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F08"
    )
        port map (
      I0 => v_HSyncCount_s(0),
      I1 => \slv_reg25_reg[16]\(0),
      I2 => \HSyncState_s_reg[1]_i_50_n_7\,
      I3 => v_HSyncCount_s(1),
      O => \HSyncState_s[1]_i_31_n_0\
    );
\HSyncState_s[1]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \HSyncState_s_reg[1]_i_38_n_5\,
      I1 => v_HSyncCount_s(7),
      I2 => \HSyncState_s_reg[1]_i_38_n_6\,
      I3 => v_HSyncCount_s(6),
      O => \HSyncState_s[1]_i_32_n_0\
    );
\HSyncState_s[1]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \HSyncState_s_reg[1]_i_38_n_7\,
      I1 => v_HSyncCount_s(5),
      I2 => \HSyncState_s_reg[1]_i_50_n_4\,
      I3 => v_HSyncCount_s(4),
      O => \HSyncState_s[1]_i_33_n_0\
    );
\HSyncState_s[1]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \HSyncState_s_reg[1]_i_50_n_5\,
      I1 => v_HSyncCount_s(3),
      I2 => \HSyncState_s_reg[1]_i_50_n_6\,
      I3 => v_HSyncCount_s(2),
      O => \HSyncState_s[1]_i_34_n_0\
    );
\HSyncState_s[1]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => v_HSyncCount_s(0),
      I1 => \slv_reg25_reg[16]\(0),
      I2 => \HSyncState_s_reg[1]_i_50_n_7\,
      I3 => v_HSyncCount_s(1),
      O => \HSyncState_s[1]_i_35_n_0\
    );
\HSyncState_s[1]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => v_HSyncCount_s(7),
      I1 => minusOp(5),
      I2 => v_HSyncCount_s(6),
      I3 => minusOp(6),
      O => \HSyncState_s[1]_i_39_n_0\
    );
\HSyncState_s[1]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => v_HSyncCount_s(5),
      I1 => minusOp(3),
      I2 => v_HSyncCount_s(4),
      I3 => minusOp(4),
      O => \HSyncState_s[1]_i_40_n_0\
    );
\HSyncState_s[1]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => v_HSyncCount_s(3),
      I1 => minusOp(1),
      I2 => v_HSyncCount_s(2),
      I3 => minusOp(2),
      O => \HSyncState_s[1]_i_41_n_0\
    );
\HSyncState_s[1]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F08"
    )
        port map (
      I0 => v_HSyncCount_s(0),
      I1 => \slv_reg24_reg[31]\(0),
      I2 => minusOp(0),
      I3 => v_HSyncCount_s(1),
      O => \HSyncState_s[1]_i_42_n_0\
    );
\HSyncState_s[1]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => minusOp(6),
      I1 => v_HSyncCount_s(7),
      I2 => minusOp(5),
      I3 => v_HSyncCount_s(6),
      O => \HSyncState_s[1]_i_43_n_0\
    );
\HSyncState_s[1]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => minusOp(4),
      I1 => v_HSyncCount_s(5),
      I2 => minusOp(3),
      I3 => v_HSyncCount_s(4),
      O => \HSyncState_s[1]_i_44_n_0\
    );
\HSyncState_s[1]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => minusOp(2),
      I1 => v_HSyncCount_s(3),
      I2 => minusOp(1),
      I3 => v_HSyncCount_s(2),
      O => \HSyncState_s[1]_i_45_n_0\
    );
\HSyncState_s[1]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => v_HSyncCount_s(0),
      I1 => \slv_reg24_reg[31]\(0),
      I2 => minusOp(0),
      I3 => v_HSyncCount_s(1),
      O => \HSyncState_s[1]_i_46_n_0\
    );
\HSyncState_s[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => v_HSyncCount_s(16),
      I1 => v_HSyncCount_s(17),
      O => \HSyncState_s[1]_i_5_n_0\
    );
\HSyncState_s[1]_i_51\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg25_reg[16]\(14),
      O => \HSyncState_s[1]_i_51_n_0\
    );
\HSyncState_s[1]_i_52\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg25_reg[16]\(13),
      O => \HSyncState_s[1]_i_52_n_0\
    );
\HSyncState_s[1]_i_53\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg25_reg[16]\(12),
      O => \HSyncState_s[1]_i_53_n_0\
    );
\HSyncState_s[1]_i_54\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg25_reg[16]\(11),
      O => \HSyncState_s[1]_i_54_n_0\
    );
\HSyncState_s[1]_i_55\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg25_reg[16]\(10),
      O => \HSyncState_s[1]_i_55_n_0\
    );
\HSyncState_s[1]_i_56\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg25_reg[16]\(9),
      O => \HSyncState_s[1]_i_56_n_0\
    );
\HSyncState_s[1]_i_57\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg25_reg[16]\(8),
      O => \HSyncState_s[1]_i_57_n_0\
    );
\HSyncState_s[1]_i_58\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg25_reg[16]\(7),
      O => \HSyncState_s[1]_i_58_n_0\
    );
\HSyncState_s[1]_i_59\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg25_reg[16]\(6),
      O => \HSyncState_s[1]_i_59_n_0\
    );
\HSyncState_s[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => v_HSyncCount_s(16),
      I1 => v_HSyncCount_s(17),
      O => \HSyncState_s[1]_i_6_n_0\
    );
\HSyncState_s[1]_i_60\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg25_reg[16]\(5),
      O => \HSyncState_s[1]_i_60_n_0\
    );
\HSyncState_s[1]_i_73\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg25_reg[16]\(4),
      O => \HSyncState_s[1]_i_73_n_0\
    );
\HSyncState_s[1]_i_74\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg25_reg[16]\(3),
      O => \HSyncState_s[1]_i_74_n_0\
    );
\HSyncState_s[1]_i_75\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg25_reg[16]\(2),
      O => \HSyncState_s[1]_i_75_n_0\
    );
\HSyncState_s[1]_i_76\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg25_reg[16]\(1),
      O => \HSyncState_s[1]_i_76_n_0\
    );
\HSyncState_s[1]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => v_HSyncCount_s(16),
      I1 => v_HSyncCount_s(17),
      O => \HSyncState_s[1]_i_8_n_0\
    );
\HSyncState_s[1]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => v_HSyncCount_s(16),
      I1 => v_HSyncCount_s(17),
      O => \HSyncState_s[1]_i_9_n_0\
    );
\HSyncState_s_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \HSyncState_s[0]_i_1_n_0\,
      Q => HSyncState_s(0)
    );
\HSyncState_s_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \HSyncState_s_reg[0]_i_4_n_0\,
      CO(3 downto 1) => \NLW_HSyncState_s_reg[0]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => p_0_in5_in,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \HSyncState_s[0]_i_5_n_0\,
      O(3 downto 0) => \NLW_HSyncState_s_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \HSyncState_s[0]_i_6_n_0\
    );
\HSyncState_s_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \HSyncState_s_reg[0]_i_7_n_0\,
      CO(3) => \HSyncState_s_reg[0]_i_4_n_0\,
      CO(2) => \HSyncState_s_reg[0]_i_4_n_1\,
      CO(1) => \HSyncState_s_reg[0]_i_4_n_2\,
      CO(0) => \HSyncState_s_reg[0]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \HSyncState_s[0]_i_8_n_0\,
      DI(2) => \HSyncState_s[0]_i_9_n_0\,
      DI(1) => \HSyncState_s[0]_i_10_n_0\,
      DI(0) => \HSyncState_s[0]_i_11_n_0\,
      O(3 downto 0) => \NLW_HSyncState_s_reg[0]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \HSyncState_s[0]_i_12_n_0\,
      S(2) => \HSyncState_s[0]_i_13_n_0\,
      S(1) => \HSyncState_s[0]_i_14_n_0\,
      S(0) => \HSyncState_s[0]_i_15_n_0\
    );
\HSyncState_s_reg[0]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \HSyncState_s_reg[0]_i_7_n_0\,
      CO(2) => \HSyncState_s_reg[0]_i_7_n_1\,
      CO(1) => \HSyncState_s_reg[0]_i_7_n_2\,
      CO(0) => \HSyncState_s_reg[0]_i_7_n_3\,
      CYINIT => '1',
      DI(3) => \HSyncState_s[0]_i_16_n_0\,
      DI(2) => \HSyncState_s[0]_i_17_n_0\,
      DI(1) => \HSyncState_s[0]_i_18_n_0\,
      DI(0) => \HSyncState_s[0]_i_19_n_0\,
      O(3 downto 0) => \NLW_HSyncState_s_reg[0]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \HSyncState_s[0]_i_20_n_0\,
      S(2) => \HSyncState_s[0]_i_21_n_0\,
      S(1) => \HSyncState_s[0]_i_22_n_0\,
      S(0) => \HSyncState_s[0]_i_23_n_0\
    );
\HSyncState_s_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \HSyncState_s[1]_i_1_n_0\,
      Q => HSyncState_s(1)
    );
\HSyncState_s_reg[1]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \HSyncState_s_reg[1]_i_10_n_0\,
      CO(2) => \HSyncState_s_reg[1]_i_10_n_1\,
      CO(1) => \HSyncState_s_reg[1]_i_10_n_2\,
      CO(0) => \HSyncState_s_reg[1]_i_10_n_3\,
      CYINIT => '1',
      DI(3) => \HSyncState_s[1]_i_28_n_0\,
      DI(2) => \HSyncState_s[1]_i_29_n_0\,
      DI(1) => \HSyncState_s[1]_i_30_n_0\,
      DI(0) => \HSyncState_s[1]_i_31_n_0\,
      O(3 downto 0) => \NLW_HSyncState_s_reg[1]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \HSyncState_s[1]_i_32_n_0\,
      S(2) => \HSyncState_s[1]_i_33_n_0\,
      S(1) => \HSyncState_s[1]_i_34_n_0\,
      S(0) => \HSyncState_s[1]_i_35_n_0\
    );
\HSyncState_s_reg[1]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \HSyncState_s_reg[1]_i_19_n_0\,
      CO(2) => \HSyncState_s_reg[1]_i_19_n_1\,
      CO(1) => \HSyncState_s_reg[1]_i_19_n_2\,
      CO(0) => \HSyncState_s_reg[1]_i_19_n_3\,
      CYINIT => '1',
      DI(3) => \HSyncState_s[1]_i_39_n_0\,
      DI(2) => \HSyncState_s[1]_i_40_n_0\,
      DI(1) => \HSyncState_s[1]_i_41_n_0\,
      DI(0) => \HSyncState_s[1]_i_42_n_0\,
      O(3 downto 0) => \NLW_HSyncState_s_reg[1]_i_19_O_UNCONNECTED\(3 downto 0),
      S(3) => \HSyncState_s[1]_i_43_n_0\,
      S(2) => \HSyncState_s[1]_i_44_n_0\,
      S(1) => \HSyncState_s[1]_i_45_n_0\,
      S(0) => \HSyncState_s[1]_i_46_n_0\
    );
\HSyncState_s_reg[1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \HSyncState_s_reg[1]_i_4_n_0\,
      CO(3 downto 1) => \NLW_HSyncState_s_reg[1]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \HSyncState_s_reg[1]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \HSyncState_s[1]_i_5_n_0\,
      O(3 downto 0) => \NLW_HSyncState_s_reg[1]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \HSyncState_s[1]_i_6_n_0\
    );
\HSyncState_s_reg[1]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \HSyncState_s_reg[1]_i_7_n_0\,
      CO(3 downto 1) => \NLW_HSyncState_s_reg[1]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \HSyncState_s_reg[1]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \HSyncState_s[1]_i_8_n_0\,
      O(3 downto 0) => \NLW_HSyncState_s_reg[1]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \HSyncState_s[1]_i_9_n_0\
    );
\HSyncState_s_reg[1]_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => \HSyncState_s_reg[1]_i_37_n_0\,
      CO(3 downto 1) => \NLW_HSyncState_s_reg[1]_i_36_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \HSyncState_s_reg[1]_i_36_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \slv_reg25_reg[16]\(13),
      O(3 downto 2) => \NLW_HSyncState_s_reg[1]_i_36_O_UNCONNECTED\(3 downto 2),
      O(1) => \HSyncState_s_reg[1]_i_36_n_6\,
      O(0) => \HSyncState_s_reg[1]_i_36_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \HSyncState_s[1]_i_51_n_0\,
      S(0) => \HSyncState_s[1]_i_52_n_0\
    );
\HSyncState_s_reg[1]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => \HSyncState_s_reg[1]_i_38_n_0\,
      CO(3) => \HSyncState_s_reg[1]_i_37_n_0\,
      CO(2) => \HSyncState_s_reg[1]_i_37_n_1\,
      CO(1) => \HSyncState_s_reg[1]_i_37_n_2\,
      CO(0) => \HSyncState_s_reg[1]_i_37_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \slv_reg25_reg[16]\(12 downto 9),
      O(3) => \HSyncState_s_reg[1]_i_37_n_4\,
      O(2) => \HSyncState_s_reg[1]_i_37_n_5\,
      O(1) => \HSyncState_s_reg[1]_i_37_n_6\,
      O(0) => \HSyncState_s_reg[1]_i_37_n_7\,
      S(3) => \HSyncState_s[1]_i_53_n_0\,
      S(2) => \HSyncState_s[1]_i_54_n_0\,
      S(1) => \HSyncState_s[1]_i_55_n_0\,
      S(0) => \HSyncState_s[1]_i_56_n_0\
    );
\HSyncState_s_reg[1]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => \HSyncState_s_reg[1]_i_50_n_0\,
      CO(3) => \HSyncState_s_reg[1]_i_38_n_0\,
      CO(2) => \HSyncState_s_reg[1]_i_38_n_1\,
      CO(1) => \HSyncState_s_reg[1]_i_38_n_2\,
      CO(0) => \HSyncState_s_reg[1]_i_38_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \slv_reg25_reg[16]\(8 downto 5),
      O(3) => \HSyncState_s_reg[1]_i_38_n_4\,
      O(2) => \HSyncState_s_reg[1]_i_38_n_5\,
      O(1) => \HSyncState_s_reg[1]_i_38_n_6\,
      O(0) => \HSyncState_s_reg[1]_i_38_n_7\,
      S(3) => \HSyncState_s[1]_i_57_n_0\,
      S(2) => \HSyncState_s[1]_i_58_n_0\,
      S(1) => \HSyncState_s[1]_i_59_n_0\,
      S(0) => \HSyncState_s[1]_i_60_n_0\
    );
\HSyncState_s_reg[1]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \HSyncState_s_reg[1]_i_10_n_0\,
      CO(3) => \HSyncState_s_reg[1]_i_4_n_0\,
      CO(2) => \HSyncState_s_reg[1]_i_4_n_1\,
      CO(1) => \HSyncState_s_reg[1]_i_4_n_2\,
      CO(0) => \HSyncState_s_reg[1]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \HSyncState_s[1]_i_11_n_0\,
      DI(2) => \HSyncState_s[1]_i_12_n_0\,
      DI(1) => \HSyncState_s[1]_i_13_n_0\,
      DI(0) => \HSyncState_s[1]_i_14_n_0\,
      O(3 downto 0) => \NLW_HSyncState_s_reg[1]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \HSyncState_s[1]_i_15_n_0\,
      S(2) => \HSyncState_s[1]_i_16_n_0\,
      S(1) => \HSyncState_s[1]_i_17_n_0\,
      S(0) => \HSyncState_s[1]_i_18_n_0\
    );
\HSyncState_s_reg[1]_i_50\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \HSyncState_s_reg[1]_i_50_n_0\,
      CO(2) => \HSyncState_s_reg[1]_i_50_n_1\,
      CO(1) => \HSyncState_s_reg[1]_i_50_n_2\,
      CO(0) => \HSyncState_s_reg[1]_i_50_n_3\,
      CYINIT => \slv_reg25_reg[16]\(0),
      DI(3 downto 0) => \slv_reg25_reg[16]\(4 downto 1),
      O(3) => \HSyncState_s_reg[1]_i_50_n_4\,
      O(2) => \HSyncState_s_reg[1]_i_50_n_5\,
      O(1) => \HSyncState_s_reg[1]_i_50_n_6\,
      O(0) => \HSyncState_s_reg[1]_i_50_n_7\,
      S(3) => \HSyncState_s[1]_i_73_n_0\,
      S(2) => \HSyncState_s[1]_i_74_n_0\,
      S(1) => \HSyncState_s[1]_i_75_n_0\,
      S(0) => \HSyncState_s[1]_i_76_n_0\
    );
\HSyncState_s_reg[1]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \HSyncState_s_reg[1]_i_19_n_0\,
      CO(3) => \HSyncState_s_reg[1]_i_7_n_0\,
      CO(2) => \HSyncState_s_reg[1]_i_7_n_1\,
      CO(1) => \HSyncState_s_reg[1]_i_7_n_2\,
      CO(0) => \HSyncState_s_reg[1]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \HSyncState_s[1]_i_20_n_0\,
      DI(2) => \HSyncState_s[1]_i_21_n_0\,
      DI(1) => \HSyncState_s[1]_i_22_n_0\,
      DI(0) => \HSyncState_s[1]_i_23_n_0\,
      O(3 downto 0) => \NLW_HSyncState_s_reg[1]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \HSyncState_s[1]_i_24_n_0\,
      S(2) => \HSyncState_s[1]_i_25_n_0\,
      S(1) => \HSyncState_s[1]_i_26_n_0\,
      S(0) => \HSyncState_s[1]_i_27_n_0\
    );
HSync_s_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => empty,
      CLR => reset,
      D => HSyncA1_s,
      Q => syncgen_hsync
    );
VBlankA1_s_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000080000000"
    )
        port map (
      I0 => \VSyncState_s_reg_n_0_[1]\,
      I1 => HSyncDone_s,
      I2 => v_VSyncCount_s1,
      I3 => \VSyncState_s_reg_n_0_[0]\,
      I4 => empty,
      I5 => \^vblanka1_s\,
      O => VBlankA1_s_i_1_n_0
    );
VBlankA1_s_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \v_VSyncCount_s_reg_n_0_[9]\,
      I1 => \slv_reg26_reg[12]\(0),
      I2 => \v_VSyncCount_s_reg_n_0_[8]\,
      I3 => \slv_reg26_reg[8]\(3),
      O => VBlankA1_s_i_10_n_0
    );
VBlankA1_s_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \slv_reg26_reg[14]\(2),
      I1 => \v_VSyncCount_s_reg_n_0_[15]\,
      I2 => \slv_reg26_reg[14]\(1),
      I3 => \v_VSyncCount_s_reg_n_0_[14]\,
      O => VBlankA1_s_i_11_n_0
    );
VBlankA1_s_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \slv_reg26_reg[14]\(0),
      I1 => \v_VSyncCount_s_reg_n_0_[13]\,
      I2 => \slv_reg26_reg[12]\(3),
      I3 => \v_VSyncCount_s_reg_n_0_[12]\,
      O => VBlankA1_s_i_12_n_0
    );
VBlankA1_s_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \slv_reg26_reg[12]\(2),
      I1 => \v_VSyncCount_s_reg_n_0_[11]\,
      I2 => \slv_reg26_reg[12]\(1),
      I3 => \v_VSyncCount_s_reg_n_0_[10]\,
      O => VBlankA1_s_i_13_n_0
    );
VBlankA1_s_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \slv_reg26_reg[12]\(0),
      I1 => \v_VSyncCount_s_reg_n_0_[9]\,
      I2 => \slv_reg26_reg[8]\(3),
      I3 => \v_VSyncCount_s_reg_n_0_[8]\,
      O => VBlankA1_s_i_14_n_0
    );
VBlankA1_s_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \v_VSyncCount_s_reg_n_0_[7]\,
      I1 => \slv_reg26_reg[8]\(2),
      I2 => \v_VSyncCount_s_reg_n_0_[6]\,
      I3 => \slv_reg26_reg[8]\(1),
      O => VBlankA1_s_i_15_n_0
    );
VBlankA1_s_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \v_VSyncCount_s_reg_n_0_[5]\,
      I1 => \slv_reg26_reg[8]\(0),
      I2 => \v_VSyncCount_s_reg_n_0_[4]\,
      I3 => \slv_reg26_reg[0]\(3),
      O => VBlankA1_s_i_16_n_0
    );
VBlankA1_s_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \v_VSyncCount_s_reg_n_0_[3]\,
      I1 => \slv_reg26_reg[0]\(2),
      I2 => \v_VSyncCount_s_reg_n_0_[2]\,
      I3 => \slv_reg26_reg[0]\(1),
      O => VBlankA1_s_i_17_n_0
    );
VBlankA1_s_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B222"
    )
        port map (
      I0 => \v_VSyncCount_s_reg_n_0_[1]\,
      I1 => \slv_reg26_reg[0]\(0),
      I2 => \v_VSyncCount_s_reg_n_0_[0]\,
      I3 => \slv_reg26_reg[16]\(0),
      O => VBlankA1_s_i_18_n_0
    );
VBlankA1_s_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \slv_reg26_reg[8]\(2),
      I1 => \v_VSyncCount_s_reg_n_0_[7]\,
      I2 => \slv_reg26_reg[8]\(1),
      I3 => \v_VSyncCount_s_reg_n_0_[6]\,
      O => VBlankA1_s_i_19_n_0
    );
VBlankA1_s_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \slv_reg26_reg[8]\(0),
      I1 => \v_VSyncCount_s_reg_n_0_[5]\,
      I2 => \slv_reg26_reg[0]\(3),
      I3 => \v_VSyncCount_s_reg_n_0_[4]\,
      O => VBlankA1_s_i_20_n_0
    );
VBlankA1_s_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \slv_reg26_reg[0]\(2),
      I1 => \v_VSyncCount_s_reg_n_0_[3]\,
      I2 => \slv_reg26_reg[0]\(1),
      I3 => \v_VSyncCount_s_reg_n_0_[2]\,
      O => VBlankA1_s_i_21_n_0
    );
VBlankA1_s_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \v_VSyncCount_s_reg_n_0_[0]\,
      I1 => \slv_reg26_reg[16]\(0),
      I2 => \slv_reg26_reg[0]\(0),
      I3 => \v_VSyncCount_s_reg_n_0_[1]\,
      O => VBlankA1_s_i_22_n_0
    );
VBlankA1_s_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \v_VSyncCount_s_reg_n_0_[16]\,
      I1 => \v_VSyncCount_s_reg_n_0_[17]\,
      O => VBlankA1_s_i_4_n_0
    );
VBlankA1_s_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \v_VSyncCount_s_reg_n_0_[16]\,
      I1 => \v_VSyncCount_s_reg_n_0_[17]\,
      O => VBlankA1_s_i_5_n_0
    );
VBlankA1_s_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \v_VSyncCount_s_reg_n_0_[15]\,
      I1 => \slv_reg26_reg[14]\(2),
      I2 => \v_VSyncCount_s_reg_n_0_[14]\,
      I3 => \slv_reg26_reg[14]\(1),
      O => VBlankA1_s_i_7_n_0
    );
VBlankA1_s_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \v_VSyncCount_s_reg_n_0_[13]\,
      I1 => \slv_reg26_reg[14]\(0),
      I2 => \v_VSyncCount_s_reg_n_0_[12]\,
      I3 => \slv_reg26_reg[12]\(3),
      O => VBlankA1_s_i_8_n_0
    );
VBlankA1_s_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \v_VSyncCount_s_reg_n_0_[11]\,
      I1 => \slv_reg26_reg[12]\(2),
      I2 => \v_VSyncCount_s_reg_n_0_[10]\,
      I3 => \slv_reg26_reg[12]\(1),
      O => VBlankA1_s_i_9_n_0
    );
VBlankA1_s_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => VBlankA1_s_i_1_n_0,
      Q => \^vblanka1_s\
    );
VBlankA1_s_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => VBlankA1_s_reg_i_3_n_0,
      CO(3 downto 1) => NLW_VBlankA1_s_reg_i_2_CO_UNCONNECTED(3 downto 1),
      CO(0) => v_VSyncCount_s1,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => VBlankA1_s_i_4_n_0,
      O(3 downto 0) => NLW_VBlankA1_s_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => VBlankA1_s_i_5_n_0
    );
VBlankA1_s_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => VBlankA1_s_reg_i_6_n_0,
      CO(3) => VBlankA1_s_reg_i_3_n_0,
      CO(2) => VBlankA1_s_reg_i_3_n_1,
      CO(1) => VBlankA1_s_reg_i_3_n_2,
      CO(0) => VBlankA1_s_reg_i_3_n_3,
      CYINIT => '0',
      DI(3) => VBlankA1_s_i_7_n_0,
      DI(2) => VBlankA1_s_i_8_n_0,
      DI(1) => VBlankA1_s_i_9_n_0,
      DI(0) => VBlankA1_s_i_10_n_0,
      O(3 downto 0) => NLW_VBlankA1_s_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => VBlankA1_s_i_11_n_0,
      S(2) => VBlankA1_s_i_12_n_0,
      S(1) => VBlankA1_s_i_13_n_0,
      S(0) => VBlankA1_s_i_14_n_0
    );
VBlankA1_s_reg_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => VBlankA1_s_reg_i_6_n_0,
      CO(2) => VBlankA1_s_reg_i_6_n_1,
      CO(1) => VBlankA1_s_reg_i_6_n_2,
      CO(0) => VBlankA1_s_reg_i_6_n_3,
      CYINIT => '1',
      DI(3) => VBlankA1_s_i_15_n_0,
      DI(2) => VBlankA1_s_i_16_n_0,
      DI(1) => VBlankA1_s_i_17_n_0,
      DI(0) => VBlankA1_s_i_18_n_0,
      O(3 downto 0) => NLW_VBlankA1_s_reg_i_6_O_UNCONNECTED(3 downto 0),
      S(3) => VBlankA1_s_i_19_n_0,
      S(2) => VBlankA1_s_i_20_n_0,
      S(1) => VBlankA1_s_i_21_n_0,
      S(0) => VBlankA1_s_i_22_n_0
    );
VBlank_s_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \v_VSyncCount_s[17]_i_1_n_0\,
      CLR => reset,
      D => \gen_fwft.empty_fwft_i_reg\,
      Q => syncgen_vblank
    );
VSyncA1_s_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2DFF2D00"
    )
        port map (
      I0 => empty,
      I1 => \VSyncState_s_reg_n_0_[0]\,
      I2 => \slv_reg27_reg[15]\(1),
      I3 => VSyncA1_s_i_2_n_0,
      I4 => VSyncA1_s_reg_n_0,
      O => VSyncA1_s_i_1_n_0
    );
VSyncA1_s_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333FB3B33333333"
    )
        port map (
      I0 => \VSyncState_s_reg[1]_i_4_n_3\,
      I1 => empty,
      I2 => \VSyncState_s_reg_n_0_[0]\,
      I3 => \v_VSyncCount_s_reg[17]_i_5_n_3\,
      I4 => \VSyncState_s_reg_n_0_[1]\,
      I5 => HSyncDone_s,
      O => VSyncA1_s_i_2_n_0
    );
VSyncA1_s_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => VSyncA1_s_i_1_n_0,
      Q => VSyncA1_s_reg_n_0
    );
\VSyncState_s[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F70"
    )
        port map (
      I0 => \VSyncState_s_reg_n_0_[1]\,
      I1 => empty,
      I2 => \VSyncState_s[1]_i_2_n_0\,
      I3 => \VSyncState_s_reg_n_0_[0]\,
      O => \VSyncState_s[0]_i_1_n_0\
    );
\VSyncState_s[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FB0"
    )
        port map (
      I0 => \VSyncState_s_reg_n_0_[0]\,
      I1 => empty,
      I2 => \VSyncState_s[1]_i_2_n_0\,
      I3 => \VSyncState_s_reg_n_0_[1]\,
      O => \VSyncState_s[1]_i_1_n_0\
    );
\VSyncState_s[1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \v_VSyncCount_s_reg_n_0_[13]\,
      I1 => \slv_reg26_reg[30]\(0),
      I2 => \v_VSyncCount_s_reg_n_0_[12]\,
      I3 => \slv_reg26_reg[28]\(3),
      O => \VSyncState_s[1]_i_10_n_0\
    );
\VSyncState_s[1]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \v_VSyncCount_s_reg_n_0_[11]\,
      I1 => \slv_reg26_reg[28]\(2),
      I2 => \v_VSyncCount_s_reg_n_0_[10]\,
      I3 => \slv_reg26_reg[28]\(1),
      O => \VSyncState_s[1]_i_11_n_0\
    );
\VSyncState_s[1]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \v_VSyncCount_s_reg_n_0_[9]\,
      I1 => \slv_reg26_reg[28]\(0),
      I2 => \v_VSyncCount_s_reg_n_0_[8]\,
      I3 => \slv_reg26_reg[24]\(3),
      O => \VSyncState_s[1]_i_12_n_0\
    );
\VSyncState_s[1]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \slv_reg26_reg[30]\(2),
      I1 => \v_VSyncCount_s_reg_n_0_[15]\,
      I2 => \slv_reg26_reg[30]\(1),
      I3 => \v_VSyncCount_s_reg_n_0_[14]\,
      O => \VSyncState_s[1]_i_13_n_0\
    );
\VSyncState_s[1]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \slv_reg26_reg[30]\(0),
      I1 => \v_VSyncCount_s_reg_n_0_[13]\,
      I2 => \slv_reg26_reg[28]\(3),
      I3 => \v_VSyncCount_s_reg_n_0_[12]\,
      O => \VSyncState_s[1]_i_14_n_0\
    );
\VSyncState_s[1]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \slv_reg26_reg[28]\(2),
      I1 => \v_VSyncCount_s_reg_n_0_[11]\,
      I2 => \slv_reg26_reg[28]\(1),
      I3 => \v_VSyncCount_s_reg_n_0_[10]\,
      O => \VSyncState_s[1]_i_15_n_0\
    );
\VSyncState_s[1]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \slv_reg26_reg[28]\(0),
      I1 => \v_VSyncCount_s_reg_n_0_[9]\,
      I2 => \slv_reg26_reg[24]\(3),
      I3 => \v_VSyncCount_s_reg_n_0_[8]\,
      O => \VSyncState_s[1]_i_16_n_0\
    );
\VSyncState_s[1]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \v_VSyncCount_s_reg_n_0_[7]\,
      I1 => \slv_reg26_reg[24]\(2),
      I2 => \v_VSyncCount_s_reg_n_0_[6]\,
      I3 => \slv_reg26_reg[24]\(1),
      O => \VSyncState_s[1]_i_17_n_0\
    );
\VSyncState_s[1]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \v_VSyncCount_s_reg_n_0_[5]\,
      I1 => \slv_reg26_reg[24]\(0),
      I2 => \v_VSyncCount_s_reg_n_0_[4]\,
      I3 => \slv_reg26_reg[16]_0\(3),
      O => \VSyncState_s[1]_i_18_n_0\
    );
\VSyncState_s[1]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \v_VSyncCount_s_reg_n_0_[3]\,
      I1 => \slv_reg26_reg[16]_0\(2),
      I2 => \v_VSyncCount_s_reg_n_0_[2]\,
      I3 => \slv_reg26_reg[16]_0\(1),
      O => \VSyncState_s[1]_i_19_n_0\
    );
\VSyncState_s[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAABBAABAAABAAA"
    )
        port map (
      I0 => \VSyncState_s[1]_i_3_n_0\,
      I1 => \VSyncState_s_reg_n_0_[0]\,
      I2 => \VSyncState_s_reg[1]_i_4_n_3\,
      I3 => HSyncDone_s,
      I4 => v_VSyncCount_s1,
      I5 => \VSyncState_s_reg_n_0_[1]\,
      O => \VSyncState_s[1]_i_2_n_0\
    );
\VSyncState_s[1]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B222"
    )
        port map (
      I0 => \v_VSyncCount_s_reg_n_0_[1]\,
      I1 => \slv_reg26_reg[16]_0\(0),
      I2 => \slv_reg26_reg[16]\(1),
      I3 => \v_VSyncCount_s_reg_n_0_[0]\,
      O => \VSyncState_s[1]_i_20_n_0\
    );
\VSyncState_s[1]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \slv_reg26_reg[24]\(2),
      I1 => \v_VSyncCount_s_reg_n_0_[7]\,
      I2 => \slv_reg26_reg[24]\(1),
      I3 => \v_VSyncCount_s_reg_n_0_[6]\,
      O => \VSyncState_s[1]_i_21_n_0\
    );
\VSyncState_s[1]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \slv_reg26_reg[24]\(0),
      I1 => \v_VSyncCount_s_reg_n_0_[5]\,
      I2 => \slv_reg26_reg[16]_0\(3),
      I3 => \v_VSyncCount_s_reg_n_0_[4]\,
      O => \VSyncState_s[1]_i_22_n_0\
    );
\VSyncState_s[1]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \slv_reg26_reg[16]_0\(2),
      I1 => \v_VSyncCount_s_reg_n_0_[3]\,
      I2 => \slv_reg26_reg[16]_0\(1),
      I3 => \v_VSyncCount_s_reg_n_0_[2]\,
      O => \VSyncState_s[1]_i_23_n_0\
    );
\VSyncState_s[1]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => \slv_reg26_reg[16]_0\(0),
      I1 => \v_VSyncCount_s_reg_n_0_[1]\,
      I2 => \slv_reg26_reg[16]\(1),
      I3 => \v_VSyncCount_s_reg_n_0_[0]\,
      O => \VSyncState_s[1]_i_24_n_0\
    );
\VSyncState_s[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2000FFFF"
    )
        port map (
      I0 => HSyncDone_s,
      I1 => \VSyncState_s_reg_n_0_[1]\,
      I2 => \v_VSyncCount_s_reg[17]_i_5_n_3\,
      I3 => \VSyncState_s_reg_n_0_[0]\,
      I4 => empty,
      O => \VSyncState_s[1]_i_3_n_0\
    );
\VSyncState_s[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \v_VSyncCount_s_reg_n_0_[16]\,
      I1 => \v_VSyncCount_s_reg_n_0_[17]\,
      O => \VSyncState_s[1]_i_6_n_0\
    );
\VSyncState_s[1]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \v_VSyncCount_s_reg_n_0_[16]\,
      I1 => \v_VSyncCount_s_reg_n_0_[17]\,
      O => \VSyncState_s[1]_i_7_n_0\
    );
\VSyncState_s[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \v_VSyncCount_s_reg_n_0_[15]\,
      I1 => \slv_reg26_reg[30]\(2),
      I2 => \v_VSyncCount_s_reg_n_0_[14]\,
      I3 => \slv_reg26_reg[30]\(1),
      O => \VSyncState_s[1]_i_9_n_0\
    );
\VSyncState_s_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \VSyncState_s[0]_i_1_n_0\,
      Q => \VSyncState_s_reg_n_0_[0]\
    );
\VSyncState_s_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \VSyncState_s[1]_i_1_n_0\,
      Q => \VSyncState_s_reg_n_0_[1]\
    );
\VSyncState_s_reg[1]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \VSyncState_s_reg[1]_i_5_n_0\,
      CO(3 downto 1) => \NLW_VSyncState_s_reg[1]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \VSyncState_s_reg[1]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \VSyncState_s[1]_i_6_n_0\,
      O(3 downto 0) => \NLW_VSyncState_s_reg[1]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \VSyncState_s[1]_i_7_n_0\
    );
\VSyncState_s_reg[1]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \VSyncState_s_reg[1]_i_8_n_0\,
      CO(3) => \VSyncState_s_reg[1]_i_5_n_0\,
      CO(2) => \VSyncState_s_reg[1]_i_5_n_1\,
      CO(1) => \VSyncState_s_reg[1]_i_5_n_2\,
      CO(0) => \VSyncState_s_reg[1]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \VSyncState_s[1]_i_9_n_0\,
      DI(2) => \VSyncState_s[1]_i_10_n_0\,
      DI(1) => \VSyncState_s[1]_i_11_n_0\,
      DI(0) => \VSyncState_s[1]_i_12_n_0\,
      O(3 downto 0) => \NLW_VSyncState_s_reg[1]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \VSyncState_s[1]_i_13_n_0\,
      S(2) => \VSyncState_s[1]_i_14_n_0\,
      S(1) => \VSyncState_s[1]_i_15_n_0\,
      S(0) => \VSyncState_s[1]_i_16_n_0\
    );
\VSyncState_s_reg[1]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \VSyncState_s_reg[1]_i_8_n_0\,
      CO(2) => \VSyncState_s_reg[1]_i_8_n_1\,
      CO(1) => \VSyncState_s_reg[1]_i_8_n_2\,
      CO(0) => \VSyncState_s_reg[1]_i_8_n_3\,
      CYINIT => '1',
      DI(3) => \VSyncState_s[1]_i_17_n_0\,
      DI(2) => \VSyncState_s[1]_i_18_n_0\,
      DI(1) => \VSyncState_s[1]_i_19_n_0\,
      DI(0) => \VSyncState_s[1]_i_20_n_0\,
      O(3 downto 0) => \NLW_VSyncState_s_reg[1]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \VSyncState_s[1]_i_21_n_0\,
      S(2) => \VSyncState_s[1]_i_22_n_0\,
      S(1) => \VSyncState_s[1]_i_23_n_0\,
      S(0) => \VSyncState_s[1]_i_24_n_0\
    );
VSync_s_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => VSyncA1_s_reg_n_0,
      I1 => empty,
      I2 => \slv_reg27_reg[15]\(1),
      O => VSync_s_i_1_n_0
    );
VSync_s_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \v_VSyncCount_s[17]_i_1_n_0\,
      CLR => reset,
      D => VSync_s_i_1_n_0,
      Q => syncgen_vsync
    );
\v_HSyncCount_s[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \v_HSyncCount_s[17]_i_2_n_0\,
      I1 => empty,
      I2 => v_HSyncCount_s(0),
      O => \v_HSyncCount_s[0]_i_1_n_0\
    );
\v_HSyncCount_s[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \v_HSyncCount_s[17]_i_2_n_0\,
      I1 => empty,
      I2 => plusOp(10),
      O => \v_HSyncCount_s[10]_i_1_n_0\
    );
\v_HSyncCount_s[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \v_HSyncCount_s[17]_i_2_n_0\,
      I1 => empty,
      I2 => plusOp(11),
      O => \v_HSyncCount_s[11]_i_1_n_0\
    );
\v_HSyncCount_s[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \v_HSyncCount_s[17]_i_2_n_0\,
      I1 => empty,
      I2 => plusOp(12),
      O => \v_HSyncCount_s[12]_i_1_n_0\
    );
\v_HSyncCount_s[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => v_HSyncCount_s(12),
      O => \v_HSyncCount_s[12]_i_3_n_0\
    );
\v_HSyncCount_s[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => v_HSyncCount_s(11),
      O => \v_HSyncCount_s[12]_i_4_n_0\
    );
\v_HSyncCount_s[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => v_HSyncCount_s(10),
      O => \v_HSyncCount_s[12]_i_5_n_0\
    );
\v_HSyncCount_s[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => v_HSyncCount_s(9),
      O => \v_HSyncCount_s[12]_i_6_n_0\
    );
\v_HSyncCount_s[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \v_HSyncCount_s[17]_i_2_n_0\,
      I1 => empty,
      I2 => plusOp(13),
      O => \v_HSyncCount_s[13]_i_1_n_0\
    );
\v_HSyncCount_s[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \v_HSyncCount_s[17]_i_2_n_0\,
      I1 => empty,
      I2 => plusOp(14),
      O => \v_HSyncCount_s[14]_i_1_n_0\
    );
\v_HSyncCount_s[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \v_HSyncCount_s[17]_i_2_n_0\,
      I1 => empty,
      I2 => plusOp(15),
      O => \v_HSyncCount_s[15]_i_1_n_0\
    );
\v_HSyncCount_s[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \v_HSyncCount_s[17]_i_2_n_0\,
      I1 => empty,
      I2 => plusOp(16),
      O => \v_HSyncCount_s[16]_i_1_n_0\
    );
\v_HSyncCount_s[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => v_HSyncCount_s(16),
      O => \v_HSyncCount_s[16]_i_3_n_0\
    );
\v_HSyncCount_s[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => v_HSyncCount_s(15),
      O => \v_HSyncCount_s[16]_i_4_n_0\
    );
\v_HSyncCount_s[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => v_HSyncCount_s(14),
      O => \v_HSyncCount_s[16]_i_5_n_0\
    );
\v_HSyncCount_s[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => v_HSyncCount_s(13),
      O => \v_HSyncCount_s[16]_i_6_n_0\
    );
\v_HSyncCount_s[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \v_HSyncCount_s[17]_i_2_n_0\,
      I1 => empty,
      I2 => plusOp(17),
      O => \v_HSyncCount_s[17]_i_1_n_0\
    );
\v_HSyncCount_s[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055330FFF55330F"
    )
        port map (
      I0 => \HSyncState_s_reg[1]_i_2_n_3\,
      I1 => p_0_in5_in,
      I2 => HSyncDone_s_reg_i_2_n_3,
      I3 => HSyncState_s(1),
      I4 => HSyncState_s(0),
      I5 => \HSyncState_s_reg[1]_i_3_n_3\,
      O => \v_HSyncCount_s[17]_i_2_n_0\
    );
\v_HSyncCount_s[17]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => v_HSyncCount_s(17),
      O => \v_HSyncCount_s[17]_i_4_n_0\
    );
\v_HSyncCount_s[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \v_HSyncCount_s[17]_i_2_n_0\,
      I1 => empty,
      I2 => plusOp(1),
      O => \v_HSyncCount_s[1]_i_1_n_0\
    );
\v_HSyncCount_s[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \v_HSyncCount_s[17]_i_2_n_0\,
      I1 => empty,
      I2 => plusOp(2),
      O => \v_HSyncCount_s[2]_i_1_n_0\
    );
\v_HSyncCount_s[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \v_HSyncCount_s[17]_i_2_n_0\,
      I1 => empty,
      I2 => plusOp(3),
      O => \v_HSyncCount_s[3]_i_1_n_0\
    );
\v_HSyncCount_s[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \v_HSyncCount_s[17]_i_2_n_0\,
      I1 => empty,
      I2 => plusOp(4),
      O => \v_HSyncCount_s[4]_i_1_n_0\
    );
\v_HSyncCount_s[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => v_HSyncCount_s(4),
      O => \v_HSyncCount_s[4]_i_3_n_0\
    );
\v_HSyncCount_s[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => v_HSyncCount_s(3),
      O => \v_HSyncCount_s[4]_i_4_n_0\
    );
\v_HSyncCount_s[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => v_HSyncCount_s(2),
      O => \v_HSyncCount_s[4]_i_5_n_0\
    );
\v_HSyncCount_s[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => v_HSyncCount_s(1),
      O => \v_HSyncCount_s[4]_i_6_n_0\
    );
\v_HSyncCount_s[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \v_HSyncCount_s[17]_i_2_n_0\,
      I1 => empty,
      I2 => plusOp(5),
      O => \v_HSyncCount_s[5]_i_1_n_0\
    );
\v_HSyncCount_s[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \v_HSyncCount_s[17]_i_2_n_0\,
      I1 => empty,
      I2 => plusOp(6),
      O => \v_HSyncCount_s[6]_i_1_n_0\
    );
\v_HSyncCount_s[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \v_HSyncCount_s[17]_i_2_n_0\,
      I1 => empty,
      I2 => plusOp(7),
      O => \v_HSyncCount_s[7]_i_1_n_0\
    );
\v_HSyncCount_s[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \v_HSyncCount_s[17]_i_2_n_0\,
      I1 => empty,
      I2 => plusOp(8),
      O => \v_HSyncCount_s[8]_i_1_n_0\
    );
\v_HSyncCount_s[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => v_HSyncCount_s(8),
      O => \v_HSyncCount_s[8]_i_3_n_0\
    );
\v_HSyncCount_s[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => v_HSyncCount_s(7),
      O => \v_HSyncCount_s[8]_i_4_n_0\
    );
\v_HSyncCount_s[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => v_HSyncCount_s(6),
      O => \v_HSyncCount_s[8]_i_5_n_0\
    );
\v_HSyncCount_s[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => v_HSyncCount_s(5),
      O => \v_HSyncCount_s[8]_i_6_n_0\
    );
\v_HSyncCount_s[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \v_HSyncCount_s[17]_i_2_n_0\,
      I1 => empty,
      I2 => plusOp(9),
      O => \v_HSyncCount_s[9]_i_1_n_0\
    );
\v_HSyncCount_s_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \v_HSyncCount_s[0]_i_1_n_0\,
      Q => v_HSyncCount_s(0)
    );
\v_HSyncCount_s_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \v_HSyncCount_s[10]_i_1_n_0\,
      Q => v_HSyncCount_s(10)
    );
\v_HSyncCount_s_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \v_HSyncCount_s[11]_i_1_n_0\,
      Q => v_HSyncCount_s(11)
    );
\v_HSyncCount_s_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \v_HSyncCount_s[12]_i_1_n_0\,
      Q => v_HSyncCount_s(12)
    );
\v_HSyncCount_s_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \v_HSyncCount_s_reg[8]_i_2_n_0\,
      CO(3) => \v_HSyncCount_s_reg[12]_i_2_n_0\,
      CO(2) => \v_HSyncCount_s_reg[12]_i_2_n_1\,
      CO(1) => \v_HSyncCount_s_reg[12]_i_2_n_2\,
      CO(0) => \v_HSyncCount_s_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(12 downto 9),
      S(3) => \v_HSyncCount_s[12]_i_3_n_0\,
      S(2) => \v_HSyncCount_s[12]_i_4_n_0\,
      S(1) => \v_HSyncCount_s[12]_i_5_n_0\,
      S(0) => \v_HSyncCount_s[12]_i_6_n_0\
    );
\v_HSyncCount_s_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \v_HSyncCount_s[13]_i_1_n_0\,
      Q => v_HSyncCount_s(13)
    );
\v_HSyncCount_s_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \v_HSyncCount_s[14]_i_1_n_0\,
      Q => v_HSyncCount_s(14)
    );
\v_HSyncCount_s_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \v_HSyncCount_s[15]_i_1_n_0\,
      Q => v_HSyncCount_s(15)
    );
\v_HSyncCount_s_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \v_HSyncCount_s[16]_i_1_n_0\,
      Q => v_HSyncCount_s(16)
    );
\v_HSyncCount_s_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \v_HSyncCount_s_reg[12]_i_2_n_0\,
      CO(3) => \v_HSyncCount_s_reg[16]_i_2_n_0\,
      CO(2) => \v_HSyncCount_s_reg[16]_i_2_n_1\,
      CO(1) => \v_HSyncCount_s_reg[16]_i_2_n_2\,
      CO(0) => \v_HSyncCount_s_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(16 downto 13),
      S(3) => \v_HSyncCount_s[16]_i_3_n_0\,
      S(2) => \v_HSyncCount_s[16]_i_4_n_0\,
      S(1) => \v_HSyncCount_s[16]_i_5_n_0\,
      S(0) => \v_HSyncCount_s[16]_i_6_n_0\
    );
\v_HSyncCount_s_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \v_HSyncCount_s[17]_i_1_n_0\,
      Q => v_HSyncCount_s(17)
    );
\v_HSyncCount_s_reg[17]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \v_HSyncCount_s_reg[16]_i_2_n_0\,
      CO(3 downto 0) => \NLW_v_HSyncCount_s_reg[17]_i_3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_v_HSyncCount_s_reg[17]_i_3_O_UNCONNECTED\(3 downto 1),
      O(0) => plusOp(17),
      S(3 downto 1) => B"000",
      S(0) => \v_HSyncCount_s[17]_i_4_n_0\
    );
\v_HSyncCount_s_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \v_HSyncCount_s[1]_i_1_n_0\,
      Q => v_HSyncCount_s(1)
    );
\v_HSyncCount_s_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \v_HSyncCount_s[2]_i_1_n_0\,
      Q => v_HSyncCount_s(2)
    );
\v_HSyncCount_s_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \v_HSyncCount_s[3]_i_1_n_0\,
      Q => v_HSyncCount_s(3)
    );
\v_HSyncCount_s_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \v_HSyncCount_s[4]_i_1_n_0\,
      Q => v_HSyncCount_s(4)
    );
\v_HSyncCount_s_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \v_HSyncCount_s_reg[4]_i_2_n_0\,
      CO(2) => \v_HSyncCount_s_reg[4]_i_2_n_1\,
      CO(1) => \v_HSyncCount_s_reg[4]_i_2_n_2\,
      CO(0) => \v_HSyncCount_s_reg[4]_i_2_n_3\,
      CYINIT => v_HSyncCount_s(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(4 downto 1),
      S(3) => \v_HSyncCount_s[4]_i_3_n_0\,
      S(2) => \v_HSyncCount_s[4]_i_4_n_0\,
      S(1) => \v_HSyncCount_s[4]_i_5_n_0\,
      S(0) => \v_HSyncCount_s[4]_i_6_n_0\
    );
\v_HSyncCount_s_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \v_HSyncCount_s[5]_i_1_n_0\,
      Q => v_HSyncCount_s(5)
    );
\v_HSyncCount_s_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \v_HSyncCount_s[6]_i_1_n_0\,
      Q => v_HSyncCount_s(6)
    );
\v_HSyncCount_s_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \v_HSyncCount_s[7]_i_1_n_0\,
      Q => v_HSyncCount_s(7)
    );
\v_HSyncCount_s_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \v_HSyncCount_s[8]_i_1_n_0\,
      Q => v_HSyncCount_s(8)
    );
\v_HSyncCount_s_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \v_HSyncCount_s_reg[4]_i_2_n_0\,
      CO(3) => \v_HSyncCount_s_reg[8]_i_2_n_0\,
      CO(2) => \v_HSyncCount_s_reg[8]_i_2_n_1\,
      CO(1) => \v_HSyncCount_s_reg[8]_i_2_n_2\,
      CO(0) => \v_HSyncCount_s_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(8 downto 5),
      S(3) => \v_HSyncCount_s[8]_i_3_n_0\,
      S(2) => \v_HSyncCount_s[8]_i_4_n_0\,
      S(1) => \v_HSyncCount_s[8]_i_5_n_0\,
      S(0) => \v_HSyncCount_s[8]_i_6_n_0\
    );
\v_HSyncCount_s_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \v_HSyncCount_s[9]_i_1_n_0\,
      Q => v_HSyncCount_s(9)
    );
\v_VSyncCount_s[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \v_VSyncCount_s[17]_i_3_n_0\,
      I1 => \v_VSyncCount_s_reg_n_0_[0]\,
      O => p_1_in(0)
    );
\v_VSyncCount_s[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \v_VSyncCount_s[17]_i_3_n_0\,
      I1 => \v_VSyncCount_s_reg[12]_i_2_n_6\,
      O => p_1_in(10)
    );
\v_VSyncCount_s[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \v_VSyncCount_s[17]_i_3_n_0\,
      I1 => \v_VSyncCount_s_reg[12]_i_2_n_5\,
      O => p_1_in(11)
    );
\v_VSyncCount_s[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \v_VSyncCount_s[17]_i_3_n_0\,
      I1 => \v_VSyncCount_s_reg[12]_i_2_n_4\,
      O => p_1_in(12)
    );
\v_VSyncCount_s[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \v_VSyncCount_s_reg_n_0_[12]\,
      O => \v_VSyncCount_s[12]_i_3_n_0\
    );
\v_VSyncCount_s[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \v_VSyncCount_s_reg_n_0_[11]\,
      O => \v_VSyncCount_s[12]_i_4_n_0\
    );
\v_VSyncCount_s[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \v_VSyncCount_s_reg_n_0_[10]\,
      O => \v_VSyncCount_s[12]_i_5_n_0\
    );
\v_VSyncCount_s[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \v_VSyncCount_s_reg_n_0_[9]\,
      O => \v_VSyncCount_s[12]_i_6_n_0\
    );
\v_VSyncCount_s[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \v_VSyncCount_s[17]_i_3_n_0\,
      I1 => \v_VSyncCount_s_reg[16]_i_2_n_7\,
      O => p_1_in(13)
    );
\v_VSyncCount_s[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \v_VSyncCount_s[17]_i_3_n_0\,
      I1 => \v_VSyncCount_s_reg[16]_i_2_n_6\,
      O => p_1_in(14)
    );
\v_VSyncCount_s[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \v_VSyncCount_s[17]_i_3_n_0\,
      I1 => \v_VSyncCount_s_reg[16]_i_2_n_5\,
      O => p_1_in(15)
    );
\v_VSyncCount_s[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \v_VSyncCount_s[17]_i_3_n_0\,
      I1 => \v_VSyncCount_s_reg[16]_i_2_n_4\,
      O => p_1_in(16)
    );
\v_VSyncCount_s[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \v_VSyncCount_s_reg_n_0_[16]\,
      O => \v_VSyncCount_s[16]_i_3_n_0\
    );
\v_VSyncCount_s[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \v_VSyncCount_s_reg_n_0_[15]\,
      O => \v_VSyncCount_s[16]_i_4_n_0\
    );
\v_VSyncCount_s[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \v_VSyncCount_s_reg_n_0_[14]\,
      O => \v_VSyncCount_s[16]_i_5_n_0\
    );
\v_VSyncCount_s[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \v_VSyncCount_s_reg_n_0_[13]\,
      O => \v_VSyncCount_s[16]_i_6_n_0\
    );
\v_VSyncCount_s[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => HSyncDone_s,
      I1 => empty,
      O => \v_VSyncCount_s[17]_i_1_n_0\
    );
\v_VSyncCount_s[17]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \slv_reg27_reg[13]\(1),
      I1 => \v_VSyncCount_s_reg_n_0_[14]\,
      I2 => \v_VSyncCount_s_reg_n_0_[15]\,
      O => \v_VSyncCount_s[17]_i_11_n_0\
    );
\v_VSyncCount_s[17]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \v_VSyncCount_s_reg_n_0_[13]\,
      I1 => \slv_reg27_reg[13]\(0),
      I2 => \v_VSyncCount_s_reg_n_0_[12]\,
      I3 => \slv_reg27_reg[12]\(3),
      O => \v_VSyncCount_s[17]_i_12_n_0\
    );
\v_VSyncCount_s[17]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \v_VSyncCount_s_reg_n_0_[11]\,
      I1 => \slv_reg27_reg[12]\(2),
      I2 => \v_VSyncCount_s_reg_n_0_[10]\,
      I3 => \slv_reg27_reg[12]\(1),
      O => \v_VSyncCount_s[17]_i_13_n_0\
    );
\v_VSyncCount_s[17]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \v_VSyncCount_s_reg_n_0_[9]\,
      I1 => \slv_reg27_reg[12]\(0),
      I2 => \v_VSyncCount_s_reg_n_0_[8]\,
      I3 => \slv_reg27_reg[8]\(3),
      O => \v_VSyncCount_s[17]_i_14_n_0\
    );
\v_VSyncCount_s[17]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \slv_reg27_reg[13]\(1),
      I1 => \v_VSyncCount_s_reg_n_0_[14]\,
      I2 => \v_VSyncCount_s_reg_n_0_[15]\,
      O => \v_VSyncCount_s[17]_i_15_n_0\
    );
\v_VSyncCount_s[17]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \slv_reg27_reg[13]\(0),
      I1 => \v_VSyncCount_s_reg_n_0_[13]\,
      I2 => \slv_reg27_reg[12]\(3),
      I3 => \v_VSyncCount_s_reg_n_0_[12]\,
      O => \v_VSyncCount_s[17]_i_16_n_0\
    );
\v_VSyncCount_s[17]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \slv_reg27_reg[12]\(2),
      I1 => \v_VSyncCount_s_reg_n_0_[11]\,
      I2 => \slv_reg27_reg[12]\(1),
      I3 => \v_VSyncCount_s_reg_n_0_[10]\,
      O => \v_VSyncCount_s[17]_i_17_n_0\
    );
\v_VSyncCount_s[17]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \slv_reg27_reg[12]\(0),
      I1 => \v_VSyncCount_s_reg_n_0_[9]\,
      I2 => \slv_reg27_reg[8]\(3),
      I3 => \v_VSyncCount_s_reg_n_0_[8]\,
      O => \v_VSyncCount_s[17]_i_18_n_0\
    );
\v_VSyncCount_s[17]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \v_VSyncCount_s_reg_n_0_[7]\,
      I1 => \slv_reg27_reg[8]\(2),
      I2 => \v_VSyncCount_s_reg_n_0_[6]\,
      I3 => \slv_reg27_reg[8]\(1),
      O => \v_VSyncCount_s[17]_i_19_n_0\
    );
\v_VSyncCount_s[17]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \v_VSyncCount_s[17]_i_3_n_0\,
      I1 => \v_VSyncCount_s_reg[17]_i_4_n_7\,
      O => p_1_in(17)
    );
\v_VSyncCount_s[17]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \v_VSyncCount_s_reg_n_0_[5]\,
      I1 => \slv_reg27_reg[8]\(0),
      I2 => \v_VSyncCount_s_reg_n_0_[4]\,
      I3 => \slv_reg27_reg[0]\(3),
      O => \v_VSyncCount_s[17]_i_20_n_0\
    );
\v_VSyncCount_s[17]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \v_VSyncCount_s_reg_n_0_[3]\,
      I1 => \slv_reg27_reg[0]\(2),
      I2 => \v_VSyncCount_s_reg_n_0_[2]\,
      I3 => \slv_reg27_reg[0]\(1),
      O => \v_VSyncCount_s[17]_i_21_n_0\
    );
\v_VSyncCount_s[17]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B222"
    )
        port map (
      I0 => \v_VSyncCount_s_reg_n_0_[1]\,
      I1 => \slv_reg27_reg[0]\(0),
      I2 => \v_VSyncCount_s_reg_n_0_[0]\,
      I3 => \slv_reg27_reg[15]\(0),
      O => \v_VSyncCount_s[17]_i_22_n_0\
    );
\v_VSyncCount_s[17]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \slv_reg27_reg[8]\(2),
      I1 => \v_VSyncCount_s_reg_n_0_[7]\,
      I2 => \slv_reg27_reg[8]\(1),
      I3 => \v_VSyncCount_s_reg_n_0_[6]\,
      O => \v_VSyncCount_s[17]_i_23_n_0\
    );
\v_VSyncCount_s[17]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \slv_reg27_reg[8]\(0),
      I1 => \v_VSyncCount_s_reg_n_0_[5]\,
      I2 => \slv_reg27_reg[0]\(3),
      I3 => \v_VSyncCount_s_reg_n_0_[4]\,
      O => \v_VSyncCount_s[17]_i_24_n_0\
    );
\v_VSyncCount_s[17]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \slv_reg27_reg[0]\(2),
      I1 => \v_VSyncCount_s_reg_n_0_[3]\,
      I2 => \slv_reg27_reg[0]\(1),
      I3 => \v_VSyncCount_s_reg_n_0_[2]\,
      O => \v_VSyncCount_s[17]_i_25_n_0\
    );
\v_VSyncCount_s[17]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \v_VSyncCount_s_reg_n_0_[0]\,
      I1 => \slv_reg27_reg[15]\(0),
      I2 => \slv_reg27_reg[0]\(0),
      I3 => \v_VSyncCount_s_reg_n_0_[1]\,
      O => \v_VSyncCount_s[17]_i_26_n_0\
    );
\v_VSyncCount_s[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3437F4F700000000"
    )
        port map (
      I0 => \v_VSyncCount_s_reg[17]_i_5_n_3\,
      I1 => \VSyncState_s_reg_n_0_[0]\,
      I2 => \VSyncState_s_reg_n_0_[1]\,
      I3 => \VSyncState_s_reg[1]_i_4_n_3\,
      I4 => v_VSyncCount_s1,
      I5 => empty,
      O => \v_VSyncCount_s[17]_i_3_n_0\
    );
\v_VSyncCount_s[17]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \v_VSyncCount_s_reg_n_0_[17]\,
      O => \v_VSyncCount_s[17]_i_6_n_0\
    );
\v_VSyncCount_s[17]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \v_VSyncCount_s_reg_n_0_[16]\,
      I1 => \v_VSyncCount_s_reg_n_0_[17]\,
      O => \v_VSyncCount_s[17]_i_8_n_0\
    );
\v_VSyncCount_s[17]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \v_VSyncCount_s_reg_n_0_[16]\,
      I1 => \v_VSyncCount_s_reg_n_0_[17]\,
      O => \v_VSyncCount_s[17]_i_9_n_0\
    );
\v_VSyncCount_s[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \v_VSyncCount_s[17]_i_3_n_0\,
      I1 => \v_VSyncCount_s_reg[4]_i_2_n_7\,
      O => p_1_in(1)
    );
\v_VSyncCount_s[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \v_VSyncCount_s[17]_i_3_n_0\,
      I1 => \v_VSyncCount_s_reg[4]_i_2_n_6\,
      O => p_1_in(2)
    );
\v_VSyncCount_s[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \v_VSyncCount_s[17]_i_3_n_0\,
      I1 => \v_VSyncCount_s_reg[4]_i_2_n_5\,
      O => p_1_in(3)
    );
\v_VSyncCount_s[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \v_VSyncCount_s[17]_i_3_n_0\,
      I1 => \v_VSyncCount_s_reg[4]_i_2_n_4\,
      O => p_1_in(4)
    );
\v_VSyncCount_s[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \v_VSyncCount_s_reg_n_0_[4]\,
      O => \v_VSyncCount_s[4]_i_3_n_0\
    );
\v_VSyncCount_s[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \v_VSyncCount_s_reg_n_0_[3]\,
      O => \v_VSyncCount_s[4]_i_4_n_0\
    );
\v_VSyncCount_s[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \v_VSyncCount_s_reg_n_0_[2]\,
      O => \v_VSyncCount_s[4]_i_5_n_0\
    );
\v_VSyncCount_s[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \v_VSyncCount_s_reg_n_0_[1]\,
      O => \v_VSyncCount_s[4]_i_6_n_0\
    );
\v_VSyncCount_s[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \v_VSyncCount_s[17]_i_3_n_0\,
      I1 => \v_VSyncCount_s_reg[8]_i_2_n_7\,
      O => p_1_in(5)
    );
\v_VSyncCount_s[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \v_VSyncCount_s[17]_i_3_n_0\,
      I1 => \v_VSyncCount_s_reg[8]_i_2_n_6\,
      O => p_1_in(6)
    );
\v_VSyncCount_s[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \v_VSyncCount_s[17]_i_3_n_0\,
      I1 => \v_VSyncCount_s_reg[8]_i_2_n_5\,
      O => p_1_in(7)
    );
\v_VSyncCount_s[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \v_VSyncCount_s[17]_i_3_n_0\,
      I1 => \v_VSyncCount_s_reg[8]_i_2_n_4\,
      O => p_1_in(8)
    );
\v_VSyncCount_s[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \v_VSyncCount_s_reg_n_0_[8]\,
      O => \v_VSyncCount_s[8]_i_3_n_0\
    );
\v_VSyncCount_s[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \v_VSyncCount_s_reg_n_0_[7]\,
      O => \v_VSyncCount_s[8]_i_4_n_0\
    );
\v_VSyncCount_s[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \v_VSyncCount_s_reg_n_0_[6]\,
      O => \v_VSyncCount_s[8]_i_5_n_0\
    );
\v_VSyncCount_s[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \v_VSyncCount_s_reg_n_0_[5]\,
      O => \v_VSyncCount_s[8]_i_6_n_0\
    );
\v_VSyncCount_s[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \v_VSyncCount_s[17]_i_3_n_0\,
      I1 => \v_VSyncCount_s_reg[12]_i_2_n_7\,
      O => p_1_in(9)
    );
\v_VSyncCount_s_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \v_VSyncCount_s[17]_i_1_n_0\,
      CLR => reset,
      D => p_1_in(0),
      Q => \v_VSyncCount_s_reg_n_0_[0]\
    );
\v_VSyncCount_s_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \v_VSyncCount_s[17]_i_1_n_0\,
      CLR => reset,
      D => p_1_in(10),
      Q => \v_VSyncCount_s_reg_n_0_[10]\
    );
\v_VSyncCount_s_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \v_VSyncCount_s[17]_i_1_n_0\,
      CLR => reset,
      D => p_1_in(11),
      Q => \v_VSyncCount_s_reg_n_0_[11]\
    );
\v_VSyncCount_s_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \v_VSyncCount_s[17]_i_1_n_0\,
      CLR => reset,
      D => p_1_in(12),
      Q => \v_VSyncCount_s_reg_n_0_[12]\
    );
\v_VSyncCount_s_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \v_VSyncCount_s_reg[8]_i_2_n_0\,
      CO(3) => \v_VSyncCount_s_reg[12]_i_2_n_0\,
      CO(2) => \v_VSyncCount_s_reg[12]_i_2_n_1\,
      CO(1) => \v_VSyncCount_s_reg[12]_i_2_n_2\,
      CO(0) => \v_VSyncCount_s_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \v_VSyncCount_s_reg[12]_i_2_n_4\,
      O(2) => \v_VSyncCount_s_reg[12]_i_2_n_5\,
      O(1) => \v_VSyncCount_s_reg[12]_i_2_n_6\,
      O(0) => \v_VSyncCount_s_reg[12]_i_2_n_7\,
      S(3) => \v_VSyncCount_s[12]_i_3_n_0\,
      S(2) => \v_VSyncCount_s[12]_i_4_n_0\,
      S(1) => \v_VSyncCount_s[12]_i_5_n_0\,
      S(0) => \v_VSyncCount_s[12]_i_6_n_0\
    );
\v_VSyncCount_s_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \v_VSyncCount_s[17]_i_1_n_0\,
      CLR => reset,
      D => p_1_in(13),
      Q => \v_VSyncCount_s_reg_n_0_[13]\
    );
\v_VSyncCount_s_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \v_VSyncCount_s[17]_i_1_n_0\,
      CLR => reset,
      D => p_1_in(14),
      Q => \v_VSyncCount_s_reg_n_0_[14]\
    );
\v_VSyncCount_s_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \v_VSyncCount_s[17]_i_1_n_0\,
      CLR => reset,
      D => p_1_in(15),
      Q => \v_VSyncCount_s_reg_n_0_[15]\
    );
\v_VSyncCount_s_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \v_VSyncCount_s[17]_i_1_n_0\,
      CLR => reset,
      D => p_1_in(16),
      Q => \v_VSyncCount_s_reg_n_0_[16]\
    );
\v_VSyncCount_s_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \v_VSyncCount_s_reg[12]_i_2_n_0\,
      CO(3) => \v_VSyncCount_s_reg[16]_i_2_n_0\,
      CO(2) => \v_VSyncCount_s_reg[16]_i_2_n_1\,
      CO(1) => \v_VSyncCount_s_reg[16]_i_2_n_2\,
      CO(0) => \v_VSyncCount_s_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \v_VSyncCount_s_reg[16]_i_2_n_4\,
      O(2) => \v_VSyncCount_s_reg[16]_i_2_n_5\,
      O(1) => \v_VSyncCount_s_reg[16]_i_2_n_6\,
      O(0) => \v_VSyncCount_s_reg[16]_i_2_n_7\,
      S(3) => \v_VSyncCount_s[16]_i_3_n_0\,
      S(2) => \v_VSyncCount_s[16]_i_4_n_0\,
      S(1) => \v_VSyncCount_s[16]_i_5_n_0\,
      S(0) => \v_VSyncCount_s[16]_i_6_n_0\
    );
\v_VSyncCount_s_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \v_VSyncCount_s[17]_i_1_n_0\,
      CLR => reset,
      D => p_1_in(17),
      Q => \v_VSyncCount_s_reg_n_0_[17]\
    );
\v_VSyncCount_s_reg[17]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \v_VSyncCount_s_reg[17]_i_10_n_0\,
      CO(2) => \v_VSyncCount_s_reg[17]_i_10_n_1\,
      CO(1) => \v_VSyncCount_s_reg[17]_i_10_n_2\,
      CO(0) => \v_VSyncCount_s_reg[17]_i_10_n_3\,
      CYINIT => '1',
      DI(3) => \v_VSyncCount_s[17]_i_19_n_0\,
      DI(2) => \v_VSyncCount_s[17]_i_20_n_0\,
      DI(1) => \v_VSyncCount_s[17]_i_21_n_0\,
      DI(0) => \v_VSyncCount_s[17]_i_22_n_0\,
      O(3 downto 0) => \NLW_v_VSyncCount_s_reg[17]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \v_VSyncCount_s[17]_i_23_n_0\,
      S(2) => \v_VSyncCount_s[17]_i_24_n_0\,
      S(1) => \v_VSyncCount_s[17]_i_25_n_0\,
      S(0) => \v_VSyncCount_s[17]_i_26_n_0\
    );
\v_VSyncCount_s_reg[17]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \v_VSyncCount_s_reg[16]_i_2_n_0\,
      CO(3 downto 0) => \NLW_v_VSyncCount_s_reg[17]_i_4_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_v_VSyncCount_s_reg[17]_i_4_O_UNCONNECTED\(3 downto 1),
      O(0) => \v_VSyncCount_s_reg[17]_i_4_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \v_VSyncCount_s[17]_i_6_n_0\
    );
\v_VSyncCount_s_reg[17]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \v_VSyncCount_s_reg[17]_i_7_n_0\,
      CO(3 downto 1) => \NLW_v_VSyncCount_s_reg[17]_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \v_VSyncCount_s_reg[17]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \v_VSyncCount_s[17]_i_8_n_0\,
      O(3 downto 0) => \NLW_v_VSyncCount_s_reg[17]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \v_VSyncCount_s[17]_i_9_n_0\
    );
\v_VSyncCount_s_reg[17]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \v_VSyncCount_s_reg[17]_i_10_n_0\,
      CO(3) => \v_VSyncCount_s_reg[17]_i_7_n_0\,
      CO(2) => \v_VSyncCount_s_reg[17]_i_7_n_1\,
      CO(1) => \v_VSyncCount_s_reg[17]_i_7_n_2\,
      CO(0) => \v_VSyncCount_s_reg[17]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \v_VSyncCount_s[17]_i_11_n_0\,
      DI(2) => \v_VSyncCount_s[17]_i_12_n_0\,
      DI(1) => \v_VSyncCount_s[17]_i_13_n_0\,
      DI(0) => \v_VSyncCount_s[17]_i_14_n_0\,
      O(3 downto 0) => \NLW_v_VSyncCount_s_reg[17]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \v_VSyncCount_s[17]_i_15_n_0\,
      S(2) => \v_VSyncCount_s[17]_i_16_n_0\,
      S(1) => \v_VSyncCount_s[17]_i_17_n_0\,
      S(0) => \v_VSyncCount_s[17]_i_18_n_0\
    );
\v_VSyncCount_s_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \v_VSyncCount_s[17]_i_1_n_0\,
      CLR => reset,
      D => p_1_in(1),
      Q => \v_VSyncCount_s_reg_n_0_[1]\
    );
\v_VSyncCount_s_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \v_VSyncCount_s[17]_i_1_n_0\,
      CLR => reset,
      D => p_1_in(2),
      Q => \v_VSyncCount_s_reg_n_0_[2]\
    );
\v_VSyncCount_s_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \v_VSyncCount_s[17]_i_1_n_0\,
      CLR => reset,
      D => p_1_in(3),
      Q => \v_VSyncCount_s_reg_n_0_[3]\
    );
\v_VSyncCount_s_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \v_VSyncCount_s[17]_i_1_n_0\,
      CLR => reset,
      D => p_1_in(4),
      Q => \v_VSyncCount_s_reg_n_0_[4]\
    );
\v_VSyncCount_s_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \v_VSyncCount_s_reg[4]_i_2_n_0\,
      CO(2) => \v_VSyncCount_s_reg[4]_i_2_n_1\,
      CO(1) => \v_VSyncCount_s_reg[4]_i_2_n_2\,
      CO(0) => \v_VSyncCount_s_reg[4]_i_2_n_3\,
      CYINIT => \v_VSyncCount_s_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => \v_VSyncCount_s_reg[4]_i_2_n_4\,
      O(2) => \v_VSyncCount_s_reg[4]_i_2_n_5\,
      O(1) => \v_VSyncCount_s_reg[4]_i_2_n_6\,
      O(0) => \v_VSyncCount_s_reg[4]_i_2_n_7\,
      S(3) => \v_VSyncCount_s[4]_i_3_n_0\,
      S(2) => \v_VSyncCount_s[4]_i_4_n_0\,
      S(1) => \v_VSyncCount_s[4]_i_5_n_0\,
      S(0) => \v_VSyncCount_s[4]_i_6_n_0\
    );
\v_VSyncCount_s_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \v_VSyncCount_s[17]_i_1_n_0\,
      CLR => reset,
      D => p_1_in(5),
      Q => \v_VSyncCount_s_reg_n_0_[5]\
    );
\v_VSyncCount_s_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \v_VSyncCount_s[17]_i_1_n_0\,
      CLR => reset,
      D => p_1_in(6),
      Q => \v_VSyncCount_s_reg_n_0_[6]\
    );
\v_VSyncCount_s_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \v_VSyncCount_s[17]_i_1_n_0\,
      CLR => reset,
      D => p_1_in(7),
      Q => \v_VSyncCount_s_reg_n_0_[7]\
    );
\v_VSyncCount_s_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \v_VSyncCount_s[17]_i_1_n_0\,
      CLR => reset,
      D => p_1_in(8),
      Q => \v_VSyncCount_s_reg_n_0_[8]\
    );
\v_VSyncCount_s_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \v_VSyncCount_s_reg[4]_i_2_n_0\,
      CO(3) => \v_VSyncCount_s_reg[8]_i_2_n_0\,
      CO(2) => \v_VSyncCount_s_reg[8]_i_2_n_1\,
      CO(1) => \v_VSyncCount_s_reg[8]_i_2_n_2\,
      CO(0) => \v_VSyncCount_s_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \v_VSyncCount_s_reg[8]_i_2_n_4\,
      O(2) => \v_VSyncCount_s_reg[8]_i_2_n_5\,
      O(1) => \v_VSyncCount_s_reg[8]_i_2_n_6\,
      O(0) => \v_VSyncCount_s_reg[8]_i_2_n_7\,
      S(3) => \v_VSyncCount_s[8]_i_3_n_0\,
      S(2) => \v_VSyncCount_s[8]_i_4_n_0\,
      S(1) => \v_VSyncCount_s[8]_i_5_n_0\,
      S(0) => \v_VSyncCount_s[8]_i_6_n_0\
    );
\v_VSyncCount_s_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \v_VSyncCount_s[17]_i_1_n_0\,
      CLR => reset,
      D => p_1_in(9),
      Q => \v_VSyncCount_s_reg_n_0_[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_crc_calc is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    init : in STD_LOGIC;
    \slv_reg28_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    vita_clk : in STD_LOGIC;
    \slv_reg8_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_crc_calc : entity is "crc_calc";
end design_1_onsemi_vita_cam_0_0_crc_calc;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_crc_calc is
  signal \CRC_tool[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \CRC_tool[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \CRC_tool[1]_i_2_n_0\ : STD_LOGIC;
  signal \CRC_tool[1]_i_3_n_0\ : STD_LOGIC;
  signal \CRC_tool[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \CRC_tool[3]_i_1_n_0\ : STD_LOGIC;
  signal \CRC_tool[3]_i_2_n_0\ : STD_LOGIC;
  signal \CRC_tool[4]_i_1_n_0\ : STD_LOGIC;
  signal \CRC_tool[4]_i_2_n_0\ : STD_LOGIC;
  signal \CRC_tool[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \CRC_tool[5]_i_2_n_0\ : STD_LOGIC;
  signal \CRC_tool[5]_i_3_n_0\ : STD_LOGIC;
  signal \CRC_tool[5]_i_4_n_0\ : STD_LOGIC;
  signal \CRC_tool[6]_i_1_n_0\ : STD_LOGIC;
  signal \CRC_tool[6]_i_2_n_0\ : STD_LOGIC;
  signal \CRC_tool[7]_i_1_n_0\ : STD_LOGIC;
  signal \CRC_tool[7]_i_2_n_0\ : STD_LOGIC;
  signal \CRC_tool[7]_i_3_n_0\ : STD_LOGIC;
  signal \CRC_tool[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \CRC_tool[8]_i_2_n_0\ : STD_LOGIC;
  signal \CRC_tool[8]_i_3_n_0\ : STD_LOGIC;
  signal \CRC_tool[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \CRC_tool[9]_i_2_n_0\ : STD_LOGIC;
  signal \CRC_tool[9]_i_3_n_0\ : STD_LOGIC;
  signal calc_CRC_0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CRC_tool[1]_i_3\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \CRC_tool[3]_i_2\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \CRC_tool[5]_i_3\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \CRC_tool[5]_i_4\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \CRC_tool[6]_i_2\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \CRC_tool[7]_i_2\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \CRC_tool[8]_i_3\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \CRC_tool[9]_i_2\ : label is "soft_lutpair66";
begin
\CRC_tool[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2772722772272772"
    )
        port map (
      I0 => init,
      I1 => \slv_reg28_reg[1]\(0),
      I2 => \CRC_tool[9]_i_3_n_0\,
      I3 => \CRC_tool[8]_i_2_n_0\,
      I4 => \CRC_tool[7]_i_3_n_0\,
      I5 => \CRC_tool[1]_i_2_n_0\,
      O => \CRC_tool[0]_i_1__0_n_0\
    );
\CRC_tool[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2772722772272772"
    )
        port map (
      I0 => init,
      I1 => \slv_reg28_reg[1]\(0),
      I2 => \CRC_tool[1]_i_2_n_0\,
      I3 => \CRC_tool[9]_i_3_n_0\,
      I4 => \CRC_tool[1]_i_3_n_0\,
      I5 => \CRC_tool[8]_i_3_n_0\,
      O => \CRC_tool[1]_i_1__0_n_0\
    );
\CRC_tool[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => calc_CRC_0(5),
      O => \CRC_tool[1]_i_2_n_0\
    );
\CRC_tool[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => calc_CRC_0(6),
      O => \CRC_tool[1]_i_3_n_0\
    );
\CRC_tool[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2772722772272772"
    )
        port map (
      I0 => init,
      I1 => \slv_reg28_reg[1]\(0),
      I2 => \CRC_tool[8]_i_2_n_0\,
      I3 => \CRC_tool[5]_i_4_n_0\,
      I4 => Q(0),
      I5 => calc_CRC_0(0),
      O => \CRC_tool[2]_i_1__0_n_0\
    );
\CRC_tool[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2772722772272772"
    )
        port map (
      I0 => init,
      I1 => \slv_reg28_reg[1]\(0),
      I2 => \CRC_tool[9]_i_3_n_0\,
      I3 => Q(2),
      I4 => calc_CRC_0(2),
      I5 => \CRC_tool[3]_i_2_n_0\,
      O => \CRC_tool[3]_i_1_n_0\
    );
\CRC_tool[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q(4),
      I1 => calc_CRC_0(4),
      I2 => Q(5),
      I3 => calc_CRC_0(5),
      I4 => \CRC_tool[6]_i_2_n_0\,
      O => \CRC_tool[3]_i_2_n_0\
    );
\CRC_tool[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2772722772272772"
    )
        port map (
      I0 => init,
      I1 => \slv_reg28_reg[1]\(0),
      I2 => Q(5),
      I3 => calc_CRC_0(5),
      I4 => calc_CRC_0(9),
      I5 => \CRC_tool[4]_i_2_n_0\,
      O => \CRC_tool[4]_i_1_n_0\
    );
\CRC_tool[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(6),
      I1 => calc_CRC_0(6),
      I2 => \CRC_tool[7]_i_2_n_0\,
      I3 => \CRC_tool[7]_i_3_n_0\,
      I4 => Q(3),
      I5 => calc_CRC_0(3),
      O => \CRC_tool[4]_i_2_n_0\
    );
\CRC_tool[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2772722772272772"
    )
        port map (
      I0 => init,
      I1 => \slv_reg28_reg[1]\(0),
      I2 => calc_CRC_0(9),
      I3 => \CRC_tool[5]_i_2_n_0\,
      I4 => \CRC_tool[5]_i_3_n_0\,
      I5 => \CRC_tool[5]_i_4_n_0\,
      O => \CRC_tool[5]_i_1__0_n_0\
    );
\CRC_tool[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => calc_CRC_0(4),
      I1 => Q(4),
      I2 => Q(9),
      O => \CRC_tool[5]_i_2_n_0\
    );
\CRC_tool[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => calc_CRC_0(2),
      O => \CRC_tool[5]_i_3_n_0\
    );
\CRC_tool[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => calc_CRC_0(7),
      I1 => Q(7),
      I2 => calc_CRC_0(6),
      I3 => Q(6),
      O => \CRC_tool[5]_i_4_n_0\
    );
\CRC_tool[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2772722772272772"
    )
        port map (
      I0 => init,
      I1 => \slv_reg28_reg[1]\(0),
      I2 => Q(0),
      I3 => calc_CRC_0(0),
      I4 => \CRC_tool[9]_i_2_n_0\,
      I5 => \CRC_tool[6]_i_2_n_0\,
      O => \CRC_tool[6]_i_1_n_0\
    );
\CRC_tool[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => calc_CRC_0(7),
      I1 => calc_CRC_0(8),
      I2 => Q(8),
      I3 => Q(7),
      O => \CRC_tool[6]_i_2_n_0\
    );
\CRC_tool[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2772722772272772"
    )
        port map (
      I0 => init,
      I1 => \slv_reg28_reg[1]\(0),
      I2 => \CRC_tool[8]_i_2_n_0\,
      I3 => \CRC_tool[7]_i_2_n_0\,
      I4 => calc_CRC_0(9),
      I5 => \CRC_tool[7]_i_3_n_0\,
      O => \CRC_tool[7]_i_1_n_0\
    );
\CRC_tool[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(8),
      I1 => Q(9),
      I2 => calc_CRC_0(8),
      O => \CRC_tool[7]_i_2_n_0\
    );
\CRC_tool[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => calc_CRC_0(1),
      O => \CRC_tool[7]_i_3_n_0\
    );
\CRC_tool[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2772722772272772"
    )
        port map (
      I0 => init,
      I1 => \slv_reg28_reg[1]\(0),
      I2 => calc_CRC_0(9),
      I3 => \CRC_tool[8]_i_2_n_0\,
      I4 => Q(9),
      I5 => \CRC_tool[8]_i_3_n_0\,
      O => \CRC_tool[8]_i_1__0_n_0\
    );
\CRC_tool[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => calc_CRC_0(3),
      I1 => Q(3),
      I2 => calc_CRC_0(2),
      I3 => Q(2),
      O => \CRC_tool[8]_i_2_n_0\
    );
\CRC_tool[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => calc_CRC_0(4),
      O => \CRC_tool[8]_i_3_n_0\
    );
\CRC_tool[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2772722772272772"
    )
        port map (
      I0 => init,
      I1 => \slv_reg28_reg[1]\(0),
      I2 => \CRC_tool[9]_i_2_n_0\,
      I3 => Q(4),
      I4 => calc_CRC_0(4),
      I5 => \CRC_tool[9]_i_3_n_0\,
      O => \CRC_tool[9]_i_1__0_n_0\
    );
\CRC_tool[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => calc_CRC_0(2),
      I1 => Q(2),
      I2 => calc_CRC_0(1),
      I3 => Q(1),
      O => \CRC_tool[9]_i_2_n_0\
    );
\CRC_tool[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => calc_CRC_0(0),
      O => \CRC_tool[9]_i_3_n_0\
    );
\CRC_tool_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \CRC_tool[0]_i_1__0_n_0\,
      PRE => \slv_reg8_reg[0]\(0),
      Q => calc_CRC_0(0)
    );
\CRC_tool_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \CRC_tool[1]_i_1__0_n_0\,
      PRE => \slv_reg8_reg[0]\(0),
      Q => calc_CRC_0(1)
    );
\CRC_tool_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \CRC_tool[2]_i_1__0_n_0\,
      PRE => \slv_reg8_reg[0]\(0),
      Q => calc_CRC_0(2)
    );
\CRC_tool_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \CRC_tool[3]_i_1_n_0\,
      PRE => \slv_reg8_reg[0]\(0),
      Q => calc_CRC_0(3)
    );
\CRC_tool_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \CRC_tool[4]_i_1_n_0\,
      PRE => \slv_reg8_reg[0]\(0),
      Q => calc_CRC_0(4)
    );
\CRC_tool_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \CRC_tool[5]_i_1__0_n_0\,
      PRE => \slv_reg8_reg[0]\(0),
      Q => calc_CRC_0(5)
    );
\CRC_tool_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \CRC_tool[6]_i_1_n_0\,
      PRE => \slv_reg8_reg[0]\(0),
      Q => calc_CRC_0(6)
    );
\CRC_tool_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \CRC_tool[7]_i_1_n_0\,
      PRE => \slv_reg8_reg[0]\(0),
      Q => calc_CRC_0(7)
    );
\CRC_tool_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \CRC_tool[8]_i_1__0_n_0\,
      PRE => \slv_reg8_reg[0]\(0),
      Q => calc_CRC_0(8)
    );
\CRC_tool_reg[9]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \CRC_tool[9]_i_1__0_n_0\,
      PRE => \slv_reg8_reg[0]\(0),
      Q => calc_CRC_0(9)
    );
eqOp_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => calc_CRC_0(9),
      I1 => Q(9),
      O => S(3)
    );
eqOp_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(6),
      I1 => calc_CRC_0(6),
      I2 => calc_CRC_0(8),
      I3 => Q(8),
      I4 => calc_CRC_0(7),
      I5 => Q(7),
      O => S(2)
    );
eqOp_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(3),
      I1 => calc_CRC_0(3),
      I2 => calc_CRC_0(5),
      I3 => Q(5),
      I4 => calc_CRC_0(4),
      I5 => Q(4),
      O => S(1)
    );
eqOp_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(0),
      I1 => calc_CRC_0(0),
      I2 => calc_CRC_0(2),
      I3 => Q(2),
      I4 => calc_CRC_0(1),
      I5 => Q(1),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_crc_calc_20 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    init : in STD_LOGIC;
    \slv_reg28_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    vita_clk : in STD_LOGIC;
    \slv_reg8_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_crc_calc_20 : entity is "crc_calc";
end design_1_onsemi_vita_cam_0_0_crc_calc_20;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_crc_calc_20 is
  signal \CRC_tool[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \CRC_tool[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \CRC_tool[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \CRC_tool[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \CRC_tool[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \CRC_tool[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \CRC_tool[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \CRC_tool[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \CRC_tool[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \CRC_tool[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \CRC_tool[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \CRC_tool[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \CRC_tool[5]_i_4__0_n_0\ : STD_LOGIC;
  signal \CRC_tool[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \CRC_tool[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \CRC_tool[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \CRC_tool[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \CRC_tool[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \CRC_tool[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \CRC_tool[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \CRC_tool[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \CRC_tool[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \CRC_tool[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \CRC_tool[9]_i_3__0_n_0\ : STD_LOGIC;
  signal calc_CRC_10 : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CRC_tool[1]_i_3__0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \CRC_tool[3]_i_2__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \CRC_tool[5]_i_3__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \CRC_tool[5]_i_4__0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \CRC_tool[6]_i_2__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \CRC_tool[7]_i_2__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \CRC_tool[8]_i_3__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \CRC_tool[9]_i_2__0\ : label is "soft_lutpair71";
begin
\CRC_tool[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2772722772272772"
    )
        port map (
      I0 => init,
      I1 => \slv_reg28_reg[1]\(0),
      I2 => \CRC_tool[9]_i_3__0_n_0\,
      I3 => \CRC_tool[8]_i_2__0_n_0\,
      I4 => \CRC_tool[7]_i_3__0_n_0\,
      I5 => \CRC_tool[1]_i_2__0_n_0\,
      O => \CRC_tool[0]_i_1__1_n_0\
    );
\CRC_tool[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2772722772272772"
    )
        port map (
      I0 => init,
      I1 => \slv_reg28_reg[1]\(0),
      I2 => \CRC_tool[1]_i_2__0_n_0\,
      I3 => \CRC_tool[9]_i_3__0_n_0\,
      I4 => \CRC_tool[1]_i_3__0_n_0\,
      I5 => \CRC_tool[8]_i_3__0_n_0\,
      O => \CRC_tool[1]_i_1__1_n_0\
    );
\CRC_tool[1]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => calc_CRC_10(5),
      O => \CRC_tool[1]_i_2__0_n_0\
    );
\CRC_tool[1]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => calc_CRC_10(6),
      O => \CRC_tool[1]_i_3__0_n_0\
    );
\CRC_tool[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2772722772272772"
    )
        port map (
      I0 => init,
      I1 => \slv_reg28_reg[1]\(0),
      I2 => \CRC_tool[8]_i_2__0_n_0\,
      I3 => \CRC_tool[5]_i_4__0_n_0\,
      I4 => Q(0),
      I5 => calc_CRC_10(0),
      O => \CRC_tool[2]_i_1__1_n_0\
    );
\CRC_tool[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2772722772272772"
    )
        port map (
      I0 => init,
      I1 => \slv_reg28_reg[1]\(0),
      I2 => \CRC_tool[9]_i_3__0_n_0\,
      I3 => Q(2),
      I4 => calc_CRC_10(2),
      I5 => \CRC_tool[3]_i_2__0_n_0\,
      O => \CRC_tool[3]_i_1__0_n_0\
    );
\CRC_tool[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q(4),
      I1 => calc_CRC_10(4),
      I2 => Q(5),
      I3 => calc_CRC_10(5),
      I4 => \CRC_tool[6]_i_2__0_n_0\,
      O => \CRC_tool[3]_i_2__0_n_0\
    );
\CRC_tool[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2772722772272772"
    )
        port map (
      I0 => init,
      I1 => \slv_reg28_reg[1]\(0),
      I2 => Q(5),
      I3 => calc_CRC_10(5),
      I4 => calc_CRC_10(9),
      I5 => \CRC_tool[4]_i_2__0_n_0\,
      O => \CRC_tool[4]_i_1__0_n_0\
    );
\CRC_tool[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(6),
      I1 => calc_CRC_10(6),
      I2 => \CRC_tool[7]_i_2__0_n_0\,
      I3 => \CRC_tool[7]_i_3__0_n_0\,
      I4 => Q(3),
      I5 => calc_CRC_10(3),
      O => \CRC_tool[4]_i_2__0_n_0\
    );
\CRC_tool[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2772722772272772"
    )
        port map (
      I0 => init,
      I1 => \slv_reg28_reg[1]\(0),
      I2 => calc_CRC_10(9),
      I3 => \CRC_tool[5]_i_2__0_n_0\,
      I4 => \CRC_tool[5]_i_3__0_n_0\,
      I5 => \CRC_tool[5]_i_4__0_n_0\,
      O => \CRC_tool[5]_i_1__1_n_0\
    );
\CRC_tool[5]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => calc_CRC_10(4),
      I1 => Q(4),
      I2 => Q(9),
      O => \CRC_tool[5]_i_2__0_n_0\
    );
\CRC_tool[5]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => calc_CRC_10(2),
      O => \CRC_tool[5]_i_3__0_n_0\
    );
\CRC_tool[5]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => calc_CRC_10(7),
      I1 => Q(7),
      I2 => calc_CRC_10(6),
      I3 => Q(6),
      O => \CRC_tool[5]_i_4__0_n_0\
    );
\CRC_tool[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2772722772272772"
    )
        port map (
      I0 => init,
      I1 => \slv_reg28_reg[1]\(0),
      I2 => Q(0),
      I3 => calc_CRC_10(0),
      I4 => \CRC_tool[9]_i_2__0_n_0\,
      I5 => \CRC_tool[6]_i_2__0_n_0\,
      O => \CRC_tool[6]_i_1__0_n_0\
    );
\CRC_tool[6]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => calc_CRC_10(7),
      I1 => calc_CRC_10(8),
      I2 => Q(8),
      I3 => Q(7),
      O => \CRC_tool[6]_i_2__0_n_0\
    );
\CRC_tool[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2772722772272772"
    )
        port map (
      I0 => init,
      I1 => \slv_reg28_reg[1]\(0),
      I2 => \CRC_tool[8]_i_2__0_n_0\,
      I3 => \CRC_tool[7]_i_2__0_n_0\,
      I4 => calc_CRC_10(9),
      I5 => \CRC_tool[7]_i_3__0_n_0\,
      O => \CRC_tool[7]_i_1__0_n_0\
    );
\CRC_tool[7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(8),
      I1 => Q(9),
      I2 => calc_CRC_10(8),
      O => \CRC_tool[7]_i_2__0_n_0\
    );
\CRC_tool[7]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => calc_CRC_10(1),
      O => \CRC_tool[7]_i_3__0_n_0\
    );
\CRC_tool[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2772722772272772"
    )
        port map (
      I0 => init,
      I1 => \slv_reg28_reg[1]\(0),
      I2 => calc_CRC_10(9),
      I3 => \CRC_tool[8]_i_2__0_n_0\,
      I4 => Q(9),
      I5 => \CRC_tool[8]_i_3__0_n_0\,
      O => \CRC_tool[8]_i_1__1_n_0\
    );
\CRC_tool[8]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => calc_CRC_10(3),
      I1 => Q(3),
      I2 => calc_CRC_10(2),
      I3 => Q(2),
      O => \CRC_tool[8]_i_2__0_n_0\
    );
\CRC_tool[8]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => calc_CRC_10(4),
      O => \CRC_tool[8]_i_3__0_n_0\
    );
\CRC_tool[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2772722772272772"
    )
        port map (
      I0 => init,
      I1 => \slv_reg28_reg[1]\(0),
      I2 => \CRC_tool[9]_i_2__0_n_0\,
      I3 => Q(4),
      I4 => calc_CRC_10(4),
      I5 => \CRC_tool[9]_i_3__0_n_0\,
      O => \CRC_tool[9]_i_1__1_n_0\
    );
\CRC_tool[9]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => calc_CRC_10(2),
      I1 => Q(2),
      I2 => calc_CRC_10(1),
      I3 => Q(1),
      O => \CRC_tool[9]_i_2__0_n_0\
    );
\CRC_tool[9]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => calc_CRC_10(0),
      O => \CRC_tool[9]_i_3__0_n_0\
    );
\CRC_tool_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \CRC_tool[0]_i_1__1_n_0\,
      PRE => \slv_reg8_reg[0]\(0),
      Q => calc_CRC_10(0)
    );
\CRC_tool_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \CRC_tool[1]_i_1__1_n_0\,
      PRE => \slv_reg8_reg[0]\(0),
      Q => calc_CRC_10(1)
    );
\CRC_tool_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \CRC_tool[2]_i_1__1_n_0\,
      PRE => \slv_reg8_reg[0]\(0),
      Q => calc_CRC_10(2)
    );
\CRC_tool_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \CRC_tool[3]_i_1__0_n_0\,
      PRE => \slv_reg8_reg[0]\(0),
      Q => calc_CRC_10(3)
    );
\CRC_tool_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \CRC_tool[4]_i_1__0_n_0\,
      PRE => \slv_reg8_reg[0]\(0),
      Q => calc_CRC_10(4)
    );
\CRC_tool_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \CRC_tool[5]_i_1__1_n_0\,
      PRE => \slv_reg8_reg[0]\(0),
      Q => calc_CRC_10(5)
    );
\CRC_tool_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \CRC_tool[6]_i_1__0_n_0\,
      PRE => \slv_reg8_reg[0]\(0),
      Q => calc_CRC_10(6)
    );
\CRC_tool_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \CRC_tool[7]_i_1__0_n_0\,
      PRE => \slv_reg8_reg[0]\(0),
      Q => calc_CRC_10(7)
    );
\CRC_tool_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \CRC_tool[8]_i_1__1_n_0\,
      PRE => \slv_reg8_reg[0]\(0),
      Q => calc_CRC_10(8)
    );
\CRC_tool_reg[9]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \CRC_tool[9]_i_1__1_n_0\,
      PRE => \slv_reg8_reg[0]\(0),
      Q => calc_CRC_10(9)
    );
\eqOp_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => calc_CRC_10(9),
      I1 => Q(9),
      O => S(3)
    );
\eqOp_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(6),
      I1 => calc_CRC_10(6),
      I2 => calc_CRC_10(8),
      I3 => Q(8),
      I4 => calc_CRC_10(7),
      I5 => Q(7),
      O => S(2)
    );
\eqOp_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(3),
      I1 => calc_CRC_10(3),
      I2 => calc_CRC_10(5),
      I3 => Q(5),
      I4 => calc_CRC_10(4),
      I5 => Q(4),
      O => S(1)
    );
\eqOp_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(0),
      I1 => calc_CRC_10(0),
      I2 => calc_CRC_10(2),
      I3 => Q(2),
      I4 => calc_CRC_10(1),
      I5 => Q(1),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_crc_calc_22 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    init : in STD_LOGIC;
    \slv_reg28_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    vita_clk : in STD_LOGIC;
    \slv_reg8_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_crc_calc_22 : entity is "crc_calc";
end design_1_onsemi_vita_cam_0_0_crc_calc_22;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_crc_calc_22 is
  signal \CRC_tool[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \CRC_tool[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \CRC_tool[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \CRC_tool[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \CRC_tool[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \CRC_tool[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \CRC_tool[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \CRC_tool[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \CRC_tool[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \CRC_tool[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \CRC_tool[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \CRC_tool[5]_i_3__1_n_0\ : STD_LOGIC;
  signal \CRC_tool[5]_i_4__1_n_0\ : STD_LOGIC;
  signal \CRC_tool[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \CRC_tool[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \CRC_tool[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \CRC_tool[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \CRC_tool[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \CRC_tool[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \CRC_tool[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \CRC_tool[8]_i_3__1_n_0\ : STD_LOGIC;
  signal \CRC_tool[9]_i_1__2_n_0\ : STD_LOGIC;
  signal \CRC_tool[9]_i_2__1_n_0\ : STD_LOGIC;
  signal \CRC_tool[9]_i_3__1_n_0\ : STD_LOGIC;
  signal calc_CRC_20 : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CRC_tool[1]_i_3__1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \CRC_tool[3]_i_2__1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \CRC_tool[5]_i_3__1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \CRC_tool[5]_i_4__1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \CRC_tool[6]_i_2__1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \CRC_tool[7]_i_2__1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \CRC_tool[8]_i_3__1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \CRC_tool[9]_i_2__1\ : label is "soft_lutpair76";
begin
\CRC_tool[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2772722772272772"
    )
        port map (
      I0 => init,
      I1 => \slv_reg28_reg[1]\(0),
      I2 => \CRC_tool[9]_i_3__1_n_0\,
      I3 => \CRC_tool[8]_i_2__1_n_0\,
      I4 => \CRC_tool[7]_i_3__1_n_0\,
      I5 => \CRC_tool[1]_i_2__1_n_0\,
      O => \CRC_tool[0]_i_1__2_n_0\
    );
\CRC_tool[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2772722772272772"
    )
        port map (
      I0 => init,
      I1 => \slv_reg28_reg[1]\(0),
      I2 => \CRC_tool[1]_i_2__1_n_0\,
      I3 => \CRC_tool[9]_i_3__1_n_0\,
      I4 => \CRC_tool[1]_i_3__1_n_0\,
      I5 => \CRC_tool[8]_i_3__1_n_0\,
      O => \CRC_tool[1]_i_1__2_n_0\
    );
\CRC_tool[1]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => calc_CRC_20(5),
      O => \CRC_tool[1]_i_2__1_n_0\
    );
\CRC_tool[1]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => calc_CRC_20(6),
      O => \CRC_tool[1]_i_3__1_n_0\
    );
\CRC_tool[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2772722772272772"
    )
        port map (
      I0 => init,
      I1 => \slv_reg28_reg[1]\(0),
      I2 => \CRC_tool[8]_i_2__1_n_0\,
      I3 => \CRC_tool[5]_i_4__1_n_0\,
      I4 => Q(0),
      I5 => calc_CRC_20(0),
      O => \CRC_tool[2]_i_1__2_n_0\
    );
\CRC_tool[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2772722772272772"
    )
        port map (
      I0 => init,
      I1 => \slv_reg28_reg[1]\(0),
      I2 => \CRC_tool[9]_i_3__1_n_0\,
      I3 => Q(2),
      I4 => calc_CRC_20(2),
      I5 => \CRC_tool[3]_i_2__1_n_0\,
      O => \CRC_tool[3]_i_1__1_n_0\
    );
\CRC_tool[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q(4),
      I1 => calc_CRC_20(4),
      I2 => Q(5),
      I3 => calc_CRC_20(5),
      I4 => \CRC_tool[6]_i_2__1_n_0\,
      O => \CRC_tool[3]_i_2__1_n_0\
    );
\CRC_tool[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2772722772272772"
    )
        port map (
      I0 => init,
      I1 => \slv_reg28_reg[1]\(0),
      I2 => Q(5),
      I3 => calc_CRC_20(5),
      I4 => calc_CRC_20(9),
      I5 => \CRC_tool[4]_i_2__1_n_0\,
      O => \CRC_tool[4]_i_1__1_n_0\
    );
\CRC_tool[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(6),
      I1 => calc_CRC_20(6),
      I2 => \CRC_tool[7]_i_2__1_n_0\,
      I3 => \CRC_tool[7]_i_3__1_n_0\,
      I4 => Q(3),
      I5 => calc_CRC_20(3),
      O => \CRC_tool[4]_i_2__1_n_0\
    );
\CRC_tool[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2772722772272772"
    )
        port map (
      I0 => init,
      I1 => \slv_reg28_reg[1]\(0),
      I2 => calc_CRC_20(9),
      I3 => \CRC_tool[5]_i_2__1_n_0\,
      I4 => \CRC_tool[5]_i_3__1_n_0\,
      I5 => \CRC_tool[5]_i_4__1_n_0\,
      O => \CRC_tool[5]_i_1__2_n_0\
    );
\CRC_tool[5]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => calc_CRC_20(4),
      I1 => Q(4),
      I2 => Q(9),
      O => \CRC_tool[5]_i_2__1_n_0\
    );
\CRC_tool[5]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => calc_CRC_20(2),
      O => \CRC_tool[5]_i_3__1_n_0\
    );
\CRC_tool[5]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => calc_CRC_20(7),
      I1 => Q(7),
      I2 => calc_CRC_20(6),
      I3 => Q(6),
      O => \CRC_tool[5]_i_4__1_n_0\
    );
\CRC_tool[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2772722772272772"
    )
        port map (
      I0 => init,
      I1 => \slv_reg28_reg[1]\(0),
      I2 => Q(0),
      I3 => calc_CRC_20(0),
      I4 => \CRC_tool[9]_i_2__1_n_0\,
      I5 => \CRC_tool[6]_i_2__1_n_0\,
      O => \CRC_tool[6]_i_1__1_n_0\
    );
\CRC_tool[6]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => calc_CRC_20(7),
      I1 => calc_CRC_20(8),
      I2 => Q(8),
      I3 => Q(7),
      O => \CRC_tool[6]_i_2__1_n_0\
    );
\CRC_tool[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2772722772272772"
    )
        port map (
      I0 => init,
      I1 => \slv_reg28_reg[1]\(0),
      I2 => \CRC_tool[8]_i_2__1_n_0\,
      I3 => \CRC_tool[7]_i_2__1_n_0\,
      I4 => calc_CRC_20(9),
      I5 => \CRC_tool[7]_i_3__1_n_0\,
      O => \CRC_tool[7]_i_1__1_n_0\
    );
\CRC_tool[7]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(8),
      I1 => Q(9),
      I2 => calc_CRC_20(8),
      O => \CRC_tool[7]_i_2__1_n_0\
    );
\CRC_tool[7]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => calc_CRC_20(1),
      O => \CRC_tool[7]_i_3__1_n_0\
    );
\CRC_tool[8]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2772722772272772"
    )
        port map (
      I0 => init,
      I1 => \slv_reg28_reg[1]\(0),
      I2 => calc_CRC_20(9),
      I3 => \CRC_tool[8]_i_2__1_n_0\,
      I4 => Q(9),
      I5 => \CRC_tool[8]_i_3__1_n_0\,
      O => \CRC_tool[8]_i_1__2_n_0\
    );
\CRC_tool[8]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => calc_CRC_20(3),
      I1 => Q(3),
      I2 => calc_CRC_20(2),
      I3 => Q(2),
      O => \CRC_tool[8]_i_2__1_n_0\
    );
\CRC_tool[8]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => calc_CRC_20(4),
      O => \CRC_tool[8]_i_3__1_n_0\
    );
\CRC_tool[9]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2772722772272772"
    )
        port map (
      I0 => init,
      I1 => \slv_reg28_reg[1]\(0),
      I2 => \CRC_tool[9]_i_2__1_n_0\,
      I3 => Q(4),
      I4 => calc_CRC_20(4),
      I5 => \CRC_tool[9]_i_3__1_n_0\,
      O => \CRC_tool[9]_i_1__2_n_0\
    );
\CRC_tool[9]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => calc_CRC_20(2),
      I1 => Q(2),
      I2 => calc_CRC_20(1),
      I3 => Q(1),
      O => \CRC_tool[9]_i_2__1_n_0\
    );
\CRC_tool[9]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => calc_CRC_20(0),
      O => \CRC_tool[9]_i_3__1_n_0\
    );
\CRC_tool_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \CRC_tool[0]_i_1__2_n_0\,
      PRE => \slv_reg8_reg[0]\(0),
      Q => calc_CRC_20(0)
    );
\CRC_tool_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \CRC_tool[1]_i_1__2_n_0\,
      PRE => \slv_reg8_reg[0]\(0),
      Q => calc_CRC_20(1)
    );
\CRC_tool_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \CRC_tool[2]_i_1__2_n_0\,
      PRE => \slv_reg8_reg[0]\(0),
      Q => calc_CRC_20(2)
    );
\CRC_tool_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \CRC_tool[3]_i_1__1_n_0\,
      PRE => \slv_reg8_reg[0]\(0),
      Q => calc_CRC_20(3)
    );
\CRC_tool_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \CRC_tool[4]_i_1__1_n_0\,
      PRE => \slv_reg8_reg[0]\(0),
      Q => calc_CRC_20(4)
    );
\CRC_tool_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \CRC_tool[5]_i_1__2_n_0\,
      PRE => \slv_reg8_reg[0]\(0),
      Q => calc_CRC_20(5)
    );
\CRC_tool_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \CRC_tool[6]_i_1__1_n_0\,
      PRE => \slv_reg8_reg[0]\(0),
      Q => calc_CRC_20(6)
    );
\CRC_tool_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \CRC_tool[7]_i_1__1_n_0\,
      PRE => \slv_reg8_reg[0]\(0),
      Q => calc_CRC_20(7)
    );
\CRC_tool_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \CRC_tool[8]_i_1__2_n_0\,
      PRE => \slv_reg8_reg[0]\(0),
      Q => calc_CRC_20(8)
    );
\CRC_tool_reg[9]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \CRC_tool[9]_i_1__2_n_0\,
      PRE => \slv_reg8_reg[0]\(0),
      Q => calc_CRC_20(9)
    );
\eqOp_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => calc_CRC_20(9),
      I1 => Q(9),
      O => S(3)
    );
\eqOp_carry_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(6),
      I1 => calc_CRC_20(6),
      I2 => calc_CRC_20(8),
      I3 => Q(8),
      I4 => calc_CRC_20(7),
      I5 => Q(7),
      O => S(2)
    );
\eqOp_carry_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(3),
      I1 => calc_CRC_20(3),
      I2 => calc_CRC_20(5),
      I3 => Q(5),
      I4 => calc_CRC_20(4),
      I5 => Q(4),
      O => S(1)
    );
\eqOp_carry_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(0),
      I1 => calc_CRC_20(0),
      I2 => calc_CRC_20(2),
      I3 => Q(2),
      I4 => calc_CRC_20(1),
      I5 => Q(1),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_crc_calc_24 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    init : in STD_LOGIC;
    \slv_reg28_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    vita_clk : in STD_LOGIC;
    \slv_reg8_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_crc_calc_24 : entity is "crc_calc";
end design_1_onsemi_vita_cam_0_0_crc_calc_24;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_crc_calc_24 is
  signal \CRC_tool[0]_i_1_n_0\ : STD_LOGIC;
  signal \CRC_tool[1]_i_1_n_0\ : STD_LOGIC;
  signal \CRC_tool[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \CRC_tool[1]_i_3__2_n_0\ : STD_LOGIC;
  signal \CRC_tool[2]_i_1_n_0\ : STD_LOGIC;
  signal \CRC_tool[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \CRC_tool[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \CRC_tool[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \CRC_tool[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \CRC_tool[5]_i_1_n_0\ : STD_LOGIC;
  signal \CRC_tool[5]_i_2__2_n_0\ : STD_LOGIC;
  signal \CRC_tool[5]_i_3__2_n_0\ : STD_LOGIC;
  signal \CRC_tool[5]_i_4__2_n_0\ : STD_LOGIC;
  signal \CRC_tool[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \CRC_tool[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \CRC_tool[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \CRC_tool[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \CRC_tool[7]_i_3__2_n_0\ : STD_LOGIC;
  signal \CRC_tool[8]_i_1_n_0\ : STD_LOGIC;
  signal \CRC_tool[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \CRC_tool[8]_i_3__2_n_0\ : STD_LOGIC;
  signal \CRC_tool[9]_i_1_n_0\ : STD_LOGIC;
  signal \CRC_tool[9]_i_2__2_n_0\ : STD_LOGIC;
  signal \CRC_tool[9]_i_3__2_n_0\ : STD_LOGIC;
  signal calc_CRC_30 : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CRC_tool[1]_i_3__2\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \CRC_tool[3]_i_2__2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \CRC_tool[5]_i_3__2\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \CRC_tool[5]_i_4__2\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \CRC_tool[6]_i_2__2\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \CRC_tool[7]_i_2__2\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \CRC_tool[8]_i_3__2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \CRC_tool[9]_i_2__2\ : label is "soft_lutpair81";
begin
\CRC_tool[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2772722772272772"
    )
        port map (
      I0 => init,
      I1 => \slv_reg28_reg[1]\(0),
      I2 => \CRC_tool[9]_i_3__2_n_0\,
      I3 => \CRC_tool[8]_i_2__2_n_0\,
      I4 => \CRC_tool[7]_i_3__2_n_0\,
      I5 => \CRC_tool[1]_i_2__2_n_0\,
      O => \CRC_tool[0]_i_1_n_0\
    );
\CRC_tool[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2772722772272772"
    )
        port map (
      I0 => init,
      I1 => \slv_reg28_reg[1]\(0),
      I2 => \CRC_tool[1]_i_2__2_n_0\,
      I3 => \CRC_tool[9]_i_3__2_n_0\,
      I4 => \CRC_tool[1]_i_3__2_n_0\,
      I5 => \CRC_tool[8]_i_3__2_n_0\,
      O => \CRC_tool[1]_i_1_n_0\
    );
\CRC_tool[1]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => calc_CRC_30(5),
      O => \CRC_tool[1]_i_2__2_n_0\
    );
\CRC_tool[1]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => calc_CRC_30(6),
      O => \CRC_tool[1]_i_3__2_n_0\
    );
\CRC_tool[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2772722772272772"
    )
        port map (
      I0 => init,
      I1 => \slv_reg28_reg[1]\(0),
      I2 => \CRC_tool[8]_i_2__2_n_0\,
      I3 => \CRC_tool[5]_i_4__2_n_0\,
      I4 => Q(0),
      I5 => calc_CRC_30(0),
      O => \CRC_tool[2]_i_1_n_0\
    );
\CRC_tool[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2772722772272772"
    )
        port map (
      I0 => init,
      I1 => \slv_reg28_reg[1]\(0),
      I2 => \CRC_tool[9]_i_3__2_n_0\,
      I3 => Q(2),
      I4 => calc_CRC_30(2),
      I5 => \CRC_tool[3]_i_2__2_n_0\,
      O => \CRC_tool[3]_i_1__2_n_0\
    );
\CRC_tool[3]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q(4),
      I1 => calc_CRC_30(4),
      I2 => Q(5),
      I3 => calc_CRC_30(5),
      I4 => \CRC_tool[6]_i_2__2_n_0\,
      O => \CRC_tool[3]_i_2__2_n_0\
    );
\CRC_tool[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2772722772272772"
    )
        port map (
      I0 => init,
      I1 => \slv_reg28_reg[1]\(0),
      I2 => Q(5),
      I3 => calc_CRC_30(5),
      I4 => calc_CRC_30(9),
      I5 => \CRC_tool[4]_i_2__2_n_0\,
      O => \CRC_tool[4]_i_1__2_n_0\
    );
\CRC_tool[4]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(6),
      I1 => calc_CRC_30(6),
      I2 => \CRC_tool[7]_i_2__2_n_0\,
      I3 => \CRC_tool[7]_i_3__2_n_0\,
      I4 => Q(3),
      I5 => calc_CRC_30(3),
      O => \CRC_tool[4]_i_2__2_n_0\
    );
\CRC_tool[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2772722772272772"
    )
        port map (
      I0 => init,
      I1 => \slv_reg28_reg[1]\(0),
      I2 => calc_CRC_30(9),
      I3 => \CRC_tool[5]_i_2__2_n_0\,
      I4 => \CRC_tool[5]_i_3__2_n_0\,
      I5 => \CRC_tool[5]_i_4__2_n_0\,
      O => \CRC_tool[5]_i_1_n_0\
    );
\CRC_tool[5]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => calc_CRC_30(4),
      I1 => Q(4),
      I2 => Q(9),
      O => \CRC_tool[5]_i_2__2_n_0\
    );
\CRC_tool[5]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => calc_CRC_30(2),
      O => \CRC_tool[5]_i_3__2_n_0\
    );
\CRC_tool[5]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => calc_CRC_30(7),
      I1 => Q(7),
      I2 => calc_CRC_30(6),
      I3 => Q(6),
      O => \CRC_tool[5]_i_4__2_n_0\
    );
\CRC_tool[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2772722772272772"
    )
        port map (
      I0 => init,
      I1 => \slv_reg28_reg[1]\(0),
      I2 => Q(0),
      I3 => calc_CRC_30(0),
      I4 => \CRC_tool[9]_i_2__2_n_0\,
      I5 => \CRC_tool[6]_i_2__2_n_0\,
      O => \CRC_tool[6]_i_1__2_n_0\
    );
\CRC_tool[6]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => calc_CRC_30(7),
      I1 => calc_CRC_30(8),
      I2 => Q(8),
      I3 => Q(7),
      O => \CRC_tool[6]_i_2__2_n_0\
    );
\CRC_tool[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2772722772272772"
    )
        port map (
      I0 => init,
      I1 => \slv_reg28_reg[1]\(0),
      I2 => \CRC_tool[8]_i_2__2_n_0\,
      I3 => \CRC_tool[7]_i_2__2_n_0\,
      I4 => calc_CRC_30(9),
      I5 => \CRC_tool[7]_i_3__2_n_0\,
      O => \CRC_tool[7]_i_1__2_n_0\
    );
\CRC_tool[7]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(8),
      I1 => Q(9),
      I2 => calc_CRC_30(8),
      O => \CRC_tool[7]_i_2__2_n_0\
    );
\CRC_tool[7]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => calc_CRC_30(1),
      O => \CRC_tool[7]_i_3__2_n_0\
    );
\CRC_tool[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2772722772272772"
    )
        port map (
      I0 => init,
      I1 => \slv_reg28_reg[1]\(0),
      I2 => calc_CRC_30(9),
      I3 => \CRC_tool[8]_i_2__2_n_0\,
      I4 => Q(9),
      I5 => \CRC_tool[8]_i_3__2_n_0\,
      O => \CRC_tool[8]_i_1_n_0\
    );
\CRC_tool[8]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => calc_CRC_30(3),
      I1 => Q(3),
      I2 => calc_CRC_30(2),
      I3 => Q(2),
      O => \CRC_tool[8]_i_2__2_n_0\
    );
\CRC_tool[8]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => calc_CRC_30(4),
      O => \CRC_tool[8]_i_3__2_n_0\
    );
\CRC_tool[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2772722772272772"
    )
        port map (
      I0 => init,
      I1 => \slv_reg28_reg[1]\(0),
      I2 => \CRC_tool[9]_i_2__2_n_0\,
      I3 => Q(4),
      I4 => calc_CRC_30(4),
      I5 => \CRC_tool[9]_i_3__2_n_0\,
      O => \CRC_tool[9]_i_1_n_0\
    );
\CRC_tool[9]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => calc_CRC_30(2),
      I1 => Q(2),
      I2 => calc_CRC_30(1),
      I3 => Q(1),
      O => \CRC_tool[9]_i_2__2_n_0\
    );
\CRC_tool[9]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => calc_CRC_30(0),
      O => \CRC_tool[9]_i_3__2_n_0\
    );
\CRC_tool_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \CRC_tool[0]_i_1_n_0\,
      PRE => \slv_reg8_reg[0]\(0),
      Q => calc_CRC_30(0)
    );
\CRC_tool_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \CRC_tool[1]_i_1_n_0\,
      PRE => \slv_reg8_reg[0]\(0),
      Q => calc_CRC_30(1)
    );
\CRC_tool_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \CRC_tool[2]_i_1_n_0\,
      PRE => \slv_reg8_reg[0]\(0),
      Q => calc_CRC_30(2)
    );
\CRC_tool_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \CRC_tool[3]_i_1__2_n_0\,
      PRE => \slv_reg8_reg[0]\(0),
      Q => calc_CRC_30(3)
    );
\CRC_tool_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \CRC_tool[4]_i_1__2_n_0\,
      PRE => \slv_reg8_reg[0]\(0),
      Q => calc_CRC_30(4)
    );
\CRC_tool_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \CRC_tool[5]_i_1_n_0\,
      PRE => \slv_reg8_reg[0]\(0),
      Q => calc_CRC_30(5)
    );
\CRC_tool_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \CRC_tool[6]_i_1__2_n_0\,
      PRE => \slv_reg8_reg[0]\(0),
      Q => calc_CRC_30(6)
    );
\CRC_tool_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \CRC_tool[7]_i_1__2_n_0\,
      PRE => \slv_reg8_reg[0]\(0),
      Q => calc_CRC_30(7)
    );
\CRC_tool_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \CRC_tool[8]_i_1_n_0\,
      PRE => \slv_reg8_reg[0]\(0),
      Q => calc_CRC_30(8)
    );
\CRC_tool_reg[9]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \CRC_tool[9]_i_1_n_0\,
      PRE => \slv_reg8_reg[0]\(0),
      Q => calc_CRC_30(9)
    );
\eqOp_carry_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => calc_CRC_30(9),
      I1 => Q(9),
      O => S(3)
    );
\eqOp_carry_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(6),
      I1 => calc_CRC_30(6),
      I2 => calc_CRC_30(8),
      I3 => Q(8),
      I4 => calc_CRC_30(7),
      I5 => Q(7),
      O => S(2)
    );
\eqOp_carry_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(3),
      I1 => calc_CRC_30(3),
      I2 => calc_CRC_30(5),
      I3 => Q(5),
      I4 => calc_CRC_30(4),
      I5 => Q(4),
      O => S(1)
    );
\eqOp_carry_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(0),
      I1 => calc_CRC_30(0),
      I2 => calc_CRC_30(2),
      I3 => Q(2),
      I4 => calc_CRC_30(1),
      I5 => Q(1),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_crc_comp is
  port (
    host_crc_status : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[0]\ : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    vita_clk : in STD_LOGIC;
    \slv_reg8_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_araddr_reg[5]\ : in STD_LOGIC;
    \axi_araddr_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_araddr_reg[5]_0\ : in STD_LOGIC;
    \axi_araddr_reg[5]_1\ : in STD_LOGIC;
    axi_rvalid_reg : in STD_LOGIC;
    VALID : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_crc_comp : entity is "crc_comp";
end design_1_onsemi_vita_cam_0_0_crc_comp;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_crc_comp is
  signal CompareState : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \CompareState[0]_i_1_n_0\ : STD_LOGIC;
  signal \CompareState[1]_i_1_n_0\ : STD_LOGIC;
  signal STATUS_i_1_n_0 : STD_LOGIC;
  signal eqOp : STD_LOGIC;
  signal \eqOp_carry__0_n_7\ : STD_LOGIC;
  signal eqOp_carry_n_1 : STD_LOGIC;
  signal eqOp_carry_n_2 : STD_LOGIC;
  signal eqOp_carry_n_3 : STD_LOGIC;
  signal \^host_crc_status\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_eqOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_eqOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_eqOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CompareState[0]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \CompareState[1]_i_1\ : label is "soft_lutpair69";
begin
  host_crc_status(0) <= \^host_crc_status\(0);
\CompareState[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0F0000"
    )
        port map (
      I0 => \eqOp_carry__0_n_7\,
      I1 => VALID,
      I2 => CompareState(1),
      I3 => CompareState(0),
      I4 => \slv_reg8_reg[1]\(1),
      O => \CompareState[0]_i_1_n_0\
    );
\CompareState[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EC00"
    )
        port map (
      I0 => VALID,
      I1 => CompareState(1),
      I2 => CompareState(0),
      I3 => \slv_reg8_reg[1]\(1),
      O => \CompareState[1]_i_1_n_0\
    );
\CompareState_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[1]\(0),
      D => \CompareState[0]_i_1_n_0\,
      Q => CompareState(0)
    );
\CompareState_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[1]\(0),
      D => \CompareState[1]_i_1_n_0\,
      Q => CompareState(1)
    );
STATUS_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBFFFFFF28000C0C"
    )
        port map (
      I0 => \eqOp_carry__0_n_7\,
      I1 => CompareState(0),
      I2 => CompareState(1),
      I3 => VALID,
      I4 => \slv_reg8_reg[1]\(1),
      I5 => \^host_crc_status\(0),
      O => STATUS_i_1_n_0
    );
STATUS_reg: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => STATUS_i_1_n_0,
      PRE => \slv_reg8_reg[1]\(0),
      Q => \^host_crc_status\(0)
    );
\axi_rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCCE200E2"
    )
        port map (
      I0 => \axi_araddr_reg[5]\,
      I1 => \axi_araddr_reg[7]\(0),
      I2 => \axi_araddr_reg[5]_0\,
      I3 => \axi_araddr_reg[7]\(1),
      I4 => \axi_araddr_reg[5]_1\,
      I5 => axi_rvalid_reg,
      O => \axi_rdata_reg[0]\
    );
eqOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => eqOp,
      CO(2) => eqOp_carry_n_1,
      CO(1) => eqOp_carry_n_2,
      CO(0) => eqOp_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_eqOp_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\eqOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => eqOp,
      CO(3 downto 0) => \NLW_eqOp_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_eqOp_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \eqOp_carry__0_n_7\,
      S(3 downto 0) => B"0001"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_crc_comp_21 is
  port (
    host_crc_status : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[1]\ : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    vita_clk : in STD_LOGIC;
    \slv_reg8_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_araddr_reg[5]\ : in STD_LOGIC;
    \axi_araddr_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_araddr_reg[5]_0\ : in STD_LOGIC;
    \axi_araddr_reg[5]_1\ : in STD_LOGIC;
    axi_rvalid_reg : in STD_LOGIC;
    VALID : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_crc_comp_21 : entity is "crc_comp";
end design_1_onsemi_vita_cam_0_0_crc_comp_21;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_crc_comp_21 is
  signal CompareState : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \CompareState[0]_i_1_n_0\ : STD_LOGIC;
  signal \CompareState[1]_i_1_n_0\ : STD_LOGIC;
  signal \STATUS_i_1__0_n_0\ : STD_LOGIC;
  signal eqOp : STD_LOGIC;
  signal \eqOp_carry__0_n_7\ : STD_LOGIC;
  signal eqOp_carry_n_1 : STD_LOGIC;
  signal eqOp_carry_n_2 : STD_LOGIC;
  signal eqOp_carry_n_3 : STD_LOGIC;
  signal \^host_crc_status\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_eqOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_eqOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_eqOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CompareState[0]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \CompareState[1]_i_1\ : label is "soft_lutpair74";
begin
  host_crc_status(0) <= \^host_crc_status\(0);
\CompareState[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0F0000"
    )
        port map (
      I0 => \eqOp_carry__0_n_7\,
      I1 => VALID,
      I2 => CompareState(1),
      I3 => CompareState(0),
      I4 => \slv_reg8_reg[1]\(1),
      O => \CompareState[0]_i_1_n_0\
    );
\CompareState[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EC00"
    )
        port map (
      I0 => VALID,
      I1 => CompareState(1),
      I2 => CompareState(0),
      I3 => \slv_reg8_reg[1]\(1),
      O => \CompareState[1]_i_1_n_0\
    );
\CompareState_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[1]\(0),
      D => \CompareState[0]_i_1_n_0\,
      Q => CompareState(0)
    );
\CompareState_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[1]\(0),
      D => \CompareState[1]_i_1_n_0\,
      Q => CompareState(1)
    );
\STATUS_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBFFFFFF28000C0C"
    )
        port map (
      I0 => \eqOp_carry__0_n_7\,
      I1 => CompareState(0),
      I2 => CompareState(1),
      I3 => VALID,
      I4 => \slv_reg8_reg[1]\(1),
      I5 => \^host_crc_status\(0),
      O => \STATUS_i_1__0_n_0\
    );
STATUS_reg: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \STATUS_i_1__0_n_0\,
      PRE => \slv_reg8_reg[1]\(0),
      Q => \^host_crc_status\(0)
    );
\axi_rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCCE200E2"
    )
        port map (
      I0 => \axi_araddr_reg[5]\,
      I1 => \axi_araddr_reg[7]\(0),
      I2 => \axi_araddr_reg[5]_0\,
      I3 => \axi_araddr_reg[7]\(1),
      I4 => \axi_araddr_reg[5]_1\,
      I5 => axi_rvalid_reg,
      O => \axi_rdata_reg[1]\
    );
eqOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => eqOp,
      CO(2) => eqOp_carry_n_1,
      CO(1) => eqOp_carry_n_2,
      CO(0) => eqOp_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_eqOp_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\eqOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => eqOp,
      CO(3 downto 0) => \NLW_eqOp_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_eqOp_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \eqOp_carry__0_n_7\,
      S(3 downto 0) => B"0001"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_crc_comp_23 is
  port (
    host_crc_status : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[2]\ : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    vita_clk : in STD_LOGIC;
    \slv_reg8_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_araddr_reg[5]\ : in STD_LOGIC;
    \axi_araddr_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_araddr_reg[5]_0\ : in STD_LOGIC;
    \axi_araddr_reg[5]_1\ : in STD_LOGIC;
    axi_rvalid_reg : in STD_LOGIC;
    VALID : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_crc_comp_23 : entity is "crc_comp";
end design_1_onsemi_vita_cam_0_0_crc_comp_23;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_crc_comp_23 is
  signal CompareState : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \CompareState[0]_i_1_n_0\ : STD_LOGIC;
  signal \CompareState[1]_i_1_n_0\ : STD_LOGIC;
  signal \STATUS_i_1__1_n_0\ : STD_LOGIC;
  signal eqOp : STD_LOGIC;
  signal \eqOp_carry__0_n_7\ : STD_LOGIC;
  signal eqOp_carry_n_1 : STD_LOGIC;
  signal eqOp_carry_n_2 : STD_LOGIC;
  signal eqOp_carry_n_3 : STD_LOGIC;
  signal \^host_crc_status\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_eqOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_eqOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_eqOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CompareState[0]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \CompareState[1]_i_1\ : label is "soft_lutpair79";
begin
  host_crc_status(0) <= \^host_crc_status\(0);
\CompareState[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0F0000"
    )
        port map (
      I0 => \eqOp_carry__0_n_7\,
      I1 => VALID,
      I2 => CompareState(1),
      I3 => CompareState(0),
      I4 => \slv_reg8_reg[1]\(1),
      O => \CompareState[0]_i_1_n_0\
    );
\CompareState[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EC00"
    )
        port map (
      I0 => VALID,
      I1 => CompareState(1),
      I2 => CompareState(0),
      I3 => \slv_reg8_reg[1]\(1),
      O => \CompareState[1]_i_1_n_0\
    );
\CompareState_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[1]\(0),
      D => \CompareState[0]_i_1_n_0\,
      Q => CompareState(0)
    );
\CompareState_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[1]\(0),
      D => \CompareState[1]_i_1_n_0\,
      Q => CompareState(1)
    );
\STATUS_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBFFFFFF28000C0C"
    )
        port map (
      I0 => \eqOp_carry__0_n_7\,
      I1 => CompareState(0),
      I2 => CompareState(1),
      I3 => VALID,
      I4 => \slv_reg8_reg[1]\(1),
      I5 => \^host_crc_status\(0),
      O => \STATUS_i_1__1_n_0\
    );
STATUS_reg: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \STATUS_i_1__1_n_0\,
      PRE => \slv_reg8_reg[1]\(0),
      Q => \^host_crc_status\(0)
    );
\axi_rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCCE200E2"
    )
        port map (
      I0 => \axi_araddr_reg[5]\,
      I1 => \axi_araddr_reg[7]\(0),
      I2 => \axi_araddr_reg[5]_0\,
      I3 => \axi_araddr_reg[7]\(1),
      I4 => \axi_araddr_reg[5]_1\,
      I5 => axi_rvalid_reg,
      O => \axi_rdata_reg[2]\
    );
eqOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => eqOp,
      CO(2) => eqOp_carry_n_1,
      CO(1) => eqOp_carry_n_2,
      CO(0) => eqOp_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_eqOp_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\eqOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => eqOp,
      CO(3 downto 0) => \NLW_eqOp_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_eqOp_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \eqOp_carry__0_n_7\,
      S(3 downto 0) => B"0001"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_crc_comp_25 is
  port (
    host_crc_status : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[3]\ : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    vita_clk : in STD_LOGIC;
    \slv_reg8_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_araddr_reg[5]\ : in STD_LOGIC;
    \axi_araddr_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_araddr_reg[5]_0\ : in STD_LOGIC;
    \axi_araddr_reg[5]_1\ : in STD_LOGIC;
    axi_rvalid_reg : in STD_LOGIC;
    VALID : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_crc_comp_25 : entity is "crc_comp";
end design_1_onsemi_vita_cam_0_0_crc_comp_25;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_crc_comp_25 is
  signal CompareState : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \CompareState[0]_i_1_n_0\ : STD_LOGIC;
  signal \CompareState[1]_i_1_n_0\ : STD_LOGIC;
  signal \STATUS_i_1__2_n_0\ : STD_LOGIC;
  signal eqOp : STD_LOGIC;
  signal \eqOp_carry__0_n_7\ : STD_LOGIC;
  signal eqOp_carry_n_1 : STD_LOGIC;
  signal eqOp_carry_n_2 : STD_LOGIC;
  signal eqOp_carry_n_3 : STD_LOGIC;
  signal \^host_crc_status\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_eqOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_eqOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_eqOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CompareState[0]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \CompareState[1]_i_1\ : label is "soft_lutpair84";
begin
  host_crc_status(0) <= \^host_crc_status\(0);
\CompareState[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0F0000"
    )
        port map (
      I0 => \eqOp_carry__0_n_7\,
      I1 => VALID,
      I2 => CompareState(1),
      I3 => CompareState(0),
      I4 => \slv_reg8_reg[1]\(1),
      O => \CompareState[0]_i_1_n_0\
    );
\CompareState[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EC00"
    )
        port map (
      I0 => VALID,
      I1 => CompareState(1),
      I2 => CompareState(0),
      I3 => \slv_reg8_reg[1]\(1),
      O => \CompareState[1]_i_1_n_0\
    );
\CompareState_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[1]\(0),
      D => \CompareState[0]_i_1_n_0\,
      Q => CompareState(0)
    );
\CompareState_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[1]\(0),
      D => \CompareState[1]_i_1_n_0\,
      Q => CompareState(1)
    );
\STATUS_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBFFFFFF28000C0C"
    )
        port map (
      I0 => \eqOp_carry__0_n_7\,
      I1 => CompareState(0),
      I2 => CompareState(1),
      I3 => VALID,
      I4 => \slv_reg8_reg[1]\(1),
      I5 => \^host_crc_status\(0),
      O => \STATUS_i_1__2_n_0\
    );
STATUS_reg: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \STATUS_i_1__2_n_0\,
      PRE => \slv_reg8_reg[1]\(0),
      Q => \^host_crc_status\(0)
    );
\axi_rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCCE200E2"
    )
        port map (
      I0 => \axi_araddr_reg[5]\,
      I1 => \axi_araddr_reg[7]\(0),
      I2 => \axi_araddr_reg[5]_0\,
      I3 => \axi_araddr_reg[7]\(1),
      I4 => \axi_araddr_reg[5]_1\,
      I5 => axi_rvalid_reg,
      O => \axi_rdata_reg[3]\
    );
eqOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => eqOp,
      CO(2) => eqOp_carry_n_1,
      CO(1) => eqOp_carry_n_2,
      CO(0) => eqOp_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_eqOp_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\eqOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => eqOp,
      CO(3 downto 0) => \NLW_eqOp_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_eqOp_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \eqOp_carry__0_n_7\,
      S(3 downto 0) => B"0001"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_iserdes_clocks is
  port (
    \axi_rdata_reg[24]\ : out STD_LOGIC;
    \axi_rdata_reg[16]\ : out STD_LOGIC;
    CLK : out STD_LOGIC;
    CLKDIV : out STD_LOGIC;
    CLK_RDY : out STD_LOGIC;
    host_iserdes_clk_status : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_araddr_reg[5]\ : in STD_LOGIC;
    \axi_araddr_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_araddr_reg[5]_0\ : in STD_LOGIC;
    \axi_araddr_reg[5]_1\ : in STD_LOGIC;
    axi_rvalid_reg : in STD_LOGIC;
    \axi_araddr_reg[5]_2\ : in STD_LOGIC;
    \axi_araddr_reg[5]_3\ : in STD_LOGIC;
    \axi_araddr_reg[5]_4\ : in STD_LOGIC;
    vita_clk : in STD_LOGIC;
    io_vita_clk_out_p : in STD_LOGIC;
    io_vita_clk_out_n : in STD_LOGIC;
    \slv_reg4_reg[0]_rep\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_iserdes_clocks : entity is "iserdes_clocks";
end design_1_onsemi_vita_cam_0_0_iserdes_clocks;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_iserdes_clocks is
  signal Cntr : STD_LOGIC;
  signal \Cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \Cntr[10]_i_1_n_0\ : STD_LOGIC;
  signal \Cntr[11]_i_1_n_0\ : STD_LOGIC;
  signal \Cntr[12]_i_1_n_0\ : STD_LOGIC;
  signal \Cntr[12]_i_3_n_0\ : STD_LOGIC;
  signal \Cntr[12]_i_4_n_0\ : STD_LOGIC;
  signal \Cntr[12]_i_5_n_0\ : STD_LOGIC;
  signal \Cntr[12]_i_6_n_0\ : STD_LOGIC;
  signal \Cntr[13]_i_1_n_0\ : STD_LOGIC;
  signal \Cntr[14]_i_1_n_0\ : STD_LOGIC;
  signal \Cntr[15]_i_1_n_0\ : STD_LOGIC;
  signal \Cntr[16]_i_1_n_0\ : STD_LOGIC;
  signal \Cntr[16]_i_3_n_0\ : STD_LOGIC;
  signal \Cntr[16]_i_4_n_0\ : STD_LOGIC;
  signal \Cntr[16]_i_5_n_0\ : STD_LOGIC;
  signal \Cntr[16]_i_6_n_0\ : STD_LOGIC;
  signal \Cntr[17]_i_1_n_0\ : STD_LOGIC;
  signal \Cntr[18]_i_1_n_0\ : STD_LOGIC;
  signal \Cntr[19]_i_1_n_0\ : STD_LOGIC;
  signal \Cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \Cntr[20]_i_1_n_0\ : STD_LOGIC;
  signal \Cntr[20]_i_3_n_0\ : STD_LOGIC;
  signal \Cntr[20]_i_4_n_0\ : STD_LOGIC;
  signal \Cntr[20]_i_5_n_0\ : STD_LOGIC;
  signal \Cntr[20]_i_6_n_0\ : STD_LOGIC;
  signal \Cntr[21]_i_1_n_0\ : STD_LOGIC;
  signal \Cntr[22]_i_1_n_0\ : STD_LOGIC;
  signal \Cntr[23]_i_2_n_0\ : STD_LOGIC;
  signal \Cntr[23]_i_3_n_0\ : STD_LOGIC;
  signal \Cntr[23]_i_5_n_0\ : STD_LOGIC;
  signal \Cntr[23]_i_6_n_0\ : STD_LOGIC;
  signal \Cntr[23]_i_7_n_0\ : STD_LOGIC;
  signal \Cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \Cntr[3]_i_1_n_0\ : STD_LOGIC;
  signal \Cntr[4]_i_1_n_0\ : STD_LOGIC;
  signal \Cntr[4]_i_3_n_0\ : STD_LOGIC;
  signal \Cntr[4]_i_4_n_0\ : STD_LOGIC;
  signal \Cntr[4]_i_5_n_0\ : STD_LOGIC;
  signal \Cntr[4]_i_6_n_0\ : STD_LOGIC;
  signal \Cntr[5]_i_1_n_0\ : STD_LOGIC;
  signal \Cntr[6]_i_1_n_0\ : STD_LOGIC;
  signal \Cntr[7]_i_1_n_0\ : STD_LOGIC;
  signal \Cntr[8]_i_1_n_0\ : STD_LOGIC;
  signal \Cntr[8]_i_3_n_0\ : STD_LOGIC;
  signal \Cntr[8]_i_4_n_0\ : STD_LOGIC;
  signal \Cntr[8]_i_5_n_0\ : STD_LOGIC;
  signal \Cntr[8]_i_6_n_0\ : STD_LOGIC;
  signal \Cntr[9]_i_1_n_0\ : STD_LOGIC;
  signal \Cntr_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \Cntr_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \Cntr_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \Cntr_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \Cntr_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \Cntr_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \Cntr_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \Cntr_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \Cntr_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \Cntr_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \Cntr_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \Cntr_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \Cntr_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \Cntr_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \Cntr_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \Cntr_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \Cntr_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \Cntr_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \Cntr_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \Cntr_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \Cntr_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \Cntr_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \Cntr_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \Cntr_reg[20]_i_2_n_7\ : STD_LOGIC;
  signal \Cntr_reg[23]_i_4_n_2\ : STD_LOGIC;
  signal \Cntr_reg[23]_i_4_n_3\ : STD_LOGIC;
  signal \Cntr_reg[23]_i_4_n_5\ : STD_LOGIC;
  signal \Cntr_reg[23]_i_4_n_6\ : STD_LOGIC;
  signal \Cntr_reg[23]_i_4_n_7\ : STD_LOGIC;
  signal \Cntr_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \Cntr_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \Cntr_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \Cntr_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \Cntr_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \Cntr_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \Cntr_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \Cntr_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \Cntr_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \Cntr_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \Cntr_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \Cntr_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \Cntr_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \Cntr_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \Cntr_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \Cntr_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \Cntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \Cntr_reg_n_0_[10]\ : STD_LOGIC;
  signal \Cntr_reg_n_0_[11]\ : STD_LOGIC;
  signal \Cntr_reg_n_0_[12]\ : STD_LOGIC;
  signal \Cntr_reg_n_0_[13]\ : STD_LOGIC;
  signal \Cntr_reg_n_0_[14]\ : STD_LOGIC;
  signal \Cntr_reg_n_0_[15]\ : STD_LOGIC;
  signal \Cntr_reg_n_0_[16]\ : STD_LOGIC;
  signal \Cntr_reg_n_0_[17]\ : STD_LOGIC;
  signal \Cntr_reg_n_0_[18]\ : STD_LOGIC;
  signal \Cntr_reg_n_0_[19]\ : STD_LOGIC;
  signal \Cntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \Cntr_reg_n_0_[20]\ : STD_LOGIC;
  signal \Cntr_reg_n_0_[21]\ : STD_LOGIC;
  signal \Cntr_reg_n_0_[22]\ : STD_LOGIC;
  signal \Cntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \Cntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \Cntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \Cntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \Cntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \Cntr_reg_n_0_[7]\ : STD_LOGIC;
  signal \Cntr_reg_n_0_[8]\ : STD_LOGIC;
  signal \Cntr_reg_n_0_[9]\ : STD_LOGIC;
  signal \FSM_onehot_lockedmonitorstate[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_lockedmonitorstate[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_lockedmonitorstate[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_lockedmonitorstate[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_lockedmonitorstate[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_lockedmonitorstate[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_lockedmonitorstate[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_lockedmonitorstate[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_lockedmonitorstate[5]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_lockedmonitorstate[6]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_lockedmonitorstate[6]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_lockedmonitorstate[6]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_lockedmonitorstate_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_lockedmonitorstate_reg_n_0_[0]\ : signal is "yes";
  signal \FSM_onehot_lockedmonitorstate_reg_n_0_[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_lockedmonitorstate_reg_n_0_[1]\ : signal is "yes";
  signal \FSM_onehot_lockedmonitorstate_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_lockedmonitorstate_reg_n_0_[2]\ : signal is "yes";
  signal \FSM_onehot_lockedmonitorstate_reg_n_0_[3]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_lockedmonitorstate_reg_n_0_[3]\ : signal is "yes";
  signal \FSM_onehot_lockedmonitorstate_reg_n_0_[4]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_lockedmonitorstate_reg_n_0_[4]\ : signal is "yes";
  signal \FSM_onehot_lockedmonitorstate_reg_n_0_[5]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_lockedmonitorstate_reg_n_0_[5]\ : signal is "yes";
  signal \FSM_onehot_lockedmonitorstate_reg_n_0_[6]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_lockedmonitorstate_reg_n_0_[6]\ : signal is "yes";
  signal LOCKED : STD_LOGIC;
  signal LOCKED_i_1_n_0 : STD_LOGIC;
  signal divider_lock_r : STD_LOGIC;
  signal divider_lock_r2 : STD_LOGIC;
  signal divider_status_i_1_n_0 : STD_LOGIC;
  signal \^host_iserdes_clk_status\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal hsinclk : STD_LOGIC;
  signal multiplier_status_i_1_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \NLW_Cntr_reg[23]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Cntr_reg[23]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gen_no_iserdes_multiplier_DCM.LSoutput_BUFGMUX_inst_O_UNCONNECTED\ : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_lockedmonitorstate_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_onehot_lockedmonitorstate_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_onehot_lockedmonitorstate_reg[2]\ : label is "yes";
  attribute KEEP of \FSM_onehot_lockedmonitorstate_reg[3]\ : label is "yes";
  attribute KEEP of \FSM_onehot_lockedmonitorstate_reg[4]\ : label is "yes";
  attribute KEEP of \FSM_onehot_lockedmonitorstate_reg[5]\ : label is "yes";
  attribute KEEP of \FSM_onehot_lockedmonitorstate_reg[6]\ : label is "yes";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of divider_lock_r2_reg : label is "no";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of divider_lock_r2_reg : label is "no";
  attribute syn_preserve : string;
  attribute syn_preserve of divider_lock_r2_reg : label is "TRUE";
  attribute SHREG_EXTRACT of divider_lock_r_reg : label is "no";
  attribute equivalent_register_removal of divider_lock_r_reg : label is "no";
  attribute syn_preserve of divider_lock_r_reg : label is "TRUE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of \gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE : string;
  attribute IBUF_DELAY_VALUE of \gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst\ : label is "0";
  attribute IFD_DELAY_VALUE : string;
  attribute IFD_DELAY_VALUE of \gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst\ : label is "AUTO";
  attribute box_type : string;
  attribute box_type of \gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst\ : label is "PRIMITIVE";
  attribute box_type of \gen_hs_clk_in.gen_regional_hs_clk_in.BUFIO_regional_hs_clk_in\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gen_no_iserdes_multiplier_DCM.LSoutput_BUFGMUX_inst\ : label is "BUFGMUX_CTRL";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \gen_no_iserdes_multiplier_DCM.LSoutput_BUFGMUX_inst\ : label is "S:S1,S0";
  attribute box_type of \gen_no_iserdes_multiplier_DCM.LSoutput_BUFGMUX_inst\ : label is "PRIMITIVE";
  attribute box_type of \gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in\ : label is "PRIMITIVE";
begin
  host_iserdes_clk_status(1 downto 0) <= \^host_iserdes_clk_status\(1 downto 0);
CLK_RDY_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep\,
      D => LOCKED,
      Q => CLK_RDY
    );
\Cntr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00FF00FF0054"
    )
        port map (
      I0 => p_0_in,
      I1 => \FSM_onehot_lockedmonitorstate_reg_n_0_[1]\,
      I2 => \FSM_onehot_lockedmonitorstate_reg_n_0_[4]\,
      I3 => \Cntr_reg_n_0_[0]\,
      I4 => \FSM_onehot_lockedmonitorstate_reg_n_0_[2]\,
      I5 => \FSM_onehot_lockedmonitorstate_reg_n_0_[5]\,
      O => \Cntr[0]_i_1_n_0\
    );
\Cntr[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FF005400"
    )
        port map (
      I0 => p_0_in,
      I1 => \FSM_onehot_lockedmonitorstate_reg_n_0_[1]\,
      I2 => \FSM_onehot_lockedmonitorstate_reg_n_0_[4]\,
      I3 => \Cntr_reg[12]_i_2_n_6\,
      I4 => \FSM_onehot_lockedmonitorstate_reg_n_0_[2]\,
      I5 => \FSM_onehot_lockedmonitorstate_reg_n_0_[5]\,
      O => \Cntr[10]_i_1_n_0\
    );
\Cntr[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8FFA8FFA8FCA8"
    )
        port map (
      I0 => p_0_in,
      I1 => \FSM_onehot_lockedmonitorstate_reg_n_0_[1]\,
      I2 => \FSM_onehot_lockedmonitorstate_reg_n_0_[4]\,
      I3 => \Cntr_reg[12]_i_2_n_5\,
      I4 => \FSM_onehot_lockedmonitorstate_reg_n_0_[2]\,
      I5 => \FSM_onehot_lockedmonitorstate_reg_n_0_[5]\,
      O => \Cntr[11]_i_1_n_0\
    );
\Cntr[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FF005400"
    )
        port map (
      I0 => p_0_in,
      I1 => \FSM_onehot_lockedmonitorstate_reg_n_0_[1]\,
      I2 => \FSM_onehot_lockedmonitorstate_reg_n_0_[4]\,
      I3 => \Cntr_reg[12]_i_2_n_4\,
      I4 => \FSM_onehot_lockedmonitorstate_reg_n_0_[2]\,
      I5 => \FSM_onehot_lockedmonitorstate_reg_n_0_[5]\,
      O => \Cntr[12]_i_1_n_0\
    );
\Cntr[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Cntr_reg_n_0_[12]\,
      O => \Cntr[12]_i_3_n_0\
    );
\Cntr[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Cntr_reg_n_0_[11]\,
      O => \Cntr[12]_i_4_n_0\
    );
\Cntr[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Cntr_reg_n_0_[10]\,
      O => \Cntr[12]_i_5_n_0\
    );
\Cntr[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Cntr_reg_n_0_[9]\,
      O => \Cntr[12]_i_6_n_0\
    );
\Cntr[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FF005400"
    )
        port map (
      I0 => p_0_in,
      I1 => \FSM_onehot_lockedmonitorstate_reg_n_0_[1]\,
      I2 => \FSM_onehot_lockedmonitorstate_reg_n_0_[4]\,
      I3 => \Cntr_reg[16]_i_2_n_7\,
      I4 => \FSM_onehot_lockedmonitorstate_reg_n_0_[2]\,
      I5 => \FSM_onehot_lockedmonitorstate_reg_n_0_[5]\,
      O => \Cntr[13]_i_1_n_0\
    );
\Cntr[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8FFA8FFA8FCA8"
    )
        port map (
      I0 => p_0_in,
      I1 => \FSM_onehot_lockedmonitorstate_reg_n_0_[1]\,
      I2 => \FSM_onehot_lockedmonitorstate_reg_n_0_[4]\,
      I3 => \Cntr_reg[16]_i_2_n_6\,
      I4 => \FSM_onehot_lockedmonitorstate_reg_n_0_[2]\,
      I5 => \FSM_onehot_lockedmonitorstate_reg_n_0_[5]\,
      O => \Cntr[14]_i_1_n_0\
    );
\Cntr[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FF005400"
    )
        port map (
      I0 => p_0_in,
      I1 => \FSM_onehot_lockedmonitorstate_reg_n_0_[1]\,
      I2 => \FSM_onehot_lockedmonitorstate_reg_n_0_[4]\,
      I3 => \Cntr_reg[16]_i_2_n_5\,
      I4 => \FSM_onehot_lockedmonitorstate_reg_n_0_[2]\,
      I5 => \FSM_onehot_lockedmonitorstate_reg_n_0_[5]\,
      O => \Cntr[15]_i_1_n_0\
    );
\Cntr[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FF005400"
    )
        port map (
      I0 => p_0_in,
      I1 => \FSM_onehot_lockedmonitorstate_reg_n_0_[1]\,
      I2 => \FSM_onehot_lockedmonitorstate_reg_n_0_[4]\,
      I3 => \Cntr_reg[16]_i_2_n_4\,
      I4 => \FSM_onehot_lockedmonitorstate_reg_n_0_[2]\,
      I5 => \FSM_onehot_lockedmonitorstate_reg_n_0_[5]\,
      O => \Cntr[16]_i_1_n_0\
    );
\Cntr[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Cntr_reg_n_0_[16]\,
      O => \Cntr[16]_i_3_n_0\
    );
\Cntr[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Cntr_reg_n_0_[15]\,
      O => \Cntr[16]_i_4_n_0\
    );
\Cntr[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Cntr_reg_n_0_[14]\,
      O => \Cntr[16]_i_5_n_0\
    );
\Cntr[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Cntr_reg_n_0_[13]\,
      O => \Cntr[16]_i_6_n_0\
    );
\Cntr[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8FFA8FFA8FCA8"
    )
        port map (
      I0 => p_0_in,
      I1 => \FSM_onehot_lockedmonitorstate_reg_n_0_[1]\,
      I2 => \FSM_onehot_lockedmonitorstate_reg_n_0_[4]\,
      I3 => \Cntr_reg[20]_i_2_n_7\,
      I4 => \FSM_onehot_lockedmonitorstate_reg_n_0_[2]\,
      I5 => \FSM_onehot_lockedmonitorstate_reg_n_0_[5]\,
      O => \Cntr[17]_i_1_n_0\
    );
\Cntr[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FF005400"
    )
        port map (
      I0 => p_0_in,
      I1 => \FSM_onehot_lockedmonitorstate_reg_n_0_[1]\,
      I2 => \FSM_onehot_lockedmonitorstate_reg_n_0_[4]\,
      I3 => \Cntr_reg[20]_i_2_n_6\,
      I4 => \FSM_onehot_lockedmonitorstate_reg_n_0_[2]\,
      I5 => \FSM_onehot_lockedmonitorstate_reg_n_0_[5]\,
      O => \Cntr[18]_i_1_n_0\
    );
\Cntr[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FF005400"
    )
        port map (
      I0 => p_0_in,
      I1 => \FSM_onehot_lockedmonitorstate_reg_n_0_[1]\,
      I2 => \FSM_onehot_lockedmonitorstate_reg_n_0_[4]\,
      I3 => \Cntr_reg[20]_i_2_n_5\,
      I4 => \FSM_onehot_lockedmonitorstate_reg_n_0_[2]\,
      I5 => \FSM_onehot_lockedmonitorstate_reg_n_0_[5]\,
      O => \Cntr[19]_i_1_n_0\
    );
\Cntr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FF005400"
    )
        port map (
      I0 => p_0_in,
      I1 => \FSM_onehot_lockedmonitorstate_reg_n_0_[1]\,
      I2 => \FSM_onehot_lockedmonitorstate_reg_n_0_[4]\,
      I3 => \Cntr_reg[4]_i_2_n_7\,
      I4 => \FSM_onehot_lockedmonitorstate_reg_n_0_[2]\,
      I5 => \FSM_onehot_lockedmonitorstate_reg_n_0_[5]\,
      O => \Cntr[1]_i_1_n_0\
    );
\Cntr[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FF005400"
    )
        port map (
      I0 => p_0_in,
      I1 => \FSM_onehot_lockedmonitorstate_reg_n_0_[1]\,
      I2 => \FSM_onehot_lockedmonitorstate_reg_n_0_[4]\,
      I3 => \Cntr_reg[20]_i_2_n_4\,
      I4 => \FSM_onehot_lockedmonitorstate_reg_n_0_[2]\,
      I5 => \FSM_onehot_lockedmonitorstate_reg_n_0_[5]\,
      O => \Cntr[20]_i_1_n_0\
    );
\Cntr[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Cntr_reg_n_0_[20]\,
      O => \Cntr[20]_i_3_n_0\
    );
\Cntr[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Cntr_reg_n_0_[19]\,
      O => \Cntr[20]_i_4_n_0\
    );
\Cntr[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Cntr_reg_n_0_[18]\,
      O => \Cntr[20]_i_5_n_0\
    );
\Cntr[20]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Cntr_reg_n_0_[17]\,
      O => \Cntr[20]_i_6_n_0\
    );
\Cntr[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FF005400"
    )
        port map (
      I0 => p_0_in,
      I1 => \FSM_onehot_lockedmonitorstate_reg_n_0_[1]\,
      I2 => \FSM_onehot_lockedmonitorstate_reg_n_0_[4]\,
      I3 => \Cntr_reg[23]_i_4_n_7\,
      I4 => \FSM_onehot_lockedmonitorstate_reg_n_0_[2]\,
      I5 => \FSM_onehot_lockedmonitorstate_reg_n_0_[5]\,
      O => \Cntr[21]_i_1_n_0\
    );
\Cntr[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FF005400"
    )
        port map (
      I0 => p_0_in,
      I1 => \FSM_onehot_lockedmonitorstate_reg_n_0_[1]\,
      I2 => \FSM_onehot_lockedmonitorstate_reg_n_0_[4]\,
      I3 => \Cntr_reg[23]_i_4_n_6\,
      I4 => \FSM_onehot_lockedmonitorstate_reg_n_0_[2]\,
      I5 => \FSM_onehot_lockedmonitorstate_reg_n_0_[5]\,
      O => \Cntr[22]_i_1_n_0\
    );
\Cntr[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF22F2"
    )
        port map (
      I0 => \FSM_onehot_lockedmonitorstate_reg_n_0_[6]\,
      I1 => divider_lock_r2,
      I2 => \FSM_onehot_lockedmonitorstate[0]_i_2_n_0\,
      I3 => p_0_in,
      I4 => \FSM_onehot_lockedmonitorstate[0]_i_3_n_0\,
      I5 => \Cntr[23]_i_3_n_0\,
      O => Cntr
    );
\Cntr[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FF005400"
    )
        port map (
      I0 => p_0_in,
      I1 => \FSM_onehot_lockedmonitorstate_reg_n_0_[1]\,
      I2 => \FSM_onehot_lockedmonitorstate_reg_n_0_[4]\,
      I3 => \Cntr_reg[23]_i_4_n_5\,
      I4 => \FSM_onehot_lockedmonitorstate_reg_n_0_[2]\,
      I5 => \FSM_onehot_lockedmonitorstate_reg_n_0_[5]\,
      O => \Cntr[23]_i_2_n_0\
    );
\Cntr[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_lockedmonitorstate_reg_n_0_[3]\,
      I1 => \FSM_onehot_lockedmonitorstate_reg_n_0_[0]\,
      O => \Cntr[23]_i_3_n_0\
    );
\Cntr[23]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in,
      O => \Cntr[23]_i_5_n_0\
    );
\Cntr[23]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Cntr_reg_n_0_[22]\,
      O => \Cntr[23]_i_6_n_0\
    );
\Cntr[23]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Cntr_reg_n_0_[21]\,
      O => \Cntr[23]_i_7_n_0\
    );
\Cntr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FF005400"
    )
        port map (
      I0 => p_0_in,
      I1 => \FSM_onehot_lockedmonitorstate_reg_n_0_[1]\,
      I2 => \FSM_onehot_lockedmonitorstate_reg_n_0_[4]\,
      I3 => \Cntr_reg[4]_i_2_n_6\,
      I4 => \FSM_onehot_lockedmonitorstate_reg_n_0_[2]\,
      I5 => \FSM_onehot_lockedmonitorstate_reg_n_0_[5]\,
      O => \Cntr[2]_i_1_n_0\
    );
\Cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FF005400"
    )
        port map (
      I0 => p_0_in,
      I1 => \FSM_onehot_lockedmonitorstate_reg_n_0_[1]\,
      I2 => \FSM_onehot_lockedmonitorstate_reg_n_0_[4]\,
      I3 => \Cntr_reg[4]_i_2_n_5\,
      I4 => \FSM_onehot_lockedmonitorstate_reg_n_0_[2]\,
      I5 => \FSM_onehot_lockedmonitorstate_reg_n_0_[5]\,
      O => \Cntr[3]_i_1_n_0\
    );
\Cntr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8FFA8FFA8FCA8"
    )
        port map (
      I0 => p_0_in,
      I1 => \FSM_onehot_lockedmonitorstate_reg_n_0_[1]\,
      I2 => \FSM_onehot_lockedmonitorstate_reg_n_0_[4]\,
      I3 => \Cntr_reg[4]_i_2_n_4\,
      I4 => \FSM_onehot_lockedmonitorstate_reg_n_0_[2]\,
      I5 => \FSM_onehot_lockedmonitorstate_reg_n_0_[5]\,
      O => \Cntr[4]_i_1_n_0\
    );
\Cntr[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Cntr_reg_n_0_[4]\,
      O => \Cntr[4]_i_3_n_0\
    );
\Cntr[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Cntr_reg_n_0_[3]\,
      O => \Cntr[4]_i_4_n_0\
    );
\Cntr[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Cntr_reg_n_0_[2]\,
      O => \Cntr[4]_i_5_n_0\
    );
\Cntr[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Cntr_reg_n_0_[1]\,
      O => \Cntr[4]_i_6_n_0\
    );
\Cntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8FFA8FFA8FCA8"
    )
        port map (
      I0 => p_0_in,
      I1 => \FSM_onehot_lockedmonitorstate_reg_n_0_[1]\,
      I2 => \FSM_onehot_lockedmonitorstate_reg_n_0_[4]\,
      I3 => \Cntr_reg[8]_i_2_n_7\,
      I4 => \FSM_onehot_lockedmonitorstate_reg_n_0_[2]\,
      I5 => \FSM_onehot_lockedmonitorstate_reg_n_0_[5]\,
      O => \Cntr[5]_i_1_n_0\
    );
\Cntr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8FFA8FFA8FCA8"
    )
        port map (
      I0 => p_0_in,
      I1 => \FSM_onehot_lockedmonitorstate_reg_n_0_[1]\,
      I2 => \FSM_onehot_lockedmonitorstate_reg_n_0_[4]\,
      I3 => \Cntr_reg[8]_i_2_n_6\,
      I4 => \FSM_onehot_lockedmonitorstate_reg_n_0_[2]\,
      I5 => \FSM_onehot_lockedmonitorstate_reg_n_0_[5]\,
      O => \Cntr[6]_i_1_n_0\
    );
\Cntr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8FFA8FFA8FCA8"
    )
        port map (
      I0 => p_0_in,
      I1 => \FSM_onehot_lockedmonitorstate_reg_n_0_[1]\,
      I2 => \FSM_onehot_lockedmonitorstate_reg_n_0_[4]\,
      I3 => \Cntr_reg[8]_i_2_n_5\,
      I4 => \FSM_onehot_lockedmonitorstate_reg_n_0_[2]\,
      I5 => \FSM_onehot_lockedmonitorstate_reg_n_0_[5]\,
      O => \Cntr[7]_i_1_n_0\
    );
\Cntr[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF8C8"
    )
        port map (
      I0 => \FSM_onehot_lockedmonitorstate[0]_i_2_n_0\,
      I1 => \Cntr_reg[8]_i_2_n_4\,
      I2 => \FSM_onehot_lockedmonitorstate[0]_i_3_n_0\,
      I3 => p_0_in,
      I4 => \FSM_onehot_lockedmonitorstate_reg_n_0_[6]\,
      I5 => \Cntr[23]_i_3_n_0\,
      O => \Cntr[8]_i_1_n_0\
    );
\Cntr[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Cntr_reg_n_0_[8]\,
      O => \Cntr[8]_i_3_n_0\
    );
\Cntr[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Cntr_reg_n_0_[7]\,
      O => \Cntr[8]_i_4_n_0\
    );
\Cntr[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Cntr_reg_n_0_[6]\,
      O => \Cntr[8]_i_5_n_0\
    );
\Cntr[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Cntr_reg_n_0_[5]\,
      O => \Cntr[8]_i_6_n_0\
    );
\Cntr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FF005400"
    )
        port map (
      I0 => p_0_in,
      I1 => \FSM_onehot_lockedmonitorstate_reg_n_0_[1]\,
      I2 => \FSM_onehot_lockedmonitorstate_reg_n_0_[4]\,
      I3 => \Cntr_reg[12]_i_2_n_7\,
      I4 => \FSM_onehot_lockedmonitorstate_reg_n_0_[2]\,
      I5 => \FSM_onehot_lockedmonitorstate_reg_n_0_[5]\,
      O => \Cntr[9]_i_1_n_0\
    );
\Cntr_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Cntr,
      D => \Cntr[0]_i_1_n_0\,
      PRE => \slv_reg4_reg[0]_rep\,
      Q => \Cntr_reg_n_0_[0]\
    );
\Cntr_reg[10]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Cntr,
      D => \Cntr[10]_i_1_n_0\,
      PRE => \slv_reg4_reg[0]_rep\,
      Q => \Cntr_reg_n_0_[10]\
    );
\Cntr_reg[11]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Cntr,
      D => \Cntr[11]_i_1_n_0\,
      PRE => \slv_reg4_reg[0]_rep\,
      Q => \Cntr_reg_n_0_[11]\
    );
\Cntr_reg[12]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Cntr,
      D => \Cntr[12]_i_1_n_0\,
      PRE => \slv_reg4_reg[0]_rep\,
      Q => \Cntr_reg_n_0_[12]\
    );
\Cntr_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Cntr_reg[8]_i_2_n_0\,
      CO(3) => \Cntr_reg[12]_i_2_n_0\,
      CO(2) => \Cntr_reg[12]_i_2_n_1\,
      CO(1) => \Cntr_reg[12]_i_2_n_2\,
      CO(0) => \Cntr_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \Cntr_reg_n_0_[12]\,
      DI(2) => \Cntr_reg_n_0_[11]\,
      DI(1) => \Cntr_reg_n_0_[10]\,
      DI(0) => \Cntr_reg_n_0_[9]\,
      O(3) => \Cntr_reg[12]_i_2_n_4\,
      O(2) => \Cntr_reg[12]_i_2_n_5\,
      O(1) => \Cntr_reg[12]_i_2_n_6\,
      O(0) => \Cntr_reg[12]_i_2_n_7\,
      S(3) => \Cntr[12]_i_3_n_0\,
      S(2) => \Cntr[12]_i_4_n_0\,
      S(1) => \Cntr[12]_i_5_n_0\,
      S(0) => \Cntr[12]_i_6_n_0\
    );
\Cntr_reg[13]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Cntr,
      D => \Cntr[13]_i_1_n_0\,
      PRE => \slv_reg4_reg[0]_rep\,
      Q => \Cntr_reg_n_0_[13]\
    );
\Cntr_reg[14]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Cntr,
      D => \Cntr[14]_i_1_n_0\,
      PRE => \slv_reg4_reg[0]_rep\,
      Q => \Cntr_reg_n_0_[14]\
    );
\Cntr_reg[15]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Cntr,
      D => \Cntr[15]_i_1_n_0\,
      PRE => \slv_reg4_reg[0]_rep\,
      Q => \Cntr_reg_n_0_[15]\
    );
\Cntr_reg[16]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Cntr,
      D => \Cntr[16]_i_1_n_0\,
      PRE => \slv_reg4_reg[0]_rep\,
      Q => \Cntr_reg_n_0_[16]\
    );
\Cntr_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Cntr_reg[12]_i_2_n_0\,
      CO(3) => \Cntr_reg[16]_i_2_n_0\,
      CO(2) => \Cntr_reg[16]_i_2_n_1\,
      CO(1) => \Cntr_reg[16]_i_2_n_2\,
      CO(0) => \Cntr_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \Cntr_reg_n_0_[16]\,
      DI(2) => \Cntr_reg_n_0_[15]\,
      DI(1) => \Cntr_reg_n_0_[14]\,
      DI(0) => \Cntr_reg_n_0_[13]\,
      O(3) => \Cntr_reg[16]_i_2_n_4\,
      O(2) => \Cntr_reg[16]_i_2_n_5\,
      O(1) => \Cntr_reg[16]_i_2_n_6\,
      O(0) => \Cntr_reg[16]_i_2_n_7\,
      S(3) => \Cntr[16]_i_3_n_0\,
      S(2) => \Cntr[16]_i_4_n_0\,
      S(1) => \Cntr[16]_i_5_n_0\,
      S(0) => \Cntr[16]_i_6_n_0\
    );
\Cntr_reg[17]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Cntr,
      D => \Cntr[17]_i_1_n_0\,
      PRE => \slv_reg4_reg[0]_rep\,
      Q => \Cntr_reg_n_0_[17]\
    );
\Cntr_reg[18]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Cntr,
      D => \Cntr[18]_i_1_n_0\,
      PRE => \slv_reg4_reg[0]_rep\,
      Q => \Cntr_reg_n_0_[18]\
    );
\Cntr_reg[19]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Cntr,
      D => \Cntr[19]_i_1_n_0\,
      PRE => \slv_reg4_reg[0]_rep\,
      Q => \Cntr_reg_n_0_[19]\
    );
\Cntr_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Cntr,
      D => \Cntr[1]_i_1_n_0\,
      PRE => \slv_reg4_reg[0]_rep\,
      Q => \Cntr_reg_n_0_[1]\
    );
\Cntr_reg[20]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Cntr,
      D => \Cntr[20]_i_1_n_0\,
      PRE => \slv_reg4_reg[0]_rep\,
      Q => \Cntr_reg_n_0_[20]\
    );
\Cntr_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Cntr_reg[16]_i_2_n_0\,
      CO(3) => \Cntr_reg[20]_i_2_n_0\,
      CO(2) => \Cntr_reg[20]_i_2_n_1\,
      CO(1) => \Cntr_reg[20]_i_2_n_2\,
      CO(0) => \Cntr_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \Cntr_reg_n_0_[20]\,
      DI(2) => \Cntr_reg_n_0_[19]\,
      DI(1) => \Cntr_reg_n_0_[18]\,
      DI(0) => \Cntr_reg_n_0_[17]\,
      O(3) => \Cntr_reg[20]_i_2_n_4\,
      O(2) => \Cntr_reg[20]_i_2_n_5\,
      O(1) => \Cntr_reg[20]_i_2_n_6\,
      O(0) => \Cntr_reg[20]_i_2_n_7\,
      S(3) => \Cntr[20]_i_3_n_0\,
      S(2) => \Cntr[20]_i_4_n_0\,
      S(1) => \Cntr[20]_i_5_n_0\,
      S(0) => \Cntr[20]_i_6_n_0\
    );
\Cntr_reg[21]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Cntr,
      D => \Cntr[21]_i_1_n_0\,
      PRE => \slv_reg4_reg[0]_rep\,
      Q => \Cntr_reg_n_0_[21]\
    );
\Cntr_reg[22]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Cntr,
      D => \Cntr[22]_i_1_n_0\,
      PRE => \slv_reg4_reg[0]_rep\,
      Q => \Cntr_reg_n_0_[22]\
    );
\Cntr_reg[23]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Cntr,
      D => \Cntr[23]_i_2_n_0\,
      PRE => \slv_reg4_reg[0]_rep\,
      Q => p_0_in
    );
\Cntr_reg[23]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Cntr_reg[20]_i_2_n_0\,
      CO(3 downto 2) => \NLW_Cntr_reg[23]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Cntr_reg[23]_i_4_n_2\,
      CO(0) => \Cntr_reg[23]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \Cntr_reg_n_0_[22]\,
      DI(0) => \Cntr_reg_n_0_[21]\,
      O(3) => \NLW_Cntr_reg[23]_i_4_O_UNCONNECTED\(3),
      O(2) => \Cntr_reg[23]_i_4_n_5\,
      O(1) => \Cntr_reg[23]_i_4_n_6\,
      O(0) => \Cntr_reg[23]_i_4_n_7\,
      S(3) => '0',
      S(2) => \Cntr[23]_i_5_n_0\,
      S(1) => \Cntr[23]_i_6_n_0\,
      S(0) => \Cntr[23]_i_7_n_0\
    );
\Cntr_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Cntr,
      D => \Cntr[2]_i_1_n_0\,
      PRE => \slv_reg4_reg[0]_rep\,
      Q => \Cntr_reg_n_0_[2]\
    );
\Cntr_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Cntr,
      D => \Cntr[3]_i_1_n_0\,
      PRE => \slv_reg4_reg[0]_rep\,
      Q => \Cntr_reg_n_0_[3]\
    );
\Cntr_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Cntr,
      D => \Cntr[4]_i_1_n_0\,
      PRE => \slv_reg4_reg[0]_rep\,
      Q => \Cntr_reg_n_0_[4]\
    );
\Cntr_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Cntr_reg[4]_i_2_n_0\,
      CO(2) => \Cntr_reg[4]_i_2_n_1\,
      CO(1) => \Cntr_reg[4]_i_2_n_2\,
      CO(0) => \Cntr_reg[4]_i_2_n_3\,
      CYINIT => \Cntr_reg_n_0_[0]\,
      DI(3) => \Cntr_reg_n_0_[4]\,
      DI(2) => \Cntr_reg_n_0_[3]\,
      DI(1) => \Cntr_reg_n_0_[2]\,
      DI(0) => \Cntr_reg_n_0_[1]\,
      O(3) => \Cntr_reg[4]_i_2_n_4\,
      O(2) => \Cntr_reg[4]_i_2_n_5\,
      O(1) => \Cntr_reg[4]_i_2_n_6\,
      O(0) => \Cntr_reg[4]_i_2_n_7\,
      S(3) => \Cntr[4]_i_3_n_0\,
      S(2) => \Cntr[4]_i_4_n_0\,
      S(1) => \Cntr[4]_i_5_n_0\,
      S(0) => \Cntr[4]_i_6_n_0\
    );
\Cntr_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Cntr,
      D => \Cntr[5]_i_1_n_0\,
      PRE => \slv_reg4_reg[0]_rep\,
      Q => \Cntr_reg_n_0_[5]\
    );
\Cntr_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Cntr,
      D => \Cntr[6]_i_1_n_0\,
      PRE => \slv_reg4_reg[0]_rep\,
      Q => \Cntr_reg_n_0_[6]\
    );
\Cntr_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Cntr,
      D => \Cntr[7]_i_1_n_0\,
      PRE => \slv_reg4_reg[0]_rep\,
      Q => \Cntr_reg_n_0_[7]\
    );
\Cntr_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Cntr,
      D => \Cntr[8]_i_1_n_0\,
      PRE => \slv_reg4_reg[0]_rep\,
      Q => \Cntr_reg_n_0_[8]\
    );
\Cntr_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Cntr_reg[4]_i_2_n_0\,
      CO(3) => \Cntr_reg[8]_i_2_n_0\,
      CO(2) => \Cntr_reg[8]_i_2_n_1\,
      CO(1) => \Cntr_reg[8]_i_2_n_2\,
      CO(0) => \Cntr_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \Cntr_reg_n_0_[8]\,
      DI(2) => \Cntr_reg_n_0_[7]\,
      DI(1) => \Cntr_reg_n_0_[6]\,
      DI(0) => \Cntr_reg_n_0_[5]\,
      O(3) => \Cntr_reg[8]_i_2_n_4\,
      O(2) => \Cntr_reg[8]_i_2_n_5\,
      O(1) => \Cntr_reg[8]_i_2_n_6\,
      O(0) => \Cntr_reg[8]_i_2_n_7\,
      S(3) => \Cntr[8]_i_3_n_0\,
      S(2) => \Cntr[8]_i_4_n_0\,
      S(1) => \Cntr[8]_i_5_n_0\,
      S(0) => \Cntr[8]_i_6_n_0\
    );
\Cntr_reg[9]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Cntr,
      D => \Cntr[9]_i_1_n_0\,
      PRE => \slv_reg4_reg[0]_rep\,
      Q => \Cntr_reg_n_0_[9]\
    );
\FSM_onehot_lockedmonitorstate[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \FSM_onehot_lockedmonitorstate_reg_n_0_[3]\,
      I1 => \FSM_onehot_lockedmonitorstate_reg_n_0_[0]\,
      I2 => divider_lock_r2,
      I3 => \FSM_onehot_lockedmonitorstate_reg_n_0_[6]\,
      I4 => \FSM_onehot_lockedmonitorstate[0]_i_2_n_0\,
      I5 => \FSM_onehot_lockedmonitorstate[0]_i_3_n_0\,
      O => \FSM_onehot_lockedmonitorstate[0]_i_1_n_0\
    );
\FSM_onehot_lockedmonitorstate[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_lockedmonitorstate_reg_n_0_[2]\,
      I1 => \FSM_onehot_lockedmonitorstate_reg_n_0_[5]\,
      O => \FSM_onehot_lockedmonitorstate[0]_i_2_n_0\
    );
\FSM_onehot_lockedmonitorstate[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_lockedmonitorstate_reg_n_0_[1]\,
      I1 => \FSM_onehot_lockedmonitorstate_reg_n_0_[4]\,
      O => \FSM_onehot_lockedmonitorstate[0]_i_3_n_0\
    );
\FSM_onehot_lockedmonitorstate[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0100"
    )
        port map (
      I0 => \FSM_onehot_lockedmonitorstate_reg_n_0_[2]\,
      I1 => divider_lock_r2,
      I2 => \FSM_onehot_lockedmonitorstate_reg_n_0_[1]\,
      I3 => \FSM_onehot_lockedmonitorstate_reg_n_0_[3]\,
      I4 => \FSM_onehot_lockedmonitorstate[1]_i_2_n_0\,
      I5 => \FSM_onehot_lockedmonitorstate_reg_n_0_[0]\,
      O => \FSM_onehot_lockedmonitorstate[1]_i_1_n_0\
    );
\FSM_onehot_lockedmonitorstate[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => divider_lock_r2,
      I1 => \FSM_onehot_lockedmonitorstate_reg_n_0_[6]\,
      I2 => \FSM_onehot_lockedmonitorstate_reg_n_0_[2]\,
      I3 => \FSM_onehot_lockedmonitorstate_reg_n_0_[5]\,
      I4 => \FSM_onehot_lockedmonitorstate_reg_n_0_[1]\,
      I5 => \FSM_onehot_lockedmonitorstate_reg_n_0_[4]\,
      O => \FSM_onehot_lockedmonitorstate[1]_i_2_n_0\
    );
\FSM_onehot_lockedmonitorstate[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_lockedmonitorstate_reg_n_0_[1]\,
      I1 => \FSM_onehot_lockedmonitorstate_reg_n_0_[0]\,
      O => \FSM_onehot_lockedmonitorstate[2]_i_1_n_0\
    );
\FSM_onehot_lockedmonitorstate[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \FSM_onehot_lockedmonitorstate_reg_n_0_[1]\,
      I1 => \FSM_onehot_lockedmonitorstate_reg_n_0_[0]\,
      I2 => \FSM_onehot_lockedmonitorstate_reg_n_0_[2]\,
      O => \FSM_onehot_lockedmonitorstate[3]_i_1_n_0\
    );
\FSM_onehot_lockedmonitorstate[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \FSM_onehot_lockedmonitorstate_reg_n_0_[2]\,
      I1 => \FSM_onehot_lockedmonitorstate_reg_n_0_[3]\,
      I2 => divider_lock_r2,
      I3 => \FSM_onehot_lockedmonitorstate_reg_n_0_[1]\,
      I4 => \FSM_onehot_lockedmonitorstate_reg_n_0_[0]\,
      O => \FSM_onehot_lockedmonitorstate[4]_i_1_n_0\
    );
\FSM_onehot_lockedmonitorstate[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \FSM_onehot_lockedmonitorstate_reg_n_0_[2]\,
      I1 => \FSM_onehot_lockedmonitorstate_reg_n_0_[4]\,
      I2 => \FSM_onehot_lockedmonitorstate_reg_n_0_[1]\,
      I3 => \FSM_onehot_lockedmonitorstate_reg_n_0_[0]\,
      I4 => \FSM_onehot_lockedmonitorstate_reg_n_0_[3]\,
      O => \FSM_onehot_lockedmonitorstate[5]_i_1_n_0\
    );
\FSM_onehot_lockedmonitorstate[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF88F8"
    )
        port map (
      I0 => \FSM_onehot_lockedmonitorstate[6]_i_3_n_0\,
      I1 => p_0_in,
      I2 => \FSM_onehot_lockedmonitorstate_reg_n_0_[0]\,
      I3 => divider_lock_r2,
      I4 => \FSM_onehot_lockedmonitorstate_reg_n_0_[6]\,
      I5 => \FSM_onehot_lockedmonitorstate_reg_n_0_[3]\,
      O => \FSM_onehot_lockedmonitorstate[6]_i_1_n_0\
    );
\FSM_onehot_lockedmonitorstate[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \FSM_onehot_lockedmonitorstate_reg_n_0_[1]\,
      I1 => \FSM_onehot_lockedmonitorstate_reg_n_0_[4]\,
      I2 => \FSM_onehot_lockedmonitorstate_reg_n_0_[5]\,
      I3 => \FSM_onehot_lockedmonitorstate_reg_n_0_[2]\,
      I4 => \FSM_onehot_lockedmonitorstate_reg_n_0_[0]\,
      I5 => \FSM_onehot_lockedmonitorstate_reg_n_0_[3]\,
      O => \FSM_onehot_lockedmonitorstate[6]_i_2_n_0\
    );
\FSM_onehot_lockedmonitorstate[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_onehot_lockedmonitorstate_reg_n_0_[4]\,
      I1 => \FSM_onehot_lockedmonitorstate_reg_n_0_[1]\,
      I2 => \FSM_onehot_lockedmonitorstate_reg_n_0_[5]\,
      I3 => \FSM_onehot_lockedmonitorstate_reg_n_0_[2]\,
      O => \FSM_onehot_lockedmonitorstate[6]_i_3_n_0\
    );
\FSM_onehot_lockedmonitorstate_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => vita_clk,
      CE => \FSM_onehot_lockedmonitorstate[6]_i_1_n_0\,
      D => \FSM_onehot_lockedmonitorstate[0]_i_1_n_0\,
      PRE => \slv_reg4_reg[0]_rep\,
      Q => \FSM_onehot_lockedmonitorstate_reg_n_0_[0]\
    );
\FSM_onehot_lockedmonitorstate_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => vita_clk,
      CE => \FSM_onehot_lockedmonitorstate[6]_i_1_n_0\,
      CLR => \slv_reg4_reg[0]_rep\,
      D => \FSM_onehot_lockedmonitorstate[1]_i_1_n_0\,
      Q => \FSM_onehot_lockedmonitorstate_reg_n_0_[1]\
    );
\FSM_onehot_lockedmonitorstate_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => vita_clk,
      CE => \FSM_onehot_lockedmonitorstate[6]_i_1_n_0\,
      CLR => \slv_reg4_reg[0]_rep\,
      D => \FSM_onehot_lockedmonitorstate[2]_i_1_n_0\,
      Q => \FSM_onehot_lockedmonitorstate_reg_n_0_[2]\
    );
\FSM_onehot_lockedmonitorstate_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => vita_clk,
      CE => \FSM_onehot_lockedmonitorstate[6]_i_1_n_0\,
      CLR => \slv_reg4_reg[0]_rep\,
      D => \FSM_onehot_lockedmonitorstate[3]_i_1_n_0\,
      Q => \FSM_onehot_lockedmonitorstate_reg_n_0_[3]\
    );
\FSM_onehot_lockedmonitorstate_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => vita_clk,
      CE => \FSM_onehot_lockedmonitorstate[6]_i_1_n_0\,
      CLR => \slv_reg4_reg[0]_rep\,
      D => \FSM_onehot_lockedmonitorstate[4]_i_1_n_0\,
      Q => \FSM_onehot_lockedmonitorstate_reg_n_0_[4]\
    );
\FSM_onehot_lockedmonitorstate_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => vita_clk,
      CE => \FSM_onehot_lockedmonitorstate[6]_i_1_n_0\,
      CLR => \slv_reg4_reg[0]_rep\,
      D => \FSM_onehot_lockedmonitorstate[5]_i_1_n_0\,
      Q => \FSM_onehot_lockedmonitorstate_reg_n_0_[5]\
    );
\FSM_onehot_lockedmonitorstate_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => vita_clk,
      CE => \FSM_onehot_lockedmonitorstate[6]_i_1_n_0\,
      CLR => \slv_reg4_reg[0]_rep\,
      D => \FSM_onehot_lockedmonitorstate[6]_i_2_n_0\,
      Q => \FSM_onehot_lockedmonitorstate_reg_n_0_[6]\
    );
LOCKED_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^host_iserdes_clk_status\(0),
      I1 => \^host_iserdes_clk_status\(1),
      O => LOCKED_i_1_n_0
    );
LOCKED_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep\,
      D => LOCKED_i_1_n_0,
      Q => LOCKED
    );
\axi_rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCCE200E2"
    )
        port map (
      I0 => \axi_araddr_reg[5]_2\,
      I1 => \axi_araddr_reg[7]\(0),
      I2 => \axi_araddr_reg[5]_3\,
      I3 => \axi_araddr_reg[7]\(1),
      I4 => \axi_araddr_reg[5]_4\,
      I5 => axi_rvalid_reg,
      O => \axi_rdata_reg[16]\
    );
\axi_rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCCE200E2"
    )
        port map (
      I0 => \axi_araddr_reg[5]\,
      I1 => \axi_araddr_reg[7]\(0),
      I2 => \axi_araddr_reg[5]_0\,
      I3 => \axi_araddr_reg[7]\(1),
      I4 => \axi_araddr_reg[5]_1\,
      I5 => axi_rvalid_reg,
      O => \axi_rdata_reg[24]\
    );
divider_lock_r2_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep\,
      D => divider_lock_r,
      Q => divider_lock_r2
    );
divider_lock_r_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep\,
      D => '1',
      Q => divider_lock_r
    );
divider_status_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CFC8"
    )
        port map (
      I0 => \FSM_onehot_lockedmonitorstate_reg_n_0_[6]\,
      I1 => divider_lock_r2,
      I2 => \FSM_onehot_lockedmonitorstate_reg_n_0_[0]\,
      I3 => \^host_iserdes_clk_status\(1),
      O => divider_status_i_1_n_0
    );
divider_status_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep\,
      D => divider_status_i_1_n_0,
      Q => \^host_iserdes_clk_status\(1)
    );
\gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst\: unisim.vcomponents.IBUFDS
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => io_vita_clk_out_p,
      IB => io_vita_clk_out_n,
      O => hsinclk
    );
\gen_hs_clk_in.gen_regional_hs_clk_in.BUFIO_regional_hs_clk_in\: unisim.vcomponents.BUFIO
     port map (
      I => hsinclk,
      O => CLK
    );
\gen_no_iserdes_multiplier_DCM.LSoutput_BUFGMUX_inst\: unisim.vcomponents.BUFGCTRL
    generic map(
      INIT_OUT => 0,
      IS_S0_INVERTED => '1',
      PRESELECT_I0 => true,
      PRESELECT_I1 => false
    )
        port map (
      CE0 => '1',
      CE1 => '1',
      I0 => vita_clk,
      I1 => '0',
      IGNORE0 => '0',
      IGNORE1 => '0',
      O => \NLW_gen_no_iserdes_multiplier_DCM.LSoutput_BUFGMUX_inst_O_UNCONNECTED\,
      S0 => '0',
      S1 => '0'
    );
\gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in\: unisim.vcomponents.BUFR
    generic map(
      BUFR_DIVIDE => "5",
      SIM_DEVICE => "7SERIES"
    )
        port map (
      CE => '1',
      CLR => '0',
      I => hsinclk,
      O => CLKDIV
    );
multiplier_status_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => divider_lock_r2,
      I1 => \FSM_onehot_lockedmonitorstate_reg_n_0_[0]\,
      I2 => \^host_iserdes_clk_status\(0),
      O => multiplier_status_i_1_n_0
    );
multiplier_status_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep\,
      D => multiplier_status_i_1_n_0,
      Q => \^host_iserdes_clk_status\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_iserdes_compare is
  port (
    FIFO_WREN_c : out STD_LOGIC;
    DELAY_WREN_c : out STD_LOGIC;
    \slv_reg4_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLKDIV : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \CTRL_SAMPLEINOTHERBIT_reg[0]\ : in STD_LOGIC;
    vita_clk : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_iserdes_compare : entity is "iserdes_compare";
end design_1_onsemi_vita_cam_0_0_iserdes_compare;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_iserdes_compare is
  signal DELAY_WREN_r : STD_LOGIC;
  signal DELAY_WREN_r2 : STD_LOGIC;
  signal FIFO_WREN_r2 : STD_LOGIC;
begin
DELAY_WREN_r2_reg: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AS(0),
      D => DELAY_WREN_r,
      Q => DELAY_WREN_r2
    );
DELAY_WREN_r_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AS(0),
      D => \CTRL_SAMPLEINOTHERBIT_reg[0]\,
      Q => DELAY_WREN_r
    );
DELAY_WREN_reg: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AS(0),
      D => DELAY_WREN_r2,
      Q => DELAY_WREN_c
    );
FIFO_WREN_r2_reg: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(0),
      D => \slv_reg4_reg[3]\(0),
      Q => FIFO_WREN_r2
    );
FIFO_WREN_reg: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(0),
      D => FIFO_WREN_r2,
      Q => FIFO_WREN_c
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_iserdes_control is
  port (
    start_align_i : out STD_LOGIC;
    end_handshake : out STD_LOGIC;
    \handshakestate_reg[0]_0\ : out STD_LOGIC;
    \selector_reg[0]_0\ : out STD_LOGIC;
    edge_tmp : out STD_LOGIC;
    edge_int_or : out STD_LOGIC;
    busy_align_i : out STD_LOGIC;
    ALIGN_BUSY58_out : out STD_LOGIC;
    REQ : out STD_LOGIC;
    CTRL_RESET : out STD_LOGIC;
    CTRL_INC : out STD_LOGIC;
    CTRL_CE : out STD_LOGIC;
    CTRL_BITSLIP : out STD_LOGIC;
    CTRL_SAMPLEINFIRSTBIT_i : out STD_LOGIC;
    SAMPLEINFIRSTBIT59_out : out STD_LOGIC;
    CTRL_SAMPLEINLASTBIT_i : out STD_LOGIC;
    SAMPLEINLASTBIT60_out : out STD_LOGIC;
    CTRL_SAMPLEINOTHERBIT_i_reg_0 : out STD_LOGIC;
    SAMPLEINOTHERBIT61_out : out STD_LOGIC;
    CTRL_FIFO_RESET : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CTRL_SAMPLEINLASTBIT_i_reg_0 : out STD_LOGIC;
    CTRL_SAMPLEINFIRSTBIT_i_reg_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    CTRL_CE_reg_0 : out STD_LOGIC;
    CTRL_INC_reg_0 : out STD_LOGIC;
    CTRL_INC_reg_1 : out STD_LOGIC;
    CTRL_RESET_reg_0 : out STD_LOGIC;
    CTRL_RESET_reg_1 : out STD_LOGIC;
    CTRL_RESET_reg_2 : out STD_LOGIC;
    CTRL_SAMPLEINOTHERBIT_i : out STD_LOGIC;
    CTRL_SAMPLEINLASTBIT_i_reg_1 : out STD_LOGIC;
    CTRL_BITSLIP_reg_0 : out STD_LOGIC;
    \serdesseqstate_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \serdesseqstate_reg[0]_1\ : out STD_LOGIC;
    \serdesseqstate_reg[0]_2\ : out STD_LOGIC;
    \GenCntr_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \handshakestate_reg[0]_1\ : out STD_LOGIC;
    \handshakestate_reg[0]_2\ : out STD_LOGIC;
    vita_clk : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 1 downto 0 );
    start_handshake_reg_0 : in STD_LOGIC;
    edge_int_or_reg_0 : in STD_LOGIC;
    start_align_i_reg_0 : in STD_LOGIC;
    \slv_reg4_reg[2]\ : in STD_LOGIC;
    ACK_reg : in STD_LOGIC;
    CTRL_RESET_reg_3 : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \alignstate_reg[3]_0\ : in STD_LOGIC;
    \alignstate_reg[3]_1\ : in STD_LOGIC;
    \alignstate_reg[1]_0\ : in STD_LOGIC;
    \alignstate_reg[2]_0\ : in STD_LOGIC;
    CTRL_SAMPLEINFIRSTBIT_i_reg_1 : in STD_LOGIC;
    \alignstate_reg[2]_1\ : in STD_LOGIC;
    CTRL_SAMPLEINLASTBIT_i_reg_2 : in STD_LOGIC;
    \alignstate_reg[2]_2\ : in STD_LOGIC;
    CTRL_SAMPLEINOTHERBIT_i_reg_1 : in STD_LOGIC;
    \slv_reg4_reg[2]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg4_reg[2]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CTRL_DATA : in STD_LOGIC_VECTOR ( 9 downto 0 );
    D : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \slv_reg6_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \compare_reg[9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \compare_reg[8]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \CTRL_DATA_reg[6]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \compare_reg[7][9]\ : in STD_LOGIC;
    \compare_reg[3][9]\ : in STD_LOGIC;
    ACK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_iserdes_control : entity is "iserdes_control";
end design_1_onsemi_vita_cam_0_0_iserdes_control;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_iserdes_control is
  signal \CTRL_BITSLIP_i_3__3_n_0\ : STD_LOGIC;
  signal \CTRL_CE_i_3__3_n_0\ : STD_LOGIC;
  signal \CTRL_INC_i_4__3_n_0\ : STD_LOGIC;
  signal \CTRL_RESET_i_5__3_n_0\ : STD_LOGIC;
  signal \CTRL_RESET_i_6__3_n_0\ : STD_LOGIC;
  signal \CTRL_RESET_i_7__3_n_0\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_14__3_n_0\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_4__3_n_0\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_5__3_n_0\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_7__3_n_0\ : STD_LOGIC;
  signal \^ctrl_sampleinfirstbit_i_reg_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__3_n_1\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__3_n_2\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__3_n_3\ : STD_LOGIC;
  signal \^ctrl_sampleinlastbit_i_reg_1\ : STD_LOGIC;
  signal GenCntr : STD_LOGIC;
  signal \GenCntr[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \GenCntr[0]_i_2__3_n_0\ : STD_LOGIC;
  signal \GenCntr[0]_i_3__3_n_0\ : STD_LOGIC;
  signal \GenCntr[10]_i_1__3_n_0\ : STD_LOGIC;
  signal \GenCntr[11]_i_1__3_n_0\ : STD_LOGIC;
  signal \GenCntr[12]_i_1__3_n_0\ : STD_LOGIC;
  signal \GenCntr[12]_i_3__3_n_0\ : STD_LOGIC;
  signal \GenCntr[12]_i_4__3_n_0\ : STD_LOGIC;
  signal \GenCntr[12]_i_5__3_n_0\ : STD_LOGIC;
  signal \GenCntr[12]_i_6__3_n_0\ : STD_LOGIC;
  signal \GenCntr[13]_i_1__3_n_0\ : STD_LOGIC;
  signal \GenCntr[14]_i_1__3_n_0\ : STD_LOGIC;
  signal \GenCntr[14]_i_2__3_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_10__3_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_11__3_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_13__3_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_14__3_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_15__3_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_17__3_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_18__3_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_19__3_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_2__3_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_3__3_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_4__3_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_5__3_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_6__3_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_7__3_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_8__3_n_0\ : STD_LOGIC;
  signal \GenCntr[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \GenCntr[1]_i_2__3_n_0\ : STD_LOGIC;
  signal \GenCntr[1]_i_3__3_n_0\ : STD_LOGIC;
  signal \GenCntr[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \GenCntr[2]_i_2__3_n_0\ : STD_LOGIC;
  signal \GenCntr[2]_i_3__3_n_0\ : STD_LOGIC;
  signal \GenCntr[2]_i_4__3_n_0\ : STD_LOGIC;
  signal \GenCntr[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \GenCntr[3]_i_2__3_n_0\ : STD_LOGIC;
  signal \GenCntr[3]_i_3__3_n_0\ : STD_LOGIC;
  signal \GenCntr[4]_i_10__3_n_0\ : STD_LOGIC;
  signal \GenCntr[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \GenCntr[4]_i_2__3_n_0\ : STD_LOGIC;
  signal \GenCntr[4]_i_4__3_n_0\ : STD_LOGIC;
  signal \GenCntr[4]_i_5__3_n_0\ : STD_LOGIC;
  signal \GenCntr[4]_i_6__3_n_0\ : STD_LOGIC;
  signal \GenCntr[4]_i_7__3_n_0\ : STD_LOGIC;
  signal \GenCntr[4]_i_8__3_n_0\ : STD_LOGIC;
  signal \GenCntr[4]_i_9__3_n_0\ : STD_LOGIC;
  signal \GenCntr[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \GenCntr[5]_i_2__3_n_0\ : STD_LOGIC;
  signal \GenCntr[5]_i_3__3_n_0\ : STD_LOGIC;
  signal \GenCntr[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \GenCntr[6]_i_2__3_n_0\ : STD_LOGIC;
  signal \GenCntr[6]_i_3__3_n_0\ : STD_LOGIC;
  signal \GenCntr[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \GenCntr[7]_i_2__3_n_0\ : STD_LOGIC;
  signal \GenCntr[7]_i_3__3_n_0\ : STD_LOGIC;
  signal \GenCntr[8]_i_10__3_n_0\ : STD_LOGIC;
  signal \GenCntr[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \GenCntr[8]_i_2__3_n_0\ : STD_LOGIC;
  signal \GenCntr[8]_i_3__3_n_0\ : STD_LOGIC;
  signal \GenCntr[8]_i_5__3_n_0\ : STD_LOGIC;
  signal \GenCntr[8]_i_6__3_n_0\ : STD_LOGIC;
  signal \GenCntr[8]_i_7__3_n_0\ : STD_LOGIC;
  signal \GenCntr[8]_i_8__3_n_0\ : STD_LOGIC;
  signal \GenCntr[8]_i_9__3_n_0\ : STD_LOGIC;
  signal \GenCntr[9]_i_1__3_n_0\ : STD_LOGIC;
  signal \GenCntr[9]_i_2__3_n_0\ : STD_LOGIC;
  signal \GenCntr[9]_i_3__3_n_0\ : STD_LOGIC;
  signal \GenCntr[9]_i_4__3_n_0\ : STD_LOGIC;
  signal \GenCntr[9]_i_5__3_n_0\ : STD_LOGIC;
  signal \GenCntr[9]_i_6__3_n_0\ : STD_LOGIC;
  signal \GenCntr_reg[12]_i_2__3_n_0\ : STD_LOGIC;
  signal \GenCntr_reg[12]_i_2__3_n_1\ : STD_LOGIC;
  signal \GenCntr_reg[12]_i_2__3_n_2\ : STD_LOGIC;
  signal \GenCntr_reg[12]_i_2__3_n_3\ : STD_LOGIC;
  signal \GenCntr_reg[15]_i_12__3_n_1\ : STD_LOGIC;
  signal \GenCntr_reg[15]_i_12__3_n_2\ : STD_LOGIC;
  signal \GenCntr_reg[15]_i_12__3_n_3\ : STD_LOGIC;
  signal \GenCntr_reg[15]_i_9__3_n_2\ : STD_LOGIC;
  signal \GenCntr_reg[15]_i_9__3_n_3\ : STD_LOGIC;
  signal \GenCntr_reg[4]_i_3__3_n_0\ : STD_LOGIC;
  signal \GenCntr_reg[4]_i_3__3_n_1\ : STD_LOGIC;
  signal \GenCntr_reg[4]_i_3__3_n_2\ : STD_LOGIC;
  signal \GenCntr_reg[4]_i_3__3_n_3\ : STD_LOGIC;
  signal \GenCntr_reg[8]_i_4__3_n_0\ : STD_LOGIC;
  signal \GenCntr_reg[8]_i_4__3_n_1\ : STD_LOGIC;
  signal \GenCntr_reg[8]_i_4__3_n_2\ : STD_LOGIC;
  signal \GenCntr_reg[8]_i_4__3_n_3\ : STD_LOGIC;
  signal \GenCntr_reg_n_0_[10]\ : STD_LOGIC;
  signal \GenCntr_reg_n_0_[11]\ : STD_LOGIC;
  signal \GenCntr_reg_n_0_[12]\ : STD_LOGIC;
  signal \GenCntr_reg_n_0_[13]\ : STD_LOGIC;
  signal \GenCntr_reg_n_0_[14]\ : STD_LOGIC;
  signal \GenCntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \GenCntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \GenCntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \GenCntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \GenCntr_reg_n_0_[7]\ : STD_LOGIC;
  signal \GenCntr_reg_n_0_[8]\ : STD_LOGIC;
  signal \GenCntr_reg_n_0_[9]\ : STD_LOGIC;
  signal Maxcount : STD_LOGIC;
  signal \Maxcount[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \Maxcount[10]_i_2__3_n_0\ : STD_LOGIC;
  signal \Maxcount[10]_i_3__3_n_0\ : STD_LOGIC;
  signal \Maxcount[10]_i_4__3_n_0\ : STD_LOGIC;
  signal \Maxcount[10]_i_5__3_n_0\ : STD_LOGIC;
  signal \Maxcount[10]_i_6__3_n_0\ : STD_LOGIC;
  signal \Maxcount[10]_i_7__3_n_0\ : STD_LOGIC;
  signal \Maxcount[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \Maxcount[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \Maxcount[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \Maxcount[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \Maxcount[4]_i_2__3_n_0\ : STD_LOGIC;
  signal \Maxcount[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \Maxcount[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \Maxcount[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \Maxcount[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \Maxcount[8]_i_2__3_n_0\ : STD_LOGIC;
  signal \Maxcount[9]_i_1__3_n_0\ : STD_LOGIC;
  signal \Maxcount[9]_i_2__3_n_0\ : STD_LOGIC;
  signal \Maxcount[9]_i_3__3_n_0\ : STD_LOGIC;
  signal \Maxcount_reg_n_0_[0]\ : STD_LOGIC;
  signal \Maxcount_reg_n_0_[1]\ : STD_LOGIC;
  signal \Maxcount_reg_n_0_[2]\ : STD_LOGIC;
  signal \Maxcount_reg_n_0_[3]\ : STD_LOGIC;
  signal \Maxcount_reg_n_0_[4]\ : STD_LOGIC;
  signal \Maxcount_reg_n_0_[5]\ : STD_LOGIC;
  signal \Maxcount_reg_n_0_[6]\ : STD_LOGIC;
  signal \Maxcount_reg_n_0_[7]\ : STD_LOGIC;
  signal \Maxcount_reg_n_0_[8]\ : STD_LOGIC;
  signal \Maxcount_reg_n_0_[9]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \SerdesCntr[12]_i_3__3_n_0\ : STD_LOGIC;
  signal \SerdesCntr[12]_i_4__3_n_0\ : STD_LOGIC;
  signal \SerdesCntr[12]_i_5__3_n_0\ : STD_LOGIC;
  signal \SerdesCntr[12]_i_6__3_n_0\ : STD_LOGIC;
  signal \SerdesCntr[15]_i_5__3_n_0\ : STD_LOGIC;
  signal \SerdesCntr[15]_i_6__3_n_0\ : STD_LOGIC;
  signal \SerdesCntr[4]_i_3__3_n_0\ : STD_LOGIC;
  signal \SerdesCntr[4]_i_4__3_n_0\ : STD_LOGIC;
  signal \SerdesCntr[4]_i_5__3_n_0\ : STD_LOGIC;
  signal \SerdesCntr[4]_i_6__3_n_0\ : STD_LOGIC;
  signal \SerdesCntr[8]_i_3__3_n_0\ : STD_LOGIC;
  signal \SerdesCntr[8]_i_4__3_n_0\ : STD_LOGIC;
  signal \SerdesCntr[8]_i_5__3_n_0\ : STD_LOGIC;
  signal \SerdesCntr[8]_i_6__3_n_0\ : STD_LOGIC;
  signal \SerdesCntr_reg[12]_i_2__3_n_0\ : STD_LOGIC;
  signal \SerdesCntr_reg[12]_i_2__3_n_1\ : STD_LOGIC;
  signal \SerdesCntr_reg[12]_i_2__3_n_2\ : STD_LOGIC;
  signal \SerdesCntr_reg[12]_i_2__3_n_3\ : STD_LOGIC;
  signal \SerdesCntr_reg[12]_i_2__3_n_4\ : STD_LOGIC;
  signal \SerdesCntr_reg[12]_i_2__3_n_5\ : STD_LOGIC;
  signal \SerdesCntr_reg[12]_i_2__3_n_6\ : STD_LOGIC;
  signal \SerdesCntr_reg[12]_i_2__3_n_7\ : STD_LOGIC;
  signal \SerdesCntr_reg[15]_i_3__3_n_2\ : STD_LOGIC;
  signal \SerdesCntr_reg[15]_i_3__3_n_3\ : STD_LOGIC;
  signal \SerdesCntr_reg[15]_i_3__3_n_5\ : STD_LOGIC;
  signal \SerdesCntr_reg[15]_i_3__3_n_6\ : STD_LOGIC;
  signal \SerdesCntr_reg[15]_i_3__3_n_7\ : STD_LOGIC;
  signal \SerdesCntr_reg[4]_i_2__3_n_0\ : STD_LOGIC;
  signal \SerdesCntr_reg[4]_i_2__3_n_1\ : STD_LOGIC;
  signal \SerdesCntr_reg[4]_i_2__3_n_2\ : STD_LOGIC;
  signal \SerdesCntr_reg[4]_i_2__3_n_3\ : STD_LOGIC;
  signal \SerdesCntr_reg[4]_i_2__3_n_4\ : STD_LOGIC;
  signal \SerdesCntr_reg[4]_i_2__3_n_5\ : STD_LOGIC;
  signal \SerdesCntr_reg[4]_i_2__3_n_6\ : STD_LOGIC;
  signal \SerdesCntr_reg[4]_i_2__3_n_7\ : STD_LOGIC;
  signal \SerdesCntr_reg[8]_i_2__3_n_0\ : STD_LOGIC;
  signal \SerdesCntr_reg[8]_i_2__3_n_1\ : STD_LOGIC;
  signal \SerdesCntr_reg[8]_i_2__3_n_2\ : STD_LOGIC;
  signal \SerdesCntr_reg[8]_i_2__3_n_3\ : STD_LOGIC;
  signal \SerdesCntr_reg[8]_i_2__3_n_4\ : STD_LOGIC;
  signal \SerdesCntr_reg[8]_i_2__3_n_5\ : STD_LOGIC;
  signal \SerdesCntr_reg[8]_i_2__3_n_6\ : STD_LOGIC;
  signal \SerdesCntr_reg[8]_i_2__3_n_7\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[10]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[11]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[12]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[13]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[14]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[7]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[8]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[9]\ : STD_LOGIC;
  signal \TimeOutCntr[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \TimeOutCntr[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \TimeOutCntr[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \TimeOutCntr[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \TimeOutCntr[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \TimeOutCntr[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \TimeOutCntr[5]_i_2__3_n_0\ : STD_LOGIC;
  signal \TimeOutCntr[5]_i_3__3_n_0\ : STD_LOGIC;
  signal \TimeOutCntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \TimeOutCntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \TimeOutCntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \TimeOutCntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \TimeOutCntr_reg_n_0_[4]\ : STD_LOGIC;
  signal alignstate : STD_LOGIC;
  signal \alignstate[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \alignstate[0]_i_2__3_n_0\ : STD_LOGIC;
  signal \alignstate[0]_i_3__3_n_0\ : STD_LOGIC;
  signal \alignstate[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \alignstate[1]_i_2__3_n_0\ : STD_LOGIC;
  signal \alignstate[1]_i_3__3_n_0\ : STD_LOGIC;
  signal \alignstate[1]_i_4__3_n_0\ : STD_LOGIC;
  signal \alignstate[1]_i_5__3_n_0\ : STD_LOGIC;
  signal \alignstate[1]_i_6__3_n_0\ : STD_LOGIC;
  signal \alignstate[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \alignstate[2]_i_2__3_n_0\ : STD_LOGIC;
  signal \alignstate[2]_i_4__3_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_10__3_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_11__3_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_12__3_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_13__3_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_14__3_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_15__3_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_16__3_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_17__3_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_18__3_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_19__3_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_2__3_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_3__3_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_4__3_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_5__3_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_6__3_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_9__3_n_0\ : STD_LOGIC;
  signal \alignstate_reg[3]_i_7__3_n_1\ : STD_LOGIC;
  signal \alignstate_reg[3]_i_7__3_n_2\ : STD_LOGIC;
  signal \alignstate_reg[3]_i_7__3_n_3\ : STD_LOGIC;
  signal \alignstate_reg[3]_i_8__3_n_1\ : STD_LOGIC;
  signal \alignstate_reg[3]_i_8__3_n_2\ : STD_LOGIC;
  signal \alignstate_reg[3]_i_8__3_n_3\ : STD_LOGIC;
  signal \^busy_align_i\ : STD_LOGIC;
  signal data5 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal data_init : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal edge_init : STD_LOGIC;
  signal \edge_init_reg_n_0_[0]\ : STD_LOGIC;
  signal \edge_init_reg_n_0_[1]\ : STD_LOGIC;
  signal \edge_init_reg_n_0_[2]\ : STD_LOGIC;
  signal \edge_init_reg_n_0_[3]\ : STD_LOGIC;
  signal \edge_init_reg_n_0_[4]\ : STD_LOGIC;
  signal \edge_init_reg_n_0_[5]\ : STD_LOGIC;
  signal \edge_init_reg_n_0_[6]\ : STD_LOGIC;
  signal \edge_init_reg_n_0_[7]\ : STD_LOGIC;
  signal \edge_init_reg_n_0_[8]\ : STD_LOGIC;
  signal \^edge_int_or\ : STD_LOGIC;
  signal \^end_handshake\ : STD_LOGIC;
  signal \end_handshake_i_1__3_n_0\ : STD_LOGIC;
  signal eqOp0_out : STD_LOGIC;
  signal eqOp2_out : STD_LOGIC;
  signal eqOp3_out : STD_LOGIC;
  signal \handshakestate[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \handshakestate[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \^handshakestate_reg[0]_0\ : STD_LOGIC;
  signal \^handshakestate_reg[0]_1\ : STD_LOGIC;
  signal \^handshakestate_reg[0]_2\ : STD_LOGIC;
  signal neqOp : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_in12_in : STD_LOGIC;
  signal p_0_in16_in : STD_LOGIC;
  signal p_0_in20_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  signal retrycntr : STD_LOGIC;
  signal \retrycntr[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \retrycntr[10]_i_1__3_n_0\ : STD_LOGIC;
  signal \retrycntr[11]_i_1__3_n_0\ : STD_LOGIC;
  signal \retrycntr[12]_i_1__3_n_0\ : STD_LOGIC;
  signal \retrycntr[12]_i_3__3_n_0\ : STD_LOGIC;
  signal \retrycntr[12]_i_4__3_n_0\ : STD_LOGIC;
  signal \retrycntr[12]_i_5__3_n_0\ : STD_LOGIC;
  signal \retrycntr[12]_i_6__3_n_0\ : STD_LOGIC;
  signal \retrycntr[13]_i_1__3_n_0\ : STD_LOGIC;
  signal \retrycntr[14]_i_1__3_n_0\ : STD_LOGIC;
  signal \retrycntr[15]_i_2__3_n_0\ : STD_LOGIC;
  signal \retrycntr[15]_i_3__3_n_0\ : STD_LOGIC;
  signal \retrycntr[15]_i_4__3_n_0\ : STD_LOGIC;
  signal \retrycntr[15]_i_5__3_n_0\ : STD_LOGIC;
  signal \retrycntr[15]_i_7__3_n_0\ : STD_LOGIC;
  signal \retrycntr[15]_i_8__3_n_0\ : STD_LOGIC;
  signal \retrycntr[15]_i_9__3_n_0\ : STD_LOGIC;
  signal \retrycntr[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \retrycntr[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \retrycntr[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \retrycntr[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \retrycntr[4]_i_3__3_n_0\ : STD_LOGIC;
  signal \retrycntr[4]_i_4__3_n_0\ : STD_LOGIC;
  signal \retrycntr[4]_i_5__3_n_0\ : STD_LOGIC;
  signal \retrycntr[4]_i_6__3_n_0\ : STD_LOGIC;
  signal \retrycntr[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \retrycntr[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \retrycntr[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \retrycntr[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \retrycntr[8]_i_3__3_n_0\ : STD_LOGIC;
  signal \retrycntr[8]_i_4__3_n_0\ : STD_LOGIC;
  signal \retrycntr[8]_i_5__3_n_0\ : STD_LOGIC;
  signal \retrycntr[8]_i_6__3_n_0\ : STD_LOGIC;
  signal \retrycntr[9]_i_1__3_n_0\ : STD_LOGIC;
  signal \retrycntr_reg[12]_i_2__3_n_0\ : STD_LOGIC;
  signal \retrycntr_reg[12]_i_2__3_n_1\ : STD_LOGIC;
  signal \retrycntr_reg[12]_i_2__3_n_2\ : STD_LOGIC;
  signal \retrycntr_reg[12]_i_2__3_n_3\ : STD_LOGIC;
  signal \retrycntr_reg[12]_i_2__3_n_4\ : STD_LOGIC;
  signal \retrycntr_reg[12]_i_2__3_n_5\ : STD_LOGIC;
  signal \retrycntr_reg[12]_i_2__3_n_6\ : STD_LOGIC;
  signal \retrycntr_reg[12]_i_2__3_n_7\ : STD_LOGIC;
  signal \retrycntr_reg[15]_i_6__3_n_2\ : STD_LOGIC;
  signal \retrycntr_reg[15]_i_6__3_n_3\ : STD_LOGIC;
  signal \retrycntr_reg[15]_i_6__3_n_5\ : STD_LOGIC;
  signal \retrycntr_reg[15]_i_6__3_n_6\ : STD_LOGIC;
  signal \retrycntr_reg[15]_i_6__3_n_7\ : STD_LOGIC;
  signal \retrycntr_reg[4]_i_2__3_n_0\ : STD_LOGIC;
  signal \retrycntr_reg[4]_i_2__3_n_1\ : STD_LOGIC;
  signal \retrycntr_reg[4]_i_2__3_n_2\ : STD_LOGIC;
  signal \retrycntr_reg[4]_i_2__3_n_3\ : STD_LOGIC;
  signal \retrycntr_reg[4]_i_2__3_n_4\ : STD_LOGIC;
  signal \retrycntr_reg[4]_i_2__3_n_5\ : STD_LOGIC;
  signal \retrycntr_reg[4]_i_2__3_n_6\ : STD_LOGIC;
  signal \retrycntr_reg[4]_i_2__3_n_7\ : STD_LOGIC;
  signal \retrycntr_reg[8]_i_2__3_n_0\ : STD_LOGIC;
  signal \retrycntr_reg[8]_i_2__3_n_1\ : STD_LOGIC;
  signal \retrycntr_reg[8]_i_2__3_n_2\ : STD_LOGIC;
  signal \retrycntr_reg[8]_i_2__3_n_3\ : STD_LOGIC;
  signal \retrycntr_reg[8]_i_2__3_n_4\ : STD_LOGIC;
  signal \retrycntr_reg[8]_i_2__3_n_5\ : STD_LOGIC;
  signal \retrycntr_reg[8]_i_2__3_n_6\ : STD_LOGIC;
  signal \retrycntr_reg[8]_i_2__3_n_7\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[10]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[11]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[12]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[13]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[14]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[7]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[8]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[9]\ : STD_LOGIC;
  signal selector : STD_LOGIC;
  signal \selector[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \^selector_reg[0]_0\ : STD_LOGIC;
  signal serdesseqstate : STD_LOGIC;
  signal \serdesseqstate[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \serdesseqstate[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \^serdesseqstate_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^serdesseqstate_reg[0]_1\ : STD_LOGIC;
  signal \^serdesseqstate_reg[0]_2\ : STD_LOGIC;
  signal \^start_align_i\ : STD_LOGIC;
  signal start_handshake : STD_LOGIC;
  signal \start_handshake_i_2__3_n_0\ : STD_LOGIC;
  signal \start_handshake_i_3__3_n_0\ : STD_LOGIC;
  signal \start_handshake_i_4__3_n_0\ : STD_LOGIC;
  signal windowcount : STD_LOGIC;
  signal \windowcount[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \windowcount[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \windowcount[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \windowcount[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \windowcount[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \windowcount[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \windowcount[5]_i_2__3_n_0\ : STD_LOGIC;
  signal \windowcount[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \windowcount[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \windowcount[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \windowcount[9]_i_2__3_n_0\ : STD_LOGIC;
  signal \windowcount[9]_i_3__3_n_0\ : STD_LOGIC;
  signal \windowcount[9]_i_4__3_n_0\ : STD_LOGIC;
  signal \windowcount[9]_i_5__3_n_0\ : STD_LOGIC;
  signal \windowcount_reg_n_0_[0]\ : STD_LOGIC;
  signal \windowcount_reg_n_0_[1]\ : STD_LOGIC;
  signal \windowcount_reg_n_0_[2]\ : STD_LOGIC;
  signal \windowcount_reg_n_0_[3]\ : STD_LOGIC;
  signal \windowcount_reg_n_0_[4]\ : STD_LOGIC;
  signal \windowcount_reg_n_0_[5]\ : STD_LOGIC;
  signal \windowcount_reg_n_0_[6]\ : STD_LOGIC;
  signal \windowcount_reg_n_0_[7]\ : STD_LOGIC;
  signal \windowcount_reg_n_0_[8]\ : STD_LOGIC;
  signal \windowcount_reg_n_0_[9]\ : STD_LOGIC;
  signal \NLW_CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_GenCntr_reg[15]_i_12__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_GenCntr_reg[15]_i_9__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_GenCntr_reg[15]_i_9__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_SerdesCntr_reg[15]_i_3__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_SerdesCntr_reg[15]_i_3__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_alignstate_reg[3]_i_7__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_alignstate_reg[3]_i_8__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_retrycntr_reg[15]_i_6__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_retrycntr_reg[15]_i_6__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CTRL_BITSLIP_i_3__3\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \CTRL_CE_i_3__3\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \CTRL_RESET_i_5__3\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \CTRL_RESET_i_6__3\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \CTRL_SAMPLEINFIRSTBIT_i_i_11__3\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \CTRL_SAMPLEINFIRSTBIT_i_i_14__3\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \GenCntr[0]_i_2__3\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \GenCntr[10]_i_1__3\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \GenCntr[11]_i_1__3\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \GenCntr[12]_i_1__3\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \GenCntr[13]_i_1__3\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \GenCntr[14]_i_1__3\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \GenCntr[14]_i_2__3\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \GenCntr[15]_i_10__3\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \GenCntr[15]_i_11__3\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \GenCntr[15]_i_4__3\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \GenCntr[15]_i_7__3\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \GenCntr[15]_i_8__3\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \GenCntr[4]_i_10__3\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \GenCntr[4]_i_2__3\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \GenCntr[4]_i_9__3\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \GenCntr[5]_i_3__3\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \GenCntr[6]_i_3__3\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \GenCntr[8]_i_2__3\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \GenCntr[8]_i_3__3\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \GenCntr[8]_i_5__3\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \GenCntr[9]_i_2__3\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \GenCntr[9]_i_3__3\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \GenCntr[9]_i_4__3\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \GenCntr[9]_i_6__3\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \Maxcount[10]_i_3__3\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \Maxcount[10]_i_6__3\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \Maxcount[10]_i_7__3\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \Maxcount[2]_i_1__3\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \Maxcount[3]_i_1__3\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \Maxcount[4]_i_2__3\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \Maxcount[6]_i_1__3\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \Maxcount[7]_i_1__3\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \Maxcount[9]_i_3__3\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \SerdesCntr[0]_i_1__3\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \SerdesCntr[10]_i_1__3\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \SerdesCntr[11]_i_1__3\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \SerdesCntr[12]_i_1__3\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \SerdesCntr[13]_i_1__3\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \SerdesCntr[14]_i_1__3\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \SerdesCntr[15]_i_2__3\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \SerdesCntr[1]_i_1__3\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \SerdesCntr[2]_i_1__3\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \SerdesCntr[3]_i_1__3\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \SerdesCntr[4]_i_1__3\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \SerdesCntr[5]_i_1__3\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \SerdesCntr[6]_i_1__3\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \SerdesCntr[7]_i_1__3\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \SerdesCntr[8]_i_1__3\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \SerdesCntr[9]_i_1__3\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \TimeOutCntr[0]_i_1__3\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \TimeOutCntr[2]_i_1__3\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \TimeOutCntr[3]_i_1__3\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \TimeOutCntr[5]_i_3__3\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \alignstate[0]_i_2__3\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \alignstate[1]_i_3__3\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \alignstate[1]_i_4__3\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \alignstate[1]_i_6__3\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \alignstate[3]_i_4__3\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \handshakestate[0]_i_1__3\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \handshakestate[1]_i_1__3\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \retrycntr[0]_i_1__3\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \retrycntr[10]_i_1__3\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \retrycntr[11]_i_1__3\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \retrycntr[12]_i_1__3\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \retrycntr[13]_i_1__3\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \retrycntr[14]_i_1__3\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \retrycntr[15]_i_2__3\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \retrycntr[15]_i_3__3\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \retrycntr[15]_i_4__3\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \retrycntr[15]_i_5__3\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \retrycntr[1]_i_1__3\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \retrycntr[2]_i_1__3\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \retrycntr[4]_i_1__3\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \retrycntr[5]_i_1__3\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \retrycntr[6]_i_1__3\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \retrycntr[7]_i_1__3\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \retrycntr[8]_i_1__3\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \retrycntr[9]_i_1__3\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \serdesseqstate[0]_i_1__3\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \serdesseqstate[1]_i_1__3\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \start_handshake_i_1__3\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \windowcount[1]_i_1__3\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \windowcount[2]_i_1__3\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \windowcount[3]_i_1__3\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \windowcount[5]_i_2__3\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \windowcount[6]_i_1__3\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \windowcount[7]_i_1__3\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \windowcount[8]_i_1__3\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \windowcount[9]_i_3__3\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \windowcount[9]_i_4__3\ : label is "soft_lutpair301";
begin
  CTRL_SAMPLEINFIRSTBIT_i_reg_0(2 downto 0) <= \^ctrl_sampleinfirstbit_i_reg_0\(2 downto 0);
  CTRL_SAMPLEINLASTBIT_i_reg_1 <= \^ctrl_sampleinlastbit_i_reg_1\;
  Q(3 downto 0) <= \^q\(3 downto 0);
  busy_align_i <= \^busy_align_i\;
  edge_int_or <= \^edge_int_or\;
  end_handshake <= \^end_handshake\;
  \handshakestate_reg[0]_0\ <= \^handshakestate_reg[0]_0\;
  \handshakestate_reg[0]_1\ <= \^handshakestate_reg[0]_1\;
  \handshakestate_reg[0]_2\ <= \^handshakestate_reg[0]_2\;
  \selector_reg[0]_0\ <= \^selector_reg[0]_0\;
  \serdesseqstate_reg[0]_0\(0) <= \^serdesseqstate_reg[0]_0\(0);
  \serdesseqstate_reg[0]_1\ <= \^serdesseqstate_reg[0]_1\;
  \serdesseqstate_reg[0]_2\ <= \^serdesseqstate_reg[0]_2\;
  start_align_i <= \^start_align_i\;
ALIGN_BUSY_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AS(1),
      D => \slv_reg4_reg[2]\,
      Q => ALIGN_BUSY58_out
    );
\CTRL_BITSLIP_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000FF2000000000"
    )
        port map (
      I0 => \^end_handshake\,
      I1 => p_0_in20_in,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => CO(0),
      I5 => \CTRL_BITSLIP_i_3__3_n_0\,
      O => CTRL_BITSLIP_reg_0
    );
\CTRL_BITSLIP_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \CTRL_BITSLIP_i_3__3_n_0\
    );
CTRL_BITSLIP_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AS(1),
      D => \alignstate_reg[1]_0\,
      Q => CTRL_BITSLIP
    );
\CTRL_CE_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000075757F75"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^end_handshake\,
      I2 => \^q\(0),
      I3 => p_0_in12_in,
      I4 => eqOp0_out,
      I5 => \CTRL_CE_i_3__3_n_0\,
      O => CTRL_CE_reg_0
    );
\CTRL_CE_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"31003111"
    )
        port map (
      I0 => eqOp2_out,
      I1 => \^q\(1),
      I2 => p_0_in20_in,
      I3 => \^q\(0),
      I4 => p_0_in12_in,
      O => \CTRL_CE_i_3__3_n_0\
    );
CTRL_CE_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AS(1),
      D => \alignstate_reg[3]_1\,
      Q => CTRL_CE
    );
CTRL_FIFO_RESET_reg: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \slv_reg4_reg[2]_0\,
      PRE => AS(1),
      Q => CTRL_FIFO_RESET
    );
\CTRL_INC_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFE0FFFFEFE0C0C"
    )
        port map (
      I0 => eqOp0_out,
      I1 => p_0_in12_in,
      I2 => \^q\(0),
      I3 => p_0_in20_in,
      I4 => \^q\(1),
      I5 => eqOp2_out,
      O => CTRL_INC_reg_0
    );
\CTRL_INC_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF04000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^end_handshake\,
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \CTRL_INC_i_4__3_n_0\,
      O => CTRL_INC_reg_1
    );
\CTRL_INC_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F000F000C00050"
    )
        port map (
      I0 => \^edge_int_or\,
      I1 => neqOp,
      I2 => \alignstate[0]_i_2__3_n_0\,
      I3 => p_0_in12_in,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \CTRL_INC_i_4__3_n_0\
    );
CTRL_INC_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AS(1),
      D => \alignstate_reg[3]_0\,
      Q => CTRL_INC
    );
\CTRL_RESET_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6745000000000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^edge_int_or\,
      I3 => neqOp,
      I4 => \alignstate[0]_i_2__3_n_0\,
      I5 => p_0_in12_in,
      O => CTRL_RESET_reg_0
    );
\CTRL_RESET_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F004400000044"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^start_align_i\,
      I2 => \GenCntr[15]_i_11__3_n_0\,
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \CTRL_RESET_i_5__3_n_0\,
      O => CTRL_RESET_reg_1
    );
\CTRL_RESET_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5500F700"
    )
        port map (
      I0 => \CTRL_RESET_i_6__3_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \CTRL_RESET_i_7__3_n_0\,
      I5 => \start_handshake_i_2__3_n_0\,
      O => CTRL_RESET_reg_2
    );
\CTRL_RESET_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in12_in,
      I1 => \^q\(0),
      O => \CTRL_RESET_i_5__3_n_0\
    );
\CTRL_RESET_i_6__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD5FFFF"
    )
        port map (
      I0 => \^end_handshake\,
      I1 => \^q\(0),
      I2 => p_0_in20_in,
      I3 => \^q\(2),
      I4 => \^q\(1),
      O => \CTRL_RESET_i_6__3_n_0\
    );
\CTRL_RESET_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CCFFAF000F0F0F"
    )
        port map (
      I0 => p_0_in20_in,
      I1 => CO(0),
      I2 => \^end_handshake\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \^q\(2),
      O => \CTRL_RESET_i_7__3_n_0\
    );
CTRL_RESET_reg: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => CTRL_RESET_reg_3,
      PRE => AR(0),
      Q => CTRL_RESET
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_11__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ctrl_sampleinfirstbit_i_reg_0\(0),
      I1 => \^ctrl_sampleinfirstbit_i_reg_0\(2),
      I2 => \GenCntr_reg_n_0_[2]\,
      O => \^ctrl_sampleinlastbit_i_reg_1\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_14__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4540757F"
    )
        port map (
      I0 => \compare_reg[9]_0\(0),
      I1 => \^ctrl_sampleinfirstbit_i_reg_0\(0),
      I2 => \^ctrl_sampleinfirstbit_i_reg_0\(2),
      I3 => \GenCntr_reg_n_0_[2]\,
      I4 => \compare_reg[8]_1\(0),
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_14__3_n_0\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \CTRL_SAMPLEINFIRSTBIT_i_i_4__3_n_0\,
      I1 => \CTRL_SAMPLEINFIRSTBIT_i_i_5__3_n_0\,
      I2 => \GenCntr_reg_n_0_[8]\,
      I3 => \GenCntr_reg_n_0_[10]\,
      I4 => \GenCntr_reg_n_0_[9]\,
      I5 => \GenCntr_reg_n_0_[11]\,
      O => CTRL_SAMPLEINLASTBIT_i_reg_0
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAEAA"
    )
        port map (
      I0 => \retrycntr[15]_i_5__3_n_0\,
      I1 => \^q\(2),
      I2 => p_0_in20_in,
      I3 => eqOp3_out,
      I4 => \^q\(3),
      I5 => \GenCntr[9]_i_2__3_n_0\,
      O => CTRL_SAMPLEINOTHERBIT_i
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[5]\,
      I1 => \GenCntr_reg_n_0_[4]\,
      I2 => \GenCntr_reg_n_0_[7]\,
      I3 => \GenCntr_reg_n_0_[6]\,
      I4 => \^ctrl_sampleinfirstbit_i_reg_0\(1),
      I5 => \GenCntr_reg_n_0_[2]\,
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_4__3_n_0\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[13]\,
      I1 => \GenCntr_reg_n_0_[14]\,
      I2 => \GenCntr_reg_n_0_[12]\,
      I3 => p_0_in20_in,
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_5__3_n_0\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D8FFD8FF270027"
    )
        port map (
      I0 => \^ctrl_sampleinlastbit_i_reg_1\,
      I1 => \compare_reg[7][9]\,
      I2 => \compare_reg[3][9]\,
      I3 => \^ctrl_sampleinfirstbit_i_reg_0\(2),
      I4 => \CTRL_SAMPLEINFIRSTBIT_i_i_14__3_n_0\,
      I5 => CTRL_DATA(9),
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_7__3_n_0\
    );
CTRL_SAMPLEINFIRSTBIT_i_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AS(1),
      D => \alignstate_reg[2]_0\,
      Q => CTRL_SAMPLEINFIRSTBIT_i
    );
\CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => eqOp3_out,
      CO(2) => \CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__3_n_1\,
      CO(1) => \CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__3_n_2\,
      CO(0) => \CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__3_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__3_O_UNCONNECTED\(3 downto 0),
      S(3) => \CTRL_SAMPLEINFIRSTBIT_i_i_7__3_n_0\,
      S(2 downto 0) => \CTRL_DATA_reg[6]\(2 downto 0)
    );
\CTRL_SAMPLEINFIRSTBIT_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AS(1),
      D => CTRL_SAMPLEINFIRSTBIT_i_reg_1,
      Q => SAMPLEINFIRSTBIT59_out
    );
CTRL_SAMPLEINLASTBIT_i_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AS(1),
      D => \alignstate_reg[2]_1\,
      Q => CTRL_SAMPLEINLASTBIT_i
    );
\CTRL_SAMPLEINLASTBIT_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AS(1),
      D => CTRL_SAMPLEINLASTBIT_i_reg_2,
      Q => SAMPLEINLASTBIT60_out
    );
CTRL_SAMPLEINOTHERBIT_i_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AS(1),
      D => \alignstate_reg[2]_2\,
      Q => CTRL_SAMPLEINOTHERBIT_i_reg_0
    );
\CTRL_SAMPLEINOTHERBIT_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AS(1),
      D => CTRL_SAMPLEINOTHERBIT_i_reg_1,
      Q => SAMPLEINOTHERBIT61_out
    );
\GenCntr[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55540000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \slv_reg6_reg[9]\(0),
      I4 => \GenCntr[0]_i_2__3_n_0\,
      I5 => \GenCntr[0]_i_3__3_n_0\,
      O => \GenCntr[0]_i_1__3_n_0\
    );
\GenCntr[0]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F3FFF1F"
    )
        port map (
      I0 => neqOp,
      I1 => \^ctrl_sampleinfirstbit_i_reg_0\(0),
      I2 => \^q\(2),
      I3 => p_0_in20_in,
      I4 => \^q\(1),
      O => \GenCntr[0]_i_2__3_n_0\
    );
\GenCntr[0]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC000000FEAAFEAA"
    )
        port map (
      I0 => \GenCntr[4]_i_9__3_n_0\,
      I1 => \GenCntr[9]_i_2__3_n_0\,
      I2 => \windowcount_reg_n_0_[1]\,
      I3 => \GenCntr[9]_i_4__3_n_0\,
      I4 => \GenCntr[15]_i_10__3_n_0\,
      I5 => \^ctrl_sampleinfirstbit_i_reg_0\(0),
      O => \GenCntr[0]_i_3__3_n_0\
    );
\GenCntr[10]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \GenCntr[15]_i_7__3_n_0\,
      I1 => \^q\(3),
      I2 => data5(10),
      I3 => \GenCntr[14]_i_2__3_n_0\,
      O => \GenCntr[10]_i_1__3_n_0\
    );
\GenCntr[11]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \GenCntr[15]_i_7__3_n_0\,
      I1 => \^q\(3),
      I2 => data5(11),
      I3 => \GenCntr[14]_i_2__3_n_0\,
      O => \GenCntr[11]_i_1__3_n_0\
    );
\GenCntr[12]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \GenCntr[15]_i_7__3_n_0\,
      I1 => \^q\(3),
      I2 => data5(12),
      I3 => \GenCntr[14]_i_2__3_n_0\,
      O => \GenCntr[12]_i_1__3_n_0\
    );
\GenCntr[12]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[12]\,
      O => \GenCntr[12]_i_3__3_n_0\
    );
\GenCntr[12]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[11]\,
      O => \GenCntr[12]_i_4__3_n_0\
    );
\GenCntr[12]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[10]\,
      O => \GenCntr[12]_i_5__3_n_0\
    );
\GenCntr[12]_i_6__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[9]\,
      O => \GenCntr[12]_i_6__3_n_0\
    );
\GenCntr[13]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \GenCntr[15]_i_7__3_n_0\,
      I1 => \^q\(3),
      I2 => data5(13),
      I3 => \GenCntr[14]_i_2__3_n_0\,
      O => \GenCntr[13]_i_1__3_n_0\
    );
\GenCntr[14]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \GenCntr[15]_i_7__3_n_0\,
      I1 => \^q\(3),
      I2 => data5(14),
      I3 => \GenCntr[14]_i_2__3_n_0\,
      O => \GenCntr[14]_i_1__3_n_0\
    );
\GenCntr[14]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080A2222"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => eqOp2_out,
      I4 => \^q\(0),
      O => \GenCntr[14]_i_2__3_n_0\
    );
\GenCntr[15]_i_10__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \^q\(1),
      I1 => eqOp2_out,
      I2 => \^q\(0),
      O => \GenCntr[15]_i_10__3_n_0\
    );
\GenCntr[15]_i_11__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => eqOp0_out,
      I1 => \^q\(1),
      I2 => eqOp2_out,
      O => \GenCntr[15]_i_11__3_n_0\
    );
\GenCntr[15]_i_13__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in20_in,
      O => \GenCntr[15]_i_13__3_n_0\
    );
\GenCntr[15]_i_14__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[14]\,
      O => \GenCntr[15]_i_14__3_n_0\
    );
\GenCntr[15]_i_15__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[13]\,
      O => \GenCntr[15]_i_15__3_n_0\
    );
\GenCntr[15]_i_17__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \edge_init_reg_n_0_[7]\,
      I1 => D(7),
      I2 => \edge_init_reg_n_0_[6]\,
      I3 => D(6),
      I4 => D(8),
      I5 => \edge_init_reg_n_0_[8]\,
      O => \GenCntr[15]_i_17__3_n_0\
    );
\GenCntr[15]_i_18__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \edge_init_reg_n_0_[4]\,
      I1 => D(4),
      I2 => \edge_init_reg_n_0_[3]\,
      I3 => D(3),
      I4 => D(5),
      I5 => \edge_init_reg_n_0_[5]\,
      O => \GenCntr[15]_i_18__3_n_0\
    );
\GenCntr[15]_i_19__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \edge_init_reg_n_0_[1]\,
      I1 => D(1),
      I2 => \edge_init_reg_n_0_[0]\,
      I3 => D(0),
      I4 => D(2),
      I5 => \edge_init_reg_n_0_[2]\,
      O => \GenCntr[15]_i_19__3_n_0\
    );
\GenCntr[15]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFAFAFAFBFFFAFA"
    )
        port map (
      I0 => \GenCntr[15]_i_3__3_n_0\,
      I1 => \GenCntr[15]_i_4__3_n_0\,
      I2 => \GenCntr[15]_i_5__3_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => \GenCntr[15]_i_6__3_n_0\,
      O => GenCntr
    );
\GenCntr[15]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04C4000035F50000"
    )
        port map (
      I0 => \GenCntr[15]_i_7__3_n_0\,
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \GenCntr[15]_i_8__3_n_0\,
      I4 => data5(15),
      I5 => \GenCntr[15]_i_10__3_n_0\,
      O => \GenCntr[15]_i_2__3_n_0\
    );
\GenCntr[15]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004544"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \slv_reg4_reg[2]_1\(0),
      I3 => \^start_align_i\,
      I4 => \^q\(2),
      I5 => \^q\(1),
      O => \GenCntr[15]_i_3__3_n_0\
    );
\GenCntr[15]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBAAF3"
    )
        port map (
      I0 => CO(0),
      I1 => \^end_handshake\,
      I2 => p_0_in20_in,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \GenCntr[15]_i_4__3_n_0\
    );
\GenCntr[15]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000C0008000800"
    )
        port map (
      I0 => \GenCntr[15]_i_11__3_n_0\,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^end_handshake\,
      I4 => p_0_in20_in,
      I5 => \^q\(0),
      O => \GenCntr[15]_i_5__3_n_0\
    );
\GenCntr[15]_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFDD9D9D9D9D9D"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^end_handshake\,
      I3 => neqOp,
      I4 => p_0_in20_in,
      I5 => p_0_in12_in,
      O => \GenCntr[15]_i_6__3_n_0\
    );
\GenCntr[15]_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAF"
    )
        port map (
      I0 => p_0_in20_in,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => neqOp,
      O => \GenCntr[15]_i_7__3_n_0\
    );
\GenCntr[15]_i_8__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \GenCntr[15]_i_8__3_n_0\
    );
\GenCntr[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBAAAAAAAAA"
    )
        port map (
      I0 => \GenCntr[1]_i_2__3_n_0\,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \slv_reg6_reg[9]\(1),
      I5 => \GenCntr[1]_i_3__3_n_0\,
      O => \GenCntr[1]_i_1__3_n_0\
    );
\GenCntr[1]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8088C0CC8088"
    )
        port map (
      I0 => \GenCntr[15]_i_10__3_n_0\,
      I1 => \GenCntr[9]_i_4__3_n_0\,
      I2 => \GenCntr[9]_i_2__3_n_0\,
      I3 => \windowcount_reg_n_0_[2]\,
      I4 => data5(1),
      I5 => \GenCntr[4]_i_9__3_n_0\,
      O => \GenCntr[1]_i_2__3_n_0\
    );
\GenCntr[1]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AEFFFF"
    )
        port map (
      I0 => data5(1),
      I1 => neqOp,
      I2 => \^q\(1),
      I3 => p_0_in20_in,
      I4 => \^q\(2),
      O => \GenCntr[1]_i_3__3_n_0\
    );
\GenCntr[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55540000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \slv_reg6_reg[9]\(2),
      I4 => \GenCntr[2]_i_2__3_n_0\,
      I5 => \GenCntr[2]_i_3__3_n_0\,
      O => \GenCntr[2]_i_1__3_n_0\
    );
\GenCntr[2]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AEFFFF"
    )
        port map (
      I0 => data5(2),
      I1 => neqOp,
      I2 => \^q\(1),
      I3 => p_0_in20_in,
      I4 => \^q\(2),
      O => \GenCntr[2]_i_2__3_n_0\
    );
\GenCntr[2]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8C808C808080808"
    )
        port map (
      I0 => \GenCntr[2]_i_4__3_n_0\,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => data5(2),
      O => \GenCntr[2]_i_3__3_n_0\
    );
\GenCntr[2]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0BFAFBFAFBFA0BF"
    )
        port map (
      I0 => data5(2),
      I1 => eqOp2_out,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \windowcount_reg_n_0_[2]\,
      I5 => \windowcount_reg_n_0_[3]\,
      O => \GenCntr[2]_i_4__3_n_0\
    );
\GenCntr[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF54545400"
    )
        port map (
      I0 => \^q\(3),
      I1 => \GenCntr[4]_i_2__3_n_0\,
      I2 => \slv_reg6_reg[9]\(3),
      I3 => data5(3),
      I4 => \GenCntr[15]_i_7__3_n_0\,
      I5 => \GenCntr[3]_i_2__3_n_0\,
      O => \GenCntr[3]_i_1__3_n_0\
    );
\GenCntr[3]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C088C088CC88C088"
    )
        port map (
      I0 => \GenCntr[3]_i_3__3_n_0\,
      I1 => \^q\(3),
      I2 => data5(3),
      I3 => \^q\(2),
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \GenCntr[3]_i_2__3_n_0\
    );
\GenCntr[3]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAF00FBBBBFFFF"
    )
        port map (
      I0 => data5(3),
      I1 => eqOp2_out,
      I2 => \windowcount_reg_n_0_[4]\,
      I3 => \windowcount[5]_i_2__3_n_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \GenCntr[3]_i_3__3_n_0\
    );
\GenCntr[4]_i_10__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \windowcount_reg_n_0_[3]\,
      I1 => \windowcount_reg_n_0_[2]\,
      I2 => \windowcount_reg_n_0_[4]\,
      O => \GenCntr[4]_i_10__3_n_0\
    );
\GenCntr[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00002F22"
    )
        port map (
      I0 => \slv_reg6_reg[9]\(4),
      I1 => \GenCntr[4]_i_2__3_n_0\,
      I2 => \GenCntr[15]_i_7__3_n_0\,
      I3 => data5(4),
      I4 => \^q\(3),
      I5 => \GenCntr[4]_i_4__3_n_0\,
      O => \GenCntr[4]_i_1__3_n_0\
    );
\GenCntr[4]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      O => \GenCntr[4]_i_2__3_n_0\
    );
\GenCntr[4]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0FFD0D0D0D0D0FF"
    )
        port map (
      I0 => \GenCntr[8]_i_5__3_n_0\,
      I1 => \GenCntr[4]_i_9__3_n_0\,
      I2 => data5(4),
      I3 => \GenCntr[8]_i_3__3_n_0\,
      I4 => \windowcount_reg_n_0_[5]\,
      I5 => \GenCntr[4]_i_10__3_n_0\,
      O => \GenCntr[4]_i_4__3_n_0\
    );
\GenCntr[4]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[4]\,
      O => \GenCntr[4]_i_5__3_n_0\
    );
\GenCntr[4]_i_6__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ctrl_sampleinfirstbit_i_reg_0\(2),
      O => \GenCntr[4]_i_6__3_n_0\
    );
\GenCntr[4]_i_7__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[2]\,
      O => \GenCntr[4]_i_7__3_n_0\
    );
\GenCntr[4]_i_8__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ctrl_sampleinfirstbit_i_reg_0\(1),
      O => \GenCntr[4]_i_8__3_n_0\
    );
\GenCntr[4]_i_9__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \GenCntr[4]_i_9__3_n_0\
    );
\GenCntr[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEFFAEAEAEAEAEFF"
    )
        port map (
      I0 => \GenCntr[5]_i_2__3_n_0\,
      I1 => data5(5),
      I2 => \GenCntr[8]_i_5__3_n_0\,
      I3 => \GenCntr[8]_i_3__3_n_0\,
      I4 => \windowcount_reg_n_0_[6]\,
      I5 => \GenCntr[5]_i_3__3_n_0\,
      O => \GenCntr[5]_i_1__3_n_0\
    );
\GenCntr[5]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4744777703000300"
    )
        port map (
      I0 => \GenCntr[9]_i_6__3_n_0\,
      I1 => \^q\(3),
      I2 => \GenCntr[4]_i_2__3_n_0\,
      I3 => \slv_reg6_reg[9]\(5),
      I4 => \GenCntr[15]_i_7__3_n_0\,
      I5 => data5(5),
      O => \GenCntr[5]_i_2__3_n_0\
    );
\GenCntr[5]_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \windowcount_reg_n_0_[4]\,
      I1 => \windowcount_reg_n_0_[2]\,
      I2 => \windowcount_reg_n_0_[3]\,
      I3 => \windowcount_reg_n_0_[5]\,
      O => \GenCntr[5]_i_3__3_n_0\
    );
\GenCntr[6]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEFFAEAEAEAEAEFF"
    )
        port map (
      I0 => \GenCntr[6]_i_2__3_n_0\,
      I1 => data5(6),
      I2 => \GenCntr[8]_i_5__3_n_0\,
      I3 => \GenCntr[8]_i_3__3_n_0\,
      I4 => \windowcount_reg_n_0_[7]\,
      I5 => \GenCntr[6]_i_3__3_n_0\,
      O => \GenCntr[6]_i_1__3_n_0\
    );
\GenCntr[6]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4744777703000300"
    )
        port map (
      I0 => \GenCntr[9]_i_6__3_n_0\,
      I1 => \^q\(3),
      I2 => \GenCntr[4]_i_2__3_n_0\,
      I3 => \slv_reg6_reg[9]\(6),
      I4 => \GenCntr[15]_i_7__3_n_0\,
      I5 => data5(6),
      O => \GenCntr[6]_i_2__3_n_0\
    );
\GenCntr[6]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \windowcount_reg_n_0_[5]\,
      I1 => \windowcount_reg_n_0_[3]\,
      I2 => \windowcount_reg_n_0_[2]\,
      I3 => \windowcount_reg_n_0_[4]\,
      I4 => \windowcount_reg_n_0_[6]\,
      O => \GenCntr[6]_i_3__3_n_0\
    );
\GenCntr[7]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4141FF41"
    )
        port map (
      I0 => \GenCntr[8]_i_3__3_n_0\,
      I1 => \windowcount_reg_n_0_[8]\,
      I2 => \GenCntr[7]_i_2__3_n_0\,
      I3 => data5(7),
      I4 => \GenCntr[8]_i_5__3_n_0\,
      I5 => \GenCntr[7]_i_3__3_n_0\,
      O => \GenCntr[7]_i_1__3_n_0\
    );
\GenCntr[7]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \windowcount_reg_n_0_[6]\,
      I1 => \windowcount_reg_n_0_[4]\,
      I2 => \windowcount_reg_n_0_[2]\,
      I3 => \windowcount_reg_n_0_[3]\,
      I4 => \windowcount_reg_n_0_[5]\,
      I5 => \windowcount_reg_n_0_[7]\,
      O => \GenCntr[7]_i_2__3_n_0\
    );
\GenCntr[7]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4744777703000300"
    )
        port map (
      I0 => \GenCntr[9]_i_6__3_n_0\,
      I1 => \^q\(3),
      I2 => \GenCntr[4]_i_2__3_n_0\,
      I3 => \slv_reg6_reg[9]\(7),
      I4 => \GenCntr[15]_i_7__3_n_0\,
      I5 => data5(7),
      O => \GenCntr[7]_i_3__3_n_0\
    );
\GenCntr[8]_i_10__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[5]\,
      O => \GenCntr[8]_i_10__3_n_0\
    );
\GenCntr[8]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0909FF09"
    )
        port map (
      I0 => \GenCntr[8]_i_2__3_n_0\,
      I1 => \windowcount_reg_n_0_[9]\,
      I2 => \GenCntr[8]_i_3__3_n_0\,
      I3 => data5(8),
      I4 => \GenCntr[8]_i_5__3_n_0\,
      I5 => \GenCntr[8]_i_6__3_n_0\,
      O => \GenCntr[8]_i_1__3_n_0\
    );
\GenCntr[8]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \GenCntr[7]_i_2__3_n_0\,
      I1 => \windowcount_reg_n_0_[8]\,
      O => \GenCntr[8]_i_2__3_n_0\
    );
\GenCntr[8]_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \GenCntr[8]_i_3__3_n_0\
    );
\GenCntr[8]_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF57FFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => eqOp2_out,
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(3),
      O => \GenCntr[8]_i_5__3_n_0\
    );
\GenCntr[8]_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4744777703000300"
    )
        port map (
      I0 => \GenCntr[9]_i_6__3_n_0\,
      I1 => \^q\(3),
      I2 => \GenCntr[4]_i_2__3_n_0\,
      I3 => \slv_reg6_reg[9]\(8),
      I4 => \GenCntr[15]_i_7__3_n_0\,
      I5 => data5(8),
      O => \GenCntr[8]_i_6__3_n_0\
    );
\GenCntr[8]_i_7__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[8]\,
      O => \GenCntr[8]_i_7__3_n_0\
    );
\GenCntr[8]_i_8__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[7]\,
      O => \GenCntr[8]_i_8__3_n_0\
    );
\GenCntr[8]_i_9__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[6]\,
      O => \GenCntr[8]_i_9__3_n_0\
    );
\GenCntr[9]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2F220000"
    )
        port map (
      I0 => data5(9),
      I1 => \GenCntr[15]_i_10__3_n_0\,
      I2 => \GenCntr[9]_i_2__3_n_0\,
      I3 => \GenCntr[9]_i_3__3_n_0\,
      I4 => \GenCntr[9]_i_4__3_n_0\,
      I5 => \GenCntr[9]_i_5__3_n_0\,
      O => \GenCntr[9]_i_1__3_n_0\
    );
\GenCntr[9]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \GenCntr[9]_i_2__3_n_0\
    );
\GenCntr[9]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \windowcount_reg_n_0_[9]\,
      I1 => \windowcount_reg_n_0_[8]\,
      I2 => \GenCntr[7]_i_2__3_n_0\,
      O => \GenCntr[9]_i_3__3_n_0\
    );
\GenCntr[9]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \GenCntr[9]_i_4__3_n_0\
    );
\GenCntr[9]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4744777703000300"
    )
        port map (
      I0 => \GenCntr[9]_i_6__3_n_0\,
      I1 => \^q\(3),
      I2 => \GenCntr[4]_i_2__3_n_0\,
      I3 => \slv_reg6_reg[9]\(9),
      I4 => \GenCntr[15]_i_7__3_n_0\,
      I5 => data5(9),
      O => \GenCntr[9]_i_5__3_n_0\
    );
\GenCntr[9]_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => \GenCntr[9]_i_6__3_n_0\
    );
\GenCntr_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[0]_i_1__3_n_0\,
      PRE => AS(1),
      Q => \^ctrl_sampleinfirstbit_i_reg_0\(0)
    );
\GenCntr_reg[10]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[10]_i_1__3_n_0\,
      PRE => AS(1),
      Q => \GenCntr_reg_n_0_[10]\
    );
\GenCntr_reg[11]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[11]_i_1__3_n_0\,
      PRE => AS(1),
      Q => \GenCntr_reg_n_0_[11]\
    );
\GenCntr_reg[12]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[12]_i_1__3_n_0\,
      PRE => AS(1),
      Q => \GenCntr_reg_n_0_[12]\
    );
\GenCntr_reg[12]_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \GenCntr_reg[8]_i_4__3_n_0\,
      CO(3) => \GenCntr_reg[12]_i_2__3_n_0\,
      CO(2) => \GenCntr_reg[12]_i_2__3_n_1\,
      CO(1) => \GenCntr_reg[12]_i_2__3_n_2\,
      CO(0) => \GenCntr_reg[12]_i_2__3_n_3\,
      CYINIT => '0',
      DI(3) => \GenCntr_reg_n_0_[12]\,
      DI(2) => \GenCntr_reg_n_0_[11]\,
      DI(1) => \GenCntr_reg_n_0_[10]\,
      DI(0) => \GenCntr_reg_n_0_[9]\,
      O(3 downto 0) => data5(12 downto 9),
      S(3) => \GenCntr[12]_i_3__3_n_0\,
      S(2) => \GenCntr[12]_i_4__3_n_0\,
      S(1) => \GenCntr[12]_i_5__3_n_0\,
      S(0) => \GenCntr[12]_i_6__3_n_0\
    );
\GenCntr_reg[13]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[13]_i_1__3_n_0\,
      PRE => AS(1),
      Q => \GenCntr_reg_n_0_[13]\
    );
\GenCntr_reg[14]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[14]_i_1__3_n_0\,
      PRE => AS(1),
      Q => \GenCntr_reg_n_0_[14]\
    );
\GenCntr_reg[15]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[15]_i_2__3_n_0\,
      PRE => AS(1),
      Q => p_0_in20_in
    );
\GenCntr_reg[15]_i_12__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => neqOp,
      CO(2) => \GenCntr_reg[15]_i_12__3_n_1\,
      CO(1) => \GenCntr_reg[15]_i_12__3_n_2\,
      CO(0) => \GenCntr_reg[15]_i_12__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_GenCntr_reg[15]_i_12__3_O_UNCONNECTED\(3 downto 0),
      S(3) => S(0),
      S(2) => \GenCntr[15]_i_17__3_n_0\,
      S(1) => \GenCntr[15]_i_18__3_n_0\,
      S(0) => \GenCntr[15]_i_19__3_n_0\
    );
\GenCntr_reg[15]_i_9__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \GenCntr_reg[12]_i_2__3_n_0\,
      CO(3 downto 2) => \NLW_GenCntr_reg[15]_i_9__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \GenCntr_reg[15]_i_9__3_n_2\,
      CO(0) => \GenCntr_reg[15]_i_9__3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \GenCntr_reg_n_0_[14]\,
      DI(0) => \GenCntr_reg_n_0_[13]\,
      O(3) => \NLW_GenCntr_reg[15]_i_9__3_O_UNCONNECTED\(3),
      O(2 downto 0) => data5(15 downto 13),
      S(3) => '0',
      S(2) => \GenCntr[15]_i_13__3_n_0\,
      S(1) => \GenCntr[15]_i_14__3_n_0\,
      S(0) => \GenCntr[15]_i_15__3_n_0\
    );
\GenCntr_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[1]_i_1__3_n_0\,
      PRE => AS(1),
      Q => \^ctrl_sampleinfirstbit_i_reg_0\(1)
    );
\GenCntr_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[2]_i_1__3_n_0\,
      PRE => AS(1),
      Q => \GenCntr_reg_n_0_[2]\
    );
\GenCntr_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[3]_i_1__3_n_0\,
      PRE => AS(1),
      Q => \^ctrl_sampleinfirstbit_i_reg_0\(2)
    );
\GenCntr_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[4]_i_1__3_n_0\,
      PRE => AS(1),
      Q => \GenCntr_reg_n_0_[4]\
    );
\GenCntr_reg[4]_i_3__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \GenCntr_reg[4]_i_3__3_n_0\,
      CO(2) => \GenCntr_reg[4]_i_3__3_n_1\,
      CO(1) => \GenCntr_reg[4]_i_3__3_n_2\,
      CO(0) => \GenCntr_reg[4]_i_3__3_n_3\,
      CYINIT => \^ctrl_sampleinfirstbit_i_reg_0\(0),
      DI(3) => \GenCntr_reg_n_0_[4]\,
      DI(2) => \^ctrl_sampleinfirstbit_i_reg_0\(2),
      DI(1) => \GenCntr_reg_n_0_[2]\,
      DI(0) => \^ctrl_sampleinfirstbit_i_reg_0\(1),
      O(3 downto 0) => data5(4 downto 1),
      S(3) => \GenCntr[4]_i_5__3_n_0\,
      S(2) => \GenCntr[4]_i_6__3_n_0\,
      S(1) => \GenCntr[4]_i_7__3_n_0\,
      S(0) => \GenCntr[4]_i_8__3_n_0\
    );
\GenCntr_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[5]_i_1__3_n_0\,
      PRE => AS(1),
      Q => \GenCntr_reg_n_0_[5]\
    );
\GenCntr_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[6]_i_1__3_n_0\,
      PRE => AS(1),
      Q => \GenCntr_reg_n_0_[6]\
    );
\GenCntr_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[7]_i_1__3_n_0\,
      PRE => AS(1),
      Q => \GenCntr_reg_n_0_[7]\
    );
\GenCntr_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[8]_i_1__3_n_0\,
      PRE => AS(1),
      Q => \GenCntr_reg_n_0_[8]\
    );
\GenCntr_reg[8]_i_4__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \GenCntr_reg[4]_i_3__3_n_0\,
      CO(3) => \GenCntr_reg[8]_i_4__3_n_0\,
      CO(2) => \GenCntr_reg[8]_i_4__3_n_1\,
      CO(1) => \GenCntr_reg[8]_i_4__3_n_2\,
      CO(0) => \GenCntr_reg[8]_i_4__3_n_3\,
      CYINIT => '0',
      DI(3) => \GenCntr_reg_n_0_[8]\,
      DI(2) => \GenCntr_reg_n_0_[7]\,
      DI(1) => \GenCntr_reg_n_0_[6]\,
      DI(0) => \GenCntr_reg_n_0_[5]\,
      O(3 downto 0) => data5(8 downto 5),
      S(3) => \GenCntr[8]_i_7__3_n_0\,
      S(2) => \GenCntr[8]_i_8__3_n_0\,
      S(1) => \GenCntr[8]_i_9__3_n_0\,
      S(0) => \GenCntr[8]_i_10__3_n_0\
    );
\GenCntr_reg[9]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[9]_i_1__3_n_0\,
      PRE => AS(1),
      Q => \GenCntr_reg_n_0_[9]\
    );
\Maxcount[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"022A02FFFFFFFFFF"
    )
        port map (
      I0 => p_0_in12_in,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => \Maxcount_reg_n_0_[0]\,
      O => \Maxcount[0]_i_1__3_n_0\
    );
\Maxcount[10]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAAAAAAA"
    )
        port map (
      I0 => windowcount,
      I1 => \^q\(2),
      I2 => \^end_handshake\,
      I3 => \^q\(3),
      I4 => \Maxcount[10]_i_3__3_n_0\,
      I5 => \Maxcount[10]_i_4__3_n_0\,
      O => Maxcount
    );
\Maxcount[10]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80A8555580A85554"
    )
        port map (
      I0 => \Maxcount[10]_i_5__3_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => p_0_in12_in,
      I5 => \^q\(3),
      O => \Maxcount[10]_i_2__3_n_0\
    );
\Maxcount[10]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => eqOp2_out,
      I1 => \^q\(1),
      O => \Maxcount[10]_i_3__3_n_0\
    );
\Maxcount[10]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF0EE00000000"
    )
        port map (
      I0 => \Maxcount[10]_i_6__3_n_0\,
      I1 => \Maxcount[10]_i_7__3_n_0\,
      I2 => p_0_in20_in,
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \alignstate[0]_i_2__3_n_0\,
      O => \Maxcount[10]_i_4__3_n_0\
    );
\Maxcount[10]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \Maxcount_reg_n_0_[9]\,
      I1 => \Maxcount_reg_n_0_[7]\,
      I2 => \Maxcount_reg_n_0_[5]\,
      I3 => \Maxcount[8]_i_2__3_n_0\,
      I4 => \Maxcount_reg_n_0_[6]\,
      I5 => \Maxcount_reg_n_0_[8]\,
      O => \Maxcount[10]_i_5__3_n_0\
    );
\Maxcount[10]_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^edge_int_or\,
      I1 => \p_0_in__0\,
      I2 => \^q\(0),
      O => \Maxcount[10]_i_6__3_n_0\
    );
\Maxcount[10]_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => neqOp,
      I1 => p_0_in20_in,
      I2 => \^end_handshake\,
      I3 => \^q\(0),
      O => \Maxcount[10]_i_7__3_n_0\
    );
\Maxcount[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EB"
    )
        port map (
      I0 => \Maxcount[4]_i_2__3_n_0\,
      I1 => \Maxcount_reg_n_0_[1]\,
      I2 => \Maxcount_reg_n_0_[0]\,
      O => \Maxcount[1]_i_1__3_n_0\
    );
\Maxcount[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAB"
    )
        port map (
      I0 => \Maxcount[4]_i_2__3_n_0\,
      I1 => \Maxcount_reg_n_0_[0]\,
      I2 => \Maxcount_reg_n_0_[1]\,
      I3 => \Maxcount_reg_n_0_[2]\,
      O => \Maxcount[2]_i_1__3_n_0\
    );
\Maxcount[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEAAAB"
    )
        port map (
      I0 => \Maxcount[4]_i_2__3_n_0\,
      I1 => \Maxcount_reg_n_0_[2]\,
      I2 => \Maxcount_reg_n_0_[1]\,
      I3 => \Maxcount_reg_n_0_[0]\,
      I4 => \Maxcount_reg_n_0_[3]\,
      O => \Maxcount[3]_i_1__3_n_0\
    );
\Maxcount[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAA9"
    )
        port map (
      I0 => \Maxcount_reg_n_0_[4]\,
      I1 => \Maxcount_reg_n_0_[2]\,
      I2 => \Maxcount_reg_n_0_[1]\,
      I3 => \Maxcount_reg_n_0_[0]\,
      I4 => \Maxcount_reg_n_0_[3]\,
      I5 => \Maxcount[4]_i_2__3_n_0\,
      O => \Maxcount[4]_i_1__3_n_0\
    );
\Maxcount[4]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"133F1111"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => p_0_in12_in,
      O => \Maxcount[4]_i_2__3_n_0\
    );
\Maxcount[5]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \Maxcount[9]_i_3__3_n_0\,
      I1 => \Maxcount[8]_i_2__3_n_0\,
      I2 => \Maxcount_reg_n_0_[5]\,
      O => \Maxcount[5]_i_1__3_n_0\
    );
\Maxcount[6]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5401"
    )
        port map (
      I0 => \Maxcount[9]_i_3__3_n_0\,
      I1 => \Maxcount_reg_n_0_[5]\,
      I2 => \Maxcount[8]_i_2__3_n_0\,
      I3 => \Maxcount_reg_n_0_[6]\,
      O => \Maxcount[6]_i_1__3_n_0\
    );
\Maxcount[7]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55540001"
    )
        port map (
      I0 => \Maxcount[9]_i_3__3_n_0\,
      I1 => \Maxcount_reg_n_0_[6]\,
      I2 => \Maxcount[8]_i_2__3_n_0\,
      I3 => \Maxcount_reg_n_0_[5]\,
      I4 => \Maxcount_reg_n_0_[7]\,
      O => \Maxcount[7]_i_1__3_n_0\
    );
\Maxcount[8]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555400000001"
    )
        port map (
      I0 => \Maxcount[9]_i_3__3_n_0\,
      I1 => \Maxcount_reg_n_0_[7]\,
      I2 => \Maxcount_reg_n_0_[5]\,
      I3 => \Maxcount[8]_i_2__3_n_0\,
      I4 => \Maxcount_reg_n_0_[6]\,
      I5 => \Maxcount_reg_n_0_[8]\,
      O => \Maxcount[8]_i_1__3_n_0\
    );
\Maxcount[8]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \Maxcount_reg_n_0_[4]\,
      I1 => \Maxcount_reg_n_0_[2]\,
      I2 => \Maxcount_reg_n_0_[1]\,
      I3 => \Maxcount_reg_n_0_[0]\,
      I4 => \Maxcount_reg_n_0_[3]\,
      O => \Maxcount[8]_i_2__3_n_0\
    );
\Maxcount[9]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0001"
    )
        port map (
      I0 => \Maxcount_reg_n_0_[8]\,
      I1 => \Maxcount_reg_n_0_[6]\,
      I2 => \Maxcount[9]_i_2__3_n_0\,
      I3 => \Maxcount_reg_n_0_[7]\,
      I4 => \Maxcount_reg_n_0_[9]\,
      I5 => \Maxcount[9]_i_3__3_n_0\,
      O => \Maxcount[9]_i_1__3_n_0\
    );
\Maxcount[9]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \Maxcount_reg_n_0_[5]\,
      I1 => \Maxcount_reg_n_0_[3]\,
      I2 => \Maxcount_reg_n_0_[0]\,
      I3 => \Maxcount_reg_n_0_[1]\,
      I4 => \Maxcount_reg_n_0_[2]\,
      I5 => \Maxcount_reg_n_0_[4]\,
      O => \Maxcount[9]_i_2__3_n_0\
    );
\Maxcount[9]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"71710001"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => p_0_in12_in,
      O => \Maxcount[9]_i_3__3_n_0\
    );
\Maxcount_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Maxcount,
      D => \Maxcount[0]_i_1__3_n_0\,
      PRE => AS(1),
      Q => \Maxcount_reg_n_0_[0]\
    );
\Maxcount_reg[10]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Maxcount,
      D => \Maxcount[10]_i_2__3_n_0\,
      PRE => AS(1),
      Q => p_0_in12_in
    );
\Maxcount_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Maxcount,
      D => \Maxcount[1]_i_1__3_n_0\,
      PRE => AS(1),
      Q => \Maxcount_reg_n_0_[1]\
    );
\Maxcount_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Maxcount,
      D => \Maxcount[2]_i_1__3_n_0\,
      PRE => AS(1),
      Q => \Maxcount_reg_n_0_[2]\
    );
\Maxcount_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Maxcount,
      D => \Maxcount[3]_i_1__3_n_0\,
      PRE => AS(1),
      Q => \Maxcount_reg_n_0_[3]\
    );
\Maxcount_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Maxcount,
      D => \Maxcount[4]_i_1__3_n_0\,
      PRE => AS(1),
      Q => \Maxcount_reg_n_0_[4]\
    );
\Maxcount_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Maxcount,
      D => \Maxcount[5]_i_1__3_n_0\,
      PRE => AS(1),
      Q => \Maxcount_reg_n_0_[5]\
    );
\Maxcount_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Maxcount,
      D => \Maxcount[6]_i_1__3_n_0\,
      PRE => AS(1),
      Q => \Maxcount_reg_n_0_[6]\
    );
\Maxcount_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Maxcount,
      D => \Maxcount[7]_i_1__3_n_0\,
      PRE => AS(1),
      Q => \Maxcount_reg_n_0_[7]\
    );
\Maxcount_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Maxcount,
      D => \Maxcount[8]_i_1__3_n_0\,
      PRE => AS(1),
      Q => \Maxcount_reg_n_0_[8]\
    );
\Maxcount_reg[9]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Maxcount,
      D => \Maxcount[9]_i_1__3_n_0\,
      PRE => AS(1),
      Q => \Maxcount_reg_n_0_[9]\
    );
REQ_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AS(0),
      D => ACK_reg,
      Q => REQ
    );
\SerdesCntr[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[0]\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(0)
    );
\SerdesCntr[10]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[12]_i_2__3_n_6\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(10)
    );
\SerdesCntr[11]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[12]_i_2__3_n_5\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(11)
    );
\SerdesCntr[12]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[12]_i_2__3_n_4\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(12)
    );
\SerdesCntr[12]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[12]\,
      O => \SerdesCntr[12]_i_3__3_n_0\
    );
\SerdesCntr[12]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[11]\,
      O => \SerdesCntr[12]_i_4__3_n_0\
    );
\SerdesCntr[12]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[10]\,
      O => \SerdesCntr[12]_i_5__3_n_0\
    );
\SerdesCntr[12]_i_6__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[9]\,
      O => \SerdesCntr[12]_i_6__3_n_0\
    );
\SerdesCntr[13]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[15]_i_3__3_n_7\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(13)
    );
\SerdesCntr[14]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[15]_i_3__3_n_6\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(14)
    );
\SerdesCntr[15]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A300A"
    )
        port map (
      I0 => \slv_reg4_reg[2]_1\(1),
      I1 => \^busy_align_i\,
      I2 => \^serdesseqstate_reg[0]_2\,
      I3 => \^serdesseqstate_reg[0]_1\,
      I4 => \^serdesseqstate_reg[0]_0\(0),
      O => selector
    );
\SerdesCntr[15]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[15]_i_3__3_n_5\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(15)
    );
\SerdesCntr[15]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^serdesseqstate_reg[0]_0\(0),
      O => serdesseqstate
    );
\SerdesCntr[15]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[14]\,
      O => \SerdesCntr[15]_i_5__3_n_0\
    );
\SerdesCntr[15]_i_6__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[13]\,
      O => \SerdesCntr[15]_i_6__3_n_0\
    );
\SerdesCntr[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[4]_i_2__3_n_7\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(1)
    );
\SerdesCntr[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[4]_i_2__3_n_6\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(2)
    );
\SerdesCntr[3]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[4]_i_2__3_n_5\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(3)
    );
\SerdesCntr[4]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[4]_i_2__3_n_4\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(4)
    );
\SerdesCntr[4]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[4]\,
      O => \SerdesCntr[4]_i_3__3_n_0\
    );
\SerdesCntr[4]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[3]\,
      O => \SerdesCntr[4]_i_4__3_n_0\
    );
\SerdesCntr[4]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[2]\,
      O => \SerdesCntr[4]_i_5__3_n_0\
    );
\SerdesCntr[4]_i_6__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[1]\,
      O => \SerdesCntr[4]_i_6__3_n_0\
    );
\SerdesCntr[5]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[8]_i_2__3_n_7\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(5)
    );
\SerdesCntr[6]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[8]_i_2__3_n_6\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(6)
    );
\SerdesCntr[7]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[8]_i_2__3_n_5\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(7)
    );
\SerdesCntr[8]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[8]_i_2__3_n_4\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(8)
    );
\SerdesCntr[8]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[8]\,
      O => \SerdesCntr[8]_i_3__3_n_0\
    );
\SerdesCntr[8]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[7]\,
      O => \SerdesCntr[8]_i_4__3_n_0\
    );
\SerdesCntr[8]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[6]\,
      O => \SerdesCntr[8]_i_5__3_n_0\
    );
\SerdesCntr[8]_i_6__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[5]\,
      O => \SerdesCntr[8]_i_6__3_n_0\
    );
\SerdesCntr[9]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[12]_i_2__3_n_7\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(9)
    );
\SerdesCntr_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => selector,
      D => p_0_in(0),
      PRE => AS(1),
      Q => \SerdesCntr_reg_n_0_[0]\
    );
\SerdesCntr_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => AS(0),
      D => p_0_in(10),
      Q => \SerdesCntr_reg_n_0_[10]\
    );
\SerdesCntr_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => AS(0),
      D => p_0_in(11),
      Q => \SerdesCntr_reg_n_0_[11]\
    );
\SerdesCntr_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => AS(0),
      D => p_0_in(12),
      Q => \SerdesCntr_reg_n_0_[12]\
    );
\SerdesCntr_reg[12]_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \SerdesCntr_reg[8]_i_2__3_n_0\,
      CO(3) => \SerdesCntr_reg[12]_i_2__3_n_0\,
      CO(2) => \SerdesCntr_reg[12]_i_2__3_n_1\,
      CO(1) => \SerdesCntr_reg[12]_i_2__3_n_2\,
      CO(0) => \SerdesCntr_reg[12]_i_2__3_n_3\,
      CYINIT => '0',
      DI(3) => \SerdesCntr_reg_n_0_[12]\,
      DI(2) => \SerdesCntr_reg_n_0_[11]\,
      DI(1) => \SerdesCntr_reg_n_0_[10]\,
      DI(0) => \SerdesCntr_reg_n_0_[9]\,
      O(3) => \SerdesCntr_reg[12]_i_2__3_n_4\,
      O(2) => \SerdesCntr_reg[12]_i_2__3_n_5\,
      O(1) => \SerdesCntr_reg[12]_i_2__3_n_6\,
      O(0) => \SerdesCntr_reg[12]_i_2__3_n_7\,
      S(3) => \SerdesCntr[12]_i_3__3_n_0\,
      S(2) => \SerdesCntr[12]_i_4__3_n_0\,
      S(1) => \SerdesCntr[12]_i_5__3_n_0\,
      S(0) => \SerdesCntr[12]_i_6__3_n_0\
    );
\SerdesCntr_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => AS(0),
      D => p_0_in(13),
      Q => \SerdesCntr_reg_n_0_[13]\
    );
\SerdesCntr_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => AS(0),
      D => p_0_in(14),
      Q => \SerdesCntr_reg_n_0_[14]\
    );
\SerdesCntr_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => AS(1),
      D => p_0_in(15),
      Q => \^serdesseqstate_reg[0]_0\(0)
    );
\SerdesCntr_reg[15]_i_3__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \SerdesCntr_reg[12]_i_2__3_n_0\,
      CO(3 downto 2) => \NLW_SerdesCntr_reg[15]_i_3__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \SerdesCntr_reg[15]_i_3__3_n_2\,
      CO(0) => \SerdesCntr_reg[15]_i_3__3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \SerdesCntr_reg_n_0_[14]\,
      DI(0) => \SerdesCntr_reg_n_0_[13]\,
      O(3) => \NLW_SerdesCntr_reg[15]_i_3__3_O_UNCONNECTED\(3),
      O(2) => \SerdesCntr_reg[15]_i_3__3_n_5\,
      O(1) => \SerdesCntr_reg[15]_i_3__3_n_6\,
      O(0) => \SerdesCntr_reg[15]_i_3__3_n_7\,
      S(3) => '0',
      S(2) => serdesseqstate,
      S(1) => \SerdesCntr[15]_i_5__3_n_0\,
      S(0) => \SerdesCntr[15]_i_6__3_n_0\
    );
\SerdesCntr_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => selector,
      D => p_0_in(1),
      PRE => AS(1),
      Q => \SerdesCntr_reg_n_0_[1]\
    );
\SerdesCntr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => AS(1),
      D => p_0_in(2),
      Q => \SerdesCntr_reg_n_0_[2]\
    );
\SerdesCntr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => AS(1),
      D => p_0_in(3),
      Q => \SerdesCntr_reg_n_0_[3]\
    );
\SerdesCntr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => AS(1),
      D => p_0_in(4),
      Q => \SerdesCntr_reg_n_0_[4]\
    );
\SerdesCntr_reg[4]_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SerdesCntr_reg[4]_i_2__3_n_0\,
      CO(2) => \SerdesCntr_reg[4]_i_2__3_n_1\,
      CO(1) => \SerdesCntr_reg[4]_i_2__3_n_2\,
      CO(0) => \SerdesCntr_reg[4]_i_2__3_n_3\,
      CYINIT => \SerdesCntr_reg_n_0_[0]\,
      DI(3) => \SerdesCntr_reg_n_0_[4]\,
      DI(2) => \SerdesCntr_reg_n_0_[3]\,
      DI(1) => \SerdesCntr_reg_n_0_[2]\,
      DI(0) => \SerdesCntr_reg_n_0_[1]\,
      O(3) => \SerdesCntr_reg[4]_i_2__3_n_4\,
      O(2) => \SerdesCntr_reg[4]_i_2__3_n_5\,
      O(1) => \SerdesCntr_reg[4]_i_2__3_n_6\,
      O(0) => \SerdesCntr_reg[4]_i_2__3_n_7\,
      S(3) => \SerdesCntr[4]_i_3__3_n_0\,
      S(2) => \SerdesCntr[4]_i_4__3_n_0\,
      S(1) => \SerdesCntr[4]_i_5__3_n_0\,
      S(0) => \SerdesCntr[4]_i_6__3_n_0\
    );
\SerdesCntr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => AS(0),
      D => p_0_in(5),
      Q => \SerdesCntr_reg_n_0_[5]\
    );
\SerdesCntr_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => AS(0),
      D => p_0_in(6),
      Q => \SerdesCntr_reg_n_0_[6]\
    );
\SerdesCntr_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => AS(0),
      D => p_0_in(7),
      Q => \SerdesCntr_reg_n_0_[7]\
    );
\SerdesCntr_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => AS(0),
      D => p_0_in(8),
      Q => \SerdesCntr_reg_n_0_[8]\
    );
\SerdesCntr_reg[8]_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \SerdesCntr_reg[4]_i_2__3_n_0\,
      CO(3) => \SerdesCntr_reg[8]_i_2__3_n_0\,
      CO(2) => \SerdesCntr_reg[8]_i_2__3_n_1\,
      CO(1) => \SerdesCntr_reg[8]_i_2__3_n_2\,
      CO(0) => \SerdesCntr_reg[8]_i_2__3_n_3\,
      CYINIT => '0',
      DI(3) => \SerdesCntr_reg_n_0_[8]\,
      DI(2) => \SerdesCntr_reg_n_0_[7]\,
      DI(1) => \SerdesCntr_reg_n_0_[6]\,
      DI(0) => \SerdesCntr_reg_n_0_[5]\,
      O(3) => \SerdesCntr_reg[8]_i_2__3_n_4\,
      O(2) => \SerdesCntr_reg[8]_i_2__3_n_5\,
      O(1) => \SerdesCntr_reg[8]_i_2__3_n_6\,
      O(0) => \SerdesCntr_reg[8]_i_2__3_n_7\,
      S(3) => \SerdesCntr[8]_i_3__3_n_0\,
      S(2) => \SerdesCntr[8]_i_4__3_n_0\,
      S(1) => \SerdesCntr[8]_i_5__3_n_0\,
      S(0) => \SerdesCntr[8]_i_6__3_n_0\
    );
\SerdesCntr_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => AS(0),
      D => p_0_in(9),
      Q => \SerdesCntr_reg_n_0_[9]\
    );
\TimeOutCntr[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFFFFF"
    )
        port map (
      I0 => p_0_in16_in,
      I1 => \^handshakestate_reg[0]_2\,
      I2 => ACK,
      I3 => \^handshakestate_reg[0]_1\,
      I4 => \TimeOutCntr_reg_n_0_[0]\,
      O => \TimeOutCntr[0]_i_1__3_n_0\
    );
\TimeOutCntr[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF1DFF1DFFFF"
    )
        port map (
      I0 => \^handshakestate_reg[0]_1\,
      I1 => ACK,
      I2 => \^handshakestate_reg[0]_2\,
      I3 => p_0_in16_in,
      I4 => \TimeOutCntr_reg_n_0_[1]\,
      I5 => \TimeOutCntr_reg_n_0_[0]\,
      O => \TimeOutCntr[1]_i_1__3_n_0\
    );
\TimeOutCntr[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEB"
    )
        port map (
      I0 => \TimeOutCntr[5]_i_3__3_n_0\,
      I1 => \TimeOutCntr_reg_n_0_[2]\,
      I2 => \TimeOutCntr_reg_n_0_[0]\,
      I3 => \TimeOutCntr_reg_n_0_[1]\,
      O => \TimeOutCntr[2]_i_1__3_n_0\
    );
\TimeOutCntr[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEEEB"
    )
        port map (
      I0 => \TimeOutCntr[5]_i_3__3_n_0\,
      I1 => \TimeOutCntr_reg_n_0_[3]\,
      I2 => \TimeOutCntr_reg_n_0_[1]\,
      I3 => \TimeOutCntr_reg_n_0_[0]\,
      I4 => \TimeOutCntr_reg_n_0_[2]\,
      O => \TimeOutCntr[3]_i_1__3_n_0\
    );
\TimeOutCntr[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAA9"
    )
        port map (
      I0 => \TimeOutCntr_reg_n_0_[4]\,
      I1 => \TimeOutCntr_reg_n_0_[2]\,
      I2 => \TimeOutCntr_reg_n_0_[0]\,
      I3 => \TimeOutCntr_reg_n_0_[1]\,
      I4 => \TimeOutCntr_reg_n_0_[3]\,
      I5 => \TimeOutCntr[5]_i_3__3_n_0\,
      O => \TimeOutCntr[4]_i_1__3_n_0\
    );
\TimeOutCntr[5]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3E"
    )
        port map (
      I0 => \slv_reg4_reg[2]_1\(1),
      I1 => \^handshakestate_reg[0]_1\,
      I2 => \^handshakestate_reg[0]_2\,
      O => \TimeOutCntr[5]_i_1__3_n_0\
    );
\TimeOutCntr[5]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \TimeOutCntr_reg_n_0_[4]\,
      I1 => \TimeOutCntr[5]_i_3__3_n_0\,
      I2 => \TimeOutCntr_reg_n_0_[3]\,
      I3 => \TimeOutCntr_reg_n_0_[1]\,
      I4 => \TimeOutCntr_reg_n_0_[0]\,
      I5 => \TimeOutCntr_reg_n_0_[2]\,
      O => \TimeOutCntr[5]_i_2__3_n_0\
    );
\TimeOutCntr[5]_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF1D"
    )
        port map (
      I0 => \^handshakestate_reg[0]_1\,
      I1 => ACK,
      I2 => \^handshakestate_reg[0]_2\,
      I3 => p_0_in16_in,
      O => \TimeOutCntr[5]_i_3__3_n_0\
    );
\TimeOutCntr_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => \TimeOutCntr[5]_i_1__3_n_0\,
      D => \TimeOutCntr[0]_i_1__3_n_0\,
      PRE => AS(0),
      Q => \TimeOutCntr_reg_n_0_[0]\
    );
\TimeOutCntr_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => \TimeOutCntr[5]_i_1__3_n_0\,
      D => \TimeOutCntr[1]_i_1__3_n_0\,
      PRE => AS(0),
      Q => \TimeOutCntr_reg_n_0_[1]\
    );
\TimeOutCntr_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => \TimeOutCntr[5]_i_1__3_n_0\,
      D => \TimeOutCntr[2]_i_1__3_n_0\,
      PRE => AS(0),
      Q => \TimeOutCntr_reg_n_0_[2]\
    );
\TimeOutCntr_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => \TimeOutCntr[5]_i_1__3_n_0\,
      D => \TimeOutCntr[3]_i_1__3_n_0\,
      PRE => AS(0),
      Q => \TimeOutCntr_reg_n_0_[3]\
    );
\TimeOutCntr_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => \TimeOutCntr[5]_i_1__3_n_0\,
      D => \TimeOutCntr[4]_i_1__3_n_0\,
      PRE => AS(0),
      Q => \TimeOutCntr_reg_n_0_[4]\
    );
\TimeOutCntr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \TimeOutCntr[5]_i_1__3_n_0\,
      CLR => AS(0),
      D => \TimeOutCntr[5]_i_2__3_n_0\,
      Q => p_0_in16_in
    );
\alignstate[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1A1F0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => p_0_in20_in,
      I2 => \^q\(0),
      I3 => \p_0_in__0\,
      I4 => \alignstate[0]_i_2__3_n_0\,
      I5 => \alignstate[0]_i_3__3_n_0\,
      O => \alignstate[0]_i_1__3_n_0\
    );
\alignstate[0]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \alignstate[0]_i_2__3_n_0\
    );
\alignstate[0]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CCFF0FF000000FA"
    )
        port map (
      I0 => \slv_reg4_reg[2]_1\(0),
      I1 => CO(0),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \alignstate[0]_i_3__3_n_0\
    );
\alignstate[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A888A8A8A888A88"
    )
        port map (
      I0 => \alignstate[1]_i_2__3_n_0\,
      I1 => \alignstate[1]_i_3__3_n_0\,
      I2 => \^q\(2),
      I3 => \alignstate[1]_i_4__3_n_0\,
      I4 => \GenCntr[9]_i_2__3_n_0\,
      I5 => eqOp0_out,
      O => \alignstate[1]_i_1__3_n_0\
    );
\alignstate[1]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FDF7F0F0FFFFF0"
    )
        port map (
      I0 => p_0_in12_in,
      I1 => p_0_in20_in,
      I2 => \alignstate[1]_i_5__3_n_0\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \^q\(2),
      O => \alignstate[1]_i_2__3_n_0\
    );
\alignstate[1]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2C00FFFF"
    )
        port map (
      I0 => CO(0),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(3),
      O => \alignstate[1]_i_3__3_n_0\
    );
\alignstate[1]_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => p_0_in20_in,
      O => \alignstate[1]_i_4__3_n_0\
    );
\alignstate[1]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAABAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => p_0_in12_in,
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^edge_int_or\,
      I5 => \alignstate[1]_i_6__3_n_0\,
      O => \alignstate[1]_i_5__3_n_0\
    );
\alignstate[1]_i_6__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => \p_0_in__0\,
      O => \alignstate[1]_i_6__3_n_0\
    );
\alignstate[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFEAAAEAAFEAAAEA"
    )
        port map (
      I0 => \alignstate[2]_i_2__3_n_0\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => CO(0),
      O => \alignstate[2]_i_1__3_n_0\
    );
\alignstate[2]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444445"
    )
        port map (
      I0 => \^q\(3),
      I1 => \alignstate[2]_i_4__3_n_0\,
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \slv_reg4_reg[2]_1\(0),
      O => \alignstate[2]_i_2__3_n_0\
    );
\alignstate[2]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F02000F00020"
    )
        port map (
      I0 => \^edge_int_or\,
      I1 => \p_0_in__0\,
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => p_0_in20_in,
      O => \alignstate[2]_i_4__3_n_0\
    );
\alignstate[3]_i_10__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"557F5555"
    )
        port map (
      I0 => \^end_handshake\,
      I1 => CO(0),
      I2 => \^q\(1),
      I3 => p_0_in20_in,
      I4 => \^q\(2),
      O => \alignstate[3]_i_10__3_n_0\
    );
\alignstate[3]_i_11__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0004FFFFFFFF"
    )
        port map (
      I0 => p_0_in20_in,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => eqOp3_out,
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \alignstate[3]_i_11__3_n_0\
    );
\alignstate[3]_i_12__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => data_init(0),
      I1 => CTRL_DATA(9),
      O => \alignstate[3]_i_12__3_n_0\
    );
\alignstate[3]_i_13__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_init(7),
      I1 => CTRL_DATA(6),
      I2 => CTRL_DATA(8),
      I3 => data_init(9),
      I4 => CTRL_DATA(7),
      I5 => data_init(8),
      O => \alignstate[3]_i_13__3_n_0\
    );
\alignstate[3]_i_14__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_init(5),
      I1 => CTRL_DATA(4),
      I2 => CTRL_DATA(5),
      I3 => data_init(6),
      I4 => CTRL_DATA(3),
      I5 => data_init(4),
      O => \alignstate[3]_i_14__3_n_0\
    );
\alignstate[3]_i_15__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_init(3),
      I1 => CTRL_DATA(2),
      I2 => CTRL_DATA(1),
      I3 => data_init(2),
      I4 => CTRL_DATA(0),
      I5 => data_init(1),
      O => \alignstate[3]_i_15__3_n_0\
    );
\alignstate[3]_i_16__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => data_init(1),
      I1 => CTRL_DATA(9),
      O => \alignstate[3]_i_16__3_n_0\
    );
\alignstate[3]_i_17__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_init(8),
      I1 => CTRL_DATA(6),
      I2 => CTRL_DATA(8),
      I3 => data_init(0),
      I4 => CTRL_DATA(7),
      I5 => data_init(9),
      O => \alignstate[3]_i_17__3_n_0\
    );
\alignstate[3]_i_18__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_init(6),
      I1 => CTRL_DATA(4),
      I2 => CTRL_DATA(5),
      I3 => data_init(7),
      I4 => CTRL_DATA(3),
      I5 => data_init(5),
      O => \alignstate[3]_i_18__3_n_0\
    );
\alignstate[3]_i_19__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_init(3),
      I1 => CTRL_DATA(1),
      I2 => CTRL_DATA(2),
      I3 => data_init(4),
      I4 => CTRL_DATA(0),
      I5 => data_init(2),
      O => \alignstate[3]_i_19__3_n_0\
    );
\alignstate[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE0"
    )
        port map (
      I0 => \^q\(0),
      I1 => \alignstate[3]_i_3__3_n_0\,
      I2 => \alignstate[3]_i_4__3_n_0\,
      I3 => \alignstate[3]_i_5__3_n_0\,
      I4 => \alignstate[3]_i_6__3_n_0\,
      O => alignstate
    );
\alignstate[3]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEAE0000"
    )
        port map (
      I0 => \^q\(0),
      I1 => eqOp2_out,
      I2 => \^q\(1),
      I3 => eqOp0_out,
      I4 => \GenCntr[9]_i_4__3_n_0\,
      I5 => \alignstate[3]_i_9__3_n_0\,
      O => \alignstate[3]_i_2__3_n_0\
    );
\alignstate[3]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEFFFEEE"
    )
        port map (
      I0 => p_0_in12_in,
      I1 => \^q\(2),
      I2 => eqOp0_out,
      I3 => \^q\(1),
      I4 => eqOp2_out,
      I5 => \alignstate[3]_i_10__3_n_0\,
      O => \alignstate[3]_i_3__3_n_0\
    );
\alignstate[3]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAA0000"
    )
        port map (
      I0 => \^q\(2),
      I1 => p_0_in20_in,
      I2 => \GenCntr[15]_i_10__3_n_0\,
      I3 => \^end_handshake\,
      I4 => \^q\(3),
      O => \alignstate[3]_i_4__3_n_0\
    );
\alignstate[3]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111000001110"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^start_align_i\,
      I4 => \^q\(0),
      I5 => \^end_handshake\,
      O => \alignstate[3]_i_5__3_n_0\
    );
\alignstate[3]_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFE0FF"
    )
        port map (
      I0 => neqOp,
      I1 => p_0_in20_in,
      I2 => \^end_handshake\,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \alignstate[3]_i_11__3_n_0\,
      O => \alignstate[3]_i_6__3_n_0\
    );
\alignstate[3]_i_9__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CFF0000F0000005"
    )
        port map (
      I0 => \slv_reg4_reg[2]_1\(0),
      I1 => CO(0),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \alignstate[3]_i_9__3_n_0\
    );
\alignstate_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => alignstate,
      CLR => AS(1),
      D => \alignstate[0]_i_1__3_n_0\,
      Q => \^q\(0)
    );
\alignstate_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => alignstate,
      CLR => AS(1),
      D => \alignstate[1]_i_1__3_n_0\,
      Q => \^q\(1)
    );
\alignstate_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => alignstate,
      CLR => AS(1),
      D => \alignstate[2]_i_1__3_n_0\,
      Q => \^q\(2)
    );
\alignstate_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => alignstate,
      CLR => AS(1),
      D => \alignstate[3]_i_2__3_n_0\,
      Q => \^q\(3)
    );
\alignstate_reg[3]_i_7__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => eqOp2_out,
      CO(2) => \alignstate_reg[3]_i_7__3_n_1\,
      CO(1) => \alignstate_reg[3]_i_7__3_n_2\,
      CO(0) => \alignstate_reg[3]_i_7__3_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_alignstate_reg[3]_i_7__3_O_UNCONNECTED\(3 downto 0),
      S(3) => \alignstate[3]_i_12__3_n_0\,
      S(2) => \alignstate[3]_i_13__3_n_0\,
      S(1) => \alignstate[3]_i_14__3_n_0\,
      S(0) => \alignstate[3]_i_15__3_n_0\
    );
\alignstate_reg[3]_i_8__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => eqOp0_out,
      CO(2) => \alignstate_reg[3]_i_8__3_n_1\,
      CO(1) => \alignstate_reg[3]_i_8__3_n_2\,
      CO(0) => \alignstate_reg[3]_i_8__3_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_alignstate_reg[3]_i_8__3_O_UNCONNECTED\(3 downto 0),
      S(3) => \alignstate[3]_i_16__3_n_0\,
      S(2) => \alignstate[3]_i_17__3_n_0\,
      S(1) => \alignstate[3]_i_18__3_n_0\,
      S(0) => \alignstate[3]_i_19__3_n_0\
    );
busy_align_i_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AS(1),
      D => start_align_i_reg_0,
      Q => \^busy_align_i\
    );
\data_init[9]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \^edge_int_or\,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \p_0_in__0\,
      I5 => \^q\(0),
      O => edge_init
    );
\data_init_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AS(0),
      D => CTRL_DATA(0),
      Q => data_init(0)
    );
\data_init_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AS(0),
      D => CTRL_DATA(1),
      Q => data_init(1)
    );
\data_init_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AS(0),
      D => CTRL_DATA(2),
      Q => data_init(2)
    );
\data_init_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AS(0),
      D => CTRL_DATA(3),
      Q => data_init(3)
    );
\data_init_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AS(0),
      D => CTRL_DATA(4),
      Q => data_init(4)
    );
\data_init_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AS(0),
      D => CTRL_DATA(5),
      Q => data_init(5)
    );
\data_init_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AS(0),
      D => CTRL_DATA(6),
      Q => data_init(6)
    );
\data_init_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AS(0),
      D => CTRL_DATA(7),
      Q => data_init(7)
    );
\data_init_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AS(0),
      D => CTRL_DATA(8),
      Q => data_init(8)
    );
\data_init_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AS(0),
      D => CTRL_DATA(9),
      Q => data_init(9)
    );
\edge_init_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AR(1),
      D => D(0),
      Q => \edge_init_reg_n_0_[0]\
    );
\edge_init_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AR(1),
      D => D(1),
      Q => \edge_init_reg_n_0_[1]\
    );
\edge_init_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AR(1),
      D => D(2),
      Q => \edge_init_reg_n_0_[2]\
    );
\edge_init_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AR(1),
      D => D(3),
      Q => \edge_init_reg_n_0_[3]\
    );
\edge_init_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AR(1),
      D => D(4),
      Q => \edge_init_reg_n_0_[4]\
    );
\edge_init_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AR(1),
      D => D(5),
      Q => \edge_init_reg_n_0_[5]\
    );
\edge_init_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AR(1),
      D => D(6),
      Q => \edge_init_reg_n_0_[6]\
    );
\edge_init_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AR(1),
      D => D(7),
      Q => \edge_init_reg_n_0_[7]\
    );
\edge_init_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AR(1),
      D => D(8),
      Q => \edge_init_reg_n_0_[8]\
    );
\edge_init_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AS(0),
      D => D(9),
      Q => \GenCntr_reg[1]_0\(0)
    );
edge_int_or_reg: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => '1',
      D => edge_int_or_reg_0,
      Q => \^edge_int_or\,
      R => '0'
    );
edge_tmp_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vita_clk,
      CE => '1',
      D => start_handshake_reg_0,
      Q => edge_tmp,
      R => '0'
    );
\end_handshake_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4064"
    )
        port map (
      I0 => \^handshakestate_reg[0]_1\,
      I1 => \^handshakestate_reg[0]_2\,
      I2 => p_0_in16_in,
      I3 => ACK,
      O => \end_handshake_i_1__3_n_0\
    );
end_handshake_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AS(1),
      D => \end_handshake_i_1__3_n_0\,
      Q => \^end_handshake\
    );
\handshakestate[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005702"
    )
        port map (
      I0 => \^handshakestate_reg[0]_1\,
      I1 => ACK,
      I2 => p_0_in16_in,
      I3 => \^handshakestate_reg[0]_0\,
      I4 => \^handshakestate_reg[0]_2\,
      O => \handshakestate[0]_i_1__3_n_0\
    );
\handshakestate[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0488"
    )
        port map (
      I0 => \^handshakestate_reg[0]_1\,
      I1 => ACK,
      I2 => p_0_in16_in,
      I3 => \^handshakestate_reg[0]_2\,
      O => \handshakestate[1]_i_1__3_n_0\
    );
\handshakestate_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AS(0),
      D => \handshakestate[0]_i_1__3_n_0\,
      Q => \^handshakestate_reg[0]_1\
    );
\handshakestate_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AS(0),
      D => \handshakestate[1]_i_1__3_n_0\,
      Q => \^handshakestate_reg[0]_2\
    );
\retrycntr[0]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(2),
      I1 => \retrycntr_reg_n_0_[0]\,
      O => \retrycntr[0]_i_1__3_n_0\
    );
\retrycntr[10]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \retrycntr_reg[12]_i_2__3_n_6\,
      I1 => \^q\(2),
      O => \retrycntr[10]_i_1__3_n_0\
    );
\retrycntr[11]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \retrycntr_reg[12]_i_2__3_n_5\,
      I1 => \^q\(2),
      O => \retrycntr[11]_i_1__3_n_0\
    );
\retrycntr[12]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \retrycntr_reg[12]_i_2__3_n_4\,
      I1 => \^q\(2),
      O => \retrycntr[12]_i_1__3_n_0\
    );
\retrycntr[12]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[12]\,
      O => \retrycntr[12]_i_3__3_n_0\
    );
\retrycntr[12]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[11]\,
      O => \retrycntr[12]_i_4__3_n_0\
    );
\retrycntr[12]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[10]\,
      O => \retrycntr[12]_i_5__3_n_0\
    );
\retrycntr[12]_i_6__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[9]\,
      O => \retrycntr[12]_i_6__3_n_0\
    );
\retrycntr[13]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \retrycntr_reg[15]_i_6__3_n_7\,
      I1 => \^q\(2),
      O => \retrycntr[13]_i_1__3_n_0\
    );
\retrycntr[14]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \retrycntr_reg[15]_i_6__3_n_6\,
      I1 => \^q\(2),
      O => \retrycntr[14]_i_1__3_n_0\
    );
\retrycntr[15]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0044C044"
    )
        port map (
      I0 => \retrycntr[15]_i_3__3_n_0\,
      I1 => \alignstate[0]_i_2__3_n_0\,
      I2 => p_0_in20_in,
      I3 => \^q\(1),
      I4 => \retrycntr[15]_i_4__3_n_0\,
      I5 => \retrycntr[15]_i_5__3_n_0\,
      O => retrycntr
    );
\retrycntr[15]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \retrycntr_reg[15]_i_6__3_n_5\,
      O => \retrycntr[15]_i_2__3_n_0\
    );
\retrycntr[15]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE2EEEEE"
    )
        port map (
      I0 => \p_0_in__0\,
      I1 => \^q\(0),
      I2 => \^end_handshake\,
      I3 => p_0_in20_in,
      I4 => neqOp,
      O => \retrycntr[15]_i_3__3_n_0\
    );
\retrycntr[15]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in12_in,
      I1 => \^q\(0),
      O => \retrycntr[15]_i_4__3_n_0\
    );
\retrycntr[15]_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^start_align_i\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(3),
      O => \retrycntr[15]_i_5__3_n_0\
    );
\retrycntr[15]_i_7__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \p_0_in__0\,
      O => \retrycntr[15]_i_7__3_n_0\
    );
\retrycntr[15]_i_8__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[14]\,
      O => \retrycntr[15]_i_8__3_n_0\
    );
\retrycntr[15]_i_9__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[13]\,
      O => \retrycntr[15]_i_9__3_n_0\
    );
\retrycntr[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \retrycntr_reg[4]_i_2__3_n_7\,
      O => \retrycntr[1]_i_1__3_n_0\
    );
\retrycntr[2]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \retrycntr_reg[4]_i_2__3_n_6\,
      I1 => \^q\(2),
      O => \retrycntr[2]_i_1__3_n_0\
    );
\retrycntr[3]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \retrycntr_reg[4]_i_2__3_n_5\,
      I1 => \^q\(2),
      O => \retrycntr[3]_i_1__3_n_0\
    );
\retrycntr[4]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \retrycntr_reg[4]_i_2__3_n_4\,
      I1 => \^q\(2),
      O => \retrycntr[4]_i_1__3_n_0\
    );
\retrycntr[4]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[4]\,
      O => \retrycntr[4]_i_3__3_n_0\
    );
\retrycntr[4]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[3]\,
      O => \retrycntr[4]_i_4__3_n_0\
    );
\retrycntr[4]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[2]\,
      O => \retrycntr[4]_i_5__3_n_0\
    );
\retrycntr[4]_i_6__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[1]\,
      O => \retrycntr[4]_i_6__3_n_0\
    );
\retrycntr[5]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \retrycntr_reg[8]_i_2__3_n_7\,
      I1 => \^q\(2),
      O => \retrycntr[5]_i_1__3_n_0\
    );
\retrycntr[6]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \retrycntr_reg[8]_i_2__3_n_6\,
      I1 => \^q\(2),
      O => \retrycntr[6]_i_1__3_n_0\
    );
\retrycntr[7]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \retrycntr_reg[8]_i_2__3_n_5\,
      I1 => \^q\(2),
      O => \retrycntr[7]_i_1__3_n_0\
    );
\retrycntr[8]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \retrycntr_reg[8]_i_2__3_n_4\,
      I1 => \^q\(2),
      O => \retrycntr[8]_i_1__3_n_0\
    );
\retrycntr[8]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[8]\,
      O => \retrycntr[8]_i_3__3_n_0\
    );
\retrycntr[8]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[7]\,
      O => \retrycntr[8]_i_4__3_n_0\
    );
\retrycntr[8]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[6]\,
      O => \retrycntr[8]_i_5__3_n_0\
    );
\retrycntr[8]_i_6__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[5]\,
      O => \retrycntr[8]_i_6__3_n_0\
    );
\retrycntr[9]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \retrycntr_reg[12]_i_2__3_n_7\,
      I1 => \^q\(2),
      O => \retrycntr[9]_i_1__3_n_0\
    );
\retrycntr_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[0]_i_1__3_n_0\,
      PRE => AS(1),
      Q => \retrycntr_reg_n_0_[0]\
    );
\retrycntr_reg[10]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[10]_i_1__3_n_0\,
      PRE => AS(0),
      Q => \retrycntr_reg_n_0_[10]\
    );
\retrycntr_reg[11]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[11]_i_1__3_n_0\,
      PRE => AS(0),
      Q => \retrycntr_reg_n_0_[11]\
    );
\retrycntr_reg[12]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[12]_i_1__3_n_0\,
      PRE => AS(0),
      Q => \retrycntr_reg_n_0_[12]\
    );
\retrycntr_reg[12]_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \retrycntr_reg[8]_i_2__3_n_0\,
      CO(3) => \retrycntr_reg[12]_i_2__3_n_0\,
      CO(2) => \retrycntr_reg[12]_i_2__3_n_1\,
      CO(1) => \retrycntr_reg[12]_i_2__3_n_2\,
      CO(0) => \retrycntr_reg[12]_i_2__3_n_3\,
      CYINIT => '0',
      DI(3) => \retrycntr_reg_n_0_[12]\,
      DI(2) => \retrycntr_reg_n_0_[11]\,
      DI(1) => \retrycntr_reg_n_0_[10]\,
      DI(0) => \retrycntr_reg_n_0_[9]\,
      O(3) => \retrycntr_reg[12]_i_2__3_n_4\,
      O(2) => \retrycntr_reg[12]_i_2__3_n_5\,
      O(1) => \retrycntr_reg[12]_i_2__3_n_6\,
      O(0) => \retrycntr_reg[12]_i_2__3_n_7\,
      S(3) => \retrycntr[12]_i_3__3_n_0\,
      S(2) => \retrycntr[12]_i_4__3_n_0\,
      S(1) => \retrycntr[12]_i_5__3_n_0\,
      S(0) => \retrycntr[12]_i_6__3_n_0\
    );
\retrycntr_reg[13]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[13]_i_1__3_n_0\,
      PRE => AS(0),
      Q => \retrycntr_reg_n_0_[13]\
    );
\retrycntr_reg[14]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[14]_i_1__3_n_0\,
      PRE => AS(0),
      Q => \retrycntr_reg_n_0_[14]\
    );
\retrycntr_reg[15]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[15]_i_2__3_n_0\,
      PRE => AS(1),
      Q => \p_0_in__0\
    );
\retrycntr_reg[15]_i_6__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \retrycntr_reg[12]_i_2__3_n_0\,
      CO(3 downto 2) => \NLW_retrycntr_reg[15]_i_6__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \retrycntr_reg[15]_i_6__3_n_2\,
      CO(0) => \retrycntr_reg[15]_i_6__3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \retrycntr_reg_n_0_[14]\,
      DI(0) => \retrycntr_reg_n_0_[13]\,
      O(3) => \NLW_retrycntr_reg[15]_i_6__3_O_UNCONNECTED\(3),
      O(2) => \retrycntr_reg[15]_i_6__3_n_5\,
      O(1) => \retrycntr_reg[15]_i_6__3_n_6\,
      O(0) => \retrycntr_reg[15]_i_6__3_n_7\,
      S(3) => '0',
      S(2) => \retrycntr[15]_i_7__3_n_0\,
      S(1) => \retrycntr[15]_i_8__3_n_0\,
      S(0) => \retrycntr[15]_i_9__3_n_0\
    );
\retrycntr_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[1]_i_1__3_n_0\,
      PRE => AS(1),
      Q => \retrycntr_reg_n_0_[1]\
    );
\retrycntr_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[2]_i_1__3_n_0\,
      PRE => AS(1),
      Q => \retrycntr_reg_n_0_[2]\
    );
\retrycntr_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[3]_i_1__3_n_0\,
      PRE => AS(1),
      Q => \retrycntr_reg_n_0_[3]\
    );
\retrycntr_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[4]_i_1__3_n_0\,
      PRE => AS(1),
      Q => \retrycntr_reg_n_0_[4]\
    );
\retrycntr_reg[4]_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \retrycntr_reg[4]_i_2__3_n_0\,
      CO(2) => \retrycntr_reg[4]_i_2__3_n_1\,
      CO(1) => \retrycntr_reg[4]_i_2__3_n_2\,
      CO(0) => \retrycntr_reg[4]_i_2__3_n_3\,
      CYINIT => \retrycntr_reg_n_0_[0]\,
      DI(3) => \retrycntr_reg_n_0_[4]\,
      DI(2) => \retrycntr_reg_n_0_[3]\,
      DI(1) => \retrycntr_reg_n_0_[2]\,
      DI(0) => \retrycntr_reg_n_0_[1]\,
      O(3) => \retrycntr_reg[4]_i_2__3_n_4\,
      O(2) => \retrycntr_reg[4]_i_2__3_n_5\,
      O(1) => \retrycntr_reg[4]_i_2__3_n_6\,
      O(0) => \retrycntr_reg[4]_i_2__3_n_7\,
      S(3) => \retrycntr[4]_i_3__3_n_0\,
      S(2) => \retrycntr[4]_i_4__3_n_0\,
      S(1) => \retrycntr[4]_i_5__3_n_0\,
      S(0) => \retrycntr[4]_i_6__3_n_0\
    );
\retrycntr_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[5]_i_1__3_n_0\,
      PRE => AS(0),
      Q => \retrycntr_reg_n_0_[5]\
    );
\retrycntr_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[6]_i_1__3_n_0\,
      PRE => AS(0),
      Q => \retrycntr_reg_n_0_[6]\
    );
\retrycntr_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[7]_i_1__3_n_0\,
      PRE => AS(0),
      Q => \retrycntr_reg_n_0_[7]\
    );
\retrycntr_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[8]_i_1__3_n_0\,
      PRE => AS(0),
      Q => \retrycntr_reg_n_0_[8]\
    );
\retrycntr_reg[8]_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \retrycntr_reg[4]_i_2__3_n_0\,
      CO(3) => \retrycntr_reg[8]_i_2__3_n_0\,
      CO(2) => \retrycntr_reg[8]_i_2__3_n_1\,
      CO(1) => \retrycntr_reg[8]_i_2__3_n_2\,
      CO(0) => \retrycntr_reg[8]_i_2__3_n_3\,
      CYINIT => '0',
      DI(3) => \retrycntr_reg_n_0_[8]\,
      DI(2) => \retrycntr_reg_n_0_[7]\,
      DI(1) => \retrycntr_reg_n_0_[6]\,
      DI(0) => \retrycntr_reg_n_0_[5]\,
      O(3) => \retrycntr_reg[8]_i_2__3_n_4\,
      O(2) => \retrycntr_reg[8]_i_2__3_n_5\,
      O(1) => \retrycntr_reg[8]_i_2__3_n_6\,
      O(0) => \retrycntr_reg[8]_i_2__3_n_7\,
      S(3) => \retrycntr[8]_i_3__3_n_0\,
      S(2) => \retrycntr[8]_i_4__3_n_0\,
      S(1) => \retrycntr[8]_i_5__3_n_0\,
      S(0) => \retrycntr[8]_i_6__3_n_0\
    );
\retrycntr_reg[9]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[9]_i_1__3_n_0\,
      PRE => AS(0),
      Q => \retrycntr_reg_n_0_[9]\
    );
\selector[0]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^serdesseqstate_reg[0]_2\,
      I1 => \^selector_reg[0]_0\,
      O => \selector[0]_i_1__3_n_0\
    );
\selector_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => AS(1),
      D => \selector[0]_i_1__3_n_0\,
      Q => \^selector_reg[0]_0\
    );
\serdesseqstate[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F433F400"
    )
        port map (
      I0 => \^serdesseqstate_reg[0]_0\(0),
      I1 => \^serdesseqstate_reg[0]_1\,
      I2 => \^busy_align_i\,
      I3 => \^serdesseqstate_reg[0]_2\,
      I4 => \slv_reg4_reg[2]_1\(1),
      O => \serdesseqstate[0]_i_1__3_n_0\
    );
\serdesseqstate[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DA"
    )
        port map (
      I0 => \^serdesseqstate_reg[0]_1\,
      I1 => \^busy_align_i\,
      I2 => \^serdesseqstate_reg[0]_2\,
      O => \serdesseqstate[1]_i_1__3_n_0\
    );
\serdesseqstate_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AS(1),
      D => \serdesseqstate[0]_i_1__3_n_0\,
      Q => \^serdesseqstate_reg[0]_1\
    );
\serdesseqstate_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AS(1),
      D => \serdesseqstate[1]_i_1__3_n_0\,
      Q => \^serdesseqstate_reg[0]_2\
    );
start_align_i_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AS(1),
      D => selector,
      Q => \^start_align_i\
    );
\start_handshake_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \start_handshake_i_2__3_n_0\,
      I1 => \^q\(3),
      I2 => \start_handshake_i_3__3_n_0\,
      O => start_handshake
    );
\start_handshake_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A8A8A88"
    )
        port map (
      I0 => \start_handshake_i_4__3_n_0\,
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^start_align_i\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \start_handshake_i_2__3_n_0\
    );
\start_handshake_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"031F5F3F00005000"
    )
        port map (
      I0 => CO(0),
      I1 => p_0_in20_in,
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^end_handshake\,
      O => \start_handshake_i_3__3_n_0\
    );
\start_handshake_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF5F55F557777"
    )
        port map (
      I0 => \^q\(2),
      I1 => \p_0_in__0\,
      I2 => p_0_in20_in,
      I3 => \^end_handshake\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \start_handshake_i_4__3_n_0\
    );
start_handshake_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AS(0),
      D => start_handshake,
      Q => \^handshakestate_reg[0]_0\
    );
\windowcount[0]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \windowcount_reg_n_0_[0]\,
      O => \windowcount[0]_i_1__3_n_0\
    );
\windowcount[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \windowcount_reg_n_0_[0]\,
      I1 => \windowcount_reg_n_0_[1]\,
      I2 => \^q\(3),
      O => \windowcount[1]_i_1__3_n_0\
    );
\windowcount[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \^q\(3),
      I1 => \windowcount_reg_n_0_[1]\,
      I2 => \windowcount_reg_n_0_[0]\,
      I3 => \windowcount_reg_n_0_[2]\,
      O => \windowcount[2]_i_1__3_n_0\
    );
\windowcount[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \windowcount_reg_n_0_[0]\,
      I2 => \windowcount_reg_n_0_[1]\,
      I3 => \windowcount_reg_n_0_[2]\,
      I4 => \windowcount_reg_n_0_[3]\,
      O => \windowcount[3]_i_1__3_n_0\
    );
\windowcount[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \windowcount_reg_n_0_[0]\,
      I2 => \windowcount_reg_n_0_[1]\,
      I3 => \windowcount_reg_n_0_[3]\,
      I4 => \windowcount_reg_n_0_[2]\,
      I5 => \windowcount_reg_n_0_[4]\,
      O => \windowcount[4]_i_1__3_n_0\
    );
\windowcount[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAAAAAA20000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \windowcount[5]_i_2__3_n_0\,
      I2 => \windowcount_reg_n_0_[1]\,
      I3 => \windowcount_reg_n_0_[0]\,
      I4 => \windowcount_reg_n_0_[4]\,
      I5 => \windowcount_reg_n_0_[5]\,
      O => \windowcount[5]_i_1__3_n_0\
    );
\windowcount[5]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \windowcount_reg_n_0_[2]\,
      I1 => \windowcount_reg_n_0_[3]\,
      O => \windowcount[5]_i_2__3_n_0\
    );
\windowcount[6]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \^q\(3),
      I1 => \windowcount[9]_i_5__3_n_0\,
      I2 => \windowcount_reg_n_0_[6]\,
      O => \windowcount[6]_i_1__3_n_0\
    );
\windowcount[7]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A20"
    )
        port map (
      I0 => \^q\(3),
      I1 => \windowcount[9]_i_5__3_n_0\,
      I2 => \windowcount_reg_n_0_[6]\,
      I3 => \windowcount_reg_n_0_[7]\,
      O => \windowcount[7]_i_1__3_n_0\
    );
\windowcount[8]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA2A0080"
    )
        port map (
      I0 => \^q\(3),
      I1 => \windowcount_reg_n_0_[7]\,
      I2 => \windowcount_reg_n_0_[6]\,
      I3 => \windowcount[9]_i_5__3_n_0\,
      I4 => \windowcount_reg_n_0_[8]\,
      O => \windowcount[8]_i_1__3_n_0\
    );
\windowcount[9]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F880088"
    )
        port map (
      I0 => \windowcount[9]_i_3__3_n_0\,
      I1 => \^start_align_i\,
      I2 => \windowcount[9]_i_4__3_n_0\,
      I3 => \^q\(3),
      I4 => \^end_handshake\,
      I5 => \^q\(2),
      O => windowcount
    );
\windowcount[9]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AAAAAA08000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \windowcount_reg_n_0_[8]\,
      I2 => \windowcount[9]_i_5__3_n_0\,
      I3 => \windowcount_reg_n_0_[6]\,
      I4 => \windowcount_reg_n_0_[7]\,
      I5 => \windowcount_reg_n_0_[9]\,
      O => \windowcount[9]_i_2__3_n_0\
    );
\windowcount[9]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \windowcount[9]_i_3__3_n_0\
    );
\windowcount[9]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEE0FFF"
    )
        port map (
      I0 => p_0_in12_in,
      I1 => eqOp0_out,
      I2 => p_0_in20_in,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \windowcount[9]_i_4__3_n_0\
    );
\windowcount[9]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \windowcount_reg_n_0_[4]\,
      I1 => \windowcount_reg_n_0_[0]\,
      I2 => \windowcount_reg_n_0_[1]\,
      I3 => \windowcount_reg_n_0_[3]\,
      I4 => \windowcount_reg_n_0_[2]\,
      I5 => \windowcount_reg_n_0_[5]\,
      O => \windowcount[9]_i_5__3_n_0\
    );
\windowcount_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => windowcount,
      CLR => AS(1),
      D => \windowcount[0]_i_1__3_n_0\,
      Q => \windowcount_reg_n_0_[0]\
    );
\windowcount_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => windowcount,
      CLR => AS(1),
      D => \windowcount[1]_i_1__3_n_0\,
      Q => \windowcount_reg_n_0_[1]\
    );
\windowcount_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => windowcount,
      CLR => AS(1),
      D => \windowcount[2]_i_1__3_n_0\,
      Q => \windowcount_reg_n_0_[2]\
    );
\windowcount_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => windowcount,
      CLR => AS(1),
      D => \windowcount[3]_i_1__3_n_0\,
      Q => \windowcount_reg_n_0_[3]\
    );
\windowcount_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => windowcount,
      CLR => AS(1),
      D => \windowcount[4]_i_1__3_n_0\,
      Q => \windowcount_reg_n_0_[4]\
    );
\windowcount_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => windowcount,
      CLR => AS(1),
      D => \windowcount[5]_i_1__3_n_0\,
      Q => \windowcount_reg_n_0_[5]\
    );
\windowcount_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => windowcount,
      CLR => AS(1),
      D => \windowcount[6]_i_1__3_n_0\,
      Q => \windowcount_reg_n_0_[6]\
    );
\windowcount_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => windowcount,
      CLR => AS(1),
      D => \windowcount[7]_i_1__3_n_0\,
      Q => \windowcount_reg_n_0_[7]\
    );
\windowcount_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => windowcount,
      CLR => AS(1),
      D => \windowcount[8]_i_1__3_n_0\,
      Q => \windowcount_reg_n_0_[8]\
    );
\windowcount_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => windowcount,
      CLR => AS(1),
      D => \windowcount[9]_i_2__3_n_0\,
      Q => \windowcount_reg_n_0_[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_iserdes_control_12 is
  port (
    start_align_i : out STD_LOGIC;
    end_handshake : out STD_LOGIC;
    \handshakestate_reg[0]_0\ : out STD_LOGIC;
    \selector_reg[0]_0\ : out STD_LOGIC;
    edge_tmp : out STD_LOGIC;
    edge_int_or : out STD_LOGIC;
    busy_align_i : out STD_LOGIC;
    ALIGN_BUSY37_out : out STD_LOGIC;
    REQ : out STD_LOGIC;
    CTRL_RESET : out STD_LOGIC;
    CTRL_INC : out STD_LOGIC;
    CTRL_CE : out STD_LOGIC;
    CTRL_BITSLIP : out STD_LOGIC;
    CTRL_SAMPLEINFIRSTBIT_i : out STD_LOGIC;
    SAMPLEINFIRSTBIT36_out : out STD_LOGIC;
    CTRL_SAMPLEINLASTBIT_i : out STD_LOGIC;
    SAMPLEINLASTBIT35_out : out STD_LOGIC;
    CTRL_SAMPLEINOTHERBIT_i_reg_0 : out STD_LOGIC;
    SAMPLEINOTHERBIT34_out : out STD_LOGIC;
    CTRL_FIFO_RESET : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CTRL_SAMPLEINLASTBIT_i_reg_0 : out STD_LOGIC;
    CTRL_SAMPLEINFIRSTBIT_i_reg_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    CTRL_CE_reg_0 : out STD_LOGIC;
    CTRL_INC_reg_0 : out STD_LOGIC;
    CTRL_INC_reg_1 : out STD_LOGIC;
    CTRL_RESET_reg_0 : out STD_LOGIC;
    CTRL_RESET_reg_1 : out STD_LOGIC;
    CTRL_RESET_reg_2 : out STD_LOGIC;
    CTRL_SAMPLEINOTHERBIT_i : out STD_LOGIC;
    CTRL_SAMPLEINLASTBIT_i_reg_1 : out STD_LOGIC;
    CTRL_BITSLIP_reg_0 : out STD_LOGIC;
    \serdesseqstate_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \serdesseqstate_reg[0]_1\ : out STD_LOGIC;
    \serdesseqstate_reg[0]_2\ : out STD_LOGIC;
    \GenCntr_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \handshakestate_reg[0]_1\ : out STD_LOGIC;
    \handshakestate_reg[0]_2\ : out STD_LOGIC;
    vita_clk : in STD_LOGIC;
    \slv_reg4_reg[0]_rep__6\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    start_handshake_reg_0 : in STD_LOGIC;
    edge_int_or_reg_0 : in STD_LOGIC;
    start_align_i_reg_0 : in STD_LOGIC;
    \slv_reg4_reg[2]\ : in STD_LOGIC;
    ACK_reg : in STD_LOGIC;
    CTRL_RESET_reg_3 : in STD_LOGIC;
    \alignstate_reg[3]_0\ : in STD_LOGIC;
    \alignstate_reg[3]_1\ : in STD_LOGIC;
    \alignstate_reg[1]_0\ : in STD_LOGIC;
    \alignstate_reg[2]_0\ : in STD_LOGIC;
    CTRL_SAMPLEINFIRSTBIT_i_reg_1 : in STD_LOGIC;
    \alignstate_reg[2]_1\ : in STD_LOGIC;
    CTRL_SAMPLEINLASTBIT_i_reg_2 : in STD_LOGIC;
    \alignstate_reg[2]_2\ : in STD_LOGIC;
    CTRL_SAMPLEINOTHERBIT_i_reg_1 : in STD_LOGIC;
    \slv_reg4_reg[2]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg4_reg[2]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CTRL_DATA : in STD_LOGIC_VECTOR ( 9 downto 0 );
    D : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \slv_reg6_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \compare_reg[9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \compare_reg[8]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \CTRL_DATA_reg[6]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \compare_reg[7][9]\ : in STD_LOGIC;
    \compare_reg[3][9]\ : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ACK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_iserdes_control_12 : entity is "iserdes_control";
end design_1_onsemi_vita_cam_0_0_iserdes_control_12;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_iserdes_control_12 is
  signal \CTRL_BITSLIP_i_3__0_n_0\ : STD_LOGIC;
  signal \CTRL_CE_i_3__0_n_0\ : STD_LOGIC;
  signal \CTRL_INC_i_4__0_n_0\ : STD_LOGIC;
  signal \CTRL_RESET_i_5__0_n_0\ : STD_LOGIC;
  signal \CTRL_RESET_i_6__0_n_0\ : STD_LOGIC;
  signal \CTRL_RESET_i_7__0_n_0\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_14__0_n_0\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_4__0_n_0\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_5__0_n_0\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_7__0_n_0\ : STD_LOGIC;
  signal \^ctrl_sampleinfirstbit_i_reg_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__0_n_1\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__0_n_2\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__0_n_3\ : STD_LOGIC;
  signal \^ctrl_sampleinlastbit_i_reg_1\ : STD_LOGIC;
  signal GenCntr : STD_LOGIC;
  signal \GenCntr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \GenCntr[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \GenCntr[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \GenCntr[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \GenCntr[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \GenCntr[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \GenCntr[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \GenCntr[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \GenCntr[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \GenCntr[12]_i_6__0_n_0\ : STD_LOGIC;
  signal \GenCntr[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \GenCntr[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \GenCntr[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_10__0_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_11__0_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_13__0_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_14__0_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_15__0_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_17__0_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_18__0_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_19__0_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_6__0_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_7__0_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_8__0_n_0\ : STD_LOGIC;
  signal \GenCntr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \GenCntr[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \GenCntr[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \GenCntr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \GenCntr[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \GenCntr[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \GenCntr[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \GenCntr[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \GenCntr[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \GenCntr[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \GenCntr[4]_i_10__0_n_0\ : STD_LOGIC;
  signal \GenCntr[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \GenCntr[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \GenCntr[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \GenCntr[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \GenCntr[4]_i_6__0_n_0\ : STD_LOGIC;
  signal \GenCntr[4]_i_7__0_n_0\ : STD_LOGIC;
  signal \GenCntr[4]_i_8__0_n_0\ : STD_LOGIC;
  signal \GenCntr[4]_i_9__0_n_0\ : STD_LOGIC;
  signal \GenCntr[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \GenCntr[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \GenCntr[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \GenCntr[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \GenCntr[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \GenCntr[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \GenCntr[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \GenCntr[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \GenCntr[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \GenCntr[8]_i_10__0_n_0\ : STD_LOGIC;
  signal \GenCntr[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \GenCntr[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \GenCntr[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \GenCntr[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \GenCntr[8]_i_6__0_n_0\ : STD_LOGIC;
  signal \GenCntr[8]_i_7__0_n_0\ : STD_LOGIC;
  signal \GenCntr[8]_i_8__0_n_0\ : STD_LOGIC;
  signal \GenCntr[8]_i_9__0_n_0\ : STD_LOGIC;
  signal \GenCntr[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \GenCntr[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \GenCntr[9]_i_3__0_n_0\ : STD_LOGIC;
  signal \GenCntr[9]_i_4__0_n_0\ : STD_LOGIC;
  signal \GenCntr[9]_i_5__0_n_0\ : STD_LOGIC;
  signal \GenCntr[9]_i_6__0_n_0\ : STD_LOGIC;
  signal \GenCntr_reg[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \GenCntr_reg[12]_i_2__0_n_1\ : STD_LOGIC;
  signal \GenCntr_reg[12]_i_2__0_n_2\ : STD_LOGIC;
  signal \GenCntr_reg[12]_i_2__0_n_3\ : STD_LOGIC;
  signal \GenCntr_reg[15]_i_12__0_n_1\ : STD_LOGIC;
  signal \GenCntr_reg[15]_i_12__0_n_2\ : STD_LOGIC;
  signal \GenCntr_reg[15]_i_12__0_n_3\ : STD_LOGIC;
  signal \GenCntr_reg[15]_i_9__0_n_2\ : STD_LOGIC;
  signal \GenCntr_reg[15]_i_9__0_n_3\ : STD_LOGIC;
  signal \GenCntr_reg[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \GenCntr_reg[4]_i_3__0_n_1\ : STD_LOGIC;
  signal \GenCntr_reg[4]_i_3__0_n_2\ : STD_LOGIC;
  signal \GenCntr_reg[4]_i_3__0_n_3\ : STD_LOGIC;
  signal \GenCntr_reg[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \GenCntr_reg[8]_i_4__0_n_1\ : STD_LOGIC;
  signal \GenCntr_reg[8]_i_4__0_n_2\ : STD_LOGIC;
  signal \GenCntr_reg[8]_i_4__0_n_3\ : STD_LOGIC;
  signal \GenCntr_reg_n_0_[10]\ : STD_LOGIC;
  signal \GenCntr_reg_n_0_[11]\ : STD_LOGIC;
  signal \GenCntr_reg_n_0_[12]\ : STD_LOGIC;
  signal \GenCntr_reg_n_0_[13]\ : STD_LOGIC;
  signal \GenCntr_reg_n_0_[14]\ : STD_LOGIC;
  signal \GenCntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \GenCntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \GenCntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \GenCntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \GenCntr_reg_n_0_[7]\ : STD_LOGIC;
  signal \GenCntr_reg_n_0_[8]\ : STD_LOGIC;
  signal \GenCntr_reg_n_0_[9]\ : STD_LOGIC;
  signal Maxcount : STD_LOGIC;
  signal \Maxcount[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \Maxcount[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \Maxcount[10]_i_3__0_n_0\ : STD_LOGIC;
  signal \Maxcount[10]_i_4__0_n_0\ : STD_LOGIC;
  signal \Maxcount[10]_i_5__0_n_0\ : STD_LOGIC;
  signal \Maxcount[10]_i_6__0_n_0\ : STD_LOGIC;
  signal \Maxcount[10]_i_7__0_n_0\ : STD_LOGIC;
  signal \Maxcount[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \Maxcount[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \Maxcount[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \Maxcount[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \Maxcount[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \Maxcount[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \Maxcount[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \Maxcount[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \Maxcount[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \Maxcount[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \Maxcount[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \Maxcount[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \Maxcount[9]_i_3__0_n_0\ : STD_LOGIC;
  signal \Maxcount_reg_n_0_[0]\ : STD_LOGIC;
  signal \Maxcount_reg_n_0_[1]\ : STD_LOGIC;
  signal \Maxcount_reg_n_0_[2]\ : STD_LOGIC;
  signal \Maxcount_reg_n_0_[3]\ : STD_LOGIC;
  signal \Maxcount_reg_n_0_[4]\ : STD_LOGIC;
  signal \Maxcount_reg_n_0_[5]\ : STD_LOGIC;
  signal \Maxcount_reg_n_0_[6]\ : STD_LOGIC;
  signal \Maxcount_reg_n_0_[7]\ : STD_LOGIC;
  signal \Maxcount_reg_n_0_[8]\ : STD_LOGIC;
  signal \Maxcount_reg_n_0_[9]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \SerdesCntr[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \SerdesCntr[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \SerdesCntr[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \SerdesCntr[12]_i_6__0_n_0\ : STD_LOGIC;
  signal \SerdesCntr[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \SerdesCntr[15]_i_6__0_n_0\ : STD_LOGIC;
  signal \SerdesCntr[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \SerdesCntr[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \SerdesCntr[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \SerdesCntr[4]_i_6__0_n_0\ : STD_LOGIC;
  signal \SerdesCntr[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \SerdesCntr[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \SerdesCntr[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \SerdesCntr[8]_i_6__0_n_0\ : STD_LOGIC;
  signal \SerdesCntr_reg[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \SerdesCntr_reg[12]_i_2__0_n_1\ : STD_LOGIC;
  signal \SerdesCntr_reg[12]_i_2__0_n_2\ : STD_LOGIC;
  signal \SerdesCntr_reg[12]_i_2__0_n_3\ : STD_LOGIC;
  signal \SerdesCntr_reg[12]_i_2__0_n_4\ : STD_LOGIC;
  signal \SerdesCntr_reg[12]_i_2__0_n_5\ : STD_LOGIC;
  signal \SerdesCntr_reg[12]_i_2__0_n_6\ : STD_LOGIC;
  signal \SerdesCntr_reg[12]_i_2__0_n_7\ : STD_LOGIC;
  signal \SerdesCntr_reg[15]_i_3__0_n_2\ : STD_LOGIC;
  signal \SerdesCntr_reg[15]_i_3__0_n_3\ : STD_LOGIC;
  signal \SerdesCntr_reg[15]_i_3__0_n_5\ : STD_LOGIC;
  signal \SerdesCntr_reg[15]_i_3__0_n_6\ : STD_LOGIC;
  signal \SerdesCntr_reg[15]_i_3__0_n_7\ : STD_LOGIC;
  signal \SerdesCntr_reg[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \SerdesCntr_reg[4]_i_2__0_n_1\ : STD_LOGIC;
  signal \SerdesCntr_reg[4]_i_2__0_n_2\ : STD_LOGIC;
  signal \SerdesCntr_reg[4]_i_2__0_n_3\ : STD_LOGIC;
  signal \SerdesCntr_reg[4]_i_2__0_n_4\ : STD_LOGIC;
  signal \SerdesCntr_reg[4]_i_2__0_n_5\ : STD_LOGIC;
  signal \SerdesCntr_reg[4]_i_2__0_n_6\ : STD_LOGIC;
  signal \SerdesCntr_reg[4]_i_2__0_n_7\ : STD_LOGIC;
  signal \SerdesCntr_reg[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \SerdesCntr_reg[8]_i_2__0_n_1\ : STD_LOGIC;
  signal \SerdesCntr_reg[8]_i_2__0_n_2\ : STD_LOGIC;
  signal \SerdesCntr_reg[8]_i_2__0_n_3\ : STD_LOGIC;
  signal \SerdesCntr_reg[8]_i_2__0_n_4\ : STD_LOGIC;
  signal \SerdesCntr_reg[8]_i_2__0_n_5\ : STD_LOGIC;
  signal \SerdesCntr_reg[8]_i_2__0_n_6\ : STD_LOGIC;
  signal \SerdesCntr_reg[8]_i_2__0_n_7\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[10]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[11]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[12]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[13]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[14]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[7]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[8]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[9]\ : STD_LOGIC;
  signal \TimeOutCntr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \TimeOutCntr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \TimeOutCntr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \TimeOutCntr[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \TimeOutCntr[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \TimeOutCntr[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \TimeOutCntr[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \TimeOutCntr[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \TimeOutCntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \TimeOutCntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \TimeOutCntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \TimeOutCntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \TimeOutCntr_reg_n_0_[4]\ : STD_LOGIC;
  signal alignstate : STD_LOGIC;
  signal \alignstate[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \alignstate[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \alignstate[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \alignstate[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \alignstate[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \alignstate[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \alignstate[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \alignstate[1]_i_5__0_n_0\ : STD_LOGIC;
  signal \alignstate[1]_i_6__0_n_0\ : STD_LOGIC;
  signal \alignstate[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \alignstate[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \alignstate[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_10__0_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_11__0_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_12__0_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_13__0_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_14__0_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_15__0_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_16__0_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_17__0_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_18__0_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_19__0_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_6__0_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_9__0_n_0\ : STD_LOGIC;
  signal \alignstate_reg[3]_i_7__0_n_1\ : STD_LOGIC;
  signal \alignstate_reg[3]_i_7__0_n_2\ : STD_LOGIC;
  signal \alignstate_reg[3]_i_7__0_n_3\ : STD_LOGIC;
  signal \alignstate_reg[3]_i_8__0_n_1\ : STD_LOGIC;
  signal \alignstate_reg[3]_i_8__0_n_2\ : STD_LOGIC;
  signal \alignstate_reg[3]_i_8__0_n_3\ : STD_LOGIC;
  signal \^busy_align_i\ : STD_LOGIC;
  signal data5 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal data_init : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal edge_init : STD_LOGIC;
  signal \edge_init_reg_n_0_[0]\ : STD_LOGIC;
  signal \edge_init_reg_n_0_[1]\ : STD_LOGIC;
  signal \edge_init_reg_n_0_[2]\ : STD_LOGIC;
  signal \edge_init_reg_n_0_[3]\ : STD_LOGIC;
  signal \edge_init_reg_n_0_[4]\ : STD_LOGIC;
  signal \edge_init_reg_n_0_[5]\ : STD_LOGIC;
  signal \edge_init_reg_n_0_[6]\ : STD_LOGIC;
  signal \edge_init_reg_n_0_[7]\ : STD_LOGIC;
  signal \edge_init_reg_n_0_[8]\ : STD_LOGIC;
  signal \^edge_int_or\ : STD_LOGIC;
  signal \^end_handshake\ : STD_LOGIC;
  signal \end_handshake_i_1__0_n_0\ : STD_LOGIC;
  signal eqOp0_out : STD_LOGIC;
  signal eqOp2_out : STD_LOGIC;
  signal eqOp3_out : STD_LOGIC;
  signal \handshakestate[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \handshakestate[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \^handshakestate_reg[0]_0\ : STD_LOGIC;
  signal \^handshakestate_reg[0]_1\ : STD_LOGIC;
  signal \^handshakestate_reg[0]_2\ : STD_LOGIC;
  signal neqOp : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_in12_in : STD_LOGIC;
  signal p_0_in16_in : STD_LOGIC;
  signal p_0_in20_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  signal retrycntr : STD_LOGIC;
  signal \retrycntr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \retrycntr[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \retrycntr[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \retrycntr[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \retrycntr[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \retrycntr[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \retrycntr[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \retrycntr[12]_i_6__0_n_0\ : STD_LOGIC;
  signal \retrycntr[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \retrycntr[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \retrycntr[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \retrycntr[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \retrycntr[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \retrycntr[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \retrycntr[15]_i_7__0_n_0\ : STD_LOGIC;
  signal \retrycntr[15]_i_8__0_n_0\ : STD_LOGIC;
  signal \retrycntr[15]_i_9__0_n_0\ : STD_LOGIC;
  signal \retrycntr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \retrycntr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \retrycntr[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \retrycntr[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \retrycntr[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \retrycntr[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \retrycntr[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \retrycntr[4]_i_6__0_n_0\ : STD_LOGIC;
  signal \retrycntr[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \retrycntr[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \retrycntr[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \retrycntr[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \retrycntr[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \retrycntr[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \retrycntr[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \retrycntr[8]_i_6__0_n_0\ : STD_LOGIC;
  signal \retrycntr[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \retrycntr_reg[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \retrycntr_reg[12]_i_2__0_n_1\ : STD_LOGIC;
  signal \retrycntr_reg[12]_i_2__0_n_2\ : STD_LOGIC;
  signal \retrycntr_reg[12]_i_2__0_n_3\ : STD_LOGIC;
  signal \retrycntr_reg[12]_i_2__0_n_4\ : STD_LOGIC;
  signal \retrycntr_reg[12]_i_2__0_n_5\ : STD_LOGIC;
  signal \retrycntr_reg[12]_i_2__0_n_6\ : STD_LOGIC;
  signal \retrycntr_reg[12]_i_2__0_n_7\ : STD_LOGIC;
  signal \retrycntr_reg[15]_i_6__0_n_2\ : STD_LOGIC;
  signal \retrycntr_reg[15]_i_6__0_n_3\ : STD_LOGIC;
  signal \retrycntr_reg[15]_i_6__0_n_5\ : STD_LOGIC;
  signal \retrycntr_reg[15]_i_6__0_n_6\ : STD_LOGIC;
  signal \retrycntr_reg[15]_i_6__0_n_7\ : STD_LOGIC;
  signal \retrycntr_reg[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \retrycntr_reg[4]_i_2__0_n_1\ : STD_LOGIC;
  signal \retrycntr_reg[4]_i_2__0_n_2\ : STD_LOGIC;
  signal \retrycntr_reg[4]_i_2__0_n_3\ : STD_LOGIC;
  signal \retrycntr_reg[4]_i_2__0_n_4\ : STD_LOGIC;
  signal \retrycntr_reg[4]_i_2__0_n_5\ : STD_LOGIC;
  signal \retrycntr_reg[4]_i_2__0_n_6\ : STD_LOGIC;
  signal \retrycntr_reg[4]_i_2__0_n_7\ : STD_LOGIC;
  signal \retrycntr_reg[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \retrycntr_reg[8]_i_2__0_n_1\ : STD_LOGIC;
  signal \retrycntr_reg[8]_i_2__0_n_2\ : STD_LOGIC;
  signal \retrycntr_reg[8]_i_2__0_n_3\ : STD_LOGIC;
  signal \retrycntr_reg[8]_i_2__0_n_4\ : STD_LOGIC;
  signal \retrycntr_reg[8]_i_2__0_n_5\ : STD_LOGIC;
  signal \retrycntr_reg[8]_i_2__0_n_6\ : STD_LOGIC;
  signal \retrycntr_reg[8]_i_2__0_n_7\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[10]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[11]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[12]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[13]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[14]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[7]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[8]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[9]\ : STD_LOGIC;
  signal selector : STD_LOGIC;
  signal \selector[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \^selector_reg[0]_0\ : STD_LOGIC;
  signal serdesseqstate : STD_LOGIC;
  signal \serdesseqstate[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \serdesseqstate[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \^serdesseqstate_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^serdesseqstate_reg[0]_1\ : STD_LOGIC;
  signal \^serdesseqstate_reg[0]_2\ : STD_LOGIC;
  signal \^start_align_i\ : STD_LOGIC;
  signal start_handshake : STD_LOGIC;
  signal \start_handshake_i_2__0_n_0\ : STD_LOGIC;
  signal \start_handshake_i_3__0_n_0\ : STD_LOGIC;
  signal \start_handshake_i_4__0_n_0\ : STD_LOGIC;
  signal windowcount : STD_LOGIC;
  signal \windowcount[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \windowcount[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \windowcount[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \windowcount[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \windowcount[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \windowcount[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \windowcount[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \windowcount[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \windowcount[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \windowcount[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \windowcount[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \windowcount[9]_i_3__0_n_0\ : STD_LOGIC;
  signal \windowcount[9]_i_4__0_n_0\ : STD_LOGIC;
  signal \windowcount[9]_i_5__0_n_0\ : STD_LOGIC;
  signal \windowcount_reg_n_0_[0]\ : STD_LOGIC;
  signal \windowcount_reg_n_0_[1]\ : STD_LOGIC;
  signal \windowcount_reg_n_0_[2]\ : STD_LOGIC;
  signal \windowcount_reg_n_0_[3]\ : STD_LOGIC;
  signal \windowcount_reg_n_0_[4]\ : STD_LOGIC;
  signal \windowcount_reg_n_0_[5]\ : STD_LOGIC;
  signal \windowcount_reg_n_0_[6]\ : STD_LOGIC;
  signal \windowcount_reg_n_0_[7]\ : STD_LOGIC;
  signal \windowcount_reg_n_0_[8]\ : STD_LOGIC;
  signal \windowcount_reg_n_0_[9]\ : STD_LOGIC;
  signal \NLW_CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_GenCntr_reg[15]_i_12__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_GenCntr_reg[15]_i_9__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_GenCntr_reg[15]_i_9__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_SerdesCntr_reg[15]_i_3__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_SerdesCntr_reg[15]_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_alignstate_reg[3]_i_7__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_alignstate_reg[3]_i_8__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_retrycntr_reg[15]_i_6__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_retrycntr_reg[15]_i_6__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CTRL_BITSLIP_i_3__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \CTRL_CE_i_3__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \CTRL_RESET_i_5__0\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \CTRL_RESET_i_6__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \CTRL_SAMPLEINFIRSTBIT_i_i_11__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \CTRL_SAMPLEINFIRSTBIT_i_i_14__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \GenCntr[0]_i_2__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \GenCntr[10]_i_1__0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \GenCntr[11]_i_1__0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \GenCntr[12]_i_1__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \GenCntr[13]_i_1__0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \GenCntr[14]_i_1__0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \GenCntr[14]_i_2__0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \GenCntr[15]_i_10__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \GenCntr[15]_i_11__0\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \GenCntr[15]_i_4__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \GenCntr[15]_i_7__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \GenCntr[15]_i_8__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \GenCntr[4]_i_10__0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \GenCntr[4]_i_2__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \GenCntr[4]_i_9__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \GenCntr[5]_i_3__0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \GenCntr[6]_i_3__0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \GenCntr[8]_i_2__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \GenCntr[8]_i_3__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \GenCntr[8]_i_5__0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \GenCntr[9]_i_2__0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \GenCntr[9]_i_3__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \GenCntr[9]_i_4__0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \GenCntr[9]_i_6__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \Maxcount[10]_i_3__0\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \Maxcount[10]_i_6__0\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \Maxcount[10]_i_7__0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \Maxcount[2]_i_1__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \Maxcount[3]_i_1__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \Maxcount[4]_i_2__0\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \Maxcount[6]_i_1__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \Maxcount[7]_i_1__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \Maxcount[9]_i_3__0\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \SerdesCntr[0]_i_1__0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \SerdesCntr[10]_i_1__0\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \SerdesCntr[11]_i_1__0\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \SerdesCntr[12]_i_1__0\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \SerdesCntr[13]_i_1__0\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \SerdesCntr[14]_i_1__0\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \SerdesCntr[1]_i_1__0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \SerdesCntr[2]_i_1__0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \SerdesCntr[4]_i_1__0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \SerdesCntr[5]_i_1__0\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \SerdesCntr[6]_i_1__0\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \SerdesCntr[7]_i_1__0\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \SerdesCntr[8]_i_1__0\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \SerdesCntr[9]_i_1__0\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \TimeOutCntr[0]_i_1__0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \TimeOutCntr[2]_i_1__0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \TimeOutCntr[3]_i_1__0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \TimeOutCntr[5]_i_3__0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \alignstate[0]_i_2__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \alignstate[1]_i_3__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \alignstate[1]_i_4__0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \alignstate[1]_i_6__0\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \alignstate[3]_i_4__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \handshakestate[0]_i_1__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \handshakestate[1]_i_1__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \retrycntr[0]_i_1__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \retrycntr[10]_i_1__0\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \retrycntr[11]_i_1__0\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \retrycntr[12]_i_1__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \retrycntr[13]_i_1__0\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \retrycntr[14]_i_1__0\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \retrycntr[15]_i_3__0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \retrycntr[15]_i_4__0\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \retrycntr[15]_i_5__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \retrycntr[1]_i_1__0\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \retrycntr[2]_i_1__0\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \retrycntr[3]_i_1__0\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \retrycntr[4]_i_1__0\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \retrycntr[5]_i_1__0\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \retrycntr[6]_i_1__0\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \retrycntr[7]_i_1__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \retrycntr[8]_i_1__0\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \retrycntr[9]_i_1__0\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \serdesseqstate[0]_i_1__0\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \serdesseqstate[1]_i_1__0\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \start_handshake_i_1__0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \windowcount[1]_i_1__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \windowcount[2]_i_1__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \windowcount[3]_i_1__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \windowcount[5]_i_2__0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \windowcount[6]_i_1__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \windowcount[7]_i_1__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \windowcount[8]_i_1__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \windowcount[9]_i_3__0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \windowcount[9]_i_4__0\ : label is "soft_lutpair144";
begin
  CTRL_SAMPLEINFIRSTBIT_i_reg_0(2 downto 0) <= \^ctrl_sampleinfirstbit_i_reg_0\(2 downto 0);
  CTRL_SAMPLEINLASTBIT_i_reg_1 <= \^ctrl_sampleinlastbit_i_reg_1\;
  Q(3 downto 0) <= \^q\(3 downto 0);
  busy_align_i <= \^busy_align_i\;
  edge_int_or <= \^edge_int_or\;
  end_handshake <= \^end_handshake\;
  \handshakestate_reg[0]_0\ <= \^handshakestate_reg[0]_0\;
  \handshakestate_reg[0]_1\ <= \^handshakestate_reg[0]_1\;
  \handshakestate_reg[0]_2\ <= \^handshakestate_reg[0]_2\;
  \selector_reg[0]_0\ <= \^selector_reg[0]_0\;
  \serdesseqstate_reg[0]_0\(0) <= \^serdesseqstate_reg[0]_0\(0);
  \serdesseqstate_reg[0]_1\ <= \^serdesseqstate_reg[0]_1\;
  \serdesseqstate_reg[0]_2\ <= \^serdesseqstate_reg[0]_2\;
  start_align_i <= \^start_align_i\;
ALIGN_BUSY_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AR(0),
      D => \slv_reg4_reg[2]\,
      Q => ALIGN_BUSY37_out
    );
\CTRL_BITSLIP_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000FF2000000000"
    )
        port map (
      I0 => \^end_handshake\,
      I1 => p_0_in20_in,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => CO(0),
      I5 => \CTRL_BITSLIP_i_3__0_n_0\,
      O => CTRL_BITSLIP_reg_0
    );
\CTRL_BITSLIP_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \CTRL_BITSLIP_i_3__0_n_0\
    );
CTRL_BITSLIP_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AR(0),
      D => \alignstate_reg[1]_0\,
      Q => CTRL_BITSLIP
    );
\CTRL_CE_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000075757F75"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^end_handshake\,
      I2 => \^q\(0),
      I3 => p_0_in12_in,
      I4 => eqOp0_out,
      I5 => \CTRL_CE_i_3__0_n_0\,
      O => CTRL_CE_reg_0
    );
\CTRL_CE_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"31003111"
    )
        port map (
      I0 => eqOp2_out,
      I1 => \^q\(1),
      I2 => p_0_in20_in,
      I3 => \^q\(0),
      I4 => p_0_in12_in,
      O => \CTRL_CE_i_3__0_n_0\
    );
CTRL_CE_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__6\(2),
      D => \alignstate_reg[3]_1\,
      Q => CTRL_CE
    );
CTRL_FIFO_RESET_reg: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \slv_reg4_reg[2]_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(2),
      Q => CTRL_FIFO_RESET
    );
\CTRL_INC_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFE0FFFFEFE0C0C"
    )
        port map (
      I0 => eqOp0_out,
      I1 => p_0_in12_in,
      I2 => \^q\(0),
      I3 => p_0_in20_in,
      I4 => \^q\(1),
      I5 => eqOp2_out,
      O => CTRL_INC_reg_0
    );
\CTRL_INC_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF04000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^end_handshake\,
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \CTRL_INC_i_4__0_n_0\,
      O => CTRL_INC_reg_1
    );
\CTRL_INC_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F000F000C00050"
    )
        port map (
      I0 => \^edge_int_or\,
      I1 => neqOp,
      I2 => \alignstate[0]_i_2__0_n_0\,
      I3 => p_0_in12_in,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \CTRL_INC_i_4__0_n_0\
    );
CTRL_INC_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AR(0),
      D => \alignstate_reg[3]_0\,
      Q => CTRL_INC
    );
\CTRL_RESET_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6745000000000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^edge_int_or\,
      I3 => neqOp,
      I4 => \alignstate[0]_i_2__0_n_0\,
      I5 => p_0_in12_in,
      O => CTRL_RESET_reg_0
    );
\CTRL_RESET_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F004400000044"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^start_align_i\,
      I2 => \GenCntr[15]_i_11__0_n_0\,
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \CTRL_RESET_i_5__0_n_0\,
      O => CTRL_RESET_reg_1
    );
\CTRL_RESET_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5500F700"
    )
        port map (
      I0 => \CTRL_RESET_i_6__0_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \CTRL_RESET_i_7__0_n_0\,
      I5 => \start_handshake_i_2__0_n_0\,
      O => CTRL_RESET_reg_2
    );
\CTRL_RESET_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in12_in,
      I1 => \^q\(0),
      O => \CTRL_RESET_i_5__0_n_0\
    );
\CTRL_RESET_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD5FFFF"
    )
        port map (
      I0 => \^end_handshake\,
      I1 => \^q\(0),
      I2 => p_0_in20_in,
      I3 => \^q\(2),
      I4 => \^q\(1),
      O => \CTRL_RESET_i_6__0_n_0\
    );
\CTRL_RESET_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CCFFAF000F0F0F"
    )
        port map (
      I0 => p_0_in20_in,
      I1 => CO(0),
      I2 => \^end_handshake\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \^q\(2),
      O => \CTRL_RESET_i_7__0_n_0\
    );
CTRL_RESET_reg: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => CTRL_RESET_reg_3,
      PRE => \slv_reg4_reg[0]_rep__6\(2),
      Q => CTRL_RESET
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ctrl_sampleinfirstbit_i_reg_0\(0),
      I1 => \^ctrl_sampleinfirstbit_i_reg_0\(2),
      I2 => \GenCntr_reg_n_0_[2]\,
      O => \^ctrl_sampleinlastbit_i_reg_1\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4540757F"
    )
        port map (
      I0 => \compare_reg[9]_0\(0),
      I1 => \^ctrl_sampleinfirstbit_i_reg_0\(0),
      I2 => \^ctrl_sampleinfirstbit_i_reg_0\(2),
      I3 => \GenCntr_reg_n_0_[2]\,
      I4 => \compare_reg[8]_1\(0),
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_14__0_n_0\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \CTRL_SAMPLEINFIRSTBIT_i_i_4__0_n_0\,
      I1 => \CTRL_SAMPLEINFIRSTBIT_i_i_5__0_n_0\,
      I2 => \GenCntr_reg_n_0_[8]\,
      I3 => \GenCntr_reg_n_0_[10]\,
      I4 => \GenCntr_reg_n_0_[9]\,
      I5 => \GenCntr_reg_n_0_[11]\,
      O => CTRL_SAMPLEINLASTBIT_i_reg_0
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAEAA"
    )
        port map (
      I0 => \retrycntr[15]_i_5__0_n_0\,
      I1 => \^q\(2),
      I2 => p_0_in20_in,
      I3 => eqOp3_out,
      I4 => \^q\(3),
      I5 => \GenCntr[9]_i_2__0_n_0\,
      O => CTRL_SAMPLEINOTHERBIT_i
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[5]\,
      I1 => \GenCntr_reg_n_0_[4]\,
      I2 => \GenCntr_reg_n_0_[7]\,
      I3 => \GenCntr_reg_n_0_[6]\,
      I4 => \^ctrl_sampleinfirstbit_i_reg_0\(1),
      I5 => \GenCntr_reg_n_0_[2]\,
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_4__0_n_0\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[13]\,
      I1 => \GenCntr_reg_n_0_[14]\,
      I2 => \GenCntr_reg_n_0_[12]\,
      I3 => p_0_in20_in,
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_5__0_n_0\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D8FFD8FF270027"
    )
        port map (
      I0 => \^ctrl_sampleinlastbit_i_reg_1\,
      I1 => \compare_reg[7][9]\,
      I2 => \compare_reg[3][9]\,
      I3 => \^ctrl_sampleinfirstbit_i_reg_0\(2),
      I4 => \CTRL_SAMPLEINFIRSTBIT_i_i_14__0_n_0\,
      I5 => CTRL_DATA(9),
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_7__0_n_0\
    );
CTRL_SAMPLEINFIRSTBIT_i_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__6\(2),
      D => \alignstate_reg[2]_0\,
      Q => CTRL_SAMPLEINFIRSTBIT_i
    );
\CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => eqOp3_out,
      CO(2) => \CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__0_n_1\,
      CO(1) => \CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__0_n_2\,
      CO(0) => \CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__0_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \CTRL_SAMPLEINFIRSTBIT_i_i_7__0_n_0\,
      S(2 downto 0) => \CTRL_DATA_reg[6]\(2 downto 0)
    );
\CTRL_SAMPLEINFIRSTBIT_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AR(0),
      D => CTRL_SAMPLEINFIRSTBIT_i_reg_1,
      Q => SAMPLEINFIRSTBIT36_out
    );
CTRL_SAMPLEINLASTBIT_i_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__6\(2),
      D => \alignstate_reg[2]_1\,
      Q => CTRL_SAMPLEINLASTBIT_i
    );
\CTRL_SAMPLEINLASTBIT_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AR(0),
      D => CTRL_SAMPLEINLASTBIT_i_reg_2,
      Q => SAMPLEINLASTBIT35_out
    );
CTRL_SAMPLEINOTHERBIT_i_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__6\(2),
      D => \alignstate_reg[2]_2\,
      Q => CTRL_SAMPLEINOTHERBIT_i_reg_0
    );
\CTRL_SAMPLEINOTHERBIT_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AR(0),
      D => CTRL_SAMPLEINOTHERBIT_i_reg_1,
      Q => SAMPLEINOTHERBIT34_out
    );
\GenCntr[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55540000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \slv_reg6_reg[9]\(0),
      I4 => \GenCntr[0]_i_2__0_n_0\,
      I5 => \GenCntr[0]_i_3__0_n_0\,
      O => \GenCntr[0]_i_1__0_n_0\
    );
\GenCntr[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F3FFF1F"
    )
        port map (
      I0 => neqOp,
      I1 => \^ctrl_sampleinfirstbit_i_reg_0\(0),
      I2 => \^q\(2),
      I3 => p_0_in20_in,
      I4 => \^q\(1),
      O => \GenCntr[0]_i_2__0_n_0\
    );
\GenCntr[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC000000FEAAFEAA"
    )
        port map (
      I0 => \GenCntr[4]_i_9__0_n_0\,
      I1 => \GenCntr[9]_i_2__0_n_0\,
      I2 => \windowcount_reg_n_0_[1]\,
      I3 => \GenCntr[9]_i_4__0_n_0\,
      I4 => \GenCntr[15]_i_10__0_n_0\,
      I5 => \^ctrl_sampleinfirstbit_i_reg_0\(0),
      O => \GenCntr[0]_i_3__0_n_0\
    );
\GenCntr[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \GenCntr[15]_i_7__0_n_0\,
      I1 => \^q\(3),
      I2 => data5(10),
      I3 => \GenCntr[14]_i_2__0_n_0\,
      O => \GenCntr[10]_i_1__0_n_0\
    );
\GenCntr[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \GenCntr[15]_i_7__0_n_0\,
      I1 => \^q\(3),
      I2 => data5(11),
      I3 => \GenCntr[14]_i_2__0_n_0\,
      O => \GenCntr[11]_i_1__0_n_0\
    );
\GenCntr[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \GenCntr[15]_i_7__0_n_0\,
      I1 => \^q\(3),
      I2 => data5(12),
      I3 => \GenCntr[14]_i_2__0_n_0\,
      O => \GenCntr[12]_i_1__0_n_0\
    );
\GenCntr[12]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[12]\,
      O => \GenCntr[12]_i_3__0_n_0\
    );
\GenCntr[12]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[11]\,
      O => \GenCntr[12]_i_4__0_n_0\
    );
\GenCntr[12]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[10]\,
      O => \GenCntr[12]_i_5__0_n_0\
    );
\GenCntr[12]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[9]\,
      O => \GenCntr[12]_i_6__0_n_0\
    );
\GenCntr[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \GenCntr[15]_i_7__0_n_0\,
      I1 => \^q\(3),
      I2 => data5(13),
      I3 => \GenCntr[14]_i_2__0_n_0\,
      O => \GenCntr[13]_i_1__0_n_0\
    );
\GenCntr[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \GenCntr[15]_i_7__0_n_0\,
      I1 => \^q\(3),
      I2 => data5(14),
      I3 => \GenCntr[14]_i_2__0_n_0\,
      O => \GenCntr[14]_i_1__0_n_0\
    );
\GenCntr[14]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080A2222"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => eqOp2_out,
      I4 => \^q\(0),
      O => \GenCntr[14]_i_2__0_n_0\
    );
\GenCntr[15]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \^q\(1),
      I1 => eqOp2_out,
      I2 => \^q\(0),
      O => \GenCntr[15]_i_10__0_n_0\
    );
\GenCntr[15]_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => eqOp0_out,
      I1 => \^q\(1),
      I2 => eqOp2_out,
      O => \GenCntr[15]_i_11__0_n_0\
    );
\GenCntr[15]_i_13__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in20_in,
      O => \GenCntr[15]_i_13__0_n_0\
    );
\GenCntr[15]_i_14__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[14]\,
      O => \GenCntr[15]_i_14__0_n_0\
    );
\GenCntr[15]_i_15__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[13]\,
      O => \GenCntr[15]_i_15__0_n_0\
    );
\GenCntr[15]_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \edge_init_reg_n_0_[7]\,
      I1 => D(7),
      I2 => \edge_init_reg_n_0_[6]\,
      I3 => D(6),
      I4 => D(8),
      I5 => \edge_init_reg_n_0_[8]\,
      O => \GenCntr[15]_i_17__0_n_0\
    );
\GenCntr[15]_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \edge_init_reg_n_0_[4]\,
      I1 => D(4),
      I2 => \edge_init_reg_n_0_[3]\,
      I3 => D(3),
      I4 => D(5),
      I5 => \edge_init_reg_n_0_[5]\,
      O => \GenCntr[15]_i_18__0_n_0\
    );
\GenCntr[15]_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \edge_init_reg_n_0_[1]\,
      I1 => D(1),
      I2 => \edge_init_reg_n_0_[0]\,
      I3 => D(0),
      I4 => D(2),
      I5 => \edge_init_reg_n_0_[2]\,
      O => \GenCntr[15]_i_19__0_n_0\
    );
\GenCntr[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFAFAFAFBFFFAFA"
    )
        port map (
      I0 => \GenCntr[15]_i_3__0_n_0\,
      I1 => \GenCntr[15]_i_4__0_n_0\,
      I2 => \GenCntr[15]_i_5__0_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => \GenCntr[15]_i_6__0_n_0\,
      O => GenCntr
    );
\GenCntr[15]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04C4000035F50000"
    )
        port map (
      I0 => \GenCntr[15]_i_7__0_n_0\,
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \GenCntr[15]_i_8__0_n_0\,
      I4 => data5(15),
      I5 => \GenCntr[15]_i_10__0_n_0\,
      O => \GenCntr[15]_i_2__0_n_0\
    );
\GenCntr[15]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004544"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \slv_reg4_reg[2]_1\(0),
      I3 => \^start_align_i\,
      I4 => \^q\(2),
      I5 => \^q\(1),
      O => \GenCntr[15]_i_3__0_n_0\
    );
\GenCntr[15]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBAAF3"
    )
        port map (
      I0 => CO(0),
      I1 => \^end_handshake\,
      I2 => p_0_in20_in,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \GenCntr[15]_i_4__0_n_0\
    );
\GenCntr[15]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000C0008000800"
    )
        port map (
      I0 => \GenCntr[15]_i_11__0_n_0\,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^end_handshake\,
      I4 => p_0_in20_in,
      I5 => \^q\(0),
      O => \GenCntr[15]_i_5__0_n_0\
    );
\GenCntr[15]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFDD9D9D9D9D9D"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^end_handshake\,
      I3 => neqOp,
      I4 => p_0_in20_in,
      I5 => p_0_in12_in,
      O => \GenCntr[15]_i_6__0_n_0\
    );
\GenCntr[15]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAF"
    )
        port map (
      I0 => p_0_in20_in,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => neqOp,
      O => \GenCntr[15]_i_7__0_n_0\
    );
\GenCntr[15]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \GenCntr[15]_i_8__0_n_0\
    );
\GenCntr[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBAAAAAAAAA"
    )
        port map (
      I0 => \GenCntr[1]_i_2__0_n_0\,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \slv_reg6_reg[9]\(1),
      I5 => \GenCntr[1]_i_3__0_n_0\,
      O => \GenCntr[1]_i_1__0_n_0\
    );
\GenCntr[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8088C0CC8088"
    )
        port map (
      I0 => \GenCntr[15]_i_10__0_n_0\,
      I1 => \GenCntr[9]_i_4__0_n_0\,
      I2 => \GenCntr[9]_i_2__0_n_0\,
      I3 => \windowcount_reg_n_0_[2]\,
      I4 => data5(1),
      I5 => \GenCntr[4]_i_9__0_n_0\,
      O => \GenCntr[1]_i_2__0_n_0\
    );
\GenCntr[1]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AEFFFF"
    )
        port map (
      I0 => data5(1),
      I1 => neqOp,
      I2 => \^q\(1),
      I3 => p_0_in20_in,
      I4 => \^q\(2),
      O => \GenCntr[1]_i_3__0_n_0\
    );
\GenCntr[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55540000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \slv_reg6_reg[9]\(2),
      I4 => \GenCntr[2]_i_2__0_n_0\,
      I5 => \GenCntr[2]_i_3__0_n_0\,
      O => \GenCntr[2]_i_1__0_n_0\
    );
\GenCntr[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AEFFFF"
    )
        port map (
      I0 => data5(2),
      I1 => neqOp,
      I2 => \^q\(1),
      I3 => p_0_in20_in,
      I4 => \^q\(2),
      O => \GenCntr[2]_i_2__0_n_0\
    );
\GenCntr[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8C808C808080808"
    )
        port map (
      I0 => \GenCntr[2]_i_4__0_n_0\,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => data5(2),
      O => \GenCntr[2]_i_3__0_n_0\
    );
\GenCntr[2]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0BFAFBFAFBFA0BF"
    )
        port map (
      I0 => data5(2),
      I1 => eqOp2_out,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \windowcount_reg_n_0_[2]\,
      I5 => \windowcount_reg_n_0_[3]\,
      O => \GenCntr[2]_i_4__0_n_0\
    );
\GenCntr[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF54545400"
    )
        port map (
      I0 => \^q\(3),
      I1 => \GenCntr[4]_i_2__0_n_0\,
      I2 => \slv_reg6_reg[9]\(3),
      I3 => data5(3),
      I4 => \GenCntr[15]_i_7__0_n_0\,
      I5 => \GenCntr[3]_i_2__0_n_0\,
      O => \GenCntr[3]_i_1__0_n_0\
    );
\GenCntr[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C088C088CC88C088"
    )
        port map (
      I0 => \GenCntr[3]_i_3__0_n_0\,
      I1 => \^q\(3),
      I2 => data5(3),
      I3 => \^q\(2),
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \GenCntr[3]_i_2__0_n_0\
    );
\GenCntr[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAF00FBBBBFFFF"
    )
        port map (
      I0 => data5(3),
      I1 => eqOp2_out,
      I2 => \windowcount_reg_n_0_[4]\,
      I3 => \windowcount[5]_i_2__0_n_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \GenCntr[3]_i_3__0_n_0\
    );
\GenCntr[4]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \windowcount_reg_n_0_[3]\,
      I1 => \windowcount_reg_n_0_[2]\,
      I2 => \windowcount_reg_n_0_[4]\,
      O => \GenCntr[4]_i_10__0_n_0\
    );
\GenCntr[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00002F22"
    )
        port map (
      I0 => \slv_reg6_reg[9]\(4),
      I1 => \GenCntr[4]_i_2__0_n_0\,
      I2 => \GenCntr[15]_i_7__0_n_0\,
      I3 => data5(4),
      I4 => \^q\(3),
      I5 => \GenCntr[4]_i_4__0_n_0\,
      O => \GenCntr[4]_i_1__0_n_0\
    );
\GenCntr[4]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      O => \GenCntr[4]_i_2__0_n_0\
    );
\GenCntr[4]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0FFD0D0D0D0D0FF"
    )
        port map (
      I0 => \GenCntr[8]_i_5__0_n_0\,
      I1 => \GenCntr[4]_i_9__0_n_0\,
      I2 => data5(4),
      I3 => \GenCntr[8]_i_3__0_n_0\,
      I4 => \windowcount_reg_n_0_[5]\,
      I5 => \GenCntr[4]_i_10__0_n_0\,
      O => \GenCntr[4]_i_4__0_n_0\
    );
\GenCntr[4]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[4]\,
      O => \GenCntr[4]_i_5__0_n_0\
    );
\GenCntr[4]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ctrl_sampleinfirstbit_i_reg_0\(2),
      O => \GenCntr[4]_i_6__0_n_0\
    );
\GenCntr[4]_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[2]\,
      O => \GenCntr[4]_i_7__0_n_0\
    );
\GenCntr[4]_i_8__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ctrl_sampleinfirstbit_i_reg_0\(1),
      O => \GenCntr[4]_i_8__0_n_0\
    );
\GenCntr[4]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \GenCntr[4]_i_9__0_n_0\
    );
\GenCntr[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEFFAEAEAEAEAEFF"
    )
        port map (
      I0 => \GenCntr[5]_i_2__0_n_0\,
      I1 => data5(5),
      I2 => \GenCntr[8]_i_5__0_n_0\,
      I3 => \GenCntr[8]_i_3__0_n_0\,
      I4 => \windowcount_reg_n_0_[6]\,
      I5 => \GenCntr[5]_i_3__0_n_0\,
      O => \GenCntr[5]_i_1__0_n_0\
    );
\GenCntr[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4744777703000300"
    )
        port map (
      I0 => \GenCntr[9]_i_6__0_n_0\,
      I1 => \^q\(3),
      I2 => \GenCntr[4]_i_2__0_n_0\,
      I3 => \slv_reg6_reg[9]\(5),
      I4 => \GenCntr[15]_i_7__0_n_0\,
      I5 => data5(5),
      O => \GenCntr[5]_i_2__0_n_0\
    );
\GenCntr[5]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \windowcount_reg_n_0_[4]\,
      I1 => \windowcount_reg_n_0_[2]\,
      I2 => \windowcount_reg_n_0_[3]\,
      I3 => \windowcount_reg_n_0_[5]\,
      O => \GenCntr[5]_i_3__0_n_0\
    );
\GenCntr[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEFFAEAEAEAEAEFF"
    )
        port map (
      I0 => \GenCntr[6]_i_2__0_n_0\,
      I1 => data5(6),
      I2 => \GenCntr[8]_i_5__0_n_0\,
      I3 => \GenCntr[8]_i_3__0_n_0\,
      I4 => \windowcount_reg_n_0_[7]\,
      I5 => \GenCntr[6]_i_3__0_n_0\,
      O => \GenCntr[6]_i_1__0_n_0\
    );
\GenCntr[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4744777703000300"
    )
        port map (
      I0 => \GenCntr[9]_i_6__0_n_0\,
      I1 => \^q\(3),
      I2 => \GenCntr[4]_i_2__0_n_0\,
      I3 => \slv_reg6_reg[9]\(6),
      I4 => \GenCntr[15]_i_7__0_n_0\,
      I5 => data5(6),
      O => \GenCntr[6]_i_2__0_n_0\
    );
\GenCntr[6]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \windowcount_reg_n_0_[5]\,
      I1 => \windowcount_reg_n_0_[3]\,
      I2 => \windowcount_reg_n_0_[2]\,
      I3 => \windowcount_reg_n_0_[4]\,
      I4 => \windowcount_reg_n_0_[6]\,
      O => \GenCntr[6]_i_3__0_n_0\
    );
\GenCntr[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4141FF41"
    )
        port map (
      I0 => \GenCntr[8]_i_3__0_n_0\,
      I1 => \windowcount_reg_n_0_[8]\,
      I2 => \GenCntr[7]_i_2__0_n_0\,
      I3 => data5(7),
      I4 => \GenCntr[8]_i_5__0_n_0\,
      I5 => \GenCntr[7]_i_3__0_n_0\,
      O => \GenCntr[7]_i_1__0_n_0\
    );
\GenCntr[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \windowcount_reg_n_0_[6]\,
      I1 => \windowcount_reg_n_0_[4]\,
      I2 => \windowcount_reg_n_0_[2]\,
      I3 => \windowcount_reg_n_0_[3]\,
      I4 => \windowcount_reg_n_0_[5]\,
      I5 => \windowcount_reg_n_0_[7]\,
      O => \GenCntr[7]_i_2__0_n_0\
    );
\GenCntr[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4744777703000300"
    )
        port map (
      I0 => \GenCntr[9]_i_6__0_n_0\,
      I1 => \^q\(3),
      I2 => \GenCntr[4]_i_2__0_n_0\,
      I3 => \slv_reg6_reg[9]\(7),
      I4 => \GenCntr[15]_i_7__0_n_0\,
      I5 => data5(7),
      O => \GenCntr[7]_i_3__0_n_0\
    );
\GenCntr[8]_i_10__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[5]\,
      O => \GenCntr[8]_i_10__0_n_0\
    );
\GenCntr[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0909FF09"
    )
        port map (
      I0 => \GenCntr[8]_i_2__0_n_0\,
      I1 => \windowcount_reg_n_0_[9]\,
      I2 => \GenCntr[8]_i_3__0_n_0\,
      I3 => data5(8),
      I4 => \GenCntr[8]_i_5__0_n_0\,
      I5 => \GenCntr[8]_i_6__0_n_0\,
      O => \GenCntr[8]_i_1__0_n_0\
    );
\GenCntr[8]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \GenCntr[7]_i_2__0_n_0\,
      I1 => \windowcount_reg_n_0_[8]\,
      O => \GenCntr[8]_i_2__0_n_0\
    );
\GenCntr[8]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \GenCntr[8]_i_3__0_n_0\
    );
\GenCntr[8]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF57FFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => eqOp2_out,
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(3),
      O => \GenCntr[8]_i_5__0_n_0\
    );
\GenCntr[8]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4744777703000300"
    )
        port map (
      I0 => \GenCntr[9]_i_6__0_n_0\,
      I1 => \^q\(3),
      I2 => \GenCntr[4]_i_2__0_n_0\,
      I3 => \slv_reg6_reg[9]\(8),
      I4 => \GenCntr[15]_i_7__0_n_0\,
      I5 => data5(8),
      O => \GenCntr[8]_i_6__0_n_0\
    );
\GenCntr[8]_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[8]\,
      O => \GenCntr[8]_i_7__0_n_0\
    );
\GenCntr[8]_i_8__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[7]\,
      O => \GenCntr[8]_i_8__0_n_0\
    );
\GenCntr[8]_i_9__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[6]\,
      O => \GenCntr[8]_i_9__0_n_0\
    );
\GenCntr[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2F220000"
    )
        port map (
      I0 => data5(9),
      I1 => \GenCntr[15]_i_10__0_n_0\,
      I2 => \GenCntr[9]_i_2__0_n_0\,
      I3 => \GenCntr[9]_i_3__0_n_0\,
      I4 => \GenCntr[9]_i_4__0_n_0\,
      I5 => \GenCntr[9]_i_5__0_n_0\,
      O => \GenCntr[9]_i_1__0_n_0\
    );
\GenCntr[9]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \GenCntr[9]_i_2__0_n_0\
    );
\GenCntr[9]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \windowcount_reg_n_0_[9]\,
      I1 => \windowcount_reg_n_0_[8]\,
      I2 => \GenCntr[7]_i_2__0_n_0\,
      O => \GenCntr[9]_i_3__0_n_0\
    );
\GenCntr[9]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \GenCntr[9]_i_4__0_n_0\
    );
\GenCntr[9]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4744777703000300"
    )
        port map (
      I0 => \GenCntr[9]_i_6__0_n_0\,
      I1 => \^q\(3),
      I2 => \GenCntr[4]_i_2__0_n_0\,
      I3 => \slv_reg6_reg[9]\(9),
      I4 => \GenCntr[15]_i_7__0_n_0\,
      I5 => data5(9),
      O => \GenCntr[9]_i_5__0_n_0\
    );
\GenCntr[9]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => \GenCntr[9]_i_6__0_n_0\
    );
\GenCntr_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[0]_i_1__0_n_0\,
      PRE => AR(0),
      Q => \^ctrl_sampleinfirstbit_i_reg_0\(0)
    );
\GenCntr_reg[10]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[10]_i_1__0_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(0),
      Q => \GenCntr_reg_n_0_[10]\
    );
\GenCntr_reg[11]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[11]_i_1__0_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(0),
      Q => \GenCntr_reg_n_0_[11]\
    );
\GenCntr_reg[12]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[12]_i_1__0_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(0),
      Q => \GenCntr_reg_n_0_[12]\
    );
\GenCntr_reg[12]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \GenCntr_reg[8]_i_4__0_n_0\,
      CO(3) => \GenCntr_reg[12]_i_2__0_n_0\,
      CO(2) => \GenCntr_reg[12]_i_2__0_n_1\,
      CO(1) => \GenCntr_reg[12]_i_2__0_n_2\,
      CO(0) => \GenCntr_reg[12]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => \GenCntr_reg_n_0_[12]\,
      DI(2) => \GenCntr_reg_n_0_[11]\,
      DI(1) => \GenCntr_reg_n_0_[10]\,
      DI(0) => \GenCntr_reg_n_0_[9]\,
      O(3 downto 0) => data5(12 downto 9),
      S(3) => \GenCntr[12]_i_3__0_n_0\,
      S(2) => \GenCntr[12]_i_4__0_n_0\,
      S(1) => \GenCntr[12]_i_5__0_n_0\,
      S(0) => \GenCntr[12]_i_6__0_n_0\
    );
\GenCntr_reg[13]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[13]_i_1__0_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(0),
      Q => \GenCntr_reg_n_0_[13]\
    );
\GenCntr_reg[14]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[14]_i_1__0_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(0),
      Q => \GenCntr_reg_n_0_[14]\
    );
\GenCntr_reg[15]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[15]_i_2__0_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(0),
      Q => p_0_in20_in
    );
\GenCntr_reg[15]_i_12__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => neqOp,
      CO(2) => \GenCntr_reg[15]_i_12__0_n_1\,
      CO(1) => \GenCntr_reg[15]_i_12__0_n_2\,
      CO(0) => \GenCntr_reg[15]_i_12__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_GenCntr_reg[15]_i_12__0_O_UNCONNECTED\(3 downto 0),
      S(3) => S(0),
      S(2) => \GenCntr[15]_i_17__0_n_0\,
      S(1) => \GenCntr[15]_i_18__0_n_0\,
      S(0) => \GenCntr[15]_i_19__0_n_0\
    );
\GenCntr_reg[15]_i_9__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \GenCntr_reg[12]_i_2__0_n_0\,
      CO(3 downto 2) => \NLW_GenCntr_reg[15]_i_9__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \GenCntr_reg[15]_i_9__0_n_2\,
      CO(0) => \GenCntr_reg[15]_i_9__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \GenCntr_reg_n_0_[14]\,
      DI(0) => \GenCntr_reg_n_0_[13]\,
      O(3) => \NLW_GenCntr_reg[15]_i_9__0_O_UNCONNECTED\(3),
      O(2 downto 0) => data5(15 downto 13),
      S(3) => '0',
      S(2) => \GenCntr[15]_i_13__0_n_0\,
      S(1) => \GenCntr[15]_i_14__0_n_0\,
      S(0) => \GenCntr[15]_i_15__0_n_0\
    );
\GenCntr_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[1]_i_1__0_n_0\,
      PRE => AR(0),
      Q => \^ctrl_sampleinfirstbit_i_reg_0\(1)
    );
\GenCntr_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[2]_i_1__0_n_0\,
      PRE => AR(0),
      Q => \GenCntr_reg_n_0_[2]\
    );
\GenCntr_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[3]_i_1__0_n_0\,
      PRE => AR(0),
      Q => \^ctrl_sampleinfirstbit_i_reg_0\(2)
    );
\GenCntr_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[4]_i_1__0_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(0),
      Q => \GenCntr_reg_n_0_[4]\
    );
\GenCntr_reg[4]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \GenCntr_reg[4]_i_3__0_n_0\,
      CO(2) => \GenCntr_reg[4]_i_3__0_n_1\,
      CO(1) => \GenCntr_reg[4]_i_3__0_n_2\,
      CO(0) => \GenCntr_reg[4]_i_3__0_n_3\,
      CYINIT => \^ctrl_sampleinfirstbit_i_reg_0\(0),
      DI(3) => \GenCntr_reg_n_0_[4]\,
      DI(2) => \^ctrl_sampleinfirstbit_i_reg_0\(2),
      DI(1) => \GenCntr_reg_n_0_[2]\,
      DI(0) => \^ctrl_sampleinfirstbit_i_reg_0\(1),
      O(3 downto 0) => data5(4 downto 1),
      S(3) => \GenCntr[4]_i_5__0_n_0\,
      S(2) => \GenCntr[4]_i_6__0_n_0\,
      S(1) => \GenCntr[4]_i_7__0_n_0\,
      S(0) => \GenCntr[4]_i_8__0_n_0\
    );
\GenCntr_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[5]_i_1__0_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(0),
      Q => \GenCntr_reg_n_0_[5]\
    );
\GenCntr_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[6]_i_1__0_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(0),
      Q => \GenCntr_reg_n_0_[6]\
    );
\GenCntr_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[7]_i_1__0_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(0),
      Q => \GenCntr_reg_n_0_[7]\
    );
\GenCntr_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[8]_i_1__0_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(0),
      Q => \GenCntr_reg_n_0_[8]\
    );
\GenCntr_reg[8]_i_4__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \GenCntr_reg[4]_i_3__0_n_0\,
      CO(3) => \GenCntr_reg[8]_i_4__0_n_0\,
      CO(2) => \GenCntr_reg[8]_i_4__0_n_1\,
      CO(1) => \GenCntr_reg[8]_i_4__0_n_2\,
      CO(0) => \GenCntr_reg[8]_i_4__0_n_3\,
      CYINIT => '0',
      DI(3) => \GenCntr_reg_n_0_[8]\,
      DI(2) => \GenCntr_reg_n_0_[7]\,
      DI(1) => \GenCntr_reg_n_0_[6]\,
      DI(0) => \GenCntr_reg_n_0_[5]\,
      O(3 downto 0) => data5(8 downto 5),
      S(3) => \GenCntr[8]_i_7__0_n_0\,
      S(2) => \GenCntr[8]_i_8__0_n_0\,
      S(1) => \GenCntr[8]_i_9__0_n_0\,
      S(0) => \GenCntr[8]_i_10__0_n_0\
    );
\GenCntr_reg[9]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[9]_i_1__0_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(0),
      Q => \GenCntr_reg_n_0_[9]\
    );
\Maxcount[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"022A02FFFFFFFFFF"
    )
        port map (
      I0 => p_0_in12_in,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => \Maxcount_reg_n_0_[0]\,
      O => \Maxcount[0]_i_1__0_n_0\
    );
\Maxcount[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAAAAAAA"
    )
        port map (
      I0 => windowcount,
      I1 => \^q\(2),
      I2 => \^end_handshake\,
      I3 => \^q\(3),
      I4 => \Maxcount[10]_i_3__0_n_0\,
      I5 => \Maxcount[10]_i_4__0_n_0\,
      O => Maxcount
    );
\Maxcount[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80A8555580A85554"
    )
        port map (
      I0 => \Maxcount[10]_i_5__0_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => p_0_in12_in,
      I5 => \^q\(3),
      O => \Maxcount[10]_i_2__0_n_0\
    );
\Maxcount[10]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => eqOp2_out,
      I1 => \^q\(1),
      O => \Maxcount[10]_i_3__0_n_0\
    );
\Maxcount[10]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF0EE00000000"
    )
        port map (
      I0 => \Maxcount[10]_i_6__0_n_0\,
      I1 => \Maxcount[10]_i_7__0_n_0\,
      I2 => p_0_in20_in,
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \alignstate[0]_i_2__0_n_0\,
      O => \Maxcount[10]_i_4__0_n_0\
    );
\Maxcount[10]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \Maxcount_reg_n_0_[9]\,
      I1 => \Maxcount_reg_n_0_[7]\,
      I2 => \Maxcount_reg_n_0_[5]\,
      I3 => \Maxcount[8]_i_2__0_n_0\,
      I4 => \Maxcount_reg_n_0_[6]\,
      I5 => \Maxcount_reg_n_0_[8]\,
      O => \Maxcount[10]_i_5__0_n_0\
    );
\Maxcount[10]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^edge_int_or\,
      I1 => \p_0_in__0\,
      I2 => \^q\(0),
      O => \Maxcount[10]_i_6__0_n_0\
    );
\Maxcount[10]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => neqOp,
      I1 => p_0_in20_in,
      I2 => \^end_handshake\,
      I3 => \^q\(0),
      O => \Maxcount[10]_i_7__0_n_0\
    );
\Maxcount[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EB"
    )
        port map (
      I0 => \Maxcount[4]_i_2__0_n_0\,
      I1 => \Maxcount_reg_n_0_[1]\,
      I2 => \Maxcount_reg_n_0_[0]\,
      O => \Maxcount[1]_i_1__0_n_0\
    );
\Maxcount[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAB"
    )
        port map (
      I0 => \Maxcount[4]_i_2__0_n_0\,
      I1 => \Maxcount_reg_n_0_[0]\,
      I2 => \Maxcount_reg_n_0_[1]\,
      I3 => \Maxcount_reg_n_0_[2]\,
      O => \Maxcount[2]_i_1__0_n_0\
    );
\Maxcount[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEAAAB"
    )
        port map (
      I0 => \Maxcount[4]_i_2__0_n_0\,
      I1 => \Maxcount_reg_n_0_[2]\,
      I2 => \Maxcount_reg_n_0_[1]\,
      I3 => \Maxcount_reg_n_0_[0]\,
      I4 => \Maxcount_reg_n_0_[3]\,
      O => \Maxcount[3]_i_1__0_n_0\
    );
\Maxcount[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAA9"
    )
        port map (
      I0 => \Maxcount_reg_n_0_[4]\,
      I1 => \Maxcount_reg_n_0_[2]\,
      I2 => \Maxcount_reg_n_0_[1]\,
      I3 => \Maxcount_reg_n_0_[0]\,
      I4 => \Maxcount_reg_n_0_[3]\,
      I5 => \Maxcount[4]_i_2__0_n_0\,
      O => \Maxcount[4]_i_1__0_n_0\
    );
\Maxcount[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"133F1111"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => p_0_in12_in,
      O => \Maxcount[4]_i_2__0_n_0\
    );
\Maxcount[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \Maxcount[9]_i_3__0_n_0\,
      I1 => \Maxcount[8]_i_2__0_n_0\,
      I2 => \Maxcount_reg_n_0_[5]\,
      O => \Maxcount[5]_i_1__0_n_0\
    );
\Maxcount[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5401"
    )
        port map (
      I0 => \Maxcount[9]_i_3__0_n_0\,
      I1 => \Maxcount_reg_n_0_[5]\,
      I2 => \Maxcount[8]_i_2__0_n_0\,
      I3 => \Maxcount_reg_n_0_[6]\,
      O => \Maxcount[6]_i_1__0_n_0\
    );
\Maxcount[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55540001"
    )
        port map (
      I0 => \Maxcount[9]_i_3__0_n_0\,
      I1 => \Maxcount_reg_n_0_[6]\,
      I2 => \Maxcount[8]_i_2__0_n_0\,
      I3 => \Maxcount_reg_n_0_[5]\,
      I4 => \Maxcount_reg_n_0_[7]\,
      O => \Maxcount[7]_i_1__0_n_0\
    );
\Maxcount[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555400000001"
    )
        port map (
      I0 => \Maxcount[9]_i_3__0_n_0\,
      I1 => \Maxcount_reg_n_0_[7]\,
      I2 => \Maxcount_reg_n_0_[5]\,
      I3 => \Maxcount[8]_i_2__0_n_0\,
      I4 => \Maxcount_reg_n_0_[6]\,
      I5 => \Maxcount_reg_n_0_[8]\,
      O => \Maxcount[8]_i_1__0_n_0\
    );
\Maxcount[8]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \Maxcount_reg_n_0_[4]\,
      I1 => \Maxcount_reg_n_0_[2]\,
      I2 => \Maxcount_reg_n_0_[1]\,
      I3 => \Maxcount_reg_n_0_[0]\,
      I4 => \Maxcount_reg_n_0_[3]\,
      O => \Maxcount[8]_i_2__0_n_0\
    );
\Maxcount[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0001"
    )
        port map (
      I0 => \Maxcount_reg_n_0_[8]\,
      I1 => \Maxcount_reg_n_0_[6]\,
      I2 => \Maxcount[9]_i_2__0_n_0\,
      I3 => \Maxcount_reg_n_0_[7]\,
      I4 => \Maxcount_reg_n_0_[9]\,
      I5 => \Maxcount[9]_i_3__0_n_0\,
      O => \Maxcount[9]_i_1__0_n_0\
    );
\Maxcount[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \Maxcount_reg_n_0_[5]\,
      I1 => \Maxcount_reg_n_0_[3]\,
      I2 => \Maxcount_reg_n_0_[0]\,
      I3 => \Maxcount_reg_n_0_[1]\,
      I4 => \Maxcount_reg_n_0_[2]\,
      I5 => \Maxcount_reg_n_0_[4]\,
      O => \Maxcount[9]_i_2__0_n_0\
    );
\Maxcount[9]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"71710001"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => p_0_in12_in,
      O => \Maxcount[9]_i_3__0_n_0\
    );
\Maxcount_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Maxcount,
      D => \Maxcount[0]_i_1__0_n_0\,
      PRE => AR(0),
      Q => \Maxcount_reg_n_0_[0]\
    );
\Maxcount_reg[10]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Maxcount,
      D => \Maxcount[10]_i_2__0_n_0\,
      PRE => AR(0),
      Q => p_0_in12_in
    );
\Maxcount_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Maxcount,
      D => \Maxcount[1]_i_1__0_n_0\,
      PRE => AR(0),
      Q => \Maxcount_reg_n_0_[1]\
    );
\Maxcount_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Maxcount,
      D => \Maxcount[2]_i_1__0_n_0\,
      PRE => AR(0),
      Q => \Maxcount_reg_n_0_[2]\
    );
\Maxcount_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Maxcount,
      D => \Maxcount[3]_i_1__0_n_0\,
      PRE => AR(0),
      Q => \Maxcount_reg_n_0_[3]\
    );
\Maxcount_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Maxcount,
      D => \Maxcount[4]_i_1__0_n_0\,
      PRE => AR(0),
      Q => \Maxcount_reg_n_0_[4]\
    );
\Maxcount_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Maxcount,
      D => \Maxcount[5]_i_1__0_n_0\,
      PRE => AR(0),
      Q => \Maxcount_reg_n_0_[5]\
    );
\Maxcount_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Maxcount,
      D => \Maxcount[6]_i_1__0_n_0\,
      PRE => AR(0),
      Q => \Maxcount_reg_n_0_[6]\
    );
\Maxcount_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Maxcount,
      D => \Maxcount[7]_i_1__0_n_0\,
      PRE => AR(0),
      Q => \Maxcount_reg_n_0_[7]\
    );
\Maxcount_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Maxcount,
      D => \Maxcount[8]_i_1__0_n_0\,
      PRE => AR(0),
      Q => \Maxcount_reg_n_0_[8]\
    );
\Maxcount_reg[9]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Maxcount,
      D => \Maxcount[9]_i_1__0_n_0\,
      PRE => AR(0),
      Q => \Maxcount_reg_n_0_[9]\
    );
REQ_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => ACK_reg,
      Q => REQ
    );
\SerdesCntr[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[0]\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(0)
    );
\SerdesCntr[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[12]_i_2__0_n_6\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(10)
    );
\SerdesCntr[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[12]_i_2__0_n_5\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(11)
    );
\SerdesCntr[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[12]_i_2__0_n_4\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(12)
    );
\SerdesCntr[12]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[12]\,
      O => \SerdesCntr[12]_i_3__0_n_0\
    );
\SerdesCntr[12]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[11]\,
      O => \SerdesCntr[12]_i_4__0_n_0\
    );
\SerdesCntr[12]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[10]\,
      O => \SerdesCntr[12]_i_5__0_n_0\
    );
\SerdesCntr[12]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[9]\,
      O => \SerdesCntr[12]_i_6__0_n_0\
    );
\SerdesCntr[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[15]_i_3__0_n_7\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(13)
    );
\SerdesCntr[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[15]_i_3__0_n_6\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(14)
    );
\SerdesCntr[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A300A"
    )
        port map (
      I0 => \slv_reg4_reg[2]_1\(1),
      I1 => \^busy_align_i\,
      I2 => \^serdesseqstate_reg[0]_2\,
      I3 => \^serdesseqstate_reg[0]_1\,
      I4 => \^serdesseqstate_reg[0]_0\(0),
      O => selector
    );
\SerdesCntr[15]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[15]_i_3__0_n_5\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(15)
    );
\SerdesCntr[15]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^serdesseqstate_reg[0]_0\(0),
      O => serdesseqstate
    );
\SerdesCntr[15]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[14]\,
      O => \SerdesCntr[15]_i_5__0_n_0\
    );
\SerdesCntr[15]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[13]\,
      O => \SerdesCntr[15]_i_6__0_n_0\
    );
\SerdesCntr[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[4]_i_2__0_n_7\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(1)
    );
\SerdesCntr[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[4]_i_2__0_n_6\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(2)
    );
\SerdesCntr[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[4]_i_2__0_n_5\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(3)
    );
\SerdesCntr[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[4]_i_2__0_n_4\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(4)
    );
\SerdesCntr[4]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[4]\,
      O => \SerdesCntr[4]_i_3__0_n_0\
    );
\SerdesCntr[4]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[3]\,
      O => \SerdesCntr[4]_i_4__0_n_0\
    );
\SerdesCntr[4]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[2]\,
      O => \SerdesCntr[4]_i_5__0_n_0\
    );
\SerdesCntr[4]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[1]\,
      O => \SerdesCntr[4]_i_6__0_n_0\
    );
\SerdesCntr[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[8]_i_2__0_n_7\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(5)
    );
\SerdesCntr[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[8]_i_2__0_n_6\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(6)
    );
\SerdesCntr[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[8]_i_2__0_n_5\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(7)
    );
\SerdesCntr[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[8]_i_2__0_n_4\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(8)
    );
\SerdesCntr[8]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[8]\,
      O => \SerdesCntr[8]_i_3__0_n_0\
    );
\SerdesCntr[8]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[7]\,
      O => \SerdesCntr[8]_i_4__0_n_0\
    );
\SerdesCntr[8]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[6]\,
      O => \SerdesCntr[8]_i_5__0_n_0\
    );
\SerdesCntr[8]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[5]\,
      O => \SerdesCntr[8]_i_6__0_n_0\
    );
\SerdesCntr[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[12]_i_2__0_n_7\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(9)
    );
\SerdesCntr_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => selector,
      D => p_0_in(0),
      PRE => \slv_reg4_reg[0]_rep__6\(2),
      Q => \SerdesCntr_reg_n_0_[0]\
    );
\SerdesCntr_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => p_0_in(10),
      Q => \SerdesCntr_reg_n_0_[10]\
    );
\SerdesCntr_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => p_0_in(11),
      Q => \SerdesCntr_reg_n_0_[11]\
    );
\SerdesCntr_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => p_0_in(12),
      Q => \SerdesCntr_reg_n_0_[12]\
    );
\SerdesCntr_reg[12]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \SerdesCntr_reg[8]_i_2__0_n_0\,
      CO(3) => \SerdesCntr_reg[12]_i_2__0_n_0\,
      CO(2) => \SerdesCntr_reg[12]_i_2__0_n_1\,
      CO(1) => \SerdesCntr_reg[12]_i_2__0_n_2\,
      CO(0) => \SerdesCntr_reg[12]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => \SerdesCntr_reg_n_0_[12]\,
      DI(2) => \SerdesCntr_reg_n_0_[11]\,
      DI(1) => \SerdesCntr_reg_n_0_[10]\,
      DI(0) => \SerdesCntr_reg_n_0_[9]\,
      O(3) => \SerdesCntr_reg[12]_i_2__0_n_4\,
      O(2) => \SerdesCntr_reg[12]_i_2__0_n_5\,
      O(1) => \SerdesCntr_reg[12]_i_2__0_n_6\,
      O(0) => \SerdesCntr_reg[12]_i_2__0_n_7\,
      S(3) => \SerdesCntr[12]_i_3__0_n_0\,
      S(2) => \SerdesCntr[12]_i_4__0_n_0\,
      S(1) => \SerdesCntr[12]_i_5__0_n_0\,
      S(0) => \SerdesCntr[12]_i_6__0_n_0\
    );
\SerdesCntr_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => p_0_in(13),
      Q => \SerdesCntr_reg_n_0_[13]\
    );
\SerdesCntr_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => p_0_in(14),
      Q => \SerdesCntr_reg_n_0_[14]\
    );
\SerdesCntr_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => \slv_reg4_reg[0]_rep__6\(2),
      D => p_0_in(15),
      Q => \^serdesseqstate_reg[0]_0\(0)
    );
\SerdesCntr_reg[15]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \SerdesCntr_reg[12]_i_2__0_n_0\,
      CO(3 downto 2) => \NLW_SerdesCntr_reg[15]_i_3__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \SerdesCntr_reg[15]_i_3__0_n_2\,
      CO(0) => \SerdesCntr_reg[15]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \SerdesCntr_reg_n_0_[14]\,
      DI(0) => \SerdesCntr_reg_n_0_[13]\,
      O(3) => \NLW_SerdesCntr_reg[15]_i_3__0_O_UNCONNECTED\(3),
      O(2) => \SerdesCntr_reg[15]_i_3__0_n_5\,
      O(1) => \SerdesCntr_reg[15]_i_3__0_n_6\,
      O(0) => \SerdesCntr_reg[15]_i_3__0_n_7\,
      S(3) => '0',
      S(2) => serdesseqstate,
      S(1) => \SerdesCntr[15]_i_5__0_n_0\,
      S(0) => \SerdesCntr[15]_i_6__0_n_0\
    );
\SerdesCntr_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => selector,
      D => p_0_in(1),
      PRE => \slv_reg4_reg[0]_rep__6\(2),
      Q => \SerdesCntr_reg_n_0_[1]\
    );
\SerdesCntr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => p_0_in(2),
      Q => \SerdesCntr_reg_n_0_[2]\
    );
\SerdesCntr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => p_0_in(3),
      Q => \SerdesCntr_reg_n_0_[3]\
    );
\SerdesCntr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => p_0_in(4),
      Q => \SerdesCntr_reg_n_0_[4]\
    );
\SerdesCntr_reg[4]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SerdesCntr_reg[4]_i_2__0_n_0\,
      CO(2) => \SerdesCntr_reg[4]_i_2__0_n_1\,
      CO(1) => \SerdesCntr_reg[4]_i_2__0_n_2\,
      CO(0) => \SerdesCntr_reg[4]_i_2__0_n_3\,
      CYINIT => \SerdesCntr_reg_n_0_[0]\,
      DI(3) => \SerdesCntr_reg_n_0_[4]\,
      DI(2) => \SerdesCntr_reg_n_0_[3]\,
      DI(1) => \SerdesCntr_reg_n_0_[2]\,
      DI(0) => \SerdesCntr_reg_n_0_[1]\,
      O(3) => \SerdesCntr_reg[4]_i_2__0_n_4\,
      O(2) => \SerdesCntr_reg[4]_i_2__0_n_5\,
      O(1) => \SerdesCntr_reg[4]_i_2__0_n_6\,
      O(0) => \SerdesCntr_reg[4]_i_2__0_n_7\,
      S(3) => \SerdesCntr[4]_i_3__0_n_0\,
      S(2) => \SerdesCntr[4]_i_4__0_n_0\,
      S(1) => \SerdesCntr[4]_i_5__0_n_0\,
      S(0) => \SerdesCntr[4]_i_6__0_n_0\
    );
\SerdesCntr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => p_0_in(5),
      Q => \SerdesCntr_reg_n_0_[5]\
    );
\SerdesCntr_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => p_0_in(6),
      Q => \SerdesCntr_reg_n_0_[6]\
    );
\SerdesCntr_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => p_0_in(7),
      Q => \SerdesCntr_reg_n_0_[7]\
    );
\SerdesCntr_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => p_0_in(8),
      Q => \SerdesCntr_reg_n_0_[8]\
    );
\SerdesCntr_reg[8]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \SerdesCntr_reg[4]_i_2__0_n_0\,
      CO(3) => \SerdesCntr_reg[8]_i_2__0_n_0\,
      CO(2) => \SerdesCntr_reg[8]_i_2__0_n_1\,
      CO(1) => \SerdesCntr_reg[8]_i_2__0_n_2\,
      CO(0) => \SerdesCntr_reg[8]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => \SerdesCntr_reg_n_0_[8]\,
      DI(2) => \SerdesCntr_reg_n_0_[7]\,
      DI(1) => \SerdesCntr_reg_n_0_[6]\,
      DI(0) => \SerdesCntr_reg_n_0_[5]\,
      O(3) => \SerdesCntr_reg[8]_i_2__0_n_4\,
      O(2) => \SerdesCntr_reg[8]_i_2__0_n_5\,
      O(1) => \SerdesCntr_reg[8]_i_2__0_n_6\,
      O(0) => \SerdesCntr_reg[8]_i_2__0_n_7\,
      S(3) => \SerdesCntr[8]_i_3__0_n_0\,
      S(2) => \SerdesCntr[8]_i_4__0_n_0\,
      S(1) => \SerdesCntr[8]_i_5__0_n_0\,
      S(0) => \SerdesCntr[8]_i_6__0_n_0\
    );
\SerdesCntr_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => p_0_in(9),
      Q => \SerdesCntr_reg_n_0_[9]\
    );
\TimeOutCntr[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFFFFF"
    )
        port map (
      I0 => p_0_in16_in,
      I1 => \^handshakestate_reg[0]_2\,
      I2 => ACK,
      I3 => \^handshakestate_reg[0]_1\,
      I4 => \TimeOutCntr_reg_n_0_[0]\,
      O => \TimeOutCntr[0]_i_1__0_n_0\
    );
\TimeOutCntr[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF1DFF1DFFFF"
    )
        port map (
      I0 => \^handshakestate_reg[0]_1\,
      I1 => ACK,
      I2 => \^handshakestate_reg[0]_2\,
      I3 => p_0_in16_in,
      I4 => \TimeOutCntr_reg_n_0_[1]\,
      I5 => \TimeOutCntr_reg_n_0_[0]\,
      O => \TimeOutCntr[1]_i_1__0_n_0\
    );
\TimeOutCntr[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEB"
    )
        port map (
      I0 => \TimeOutCntr[5]_i_3__0_n_0\,
      I1 => \TimeOutCntr_reg_n_0_[2]\,
      I2 => \TimeOutCntr_reg_n_0_[0]\,
      I3 => \TimeOutCntr_reg_n_0_[1]\,
      O => \TimeOutCntr[2]_i_1__0_n_0\
    );
\TimeOutCntr[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEEEB"
    )
        port map (
      I0 => \TimeOutCntr[5]_i_3__0_n_0\,
      I1 => \TimeOutCntr_reg_n_0_[3]\,
      I2 => \TimeOutCntr_reg_n_0_[1]\,
      I3 => \TimeOutCntr_reg_n_0_[0]\,
      I4 => \TimeOutCntr_reg_n_0_[2]\,
      O => \TimeOutCntr[3]_i_1__0_n_0\
    );
\TimeOutCntr[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAA9"
    )
        port map (
      I0 => \TimeOutCntr_reg_n_0_[4]\,
      I1 => \TimeOutCntr_reg_n_0_[2]\,
      I2 => \TimeOutCntr_reg_n_0_[0]\,
      I3 => \TimeOutCntr_reg_n_0_[1]\,
      I4 => \TimeOutCntr_reg_n_0_[3]\,
      I5 => \TimeOutCntr[5]_i_3__0_n_0\,
      O => \TimeOutCntr[4]_i_1__0_n_0\
    );
\TimeOutCntr[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3E"
    )
        port map (
      I0 => \slv_reg4_reg[2]_1\(1),
      I1 => \^handshakestate_reg[0]_1\,
      I2 => \^handshakestate_reg[0]_2\,
      O => \TimeOutCntr[5]_i_1__0_n_0\
    );
\TimeOutCntr[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \TimeOutCntr_reg_n_0_[4]\,
      I1 => \TimeOutCntr[5]_i_3__0_n_0\,
      I2 => \TimeOutCntr_reg_n_0_[3]\,
      I3 => \TimeOutCntr_reg_n_0_[1]\,
      I4 => \TimeOutCntr_reg_n_0_[0]\,
      I5 => \TimeOutCntr_reg_n_0_[2]\,
      O => \TimeOutCntr[5]_i_2__0_n_0\
    );
\TimeOutCntr[5]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF1D"
    )
        port map (
      I0 => \^handshakestate_reg[0]_1\,
      I1 => ACK,
      I2 => \^handshakestate_reg[0]_2\,
      I3 => p_0_in16_in,
      O => \TimeOutCntr[5]_i_3__0_n_0\
    );
\TimeOutCntr_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => \TimeOutCntr[5]_i_1__0_n_0\,
      D => \TimeOutCntr[0]_i_1__0_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(1),
      Q => \TimeOutCntr_reg_n_0_[0]\
    );
\TimeOutCntr_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => \TimeOutCntr[5]_i_1__0_n_0\,
      D => \TimeOutCntr[1]_i_1__0_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(1),
      Q => \TimeOutCntr_reg_n_0_[1]\
    );
\TimeOutCntr_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => \TimeOutCntr[5]_i_1__0_n_0\,
      D => \TimeOutCntr[2]_i_1__0_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(1),
      Q => \TimeOutCntr_reg_n_0_[2]\
    );
\TimeOutCntr_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => \TimeOutCntr[5]_i_1__0_n_0\,
      D => \TimeOutCntr[3]_i_1__0_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(1),
      Q => \TimeOutCntr_reg_n_0_[3]\
    );
\TimeOutCntr_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => \TimeOutCntr[5]_i_1__0_n_0\,
      D => \TimeOutCntr[4]_i_1__0_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(1),
      Q => \TimeOutCntr_reg_n_0_[4]\
    );
\TimeOutCntr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \TimeOutCntr[5]_i_1__0_n_0\,
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => \TimeOutCntr[5]_i_2__0_n_0\,
      Q => p_0_in16_in
    );
\alignstate[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1A1F0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => p_0_in20_in,
      I2 => \^q\(0),
      I3 => \p_0_in__0\,
      I4 => \alignstate[0]_i_2__0_n_0\,
      I5 => \alignstate[0]_i_3__0_n_0\,
      O => \alignstate[0]_i_1__0_n_0\
    );
\alignstate[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \alignstate[0]_i_2__0_n_0\
    );
\alignstate[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CCFF0FF000000FA"
    )
        port map (
      I0 => \slv_reg4_reg[2]_1\(0),
      I1 => CO(0),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \alignstate[0]_i_3__0_n_0\
    );
\alignstate[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A888A8A8A888A88"
    )
        port map (
      I0 => \alignstate[1]_i_2__0_n_0\,
      I1 => \alignstate[1]_i_3__0_n_0\,
      I2 => \^q\(2),
      I3 => \alignstate[1]_i_4__0_n_0\,
      I4 => \GenCntr[9]_i_2__0_n_0\,
      I5 => eqOp0_out,
      O => \alignstate[1]_i_1__0_n_0\
    );
\alignstate[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FDF7F0F0FFFFF0"
    )
        port map (
      I0 => p_0_in12_in,
      I1 => p_0_in20_in,
      I2 => \alignstate[1]_i_5__0_n_0\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \^q\(2),
      O => \alignstate[1]_i_2__0_n_0\
    );
\alignstate[1]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2C00FFFF"
    )
        port map (
      I0 => CO(0),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(3),
      O => \alignstate[1]_i_3__0_n_0\
    );
\alignstate[1]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => p_0_in20_in,
      O => \alignstate[1]_i_4__0_n_0\
    );
\alignstate[1]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAABAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => p_0_in12_in,
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^edge_int_or\,
      I5 => \alignstate[1]_i_6__0_n_0\,
      O => \alignstate[1]_i_5__0_n_0\
    );
\alignstate[1]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => \p_0_in__0\,
      O => \alignstate[1]_i_6__0_n_0\
    );
\alignstate[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFEAAAEAAFEAAAEA"
    )
        port map (
      I0 => \alignstate[2]_i_2__0_n_0\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => CO(0),
      O => \alignstate[2]_i_1__0_n_0\
    );
\alignstate[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444445"
    )
        port map (
      I0 => \^q\(3),
      I1 => \alignstate[2]_i_4__0_n_0\,
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \slv_reg4_reg[2]_1\(0),
      O => \alignstate[2]_i_2__0_n_0\
    );
\alignstate[2]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F02000F00020"
    )
        port map (
      I0 => \^edge_int_or\,
      I1 => \p_0_in__0\,
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => p_0_in20_in,
      O => \alignstate[2]_i_4__0_n_0\
    );
\alignstate[3]_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"557F5555"
    )
        port map (
      I0 => \^end_handshake\,
      I1 => CO(0),
      I2 => \^q\(1),
      I3 => p_0_in20_in,
      I4 => \^q\(2),
      O => \alignstate[3]_i_10__0_n_0\
    );
\alignstate[3]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0004FFFFFFFF"
    )
        port map (
      I0 => p_0_in20_in,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => eqOp3_out,
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \alignstate[3]_i_11__0_n_0\
    );
\alignstate[3]_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => data_init(0),
      I1 => CTRL_DATA(9),
      O => \alignstate[3]_i_12__0_n_0\
    );
\alignstate[3]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_init(7),
      I1 => CTRL_DATA(6),
      I2 => CTRL_DATA(8),
      I3 => data_init(9),
      I4 => CTRL_DATA(7),
      I5 => data_init(8),
      O => \alignstate[3]_i_13__0_n_0\
    );
\alignstate[3]_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_init(5),
      I1 => CTRL_DATA(4),
      I2 => CTRL_DATA(5),
      I3 => data_init(6),
      I4 => CTRL_DATA(3),
      I5 => data_init(4),
      O => \alignstate[3]_i_14__0_n_0\
    );
\alignstate[3]_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_init(3),
      I1 => CTRL_DATA(2),
      I2 => CTRL_DATA(1),
      I3 => data_init(2),
      I4 => CTRL_DATA(0),
      I5 => data_init(1),
      O => \alignstate[3]_i_15__0_n_0\
    );
\alignstate[3]_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => data_init(1),
      I1 => CTRL_DATA(9),
      O => \alignstate[3]_i_16__0_n_0\
    );
\alignstate[3]_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_init(8),
      I1 => CTRL_DATA(6),
      I2 => CTRL_DATA(8),
      I3 => data_init(0),
      I4 => CTRL_DATA(7),
      I5 => data_init(9),
      O => \alignstate[3]_i_17__0_n_0\
    );
\alignstate[3]_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_init(6),
      I1 => CTRL_DATA(4),
      I2 => CTRL_DATA(5),
      I3 => data_init(7),
      I4 => CTRL_DATA(3),
      I5 => data_init(5),
      O => \alignstate[3]_i_18__0_n_0\
    );
\alignstate[3]_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_init(3),
      I1 => CTRL_DATA(1),
      I2 => CTRL_DATA(2),
      I3 => data_init(4),
      I4 => CTRL_DATA(0),
      I5 => data_init(2),
      O => \alignstate[3]_i_19__0_n_0\
    );
\alignstate[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE0"
    )
        port map (
      I0 => \^q\(0),
      I1 => \alignstate[3]_i_3__0_n_0\,
      I2 => \alignstate[3]_i_4__0_n_0\,
      I3 => \alignstate[3]_i_5__0_n_0\,
      I4 => \alignstate[3]_i_6__0_n_0\,
      O => alignstate
    );
\alignstate[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEAE0000"
    )
        port map (
      I0 => \^q\(0),
      I1 => eqOp2_out,
      I2 => \^q\(1),
      I3 => eqOp0_out,
      I4 => \GenCntr[9]_i_4__0_n_0\,
      I5 => \alignstate[3]_i_9__0_n_0\,
      O => \alignstate[3]_i_2__0_n_0\
    );
\alignstate[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEFFFEEE"
    )
        port map (
      I0 => p_0_in12_in,
      I1 => \^q\(2),
      I2 => eqOp0_out,
      I3 => \^q\(1),
      I4 => eqOp2_out,
      I5 => \alignstate[3]_i_10__0_n_0\,
      O => \alignstate[3]_i_3__0_n_0\
    );
\alignstate[3]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAA0000"
    )
        port map (
      I0 => \^q\(2),
      I1 => p_0_in20_in,
      I2 => \GenCntr[15]_i_10__0_n_0\,
      I3 => \^end_handshake\,
      I4 => \^q\(3),
      O => \alignstate[3]_i_4__0_n_0\
    );
\alignstate[3]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111000001110"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^start_align_i\,
      I4 => \^q\(0),
      I5 => \^end_handshake\,
      O => \alignstate[3]_i_5__0_n_0\
    );
\alignstate[3]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFE0FF"
    )
        port map (
      I0 => neqOp,
      I1 => p_0_in20_in,
      I2 => \^end_handshake\,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \alignstate[3]_i_11__0_n_0\,
      O => \alignstate[3]_i_6__0_n_0\
    );
\alignstate[3]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CFF0000F0000005"
    )
        port map (
      I0 => \slv_reg4_reg[2]_1\(0),
      I1 => CO(0),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \alignstate[3]_i_9__0_n_0\
    );
\alignstate_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => alignstate,
      CLR => \slv_reg4_reg[0]_rep__6\(2),
      D => \alignstate[0]_i_1__0_n_0\,
      Q => \^q\(0)
    );
\alignstate_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => alignstate,
      CLR => \slv_reg4_reg[0]_rep__6\(2),
      D => \alignstate[1]_i_1__0_n_0\,
      Q => \^q\(1)
    );
\alignstate_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => alignstate,
      CLR => \slv_reg4_reg[0]_rep__6\(2),
      D => \alignstate[2]_i_1__0_n_0\,
      Q => \^q\(2)
    );
\alignstate_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => alignstate,
      CLR => \slv_reg4_reg[0]_rep__6\(2),
      D => \alignstate[3]_i_2__0_n_0\,
      Q => \^q\(3)
    );
\alignstate_reg[3]_i_7__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => eqOp2_out,
      CO(2) => \alignstate_reg[3]_i_7__0_n_1\,
      CO(1) => \alignstate_reg[3]_i_7__0_n_2\,
      CO(0) => \alignstate_reg[3]_i_7__0_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_alignstate_reg[3]_i_7__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \alignstate[3]_i_12__0_n_0\,
      S(2) => \alignstate[3]_i_13__0_n_0\,
      S(1) => \alignstate[3]_i_14__0_n_0\,
      S(0) => \alignstate[3]_i_15__0_n_0\
    );
\alignstate_reg[3]_i_8__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => eqOp0_out,
      CO(2) => \alignstate_reg[3]_i_8__0_n_1\,
      CO(1) => \alignstate_reg[3]_i_8__0_n_2\,
      CO(0) => \alignstate_reg[3]_i_8__0_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_alignstate_reg[3]_i_8__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \alignstate[3]_i_16__0_n_0\,
      S(2) => \alignstate[3]_i_17__0_n_0\,
      S(1) => \alignstate[3]_i_18__0_n_0\,
      S(0) => \alignstate[3]_i_19__0_n_0\
    );
busy_align_i_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__6\(2),
      D => start_align_i_reg_0,
      Q => \^busy_align_i\
    );
\data_init[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \^edge_int_or\,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \p_0_in__0\,
      I5 => \^q\(0),
      O => edge_init
    );
\data_init_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AR(0),
      D => CTRL_DATA(0),
      Q => data_init(0)
    );
\data_init_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AR(0),
      D => CTRL_DATA(1),
      Q => data_init(1)
    );
\data_init_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AR(0),
      D => CTRL_DATA(2),
      Q => data_init(2)
    );
\data_init_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AR(0),
      D => CTRL_DATA(3),
      Q => data_init(3)
    );
\data_init_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AR(0),
      D => CTRL_DATA(4),
      Q => data_init(4)
    );
\data_init_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AR(0),
      D => CTRL_DATA(5),
      Q => data_init(5)
    );
\data_init_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AR(0),
      D => CTRL_DATA(6),
      Q => data_init(6)
    );
\data_init_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AR(0),
      D => CTRL_DATA(7),
      Q => data_init(7)
    );
\data_init_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AR(0),
      D => CTRL_DATA(8),
      Q => data_init(8)
    );
\data_init_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AR(0),
      D => CTRL_DATA(9),
      Q => data_init(9)
    );
\edge_init_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AS(0),
      D => D(0),
      Q => \edge_init_reg_n_0_[0]\
    );
\edge_init_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AS(0),
      D => D(1),
      Q => \edge_init_reg_n_0_[1]\
    );
\edge_init_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AS(0),
      D => D(2),
      Q => \edge_init_reg_n_0_[2]\
    );
\edge_init_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AS(0),
      D => D(3),
      Q => \edge_init_reg_n_0_[3]\
    );
\edge_init_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AS(0),
      D => D(4),
      Q => \edge_init_reg_n_0_[4]\
    );
\edge_init_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AS(0),
      D => D(5),
      Q => \edge_init_reg_n_0_[5]\
    );
\edge_init_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AS(0),
      D => D(6),
      Q => \edge_init_reg_n_0_[6]\
    );
\edge_init_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AS(0),
      D => D(7),
      Q => \edge_init_reg_n_0_[7]\
    );
\edge_init_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AS(0),
      D => D(8),
      Q => \edge_init_reg_n_0_[8]\
    );
\edge_init_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AR(0),
      D => D(9),
      Q => \GenCntr_reg[1]_0\(0)
    );
edge_int_or_reg: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => '1',
      D => edge_int_or_reg_0,
      Q => \^edge_int_or\,
      R => '0'
    );
edge_tmp_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vita_clk,
      CE => '1',
      D => start_handshake_reg_0,
      Q => edge_tmp,
      R => '0'
    );
\end_handshake_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4064"
    )
        port map (
      I0 => \^handshakestate_reg[0]_1\,
      I1 => \^handshakestate_reg[0]_2\,
      I2 => p_0_in16_in,
      I3 => ACK,
      O => \end_handshake_i_1__0_n_0\
    );
end_handshake_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => \end_handshake_i_1__0_n_0\,
      Q => \^end_handshake\
    );
\handshakestate[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005702"
    )
        port map (
      I0 => \^handshakestate_reg[0]_1\,
      I1 => ACK,
      I2 => p_0_in16_in,
      I3 => \^handshakestate_reg[0]_0\,
      I4 => \^handshakestate_reg[0]_2\,
      O => \handshakestate[0]_i_1__0_n_0\
    );
\handshakestate[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0488"
    )
        port map (
      I0 => \^handshakestate_reg[0]_1\,
      I1 => ACK,
      I2 => p_0_in16_in,
      I3 => \^handshakestate_reg[0]_2\,
      O => \handshakestate[1]_i_1__0_n_0\
    );
\handshakestate_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => \handshakestate[0]_i_1__0_n_0\,
      Q => \^handshakestate_reg[0]_1\
    );
\handshakestate_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => \handshakestate[1]_i_1__0_n_0\,
      Q => \^handshakestate_reg[0]_2\
    );
\retrycntr[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(2),
      I1 => \retrycntr_reg_n_0_[0]\,
      O => \retrycntr[0]_i_1__0_n_0\
    );
\retrycntr[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \retrycntr_reg[12]_i_2__0_n_6\,
      I1 => \^q\(2),
      O => \retrycntr[10]_i_1__0_n_0\
    );
\retrycntr[11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \retrycntr_reg[12]_i_2__0_n_5\,
      I1 => \^q\(2),
      O => \retrycntr[11]_i_1__0_n_0\
    );
\retrycntr[12]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \retrycntr_reg[12]_i_2__0_n_4\,
      I1 => \^q\(2),
      O => \retrycntr[12]_i_1__0_n_0\
    );
\retrycntr[12]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[12]\,
      O => \retrycntr[12]_i_3__0_n_0\
    );
\retrycntr[12]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[11]\,
      O => \retrycntr[12]_i_4__0_n_0\
    );
\retrycntr[12]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[10]\,
      O => \retrycntr[12]_i_5__0_n_0\
    );
\retrycntr[12]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[9]\,
      O => \retrycntr[12]_i_6__0_n_0\
    );
\retrycntr[13]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \retrycntr_reg[15]_i_6__0_n_7\,
      I1 => \^q\(2),
      O => \retrycntr[13]_i_1__0_n_0\
    );
\retrycntr[14]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \retrycntr_reg[15]_i_6__0_n_6\,
      I1 => \^q\(2),
      O => \retrycntr[14]_i_1__0_n_0\
    );
\retrycntr[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0044C044"
    )
        port map (
      I0 => \retrycntr[15]_i_3__0_n_0\,
      I1 => \alignstate[0]_i_2__0_n_0\,
      I2 => p_0_in20_in,
      I3 => \^q\(1),
      I4 => \retrycntr[15]_i_4__0_n_0\,
      I5 => \retrycntr[15]_i_5__0_n_0\,
      O => retrycntr
    );
\retrycntr[15]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \retrycntr_reg[15]_i_6__0_n_5\,
      O => \retrycntr[15]_i_2__0_n_0\
    );
\retrycntr[15]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE2EEEEE"
    )
        port map (
      I0 => \p_0_in__0\,
      I1 => \^q\(0),
      I2 => \^end_handshake\,
      I3 => p_0_in20_in,
      I4 => neqOp,
      O => \retrycntr[15]_i_3__0_n_0\
    );
\retrycntr[15]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in12_in,
      I1 => \^q\(0),
      O => \retrycntr[15]_i_4__0_n_0\
    );
\retrycntr[15]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^start_align_i\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(3),
      O => \retrycntr[15]_i_5__0_n_0\
    );
\retrycntr[15]_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \p_0_in__0\,
      O => \retrycntr[15]_i_7__0_n_0\
    );
\retrycntr[15]_i_8__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[14]\,
      O => \retrycntr[15]_i_8__0_n_0\
    );
\retrycntr[15]_i_9__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[13]\,
      O => \retrycntr[15]_i_9__0_n_0\
    );
\retrycntr[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \retrycntr_reg[4]_i_2__0_n_7\,
      O => \retrycntr[1]_i_1__0_n_0\
    );
\retrycntr[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \retrycntr_reg[4]_i_2__0_n_6\,
      I1 => \^q\(2),
      O => \retrycntr[2]_i_1__0_n_0\
    );
\retrycntr[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \retrycntr_reg[4]_i_2__0_n_5\,
      I1 => \^q\(2),
      O => \retrycntr[3]_i_1__0_n_0\
    );
\retrycntr[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \retrycntr_reg[4]_i_2__0_n_4\,
      I1 => \^q\(2),
      O => \retrycntr[4]_i_1__0_n_0\
    );
\retrycntr[4]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[4]\,
      O => \retrycntr[4]_i_3__0_n_0\
    );
\retrycntr[4]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[3]\,
      O => \retrycntr[4]_i_4__0_n_0\
    );
\retrycntr[4]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[2]\,
      O => \retrycntr[4]_i_5__0_n_0\
    );
\retrycntr[4]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[1]\,
      O => \retrycntr[4]_i_6__0_n_0\
    );
\retrycntr[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \retrycntr_reg[8]_i_2__0_n_7\,
      I1 => \^q\(2),
      O => \retrycntr[5]_i_1__0_n_0\
    );
\retrycntr[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \retrycntr_reg[8]_i_2__0_n_6\,
      I1 => \^q\(2),
      O => \retrycntr[6]_i_1__0_n_0\
    );
\retrycntr[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \retrycntr_reg[8]_i_2__0_n_5\,
      I1 => \^q\(2),
      O => \retrycntr[7]_i_1__0_n_0\
    );
\retrycntr[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \retrycntr_reg[8]_i_2__0_n_4\,
      I1 => \^q\(2),
      O => \retrycntr[8]_i_1__0_n_0\
    );
\retrycntr[8]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[8]\,
      O => \retrycntr[8]_i_3__0_n_0\
    );
\retrycntr[8]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[7]\,
      O => \retrycntr[8]_i_4__0_n_0\
    );
\retrycntr[8]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[6]\,
      O => \retrycntr[8]_i_5__0_n_0\
    );
\retrycntr[8]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[5]\,
      O => \retrycntr[8]_i_6__0_n_0\
    );
\retrycntr[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \retrycntr_reg[12]_i_2__0_n_7\,
      I1 => \^q\(2),
      O => \retrycntr[9]_i_1__0_n_0\
    );
\retrycntr_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[0]_i_1__0_n_0\,
      PRE => AR(0),
      Q => \retrycntr_reg_n_0_[0]\
    );
\retrycntr_reg[10]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[10]_i_1__0_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(1),
      Q => \retrycntr_reg_n_0_[10]\
    );
\retrycntr_reg[11]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[11]_i_1__0_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(1),
      Q => \retrycntr_reg_n_0_[11]\
    );
\retrycntr_reg[12]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[12]_i_1__0_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(1),
      Q => \retrycntr_reg_n_0_[12]\
    );
\retrycntr_reg[12]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \retrycntr_reg[8]_i_2__0_n_0\,
      CO(3) => \retrycntr_reg[12]_i_2__0_n_0\,
      CO(2) => \retrycntr_reg[12]_i_2__0_n_1\,
      CO(1) => \retrycntr_reg[12]_i_2__0_n_2\,
      CO(0) => \retrycntr_reg[12]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => \retrycntr_reg_n_0_[12]\,
      DI(2) => \retrycntr_reg_n_0_[11]\,
      DI(1) => \retrycntr_reg_n_0_[10]\,
      DI(0) => \retrycntr_reg_n_0_[9]\,
      O(3) => \retrycntr_reg[12]_i_2__0_n_4\,
      O(2) => \retrycntr_reg[12]_i_2__0_n_5\,
      O(1) => \retrycntr_reg[12]_i_2__0_n_6\,
      O(0) => \retrycntr_reg[12]_i_2__0_n_7\,
      S(3) => \retrycntr[12]_i_3__0_n_0\,
      S(2) => \retrycntr[12]_i_4__0_n_0\,
      S(1) => \retrycntr[12]_i_5__0_n_0\,
      S(0) => \retrycntr[12]_i_6__0_n_0\
    );
\retrycntr_reg[13]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[13]_i_1__0_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(1),
      Q => \retrycntr_reg_n_0_[13]\
    );
\retrycntr_reg[14]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[14]_i_1__0_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(1),
      Q => \retrycntr_reg_n_0_[14]\
    );
\retrycntr_reg[15]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[15]_i_2__0_n_0\,
      PRE => AR(0),
      Q => \p_0_in__0\
    );
\retrycntr_reg[15]_i_6__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \retrycntr_reg[12]_i_2__0_n_0\,
      CO(3 downto 2) => \NLW_retrycntr_reg[15]_i_6__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \retrycntr_reg[15]_i_6__0_n_2\,
      CO(0) => \retrycntr_reg[15]_i_6__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \retrycntr_reg_n_0_[14]\,
      DI(0) => \retrycntr_reg_n_0_[13]\,
      O(3) => \NLW_retrycntr_reg[15]_i_6__0_O_UNCONNECTED\(3),
      O(2) => \retrycntr_reg[15]_i_6__0_n_5\,
      O(1) => \retrycntr_reg[15]_i_6__0_n_6\,
      O(0) => \retrycntr_reg[15]_i_6__0_n_7\,
      S(3) => '0',
      S(2) => \retrycntr[15]_i_7__0_n_0\,
      S(1) => \retrycntr[15]_i_8__0_n_0\,
      S(0) => \retrycntr[15]_i_9__0_n_0\
    );
\retrycntr_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[1]_i_1__0_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(2),
      Q => \retrycntr_reg_n_0_[1]\
    );
\retrycntr_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[2]_i_1__0_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(2),
      Q => \retrycntr_reg_n_0_[2]\
    );
\retrycntr_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[3]_i_1__0_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(2),
      Q => \retrycntr_reg_n_0_[3]\
    );
\retrycntr_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[4]_i_1__0_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(2),
      Q => \retrycntr_reg_n_0_[4]\
    );
\retrycntr_reg[4]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \retrycntr_reg[4]_i_2__0_n_0\,
      CO(2) => \retrycntr_reg[4]_i_2__0_n_1\,
      CO(1) => \retrycntr_reg[4]_i_2__0_n_2\,
      CO(0) => \retrycntr_reg[4]_i_2__0_n_3\,
      CYINIT => \retrycntr_reg_n_0_[0]\,
      DI(3) => \retrycntr_reg_n_0_[4]\,
      DI(2) => \retrycntr_reg_n_0_[3]\,
      DI(1) => \retrycntr_reg_n_0_[2]\,
      DI(0) => \retrycntr_reg_n_0_[1]\,
      O(3) => \retrycntr_reg[4]_i_2__0_n_4\,
      O(2) => \retrycntr_reg[4]_i_2__0_n_5\,
      O(1) => \retrycntr_reg[4]_i_2__0_n_6\,
      O(0) => \retrycntr_reg[4]_i_2__0_n_7\,
      S(3) => \retrycntr[4]_i_3__0_n_0\,
      S(2) => \retrycntr[4]_i_4__0_n_0\,
      S(1) => \retrycntr[4]_i_5__0_n_0\,
      S(0) => \retrycntr[4]_i_6__0_n_0\
    );
\retrycntr_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[5]_i_1__0_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(1),
      Q => \retrycntr_reg_n_0_[5]\
    );
\retrycntr_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[6]_i_1__0_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(1),
      Q => \retrycntr_reg_n_0_[6]\
    );
\retrycntr_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[7]_i_1__0_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(1),
      Q => \retrycntr_reg_n_0_[7]\
    );
\retrycntr_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[8]_i_1__0_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(1),
      Q => \retrycntr_reg_n_0_[8]\
    );
\retrycntr_reg[8]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \retrycntr_reg[4]_i_2__0_n_0\,
      CO(3) => \retrycntr_reg[8]_i_2__0_n_0\,
      CO(2) => \retrycntr_reg[8]_i_2__0_n_1\,
      CO(1) => \retrycntr_reg[8]_i_2__0_n_2\,
      CO(0) => \retrycntr_reg[8]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => \retrycntr_reg_n_0_[8]\,
      DI(2) => \retrycntr_reg_n_0_[7]\,
      DI(1) => \retrycntr_reg_n_0_[6]\,
      DI(0) => \retrycntr_reg_n_0_[5]\,
      O(3) => \retrycntr_reg[8]_i_2__0_n_4\,
      O(2) => \retrycntr_reg[8]_i_2__0_n_5\,
      O(1) => \retrycntr_reg[8]_i_2__0_n_6\,
      O(0) => \retrycntr_reg[8]_i_2__0_n_7\,
      S(3) => \retrycntr[8]_i_3__0_n_0\,
      S(2) => \retrycntr[8]_i_4__0_n_0\,
      S(1) => \retrycntr[8]_i_5__0_n_0\,
      S(0) => \retrycntr[8]_i_6__0_n_0\
    );
\retrycntr_reg[9]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[9]_i_1__0_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(1),
      Q => \retrycntr_reg_n_0_[9]\
    );
\selector[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^serdesseqstate_reg[0]_2\,
      I1 => \^selector_reg[0]_0\,
      O => \selector[0]_i_1__0_n_0\
    );
\selector_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => AR(0),
      D => \selector[0]_i_1__0_n_0\,
      Q => \^selector_reg[0]_0\
    );
\serdesseqstate[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F433F400"
    )
        port map (
      I0 => \^serdesseqstate_reg[0]_0\(0),
      I1 => \^serdesseqstate_reg[0]_1\,
      I2 => \^busy_align_i\,
      I3 => \^serdesseqstate_reg[0]_2\,
      I4 => \slv_reg4_reg[2]_1\(1),
      O => \serdesseqstate[0]_i_1__0_n_0\
    );
\serdesseqstate[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DA"
    )
        port map (
      I0 => \^serdesseqstate_reg[0]_1\,
      I1 => \^busy_align_i\,
      I2 => \^serdesseqstate_reg[0]_2\,
      O => \serdesseqstate[1]_i_1__0_n_0\
    );
\serdesseqstate_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__6\(2),
      D => \serdesseqstate[0]_i_1__0_n_0\,
      Q => \^serdesseqstate_reg[0]_1\
    );
\serdesseqstate_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__6\(2),
      D => \serdesseqstate[1]_i_1__0_n_0\,
      Q => \^serdesseqstate_reg[0]_2\
    );
start_align_i_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__6\(2),
      D => selector,
      Q => \^start_align_i\
    );
\start_handshake_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \start_handshake_i_2__0_n_0\,
      I1 => \^q\(3),
      I2 => \start_handshake_i_3__0_n_0\,
      O => start_handshake
    );
\start_handshake_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A8A8A88"
    )
        port map (
      I0 => \start_handshake_i_4__0_n_0\,
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^start_align_i\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \start_handshake_i_2__0_n_0\
    );
\start_handshake_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"031F5F3F00005000"
    )
        port map (
      I0 => CO(0),
      I1 => p_0_in20_in,
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^end_handshake\,
      O => \start_handshake_i_3__0_n_0\
    );
\start_handshake_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF5F55F557777"
    )
        port map (
      I0 => \^q\(2),
      I1 => \p_0_in__0\,
      I2 => p_0_in20_in,
      I3 => \^end_handshake\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \start_handshake_i_4__0_n_0\
    );
start_handshake_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => start_handshake,
      Q => \^handshakestate_reg[0]_0\
    );
\windowcount[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \windowcount_reg_n_0_[0]\,
      O => \windowcount[0]_i_1__0_n_0\
    );
\windowcount[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \windowcount_reg_n_0_[0]\,
      I1 => \windowcount_reg_n_0_[1]\,
      I2 => \^q\(3),
      O => \windowcount[1]_i_1__0_n_0\
    );
\windowcount[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \^q\(3),
      I1 => \windowcount_reg_n_0_[1]\,
      I2 => \windowcount_reg_n_0_[0]\,
      I3 => \windowcount_reg_n_0_[2]\,
      O => \windowcount[2]_i_1__0_n_0\
    );
\windowcount[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \windowcount_reg_n_0_[0]\,
      I2 => \windowcount_reg_n_0_[1]\,
      I3 => \windowcount_reg_n_0_[2]\,
      I4 => \windowcount_reg_n_0_[3]\,
      O => \windowcount[3]_i_1__0_n_0\
    );
\windowcount[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \windowcount_reg_n_0_[0]\,
      I2 => \windowcount_reg_n_0_[1]\,
      I3 => \windowcount_reg_n_0_[3]\,
      I4 => \windowcount_reg_n_0_[2]\,
      I5 => \windowcount_reg_n_0_[4]\,
      O => \windowcount[4]_i_1__0_n_0\
    );
\windowcount[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAAAAAA20000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \windowcount[5]_i_2__0_n_0\,
      I2 => \windowcount_reg_n_0_[1]\,
      I3 => \windowcount_reg_n_0_[0]\,
      I4 => \windowcount_reg_n_0_[4]\,
      I5 => \windowcount_reg_n_0_[5]\,
      O => \windowcount[5]_i_1__0_n_0\
    );
\windowcount[5]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \windowcount_reg_n_0_[2]\,
      I1 => \windowcount_reg_n_0_[3]\,
      O => \windowcount[5]_i_2__0_n_0\
    );
\windowcount[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \^q\(3),
      I1 => \windowcount[9]_i_5__0_n_0\,
      I2 => \windowcount_reg_n_0_[6]\,
      O => \windowcount[6]_i_1__0_n_0\
    );
\windowcount[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A20"
    )
        port map (
      I0 => \^q\(3),
      I1 => \windowcount[9]_i_5__0_n_0\,
      I2 => \windowcount_reg_n_0_[6]\,
      I3 => \windowcount_reg_n_0_[7]\,
      O => \windowcount[7]_i_1__0_n_0\
    );
\windowcount[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA2A0080"
    )
        port map (
      I0 => \^q\(3),
      I1 => \windowcount_reg_n_0_[7]\,
      I2 => \windowcount_reg_n_0_[6]\,
      I3 => \windowcount[9]_i_5__0_n_0\,
      I4 => \windowcount_reg_n_0_[8]\,
      O => \windowcount[8]_i_1__0_n_0\
    );
\windowcount[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F880088"
    )
        port map (
      I0 => \windowcount[9]_i_3__0_n_0\,
      I1 => \^start_align_i\,
      I2 => \windowcount[9]_i_4__0_n_0\,
      I3 => \^q\(3),
      I4 => \^end_handshake\,
      I5 => \^q\(2),
      O => windowcount
    );
\windowcount[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AAAAAA08000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \windowcount_reg_n_0_[8]\,
      I2 => \windowcount[9]_i_5__0_n_0\,
      I3 => \windowcount_reg_n_0_[6]\,
      I4 => \windowcount_reg_n_0_[7]\,
      I5 => \windowcount_reg_n_0_[9]\,
      O => \windowcount[9]_i_2__0_n_0\
    );
\windowcount[9]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \windowcount[9]_i_3__0_n_0\
    );
\windowcount[9]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEE0FFF"
    )
        port map (
      I0 => p_0_in12_in,
      I1 => eqOp0_out,
      I2 => p_0_in20_in,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \windowcount[9]_i_4__0_n_0\
    );
\windowcount[9]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \windowcount_reg_n_0_[4]\,
      I1 => \windowcount_reg_n_0_[0]\,
      I2 => \windowcount_reg_n_0_[1]\,
      I3 => \windowcount_reg_n_0_[3]\,
      I4 => \windowcount_reg_n_0_[2]\,
      I5 => \windowcount_reg_n_0_[5]\,
      O => \windowcount[9]_i_5__0_n_0\
    );
\windowcount_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => windowcount,
      CLR => \slv_reg4_reg[0]_rep__6\(2),
      D => \windowcount[0]_i_1__0_n_0\,
      Q => \windowcount_reg_n_0_[0]\
    );
\windowcount_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => windowcount,
      CLR => \slv_reg4_reg[0]_rep__6\(2),
      D => \windowcount[1]_i_1__0_n_0\,
      Q => \windowcount_reg_n_0_[1]\
    );
\windowcount_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => windowcount,
      CLR => \slv_reg4_reg[0]_rep__6\(2),
      D => \windowcount[2]_i_1__0_n_0\,
      Q => \windowcount_reg_n_0_[2]\
    );
\windowcount_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => windowcount,
      CLR => \slv_reg4_reg[0]_rep__6\(2),
      D => \windowcount[3]_i_1__0_n_0\,
      Q => \windowcount_reg_n_0_[3]\
    );
\windowcount_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => windowcount,
      CLR => \slv_reg4_reg[0]_rep__6\(2),
      D => \windowcount[4]_i_1__0_n_0\,
      Q => \windowcount_reg_n_0_[4]\
    );
\windowcount_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => windowcount,
      CLR => \slv_reg4_reg[0]_rep__6\(2),
      D => \windowcount[5]_i_1__0_n_0\,
      Q => \windowcount_reg_n_0_[5]\
    );
\windowcount_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => windowcount,
      CLR => \slv_reg4_reg[0]_rep__6\(2),
      D => \windowcount[6]_i_1__0_n_0\,
      Q => \windowcount_reg_n_0_[6]\
    );
\windowcount_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => windowcount,
      CLR => \slv_reg4_reg[0]_rep__6\(2),
      D => \windowcount[7]_i_1__0_n_0\,
      Q => \windowcount_reg_n_0_[7]\
    );
\windowcount_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => windowcount,
      CLR => \slv_reg4_reg[0]_rep__6\(2),
      D => \windowcount[8]_i_1__0_n_0\,
      Q => \windowcount_reg_n_0_[8]\
    );
\windowcount_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => windowcount,
      CLR => \slv_reg4_reg[0]_rep__6\(2),
      D => \windowcount[9]_i_2__0_n_0\,
      Q => \windowcount_reg_n_0_[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_iserdes_control_16 is
  port (
    start_align_i : out STD_LOGIC;
    end_handshake : out STD_LOGIC;
    \handshakestate_reg[0]_0\ : out STD_LOGIC;
    \selector_reg[0]_0\ : out STD_LOGIC;
    edge_tmp : out STD_LOGIC;
    edge_int_or : out STD_LOGIC;
    busy_align_i : out STD_LOGIC;
    ALIGN_BUSY53_out : out STD_LOGIC;
    REQ : out STD_LOGIC;
    CTRL_RESET : out STD_LOGIC;
    CTRL_INC : out STD_LOGIC;
    CTRL_CE : out STD_LOGIC;
    CTRL_BITSLIP : out STD_LOGIC;
    CTRL_SAMPLEINFIRSTBIT_i : out STD_LOGIC;
    SAMPLEINFIRSTBIT : out STD_LOGIC;
    CTRL_SAMPLEINLASTBIT_i : out STD_LOGIC;
    SAMPLEINLASTBIT : out STD_LOGIC;
    CTRL_SAMPLEINOTHERBIT_i_reg_0 : out STD_LOGIC;
    SAMPLEINOTHERBIT : out STD_LOGIC;
    CTRL_FIFO_RESET : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CTRL_SAMPLEINLASTBIT_i_reg_0 : out STD_LOGIC;
    CTRL_SAMPLEINFIRSTBIT_i_reg_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    CTRL_CE_reg_0 : out STD_LOGIC;
    CTRL_INC_reg_0 : out STD_LOGIC;
    CTRL_INC_reg_1 : out STD_LOGIC;
    CTRL_RESET_reg_0 : out STD_LOGIC;
    CTRL_RESET_reg_1 : out STD_LOGIC;
    CTRL_RESET_reg_2 : out STD_LOGIC;
    CTRL_SAMPLEINOTHERBIT_i : out STD_LOGIC;
    CTRL_SAMPLEINLASTBIT_i_reg_1 : out STD_LOGIC;
    CTRL_BITSLIP_reg_0 : out STD_LOGIC;
    \serdesseqstate_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \serdesseqstate_reg[0]_1\ : out STD_LOGIC;
    \serdesseqstate_reg[0]_2\ : out STD_LOGIC;
    \GenCntr_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \handshakestate_reg[0]_1\ : out STD_LOGIC;
    \handshakestate_reg[0]_2\ : out STD_LOGIC;
    vita_clk : in STD_LOGIC;
    \slv_reg4_reg[0]_rep__6\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    start_handshake_reg_0 : in STD_LOGIC;
    edge_int_or_reg_0 : in STD_LOGIC;
    start_align_i_reg_0 : in STD_LOGIC;
    \slv_reg4_reg[2]\ : in STD_LOGIC;
    ACK_reg : in STD_LOGIC;
    CTRL_RESET_reg_3 : in STD_LOGIC;
    \alignstate_reg[3]_0\ : in STD_LOGIC;
    \alignstate_reg[3]_1\ : in STD_LOGIC;
    \alignstate_reg[1]_0\ : in STD_LOGIC;
    \alignstate_reg[2]_0\ : in STD_LOGIC;
    CTRL_SAMPLEINFIRSTBIT_i_reg_1 : in STD_LOGIC;
    \alignstate_reg[2]_1\ : in STD_LOGIC;
    CTRL_SAMPLEINLASTBIT_i_reg_2 : in STD_LOGIC;
    \alignstate_reg[2]_2\ : in STD_LOGIC;
    CTRL_SAMPLEINOTHERBIT_i_reg_1 : in STD_LOGIC;
    \slv_reg4_reg[2]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg4_reg[2]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CTRL_DATA : in STD_LOGIC_VECTOR ( 9 downto 0 );
    D : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \slv_reg6_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \compare_reg[9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \compare_reg[8]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \CTRL_DATA_reg[6]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \compare_reg[7][9]\ : in STD_LOGIC;
    \compare_reg[3][9]\ : in STD_LOGIC;
    ACK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_iserdes_control_16 : entity is "iserdes_control";
end design_1_onsemi_vita_cam_0_0_iserdes_control_16;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_iserdes_control_16 is
  signal CTRL_BITSLIP_i_3_n_0 : STD_LOGIC;
  signal CTRL_CE_i_3_n_0 : STD_LOGIC;
  signal CTRL_INC_i_4_n_0 : STD_LOGIC;
  signal CTRL_RESET_i_5_n_0 : STD_LOGIC;
  signal CTRL_RESET_i_6_n_0 : STD_LOGIC;
  signal CTRL_RESET_i_7_n_0 : STD_LOGIC;
  signal CTRL_SAMPLEINFIRSTBIT_i_i_14_n_0 : STD_LOGIC;
  signal CTRL_SAMPLEINFIRSTBIT_i_i_4_n_0 : STD_LOGIC;
  signal CTRL_SAMPLEINFIRSTBIT_i_i_5_n_0 : STD_LOGIC;
  signal CTRL_SAMPLEINFIRSTBIT_i_i_7_n_0 : STD_LOGIC;
  signal \^ctrl_sampleinfirstbit_i_reg_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal CTRL_SAMPLEINFIRSTBIT_i_reg_i_6_n_1 : STD_LOGIC;
  signal CTRL_SAMPLEINFIRSTBIT_i_reg_i_6_n_2 : STD_LOGIC;
  signal CTRL_SAMPLEINFIRSTBIT_i_reg_i_6_n_3 : STD_LOGIC;
  signal \^ctrl_sampleinlastbit_i_reg_1\ : STD_LOGIC;
  signal GenCntr : STD_LOGIC;
  signal \GenCntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \GenCntr[0]_i_2_n_0\ : STD_LOGIC;
  signal \GenCntr[0]_i_3_n_0\ : STD_LOGIC;
  signal \GenCntr[10]_i_1_n_0\ : STD_LOGIC;
  signal \GenCntr[11]_i_1_n_0\ : STD_LOGIC;
  signal \GenCntr[12]_i_1_n_0\ : STD_LOGIC;
  signal \GenCntr[12]_i_3_n_0\ : STD_LOGIC;
  signal \GenCntr[12]_i_4_n_0\ : STD_LOGIC;
  signal \GenCntr[12]_i_5_n_0\ : STD_LOGIC;
  signal \GenCntr[12]_i_6_n_0\ : STD_LOGIC;
  signal \GenCntr[13]_i_1_n_0\ : STD_LOGIC;
  signal \GenCntr[14]_i_1_n_0\ : STD_LOGIC;
  signal \GenCntr[14]_i_2_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_10_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_11_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_13_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_14_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_15_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_17_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_18_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_19_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_2_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_3_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_4_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_5_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_6_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_7_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_8_n_0\ : STD_LOGIC;
  signal \GenCntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \GenCntr[1]_i_2_n_0\ : STD_LOGIC;
  signal \GenCntr[1]_i_3_n_0\ : STD_LOGIC;
  signal \GenCntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \GenCntr[2]_i_2_n_0\ : STD_LOGIC;
  signal \GenCntr[2]_i_3_n_0\ : STD_LOGIC;
  signal \GenCntr[2]_i_4_n_0\ : STD_LOGIC;
  signal \GenCntr[3]_i_1_n_0\ : STD_LOGIC;
  signal \GenCntr[3]_i_2_n_0\ : STD_LOGIC;
  signal \GenCntr[3]_i_3_n_0\ : STD_LOGIC;
  signal \GenCntr[4]_i_10_n_0\ : STD_LOGIC;
  signal \GenCntr[4]_i_1_n_0\ : STD_LOGIC;
  signal \GenCntr[4]_i_2_n_0\ : STD_LOGIC;
  signal \GenCntr[4]_i_4_n_0\ : STD_LOGIC;
  signal \GenCntr[4]_i_5_n_0\ : STD_LOGIC;
  signal \GenCntr[4]_i_6_n_0\ : STD_LOGIC;
  signal \GenCntr[4]_i_7_n_0\ : STD_LOGIC;
  signal \GenCntr[4]_i_8_n_0\ : STD_LOGIC;
  signal \GenCntr[4]_i_9_n_0\ : STD_LOGIC;
  signal \GenCntr[5]_i_1_n_0\ : STD_LOGIC;
  signal \GenCntr[5]_i_2_n_0\ : STD_LOGIC;
  signal \GenCntr[5]_i_3_n_0\ : STD_LOGIC;
  signal \GenCntr[6]_i_1_n_0\ : STD_LOGIC;
  signal \GenCntr[6]_i_2_n_0\ : STD_LOGIC;
  signal \GenCntr[6]_i_3_n_0\ : STD_LOGIC;
  signal \GenCntr[7]_i_1_n_0\ : STD_LOGIC;
  signal \GenCntr[7]_i_2_n_0\ : STD_LOGIC;
  signal \GenCntr[7]_i_3_n_0\ : STD_LOGIC;
  signal \GenCntr[8]_i_10_n_0\ : STD_LOGIC;
  signal \GenCntr[8]_i_1_n_0\ : STD_LOGIC;
  signal \GenCntr[8]_i_2_n_0\ : STD_LOGIC;
  signal \GenCntr[8]_i_3_n_0\ : STD_LOGIC;
  signal \GenCntr[8]_i_5_n_0\ : STD_LOGIC;
  signal \GenCntr[8]_i_6_n_0\ : STD_LOGIC;
  signal \GenCntr[8]_i_7_n_0\ : STD_LOGIC;
  signal \GenCntr[8]_i_8_n_0\ : STD_LOGIC;
  signal \GenCntr[8]_i_9_n_0\ : STD_LOGIC;
  signal \GenCntr[9]_i_1_n_0\ : STD_LOGIC;
  signal \GenCntr[9]_i_2_n_0\ : STD_LOGIC;
  signal \GenCntr[9]_i_3_n_0\ : STD_LOGIC;
  signal \GenCntr[9]_i_4_n_0\ : STD_LOGIC;
  signal \GenCntr[9]_i_5_n_0\ : STD_LOGIC;
  signal \GenCntr[9]_i_6_n_0\ : STD_LOGIC;
  signal \GenCntr_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \GenCntr_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \GenCntr_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \GenCntr_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \GenCntr_reg[15]_i_12_n_1\ : STD_LOGIC;
  signal \GenCntr_reg[15]_i_12_n_2\ : STD_LOGIC;
  signal \GenCntr_reg[15]_i_12_n_3\ : STD_LOGIC;
  signal \GenCntr_reg[15]_i_9_n_2\ : STD_LOGIC;
  signal \GenCntr_reg[15]_i_9_n_3\ : STD_LOGIC;
  signal \GenCntr_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \GenCntr_reg[4]_i_3_n_1\ : STD_LOGIC;
  signal \GenCntr_reg[4]_i_3_n_2\ : STD_LOGIC;
  signal \GenCntr_reg[4]_i_3_n_3\ : STD_LOGIC;
  signal \GenCntr_reg[8]_i_4_n_0\ : STD_LOGIC;
  signal \GenCntr_reg[8]_i_4_n_1\ : STD_LOGIC;
  signal \GenCntr_reg[8]_i_4_n_2\ : STD_LOGIC;
  signal \GenCntr_reg[8]_i_4_n_3\ : STD_LOGIC;
  signal \GenCntr_reg_n_0_[10]\ : STD_LOGIC;
  signal \GenCntr_reg_n_0_[11]\ : STD_LOGIC;
  signal \GenCntr_reg_n_0_[12]\ : STD_LOGIC;
  signal \GenCntr_reg_n_0_[13]\ : STD_LOGIC;
  signal \GenCntr_reg_n_0_[14]\ : STD_LOGIC;
  signal \GenCntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \GenCntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \GenCntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \GenCntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \GenCntr_reg_n_0_[7]\ : STD_LOGIC;
  signal \GenCntr_reg_n_0_[8]\ : STD_LOGIC;
  signal \GenCntr_reg_n_0_[9]\ : STD_LOGIC;
  signal Maxcount : STD_LOGIC;
  signal \Maxcount[0]_i_1_n_0\ : STD_LOGIC;
  signal \Maxcount[10]_i_2_n_0\ : STD_LOGIC;
  signal \Maxcount[10]_i_3_n_0\ : STD_LOGIC;
  signal \Maxcount[10]_i_4_n_0\ : STD_LOGIC;
  signal \Maxcount[10]_i_5_n_0\ : STD_LOGIC;
  signal \Maxcount[10]_i_6_n_0\ : STD_LOGIC;
  signal \Maxcount[10]_i_7_n_0\ : STD_LOGIC;
  signal \Maxcount[1]_i_1_n_0\ : STD_LOGIC;
  signal \Maxcount[2]_i_1_n_0\ : STD_LOGIC;
  signal \Maxcount[3]_i_1_n_0\ : STD_LOGIC;
  signal \Maxcount[4]_i_1_n_0\ : STD_LOGIC;
  signal \Maxcount[4]_i_2_n_0\ : STD_LOGIC;
  signal \Maxcount[5]_i_1_n_0\ : STD_LOGIC;
  signal \Maxcount[6]_i_1_n_0\ : STD_LOGIC;
  signal \Maxcount[7]_i_1_n_0\ : STD_LOGIC;
  signal \Maxcount[8]_i_1_n_0\ : STD_LOGIC;
  signal \Maxcount[8]_i_2_n_0\ : STD_LOGIC;
  signal \Maxcount[9]_i_1_n_0\ : STD_LOGIC;
  signal \Maxcount[9]_i_2_n_0\ : STD_LOGIC;
  signal \Maxcount[9]_i_3_n_0\ : STD_LOGIC;
  signal \Maxcount_reg_n_0_[0]\ : STD_LOGIC;
  signal \Maxcount_reg_n_0_[1]\ : STD_LOGIC;
  signal \Maxcount_reg_n_0_[2]\ : STD_LOGIC;
  signal \Maxcount_reg_n_0_[3]\ : STD_LOGIC;
  signal \Maxcount_reg_n_0_[4]\ : STD_LOGIC;
  signal \Maxcount_reg_n_0_[5]\ : STD_LOGIC;
  signal \Maxcount_reg_n_0_[6]\ : STD_LOGIC;
  signal \Maxcount_reg_n_0_[7]\ : STD_LOGIC;
  signal \Maxcount_reg_n_0_[8]\ : STD_LOGIC;
  signal \Maxcount_reg_n_0_[9]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \SerdesCntr[12]_i_3_n_0\ : STD_LOGIC;
  signal \SerdesCntr[12]_i_4_n_0\ : STD_LOGIC;
  signal \SerdesCntr[12]_i_5_n_0\ : STD_LOGIC;
  signal \SerdesCntr[12]_i_6_n_0\ : STD_LOGIC;
  signal \SerdesCntr[15]_i_5_n_0\ : STD_LOGIC;
  signal \SerdesCntr[15]_i_6_n_0\ : STD_LOGIC;
  signal \SerdesCntr[4]_i_3_n_0\ : STD_LOGIC;
  signal \SerdesCntr[4]_i_4_n_0\ : STD_LOGIC;
  signal \SerdesCntr[4]_i_5_n_0\ : STD_LOGIC;
  signal \SerdesCntr[4]_i_6_n_0\ : STD_LOGIC;
  signal \SerdesCntr[8]_i_3_n_0\ : STD_LOGIC;
  signal \SerdesCntr[8]_i_4_n_0\ : STD_LOGIC;
  signal \SerdesCntr[8]_i_5_n_0\ : STD_LOGIC;
  signal \SerdesCntr[8]_i_6_n_0\ : STD_LOGIC;
  signal \SerdesCntr_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \SerdesCntr_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \SerdesCntr_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \SerdesCntr_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \SerdesCntr_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \SerdesCntr_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \SerdesCntr_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \SerdesCntr_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \SerdesCntr_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \SerdesCntr_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \SerdesCntr_reg[15]_i_3_n_5\ : STD_LOGIC;
  signal \SerdesCntr_reg[15]_i_3_n_6\ : STD_LOGIC;
  signal \SerdesCntr_reg[15]_i_3_n_7\ : STD_LOGIC;
  signal \SerdesCntr_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \SerdesCntr_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \SerdesCntr_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \SerdesCntr_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \SerdesCntr_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \SerdesCntr_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \SerdesCntr_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \SerdesCntr_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \SerdesCntr_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \SerdesCntr_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \SerdesCntr_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \SerdesCntr_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \SerdesCntr_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \SerdesCntr_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \SerdesCntr_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \SerdesCntr_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[10]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[11]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[12]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[13]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[14]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[7]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[8]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[9]\ : STD_LOGIC;
  signal \TimeOutCntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \TimeOutCntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \TimeOutCntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \TimeOutCntr[3]_i_1_n_0\ : STD_LOGIC;
  signal \TimeOutCntr[4]_i_1_n_0\ : STD_LOGIC;
  signal \TimeOutCntr[5]_i_1_n_0\ : STD_LOGIC;
  signal \TimeOutCntr[5]_i_2_n_0\ : STD_LOGIC;
  signal \TimeOutCntr[5]_i_3_n_0\ : STD_LOGIC;
  signal \TimeOutCntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \TimeOutCntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \TimeOutCntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \TimeOutCntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \TimeOutCntr_reg_n_0_[4]\ : STD_LOGIC;
  signal alignstate : STD_LOGIC;
  signal \alignstate[0]_i_1_n_0\ : STD_LOGIC;
  signal \alignstate[0]_i_2_n_0\ : STD_LOGIC;
  signal \alignstate[0]_i_3_n_0\ : STD_LOGIC;
  signal \alignstate[1]_i_1_n_0\ : STD_LOGIC;
  signal \alignstate[1]_i_2_n_0\ : STD_LOGIC;
  signal \alignstate[1]_i_3_n_0\ : STD_LOGIC;
  signal \alignstate[1]_i_4_n_0\ : STD_LOGIC;
  signal \alignstate[1]_i_5_n_0\ : STD_LOGIC;
  signal \alignstate[1]_i_6_n_0\ : STD_LOGIC;
  signal \alignstate[2]_i_1_n_0\ : STD_LOGIC;
  signal \alignstate[2]_i_2_n_0\ : STD_LOGIC;
  signal \alignstate[2]_i_4_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_10_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_11_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_12_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_13_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_14_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_15_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_16_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_17_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_18_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_19_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_2_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_3_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_4_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_5_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_6_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_9_n_0\ : STD_LOGIC;
  signal \alignstate_reg[3]_i_7_n_1\ : STD_LOGIC;
  signal \alignstate_reg[3]_i_7_n_2\ : STD_LOGIC;
  signal \alignstate_reg[3]_i_7_n_3\ : STD_LOGIC;
  signal \alignstate_reg[3]_i_8_n_1\ : STD_LOGIC;
  signal \alignstate_reg[3]_i_8_n_2\ : STD_LOGIC;
  signal \alignstate_reg[3]_i_8_n_3\ : STD_LOGIC;
  signal \^busy_align_i\ : STD_LOGIC;
  signal data5 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal data_init : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal edge_init : STD_LOGIC;
  signal \edge_init_reg_n_0_[0]\ : STD_LOGIC;
  signal \edge_init_reg_n_0_[1]\ : STD_LOGIC;
  signal \edge_init_reg_n_0_[2]\ : STD_LOGIC;
  signal \edge_init_reg_n_0_[3]\ : STD_LOGIC;
  signal \edge_init_reg_n_0_[4]\ : STD_LOGIC;
  signal \edge_init_reg_n_0_[5]\ : STD_LOGIC;
  signal \edge_init_reg_n_0_[6]\ : STD_LOGIC;
  signal \edge_init_reg_n_0_[7]\ : STD_LOGIC;
  signal \edge_init_reg_n_0_[8]\ : STD_LOGIC;
  signal \^edge_int_or\ : STD_LOGIC;
  signal \^end_handshake\ : STD_LOGIC;
  signal end_handshake_i_1_n_0 : STD_LOGIC;
  signal eqOp0_out : STD_LOGIC;
  signal eqOp2_out : STD_LOGIC;
  signal eqOp3_out : STD_LOGIC;
  signal \handshakestate[0]_i_1_n_0\ : STD_LOGIC;
  signal \handshakestate[1]_i_1_n_0\ : STD_LOGIC;
  signal \^handshakestate_reg[0]_0\ : STD_LOGIC;
  signal \^handshakestate_reg[0]_1\ : STD_LOGIC;
  signal \^handshakestate_reg[0]_2\ : STD_LOGIC;
  signal neqOp : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_in12_in : STD_LOGIC;
  signal p_0_in16_in : STD_LOGIC;
  signal p_0_in20_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  signal retrycntr : STD_LOGIC;
  signal \retrycntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \retrycntr[10]_i_1_n_0\ : STD_LOGIC;
  signal \retrycntr[11]_i_1_n_0\ : STD_LOGIC;
  signal \retrycntr[12]_i_1_n_0\ : STD_LOGIC;
  signal \retrycntr[12]_i_3_n_0\ : STD_LOGIC;
  signal \retrycntr[12]_i_4_n_0\ : STD_LOGIC;
  signal \retrycntr[12]_i_5_n_0\ : STD_LOGIC;
  signal \retrycntr[12]_i_6_n_0\ : STD_LOGIC;
  signal \retrycntr[13]_i_1_n_0\ : STD_LOGIC;
  signal \retrycntr[14]_i_1_n_0\ : STD_LOGIC;
  signal \retrycntr[15]_i_2_n_0\ : STD_LOGIC;
  signal \retrycntr[15]_i_3_n_0\ : STD_LOGIC;
  signal \retrycntr[15]_i_4_n_0\ : STD_LOGIC;
  signal \retrycntr[15]_i_5_n_0\ : STD_LOGIC;
  signal \retrycntr[15]_i_7_n_0\ : STD_LOGIC;
  signal \retrycntr[15]_i_8_n_0\ : STD_LOGIC;
  signal \retrycntr[15]_i_9_n_0\ : STD_LOGIC;
  signal \retrycntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \retrycntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \retrycntr[3]_i_1_n_0\ : STD_LOGIC;
  signal \retrycntr[4]_i_1_n_0\ : STD_LOGIC;
  signal \retrycntr[4]_i_3_n_0\ : STD_LOGIC;
  signal \retrycntr[4]_i_4_n_0\ : STD_LOGIC;
  signal \retrycntr[4]_i_5_n_0\ : STD_LOGIC;
  signal \retrycntr[4]_i_6_n_0\ : STD_LOGIC;
  signal \retrycntr[5]_i_1_n_0\ : STD_LOGIC;
  signal \retrycntr[6]_i_1_n_0\ : STD_LOGIC;
  signal \retrycntr[7]_i_1_n_0\ : STD_LOGIC;
  signal \retrycntr[8]_i_1_n_0\ : STD_LOGIC;
  signal \retrycntr[8]_i_3_n_0\ : STD_LOGIC;
  signal \retrycntr[8]_i_4_n_0\ : STD_LOGIC;
  signal \retrycntr[8]_i_5_n_0\ : STD_LOGIC;
  signal \retrycntr[8]_i_6_n_0\ : STD_LOGIC;
  signal \retrycntr[9]_i_1_n_0\ : STD_LOGIC;
  signal \retrycntr_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \retrycntr_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \retrycntr_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \retrycntr_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \retrycntr_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \retrycntr_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \retrycntr_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \retrycntr_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \retrycntr_reg[15]_i_6_n_2\ : STD_LOGIC;
  signal \retrycntr_reg[15]_i_6_n_3\ : STD_LOGIC;
  signal \retrycntr_reg[15]_i_6_n_5\ : STD_LOGIC;
  signal \retrycntr_reg[15]_i_6_n_6\ : STD_LOGIC;
  signal \retrycntr_reg[15]_i_6_n_7\ : STD_LOGIC;
  signal \retrycntr_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \retrycntr_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \retrycntr_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \retrycntr_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \retrycntr_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \retrycntr_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \retrycntr_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \retrycntr_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \retrycntr_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \retrycntr_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \retrycntr_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \retrycntr_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \retrycntr_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \retrycntr_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \retrycntr_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \retrycntr_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[10]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[11]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[12]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[13]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[14]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[7]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[8]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[9]\ : STD_LOGIC;
  signal selector : STD_LOGIC;
  signal \selector[0]_i_1_n_0\ : STD_LOGIC;
  signal \^selector_reg[0]_0\ : STD_LOGIC;
  signal serdesseqstate : STD_LOGIC;
  signal \serdesseqstate[0]_i_1_n_0\ : STD_LOGIC;
  signal \serdesseqstate[1]_i_1_n_0\ : STD_LOGIC;
  signal \^serdesseqstate_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^serdesseqstate_reg[0]_1\ : STD_LOGIC;
  signal \^serdesseqstate_reg[0]_2\ : STD_LOGIC;
  signal \^start_align_i\ : STD_LOGIC;
  signal start_handshake : STD_LOGIC;
  signal start_handshake_i_2_n_0 : STD_LOGIC;
  signal start_handshake_i_3_n_0 : STD_LOGIC;
  signal start_handshake_i_4_n_0 : STD_LOGIC;
  signal windowcount : STD_LOGIC;
  signal \windowcount[0]_i_1_n_0\ : STD_LOGIC;
  signal \windowcount[1]_i_1_n_0\ : STD_LOGIC;
  signal \windowcount[2]_i_1_n_0\ : STD_LOGIC;
  signal \windowcount[3]_i_1_n_0\ : STD_LOGIC;
  signal \windowcount[4]_i_1_n_0\ : STD_LOGIC;
  signal \windowcount[5]_i_1_n_0\ : STD_LOGIC;
  signal \windowcount[5]_i_2_n_0\ : STD_LOGIC;
  signal \windowcount[6]_i_1_n_0\ : STD_LOGIC;
  signal \windowcount[7]_i_1_n_0\ : STD_LOGIC;
  signal \windowcount[8]_i_1_n_0\ : STD_LOGIC;
  signal \windowcount[9]_i_2_n_0\ : STD_LOGIC;
  signal \windowcount[9]_i_3_n_0\ : STD_LOGIC;
  signal \windowcount[9]_i_4_n_0\ : STD_LOGIC;
  signal \windowcount[9]_i_5_n_0\ : STD_LOGIC;
  signal \windowcount_reg_n_0_[0]\ : STD_LOGIC;
  signal \windowcount_reg_n_0_[1]\ : STD_LOGIC;
  signal \windowcount_reg_n_0_[2]\ : STD_LOGIC;
  signal \windowcount_reg_n_0_[3]\ : STD_LOGIC;
  signal \windowcount_reg_n_0_[4]\ : STD_LOGIC;
  signal \windowcount_reg_n_0_[5]\ : STD_LOGIC;
  signal \windowcount_reg_n_0_[6]\ : STD_LOGIC;
  signal \windowcount_reg_n_0_[7]\ : STD_LOGIC;
  signal \windowcount_reg_n_0_[8]\ : STD_LOGIC;
  signal \windowcount_reg_n_0_[9]\ : STD_LOGIC;
  signal NLW_CTRL_SAMPLEINFIRSTBIT_i_reg_i_6_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_GenCntr_reg[15]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_GenCntr_reg[15]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_GenCntr_reg[15]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_SerdesCntr_reg[15]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_SerdesCntr_reg[15]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_alignstate_reg[3]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_alignstate_reg[3]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_retrycntr_reg[15]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_retrycntr_reg[15]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of CTRL_BITSLIP_i_3 : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of CTRL_CE_i_3 : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of CTRL_RESET_i_5 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of CTRL_RESET_i_6 : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of CTRL_SAMPLEINFIRSTBIT_i_i_11 : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of CTRL_SAMPLEINFIRSTBIT_i_i_14 : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \GenCntr[0]_i_2\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \GenCntr[10]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \GenCntr[11]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \GenCntr[12]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \GenCntr[13]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \GenCntr[14]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \GenCntr[14]_i_2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \GenCntr[15]_i_10\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \GenCntr[15]_i_11\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \GenCntr[15]_i_4\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \GenCntr[15]_i_7\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \GenCntr[15]_i_8\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \GenCntr[4]_i_10\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \GenCntr[4]_i_2\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \GenCntr[4]_i_9\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \GenCntr[5]_i_3\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \GenCntr[6]_i_3\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \GenCntr[8]_i_2\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \GenCntr[8]_i_3\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \GenCntr[8]_i_5\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \GenCntr[9]_i_2\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \GenCntr[9]_i_3\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \GenCntr[9]_i_4\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \GenCntr[9]_i_6\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \Maxcount[10]_i_3\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \Maxcount[10]_i_6\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \Maxcount[10]_i_7\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \Maxcount[2]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \Maxcount[3]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \Maxcount[4]_i_2\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \Maxcount[6]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \Maxcount[7]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \Maxcount[9]_i_3\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \SerdesCntr[0]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \SerdesCntr[10]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \SerdesCntr[11]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \SerdesCntr[12]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \SerdesCntr[13]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \SerdesCntr[14]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \SerdesCntr[15]_i_2\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \SerdesCntr[1]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \SerdesCntr[2]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \SerdesCntr[3]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \SerdesCntr[4]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \SerdesCntr[5]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \SerdesCntr[6]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \SerdesCntr[7]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \SerdesCntr[8]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \SerdesCntr[9]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \TimeOutCntr[0]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \TimeOutCntr[2]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \TimeOutCntr[3]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \TimeOutCntr[5]_i_3\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \alignstate[0]_i_2\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \alignstate[1]_i_3\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \alignstate[1]_i_4\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \alignstate[1]_i_6\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \alignstate[3]_i_4\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \handshakestate[0]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \handshakestate[1]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \retrycntr[0]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \retrycntr[10]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \retrycntr[11]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \retrycntr[12]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \retrycntr[13]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \retrycntr[14]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \retrycntr[15]_i_3\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \retrycntr[15]_i_4\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \retrycntr[15]_i_5\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \retrycntr[1]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \retrycntr[2]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \retrycntr[3]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \retrycntr[4]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \retrycntr[5]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \retrycntr[6]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \retrycntr[7]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \retrycntr[8]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \retrycntr[9]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \serdesseqstate[0]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \serdesseqstate[1]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of start_handshake_i_1 : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \windowcount[1]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \windowcount[2]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \windowcount[3]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \windowcount[5]_i_2\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \windowcount[6]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \windowcount[7]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \windowcount[8]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \windowcount[9]_i_3\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \windowcount[9]_i_4\ : label is "soft_lutpair91";
begin
  CTRL_SAMPLEINFIRSTBIT_i_reg_0(2 downto 0) <= \^ctrl_sampleinfirstbit_i_reg_0\(2 downto 0);
  CTRL_SAMPLEINLASTBIT_i_reg_1 <= \^ctrl_sampleinlastbit_i_reg_1\;
  Q(3 downto 0) <= \^q\(3 downto 0);
  busy_align_i <= \^busy_align_i\;
  edge_int_or <= \^edge_int_or\;
  end_handshake <= \^end_handshake\;
  \handshakestate_reg[0]_0\ <= \^handshakestate_reg[0]_0\;
  \handshakestate_reg[0]_1\ <= \^handshakestate_reg[0]_1\;
  \handshakestate_reg[0]_2\ <= \^handshakestate_reg[0]_2\;
  \selector_reg[0]_0\ <= \^selector_reg[0]_0\;
  \serdesseqstate_reg[0]_0\(0) <= \^serdesseqstate_reg[0]_0\(0);
  \serdesseqstate_reg[0]_1\ <= \^serdesseqstate_reg[0]_1\;
  \serdesseqstate_reg[0]_2\ <= \^serdesseqstate_reg[0]_2\;
  start_align_i <= \^start_align_i\;
ALIGN_BUSY_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AR(1),
      D => \slv_reg4_reg[2]\,
      Q => ALIGN_BUSY53_out
    );
CTRL_BITSLIP_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000FF2000000000"
    )
        port map (
      I0 => \^end_handshake\,
      I1 => p_0_in20_in,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => CO(0),
      I5 => CTRL_BITSLIP_i_3_n_0,
      O => CTRL_BITSLIP_reg_0
    );
CTRL_BITSLIP_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => CTRL_BITSLIP_i_3_n_0
    );
CTRL_BITSLIP_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AR(1),
      D => \alignstate_reg[1]_0\,
      Q => CTRL_BITSLIP
    );
CTRL_CE_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000075757F75"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^end_handshake\,
      I2 => \^q\(0),
      I3 => p_0_in12_in,
      I4 => eqOp0_out,
      I5 => CTRL_CE_i_3_n_0,
      O => CTRL_CE_reg_0
    );
CTRL_CE_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"31003111"
    )
        port map (
      I0 => eqOp2_out,
      I1 => \^q\(1),
      I2 => p_0_in20_in,
      I3 => \^q\(0),
      I4 => p_0_in12_in,
      O => CTRL_CE_i_3_n_0
    );
CTRL_CE_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => \alignstate_reg[3]_1\,
      Q => CTRL_CE
    );
CTRL_FIFO_RESET_reg: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \slv_reg4_reg[2]_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(1),
      Q => CTRL_FIFO_RESET
    );
CTRL_INC_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFE0FFFFEFE0C0C"
    )
        port map (
      I0 => eqOp0_out,
      I1 => p_0_in12_in,
      I2 => \^q\(0),
      I3 => p_0_in20_in,
      I4 => \^q\(1),
      I5 => eqOp2_out,
      O => CTRL_INC_reg_0
    );
CTRL_INC_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF04000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^end_handshake\,
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => CTRL_INC_i_4_n_0,
      O => CTRL_INC_reg_1
    );
CTRL_INC_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F000F000C00050"
    )
        port map (
      I0 => \^edge_int_or\,
      I1 => neqOp,
      I2 => \alignstate[0]_i_2_n_0\,
      I3 => p_0_in12_in,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => CTRL_INC_i_4_n_0
    );
CTRL_INC_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AR(1),
      D => \alignstate_reg[3]_0\,
      Q => CTRL_INC
    );
CTRL_RESET_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6745000000000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^edge_int_or\,
      I3 => neqOp,
      I4 => \alignstate[0]_i_2_n_0\,
      I5 => p_0_in12_in,
      O => CTRL_RESET_reg_0
    );
CTRL_RESET_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F004400000044"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^start_align_i\,
      I2 => \GenCntr[15]_i_11_n_0\,
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => CTRL_RESET_i_5_n_0,
      O => CTRL_RESET_reg_1
    );
CTRL_RESET_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5500F700"
    )
        port map (
      I0 => CTRL_RESET_i_6_n_0,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => CTRL_RESET_i_7_n_0,
      I5 => start_handshake_i_2_n_0,
      O => CTRL_RESET_reg_2
    );
CTRL_RESET_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in12_in,
      I1 => \^q\(0),
      O => CTRL_RESET_i_5_n_0
    );
CTRL_RESET_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD5FFFF"
    )
        port map (
      I0 => \^end_handshake\,
      I1 => \^q\(0),
      I2 => p_0_in20_in,
      I3 => \^q\(2),
      I4 => \^q\(1),
      O => CTRL_RESET_i_6_n_0
    );
CTRL_RESET_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CCFFAF000F0F0F"
    )
        port map (
      I0 => p_0_in20_in,
      I1 => CO(0),
      I2 => \^end_handshake\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \^q\(2),
      O => CTRL_RESET_i_7_n_0
    );
CTRL_RESET_reg: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => CTRL_RESET_reg_3,
      PRE => \slv_reg4_reg[0]_rep__6\(1),
      Q => CTRL_RESET
    );
CTRL_SAMPLEINFIRSTBIT_i_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ctrl_sampleinfirstbit_i_reg_0\(0),
      I1 => \^ctrl_sampleinfirstbit_i_reg_0\(2),
      I2 => \GenCntr_reg_n_0_[2]\,
      O => \^ctrl_sampleinlastbit_i_reg_1\
    );
CTRL_SAMPLEINFIRSTBIT_i_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4540757F"
    )
        port map (
      I0 => \compare_reg[9]_0\(0),
      I1 => \^ctrl_sampleinfirstbit_i_reg_0\(0),
      I2 => \^ctrl_sampleinfirstbit_i_reg_0\(2),
      I3 => \GenCntr_reg_n_0_[2]\,
      I4 => \compare_reg[8]_1\(0),
      O => CTRL_SAMPLEINFIRSTBIT_i_i_14_n_0
    );
CTRL_SAMPLEINFIRSTBIT_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => CTRL_SAMPLEINFIRSTBIT_i_i_4_n_0,
      I1 => CTRL_SAMPLEINFIRSTBIT_i_i_5_n_0,
      I2 => \GenCntr_reg_n_0_[8]\,
      I3 => \GenCntr_reg_n_0_[10]\,
      I4 => \GenCntr_reg_n_0_[9]\,
      I5 => \GenCntr_reg_n_0_[11]\,
      O => CTRL_SAMPLEINLASTBIT_i_reg_0
    );
CTRL_SAMPLEINFIRSTBIT_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAEAA"
    )
        port map (
      I0 => \retrycntr[15]_i_5_n_0\,
      I1 => \^q\(2),
      I2 => p_0_in20_in,
      I3 => eqOp3_out,
      I4 => \^q\(3),
      I5 => \GenCntr[9]_i_2_n_0\,
      O => CTRL_SAMPLEINOTHERBIT_i
    );
CTRL_SAMPLEINFIRSTBIT_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[5]\,
      I1 => \GenCntr_reg_n_0_[4]\,
      I2 => \GenCntr_reg_n_0_[7]\,
      I3 => \GenCntr_reg_n_0_[6]\,
      I4 => \^ctrl_sampleinfirstbit_i_reg_0\(1),
      I5 => \GenCntr_reg_n_0_[2]\,
      O => CTRL_SAMPLEINFIRSTBIT_i_i_4_n_0
    );
CTRL_SAMPLEINFIRSTBIT_i_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[13]\,
      I1 => \GenCntr_reg_n_0_[14]\,
      I2 => \GenCntr_reg_n_0_[12]\,
      I3 => p_0_in20_in,
      O => CTRL_SAMPLEINFIRSTBIT_i_i_5_n_0
    );
CTRL_SAMPLEINFIRSTBIT_i_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D8FFD8FF270027"
    )
        port map (
      I0 => \^ctrl_sampleinlastbit_i_reg_1\,
      I1 => \compare_reg[7][9]\,
      I2 => \compare_reg[3][9]\,
      I3 => \^ctrl_sampleinfirstbit_i_reg_0\(2),
      I4 => CTRL_SAMPLEINFIRSTBIT_i_i_14_n_0,
      I5 => CTRL_DATA(9),
      O => CTRL_SAMPLEINFIRSTBIT_i_i_7_n_0
    );
CTRL_SAMPLEINFIRSTBIT_i_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => \alignstate_reg[2]_0\,
      Q => CTRL_SAMPLEINFIRSTBIT_i
    );
CTRL_SAMPLEINFIRSTBIT_i_reg_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => eqOp3_out,
      CO(2) => CTRL_SAMPLEINFIRSTBIT_i_reg_i_6_n_1,
      CO(1) => CTRL_SAMPLEINFIRSTBIT_i_reg_i_6_n_2,
      CO(0) => CTRL_SAMPLEINFIRSTBIT_i_reg_i_6_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_CTRL_SAMPLEINFIRSTBIT_i_reg_i_6_O_UNCONNECTED(3 downto 0),
      S(3) => CTRL_SAMPLEINFIRSTBIT_i_i_7_n_0,
      S(2 downto 0) => \CTRL_DATA_reg[6]\(2 downto 0)
    );
\CTRL_SAMPLEINFIRSTBIT_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AR(1),
      D => CTRL_SAMPLEINFIRSTBIT_i_reg_1,
      Q => SAMPLEINFIRSTBIT
    );
CTRL_SAMPLEINLASTBIT_i_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => \alignstate_reg[2]_1\,
      Q => CTRL_SAMPLEINLASTBIT_i
    );
\CTRL_SAMPLEINLASTBIT_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AR(1),
      D => CTRL_SAMPLEINLASTBIT_i_reg_2,
      Q => SAMPLEINLASTBIT
    );
CTRL_SAMPLEINOTHERBIT_i_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => \alignstate_reg[2]_2\,
      Q => CTRL_SAMPLEINOTHERBIT_i_reg_0
    );
\CTRL_SAMPLEINOTHERBIT_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AR(1),
      D => CTRL_SAMPLEINOTHERBIT_i_reg_1,
      Q => SAMPLEINOTHERBIT
    );
\GenCntr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55540000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \slv_reg6_reg[9]\(0),
      I4 => \GenCntr[0]_i_2_n_0\,
      I5 => \GenCntr[0]_i_3_n_0\,
      O => \GenCntr[0]_i_1_n_0\
    );
\GenCntr[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F3FFF1F"
    )
        port map (
      I0 => neqOp,
      I1 => \^ctrl_sampleinfirstbit_i_reg_0\(0),
      I2 => \^q\(2),
      I3 => p_0_in20_in,
      I4 => \^q\(1),
      O => \GenCntr[0]_i_2_n_0\
    );
\GenCntr[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC000000FEAAFEAA"
    )
        port map (
      I0 => \GenCntr[4]_i_9_n_0\,
      I1 => \GenCntr[9]_i_2_n_0\,
      I2 => \windowcount_reg_n_0_[1]\,
      I3 => \GenCntr[9]_i_4_n_0\,
      I4 => \GenCntr[15]_i_10_n_0\,
      I5 => \^ctrl_sampleinfirstbit_i_reg_0\(0),
      O => \GenCntr[0]_i_3_n_0\
    );
\GenCntr[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \GenCntr[15]_i_7_n_0\,
      I1 => \^q\(3),
      I2 => data5(10),
      I3 => \GenCntr[14]_i_2_n_0\,
      O => \GenCntr[10]_i_1_n_0\
    );
\GenCntr[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \GenCntr[15]_i_7_n_0\,
      I1 => \^q\(3),
      I2 => data5(11),
      I3 => \GenCntr[14]_i_2_n_0\,
      O => \GenCntr[11]_i_1_n_0\
    );
\GenCntr[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \GenCntr[15]_i_7_n_0\,
      I1 => \^q\(3),
      I2 => data5(12),
      I3 => \GenCntr[14]_i_2_n_0\,
      O => \GenCntr[12]_i_1_n_0\
    );
\GenCntr[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[12]\,
      O => \GenCntr[12]_i_3_n_0\
    );
\GenCntr[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[11]\,
      O => \GenCntr[12]_i_4_n_0\
    );
\GenCntr[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[10]\,
      O => \GenCntr[12]_i_5_n_0\
    );
\GenCntr[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[9]\,
      O => \GenCntr[12]_i_6_n_0\
    );
\GenCntr[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \GenCntr[15]_i_7_n_0\,
      I1 => \^q\(3),
      I2 => data5(13),
      I3 => \GenCntr[14]_i_2_n_0\,
      O => \GenCntr[13]_i_1_n_0\
    );
\GenCntr[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \GenCntr[15]_i_7_n_0\,
      I1 => \^q\(3),
      I2 => data5(14),
      I3 => \GenCntr[14]_i_2_n_0\,
      O => \GenCntr[14]_i_1_n_0\
    );
\GenCntr[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080A2222"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => eqOp2_out,
      I4 => \^q\(0),
      O => \GenCntr[14]_i_2_n_0\
    );
\GenCntr[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFAFAFAFBFFFAFA"
    )
        port map (
      I0 => \GenCntr[15]_i_3_n_0\,
      I1 => \GenCntr[15]_i_4_n_0\,
      I2 => \GenCntr[15]_i_5_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => \GenCntr[15]_i_6_n_0\,
      O => GenCntr
    );
\GenCntr[15]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \^q\(1),
      I1 => eqOp2_out,
      I2 => \^q\(0),
      O => \GenCntr[15]_i_10_n_0\
    );
\GenCntr[15]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => eqOp0_out,
      I1 => \^q\(1),
      I2 => eqOp2_out,
      O => \GenCntr[15]_i_11_n_0\
    );
\GenCntr[15]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in20_in,
      O => \GenCntr[15]_i_13_n_0\
    );
\GenCntr[15]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[14]\,
      O => \GenCntr[15]_i_14_n_0\
    );
\GenCntr[15]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[13]\,
      O => \GenCntr[15]_i_15_n_0\
    );
\GenCntr[15]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \edge_init_reg_n_0_[7]\,
      I1 => D(7),
      I2 => \edge_init_reg_n_0_[6]\,
      I3 => D(6),
      I4 => D(8),
      I5 => \edge_init_reg_n_0_[8]\,
      O => \GenCntr[15]_i_17_n_0\
    );
\GenCntr[15]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \edge_init_reg_n_0_[4]\,
      I1 => D(4),
      I2 => \edge_init_reg_n_0_[3]\,
      I3 => D(3),
      I4 => D(5),
      I5 => \edge_init_reg_n_0_[5]\,
      O => \GenCntr[15]_i_18_n_0\
    );
\GenCntr[15]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \edge_init_reg_n_0_[1]\,
      I1 => D(1),
      I2 => \edge_init_reg_n_0_[0]\,
      I3 => D(0),
      I4 => D(2),
      I5 => \edge_init_reg_n_0_[2]\,
      O => \GenCntr[15]_i_19_n_0\
    );
\GenCntr[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04C4000035F50000"
    )
        port map (
      I0 => \GenCntr[15]_i_7_n_0\,
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \GenCntr[15]_i_8_n_0\,
      I4 => data5(15),
      I5 => \GenCntr[15]_i_10_n_0\,
      O => \GenCntr[15]_i_2_n_0\
    );
\GenCntr[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004544"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \slv_reg4_reg[2]_1\(0),
      I3 => \^start_align_i\,
      I4 => \^q\(2),
      I5 => \^q\(1),
      O => \GenCntr[15]_i_3_n_0\
    );
\GenCntr[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBAAF3"
    )
        port map (
      I0 => CO(0),
      I1 => \^end_handshake\,
      I2 => p_0_in20_in,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \GenCntr[15]_i_4_n_0\
    );
\GenCntr[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000C0008000800"
    )
        port map (
      I0 => \GenCntr[15]_i_11_n_0\,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^end_handshake\,
      I4 => p_0_in20_in,
      I5 => \^q\(0),
      O => \GenCntr[15]_i_5_n_0\
    );
\GenCntr[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFDD9D9D9D9D9D"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^end_handshake\,
      I3 => neqOp,
      I4 => p_0_in20_in,
      I5 => p_0_in12_in,
      O => \GenCntr[15]_i_6_n_0\
    );
\GenCntr[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAF"
    )
        port map (
      I0 => p_0_in20_in,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => neqOp,
      O => \GenCntr[15]_i_7_n_0\
    );
\GenCntr[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \GenCntr[15]_i_8_n_0\
    );
\GenCntr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBAAAAAAAAA"
    )
        port map (
      I0 => \GenCntr[1]_i_2_n_0\,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \slv_reg6_reg[9]\(1),
      I5 => \GenCntr[1]_i_3_n_0\,
      O => \GenCntr[1]_i_1_n_0\
    );
\GenCntr[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8088C0CC8088"
    )
        port map (
      I0 => \GenCntr[15]_i_10_n_0\,
      I1 => \GenCntr[9]_i_4_n_0\,
      I2 => \GenCntr[9]_i_2_n_0\,
      I3 => \windowcount_reg_n_0_[2]\,
      I4 => data5(1),
      I5 => \GenCntr[4]_i_9_n_0\,
      O => \GenCntr[1]_i_2_n_0\
    );
\GenCntr[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AEFFFF"
    )
        port map (
      I0 => data5(1),
      I1 => neqOp,
      I2 => \^q\(1),
      I3 => p_0_in20_in,
      I4 => \^q\(2),
      O => \GenCntr[1]_i_3_n_0\
    );
\GenCntr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55540000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \slv_reg6_reg[9]\(2),
      I4 => \GenCntr[2]_i_2_n_0\,
      I5 => \GenCntr[2]_i_3_n_0\,
      O => \GenCntr[2]_i_1_n_0\
    );
\GenCntr[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AEFFFF"
    )
        port map (
      I0 => data5(2),
      I1 => neqOp,
      I2 => \^q\(1),
      I3 => p_0_in20_in,
      I4 => \^q\(2),
      O => \GenCntr[2]_i_2_n_0\
    );
\GenCntr[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8C808C808080808"
    )
        port map (
      I0 => \GenCntr[2]_i_4_n_0\,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => data5(2),
      O => \GenCntr[2]_i_3_n_0\
    );
\GenCntr[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0BFAFBFAFBFA0BF"
    )
        port map (
      I0 => data5(2),
      I1 => eqOp2_out,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \windowcount_reg_n_0_[2]\,
      I5 => \windowcount_reg_n_0_[3]\,
      O => \GenCntr[2]_i_4_n_0\
    );
\GenCntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF54545400"
    )
        port map (
      I0 => \^q\(3),
      I1 => \GenCntr[4]_i_2_n_0\,
      I2 => \slv_reg6_reg[9]\(3),
      I3 => data5(3),
      I4 => \GenCntr[15]_i_7_n_0\,
      I5 => \GenCntr[3]_i_2_n_0\,
      O => \GenCntr[3]_i_1_n_0\
    );
\GenCntr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C088C088CC88C088"
    )
        port map (
      I0 => \GenCntr[3]_i_3_n_0\,
      I1 => \^q\(3),
      I2 => data5(3),
      I3 => \^q\(2),
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \GenCntr[3]_i_2_n_0\
    );
\GenCntr[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAF00FBBBBFFFF"
    )
        port map (
      I0 => data5(3),
      I1 => eqOp2_out,
      I2 => \windowcount_reg_n_0_[4]\,
      I3 => \windowcount[5]_i_2_n_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \GenCntr[3]_i_3_n_0\
    );
\GenCntr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00002F22"
    )
        port map (
      I0 => \slv_reg6_reg[9]\(4),
      I1 => \GenCntr[4]_i_2_n_0\,
      I2 => \GenCntr[15]_i_7_n_0\,
      I3 => data5(4),
      I4 => \^q\(3),
      I5 => \GenCntr[4]_i_4_n_0\,
      O => \GenCntr[4]_i_1_n_0\
    );
\GenCntr[4]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \windowcount_reg_n_0_[3]\,
      I1 => \windowcount_reg_n_0_[2]\,
      I2 => \windowcount_reg_n_0_[4]\,
      O => \GenCntr[4]_i_10_n_0\
    );
\GenCntr[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      O => \GenCntr[4]_i_2_n_0\
    );
\GenCntr[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0FFD0D0D0D0D0FF"
    )
        port map (
      I0 => \GenCntr[8]_i_5_n_0\,
      I1 => \GenCntr[4]_i_9_n_0\,
      I2 => data5(4),
      I3 => \GenCntr[8]_i_3_n_0\,
      I4 => \windowcount_reg_n_0_[5]\,
      I5 => \GenCntr[4]_i_10_n_0\,
      O => \GenCntr[4]_i_4_n_0\
    );
\GenCntr[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[4]\,
      O => \GenCntr[4]_i_5_n_0\
    );
\GenCntr[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ctrl_sampleinfirstbit_i_reg_0\(2),
      O => \GenCntr[4]_i_6_n_0\
    );
\GenCntr[4]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[2]\,
      O => \GenCntr[4]_i_7_n_0\
    );
\GenCntr[4]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ctrl_sampleinfirstbit_i_reg_0\(1),
      O => \GenCntr[4]_i_8_n_0\
    );
\GenCntr[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \GenCntr[4]_i_9_n_0\
    );
\GenCntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEFFAEAEAEAEAEFF"
    )
        port map (
      I0 => \GenCntr[5]_i_2_n_0\,
      I1 => data5(5),
      I2 => \GenCntr[8]_i_5_n_0\,
      I3 => \GenCntr[8]_i_3_n_0\,
      I4 => \windowcount_reg_n_0_[6]\,
      I5 => \GenCntr[5]_i_3_n_0\,
      O => \GenCntr[5]_i_1_n_0\
    );
\GenCntr[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4744777703000300"
    )
        port map (
      I0 => \GenCntr[9]_i_6_n_0\,
      I1 => \^q\(3),
      I2 => \GenCntr[4]_i_2_n_0\,
      I3 => \slv_reg6_reg[9]\(5),
      I4 => \GenCntr[15]_i_7_n_0\,
      I5 => data5(5),
      O => \GenCntr[5]_i_2_n_0\
    );
\GenCntr[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \windowcount_reg_n_0_[4]\,
      I1 => \windowcount_reg_n_0_[2]\,
      I2 => \windowcount_reg_n_0_[3]\,
      I3 => \windowcount_reg_n_0_[5]\,
      O => \GenCntr[5]_i_3_n_0\
    );
\GenCntr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEFFAEAEAEAEAEFF"
    )
        port map (
      I0 => \GenCntr[6]_i_2_n_0\,
      I1 => data5(6),
      I2 => \GenCntr[8]_i_5_n_0\,
      I3 => \GenCntr[8]_i_3_n_0\,
      I4 => \windowcount_reg_n_0_[7]\,
      I5 => \GenCntr[6]_i_3_n_0\,
      O => \GenCntr[6]_i_1_n_0\
    );
\GenCntr[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4744777703000300"
    )
        port map (
      I0 => \GenCntr[9]_i_6_n_0\,
      I1 => \^q\(3),
      I2 => \GenCntr[4]_i_2_n_0\,
      I3 => \slv_reg6_reg[9]\(6),
      I4 => \GenCntr[15]_i_7_n_0\,
      I5 => data5(6),
      O => \GenCntr[6]_i_2_n_0\
    );
\GenCntr[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \windowcount_reg_n_0_[5]\,
      I1 => \windowcount_reg_n_0_[3]\,
      I2 => \windowcount_reg_n_0_[2]\,
      I3 => \windowcount_reg_n_0_[4]\,
      I4 => \windowcount_reg_n_0_[6]\,
      O => \GenCntr[6]_i_3_n_0\
    );
\GenCntr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4141FF41"
    )
        port map (
      I0 => \GenCntr[8]_i_3_n_0\,
      I1 => \windowcount_reg_n_0_[8]\,
      I2 => \GenCntr[7]_i_2_n_0\,
      I3 => data5(7),
      I4 => \GenCntr[8]_i_5_n_0\,
      I5 => \GenCntr[7]_i_3_n_0\,
      O => \GenCntr[7]_i_1_n_0\
    );
\GenCntr[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \windowcount_reg_n_0_[6]\,
      I1 => \windowcount_reg_n_0_[4]\,
      I2 => \windowcount_reg_n_0_[2]\,
      I3 => \windowcount_reg_n_0_[3]\,
      I4 => \windowcount_reg_n_0_[5]\,
      I5 => \windowcount_reg_n_0_[7]\,
      O => \GenCntr[7]_i_2_n_0\
    );
\GenCntr[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4744777703000300"
    )
        port map (
      I0 => \GenCntr[9]_i_6_n_0\,
      I1 => \^q\(3),
      I2 => \GenCntr[4]_i_2_n_0\,
      I3 => \slv_reg6_reg[9]\(7),
      I4 => \GenCntr[15]_i_7_n_0\,
      I5 => data5(7),
      O => \GenCntr[7]_i_3_n_0\
    );
\GenCntr[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0909FF09"
    )
        port map (
      I0 => \GenCntr[8]_i_2_n_0\,
      I1 => \windowcount_reg_n_0_[9]\,
      I2 => \GenCntr[8]_i_3_n_0\,
      I3 => data5(8),
      I4 => \GenCntr[8]_i_5_n_0\,
      I5 => \GenCntr[8]_i_6_n_0\,
      O => \GenCntr[8]_i_1_n_0\
    );
\GenCntr[8]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[5]\,
      O => \GenCntr[8]_i_10_n_0\
    );
\GenCntr[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \GenCntr[7]_i_2_n_0\,
      I1 => \windowcount_reg_n_0_[8]\,
      O => \GenCntr[8]_i_2_n_0\
    );
\GenCntr[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \GenCntr[8]_i_3_n_0\
    );
\GenCntr[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF57FFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => eqOp2_out,
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(3),
      O => \GenCntr[8]_i_5_n_0\
    );
\GenCntr[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4744777703000300"
    )
        port map (
      I0 => \GenCntr[9]_i_6_n_0\,
      I1 => \^q\(3),
      I2 => \GenCntr[4]_i_2_n_0\,
      I3 => \slv_reg6_reg[9]\(8),
      I4 => \GenCntr[15]_i_7_n_0\,
      I5 => data5(8),
      O => \GenCntr[8]_i_6_n_0\
    );
\GenCntr[8]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[8]\,
      O => \GenCntr[8]_i_7_n_0\
    );
\GenCntr[8]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[7]\,
      O => \GenCntr[8]_i_8_n_0\
    );
\GenCntr[8]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[6]\,
      O => \GenCntr[8]_i_9_n_0\
    );
\GenCntr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2F220000"
    )
        port map (
      I0 => data5(9),
      I1 => \GenCntr[15]_i_10_n_0\,
      I2 => \GenCntr[9]_i_2_n_0\,
      I3 => \GenCntr[9]_i_3_n_0\,
      I4 => \GenCntr[9]_i_4_n_0\,
      I5 => \GenCntr[9]_i_5_n_0\,
      O => \GenCntr[9]_i_1_n_0\
    );
\GenCntr[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \GenCntr[9]_i_2_n_0\
    );
\GenCntr[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \windowcount_reg_n_0_[9]\,
      I1 => \windowcount_reg_n_0_[8]\,
      I2 => \GenCntr[7]_i_2_n_0\,
      O => \GenCntr[9]_i_3_n_0\
    );
\GenCntr[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \GenCntr[9]_i_4_n_0\
    );
\GenCntr[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4744777703000300"
    )
        port map (
      I0 => \GenCntr[9]_i_6_n_0\,
      I1 => \^q\(3),
      I2 => \GenCntr[4]_i_2_n_0\,
      I3 => \slv_reg6_reg[9]\(9),
      I4 => \GenCntr[15]_i_7_n_0\,
      I5 => data5(9),
      O => \GenCntr[9]_i_5_n_0\
    );
\GenCntr[9]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => \GenCntr[9]_i_6_n_0\
    );
\GenCntr_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[0]_i_1_n_0\,
      PRE => AR(1),
      Q => \^ctrl_sampleinfirstbit_i_reg_0\(0)
    );
\GenCntr_reg[10]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[10]_i_1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(1),
      Q => \GenCntr_reg_n_0_[10]\
    );
\GenCntr_reg[11]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[11]_i_1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(1),
      Q => \GenCntr_reg_n_0_[11]\
    );
\GenCntr_reg[12]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[12]_i_1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(1),
      Q => \GenCntr_reg_n_0_[12]\
    );
\GenCntr_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \GenCntr_reg[8]_i_4_n_0\,
      CO(3) => \GenCntr_reg[12]_i_2_n_0\,
      CO(2) => \GenCntr_reg[12]_i_2_n_1\,
      CO(1) => \GenCntr_reg[12]_i_2_n_2\,
      CO(0) => \GenCntr_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \GenCntr_reg_n_0_[12]\,
      DI(2) => \GenCntr_reg_n_0_[11]\,
      DI(1) => \GenCntr_reg_n_0_[10]\,
      DI(0) => \GenCntr_reg_n_0_[9]\,
      O(3 downto 0) => data5(12 downto 9),
      S(3) => \GenCntr[12]_i_3_n_0\,
      S(2) => \GenCntr[12]_i_4_n_0\,
      S(1) => \GenCntr[12]_i_5_n_0\,
      S(0) => \GenCntr[12]_i_6_n_0\
    );
\GenCntr_reg[13]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[13]_i_1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(1),
      Q => \GenCntr_reg_n_0_[13]\
    );
\GenCntr_reg[14]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[14]_i_1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(1),
      Q => \GenCntr_reg_n_0_[14]\
    );
\GenCntr_reg[15]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[15]_i_2_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(1),
      Q => p_0_in20_in
    );
\GenCntr_reg[15]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => neqOp,
      CO(2) => \GenCntr_reg[15]_i_12_n_1\,
      CO(1) => \GenCntr_reg[15]_i_12_n_2\,
      CO(0) => \GenCntr_reg[15]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_GenCntr_reg[15]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => S(0),
      S(2) => \GenCntr[15]_i_17_n_0\,
      S(1) => \GenCntr[15]_i_18_n_0\,
      S(0) => \GenCntr[15]_i_19_n_0\
    );
\GenCntr_reg[15]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \GenCntr_reg[12]_i_2_n_0\,
      CO(3 downto 2) => \NLW_GenCntr_reg[15]_i_9_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \GenCntr_reg[15]_i_9_n_2\,
      CO(0) => \GenCntr_reg[15]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \GenCntr_reg_n_0_[14]\,
      DI(0) => \GenCntr_reg_n_0_[13]\,
      O(3) => \NLW_GenCntr_reg[15]_i_9_O_UNCONNECTED\(3),
      O(2 downto 0) => data5(15 downto 13),
      S(3) => '0',
      S(2) => \GenCntr[15]_i_13_n_0\,
      S(1) => \GenCntr[15]_i_14_n_0\,
      S(0) => \GenCntr[15]_i_15_n_0\
    );
\GenCntr_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[1]_i_1_n_0\,
      PRE => AR(1),
      Q => \^ctrl_sampleinfirstbit_i_reg_0\(1)
    );
\GenCntr_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[2]_i_1_n_0\,
      PRE => AR(1),
      Q => \GenCntr_reg_n_0_[2]\
    );
\GenCntr_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[3]_i_1_n_0\,
      PRE => AR(1),
      Q => \^ctrl_sampleinfirstbit_i_reg_0\(2)
    );
\GenCntr_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[4]_i_1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(1),
      Q => \GenCntr_reg_n_0_[4]\
    );
\GenCntr_reg[4]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \GenCntr_reg[4]_i_3_n_0\,
      CO(2) => \GenCntr_reg[4]_i_3_n_1\,
      CO(1) => \GenCntr_reg[4]_i_3_n_2\,
      CO(0) => \GenCntr_reg[4]_i_3_n_3\,
      CYINIT => \^ctrl_sampleinfirstbit_i_reg_0\(0),
      DI(3) => \GenCntr_reg_n_0_[4]\,
      DI(2) => \^ctrl_sampleinfirstbit_i_reg_0\(2),
      DI(1) => \GenCntr_reg_n_0_[2]\,
      DI(0) => \^ctrl_sampleinfirstbit_i_reg_0\(1),
      O(3 downto 0) => data5(4 downto 1),
      S(3) => \GenCntr[4]_i_5_n_0\,
      S(2) => \GenCntr[4]_i_6_n_0\,
      S(1) => \GenCntr[4]_i_7_n_0\,
      S(0) => \GenCntr[4]_i_8_n_0\
    );
\GenCntr_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[5]_i_1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(1),
      Q => \GenCntr_reg_n_0_[5]\
    );
\GenCntr_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[6]_i_1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(1),
      Q => \GenCntr_reg_n_0_[6]\
    );
\GenCntr_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[7]_i_1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(1),
      Q => \GenCntr_reg_n_0_[7]\
    );
\GenCntr_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[8]_i_1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(1),
      Q => \GenCntr_reg_n_0_[8]\
    );
\GenCntr_reg[8]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \GenCntr_reg[4]_i_3_n_0\,
      CO(3) => \GenCntr_reg[8]_i_4_n_0\,
      CO(2) => \GenCntr_reg[8]_i_4_n_1\,
      CO(1) => \GenCntr_reg[8]_i_4_n_2\,
      CO(0) => \GenCntr_reg[8]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \GenCntr_reg_n_0_[8]\,
      DI(2) => \GenCntr_reg_n_0_[7]\,
      DI(1) => \GenCntr_reg_n_0_[6]\,
      DI(0) => \GenCntr_reg_n_0_[5]\,
      O(3 downto 0) => data5(8 downto 5),
      S(3) => \GenCntr[8]_i_7_n_0\,
      S(2) => \GenCntr[8]_i_8_n_0\,
      S(1) => \GenCntr[8]_i_9_n_0\,
      S(0) => \GenCntr[8]_i_10_n_0\
    );
\GenCntr_reg[9]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[9]_i_1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(1),
      Q => \GenCntr_reg_n_0_[9]\
    );
\Maxcount[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"022A02FFFFFFFFFF"
    )
        port map (
      I0 => p_0_in12_in,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => \Maxcount_reg_n_0_[0]\,
      O => \Maxcount[0]_i_1_n_0\
    );
\Maxcount[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAAAAAAA"
    )
        port map (
      I0 => windowcount,
      I1 => \^q\(2),
      I2 => \^end_handshake\,
      I3 => \^q\(3),
      I4 => \Maxcount[10]_i_3_n_0\,
      I5 => \Maxcount[10]_i_4_n_0\,
      O => Maxcount
    );
\Maxcount[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80A8555580A85554"
    )
        port map (
      I0 => \Maxcount[10]_i_5_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => p_0_in12_in,
      I5 => \^q\(3),
      O => \Maxcount[10]_i_2_n_0\
    );
\Maxcount[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => eqOp2_out,
      I1 => \^q\(1),
      O => \Maxcount[10]_i_3_n_0\
    );
\Maxcount[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF0EE00000000"
    )
        port map (
      I0 => \Maxcount[10]_i_6_n_0\,
      I1 => \Maxcount[10]_i_7_n_0\,
      I2 => p_0_in20_in,
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \alignstate[0]_i_2_n_0\,
      O => \Maxcount[10]_i_4_n_0\
    );
\Maxcount[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \Maxcount_reg_n_0_[9]\,
      I1 => \Maxcount_reg_n_0_[7]\,
      I2 => \Maxcount_reg_n_0_[5]\,
      I3 => \Maxcount[8]_i_2_n_0\,
      I4 => \Maxcount_reg_n_0_[6]\,
      I5 => \Maxcount_reg_n_0_[8]\,
      O => \Maxcount[10]_i_5_n_0\
    );
\Maxcount[10]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^edge_int_or\,
      I1 => \p_0_in__0\,
      I2 => \^q\(0),
      O => \Maxcount[10]_i_6_n_0\
    );
\Maxcount[10]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => neqOp,
      I1 => p_0_in20_in,
      I2 => \^end_handshake\,
      I3 => \^q\(0),
      O => \Maxcount[10]_i_7_n_0\
    );
\Maxcount[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EB"
    )
        port map (
      I0 => \Maxcount[4]_i_2_n_0\,
      I1 => \Maxcount_reg_n_0_[1]\,
      I2 => \Maxcount_reg_n_0_[0]\,
      O => \Maxcount[1]_i_1_n_0\
    );
\Maxcount[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAB"
    )
        port map (
      I0 => \Maxcount[4]_i_2_n_0\,
      I1 => \Maxcount_reg_n_0_[0]\,
      I2 => \Maxcount_reg_n_0_[1]\,
      I3 => \Maxcount_reg_n_0_[2]\,
      O => \Maxcount[2]_i_1_n_0\
    );
\Maxcount[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEAAAB"
    )
        port map (
      I0 => \Maxcount[4]_i_2_n_0\,
      I1 => \Maxcount_reg_n_0_[2]\,
      I2 => \Maxcount_reg_n_0_[1]\,
      I3 => \Maxcount_reg_n_0_[0]\,
      I4 => \Maxcount_reg_n_0_[3]\,
      O => \Maxcount[3]_i_1_n_0\
    );
\Maxcount[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAA9"
    )
        port map (
      I0 => \Maxcount_reg_n_0_[4]\,
      I1 => \Maxcount_reg_n_0_[2]\,
      I2 => \Maxcount_reg_n_0_[1]\,
      I3 => \Maxcount_reg_n_0_[0]\,
      I4 => \Maxcount_reg_n_0_[3]\,
      I5 => \Maxcount[4]_i_2_n_0\,
      O => \Maxcount[4]_i_1_n_0\
    );
\Maxcount[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"133F1111"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => p_0_in12_in,
      O => \Maxcount[4]_i_2_n_0\
    );
\Maxcount[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \Maxcount[9]_i_3_n_0\,
      I1 => \Maxcount[8]_i_2_n_0\,
      I2 => \Maxcount_reg_n_0_[5]\,
      O => \Maxcount[5]_i_1_n_0\
    );
\Maxcount[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5401"
    )
        port map (
      I0 => \Maxcount[9]_i_3_n_0\,
      I1 => \Maxcount_reg_n_0_[5]\,
      I2 => \Maxcount[8]_i_2_n_0\,
      I3 => \Maxcount_reg_n_0_[6]\,
      O => \Maxcount[6]_i_1_n_0\
    );
\Maxcount[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55540001"
    )
        port map (
      I0 => \Maxcount[9]_i_3_n_0\,
      I1 => \Maxcount_reg_n_0_[6]\,
      I2 => \Maxcount[8]_i_2_n_0\,
      I3 => \Maxcount_reg_n_0_[5]\,
      I4 => \Maxcount_reg_n_0_[7]\,
      O => \Maxcount[7]_i_1_n_0\
    );
\Maxcount[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555400000001"
    )
        port map (
      I0 => \Maxcount[9]_i_3_n_0\,
      I1 => \Maxcount_reg_n_0_[7]\,
      I2 => \Maxcount_reg_n_0_[5]\,
      I3 => \Maxcount[8]_i_2_n_0\,
      I4 => \Maxcount_reg_n_0_[6]\,
      I5 => \Maxcount_reg_n_0_[8]\,
      O => \Maxcount[8]_i_1_n_0\
    );
\Maxcount[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \Maxcount_reg_n_0_[4]\,
      I1 => \Maxcount_reg_n_0_[2]\,
      I2 => \Maxcount_reg_n_0_[1]\,
      I3 => \Maxcount_reg_n_0_[0]\,
      I4 => \Maxcount_reg_n_0_[3]\,
      O => \Maxcount[8]_i_2_n_0\
    );
\Maxcount[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0001"
    )
        port map (
      I0 => \Maxcount_reg_n_0_[8]\,
      I1 => \Maxcount_reg_n_0_[6]\,
      I2 => \Maxcount[9]_i_2_n_0\,
      I3 => \Maxcount_reg_n_0_[7]\,
      I4 => \Maxcount_reg_n_0_[9]\,
      I5 => \Maxcount[9]_i_3_n_0\,
      O => \Maxcount[9]_i_1_n_0\
    );
\Maxcount[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \Maxcount_reg_n_0_[5]\,
      I1 => \Maxcount_reg_n_0_[3]\,
      I2 => \Maxcount_reg_n_0_[0]\,
      I3 => \Maxcount_reg_n_0_[1]\,
      I4 => \Maxcount_reg_n_0_[2]\,
      I5 => \Maxcount_reg_n_0_[4]\,
      O => \Maxcount[9]_i_2_n_0\
    );
\Maxcount[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"71710001"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => p_0_in12_in,
      O => \Maxcount[9]_i_3_n_0\
    );
\Maxcount_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Maxcount,
      D => \Maxcount[0]_i_1_n_0\,
      PRE => AR(1),
      Q => \Maxcount_reg_n_0_[0]\
    );
\Maxcount_reg[10]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Maxcount,
      D => \Maxcount[10]_i_2_n_0\,
      PRE => AR(1),
      Q => p_0_in12_in
    );
\Maxcount_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Maxcount,
      D => \Maxcount[1]_i_1_n_0\,
      PRE => AR(1),
      Q => \Maxcount_reg_n_0_[1]\
    );
\Maxcount_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Maxcount,
      D => \Maxcount[2]_i_1_n_0\,
      PRE => AR(1),
      Q => \Maxcount_reg_n_0_[2]\
    );
\Maxcount_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Maxcount,
      D => \Maxcount[3]_i_1_n_0\,
      PRE => AR(1),
      Q => \Maxcount_reg_n_0_[3]\
    );
\Maxcount_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Maxcount,
      D => \Maxcount[4]_i_1_n_0\,
      PRE => AR(1),
      Q => \Maxcount_reg_n_0_[4]\
    );
\Maxcount_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Maxcount,
      D => \Maxcount[5]_i_1_n_0\,
      PRE => AR(1),
      Q => \Maxcount_reg_n_0_[5]\
    );
\Maxcount_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Maxcount,
      D => \Maxcount[6]_i_1_n_0\,
      PRE => AR(1),
      Q => \Maxcount_reg_n_0_[6]\
    );
\Maxcount_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Maxcount,
      D => \Maxcount[7]_i_1_n_0\,
      PRE => AR(1),
      Q => \Maxcount_reg_n_0_[7]\
    );
\Maxcount_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Maxcount,
      D => \Maxcount[8]_i_1_n_0\,
      PRE => AR(1),
      Q => \Maxcount_reg_n_0_[8]\
    );
\Maxcount_reg[9]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Maxcount,
      D => \Maxcount[9]_i_1_n_0\,
      PRE => AR(1),
      Q => \Maxcount_reg_n_0_[9]\
    );
REQ_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AR(0),
      D => ACK_reg,
      Q => REQ
    );
\SerdesCntr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[0]\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(0)
    );
\SerdesCntr[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[12]_i_2_n_6\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(10)
    );
\SerdesCntr[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[12]_i_2_n_5\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(11)
    );
\SerdesCntr[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[12]_i_2_n_4\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(12)
    );
\SerdesCntr[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[12]\,
      O => \SerdesCntr[12]_i_3_n_0\
    );
\SerdesCntr[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[11]\,
      O => \SerdesCntr[12]_i_4_n_0\
    );
\SerdesCntr[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[10]\,
      O => \SerdesCntr[12]_i_5_n_0\
    );
\SerdesCntr[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[9]\,
      O => \SerdesCntr[12]_i_6_n_0\
    );
\SerdesCntr[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[15]_i_3_n_7\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(13)
    );
\SerdesCntr[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[15]_i_3_n_6\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(14)
    );
\SerdesCntr[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A300A"
    )
        port map (
      I0 => \slv_reg4_reg[2]_1\(1),
      I1 => \^busy_align_i\,
      I2 => \^serdesseqstate_reg[0]_2\,
      I3 => \^serdesseqstate_reg[0]_1\,
      I4 => \^serdesseqstate_reg[0]_0\(0),
      O => selector
    );
\SerdesCntr[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[15]_i_3_n_5\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(15)
    );
\SerdesCntr[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^serdesseqstate_reg[0]_0\(0),
      O => serdesseqstate
    );
\SerdesCntr[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[14]\,
      O => \SerdesCntr[15]_i_5_n_0\
    );
\SerdesCntr[15]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[13]\,
      O => \SerdesCntr[15]_i_6_n_0\
    );
\SerdesCntr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[4]_i_2_n_7\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(1)
    );
\SerdesCntr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[4]_i_2_n_6\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(2)
    );
\SerdesCntr[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[4]_i_2_n_5\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(3)
    );
\SerdesCntr[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[4]_i_2_n_4\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(4)
    );
\SerdesCntr[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[4]\,
      O => \SerdesCntr[4]_i_3_n_0\
    );
\SerdesCntr[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[3]\,
      O => \SerdesCntr[4]_i_4_n_0\
    );
\SerdesCntr[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[2]\,
      O => \SerdesCntr[4]_i_5_n_0\
    );
\SerdesCntr[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[1]\,
      O => \SerdesCntr[4]_i_6_n_0\
    );
\SerdesCntr[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[8]_i_2_n_7\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(5)
    );
\SerdesCntr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[8]_i_2_n_6\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(6)
    );
\SerdesCntr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[8]_i_2_n_5\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(7)
    );
\SerdesCntr[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[8]_i_2_n_4\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(8)
    );
\SerdesCntr[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[8]\,
      O => \SerdesCntr[8]_i_3_n_0\
    );
\SerdesCntr[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[7]\,
      O => \SerdesCntr[8]_i_4_n_0\
    );
\SerdesCntr[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[6]\,
      O => \SerdesCntr[8]_i_5_n_0\
    );
\SerdesCntr[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[5]\,
      O => \SerdesCntr[8]_i_6_n_0\
    );
\SerdesCntr[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[12]_i_2_n_7\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(9)
    );
\SerdesCntr_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => selector,
      D => p_0_in(0),
      PRE => \slv_reg4_reg[0]_rep__6\(1),
      Q => \SerdesCntr_reg_n_0_[0]\
    );
\SerdesCntr_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => p_0_in(10),
      Q => \SerdesCntr_reg_n_0_[10]\
    );
\SerdesCntr_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => p_0_in(11),
      Q => \SerdesCntr_reg_n_0_[11]\
    );
\SerdesCntr_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => p_0_in(12),
      Q => \SerdesCntr_reg_n_0_[12]\
    );
\SerdesCntr_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \SerdesCntr_reg[8]_i_2_n_0\,
      CO(3) => \SerdesCntr_reg[12]_i_2_n_0\,
      CO(2) => \SerdesCntr_reg[12]_i_2_n_1\,
      CO(1) => \SerdesCntr_reg[12]_i_2_n_2\,
      CO(0) => \SerdesCntr_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \SerdesCntr_reg_n_0_[12]\,
      DI(2) => \SerdesCntr_reg_n_0_[11]\,
      DI(1) => \SerdesCntr_reg_n_0_[10]\,
      DI(0) => \SerdesCntr_reg_n_0_[9]\,
      O(3) => \SerdesCntr_reg[12]_i_2_n_4\,
      O(2) => \SerdesCntr_reg[12]_i_2_n_5\,
      O(1) => \SerdesCntr_reg[12]_i_2_n_6\,
      O(0) => \SerdesCntr_reg[12]_i_2_n_7\,
      S(3) => \SerdesCntr[12]_i_3_n_0\,
      S(2) => \SerdesCntr[12]_i_4_n_0\,
      S(1) => \SerdesCntr[12]_i_5_n_0\,
      S(0) => \SerdesCntr[12]_i_6_n_0\
    );
\SerdesCntr_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => p_0_in(13),
      Q => \SerdesCntr_reg_n_0_[13]\
    );
\SerdesCntr_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => p_0_in(14),
      Q => \SerdesCntr_reg_n_0_[14]\
    );
\SerdesCntr_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => p_0_in(15),
      Q => \^serdesseqstate_reg[0]_0\(0)
    );
\SerdesCntr_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \SerdesCntr_reg[12]_i_2_n_0\,
      CO(3 downto 2) => \NLW_SerdesCntr_reg[15]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \SerdesCntr_reg[15]_i_3_n_2\,
      CO(0) => \SerdesCntr_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \SerdesCntr_reg_n_0_[14]\,
      DI(0) => \SerdesCntr_reg_n_0_[13]\,
      O(3) => \NLW_SerdesCntr_reg[15]_i_3_O_UNCONNECTED\(3),
      O(2) => \SerdesCntr_reg[15]_i_3_n_5\,
      O(1) => \SerdesCntr_reg[15]_i_3_n_6\,
      O(0) => \SerdesCntr_reg[15]_i_3_n_7\,
      S(3) => '0',
      S(2) => serdesseqstate,
      S(1) => \SerdesCntr[15]_i_5_n_0\,
      S(0) => \SerdesCntr[15]_i_6_n_0\
    );
\SerdesCntr_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => selector,
      D => p_0_in(1),
      PRE => \slv_reg4_reg[0]_rep__6\(1),
      Q => \SerdesCntr_reg_n_0_[1]\
    );
\SerdesCntr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => p_0_in(2),
      Q => \SerdesCntr_reg_n_0_[2]\
    );
\SerdesCntr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => p_0_in(3),
      Q => \SerdesCntr_reg_n_0_[3]\
    );
\SerdesCntr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => p_0_in(4),
      Q => \SerdesCntr_reg_n_0_[4]\
    );
\SerdesCntr_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SerdesCntr_reg[4]_i_2_n_0\,
      CO(2) => \SerdesCntr_reg[4]_i_2_n_1\,
      CO(1) => \SerdesCntr_reg[4]_i_2_n_2\,
      CO(0) => \SerdesCntr_reg[4]_i_2_n_3\,
      CYINIT => \SerdesCntr_reg_n_0_[0]\,
      DI(3) => \SerdesCntr_reg_n_0_[4]\,
      DI(2) => \SerdesCntr_reg_n_0_[3]\,
      DI(1) => \SerdesCntr_reg_n_0_[2]\,
      DI(0) => \SerdesCntr_reg_n_0_[1]\,
      O(3) => \SerdesCntr_reg[4]_i_2_n_4\,
      O(2) => \SerdesCntr_reg[4]_i_2_n_5\,
      O(1) => \SerdesCntr_reg[4]_i_2_n_6\,
      O(0) => \SerdesCntr_reg[4]_i_2_n_7\,
      S(3) => \SerdesCntr[4]_i_3_n_0\,
      S(2) => \SerdesCntr[4]_i_4_n_0\,
      S(1) => \SerdesCntr[4]_i_5_n_0\,
      S(0) => \SerdesCntr[4]_i_6_n_0\
    );
\SerdesCntr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => p_0_in(5),
      Q => \SerdesCntr_reg_n_0_[5]\
    );
\SerdesCntr_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => p_0_in(6),
      Q => \SerdesCntr_reg_n_0_[6]\
    );
\SerdesCntr_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => p_0_in(7),
      Q => \SerdesCntr_reg_n_0_[7]\
    );
\SerdesCntr_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => p_0_in(8),
      Q => \SerdesCntr_reg_n_0_[8]\
    );
\SerdesCntr_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \SerdesCntr_reg[4]_i_2_n_0\,
      CO(3) => \SerdesCntr_reg[8]_i_2_n_0\,
      CO(2) => \SerdesCntr_reg[8]_i_2_n_1\,
      CO(1) => \SerdesCntr_reg[8]_i_2_n_2\,
      CO(0) => \SerdesCntr_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \SerdesCntr_reg_n_0_[8]\,
      DI(2) => \SerdesCntr_reg_n_0_[7]\,
      DI(1) => \SerdesCntr_reg_n_0_[6]\,
      DI(0) => \SerdesCntr_reg_n_0_[5]\,
      O(3) => \SerdesCntr_reg[8]_i_2_n_4\,
      O(2) => \SerdesCntr_reg[8]_i_2_n_5\,
      O(1) => \SerdesCntr_reg[8]_i_2_n_6\,
      O(0) => \SerdesCntr_reg[8]_i_2_n_7\,
      S(3) => \SerdesCntr[8]_i_3_n_0\,
      S(2) => \SerdesCntr[8]_i_4_n_0\,
      S(1) => \SerdesCntr[8]_i_5_n_0\,
      S(0) => \SerdesCntr[8]_i_6_n_0\
    );
\SerdesCntr_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => p_0_in(9),
      Q => \SerdesCntr_reg_n_0_[9]\
    );
\TimeOutCntr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFFFFF"
    )
        port map (
      I0 => p_0_in16_in,
      I1 => \^handshakestate_reg[0]_2\,
      I2 => ACK,
      I3 => \^handshakestate_reg[0]_1\,
      I4 => \TimeOutCntr_reg_n_0_[0]\,
      O => \TimeOutCntr[0]_i_1_n_0\
    );
\TimeOutCntr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF1DFF1DFFFF"
    )
        port map (
      I0 => \^handshakestate_reg[0]_1\,
      I1 => ACK,
      I2 => \^handshakestate_reg[0]_2\,
      I3 => p_0_in16_in,
      I4 => \TimeOutCntr_reg_n_0_[1]\,
      I5 => \TimeOutCntr_reg_n_0_[0]\,
      O => \TimeOutCntr[1]_i_1_n_0\
    );
\TimeOutCntr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEB"
    )
        port map (
      I0 => \TimeOutCntr[5]_i_3_n_0\,
      I1 => \TimeOutCntr_reg_n_0_[2]\,
      I2 => \TimeOutCntr_reg_n_0_[0]\,
      I3 => \TimeOutCntr_reg_n_0_[1]\,
      O => \TimeOutCntr[2]_i_1_n_0\
    );
\TimeOutCntr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEEEB"
    )
        port map (
      I0 => \TimeOutCntr[5]_i_3_n_0\,
      I1 => \TimeOutCntr_reg_n_0_[3]\,
      I2 => \TimeOutCntr_reg_n_0_[1]\,
      I3 => \TimeOutCntr_reg_n_0_[0]\,
      I4 => \TimeOutCntr_reg_n_0_[2]\,
      O => \TimeOutCntr[3]_i_1_n_0\
    );
\TimeOutCntr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAA9"
    )
        port map (
      I0 => \TimeOutCntr_reg_n_0_[4]\,
      I1 => \TimeOutCntr_reg_n_0_[2]\,
      I2 => \TimeOutCntr_reg_n_0_[0]\,
      I3 => \TimeOutCntr_reg_n_0_[1]\,
      I4 => \TimeOutCntr_reg_n_0_[3]\,
      I5 => \TimeOutCntr[5]_i_3_n_0\,
      O => \TimeOutCntr[4]_i_1_n_0\
    );
\TimeOutCntr[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3E"
    )
        port map (
      I0 => \slv_reg4_reg[2]_1\(1),
      I1 => \^handshakestate_reg[0]_1\,
      I2 => \^handshakestate_reg[0]_2\,
      O => \TimeOutCntr[5]_i_1_n_0\
    );
\TimeOutCntr[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \TimeOutCntr_reg_n_0_[4]\,
      I1 => \TimeOutCntr[5]_i_3_n_0\,
      I2 => \TimeOutCntr_reg_n_0_[3]\,
      I3 => \TimeOutCntr_reg_n_0_[1]\,
      I4 => \TimeOutCntr_reg_n_0_[0]\,
      I5 => \TimeOutCntr_reg_n_0_[2]\,
      O => \TimeOutCntr[5]_i_2_n_0\
    );
\TimeOutCntr[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF1D"
    )
        port map (
      I0 => \^handshakestate_reg[0]_1\,
      I1 => ACK,
      I2 => \^handshakestate_reg[0]_2\,
      I3 => p_0_in16_in,
      O => \TimeOutCntr[5]_i_3_n_0\
    );
\TimeOutCntr_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => \TimeOutCntr[5]_i_1_n_0\,
      D => \TimeOutCntr[0]_i_1_n_0\,
      PRE => AR(0),
      Q => \TimeOutCntr_reg_n_0_[0]\
    );
\TimeOutCntr_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => \TimeOutCntr[5]_i_1_n_0\,
      D => \TimeOutCntr[1]_i_1_n_0\,
      PRE => AR(0),
      Q => \TimeOutCntr_reg_n_0_[1]\
    );
\TimeOutCntr_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => \TimeOutCntr[5]_i_1_n_0\,
      D => \TimeOutCntr[2]_i_1_n_0\,
      PRE => AR(0),
      Q => \TimeOutCntr_reg_n_0_[2]\
    );
\TimeOutCntr_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => \TimeOutCntr[5]_i_1_n_0\,
      D => \TimeOutCntr[3]_i_1_n_0\,
      PRE => AR(0),
      Q => \TimeOutCntr_reg_n_0_[3]\
    );
\TimeOutCntr_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => \TimeOutCntr[5]_i_1_n_0\,
      D => \TimeOutCntr[4]_i_1_n_0\,
      PRE => AR(0),
      Q => \TimeOutCntr_reg_n_0_[4]\
    );
\TimeOutCntr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \TimeOutCntr[5]_i_1_n_0\,
      CLR => AR(0),
      D => \TimeOutCntr[5]_i_2_n_0\,
      Q => p_0_in16_in
    );
\alignstate[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1A1F0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => p_0_in20_in,
      I2 => \^q\(0),
      I3 => \p_0_in__0\,
      I4 => \alignstate[0]_i_2_n_0\,
      I5 => \alignstate[0]_i_3_n_0\,
      O => \alignstate[0]_i_1_n_0\
    );
\alignstate[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \alignstate[0]_i_2_n_0\
    );
\alignstate[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CCFF0FF000000FA"
    )
        port map (
      I0 => \slv_reg4_reg[2]_1\(0),
      I1 => CO(0),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \alignstate[0]_i_3_n_0\
    );
\alignstate[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A888A8A8A888A88"
    )
        port map (
      I0 => \alignstate[1]_i_2_n_0\,
      I1 => \alignstate[1]_i_3_n_0\,
      I2 => \^q\(2),
      I3 => \alignstate[1]_i_4_n_0\,
      I4 => \GenCntr[9]_i_2_n_0\,
      I5 => eqOp0_out,
      O => \alignstate[1]_i_1_n_0\
    );
\alignstate[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FDF7F0F0FFFFF0"
    )
        port map (
      I0 => p_0_in12_in,
      I1 => p_0_in20_in,
      I2 => \alignstate[1]_i_5_n_0\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \^q\(2),
      O => \alignstate[1]_i_2_n_0\
    );
\alignstate[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2C00FFFF"
    )
        port map (
      I0 => CO(0),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(3),
      O => \alignstate[1]_i_3_n_0\
    );
\alignstate[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => p_0_in20_in,
      O => \alignstate[1]_i_4_n_0\
    );
\alignstate[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAABAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => p_0_in12_in,
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^edge_int_or\,
      I5 => \alignstate[1]_i_6_n_0\,
      O => \alignstate[1]_i_5_n_0\
    );
\alignstate[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => \p_0_in__0\,
      O => \alignstate[1]_i_6_n_0\
    );
\alignstate[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFEAAAEAAFEAAAEA"
    )
        port map (
      I0 => \alignstate[2]_i_2_n_0\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => CO(0),
      O => \alignstate[2]_i_1_n_0\
    );
\alignstate[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444445"
    )
        port map (
      I0 => \^q\(3),
      I1 => \alignstate[2]_i_4_n_0\,
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \slv_reg4_reg[2]_1\(0),
      O => \alignstate[2]_i_2_n_0\
    );
\alignstate[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F02000F00020"
    )
        port map (
      I0 => \^edge_int_or\,
      I1 => \p_0_in__0\,
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => p_0_in20_in,
      O => \alignstate[2]_i_4_n_0\
    );
\alignstate[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE0"
    )
        port map (
      I0 => \^q\(0),
      I1 => \alignstate[3]_i_3_n_0\,
      I2 => \alignstate[3]_i_4_n_0\,
      I3 => \alignstate[3]_i_5_n_0\,
      I4 => \alignstate[3]_i_6_n_0\,
      O => alignstate
    );
\alignstate[3]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"557F5555"
    )
        port map (
      I0 => \^end_handshake\,
      I1 => CO(0),
      I2 => \^q\(1),
      I3 => p_0_in20_in,
      I4 => \^q\(2),
      O => \alignstate[3]_i_10_n_0\
    );
\alignstate[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0004FFFFFFFF"
    )
        port map (
      I0 => p_0_in20_in,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => eqOp3_out,
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \alignstate[3]_i_11_n_0\
    );
\alignstate[3]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => data_init(0),
      I1 => CTRL_DATA(9),
      O => \alignstate[3]_i_12_n_0\
    );
\alignstate[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_init(7),
      I1 => CTRL_DATA(6),
      I2 => CTRL_DATA(8),
      I3 => data_init(9),
      I4 => CTRL_DATA(7),
      I5 => data_init(8),
      O => \alignstate[3]_i_13_n_0\
    );
\alignstate[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_init(5),
      I1 => CTRL_DATA(4),
      I2 => CTRL_DATA(5),
      I3 => data_init(6),
      I4 => CTRL_DATA(3),
      I5 => data_init(4),
      O => \alignstate[3]_i_14_n_0\
    );
\alignstate[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_init(3),
      I1 => CTRL_DATA(2),
      I2 => CTRL_DATA(1),
      I3 => data_init(2),
      I4 => CTRL_DATA(0),
      I5 => data_init(1),
      O => \alignstate[3]_i_15_n_0\
    );
\alignstate[3]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => data_init(1),
      I1 => CTRL_DATA(9),
      O => \alignstate[3]_i_16_n_0\
    );
\alignstate[3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_init(8),
      I1 => CTRL_DATA(6),
      I2 => CTRL_DATA(8),
      I3 => data_init(0),
      I4 => CTRL_DATA(7),
      I5 => data_init(9),
      O => \alignstate[3]_i_17_n_0\
    );
\alignstate[3]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_init(6),
      I1 => CTRL_DATA(4),
      I2 => CTRL_DATA(5),
      I3 => data_init(7),
      I4 => CTRL_DATA(3),
      I5 => data_init(5),
      O => \alignstate[3]_i_18_n_0\
    );
\alignstate[3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_init(3),
      I1 => CTRL_DATA(1),
      I2 => CTRL_DATA(2),
      I3 => data_init(4),
      I4 => CTRL_DATA(0),
      I5 => data_init(2),
      O => \alignstate[3]_i_19_n_0\
    );
\alignstate[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEAE0000"
    )
        port map (
      I0 => \^q\(0),
      I1 => eqOp2_out,
      I2 => \^q\(1),
      I3 => eqOp0_out,
      I4 => \GenCntr[9]_i_4_n_0\,
      I5 => \alignstate[3]_i_9_n_0\,
      O => \alignstate[3]_i_2_n_0\
    );
\alignstate[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEFFFEEE"
    )
        port map (
      I0 => p_0_in12_in,
      I1 => \^q\(2),
      I2 => eqOp0_out,
      I3 => \^q\(1),
      I4 => eqOp2_out,
      I5 => \alignstate[3]_i_10_n_0\,
      O => \alignstate[3]_i_3_n_0\
    );
\alignstate[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAA0000"
    )
        port map (
      I0 => \^q\(2),
      I1 => p_0_in20_in,
      I2 => \GenCntr[15]_i_10_n_0\,
      I3 => \^end_handshake\,
      I4 => \^q\(3),
      O => \alignstate[3]_i_4_n_0\
    );
\alignstate[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111000001110"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^start_align_i\,
      I4 => \^q\(0),
      I5 => \^end_handshake\,
      O => \alignstate[3]_i_5_n_0\
    );
\alignstate[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFE0FF"
    )
        port map (
      I0 => neqOp,
      I1 => p_0_in20_in,
      I2 => \^end_handshake\,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \alignstate[3]_i_11_n_0\,
      O => \alignstate[3]_i_6_n_0\
    );
\alignstate[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CFF0000F0000005"
    )
        port map (
      I0 => \slv_reg4_reg[2]_1\(0),
      I1 => CO(0),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \alignstate[3]_i_9_n_0\
    );
\alignstate_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => alignstate,
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => \alignstate[0]_i_1_n_0\,
      Q => \^q\(0)
    );
\alignstate_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => alignstate,
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => \alignstate[1]_i_1_n_0\,
      Q => \^q\(1)
    );
\alignstate_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => alignstate,
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => \alignstate[2]_i_1_n_0\,
      Q => \^q\(2)
    );
\alignstate_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => alignstate,
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => \alignstate[3]_i_2_n_0\,
      Q => \^q\(3)
    );
\alignstate_reg[3]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => eqOp2_out,
      CO(2) => \alignstate_reg[3]_i_7_n_1\,
      CO(1) => \alignstate_reg[3]_i_7_n_2\,
      CO(0) => \alignstate_reg[3]_i_7_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_alignstate_reg[3]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \alignstate[3]_i_12_n_0\,
      S(2) => \alignstate[3]_i_13_n_0\,
      S(1) => \alignstate[3]_i_14_n_0\,
      S(0) => \alignstate[3]_i_15_n_0\
    );
\alignstate_reg[3]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => eqOp0_out,
      CO(2) => \alignstate_reg[3]_i_8_n_1\,
      CO(1) => \alignstate_reg[3]_i_8_n_2\,
      CO(0) => \alignstate_reg[3]_i_8_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_alignstate_reg[3]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \alignstate[3]_i_16_n_0\,
      S(2) => \alignstate[3]_i_17_n_0\,
      S(1) => \alignstate[3]_i_18_n_0\,
      S(0) => \alignstate[3]_i_19_n_0\
    );
busy_align_i_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => start_align_i_reg_0,
      Q => \^busy_align_i\
    );
\data_init[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \^edge_int_or\,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \p_0_in__0\,
      I5 => \^q\(0),
      O => edge_init
    );
\data_init_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AR(1),
      D => CTRL_DATA(0),
      Q => data_init(0)
    );
\data_init_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AR(1),
      D => CTRL_DATA(1),
      Q => data_init(1)
    );
\data_init_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AR(1),
      D => CTRL_DATA(2),
      Q => data_init(2)
    );
\data_init_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AR(1),
      D => CTRL_DATA(3),
      Q => data_init(3)
    );
\data_init_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AR(1),
      D => CTRL_DATA(4),
      Q => data_init(4)
    );
\data_init_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AR(1),
      D => CTRL_DATA(5),
      Q => data_init(5)
    );
\data_init_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AR(1),
      D => CTRL_DATA(6),
      Q => data_init(6)
    );
\data_init_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AR(1),
      D => CTRL_DATA(7),
      Q => data_init(7)
    );
\data_init_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AR(1),
      D => CTRL_DATA(8),
      Q => data_init(8)
    );
\data_init_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AR(1),
      D => CTRL_DATA(9),
      Q => data_init(9)
    );
\edge_init_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AR(0),
      D => D(0),
      Q => \edge_init_reg_n_0_[0]\
    );
\edge_init_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AR(0),
      D => D(1),
      Q => \edge_init_reg_n_0_[1]\
    );
\edge_init_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AR(0),
      D => D(2),
      Q => \edge_init_reg_n_0_[2]\
    );
\edge_init_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AR(0),
      D => D(3),
      Q => \edge_init_reg_n_0_[3]\
    );
\edge_init_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AR(0),
      D => D(4),
      Q => \edge_init_reg_n_0_[4]\
    );
\edge_init_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AR(0),
      D => D(5),
      Q => \edge_init_reg_n_0_[5]\
    );
\edge_init_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AR(0),
      D => D(6),
      Q => \edge_init_reg_n_0_[6]\
    );
\edge_init_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AR(0),
      D => D(7),
      Q => \edge_init_reg_n_0_[7]\
    );
\edge_init_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AR(0),
      D => D(8),
      Q => \edge_init_reg_n_0_[8]\
    );
\edge_init_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AR(1),
      D => D(9),
      Q => \GenCntr_reg[1]_0\(0)
    );
edge_int_or_reg: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => '1',
      D => edge_int_or_reg_0,
      Q => \^edge_int_or\,
      R => '0'
    );
edge_tmp_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vita_clk,
      CE => '1',
      D => start_handshake_reg_0,
      Q => edge_tmp,
      R => '0'
    );
end_handshake_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4064"
    )
        port map (
      I0 => \^handshakestate_reg[0]_1\,
      I1 => \^handshakestate_reg[0]_2\,
      I2 => p_0_in16_in,
      I3 => ACK,
      O => end_handshake_i_1_n_0
    );
end_handshake_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => end_handshake_i_1_n_0,
      Q => \^end_handshake\
    );
\handshakestate[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005702"
    )
        port map (
      I0 => \^handshakestate_reg[0]_1\,
      I1 => ACK,
      I2 => p_0_in16_in,
      I3 => \^handshakestate_reg[0]_0\,
      I4 => \^handshakestate_reg[0]_2\,
      O => \handshakestate[0]_i_1_n_0\
    );
\handshakestate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0488"
    )
        port map (
      I0 => \^handshakestate_reg[0]_1\,
      I1 => ACK,
      I2 => p_0_in16_in,
      I3 => \^handshakestate_reg[0]_2\,
      O => \handshakestate[1]_i_1_n_0\
    );
\handshakestate_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => \handshakestate[0]_i_1_n_0\,
      Q => \^handshakestate_reg[0]_1\
    );
\handshakestate_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => \handshakestate[1]_i_1_n_0\,
      Q => \^handshakestate_reg[0]_2\
    );
\retrycntr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(2),
      I1 => \retrycntr_reg_n_0_[0]\,
      O => \retrycntr[0]_i_1_n_0\
    );
\retrycntr[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \retrycntr_reg[12]_i_2_n_6\,
      I1 => \^q\(2),
      O => \retrycntr[10]_i_1_n_0\
    );
\retrycntr[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \retrycntr_reg[12]_i_2_n_5\,
      I1 => \^q\(2),
      O => \retrycntr[11]_i_1_n_0\
    );
\retrycntr[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \retrycntr_reg[12]_i_2_n_4\,
      I1 => \^q\(2),
      O => \retrycntr[12]_i_1_n_0\
    );
\retrycntr[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[12]\,
      O => \retrycntr[12]_i_3_n_0\
    );
\retrycntr[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[11]\,
      O => \retrycntr[12]_i_4_n_0\
    );
\retrycntr[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[10]\,
      O => \retrycntr[12]_i_5_n_0\
    );
\retrycntr[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[9]\,
      O => \retrycntr[12]_i_6_n_0\
    );
\retrycntr[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \retrycntr_reg[15]_i_6_n_7\,
      I1 => \^q\(2),
      O => \retrycntr[13]_i_1_n_0\
    );
\retrycntr[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \retrycntr_reg[15]_i_6_n_6\,
      I1 => \^q\(2),
      O => \retrycntr[14]_i_1_n_0\
    );
\retrycntr[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0044C044"
    )
        port map (
      I0 => \retrycntr[15]_i_3_n_0\,
      I1 => \alignstate[0]_i_2_n_0\,
      I2 => p_0_in20_in,
      I3 => \^q\(1),
      I4 => \retrycntr[15]_i_4_n_0\,
      I5 => \retrycntr[15]_i_5_n_0\,
      O => retrycntr
    );
\retrycntr[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \retrycntr_reg[15]_i_6_n_5\,
      O => \retrycntr[15]_i_2_n_0\
    );
\retrycntr[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE2EEEEE"
    )
        port map (
      I0 => \p_0_in__0\,
      I1 => \^q\(0),
      I2 => \^end_handshake\,
      I3 => p_0_in20_in,
      I4 => neqOp,
      O => \retrycntr[15]_i_3_n_0\
    );
\retrycntr[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in12_in,
      I1 => \^q\(0),
      O => \retrycntr[15]_i_4_n_0\
    );
\retrycntr[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^start_align_i\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(3),
      O => \retrycntr[15]_i_5_n_0\
    );
\retrycntr[15]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \p_0_in__0\,
      O => \retrycntr[15]_i_7_n_0\
    );
\retrycntr[15]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[14]\,
      O => \retrycntr[15]_i_8_n_0\
    );
\retrycntr[15]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[13]\,
      O => \retrycntr[15]_i_9_n_0\
    );
\retrycntr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \retrycntr_reg[4]_i_2_n_7\,
      O => \retrycntr[1]_i_1_n_0\
    );
\retrycntr[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \retrycntr_reg[4]_i_2_n_6\,
      I1 => \^q\(2),
      O => \retrycntr[2]_i_1_n_0\
    );
\retrycntr[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \retrycntr_reg[4]_i_2_n_5\,
      I1 => \^q\(2),
      O => \retrycntr[3]_i_1_n_0\
    );
\retrycntr[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \retrycntr_reg[4]_i_2_n_4\,
      I1 => \^q\(2),
      O => \retrycntr[4]_i_1_n_0\
    );
\retrycntr[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[4]\,
      O => \retrycntr[4]_i_3_n_0\
    );
\retrycntr[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[3]\,
      O => \retrycntr[4]_i_4_n_0\
    );
\retrycntr[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[2]\,
      O => \retrycntr[4]_i_5_n_0\
    );
\retrycntr[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[1]\,
      O => \retrycntr[4]_i_6_n_0\
    );
\retrycntr[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \retrycntr_reg[8]_i_2_n_7\,
      I1 => \^q\(2),
      O => \retrycntr[5]_i_1_n_0\
    );
\retrycntr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \retrycntr_reg[8]_i_2_n_6\,
      I1 => \^q\(2),
      O => \retrycntr[6]_i_1_n_0\
    );
\retrycntr[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \retrycntr_reg[8]_i_2_n_5\,
      I1 => \^q\(2),
      O => \retrycntr[7]_i_1_n_0\
    );
\retrycntr[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \retrycntr_reg[8]_i_2_n_4\,
      I1 => \^q\(2),
      O => \retrycntr[8]_i_1_n_0\
    );
\retrycntr[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[8]\,
      O => \retrycntr[8]_i_3_n_0\
    );
\retrycntr[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[7]\,
      O => \retrycntr[8]_i_4_n_0\
    );
\retrycntr[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[6]\,
      O => \retrycntr[8]_i_5_n_0\
    );
\retrycntr[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[5]\,
      O => \retrycntr[8]_i_6_n_0\
    );
\retrycntr[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \retrycntr_reg[12]_i_2_n_7\,
      I1 => \^q\(2),
      O => \retrycntr[9]_i_1_n_0\
    );
\retrycntr_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[0]_i_1_n_0\,
      PRE => AR(1),
      Q => \retrycntr_reg_n_0_[0]\
    );
\retrycntr_reg[10]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[10]_i_1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(0),
      Q => \retrycntr_reg_n_0_[10]\
    );
\retrycntr_reg[11]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[11]_i_1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(0),
      Q => \retrycntr_reg_n_0_[11]\
    );
\retrycntr_reg[12]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[12]_i_1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(0),
      Q => \retrycntr_reg_n_0_[12]\
    );
\retrycntr_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \retrycntr_reg[8]_i_2_n_0\,
      CO(3) => \retrycntr_reg[12]_i_2_n_0\,
      CO(2) => \retrycntr_reg[12]_i_2_n_1\,
      CO(1) => \retrycntr_reg[12]_i_2_n_2\,
      CO(0) => \retrycntr_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \retrycntr_reg_n_0_[12]\,
      DI(2) => \retrycntr_reg_n_0_[11]\,
      DI(1) => \retrycntr_reg_n_0_[10]\,
      DI(0) => \retrycntr_reg_n_0_[9]\,
      O(3) => \retrycntr_reg[12]_i_2_n_4\,
      O(2) => \retrycntr_reg[12]_i_2_n_5\,
      O(1) => \retrycntr_reg[12]_i_2_n_6\,
      O(0) => \retrycntr_reg[12]_i_2_n_7\,
      S(3) => \retrycntr[12]_i_3_n_0\,
      S(2) => \retrycntr[12]_i_4_n_0\,
      S(1) => \retrycntr[12]_i_5_n_0\,
      S(0) => \retrycntr[12]_i_6_n_0\
    );
\retrycntr_reg[13]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[13]_i_1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(0),
      Q => \retrycntr_reg_n_0_[13]\
    );
\retrycntr_reg[14]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[14]_i_1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(0),
      Q => \retrycntr_reg_n_0_[14]\
    );
\retrycntr_reg[15]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[15]_i_2_n_0\,
      PRE => AR(1),
      Q => \p_0_in__0\
    );
\retrycntr_reg[15]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \retrycntr_reg[12]_i_2_n_0\,
      CO(3 downto 2) => \NLW_retrycntr_reg[15]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \retrycntr_reg[15]_i_6_n_2\,
      CO(0) => \retrycntr_reg[15]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \retrycntr_reg_n_0_[14]\,
      DI(0) => \retrycntr_reg_n_0_[13]\,
      O(3) => \NLW_retrycntr_reg[15]_i_6_O_UNCONNECTED\(3),
      O(2) => \retrycntr_reg[15]_i_6_n_5\,
      O(1) => \retrycntr_reg[15]_i_6_n_6\,
      O(0) => \retrycntr_reg[15]_i_6_n_7\,
      S(3) => '0',
      S(2) => \retrycntr[15]_i_7_n_0\,
      S(1) => \retrycntr[15]_i_8_n_0\,
      S(0) => \retrycntr[15]_i_9_n_0\
    );
\retrycntr_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[1]_i_1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(1),
      Q => \retrycntr_reg_n_0_[1]\
    );
\retrycntr_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[2]_i_1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(1),
      Q => \retrycntr_reg_n_0_[2]\
    );
\retrycntr_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[3]_i_1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(1),
      Q => \retrycntr_reg_n_0_[3]\
    );
\retrycntr_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[4]_i_1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(1),
      Q => \retrycntr_reg_n_0_[4]\
    );
\retrycntr_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \retrycntr_reg[4]_i_2_n_0\,
      CO(2) => \retrycntr_reg[4]_i_2_n_1\,
      CO(1) => \retrycntr_reg[4]_i_2_n_2\,
      CO(0) => \retrycntr_reg[4]_i_2_n_3\,
      CYINIT => \retrycntr_reg_n_0_[0]\,
      DI(3) => \retrycntr_reg_n_0_[4]\,
      DI(2) => \retrycntr_reg_n_0_[3]\,
      DI(1) => \retrycntr_reg_n_0_[2]\,
      DI(0) => \retrycntr_reg_n_0_[1]\,
      O(3) => \retrycntr_reg[4]_i_2_n_4\,
      O(2) => \retrycntr_reg[4]_i_2_n_5\,
      O(1) => \retrycntr_reg[4]_i_2_n_6\,
      O(0) => \retrycntr_reg[4]_i_2_n_7\,
      S(3) => \retrycntr[4]_i_3_n_0\,
      S(2) => \retrycntr[4]_i_4_n_0\,
      S(1) => \retrycntr[4]_i_5_n_0\,
      S(0) => \retrycntr[4]_i_6_n_0\
    );
\retrycntr_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[5]_i_1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(0),
      Q => \retrycntr_reg_n_0_[5]\
    );
\retrycntr_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[6]_i_1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(0),
      Q => \retrycntr_reg_n_0_[6]\
    );
\retrycntr_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[7]_i_1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(0),
      Q => \retrycntr_reg_n_0_[7]\
    );
\retrycntr_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[8]_i_1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(0),
      Q => \retrycntr_reg_n_0_[8]\
    );
\retrycntr_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \retrycntr_reg[4]_i_2_n_0\,
      CO(3) => \retrycntr_reg[8]_i_2_n_0\,
      CO(2) => \retrycntr_reg[8]_i_2_n_1\,
      CO(1) => \retrycntr_reg[8]_i_2_n_2\,
      CO(0) => \retrycntr_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \retrycntr_reg_n_0_[8]\,
      DI(2) => \retrycntr_reg_n_0_[7]\,
      DI(1) => \retrycntr_reg_n_0_[6]\,
      DI(0) => \retrycntr_reg_n_0_[5]\,
      O(3) => \retrycntr_reg[8]_i_2_n_4\,
      O(2) => \retrycntr_reg[8]_i_2_n_5\,
      O(1) => \retrycntr_reg[8]_i_2_n_6\,
      O(0) => \retrycntr_reg[8]_i_2_n_7\,
      S(3) => \retrycntr[8]_i_3_n_0\,
      S(2) => \retrycntr[8]_i_4_n_0\,
      S(1) => \retrycntr[8]_i_5_n_0\,
      S(0) => \retrycntr[8]_i_6_n_0\
    );
\retrycntr_reg[9]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[9]_i_1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(0),
      Q => \retrycntr_reg_n_0_[9]\
    );
\selector[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^serdesseqstate_reg[0]_2\,
      I1 => \^selector_reg[0]_0\,
      O => \selector[0]_i_1_n_0\
    );
\selector_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => AR(1),
      D => \selector[0]_i_1_n_0\,
      Q => \^selector_reg[0]_0\
    );
\serdesseqstate[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F433F400"
    )
        port map (
      I0 => \^serdesseqstate_reg[0]_0\(0),
      I1 => \^serdesseqstate_reg[0]_1\,
      I2 => \^busy_align_i\,
      I3 => \^serdesseqstate_reg[0]_2\,
      I4 => \slv_reg4_reg[2]_1\(1),
      O => \serdesseqstate[0]_i_1_n_0\
    );
\serdesseqstate[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DA"
    )
        port map (
      I0 => \^serdesseqstate_reg[0]_1\,
      I1 => \^busy_align_i\,
      I2 => \^serdesseqstate_reg[0]_2\,
      O => \serdesseqstate[1]_i_1_n_0\
    );
\serdesseqstate_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => \serdesseqstate[0]_i_1_n_0\,
      Q => \^serdesseqstate_reg[0]_1\
    );
\serdesseqstate_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => \serdesseqstate[1]_i_1_n_0\,
      Q => \^serdesseqstate_reg[0]_2\
    );
start_align_i_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => selector,
      Q => \^start_align_i\
    );
start_handshake_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => start_handshake_i_2_n_0,
      I1 => \^q\(3),
      I2 => start_handshake_i_3_n_0,
      O => start_handshake
    );
start_handshake_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A8A8A88"
    )
        port map (
      I0 => start_handshake_i_4_n_0,
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^start_align_i\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => start_handshake_i_2_n_0
    );
start_handshake_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"031F5F3F00005000"
    )
        port map (
      I0 => CO(0),
      I1 => p_0_in20_in,
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^end_handshake\,
      O => start_handshake_i_3_n_0
    );
start_handshake_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF5F55F557777"
    )
        port map (
      I0 => \^q\(2),
      I1 => \p_0_in__0\,
      I2 => p_0_in20_in,
      I3 => \^end_handshake\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => start_handshake_i_4_n_0
    );
start_handshake_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AR(0),
      D => start_handshake,
      Q => \^handshakestate_reg[0]_0\
    );
\windowcount[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \windowcount_reg_n_0_[0]\,
      O => \windowcount[0]_i_1_n_0\
    );
\windowcount[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \windowcount_reg_n_0_[0]\,
      I1 => \windowcount_reg_n_0_[1]\,
      I2 => \^q\(3),
      O => \windowcount[1]_i_1_n_0\
    );
\windowcount[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \^q\(3),
      I1 => \windowcount_reg_n_0_[1]\,
      I2 => \windowcount_reg_n_0_[0]\,
      I3 => \windowcount_reg_n_0_[2]\,
      O => \windowcount[2]_i_1_n_0\
    );
\windowcount[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \windowcount_reg_n_0_[0]\,
      I2 => \windowcount_reg_n_0_[1]\,
      I3 => \windowcount_reg_n_0_[2]\,
      I4 => \windowcount_reg_n_0_[3]\,
      O => \windowcount[3]_i_1_n_0\
    );
\windowcount[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \windowcount_reg_n_0_[0]\,
      I2 => \windowcount_reg_n_0_[1]\,
      I3 => \windowcount_reg_n_0_[3]\,
      I4 => \windowcount_reg_n_0_[2]\,
      I5 => \windowcount_reg_n_0_[4]\,
      O => \windowcount[4]_i_1_n_0\
    );
\windowcount[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAAAAAA20000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \windowcount[5]_i_2_n_0\,
      I2 => \windowcount_reg_n_0_[1]\,
      I3 => \windowcount_reg_n_0_[0]\,
      I4 => \windowcount_reg_n_0_[4]\,
      I5 => \windowcount_reg_n_0_[5]\,
      O => \windowcount[5]_i_1_n_0\
    );
\windowcount[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \windowcount_reg_n_0_[2]\,
      I1 => \windowcount_reg_n_0_[3]\,
      O => \windowcount[5]_i_2_n_0\
    );
\windowcount[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \^q\(3),
      I1 => \windowcount[9]_i_5_n_0\,
      I2 => \windowcount_reg_n_0_[6]\,
      O => \windowcount[6]_i_1_n_0\
    );
\windowcount[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A20"
    )
        port map (
      I0 => \^q\(3),
      I1 => \windowcount[9]_i_5_n_0\,
      I2 => \windowcount_reg_n_0_[6]\,
      I3 => \windowcount_reg_n_0_[7]\,
      O => \windowcount[7]_i_1_n_0\
    );
\windowcount[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA2A0080"
    )
        port map (
      I0 => \^q\(3),
      I1 => \windowcount_reg_n_0_[7]\,
      I2 => \windowcount_reg_n_0_[6]\,
      I3 => \windowcount[9]_i_5_n_0\,
      I4 => \windowcount_reg_n_0_[8]\,
      O => \windowcount[8]_i_1_n_0\
    );
\windowcount[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F880088"
    )
        port map (
      I0 => \windowcount[9]_i_3_n_0\,
      I1 => \^start_align_i\,
      I2 => \windowcount[9]_i_4_n_0\,
      I3 => \^q\(3),
      I4 => \^end_handshake\,
      I5 => \^q\(2),
      O => windowcount
    );
\windowcount[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AAAAAA08000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \windowcount_reg_n_0_[8]\,
      I2 => \windowcount[9]_i_5_n_0\,
      I3 => \windowcount_reg_n_0_[6]\,
      I4 => \windowcount_reg_n_0_[7]\,
      I5 => \windowcount_reg_n_0_[9]\,
      O => \windowcount[9]_i_2_n_0\
    );
\windowcount[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \windowcount[9]_i_3_n_0\
    );
\windowcount[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEE0FFF"
    )
        port map (
      I0 => p_0_in12_in,
      I1 => eqOp0_out,
      I2 => p_0_in20_in,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \windowcount[9]_i_4_n_0\
    );
\windowcount[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \windowcount_reg_n_0_[4]\,
      I1 => \windowcount_reg_n_0_[0]\,
      I2 => \windowcount_reg_n_0_[1]\,
      I3 => \windowcount_reg_n_0_[3]\,
      I4 => \windowcount_reg_n_0_[2]\,
      I5 => \windowcount_reg_n_0_[5]\,
      O => \windowcount[9]_i_5_n_0\
    );
\windowcount_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => windowcount,
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => \windowcount[0]_i_1_n_0\,
      Q => \windowcount_reg_n_0_[0]\
    );
\windowcount_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => windowcount,
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => \windowcount[1]_i_1_n_0\,
      Q => \windowcount_reg_n_0_[1]\
    );
\windowcount_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => windowcount,
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => \windowcount[2]_i_1_n_0\,
      Q => \windowcount_reg_n_0_[2]\
    );
\windowcount_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => windowcount,
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => \windowcount[3]_i_1_n_0\,
      Q => \windowcount_reg_n_0_[3]\
    );
\windowcount_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => windowcount,
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => \windowcount[4]_i_1_n_0\,
      Q => \windowcount_reg_n_0_[4]\
    );
\windowcount_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => windowcount,
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => \windowcount[5]_i_1_n_0\,
      Q => \windowcount_reg_n_0_[5]\
    );
\windowcount_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => windowcount,
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => \windowcount[6]_i_1_n_0\,
      Q => \windowcount_reg_n_0_[6]\
    );
\windowcount_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => windowcount,
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => \windowcount[7]_i_1_n_0\,
      Q => \windowcount_reg_n_0_[7]\
    );
\windowcount_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => windowcount,
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => \windowcount[8]_i_1_n_0\,
      Q => \windowcount_reg_n_0_[8]\
    );
\windowcount_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => windowcount,
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => \windowcount[9]_i_2_n_0\,
      Q => \windowcount_reg_n_0_[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_iserdes_control_4 is
  port (
    start_align_i : out STD_LOGIC;
    end_handshake : out STD_LOGIC;
    \handshakestate_reg[0]_0\ : out STD_LOGIC;
    \selector_reg[0]_0\ : out STD_LOGIC;
    edge_tmp : out STD_LOGIC;
    edge_int_or : out STD_LOGIC;
    busy_align_i : out STD_LOGIC;
    ALIGN_BUSY5_out : out STD_LOGIC;
    REQ : out STD_LOGIC;
    CTRL_RESET : out STD_LOGIC;
    CTRL_INC : out STD_LOGIC;
    CTRL_CE : out STD_LOGIC;
    CTRL_BITSLIP : out STD_LOGIC;
    CTRL_SAMPLEINFIRSTBIT_i : out STD_LOGIC;
    SAMPLEINFIRSTBIT4_out : out STD_LOGIC;
    CTRL_SAMPLEINLASTBIT_i : out STD_LOGIC;
    SAMPLEINLASTBIT3_out : out STD_LOGIC;
    CTRL_SAMPLEINOTHERBIT_i_reg_0 : out STD_LOGIC;
    SAMPLEINOTHERBIT2_out : out STD_LOGIC;
    CTRL_FIFO_RESET : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \axi_rdata_reg[9]\ : out STD_LOGIC;
    CTRL_SAMPLEINLASTBIT_i_reg_0 : out STD_LOGIC;
    CTRL_SAMPLEINFIRSTBIT_i_reg_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    CTRL_CE_reg_0 : out STD_LOGIC;
    CTRL_INC_reg_0 : out STD_LOGIC;
    CTRL_INC_reg_1 : out STD_LOGIC;
    CTRL_RESET_reg_0 : out STD_LOGIC;
    CTRL_RESET_reg_1 : out STD_LOGIC;
    CTRL_RESET_reg_2 : out STD_LOGIC;
    CTRL_SAMPLEINOTHERBIT_i : out STD_LOGIC;
    CTRL_SAMPLEINLASTBIT_i_reg_1 : out STD_LOGIC;
    CTRL_BITSLIP_reg_0 : out STD_LOGIC;
    \serdesseqstate_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \serdesseqstate_reg[0]_1\ : out STD_LOGIC;
    \serdesseqstate_reg[0]_2\ : out STD_LOGIC;
    \GenCntr_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \handshakestate_reg[0]_1\ : out STD_LOGIC;
    \handshakestate_reg[0]_2\ : out STD_LOGIC;
    vita_clk : in STD_LOGIC;
    \slv_reg4_reg[0]_rep__6\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \slv_reg4_reg[0]_rep__4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    start_handshake_reg_0 : in STD_LOGIC;
    edge_int_or_reg_0 : in STD_LOGIC;
    start_align_i_reg_0 : in STD_LOGIC;
    \slv_reg4_reg[2]\ : in STD_LOGIC;
    ACK_reg : in STD_LOGIC;
    CTRL_RESET_reg_3 : in STD_LOGIC;
    \alignstate_reg[3]_0\ : in STD_LOGIC;
    \alignstate_reg[3]_1\ : in STD_LOGIC;
    \alignstate_reg[1]_0\ : in STD_LOGIC;
    \alignstate_reg[2]_0\ : in STD_LOGIC;
    CTRL_SAMPLEINFIRSTBIT_i_reg_1 : in STD_LOGIC;
    \alignstate_reg[2]_1\ : in STD_LOGIC;
    CTRL_SAMPLEINLASTBIT_i_reg_2 : in STD_LOGIC;
    \alignstate_reg[2]_2\ : in STD_LOGIC;
    CTRL_SAMPLEINOTHERBIT_i_reg_1 : in STD_LOGIC;
    \slv_reg4_reg[2]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg4_reg[2]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CTRL_DATA : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \axi_araddr_reg[5]\ : in STD_LOGIC;
    \axi_araddr_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_araddr_reg[5]_0\ : in STD_LOGIC;
    \axi_araddr_reg[5]_1\ : in STD_LOGIC;
    axi_rvalid_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \slv_reg6_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \compare_reg[9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \compare_reg[8]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \CTRL_DATA_reg[6]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \compare_reg[7][9]\ : in STD_LOGIC;
    \compare_reg[3][9]\ : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ACK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_iserdes_control_4 : entity is "iserdes_control";
end design_1_onsemi_vita_cam_0_0_iserdes_control_4;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_iserdes_control_4 is
  signal \CTRL_BITSLIP_i_3__2_n_0\ : STD_LOGIC;
  signal \CTRL_CE_i_3__2_n_0\ : STD_LOGIC;
  signal \CTRL_INC_i_4__2_n_0\ : STD_LOGIC;
  signal \CTRL_RESET_i_5__2_n_0\ : STD_LOGIC;
  signal \CTRL_RESET_i_6__2_n_0\ : STD_LOGIC;
  signal \CTRL_RESET_i_7__2_n_0\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_14__2_n_0\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_4__2_n_0\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_5__2_n_0\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_7__2_n_0\ : STD_LOGIC;
  signal \^ctrl_sampleinfirstbit_i_reg_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__2_n_1\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__2_n_2\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__2_n_3\ : STD_LOGIC;
  signal \^ctrl_sampleinlastbit_i_reg_1\ : STD_LOGIC;
  signal GenCntr : STD_LOGIC;
  signal \GenCntr[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \GenCntr[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \GenCntr[0]_i_3__2_n_0\ : STD_LOGIC;
  signal \GenCntr[10]_i_1__2_n_0\ : STD_LOGIC;
  signal \GenCntr[11]_i_1__2_n_0\ : STD_LOGIC;
  signal \GenCntr[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \GenCntr[12]_i_3__2_n_0\ : STD_LOGIC;
  signal \GenCntr[12]_i_4__2_n_0\ : STD_LOGIC;
  signal \GenCntr[12]_i_5__2_n_0\ : STD_LOGIC;
  signal \GenCntr[12]_i_6__2_n_0\ : STD_LOGIC;
  signal \GenCntr[13]_i_1__2_n_0\ : STD_LOGIC;
  signal \GenCntr[14]_i_1__2_n_0\ : STD_LOGIC;
  signal \GenCntr[14]_i_2__2_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_10__2_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_11__2_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_13__2_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_14__2_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_15__2_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_17__2_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_18__2_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_19__2_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_2__2_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_3__2_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_4__2_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_5__2_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_6__2_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_7__2_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_8__2_n_0\ : STD_LOGIC;
  signal \GenCntr[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \GenCntr[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \GenCntr[1]_i_3__2_n_0\ : STD_LOGIC;
  signal \GenCntr[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \GenCntr[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \GenCntr[2]_i_3__2_n_0\ : STD_LOGIC;
  signal \GenCntr[2]_i_4__2_n_0\ : STD_LOGIC;
  signal \GenCntr[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \GenCntr[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \GenCntr[3]_i_3__2_n_0\ : STD_LOGIC;
  signal \GenCntr[4]_i_10__2_n_0\ : STD_LOGIC;
  signal \GenCntr[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \GenCntr[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \GenCntr[4]_i_4__2_n_0\ : STD_LOGIC;
  signal \GenCntr[4]_i_5__2_n_0\ : STD_LOGIC;
  signal \GenCntr[4]_i_6__2_n_0\ : STD_LOGIC;
  signal \GenCntr[4]_i_7__2_n_0\ : STD_LOGIC;
  signal \GenCntr[4]_i_8__2_n_0\ : STD_LOGIC;
  signal \GenCntr[4]_i_9__2_n_0\ : STD_LOGIC;
  signal \GenCntr[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \GenCntr[5]_i_2__2_n_0\ : STD_LOGIC;
  signal \GenCntr[5]_i_3__2_n_0\ : STD_LOGIC;
  signal \GenCntr[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \GenCntr[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \GenCntr[6]_i_3__2_n_0\ : STD_LOGIC;
  signal \GenCntr[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \GenCntr[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \GenCntr[7]_i_3__2_n_0\ : STD_LOGIC;
  signal \GenCntr[8]_i_10__2_n_0\ : STD_LOGIC;
  signal \GenCntr[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \GenCntr[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \GenCntr[8]_i_3__2_n_0\ : STD_LOGIC;
  signal \GenCntr[8]_i_5__2_n_0\ : STD_LOGIC;
  signal \GenCntr[8]_i_6__2_n_0\ : STD_LOGIC;
  signal \GenCntr[8]_i_7__2_n_0\ : STD_LOGIC;
  signal \GenCntr[8]_i_8__2_n_0\ : STD_LOGIC;
  signal \GenCntr[8]_i_9__2_n_0\ : STD_LOGIC;
  signal \GenCntr[9]_i_1__2_n_0\ : STD_LOGIC;
  signal \GenCntr[9]_i_2__2_n_0\ : STD_LOGIC;
  signal \GenCntr[9]_i_3__2_n_0\ : STD_LOGIC;
  signal \GenCntr[9]_i_4__2_n_0\ : STD_LOGIC;
  signal \GenCntr[9]_i_5__2_n_0\ : STD_LOGIC;
  signal \GenCntr[9]_i_6__2_n_0\ : STD_LOGIC;
  signal \GenCntr_reg[12]_i_2__2_n_0\ : STD_LOGIC;
  signal \GenCntr_reg[12]_i_2__2_n_1\ : STD_LOGIC;
  signal \GenCntr_reg[12]_i_2__2_n_2\ : STD_LOGIC;
  signal \GenCntr_reg[12]_i_2__2_n_3\ : STD_LOGIC;
  signal \GenCntr_reg[15]_i_12__2_n_1\ : STD_LOGIC;
  signal \GenCntr_reg[15]_i_12__2_n_2\ : STD_LOGIC;
  signal \GenCntr_reg[15]_i_12__2_n_3\ : STD_LOGIC;
  signal \GenCntr_reg[15]_i_9__2_n_2\ : STD_LOGIC;
  signal \GenCntr_reg[15]_i_9__2_n_3\ : STD_LOGIC;
  signal \GenCntr_reg[4]_i_3__2_n_0\ : STD_LOGIC;
  signal \GenCntr_reg[4]_i_3__2_n_1\ : STD_LOGIC;
  signal \GenCntr_reg[4]_i_3__2_n_2\ : STD_LOGIC;
  signal \GenCntr_reg[4]_i_3__2_n_3\ : STD_LOGIC;
  signal \GenCntr_reg[8]_i_4__2_n_0\ : STD_LOGIC;
  signal \GenCntr_reg[8]_i_4__2_n_1\ : STD_LOGIC;
  signal \GenCntr_reg[8]_i_4__2_n_2\ : STD_LOGIC;
  signal \GenCntr_reg[8]_i_4__2_n_3\ : STD_LOGIC;
  signal \GenCntr_reg_n_0_[10]\ : STD_LOGIC;
  signal \GenCntr_reg_n_0_[11]\ : STD_LOGIC;
  signal \GenCntr_reg_n_0_[12]\ : STD_LOGIC;
  signal \GenCntr_reg_n_0_[13]\ : STD_LOGIC;
  signal \GenCntr_reg_n_0_[14]\ : STD_LOGIC;
  signal \GenCntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \GenCntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \GenCntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \GenCntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \GenCntr_reg_n_0_[7]\ : STD_LOGIC;
  signal \GenCntr_reg_n_0_[8]\ : STD_LOGIC;
  signal \GenCntr_reg_n_0_[9]\ : STD_LOGIC;
  signal Maxcount : STD_LOGIC;
  signal \Maxcount[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \Maxcount[10]_i_2__2_n_0\ : STD_LOGIC;
  signal \Maxcount[10]_i_3__2_n_0\ : STD_LOGIC;
  signal \Maxcount[10]_i_4__2_n_0\ : STD_LOGIC;
  signal \Maxcount[10]_i_5__2_n_0\ : STD_LOGIC;
  signal \Maxcount[10]_i_6__2_n_0\ : STD_LOGIC;
  signal \Maxcount[10]_i_7__2_n_0\ : STD_LOGIC;
  signal \Maxcount[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \Maxcount[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \Maxcount[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \Maxcount[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \Maxcount[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \Maxcount[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \Maxcount[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \Maxcount[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \Maxcount[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \Maxcount[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \Maxcount[9]_i_1__2_n_0\ : STD_LOGIC;
  signal \Maxcount[9]_i_2__2_n_0\ : STD_LOGIC;
  signal \Maxcount[9]_i_3__2_n_0\ : STD_LOGIC;
  signal \Maxcount_reg_n_0_[0]\ : STD_LOGIC;
  signal \Maxcount_reg_n_0_[1]\ : STD_LOGIC;
  signal \Maxcount_reg_n_0_[2]\ : STD_LOGIC;
  signal \Maxcount_reg_n_0_[3]\ : STD_LOGIC;
  signal \Maxcount_reg_n_0_[4]\ : STD_LOGIC;
  signal \Maxcount_reg_n_0_[5]\ : STD_LOGIC;
  signal \Maxcount_reg_n_0_[6]\ : STD_LOGIC;
  signal \Maxcount_reg_n_0_[7]\ : STD_LOGIC;
  signal \Maxcount_reg_n_0_[8]\ : STD_LOGIC;
  signal \Maxcount_reg_n_0_[9]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \SerdesCntr[12]_i_3__2_n_0\ : STD_LOGIC;
  signal \SerdesCntr[12]_i_4__2_n_0\ : STD_LOGIC;
  signal \SerdesCntr[12]_i_5__2_n_0\ : STD_LOGIC;
  signal \SerdesCntr[12]_i_6__2_n_0\ : STD_LOGIC;
  signal \SerdesCntr[15]_i_5__2_n_0\ : STD_LOGIC;
  signal \SerdesCntr[15]_i_6__2_n_0\ : STD_LOGIC;
  signal \SerdesCntr[4]_i_3__2_n_0\ : STD_LOGIC;
  signal \SerdesCntr[4]_i_4__2_n_0\ : STD_LOGIC;
  signal \SerdesCntr[4]_i_5__2_n_0\ : STD_LOGIC;
  signal \SerdesCntr[4]_i_6__2_n_0\ : STD_LOGIC;
  signal \SerdesCntr[8]_i_3__2_n_0\ : STD_LOGIC;
  signal \SerdesCntr[8]_i_4__2_n_0\ : STD_LOGIC;
  signal \SerdesCntr[8]_i_5__2_n_0\ : STD_LOGIC;
  signal \SerdesCntr[8]_i_6__2_n_0\ : STD_LOGIC;
  signal \SerdesCntr_reg[12]_i_2__2_n_0\ : STD_LOGIC;
  signal \SerdesCntr_reg[12]_i_2__2_n_1\ : STD_LOGIC;
  signal \SerdesCntr_reg[12]_i_2__2_n_2\ : STD_LOGIC;
  signal \SerdesCntr_reg[12]_i_2__2_n_3\ : STD_LOGIC;
  signal \SerdesCntr_reg[12]_i_2__2_n_4\ : STD_LOGIC;
  signal \SerdesCntr_reg[12]_i_2__2_n_5\ : STD_LOGIC;
  signal \SerdesCntr_reg[12]_i_2__2_n_6\ : STD_LOGIC;
  signal \SerdesCntr_reg[12]_i_2__2_n_7\ : STD_LOGIC;
  signal \SerdesCntr_reg[15]_i_3__2_n_2\ : STD_LOGIC;
  signal \SerdesCntr_reg[15]_i_3__2_n_3\ : STD_LOGIC;
  signal \SerdesCntr_reg[15]_i_3__2_n_5\ : STD_LOGIC;
  signal \SerdesCntr_reg[15]_i_3__2_n_6\ : STD_LOGIC;
  signal \SerdesCntr_reg[15]_i_3__2_n_7\ : STD_LOGIC;
  signal \SerdesCntr_reg[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \SerdesCntr_reg[4]_i_2__2_n_1\ : STD_LOGIC;
  signal \SerdesCntr_reg[4]_i_2__2_n_2\ : STD_LOGIC;
  signal \SerdesCntr_reg[4]_i_2__2_n_3\ : STD_LOGIC;
  signal \SerdesCntr_reg[4]_i_2__2_n_4\ : STD_LOGIC;
  signal \SerdesCntr_reg[4]_i_2__2_n_5\ : STD_LOGIC;
  signal \SerdesCntr_reg[4]_i_2__2_n_6\ : STD_LOGIC;
  signal \SerdesCntr_reg[4]_i_2__2_n_7\ : STD_LOGIC;
  signal \SerdesCntr_reg[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \SerdesCntr_reg[8]_i_2__2_n_1\ : STD_LOGIC;
  signal \SerdesCntr_reg[8]_i_2__2_n_2\ : STD_LOGIC;
  signal \SerdesCntr_reg[8]_i_2__2_n_3\ : STD_LOGIC;
  signal \SerdesCntr_reg[8]_i_2__2_n_4\ : STD_LOGIC;
  signal \SerdesCntr_reg[8]_i_2__2_n_5\ : STD_LOGIC;
  signal \SerdesCntr_reg[8]_i_2__2_n_6\ : STD_LOGIC;
  signal \SerdesCntr_reg[8]_i_2__2_n_7\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[10]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[11]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[12]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[13]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[14]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[7]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[8]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[9]\ : STD_LOGIC;
  signal \TimeOutCntr[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \TimeOutCntr[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \TimeOutCntr[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \TimeOutCntr[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \TimeOutCntr[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \TimeOutCntr[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \TimeOutCntr[5]_i_2__2_n_0\ : STD_LOGIC;
  signal \TimeOutCntr[5]_i_3__2_n_0\ : STD_LOGIC;
  signal \TimeOutCntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \TimeOutCntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \TimeOutCntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \TimeOutCntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \TimeOutCntr_reg_n_0_[4]\ : STD_LOGIC;
  signal alignstate : STD_LOGIC;
  signal \alignstate[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \alignstate[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \alignstate[0]_i_3__2_n_0\ : STD_LOGIC;
  signal \alignstate[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \alignstate[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \alignstate[1]_i_3__2_n_0\ : STD_LOGIC;
  signal \alignstate[1]_i_4__2_n_0\ : STD_LOGIC;
  signal \alignstate[1]_i_5__2_n_0\ : STD_LOGIC;
  signal \alignstate[1]_i_6__2_n_0\ : STD_LOGIC;
  signal \alignstate[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \alignstate[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \alignstate[2]_i_4__2_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_10__2_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_11__2_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_12__2_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_13__2_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_14__2_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_15__2_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_16__2_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_17__2_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_18__2_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_19__2_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_3__2_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_4__2_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_5__2_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_6__2_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_9__2_n_0\ : STD_LOGIC;
  signal \alignstate_reg[3]_i_7__2_n_1\ : STD_LOGIC;
  signal \alignstate_reg[3]_i_7__2_n_2\ : STD_LOGIC;
  signal \alignstate_reg[3]_i_7__2_n_3\ : STD_LOGIC;
  signal \alignstate_reg[3]_i_8__2_n_1\ : STD_LOGIC;
  signal \alignstate_reg[3]_i_8__2_n_2\ : STD_LOGIC;
  signal \alignstate_reg[3]_i_8__2_n_3\ : STD_LOGIC;
  signal \^busy_align_i\ : STD_LOGIC;
  signal data5 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal data_init : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal edge_init : STD_LOGIC;
  signal \edge_init_reg_n_0_[0]\ : STD_LOGIC;
  signal \edge_init_reg_n_0_[1]\ : STD_LOGIC;
  signal \edge_init_reg_n_0_[2]\ : STD_LOGIC;
  signal \edge_init_reg_n_0_[3]\ : STD_LOGIC;
  signal \edge_init_reg_n_0_[4]\ : STD_LOGIC;
  signal \edge_init_reg_n_0_[5]\ : STD_LOGIC;
  signal \edge_init_reg_n_0_[6]\ : STD_LOGIC;
  signal \edge_init_reg_n_0_[7]\ : STD_LOGIC;
  signal \edge_init_reg_n_0_[8]\ : STD_LOGIC;
  signal \^edge_int_or\ : STD_LOGIC;
  signal \^end_handshake\ : STD_LOGIC;
  signal \end_handshake_i_1__2_n_0\ : STD_LOGIC;
  signal eqOp0_out : STD_LOGIC;
  signal eqOp2_out : STD_LOGIC;
  signal eqOp3_out : STD_LOGIC;
  signal \handshakestate[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \handshakestate[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \^handshakestate_reg[0]_0\ : STD_LOGIC;
  signal \^handshakestate_reg[0]_1\ : STD_LOGIC;
  signal \^handshakestate_reg[0]_2\ : STD_LOGIC;
  signal neqOp : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_in12_in : STD_LOGIC;
  signal p_0_in16_in : STD_LOGIC;
  signal p_0_in20_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  signal retrycntr : STD_LOGIC;
  signal \retrycntr[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \retrycntr[10]_i_1__2_n_0\ : STD_LOGIC;
  signal \retrycntr[11]_i_1__2_n_0\ : STD_LOGIC;
  signal \retrycntr[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \retrycntr[12]_i_3__2_n_0\ : STD_LOGIC;
  signal \retrycntr[12]_i_4__2_n_0\ : STD_LOGIC;
  signal \retrycntr[12]_i_5__2_n_0\ : STD_LOGIC;
  signal \retrycntr[12]_i_6__2_n_0\ : STD_LOGIC;
  signal \retrycntr[13]_i_1__2_n_0\ : STD_LOGIC;
  signal \retrycntr[14]_i_1__2_n_0\ : STD_LOGIC;
  signal \retrycntr[15]_i_2__2_n_0\ : STD_LOGIC;
  signal \retrycntr[15]_i_3__2_n_0\ : STD_LOGIC;
  signal \retrycntr[15]_i_4__2_n_0\ : STD_LOGIC;
  signal \retrycntr[15]_i_5__2_n_0\ : STD_LOGIC;
  signal \retrycntr[15]_i_7__2_n_0\ : STD_LOGIC;
  signal \retrycntr[15]_i_8__2_n_0\ : STD_LOGIC;
  signal \retrycntr[15]_i_9__2_n_0\ : STD_LOGIC;
  signal \retrycntr[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \retrycntr[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \retrycntr[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \retrycntr[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \retrycntr[4]_i_3__2_n_0\ : STD_LOGIC;
  signal \retrycntr[4]_i_4__2_n_0\ : STD_LOGIC;
  signal \retrycntr[4]_i_5__2_n_0\ : STD_LOGIC;
  signal \retrycntr[4]_i_6__2_n_0\ : STD_LOGIC;
  signal \retrycntr[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \retrycntr[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \retrycntr[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \retrycntr[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \retrycntr[8]_i_3__2_n_0\ : STD_LOGIC;
  signal \retrycntr[8]_i_4__2_n_0\ : STD_LOGIC;
  signal \retrycntr[8]_i_5__2_n_0\ : STD_LOGIC;
  signal \retrycntr[8]_i_6__2_n_0\ : STD_LOGIC;
  signal \retrycntr[9]_i_1__2_n_0\ : STD_LOGIC;
  signal \retrycntr_reg[12]_i_2__2_n_0\ : STD_LOGIC;
  signal \retrycntr_reg[12]_i_2__2_n_1\ : STD_LOGIC;
  signal \retrycntr_reg[12]_i_2__2_n_2\ : STD_LOGIC;
  signal \retrycntr_reg[12]_i_2__2_n_3\ : STD_LOGIC;
  signal \retrycntr_reg[12]_i_2__2_n_4\ : STD_LOGIC;
  signal \retrycntr_reg[12]_i_2__2_n_5\ : STD_LOGIC;
  signal \retrycntr_reg[12]_i_2__2_n_6\ : STD_LOGIC;
  signal \retrycntr_reg[12]_i_2__2_n_7\ : STD_LOGIC;
  signal \retrycntr_reg[15]_i_6__2_n_2\ : STD_LOGIC;
  signal \retrycntr_reg[15]_i_6__2_n_3\ : STD_LOGIC;
  signal \retrycntr_reg[15]_i_6__2_n_5\ : STD_LOGIC;
  signal \retrycntr_reg[15]_i_6__2_n_6\ : STD_LOGIC;
  signal \retrycntr_reg[15]_i_6__2_n_7\ : STD_LOGIC;
  signal \retrycntr_reg[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \retrycntr_reg[4]_i_2__2_n_1\ : STD_LOGIC;
  signal \retrycntr_reg[4]_i_2__2_n_2\ : STD_LOGIC;
  signal \retrycntr_reg[4]_i_2__2_n_3\ : STD_LOGIC;
  signal \retrycntr_reg[4]_i_2__2_n_4\ : STD_LOGIC;
  signal \retrycntr_reg[4]_i_2__2_n_5\ : STD_LOGIC;
  signal \retrycntr_reg[4]_i_2__2_n_6\ : STD_LOGIC;
  signal \retrycntr_reg[4]_i_2__2_n_7\ : STD_LOGIC;
  signal \retrycntr_reg[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \retrycntr_reg[8]_i_2__2_n_1\ : STD_LOGIC;
  signal \retrycntr_reg[8]_i_2__2_n_2\ : STD_LOGIC;
  signal \retrycntr_reg[8]_i_2__2_n_3\ : STD_LOGIC;
  signal \retrycntr_reg[8]_i_2__2_n_4\ : STD_LOGIC;
  signal \retrycntr_reg[8]_i_2__2_n_5\ : STD_LOGIC;
  signal \retrycntr_reg[8]_i_2__2_n_6\ : STD_LOGIC;
  signal \retrycntr_reg[8]_i_2__2_n_7\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[10]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[11]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[12]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[13]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[14]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[7]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[8]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[9]\ : STD_LOGIC;
  signal selector : STD_LOGIC;
  signal \selector[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \^selector_reg[0]_0\ : STD_LOGIC;
  signal serdesseqstate : STD_LOGIC;
  signal \serdesseqstate[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \serdesseqstate[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \^serdesseqstate_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^serdesseqstate_reg[0]_1\ : STD_LOGIC;
  signal \^serdesseqstate_reg[0]_2\ : STD_LOGIC;
  signal \^start_align_i\ : STD_LOGIC;
  signal start_handshake : STD_LOGIC;
  signal \start_handshake_i_2__2_n_0\ : STD_LOGIC;
  signal \start_handshake_i_3__2_n_0\ : STD_LOGIC;
  signal \start_handshake_i_4__2_n_0\ : STD_LOGIC;
  signal windowcount : STD_LOGIC;
  signal \windowcount[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \windowcount[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \windowcount[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \windowcount[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \windowcount[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \windowcount[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \windowcount[5]_i_2__2_n_0\ : STD_LOGIC;
  signal \windowcount[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \windowcount[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \windowcount[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \windowcount[9]_i_2__2_n_0\ : STD_LOGIC;
  signal \windowcount[9]_i_3__2_n_0\ : STD_LOGIC;
  signal \windowcount[9]_i_4__2_n_0\ : STD_LOGIC;
  signal \windowcount[9]_i_5__2_n_0\ : STD_LOGIC;
  signal \windowcount_reg_n_0_[0]\ : STD_LOGIC;
  signal \windowcount_reg_n_0_[1]\ : STD_LOGIC;
  signal \windowcount_reg_n_0_[2]\ : STD_LOGIC;
  signal \windowcount_reg_n_0_[3]\ : STD_LOGIC;
  signal \windowcount_reg_n_0_[4]\ : STD_LOGIC;
  signal \windowcount_reg_n_0_[5]\ : STD_LOGIC;
  signal \windowcount_reg_n_0_[6]\ : STD_LOGIC;
  signal \windowcount_reg_n_0_[7]\ : STD_LOGIC;
  signal \windowcount_reg_n_0_[8]\ : STD_LOGIC;
  signal \windowcount_reg_n_0_[9]\ : STD_LOGIC;
  signal \NLW_CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_GenCntr_reg[15]_i_12__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_GenCntr_reg[15]_i_9__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_GenCntr_reg[15]_i_9__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_SerdesCntr_reg[15]_i_3__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_SerdesCntr_reg[15]_i_3__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_alignstate_reg[3]_i_7__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_alignstate_reg[3]_i_8__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_retrycntr_reg[15]_i_6__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_retrycntr_reg[15]_i_6__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CTRL_BITSLIP_i_3__2\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \CTRL_CE_i_3__2\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \CTRL_RESET_i_5__2\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \CTRL_RESET_i_6__2\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \CTRL_SAMPLEINFIRSTBIT_i_i_11__2\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \CTRL_SAMPLEINFIRSTBIT_i_i_14__2\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \GenCntr[10]_i_1__2\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \GenCntr[11]_i_1__2\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \GenCntr[12]_i_1__2\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \GenCntr[13]_i_1__2\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \GenCntr[14]_i_1__2\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \GenCntr[14]_i_2__2\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \GenCntr[15]_i_10__2\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \GenCntr[15]_i_11__2\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \GenCntr[15]_i_4__2\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \GenCntr[15]_i_7__2\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \GenCntr[15]_i_8__2\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \GenCntr[1]_i_3__2\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \GenCntr[4]_i_10__2\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \GenCntr[4]_i_2__2\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \GenCntr[4]_i_9__2\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \GenCntr[5]_i_3__2\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \GenCntr[6]_i_3__2\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \GenCntr[8]_i_2__2\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \GenCntr[8]_i_3__2\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \GenCntr[8]_i_5__2\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \GenCntr[9]_i_2__2\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \GenCntr[9]_i_3__2\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \GenCntr[9]_i_4__2\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \GenCntr[9]_i_6__2\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \Maxcount[10]_i_3__2\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \Maxcount[10]_i_6__2\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \Maxcount[10]_i_7__2\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \Maxcount[2]_i_1__2\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \Maxcount[3]_i_1__2\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \Maxcount[4]_i_2__2\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \Maxcount[6]_i_1__2\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \Maxcount[7]_i_1__2\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \Maxcount[9]_i_3__2\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \SerdesCntr[0]_i_1__2\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \SerdesCntr[10]_i_1__2\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \SerdesCntr[11]_i_1__2\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \SerdesCntr[12]_i_1__2\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \SerdesCntr[13]_i_1__2\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \SerdesCntr[15]_i_2__2\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \SerdesCntr[1]_i_1__2\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \SerdesCntr[2]_i_1__2\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \SerdesCntr[3]_i_1__2\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \SerdesCntr[4]_i_1__2\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \SerdesCntr[5]_i_1__2\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \SerdesCntr[6]_i_1__2\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \SerdesCntr[7]_i_1__2\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \SerdesCntr[8]_i_1__2\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \TimeOutCntr[0]_i_1__2\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \TimeOutCntr[2]_i_1__2\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \TimeOutCntr[3]_i_1__2\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \TimeOutCntr[5]_i_3__2\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \alignstate[0]_i_2__2\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \alignstate[1]_i_3__2\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \alignstate[1]_i_4__2\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \alignstate[1]_i_6__2\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \alignstate[3]_i_4__2\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \handshakestate[0]_i_1__2\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \handshakestate[1]_i_1__2\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \retrycntr[0]_i_1__2\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \retrycntr[10]_i_1__2\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \retrycntr[11]_i_1__2\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \retrycntr[12]_i_1__2\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \retrycntr[13]_i_1__2\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \retrycntr[14]_i_1__2\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \retrycntr[15]_i_2__2\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \retrycntr[15]_i_3__2\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \retrycntr[15]_i_4__2\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \retrycntr[15]_i_5__2\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \retrycntr[1]_i_1__2\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \retrycntr[2]_i_1__2\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \retrycntr[4]_i_1__2\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \retrycntr[5]_i_1__2\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \retrycntr[6]_i_1__2\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \retrycntr[7]_i_1__2\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \retrycntr[8]_i_1__2\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \retrycntr[9]_i_1__2\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \serdesseqstate[0]_i_1__2\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \serdesseqstate[1]_i_1__2\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \start_handshake_i_1__2\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \windowcount[1]_i_1__2\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \windowcount[2]_i_1__2\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \windowcount[3]_i_1__2\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \windowcount[5]_i_2__2\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \windowcount[6]_i_1__2\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \windowcount[7]_i_1__2\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \windowcount[8]_i_1__2\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \windowcount[9]_i_3__2\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \windowcount[9]_i_4__2\ : label is "soft_lutpair249";
begin
  CTRL_SAMPLEINFIRSTBIT_i_reg_0(2 downto 0) <= \^ctrl_sampleinfirstbit_i_reg_0\(2 downto 0);
  CTRL_SAMPLEINLASTBIT_i_reg_1 <= \^ctrl_sampleinlastbit_i_reg_1\;
  Q(3 downto 0) <= \^q\(3 downto 0);
  busy_align_i <= \^busy_align_i\;
  edge_int_or <= \^edge_int_or\;
  end_handshake <= \^end_handshake\;
  \handshakestate_reg[0]_0\ <= \^handshakestate_reg[0]_0\;
  \handshakestate_reg[0]_1\ <= \^handshakestate_reg[0]_1\;
  \handshakestate_reg[0]_2\ <= \^handshakestate_reg[0]_2\;
  \selector_reg[0]_0\ <= \^selector_reg[0]_0\;
  \serdesseqstate_reg[0]_0\(0) <= \^serdesseqstate_reg[0]_0\(0);
  \serdesseqstate_reg[0]_1\ <= \^serdesseqstate_reg[0]_1\;
  \serdesseqstate_reg[0]_2\ <= \^serdesseqstate_reg[0]_2\;
  start_align_i <= \^start_align_i\;
ALIGN_BUSY_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__4\(0),
      D => \slv_reg4_reg[2]\,
      Q => ALIGN_BUSY5_out
    );
\CTRL_BITSLIP_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000FF2000000000"
    )
        port map (
      I0 => \^end_handshake\,
      I1 => p_0_in20_in,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => CO(0),
      I5 => \CTRL_BITSLIP_i_3__2_n_0\,
      O => CTRL_BITSLIP_reg_0
    );
\CTRL_BITSLIP_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \CTRL_BITSLIP_i_3__2_n_0\
    );
CTRL_BITSLIP_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__4\(0),
      D => \alignstate_reg[1]_0\,
      Q => CTRL_BITSLIP
    );
\CTRL_CE_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000075757F75"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^end_handshake\,
      I2 => \^q\(0),
      I3 => p_0_in12_in,
      I4 => eqOp0_out,
      I5 => \CTRL_CE_i_3__2_n_0\,
      O => CTRL_CE_reg_0
    );
\CTRL_CE_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"31003111"
    )
        port map (
      I0 => eqOp2_out,
      I1 => \^q\(1),
      I2 => p_0_in20_in,
      I3 => \^q\(0),
      I4 => p_0_in12_in,
      O => \CTRL_CE_i_3__2_n_0\
    );
CTRL_CE_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => \alignstate_reg[3]_1\,
      Q => CTRL_CE
    );
CTRL_FIFO_RESET_reg: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \slv_reg4_reg[2]_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(0),
      Q => CTRL_FIFO_RESET
    );
\CTRL_INC_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFE0FFFFEFE0C0C"
    )
        port map (
      I0 => eqOp0_out,
      I1 => p_0_in12_in,
      I2 => \^q\(0),
      I3 => p_0_in20_in,
      I4 => \^q\(1),
      I5 => eqOp2_out,
      O => CTRL_INC_reg_0
    );
\CTRL_INC_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF04000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^end_handshake\,
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \CTRL_INC_i_4__2_n_0\,
      O => CTRL_INC_reg_1
    );
\CTRL_INC_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F000F000C00050"
    )
        port map (
      I0 => \^edge_int_or\,
      I1 => neqOp,
      I2 => \alignstate[0]_i_2__2_n_0\,
      I3 => p_0_in12_in,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \CTRL_INC_i_4__2_n_0\
    );
CTRL_INC_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__4\(0),
      D => \alignstate_reg[3]_0\,
      Q => CTRL_INC
    );
\CTRL_RESET_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6745000000000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^edge_int_or\,
      I3 => neqOp,
      I4 => \alignstate[0]_i_2__2_n_0\,
      I5 => p_0_in12_in,
      O => CTRL_RESET_reg_0
    );
\CTRL_RESET_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F004400000044"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^start_align_i\,
      I2 => \GenCntr[15]_i_11__2_n_0\,
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \CTRL_RESET_i_5__2_n_0\,
      O => CTRL_RESET_reg_1
    );
\CTRL_RESET_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5500F700"
    )
        port map (
      I0 => \CTRL_RESET_i_6__2_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \CTRL_RESET_i_7__2_n_0\,
      I5 => \start_handshake_i_2__2_n_0\,
      O => CTRL_RESET_reg_2
    );
\CTRL_RESET_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in12_in,
      I1 => \^q\(0),
      O => \CTRL_RESET_i_5__2_n_0\
    );
\CTRL_RESET_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD5FFFF"
    )
        port map (
      I0 => \^end_handshake\,
      I1 => \^q\(0),
      I2 => p_0_in20_in,
      I3 => \^q\(2),
      I4 => \^q\(1),
      O => \CTRL_RESET_i_6__2_n_0\
    );
\CTRL_RESET_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CCFFAF000F0F0F"
    )
        port map (
      I0 => p_0_in20_in,
      I1 => CO(0),
      I2 => \^end_handshake\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \^q\(2),
      O => \CTRL_RESET_i_7__2_n_0\
    );
CTRL_RESET_reg: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => CTRL_RESET_reg_3,
      PRE => \slv_reg4_reg[0]_rep__6\(2),
      Q => CTRL_RESET
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_11__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ctrl_sampleinfirstbit_i_reg_0\(0),
      I1 => \^ctrl_sampleinfirstbit_i_reg_0\(2),
      I2 => \GenCntr_reg_n_0_[2]\,
      O => \^ctrl_sampleinlastbit_i_reg_1\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_14__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4540757F"
    )
        port map (
      I0 => \compare_reg[9]_0\(0),
      I1 => \^ctrl_sampleinfirstbit_i_reg_0\(0),
      I2 => \^ctrl_sampleinfirstbit_i_reg_0\(2),
      I3 => \GenCntr_reg_n_0_[2]\,
      I4 => \compare_reg[8]_1\(0),
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_14__2_n_0\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \CTRL_SAMPLEINFIRSTBIT_i_i_4__2_n_0\,
      I1 => \CTRL_SAMPLEINFIRSTBIT_i_i_5__2_n_0\,
      I2 => \GenCntr_reg_n_0_[8]\,
      I3 => \GenCntr_reg_n_0_[10]\,
      I4 => \GenCntr_reg_n_0_[9]\,
      I5 => \GenCntr_reg_n_0_[11]\,
      O => CTRL_SAMPLEINLASTBIT_i_reg_0
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAEAA"
    )
        port map (
      I0 => \retrycntr[15]_i_5__2_n_0\,
      I1 => \^q\(2),
      I2 => p_0_in20_in,
      I3 => eqOp3_out,
      I4 => \^q\(3),
      I5 => \GenCntr[9]_i_2__2_n_0\,
      O => CTRL_SAMPLEINOTHERBIT_i
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[5]\,
      I1 => \GenCntr_reg_n_0_[4]\,
      I2 => \GenCntr_reg_n_0_[7]\,
      I3 => \GenCntr_reg_n_0_[6]\,
      I4 => \^ctrl_sampleinfirstbit_i_reg_0\(1),
      I5 => \GenCntr_reg_n_0_[2]\,
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_4__2_n_0\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[13]\,
      I1 => \GenCntr_reg_n_0_[14]\,
      I2 => \GenCntr_reg_n_0_[12]\,
      I3 => p_0_in20_in,
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_5__2_n_0\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D8FFD8FF270027"
    )
        port map (
      I0 => \^ctrl_sampleinlastbit_i_reg_1\,
      I1 => \compare_reg[7][9]\,
      I2 => \compare_reg[3][9]\,
      I3 => \^ctrl_sampleinfirstbit_i_reg_0\(2),
      I4 => \CTRL_SAMPLEINFIRSTBIT_i_i_14__2_n_0\,
      I5 => CTRL_DATA(9),
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_7__2_n_0\
    );
CTRL_SAMPLEINFIRSTBIT_i_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => \alignstate_reg[2]_0\,
      Q => CTRL_SAMPLEINFIRSTBIT_i
    );
\CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => eqOp3_out,
      CO(2) => \CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__2_n_1\,
      CO(1) => \CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__2_n_2\,
      CO(0) => \CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__2_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \CTRL_SAMPLEINFIRSTBIT_i_i_7__2_n_0\,
      S(2 downto 0) => \CTRL_DATA_reg[6]\(2 downto 0)
    );
\CTRL_SAMPLEINFIRSTBIT_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__4\(0),
      D => CTRL_SAMPLEINFIRSTBIT_i_reg_1,
      Q => SAMPLEINFIRSTBIT4_out
    );
CTRL_SAMPLEINLASTBIT_i_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => \alignstate_reg[2]_1\,
      Q => CTRL_SAMPLEINLASTBIT_i
    );
\CTRL_SAMPLEINLASTBIT_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__4\(0),
      D => CTRL_SAMPLEINLASTBIT_i_reg_2,
      Q => SAMPLEINLASTBIT3_out
    );
CTRL_SAMPLEINOTHERBIT_i_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => \alignstate_reg[2]_2\,
      Q => CTRL_SAMPLEINOTHERBIT_i_reg_0
    );
\CTRL_SAMPLEINOTHERBIT_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__4\(0),
      D => CTRL_SAMPLEINOTHERBIT_i_reg_1,
      Q => SAMPLEINOTHERBIT2_out
    );
\GenCntr[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55540000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \slv_reg6_reg[9]\(0),
      I4 => \GenCntr[0]_i_2__2_n_0\,
      I5 => \GenCntr[0]_i_3__2_n_0\,
      O => \GenCntr[0]_i_1__2_n_0\
    );
\GenCntr[0]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F3FFF1F"
    )
        port map (
      I0 => neqOp,
      I1 => \^ctrl_sampleinfirstbit_i_reg_0\(0),
      I2 => \^q\(2),
      I3 => p_0_in20_in,
      I4 => \^q\(1),
      O => \GenCntr[0]_i_2__2_n_0\
    );
\GenCntr[0]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC000000FEAAFEAA"
    )
        port map (
      I0 => \GenCntr[4]_i_9__2_n_0\,
      I1 => \GenCntr[9]_i_2__2_n_0\,
      I2 => \windowcount_reg_n_0_[1]\,
      I3 => \GenCntr[9]_i_4__2_n_0\,
      I4 => \GenCntr[15]_i_10__2_n_0\,
      I5 => \^ctrl_sampleinfirstbit_i_reg_0\(0),
      O => \GenCntr[0]_i_3__2_n_0\
    );
\GenCntr[10]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \GenCntr[15]_i_7__2_n_0\,
      I1 => \^q\(3),
      I2 => data5(10),
      I3 => \GenCntr[14]_i_2__2_n_0\,
      O => \GenCntr[10]_i_1__2_n_0\
    );
\GenCntr[11]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \GenCntr[15]_i_7__2_n_0\,
      I1 => \^q\(3),
      I2 => data5(11),
      I3 => \GenCntr[14]_i_2__2_n_0\,
      O => \GenCntr[11]_i_1__2_n_0\
    );
\GenCntr[12]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \GenCntr[15]_i_7__2_n_0\,
      I1 => \^q\(3),
      I2 => data5(12),
      I3 => \GenCntr[14]_i_2__2_n_0\,
      O => \GenCntr[12]_i_1__2_n_0\
    );
\GenCntr[12]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[12]\,
      O => \GenCntr[12]_i_3__2_n_0\
    );
\GenCntr[12]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[11]\,
      O => \GenCntr[12]_i_4__2_n_0\
    );
\GenCntr[12]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[10]\,
      O => \GenCntr[12]_i_5__2_n_0\
    );
\GenCntr[12]_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[9]\,
      O => \GenCntr[12]_i_6__2_n_0\
    );
\GenCntr[13]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \GenCntr[15]_i_7__2_n_0\,
      I1 => \^q\(3),
      I2 => data5(13),
      I3 => \GenCntr[14]_i_2__2_n_0\,
      O => \GenCntr[13]_i_1__2_n_0\
    );
\GenCntr[14]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \GenCntr[15]_i_7__2_n_0\,
      I1 => \^q\(3),
      I2 => data5(14),
      I3 => \GenCntr[14]_i_2__2_n_0\,
      O => \GenCntr[14]_i_1__2_n_0\
    );
\GenCntr[14]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080A2222"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => eqOp2_out,
      I4 => \^q\(0),
      O => \GenCntr[14]_i_2__2_n_0\
    );
\GenCntr[15]_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \^q\(1),
      I1 => eqOp2_out,
      I2 => \^q\(0),
      O => \GenCntr[15]_i_10__2_n_0\
    );
\GenCntr[15]_i_11__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => eqOp0_out,
      I1 => \^q\(1),
      I2 => eqOp2_out,
      O => \GenCntr[15]_i_11__2_n_0\
    );
\GenCntr[15]_i_13__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in20_in,
      O => \GenCntr[15]_i_13__2_n_0\
    );
\GenCntr[15]_i_14__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[14]\,
      O => \GenCntr[15]_i_14__2_n_0\
    );
\GenCntr[15]_i_15__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[13]\,
      O => \GenCntr[15]_i_15__2_n_0\
    );
\GenCntr[15]_i_17__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \edge_init_reg_n_0_[7]\,
      I1 => D(7),
      I2 => \edge_init_reg_n_0_[6]\,
      I3 => D(6),
      I4 => D(8),
      I5 => \edge_init_reg_n_0_[8]\,
      O => \GenCntr[15]_i_17__2_n_0\
    );
\GenCntr[15]_i_18__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \edge_init_reg_n_0_[4]\,
      I1 => D(4),
      I2 => \edge_init_reg_n_0_[3]\,
      I3 => D(3),
      I4 => D(5),
      I5 => \edge_init_reg_n_0_[5]\,
      O => \GenCntr[15]_i_18__2_n_0\
    );
\GenCntr[15]_i_19__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \edge_init_reg_n_0_[1]\,
      I1 => D(1),
      I2 => \edge_init_reg_n_0_[0]\,
      I3 => D(0),
      I4 => D(2),
      I5 => \edge_init_reg_n_0_[2]\,
      O => \GenCntr[15]_i_19__2_n_0\
    );
\GenCntr[15]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFAFAFAFBFFFAFA"
    )
        port map (
      I0 => \GenCntr[15]_i_3__2_n_0\,
      I1 => \GenCntr[15]_i_4__2_n_0\,
      I2 => \GenCntr[15]_i_5__2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => \GenCntr[15]_i_6__2_n_0\,
      O => GenCntr
    );
\GenCntr[15]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04C4000035F50000"
    )
        port map (
      I0 => \GenCntr[15]_i_7__2_n_0\,
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \GenCntr[15]_i_8__2_n_0\,
      I4 => data5(15),
      I5 => \GenCntr[15]_i_10__2_n_0\,
      O => \GenCntr[15]_i_2__2_n_0\
    );
\GenCntr[15]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004544"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \slv_reg4_reg[2]_1\(0),
      I3 => \^start_align_i\,
      I4 => \^q\(2),
      I5 => \^q\(1),
      O => \GenCntr[15]_i_3__2_n_0\
    );
\GenCntr[15]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBAAF3"
    )
        port map (
      I0 => CO(0),
      I1 => \^end_handshake\,
      I2 => p_0_in20_in,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \GenCntr[15]_i_4__2_n_0\
    );
\GenCntr[15]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000C0008000800"
    )
        port map (
      I0 => \GenCntr[15]_i_11__2_n_0\,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^end_handshake\,
      I4 => p_0_in20_in,
      I5 => \^q\(0),
      O => \GenCntr[15]_i_5__2_n_0\
    );
\GenCntr[15]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFDD9D9D9D9D9D"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^end_handshake\,
      I3 => neqOp,
      I4 => p_0_in20_in,
      I5 => p_0_in12_in,
      O => \GenCntr[15]_i_6__2_n_0\
    );
\GenCntr[15]_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAF"
    )
        port map (
      I0 => p_0_in20_in,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => neqOp,
      O => \GenCntr[15]_i_7__2_n_0\
    );
\GenCntr[15]_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \GenCntr[15]_i_8__2_n_0\
    );
\GenCntr[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBAAAAAAAAA"
    )
        port map (
      I0 => \GenCntr[1]_i_2__2_n_0\,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \slv_reg6_reg[9]\(1),
      I5 => \GenCntr[1]_i_3__2_n_0\,
      O => \GenCntr[1]_i_1__2_n_0\
    );
\GenCntr[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8088C0CC8088"
    )
        port map (
      I0 => \GenCntr[15]_i_10__2_n_0\,
      I1 => \GenCntr[9]_i_4__2_n_0\,
      I2 => \GenCntr[9]_i_2__2_n_0\,
      I3 => \windowcount_reg_n_0_[2]\,
      I4 => data5(1),
      I5 => \GenCntr[4]_i_9__2_n_0\,
      O => \GenCntr[1]_i_2__2_n_0\
    );
\GenCntr[1]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AEFFFF"
    )
        port map (
      I0 => data5(1),
      I1 => neqOp,
      I2 => \^q\(1),
      I3 => p_0_in20_in,
      I4 => \^q\(2),
      O => \GenCntr[1]_i_3__2_n_0\
    );
\GenCntr[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55540000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \slv_reg6_reg[9]\(2),
      I4 => \GenCntr[2]_i_2__2_n_0\,
      I5 => \GenCntr[2]_i_3__2_n_0\,
      O => \GenCntr[2]_i_1__2_n_0\
    );
\GenCntr[2]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AEFFFF"
    )
        port map (
      I0 => data5(2),
      I1 => neqOp,
      I2 => \^q\(1),
      I3 => p_0_in20_in,
      I4 => \^q\(2),
      O => \GenCntr[2]_i_2__2_n_0\
    );
\GenCntr[2]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8C808C808080808"
    )
        port map (
      I0 => \GenCntr[2]_i_4__2_n_0\,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => data5(2),
      O => \GenCntr[2]_i_3__2_n_0\
    );
\GenCntr[2]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0BFAFBFAFBFA0BF"
    )
        port map (
      I0 => data5(2),
      I1 => eqOp2_out,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \windowcount_reg_n_0_[2]\,
      I5 => \windowcount_reg_n_0_[3]\,
      O => \GenCntr[2]_i_4__2_n_0\
    );
\GenCntr[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF54545400"
    )
        port map (
      I0 => \^q\(3),
      I1 => \GenCntr[4]_i_2__2_n_0\,
      I2 => \slv_reg6_reg[9]\(3),
      I3 => data5(3),
      I4 => \GenCntr[15]_i_7__2_n_0\,
      I5 => \GenCntr[3]_i_2__2_n_0\,
      O => \GenCntr[3]_i_1__2_n_0\
    );
\GenCntr[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C088C088CC88C088"
    )
        port map (
      I0 => \GenCntr[3]_i_3__2_n_0\,
      I1 => \^q\(3),
      I2 => data5(3),
      I3 => \^q\(2),
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \GenCntr[3]_i_2__2_n_0\
    );
\GenCntr[3]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAF00FBBBBFFFF"
    )
        port map (
      I0 => data5(3),
      I1 => eqOp2_out,
      I2 => \windowcount_reg_n_0_[4]\,
      I3 => \windowcount[5]_i_2__2_n_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \GenCntr[3]_i_3__2_n_0\
    );
\GenCntr[4]_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \windowcount_reg_n_0_[3]\,
      I1 => \windowcount_reg_n_0_[2]\,
      I2 => \windowcount_reg_n_0_[4]\,
      O => \GenCntr[4]_i_10__2_n_0\
    );
\GenCntr[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00002F22"
    )
        port map (
      I0 => \slv_reg6_reg[9]\(4),
      I1 => \GenCntr[4]_i_2__2_n_0\,
      I2 => \GenCntr[15]_i_7__2_n_0\,
      I3 => data5(4),
      I4 => \^q\(3),
      I5 => \GenCntr[4]_i_4__2_n_0\,
      O => \GenCntr[4]_i_1__2_n_0\
    );
\GenCntr[4]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      O => \GenCntr[4]_i_2__2_n_0\
    );
\GenCntr[4]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0FFD0D0D0D0D0FF"
    )
        port map (
      I0 => \GenCntr[8]_i_5__2_n_0\,
      I1 => \GenCntr[4]_i_9__2_n_0\,
      I2 => data5(4),
      I3 => \GenCntr[8]_i_3__2_n_0\,
      I4 => \windowcount_reg_n_0_[5]\,
      I5 => \GenCntr[4]_i_10__2_n_0\,
      O => \GenCntr[4]_i_4__2_n_0\
    );
\GenCntr[4]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[4]\,
      O => \GenCntr[4]_i_5__2_n_0\
    );
\GenCntr[4]_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ctrl_sampleinfirstbit_i_reg_0\(2),
      O => \GenCntr[4]_i_6__2_n_0\
    );
\GenCntr[4]_i_7__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[2]\,
      O => \GenCntr[4]_i_7__2_n_0\
    );
\GenCntr[4]_i_8__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ctrl_sampleinfirstbit_i_reg_0\(1),
      O => \GenCntr[4]_i_8__2_n_0\
    );
\GenCntr[4]_i_9__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \GenCntr[4]_i_9__2_n_0\
    );
\GenCntr[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEFFAEAEAEAEAEFF"
    )
        port map (
      I0 => \GenCntr[5]_i_2__2_n_0\,
      I1 => data5(5),
      I2 => \GenCntr[8]_i_5__2_n_0\,
      I3 => \GenCntr[8]_i_3__2_n_0\,
      I4 => \windowcount_reg_n_0_[6]\,
      I5 => \GenCntr[5]_i_3__2_n_0\,
      O => \GenCntr[5]_i_1__2_n_0\
    );
\GenCntr[5]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4744777703000300"
    )
        port map (
      I0 => \GenCntr[9]_i_6__2_n_0\,
      I1 => \^q\(3),
      I2 => \GenCntr[4]_i_2__2_n_0\,
      I3 => \slv_reg6_reg[9]\(5),
      I4 => \GenCntr[15]_i_7__2_n_0\,
      I5 => data5(5),
      O => \GenCntr[5]_i_2__2_n_0\
    );
\GenCntr[5]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \windowcount_reg_n_0_[4]\,
      I1 => \windowcount_reg_n_0_[2]\,
      I2 => \windowcount_reg_n_0_[3]\,
      I3 => \windowcount_reg_n_0_[5]\,
      O => \GenCntr[5]_i_3__2_n_0\
    );
\GenCntr[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEFFAEAEAEAEAEFF"
    )
        port map (
      I0 => \GenCntr[6]_i_2__2_n_0\,
      I1 => data5(6),
      I2 => \GenCntr[8]_i_5__2_n_0\,
      I3 => \GenCntr[8]_i_3__2_n_0\,
      I4 => \windowcount_reg_n_0_[7]\,
      I5 => \GenCntr[6]_i_3__2_n_0\,
      O => \GenCntr[6]_i_1__2_n_0\
    );
\GenCntr[6]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4744777703000300"
    )
        port map (
      I0 => \GenCntr[9]_i_6__2_n_0\,
      I1 => \^q\(3),
      I2 => \GenCntr[4]_i_2__2_n_0\,
      I3 => \slv_reg6_reg[9]\(6),
      I4 => \GenCntr[15]_i_7__2_n_0\,
      I5 => data5(6),
      O => \GenCntr[6]_i_2__2_n_0\
    );
\GenCntr[6]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \windowcount_reg_n_0_[5]\,
      I1 => \windowcount_reg_n_0_[3]\,
      I2 => \windowcount_reg_n_0_[2]\,
      I3 => \windowcount_reg_n_0_[4]\,
      I4 => \windowcount_reg_n_0_[6]\,
      O => \GenCntr[6]_i_3__2_n_0\
    );
\GenCntr[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4141FF41"
    )
        port map (
      I0 => \GenCntr[8]_i_3__2_n_0\,
      I1 => \windowcount_reg_n_0_[8]\,
      I2 => \GenCntr[7]_i_2__2_n_0\,
      I3 => data5(7),
      I4 => \GenCntr[8]_i_5__2_n_0\,
      I5 => \GenCntr[7]_i_3__2_n_0\,
      O => \GenCntr[7]_i_1__2_n_0\
    );
\GenCntr[7]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \windowcount_reg_n_0_[6]\,
      I1 => \windowcount_reg_n_0_[4]\,
      I2 => \windowcount_reg_n_0_[2]\,
      I3 => \windowcount_reg_n_0_[3]\,
      I4 => \windowcount_reg_n_0_[5]\,
      I5 => \windowcount_reg_n_0_[7]\,
      O => \GenCntr[7]_i_2__2_n_0\
    );
\GenCntr[7]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4744777703000300"
    )
        port map (
      I0 => \GenCntr[9]_i_6__2_n_0\,
      I1 => \^q\(3),
      I2 => \GenCntr[4]_i_2__2_n_0\,
      I3 => \slv_reg6_reg[9]\(7),
      I4 => \GenCntr[15]_i_7__2_n_0\,
      I5 => data5(7),
      O => \GenCntr[7]_i_3__2_n_0\
    );
\GenCntr[8]_i_10__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[5]\,
      O => \GenCntr[8]_i_10__2_n_0\
    );
\GenCntr[8]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0909FF09"
    )
        port map (
      I0 => \GenCntr[8]_i_2__2_n_0\,
      I1 => \windowcount_reg_n_0_[9]\,
      I2 => \GenCntr[8]_i_3__2_n_0\,
      I3 => data5(8),
      I4 => \GenCntr[8]_i_5__2_n_0\,
      I5 => \GenCntr[8]_i_6__2_n_0\,
      O => \GenCntr[8]_i_1__2_n_0\
    );
\GenCntr[8]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \GenCntr[7]_i_2__2_n_0\,
      I1 => \windowcount_reg_n_0_[8]\,
      O => \GenCntr[8]_i_2__2_n_0\
    );
\GenCntr[8]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \GenCntr[8]_i_3__2_n_0\
    );
\GenCntr[8]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF57FFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => eqOp2_out,
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(3),
      O => \GenCntr[8]_i_5__2_n_0\
    );
\GenCntr[8]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4744777703000300"
    )
        port map (
      I0 => \GenCntr[9]_i_6__2_n_0\,
      I1 => \^q\(3),
      I2 => \GenCntr[4]_i_2__2_n_0\,
      I3 => \slv_reg6_reg[9]\(8),
      I4 => \GenCntr[15]_i_7__2_n_0\,
      I5 => data5(8),
      O => \GenCntr[8]_i_6__2_n_0\
    );
\GenCntr[8]_i_7__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[8]\,
      O => \GenCntr[8]_i_7__2_n_0\
    );
\GenCntr[8]_i_8__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[7]\,
      O => \GenCntr[8]_i_8__2_n_0\
    );
\GenCntr[8]_i_9__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[6]\,
      O => \GenCntr[8]_i_9__2_n_0\
    );
\GenCntr[9]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2F220000"
    )
        port map (
      I0 => data5(9),
      I1 => \GenCntr[15]_i_10__2_n_0\,
      I2 => \GenCntr[9]_i_2__2_n_0\,
      I3 => \GenCntr[9]_i_3__2_n_0\,
      I4 => \GenCntr[9]_i_4__2_n_0\,
      I5 => \GenCntr[9]_i_5__2_n_0\,
      O => \GenCntr[9]_i_1__2_n_0\
    );
\GenCntr[9]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \GenCntr[9]_i_2__2_n_0\
    );
\GenCntr[9]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \windowcount_reg_n_0_[9]\,
      I1 => \windowcount_reg_n_0_[8]\,
      I2 => \GenCntr[7]_i_2__2_n_0\,
      O => \GenCntr[9]_i_3__2_n_0\
    );
\GenCntr[9]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \GenCntr[9]_i_4__2_n_0\
    );
\GenCntr[9]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4744777703000300"
    )
        port map (
      I0 => \GenCntr[9]_i_6__2_n_0\,
      I1 => \^q\(3),
      I2 => \GenCntr[4]_i_2__2_n_0\,
      I3 => \slv_reg6_reg[9]\(9),
      I4 => \GenCntr[15]_i_7__2_n_0\,
      I5 => data5(9),
      O => \GenCntr[9]_i_5__2_n_0\
    );
\GenCntr[9]_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => \GenCntr[9]_i_6__2_n_0\
    );
\GenCntr_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[0]_i_1__2_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(0),
      Q => \^ctrl_sampleinfirstbit_i_reg_0\(0)
    );
\GenCntr_reg[10]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[10]_i_1__2_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(0),
      Q => \GenCntr_reg_n_0_[10]\
    );
\GenCntr_reg[11]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[11]_i_1__2_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(0),
      Q => \GenCntr_reg_n_0_[11]\
    );
\GenCntr_reg[12]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[12]_i_1__2_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(0),
      Q => \GenCntr_reg_n_0_[12]\
    );
\GenCntr_reg[12]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \GenCntr_reg[8]_i_4__2_n_0\,
      CO(3) => \GenCntr_reg[12]_i_2__2_n_0\,
      CO(2) => \GenCntr_reg[12]_i_2__2_n_1\,
      CO(1) => \GenCntr_reg[12]_i_2__2_n_2\,
      CO(0) => \GenCntr_reg[12]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3) => \GenCntr_reg_n_0_[12]\,
      DI(2) => \GenCntr_reg_n_0_[11]\,
      DI(1) => \GenCntr_reg_n_0_[10]\,
      DI(0) => \GenCntr_reg_n_0_[9]\,
      O(3 downto 0) => data5(12 downto 9),
      S(3) => \GenCntr[12]_i_3__2_n_0\,
      S(2) => \GenCntr[12]_i_4__2_n_0\,
      S(1) => \GenCntr[12]_i_5__2_n_0\,
      S(0) => \GenCntr[12]_i_6__2_n_0\
    );
\GenCntr_reg[13]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[13]_i_1__2_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(0),
      Q => \GenCntr_reg_n_0_[13]\
    );
\GenCntr_reg[14]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[14]_i_1__2_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(0),
      Q => \GenCntr_reg_n_0_[14]\
    );
\GenCntr_reg[15]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[15]_i_2__2_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(0),
      Q => p_0_in20_in
    );
\GenCntr_reg[15]_i_12__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => neqOp,
      CO(2) => \GenCntr_reg[15]_i_12__2_n_1\,
      CO(1) => \GenCntr_reg[15]_i_12__2_n_2\,
      CO(0) => \GenCntr_reg[15]_i_12__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_GenCntr_reg[15]_i_12__2_O_UNCONNECTED\(3 downto 0),
      S(3) => S(0),
      S(2) => \GenCntr[15]_i_17__2_n_0\,
      S(1) => \GenCntr[15]_i_18__2_n_0\,
      S(0) => \GenCntr[15]_i_19__2_n_0\
    );
\GenCntr_reg[15]_i_9__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \GenCntr_reg[12]_i_2__2_n_0\,
      CO(3 downto 2) => \NLW_GenCntr_reg[15]_i_9__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \GenCntr_reg[15]_i_9__2_n_2\,
      CO(0) => \GenCntr_reg[15]_i_9__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \GenCntr_reg_n_0_[14]\,
      DI(0) => \GenCntr_reg_n_0_[13]\,
      O(3) => \NLW_GenCntr_reg[15]_i_9__2_O_UNCONNECTED\(3),
      O(2 downto 0) => data5(15 downto 13),
      S(3) => '0',
      S(2) => \GenCntr[15]_i_13__2_n_0\,
      S(1) => \GenCntr[15]_i_14__2_n_0\,
      S(0) => \GenCntr[15]_i_15__2_n_0\
    );
\GenCntr_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[1]_i_1__2_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(0),
      Q => \^ctrl_sampleinfirstbit_i_reg_0\(1)
    );
\GenCntr_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[2]_i_1__2_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(0),
      Q => \GenCntr_reg_n_0_[2]\
    );
\GenCntr_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[3]_i_1__2_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(0),
      Q => \^ctrl_sampleinfirstbit_i_reg_0\(2)
    );
\GenCntr_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[4]_i_1__2_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(0),
      Q => \GenCntr_reg_n_0_[4]\
    );
\GenCntr_reg[4]_i_3__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \GenCntr_reg[4]_i_3__2_n_0\,
      CO(2) => \GenCntr_reg[4]_i_3__2_n_1\,
      CO(1) => \GenCntr_reg[4]_i_3__2_n_2\,
      CO(0) => \GenCntr_reg[4]_i_3__2_n_3\,
      CYINIT => \^ctrl_sampleinfirstbit_i_reg_0\(0),
      DI(3) => \GenCntr_reg_n_0_[4]\,
      DI(2) => \^ctrl_sampleinfirstbit_i_reg_0\(2),
      DI(1) => \GenCntr_reg_n_0_[2]\,
      DI(0) => \^ctrl_sampleinfirstbit_i_reg_0\(1),
      O(3 downto 0) => data5(4 downto 1),
      S(3) => \GenCntr[4]_i_5__2_n_0\,
      S(2) => \GenCntr[4]_i_6__2_n_0\,
      S(1) => \GenCntr[4]_i_7__2_n_0\,
      S(0) => \GenCntr[4]_i_8__2_n_0\
    );
\GenCntr_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[5]_i_1__2_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(0),
      Q => \GenCntr_reg_n_0_[5]\
    );
\GenCntr_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[6]_i_1__2_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(0),
      Q => \GenCntr_reg_n_0_[6]\
    );
\GenCntr_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[7]_i_1__2_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(0),
      Q => \GenCntr_reg_n_0_[7]\
    );
\GenCntr_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[8]_i_1__2_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(0),
      Q => \GenCntr_reg_n_0_[8]\
    );
\GenCntr_reg[8]_i_4__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \GenCntr_reg[4]_i_3__2_n_0\,
      CO(3) => \GenCntr_reg[8]_i_4__2_n_0\,
      CO(2) => \GenCntr_reg[8]_i_4__2_n_1\,
      CO(1) => \GenCntr_reg[8]_i_4__2_n_2\,
      CO(0) => \GenCntr_reg[8]_i_4__2_n_3\,
      CYINIT => '0',
      DI(3) => \GenCntr_reg_n_0_[8]\,
      DI(2) => \GenCntr_reg_n_0_[7]\,
      DI(1) => \GenCntr_reg_n_0_[6]\,
      DI(0) => \GenCntr_reg_n_0_[5]\,
      O(3 downto 0) => data5(8 downto 5),
      S(3) => \GenCntr[8]_i_7__2_n_0\,
      S(2) => \GenCntr[8]_i_8__2_n_0\,
      S(1) => \GenCntr[8]_i_9__2_n_0\,
      S(0) => \GenCntr[8]_i_10__2_n_0\
    );
\GenCntr_reg[9]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[9]_i_1__2_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(0),
      Q => \GenCntr_reg_n_0_[9]\
    );
\Maxcount[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"022A02FFFFFFFFFF"
    )
        port map (
      I0 => p_0_in12_in,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => \Maxcount_reg_n_0_[0]\,
      O => \Maxcount[0]_i_1__2_n_0\
    );
\Maxcount[10]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAAAAAAA"
    )
        port map (
      I0 => windowcount,
      I1 => \^q\(2),
      I2 => \^end_handshake\,
      I3 => \^q\(3),
      I4 => \Maxcount[10]_i_3__2_n_0\,
      I5 => \Maxcount[10]_i_4__2_n_0\,
      O => Maxcount
    );
\Maxcount[10]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80A8555580A85554"
    )
        port map (
      I0 => \Maxcount[10]_i_5__2_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => p_0_in12_in,
      I5 => \^q\(3),
      O => \Maxcount[10]_i_2__2_n_0\
    );
\Maxcount[10]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => eqOp2_out,
      I1 => \^q\(1),
      O => \Maxcount[10]_i_3__2_n_0\
    );
\Maxcount[10]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF0EE00000000"
    )
        port map (
      I0 => \Maxcount[10]_i_6__2_n_0\,
      I1 => \Maxcount[10]_i_7__2_n_0\,
      I2 => p_0_in20_in,
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \alignstate[0]_i_2__2_n_0\,
      O => \Maxcount[10]_i_4__2_n_0\
    );
\Maxcount[10]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \Maxcount_reg_n_0_[9]\,
      I1 => \Maxcount_reg_n_0_[7]\,
      I2 => \Maxcount_reg_n_0_[5]\,
      I3 => \Maxcount[8]_i_2__2_n_0\,
      I4 => \Maxcount_reg_n_0_[6]\,
      I5 => \Maxcount_reg_n_0_[8]\,
      O => \Maxcount[10]_i_5__2_n_0\
    );
\Maxcount[10]_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^edge_int_or\,
      I1 => \p_0_in__0\,
      I2 => \^q\(0),
      O => \Maxcount[10]_i_6__2_n_0\
    );
\Maxcount[10]_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => neqOp,
      I1 => p_0_in20_in,
      I2 => \^end_handshake\,
      I3 => \^q\(0),
      O => \Maxcount[10]_i_7__2_n_0\
    );
\Maxcount[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EB"
    )
        port map (
      I0 => \Maxcount[4]_i_2__2_n_0\,
      I1 => \Maxcount_reg_n_0_[1]\,
      I2 => \Maxcount_reg_n_0_[0]\,
      O => \Maxcount[1]_i_1__2_n_0\
    );
\Maxcount[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAB"
    )
        port map (
      I0 => \Maxcount[4]_i_2__2_n_0\,
      I1 => \Maxcount_reg_n_0_[0]\,
      I2 => \Maxcount_reg_n_0_[1]\,
      I3 => \Maxcount_reg_n_0_[2]\,
      O => \Maxcount[2]_i_1__2_n_0\
    );
\Maxcount[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEAAAB"
    )
        port map (
      I0 => \Maxcount[4]_i_2__2_n_0\,
      I1 => \Maxcount_reg_n_0_[2]\,
      I2 => \Maxcount_reg_n_0_[1]\,
      I3 => \Maxcount_reg_n_0_[0]\,
      I4 => \Maxcount_reg_n_0_[3]\,
      O => \Maxcount[3]_i_1__2_n_0\
    );
\Maxcount[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAA9"
    )
        port map (
      I0 => \Maxcount_reg_n_0_[4]\,
      I1 => \Maxcount_reg_n_0_[2]\,
      I2 => \Maxcount_reg_n_0_[1]\,
      I3 => \Maxcount_reg_n_0_[0]\,
      I4 => \Maxcount_reg_n_0_[3]\,
      I5 => \Maxcount[4]_i_2__2_n_0\,
      O => \Maxcount[4]_i_1__2_n_0\
    );
\Maxcount[4]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"133F1111"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => p_0_in12_in,
      O => \Maxcount[4]_i_2__2_n_0\
    );
\Maxcount[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \Maxcount[9]_i_3__2_n_0\,
      I1 => \Maxcount[8]_i_2__2_n_0\,
      I2 => \Maxcount_reg_n_0_[5]\,
      O => \Maxcount[5]_i_1__2_n_0\
    );
\Maxcount[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5401"
    )
        port map (
      I0 => \Maxcount[9]_i_3__2_n_0\,
      I1 => \Maxcount_reg_n_0_[5]\,
      I2 => \Maxcount[8]_i_2__2_n_0\,
      I3 => \Maxcount_reg_n_0_[6]\,
      O => \Maxcount[6]_i_1__2_n_0\
    );
\Maxcount[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55540001"
    )
        port map (
      I0 => \Maxcount[9]_i_3__2_n_0\,
      I1 => \Maxcount_reg_n_0_[6]\,
      I2 => \Maxcount[8]_i_2__2_n_0\,
      I3 => \Maxcount_reg_n_0_[5]\,
      I4 => \Maxcount_reg_n_0_[7]\,
      O => \Maxcount[7]_i_1__2_n_0\
    );
\Maxcount[8]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555400000001"
    )
        port map (
      I0 => \Maxcount[9]_i_3__2_n_0\,
      I1 => \Maxcount_reg_n_0_[7]\,
      I2 => \Maxcount_reg_n_0_[5]\,
      I3 => \Maxcount[8]_i_2__2_n_0\,
      I4 => \Maxcount_reg_n_0_[6]\,
      I5 => \Maxcount_reg_n_0_[8]\,
      O => \Maxcount[8]_i_1__2_n_0\
    );
\Maxcount[8]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \Maxcount_reg_n_0_[4]\,
      I1 => \Maxcount_reg_n_0_[2]\,
      I2 => \Maxcount_reg_n_0_[1]\,
      I3 => \Maxcount_reg_n_0_[0]\,
      I4 => \Maxcount_reg_n_0_[3]\,
      O => \Maxcount[8]_i_2__2_n_0\
    );
\Maxcount[9]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0001"
    )
        port map (
      I0 => \Maxcount_reg_n_0_[8]\,
      I1 => \Maxcount_reg_n_0_[6]\,
      I2 => \Maxcount[9]_i_2__2_n_0\,
      I3 => \Maxcount_reg_n_0_[7]\,
      I4 => \Maxcount_reg_n_0_[9]\,
      I5 => \Maxcount[9]_i_3__2_n_0\,
      O => \Maxcount[9]_i_1__2_n_0\
    );
\Maxcount[9]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \Maxcount_reg_n_0_[5]\,
      I1 => \Maxcount_reg_n_0_[3]\,
      I2 => \Maxcount_reg_n_0_[0]\,
      I3 => \Maxcount_reg_n_0_[1]\,
      I4 => \Maxcount_reg_n_0_[2]\,
      I5 => \Maxcount_reg_n_0_[4]\,
      O => \Maxcount[9]_i_2__2_n_0\
    );
\Maxcount[9]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"71710001"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => p_0_in12_in,
      O => \Maxcount[9]_i_3__2_n_0\
    );
\Maxcount_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Maxcount,
      D => \Maxcount[0]_i_1__2_n_0\,
      PRE => \slv_reg4_reg[0]_rep__4\(0),
      Q => \Maxcount_reg_n_0_[0]\
    );
\Maxcount_reg[10]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Maxcount,
      D => \Maxcount[10]_i_2__2_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(0),
      Q => p_0_in12_in
    );
\Maxcount_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Maxcount,
      D => \Maxcount[1]_i_1__2_n_0\,
      PRE => \slv_reg4_reg[0]_rep__4\(0),
      Q => \Maxcount_reg_n_0_[1]\
    );
\Maxcount_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Maxcount,
      D => \Maxcount[2]_i_1__2_n_0\,
      PRE => \slv_reg4_reg[0]_rep__4\(0),
      Q => \Maxcount_reg_n_0_[2]\
    );
\Maxcount_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Maxcount,
      D => \Maxcount[3]_i_1__2_n_0\,
      PRE => \slv_reg4_reg[0]_rep__4\(0),
      Q => \Maxcount_reg_n_0_[3]\
    );
\Maxcount_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Maxcount,
      D => \Maxcount[4]_i_1__2_n_0\,
      PRE => \slv_reg4_reg[0]_rep__4\(0),
      Q => \Maxcount_reg_n_0_[4]\
    );
\Maxcount_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Maxcount,
      D => \Maxcount[5]_i_1__2_n_0\,
      PRE => \slv_reg4_reg[0]_rep__4\(0),
      Q => \Maxcount_reg_n_0_[5]\
    );
\Maxcount_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Maxcount,
      D => \Maxcount[6]_i_1__2_n_0\,
      PRE => \slv_reg4_reg[0]_rep__4\(0),
      Q => \Maxcount_reg_n_0_[6]\
    );
\Maxcount_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Maxcount,
      D => \Maxcount[7]_i_1__2_n_0\,
      PRE => \slv_reg4_reg[0]_rep__4\(0),
      Q => \Maxcount_reg_n_0_[7]\
    );
\Maxcount_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Maxcount,
      D => \Maxcount[8]_i_1__2_n_0\,
      PRE => \slv_reg4_reg[0]_rep__4\(0),
      Q => \Maxcount_reg_n_0_[8]\
    );
\Maxcount_reg[9]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Maxcount,
      D => \Maxcount[9]_i_1__2_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(0),
      Q => \Maxcount_reg_n_0_[9]\
    );
REQ_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => ACK_reg,
      Q => REQ
    );
\SerdesCntr[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[0]\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(0)
    );
\SerdesCntr[10]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[12]_i_2__2_n_6\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(10)
    );
\SerdesCntr[11]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[12]_i_2__2_n_5\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(11)
    );
\SerdesCntr[12]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[12]_i_2__2_n_4\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(12)
    );
\SerdesCntr[12]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[12]\,
      O => \SerdesCntr[12]_i_3__2_n_0\
    );
\SerdesCntr[12]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[11]\,
      O => \SerdesCntr[12]_i_4__2_n_0\
    );
\SerdesCntr[12]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[10]\,
      O => \SerdesCntr[12]_i_5__2_n_0\
    );
\SerdesCntr[12]_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[9]\,
      O => \SerdesCntr[12]_i_6__2_n_0\
    );
\SerdesCntr[13]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[15]_i_3__2_n_7\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(13)
    );
\SerdesCntr[14]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[15]_i_3__2_n_6\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(14)
    );
\SerdesCntr[15]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A300A"
    )
        port map (
      I0 => \slv_reg4_reg[2]_1\(1),
      I1 => \^busy_align_i\,
      I2 => \^serdesseqstate_reg[0]_2\,
      I3 => \^serdesseqstate_reg[0]_1\,
      I4 => \^serdesseqstate_reg[0]_0\(0),
      O => selector
    );
\SerdesCntr[15]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[15]_i_3__2_n_5\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(15)
    );
\SerdesCntr[15]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^serdesseqstate_reg[0]_0\(0),
      O => serdesseqstate
    );
\SerdesCntr[15]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[14]\,
      O => \SerdesCntr[15]_i_5__2_n_0\
    );
\SerdesCntr[15]_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[13]\,
      O => \SerdesCntr[15]_i_6__2_n_0\
    );
\SerdesCntr[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[4]_i_2__2_n_7\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(1)
    );
\SerdesCntr[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[4]_i_2__2_n_6\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(2)
    );
\SerdesCntr[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[4]_i_2__2_n_5\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(3)
    );
\SerdesCntr[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[4]_i_2__2_n_4\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(4)
    );
\SerdesCntr[4]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[4]\,
      O => \SerdesCntr[4]_i_3__2_n_0\
    );
\SerdesCntr[4]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[3]\,
      O => \SerdesCntr[4]_i_4__2_n_0\
    );
\SerdesCntr[4]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[2]\,
      O => \SerdesCntr[4]_i_5__2_n_0\
    );
\SerdesCntr[4]_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[1]\,
      O => \SerdesCntr[4]_i_6__2_n_0\
    );
\SerdesCntr[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[8]_i_2__2_n_7\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(5)
    );
\SerdesCntr[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[8]_i_2__2_n_6\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(6)
    );
\SerdesCntr[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[8]_i_2__2_n_5\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(7)
    );
\SerdesCntr[8]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[8]_i_2__2_n_4\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(8)
    );
\SerdesCntr[8]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[8]\,
      O => \SerdesCntr[8]_i_3__2_n_0\
    );
\SerdesCntr[8]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[7]\,
      O => \SerdesCntr[8]_i_4__2_n_0\
    );
\SerdesCntr[8]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[6]\,
      O => \SerdesCntr[8]_i_5__2_n_0\
    );
\SerdesCntr[8]_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[5]\,
      O => \SerdesCntr[8]_i_6__2_n_0\
    );
\SerdesCntr[9]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[12]_i_2__2_n_7\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(9)
    );
\SerdesCntr_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => selector,
      D => p_0_in(0),
      PRE => \slv_reg4_reg[0]_rep__6\(0),
      Q => \SerdesCntr_reg_n_0_[0]\
    );
\SerdesCntr_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => p_0_in(10),
      Q => \SerdesCntr_reg_n_0_[10]\
    );
\SerdesCntr_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => p_0_in(11),
      Q => \SerdesCntr_reg_n_0_[11]\
    );
\SerdesCntr_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => p_0_in(12),
      Q => \SerdesCntr_reg_n_0_[12]\
    );
\SerdesCntr_reg[12]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \SerdesCntr_reg[8]_i_2__2_n_0\,
      CO(3) => \SerdesCntr_reg[12]_i_2__2_n_0\,
      CO(2) => \SerdesCntr_reg[12]_i_2__2_n_1\,
      CO(1) => \SerdesCntr_reg[12]_i_2__2_n_2\,
      CO(0) => \SerdesCntr_reg[12]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3) => \SerdesCntr_reg_n_0_[12]\,
      DI(2) => \SerdesCntr_reg_n_0_[11]\,
      DI(1) => \SerdesCntr_reg_n_0_[10]\,
      DI(0) => \SerdesCntr_reg_n_0_[9]\,
      O(3) => \SerdesCntr_reg[12]_i_2__2_n_4\,
      O(2) => \SerdesCntr_reg[12]_i_2__2_n_5\,
      O(1) => \SerdesCntr_reg[12]_i_2__2_n_6\,
      O(0) => \SerdesCntr_reg[12]_i_2__2_n_7\,
      S(3) => \SerdesCntr[12]_i_3__2_n_0\,
      S(2) => \SerdesCntr[12]_i_4__2_n_0\,
      S(1) => \SerdesCntr[12]_i_5__2_n_0\,
      S(0) => \SerdesCntr[12]_i_6__2_n_0\
    );
\SerdesCntr_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => p_0_in(13),
      Q => \SerdesCntr_reg_n_0_[13]\
    );
\SerdesCntr_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => AR(0),
      D => p_0_in(14),
      Q => \SerdesCntr_reg_n_0_[14]\
    );
\SerdesCntr_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => p_0_in(15),
      Q => \^serdesseqstate_reg[0]_0\(0)
    );
\SerdesCntr_reg[15]_i_3__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \SerdesCntr_reg[12]_i_2__2_n_0\,
      CO(3 downto 2) => \NLW_SerdesCntr_reg[15]_i_3__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \SerdesCntr_reg[15]_i_3__2_n_2\,
      CO(0) => \SerdesCntr_reg[15]_i_3__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \SerdesCntr_reg_n_0_[14]\,
      DI(0) => \SerdesCntr_reg_n_0_[13]\,
      O(3) => \NLW_SerdesCntr_reg[15]_i_3__2_O_UNCONNECTED\(3),
      O(2) => \SerdesCntr_reg[15]_i_3__2_n_5\,
      O(1) => \SerdesCntr_reg[15]_i_3__2_n_6\,
      O(0) => \SerdesCntr_reg[15]_i_3__2_n_7\,
      S(3) => '0',
      S(2) => serdesseqstate,
      S(1) => \SerdesCntr[15]_i_5__2_n_0\,
      S(0) => \SerdesCntr[15]_i_6__2_n_0\
    );
\SerdesCntr_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => selector,
      D => p_0_in(1),
      PRE => \slv_reg4_reg[0]_rep__6\(0),
      Q => \SerdesCntr_reg_n_0_[1]\
    );
\SerdesCntr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => p_0_in(2),
      Q => \SerdesCntr_reg_n_0_[2]\
    );
\SerdesCntr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => p_0_in(3),
      Q => \SerdesCntr_reg_n_0_[3]\
    );
\SerdesCntr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => p_0_in(4),
      Q => \SerdesCntr_reg_n_0_[4]\
    );
\SerdesCntr_reg[4]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SerdesCntr_reg[4]_i_2__2_n_0\,
      CO(2) => \SerdesCntr_reg[4]_i_2__2_n_1\,
      CO(1) => \SerdesCntr_reg[4]_i_2__2_n_2\,
      CO(0) => \SerdesCntr_reg[4]_i_2__2_n_3\,
      CYINIT => \SerdesCntr_reg_n_0_[0]\,
      DI(3) => \SerdesCntr_reg_n_0_[4]\,
      DI(2) => \SerdesCntr_reg_n_0_[3]\,
      DI(1) => \SerdesCntr_reg_n_0_[2]\,
      DI(0) => \SerdesCntr_reg_n_0_[1]\,
      O(3) => \SerdesCntr_reg[4]_i_2__2_n_4\,
      O(2) => \SerdesCntr_reg[4]_i_2__2_n_5\,
      O(1) => \SerdesCntr_reg[4]_i_2__2_n_6\,
      O(0) => \SerdesCntr_reg[4]_i_2__2_n_7\,
      S(3) => \SerdesCntr[4]_i_3__2_n_0\,
      S(2) => \SerdesCntr[4]_i_4__2_n_0\,
      S(1) => \SerdesCntr[4]_i_5__2_n_0\,
      S(0) => \SerdesCntr[4]_i_6__2_n_0\
    );
\SerdesCntr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => p_0_in(5),
      Q => \SerdesCntr_reg_n_0_[5]\
    );
\SerdesCntr_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => p_0_in(6),
      Q => \SerdesCntr_reg_n_0_[6]\
    );
\SerdesCntr_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => p_0_in(7),
      Q => \SerdesCntr_reg_n_0_[7]\
    );
\SerdesCntr_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => p_0_in(8),
      Q => \SerdesCntr_reg_n_0_[8]\
    );
\SerdesCntr_reg[8]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \SerdesCntr_reg[4]_i_2__2_n_0\,
      CO(3) => \SerdesCntr_reg[8]_i_2__2_n_0\,
      CO(2) => \SerdesCntr_reg[8]_i_2__2_n_1\,
      CO(1) => \SerdesCntr_reg[8]_i_2__2_n_2\,
      CO(0) => \SerdesCntr_reg[8]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3) => \SerdesCntr_reg_n_0_[8]\,
      DI(2) => \SerdesCntr_reg_n_0_[7]\,
      DI(1) => \SerdesCntr_reg_n_0_[6]\,
      DI(0) => \SerdesCntr_reg_n_0_[5]\,
      O(3) => \SerdesCntr_reg[8]_i_2__2_n_4\,
      O(2) => \SerdesCntr_reg[8]_i_2__2_n_5\,
      O(1) => \SerdesCntr_reg[8]_i_2__2_n_6\,
      O(0) => \SerdesCntr_reg[8]_i_2__2_n_7\,
      S(3) => \SerdesCntr[8]_i_3__2_n_0\,
      S(2) => \SerdesCntr[8]_i_4__2_n_0\,
      S(1) => \SerdesCntr[8]_i_5__2_n_0\,
      S(0) => \SerdesCntr[8]_i_6__2_n_0\
    );
\SerdesCntr_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => p_0_in(9),
      Q => \SerdesCntr_reg_n_0_[9]\
    );
\TimeOutCntr[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFFFFF"
    )
        port map (
      I0 => p_0_in16_in,
      I1 => \^handshakestate_reg[0]_2\,
      I2 => ACK,
      I3 => \^handshakestate_reg[0]_1\,
      I4 => \TimeOutCntr_reg_n_0_[0]\,
      O => \TimeOutCntr[0]_i_1__2_n_0\
    );
\TimeOutCntr[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF1DFF1DFFFF"
    )
        port map (
      I0 => \^handshakestate_reg[0]_1\,
      I1 => ACK,
      I2 => \^handshakestate_reg[0]_2\,
      I3 => p_0_in16_in,
      I4 => \TimeOutCntr_reg_n_0_[1]\,
      I5 => \TimeOutCntr_reg_n_0_[0]\,
      O => \TimeOutCntr[1]_i_1__2_n_0\
    );
\TimeOutCntr[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEB"
    )
        port map (
      I0 => \TimeOutCntr[5]_i_3__2_n_0\,
      I1 => \TimeOutCntr_reg_n_0_[2]\,
      I2 => \TimeOutCntr_reg_n_0_[0]\,
      I3 => \TimeOutCntr_reg_n_0_[1]\,
      O => \TimeOutCntr[2]_i_1__2_n_0\
    );
\TimeOutCntr[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEEEB"
    )
        port map (
      I0 => \TimeOutCntr[5]_i_3__2_n_0\,
      I1 => \TimeOutCntr_reg_n_0_[3]\,
      I2 => \TimeOutCntr_reg_n_0_[1]\,
      I3 => \TimeOutCntr_reg_n_0_[0]\,
      I4 => \TimeOutCntr_reg_n_0_[2]\,
      O => \TimeOutCntr[3]_i_1__2_n_0\
    );
\TimeOutCntr[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAA9"
    )
        port map (
      I0 => \TimeOutCntr_reg_n_0_[4]\,
      I1 => \TimeOutCntr_reg_n_0_[2]\,
      I2 => \TimeOutCntr_reg_n_0_[0]\,
      I3 => \TimeOutCntr_reg_n_0_[1]\,
      I4 => \TimeOutCntr_reg_n_0_[3]\,
      I5 => \TimeOutCntr[5]_i_3__2_n_0\,
      O => \TimeOutCntr[4]_i_1__2_n_0\
    );
\TimeOutCntr[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3E"
    )
        port map (
      I0 => \slv_reg4_reg[2]_1\(1),
      I1 => \^handshakestate_reg[0]_1\,
      I2 => \^handshakestate_reg[0]_2\,
      O => \TimeOutCntr[5]_i_1__2_n_0\
    );
\TimeOutCntr[5]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \TimeOutCntr_reg_n_0_[4]\,
      I1 => \TimeOutCntr[5]_i_3__2_n_0\,
      I2 => \TimeOutCntr_reg_n_0_[3]\,
      I3 => \TimeOutCntr_reg_n_0_[1]\,
      I4 => \TimeOutCntr_reg_n_0_[0]\,
      I5 => \TimeOutCntr_reg_n_0_[2]\,
      O => \TimeOutCntr[5]_i_2__2_n_0\
    );
\TimeOutCntr[5]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF1D"
    )
        port map (
      I0 => \^handshakestate_reg[0]_1\,
      I1 => ACK,
      I2 => \^handshakestate_reg[0]_2\,
      I3 => p_0_in16_in,
      O => \TimeOutCntr[5]_i_3__2_n_0\
    );
\TimeOutCntr_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => \TimeOutCntr[5]_i_1__2_n_0\,
      D => \TimeOutCntr[0]_i_1__2_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(1),
      Q => \TimeOutCntr_reg_n_0_[0]\
    );
\TimeOutCntr_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => \TimeOutCntr[5]_i_1__2_n_0\,
      D => \TimeOutCntr[1]_i_1__2_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(1),
      Q => \TimeOutCntr_reg_n_0_[1]\
    );
\TimeOutCntr_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => \TimeOutCntr[5]_i_1__2_n_0\,
      D => \TimeOutCntr[2]_i_1__2_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(1),
      Q => \TimeOutCntr_reg_n_0_[2]\
    );
\TimeOutCntr_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => \TimeOutCntr[5]_i_1__2_n_0\,
      D => \TimeOutCntr[3]_i_1__2_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(1),
      Q => \TimeOutCntr_reg_n_0_[3]\
    );
\TimeOutCntr_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => \TimeOutCntr[5]_i_1__2_n_0\,
      D => \TimeOutCntr[4]_i_1__2_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(1),
      Q => \TimeOutCntr_reg_n_0_[4]\
    );
\TimeOutCntr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \TimeOutCntr[5]_i_1__2_n_0\,
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => \TimeOutCntr[5]_i_2__2_n_0\,
      Q => p_0_in16_in
    );
\alignstate[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1A1F0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => p_0_in20_in,
      I2 => \^q\(0),
      I3 => \p_0_in__0\,
      I4 => \alignstate[0]_i_2__2_n_0\,
      I5 => \alignstate[0]_i_3__2_n_0\,
      O => \alignstate[0]_i_1__2_n_0\
    );
\alignstate[0]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \alignstate[0]_i_2__2_n_0\
    );
\alignstate[0]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CCFF0FF000000FA"
    )
        port map (
      I0 => \slv_reg4_reg[2]_1\(0),
      I1 => CO(0),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \alignstate[0]_i_3__2_n_0\
    );
\alignstate[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A888A8A8A888A88"
    )
        port map (
      I0 => \alignstate[1]_i_2__2_n_0\,
      I1 => \alignstate[1]_i_3__2_n_0\,
      I2 => \^q\(2),
      I3 => \alignstate[1]_i_4__2_n_0\,
      I4 => \GenCntr[9]_i_2__2_n_0\,
      I5 => eqOp0_out,
      O => \alignstate[1]_i_1__2_n_0\
    );
\alignstate[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FDF7F0F0FFFFF0"
    )
        port map (
      I0 => p_0_in12_in,
      I1 => p_0_in20_in,
      I2 => \alignstate[1]_i_5__2_n_0\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \^q\(2),
      O => \alignstate[1]_i_2__2_n_0\
    );
\alignstate[1]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2C00FFFF"
    )
        port map (
      I0 => CO(0),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(3),
      O => \alignstate[1]_i_3__2_n_0\
    );
\alignstate[1]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => p_0_in20_in,
      O => \alignstate[1]_i_4__2_n_0\
    );
\alignstate[1]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAABAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => p_0_in12_in,
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^edge_int_or\,
      I5 => \alignstate[1]_i_6__2_n_0\,
      O => \alignstate[1]_i_5__2_n_0\
    );
\alignstate[1]_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => \p_0_in__0\,
      O => \alignstate[1]_i_6__2_n_0\
    );
\alignstate[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFEAAAEAAFEAAAEA"
    )
        port map (
      I0 => \alignstate[2]_i_2__2_n_0\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => CO(0),
      O => \alignstate[2]_i_1__2_n_0\
    );
\alignstate[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444445"
    )
        port map (
      I0 => \^q\(3),
      I1 => \alignstate[2]_i_4__2_n_0\,
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \slv_reg4_reg[2]_1\(0),
      O => \alignstate[2]_i_2__2_n_0\
    );
\alignstate[2]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F02000F00020"
    )
        port map (
      I0 => \^edge_int_or\,
      I1 => \p_0_in__0\,
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => p_0_in20_in,
      O => \alignstate[2]_i_4__2_n_0\
    );
\alignstate[3]_i_10__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"557F5555"
    )
        port map (
      I0 => \^end_handshake\,
      I1 => CO(0),
      I2 => \^q\(1),
      I3 => p_0_in20_in,
      I4 => \^q\(2),
      O => \alignstate[3]_i_10__2_n_0\
    );
\alignstate[3]_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0004FFFFFFFF"
    )
        port map (
      I0 => p_0_in20_in,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => eqOp3_out,
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \alignstate[3]_i_11__2_n_0\
    );
\alignstate[3]_i_12__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => data_init(0),
      I1 => CTRL_DATA(9),
      O => \alignstate[3]_i_12__2_n_0\
    );
\alignstate[3]_i_13__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_init(7),
      I1 => CTRL_DATA(6),
      I2 => CTRL_DATA(8),
      I3 => data_init(9),
      I4 => CTRL_DATA(7),
      I5 => data_init(8),
      O => \alignstate[3]_i_13__2_n_0\
    );
\alignstate[3]_i_14__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_init(5),
      I1 => CTRL_DATA(4),
      I2 => CTRL_DATA(5),
      I3 => data_init(6),
      I4 => CTRL_DATA(3),
      I5 => data_init(4),
      O => \alignstate[3]_i_14__2_n_0\
    );
\alignstate[3]_i_15__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_init(3),
      I1 => CTRL_DATA(2),
      I2 => CTRL_DATA(1),
      I3 => data_init(2),
      I4 => CTRL_DATA(0),
      I5 => data_init(1),
      O => \alignstate[3]_i_15__2_n_0\
    );
\alignstate[3]_i_16__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => data_init(1),
      I1 => CTRL_DATA(9),
      O => \alignstate[3]_i_16__2_n_0\
    );
\alignstate[3]_i_17__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_init(8),
      I1 => CTRL_DATA(6),
      I2 => CTRL_DATA(8),
      I3 => data_init(0),
      I4 => CTRL_DATA(7),
      I5 => data_init(9),
      O => \alignstate[3]_i_17__2_n_0\
    );
\alignstate[3]_i_18__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_init(6),
      I1 => CTRL_DATA(4),
      I2 => CTRL_DATA(5),
      I3 => data_init(7),
      I4 => CTRL_DATA(3),
      I5 => data_init(5),
      O => \alignstate[3]_i_18__2_n_0\
    );
\alignstate[3]_i_19__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_init(3),
      I1 => CTRL_DATA(1),
      I2 => CTRL_DATA(2),
      I3 => data_init(4),
      I4 => CTRL_DATA(0),
      I5 => data_init(2),
      O => \alignstate[3]_i_19__2_n_0\
    );
\alignstate[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE0"
    )
        port map (
      I0 => \^q\(0),
      I1 => \alignstate[3]_i_3__2_n_0\,
      I2 => \alignstate[3]_i_4__2_n_0\,
      I3 => \alignstate[3]_i_5__2_n_0\,
      I4 => \alignstate[3]_i_6__2_n_0\,
      O => alignstate
    );
\alignstate[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEAE0000"
    )
        port map (
      I0 => \^q\(0),
      I1 => eqOp2_out,
      I2 => \^q\(1),
      I3 => eqOp0_out,
      I4 => \GenCntr[9]_i_4__2_n_0\,
      I5 => \alignstate[3]_i_9__2_n_0\,
      O => \alignstate[3]_i_2__2_n_0\
    );
\alignstate[3]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEFFFEEE"
    )
        port map (
      I0 => p_0_in12_in,
      I1 => \^q\(2),
      I2 => eqOp0_out,
      I3 => \^q\(1),
      I4 => eqOp2_out,
      I5 => \alignstate[3]_i_10__2_n_0\,
      O => \alignstate[3]_i_3__2_n_0\
    );
\alignstate[3]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAA0000"
    )
        port map (
      I0 => \^q\(2),
      I1 => p_0_in20_in,
      I2 => \GenCntr[15]_i_10__2_n_0\,
      I3 => \^end_handshake\,
      I4 => \^q\(3),
      O => \alignstate[3]_i_4__2_n_0\
    );
\alignstate[3]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111000001110"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^start_align_i\,
      I4 => \^q\(0),
      I5 => \^end_handshake\,
      O => \alignstate[3]_i_5__2_n_0\
    );
\alignstate[3]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFE0FF"
    )
        port map (
      I0 => neqOp,
      I1 => p_0_in20_in,
      I2 => \^end_handshake\,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \alignstate[3]_i_11__2_n_0\,
      O => \alignstate[3]_i_6__2_n_0\
    );
\alignstate[3]_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CFF0000F0000005"
    )
        port map (
      I0 => \slv_reg4_reg[2]_1\(0),
      I1 => CO(0),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \alignstate[3]_i_9__2_n_0\
    );
\alignstate_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => alignstate,
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => \alignstate[0]_i_1__2_n_0\,
      Q => \^q\(0)
    );
\alignstate_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => alignstate,
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => \alignstate[1]_i_1__2_n_0\,
      Q => \^q\(1)
    );
\alignstate_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => alignstate,
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => \alignstate[2]_i_1__2_n_0\,
      Q => \^q\(2)
    );
\alignstate_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => alignstate,
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => \alignstate[3]_i_2__2_n_0\,
      Q => \^q\(3)
    );
\alignstate_reg[3]_i_7__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => eqOp2_out,
      CO(2) => \alignstate_reg[3]_i_7__2_n_1\,
      CO(1) => \alignstate_reg[3]_i_7__2_n_2\,
      CO(0) => \alignstate_reg[3]_i_7__2_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_alignstate_reg[3]_i_7__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \alignstate[3]_i_12__2_n_0\,
      S(2) => \alignstate[3]_i_13__2_n_0\,
      S(1) => \alignstate[3]_i_14__2_n_0\,
      S(0) => \alignstate[3]_i_15__2_n_0\
    );
\alignstate_reg[3]_i_8__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => eqOp0_out,
      CO(2) => \alignstate_reg[3]_i_8__2_n_1\,
      CO(1) => \alignstate_reg[3]_i_8__2_n_2\,
      CO(0) => \alignstate_reg[3]_i_8__2_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_alignstate_reg[3]_i_8__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \alignstate[3]_i_16__2_n_0\,
      S(2) => \alignstate[3]_i_17__2_n_0\,
      S(1) => \alignstate[3]_i_18__2_n_0\,
      S(0) => \alignstate[3]_i_19__2_n_0\
    );
\axi_rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCCE200E2"
    )
        port map (
      I0 => \axi_araddr_reg[5]\,
      I1 => \axi_araddr_reg[7]\(0),
      I2 => \axi_araddr_reg[5]_0\,
      I3 => \axi_araddr_reg[7]\(1),
      I4 => \axi_araddr_reg[5]_1\,
      I5 => axi_rvalid_reg,
      O => \axi_rdata_reg[9]\
    );
busy_align_i_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => start_align_i_reg_0,
      Q => \^busy_align_i\
    );
\data_init[9]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \^edge_int_or\,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \p_0_in__0\,
      I5 => \^q\(0),
      O => edge_init
    );
\data_init_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AR(0),
      D => CTRL_DATA(0),
      Q => data_init(0)
    );
\data_init_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AR(0),
      D => CTRL_DATA(1),
      Q => data_init(1)
    );
\data_init_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AR(0),
      D => CTRL_DATA(2),
      Q => data_init(2)
    );
\data_init_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AR(0),
      D => CTRL_DATA(3),
      Q => data_init(3)
    );
\data_init_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AR(0),
      D => CTRL_DATA(4),
      Q => data_init(4)
    );
\data_init_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AR(0),
      D => CTRL_DATA(5),
      Q => data_init(5)
    );
\data_init_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AR(0),
      D => CTRL_DATA(6),
      Q => data_init(6)
    );
\data_init_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AR(0),
      D => CTRL_DATA(7),
      Q => data_init(7)
    );
\data_init_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AR(0),
      D => CTRL_DATA(8),
      Q => data_init(8)
    );
\data_init_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AR(0),
      D => CTRL_DATA(9),
      Q => data_init(9)
    );
\edge_init_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AS(0),
      D => D(0),
      Q => \edge_init_reg_n_0_[0]\
    );
\edge_init_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AS(0),
      D => D(1),
      Q => \edge_init_reg_n_0_[1]\
    );
\edge_init_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AS(0),
      D => D(2),
      Q => \edge_init_reg_n_0_[2]\
    );
\edge_init_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AS(0),
      D => D(3),
      Q => \edge_init_reg_n_0_[3]\
    );
\edge_init_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AS(0),
      D => D(4),
      Q => \edge_init_reg_n_0_[4]\
    );
\edge_init_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AS(0),
      D => D(5),
      Q => \edge_init_reg_n_0_[5]\
    );
\edge_init_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AS(0),
      D => D(6),
      Q => \edge_init_reg_n_0_[6]\
    );
\edge_init_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AS(0),
      D => D(7),
      Q => \edge_init_reg_n_0_[7]\
    );
\edge_init_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AS(0),
      D => D(8),
      Q => \edge_init_reg_n_0_[8]\
    );
\edge_init_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AR(0),
      D => D(9),
      Q => \GenCntr_reg[1]_0\(0)
    );
edge_int_or_reg: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => '1',
      D => edge_int_or_reg_0,
      Q => \^edge_int_or\,
      R => '0'
    );
edge_tmp_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vita_clk,
      CE => '1',
      D => start_handshake_reg_0,
      Q => edge_tmp,
      R => '0'
    );
\end_handshake_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4064"
    )
        port map (
      I0 => \^handshakestate_reg[0]_1\,
      I1 => \^handshakestate_reg[0]_2\,
      I2 => p_0_in16_in,
      I3 => ACK,
      O => \end_handshake_i_1__2_n_0\
    );
end_handshake_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => \end_handshake_i_1__2_n_0\,
      Q => \^end_handshake\
    );
\handshakestate[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005702"
    )
        port map (
      I0 => \^handshakestate_reg[0]_1\,
      I1 => ACK,
      I2 => p_0_in16_in,
      I3 => \^handshakestate_reg[0]_0\,
      I4 => \^handshakestate_reg[0]_2\,
      O => \handshakestate[0]_i_1__2_n_0\
    );
\handshakestate[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0488"
    )
        port map (
      I0 => \^handshakestate_reg[0]_1\,
      I1 => ACK,
      I2 => p_0_in16_in,
      I3 => \^handshakestate_reg[0]_2\,
      O => \handshakestate[1]_i_1__2_n_0\
    );
\handshakestate_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => \handshakestate[0]_i_1__2_n_0\,
      Q => \^handshakestate_reg[0]_1\
    );
\handshakestate_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => \handshakestate[1]_i_1__2_n_0\,
      Q => \^handshakestate_reg[0]_2\
    );
\retrycntr[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(2),
      I1 => \retrycntr_reg_n_0_[0]\,
      O => \retrycntr[0]_i_1__2_n_0\
    );
\retrycntr[10]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \retrycntr_reg[12]_i_2__2_n_6\,
      I1 => \^q\(2),
      O => \retrycntr[10]_i_1__2_n_0\
    );
\retrycntr[11]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \retrycntr_reg[12]_i_2__2_n_5\,
      I1 => \^q\(2),
      O => \retrycntr[11]_i_1__2_n_0\
    );
\retrycntr[12]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \retrycntr_reg[12]_i_2__2_n_4\,
      I1 => \^q\(2),
      O => \retrycntr[12]_i_1__2_n_0\
    );
\retrycntr[12]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[12]\,
      O => \retrycntr[12]_i_3__2_n_0\
    );
\retrycntr[12]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[11]\,
      O => \retrycntr[12]_i_4__2_n_0\
    );
\retrycntr[12]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[10]\,
      O => \retrycntr[12]_i_5__2_n_0\
    );
\retrycntr[12]_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[9]\,
      O => \retrycntr[12]_i_6__2_n_0\
    );
\retrycntr[13]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \retrycntr_reg[15]_i_6__2_n_7\,
      I1 => \^q\(2),
      O => \retrycntr[13]_i_1__2_n_0\
    );
\retrycntr[14]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \retrycntr_reg[15]_i_6__2_n_6\,
      I1 => \^q\(2),
      O => \retrycntr[14]_i_1__2_n_0\
    );
\retrycntr[15]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0044C044"
    )
        port map (
      I0 => \retrycntr[15]_i_3__2_n_0\,
      I1 => \alignstate[0]_i_2__2_n_0\,
      I2 => p_0_in20_in,
      I3 => \^q\(1),
      I4 => \retrycntr[15]_i_4__2_n_0\,
      I5 => \retrycntr[15]_i_5__2_n_0\,
      O => retrycntr
    );
\retrycntr[15]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \retrycntr_reg[15]_i_6__2_n_5\,
      O => \retrycntr[15]_i_2__2_n_0\
    );
\retrycntr[15]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE2EEEEE"
    )
        port map (
      I0 => \p_0_in__0\,
      I1 => \^q\(0),
      I2 => \^end_handshake\,
      I3 => p_0_in20_in,
      I4 => neqOp,
      O => \retrycntr[15]_i_3__2_n_0\
    );
\retrycntr[15]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in12_in,
      I1 => \^q\(0),
      O => \retrycntr[15]_i_4__2_n_0\
    );
\retrycntr[15]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^start_align_i\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(3),
      O => \retrycntr[15]_i_5__2_n_0\
    );
\retrycntr[15]_i_7__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \p_0_in__0\,
      O => \retrycntr[15]_i_7__2_n_0\
    );
\retrycntr[15]_i_8__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[14]\,
      O => \retrycntr[15]_i_8__2_n_0\
    );
\retrycntr[15]_i_9__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[13]\,
      O => \retrycntr[15]_i_9__2_n_0\
    );
\retrycntr[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \retrycntr_reg[4]_i_2__2_n_7\,
      O => \retrycntr[1]_i_1__2_n_0\
    );
\retrycntr[2]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \retrycntr_reg[4]_i_2__2_n_6\,
      I1 => \^q\(2),
      O => \retrycntr[2]_i_1__2_n_0\
    );
\retrycntr[3]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \retrycntr_reg[4]_i_2__2_n_5\,
      I1 => \^q\(2),
      O => \retrycntr[3]_i_1__2_n_0\
    );
\retrycntr[4]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \retrycntr_reg[4]_i_2__2_n_4\,
      I1 => \^q\(2),
      O => \retrycntr[4]_i_1__2_n_0\
    );
\retrycntr[4]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[4]\,
      O => \retrycntr[4]_i_3__2_n_0\
    );
\retrycntr[4]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[3]\,
      O => \retrycntr[4]_i_4__2_n_0\
    );
\retrycntr[4]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[2]\,
      O => \retrycntr[4]_i_5__2_n_0\
    );
\retrycntr[4]_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[1]\,
      O => \retrycntr[4]_i_6__2_n_0\
    );
\retrycntr[5]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \retrycntr_reg[8]_i_2__2_n_7\,
      I1 => \^q\(2),
      O => \retrycntr[5]_i_1__2_n_0\
    );
\retrycntr[6]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \retrycntr_reg[8]_i_2__2_n_6\,
      I1 => \^q\(2),
      O => \retrycntr[6]_i_1__2_n_0\
    );
\retrycntr[7]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \retrycntr_reg[8]_i_2__2_n_5\,
      I1 => \^q\(2),
      O => \retrycntr[7]_i_1__2_n_0\
    );
\retrycntr[8]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \retrycntr_reg[8]_i_2__2_n_4\,
      I1 => \^q\(2),
      O => \retrycntr[8]_i_1__2_n_0\
    );
\retrycntr[8]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[8]\,
      O => \retrycntr[8]_i_3__2_n_0\
    );
\retrycntr[8]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[7]\,
      O => \retrycntr[8]_i_4__2_n_0\
    );
\retrycntr[8]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[6]\,
      O => \retrycntr[8]_i_5__2_n_0\
    );
\retrycntr[8]_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[5]\,
      O => \retrycntr[8]_i_6__2_n_0\
    );
\retrycntr[9]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \retrycntr_reg[12]_i_2__2_n_7\,
      I1 => \^q\(2),
      O => \retrycntr[9]_i_1__2_n_0\
    );
\retrycntr_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[0]_i_1__2_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(0),
      Q => \retrycntr_reg_n_0_[0]\
    );
\retrycntr_reg[10]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[10]_i_1__2_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(1),
      Q => \retrycntr_reg_n_0_[10]\
    );
\retrycntr_reg[11]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[11]_i_1__2_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(1),
      Q => \retrycntr_reg_n_0_[11]\
    );
\retrycntr_reg[12]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[12]_i_1__2_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(1),
      Q => \retrycntr_reg_n_0_[12]\
    );
\retrycntr_reg[12]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \retrycntr_reg[8]_i_2__2_n_0\,
      CO(3) => \retrycntr_reg[12]_i_2__2_n_0\,
      CO(2) => \retrycntr_reg[12]_i_2__2_n_1\,
      CO(1) => \retrycntr_reg[12]_i_2__2_n_2\,
      CO(0) => \retrycntr_reg[12]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3) => \retrycntr_reg_n_0_[12]\,
      DI(2) => \retrycntr_reg_n_0_[11]\,
      DI(1) => \retrycntr_reg_n_0_[10]\,
      DI(0) => \retrycntr_reg_n_0_[9]\,
      O(3) => \retrycntr_reg[12]_i_2__2_n_4\,
      O(2) => \retrycntr_reg[12]_i_2__2_n_5\,
      O(1) => \retrycntr_reg[12]_i_2__2_n_6\,
      O(0) => \retrycntr_reg[12]_i_2__2_n_7\,
      S(3) => \retrycntr[12]_i_3__2_n_0\,
      S(2) => \retrycntr[12]_i_4__2_n_0\,
      S(1) => \retrycntr[12]_i_5__2_n_0\,
      S(0) => \retrycntr[12]_i_6__2_n_0\
    );
\retrycntr_reg[13]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[13]_i_1__2_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(1),
      Q => \retrycntr_reg_n_0_[13]\
    );
\retrycntr_reg[14]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[14]_i_1__2_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(1),
      Q => \retrycntr_reg_n_0_[14]\
    );
\retrycntr_reg[15]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[15]_i_2__2_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(0),
      Q => \p_0_in__0\
    );
\retrycntr_reg[15]_i_6__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \retrycntr_reg[12]_i_2__2_n_0\,
      CO(3 downto 2) => \NLW_retrycntr_reg[15]_i_6__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \retrycntr_reg[15]_i_6__2_n_2\,
      CO(0) => \retrycntr_reg[15]_i_6__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \retrycntr_reg_n_0_[14]\,
      DI(0) => \retrycntr_reg_n_0_[13]\,
      O(3) => \NLW_retrycntr_reg[15]_i_6__2_O_UNCONNECTED\(3),
      O(2) => \retrycntr_reg[15]_i_6__2_n_5\,
      O(1) => \retrycntr_reg[15]_i_6__2_n_6\,
      O(0) => \retrycntr_reg[15]_i_6__2_n_7\,
      S(3) => '0',
      S(2) => \retrycntr[15]_i_7__2_n_0\,
      S(1) => \retrycntr[15]_i_8__2_n_0\,
      S(0) => \retrycntr[15]_i_9__2_n_0\
    );
\retrycntr_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[1]_i_1__2_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(0),
      Q => \retrycntr_reg_n_0_[1]\
    );
\retrycntr_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[2]_i_1__2_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(0),
      Q => \retrycntr_reg_n_0_[2]\
    );
\retrycntr_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[3]_i_1__2_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(0),
      Q => \retrycntr_reg_n_0_[3]\
    );
\retrycntr_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[4]_i_1__2_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(0),
      Q => \retrycntr_reg_n_0_[4]\
    );
\retrycntr_reg[4]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \retrycntr_reg[4]_i_2__2_n_0\,
      CO(2) => \retrycntr_reg[4]_i_2__2_n_1\,
      CO(1) => \retrycntr_reg[4]_i_2__2_n_2\,
      CO(0) => \retrycntr_reg[4]_i_2__2_n_3\,
      CYINIT => \retrycntr_reg_n_0_[0]\,
      DI(3) => \retrycntr_reg_n_0_[4]\,
      DI(2) => \retrycntr_reg_n_0_[3]\,
      DI(1) => \retrycntr_reg_n_0_[2]\,
      DI(0) => \retrycntr_reg_n_0_[1]\,
      O(3) => \retrycntr_reg[4]_i_2__2_n_4\,
      O(2) => \retrycntr_reg[4]_i_2__2_n_5\,
      O(1) => \retrycntr_reg[4]_i_2__2_n_6\,
      O(0) => \retrycntr_reg[4]_i_2__2_n_7\,
      S(3) => \retrycntr[4]_i_3__2_n_0\,
      S(2) => \retrycntr[4]_i_4__2_n_0\,
      S(1) => \retrycntr[4]_i_5__2_n_0\,
      S(0) => \retrycntr[4]_i_6__2_n_0\
    );
\retrycntr_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[5]_i_1__2_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(1),
      Q => \retrycntr_reg_n_0_[5]\
    );
\retrycntr_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[6]_i_1__2_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(1),
      Q => \retrycntr_reg_n_0_[6]\
    );
\retrycntr_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[7]_i_1__2_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(1),
      Q => \retrycntr_reg_n_0_[7]\
    );
\retrycntr_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[8]_i_1__2_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(1),
      Q => \retrycntr_reg_n_0_[8]\
    );
\retrycntr_reg[8]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \retrycntr_reg[4]_i_2__2_n_0\,
      CO(3) => \retrycntr_reg[8]_i_2__2_n_0\,
      CO(2) => \retrycntr_reg[8]_i_2__2_n_1\,
      CO(1) => \retrycntr_reg[8]_i_2__2_n_2\,
      CO(0) => \retrycntr_reg[8]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3) => \retrycntr_reg_n_0_[8]\,
      DI(2) => \retrycntr_reg_n_0_[7]\,
      DI(1) => \retrycntr_reg_n_0_[6]\,
      DI(0) => \retrycntr_reg_n_0_[5]\,
      O(3) => \retrycntr_reg[8]_i_2__2_n_4\,
      O(2) => \retrycntr_reg[8]_i_2__2_n_5\,
      O(1) => \retrycntr_reg[8]_i_2__2_n_6\,
      O(0) => \retrycntr_reg[8]_i_2__2_n_7\,
      S(3) => \retrycntr[8]_i_3__2_n_0\,
      S(2) => \retrycntr[8]_i_4__2_n_0\,
      S(1) => \retrycntr[8]_i_5__2_n_0\,
      S(0) => \retrycntr[8]_i_6__2_n_0\
    );
\retrycntr_reg[9]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[9]_i_1__2_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(1),
      Q => \retrycntr_reg_n_0_[9]\
    );
\selector[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^serdesseqstate_reg[0]_2\,
      I1 => \^selector_reg[0]_0\,
      O => \selector[0]_i_1__2_n_0\
    );
\selector_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => \slv_reg4_reg[0]_rep__4\(0),
      D => \selector[0]_i_1__2_n_0\,
      Q => \^selector_reg[0]_0\
    );
\serdesseqstate[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F433F400"
    )
        port map (
      I0 => \^serdesseqstate_reg[0]_0\(0),
      I1 => \^serdesseqstate_reg[0]_1\,
      I2 => \^busy_align_i\,
      I3 => \^serdesseqstate_reg[0]_2\,
      I4 => \slv_reg4_reg[2]_1\(1),
      O => \serdesseqstate[0]_i_1__2_n_0\
    );
\serdesseqstate[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DA"
    )
        port map (
      I0 => \^serdesseqstate_reg[0]_1\,
      I1 => \^busy_align_i\,
      I2 => \^serdesseqstate_reg[0]_2\,
      O => \serdesseqstate[1]_i_1__2_n_0\
    );
\serdesseqstate_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => \serdesseqstate[0]_i_1__2_n_0\,
      Q => \^serdesseqstate_reg[0]_1\
    );
\serdesseqstate_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => \serdesseqstate[1]_i_1__2_n_0\,
      Q => \^serdesseqstate_reg[0]_2\
    );
start_align_i_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => selector,
      Q => \^start_align_i\
    );
\start_handshake_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \start_handshake_i_2__2_n_0\,
      I1 => \^q\(3),
      I2 => \start_handshake_i_3__2_n_0\,
      O => start_handshake
    );
\start_handshake_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A8A8A88"
    )
        port map (
      I0 => \start_handshake_i_4__2_n_0\,
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^start_align_i\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \start_handshake_i_2__2_n_0\
    );
\start_handshake_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"031F5F3F00005000"
    )
        port map (
      I0 => CO(0),
      I1 => p_0_in20_in,
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^end_handshake\,
      O => \start_handshake_i_3__2_n_0\
    );
\start_handshake_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF5F55F557777"
    )
        port map (
      I0 => \^q\(2),
      I1 => \p_0_in__0\,
      I2 => p_0_in20_in,
      I3 => \^end_handshake\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \start_handshake_i_4__2_n_0\
    );
start_handshake_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => start_handshake,
      Q => \^handshakestate_reg[0]_0\
    );
\windowcount[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \windowcount_reg_n_0_[0]\,
      O => \windowcount[0]_i_1__2_n_0\
    );
\windowcount[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \windowcount_reg_n_0_[0]\,
      I1 => \windowcount_reg_n_0_[1]\,
      I2 => \^q\(3),
      O => \windowcount[1]_i_1__2_n_0\
    );
\windowcount[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \^q\(3),
      I1 => \windowcount_reg_n_0_[1]\,
      I2 => \windowcount_reg_n_0_[0]\,
      I3 => \windowcount_reg_n_0_[2]\,
      O => \windowcount[2]_i_1__2_n_0\
    );
\windowcount[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \windowcount_reg_n_0_[0]\,
      I2 => \windowcount_reg_n_0_[1]\,
      I3 => \windowcount_reg_n_0_[2]\,
      I4 => \windowcount_reg_n_0_[3]\,
      O => \windowcount[3]_i_1__2_n_0\
    );
\windowcount[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \windowcount_reg_n_0_[0]\,
      I2 => \windowcount_reg_n_0_[1]\,
      I3 => \windowcount_reg_n_0_[3]\,
      I4 => \windowcount_reg_n_0_[2]\,
      I5 => \windowcount_reg_n_0_[4]\,
      O => \windowcount[4]_i_1__2_n_0\
    );
\windowcount[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAAAAAA20000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \windowcount[5]_i_2__2_n_0\,
      I2 => \windowcount_reg_n_0_[1]\,
      I3 => \windowcount_reg_n_0_[0]\,
      I4 => \windowcount_reg_n_0_[4]\,
      I5 => \windowcount_reg_n_0_[5]\,
      O => \windowcount[5]_i_1__2_n_0\
    );
\windowcount[5]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \windowcount_reg_n_0_[2]\,
      I1 => \windowcount_reg_n_0_[3]\,
      O => \windowcount[5]_i_2__2_n_0\
    );
\windowcount[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \^q\(3),
      I1 => \windowcount[9]_i_5__2_n_0\,
      I2 => \windowcount_reg_n_0_[6]\,
      O => \windowcount[6]_i_1__2_n_0\
    );
\windowcount[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A20"
    )
        port map (
      I0 => \^q\(3),
      I1 => \windowcount[9]_i_5__2_n_0\,
      I2 => \windowcount_reg_n_0_[6]\,
      I3 => \windowcount_reg_n_0_[7]\,
      O => \windowcount[7]_i_1__2_n_0\
    );
\windowcount[8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA2A0080"
    )
        port map (
      I0 => \^q\(3),
      I1 => \windowcount_reg_n_0_[7]\,
      I2 => \windowcount_reg_n_0_[6]\,
      I3 => \windowcount[9]_i_5__2_n_0\,
      I4 => \windowcount_reg_n_0_[8]\,
      O => \windowcount[8]_i_1__2_n_0\
    );
\windowcount[9]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F880088"
    )
        port map (
      I0 => \windowcount[9]_i_3__2_n_0\,
      I1 => \^start_align_i\,
      I2 => \windowcount[9]_i_4__2_n_0\,
      I3 => \^q\(3),
      I4 => \^end_handshake\,
      I5 => \^q\(2),
      O => windowcount
    );
\windowcount[9]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AAAAAA08000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \windowcount_reg_n_0_[8]\,
      I2 => \windowcount[9]_i_5__2_n_0\,
      I3 => \windowcount_reg_n_0_[6]\,
      I4 => \windowcount_reg_n_0_[7]\,
      I5 => \windowcount_reg_n_0_[9]\,
      O => \windowcount[9]_i_2__2_n_0\
    );
\windowcount[9]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \windowcount[9]_i_3__2_n_0\
    );
\windowcount[9]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEE0FFF"
    )
        port map (
      I0 => p_0_in12_in,
      I1 => eqOp0_out,
      I2 => p_0_in20_in,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \windowcount[9]_i_4__2_n_0\
    );
\windowcount[9]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \windowcount_reg_n_0_[4]\,
      I1 => \windowcount_reg_n_0_[0]\,
      I2 => \windowcount_reg_n_0_[1]\,
      I3 => \windowcount_reg_n_0_[3]\,
      I4 => \windowcount_reg_n_0_[2]\,
      I5 => \windowcount_reg_n_0_[5]\,
      O => \windowcount[9]_i_5__2_n_0\
    );
\windowcount_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => windowcount,
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => \windowcount[0]_i_1__2_n_0\,
      Q => \windowcount_reg_n_0_[0]\
    );
\windowcount_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => windowcount,
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => \windowcount[1]_i_1__2_n_0\,
      Q => \windowcount_reg_n_0_[1]\
    );
\windowcount_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => windowcount,
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => \windowcount[2]_i_1__2_n_0\,
      Q => \windowcount_reg_n_0_[2]\
    );
\windowcount_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => windowcount,
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => \windowcount[3]_i_1__2_n_0\,
      Q => \windowcount_reg_n_0_[3]\
    );
\windowcount_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => windowcount,
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => \windowcount[4]_i_1__2_n_0\,
      Q => \windowcount_reg_n_0_[4]\
    );
\windowcount_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => windowcount,
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => \windowcount[5]_i_1__2_n_0\,
      Q => \windowcount_reg_n_0_[5]\
    );
\windowcount_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => windowcount,
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => \windowcount[6]_i_1__2_n_0\,
      Q => \windowcount_reg_n_0_[6]\
    );
\windowcount_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => windowcount,
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => \windowcount[7]_i_1__2_n_0\,
      Q => \windowcount_reg_n_0_[7]\
    );
\windowcount_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => windowcount,
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => \windowcount[8]_i_1__2_n_0\,
      Q => \windowcount_reg_n_0_[8]\
    );
\windowcount_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => windowcount,
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => \windowcount[9]_i_2__2_n_0\,
      Q => \windowcount_reg_n_0_[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_iserdes_control_8 is
  port (
    CTRL_SAMPLEINLASTBIT_i_reg_0 : out STD_LOGIC;
    CTRL_SAMPLEINLASTBIT_i_reg_1 : out STD_LOGIC;
    start_align_i : out STD_LOGIC;
    end_handshake : out STD_LOGIC;
    \handshakestate_reg[0]_0\ : out STD_LOGIC;
    \selector_reg[0]_0\ : out STD_LOGIC;
    edge_tmp : out STD_LOGIC;
    edge_int_or : out STD_LOGIC;
    busy_align_i : out STD_LOGIC;
    ALIGN_BUSY21_out : out STD_LOGIC;
    REQ : out STD_LOGIC;
    CTRL_RESET : out STD_LOGIC;
    CTRL_INC : out STD_LOGIC;
    CTRL_CE : out STD_LOGIC;
    CTRL_BITSLIP : out STD_LOGIC;
    CTRL_SAMPLEINFIRSTBIT_i : out STD_LOGIC;
    SAMPLEINFIRSTBIT20_out : out STD_LOGIC;
    CTRL_SAMPLEINLASTBIT_i : out STD_LOGIC;
    SAMPLEINLASTBIT19_out : out STD_LOGIC;
    CTRL_SAMPLEINOTHERBIT_i_reg_0 : out STD_LOGIC;
    SAMPLEINOTHERBIT18_out : out STD_LOGIC;
    CTRL_FIFO_RESET : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CTRL_SAMPLEINLASTBIT_i_reg_2 : out STD_LOGIC;
    CTRL_SAMPLEINLASTBIT_i_reg_3 : out STD_LOGIC;
    CTRL_SAMPLEINLASTBIT_i_reg_4 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    CTRL_SAMPLEINLASTBIT_i_reg_5 : out STD_LOGIC;
    CTRL_SAMPLEINLASTBIT_i_reg_6 : out STD_LOGIC;
    CTRL_SAMPLEINLASTBIT_i_reg_7 : out STD_LOGIC;
    CTRL_SAMPLEINLASTBIT_i_reg_8 : out STD_LOGIC;
    CTRL_SAMPLEINLASTBIT_i_reg_9 : out STD_LOGIC;
    CTRL_SAMPLEINLASTBIT_i_reg_10 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    CTRL_SAMPLEINLASTBIT_i_reg_11 : out STD_LOGIC;
    CTRL_SAMPLEINLASTBIT_i_reg_12 : out STD_LOGIC;
    CTRL_SAMPLEINLASTBIT_i_reg_13 : out STD_LOGIC;
    CTRL_SAMPLEINLASTBIT_i_reg_14 : out STD_LOGIC;
    CTRL_SAMPLEINLASTBIT_i_reg_15 : out STD_LOGIC;
    CTRL_SAMPLEINLASTBIT_i_reg_16 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    CTRL_SAMPLEINLASTBIT_i_reg_17 : out STD_LOGIC;
    CTRL_SAMPLEINLASTBIT_i_reg_18 : out STD_LOGIC;
    CTRL_SAMPLEINLASTBIT_i_reg_19 : out STD_LOGIC;
    CTRL_SAMPLEINLASTBIT_i_reg_20 : out STD_LOGIC;
    CTRL_SAMPLEINLASTBIT_i_reg_21 : out STD_LOGIC;
    CTRL_SAMPLEINLASTBIT_i_reg_22 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    CTRL_SAMPLEINLASTBIT_i_reg_23 : out STD_LOGIC;
    CTRL_SAMPLEINLASTBIT_i_reg_24 : out STD_LOGIC;
    CTRL_SAMPLEINLASTBIT_i_reg_25 : out STD_LOGIC;
    CTRL_SAMPLEINLASTBIT_i_reg_26 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    CTRL_CE_reg_0 : out STD_LOGIC;
    CTRL_INC_reg_0 : out STD_LOGIC;
    CTRL_INC_reg_1 : out STD_LOGIC;
    CTRL_RESET_reg_0 : out STD_LOGIC;
    CTRL_RESET_reg_1 : out STD_LOGIC;
    CTRL_RESET_reg_2 : out STD_LOGIC;
    CTRL_SAMPLEINOTHERBIT_i : out STD_LOGIC;
    CTRL_SAMPLEINLASTBIT_i_reg_27 : out STD_LOGIC;
    CTRL_SAMPLEINLASTBIT_i_reg_28 : out STD_LOGIC;
    CTRL_SAMPLEINLASTBIT_i_reg_29 : out STD_LOGIC;
    CTRL_BITSLIP_reg_0 : out STD_LOGIC;
    \serdesseqstate_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \serdesseqstate_reg[0]_1\ : out STD_LOGIC;
    \serdesseqstate_reg[0]_2\ : out STD_LOGIC;
    \GenCntr_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \handshakestate_reg[0]_1\ : out STD_LOGIC;
    \handshakestate_reg[0]_2\ : out STD_LOGIC;
    DELAY_WREN_r_reg : out STD_LOGIC;
    \slv_reg5_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    vita_clk : in STD_LOGIC;
    \slv_reg4_reg[0]_rep__4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg4_reg[0]_rep__6\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    start_handshake_reg_0 : in STD_LOGIC;
    edge_int_or_reg_0 : in STD_LOGIC;
    start_align_i_reg_0 : in STD_LOGIC;
    \slv_reg4_reg[2]\ : in STD_LOGIC;
    ACK_reg : in STD_LOGIC;
    CTRL_RESET_reg_3 : in STD_LOGIC;
    \alignstate_reg[3]_0\ : in STD_LOGIC;
    \alignstate_reg[3]_1\ : in STD_LOGIC;
    \alignstate_reg[1]_0\ : in STD_LOGIC;
    \alignstate_reg[2]_0\ : in STD_LOGIC;
    CTRL_SAMPLEINFIRSTBIT_i_reg_0 : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \alignstate_reg[2]_1\ : in STD_LOGIC;
    CTRL_SAMPLEINLASTBIT_i_reg_30 : in STD_LOGIC;
    \alignstate_reg[2]_2\ : in STD_LOGIC;
    CTRL_SAMPLEINOTHERBIT_i_reg_1 : in STD_LOGIC;
    \slv_reg4_reg[2]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg4_reg[2]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CTRL_DATA : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \GenCntr_reg[3]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \GenCntr_reg[0]_0\ : in STD_LOGIC;
    \CTRL_DATA_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \GenCntr_reg[3]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \GenCntr_reg[0]_1\ : in STD_LOGIC;
    \CTRL_DATA_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \GenCntr_reg[3]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \GenCntr_reg[0]_2\ : in STD_LOGIC;
    \CTRL_DATA_reg[5]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \GenCntr_reg[3]_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \GenCntr_reg[0]_3\ : in STD_LOGIC;
    \CTRL_DATA_reg[5]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    D : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \slv_reg6_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \CTRL_DATA_reg[9]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \CTRL_DATA_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ACK : in STD_LOGIC;
    SAMPLEINOTHERBIT2_out : in STD_LOGIC;
    SAMPLEINOTHERBIT34_out : in STD_LOGIC;
    SAMPLEINOTHERBIT : in STD_LOGIC;
    SAMPLEINOTHERBIT61_out : in STD_LOGIC;
    SAMPLEINLASTBIT3_out : in STD_LOGIC;
    SAMPLEINLASTBIT35_out : in STD_LOGIC;
    SAMPLEINLASTBIT : in STD_LOGIC;
    SAMPLEINLASTBIT60_out : in STD_LOGIC;
    SAMPLEINFIRSTBIT59_out : in STD_LOGIC;
    SAMPLEINFIRSTBIT : in STD_LOGIC;
    SAMPLEINFIRSTBIT36_out : in STD_LOGIC;
    SAMPLEINFIRSTBIT4_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_iserdes_control_8 : entity is "iserdes_control";
end design_1_onsemi_vita_cam_0_0_iserdes_control_8;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_iserdes_control_8 is
  signal \CTRL_BITSLIP_i_3__1_n_0\ : STD_LOGIC;
  signal \CTRL_CE_i_3__1_n_0\ : STD_LOGIC;
  signal \CTRL_INC_i_4__1_n_0\ : STD_LOGIC;
  signal \CTRL_RESET_i_5__1_n_0\ : STD_LOGIC;
  signal \CTRL_RESET_i_6__1_n_0\ : STD_LOGIC;
  signal \CTRL_RESET_i_7__1_n_0\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_10__1_n_0\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_11__1_n_0\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_12__1_n_0\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_13__1_n_0\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_14__1_n_0\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_18__0_n_0\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_18__1_n_0\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_18__2_n_0\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_18__3_n_0\ : STD_LOGIC;
  signal CTRL_SAMPLEINFIRSTBIT_i_i_18_n_0 : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_19__0_n_0\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_19__1_n_0\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_19__2_n_0\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_19__3_n_0\ : STD_LOGIC;
  signal CTRL_SAMPLEINFIRSTBIT_i_i_19_n_0 : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_20__0_n_0\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_20__1_n_0\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_20__2_n_0\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_20__3_n_0\ : STD_LOGIC;
  signal CTRL_SAMPLEINFIRSTBIT_i_i_20_n_0 : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_21__0_n_0\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_21__1_n_0\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_21__2_n_0\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_21__3_n_0\ : STD_LOGIC;
  signal CTRL_SAMPLEINFIRSTBIT_i_i_21_n_0 : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_22__0_n_0\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_22__1_n_0\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_22__2_n_0\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_22__3_n_0\ : STD_LOGIC;
  signal CTRL_SAMPLEINFIRSTBIT_i_i_22_n_0 : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_23__0_n_0\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_23__1_n_0\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_23__2_n_0\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_23__3_n_0\ : STD_LOGIC;
  signal CTRL_SAMPLEINFIRSTBIT_i_i_23_n_0 : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_24__0_n_0\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_24__1_n_0\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_24__2_n_0\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_24__3_n_0\ : STD_LOGIC;
  signal CTRL_SAMPLEINFIRSTBIT_i_i_24_n_0 : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_25__0_n_0\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_25__1_n_0\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_25__2_n_0\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_25__3_n_0\ : STD_LOGIC;
  signal CTRL_SAMPLEINFIRSTBIT_i_i_25_n_0 : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_26__0_n_0\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_26__1_n_0\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_26__2_n_0\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_26__3_n_0\ : STD_LOGIC;
  signal CTRL_SAMPLEINFIRSTBIT_i_i_26_n_0 : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_27__0_n_0\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_27__1_n_0\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_27__2_n_0\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_27__3_n_0\ : STD_LOGIC;
  signal CTRL_SAMPLEINFIRSTBIT_i_i_27_n_0 : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_28__0_n_0\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_28__1_n_0\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_28__2_n_0\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_28__3_n_0\ : STD_LOGIC;
  signal CTRL_SAMPLEINFIRSTBIT_i_i_28_n_0 : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_29__0_n_0\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_29__1_n_0\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_29__2_n_0\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_29__3_n_0\ : STD_LOGIC;
  signal CTRL_SAMPLEINFIRSTBIT_i_i_29_n_0 : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_30__0_n_0\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_30__1_n_0\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_30__2_n_0\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_30__3_n_0\ : STD_LOGIC;
  signal CTRL_SAMPLEINFIRSTBIT_i_i_30_n_0 : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_31__0_n_0\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_31__1_n_0\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_31__2_n_0\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_31__3_n_0\ : STD_LOGIC;
  signal CTRL_SAMPLEINFIRSTBIT_i_i_31_n_0 : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_4__1_n_0\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_5__1_n_0\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_7__1_n_0\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_i_9__1_n_0\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__1_n_1\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__1_n_2\ : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__1_n_3\ : STD_LOGIC;
  signal \^ctrl_sampleinlastbit_i_reg_0\ : STD_LOGIC;
  signal \^ctrl_sampleinlastbit_i_reg_1\ : STD_LOGIC;
  signal \^ctrl_sampleinlastbit_i_reg_11\ : STD_LOGIC;
  signal \^ctrl_sampleinlastbit_i_reg_12\ : STD_LOGIC;
  signal \^ctrl_sampleinlastbit_i_reg_17\ : STD_LOGIC;
  signal \^ctrl_sampleinlastbit_i_reg_18\ : STD_LOGIC;
  signal \^ctrl_sampleinlastbit_i_reg_23\ : STD_LOGIC;
  signal \^ctrl_sampleinlastbit_i_reg_24\ : STD_LOGIC;
  signal \^ctrl_sampleinlastbit_i_reg_26\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^ctrl_sampleinlastbit_i_reg_5\ : STD_LOGIC;
  signal \^ctrl_sampleinlastbit_i_reg_6\ : STD_LOGIC;
  signal DELAY_WREN_r_i_2_n_0 : STD_LOGIC;
  signal GenCntr : STD_LOGIC;
  signal \GenCntr[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \GenCntr[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \GenCntr[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \GenCntr[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \GenCntr[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \GenCntr[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \GenCntr[12]_i_3__1_n_0\ : STD_LOGIC;
  signal \GenCntr[12]_i_4__1_n_0\ : STD_LOGIC;
  signal \GenCntr[12]_i_5__1_n_0\ : STD_LOGIC;
  signal \GenCntr[12]_i_6__1_n_0\ : STD_LOGIC;
  signal \GenCntr[13]_i_1__1_n_0\ : STD_LOGIC;
  signal \GenCntr[14]_i_1__1_n_0\ : STD_LOGIC;
  signal \GenCntr[14]_i_2__1_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_10__1_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_11__1_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_13__1_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_14__1_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_15__1_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_17__1_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_18__1_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_19__1_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_2__1_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_3__1_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_4__1_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_5__1_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_6__1_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_7__1_n_0\ : STD_LOGIC;
  signal \GenCntr[15]_i_8__1_n_0\ : STD_LOGIC;
  signal \GenCntr[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \GenCntr[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \GenCntr[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \GenCntr[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \GenCntr[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \GenCntr[2]_i_3__1_n_0\ : STD_LOGIC;
  signal \GenCntr[2]_i_4__1_n_0\ : STD_LOGIC;
  signal \GenCntr[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \GenCntr[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \GenCntr[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \GenCntr[4]_i_10__1_n_0\ : STD_LOGIC;
  signal \GenCntr[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \GenCntr[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \GenCntr[4]_i_4__1_n_0\ : STD_LOGIC;
  signal \GenCntr[4]_i_5__1_n_0\ : STD_LOGIC;
  signal \GenCntr[4]_i_6__1_n_0\ : STD_LOGIC;
  signal \GenCntr[4]_i_7__1_n_0\ : STD_LOGIC;
  signal \GenCntr[4]_i_8__1_n_0\ : STD_LOGIC;
  signal \GenCntr[4]_i_9__1_n_0\ : STD_LOGIC;
  signal \GenCntr[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \GenCntr[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \GenCntr[5]_i_3__1_n_0\ : STD_LOGIC;
  signal \GenCntr[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \GenCntr[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \GenCntr[6]_i_3__1_n_0\ : STD_LOGIC;
  signal \GenCntr[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \GenCntr[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \GenCntr[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \GenCntr[8]_i_10__1_n_0\ : STD_LOGIC;
  signal \GenCntr[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \GenCntr[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \GenCntr[8]_i_3__1_n_0\ : STD_LOGIC;
  signal \GenCntr[8]_i_5__1_n_0\ : STD_LOGIC;
  signal \GenCntr[8]_i_6__1_n_0\ : STD_LOGIC;
  signal \GenCntr[8]_i_7__1_n_0\ : STD_LOGIC;
  signal \GenCntr[8]_i_8__1_n_0\ : STD_LOGIC;
  signal \GenCntr[8]_i_9__1_n_0\ : STD_LOGIC;
  signal \GenCntr[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \GenCntr[9]_i_2__1_n_0\ : STD_LOGIC;
  signal \GenCntr[9]_i_3__1_n_0\ : STD_LOGIC;
  signal \GenCntr[9]_i_4__1_n_0\ : STD_LOGIC;
  signal \GenCntr[9]_i_5__1_n_0\ : STD_LOGIC;
  signal \GenCntr[9]_i_6__1_n_0\ : STD_LOGIC;
  signal \GenCntr_reg[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \GenCntr_reg[12]_i_2__1_n_1\ : STD_LOGIC;
  signal \GenCntr_reg[12]_i_2__1_n_2\ : STD_LOGIC;
  signal \GenCntr_reg[12]_i_2__1_n_3\ : STD_LOGIC;
  signal \GenCntr_reg[15]_i_12__1_n_1\ : STD_LOGIC;
  signal \GenCntr_reg[15]_i_12__1_n_2\ : STD_LOGIC;
  signal \GenCntr_reg[15]_i_12__1_n_3\ : STD_LOGIC;
  signal \GenCntr_reg[15]_i_9__1_n_2\ : STD_LOGIC;
  signal \GenCntr_reg[15]_i_9__1_n_3\ : STD_LOGIC;
  signal \GenCntr_reg[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \GenCntr_reg[4]_i_3__1_n_1\ : STD_LOGIC;
  signal \GenCntr_reg[4]_i_3__1_n_2\ : STD_LOGIC;
  signal \GenCntr_reg[4]_i_3__1_n_3\ : STD_LOGIC;
  signal \GenCntr_reg[8]_i_4__1_n_0\ : STD_LOGIC;
  signal \GenCntr_reg[8]_i_4__1_n_1\ : STD_LOGIC;
  signal \GenCntr_reg[8]_i_4__1_n_2\ : STD_LOGIC;
  signal \GenCntr_reg[8]_i_4__1_n_3\ : STD_LOGIC;
  signal \GenCntr_reg_n_0_[10]\ : STD_LOGIC;
  signal \GenCntr_reg_n_0_[11]\ : STD_LOGIC;
  signal \GenCntr_reg_n_0_[12]\ : STD_LOGIC;
  signal \GenCntr_reg_n_0_[13]\ : STD_LOGIC;
  signal \GenCntr_reg_n_0_[14]\ : STD_LOGIC;
  signal \GenCntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \GenCntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \GenCntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \GenCntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \GenCntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \GenCntr_reg_n_0_[7]\ : STD_LOGIC;
  signal \GenCntr_reg_n_0_[8]\ : STD_LOGIC;
  signal \GenCntr_reg_n_0_[9]\ : STD_LOGIC;
  signal Maxcount : STD_LOGIC;
  signal \Maxcount[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \Maxcount[10]_i_2__1_n_0\ : STD_LOGIC;
  signal \Maxcount[10]_i_3__1_n_0\ : STD_LOGIC;
  signal \Maxcount[10]_i_4__1_n_0\ : STD_LOGIC;
  signal \Maxcount[10]_i_5__1_n_0\ : STD_LOGIC;
  signal \Maxcount[10]_i_6__1_n_0\ : STD_LOGIC;
  signal \Maxcount[10]_i_7__1_n_0\ : STD_LOGIC;
  signal \Maxcount[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \Maxcount[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \Maxcount[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \Maxcount[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \Maxcount[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \Maxcount[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \Maxcount[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \Maxcount[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \Maxcount[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \Maxcount[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \Maxcount[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \Maxcount[9]_i_2__1_n_0\ : STD_LOGIC;
  signal \Maxcount[9]_i_3__1_n_0\ : STD_LOGIC;
  signal \Maxcount_reg_n_0_[0]\ : STD_LOGIC;
  signal \Maxcount_reg_n_0_[1]\ : STD_LOGIC;
  signal \Maxcount_reg_n_0_[2]\ : STD_LOGIC;
  signal \Maxcount_reg_n_0_[3]\ : STD_LOGIC;
  signal \Maxcount_reg_n_0_[4]\ : STD_LOGIC;
  signal \Maxcount_reg_n_0_[5]\ : STD_LOGIC;
  signal \Maxcount_reg_n_0_[6]\ : STD_LOGIC;
  signal \Maxcount_reg_n_0_[7]\ : STD_LOGIC;
  signal \Maxcount_reg_n_0_[8]\ : STD_LOGIC;
  signal \Maxcount_reg_n_0_[9]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sampleinfirstbit20_out\ : STD_LOGIC;
  signal \^sampleinlastbit19_out\ : STD_LOGIC;
  signal \^sampleinotherbit18_out\ : STD_LOGIC;
  signal \SerdesCntr[12]_i_3__1_n_0\ : STD_LOGIC;
  signal \SerdesCntr[12]_i_4__1_n_0\ : STD_LOGIC;
  signal \SerdesCntr[12]_i_5__1_n_0\ : STD_LOGIC;
  signal \SerdesCntr[12]_i_6__1_n_0\ : STD_LOGIC;
  signal \SerdesCntr[15]_i_5__1_n_0\ : STD_LOGIC;
  signal \SerdesCntr[15]_i_6__1_n_0\ : STD_LOGIC;
  signal \SerdesCntr[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \SerdesCntr[4]_i_4__1_n_0\ : STD_LOGIC;
  signal \SerdesCntr[4]_i_5__1_n_0\ : STD_LOGIC;
  signal \SerdesCntr[4]_i_6__1_n_0\ : STD_LOGIC;
  signal \SerdesCntr[8]_i_3__1_n_0\ : STD_LOGIC;
  signal \SerdesCntr[8]_i_4__1_n_0\ : STD_LOGIC;
  signal \SerdesCntr[8]_i_5__1_n_0\ : STD_LOGIC;
  signal \SerdesCntr[8]_i_6__1_n_0\ : STD_LOGIC;
  signal \SerdesCntr_reg[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \SerdesCntr_reg[12]_i_2__1_n_1\ : STD_LOGIC;
  signal \SerdesCntr_reg[12]_i_2__1_n_2\ : STD_LOGIC;
  signal \SerdesCntr_reg[12]_i_2__1_n_3\ : STD_LOGIC;
  signal \SerdesCntr_reg[12]_i_2__1_n_4\ : STD_LOGIC;
  signal \SerdesCntr_reg[12]_i_2__1_n_5\ : STD_LOGIC;
  signal \SerdesCntr_reg[12]_i_2__1_n_6\ : STD_LOGIC;
  signal \SerdesCntr_reg[12]_i_2__1_n_7\ : STD_LOGIC;
  signal \SerdesCntr_reg[15]_i_3__1_n_2\ : STD_LOGIC;
  signal \SerdesCntr_reg[15]_i_3__1_n_3\ : STD_LOGIC;
  signal \SerdesCntr_reg[15]_i_3__1_n_5\ : STD_LOGIC;
  signal \SerdesCntr_reg[15]_i_3__1_n_6\ : STD_LOGIC;
  signal \SerdesCntr_reg[15]_i_3__1_n_7\ : STD_LOGIC;
  signal \SerdesCntr_reg[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \SerdesCntr_reg[4]_i_2__1_n_1\ : STD_LOGIC;
  signal \SerdesCntr_reg[4]_i_2__1_n_2\ : STD_LOGIC;
  signal \SerdesCntr_reg[4]_i_2__1_n_3\ : STD_LOGIC;
  signal \SerdesCntr_reg[4]_i_2__1_n_4\ : STD_LOGIC;
  signal \SerdesCntr_reg[4]_i_2__1_n_5\ : STD_LOGIC;
  signal \SerdesCntr_reg[4]_i_2__1_n_6\ : STD_LOGIC;
  signal \SerdesCntr_reg[4]_i_2__1_n_7\ : STD_LOGIC;
  signal \SerdesCntr_reg[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \SerdesCntr_reg[8]_i_2__1_n_1\ : STD_LOGIC;
  signal \SerdesCntr_reg[8]_i_2__1_n_2\ : STD_LOGIC;
  signal \SerdesCntr_reg[8]_i_2__1_n_3\ : STD_LOGIC;
  signal \SerdesCntr_reg[8]_i_2__1_n_4\ : STD_LOGIC;
  signal \SerdesCntr_reg[8]_i_2__1_n_5\ : STD_LOGIC;
  signal \SerdesCntr_reg[8]_i_2__1_n_6\ : STD_LOGIC;
  signal \SerdesCntr_reg[8]_i_2__1_n_7\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[10]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[11]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[12]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[13]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[14]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[7]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[8]\ : STD_LOGIC;
  signal \SerdesCntr_reg_n_0_[9]\ : STD_LOGIC;
  signal \TimeOutCntr[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \TimeOutCntr[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \TimeOutCntr[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \TimeOutCntr[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \TimeOutCntr[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \TimeOutCntr[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \TimeOutCntr[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \TimeOutCntr[5]_i_3__1_n_0\ : STD_LOGIC;
  signal \TimeOutCntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \TimeOutCntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \TimeOutCntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \TimeOutCntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \TimeOutCntr_reg_n_0_[4]\ : STD_LOGIC;
  signal alignstate : STD_LOGIC;
  signal \alignstate[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \alignstate[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \alignstate[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \alignstate[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \alignstate[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \alignstate[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \alignstate[1]_i_4__1_n_0\ : STD_LOGIC;
  signal \alignstate[1]_i_5__1_n_0\ : STD_LOGIC;
  signal \alignstate[1]_i_6__1_n_0\ : STD_LOGIC;
  signal \alignstate[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \alignstate[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \alignstate[2]_i_4__1_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_10__1_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_11__1_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_12__1_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_13__1_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_14__1_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_15__1_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_16__1_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_17__1_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_18__1_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_19__1_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_5__1_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_6__1_n_0\ : STD_LOGIC;
  signal \alignstate[3]_i_9__1_n_0\ : STD_LOGIC;
  signal \alignstate_reg[3]_i_7__1_n_1\ : STD_LOGIC;
  signal \alignstate_reg[3]_i_7__1_n_2\ : STD_LOGIC;
  signal \alignstate_reg[3]_i_7__1_n_3\ : STD_LOGIC;
  signal \alignstate_reg[3]_i_8__1_n_1\ : STD_LOGIC;
  signal \alignstate_reg[3]_i_8__1_n_2\ : STD_LOGIC;
  signal \alignstate_reg[3]_i_8__1_n_3\ : STD_LOGIC;
  signal \^busy_align_i\ : STD_LOGIC;
  signal \compare_reg[0]_5\ : STD_LOGIC_VECTOR ( 9 to 9 );
  signal \compare_reg[1]_4\ : STD_LOGIC_VECTOR ( 9 to 9 );
  signal \compare_reg[2]_3\ : STD_LOGIC_VECTOR ( 9 to 9 );
  signal \compare_reg[3]_2\ : STD_LOGIC_VECTOR ( 9 to 9 );
  signal \compare_reg[4]_9\ : STD_LOGIC_VECTOR ( 9 to 9 );
  signal \compare_reg[5]_8\ : STD_LOGIC_VECTOR ( 9 to 9 );
  signal \compare_reg[6]_7\ : STD_LOGIC_VECTOR ( 9 to 9 );
  signal \compare_reg[7]_6\ : STD_LOGIC_VECTOR ( 9 to 9 );
  signal data5 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal data_init : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal edge_init : STD_LOGIC;
  signal \edge_init_reg_n_0_[0]\ : STD_LOGIC;
  signal \edge_init_reg_n_0_[1]\ : STD_LOGIC;
  signal \edge_init_reg_n_0_[2]\ : STD_LOGIC;
  signal \edge_init_reg_n_0_[3]\ : STD_LOGIC;
  signal \edge_init_reg_n_0_[4]\ : STD_LOGIC;
  signal \edge_init_reg_n_0_[5]\ : STD_LOGIC;
  signal \edge_init_reg_n_0_[6]\ : STD_LOGIC;
  signal \edge_init_reg_n_0_[7]\ : STD_LOGIC;
  signal \edge_init_reg_n_0_[8]\ : STD_LOGIC;
  signal \^edge_int_or\ : STD_LOGIC;
  signal \^end_handshake\ : STD_LOGIC;
  signal \end_handshake_i_1__1_n_0\ : STD_LOGIC;
  signal eqOp0_out : STD_LOGIC;
  signal eqOp2_out : STD_LOGIC;
  signal eqOp3_out : STD_LOGIC;
  signal \handshakestate[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \handshakestate[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \^handshakestate_reg[0]_0\ : STD_LOGIC;
  signal \^handshakestate_reg[0]_1\ : STD_LOGIC;
  signal \^handshakestate_reg[0]_2\ : STD_LOGIC;
  signal neqOp : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_in12_in : STD_LOGIC;
  signal p_0_in16_in : STD_LOGIC;
  signal p_0_in20_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  signal retrycntr : STD_LOGIC;
  signal \retrycntr[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \retrycntr[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \retrycntr[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \retrycntr[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \retrycntr[12]_i_3__1_n_0\ : STD_LOGIC;
  signal \retrycntr[12]_i_4__1_n_0\ : STD_LOGIC;
  signal \retrycntr[12]_i_5__1_n_0\ : STD_LOGIC;
  signal \retrycntr[12]_i_6__1_n_0\ : STD_LOGIC;
  signal \retrycntr[13]_i_1__1_n_0\ : STD_LOGIC;
  signal \retrycntr[14]_i_1__1_n_0\ : STD_LOGIC;
  signal \retrycntr[15]_i_2__1_n_0\ : STD_LOGIC;
  signal \retrycntr[15]_i_3__1_n_0\ : STD_LOGIC;
  signal \retrycntr[15]_i_4__1_n_0\ : STD_LOGIC;
  signal \retrycntr[15]_i_5__1_n_0\ : STD_LOGIC;
  signal \retrycntr[15]_i_7__1_n_0\ : STD_LOGIC;
  signal \retrycntr[15]_i_8__1_n_0\ : STD_LOGIC;
  signal \retrycntr[15]_i_9__1_n_0\ : STD_LOGIC;
  signal \retrycntr[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \retrycntr[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \retrycntr[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \retrycntr[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \retrycntr[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \retrycntr[4]_i_4__1_n_0\ : STD_LOGIC;
  signal \retrycntr[4]_i_5__1_n_0\ : STD_LOGIC;
  signal \retrycntr[4]_i_6__1_n_0\ : STD_LOGIC;
  signal \retrycntr[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \retrycntr[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \retrycntr[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \retrycntr[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \retrycntr[8]_i_3__1_n_0\ : STD_LOGIC;
  signal \retrycntr[8]_i_4__1_n_0\ : STD_LOGIC;
  signal \retrycntr[8]_i_5__1_n_0\ : STD_LOGIC;
  signal \retrycntr[8]_i_6__1_n_0\ : STD_LOGIC;
  signal \retrycntr[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \retrycntr_reg[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \retrycntr_reg[12]_i_2__1_n_1\ : STD_LOGIC;
  signal \retrycntr_reg[12]_i_2__1_n_2\ : STD_LOGIC;
  signal \retrycntr_reg[12]_i_2__1_n_3\ : STD_LOGIC;
  signal \retrycntr_reg[12]_i_2__1_n_4\ : STD_LOGIC;
  signal \retrycntr_reg[12]_i_2__1_n_5\ : STD_LOGIC;
  signal \retrycntr_reg[12]_i_2__1_n_6\ : STD_LOGIC;
  signal \retrycntr_reg[12]_i_2__1_n_7\ : STD_LOGIC;
  signal \retrycntr_reg[15]_i_6__1_n_2\ : STD_LOGIC;
  signal \retrycntr_reg[15]_i_6__1_n_3\ : STD_LOGIC;
  signal \retrycntr_reg[15]_i_6__1_n_5\ : STD_LOGIC;
  signal \retrycntr_reg[15]_i_6__1_n_6\ : STD_LOGIC;
  signal \retrycntr_reg[15]_i_6__1_n_7\ : STD_LOGIC;
  signal \retrycntr_reg[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \retrycntr_reg[4]_i_2__1_n_1\ : STD_LOGIC;
  signal \retrycntr_reg[4]_i_2__1_n_2\ : STD_LOGIC;
  signal \retrycntr_reg[4]_i_2__1_n_3\ : STD_LOGIC;
  signal \retrycntr_reg[4]_i_2__1_n_4\ : STD_LOGIC;
  signal \retrycntr_reg[4]_i_2__1_n_5\ : STD_LOGIC;
  signal \retrycntr_reg[4]_i_2__1_n_6\ : STD_LOGIC;
  signal \retrycntr_reg[4]_i_2__1_n_7\ : STD_LOGIC;
  signal \retrycntr_reg[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \retrycntr_reg[8]_i_2__1_n_1\ : STD_LOGIC;
  signal \retrycntr_reg[8]_i_2__1_n_2\ : STD_LOGIC;
  signal \retrycntr_reg[8]_i_2__1_n_3\ : STD_LOGIC;
  signal \retrycntr_reg[8]_i_2__1_n_4\ : STD_LOGIC;
  signal \retrycntr_reg[8]_i_2__1_n_5\ : STD_LOGIC;
  signal \retrycntr_reg[8]_i_2__1_n_6\ : STD_LOGIC;
  signal \retrycntr_reg[8]_i_2__1_n_7\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[10]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[11]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[12]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[13]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[14]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[7]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[8]\ : STD_LOGIC;
  signal \retrycntr_reg_n_0_[9]\ : STD_LOGIC;
  signal selector : STD_LOGIC;
  signal \selector[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \^selector_reg[0]_0\ : STD_LOGIC;
  signal \serdesclockgen[0].co/p_0_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal serdesseqstate : STD_LOGIC;
  signal \serdesseqstate[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \serdesseqstate[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \^serdesseqstate_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^serdesseqstate_reg[0]_1\ : STD_LOGIC;
  signal \^serdesseqstate_reg[0]_2\ : STD_LOGIC;
  signal \^start_align_i\ : STD_LOGIC;
  signal start_handshake : STD_LOGIC;
  signal \start_handshake_i_2__1_n_0\ : STD_LOGIC;
  signal \start_handshake_i_3__1_n_0\ : STD_LOGIC;
  signal \start_handshake_i_4__1_n_0\ : STD_LOGIC;
  signal windowcount : STD_LOGIC;
  signal \windowcount[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \windowcount[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \windowcount[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \windowcount[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \windowcount[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \windowcount[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \windowcount[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \windowcount[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \windowcount[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \windowcount[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \windowcount[9]_i_2__1_n_0\ : STD_LOGIC;
  signal \windowcount[9]_i_3__1_n_0\ : STD_LOGIC;
  signal \windowcount[9]_i_4__1_n_0\ : STD_LOGIC;
  signal \windowcount[9]_i_5__1_n_0\ : STD_LOGIC;
  signal \windowcount_reg_n_0_[0]\ : STD_LOGIC;
  signal \windowcount_reg_n_0_[1]\ : STD_LOGIC;
  signal \windowcount_reg_n_0_[2]\ : STD_LOGIC;
  signal \windowcount_reg_n_0_[3]\ : STD_LOGIC;
  signal \windowcount_reg_n_0_[4]\ : STD_LOGIC;
  signal \windowcount_reg_n_0_[5]\ : STD_LOGIC;
  signal \windowcount_reg_n_0_[6]\ : STD_LOGIC;
  signal \windowcount_reg_n_0_[7]\ : STD_LOGIC;
  signal \windowcount_reg_n_0_[8]\ : STD_LOGIC;
  signal \windowcount_reg_n_0_[9]\ : STD_LOGIC;
  signal \NLW_CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_GenCntr_reg[15]_i_12__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_GenCntr_reg[15]_i_9__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_GenCntr_reg[15]_i_9__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_SerdesCntr_reg[15]_i_3__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_SerdesCntr_reg[15]_i_3__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_alignstate_reg[3]_i_7__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_alignstate_reg[3]_i_8__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_retrycntr_reg[15]_i_6__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_retrycntr_reg[15]_i_6__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CTRL_BITSLIP_i_3__1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \CTRL_CE_i_3__1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \CTRL_RESET_i_5__1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \CTRL_RESET_i_6__1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \CTRL_SAMPLEINFIRSTBIT_i_i_11__1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \CTRL_SAMPLEINFIRSTBIT_i_i_14__1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \GenCntr[10]_i_1__1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \GenCntr[11]_i_1__1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \GenCntr[12]_i_1__1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \GenCntr[13]_i_1__1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \GenCntr[14]_i_1__1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \GenCntr[14]_i_2__1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \GenCntr[15]_i_10__1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \GenCntr[15]_i_11__1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \GenCntr[15]_i_4__1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \GenCntr[15]_i_7__1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \GenCntr[15]_i_8__1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \GenCntr[1]_i_3__1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \GenCntr[4]_i_10__1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \GenCntr[4]_i_2__1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \GenCntr[4]_i_9__1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \GenCntr[5]_i_3__1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \GenCntr[6]_i_3__1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \GenCntr[8]_i_2__1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \GenCntr[8]_i_3__1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \GenCntr[8]_i_5__1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \GenCntr[9]_i_2__1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \GenCntr[9]_i_3__1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \GenCntr[9]_i_4__1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \GenCntr[9]_i_6__1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \Maxcount[10]_i_3__1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \Maxcount[10]_i_6__1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \Maxcount[10]_i_7__1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \Maxcount[2]_i_1__1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \Maxcount[3]_i_1__1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \Maxcount[4]_i_2__1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \Maxcount[6]_i_1__1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \Maxcount[7]_i_1__1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \Maxcount[9]_i_3__1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \SerdesCntr[0]_i_1__1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \SerdesCntr[10]_i_1__1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \SerdesCntr[11]_i_1__1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \SerdesCntr[12]_i_1__1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \SerdesCntr[13]_i_1__1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \SerdesCntr[14]_i_1__1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \SerdesCntr[15]_i_2__1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \SerdesCntr[1]_i_1__1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \SerdesCntr[2]_i_1__1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \SerdesCntr[3]_i_1__1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \SerdesCntr[4]_i_1__1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \SerdesCntr[5]_i_1__1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \SerdesCntr[6]_i_1__1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \SerdesCntr[7]_i_1__1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \SerdesCntr[8]_i_1__1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \SerdesCntr[9]_i_1__1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \TimeOutCntr[0]_i_1__1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \TimeOutCntr[2]_i_1__1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \TimeOutCntr[3]_i_1__1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \TimeOutCntr[5]_i_3__1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \alignstate[0]_i_2__1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \alignstate[1]_i_3__1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \alignstate[1]_i_4__1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \alignstate[1]_i_6__1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \alignstate[3]_i_4__1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \handshakestate[0]_i_1__1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \handshakestate[1]_i_1__1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \retrycntr[10]_i_1__1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \retrycntr[11]_i_1__1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \retrycntr[12]_i_1__1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \retrycntr[13]_i_1__1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \retrycntr[14]_i_1__1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \retrycntr[15]_i_2__1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \retrycntr[15]_i_3__1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \retrycntr[15]_i_4__1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \retrycntr[15]_i_5__1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \retrycntr[1]_i_1__1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \retrycntr[2]_i_1__1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \retrycntr[3]_i_1__1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \retrycntr[4]_i_1__1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \retrycntr[5]_i_1__1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \retrycntr[6]_i_1__1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \retrycntr[7]_i_1__1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \retrycntr[8]_i_1__1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \retrycntr[9]_i_1__1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \serdesseqstate[0]_i_1__1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \serdesseqstate[1]_i_1__1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \start_handshake_i_1__1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \windowcount[1]_i_1__1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \windowcount[2]_i_1__1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \windowcount[3]_i_1__1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \windowcount[5]_i_2__1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \windowcount[6]_i_1__1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \windowcount[7]_i_1__1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \windowcount[8]_i_1__1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \windowcount[9]_i_3__1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \windowcount[9]_i_4__1\ : label is "soft_lutpair199";
begin
  CTRL_SAMPLEINLASTBIT_i_reg_0 <= \^ctrl_sampleinlastbit_i_reg_0\;
  CTRL_SAMPLEINLASTBIT_i_reg_1 <= \^ctrl_sampleinlastbit_i_reg_1\;
  CTRL_SAMPLEINLASTBIT_i_reg_11 <= \^ctrl_sampleinlastbit_i_reg_11\;
  CTRL_SAMPLEINLASTBIT_i_reg_12 <= \^ctrl_sampleinlastbit_i_reg_12\;
  CTRL_SAMPLEINLASTBIT_i_reg_17 <= \^ctrl_sampleinlastbit_i_reg_17\;
  CTRL_SAMPLEINLASTBIT_i_reg_18 <= \^ctrl_sampleinlastbit_i_reg_18\;
  CTRL_SAMPLEINLASTBIT_i_reg_23 <= \^ctrl_sampleinlastbit_i_reg_23\;
  CTRL_SAMPLEINLASTBIT_i_reg_24 <= \^ctrl_sampleinlastbit_i_reg_24\;
  CTRL_SAMPLEINLASTBIT_i_reg_26(1 downto 0) <= \^ctrl_sampleinlastbit_i_reg_26\(1 downto 0);
  CTRL_SAMPLEINLASTBIT_i_reg_5 <= \^ctrl_sampleinlastbit_i_reg_5\;
  CTRL_SAMPLEINLASTBIT_i_reg_6 <= \^ctrl_sampleinlastbit_i_reg_6\;
  Q(3 downto 0) <= \^q\(3 downto 0);
  SAMPLEINFIRSTBIT20_out <= \^sampleinfirstbit20_out\;
  SAMPLEINLASTBIT19_out <= \^sampleinlastbit19_out\;
  SAMPLEINOTHERBIT18_out <= \^sampleinotherbit18_out\;
  busy_align_i <= \^busy_align_i\;
  edge_int_or <= \^edge_int_or\;
  end_handshake <= \^end_handshake\;
  \handshakestate_reg[0]_0\ <= \^handshakestate_reg[0]_0\;
  \handshakestate_reg[0]_1\ <= \^handshakestate_reg[0]_1\;
  \handshakestate_reg[0]_2\ <= \^handshakestate_reg[0]_2\;
  \selector_reg[0]_0\ <= \^selector_reg[0]_0\;
  \serdesseqstate_reg[0]_0\(0) <= \^serdesseqstate_reg[0]_0\(0);
  \serdesseqstate_reg[0]_1\ <= \^serdesseqstate_reg[0]_1\;
  \serdesseqstate_reg[0]_2\ <= \^serdesseqstate_reg[0]_2\;
  start_align_i <= \^start_align_i\;
ALIGN_BUSY_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__4\(0),
      D => \slv_reg4_reg[2]\,
      Q => ALIGN_BUSY21_out
    );
\CTRL_BITSLIP_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000FF2000000000"
    )
        port map (
      I0 => \^end_handshake\,
      I1 => p_0_in20_in,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => CO(0),
      I5 => \CTRL_BITSLIP_i_3__1_n_0\,
      O => CTRL_BITSLIP_reg_0
    );
\CTRL_BITSLIP_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \CTRL_BITSLIP_i_3__1_n_0\
    );
CTRL_BITSLIP_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__4\(0),
      D => \alignstate_reg[1]_0\,
      Q => CTRL_BITSLIP
    );
\CTRL_CE_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000075757F75"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^end_handshake\,
      I2 => \^q\(0),
      I3 => p_0_in12_in,
      I4 => eqOp0_out,
      I5 => \CTRL_CE_i_3__1_n_0\,
      O => CTRL_CE_reg_0
    );
\CTRL_CE_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"31003111"
    )
        port map (
      I0 => eqOp2_out,
      I1 => \^q\(1),
      I2 => p_0_in20_in,
      I3 => \^q\(0),
      I4 => p_0_in12_in,
      O => \CTRL_CE_i_3__1_n_0\
    );
CTRL_CE_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => \alignstate_reg[3]_1\,
      Q => CTRL_CE
    );
CTRL_FIFO_RESET_reg: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \slv_reg4_reg[2]_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(0),
      Q => CTRL_FIFO_RESET
    );
\CTRL_INC_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFE0FFFFEFE0C0C"
    )
        port map (
      I0 => eqOp0_out,
      I1 => p_0_in12_in,
      I2 => \^q\(0),
      I3 => p_0_in20_in,
      I4 => \^q\(1),
      I5 => eqOp2_out,
      O => CTRL_INC_reg_0
    );
\CTRL_INC_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF04000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^end_handshake\,
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \CTRL_INC_i_4__1_n_0\,
      O => CTRL_INC_reg_1
    );
\CTRL_INC_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F000F000C00050"
    )
        port map (
      I0 => \^edge_int_or\,
      I1 => neqOp,
      I2 => \alignstate[0]_i_2__1_n_0\,
      I3 => p_0_in12_in,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \CTRL_INC_i_4__1_n_0\
    );
CTRL_INC_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__4\(0),
      D => \alignstate_reg[3]_0\,
      Q => CTRL_INC
    );
\CTRL_RESET_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6745000000000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^edge_int_or\,
      I3 => neqOp,
      I4 => \alignstate[0]_i_2__1_n_0\,
      I5 => p_0_in12_in,
      O => CTRL_RESET_reg_0
    );
\CTRL_RESET_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F004400000044"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^start_align_i\,
      I2 => \GenCntr[15]_i_11__1_n_0\,
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \CTRL_RESET_i_5__1_n_0\,
      O => CTRL_RESET_reg_1
    );
\CTRL_RESET_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5500F700"
    )
        port map (
      I0 => \CTRL_RESET_i_6__1_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \CTRL_RESET_i_7__1_n_0\,
      I5 => \start_handshake_i_2__1_n_0\,
      O => CTRL_RESET_reg_2
    );
\CTRL_RESET_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in12_in,
      I1 => \^q\(0),
      O => \CTRL_RESET_i_5__1_n_0\
    );
\CTRL_RESET_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD5FFFF"
    )
        port map (
      I0 => \^end_handshake\,
      I1 => \^q\(0),
      I2 => p_0_in20_in,
      I3 => \^q\(2),
      I4 => \^q\(1),
      O => \CTRL_RESET_i_6__1_n_0\
    );
\CTRL_RESET_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CCFFAF000F0F0F"
    )
        port map (
      I0 => p_0_in20_in,
      I1 => CO(0),
      I2 => \^end_handshake\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \^q\(2),
      O => \CTRL_RESET_i_7__1_n_0\
    );
CTRL_RESET_reg: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => CTRL_RESET_reg_3,
      PRE => \slv_reg4_reg[0]_rep__6\(2),
      Q => CTRL_RESET
    );
CTRL_SAMPLEINFIRSTBIT_i_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => CTRL_SAMPLEINFIRSTBIT_i_i_21_n_0,
      I1 => \CTRL_DATA_reg[5]\(1),
      I2 => \CTRL_DATA_reg[5]\(0),
      I3 => CTRL_SAMPLEINFIRSTBIT_i_i_22_n_0,
      I4 => \CTRL_DATA_reg[5]\(2),
      I5 => CTRL_SAMPLEINFIRSTBIT_i_i_23_n_0,
      O => S(0)
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \CTRL_SAMPLEINFIRSTBIT_i_i_21__0_n_0\,
      I1 => \CTRL_DATA_reg[5]_0\(1),
      I2 => \CTRL_DATA_reg[5]_0\(0),
      I3 => \CTRL_SAMPLEINFIRSTBIT_i_i_22__0_n_0\,
      I4 => \CTRL_DATA_reg[5]_0\(2),
      I5 => \CTRL_SAMPLEINFIRSTBIT_i_i_23__0_n_0\,
      O => CTRL_SAMPLEINLASTBIT_i_reg_10(0)
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \CTRL_SAMPLEINFIRSTBIT_i_i_21__1_n_0\,
      I1 => CTRL_DATA(1),
      I2 => CTRL_DATA(0),
      I3 => \CTRL_SAMPLEINFIRSTBIT_i_i_22__1_n_0\,
      I4 => CTRL_DATA(2),
      I5 => \CTRL_SAMPLEINFIRSTBIT_i_i_23__1_n_0\,
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_10__1_n_0\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \CTRL_SAMPLEINFIRSTBIT_i_i_21__2_n_0\,
      I1 => \CTRL_DATA_reg[5]_1\(1),
      I2 => \CTRL_DATA_reg[5]_1\(0),
      I3 => \CTRL_SAMPLEINFIRSTBIT_i_i_22__2_n_0\,
      I4 => \CTRL_DATA_reg[5]_1\(2),
      I5 => \CTRL_SAMPLEINFIRSTBIT_i_i_23__2_n_0\,
      O => CTRL_SAMPLEINLASTBIT_i_reg_16(0)
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_10__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \CTRL_SAMPLEINFIRSTBIT_i_i_21__3_n_0\,
      I1 => \CTRL_DATA_reg[5]_2\(1),
      I2 => \CTRL_DATA_reg[5]_2\(0),
      I3 => \CTRL_SAMPLEINFIRSTBIT_i_i_22__3_n_0\,
      I4 => \CTRL_DATA_reg[5]_2\(2),
      I5 => \CTRL_SAMPLEINFIRSTBIT_i_i_23__3_n_0\,
      O => CTRL_SAMPLEINLASTBIT_i_reg_22(0)
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ctrl_sampleinlastbit_i_reg_26\(0),
      I1 => \^ctrl_sampleinlastbit_i_reg_26\(1),
      I2 => \GenCntr_reg_n_0_[2]\,
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_11__1_n_0\
    );
CTRL_SAMPLEINFIRSTBIT_i_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[7]_6\(9),
      I1 => \compare_reg[6]_7\(9),
      I2 => \GenCntr_reg[3]_0\(1),
      I3 => \compare_reg[5]_8\(9),
      I4 => \GenCntr_reg[3]_0\(0),
      I5 => \compare_reg[4]_9\(9),
      O => \^ctrl_sampleinlastbit_i_reg_5\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[7]_6\(9),
      I1 => \compare_reg[6]_7\(9),
      I2 => \GenCntr_reg[3]_1\(1),
      I3 => \compare_reg[5]_8\(9),
      I4 => \GenCntr_reg[3]_1\(0),
      I5 => \compare_reg[4]_9\(9),
      O => \^ctrl_sampleinlastbit_i_reg_11\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[7]_6\(9),
      I1 => \compare_reg[6]_7\(9),
      I2 => \GenCntr_reg_n_0_[1]\,
      I3 => \compare_reg[5]_8\(9),
      I4 => \^ctrl_sampleinlastbit_i_reg_26\(0),
      I5 => \compare_reg[4]_9\(9),
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_12__1_n_0\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_12__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[7]_6\(9),
      I1 => \compare_reg[6]_7\(9),
      I2 => \GenCntr_reg[3]_2\(1),
      I3 => \compare_reg[5]_8\(9),
      I4 => \GenCntr_reg[3]_2\(0),
      I5 => \compare_reg[4]_9\(9),
      O => \^ctrl_sampleinlastbit_i_reg_17\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_12__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[7]_6\(9),
      I1 => \compare_reg[6]_7\(9),
      I2 => \GenCntr_reg[3]_3\(1),
      I3 => \compare_reg[5]_8\(9),
      I4 => \GenCntr_reg[3]_3\(0),
      I5 => \compare_reg[4]_9\(9),
      O => \^ctrl_sampleinlastbit_i_reg_23\
    );
CTRL_SAMPLEINFIRSTBIT_i_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[3]_2\(9),
      I1 => \compare_reg[2]_3\(9),
      I2 => \GenCntr_reg[3]_0\(1),
      I3 => \compare_reg[1]_4\(9),
      I4 => \GenCntr_reg[3]_0\(0),
      I5 => \compare_reg[0]_5\(9),
      O => \^ctrl_sampleinlastbit_i_reg_6\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[3]_2\(9),
      I1 => \compare_reg[2]_3\(9),
      I2 => \GenCntr_reg[3]_1\(1),
      I3 => \compare_reg[1]_4\(9),
      I4 => \GenCntr_reg[3]_1\(0),
      I5 => \compare_reg[0]_5\(9),
      O => \^ctrl_sampleinlastbit_i_reg_12\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[3]_2\(9),
      I1 => \compare_reg[2]_3\(9),
      I2 => \GenCntr_reg_n_0_[1]\,
      I3 => \compare_reg[1]_4\(9),
      I4 => \^ctrl_sampleinlastbit_i_reg_26\(0),
      I5 => \compare_reg[0]_5\(9),
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_13__1_n_0\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_13__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[3]_2\(9),
      I1 => \compare_reg[2]_3\(9),
      I2 => \GenCntr_reg[3]_2\(1),
      I3 => \compare_reg[1]_4\(9),
      I4 => \GenCntr_reg[3]_2\(0),
      I5 => \compare_reg[0]_5\(9),
      O => \^ctrl_sampleinlastbit_i_reg_18\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_13__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[3]_2\(9),
      I1 => \compare_reg[2]_3\(9),
      I2 => \GenCntr_reg[3]_3\(1),
      I3 => \compare_reg[1]_4\(9),
      I4 => \GenCntr_reg[3]_3\(0),
      I5 => \compare_reg[0]_5\(9),
      O => \^ctrl_sampleinlastbit_i_reg_24\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_14__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4540757F"
    )
        port map (
      I0 => \^ctrl_sampleinlastbit_i_reg_0\,
      I1 => \^ctrl_sampleinlastbit_i_reg_26\(0),
      I2 => \^ctrl_sampleinlastbit_i_reg_26\(1),
      I3 => \GenCntr_reg_n_0_[2]\,
      I4 => \^ctrl_sampleinlastbit_i_reg_1\,
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_14__1_n_0\
    );
CTRL_SAMPLEINFIRSTBIT_i_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[2]_3\(9),
      I1 => \compare_reg[1]_4\(9),
      I2 => \GenCntr_reg[3]_0\(2),
      I3 => CTRL_SAMPLEINFIRSTBIT_i_i_24_n_0,
      I4 => \GenCntr_reg[0]_0\,
      I5 => CTRL_SAMPLEINFIRSTBIT_i_i_25_n_0,
      O => CTRL_SAMPLEINLASTBIT_i_reg_3
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[2]_3\(9),
      I1 => \compare_reg[1]_4\(9),
      I2 => \GenCntr_reg[3]_1\(2),
      I3 => \CTRL_SAMPLEINFIRSTBIT_i_i_24__0_n_0\,
      I4 => \GenCntr_reg[0]_1\,
      I5 => \CTRL_SAMPLEINFIRSTBIT_i_i_25__0_n_0\,
      O => CTRL_SAMPLEINLASTBIT_i_reg_8
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[2]_3\(9),
      I1 => \compare_reg[1]_4\(9),
      I2 => \^ctrl_sampleinlastbit_i_reg_26\(1),
      I3 => \CTRL_SAMPLEINFIRSTBIT_i_i_24__1_n_0\,
      I4 => \CTRL_SAMPLEINFIRSTBIT_i_i_11__1_n_0\,
      I5 => \CTRL_SAMPLEINFIRSTBIT_i_i_25__1_n_0\,
      O => CTRL_SAMPLEINLASTBIT_i_reg_28
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_15__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[2]_3\(9),
      I1 => \compare_reg[1]_4\(9),
      I2 => \GenCntr_reg[3]_2\(2),
      I3 => \CTRL_SAMPLEINFIRSTBIT_i_i_24__2_n_0\,
      I4 => \GenCntr_reg[0]_2\,
      I5 => \CTRL_SAMPLEINFIRSTBIT_i_i_25__2_n_0\,
      O => CTRL_SAMPLEINLASTBIT_i_reg_14
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_15__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[2]_3\(9),
      I1 => \compare_reg[1]_4\(9),
      I2 => \GenCntr_reg[3]_3\(2),
      I3 => \CTRL_SAMPLEINFIRSTBIT_i_i_24__3_n_0\,
      I4 => \GenCntr_reg[0]_3\,
      I5 => \CTRL_SAMPLEINFIRSTBIT_i_i_25__3_n_0\,
      O => CTRL_SAMPLEINLASTBIT_i_reg_20
    );
CTRL_SAMPLEINFIRSTBIT_i_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[0]_5\(9),
      I1 => \^ctrl_sampleinlastbit_i_reg_0\,
      I2 => \GenCntr_reg[3]_0\(2),
      I3 => CTRL_SAMPLEINFIRSTBIT_i_i_26_n_0,
      I4 => \GenCntr_reg[0]_0\,
      I5 => CTRL_SAMPLEINFIRSTBIT_i_i_27_n_0,
      O => CTRL_SAMPLEINLASTBIT_i_reg_2
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[0]_5\(9),
      I1 => \^ctrl_sampleinlastbit_i_reg_0\,
      I2 => \GenCntr_reg[3]_1\(2),
      I3 => \CTRL_SAMPLEINFIRSTBIT_i_i_26__0_n_0\,
      I4 => \GenCntr_reg[0]_1\,
      I5 => \CTRL_SAMPLEINFIRSTBIT_i_i_27__0_n_0\,
      O => CTRL_SAMPLEINLASTBIT_i_reg_7
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_16__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[0]_5\(9),
      I1 => \^ctrl_sampleinlastbit_i_reg_0\,
      I2 => \^ctrl_sampleinlastbit_i_reg_26\(1),
      I3 => \CTRL_SAMPLEINFIRSTBIT_i_i_26__1_n_0\,
      I4 => \CTRL_SAMPLEINFIRSTBIT_i_i_11__1_n_0\,
      I5 => \CTRL_SAMPLEINFIRSTBIT_i_i_27__1_n_0\,
      O => CTRL_SAMPLEINLASTBIT_i_reg_27
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_16__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[0]_5\(9),
      I1 => \^ctrl_sampleinlastbit_i_reg_0\,
      I2 => \GenCntr_reg[3]_2\(2),
      I3 => \CTRL_SAMPLEINFIRSTBIT_i_i_26__2_n_0\,
      I4 => \GenCntr_reg[0]_2\,
      I5 => \CTRL_SAMPLEINFIRSTBIT_i_i_27__2_n_0\,
      O => CTRL_SAMPLEINLASTBIT_i_reg_13
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_16__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[0]_5\(9),
      I1 => \^ctrl_sampleinlastbit_i_reg_0\,
      I2 => \GenCntr_reg[3]_3\(2),
      I3 => \CTRL_SAMPLEINFIRSTBIT_i_i_26__3_n_0\,
      I4 => \GenCntr_reg[0]_3\,
      I5 => \CTRL_SAMPLEINFIRSTBIT_i_i_27__3_n_0\,
      O => CTRL_SAMPLEINLASTBIT_i_reg_19
    );
CTRL_SAMPLEINFIRSTBIT_i_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[1]_4\(9),
      I1 => \compare_reg[0]_5\(9),
      I2 => \GenCntr_reg[3]_0\(2),
      I3 => CTRL_SAMPLEINFIRSTBIT_i_i_28_n_0,
      I4 => \GenCntr_reg[0]_0\,
      I5 => CTRL_SAMPLEINFIRSTBIT_i_i_29_n_0,
      O => CTRL_SAMPLEINLASTBIT_i_reg_4
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[1]_4\(9),
      I1 => \compare_reg[0]_5\(9),
      I2 => \GenCntr_reg[3]_1\(2),
      I3 => \CTRL_SAMPLEINFIRSTBIT_i_i_28__0_n_0\,
      I4 => \GenCntr_reg[0]_1\,
      I5 => \CTRL_SAMPLEINFIRSTBIT_i_i_29__0_n_0\,
      O => CTRL_SAMPLEINLASTBIT_i_reg_9
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_17__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[1]_4\(9),
      I1 => \compare_reg[0]_5\(9),
      I2 => \^ctrl_sampleinlastbit_i_reg_26\(1),
      I3 => \CTRL_SAMPLEINFIRSTBIT_i_i_28__1_n_0\,
      I4 => \CTRL_SAMPLEINFIRSTBIT_i_i_11__1_n_0\,
      I5 => \CTRL_SAMPLEINFIRSTBIT_i_i_29__1_n_0\,
      O => CTRL_SAMPLEINLASTBIT_i_reg_29
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_17__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[1]_4\(9),
      I1 => \compare_reg[0]_5\(9),
      I2 => \GenCntr_reg[3]_2\(2),
      I3 => \CTRL_SAMPLEINFIRSTBIT_i_i_28__2_n_0\,
      I4 => \GenCntr_reg[0]_2\,
      I5 => \CTRL_SAMPLEINFIRSTBIT_i_i_29__2_n_0\,
      O => CTRL_SAMPLEINLASTBIT_i_reg_15
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_17__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[1]_4\(9),
      I1 => \compare_reg[0]_5\(9),
      I2 => \GenCntr_reg[3]_3\(2),
      I3 => \CTRL_SAMPLEINFIRSTBIT_i_i_28__3_n_0\,
      I4 => \GenCntr_reg[0]_3\,
      I5 => \CTRL_SAMPLEINFIRSTBIT_i_i_29__3_n_0\,
      O => CTRL_SAMPLEINLASTBIT_i_reg_21
    );
CTRL_SAMPLEINFIRSTBIT_i_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[4]_9\(9),
      I1 => \compare_reg[3]_2\(9),
      I2 => \GenCntr_reg[3]_0\(2),
      I3 => CTRL_SAMPLEINFIRSTBIT_i_i_30_n_0,
      I4 => \GenCntr_reg[0]_0\,
      I5 => CTRL_SAMPLEINFIRSTBIT_i_i_26_n_0,
      O => CTRL_SAMPLEINFIRSTBIT_i_i_18_n_0
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[4]_9\(9),
      I1 => \compare_reg[3]_2\(9),
      I2 => \GenCntr_reg[3]_1\(2),
      I3 => \CTRL_SAMPLEINFIRSTBIT_i_i_30__0_n_0\,
      I4 => \GenCntr_reg[0]_1\,
      I5 => \CTRL_SAMPLEINFIRSTBIT_i_i_26__0_n_0\,
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_18__0_n_0\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_18__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[4]_9\(9),
      I1 => \compare_reg[3]_2\(9),
      I2 => \^ctrl_sampleinlastbit_i_reg_26\(1),
      I3 => \CTRL_SAMPLEINFIRSTBIT_i_i_30__1_n_0\,
      I4 => \CTRL_SAMPLEINFIRSTBIT_i_i_11__1_n_0\,
      I5 => \CTRL_SAMPLEINFIRSTBIT_i_i_26__1_n_0\,
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_18__1_n_0\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_18__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[4]_9\(9),
      I1 => \compare_reg[3]_2\(9),
      I2 => \GenCntr_reg[3]_2\(2),
      I3 => \CTRL_SAMPLEINFIRSTBIT_i_i_30__2_n_0\,
      I4 => \GenCntr_reg[0]_2\,
      I5 => \CTRL_SAMPLEINFIRSTBIT_i_i_26__2_n_0\,
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_18__2_n_0\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_18__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[4]_9\(9),
      I1 => \compare_reg[3]_2\(9),
      I2 => \GenCntr_reg[3]_3\(2),
      I3 => \CTRL_SAMPLEINFIRSTBIT_i_i_30__3_n_0\,
      I4 => \GenCntr_reg[0]_3\,
      I5 => \CTRL_SAMPLEINFIRSTBIT_i_i_26__3_n_0\,
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_18__3_n_0\
    );
CTRL_SAMPLEINFIRSTBIT_i_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[5]_8\(9),
      I1 => \compare_reg[4]_9\(9),
      I2 => \GenCntr_reg[3]_0\(2),
      I3 => \^ctrl_sampleinlastbit_i_reg_6\,
      I4 => \GenCntr_reg[0]_0\,
      I5 => CTRL_SAMPLEINFIRSTBIT_i_i_28_n_0,
      O => CTRL_SAMPLEINFIRSTBIT_i_i_19_n_0
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[5]_8\(9),
      I1 => \compare_reg[4]_9\(9),
      I2 => \GenCntr_reg[3]_1\(2),
      I3 => \^ctrl_sampleinlastbit_i_reg_12\,
      I4 => \GenCntr_reg[0]_1\,
      I5 => \CTRL_SAMPLEINFIRSTBIT_i_i_28__0_n_0\,
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_19__0_n_0\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_19__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[5]_8\(9),
      I1 => \compare_reg[4]_9\(9),
      I2 => \^ctrl_sampleinlastbit_i_reg_26\(1),
      I3 => \CTRL_SAMPLEINFIRSTBIT_i_i_13__1_n_0\,
      I4 => \CTRL_SAMPLEINFIRSTBIT_i_i_11__1_n_0\,
      I5 => \CTRL_SAMPLEINFIRSTBIT_i_i_28__1_n_0\,
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_19__1_n_0\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_19__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[5]_8\(9),
      I1 => \compare_reg[4]_9\(9),
      I2 => \GenCntr_reg[3]_2\(2),
      I3 => \^ctrl_sampleinlastbit_i_reg_18\,
      I4 => \GenCntr_reg[0]_2\,
      I5 => \CTRL_SAMPLEINFIRSTBIT_i_i_28__2_n_0\,
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_19__2_n_0\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_19__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[5]_8\(9),
      I1 => \compare_reg[4]_9\(9),
      I2 => \GenCntr_reg[3]_3\(2),
      I3 => \^ctrl_sampleinlastbit_i_reg_24\,
      I4 => \GenCntr_reg[0]_3\,
      I5 => \CTRL_SAMPLEINFIRSTBIT_i_i_28__3_n_0\,
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_19__3_n_0\
    );
CTRL_SAMPLEINFIRSTBIT_i_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[3]_2\(9),
      I1 => \compare_reg[2]_3\(9),
      I2 => \GenCntr_reg[3]_0\(2),
      I3 => CTRL_SAMPLEINFIRSTBIT_i_i_31_n_0,
      I4 => \GenCntr_reg[0]_0\,
      I5 => \^ctrl_sampleinlastbit_i_reg_5\,
      O => CTRL_SAMPLEINFIRSTBIT_i_i_20_n_0
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[3]_2\(9),
      I1 => \compare_reg[2]_3\(9),
      I2 => \GenCntr_reg[3]_1\(2),
      I3 => \CTRL_SAMPLEINFIRSTBIT_i_i_31__0_n_0\,
      I4 => \GenCntr_reg[0]_1\,
      I5 => \^ctrl_sampleinlastbit_i_reg_11\,
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_20__0_n_0\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_20__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[3]_2\(9),
      I1 => \compare_reg[2]_3\(9),
      I2 => \^ctrl_sampleinlastbit_i_reg_26\(1),
      I3 => \CTRL_SAMPLEINFIRSTBIT_i_i_31__1_n_0\,
      I4 => \CTRL_SAMPLEINFIRSTBIT_i_i_11__1_n_0\,
      I5 => \CTRL_SAMPLEINFIRSTBIT_i_i_12__1_n_0\,
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_20__1_n_0\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_20__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[3]_2\(9),
      I1 => \compare_reg[2]_3\(9),
      I2 => \GenCntr_reg[3]_2\(2),
      I3 => \CTRL_SAMPLEINFIRSTBIT_i_i_31__2_n_0\,
      I4 => \GenCntr_reg[0]_2\,
      I5 => \^ctrl_sampleinlastbit_i_reg_17\,
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_20__2_n_0\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_20__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[3]_2\(9),
      I1 => \compare_reg[2]_3\(9),
      I2 => \GenCntr_reg[3]_3\(2),
      I3 => \CTRL_SAMPLEINFIRSTBIT_i_i_31__3_n_0\,
      I4 => \GenCntr_reg[0]_3\,
      I5 => \^ctrl_sampleinlastbit_i_reg_23\,
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_20__3_n_0\
    );
CTRL_SAMPLEINFIRSTBIT_i_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[7]_6\(9),
      I1 => \compare_reg[6]_7\(9),
      I2 => \GenCntr_reg[3]_0\(2),
      I3 => CTRL_SAMPLEINFIRSTBIT_i_i_29_n_0,
      I4 => \GenCntr_reg[0]_0\,
      I5 => CTRL_SAMPLEINFIRSTBIT_i_i_31_n_0,
      O => CTRL_SAMPLEINFIRSTBIT_i_i_21_n_0
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[7]_6\(9),
      I1 => \compare_reg[6]_7\(9),
      I2 => \GenCntr_reg[3]_1\(2),
      I3 => \CTRL_SAMPLEINFIRSTBIT_i_i_29__0_n_0\,
      I4 => \GenCntr_reg[0]_1\,
      I5 => \CTRL_SAMPLEINFIRSTBIT_i_i_31__0_n_0\,
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_21__0_n_0\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_21__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[7]_6\(9),
      I1 => \compare_reg[6]_7\(9),
      I2 => \^ctrl_sampleinlastbit_i_reg_26\(1),
      I3 => \CTRL_SAMPLEINFIRSTBIT_i_i_29__1_n_0\,
      I4 => \CTRL_SAMPLEINFIRSTBIT_i_i_11__1_n_0\,
      I5 => \CTRL_SAMPLEINFIRSTBIT_i_i_31__1_n_0\,
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_21__1_n_0\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_21__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[7]_6\(9),
      I1 => \compare_reg[6]_7\(9),
      I2 => \GenCntr_reg[3]_2\(2),
      I3 => \CTRL_SAMPLEINFIRSTBIT_i_i_29__2_n_0\,
      I4 => \GenCntr_reg[0]_2\,
      I5 => \CTRL_SAMPLEINFIRSTBIT_i_i_31__2_n_0\,
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_21__2_n_0\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_21__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[7]_6\(9),
      I1 => \compare_reg[6]_7\(9),
      I2 => \GenCntr_reg[3]_3\(2),
      I3 => \CTRL_SAMPLEINFIRSTBIT_i_i_29__3_n_0\,
      I4 => \GenCntr_reg[0]_3\,
      I5 => \CTRL_SAMPLEINFIRSTBIT_i_i_31__3_n_0\,
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_21__3_n_0\
    );
CTRL_SAMPLEINFIRSTBIT_i_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ctrl_sampleinlastbit_i_reg_1\,
      I1 => \compare_reg[7]_6\(9),
      I2 => \GenCntr_reg[3]_0\(2),
      I3 => CTRL_SAMPLEINFIRSTBIT_i_i_25_n_0,
      I4 => \GenCntr_reg[0]_0\,
      I5 => CTRL_SAMPLEINFIRSTBIT_i_i_30_n_0,
      O => CTRL_SAMPLEINFIRSTBIT_i_i_22_n_0
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_22__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ctrl_sampleinlastbit_i_reg_1\,
      I1 => \compare_reg[7]_6\(9),
      I2 => \GenCntr_reg[3]_1\(2),
      I3 => \CTRL_SAMPLEINFIRSTBIT_i_i_25__0_n_0\,
      I4 => \GenCntr_reg[0]_1\,
      I5 => \CTRL_SAMPLEINFIRSTBIT_i_i_30__0_n_0\,
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_22__0_n_0\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_22__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ctrl_sampleinlastbit_i_reg_1\,
      I1 => \compare_reg[7]_6\(9),
      I2 => \^ctrl_sampleinlastbit_i_reg_26\(1),
      I3 => \CTRL_SAMPLEINFIRSTBIT_i_i_25__1_n_0\,
      I4 => \CTRL_SAMPLEINFIRSTBIT_i_i_11__1_n_0\,
      I5 => \CTRL_SAMPLEINFIRSTBIT_i_i_30__1_n_0\,
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_22__1_n_0\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_22__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ctrl_sampleinlastbit_i_reg_1\,
      I1 => \compare_reg[7]_6\(9),
      I2 => \GenCntr_reg[3]_2\(2),
      I3 => \CTRL_SAMPLEINFIRSTBIT_i_i_25__2_n_0\,
      I4 => \GenCntr_reg[0]_2\,
      I5 => \CTRL_SAMPLEINFIRSTBIT_i_i_30__2_n_0\,
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_22__2_n_0\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_22__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ctrl_sampleinlastbit_i_reg_1\,
      I1 => \compare_reg[7]_6\(9),
      I2 => \GenCntr_reg[3]_3\(2),
      I3 => \CTRL_SAMPLEINFIRSTBIT_i_i_25__3_n_0\,
      I4 => \GenCntr_reg[0]_3\,
      I5 => \CTRL_SAMPLEINFIRSTBIT_i_i_30__3_n_0\,
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_22__3_n_0\
    );
CTRL_SAMPLEINFIRSTBIT_i_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[6]_7\(9),
      I1 => \compare_reg[5]_8\(9),
      I2 => \GenCntr_reg[3]_0\(2),
      I3 => CTRL_SAMPLEINFIRSTBIT_i_i_27_n_0,
      I4 => \GenCntr_reg[0]_0\,
      I5 => CTRL_SAMPLEINFIRSTBIT_i_i_24_n_0,
      O => CTRL_SAMPLEINFIRSTBIT_i_i_23_n_0
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[6]_7\(9),
      I1 => \compare_reg[5]_8\(9),
      I2 => \GenCntr_reg[3]_1\(2),
      I3 => \CTRL_SAMPLEINFIRSTBIT_i_i_27__0_n_0\,
      I4 => \GenCntr_reg[0]_1\,
      I5 => \CTRL_SAMPLEINFIRSTBIT_i_i_24__0_n_0\,
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_23__0_n_0\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_23__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[6]_7\(9),
      I1 => \compare_reg[5]_8\(9),
      I2 => \^ctrl_sampleinlastbit_i_reg_26\(1),
      I3 => \CTRL_SAMPLEINFIRSTBIT_i_i_27__1_n_0\,
      I4 => \CTRL_SAMPLEINFIRSTBIT_i_i_11__1_n_0\,
      I5 => \CTRL_SAMPLEINFIRSTBIT_i_i_24__1_n_0\,
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_23__1_n_0\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_23__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[6]_7\(9),
      I1 => \compare_reg[5]_8\(9),
      I2 => \GenCntr_reg[3]_2\(2),
      I3 => \CTRL_SAMPLEINFIRSTBIT_i_i_27__2_n_0\,
      I4 => \GenCntr_reg[0]_2\,
      I5 => \CTRL_SAMPLEINFIRSTBIT_i_i_24__2_n_0\,
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_23__2_n_0\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_23__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[6]_7\(9),
      I1 => \compare_reg[5]_8\(9),
      I2 => \GenCntr_reg[3]_3\(2),
      I3 => \CTRL_SAMPLEINFIRSTBIT_i_i_27__3_n_0\,
      I4 => \GenCntr_reg[0]_3\,
      I5 => \CTRL_SAMPLEINFIRSTBIT_i_i_24__3_n_0\,
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_23__3_n_0\
    );
CTRL_SAMPLEINFIRSTBIT_i_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[0]_5\(9),
      I1 => \^ctrl_sampleinlastbit_i_reg_0\,
      I2 => \GenCntr_reg[3]_0\(1),
      I3 => \^ctrl_sampleinlastbit_i_reg_1\,
      I4 => \GenCntr_reg[3]_0\(0),
      I5 => \compare_reg[7]_6\(9),
      O => CTRL_SAMPLEINFIRSTBIT_i_i_24_n_0
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_24__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[0]_5\(9),
      I1 => \^ctrl_sampleinlastbit_i_reg_0\,
      I2 => \GenCntr_reg[3]_1\(1),
      I3 => \^ctrl_sampleinlastbit_i_reg_1\,
      I4 => \GenCntr_reg[3]_1\(0),
      I5 => \compare_reg[7]_6\(9),
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_24__0_n_0\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_24__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[0]_5\(9),
      I1 => \^ctrl_sampleinlastbit_i_reg_0\,
      I2 => \GenCntr_reg_n_0_[1]\,
      I3 => \^ctrl_sampleinlastbit_i_reg_1\,
      I4 => \^ctrl_sampleinlastbit_i_reg_26\(0),
      I5 => \compare_reg[7]_6\(9),
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_24__1_n_0\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_24__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[0]_5\(9),
      I1 => \^ctrl_sampleinlastbit_i_reg_0\,
      I2 => \GenCntr_reg[3]_2\(1),
      I3 => \^ctrl_sampleinlastbit_i_reg_1\,
      I4 => \GenCntr_reg[3]_2\(0),
      I5 => \compare_reg[7]_6\(9),
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_24__2_n_0\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_24__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[0]_5\(9),
      I1 => \^ctrl_sampleinlastbit_i_reg_0\,
      I2 => \GenCntr_reg[3]_3\(1),
      I3 => \^ctrl_sampleinlastbit_i_reg_1\,
      I4 => \GenCntr_reg[3]_3\(0),
      I5 => \compare_reg[7]_6\(9),
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_24__3_n_0\
    );
CTRL_SAMPLEINFIRSTBIT_i_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[6]_7\(9),
      I1 => \compare_reg[5]_8\(9),
      I2 => \GenCntr_reg[3]_0\(1),
      I3 => \compare_reg[4]_9\(9),
      I4 => \GenCntr_reg[3]_0\(0),
      I5 => \compare_reg[3]_2\(9),
      O => CTRL_SAMPLEINFIRSTBIT_i_i_25_n_0
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_25__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[6]_7\(9),
      I1 => \compare_reg[5]_8\(9),
      I2 => \GenCntr_reg[3]_1\(1),
      I3 => \compare_reg[4]_9\(9),
      I4 => \GenCntr_reg[3]_1\(0),
      I5 => \compare_reg[3]_2\(9),
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_25__0_n_0\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_25__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[6]_7\(9),
      I1 => \compare_reg[5]_8\(9),
      I2 => \GenCntr_reg_n_0_[1]\,
      I3 => \compare_reg[4]_9\(9),
      I4 => \^ctrl_sampleinlastbit_i_reg_26\(0),
      I5 => \compare_reg[3]_2\(9),
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_25__1_n_0\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_25__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[6]_7\(9),
      I1 => \compare_reg[5]_8\(9),
      I2 => \GenCntr_reg[3]_2\(1),
      I3 => \compare_reg[4]_9\(9),
      I4 => \GenCntr_reg[3]_2\(0),
      I5 => \compare_reg[3]_2\(9),
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_25__2_n_0\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_25__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[6]_7\(9),
      I1 => \compare_reg[5]_8\(9),
      I2 => \GenCntr_reg[3]_3\(1),
      I3 => \compare_reg[4]_9\(9),
      I4 => \GenCntr_reg[3]_3\(0),
      I5 => \compare_reg[3]_2\(9),
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_25__3_n_0\
    );
CTRL_SAMPLEINFIRSTBIT_i_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ctrl_sampleinlastbit_i_reg_1\,
      I1 => \compare_reg[7]_6\(9),
      I2 => \GenCntr_reg[3]_0\(1),
      I3 => \compare_reg[6]_7\(9),
      I4 => \GenCntr_reg[3]_0\(0),
      I5 => \compare_reg[5]_8\(9),
      O => CTRL_SAMPLEINFIRSTBIT_i_i_26_n_0
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_26__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ctrl_sampleinlastbit_i_reg_1\,
      I1 => \compare_reg[7]_6\(9),
      I2 => \GenCntr_reg[3]_1\(1),
      I3 => \compare_reg[6]_7\(9),
      I4 => \GenCntr_reg[3]_1\(0),
      I5 => \compare_reg[5]_8\(9),
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_26__0_n_0\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_26__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ctrl_sampleinlastbit_i_reg_1\,
      I1 => \compare_reg[7]_6\(9),
      I2 => \GenCntr_reg_n_0_[1]\,
      I3 => \compare_reg[6]_7\(9),
      I4 => \^ctrl_sampleinlastbit_i_reg_26\(0),
      I5 => \compare_reg[5]_8\(9),
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_26__1_n_0\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_26__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ctrl_sampleinlastbit_i_reg_1\,
      I1 => \compare_reg[7]_6\(9),
      I2 => \GenCntr_reg[3]_2\(1),
      I3 => \compare_reg[6]_7\(9),
      I4 => \GenCntr_reg[3]_2\(0),
      I5 => \compare_reg[5]_8\(9),
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_26__2_n_0\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_26__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ctrl_sampleinlastbit_i_reg_1\,
      I1 => \compare_reg[7]_6\(9),
      I2 => \GenCntr_reg[3]_3\(1),
      I3 => \compare_reg[6]_7\(9),
      I4 => \GenCntr_reg[3]_3\(0),
      I5 => \compare_reg[5]_8\(9),
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_26__3_n_0\
    );
CTRL_SAMPLEINFIRSTBIT_i_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[4]_9\(9),
      I1 => \compare_reg[3]_2\(9),
      I2 => \GenCntr_reg[3]_0\(1),
      I3 => \compare_reg[2]_3\(9),
      I4 => \GenCntr_reg[3]_0\(0),
      I5 => \compare_reg[1]_4\(9),
      O => CTRL_SAMPLEINFIRSTBIT_i_i_27_n_0
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_27__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[4]_9\(9),
      I1 => \compare_reg[3]_2\(9),
      I2 => \GenCntr_reg[3]_1\(1),
      I3 => \compare_reg[2]_3\(9),
      I4 => \GenCntr_reg[3]_1\(0),
      I5 => \compare_reg[1]_4\(9),
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_27__0_n_0\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_27__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[4]_9\(9),
      I1 => \compare_reg[3]_2\(9),
      I2 => \GenCntr_reg_n_0_[1]\,
      I3 => \compare_reg[2]_3\(9),
      I4 => \^ctrl_sampleinlastbit_i_reg_26\(0),
      I5 => \compare_reg[1]_4\(9),
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_27__1_n_0\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_27__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[4]_9\(9),
      I1 => \compare_reg[3]_2\(9),
      I2 => \GenCntr_reg[3]_2\(1),
      I3 => \compare_reg[2]_3\(9),
      I4 => \GenCntr_reg[3]_2\(0),
      I5 => \compare_reg[1]_4\(9),
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_27__2_n_0\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_27__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[4]_9\(9),
      I1 => \compare_reg[3]_2\(9),
      I2 => \GenCntr_reg[3]_3\(1),
      I3 => \compare_reg[2]_3\(9),
      I4 => \GenCntr_reg[3]_3\(0),
      I5 => \compare_reg[1]_4\(9),
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_27__3_n_0\
    );
CTRL_SAMPLEINFIRSTBIT_i_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ctrl_sampleinlastbit_i_reg_0\,
      I1 => \^ctrl_sampleinlastbit_i_reg_1\,
      I2 => \GenCntr_reg[3]_0\(1),
      I3 => \compare_reg[7]_6\(9),
      I4 => \GenCntr_reg[3]_0\(0),
      I5 => \compare_reg[6]_7\(9),
      O => CTRL_SAMPLEINFIRSTBIT_i_i_28_n_0
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_28__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ctrl_sampleinlastbit_i_reg_0\,
      I1 => \^ctrl_sampleinlastbit_i_reg_1\,
      I2 => \GenCntr_reg[3]_1\(1),
      I3 => \compare_reg[7]_6\(9),
      I4 => \GenCntr_reg[3]_1\(0),
      I5 => \compare_reg[6]_7\(9),
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_28__0_n_0\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_28__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ctrl_sampleinlastbit_i_reg_0\,
      I1 => \^ctrl_sampleinlastbit_i_reg_1\,
      I2 => \GenCntr_reg_n_0_[1]\,
      I3 => \compare_reg[7]_6\(9),
      I4 => \^ctrl_sampleinlastbit_i_reg_26\(0),
      I5 => \compare_reg[6]_7\(9),
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_28__1_n_0\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_28__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ctrl_sampleinlastbit_i_reg_0\,
      I1 => \^ctrl_sampleinlastbit_i_reg_1\,
      I2 => \GenCntr_reg[3]_2\(1),
      I3 => \compare_reg[7]_6\(9),
      I4 => \GenCntr_reg[3]_2\(0),
      I5 => \compare_reg[6]_7\(9),
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_28__2_n_0\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_28__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ctrl_sampleinlastbit_i_reg_0\,
      I1 => \^ctrl_sampleinlastbit_i_reg_1\,
      I2 => \GenCntr_reg[3]_3\(1),
      I3 => \compare_reg[7]_6\(9),
      I4 => \GenCntr_reg[3]_3\(0),
      I5 => \compare_reg[6]_7\(9),
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_28__3_n_0\
    );
CTRL_SAMPLEINFIRSTBIT_i_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[5]_8\(9),
      I1 => \compare_reg[4]_9\(9),
      I2 => \GenCntr_reg[3]_0\(1),
      I3 => \compare_reg[3]_2\(9),
      I4 => \GenCntr_reg[3]_0\(0),
      I5 => \compare_reg[2]_3\(9),
      O => CTRL_SAMPLEINFIRSTBIT_i_i_29_n_0
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_29__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[5]_8\(9),
      I1 => \compare_reg[4]_9\(9),
      I2 => \GenCntr_reg[3]_1\(1),
      I3 => \compare_reg[3]_2\(9),
      I4 => \GenCntr_reg[3]_1\(0),
      I5 => \compare_reg[2]_3\(9),
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_29__0_n_0\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_29__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[5]_8\(9),
      I1 => \compare_reg[4]_9\(9),
      I2 => \GenCntr_reg_n_0_[1]\,
      I3 => \compare_reg[3]_2\(9),
      I4 => \^ctrl_sampleinlastbit_i_reg_26\(0),
      I5 => \compare_reg[2]_3\(9),
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_29__1_n_0\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_29__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[5]_8\(9),
      I1 => \compare_reg[4]_9\(9),
      I2 => \GenCntr_reg[3]_2\(1),
      I3 => \compare_reg[3]_2\(9),
      I4 => \GenCntr_reg[3]_2\(0),
      I5 => \compare_reg[2]_3\(9),
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_29__2_n_0\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_29__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[5]_8\(9),
      I1 => \compare_reg[4]_9\(9),
      I2 => \GenCntr_reg[3]_3\(1),
      I3 => \compare_reg[3]_2\(9),
      I4 => \GenCntr_reg[3]_3\(0),
      I5 => \compare_reg[2]_3\(9),
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_29__3_n_0\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \CTRL_SAMPLEINFIRSTBIT_i_i_4__1_n_0\,
      I1 => \CTRL_SAMPLEINFIRSTBIT_i_i_5__1_n_0\,
      I2 => \GenCntr_reg_n_0_[8]\,
      I3 => \GenCntr_reg_n_0_[10]\,
      I4 => \GenCntr_reg_n_0_[9]\,
      I5 => \GenCntr_reg_n_0_[11]\,
      O => CTRL_SAMPLEINLASTBIT_i_reg_25
    );
CTRL_SAMPLEINFIRSTBIT_i_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[2]_3\(9),
      I1 => \compare_reg[1]_4\(9),
      I2 => \GenCntr_reg[3]_0\(1),
      I3 => \compare_reg[0]_5\(9),
      I4 => \GenCntr_reg[3]_0\(0),
      I5 => \^ctrl_sampleinlastbit_i_reg_0\,
      O => CTRL_SAMPLEINFIRSTBIT_i_i_30_n_0
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_30__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[2]_3\(9),
      I1 => \compare_reg[1]_4\(9),
      I2 => \GenCntr_reg[3]_1\(1),
      I3 => \compare_reg[0]_5\(9),
      I4 => \GenCntr_reg[3]_1\(0),
      I5 => \^ctrl_sampleinlastbit_i_reg_0\,
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_30__0_n_0\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_30__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[2]_3\(9),
      I1 => \compare_reg[1]_4\(9),
      I2 => \GenCntr_reg_n_0_[1]\,
      I3 => \compare_reg[0]_5\(9),
      I4 => \^ctrl_sampleinlastbit_i_reg_26\(0),
      I5 => \^ctrl_sampleinlastbit_i_reg_0\,
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_30__1_n_0\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_30__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[2]_3\(9),
      I1 => \compare_reg[1]_4\(9),
      I2 => \GenCntr_reg[3]_2\(1),
      I3 => \compare_reg[0]_5\(9),
      I4 => \GenCntr_reg[3]_2\(0),
      I5 => \^ctrl_sampleinlastbit_i_reg_0\,
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_30__2_n_0\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_30__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[2]_3\(9),
      I1 => \compare_reg[1]_4\(9),
      I2 => \GenCntr_reg[3]_3\(1),
      I3 => \compare_reg[0]_5\(9),
      I4 => \GenCntr_reg[3]_3\(0),
      I5 => \^ctrl_sampleinlastbit_i_reg_0\,
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_30__3_n_0\
    );
CTRL_SAMPLEINFIRSTBIT_i_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[1]_4\(9),
      I1 => \compare_reg[0]_5\(9),
      I2 => \GenCntr_reg[3]_0\(1),
      I3 => \^ctrl_sampleinlastbit_i_reg_0\,
      I4 => \GenCntr_reg[3]_0\(0),
      I5 => \^ctrl_sampleinlastbit_i_reg_1\,
      O => CTRL_SAMPLEINFIRSTBIT_i_i_31_n_0
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_31__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[1]_4\(9),
      I1 => \compare_reg[0]_5\(9),
      I2 => \GenCntr_reg[3]_1\(1),
      I3 => \^ctrl_sampleinlastbit_i_reg_0\,
      I4 => \GenCntr_reg[3]_1\(0),
      I5 => \^ctrl_sampleinlastbit_i_reg_1\,
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_31__0_n_0\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_31__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[1]_4\(9),
      I1 => \compare_reg[0]_5\(9),
      I2 => \GenCntr_reg_n_0_[1]\,
      I3 => \^ctrl_sampleinlastbit_i_reg_0\,
      I4 => \^ctrl_sampleinlastbit_i_reg_26\(0),
      I5 => \^ctrl_sampleinlastbit_i_reg_1\,
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_31__1_n_0\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_31__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[1]_4\(9),
      I1 => \compare_reg[0]_5\(9),
      I2 => \GenCntr_reg[3]_2\(1),
      I3 => \^ctrl_sampleinlastbit_i_reg_0\,
      I4 => \GenCntr_reg[3]_2\(0),
      I5 => \^ctrl_sampleinlastbit_i_reg_1\,
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_31__2_n_0\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_31__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \compare_reg[1]_4\(9),
      I1 => \compare_reg[0]_5\(9),
      I2 => \GenCntr_reg[3]_3\(1),
      I3 => \^ctrl_sampleinlastbit_i_reg_0\,
      I4 => \GenCntr_reg[3]_3\(0),
      I5 => \^ctrl_sampleinlastbit_i_reg_1\,
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_31__3_n_0\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAEAA"
    )
        port map (
      I0 => \retrycntr[15]_i_5__1_n_0\,
      I1 => \^q\(2),
      I2 => p_0_in20_in,
      I3 => eqOp3_out,
      I4 => \^q\(3),
      I5 => \GenCntr[9]_i_2__1_n_0\,
      O => CTRL_SAMPLEINOTHERBIT_i
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[5]\,
      I1 => \GenCntr_reg_n_0_[4]\,
      I2 => \GenCntr_reg_n_0_[7]\,
      I3 => \GenCntr_reg_n_0_[6]\,
      I4 => \GenCntr_reg_n_0_[1]\,
      I5 => \GenCntr_reg_n_0_[2]\,
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_4__1_n_0\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[13]\,
      I1 => \GenCntr_reg_n_0_[14]\,
      I2 => \GenCntr_reg_n_0_[12]\,
      I3 => p_0_in20_in,
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_5__1_n_0\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D8FFD8FF270027"
    )
        port map (
      I0 => \CTRL_SAMPLEINFIRSTBIT_i_i_11__1_n_0\,
      I1 => \CTRL_SAMPLEINFIRSTBIT_i_i_12__1_n_0\,
      I2 => \CTRL_SAMPLEINFIRSTBIT_i_i_13__1_n_0\,
      I3 => \^ctrl_sampleinlastbit_i_reg_26\(1),
      I4 => \CTRL_SAMPLEINFIRSTBIT_i_i_14__1_n_0\,
      I5 => CTRL_DATA(9),
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_7__1_n_0\
    );
CTRL_SAMPLEINFIRSTBIT_i_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => CTRL_SAMPLEINFIRSTBIT_i_i_18_n_0,
      I1 => \CTRL_DATA_reg[5]\(4),
      I2 => \CTRL_DATA_reg[5]\(3),
      I3 => CTRL_SAMPLEINFIRSTBIT_i_i_19_n_0,
      I4 => \CTRL_DATA_reg[5]\(5),
      I5 => CTRL_SAMPLEINFIRSTBIT_i_i_20_n_0,
      O => S(1)
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \CTRL_SAMPLEINFIRSTBIT_i_i_18__0_n_0\,
      I1 => \CTRL_DATA_reg[5]_0\(4),
      I2 => \CTRL_DATA_reg[5]_0\(3),
      I3 => \CTRL_SAMPLEINFIRSTBIT_i_i_19__0_n_0\,
      I4 => \CTRL_DATA_reg[5]_0\(5),
      I5 => \CTRL_SAMPLEINFIRSTBIT_i_i_20__0_n_0\,
      O => CTRL_SAMPLEINLASTBIT_i_reg_10(1)
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \CTRL_SAMPLEINFIRSTBIT_i_i_18__1_n_0\,
      I1 => CTRL_DATA(4),
      I2 => CTRL_DATA(3),
      I3 => \CTRL_SAMPLEINFIRSTBIT_i_i_19__1_n_0\,
      I4 => CTRL_DATA(5),
      I5 => \CTRL_SAMPLEINFIRSTBIT_i_i_20__1_n_0\,
      O => \CTRL_SAMPLEINFIRSTBIT_i_i_9__1_n_0\
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \CTRL_SAMPLEINFIRSTBIT_i_i_18__2_n_0\,
      I1 => \CTRL_DATA_reg[5]_1\(4),
      I2 => \CTRL_DATA_reg[5]_1\(3),
      I3 => \CTRL_SAMPLEINFIRSTBIT_i_i_19__2_n_0\,
      I4 => \CTRL_DATA_reg[5]_1\(5),
      I5 => \CTRL_SAMPLEINFIRSTBIT_i_i_20__2_n_0\,
      O => CTRL_SAMPLEINLASTBIT_i_reg_16(1)
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_9__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \CTRL_SAMPLEINFIRSTBIT_i_i_18__3_n_0\,
      I1 => \CTRL_DATA_reg[5]_2\(4),
      I2 => \CTRL_DATA_reg[5]_2\(3),
      I3 => \CTRL_SAMPLEINFIRSTBIT_i_i_19__3_n_0\,
      I4 => \CTRL_DATA_reg[5]_2\(5),
      I5 => \CTRL_SAMPLEINFIRSTBIT_i_i_20__3_n_0\,
      O => CTRL_SAMPLEINLASTBIT_i_reg_22(1)
    );
CTRL_SAMPLEINFIRSTBIT_i_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => \alignstate_reg[2]_0\,
      Q => CTRL_SAMPLEINFIRSTBIT_i
    );
\CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => eqOp3_out,
      CO(2) => \CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__1_n_1\,
      CO(1) => \CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__1_n_2\,
      CO(0) => \CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__1_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \CTRL_SAMPLEINFIRSTBIT_i_i_7__1_n_0\,
      S(2) => \CTRL_DATA_reg[6]\(0),
      S(1) => \CTRL_SAMPLEINFIRSTBIT_i_i_9__1_n_0\,
      S(0) => \CTRL_SAMPLEINFIRSTBIT_i_i_10__1_n_0\
    );
\CTRL_SAMPLEINFIRSTBIT_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AR(0),
      D => CTRL_SAMPLEINFIRSTBIT_i_reg_0,
      Q => \^sampleinfirstbit20_out\
    );
CTRL_SAMPLEINLASTBIT_i_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => \alignstate_reg[2]_1\,
      Q => CTRL_SAMPLEINLASTBIT_i
    );
\CTRL_SAMPLEINLASTBIT_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AR(0),
      D => CTRL_SAMPLEINLASTBIT_i_reg_30,
      Q => \^sampleinlastbit19_out\
    );
CTRL_SAMPLEINOTHERBIT_i_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => \alignstate_reg[2]_2\,
      Q => CTRL_SAMPLEINOTHERBIT_i_reg_0
    );
\CTRL_SAMPLEINOTHERBIT_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AR(0),
      D => CTRL_SAMPLEINOTHERBIT_i_reg_1,
      Q => \^sampleinotherbit18_out\
    );
DELAY_WREN_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => SAMPLEINOTHERBIT2_out,
      I1 => SAMPLEINOTHERBIT34_out,
      I2 => SAMPLEINOTHERBIT,
      I3 => SAMPLEINOTHERBIT61_out,
      I4 => \^sampleinotherbit18_out\,
      I5 => DELAY_WREN_r_i_2_n_0,
      O => DELAY_WREN_r_reg
    );
DELAY_WREN_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFF"
    )
        port map (
      I0 => SAMPLEINLASTBIT3_out,
      I1 => SAMPLEINLASTBIT35_out,
      I2 => SAMPLEINLASTBIT,
      I3 => SAMPLEINLASTBIT60_out,
      I4 => \^sampleinlastbit19_out\,
      I5 => \serdesclockgen[0].co/p_0_in\(0),
      O => DELAY_WREN_r_i_2_n_0
    );
DELAY_WREN_r_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^sampleinfirstbit20_out\,
      I1 => SAMPLEINFIRSTBIT59_out,
      I2 => SAMPLEINFIRSTBIT,
      I3 => SAMPLEINFIRSTBIT36_out,
      I4 => SAMPLEINFIRSTBIT4_out,
      O => \serdesclockgen[0].co/p_0_in\(0)
    );
\GenCntr[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55540000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \slv_reg6_reg[9]\(0),
      I4 => \GenCntr[0]_i_2__1_n_0\,
      I5 => \GenCntr[0]_i_3__1_n_0\,
      O => \GenCntr[0]_i_1__1_n_0\
    );
\GenCntr[0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F3FFF1F"
    )
        port map (
      I0 => neqOp,
      I1 => \^ctrl_sampleinlastbit_i_reg_26\(0),
      I2 => \^q\(2),
      I3 => p_0_in20_in,
      I4 => \^q\(1),
      O => \GenCntr[0]_i_2__1_n_0\
    );
\GenCntr[0]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC000000FEAAFEAA"
    )
        port map (
      I0 => \GenCntr[4]_i_9__1_n_0\,
      I1 => \GenCntr[9]_i_2__1_n_0\,
      I2 => \windowcount_reg_n_0_[1]\,
      I3 => \GenCntr[9]_i_4__1_n_0\,
      I4 => \GenCntr[15]_i_10__1_n_0\,
      I5 => \^ctrl_sampleinlastbit_i_reg_26\(0),
      O => \GenCntr[0]_i_3__1_n_0\
    );
\GenCntr[10]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \GenCntr[15]_i_7__1_n_0\,
      I1 => \^q\(3),
      I2 => data5(10),
      I3 => \GenCntr[14]_i_2__1_n_0\,
      O => \GenCntr[10]_i_1__1_n_0\
    );
\GenCntr[11]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \GenCntr[15]_i_7__1_n_0\,
      I1 => \^q\(3),
      I2 => data5(11),
      I3 => \GenCntr[14]_i_2__1_n_0\,
      O => \GenCntr[11]_i_1__1_n_0\
    );
\GenCntr[12]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \GenCntr[15]_i_7__1_n_0\,
      I1 => \^q\(3),
      I2 => data5(12),
      I3 => \GenCntr[14]_i_2__1_n_0\,
      O => \GenCntr[12]_i_1__1_n_0\
    );
\GenCntr[12]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[12]\,
      O => \GenCntr[12]_i_3__1_n_0\
    );
\GenCntr[12]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[11]\,
      O => \GenCntr[12]_i_4__1_n_0\
    );
\GenCntr[12]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[10]\,
      O => \GenCntr[12]_i_5__1_n_0\
    );
\GenCntr[12]_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[9]\,
      O => \GenCntr[12]_i_6__1_n_0\
    );
\GenCntr[13]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \GenCntr[15]_i_7__1_n_0\,
      I1 => \^q\(3),
      I2 => data5(13),
      I3 => \GenCntr[14]_i_2__1_n_0\,
      O => \GenCntr[13]_i_1__1_n_0\
    );
\GenCntr[14]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \GenCntr[15]_i_7__1_n_0\,
      I1 => \^q\(3),
      I2 => data5(14),
      I3 => \GenCntr[14]_i_2__1_n_0\,
      O => \GenCntr[14]_i_1__1_n_0\
    );
\GenCntr[14]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080A2222"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => eqOp2_out,
      I4 => \^q\(0),
      O => \GenCntr[14]_i_2__1_n_0\
    );
\GenCntr[15]_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \^q\(1),
      I1 => eqOp2_out,
      I2 => \^q\(0),
      O => \GenCntr[15]_i_10__1_n_0\
    );
\GenCntr[15]_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => eqOp0_out,
      I1 => \^q\(1),
      I2 => eqOp2_out,
      O => \GenCntr[15]_i_11__1_n_0\
    );
\GenCntr[15]_i_13__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in20_in,
      O => \GenCntr[15]_i_13__1_n_0\
    );
\GenCntr[15]_i_14__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[14]\,
      O => \GenCntr[15]_i_14__1_n_0\
    );
\GenCntr[15]_i_15__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[13]\,
      O => \GenCntr[15]_i_15__1_n_0\
    );
\GenCntr[15]_i_17__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \edge_init_reg_n_0_[7]\,
      I1 => D(7),
      I2 => \edge_init_reg_n_0_[6]\,
      I3 => D(6),
      I4 => D(8),
      I5 => \edge_init_reg_n_0_[8]\,
      O => \GenCntr[15]_i_17__1_n_0\
    );
\GenCntr[15]_i_18__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \edge_init_reg_n_0_[4]\,
      I1 => D(4),
      I2 => \edge_init_reg_n_0_[3]\,
      I3 => D(3),
      I4 => D(5),
      I5 => \edge_init_reg_n_0_[5]\,
      O => \GenCntr[15]_i_18__1_n_0\
    );
\GenCntr[15]_i_19__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \edge_init_reg_n_0_[1]\,
      I1 => D(1),
      I2 => \edge_init_reg_n_0_[0]\,
      I3 => D(0),
      I4 => D(2),
      I5 => \edge_init_reg_n_0_[2]\,
      O => \GenCntr[15]_i_19__1_n_0\
    );
\GenCntr[15]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFAFAFAFBFFFAFA"
    )
        port map (
      I0 => \GenCntr[15]_i_3__1_n_0\,
      I1 => \GenCntr[15]_i_4__1_n_0\,
      I2 => \GenCntr[15]_i_5__1_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => \GenCntr[15]_i_6__1_n_0\,
      O => GenCntr
    );
\GenCntr[15]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04C4000035F50000"
    )
        port map (
      I0 => \GenCntr[15]_i_7__1_n_0\,
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \GenCntr[15]_i_8__1_n_0\,
      I4 => data5(15),
      I5 => \GenCntr[15]_i_10__1_n_0\,
      O => \GenCntr[15]_i_2__1_n_0\
    );
\GenCntr[15]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004544"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \slv_reg4_reg[2]_1\(0),
      I3 => \^start_align_i\,
      I4 => \^q\(2),
      I5 => \^q\(1),
      O => \GenCntr[15]_i_3__1_n_0\
    );
\GenCntr[15]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBAAF3"
    )
        port map (
      I0 => CO(0),
      I1 => \^end_handshake\,
      I2 => p_0_in20_in,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \GenCntr[15]_i_4__1_n_0\
    );
\GenCntr[15]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000C0008000800"
    )
        port map (
      I0 => \GenCntr[15]_i_11__1_n_0\,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^end_handshake\,
      I4 => p_0_in20_in,
      I5 => \^q\(0),
      O => \GenCntr[15]_i_5__1_n_0\
    );
\GenCntr[15]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFDD9D9D9D9D9D"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^end_handshake\,
      I3 => neqOp,
      I4 => p_0_in20_in,
      I5 => p_0_in12_in,
      O => \GenCntr[15]_i_6__1_n_0\
    );
\GenCntr[15]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAF"
    )
        port map (
      I0 => p_0_in20_in,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => neqOp,
      O => \GenCntr[15]_i_7__1_n_0\
    );
\GenCntr[15]_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \GenCntr[15]_i_8__1_n_0\
    );
\GenCntr[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBAAAAAAAAA"
    )
        port map (
      I0 => \GenCntr[1]_i_2__1_n_0\,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \slv_reg6_reg[9]\(1),
      I5 => \GenCntr[1]_i_3__1_n_0\,
      O => \GenCntr[1]_i_1__1_n_0\
    );
\GenCntr[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8088C0CC8088"
    )
        port map (
      I0 => \GenCntr[15]_i_10__1_n_0\,
      I1 => \GenCntr[9]_i_4__1_n_0\,
      I2 => \GenCntr[9]_i_2__1_n_0\,
      I3 => \windowcount_reg_n_0_[2]\,
      I4 => data5(1),
      I5 => \GenCntr[4]_i_9__1_n_0\,
      O => \GenCntr[1]_i_2__1_n_0\
    );
\GenCntr[1]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AEFFFF"
    )
        port map (
      I0 => data5(1),
      I1 => neqOp,
      I2 => \^q\(1),
      I3 => p_0_in20_in,
      I4 => \^q\(2),
      O => \GenCntr[1]_i_3__1_n_0\
    );
\GenCntr[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55540000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \slv_reg6_reg[9]\(2),
      I4 => \GenCntr[2]_i_2__1_n_0\,
      I5 => \GenCntr[2]_i_3__1_n_0\,
      O => \GenCntr[2]_i_1__1_n_0\
    );
\GenCntr[2]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AEFFFF"
    )
        port map (
      I0 => data5(2),
      I1 => neqOp,
      I2 => \^q\(1),
      I3 => p_0_in20_in,
      I4 => \^q\(2),
      O => \GenCntr[2]_i_2__1_n_0\
    );
\GenCntr[2]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8C808C808080808"
    )
        port map (
      I0 => \GenCntr[2]_i_4__1_n_0\,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => data5(2),
      O => \GenCntr[2]_i_3__1_n_0\
    );
\GenCntr[2]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0BFAFBFAFBFA0BF"
    )
        port map (
      I0 => data5(2),
      I1 => eqOp2_out,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \windowcount_reg_n_0_[2]\,
      I5 => \windowcount_reg_n_0_[3]\,
      O => \GenCntr[2]_i_4__1_n_0\
    );
\GenCntr[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF54545400"
    )
        port map (
      I0 => \^q\(3),
      I1 => \GenCntr[4]_i_2__1_n_0\,
      I2 => \slv_reg6_reg[9]\(3),
      I3 => data5(3),
      I4 => \GenCntr[15]_i_7__1_n_0\,
      I5 => \GenCntr[3]_i_2__1_n_0\,
      O => \GenCntr[3]_i_1__1_n_0\
    );
\GenCntr[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C088C088CC88C088"
    )
        port map (
      I0 => \GenCntr[3]_i_3__1_n_0\,
      I1 => \^q\(3),
      I2 => data5(3),
      I3 => \^q\(2),
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \GenCntr[3]_i_2__1_n_0\
    );
\GenCntr[3]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAF00FBBBBFFFF"
    )
        port map (
      I0 => data5(3),
      I1 => eqOp2_out,
      I2 => \windowcount_reg_n_0_[4]\,
      I3 => \windowcount[5]_i_2__1_n_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \GenCntr[3]_i_3__1_n_0\
    );
\GenCntr[4]_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \windowcount_reg_n_0_[3]\,
      I1 => \windowcount_reg_n_0_[2]\,
      I2 => \windowcount_reg_n_0_[4]\,
      O => \GenCntr[4]_i_10__1_n_0\
    );
\GenCntr[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00002F22"
    )
        port map (
      I0 => \slv_reg6_reg[9]\(4),
      I1 => \GenCntr[4]_i_2__1_n_0\,
      I2 => \GenCntr[15]_i_7__1_n_0\,
      I3 => data5(4),
      I4 => \^q\(3),
      I5 => \GenCntr[4]_i_4__1_n_0\,
      O => \GenCntr[4]_i_1__1_n_0\
    );
\GenCntr[4]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      O => \GenCntr[4]_i_2__1_n_0\
    );
\GenCntr[4]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0FFD0D0D0D0D0FF"
    )
        port map (
      I0 => \GenCntr[8]_i_5__1_n_0\,
      I1 => \GenCntr[4]_i_9__1_n_0\,
      I2 => data5(4),
      I3 => \GenCntr[8]_i_3__1_n_0\,
      I4 => \windowcount_reg_n_0_[5]\,
      I5 => \GenCntr[4]_i_10__1_n_0\,
      O => \GenCntr[4]_i_4__1_n_0\
    );
\GenCntr[4]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[4]\,
      O => \GenCntr[4]_i_5__1_n_0\
    );
\GenCntr[4]_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ctrl_sampleinlastbit_i_reg_26\(1),
      O => \GenCntr[4]_i_6__1_n_0\
    );
\GenCntr[4]_i_7__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[2]\,
      O => \GenCntr[4]_i_7__1_n_0\
    );
\GenCntr[4]_i_8__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[1]\,
      O => \GenCntr[4]_i_8__1_n_0\
    );
\GenCntr[4]_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \GenCntr[4]_i_9__1_n_0\
    );
\GenCntr[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEFFAEAEAEAEAEFF"
    )
        port map (
      I0 => \GenCntr[5]_i_2__1_n_0\,
      I1 => data5(5),
      I2 => \GenCntr[8]_i_5__1_n_0\,
      I3 => \GenCntr[8]_i_3__1_n_0\,
      I4 => \windowcount_reg_n_0_[6]\,
      I5 => \GenCntr[5]_i_3__1_n_0\,
      O => \GenCntr[5]_i_1__1_n_0\
    );
\GenCntr[5]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4744777703000300"
    )
        port map (
      I0 => \GenCntr[9]_i_6__1_n_0\,
      I1 => \^q\(3),
      I2 => \GenCntr[4]_i_2__1_n_0\,
      I3 => \slv_reg6_reg[9]\(5),
      I4 => \GenCntr[15]_i_7__1_n_0\,
      I5 => data5(5),
      O => \GenCntr[5]_i_2__1_n_0\
    );
\GenCntr[5]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \windowcount_reg_n_0_[4]\,
      I1 => \windowcount_reg_n_0_[2]\,
      I2 => \windowcount_reg_n_0_[3]\,
      I3 => \windowcount_reg_n_0_[5]\,
      O => \GenCntr[5]_i_3__1_n_0\
    );
\GenCntr[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEFFAEAEAEAEAEFF"
    )
        port map (
      I0 => \GenCntr[6]_i_2__1_n_0\,
      I1 => data5(6),
      I2 => \GenCntr[8]_i_5__1_n_0\,
      I3 => \GenCntr[8]_i_3__1_n_0\,
      I4 => \windowcount_reg_n_0_[7]\,
      I5 => \GenCntr[6]_i_3__1_n_0\,
      O => \GenCntr[6]_i_1__1_n_0\
    );
\GenCntr[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4744777703000300"
    )
        port map (
      I0 => \GenCntr[9]_i_6__1_n_0\,
      I1 => \^q\(3),
      I2 => \GenCntr[4]_i_2__1_n_0\,
      I3 => \slv_reg6_reg[9]\(6),
      I4 => \GenCntr[15]_i_7__1_n_0\,
      I5 => data5(6),
      O => \GenCntr[6]_i_2__1_n_0\
    );
\GenCntr[6]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \windowcount_reg_n_0_[5]\,
      I1 => \windowcount_reg_n_0_[3]\,
      I2 => \windowcount_reg_n_0_[2]\,
      I3 => \windowcount_reg_n_0_[4]\,
      I4 => \windowcount_reg_n_0_[6]\,
      O => \GenCntr[6]_i_3__1_n_0\
    );
\GenCntr[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4141FF41"
    )
        port map (
      I0 => \GenCntr[8]_i_3__1_n_0\,
      I1 => \windowcount_reg_n_0_[8]\,
      I2 => \GenCntr[7]_i_2__1_n_0\,
      I3 => data5(7),
      I4 => \GenCntr[8]_i_5__1_n_0\,
      I5 => \GenCntr[7]_i_3__1_n_0\,
      O => \GenCntr[7]_i_1__1_n_0\
    );
\GenCntr[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \windowcount_reg_n_0_[6]\,
      I1 => \windowcount_reg_n_0_[4]\,
      I2 => \windowcount_reg_n_0_[2]\,
      I3 => \windowcount_reg_n_0_[3]\,
      I4 => \windowcount_reg_n_0_[5]\,
      I5 => \windowcount_reg_n_0_[7]\,
      O => \GenCntr[7]_i_2__1_n_0\
    );
\GenCntr[7]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4744777703000300"
    )
        port map (
      I0 => \GenCntr[9]_i_6__1_n_0\,
      I1 => \^q\(3),
      I2 => \GenCntr[4]_i_2__1_n_0\,
      I3 => \slv_reg6_reg[9]\(7),
      I4 => \GenCntr[15]_i_7__1_n_0\,
      I5 => data5(7),
      O => \GenCntr[7]_i_3__1_n_0\
    );
\GenCntr[8]_i_10__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[5]\,
      O => \GenCntr[8]_i_10__1_n_0\
    );
\GenCntr[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0909FF09"
    )
        port map (
      I0 => \GenCntr[8]_i_2__1_n_0\,
      I1 => \windowcount_reg_n_0_[9]\,
      I2 => \GenCntr[8]_i_3__1_n_0\,
      I3 => data5(8),
      I4 => \GenCntr[8]_i_5__1_n_0\,
      I5 => \GenCntr[8]_i_6__1_n_0\,
      O => \GenCntr[8]_i_1__1_n_0\
    );
\GenCntr[8]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \GenCntr[7]_i_2__1_n_0\,
      I1 => \windowcount_reg_n_0_[8]\,
      O => \GenCntr[8]_i_2__1_n_0\
    );
\GenCntr[8]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \GenCntr[8]_i_3__1_n_0\
    );
\GenCntr[8]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF57FFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => eqOp2_out,
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(3),
      O => \GenCntr[8]_i_5__1_n_0\
    );
\GenCntr[8]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4744777703000300"
    )
        port map (
      I0 => \GenCntr[9]_i_6__1_n_0\,
      I1 => \^q\(3),
      I2 => \GenCntr[4]_i_2__1_n_0\,
      I3 => \slv_reg6_reg[9]\(8),
      I4 => \GenCntr[15]_i_7__1_n_0\,
      I5 => data5(8),
      O => \GenCntr[8]_i_6__1_n_0\
    );
\GenCntr[8]_i_7__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[8]\,
      O => \GenCntr[8]_i_7__1_n_0\
    );
\GenCntr[8]_i_8__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[7]\,
      O => \GenCntr[8]_i_8__1_n_0\
    );
\GenCntr[8]_i_9__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GenCntr_reg_n_0_[6]\,
      O => \GenCntr[8]_i_9__1_n_0\
    );
\GenCntr[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2F220000"
    )
        port map (
      I0 => data5(9),
      I1 => \GenCntr[15]_i_10__1_n_0\,
      I2 => \GenCntr[9]_i_2__1_n_0\,
      I3 => \GenCntr[9]_i_3__1_n_0\,
      I4 => \GenCntr[9]_i_4__1_n_0\,
      I5 => \GenCntr[9]_i_5__1_n_0\,
      O => \GenCntr[9]_i_1__1_n_0\
    );
\GenCntr[9]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \GenCntr[9]_i_2__1_n_0\
    );
\GenCntr[9]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \windowcount_reg_n_0_[9]\,
      I1 => \windowcount_reg_n_0_[8]\,
      I2 => \GenCntr[7]_i_2__1_n_0\,
      O => \GenCntr[9]_i_3__1_n_0\
    );
\GenCntr[9]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \GenCntr[9]_i_4__1_n_0\
    );
\GenCntr[9]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4744777703000300"
    )
        port map (
      I0 => \GenCntr[9]_i_6__1_n_0\,
      I1 => \^q\(3),
      I2 => \GenCntr[4]_i_2__1_n_0\,
      I3 => \slv_reg6_reg[9]\(9),
      I4 => \GenCntr[15]_i_7__1_n_0\,
      I5 => data5(9),
      O => \GenCntr[9]_i_5__1_n_0\
    );
\GenCntr[9]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => \GenCntr[9]_i_6__1_n_0\
    );
\GenCntr_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[0]_i_1__1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__4\(0),
      Q => \^ctrl_sampleinlastbit_i_reg_26\(0)
    );
\GenCntr_reg[10]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[10]_i_1__1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(0),
      Q => \GenCntr_reg_n_0_[10]\
    );
\GenCntr_reg[11]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[11]_i_1__1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(0),
      Q => \GenCntr_reg_n_0_[11]\
    );
\GenCntr_reg[12]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[12]_i_1__1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(0),
      Q => \GenCntr_reg_n_0_[12]\
    );
\GenCntr_reg[12]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \GenCntr_reg[8]_i_4__1_n_0\,
      CO(3) => \GenCntr_reg[12]_i_2__1_n_0\,
      CO(2) => \GenCntr_reg[12]_i_2__1_n_1\,
      CO(1) => \GenCntr_reg[12]_i_2__1_n_2\,
      CO(0) => \GenCntr_reg[12]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3) => \GenCntr_reg_n_0_[12]\,
      DI(2) => \GenCntr_reg_n_0_[11]\,
      DI(1) => \GenCntr_reg_n_0_[10]\,
      DI(0) => \GenCntr_reg_n_0_[9]\,
      O(3 downto 0) => data5(12 downto 9),
      S(3) => \GenCntr[12]_i_3__1_n_0\,
      S(2) => \GenCntr[12]_i_4__1_n_0\,
      S(1) => \GenCntr[12]_i_5__1_n_0\,
      S(0) => \GenCntr[12]_i_6__1_n_0\
    );
\GenCntr_reg[13]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[13]_i_1__1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(0),
      Q => \GenCntr_reg_n_0_[13]\
    );
\GenCntr_reg[14]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[14]_i_1__1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(0),
      Q => \GenCntr_reg_n_0_[14]\
    );
\GenCntr_reg[15]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[15]_i_2__1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(0),
      Q => p_0_in20_in
    );
\GenCntr_reg[15]_i_12__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => neqOp,
      CO(2) => \GenCntr_reg[15]_i_12__1_n_1\,
      CO(1) => \GenCntr_reg[15]_i_12__1_n_2\,
      CO(0) => \GenCntr_reg[15]_i_12__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_GenCntr_reg[15]_i_12__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \CTRL_DATA_reg[9]\(0),
      S(2) => \GenCntr[15]_i_17__1_n_0\,
      S(1) => \GenCntr[15]_i_18__1_n_0\,
      S(0) => \GenCntr[15]_i_19__1_n_0\
    );
\GenCntr_reg[15]_i_9__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \GenCntr_reg[12]_i_2__1_n_0\,
      CO(3 downto 2) => \NLW_GenCntr_reg[15]_i_9__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \GenCntr_reg[15]_i_9__1_n_2\,
      CO(0) => \GenCntr_reg[15]_i_9__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \GenCntr_reg_n_0_[14]\,
      DI(0) => \GenCntr_reg_n_0_[13]\,
      O(3) => \NLW_GenCntr_reg[15]_i_9__1_O_UNCONNECTED\(3),
      O(2 downto 0) => data5(15 downto 13),
      S(3) => '0',
      S(2) => \GenCntr[15]_i_13__1_n_0\,
      S(1) => \GenCntr[15]_i_14__1_n_0\,
      S(0) => \GenCntr[15]_i_15__1_n_0\
    );
\GenCntr_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[1]_i_1__1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__4\(0),
      Q => \GenCntr_reg_n_0_[1]\
    );
\GenCntr_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[2]_i_1__1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__4\(0),
      Q => \GenCntr_reg_n_0_[2]\
    );
\GenCntr_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[3]_i_1__1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__4\(0),
      Q => \^ctrl_sampleinlastbit_i_reg_26\(1)
    );
\GenCntr_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[4]_i_1__1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(0),
      Q => \GenCntr_reg_n_0_[4]\
    );
\GenCntr_reg[4]_i_3__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \GenCntr_reg[4]_i_3__1_n_0\,
      CO(2) => \GenCntr_reg[4]_i_3__1_n_1\,
      CO(1) => \GenCntr_reg[4]_i_3__1_n_2\,
      CO(0) => \GenCntr_reg[4]_i_3__1_n_3\,
      CYINIT => \^ctrl_sampleinlastbit_i_reg_26\(0),
      DI(3) => \GenCntr_reg_n_0_[4]\,
      DI(2) => \^ctrl_sampleinlastbit_i_reg_26\(1),
      DI(1) => \GenCntr_reg_n_0_[2]\,
      DI(0) => \GenCntr_reg_n_0_[1]\,
      O(3 downto 0) => data5(4 downto 1),
      S(3) => \GenCntr[4]_i_5__1_n_0\,
      S(2) => \GenCntr[4]_i_6__1_n_0\,
      S(1) => \GenCntr[4]_i_7__1_n_0\,
      S(0) => \GenCntr[4]_i_8__1_n_0\
    );
\GenCntr_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[5]_i_1__1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(0),
      Q => \GenCntr_reg_n_0_[5]\
    );
\GenCntr_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[6]_i_1__1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(0),
      Q => \GenCntr_reg_n_0_[6]\
    );
\GenCntr_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[7]_i_1__1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(0),
      Q => \GenCntr_reg_n_0_[7]\
    );
\GenCntr_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[8]_i_1__1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(0),
      Q => \GenCntr_reg_n_0_[8]\
    );
\GenCntr_reg[8]_i_4__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \GenCntr_reg[4]_i_3__1_n_0\,
      CO(3) => \GenCntr_reg[8]_i_4__1_n_0\,
      CO(2) => \GenCntr_reg[8]_i_4__1_n_1\,
      CO(1) => \GenCntr_reg[8]_i_4__1_n_2\,
      CO(0) => \GenCntr_reg[8]_i_4__1_n_3\,
      CYINIT => '0',
      DI(3) => \GenCntr_reg_n_0_[8]\,
      DI(2) => \GenCntr_reg_n_0_[7]\,
      DI(1) => \GenCntr_reg_n_0_[6]\,
      DI(0) => \GenCntr_reg_n_0_[5]\,
      O(3 downto 0) => data5(8 downto 5),
      S(3) => \GenCntr[8]_i_7__1_n_0\,
      S(2) => \GenCntr[8]_i_8__1_n_0\,
      S(1) => \GenCntr[8]_i_9__1_n_0\,
      S(0) => \GenCntr[8]_i_10__1_n_0\
    );
\GenCntr_reg[9]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => GenCntr,
      D => \GenCntr[9]_i_1__1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(0),
      Q => \GenCntr_reg_n_0_[9]\
    );
\Maxcount[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"022A02FFFFFFFFFF"
    )
        port map (
      I0 => p_0_in12_in,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => \Maxcount_reg_n_0_[0]\,
      O => \Maxcount[0]_i_1__1_n_0\
    );
\Maxcount[10]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAAAAAAA"
    )
        port map (
      I0 => windowcount,
      I1 => \^q\(2),
      I2 => \^end_handshake\,
      I3 => \^q\(3),
      I4 => \Maxcount[10]_i_3__1_n_0\,
      I5 => \Maxcount[10]_i_4__1_n_0\,
      O => Maxcount
    );
\Maxcount[10]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80A8555580A85554"
    )
        port map (
      I0 => \Maxcount[10]_i_5__1_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => p_0_in12_in,
      I5 => \^q\(3),
      O => \Maxcount[10]_i_2__1_n_0\
    );
\Maxcount[10]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => eqOp2_out,
      I1 => \^q\(1),
      O => \Maxcount[10]_i_3__1_n_0\
    );
\Maxcount[10]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF0EE00000000"
    )
        port map (
      I0 => \Maxcount[10]_i_6__1_n_0\,
      I1 => \Maxcount[10]_i_7__1_n_0\,
      I2 => p_0_in20_in,
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \alignstate[0]_i_2__1_n_0\,
      O => \Maxcount[10]_i_4__1_n_0\
    );
\Maxcount[10]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \Maxcount_reg_n_0_[9]\,
      I1 => \Maxcount_reg_n_0_[7]\,
      I2 => \Maxcount_reg_n_0_[5]\,
      I3 => \Maxcount[8]_i_2__1_n_0\,
      I4 => \Maxcount_reg_n_0_[6]\,
      I5 => \Maxcount_reg_n_0_[8]\,
      O => \Maxcount[10]_i_5__1_n_0\
    );
\Maxcount[10]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^edge_int_or\,
      I1 => \p_0_in__0\,
      I2 => \^q\(0),
      O => \Maxcount[10]_i_6__1_n_0\
    );
\Maxcount[10]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => neqOp,
      I1 => p_0_in20_in,
      I2 => \^end_handshake\,
      I3 => \^q\(0),
      O => \Maxcount[10]_i_7__1_n_0\
    );
\Maxcount[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EB"
    )
        port map (
      I0 => \Maxcount[4]_i_2__1_n_0\,
      I1 => \Maxcount_reg_n_0_[1]\,
      I2 => \Maxcount_reg_n_0_[0]\,
      O => \Maxcount[1]_i_1__1_n_0\
    );
\Maxcount[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAB"
    )
        port map (
      I0 => \Maxcount[4]_i_2__1_n_0\,
      I1 => \Maxcount_reg_n_0_[0]\,
      I2 => \Maxcount_reg_n_0_[1]\,
      I3 => \Maxcount_reg_n_0_[2]\,
      O => \Maxcount[2]_i_1__1_n_0\
    );
\Maxcount[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEAAAB"
    )
        port map (
      I0 => \Maxcount[4]_i_2__1_n_0\,
      I1 => \Maxcount_reg_n_0_[2]\,
      I2 => \Maxcount_reg_n_0_[1]\,
      I3 => \Maxcount_reg_n_0_[0]\,
      I4 => \Maxcount_reg_n_0_[3]\,
      O => \Maxcount[3]_i_1__1_n_0\
    );
\Maxcount[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAA9"
    )
        port map (
      I0 => \Maxcount_reg_n_0_[4]\,
      I1 => \Maxcount_reg_n_0_[2]\,
      I2 => \Maxcount_reg_n_0_[1]\,
      I3 => \Maxcount_reg_n_0_[0]\,
      I4 => \Maxcount_reg_n_0_[3]\,
      I5 => \Maxcount[4]_i_2__1_n_0\,
      O => \Maxcount[4]_i_1__1_n_0\
    );
\Maxcount[4]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"133F1111"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => p_0_in12_in,
      O => \Maxcount[4]_i_2__1_n_0\
    );
\Maxcount[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \Maxcount[9]_i_3__1_n_0\,
      I1 => \Maxcount[8]_i_2__1_n_0\,
      I2 => \Maxcount_reg_n_0_[5]\,
      O => \Maxcount[5]_i_1__1_n_0\
    );
\Maxcount[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5401"
    )
        port map (
      I0 => \Maxcount[9]_i_3__1_n_0\,
      I1 => \Maxcount_reg_n_0_[5]\,
      I2 => \Maxcount[8]_i_2__1_n_0\,
      I3 => \Maxcount_reg_n_0_[6]\,
      O => \Maxcount[6]_i_1__1_n_0\
    );
\Maxcount[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55540001"
    )
        port map (
      I0 => \Maxcount[9]_i_3__1_n_0\,
      I1 => \Maxcount_reg_n_0_[6]\,
      I2 => \Maxcount[8]_i_2__1_n_0\,
      I3 => \Maxcount_reg_n_0_[5]\,
      I4 => \Maxcount_reg_n_0_[7]\,
      O => \Maxcount[7]_i_1__1_n_0\
    );
\Maxcount[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555400000001"
    )
        port map (
      I0 => \Maxcount[9]_i_3__1_n_0\,
      I1 => \Maxcount_reg_n_0_[7]\,
      I2 => \Maxcount_reg_n_0_[5]\,
      I3 => \Maxcount[8]_i_2__1_n_0\,
      I4 => \Maxcount_reg_n_0_[6]\,
      I5 => \Maxcount_reg_n_0_[8]\,
      O => \Maxcount[8]_i_1__1_n_0\
    );
\Maxcount[8]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \Maxcount_reg_n_0_[4]\,
      I1 => \Maxcount_reg_n_0_[2]\,
      I2 => \Maxcount_reg_n_0_[1]\,
      I3 => \Maxcount_reg_n_0_[0]\,
      I4 => \Maxcount_reg_n_0_[3]\,
      O => \Maxcount[8]_i_2__1_n_0\
    );
\Maxcount[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0001"
    )
        port map (
      I0 => \Maxcount_reg_n_0_[8]\,
      I1 => \Maxcount_reg_n_0_[6]\,
      I2 => \Maxcount[9]_i_2__1_n_0\,
      I3 => \Maxcount_reg_n_0_[7]\,
      I4 => \Maxcount_reg_n_0_[9]\,
      I5 => \Maxcount[9]_i_3__1_n_0\,
      O => \Maxcount[9]_i_1__1_n_0\
    );
\Maxcount[9]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \Maxcount_reg_n_0_[5]\,
      I1 => \Maxcount_reg_n_0_[3]\,
      I2 => \Maxcount_reg_n_0_[0]\,
      I3 => \Maxcount_reg_n_0_[1]\,
      I4 => \Maxcount_reg_n_0_[2]\,
      I5 => \Maxcount_reg_n_0_[4]\,
      O => \Maxcount[9]_i_2__1_n_0\
    );
\Maxcount[9]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"71710001"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => p_0_in12_in,
      O => \Maxcount[9]_i_3__1_n_0\
    );
\Maxcount_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Maxcount,
      D => \Maxcount[0]_i_1__1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__4\(0),
      Q => \Maxcount_reg_n_0_[0]\
    );
\Maxcount_reg[10]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Maxcount,
      D => \Maxcount[10]_i_2__1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__4\(0),
      Q => p_0_in12_in
    );
\Maxcount_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Maxcount,
      D => \Maxcount[1]_i_1__1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__4\(0),
      Q => \Maxcount_reg_n_0_[1]\
    );
\Maxcount_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Maxcount,
      D => \Maxcount[2]_i_1__1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__4\(0),
      Q => \Maxcount_reg_n_0_[2]\
    );
\Maxcount_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Maxcount,
      D => \Maxcount[3]_i_1__1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__4\(0),
      Q => \Maxcount_reg_n_0_[3]\
    );
\Maxcount_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Maxcount,
      D => \Maxcount[4]_i_1__1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__4\(0),
      Q => \Maxcount_reg_n_0_[4]\
    );
\Maxcount_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Maxcount,
      D => \Maxcount[5]_i_1__1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__4\(0),
      Q => \Maxcount_reg_n_0_[5]\
    );
\Maxcount_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Maxcount,
      D => \Maxcount[6]_i_1__1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__4\(0),
      Q => \Maxcount_reg_n_0_[6]\
    );
\Maxcount_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Maxcount,
      D => \Maxcount[7]_i_1__1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__4\(0),
      Q => \Maxcount_reg_n_0_[7]\
    );
\Maxcount_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Maxcount,
      D => \Maxcount[8]_i_1__1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__4\(0),
      Q => \Maxcount_reg_n_0_[8]\
    );
\Maxcount_reg[9]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => Maxcount,
      D => \Maxcount[9]_i_1__1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__4\(0),
      Q => \Maxcount_reg_n_0_[9]\
    );
REQ_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => ACK_reg,
      Q => REQ
    );
\SerdesCntr[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[0]\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(0)
    );
\SerdesCntr[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[12]_i_2__1_n_6\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(10)
    );
\SerdesCntr[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[12]_i_2__1_n_5\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(11)
    );
\SerdesCntr[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[12]_i_2__1_n_4\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(12)
    );
\SerdesCntr[12]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[12]\,
      O => \SerdesCntr[12]_i_3__1_n_0\
    );
\SerdesCntr[12]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[11]\,
      O => \SerdesCntr[12]_i_4__1_n_0\
    );
\SerdesCntr[12]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[10]\,
      O => \SerdesCntr[12]_i_5__1_n_0\
    );
\SerdesCntr[12]_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[9]\,
      O => \SerdesCntr[12]_i_6__1_n_0\
    );
\SerdesCntr[13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[15]_i_3__1_n_7\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(13)
    );
\SerdesCntr[14]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[15]_i_3__1_n_6\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(14)
    );
\SerdesCntr[15]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A300A"
    )
        port map (
      I0 => \slv_reg4_reg[2]_1\(1),
      I1 => \^busy_align_i\,
      I2 => \^serdesseqstate_reg[0]_2\,
      I3 => \^serdesseqstate_reg[0]_1\,
      I4 => \^serdesseqstate_reg[0]_0\(0),
      O => selector
    );
\SerdesCntr[15]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[15]_i_3__1_n_5\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(15)
    );
\SerdesCntr[15]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^serdesseqstate_reg[0]_0\(0),
      O => serdesseqstate
    );
\SerdesCntr[15]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[14]\,
      O => \SerdesCntr[15]_i_5__1_n_0\
    );
\SerdesCntr[15]_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[13]\,
      O => \SerdesCntr[15]_i_6__1_n_0\
    );
\SerdesCntr[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[4]_i_2__1_n_7\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(1)
    );
\SerdesCntr[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[4]_i_2__1_n_6\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(2)
    );
\SerdesCntr[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[4]_i_2__1_n_5\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(3)
    );
\SerdesCntr[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[4]_i_2__1_n_4\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(4)
    );
\SerdesCntr[4]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[4]\,
      O => \SerdesCntr[4]_i_3__1_n_0\
    );
\SerdesCntr[4]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[3]\,
      O => \SerdesCntr[4]_i_4__1_n_0\
    );
\SerdesCntr[4]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[2]\,
      O => \SerdesCntr[4]_i_5__1_n_0\
    );
\SerdesCntr[4]_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[1]\,
      O => \SerdesCntr[4]_i_6__1_n_0\
    );
\SerdesCntr[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[8]_i_2__1_n_7\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(5)
    );
\SerdesCntr[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[8]_i_2__1_n_6\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(6)
    );
\SerdesCntr[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[8]_i_2__1_n_5\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(7)
    );
\SerdesCntr[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[8]_i_2__1_n_4\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(8)
    );
\SerdesCntr[8]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[8]\,
      O => \SerdesCntr[8]_i_3__1_n_0\
    );
\SerdesCntr[8]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[7]\,
      O => \SerdesCntr[8]_i_4__1_n_0\
    );
\SerdesCntr[8]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[6]\,
      O => \SerdesCntr[8]_i_5__1_n_0\
    );
\SerdesCntr[8]_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SerdesCntr_reg_n_0_[5]\,
      O => \SerdesCntr[8]_i_6__1_n_0\
    );
\SerdesCntr[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SerdesCntr_reg[12]_i_2__1_n_7\,
      I1 => \^serdesseqstate_reg[0]_2\,
      I2 => \slv_reg4_reg[2]_1\(1),
      O => p_0_in(9)
    );
\SerdesCntr_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => selector,
      D => p_0_in(0),
      PRE => \slv_reg4_reg[0]_rep__6\(0),
      Q => \SerdesCntr_reg_n_0_[0]\
    );
\SerdesCntr_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => p_0_in(10),
      Q => \SerdesCntr_reg_n_0_[10]\
    );
\SerdesCntr_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => p_0_in(11),
      Q => \SerdesCntr_reg_n_0_[11]\
    );
\SerdesCntr_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => p_0_in(12),
      Q => \SerdesCntr_reg_n_0_[12]\
    );
\SerdesCntr_reg[12]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \SerdesCntr_reg[8]_i_2__1_n_0\,
      CO(3) => \SerdesCntr_reg[12]_i_2__1_n_0\,
      CO(2) => \SerdesCntr_reg[12]_i_2__1_n_1\,
      CO(1) => \SerdesCntr_reg[12]_i_2__1_n_2\,
      CO(0) => \SerdesCntr_reg[12]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3) => \SerdesCntr_reg_n_0_[12]\,
      DI(2) => \SerdesCntr_reg_n_0_[11]\,
      DI(1) => \SerdesCntr_reg_n_0_[10]\,
      DI(0) => \SerdesCntr_reg_n_0_[9]\,
      O(3) => \SerdesCntr_reg[12]_i_2__1_n_4\,
      O(2) => \SerdesCntr_reg[12]_i_2__1_n_5\,
      O(1) => \SerdesCntr_reg[12]_i_2__1_n_6\,
      O(0) => \SerdesCntr_reg[12]_i_2__1_n_7\,
      S(3) => \SerdesCntr[12]_i_3__1_n_0\,
      S(2) => \SerdesCntr[12]_i_4__1_n_0\,
      S(1) => \SerdesCntr[12]_i_5__1_n_0\,
      S(0) => \SerdesCntr[12]_i_6__1_n_0\
    );
\SerdesCntr_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => p_0_in(13),
      Q => \SerdesCntr_reg_n_0_[13]\
    );
\SerdesCntr_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => p_0_in(14),
      Q => \SerdesCntr_reg_n_0_[14]\
    );
\SerdesCntr_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => p_0_in(15),
      Q => \^serdesseqstate_reg[0]_0\(0)
    );
\SerdesCntr_reg[15]_i_3__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \SerdesCntr_reg[12]_i_2__1_n_0\,
      CO(3 downto 2) => \NLW_SerdesCntr_reg[15]_i_3__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \SerdesCntr_reg[15]_i_3__1_n_2\,
      CO(0) => \SerdesCntr_reg[15]_i_3__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \SerdesCntr_reg_n_0_[14]\,
      DI(0) => \SerdesCntr_reg_n_0_[13]\,
      O(3) => \NLW_SerdesCntr_reg[15]_i_3__1_O_UNCONNECTED\(3),
      O(2) => \SerdesCntr_reg[15]_i_3__1_n_5\,
      O(1) => \SerdesCntr_reg[15]_i_3__1_n_6\,
      O(0) => \SerdesCntr_reg[15]_i_3__1_n_7\,
      S(3) => '0',
      S(2) => serdesseqstate,
      S(1) => \SerdesCntr[15]_i_5__1_n_0\,
      S(0) => \SerdesCntr[15]_i_6__1_n_0\
    );
\SerdesCntr_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => selector,
      D => p_0_in(1),
      PRE => \slv_reg4_reg[0]_rep__6\(0),
      Q => \SerdesCntr_reg_n_0_[1]\
    );
\SerdesCntr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => p_0_in(2),
      Q => \SerdesCntr_reg_n_0_[2]\
    );
\SerdesCntr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => p_0_in(3),
      Q => \SerdesCntr_reg_n_0_[3]\
    );
\SerdesCntr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => p_0_in(4),
      Q => \SerdesCntr_reg_n_0_[4]\
    );
\SerdesCntr_reg[4]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SerdesCntr_reg[4]_i_2__1_n_0\,
      CO(2) => \SerdesCntr_reg[4]_i_2__1_n_1\,
      CO(1) => \SerdesCntr_reg[4]_i_2__1_n_2\,
      CO(0) => \SerdesCntr_reg[4]_i_2__1_n_3\,
      CYINIT => \SerdesCntr_reg_n_0_[0]\,
      DI(3) => \SerdesCntr_reg_n_0_[4]\,
      DI(2) => \SerdesCntr_reg_n_0_[3]\,
      DI(1) => \SerdesCntr_reg_n_0_[2]\,
      DI(0) => \SerdesCntr_reg_n_0_[1]\,
      O(3) => \SerdesCntr_reg[4]_i_2__1_n_4\,
      O(2) => \SerdesCntr_reg[4]_i_2__1_n_5\,
      O(1) => \SerdesCntr_reg[4]_i_2__1_n_6\,
      O(0) => \SerdesCntr_reg[4]_i_2__1_n_7\,
      S(3) => \SerdesCntr[4]_i_3__1_n_0\,
      S(2) => \SerdesCntr[4]_i_4__1_n_0\,
      S(1) => \SerdesCntr[4]_i_5__1_n_0\,
      S(0) => \SerdesCntr[4]_i_6__1_n_0\
    );
\SerdesCntr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => p_0_in(5),
      Q => \SerdesCntr_reg_n_0_[5]\
    );
\SerdesCntr_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => p_0_in(6),
      Q => \SerdesCntr_reg_n_0_[6]\
    );
\SerdesCntr_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => p_0_in(7),
      Q => \SerdesCntr_reg_n_0_[7]\
    );
\SerdesCntr_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => p_0_in(8),
      Q => \SerdesCntr_reg_n_0_[8]\
    );
\SerdesCntr_reg[8]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \SerdesCntr_reg[4]_i_2__1_n_0\,
      CO(3) => \SerdesCntr_reg[8]_i_2__1_n_0\,
      CO(2) => \SerdesCntr_reg[8]_i_2__1_n_1\,
      CO(1) => \SerdesCntr_reg[8]_i_2__1_n_2\,
      CO(0) => \SerdesCntr_reg[8]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3) => \SerdesCntr_reg_n_0_[8]\,
      DI(2) => \SerdesCntr_reg_n_0_[7]\,
      DI(1) => \SerdesCntr_reg_n_0_[6]\,
      DI(0) => \SerdesCntr_reg_n_0_[5]\,
      O(3) => \SerdesCntr_reg[8]_i_2__1_n_4\,
      O(2) => \SerdesCntr_reg[8]_i_2__1_n_5\,
      O(1) => \SerdesCntr_reg[8]_i_2__1_n_6\,
      O(0) => \SerdesCntr_reg[8]_i_2__1_n_7\,
      S(3) => \SerdesCntr[8]_i_3__1_n_0\,
      S(2) => \SerdesCntr[8]_i_4__1_n_0\,
      S(1) => \SerdesCntr[8]_i_5__1_n_0\,
      S(0) => \SerdesCntr[8]_i_6__1_n_0\
    );
\SerdesCntr_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => p_0_in(9),
      Q => \SerdesCntr_reg_n_0_[9]\
    );
\TimeOutCntr[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFFFFF"
    )
        port map (
      I0 => p_0_in16_in,
      I1 => \^handshakestate_reg[0]_2\,
      I2 => ACK,
      I3 => \^handshakestate_reg[0]_1\,
      I4 => \TimeOutCntr_reg_n_0_[0]\,
      O => \TimeOutCntr[0]_i_1__1_n_0\
    );
\TimeOutCntr[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF1DFF1DFFFF"
    )
        port map (
      I0 => \^handshakestate_reg[0]_1\,
      I1 => ACK,
      I2 => \^handshakestate_reg[0]_2\,
      I3 => p_0_in16_in,
      I4 => \TimeOutCntr_reg_n_0_[1]\,
      I5 => \TimeOutCntr_reg_n_0_[0]\,
      O => \TimeOutCntr[1]_i_1__1_n_0\
    );
\TimeOutCntr[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEB"
    )
        port map (
      I0 => \TimeOutCntr[5]_i_3__1_n_0\,
      I1 => \TimeOutCntr_reg_n_0_[2]\,
      I2 => \TimeOutCntr_reg_n_0_[0]\,
      I3 => \TimeOutCntr_reg_n_0_[1]\,
      O => \TimeOutCntr[2]_i_1__1_n_0\
    );
\TimeOutCntr[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEEEB"
    )
        port map (
      I0 => \TimeOutCntr[5]_i_3__1_n_0\,
      I1 => \TimeOutCntr_reg_n_0_[3]\,
      I2 => \TimeOutCntr_reg_n_0_[1]\,
      I3 => \TimeOutCntr_reg_n_0_[0]\,
      I4 => \TimeOutCntr_reg_n_0_[2]\,
      O => \TimeOutCntr[3]_i_1__1_n_0\
    );
\TimeOutCntr[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAA9"
    )
        port map (
      I0 => \TimeOutCntr_reg_n_0_[4]\,
      I1 => \TimeOutCntr_reg_n_0_[2]\,
      I2 => \TimeOutCntr_reg_n_0_[0]\,
      I3 => \TimeOutCntr_reg_n_0_[1]\,
      I4 => \TimeOutCntr_reg_n_0_[3]\,
      I5 => \TimeOutCntr[5]_i_3__1_n_0\,
      O => \TimeOutCntr[4]_i_1__1_n_0\
    );
\TimeOutCntr[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3E"
    )
        port map (
      I0 => \slv_reg4_reg[2]_1\(1),
      I1 => \^handshakestate_reg[0]_1\,
      I2 => \^handshakestate_reg[0]_2\,
      O => \TimeOutCntr[5]_i_1__1_n_0\
    );
\TimeOutCntr[5]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \TimeOutCntr_reg_n_0_[4]\,
      I1 => \TimeOutCntr[5]_i_3__1_n_0\,
      I2 => \TimeOutCntr_reg_n_0_[3]\,
      I3 => \TimeOutCntr_reg_n_0_[1]\,
      I4 => \TimeOutCntr_reg_n_0_[0]\,
      I5 => \TimeOutCntr_reg_n_0_[2]\,
      O => \TimeOutCntr[5]_i_2__1_n_0\
    );
\TimeOutCntr[5]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF1D"
    )
        port map (
      I0 => \^handshakestate_reg[0]_1\,
      I1 => ACK,
      I2 => \^handshakestate_reg[0]_2\,
      I3 => p_0_in16_in,
      O => \TimeOutCntr[5]_i_3__1_n_0\
    );
\TimeOutCntr_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => \TimeOutCntr[5]_i_1__1_n_0\,
      D => \TimeOutCntr[0]_i_1__1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(1),
      Q => \TimeOutCntr_reg_n_0_[0]\
    );
\TimeOutCntr_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => \TimeOutCntr[5]_i_1__1_n_0\,
      D => \TimeOutCntr[1]_i_1__1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(1),
      Q => \TimeOutCntr_reg_n_0_[1]\
    );
\TimeOutCntr_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => \TimeOutCntr[5]_i_1__1_n_0\,
      D => \TimeOutCntr[2]_i_1__1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(1),
      Q => \TimeOutCntr_reg_n_0_[2]\
    );
\TimeOutCntr_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => \TimeOutCntr[5]_i_1__1_n_0\,
      D => \TimeOutCntr[3]_i_1__1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(1),
      Q => \TimeOutCntr_reg_n_0_[3]\
    );
\TimeOutCntr_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => \TimeOutCntr[5]_i_1__1_n_0\,
      D => \TimeOutCntr[4]_i_1__1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(1),
      Q => \TimeOutCntr_reg_n_0_[4]\
    );
\TimeOutCntr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \TimeOutCntr[5]_i_1__1_n_0\,
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => \TimeOutCntr[5]_i_2__1_n_0\,
      Q => p_0_in16_in
    );
\alignstate[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1A1F0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => p_0_in20_in,
      I2 => \^q\(0),
      I3 => \p_0_in__0\,
      I4 => \alignstate[0]_i_2__1_n_0\,
      I5 => \alignstate[0]_i_3__1_n_0\,
      O => \alignstate[0]_i_1__1_n_0\
    );
\alignstate[0]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \alignstate[0]_i_2__1_n_0\
    );
\alignstate[0]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CCFF0FF000000FA"
    )
        port map (
      I0 => \slv_reg4_reg[2]_1\(0),
      I1 => CO(0),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \alignstate[0]_i_3__1_n_0\
    );
\alignstate[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A888A8A8A888A88"
    )
        port map (
      I0 => \alignstate[1]_i_2__1_n_0\,
      I1 => \alignstate[1]_i_3__1_n_0\,
      I2 => \^q\(2),
      I3 => \alignstate[1]_i_4__1_n_0\,
      I4 => \GenCntr[9]_i_2__1_n_0\,
      I5 => eqOp0_out,
      O => \alignstate[1]_i_1__1_n_0\
    );
\alignstate[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FDF7F0F0FFFFF0"
    )
        port map (
      I0 => p_0_in12_in,
      I1 => p_0_in20_in,
      I2 => \alignstate[1]_i_5__1_n_0\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \^q\(2),
      O => \alignstate[1]_i_2__1_n_0\
    );
\alignstate[1]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2C00FFFF"
    )
        port map (
      I0 => CO(0),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(3),
      O => \alignstate[1]_i_3__1_n_0\
    );
\alignstate[1]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => p_0_in20_in,
      O => \alignstate[1]_i_4__1_n_0\
    );
\alignstate[1]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAABAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => p_0_in12_in,
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^edge_int_or\,
      I5 => \alignstate[1]_i_6__1_n_0\,
      O => \alignstate[1]_i_5__1_n_0\
    );
\alignstate[1]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => \p_0_in__0\,
      O => \alignstate[1]_i_6__1_n_0\
    );
\alignstate[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFEAAAEAAFEAAAEA"
    )
        port map (
      I0 => \alignstate[2]_i_2__1_n_0\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => CO(0),
      O => \alignstate[2]_i_1__1_n_0\
    );
\alignstate[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444445"
    )
        port map (
      I0 => \^q\(3),
      I1 => \alignstate[2]_i_4__1_n_0\,
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \slv_reg4_reg[2]_1\(0),
      O => \alignstate[2]_i_2__1_n_0\
    );
\alignstate[2]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F02000F00020"
    )
        port map (
      I0 => \^edge_int_or\,
      I1 => \p_0_in__0\,
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => p_0_in20_in,
      O => \alignstate[2]_i_4__1_n_0\
    );
\alignstate[3]_i_10__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"557F5555"
    )
        port map (
      I0 => \^end_handshake\,
      I1 => CO(0),
      I2 => \^q\(1),
      I3 => p_0_in20_in,
      I4 => \^q\(2),
      O => \alignstate[3]_i_10__1_n_0\
    );
\alignstate[3]_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0004FFFFFFFF"
    )
        port map (
      I0 => p_0_in20_in,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => eqOp3_out,
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \alignstate[3]_i_11__1_n_0\
    );
\alignstate[3]_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => data_init(0),
      I1 => CTRL_DATA(9),
      O => \alignstate[3]_i_12__1_n_0\
    );
\alignstate[3]_i_13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_init(7),
      I1 => CTRL_DATA(6),
      I2 => CTRL_DATA(8),
      I3 => data_init(9),
      I4 => CTRL_DATA(7),
      I5 => data_init(8),
      O => \alignstate[3]_i_13__1_n_0\
    );
\alignstate[3]_i_14__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_init(5),
      I1 => CTRL_DATA(4),
      I2 => CTRL_DATA(5),
      I3 => data_init(6),
      I4 => CTRL_DATA(3),
      I5 => data_init(4),
      O => \alignstate[3]_i_14__1_n_0\
    );
\alignstate[3]_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_init(3),
      I1 => CTRL_DATA(2),
      I2 => CTRL_DATA(1),
      I3 => data_init(2),
      I4 => CTRL_DATA(0),
      I5 => data_init(1),
      O => \alignstate[3]_i_15__1_n_0\
    );
\alignstate[3]_i_16__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => data_init(1),
      I1 => CTRL_DATA(9),
      O => \alignstate[3]_i_16__1_n_0\
    );
\alignstate[3]_i_17__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_init(8),
      I1 => CTRL_DATA(6),
      I2 => CTRL_DATA(8),
      I3 => data_init(0),
      I4 => CTRL_DATA(7),
      I5 => data_init(9),
      O => \alignstate[3]_i_17__1_n_0\
    );
\alignstate[3]_i_18__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_init(6),
      I1 => CTRL_DATA(4),
      I2 => CTRL_DATA(5),
      I3 => data_init(7),
      I4 => CTRL_DATA(3),
      I5 => data_init(5),
      O => \alignstate[3]_i_18__1_n_0\
    );
\alignstate[3]_i_19__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => data_init(3),
      I1 => CTRL_DATA(1),
      I2 => CTRL_DATA(2),
      I3 => data_init(4),
      I4 => CTRL_DATA(0),
      I5 => data_init(2),
      O => \alignstate[3]_i_19__1_n_0\
    );
\alignstate[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE0"
    )
        port map (
      I0 => \^q\(0),
      I1 => \alignstate[3]_i_3__1_n_0\,
      I2 => \alignstate[3]_i_4__1_n_0\,
      I3 => \alignstate[3]_i_5__1_n_0\,
      I4 => \alignstate[3]_i_6__1_n_0\,
      O => alignstate
    );
\alignstate[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEAE0000"
    )
        port map (
      I0 => \^q\(0),
      I1 => eqOp2_out,
      I2 => \^q\(1),
      I3 => eqOp0_out,
      I4 => \GenCntr[9]_i_4__1_n_0\,
      I5 => \alignstate[3]_i_9__1_n_0\,
      O => \alignstate[3]_i_2__1_n_0\
    );
\alignstate[3]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEFFFEEE"
    )
        port map (
      I0 => p_0_in12_in,
      I1 => \^q\(2),
      I2 => eqOp0_out,
      I3 => \^q\(1),
      I4 => eqOp2_out,
      I5 => \alignstate[3]_i_10__1_n_0\,
      O => \alignstate[3]_i_3__1_n_0\
    );
\alignstate[3]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAA0000"
    )
        port map (
      I0 => \^q\(2),
      I1 => p_0_in20_in,
      I2 => \GenCntr[15]_i_10__1_n_0\,
      I3 => \^end_handshake\,
      I4 => \^q\(3),
      O => \alignstate[3]_i_4__1_n_0\
    );
\alignstate[3]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111000001110"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^start_align_i\,
      I4 => \^q\(0),
      I5 => \^end_handshake\,
      O => \alignstate[3]_i_5__1_n_0\
    );
\alignstate[3]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFE0FF"
    )
        port map (
      I0 => neqOp,
      I1 => p_0_in20_in,
      I2 => \^end_handshake\,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \alignstate[3]_i_11__1_n_0\,
      O => \alignstate[3]_i_6__1_n_0\
    );
\alignstate[3]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CFF0000F0000005"
    )
        port map (
      I0 => \slv_reg4_reg[2]_1\(0),
      I1 => CO(0),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \alignstate[3]_i_9__1_n_0\
    );
\alignstate_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => alignstate,
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => \alignstate[0]_i_1__1_n_0\,
      Q => \^q\(0)
    );
\alignstate_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => alignstate,
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => \alignstate[1]_i_1__1_n_0\,
      Q => \^q\(1)
    );
\alignstate_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => alignstate,
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => \alignstate[2]_i_1__1_n_0\,
      Q => \^q\(2)
    );
\alignstate_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => alignstate,
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => \alignstate[3]_i_2__1_n_0\,
      Q => \^q\(3)
    );
\alignstate_reg[3]_i_7__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => eqOp2_out,
      CO(2) => \alignstate_reg[3]_i_7__1_n_1\,
      CO(1) => \alignstate_reg[3]_i_7__1_n_2\,
      CO(0) => \alignstate_reg[3]_i_7__1_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_alignstate_reg[3]_i_7__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \alignstate[3]_i_12__1_n_0\,
      S(2) => \alignstate[3]_i_13__1_n_0\,
      S(1) => \alignstate[3]_i_14__1_n_0\,
      S(0) => \alignstate[3]_i_15__1_n_0\
    );
\alignstate_reg[3]_i_8__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => eqOp0_out,
      CO(2) => \alignstate_reg[3]_i_8__1_n_1\,
      CO(1) => \alignstate_reg[3]_i_8__1_n_2\,
      CO(0) => \alignstate_reg[3]_i_8__1_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_alignstate_reg[3]_i_8__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \alignstate[3]_i_16__1_n_0\,
      S(2) => \alignstate[3]_i_17__1_n_0\,
      S(1) => \alignstate[3]_i_18__1_n_0\,
      S(0) => \alignstate[3]_i_19__1_n_0\
    );
busy_align_i_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => start_align_i_reg_0,
      Q => \^busy_align_i\
    );
\compare_reg[0][9]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__4\(0),
      D => \slv_reg5_reg[9]\(3),
      Q => \compare_reg[0]_5\(9)
    );
\compare_reg[1][9]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__4\(0),
      D => \slv_reg5_reg[9]\(2),
      Q => \compare_reg[1]_4\(9)
    );
\compare_reg[2][9]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__4\(0),
      D => \slv_reg5_reg[9]\(1),
      Q => \compare_reg[2]_3\(9)
    );
\compare_reg[3][9]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__4\(0),
      D => \slv_reg5_reg[9]\(0),
      Q => \compare_reg[3]_2\(9)
    );
\compare_reg[4][9]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__4\(0),
      D => \slv_reg5_reg[9]\(9),
      Q => \compare_reg[4]_9\(9)
    );
\compare_reg[5][9]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__4\(0),
      D => \slv_reg5_reg[9]\(8),
      Q => \compare_reg[5]_8\(9)
    );
\compare_reg[6][9]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__4\(0),
      D => \slv_reg5_reg[9]\(7),
      Q => \compare_reg[6]_7\(9)
    );
\compare_reg[7][9]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__4\(0),
      D => \slv_reg5_reg[9]\(6),
      Q => \compare_reg[7]_6\(9)
    );
\compare_reg[8][9]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__4\(0),
      D => \slv_reg5_reg[9]\(5),
      Q => \^ctrl_sampleinlastbit_i_reg_1\
    );
\compare_reg[9][9]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__4\(0),
      D => \slv_reg5_reg[9]\(4),
      Q => \^ctrl_sampleinlastbit_i_reg_0\
    );
\data_init[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \^edge_int_or\,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \p_0_in__0\,
      I5 => \^q\(0),
      O => edge_init
    );
\data_init_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AR(1),
      D => CTRL_DATA(0),
      Q => data_init(0)
    );
\data_init_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AR(0),
      D => CTRL_DATA(1),
      Q => data_init(1)
    );
\data_init_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AR(1),
      D => CTRL_DATA(2),
      Q => data_init(2)
    );
\data_init_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AR(1),
      D => CTRL_DATA(3),
      Q => data_init(3)
    );
\data_init_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AR(1),
      D => CTRL_DATA(4),
      Q => data_init(4)
    );
\data_init_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AR(1),
      D => CTRL_DATA(5),
      Q => data_init(5)
    );
\data_init_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AR(1),
      D => CTRL_DATA(6),
      Q => data_init(6)
    );
\data_init_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AR(1),
      D => CTRL_DATA(7),
      Q => data_init(7)
    );
\data_init_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AR(1),
      D => CTRL_DATA(8),
      Q => data_init(8)
    );
\data_init_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AR(1),
      D => CTRL_DATA(9),
      Q => data_init(9)
    );
\edge_init_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AS(0),
      D => D(0),
      Q => \edge_init_reg_n_0_[0]\
    );
\edge_init_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AS(0),
      D => D(1),
      Q => \edge_init_reg_n_0_[1]\
    );
\edge_init_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AS(0),
      D => D(2),
      Q => \edge_init_reg_n_0_[2]\
    );
\edge_init_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AS(0),
      D => D(3),
      Q => \edge_init_reg_n_0_[3]\
    );
\edge_init_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AS(0),
      D => D(4),
      Q => \edge_init_reg_n_0_[4]\
    );
\edge_init_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AS(0),
      D => D(5),
      Q => \edge_init_reg_n_0_[5]\
    );
\edge_init_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AS(0),
      D => D(6),
      Q => \edge_init_reg_n_0_[6]\
    );
\edge_init_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AS(0),
      D => D(7),
      Q => \edge_init_reg_n_0_[7]\
    );
\edge_init_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AS(0),
      D => D(8),
      Q => \edge_init_reg_n_0_[8]\
    );
\edge_init_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => edge_init,
      CLR => AR(0),
      D => D(9),
      Q => \GenCntr_reg[1]_0\(0)
    );
edge_int_or_reg: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => '1',
      D => edge_int_or_reg_0,
      Q => \^edge_int_or\,
      R => '0'
    );
edge_tmp_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vita_clk,
      CE => '1',
      D => start_handshake_reg_0,
      Q => edge_tmp,
      R => '0'
    );
\end_handshake_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4064"
    )
        port map (
      I0 => \^handshakestate_reg[0]_1\,
      I1 => \^handshakestate_reg[0]_2\,
      I2 => p_0_in16_in,
      I3 => ACK,
      O => \end_handshake_i_1__1_n_0\
    );
end_handshake_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => \end_handshake_i_1__1_n_0\,
      Q => \^end_handshake\
    );
\handshakestate[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005702"
    )
        port map (
      I0 => \^handshakestate_reg[0]_1\,
      I1 => ACK,
      I2 => p_0_in16_in,
      I3 => \^handshakestate_reg[0]_0\,
      I4 => \^handshakestate_reg[0]_2\,
      O => \handshakestate[0]_i_1__1_n_0\
    );
\handshakestate[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0488"
    )
        port map (
      I0 => \^handshakestate_reg[0]_1\,
      I1 => ACK,
      I2 => p_0_in16_in,
      I3 => \^handshakestate_reg[0]_2\,
      O => \handshakestate[1]_i_1__1_n_0\
    );
\handshakestate_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => \handshakestate[0]_i_1__1_n_0\,
      Q => \^handshakestate_reg[0]_1\
    );
\handshakestate_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => \handshakestate[1]_i_1__1_n_0\,
      Q => \^handshakestate_reg[0]_2\
    );
\retrycntr[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(2),
      I1 => \retrycntr_reg_n_0_[0]\,
      O => \retrycntr[0]_i_1__1_n_0\
    );
\retrycntr[10]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \retrycntr_reg[12]_i_2__1_n_6\,
      I1 => \^q\(2),
      O => \retrycntr[10]_i_1__1_n_0\
    );
\retrycntr[11]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \retrycntr_reg[12]_i_2__1_n_5\,
      I1 => \^q\(2),
      O => \retrycntr[11]_i_1__1_n_0\
    );
\retrycntr[12]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \retrycntr_reg[12]_i_2__1_n_4\,
      I1 => \^q\(2),
      O => \retrycntr[12]_i_1__1_n_0\
    );
\retrycntr[12]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[12]\,
      O => \retrycntr[12]_i_3__1_n_0\
    );
\retrycntr[12]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[11]\,
      O => \retrycntr[12]_i_4__1_n_0\
    );
\retrycntr[12]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[10]\,
      O => \retrycntr[12]_i_5__1_n_0\
    );
\retrycntr[12]_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[9]\,
      O => \retrycntr[12]_i_6__1_n_0\
    );
\retrycntr[13]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \retrycntr_reg[15]_i_6__1_n_7\,
      I1 => \^q\(2),
      O => \retrycntr[13]_i_1__1_n_0\
    );
\retrycntr[14]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \retrycntr_reg[15]_i_6__1_n_6\,
      I1 => \^q\(2),
      O => \retrycntr[14]_i_1__1_n_0\
    );
\retrycntr[15]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0044C044"
    )
        port map (
      I0 => \retrycntr[15]_i_3__1_n_0\,
      I1 => \alignstate[0]_i_2__1_n_0\,
      I2 => p_0_in20_in,
      I3 => \^q\(1),
      I4 => \retrycntr[15]_i_4__1_n_0\,
      I5 => \retrycntr[15]_i_5__1_n_0\,
      O => retrycntr
    );
\retrycntr[15]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \retrycntr_reg[15]_i_6__1_n_5\,
      O => \retrycntr[15]_i_2__1_n_0\
    );
\retrycntr[15]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE2EEEEE"
    )
        port map (
      I0 => \p_0_in__0\,
      I1 => \^q\(0),
      I2 => \^end_handshake\,
      I3 => p_0_in20_in,
      I4 => neqOp,
      O => \retrycntr[15]_i_3__1_n_0\
    );
\retrycntr[15]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in12_in,
      I1 => \^q\(0),
      O => \retrycntr[15]_i_4__1_n_0\
    );
\retrycntr[15]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^start_align_i\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(3),
      O => \retrycntr[15]_i_5__1_n_0\
    );
\retrycntr[15]_i_7__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \p_0_in__0\,
      O => \retrycntr[15]_i_7__1_n_0\
    );
\retrycntr[15]_i_8__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[14]\,
      O => \retrycntr[15]_i_8__1_n_0\
    );
\retrycntr[15]_i_9__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[13]\,
      O => \retrycntr[15]_i_9__1_n_0\
    );
\retrycntr[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \retrycntr_reg[4]_i_2__1_n_7\,
      O => \retrycntr[1]_i_1__1_n_0\
    );
\retrycntr[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \retrycntr_reg[4]_i_2__1_n_6\,
      I1 => \^q\(2),
      O => \retrycntr[2]_i_1__1_n_0\
    );
\retrycntr[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \retrycntr_reg[4]_i_2__1_n_5\,
      I1 => \^q\(2),
      O => \retrycntr[3]_i_1__1_n_0\
    );
\retrycntr[4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \retrycntr_reg[4]_i_2__1_n_4\,
      I1 => \^q\(2),
      O => \retrycntr[4]_i_1__1_n_0\
    );
\retrycntr[4]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[4]\,
      O => \retrycntr[4]_i_3__1_n_0\
    );
\retrycntr[4]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[3]\,
      O => \retrycntr[4]_i_4__1_n_0\
    );
\retrycntr[4]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[2]\,
      O => \retrycntr[4]_i_5__1_n_0\
    );
\retrycntr[4]_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[1]\,
      O => \retrycntr[4]_i_6__1_n_0\
    );
\retrycntr[5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \retrycntr_reg[8]_i_2__1_n_7\,
      I1 => \^q\(2),
      O => \retrycntr[5]_i_1__1_n_0\
    );
\retrycntr[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \retrycntr_reg[8]_i_2__1_n_6\,
      I1 => \^q\(2),
      O => \retrycntr[6]_i_1__1_n_0\
    );
\retrycntr[7]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \retrycntr_reg[8]_i_2__1_n_5\,
      I1 => \^q\(2),
      O => \retrycntr[7]_i_1__1_n_0\
    );
\retrycntr[8]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \retrycntr_reg[8]_i_2__1_n_4\,
      I1 => \^q\(2),
      O => \retrycntr[8]_i_1__1_n_0\
    );
\retrycntr[8]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[8]\,
      O => \retrycntr[8]_i_3__1_n_0\
    );
\retrycntr[8]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[7]\,
      O => \retrycntr[8]_i_4__1_n_0\
    );
\retrycntr[8]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[6]\,
      O => \retrycntr[8]_i_5__1_n_0\
    );
\retrycntr[8]_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \retrycntr_reg_n_0_[5]\,
      O => \retrycntr[8]_i_6__1_n_0\
    );
\retrycntr[9]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \retrycntr_reg[12]_i_2__1_n_7\,
      I1 => \^q\(2),
      O => \retrycntr[9]_i_1__1_n_0\
    );
\retrycntr_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[0]_i_1__1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__4\(0),
      Q => \retrycntr_reg_n_0_[0]\
    );
\retrycntr_reg[10]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[10]_i_1__1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(1),
      Q => \retrycntr_reg_n_0_[10]\
    );
\retrycntr_reg[11]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[11]_i_1__1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(1),
      Q => \retrycntr_reg_n_0_[11]\
    );
\retrycntr_reg[12]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[12]_i_1__1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(1),
      Q => \retrycntr_reg_n_0_[12]\
    );
\retrycntr_reg[12]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \retrycntr_reg[8]_i_2__1_n_0\,
      CO(3) => \retrycntr_reg[12]_i_2__1_n_0\,
      CO(2) => \retrycntr_reg[12]_i_2__1_n_1\,
      CO(1) => \retrycntr_reg[12]_i_2__1_n_2\,
      CO(0) => \retrycntr_reg[12]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3) => \retrycntr_reg_n_0_[12]\,
      DI(2) => \retrycntr_reg_n_0_[11]\,
      DI(1) => \retrycntr_reg_n_0_[10]\,
      DI(0) => \retrycntr_reg_n_0_[9]\,
      O(3) => \retrycntr_reg[12]_i_2__1_n_4\,
      O(2) => \retrycntr_reg[12]_i_2__1_n_5\,
      O(1) => \retrycntr_reg[12]_i_2__1_n_6\,
      O(0) => \retrycntr_reg[12]_i_2__1_n_7\,
      S(3) => \retrycntr[12]_i_3__1_n_0\,
      S(2) => \retrycntr[12]_i_4__1_n_0\,
      S(1) => \retrycntr[12]_i_5__1_n_0\,
      S(0) => \retrycntr[12]_i_6__1_n_0\
    );
\retrycntr_reg[13]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[13]_i_1__1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(1),
      Q => \retrycntr_reg_n_0_[13]\
    );
\retrycntr_reg[14]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[14]_i_1__1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(1),
      Q => \retrycntr_reg_n_0_[14]\
    );
\retrycntr_reg[15]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[15]_i_2__1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__4\(0),
      Q => \p_0_in__0\
    );
\retrycntr_reg[15]_i_6__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \retrycntr_reg[12]_i_2__1_n_0\,
      CO(3 downto 2) => \NLW_retrycntr_reg[15]_i_6__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \retrycntr_reg[15]_i_6__1_n_2\,
      CO(0) => \retrycntr_reg[15]_i_6__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \retrycntr_reg_n_0_[14]\,
      DI(0) => \retrycntr_reg_n_0_[13]\,
      O(3) => \NLW_retrycntr_reg[15]_i_6__1_O_UNCONNECTED\(3),
      O(2) => \retrycntr_reg[15]_i_6__1_n_5\,
      O(1) => \retrycntr_reg[15]_i_6__1_n_6\,
      O(0) => \retrycntr_reg[15]_i_6__1_n_7\,
      S(3) => '0',
      S(2) => \retrycntr[15]_i_7__1_n_0\,
      S(1) => \retrycntr[15]_i_8__1_n_0\,
      S(0) => \retrycntr[15]_i_9__1_n_0\
    );
\retrycntr_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[1]_i_1__1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(0),
      Q => \retrycntr_reg_n_0_[1]\
    );
\retrycntr_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[2]_i_1__1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(0),
      Q => \retrycntr_reg_n_0_[2]\
    );
\retrycntr_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[3]_i_1__1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(0),
      Q => \retrycntr_reg_n_0_[3]\
    );
\retrycntr_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[4]_i_1__1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(0),
      Q => \retrycntr_reg_n_0_[4]\
    );
\retrycntr_reg[4]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \retrycntr_reg[4]_i_2__1_n_0\,
      CO(2) => \retrycntr_reg[4]_i_2__1_n_1\,
      CO(1) => \retrycntr_reg[4]_i_2__1_n_2\,
      CO(0) => \retrycntr_reg[4]_i_2__1_n_3\,
      CYINIT => \retrycntr_reg_n_0_[0]\,
      DI(3) => \retrycntr_reg_n_0_[4]\,
      DI(2) => \retrycntr_reg_n_0_[3]\,
      DI(1) => \retrycntr_reg_n_0_[2]\,
      DI(0) => \retrycntr_reg_n_0_[1]\,
      O(3) => \retrycntr_reg[4]_i_2__1_n_4\,
      O(2) => \retrycntr_reg[4]_i_2__1_n_5\,
      O(1) => \retrycntr_reg[4]_i_2__1_n_6\,
      O(0) => \retrycntr_reg[4]_i_2__1_n_7\,
      S(3) => \retrycntr[4]_i_3__1_n_0\,
      S(2) => \retrycntr[4]_i_4__1_n_0\,
      S(1) => \retrycntr[4]_i_5__1_n_0\,
      S(0) => \retrycntr[4]_i_6__1_n_0\
    );
\retrycntr_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[5]_i_1__1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(1),
      Q => \retrycntr_reg_n_0_[5]\
    );
\retrycntr_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[6]_i_1__1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(1),
      Q => \retrycntr_reg_n_0_[6]\
    );
\retrycntr_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[7]_i_1__1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(1),
      Q => \retrycntr_reg_n_0_[7]\
    );
\retrycntr_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[8]_i_1__1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(1),
      Q => \retrycntr_reg_n_0_[8]\
    );
\retrycntr_reg[8]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \retrycntr_reg[4]_i_2__1_n_0\,
      CO(3) => \retrycntr_reg[8]_i_2__1_n_0\,
      CO(2) => \retrycntr_reg[8]_i_2__1_n_1\,
      CO(1) => \retrycntr_reg[8]_i_2__1_n_2\,
      CO(0) => \retrycntr_reg[8]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3) => \retrycntr_reg_n_0_[8]\,
      DI(2) => \retrycntr_reg_n_0_[7]\,
      DI(1) => \retrycntr_reg_n_0_[6]\,
      DI(0) => \retrycntr_reg_n_0_[5]\,
      O(3) => \retrycntr_reg[8]_i_2__1_n_4\,
      O(2) => \retrycntr_reg[8]_i_2__1_n_5\,
      O(1) => \retrycntr_reg[8]_i_2__1_n_6\,
      O(0) => \retrycntr_reg[8]_i_2__1_n_7\,
      S(3) => \retrycntr[8]_i_3__1_n_0\,
      S(2) => \retrycntr[8]_i_4__1_n_0\,
      S(1) => \retrycntr[8]_i_5__1_n_0\,
      S(0) => \retrycntr[8]_i_6__1_n_0\
    );
\retrycntr_reg[9]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => retrycntr,
      D => \retrycntr[9]_i_1__1_n_0\,
      PRE => \slv_reg4_reg[0]_rep__6\(1),
      Q => \retrycntr_reg_n_0_[9]\
    );
\selector[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^serdesseqstate_reg[0]_2\,
      I1 => \^selector_reg[0]_0\,
      O => \selector[0]_i_1__1_n_0\
    );
\selector_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => selector,
      CLR => \slv_reg4_reg[0]_rep__4\(0),
      D => \selector[0]_i_1__1_n_0\,
      Q => \^selector_reg[0]_0\
    );
\serdesseqstate[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F433F400"
    )
        port map (
      I0 => \^serdesseqstate_reg[0]_0\(0),
      I1 => \^serdesseqstate_reg[0]_1\,
      I2 => \^busy_align_i\,
      I3 => \^serdesseqstate_reg[0]_2\,
      I4 => \slv_reg4_reg[2]_1\(1),
      O => \serdesseqstate[0]_i_1__1_n_0\
    );
\serdesseqstate[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DA"
    )
        port map (
      I0 => \^serdesseqstate_reg[0]_1\,
      I1 => \^busy_align_i\,
      I2 => \^serdesseqstate_reg[0]_2\,
      O => \serdesseqstate[1]_i_1__1_n_0\
    );
\serdesseqstate_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => \serdesseqstate[0]_i_1__1_n_0\,
      Q => \^serdesseqstate_reg[0]_1\
    );
\serdesseqstate_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => \serdesseqstate[1]_i_1__1_n_0\,
      Q => \^serdesseqstate_reg[0]_2\
    );
start_align_i_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => selector,
      Q => \^start_align_i\
    );
\start_handshake_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \start_handshake_i_2__1_n_0\,
      I1 => \^q\(3),
      I2 => \start_handshake_i_3__1_n_0\,
      O => start_handshake
    );
\start_handshake_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A8A8A88"
    )
        port map (
      I0 => \start_handshake_i_4__1_n_0\,
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^start_align_i\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \start_handshake_i_2__1_n_0\
    );
\start_handshake_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"031F5F3F00005000"
    )
        port map (
      I0 => CO(0),
      I1 => p_0_in20_in,
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^end_handshake\,
      O => \start_handshake_i_3__1_n_0\
    );
\start_handshake_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF5F55F557777"
    )
        port map (
      I0 => \^q\(2),
      I1 => \p_0_in__0\,
      I2 => p_0_in20_in,
      I3 => \^end_handshake\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \start_handshake_i_4__1_n_0\
    );
start_handshake_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => start_handshake,
      Q => \^handshakestate_reg[0]_0\
    );
\windowcount[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \windowcount_reg_n_0_[0]\,
      O => \windowcount[0]_i_1__1_n_0\
    );
\windowcount[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \windowcount_reg_n_0_[0]\,
      I1 => \windowcount_reg_n_0_[1]\,
      I2 => \^q\(3),
      O => \windowcount[1]_i_1__1_n_0\
    );
\windowcount[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \^q\(3),
      I1 => \windowcount_reg_n_0_[1]\,
      I2 => \windowcount_reg_n_0_[0]\,
      I3 => \windowcount_reg_n_0_[2]\,
      O => \windowcount[2]_i_1__1_n_0\
    );
\windowcount[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \windowcount_reg_n_0_[0]\,
      I2 => \windowcount_reg_n_0_[1]\,
      I3 => \windowcount_reg_n_0_[2]\,
      I4 => \windowcount_reg_n_0_[3]\,
      O => \windowcount[3]_i_1__1_n_0\
    );
\windowcount[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \windowcount_reg_n_0_[0]\,
      I2 => \windowcount_reg_n_0_[1]\,
      I3 => \windowcount_reg_n_0_[3]\,
      I4 => \windowcount_reg_n_0_[2]\,
      I5 => \windowcount_reg_n_0_[4]\,
      O => \windowcount[4]_i_1__1_n_0\
    );
\windowcount[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAAAAAA20000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \windowcount[5]_i_2__1_n_0\,
      I2 => \windowcount_reg_n_0_[1]\,
      I3 => \windowcount_reg_n_0_[0]\,
      I4 => \windowcount_reg_n_0_[4]\,
      I5 => \windowcount_reg_n_0_[5]\,
      O => \windowcount[5]_i_1__1_n_0\
    );
\windowcount[5]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \windowcount_reg_n_0_[2]\,
      I1 => \windowcount_reg_n_0_[3]\,
      O => \windowcount[5]_i_2__1_n_0\
    );
\windowcount[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \^q\(3),
      I1 => \windowcount[9]_i_5__1_n_0\,
      I2 => \windowcount_reg_n_0_[6]\,
      O => \windowcount[6]_i_1__1_n_0\
    );
\windowcount[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A20"
    )
        port map (
      I0 => \^q\(3),
      I1 => \windowcount[9]_i_5__1_n_0\,
      I2 => \windowcount_reg_n_0_[6]\,
      I3 => \windowcount_reg_n_0_[7]\,
      O => \windowcount[7]_i_1__1_n_0\
    );
\windowcount[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA2A0080"
    )
        port map (
      I0 => \^q\(3),
      I1 => \windowcount_reg_n_0_[7]\,
      I2 => \windowcount_reg_n_0_[6]\,
      I3 => \windowcount[9]_i_5__1_n_0\,
      I4 => \windowcount_reg_n_0_[8]\,
      O => \windowcount[8]_i_1__1_n_0\
    );
\windowcount[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F880088"
    )
        port map (
      I0 => \windowcount[9]_i_3__1_n_0\,
      I1 => \^start_align_i\,
      I2 => \windowcount[9]_i_4__1_n_0\,
      I3 => \^q\(3),
      I4 => \^end_handshake\,
      I5 => \^q\(2),
      O => windowcount
    );
\windowcount[9]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AAAAAA08000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \windowcount_reg_n_0_[8]\,
      I2 => \windowcount[9]_i_5__1_n_0\,
      I3 => \windowcount_reg_n_0_[6]\,
      I4 => \windowcount_reg_n_0_[7]\,
      I5 => \windowcount_reg_n_0_[9]\,
      O => \windowcount[9]_i_2__1_n_0\
    );
\windowcount[9]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \windowcount[9]_i_3__1_n_0\
    );
\windowcount[9]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEE0FFF"
    )
        port map (
      I0 => p_0_in12_in,
      I1 => eqOp0_out,
      I2 => p_0_in20_in,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \windowcount[9]_i_4__1_n_0\
    );
\windowcount[9]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \windowcount_reg_n_0_[4]\,
      I1 => \windowcount_reg_n_0_[0]\,
      I2 => \windowcount_reg_n_0_[1]\,
      I3 => \windowcount_reg_n_0_[3]\,
      I4 => \windowcount_reg_n_0_[2]\,
      I5 => \windowcount_reg_n_0_[5]\,
      O => \windowcount[9]_i_5__1_n_0\
    );
\windowcount_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => windowcount,
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => \windowcount[0]_i_1__1_n_0\,
      Q => \windowcount_reg_n_0_[0]\
    );
\windowcount_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => windowcount,
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => \windowcount[1]_i_1__1_n_0\,
      Q => \windowcount_reg_n_0_[1]\
    );
\windowcount_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => windowcount,
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => \windowcount[2]_i_1__1_n_0\,
      Q => \windowcount_reg_n_0_[2]\
    );
\windowcount_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => windowcount,
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => \windowcount[3]_i_1__1_n_0\,
      Q => \windowcount_reg_n_0_[3]\
    );
\windowcount_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => windowcount,
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => \windowcount[4]_i_1__1_n_0\,
      Q => \windowcount_reg_n_0_[4]\
    );
\windowcount_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => windowcount,
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => \windowcount[5]_i_1__1_n_0\,
      Q => \windowcount_reg_n_0_[5]\
    );
\windowcount_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => windowcount,
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => \windowcount[6]_i_1__1_n_0\,
      Q => \windowcount_reg_n_0_[6]\
    );
\windowcount_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => windowcount,
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => \windowcount[7]_i_1__1_n_0\,
      Q => \windowcount_reg_n_0_[7]\
    );
\windowcount_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => windowcount,
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => \windowcount[8]_i_1__1_n_0\,
      Q => \windowcount_reg_n_0_[8]\
    );
\windowcount_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => windowcount,
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => \windowcount[9]_i_2__1_n_0\,
      Q => \windowcount_reg_n_0_[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_iserdes_core is
  port (
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    PAR_DATAIN : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \out\ : out STD_LOGIC;
    io_vita_data_p : in STD_LOGIC_VECTOR ( 0 to 0 );
    io_vita_data_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLKDIV : in STD_LOGIC;
    \nomuxgen.IODELAY_CE_reg[0]\ : in STD_LOGIC;
    \nomuxgen.IODELAY_INC_reg[0]\ : in STD_LOGIC;
    \nomuxgen.IODELAY_ISERDES_RESET_reg[0]\ : in STD_LOGIC;
    \nomuxgen.ISERDES_BITSLIP_reg[0]\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    CLKB : in STD_LOGIC;
    vita_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    FIFO_RESET : in STD_LOGIC;
    FIFO_WREN : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_iserdes_core : entity is "iserdes_core";
end design_1_onsemi_vita_cam_0_0_iserdes_core;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_iserdes_core is
  signal \^d\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal FIFO_FULL : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of FIFO_FULL : signal is "yes";
  attribute S : boolean;
  attribute S of FIFO_FULL : signal is std.standard.true;
  signal SHIFT_TO_SLAVE1 : STD_LOGIC;
  signal SHIFT_TO_SLAVE2 : STD_LOGIC;
  signal SerialIn : STD_LOGIC;
  signal SerialIoDelayOut : STD_LOGIC;
  signal \NLW_IDELAY_K7_GEN.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_MASTER_ISERDES_K7_GEN.Master_iserdes_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_fifogen.blockramgen.FIFO18_inst_ALMOSTEMPTY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_fifogen.blockramgen.FIFO18_inst_ALMOSTFULL_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_fifogen.blockramgen.FIFO18_inst_RDERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_fifogen.blockramgen.FIFO18_inst_WRERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_fifogen.blockramgen.FIFO18_inst_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_fifogen.blockramgen.FIFO18_inst_DIP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_fifogen.blockramgen.FIFO18_inst_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 10 );
  signal \NLW_fifogen.blockramgen.FIFO18_inst_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_fifogen.blockramgen.FIFO18_inst_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \NLW_fifogen.blockramgen.FIFO18_inst_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of IBUFDS_inst : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE : string;
  attribute IBUF_DELAY_VALUE of IBUFDS_inst : label is "0";
  attribute IFD_DELAY_VALUE : string;
  attribute IFD_DELAY_VALUE of IBUFDS_inst : label is "AUTO";
  attribute box_type : string;
  attribute box_type of IBUFDS_inst : label is "PRIMITIVE";
  attribute box_type of \IDELAY_K7_GEN.IDELAYE2_inst\ : label is "PRIMITIVE";
  attribute box_type of \MASTER_ISERDES_K7_GEN.Master_iserdes\ : label is "PRIMITIVE";
  attribute box_type of \Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \fifogen.blockramgen.FIFO18_inst\ : label is "FIFO18";
  attribute box_type of \fifogen.blockramgen.FIFO18_inst\ : label is "PRIMITIVE";
begin
  D(9 downto 0) <= \^d\(9 downto 0);
IBUFDS_inst: unisim.vcomponents.IBUFDS
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => io_vita_data_p(0),
      IB => io_vita_data_n(0),
      O => SerialIn
    );
\IDELAY_K7_GEN.IDELAYE2_inst\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => CLKDIV,
      CE => \nomuxgen.IODELAY_CE_reg[0]\,
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => B"00000",
      CNTVALUEOUT(4 downto 0) => \NLW_IDELAY_K7_GEN.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => SerialIoDelayOut,
      IDATAIN => SerialIn,
      INC => \nomuxgen.IODELAY_INC_reg[0]\,
      LD => \nomuxgen.IODELAY_ISERDES_RESET_reg[0]\,
      LDPIPEEN => '0',
      REGRST => '0'
    );
\MASTER_ISERDES_K7_GEN.Master_iserdes\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 10,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "NETWORKING",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => \nomuxgen.ISERDES_BITSLIP_reg[0]\,
      CE1 => '1',
      CE2 => '1',
      CLK => CLK,
      CLKB => CLKB,
      CLKDIV => CLKDIV,
      CLKDIVP => '0',
      D => '0',
      DDLY => SerialIoDelayOut,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_MASTER_ISERDES_K7_GEN.Master_iserdes_O_UNCONNECTED\,
      OCLK => '0',
      OCLKB => '0',
      OFB => '0',
      Q1 => \^d\(0),
      Q2 => \^d\(1),
      Q3 => \^d\(2),
      Q4 => \^d\(3),
      Q5 => \^d\(4),
      Q6 => \^d\(5),
      Q7 => \^d\(6),
      Q8 => \^d\(7),
      RST => \nomuxgen.IODELAY_ISERDES_RESET_reg[0]\,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => SHIFT_TO_SLAVE1,
      SHIFTOUT2 => SHIFT_TO_SLAVE2
    );
\Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 10,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "NETWORKING",
      IOBDELAY => "NONE",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "SLAVE",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => \nomuxgen.ISERDES_BITSLIP_reg[0]\,
      CE1 => '1',
      CE2 => '1',
      CLK => CLK,
      CLKB => CLKB,
      CLKDIV => CLKDIV,
      CLKDIVP => '0',
      D => '0',
      DDLY => '0',
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_O_UNCONNECTED\,
      OCLK => '0',
      OCLKB => '0',
      OFB => '0',
      Q1 => \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q1_UNCONNECTED\,
      Q2 => \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q2_UNCONNECTED\,
      Q3 => \^d\(8),
      Q4 => \^d\(9),
      Q5 => \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q5_UNCONNECTED\,
      Q6 => \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q6_UNCONNECTED\,
      Q7 => \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q7_UNCONNECTED\,
      Q8 => \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q8_UNCONNECTED\,
      RST => \nomuxgen.IODELAY_ISERDES_RESET_reg[0]\,
      SHIFTIN1 => SHIFT_TO_SLAVE1,
      SHIFTIN2 => SHIFT_TO_SLAVE2,
      SHIFTOUT1 => \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_SHIFTOUT2_UNCONNECTED\
    );
\fifogen.blockramgen.FIFO18_inst\: unisim.vcomponents.FIFO18E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0080",
      ALMOST_FULL_OFFSET => X"0080",
      DATA_WIDTH => 18,
      DO_REG => 1,
      EN_SYN => false,
      FIFO_MODE => "FIFO18",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000",
      SRVAL => X"000000000"
    )
        port map (
      ALMOSTEMPTY => \NLW_fifogen.blockramgen.FIFO18_inst_ALMOSTEMPTY_UNCONNECTED\,
      ALMOSTFULL => \NLW_fifogen.blockramgen.FIFO18_inst_ALMOSTFULL_UNCONNECTED\,
      DI(31 downto 16) => \NLW_fifogen.blockramgen.FIFO18_inst_DI_UNCONNECTED\(31 downto 16),
      DI(15 downto 10) => B"000000",
      DI(9 downto 0) => \^d\(9 downto 0),
      DIP(3 downto 2) => \NLW_fifogen.blockramgen.FIFO18_inst_DIP_UNCONNECTED\(3 downto 2),
      DIP(1 downto 0) => B"00",
      DO(31 downto 10) => \NLW_fifogen.blockramgen.FIFO18_inst_DO_UNCONNECTED\(31 downto 10),
      DO(9 downto 0) => PAR_DATAIN(9 downto 0),
      DOP(3 downto 0) => \NLW_fifogen.blockramgen.FIFO18_inst_DOP_UNCONNECTED\(3 downto 0),
      EMPTY => \out\,
      FULL => FIFO_FULL,
      RDCLK => vita_clk,
      RDCOUNT(11 downto 0) => \NLW_fifogen.blockramgen.FIFO18_inst_RDCOUNT_UNCONNECTED\(11 downto 0),
      RDEN => Q(0),
      RDERR => \NLW_fifogen.blockramgen.FIFO18_inst_RDERR_UNCONNECTED\,
      REGCE => '1',
      RST => FIFO_RESET,
      RSTREG => '0',
      WRCLK => CLKDIV,
      WRCOUNT(11 downto 0) => \NLW_fifogen.blockramgen.FIFO18_inst_WRCOUNT_UNCONNECTED\(11 downto 0),
      WREN => FIFO_WREN(0),
      WRERR => \NLW_fifogen.blockramgen.FIFO18_inst_WRERR_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_iserdes_core_10 is
  port (
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    PAR_DATAIN : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \out\ : out STD_LOGIC;
    io_vita_data_p : in STD_LOGIC_VECTOR ( 0 to 0 );
    io_vita_data_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLKDIV : in STD_LOGIC;
    \nomuxgen.IODELAY_CE_reg[0]\ : in STD_LOGIC;
    \nomuxgen.IODELAY_INC_reg[0]\ : in STD_LOGIC;
    \nomuxgen.IODELAY_ISERDES_RESET_reg[0]\ : in STD_LOGIC;
    \nomuxgen.ISERDES_BITSLIP_reg[0]\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    CLKB : in STD_LOGIC;
    vita_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    FIFO_RESET : in STD_LOGIC;
    FIFO_WREN : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_iserdes_core_10 : entity is "iserdes_core";
end design_1_onsemi_vita_cam_0_0_iserdes_core_10;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_iserdes_core_10 is
  signal \^d\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal FIFO_FULL : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of FIFO_FULL : signal is "yes";
  attribute S : boolean;
  attribute S of FIFO_FULL : signal is std.standard.true;
  signal SHIFT_TO_SLAVE1 : STD_LOGIC;
  signal SHIFT_TO_SLAVE2 : STD_LOGIC;
  signal SerialIn : STD_LOGIC;
  signal SerialIoDelayOut : STD_LOGIC;
  signal \NLW_IDELAY_K7_GEN.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_MASTER_ISERDES_K7_GEN.Master_iserdes_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_fifogen.blockramgen.FIFO18_inst_ALMOSTEMPTY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_fifogen.blockramgen.FIFO18_inst_ALMOSTFULL_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_fifogen.blockramgen.FIFO18_inst_RDERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_fifogen.blockramgen.FIFO18_inst_WRERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_fifogen.blockramgen.FIFO18_inst_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_fifogen.blockramgen.FIFO18_inst_DIP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_fifogen.blockramgen.FIFO18_inst_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 10 );
  signal \NLW_fifogen.blockramgen.FIFO18_inst_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_fifogen.blockramgen.FIFO18_inst_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \NLW_fifogen.blockramgen.FIFO18_inst_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of IBUFDS_inst : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE : string;
  attribute IBUF_DELAY_VALUE of IBUFDS_inst : label is "0";
  attribute IFD_DELAY_VALUE : string;
  attribute IFD_DELAY_VALUE of IBUFDS_inst : label is "AUTO";
  attribute box_type : string;
  attribute box_type of IBUFDS_inst : label is "PRIMITIVE";
  attribute box_type of \IDELAY_K7_GEN.IDELAYE2_inst\ : label is "PRIMITIVE";
  attribute box_type of \MASTER_ISERDES_K7_GEN.Master_iserdes\ : label is "PRIMITIVE";
  attribute box_type of \Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \fifogen.blockramgen.FIFO18_inst\ : label is "FIFO18";
  attribute box_type of \fifogen.blockramgen.FIFO18_inst\ : label is "PRIMITIVE";
begin
  D(9 downto 0) <= \^d\(9 downto 0);
IBUFDS_inst: unisim.vcomponents.IBUFDS
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => io_vita_data_p(0),
      IB => io_vita_data_n(0),
      O => SerialIn
    );
\IDELAY_K7_GEN.IDELAYE2_inst\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => CLKDIV,
      CE => \nomuxgen.IODELAY_CE_reg[0]\,
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => B"00000",
      CNTVALUEOUT(4 downto 0) => \NLW_IDELAY_K7_GEN.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => SerialIoDelayOut,
      IDATAIN => SerialIn,
      INC => \nomuxgen.IODELAY_INC_reg[0]\,
      LD => \nomuxgen.IODELAY_ISERDES_RESET_reg[0]\,
      LDPIPEEN => '0',
      REGRST => '0'
    );
\MASTER_ISERDES_K7_GEN.Master_iserdes\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 10,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "NETWORKING",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => \nomuxgen.ISERDES_BITSLIP_reg[0]\,
      CE1 => '1',
      CE2 => '1',
      CLK => CLK,
      CLKB => CLKB,
      CLKDIV => CLKDIV,
      CLKDIVP => '0',
      D => '0',
      DDLY => SerialIoDelayOut,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_MASTER_ISERDES_K7_GEN.Master_iserdes_O_UNCONNECTED\,
      OCLK => '0',
      OCLKB => '0',
      OFB => '0',
      Q1 => \^d\(0),
      Q2 => \^d\(1),
      Q3 => \^d\(2),
      Q4 => \^d\(3),
      Q5 => \^d\(4),
      Q6 => \^d\(5),
      Q7 => \^d\(6),
      Q8 => \^d\(7),
      RST => \nomuxgen.IODELAY_ISERDES_RESET_reg[0]\,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => SHIFT_TO_SLAVE1,
      SHIFTOUT2 => SHIFT_TO_SLAVE2
    );
\Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 10,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "NETWORKING",
      IOBDELAY => "NONE",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "SLAVE",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => \nomuxgen.ISERDES_BITSLIP_reg[0]\,
      CE1 => '1',
      CE2 => '1',
      CLK => CLK,
      CLKB => CLKB,
      CLKDIV => CLKDIV,
      CLKDIVP => '0',
      D => '0',
      DDLY => '0',
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_O_UNCONNECTED\,
      OCLK => '0',
      OCLKB => '0',
      OFB => '0',
      Q1 => \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q1_UNCONNECTED\,
      Q2 => \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q2_UNCONNECTED\,
      Q3 => \^d\(8),
      Q4 => \^d\(9),
      Q5 => \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q5_UNCONNECTED\,
      Q6 => \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q6_UNCONNECTED\,
      Q7 => \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q7_UNCONNECTED\,
      Q8 => \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q8_UNCONNECTED\,
      RST => \nomuxgen.IODELAY_ISERDES_RESET_reg[0]\,
      SHIFTIN1 => SHIFT_TO_SLAVE1,
      SHIFTIN2 => SHIFT_TO_SLAVE2,
      SHIFTOUT1 => \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_SHIFTOUT2_UNCONNECTED\
    );
\fifogen.blockramgen.FIFO18_inst\: unisim.vcomponents.FIFO18E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0080",
      ALMOST_FULL_OFFSET => X"0080",
      DATA_WIDTH => 18,
      DO_REG => 1,
      EN_SYN => false,
      FIFO_MODE => "FIFO18",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000",
      SRVAL => X"000000000"
    )
        port map (
      ALMOSTEMPTY => \NLW_fifogen.blockramgen.FIFO18_inst_ALMOSTEMPTY_UNCONNECTED\,
      ALMOSTFULL => \NLW_fifogen.blockramgen.FIFO18_inst_ALMOSTFULL_UNCONNECTED\,
      DI(31 downto 16) => \NLW_fifogen.blockramgen.FIFO18_inst_DI_UNCONNECTED\(31 downto 16),
      DI(15 downto 10) => B"000000",
      DI(9 downto 0) => \^d\(9 downto 0),
      DIP(3 downto 2) => \NLW_fifogen.blockramgen.FIFO18_inst_DIP_UNCONNECTED\(3 downto 2),
      DIP(1 downto 0) => B"00",
      DO(31 downto 10) => \NLW_fifogen.blockramgen.FIFO18_inst_DO_UNCONNECTED\(31 downto 10),
      DO(9 downto 0) => PAR_DATAIN(9 downto 0),
      DOP(3 downto 0) => \NLW_fifogen.blockramgen.FIFO18_inst_DOP_UNCONNECTED\(3 downto 0),
      EMPTY => \out\,
      FULL => FIFO_FULL,
      RDCLK => vita_clk,
      RDCOUNT(11 downto 0) => \NLW_fifogen.blockramgen.FIFO18_inst_RDCOUNT_UNCONNECTED\(11 downto 0),
      RDEN => Q(0),
      RDERR => \NLW_fifogen.blockramgen.FIFO18_inst_RDERR_UNCONNECTED\,
      REGCE => '1',
      RST => FIFO_RESET,
      RSTREG => '0',
      WRCLK => CLKDIV,
      WRCOUNT(11 downto 0) => \NLW_fifogen.blockramgen.FIFO18_inst_WRCOUNT_UNCONNECTED\(11 downto 0),
      WREN => FIFO_WREN(0),
      WRERR => \NLW_fifogen.blockramgen.FIFO18_inst_WRERR_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_iserdes_core_14 is
  port (
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    PAR_DATAIN : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \PAR_DATAOUT_reg[39]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    io_vita_data_p : in STD_LOGIC_VECTOR ( 0 to 0 );
    io_vita_data_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLKDIV : in STD_LOGIC;
    \nomuxgen.IODELAY_CE_reg[0]\ : in STD_LOGIC;
    \nomuxgen.IODELAY_INC_reg[0]\ : in STD_LOGIC;
    \nomuxgen.IODELAY_ISERDES_RESET_reg[0]\ : in STD_LOGIC;
    \nomuxgen.ISERDES_BITSLIP_reg[0]\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    CLKB : in STD_LOGIC;
    vita_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    FIFO_RESET : in STD_LOGIC;
    FIFO_WREN : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg8_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    \enpipe_reg[4]\ : in STD_LOGIC;
    \enpipe_reg[4]_0\ : in STD_LOGIC;
    \enpipe_reg[4]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_iserdes_core_14 : entity is "iserdes_core";
end design_1_onsemi_vita_cam_0_0_iserdes_core_14;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_iserdes_core_14 is
  signal \^d\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal FIFO_EMPTY33_out : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of FIFO_EMPTY33_out : signal is "yes";
  attribute S : boolean;
  attribute S of FIFO_EMPTY33_out : signal is std.standard.true;
  signal FIFO_FULL : STD_LOGIC;
  attribute RTL_KEEP of FIFO_FULL : signal is "yes";
  attribute S of FIFO_FULL : signal is std.standard.true;
  signal SHIFT_TO_SLAVE1 : STD_LOGIC;
  signal SHIFT_TO_SLAVE2 : STD_LOGIC;
  signal SerialIn : STD_LOGIC;
  signal SerialIoDelayOut : STD_LOGIC;
  signal \NLW_IDELAY_K7_GEN.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_MASTER_ISERDES_K7_GEN.Master_iserdes_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_fifogen.blockramgen.FIFO18_inst_ALMOSTEMPTY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_fifogen.blockramgen.FIFO18_inst_ALMOSTFULL_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_fifogen.blockramgen.FIFO18_inst_RDERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_fifogen.blockramgen.FIFO18_inst_WRERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_fifogen.blockramgen.FIFO18_inst_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_fifogen.blockramgen.FIFO18_inst_DIP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_fifogen.blockramgen.FIFO18_inst_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 10 );
  signal \NLW_fifogen.blockramgen.FIFO18_inst_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_fifogen.blockramgen.FIFO18_inst_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \NLW_fifogen.blockramgen.FIFO18_inst_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of IBUFDS_inst : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE : string;
  attribute IBUF_DELAY_VALUE of IBUFDS_inst : label is "0";
  attribute IFD_DELAY_VALUE : string;
  attribute IFD_DELAY_VALUE of IBUFDS_inst : label is "AUTO";
  attribute box_type : string;
  attribute box_type of IBUFDS_inst : label is "PRIMITIVE";
  attribute box_type of \IDELAY_K7_GEN.IDELAYE2_inst\ : label is "PRIMITIVE";
  attribute box_type of \MASTER_ISERDES_K7_GEN.Master_iserdes\ : label is "PRIMITIVE";
  attribute box_type of \Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \fifogen.blockramgen.FIFO18_inst\ : label is "FIFO18";
  attribute box_type of \fifogen.blockramgen.FIFO18_inst\ : label is "PRIMITIVE";
begin
  D(9 downto 0) <= \^d\(9 downto 0);
\DataDelayPipe_reg[3][39]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \slv_reg8_reg[0]\(0),
      I1 => FIFO_EMPTY33_out,
      I2 => \out\,
      I3 => \enpipe_reg[4]\,
      I4 => \enpipe_reg[4]_0\,
      I5 => \enpipe_reg[4]_1\,
      O => \PAR_DATAOUT_reg[39]\
    );
\DataValidPipe[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => FIFO_EMPTY33_out,
      I1 => \out\,
      I2 => \enpipe_reg[4]\,
      I3 => \enpipe_reg[4]_0\,
      I4 => \enpipe_reg[4]_1\,
      O => E(0)
    );
IBUFDS_inst: unisim.vcomponents.IBUFDS
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => io_vita_data_p(0),
      IB => io_vita_data_n(0),
      O => SerialIn
    );
\IDELAY_K7_GEN.IDELAYE2_inst\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => CLKDIV,
      CE => \nomuxgen.IODELAY_CE_reg[0]\,
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => B"00000",
      CNTVALUEOUT(4 downto 0) => \NLW_IDELAY_K7_GEN.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => SerialIoDelayOut,
      IDATAIN => SerialIn,
      INC => \nomuxgen.IODELAY_INC_reg[0]\,
      LD => \nomuxgen.IODELAY_ISERDES_RESET_reg[0]\,
      LDPIPEEN => '0',
      REGRST => '0'
    );
\MASTER_ISERDES_K7_GEN.Master_iserdes\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 10,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "NETWORKING",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => \nomuxgen.ISERDES_BITSLIP_reg[0]\,
      CE1 => '1',
      CE2 => '1',
      CLK => CLK,
      CLKB => CLKB,
      CLKDIV => CLKDIV,
      CLKDIVP => '0',
      D => '0',
      DDLY => SerialIoDelayOut,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_MASTER_ISERDES_K7_GEN.Master_iserdes_O_UNCONNECTED\,
      OCLK => '0',
      OCLKB => '0',
      OFB => '0',
      Q1 => \^d\(0),
      Q2 => \^d\(1),
      Q3 => \^d\(2),
      Q4 => \^d\(3),
      Q5 => \^d\(4),
      Q6 => \^d\(5),
      Q7 => \^d\(6),
      Q8 => \^d\(7),
      RST => \nomuxgen.IODELAY_ISERDES_RESET_reg[0]\,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => SHIFT_TO_SLAVE1,
      SHIFTOUT2 => SHIFT_TO_SLAVE2
    );
\Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 10,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "NETWORKING",
      IOBDELAY => "NONE",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "SLAVE",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => \nomuxgen.ISERDES_BITSLIP_reg[0]\,
      CE1 => '1',
      CE2 => '1',
      CLK => CLK,
      CLKB => CLKB,
      CLKDIV => CLKDIV,
      CLKDIVP => '0',
      D => '0',
      DDLY => '0',
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_O_UNCONNECTED\,
      OCLK => '0',
      OCLKB => '0',
      OFB => '0',
      Q1 => \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q1_UNCONNECTED\,
      Q2 => \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q2_UNCONNECTED\,
      Q3 => \^d\(8),
      Q4 => \^d\(9),
      Q5 => \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q5_UNCONNECTED\,
      Q6 => \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q6_UNCONNECTED\,
      Q7 => \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q7_UNCONNECTED\,
      Q8 => \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q8_UNCONNECTED\,
      RST => \nomuxgen.IODELAY_ISERDES_RESET_reg[0]\,
      SHIFTIN1 => SHIFT_TO_SLAVE1,
      SHIFTIN2 => SHIFT_TO_SLAVE2,
      SHIFTOUT1 => \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_SHIFTOUT2_UNCONNECTED\
    );
\fifogen.blockramgen.FIFO18_inst\: unisim.vcomponents.FIFO18E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0080",
      ALMOST_FULL_OFFSET => X"0080",
      DATA_WIDTH => 18,
      DO_REG => 1,
      EN_SYN => false,
      FIFO_MODE => "FIFO18",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000",
      SRVAL => X"000000000"
    )
        port map (
      ALMOSTEMPTY => \NLW_fifogen.blockramgen.FIFO18_inst_ALMOSTEMPTY_UNCONNECTED\,
      ALMOSTFULL => \NLW_fifogen.blockramgen.FIFO18_inst_ALMOSTFULL_UNCONNECTED\,
      DI(31 downto 16) => \NLW_fifogen.blockramgen.FIFO18_inst_DI_UNCONNECTED\(31 downto 16),
      DI(15 downto 10) => B"000000",
      DI(9 downto 0) => \^d\(9 downto 0),
      DIP(3 downto 2) => \NLW_fifogen.blockramgen.FIFO18_inst_DIP_UNCONNECTED\(3 downto 2),
      DIP(1 downto 0) => B"00",
      DO(31 downto 10) => \NLW_fifogen.blockramgen.FIFO18_inst_DO_UNCONNECTED\(31 downto 10),
      DO(9 downto 0) => PAR_DATAIN(9 downto 0),
      DOP(3 downto 0) => \NLW_fifogen.blockramgen.FIFO18_inst_DOP_UNCONNECTED\(3 downto 0),
      EMPTY => FIFO_EMPTY33_out,
      FULL => FIFO_FULL,
      RDCLK => vita_clk,
      RDCOUNT(11 downto 0) => \NLW_fifogen.blockramgen.FIFO18_inst_RDCOUNT_UNCONNECTED\(11 downto 0),
      RDEN => Q(0),
      RDERR => \NLW_fifogen.blockramgen.FIFO18_inst_RDERR_UNCONNECTED\,
      REGCE => '1',
      RST => FIFO_RESET,
      RSTREG => '0',
      WRCLK => CLKDIV,
      WRCOUNT(11 downto 0) => \NLW_fifogen.blockramgen.FIFO18_inst_WRCOUNT_UNCONNECTED\(11 downto 0),
      WREN => FIFO_WREN(0),
      WRERR => \NLW_fifogen.blockramgen.FIFO18_inst_WRERR_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_iserdes_core_18 is
  port (
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    PAR_DATAIN : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \out\ : out STD_LOGIC;
    io_vita_sync_p : in STD_LOGIC;
    io_vita_sync_n : in STD_LOGIC;
    CLKDIV : in STD_LOGIC;
    \nomuxgen.IODELAY_CE_reg[0]\ : in STD_LOGIC;
    \nomuxgen.IODELAY_INC_reg[0]\ : in STD_LOGIC;
    \nomuxgen.IODELAY_ISERDES_RESET_reg[0]\ : in STD_LOGIC;
    \nomuxgen.ISERDES_BITSLIP_reg[0]\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    CLKB : in STD_LOGIC;
    vita_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    FIFO_RESET : in STD_LOGIC;
    FIFO_WREN : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_iserdes_core_18 : entity is "iserdes_core";
end design_1_onsemi_vita_cam_0_0_iserdes_core_18;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_iserdes_core_18 is
  signal \^d\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal FIFO_FULL : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of FIFO_FULL : signal is "yes";
  attribute S : boolean;
  attribute S of FIFO_FULL : signal is std.standard.true;
  signal SHIFT_TO_SLAVE1 : STD_LOGIC;
  signal SHIFT_TO_SLAVE2 : STD_LOGIC;
  signal SerialIn : STD_LOGIC;
  signal SerialIoDelayOut : STD_LOGIC;
  signal \NLW_IDELAY_K7_GEN.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_MASTER_ISERDES_K7_GEN.Master_iserdes_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_fifogen.blockramgen.FIFO18_inst_ALMOSTEMPTY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_fifogen.blockramgen.FIFO18_inst_ALMOSTFULL_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_fifogen.blockramgen.FIFO18_inst_RDERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_fifogen.blockramgen.FIFO18_inst_WRERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_fifogen.blockramgen.FIFO18_inst_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_fifogen.blockramgen.FIFO18_inst_DIP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_fifogen.blockramgen.FIFO18_inst_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 10 );
  signal \NLW_fifogen.blockramgen.FIFO18_inst_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_fifogen.blockramgen.FIFO18_inst_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \NLW_fifogen.blockramgen.FIFO18_inst_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of IBUFDS_inst : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE : string;
  attribute IBUF_DELAY_VALUE of IBUFDS_inst : label is "0";
  attribute IFD_DELAY_VALUE : string;
  attribute IFD_DELAY_VALUE of IBUFDS_inst : label is "AUTO";
  attribute box_type : string;
  attribute box_type of IBUFDS_inst : label is "PRIMITIVE";
  attribute box_type of \IDELAY_K7_GEN.IDELAYE2_inst\ : label is "PRIMITIVE";
  attribute box_type of \MASTER_ISERDES_K7_GEN.Master_iserdes\ : label is "PRIMITIVE";
  attribute box_type of \Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \fifogen.blockramgen.FIFO18_inst\ : label is "FIFO18";
  attribute box_type of \fifogen.blockramgen.FIFO18_inst\ : label is "PRIMITIVE";
begin
  D(9 downto 0) <= \^d\(9 downto 0);
IBUFDS_inst: unisim.vcomponents.IBUFDS
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => io_vita_sync_p,
      IB => io_vita_sync_n,
      O => SerialIn
    );
\IDELAY_K7_GEN.IDELAYE2_inst\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => CLKDIV,
      CE => \nomuxgen.IODELAY_CE_reg[0]\,
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => B"00000",
      CNTVALUEOUT(4 downto 0) => \NLW_IDELAY_K7_GEN.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => SerialIoDelayOut,
      IDATAIN => SerialIn,
      INC => \nomuxgen.IODELAY_INC_reg[0]\,
      LD => \nomuxgen.IODELAY_ISERDES_RESET_reg[0]\,
      LDPIPEEN => '0',
      REGRST => '0'
    );
\MASTER_ISERDES_K7_GEN.Master_iserdes\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 10,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "NETWORKING",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => \nomuxgen.ISERDES_BITSLIP_reg[0]\,
      CE1 => '1',
      CE2 => '1',
      CLK => CLK,
      CLKB => CLKB,
      CLKDIV => CLKDIV,
      CLKDIVP => '0',
      D => '0',
      DDLY => SerialIoDelayOut,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_MASTER_ISERDES_K7_GEN.Master_iserdes_O_UNCONNECTED\,
      OCLK => '0',
      OCLKB => '0',
      OFB => '0',
      Q1 => \^d\(0),
      Q2 => \^d\(1),
      Q3 => \^d\(2),
      Q4 => \^d\(3),
      Q5 => \^d\(4),
      Q6 => \^d\(5),
      Q7 => \^d\(6),
      Q8 => \^d\(7),
      RST => \nomuxgen.IODELAY_ISERDES_RESET_reg[0]\,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => SHIFT_TO_SLAVE1,
      SHIFTOUT2 => SHIFT_TO_SLAVE2
    );
\Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 10,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "NETWORKING",
      IOBDELAY => "NONE",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "SLAVE",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => \nomuxgen.ISERDES_BITSLIP_reg[0]\,
      CE1 => '1',
      CE2 => '1',
      CLK => CLK,
      CLKB => CLKB,
      CLKDIV => CLKDIV,
      CLKDIVP => '0',
      D => '0',
      DDLY => '0',
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_O_UNCONNECTED\,
      OCLK => '0',
      OCLKB => '0',
      OFB => '0',
      Q1 => \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q1_UNCONNECTED\,
      Q2 => \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q2_UNCONNECTED\,
      Q3 => \^d\(8),
      Q4 => \^d\(9),
      Q5 => \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q5_UNCONNECTED\,
      Q6 => \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q6_UNCONNECTED\,
      Q7 => \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q7_UNCONNECTED\,
      Q8 => \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q8_UNCONNECTED\,
      RST => \nomuxgen.IODELAY_ISERDES_RESET_reg[0]\,
      SHIFTIN1 => SHIFT_TO_SLAVE1,
      SHIFTIN2 => SHIFT_TO_SLAVE2,
      SHIFTOUT1 => \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_SHIFTOUT2_UNCONNECTED\
    );
\fifogen.blockramgen.FIFO18_inst\: unisim.vcomponents.FIFO18E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0080",
      ALMOST_FULL_OFFSET => X"0080",
      DATA_WIDTH => 18,
      DO_REG => 1,
      EN_SYN => false,
      FIFO_MODE => "FIFO18",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000",
      SRVAL => X"000000000"
    )
        port map (
      ALMOSTEMPTY => \NLW_fifogen.blockramgen.FIFO18_inst_ALMOSTEMPTY_UNCONNECTED\,
      ALMOSTFULL => \NLW_fifogen.blockramgen.FIFO18_inst_ALMOSTFULL_UNCONNECTED\,
      DI(31 downto 16) => \NLW_fifogen.blockramgen.FIFO18_inst_DI_UNCONNECTED\(31 downto 16),
      DI(15 downto 10) => B"000000",
      DI(9 downto 0) => \^d\(9 downto 0),
      DIP(3 downto 2) => \NLW_fifogen.blockramgen.FIFO18_inst_DIP_UNCONNECTED\(3 downto 2),
      DIP(1 downto 0) => B"00",
      DO(31 downto 10) => \NLW_fifogen.blockramgen.FIFO18_inst_DO_UNCONNECTED\(31 downto 10),
      DO(9 downto 0) => PAR_DATAIN(9 downto 0),
      DOP(3 downto 0) => \NLW_fifogen.blockramgen.FIFO18_inst_DOP_UNCONNECTED\(3 downto 0),
      EMPTY => \out\,
      FULL => FIFO_FULL,
      RDCLK => vita_clk,
      RDCOUNT(11 downto 0) => \NLW_fifogen.blockramgen.FIFO18_inst_RDCOUNT_UNCONNECTED\(11 downto 0),
      RDEN => Q(0),
      RDERR => \NLW_fifogen.blockramgen.FIFO18_inst_RDERR_UNCONNECTED\,
      REGCE => '1',
      RST => FIFO_RESET,
      RSTREG => '0',
      WRCLK => CLKDIV,
      WRCOUNT(11 downto 0) => \NLW_fifogen.blockramgen.FIFO18_inst_WRCOUNT_UNCONNECTED\(11 downto 0),
      WREN => FIFO_WREN(0),
      WRERR => \NLW_fifogen.blockramgen.FIFO18_inst_WRERR_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_iserdes_core_6 is
  port (
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    PAR_DATAIN : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \out\ : out STD_LOGIC;
    io_vita_data_p : in STD_LOGIC_VECTOR ( 0 to 0 );
    io_vita_data_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLKDIV : in STD_LOGIC;
    \nomuxgen.IODELAY_CE_reg[0]\ : in STD_LOGIC;
    \nomuxgen.IODELAY_INC_reg[0]\ : in STD_LOGIC;
    \nomuxgen.IODELAY_ISERDES_RESET_reg[0]\ : in STD_LOGIC;
    \nomuxgen.ISERDES_BITSLIP_reg[0]\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    CLKB : in STD_LOGIC;
    vita_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    FIFO_RESET : in STD_LOGIC;
    FIFO_WREN : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_iserdes_core_6 : entity is "iserdes_core";
end design_1_onsemi_vita_cam_0_0_iserdes_core_6;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_iserdes_core_6 is
  signal \^d\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal FIFO_FULL : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of FIFO_FULL : signal is "yes";
  attribute S : boolean;
  attribute S of FIFO_FULL : signal is std.standard.true;
  signal SHIFT_TO_SLAVE1 : STD_LOGIC;
  signal SHIFT_TO_SLAVE2 : STD_LOGIC;
  signal SerialIn : STD_LOGIC;
  signal SerialIoDelayOut : STD_LOGIC;
  signal \NLW_IDELAY_K7_GEN.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_MASTER_ISERDES_K7_GEN.Master_iserdes_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_fifogen.blockramgen.FIFO18_inst_ALMOSTEMPTY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_fifogen.blockramgen.FIFO18_inst_ALMOSTFULL_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_fifogen.blockramgen.FIFO18_inst_RDERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_fifogen.blockramgen.FIFO18_inst_WRERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_fifogen.blockramgen.FIFO18_inst_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_fifogen.blockramgen.FIFO18_inst_DIP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_fifogen.blockramgen.FIFO18_inst_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 10 );
  signal \NLW_fifogen.blockramgen.FIFO18_inst_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_fifogen.blockramgen.FIFO18_inst_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \NLW_fifogen.blockramgen.FIFO18_inst_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of IBUFDS_inst : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE : string;
  attribute IBUF_DELAY_VALUE of IBUFDS_inst : label is "0";
  attribute IFD_DELAY_VALUE : string;
  attribute IFD_DELAY_VALUE of IBUFDS_inst : label is "AUTO";
  attribute box_type : string;
  attribute box_type of IBUFDS_inst : label is "PRIMITIVE";
  attribute box_type of \IDELAY_K7_GEN.IDELAYE2_inst\ : label is "PRIMITIVE";
  attribute box_type of \MASTER_ISERDES_K7_GEN.Master_iserdes\ : label is "PRIMITIVE";
  attribute box_type of \Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \fifogen.blockramgen.FIFO18_inst\ : label is "FIFO18";
  attribute box_type of \fifogen.blockramgen.FIFO18_inst\ : label is "PRIMITIVE";
begin
  D(9 downto 0) <= \^d\(9 downto 0);
IBUFDS_inst: unisim.vcomponents.IBUFDS
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => io_vita_data_p(0),
      IB => io_vita_data_n(0),
      O => SerialIn
    );
\IDELAY_K7_GEN.IDELAYE2_inst\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => CLKDIV,
      CE => \nomuxgen.IODELAY_CE_reg[0]\,
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => B"00000",
      CNTVALUEOUT(4 downto 0) => \NLW_IDELAY_K7_GEN.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => SerialIoDelayOut,
      IDATAIN => SerialIn,
      INC => \nomuxgen.IODELAY_INC_reg[0]\,
      LD => \nomuxgen.IODELAY_ISERDES_RESET_reg[0]\,
      LDPIPEEN => '0',
      REGRST => '0'
    );
\MASTER_ISERDES_K7_GEN.Master_iserdes\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 10,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "NETWORKING",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => \nomuxgen.ISERDES_BITSLIP_reg[0]\,
      CE1 => '1',
      CE2 => '1',
      CLK => CLK,
      CLKB => CLKB,
      CLKDIV => CLKDIV,
      CLKDIVP => '0',
      D => '0',
      DDLY => SerialIoDelayOut,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_MASTER_ISERDES_K7_GEN.Master_iserdes_O_UNCONNECTED\,
      OCLK => '0',
      OCLKB => '0',
      OFB => '0',
      Q1 => \^d\(0),
      Q2 => \^d\(1),
      Q3 => \^d\(2),
      Q4 => \^d\(3),
      Q5 => \^d\(4),
      Q6 => \^d\(5),
      Q7 => \^d\(6),
      Q8 => \^d\(7),
      RST => \nomuxgen.IODELAY_ISERDES_RESET_reg[0]\,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => SHIFT_TO_SLAVE1,
      SHIFTOUT2 => SHIFT_TO_SLAVE2
    );
\Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 10,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "NETWORKING",
      IOBDELAY => "NONE",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "SLAVE",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => \nomuxgen.ISERDES_BITSLIP_reg[0]\,
      CE1 => '1',
      CE2 => '1',
      CLK => CLK,
      CLKB => CLKB,
      CLKDIV => CLKDIV,
      CLKDIVP => '0',
      D => '0',
      DDLY => '0',
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_O_UNCONNECTED\,
      OCLK => '0',
      OCLKB => '0',
      OFB => '0',
      Q1 => \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q1_UNCONNECTED\,
      Q2 => \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q2_UNCONNECTED\,
      Q3 => \^d\(8),
      Q4 => \^d\(9),
      Q5 => \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q5_UNCONNECTED\,
      Q6 => \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q6_UNCONNECTED\,
      Q7 => \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q7_UNCONNECTED\,
      Q8 => \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_Q8_UNCONNECTED\,
      RST => \nomuxgen.IODELAY_ISERDES_RESET_reg[0]\,
      SHIFTIN1 => SHIFT_TO_SLAVE1,
      SHIFTIN2 => SHIFT_TO_SLAVE2,
      SHIFTOUT1 => \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes_SHIFTOUT2_UNCONNECTED\
    );
\fifogen.blockramgen.FIFO18_inst\: unisim.vcomponents.FIFO18E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0080",
      ALMOST_FULL_OFFSET => X"0080",
      DATA_WIDTH => 18,
      DO_REG => 1,
      EN_SYN => false,
      FIFO_MODE => "FIFO18",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000",
      SRVAL => X"000000000"
    )
        port map (
      ALMOSTEMPTY => \NLW_fifogen.blockramgen.FIFO18_inst_ALMOSTEMPTY_UNCONNECTED\,
      ALMOSTFULL => \NLW_fifogen.blockramgen.FIFO18_inst_ALMOSTFULL_UNCONNECTED\,
      DI(31 downto 16) => \NLW_fifogen.blockramgen.FIFO18_inst_DI_UNCONNECTED\(31 downto 16),
      DI(15 downto 10) => B"000000",
      DI(9 downto 0) => \^d\(9 downto 0),
      DIP(3 downto 2) => \NLW_fifogen.blockramgen.FIFO18_inst_DIP_UNCONNECTED\(3 downto 2),
      DIP(1 downto 0) => B"00",
      DO(31 downto 10) => \NLW_fifogen.blockramgen.FIFO18_inst_DO_UNCONNECTED\(31 downto 10),
      DO(9 downto 0) => PAR_DATAIN(9 downto 0),
      DOP(3 downto 0) => \NLW_fifogen.blockramgen.FIFO18_inst_DOP_UNCONNECTED\(3 downto 0),
      EMPTY => \out\,
      FULL => FIFO_FULL,
      RDCLK => vita_clk,
      RDCOUNT(11 downto 0) => \NLW_fifogen.blockramgen.FIFO18_inst_RDCOUNT_UNCONNECTED\(11 downto 0),
      RDEN => Q(0),
      RDERR => \NLW_fifogen.blockramgen.FIFO18_inst_RDERR_UNCONNECTED\,
      REGCE => '1',
      RST => FIFO_RESET,
      RSTREG => '0',
      WRCLK => CLKDIV,
      WRCOUNT(11 downto 0) => \NLW_fifogen.blockramgen.FIFO18_inst_WRCOUNT_UNCONNECTED\(11 downto 0),
      WREN => FIFO_WREN(0),
      WRERR => \NLW_fifogen.blockramgen.FIFO18_inst_WRERR_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_iserdes_idelayctrl is
  port (
    clk200 : in STD_LOGIC;
    \slv_reg4_reg[0]_rep\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_iserdes_idelayctrl : entity is "iserdes_idelayctrl";
end design_1_onsemi_vita_cam_0_0_iserdes_idelayctrl;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_iserdes_idelayctrl is
  signal \IDELAYCTRL_INST[0].u_idelayctrl_n_0\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \IDELAYCTRL_INST[0].u_idelayctrl\ : label is "PRIMITIVE";
begin
\IDELAYCTRL_INST[0].u_idelayctrl\: unisim.vcomponents.IDELAYCTRL
    generic map(
      SIM_DEVICE => "7SERIES"
    )
        port map (
      RDY => \IDELAYCTRL_INST[0].u_idelayctrl_n_0\,
      REFCLK => clk200,
      RST => \slv_reg4_reg[0]_rep\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_iserdes_mux is
  port (
    \nomuxgen.SYNC_DATA_reg[0]_0\ : out STD_LOGIC;
    \nomuxgen.SYNC_DATA_reg[0]_1\ : out STD_LOGIC;
    \nomuxgen.SYNC_DATA_reg[0]_2\ : out STD_LOGIC;
    \nomuxgen.SYNC_DATA_reg[0]_3\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    SYNC_RESET : in STD_LOGIC;
    CLKDIV : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    IODELAY_INC : in STD_LOGIC;
    IODELAY_CE : in STD_LOGIC;
    \slv_reg4_reg[0]_rep\ : in STD_LOGIC;
    ISERDES_BITSLIP : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_iserdes_mux : entity is "iserdes_mux";
end design_1_onsemi_vita_cam_0_0_iserdes_mux;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_iserdes_mux is
begin
\nomuxgen.IODELAY_CE_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep\,
      D => IODELAY_CE,
      Q => \nomuxgen.SYNC_DATA_reg[0]_2\
    );
\nomuxgen.IODELAY_INC_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(0),
      D => IODELAY_INC,
      Q => \nomuxgen.SYNC_DATA_reg[0]_1\
    );
\nomuxgen.IODELAY_ISERDES_RESET_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(0),
      D => SYNC_RESET,
      Q => \nomuxgen.SYNC_DATA_reg[0]_0\
    );
\nomuxgen.ISERDES_BITSLIP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(0),
      D => ISERDES_BITSLIP,
      Q => \nomuxgen.SYNC_DATA_reg[0]_3\
    );
\nomuxgen.SYNC_DATA_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(1),
      D => D(0),
      Q => Q(0)
    );
\nomuxgen.SYNC_DATA_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(1),
      D => D(1),
      Q => Q(1)
    );
\nomuxgen.SYNC_DATA_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(1),
      D => D(2),
      Q => Q(2)
    );
\nomuxgen.SYNC_DATA_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(1),
      D => D(3),
      Q => Q(3)
    );
\nomuxgen.SYNC_DATA_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(1),
      D => D(4),
      Q => Q(4)
    );
\nomuxgen.SYNC_DATA_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(1),
      D => D(5),
      Q => Q(5)
    );
\nomuxgen.SYNC_DATA_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(1),
      D => D(6),
      Q => Q(6)
    );
\nomuxgen.SYNC_DATA_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(1),
      D => D(7),
      Q => Q(7)
    );
\nomuxgen.SYNC_DATA_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(1),
      D => D(8),
      Q => Q(8)
    );
\nomuxgen.SYNC_DATA_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(1),
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_iserdes_mux_13 is
  port (
    \nomuxgen.SYNC_DATA_reg[0]_0\ : out STD_LOGIC;
    \nomuxgen.SYNC_DATA_reg[0]_1\ : out STD_LOGIC;
    \nomuxgen.SYNC_DATA_reg[0]_2\ : out STD_LOGIC;
    \nomuxgen.SYNC_DATA_reg[0]_3\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    SYNC_RESET : in STD_LOGIC;
    CLKDIV : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    IODELAY_INC : in STD_LOGIC;
    IODELAY_CE : in STD_LOGIC;
    ISERDES_BITSLIP : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_iserdes_mux_13 : entity is "iserdes_mux";
end design_1_onsemi_vita_cam_0_0_iserdes_mux_13;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_iserdes_mux_13 is
begin
\nomuxgen.IODELAY_CE_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(0),
      D => IODELAY_CE,
      Q => \nomuxgen.SYNC_DATA_reg[0]_2\
    );
\nomuxgen.IODELAY_INC_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(0),
      D => IODELAY_INC,
      Q => \nomuxgen.SYNC_DATA_reg[0]_1\
    );
\nomuxgen.IODELAY_ISERDES_RESET_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(0),
      D => SYNC_RESET,
      Q => \nomuxgen.SYNC_DATA_reg[0]_0\
    );
\nomuxgen.ISERDES_BITSLIP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(0),
      D => ISERDES_BITSLIP,
      Q => \nomuxgen.SYNC_DATA_reg[0]_3\
    );
\nomuxgen.SYNC_DATA_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(1),
      D => D(0),
      Q => Q(0)
    );
\nomuxgen.SYNC_DATA_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(1),
      D => D(1),
      Q => Q(1)
    );
\nomuxgen.SYNC_DATA_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(1),
      D => D(2),
      Q => Q(2)
    );
\nomuxgen.SYNC_DATA_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(1),
      D => D(3),
      Q => Q(3)
    );
\nomuxgen.SYNC_DATA_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(1),
      D => D(4),
      Q => Q(4)
    );
\nomuxgen.SYNC_DATA_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(1),
      D => D(5),
      Q => Q(5)
    );
\nomuxgen.SYNC_DATA_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(1),
      D => D(6),
      Q => Q(6)
    );
\nomuxgen.SYNC_DATA_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(1),
      D => D(7),
      Q => Q(7)
    );
\nomuxgen.SYNC_DATA_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(1),
      D => D(8),
      Q => Q(8)
    );
\nomuxgen.SYNC_DATA_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(1),
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_iserdes_mux_17 is
  port (
    \nomuxgen.SYNC_DATA_reg[0]_0\ : out STD_LOGIC;
    \nomuxgen.SYNC_DATA_reg[0]_1\ : out STD_LOGIC;
    \nomuxgen.SYNC_DATA_reg[0]_2\ : out STD_LOGIC;
    \nomuxgen.SYNC_DATA_reg[0]_3\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    SYNC_RESET : in STD_LOGIC;
    CLKDIV : in STD_LOGIC;
    \slv_reg4_reg[0]_rep__6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    IODELAY_INC : in STD_LOGIC;
    IODELAY_CE : in STD_LOGIC;
    ISERDES_BITSLIP : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 9 downto 0 );
    AS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_iserdes_mux_17 : entity is "iserdes_mux";
end design_1_onsemi_vita_cam_0_0_iserdes_mux_17;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_iserdes_mux_17 is
begin
\nomuxgen.IODELAY_CE_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => IODELAY_CE,
      Q => \nomuxgen.SYNC_DATA_reg[0]_2\
    );
\nomuxgen.IODELAY_INC_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => IODELAY_INC,
      Q => \nomuxgen.SYNC_DATA_reg[0]_1\
    );
\nomuxgen.IODELAY_ISERDES_RESET_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => SYNC_RESET,
      Q => \nomuxgen.SYNC_DATA_reg[0]_0\
    );
\nomuxgen.ISERDES_BITSLIP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => ISERDES_BITSLIP,
      Q => \nomuxgen.SYNC_DATA_reg[0]_3\
    );
\nomuxgen.SYNC_DATA_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AS(0),
      D => D(0),
      Q => Q(0)
    );
\nomuxgen.SYNC_DATA_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AS(0),
      D => D(1),
      Q => Q(1)
    );
\nomuxgen.SYNC_DATA_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AS(0),
      D => D(2),
      Q => Q(2)
    );
\nomuxgen.SYNC_DATA_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AS(0),
      D => D(3),
      Q => Q(3)
    );
\nomuxgen.SYNC_DATA_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AS(0),
      D => D(4),
      Q => Q(4)
    );
\nomuxgen.SYNC_DATA_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AS(0),
      D => D(5),
      Q => Q(5)
    );
\nomuxgen.SYNC_DATA_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AS(0),
      D => D(6),
      Q => Q(6)
    );
\nomuxgen.SYNC_DATA_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AS(0),
      D => D(7),
      Q => Q(7)
    );
\nomuxgen.SYNC_DATA_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AS(0),
      D => D(8),
      Q => Q(8)
    );
\nomuxgen.SYNC_DATA_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AS(0),
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_iserdes_mux_5 is
  port (
    \nomuxgen.SYNC_DATA_reg[0]_0\ : out STD_LOGIC;
    \nomuxgen.SYNC_DATA_reg[0]_1\ : out STD_LOGIC;
    \nomuxgen.SYNC_DATA_reg[0]_2\ : out STD_LOGIC;
    \nomuxgen.SYNC_DATA_reg[0]_3\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    SYNC_RESET : in STD_LOGIC;
    CLKDIV : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    IODELAY_INC : in STD_LOGIC;
    IODELAY_CE : in STD_LOGIC;
    ISERDES_BITSLIP : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_iserdes_mux_5 : entity is "iserdes_mux";
end design_1_onsemi_vita_cam_0_0_iserdes_mux_5;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_iserdes_mux_5 is
begin
\nomuxgen.IODELAY_CE_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(0),
      D => IODELAY_CE,
      Q => \nomuxgen.SYNC_DATA_reg[0]_2\
    );
\nomuxgen.IODELAY_INC_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(0),
      D => IODELAY_INC,
      Q => \nomuxgen.SYNC_DATA_reg[0]_1\
    );
\nomuxgen.IODELAY_ISERDES_RESET_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(0),
      D => SYNC_RESET,
      Q => \nomuxgen.SYNC_DATA_reg[0]_0\
    );
\nomuxgen.ISERDES_BITSLIP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(0),
      D => ISERDES_BITSLIP,
      Q => \nomuxgen.SYNC_DATA_reg[0]_3\
    );
\nomuxgen.SYNC_DATA_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(1),
      D => D(0),
      Q => Q(0)
    );
\nomuxgen.SYNC_DATA_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(1),
      D => D(1),
      Q => Q(1)
    );
\nomuxgen.SYNC_DATA_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(1),
      D => D(2),
      Q => Q(2)
    );
\nomuxgen.SYNC_DATA_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(1),
      D => D(3),
      Q => Q(3)
    );
\nomuxgen.SYNC_DATA_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(1),
      D => D(4),
      Q => Q(4)
    );
\nomuxgen.SYNC_DATA_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(1),
      D => D(5),
      Q => Q(5)
    );
\nomuxgen.SYNC_DATA_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(1),
      D => D(6),
      Q => Q(6)
    );
\nomuxgen.SYNC_DATA_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(1),
      D => D(7),
      Q => Q(7)
    );
\nomuxgen.SYNC_DATA_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(1),
      D => D(8),
      Q => Q(8)
    );
\nomuxgen.SYNC_DATA_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(1),
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_iserdes_mux_9 is
  port (
    \nomuxgen.SYNC_DATA_reg[0]_0\ : out STD_LOGIC;
    \nomuxgen.SYNC_DATA_reg[0]_1\ : out STD_LOGIC;
    \nomuxgen.SYNC_DATA_reg[0]_2\ : out STD_LOGIC;
    \nomuxgen.SYNC_DATA_reg[0]_3\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    SYNC_RESET : in STD_LOGIC;
    CLKDIV : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    IODELAY_INC : in STD_LOGIC;
    IODELAY_CE : in STD_LOGIC;
    ISERDES_BITSLIP : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_iserdes_mux_9 : entity is "iserdes_mux";
end design_1_onsemi_vita_cam_0_0_iserdes_mux_9;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_iserdes_mux_9 is
begin
\nomuxgen.IODELAY_CE_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(0),
      D => IODELAY_CE,
      Q => \nomuxgen.SYNC_DATA_reg[0]_2\
    );
\nomuxgen.IODELAY_INC_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(0),
      D => IODELAY_INC,
      Q => \nomuxgen.SYNC_DATA_reg[0]_1\
    );
\nomuxgen.IODELAY_ISERDES_RESET_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(0),
      D => SYNC_RESET,
      Q => \nomuxgen.SYNC_DATA_reg[0]_0\
    );
\nomuxgen.ISERDES_BITSLIP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(0),
      D => ISERDES_BITSLIP,
      Q => \nomuxgen.SYNC_DATA_reg[0]_3\
    );
\nomuxgen.SYNC_DATA_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(1),
      D => D(0),
      Q => Q(0)
    );
\nomuxgen.SYNC_DATA_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(1),
      D => D(1),
      Q => Q(1)
    );
\nomuxgen.SYNC_DATA_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(1),
      D => D(2),
      Q => Q(2)
    );
\nomuxgen.SYNC_DATA_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(1),
      D => D(3),
      Q => Q(3)
    );
\nomuxgen.SYNC_DATA_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(1),
      D => D(4),
      Q => Q(4)
    );
\nomuxgen.SYNC_DATA_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(1),
      D => D(5),
      Q => Q(5)
    );
\nomuxgen.SYNC_DATA_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(1),
      D => D(6),
      Q => Q(6)
    );
\nomuxgen.SYNC_DATA_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(1),
      D => D(7),
      Q => Q(7)
    );
\nomuxgen.SYNC_DATA_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(1),
      D => D(8),
      Q => Q(8)
    );
\nomuxgen.SYNC_DATA_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(1),
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_iserdes_sync is
  port (
    ACK : out STD_LOGIC;
    IODELAY_INC : out STD_LOGIC;
    IODELAY_CE : out STD_LOGIC;
    ISERDES_BITSLIP : out STD_LOGIC;
    FIFO_RESET : out STD_LOGIC;
    FIFO_WREN : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    SYNC_RESET : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    edge_tmp0 : out STD_LOGIC;
    \edge_init_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    CTRL_SAMPLEINLASTBIT_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_syncstate_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_1_in : out STD_LOGIC;
    \CTRL_DATA_reg[9]_0\ : out STD_LOGIC;
    FIFO_WREN_r : in STD_LOGIC;
    SAMPLEINFIRSTBIT59_out : in STD_LOGIC;
    DELAY_WREN_c : in STD_LOGIC;
    FIFO_WREN_c : in STD_LOGIC;
    vita_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CLKDIV : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CTRL_FIFO_RESET : in STD_LOGIC;
    \slv_reg4_reg[0]_rep\ : in STD_LOGIC;
    \WaitCntr_reg[2]_0\ : in STD_LOGIC;
    CTRL_RESET_reg : in STD_LOGIC;
    \edge_init_reg[9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg5_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    edge_tmp : in STD_LOGIC;
    \compare_reg[2][9]\ : in STD_LOGIC;
    \compare_reg[0][9]\ : in STD_LOGIC;
    \compare_reg[1][9]\ : in STD_LOGIC;
    REQ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \nomuxgen.SYNC_DATA_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \syncdatastate_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CTRL_CE : in STD_LOGIC;
    CTRL_INC : in STD_LOGIC;
    CTRL_BITSLIP : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_iserdes_sync : entity is "iserdes_sync";
end design_1_onsemi_vita_cam_0_0_iserdes_sync;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_iserdes_sync is
  signal \AckPipe_reg_n_0_[0]\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal FIFO_RESET_r : STD_LOGIC;
  signal \FIFO_WREN__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_syncstate[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_syncstate[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_syncstate_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \IODELAY_CE_i_1__3_n_0\ : STD_LOGIC;
  signal \IODELAY_INC_i_1__3_n_0\ : STD_LOGIC;
  signal \ISERDES_BITSLIP_i_1__3_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \WaitCntr[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \WaitCntr[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \WaitCntr[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \WaitCntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \WaitCntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \alignstate[2]_i_5_n_0\ : STD_LOGIC;
  signal \alignstate[2]_i_6__3_n_0\ : STD_LOGIC;
  signal \alignstate[2]_i_7__3_n_0\ : STD_LOGIC;
  signal \alignstate[2]_i_8__3_n_0\ : STD_LOGIC;
  signal \alignstate_reg[2]_i_3__3_n_1\ : STD_LOGIC;
  signal \alignstate_reg[2]_i_3__3_n_2\ : STD_LOGIC;
  signal \alignstate_reg[2]_i_3__3_n_3\ : STD_LOGIC;
  signal \datapipe_reg[0]_19\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \datapipe_reg[1]_20\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^edge_init_reg[9]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \edge_tmp_i_3__3_n_0\ : STD_LOGIC;
  signal \edge_tmp_i_4__3_n_0\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \out\ : signal is "yes";
  signal \p_0_in__0\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^p_1_in\ : STD_LOGIC;
  signal \NLW_alignstate_reg[2]_i_3__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_syncstate_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_syncstate_reg[1]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \edge_init[0]_i_1__3\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \edge_init[2]_i_1__3\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \edge_init[3]_i_1__3\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \edge_init[4]_i_1__3\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \edge_init[5]_i_1__3\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \edge_init[6]_i_1__3\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \edge_init[7]_i_1__3\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \edge_init[9]_i_1__3\ : label is "soft_lutpair343";
begin
  D(0) <= \^d\(0);
  \FSM_sequential_syncstate_reg[1]_0\(0) <= \^fsm_sequential_syncstate_reg[1]_0\(0);
  Q(9 downto 0) <= \^q\(9 downto 0);
  \edge_init_reg[9]\(9 downto 0) <= \^edge_init_reg[9]\(9 downto 0);
  \out\(1 downto 0) <= \^out\(1 downto 0);
  p_1_in <= \^p_1_in\;
ACK_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AR(1),
      D => \p_0_in__0\,
      Q => ACK
    );
\AckPipe_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AR(0),
      D => \^d\(0),
      Q => \AckPipe_reg_n_0_[0]\
    );
\AckPipe_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AR(1),
      D => \AckPipe_reg_n_0_[0]\,
      Q => \p_0_in__0\
    );
Ack_int_reg: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AS(0),
      D => \WaitCntr_reg[2]_0\,
      Q => \^d\(0)
    );
\CTRL_DATA_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \syncdatastate_reg[1]_0\(0),
      CLR => AS(0),
      D => \datapipe_reg[1]_20\(0),
      Q => \^q\(0)
    );
\CTRL_DATA_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \syncdatastate_reg[1]_0\(0),
      CLR => AS(0),
      D => \datapipe_reg[1]_20\(1),
      Q => \^q\(1)
    );
\CTRL_DATA_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \syncdatastate_reg[1]_0\(0),
      CLR => AS(0),
      D => \datapipe_reg[1]_20\(2),
      Q => \^q\(2)
    );
\CTRL_DATA_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \syncdatastate_reg[1]_0\(0),
      CLR => AS(0),
      D => \datapipe_reg[1]_20\(3),
      Q => \^q\(3)
    );
\CTRL_DATA_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \syncdatastate_reg[1]_0\(0),
      CLR => AS(0),
      D => \datapipe_reg[1]_20\(4),
      Q => \^q\(4)
    );
\CTRL_DATA_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \syncdatastate_reg[1]_0\(0),
      CLR => AS(0),
      D => \datapipe_reg[1]_20\(5),
      Q => \^q\(5)
    );
\CTRL_DATA_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \syncdatastate_reg[1]_0\(0),
      CLR => AS(0),
      D => \datapipe_reg[1]_20\(6),
      Q => \^q\(6)
    );
\CTRL_DATA_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \syncdatastate_reg[1]_0\(0),
      CLR => AS(0),
      D => \datapipe_reg[1]_20\(7),
      Q => \^q\(7)
    );
\CTRL_DATA_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \syncdatastate_reg[1]_0\(0),
      CLR => AS(0),
      D => \datapipe_reg[1]_20\(8),
      Q => \^q\(8)
    );
\CTRL_DATA_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \syncdatastate_reg[1]_0\(0),
      CLR => AS(0),
      D => \datapipe_reg[1]_20\(9),
      Q => \^q\(9)
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \compare_reg[2][9]\,
      I2 => \^q\(8),
      I3 => \compare_reg[0][9]\,
      I4 => \compare_reg[1][9]\,
      I5 => \^q\(7),
      O => CTRL_SAMPLEINLASTBIT_i_reg(0)
    );
FIFO_RESET_r_reg: unisim.vcomponents.FDPE
     port map (
      C => CLKDIV,
      CE => '1',
      D => CTRL_FIFO_RESET,
      PRE => AS(1),
      Q => FIFO_RESET_r
    );
FIFO_RESET_reg: unisim.vcomponents.FDPE
     port map (
      C => CLKDIV,
      CE => '1',
      D => FIFO_RESET_r,
      PRE => \slv_reg4_reg[0]_rep\,
      Q => FIFO_RESET
    );
\FIFO_WREN__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => FIFO_WREN_r,
      I1 => SAMPLEINFIRSTBIT59_out,
      I2 => DELAY_WREN_c,
      I3 => FIFO_WREN_c,
      O => \FIFO_WREN__0_n_0\
    );
\FIFO_WREN_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep\,
      D => \FIFO_WREN__0_n_0\,
      Q => FIFO_WREN(0)
    );
\FSM_sequential_syncstate[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D5D0404"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^fsm_sequential_syncstate_reg[1]_0\(0),
      I2 => \^out\(0),
      I3 => \^p_1_in\,
      I4 => \^out\(0),
      O => \FSM_sequential_syncstate[0]_i_1__3_n_0\
    );
\FSM_sequential_syncstate[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"59595000"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^fsm_sequential_syncstate_reg[1]_0\(0),
      I2 => \^out\(0),
      I3 => \^p_1_in\,
      I4 => \^out\(1),
      O => \FSM_sequential_syncstate[1]_i_1__3_n_0\
    );
\FSM_sequential_syncstate_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AS(0),
      D => \FSM_sequential_syncstate[0]_i_1__3_n_0\,
      Q => \^out\(0)
    );
\FSM_sequential_syncstate_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AS(0),
      D => \FSM_sequential_syncstate[1]_i_1__3_n_0\,
      Q => \^out\(1)
    );
\GenCntr[15]_i_16__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(0),
      I2 => \edge_init_reg[9]_0\(0),
      O => S(0)
    );
\IODELAY_CE_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => CTRL_CE,
      I1 => \^fsm_sequential_syncstate_reg[1]_0\(0),
      I2 => \^out\(0),
      I3 => \^out\(1),
      O => \IODELAY_CE_i_1__3_n_0\
    );
IODELAY_CE_reg: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AS(0),
      D => \IODELAY_CE_i_1__3_n_0\,
      Q => IODELAY_CE
    );
\IODELAY_INC_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => CTRL_INC,
      I1 => \^fsm_sequential_syncstate_reg[1]_0\(0),
      I2 => \^out\(0),
      I3 => \^out\(1),
      O => \IODELAY_INC_i_1__3_n_0\
    );
IODELAY_INC_reg: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(0),
      D => \IODELAY_INC_i_1__3_n_0\,
      Q => IODELAY_INC
    );
IODELAY_ISERDES_RESET_reg: unisim.vcomponents.FDPE
     port map (
      C => CLKDIV,
      CE => '1',
      D => CTRL_RESET_reg,
      PRE => AS(0),
      Q => SYNC_RESET
    );
\ISERDES_BITSLIP_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => CTRL_BITSLIP,
      I1 => \^fsm_sequential_syncstate_reg[1]_0\(0),
      I2 => \^out\(0),
      I3 => \^out\(1),
      O => \ISERDES_BITSLIP_i_1__3_n_0\
    );
ISERDES_BITSLIP_reg: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(0),
      D => \ISERDES_BITSLIP_i_1__3_n_0\,
      Q => ISERDES_BITSLIP
    );
\ReqPipe_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AS(0),
      D => REQ,
      Q => p_0_out(1)
    );
\ReqPipe_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AS(0),
      D => p_0_out(1),
      Q => \^fsm_sequential_syncstate_reg[1]_0\(0)
    );
\WaitCntr[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF3002E"
    )
        port map (
      I0 => \^fsm_sequential_syncstate_reg[1]_0\(0),
      I1 => \^out\(0),
      I2 => \^p_1_in\,
      I3 => \^out\(1),
      I4 => \WaitCntr_reg_n_0_[0]\,
      O => \WaitCntr[0]_i_1__3_n_0\
    );
\WaitCntr[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFAF00000C5C"
    )
        port map (
      I0 => \WaitCntr_reg_n_0_[0]\,
      I1 => \^fsm_sequential_syncstate_reg[1]_0\(0),
      I2 => \^out\(0),
      I3 => \^p_1_in\,
      I4 => \^out\(1),
      I5 => \WaitCntr_reg_n_0_[1]\,
      O => \WaitCntr[1]_i_1__3_n_0\
    );
\WaitCntr[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FF0F1100"
    )
        port map (
      I0 => \WaitCntr_reg_n_0_[0]\,
      I1 => \WaitCntr_reg_n_0_[1]\,
      I2 => \^fsm_sequential_syncstate_reg[1]_0\(0),
      I3 => \^out\(0),
      I4 => \^p_1_in\,
      I5 => \^out\(1),
      O => \WaitCntr[2]_i_1__3_n_0\
    );
\WaitCntr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AS(0),
      D => \WaitCntr[0]_i_1__3_n_0\,
      Q => \WaitCntr_reg_n_0_[0]\
    );
\WaitCntr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AS(0),
      D => \WaitCntr[1]_i_1__3_n_0\,
      Q => \WaitCntr_reg_n_0_[1]\
    );
\WaitCntr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AS(0),
      D => \WaitCntr[2]_i_1__3_n_0\,
      Q => \^p_1_in\
    );
\alignstate[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \slv_reg5_reg[9]\(9),
      I1 => \^q\(9),
      O => \alignstate[2]_i_5_n_0\
    );
\alignstate[2]_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(7),
      I1 => \slv_reg5_reg[9]\(7),
      I2 => \^q\(6),
      I3 => \slv_reg5_reg[9]\(6),
      I4 => \slv_reg5_reg[9]\(8),
      I5 => \^q\(8),
      O => \alignstate[2]_i_6__3_n_0\
    );
\alignstate[2]_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \slv_reg5_reg[9]\(4),
      I2 => \^q\(3),
      I3 => \slv_reg5_reg[9]\(3),
      I4 => \slv_reg5_reg[9]\(5),
      I5 => \^q\(5),
      O => \alignstate[2]_i_7__3_n_0\
    );
\alignstate[2]_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \slv_reg5_reg[9]\(2),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \slv_reg5_reg[9]\(1),
      I4 => \^q\(0),
      I5 => \slv_reg5_reg[9]\(0),
      O => \alignstate[2]_i_8__3_n_0\
    );
\alignstate_reg[2]_i_3__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => \alignstate_reg[2]_i_3__3_n_1\,
      CO(1) => \alignstate_reg[2]_i_3__3_n_2\,
      CO(0) => \alignstate_reg[2]_i_3__3_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_alignstate_reg[2]_i_3__3_O_UNCONNECTED\(3 downto 0),
      S(3) => \alignstate[2]_i_5_n_0\,
      S(2) => \alignstate[2]_i_6__3_n_0\,
      S(1) => \alignstate[2]_i_7__3_n_0\,
      S(0) => \alignstate[2]_i_8__3_n_0\
    );
\datapipe_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \nomuxgen.SYNC_DATA_reg[9]\(0),
      Q => \datapipe_reg[0]_19\(0),
      R => '0'
    );
\datapipe_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \nomuxgen.SYNC_DATA_reg[9]\(1),
      Q => \datapipe_reg[0]_19\(1),
      R => '0'
    );
\datapipe_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \nomuxgen.SYNC_DATA_reg[9]\(2),
      Q => \datapipe_reg[0]_19\(2),
      R => '0'
    );
\datapipe_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \nomuxgen.SYNC_DATA_reg[9]\(3),
      Q => \datapipe_reg[0]_19\(3),
      R => '0'
    );
\datapipe_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \nomuxgen.SYNC_DATA_reg[9]\(4),
      Q => \datapipe_reg[0]_19\(4),
      R => '0'
    );
\datapipe_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \nomuxgen.SYNC_DATA_reg[9]\(5),
      Q => \datapipe_reg[0]_19\(5),
      R => '0'
    );
\datapipe_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \nomuxgen.SYNC_DATA_reg[9]\(6),
      Q => \datapipe_reg[0]_19\(6),
      R => '0'
    );
\datapipe_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \nomuxgen.SYNC_DATA_reg[9]\(7),
      Q => \datapipe_reg[0]_19\(7),
      R => '0'
    );
\datapipe_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \nomuxgen.SYNC_DATA_reg[9]\(8),
      Q => \datapipe_reg[0]_19\(8),
      R => '0'
    );
\datapipe_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \nomuxgen.SYNC_DATA_reg[9]\(9),
      Q => \datapipe_reg[0]_19\(9),
      R => '0'
    );
\datapipe_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \datapipe_reg[0]_19\(0),
      Q => \datapipe_reg[1]_20\(0),
      R => '0'
    );
\datapipe_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \datapipe_reg[0]_19\(1),
      Q => \datapipe_reg[1]_20\(1),
      R => '0'
    );
\datapipe_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \datapipe_reg[0]_19\(2),
      Q => \datapipe_reg[1]_20\(2),
      R => '0'
    );
\datapipe_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \datapipe_reg[0]_19\(3),
      Q => \datapipe_reg[1]_20\(3),
      R => '0'
    );
\datapipe_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \datapipe_reg[0]_19\(4),
      Q => \datapipe_reg[1]_20\(4),
      R => '0'
    );
\datapipe_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \datapipe_reg[0]_19\(5),
      Q => \datapipe_reg[1]_20\(5),
      R => '0'
    );
\datapipe_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \datapipe_reg[0]_19\(6),
      Q => \datapipe_reg[1]_20\(6),
      R => '0'
    );
\datapipe_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \datapipe_reg[0]_19\(7),
      Q => \datapipe_reg[1]_20\(7),
      R => '0'
    );
\datapipe_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \datapipe_reg[0]_19\(8),
      Q => \datapipe_reg[1]_20\(8),
      R => '0'
    );
\datapipe_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \datapipe_reg[0]_19\(9),
      Q => \datapipe_reg[1]_20\(9),
      R => '0'
    );
\edge_init[0]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \^edge_init_reg[9]\(0)
    );
\edge_init[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \^edge_init_reg[9]\(1)
    );
\edge_init[2]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \^edge_init_reg[9]\(2)
    );
\edge_init[3]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => \^edge_init_reg[9]\(3)
    );
\edge_init[4]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \^edge_init_reg[9]\(4)
    );
\edge_init[5]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(6),
      O => \^edge_init_reg[9]\(5)
    );
\edge_init[6]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      O => \^edge_init_reg[9]\(6)
    );
\edge_init[7]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      O => \^edge_init_reg[9]\(7)
    );
\edge_init[8]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(9),
      O => \^edge_init_reg[9]\(8)
    );
\edge_init[9]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(9),
      O => \^edge_init_reg[9]\(9)
    );
\edge_tmp_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \edge_tmp_i_3__3_n_0\,
      I1 => \^edge_init_reg[9]\(3),
      I2 => edge_tmp,
      I3 => \^edge_init_reg[9]\(1),
      I4 => \^edge_init_reg[9]\(7),
      I5 => \edge_tmp_i_4__3_n_0\,
      O => edge_tmp0
    );
\edge_tmp_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \edge_tmp_i_3__3_n_0\
    );
\edge_tmp_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFBFFFFFFFFDFFE"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(0),
      I2 => \^q\(6),
      I3 => \^q\(7),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \edge_tmp_i_4__3_n_0\
    );
\syncdatastate_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AS(0),
      D => REQ,
      Q => \CTRL_DATA_reg[9]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_iserdes_sync_11 is
  port (
    ACK : out STD_LOGIC;
    IODELAY_INC : out STD_LOGIC;
    IODELAY_CE : out STD_LOGIC;
    ISERDES_BITSLIP : out STD_LOGIC;
    FIFO_RESET : out STD_LOGIC;
    FIFO_WREN : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    SYNC_RESET : out STD_LOGIC;
    \GenCntr_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    edge_tmp0 : out STD_LOGIC;
    \edge_init_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    CTRL_SAMPLEINLASTBIT_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_syncstate_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_1_in : out STD_LOGIC;
    \CTRL_DATA_reg[9]_0\ : out STD_LOGIC;
    FIFO_WREN_r : in STD_LOGIC;
    SAMPLEINFIRSTBIT20_out : in STD_LOGIC;
    DELAY_WREN_c : in STD_LOGIC;
    FIFO_WREN_c : in STD_LOGIC;
    vita_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CLKDIV : in STD_LOGIC;
    \slv_reg4_reg[0]_rep__2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CTRL_FIFO_RESET : in STD_LOGIC;
    \slv_reg4_reg[0]_rep__1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \slv_reg4_reg[0]_rep\ : in STD_LOGIC;
    \WaitCntr_reg[2]_0\ : in STD_LOGIC;
    CTRL_RESET_reg : in STD_LOGIC;
    \edge_init_reg[9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg5_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    edge_tmp : in STD_LOGIC;
    \compare_reg[2][9]\ : in STD_LOGIC;
    \compare_reg[0][9]\ : in STD_LOGIC;
    \compare_reg[1][9]\ : in STD_LOGIC;
    REQ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \nomuxgen.SYNC_DATA_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \syncdatastate_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CTRL_CE : in STD_LOGIC;
    CTRL_INC : in STD_LOGIC;
    CTRL_BITSLIP : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_iserdes_sync_11 : entity is "iserdes_sync";
end design_1_onsemi_vita_cam_0_0_iserdes_sync_11;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_iserdes_sync_11 is
  signal \AckPipe_reg_n_0_[0]\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal FIFO_RESET_r : STD_LOGIC;
  signal \FIFO_WREN__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_syncstate[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_syncstate[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_syncstate_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \IODELAY_CE_i_1__1_n_0\ : STD_LOGIC;
  signal \IODELAY_INC_i_1__1_n_0\ : STD_LOGIC;
  signal \ISERDES_BITSLIP_i_1__1_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \WaitCntr[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \WaitCntr[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \WaitCntr[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \WaitCntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \WaitCntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \alignstate[2]_i_5__0_n_0\ : STD_LOGIC;
  signal \alignstate[2]_i_6__1_n_0\ : STD_LOGIC;
  signal \alignstate[2]_i_7__1_n_0\ : STD_LOGIC;
  signal \alignstate[2]_i_8__1_n_0\ : STD_LOGIC;
  signal \alignstate_reg[2]_i_3__1_n_1\ : STD_LOGIC;
  signal \alignstate_reg[2]_i_3__1_n_2\ : STD_LOGIC;
  signal \alignstate_reg[2]_i_3__1_n_3\ : STD_LOGIC;
  signal \datapipe_reg[0]_15\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \datapipe_reg[1]_16\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^edge_init_reg[9]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \edge_tmp_i_3__1_n_0\ : STD_LOGIC;
  signal \edge_tmp_i_4__1_n_0\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \out\ : signal is "yes";
  signal \p_0_in__0\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^p_1_in\ : STD_LOGIC;
  signal \NLW_alignstate_reg[2]_i_3__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_syncstate_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_syncstate_reg[1]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \edge_init[0]_i_1__1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \edge_init[2]_i_1__1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \edge_init[3]_i_1__1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \edge_init[4]_i_1__1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \edge_init[5]_i_1__1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \edge_init[6]_i_1__1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \edge_init[7]_i_1__1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \edge_init[9]_i_1__1\ : label is "soft_lutpair238";
begin
  D(0) <= \^d\(0);
  \FSM_sequential_syncstate_reg[1]_0\(0) <= \^fsm_sequential_syncstate_reg[1]_0\(0);
  Q(9 downto 0) <= \^q\(9 downto 0);
  \edge_init_reg[9]\(9 downto 0) <= \^edge_init_reg[9]\(9 downto 0);
  \out\(1 downto 0) <= \^out\(1 downto 0);
  p_1_in <= \^p_1_in\;
ACK_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AR(1),
      D => \p_0_in__0\,
      Q => ACK
    );
\AckPipe_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AR(0),
      D => \^d\(0),
      Q => \AckPipe_reg_n_0_[0]\
    );
\AckPipe_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AR(1),
      D => \AckPipe_reg_n_0_[0]\,
      Q => \p_0_in__0\
    );
Ack_int_reg: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__2\(0),
      D => \WaitCntr_reg[2]_0\,
      Q => \^d\(0)
    );
\CTRL_DATA_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \syncdatastate_reg[1]_0\(0),
      CLR => \slv_reg4_reg[0]_rep__2\(1),
      D => \datapipe_reg[1]_16\(0),
      Q => \^q\(0)
    );
\CTRL_DATA_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \syncdatastate_reg[1]_0\(0),
      CLR => \slv_reg4_reg[0]_rep__2\(1),
      D => \datapipe_reg[1]_16\(1),
      Q => \^q\(1)
    );
\CTRL_DATA_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \syncdatastate_reg[1]_0\(0),
      CLR => \slv_reg4_reg[0]_rep__2\(1),
      D => \datapipe_reg[1]_16\(2),
      Q => \^q\(2)
    );
\CTRL_DATA_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \syncdatastate_reg[1]_0\(0),
      CLR => \slv_reg4_reg[0]_rep__2\(1),
      D => \datapipe_reg[1]_16\(3),
      Q => \^q\(3)
    );
\CTRL_DATA_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \syncdatastate_reg[1]_0\(0),
      CLR => \slv_reg4_reg[0]_rep__2\(1),
      D => \datapipe_reg[1]_16\(4),
      Q => \^q\(4)
    );
\CTRL_DATA_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \syncdatastate_reg[1]_0\(0),
      CLR => \slv_reg4_reg[0]_rep__2\(1),
      D => \datapipe_reg[1]_16\(5),
      Q => \^q\(5)
    );
\CTRL_DATA_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \syncdatastate_reg[1]_0\(0),
      CLR => \slv_reg4_reg[0]_rep__2\(1),
      D => \datapipe_reg[1]_16\(6),
      Q => \^q\(6)
    );
\CTRL_DATA_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \syncdatastate_reg[1]_0\(0),
      CLR => \slv_reg4_reg[0]_rep__2\(1),
      D => \datapipe_reg[1]_16\(7),
      Q => \^q\(7)
    );
\CTRL_DATA_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \syncdatastate_reg[1]_0\(0),
      CLR => \slv_reg4_reg[0]_rep__2\(1),
      D => \datapipe_reg[1]_16\(8),
      Q => \^q\(8)
    );
\CTRL_DATA_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \syncdatastate_reg[1]_0\(0),
      CLR => \slv_reg4_reg[0]_rep__2\(1),
      D => \datapipe_reg[1]_16\(9),
      Q => \^q\(9)
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \compare_reg[2][9]\,
      I2 => \^q\(8),
      I3 => \compare_reg[0][9]\,
      I4 => \compare_reg[1][9]\,
      I5 => \^q\(7),
      O => CTRL_SAMPLEINLASTBIT_i_reg(0)
    );
FIFO_RESET_r_reg: unisim.vcomponents.FDPE
     port map (
      C => CLKDIV,
      CE => '1',
      D => CTRL_FIFO_RESET,
      PRE => \slv_reg4_reg[0]_rep__1\(0),
      Q => FIFO_RESET_r
    );
FIFO_RESET_reg: unisim.vcomponents.FDPE
     port map (
      C => CLKDIV,
      CE => '1',
      D => FIFO_RESET_r,
      PRE => \slv_reg4_reg[0]_rep\,
      Q => FIFO_RESET
    );
\FIFO_WREN__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => FIFO_WREN_r,
      I1 => SAMPLEINFIRSTBIT20_out,
      I2 => DELAY_WREN_c,
      I3 => FIFO_WREN_c,
      O => \FIFO_WREN__0_n_0\
    );
\FIFO_WREN_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep\,
      D => \FIFO_WREN__0_n_0\,
      Q => FIFO_WREN(0)
    );
\FSM_sequential_syncstate[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D5D0404"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^fsm_sequential_syncstate_reg[1]_0\(0),
      I2 => \^out\(0),
      I3 => \^p_1_in\,
      I4 => \^out\(0),
      O => \FSM_sequential_syncstate[0]_i_1__1_n_0\
    );
\FSM_sequential_syncstate[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"59595000"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^fsm_sequential_syncstate_reg[1]_0\(0),
      I2 => \^out\(0),
      I3 => \^p_1_in\,
      I4 => \^out\(1),
      O => \FSM_sequential_syncstate[1]_i_1__1_n_0\
    );
\FSM_sequential_syncstate_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__2\(1),
      D => \FSM_sequential_syncstate[0]_i_1__1_n_0\,
      Q => \^out\(0)
    );
\FSM_sequential_syncstate_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__2\(1),
      D => \FSM_sequential_syncstate[1]_i_1__1_n_0\,
      Q => \^out\(1)
    );
\GenCntr[15]_i_16__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(0),
      I2 => \edge_init_reg[9]_0\(0),
      O => \GenCntr_reg[1]\(0)
    );
\IODELAY_CE_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => CTRL_CE,
      I1 => \^fsm_sequential_syncstate_reg[1]_0\(0),
      I2 => \^out\(0),
      I3 => \^out\(1),
      O => \IODELAY_CE_i_1__1_n_0\
    );
IODELAY_CE_reg: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__2\(0),
      D => \IODELAY_CE_i_1__1_n_0\,
      Q => IODELAY_CE
    );
\IODELAY_INC_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => CTRL_INC,
      I1 => \^fsm_sequential_syncstate_reg[1]_0\(0),
      I2 => \^out\(0),
      I3 => \^out\(1),
      O => \IODELAY_INC_i_1__1_n_0\
    );
IODELAY_INC_reg: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(0),
      D => \IODELAY_INC_i_1__1_n_0\,
      Q => IODELAY_INC
    );
IODELAY_ISERDES_RESET_reg: unisim.vcomponents.FDPE
     port map (
      C => CLKDIV,
      CE => '1',
      D => CTRL_RESET_reg,
      PRE => \slv_reg4_reg[0]_rep__2\(0),
      Q => SYNC_RESET
    );
\ISERDES_BITSLIP_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => CTRL_BITSLIP,
      I1 => \^fsm_sequential_syncstate_reg[1]_0\(0),
      I2 => \^out\(0),
      I3 => \^out\(1),
      O => \ISERDES_BITSLIP_i_1__1_n_0\
    );
ISERDES_BITSLIP_reg: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(0),
      D => \ISERDES_BITSLIP_i_1__1_n_0\,
      Q => ISERDES_BITSLIP
    );
\ReqPipe_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__1\(1),
      D => REQ,
      Q => p_0_out(1)
    );
\ReqPipe_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__2\(0),
      D => p_0_out(1),
      Q => \^fsm_sequential_syncstate_reg[1]_0\(0)
    );
\WaitCntr[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF3002E"
    )
        port map (
      I0 => \^fsm_sequential_syncstate_reg[1]_0\(0),
      I1 => \^out\(0),
      I2 => \^p_1_in\,
      I3 => \^out\(1),
      I4 => \WaitCntr_reg_n_0_[0]\,
      O => \WaitCntr[0]_i_1__1_n_0\
    );
\WaitCntr[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFAF00000C5C"
    )
        port map (
      I0 => \WaitCntr_reg_n_0_[0]\,
      I1 => \^fsm_sequential_syncstate_reg[1]_0\(0),
      I2 => \^out\(0),
      I3 => \^p_1_in\,
      I4 => \^out\(1),
      I5 => \WaitCntr_reg_n_0_[1]\,
      O => \WaitCntr[1]_i_1__1_n_0\
    );
\WaitCntr[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FF0F1100"
    )
        port map (
      I0 => \WaitCntr_reg_n_0_[0]\,
      I1 => \WaitCntr_reg_n_0_[1]\,
      I2 => \^fsm_sequential_syncstate_reg[1]_0\(0),
      I3 => \^out\(0),
      I4 => \^p_1_in\,
      I5 => \^out\(1),
      O => \WaitCntr[2]_i_1__1_n_0\
    );
\WaitCntr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__2\(0),
      D => \WaitCntr[0]_i_1__1_n_0\,
      Q => \WaitCntr_reg_n_0_[0]\
    );
\WaitCntr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__2\(0),
      D => \WaitCntr[1]_i_1__1_n_0\,
      Q => \WaitCntr_reg_n_0_[1]\
    );
\WaitCntr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__2\(0),
      D => \WaitCntr[2]_i_1__1_n_0\,
      Q => \^p_1_in\
    );
\alignstate[2]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \slv_reg5_reg[9]\(9),
      I1 => \^q\(9),
      O => \alignstate[2]_i_5__0_n_0\
    );
\alignstate[2]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(7),
      I1 => \slv_reg5_reg[9]\(7),
      I2 => \^q\(6),
      I3 => \slv_reg5_reg[9]\(6),
      I4 => \slv_reg5_reg[9]\(8),
      I5 => \^q\(8),
      O => \alignstate[2]_i_6__1_n_0\
    );
\alignstate[2]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \slv_reg5_reg[9]\(4),
      I2 => \^q\(3),
      I3 => \slv_reg5_reg[9]\(3),
      I4 => \slv_reg5_reg[9]\(5),
      I5 => \^q\(5),
      O => \alignstate[2]_i_7__1_n_0\
    );
\alignstate[2]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \slv_reg5_reg[9]\(2),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \slv_reg5_reg[9]\(1),
      I4 => \^q\(0),
      I5 => \slv_reg5_reg[9]\(0),
      O => \alignstate[2]_i_8__1_n_0\
    );
\alignstate_reg[2]_i_3__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => \alignstate_reg[2]_i_3__1_n_1\,
      CO(1) => \alignstate_reg[2]_i_3__1_n_2\,
      CO(0) => \alignstate_reg[2]_i_3__1_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_alignstate_reg[2]_i_3__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \alignstate[2]_i_5__0_n_0\,
      S(2) => \alignstate[2]_i_6__1_n_0\,
      S(1) => \alignstate[2]_i_7__1_n_0\,
      S(0) => \alignstate[2]_i_8__1_n_0\
    );
\datapipe_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \nomuxgen.SYNC_DATA_reg[9]\(0),
      Q => \datapipe_reg[0]_15\(0),
      R => '0'
    );
\datapipe_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \nomuxgen.SYNC_DATA_reg[9]\(1),
      Q => \datapipe_reg[0]_15\(1),
      R => '0'
    );
\datapipe_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \nomuxgen.SYNC_DATA_reg[9]\(2),
      Q => \datapipe_reg[0]_15\(2),
      R => '0'
    );
\datapipe_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \nomuxgen.SYNC_DATA_reg[9]\(3),
      Q => \datapipe_reg[0]_15\(3),
      R => '0'
    );
\datapipe_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \nomuxgen.SYNC_DATA_reg[9]\(4),
      Q => \datapipe_reg[0]_15\(4),
      R => '0'
    );
\datapipe_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \nomuxgen.SYNC_DATA_reg[9]\(5),
      Q => \datapipe_reg[0]_15\(5),
      R => '0'
    );
\datapipe_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \nomuxgen.SYNC_DATA_reg[9]\(6),
      Q => \datapipe_reg[0]_15\(6),
      R => '0'
    );
\datapipe_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \nomuxgen.SYNC_DATA_reg[9]\(7),
      Q => \datapipe_reg[0]_15\(7),
      R => '0'
    );
\datapipe_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \nomuxgen.SYNC_DATA_reg[9]\(8),
      Q => \datapipe_reg[0]_15\(8),
      R => '0'
    );
\datapipe_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \nomuxgen.SYNC_DATA_reg[9]\(9),
      Q => \datapipe_reg[0]_15\(9),
      R => '0'
    );
\datapipe_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \datapipe_reg[0]_15\(0),
      Q => \datapipe_reg[1]_16\(0),
      R => '0'
    );
\datapipe_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \datapipe_reg[0]_15\(1),
      Q => \datapipe_reg[1]_16\(1),
      R => '0'
    );
\datapipe_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \datapipe_reg[0]_15\(2),
      Q => \datapipe_reg[1]_16\(2),
      R => '0'
    );
\datapipe_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \datapipe_reg[0]_15\(3),
      Q => \datapipe_reg[1]_16\(3),
      R => '0'
    );
\datapipe_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \datapipe_reg[0]_15\(4),
      Q => \datapipe_reg[1]_16\(4),
      R => '0'
    );
\datapipe_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \datapipe_reg[0]_15\(5),
      Q => \datapipe_reg[1]_16\(5),
      R => '0'
    );
\datapipe_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \datapipe_reg[0]_15\(6),
      Q => \datapipe_reg[1]_16\(6),
      R => '0'
    );
\datapipe_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \datapipe_reg[0]_15\(7),
      Q => \datapipe_reg[1]_16\(7),
      R => '0'
    );
\datapipe_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \datapipe_reg[0]_15\(8),
      Q => \datapipe_reg[1]_16\(8),
      R => '0'
    );
\datapipe_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \datapipe_reg[0]_15\(9),
      Q => \datapipe_reg[1]_16\(9),
      R => '0'
    );
\edge_init[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \^edge_init_reg[9]\(0)
    );
\edge_init[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \^edge_init_reg[9]\(1)
    );
\edge_init[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \^edge_init_reg[9]\(2)
    );
\edge_init[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => \^edge_init_reg[9]\(3)
    );
\edge_init[4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \^edge_init_reg[9]\(4)
    );
\edge_init[5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(6),
      O => \^edge_init_reg[9]\(5)
    );
\edge_init[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      O => \^edge_init_reg[9]\(6)
    );
\edge_init[7]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      O => \^edge_init_reg[9]\(7)
    );
\edge_init[8]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(9),
      O => \^edge_init_reg[9]\(8)
    );
\edge_init[9]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(9),
      O => \^edge_init_reg[9]\(9)
    );
\edge_tmp_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \edge_tmp_i_3__1_n_0\,
      I1 => \^edge_init_reg[9]\(3),
      I2 => edge_tmp,
      I3 => \^edge_init_reg[9]\(1),
      I4 => \^edge_init_reg[9]\(7),
      I5 => \edge_tmp_i_4__1_n_0\,
      O => edge_tmp0
    );
\edge_tmp_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \edge_tmp_i_3__1_n_0\
    );
\edge_tmp_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFBFFFFFFFFDFFE"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(0),
      I2 => \^q\(6),
      I3 => \^q\(7),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \edge_tmp_i_4__1_n_0\
    );
\syncdatastate_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__1\(1),
      D => REQ,
      Q => \CTRL_DATA_reg[9]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_iserdes_sync_15 is
  port (
    ACK : out STD_LOGIC;
    IODELAY_INC : out STD_LOGIC;
    IODELAY_CE : out STD_LOGIC;
    ISERDES_BITSLIP : out STD_LOGIC;
    FIFO_RESET : out STD_LOGIC;
    FIFO_WREN : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    SYNC_RESET : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    edge_tmp0 : out STD_LOGIC;
    \edge_init_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    CTRL_SAMPLEINLASTBIT_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_syncstate_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_1_in : out STD_LOGIC;
    \CTRL_DATA_reg[9]_0\ : out STD_LOGIC;
    FIFO_WREN_r : in STD_LOGIC;
    SAMPLEINFIRSTBIT36_out : in STD_LOGIC;
    DELAY_WREN_c : in STD_LOGIC;
    FIFO_WREN_c : in STD_LOGIC;
    vita_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CLKDIV : in STD_LOGIC;
    \slv_reg4_reg[0]_rep__2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CTRL_FIFO_RESET : in STD_LOGIC;
    \slv_reg4_reg[0]_rep\ : in STD_LOGIC;
    \WaitCntr_reg[2]_0\ : in STD_LOGIC;
    CTRL_RESET_reg : in STD_LOGIC;
    \edge_init_reg[9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg5_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    edge_tmp : in STD_LOGIC;
    \compare_reg[2][9]\ : in STD_LOGIC;
    \compare_reg[0][9]\ : in STD_LOGIC;
    \compare_reg[1][9]\ : in STD_LOGIC;
    REQ : in STD_LOGIC;
    \slv_reg4_reg[0]_rep__1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg4_reg[0]_rep__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \nomuxgen.SYNC_DATA_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    CTRL_CE : in STD_LOGIC;
    CTRL_INC : in STD_LOGIC;
    CTRL_BITSLIP : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_iserdes_sync_15 : entity is "iserdes_sync";
end design_1_onsemi_vita_cam_0_0_iserdes_sync_15;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_iserdes_sync_15 is
  signal \AckPipe_reg_n_0_[0]\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal FIFO_RESET_r : STD_LOGIC;
  signal \FIFO_WREN__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_syncstate[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_syncstate[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_syncstate_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \IODELAY_CE_i_1__0_n_0\ : STD_LOGIC;
  signal \IODELAY_INC_i_1__0_n_0\ : STD_LOGIC;
  signal \ISERDES_BITSLIP_i_1__0_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \WaitCntr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \WaitCntr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \WaitCntr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \WaitCntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \WaitCntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \alignstate[2]_i_5__1_n_0\ : STD_LOGIC;
  signal \alignstate[2]_i_6__0_n_0\ : STD_LOGIC;
  signal \alignstate[2]_i_7__0_n_0\ : STD_LOGIC;
  signal \alignstate[2]_i_8__0_n_0\ : STD_LOGIC;
  signal \alignstate_reg[2]_i_3__0_n_1\ : STD_LOGIC;
  signal \alignstate_reg[2]_i_3__0_n_2\ : STD_LOGIC;
  signal \alignstate_reg[2]_i_3__0_n_3\ : STD_LOGIC;
  signal \datapipe_reg[0]_13\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \datapipe_reg[1]_14\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^edge_init_reg[9]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \edge_tmp_i_3__0_n_0\ : STD_LOGIC;
  signal \edge_tmp_i_4__0_n_0\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \out\ : signal is "yes";
  signal \p_0_in__0\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^p_1_in\ : STD_LOGIC;
  signal \NLW_alignstate_reg[2]_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_syncstate_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_syncstate_reg[1]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \edge_init[0]_i_1__0\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \edge_init[2]_i_1__0\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \edge_init[3]_i_1__0\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \edge_init[4]_i_1__0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \edge_init[5]_i_1__0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \edge_init[6]_i_1__0\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \edge_init[7]_i_1__0\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \edge_init[9]_i_1__0\ : label is "soft_lutpair185";
begin
  D(0) <= \^d\(0);
  \FSM_sequential_syncstate_reg[1]_0\(0) <= \^fsm_sequential_syncstate_reg[1]_0\(0);
  Q(9 downto 0) <= \^q\(9 downto 0);
  \edge_init_reg[9]\(9 downto 0) <= \^edge_init_reg[9]\(9 downto 0);
  \out\(1 downto 0) <= \^out\(1 downto 0);
  p_1_in <= \^p_1_in\;
ACK_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AR(1),
      D => \p_0_in__0\,
      Q => ACK
    );
\AckPipe_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AR(0),
      D => \^d\(0),
      Q => \AckPipe_reg_n_0_[0]\
    );
\AckPipe_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AR(1),
      D => \AckPipe_reg_n_0_[0]\,
      Q => \p_0_in__0\
    );
Ack_int_reg: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__2\(0),
      D => \WaitCntr_reg[2]_0\,
      Q => \^d\(0)
    );
\CTRL_DATA_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => \slv_reg4_reg[0]_rep__2\(0),
      D => \datapipe_reg[1]_14\(0),
      Q => \^q\(0)
    );
\CTRL_DATA_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => \slv_reg4_reg[0]_rep__2\(0),
      D => \datapipe_reg[1]_14\(1),
      Q => \^q\(1)
    );
\CTRL_DATA_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => \slv_reg4_reg[0]_rep__2\(0),
      D => \datapipe_reg[1]_14\(2),
      Q => \^q\(2)
    );
\CTRL_DATA_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => \slv_reg4_reg[0]_rep__2\(0),
      D => \datapipe_reg[1]_14\(3),
      Q => \^q\(3)
    );
\CTRL_DATA_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => \slv_reg4_reg[0]_rep__2\(0),
      D => \datapipe_reg[1]_14\(4),
      Q => \^q\(4)
    );
\CTRL_DATA_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => \slv_reg4_reg[0]_rep__2\(0),
      D => \datapipe_reg[1]_14\(5),
      Q => \^q\(5)
    );
\CTRL_DATA_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => \slv_reg4_reg[0]_rep__2\(0),
      D => \datapipe_reg[1]_14\(6),
      Q => \^q\(6)
    );
\CTRL_DATA_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => \slv_reg4_reg[0]_rep__2\(0),
      D => \datapipe_reg[1]_14\(7),
      Q => \^q\(7)
    );
\CTRL_DATA_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => \slv_reg4_reg[0]_rep__2\(0),
      D => \datapipe_reg[1]_14\(8),
      Q => \^q\(8)
    );
\CTRL_DATA_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => \slv_reg4_reg[0]_rep__2\(0),
      D => \datapipe_reg[1]_14\(9),
      Q => \^q\(9)
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \compare_reg[2][9]\,
      I2 => \^q\(8),
      I3 => \compare_reg[0][9]\,
      I4 => \compare_reg[1][9]\,
      I5 => \^q\(7),
      O => CTRL_SAMPLEINLASTBIT_i_reg(0)
    );
FIFO_RESET_r_reg: unisim.vcomponents.FDPE
     port map (
      C => CLKDIV,
      CE => '1',
      D => CTRL_FIFO_RESET,
      PRE => AR(0),
      Q => FIFO_RESET_r
    );
FIFO_RESET_reg: unisim.vcomponents.FDPE
     port map (
      C => CLKDIV,
      CE => '1',
      D => FIFO_RESET_r,
      PRE => \slv_reg4_reg[0]_rep\,
      Q => FIFO_RESET
    );
\FIFO_WREN__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => FIFO_WREN_r,
      I1 => SAMPLEINFIRSTBIT36_out,
      I2 => DELAY_WREN_c,
      I3 => FIFO_WREN_c,
      O => \FIFO_WREN__0_n_0\
    );
\FIFO_WREN_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep\,
      D => \FIFO_WREN__0_n_0\,
      Q => FIFO_WREN(0)
    );
\FSM_sequential_syncstate[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D5D0404"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^fsm_sequential_syncstate_reg[1]_0\(0),
      I2 => \^out\(0),
      I3 => \^p_1_in\,
      I4 => \^out\(0),
      O => \FSM_sequential_syncstate[0]_i_1__0_n_0\
    );
\FSM_sequential_syncstate[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"59595000"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^fsm_sequential_syncstate_reg[1]_0\(0),
      I2 => \^out\(0),
      I3 => \^p_1_in\,
      I4 => \^out\(1),
      O => \FSM_sequential_syncstate[1]_i_1__0_n_0\
    );
\FSM_sequential_syncstate_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__2\(1),
      D => \FSM_sequential_syncstate[0]_i_1__0_n_0\,
      Q => \^out\(0)
    );
\FSM_sequential_syncstate_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__2\(1),
      D => \FSM_sequential_syncstate[1]_i_1__0_n_0\,
      Q => \^out\(1)
    );
\GenCntr[15]_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(0),
      I2 => \edge_init_reg[9]_0\(0),
      O => S(0)
    );
\IODELAY_CE_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => CTRL_CE,
      I1 => \^fsm_sequential_syncstate_reg[1]_0\(0),
      I2 => \^out\(0),
      I3 => \^out\(1),
      O => \IODELAY_CE_i_1__0_n_0\
    );
IODELAY_CE_reg: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__2\(0),
      D => \IODELAY_CE_i_1__0_n_0\,
      Q => IODELAY_CE
    );
\IODELAY_INC_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => CTRL_INC,
      I1 => \^fsm_sequential_syncstate_reg[1]_0\(0),
      I2 => \^out\(0),
      I3 => \^out\(1),
      O => \IODELAY_INC_i_1__0_n_0\
    );
IODELAY_INC_reg: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(0),
      D => \IODELAY_INC_i_1__0_n_0\,
      Q => IODELAY_INC
    );
IODELAY_ISERDES_RESET_reg: unisim.vcomponents.FDPE
     port map (
      C => CLKDIV,
      CE => '1',
      D => CTRL_RESET_reg,
      PRE => \slv_reg4_reg[0]_rep__2\(0),
      Q => SYNC_RESET
    );
\ISERDES_BITSLIP_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => CTRL_BITSLIP,
      I1 => \^fsm_sequential_syncstate_reg[1]_0\(0),
      I2 => \^out\(0),
      I3 => \^out\(1),
      O => \ISERDES_BITSLIP_i_1__0_n_0\
    );
ISERDES_BITSLIP_reg: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(0),
      D => \ISERDES_BITSLIP_i_1__0_n_0\,
      Q => ISERDES_BITSLIP
    );
\ReqPipe_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__1\(0),
      D => REQ,
      Q => p_0_out(1)
    );
\ReqPipe_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__2\(0),
      D => p_0_out(1),
      Q => \^fsm_sequential_syncstate_reg[1]_0\(0)
    );
\WaitCntr[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF3002E"
    )
        port map (
      I0 => \^fsm_sequential_syncstate_reg[1]_0\(0),
      I1 => \^out\(0),
      I2 => \^p_1_in\,
      I3 => \^out\(1),
      I4 => \WaitCntr_reg_n_0_[0]\,
      O => \WaitCntr[0]_i_1__0_n_0\
    );
\WaitCntr[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFAF00000C5C"
    )
        port map (
      I0 => \WaitCntr_reg_n_0_[0]\,
      I1 => \^fsm_sequential_syncstate_reg[1]_0\(0),
      I2 => \^out\(0),
      I3 => \^p_1_in\,
      I4 => \^out\(1),
      I5 => \WaitCntr_reg_n_0_[1]\,
      O => \WaitCntr[1]_i_1__0_n_0\
    );
\WaitCntr[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FF0F1100"
    )
        port map (
      I0 => \WaitCntr_reg_n_0_[0]\,
      I1 => \WaitCntr_reg_n_0_[1]\,
      I2 => \^fsm_sequential_syncstate_reg[1]_0\(0),
      I3 => \^out\(0),
      I4 => \^p_1_in\,
      I5 => \^out\(1),
      O => \WaitCntr[2]_i_1__0_n_0\
    );
\WaitCntr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__2\(0),
      D => \WaitCntr[0]_i_1__0_n_0\,
      Q => \WaitCntr_reg_n_0_[0]\
    );
\WaitCntr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__2\(0),
      D => \WaitCntr[1]_i_1__0_n_0\,
      Q => \WaitCntr_reg_n_0_[1]\
    );
\WaitCntr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__2\(0),
      D => \WaitCntr[2]_i_1__0_n_0\,
      Q => \^p_1_in\
    );
\alignstate[2]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \slv_reg5_reg[9]\(9),
      I1 => \^q\(9),
      O => \alignstate[2]_i_5__1_n_0\
    );
\alignstate[2]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(7),
      I1 => \slv_reg5_reg[9]\(7),
      I2 => \^q\(6),
      I3 => \slv_reg5_reg[9]\(6),
      I4 => \slv_reg5_reg[9]\(8),
      I5 => \^q\(8),
      O => \alignstate[2]_i_6__0_n_0\
    );
\alignstate[2]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \slv_reg5_reg[9]\(4),
      I2 => \^q\(3),
      I3 => \slv_reg5_reg[9]\(3),
      I4 => \slv_reg5_reg[9]\(5),
      I5 => \^q\(5),
      O => \alignstate[2]_i_7__0_n_0\
    );
\alignstate[2]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \slv_reg5_reg[9]\(2),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \slv_reg5_reg[9]\(1),
      I4 => \^q\(0),
      I5 => \slv_reg5_reg[9]\(0),
      O => \alignstate[2]_i_8__0_n_0\
    );
\alignstate_reg[2]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => \alignstate_reg[2]_i_3__0_n_1\,
      CO(1) => \alignstate_reg[2]_i_3__0_n_2\,
      CO(0) => \alignstate_reg[2]_i_3__0_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_alignstate_reg[2]_i_3__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \alignstate[2]_i_5__1_n_0\,
      S(2) => \alignstate[2]_i_6__0_n_0\,
      S(1) => \alignstate[2]_i_7__0_n_0\,
      S(0) => \alignstate[2]_i_8__0_n_0\
    );
\datapipe_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \slv_reg4_reg[0]_rep__0\(0),
      D => \nomuxgen.SYNC_DATA_reg[9]\(0),
      Q => \datapipe_reg[0]_13\(0),
      R => '0'
    );
\datapipe_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \slv_reg4_reg[0]_rep__0\(0),
      D => \nomuxgen.SYNC_DATA_reg[9]\(1),
      Q => \datapipe_reg[0]_13\(1),
      R => '0'
    );
\datapipe_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \slv_reg4_reg[0]_rep__0\(0),
      D => \nomuxgen.SYNC_DATA_reg[9]\(2),
      Q => \datapipe_reg[0]_13\(2),
      R => '0'
    );
\datapipe_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \slv_reg4_reg[0]_rep__0\(0),
      D => \nomuxgen.SYNC_DATA_reg[9]\(3),
      Q => \datapipe_reg[0]_13\(3),
      R => '0'
    );
\datapipe_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \slv_reg4_reg[0]_rep__0\(0),
      D => \nomuxgen.SYNC_DATA_reg[9]\(4),
      Q => \datapipe_reg[0]_13\(4),
      R => '0'
    );
\datapipe_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \slv_reg4_reg[0]_rep__0\(0),
      D => \nomuxgen.SYNC_DATA_reg[9]\(5),
      Q => \datapipe_reg[0]_13\(5),
      R => '0'
    );
\datapipe_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \slv_reg4_reg[0]_rep__0\(0),
      D => \nomuxgen.SYNC_DATA_reg[9]\(6),
      Q => \datapipe_reg[0]_13\(6),
      R => '0'
    );
\datapipe_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \slv_reg4_reg[0]_rep__0\(0),
      D => \nomuxgen.SYNC_DATA_reg[9]\(7),
      Q => \datapipe_reg[0]_13\(7),
      R => '0'
    );
\datapipe_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \slv_reg4_reg[0]_rep__0\(0),
      D => \nomuxgen.SYNC_DATA_reg[9]\(8),
      Q => \datapipe_reg[0]_13\(8),
      R => '0'
    );
\datapipe_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \slv_reg4_reg[0]_rep__0\(0),
      D => \nomuxgen.SYNC_DATA_reg[9]\(9),
      Q => \datapipe_reg[0]_13\(9),
      R => '0'
    );
\datapipe_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \slv_reg4_reg[0]_rep__0\(0),
      D => \datapipe_reg[0]_13\(0),
      Q => \datapipe_reg[1]_14\(0),
      R => '0'
    );
\datapipe_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \slv_reg4_reg[0]_rep__0\(0),
      D => \datapipe_reg[0]_13\(1),
      Q => \datapipe_reg[1]_14\(1),
      R => '0'
    );
\datapipe_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \slv_reg4_reg[0]_rep__0\(0),
      D => \datapipe_reg[0]_13\(2),
      Q => \datapipe_reg[1]_14\(2),
      R => '0'
    );
\datapipe_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \slv_reg4_reg[0]_rep__0\(0),
      D => \datapipe_reg[0]_13\(3),
      Q => \datapipe_reg[1]_14\(3),
      R => '0'
    );
\datapipe_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \slv_reg4_reg[0]_rep__0\(0),
      D => \datapipe_reg[0]_13\(4),
      Q => \datapipe_reg[1]_14\(4),
      R => '0'
    );
\datapipe_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \slv_reg4_reg[0]_rep__0\(0),
      D => \datapipe_reg[0]_13\(5),
      Q => \datapipe_reg[1]_14\(5),
      R => '0'
    );
\datapipe_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \slv_reg4_reg[0]_rep__0\(0),
      D => \datapipe_reg[0]_13\(6),
      Q => \datapipe_reg[1]_14\(6),
      R => '0'
    );
\datapipe_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \slv_reg4_reg[0]_rep__0\(0),
      D => \datapipe_reg[0]_13\(7),
      Q => \datapipe_reg[1]_14\(7),
      R => '0'
    );
\datapipe_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \slv_reg4_reg[0]_rep__0\(0),
      D => \datapipe_reg[0]_13\(8),
      Q => \datapipe_reg[1]_14\(8),
      R => '0'
    );
\datapipe_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \slv_reg4_reg[0]_rep__0\(0),
      D => \datapipe_reg[0]_13\(9),
      Q => \datapipe_reg[1]_14\(9),
      R => '0'
    );
\edge_init[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \^edge_init_reg[9]\(0)
    );
\edge_init[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \^edge_init_reg[9]\(1)
    );
\edge_init[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \^edge_init_reg[9]\(2)
    );
\edge_init[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => \^edge_init_reg[9]\(3)
    );
\edge_init[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \^edge_init_reg[9]\(4)
    );
\edge_init[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(6),
      O => \^edge_init_reg[9]\(5)
    );
\edge_init[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      O => \^edge_init_reg[9]\(6)
    );
\edge_init[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      O => \^edge_init_reg[9]\(7)
    );
\edge_init[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(9),
      O => \^edge_init_reg[9]\(8)
    );
\edge_init[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(9),
      O => \^edge_init_reg[9]\(9)
    );
\edge_tmp_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \edge_tmp_i_3__0_n_0\,
      I1 => \^edge_init_reg[9]\(3),
      I2 => edge_tmp,
      I3 => \^edge_init_reg[9]\(1),
      I4 => \^edge_init_reg[9]\(7),
      I5 => \edge_tmp_i_4__0_n_0\,
      O => edge_tmp0
    );
\edge_tmp_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \edge_tmp_i_3__0_n_0\
    );
\edge_tmp_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFBFFFFFFFFDFFE"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(0),
      I2 => \^q\(6),
      I3 => \^q\(7),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \edge_tmp_i_4__0_n_0\
    );
\syncdatastate_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__1\(0),
      D => REQ,
      Q => \CTRL_DATA_reg[9]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_iserdes_sync_19 is
  port (
    FIFO_WREN_r : out STD_LOGIC;
    ACK : out STD_LOGIC;
    IODELAY_INC : out STD_LOGIC;
    IODELAY_CE : out STD_LOGIC;
    ISERDES_BITSLIP : out STD_LOGIC;
    FIFO_RESET : out STD_LOGIC;
    FIFO_WREN : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    SYNC_RESET : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    edge_tmp0 : out STD_LOGIC;
    \edge_init_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    CTRL_SAMPLEINLASTBIT_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_syncstate_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_1_in : out STD_LOGIC;
    \CTRL_DATA_reg[9]_0\ : out STD_LOGIC;
    FIFO_WREN_c : in STD_LOGIC;
    CLKDIV : in STD_LOGIC;
    \slv_reg4_reg[0]_rep__6\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SAMPLEINFIRSTBIT : in STD_LOGIC;
    DELAY_WREN_c : in STD_LOGIC;
    vita_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CTRL_FIFO_RESET : in STD_LOGIC;
    \slv_reg4_reg[0]_rep\ : in STD_LOGIC;
    \WaitCntr_reg[2]_0\ : in STD_LOGIC;
    CTRL_RESET_reg : in STD_LOGIC;
    \edge_init_reg[9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg5_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    edge_tmp : in STD_LOGIC;
    \compare_reg[2][9]\ : in STD_LOGIC;
    \compare_reg[0][9]\ : in STD_LOGIC;
    \compare_reg[1][9]\ : in STD_LOGIC;
    REQ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \nomuxgen.SYNC_DATA_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \syncdatastate_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg4_reg[0]_rep__2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CTRL_CE : in STD_LOGIC;
    CTRL_INC : in STD_LOGIC;
    CTRL_BITSLIP : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_iserdes_sync_19 : entity is "iserdes_sync";
end design_1_onsemi_vita_cam_0_0_iserdes_sync_19;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_iserdes_sync_19 is
  signal \AckPipe_reg_n_0_[0]\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal FIFO_RESET_r : STD_LOGIC;
  signal \FIFO_WREN__0_n_0\ : STD_LOGIC;
  signal \^fifo_wren_r\ : STD_LOGIC;
  signal \FSM_sequential_syncstate[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_syncstate[1]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_syncstate_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal IODELAY_CE_i_1_n_0 : STD_LOGIC;
  signal IODELAY_INC_i_1_n_0 : STD_LOGIC;
  signal ISERDES_BITSLIP_i_1_n_0 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \WaitCntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \WaitCntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \WaitCntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \WaitCntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \WaitCntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \alignstate[2]_i_5__3_n_0\ : STD_LOGIC;
  signal \alignstate[2]_i_6_n_0\ : STD_LOGIC;
  signal \alignstate[2]_i_7_n_0\ : STD_LOGIC;
  signal \alignstate[2]_i_8_n_0\ : STD_LOGIC;
  signal \alignstate_reg[2]_i_3_n_1\ : STD_LOGIC;
  signal \alignstate_reg[2]_i_3_n_2\ : STD_LOGIC;
  signal \alignstate_reg[2]_i_3_n_3\ : STD_LOGIC;
  signal \datapipe_reg[0]_11\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \datapipe_reg[1]_12\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^edge_init_reg[9]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal edge_tmp_i_3_n_0 : STD_LOGIC;
  signal edge_tmp_i_4_n_0 : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \out\ : signal is "yes";
  signal \p_0_in__0\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^p_1_in\ : STD_LOGIC;
  signal \NLW_alignstate_reg[2]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_syncstate_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_syncstate_reg[1]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \edge_init[0]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \edge_init[2]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \edge_init[3]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \edge_init[4]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \edge_init[5]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \edge_init[6]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \edge_init[7]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \edge_init[9]_i_1\ : label is "soft_lutpair133";
begin
  D(0) <= \^d\(0);
  FIFO_WREN_r <= \^fifo_wren_r\;
  \FSM_sequential_syncstate_reg[1]_0\(0) <= \^fsm_sequential_syncstate_reg[1]_0\(0);
  Q(9 downto 0) <= \^q\(9 downto 0);
  \edge_init_reg[9]\(9 downto 0) <= \^edge_init_reg[9]\(9 downto 0);
  \out\(1 downto 0) <= \^out\(1 downto 0);
  p_1_in <= \^p_1_in\;
ACK_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__0\,
      Q => ACK
    );
\AckPipe_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => \^d\(0),
      Q => \AckPipe_reg_n_0_[0]\
    );
\AckPipe_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AR(0),
      D => \AckPipe_reg_n_0_[0]\,
      Q => \p_0_in__0\
    );
Ack_int_reg: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(1),
      D => \WaitCntr_reg[2]_0\,
      Q => \^d\(0)
    );
\CTRL_DATA_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \syncdatastate_reg[1]_0\(0),
      CLR => AR(1),
      D => \datapipe_reg[1]_12\(0),
      Q => \^q\(0)
    );
\CTRL_DATA_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \syncdatastate_reg[1]_0\(0),
      CLR => AR(1),
      D => \datapipe_reg[1]_12\(1),
      Q => \^q\(1)
    );
\CTRL_DATA_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \syncdatastate_reg[1]_0\(0),
      CLR => AR(1),
      D => \datapipe_reg[1]_12\(2),
      Q => \^q\(2)
    );
\CTRL_DATA_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \syncdatastate_reg[1]_0\(0),
      CLR => AR(1),
      D => \datapipe_reg[1]_12\(3),
      Q => \^q\(3)
    );
\CTRL_DATA_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \syncdatastate_reg[1]_0\(0),
      CLR => AR(1),
      D => \datapipe_reg[1]_12\(4),
      Q => \^q\(4)
    );
\CTRL_DATA_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \syncdatastate_reg[1]_0\(0),
      CLR => AR(1),
      D => \datapipe_reg[1]_12\(5),
      Q => \^q\(5)
    );
\CTRL_DATA_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \syncdatastate_reg[1]_0\(0),
      CLR => AR(1),
      D => \datapipe_reg[1]_12\(6),
      Q => \^q\(6)
    );
\CTRL_DATA_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \syncdatastate_reg[1]_0\(0),
      CLR => AR(1),
      D => \datapipe_reg[1]_12\(7),
      Q => \^q\(7)
    );
\CTRL_DATA_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \syncdatastate_reg[1]_0\(0),
      CLR => AR(1),
      D => \datapipe_reg[1]_12\(8),
      Q => \^q\(8)
    );
\CTRL_DATA_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \syncdatastate_reg[1]_0\(0),
      CLR => AR(1),
      D => \datapipe_reg[1]_12\(9),
      Q => \^q\(9)
    );
CTRL_SAMPLEINFIRSTBIT_i_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \compare_reg[2][9]\,
      I2 => \^q\(8),
      I3 => \compare_reg[0][9]\,
      I4 => \compare_reg[1][9]\,
      I5 => \^q\(7),
      O => CTRL_SAMPLEINLASTBIT_i_reg(0)
    );
FIFO_RESET_r_reg: unisim.vcomponents.FDPE
     port map (
      C => CLKDIV,
      CE => '1',
      D => CTRL_FIFO_RESET,
      PRE => \slv_reg4_reg[0]_rep__6\(1),
      Q => FIFO_RESET_r
    );
FIFO_RESET_reg: unisim.vcomponents.FDPE
     port map (
      C => CLKDIV,
      CE => '1',
      D => FIFO_RESET_r,
      PRE => \slv_reg4_reg[0]_rep\,
      Q => FIFO_RESET
    );
\FIFO_WREN__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^fifo_wren_r\,
      I1 => SAMPLEINFIRSTBIT,
      I2 => DELAY_WREN_c,
      I3 => FIFO_WREN_c,
      O => \FIFO_WREN__0_n_0\
    );
FIFO_WREN_r_reg: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => FIFO_WREN_c,
      Q => \^fifo_wren_r\
    );
\FIFO_WREN_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep\,
      D => \FIFO_WREN__0_n_0\,
      Q => FIFO_WREN(0)
    );
\FSM_sequential_syncstate[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D5D0404"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^fsm_sequential_syncstate_reg[1]_0\(0),
      I2 => \^out\(0),
      I3 => \^p_1_in\,
      I4 => \^out\(0),
      O => \FSM_sequential_syncstate[0]_i_1_n_0\
    );
\FSM_sequential_syncstate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"59595000"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^fsm_sequential_syncstate_reg[1]_0\(0),
      I2 => \^out\(0),
      I3 => \^p_1_in\,
      I4 => \^out\(1),
      O => \FSM_sequential_syncstate[1]_i_1_n_0\
    );
\FSM_sequential_syncstate_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__2\(0),
      D => \FSM_sequential_syncstate[0]_i_1_n_0\,
      Q => \^out\(0)
    );
\FSM_sequential_syncstate_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__2\(0),
      D => \FSM_sequential_syncstate[1]_i_1_n_0\,
      Q => \^out\(1)
    );
\GenCntr[15]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(0),
      I2 => \edge_init_reg[9]_0\(0),
      O => S(0)
    );
IODELAY_CE_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => CTRL_CE,
      I1 => \^fsm_sequential_syncstate_reg[1]_0\(0),
      I2 => \^out\(0),
      I3 => \^out\(1),
      O => IODELAY_CE_i_1_n_0
    );
IODELAY_CE_reg: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(1),
      D => IODELAY_CE_i_1_n_0,
      Q => IODELAY_CE
    );
IODELAY_INC_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => CTRL_INC,
      I1 => \^fsm_sequential_syncstate_reg[1]_0\(0),
      I2 => \^out\(0),
      I3 => \^out\(1),
      O => IODELAY_INC_i_1_n_0
    );
IODELAY_INC_reg: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => IODELAY_INC_i_1_n_0,
      Q => IODELAY_INC
    );
IODELAY_ISERDES_RESET_reg: unisim.vcomponents.FDPE
     port map (
      C => CLKDIV,
      CE => '1',
      D => CTRL_RESET_reg,
      PRE => AR(1),
      Q => SYNC_RESET
    );
ISERDES_BITSLIP_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => CTRL_BITSLIP,
      I1 => \^fsm_sequential_syncstate_reg[1]_0\(0),
      I2 => \^out\(0),
      I3 => \^out\(1),
      O => ISERDES_BITSLIP_i_1_n_0
    );
ISERDES_BITSLIP_reg: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__6\(1),
      D => ISERDES_BITSLIP_i_1_n_0,
      Q => ISERDES_BITSLIP
    );
\ReqPipe_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__6\(0),
      D => REQ,
      Q => p_0_out(1)
    );
\ReqPipe_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(1),
      D => p_0_out(1),
      Q => \^fsm_sequential_syncstate_reg[1]_0\(0)
    );
\WaitCntr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF3002E"
    )
        port map (
      I0 => \^fsm_sequential_syncstate_reg[1]_0\(0),
      I1 => \^out\(0),
      I2 => \^p_1_in\,
      I3 => \^out\(1),
      I4 => \WaitCntr_reg_n_0_[0]\,
      O => \WaitCntr[0]_i_1_n_0\
    );
\WaitCntr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFAF00000C5C"
    )
        port map (
      I0 => \WaitCntr_reg_n_0_[0]\,
      I1 => \^fsm_sequential_syncstate_reg[1]_0\(0),
      I2 => \^out\(0),
      I3 => \^p_1_in\,
      I4 => \^out\(1),
      I5 => \WaitCntr_reg_n_0_[1]\,
      O => \WaitCntr[1]_i_1_n_0\
    );
\WaitCntr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FF0F1100"
    )
        port map (
      I0 => \WaitCntr_reg_n_0_[0]\,
      I1 => \WaitCntr_reg_n_0_[1]\,
      I2 => \^fsm_sequential_syncstate_reg[1]_0\(0),
      I3 => \^out\(0),
      I4 => \^p_1_in\,
      I5 => \^out\(1),
      O => \WaitCntr[2]_i_1_n_0\
    );
\WaitCntr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(1),
      D => \WaitCntr[0]_i_1_n_0\,
      Q => \WaitCntr_reg_n_0_[0]\
    );
\WaitCntr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(1),
      D => \WaitCntr[1]_i_1_n_0\,
      Q => \WaitCntr_reg_n_0_[1]\
    );
\WaitCntr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(1),
      D => \WaitCntr[2]_i_1_n_0\,
      Q => \^p_1_in\
    );
\alignstate[2]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \slv_reg5_reg[9]\(9),
      I1 => \^q\(9),
      O => \alignstate[2]_i_5__3_n_0\
    );
\alignstate[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(7),
      I1 => \slv_reg5_reg[9]\(7),
      I2 => \^q\(6),
      I3 => \slv_reg5_reg[9]\(6),
      I4 => \slv_reg5_reg[9]\(8),
      I5 => \^q\(8),
      O => \alignstate[2]_i_6_n_0\
    );
\alignstate[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \slv_reg5_reg[9]\(4),
      I2 => \^q\(3),
      I3 => \slv_reg5_reg[9]\(3),
      I4 => \slv_reg5_reg[9]\(5),
      I5 => \^q\(5),
      O => \alignstate[2]_i_7_n_0\
    );
\alignstate[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \slv_reg5_reg[9]\(2),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \slv_reg5_reg[9]\(1),
      I4 => \^q\(0),
      I5 => \slv_reg5_reg[9]\(0),
      O => \alignstate[2]_i_8_n_0\
    );
\alignstate_reg[2]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => \alignstate_reg[2]_i_3_n_1\,
      CO(1) => \alignstate_reg[2]_i_3_n_2\,
      CO(0) => \alignstate_reg[2]_i_3_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_alignstate_reg[2]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \alignstate[2]_i_5__3_n_0\,
      S(2) => \alignstate[2]_i_6_n_0\,
      S(1) => \alignstate[2]_i_7_n_0\,
      S(0) => \alignstate[2]_i_8_n_0\
    );
\datapipe_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \nomuxgen.SYNC_DATA_reg[9]\(0),
      Q => \datapipe_reg[0]_11\(0),
      R => '0'
    );
\datapipe_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \nomuxgen.SYNC_DATA_reg[9]\(1),
      Q => \datapipe_reg[0]_11\(1),
      R => '0'
    );
\datapipe_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \nomuxgen.SYNC_DATA_reg[9]\(2),
      Q => \datapipe_reg[0]_11\(2),
      R => '0'
    );
\datapipe_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \nomuxgen.SYNC_DATA_reg[9]\(3),
      Q => \datapipe_reg[0]_11\(3),
      R => '0'
    );
\datapipe_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \nomuxgen.SYNC_DATA_reg[9]\(4),
      Q => \datapipe_reg[0]_11\(4),
      R => '0'
    );
\datapipe_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \nomuxgen.SYNC_DATA_reg[9]\(5),
      Q => \datapipe_reg[0]_11\(5),
      R => '0'
    );
\datapipe_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \nomuxgen.SYNC_DATA_reg[9]\(6),
      Q => \datapipe_reg[0]_11\(6),
      R => '0'
    );
\datapipe_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \nomuxgen.SYNC_DATA_reg[9]\(7),
      Q => \datapipe_reg[0]_11\(7),
      R => '0'
    );
\datapipe_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \nomuxgen.SYNC_DATA_reg[9]\(8),
      Q => \datapipe_reg[0]_11\(8),
      R => '0'
    );
\datapipe_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \nomuxgen.SYNC_DATA_reg[9]\(9),
      Q => \datapipe_reg[0]_11\(9),
      R => '0'
    );
\datapipe_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \datapipe_reg[0]_11\(0),
      Q => \datapipe_reg[1]_12\(0),
      R => '0'
    );
\datapipe_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \datapipe_reg[0]_11\(1),
      Q => \datapipe_reg[1]_12\(1),
      R => '0'
    );
\datapipe_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \datapipe_reg[0]_11\(2),
      Q => \datapipe_reg[1]_12\(2),
      R => '0'
    );
\datapipe_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \datapipe_reg[0]_11\(3),
      Q => \datapipe_reg[1]_12\(3),
      R => '0'
    );
\datapipe_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \datapipe_reg[0]_11\(4),
      Q => \datapipe_reg[1]_12\(4),
      R => '0'
    );
\datapipe_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \datapipe_reg[0]_11\(5),
      Q => \datapipe_reg[1]_12\(5),
      R => '0'
    );
\datapipe_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \datapipe_reg[0]_11\(6),
      Q => \datapipe_reg[1]_12\(6),
      R => '0'
    );
\datapipe_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \datapipe_reg[0]_11\(7),
      Q => \datapipe_reg[1]_12\(7),
      R => '0'
    );
\datapipe_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \datapipe_reg[0]_11\(8),
      Q => \datapipe_reg[1]_12\(8),
      R => '0'
    );
\datapipe_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \datapipe_reg[0]_11\(9),
      Q => \datapipe_reg[1]_12\(9),
      R => '0'
    );
\edge_init[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \^edge_init_reg[9]\(0)
    );
\edge_init[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \^edge_init_reg[9]\(1)
    );
\edge_init[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \^edge_init_reg[9]\(2)
    );
\edge_init[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => \^edge_init_reg[9]\(3)
    );
\edge_init[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \^edge_init_reg[9]\(4)
    );
\edge_init[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(6),
      O => \^edge_init_reg[9]\(5)
    );
\edge_init[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      O => \^edge_init_reg[9]\(6)
    );
\edge_init[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      O => \^edge_init_reg[9]\(7)
    );
\edge_init[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(9),
      O => \^edge_init_reg[9]\(8)
    );
\edge_init[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(9),
      O => \^edge_init_reg[9]\(9)
    );
edge_tmp_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => edge_tmp_i_3_n_0,
      I1 => \^edge_init_reg[9]\(3),
      I2 => edge_tmp,
      I3 => \^edge_init_reg[9]\(1),
      I4 => \^edge_init_reg[9]\(7),
      I5 => edge_tmp_i_4_n_0,
      O => edge_tmp0
    );
edge_tmp_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => edge_tmp_i_3_n_0
    );
edge_tmp_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFBFFFFFFFFDFFE"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(0),
      I2 => \^q\(6),
      I3 => \^q\(7),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => edge_tmp_i_4_n_0
    );
\syncdatastate_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AR(0),
      D => REQ,
      Q => \CTRL_DATA_reg[9]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_iserdes_sync_7 is
  port (
    ACK : out STD_LOGIC;
    IODELAY_INC : out STD_LOGIC;
    IODELAY_CE : out STD_LOGIC;
    ISERDES_BITSLIP : out STD_LOGIC;
    FIFO_RESET : out STD_LOGIC;
    FIFO_WREN : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    SYNC_RESET : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    edge_tmp0 : out STD_LOGIC;
    \edge_init_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    CTRL_SAMPLEINLASTBIT_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_syncstate_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_1_in : out STD_LOGIC;
    \CTRL_DATA_reg[9]_0\ : out STD_LOGIC;
    FIFO_WREN_r : in STD_LOGIC;
    SAMPLEINFIRSTBIT4_out : in STD_LOGIC;
    DELAY_WREN_c : in STD_LOGIC;
    FIFO_WREN_c : in STD_LOGIC;
    vita_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CLKDIV : in STD_LOGIC;
    \slv_reg4_reg[0]_rep__2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CTRL_FIFO_RESET : in STD_LOGIC;
    \slv_reg4_reg[0]_rep__1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \slv_reg4_reg[0]_rep\ : in STD_LOGIC;
    \WaitCntr_reg[2]_0\ : in STD_LOGIC;
    CTRL_RESET_reg : in STD_LOGIC;
    \edge_init_reg[9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg5_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    edge_tmp : in STD_LOGIC;
    \compare_reg[2][9]\ : in STD_LOGIC;
    \compare_reg[0][9]\ : in STD_LOGIC;
    \compare_reg[1][9]\ : in STD_LOGIC;
    REQ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \nomuxgen.SYNC_DATA_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \syncdatastate_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CTRL_CE : in STD_LOGIC;
    CTRL_INC : in STD_LOGIC;
    CTRL_BITSLIP : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_iserdes_sync_7 : entity is "iserdes_sync";
end design_1_onsemi_vita_cam_0_0_iserdes_sync_7;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_iserdes_sync_7 is
  signal \AckPipe_reg_n_0_[0]\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal FIFO_RESET_r : STD_LOGIC;
  signal \FIFO_WREN__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_syncstate[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_syncstate[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_syncstate_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \IODELAY_CE_i_1__2_n_0\ : STD_LOGIC;
  signal \IODELAY_INC_i_1__2_n_0\ : STD_LOGIC;
  signal \ISERDES_BITSLIP_i_1__2_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \WaitCntr[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \WaitCntr[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \WaitCntr[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \WaitCntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \WaitCntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \alignstate[2]_i_5__2_n_0\ : STD_LOGIC;
  signal \alignstate[2]_i_6__2_n_0\ : STD_LOGIC;
  signal \alignstate[2]_i_7__2_n_0\ : STD_LOGIC;
  signal \alignstate[2]_i_8__2_n_0\ : STD_LOGIC;
  signal \alignstate_reg[2]_i_3__2_n_1\ : STD_LOGIC;
  signal \alignstate_reg[2]_i_3__2_n_2\ : STD_LOGIC;
  signal \alignstate_reg[2]_i_3__2_n_3\ : STD_LOGIC;
  signal \datapipe_reg[0]_17\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \datapipe_reg[1]_18\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^edge_init_reg[9]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \edge_tmp_i_3__2_n_0\ : STD_LOGIC;
  signal \edge_tmp_i_4__2_n_0\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \out\ : signal is "yes";
  signal \p_0_in__0\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^p_1_in\ : STD_LOGIC;
  signal \NLW_alignstate_reg[2]_i_3__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_syncstate_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_syncstate_reg[1]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \edge_init[0]_i_1__2\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \edge_init[2]_i_1__2\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \edge_init[3]_i_1__2\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \edge_init[4]_i_1__2\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \edge_init[5]_i_1__2\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \edge_init[6]_i_1__2\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \edge_init[7]_i_1__2\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \edge_init[9]_i_1__2\ : label is "soft_lutpair290";
begin
  D(0) <= \^d\(0);
  \FSM_sequential_syncstate_reg[1]_0\(0) <= \^fsm_sequential_syncstate_reg[1]_0\(0);
  Q(9 downto 0) <= \^q\(9 downto 0);
  \edge_init_reg[9]\(9 downto 0) <= \^edge_init_reg[9]\(9 downto 0);
  \out\(1 downto 0) <= \^out\(1 downto 0);
  p_1_in <= \^p_1_in\;
ACK_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AR(1),
      D => \p_0_in__0\,
      Q => ACK
    );
\AckPipe_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AR(0),
      D => \^d\(0),
      Q => \AckPipe_reg_n_0_[0]\
    );
\AckPipe_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AR(1),
      D => \AckPipe_reg_n_0_[0]\,
      Q => \p_0_in__0\
    );
Ack_int_reg: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__2\(0),
      D => \WaitCntr_reg[2]_0\,
      Q => \^d\(0)
    );
\CTRL_DATA_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \syncdatastate_reg[1]_0\(0),
      CLR => \slv_reg4_reg[0]_rep__2\(0),
      D => \datapipe_reg[1]_18\(0),
      Q => \^q\(0)
    );
\CTRL_DATA_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \syncdatastate_reg[1]_0\(0),
      CLR => \slv_reg4_reg[0]_rep__2\(0),
      D => \datapipe_reg[1]_18\(1),
      Q => \^q\(1)
    );
\CTRL_DATA_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \syncdatastate_reg[1]_0\(0),
      CLR => \slv_reg4_reg[0]_rep__2\(0),
      D => \datapipe_reg[1]_18\(2),
      Q => \^q\(2)
    );
\CTRL_DATA_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \syncdatastate_reg[1]_0\(0),
      CLR => \slv_reg4_reg[0]_rep__2\(0),
      D => \datapipe_reg[1]_18\(3),
      Q => \^q\(3)
    );
\CTRL_DATA_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \syncdatastate_reg[1]_0\(0),
      CLR => \slv_reg4_reg[0]_rep__2\(0),
      D => \datapipe_reg[1]_18\(4),
      Q => \^q\(4)
    );
\CTRL_DATA_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \syncdatastate_reg[1]_0\(0),
      CLR => \slv_reg4_reg[0]_rep__2\(0),
      D => \datapipe_reg[1]_18\(5),
      Q => \^q\(5)
    );
\CTRL_DATA_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \syncdatastate_reg[1]_0\(0),
      CLR => \slv_reg4_reg[0]_rep__2\(0),
      D => \datapipe_reg[1]_18\(6),
      Q => \^q\(6)
    );
\CTRL_DATA_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \syncdatastate_reg[1]_0\(0),
      CLR => \slv_reg4_reg[0]_rep__2\(0),
      D => \datapipe_reg[1]_18\(7),
      Q => \^q\(7)
    );
\CTRL_DATA_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \syncdatastate_reg[1]_0\(0),
      CLR => \slv_reg4_reg[0]_rep__2\(0),
      D => \datapipe_reg[1]_18\(8),
      Q => \^q\(8)
    );
\CTRL_DATA_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \syncdatastate_reg[1]_0\(0),
      CLR => \slv_reg4_reg[0]_rep__2\(0),
      D => \datapipe_reg[1]_18\(9),
      Q => \^q\(9)
    );
\CTRL_SAMPLEINFIRSTBIT_i_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \compare_reg[2][9]\,
      I2 => \^q\(8),
      I3 => \compare_reg[0][9]\,
      I4 => \compare_reg[1][9]\,
      I5 => \^q\(7),
      O => CTRL_SAMPLEINLASTBIT_i_reg(0)
    );
FIFO_RESET_r_reg: unisim.vcomponents.FDPE
     port map (
      C => CLKDIV,
      CE => '1',
      D => CTRL_FIFO_RESET,
      PRE => \slv_reg4_reg[0]_rep__1\(0),
      Q => FIFO_RESET_r
    );
FIFO_RESET_reg: unisim.vcomponents.FDPE
     port map (
      C => CLKDIV,
      CE => '1',
      D => FIFO_RESET_r,
      PRE => \slv_reg4_reg[0]_rep\,
      Q => FIFO_RESET
    );
\FIFO_WREN__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => FIFO_WREN_r,
      I1 => SAMPLEINFIRSTBIT4_out,
      I2 => DELAY_WREN_c,
      I3 => FIFO_WREN_c,
      O => \FIFO_WREN__0_n_0\
    );
\FIFO_WREN_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep\,
      D => \FIFO_WREN__0_n_0\,
      Q => FIFO_WREN(0)
    );
\FSM_sequential_syncstate[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D5D0404"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^fsm_sequential_syncstate_reg[1]_0\(0),
      I2 => \^out\(0),
      I3 => \^p_1_in\,
      I4 => \^out\(0),
      O => \FSM_sequential_syncstate[0]_i_1__2_n_0\
    );
\FSM_sequential_syncstate[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"59595000"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^fsm_sequential_syncstate_reg[1]_0\(0),
      I2 => \^out\(0),
      I3 => \^p_1_in\,
      I4 => \^out\(1),
      O => \FSM_sequential_syncstate[1]_i_1__2_n_0\
    );
\FSM_sequential_syncstate_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__2\(0),
      D => \FSM_sequential_syncstate[0]_i_1__2_n_0\,
      Q => \^out\(0)
    );
\FSM_sequential_syncstate_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__2\(0),
      D => \FSM_sequential_syncstate[1]_i_1__2_n_0\,
      Q => \^out\(1)
    );
\GenCntr[15]_i_16__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(0),
      I2 => \edge_init_reg[9]_0\(0),
      O => S(0)
    );
\IODELAY_CE_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => CTRL_CE,
      I1 => \^fsm_sequential_syncstate_reg[1]_0\(0),
      I2 => \^out\(0),
      I3 => \^out\(1),
      O => \IODELAY_CE_i_1__2_n_0\
    );
IODELAY_CE_reg: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__2\(0),
      D => \IODELAY_CE_i_1__2_n_0\,
      Q => IODELAY_CE
    );
\IODELAY_INC_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => CTRL_INC,
      I1 => \^fsm_sequential_syncstate_reg[1]_0\(0),
      I2 => \^out\(0),
      I3 => \^out\(1),
      O => \IODELAY_INC_i_1__2_n_0\
    );
IODELAY_INC_reg: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(0),
      D => \IODELAY_INC_i_1__2_n_0\,
      Q => IODELAY_INC
    );
IODELAY_ISERDES_RESET_reg: unisim.vcomponents.FDPE
     port map (
      C => CLKDIV,
      CE => '1',
      D => CTRL_RESET_reg,
      PRE => \slv_reg4_reg[0]_rep__2\(0),
      Q => SYNC_RESET
    );
\ISERDES_BITSLIP_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => CTRL_BITSLIP,
      I1 => \^fsm_sequential_syncstate_reg[1]_0\(0),
      I2 => \^out\(0),
      I3 => \^out\(1),
      O => \ISERDES_BITSLIP_i_1__2_n_0\
    );
ISERDES_BITSLIP_reg: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => AR(0),
      D => \ISERDES_BITSLIP_i_1__2_n_0\,
      Q => ISERDES_BITSLIP
    );
\ReqPipe_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__1\(1),
      D => REQ,
      Q => p_0_out(1)
    );
\ReqPipe_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__2\(0),
      D => p_0_out(1),
      Q => \^fsm_sequential_syncstate_reg[1]_0\(0)
    );
\WaitCntr[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF3002E"
    )
        port map (
      I0 => \^fsm_sequential_syncstate_reg[1]_0\(0),
      I1 => \^out\(0),
      I2 => \^p_1_in\,
      I3 => \^out\(1),
      I4 => \WaitCntr_reg_n_0_[0]\,
      O => \WaitCntr[0]_i_1__2_n_0\
    );
\WaitCntr[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFAF00000C5C"
    )
        port map (
      I0 => \WaitCntr_reg_n_0_[0]\,
      I1 => \^fsm_sequential_syncstate_reg[1]_0\(0),
      I2 => \^out\(0),
      I3 => \^p_1_in\,
      I4 => \^out\(1),
      I5 => \WaitCntr_reg_n_0_[1]\,
      O => \WaitCntr[1]_i_1__2_n_0\
    );
\WaitCntr[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FF0F1100"
    )
        port map (
      I0 => \WaitCntr_reg_n_0_[0]\,
      I1 => \WaitCntr_reg_n_0_[1]\,
      I2 => \^fsm_sequential_syncstate_reg[1]_0\(0),
      I3 => \^out\(0),
      I4 => \^p_1_in\,
      I5 => \^out\(1),
      O => \WaitCntr[2]_i_1__2_n_0\
    );
\WaitCntr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__2\(0),
      D => \WaitCntr[0]_i_1__2_n_0\,
      Q => \WaitCntr_reg_n_0_[0]\
    );
\WaitCntr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__2\(0),
      D => \WaitCntr[1]_i_1__2_n_0\,
      Q => \WaitCntr_reg_n_0_[1]\
    );
\WaitCntr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLKDIV,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__2\(0),
      D => \WaitCntr[2]_i_1__2_n_0\,
      Q => \^p_1_in\
    );
\alignstate[2]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \slv_reg5_reg[9]\(9),
      I1 => \^q\(9),
      O => \alignstate[2]_i_5__2_n_0\
    );
\alignstate[2]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(7),
      I1 => \slv_reg5_reg[9]\(7),
      I2 => \^q\(6),
      I3 => \slv_reg5_reg[9]\(6),
      I4 => \slv_reg5_reg[9]\(8),
      I5 => \^q\(8),
      O => \alignstate[2]_i_6__2_n_0\
    );
\alignstate[2]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \slv_reg5_reg[9]\(4),
      I2 => \^q\(3),
      I3 => \slv_reg5_reg[9]\(3),
      I4 => \slv_reg5_reg[9]\(5),
      I5 => \^q\(5),
      O => \alignstate[2]_i_7__2_n_0\
    );
\alignstate[2]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \slv_reg5_reg[9]\(2),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \slv_reg5_reg[9]\(1),
      I4 => \^q\(0),
      I5 => \slv_reg5_reg[9]\(0),
      O => \alignstate[2]_i_8__2_n_0\
    );
\alignstate_reg[2]_i_3__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => \alignstate_reg[2]_i_3__2_n_1\,
      CO(1) => \alignstate_reg[2]_i_3__2_n_2\,
      CO(0) => \alignstate_reg[2]_i_3__2_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_alignstate_reg[2]_i_3__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \alignstate[2]_i_5__2_n_0\,
      S(2) => \alignstate[2]_i_6__2_n_0\,
      S(1) => \alignstate[2]_i_7__2_n_0\,
      S(0) => \alignstate[2]_i_8__2_n_0\
    );
\datapipe_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \nomuxgen.SYNC_DATA_reg[9]\(0),
      Q => \datapipe_reg[0]_17\(0),
      R => '0'
    );
\datapipe_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \nomuxgen.SYNC_DATA_reg[9]\(1),
      Q => \datapipe_reg[0]_17\(1),
      R => '0'
    );
\datapipe_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \nomuxgen.SYNC_DATA_reg[9]\(2),
      Q => \datapipe_reg[0]_17\(2),
      R => '0'
    );
\datapipe_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \nomuxgen.SYNC_DATA_reg[9]\(3),
      Q => \datapipe_reg[0]_17\(3),
      R => '0'
    );
\datapipe_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \nomuxgen.SYNC_DATA_reg[9]\(4),
      Q => \datapipe_reg[0]_17\(4),
      R => '0'
    );
\datapipe_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \nomuxgen.SYNC_DATA_reg[9]\(5),
      Q => \datapipe_reg[0]_17\(5),
      R => '0'
    );
\datapipe_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \nomuxgen.SYNC_DATA_reg[9]\(6),
      Q => \datapipe_reg[0]_17\(6),
      R => '0'
    );
\datapipe_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \nomuxgen.SYNC_DATA_reg[9]\(7),
      Q => \datapipe_reg[0]_17\(7),
      R => '0'
    );
\datapipe_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \nomuxgen.SYNC_DATA_reg[9]\(8),
      Q => \datapipe_reg[0]_17\(8),
      R => '0'
    );
\datapipe_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \nomuxgen.SYNC_DATA_reg[9]\(9),
      Q => \datapipe_reg[0]_17\(9),
      R => '0'
    );
\datapipe_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \datapipe_reg[0]_17\(0),
      Q => \datapipe_reg[1]_18\(0),
      R => '0'
    );
\datapipe_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \datapipe_reg[0]_17\(1),
      Q => \datapipe_reg[1]_18\(1),
      R => '0'
    );
\datapipe_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \datapipe_reg[0]_17\(2),
      Q => \datapipe_reg[1]_18\(2),
      R => '0'
    );
\datapipe_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \datapipe_reg[0]_17\(3),
      Q => \datapipe_reg[1]_18\(3),
      R => '0'
    );
\datapipe_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \datapipe_reg[0]_17\(4),
      Q => \datapipe_reg[1]_18\(4),
      R => '0'
    );
\datapipe_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \datapipe_reg[0]_17\(5),
      Q => \datapipe_reg[1]_18\(5),
      R => '0'
    );
\datapipe_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \datapipe_reg[0]_17\(6),
      Q => \datapipe_reg[1]_18\(6),
      R => '0'
    );
\datapipe_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \datapipe_reg[0]_17\(7),
      Q => \datapipe_reg[1]_18\(7),
      R => '0'
    );
\datapipe_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \datapipe_reg[0]_17\(8),
      Q => \datapipe_reg[1]_18\(8),
      R => '0'
    );
\datapipe_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \datapipe_reg[0]_17\(9),
      Q => \datapipe_reg[1]_18\(9),
      R => '0'
    );
\edge_init[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \^edge_init_reg[9]\(0)
    );
\edge_init[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \^edge_init_reg[9]\(1)
    );
\edge_init[2]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \^edge_init_reg[9]\(2)
    );
\edge_init[3]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => \^edge_init_reg[9]\(3)
    );
\edge_init[4]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \^edge_init_reg[9]\(4)
    );
\edge_init[5]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(6),
      O => \^edge_init_reg[9]\(5)
    );
\edge_init[6]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      O => \^edge_init_reg[9]\(6)
    );
\edge_init[7]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      O => \^edge_init_reg[9]\(7)
    );
\edge_init[8]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(9),
      O => \^edge_init_reg[9]\(8)
    );
\edge_init[9]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(9),
      O => \^edge_init_reg[9]\(9)
    );
\edge_tmp_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \edge_tmp_i_3__2_n_0\,
      I1 => \^edge_init_reg[9]\(3),
      I2 => edge_tmp,
      I3 => \^edge_init_reg[9]\(1),
      I4 => \^edge_init_reg[9]\(7),
      I5 => \edge_tmp_i_4__2_n_0\,
      O => edge_tmp0
    );
\edge_tmp_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \edge_tmp_i_3__2_n_0\
    );
\edge_tmp_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFBFFFFFFFFDFFE"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(0),
      I2 => \^q\(6),
      I3 => \^q\(7),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \edge_tmp_i_4__2_n_0\
    );
\syncdatastate_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg4_reg[0]_rep__1\(1),
      D => REQ,
      Q => \CTRL_DATA_reg[9]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_remapper is
  port (
    din : out STD_LOGIC_VECTOR ( 40 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    CRC_PAR_DATA_IMGVALID_OUT : in STD_LOGIC;
    vita_clk : in STD_LOGIC;
    enpipe_reg_c_1 : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg8_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \slv_reg30_reg[6]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    CRC_PAR_DATA_BLACKVALID_OUT : in STD_LOGIC;
    \slv_reg8_reg[0]_rep\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \PAR_DATA_OUT_reg[39]_0\ : in STD_LOGIC_VECTOR ( 39 downto 0 );
    CRC_START_KERNEL : in STD_LOGIC;
    CRC_KERNEL_ODD_EVEN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_remapper : entity is "remapper";
end design_1_onsemi_vita_cam_0_0_remapper;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_remapper is
  signal \DATA[0]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[10]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[10]_i_2_n_0\ : STD_LOGIC;
  signal \DATA[11]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[11]_i_2_n_0\ : STD_LOGIC;
  signal \DATA[12]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[12]_i_2_n_0\ : STD_LOGIC;
  signal \DATA[13]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[13]_i_2_n_0\ : STD_LOGIC;
  signal \DATA[14]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[14]_i_2_n_0\ : STD_LOGIC;
  signal \DATA[15]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[15]_i_2_n_0\ : STD_LOGIC;
  signal \DATA[16]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[16]_i_2_n_0\ : STD_LOGIC;
  signal \DATA[17]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[17]_i_2_n_0\ : STD_LOGIC;
  signal \DATA[18]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[18]_i_2_n_0\ : STD_LOGIC;
  signal \DATA[19]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[19]_i_2_n_0\ : STD_LOGIC;
  signal \DATA[19]_i_3_n_0\ : STD_LOGIC;
  signal \DATA[19]_i_4_n_0\ : STD_LOGIC;
  signal \DATA[1]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[20]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[21]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[22]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[23]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[24]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[25]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[26]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[27]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[28]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[29]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[29]_i_2_n_0\ : STD_LOGIC;
  signal \DATA[29]_i_3_n_0\ : STD_LOGIC;
  signal \DATA[29]_i_4_n_0\ : STD_LOGIC;
  signal \DATA[2]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[30]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[30]_i_2_n_0\ : STD_LOGIC;
  signal \DATA[30]_i_3_n_0\ : STD_LOGIC;
  signal \DATA[31]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[31]_i_2_n_0\ : STD_LOGIC;
  signal \DATA[31]_i_3_n_0\ : STD_LOGIC;
  signal \DATA[32]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[32]_i_2_n_0\ : STD_LOGIC;
  signal \DATA[32]_i_3_n_0\ : STD_LOGIC;
  signal \DATA[33]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[33]_i_2_n_0\ : STD_LOGIC;
  signal \DATA[33]_i_3_n_0\ : STD_LOGIC;
  signal \DATA[34]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[34]_i_2_n_0\ : STD_LOGIC;
  signal \DATA[34]_i_3_n_0\ : STD_LOGIC;
  signal \DATA[35]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[35]_i_2_n_0\ : STD_LOGIC;
  signal \DATA[35]_i_3_n_0\ : STD_LOGIC;
  signal \DATA[36]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[36]_i_2_n_0\ : STD_LOGIC;
  signal \DATA[36]_i_3_n_0\ : STD_LOGIC;
  signal \DATA[37]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[37]_i_2_n_0\ : STD_LOGIC;
  signal \DATA[37]_i_3_n_0\ : STD_LOGIC;
  signal \DATA[38]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[38]_i_2_n_0\ : STD_LOGIC;
  signal \DATA[38]_i_3_n_0\ : STD_LOGIC;
  signal \DATA[39]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[39]_i_2_n_0\ : STD_LOGIC;
  signal \DATA[39]_i_3_n_0\ : STD_LOGIC;
  signal \DATA[39]_i_4_n_0\ : STD_LOGIC;
  signal \DATA[39]_i_5_n_0\ : STD_LOGIC;
  signal \DATA[39]_i_6_n_0\ : STD_LOGIC;
  signal \DATA[3]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[40]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[40]_i_2_n_0\ : STD_LOGIC;
  signal \DATA[41]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[41]_i_2_n_0\ : STD_LOGIC;
  signal \DATA[42]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[42]_i_2_n_0\ : STD_LOGIC;
  signal \DATA[43]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[43]_i_2_n_0\ : STD_LOGIC;
  signal \DATA[44]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[44]_i_2_n_0\ : STD_LOGIC;
  signal \DATA[45]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[45]_i_2_n_0\ : STD_LOGIC;
  signal \DATA[46]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[46]_i_2_n_0\ : STD_LOGIC;
  signal \DATA[47]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[47]_i_2_n_0\ : STD_LOGIC;
  signal \DATA[48]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[48]_i_2_n_0\ : STD_LOGIC;
  signal \DATA[49]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[49]_i_2_n_0\ : STD_LOGIC;
  signal \DATA[49]_i_3_n_0\ : STD_LOGIC;
  signal \DATA[4]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[50]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[50]_i_2_n_0\ : STD_LOGIC;
  signal \DATA[51]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[51]_i_2_n_0\ : STD_LOGIC;
  signal \DATA[52]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[52]_i_2_n_0\ : STD_LOGIC;
  signal \DATA[53]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[53]_i_2_n_0\ : STD_LOGIC;
  signal \DATA[54]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[54]_i_2_n_0\ : STD_LOGIC;
  signal \DATA[55]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[55]_i_2_n_0\ : STD_LOGIC;
  signal \DATA[56]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[56]_i_2_n_0\ : STD_LOGIC;
  signal \DATA[57]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[57]_i_2_n_0\ : STD_LOGIC;
  signal \DATA[58]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[58]_i_2_n_0\ : STD_LOGIC;
  signal \DATA[59]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[59]_i_2_n_0\ : STD_LOGIC;
  signal \DATA[59]_i_3_n_0\ : STD_LOGIC;
  signal \DATA[59]_i_4_n_0\ : STD_LOGIC;
  signal \DATA[5]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[60]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[60]_i_2_n_0\ : STD_LOGIC;
  signal \DATA[61]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[61]_i_2_n_0\ : STD_LOGIC;
  signal \DATA[62]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[62]_i_2_n_0\ : STD_LOGIC;
  signal \DATA[63]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[63]_i_2_n_0\ : STD_LOGIC;
  signal \DATA[64]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[64]_i_2_n_0\ : STD_LOGIC;
  signal \DATA[65]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[65]_i_2_n_0\ : STD_LOGIC;
  signal \DATA[66]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[66]_i_2_n_0\ : STD_LOGIC;
  signal \DATA[67]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[67]_i_2_n_0\ : STD_LOGIC;
  signal \DATA[68]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[68]_i_2_n_0\ : STD_LOGIC;
  signal \DATA[69]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[69]_i_2_n_0\ : STD_LOGIC;
  signal \DATA[69]_i_3_n_0\ : STD_LOGIC;
  signal \DATA[69]_i_4_n_0\ : STD_LOGIC;
  signal \DATA[69]_i_5_n_0\ : STD_LOGIC;
  signal \DATA[69]_i_6_n_0\ : STD_LOGIC;
  signal \DATA[69]_i_7_n_0\ : STD_LOGIC;
  signal \DATA[6]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[70]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[70]_i_2_n_0\ : STD_LOGIC;
  signal \DATA[71]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[71]_i_2_n_0\ : STD_LOGIC;
  signal \DATA[72]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[72]_i_2_n_0\ : STD_LOGIC;
  signal \DATA[73]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[73]_i_2_n_0\ : STD_LOGIC;
  signal \DATA[74]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[74]_i_2_n_0\ : STD_LOGIC;
  signal \DATA[75]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[75]_i_2_n_0\ : STD_LOGIC;
  signal \DATA[76]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[76]_i_2_n_0\ : STD_LOGIC;
  signal \DATA[77]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[77]_i_2_n_0\ : STD_LOGIC;
  signal \DATA[78]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[78]_i_2_n_0\ : STD_LOGIC;
  signal \DATA[79]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[79]_i_2_n_0\ : STD_LOGIC;
  signal \DATA[79]_i_3_n_0\ : STD_LOGIC;
  signal \DATA[79]_i_4_n_0\ : STD_LOGIC;
  signal \DATA[79]_i_5_n_0\ : STD_LOGIC;
  signal \DATA[79]_i_6_n_0\ : STD_LOGIC;
  signal \DATA[7]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[8]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[9]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[9]_i_2_n_0\ : STD_LOGIC;
  signal \DATA[9]_i_3_n_0\ : STD_LOGIC;
  signal DATA_BUS_VALID : STD_LOGIC;
  signal \DATA_BUS_VALID0__0\ : STD_LOGIC;
  signal \DATA_BUS_reg_n_0_[10]\ : STD_LOGIC;
  signal \DATA_BUS_reg_n_0_[11]\ : STD_LOGIC;
  signal \DATA_BUS_reg_n_0_[12]\ : STD_LOGIC;
  signal \DATA_BUS_reg_n_0_[13]\ : STD_LOGIC;
  signal \DATA_BUS_reg_n_0_[14]\ : STD_LOGIC;
  signal \DATA_BUS_reg_n_0_[15]\ : STD_LOGIC;
  signal \DATA_BUS_reg_n_0_[16]\ : STD_LOGIC;
  signal \DATA_BUS_reg_n_0_[17]\ : STD_LOGIC;
  signal \DATA_BUS_reg_n_0_[18]\ : STD_LOGIC;
  signal \DATA_BUS_reg_n_0_[19]\ : STD_LOGIC;
  signal \DATA_BUS_reg_n_0_[20]\ : STD_LOGIC;
  signal \DATA_BUS_reg_n_0_[21]\ : STD_LOGIC;
  signal \DATA_BUS_reg_n_0_[22]\ : STD_LOGIC;
  signal \DATA_BUS_reg_n_0_[23]\ : STD_LOGIC;
  signal \DATA_BUS_reg_n_0_[24]\ : STD_LOGIC;
  signal \DATA_BUS_reg_n_0_[25]\ : STD_LOGIC;
  signal \DATA_BUS_reg_n_0_[26]\ : STD_LOGIC;
  signal \DATA_BUS_reg_n_0_[27]\ : STD_LOGIC;
  signal \DATA_BUS_reg_n_0_[28]\ : STD_LOGIC;
  signal \DATA_BUS_reg_n_0_[29]\ : STD_LOGIC;
  signal DATA_r : STD_LOGIC_VECTOR ( 79 downto 40 );
  signal \DATA_reg_n_0_[0]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[10]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[11]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[12]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[13]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[14]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[15]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[16]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[17]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[18]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[19]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[1]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[20]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[21]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[22]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[23]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[24]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[25]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[26]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[27]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[28]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[29]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[2]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[30]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[31]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[32]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[33]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[34]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[35]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[36]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[37]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[38]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[39]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[3]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[40]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[41]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[42]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[43]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[44]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[45]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[46]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[47]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[48]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[49]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[4]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[50]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[51]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[52]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[53]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[54]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[55]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[56]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[57]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[58]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[59]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[5]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[60]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[61]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[62]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[63]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[64]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[65]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[66]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[67]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[68]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[69]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[6]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[70]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[71]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[72]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[73]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[74]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[75]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[76]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[77]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[78]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[79]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[7]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[8]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[9]\ : STD_LOGIC;
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \PAR_DATA_OUT[0]_i_1_n_0\ : STD_LOGIC;
  signal \PAR_DATA_OUT[10]_i_1_n_0\ : STD_LOGIC;
  signal \PAR_DATA_OUT[11]_i_1_n_0\ : STD_LOGIC;
  signal \PAR_DATA_OUT[12]_i_1_n_0\ : STD_LOGIC;
  signal \PAR_DATA_OUT[13]_i_1_n_0\ : STD_LOGIC;
  signal \PAR_DATA_OUT[14]_i_1_n_0\ : STD_LOGIC;
  signal \PAR_DATA_OUT[15]_i_1_n_0\ : STD_LOGIC;
  signal \PAR_DATA_OUT[16]_i_1_n_0\ : STD_LOGIC;
  signal \PAR_DATA_OUT[17]_i_1_n_0\ : STD_LOGIC;
  signal \PAR_DATA_OUT[18]_i_1_n_0\ : STD_LOGIC;
  signal \PAR_DATA_OUT[19]_i_1_n_0\ : STD_LOGIC;
  signal \PAR_DATA_OUT[1]_i_1_n_0\ : STD_LOGIC;
  signal \PAR_DATA_OUT[20]_i_1_n_0\ : STD_LOGIC;
  signal \PAR_DATA_OUT[21]_i_1_n_0\ : STD_LOGIC;
  signal \PAR_DATA_OUT[22]_i_1_n_0\ : STD_LOGIC;
  signal \PAR_DATA_OUT[23]_i_1_n_0\ : STD_LOGIC;
  signal \PAR_DATA_OUT[24]_i_1_n_0\ : STD_LOGIC;
  signal \PAR_DATA_OUT[25]_i_1_n_0\ : STD_LOGIC;
  signal \PAR_DATA_OUT[26]_i_1_n_0\ : STD_LOGIC;
  signal \PAR_DATA_OUT[27]_i_1_n_0\ : STD_LOGIC;
  signal \PAR_DATA_OUT[28]_i_1_n_0\ : STD_LOGIC;
  signal \PAR_DATA_OUT[29]_i_1_n_0\ : STD_LOGIC;
  signal \PAR_DATA_OUT[2]_i_1_n_0\ : STD_LOGIC;
  signal \PAR_DATA_OUT[30]_i_1_n_0\ : STD_LOGIC;
  signal \PAR_DATA_OUT[31]_i_1_n_0\ : STD_LOGIC;
  signal \PAR_DATA_OUT[32]_i_1_n_0\ : STD_LOGIC;
  signal \PAR_DATA_OUT[33]_i_1_n_0\ : STD_LOGIC;
  signal \PAR_DATA_OUT[34]_i_1_n_0\ : STD_LOGIC;
  signal \PAR_DATA_OUT[35]_i_1_n_0\ : STD_LOGIC;
  signal \PAR_DATA_OUT[36]_i_1_n_0\ : STD_LOGIC;
  signal \PAR_DATA_OUT[37]_i_1_n_0\ : STD_LOGIC;
  signal \PAR_DATA_OUT[38]_i_1_n_0\ : STD_LOGIC;
  signal \PAR_DATA_OUT[39]_i_1_n_0\ : STD_LOGIC;
  signal \PAR_DATA_OUT[39]_i_2_n_0\ : STD_LOGIC;
  signal \PAR_DATA_OUT[3]_i_1_n_0\ : STD_LOGIC;
  signal \PAR_DATA_OUT[4]_i_1_n_0\ : STD_LOGIC;
  signal \PAR_DATA_OUT[5]_i_1_n_0\ : STD_LOGIC;
  signal \PAR_DATA_OUT[6]_i_1_n_0\ : STD_LOGIC;
  signal \PAR_DATA_OUT[7]_i_1_n_0\ : STD_LOGIC;
  signal \PAR_DATA_OUT[8]_i_1_n_0\ : STD_LOGIC;
  signal \PAR_DATA_OUT[9]_i_1_n_0\ : STD_LOGIC;
  signal SYNC_BUS : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal VALID : STD_LOGIC;
  signal VALID0 : STD_LOGIC;
  signal VALID_r : STD_LOGIC;
  signal \VIDEO_SYNC_r2_reg[0]_srl2_U0_onsemi_vita_cam_v3_1_S00_AXI_inst_onsemi_vita_cam_core_inst_vita_syncchanneldecoder_enpipe_reg_c_0_n_0\ : STD_LOGIC;
  signal \VIDEO_SYNC_r3_reg[0]_U0_onsemi_vita_cam_v3_1_S00_AXI_inst_onsemi_vita_cam_core_inst_vita_syncchanneldecoder_enpipe_reg_c_1_n_0\ : STD_LOGIC;
  signal VIDEO_SYNC_r3_reg_gate_n_0 : STD_LOGIC;
  signal \index[0]_i_1_n_0\ : STD_LOGIC;
  signal \index_reg_n_0_[0]\ : STD_LOGIC;
  signal kernel : STD_LOGIC;
  signal kernel_i_1_n_0 : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC_VECTOR ( 19 downto 10 );
  signal p_4_in : STD_LOGIC_VECTOR ( 19 downto 10 );
  signal resetindex : STD_LOGIC;
  signal resetindex_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DATA[19]_i_3\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \DATA[19]_i_4\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \DATA[29]_i_3\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \DATA[29]_i_4\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \DATA[30]_i_3\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \DATA[31]_i_3\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \DATA[32]_i_3\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \DATA[33]_i_3\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \DATA[34]_i_3\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \DATA[35]_i_3\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \DATA[36]_i_3\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \DATA[37]_i_3\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \DATA[38]_i_2\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \DATA[38]_i_3\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \DATA[39]_i_3\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \DATA[39]_i_4\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \DATA[39]_i_5\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \DATA[39]_i_6\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \DATA[49]_i_3\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \DATA[51]_i_2\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \DATA[54]_i_2\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \DATA[55]_i_2\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \DATA[56]_i_2\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \DATA[57]_i_2\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \DATA[58]_i_2\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \DATA[59]_i_2\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \DATA[59]_i_3\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \DATA[59]_i_4\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \DATA[69]_i_6\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \DATA[69]_i_7\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \DATA[70]_i_2\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \DATA[71]_i_2\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \DATA[72]_i_2\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \DATA[73]_i_2\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \DATA[79]_i_4\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \DATA[79]_i_5\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \DATA[9]_i_2\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \DATA[9]_i_3\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \PAR_DATA_OUT[0]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \PAR_DATA_OUT[10]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \PAR_DATA_OUT[11]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \PAR_DATA_OUT[12]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \PAR_DATA_OUT[13]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \PAR_DATA_OUT[14]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \PAR_DATA_OUT[15]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \PAR_DATA_OUT[16]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \PAR_DATA_OUT[17]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \PAR_DATA_OUT[18]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \PAR_DATA_OUT[19]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \PAR_DATA_OUT[1]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \PAR_DATA_OUT[20]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \PAR_DATA_OUT[21]_i_1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \PAR_DATA_OUT[22]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \PAR_DATA_OUT[23]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \PAR_DATA_OUT[24]_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \PAR_DATA_OUT[25]_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \PAR_DATA_OUT[26]_i_1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \PAR_DATA_OUT[27]_i_1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \PAR_DATA_OUT[28]_i_1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \PAR_DATA_OUT[29]_i_1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \PAR_DATA_OUT[2]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \PAR_DATA_OUT[30]_i_1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \PAR_DATA_OUT[31]_i_1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \PAR_DATA_OUT[32]_i_1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \PAR_DATA_OUT[33]_i_1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \PAR_DATA_OUT[34]_i_1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \PAR_DATA_OUT[35]_i_1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \PAR_DATA_OUT[36]_i_1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \PAR_DATA_OUT[37]_i_1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \PAR_DATA_OUT[38]_i_1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \PAR_DATA_OUT[39]_i_2\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \PAR_DATA_OUT[3]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \PAR_DATA_OUT[4]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \PAR_DATA_OUT[5]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \PAR_DATA_OUT[6]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \PAR_DATA_OUT[7]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \PAR_DATA_OUT[8]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \PAR_DATA_OUT[9]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of VALID_i_1 : label is "soft_lutpair354";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \VIDEO_SYNC_r2_reg[0]_srl2_U0_onsemi_vita_cam_v3_1_S00_AXI_inst_onsemi_vita_cam_core_inst_vita_syncchanneldecoder_enpipe_reg_c_0\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/VIDEO_SYNC_r2_reg ";
  attribute srl_name : string;
  attribute srl_name of \VIDEO_SYNC_r2_reg[0]_srl2_U0_onsemi_vita_cam_v3_1_S00_AXI_inst_onsemi_vita_cam_core_inst_vita_syncchanneldecoder_enpipe_reg_c_0\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/VIDEO_SYNC_r2_reg[0]_srl2_U0_onsemi_vita_cam_v3_1_S00_AXI_inst_onsemi_vita_cam_core_inst_vita_syncchanneldecoder_enpipe_reg_c_0 ";
  attribute SOFT_HLUTNM of \index[0]_i_1\ : label is "soft_lutpair354";
begin
  E(0) <= \^e\(0);
\DATA[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DATA[69]_i_5_n_0\,
      I1 => p_4_in(10),
      I2 => \DATA[9]_i_2_n_0\,
      I3 => SYNC_BUS(0),
      I4 => p_0_in0_in(10),
      I5 => \DATA[9]_i_3_n_0\,
      O => \DATA[0]_i_1_n_0\
    );
\DATA[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \DATA[10]_i_2_n_0\,
      I1 => \DATA[19]_i_3_n_0\,
      I2 => \DATA_BUS_reg_n_0_[10]\,
      I3 => \DATA[30]_i_3_n_0\,
      I4 => \DATA[19]_i_4_n_0\,
      I5 => p_0_in0_in(10),
      O => \DATA[10]_i_1_n_0\
    );
\DATA[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => kernel,
      I1 => \slv_reg30_reg[6]\(2),
      I2 => \slv_reg30_reg[6]\(4),
      I3 => \slv_reg30_reg[6]\(3),
      I4 => p_4_in(10),
      O => \DATA[10]_i_2_n_0\
    );
\DATA[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \DATA[11]_i_2_n_0\,
      I1 => \DATA[19]_i_3_n_0\,
      I2 => \DATA_BUS_reg_n_0_[11]\,
      I3 => \DATA[31]_i_3_n_0\,
      I4 => \DATA[19]_i_4_n_0\,
      I5 => p_0_in0_in(11),
      O => \DATA[11]_i_1_n_0\
    );
\DATA[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => kernel,
      I1 => \slv_reg30_reg[6]\(2),
      I2 => \slv_reg30_reg[6]\(4),
      I3 => \slv_reg30_reg[6]\(3),
      I4 => p_4_in(11),
      O => \DATA[11]_i_2_n_0\
    );
\DATA[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \DATA[12]_i_2_n_0\,
      I1 => \DATA[19]_i_3_n_0\,
      I2 => \DATA_BUS_reg_n_0_[12]\,
      I3 => \DATA[32]_i_3_n_0\,
      I4 => \DATA[19]_i_4_n_0\,
      I5 => p_0_in0_in(12),
      O => \DATA[12]_i_1_n_0\
    );
\DATA[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => kernel,
      I1 => \slv_reg30_reg[6]\(2),
      I2 => \slv_reg30_reg[6]\(4),
      I3 => \slv_reg30_reg[6]\(3),
      I4 => p_4_in(12),
      O => \DATA[12]_i_2_n_0\
    );
\DATA[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \DATA[13]_i_2_n_0\,
      I1 => \DATA[19]_i_3_n_0\,
      I2 => \DATA_BUS_reg_n_0_[13]\,
      I3 => \DATA[33]_i_3_n_0\,
      I4 => \DATA[19]_i_4_n_0\,
      I5 => p_0_in0_in(13),
      O => \DATA[13]_i_1_n_0\
    );
\DATA[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => kernel,
      I1 => \slv_reg30_reg[6]\(2),
      I2 => \slv_reg30_reg[6]\(4),
      I3 => \slv_reg30_reg[6]\(3),
      I4 => p_4_in(13),
      O => \DATA[13]_i_2_n_0\
    );
\DATA[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \DATA[14]_i_2_n_0\,
      I1 => \DATA[19]_i_3_n_0\,
      I2 => \DATA_BUS_reg_n_0_[14]\,
      I3 => \DATA[34]_i_3_n_0\,
      I4 => \DATA[19]_i_4_n_0\,
      I5 => p_0_in0_in(14),
      O => \DATA[14]_i_1_n_0\
    );
\DATA[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => kernel,
      I1 => \slv_reg30_reg[6]\(2),
      I2 => \slv_reg30_reg[6]\(4),
      I3 => \slv_reg30_reg[6]\(3),
      I4 => p_4_in(14),
      O => \DATA[14]_i_2_n_0\
    );
\DATA[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \DATA[15]_i_2_n_0\,
      I1 => \DATA[19]_i_3_n_0\,
      I2 => \DATA_BUS_reg_n_0_[15]\,
      I3 => \DATA[35]_i_3_n_0\,
      I4 => \DATA[19]_i_4_n_0\,
      I5 => p_0_in0_in(15),
      O => \DATA[15]_i_1_n_0\
    );
\DATA[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => kernel,
      I1 => \slv_reg30_reg[6]\(2),
      I2 => \slv_reg30_reg[6]\(4),
      I3 => \slv_reg30_reg[6]\(3),
      I4 => p_4_in(15),
      O => \DATA[15]_i_2_n_0\
    );
\DATA[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \DATA[16]_i_2_n_0\,
      I1 => \DATA[19]_i_3_n_0\,
      I2 => \DATA_BUS_reg_n_0_[16]\,
      I3 => \DATA[36]_i_3_n_0\,
      I4 => \DATA[19]_i_4_n_0\,
      I5 => p_0_in0_in(16),
      O => \DATA[16]_i_1_n_0\
    );
\DATA[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => kernel,
      I1 => \slv_reg30_reg[6]\(2),
      I2 => \slv_reg30_reg[6]\(4),
      I3 => \slv_reg30_reg[6]\(3),
      I4 => p_4_in(16),
      O => \DATA[16]_i_2_n_0\
    );
\DATA[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \DATA[17]_i_2_n_0\,
      I1 => \DATA[19]_i_3_n_0\,
      I2 => \DATA_BUS_reg_n_0_[17]\,
      I3 => \DATA[37]_i_3_n_0\,
      I4 => \DATA[19]_i_4_n_0\,
      I5 => p_0_in0_in(17),
      O => \DATA[17]_i_1_n_0\
    );
\DATA[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => kernel,
      I1 => \slv_reg30_reg[6]\(2),
      I2 => \slv_reg30_reg[6]\(4),
      I3 => \slv_reg30_reg[6]\(3),
      I4 => p_4_in(17),
      O => \DATA[17]_i_2_n_0\
    );
\DATA[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \DATA[18]_i_2_n_0\,
      I1 => \DATA[19]_i_3_n_0\,
      I2 => \DATA_BUS_reg_n_0_[18]\,
      I3 => \DATA[38]_i_3_n_0\,
      I4 => \DATA[19]_i_4_n_0\,
      I5 => p_0_in0_in(18),
      O => \DATA[18]_i_1_n_0\
    );
\DATA[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => kernel,
      I1 => \slv_reg30_reg[6]\(2),
      I2 => \slv_reg30_reg[6]\(4),
      I3 => \slv_reg30_reg[6]\(3),
      I4 => p_4_in(18),
      O => \DATA[18]_i_2_n_0\
    );
\DATA[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \DATA[19]_i_2_n_0\,
      I1 => \DATA[19]_i_3_n_0\,
      I2 => \DATA_BUS_reg_n_0_[19]\,
      I3 => \DATA[39]_i_5_n_0\,
      I4 => \DATA[19]_i_4_n_0\,
      I5 => p_0_in0_in(19),
      O => \DATA[19]_i_1_n_0\
    );
\DATA[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => kernel,
      I1 => \slv_reg30_reg[6]\(2),
      I2 => \slv_reg30_reg[6]\(4),
      I3 => \slv_reg30_reg[6]\(3),
      I4 => p_4_in(19),
      O => \DATA[19]_i_2_n_0\
    );
\DATA[19]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F00"
    )
        port map (
      I0 => \slv_reg30_reg[6]\(3),
      I1 => \slv_reg30_reg[6]\(4),
      I2 => \index_reg_n_0_[0]\,
      I3 => \slv_reg30_reg[6]\(2),
      O => \DATA[19]_i_3_n_0\
    );
\DATA[19]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000D"
    )
        port map (
      I0 => kernel,
      I1 => \slv_reg30_reg[6]\(3),
      I2 => \slv_reg30_reg[6]\(4),
      I3 => \slv_reg30_reg[6]\(2),
      O => \DATA[19]_i_4_n_0\
    );
\DATA[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DATA[69]_i_5_n_0\,
      I1 => p_4_in(11),
      I2 => \DATA[9]_i_2_n_0\,
      I3 => SYNC_BUS(1),
      I4 => p_0_in0_in(11),
      I5 => \DATA[9]_i_3_n_0\,
      O => \DATA[1]_i_1_n_0\
    );
\DATA[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DATA[29]_i_3_n_0\,
      I1 => SYNC_BUS(0),
      I2 => \DATA[69]_i_4_n_0\,
      I3 => \DATA_BUS_reg_n_0_[10]\,
      I4 => \DATA_BUS_reg_n_0_[20]\,
      I5 => \DATA[29]_i_4_n_0\,
      O => \DATA[20]_i_1_n_0\
    );
\DATA[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DATA[29]_i_3_n_0\,
      I1 => SYNC_BUS(1),
      I2 => \DATA[69]_i_4_n_0\,
      I3 => \DATA_BUS_reg_n_0_[11]\,
      I4 => \DATA_BUS_reg_n_0_[21]\,
      I5 => \DATA[29]_i_4_n_0\,
      O => \DATA[21]_i_1_n_0\
    );
\DATA[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DATA[29]_i_3_n_0\,
      I1 => SYNC_BUS(2),
      I2 => \DATA[69]_i_4_n_0\,
      I3 => \DATA_BUS_reg_n_0_[12]\,
      I4 => \DATA_BUS_reg_n_0_[22]\,
      I5 => \DATA[29]_i_4_n_0\,
      O => \DATA[22]_i_1_n_0\
    );
\DATA[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DATA[29]_i_3_n_0\,
      I1 => SYNC_BUS(3),
      I2 => \DATA[69]_i_4_n_0\,
      I3 => \DATA_BUS_reg_n_0_[13]\,
      I4 => \DATA_BUS_reg_n_0_[23]\,
      I5 => \DATA[29]_i_4_n_0\,
      O => \DATA[23]_i_1_n_0\
    );
\DATA[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DATA[29]_i_3_n_0\,
      I1 => SYNC_BUS(4),
      I2 => \DATA[69]_i_4_n_0\,
      I3 => \DATA_BUS_reg_n_0_[14]\,
      I4 => \DATA_BUS_reg_n_0_[24]\,
      I5 => \DATA[29]_i_4_n_0\,
      O => \DATA[24]_i_1_n_0\
    );
\DATA[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DATA[29]_i_3_n_0\,
      I1 => SYNC_BUS(5),
      I2 => \DATA[69]_i_4_n_0\,
      I3 => \DATA_BUS_reg_n_0_[15]\,
      I4 => \DATA_BUS_reg_n_0_[25]\,
      I5 => \DATA[29]_i_4_n_0\,
      O => \DATA[25]_i_1_n_0\
    );
\DATA[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DATA[29]_i_3_n_0\,
      I1 => SYNC_BUS(6),
      I2 => \DATA[69]_i_4_n_0\,
      I3 => \DATA_BUS_reg_n_0_[16]\,
      I4 => \DATA_BUS_reg_n_0_[26]\,
      I5 => \DATA[29]_i_4_n_0\,
      O => \DATA[26]_i_1_n_0\
    );
\DATA[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DATA[29]_i_3_n_0\,
      I1 => SYNC_BUS(7),
      I2 => \DATA[69]_i_4_n_0\,
      I3 => \DATA_BUS_reg_n_0_[17]\,
      I4 => \DATA_BUS_reg_n_0_[27]\,
      I5 => \DATA[29]_i_4_n_0\,
      O => \DATA[27]_i_1_n_0\
    );
\DATA[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DATA[29]_i_3_n_0\,
      I1 => SYNC_BUS(8),
      I2 => \DATA[69]_i_4_n_0\,
      I3 => \DATA_BUS_reg_n_0_[18]\,
      I4 => \DATA_BUS_reg_n_0_[28]\,
      I5 => \DATA[29]_i_4_n_0\,
      O => \DATA[28]_i_1_n_0\
    );
\DATA[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300330003003900"
    )
        port map (
      I0 => kernel,
      I1 => \index_reg_n_0_[0]\,
      I2 => \slv_reg30_reg[6]\(3),
      I3 => \DATA[79]_i_3_n_0\,
      I4 => \slv_reg30_reg[6]\(4),
      I5 => \slv_reg30_reg[6]\(2),
      O => \DATA[29]_i_1_n_0\
    );
\DATA[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DATA[29]_i_3_n_0\,
      I1 => SYNC_BUS(9),
      I2 => \DATA[69]_i_4_n_0\,
      I3 => \DATA_BUS_reg_n_0_[19]\,
      I4 => \DATA_BUS_reg_n_0_[29]\,
      I5 => \DATA[29]_i_4_n_0\,
      O => \DATA[29]_i_2_n_0\
    );
\DATA[29]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \slv_reg30_reg[6]\(4),
      I1 => \slv_reg30_reg[6]\(2),
      O => \DATA[29]_i_3_n_0\
    );
\DATA[29]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C0CFF2E"
    )
        port map (
      I0 => kernel,
      I1 => \slv_reg30_reg[6]\(2),
      I2 => \index_reg_n_0_[0]\,
      I3 => \slv_reg30_reg[6]\(3),
      I4 => \slv_reg30_reg[6]\(4),
      O => \DATA[29]_i_4_n_0\
    );
\DATA[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DATA[69]_i_5_n_0\,
      I1 => p_4_in(12),
      I2 => \DATA[9]_i_2_n_0\,
      I3 => SYNC_BUS(2),
      I4 => p_0_in0_in(12),
      I5 => \DATA[9]_i_3_n_0\,
      O => \DATA[2]_i_1_n_0\
    );
\DATA[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \DATA[30]_i_2_n_0\,
      I1 => \DATA[39]_i_4_n_0\,
      I2 => \DATA_BUS_reg_n_0_[20]\,
      I3 => \DATA[30]_i_3_n_0\,
      I4 => \DATA[39]_i_6_n_0\,
      I5 => p_4_in(10),
      O => \DATA[30]_i_1_n_0\
    );
\DATA[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => kernel,
      I1 => \slv_reg30_reg[6]\(2),
      I2 => \slv_reg30_reg[6]\(4),
      I3 => \slv_reg30_reg[6]\(3),
      I4 => \DATA_BUS_reg_n_0_[10]\,
      O => \DATA[30]_i_2_n_0\
    );
\DATA[30]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \slv_reg30_reg[6]\(2),
      I1 => \slv_reg30_reg[6]\(4),
      I2 => SYNC_BUS(0),
      O => \DATA[30]_i_3_n_0\
    );
\DATA[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \DATA[31]_i_2_n_0\,
      I1 => \DATA[39]_i_4_n_0\,
      I2 => \DATA_BUS_reg_n_0_[21]\,
      I3 => \DATA[31]_i_3_n_0\,
      I4 => \DATA[39]_i_6_n_0\,
      I5 => p_4_in(11),
      O => \DATA[31]_i_1_n_0\
    );
\DATA[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => kernel,
      I1 => \slv_reg30_reg[6]\(2),
      I2 => \slv_reg30_reg[6]\(4),
      I3 => \slv_reg30_reg[6]\(3),
      I4 => \DATA_BUS_reg_n_0_[11]\,
      O => \DATA[31]_i_2_n_0\
    );
\DATA[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \slv_reg30_reg[6]\(2),
      I1 => \slv_reg30_reg[6]\(4),
      I2 => SYNC_BUS(1),
      O => \DATA[31]_i_3_n_0\
    );
\DATA[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \DATA[32]_i_2_n_0\,
      I1 => \DATA[39]_i_4_n_0\,
      I2 => \DATA_BUS_reg_n_0_[22]\,
      I3 => \DATA[32]_i_3_n_0\,
      I4 => \DATA[39]_i_6_n_0\,
      I5 => p_4_in(12),
      O => \DATA[32]_i_1_n_0\
    );
\DATA[32]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => kernel,
      I1 => \slv_reg30_reg[6]\(2),
      I2 => \slv_reg30_reg[6]\(4),
      I3 => \slv_reg30_reg[6]\(3),
      I4 => \DATA_BUS_reg_n_0_[12]\,
      O => \DATA[32]_i_2_n_0\
    );
\DATA[32]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \slv_reg30_reg[6]\(2),
      I1 => \slv_reg30_reg[6]\(4),
      I2 => SYNC_BUS(2),
      O => \DATA[32]_i_3_n_0\
    );
\DATA[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \DATA[33]_i_2_n_0\,
      I1 => \DATA[39]_i_4_n_0\,
      I2 => \DATA_BUS_reg_n_0_[23]\,
      I3 => \DATA[33]_i_3_n_0\,
      I4 => \DATA[39]_i_6_n_0\,
      I5 => p_4_in(13),
      O => \DATA[33]_i_1_n_0\
    );
\DATA[33]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => kernel,
      I1 => \slv_reg30_reg[6]\(2),
      I2 => \slv_reg30_reg[6]\(4),
      I3 => \slv_reg30_reg[6]\(3),
      I4 => \DATA_BUS_reg_n_0_[13]\,
      O => \DATA[33]_i_2_n_0\
    );
\DATA[33]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \slv_reg30_reg[6]\(2),
      I1 => \slv_reg30_reg[6]\(4),
      I2 => SYNC_BUS(3),
      O => \DATA[33]_i_3_n_0\
    );
\DATA[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \DATA[34]_i_2_n_0\,
      I1 => \DATA[39]_i_4_n_0\,
      I2 => \DATA_BUS_reg_n_0_[24]\,
      I3 => \DATA[34]_i_3_n_0\,
      I4 => \DATA[39]_i_6_n_0\,
      I5 => p_4_in(14),
      O => \DATA[34]_i_1_n_0\
    );
\DATA[34]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => kernel,
      I1 => \slv_reg30_reg[6]\(2),
      I2 => \slv_reg30_reg[6]\(4),
      I3 => \slv_reg30_reg[6]\(3),
      I4 => \DATA_BUS_reg_n_0_[14]\,
      O => \DATA[34]_i_2_n_0\
    );
\DATA[34]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \slv_reg30_reg[6]\(2),
      I1 => \slv_reg30_reg[6]\(4),
      I2 => SYNC_BUS(4),
      O => \DATA[34]_i_3_n_0\
    );
\DATA[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \DATA[35]_i_2_n_0\,
      I1 => \DATA[39]_i_4_n_0\,
      I2 => \DATA_BUS_reg_n_0_[25]\,
      I3 => \DATA[35]_i_3_n_0\,
      I4 => \DATA[39]_i_6_n_0\,
      I5 => p_4_in(15),
      O => \DATA[35]_i_1_n_0\
    );
\DATA[35]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => kernel,
      I1 => \slv_reg30_reg[6]\(2),
      I2 => \slv_reg30_reg[6]\(4),
      I3 => \slv_reg30_reg[6]\(3),
      I4 => \DATA_BUS_reg_n_0_[15]\,
      O => \DATA[35]_i_2_n_0\
    );
\DATA[35]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \slv_reg30_reg[6]\(2),
      I1 => \slv_reg30_reg[6]\(4),
      I2 => SYNC_BUS(5),
      O => \DATA[35]_i_3_n_0\
    );
\DATA[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \DATA[36]_i_2_n_0\,
      I1 => \DATA[39]_i_4_n_0\,
      I2 => \DATA_BUS_reg_n_0_[26]\,
      I3 => \DATA[36]_i_3_n_0\,
      I4 => \DATA[39]_i_6_n_0\,
      I5 => p_4_in(16),
      O => \DATA[36]_i_1_n_0\
    );
\DATA[36]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => kernel,
      I1 => \slv_reg30_reg[6]\(2),
      I2 => \slv_reg30_reg[6]\(4),
      I3 => \slv_reg30_reg[6]\(3),
      I4 => \DATA_BUS_reg_n_0_[16]\,
      O => \DATA[36]_i_2_n_0\
    );
\DATA[36]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \slv_reg30_reg[6]\(2),
      I1 => \slv_reg30_reg[6]\(4),
      I2 => SYNC_BUS(6),
      O => \DATA[36]_i_3_n_0\
    );
\DATA[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \DATA[37]_i_2_n_0\,
      I1 => \DATA[39]_i_4_n_0\,
      I2 => \DATA_BUS_reg_n_0_[27]\,
      I3 => \DATA[37]_i_3_n_0\,
      I4 => \DATA[39]_i_6_n_0\,
      I5 => p_4_in(17),
      O => \DATA[37]_i_1_n_0\
    );
\DATA[37]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => kernel,
      I1 => \slv_reg30_reg[6]\(2),
      I2 => \slv_reg30_reg[6]\(4),
      I3 => \slv_reg30_reg[6]\(3),
      I4 => \DATA_BUS_reg_n_0_[17]\,
      O => \DATA[37]_i_2_n_0\
    );
\DATA[37]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \slv_reg30_reg[6]\(2),
      I1 => \slv_reg30_reg[6]\(4),
      I2 => SYNC_BUS(7),
      O => \DATA[37]_i_3_n_0\
    );
\DATA[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \DATA[38]_i_2_n_0\,
      I1 => \DATA[39]_i_4_n_0\,
      I2 => \DATA_BUS_reg_n_0_[28]\,
      I3 => \DATA[38]_i_3_n_0\,
      I4 => \DATA[39]_i_6_n_0\,
      I5 => p_4_in(18),
      O => \DATA[38]_i_1_n_0\
    );
\DATA[38]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => kernel,
      I1 => \slv_reg30_reg[6]\(2),
      I2 => \slv_reg30_reg[6]\(4),
      I3 => \slv_reg30_reg[6]\(3),
      I4 => \DATA_BUS_reg_n_0_[18]\,
      O => \DATA[38]_i_2_n_0\
    );
\DATA[38]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \slv_reg30_reg[6]\(2),
      I1 => \slv_reg30_reg[6]\(4),
      I2 => SYNC_BUS(8),
      O => \DATA[38]_i_3_n_0\
    );
\DATA[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005000A050505060"
    )
        port map (
      I0 => \index_reg_n_0_[0]\,
      I1 => kernel,
      I2 => \DATA[79]_i_3_n_0\,
      I3 => \slv_reg30_reg[6]\(4),
      I4 => \slv_reg30_reg[6]\(2),
      I5 => \slv_reg30_reg[6]\(3),
      O => \DATA[39]_i_1_n_0\
    );
\DATA[39]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \DATA[39]_i_3_n_0\,
      I1 => \DATA[39]_i_4_n_0\,
      I2 => \DATA_BUS_reg_n_0_[29]\,
      I3 => \DATA[39]_i_5_n_0\,
      I4 => \DATA[39]_i_6_n_0\,
      I5 => p_4_in(19),
      O => \DATA[39]_i_2_n_0\
    );
\DATA[39]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => kernel,
      I1 => \slv_reg30_reg[6]\(2),
      I2 => \slv_reg30_reg[6]\(4),
      I3 => \slv_reg30_reg[6]\(3),
      I4 => \DATA_BUS_reg_n_0_[19]\,
      O => \DATA[39]_i_3_n_0\
    );
\DATA[39]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => kernel,
      I1 => \slv_reg30_reg[6]\(3),
      I2 => \slv_reg30_reg[6]\(4),
      I3 => \slv_reg30_reg[6]\(2),
      O => \DATA[39]_i_4_n_0\
    );
\DATA[39]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \slv_reg30_reg[6]\(2),
      I1 => \slv_reg30_reg[6]\(4),
      I2 => SYNC_BUS(9),
      O => \DATA[39]_i_5_n_0\
    );
\DATA[39]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \index_reg_n_0_[0]\,
      I1 => \slv_reg30_reg[6]\(4),
      I2 => \slv_reg30_reg[6]\(2),
      O => \DATA[39]_i_6_n_0\
    );
\DATA[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DATA[69]_i_5_n_0\,
      I1 => p_4_in(13),
      I2 => \DATA[9]_i_2_n_0\,
      I3 => SYNC_BUS(3),
      I4 => p_0_in0_in(13),
      I5 => \DATA[9]_i_3_n_0\,
      O => \DATA[3]_i_1_n_0\
    );
\DATA[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAEAEAAABAEAAAA"
    )
        port map (
      I0 => \DATA[40]_i_2_n_0\,
      I1 => \slv_reg30_reg[6]\(2),
      I2 => \slv_reg30_reg[6]\(4),
      I3 => \slv_reg30_reg[6]\(3),
      I4 => p_4_in(10),
      I5 => p_0_in0_in(10),
      O => \DATA[40]_i_1_n_0\
    );
\DATA[40]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DATA[69]_i_4_n_0\,
      I1 => \DATA_BUS_reg_n_0_[20]\,
      I2 => \DATA[69]_i_5_n_0\,
      I3 => \DATA_BUS_reg_n_0_[10]\,
      I4 => SYNC_BUS(0),
      I5 => \DATA[49]_i_3_n_0\,
      O => \DATA[40]_i_2_n_0\
    );
\DATA[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAEAEAAABAEAAAA"
    )
        port map (
      I0 => \DATA[41]_i_2_n_0\,
      I1 => \slv_reg30_reg[6]\(2),
      I2 => \slv_reg30_reg[6]\(4),
      I3 => \slv_reg30_reg[6]\(3),
      I4 => p_4_in(11),
      I5 => p_0_in0_in(11),
      O => \DATA[41]_i_1_n_0\
    );
\DATA[41]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DATA[69]_i_4_n_0\,
      I1 => \DATA_BUS_reg_n_0_[21]\,
      I2 => \DATA[69]_i_5_n_0\,
      I3 => \DATA_BUS_reg_n_0_[11]\,
      I4 => SYNC_BUS(1),
      I5 => \DATA[49]_i_3_n_0\,
      O => \DATA[41]_i_2_n_0\
    );
\DATA[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAEAEAAABAEAAAA"
    )
        port map (
      I0 => \DATA[42]_i_2_n_0\,
      I1 => \slv_reg30_reg[6]\(2),
      I2 => \slv_reg30_reg[6]\(4),
      I3 => \slv_reg30_reg[6]\(3),
      I4 => p_4_in(12),
      I5 => p_0_in0_in(12),
      O => \DATA[42]_i_1_n_0\
    );
\DATA[42]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DATA[69]_i_4_n_0\,
      I1 => \DATA_BUS_reg_n_0_[22]\,
      I2 => \DATA[69]_i_5_n_0\,
      I3 => \DATA_BUS_reg_n_0_[12]\,
      I4 => SYNC_BUS(2),
      I5 => \DATA[49]_i_3_n_0\,
      O => \DATA[42]_i_2_n_0\
    );
\DATA[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAEAEAAABAEAAAA"
    )
        port map (
      I0 => \DATA[43]_i_2_n_0\,
      I1 => \slv_reg30_reg[6]\(2),
      I2 => \slv_reg30_reg[6]\(4),
      I3 => \slv_reg30_reg[6]\(3),
      I4 => p_4_in(13),
      I5 => p_0_in0_in(13),
      O => \DATA[43]_i_1_n_0\
    );
\DATA[43]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DATA[69]_i_4_n_0\,
      I1 => \DATA_BUS_reg_n_0_[23]\,
      I2 => \DATA[69]_i_5_n_0\,
      I3 => \DATA_BUS_reg_n_0_[13]\,
      I4 => SYNC_BUS(3),
      I5 => \DATA[49]_i_3_n_0\,
      O => \DATA[43]_i_2_n_0\
    );
\DATA[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAEAEAAABAEAAAA"
    )
        port map (
      I0 => \DATA[44]_i_2_n_0\,
      I1 => \slv_reg30_reg[6]\(2),
      I2 => \slv_reg30_reg[6]\(4),
      I3 => \slv_reg30_reg[6]\(3),
      I4 => p_4_in(14),
      I5 => p_0_in0_in(14),
      O => \DATA[44]_i_1_n_0\
    );
\DATA[44]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DATA[69]_i_4_n_0\,
      I1 => \DATA_BUS_reg_n_0_[24]\,
      I2 => \DATA[69]_i_5_n_0\,
      I3 => \DATA_BUS_reg_n_0_[14]\,
      I4 => SYNC_BUS(4),
      I5 => \DATA[49]_i_3_n_0\,
      O => \DATA[44]_i_2_n_0\
    );
\DATA[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAEAEAAABAEAAAA"
    )
        port map (
      I0 => \DATA[45]_i_2_n_0\,
      I1 => \slv_reg30_reg[6]\(2),
      I2 => \slv_reg30_reg[6]\(4),
      I3 => \slv_reg30_reg[6]\(3),
      I4 => p_4_in(15),
      I5 => p_0_in0_in(15),
      O => \DATA[45]_i_1_n_0\
    );
\DATA[45]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DATA[69]_i_4_n_0\,
      I1 => \DATA_BUS_reg_n_0_[25]\,
      I2 => \DATA[69]_i_5_n_0\,
      I3 => \DATA_BUS_reg_n_0_[15]\,
      I4 => SYNC_BUS(5),
      I5 => \DATA[49]_i_3_n_0\,
      O => \DATA[45]_i_2_n_0\
    );
\DATA[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAEAEAAABAEAAAA"
    )
        port map (
      I0 => \DATA[46]_i_2_n_0\,
      I1 => \slv_reg30_reg[6]\(2),
      I2 => \slv_reg30_reg[6]\(4),
      I3 => \slv_reg30_reg[6]\(3),
      I4 => p_4_in(16),
      I5 => p_0_in0_in(16),
      O => \DATA[46]_i_1_n_0\
    );
\DATA[46]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DATA[69]_i_4_n_0\,
      I1 => \DATA_BUS_reg_n_0_[26]\,
      I2 => \DATA[69]_i_5_n_0\,
      I3 => \DATA_BUS_reg_n_0_[16]\,
      I4 => SYNC_BUS(6),
      I5 => \DATA[49]_i_3_n_0\,
      O => \DATA[46]_i_2_n_0\
    );
\DATA[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAEAEAAABAEAAAA"
    )
        port map (
      I0 => \DATA[47]_i_2_n_0\,
      I1 => \slv_reg30_reg[6]\(2),
      I2 => \slv_reg30_reg[6]\(4),
      I3 => \slv_reg30_reg[6]\(3),
      I4 => p_4_in(17),
      I5 => p_0_in0_in(17),
      O => \DATA[47]_i_1_n_0\
    );
\DATA[47]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DATA[69]_i_4_n_0\,
      I1 => \DATA_BUS_reg_n_0_[27]\,
      I2 => \DATA[69]_i_5_n_0\,
      I3 => \DATA_BUS_reg_n_0_[17]\,
      I4 => SYNC_BUS(7),
      I5 => \DATA[49]_i_3_n_0\,
      O => \DATA[47]_i_2_n_0\
    );
\DATA[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAEAEAAABAEAAAA"
    )
        port map (
      I0 => \DATA[48]_i_2_n_0\,
      I1 => \slv_reg30_reg[6]\(2),
      I2 => \slv_reg30_reg[6]\(4),
      I3 => \slv_reg30_reg[6]\(3),
      I4 => p_4_in(18),
      I5 => p_0_in0_in(18),
      O => \DATA[48]_i_1_n_0\
    );
\DATA[48]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DATA[69]_i_4_n_0\,
      I1 => \DATA_BUS_reg_n_0_[28]\,
      I2 => \DATA[69]_i_5_n_0\,
      I3 => \DATA_BUS_reg_n_0_[18]\,
      I4 => SYNC_BUS(8),
      I5 => \DATA[49]_i_3_n_0\,
      O => \DATA[48]_i_2_n_0\
    );
\DATA[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAEAEAAABAEAAAA"
    )
        port map (
      I0 => \DATA[49]_i_2_n_0\,
      I1 => \slv_reg30_reg[6]\(2),
      I2 => \slv_reg30_reg[6]\(4),
      I3 => \slv_reg30_reg[6]\(3),
      I4 => p_4_in(19),
      I5 => p_0_in0_in(19),
      O => \DATA[49]_i_1_n_0\
    );
\DATA[49]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DATA[69]_i_4_n_0\,
      I1 => \DATA_BUS_reg_n_0_[29]\,
      I2 => \DATA[69]_i_5_n_0\,
      I3 => \DATA_BUS_reg_n_0_[19]\,
      I4 => SYNC_BUS(9),
      I5 => \DATA[49]_i_3_n_0\,
      O => \DATA[49]_i_2_n_0\
    );
\DATA[49]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => \index_reg_n_0_[0]\,
      I1 => \slv_reg30_reg[6]\(2),
      I2 => \slv_reg30_reg[6]\(4),
      O => \DATA[49]_i_3_n_0\
    );
\DATA[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DATA[69]_i_5_n_0\,
      I1 => p_4_in(14),
      I2 => \DATA[9]_i_2_n_0\,
      I3 => SYNC_BUS(4),
      I4 => p_0_in0_in(14),
      I5 => \DATA[9]_i_3_n_0\,
      O => \DATA[4]_i_1_n_0\
    );
\DATA[50]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \DATA[59]_i_2_n_0\,
      I1 => \DATA_BUS_reg_n_0_[20]\,
      I2 => \DATA[59]_i_3_n_0\,
      I3 => \DATA_BUS_reg_n_0_[10]\,
      I4 => \DATA[50]_i_2_n_0\,
      O => \DATA[50]_i_1_n_0\
    );
\DATA[50]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F088"
    )
        port map (
      I0 => p_4_in(10),
      I1 => \slv_reg30_reg[6]\(3),
      I2 => SYNC_BUS(0),
      I3 => \slv_reg30_reg[6]\(4),
      I4 => \slv_reg30_reg[6]\(2),
      O => \DATA[50]_i_2_n_0\
    );
\DATA[51]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \DATA[59]_i_2_n_0\,
      I1 => \DATA_BUS_reg_n_0_[21]\,
      I2 => \DATA[59]_i_3_n_0\,
      I3 => \DATA_BUS_reg_n_0_[11]\,
      I4 => \DATA[51]_i_2_n_0\,
      O => \DATA[51]_i_1_n_0\
    );
\DATA[51]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F088"
    )
        port map (
      I0 => p_4_in(11),
      I1 => \slv_reg30_reg[6]\(3),
      I2 => SYNC_BUS(1),
      I3 => \slv_reg30_reg[6]\(4),
      I4 => \slv_reg30_reg[6]\(2),
      O => \DATA[51]_i_2_n_0\
    );
\DATA[52]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \DATA[59]_i_2_n_0\,
      I1 => \DATA_BUS_reg_n_0_[22]\,
      I2 => \DATA[59]_i_3_n_0\,
      I3 => \DATA_BUS_reg_n_0_[12]\,
      I4 => \DATA[52]_i_2_n_0\,
      O => \DATA[52]_i_1_n_0\
    );
\DATA[52]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F088"
    )
        port map (
      I0 => p_4_in(12),
      I1 => \slv_reg30_reg[6]\(3),
      I2 => SYNC_BUS(2),
      I3 => \slv_reg30_reg[6]\(4),
      I4 => \slv_reg30_reg[6]\(2),
      O => \DATA[52]_i_2_n_0\
    );
\DATA[53]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \DATA[59]_i_2_n_0\,
      I1 => \DATA_BUS_reg_n_0_[23]\,
      I2 => \DATA[59]_i_3_n_0\,
      I3 => \DATA_BUS_reg_n_0_[13]\,
      I4 => \DATA[53]_i_2_n_0\,
      O => \DATA[53]_i_1_n_0\
    );
\DATA[53]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F088"
    )
        port map (
      I0 => p_4_in(13),
      I1 => \slv_reg30_reg[6]\(3),
      I2 => SYNC_BUS(3),
      I3 => \slv_reg30_reg[6]\(4),
      I4 => \slv_reg30_reg[6]\(2),
      O => \DATA[53]_i_2_n_0\
    );
\DATA[54]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \DATA[59]_i_2_n_0\,
      I1 => \DATA_BUS_reg_n_0_[24]\,
      I2 => \DATA[59]_i_3_n_0\,
      I3 => \DATA_BUS_reg_n_0_[14]\,
      I4 => \DATA[54]_i_2_n_0\,
      O => \DATA[54]_i_1_n_0\
    );
\DATA[54]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F088"
    )
        port map (
      I0 => p_4_in(14),
      I1 => \slv_reg30_reg[6]\(3),
      I2 => SYNC_BUS(4),
      I3 => \slv_reg30_reg[6]\(4),
      I4 => \slv_reg30_reg[6]\(2),
      O => \DATA[54]_i_2_n_0\
    );
\DATA[55]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \DATA[59]_i_2_n_0\,
      I1 => \DATA_BUS_reg_n_0_[25]\,
      I2 => \DATA[59]_i_3_n_0\,
      I3 => \DATA_BUS_reg_n_0_[15]\,
      I4 => \DATA[55]_i_2_n_0\,
      O => \DATA[55]_i_1_n_0\
    );
\DATA[55]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F088"
    )
        port map (
      I0 => p_4_in(15),
      I1 => \slv_reg30_reg[6]\(3),
      I2 => SYNC_BUS(5),
      I3 => \slv_reg30_reg[6]\(4),
      I4 => \slv_reg30_reg[6]\(2),
      O => \DATA[55]_i_2_n_0\
    );
\DATA[56]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \DATA[59]_i_2_n_0\,
      I1 => \DATA_BUS_reg_n_0_[26]\,
      I2 => \DATA[59]_i_3_n_0\,
      I3 => \DATA_BUS_reg_n_0_[16]\,
      I4 => \DATA[56]_i_2_n_0\,
      O => \DATA[56]_i_1_n_0\
    );
\DATA[56]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F088"
    )
        port map (
      I0 => p_4_in(16),
      I1 => \slv_reg30_reg[6]\(3),
      I2 => SYNC_BUS(6),
      I3 => \slv_reg30_reg[6]\(4),
      I4 => \slv_reg30_reg[6]\(2),
      O => \DATA[56]_i_2_n_0\
    );
\DATA[57]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \DATA[59]_i_2_n_0\,
      I1 => \DATA_BUS_reg_n_0_[27]\,
      I2 => \DATA[59]_i_3_n_0\,
      I3 => \DATA_BUS_reg_n_0_[17]\,
      I4 => \DATA[57]_i_2_n_0\,
      O => \DATA[57]_i_1_n_0\
    );
\DATA[57]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F088"
    )
        port map (
      I0 => p_4_in(17),
      I1 => \slv_reg30_reg[6]\(3),
      I2 => SYNC_BUS(7),
      I3 => \slv_reg30_reg[6]\(4),
      I4 => \slv_reg30_reg[6]\(2),
      O => \DATA[57]_i_2_n_0\
    );
\DATA[58]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \DATA[59]_i_2_n_0\,
      I1 => \DATA_BUS_reg_n_0_[28]\,
      I2 => \DATA[59]_i_3_n_0\,
      I3 => \DATA_BUS_reg_n_0_[18]\,
      I4 => \DATA[58]_i_2_n_0\,
      O => \DATA[58]_i_1_n_0\
    );
\DATA[58]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F088"
    )
        port map (
      I0 => p_4_in(18),
      I1 => \slv_reg30_reg[6]\(3),
      I2 => SYNC_BUS(8),
      I3 => \slv_reg30_reg[6]\(4),
      I4 => \slv_reg30_reg[6]\(2),
      O => \DATA[58]_i_2_n_0\
    );
\DATA[59]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \DATA[59]_i_2_n_0\,
      I1 => \DATA_BUS_reg_n_0_[29]\,
      I2 => \DATA[59]_i_3_n_0\,
      I3 => \DATA_BUS_reg_n_0_[19]\,
      I4 => \DATA[59]_i_4_n_0\,
      O => \DATA[59]_i_1_n_0\
    );
\DATA[59]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000A3"
    )
        port map (
      I0 => \index_reg_n_0_[0]\,
      I1 => kernel,
      I2 => \slv_reg30_reg[6]\(2),
      I3 => \slv_reg30_reg[6]\(4),
      I4 => \slv_reg30_reg[6]\(3),
      O => \DATA[59]_i_2_n_0\
    );
\DATA[59]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0F0A00C"
    )
        port map (
      I0 => \index_reg_n_0_[0]\,
      I1 => kernel,
      I2 => \slv_reg30_reg[6]\(2),
      I3 => \slv_reg30_reg[6]\(4),
      I4 => \slv_reg30_reg[6]\(3),
      O => \DATA[59]_i_3_n_0\
    );
\DATA[59]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F088"
    )
        port map (
      I0 => p_4_in(19),
      I1 => \slv_reg30_reg[6]\(3),
      I2 => SYNC_BUS(9),
      I3 => \slv_reg30_reg[6]\(4),
      I4 => \slv_reg30_reg[6]\(2),
      O => \DATA[59]_i_4_n_0\
    );
\DATA[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DATA[69]_i_5_n_0\,
      I1 => p_4_in(15),
      I2 => \DATA[9]_i_2_n_0\,
      I3 => SYNC_BUS(5),
      I4 => p_0_in0_in(15),
      I5 => \DATA[9]_i_3_n_0\,
      O => \DATA[5]_i_1_n_0\
    );
\DATA[60]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \DATA[60]_i_2_n_0\,
      I1 => \DATA[69]_i_4_n_0\,
      I2 => p_4_in(10),
      I3 => \DATA[69]_i_5_n_0\,
      I4 => p_0_in0_in(10),
      O => \DATA[60]_i_1_n_0\
    );
\DATA[60]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DATA[29]_i_3_n_0\,
      I1 => SYNC_BUS(0),
      I2 => \DATA[69]_i_6_n_0\,
      I3 => \DATA_BUS_reg_n_0_[20]\,
      I4 => \DATA_BUS_reg_n_0_[10]\,
      I5 => \DATA[69]_i_7_n_0\,
      O => \DATA[60]_i_2_n_0\
    );
\DATA[61]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \DATA[61]_i_2_n_0\,
      I1 => \DATA[69]_i_4_n_0\,
      I2 => p_4_in(11),
      I3 => \DATA[69]_i_5_n_0\,
      I4 => p_0_in0_in(11),
      O => \DATA[61]_i_1_n_0\
    );
\DATA[61]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DATA[29]_i_3_n_0\,
      I1 => SYNC_BUS(1),
      I2 => \DATA[69]_i_6_n_0\,
      I3 => \DATA_BUS_reg_n_0_[21]\,
      I4 => \DATA_BUS_reg_n_0_[11]\,
      I5 => \DATA[69]_i_7_n_0\,
      O => \DATA[61]_i_2_n_0\
    );
\DATA[62]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \DATA[62]_i_2_n_0\,
      I1 => \DATA[69]_i_4_n_0\,
      I2 => p_4_in(12),
      I3 => \DATA[69]_i_5_n_0\,
      I4 => p_0_in0_in(12),
      O => \DATA[62]_i_1_n_0\
    );
\DATA[62]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DATA[29]_i_3_n_0\,
      I1 => SYNC_BUS(2),
      I2 => \DATA[69]_i_6_n_0\,
      I3 => \DATA_BUS_reg_n_0_[22]\,
      I4 => \DATA_BUS_reg_n_0_[12]\,
      I5 => \DATA[69]_i_7_n_0\,
      O => \DATA[62]_i_2_n_0\
    );
\DATA[63]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \DATA[63]_i_2_n_0\,
      I1 => \DATA[69]_i_4_n_0\,
      I2 => p_4_in(13),
      I3 => \DATA[69]_i_5_n_0\,
      I4 => p_0_in0_in(13),
      O => \DATA[63]_i_1_n_0\
    );
\DATA[63]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DATA[29]_i_3_n_0\,
      I1 => SYNC_BUS(3),
      I2 => \DATA[69]_i_6_n_0\,
      I3 => \DATA_BUS_reg_n_0_[23]\,
      I4 => \DATA_BUS_reg_n_0_[13]\,
      I5 => \DATA[69]_i_7_n_0\,
      O => \DATA[63]_i_2_n_0\
    );
\DATA[64]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \DATA[64]_i_2_n_0\,
      I1 => \DATA[69]_i_4_n_0\,
      I2 => p_4_in(14),
      I3 => \DATA[69]_i_5_n_0\,
      I4 => p_0_in0_in(14),
      O => \DATA[64]_i_1_n_0\
    );
\DATA[64]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DATA[29]_i_3_n_0\,
      I1 => SYNC_BUS(4),
      I2 => \DATA[69]_i_6_n_0\,
      I3 => \DATA_BUS_reg_n_0_[24]\,
      I4 => \DATA_BUS_reg_n_0_[14]\,
      I5 => \DATA[69]_i_7_n_0\,
      O => \DATA[64]_i_2_n_0\
    );
\DATA[65]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \DATA[65]_i_2_n_0\,
      I1 => \DATA[69]_i_4_n_0\,
      I2 => p_4_in(15),
      I3 => \DATA[69]_i_5_n_0\,
      I4 => p_0_in0_in(15),
      O => \DATA[65]_i_1_n_0\
    );
\DATA[65]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DATA[29]_i_3_n_0\,
      I1 => SYNC_BUS(5),
      I2 => \DATA[69]_i_6_n_0\,
      I3 => \DATA_BUS_reg_n_0_[25]\,
      I4 => \DATA_BUS_reg_n_0_[15]\,
      I5 => \DATA[69]_i_7_n_0\,
      O => \DATA[65]_i_2_n_0\
    );
\DATA[66]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \DATA[66]_i_2_n_0\,
      I1 => \DATA[69]_i_4_n_0\,
      I2 => p_4_in(16),
      I3 => \DATA[69]_i_5_n_0\,
      I4 => p_0_in0_in(16),
      O => \DATA[66]_i_1_n_0\
    );
\DATA[66]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DATA[29]_i_3_n_0\,
      I1 => SYNC_BUS(6),
      I2 => \DATA[69]_i_6_n_0\,
      I3 => \DATA_BUS_reg_n_0_[26]\,
      I4 => \DATA_BUS_reg_n_0_[16]\,
      I5 => \DATA[69]_i_7_n_0\,
      O => \DATA[66]_i_2_n_0\
    );
\DATA[67]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \DATA[67]_i_2_n_0\,
      I1 => \DATA[69]_i_4_n_0\,
      I2 => p_4_in(17),
      I3 => \DATA[69]_i_5_n_0\,
      I4 => p_0_in0_in(17),
      O => \DATA[67]_i_1_n_0\
    );
\DATA[67]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DATA[29]_i_3_n_0\,
      I1 => SYNC_BUS(7),
      I2 => \DATA[69]_i_6_n_0\,
      I3 => \DATA_BUS_reg_n_0_[27]\,
      I4 => \DATA_BUS_reg_n_0_[17]\,
      I5 => \DATA[69]_i_7_n_0\,
      O => \DATA[67]_i_2_n_0\
    );
\DATA[68]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \DATA[68]_i_2_n_0\,
      I1 => \DATA[69]_i_4_n_0\,
      I2 => p_4_in(18),
      I3 => \DATA[69]_i_5_n_0\,
      I4 => p_0_in0_in(18),
      O => \DATA[68]_i_1_n_0\
    );
\DATA[68]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DATA[29]_i_3_n_0\,
      I1 => SYNC_BUS(8),
      I2 => \DATA[69]_i_6_n_0\,
      I3 => \DATA_BUS_reg_n_0_[28]\,
      I4 => \DATA_BUS_reg_n_0_[18]\,
      I5 => \DATA[69]_i_7_n_0\,
      O => \DATA[68]_i_2_n_0\
    );
\DATA[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C00CC000C00C900"
    )
        port map (
      I0 => kernel,
      I1 => \index_reg_n_0_[0]\,
      I2 => \slv_reg30_reg[6]\(3),
      I3 => \DATA[79]_i_3_n_0\,
      I4 => \slv_reg30_reg[6]\(4),
      I5 => \slv_reg30_reg[6]\(2),
      O => \DATA[69]_i_1_n_0\
    );
\DATA[69]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \DATA[69]_i_3_n_0\,
      I1 => \DATA[69]_i_4_n_0\,
      I2 => p_4_in(19),
      I3 => \DATA[69]_i_5_n_0\,
      I4 => p_0_in0_in(19),
      O => \DATA[69]_i_2_n_0\
    );
\DATA[69]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DATA[29]_i_3_n_0\,
      I1 => SYNC_BUS(9),
      I2 => \DATA[69]_i_6_n_0\,
      I3 => \DATA_BUS_reg_n_0_[29]\,
      I4 => \DATA_BUS_reg_n_0_[19]\,
      I5 => \DATA[69]_i_7_n_0\,
      O => \DATA[69]_i_3_n_0\
    );
\DATA[69]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \slv_reg30_reg[6]\(3),
      I1 => \slv_reg30_reg[6]\(4),
      I2 => \slv_reg30_reg[6]\(2),
      I3 => kernel,
      O => \DATA[69]_i_4_n_0\
    );
\DATA[69]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \slv_reg30_reg[6]\(3),
      I1 => \slv_reg30_reg[6]\(4),
      I2 => \slv_reg30_reg[6]\(2),
      I3 => kernel,
      O => \DATA[69]_i_5_n_0\
    );
\DATA[69]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \slv_reg30_reg[6]\(3),
      I1 => \slv_reg30_reg[6]\(4),
      I2 => \index_reg_n_0_[0]\,
      I3 => \slv_reg30_reg[6]\(2),
      O => \DATA[69]_i_6_n_0\
    );
\DATA[69]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"020C"
    )
        port map (
      I0 => \index_reg_n_0_[0]\,
      I1 => \slv_reg30_reg[6]\(3),
      I2 => \slv_reg30_reg[6]\(4),
      I3 => \slv_reg30_reg[6]\(2),
      O => \DATA[69]_i_7_n_0\
    );
\DATA[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DATA[69]_i_5_n_0\,
      I1 => p_4_in(16),
      I2 => \DATA[9]_i_2_n_0\,
      I3 => SYNC_BUS(6),
      I4 => p_0_in0_in(16),
      I5 => \DATA[9]_i_3_n_0\,
      O => \DATA[6]_i_1_n_0\
    );
\DATA[70]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \DATA[79]_i_4_n_0\,
      I1 => p_4_in(10),
      I2 => \DATA[79]_i_5_n_0\,
      I3 => p_0_in0_in(10),
      I4 => \DATA[70]_i_2_n_0\,
      O => \DATA[70]_i_1_n_0\
    );
\DATA[70]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F088"
    )
        port map (
      I0 => \DATA_BUS_reg_n_0_[10]\,
      I1 => \slv_reg30_reg[6]\(3),
      I2 => SYNC_BUS(0),
      I3 => \slv_reg30_reg[6]\(4),
      I4 => \slv_reg30_reg[6]\(2),
      O => \DATA[70]_i_2_n_0\
    );
\DATA[71]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \DATA[79]_i_4_n_0\,
      I1 => p_4_in(11),
      I2 => \DATA[79]_i_5_n_0\,
      I3 => p_0_in0_in(11),
      I4 => \DATA[71]_i_2_n_0\,
      O => \DATA[71]_i_1_n_0\
    );
\DATA[71]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F088"
    )
        port map (
      I0 => \DATA_BUS_reg_n_0_[11]\,
      I1 => \slv_reg30_reg[6]\(3),
      I2 => SYNC_BUS(1),
      I3 => \slv_reg30_reg[6]\(4),
      I4 => \slv_reg30_reg[6]\(2),
      O => \DATA[71]_i_2_n_0\
    );
\DATA[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \DATA[79]_i_4_n_0\,
      I1 => p_4_in(12),
      I2 => \DATA[79]_i_5_n_0\,
      I3 => p_0_in0_in(12),
      I4 => \DATA[72]_i_2_n_0\,
      O => \DATA[72]_i_1_n_0\
    );
\DATA[72]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F088"
    )
        port map (
      I0 => \DATA_BUS_reg_n_0_[12]\,
      I1 => \slv_reg30_reg[6]\(3),
      I2 => SYNC_BUS(2),
      I3 => \slv_reg30_reg[6]\(4),
      I4 => \slv_reg30_reg[6]\(2),
      O => \DATA[72]_i_2_n_0\
    );
\DATA[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \DATA[79]_i_4_n_0\,
      I1 => p_4_in(13),
      I2 => \DATA[79]_i_5_n_0\,
      I3 => p_0_in0_in(13),
      I4 => \DATA[73]_i_2_n_0\,
      O => \DATA[73]_i_1_n_0\
    );
\DATA[73]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F088"
    )
        port map (
      I0 => \DATA_BUS_reg_n_0_[13]\,
      I1 => \slv_reg30_reg[6]\(3),
      I2 => SYNC_BUS(3),
      I3 => \slv_reg30_reg[6]\(4),
      I4 => \slv_reg30_reg[6]\(2),
      O => \DATA[73]_i_2_n_0\
    );
\DATA[74]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \DATA[79]_i_4_n_0\,
      I1 => p_4_in(14),
      I2 => \DATA[79]_i_5_n_0\,
      I3 => p_0_in0_in(14),
      I4 => \DATA[74]_i_2_n_0\,
      O => \DATA[74]_i_1_n_0\
    );
\DATA[74]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F088"
    )
        port map (
      I0 => \DATA_BUS_reg_n_0_[14]\,
      I1 => \slv_reg30_reg[6]\(3),
      I2 => SYNC_BUS(4),
      I3 => \slv_reg30_reg[6]\(4),
      I4 => \slv_reg30_reg[6]\(2),
      O => \DATA[74]_i_2_n_0\
    );
\DATA[75]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \DATA[79]_i_4_n_0\,
      I1 => p_4_in(15),
      I2 => \DATA[79]_i_5_n_0\,
      I3 => p_0_in0_in(15),
      I4 => \DATA[75]_i_2_n_0\,
      O => \DATA[75]_i_1_n_0\
    );
\DATA[75]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F088"
    )
        port map (
      I0 => \DATA_BUS_reg_n_0_[15]\,
      I1 => \slv_reg30_reg[6]\(3),
      I2 => SYNC_BUS(5),
      I3 => \slv_reg30_reg[6]\(4),
      I4 => \slv_reg30_reg[6]\(2),
      O => \DATA[75]_i_2_n_0\
    );
\DATA[76]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \DATA[79]_i_4_n_0\,
      I1 => p_4_in(16),
      I2 => \DATA[79]_i_5_n_0\,
      I3 => p_0_in0_in(16),
      I4 => \DATA[76]_i_2_n_0\,
      O => \DATA[76]_i_1_n_0\
    );
\DATA[76]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F088"
    )
        port map (
      I0 => \DATA_BUS_reg_n_0_[16]\,
      I1 => \slv_reg30_reg[6]\(3),
      I2 => SYNC_BUS(6),
      I3 => \slv_reg30_reg[6]\(4),
      I4 => \slv_reg30_reg[6]\(2),
      O => \DATA[76]_i_2_n_0\
    );
\DATA[77]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \DATA[79]_i_4_n_0\,
      I1 => p_4_in(17),
      I2 => \DATA[79]_i_5_n_0\,
      I3 => p_0_in0_in(17),
      I4 => \DATA[77]_i_2_n_0\,
      O => \DATA[77]_i_1_n_0\
    );
\DATA[77]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F088"
    )
        port map (
      I0 => \DATA_BUS_reg_n_0_[17]\,
      I1 => \slv_reg30_reg[6]\(3),
      I2 => SYNC_BUS(7),
      I3 => \slv_reg30_reg[6]\(4),
      I4 => \slv_reg30_reg[6]\(2),
      O => \DATA[77]_i_2_n_0\
    );
\DATA[78]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \DATA[79]_i_4_n_0\,
      I1 => p_4_in(18),
      I2 => \DATA[79]_i_5_n_0\,
      I3 => p_0_in0_in(18),
      I4 => \DATA[78]_i_2_n_0\,
      O => \DATA[78]_i_1_n_0\
    );
\DATA[78]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F088"
    )
        port map (
      I0 => \DATA_BUS_reg_n_0_[18]\,
      I1 => \slv_reg30_reg[6]\(3),
      I2 => SYNC_BUS(8),
      I3 => \slv_reg30_reg[6]\(4),
      I4 => \slv_reg30_reg[6]\(2),
      O => \DATA[78]_i_2_n_0\
    );
\DATA[79]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A00050A0A0A060"
    )
        port map (
      I0 => \index_reg_n_0_[0]\,
      I1 => kernel,
      I2 => \DATA[79]_i_3_n_0\,
      I3 => \slv_reg30_reg[6]\(4),
      I4 => \slv_reg30_reg[6]\(2),
      I5 => \slv_reg30_reg[6]\(3),
      O => \DATA[79]_i_1_n_0\
    );
\DATA[79]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \DATA[79]_i_4_n_0\,
      I1 => p_4_in(19),
      I2 => \DATA[79]_i_5_n_0\,
      I3 => p_0_in0_in(19),
      I4 => \DATA[79]_i_6_n_0\,
      O => \DATA[79]_i_2_n_0\
    );
\DATA[79]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \slv_reg8_reg[0]_rep\(0),
      I1 => resetindex,
      I2 => DATA_BUS_VALID,
      O => \DATA[79]_i_3_n_0\
    );
\DATA[79]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0F0A003"
    )
        port map (
      I0 => \index_reg_n_0_[0]\,
      I1 => kernel,
      I2 => \slv_reg30_reg[6]\(2),
      I3 => \slv_reg30_reg[6]\(4),
      I4 => \slv_reg30_reg[6]\(3),
      O => \DATA[79]_i_4_n_0\
    );
\DATA[79]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000AC"
    )
        port map (
      I0 => \index_reg_n_0_[0]\,
      I1 => kernel,
      I2 => \slv_reg30_reg[6]\(2),
      I3 => \slv_reg30_reg[6]\(4),
      I4 => \slv_reg30_reg[6]\(3),
      O => \DATA[79]_i_5_n_0\
    );
\DATA[79]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F088"
    )
        port map (
      I0 => \DATA_BUS_reg_n_0_[19]\,
      I1 => \slv_reg30_reg[6]\(3),
      I2 => SYNC_BUS(9),
      I3 => \slv_reg30_reg[6]\(4),
      I4 => \slv_reg30_reg[6]\(2),
      O => \DATA[79]_i_6_n_0\
    );
\DATA[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DATA[69]_i_5_n_0\,
      I1 => p_4_in(17),
      I2 => \DATA[9]_i_2_n_0\,
      I3 => SYNC_BUS(7),
      I4 => p_0_in0_in(17),
      I5 => \DATA[9]_i_3_n_0\,
      O => \DATA[7]_i_1_n_0\
    );
\DATA[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DATA[69]_i_5_n_0\,
      I1 => p_4_in(18),
      I2 => \DATA[9]_i_2_n_0\,
      I3 => SYNC_BUS(8),
      I4 => p_0_in0_in(18),
      I5 => \DATA[9]_i_3_n_0\,
      O => \DATA[8]_i_1_n_0\
    );
\DATA[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \DATA[69]_i_5_n_0\,
      I1 => p_4_in(19),
      I2 => \DATA[9]_i_2_n_0\,
      I3 => SYNC_BUS(9),
      I4 => p_0_in0_in(19),
      I5 => \DATA[9]_i_3_n_0\,
      O => \DATA[9]_i_1_n_0\
    );
\DATA[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \index_reg_n_0_[0]\,
      I1 => \slv_reg30_reg[6]\(2),
      I2 => \slv_reg30_reg[6]\(4),
      O => \DATA[9]_i_2_n_0\
    );
\DATA[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22322333"
    )
        port map (
      I0 => \slv_reg30_reg[6]\(3),
      I1 => \slv_reg30_reg[6]\(4),
      I2 => \slv_reg30_reg[6]\(2),
      I3 => \index_reg_n_0_[0]\,
      I4 => kernel,
      O => \DATA[9]_i_3_n_0\
    );
DATA_BUS_VALID0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => CRC_PAR_DATA_IMGVALID_OUT,
      I1 => \slv_reg30_reg[6]\(0),
      I2 => CRC_PAR_DATA_BLACKVALID_OUT,
      I3 => \slv_reg30_reg[6]\(1),
      O => \DATA_BUS_VALID0__0\
    );
DATA_BUS_VALID_reg: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \DATA_BUS_VALID0__0\,
      Q => DATA_BUS_VALID,
      R => '0'
    );
\DATA_BUS_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \PAR_DATA_OUT_reg[39]_0\(0),
      Q => p_0_in0_in(10),
      R => '0'
    );
\DATA_BUS_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \PAR_DATA_OUT_reg[39]_0\(10),
      Q => \DATA_BUS_reg_n_0_[10]\,
      R => '0'
    );
\DATA_BUS_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \PAR_DATA_OUT_reg[39]_0\(11),
      Q => \DATA_BUS_reg_n_0_[11]\,
      R => '0'
    );
\DATA_BUS_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \PAR_DATA_OUT_reg[39]_0\(12),
      Q => \DATA_BUS_reg_n_0_[12]\,
      R => '0'
    );
\DATA_BUS_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \PAR_DATA_OUT_reg[39]_0\(13),
      Q => \DATA_BUS_reg_n_0_[13]\,
      R => '0'
    );
\DATA_BUS_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \PAR_DATA_OUT_reg[39]_0\(14),
      Q => \DATA_BUS_reg_n_0_[14]\,
      R => '0'
    );
\DATA_BUS_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \PAR_DATA_OUT_reg[39]_0\(15),
      Q => \DATA_BUS_reg_n_0_[15]\,
      R => '0'
    );
\DATA_BUS_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \PAR_DATA_OUT_reg[39]_0\(16),
      Q => \DATA_BUS_reg_n_0_[16]\,
      R => '0'
    );
\DATA_BUS_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \PAR_DATA_OUT_reg[39]_0\(17),
      Q => \DATA_BUS_reg_n_0_[17]\,
      R => '0'
    );
\DATA_BUS_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \PAR_DATA_OUT_reg[39]_0\(18),
      Q => \DATA_BUS_reg_n_0_[18]\,
      R => '0'
    );
\DATA_BUS_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \PAR_DATA_OUT_reg[39]_0\(19),
      Q => \DATA_BUS_reg_n_0_[19]\,
      R => '0'
    );
\DATA_BUS_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \PAR_DATA_OUT_reg[39]_0\(1),
      Q => p_0_in0_in(11),
      R => '0'
    );
\DATA_BUS_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \PAR_DATA_OUT_reg[39]_0\(20),
      Q => \DATA_BUS_reg_n_0_[20]\,
      R => '0'
    );
\DATA_BUS_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \PAR_DATA_OUT_reg[39]_0\(21),
      Q => \DATA_BUS_reg_n_0_[21]\,
      R => '0'
    );
\DATA_BUS_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \PAR_DATA_OUT_reg[39]_0\(22),
      Q => \DATA_BUS_reg_n_0_[22]\,
      R => '0'
    );
\DATA_BUS_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \PAR_DATA_OUT_reg[39]_0\(23),
      Q => \DATA_BUS_reg_n_0_[23]\,
      R => '0'
    );
\DATA_BUS_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \PAR_DATA_OUT_reg[39]_0\(24),
      Q => \DATA_BUS_reg_n_0_[24]\,
      R => '0'
    );
\DATA_BUS_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \PAR_DATA_OUT_reg[39]_0\(25),
      Q => \DATA_BUS_reg_n_0_[25]\,
      R => '0'
    );
\DATA_BUS_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \PAR_DATA_OUT_reg[39]_0\(26),
      Q => \DATA_BUS_reg_n_0_[26]\,
      R => '0'
    );
\DATA_BUS_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \PAR_DATA_OUT_reg[39]_0\(27),
      Q => \DATA_BUS_reg_n_0_[27]\,
      R => '0'
    );
\DATA_BUS_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \PAR_DATA_OUT_reg[39]_0\(28),
      Q => \DATA_BUS_reg_n_0_[28]\,
      R => '0'
    );
\DATA_BUS_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \PAR_DATA_OUT_reg[39]_0\(29),
      Q => \DATA_BUS_reg_n_0_[29]\,
      R => '0'
    );
\DATA_BUS_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \PAR_DATA_OUT_reg[39]_0\(2),
      Q => p_0_in0_in(12),
      R => '0'
    );
\DATA_BUS_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \PAR_DATA_OUT_reg[39]_0\(30),
      Q => p_4_in(10),
      R => '0'
    );
\DATA_BUS_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \PAR_DATA_OUT_reg[39]_0\(31),
      Q => p_4_in(11),
      R => '0'
    );
\DATA_BUS_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \PAR_DATA_OUT_reg[39]_0\(32),
      Q => p_4_in(12),
      R => '0'
    );
\DATA_BUS_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \PAR_DATA_OUT_reg[39]_0\(33),
      Q => p_4_in(13),
      R => '0'
    );
\DATA_BUS_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \PAR_DATA_OUT_reg[39]_0\(34),
      Q => p_4_in(14),
      R => '0'
    );
\DATA_BUS_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \PAR_DATA_OUT_reg[39]_0\(35),
      Q => p_4_in(15),
      R => '0'
    );
\DATA_BUS_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \PAR_DATA_OUT_reg[39]_0\(36),
      Q => p_4_in(16),
      R => '0'
    );
\DATA_BUS_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \PAR_DATA_OUT_reg[39]_0\(37),
      Q => p_4_in(17),
      R => '0'
    );
\DATA_BUS_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \PAR_DATA_OUT_reg[39]_0\(38),
      Q => p_4_in(18),
      R => '0'
    );
\DATA_BUS_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \PAR_DATA_OUT_reg[39]_0\(39),
      Q => p_4_in(19),
      R => '0'
    );
\DATA_BUS_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \PAR_DATA_OUT_reg[39]_0\(3),
      Q => p_0_in0_in(13),
      R => '0'
    );
\DATA_BUS_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \PAR_DATA_OUT_reg[39]_0\(4),
      Q => p_0_in0_in(14),
      R => '0'
    );
\DATA_BUS_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \PAR_DATA_OUT_reg[39]_0\(5),
      Q => p_0_in0_in(15),
      R => '0'
    );
\DATA_BUS_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \PAR_DATA_OUT_reg[39]_0\(6),
      Q => p_0_in0_in(16),
      R => '0'
    );
\DATA_BUS_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \PAR_DATA_OUT_reg[39]_0\(7),
      Q => p_0_in0_in(17),
      R => '0'
    );
\DATA_BUS_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \PAR_DATA_OUT_reg[39]_0\(8),
      Q => p_0_in0_in(18),
      R => '0'
    );
\DATA_BUS_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \PAR_DATA_OUT_reg[39]_0\(9),
      Q => p_0_in0_in(19),
      R => '0'
    );
\DATA_r_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \DATA_reg_n_0_[40]\,
      Q => DATA_r(40),
      R => '0'
    );
\DATA_r_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \DATA_reg_n_0_[41]\,
      Q => DATA_r(41),
      R => '0'
    );
\DATA_r_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \DATA_reg_n_0_[42]\,
      Q => DATA_r(42),
      R => '0'
    );
\DATA_r_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \DATA_reg_n_0_[43]\,
      Q => DATA_r(43),
      R => '0'
    );
\DATA_r_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \DATA_reg_n_0_[44]\,
      Q => DATA_r(44),
      R => '0'
    );
\DATA_r_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \DATA_reg_n_0_[45]\,
      Q => DATA_r(45),
      R => '0'
    );
\DATA_r_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \DATA_reg_n_0_[46]\,
      Q => DATA_r(46),
      R => '0'
    );
\DATA_r_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \DATA_reg_n_0_[47]\,
      Q => DATA_r(47),
      R => '0'
    );
\DATA_r_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \DATA_reg_n_0_[48]\,
      Q => DATA_r(48),
      R => '0'
    );
\DATA_r_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \DATA_reg_n_0_[49]\,
      Q => DATA_r(49),
      R => '0'
    );
\DATA_r_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \DATA_reg_n_0_[50]\,
      Q => DATA_r(50),
      R => '0'
    );
\DATA_r_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \DATA_reg_n_0_[51]\,
      Q => DATA_r(51),
      R => '0'
    );
\DATA_r_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \DATA_reg_n_0_[52]\,
      Q => DATA_r(52),
      R => '0'
    );
\DATA_r_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \DATA_reg_n_0_[53]\,
      Q => DATA_r(53),
      R => '0'
    );
\DATA_r_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \DATA_reg_n_0_[54]\,
      Q => DATA_r(54),
      R => '0'
    );
\DATA_r_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \DATA_reg_n_0_[55]\,
      Q => DATA_r(55),
      R => '0'
    );
\DATA_r_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \DATA_reg_n_0_[56]\,
      Q => DATA_r(56),
      R => '0'
    );
\DATA_r_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \DATA_reg_n_0_[57]\,
      Q => DATA_r(57),
      R => '0'
    );
\DATA_r_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \DATA_reg_n_0_[58]\,
      Q => DATA_r(58),
      R => '0'
    );
\DATA_r_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \DATA_reg_n_0_[59]\,
      Q => DATA_r(59),
      R => '0'
    );
\DATA_r_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \DATA_reg_n_0_[60]\,
      Q => DATA_r(60),
      R => '0'
    );
\DATA_r_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \DATA_reg_n_0_[61]\,
      Q => DATA_r(61),
      R => '0'
    );
\DATA_r_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \DATA_reg_n_0_[62]\,
      Q => DATA_r(62),
      R => '0'
    );
\DATA_r_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \DATA_reg_n_0_[63]\,
      Q => DATA_r(63),
      R => '0'
    );
\DATA_r_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \DATA_reg_n_0_[64]\,
      Q => DATA_r(64),
      R => '0'
    );
\DATA_r_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \DATA_reg_n_0_[65]\,
      Q => DATA_r(65),
      R => '0'
    );
\DATA_r_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \DATA_reg_n_0_[66]\,
      Q => DATA_r(66),
      R => '0'
    );
\DATA_r_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \DATA_reg_n_0_[67]\,
      Q => DATA_r(67),
      R => '0'
    );
\DATA_r_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \DATA_reg_n_0_[68]\,
      Q => DATA_r(68),
      R => '0'
    );
\DATA_r_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \DATA_reg_n_0_[69]\,
      Q => DATA_r(69),
      R => '0'
    );
\DATA_r_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \DATA_reg_n_0_[70]\,
      Q => DATA_r(70),
      R => '0'
    );
\DATA_r_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \DATA_reg_n_0_[71]\,
      Q => DATA_r(71),
      R => '0'
    );
\DATA_r_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \DATA_reg_n_0_[72]\,
      Q => DATA_r(72),
      R => '0'
    );
\DATA_r_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \DATA_reg_n_0_[73]\,
      Q => DATA_r(73),
      R => '0'
    );
\DATA_r_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \DATA_reg_n_0_[74]\,
      Q => DATA_r(74),
      R => '0'
    );
\DATA_r_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \DATA_reg_n_0_[75]\,
      Q => DATA_r(75),
      R => '0'
    );
\DATA_r_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \DATA_reg_n_0_[76]\,
      Q => DATA_r(76),
      R => '0'
    );
\DATA_r_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \DATA_reg_n_0_[77]\,
      Q => DATA_r(77),
      R => '0'
    );
\DATA_r_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \DATA_reg_n_0_[78]\,
      Q => DATA_r(78),
      R => '0'
    );
\DATA_r_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => \DATA_reg_n_0_[79]\,
      Q => DATA_r(79),
      R => '0'
    );
\DATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[29]_i_1_n_0\,
      D => \DATA[0]_i_1_n_0\,
      Q => \DATA_reg_n_0_[0]\,
      R => '0'
    );
\DATA_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[39]_i_1_n_0\,
      D => \DATA[10]_i_1_n_0\,
      Q => \DATA_reg_n_0_[10]\,
      R => '0'
    );
\DATA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[39]_i_1_n_0\,
      D => \DATA[11]_i_1_n_0\,
      Q => \DATA_reg_n_0_[11]\,
      R => '0'
    );
\DATA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[39]_i_1_n_0\,
      D => \DATA[12]_i_1_n_0\,
      Q => \DATA_reg_n_0_[12]\,
      R => '0'
    );
\DATA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[39]_i_1_n_0\,
      D => \DATA[13]_i_1_n_0\,
      Q => \DATA_reg_n_0_[13]\,
      R => '0'
    );
\DATA_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[39]_i_1_n_0\,
      D => \DATA[14]_i_1_n_0\,
      Q => \DATA_reg_n_0_[14]\,
      R => '0'
    );
\DATA_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[39]_i_1_n_0\,
      D => \DATA[15]_i_1_n_0\,
      Q => \DATA_reg_n_0_[15]\,
      R => '0'
    );
\DATA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[39]_i_1_n_0\,
      D => \DATA[16]_i_1_n_0\,
      Q => \DATA_reg_n_0_[16]\,
      R => '0'
    );
\DATA_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[39]_i_1_n_0\,
      D => \DATA[17]_i_1_n_0\,
      Q => \DATA_reg_n_0_[17]\,
      R => '0'
    );
\DATA_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[39]_i_1_n_0\,
      D => \DATA[18]_i_1_n_0\,
      Q => \DATA_reg_n_0_[18]\,
      R => '0'
    );
\DATA_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[39]_i_1_n_0\,
      D => \DATA[19]_i_1_n_0\,
      Q => \DATA_reg_n_0_[19]\,
      R => '0'
    );
\DATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[29]_i_1_n_0\,
      D => \DATA[1]_i_1_n_0\,
      Q => \DATA_reg_n_0_[1]\,
      R => '0'
    );
\DATA_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[29]_i_1_n_0\,
      D => \DATA[20]_i_1_n_0\,
      Q => \DATA_reg_n_0_[20]\,
      R => '0'
    );
\DATA_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[29]_i_1_n_0\,
      D => \DATA[21]_i_1_n_0\,
      Q => \DATA_reg_n_0_[21]\,
      R => '0'
    );
\DATA_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[29]_i_1_n_0\,
      D => \DATA[22]_i_1_n_0\,
      Q => \DATA_reg_n_0_[22]\,
      R => '0'
    );
\DATA_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[29]_i_1_n_0\,
      D => \DATA[23]_i_1_n_0\,
      Q => \DATA_reg_n_0_[23]\,
      R => '0'
    );
\DATA_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[29]_i_1_n_0\,
      D => \DATA[24]_i_1_n_0\,
      Q => \DATA_reg_n_0_[24]\,
      R => '0'
    );
\DATA_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[29]_i_1_n_0\,
      D => \DATA[25]_i_1_n_0\,
      Q => \DATA_reg_n_0_[25]\,
      R => '0'
    );
\DATA_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[29]_i_1_n_0\,
      D => \DATA[26]_i_1_n_0\,
      Q => \DATA_reg_n_0_[26]\,
      R => '0'
    );
\DATA_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[29]_i_1_n_0\,
      D => \DATA[27]_i_1_n_0\,
      Q => \DATA_reg_n_0_[27]\,
      R => '0'
    );
\DATA_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[29]_i_1_n_0\,
      D => \DATA[28]_i_1_n_0\,
      Q => \DATA_reg_n_0_[28]\,
      R => '0'
    );
\DATA_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[29]_i_1_n_0\,
      D => \DATA[29]_i_2_n_0\,
      Q => \DATA_reg_n_0_[29]\,
      R => '0'
    );
\DATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[29]_i_1_n_0\,
      D => \DATA[2]_i_1_n_0\,
      Q => \DATA_reg_n_0_[2]\,
      R => '0'
    );
\DATA_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[39]_i_1_n_0\,
      D => \DATA[30]_i_1_n_0\,
      Q => \DATA_reg_n_0_[30]\,
      R => '0'
    );
\DATA_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[39]_i_1_n_0\,
      D => \DATA[31]_i_1_n_0\,
      Q => \DATA_reg_n_0_[31]\,
      R => '0'
    );
\DATA_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[39]_i_1_n_0\,
      D => \DATA[32]_i_1_n_0\,
      Q => \DATA_reg_n_0_[32]\,
      R => '0'
    );
\DATA_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[39]_i_1_n_0\,
      D => \DATA[33]_i_1_n_0\,
      Q => \DATA_reg_n_0_[33]\,
      R => '0'
    );
\DATA_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[39]_i_1_n_0\,
      D => \DATA[34]_i_1_n_0\,
      Q => \DATA_reg_n_0_[34]\,
      R => '0'
    );
\DATA_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[39]_i_1_n_0\,
      D => \DATA[35]_i_1_n_0\,
      Q => \DATA_reg_n_0_[35]\,
      R => '0'
    );
\DATA_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[39]_i_1_n_0\,
      D => \DATA[36]_i_1_n_0\,
      Q => \DATA_reg_n_0_[36]\,
      R => '0'
    );
\DATA_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[39]_i_1_n_0\,
      D => \DATA[37]_i_1_n_0\,
      Q => \DATA_reg_n_0_[37]\,
      R => '0'
    );
\DATA_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[39]_i_1_n_0\,
      D => \DATA[38]_i_1_n_0\,
      Q => \DATA_reg_n_0_[38]\,
      R => '0'
    );
\DATA_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[39]_i_1_n_0\,
      D => \DATA[39]_i_2_n_0\,
      Q => \DATA_reg_n_0_[39]\,
      R => '0'
    );
\DATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[29]_i_1_n_0\,
      D => \DATA[3]_i_1_n_0\,
      Q => \DATA_reg_n_0_[3]\,
      R => '0'
    );
\DATA_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[69]_i_1_n_0\,
      D => \DATA[40]_i_1_n_0\,
      Q => \DATA_reg_n_0_[40]\,
      R => '0'
    );
\DATA_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[69]_i_1_n_0\,
      D => \DATA[41]_i_1_n_0\,
      Q => \DATA_reg_n_0_[41]\,
      R => '0'
    );
\DATA_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[69]_i_1_n_0\,
      D => \DATA[42]_i_1_n_0\,
      Q => \DATA_reg_n_0_[42]\,
      R => '0'
    );
\DATA_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[69]_i_1_n_0\,
      D => \DATA[43]_i_1_n_0\,
      Q => \DATA_reg_n_0_[43]\,
      R => '0'
    );
\DATA_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[69]_i_1_n_0\,
      D => \DATA[44]_i_1_n_0\,
      Q => \DATA_reg_n_0_[44]\,
      R => '0'
    );
\DATA_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[69]_i_1_n_0\,
      D => \DATA[45]_i_1_n_0\,
      Q => \DATA_reg_n_0_[45]\,
      R => '0'
    );
\DATA_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[69]_i_1_n_0\,
      D => \DATA[46]_i_1_n_0\,
      Q => \DATA_reg_n_0_[46]\,
      R => '0'
    );
\DATA_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[69]_i_1_n_0\,
      D => \DATA[47]_i_1_n_0\,
      Q => \DATA_reg_n_0_[47]\,
      R => '0'
    );
\DATA_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[69]_i_1_n_0\,
      D => \DATA[48]_i_1_n_0\,
      Q => \DATA_reg_n_0_[48]\,
      R => '0'
    );
\DATA_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[69]_i_1_n_0\,
      D => \DATA[49]_i_1_n_0\,
      Q => \DATA_reg_n_0_[49]\,
      R => '0'
    );
\DATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[29]_i_1_n_0\,
      D => \DATA[4]_i_1_n_0\,
      Q => \DATA_reg_n_0_[4]\,
      R => '0'
    );
\DATA_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[79]_i_1_n_0\,
      D => \DATA[50]_i_1_n_0\,
      Q => \DATA_reg_n_0_[50]\,
      R => '0'
    );
\DATA_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[79]_i_1_n_0\,
      D => \DATA[51]_i_1_n_0\,
      Q => \DATA_reg_n_0_[51]\,
      R => '0'
    );
\DATA_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[79]_i_1_n_0\,
      D => \DATA[52]_i_1_n_0\,
      Q => \DATA_reg_n_0_[52]\,
      R => '0'
    );
\DATA_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[79]_i_1_n_0\,
      D => \DATA[53]_i_1_n_0\,
      Q => \DATA_reg_n_0_[53]\,
      R => '0'
    );
\DATA_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[79]_i_1_n_0\,
      D => \DATA[54]_i_1_n_0\,
      Q => \DATA_reg_n_0_[54]\,
      R => '0'
    );
\DATA_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[79]_i_1_n_0\,
      D => \DATA[55]_i_1_n_0\,
      Q => \DATA_reg_n_0_[55]\,
      R => '0'
    );
\DATA_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[79]_i_1_n_0\,
      D => \DATA[56]_i_1_n_0\,
      Q => \DATA_reg_n_0_[56]\,
      R => '0'
    );
\DATA_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[79]_i_1_n_0\,
      D => \DATA[57]_i_1_n_0\,
      Q => \DATA_reg_n_0_[57]\,
      R => '0'
    );
\DATA_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[79]_i_1_n_0\,
      D => \DATA[58]_i_1_n_0\,
      Q => \DATA_reg_n_0_[58]\,
      R => '0'
    );
\DATA_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[79]_i_1_n_0\,
      D => \DATA[59]_i_1_n_0\,
      Q => \DATA_reg_n_0_[59]\,
      R => '0'
    );
\DATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[29]_i_1_n_0\,
      D => \DATA[5]_i_1_n_0\,
      Q => \DATA_reg_n_0_[5]\,
      R => '0'
    );
\DATA_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[69]_i_1_n_0\,
      D => \DATA[60]_i_1_n_0\,
      Q => \DATA_reg_n_0_[60]\,
      R => '0'
    );
\DATA_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[69]_i_1_n_0\,
      D => \DATA[61]_i_1_n_0\,
      Q => \DATA_reg_n_0_[61]\,
      R => '0'
    );
\DATA_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[69]_i_1_n_0\,
      D => \DATA[62]_i_1_n_0\,
      Q => \DATA_reg_n_0_[62]\,
      R => '0'
    );
\DATA_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[69]_i_1_n_0\,
      D => \DATA[63]_i_1_n_0\,
      Q => \DATA_reg_n_0_[63]\,
      R => '0'
    );
\DATA_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[69]_i_1_n_0\,
      D => \DATA[64]_i_1_n_0\,
      Q => \DATA_reg_n_0_[64]\,
      R => '0'
    );
\DATA_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[69]_i_1_n_0\,
      D => \DATA[65]_i_1_n_0\,
      Q => \DATA_reg_n_0_[65]\,
      R => '0'
    );
\DATA_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[69]_i_1_n_0\,
      D => \DATA[66]_i_1_n_0\,
      Q => \DATA_reg_n_0_[66]\,
      R => '0'
    );
\DATA_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[69]_i_1_n_0\,
      D => \DATA[67]_i_1_n_0\,
      Q => \DATA_reg_n_0_[67]\,
      R => '0'
    );
\DATA_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[69]_i_1_n_0\,
      D => \DATA[68]_i_1_n_0\,
      Q => \DATA_reg_n_0_[68]\,
      R => '0'
    );
\DATA_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[69]_i_1_n_0\,
      D => \DATA[69]_i_2_n_0\,
      Q => \DATA_reg_n_0_[69]\,
      R => '0'
    );
\DATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[29]_i_1_n_0\,
      D => \DATA[6]_i_1_n_0\,
      Q => \DATA_reg_n_0_[6]\,
      R => '0'
    );
\DATA_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[79]_i_1_n_0\,
      D => \DATA[70]_i_1_n_0\,
      Q => \DATA_reg_n_0_[70]\,
      R => '0'
    );
\DATA_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[79]_i_1_n_0\,
      D => \DATA[71]_i_1_n_0\,
      Q => \DATA_reg_n_0_[71]\,
      R => '0'
    );
\DATA_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[79]_i_1_n_0\,
      D => \DATA[72]_i_1_n_0\,
      Q => \DATA_reg_n_0_[72]\,
      R => '0'
    );
\DATA_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[79]_i_1_n_0\,
      D => \DATA[73]_i_1_n_0\,
      Q => \DATA_reg_n_0_[73]\,
      R => '0'
    );
\DATA_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[79]_i_1_n_0\,
      D => \DATA[74]_i_1_n_0\,
      Q => \DATA_reg_n_0_[74]\,
      R => '0'
    );
\DATA_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[79]_i_1_n_0\,
      D => \DATA[75]_i_1_n_0\,
      Q => \DATA_reg_n_0_[75]\,
      R => '0'
    );
\DATA_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[79]_i_1_n_0\,
      D => \DATA[76]_i_1_n_0\,
      Q => \DATA_reg_n_0_[76]\,
      R => '0'
    );
\DATA_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[79]_i_1_n_0\,
      D => \DATA[77]_i_1_n_0\,
      Q => \DATA_reg_n_0_[77]\,
      R => '0'
    );
\DATA_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[79]_i_1_n_0\,
      D => \DATA[78]_i_1_n_0\,
      Q => \DATA_reg_n_0_[78]\,
      R => '0'
    );
\DATA_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[79]_i_1_n_0\,
      D => \DATA[79]_i_2_n_0\,
      Q => \DATA_reg_n_0_[79]\,
      R => '0'
    );
\DATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[29]_i_1_n_0\,
      D => \DATA[7]_i_1_n_0\,
      Q => \DATA_reg_n_0_[7]\,
      R => '0'
    );
\DATA_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[29]_i_1_n_0\,
      D => \DATA[8]_i_1_n_0\,
      Q => \DATA_reg_n_0_[8]\,
      R => '0'
    );
\DATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \DATA[29]_i_1_n_0\,
      D => \DATA[9]_i_1_n_0\,
      Q => \DATA_reg_n_0_[9]\,
      R => '0'
    );
\PAR_DATAOUT[39]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg8_reg[1]\(0),
      O => \^e\(0)
    );
\PAR_DATA_OUT[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DATA_reg_n_0_[0]\,
      I1 => VALID,
      I2 => DATA_r(40),
      O => \PAR_DATA_OUT[0]_i_1_n_0\
    );
\PAR_DATA_OUT[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DATA_reg_n_0_[10]\,
      I1 => VALID,
      I2 => DATA_r(50),
      O => \PAR_DATA_OUT[10]_i_1_n_0\
    );
\PAR_DATA_OUT[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DATA_reg_n_0_[11]\,
      I1 => VALID,
      I2 => DATA_r(51),
      O => \PAR_DATA_OUT[11]_i_1_n_0\
    );
\PAR_DATA_OUT[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DATA_reg_n_0_[12]\,
      I1 => VALID,
      I2 => DATA_r(52),
      O => \PAR_DATA_OUT[12]_i_1_n_0\
    );
\PAR_DATA_OUT[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DATA_reg_n_0_[13]\,
      I1 => VALID,
      I2 => DATA_r(53),
      O => \PAR_DATA_OUT[13]_i_1_n_0\
    );
\PAR_DATA_OUT[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DATA_reg_n_0_[14]\,
      I1 => VALID,
      I2 => DATA_r(54),
      O => \PAR_DATA_OUT[14]_i_1_n_0\
    );
\PAR_DATA_OUT[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DATA_reg_n_0_[15]\,
      I1 => VALID,
      I2 => DATA_r(55),
      O => \PAR_DATA_OUT[15]_i_1_n_0\
    );
\PAR_DATA_OUT[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DATA_reg_n_0_[16]\,
      I1 => VALID,
      I2 => DATA_r(56),
      O => \PAR_DATA_OUT[16]_i_1_n_0\
    );
\PAR_DATA_OUT[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DATA_reg_n_0_[17]\,
      I1 => VALID,
      I2 => DATA_r(57),
      O => \PAR_DATA_OUT[17]_i_1_n_0\
    );
\PAR_DATA_OUT[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DATA_reg_n_0_[18]\,
      I1 => VALID,
      I2 => DATA_r(58),
      O => \PAR_DATA_OUT[18]_i_1_n_0\
    );
\PAR_DATA_OUT[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DATA_reg_n_0_[19]\,
      I1 => VALID,
      I2 => DATA_r(59),
      O => \PAR_DATA_OUT[19]_i_1_n_0\
    );
\PAR_DATA_OUT[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DATA_reg_n_0_[1]\,
      I1 => VALID,
      I2 => DATA_r(41),
      O => \PAR_DATA_OUT[1]_i_1_n_0\
    );
\PAR_DATA_OUT[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DATA_reg_n_0_[20]\,
      I1 => VALID,
      I2 => DATA_r(60),
      O => \PAR_DATA_OUT[20]_i_1_n_0\
    );
\PAR_DATA_OUT[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DATA_reg_n_0_[21]\,
      I1 => VALID,
      I2 => DATA_r(61),
      O => \PAR_DATA_OUT[21]_i_1_n_0\
    );
\PAR_DATA_OUT[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DATA_reg_n_0_[22]\,
      I1 => VALID,
      I2 => DATA_r(62),
      O => \PAR_DATA_OUT[22]_i_1_n_0\
    );
\PAR_DATA_OUT[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DATA_reg_n_0_[23]\,
      I1 => VALID,
      I2 => DATA_r(63),
      O => \PAR_DATA_OUT[23]_i_1_n_0\
    );
\PAR_DATA_OUT[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DATA_reg_n_0_[24]\,
      I1 => VALID,
      I2 => DATA_r(64),
      O => \PAR_DATA_OUT[24]_i_1_n_0\
    );
\PAR_DATA_OUT[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DATA_reg_n_0_[25]\,
      I1 => VALID,
      I2 => DATA_r(65),
      O => \PAR_DATA_OUT[25]_i_1_n_0\
    );
\PAR_DATA_OUT[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DATA_reg_n_0_[26]\,
      I1 => VALID,
      I2 => DATA_r(66),
      O => \PAR_DATA_OUT[26]_i_1_n_0\
    );
\PAR_DATA_OUT[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DATA_reg_n_0_[27]\,
      I1 => VALID,
      I2 => DATA_r(67),
      O => \PAR_DATA_OUT[27]_i_1_n_0\
    );
\PAR_DATA_OUT[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DATA_reg_n_0_[28]\,
      I1 => VALID,
      I2 => DATA_r(68),
      O => \PAR_DATA_OUT[28]_i_1_n_0\
    );
\PAR_DATA_OUT[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DATA_reg_n_0_[29]\,
      I1 => VALID,
      I2 => DATA_r(69),
      O => \PAR_DATA_OUT[29]_i_1_n_0\
    );
\PAR_DATA_OUT[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DATA_reg_n_0_[2]\,
      I1 => VALID,
      I2 => DATA_r(42),
      O => \PAR_DATA_OUT[2]_i_1_n_0\
    );
\PAR_DATA_OUT[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DATA_reg_n_0_[30]\,
      I1 => VALID,
      I2 => DATA_r(70),
      O => \PAR_DATA_OUT[30]_i_1_n_0\
    );
\PAR_DATA_OUT[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DATA_reg_n_0_[31]\,
      I1 => VALID,
      I2 => DATA_r(71),
      O => \PAR_DATA_OUT[31]_i_1_n_0\
    );
\PAR_DATA_OUT[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DATA_reg_n_0_[32]\,
      I1 => VALID,
      I2 => DATA_r(72),
      O => \PAR_DATA_OUT[32]_i_1_n_0\
    );
\PAR_DATA_OUT[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DATA_reg_n_0_[33]\,
      I1 => VALID,
      I2 => DATA_r(73),
      O => \PAR_DATA_OUT[33]_i_1_n_0\
    );
\PAR_DATA_OUT[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DATA_reg_n_0_[34]\,
      I1 => VALID,
      I2 => DATA_r(74),
      O => \PAR_DATA_OUT[34]_i_1_n_0\
    );
\PAR_DATA_OUT[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DATA_reg_n_0_[35]\,
      I1 => VALID,
      I2 => DATA_r(75),
      O => \PAR_DATA_OUT[35]_i_1_n_0\
    );
\PAR_DATA_OUT[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DATA_reg_n_0_[36]\,
      I1 => VALID,
      I2 => DATA_r(76),
      O => \PAR_DATA_OUT[36]_i_1_n_0\
    );
\PAR_DATA_OUT[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DATA_reg_n_0_[37]\,
      I1 => VALID,
      I2 => DATA_r(77),
      O => \PAR_DATA_OUT[37]_i_1_n_0\
    );
\PAR_DATA_OUT[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DATA_reg_n_0_[38]\,
      I1 => VALID,
      I2 => DATA_r(78),
      O => \PAR_DATA_OUT[38]_i_1_n_0\
    );
\PAR_DATA_OUT[39]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => VALID,
      I1 => VALID_r,
      O => \PAR_DATA_OUT[39]_i_1_n_0\
    );
\PAR_DATA_OUT[39]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DATA_reg_n_0_[39]\,
      I1 => VALID,
      I2 => DATA_r(79),
      O => \PAR_DATA_OUT[39]_i_2_n_0\
    );
\PAR_DATA_OUT[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DATA_reg_n_0_[3]\,
      I1 => VALID,
      I2 => DATA_r(43),
      O => \PAR_DATA_OUT[3]_i_1_n_0\
    );
\PAR_DATA_OUT[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DATA_reg_n_0_[4]\,
      I1 => VALID,
      I2 => DATA_r(44),
      O => \PAR_DATA_OUT[4]_i_1_n_0\
    );
\PAR_DATA_OUT[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DATA_reg_n_0_[5]\,
      I1 => VALID,
      I2 => DATA_r(45),
      O => \PAR_DATA_OUT[5]_i_1_n_0\
    );
\PAR_DATA_OUT[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DATA_reg_n_0_[6]\,
      I1 => VALID,
      I2 => DATA_r(46),
      O => \PAR_DATA_OUT[6]_i_1_n_0\
    );
\PAR_DATA_OUT[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DATA_reg_n_0_[7]\,
      I1 => VALID,
      I2 => DATA_r(47),
      O => \PAR_DATA_OUT[7]_i_1_n_0\
    );
\PAR_DATA_OUT[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DATA_reg_n_0_[8]\,
      I1 => VALID,
      I2 => DATA_r(48),
      O => \PAR_DATA_OUT[8]_i_1_n_0\
    );
\PAR_DATA_OUT[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DATA_reg_n_0_[9]\,
      I1 => VALID,
      I2 => DATA_r(49),
      O => \PAR_DATA_OUT[9]_i_1_n_0\
    );
\PAR_DATA_OUT_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \PAR_DATA_OUT[39]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \PAR_DATA_OUT[0]_i_1_n_0\,
      Q => din(0)
    );
\PAR_DATA_OUT_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \PAR_DATA_OUT[39]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \PAR_DATA_OUT[10]_i_1_n_0\,
      Q => din(10)
    );
\PAR_DATA_OUT_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \PAR_DATA_OUT[39]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \PAR_DATA_OUT[11]_i_1_n_0\,
      Q => din(11)
    );
\PAR_DATA_OUT_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \PAR_DATA_OUT[39]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \PAR_DATA_OUT[12]_i_1_n_0\,
      Q => din(12)
    );
\PAR_DATA_OUT_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \PAR_DATA_OUT[39]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \PAR_DATA_OUT[13]_i_1_n_0\,
      Q => din(13)
    );
\PAR_DATA_OUT_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \PAR_DATA_OUT[39]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \PAR_DATA_OUT[14]_i_1_n_0\,
      Q => din(14)
    );
\PAR_DATA_OUT_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \PAR_DATA_OUT[39]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \PAR_DATA_OUT[15]_i_1_n_0\,
      Q => din(15)
    );
\PAR_DATA_OUT_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \PAR_DATA_OUT[39]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \PAR_DATA_OUT[16]_i_1_n_0\,
      Q => din(16)
    );
\PAR_DATA_OUT_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \PAR_DATA_OUT[39]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \PAR_DATA_OUT[17]_i_1_n_0\,
      Q => din(17)
    );
\PAR_DATA_OUT_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \PAR_DATA_OUT[39]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \PAR_DATA_OUT[18]_i_1_n_0\,
      Q => din(18)
    );
\PAR_DATA_OUT_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \PAR_DATA_OUT[39]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \PAR_DATA_OUT[19]_i_1_n_0\,
      Q => din(19)
    );
\PAR_DATA_OUT_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \PAR_DATA_OUT[39]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \PAR_DATA_OUT[1]_i_1_n_0\,
      Q => din(1)
    );
\PAR_DATA_OUT_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \PAR_DATA_OUT[39]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \PAR_DATA_OUT[20]_i_1_n_0\,
      Q => din(20)
    );
\PAR_DATA_OUT_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \PAR_DATA_OUT[39]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \PAR_DATA_OUT[21]_i_1_n_0\,
      Q => din(21)
    );
\PAR_DATA_OUT_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \PAR_DATA_OUT[39]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \PAR_DATA_OUT[22]_i_1_n_0\,
      Q => din(22)
    );
\PAR_DATA_OUT_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \PAR_DATA_OUT[39]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \PAR_DATA_OUT[23]_i_1_n_0\,
      Q => din(23)
    );
\PAR_DATA_OUT_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \PAR_DATA_OUT[39]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \PAR_DATA_OUT[24]_i_1_n_0\,
      Q => din(24)
    );
\PAR_DATA_OUT_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \PAR_DATA_OUT[39]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \PAR_DATA_OUT[25]_i_1_n_0\,
      Q => din(25)
    );
\PAR_DATA_OUT_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \PAR_DATA_OUT[39]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \PAR_DATA_OUT[26]_i_1_n_0\,
      Q => din(26)
    );
\PAR_DATA_OUT_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \PAR_DATA_OUT[39]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \PAR_DATA_OUT[27]_i_1_n_0\,
      Q => din(27)
    );
\PAR_DATA_OUT_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \PAR_DATA_OUT[39]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \PAR_DATA_OUT[28]_i_1_n_0\,
      Q => din(28)
    );
\PAR_DATA_OUT_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \PAR_DATA_OUT[39]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \PAR_DATA_OUT[29]_i_1_n_0\,
      Q => din(29)
    );
\PAR_DATA_OUT_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \PAR_DATA_OUT[39]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \PAR_DATA_OUT[2]_i_1_n_0\,
      Q => din(2)
    );
\PAR_DATA_OUT_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \PAR_DATA_OUT[39]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \PAR_DATA_OUT[30]_i_1_n_0\,
      Q => din(30)
    );
\PAR_DATA_OUT_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \PAR_DATA_OUT[39]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \PAR_DATA_OUT[31]_i_1_n_0\,
      Q => din(31)
    );
\PAR_DATA_OUT_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \PAR_DATA_OUT[39]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \PAR_DATA_OUT[32]_i_1_n_0\,
      Q => din(32)
    );
\PAR_DATA_OUT_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \PAR_DATA_OUT[39]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \PAR_DATA_OUT[33]_i_1_n_0\,
      Q => din(33)
    );
\PAR_DATA_OUT_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \PAR_DATA_OUT[39]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \PAR_DATA_OUT[34]_i_1_n_0\,
      Q => din(34)
    );
\PAR_DATA_OUT_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \PAR_DATA_OUT[39]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \PAR_DATA_OUT[35]_i_1_n_0\,
      Q => din(35)
    );
\PAR_DATA_OUT_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \PAR_DATA_OUT[39]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \PAR_DATA_OUT[36]_i_1_n_0\,
      Q => din(36)
    );
\PAR_DATA_OUT_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \PAR_DATA_OUT[39]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \PAR_DATA_OUT[37]_i_1_n_0\,
      Q => din(37)
    );
\PAR_DATA_OUT_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \PAR_DATA_OUT[39]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \PAR_DATA_OUT[38]_i_1_n_0\,
      Q => din(38)
    );
\PAR_DATA_OUT_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \PAR_DATA_OUT[39]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \PAR_DATA_OUT[39]_i_2_n_0\,
      Q => din(39)
    );
\PAR_DATA_OUT_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \PAR_DATA_OUT[39]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \PAR_DATA_OUT[3]_i_1_n_0\,
      Q => din(3)
    );
\PAR_DATA_OUT_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \PAR_DATA_OUT[39]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \PAR_DATA_OUT[4]_i_1_n_0\,
      Q => din(4)
    );
\PAR_DATA_OUT_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \PAR_DATA_OUT[39]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \PAR_DATA_OUT[5]_i_1_n_0\,
      Q => din(5)
    );
\PAR_DATA_OUT_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \PAR_DATA_OUT[39]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \PAR_DATA_OUT[6]_i_1_n_0\,
      Q => din(6)
    );
\PAR_DATA_OUT_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \PAR_DATA_OUT[39]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \PAR_DATA_OUT[7]_i_1_n_0\,
      Q => din(7)
    );
\PAR_DATA_OUT_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \PAR_DATA_OUT[39]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \PAR_DATA_OUT[8]_i_1_n_0\,
      Q => din(8)
    );
\PAR_DATA_OUT_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \PAR_DATA_OUT[39]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \PAR_DATA_OUT[9]_i_1_n_0\,
      Q => din(9)
    );
\SYNC_BUS_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => D(0),
      Q => SYNC_BUS(0),
      R => '0'
    );
\SYNC_BUS_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => D(1),
      Q => SYNC_BUS(1),
      R => '0'
    );
\SYNC_BUS_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => D(2),
      Q => SYNC_BUS(2),
      R => '0'
    );
\SYNC_BUS_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => D(3),
      Q => SYNC_BUS(3),
      R => '0'
    );
\SYNC_BUS_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => D(4),
      Q => SYNC_BUS(4),
      R => '0'
    );
\SYNC_BUS_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => D(5),
      Q => SYNC_BUS(5),
      R => '0'
    );
\SYNC_BUS_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => D(6),
      Q => SYNC_BUS(6),
      R => '0'
    );
\SYNC_BUS_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => D(7),
      Q => SYNC_BUS(7),
      R => '0'
    );
\SYNC_BUS_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => D(8),
      Q => SYNC_BUS(8),
      R => '0'
    );
\SYNC_BUS_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \^e\(0),
      D => D(9),
      Q => SYNC_BUS(9),
      R => '0'
    );
VALID_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \index_reg_n_0_[0]\,
      I1 => DATA_BUS_VALID,
      O => VALID0
    );
VALID_r_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => VALID,
      Q => VALID_r
    );
VALID_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => VALID0,
      Q => VALID
    );
\VIDEO_SYNC_OUT_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AR(0),
      D => VIDEO_SYNC_r3_reg_gate_n_0,
      Q => din(40)
    );
\VIDEO_SYNC_r2_reg[0]_srl2_U0_onsemi_vita_cam_v3_1_S00_AXI_inst_onsemi_vita_cam_core_inst_vita_syncchanneldecoder_enpipe_reg_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => vita_clk,
      D => CRC_PAR_DATA_IMGVALID_OUT,
      Q => \VIDEO_SYNC_r2_reg[0]_srl2_U0_onsemi_vita_cam_v3_1_S00_AXI_inst_onsemi_vita_cam_core_inst_vita_syncchanneldecoder_enpipe_reg_c_0_n_0\
    );
\VIDEO_SYNC_r3_reg[0]_U0_onsemi_vita_cam_v3_1_S00_AXI_inst_onsemi_vita_cam_core_inst_vita_syncchanneldecoder_enpipe_reg_c_1\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => '1',
      D => \VIDEO_SYNC_r2_reg[0]_srl2_U0_onsemi_vita_cam_v3_1_S00_AXI_inst_onsemi_vita_cam_core_inst_vita_syncchanneldecoder_enpipe_reg_c_0_n_0\,
      Q => \VIDEO_SYNC_r3_reg[0]_U0_onsemi_vita_cam_v3_1_S00_AXI_inst_onsemi_vita_cam_core_inst_vita_syncchanneldecoder_enpipe_reg_c_1_n_0\,
      R => '0'
    );
VIDEO_SYNC_r3_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \VIDEO_SYNC_r3_reg[0]_U0_onsemi_vita_cam_v3_1_S00_AXI_inst_onsemi_vita_cam_core_inst_vita_syncchanneldecoder_enpipe_reg_c_1_n_0\,
      I1 => enpipe_reg_c_1,
      O => VIDEO_SYNC_r3_reg_gate_n_0
    );
\index[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888F0700"
    )
        port map (
      I0 => \slv_reg30_reg[6]\(3),
      I1 => \slv_reg30_reg[6]\(4),
      I2 => resetindex,
      I3 => DATA_BUS_VALID,
      I4 => \index_reg_n_0_[0]\,
      O => \index[0]_i_1_n_0\
    );
\index_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \index[0]_i_1_n_0\,
      Q => \index_reg_n_0_[0]\
    );
kernel_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA3FAAC0"
    )
        port map (
      I0 => CRC_START_KERNEL,
      I1 => DATA_BUS_VALID,
      I2 => \index_reg_n_0_[0]\,
      I3 => CRC_KERNEL_ODD_EVEN,
      I4 => kernel,
      O => kernel_i_1_n_0
    );
kernel_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => kernel_i_1_n_0,
      Q => kernel
    );
resetindex_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg8_reg[1]\(1),
      O => resetindex_i_1_n_0
    );
resetindex_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => resetindex_i_1_n_0,
      Q => resetindex
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_syncchanneldecoder is
  port (
    enpipe_reg_c_2_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    din : out STD_LOGIC_VECTOR ( 0 to 0 );
    START_KERNEL : out STD_LOGIC;
    FramesCnt : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O288 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    BlackPixelCnt : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O289 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    StartLineCnt : out STD_LOGIC_VECTOR ( 31 downto 0 );
    EndLineCnt : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SYNC_KERNEL_ODD_EVEN : out STD_LOGIC;
    framestart_active_reg : out STD_LOGIC;
    init_reg : out STD_LOGIC;
    WindowsCnt : out STD_LOGIC_VECTOR ( 31 downto 0 );
    BlackLinesCnt : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \framestart_cnt_reg[0]\ : out STD_LOGIC;
    SYNC_PAR_DATA_IMGVALID : out STD_LOGIC;
    SYNC_PAR_DATA_BLACKVALID : out STD_LOGIC;
    validcrc : out STD_LOGIC;
    \PAR_SYNC_int_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \PAR_DATA_int_reg[39]\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    ClocksCnt : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg8_reg[0]\ : in STD_LOGIC;
    PAR_DATAIN : in STD_LOGIC_VECTOR ( 49 downto 0 );
    vita_clk : in STD_LOGIC;
    \slv_reg8_reg[0]_rep__0\ : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \slv_reg8_reg[0]_rep__1\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    framestart_active : in STD_LOGIC;
    \slv_reg8_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg10_reg[25]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \slv_reg13_reg[25]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \slv_reg11_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \slv_reg12_reg[25]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \slv_reg9_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg8_reg[0]_rep\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg8_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_syncchanneldecoder : entity is "syncchanneldecoder";
end design_1_onsemi_vita_cam_0_0_syncchanneldecoder;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_syncchanneldecoder is
  signal BlackDataState_i_1_n_0 : STD_LOGIC;
  signal BlackDataState_reg_n_0 : STD_LOGIC;
  signal \^blacklinescnt\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \BlackLinesCntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr[10]_i_1_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr[11]_i_1_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr[12]_i_1_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr[12]_i_3_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr[12]_i_4_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr[12]_i_5_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr[12]_i_6_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr[13]_i_1_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr[14]_i_1_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr[15]_i_1_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr[16]_i_1_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr[16]_i_3_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr[16]_i_4_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr[16]_i_5_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr[16]_i_6_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr[17]_i_1_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr[18]_i_1_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr[19]_i_1_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr[20]_i_1_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr[20]_i_3_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr[20]_i_4_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr[20]_i_5_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr[20]_i_6_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr[21]_i_1_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr[22]_i_1_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr[23]_i_1_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr[24]_i_1_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr[24]_i_3_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr[24]_i_4_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr[24]_i_5_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr[24]_i_6_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr[25]_i_1_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr[26]_i_1_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr[27]_i_1_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr[28]_i_1_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr[28]_i_3_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr[28]_i_4_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr[28]_i_5_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr[28]_i_6_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr[29]_i_1_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr[30]_i_1_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr[31]_i_1_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr[31]_i_2_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr[31]_i_4_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr[31]_i_5_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr[31]_i_6_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr[3]_i_1_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr[4]_i_1_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr[4]_i_3_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr[4]_i_4_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr[4]_i_5_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr[4]_i_6_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr[5]_i_1_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr[6]_i_1_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr[7]_i_1_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr[8]_i_1_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr[8]_i_3_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr[8]_i_4_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr[8]_i_5_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr[8]_i_6_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr[9]_i_1_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \BlackLinesCntr_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \BlackLinesCntr_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \BlackLinesCntr_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \BlackLinesCntr_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \BlackLinesCntr_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \BlackLinesCntr_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \BlackLinesCntr_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \BlackLinesCntr_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \BlackLinesCntr_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \BlackLinesCntr_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \BlackLinesCntr_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \BlackLinesCntr_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \BlackLinesCntr_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \BlackLinesCntr_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \BlackLinesCntr_reg[31]_i_3_n_2\ : STD_LOGIC;
  signal \BlackLinesCntr_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal \BlackLinesCntr_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \BlackLinesCntr_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \BlackLinesCntr_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \BlackLinesCntr_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \BlackLinesCntr_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \BlackLinesCntr_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \BlackLinesCntr_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \^blackpixelcnt\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \BlackPixelCntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \BlackPixelCntr[0]_i_3_n_0\ : STD_LOGIC;
  signal \BlackPixelCntr[0]_i_4_n_0\ : STD_LOGIC;
  signal \BlackPixelCntr[0]_i_5_n_0\ : STD_LOGIC;
  signal \BlackPixelCntr[0]_i_6_n_0\ : STD_LOGIC;
  signal \BlackPixelCntr[0]_i_7_n_0\ : STD_LOGIC;
  signal \BlackPixelCntr[12]_i_2_n_0\ : STD_LOGIC;
  signal \BlackPixelCntr[12]_i_3_n_0\ : STD_LOGIC;
  signal \BlackPixelCntr[12]_i_4_n_0\ : STD_LOGIC;
  signal \BlackPixelCntr[12]_i_5_n_0\ : STD_LOGIC;
  signal \BlackPixelCntr[16]_i_2_n_0\ : STD_LOGIC;
  signal \BlackPixelCntr[16]_i_3_n_0\ : STD_LOGIC;
  signal \BlackPixelCntr[16]_i_4_n_0\ : STD_LOGIC;
  signal \BlackPixelCntr[16]_i_5_n_0\ : STD_LOGIC;
  signal \BlackPixelCntr[20]_i_2_n_0\ : STD_LOGIC;
  signal \BlackPixelCntr[20]_i_3_n_0\ : STD_LOGIC;
  signal \BlackPixelCntr[20]_i_4_n_0\ : STD_LOGIC;
  signal \BlackPixelCntr[20]_i_5_n_0\ : STD_LOGIC;
  signal \BlackPixelCntr[24]_i_2_n_0\ : STD_LOGIC;
  signal \BlackPixelCntr[24]_i_3_n_0\ : STD_LOGIC;
  signal \BlackPixelCntr[24]_i_4_n_0\ : STD_LOGIC;
  signal \BlackPixelCntr[24]_i_5_n_0\ : STD_LOGIC;
  signal \BlackPixelCntr[28]_i_2_n_0\ : STD_LOGIC;
  signal \BlackPixelCntr[28]_i_3_n_0\ : STD_LOGIC;
  signal \BlackPixelCntr[28]_i_4_n_0\ : STD_LOGIC;
  signal \BlackPixelCntr[28]_i_5_n_0\ : STD_LOGIC;
  signal \BlackPixelCntr[4]_i_2_n_0\ : STD_LOGIC;
  signal \BlackPixelCntr[4]_i_3_n_0\ : STD_LOGIC;
  signal \BlackPixelCntr[4]_i_4_n_0\ : STD_LOGIC;
  signal \BlackPixelCntr[4]_i_5_n_0\ : STD_LOGIC;
  signal \BlackPixelCntr[8]_i_2_n_0\ : STD_LOGIC;
  signal \BlackPixelCntr[8]_i_3_n_0\ : STD_LOGIC;
  signal \BlackPixelCntr[8]_i_4_n_0\ : STD_LOGIC;
  signal \BlackPixelCntr[8]_i_5_n_0\ : STD_LOGIC;
  signal \BlackPixelCntr_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \BlackPixelCntr_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \BlackPixelCntr_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \BlackPixelCntr_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \BlackPixelCntr_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \BlackPixelCntr_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \BlackPixelCntr_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \BlackPixelCntr_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \BlackPixelCntr_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \BlackPixelCntr_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \BlackPixelCntr_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \BlackPixelCntr_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \BlackPixelCntr_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \BlackPixelCntr_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \BlackPixelCntr_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \BlackPixelCntr_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \BlackPixelCntr_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \BlackPixelCntr_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \BlackPixelCntr_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \BlackPixelCntr_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \BlackPixelCntr_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \BlackPixelCntr_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \BlackPixelCntr_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \BlackPixelCntr_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \BlackPixelCntr_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \BlackPixelCntr_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \BlackPixelCntr_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \BlackPixelCntr_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \BlackPixelCntr_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \BlackPixelCntr_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \BlackPixelCntr_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \BlackPixelCntr_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \BlackPixelCntr_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \BlackPixelCntr_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \BlackPixelCntr_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \BlackPixelCntr_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \BlackPixelCntr_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \BlackPixelCntr_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \BlackPixelCntr_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \BlackPixelCntr_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \BlackPixelCntr_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \BlackPixelCntr_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \BlackPixelCntr_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \BlackPixelCntr_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \BlackPixelCntr_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \BlackPixelCntr_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \BlackPixelCntr_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \BlackPixelCntr_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \BlackPixelCntr_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \BlackPixelCntr_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \BlackPixelCntr_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \BlackPixelCntr_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \BlackPixelCntr_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \BlackPixelCntr_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \BlackPixelCntr_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \BlackPixelCntr_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \BlackPixelCntr_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \BlackPixelCntr_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \BlackPixelCntr_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \BlackPixelCntr_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \BlackPixelCntr_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \BlackPixelCntr_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \BlackPixelCntr_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \ClocksCntr[0]_i_2_n_0\ : STD_LOGIC;
  signal \ClocksCntr[0]_i_3_n_0\ : STD_LOGIC;
  signal \ClocksCntr[0]_i_4_n_0\ : STD_LOGIC;
  signal \ClocksCntr[0]_i_5_n_0\ : STD_LOGIC;
  signal \ClocksCntr[0]_i_6_n_0\ : STD_LOGIC;
  signal \ClocksCntr[12]_i_2_n_0\ : STD_LOGIC;
  signal \ClocksCntr[12]_i_3_n_0\ : STD_LOGIC;
  signal \ClocksCntr[12]_i_4_n_0\ : STD_LOGIC;
  signal \ClocksCntr[12]_i_5_n_0\ : STD_LOGIC;
  signal \ClocksCntr[16]_i_2_n_0\ : STD_LOGIC;
  signal \ClocksCntr[16]_i_3_n_0\ : STD_LOGIC;
  signal \ClocksCntr[16]_i_4_n_0\ : STD_LOGIC;
  signal \ClocksCntr[16]_i_5_n_0\ : STD_LOGIC;
  signal \ClocksCntr[20]_i_2_n_0\ : STD_LOGIC;
  signal \ClocksCntr[20]_i_3_n_0\ : STD_LOGIC;
  signal \ClocksCntr[20]_i_4_n_0\ : STD_LOGIC;
  signal \ClocksCntr[20]_i_5_n_0\ : STD_LOGIC;
  signal \ClocksCntr[24]_i_2_n_0\ : STD_LOGIC;
  signal \ClocksCntr[24]_i_3_n_0\ : STD_LOGIC;
  signal \ClocksCntr[24]_i_4_n_0\ : STD_LOGIC;
  signal \ClocksCntr[24]_i_5_n_0\ : STD_LOGIC;
  signal \ClocksCntr[28]_i_2_n_0\ : STD_LOGIC;
  signal \ClocksCntr[28]_i_3_n_0\ : STD_LOGIC;
  signal \ClocksCntr[28]_i_4_n_0\ : STD_LOGIC;
  signal \ClocksCntr[28]_i_5_n_0\ : STD_LOGIC;
  signal \ClocksCntr[4]_i_2_n_0\ : STD_LOGIC;
  signal \ClocksCntr[4]_i_3_n_0\ : STD_LOGIC;
  signal \ClocksCntr[4]_i_4_n_0\ : STD_LOGIC;
  signal \ClocksCntr[4]_i_5_n_0\ : STD_LOGIC;
  signal \ClocksCntr[8]_i_2_n_0\ : STD_LOGIC;
  signal \ClocksCntr[8]_i_3_n_0\ : STD_LOGIC;
  signal \ClocksCntr[8]_i_4_n_0\ : STD_LOGIC;
  signal \ClocksCntr[8]_i_5_n_0\ : STD_LOGIC;
  signal ClocksCntr_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ClocksCntr_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \ClocksCntr_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \ClocksCntr_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \ClocksCntr_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \ClocksCntr_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \ClocksCntr_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \ClocksCntr_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \ClocksCntr_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \ClocksCntr_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \ClocksCntr_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \ClocksCntr_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \ClocksCntr_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \ClocksCntr_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \ClocksCntr_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \ClocksCntr_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \ClocksCntr_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \ClocksCntr_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \ClocksCntr_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \ClocksCntr_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \ClocksCntr_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \ClocksCntr_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \ClocksCntr_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \ClocksCntr_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \ClocksCntr_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \ClocksCntr_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \ClocksCntr_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \ClocksCntr_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \ClocksCntr_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \ClocksCntr_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \ClocksCntr_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \ClocksCntr_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \ClocksCntr_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \ClocksCntr_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \ClocksCntr_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \ClocksCntr_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \ClocksCntr_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \ClocksCntr_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \ClocksCntr_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \ClocksCntr_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \ClocksCntr_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \ClocksCntr_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \ClocksCntr_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \ClocksCntr_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \ClocksCntr_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \ClocksCntr_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \ClocksCntr_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \ClocksCntr_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \ClocksCntr_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \ClocksCntr_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \ClocksCntr_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \ClocksCntr_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \ClocksCntr_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \ClocksCntr_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \ClocksCntr_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \ClocksCntr_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \ClocksCntr_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \ClocksCntr_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \ClocksCntr_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \ClocksCntr_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \ClocksCntr_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \ClocksCntr_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \ClocksCntr_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \ClocksCntr_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \DataDelayPipe_reg[3]_10\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal DecoderEnablerState : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \DecoderEnablerState[0]_i_1_n_0\ : STD_LOGIC;
  signal \DecoderEnablerState[1]_i_1_n_0\ : STD_LOGIC;
  signal \DecoderEnablerState[1]_i_2_n_0\ : STD_LOGIC;
  signal \^endlinecnt\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \EndLineCntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \EndLineCntr[0]_i_3_n_0\ : STD_LOGIC;
  signal \EndLineCntr[0]_i_4_n_0\ : STD_LOGIC;
  signal \EndLineCntr[0]_i_5_n_0\ : STD_LOGIC;
  signal \EndLineCntr[0]_i_6_n_0\ : STD_LOGIC;
  signal \EndLineCntr[0]_i_7_n_0\ : STD_LOGIC;
  signal \EndLineCntr[12]_i_2_n_0\ : STD_LOGIC;
  signal \EndLineCntr[12]_i_3_n_0\ : STD_LOGIC;
  signal \EndLineCntr[12]_i_4_n_0\ : STD_LOGIC;
  signal \EndLineCntr[12]_i_5_n_0\ : STD_LOGIC;
  signal \EndLineCntr[16]_i_2_n_0\ : STD_LOGIC;
  signal \EndLineCntr[16]_i_3_n_0\ : STD_LOGIC;
  signal \EndLineCntr[16]_i_4_n_0\ : STD_LOGIC;
  signal \EndLineCntr[16]_i_5_n_0\ : STD_LOGIC;
  signal \EndLineCntr[20]_i_2_n_0\ : STD_LOGIC;
  signal \EndLineCntr[20]_i_3_n_0\ : STD_LOGIC;
  signal \EndLineCntr[20]_i_4_n_0\ : STD_LOGIC;
  signal \EndLineCntr[20]_i_5_n_0\ : STD_LOGIC;
  signal \EndLineCntr[24]_i_2_n_0\ : STD_LOGIC;
  signal \EndLineCntr[24]_i_3_n_0\ : STD_LOGIC;
  signal \EndLineCntr[24]_i_4_n_0\ : STD_LOGIC;
  signal \EndLineCntr[24]_i_5_n_0\ : STD_LOGIC;
  signal \EndLineCntr[28]_i_2_n_0\ : STD_LOGIC;
  signal \EndLineCntr[28]_i_3_n_0\ : STD_LOGIC;
  signal \EndLineCntr[28]_i_4_n_0\ : STD_LOGIC;
  signal \EndLineCntr[28]_i_5_n_0\ : STD_LOGIC;
  signal \EndLineCntr[4]_i_2_n_0\ : STD_LOGIC;
  signal \EndLineCntr[4]_i_3_n_0\ : STD_LOGIC;
  signal \EndLineCntr[4]_i_4_n_0\ : STD_LOGIC;
  signal \EndLineCntr[4]_i_5_n_0\ : STD_LOGIC;
  signal \EndLineCntr[8]_i_2_n_0\ : STD_LOGIC;
  signal \EndLineCntr[8]_i_3_n_0\ : STD_LOGIC;
  signal \EndLineCntr[8]_i_4_n_0\ : STD_LOGIC;
  signal \EndLineCntr[8]_i_5_n_0\ : STD_LOGIC;
  signal \EndLineCntr_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \EndLineCntr_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \EndLineCntr_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \EndLineCntr_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \EndLineCntr_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \EndLineCntr_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \EndLineCntr_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \EndLineCntr_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \EndLineCntr_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \EndLineCntr_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \EndLineCntr_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \EndLineCntr_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \EndLineCntr_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \EndLineCntr_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \EndLineCntr_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \EndLineCntr_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \EndLineCntr_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \EndLineCntr_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \EndLineCntr_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \EndLineCntr_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \EndLineCntr_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \EndLineCntr_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \EndLineCntr_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \EndLineCntr_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \EndLineCntr_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \EndLineCntr_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \EndLineCntr_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \EndLineCntr_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \EndLineCntr_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \EndLineCntr_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \EndLineCntr_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \EndLineCntr_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \EndLineCntr_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \EndLineCntr_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \EndLineCntr_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \EndLineCntr_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \EndLineCntr_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \EndLineCntr_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \EndLineCntr_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \EndLineCntr_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \EndLineCntr_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \EndLineCntr_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \EndLineCntr_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \EndLineCntr_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \EndLineCntr_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \EndLineCntr_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \EndLineCntr_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \EndLineCntr_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \EndLineCntr_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \EndLineCntr_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \EndLineCntr_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \EndLineCntr_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \EndLineCntr_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \EndLineCntr_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \EndLineCntr_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \EndLineCntr_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \EndLineCntr_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \EndLineCntr_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \EndLineCntr_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \EndLineCntr_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \EndLineCntr_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \EndLineCntr_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \EndLineCntr_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \^framescnt\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \FramesCntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \FramesCntr[0]_i_3_n_0\ : STD_LOGIC;
  signal \FramesCntr[0]_i_4_n_0\ : STD_LOGIC;
  signal \FramesCntr[0]_i_5_n_0\ : STD_LOGIC;
  signal \FramesCntr[0]_i_6_n_0\ : STD_LOGIC;
  signal \FramesCntr[0]_i_7_n_0\ : STD_LOGIC;
  signal \FramesCntr[12]_i_2_n_0\ : STD_LOGIC;
  signal \FramesCntr[12]_i_3_n_0\ : STD_LOGIC;
  signal \FramesCntr[12]_i_4_n_0\ : STD_LOGIC;
  signal \FramesCntr[12]_i_5_n_0\ : STD_LOGIC;
  signal \FramesCntr[16]_i_2_n_0\ : STD_LOGIC;
  signal \FramesCntr[16]_i_3_n_0\ : STD_LOGIC;
  signal \FramesCntr[16]_i_4_n_0\ : STD_LOGIC;
  signal \FramesCntr[16]_i_5_n_0\ : STD_LOGIC;
  signal \FramesCntr[20]_i_2_n_0\ : STD_LOGIC;
  signal \FramesCntr[20]_i_3_n_0\ : STD_LOGIC;
  signal \FramesCntr[20]_i_4_n_0\ : STD_LOGIC;
  signal \FramesCntr[20]_i_5_n_0\ : STD_LOGIC;
  signal \FramesCntr[24]_i_2_n_0\ : STD_LOGIC;
  signal \FramesCntr[24]_i_3_n_0\ : STD_LOGIC;
  signal \FramesCntr[24]_i_4_n_0\ : STD_LOGIC;
  signal \FramesCntr[24]_i_5_n_0\ : STD_LOGIC;
  signal \FramesCntr[28]_i_2_n_0\ : STD_LOGIC;
  signal \FramesCntr[28]_i_3_n_0\ : STD_LOGIC;
  signal \FramesCntr[28]_i_4_n_0\ : STD_LOGIC;
  signal \FramesCntr[28]_i_5_n_0\ : STD_LOGIC;
  signal \FramesCntr[4]_i_2_n_0\ : STD_LOGIC;
  signal \FramesCntr[4]_i_3_n_0\ : STD_LOGIC;
  signal \FramesCntr[4]_i_4_n_0\ : STD_LOGIC;
  signal \FramesCntr[4]_i_5_n_0\ : STD_LOGIC;
  signal \FramesCntr[8]_i_2_n_0\ : STD_LOGIC;
  signal \FramesCntr[8]_i_3_n_0\ : STD_LOGIC;
  signal \FramesCntr[8]_i_4_n_0\ : STD_LOGIC;
  signal \FramesCntr[8]_i_5_n_0\ : STD_LOGIC;
  signal \FramesCntr_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \FramesCntr_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \FramesCntr_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \FramesCntr_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \FramesCntr_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \FramesCntr_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \FramesCntr_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \FramesCntr_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \FramesCntr_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \FramesCntr_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \FramesCntr_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \FramesCntr_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \FramesCntr_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \FramesCntr_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \FramesCntr_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \FramesCntr_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \FramesCntr_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \FramesCntr_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \FramesCntr_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \FramesCntr_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \FramesCntr_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \FramesCntr_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \FramesCntr_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \FramesCntr_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \FramesCntr_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \FramesCntr_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \FramesCntr_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \FramesCntr_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \FramesCntr_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \FramesCntr_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \FramesCntr_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \FramesCntr_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \FramesCntr_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \FramesCntr_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \FramesCntr_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \FramesCntr_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \FramesCntr_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \FramesCntr_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \FramesCntr_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \FramesCntr_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \FramesCntr_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \FramesCntr_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \FramesCntr_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \FramesCntr_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \FramesCntr_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \FramesCntr_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \FramesCntr_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \FramesCntr_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \FramesCntr_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \FramesCntr_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \FramesCntr_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \FramesCntr_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \FramesCntr_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \FramesCntr_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \FramesCntr_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \FramesCntr_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \FramesCntr_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \FramesCntr_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \FramesCntr_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \FramesCntr_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \FramesCntr_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \FramesCntr_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \FramesCntr_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal ImgDataState_i_1_n_0 : STD_LOGIC;
  signal ImgDataState_reg_n_0 : STD_LOGIC;
  signal \ImgLinesCntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \ImgLinesCntr[0]_i_3_n_0\ : STD_LOGIC;
  signal \ImgLinesCntr[0]_i_4_n_0\ : STD_LOGIC;
  signal \ImgLinesCntr[0]_i_5_n_0\ : STD_LOGIC;
  signal \ImgLinesCntr[0]_i_6_n_0\ : STD_LOGIC;
  signal \ImgLinesCntr[0]_i_7_n_0\ : STD_LOGIC;
  signal \ImgLinesCntr[12]_i_2_n_0\ : STD_LOGIC;
  signal \ImgLinesCntr[12]_i_3_n_0\ : STD_LOGIC;
  signal \ImgLinesCntr[12]_i_4_n_0\ : STD_LOGIC;
  signal \ImgLinesCntr[12]_i_5_n_0\ : STD_LOGIC;
  signal \ImgLinesCntr[16]_i_2_n_0\ : STD_LOGIC;
  signal \ImgLinesCntr[16]_i_3_n_0\ : STD_LOGIC;
  signal \ImgLinesCntr[16]_i_4_n_0\ : STD_LOGIC;
  signal \ImgLinesCntr[16]_i_5_n_0\ : STD_LOGIC;
  signal \ImgLinesCntr[20]_i_2_n_0\ : STD_LOGIC;
  signal \ImgLinesCntr[20]_i_3_n_0\ : STD_LOGIC;
  signal \ImgLinesCntr[20]_i_4_n_0\ : STD_LOGIC;
  signal \ImgLinesCntr[20]_i_5_n_0\ : STD_LOGIC;
  signal \ImgLinesCntr[24]_i_2_n_0\ : STD_LOGIC;
  signal \ImgLinesCntr[24]_i_3_n_0\ : STD_LOGIC;
  signal \ImgLinesCntr[24]_i_4_n_0\ : STD_LOGIC;
  signal \ImgLinesCntr[24]_i_5_n_0\ : STD_LOGIC;
  signal \ImgLinesCntr[28]_i_2_n_0\ : STD_LOGIC;
  signal \ImgLinesCntr[28]_i_3_n_0\ : STD_LOGIC;
  signal \ImgLinesCntr[28]_i_4_n_0\ : STD_LOGIC;
  signal \ImgLinesCntr[28]_i_5_n_0\ : STD_LOGIC;
  signal \ImgLinesCntr[4]_i_2_n_0\ : STD_LOGIC;
  signal \ImgLinesCntr[4]_i_3_n_0\ : STD_LOGIC;
  signal \ImgLinesCntr[4]_i_4_n_0\ : STD_LOGIC;
  signal \ImgLinesCntr[4]_i_5_n_0\ : STD_LOGIC;
  signal \ImgLinesCntr[8]_i_2_n_0\ : STD_LOGIC;
  signal \ImgLinesCntr[8]_i_3_n_0\ : STD_LOGIC;
  signal \ImgLinesCntr[8]_i_4_n_0\ : STD_LOGIC;
  signal \ImgLinesCntr[8]_i_5_n_0\ : STD_LOGIC;
  signal \ImgLinesCntr_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \ImgLinesCntr_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \ImgLinesCntr_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \ImgLinesCntr_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \ImgLinesCntr_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \ImgLinesCntr_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \ImgLinesCntr_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \ImgLinesCntr_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \ImgLinesCntr_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \ImgLinesCntr_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \ImgLinesCntr_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \ImgLinesCntr_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \ImgLinesCntr_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \ImgLinesCntr_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \ImgLinesCntr_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \ImgLinesCntr_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \ImgLinesCntr_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \ImgLinesCntr_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \ImgLinesCntr_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \ImgLinesCntr_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \ImgLinesCntr_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \ImgLinesCntr_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \ImgLinesCntr_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \ImgLinesCntr_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \ImgLinesCntr_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \ImgLinesCntr_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \ImgLinesCntr_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \ImgLinesCntr_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \ImgLinesCntr_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \ImgLinesCntr_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \ImgLinesCntr_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \ImgLinesCntr_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \ImgLinesCntr_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \ImgLinesCntr_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \ImgLinesCntr_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \ImgLinesCntr_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \ImgLinesCntr_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \ImgLinesCntr_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \ImgLinesCntr_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \ImgLinesCntr_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \ImgLinesCntr_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \ImgLinesCntr_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \ImgLinesCntr_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \ImgLinesCntr_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \ImgLinesCntr_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \ImgLinesCntr_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \ImgLinesCntr_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \ImgLinesCntr_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \ImgLinesCntr_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \ImgLinesCntr_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \ImgLinesCntr_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \ImgLinesCntr_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \ImgLinesCntr_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \ImgLinesCntr_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \ImgLinesCntr_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \ImgLinesCntr_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \ImgLinesCntr_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \ImgLinesCntr_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \ImgLinesCntr_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \ImgLinesCntr_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \ImgLinesCntr_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \ImgLinesCntr_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \ImgLinesCntr_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \ImgPixelCntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \ImgPixelCntr[0]_i_3_n_0\ : STD_LOGIC;
  signal \ImgPixelCntr[0]_i_4_n_0\ : STD_LOGIC;
  signal \ImgPixelCntr[0]_i_5_n_0\ : STD_LOGIC;
  signal \ImgPixelCntr[0]_i_6_n_0\ : STD_LOGIC;
  signal \ImgPixelCntr[0]_i_7_n_0\ : STD_LOGIC;
  signal \ImgPixelCntr[12]_i_2_n_0\ : STD_LOGIC;
  signal \ImgPixelCntr[12]_i_3_n_0\ : STD_LOGIC;
  signal \ImgPixelCntr[12]_i_4_n_0\ : STD_LOGIC;
  signal \ImgPixelCntr[12]_i_5_n_0\ : STD_LOGIC;
  signal \ImgPixelCntr[16]_i_2_n_0\ : STD_LOGIC;
  signal \ImgPixelCntr[16]_i_3_n_0\ : STD_LOGIC;
  signal \ImgPixelCntr[16]_i_4_n_0\ : STD_LOGIC;
  signal \ImgPixelCntr[16]_i_5_n_0\ : STD_LOGIC;
  signal \ImgPixelCntr[20]_i_2_n_0\ : STD_LOGIC;
  signal \ImgPixelCntr[20]_i_3_n_0\ : STD_LOGIC;
  signal \ImgPixelCntr[20]_i_4_n_0\ : STD_LOGIC;
  signal \ImgPixelCntr[20]_i_5_n_0\ : STD_LOGIC;
  signal \ImgPixelCntr[24]_i_2_n_0\ : STD_LOGIC;
  signal \ImgPixelCntr[24]_i_3_n_0\ : STD_LOGIC;
  signal \ImgPixelCntr[24]_i_4_n_0\ : STD_LOGIC;
  signal \ImgPixelCntr[24]_i_5_n_0\ : STD_LOGIC;
  signal \ImgPixelCntr[28]_i_2_n_0\ : STD_LOGIC;
  signal \ImgPixelCntr[28]_i_3_n_0\ : STD_LOGIC;
  signal \ImgPixelCntr[28]_i_4_n_0\ : STD_LOGIC;
  signal \ImgPixelCntr[28]_i_5_n_0\ : STD_LOGIC;
  signal \ImgPixelCntr[4]_i_2_n_0\ : STD_LOGIC;
  signal \ImgPixelCntr[4]_i_3_n_0\ : STD_LOGIC;
  signal \ImgPixelCntr[4]_i_4_n_0\ : STD_LOGIC;
  signal \ImgPixelCntr[4]_i_5_n_0\ : STD_LOGIC;
  signal \ImgPixelCntr[8]_i_2_n_0\ : STD_LOGIC;
  signal \ImgPixelCntr[8]_i_3_n_0\ : STD_LOGIC;
  signal \ImgPixelCntr[8]_i_4_n_0\ : STD_LOGIC;
  signal \ImgPixelCntr[8]_i_5_n_0\ : STD_LOGIC;
  signal \ImgPixelCntr_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \ImgPixelCntr_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \ImgPixelCntr_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \ImgPixelCntr_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \ImgPixelCntr_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \ImgPixelCntr_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \ImgPixelCntr_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \ImgPixelCntr_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \ImgPixelCntr_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \ImgPixelCntr_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \ImgPixelCntr_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \ImgPixelCntr_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \ImgPixelCntr_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \ImgPixelCntr_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \ImgPixelCntr_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \ImgPixelCntr_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \ImgPixelCntr_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \ImgPixelCntr_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \ImgPixelCntr_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \ImgPixelCntr_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \ImgPixelCntr_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \ImgPixelCntr_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \ImgPixelCntr_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \ImgPixelCntr_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \ImgPixelCntr_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \ImgPixelCntr_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \ImgPixelCntr_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \ImgPixelCntr_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \ImgPixelCntr_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \ImgPixelCntr_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \ImgPixelCntr_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \ImgPixelCntr_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \ImgPixelCntr_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \ImgPixelCntr_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \ImgPixelCntr_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \ImgPixelCntr_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \ImgPixelCntr_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \ImgPixelCntr_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \ImgPixelCntr_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \ImgPixelCntr_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \ImgPixelCntr_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \ImgPixelCntr_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \ImgPixelCntr_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \ImgPixelCntr_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \ImgPixelCntr_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \ImgPixelCntr_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \ImgPixelCntr_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \ImgPixelCntr_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \ImgPixelCntr_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \ImgPixelCntr_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \ImgPixelCntr_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \ImgPixelCntr_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \ImgPixelCntr_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \ImgPixelCntr_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \ImgPixelCntr_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \ImgPixelCntr_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \ImgPixelCntr_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \ImgPixelCntr_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \ImgPixelCntr_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \ImgPixelCntr_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \ImgPixelCntr_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \ImgPixelCntr_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \ImgPixelCntr_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal KERNEL_ODD_EVEN_i_10_n_0 : STD_LOGIC;
  signal KERNEL_ODD_EVEN_i_11_n_0 : STD_LOGIC;
  signal KERNEL_ODD_EVEN_i_12_n_0 : STD_LOGIC;
  signal KERNEL_ODD_EVEN_i_13_n_0 : STD_LOGIC;
  signal KERNEL_ODD_EVEN_i_14_n_0 : STD_LOGIC;
  signal KERNEL_ODD_EVEN_i_15_n_0 : STD_LOGIC;
  signal KERNEL_ODD_EVEN_i_1_n_0 : STD_LOGIC;
  signal KERNEL_ODD_EVEN_i_8_n_0 : STD_LOGIC;
  signal KERNEL_ODD_EVEN_i_9_n_0 : STD_LOGIC;
  signal KERNEL_ODD_EVEN_reg_i_2_n_0 : STD_LOGIC;
  signal KERNEL_ODD_EVEN_reg_i_3_n_0 : STD_LOGIC;
  signal KERNEL_ODD_EVEN_reg_i_4_n_0 : STD_LOGIC;
  signal KERNEL_ODD_EVEN_reg_i_5_n_0 : STD_LOGIC;
  signal KERNEL_ODD_EVEN_reg_i_6_n_0 : STD_LOGIC;
  signal KERNEL_ODD_EVEN_reg_i_7_n_0 : STD_LOGIC;
  signal \^o288\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^o289\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal PAR_DATA_FRAME0 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sync_kernel_odd_even\ : STD_LOGIC;
  signal \^startlinecnt\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \StartLineCntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \StartLineCntr[0]_i_3_n_0\ : STD_LOGIC;
  signal \StartLineCntr[0]_i_4_n_0\ : STD_LOGIC;
  signal \StartLineCntr[0]_i_5_n_0\ : STD_LOGIC;
  signal \StartLineCntr[0]_i_6_n_0\ : STD_LOGIC;
  signal \StartLineCntr[0]_i_7_n_0\ : STD_LOGIC;
  signal \StartLineCntr[12]_i_2_n_0\ : STD_LOGIC;
  signal \StartLineCntr[12]_i_3_n_0\ : STD_LOGIC;
  signal \StartLineCntr[12]_i_4_n_0\ : STD_LOGIC;
  signal \StartLineCntr[12]_i_5_n_0\ : STD_LOGIC;
  signal \StartLineCntr[16]_i_2_n_0\ : STD_LOGIC;
  signal \StartLineCntr[16]_i_3_n_0\ : STD_LOGIC;
  signal \StartLineCntr[16]_i_4_n_0\ : STD_LOGIC;
  signal \StartLineCntr[16]_i_5_n_0\ : STD_LOGIC;
  signal \StartLineCntr[20]_i_2_n_0\ : STD_LOGIC;
  signal \StartLineCntr[20]_i_3_n_0\ : STD_LOGIC;
  signal \StartLineCntr[20]_i_4_n_0\ : STD_LOGIC;
  signal \StartLineCntr[20]_i_5_n_0\ : STD_LOGIC;
  signal \StartLineCntr[24]_i_2_n_0\ : STD_LOGIC;
  signal \StartLineCntr[24]_i_3_n_0\ : STD_LOGIC;
  signal \StartLineCntr[24]_i_4_n_0\ : STD_LOGIC;
  signal \StartLineCntr[24]_i_5_n_0\ : STD_LOGIC;
  signal \StartLineCntr[28]_i_2_n_0\ : STD_LOGIC;
  signal \StartLineCntr[28]_i_3_n_0\ : STD_LOGIC;
  signal \StartLineCntr[28]_i_4_n_0\ : STD_LOGIC;
  signal \StartLineCntr[28]_i_5_n_0\ : STD_LOGIC;
  signal \StartLineCntr[4]_i_2_n_0\ : STD_LOGIC;
  signal \StartLineCntr[4]_i_3_n_0\ : STD_LOGIC;
  signal \StartLineCntr[4]_i_4_n_0\ : STD_LOGIC;
  signal \StartLineCntr[4]_i_5_n_0\ : STD_LOGIC;
  signal \StartLineCntr[8]_i_2_n_0\ : STD_LOGIC;
  signal \StartLineCntr[8]_i_3_n_0\ : STD_LOGIC;
  signal \StartLineCntr[8]_i_4_n_0\ : STD_LOGIC;
  signal \StartLineCntr[8]_i_5_n_0\ : STD_LOGIC;
  signal \StartLineCntr_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \StartLineCntr_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \StartLineCntr_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \StartLineCntr_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \StartLineCntr_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \StartLineCntr_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \StartLineCntr_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \StartLineCntr_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \StartLineCntr_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \StartLineCntr_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \StartLineCntr_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \StartLineCntr_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \StartLineCntr_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \StartLineCntr_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \StartLineCntr_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \StartLineCntr_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \StartLineCntr_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \StartLineCntr_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \StartLineCntr_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \StartLineCntr_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \StartLineCntr_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \StartLineCntr_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \StartLineCntr_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \StartLineCntr_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \StartLineCntr_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \StartLineCntr_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \StartLineCntr_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \StartLineCntr_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \StartLineCntr_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \StartLineCntr_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \StartLineCntr_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \StartLineCntr_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \StartLineCntr_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \StartLineCntr_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \StartLineCntr_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \StartLineCntr_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \StartLineCntr_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \StartLineCntr_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \StartLineCntr_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \StartLineCntr_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \StartLineCntr_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \StartLineCntr_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \StartLineCntr_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \StartLineCntr_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \StartLineCntr_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \StartLineCntr_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \StartLineCntr_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \StartLineCntr_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \StartLineCntr_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \StartLineCntr_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \StartLineCntr_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \StartLineCntr_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \StartLineCntr_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \StartLineCntr_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \StartLineCntr_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \StartLineCntr_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \StartLineCntr_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \StartLineCntr_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \StartLineCntr_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \StartLineCntr_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \StartLineCntr_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \StartLineCntr_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \StartLineCntr_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \SyncDelayPipe_reg[0]_21\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \SyncDelayPipe_reg[2]_22\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \SyncDelayPipe_reg[3]_23\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \SyncDelayPipe_reg[4]_24\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \SyncDelayPipe_reg[5]_25\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \SyncDelayPipe_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \SyncDelayPipe_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \SyncDelayPipe_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \SyncDelayPipe_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \SyncDelayPipe_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \SyncDelayPipe_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \SyncDelayPipe_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \SyncDelayPipe_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \SyncDelayPipe_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \SyncDelayPipe_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \^windowscnt\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \WindowsCntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \WindowsCntr[10]_i_1_n_0\ : STD_LOGIC;
  signal \WindowsCntr[11]_i_1_n_0\ : STD_LOGIC;
  signal \WindowsCntr[12]_i_1_n_0\ : STD_LOGIC;
  signal \WindowsCntr[12]_i_3_n_0\ : STD_LOGIC;
  signal \WindowsCntr[12]_i_4_n_0\ : STD_LOGIC;
  signal \WindowsCntr[12]_i_5_n_0\ : STD_LOGIC;
  signal \WindowsCntr[12]_i_6_n_0\ : STD_LOGIC;
  signal \WindowsCntr[13]_i_1_n_0\ : STD_LOGIC;
  signal \WindowsCntr[14]_i_1_n_0\ : STD_LOGIC;
  signal \WindowsCntr[15]_i_1_n_0\ : STD_LOGIC;
  signal \WindowsCntr[16]_i_1_n_0\ : STD_LOGIC;
  signal \WindowsCntr[16]_i_3_n_0\ : STD_LOGIC;
  signal \WindowsCntr[16]_i_4_n_0\ : STD_LOGIC;
  signal \WindowsCntr[16]_i_5_n_0\ : STD_LOGIC;
  signal \WindowsCntr[16]_i_6_n_0\ : STD_LOGIC;
  signal \WindowsCntr[17]_i_1_n_0\ : STD_LOGIC;
  signal \WindowsCntr[18]_i_1_n_0\ : STD_LOGIC;
  signal \WindowsCntr[19]_i_1_n_0\ : STD_LOGIC;
  signal \WindowsCntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \WindowsCntr[20]_i_1_n_0\ : STD_LOGIC;
  signal \WindowsCntr[20]_i_3_n_0\ : STD_LOGIC;
  signal \WindowsCntr[20]_i_4_n_0\ : STD_LOGIC;
  signal \WindowsCntr[20]_i_5_n_0\ : STD_LOGIC;
  signal \WindowsCntr[20]_i_6_n_0\ : STD_LOGIC;
  signal \WindowsCntr[21]_i_1_n_0\ : STD_LOGIC;
  signal \WindowsCntr[22]_i_1_n_0\ : STD_LOGIC;
  signal \WindowsCntr[23]_i_1_n_0\ : STD_LOGIC;
  signal \WindowsCntr[24]_i_1_n_0\ : STD_LOGIC;
  signal \WindowsCntr[24]_i_3_n_0\ : STD_LOGIC;
  signal \WindowsCntr[24]_i_4_n_0\ : STD_LOGIC;
  signal \WindowsCntr[24]_i_5_n_0\ : STD_LOGIC;
  signal \WindowsCntr[24]_i_6_n_0\ : STD_LOGIC;
  signal \WindowsCntr[25]_i_1_n_0\ : STD_LOGIC;
  signal \WindowsCntr[26]_i_1_n_0\ : STD_LOGIC;
  signal \WindowsCntr[27]_i_1_n_0\ : STD_LOGIC;
  signal \WindowsCntr[28]_i_1_n_0\ : STD_LOGIC;
  signal \WindowsCntr[28]_i_3_n_0\ : STD_LOGIC;
  signal \WindowsCntr[28]_i_4_n_0\ : STD_LOGIC;
  signal \WindowsCntr[28]_i_5_n_0\ : STD_LOGIC;
  signal \WindowsCntr[28]_i_6_n_0\ : STD_LOGIC;
  signal \WindowsCntr[29]_i_1_n_0\ : STD_LOGIC;
  signal \WindowsCntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \WindowsCntr[30]_i_1_n_0\ : STD_LOGIC;
  signal \WindowsCntr[31]_i_1_n_0\ : STD_LOGIC;
  signal \WindowsCntr[31]_i_2_n_0\ : STD_LOGIC;
  signal \WindowsCntr[31]_i_4_n_0\ : STD_LOGIC;
  signal \WindowsCntr[31]_i_5_n_0\ : STD_LOGIC;
  signal \WindowsCntr[31]_i_6_n_0\ : STD_LOGIC;
  signal \WindowsCntr[3]_i_1_n_0\ : STD_LOGIC;
  signal \WindowsCntr[4]_i_1_n_0\ : STD_LOGIC;
  signal \WindowsCntr[4]_i_3_n_0\ : STD_LOGIC;
  signal \WindowsCntr[4]_i_4_n_0\ : STD_LOGIC;
  signal \WindowsCntr[4]_i_5_n_0\ : STD_LOGIC;
  signal \WindowsCntr[4]_i_6_n_0\ : STD_LOGIC;
  signal \WindowsCntr[5]_i_1_n_0\ : STD_LOGIC;
  signal \WindowsCntr[6]_i_1_n_0\ : STD_LOGIC;
  signal \WindowsCntr[7]_i_1_n_0\ : STD_LOGIC;
  signal \WindowsCntr[8]_i_1_n_0\ : STD_LOGIC;
  signal \WindowsCntr[8]_i_3_n_0\ : STD_LOGIC;
  signal \WindowsCntr[8]_i_4_n_0\ : STD_LOGIC;
  signal \WindowsCntr[8]_i_5_n_0\ : STD_LOGIC;
  signal \WindowsCntr[8]_i_6_n_0\ : STD_LOGIC;
  signal \WindowsCntr[9]_i_1_n_0\ : STD_LOGIC;
  signal \WindowsCntr_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \WindowsCntr_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \WindowsCntr_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \WindowsCntr_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \WindowsCntr_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \WindowsCntr_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \WindowsCntr_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \WindowsCntr_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \WindowsCntr_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \WindowsCntr_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \WindowsCntr_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \WindowsCntr_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \WindowsCntr_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \WindowsCntr_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \WindowsCntr_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \WindowsCntr_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \WindowsCntr_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \WindowsCntr_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \WindowsCntr_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \WindowsCntr_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \WindowsCntr_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \WindowsCntr_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \WindowsCntr_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \WindowsCntr_reg[20]_i_2_n_7\ : STD_LOGIC;
  signal \WindowsCntr_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \WindowsCntr_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \WindowsCntr_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \WindowsCntr_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \WindowsCntr_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \WindowsCntr_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \WindowsCntr_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \WindowsCntr_reg[24]_i_2_n_7\ : STD_LOGIC;
  signal \WindowsCntr_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \WindowsCntr_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \WindowsCntr_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \WindowsCntr_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \WindowsCntr_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \WindowsCntr_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \WindowsCntr_reg[28]_i_2_n_6\ : STD_LOGIC;
  signal \WindowsCntr_reg[28]_i_2_n_7\ : STD_LOGIC;
  signal \WindowsCntr_reg[31]_i_3_n_2\ : STD_LOGIC;
  signal \WindowsCntr_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal \WindowsCntr_reg[31]_i_3_n_5\ : STD_LOGIC;
  signal \WindowsCntr_reg[31]_i_3_n_6\ : STD_LOGIC;
  signal \WindowsCntr_reg[31]_i_3_n_7\ : STD_LOGIC;
  signal \WindowsCntr_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \WindowsCntr_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \WindowsCntr_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \WindowsCntr_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \WindowsCntr_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \WindowsCntr_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \WindowsCntr_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \WindowsCntr_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \WindowsCntr_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \WindowsCntr_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \WindowsCntr_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \WindowsCntr_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \WindowsCntr_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \WindowsCntr_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \WindowsCntr_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \WindowsCntr_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal blackdatavalid11_out : STD_LOGIC;
  signal blackdatavalid_reg_n_0 : STD_LOGIC;
  signal blacklinecntstate_i_1_n_0 : STD_LOGIC;
  signal blacklinecntstate_reg_n_0 : STD_LOGIC;
  signal crcvalid : STD_LOGIC;
  signal crcvalid_i_3_n_0 : STD_LOGIC;
  signal crcvalid_i_4_n_0 : STD_LOGIC;
  signal crcvalid_i_5_n_0 : STD_LOGIC;
  signal crcvalid_i_6_n_0 : STD_LOGIC;
  signal crcvalid_reg_i_2_n_0 : STD_LOGIC;
  signal crcvalid_reg_i_2_n_1 : STD_LOGIC;
  signal crcvalid_reg_i_2_n_2 : STD_LOGIC;
  signal crcvalid_reg_i_2_n_3 : STD_LOGIC;
  signal crcvalid_reg_n_0 : STD_LOGIC;
  signal decode : STD_LOGIC;
  signal decode_i_1_n_0 : STD_LOGIC;
  signal decode_i_3_n_0 : STD_LOGIC;
  signal decode_i_4_n_0 : STD_LOGIC;
  signal decode_i_5_n_0 : STD_LOGIC;
  signal decode_i_6_n_0 : STD_LOGIC;
  signal decode_reg_i_2_n_1 : STD_LOGIC;
  signal decode_reg_i_2_n_2 : STD_LOGIC;
  signal decode_reg_i_2_n_3 : STD_LOGIC;
  signal \^din\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal endblackline : STD_LOGIC;
  signal endblackline_i_10_n_0 : STD_LOGIC;
  signal endblackline_i_11_n_0 : STD_LOGIC;
  signal endblackline_i_4_n_0 : STD_LOGIC;
  signal endblackline_i_5_n_0 : STD_LOGIC;
  signal endblackline_i_6_n_0 : STD_LOGIC;
  signal endblackline_i_7_n_0 : STD_LOGIC;
  signal endblackline_i_8_n_0 : STD_LOGIC;
  signal endblackline_i_9_n_0 : STD_LOGIC;
  signal endblackline_reg_i_2_n_0 : STD_LOGIC;
  signal endblackline_reg_i_2_n_1 : STD_LOGIC;
  signal endblackline_reg_i_2_n_2 : STD_LOGIC;
  signal endblackline_reg_i_2_n_3 : STD_LOGIC;
  signal endblackline_reg_i_3_n_0 : STD_LOGIC;
  signal endblackline_reg_i_3_n_1 : STD_LOGIC;
  signal endblackline_reg_i_3_n_2 : STD_LOGIC;
  signal endblackline_reg_i_3_n_3 : STD_LOGIC;
  signal endblackline_reg_n_0 : STD_LOGIC;
  signal endimageline : STD_LOGIC;
  signal endimageline_i_10_n_0 : STD_LOGIC;
  signal endimageline_i_11_n_0 : STD_LOGIC;
  signal endimageline_i_12_n_0 : STD_LOGIC;
  signal endimageline_i_13_n_0 : STD_LOGIC;
  signal endimageline_i_14_n_0 : STD_LOGIC;
  signal endimageline_i_5_n_0 : STD_LOGIC;
  signal endimageline_i_6_n_0 : STD_LOGIC;
  signal endimageline_i_7_n_0 : STD_LOGIC;
  signal endimageline_i_8_n_0 : STD_LOGIC;
  signal endimageline_i_9_n_0 : STD_LOGIC;
  signal endimageline_reg_i_2_n_2 : STD_LOGIC;
  signal endimageline_reg_i_2_n_3 : STD_LOGIC;
  signal endimageline_reg_i_3_n_0 : STD_LOGIC;
  signal endimageline_reg_i_3_n_1 : STD_LOGIC;
  signal endimageline_reg_i_3_n_2 : STD_LOGIC;
  signal endimageline_reg_i_3_n_3 : STD_LOGIC;
  signal endimageline_reg_i_4_n_2 : STD_LOGIC;
  signal endimageline_reg_i_4_n_3 : STD_LOGIC;
  signal endimageline_reg_n_0 : STD_LOGIC;
  signal endline5_out : STD_LOGIC;
  signal endline_reg_n_0 : STD_LOGIC;
  signal \enpipe_reg[13]_srl9_U0_onsemi_vita_cam_v3_1_S00_AXI_inst_onsemi_vita_cam_core_inst_vita_syncchanneldecoder_enpipe_reg_c_7_n_0\ : STD_LOGIC;
  signal \enpipe_reg[14]_U0_onsemi_vita_cam_v3_1_S00_AXI_inst_onsemi_vita_cam_core_inst_vita_syncchanneldecoder_enpipe_reg_c_8_n_0\ : STD_LOGIC;
  signal enpipe_reg_c_0_n_0 : STD_LOGIC;
  signal \^enpipe_reg_c_2_0\ : STD_LOGIC;
  signal enpipe_reg_c_2_n_0 : STD_LOGIC;
  signal enpipe_reg_c_3_n_0 : STD_LOGIC;
  signal enpipe_reg_c_4_n_0 : STD_LOGIC;
  signal enpipe_reg_c_5_n_0 : STD_LOGIC;
  signal enpipe_reg_c_6_n_0 : STD_LOGIC;
  signal enpipe_reg_c_7_n_0 : STD_LOGIC;
  signal enpipe_reg_c_8_n_0 : STD_LOGIC;
  signal enpipe_reg_c_n_0 : STD_LOGIC;
  signal enpipe_reg_gate_n_0 : STD_LOGIC;
  signal \enpipe_reg_n_0_[0]\ : STD_LOGIC;
  signal eqOp : STD_LOGIC;
  signal eqOp0_out : STD_LOGIC;
  signal eqOp1_out : STD_LOGIC;
  signal eqOp2_out : STD_LOGIC;
  signal eqOp3_out : STD_LOGIC;
  signal eqOp5_out : STD_LOGIC;
  signal eqOp6_out : STD_LOGIC;
  signal eqOp7_out : STD_LOGIC;
  signal eqOp8_out : STD_LOGIC;
  signal imgdatavalid15_out : STD_LOGIC;
  signal imgdatavalid_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in36_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_2_out : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal plusOp : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal rst_cntrs : STD_LOGIC;
  signal rst_cntrs_i_1_n_0 : STD_LOGIC;
  signal \rst_cntrs_reg_rep__0_n_0\ : STD_LOGIC;
  signal rst_cntrs_reg_rep_n_0 : STD_LOGIC;
  signal \rst_cntrs_rep_i_1__0_n_0\ : STD_LOGIC;
  signal rst_cntrs_rep_i_1_n_0 : STD_LOGIC;
  signal startblackline : STD_LOGIC;
  signal startblackline_i_10_n_0 : STD_LOGIC;
  signal startblackline_i_11_n_0 : STD_LOGIC;
  signal startblackline_i_4_n_0 : STD_LOGIC;
  signal startblackline_i_5_n_0 : STD_LOGIC;
  signal startblackline_i_6_n_0 : STD_LOGIC;
  signal startblackline_i_7_n_0 : STD_LOGIC;
  signal startblackline_i_8_n_0 : STD_LOGIC;
  signal startblackline_i_9_n_0 : STD_LOGIC;
  signal startblackline_reg_i_2_n_1 : STD_LOGIC;
  signal startblackline_reg_i_2_n_2 : STD_LOGIC;
  signal startblackline_reg_i_2_n_3 : STD_LOGIC;
  signal startblackline_reg_i_3_n_1 : STD_LOGIC;
  signal startblackline_reg_i_3_n_2 : STD_LOGIC;
  signal startblackline_reg_i_3_n_3 : STD_LOGIC;
  signal startblackline_reg_n_0 : STD_LOGIC;
  signal startframe : STD_LOGIC;
  signal startframe_i_3_n_0 : STD_LOGIC;
  signal startframe_i_4_n_0 : STD_LOGIC;
  signal startframe_i_5_n_0 : STD_LOGIC;
  signal startframe_i_6_n_0 : STD_LOGIC;
  signal startframe_i_7_n_0 : STD_LOGIC;
  signal startframe_i_8_n_0 : STD_LOGIC;
  signal startframe_reg_i_2_n_1 : STD_LOGIC;
  signal startframe_reg_i_2_n_2 : STD_LOGIC;
  signal startframe_reg_i_2_n_3 : STD_LOGIC;
  signal startimageline18_out : STD_LOGIC;
  signal startimageline_i_10_n_0 : STD_LOGIC;
  signal startimageline_i_11_n_0 : STD_LOGIC;
  signal startimageline_i_12_n_0 : STD_LOGIC;
  signal startimageline_i_13_n_0 : STD_LOGIC;
  signal startimageline_i_14_n_0 : STD_LOGIC;
  signal startimageline_i_15_n_0 : STD_LOGIC;
  signal startimageline_i_16_n_0 : STD_LOGIC;
  signal startimageline_i_17_n_0 : STD_LOGIC;
  signal startimageline_i_18_n_0 : STD_LOGIC;
  signal startimageline_i_6_n_0 : STD_LOGIC;
  signal startimageline_i_7_n_0 : STD_LOGIC;
  signal startimageline_i_8_n_0 : STD_LOGIC;
  signal startimageline_i_9_n_0 : STD_LOGIC;
  signal startimageline_reg_i_2_n_2 : STD_LOGIC;
  signal startimageline_reg_i_2_n_3 : STD_LOGIC;
  signal startimageline_reg_i_3_n_2 : STD_LOGIC;
  signal startimageline_reg_i_3_n_3 : STD_LOGIC;
  signal startimageline_reg_i_4_n_0 : STD_LOGIC;
  signal startimageline_reg_i_4_n_1 : STD_LOGIC;
  signal startimageline_reg_i_4_n_2 : STD_LOGIC;
  signal startimageline_reg_i_4_n_3 : STD_LOGIC;
  signal startimageline_reg_i_5_n_2 : STD_LOGIC;
  signal startimageline_reg_i_5_n_3 : STD_LOGIC;
  signal startimageline_reg_n_0 : STD_LOGIC;
  signal startline7_out : STD_LOGIC;
  signal startline_reg_n_0 : STD_LOGIC;
  signal startwindow : STD_LOGIC;
  signal startwindow_reg_n_0 : STD_LOGIC;
  signal syncvalid_r : STD_LOGIC;
  signal \windowid_reg_n_0_[0]\ : STD_LOGIC;
  signal \windowid_reg_n_0_[1]\ : STD_LOGIC;
  signal \windowid_reg_n_0_[2]\ : STD_LOGIC;
  signal \windowid_reg_n_0_[3]\ : STD_LOGIC;
  signal \windowid_reg_n_0_[4]\ : STD_LOGIC;
  signal \NLW_BlackLinesCntr_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_BlackLinesCntr_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_BlackPixelCntr_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ClocksCntr_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_EndLineCntr_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_FramesCntr_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ImgLinesCntr_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ImgPixelCntr_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_StartLineCntr_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_WindowsCntr_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_WindowsCntr_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_crcvalid_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_decode_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_endblackline_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_endblackline_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_endimageline_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_endimageline_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_endimageline_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_endimageline_reg_i_4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_endimageline_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_startblackline_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_startblackline_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_startframe_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_startimageline_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_startimageline_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_startimageline_reg_i_3_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_startimageline_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_startimageline_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_startimageline_reg_i_5_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_startimageline_reg_i_5_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \BlackLinesCntr[0]_i_1\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \BlackLinesCntr[10]_i_1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \BlackLinesCntr[11]_i_1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \BlackLinesCntr[12]_i_1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \BlackLinesCntr[13]_i_1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \BlackLinesCntr[14]_i_1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \BlackLinesCntr[15]_i_1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \BlackLinesCntr[16]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \BlackLinesCntr[17]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \BlackLinesCntr[18]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \BlackLinesCntr[19]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \BlackLinesCntr[1]_i_1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \BlackLinesCntr[20]_i_1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \BlackLinesCntr[21]_i_1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \BlackLinesCntr[22]_i_1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \BlackLinesCntr[23]_i_1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \BlackLinesCntr[24]_i_1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \BlackLinesCntr[25]_i_1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \BlackLinesCntr[26]_i_1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \BlackLinesCntr[27]_i_1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \BlackLinesCntr[28]_i_1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \BlackLinesCntr[29]_i_1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \BlackLinesCntr[2]_i_1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \BlackLinesCntr[30]_i_1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \BlackLinesCntr[31]_i_2\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \BlackLinesCntr[3]_i_1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \BlackLinesCntr[4]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \BlackLinesCntr[5]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \BlackLinesCntr[6]_i_1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \BlackLinesCntr[7]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \BlackLinesCntr[8]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \BlackLinesCntr[9]_i_1\ : label is "soft_lutpair414";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \DataDelayPipe_reg[3][0]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \DataDelayPipe_reg[3][0]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][0]_srl4 ";
  attribute srl_bus_name of \DataDelayPipe_reg[3][10]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] ";
  attribute srl_name of \DataDelayPipe_reg[3][10]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][10]_srl4 ";
  attribute srl_bus_name of \DataDelayPipe_reg[3][11]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] ";
  attribute srl_name of \DataDelayPipe_reg[3][11]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][11]_srl4 ";
  attribute srl_bus_name of \DataDelayPipe_reg[3][12]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] ";
  attribute srl_name of \DataDelayPipe_reg[3][12]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][12]_srl4 ";
  attribute srl_bus_name of \DataDelayPipe_reg[3][13]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] ";
  attribute srl_name of \DataDelayPipe_reg[3][13]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][13]_srl4 ";
  attribute srl_bus_name of \DataDelayPipe_reg[3][14]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] ";
  attribute srl_name of \DataDelayPipe_reg[3][14]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][14]_srl4 ";
  attribute srl_bus_name of \DataDelayPipe_reg[3][15]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] ";
  attribute srl_name of \DataDelayPipe_reg[3][15]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][15]_srl4 ";
  attribute srl_bus_name of \DataDelayPipe_reg[3][16]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] ";
  attribute srl_name of \DataDelayPipe_reg[3][16]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][16]_srl4 ";
  attribute srl_bus_name of \DataDelayPipe_reg[3][17]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] ";
  attribute srl_name of \DataDelayPipe_reg[3][17]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][17]_srl4 ";
  attribute srl_bus_name of \DataDelayPipe_reg[3][18]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] ";
  attribute srl_name of \DataDelayPipe_reg[3][18]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][18]_srl4 ";
  attribute srl_bus_name of \DataDelayPipe_reg[3][19]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] ";
  attribute srl_name of \DataDelayPipe_reg[3][19]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][19]_srl4 ";
  attribute srl_bus_name of \DataDelayPipe_reg[3][1]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] ";
  attribute srl_name of \DataDelayPipe_reg[3][1]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][1]_srl4 ";
  attribute srl_bus_name of \DataDelayPipe_reg[3][20]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] ";
  attribute srl_name of \DataDelayPipe_reg[3][20]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][20]_srl4 ";
  attribute srl_bus_name of \DataDelayPipe_reg[3][21]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] ";
  attribute srl_name of \DataDelayPipe_reg[3][21]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][21]_srl4 ";
  attribute srl_bus_name of \DataDelayPipe_reg[3][22]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] ";
  attribute srl_name of \DataDelayPipe_reg[3][22]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][22]_srl4 ";
  attribute srl_bus_name of \DataDelayPipe_reg[3][23]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] ";
  attribute srl_name of \DataDelayPipe_reg[3][23]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][23]_srl4 ";
  attribute srl_bus_name of \DataDelayPipe_reg[3][24]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] ";
  attribute srl_name of \DataDelayPipe_reg[3][24]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][24]_srl4 ";
  attribute srl_bus_name of \DataDelayPipe_reg[3][25]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] ";
  attribute srl_name of \DataDelayPipe_reg[3][25]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][25]_srl4 ";
  attribute srl_bus_name of \DataDelayPipe_reg[3][26]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] ";
  attribute srl_name of \DataDelayPipe_reg[3][26]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][26]_srl4 ";
  attribute srl_bus_name of \DataDelayPipe_reg[3][27]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] ";
  attribute srl_name of \DataDelayPipe_reg[3][27]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][27]_srl4 ";
  attribute srl_bus_name of \DataDelayPipe_reg[3][28]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] ";
  attribute srl_name of \DataDelayPipe_reg[3][28]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][28]_srl4 ";
  attribute srl_bus_name of \DataDelayPipe_reg[3][29]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] ";
  attribute srl_name of \DataDelayPipe_reg[3][29]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][29]_srl4 ";
  attribute srl_bus_name of \DataDelayPipe_reg[3][2]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] ";
  attribute srl_name of \DataDelayPipe_reg[3][2]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][2]_srl4 ";
  attribute srl_bus_name of \DataDelayPipe_reg[3][30]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] ";
  attribute srl_name of \DataDelayPipe_reg[3][30]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][30]_srl4 ";
  attribute srl_bus_name of \DataDelayPipe_reg[3][31]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] ";
  attribute srl_name of \DataDelayPipe_reg[3][31]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][31]_srl4 ";
  attribute srl_bus_name of \DataDelayPipe_reg[3][32]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] ";
  attribute srl_name of \DataDelayPipe_reg[3][32]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][32]_srl4 ";
  attribute srl_bus_name of \DataDelayPipe_reg[3][33]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] ";
  attribute srl_name of \DataDelayPipe_reg[3][33]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][33]_srl4 ";
  attribute srl_bus_name of \DataDelayPipe_reg[3][34]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] ";
  attribute srl_name of \DataDelayPipe_reg[3][34]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][34]_srl4 ";
  attribute srl_bus_name of \DataDelayPipe_reg[3][35]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] ";
  attribute srl_name of \DataDelayPipe_reg[3][35]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][35]_srl4 ";
  attribute srl_bus_name of \DataDelayPipe_reg[3][36]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] ";
  attribute srl_name of \DataDelayPipe_reg[3][36]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][36]_srl4 ";
  attribute srl_bus_name of \DataDelayPipe_reg[3][37]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] ";
  attribute srl_name of \DataDelayPipe_reg[3][37]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][37]_srl4 ";
  attribute srl_bus_name of \DataDelayPipe_reg[3][38]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] ";
  attribute srl_name of \DataDelayPipe_reg[3][38]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][38]_srl4 ";
  attribute srl_bus_name of \DataDelayPipe_reg[3][39]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] ";
  attribute srl_name of \DataDelayPipe_reg[3][39]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][39]_srl4 ";
  attribute srl_bus_name of \DataDelayPipe_reg[3][3]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] ";
  attribute srl_name of \DataDelayPipe_reg[3][3]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][3]_srl4 ";
  attribute srl_bus_name of \DataDelayPipe_reg[3][4]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] ";
  attribute srl_name of \DataDelayPipe_reg[3][4]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][4]_srl4 ";
  attribute srl_bus_name of \DataDelayPipe_reg[3][5]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] ";
  attribute srl_name of \DataDelayPipe_reg[3][5]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][5]_srl4 ";
  attribute srl_bus_name of \DataDelayPipe_reg[3][6]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] ";
  attribute srl_name of \DataDelayPipe_reg[3][6]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][6]_srl4 ";
  attribute srl_bus_name of \DataDelayPipe_reg[3][7]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] ";
  attribute srl_name of \DataDelayPipe_reg[3][7]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][7]_srl4 ";
  attribute srl_bus_name of \DataDelayPipe_reg[3][8]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] ";
  attribute srl_name of \DataDelayPipe_reg[3][8]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][8]_srl4 ";
  attribute srl_bus_name of \DataDelayPipe_reg[3][9]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3] ";
  attribute srl_name of \DataDelayPipe_reg[3][9]_srl4\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][9]_srl4 ";
  attribute SOFT_HLUTNM of PAR_DATA_BLACKVALID_int_i_1 : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of PAR_DATA_CRCVALID_int_i_1 : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of PAR_DATA_IMGVALID_int_i_1 : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \WindowsCntr[0]_i_1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \WindowsCntr[10]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \WindowsCntr[11]_i_1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \WindowsCntr[12]_i_1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \WindowsCntr[13]_i_1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \WindowsCntr[14]_i_1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \WindowsCntr[15]_i_1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \WindowsCntr[16]_i_1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \WindowsCntr[17]_i_1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \WindowsCntr[18]_i_1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \WindowsCntr[19]_i_1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \WindowsCntr[1]_i_1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \WindowsCntr[20]_i_1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \WindowsCntr[21]_i_1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \WindowsCntr[22]_i_1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \WindowsCntr[23]_i_1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \WindowsCntr[24]_i_1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \WindowsCntr[25]_i_1\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \WindowsCntr[26]_i_1\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \WindowsCntr[27]_i_1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \WindowsCntr[28]_i_1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \WindowsCntr[29]_i_1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \WindowsCntr[2]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \WindowsCntr[30]_i_1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \WindowsCntr[31]_i_2\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \WindowsCntr[3]_i_1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \WindowsCntr[4]_i_1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \WindowsCntr[5]_i_1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \WindowsCntr[6]_i_1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \WindowsCntr[7]_i_1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \WindowsCntr[8]_i_1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \WindowsCntr[9]_i_1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of crcvalid_i_1 : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of endblackline_i_1 : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of endimageline_i_1 : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of endline_i_1 : label is "soft_lutpair422";
  attribute srl_bus_name of \enpipe_reg[13]_srl9_U0_onsemi_vita_cam_v3_1_S00_AXI_inst_onsemi_vita_cam_core_inst_vita_syncchanneldecoder_enpipe_reg_c_7\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/enpipe_reg ";
  attribute srl_name of \enpipe_reg[13]_srl9_U0_onsemi_vita_cam_v3_1_S00_AXI_inst_onsemi_vita_cam_core_inst_vita_syncchanneldecoder_enpipe_reg_c_7\ : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/enpipe_reg[13]_srl9_U0_onsemi_vita_cam_v3_1_S00_AXI_inst_onsemi_vita_cam_core_inst_vita_syncchanneldecoder_enpipe_reg_c_7 ";
  attribute SOFT_HLUTNM of framestart_active_i_1 : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \framestart_cnt[0]_i_1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of init_i_1 : label is "soft_lutpair404";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of rst_cntrs_reg : label is "rst_cntrs_reg";
  attribute ORIG_CELL_NAME of rst_cntrs_reg_rep : label is "rst_cntrs_reg";
  attribute ORIG_CELL_NAME of \rst_cntrs_reg_rep__0\ : label is "rst_cntrs_reg";
  attribute SOFT_HLUTNM of startblackline_i_1 : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of startline_i_1 : label is "soft_lutpair405";
begin
  BlackLinesCnt(31 downto 0) <= \^blacklinescnt\(31 downto 0);
  BlackPixelCnt(31 downto 0) <= \^blackpixelcnt\(31 downto 0);
  EndLineCnt(31 downto 0) <= \^endlinecnt\(31 downto 0);
  FramesCnt(31 downto 0) <= \^framescnt\(31 downto 0);
  O288(31 downto 0) <= \^o288\(31 downto 0);
  O289(31 downto 0) <= \^o289\(31 downto 0);
  Q(0) <= \^q\(0);
  SYNC_KERNEL_ODD_EVEN <= \^sync_kernel_odd_even\;
  StartLineCnt(31 downto 0) <= \^startlinecnt\(31 downto 0);
  WindowsCnt(31 downto 0) <= \^windowscnt\(31 downto 0);
  din(0) <= \^din\(0);
  enpipe_reg_c_2_0 <= \^enpipe_reg_c_2_0\;
BlackDataState_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"58F80000"
    )
        port map (
      I0 => syncvalid_r,
      I1 => startblackline_reg_n_0,
      I2 => BlackDataState_reg_n_0,
      I3 => endblackline_reg_n_0,
      I4 => decode,
      O => BlackDataState_i_1_n_0
    );
BlackDataState_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AR(0),
      D => BlackDataState_i_1_n_0,
      Q => BlackDataState_reg_n_0
    );
\BlackLinesCntr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => blacklinecntstate_reg_n_0,
      I1 => \^blacklinescnt\(0),
      I2 => \rst_cntrs_reg_rep__0_n_0\,
      O => \BlackLinesCntr[0]_i_1_n_0\
    );
\BlackLinesCntr[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => plusOp(10),
      I1 => blacklinecntstate_reg_n_0,
      I2 => \rst_cntrs_reg_rep__0_n_0\,
      O => \BlackLinesCntr[10]_i_1_n_0\
    );
\BlackLinesCntr[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => plusOp(11),
      I1 => blacklinecntstate_reg_n_0,
      I2 => \rst_cntrs_reg_rep__0_n_0\,
      O => \BlackLinesCntr[11]_i_1_n_0\
    );
\BlackLinesCntr[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => plusOp(12),
      I1 => blacklinecntstate_reg_n_0,
      I2 => \rst_cntrs_reg_rep__0_n_0\,
      O => \BlackLinesCntr[12]_i_1_n_0\
    );
\BlackLinesCntr[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^blacklinescnt\(12),
      O => \BlackLinesCntr[12]_i_3_n_0\
    );
\BlackLinesCntr[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^blacklinescnt\(11),
      O => \BlackLinesCntr[12]_i_4_n_0\
    );
\BlackLinesCntr[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^blacklinescnt\(10),
      O => \BlackLinesCntr[12]_i_5_n_0\
    );
\BlackLinesCntr[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^blacklinescnt\(9),
      O => \BlackLinesCntr[12]_i_6_n_0\
    );
\BlackLinesCntr[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => plusOp(13),
      I1 => blacklinecntstate_reg_n_0,
      I2 => \rst_cntrs_reg_rep__0_n_0\,
      O => \BlackLinesCntr[13]_i_1_n_0\
    );
\BlackLinesCntr[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => plusOp(14),
      I1 => blacklinecntstate_reg_n_0,
      I2 => \rst_cntrs_reg_rep__0_n_0\,
      O => \BlackLinesCntr[14]_i_1_n_0\
    );
\BlackLinesCntr[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => plusOp(15),
      I1 => blacklinecntstate_reg_n_0,
      I2 => \rst_cntrs_reg_rep__0_n_0\,
      O => \BlackLinesCntr[15]_i_1_n_0\
    );
\BlackLinesCntr[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => plusOp(16),
      I1 => blacklinecntstate_reg_n_0,
      I2 => \rst_cntrs_reg_rep__0_n_0\,
      O => \BlackLinesCntr[16]_i_1_n_0\
    );
\BlackLinesCntr[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^blacklinescnt\(16),
      O => \BlackLinesCntr[16]_i_3_n_0\
    );
\BlackLinesCntr[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^blacklinescnt\(15),
      O => \BlackLinesCntr[16]_i_4_n_0\
    );
\BlackLinesCntr[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^blacklinescnt\(14),
      O => \BlackLinesCntr[16]_i_5_n_0\
    );
\BlackLinesCntr[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^blacklinescnt\(13),
      O => \BlackLinesCntr[16]_i_6_n_0\
    );
\BlackLinesCntr[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => plusOp(17),
      I1 => blacklinecntstate_reg_n_0,
      I2 => \rst_cntrs_reg_rep__0_n_0\,
      O => \BlackLinesCntr[17]_i_1_n_0\
    );
\BlackLinesCntr[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => plusOp(18),
      I1 => blacklinecntstate_reg_n_0,
      I2 => \rst_cntrs_reg_rep__0_n_0\,
      O => \BlackLinesCntr[18]_i_1_n_0\
    );
\BlackLinesCntr[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => plusOp(19),
      I1 => blacklinecntstate_reg_n_0,
      I2 => \rst_cntrs_reg_rep__0_n_0\,
      O => \BlackLinesCntr[19]_i_1_n_0\
    );
\BlackLinesCntr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => plusOp(1),
      I1 => blacklinecntstate_reg_n_0,
      I2 => \rst_cntrs_reg_rep__0_n_0\,
      O => \BlackLinesCntr[1]_i_1_n_0\
    );
\BlackLinesCntr[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => plusOp(20),
      I1 => blacklinecntstate_reg_n_0,
      I2 => \rst_cntrs_reg_rep__0_n_0\,
      O => \BlackLinesCntr[20]_i_1_n_0\
    );
\BlackLinesCntr[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^blacklinescnt\(20),
      O => \BlackLinesCntr[20]_i_3_n_0\
    );
\BlackLinesCntr[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^blacklinescnt\(19),
      O => \BlackLinesCntr[20]_i_4_n_0\
    );
\BlackLinesCntr[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^blacklinescnt\(18),
      O => \BlackLinesCntr[20]_i_5_n_0\
    );
\BlackLinesCntr[20]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^blacklinescnt\(17),
      O => \BlackLinesCntr[20]_i_6_n_0\
    );
\BlackLinesCntr[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => plusOp(21),
      I1 => blacklinecntstate_reg_n_0,
      I2 => \rst_cntrs_reg_rep__0_n_0\,
      O => \BlackLinesCntr[21]_i_1_n_0\
    );
\BlackLinesCntr[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => plusOp(22),
      I1 => blacklinecntstate_reg_n_0,
      I2 => \rst_cntrs_reg_rep__0_n_0\,
      O => \BlackLinesCntr[22]_i_1_n_0\
    );
\BlackLinesCntr[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => plusOp(23),
      I1 => blacklinecntstate_reg_n_0,
      I2 => \rst_cntrs_reg_rep__0_n_0\,
      O => \BlackLinesCntr[23]_i_1_n_0\
    );
\BlackLinesCntr[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => plusOp(24),
      I1 => blacklinecntstate_reg_n_0,
      I2 => \rst_cntrs_reg_rep__0_n_0\,
      O => \BlackLinesCntr[24]_i_1_n_0\
    );
\BlackLinesCntr[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^blacklinescnt\(24),
      O => \BlackLinesCntr[24]_i_3_n_0\
    );
\BlackLinesCntr[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^blacklinescnt\(23),
      O => \BlackLinesCntr[24]_i_4_n_0\
    );
\BlackLinesCntr[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^blacklinescnt\(22),
      O => \BlackLinesCntr[24]_i_5_n_0\
    );
\BlackLinesCntr[24]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^blacklinescnt\(21),
      O => \BlackLinesCntr[24]_i_6_n_0\
    );
\BlackLinesCntr[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => plusOp(25),
      I1 => blacklinecntstate_reg_n_0,
      I2 => \rst_cntrs_reg_rep__0_n_0\,
      O => \BlackLinesCntr[25]_i_1_n_0\
    );
\BlackLinesCntr[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => plusOp(26),
      I1 => blacklinecntstate_reg_n_0,
      I2 => \rst_cntrs_reg_rep__0_n_0\,
      O => \BlackLinesCntr[26]_i_1_n_0\
    );
\BlackLinesCntr[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => plusOp(27),
      I1 => blacklinecntstate_reg_n_0,
      I2 => \rst_cntrs_reg_rep__0_n_0\,
      O => \BlackLinesCntr[27]_i_1_n_0\
    );
\BlackLinesCntr[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => plusOp(28),
      I1 => blacklinecntstate_reg_n_0,
      I2 => \rst_cntrs_reg_rep__0_n_0\,
      O => \BlackLinesCntr[28]_i_1_n_0\
    );
\BlackLinesCntr[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^blacklinescnt\(28),
      O => \BlackLinesCntr[28]_i_3_n_0\
    );
\BlackLinesCntr[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^blacklinescnt\(27),
      O => \BlackLinesCntr[28]_i_4_n_0\
    );
\BlackLinesCntr[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^blacklinescnt\(26),
      O => \BlackLinesCntr[28]_i_5_n_0\
    );
\BlackLinesCntr[28]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^blacklinescnt\(25),
      O => \BlackLinesCntr[28]_i_6_n_0\
    );
\BlackLinesCntr[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => plusOp(29),
      I1 => blacklinecntstate_reg_n_0,
      I2 => \rst_cntrs_reg_rep__0_n_0\,
      O => \BlackLinesCntr[29]_i_1_n_0\
    );
\BlackLinesCntr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => plusOp(2),
      I1 => blacklinecntstate_reg_n_0,
      I2 => \rst_cntrs_reg_rep__0_n_0\,
      O => \BlackLinesCntr[2]_i_1_n_0\
    );
\BlackLinesCntr[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => plusOp(30),
      I1 => blacklinecntstate_reg_n_0,
      I2 => \rst_cntrs_reg_rep__0_n_0\,
      O => \BlackLinesCntr[30]_i_1_n_0\
    );
\BlackLinesCntr[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \rst_cntrs_reg_rep__0_n_0\,
      I1 => startblackline_reg_n_0,
      I2 => syncvalid_r,
      O => \BlackLinesCntr[31]_i_1_n_0\
    );
\BlackLinesCntr[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => plusOp(31),
      I1 => blacklinecntstate_reg_n_0,
      I2 => \rst_cntrs_reg_rep__0_n_0\,
      O => \BlackLinesCntr[31]_i_2_n_0\
    );
\BlackLinesCntr[31]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^blacklinescnt\(31),
      O => \BlackLinesCntr[31]_i_4_n_0\
    );
\BlackLinesCntr[31]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^blacklinescnt\(30),
      O => \BlackLinesCntr[31]_i_5_n_0\
    );
\BlackLinesCntr[31]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^blacklinescnt\(29),
      O => \BlackLinesCntr[31]_i_6_n_0\
    );
\BlackLinesCntr[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => plusOp(3),
      I1 => blacklinecntstate_reg_n_0,
      I2 => \rst_cntrs_reg_rep__0_n_0\,
      O => \BlackLinesCntr[3]_i_1_n_0\
    );
\BlackLinesCntr[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => plusOp(4),
      I1 => blacklinecntstate_reg_n_0,
      I2 => \rst_cntrs_reg_rep__0_n_0\,
      O => \BlackLinesCntr[4]_i_1_n_0\
    );
\BlackLinesCntr[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^blacklinescnt\(4),
      O => \BlackLinesCntr[4]_i_3_n_0\
    );
\BlackLinesCntr[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^blacklinescnt\(3),
      O => \BlackLinesCntr[4]_i_4_n_0\
    );
\BlackLinesCntr[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^blacklinescnt\(2),
      O => \BlackLinesCntr[4]_i_5_n_0\
    );
\BlackLinesCntr[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^blacklinescnt\(1),
      O => \BlackLinesCntr[4]_i_6_n_0\
    );
\BlackLinesCntr[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => plusOp(5),
      I1 => blacklinecntstate_reg_n_0,
      I2 => \rst_cntrs_reg_rep__0_n_0\,
      O => \BlackLinesCntr[5]_i_1_n_0\
    );
\BlackLinesCntr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => plusOp(6),
      I1 => blacklinecntstate_reg_n_0,
      I2 => \rst_cntrs_reg_rep__0_n_0\,
      O => \BlackLinesCntr[6]_i_1_n_0\
    );
\BlackLinesCntr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => plusOp(7),
      I1 => blacklinecntstate_reg_n_0,
      I2 => \rst_cntrs_reg_rep__0_n_0\,
      O => \BlackLinesCntr[7]_i_1_n_0\
    );
\BlackLinesCntr[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => plusOp(8),
      I1 => blacklinecntstate_reg_n_0,
      I2 => \rst_cntrs_reg_rep__0_n_0\,
      O => \BlackLinesCntr[8]_i_1_n_0\
    );
\BlackLinesCntr[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^blacklinescnt\(8),
      O => \BlackLinesCntr[8]_i_3_n_0\
    );
\BlackLinesCntr[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^blacklinescnt\(7),
      O => \BlackLinesCntr[8]_i_4_n_0\
    );
\BlackLinesCntr[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^blacklinescnt\(6),
      O => \BlackLinesCntr[8]_i_5_n_0\
    );
\BlackLinesCntr[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^blacklinescnt\(5),
      O => \BlackLinesCntr[8]_i_6_n_0\
    );
\BlackLinesCntr[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => plusOp(9),
      I1 => blacklinecntstate_reg_n_0,
      I2 => \rst_cntrs_reg_rep__0_n_0\,
      O => \BlackLinesCntr[9]_i_1_n_0\
    );
\BlackLinesCntr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \BlackLinesCntr[31]_i_1_n_0\,
      CLR => AR(0),
      D => \BlackLinesCntr[0]_i_1_n_0\,
      Q => \^blacklinescnt\(0)
    );
\BlackLinesCntr_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \BlackLinesCntr[31]_i_1_n_0\,
      CLR => AR(0),
      D => \BlackLinesCntr[10]_i_1_n_0\,
      Q => \^blacklinescnt\(10)
    );
\BlackLinesCntr_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \BlackLinesCntr[31]_i_1_n_0\,
      CLR => AR(0),
      D => \BlackLinesCntr[11]_i_1_n_0\,
      Q => \^blacklinescnt\(11)
    );
\BlackLinesCntr_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \BlackLinesCntr[31]_i_1_n_0\,
      CLR => AR(0),
      D => \BlackLinesCntr[12]_i_1_n_0\,
      Q => \^blacklinescnt\(12)
    );
\BlackLinesCntr_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \BlackLinesCntr_reg[8]_i_2_n_0\,
      CO(3) => \BlackLinesCntr_reg[12]_i_2_n_0\,
      CO(2) => \BlackLinesCntr_reg[12]_i_2_n_1\,
      CO(1) => \BlackLinesCntr_reg[12]_i_2_n_2\,
      CO(0) => \BlackLinesCntr_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(12 downto 9),
      S(3) => \BlackLinesCntr[12]_i_3_n_0\,
      S(2) => \BlackLinesCntr[12]_i_4_n_0\,
      S(1) => \BlackLinesCntr[12]_i_5_n_0\,
      S(0) => \BlackLinesCntr[12]_i_6_n_0\
    );
\BlackLinesCntr_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \BlackLinesCntr[31]_i_1_n_0\,
      CLR => AR(0),
      D => \BlackLinesCntr[13]_i_1_n_0\,
      Q => \^blacklinescnt\(13)
    );
\BlackLinesCntr_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \BlackLinesCntr[31]_i_1_n_0\,
      CLR => AR(0),
      D => \BlackLinesCntr[14]_i_1_n_0\,
      Q => \^blacklinescnt\(14)
    );
\BlackLinesCntr_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \BlackLinesCntr[31]_i_1_n_0\,
      CLR => AR(0),
      D => \BlackLinesCntr[15]_i_1_n_0\,
      Q => \^blacklinescnt\(15)
    );
\BlackLinesCntr_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \BlackLinesCntr[31]_i_1_n_0\,
      CLR => AR(0),
      D => \BlackLinesCntr[16]_i_1_n_0\,
      Q => \^blacklinescnt\(16)
    );
\BlackLinesCntr_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \BlackLinesCntr_reg[12]_i_2_n_0\,
      CO(3) => \BlackLinesCntr_reg[16]_i_2_n_0\,
      CO(2) => \BlackLinesCntr_reg[16]_i_2_n_1\,
      CO(1) => \BlackLinesCntr_reg[16]_i_2_n_2\,
      CO(0) => \BlackLinesCntr_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(16 downto 13),
      S(3) => \BlackLinesCntr[16]_i_3_n_0\,
      S(2) => \BlackLinesCntr[16]_i_4_n_0\,
      S(1) => \BlackLinesCntr[16]_i_5_n_0\,
      S(0) => \BlackLinesCntr[16]_i_6_n_0\
    );
\BlackLinesCntr_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \BlackLinesCntr[31]_i_1_n_0\,
      CLR => AR(0),
      D => \BlackLinesCntr[17]_i_1_n_0\,
      Q => \^blacklinescnt\(17)
    );
\BlackLinesCntr_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \BlackLinesCntr[31]_i_1_n_0\,
      CLR => AR(0),
      D => \BlackLinesCntr[18]_i_1_n_0\,
      Q => \^blacklinescnt\(18)
    );
\BlackLinesCntr_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \BlackLinesCntr[31]_i_1_n_0\,
      CLR => AR(0),
      D => \BlackLinesCntr[19]_i_1_n_0\,
      Q => \^blacklinescnt\(19)
    );
\BlackLinesCntr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \BlackLinesCntr[31]_i_1_n_0\,
      CLR => AR(0),
      D => \BlackLinesCntr[1]_i_1_n_0\,
      Q => \^blacklinescnt\(1)
    );
\BlackLinesCntr_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \BlackLinesCntr[31]_i_1_n_0\,
      CLR => AR(0),
      D => \BlackLinesCntr[20]_i_1_n_0\,
      Q => \^blacklinescnt\(20)
    );
\BlackLinesCntr_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \BlackLinesCntr_reg[16]_i_2_n_0\,
      CO(3) => \BlackLinesCntr_reg[20]_i_2_n_0\,
      CO(2) => \BlackLinesCntr_reg[20]_i_2_n_1\,
      CO(1) => \BlackLinesCntr_reg[20]_i_2_n_2\,
      CO(0) => \BlackLinesCntr_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(20 downto 17),
      S(3) => \BlackLinesCntr[20]_i_3_n_0\,
      S(2) => \BlackLinesCntr[20]_i_4_n_0\,
      S(1) => \BlackLinesCntr[20]_i_5_n_0\,
      S(0) => \BlackLinesCntr[20]_i_6_n_0\
    );
\BlackLinesCntr_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \BlackLinesCntr[31]_i_1_n_0\,
      CLR => AR(0),
      D => \BlackLinesCntr[21]_i_1_n_0\,
      Q => \^blacklinescnt\(21)
    );
\BlackLinesCntr_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \BlackLinesCntr[31]_i_1_n_0\,
      CLR => AR(0),
      D => \BlackLinesCntr[22]_i_1_n_0\,
      Q => \^blacklinescnt\(22)
    );
\BlackLinesCntr_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \BlackLinesCntr[31]_i_1_n_0\,
      CLR => AR(0),
      D => \BlackLinesCntr[23]_i_1_n_0\,
      Q => \^blacklinescnt\(23)
    );
\BlackLinesCntr_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \BlackLinesCntr[31]_i_1_n_0\,
      CLR => AR(0),
      D => \BlackLinesCntr[24]_i_1_n_0\,
      Q => \^blacklinescnt\(24)
    );
\BlackLinesCntr_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \BlackLinesCntr_reg[20]_i_2_n_0\,
      CO(3) => \BlackLinesCntr_reg[24]_i_2_n_0\,
      CO(2) => \BlackLinesCntr_reg[24]_i_2_n_1\,
      CO(1) => \BlackLinesCntr_reg[24]_i_2_n_2\,
      CO(0) => \BlackLinesCntr_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(24 downto 21),
      S(3) => \BlackLinesCntr[24]_i_3_n_0\,
      S(2) => \BlackLinesCntr[24]_i_4_n_0\,
      S(1) => \BlackLinesCntr[24]_i_5_n_0\,
      S(0) => \BlackLinesCntr[24]_i_6_n_0\
    );
\BlackLinesCntr_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \BlackLinesCntr[31]_i_1_n_0\,
      CLR => AR(0),
      D => \BlackLinesCntr[25]_i_1_n_0\,
      Q => \^blacklinescnt\(25)
    );
\BlackLinesCntr_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \BlackLinesCntr[31]_i_1_n_0\,
      CLR => AR(0),
      D => \BlackLinesCntr[26]_i_1_n_0\,
      Q => \^blacklinescnt\(26)
    );
\BlackLinesCntr_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \BlackLinesCntr[31]_i_1_n_0\,
      CLR => AR(0),
      D => \BlackLinesCntr[27]_i_1_n_0\,
      Q => \^blacklinescnt\(27)
    );
\BlackLinesCntr_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \BlackLinesCntr[31]_i_1_n_0\,
      CLR => AR(0),
      D => \BlackLinesCntr[28]_i_1_n_0\,
      Q => \^blacklinescnt\(28)
    );
\BlackLinesCntr_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \BlackLinesCntr_reg[24]_i_2_n_0\,
      CO(3) => \BlackLinesCntr_reg[28]_i_2_n_0\,
      CO(2) => \BlackLinesCntr_reg[28]_i_2_n_1\,
      CO(1) => \BlackLinesCntr_reg[28]_i_2_n_2\,
      CO(0) => \BlackLinesCntr_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(28 downto 25),
      S(3) => \BlackLinesCntr[28]_i_3_n_0\,
      S(2) => \BlackLinesCntr[28]_i_4_n_0\,
      S(1) => \BlackLinesCntr[28]_i_5_n_0\,
      S(0) => \BlackLinesCntr[28]_i_6_n_0\
    );
\BlackLinesCntr_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \BlackLinesCntr[31]_i_1_n_0\,
      CLR => AR(0),
      D => \BlackLinesCntr[29]_i_1_n_0\,
      Q => \^blacklinescnt\(29)
    );
\BlackLinesCntr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \BlackLinesCntr[31]_i_1_n_0\,
      CLR => AR(0),
      D => \BlackLinesCntr[2]_i_1_n_0\,
      Q => \^blacklinescnt\(2)
    );
\BlackLinesCntr_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \BlackLinesCntr[31]_i_1_n_0\,
      CLR => AR(0),
      D => \BlackLinesCntr[30]_i_1_n_0\,
      Q => \^blacklinescnt\(30)
    );
\BlackLinesCntr_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \BlackLinesCntr[31]_i_1_n_0\,
      CLR => AR(0),
      D => \BlackLinesCntr[31]_i_2_n_0\,
      Q => \^blacklinescnt\(31)
    );
\BlackLinesCntr_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \BlackLinesCntr_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_BlackLinesCntr_reg[31]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \BlackLinesCntr_reg[31]_i_3_n_2\,
      CO(0) => \BlackLinesCntr_reg[31]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_BlackLinesCntr_reg[31]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => plusOp(31 downto 29),
      S(3) => '0',
      S(2) => \BlackLinesCntr[31]_i_4_n_0\,
      S(1) => \BlackLinesCntr[31]_i_5_n_0\,
      S(0) => \BlackLinesCntr[31]_i_6_n_0\
    );
\BlackLinesCntr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \BlackLinesCntr[31]_i_1_n_0\,
      CLR => AR(0),
      D => \BlackLinesCntr[3]_i_1_n_0\,
      Q => \^blacklinescnt\(3)
    );
\BlackLinesCntr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \BlackLinesCntr[31]_i_1_n_0\,
      CLR => AR(0),
      D => \BlackLinesCntr[4]_i_1_n_0\,
      Q => \^blacklinescnt\(4)
    );
\BlackLinesCntr_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \BlackLinesCntr_reg[4]_i_2_n_0\,
      CO(2) => \BlackLinesCntr_reg[4]_i_2_n_1\,
      CO(1) => \BlackLinesCntr_reg[4]_i_2_n_2\,
      CO(0) => \BlackLinesCntr_reg[4]_i_2_n_3\,
      CYINIT => \^blacklinescnt\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(4 downto 1),
      S(3) => \BlackLinesCntr[4]_i_3_n_0\,
      S(2) => \BlackLinesCntr[4]_i_4_n_0\,
      S(1) => \BlackLinesCntr[4]_i_5_n_0\,
      S(0) => \BlackLinesCntr[4]_i_6_n_0\
    );
\BlackLinesCntr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \BlackLinesCntr[31]_i_1_n_0\,
      CLR => AR(0),
      D => \BlackLinesCntr[5]_i_1_n_0\,
      Q => \^blacklinescnt\(5)
    );
\BlackLinesCntr_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \BlackLinesCntr[31]_i_1_n_0\,
      CLR => AR(0),
      D => \BlackLinesCntr[6]_i_1_n_0\,
      Q => \^blacklinescnt\(6)
    );
\BlackLinesCntr_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \BlackLinesCntr[31]_i_1_n_0\,
      CLR => AR(0),
      D => \BlackLinesCntr[7]_i_1_n_0\,
      Q => \^blacklinescnt\(7)
    );
\BlackLinesCntr_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \BlackLinesCntr[31]_i_1_n_0\,
      CLR => AR(0),
      D => \BlackLinesCntr[8]_i_1_n_0\,
      Q => \^blacklinescnt\(8)
    );
\BlackLinesCntr_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \BlackLinesCntr_reg[4]_i_2_n_0\,
      CO(3) => \BlackLinesCntr_reg[8]_i_2_n_0\,
      CO(2) => \BlackLinesCntr_reg[8]_i_2_n_1\,
      CO(1) => \BlackLinesCntr_reg[8]_i_2_n_2\,
      CO(0) => \BlackLinesCntr_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(8 downto 5),
      S(3) => \BlackLinesCntr[8]_i_3_n_0\,
      S(2) => \BlackLinesCntr[8]_i_4_n_0\,
      S(1) => \BlackLinesCntr[8]_i_5_n_0\,
      S(0) => \BlackLinesCntr[8]_i_6_n_0\
    );
\BlackLinesCntr_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \BlackLinesCntr[31]_i_1_n_0\,
      CLR => AR(0),
      D => \BlackLinesCntr[9]_i_1_n_0\,
      Q => \^blacklinescnt\(9)
    );
\BlackPixelCntr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => startblackline_reg_n_0,
      I1 => rst_cntrs_reg_rep_n_0,
      I2 => blackdatavalid_reg_n_0,
      I3 => syncvalid_r,
      O => \BlackPixelCntr[0]_i_1_n_0\
    );
\BlackPixelCntr[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^blackpixelcnt\(0),
      I1 => startblackline_reg_n_0,
      I2 => rst_cntrs_reg_rep_n_0,
      O => \BlackPixelCntr[0]_i_3_n_0\
    );
\BlackPixelCntr[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^blackpixelcnt\(3),
      I1 => startblackline_reg_n_0,
      I2 => rst_cntrs_reg_rep_n_0,
      O => \BlackPixelCntr[0]_i_4_n_0\
    );
\BlackPixelCntr[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^blackpixelcnt\(2),
      I1 => startblackline_reg_n_0,
      I2 => rst_cntrs_reg_rep_n_0,
      O => \BlackPixelCntr[0]_i_5_n_0\
    );
\BlackPixelCntr[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^blackpixelcnt\(1),
      I1 => startblackline_reg_n_0,
      I2 => rst_cntrs_reg_rep_n_0,
      O => \BlackPixelCntr[0]_i_6_n_0\
    );
\BlackPixelCntr[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^blackpixelcnt\(0),
      I1 => startblackline_reg_n_0,
      I2 => rst_cntrs_reg_rep_n_0,
      O => \BlackPixelCntr[0]_i_7_n_0\
    );
\BlackPixelCntr[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^blackpixelcnt\(15),
      I1 => startblackline_reg_n_0,
      I2 => rst_cntrs_reg_rep_n_0,
      O => \BlackPixelCntr[12]_i_2_n_0\
    );
\BlackPixelCntr[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^blackpixelcnt\(14),
      I1 => startblackline_reg_n_0,
      I2 => rst_cntrs_reg_rep_n_0,
      O => \BlackPixelCntr[12]_i_3_n_0\
    );
\BlackPixelCntr[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^blackpixelcnt\(13),
      I1 => startblackline_reg_n_0,
      I2 => rst_cntrs_reg_rep_n_0,
      O => \BlackPixelCntr[12]_i_4_n_0\
    );
\BlackPixelCntr[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^blackpixelcnt\(12),
      I1 => startblackline_reg_n_0,
      I2 => rst_cntrs_reg_rep_n_0,
      O => \BlackPixelCntr[12]_i_5_n_0\
    );
\BlackPixelCntr[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^blackpixelcnt\(19),
      I1 => startblackline_reg_n_0,
      I2 => rst_cntrs_reg_rep_n_0,
      O => \BlackPixelCntr[16]_i_2_n_0\
    );
\BlackPixelCntr[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^blackpixelcnt\(18),
      I1 => startblackline_reg_n_0,
      I2 => rst_cntrs_reg_rep_n_0,
      O => \BlackPixelCntr[16]_i_3_n_0\
    );
\BlackPixelCntr[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^blackpixelcnt\(17),
      I1 => startblackline_reg_n_0,
      I2 => rst_cntrs_reg_rep_n_0,
      O => \BlackPixelCntr[16]_i_4_n_0\
    );
\BlackPixelCntr[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^blackpixelcnt\(16),
      I1 => startblackline_reg_n_0,
      I2 => rst_cntrs_reg_rep_n_0,
      O => \BlackPixelCntr[16]_i_5_n_0\
    );
\BlackPixelCntr[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^blackpixelcnt\(23),
      I1 => startblackline_reg_n_0,
      I2 => rst_cntrs_reg_rep_n_0,
      O => \BlackPixelCntr[20]_i_2_n_0\
    );
\BlackPixelCntr[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^blackpixelcnt\(22),
      I1 => startblackline_reg_n_0,
      I2 => rst_cntrs_reg_rep_n_0,
      O => \BlackPixelCntr[20]_i_3_n_0\
    );
\BlackPixelCntr[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^blackpixelcnt\(21),
      I1 => startblackline_reg_n_0,
      I2 => rst_cntrs_reg_rep_n_0,
      O => \BlackPixelCntr[20]_i_4_n_0\
    );
\BlackPixelCntr[20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^blackpixelcnt\(20),
      I1 => startblackline_reg_n_0,
      I2 => rst_cntrs_reg_rep_n_0,
      O => \BlackPixelCntr[20]_i_5_n_0\
    );
\BlackPixelCntr[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^blackpixelcnt\(27),
      I1 => startblackline_reg_n_0,
      I2 => rst_cntrs_reg_rep_n_0,
      O => \BlackPixelCntr[24]_i_2_n_0\
    );
\BlackPixelCntr[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^blackpixelcnt\(26),
      I1 => startblackline_reg_n_0,
      I2 => rst_cntrs_reg_rep_n_0,
      O => \BlackPixelCntr[24]_i_3_n_0\
    );
\BlackPixelCntr[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^blackpixelcnt\(25),
      I1 => startblackline_reg_n_0,
      I2 => rst_cntrs_reg_rep_n_0,
      O => \BlackPixelCntr[24]_i_4_n_0\
    );
\BlackPixelCntr[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^blackpixelcnt\(24),
      I1 => startblackline_reg_n_0,
      I2 => rst_cntrs_reg_rep_n_0,
      O => \BlackPixelCntr[24]_i_5_n_0\
    );
\BlackPixelCntr[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^blackpixelcnt\(31),
      I1 => startblackline_reg_n_0,
      I2 => rst_cntrs_reg_rep_n_0,
      O => \BlackPixelCntr[28]_i_2_n_0\
    );
\BlackPixelCntr[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^blackpixelcnt\(30),
      I1 => startblackline_reg_n_0,
      I2 => rst_cntrs_reg_rep_n_0,
      O => \BlackPixelCntr[28]_i_3_n_0\
    );
\BlackPixelCntr[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^blackpixelcnt\(29),
      I1 => startblackline_reg_n_0,
      I2 => rst_cntrs_reg_rep_n_0,
      O => \BlackPixelCntr[28]_i_4_n_0\
    );
\BlackPixelCntr[28]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^blackpixelcnt\(28),
      I1 => startblackline_reg_n_0,
      I2 => rst_cntrs_reg_rep_n_0,
      O => \BlackPixelCntr[28]_i_5_n_0\
    );
\BlackPixelCntr[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^blackpixelcnt\(7),
      I1 => startblackline_reg_n_0,
      I2 => rst_cntrs_reg_rep_n_0,
      O => \BlackPixelCntr[4]_i_2_n_0\
    );
\BlackPixelCntr[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^blackpixelcnt\(6),
      I1 => startblackline_reg_n_0,
      I2 => rst_cntrs_reg_rep_n_0,
      O => \BlackPixelCntr[4]_i_3_n_0\
    );
\BlackPixelCntr[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^blackpixelcnt\(5),
      I1 => startblackline_reg_n_0,
      I2 => rst_cntrs_reg_rep_n_0,
      O => \BlackPixelCntr[4]_i_4_n_0\
    );
\BlackPixelCntr[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^blackpixelcnt\(4),
      I1 => startblackline_reg_n_0,
      I2 => rst_cntrs_reg_rep_n_0,
      O => \BlackPixelCntr[4]_i_5_n_0\
    );
\BlackPixelCntr[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^blackpixelcnt\(11),
      I1 => startblackline_reg_n_0,
      I2 => rst_cntrs_reg_rep_n_0,
      O => \BlackPixelCntr[8]_i_2_n_0\
    );
\BlackPixelCntr[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^blackpixelcnt\(10),
      I1 => startblackline_reg_n_0,
      I2 => rst_cntrs_reg_rep_n_0,
      O => \BlackPixelCntr[8]_i_3_n_0\
    );
\BlackPixelCntr[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^blackpixelcnt\(9),
      I1 => startblackline_reg_n_0,
      I2 => rst_cntrs_reg_rep_n_0,
      O => \BlackPixelCntr[8]_i_4_n_0\
    );
\BlackPixelCntr[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^blackpixelcnt\(8),
      I1 => startblackline_reg_n_0,
      I2 => rst_cntrs_reg_rep_n_0,
      O => \BlackPixelCntr[8]_i_5_n_0\
    );
\BlackPixelCntr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \BlackPixelCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \BlackPixelCntr_reg[0]_i_2_n_7\,
      Q => \^blackpixelcnt\(0)
    );
\BlackPixelCntr_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \BlackPixelCntr_reg[0]_i_2_n_0\,
      CO(2) => \BlackPixelCntr_reg[0]_i_2_n_1\,
      CO(1) => \BlackPixelCntr_reg[0]_i_2_n_2\,
      CO(0) => \BlackPixelCntr_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \BlackPixelCntr[0]_i_3_n_0\,
      O(3) => \BlackPixelCntr_reg[0]_i_2_n_4\,
      O(2) => \BlackPixelCntr_reg[0]_i_2_n_5\,
      O(1) => \BlackPixelCntr_reg[0]_i_2_n_6\,
      O(0) => \BlackPixelCntr_reg[0]_i_2_n_7\,
      S(3) => \BlackPixelCntr[0]_i_4_n_0\,
      S(2) => \BlackPixelCntr[0]_i_5_n_0\,
      S(1) => \BlackPixelCntr[0]_i_6_n_0\,
      S(0) => \BlackPixelCntr[0]_i_7_n_0\
    );
\BlackPixelCntr_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \BlackPixelCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \BlackPixelCntr_reg[8]_i_1_n_5\,
      Q => \^blackpixelcnt\(10)
    );
\BlackPixelCntr_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \BlackPixelCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \BlackPixelCntr_reg[8]_i_1_n_4\,
      Q => \^blackpixelcnt\(11)
    );
\BlackPixelCntr_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \BlackPixelCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \BlackPixelCntr_reg[12]_i_1_n_7\,
      Q => \^blackpixelcnt\(12)
    );
\BlackPixelCntr_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \BlackPixelCntr_reg[8]_i_1_n_0\,
      CO(3) => \BlackPixelCntr_reg[12]_i_1_n_0\,
      CO(2) => \BlackPixelCntr_reg[12]_i_1_n_1\,
      CO(1) => \BlackPixelCntr_reg[12]_i_1_n_2\,
      CO(0) => \BlackPixelCntr_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \BlackPixelCntr_reg[12]_i_1_n_4\,
      O(2) => \BlackPixelCntr_reg[12]_i_1_n_5\,
      O(1) => \BlackPixelCntr_reg[12]_i_1_n_6\,
      O(0) => \BlackPixelCntr_reg[12]_i_1_n_7\,
      S(3) => \BlackPixelCntr[12]_i_2_n_0\,
      S(2) => \BlackPixelCntr[12]_i_3_n_0\,
      S(1) => \BlackPixelCntr[12]_i_4_n_0\,
      S(0) => \BlackPixelCntr[12]_i_5_n_0\
    );
\BlackPixelCntr_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \BlackPixelCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \BlackPixelCntr_reg[12]_i_1_n_6\,
      Q => \^blackpixelcnt\(13)
    );
\BlackPixelCntr_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \BlackPixelCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \BlackPixelCntr_reg[12]_i_1_n_5\,
      Q => \^blackpixelcnt\(14)
    );
\BlackPixelCntr_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \BlackPixelCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \BlackPixelCntr_reg[12]_i_1_n_4\,
      Q => \^blackpixelcnt\(15)
    );
\BlackPixelCntr_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \BlackPixelCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \BlackPixelCntr_reg[16]_i_1_n_7\,
      Q => \^blackpixelcnt\(16)
    );
\BlackPixelCntr_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \BlackPixelCntr_reg[12]_i_1_n_0\,
      CO(3) => \BlackPixelCntr_reg[16]_i_1_n_0\,
      CO(2) => \BlackPixelCntr_reg[16]_i_1_n_1\,
      CO(1) => \BlackPixelCntr_reg[16]_i_1_n_2\,
      CO(0) => \BlackPixelCntr_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \BlackPixelCntr_reg[16]_i_1_n_4\,
      O(2) => \BlackPixelCntr_reg[16]_i_1_n_5\,
      O(1) => \BlackPixelCntr_reg[16]_i_1_n_6\,
      O(0) => \BlackPixelCntr_reg[16]_i_1_n_7\,
      S(3) => \BlackPixelCntr[16]_i_2_n_0\,
      S(2) => \BlackPixelCntr[16]_i_3_n_0\,
      S(1) => \BlackPixelCntr[16]_i_4_n_0\,
      S(0) => \BlackPixelCntr[16]_i_5_n_0\
    );
\BlackPixelCntr_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \BlackPixelCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \BlackPixelCntr_reg[16]_i_1_n_6\,
      Q => \^blackpixelcnt\(17)
    );
\BlackPixelCntr_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \BlackPixelCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \BlackPixelCntr_reg[16]_i_1_n_5\,
      Q => \^blackpixelcnt\(18)
    );
\BlackPixelCntr_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \BlackPixelCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \BlackPixelCntr_reg[16]_i_1_n_4\,
      Q => \^blackpixelcnt\(19)
    );
\BlackPixelCntr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \BlackPixelCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \BlackPixelCntr_reg[0]_i_2_n_6\,
      Q => \^blackpixelcnt\(1)
    );
\BlackPixelCntr_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \BlackPixelCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \BlackPixelCntr_reg[20]_i_1_n_7\,
      Q => \^blackpixelcnt\(20)
    );
\BlackPixelCntr_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \BlackPixelCntr_reg[16]_i_1_n_0\,
      CO(3) => \BlackPixelCntr_reg[20]_i_1_n_0\,
      CO(2) => \BlackPixelCntr_reg[20]_i_1_n_1\,
      CO(1) => \BlackPixelCntr_reg[20]_i_1_n_2\,
      CO(0) => \BlackPixelCntr_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \BlackPixelCntr_reg[20]_i_1_n_4\,
      O(2) => \BlackPixelCntr_reg[20]_i_1_n_5\,
      O(1) => \BlackPixelCntr_reg[20]_i_1_n_6\,
      O(0) => \BlackPixelCntr_reg[20]_i_1_n_7\,
      S(3) => \BlackPixelCntr[20]_i_2_n_0\,
      S(2) => \BlackPixelCntr[20]_i_3_n_0\,
      S(1) => \BlackPixelCntr[20]_i_4_n_0\,
      S(0) => \BlackPixelCntr[20]_i_5_n_0\
    );
\BlackPixelCntr_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \BlackPixelCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \BlackPixelCntr_reg[20]_i_1_n_6\,
      Q => \^blackpixelcnt\(21)
    );
\BlackPixelCntr_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \BlackPixelCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \BlackPixelCntr_reg[20]_i_1_n_5\,
      Q => \^blackpixelcnt\(22)
    );
\BlackPixelCntr_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \BlackPixelCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \BlackPixelCntr_reg[20]_i_1_n_4\,
      Q => \^blackpixelcnt\(23)
    );
\BlackPixelCntr_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \BlackPixelCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \BlackPixelCntr_reg[24]_i_1_n_7\,
      Q => \^blackpixelcnt\(24)
    );
\BlackPixelCntr_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \BlackPixelCntr_reg[20]_i_1_n_0\,
      CO(3) => \BlackPixelCntr_reg[24]_i_1_n_0\,
      CO(2) => \BlackPixelCntr_reg[24]_i_1_n_1\,
      CO(1) => \BlackPixelCntr_reg[24]_i_1_n_2\,
      CO(0) => \BlackPixelCntr_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \BlackPixelCntr_reg[24]_i_1_n_4\,
      O(2) => \BlackPixelCntr_reg[24]_i_1_n_5\,
      O(1) => \BlackPixelCntr_reg[24]_i_1_n_6\,
      O(0) => \BlackPixelCntr_reg[24]_i_1_n_7\,
      S(3) => \BlackPixelCntr[24]_i_2_n_0\,
      S(2) => \BlackPixelCntr[24]_i_3_n_0\,
      S(1) => \BlackPixelCntr[24]_i_4_n_0\,
      S(0) => \BlackPixelCntr[24]_i_5_n_0\
    );
\BlackPixelCntr_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \BlackPixelCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \BlackPixelCntr_reg[24]_i_1_n_6\,
      Q => \^blackpixelcnt\(25)
    );
\BlackPixelCntr_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \BlackPixelCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \BlackPixelCntr_reg[24]_i_1_n_5\,
      Q => \^blackpixelcnt\(26)
    );
\BlackPixelCntr_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \BlackPixelCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \BlackPixelCntr_reg[24]_i_1_n_4\,
      Q => \^blackpixelcnt\(27)
    );
\BlackPixelCntr_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \BlackPixelCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \BlackPixelCntr_reg[28]_i_1_n_7\,
      Q => \^blackpixelcnt\(28)
    );
\BlackPixelCntr_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \BlackPixelCntr_reg[24]_i_1_n_0\,
      CO(3) => \NLW_BlackPixelCntr_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \BlackPixelCntr_reg[28]_i_1_n_1\,
      CO(1) => \BlackPixelCntr_reg[28]_i_1_n_2\,
      CO(0) => \BlackPixelCntr_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \BlackPixelCntr_reg[28]_i_1_n_4\,
      O(2) => \BlackPixelCntr_reg[28]_i_1_n_5\,
      O(1) => \BlackPixelCntr_reg[28]_i_1_n_6\,
      O(0) => \BlackPixelCntr_reg[28]_i_1_n_7\,
      S(3) => \BlackPixelCntr[28]_i_2_n_0\,
      S(2) => \BlackPixelCntr[28]_i_3_n_0\,
      S(1) => \BlackPixelCntr[28]_i_4_n_0\,
      S(0) => \BlackPixelCntr[28]_i_5_n_0\
    );
\BlackPixelCntr_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \BlackPixelCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \BlackPixelCntr_reg[28]_i_1_n_6\,
      Q => \^blackpixelcnt\(29)
    );
\BlackPixelCntr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \BlackPixelCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \BlackPixelCntr_reg[0]_i_2_n_5\,
      Q => \^blackpixelcnt\(2)
    );
\BlackPixelCntr_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \BlackPixelCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \BlackPixelCntr_reg[28]_i_1_n_5\,
      Q => \^blackpixelcnt\(30)
    );
\BlackPixelCntr_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \BlackPixelCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \BlackPixelCntr_reg[28]_i_1_n_4\,
      Q => \^blackpixelcnt\(31)
    );
\BlackPixelCntr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \BlackPixelCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \BlackPixelCntr_reg[0]_i_2_n_4\,
      Q => \^blackpixelcnt\(3)
    );
\BlackPixelCntr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \BlackPixelCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \BlackPixelCntr_reg[4]_i_1_n_7\,
      Q => \^blackpixelcnt\(4)
    );
\BlackPixelCntr_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \BlackPixelCntr_reg[0]_i_2_n_0\,
      CO(3) => \BlackPixelCntr_reg[4]_i_1_n_0\,
      CO(2) => \BlackPixelCntr_reg[4]_i_1_n_1\,
      CO(1) => \BlackPixelCntr_reg[4]_i_1_n_2\,
      CO(0) => \BlackPixelCntr_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \BlackPixelCntr_reg[4]_i_1_n_4\,
      O(2) => \BlackPixelCntr_reg[4]_i_1_n_5\,
      O(1) => \BlackPixelCntr_reg[4]_i_1_n_6\,
      O(0) => \BlackPixelCntr_reg[4]_i_1_n_7\,
      S(3) => \BlackPixelCntr[4]_i_2_n_0\,
      S(2) => \BlackPixelCntr[4]_i_3_n_0\,
      S(1) => \BlackPixelCntr[4]_i_4_n_0\,
      S(0) => \BlackPixelCntr[4]_i_5_n_0\
    );
\BlackPixelCntr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \BlackPixelCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \BlackPixelCntr_reg[4]_i_1_n_6\,
      Q => \^blackpixelcnt\(5)
    );
\BlackPixelCntr_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \BlackPixelCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \BlackPixelCntr_reg[4]_i_1_n_5\,
      Q => \^blackpixelcnt\(6)
    );
\BlackPixelCntr_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \BlackPixelCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \BlackPixelCntr_reg[4]_i_1_n_4\,
      Q => \^blackpixelcnt\(7)
    );
\BlackPixelCntr_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \BlackPixelCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \BlackPixelCntr_reg[8]_i_1_n_7\,
      Q => \^blackpixelcnt\(8)
    );
\BlackPixelCntr_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \BlackPixelCntr_reg[4]_i_1_n_0\,
      CO(3) => \BlackPixelCntr_reg[8]_i_1_n_0\,
      CO(2) => \BlackPixelCntr_reg[8]_i_1_n_1\,
      CO(1) => \BlackPixelCntr_reg[8]_i_1_n_2\,
      CO(0) => \BlackPixelCntr_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \BlackPixelCntr_reg[8]_i_1_n_4\,
      O(2) => \BlackPixelCntr_reg[8]_i_1_n_5\,
      O(1) => \BlackPixelCntr_reg[8]_i_1_n_6\,
      O(0) => \BlackPixelCntr_reg[8]_i_1_n_7\,
      S(3) => \BlackPixelCntr[8]_i_2_n_0\,
      S(2) => \BlackPixelCntr[8]_i_3_n_0\,
      S(1) => \BlackPixelCntr[8]_i_4_n_0\,
      S(0) => \BlackPixelCntr[8]_i_5_n_0\
    );
\BlackPixelCntr_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \BlackPixelCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \BlackPixelCntr_reg[8]_i_1_n_6\,
      Q => \^blackpixelcnt\(9)
    );
\ClocksCnt[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => syncvalid_r,
      I1 => \^din\(0),
      O => PAR_DATA_FRAME0
    );
\ClocksCnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => PAR_DATA_FRAME0,
      CLR => AR(0),
      D => ClocksCntr_reg(0),
      Q => ClocksCnt(0)
    );
\ClocksCnt_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => PAR_DATA_FRAME0,
      CLR => AR(0),
      D => ClocksCntr_reg(10),
      Q => ClocksCnt(10)
    );
\ClocksCnt_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => PAR_DATA_FRAME0,
      CLR => AR(0),
      D => ClocksCntr_reg(11),
      Q => ClocksCnt(11)
    );
\ClocksCnt_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => PAR_DATA_FRAME0,
      CLR => AR(0),
      D => ClocksCntr_reg(12),
      Q => ClocksCnt(12)
    );
\ClocksCnt_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => PAR_DATA_FRAME0,
      CLR => AR(0),
      D => ClocksCntr_reg(13),
      Q => ClocksCnt(13)
    );
\ClocksCnt_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => PAR_DATA_FRAME0,
      CLR => AR(0),
      D => ClocksCntr_reg(14),
      Q => ClocksCnt(14)
    );
\ClocksCnt_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => PAR_DATA_FRAME0,
      CLR => AR(0),
      D => ClocksCntr_reg(15),
      Q => ClocksCnt(15)
    );
\ClocksCnt_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => PAR_DATA_FRAME0,
      CLR => AR(0),
      D => ClocksCntr_reg(16),
      Q => ClocksCnt(16)
    );
\ClocksCnt_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => PAR_DATA_FRAME0,
      CLR => AR(0),
      D => ClocksCntr_reg(17),
      Q => ClocksCnt(17)
    );
\ClocksCnt_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => PAR_DATA_FRAME0,
      CLR => AR(0),
      D => ClocksCntr_reg(18),
      Q => ClocksCnt(18)
    );
\ClocksCnt_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => PAR_DATA_FRAME0,
      CLR => AR(0),
      D => ClocksCntr_reg(19),
      Q => ClocksCnt(19)
    );
\ClocksCnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => PAR_DATA_FRAME0,
      CLR => AR(0),
      D => ClocksCntr_reg(1),
      Q => ClocksCnt(1)
    );
\ClocksCnt_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => PAR_DATA_FRAME0,
      CLR => AR(0),
      D => ClocksCntr_reg(20),
      Q => ClocksCnt(20)
    );
\ClocksCnt_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => PAR_DATA_FRAME0,
      CLR => AR(0),
      D => ClocksCntr_reg(21),
      Q => ClocksCnt(21)
    );
\ClocksCnt_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => PAR_DATA_FRAME0,
      CLR => AR(0),
      D => ClocksCntr_reg(22),
      Q => ClocksCnt(22)
    );
\ClocksCnt_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => PAR_DATA_FRAME0,
      CLR => AR(0),
      D => ClocksCntr_reg(23),
      Q => ClocksCnt(23)
    );
\ClocksCnt_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => PAR_DATA_FRAME0,
      CLR => AR(0),
      D => ClocksCntr_reg(24),
      Q => ClocksCnt(24)
    );
\ClocksCnt_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => PAR_DATA_FRAME0,
      CLR => AR(0),
      D => ClocksCntr_reg(25),
      Q => ClocksCnt(25)
    );
\ClocksCnt_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => PAR_DATA_FRAME0,
      CLR => AR(0),
      D => ClocksCntr_reg(26),
      Q => ClocksCnt(26)
    );
\ClocksCnt_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => PAR_DATA_FRAME0,
      CLR => AR(0),
      D => ClocksCntr_reg(27),
      Q => ClocksCnt(27)
    );
\ClocksCnt_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => PAR_DATA_FRAME0,
      CLR => AR(0),
      D => ClocksCntr_reg(28),
      Q => ClocksCnt(28)
    );
\ClocksCnt_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => PAR_DATA_FRAME0,
      CLR => AR(0),
      D => ClocksCntr_reg(29),
      Q => ClocksCnt(29)
    );
\ClocksCnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => PAR_DATA_FRAME0,
      CLR => AR(0),
      D => ClocksCntr_reg(2),
      Q => ClocksCnt(2)
    );
\ClocksCnt_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => PAR_DATA_FRAME0,
      CLR => AR(0),
      D => ClocksCntr_reg(30),
      Q => ClocksCnt(30)
    );
\ClocksCnt_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => PAR_DATA_FRAME0,
      CLR => AR(0),
      D => ClocksCntr_reg(31),
      Q => ClocksCnt(31)
    );
\ClocksCnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => PAR_DATA_FRAME0,
      CLR => AR(0),
      D => ClocksCntr_reg(3),
      Q => ClocksCnt(3)
    );
\ClocksCnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => PAR_DATA_FRAME0,
      CLR => AR(0),
      D => ClocksCntr_reg(4),
      Q => ClocksCnt(4)
    );
\ClocksCnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => PAR_DATA_FRAME0,
      CLR => AR(0),
      D => ClocksCntr_reg(5),
      Q => ClocksCnt(5)
    );
\ClocksCnt_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => PAR_DATA_FRAME0,
      CLR => AR(0),
      D => ClocksCntr_reg(6),
      Q => ClocksCnt(6)
    );
\ClocksCnt_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => PAR_DATA_FRAME0,
      CLR => AR(0),
      D => ClocksCntr_reg(7),
      Q => ClocksCnt(7)
    );
\ClocksCnt_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => PAR_DATA_FRAME0,
      CLR => AR(0),
      D => ClocksCntr_reg(8),
      Q => ClocksCnt(8)
    );
\ClocksCnt_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => PAR_DATA_FRAME0,
      CLR => AR(0),
      D => ClocksCntr_reg(9),
      Q => ClocksCnt(9)
    );
\ClocksCntr[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ClocksCntr_reg(0),
      I1 => \^din\(0),
      I2 => syncvalid_r,
      O => \ClocksCntr[0]_i_2_n_0\
    );
\ClocksCntr[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ClocksCntr_reg(3),
      I1 => \^din\(0),
      I2 => syncvalid_r,
      O => \ClocksCntr[0]_i_3_n_0\
    );
\ClocksCntr[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ClocksCntr_reg(2),
      I1 => \^din\(0),
      I2 => syncvalid_r,
      O => \ClocksCntr[0]_i_4_n_0\
    );
\ClocksCntr[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ClocksCntr_reg(1),
      I1 => \^din\(0),
      I2 => syncvalid_r,
      O => \ClocksCntr[0]_i_5_n_0\
    );
\ClocksCntr[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => ClocksCntr_reg(0),
      I1 => \^din\(0),
      I2 => syncvalid_r,
      O => \ClocksCntr[0]_i_6_n_0\
    );
\ClocksCntr[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ClocksCntr_reg(15),
      I1 => \^din\(0),
      I2 => syncvalid_r,
      O => \ClocksCntr[12]_i_2_n_0\
    );
\ClocksCntr[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ClocksCntr_reg(14),
      I1 => \^din\(0),
      I2 => syncvalid_r,
      O => \ClocksCntr[12]_i_3_n_0\
    );
\ClocksCntr[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ClocksCntr_reg(13),
      I1 => \^din\(0),
      I2 => syncvalid_r,
      O => \ClocksCntr[12]_i_4_n_0\
    );
\ClocksCntr[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ClocksCntr_reg(12),
      I1 => \^din\(0),
      I2 => syncvalid_r,
      O => \ClocksCntr[12]_i_5_n_0\
    );
\ClocksCntr[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ClocksCntr_reg(19),
      I1 => \^din\(0),
      I2 => syncvalid_r,
      O => \ClocksCntr[16]_i_2_n_0\
    );
\ClocksCntr[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ClocksCntr_reg(18),
      I1 => \^din\(0),
      I2 => syncvalid_r,
      O => \ClocksCntr[16]_i_3_n_0\
    );
\ClocksCntr[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ClocksCntr_reg(17),
      I1 => \^din\(0),
      I2 => syncvalid_r,
      O => \ClocksCntr[16]_i_4_n_0\
    );
\ClocksCntr[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ClocksCntr_reg(16),
      I1 => \^din\(0),
      I2 => syncvalid_r,
      O => \ClocksCntr[16]_i_5_n_0\
    );
\ClocksCntr[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ClocksCntr_reg(23),
      I1 => \^din\(0),
      I2 => syncvalid_r,
      O => \ClocksCntr[20]_i_2_n_0\
    );
\ClocksCntr[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ClocksCntr_reg(22),
      I1 => \^din\(0),
      I2 => syncvalid_r,
      O => \ClocksCntr[20]_i_3_n_0\
    );
\ClocksCntr[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ClocksCntr_reg(21),
      I1 => \^din\(0),
      I2 => syncvalid_r,
      O => \ClocksCntr[20]_i_4_n_0\
    );
\ClocksCntr[20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ClocksCntr_reg(20),
      I1 => \^din\(0),
      I2 => syncvalid_r,
      O => \ClocksCntr[20]_i_5_n_0\
    );
\ClocksCntr[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ClocksCntr_reg(27),
      I1 => \^din\(0),
      I2 => syncvalid_r,
      O => \ClocksCntr[24]_i_2_n_0\
    );
\ClocksCntr[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ClocksCntr_reg(26),
      I1 => \^din\(0),
      I2 => syncvalid_r,
      O => \ClocksCntr[24]_i_3_n_0\
    );
\ClocksCntr[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ClocksCntr_reg(25),
      I1 => \^din\(0),
      I2 => syncvalid_r,
      O => \ClocksCntr[24]_i_4_n_0\
    );
\ClocksCntr[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ClocksCntr_reg(24),
      I1 => \^din\(0),
      I2 => syncvalid_r,
      O => \ClocksCntr[24]_i_5_n_0\
    );
\ClocksCntr[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ClocksCntr_reg(31),
      I1 => \^din\(0),
      I2 => syncvalid_r,
      O => \ClocksCntr[28]_i_2_n_0\
    );
\ClocksCntr[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ClocksCntr_reg(30),
      I1 => \^din\(0),
      I2 => syncvalid_r,
      O => \ClocksCntr[28]_i_3_n_0\
    );
\ClocksCntr[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ClocksCntr_reg(29),
      I1 => \^din\(0),
      I2 => syncvalid_r,
      O => \ClocksCntr[28]_i_4_n_0\
    );
\ClocksCntr[28]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ClocksCntr_reg(28),
      I1 => \^din\(0),
      I2 => syncvalid_r,
      O => \ClocksCntr[28]_i_5_n_0\
    );
\ClocksCntr[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ClocksCntr_reg(7),
      I1 => \^din\(0),
      I2 => syncvalid_r,
      O => \ClocksCntr[4]_i_2_n_0\
    );
\ClocksCntr[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ClocksCntr_reg(6),
      I1 => \^din\(0),
      I2 => syncvalid_r,
      O => \ClocksCntr[4]_i_3_n_0\
    );
\ClocksCntr[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ClocksCntr_reg(5),
      I1 => \^din\(0),
      I2 => syncvalid_r,
      O => \ClocksCntr[4]_i_4_n_0\
    );
\ClocksCntr[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ClocksCntr_reg(4),
      I1 => \^din\(0),
      I2 => syncvalid_r,
      O => \ClocksCntr[4]_i_5_n_0\
    );
\ClocksCntr[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ClocksCntr_reg(11),
      I1 => \^din\(0),
      I2 => syncvalid_r,
      O => \ClocksCntr[8]_i_2_n_0\
    );
\ClocksCntr[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ClocksCntr_reg(10),
      I1 => \^din\(0),
      I2 => syncvalid_r,
      O => \ClocksCntr[8]_i_3_n_0\
    );
\ClocksCntr[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ClocksCntr_reg(9),
      I1 => \^din\(0),
      I2 => syncvalid_r,
      O => \ClocksCntr[8]_i_4_n_0\
    );
\ClocksCntr[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ClocksCntr_reg(8),
      I1 => \^din\(0),
      I2 => syncvalid_r,
      O => \ClocksCntr[8]_i_5_n_0\
    );
\ClocksCntr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AR(1),
      D => \ClocksCntr_reg[0]_i_1_n_7\,
      Q => ClocksCntr_reg(0)
    );
\ClocksCntr_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ClocksCntr_reg[0]_i_1_n_0\,
      CO(2) => \ClocksCntr_reg[0]_i_1_n_1\,
      CO(1) => \ClocksCntr_reg[0]_i_1_n_2\,
      CO(0) => \ClocksCntr_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \ClocksCntr[0]_i_2_n_0\,
      O(3) => \ClocksCntr_reg[0]_i_1_n_4\,
      O(2) => \ClocksCntr_reg[0]_i_1_n_5\,
      O(1) => \ClocksCntr_reg[0]_i_1_n_6\,
      O(0) => \ClocksCntr_reg[0]_i_1_n_7\,
      S(3) => \ClocksCntr[0]_i_3_n_0\,
      S(2) => \ClocksCntr[0]_i_4_n_0\,
      S(1) => \ClocksCntr[0]_i_5_n_0\,
      S(0) => \ClocksCntr[0]_i_6_n_0\
    );
\ClocksCntr_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AR(1),
      D => \ClocksCntr_reg[8]_i_1_n_5\,
      Q => ClocksCntr_reg(10)
    );
\ClocksCntr_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AR(1),
      D => \ClocksCntr_reg[8]_i_1_n_4\,
      Q => ClocksCntr_reg(11)
    );
\ClocksCntr_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AR(1),
      D => \ClocksCntr_reg[12]_i_1_n_7\,
      Q => ClocksCntr_reg(12)
    );
\ClocksCntr_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ClocksCntr_reg[8]_i_1_n_0\,
      CO(3) => \ClocksCntr_reg[12]_i_1_n_0\,
      CO(2) => \ClocksCntr_reg[12]_i_1_n_1\,
      CO(1) => \ClocksCntr_reg[12]_i_1_n_2\,
      CO(0) => \ClocksCntr_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ClocksCntr_reg[12]_i_1_n_4\,
      O(2) => \ClocksCntr_reg[12]_i_1_n_5\,
      O(1) => \ClocksCntr_reg[12]_i_1_n_6\,
      O(0) => \ClocksCntr_reg[12]_i_1_n_7\,
      S(3) => \ClocksCntr[12]_i_2_n_0\,
      S(2) => \ClocksCntr[12]_i_3_n_0\,
      S(1) => \ClocksCntr[12]_i_4_n_0\,
      S(0) => \ClocksCntr[12]_i_5_n_0\
    );
\ClocksCntr_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \ClocksCntr_reg[12]_i_1_n_6\,
      Q => ClocksCntr_reg(13)
    );
\ClocksCntr_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \ClocksCntr_reg[12]_i_1_n_5\,
      Q => ClocksCntr_reg(14)
    );
\ClocksCntr_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \ClocksCntr_reg[12]_i_1_n_4\,
      Q => ClocksCntr_reg(15)
    );
\ClocksCntr_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \ClocksCntr_reg[16]_i_1_n_7\,
      Q => ClocksCntr_reg(16)
    );
\ClocksCntr_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ClocksCntr_reg[12]_i_1_n_0\,
      CO(3) => \ClocksCntr_reg[16]_i_1_n_0\,
      CO(2) => \ClocksCntr_reg[16]_i_1_n_1\,
      CO(1) => \ClocksCntr_reg[16]_i_1_n_2\,
      CO(0) => \ClocksCntr_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ClocksCntr_reg[16]_i_1_n_4\,
      O(2) => \ClocksCntr_reg[16]_i_1_n_5\,
      O(1) => \ClocksCntr_reg[16]_i_1_n_6\,
      O(0) => \ClocksCntr_reg[16]_i_1_n_7\,
      S(3) => \ClocksCntr[16]_i_2_n_0\,
      S(2) => \ClocksCntr[16]_i_3_n_0\,
      S(1) => \ClocksCntr[16]_i_4_n_0\,
      S(0) => \ClocksCntr[16]_i_5_n_0\
    );
\ClocksCntr_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \ClocksCntr_reg[16]_i_1_n_6\,
      Q => ClocksCntr_reg(17)
    );
\ClocksCntr_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \ClocksCntr_reg[16]_i_1_n_5\,
      Q => ClocksCntr_reg(18)
    );
\ClocksCntr_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \ClocksCntr_reg[16]_i_1_n_4\,
      Q => ClocksCntr_reg(19)
    );
\ClocksCntr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AR(1),
      D => \ClocksCntr_reg[0]_i_1_n_6\,
      Q => ClocksCntr_reg(1)
    );
\ClocksCntr_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \ClocksCntr_reg[20]_i_1_n_7\,
      Q => ClocksCntr_reg(20)
    );
\ClocksCntr_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ClocksCntr_reg[16]_i_1_n_0\,
      CO(3) => \ClocksCntr_reg[20]_i_1_n_0\,
      CO(2) => \ClocksCntr_reg[20]_i_1_n_1\,
      CO(1) => \ClocksCntr_reg[20]_i_1_n_2\,
      CO(0) => \ClocksCntr_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ClocksCntr_reg[20]_i_1_n_4\,
      O(2) => \ClocksCntr_reg[20]_i_1_n_5\,
      O(1) => \ClocksCntr_reg[20]_i_1_n_6\,
      O(0) => \ClocksCntr_reg[20]_i_1_n_7\,
      S(3) => \ClocksCntr[20]_i_2_n_0\,
      S(2) => \ClocksCntr[20]_i_3_n_0\,
      S(1) => \ClocksCntr[20]_i_4_n_0\,
      S(0) => \ClocksCntr[20]_i_5_n_0\
    );
\ClocksCntr_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \ClocksCntr_reg[20]_i_1_n_6\,
      Q => ClocksCntr_reg(21)
    );
\ClocksCntr_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \ClocksCntr_reg[20]_i_1_n_5\,
      Q => ClocksCntr_reg(22)
    );
\ClocksCntr_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \ClocksCntr_reg[20]_i_1_n_4\,
      Q => ClocksCntr_reg(23)
    );
\ClocksCntr_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \ClocksCntr_reg[24]_i_1_n_7\,
      Q => ClocksCntr_reg(24)
    );
\ClocksCntr_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ClocksCntr_reg[20]_i_1_n_0\,
      CO(3) => \ClocksCntr_reg[24]_i_1_n_0\,
      CO(2) => \ClocksCntr_reg[24]_i_1_n_1\,
      CO(1) => \ClocksCntr_reg[24]_i_1_n_2\,
      CO(0) => \ClocksCntr_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ClocksCntr_reg[24]_i_1_n_4\,
      O(2) => \ClocksCntr_reg[24]_i_1_n_5\,
      O(1) => \ClocksCntr_reg[24]_i_1_n_6\,
      O(0) => \ClocksCntr_reg[24]_i_1_n_7\,
      S(3) => \ClocksCntr[24]_i_2_n_0\,
      S(2) => \ClocksCntr[24]_i_3_n_0\,
      S(1) => \ClocksCntr[24]_i_4_n_0\,
      S(0) => \ClocksCntr[24]_i_5_n_0\
    );
\ClocksCntr_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \ClocksCntr_reg[24]_i_1_n_6\,
      Q => ClocksCntr_reg(25)
    );
\ClocksCntr_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \ClocksCntr_reg[24]_i_1_n_5\,
      Q => ClocksCntr_reg(26)
    );
\ClocksCntr_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \ClocksCntr_reg[24]_i_1_n_4\,
      Q => ClocksCntr_reg(27)
    );
\ClocksCntr_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \ClocksCntr_reg[28]_i_1_n_7\,
      Q => ClocksCntr_reg(28)
    );
\ClocksCntr_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ClocksCntr_reg[24]_i_1_n_0\,
      CO(3) => \NLW_ClocksCntr_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \ClocksCntr_reg[28]_i_1_n_1\,
      CO(1) => \ClocksCntr_reg[28]_i_1_n_2\,
      CO(0) => \ClocksCntr_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ClocksCntr_reg[28]_i_1_n_4\,
      O(2) => \ClocksCntr_reg[28]_i_1_n_5\,
      O(1) => \ClocksCntr_reg[28]_i_1_n_6\,
      O(0) => \ClocksCntr_reg[28]_i_1_n_7\,
      S(3) => \ClocksCntr[28]_i_2_n_0\,
      S(2) => \ClocksCntr[28]_i_3_n_0\,
      S(1) => \ClocksCntr[28]_i_4_n_0\,
      S(0) => \ClocksCntr[28]_i_5_n_0\
    );
\ClocksCntr_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \ClocksCntr_reg[28]_i_1_n_6\,
      Q => ClocksCntr_reg(29)
    );
\ClocksCntr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AR(1),
      D => \ClocksCntr_reg[0]_i_1_n_5\,
      Q => ClocksCntr_reg(2)
    );
\ClocksCntr_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \ClocksCntr_reg[28]_i_1_n_5\,
      Q => ClocksCntr_reg(30)
    );
\ClocksCntr_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \ClocksCntr_reg[28]_i_1_n_4\,
      Q => ClocksCntr_reg(31)
    );
\ClocksCntr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AR(1),
      D => \ClocksCntr_reg[0]_i_1_n_4\,
      Q => ClocksCntr_reg(3)
    );
\ClocksCntr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AR(1),
      D => \ClocksCntr_reg[4]_i_1_n_7\,
      Q => ClocksCntr_reg(4)
    );
\ClocksCntr_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ClocksCntr_reg[0]_i_1_n_0\,
      CO(3) => \ClocksCntr_reg[4]_i_1_n_0\,
      CO(2) => \ClocksCntr_reg[4]_i_1_n_1\,
      CO(1) => \ClocksCntr_reg[4]_i_1_n_2\,
      CO(0) => \ClocksCntr_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ClocksCntr_reg[4]_i_1_n_4\,
      O(2) => \ClocksCntr_reg[4]_i_1_n_5\,
      O(1) => \ClocksCntr_reg[4]_i_1_n_6\,
      O(0) => \ClocksCntr_reg[4]_i_1_n_7\,
      S(3) => \ClocksCntr[4]_i_2_n_0\,
      S(2) => \ClocksCntr[4]_i_3_n_0\,
      S(1) => \ClocksCntr[4]_i_4_n_0\,
      S(0) => \ClocksCntr[4]_i_5_n_0\
    );
\ClocksCntr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AR(1),
      D => \ClocksCntr_reg[4]_i_1_n_6\,
      Q => ClocksCntr_reg(5)
    );
\ClocksCntr_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AR(1),
      D => \ClocksCntr_reg[4]_i_1_n_5\,
      Q => ClocksCntr_reg(6)
    );
\ClocksCntr_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AR(1),
      D => \ClocksCntr_reg[4]_i_1_n_4\,
      Q => ClocksCntr_reg(7)
    );
\ClocksCntr_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AR(1),
      D => \ClocksCntr_reg[8]_i_1_n_7\,
      Q => ClocksCntr_reg(8)
    );
\ClocksCntr_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ClocksCntr_reg[4]_i_1_n_0\,
      CO(3) => \ClocksCntr_reg[8]_i_1_n_0\,
      CO(2) => \ClocksCntr_reg[8]_i_1_n_1\,
      CO(1) => \ClocksCntr_reg[8]_i_1_n_2\,
      CO(0) => \ClocksCntr_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ClocksCntr_reg[8]_i_1_n_4\,
      O(2) => \ClocksCntr_reg[8]_i_1_n_5\,
      O(1) => \ClocksCntr_reg[8]_i_1_n_6\,
      O(0) => \ClocksCntr_reg[8]_i_1_n_7\,
      S(3) => \ClocksCntr[8]_i_2_n_0\,
      S(2) => \ClocksCntr[8]_i_3_n_0\,
      S(1) => \ClocksCntr[8]_i_4_n_0\,
      S(0) => \ClocksCntr[8]_i_5_n_0\
    );
\ClocksCntr_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AR(1),
      D => \ClocksCntr_reg[8]_i_1_n_6\,
      Q => ClocksCntr_reg(9)
    );
\DataDelayPipe_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \slv_reg8_reg[0]\,
      CLK => vita_clk,
      D => PAR_DATAIN(10),
      Q => \DataDelayPipe_reg[3]_10\(0)
    );
\DataDelayPipe_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \slv_reg8_reg[0]\,
      CLK => vita_clk,
      D => PAR_DATAIN(20),
      Q => \DataDelayPipe_reg[3]_10\(10)
    );
\DataDelayPipe_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \slv_reg8_reg[0]\,
      CLK => vita_clk,
      D => PAR_DATAIN(21),
      Q => \DataDelayPipe_reg[3]_10\(11)
    );
\DataDelayPipe_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \slv_reg8_reg[0]\,
      CLK => vita_clk,
      D => PAR_DATAIN(22),
      Q => \DataDelayPipe_reg[3]_10\(12)
    );
\DataDelayPipe_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \slv_reg8_reg[0]\,
      CLK => vita_clk,
      D => PAR_DATAIN(23),
      Q => \DataDelayPipe_reg[3]_10\(13)
    );
\DataDelayPipe_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \slv_reg8_reg[0]\,
      CLK => vita_clk,
      D => PAR_DATAIN(24),
      Q => \DataDelayPipe_reg[3]_10\(14)
    );
\DataDelayPipe_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \slv_reg8_reg[0]\,
      CLK => vita_clk,
      D => PAR_DATAIN(25),
      Q => \DataDelayPipe_reg[3]_10\(15)
    );
\DataDelayPipe_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \slv_reg8_reg[0]\,
      CLK => vita_clk,
      D => PAR_DATAIN(26),
      Q => \DataDelayPipe_reg[3]_10\(16)
    );
\DataDelayPipe_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \slv_reg8_reg[0]\,
      CLK => vita_clk,
      D => PAR_DATAIN(27),
      Q => \DataDelayPipe_reg[3]_10\(17)
    );
\DataDelayPipe_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \slv_reg8_reg[0]\,
      CLK => vita_clk,
      D => PAR_DATAIN(28),
      Q => \DataDelayPipe_reg[3]_10\(18)
    );
\DataDelayPipe_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \slv_reg8_reg[0]\,
      CLK => vita_clk,
      D => PAR_DATAIN(29),
      Q => \DataDelayPipe_reg[3]_10\(19)
    );
\DataDelayPipe_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \slv_reg8_reg[0]\,
      CLK => vita_clk,
      D => PAR_DATAIN(11),
      Q => \DataDelayPipe_reg[3]_10\(1)
    );
\DataDelayPipe_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \slv_reg8_reg[0]\,
      CLK => vita_clk,
      D => PAR_DATAIN(30),
      Q => \DataDelayPipe_reg[3]_10\(20)
    );
\DataDelayPipe_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \slv_reg8_reg[0]\,
      CLK => vita_clk,
      D => PAR_DATAIN(31),
      Q => \DataDelayPipe_reg[3]_10\(21)
    );
\DataDelayPipe_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \slv_reg8_reg[0]\,
      CLK => vita_clk,
      D => PAR_DATAIN(32),
      Q => \DataDelayPipe_reg[3]_10\(22)
    );
\DataDelayPipe_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \slv_reg8_reg[0]\,
      CLK => vita_clk,
      D => PAR_DATAIN(33),
      Q => \DataDelayPipe_reg[3]_10\(23)
    );
\DataDelayPipe_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \slv_reg8_reg[0]\,
      CLK => vita_clk,
      D => PAR_DATAIN(34),
      Q => \DataDelayPipe_reg[3]_10\(24)
    );
\DataDelayPipe_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \slv_reg8_reg[0]\,
      CLK => vita_clk,
      D => PAR_DATAIN(35),
      Q => \DataDelayPipe_reg[3]_10\(25)
    );
\DataDelayPipe_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \slv_reg8_reg[0]\,
      CLK => vita_clk,
      D => PAR_DATAIN(36),
      Q => \DataDelayPipe_reg[3]_10\(26)
    );
\DataDelayPipe_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \slv_reg8_reg[0]\,
      CLK => vita_clk,
      D => PAR_DATAIN(37),
      Q => \DataDelayPipe_reg[3]_10\(27)
    );
\DataDelayPipe_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \slv_reg8_reg[0]\,
      CLK => vita_clk,
      D => PAR_DATAIN(38),
      Q => \DataDelayPipe_reg[3]_10\(28)
    );
\DataDelayPipe_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \slv_reg8_reg[0]\,
      CLK => vita_clk,
      D => PAR_DATAIN(39),
      Q => \DataDelayPipe_reg[3]_10\(29)
    );
\DataDelayPipe_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \slv_reg8_reg[0]\,
      CLK => vita_clk,
      D => PAR_DATAIN(12),
      Q => \DataDelayPipe_reg[3]_10\(2)
    );
\DataDelayPipe_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \slv_reg8_reg[0]\,
      CLK => vita_clk,
      D => PAR_DATAIN(40),
      Q => \DataDelayPipe_reg[3]_10\(30)
    );
\DataDelayPipe_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \slv_reg8_reg[0]\,
      CLK => vita_clk,
      D => PAR_DATAIN(41),
      Q => \DataDelayPipe_reg[3]_10\(31)
    );
\DataDelayPipe_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \slv_reg8_reg[0]\,
      CLK => vita_clk,
      D => PAR_DATAIN(42),
      Q => \DataDelayPipe_reg[3]_10\(32)
    );
\DataDelayPipe_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \slv_reg8_reg[0]\,
      CLK => vita_clk,
      D => PAR_DATAIN(43),
      Q => \DataDelayPipe_reg[3]_10\(33)
    );
\DataDelayPipe_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \slv_reg8_reg[0]\,
      CLK => vita_clk,
      D => PAR_DATAIN(44),
      Q => \DataDelayPipe_reg[3]_10\(34)
    );
\DataDelayPipe_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \slv_reg8_reg[0]\,
      CLK => vita_clk,
      D => PAR_DATAIN(45),
      Q => \DataDelayPipe_reg[3]_10\(35)
    );
\DataDelayPipe_reg[3][36]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \slv_reg8_reg[0]\,
      CLK => vita_clk,
      D => PAR_DATAIN(46),
      Q => \DataDelayPipe_reg[3]_10\(36)
    );
\DataDelayPipe_reg[3][37]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \slv_reg8_reg[0]\,
      CLK => vita_clk,
      D => PAR_DATAIN(47),
      Q => \DataDelayPipe_reg[3]_10\(37)
    );
\DataDelayPipe_reg[3][38]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \slv_reg8_reg[0]\,
      CLK => vita_clk,
      D => PAR_DATAIN(48),
      Q => \DataDelayPipe_reg[3]_10\(38)
    );
\DataDelayPipe_reg[3][39]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \slv_reg8_reg[0]\,
      CLK => vita_clk,
      D => PAR_DATAIN(49),
      Q => \DataDelayPipe_reg[3]_10\(39)
    );
\DataDelayPipe_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \slv_reg8_reg[0]\,
      CLK => vita_clk,
      D => PAR_DATAIN(13),
      Q => \DataDelayPipe_reg[3]_10\(3)
    );
\DataDelayPipe_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \slv_reg8_reg[0]\,
      CLK => vita_clk,
      D => PAR_DATAIN(14),
      Q => \DataDelayPipe_reg[3]_10\(4)
    );
\DataDelayPipe_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \slv_reg8_reg[0]\,
      CLK => vita_clk,
      D => PAR_DATAIN(15),
      Q => \DataDelayPipe_reg[3]_10\(5)
    );
\DataDelayPipe_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \slv_reg8_reg[0]\,
      CLK => vita_clk,
      D => PAR_DATAIN(16),
      Q => \DataDelayPipe_reg[3]_10\(6)
    );
\DataDelayPipe_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \slv_reg8_reg[0]\,
      CLK => vita_clk,
      D => PAR_DATAIN(17),
      Q => \DataDelayPipe_reg[3]_10\(7)
    );
\DataDelayPipe_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \slv_reg8_reg[0]\,
      CLK => vita_clk,
      D => PAR_DATAIN(18),
      Q => \DataDelayPipe_reg[3]_10\(8)
    );
\DataDelayPipe_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \slv_reg8_reg[0]\,
      CLK => vita_clk,
      D => PAR_DATAIN(19),
      Q => \DataDelayPipe_reg[3]_10\(9)
    );
\DataValidPipe_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AR(1),
      D => E(0),
      Q => syncvalid_r
    );
\DataValidPipe_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AR(0),
      D => syncvalid_r,
      Q => p_2_in
    );
\DecoderEnablerState[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66606060"
    )
        port map (
      I0 => DecoderEnablerState(0),
      I1 => \DecoderEnablerState[1]_i_2_n_0\,
      I2 => AR(0),
      I3 => \slv_reg8_reg[1]\(0),
      I4 => p_0_in36_in,
      O => \DecoderEnablerState[0]_i_1_n_0\
    );
\DecoderEnablerState[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6262620062006200"
    )
        port map (
      I0 => DecoderEnablerState(1),
      I1 => \DecoderEnablerState[1]_i_2_n_0\,
      I2 => DecoderEnablerState(0),
      I3 => AR(0),
      I4 => \slv_reg8_reg[1]\(0),
      I5 => p_0_in36_in,
      O => \DecoderEnablerState[1]_i_1_n_0\
    );
\DecoderEnablerState[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF40AA40"
    )
        port map (
      I0 => DecoderEnablerState(1),
      I1 => eqOp7_out,
      I2 => eqOp8_out,
      I3 => DecoderEnablerState(0),
      I4 => eqOp6_out,
      I5 => AR(0),
      O => \DecoderEnablerState[1]_i_2_n_0\
    );
\DecoderEnablerState_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => '1',
      D => \DecoderEnablerState[0]_i_1_n_0\,
      Q => DecoderEnablerState(0),
      R => '0'
    );
\DecoderEnablerState_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => '1',
      D => \DecoderEnablerState[1]_i_1_n_0\,
      Q => DecoderEnablerState(1),
      R => '0'
    );
\EndLineCntr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => rst_cntrs,
      I1 => endline_reg_n_0,
      I2 => syncvalid_r,
      I3 => decode,
      O => \EndLineCntr[0]_i_1_n_0\
    );
\EndLineCntr[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^endlinecnt\(0),
      I1 => rst_cntrs,
      O => \EndLineCntr[0]_i_3_n_0\
    );
\EndLineCntr[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^endlinecnt\(3),
      I1 => rst_cntrs,
      O => \EndLineCntr[0]_i_4_n_0\
    );
\EndLineCntr[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^endlinecnt\(2),
      I1 => rst_cntrs,
      O => \EndLineCntr[0]_i_5_n_0\
    );
\EndLineCntr[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^endlinecnt\(1),
      I1 => rst_cntrs,
      O => \EndLineCntr[0]_i_6_n_0\
    );
\EndLineCntr[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^endlinecnt\(0),
      I1 => rst_cntrs,
      O => \EndLineCntr[0]_i_7_n_0\
    );
\EndLineCntr[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^endlinecnt\(15),
      I1 => rst_cntrs,
      O => \EndLineCntr[12]_i_2_n_0\
    );
\EndLineCntr[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^endlinecnt\(14),
      I1 => rst_cntrs,
      O => \EndLineCntr[12]_i_3_n_0\
    );
\EndLineCntr[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^endlinecnt\(13),
      I1 => rst_cntrs,
      O => \EndLineCntr[12]_i_4_n_0\
    );
\EndLineCntr[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^endlinecnt\(12),
      I1 => rst_cntrs,
      O => \EndLineCntr[12]_i_5_n_0\
    );
\EndLineCntr[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^endlinecnt\(19),
      I1 => rst_cntrs,
      O => \EndLineCntr[16]_i_2_n_0\
    );
\EndLineCntr[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^endlinecnt\(18),
      I1 => rst_cntrs,
      O => \EndLineCntr[16]_i_3_n_0\
    );
\EndLineCntr[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^endlinecnt\(17),
      I1 => rst_cntrs,
      O => \EndLineCntr[16]_i_4_n_0\
    );
\EndLineCntr[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^endlinecnt\(16),
      I1 => rst_cntrs,
      O => \EndLineCntr[16]_i_5_n_0\
    );
\EndLineCntr[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^endlinecnt\(23),
      I1 => rst_cntrs,
      O => \EndLineCntr[20]_i_2_n_0\
    );
\EndLineCntr[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^endlinecnt\(22),
      I1 => rst_cntrs,
      O => \EndLineCntr[20]_i_3_n_0\
    );
\EndLineCntr[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^endlinecnt\(21),
      I1 => rst_cntrs,
      O => \EndLineCntr[20]_i_4_n_0\
    );
\EndLineCntr[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^endlinecnt\(20),
      I1 => rst_cntrs,
      O => \EndLineCntr[20]_i_5_n_0\
    );
\EndLineCntr[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^endlinecnt\(27),
      I1 => rst_cntrs,
      O => \EndLineCntr[24]_i_2_n_0\
    );
\EndLineCntr[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^endlinecnt\(26),
      I1 => rst_cntrs,
      O => \EndLineCntr[24]_i_3_n_0\
    );
\EndLineCntr[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^endlinecnt\(25),
      I1 => rst_cntrs,
      O => \EndLineCntr[24]_i_4_n_0\
    );
\EndLineCntr[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^endlinecnt\(24),
      I1 => rst_cntrs,
      O => \EndLineCntr[24]_i_5_n_0\
    );
\EndLineCntr[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^endlinecnt\(31),
      I1 => rst_cntrs,
      O => \EndLineCntr[28]_i_2_n_0\
    );
\EndLineCntr[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^endlinecnt\(30),
      I1 => rst_cntrs,
      O => \EndLineCntr[28]_i_3_n_0\
    );
\EndLineCntr[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^endlinecnt\(29),
      I1 => rst_cntrs,
      O => \EndLineCntr[28]_i_4_n_0\
    );
\EndLineCntr[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^endlinecnt\(28),
      I1 => rst_cntrs,
      O => \EndLineCntr[28]_i_5_n_0\
    );
\EndLineCntr[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^endlinecnt\(7),
      I1 => rst_cntrs,
      O => \EndLineCntr[4]_i_2_n_0\
    );
\EndLineCntr[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^endlinecnt\(6),
      I1 => rst_cntrs,
      O => \EndLineCntr[4]_i_3_n_0\
    );
\EndLineCntr[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^endlinecnt\(5),
      I1 => rst_cntrs,
      O => \EndLineCntr[4]_i_4_n_0\
    );
\EndLineCntr[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^endlinecnt\(4),
      I1 => rst_cntrs,
      O => \EndLineCntr[4]_i_5_n_0\
    );
\EndLineCntr[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^endlinecnt\(11),
      I1 => rst_cntrs,
      O => \EndLineCntr[8]_i_2_n_0\
    );
\EndLineCntr[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^endlinecnt\(10),
      I1 => rst_cntrs,
      O => \EndLineCntr[8]_i_3_n_0\
    );
\EndLineCntr[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^endlinecnt\(9),
      I1 => rst_cntrs,
      O => \EndLineCntr[8]_i_4_n_0\
    );
\EndLineCntr[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^endlinecnt\(8),
      I1 => rst_cntrs,
      O => \EndLineCntr[8]_i_5_n_0\
    );
\EndLineCntr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \EndLineCntr[0]_i_1_n_0\,
      CLR => AR(1),
      D => \EndLineCntr_reg[0]_i_2_n_7\,
      Q => \^endlinecnt\(0)
    );
\EndLineCntr_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \EndLineCntr_reg[0]_i_2_n_0\,
      CO(2) => \EndLineCntr_reg[0]_i_2_n_1\,
      CO(1) => \EndLineCntr_reg[0]_i_2_n_2\,
      CO(0) => \EndLineCntr_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \EndLineCntr[0]_i_3_n_0\,
      O(3) => \EndLineCntr_reg[0]_i_2_n_4\,
      O(2) => \EndLineCntr_reg[0]_i_2_n_5\,
      O(1) => \EndLineCntr_reg[0]_i_2_n_6\,
      O(0) => \EndLineCntr_reg[0]_i_2_n_7\,
      S(3) => \EndLineCntr[0]_i_4_n_0\,
      S(2) => \EndLineCntr[0]_i_5_n_0\,
      S(1) => \EndLineCntr[0]_i_6_n_0\,
      S(0) => \EndLineCntr[0]_i_7_n_0\
    );
\EndLineCntr_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \EndLineCntr[0]_i_1_n_0\,
      CLR => AR(1),
      D => \EndLineCntr_reg[8]_i_1_n_5\,
      Q => \^endlinecnt\(10)
    );
\EndLineCntr_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \EndLineCntr[0]_i_1_n_0\,
      CLR => AR(1),
      D => \EndLineCntr_reg[8]_i_1_n_4\,
      Q => \^endlinecnt\(11)
    );
\EndLineCntr_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \EndLineCntr[0]_i_1_n_0\,
      CLR => AR(1),
      D => \EndLineCntr_reg[12]_i_1_n_7\,
      Q => \^endlinecnt\(12)
    );
\EndLineCntr_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \EndLineCntr_reg[8]_i_1_n_0\,
      CO(3) => \EndLineCntr_reg[12]_i_1_n_0\,
      CO(2) => \EndLineCntr_reg[12]_i_1_n_1\,
      CO(1) => \EndLineCntr_reg[12]_i_1_n_2\,
      CO(0) => \EndLineCntr_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \EndLineCntr_reg[12]_i_1_n_4\,
      O(2) => \EndLineCntr_reg[12]_i_1_n_5\,
      O(1) => \EndLineCntr_reg[12]_i_1_n_6\,
      O(0) => \EndLineCntr_reg[12]_i_1_n_7\,
      S(3) => \EndLineCntr[12]_i_2_n_0\,
      S(2) => \EndLineCntr[12]_i_3_n_0\,
      S(1) => \EndLineCntr[12]_i_4_n_0\,
      S(0) => \EndLineCntr[12]_i_5_n_0\
    );
\EndLineCntr_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \EndLineCntr[0]_i_1_n_0\,
      CLR => AR(1),
      D => \EndLineCntr_reg[12]_i_1_n_6\,
      Q => \^endlinecnt\(13)
    );
\EndLineCntr_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \EndLineCntr[0]_i_1_n_0\,
      CLR => AR(1),
      D => \EndLineCntr_reg[12]_i_1_n_5\,
      Q => \^endlinecnt\(14)
    );
\EndLineCntr_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \EndLineCntr[0]_i_1_n_0\,
      CLR => AR(1),
      D => \EndLineCntr_reg[12]_i_1_n_4\,
      Q => \^endlinecnt\(15)
    );
\EndLineCntr_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \EndLineCntr[0]_i_1_n_0\,
      CLR => AR(1),
      D => \EndLineCntr_reg[16]_i_1_n_7\,
      Q => \^endlinecnt\(16)
    );
\EndLineCntr_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \EndLineCntr_reg[12]_i_1_n_0\,
      CO(3) => \EndLineCntr_reg[16]_i_1_n_0\,
      CO(2) => \EndLineCntr_reg[16]_i_1_n_1\,
      CO(1) => \EndLineCntr_reg[16]_i_1_n_2\,
      CO(0) => \EndLineCntr_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \EndLineCntr_reg[16]_i_1_n_4\,
      O(2) => \EndLineCntr_reg[16]_i_1_n_5\,
      O(1) => \EndLineCntr_reg[16]_i_1_n_6\,
      O(0) => \EndLineCntr_reg[16]_i_1_n_7\,
      S(3) => \EndLineCntr[16]_i_2_n_0\,
      S(2) => \EndLineCntr[16]_i_3_n_0\,
      S(1) => \EndLineCntr[16]_i_4_n_0\,
      S(0) => \EndLineCntr[16]_i_5_n_0\
    );
\EndLineCntr_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \EndLineCntr[0]_i_1_n_0\,
      CLR => AR(1),
      D => \EndLineCntr_reg[16]_i_1_n_6\,
      Q => \^endlinecnt\(17)
    );
\EndLineCntr_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \EndLineCntr[0]_i_1_n_0\,
      CLR => AR(1),
      D => \EndLineCntr_reg[16]_i_1_n_5\,
      Q => \^endlinecnt\(18)
    );
\EndLineCntr_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \EndLineCntr[0]_i_1_n_0\,
      CLR => AR(1),
      D => \EndLineCntr_reg[16]_i_1_n_4\,
      Q => \^endlinecnt\(19)
    );
\EndLineCntr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \EndLineCntr[0]_i_1_n_0\,
      CLR => AR(1),
      D => \EndLineCntr_reg[0]_i_2_n_6\,
      Q => \^endlinecnt\(1)
    );
\EndLineCntr_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \EndLineCntr[0]_i_1_n_0\,
      CLR => AR(1),
      D => \EndLineCntr_reg[20]_i_1_n_7\,
      Q => \^endlinecnt\(20)
    );
\EndLineCntr_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \EndLineCntr_reg[16]_i_1_n_0\,
      CO(3) => \EndLineCntr_reg[20]_i_1_n_0\,
      CO(2) => \EndLineCntr_reg[20]_i_1_n_1\,
      CO(1) => \EndLineCntr_reg[20]_i_1_n_2\,
      CO(0) => \EndLineCntr_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \EndLineCntr_reg[20]_i_1_n_4\,
      O(2) => \EndLineCntr_reg[20]_i_1_n_5\,
      O(1) => \EndLineCntr_reg[20]_i_1_n_6\,
      O(0) => \EndLineCntr_reg[20]_i_1_n_7\,
      S(3) => \EndLineCntr[20]_i_2_n_0\,
      S(2) => \EndLineCntr[20]_i_3_n_0\,
      S(1) => \EndLineCntr[20]_i_4_n_0\,
      S(0) => \EndLineCntr[20]_i_5_n_0\
    );
\EndLineCntr_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \EndLineCntr[0]_i_1_n_0\,
      CLR => AR(1),
      D => \EndLineCntr_reg[20]_i_1_n_6\,
      Q => \^endlinecnt\(21)
    );
\EndLineCntr_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \EndLineCntr[0]_i_1_n_0\,
      CLR => AR(1),
      D => \EndLineCntr_reg[20]_i_1_n_5\,
      Q => \^endlinecnt\(22)
    );
\EndLineCntr_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \EndLineCntr[0]_i_1_n_0\,
      CLR => AR(1),
      D => \EndLineCntr_reg[20]_i_1_n_4\,
      Q => \^endlinecnt\(23)
    );
\EndLineCntr_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \EndLineCntr[0]_i_1_n_0\,
      CLR => AR(1),
      D => \EndLineCntr_reg[24]_i_1_n_7\,
      Q => \^endlinecnt\(24)
    );
\EndLineCntr_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \EndLineCntr_reg[20]_i_1_n_0\,
      CO(3) => \EndLineCntr_reg[24]_i_1_n_0\,
      CO(2) => \EndLineCntr_reg[24]_i_1_n_1\,
      CO(1) => \EndLineCntr_reg[24]_i_1_n_2\,
      CO(0) => \EndLineCntr_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \EndLineCntr_reg[24]_i_1_n_4\,
      O(2) => \EndLineCntr_reg[24]_i_1_n_5\,
      O(1) => \EndLineCntr_reg[24]_i_1_n_6\,
      O(0) => \EndLineCntr_reg[24]_i_1_n_7\,
      S(3) => \EndLineCntr[24]_i_2_n_0\,
      S(2) => \EndLineCntr[24]_i_3_n_0\,
      S(1) => \EndLineCntr[24]_i_4_n_0\,
      S(0) => \EndLineCntr[24]_i_5_n_0\
    );
\EndLineCntr_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \EndLineCntr[0]_i_1_n_0\,
      CLR => AR(1),
      D => \EndLineCntr_reg[24]_i_1_n_6\,
      Q => \^endlinecnt\(25)
    );
\EndLineCntr_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \EndLineCntr[0]_i_1_n_0\,
      CLR => AR(1),
      D => \EndLineCntr_reg[24]_i_1_n_5\,
      Q => \^endlinecnt\(26)
    );
\EndLineCntr_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \EndLineCntr[0]_i_1_n_0\,
      CLR => AR(1),
      D => \EndLineCntr_reg[24]_i_1_n_4\,
      Q => \^endlinecnt\(27)
    );
\EndLineCntr_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \EndLineCntr[0]_i_1_n_0\,
      CLR => AR(1),
      D => \EndLineCntr_reg[28]_i_1_n_7\,
      Q => \^endlinecnt\(28)
    );
\EndLineCntr_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \EndLineCntr_reg[24]_i_1_n_0\,
      CO(3) => \NLW_EndLineCntr_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \EndLineCntr_reg[28]_i_1_n_1\,
      CO(1) => \EndLineCntr_reg[28]_i_1_n_2\,
      CO(0) => \EndLineCntr_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \EndLineCntr_reg[28]_i_1_n_4\,
      O(2) => \EndLineCntr_reg[28]_i_1_n_5\,
      O(1) => \EndLineCntr_reg[28]_i_1_n_6\,
      O(0) => \EndLineCntr_reg[28]_i_1_n_7\,
      S(3) => \EndLineCntr[28]_i_2_n_0\,
      S(2) => \EndLineCntr[28]_i_3_n_0\,
      S(1) => \EndLineCntr[28]_i_4_n_0\,
      S(0) => \EndLineCntr[28]_i_5_n_0\
    );
\EndLineCntr_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \EndLineCntr[0]_i_1_n_0\,
      CLR => AR(1),
      D => \EndLineCntr_reg[28]_i_1_n_6\,
      Q => \^endlinecnt\(29)
    );
\EndLineCntr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \EndLineCntr[0]_i_1_n_0\,
      CLR => AR(1),
      D => \EndLineCntr_reg[0]_i_2_n_5\,
      Q => \^endlinecnt\(2)
    );
\EndLineCntr_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \EndLineCntr[0]_i_1_n_0\,
      CLR => AR(1),
      D => \EndLineCntr_reg[28]_i_1_n_5\,
      Q => \^endlinecnt\(30)
    );
\EndLineCntr_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \EndLineCntr[0]_i_1_n_0\,
      CLR => AR(1),
      D => \EndLineCntr_reg[28]_i_1_n_4\,
      Q => \^endlinecnt\(31)
    );
\EndLineCntr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \EndLineCntr[0]_i_1_n_0\,
      CLR => AR(1),
      D => \EndLineCntr_reg[0]_i_2_n_4\,
      Q => \^endlinecnt\(3)
    );
\EndLineCntr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \EndLineCntr[0]_i_1_n_0\,
      CLR => AR(1),
      D => \EndLineCntr_reg[4]_i_1_n_7\,
      Q => \^endlinecnt\(4)
    );
\EndLineCntr_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \EndLineCntr_reg[0]_i_2_n_0\,
      CO(3) => \EndLineCntr_reg[4]_i_1_n_0\,
      CO(2) => \EndLineCntr_reg[4]_i_1_n_1\,
      CO(1) => \EndLineCntr_reg[4]_i_1_n_2\,
      CO(0) => \EndLineCntr_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \EndLineCntr_reg[4]_i_1_n_4\,
      O(2) => \EndLineCntr_reg[4]_i_1_n_5\,
      O(1) => \EndLineCntr_reg[4]_i_1_n_6\,
      O(0) => \EndLineCntr_reg[4]_i_1_n_7\,
      S(3) => \EndLineCntr[4]_i_2_n_0\,
      S(2) => \EndLineCntr[4]_i_3_n_0\,
      S(1) => \EndLineCntr[4]_i_4_n_0\,
      S(0) => \EndLineCntr[4]_i_5_n_0\
    );
\EndLineCntr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \EndLineCntr[0]_i_1_n_0\,
      CLR => AR(1),
      D => \EndLineCntr_reg[4]_i_1_n_6\,
      Q => \^endlinecnt\(5)
    );
\EndLineCntr_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \EndLineCntr[0]_i_1_n_0\,
      CLR => AR(1),
      D => \EndLineCntr_reg[4]_i_1_n_5\,
      Q => \^endlinecnt\(6)
    );
\EndLineCntr_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \EndLineCntr[0]_i_1_n_0\,
      CLR => AR(1),
      D => \EndLineCntr_reg[4]_i_1_n_4\,
      Q => \^endlinecnt\(7)
    );
\EndLineCntr_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \EndLineCntr[0]_i_1_n_0\,
      CLR => AR(1),
      D => \EndLineCntr_reg[8]_i_1_n_7\,
      Q => \^endlinecnt\(8)
    );
\EndLineCntr_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \EndLineCntr_reg[4]_i_1_n_0\,
      CO(3) => \EndLineCntr_reg[8]_i_1_n_0\,
      CO(2) => \EndLineCntr_reg[8]_i_1_n_1\,
      CO(1) => \EndLineCntr_reg[8]_i_1_n_2\,
      CO(0) => \EndLineCntr_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \EndLineCntr_reg[8]_i_1_n_4\,
      O(2) => \EndLineCntr_reg[8]_i_1_n_5\,
      O(1) => \EndLineCntr_reg[8]_i_1_n_6\,
      O(0) => \EndLineCntr_reg[8]_i_1_n_7\,
      S(3) => \EndLineCntr[8]_i_2_n_0\,
      S(2) => \EndLineCntr[8]_i_3_n_0\,
      S(1) => \EndLineCntr[8]_i_4_n_0\,
      S(0) => \EndLineCntr[8]_i_5_n_0\
    );
\EndLineCntr_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \EndLineCntr[0]_i_1_n_0\,
      CLR => AR(1),
      D => \EndLineCntr_reg[8]_i_1_n_6\,
      Q => \^endlinecnt\(9)
    );
\FramesCntr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => rst_cntrs_reg_rep_n_0,
      I1 => \^din\(0),
      I2 => decode,
      I3 => syncvalid_r,
      O => \FramesCntr[0]_i_1_n_0\
    );
\FramesCntr[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^framescnt\(0),
      I1 => rst_cntrs_reg_rep_n_0,
      O => \FramesCntr[0]_i_3_n_0\
    );
\FramesCntr[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^framescnt\(3),
      I1 => rst_cntrs_reg_rep_n_0,
      O => \FramesCntr[0]_i_4_n_0\
    );
\FramesCntr[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^framescnt\(2),
      I1 => rst_cntrs_reg_rep_n_0,
      O => \FramesCntr[0]_i_5_n_0\
    );
\FramesCntr[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^framescnt\(1),
      I1 => rst_cntrs_reg_rep_n_0,
      O => \FramesCntr[0]_i_6_n_0\
    );
\FramesCntr[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^framescnt\(0),
      I1 => rst_cntrs_reg_rep_n_0,
      O => \FramesCntr[0]_i_7_n_0\
    );
\FramesCntr[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^framescnt\(15),
      I1 => rst_cntrs_reg_rep_n_0,
      O => \FramesCntr[12]_i_2_n_0\
    );
\FramesCntr[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^framescnt\(14),
      I1 => rst_cntrs_reg_rep_n_0,
      O => \FramesCntr[12]_i_3_n_0\
    );
\FramesCntr[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^framescnt\(13),
      I1 => rst_cntrs_reg_rep_n_0,
      O => \FramesCntr[12]_i_4_n_0\
    );
\FramesCntr[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^framescnt\(12),
      I1 => rst_cntrs_reg_rep_n_0,
      O => \FramesCntr[12]_i_5_n_0\
    );
\FramesCntr[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^framescnt\(19),
      I1 => rst_cntrs_reg_rep_n_0,
      O => \FramesCntr[16]_i_2_n_0\
    );
\FramesCntr[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^framescnt\(18),
      I1 => rst_cntrs_reg_rep_n_0,
      O => \FramesCntr[16]_i_3_n_0\
    );
\FramesCntr[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^framescnt\(17),
      I1 => rst_cntrs_reg_rep_n_0,
      O => \FramesCntr[16]_i_4_n_0\
    );
\FramesCntr[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^framescnt\(16),
      I1 => rst_cntrs_reg_rep_n_0,
      O => \FramesCntr[16]_i_5_n_0\
    );
\FramesCntr[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^framescnt\(23),
      I1 => rst_cntrs_reg_rep_n_0,
      O => \FramesCntr[20]_i_2_n_0\
    );
\FramesCntr[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^framescnt\(22),
      I1 => rst_cntrs_reg_rep_n_0,
      O => \FramesCntr[20]_i_3_n_0\
    );
\FramesCntr[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^framescnt\(21),
      I1 => rst_cntrs_reg_rep_n_0,
      O => \FramesCntr[20]_i_4_n_0\
    );
\FramesCntr[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^framescnt\(20),
      I1 => rst_cntrs_reg_rep_n_0,
      O => \FramesCntr[20]_i_5_n_0\
    );
\FramesCntr[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^framescnt\(27),
      I1 => rst_cntrs_reg_rep_n_0,
      O => \FramesCntr[24]_i_2_n_0\
    );
\FramesCntr[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^framescnt\(26),
      I1 => rst_cntrs_reg_rep_n_0,
      O => \FramesCntr[24]_i_3_n_0\
    );
\FramesCntr[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^framescnt\(25),
      I1 => rst_cntrs_reg_rep_n_0,
      O => \FramesCntr[24]_i_4_n_0\
    );
\FramesCntr[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^framescnt\(24),
      I1 => rst_cntrs_reg_rep_n_0,
      O => \FramesCntr[24]_i_5_n_0\
    );
\FramesCntr[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^framescnt\(31),
      I1 => rst_cntrs_reg_rep_n_0,
      O => \FramesCntr[28]_i_2_n_0\
    );
\FramesCntr[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^framescnt\(30),
      I1 => rst_cntrs_reg_rep_n_0,
      O => \FramesCntr[28]_i_3_n_0\
    );
\FramesCntr[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^framescnt\(29),
      I1 => rst_cntrs_reg_rep_n_0,
      O => \FramesCntr[28]_i_4_n_0\
    );
\FramesCntr[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^framescnt\(28),
      I1 => rst_cntrs_reg_rep_n_0,
      O => \FramesCntr[28]_i_5_n_0\
    );
\FramesCntr[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^framescnt\(7),
      I1 => rst_cntrs_reg_rep_n_0,
      O => \FramesCntr[4]_i_2_n_0\
    );
\FramesCntr[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^framescnt\(6),
      I1 => rst_cntrs_reg_rep_n_0,
      O => \FramesCntr[4]_i_3_n_0\
    );
\FramesCntr[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^framescnt\(5),
      I1 => rst_cntrs_reg_rep_n_0,
      O => \FramesCntr[4]_i_4_n_0\
    );
\FramesCntr[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^framescnt\(4),
      I1 => rst_cntrs_reg_rep_n_0,
      O => \FramesCntr[4]_i_5_n_0\
    );
\FramesCntr[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^framescnt\(11),
      I1 => rst_cntrs_reg_rep_n_0,
      O => \FramesCntr[8]_i_2_n_0\
    );
\FramesCntr[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^framescnt\(10),
      I1 => rst_cntrs_reg_rep_n_0,
      O => \FramesCntr[8]_i_3_n_0\
    );
\FramesCntr[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^framescnt\(9),
      I1 => rst_cntrs_reg_rep_n_0,
      O => \FramesCntr[8]_i_4_n_0\
    );
\FramesCntr[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^framescnt\(8),
      I1 => rst_cntrs_reg_rep_n_0,
      O => \FramesCntr[8]_i_5_n_0\
    );
\FramesCntr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \FramesCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \FramesCntr_reg[0]_i_2_n_7\,
      Q => \^framescnt\(0)
    );
\FramesCntr_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \FramesCntr_reg[0]_i_2_n_0\,
      CO(2) => \FramesCntr_reg[0]_i_2_n_1\,
      CO(1) => \FramesCntr_reg[0]_i_2_n_2\,
      CO(0) => \FramesCntr_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \FramesCntr[0]_i_3_n_0\,
      O(3) => \FramesCntr_reg[0]_i_2_n_4\,
      O(2) => \FramesCntr_reg[0]_i_2_n_5\,
      O(1) => \FramesCntr_reg[0]_i_2_n_6\,
      O(0) => \FramesCntr_reg[0]_i_2_n_7\,
      S(3) => \FramesCntr[0]_i_4_n_0\,
      S(2) => \FramesCntr[0]_i_5_n_0\,
      S(1) => \FramesCntr[0]_i_6_n_0\,
      S(0) => \FramesCntr[0]_i_7_n_0\
    );
\FramesCntr_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \FramesCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \FramesCntr_reg[8]_i_1_n_5\,
      Q => \^framescnt\(10)
    );
\FramesCntr_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \FramesCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \FramesCntr_reg[8]_i_1_n_4\,
      Q => \^framescnt\(11)
    );
\FramesCntr_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \FramesCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \FramesCntr_reg[12]_i_1_n_7\,
      Q => \^framescnt\(12)
    );
\FramesCntr_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \FramesCntr_reg[8]_i_1_n_0\,
      CO(3) => \FramesCntr_reg[12]_i_1_n_0\,
      CO(2) => \FramesCntr_reg[12]_i_1_n_1\,
      CO(1) => \FramesCntr_reg[12]_i_1_n_2\,
      CO(0) => \FramesCntr_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \FramesCntr_reg[12]_i_1_n_4\,
      O(2) => \FramesCntr_reg[12]_i_1_n_5\,
      O(1) => \FramesCntr_reg[12]_i_1_n_6\,
      O(0) => \FramesCntr_reg[12]_i_1_n_7\,
      S(3) => \FramesCntr[12]_i_2_n_0\,
      S(2) => \FramesCntr[12]_i_3_n_0\,
      S(1) => \FramesCntr[12]_i_4_n_0\,
      S(0) => \FramesCntr[12]_i_5_n_0\
    );
\FramesCntr_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \FramesCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \FramesCntr_reg[12]_i_1_n_6\,
      Q => \^framescnt\(13)
    );
\FramesCntr_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \FramesCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \FramesCntr_reg[12]_i_1_n_5\,
      Q => \^framescnt\(14)
    );
\FramesCntr_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \FramesCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \FramesCntr_reg[12]_i_1_n_4\,
      Q => \^framescnt\(15)
    );
\FramesCntr_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \FramesCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \FramesCntr_reg[16]_i_1_n_7\,
      Q => \^framescnt\(16)
    );
\FramesCntr_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \FramesCntr_reg[12]_i_1_n_0\,
      CO(3) => \FramesCntr_reg[16]_i_1_n_0\,
      CO(2) => \FramesCntr_reg[16]_i_1_n_1\,
      CO(1) => \FramesCntr_reg[16]_i_1_n_2\,
      CO(0) => \FramesCntr_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \FramesCntr_reg[16]_i_1_n_4\,
      O(2) => \FramesCntr_reg[16]_i_1_n_5\,
      O(1) => \FramesCntr_reg[16]_i_1_n_6\,
      O(0) => \FramesCntr_reg[16]_i_1_n_7\,
      S(3) => \FramesCntr[16]_i_2_n_0\,
      S(2) => \FramesCntr[16]_i_3_n_0\,
      S(1) => \FramesCntr[16]_i_4_n_0\,
      S(0) => \FramesCntr[16]_i_5_n_0\
    );
\FramesCntr_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \FramesCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \FramesCntr_reg[16]_i_1_n_6\,
      Q => \^framescnt\(17)
    );
\FramesCntr_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \FramesCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \FramesCntr_reg[16]_i_1_n_5\,
      Q => \^framescnt\(18)
    );
\FramesCntr_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \FramesCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \FramesCntr_reg[16]_i_1_n_4\,
      Q => \^framescnt\(19)
    );
\FramesCntr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \FramesCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \FramesCntr_reg[0]_i_2_n_6\,
      Q => \^framescnt\(1)
    );
\FramesCntr_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \FramesCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \FramesCntr_reg[20]_i_1_n_7\,
      Q => \^framescnt\(20)
    );
\FramesCntr_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \FramesCntr_reg[16]_i_1_n_0\,
      CO(3) => \FramesCntr_reg[20]_i_1_n_0\,
      CO(2) => \FramesCntr_reg[20]_i_1_n_1\,
      CO(1) => \FramesCntr_reg[20]_i_1_n_2\,
      CO(0) => \FramesCntr_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \FramesCntr_reg[20]_i_1_n_4\,
      O(2) => \FramesCntr_reg[20]_i_1_n_5\,
      O(1) => \FramesCntr_reg[20]_i_1_n_6\,
      O(0) => \FramesCntr_reg[20]_i_1_n_7\,
      S(3) => \FramesCntr[20]_i_2_n_0\,
      S(2) => \FramesCntr[20]_i_3_n_0\,
      S(1) => \FramesCntr[20]_i_4_n_0\,
      S(0) => \FramesCntr[20]_i_5_n_0\
    );
\FramesCntr_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \FramesCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \FramesCntr_reg[20]_i_1_n_6\,
      Q => \^framescnt\(21)
    );
\FramesCntr_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \FramesCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \FramesCntr_reg[20]_i_1_n_5\,
      Q => \^framescnt\(22)
    );
\FramesCntr_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \FramesCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \FramesCntr_reg[20]_i_1_n_4\,
      Q => \^framescnt\(23)
    );
\FramesCntr_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \FramesCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \FramesCntr_reg[24]_i_1_n_7\,
      Q => \^framescnt\(24)
    );
\FramesCntr_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \FramesCntr_reg[20]_i_1_n_0\,
      CO(3) => \FramesCntr_reg[24]_i_1_n_0\,
      CO(2) => \FramesCntr_reg[24]_i_1_n_1\,
      CO(1) => \FramesCntr_reg[24]_i_1_n_2\,
      CO(0) => \FramesCntr_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \FramesCntr_reg[24]_i_1_n_4\,
      O(2) => \FramesCntr_reg[24]_i_1_n_5\,
      O(1) => \FramesCntr_reg[24]_i_1_n_6\,
      O(0) => \FramesCntr_reg[24]_i_1_n_7\,
      S(3) => \FramesCntr[24]_i_2_n_0\,
      S(2) => \FramesCntr[24]_i_3_n_0\,
      S(1) => \FramesCntr[24]_i_4_n_0\,
      S(0) => \FramesCntr[24]_i_5_n_0\
    );
\FramesCntr_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \FramesCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \FramesCntr_reg[24]_i_1_n_6\,
      Q => \^framescnt\(25)
    );
\FramesCntr_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \FramesCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \FramesCntr_reg[24]_i_1_n_5\,
      Q => \^framescnt\(26)
    );
\FramesCntr_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \FramesCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \FramesCntr_reg[24]_i_1_n_4\,
      Q => \^framescnt\(27)
    );
\FramesCntr_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \FramesCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \FramesCntr_reg[28]_i_1_n_7\,
      Q => \^framescnt\(28)
    );
\FramesCntr_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \FramesCntr_reg[24]_i_1_n_0\,
      CO(3) => \NLW_FramesCntr_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \FramesCntr_reg[28]_i_1_n_1\,
      CO(1) => \FramesCntr_reg[28]_i_1_n_2\,
      CO(0) => \FramesCntr_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \FramesCntr_reg[28]_i_1_n_4\,
      O(2) => \FramesCntr_reg[28]_i_1_n_5\,
      O(1) => \FramesCntr_reg[28]_i_1_n_6\,
      O(0) => \FramesCntr_reg[28]_i_1_n_7\,
      S(3) => \FramesCntr[28]_i_2_n_0\,
      S(2) => \FramesCntr[28]_i_3_n_0\,
      S(1) => \FramesCntr[28]_i_4_n_0\,
      S(0) => \FramesCntr[28]_i_5_n_0\
    );
\FramesCntr_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \FramesCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \FramesCntr_reg[28]_i_1_n_6\,
      Q => \^framescnt\(29)
    );
\FramesCntr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \FramesCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \FramesCntr_reg[0]_i_2_n_5\,
      Q => \^framescnt\(2)
    );
\FramesCntr_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \FramesCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \FramesCntr_reg[28]_i_1_n_5\,
      Q => \^framescnt\(30)
    );
\FramesCntr_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \FramesCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \FramesCntr_reg[28]_i_1_n_4\,
      Q => \^framescnt\(31)
    );
\FramesCntr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \FramesCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \FramesCntr_reg[0]_i_2_n_4\,
      Q => \^framescnt\(3)
    );
\FramesCntr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \FramesCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \FramesCntr_reg[4]_i_1_n_7\,
      Q => \^framescnt\(4)
    );
\FramesCntr_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \FramesCntr_reg[0]_i_2_n_0\,
      CO(3) => \FramesCntr_reg[4]_i_1_n_0\,
      CO(2) => \FramesCntr_reg[4]_i_1_n_1\,
      CO(1) => \FramesCntr_reg[4]_i_1_n_2\,
      CO(0) => \FramesCntr_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \FramesCntr_reg[4]_i_1_n_4\,
      O(2) => \FramesCntr_reg[4]_i_1_n_5\,
      O(1) => \FramesCntr_reg[4]_i_1_n_6\,
      O(0) => \FramesCntr_reg[4]_i_1_n_7\,
      S(3) => \FramesCntr[4]_i_2_n_0\,
      S(2) => \FramesCntr[4]_i_3_n_0\,
      S(1) => \FramesCntr[4]_i_4_n_0\,
      S(0) => \FramesCntr[4]_i_5_n_0\
    );
\FramesCntr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \FramesCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \FramesCntr_reg[4]_i_1_n_6\,
      Q => \^framescnt\(5)
    );
\FramesCntr_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \FramesCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \FramesCntr_reg[4]_i_1_n_5\,
      Q => \^framescnt\(6)
    );
\FramesCntr_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \FramesCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \FramesCntr_reg[4]_i_1_n_4\,
      Q => \^framescnt\(7)
    );
\FramesCntr_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \FramesCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \FramesCntr_reg[8]_i_1_n_7\,
      Q => \^framescnt\(8)
    );
\FramesCntr_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \FramesCntr_reg[4]_i_1_n_0\,
      CO(3) => \FramesCntr_reg[8]_i_1_n_0\,
      CO(2) => \FramesCntr_reg[8]_i_1_n_1\,
      CO(1) => \FramesCntr_reg[8]_i_1_n_2\,
      CO(0) => \FramesCntr_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \FramesCntr_reg[8]_i_1_n_4\,
      O(2) => \FramesCntr_reg[8]_i_1_n_5\,
      O(1) => \FramesCntr_reg[8]_i_1_n_6\,
      O(0) => \FramesCntr_reg[8]_i_1_n_7\,
      S(3) => \FramesCntr[8]_i_2_n_0\,
      S(2) => \FramesCntr[8]_i_3_n_0\,
      S(1) => \FramesCntr[8]_i_4_n_0\,
      S(0) => \FramesCntr[8]_i_5_n_0\
    );
\FramesCntr_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \FramesCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \FramesCntr_reg[8]_i_1_n_6\,
      Q => \^framescnt\(9)
    );
ImgDataState_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCF4CCCCCC0000"
    )
        port map (
      I0 => endimageline_reg_n_0,
      I1 => ImgDataState_reg_n_0,
      I2 => startimageline_reg_n_0,
      I3 => syncvalid_r,
      I4 => AR(0),
      I5 => decode,
      O => ImgDataState_i_1_n_0
    );
ImgDataState_reg: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => '1',
      D => ImgDataState_i_1_n_0,
      Q => ImgDataState_reg_n_0,
      R => '0'
    );
\ImgLinesCntr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEECCCC"
    )
        port map (
      I0 => \^din\(0),
      I1 => \rst_cntrs_reg_rep__0_n_0\,
      I2 => startimageline_reg_n_0,
      I3 => syncvalid_r,
      I4 => decode,
      O => \ImgLinesCntr[0]_i_1_n_0\
    );
\ImgLinesCntr[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^o288\(0),
      I1 => \^din\(0),
      I2 => decode,
      I3 => \rst_cntrs_reg_rep__0_n_0\,
      O => \ImgLinesCntr[0]_i_3_n_0\
    );
\ImgLinesCntr[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^o288\(3),
      I1 => \^din\(0),
      I2 => decode,
      I3 => \rst_cntrs_reg_rep__0_n_0\,
      O => \ImgLinesCntr[0]_i_4_n_0\
    );
\ImgLinesCntr[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^o288\(2),
      I1 => \^din\(0),
      I2 => decode,
      I3 => \rst_cntrs_reg_rep__0_n_0\,
      O => \ImgLinesCntr[0]_i_5_n_0\
    );
\ImgLinesCntr[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^o288\(1),
      I1 => \^din\(0),
      I2 => decode,
      I3 => \rst_cntrs_reg_rep__0_n_0\,
      O => \ImgLinesCntr[0]_i_6_n_0\
    );
\ImgLinesCntr[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0015"
    )
        port map (
      I0 => \^o288\(0),
      I1 => \^din\(0),
      I2 => decode,
      I3 => \rst_cntrs_reg_rep__0_n_0\,
      O => \ImgLinesCntr[0]_i_7_n_0\
    );
\ImgLinesCntr[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^o288\(15),
      I1 => \^din\(0),
      I2 => decode,
      I3 => \rst_cntrs_reg_rep__0_n_0\,
      O => \ImgLinesCntr[12]_i_2_n_0\
    );
\ImgLinesCntr[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^o288\(14),
      I1 => \^din\(0),
      I2 => decode,
      I3 => \rst_cntrs_reg_rep__0_n_0\,
      O => \ImgLinesCntr[12]_i_3_n_0\
    );
\ImgLinesCntr[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^o288\(13),
      I1 => \^din\(0),
      I2 => decode,
      I3 => \rst_cntrs_reg_rep__0_n_0\,
      O => \ImgLinesCntr[12]_i_4_n_0\
    );
\ImgLinesCntr[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^o288\(12),
      I1 => \^din\(0),
      I2 => decode,
      I3 => \rst_cntrs_reg_rep__0_n_0\,
      O => \ImgLinesCntr[12]_i_5_n_0\
    );
\ImgLinesCntr[16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^o288\(19),
      I1 => \^din\(0),
      I2 => decode,
      I3 => \rst_cntrs_reg_rep__0_n_0\,
      O => \ImgLinesCntr[16]_i_2_n_0\
    );
\ImgLinesCntr[16]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^o288\(18),
      I1 => \^din\(0),
      I2 => decode,
      I3 => \rst_cntrs_reg_rep__0_n_0\,
      O => \ImgLinesCntr[16]_i_3_n_0\
    );
\ImgLinesCntr[16]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^o288\(17),
      I1 => \^din\(0),
      I2 => decode,
      I3 => \rst_cntrs_reg_rep__0_n_0\,
      O => \ImgLinesCntr[16]_i_4_n_0\
    );
\ImgLinesCntr[16]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^o288\(16),
      I1 => \^din\(0),
      I2 => decode,
      I3 => \rst_cntrs_reg_rep__0_n_0\,
      O => \ImgLinesCntr[16]_i_5_n_0\
    );
\ImgLinesCntr[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^o288\(23),
      I1 => \^din\(0),
      I2 => decode,
      I3 => \rst_cntrs_reg_rep__0_n_0\,
      O => \ImgLinesCntr[20]_i_2_n_0\
    );
\ImgLinesCntr[20]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^o288\(22),
      I1 => \^din\(0),
      I2 => decode,
      I3 => \rst_cntrs_reg_rep__0_n_0\,
      O => \ImgLinesCntr[20]_i_3_n_0\
    );
\ImgLinesCntr[20]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^o288\(21),
      I1 => \^din\(0),
      I2 => decode,
      I3 => \rst_cntrs_reg_rep__0_n_0\,
      O => \ImgLinesCntr[20]_i_4_n_0\
    );
\ImgLinesCntr[20]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^o288\(20),
      I1 => \^din\(0),
      I2 => decode,
      I3 => \rst_cntrs_reg_rep__0_n_0\,
      O => \ImgLinesCntr[20]_i_5_n_0\
    );
\ImgLinesCntr[24]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^o288\(27),
      I1 => \^din\(0),
      I2 => decode,
      I3 => \rst_cntrs_reg_rep__0_n_0\,
      O => \ImgLinesCntr[24]_i_2_n_0\
    );
\ImgLinesCntr[24]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^o288\(26),
      I1 => \^din\(0),
      I2 => decode,
      I3 => \rst_cntrs_reg_rep__0_n_0\,
      O => \ImgLinesCntr[24]_i_3_n_0\
    );
\ImgLinesCntr[24]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^o288\(25),
      I1 => \^din\(0),
      I2 => decode,
      I3 => \rst_cntrs_reg_rep__0_n_0\,
      O => \ImgLinesCntr[24]_i_4_n_0\
    );
\ImgLinesCntr[24]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^o288\(24),
      I1 => \^din\(0),
      I2 => decode,
      I3 => \rst_cntrs_reg_rep__0_n_0\,
      O => \ImgLinesCntr[24]_i_5_n_0\
    );
\ImgLinesCntr[28]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^o288\(31),
      I1 => \^din\(0),
      I2 => decode,
      I3 => \rst_cntrs_reg_rep__0_n_0\,
      O => \ImgLinesCntr[28]_i_2_n_0\
    );
\ImgLinesCntr[28]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^o288\(30),
      I1 => \^din\(0),
      I2 => decode,
      I3 => \rst_cntrs_reg_rep__0_n_0\,
      O => \ImgLinesCntr[28]_i_3_n_0\
    );
\ImgLinesCntr[28]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^o288\(29),
      I1 => \^din\(0),
      I2 => decode,
      I3 => \rst_cntrs_reg_rep__0_n_0\,
      O => \ImgLinesCntr[28]_i_4_n_0\
    );
\ImgLinesCntr[28]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^o288\(28),
      I1 => \^din\(0),
      I2 => decode,
      I3 => \rst_cntrs_reg_rep__0_n_0\,
      O => \ImgLinesCntr[28]_i_5_n_0\
    );
\ImgLinesCntr[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^o288\(7),
      I1 => \^din\(0),
      I2 => decode,
      I3 => \rst_cntrs_reg_rep__0_n_0\,
      O => \ImgLinesCntr[4]_i_2_n_0\
    );
\ImgLinesCntr[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^o288\(6),
      I1 => \^din\(0),
      I2 => decode,
      I3 => \rst_cntrs_reg_rep__0_n_0\,
      O => \ImgLinesCntr[4]_i_3_n_0\
    );
\ImgLinesCntr[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^o288\(5),
      I1 => \^din\(0),
      I2 => decode,
      I3 => \rst_cntrs_reg_rep__0_n_0\,
      O => \ImgLinesCntr[4]_i_4_n_0\
    );
\ImgLinesCntr[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^o288\(4),
      I1 => \^din\(0),
      I2 => decode,
      I3 => \rst_cntrs_reg_rep__0_n_0\,
      O => \ImgLinesCntr[4]_i_5_n_0\
    );
\ImgLinesCntr[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^o288\(11),
      I1 => \^din\(0),
      I2 => decode,
      I3 => \rst_cntrs_reg_rep__0_n_0\,
      O => \ImgLinesCntr[8]_i_2_n_0\
    );
\ImgLinesCntr[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^o288\(10),
      I1 => \^din\(0),
      I2 => decode,
      I3 => \rst_cntrs_reg_rep__0_n_0\,
      O => \ImgLinesCntr[8]_i_3_n_0\
    );
\ImgLinesCntr[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^o288\(9),
      I1 => \^din\(0),
      I2 => decode,
      I3 => \rst_cntrs_reg_rep__0_n_0\,
      O => \ImgLinesCntr[8]_i_4_n_0\
    );
\ImgLinesCntr[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^o288\(8),
      I1 => \^din\(0),
      I2 => decode,
      I3 => \rst_cntrs_reg_rep__0_n_0\,
      O => \ImgLinesCntr[8]_i_5_n_0\
    );
\ImgLinesCntr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \ImgLinesCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \ImgLinesCntr_reg[0]_i_2_n_7\,
      Q => \^o288\(0)
    );
\ImgLinesCntr_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ImgLinesCntr_reg[0]_i_2_n_0\,
      CO(2) => \ImgLinesCntr_reg[0]_i_2_n_1\,
      CO(1) => \ImgLinesCntr_reg[0]_i_2_n_2\,
      CO(0) => \ImgLinesCntr_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \ImgLinesCntr[0]_i_3_n_0\,
      O(3) => \ImgLinesCntr_reg[0]_i_2_n_4\,
      O(2) => \ImgLinesCntr_reg[0]_i_2_n_5\,
      O(1) => \ImgLinesCntr_reg[0]_i_2_n_6\,
      O(0) => \ImgLinesCntr_reg[0]_i_2_n_7\,
      S(3) => \ImgLinesCntr[0]_i_4_n_0\,
      S(2) => \ImgLinesCntr[0]_i_5_n_0\,
      S(1) => \ImgLinesCntr[0]_i_6_n_0\,
      S(0) => \ImgLinesCntr[0]_i_7_n_0\
    );
\ImgLinesCntr_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \ImgLinesCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \ImgLinesCntr_reg[8]_i_1_n_5\,
      Q => \^o288\(10)
    );
\ImgLinesCntr_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \ImgLinesCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \ImgLinesCntr_reg[8]_i_1_n_4\,
      Q => \^o288\(11)
    );
\ImgLinesCntr_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \ImgLinesCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \ImgLinesCntr_reg[12]_i_1_n_7\,
      Q => \^o288\(12)
    );
\ImgLinesCntr_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ImgLinesCntr_reg[8]_i_1_n_0\,
      CO(3) => \ImgLinesCntr_reg[12]_i_1_n_0\,
      CO(2) => \ImgLinesCntr_reg[12]_i_1_n_1\,
      CO(1) => \ImgLinesCntr_reg[12]_i_1_n_2\,
      CO(0) => \ImgLinesCntr_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ImgLinesCntr_reg[12]_i_1_n_4\,
      O(2) => \ImgLinesCntr_reg[12]_i_1_n_5\,
      O(1) => \ImgLinesCntr_reg[12]_i_1_n_6\,
      O(0) => \ImgLinesCntr_reg[12]_i_1_n_7\,
      S(3) => \ImgLinesCntr[12]_i_2_n_0\,
      S(2) => \ImgLinesCntr[12]_i_3_n_0\,
      S(1) => \ImgLinesCntr[12]_i_4_n_0\,
      S(0) => \ImgLinesCntr[12]_i_5_n_0\
    );
\ImgLinesCntr_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \ImgLinesCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \ImgLinesCntr_reg[12]_i_1_n_6\,
      Q => \^o288\(13)
    );
\ImgLinesCntr_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \ImgLinesCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \ImgLinesCntr_reg[12]_i_1_n_5\,
      Q => \^o288\(14)
    );
\ImgLinesCntr_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \ImgLinesCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \ImgLinesCntr_reg[12]_i_1_n_4\,
      Q => \^o288\(15)
    );
\ImgLinesCntr_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \ImgLinesCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \ImgLinesCntr_reg[16]_i_1_n_7\,
      Q => \^o288\(16)
    );
\ImgLinesCntr_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ImgLinesCntr_reg[12]_i_1_n_0\,
      CO(3) => \ImgLinesCntr_reg[16]_i_1_n_0\,
      CO(2) => \ImgLinesCntr_reg[16]_i_1_n_1\,
      CO(1) => \ImgLinesCntr_reg[16]_i_1_n_2\,
      CO(0) => \ImgLinesCntr_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ImgLinesCntr_reg[16]_i_1_n_4\,
      O(2) => \ImgLinesCntr_reg[16]_i_1_n_5\,
      O(1) => \ImgLinesCntr_reg[16]_i_1_n_6\,
      O(0) => \ImgLinesCntr_reg[16]_i_1_n_7\,
      S(3) => \ImgLinesCntr[16]_i_2_n_0\,
      S(2) => \ImgLinesCntr[16]_i_3_n_0\,
      S(1) => \ImgLinesCntr[16]_i_4_n_0\,
      S(0) => \ImgLinesCntr[16]_i_5_n_0\
    );
\ImgLinesCntr_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \ImgLinesCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \ImgLinesCntr_reg[16]_i_1_n_6\,
      Q => \^o288\(17)
    );
\ImgLinesCntr_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \ImgLinesCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \ImgLinesCntr_reg[16]_i_1_n_5\,
      Q => \^o288\(18)
    );
\ImgLinesCntr_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \ImgLinesCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \ImgLinesCntr_reg[16]_i_1_n_4\,
      Q => \^o288\(19)
    );
\ImgLinesCntr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \ImgLinesCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \ImgLinesCntr_reg[0]_i_2_n_6\,
      Q => \^o288\(1)
    );
\ImgLinesCntr_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \ImgLinesCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \ImgLinesCntr_reg[20]_i_1_n_7\,
      Q => \^o288\(20)
    );
\ImgLinesCntr_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ImgLinesCntr_reg[16]_i_1_n_0\,
      CO(3) => \ImgLinesCntr_reg[20]_i_1_n_0\,
      CO(2) => \ImgLinesCntr_reg[20]_i_1_n_1\,
      CO(1) => \ImgLinesCntr_reg[20]_i_1_n_2\,
      CO(0) => \ImgLinesCntr_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ImgLinesCntr_reg[20]_i_1_n_4\,
      O(2) => \ImgLinesCntr_reg[20]_i_1_n_5\,
      O(1) => \ImgLinesCntr_reg[20]_i_1_n_6\,
      O(0) => \ImgLinesCntr_reg[20]_i_1_n_7\,
      S(3) => \ImgLinesCntr[20]_i_2_n_0\,
      S(2) => \ImgLinesCntr[20]_i_3_n_0\,
      S(1) => \ImgLinesCntr[20]_i_4_n_0\,
      S(0) => \ImgLinesCntr[20]_i_5_n_0\
    );
\ImgLinesCntr_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \ImgLinesCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \ImgLinesCntr_reg[20]_i_1_n_6\,
      Q => \^o288\(21)
    );
\ImgLinesCntr_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \ImgLinesCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \ImgLinesCntr_reg[20]_i_1_n_5\,
      Q => \^o288\(22)
    );
\ImgLinesCntr_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \ImgLinesCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \ImgLinesCntr_reg[20]_i_1_n_4\,
      Q => \^o288\(23)
    );
\ImgLinesCntr_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \ImgLinesCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \ImgLinesCntr_reg[24]_i_1_n_7\,
      Q => \^o288\(24)
    );
\ImgLinesCntr_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ImgLinesCntr_reg[20]_i_1_n_0\,
      CO(3) => \ImgLinesCntr_reg[24]_i_1_n_0\,
      CO(2) => \ImgLinesCntr_reg[24]_i_1_n_1\,
      CO(1) => \ImgLinesCntr_reg[24]_i_1_n_2\,
      CO(0) => \ImgLinesCntr_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ImgLinesCntr_reg[24]_i_1_n_4\,
      O(2) => \ImgLinesCntr_reg[24]_i_1_n_5\,
      O(1) => \ImgLinesCntr_reg[24]_i_1_n_6\,
      O(0) => \ImgLinesCntr_reg[24]_i_1_n_7\,
      S(3) => \ImgLinesCntr[24]_i_2_n_0\,
      S(2) => \ImgLinesCntr[24]_i_3_n_0\,
      S(1) => \ImgLinesCntr[24]_i_4_n_0\,
      S(0) => \ImgLinesCntr[24]_i_5_n_0\
    );
\ImgLinesCntr_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \ImgLinesCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \ImgLinesCntr_reg[24]_i_1_n_6\,
      Q => \^o288\(25)
    );
\ImgLinesCntr_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \ImgLinesCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \ImgLinesCntr_reg[24]_i_1_n_5\,
      Q => \^o288\(26)
    );
\ImgLinesCntr_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \ImgLinesCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \ImgLinesCntr_reg[24]_i_1_n_4\,
      Q => \^o288\(27)
    );
\ImgLinesCntr_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \ImgLinesCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \ImgLinesCntr_reg[28]_i_1_n_7\,
      Q => \^o288\(28)
    );
\ImgLinesCntr_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ImgLinesCntr_reg[24]_i_1_n_0\,
      CO(3) => \NLW_ImgLinesCntr_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \ImgLinesCntr_reg[28]_i_1_n_1\,
      CO(1) => \ImgLinesCntr_reg[28]_i_1_n_2\,
      CO(0) => \ImgLinesCntr_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ImgLinesCntr_reg[28]_i_1_n_4\,
      O(2) => \ImgLinesCntr_reg[28]_i_1_n_5\,
      O(1) => \ImgLinesCntr_reg[28]_i_1_n_6\,
      O(0) => \ImgLinesCntr_reg[28]_i_1_n_7\,
      S(3) => \ImgLinesCntr[28]_i_2_n_0\,
      S(2) => \ImgLinesCntr[28]_i_3_n_0\,
      S(1) => \ImgLinesCntr[28]_i_4_n_0\,
      S(0) => \ImgLinesCntr[28]_i_5_n_0\
    );
\ImgLinesCntr_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \ImgLinesCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \ImgLinesCntr_reg[28]_i_1_n_6\,
      Q => \^o288\(29)
    );
\ImgLinesCntr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \ImgLinesCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \ImgLinesCntr_reg[0]_i_2_n_5\,
      Q => \^o288\(2)
    );
\ImgLinesCntr_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \ImgLinesCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \ImgLinesCntr_reg[28]_i_1_n_5\,
      Q => \^o288\(30)
    );
\ImgLinesCntr_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \ImgLinesCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__1\,
      D => \ImgLinesCntr_reg[28]_i_1_n_4\,
      Q => \^o288\(31)
    );
\ImgLinesCntr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \ImgLinesCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \ImgLinesCntr_reg[0]_i_2_n_4\,
      Q => \^o288\(3)
    );
\ImgLinesCntr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \ImgLinesCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \ImgLinesCntr_reg[4]_i_1_n_7\,
      Q => \^o288\(4)
    );
\ImgLinesCntr_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ImgLinesCntr_reg[0]_i_2_n_0\,
      CO(3) => \ImgLinesCntr_reg[4]_i_1_n_0\,
      CO(2) => \ImgLinesCntr_reg[4]_i_1_n_1\,
      CO(1) => \ImgLinesCntr_reg[4]_i_1_n_2\,
      CO(0) => \ImgLinesCntr_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ImgLinesCntr_reg[4]_i_1_n_4\,
      O(2) => \ImgLinesCntr_reg[4]_i_1_n_5\,
      O(1) => \ImgLinesCntr_reg[4]_i_1_n_6\,
      O(0) => \ImgLinesCntr_reg[4]_i_1_n_7\,
      S(3) => \ImgLinesCntr[4]_i_2_n_0\,
      S(2) => \ImgLinesCntr[4]_i_3_n_0\,
      S(1) => \ImgLinesCntr[4]_i_4_n_0\,
      S(0) => \ImgLinesCntr[4]_i_5_n_0\
    );
\ImgLinesCntr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \ImgLinesCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \ImgLinesCntr_reg[4]_i_1_n_6\,
      Q => \^o288\(5)
    );
\ImgLinesCntr_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \ImgLinesCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \ImgLinesCntr_reg[4]_i_1_n_5\,
      Q => \^o288\(6)
    );
\ImgLinesCntr_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \ImgLinesCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \ImgLinesCntr_reg[4]_i_1_n_4\,
      Q => \^o288\(7)
    );
\ImgLinesCntr_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \ImgLinesCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \ImgLinesCntr_reg[8]_i_1_n_7\,
      Q => \^o288\(8)
    );
\ImgLinesCntr_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ImgLinesCntr_reg[4]_i_1_n_0\,
      CO(3) => \ImgLinesCntr_reg[8]_i_1_n_0\,
      CO(2) => \ImgLinesCntr_reg[8]_i_1_n_1\,
      CO(1) => \ImgLinesCntr_reg[8]_i_1_n_2\,
      CO(0) => \ImgLinesCntr_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ImgLinesCntr_reg[8]_i_1_n_4\,
      O(2) => \ImgLinesCntr_reg[8]_i_1_n_5\,
      O(1) => \ImgLinesCntr_reg[8]_i_1_n_6\,
      O(0) => \ImgLinesCntr_reg[8]_i_1_n_7\,
      S(3) => \ImgLinesCntr[8]_i_2_n_0\,
      S(2) => \ImgLinesCntr[8]_i_3_n_0\,
      S(1) => \ImgLinesCntr[8]_i_4_n_0\,
      S(0) => \ImgLinesCntr[8]_i_5_n_0\
    );
\ImgLinesCntr_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \ImgLinesCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \ImgLinesCntr_reg[8]_i_1_n_6\,
      Q => \^o288\(9)
    );
\ImgPixelCntr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEECCCC"
    )
        port map (
      I0 => startimageline_reg_n_0,
      I1 => rst_cntrs_reg_rep_n_0,
      I2 => imgdatavalid_reg_n_0,
      I3 => syncvalid_r,
      I4 => decode,
      O => \ImgPixelCntr[0]_i_1_n_0\
    );
\ImgPixelCntr[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^o289\(0),
      I1 => startimageline_reg_n_0,
      I2 => decode,
      I3 => rst_cntrs_reg_rep_n_0,
      O => \ImgPixelCntr[0]_i_3_n_0\
    );
\ImgPixelCntr[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^o289\(3),
      I1 => startimageline_reg_n_0,
      I2 => decode,
      I3 => rst_cntrs_reg_rep_n_0,
      O => \ImgPixelCntr[0]_i_4_n_0\
    );
\ImgPixelCntr[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^o289\(2),
      I1 => startimageline_reg_n_0,
      I2 => decode,
      I3 => rst_cntrs_reg_rep_n_0,
      O => \ImgPixelCntr[0]_i_5_n_0\
    );
\ImgPixelCntr[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^o289\(1),
      I1 => startimageline_reg_n_0,
      I2 => decode,
      I3 => rst_cntrs_reg_rep_n_0,
      O => \ImgPixelCntr[0]_i_6_n_0\
    );
\ImgPixelCntr[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0015"
    )
        port map (
      I0 => \^o289\(0),
      I1 => startimageline_reg_n_0,
      I2 => decode,
      I3 => rst_cntrs_reg_rep_n_0,
      O => \ImgPixelCntr[0]_i_7_n_0\
    );
\ImgPixelCntr[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^o289\(15),
      I1 => startimageline_reg_n_0,
      I2 => decode,
      I3 => rst_cntrs_reg_rep_n_0,
      O => \ImgPixelCntr[12]_i_2_n_0\
    );
\ImgPixelCntr[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^o289\(14),
      I1 => startimageline_reg_n_0,
      I2 => decode,
      I3 => rst_cntrs_reg_rep_n_0,
      O => \ImgPixelCntr[12]_i_3_n_0\
    );
\ImgPixelCntr[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^o289\(13),
      I1 => startimageline_reg_n_0,
      I2 => decode,
      I3 => rst_cntrs_reg_rep_n_0,
      O => \ImgPixelCntr[12]_i_4_n_0\
    );
\ImgPixelCntr[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^o289\(12),
      I1 => startimageline_reg_n_0,
      I2 => decode,
      I3 => rst_cntrs_reg_rep_n_0,
      O => \ImgPixelCntr[12]_i_5_n_0\
    );
\ImgPixelCntr[16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^o289\(19),
      I1 => startimageline_reg_n_0,
      I2 => decode,
      I3 => rst_cntrs_reg_rep_n_0,
      O => \ImgPixelCntr[16]_i_2_n_0\
    );
\ImgPixelCntr[16]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^o289\(18),
      I1 => startimageline_reg_n_0,
      I2 => decode,
      I3 => rst_cntrs_reg_rep_n_0,
      O => \ImgPixelCntr[16]_i_3_n_0\
    );
\ImgPixelCntr[16]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^o289\(17),
      I1 => startimageline_reg_n_0,
      I2 => decode,
      I3 => rst_cntrs_reg_rep_n_0,
      O => \ImgPixelCntr[16]_i_4_n_0\
    );
\ImgPixelCntr[16]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^o289\(16),
      I1 => startimageline_reg_n_0,
      I2 => decode,
      I3 => rst_cntrs_reg_rep_n_0,
      O => \ImgPixelCntr[16]_i_5_n_0\
    );
\ImgPixelCntr[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^o289\(23),
      I1 => startimageline_reg_n_0,
      I2 => decode,
      I3 => rst_cntrs_reg_rep_n_0,
      O => \ImgPixelCntr[20]_i_2_n_0\
    );
\ImgPixelCntr[20]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^o289\(22),
      I1 => startimageline_reg_n_0,
      I2 => decode,
      I3 => rst_cntrs_reg_rep_n_0,
      O => \ImgPixelCntr[20]_i_3_n_0\
    );
\ImgPixelCntr[20]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^o289\(21),
      I1 => startimageline_reg_n_0,
      I2 => decode,
      I3 => rst_cntrs_reg_rep_n_0,
      O => \ImgPixelCntr[20]_i_4_n_0\
    );
\ImgPixelCntr[20]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^o289\(20),
      I1 => startimageline_reg_n_0,
      I2 => decode,
      I3 => rst_cntrs_reg_rep_n_0,
      O => \ImgPixelCntr[20]_i_5_n_0\
    );
\ImgPixelCntr[24]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^o289\(27),
      I1 => startimageline_reg_n_0,
      I2 => decode,
      I3 => rst_cntrs_reg_rep_n_0,
      O => \ImgPixelCntr[24]_i_2_n_0\
    );
\ImgPixelCntr[24]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^o289\(26),
      I1 => startimageline_reg_n_0,
      I2 => decode,
      I3 => rst_cntrs_reg_rep_n_0,
      O => \ImgPixelCntr[24]_i_3_n_0\
    );
\ImgPixelCntr[24]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^o289\(25),
      I1 => startimageline_reg_n_0,
      I2 => decode,
      I3 => rst_cntrs_reg_rep_n_0,
      O => \ImgPixelCntr[24]_i_4_n_0\
    );
\ImgPixelCntr[24]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^o289\(24),
      I1 => startimageline_reg_n_0,
      I2 => decode,
      I3 => rst_cntrs_reg_rep_n_0,
      O => \ImgPixelCntr[24]_i_5_n_0\
    );
\ImgPixelCntr[28]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^o289\(31),
      I1 => startimageline_reg_n_0,
      I2 => decode,
      I3 => rst_cntrs_reg_rep_n_0,
      O => \ImgPixelCntr[28]_i_2_n_0\
    );
\ImgPixelCntr[28]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^o289\(30),
      I1 => startimageline_reg_n_0,
      I2 => decode,
      I3 => rst_cntrs_reg_rep_n_0,
      O => \ImgPixelCntr[28]_i_3_n_0\
    );
\ImgPixelCntr[28]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^o289\(29),
      I1 => startimageline_reg_n_0,
      I2 => decode,
      I3 => rst_cntrs_reg_rep_n_0,
      O => \ImgPixelCntr[28]_i_4_n_0\
    );
\ImgPixelCntr[28]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^o289\(28),
      I1 => startimageline_reg_n_0,
      I2 => decode,
      I3 => rst_cntrs_reg_rep_n_0,
      O => \ImgPixelCntr[28]_i_5_n_0\
    );
\ImgPixelCntr[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^o289\(7),
      I1 => startimageline_reg_n_0,
      I2 => decode,
      I3 => rst_cntrs_reg_rep_n_0,
      O => \ImgPixelCntr[4]_i_2_n_0\
    );
\ImgPixelCntr[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^o289\(6),
      I1 => startimageline_reg_n_0,
      I2 => decode,
      I3 => rst_cntrs_reg_rep_n_0,
      O => \ImgPixelCntr[4]_i_3_n_0\
    );
\ImgPixelCntr[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^o289\(5),
      I1 => startimageline_reg_n_0,
      I2 => decode,
      I3 => rst_cntrs_reg_rep_n_0,
      O => \ImgPixelCntr[4]_i_4_n_0\
    );
\ImgPixelCntr[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^o289\(4),
      I1 => startimageline_reg_n_0,
      I2 => decode,
      I3 => rst_cntrs_reg_rep_n_0,
      O => \ImgPixelCntr[4]_i_5_n_0\
    );
\ImgPixelCntr[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^o289\(11),
      I1 => startimageline_reg_n_0,
      I2 => decode,
      I3 => rst_cntrs_reg_rep_n_0,
      O => \ImgPixelCntr[8]_i_2_n_0\
    );
\ImgPixelCntr[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^o289\(10),
      I1 => startimageline_reg_n_0,
      I2 => decode,
      I3 => rst_cntrs_reg_rep_n_0,
      O => \ImgPixelCntr[8]_i_3_n_0\
    );
\ImgPixelCntr[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^o289\(9),
      I1 => startimageline_reg_n_0,
      I2 => decode,
      I3 => rst_cntrs_reg_rep_n_0,
      O => \ImgPixelCntr[8]_i_4_n_0\
    );
\ImgPixelCntr[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^o289\(8),
      I1 => startimageline_reg_n_0,
      I2 => decode,
      I3 => rst_cntrs_reg_rep_n_0,
      O => \ImgPixelCntr[8]_i_5_n_0\
    );
\ImgPixelCntr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \ImgPixelCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \ImgPixelCntr_reg[0]_i_2_n_7\,
      Q => \^o289\(0)
    );
\ImgPixelCntr_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ImgPixelCntr_reg[0]_i_2_n_0\,
      CO(2) => \ImgPixelCntr_reg[0]_i_2_n_1\,
      CO(1) => \ImgPixelCntr_reg[0]_i_2_n_2\,
      CO(0) => \ImgPixelCntr_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \ImgPixelCntr[0]_i_3_n_0\,
      O(3) => \ImgPixelCntr_reg[0]_i_2_n_4\,
      O(2) => \ImgPixelCntr_reg[0]_i_2_n_5\,
      O(1) => \ImgPixelCntr_reg[0]_i_2_n_6\,
      O(0) => \ImgPixelCntr_reg[0]_i_2_n_7\,
      S(3) => \ImgPixelCntr[0]_i_4_n_0\,
      S(2) => \ImgPixelCntr[0]_i_5_n_0\,
      S(1) => \ImgPixelCntr[0]_i_6_n_0\,
      S(0) => \ImgPixelCntr[0]_i_7_n_0\
    );
\ImgPixelCntr_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \ImgPixelCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \ImgPixelCntr_reg[8]_i_1_n_5\,
      Q => \^o289\(10)
    );
\ImgPixelCntr_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \ImgPixelCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \ImgPixelCntr_reg[8]_i_1_n_4\,
      Q => \^o289\(11)
    );
\ImgPixelCntr_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \ImgPixelCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \ImgPixelCntr_reg[12]_i_1_n_7\,
      Q => \^o289\(12)
    );
\ImgPixelCntr_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ImgPixelCntr_reg[8]_i_1_n_0\,
      CO(3) => \ImgPixelCntr_reg[12]_i_1_n_0\,
      CO(2) => \ImgPixelCntr_reg[12]_i_1_n_1\,
      CO(1) => \ImgPixelCntr_reg[12]_i_1_n_2\,
      CO(0) => \ImgPixelCntr_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ImgPixelCntr_reg[12]_i_1_n_4\,
      O(2) => \ImgPixelCntr_reg[12]_i_1_n_5\,
      O(1) => \ImgPixelCntr_reg[12]_i_1_n_6\,
      O(0) => \ImgPixelCntr_reg[12]_i_1_n_7\,
      S(3) => \ImgPixelCntr[12]_i_2_n_0\,
      S(2) => \ImgPixelCntr[12]_i_3_n_0\,
      S(1) => \ImgPixelCntr[12]_i_4_n_0\,
      S(0) => \ImgPixelCntr[12]_i_5_n_0\
    );
\ImgPixelCntr_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \ImgPixelCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \ImgPixelCntr_reg[12]_i_1_n_6\,
      Q => \^o289\(13)
    );
\ImgPixelCntr_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \ImgPixelCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \ImgPixelCntr_reg[12]_i_1_n_5\,
      Q => \^o289\(14)
    );
\ImgPixelCntr_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \ImgPixelCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \ImgPixelCntr_reg[12]_i_1_n_4\,
      Q => \^o289\(15)
    );
\ImgPixelCntr_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \ImgPixelCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \ImgPixelCntr_reg[16]_i_1_n_7\,
      Q => \^o289\(16)
    );
\ImgPixelCntr_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ImgPixelCntr_reg[12]_i_1_n_0\,
      CO(3) => \ImgPixelCntr_reg[16]_i_1_n_0\,
      CO(2) => \ImgPixelCntr_reg[16]_i_1_n_1\,
      CO(1) => \ImgPixelCntr_reg[16]_i_1_n_2\,
      CO(0) => \ImgPixelCntr_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ImgPixelCntr_reg[16]_i_1_n_4\,
      O(2) => \ImgPixelCntr_reg[16]_i_1_n_5\,
      O(1) => \ImgPixelCntr_reg[16]_i_1_n_6\,
      O(0) => \ImgPixelCntr_reg[16]_i_1_n_7\,
      S(3) => \ImgPixelCntr[16]_i_2_n_0\,
      S(2) => \ImgPixelCntr[16]_i_3_n_0\,
      S(1) => \ImgPixelCntr[16]_i_4_n_0\,
      S(0) => \ImgPixelCntr[16]_i_5_n_0\
    );
\ImgPixelCntr_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \ImgPixelCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \ImgPixelCntr_reg[16]_i_1_n_6\,
      Q => \^o289\(17)
    );
\ImgPixelCntr_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \ImgPixelCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \ImgPixelCntr_reg[16]_i_1_n_5\,
      Q => \^o289\(18)
    );
\ImgPixelCntr_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \ImgPixelCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \ImgPixelCntr_reg[16]_i_1_n_4\,
      Q => \^o289\(19)
    );
\ImgPixelCntr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \ImgPixelCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \ImgPixelCntr_reg[0]_i_2_n_6\,
      Q => \^o289\(1)
    );
\ImgPixelCntr_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \ImgPixelCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \ImgPixelCntr_reg[20]_i_1_n_7\,
      Q => \^o289\(20)
    );
\ImgPixelCntr_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ImgPixelCntr_reg[16]_i_1_n_0\,
      CO(3) => \ImgPixelCntr_reg[20]_i_1_n_0\,
      CO(2) => \ImgPixelCntr_reg[20]_i_1_n_1\,
      CO(1) => \ImgPixelCntr_reg[20]_i_1_n_2\,
      CO(0) => \ImgPixelCntr_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ImgPixelCntr_reg[20]_i_1_n_4\,
      O(2) => \ImgPixelCntr_reg[20]_i_1_n_5\,
      O(1) => \ImgPixelCntr_reg[20]_i_1_n_6\,
      O(0) => \ImgPixelCntr_reg[20]_i_1_n_7\,
      S(3) => \ImgPixelCntr[20]_i_2_n_0\,
      S(2) => \ImgPixelCntr[20]_i_3_n_0\,
      S(1) => \ImgPixelCntr[20]_i_4_n_0\,
      S(0) => \ImgPixelCntr[20]_i_5_n_0\
    );
\ImgPixelCntr_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \ImgPixelCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \ImgPixelCntr_reg[20]_i_1_n_6\,
      Q => \^o289\(21)
    );
\ImgPixelCntr_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \ImgPixelCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \ImgPixelCntr_reg[20]_i_1_n_5\,
      Q => \^o289\(22)
    );
\ImgPixelCntr_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \ImgPixelCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \ImgPixelCntr_reg[20]_i_1_n_4\,
      Q => \^o289\(23)
    );
\ImgPixelCntr_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \ImgPixelCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \ImgPixelCntr_reg[24]_i_1_n_7\,
      Q => \^o289\(24)
    );
\ImgPixelCntr_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ImgPixelCntr_reg[20]_i_1_n_0\,
      CO(3) => \ImgPixelCntr_reg[24]_i_1_n_0\,
      CO(2) => \ImgPixelCntr_reg[24]_i_1_n_1\,
      CO(1) => \ImgPixelCntr_reg[24]_i_1_n_2\,
      CO(0) => \ImgPixelCntr_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ImgPixelCntr_reg[24]_i_1_n_4\,
      O(2) => \ImgPixelCntr_reg[24]_i_1_n_5\,
      O(1) => \ImgPixelCntr_reg[24]_i_1_n_6\,
      O(0) => \ImgPixelCntr_reg[24]_i_1_n_7\,
      S(3) => \ImgPixelCntr[24]_i_2_n_0\,
      S(2) => \ImgPixelCntr[24]_i_3_n_0\,
      S(1) => \ImgPixelCntr[24]_i_4_n_0\,
      S(0) => \ImgPixelCntr[24]_i_5_n_0\
    );
\ImgPixelCntr_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \ImgPixelCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \ImgPixelCntr_reg[24]_i_1_n_6\,
      Q => \^o289\(25)
    );
\ImgPixelCntr_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \ImgPixelCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \ImgPixelCntr_reg[24]_i_1_n_5\,
      Q => \^o289\(26)
    );
\ImgPixelCntr_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \ImgPixelCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \ImgPixelCntr_reg[24]_i_1_n_4\,
      Q => \^o289\(27)
    );
\ImgPixelCntr_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \ImgPixelCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \ImgPixelCntr_reg[28]_i_1_n_7\,
      Q => \^o289\(28)
    );
\ImgPixelCntr_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ImgPixelCntr_reg[24]_i_1_n_0\,
      CO(3) => \NLW_ImgPixelCntr_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \ImgPixelCntr_reg[28]_i_1_n_1\,
      CO(1) => \ImgPixelCntr_reg[28]_i_1_n_2\,
      CO(0) => \ImgPixelCntr_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ImgPixelCntr_reg[28]_i_1_n_4\,
      O(2) => \ImgPixelCntr_reg[28]_i_1_n_5\,
      O(1) => \ImgPixelCntr_reg[28]_i_1_n_6\,
      O(0) => \ImgPixelCntr_reg[28]_i_1_n_7\,
      S(3) => \ImgPixelCntr[28]_i_2_n_0\,
      S(2) => \ImgPixelCntr[28]_i_3_n_0\,
      S(1) => \ImgPixelCntr[28]_i_4_n_0\,
      S(0) => \ImgPixelCntr[28]_i_5_n_0\
    );
\ImgPixelCntr_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \ImgPixelCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \ImgPixelCntr_reg[28]_i_1_n_6\,
      Q => \^o289\(29)
    );
\ImgPixelCntr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \ImgPixelCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \ImgPixelCntr_reg[0]_i_2_n_5\,
      Q => \^o289\(2)
    );
\ImgPixelCntr_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \ImgPixelCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \ImgPixelCntr_reg[28]_i_1_n_5\,
      Q => \^o289\(30)
    );
\ImgPixelCntr_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \ImgPixelCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \ImgPixelCntr_reg[28]_i_1_n_4\,
      Q => \^o289\(31)
    );
\ImgPixelCntr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \ImgPixelCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \ImgPixelCntr_reg[0]_i_2_n_4\,
      Q => \^o289\(3)
    );
\ImgPixelCntr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \ImgPixelCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \ImgPixelCntr_reg[4]_i_1_n_7\,
      Q => \^o289\(4)
    );
\ImgPixelCntr_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ImgPixelCntr_reg[0]_i_2_n_0\,
      CO(3) => \ImgPixelCntr_reg[4]_i_1_n_0\,
      CO(2) => \ImgPixelCntr_reg[4]_i_1_n_1\,
      CO(1) => \ImgPixelCntr_reg[4]_i_1_n_2\,
      CO(0) => \ImgPixelCntr_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ImgPixelCntr_reg[4]_i_1_n_4\,
      O(2) => \ImgPixelCntr_reg[4]_i_1_n_5\,
      O(1) => \ImgPixelCntr_reg[4]_i_1_n_6\,
      O(0) => \ImgPixelCntr_reg[4]_i_1_n_7\,
      S(3) => \ImgPixelCntr[4]_i_2_n_0\,
      S(2) => \ImgPixelCntr[4]_i_3_n_0\,
      S(1) => \ImgPixelCntr[4]_i_4_n_0\,
      S(0) => \ImgPixelCntr[4]_i_5_n_0\
    );
\ImgPixelCntr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \ImgPixelCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \ImgPixelCntr_reg[4]_i_1_n_6\,
      Q => \^o289\(5)
    );
\ImgPixelCntr_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \ImgPixelCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \ImgPixelCntr_reg[4]_i_1_n_5\,
      Q => \^o289\(6)
    );
\ImgPixelCntr_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \ImgPixelCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \ImgPixelCntr_reg[4]_i_1_n_4\,
      Q => \^o289\(7)
    );
\ImgPixelCntr_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \ImgPixelCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \ImgPixelCntr_reg[8]_i_1_n_7\,
      Q => \^o289\(8)
    );
\ImgPixelCntr_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ImgPixelCntr_reg[4]_i_1_n_0\,
      CO(3) => \ImgPixelCntr_reg[8]_i_1_n_0\,
      CO(2) => \ImgPixelCntr_reg[8]_i_1_n_1\,
      CO(1) => \ImgPixelCntr_reg[8]_i_1_n_2\,
      CO(0) => \ImgPixelCntr_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ImgPixelCntr_reg[8]_i_1_n_4\,
      O(2) => \ImgPixelCntr_reg[8]_i_1_n_5\,
      O(1) => \ImgPixelCntr_reg[8]_i_1_n_6\,
      O(0) => \ImgPixelCntr_reg[8]_i_1_n_7\,
      S(3) => \ImgPixelCntr[8]_i_2_n_0\,
      S(2) => \ImgPixelCntr[8]_i_3_n_0\,
      S(1) => \ImgPixelCntr[8]_i_4_n_0\,
      S(0) => \ImgPixelCntr[8]_i_5_n_0\
    );
\ImgPixelCntr_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \ImgPixelCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \ImgPixelCntr_reg[8]_i_1_n_6\,
      Q => \^o289\(9)
    );
KERNEL_ODD_EVEN_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => KERNEL_ODD_EVEN_reg_i_2_n_0,
      I1 => \windowid_reg_n_0_[4]\,
      I2 => KERNEL_ODD_EVEN_reg_i_3_n_0,
      I3 => startwindow_reg_n_0,
      I4 => \^sync_kernel_odd_even\,
      O => KERNEL_ODD_EVEN_i_1_n_0
    );
KERNEL_ODD_EVEN_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg9_reg[31]\(27),
      I1 => \slv_reg9_reg[31]\(26),
      I2 => \windowid_reg_n_0_[1]\,
      I3 => \slv_reg9_reg[31]\(25),
      I4 => \windowid_reg_n_0_[0]\,
      I5 => \slv_reg9_reg[31]\(24),
      O => KERNEL_ODD_EVEN_i_10_n_0
    );
KERNEL_ODD_EVEN_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg9_reg[31]\(31),
      I1 => \slv_reg9_reg[31]\(30),
      I2 => \windowid_reg_n_0_[1]\,
      I3 => \slv_reg9_reg[31]\(29),
      I4 => \windowid_reg_n_0_[0]\,
      I5 => \slv_reg9_reg[31]\(28),
      O => KERNEL_ODD_EVEN_i_11_n_0
    );
KERNEL_ODD_EVEN_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg9_reg[31]\(3),
      I1 => \slv_reg9_reg[31]\(2),
      I2 => \windowid_reg_n_0_[1]\,
      I3 => \slv_reg9_reg[31]\(1),
      I4 => \windowid_reg_n_0_[0]\,
      I5 => \slv_reg9_reg[31]\(0),
      O => KERNEL_ODD_EVEN_i_12_n_0
    );
KERNEL_ODD_EVEN_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg9_reg[31]\(7),
      I1 => \slv_reg9_reg[31]\(6),
      I2 => \windowid_reg_n_0_[1]\,
      I3 => \slv_reg9_reg[31]\(5),
      I4 => \windowid_reg_n_0_[0]\,
      I5 => \slv_reg9_reg[31]\(4),
      O => KERNEL_ODD_EVEN_i_13_n_0
    );
KERNEL_ODD_EVEN_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg9_reg[31]\(11),
      I1 => \slv_reg9_reg[31]\(10),
      I2 => \windowid_reg_n_0_[1]\,
      I3 => \slv_reg9_reg[31]\(9),
      I4 => \windowid_reg_n_0_[0]\,
      I5 => \slv_reg9_reg[31]\(8),
      O => KERNEL_ODD_EVEN_i_14_n_0
    );
KERNEL_ODD_EVEN_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg9_reg[31]\(15),
      I1 => \slv_reg9_reg[31]\(14),
      I2 => \windowid_reg_n_0_[1]\,
      I3 => \slv_reg9_reg[31]\(13),
      I4 => \windowid_reg_n_0_[0]\,
      I5 => \slv_reg9_reg[31]\(12),
      O => KERNEL_ODD_EVEN_i_15_n_0
    );
KERNEL_ODD_EVEN_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg9_reg[31]\(19),
      I1 => \slv_reg9_reg[31]\(18),
      I2 => \windowid_reg_n_0_[1]\,
      I3 => \slv_reg9_reg[31]\(17),
      I4 => \windowid_reg_n_0_[0]\,
      I5 => \slv_reg9_reg[31]\(16),
      O => KERNEL_ODD_EVEN_i_8_n_0
    );
KERNEL_ODD_EVEN_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg9_reg[31]\(23),
      I1 => \slv_reg9_reg[31]\(22),
      I2 => \windowid_reg_n_0_[1]\,
      I3 => \slv_reg9_reg[31]\(21),
      I4 => \windowid_reg_n_0_[0]\,
      I5 => \slv_reg9_reg[31]\(20),
      O => KERNEL_ODD_EVEN_i_9_n_0
    );
KERNEL_ODD_EVEN_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AR(1),
      D => KERNEL_ODD_EVEN_i_1_n_0,
      Q => \^sync_kernel_odd_even\
    );
KERNEL_ODD_EVEN_reg_i_2: unisim.vcomponents.MUXF8
     port map (
      I0 => KERNEL_ODD_EVEN_reg_i_4_n_0,
      I1 => KERNEL_ODD_EVEN_reg_i_5_n_0,
      O => KERNEL_ODD_EVEN_reg_i_2_n_0,
      S => \windowid_reg_n_0_[3]\
    );
KERNEL_ODD_EVEN_reg_i_3: unisim.vcomponents.MUXF8
     port map (
      I0 => KERNEL_ODD_EVEN_reg_i_6_n_0,
      I1 => KERNEL_ODD_EVEN_reg_i_7_n_0,
      O => KERNEL_ODD_EVEN_reg_i_3_n_0,
      S => \windowid_reg_n_0_[3]\
    );
KERNEL_ODD_EVEN_reg_i_4: unisim.vcomponents.MUXF7
     port map (
      I0 => KERNEL_ODD_EVEN_i_8_n_0,
      I1 => KERNEL_ODD_EVEN_i_9_n_0,
      O => KERNEL_ODD_EVEN_reg_i_4_n_0,
      S => \windowid_reg_n_0_[2]\
    );
KERNEL_ODD_EVEN_reg_i_5: unisim.vcomponents.MUXF7
     port map (
      I0 => KERNEL_ODD_EVEN_i_10_n_0,
      I1 => KERNEL_ODD_EVEN_i_11_n_0,
      O => KERNEL_ODD_EVEN_reg_i_5_n_0,
      S => \windowid_reg_n_0_[2]\
    );
KERNEL_ODD_EVEN_reg_i_6: unisim.vcomponents.MUXF7
     port map (
      I0 => KERNEL_ODD_EVEN_i_12_n_0,
      I1 => KERNEL_ODD_EVEN_i_13_n_0,
      O => KERNEL_ODD_EVEN_reg_i_6_n_0,
      S => \windowid_reg_n_0_[2]\
    );
KERNEL_ODD_EVEN_reg_i_7: unisim.vcomponents.MUXF7
     port map (
      I0 => KERNEL_ODD_EVEN_i_14_n_0,
      I1 => KERNEL_ODD_EVEN_i_15_n_0,
      O => KERNEL_ODD_EVEN_reg_i_7_n_0,
      S => \windowid_reg_n_0_[2]\
    );
\PAR_DATAOUT_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \slv_reg8_reg[0]_0\(0),
      D => \DataDelayPipe_reg[3]_10\(0),
      Q => \PAR_DATA_int_reg[39]\(0),
      R => '0'
    );
\PAR_DATAOUT_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \slv_reg8_reg[0]_0\(0),
      D => \DataDelayPipe_reg[3]_10\(10),
      Q => \PAR_DATA_int_reg[39]\(10),
      R => '0'
    );
\PAR_DATAOUT_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \slv_reg8_reg[0]_0\(0),
      D => \DataDelayPipe_reg[3]_10\(11),
      Q => \PAR_DATA_int_reg[39]\(11),
      R => '0'
    );
\PAR_DATAOUT_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \slv_reg8_reg[0]_0\(0),
      D => \DataDelayPipe_reg[3]_10\(12),
      Q => \PAR_DATA_int_reg[39]\(12),
      R => '0'
    );
\PAR_DATAOUT_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \slv_reg8_reg[0]_0\(0),
      D => \DataDelayPipe_reg[3]_10\(13),
      Q => \PAR_DATA_int_reg[39]\(13),
      R => '0'
    );
\PAR_DATAOUT_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \slv_reg8_reg[0]_0\(0),
      D => \DataDelayPipe_reg[3]_10\(14),
      Q => \PAR_DATA_int_reg[39]\(14),
      R => '0'
    );
\PAR_DATAOUT_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \slv_reg8_reg[0]_0\(0),
      D => \DataDelayPipe_reg[3]_10\(15),
      Q => \PAR_DATA_int_reg[39]\(15),
      R => '0'
    );
\PAR_DATAOUT_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \slv_reg8_reg[0]_0\(0),
      D => \DataDelayPipe_reg[3]_10\(16),
      Q => \PAR_DATA_int_reg[39]\(16),
      R => '0'
    );
\PAR_DATAOUT_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \slv_reg8_reg[0]_0\(0),
      D => \DataDelayPipe_reg[3]_10\(17),
      Q => \PAR_DATA_int_reg[39]\(17),
      R => '0'
    );
\PAR_DATAOUT_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \slv_reg8_reg[0]_0\(0),
      D => \DataDelayPipe_reg[3]_10\(18),
      Q => \PAR_DATA_int_reg[39]\(18),
      R => '0'
    );
\PAR_DATAOUT_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \slv_reg8_reg[0]_0\(0),
      D => \DataDelayPipe_reg[3]_10\(19),
      Q => \PAR_DATA_int_reg[39]\(19),
      R => '0'
    );
\PAR_DATAOUT_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \slv_reg8_reg[0]_0\(0),
      D => \DataDelayPipe_reg[3]_10\(1),
      Q => \PAR_DATA_int_reg[39]\(1),
      R => '0'
    );
\PAR_DATAOUT_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \slv_reg8_reg[0]_0\(0),
      D => \DataDelayPipe_reg[3]_10\(20),
      Q => \PAR_DATA_int_reg[39]\(20),
      R => '0'
    );
\PAR_DATAOUT_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \slv_reg8_reg[0]_0\(0),
      D => \DataDelayPipe_reg[3]_10\(21),
      Q => \PAR_DATA_int_reg[39]\(21),
      R => '0'
    );
\PAR_DATAOUT_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \slv_reg8_reg[0]_0\(0),
      D => \DataDelayPipe_reg[3]_10\(22),
      Q => \PAR_DATA_int_reg[39]\(22),
      R => '0'
    );
\PAR_DATAOUT_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \slv_reg8_reg[0]_0\(0),
      D => \DataDelayPipe_reg[3]_10\(23),
      Q => \PAR_DATA_int_reg[39]\(23),
      R => '0'
    );
\PAR_DATAOUT_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \slv_reg8_reg[0]_0\(0),
      D => \DataDelayPipe_reg[3]_10\(24),
      Q => \PAR_DATA_int_reg[39]\(24),
      R => '0'
    );
\PAR_DATAOUT_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \slv_reg8_reg[0]_0\(0),
      D => \DataDelayPipe_reg[3]_10\(25),
      Q => \PAR_DATA_int_reg[39]\(25),
      R => '0'
    );
\PAR_DATAOUT_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \slv_reg8_reg[0]_0\(0),
      D => \DataDelayPipe_reg[3]_10\(26),
      Q => \PAR_DATA_int_reg[39]\(26),
      R => '0'
    );
\PAR_DATAOUT_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \slv_reg8_reg[0]_0\(0),
      D => \DataDelayPipe_reg[3]_10\(27),
      Q => \PAR_DATA_int_reg[39]\(27),
      R => '0'
    );
\PAR_DATAOUT_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \slv_reg8_reg[0]_0\(0),
      D => \DataDelayPipe_reg[3]_10\(28),
      Q => \PAR_DATA_int_reg[39]\(28),
      R => '0'
    );
\PAR_DATAOUT_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \slv_reg8_reg[0]_0\(0),
      D => \DataDelayPipe_reg[3]_10\(29),
      Q => \PAR_DATA_int_reg[39]\(29),
      R => '0'
    );
\PAR_DATAOUT_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \slv_reg8_reg[0]_0\(0),
      D => \DataDelayPipe_reg[3]_10\(2),
      Q => \PAR_DATA_int_reg[39]\(2),
      R => '0'
    );
\PAR_DATAOUT_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \slv_reg8_reg[0]_0\(0),
      D => \DataDelayPipe_reg[3]_10\(30),
      Q => \PAR_DATA_int_reg[39]\(30),
      R => '0'
    );
\PAR_DATAOUT_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \slv_reg8_reg[0]_0\(0),
      D => \DataDelayPipe_reg[3]_10\(31),
      Q => \PAR_DATA_int_reg[39]\(31),
      R => '0'
    );
\PAR_DATAOUT_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \slv_reg8_reg[0]_0\(0),
      D => \DataDelayPipe_reg[3]_10\(32),
      Q => \PAR_DATA_int_reg[39]\(32),
      R => '0'
    );
\PAR_DATAOUT_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \slv_reg8_reg[0]_0\(0),
      D => \DataDelayPipe_reg[3]_10\(33),
      Q => \PAR_DATA_int_reg[39]\(33),
      R => '0'
    );
\PAR_DATAOUT_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \slv_reg8_reg[0]_0\(0),
      D => \DataDelayPipe_reg[3]_10\(34),
      Q => \PAR_DATA_int_reg[39]\(34),
      R => '0'
    );
\PAR_DATAOUT_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \slv_reg8_reg[0]_0\(0),
      D => \DataDelayPipe_reg[3]_10\(35),
      Q => \PAR_DATA_int_reg[39]\(35),
      R => '0'
    );
\PAR_DATAOUT_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \slv_reg8_reg[0]_0\(0),
      D => \DataDelayPipe_reg[3]_10\(36),
      Q => \PAR_DATA_int_reg[39]\(36),
      R => '0'
    );
\PAR_DATAOUT_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \slv_reg8_reg[0]_0\(0),
      D => \DataDelayPipe_reg[3]_10\(37),
      Q => \PAR_DATA_int_reg[39]\(37),
      R => '0'
    );
\PAR_DATAOUT_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \slv_reg8_reg[0]_0\(0),
      D => \DataDelayPipe_reg[3]_10\(38),
      Q => \PAR_DATA_int_reg[39]\(38),
      R => '0'
    );
\PAR_DATAOUT_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \slv_reg8_reg[0]_0\(0),
      D => \DataDelayPipe_reg[3]_10\(39),
      Q => \PAR_DATA_int_reg[39]\(39),
      R => '0'
    );
\PAR_DATAOUT_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \slv_reg8_reg[0]_0\(0),
      D => \DataDelayPipe_reg[3]_10\(3),
      Q => \PAR_DATA_int_reg[39]\(3),
      R => '0'
    );
\PAR_DATAOUT_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \slv_reg8_reg[0]_0\(0),
      D => \DataDelayPipe_reg[3]_10\(4),
      Q => \PAR_DATA_int_reg[39]\(4),
      R => '0'
    );
\PAR_DATAOUT_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \slv_reg8_reg[0]_0\(0),
      D => \DataDelayPipe_reg[3]_10\(5),
      Q => \PAR_DATA_int_reg[39]\(5),
      R => '0'
    );
\PAR_DATAOUT_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \slv_reg8_reg[0]_0\(0),
      D => \DataDelayPipe_reg[3]_10\(6),
      Q => \PAR_DATA_int_reg[39]\(6),
      R => '0'
    );
\PAR_DATAOUT_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \slv_reg8_reg[0]_0\(0),
      D => \DataDelayPipe_reg[3]_10\(7),
      Q => \PAR_DATA_int_reg[39]\(7),
      R => '0'
    );
\PAR_DATAOUT_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \slv_reg8_reg[0]_0\(0),
      D => \DataDelayPipe_reg[3]_10\(8),
      Q => \PAR_DATA_int_reg[39]\(8),
      R => '0'
    );
\PAR_DATAOUT_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => \slv_reg8_reg[0]_0\(0),
      D => \DataDelayPipe_reg[3]_10\(9),
      Q => \PAR_DATA_int_reg[39]\(9),
      R => '0'
    );
PAR_DATA_BLACKVALID_int_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_2_in,
      I1 => blackdatavalid_reg_n_0,
      O => SYNC_PAR_DATA_BLACKVALID
    );
PAR_DATA_CRCVALID_int_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_2_in,
      I1 => crcvalid_reg_n_0,
      O => validcrc
    );
PAR_DATA_IMGVALID_int_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => imgdatavalid_reg_n_0,
      I1 => p_2_in,
      O => SYNC_PAR_DATA_IMGVALID
    );
\PAR_SYNCOUT_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \SyncDelayPipe_reg[3]_23\(0),
      Q => \PAR_SYNC_int_reg[9]\(0)
    );
\PAR_SYNCOUT_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \SyncDelayPipe_reg[3]_23\(1),
      Q => \PAR_SYNC_int_reg[9]\(1)
    );
\PAR_SYNCOUT_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \SyncDelayPipe_reg[3]_23\(2),
      Q => \PAR_SYNC_int_reg[9]\(2)
    );
\PAR_SYNCOUT_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \SyncDelayPipe_reg[3]_23\(3),
      Q => \PAR_SYNC_int_reg[9]\(3)
    );
\PAR_SYNCOUT_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \SyncDelayPipe_reg[3]_23\(4),
      Q => \PAR_SYNC_int_reg[9]\(4)
    );
\PAR_SYNCOUT_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \SyncDelayPipe_reg[3]_23\(5),
      Q => \PAR_SYNC_int_reg[9]\(5)
    );
\PAR_SYNCOUT_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \SyncDelayPipe_reg[3]_23\(6),
      Q => \PAR_SYNC_int_reg[9]\(6)
    );
\PAR_SYNCOUT_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \SyncDelayPipe_reg[3]_23\(7),
      Q => \PAR_SYNC_int_reg[9]\(7)
    );
\PAR_SYNCOUT_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \SyncDelayPipe_reg[3]_23\(8),
      Q => \PAR_SYNC_int_reg[9]\(8)
    );
\PAR_SYNCOUT_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \SyncDelayPipe_reg[3]_23\(9),
      Q => \PAR_SYNC_int_reg[9]\(9)
    );
START_KERNEL_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AR(0),
      D => startwindow_reg_n_0,
      Q => START_KERNEL
    );
\StartLineCntr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => rst_cntrs,
      I1 => startline_reg_n_0,
      I2 => syncvalid_r,
      I3 => decode,
      O => \StartLineCntr[0]_i_1_n_0\
    );
\StartLineCntr[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^startlinecnt\(0),
      I1 => rst_cntrs,
      O => \StartLineCntr[0]_i_3_n_0\
    );
\StartLineCntr[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^startlinecnt\(3),
      I1 => rst_cntrs,
      O => \StartLineCntr[0]_i_4_n_0\
    );
\StartLineCntr[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^startlinecnt\(2),
      I1 => rst_cntrs,
      O => \StartLineCntr[0]_i_5_n_0\
    );
\StartLineCntr[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^startlinecnt\(1),
      I1 => rst_cntrs,
      O => \StartLineCntr[0]_i_6_n_0\
    );
\StartLineCntr[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^startlinecnt\(0),
      I1 => rst_cntrs,
      O => \StartLineCntr[0]_i_7_n_0\
    );
\StartLineCntr[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^startlinecnt\(15),
      I1 => rst_cntrs,
      O => \StartLineCntr[12]_i_2_n_0\
    );
\StartLineCntr[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^startlinecnt\(14),
      I1 => rst_cntrs,
      O => \StartLineCntr[12]_i_3_n_0\
    );
\StartLineCntr[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^startlinecnt\(13),
      I1 => rst_cntrs,
      O => \StartLineCntr[12]_i_4_n_0\
    );
\StartLineCntr[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^startlinecnt\(12),
      I1 => rst_cntrs,
      O => \StartLineCntr[12]_i_5_n_0\
    );
\StartLineCntr[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^startlinecnt\(19),
      I1 => rst_cntrs,
      O => \StartLineCntr[16]_i_2_n_0\
    );
\StartLineCntr[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^startlinecnt\(18),
      I1 => rst_cntrs,
      O => \StartLineCntr[16]_i_3_n_0\
    );
\StartLineCntr[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^startlinecnt\(17),
      I1 => rst_cntrs,
      O => \StartLineCntr[16]_i_4_n_0\
    );
\StartLineCntr[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^startlinecnt\(16),
      I1 => rst_cntrs,
      O => \StartLineCntr[16]_i_5_n_0\
    );
\StartLineCntr[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^startlinecnt\(23),
      I1 => rst_cntrs,
      O => \StartLineCntr[20]_i_2_n_0\
    );
\StartLineCntr[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^startlinecnt\(22),
      I1 => rst_cntrs,
      O => \StartLineCntr[20]_i_3_n_0\
    );
\StartLineCntr[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^startlinecnt\(21),
      I1 => rst_cntrs,
      O => \StartLineCntr[20]_i_4_n_0\
    );
\StartLineCntr[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^startlinecnt\(20),
      I1 => rst_cntrs,
      O => \StartLineCntr[20]_i_5_n_0\
    );
\StartLineCntr[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^startlinecnt\(27),
      I1 => rst_cntrs,
      O => \StartLineCntr[24]_i_2_n_0\
    );
\StartLineCntr[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^startlinecnt\(26),
      I1 => rst_cntrs,
      O => \StartLineCntr[24]_i_3_n_0\
    );
\StartLineCntr[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^startlinecnt\(25),
      I1 => rst_cntrs,
      O => \StartLineCntr[24]_i_4_n_0\
    );
\StartLineCntr[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^startlinecnt\(24),
      I1 => rst_cntrs,
      O => \StartLineCntr[24]_i_5_n_0\
    );
\StartLineCntr[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^startlinecnt\(31),
      I1 => rst_cntrs,
      O => \StartLineCntr[28]_i_2_n_0\
    );
\StartLineCntr[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^startlinecnt\(30),
      I1 => rst_cntrs,
      O => \StartLineCntr[28]_i_3_n_0\
    );
\StartLineCntr[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^startlinecnt\(29),
      I1 => rst_cntrs,
      O => \StartLineCntr[28]_i_4_n_0\
    );
\StartLineCntr[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^startlinecnt\(28),
      I1 => rst_cntrs,
      O => \StartLineCntr[28]_i_5_n_0\
    );
\StartLineCntr[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^startlinecnt\(7),
      I1 => rst_cntrs,
      O => \StartLineCntr[4]_i_2_n_0\
    );
\StartLineCntr[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^startlinecnt\(6),
      I1 => rst_cntrs,
      O => \StartLineCntr[4]_i_3_n_0\
    );
\StartLineCntr[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^startlinecnt\(5),
      I1 => rst_cntrs,
      O => \StartLineCntr[4]_i_4_n_0\
    );
\StartLineCntr[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^startlinecnt\(4),
      I1 => rst_cntrs,
      O => \StartLineCntr[4]_i_5_n_0\
    );
\StartLineCntr[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^startlinecnt\(11),
      I1 => rst_cntrs,
      O => \StartLineCntr[8]_i_2_n_0\
    );
\StartLineCntr[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^startlinecnt\(10),
      I1 => rst_cntrs,
      O => \StartLineCntr[8]_i_3_n_0\
    );
\StartLineCntr[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^startlinecnt\(9),
      I1 => rst_cntrs,
      O => \StartLineCntr[8]_i_4_n_0\
    );
\StartLineCntr[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^startlinecnt\(8),
      I1 => rst_cntrs,
      O => \StartLineCntr[8]_i_5_n_0\
    );
\StartLineCntr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \StartLineCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \StartLineCntr_reg[0]_i_2_n_7\,
      Q => \^startlinecnt\(0)
    );
\StartLineCntr_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \StartLineCntr_reg[0]_i_2_n_0\,
      CO(2) => \StartLineCntr_reg[0]_i_2_n_1\,
      CO(1) => \StartLineCntr_reg[0]_i_2_n_2\,
      CO(0) => \StartLineCntr_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \StartLineCntr[0]_i_3_n_0\,
      O(3) => \StartLineCntr_reg[0]_i_2_n_4\,
      O(2) => \StartLineCntr_reg[0]_i_2_n_5\,
      O(1) => \StartLineCntr_reg[0]_i_2_n_6\,
      O(0) => \StartLineCntr_reg[0]_i_2_n_7\,
      S(3) => \StartLineCntr[0]_i_4_n_0\,
      S(2) => \StartLineCntr[0]_i_5_n_0\,
      S(1) => \StartLineCntr[0]_i_6_n_0\,
      S(0) => \StartLineCntr[0]_i_7_n_0\
    );
\StartLineCntr_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \StartLineCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \StartLineCntr_reg[8]_i_1_n_5\,
      Q => \^startlinecnt\(10)
    );
\StartLineCntr_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \StartLineCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \StartLineCntr_reg[8]_i_1_n_4\,
      Q => \^startlinecnt\(11)
    );
\StartLineCntr_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \StartLineCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \StartLineCntr_reg[12]_i_1_n_7\,
      Q => \^startlinecnt\(12)
    );
\StartLineCntr_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \StartLineCntr_reg[8]_i_1_n_0\,
      CO(3) => \StartLineCntr_reg[12]_i_1_n_0\,
      CO(2) => \StartLineCntr_reg[12]_i_1_n_1\,
      CO(1) => \StartLineCntr_reg[12]_i_1_n_2\,
      CO(0) => \StartLineCntr_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \StartLineCntr_reg[12]_i_1_n_4\,
      O(2) => \StartLineCntr_reg[12]_i_1_n_5\,
      O(1) => \StartLineCntr_reg[12]_i_1_n_6\,
      O(0) => \StartLineCntr_reg[12]_i_1_n_7\,
      S(3) => \StartLineCntr[12]_i_2_n_0\,
      S(2) => \StartLineCntr[12]_i_3_n_0\,
      S(1) => \StartLineCntr[12]_i_4_n_0\,
      S(0) => \StartLineCntr[12]_i_5_n_0\
    );
\StartLineCntr_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \StartLineCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \StartLineCntr_reg[12]_i_1_n_6\,
      Q => \^startlinecnt\(13)
    );
\StartLineCntr_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \StartLineCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \StartLineCntr_reg[12]_i_1_n_5\,
      Q => \^startlinecnt\(14)
    );
\StartLineCntr_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \StartLineCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \StartLineCntr_reg[12]_i_1_n_4\,
      Q => \^startlinecnt\(15)
    );
\StartLineCntr_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \StartLineCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \StartLineCntr_reg[16]_i_1_n_7\,
      Q => \^startlinecnt\(16)
    );
\StartLineCntr_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \StartLineCntr_reg[12]_i_1_n_0\,
      CO(3) => \StartLineCntr_reg[16]_i_1_n_0\,
      CO(2) => \StartLineCntr_reg[16]_i_1_n_1\,
      CO(1) => \StartLineCntr_reg[16]_i_1_n_2\,
      CO(0) => \StartLineCntr_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \StartLineCntr_reg[16]_i_1_n_4\,
      O(2) => \StartLineCntr_reg[16]_i_1_n_5\,
      O(1) => \StartLineCntr_reg[16]_i_1_n_6\,
      O(0) => \StartLineCntr_reg[16]_i_1_n_7\,
      S(3) => \StartLineCntr[16]_i_2_n_0\,
      S(2) => \StartLineCntr[16]_i_3_n_0\,
      S(1) => \StartLineCntr[16]_i_4_n_0\,
      S(0) => \StartLineCntr[16]_i_5_n_0\
    );
\StartLineCntr_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \StartLineCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \StartLineCntr_reg[16]_i_1_n_6\,
      Q => \^startlinecnt\(17)
    );
\StartLineCntr_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \StartLineCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \StartLineCntr_reg[16]_i_1_n_5\,
      Q => \^startlinecnt\(18)
    );
\StartLineCntr_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \StartLineCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \StartLineCntr_reg[16]_i_1_n_4\,
      Q => \^startlinecnt\(19)
    );
\StartLineCntr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \StartLineCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \StartLineCntr_reg[0]_i_2_n_6\,
      Q => \^startlinecnt\(1)
    );
\StartLineCntr_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \StartLineCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \StartLineCntr_reg[20]_i_1_n_7\,
      Q => \^startlinecnt\(20)
    );
\StartLineCntr_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \StartLineCntr_reg[16]_i_1_n_0\,
      CO(3) => \StartLineCntr_reg[20]_i_1_n_0\,
      CO(2) => \StartLineCntr_reg[20]_i_1_n_1\,
      CO(1) => \StartLineCntr_reg[20]_i_1_n_2\,
      CO(0) => \StartLineCntr_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \StartLineCntr_reg[20]_i_1_n_4\,
      O(2) => \StartLineCntr_reg[20]_i_1_n_5\,
      O(1) => \StartLineCntr_reg[20]_i_1_n_6\,
      O(0) => \StartLineCntr_reg[20]_i_1_n_7\,
      S(3) => \StartLineCntr[20]_i_2_n_0\,
      S(2) => \StartLineCntr[20]_i_3_n_0\,
      S(1) => \StartLineCntr[20]_i_4_n_0\,
      S(0) => \StartLineCntr[20]_i_5_n_0\
    );
\StartLineCntr_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \StartLineCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \StartLineCntr_reg[20]_i_1_n_6\,
      Q => \^startlinecnt\(21)
    );
\StartLineCntr_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \StartLineCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \StartLineCntr_reg[20]_i_1_n_5\,
      Q => \^startlinecnt\(22)
    );
\StartLineCntr_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \StartLineCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \StartLineCntr_reg[20]_i_1_n_4\,
      Q => \^startlinecnt\(23)
    );
\StartLineCntr_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \StartLineCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \StartLineCntr_reg[24]_i_1_n_7\,
      Q => \^startlinecnt\(24)
    );
\StartLineCntr_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \StartLineCntr_reg[20]_i_1_n_0\,
      CO(3) => \StartLineCntr_reg[24]_i_1_n_0\,
      CO(2) => \StartLineCntr_reg[24]_i_1_n_1\,
      CO(1) => \StartLineCntr_reg[24]_i_1_n_2\,
      CO(0) => \StartLineCntr_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \StartLineCntr_reg[24]_i_1_n_4\,
      O(2) => \StartLineCntr_reg[24]_i_1_n_5\,
      O(1) => \StartLineCntr_reg[24]_i_1_n_6\,
      O(0) => \StartLineCntr_reg[24]_i_1_n_7\,
      S(3) => \StartLineCntr[24]_i_2_n_0\,
      S(2) => \StartLineCntr[24]_i_3_n_0\,
      S(1) => \StartLineCntr[24]_i_4_n_0\,
      S(0) => \StartLineCntr[24]_i_5_n_0\
    );
\StartLineCntr_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \StartLineCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \StartLineCntr_reg[24]_i_1_n_6\,
      Q => \^startlinecnt\(25)
    );
\StartLineCntr_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \StartLineCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \StartLineCntr_reg[24]_i_1_n_5\,
      Q => \^startlinecnt\(26)
    );
\StartLineCntr_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \StartLineCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \StartLineCntr_reg[24]_i_1_n_4\,
      Q => \^startlinecnt\(27)
    );
\StartLineCntr_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \StartLineCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \StartLineCntr_reg[28]_i_1_n_7\,
      Q => \^startlinecnt\(28)
    );
\StartLineCntr_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \StartLineCntr_reg[24]_i_1_n_0\,
      CO(3) => \NLW_StartLineCntr_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \StartLineCntr_reg[28]_i_1_n_1\,
      CO(1) => \StartLineCntr_reg[28]_i_1_n_2\,
      CO(0) => \StartLineCntr_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \StartLineCntr_reg[28]_i_1_n_4\,
      O(2) => \StartLineCntr_reg[28]_i_1_n_5\,
      O(1) => \StartLineCntr_reg[28]_i_1_n_6\,
      O(0) => \StartLineCntr_reg[28]_i_1_n_7\,
      S(3) => \StartLineCntr[28]_i_2_n_0\,
      S(2) => \StartLineCntr[28]_i_3_n_0\,
      S(1) => \StartLineCntr[28]_i_4_n_0\,
      S(0) => \StartLineCntr[28]_i_5_n_0\
    );
\StartLineCntr_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \StartLineCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \StartLineCntr_reg[28]_i_1_n_6\,
      Q => \^startlinecnt\(29)
    );
\StartLineCntr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \StartLineCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \StartLineCntr_reg[0]_i_2_n_5\,
      Q => \^startlinecnt\(2)
    );
\StartLineCntr_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \StartLineCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \StartLineCntr_reg[28]_i_1_n_5\,
      Q => \^startlinecnt\(30)
    );
\StartLineCntr_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \StartLineCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \StartLineCntr_reg[28]_i_1_n_4\,
      Q => \^startlinecnt\(31)
    );
\StartLineCntr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \StartLineCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \StartLineCntr_reg[0]_i_2_n_4\,
      Q => \^startlinecnt\(3)
    );
\StartLineCntr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \StartLineCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \StartLineCntr_reg[4]_i_1_n_7\,
      Q => \^startlinecnt\(4)
    );
\StartLineCntr_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \StartLineCntr_reg[0]_i_2_n_0\,
      CO(3) => \StartLineCntr_reg[4]_i_1_n_0\,
      CO(2) => \StartLineCntr_reg[4]_i_1_n_1\,
      CO(1) => \StartLineCntr_reg[4]_i_1_n_2\,
      CO(0) => \StartLineCntr_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \StartLineCntr_reg[4]_i_1_n_4\,
      O(2) => \StartLineCntr_reg[4]_i_1_n_5\,
      O(1) => \StartLineCntr_reg[4]_i_1_n_6\,
      O(0) => \StartLineCntr_reg[4]_i_1_n_7\,
      S(3) => \StartLineCntr[4]_i_2_n_0\,
      S(2) => \StartLineCntr[4]_i_3_n_0\,
      S(1) => \StartLineCntr[4]_i_4_n_0\,
      S(0) => \StartLineCntr[4]_i_5_n_0\
    );
\StartLineCntr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \StartLineCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \StartLineCntr_reg[4]_i_1_n_6\,
      Q => \^startlinecnt\(5)
    );
\StartLineCntr_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \StartLineCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \StartLineCntr_reg[4]_i_1_n_5\,
      Q => \^startlinecnt\(6)
    );
\StartLineCntr_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \StartLineCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \StartLineCntr_reg[4]_i_1_n_4\,
      Q => \^startlinecnt\(7)
    );
\StartLineCntr_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \StartLineCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \StartLineCntr_reg[8]_i_1_n_7\,
      Q => \^startlinecnt\(8)
    );
\StartLineCntr_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \StartLineCntr_reg[4]_i_1_n_0\,
      CO(3) => \StartLineCntr_reg[8]_i_1_n_0\,
      CO(2) => \StartLineCntr_reg[8]_i_1_n_1\,
      CO(1) => \StartLineCntr_reg[8]_i_1_n_2\,
      CO(0) => \StartLineCntr_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \StartLineCntr_reg[8]_i_1_n_4\,
      O(2) => \StartLineCntr_reg[8]_i_1_n_5\,
      O(1) => \StartLineCntr_reg[8]_i_1_n_6\,
      O(0) => \StartLineCntr_reg[8]_i_1_n_7\,
      S(3) => \StartLineCntr[8]_i_2_n_0\,
      S(2) => \StartLineCntr[8]_i_3_n_0\,
      S(1) => \StartLineCntr[8]_i_4_n_0\,
      S(0) => \StartLineCntr[8]_i_5_n_0\
    );
\StartLineCntr_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \StartLineCntr[0]_i_1_n_0\,
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \StartLineCntr_reg[8]_i_1_n_6\,
      Q => \^startlinecnt\(9)
    );
\SyncDelayPipe_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => AR(1),
      D => PAR_DATAIN(0),
      Q => \SyncDelayPipe_reg[0]_21\(0)
    );
\SyncDelayPipe_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => AR(1),
      D => PAR_DATAIN(1),
      Q => \SyncDelayPipe_reg[0]_21\(1)
    );
\SyncDelayPipe_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => AR(1),
      D => PAR_DATAIN(2),
      Q => \SyncDelayPipe_reg[0]_21\(2)
    );
\SyncDelayPipe_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => AR(1),
      D => PAR_DATAIN(3),
      Q => \SyncDelayPipe_reg[0]_21\(3)
    );
\SyncDelayPipe_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => AR(1),
      D => PAR_DATAIN(4),
      Q => \SyncDelayPipe_reg[0]_21\(4)
    );
\SyncDelayPipe_reg[0][5]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => AR(1),
      D => PAR_DATAIN(5),
      Q => \SyncDelayPipe_reg[0]_21\(5)
    );
\SyncDelayPipe_reg[0][6]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => AR(1),
      D => PAR_DATAIN(6),
      Q => \SyncDelayPipe_reg[0]_21\(6)
    );
\SyncDelayPipe_reg[0][7]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => AR(1),
      D => PAR_DATAIN(7),
      Q => \SyncDelayPipe_reg[0]_21\(7)
    );
\SyncDelayPipe_reg[0][8]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => AR(1),
      D => PAR_DATAIN(8),
      Q => \SyncDelayPipe_reg[0]_21\(8)
    );
\SyncDelayPipe_reg[0][9]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => AR(1),
      D => PAR_DATAIN(9),
      Q => \SyncDelayPipe_reg[0]_21\(9)
    );
\SyncDelayPipe_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => AR(0),
      D => \SyncDelayPipe_reg[0]_21\(0),
      Q => \SyncDelayPipe_reg_n_0_[1][0]\
    );
\SyncDelayPipe_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => AR(0),
      D => \SyncDelayPipe_reg[0]_21\(1),
      Q => \SyncDelayPipe_reg_n_0_[1][1]\
    );
\SyncDelayPipe_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => AR(0),
      D => \SyncDelayPipe_reg[0]_21\(2),
      Q => \SyncDelayPipe_reg_n_0_[1][2]\
    );
\SyncDelayPipe_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => AR(0),
      D => \SyncDelayPipe_reg[0]_21\(3),
      Q => \SyncDelayPipe_reg_n_0_[1][3]\
    );
\SyncDelayPipe_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => AR(0),
      D => \SyncDelayPipe_reg[0]_21\(4),
      Q => \SyncDelayPipe_reg_n_0_[1][4]\
    );
\SyncDelayPipe_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => AR(1),
      D => \SyncDelayPipe_reg[0]_21\(5),
      Q => \SyncDelayPipe_reg_n_0_[1][5]\
    );
\SyncDelayPipe_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => AR(1),
      D => \SyncDelayPipe_reg[0]_21\(6),
      Q => \SyncDelayPipe_reg_n_0_[1][6]\
    );
\SyncDelayPipe_reg[1][7]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => AR(1),
      D => \SyncDelayPipe_reg[0]_21\(7),
      Q => \SyncDelayPipe_reg_n_0_[1][7]\
    );
\SyncDelayPipe_reg[1][8]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => AR(1),
      D => \SyncDelayPipe_reg[0]_21\(8),
      Q => \SyncDelayPipe_reg_n_0_[1][8]\
    );
\SyncDelayPipe_reg[1][9]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => AR(1),
      D => \SyncDelayPipe_reg[0]_21\(9),
      Q => \SyncDelayPipe_reg_n_0_[1][9]\
    );
\SyncDelayPipe_reg[2][0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => AR(0),
      D => \SyncDelayPipe_reg_n_0_[1][0]\,
      Q => \SyncDelayPipe_reg[2]_22\(0)
    );
\SyncDelayPipe_reg[2][1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => AR(0),
      D => \SyncDelayPipe_reg_n_0_[1][1]\,
      Q => \SyncDelayPipe_reg[2]_22\(1)
    );
\SyncDelayPipe_reg[2][2]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => AR(0),
      D => \SyncDelayPipe_reg_n_0_[1][2]\,
      Q => \SyncDelayPipe_reg[2]_22\(2)
    );
\SyncDelayPipe_reg[2][3]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => AR(0),
      D => \SyncDelayPipe_reg_n_0_[1][3]\,
      Q => \SyncDelayPipe_reg[2]_22\(3)
    );
\SyncDelayPipe_reg[2][4]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => AR(0),
      D => \SyncDelayPipe_reg_n_0_[1][4]\,
      Q => \SyncDelayPipe_reg[2]_22\(4)
    );
\SyncDelayPipe_reg[2][5]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => AR(0),
      D => \SyncDelayPipe_reg_n_0_[1][5]\,
      Q => \SyncDelayPipe_reg[2]_22\(5)
    );
\SyncDelayPipe_reg[2][6]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => AR(0),
      D => \SyncDelayPipe_reg_n_0_[1][6]\,
      Q => \SyncDelayPipe_reg[2]_22\(6)
    );
\SyncDelayPipe_reg[2][7]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => AR(0),
      D => \SyncDelayPipe_reg_n_0_[1][7]\,
      Q => \SyncDelayPipe_reg[2]_22\(7)
    );
\SyncDelayPipe_reg[2][8]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => AR(0),
      D => \SyncDelayPipe_reg_n_0_[1][8]\,
      Q => \SyncDelayPipe_reg[2]_22\(8)
    );
\SyncDelayPipe_reg[2][9]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => AR(0),
      D => \SyncDelayPipe_reg_n_0_[1][9]\,
      Q => \SyncDelayPipe_reg[2]_22\(9)
    );
\SyncDelayPipe_reg[3][0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \SyncDelayPipe_reg[2]_22\(0),
      Q => \SyncDelayPipe_reg[3]_23\(0)
    );
\SyncDelayPipe_reg[3][1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \SyncDelayPipe_reg[2]_22\(1),
      Q => \SyncDelayPipe_reg[3]_23\(1)
    );
\SyncDelayPipe_reg[3][2]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \SyncDelayPipe_reg[2]_22\(2),
      Q => \SyncDelayPipe_reg[3]_23\(2)
    );
\SyncDelayPipe_reg[3][3]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \SyncDelayPipe_reg[2]_22\(3),
      Q => \SyncDelayPipe_reg[3]_23\(3)
    );
\SyncDelayPipe_reg[3][4]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \SyncDelayPipe_reg[2]_22\(4),
      Q => \SyncDelayPipe_reg[3]_23\(4)
    );
\SyncDelayPipe_reg[3][5]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \SyncDelayPipe_reg[2]_22\(5),
      Q => \SyncDelayPipe_reg[3]_23\(5)
    );
\SyncDelayPipe_reg[3][6]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \SyncDelayPipe_reg[2]_22\(6),
      Q => \SyncDelayPipe_reg[3]_23\(6)
    );
\SyncDelayPipe_reg[3][7]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \SyncDelayPipe_reg[2]_22\(7),
      Q => \SyncDelayPipe_reg[3]_23\(7)
    );
\SyncDelayPipe_reg[3][8]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \SyncDelayPipe_reg[2]_22\(8),
      Q => \SyncDelayPipe_reg[3]_23\(8)
    );
\SyncDelayPipe_reg[3][9]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \SyncDelayPipe_reg[2]_22\(9),
      Q => \SyncDelayPipe_reg[3]_23\(9)
    );
\SyncDelayPipe_reg[4][0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \SyncDelayPipe_reg[3]_23\(0),
      Q => \SyncDelayPipe_reg[4]_24\(0)
    );
\SyncDelayPipe_reg[4][1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \SyncDelayPipe_reg[3]_23\(1),
      Q => \SyncDelayPipe_reg[4]_24\(1)
    );
\SyncDelayPipe_reg[4][2]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \SyncDelayPipe_reg[3]_23\(2),
      Q => \SyncDelayPipe_reg[4]_24\(2)
    );
\SyncDelayPipe_reg[4][3]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \SyncDelayPipe_reg[3]_23\(3),
      Q => \SyncDelayPipe_reg[4]_24\(3)
    );
\SyncDelayPipe_reg[4][4]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \SyncDelayPipe_reg[3]_23\(4),
      Q => \SyncDelayPipe_reg[4]_24\(4)
    );
\SyncDelayPipe_reg[4][5]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \SyncDelayPipe_reg[3]_23\(5),
      Q => \SyncDelayPipe_reg[4]_24\(5)
    );
\SyncDelayPipe_reg[4][6]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \SyncDelayPipe_reg[3]_23\(6),
      Q => \SyncDelayPipe_reg[4]_24\(6)
    );
\SyncDelayPipe_reg[4][7]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \SyncDelayPipe_reg[3]_23\(7),
      Q => \SyncDelayPipe_reg[4]_24\(7)
    );
\SyncDelayPipe_reg[4][8]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \SyncDelayPipe_reg[3]_23\(8),
      Q => \SyncDelayPipe_reg[4]_24\(8)
    );
\SyncDelayPipe_reg[4][9]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \SyncDelayPipe_reg[3]_23\(9),
      Q => \SyncDelayPipe_reg[4]_24\(9)
    );
\SyncDelayPipe_reg[5][0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \SyncDelayPipe_reg[4]_24\(0),
      Q => \SyncDelayPipe_reg[5]_25\(0)
    );
\SyncDelayPipe_reg[5][1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \SyncDelayPipe_reg[4]_24\(1),
      Q => \SyncDelayPipe_reg[5]_25\(1)
    );
\SyncDelayPipe_reg[5][2]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \SyncDelayPipe_reg[4]_24\(2),
      Q => \SyncDelayPipe_reg[5]_25\(2)
    );
\SyncDelayPipe_reg[5][3]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \SyncDelayPipe_reg[4]_24\(3),
      Q => \SyncDelayPipe_reg[5]_25\(3)
    );
\SyncDelayPipe_reg[5][4]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \SyncDelayPipe_reg[4]_24\(4),
      Q => \SyncDelayPipe_reg[5]_25\(4)
    );
\SyncDelayPipe_reg[5][5]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \SyncDelayPipe_reg[4]_24\(5),
      Q => \SyncDelayPipe_reg[5]_25\(5)
    );
\SyncDelayPipe_reg[5][6]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \SyncDelayPipe_reg[4]_24\(6),
      Q => \SyncDelayPipe_reg[5]_25\(6)
    );
\SyncDelayPipe_reg[5][7]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \SyncDelayPipe_reg[4]_24\(7),
      Q => \SyncDelayPipe_reg[5]_25\(7)
    );
\SyncDelayPipe_reg[5][8]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \SyncDelayPipe_reg[4]_24\(8),
      Q => \SyncDelayPipe_reg[5]_25\(8)
    );
\SyncDelayPipe_reg[5][9]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => E(0),
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => \SyncDelayPipe_reg[4]_24\(9),
      Q => \SyncDelayPipe_reg[5]_25\(9)
    );
\WindowsCntr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D5"
    )
        port map (
      I0 => \^windowscnt\(0),
      I1 => \^din\(0),
      I2 => decode,
      I3 => rst_cntrs_reg_rep_n_0,
      O => \WindowsCntr[0]_i_1_n_0\
    );
\WindowsCntr[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \^din\(0),
      I1 => decode,
      I2 => \WindowsCntr_reg[12]_i_2_n_6\,
      I3 => rst_cntrs_reg_rep_n_0,
      O => \WindowsCntr[10]_i_1_n_0\
    );
\WindowsCntr[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \^din\(0),
      I1 => decode,
      I2 => \WindowsCntr_reg[12]_i_2_n_5\,
      I3 => rst_cntrs_reg_rep_n_0,
      O => \WindowsCntr[11]_i_1_n_0\
    );
\WindowsCntr[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \^din\(0),
      I1 => decode,
      I2 => \WindowsCntr_reg[12]_i_2_n_4\,
      I3 => rst_cntrs_reg_rep_n_0,
      O => \WindowsCntr[12]_i_1_n_0\
    );
\WindowsCntr[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^windowscnt\(12),
      O => \WindowsCntr[12]_i_3_n_0\
    );
\WindowsCntr[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^windowscnt\(11),
      O => \WindowsCntr[12]_i_4_n_0\
    );
\WindowsCntr[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^windowscnt\(10),
      O => \WindowsCntr[12]_i_5_n_0\
    );
\WindowsCntr[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^windowscnt\(9),
      O => \WindowsCntr[12]_i_6_n_0\
    );
\WindowsCntr[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \^din\(0),
      I1 => decode,
      I2 => \WindowsCntr_reg[16]_i_2_n_7\,
      I3 => rst_cntrs_reg_rep_n_0,
      O => \WindowsCntr[13]_i_1_n_0\
    );
\WindowsCntr[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \^din\(0),
      I1 => decode,
      I2 => \WindowsCntr_reg[16]_i_2_n_6\,
      I3 => rst_cntrs_reg_rep_n_0,
      O => \WindowsCntr[14]_i_1_n_0\
    );
\WindowsCntr[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \^din\(0),
      I1 => decode,
      I2 => \WindowsCntr_reg[16]_i_2_n_5\,
      I3 => rst_cntrs_reg_rep_n_0,
      O => \WindowsCntr[15]_i_1_n_0\
    );
\WindowsCntr[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \^din\(0),
      I1 => decode,
      I2 => \WindowsCntr_reg[16]_i_2_n_4\,
      I3 => rst_cntrs_reg_rep_n_0,
      O => \WindowsCntr[16]_i_1_n_0\
    );
\WindowsCntr[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^windowscnt\(16),
      O => \WindowsCntr[16]_i_3_n_0\
    );
\WindowsCntr[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^windowscnt\(15),
      O => \WindowsCntr[16]_i_4_n_0\
    );
\WindowsCntr[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^windowscnt\(14),
      O => \WindowsCntr[16]_i_5_n_0\
    );
\WindowsCntr[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^windowscnt\(13),
      O => \WindowsCntr[16]_i_6_n_0\
    );
\WindowsCntr[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \^din\(0),
      I1 => decode,
      I2 => \WindowsCntr_reg[20]_i_2_n_7\,
      I3 => rst_cntrs_reg_rep_n_0,
      O => \WindowsCntr[17]_i_1_n_0\
    );
\WindowsCntr[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \^din\(0),
      I1 => decode,
      I2 => \WindowsCntr_reg[20]_i_2_n_6\,
      I3 => rst_cntrs_reg_rep_n_0,
      O => \WindowsCntr[18]_i_1_n_0\
    );
\WindowsCntr[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \^din\(0),
      I1 => decode,
      I2 => \WindowsCntr_reg[20]_i_2_n_5\,
      I3 => rst_cntrs_reg_rep_n_0,
      O => \WindowsCntr[19]_i_1_n_0\
    );
\WindowsCntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \^din\(0),
      I1 => decode,
      I2 => \WindowsCntr_reg[4]_i_2_n_7\,
      I3 => rst_cntrs_reg_rep_n_0,
      O => \WindowsCntr[1]_i_1_n_0\
    );
\WindowsCntr[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \^din\(0),
      I1 => decode,
      I2 => \WindowsCntr_reg[20]_i_2_n_4\,
      I3 => rst_cntrs_reg_rep_n_0,
      O => \WindowsCntr[20]_i_1_n_0\
    );
\WindowsCntr[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^windowscnt\(20),
      O => \WindowsCntr[20]_i_3_n_0\
    );
\WindowsCntr[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^windowscnt\(19),
      O => \WindowsCntr[20]_i_4_n_0\
    );
\WindowsCntr[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^windowscnt\(18),
      O => \WindowsCntr[20]_i_5_n_0\
    );
\WindowsCntr[20]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^windowscnt\(17),
      O => \WindowsCntr[20]_i_6_n_0\
    );
\WindowsCntr[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \^din\(0),
      I1 => decode,
      I2 => \WindowsCntr_reg[24]_i_2_n_7\,
      I3 => rst_cntrs_reg_rep_n_0,
      O => \WindowsCntr[21]_i_1_n_0\
    );
\WindowsCntr[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \^din\(0),
      I1 => decode,
      I2 => \WindowsCntr_reg[24]_i_2_n_6\,
      I3 => rst_cntrs_reg_rep_n_0,
      O => \WindowsCntr[22]_i_1_n_0\
    );
\WindowsCntr[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \^din\(0),
      I1 => decode,
      I2 => \WindowsCntr_reg[24]_i_2_n_5\,
      I3 => rst_cntrs_reg_rep_n_0,
      O => \WindowsCntr[23]_i_1_n_0\
    );
\WindowsCntr[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \^din\(0),
      I1 => decode,
      I2 => \WindowsCntr_reg[24]_i_2_n_4\,
      I3 => rst_cntrs_reg_rep_n_0,
      O => \WindowsCntr[24]_i_1_n_0\
    );
\WindowsCntr[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^windowscnt\(24),
      O => \WindowsCntr[24]_i_3_n_0\
    );
\WindowsCntr[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^windowscnt\(23),
      O => \WindowsCntr[24]_i_4_n_0\
    );
\WindowsCntr[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^windowscnt\(22),
      O => \WindowsCntr[24]_i_5_n_0\
    );
\WindowsCntr[24]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^windowscnt\(21),
      O => \WindowsCntr[24]_i_6_n_0\
    );
\WindowsCntr[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \^din\(0),
      I1 => decode,
      I2 => \WindowsCntr_reg[28]_i_2_n_7\,
      I3 => rst_cntrs_reg_rep_n_0,
      O => \WindowsCntr[25]_i_1_n_0\
    );
\WindowsCntr[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \^din\(0),
      I1 => decode,
      I2 => \WindowsCntr_reg[28]_i_2_n_6\,
      I3 => rst_cntrs_reg_rep_n_0,
      O => \WindowsCntr[26]_i_1_n_0\
    );
\WindowsCntr[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \^din\(0),
      I1 => decode,
      I2 => \WindowsCntr_reg[28]_i_2_n_5\,
      I3 => rst_cntrs_reg_rep_n_0,
      O => \WindowsCntr[27]_i_1_n_0\
    );
\WindowsCntr[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \^din\(0),
      I1 => decode,
      I2 => \WindowsCntr_reg[28]_i_2_n_4\,
      I3 => rst_cntrs_reg_rep_n_0,
      O => \WindowsCntr[28]_i_1_n_0\
    );
\WindowsCntr[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^windowscnt\(28),
      O => \WindowsCntr[28]_i_3_n_0\
    );
\WindowsCntr[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^windowscnt\(27),
      O => \WindowsCntr[28]_i_4_n_0\
    );
\WindowsCntr[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^windowscnt\(26),
      O => \WindowsCntr[28]_i_5_n_0\
    );
\WindowsCntr[28]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^windowscnt\(25),
      O => \WindowsCntr[28]_i_6_n_0\
    );
\WindowsCntr[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \^din\(0),
      I1 => decode,
      I2 => \WindowsCntr_reg[31]_i_3_n_7\,
      I3 => rst_cntrs_reg_rep_n_0,
      O => \WindowsCntr[29]_i_1_n_0\
    );
\WindowsCntr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \^din\(0),
      I1 => decode,
      I2 => \WindowsCntr_reg[4]_i_2_n_6\,
      I3 => rst_cntrs_reg_rep_n_0,
      O => \WindowsCntr[2]_i_1_n_0\
    );
\WindowsCntr[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \^din\(0),
      I1 => decode,
      I2 => \WindowsCntr_reg[31]_i_3_n_6\,
      I3 => rst_cntrs_reg_rep_n_0,
      O => \WindowsCntr[30]_i_1_n_0\
    );
\WindowsCntr[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEAAA"
    )
        port map (
      I0 => rst_cntrs_reg_rep_n_0,
      I1 => decode,
      I2 => syncvalid_r,
      I3 => startwindow_reg_n_0,
      I4 => \^din\(0),
      O => \WindowsCntr[31]_i_1_n_0\
    );
\WindowsCntr[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \^din\(0),
      I1 => decode,
      I2 => \WindowsCntr_reg[31]_i_3_n_5\,
      I3 => rst_cntrs_reg_rep_n_0,
      O => \WindowsCntr[31]_i_2_n_0\
    );
\WindowsCntr[31]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^windowscnt\(31),
      O => \WindowsCntr[31]_i_4_n_0\
    );
\WindowsCntr[31]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^windowscnt\(30),
      O => \WindowsCntr[31]_i_5_n_0\
    );
\WindowsCntr[31]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^windowscnt\(29),
      O => \WindowsCntr[31]_i_6_n_0\
    );
\WindowsCntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \^din\(0),
      I1 => decode,
      I2 => \WindowsCntr_reg[4]_i_2_n_5\,
      I3 => rst_cntrs_reg_rep_n_0,
      O => \WindowsCntr[3]_i_1_n_0\
    );
\WindowsCntr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \^din\(0),
      I1 => decode,
      I2 => \WindowsCntr_reg[4]_i_2_n_4\,
      I3 => rst_cntrs_reg_rep_n_0,
      O => \WindowsCntr[4]_i_1_n_0\
    );
\WindowsCntr[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^windowscnt\(4),
      O => \WindowsCntr[4]_i_3_n_0\
    );
\WindowsCntr[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^windowscnt\(3),
      O => \WindowsCntr[4]_i_4_n_0\
    );
\WindowsCntr[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^windowscnt\(2),
      O => \WindowsCntr[4]_i_5_n_0\
    );
\WindowsCntr[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^windowscnt\(1),
      O => \WindowsCntr[4]_i_6_n_0\
    );
\WindowsCntr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \^din\(0),
      I1 => decode,
      I2 => \WindowsCntr_reg[8]_i_2_n_7\,
      I3 => rst_cntrs_reg_rep_n_0,
      O => \WindowsCntr[5]_i_1_n_0\
    );
\WindowsCntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \^din\(0),
      I1 => decode,
      I2 => \WindowsCntr_reg[8]_i_2_n_6\,
      I3 => rst_cntrs_reg_rep_n_0,
      O => \WindowsCntr[6]_i_1_n_0\
    );
\WindowsCntr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \^din\(0),
      I1 => decode,
      I2 => \WindowsCntr_reg[8]_i_2_n_5\,
      I3 => rst_cntrs_reg_rep_n_0,
      O => \WindowsCntr[7]_i_1_n_0\
    );
\WindowsCntr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \^din\(0),
      I1 => decode,
      I2 => \WindowsCntr_reg[8]_i_2_n_4\,
      I3 => rst_cntrs_reg_rep_n_0,
      O => \WindowsCntr[8]_i_1_n_0\
    );
\WindowsCntr[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^windowscnt\(8),
      O => \WindowsCntr[8]_i_3_n_0\
    );
\WindowsCntr[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^windowscnt\(7),
      O => \WindowsCntr[8]_i_4_n_0\
    );
\WindowsCntr[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^windowscnt\(6),
      O => \WindowsCntr[8]_i_5_n_0\
    );
\WindowsCntr[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^windowscnt\(5),
      O => \WindowsCntr[8]_i_6_n_0\
    );
\WindowsCntr[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \^din\(0),
      I1 => decode,
      I2 => \WindowsCntr_reg[12]_i_2_n_7\,
      I3 => rst_cntrs_reg_rep_n_0,
      O => \WindowsCntr[9]_i_1_n_0\
    );
\WindowsCntr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \WindowsCntr[31]_i_1_n_0\,
      CLR => AR(1),
      D => \WindowsCntr[0]_i_1_n_0\,
      Q => \^windowscnt\(0)
    );
\WindowsCntr_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \WindowsCntr[31]_i_1_n_0\,
      CLR => AR(1),
      D => \WindowsCntr[10]_i_1_n_0\,
      Q => \^windowscnt\(10)
    );
\WindowsCntr_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \WindowsCntr[31]_i_1_n_0\,
      CLR => AR(1),
      D => \WindowsCntr[11]_i_1_n_0\,
      Q => \^windowscnt\(11)
    );
\WindowsCntr_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \WindowsCntr[31]_i_1_n_0\,
      CLR => AR(1),
      D => \WindowsCntr[12]_i_1_n_0\,
      Q => \^windowscnt\(12)
    );
\WindowsCntr_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \WindowsCntr_reg[8]_i_2_n_0\,
      CO(3) => \WindowsCntr_reg[12]_i_2_n_0\,
      CO(2) => \WindowsCntr_reg[12]_i_2_n_1\,
      CO(1) => \WindowsCntr_reg[12]_i_2_n_2\,
      CO(0) => \WindowsCntr_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \WindowsCntr_reg[12]_i_2_n_4\,
      O(2) => \WindowsCntr_reg[12]_i_2_n_5\,
      O(1) => \WindowsCntr_reg[12]_i_2_n_6\,
      O(0) => \WindowsCntr_reg[12]_i_2_n_7\,
      S(3) => \WindowsCntr[12]_i_3_n_0\,
      S(2) => \WindowsCntr[12]_i_4_n_0\,
      S(1) => \WindowsCntr[12]_i_5_n_0\,
      S(0) => \WindowsCntr[12]_i_6_n_0\
    );
\WindowsCntr_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \WindowsCntr[31]_i_1_n_0\,
      CLR => AR(1),
      D => \WindowsCntr[13]_i_1_n_0\,
      Q => \^windowscnt\(13)
    );
\WindowsCntr_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \WindowsCntr[31]_i_1_n_0\,
      CLR => AR(1),
      D => \WindowsCntr[14]_i_1_n_0\,
      Q => \^windowscnt\(14)
    );
\WindowsCntr_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \WindowsCntr[31]_i_1_n_0\,
      CLR => AR(1),
      D => \WindowsCntr[15]_i_1_n_0\,
      Q => \^windowscnt\(15)
    );
\WindowsCntr_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \WindowsCntr[31]_i_1_n_0\,
      CLR => AR(1),
      D => \WindowsCntr[16]_i_1_n_0\,
      Q => \^windowscnt\(16)
    );
\WindowsCntr_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \WindowsCntr_reg[12]_i_2_n_0\,
      CO(3) => \WindowsCntr_reg[16]_i_2_n_0\,
      CO(2) => \WindowsCntr_reg[16]_i_2_n_1\,
      CO(1) => \WindowsCntr_reg[16]_i_2_n_2\,
      CO(0) => \WindowsCntr_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \WindowsCntr_reg[16]_i_2_n_4\,
      O(2) => \WindowsCntr_reg[16]_i_2_n_5\,
      O(1) => \WindowsCntr_reg[16]_i_2_n_6\,
      O(0) => \WindowsCntr_reg[16]_i_2_n_7\,
      S(3) => \WindowsCntr[16]_i_3_n_0\,
      S(2) => \WindowsCntr[16]_i_4_n_0\,
      S(1) => \WindowsCntr[16]_i_5_n_0\,
      S(0) => \WindowsCntr[16]_i_6_n_0\
    );
\WindowsCntr_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \WindowsCntr[31]_i_1_n_0\,
      CLR => AR(1),
      D => \WindowsCntr[17]_i_1_n_0\,
      Q => \^windowscnt\(17)
    );
\WindowsCntr_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \WindowsCntr[31]_i_1_n_0\,
      CLR => AR(1),
      D => \WindowsCntr[18]_i_1_n_0\,
      Q => \^windowscnt\(18)
    );
\WindowsCntr_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \WindowsCntr[31]_i_1_n_0\,
      CLR => AR(1),
      D => \WindowsCntr[19]_i_1_n_0\,
      Q => \^windowscnt\(19)
    );
\WindowsCntr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \WindowsCntr[31]_i_1_n_0\,
      CLR => AR(1),
      D => \WindowsCntr[1]_i_1_n_0\,
      Q => \^windowscnt\(1)
    );
\WindowsCntr_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \WindowsCntr[31]_i_1_n_0\,
      CLR => AR(1),
      D => \WindowsCntr[20]_i_1_n_0\,
      Q => \^windowscnt\(20)
    );
\WindowsCntr_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \WindowsCntr_reg[16]_i_2_n_0\,
      CO(3) => \WindowsCntr_reg[20]_i_2_n_0\,
      CO(2) => \WindowsCntr_reg[20]_i_2_n_1\,
      CO(1) => \WindowsCntr_reg[20]_i_2_n_2\,
      CO(0) => \WindowsCntr_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \WindowsCntr_reg[20]_i_2_n_4\,
      O(2) => \WindowsCntr_reg[20]_i_2_n_5\,
      O(1) => \WindowsCntr_reg[20]_i_2_n_6\,
      O(0) => \WindowsCntr_reg[20]_i_2_n_7\,
      S(3) => \WindowsCntr[20]_i_3_n_0\,
      S(2) => \WindowsCntr[20]_i_4_n_0\,
      S(1) => \WindowsCntr[20]_i_5_n_0\,
      S(0) => \WindowsCntr[20]_i_6_n_0\
    );
\WindowsCntr_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \WindowsCntr[31]_i_1_n_0\,
      CLR => AR(1),
      D => \WindowsCntr[21]_i_1_n_0\,
      Q => \^windowscnt\(21)
    );
\WindowsCntr_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \WindowsCntr[31]_i_1_n_0\,
      CLR => AR(1),
      D => \WindowsCntr[22]_i_1_n_0\,
      Q => \^windowscnt\(22)
    );
\WindowsCntr_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \WindowsCntr[31]_i_1_n_0\,
      CLR => AR(1),
      D => \WindowsCntr[23]_i_1_n_0\,
      Q => \^windowscnt\(23)
    );
\WindowsCntr_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \WindowsCntr[31]_i_1_n_0\,
      CLR => AR(1),
      D => \WindowsCntr[24]_i_1_n_0\,
      Q => \^windowscnt\(24)
    );
\WindowsCntr_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \WindowsCntr_reg[20]_i_2_n_0\,
      CO(3) => \WindowsCntr_reg[24]_i_2_n_0\,
      CO(2) => \WindowsCntr_reg[24]_i_2_n_1\,
      CO(1) => \WindowsCntr_reg[24]_i_2_n_2\,
      CO(0) => \WindowsCntr_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \WindowsCntr_reg[24]_i_2_n_4\,
      O(2) => \WindowsCntr_reg[24]_i_2_n_5\,
      O(1) => \WindowsCntr_reg[24]_i_2_n_6\,
      O(0) => \WindowsCntr_reg[24]_i_2_n_7\,
      S(3) => \WindowsCntr[24]_i_3_n_0\,
      S(2) => \WindowsCntr[24]_i_4_n_0\,
      S(1) => \WindowsCntr[24]_i_5_n_0\,
      S(0) => \WindowsCntr[24]_i_6_n_0\
    );
\WindowsCntr_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \WindowsCntr[31]_i_1_n_0\,
      CLR => AR(1),
      D => \WindowsCntr[25]_i_1_n_0\,
      Q => \^windowscnt\(25)
    );
\WindowsCntr_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \WindowsCntr[31]_i_1_n_0\,
      CLR => AR(1),
      D => \WindowsCntr[26]_i_1_n_0\,
      Q => \^windowscnt\(26)
    );
\WindowsCntr_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \WindowsCntr[31]_i_1_n_0\,
      CLR => AR(1),
      D => \WindowsCntr[27]_i_1_n_0\,
      Q => \^windowscnt\(27)
    );
\WindowsCntr_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \WindowsCntr[31]_i_1_n_0\,
      CLR => AR(1),
      D => \WindowsCntr[28]_i_1_n_0\,
      Q => \^windowscnt\(28)
    );
\WindowsCntr_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \WindowsCntr_reg[24]_i_2_n_0\,
      CO(3) => \WindowsCntr_reg[28]_i_2_n_0\,
      CO(2) => \WindowsCntr_reg[28]_i_2_n_1\,
      CO(1) => \WindowsCntr_reg[28]_i_2_n_2\,
      CO(0) => \WindowsCntr_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \WindowsCntr_reg[28]_i_2_n_4\,
      O(2) => \WindowsCntr_reg[28]_i_2_n_5\,
      O(1) => \WindowsCntr_reg[28]_i_2_n_6\,
      O(0) => \WindowsCntr_reg[28]_i_2_n_7\,
      S(3) => \WindowsCntr[28]_i_3_n_0\,
      S(2) => \WindowsCntr[28]_i_4_n_0\,
      S(1) => \WindowsCntr[28]_i_5_n_0\,
      S(0) => \WindowsCntr[28]_i_6_n_0\
    );
\WindowsCntr_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \WindowsCntr[31]_i_1_n_0\,
      CLR => AR(1),
      D => \WindowsCntr[29]_i_1_n_0\,
      Q => \^windowscnt\(29)
    );
\WindowsCntr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \WindowsCntr[31]_i_1_n_0\,
      CLR => AR(1),
      D => \WindowsCntr[2]_i_1_n_0\,
      Q => \^windowscnt\(2)
    );
\WindowsCntr_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \WindowsCntr[31]_i_1_n_0\,
      CLR => AR(1),
      D => \WindowsCntr[30]_i_1_n_0\,
      Q => \^windowscnt\(30)
    );
\WindowsCntr_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \WindowsCntr[31]_i_1_n_0\,
      CLR => AR(1),
      D => \WindowsCntr[31]_i_2_n_0\,
      Q => \^windowscnt\(31)
    );
\WindowsCntr_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \WindowsCntr_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_WindowsCntr_reg[31]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \WindowsCntr_reg[31]_i_3_n_2\,
      CO(0) => \WindowsCntr_reg[31]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_WindowsCntr_reg[31]_i_3_O_UNCONNECTED\(3),
      O(2) => \WindowsCntr_reg[31]_i_3_n_5\,
      O(1) => \WindowsCntr_reg[31]_i_3_n_6\,
      O(0) => \WindowsCntr_reg[31]_i_3_n_7\,
      S(3) => '0',
      S(2) => \WindowsCntr[31]_i_4_n_0\,
      S(1) => \WindowsCntr[31]_i_5_n_0\,
      S(0) => \WindowsCntr[31]_i_6_n_0\
    );
\WindowsCntr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \WindowsCntr[31]_i_1_n_0\,
      CLR => AR(1),
      D => \WindowsCntr[3]_i_1_n_0\,
      Q => \^windowscnt\(3)
    );
\WindowsCntr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \WindowsCntr[31]_i_1_n_0\,
      CLR => AR(1),
      D => \WindowsCntr[4]_i_1_n_0\,
      Q => \^windowscnt\(4)
    );
\WindowsCntr_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \WindowsCntr_reg[4]_i_2_n_0\,
      CO(2) => \WindowsCntr_reg[4]_i_2_n_1\,
      CO(1) => \WindowsCntr_reg[4]_i_2_n_2\,
      CO(0) => \WindowsCntr_reg[4]_i_2_n_3\,
      CYINIT => \^windowscnt\(0),
      DI(3 downto 0) => B"0000",
      O(3) => \WindowsCntr_reg[4]_i_2_n_4\,
      O(2) => \WindowsCntr_reg[4]_i_2_n_5\,
      O(1) => \WindowsCntr_reg[4]_i_2_n_6\,
      O(0) => \WindowsCntr_reg[4]_i_2_n_7\,
      S(3) => \WindowsCntr[4]_i_3_n_0\,
      S(2) => \WindowsCntr[4]_i_4_n_0\,
      S(1) => \WindowsCntr[4]_i_5_n_0\,
      S(0) => \WindowsCntr[4]_i_6_n_0\
    );
\WindowsCntr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \WindowsCntr[31]_i_1_n_0\,
      CLR => AR(1),
      D => \WindowsCntr[5]_i_1_n_0\,
      Q => \^windowscnt\(5)
    );
\WindowsCntr_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \WindowsCntr[31]_i_1_n_0\,
      CLR => AR(1),
      D => \WindowsCntr[6]_i_1_n_0\,
      Q => \^windowscnt\(6)
    );
\WindowsCntr_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \WindowsCntr[31]_i_1_n_0\,
      CLR => AR(1),
      D => \WindowsCntr[7]_i_1_n_0\,
      Q => \^windowscnt\(7)
    );
\WindowsCntr_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \WindowsCntr[31]_i_1_n_0\,
      CLR => AR(1),
      D => \WindowsCntr[8]_i_1_n_0\,
      Q => \^windowscnt\(8)
    );
\WindowsCntr_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \WindowsCntr_reg[4]_i_2_n_0\,
      CO(3) => \WindowsCntr_reg[8]_i_2_n_0\,
      CO(2) => \WindowsCntr_reg[8]_i_2_n_1\,
      CO(1) => \WindowsCntr_reg[8]_i_2_n_2\,
      CO(0) => \WindowsCntr_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \WindowsCntr_reg[8]_i_2_n_4\,
      O(2) => \WindowsCntr_reg[8]_i_2_n_5\,
      O(1) => \WindowsCntr_reg[8]_i_2_n_6\,
      O(0) => \WindowsCntr_reg[8]_i_2_n_7\,
      S(3) => \WindowsCntr[8]_i_3_n_0\,
      S(2) => \WindowsCntr[8]_i_4_n_0\,
      S(1) => \WindowsCntr[8]_i_5_n_0\,
      S(0) => \WindowsCntr[8]_i_6_n_0\
    );
\WindowsCntr_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => \WindowsCntr[31]_i_1_n_0\,
      CLR => AR(1),
      D => \WindowsCntr[9]_i_1_n_0\,
      Q => \^windowscnt\(9)
    );
blackdatavalid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2280AA80"
    )
        port map (
      I0 => decode,
      I1 => syncvalid_r,
      I2 => startblackline_reg_n_0,
      I3 => BlackDataState_reg_n_0,
      I4 => endblackline_reg_n_0,
      O => blackdatavalid11_out
    );
blackdatavalid_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AR(1),
      D => blackdatavalid11_out,
      Q => blackdatavalid_reg_n_0
    );
blacklinecntstate_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F00000F0F0D8F8"
    )
        port map (
      I0 => syncvalid_r,
      I1 => startblackline_reg_n_0,
      I2 => blacklinecntstate_reg_n_0,
      I3 => startimageline_reg_n_0,
      I4 => AR(0),
      I5 => \rst_cntrs_reg_rep__0_n_0\,
      O => blacklinecntstate_i_1_n_0
    );
blacklinecntstate_reg: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => '1',
      D => blacklinecntstate_i_1_n_0,
      Q => blacklinecntstate_reg_n_0,
      R => '0'
    );
crcvalid_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => decode,
      I1 => crcvalid_reg_i_2_n_0,
      O => crcvalid
    );
crcvalid_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \slv_reg13_reg[25]\(9),
      I1 => \SyncDelayPipe_reg[3]_23\(9),
      O => crcvalid_i_3_n_0
    );
crcvalid_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \SyncDelayPipe_reg[3]_23\(6),
      I1 => \slv_reg13_reg[25]\(6),
      I2 => \slv_reg13_reg[25]\(8),
      I3 => \SyncDelayPipe_reg[3]_23\(8),
      I4 => \slv_reg13_reg[25]\(7),
      I5 => \SyncDelayPipe_reg[3]_23\(7),
      O => crcvalid_i_4_n_0
    );
crcvalid_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \SyncDelayPipe_reg[3]_23\(3),
      I1 => \slv_reg13_reg[25]\(3),
      I2 => \slv_reg13_reg[25]\(5),
      I3 => \SyncDelayPipe_reg[3]_23\(5),
      I4 => \slv_reg13_reg[25]\(4),
      I5 => \SyncDelayPipe_reg[3]_23\(4),
      O => crcvalid_i_5_n_0
    );
crcvalid_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \SyncDelayPipe_reg[3]_23\(0),
      I1 => \slv_reg13_reg[25]\(0),
      I2 => \slv_reg13_reg[25]\(2),
      I3 => \SyncDelayPipe_reg[3]_23\(2),
      I4 => \slv_reg13_reg[25]\(1),
      I5 => \SyncDelayPipe_reg[3]_23\(1),
      O => crcvalid_i_6_n_0
    );
crcvalid_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AR(0),
      D => crcvalid,
      Q => crcvalid_reg_n_0
    );
crcvalid_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => crcvalid_reg_i_2_n_0,
      CO(2) => crcvalid_reg_i_2_n_1,
      CO(1) => crcvalid_reg_i_2_n_2,
      CO(0) => crcvalid_reg_i_2_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_crcvalid_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => crcvalid_i_3_n_0,
      S(2) => crcvalid_i_4_n_0,
      S(1) => crcvalid_i_5_n_0,
      S(0) => crcvalid_i_6_n_0
    );
decode_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA0000004A000000"
    )
        port map (
      I0 => DecoderEnablerState(1),
      I1 => eqOp6_out,
      I2 => DecoderEnablerState(0),
      I3 => p_0_in36_in,
      I4 => \slv_reg8_reg[1]\(0),
      I5 => decode,
      O => decode_i_1_n_0
    );
decode_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \slv_reg11_reg[9]\(9),
      I1 => \SyncDelayPipe_reg[0]_21\(9),
      O => decode_i_3_n_0
    );
decode_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \SyncDelayPipe_reg[0]_21\(6),
      I1 => \slv_reg11_reg[9]\(6),
      I2 => \slv_reg11_reg[9]\(8),
      I3 => \SyncDelayPipe_reg[0]_21\(8),
      I4 => \slv_reg11_reg[9]\(7),
      I5 => \SyncDelayPipe_reg[0]_21\(7),
      O => decode_i_4_n_0
    );
decode_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \SyncDelayPipe_reg[0]_21\(3),
      I1 => \slv_reg11_reg[9]\(3),
      I2 => \slv_reg11_reg[9]\(5),
      I3 => \SyncDelayPipe_reg[0]_21\(5),
      I4 => \slv_reg11_reg[9]\(4),
      I5 => \SyncDelayPipe_reg[0]_21\(4),
      O => decode_i_5_n_0
    );
decode_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \SyncDelayPipe_reg[0]_21\(0),
      I1 => \slv_reg11_reg[9]\(0),
      I2 => \slv_reg11_reg[9]\(2),
      I3 => \SyncDelayPipe_reg[0]_21\(2),
      I4 => \slv_reg11_reg[9]\(1),
      I5 => \SyncDelayPipe_reg[0]_21\(1),
      O => decode_i_6_n_0
    );
decode_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AR(0),
      D => decode_i_1_n_0,
      Q => decode
    );
decode_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => eqOp6_out,
      CO(2) => decode_reg_i_2_n_1,
      CO(1) => decode_reg_i_2_n_2,
      CO(0) => decode_reg_i_2_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_decode_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => decode_i_3_n_0,
      S(2) => decode_i_4_n_0,
      S(1) => decode_i_5_n_0,
      S(0) => decode_i_6_n_0
    );
endblackline_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => decode,
      I1 => endblackline_reg_i_2_n_0,
      I2 => endblackline_reg_i_3_n_0,
      O => endblackline
    );
endblackline_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \SyncDelayPipe_reg[5]_25\(3),
      I1 => \slv_reg12_reg[25]\(3),
      I2 => \slv_reg12_reg[25]\(5),
      I3 => \SyncDelayPipe_reg[5]_25\(5),
      I4 => \slv_reg12_reg[25]\(4),
      I5 => \SyncDelayPipe_reg[5]_25\(4),
      O => endblackline_i_10_n_0
    );
endblackline_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \SyncDelayPipe_reg[5]_25\(0),
      I1 => \slv_reg12_reg[25]\(0),
      I2 => \slv_reg12_reg[25]\(2),
      I3 => \SyncDelayPipe_reg[5]_25\(2),
      I4 => \slv_reg12_reg[25]\(1),
      I5 => \SyncDelayPipe_reg[5]_25\(1),
      O => endblackline_i_11_n_0
    );
endblackline_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \slv_reg10_reg[25]\(19),
      I1 => \SyncDelayPipe_reg[4]_24\(9),
      O => endblackline_i_4_n_0
    );
endblackline_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \SyncDelayPipe_reg[4]_24\(6),
      I1 => \slv_reg10_reg[25]\(16),
      I2 => \slv_reg10_reg[25]\(18),
      I3 => \SyncDelayPipe_reg[4]_24\(8),
      I4 => \slv_reg10_reg[25]\(17),
      I5 => \SyncDelayPipe_reg[4]_24\(7),
      O => endblackline_i_5_n_0
    );
endblackline_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \SyncDelayPipe_reg[4]_24\(3),
      I1 => \slv_reg10_reg[25]\(13),
      I2 => \slv_reg10_reg[25]\(15),
      I3 => \SyncDelayPipe_reg[4]_24\(5),
      I4 => \slv_reg10_reg[25]\(14),
      I5 => \SyncDelayPipe_reg[4]_24\(4),
      O => endblackline_i_6_n_0
    );
endblackline_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \SyncDelayPipe_reg[4]_24\(0),
      I1 => \slv_reg10_reg[25]\(10),
      I2 => \slv_reg10_reg[25]\(12),
      I3 => \SyncDelayPipe_reg[4]_24\(2),
      I4 => \slv_reg10_reg[25]\(11),
      I5 => \SyncDelayPipe_reg[4]_24\(1),
      O => endblackline_i_7_n_0
    );
endblackline_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \slv_reg12_reg[25]\(9),
      I1 => \SyncDelayPipe_reg[5]_25\(9),
      O => endblackline_i_8_n_0
    );
endblackline_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \SyncDelayPipe_reg[5]_25\(6),
      I1 => \slv_reg12_reg[25]\(6),
      I2 => \slv_reg12_reg[25]\(8),
      I3 => \SyncDelayPipe_reg[5]_25\(8),
      I4 => \slv_reg12_reg[25]\(7),
      I5 => \SyncDelayPipe_reg[5]_25\(7),
      O => endblackline_i_9_n_0
    );
endblackline_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AR(0),
      D => endblackline,
      Q => endblackline_reg_n_0
    );
endblackline_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => endblackline_reg_i_2_n_0,
      CO(2) => endblackline_reg_i_2_n_1,
      CO(1) => endblackline_reg_i_2_n_2,
      CO(0) => endblackline_reg_i_2_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_endblackline_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => endblackline_i_4_n_0,
      S(2) => endblackline_i_5_n_0,
      S(1) => endblackline_i_6_n_0,
      S(0) => endblackline_i_7_n_0
    );
endblackline_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => endblackline_reg_i_3_n_0,
      CO(2) => endblackline_reg_i_3_n_1,
      CO(1) => endblackline_reg_i_3_n_2,
      CO(0) => endblackline_reg_i_3_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_endblackline_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => endblackline_i_8_n_0,
      S(2) => endblackline_i_9_n_0,
      S(1) => endblackline_i_10_n_0,
      S(0) => endblackline_i_11_n_0
    );
endimageline_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => eqOp0_out,
      I1 => endimageline_reg_i_3_n_0,
      I2 => eqOp,
      I3 => decode,
      O => endimageline
    );
endimageline_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \SyncDelayPipe_reg[5]_25\(3),
      I1 => \slv_reg12_reg[25]\(13),
      I2 => \slv_reg12_reg[25]\(15),
      I3 => \SyncDelayPipe_reg[5]_25\(5),
      I4 => \slv_reg12_reg[25]\(14),
      I5 => \SyncDelayPipe_reg[5]_25\(4),
      O => endimageline_i_10_n_0
    );
endimageline_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \SyncDelayPipe_reg[5]_25\(0),
      I1 => \slv_reg12_reg[25]\(10),
      I2 => \slv_reg12_reg[25]\(12),
      I3 => \SyncDelayPipe_reg[5]_25\(2),
      I4 => \slv_reg12_reg[25]\(11),
      I5 => \SyncDelayPipe_reg[5]_25\(1),
      O => endimageline_i_11_n_0
    );
endimageline_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \SyncDelayPipe_reg[5]_25\(6),
      I1 => \slv_reg10_reg[25]\(16),
      I2 => \slv_reg10_reg[25]\(18),
      I3 => \SyncDelayPipe_reg[5]_25\(8),
      I4 => \slv_reg10_reg[25]\(17),
      I5 => \SyncDelayPipe_reg[5]_25\(7),
      O => endimageline_i_12_n_0
    );
endimageline_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \SyncDelayPipe_reg[5]_25\(3),
      I1 => \slv_reg10_reg[25]\(13),
      I2 => \slv_reg10_reg[25]\(15),
      I3 => \SyncDelayPipe_reg[5]_25\(5),
      I4 => \slv_reg10_reg[25]\(14),
      I5 => \SyncDelayPipe_reg[5]_25\(4),
      O => endimageline_i_13_n_0
    );
endimageline_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \SyncDelayPipe_reg[5]_25\(0),
      I1 => \slv_reg10_reg[25]\(10),
      I2 => \slv_reg10_reg[25]\(12),
      I3 => \SyncDelayPipe_reg[5]_25\(2),
      I4 => \slv_reg10_reg[25]\(11),
      I5 => \SyncDelayPipe_reg[5]_25\(1),
      O => endimageline_i_14_n_0
    );
endimageline_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \SyncDelayPipe_reg[4]_24\(6),
      I1 => \slv_reg10_reg[25]\(16),
      I2 => \slv_reg10_reg[25]\(18),
      I3 => \SyncDelayPipe_reg[4]_24\(8),
      I4 => \slv_reg10_reg[25]\(17),
      I5 => \SyncDelayPipe_reg[4]_24\(7),
      O => endimageline_i_5_n_0
    );
endimageline_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \SyncDelayPipe_reg[4]_24\(3),
      I1 => \slv_reg10_reg[25]\(13),
      I2 => \slv_reg10_reg[25]\(15),
      I3 => \SyncDelayPipe_reg[4]_24\(5),
      I4 => \slv_reg10_reg[25]\(14),
      I5 => \SyncDelayPipe_reg[4]_24\(4),
      O => endimageline_i_6_n_0
    );
endimageline_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \SyncDelayPipe_reg[4]_24\(0),
      I1 => \slv_reg10_reg[25]\(10),
      I2 => \slv_reg10_reg[25]\(12),
      I3 => \SyncDelayPipe_reg[4]_24\(2),
      I4 => \slv_reg10_reg[25]\(11),
      I5 => \SyncDelayPipe_reg[4]_24\(1),
      O => endimageline_i_7_n_0
    );
endimageline_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \slv_reg12_reg[25]\(19),
      I1 => \SyncDelayPipe_reg[5]_25\(9),
      O => endimageline_i_8_n_0
    );
endimageline_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \SyncDelayPipe_reg[5]_25\(6),
      I1 => \slv_reg12_reg[25]\(16),
      I2 => \slv_reg12_reg[25]\(18),
      I3 => \SyncDelayPipe_reg[5]_25\(8),
      I4 => \slv_reg12_reg[25]\(17),
      I5 => \SyncDelayPipe_reg[5]_25\(7),
      O => endimageline_i_9_n_0
    );
endimageline_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AR(0),
      D => endimageline,
      Q => endimageline_reg_n_0
    );
endimageline_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_endimageline_reg_i_2_CO_UNCONNECTED(3),
      CO(2) => eqOp0_out,
      CO(1) => endimageline_reg_i_2_n_2,
      CO(0) => endimageline_reg_i_2_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_endimageline_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => endimageline_i_5_n_0,
      S(1) => endimageline_i_6_n_0,
      S(0) => endimageline_i_7_n_0
    );
endimageline_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => endimageline_reg_i_3_n_0,
      CO(2) => endimageline_reg_i_3_n_1,
      CO(1) => endimageline_reg_i_3_n_2,
      CO(0) => endimageline_reg_i_3_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_endimageline_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => endimageline_i_8_n_0,
      S(2) => endimageline_i_9_n_0,
      S(1) => endimageline_i_10_n_0,
      S(0) => endimageline_i_11_n_0
    );
endimageline_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_endimageline_reg_i_4_CO_UNCONNECTED(3),
      CO(2) => eqOp,
      CO(1) => endimageline_reg_i_4_n_2,
      CO(0) => endimageline_reg_i_4_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_endimageline_reg_i_4_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => endimageline_i_12_n_0,
      S(1) => endimageline_i_13_n_0,
      S(0) => endimageline_i_14_n_0
    );
endline_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => endblackline_reg_i_2_n_0,
      I1 => decode,
      O => endline5_out
    );
endline_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AR(1),
      D => endline5_out,
      Q => endline_reg_n_0
    );
\enpipe_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \slv_reg8_reg[1]\(0),
      Q => \enpipe_reg_n_0_[0]\
    );
\enpipe_reg[13]_srl9_U0_onsemi_vita_cam_v3_1_S00_AXI_inst_onsemi_vita_cam_core_inst_vita_syncchanneldecoder_enpipe_reg_c_7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => vita_clk,
      D => \^q\(0),
      Q => \enpipe_reg[13]_srl9_U0_onsemi_vita_cam_v3_1_S00_AXI_inst_onsemi_vita_cam_core_inst_vita_syncchanneldecoder_enpipe_reg_c_7_n_0\
    );
\enpipe_reg[14]_U0_onsemi_vita_cam_v3_1_S00_AXI_inst_onsemi_vita_cam_core_inst_vita_syncchanneldecoder_enpipe_reg_c_8\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => '1',
      D => \enpipe_reg[13]_srl9_U0_onsemi_vita_cam_v3_1_S00_AXI_inst_onsemi_vita_cam_core_inst_vita_syncchanneldecoder_enpipe_reg_c_7_n_0\,
      Q => \enpipe_reg[14]_U0_onsemi_vita_cam_v3_1_S00_AXI_inst_onsemi_vita_cam_core_inst_vita_syncchanneldecoder_enpipe_reg_c_8_n_0\,
      R => '0'
    );
\enpipe_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AR(0),
      D => enpipe_reg_gate_n_0,
      Q => p_0_in36_in
    );
\enpipe_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \enpipe_reg_n_0_[0]\,
      Q => p_0_in
    );
\enpipe_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => p_0_in,
      Q => p_2_out(3)
    );
\enpipe_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => p_2_out(3),
      Q => p_2_out(4)
    );
\enpipe_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => p_2_out(4),
      Q => \^q\(0)
    );
enpipe_reg_c: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => '1',
      Q => enpipe_reg_c_n_0
    );
enpipe_reg_c_0: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => enpipe_reg_c_n_0,
      Q => enpipe_reg_c_0_n_0
    );
enpipe_reg_c_1: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => enpipe_reg_c_0_n_0,
      Q => \^enpipe_reg_c_2_0\
    );
enpipe_reg_c_2: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => \^enpipe_reg_c_2_0\,
      Q => enpipe_reg_c_2_n_0
    );
enpipe_reg_c_3: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => enpipe_reg_c_2_n_0,
      Q => enpipe_reg_c_3_n_0
    );
enpipe_reg_c_4: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => enpipe_reg_c_3_n_0,
      Q => enpipe_reg_c_4_n_0
    );
enpipe_reg_c_5: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => enpipe_reg_c_4_n_0,
      Q => enpipe_reg_c_5_n_0
    );
enpipe_reg_c_6: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => enpipe_reg_c_5_n_0,
      Q => enpipe_reg_c_6_n_0
    );
enpipe_reg_c_7: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => enpipe_reg_c_6_n_0,
      Q => enpipe_reg_c_7_n_0
    );
enpipe_reg_c_8: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => enpipe_reg_c_7_n_0,
      Q => enpipe_reg_c_8_n_0
    );
enpipe_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \enpipe_reg[14]_U0_onsemi_vita_cam_v3_1_S00_AXI_inst_onsemi_vita_cam_core_inst_vita_syncchanneldecoder_enpipe_reg_c_8_n_0\,
      I1 => enpipe_reg_c_8_n_0,
      O => enpipe_reg_gate_n_0
    );
framestart_active_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => CO(0),
      I1 => framestart_active,
      I2 => \^din\(0),
      O => framestart_active_reg
    );
\framestart_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => framestart_active,
      I1 => \^din\(0),
      O => \framestart_cnt_reg[0]\
    );
imgdatavalid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D8F80000"
    )
        port map (
      I0 => syncvalid_r,
      I1 => startimageline_reg_n_0,
      I2 => ImgDataState_reg_n_0,
      I3 => endimageline_reg_n_0,
      I4 => decode,
      O => imgdatavalid15_out
    );
imgdatavalid_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AR(1),
      D => imgdatavalid15_out,
      Q => imgdatavalid_reg_n_0
    );
init_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"777F"
    )
        port map (
      I0 => \slv_reg8_reg[1]\(0),
      I1 => p_2_in,
      I2 => blackdatavalid_reg_n_0,
      I3 => imgdatavalid_reg_n_0,
      O => init_reg
    );
rst_cntrs_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \enpipe_reg_n_0_[0]\,
      I1 => p_0_in,
      O => rst_cntrs_i_1_n_0
    );
rst_cntrs_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AR(1),
      D => rst_cntrs_i_1_n_0,
      Q => rst_cntrs
    );
rst_cntrs_reg_rep: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AR(0),
      D => rst_cntrs_rep_i_1_n_0,
      Q => rst_cntrs_reg_rep_n_0
    );
\rst_cntrs_reg_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AR(0),
      D => \rst_cntrs_rep_i_1__0_n_0\,
      Q => \rst_cntrs_reg_rep__0_n_0\
    );
rst_cntrs_rep_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \enpipe_reg_n_0_[0]\,
      I1 => p_0_in,
      O => rst_cntrs_rep_i_1_n_0
    );
\rst_cntrs_rep_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \enpipe_reg_n_0_[0]\,
      I1 => p_0_in,
      O => \rst_cntrs_rep_i_1__0_n_0\
    );
startblackline_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => eqOp8_out,
      I1 => eqOp7_out,
      I2 => decode,
      O => startblackline
    );
startblackline_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \SyncDelayPipe_reg[0]_21\(3),
      I1 => \slv_reg12_reg[25]\(3),
      I2 => \slv_reg12_reg[25]\(5),
      I3 => \SyncDelayPipe_reg[0]_21\(5),
      I4 => \slv_reg12_reg[25]\(4),
      I5 => \SyncDelayPipe_reg[0]_21\(4),
      O => startblackline_i_10_n_0
    );
startblackline_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \SyncDelayPipe_reg[0]_21\(0),
      I1 => \slv_reg12_reg[25]\(0),
      I2 => \slv_reg12_reg[25]\(2),
      I3 => \SyncDelayPipe_reg[0]_21\(2),
      I4 => \slv_reg12_reg[25]\(1),
      I5 => \SyncDelayPipe_reg[0]_21\(1),
      O => startblackline_i_11_n_0
    );
startblackline_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \slv_reg10_reg[25]\(9),
      I1 => \SyncDelayPipe_reg[2]_22\(9),
      O => startblackline_i_4_n_0
    );
startblackline_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \SyncDelayPipe_reg[2]_22\(6),
      I1 => \slv_reg10_reg[25]\(6),
      I2 => \slv_reg10_reg[25]\(8),
      I3 => \SyncDelayPipe_reg[2]_22\(8),
      I4 => \slv_reg10_reg[25]\(7),
      I5 => \SyncDelayPipe_reg[2]_22\(7),
      O => startblackline_i_5_n_0
    );
startblackline_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \SyncDelayPipe_reg[2]_22\(3),
      I1 => \slv_reg10_reg[25]\(3),
      I2 => \slv_reg10_reg[25]\(5),
      I3 => \SyncDelayPipe_reg[2]_22\(5),
      I4 => \slv_reg10_reg[25]\(4),
      I5 => \SyncDelayPipe_reg[2]_22\(4),
      O => startblackline_i_6_n_0
    );
startblackline_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \SyncDelayPipe_reg[2]_22\(0),
      I1 => \slv_reg10_reg[25]\(0),
      I2 => \slv_reg10_reg[25]\(2),
      I3 => \SyncDelayPipe_reg[2]_22\(2),
      I4 => \slv_reg10_reg[25]\(1),
      I5 => \SyncDelayPipe_reg[2]_22\(1),
      O => startblackline_i_7_n_0
    );
startblackline_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \slv_reg12_reg[25]\(9),
      I1 => \SyncDelayPipe_reg[0]_21\(9),
      O => startblackline_i_8_n_0
    );
startblackline_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \SyncDelayPipe_reg[0]_21\(6),
      I1 => \slv_reg12_reg[25]\(6),
      I2 => \slv_reg12_reg[25]\(8),
      I3 => \SyncDelayPipe_reg[0]_21\(8),
      I4 => \slv_reg12_reg[25]\(7),
      I5 => \SyncDelayPipe_reg[0]_21\(7),
      O => startblackline_i_9_n_0
    );
startblackline_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AR(1),
      D => startblackline,
      Q => startblackline_reg_n_0
    );
startblackline_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => eqOp8_out,
      CO(2) => startblackline_reg_i_2_n_1,
      CO(1) => startblackline_reg_i_2_n_2,
      CO(0) => startblackline_reg_i_2_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_startblackline_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => startblackline_i_4_n_0,
      S(2) => startblackline_i_5_n_0,
      S(1) => startblackline_i_6_n_0,
      S(0) => startblackline_i_7_n_0
    );
startblackline_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => eqOp7_out,
      CO(2) => startblackline_reg_i_3_n_1,
      CO(1) => startblackline_reg_i_3_n_2,
      CO(0) => startblackline_reg_i_3_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_startblackline_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => startblackline_i_8_n_0,
      S(2) => startblackline_i_9_n_0,
      S(1) => startblackline_i_10_n_0,
      S(0) => startblackline_i_11_n_0
    );
startframe_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \SyncDelayPipe_reg_n_0_[1][8]\,
      I1 => \SyncDelayPipe_reg_n_0_[1][9]\,
      I2 => decode,
      I3 => eqOp5_out,
      I4 => startframe_i_3_n_0,
      O => startframe
    );
startframe_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \SyncDelayPipe_reg_n_0_[1][5]\,
      I1 => \SyncDelayPipe_reg_n_0_[1][4]\,
      I2 => \SyncDelayPipe_reg_n_0_[1][7]\,
      I3 => \SyncDelayPipe_reg_n_0_[1][6]\,
      I4 => startframe_i_8_n_0,
      O => startframe_i_3_n_0
    );
startframe_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \slv_reg11_reg[9]\(9),
      I1 => \SyncDelayPipe_reg[2]_22\(9),
      O => startframe_i_4_n_0
    );
startframe_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \SyncDelayPipe_reg[2]_22\(6),
      I1 => \slv_reg11_reg[9]\(6),
      I2 => \slv_reg11_reg[9]\(8),
      I3 => \SyncDelayPipe_reg[2]_22\(8),
      I4 => \slv_reg11_reg[9]\(7),
      I5 => \SyncDelayPipe_reg[2]_22\(7),
      O => startframe_i_5_n_0
    );
startframe_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \SyncDelayPipe_reg[2]_22\(3),
      I1 => \slv_reg11_reg[9]\(3),
      I2 => \slv_reg11_reg[9]\(5),
      I3 => \SyncDelayPipe_reg[2]_22\(5),
      I4 => \slv_reg11_reg[9]\(4),
      I5 => \SyncDelayPipe_reg[2]_22\(4),
      O => startframe_i_6_n_0
    );
startframe_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \SyncDelayPipe_reg[2]_22\(0),
      I1 => \slv_reg11_reg[9]\(0),
      I2 => \slv_reg11_reg[9]\(2),
      I3 => \SyncDelayPipe_reg[2]_22\(2),
      I4 => \slv_reg11_reg[9]\(1),
      I5 => \SyncDelayPipe_reg[2]_22\(1),
      O => startframe_i_7_n_0
    );
startframe_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \SyncDelayPipe_reg_n_0_[1][2]\,
      I1 => \SyncDelayPipe_reg_n_0_[1][3]\,
      I2 => \SyncDelayPipe_reg_n_0_[1][0]\,
      I3 => \SyncDelayPipe_reg_n_0_[1][1]\,
      O => startframe_i_8_n_0
    );
startframe_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AR(1),
      D => startframe,
      Q => \^din\(0)
    );
startframe_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => eqOp5_out,
      CO(2) => startframe_reg_i_2_n_1,
      CO(1) => startframe_reg_i_2_n_2,
      CO(0) => startframe_reg_i_2_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_startframe_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => startframe_i_4_n_0,
      S(2) => startframe_i_5_n_0,
      S(1) => startframe_i_6_n_0,
      S(0) => startframe_i_7_n_0
    );
startimageline_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80000"
    )
        port map (
      I0 => eqOp3_out,
      I1 => eqOp1_out,
      I2 => startimageline_reg_i_4_n_0,
      I3 => eqOp2_out,
      I4 => decode,
      O => startimageline18_out
    );
startimageline_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \SyncDelayPipe_reg[0]_21\(3),
      I1 => \slv_reg10_reg[25]\(3),
      I2 => \slv_reg10_reg[25]\(5),
      I3 => \SyncDelayPipe_reg[0]_21\(5),
      I4 => \slv_reg10_reg[25]\(4),
      I5 => \SyncDelayPipe_reg[0]_21\(4),
      O => startimageline_i_10_n_0
    );
startimageline_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \SyncDelayPipe_reg[0]_21\(0),
      I1 => \slv_reg10_reg[25]\(0),
      I2 => \slv_reg10_reg[25]\(2),
      I3 => \SyncDelayPipe_reg[0]_21\(2),
      I4 => \slv_reg10_reg[25]\(1),
      I5 => \SyncDelayPipe_reg[0]_21\(1),
      O => startimageline_i_11_n_0
    );
startimageline_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \slv_reg12_reg[25]\(19),
      I1 => \SyncDelayPipe_reg[0]_21\(9),
      O => startimageline_i_12_n_0
    );
startimageline_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \SyncDelayPipe_reg[0]_21\(6),
      I1 => \slv_reg12_reg[25]\(16),
      I2 => \slv_reg12_reg[25]\(18),
      I3 => \SyncDelayPipe_reg[0]_21\(8),
      I4 => \slv_reg12_reg[25]\(17),
      I5 => \SyncDelayPipe_reg[0]_21\(7),
      O => startimageline_i_13_n_0
    );
startimageline_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \SyncDelayPipe_reg[0]_21\(3),
      I1 => \slv_reg12_reg[25]\(13),
      I2 => \slv_reg12_reg[25]\(15),
      I3 => \SyncDelayPipe_reg[0]_21\(5),
      I4 => \slv_reg12_reg[25]\(14),
      I5 => \SyncDelayPipe_reg[0]_21\(4),
      O => startimageline_i_14_n_0
    );
startimageline_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \SyncDelayPipe_reg[0]_21\(0),
      I1 => \slv_reg12_reg[25]\(10),
      I2 => \slv_reg12_reg[25]\(12),
      I3 => \SyncDelayPipe_reg[0]_21\(2),
      I4 => \slv_reg12_reg[25]\(11),
      I5 => \SyncDelayPipe_reg[0]_21\(1),
      O => startimageline_i_15_n_0
    );
startimageline_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \SyncDelayPipe_reg_n_0_[1][6]\,
      I1 => \slv_reg10_reg[25]\(6),
      I2 => \slv_reg10_reg[25]\(8),
      I3 => \SyncDelayPipe_reg_n_0_[1][8]\,
      I4 => \slv_reg10_reg[25]\(7),
      I5 => \SyncDelayPipe_reg_n_0_[1][7]\,
      O => startimageline_i_16_n_0
    );
startimageline_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \SyncDelayPipe_reg_n_0_[1][3]\,
      I1 => \slv_reg10_reg[25]\(3),
      I2 => \slv_reg10_reg[25]\(5),
      I3 => \SyncDelayPipe_reg_n_0_[1][5]\,
      I4 => \slv_reg10_reg[25]\(4),
      I5 => \SyncDelayPipe_reg_n_0_[1][4]\,
      O => startimageline_i_17_n_0
    );
startimageline_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \SyncDelayPipe_reg_n_0_[1][0]\,
      I1 => \slv_reg10_reg[25]\(0),
      I2 => \slv_reg10_reg[25]\(2),
      I3 => \SyncDelayPipe_reg_n_0_[1][2]\,
      I4 => \slv_reg10_reg[25]\(1),
      I5 => \SyncDelayPipe_reg_n_0_[1][1]\,
      O => startimageline_i_18_n_0
    );
startimageline_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \SyncDelayPipe_reg[2]_22\(6),
      I1 => \slv_reg10_reg[25]\(6),
      I2 => \slv_reg10_reg[25]\(8),
      I3 => \SyncDelayPipe_reg[2]_22\(8),
      I4 => \slv_reg10_reg[25]\(7),
      I5 => \SyncDelayPipe_reg[2]_22\(7),
      O => startimageline_i_6_n_0
    );
startimageline_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \SyncDelayPipe_reg[2]_22\(3),
      I1 => \slv_reg10_reg[25]\(3),
      I2 => \slv_reg10_reg[25]\(5),
      I3 => \SyncDelayPipe_reg[2]_22\(5),
      I4 => \slv_reg10_reg[25]\(4),
      I5 => \SyncDelayPipe_reg[2]_22\(4),
      O => startimageline_i_7_n_0
    );
startimageline_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \SyncDelayPipe_reg[2]_22\(0),
      I1 => \slv_reg10_reg[25]\(0),
      I2 => \slv_reg10_reg[25]\(2),
      I3 => \SyncDelayPipe_reg[2]_22\(2),
      I4 => \slv_reg10_reg[25]\(1),
      I5 => \SyncDelayPipe_reg[2]_22\(1),
      O => startimageline_i_8_n_0
    );
startimageline_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \SyncDelayPipe_reg[0]_21\(6),
      I1 => \slv_reg10_reg[25]\(6),
      I2 => \slv_reg10_reg[25]\(8),
      I3 => \SyncDelayPipe_reg[0]_21\(8),
      I4 => \slv_reg10_reg[25]\(7),
      I5 => \SyncDelayPipe_reg[0]_21\(7),
      O => startimageline_i_9_n_0
    );
startimageline_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AR(1),
      D => startimageline18_out,
      Q => startimageline_reg_n_0
    );
startimageline_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_startimageline_reg_i_2_CO_UNCONNECTED(3),
      CO(2) => eqOp3_out,
      CO(1) => startimageline_reg_i_2_n_2,
      CO(0) => startimageline_reg_i_2_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_startimageline_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => startimageline_i_6_n_0,
      S(1) => startimageline_i_7_n_0,
      S(0) => startimageline_i_8_n_0
    );
startimageline_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_startimageline_reg_i_3_CO_UNCONNECTED(3),
      CO(2) => eqOp1_out,
      CO(1) => startimageline_reg_i_3_n_2,
      CO(0) => startimageline_reg_i_3_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_startimageline_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => startimageline_i_9_n_0,
      S(1) => startimageline_i_10_n_0,
      S(0) => startimageline_i_11_n_0
    );
startimageline_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => startimageline_reg_i_4_n_0,
      CO(2) => startimageline_reg_i_4_n_1,
      CO(1) => startimageline_reg_i_4_n_2,
      CO(0) => startimageline_reg_i_4_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_startimageline_reg_i_4_O_UNCONNECTED(3 downto 0),
      S(3) => startimageline_i_12_n_0,
      S(2) => startimageline_i_13_n_0,
      S(1) => startimageline_i_14_n_0,
      S(0) => startimageline_i_15_n_0
    );
startimageline_reg_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_startimageline_reg_i_5_CO_UNCONNECTED(3),
      CO(2) => eqOp2_out,
      CO(1) => startimageline_reg_i_5_n_2,
      CO(0) => startimageline_reg_i_5_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_startimageline_reg_i_5_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => startimageline_i_16_n_0,
      S(1) => startimageline_i_17_n_0,
      S(0) => startimageline_i_18_n_0
    );
startline_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => eqOp8_out,
      I1 => decode,
      O => startline7_out
    );
startline_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AR(0),
      D => startline7_out,
      Q => startline_reg_n_0
    );
startwindow_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => decode,
      I1 => eqOp5_out,
      O => startwindow
    );
startwindow_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AR(1),
      D => startwindow,
      Q => startwindow_reg_n_0
    );
\windowid_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => startwindow,
      CLR => AR(0),
      D => \SyncDelayPipe_reg_n_0_[1][0]\,
      Q => \windowid_reg_n_0_[0]\
    );
\windowid_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => startwindow,
      CLR => AR(0),
      D => \SyncDelayPipe_reg_n_0_[1][1]\,
      Q => \windowid_reg_n_0_[1]\
    );
\windowid_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => startwindow,
      CLR => AR(0),
      D => \SyncDelayPipe_reg_n_0_[1][2]\,
      Q => \windowid_reg_n_0_[2]\
    );
\windowid_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => startwindow,
      CLR => AR(0),
      D => \SyncDelayPipe_reg_n_0_[1][3]\,
      Q => \windowid_reg_n_0_[3]\
    );
\windowid_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => startwindow,
      CLR => AR(0),
      D => \SyncDelayPipe_reg_n_0_[1][4]\,
      Q => \windowid_reg_n_0_[4]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_triggergenerator is
  port (
    triggen_vita_trigger : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \slv_reg55_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    trigger1 : in STD_LOGIC;
    \slv_reg56_reg[16]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    vita_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \host_triggen_cnt_trigger2low_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \host_triggen_cnt_trigger2high_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \host_triggen_cnt_trigger1low_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \host_triggen_cnt_trigger1high_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \host_triggen_cnt_trigger0low_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \host_triggen_cnt_trigger0high_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg57_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_triggergenerator : entity is "triggergenerator";
end design_1_onsemi_vita_cam_0_0_triggergenerator;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_triggergenerator is
  signal \DebCntr[0]_i_10_n_0\ : STD_LOGIC;
  signal \DebCntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \DebCntr[0]_i_3_n_0\ : STD_LOGIC;
  signal \DebCntr[0]_i_4_n_0\ : STD_LOGIC;
  signal \DebCntr[0]_i_5_n_0\ : STD_LOGIC;
  signal \DebCntr[0]_i_6_n_0\ : STD_LOGIC;
  signal \DebCntr[0]_i_7_n_0\ : STD_LOGIC;
  signal \DebCntr[0]_i_8_n_0\ : STD_LOGIC;
  signal \DebCntr[0]_i_9_n_0\ : STD_LOGIC;
  signal \DebCntr[12]_i_2_n_0\ : STD_LOGIC;
  signal \DebCntr[12]_i_3_n_0\ : STD_LOGIC;
  signal \DebCntr[12]_i_4_n_0\ : STD_LOGIC;
  signal \DebCntr[12]_i_5_n_0\ : STD_LOGIC;
  signal \DebCntr[12]_i_6_n_0\ : STD_LOGIC;
  signal \DebCntr[12]_i_7_n_0\ : STD_LOGIC;
  signal \DebCntr[12]_i_8_n_0\ : STD_LOGIC;
  signal \DebCntr[12]_i_9_n_0\ : STD_LOGIC;
  signal \DebCntr[16]_i_2_n_0\ : STD_LOGIC;
  signal \DebCntr[16]_i_3_n_0\ : STD_LOGIC;
  signal \DebCntr[16]_i_4_n_0\ : STD_LOGIC;
  signal \DebCntr[16]_i_5_n_0\ : STD_LOGIC;
  signal \DebCntr[16]_i_6_n_0\ : STD_LOGIC;
  signal \DebCntr[16]_i_7_n_0\ : STD_LOGIC;
  signal \DebCntr[16]_i_8_n_0\ : STD_LOGIC;
  signal \DebCntr[16]_i_9_n_0\ : STD_LOGIC;
  signal \DebCntr[20]_i_2_n_0\ : STD_LOGIC;
  signal \DebCntr[20]_i_3_n_0\ : STD_LOGIC;
  signal \DebCntr[20]_i_4_n_0\ : STD_LOGIC;
  signal \DebCntr[20]_i_5_n_0\ : STD_LOGIC;
  signal \DebCntr[20]_i_6_n_0\ : STD_LOGIC;
  signal \DebCntr[20]_i_7_n_0\ : STD_LOGIC;
  signal \DebCntr[20]_i_8_n_0\ : STD_LOGIC;
  signal \DebCntr[20]_i_9_n_0\ : STD_LOGIC;
  signal \DebCntr[24]_i_2_n_0\ : STD_LOGIC;
  signal \DebCntr[24]_i_3_n_0\ : STD_LOGIC;
  signal \DebCntr[24]_i_4_n_0\ : STD_LOGIC;
  signal \DebCntr[24]_i_5_n_0\ : STD_LOGIC;
  signal \DebCntr[24]_i_6_n_0\ : STD_LOGIC;
  signal \DebCntr[24]_i_7_n_0\ : STD_LOGIC;
  signal \DebCntr[24]_i_8_n_0\ : STD_LOGIC;
  signal \DebCntr[24]_i_9_n_0\ : STD_LOGIC;
  signal \DebCntr[28]_i_2_n_0\ : STD_LOGIC;
  signal \DebCntr[28]_i_3_n_0\ : STD_LOGIC;
  signal \DebCntr[28]_i_4_n_0\ : STD_LOGIC;
  signal \DebCntr[28]_i_5_n_0\ : STD_LOGIC;
  signal \DebCntr[28]_i_6_n_0\ : STD_LOGIC;
  signal \DebCntr[28]_i_7_n_0\ : STD_LOGIC;
  signal \DebCntr[28]_i_8_n_0\ : STD_LOGIC;
  signal \DebCntr[28]_i_9_n_0\ : STD_LOGIC;
  signal \DebCntr[32]_i_2_n_0\ : STD_LOGIC;
  signal \DebCntr[4]_i_2_n_0\ : STD_LOGIC;
  signal \DebCntr[4]_i_3_n_0\ : STD_LOGIC;
  signal \DebCntr[4]_i_4_n_0\ : STD_LOGIC;
  signal \DebCntr[4]_i_5_n_0\ : STD_LOGIC;
  signal \DebCntr[4]_i_6_n_0\ : STD_LOGIC;
  signal \DebCntr[4]_i_7_n_0\ : STD_LOGIC;
  signal \DebCntr[4]_i_8_n_0\ : STD_LOGIC;
  signal \DebCntr[4]_i_9_n_0\ : STD_LOGIC;
  signal \DebCntr[8]_i_2_n_0\ : STD_LOGIC;
  signal \DebCntr[8]_i_3_n_0\ : STD_LOGIC;
  signal \DebCntr[8]_i_4_n_0\ : STD_LOGIC;
  signal \DebCntr[8]_i_5_n_0\ : STD_LOGIC;
  signal \DebCntr[8]_i_6_n_0\ : STD_LOGIC;
  signal \DebCntr[8]_i_7_n_0\ : STD_LOGIC;
  signal \DebCntr[8]_i_8_n_0\ : STD_LOGIC;
  signal \DebCntr[8]_i_9_n_0\ : STD_LOGIC;
  signal DebCntr_reg : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \DebCntr_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \DebCntr_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \DebCntr_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \DebCntr_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \DebCntr_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \DebCntr_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \DebCntr_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \DebCntr_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \DebCntr_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \DebCntr_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \DebCntr_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \DebCntr_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \DebCntr_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \DebCntr_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \DebCntr_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \DebCntr_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \DebCntr_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \DebCntr_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \DebCntr_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \DebCntr_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \DebCntr_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \DebCntr_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \DebCntr_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \DebCntr_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \DebCntr_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \DebCntr_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \DebCntr_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \DebCntr_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \DebCntr_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \DebCntr_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \DebCntr_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \DebCntr_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \DebCntr_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \DebCntr_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \DebCntr_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \DebCntr_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \DebCntr_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \DebCntr_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \DebCntr_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \DebCntr_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \DebCntr_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \DebCntr_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \DebCntr_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \DebCntr_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \DebCntr_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \DebCntr_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \DebCntr_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \DebCntr_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \DebCntr_reg[32]_i_1_n_7\ : STD_LOGIC;
  signal \DebCntr_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \DebCntr_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \DebCntr_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \DebCntr_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \DebCntr_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \DebCntr_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \DebCntr_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \DebCntr_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \DebCntr_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \DebCntr_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \DebCntr_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \DebCntr_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \DebCntr_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \DebCntr_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \DebCntr_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \DebCntr_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \FPScounter[12]_i_3_n_0\ : STD_LOGIC;
  signal \FPScounter[12]_i_4_n_0\ : STD_LOGIC;
  signal \FPScounter[12]_i_5_n_0\ : STD_LOGIC;
  signal \FPScounter[12]_i_6_n_0\ : STD_LOGIC;
  signal \FPScounter[16]_i_3_n_0\ : STD_LOGIC;
  signal \FPScounter[16]_i_4_n_0\ : STD_LOGIC;
  signal \FPScounter[16]_i_5_n_0\ : STD_LOGIC;
  signal \FPScounter[16]_i_6_n_0\ : STD_LOGIC;
  signal \FPScounter[20]_i_3_n_0\ : STD_LOGIC;
  signal \FPScounter[20]_i_4_n_0\ : STD_LOGIC;
  signal \FPScounter[20]_i_5_n_0\ : STD_LOGIC;
  signal \FPScounter[20]_i_6_n_0\ : STD_LOGIC;
  signal \FPScounter[24]_i_3_n_0\ : STD_LOGIC;
  signal \FPScounter[24]_i_4_n_0\ : STD_LOGIC;
  signal \FPScounter[24]_i_5_n_0\ : STD_LOGIC;
  signal \FPScounter[24]_i_6_n_0\ : STD_LOGIC;
  signal \FPScounter[28]_i_3_n_0\ : STD_LOGIC;
  signal \FPScounter[28]_i_4_n_0\ : STD_LOGIC;
  signal \FPScounter[28]_i_5_n_0\ : STD_LOGIC;
  signal \FPScounter[28]_i_6_n_0\ : STD_LOGIC;
  signal \FPScounter[32]_i_1_n_0\ : STD_LOGIC;
  signal \FPScounter[32]_i_3_n_0\ : STD_LOGIC;
  signal \FPScounter[32]_i_4_n_0\ : STD_LOGIC;
  signal \FPScounter[32]_i_5_n_0\ : STD_LOGIC;
  signal \FPScounter[32]_i_6_n_0\ : STD_LOGIC;
  signal \FPScounter[4]_i_3_n_0\ : STD_LOGIC;
  signal \FPScounter[4]_i_4_n_0\ : STD_LOGIC;
  signal \FPScounter[4]_i_5_n_0\ : STD_LOGIC;
  signal \FPScounter[4]_i_6_n_0\ : STD_LOGIC;
  signal \FPScounter[8]_i_3_n_0\ : STD_LOGIC;
  signal \FPScounter[8]_i_4_n_0\ : STD_LOGIC;
  signal \FPScounter[8]_i_5_n_0\ : STD_LOGIC;
  signal \FPScounter[8]_i_6_n_0\ : STD_LOGIC;
  signal \FPScounter_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \FPScounter_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \FPScounter_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \FPScounter_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \FPScounter_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \FPScounter_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \FPScounter_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \FPScounter_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \FPScounter_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \FPScounter_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \FPScounter_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \FPScounter_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \FPScounter_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \FPScounter_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \FPScounter_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \FPScounter_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \FPScounter_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \FPScounter_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \FPScounter_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \FPScounter_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \FPScounter_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \FPScounter_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \FPScounter_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \FPScounter_reg[20]_i_2_n_7\ : STD_LOGIC;
  signal \FPScounter_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \FPScounter_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \FPScounter_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \FPScounter_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \FPScounter_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \FPScounter_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \FPScounter_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \FPScounter_reg[24]_i_2_n_7\ : STD_LOGIC;
  signal \FPScounter_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \FPScounter_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \FPScounter_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \FPScounter_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \FPScounter_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \FPScounter_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \FPScounter_reg[28]_i_2_n_6\ : STD_LOGIC;
  signal \FPScounter_reg[28]_i_2_n_7\ : STD_LOGIC;
  signal \FPScounter_reg[32]_i_2_n_1\ : STD_LOGIC;
  signal \FPScounter_reg[32]_i_2_n_2\ : STD_LOGIC;
  signal \FPScounter_reg[32]_i_2_n_3\ : STD_LOGIC;
  signal \FPScounter_reg[32]_i_2_n_4\ : STD_LOGIC;
  signal \FPScounter_reg[32]_i_2_n_5\ : STD_LOGIC;
  signal \FPScounter_reg[32]_i_2_n_6\ : STD_LOGIC;
  signal \FPScounter_reg[32]_i_2_n_7\ : STD_LOGIC;
  signal \FPScounter_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \FPScounter_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \FPScounter_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \FPScounter_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \FPScounter_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \FPScounter_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \FPScounter_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \FPScounter_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \FPScounter_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \FPScounter_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \FPScounter_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \FPScounter_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \FPScounter_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \FPScounter_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \FPScounter_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \FPScounter_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \FPScounter_reg_n_0_[0]\ : STD_LOGIC;
  signal \FPScounter_reg_n_0_[10]\ : STD_LOGIC;
  signal \FPScounter_reg_n_0_[11]\ : STD_LOGIC;
  signal \FPScounter_reg_n_0_[12]\ : STD_LOGIC;
  signal \FPScounter_reg_n_0_[13]\ : STD_LOGIC;
  signal \FPScounter_reg_n_0_[14]\ : STD_LOGIC;
  signal \FPScounter_reg_n_0_[15]\ : STD_LOGIC;
  signal \FPScounter_reg_n_0_[16]\ : STD_LOGIC;
  signal \FPScounter_reg_n_0_[17]\ : STD_LOGIC;
  signal \FPScounter_reg_n_0_[18]\ : STD_LOGIC;
  signal \FPScounter_reg_n_0_[19]\ : STD_LOGIC;
  signal \FPScounter_reg_n_0_[1]\ : STD_LOGIC;
  signal \FPScounter_reg_n_0_[20]\ : STD_LOGIC;
  signal \FPScounter_reg_n_0_[21]\ : STD_LOGIC;
  signal \FPScounter_reg_n_0_[22]\ : STD_LOGIC;
  signal \FPScounter_reg_n_0_[23]\ : STD_LOGIC;
  signal \FPScounter_reg_n_0_[24]\ : STD_LOGIC;
  signal \FPScounter_reg_n_0_[25]\ : STD_LOGIC;
  signal \FPScounter_reg_n_0_[26]\ : STD_LOGIC;
  signal \FPScounter_reg_n_0_[27]\ : STD_LOGIC;
  signal \FPScounter_reg_n_0_[28]\ : STD_LOGIC;
  signal \FPScounter_reg_n_0_[29]\ : STD_LOGIC;
  signal \FPScounter_reg_n_0_[2]\ : STD_LOGIC;
  signal \FPScounter_reg_n_0_[30]\ : STD_LOGIC;
  signal \FPScounter_reg_n_0_[31]\ : STD_LOGIC;
  signal \FPScounter_reg_n_0_[3]\ : STD_LOGIC;
  signal \FPScounter_reg_n_0_[4]\ : STD_LOGIC;
  signal \FPScounter_reg_n_0_[5]\ : STD_LOGIC;
  signal \FPScounter_reg_n_0_[6]\ : STD_LOGIC;
  signal \FPScounter_reg_n_0_[7]\ : STD_LOGIC;
  signal \FPScounter_reg_n_0_[8]\ : STD_LOGIC;
  signal \FPScounter_reg_n_0_[9]\ : STD_LOGIC;
  signal \FSM_sequential_TriggerState[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TriggerState[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TriggerState[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TriggerState[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TriggerState[2]_i_2_n_0\ : STD_LOGIC;
  signal TriggerCntr : STD_LOGIC;
  signal \TriggerCntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \TriggerCntr[0]_i_2_n_0\ : STD_LOGIC;
  signal \TriggerCntr[0]_i_3_n_0\ : STD_LOGIC;
  signal \TriggerCntr[0]_i_4_n_0\ : STD_LOGIC;
  signal \TriggerCntr[10]_i_1_n_0\ : STD_LOGIC;
  signal \TriggerCntr[10]_i_2_n_0\ : STD_LOGIC;
  signal \TriggerCntr[10]_i_3_n_0\ : STD_LOGIC;
  signal \TriggerCntr[10]_i_4_n_0\ : STD_LOGIC;
  signal \TriggerCntr[11]_i_1_n_0\ : STD_LOGIC;
  signal \TriggerCntr[11]_i_2_n_0\ : STD_LOGIC;
  signal \TriggerCntr[11]_i_3_n_0\ : STD_LOGIC;
  signal \TriggerCntr[11]_i_4_n_0\ : STD_LOGIC;
  signal \TriggerCntr[12]_i_1_n_0\ : STD_LOGIC;
  signal \TriggerCntr[12]_i_2_n_0\ : STD_LOGIC;
  signal \TriggerCntr[12]_i_3_n_0\ : STD_LOGIC;
  signal \TriggerCntr[12]_i_4_n_0\ : STD_LOGIC;
  signal \TriggerCntr[12]_i_6_n_0\ : STD_LOGIC;
  signal \TriggerCntr[12]_i_7_n_0\ : STD_LOGIC;
  signal \TriggerCntr[12]_i_8_n_0\ : STD_LOGIC;
  signal \TriggerCntr[12]_i_9_n_0\ : STD_LOGIC;
  signal \TriggerCntr[13]_i_1_n_0\ : STD_LOGIC;
  signal \TriggerCntr[13]_i_2_n_0\ : STD_LOGIC;
  signal \TriggerCntr[13]_i_3_n_0\ : STD_LOGIC;
  signal \TriggerCntr[13]_i_4_n_0\ : STD_LOGIC;
  signal \TriggerCntr[14]_i_1_n_0\ : STD_LOGIC;
  signal \TriggerCntr[14]_i_2_n_0\ : STD_LOGIC;
  signal \TriggerCntr[14]_i_3_n_0\ : STD_LOGIC;
  signal \TriggerCntr[14]_i_4_n_0\ : STD_LOGIC;
  signal \TriggerCntr[15]_i_1_n_0\ : STD_LOGIC;
  signal \TriggerCntr[15]_i_2_n_0\ : STD_LOGIC;
  signal \TriggerCntr[15]_i_3_n_0\ : STD_LOGIC;
  signal \TriggerCntr[15]_i_4_n_0\ : STD_LOGIC;
  signal \TriggerCntr[16]_i_1_n_0\ : STD_LOGIC;
  signal \TriggerCntr[16]_i_2_n_0\ : STD_LOGIC;
  signal \TriggerCntr[16]_i_3_n_0\ : STD_LOGIC;
  signal \TriggerCntr[16]_i_4_n_0\ : STD_LOGIC;
  signal \TriggerCntr[16]_i_6_n_0\ : STD_LOGIC;
  signal \TriggerCntr[16]_i_7_n_0\ : STD_LOGIC;
  signal \TriggerCntr[16]_i_8_n_0\ : STD_LOGIC;
  signal \TriggerCntr[16]_i_9_n_0\ : STD_LOGIC;
  signal \TriggerCntr[17]_i_1_n_0\ : STD_LOGIC;
  signal \TriggerCntr[17]_i_2_n_0\ : STD_LOGIC;
  signal \TriggerCntr[17]_i_3_n_0\ : STD_LOGIC;
  signal \TriggerCntr[17]_i_4_n_0\ : STD_LOGIC;
  signal \TriggerCntr[18]_i_1_n_0\ : STD_LOGIC;
  signal \TriggerCntr[18]_i_2_n_0\ : STD_LOGIC;
  signal \TriggerCntr[18]_i_3_n_0\ : STD_LOGIC;
  signal \TriggerCntr[18]_i_4_n_0\ : STD_LOGIC;
  signal \TriggerCntr[19]_i_1_n_0\ : STD_LOGIC;
  signal \TriggerCntr[19]_i_2_n_0\ : STD_LOGIC;
  signal \TriggerCntr[19]_i_3_n_0\ : STD_LOGIC;
  signal \TriggerCntr[19]_i_4_n_0\ : STD_LOGIC;
  signal \TriggerCntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \TriggerCntr[1]_i_2_n_0\ : STD_LOGIC;
  signal \TriggerCntr[1]_i_3_n_0\ : STD_LOGIC;
  signal \TriggerCntr[1]_i_4_n_0\ : STD_LOGIC;
  signal \TriggerCntr[20]_i_1_n_0\ : STD_LOGIC;
  signal \TriggerCntr[20]_i_2_n_0\ : STD_LOGIC;
  signal \TriggerCntr[20]_i_3_n_0\ : STD_LOGIC;
  signal \TriggerCntr[20]_i_4_n_0\ : STD_LOGIC;
  signal \TriggerCntr[20]_i_6_n_0\ : STD_LOGIC;
  signal \TriggerCntr[20]_i_7_n_0\ : STD_LOGIC;
  signal \TriggerCntr[20]_i_8_n_0\ : STD_LOGIC;
  signal \TriggerCntr[20]_i_9_n_0\ : STD_LOGIC;
  signal \TriggerCntr[21]_i_1_n_0\ : STD_LOGIC;
  signal \TriggerCntr[21]_i_2_n_0\ : STD_LOGIC;
  signal \TriggerCntr[21]_i_3_n_0\ : STD_LOGIC;
  signal \TriggerCntr[21]_i_4_n_0\ : STD_LOGIC;
  signal \TriggerCntr[22]_i_1_n_0\ : STD_LOGIC;
  signal \TriggerCntr[22]_i_2_n_0\ : STD_LOGIC;
  signal \TriggerCntr[22]_i_3_n_0\ : STD_LOGIC;
  signal \TriggerCntr[22]_i_4_n_0\ : STD_LOGIC;
  signal \TriggerCntr[23]_i_1_n_0\ : STD_LOGIC;
  signal \TriggerCntr[23]_i_2_n_0\ : STD_LOGIC;
  signal \TriggerCntr[23]_i_3_n_0\ : STD_LOGIC;
  signal \TriggerCntr[23]_i_4_n_0\ : STD_LOGIC;
  signal \TriggerCntr[24]_i_1_n_0\ : STD_LOGIC;
  signal \TriggerCntr[24]_i_2_n_0\ : STD_LOGIC;
  signal \TriggerCntr[24]_i_3_n_0\ : STD_LOGIC;
  signal \TriggerCntr[24]_i_4_n_0\ : STD_LOGIC;
  signal \TriggerCntr[24]_i_6_n_0\ : STD_LOGIC;
  signal \TriggerCntr[24]_i_7_n_0\ : STD_LOGIC;
  signal \TriggerCntr[24]_i_8_n_0\ : STD_LOGIC;
  signal \TriggerCntr[24]_i_9_n_0\ : STD_LOGIC;
  signal \TriggerCntr[25]_i_1_n_0\ : STD_LOGIC;
  signal \TriggerCntr[25]_i_2_n_0\ : STD_LOGIC;
  signal \TriggerCntr[25]_i_3_n_0\ : STD_LOGIC;
  signal \TriggerCntr[25]_i_4_n_0\ : STD_LOGIC;
  signal \TriggerCntr[26]_i_1_n_0\ : STD_LOGIC;
  signal \TriggerCntr[26]_i_2_n_0\ : STD_LOGIC;
  signal \TriggerCntr[26]_i_3_n_0\ : STD_LOGIC;
  signal \TriggerCntr[26]_i_4_n_0\ : STD_LOGIC;
  signal \TriggerCntr[27]_i_1_n_0\ : STD_LOGIC;
  signal \TriggerCntr[27]_i_2_n_0\ : STD_LOGIC;
  signal \TriggerCntr[27]_i_3_n_0\ : STD_LOGIC;
  signal \TriggerCntr[27]_i_4_n_0\ : STD_LOGIC;
  signal \TriggerCntr[28]_i_1_n_0\ : STD_LOGIC;
  signal \TriggerCntr[28]_i_2_n_0\ : STD_LOGIC;
  signal \TriggerCntr[28]_i_3_n_0\ : STD_LOGIC;
  signal \TriggerCntr[28]_i_4_n_0\ : STD_LOGIC;
  signal \TriggerCntr[29]_i_1_n_0\ : STD_LOGIC;
  signal \TriggerCntr[29]_i_2_n_0\ : STD_LOGIC;
  signal \TriggerCntr[29]_i_3_n_0\ : STD_LOGIC;
  signal \TriggerCntr[29]_i_4_n_0\ : STD_LOGIC;
  signal \TriggerCntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \TriggerCntr[2]_i_2_n_0\ : STD_LOGIC;
  signal \TriggerCntr[2]_i_3_n_0\ : STD_LOGIC;
  signal \TriggerCntr[2]_i_4_n_0\ : STD_LOGIC;
  signal \TriggerCntr[30]_i_1_n_0\ : STD_LOGIC;
  signal \TriggerCntr[30]_i_2_n_0\ : STD_LOGIC;
  signal \TriggerCntr[30]_i_3_n_0\ : STD_LOGIC;
  signal \TriggerCntr[30]_i_4_n_0\ : STD_LOGIC;
  signal \TriggerCntr[31]_i_1_n_0\ : STD_LOGIC;
  signal \TriggerCntr[31]_i_2_n_0\ : STD_LOGIC;
  signal \TriggerCntr[31]_i_3_n_0\ : STD_LOGIC;
  signal \TriggerCntr[31]_i_4_n_0\ : STD_LOGIC;
  signal \TriggerCntr[32]_i_10_n_0\ : STD_LOGIC;
  signal \TriggerCntr[32]_i_11_n_0\ : STD_LOGIC;
  signal \TriggerCntr[32]_i_12_n_0\ : STD_LOGIC;
  signal \TriggerCntr[32]_i_13_n_0\ : STD_LOGIC;
  signal \TriggerCntr[32]_i_2_n_0\ : STD_LOGIC;
  signal \TriggerCntr[32]_i_3_n_0\ : STD_LOGIC;
  signal \TriggerCntr[32]_i_6_n_0\ : STD_LOGIC;
  signal \TriggerCntr[32]_i_7_n_0\ : STD_LOGIC;
  signal \TriggerCntr[32]_i_8_n_0\ : STD_LOGIC;
  signal \TriggerCntr[32]_i_9_n_0\ : STD_LOGIC;
  signal \TriggerCntr[3]_i_1_n_0\ : STD_LOGIC;
  signal \TriggerCntr[3]_i_2_n_0\ : STD_LOGIC;
  signal \TriggerCntr[3]_i_3_n_0\ : STD_LOGIC;
  signal \TriggerCntr[3]_i_4_n_0\ : STD_LOGIC;
  signal \TriggerCntr[4]_i_1_n_0\ : STD_LOGIC;
  signal \TriggerCntr[4]_i_2_n_0\ : STD_LOGIC;
  signal \TriggerCntr[4]_i_3_n_0\ : STD_LOGIC;
  signal \TriggerCntr[4]_i_4_n_0\ : STD_LOGIC;
  signal \TriggerCntr[4]_i_6_n_0\ : STD_LOGIC;
  signal \TriggerCntr[4]_i_7_n_0\ : STD_LOGIC;
  signal \TriggerCntr[4]_i_8_n_0\ : STD_LOGIC;
  signal \TriggerCntr[4]_i_9_n_0\ : STD_LOGIC;
  signal \TriggerCntr[5]_i_1_n_0\ : STD_LOGIC;
  signal \TriggerCntr[5]_i_2_n_0\ : STD_LOGIC;
  signal \TriggerCntr[5]_i_3_n_0\ : STD_LOGIC;
  signal \TriggerCntr[5]_i_4_n_0\ : STD_LOGIC;
  signal \TriggerCntr[6]_i_1_n_0\ : STD_LOGIC;
  signal \TriggerCntr[6]_i_2_n_0\ : STD_LOGIC;
  signal \TriggerCntr[6]_i_3_n_0\ : STD_LOGIC;
  signal \TriggerCntr[6]_i_4_n_0\ : STD_LOGIC;
  signal \TriggerCntr[7]_i_1_n_0\ : STD_LOGIC;
  signal \TriggerCntr[7]_i_2_n_0\ : STD_LOGIC;
  signal \TriggerCntr[7]_i_3_n_0\ : STD_LOGIC;
  signal \TriggerCntr[7]_i_4_n_0\ : STD_LOGIC;
  signal \TriggerCntr[8]_i_1_n_0\ : STD_LOGIC;
  signal \TriggerCntr[8]_i_2_n_0\ : STD_LOGIC;
  signal \TriggerCntr[8]_i_3_n_0\ : STD_LOGIC;
  signal \TriggerCntr[8]_i_4_n_0\ : STD_LOGIC;
  signal \TriggerCntr[8]_i_6_n_0\ : STD_LOGIC;
  signal \TriggerCntr[8]_i_7_n_0\ : STD_LOGIC;
  signal \TriggerCntr[8]_i_8_n_0\ : STD_LOGIC;
  signal \TriggerCntr[8]_i_9_n_0\ : STD_LOGIC;
  signal \TriggerCntr[9]_i_1_n_0\ : STD_LOGIC;
  signal \TriggerCntr[9]_i_2_n_0\ : STD_LOGIC;
  signal \TriggerCntr[9]_i_3_n_0\ : STD_LOGIC;
  signal \TriggerCntr[9]_i_4_n_0\ : STD_LOGIC;
  signal \TriggerCntr_reg[12]_i_5_n_0\ : STD_LOGIC;
  signal \TriggerCntr_reg[12]_i_5_n_1\ : STD_LOGIC;
  signal \TriggerCntr_reg[12]_i_5_n_2\ : STD_LOGIC;
  signal \TriggerCntr_reg[12]_i_5_n_3\ : STD_LOGIC;
  signal \TriggerCntr_reg[12]_i_5_n_4\ : STD_LOGIC;
  signal \TriggerCntr_reg[12]_i_5_n_5\ : STD_LOGIC;
  signal \TriggerCntr_reg[12]_i_5_n_6\ : STD_LOGIC;
  signal \TriggerCntr_reg[12]_i_5_n_7\ : STD_LOGIC;
  signal \TriggerCntr_reg[16]_i_5_n_0\ : STD_LOGIC;
  signal \TriggerCntr_reg[16]_i_5_n_1\ : STD_LOGIC;
  signal \TriggerCntr_reg[16]_i_5_n_2\ : STD_LOGIC;
  signal \TriggerCntr_reg[16]_i_5_n_3\ : STD_LOGIC;
  signal \TriggerCntr_reg[16]_i_5_n_4\ : STD_LOGIC;
  signal \TriggerCntr_reg[16]_i_5_n_5\ : STD_LOGIC;
  signal \TriggerCntr_reg[16]_i_5_n_6\ : STD_LOGIC;
  signal \TriggerCntr_reg[16]_i_5_n_7\ : STD_LOGIC;
  signal \TriggerCntr_reg[20]_i_5_n_0\ : STD_LOGIC;
  signal \TriggerCntr_reg[20]_i_5_n_1\ : STD_LOGIC;
  signal \TriggerCntr_reg[20]_i_5_n_2\ : STD_LOGIC;
  signal \TriggerCntr_reg[20]_i_5_n_3\ : STD_LOGIC;
  signal \TriggerCntr_reg[20]_i_5_n_4\ : STD_LOGIC;
  signal \TriggerCntr_reg[20]_i_5_n_5\ : STD_LOGIC;
  signal \TriggerCntr_reg[20]_i_5_n_6\ : STD_LOGIC;
  signal \TriggerCntr_reg[20]_i_5_n_7\ : STD_LOGIC;
  signal \TriggerCntr_reg[24]_i_5_n_0\ : STD_LOGIC;
  signal \TriggerCntr_reg[24]_i_5_n_1\ : STD_LOGIC;
  signal \TriggerCntr_reg[24]_i_5_n_2\ : STD_LOGIC;
  signal \TriggerCntr_reg[24]_i_5_n_3\ : STD_LOGIC;
  signal \TriggerCntr_reg[24]_i_5_n_4\ : STD_LOGIC;
  signal \TriggerCntr_reg[24]_i_5_n_5\ : STD_LOGIC;
  signal \TriggerCntr_reg[24]_i_5_n_6\ : STD_LOGIC;
  signal \TriggerCntr_reg[24]_i_5_n_7\ : STD_LOGIC;
  signal \TriggerCntr_reg[32]_i_4_n_1\ : STD_LOGIC;
  signal \TriggerCntr_reg[32]_i_4_n_2\ : STD_LOGIC;
  signal \TriggerCntr_reg[32]_i_4_n_3\ : STD_LOGIC;
  signal \TriggerCntr_reg[32]_i_4_n_4\ : STD_LOGIC;
  signal \TriggerCntr_reg[32]_i_4_n_5\ : STD_LOGIC;
  signal \TriggerCntr_reg[32]_i_4_n_6\ : STD_LOGIC;
  signal \TriggerCntr_reg[32]_i_4_n_7\ : STD_LOGIC;
  signal \TriggerCntr_reg[32]_i_5_n_0\ : STD_LOGIC;
  signal \TriggerCntr_reg[32]_i_5_n_1\ : STD_LOGIC;
  signal \TriggerCntr_reg[32]_i_5_n_2\ : STD_LOGIC;
  signal \TriggerCntr_reg[32]_i_5_n_3\ : STD_LOGIC;
  signal \TriggerCntr_reg[32]_i_5_n_4\ : STD_LOGIC;
  signal \TriggerCntr_reg[32]_i_5_n_5\ : STD_LOGIC;
  signal \TriggerCntr_reg[32]_i_5_n_6\ : STD_LOGIC;
  signal \TriggerCntr_reg[32]_i_5_n_7\ : STD_LOGIC;
  signal \TriggerCntr_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \TriggerCntr_reg[4]_i_5_n_1\ : STD_LOGIC;
  signal \TriggerCntr_reg[4]_i_5_n_2\ : STD_LOGIC;
  signal \TriggerCntr_reg[4]_i_5_n_3\ : STD_LOGIC;
  signal \TriggerCntr_reg[4]_i_5_n_4\ : STD_LOGIC;
  signal \TriggerCntr_reg[4]_i_5_n_5\ : STD_LOGIC;
  signal \TriggerCntr_reg[4]_i_5_n_6\ : STD_LOGIC;
  signal \TriggerCntr_reg[4]_i_5_n_7\ : STD_LOGIC;
  signal \TriggerCntr_reg[8]_i_5_n_0\ : STD_LOGIC;
  signal \TriggerCntr_reg[8]_i_5_n_1\ : STD_LOGIC;
  signal \TriggerCntr_reg[8]_i_5_n_2\ : STD_LOGIC;
  signal \TriggerCntr_reg[8]_i_5_n_3\ : STD_LOGIC;
  signal \TriggerCntr_reg[8]_i_5_n_4\ : STD_LOGIC;
  signal \TriggerCntr_reg[8]_i_5_n_5\ : STD_LOGIC;
  signal \TriggerCntr_reg[8]_i_5_n_6\ : STD_LOGIC;
  signal \TriggerCntr_reg[8]_i_5_n_7\ : STD_LOGIC;
  signal \TriggerCntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \TriggerCntr_reg_n_0_[10]\ : STD_LOGIC;
  signal \TriggerCntr_reg_n_0_[11]\ : STD_LOGIC;
  signal \TriggerCntr_reg_n_0_[12]\ : STD_LOGIC;
  signal \TriggerCntr_reg_n_0_[13]\ : STD_LOGIC;
  signal \TriggerCntr_reg_n_0_[14]\ : STD_LOGIC;
  signal \TriggerCntr_reg_n_0_[15]\ : STD_LOGIC;
  signal \TriggerCntr_reg_n_0_[16]\ : STD_LOGIC;
  signal \TriggerCntr_reg_n_0_[17]\ : STD_LOGIC;
  signal \TriggerCntr_reg_n_0_[18]\ : STD_LOGIC;
  signal \TriggerCntr_reg_n_0_[19]\ : STD_LOGIC;
  signal \TriggerCntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \TriggerCntr_reg_n_0_[20]\ : STD_LOGIC;
  signal \TriggerCntr_reg_n_0_[21]\ : STD_LOGIC;
  signal \TriggerCntr_reg_n_0_[22]\ : STD_LOGIC;
  signal \TriggerCntr_reg_n_0_[23]\ : STD_LOGIC;
  signal \TriggerCntr_reg_n_0_[24]\ : STD_LOGIC;
  signal \TriggerCntr_reg_n_0_[25]\ : STD_LOGIC;
  signal \TriggerCntr_reg_n_0_[26]\ : STD_LOGIC;
  signal \TriggerCntr_reg_n_0_[27]\ : STD_LOGIC;
  signal \TriggerCntr_reg_n_0_[28]\ : STD_LOGIC;
  signal \TriggerCntr_reg_n_0_[29]\ : STD_LOGIC;
  signal \TriggerCntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \TriggerCntr_reg_n_0_[30]\ : STD_LOGIC;
  signal \TriggerCntr_reg_n_0_[31]\ : STD_LOGIC;
  signal \TriggerCntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \TriggerCntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \TriggerCntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \TriggerCntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \TriggerCntr_reg_n_0_[7]\ : STD_LOGIC;
  signal \TriggerCntr_reg_n_0_[8]\ : STD_LOGIC;
  signal \TriggerCntr_reg_n_0_[9]\ : STD_LOGIC;
  signal TriggerState : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of TriggerState : signal is "yes";
  signal coe_external_trigger_in_d : STD_LOGIC;
  signal ext_trigger_deb : STD_LOGIC;
  signal ext_trigger_deb0 : STD_LOGIC;
  signal ext_trigger_deb_i_2_n_0 : STD_LOGIC;
  signal ext_trigger_deb_i_3_n_0 : STD_LOGIC;
  signal ext_trigger_deb_i_4_n_0 : STD_LOGIC;
  signal ext_trigger_deb_i_5_n_0 : STD_LOGIC;
  signal ext_trigger_deb_i_6_n_0 : STD_LOGIC;
  signal ext_trigger_deb_i_7_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal starttrigger15_out : STD_LOGIC;
  signal starttrigger_i_1_n_0 : STD_LOGIC;
  signal starttrigger_reg_n_0 : STD_LOGIC;
  signal \^triggen_vita_trigger\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal trigger_00 : STD_LOGIC;
  signal trigger_0_i_1_n_0 : STD_LOGIC;
  signal trigger_1_i_1_n_0 : STD_LOGIC;
  signal trigger_2_i_1_n_0 : STD_LOGIC;
  signal \NLW_DebCntr_reg[32]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DebCntr_reg[32]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_FPScounter_reg[32]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_TriggerCntr_reg[32]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_TriggerState_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_TriggerState_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_TriggerState_reg[2]\ : label is "yes";
begin
  triggen_vita_trigger(2 downto 0) <= \^triggen_vita_trigger\(2 downto 0);
\DebCntr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => coe_external_trigger_in_d,
      I1 => trigger1,
      I2 => DebCntr_reg(32),
      O => \DebCntr[0]_i_1_n_0\
    );
\DebCntr[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CC5"
    )
        port map (
      I0 => DebCntr_reg(0),
      I1 => \slv_reg55_reg[31]\(0),
      I2 => coe_external_trigger_in_d,
      I3 => trigger1,
      O => \DebCntr[0]_i_10_n_0\
    );
\DebCntr[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => coe_external_trigger_in_d,
      I1 => trigger1,
      O => \DebCntr[0]_i_3_n_0\
    );
\DebCntr[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => coe_external_trigger_in_d,
      I1 => trigger1,
      O => \DebCntr[0]_i_4_n_0\
    );
\DebCntr[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => coe_external_trigger_in_d,
      I1 => trigger1,
      O => \DebCntr[0]_i_5_n_0\
    );
\DebCntr[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => coe_external_trigger_in_d,
      I1 => trigger1,
      O => \DebCntr[0]_i_6_n_0\
    );
\DebCntr[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CC5"
    )
        port map (
      I0 => DebCntr_reg(3),
      I1 => \slv_reg55_reg[31]\(3),
      I2 => coe_external_trigger_in_d,
      I3 => trigger1,
      O => \DebCntr[0]_i_7_n_0\
    );
\DebCntr[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CC5"
    )
        port map (
      I0 => DebCntr_reg(2),
      I1 => \slv_reg55_reg[31]\(2),
      I2 => coe_external_trigger_in_d,
      I3 => trigger1,
      O => \DebCntr[0]_i_8_n_0\
    );
\DebCntr[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CC5"
    )
        port map (
      I0 => DebCntr_reg(1),
      I1 => \slv_reg55_reg[31]\(1),
      I2 => coe_external_trigger_in_d,
      I3 => trigger1,
      O => \DebCntr[0]_i_9_n_0\
    );
\DebCntr[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => coe_external_trigger_in_d,
      I1 => trigger1,
      O => \DebCntr[12]_i_2_n_0\
    );
\DebCntr[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => coe_external_trigger_in_d,
      I1 => trigger1,
      O => \DebCntr[12]_i_3_n_0\
    );
\DebCntr[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => coe_external_trigger_in_d,
      I1 => trigger1,
      O => \DebCntr[12]_i_4_n_0\
    );
\DebCntr[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => coe_external_trigger_in_d,
      I1 => trigger1,
      O => \DebCntr[12]_i_5_n_0\
    );
\DebCntr[12]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CC5"
    )
        port map (
      I0 => DebCntr_reg(15),
      I1 => \slv_reg55_reg[31]\(15),
      I2 => coe_external_trigger_in_d,
      I3 => trigger1,
      O => \DebCntr[12]_i_6_n_0\
    );
\DebCntr[12]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CC5"
    )
        port map (
      I0 => DebCntr_reg(14),
      I1 => \slv_reg55_reg[31]\(14),
      I2 => coe_external_trigger_in_d,
      I3 => trigger1,
      O => \DebCntr[12]_i_7_n_0\
    );
\DebCntr[12]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CC5"
    )
        port map (
      I0 => DebCntr_reg(13),
      I1 => \slv_reg55_reg[31]\(13),
      I2 => coe_external_trigger_in_d,
      I3 => trigger1,
      O => \DebCntr[12]_i_8_n_0\
    );
\DebCntr[12]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CC5"
    )
        port map (
      I0 => DebCntr_reg(12),
      I1 => \slv_reg55_reg[31]\(12),
      I2 => coe_external_trigger_in_d,
      I3 => trigger1,
      O => \DebCntr[12]_i_9_n_0\
    );
\DebCntr[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => coe_external_trigger_in_d,
      I1 => trigger1,
      O => \DebCntr[16]_i_2_n_0\
    );
\DebCntr[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => coe_external_trigger_in_d,
      I1 => trigger1,
      O => \DebCntr[16]_i_3_n_0\
    );
\DebCntr[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => coe_external_trigger_in_d,
      I1 => trigger1,
      O => \DebCntr[16]_i_4_n_0\
    );
\DebCntr[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => coe_external_trigger_in_d,
      I1 => trigger1,
      O => \DebCntr[16]_i_5_n_0\
    );
\DebCntr[16]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CC5"
    )
        port map (
      I0 => DebCntr_reg(19),
      I1 => \slv_reg55_reg[31]\(19),
      I2 => coe_external_trigger_in_d,
      I3 => trigger1,
      O => \DebCntr[16]_i_6_n_0\
    );
\DebCntr[16]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CC5"
    )
        port map (
      I0 => DebCntr_reg(18),
      I1 => \slv_reg55_reg[31]\(18),
      I2 => coe_external_trigger_in_d,
      I3 => trigger1,
      O => \DebCntr[16]_i_7_n_0\
    );
\DebCntr[16]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CC5"
    )
        port map (
      I0 => DebCntr_reg(17),
      I1 => \slv_reg55_reg[31]\(17),
      I2 => coe_external_trigger_in_d,
      I3 => trigger1,
      O => \DebCntr[16]_i_8_n_0\
    );
\DebCntr[16]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CC5"
    )
        port map (
      I0 => DebCntr_reg(16),
      I1 => \slv_reg55_reg[31]\(16),
      I2 => coe_external_trigger_in_d,
      I3 => trigger1,
      O => \DebCntr[16]_i_9_n_0\
    );
\DebCntr[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => coe_external_trigger_in_d,
      I1 => trigger1,
      O => \DebCntr[20]_i_2_n_0\
    );
\DebCntr[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => coe_external_trigger_in_d,
      I1 => trigger1,
      O => \DebCntr[20]_i_3_n_0\
    );
\DebCntr[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => coe_external_trigger_in_d,
      I1 => trigger1,
      O => \DebCntr[20]_i_4_n_0\
    );
\DebCntr[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => coe_external_trigger_in_d,
      I1 => trigger1,
      O => \DebCntr[20]_i_5_n_0\
    );
\DebCntr[20]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CC5"
    )
        port map (
      I0 => DebCntr_reg(23),
      I1 => \slv_reg55_reg[31]\(23),
      I2 => coe_external_trigger_in_d,
      I3 => trigger1,
      O => \DebCntr[20]_i_6_n_0\
    );
\DebCntr[20]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CC5"
    )
        port map (
      I0 => DebCntr_reg(22),
      I1 => \slv_reg55_reg[31]\(22),
      I2 => coe_external_trigger_in_d,
      I3 => trigger1,
      O => \DebCntr[20]_i_7_n_0\
    );
\DebCntr[20]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CC5"
    )
        port map (
      I0 => DebCntr_reg(21),
      I1 => \slv_reg55_reg[31]\(21),
      I2 => coe_external_trigger_in_d,
      I3 => trigger1,
      O => \DebCntr[20]_i_8_n_0\
    );
\DebCntr[20]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CC5"
    )
        port map (
      I0 => DebCntr_reg(20),
      I1 => \slv_reg55_reg[31]\(20),
      I2 => coe_external_trigger_in_d,
      I3 => trigger1,
      O => \DebCntr[20]_i_9_n_0\
    );
\DebCntr[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => coe_external_trigger_in_d,
      I1 => trigger1,
      O => \DebCntr[24]_i_2_n_0\
    );
\DebCntr[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => coe_external_trigger_in_d,
      I1 => trigger1,
      O => \DebCntr[24]_i_3_n_0\
    );
\DebCntr[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => coe_external_trigger_in_d,
      I1 => trigger1,
      O => \DebCntr[24]_i_4_n_0\
    );
\DebCntr[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => coe_external_trigger_in_d,
      I1 => trigger1,
      O => \DebCntr[24]_i_5_n_0\
    );
\DebCntr[24]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CC5"
    )
        port map (
      I0 => DebCntr_reg(27),
      I1 => \slv_reg55_reg[31]\(27),
      I2 => coe_external_trigger_in_d,
      I3 => trigger1,
      O => \DebCntr[24]_i_6_n_0\
    );
\DebCntr[24]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CC5"
    )
        port map (
      I0 => DebCntr_reg(26),
      I1 => \slv_reg55_reg[31]\(26),
      I2 => coe_external_trigger_in_d,
      I3 => trigger1,
      O => \DebCntr[24]_i_7_n_0\
    );
\DebCntr[24]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CC5"
    )
        port map (
      I0 => DebCntr_reg(25),
      I1 => \slv_reg55_reg[31]\(25),
      I2 => coe_external_trigger_in_d,
      I3 => trigger1,
      O => \DebCntr[24]_i_8_n_0\
    );
\DebCntr[24]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CC5"
    )
        port map (
      I0 => DebCntr_reg(24),
      I1 => \slv_reg55_reg[31]\(24),
      I2 => coe_external_trigger_in_d,
      I3 => trigger1,
      O => \DebCntr[24]_i_9_n_0\
    );
\DebCntr[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => coe_external_trigger_in_d,
      I1 => trigger1,
      O => \DebCntr[28]_i_2_n_0\
    );
\DebCntr[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => coe_external_trigger_in_d,
      I1 => trigger1,
      O => \DebCntr[28]_i_3_n_0\
    );
\DebCntr[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => coe_external_trigger_in_d,
      I1 => trigger1,
      O => \DebCntr[28]_i_4_n_0\
    );
\DebCntr[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => coe_external_trigger_in_d,
      I1 => trigger1,
      O => \DebCntr[28]_i_5_n_0\
    );
\DebCntr[28]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CC5"
    )
        port map (
      I0 => DebCntr_reg(31),
      I1 => \slv_reg55_reg[31]\(31),
      I2 => coe_external_trigger_in_d,
      I3 => trigger1,
      O => \DebCntr[28]_i_6_n_0\
    );
\DebCntr[28]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CC5"
    )
        port map (
      I0 => DebCntr_reg(30),
      I1 => \slv_reg55_reg[31]\(30),
      I2 => coe_external_trigger_in_d,
      I3 => trigger1,
      O => \DebCntr[28]_i_7_n_0\
    );
\DebCntr[28]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CC5"
    )
        port map (
      I0 => DebCntr_reg(29),
      I1 => \slv_reg55_reg[31]\(29),
      I2 => coe_external_trigger_in_d,
      I3 => trigger1,
      O => \DebCntr[28]_i_8_n_0\
    );
\DebCntr[28]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CC5"
    )
        port map (
      I0 => DebCntr_reg(28),
      I1 => \slv_reg55_reg[31]\(28),
      I2 => coe_external_trigger_in_d,
      I3 => trigger1,
      O => \DebCntr[28]_i_9_n_0\
    );
\DebCntr[32]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => coe_external_trigger_in_d,
      I1 => trigger1,
      I2 => DebCntr_reg(32),
      O => \DebCntr[32]_i_2_n_0\
    );
\DebCntr[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => coe_external_trigger_in_d,
      I1 => trigger1,
      O => \DebCntr[4]_i_2_n_0\
    );
\DebCntr[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => coe_external_trigger_in_d,
      I1 => trigger1,
      O => \DebCntr[4]_i_3_n_0\
    );
\DebCntr[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => coe_external_trigger_in_d,
      I1 => trigger1,
      O => \DebCntr[4]_i_4_n_0\
    );
\DebCntr[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => coe_external_trigger_in_d,
      I1 => trigger1,
      O => \DebCntr[4]_i_5_n_0\
    );
\DebCntr[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CC5"
    )
        port map (
      I0 => DebCntr_reg(7),
      I1 => \slv_reg55_reg[31]\(7),
      I2 => coe_external_trigger_in_d,
      I3 => trigger1,
      O => \DebCntr[4]_i_6_n_0\
    );
\DebCntr[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CC5"
    )
        port map (
      I0 => DebCntr_reg(6),
      I1 => \slv_reg55_reg[31]\(6),
      I2 => coe_external_trigger_in_d,
      I3 => trigger1,
      O => \DebCntr[4]_i_7_n_0\
    );
\DebCntr[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CC5"
    )
        port map (
      I0 => DebCntr_reg(5),
      I1 => \slv_reg55_reg[31]\(5),
      I2 => coe_external_trigger_in_d,
      I3 => trigger1,
      O => \DebCntr[4]_i_8_n_0\
    );
\DebCntr[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CC5"
    )
        port map (
      I0 => DebCntr_reg(4),
      I1 => \slv_reg55_reg[31]\(4),
      I2 => coe_external_trigger_in_d,
      I3 => trigger1,
      O => \DebCntr[4]_i_9_n_0\
    );
\DebCntr[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => coe_external_trigger_in_d,
      I1 => trigger1,
      O => \DebCntr[8]_i_2_n_0\
    );
\DebCntr[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => coe_external_trigger_in_d,
      I1 => trigger1,
      O => \DebCntr[8]_i_3_n_0\
    );
\DebCntr[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => coe_external_trigger_in_d,
      I1 => trigger1,
      O => \DebCntr[8]_i_4_n_0\
    );
\DebCntr[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => coe_external_trigger_in_d,
      I1 => trigger1,
      O => \DebCntr[8]_i_5_n_0\
    );
\DebCntr[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CC5"
    )
        port map (
      I0 => DebCntr_reg(11),
      I1 => \slv_reg55_reg[31]\(11),
      I2 => coe_external_trigger_in_d,
      I3 => trigger1,
      O => \DebCntr[8]_i_6_n_0\
    );
\DebCntr[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CC5"
    )
        port map (
      I0 => DebCntr_reg(10),
      I1 => \slv_reg55_reg[31]\(10),
      I2 => coe_external_trigger_in_d,
      I3 => trigger1,
      O => \DebCntr[8]_i_7_n_0\
    );
\DebCntr[8]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CC5"
    )
        port map (
      I0 => DebCntr_reg(9),
      I1 => \slv_reg55_reg[31]\(9),
      I2 => coe_external_trigger_in_d,
      I3 => trigger1,
      O => \DebCntr[8]_i_8_n_0\
    );
\DebCntr[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CC5"
    )
        port map (
      I0 => DebCntr_reg(8),
      I1 => \slv_reg55_reg[31]\(8),
      I2 => coe_external_trigger_in_d,
      I3 => trigger1,
      O => \DebCntr[8]_i_9_n_0\
    );
\DebCntr_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => \DebCntr[0]_i_1_n_0\,
      D => \DebCntr_reg[0]_i_2_n_7\,
      PRE => Q(0),
      Q => DebCntr_reg(0)
    );
\DebCntr_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \DebCntr_reg[0]_i_2_n_0\,
      CO(2) => \DebCntr_reg[0]_i_2_n_1\,
      CO(1) => \DebCntr_reg[0]_i_2_n_2\,
      CO(0) => \DebCntr_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \DebCntr[0]_i_3_n_0\,
      DI(2) => \DebCntr[0]_i_4_n_0\,
      DI(1) => \DebCntr[0]_i_5_n_0\,
      DI(0) => \DebCntr[0]_i_6_n_0\,
      O(3) => \DebCntr_reg[0]_i_2_n_4\,
      O(2) => \DebCntr_reg[0]_i_2_n_5\,
      O(1) => \DebCntr_reg[0]_i_2_n_6\,
      O(0) => \DebCntr_reg[0]_i_2_n_7\,
      S(3) => \DebCntr[0]_i_7_n_0\,
      S(2) => \DebCntr[0]_i_8_n_0\,
      S(1) => \DebCntr[0]_i_9_n_0\,
      S(0) => \DebCntr[0]_i_10_n_0\
    );
\DebCntr_reg[10]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => \DebCntr[0]_i_1_n_0\,
      D => \DebCntr_reg[8]_i_1_n_5\,
      PRE => Q(0),
      Q => DebCntr_reg(10)
    );
\DebCntr_reg[11]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => \DebCntr[0]_i_1_n_0\,
      D => \DebCntr_reg[8]_i_1_n_4\,
      PRE => Q(0),
      Q => DebCntr_reg(11)
    );
\DebCntr_reg[12]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => \DebCntr[0]_i_1_n_0\,
      D => \DebCntr_reg[12]_i_1_n_7\,
      PRE => Q(0),
      Q => DebCntr_reg(12)
    );
\DebCntr_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \DebCntr_reg[8]_i_1_n_0\,
      CO(3) => \DebCntr_reg[12]_i_1_n_0\,
      CO(2) => \DebCntr_reg[12]_i_1_n_1\,
      CO(1) => \DebCntr_reg[12]_i_1_n_2\,
      CO(0) => \DebCntr_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \DebCntr[12]_i_2_n_0\,
      DI(2) => \DebCntr[12]_i_3_n_0\,
      DI(1) => \DebCntr[12]_i_4_n_0\,
      DI(0) => \DebCntr[12]_i_5_n_0\,
      O(3) => \DebCntr_reg[12]_i_1_n_4\,
      O(2) => \DebCntr_reg[12]_i_1_n_5\,
      O(1) => \DebCntr_reg[12]_i_1_n_6\,
      O(0) => \DebCntr_reg[12]_i_1_n_7\,
      S(3) => \DebCntr[12]_i_6_n_0\,
      S(2) => \DebCntr[12]_i_7_n_0\,
      S(1) => \DebCntr[12]_i_8_n_0\,
      S(0) => \DebCntr[12]_i_9_n_0\
    );
\DebCntr_reg[13]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => \DebCntr[0]_i_1_n_0\,
      D => \DebCntr_reg[12]_i_1_n_6\,
      PRE => Q(0),
      Q => DebCntr_reg(13)
    );
\DebCntr_reg[14]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => \DebCntr[0]_i_1_n_0\,
      D => \DebCntr_reg[12]_i_1_n_5\,
      PRE => Q(0),
      Q => DebCntr_reg(14)
    );
\DebCntr_reg[15]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => \DebCntr[0]_i_1_n_0\,
      D => \DebCntr_reg[12]_i_1_n_4\,
      PRE => Q(0),
      Q => DebCntr_reg(15)
    );
\DebCntr_reg[16]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => \DebCntr[0]_i_1_n_0\,
      D => \DebCntr_reg[16]_i_1_n_7\,
      PRE => Q(0),
      Q => DebCntr_reg(16)
    );
\DebCntr_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \DebCntr_reg[12]_i_1_n_0\,
      CO(3) => \DebCntr_reg[16]_i_1_n_0\,
      CO(2) => \DebCntr_reg[16]_i_1_n_1\,
      CO(1) => \DebCntr_reg[16]_i_1_n_2\,
      CO(0) => \DebCntr_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \DebCntr[16]_i_2_n_0\,
      DI(2) => \DebCntr[16]_i_3_n_0\,
      DI(1) => \DebCntr[16]_i_4_n_0\,
      DI(0) => \DebCntr[16]_i_5_n_0\,
      O(3) => \DebCntr_reg[16]_i_1_n_4\,
      O(2) => \DebCntr_reg[16]_i_1_n_5\,
      O(1) => \DebCntr_reg[16]_i_1_n_6\,
      O(0) => \DebCntr_reg[16]_i_1_n_7\,
      S(3) => \DebCntr[16]_i_6_n_0\,
      S(2) => \DebCntr[16]_i_7_n_0\,
      S(1) => \DebCntr[16]_i_8_n_0\,
      S(0) => \DebCntr[16]_i_9_n_0\
    );
\DebCntr_reg[17]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => \DebCntr[0]_i_1_n_0\,
      D => \DebCntr_reg[16]_i_1_n_6\,
      PRE => Q(0),
      Q => DebCntr_reg(17)
    );
\DebCntr_reg[18]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => \DebCntr[0]_i_1_n_0\,
      D => \DebCntr_reg[16]_i_1_n_5\,
      PRE => Q(0),
      Q => DebCntr_reg(18)
    );
\DebCntr_reg[19]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => \DebCntr[0]_i_1_n_0\,
      D => \DebCntr_reg[16]_i_1_n_4\,
      PRE => Q(0),
      Q => DebCntr_reg(19)
    );
\DebCntr_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => \DebCntr[0]_i_1_n_0\,
      D => \DebCntr_reg[0]_i_2_n_6\,
      PRE => Q(0),
      Q => DebCntr_reg(1)
    );
\DebCntr_reg[20]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => \DebCntr[0]_i_1_n_0\,
      D => \DebCntr_reg[20]_i_1_n_7\,
      PRE => Q(0),
      Q => DebCntr_reg(20)
    );
\DebCntr_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \DebCntr_reg[16]_i_1_n_0\,
      CO(3) => \DebCntr_reg[20]_i_1_n_0\,
      CO(2) => \DebCntr_reg[20]_i_1_n_1\,
      CO(1) => \DebCntr_reg[20]_i_1_n_2\,
      CO(0) => \DebCntr_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \DebCntr[20]_i_2_n_0\,
      DI(2) => \DebCntr[20]_i_3_n_0\,
      DI(1) => \DebCntr[20]_i_4_n_0\,
      DI(0) => \DebCntr[20]_i_5_n_0\,
      O(3) => \DebCntr_reg[20]_i_1_n_4\,
      O(2) => \DebCntr_reg[20]_i_1_n_5\,
      O(1) => \DebCntr_reg[20]_i_1_n_6\,
      O(0) => \DebCntr_reg[20]_i_1_n_7\,
      S(3) => \DebCntr[20]_i_6_n_0\,
      S(2) => \DebCntr[20]_i_7_n_0\,
      S(1) => \DebCntr[20]_i_8_n_0\,
      S(0) => \DebCntr[20]_i_9_n_0\
    );
\DebCntr_reg[21]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => \DebCntr[0]_i_1_n_0\,
      D => \DebCntr_reg[20]_i_1_n_6\,
      PRE => Q(0),
      Q => DebCntr_reg(21)
    );
\DebCntr_reg[22]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => \DebCntr[0]_i_1_n_0\,
      D => \DebCntr_reg[20]_i_1_n_5\,
      PRE => Q(0),
      Q => DebCntr_reg(22)
    );
\DebCntr_reg[23]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => \DebCntr[0]_i_1_n_0\,
      D => \DebCntr_reg[20]_i_1_n_4\,
      PRE => Q(0),
      Q => DebCntr_reg(23)
    );
\DebCntr_reg[24]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => \DebCntr[0]_i_1_n_0\,
      D => \DebCntr_reg[24]_i_1_n_7\,
      PRE => Q(0),
      Q => DebCntr_reg(24)
    );
\DebCntr_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \DebCntr_reg[20]_i_1_n_0\,
      CO(3) => \DebCntr_reg[24]_i_1_n_0\,
      CO(2) => \DebCntr_reg[24]_i_1_n_1\,
      CO(1) => \DebCntr_reg[24]_i_1_n_2\,
      CO(0) => \DebCntr_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \DebCntr[24]_i_2_n_0\,
      DI(2) => \DebCntr[24]_i_3_n_0\,
      DI(1) => \DebCntr[24]_i_4_n_0\,
      DI(0) => \DebCntr[24]_i_5_n_0\,
      O(3) => \DebCntr_reg[24]_i_1_n_4\,
      O(2) => \DebCntr_reg[24]_i_1_n_5\,
      O(1) => \DebCntr_reg[24]_i_1_n_6\,
      O(0) => \DebCntr_reg[24]_i_1_n_7\,
      S(3) => \DebCntr[24]_i_6_n_0\,
      S(2) => \DebCntr[24]_i_7_n_0\,
      S(1) => \DebCntr[24]_i_8_n_0\,
      S(0) => \DebCntr[24]_i_9_n_0\
    );
\DebCntr_reg[25]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => \DebCntr[0]_i_1_n_0\,
      D => \DebCntr_reg[24]_i_1_n_6\,
      PRE => Q(0),
      Q => DebCntr_reg(25)
    );
\DebCntr_reg[26]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => \DebCntr[0]_i_1_n_0\,
      D => \DebCntr_reg[24]_i_1_n_5\,
      PRE => Q(0),
      Q => DebCntr_reg(26)
    );
\DebCntr_reg[27]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => \DebCntr[0]_i_1_n_0\,
      D => \DebCntr_reg[24]_i_1_n_4\,
      PRE => Q(0),
      Q => DebCntr_reg(27)
    );
\DebCntr_reg[28]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => \DebCntr[0]_i_1_n_0\,
      D => \DebCntr_reg[28]_i_1_n_7\,
      PRE => Q(0),
      Q => DebCntr_reg(28)
    );
\DebCntr_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \DebCntr_reg[24]_i_1_n_0\,
      CO(3) => \DebCntr_reg[28]_i_1_n_0\,
      CO(2) => \DebCntr_reg[28]_i_1_n_1\,
      CO(1) => \DebCntr_reg[28]_i_1_n_2\,
      CO(0) => \DebCntr_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \DebCntr[28]_i_2_n_0\,
      DI(2) => \DebCntr[28]_i_3_n_0\,
      DI(1) => \DebCntr[28]_i_4_n_0\,
      DI(0) => \DebCntr[28]_i_5_n_0\,
      O(3) => \DebCntr_reg[28]_i_1_n_4\,
      O(2) => \DebCntr_reg[28]_i_1_n_5\,
      O(1) => \DebCntr_reg[28]_i_1_n_6\,
      O(0) => \DebCntr_reg[28]_i_1_n_7\,
      S(3) => \DebCntr[28]_i_6_n_0\,
      S(2) => \DebCntr[28]_i_7_n_0\,
      S(1) => \DebCntr[28]_i_8_n_0\,
      S(0) => \DebCntr[28]_i_9_n_0\
    );
\DebCntr_reg[29]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => \DebCntr[0]_i_1_n_0\,
      D => \DebCntr_reg[28]_i_1_n_6\,
      PRE => Q(0),
      Q => DebCntr_reg(29)
    );
\DebCntr_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => \DebCntr[0]_i_1_n_0\,
      D => \DebCntr_reg[0]_i_2_n_5\,
      PRE => Q(0),
      Q => DebCntr_reg(2)
    );
\DebCntr_reg[30]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => \DebCntr[0]_i_1_n_0\,
      D => \DebCntr_reg[28]_i_1_n_5\,
      PRE => Q(0),
      Q => DebCntr_reg(30)
    );
\DebCntr_reg[31]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => \DebCntr[0]_i_1_n_0\,
      D => \DebCntr_reg[28]_i_1_n_4\,
      PRE => Q(0),
      Q => DebCntr_reg(31)
    );
\DebCntr_reg[32]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => \DebCntr[0]_i_1_n_0\,
      D => \DebCntr_reg[32]_i_1_n_7\,
      PRE => Q(0),
      Q => DebCntr_reg(32)
    );
\DebCntr_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \DebCntr_reg[28]_i_1_n_0\,
      CO(3 downto 0) => \NLW_DebCntr_reg[32]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_DebCntr_reg[32]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \DebCntr_reg[32]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \DebCntr[32]_i_2_n_0\
    );
\DebCntr_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => \DebCntr[0]_i_1_n_0\,
      D => \DebCntr_reg[0]_i_2_n_4\,
      PRE => Q(0),
      Q => DebCntr_reg(3)
    );
\DebCntr_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => \DebCntr[0]_i_1_n_0\,
      D => \DebCntr_reg[4]_i_1_n_7\,
      PRE => Q(0),
      Q => DebCntr_reg(4)
    );
\DebCntr_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \DebCntr_reg[0]_i_2_n_0\,
      CO(3) => \DebCntr_reg[4]_i_1_n_0\,
      CO(2) => \DebCntr_reg[4]_i_1_n_1\,
      CO(1) => \DebCntr_reg[4]_i_1_n_2\,
      CO(0) => \DebCntr_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \DebCntr[4]_i_2_n_0\,
      DI(2) => \DebCntr[4]_i_3_n_0\,
      DI(1) => \DebCntr[4]_i_4_n_0\,
      DI(0) => \DebCntr[4]_i_5_n_0\,
      O(3) => \DebCntr_reg[4]_i_1_n_4\,
      O(2) => \DebCntr_reg[4]_i_1_n_5\,
      O(1) => \DebCntr_reg[4]_i_1_n_6\,
      O(0) => \DebCntr_reg[4]_i_1_n_7\,
      S(3) => \DebCntr[4]_i_6_n_0\,
      S(2) => \DebCntr[4]_i_7_n_0\,
      S(1) => \DebCntr[4]_i_8_n_0\,
      S(0) => \DebCntr[4]_i_9_n_0\
    );
\DebCntr_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => \DebCntr[0]_i_1_n_0\,
      D => \DebCntr_reg[4]_i_1_n_6\,
      PRE => Q(0),
      Q => DebCntr_reg(5)
    );
\DebCntr_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => \DebCntr[0]_i_1_n_0\,
      D => \DebCntr_reg[4]_i_1_n_5\,
      PRE => Q(0),
      Q => DebCntr_reg(6)
    );
\DebCntr_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => \DebCntr[0]_i_1_n_0\,
      D => \DebCntr_reg[4]_i_1_n_4\,
      PRE => Q(0),
      Q => DebCntr_reg(7)
    );
\DebCntr_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => \DebCntr[0]_i_1_n_0\,
      D => \DebCntr_reg[8]_i_1_n_7\,
      PRE => Q(0),
      Q => DebCntr_reg(8)
    );
\DebCntr_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \DebCntr_reg[4]_i_1_n_0\,
      CO(3) => \DebCntr_reg[8]_i_1_n_0\,
      CO(2) => \DebCntr_reg[8]_i_1_n_1\,
      CO(1) => \DebCntr_reg[8]_i_1_n_2\,
      CO(0) => \DebCntr_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \DebCntr[8]_i_2_n_0\,
      DI(2) => \DebCntr[8]_i_3_n_0\,
      DI(1) => \DebCntr[8]_i_4_n_0\,
      DI(0) => \DebCntr[8]_i_5_n_0\,
      O(3) => \DebCntr_reg[8]_i_1_n_4\,
      O(2) => \DebCntr_reg[8]_i_1_n_5\,
      O(1) => \DebCntr_reg[8]_i_1_n_6\,
      O(0) => \DebCntr_reg[8]_i_1_n_7\,
      S(3) => \DebCntr[8]_i_6_n_0\,
      S(2) => \DebCntr[8]_i_7_n_0\,
      S(1) => \DebCntr[8]_i_8_n_0\,
      S(0) => \DebCntr[8]_i_9_n_0\
    );
\DebCntr_reg[9]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => \DebCntr[0]_i_1_n_0\,
      D => \DebCntr_reg[8]_i_1_n_6\,
      PRE => Q(0),
      Q => DebCntr_reg(9)
    );
\FPScounter[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EA00FF00FF15"
    )
        port map (
      I0 => starttrigger15_out,
      I1 => ext_trigger_deb,
      I2 => \slv_reg56_reg[16]\(5),
      I3 => \slv_reg57_reg[31]\(0),
      I4 => p_0_in1_in,
      I5 => \FPScounter_reg_n_0_[0]\,
      O => \p_0_in__0\(0)
    );
\FPScounter[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF15FF00EA00"
    )
        port map (
      I0 => starttrigger15_out,
      I1 => ext_trigger_deb,
      I2 => \slv_reg56_reg[16]\(5),
      I3 => \slv_reg57_reg[31]\(10),
      I4 => p_0_in1_in,
      I5 => \FPScounter_reg[12]_i_2_n_6\,
      O => \p_0_in__0\(10)
    );
\FPScounter[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF15FF00EA00"
    )
        port map (
      I0 => starttrigger15_out,
      I1 => ext_trigger_deb,
      I2 => \slv_reg56_reg[16]\(5),
      I3 => \slv_reg57_reg[31]\(11),
      I4 => p_0_in1_in,
      I5 => \FPScounter_reg[12]_i_2_n_5\,
      O => \p_0_in__0\(11)
    );
\FPScounter[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF15FF00EA00"
    )
        port map (
      I0 => starttrigger15_out,
      I1 => ext_trigger_deb,
      I2 => \slv_reg56_reg[16]\(5),
      I3 => \slv_reg57_reg[31]\(12),
      I4 => p_0_in1_in,
      I5 => \FPScounter_reg[12]_i_2_n_4\,
      O => \p_0_in__0\(12)
    );
\FPScounter[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FPScounter_reg_n_0_[12]\,
      O => \FPScounter[12]_i_3_n_0\
    );
\FPScounter[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FPScounter_reg_n_0_[11]\,
      O => \FPScounter[12]_i_4_n_0\
    );
\FPScounter[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FPScounter_reg_n_0_[10]\,
      O => \FPScounter[12]_i_5_n_0\
    );
\FPScounter[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FPScounter_reg_n_0_[9]\,
      O => \FPScounter[12]_i_6_n_0\
    );
\FPScounter[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF15FF00EA00"
    )
        port map (
      I0 => starttrigger15_out,
      I1 => ext_trigger_deb,
      I2 => \slv_reg56_reg[16]\(5),
      I3 => \slv_reg57_reg[31]\(13),
      I4 => p_0_in1_in,
      I5 => \FPScounter_reg[16]_i_2_n_7\,
      O => \p_0_in__0\(13)
    );
\FPScounter[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF15FF00EA00"
    )
        port map (
      I0 => starttrigger15_out,
      I1 => ext_trigger_deb,
      I2 => \slv_reg56_reg[16]\(5),
      I3 => \slv_reg57_reg[31]\(14),
      I4 => p_0_in1_in,
      I5 => \FPScounter_reg[16]_i_2_n_6\,
      O => \p_0_in__0\(14)
    );
\FPScounter[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF15FF00EA00"
    )
        port map (
      I0 => starttrigger15_out,
      I1 => ext_trigger_deb,
      I2 => \slv_reg56_reg[16]\(5),
      I3 => \slv_reg57_reg[31]\(15),
      I4 => p_0_in1_in,
      I5 => \FPScounter_reg[16]_i_2_n_5\,
      O => \p_0_in__0\(15)
    );
\FPScounter[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF15FF00EA00"
    )
        port map (
      I0 => starttrigger15_out,
      I1 => ext_trigger_deb,
      I2 => \slv_reg56_reg[16]\(5),
      I3 => \slv_reg57_reg[31]\(16),
      I4 => p_0_in1_in,
      I5 => \FPScounter_reg[16]_i_2_n_4\,
      O => \p_0_in__0\(16)
    );
\FPScounter[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FPScounter_reg_n_0_[16]\,
      O => \FPScounter[16]_i_3_n_0\
    );
\FPScounter[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FPScounter_reg_n_0_[15]\,
      O => \FPScounter[16]_i_4_n_0\
    );
\FPScounter[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FPScounter_reg_n_0_[14]\,
      O => \FPScounter[16]_i_5_n_0\
    );
\FPScounter[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FPScounter_reg_n_0_[13]\,
      O => \FPScounter[16]_i_6_n_0\
    );
\FPScounter[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF15FF00EA00"
    )
        port map (
      I0 => starttrigger15_out,
      I1 => ext_trigger_deb,
      I2 => \slv_reg56_reg[16]\(5),
      I3 => \slv_reg57_reg[31]\(17),
      I4 => p_0_in1_in,
      I5 => \FPScounter_reg[20]_i_2_n_7\,
      O => \p_0_in__0\(17)
    );
\FPScounter[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF15FF00EA00"
    )
        port map (
      I0 => starttrigger15_out,
      I1 => ext_trigger_deb,
      I2 => \slv_reg56_reg[16]\(5),
      I3 => \slv_reg57_reg[31]\(18),
      I4 => p_0_in1_in,
      I5 => \FPScounter_reg[20]_i_2_n_6\,
      O => \p_0_in__0\(18)
    );
\FPScounter[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF15FF00EA00"
    )
        port map (
      I0 => starttrigger15_out,
      I1 => ext_trigger_deb,
      I2 => \slv_reg56_reg[16]\(5),
      I3 => \slv_reg57_reg[31]\(19),
      I4 => p_0_in1_in,
      I5 => \FPScounter_reg[20]_i_2_n_5\,
      O => \p_0_in__0\(19)
    );
\FPScounter[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF15FF00EA00"
    )
        port map (
      I0 => starttrigger15_out,
      I1 => ext_trigger_deb,
      I2 => \slv_reg56_reg[16]\(5),
      I3 => \slv_reg57_reg[31]\(1),
      I4 => p_0_in1_in,
      I5 => \FPScounter_reg[4]_i_2_n_7\,
      O => \p_0_in__0\(1)
    );
\FPScounter[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF15FF00EA00"
    )
        port map (
      I0 => starttrigger15_out,
      I1 => ext_trigger_deb,
      I2 => \slv_reg56_reg[16]\(5),
      I3 => \slv_reg57_reg[31]\(20),
      I4 => p_0_in1_in,
      I5 => \FPScounter_reg[20]_i_2_n_4\,
      O => \p_0_in__0\(20)
    );
\FPScounter[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FPScounter_reg_n_0_[20]\,
      O => \FPScounter[20]_i_3_n_0\
    );
\FPScounter[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FPScounter_reg_n_0_[19]\,
      O => \FPScounter[20]_i_4_n_0\
    );
\FPScounter[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FPScounter_reg_n_0_[18]\,
      O => \FPScounter[20]_i_5_n_0\
    );
\FPScounter[20]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FPScounter_reg_n_0_[17]\,
      O => \FPScounter[20]_i_6_n_0\
    );
\FPScounter[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF15FF00EA00"
    )
        port map (
      I0 => starttrigger15_out,
      I1 => ext_trigger_deb,
      I2 => \slv_reg56_reg[16]\(5),
      I3 => \slv_reg57_reg[31]\(21),
      I4 => p_0_in1_in,
      I5 => \FPScounter_reg[24]_i_2_n_7\,
      O => \p_0_in__0\(21)
    );
\FPScounter[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF15FF00EA00"
    )
        port map (
      I0 => starttrigger15_out,
      I1 => ext_trigger_deb,
      I2 => \slv_reg56_reg[16]\(5),
      I3 => \slv_reg57_reg[31]\(22),
      I4 => p_0_in1_in,
      I5 => \FPScounter_reg[24]_i_2_n_6\,
      O => \p_0_in__0\(22)
    );
\FPScounter[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF15FF00EA00"
    )
        port map (
      I0 => starttrigger15_out,
      I1 => ext_trigger_deb,
      I2 => \slv_reg56_reg[16]\(5),
      I3 => \slv_reg57_reg[31]\(23),
      I4 => p_0_in1_in,
      I5 => \FPScounter_reg[24]_i_2_n_5\,
      O => \p_0_in__0\(23)
    );
\FPScounter[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF15FF00EA00"
    )
        port map (
      I0 => starttrigger15_out,
      I1 => ext_trigger_deb,
      I2 => \slv_reg56_reg[16]\(5),
      I3 => \slv_reg57_reg[31]\(24),
      I4 => p_0_in1_in,
      I5 => \FPScounter_reg[24]_i_2_n_4\,
      O => \p_0_in__0\(24)
    );
\FPScounter[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FPScounter_reg_n_0_[24]\,
      O => \FPScounter[24]_i_3_n_0\
    );
\FPScounter[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FPScounter_reg_n_0_[23]\,
      O => \FPScounter[24]_i_4_n_0\
    );
\FPScounter[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FPScounter_reg_n_0_[22]\,
      O => \FPScounter[24]_i_5_n_0\
    );
\FPScounter[24]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FPScounter_reg_n_0_[21]\,
      O => \FPScounter[24]_i_6_n_0\
    );
\FPScounter[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF15FF00EA00"
    )
        port map (
      I0 => starttrigger15_out,
      I1 => ext_trigger_deb,
      I2 => \slv_reg56_reg[16]\(5),
      I3 => \slv_reg57_reg[31]\(25),
      I4 => p_0_in1_in,
      I5 => \FPScounter_reg[28]_i_2_n_7\,
      O => \p_0_in__0\(25)
    );
\FPScounter[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF15FF00EA00"
    )
        port map (
      I0 => starttrigger15_out,
      I1 => ext_trigger_deb,
      I2 => \slv_reg56_reg[16]\(5),
      I3 => \slv_reg57_reg[31]\(26),
      I4 => p_0_in1_in,
      I5 => \FPScounter_reg[28]_i_2_n_6\,
      O => \p_0_in__0\(26)
    );
\FPScounter[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF15FF00EA00"
    )
        port map (
      I0 => starttrigger15_out,
      I1 => ext_trigger_deb,
      I2 => \slv_reg56_reg[16]\(5),
      I3 => \slv_reg57_reg[31]\(27),
      I4 => p_0_in1_in,
      I5 => \FPScounter_reg[28]_i_2_n_5\,
      O => \p_0_in__0\(27)
    );
\FPScounter[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF15FF00EA00"
    )
        port map (
      I0 => starttrigger15_out,
      I1 => ext_trigger_deb,
      I2 => \slv_reg56_reg[16]\(5),
      I3 => \slv_reg57_reg[31]\(28),
      I4 => p_0_in1_in,
      I5 => \FPScounter_reg[28]_i_2_n_4\,
      O => \p_0_in__0\(28)
    );
\FPScounter[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FPScounter_reg_n_0_[28]\,
      O => \FPScounter[28]_i_3_n_0\
    );
\FPScounter[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FPScounter_reg_n_0_[27]\,
      O => \FPScounter[28]_i_4_n_0\
    );
\FPScounter[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FPScounter_reg_n_0_[26]\,
      O => \FPScounter[28]_i_5_n_0\
    );
\FPScounter[28]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FPScounter_reg_n_0_[25]\,
      O => \FPScounter[28]_i_6_n_0\
    );
\FPScounter[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF15FF00EA00"
    )
        port map (
      I0 => starttrigger15_out,
      I1 => ext_trigger_deb,
      I2 => \slv_reg56_reg[16]\(5),
      I3 => \slv_reg57_reg[31]\(29),
      I4 => p_0_in1_in,
      I5 => \FPScounter_reg[32]_i_2_n_7\,
      O => \p_0_in__0\(29)
    );
\FPScounter[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF15FF00EA00"
    )
        port map (
      I0 => starttrigger15_out,
      I1 => ext_trigger_deb,
      I2 => \slv_reg56_reg[16]\(5),
      I3 => \slv_reg57_reg[31]\(2),
      I4 => p_0_in1_in,
      I5 => \FPScounter_reg[4]_i_2_n_6\,
      O => \p_0_in__0\(2)
    );
\FPScounter[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF15FF00EA00"
    )
        port map (
      I0 => starttrigger15_out,
      I1 => ext_trigger_deb,
      I2 => \slv_reg56_reg[16]\(5),
      I3 => \slv_reg57_reg[31]\(30),
      I4 => p_0_in1_in,
      I5 => \FPScounter_reg[32]_i_2_n_6\,
      O => \p_0_in__0\(30)
    );
\FPScounter[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF15FF00EA00"
    )
        port map (
      I0 => starttrigger15_out,
      I1 => ext_trigger_deb,
      I2 => \slv_reg56_reg[16]\(5),
      I3 => \slv_reg57_reg[31]\(31),
      I4 => p_0_in1_in,
      I5 => \FPScounter_reg[32]_i_2_n_5\,
      O => \p_0_in__0\(31)
    );
\FPScounter[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \slv_reg56_reg[16]\(6),
      I1 => \slv_reg56_reg[16]\(4),
      O => starttrigger15_out
    );
\FPScounter[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000007000700070"
    )
        port map (
      I0 => ext_trigger_deb,
      I1 => \slv_reg56_reg[16]\(5),
      I2 => \FPScounter_reg[32]_i_2_n_4\,
      I3 => p_0_in1_in,
      I4 => \slv_reg56_reg[16]\(4),
      I5 => \slv_reg56_reg[16]\(6),
      O => \FPScounter[32]_i_1_n_0\
    );
\FPScounter[32]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in1_in,
      O => \FPScounter[32]_i_3_n_0\
    );
\FPScounter[32]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FPScounter_reg_n_0_[31]\,
      O => \FPScounter[32]_i_4_n_0\
    );
\FPScounter[32]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FPScounter_reg_n_0_[30]\,
      O => \FPScounter[32]_i_5_n_0\
    );
\FPScounter[32]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FPScounter_reg_n_0_[29]\,
      O => \FPScounter[32]_i_6_n_0\
    );
\FPScounter[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF15FF00EA00"
    )
        port map (
      I0 => starttrigger15_out,
      I1 => ext_trigger_deb,
      I2 => \slv_reg56_reg[16]\(5),
      I3 => \slv_reg57_reg[31]\(3),
      I4 => p_0_in1_in,
      I5 => \FPScounter_reg[4]_i_2_n_5\,
      O => \p_0_in__0\(3)
    );
\FPScounter[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF15FF00EA00"
    )
        port map (
      I0 => starttrigger15_out,
      I1 => ext_trigger_deb,
      I2 => \slv_reg56_reg[16]\(5),
      I3 => \slv_reg57_reg[31]\(4),
      I4 => p_0_in1_in,
      I5 => \FPScounter_reg[4]_i_2_n_4\,
      O => \p_0_in__0\(4)
    );
\FPScounter[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FPScounter_reg_n_0_[4]\,
      O => \FPScounter[4]_i_3_n_0\
    );
\FPScounter[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FPScounter_reg_n_0_[3]\,
      O => \FPScounter[4]_i_4_n_0\
    );
\FPScounter[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FPScounter_reg_n_0_[2]\,
      O => \FPScounter[4]_i_5_n_0\
    );
\FPScounter[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FPScounter_reg_n_0_[1]\,
      O => \FPScounter[4]_i_6_n_0\
    );
\FPScounter[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF15FF00EA00"
    )
        port map (
      I0 => starttrigger15_out,
      I1 => ext_trigger_deb,
      I2 => \slv_reg56_reg[16]\(5),
      I3 => \slv_reg57_reg[31]\(5),
      I4 => p_0_in1_in,
      I5 => \FPScounter_reg[8]_i_2_n_7\,
      O => \p_0_in__0\(5)
    );
\FPScounter[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF15FF00EA00"
    )
        port map (
      I0 => starttrigger15_out,
      I1 => ext_trigger_deb,
      I2 => \slv_reg56_reg[16]\(5),
      I3 => \slv_reg57_reg[31]\(6),
      I4 => p_0_in1_in,
      I5 => \FPScounter_reg[8]_i_2_n_6\,
      O => \p_0_in__0\(6)
    );
\FPScounter[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF15FF00EA00"
    )
        port map (
      I0 => starttrigger15_out,
      I1 => ext_trigger_deb,
      I2 => \slv_reg56_reg[16]\(5),
      I3 => \slv_reg57_reg[31]\(7),
      I4 => p_0_in1_in,
      I5 => \FPScounter_reg[8]_i_2_n_5\,
      O => \p_0_in__0\(7)
    );
\FPScounter[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF15FF00EA00"
    )
        port map (
      I0 => starttrigger15_out,
      I1 => ext_trigger_deb,
      I2 => \slv_reg56_reg[16]\(5),
      I3 => \slv_reg57_reg[31]\(8),
      I4 => p_0_in1_in,
      I5 => \FPScounter_reg[8]_i_2_n_4\,
      O => \p_0_in__0\(8)
    );
\FPScounter[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FPScounter_reg_n_0_[8]\,
      O => \FPScounter[8]_i_3_n_0\
    );
\FPScounter[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FPScounter_reg_n_0_[7]\,
      O => \FPScounter[8]_i_4_n_0\
    );
\FPScounter[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FPScounter_reg_n_0_[6]\,
      O => \FPScounter[8]_i_5_n_0\
    );
\FPScounter[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FPScounter_reg_n_0_[5]\,
      O => \FPScounter[8]_i_6_n_0\
    );
\FPScounter[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF15FF00EA00"
    )
        port map (
      I0 => starttrigger15_out,
      I1 => ext_trigger_deb,
      I2 => \slv_reg56_reg[16]\(5),
      I3 => \slv_reg57_reg[31]\(9),
      I4 => p_0_in1_in,
      I5 => \FPScounter_reg[12]_i_2_n_7\,
      O => \p_0_in__0\(9)
    );
\FPScounter_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \p_0_in__0\(0),
      PRE => Q(0),
      Q => \FPScounter_reg_n_0_[0]\
    );
\FPScounter_reg[10]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \p_0_in__0\(10),
      PRE => Q(0),
      Q => \FPScounter_reg_n_0_[10]\
    );
\FPScounter_reg[11]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \p_0_in__0\(11),
      PRE => Q(0),
      Q => \FPScounter_reg_n_0_[11]\
    );
\FPScounter_reg[12]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \p_0_in__0\(12),
      PRE => Q(0),
      Q => \FPScounter_reg_n_0_[12]\
    );
\FPScounter_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \FPScounter_reg[8]_i_2_n_0\,
      CO(3) => \FPScounter_reg[12]_i_2_n_0\,
      CO(2) => \FPScounter_reg[12]_i_2_n_1\,
      CO(1) => \FPScounter_reg[12]_i_2_n_2\,
      CO(0) => \FPScounter_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \FPScounter_reg_n_0_[12]\,
      DI(2) => \FPScounter_reg_n_0_[11]\,
      DI(1) => \FPScounter_reg_n_0_[10]\,
      DI(0) => \FPScounter_reg_n_0_[9]\,
      O(3) => \FPScounter_reg[12]_i_2_n_4\,
      O(2) => \FPScounter_reg[12]_i_2_n_5\,
      O(1) => \FPScounter_reg[12]_i_2_n_6\,
      O(0) => \FPScounter_reg[12]_i_2_n_7\,
      S(3) => \FPScounter[12]_i_3_n_0\,
      S(2) => \FPScounter[12]_i_4_n_0\,
      S(1) => \FPScounter[12]_i_5_n_0\,
      S(0) => \FPScounter[12]_i_6_n_0\
    );
\FPScounter_reg[13]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \p_0_in__0\(13),
      PRE => Q(0),
      Q => \FPScounter_reg_n_0_[13]\
    );
\FPScounter_reg[14]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \p_0_in__0\(14),
      PRE => Q(0),
      Q => \FPScounter_reg_n_0_[14]\
    );
\FPScounter_reg[15]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \p_0_in__0\(15),
      PRE => Q(0),
      Q => \FPScounter_reg_n_0_[15]\
    );
\FPScounter_reg[16]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \p_0_in__0\(16),
      PRE => Q(0),
      Q => \FPScounter_reg_n_0_[16]\
    );
\FPScounter_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \FPScounter_reg[12]_i_2_n_0\,
      CO(3) => \FPScounter_reg[16]_i_2_n_0\,
      CO(2) => \FPScounter_reg[16]_i_2_n_1\,
      CO(1) => \FPScounter_reg[16]_i_2_n_2\,
      CO(0) => \FPScounter_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \FPScounter_reg_n_0_[16]\,
      DI(2) => \FPScounter_reg_n_0_[15]\,
      DI(1) => \FPScounter_reg_n_0_[14]\,
      DI(0) => \FPScounter_reg_n_0_[13]\,
      O(3) => \FPScounter_reg[16]_i_2_n_4\,
      O(2) => \FPScounter_reg[16]_i_2_n_5\,
      O(1) => \FPScounter_reg[16]_i_2_n_6\,
      O(0) => \FPScounter_reg[16]_i_2_n_7\,
      S(3) => \FPScounter[16]_i_3_n_0\,
      S(2) => \FPScounter[16]_i_4_n_0\,
      S(1) => \FPScounter[16]_i_5_n_0\,
      S(0) => \FPScounter[16]_i_6_n_0\
    );
\FPScounter_reg[17]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \p_0_in__0\(17),
      PRE => Q(0),
      Q => \FPScounter_reg_n_0_[17]\
    );
\FPScounter_reg[18]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \p_0_in__0\(18),
      PRE => Q(0),
      Q => \FPScounter_reg_n_0_[18]\
    );
\FPScounter_reg[19]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \p_0_in__0\(19),
      PRE => Q(0),
      Q => \FPScounter_reg_n_0_[19]\
    );
\FPScounter_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \p_0_in__0\(1),
      PRE => Q(0),
      Q => \FPScounter_reg_n_0_[1]\
    );
\FPScounter_reg[20]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \p_0_in__0\(20),
      PRE => Q(0),
      Q => \FPScounter_reg_n_0_[20]\
    );
\FPScounter_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \FPScounter_reg[16]_i_2_n_0\,
      CO(3) => \FPScounter_reg[20]_i_2_n_0\,
      CO(2) => \FPScounter_reg[20]_i_2_n_1\,
      CO(1) => \FPScounter_reg[20]_i_2_n_2\,
      CO(0) => \FPScounter_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \FPScounter_reg_n_0_[20]\,
      DI(2) => \FPScounter_reg_n_0_[19]\,
      DI(1) => \FPScounter_reg_n_0_[18]\,
      DI(0) => \FPScounter_reg_n_0_[17]\,
      O(3) => \FPScounter_reg[20]_i_2_n_4\,
      O(2) => \FPScounter_reg[20]_i_2_n_5\,
      O(1) => \FPScounter_reg[20]_i_2_n_6\,
      O(0) => \FPScounter_reg[20]_i_2_n_7\,
      S(3) => \FPScounter[20]_i_3_n_0\,
      S(2) => \FPScounter[20]_i_4_n_0\,
      S(1) => \FPScounter[20]_i_5_n_0\,
      S(0) => \FPScounter[20]_i_6_n_0\
    );
\FPScounter_reg[21]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \p_0_in__0\(21),
      PRE => Q(0),
      Q => \FPScounter_reg_n_0_[21]\
    );
\FPScounter_reg[22]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \p_0_in__0\(22),
      PRE => Q(0),
      Q => \FPScounter_reg_n_0_[22]\
    );
\FPScounter_reg[23]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \p_0_in__0\(23),
      PRE => Q(0),
      Q => \FPScounter_reg_n_0_[23]\
    );
\FPScounter_reg[24]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \p_0_in__0\(24),
      PRE => Q(0),
      Q => \FPScounter_reg_n_0_[24]\
    );
\FPScounter_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \FPScounter_reg[20]_i_2_n_0\,
      CO(3) => \FPScounter_reg[24]_i_2_n_0\,
      CO(2) => \FPScounter_reg[24]_i_2_n_1\,
      CO(1) => \FPScounter_reg[24]_i_2_n_2\,
      CO(0) => \FPScounter_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \FPScounter_reg_n_0_[24]\,
      DI(2) => \FPScounter_reg_n_0_[23]\,
      DI(1) => \FPScounter_reg_n_0_[22]\,
      DI(0) => \FPScounter_reg_n_0_[21]\,
      O(3) => \FPScounter_reg[24]_i_2_n_4\,
      O(2) => \FPScounter_reg[24]_i_2_n_5\,
      O(1) => \FPScounter_reg[24]_i_2_n_6\,
      O(0) => \FPScounter_reg[24]_i_2_n_7\,
      S(3) => \FPScounter[24]_i_3_n_0\,
      S(2) => \FPScounter[24]_i_4_n_0\,
      S(1) => \FPScounter[24]_i_5_n_0\,
      S(0) => \FPScounter[24]_i_6_n_0\
    );
\FPScounter_reg[25]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \p_0_in__0\(25),
      PRE => Q(0),
      Q => \FPScounter_reg_n_0_[25]\
    );
\FPScounter_reg[26]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \p_0_in__0\(26),
      PRE => Q(0),
      Q => \FPScounter_reg_n_0_[26]\
    );
\FPScounter_reg[27]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \p_0_in__0\(27),
      PRE => Q(0),
      Q => \FPScounter_reg_n_0_[27]\
    );
\FPScounter_reg[28]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \p_0_in__0\(28),
      PRE => Q(0),
      Q => \FPScounter_reg_n_0_[28]\
    );
\FPScounter_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \FPScounter_reg[24]_i_2_n_0\,
      CO(3) => \FPScounter_reg[28]_i_2_n_0\,
      CO(2) => \FPScounter_reg[28]_i_2_n_1\,
      CO(1) => \FPScounter_reg[28]_i_2_n_2\,
      CO(0) => \FPScounter_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \FPScounter_reg_n_0_[28]\,
      DI(2) => \FPScounter_reg_n_0_[27]\,
      DI(1) => \FPScounter_reg_n_0_[26]\,
      DI(0) => \FPScounter_reg_n_0_[25]\,
      O(3) => \FPScounter_reg[28]_i_2_n_4\,
      O(2) => \FPScounter_reg[28]_i_2_n_5\,
      O(1) => \FPScounter_reg[28]_i_2_n_6\,
      O(0) => \FPScounter_reg[28]_i_2_n_7\,
      S(3) => \FPScounter[28]_i_3_n_0\,
      S(2) => \FPScounter[28]_i_4_n_0\,
      S(1) => \FPScounter[28]_i_5_n_0\,
      S(0) => \FPScounter[28]_i_6_n_0\
    );
\FPScounter_reg[29]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \p_0_in__0\(29),
      PRE => Q(0),
      Q => \FPScounter_reg_n_0_[29]\
    );
\FPScounter_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \p_0_in__0\(2),
      PRE => Q(0),
      Q => \FPScounter_reg_n_0_[2]\
    );
\FPScounter_reg[30]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \p_0_in__0\(30),
      PRE => Q(0),
      Q => \FPScounter_reg_n_0_[30]\
    );
\FPScounter_reg[31]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \p_0_in__0\(31),
      PRE => Q(0),
      Q => \FPScounter_reg_n_0_[31]\
    );
\FPScounter_reg[32]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \FPScounter[32]_i_1_n_0\,
      PRE => Q(0),
      Q => p_0_in1_in
    );
\FPScounter_reg[32]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \FPScounter_reg[28]_i_2_n_0\,
      CO(3) => \NLW_FPScounter_reg[32]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \FPScounter_reg[32]_i_2_n_1\,
      CO(1) => \FPScounter_reg[32]_i_2_n_2\,
      CO(0) => \FPScounter_reg[32]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \FPScounter_reg_n_0_[31]\,
      DI(1) => \FPScounter_reg_n_0_[30]\,
      DI(0) => \FPScounter_reg_n_0_[29]\,
      O(3) => \FPScounter_reg[32]_i_2_n_4\,
      O(2) => \FPScounter_reg[32]_i_2_n_5\,
      O(1) => \FPScounter_reg[32]_i_2_n_6\,
      O(0) => \FPScounter_reg[32]_i_2_n_7\,
      S(3) => \FPScounter[32]_i_3_n_0\,
      S(2) => \FPScounter[32]_i_4_n_0\,
      S(1) => \FPScounter[32]_i_5_n_0\,
      S(0) => \FPScounter[32]_i_6_n_0\
    );
\FPScounter_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \p_0_in__0\(3),
      PRE => Q(0),
      Q => \FPScounter_reg_n_0_[3]\
    );
\FPScounter_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \p_0_in__0\(4),
      PRE => Q(0),
      Q => \FPScounter_reg_n_0_[4]\
    );
\FPScounter_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \FPScounter_reg[4]_i_2_n_0\,
      CO(2) => \FPScounter_reg[4]_i_2_n_1\,
      CO(1) => \FPScounter_reg[4]_i_2_n_2\,
      CO(0) => \FPScounter_reg[4]_i_2_n_3\,
      CYINIT => \FPScounter_reg_n_0_[0]\,
      DI(3) => \FPScounter_reg_n_0_[4]\,
      DI(2) => \FPScounter_reg_n_0_[3]\,
      DI(1) => \FPScounter_reg_n_0_[2]\,
      DI(0) => \FPScounter_reg_n_0_[1]\,
      O(3) => \FPScounter_reg[4]_i_2_n_4\,
      O(2) => \FPScounter_reg[4]_i_2_n_5\,
      O(1) => \FPScounter_reg[4]_i_2_n_6\,
      O(0) => \FPScounter_reg[4]_i_2_n_7\,
      S(3) => \FPScounter[4]_i_3_n_0\,
      S(2) => \FPScounter[4]_i_4_n_0\,
      S(1) => \FPScounter[4]_i_5_n_0\,
      S(0) => \FPScounter[4]_i_6_n_0\
    );
\FPScounter_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \p_0_in__0\(5),
      PRE => Q(0),
      Q => \FPScounter_reg_n_0_[5]\
    );
\FPScounter_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \p_0_in__0\(6),
      PRE => Q(0),
      Q => \FPScounter_reg_n_0_[6]\
    );
\FPScounter_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \p_0_in__0\(7),
      PRE => Q(0),
      Q => \FPScounter_reg_n_0_[7]\
    );
\FPScounter_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \p_0_in__0\(8),
      PRE => Q(0),
      Q => \FPScounter_reg_n_0_[8]\
    );
\FPScounter_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \FPScounter_reg[4]_i_2_n_0\,
      CO(3) => \FPScounter_reg[8]_i_2_n_0\,
      CO(2) => \FPScounter_reg[8]_i_2_n_1\,
      CO(1) => \FPScounter_reg[8]_i_2_n_2\,
      CO(0) => \FPScounter_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \FPScounter_reg_n_0_[8]\,
      DI(2) => \FPScounter_reg_n_0_[7]\,
      DI(1) => \FPScounter_reg_n_0_[6]\,
      DI(0) => \FPScounter_reg_n_0_[5]\,
      O(3) => \FPScounter_reg[8]_i_2_n_4\,
      O(2) => \FPScounter_reg[8]_i_2_n_5\,
      O(1) => \FPScounter_reg[8]_i_2_n_6\,
      O(0) => \FPScounter_reg[8]_i_2_n_7\,
      S(3) => \FPScounter[8]_i_3_n_0\,
      S(2) => \FPScounter[8]_i_4_n_0\,
      S(1) => \FPScounter[8]_i_5_n_0\,
      S(0) => \FPScounter[8]_i_6_n_0\
    );
\FPScounter_reg[9]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \p_0_in__0\(9),
      PRE => Q(0),
      Q => \FPScounter_reg_n_0_[9]\
    );
\FSM_sequential_TriggerState[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FSM_sequential_TriggerState[0]_i_2_n_0\,
      I1 => \FSM_sequential_TriggerState[2]_i_2_n_0\,
      I2 => TriggerState(0),
      O => \FSM_sequential_TriggerState[0]_i_1_n_0\
    );
\FSM_sequential_TriggerState[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000030BB"
    )
        port map (
      I0 => \slv_reg56_reg[16]\(2),
      I1 => TriggerState(2),
      I2 => \slv_reg56_reg[16]\(1),
      I3 => TriggerState(1),
      I4 => TriggerState(0),
      O => \FSM_sequential_TriggerState[0]_i_2_n_0\
    );
\FSM_sequential_TriggerState[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F40FFFF0F400000"
    )
        port map (
      I0 => TriggerState(2),
      I1 => \slv_reg56_reg[16]\(1),
      I2 => TriggerState(1),
      I3 => TriggerState(0),
      I4 => \FSM_sequential_TriggerState[2]_i_2_n_0\,
      I5 => TriggerState(1),
      O => \FSM_sequential_TriggerState[1]_i_1_n_0\
    );
\FSM_sequential_TriggerState[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30C8FFFF30C80000"
    )
        port map (
      I0 => \slv_reg56_reg[16]\(2),
      I1 => TriggerState(2),
      I2 => TriggerState(0),
      I3 => TriggerState(1),
      I4 => \FSM_sequential_TriggerState[2]_i_2_n_0\,
      I5 => TriggerState(2),
      O => \FSM_sequential_TriggerState[2]_i_1_n_0\
    );
\FSM_sequential_TriggerState[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F1F0E0F0E0F0E0"
    )
        port map (
      I0 => TriggerState(2),
      I1 => TriggerState(1),
      I2 => p_0_in,
      I3 => TriggerState(0),
      I4 => starttrigger_reg_n_0,
      I5 => \slv_reg56_reg[16]\(0),
      O => \FSM_sequential_TriggerState[2]_i_2_n_0\
    );
\FSM_sequential_TriggerState_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => Q(0),
      D => \FSM_sequential_TriggerState[0]_i_1_n_0\,
      Q => TriggerState(0)
    );
\FSM_sequential_TriggerState_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => Q(0),
      D => \FSM_sequential_TriggerState[1]_i_1_n_0\,
      Q => TriggerState(1)
    );
\FSM_sequential_TriggerState_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => Q(0),
      D => \FSM_sequential_TriggerState[2]_i_1_n_0\,
      Q => TriggerState(2)
    );
\TriggerCntr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \TriggerCntr[0]_i_2_n_0\,
      I1 => TriggerState(2),
      I2 => \TriggerCntr[0]_i_3_n_0\,
      I3 => TriggerState(1),
      I4 => \TriggerCntr[0]_i_4_n_0\,
      O => \TriggerCntr[0]_i_1_n_0\
    );
\TriggerCntr[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540EFEA0000FFFF"
    )
        port map (
      I0 => TriggerState(1),
      I1 => \host_triggen_cnt_trigger2low_reg[31]\(0),
      I2 => TriggerState(0),
      I3 => \host_triggen_cnt_trigger2high_reg[31]\(0),
      I4 => \TriggerCntr_reg_n_0_[0]\,
      I5 => p_0_in,
      O => \TriggerCntr[0]_i_2_n_0\
    );
\TriggerCntr[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B800FF"
    )
        port map (
      I0 => \host_triggen_cnt_trigger1low_reg[31]\(0),
      I1 => TriggerState(0),
      I2 => \host_triggen_cnt_trigger1high_reg[31]\(0),
      I3 => \TriggerCntr_reg_n_0_[0]\,
      I4 => p_0_in,
      O => \TriggerCntr[0]_i_3_n_0\
    );
\TriggerCntr[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A3FFA300"
    )
        port map (
      I0 => \host_triggen_cnt_trigger0low_reg[31]\(0),
      I1 => \TriggerCntr_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => TriggerState(0),
      I4 => \host_triggen_cnt_trigger0high_reg[31]\(0),
      O => \TriggerCntr[0]_i_4_n_0\
    );
\TriggerCntr[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \TriggerCntr[10]_i_2_n_0\,
      I1 => TriggerState(2),
      I2 => \TriggerCntr[10]_i_3_n_0\,
      I3 => TriggerState(1),
      I4 => \TriggerCntr[10]_i_4_n_0\,
      O => \TriggerCntr[10]_i_1_n_0\
    );
\TriggerCntr[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA4540FFFF0000"
    )
        port map (
      I0 => TriggerState(1),
      I1 => \host_triggen_cnt_trigger2low_reg[31]\(10),
      I2 => TriggerState(0),
      I3 => \host_triggen_cnt_trigger2high_reg[31]\(10),
      I4 => \TriggerCntr_reg[12]_i_5_n_6\,
      I5 => p_0_in,
      O => \TriggerCntr[10]_i_2_n_0\
    );
\TriggerCntr[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \host_triggen_cnt_trigger1low_reg[31]\(10),
      I1 => TriggerState(0),
      I2 => \host_triggen_cnt_trigger1high_reg[31]\(10),
      I3 => \TriggerCntr_reg[12]_i_5_n_6\,
      I4 => p_0_in,
      O => \TriggerCntr[10]_i_3_n_0\
    );
\TriggerCntr[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \host_triggen_cnt_trigger0low_reg[31]\(10),
      I1 => \TriggerCntr_reg[12]_i_5_n_6\,
      I2 => p_0_in,
      I3 => TriggerState(0),
      I4 => \host_triggen_cnt_trigger0high_reg[31]\(10),
      O => \TriggerCntr[10]_i_4_n_0\
    );
\TriggerCntr[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \TriggerCntr[11]_i_2_n_0\,
      I1 => TriggerState(2),
      I2 => \TriggerCntr[11]_i_3_n_0\,
      I3 => TriggerState(1),
      I4 => \TriggerCntr[11]_i_4_n_0\,
      O => \TriggerCntr[11]_i_1_n_0\
    );
\TriggerCntr[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA4540FFFF0000"
    )
        port map (
      I0 => TriggerState(1),
      I1 => \host_triggen_cnt_trigger2low_reg[31]\(11),
      I2 => TriggerState(0),
      I3 => \host_triggen_cnt_trigger2high_reg[31]\(11),
      I4 => \TriggerCntr_reg[12]_i_5_n_5\,
      I5 => p_0_in,
      O => \TriggerCntr[11]_i_2_n_0\
    );
\TriggerCntr[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \host_triggen_cnt_trigger1low_reg[31]\(11),
      I1 => TriggerState(0),
      I2 => \host_triggen_cnt_trigger1high_reg[31]\(11),
      I3 => \TriggerCntr_reg[12]_i_5_n_5\,
      I4 => p_0_in,
      O => \TriggerCntr[11]_i_3_n_0\
    );
\TriggerCntr[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \host_triggen_cnt_trigger0low_reg[31]\(11),
      I1 => \TriggerCntr_reg[12]_i_5_n_5\,
      I2 => p_0_in,
      I3 => TriggerState(0),
      I4 => \host_triggen_cnt_trigger0high_reg[31]\(11),
      O => \TriggerCntr[11]_i_4_n_0\
    );
\TriggerCntr[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \TriggerCntr[12]_i_2_n_0\,
      I1 => TriggerState(2),
      I2 => \TriggerCntr[12]_i_3_n_0\,
      I3 => TriggerState(1),
      I4 => \TriggerCntr[12]_i_4_n_0\,
      O => \TriggerCntr[12]_i_1_n_0\
    );
\TriggerCntr[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA4540FFFF0000"
    )
        port map (
      I0 => TriggerState(1),
      I1 => \host_triggen_cnt_trigger2low_reg[31]\(12),
      I2 => TriggerState(0),
      I3 => \host_triggen_cnt_trigger2high_reg[31]\(12),
      I4 => \TriggerCntr_reg[12]_i_5_n_4\,
      I5 => p_0_in,
      O => \TriggerCntr[12]_i_2_n_0\
    );
\TriggerCntr[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \host_triggen_cnt_trigger1low_reg[31]\(12),
      I1 => TriggerState(0),
      I2 => \host_triggen_cnt_trigger1high_reg[31]\(12),
      I3 => \TriggerCntr_reg[12]_i_5_n_4\,
      I4 => p_0_in,
      O => \TriggerCntr[12]_i_3_n_0\
    );
\TriggerCntr[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \host_triggen_cnt_trigger0low_reg[31]\(12),
      I1 => \TriggerCntr_reg[12]_i_5_n_4\,
      I2 => p_0_in,
      I3 => TriggerState(0),
      I4 => \host_triggen_cnt_trigger0high_reg[31]\(12),
      O => \TriggerCntr[12]_i_4_n_0\
    );
\TriggerCntr[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TriggerCntr_reg_n_0_[12]\,
      O => \TriggerCntr[12]_i_6_n_0\
    );
\TriggerCntr[12]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TriggerCntr_reg_n_0_[11]\,
      O => \TriggerCntr[12]_i_7_n_0\
    );
\TriggerCntr[12]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TriggerCntr_reg_n_0_[10]\,
      O => \TriggerCntr[12]_i_8_n_0\
    );
\TriggerCntr[12]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TriggerCntr_reg_n_0_[9]\,
      O => \TriggerCntr[12]_i_9_n_0\
    );
\TriggerCntr[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \TriggerCntr[13]_i_2_n_0\,
      I1 => TriggerState(2),
      I2 => \TriggerCntr[13]_i_3_n_0\,
      I3 => TriggerState(1),
      I4 => \TriggerCntr[13]_i_4_n_0\,
      O => \TriggerCntr[13]_i_1_n_0\
    );
\TriggerCntr[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA4540FFFF0000"
    )
        port map (
      I0 => TriggerState(1),
      I1 => \host_triggen_cnt_trigger2low_reg[31]\(13),
      I2 => TriggerState(0),
      I3 => \host_triggen_cnt_trigger2high_reg[31]\(13),
      I4 => \TriggerCntr_reg[16]_i_5_n_7\,
      I5 => p_0_in,
      O => \TriggerCntr[13]_i_2_n_0\
    );
\TriggerCntr[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \host_triggen_cnt_trigger1low_reg[31]\(13),
      I1 => TriggerState(0),
      I2 => \host_triggen_cnt_trigger1high_reg[31]\(13),
      I3 => \TriggerCntr_reg[16]_i_5_n_7\,
      I4 => p_0_in,
      O => \TriggerCntr[13]_i_3_n_0\
    );
\TriggerCntr[13]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \host_triggen_cnt_trigger0low_reg[31]\(13),
      I1 => \TriggerCntr_reg[16]_i_5_n_7\,
      I2 => p_0_in,
      I3 => TriggerState(0),
      I4 => \host_triggen_cnt_trigger0high_reg[31]\(13),
      O => \TriggerCntr[13]_i_4_n_0\
    );
\TriggerCntr[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \TriggerCntr[14]_i_2_n_0\,
      I1 => TriggerState(2),
      I2 => \TriggerCntr[14]_i_3_n_0\,
      I3 => TriggerState(1),
      I4 => \TriggerCntr[14]_i_4_n_0\,
      O => \TriggerCntr[14]_i_1_n_0\
    );
\TriggerCntr[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA4540FFFF0000"
    )
        port map (
      I0 => TriggerState(1),
      I1 => \host_triggen_cnt_trigger2low_reg[31]\(14),
      I2 => TriggerState(0),
      I3 => \host_triggen_cnt_trigger2high_reg[31]\(14),
      I4 => \TriggerCntr_reg[16]_i_5_n_6\,
      I5 => p_0_in,
      O => \TriggerCntr[14]_i_2_n_0\
    );
\TriggerCntr[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \host_triggen_cnt_trigger1low_reg[31]\(14),
      I1 => TriggerState(0),
      I2 => \host_triggen_cnt_trigger1high_reg[31]\(14),
      I3 => \TriggerCntr_reg[16]_i_5_n_6\,
      I4 => p_0_in,
      O => \TriggerCntr[14]_i_3_n_0\
    );
\TriggerCntr[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \host_triggen_cnt_trigger0low_reg[31]\(14),
      I1 => \TriggerCntr_reg[16]_i_5_n_6\,
      I2 => p_0_in,
      I3 => TriggerState(0),
      I4 => \host_triggen_cnt_trigger0high_reg[31]\(14),
      O => \TriggerCntr[14]_i_4_n_0\
    );
\TriggerCntr[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \TriggerCntr[15]_i_2_n_0\,
      I1 => TriggerState(2),
      I2 => \TriggerCntr[15]_i_3_n_0\,
      I3 => TriggerState(1),
      I4 => \TriggerCntr[15]_i_4_n_0\,
      O => \TriggerCntr[15]_i_1_n_0\
    );
\TriggerCntr[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA4540FFFF0000"
    )
        port map (
      I0 => TriggerState(1),
      I1 => \host_triggen_cnt_trigger2low_reg[31]\(15),
      I2 => TriggerState(0),
      I3 => \host_triggen_cnt_trigger2high_reg[31]\(15),
      I4 => \TriggerCntr_reg[16]_i_5_n_5\,
      I5 => p_0_in,
      O => \TriggerCntr[15]_i_2_n_0\
    );
\TriggerCntr[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \host_triggen_cnt_trigger1low_reg[31]\(15),
      I1 => TriggerState(0),
      I2 => \host_triggen_cnt_trigger1high_reg[31]\(15),
      I3 => \TriggerCntr_reg[16]_i_5_n_5\,
      I4 => p_0_in,
      O => \TriggerCntr[15]_i_3_n_0\
    );
\TriggerCntr[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \host_triggen_cnt_trigger0low_reg[31]\(15),
      I1 => \TriggerCntr_reg[16]_i_5_n_5\,
      I2 => p_0_in,
      I3 => TriggerState(0),
      I4 => \host_triggen_cnt_trigger0high_reg[31]\(15),
      O => \TriggerCntr[15]_i_4_n_0\
    );
\TriggerCntr[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \TriggerCntr[16]_i_2_n_0\,
      I1 => TriggerState(2),
      I2 => \TriggerCntr[16]_i_3_n_0\,
      I3 => TriggerState(1),
      I4 => \TriggerCntr[16]_i_4_n_0\,
      O => \TriggerCntr[16]_i_1_n_0\
    );
\TriggerCntr[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA4540FFFF0000"
    )
        port map (
      I0 => TriggerState(1),
      I1 => \host_triggen_cnt_trigger2low_reg[31]\(16),
      I2 => TriggerState(0),
      I3 => \host_triggen_cnt_trigger2high_reg[31]\(16),
      I4 => \TriggerCntr_reg[16]_i_5_n_4\,
      I5 => p_0_in,
      O => \TriggerCntr[16]_i_2_n_0\
    );
\TriggerCntr[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \host_triggen_cnt_trigger1low_reg[31]\(16),
      I1 => TriggerState(0),
      I2 => \host_triggen_cnt_trigger1high_reg[31]\(16),
      I3 => \TriggerCntr_reg[16]_i_5_n_4\,
      I4 => p_0_in,
      O => \TriggerCntr[16]_i_3_n_0\
    );
\TriggerCntr[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \host_triggen_cnt_trigger0low_reg[31]\(16),
      I1 => \TriggerCntr_reg[16]_i_5_n_4\,
      I2 => p_0_in,
      I3 => TriggerState(0),
      I4 => \host_triggen_cnt_trigger0high_reg[31]\(16),
      O => \TriggerCntr[16]_i_4_n_0\
    );
\TriggerCntr[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TriggerCntr_reg_n_0_[16]\,
      O => \TriggerCntr[16]_i_6_n_0\
    );
\TriggerCntr[16]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TriggerCntr_reg_n_0_[15]\,
      O => \TriggerCntr[16]_i_7_n_0\
    );
\TriggerCntr[16]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TriggerCntr_reg_n_0_[14]\,
      O => \TriggerCntr[16]_i_8_n_0\
    );
\TriggerCntr[16]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TriggerCntr_reg_n_0_[13]\,
      O => \TriggerCntr[16]_i_9_n_0\
    );
\TriggerCntr[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \TriggerCntr[17]_i_2_n_0\,
      I1 => TriggerState(2),
      I2 => \TriggerCntr[17]_i_3_n_0\,
      I3 => TriggerState(1),
      I4 => \TriggerCntr[17]_i_4_n_0\,
      O => \TriggerCntr[17]_i_1_n_0\
    );
\TriggerCntr[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA4540FFFF0000"
    )
        port map (
      I0 => TriggerState(1),
      I1 => \host_triggen_cnt_trigger2low_reg[31]\(17),
      I2 => TriggerState(0),
      I3 => \host_triggen_cnt_trigger2high_reg[31]\(17),
      I4 => \TriggerCntr_reg[20]_i_5_n_7\,
      I5 => p_0_in,
      O => \TriggerCntr[17]_i_2_n_0\
    );
\TriggerCntr[17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \host_triggen_cnt_trigger1low_reg[31]\(17),
      I1 => TriggerState(0),
      I2 => \host_triggen_cnt_trigger1high_reg[31]\(17),
      I3 => \TriggerCntr_reg[20]_i_5_n_7\,
      I4 => p_0_in,
      O => \TriggerCntr[17]_i_3_n_0\
    );
\TriggerCntr[17]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \host_triggen_cnt_trigger0low_reg[31]\(17),
      I1 => \TriggerCntr_reg[20]_i_5_n_7\,
      I2 => p_0_in,
      I3 => TriggerState(0),
      I4 => \host_triggen_cnt_trigger0high_reg[31]\(17),
      O => \TriggerCntr[17]_i_4_n_0\
    );
\TriggerCntr[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \TriggerCntr[18]_i_2_n_0\,
      I1 => TriggerState(2),
      I2 => \TriggerCntr[18]_i_3_n_0\,
      I3 => TriggerState(1),
      I4 => \TriggerCntr[18]_i_4_n_0\,
      O => \TriggerCntr[18]_i_1_n_0\
    );
\TriggerCntr[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA4540FFFF0000"
    )
        port map (
      I0 => TriggerState(1),
      I1 => \host_triggen_cnt_trigger2low_reg[31]\(18),
      I2 => TriggerState(0),
      I3 => \host_triggen_cnt_trigger2high_reg[31]\(18),
      I4 => \TriggerCntr_reg[20]_i_5_n_6\,
      I5 => p_0_in,
      O => \TriggerCntr[18]_i_2_n_0\
    );
\TriggerCntr[18]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \host_triggen_cnt_trigger1low_reg[31]\(18),
      I1 => TriggerState(0),
      I2 => \host_triggen_cnt_trigger1high_reg[31]\(18),
      I3 => \TriggerCntr_reg[20]_i_5_n_6\,
      I4 => p_0_in,
      O => \TriggerCntr[18]_i_3_n_0\
    );
\TriggerCntr[18]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \host_triggen_cnt_trigger0low_reg[31]\(18),
      I1 => \TriggerCntr_reg[20]_i_5_n_6\,
      I2 => p_0_in,
      I3 => TriggerState(0),
      I4 => \host_triggen_cnt_trigger0high_reg[31]\(18),
      O => \TriggerCntr[18]_i_4_n_0\
    );
\TriggerCntr[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \TriggerCntr[19]_i_2_n_0\,
      I1 => TriggerState(2),
      I2 => \TriggerCntr[19]_i_3_n_0\,
      I3 => TriggerState(1),
      I4 => \TriggerCntr[19]_i_4_n_0\,
      O => \TriggerCntr[19]_i_1_n_0\
    );
\TriggerCntr[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA4540FFFF0000"
    )
        port map (
      I0 => TriggerState(1),
      I1 => \host_triggen_cnt_trigger2low_reg[31]\(19),
      I2 => TriggerState(0),
      I3 => \host_triggen_cnt_trigger2high_reg[31]\(19),
      I4 => \TriggerCntr_reg[20]_i_5_n_5\,
      I5 => p_0_in,
      O => \TriggerCntr[19]_i_2_n_0\
    );
\TriggerCntr[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \host_triggen_cnt_trigger1low_reg[31]\(19),
      I1 => TriggerState(0),
      I2 => \host_triggen_cnt_trigger1high_reg[31]\(19),
      I3 => \TriggerCntr_reg[20]_i_5_n_5\,
      I4 => p_0_in,
      O => \TriggerCntr[19]_i_3_n_0\
    );
\TriggerCntr[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \host_triggen_cnt_trigger0low_reg[31]\(19),
      I1 => \TriggerCntr_reg[20]_i_5_n_5\,
      I2 => p_0_in,
      I3 => TriggerState(0),
      I4 => \host_triggen_cnt_trigger0high_reg[31]\(19),
      O => \TriggerCntr[19]_i_4_n_0\
    );
\TriggerCntr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \TriggerCntr[1]_i_2_n_0\,
      I1 => TriggerState(2),
      I2 => \TriggerCntr[1]_i_3_n_0\,
      I3 => TriggerState(1),
      I4 => \TriggerCntr[1]_i_4_n_0\,
      O => \TriggerCntr[1]_i_1_n_0\
    );
\TriggerCntr[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA4540FFFF0000"
    )
        port map (
      I0 => TriggerState(1),
      I1 => \host_triggen_cnt_trigger2low_reg[31]\(1),
      I2 => TriggerState(0),
      I3 => \host_triggen_cnt_trigger2high_reg[31]\(1),
      I4 => \TriggerCntr_reg[4]_i_5_n_7\,
      I5 => p_0_in,
      O => \TriggerCntr[1]_i_2_n_0\
    );
\TriggerCntr[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \host_triggen_cnt_trigger1low_reg[31]\(1),
      I1 => TriggerState(0),
      I2 => \host_triggen_cnt_trigger1high_reg[31]\(1),
      I3 => \TriggerCntr_reg[4]_i_5_n_7\,
      I4 => p_0_in,
      O => \TriggerCntr[1]_i_3_n_0\
    );
\TriggerCntr[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \host_triggen_cnt_trigger0low_reg[31]\(1),
      I1 => \TriggerCntr_reg[4]_i_5_n_7\,
      I2 => p_0_in,
      I3 => TriggerState(0),
      I4 => \host_triggen_cnt_trigger0high_reg[31]\(1),
      O => \TriggerCntr[1]_i_4_n_0\
    );
\TriggerCntr[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \TriggerCntr[20]_i_2_n_0\,
      I1 => TriggerState(2),
      I2 => \TriggerCntr[20]_i_3_n_0\,
      I3 => TriggerState(1),
      I4 => \TriggerCntr[20]_i_4_n_0\,
      O => \TriggerCntr[20]_i_1_n_0\
    );
\TriggerCntr[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA4540FFFF0000"
    )
        port map (
      I0 => TriggerState(1),
      I1 => \host_triggen_cnt_trigger2low_reg[31]\(20),
      I2 => TriggerState(0),
      I3 => \host_triggen_cnt_trigger2high_reg[31]\(20),
      I4 => \TriggerCntr_reg[20]_i_5_n_4\,
      I5 => p_0_in,
      O => \TriggerCntr[20]_i_2_n_0\
    );
\TriggerCntr[20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \host_triggen_cnt_trigger1low_reg[31]\(20),
      I1 => TriggerState(0),
      I2 => \host_triggen_cnt_trigger1high_reg[31]\(20),
      I3 => \TriggerCntr_reg[20]_i_5_n_4\,
      I4 => p_0_in,
      O => \TriggerCntr[20]_i_3_n_0\
    );
\TriggerCntr[20]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \host_triggen_cnt_trigger0low_reg[31]\(20),
      I1 => \TriggerCntr_reg[20]_i_5_n_4\,
      I2 => p_0_in,
      I3 => TriggerState(0),
      I4 => \host_triggen_cnt_trigger0high_reg[31]\(20),
      O => \TriggerCntr[20]_i_4_n_0\
    );
\TriggerCntr[20]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TriggerCntr_reg_n_0_[20]\,
      O => \TriggerCntr[20]_i_6_n_0\
    );
\TriggerCntr[20]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TriggerCntr_reg_n_0_[19]\,
      O => \TriggerCntr[20]_i_7_n_0\
    );
\TriggerCntr[20]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TriggerCntr_reg_n_0_[18]\,
      O => \TriggerCntr[20]_i_8_n_0\
    );
\TriggerCntr[20]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TriggerCntr_reg_n_0_[17]\,
      O => \TriggerCntr[20]_i_9_n_0\
    );
\TriggerCntr[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \TriggerCntr[21]_i_2_n_0\,
      I1 => TriggerState(2),
      I2 => \TriggerCntr[21]_i_3_n_0\,
      I3 => TriggerState(1),
      I4 => \TriggerCntr[21]_i_4_n_0\,
      O => \TriggerCntr[21]_i_1_n_0\
    );
\TriggerCntr[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA4540FFFF0000"
    )
        port map (
      I0 => TriggerState(1),
      I1 => \host_triggen_cnt_trigger2low_reg[31]\(21),
      I2 => TriggerState(0),
      I3 => \host_triggen_cnt_trigger2high_reg[31]\(21),
      I4 => \TriggerCntr_reg[24]_i_5_n_7\,
      I5 => p_0_in,
      O => \TriggerCntr[21]_i_2_n_0\
    );
\TriggerCntr[21]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \host_triggen_cnt_trigger1low_reg[31]\(21),
      I1 => TriggerState(0),
      I2 => \host_triggen_cnt_trigger1high_reg[31]\(21),
      I3 => \TriggerCntr_reg[24]_i_5_n_7\,
      I4 => p_0_in,
      O => \TriggerCntr[21]_i_3_n_0\
    );
\TriggerCntr[21]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \host_triggen_cnt_trigger0low_reg[31]\(21),
      I1 => \TriggerCntr_reg[24]_i_5_n_7\,
      I2 => p_0_in,
      I3 => TriggerState(0),
      I4 => \host_triggen_cnt_trigger0high_reg[31]\(21),
      O => \TriggerCntr[21]_i_4_n_0\
    );
\TriggerCntr[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \TriggerCntr[22]_i_2_n_0\,
      I1 => TriggerState(2),
      I2 => \TriggerCntr[22]_i_3_n_0\,
      I3 => TriggerState(1),
      I4 => \TriggerCntr[22]_i_4_n_0\,
      O => \TriggerCntr[22]_i_1_n_0\
    );
\TriggerCntr[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA4540FFFF0000"
    )
        port map (
      I0 => TriggerState(1),
      I1 => \host_triggen_cnt_trigger2low_reg[31]\(22),
      I2 => TriggerState(0),
      I3 => \host_triggen_cnt_trigger2high_reg[31]\(22),
      I4 => \TriggerCntr_reg[24]_i_5_n_6\,
      I5 => p_0_in,
      O => \TriggerCntr[22]_i_2_n_0\
    );
\TriggerCntr[22]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \host_triggen_cnt_trigger1low_reg[31]\(22),
      I1 => TriggerState(0),
      I2 => \host_triggen_cnt_trigger1high_reg[31]\(22),
      I3 => \TriggerCntr_reg[24]_i_5_n_6\,
      I4 => p_0_in,
      O => \TriggerCntr[22]_i_3_n_0\
    );
\TriggerCntr[22]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \host_triggen_cnt_trigger0low_reg[31]\(22),
      I1 => \TriggerCntr_reg[24]_i_5_n_6\,
      I2 => p_0_in,
      I3 => TriggerState(0),
      I4 => \host_triggen_cnt_trigger0high_reg[31]\(22),
      O => \TriggerCntr[22]_i_4_n_0\
    );
\TriggerCntr[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \TriggerCntr[23]_i_2_n_0\,
      I1 => TriggerState(2),
      I2 => \TriggerCntr[23]_i_3_n_0\,
      I3 => TriggerState(1),
      I4 => \TriggerCntr[23]_i_4_n_0\,
      O => \TriggerCntr[23]_i_1_n_0\
    );
\TriggerCntr[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA4540FFFF0000"
    )
        port map (
      I0 => TriggerState(1),
      I1 => \host_triggen_cnt_trigger2low_reg[31]\(23),
      I2 => TriggerState(0),
      I3 => \host_triggen_cnt_trigger2high_reg[31]\(23),
      I4 => \TriggerCntr_reg[24]_i_5_n_5\,
      I5 => p_0_in,
      O => \TriggerCntr[23]_i_2_n_0\
    );
\TriggerCntr[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \host_triggen_cnt_trigger1low_reg[31]\(23),
      I1 => TriggerState(0),
      I2 => \host_triggen_cnt_trigger1high_reg[31]\(23),
      I3 => \TriggerCntr_reg[24]_i_5_n_5\,
      I4 => p_0_in,
      O => \TriggerCntr[23]_i_3_n_0\
    );
\TriggerCntr[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \host_triggen_cnt_trigger0low_reg[31]\(23),
      I1 => \TriggerCntr_reg[24]_i_5_n_5\,
      I2 => p_0_in,
      I3 => TriggerState(0),
      I4 => \host_triggen_cnt_trigger0high_reg[31]\(23),
      O => \TriggerCntr[23]_i_4_n_0\
    );
\TriggerCntr[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \TriggerCntr[24]_i_2_n_0\,
      I1 => TriggerState(2),
      I2 => \TriggerCntr[24]_i_3_n_0\,
      I3 => TriggerState(1),
      I4 => \TriggerCntr[24]_i_4_n_0\,
      O => \TriggerCntr[24]_i_1_n_0\
    );
\TriggerCntr[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA4540FFFF0000"
    )
        port map (
      I0 => TriggerState(1),
      I1 => \host_triggen_cnt_trigger2low_reg[31]\(24),
      I2 => TriggerState(0),
      I3 => \host_triggen_cnt_trigger2high_reg[31]\(24),
      I4 => \TriggerCntr_reg[24]_i_5_n_4\,
      I5 => p_0_in,
      O => \TriggerCntr[24]_i_2_n_0\
    );
\TriggerCntr[24]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \host_triggen_cnt_trigger1low_reg[31]\(24),
      I1 => TriggerState(0),
      I2 => \host_triggen_cnt_trigger1high_reg[31]\(24),
      I3 => \TriggerCntr_reg[24]_i_5_n_4\,
      I4 => p_0_in,
      O => \TriggerCntr[24]_i_3_n_0\
    );
\TriggerCntr[24]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \host_triggen_cnt_trigger0low_reg[31]\(24),
      I1 => \TriggerCntr_reg[24]_i_5_n_4\,
      I2 => p_0_in,
      I3 => TriggerState(0),
      I4 => \host_triggen_cnt_trigger0high_reg[31]\(24),
      O => \TriggerCntr[24]_i_4_n_0\
    );
\TriggerCntr[24]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TriggerCntr_reg_n_0_[24]\,
      O => \TriggerCntr[24]_i_6_n_0\
    );
\TriggerCntr[24]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TriggerCntr_reg_n_0_[23]\,
      O => \TriggerCntr[24]_i_7_n_0\
    );
\TriggerCntr[24]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TriggerCntr_reg_n_0_[22]\,
      O => \TriggerCntr[24]_i_8_n_0\
    );
\TriggerCntr[24]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TriggerCntr_reg_n_0_[21]\,
      O => \TriggerCntr[24]_i_9_n_0\
    );
\TriggerCntr[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \TriggerCntr[25]_i_2_n_0\,
      I1 => TriggerState(2),
      I2 => \TriggerCntr[25]_i_3_n_0\,
      I3 => TriggerState(1),
      I4 => \TriggerCntr[25]_i_4_n_0\,
      O => \TriggerCntr[25]_i_1_n_0\
    );
\TriggerCntr[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA4540FFFF0000"
    )
        port map (
      I0 => TriggerState(1),
      I1 => \host_triggen_cnt_trigger2low_reg[31]\(25),
      I2 => TriggerState(0),
      I3 => \host_triggen_cnt_trigger2high_reg[31]\(25),
      I4 => \TriggerCntr_reg[32]_i_5_n_7\,
      I5 => p_0_in,
      O => \TriggerCntr[25]_i_2_n_0\
    );
\TriggerCntr[25]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \host_triggen_cnt_trigger1low_reg[31]\(25),
      I1 => TriggerState(0),
      I2 => \host_triggen_cnt_trigger1high_reg[31]\(25),
      I3 => \TriggerCntr_reg[32]_i_5_n_7\,
      I4 => p_0_in,
      O => \TriggerCntr[25]_i_3_n_0\
    );
\TriggerCntr[25]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \host_triggen_cnt_trigger0low_reg[31]\(25),
      I1 => \TriggerCntr_reg[32]_i_5_n_7\,
      I2 => p_0_in,
      I3 => TriggerState(0),
      I4 => \host_triggen_cnt_trigger0high_reg[31]\(25),
      O => \TriggerCntr[25]_i_4_n_0\
    );
\TriggerCntr[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \TriggerCntr[26]_i_2_n_0\,
      I1 => TriggerState(2),
      I2 => \TriggerCntr[26]_i_3_n_0\,
      I3 => TriggerState(1),
      I4 => \TriggerCntr[26]_i_4_n_0\,
      O => \TriggerCntr[26]_i_1_n_0\
    );
\TriggerCntr[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA4540FFFF0000"
    )
        port map (
      I0 => TriggerState(1),
      I1 => \host_triggen_cnt_trigger2low_reg[31]\(26),
      I2 => TriggerState(0),
      I3 => \host_triggen_cnt_trigger2high_reg[31]\(26),
      I4 => \TriggerCntr_reg[32]_i_5_n_6\,
      I5 => p_0_in,
      O => \TriggerCntr[26]_i_2_n_0\
    );
\TriggerCntr[26]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \host_triggen_cnt_trigger1low_reg[31]\(26),
      I1 => TriggerState(0),
      I2 => \host_triggen_cnt_trigger1high_reg[31]\(26),
      I3 => \TriggerCntr_reg[32]_i_5_n_6\,
      I4 => p_0_in,
      O => \TriggerCntr[26]_i_3_n_0\
    );
\TriggerCntr[26]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \host_triggen_cnt_trigger0low_reg[31]\(26),
      I1 => \TriggerCntr_reg[32]_i_5_n_6\,
      I2 => p_0_in,
      I3 => TriggerState(0),
      I4 => \host_triggen_cnt_trigger0high_reg[31]\(26),
      O => \TriggerCntr[26]_i_4_n_0\
    );
\TriggerCntr[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \TriggerCntr[27]_i_2_n_0\,
      I1 => TriggerState(2),
      I2 => \TriggerCntr[27]_i_3_n_0\,
      I3 => TriggerState(1),
      I4 => \TriggerCntr[27]_i_4_n_0\,
      O => \TriggerCntr[27]_i_1_n_0\
    );
\TriggerCntr[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA4540FFFF0000"
    )
        port map (
      I0 => TriggerState(1),
      I1 => \host_triggen_cnt_trigger2low_reg[31]\(27),
      I2 => TriggerState(0),
      I3 => \host_triggen_cnt_trigger2high_reg[31]\(27),
      I4 => \TriggerCntr_reg[32]_i_5_n_5\,
      I5 => p_0_in,
      O => \TriggerCntr[27]_i_2_n_0\
    );
\TriggerCntr[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \host_triggen_cnt_trigger1low_reg[31]\(27),
      I1 => TriggerState(0),
      I2 => \host_triggen_cnt_trigger1high_reg[31]\(27),
      I3 => \TriggerCntr_reg[32]_i_5_n_5\,
      I4 => p_0_in,
      O => \TriggerCntr[27]_i_3_n_0\
    );
\TriggerCntr[27]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \host_triggen_cnt_trigger0low_reg[31]\(27),
      I1 => \TriggerCntr_reg[32]_i_5_n_5\,
      I2 => p_0_in,
      I3 => TriggerState(0),
      I4 => \host_triggen_cnt_trigger0high_reg[31]\(27),
      O => \TriggerCntr[27]_i_4_n_0\
    );
\TriggerCntr[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \TriggerCntr[28]_i_2_n_0\,
      I1 => TriggerState(2),
      I2 => \TriggerCntr[28]_i_3_n_0\,
      I3 => TriggerState(1),
      I4 => \TriggerCntr[28]_i_4_n_0\,
      O => \TriggerCntr[28]_i_1_n_0\
    );
\TriggerCntr[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA4540FFFF0000"
    )
        port map (
      I0 => TriggerState(1),
      I1 => \host_triggen_cnt_trigger2low_reg[31]\(28),
      I2 => TriggerState(0),
      I3 => \host_triggen_cnt_trigger2high_reg[31]\(28),
      I4 => \TriggerCntr_reg[32]_i_5_n_4\,
      I5 => p_0_in,
      O => \TriggerCntr[28]_i_2_n_0\
    );
\TriggerCntr[28]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \host_triggen_cnt_trigger1low_reg[31]\(28),
      I1 => TriggerState(0),
      I2 => \host_triggen_cnt_trigger1high_reg[31]\(28),
      I3 => \TriggerCntr_reg[32]_i_5_n_4\,
      I4 => p_0_in,
      O => \TriggerCntr[28]_i_3_n_0\
    );
\TriggerCntr[28]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \host_triggen_cnt_trigger0low_reg[31]\(28),
      I1 => \TriggerCntr_reg[32]_i_5_n_4\,
      I2 => p_0_in,
      I3 => TriggerState(0),
      I4 => \host_triggen_cnt_trigger0high_reg[31]\(28),
      O => \TriggerCntr[28]_i_4_n_0\
    );
\TriggerCntr[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \TriggerCntr[29]_i_2_n_0\,
      I1 => TriggerState(2),
      I2 => \TriggerCntr[29]_i_3_n_0\,
      I3 => TriggerState(1),
      I4 => \TriggerCntr[29]_i_4_n_0\,
      O => \TriggerCntr[29]_i_1_n_0\
    );
\TriggerCntr[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA4540FFFF0000"
    )
        port map (
      I0 => TriggerState(1),
      I1 => \host_triggen_cnt_trigger2low_reg[31]\(29),
      I2 => TriggerState(0),
      I3 => \host_triggen_cnt_trigger2high_reg[31]\(29),
      I4 => \TriggerCntr_reg[32]_i_4_n_7\,
      I5 => p_0_in,
      O => \TriggerCntr[29]_i_2_n_0\
    );
\TriggerCntr[29]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \host_triggen_cnt_trigger1low_reg[31]\(29),
      I1 => TriggerState(0),
      I2 => \host_triggen_cnt_trigger1high_reg[31]\(29),
      I3 => \TriggerCntr_reg[32]_i_4_n_7\,
      I4 => p_0_in,
      O => \TriggerCntr[29]_i_3_n_0\
    );
\TriggerCntr[29]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \host_triggen_cnt_trigger0low_reg[31]\(29),
      I1 => \TriggerCntr_reg[32]_i_4_n_7\,
      I2 => p_0_in,
      I3 => TriggerState(0),
      I4 => \host_triggen_cnt_trigger0high_reg[31]\(29),
      O => \TriggerCntr[29]_i_4_n_0\
    );
\TriggerCntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \TriggerCntr[2]_i_2_n_0\,
      I1 => TriggerState(2),
      I2 => \TriggerCntr[2]_i_3_n_0\,
      I3 => TriggerState(1),
      I4 => \TriggerCntr[2]_i_4_n_0\,
      O => \TriggerCntr[2]_i_1_n_0\
    );
\TriggerCntr[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA4540FFFF0000"
    )
        port map (
      I0 => TriggerState(1),
      I1 => \host_triggen_cnt_trigger2low_reg[31]\(2),
      I2 => TriggerState(0),
      I3 => \host_triggen_cnt_trigger2high_reg[31]\(2),
      I4 => \TriggerCntr_reg[4]_i_5_n_6\,
      I5 => p_0_in,
      O => \TriggerCntr[2]_i_2_n_0\
    );
\TriggerCntr[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \host_triggen_cnt_trigger1low_reg[31]\(2),
      I1 => TriggerState(0),
      I2 => \host_triggen_cnt_trigger1high_reg[31]\(2),
      I3 => \TriggerCntr_reg[4]_i_5_n_6\,
      I4 => p_0_in,
      O => \TriggerCntr[2]_i_3_n_0\
    );
\TriggerCntr[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \host_triggen_cnt_trigger0low_reg[31]\(2),
      I1 => \TriggerCntr_reg[4]_i_5_n_6\,
      I2 => p_0_in,
      I3 => TriggerState(0),
      I4 => \host_triggen_cnt_trigger0high_reg[31]\(2),
      O => \TriggerCntr[2]_i_4_n_0\
    );
\TriggerCntr[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \TriggerCntr[30]_i_2_n_0\,
      I1 => TriggerState(2),
      I2 => \TriggerCntr[30]_i_3_n_0\,
      I3 => TriggerState(1),
      I4 => \TriggerCntr[30]_i_4_n_0\,
      O => \TriggerCntr[30]_i_1_n_0\
    );
\TriggerCntr[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA4540FFFF0000"
    )
        port map (
      I0 => TriggerState(1),
      I1 => \host_triggen_cnt_trigger2low_reg[31]\(30),
      I2 => TriggerState(0),
      I3 => \host_triggen_cnt_trigger2high_reg[31]\(30),
      I4 => \TriggerCntr_reg[32]_i_4_n_6\,
      I5 => p_0_in,
      O => \TriggerCntr[30]_i_2_n_0\
    );
\TriggerCntr[30]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \host_triggen_cnt_trigger1low_reg[31]\(30),
      I1 => TriggerState(0),
      I2 => \host_triggen_cnt_trigger1high_reg[31]\(30),
      I3 => \TriggerCntr_reg[32]_i_4_n_6\,
      I4 => p_0_in,
      O => \TriggerCntr[30]_i_3_n_0\
    );
\TriggerCntr[30]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \host_triggen_cnt_trigger0low_reg[31]\(30),
      I1 => \TriggerCntr_reg[32]_i_4_n_6\,
      I2 => p_0_in,
      I3 => TriggerState(0),
      I4 => \host_triggen_cnt_trigger0high_reg[31]\(30),
      O => \TriggerCntr[30]_i_4_n_0\
    );
\TriggerCntr[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \TriggerCntr[31]_i_2_n_0\,
      I1 => TriggerState(2),
      I2 => \TriggerCntr[31]_i_3_n_0\,
      I3 => TriggerState(1),
      I4 => \TriggerCntr[31]_i_4_n_0\,
      O => \TriggerCntr[31]_i_1_n_0\
    );
\TriggerCntr[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA4540FFFF0000"
    )
        port map (
      I0 => TriggerState(1),
      I1 => \host_triggen_cnt_trigger2low_reg[31]\(31),
      I2 => TriggerState(0),
      I3 => \host_triggen_cnt_trigger2high_reg[31]\(31),
      I4 => \TriggerCntr_reg[32]_i_4_n_5\,
      I5 => p_0_in,
      O => \TriggerCntr[31]_i_2_n_0\
    );
\TriggerCntr[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \host_triggen_cnt_trigger1low_reg[31]\(31),
      I1 => TriggerState(0),
      I2 => \host_triggen_cnt_trigger1high_reg[31]\(31),
      I3 => \TriggerCntr_reg[32]_i_4_n_5\,
      I4 => p_0_in,
      O => \TriggerCntr[31]_i_3_n_0\
    );
\TriggerCntr[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \host_triggen_cnt_trigger0low_reg[31]\(31),
      I1 => \TriggerCntr_reg[32]_i_4_n_5\,
      I2 => p_0_in,
      I3 => TriggerState(0),
      I4 => \host_triggen_cnt_trigger0high_reg[31]\(31),
      O => \TriggerCntr[31]_i_4_n_0\
    );
\TriggerCntr[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7773FFFF77730000"
    )
        port map (
      I0 => TriggerState(1),
      I1 => p_0_in,
      I2 => \slv_reg56_reg[16]\(2),
      I3 => TriggerState(0),
      I4 => TriggerState(2),
      I5 => \TriggerCntr[32]_i_3_n_0\,
      O => TriggerCntr
    );
\TriggerCntr[32]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TriggerCntr_reg_n_0_[28]\,
      O => \TriggerCntr[32]_i_10_n_0\
    );
\TriggerCntr[32]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TriggerCntr_reg_n_0_[27]\,
      O => \TriggerCntr[32]_i_11_n_0\
    );
\TriggerCntr[32]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TriggerCntr_reg_n_0_[26]\,
      O => \TriggerCntr[32]_i_12_n_0\
    );
\TriggerCntr[32]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TriggerCntr_reg_n_0_[25]\,
      O => \TriggerCntr[32]_i_13_n_0\
    );
\TriggerCntr[32]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F008E00"
    )
        port map (
      I0 => TriggerState(2),
      I1 => TriggerState(1),
      I2 => p_0_in,
      I3 => \TriggerCntr_reg[32]_i_4_n_4\,
      I4 => TriggerState(0),
      O => \TriggerCntr[32]_i_2_n_0\
    );
\TriggerCntr[32]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDFD0D0D0"
    )
        port map (
      I0 => p_0_in,
      I1 => \slv_reg56_reg[16]\(1),
      I2 => TriggerState(1),
      I3 => \slv_reg56_reg[16]\(0),
      I4 => starttrigger_reg_n_0,
      I5 => TriggerState(0),
      O => \TriggerCntr[32]_i_3_n_0\
    );
\TriggerCntr[32]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in,
      O => \TriggerCntr[32]_i_6_n_0\
    );
\TriggerCntr[32]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TriggerCntr_reg_n_0_[31]\,
      O => \TriggerCntr[32]_i_7_n_0\
    );
\TriggerCntr[32]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TriggerCntr_reg_n_0_[30]\,
      O => \TriggerCntr[32]_i_8_n_0\
    );
\TriggerCntr[32]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TriggerCntr_reg_n_0_[29]\,
      O => \TriggerCntr[32]_i_9_n_0\
    );
\TriggerCntr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \TriggerCntr[3]_i_2_n_0\,
      I1 => TriggerState(2),
      I2 => \TriggerCntr[3]_i_3_n_0\,
      I3 => TriggerState(1),
      I4 => \TriggerCntr[3]_i_4_n_0\,
      O => \TriggerCntr[3]_i_1_n_0\
    );
\TriggerCntr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA4540FFFF0000"
    )
        port map (
      I0 => TriggerState(1),
      I1 => \host_triggen_cnt_trigger2low_reg[31]\(3),
      I2 => TriggerState(0),
      I3 => \host_triggen_cnt_trigger2high_reg[31]\(3),
      I4 => \TriggerCntr_reg[4]_i_5_n_5\,
      I5 => p_0_in,
      O => \TriggerCntr[3]_i_2_n_0\
    );
\TriggerCntr[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \host_triggen_cnt_trigger1low_reg[31]\(3),
      I1 => TriggerState(0),
      I2 => \host_triggen_cnt_trigger1high_reg[31]\(3),
      I3 => \TriggerCntr_reg[4]_i_5_n_5\,
      I4 => p_0_in,
      O => \TriggerCntr[3]_i_3_n_0\
    );
\TriggerCntr[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \host_triggen_cnt_trigger0low_reg[31]\(3),
      I1 => \TriggerCntr_reg[4]_i_5_n_5\,
      I2 => p_0_in,
      I3 => TriggerState(0),
      I4 => \host_triggen_cnt_trigger0high_reg[31]\(3),
      O => \TriggerCntr[3]_i_4_n_0\
    );
\TriggerCntr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \TriggerCntr[4]_i_2_n_0\,
      I1 => TriggerState(2),
      I2 => \TriggerCntr[4]_i_3_n_0\,
      I3 => TriggerState(1),
      I4 => \TriggerCntr[4]_i_4_n_0\,
      O => \TriggerCntr[4]_i_1_n_0\
    );
\TriggerCntr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA4540FFFF0000"
    )
        port map (
      I0 => TriggerState(1),
      I1 => \host_triggen_cnt_trigger2low_reg[31]\(4),
      I2 => TriggerState(0),
      I3 => \host_triggen_cnt_trigger2high_reg[31]\(4),
      I4 => \TriggerCntr_reg[4]_i_5_n_4\,
      I5 => p_0_in,
      O => \TriggerCntr[4]_i_2_n_0\
    );
\TriggerCntr[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \host_triggen_cnt_trigger1low_reg[31]\(4),
      I1 => TriggerState(0),
      I2 => \host_triggen_cnt_trigger1high_reg[31]\(4),
      I3 => \TriggerCntr_reg[4]_i_5_n_4\,
      I4 => p_0_in,
      O => \TriggerCntr[4]_i_3_n_0\
    );
\TriggerCntr[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \host_triggen_cnt_trigger0low_reg[31]\(4),
      I1 => \TriggerCntr_reg[4]_i_5_n_4\,
      I2 => p_0_in,
      I3 => TriggerState(0),
      I4 => \host_triggen_cnt_trigger0high_reg[31]\(4),
      O => \TriggerCntr[4]_i_4_n_0\
    );
\TriggerCntr[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TriggerCntr_reg_n_0_[4]\,
      O => \TriggerCntr[4]_i_6_n_0\
    );
\TriggerCntr[4]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TriggerCntr_reg_n_0_[3]\,
      O => \TriggerCntr[4]_i_7_n_0\
    );
\TriggerCntr[4]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TriggerCntr_reg_n_0_[2]\,
      O => \TriggerCntr[4]_i_8_n_0\
    );
\TriggerCntr[4]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TriggerCntr_reg_n_0_[1]\,
      O => \TriggerCntr[4]_i_9_n_0\
    );
\TriggerCntr[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \TriggerCntr[5]_i_2_n_0\,
      I1 => TriggerState(2),
      I2 => \TriggerCntr[5]_i_3_n_0\,
      I3 => TriggerState(1),
      I4 => \TriggerCntr[5]_i_4_n_0\,
      O => \TriggerCntr[5]_i_1_n_0\
    );
\TriggerCntr[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA4540FFFF0000"
    )
        port map (
      I0 => TriggerState(1),
      I1 => \host_triggen_cnt_trigger2low_reg[31]\(5),
      I2 => TriggerState(0),
      I3 => \host_triggen_cnt_trigger2high_reg[31]\(5),
      I4 => \TriggerCntr_reg[8]_i_5_n_7\,
      I5 => p_0_in,
      O => \TriggerCntr[5]_i_2_n_0\
    );
\TriggerCntr[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \host_triggen_cnt_trigger1low_reg[31]\(5),
      I1 => TriggerState(0),
      I2 => \host_triggen_cnt_trigger1high_reg[31]\(5),
      I3 => \TriggerCntr_reg[8]_i_5_n_7\,
      I4 => p_0_in,
      O => \TriggerCntr[5]_i_3_n_0\
    );
\TriggerCntr[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \host_triggen_cnt_trigger0low_reg[31]\(5),
      I1 => \TriggerCntr_reg[8]_i_5_n_7\,
      I2 => p_0_in,
      I3 => TriggerState(0),
      I4 => \host_triggen_cnt_trigger0high_reg[31]\(5),
      O => \TriggerCntr[5]_i_4_n_0\
    );
\TriggerCntr[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \TriggerCntr[6]_i_2_n_0\,
      I1 => TriggerState(2),
      I2 => \TriggerCntr[6]_i_3_n_0\,
      I3 => TriggerState(1),
      I4 => \TriggerCntr[6]_i_4_n_0\,
      O => \TriggerCntr[6]_i_1_n_0\
    );
\TriggerCntr[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA4540FFFF0000"
    )
        port map (
      I0 => TriggerState(1),
      I1 => \host_triggen_cnt_trigger2low_reg[31]\(6),
      I2 => TriggerState(0),
      I3 => \host_triggen_cnt_trigger2high_reg[31]\(6),
      I4 => \TriggerCntr_reg[8]_i_5_n_6\,
      I5 => p_0_in,
      O => \TriggerCntr[6]_i_2_n_0\
    );
\TriggerCntr[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \host_triggen_cnt_trigger1low_reg[31]\(6),
      I1 => TriggerState(0),
      I2 => \host_triggen_cnt_trigger1high_reg[31]\(6),
      I3 => \TriggerCntr_reg[8]_i_5_n_6\,
      I4 => p_0_in,
      O => \TriggerCntr[6]_i_3_n_0\
    );
\TriggerCntr[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \host_triggen_cnt_trigger0low_reg[31]\(6),
      I1 => \TriggerCntr_reg[8]_i_5_n_6\,
      I2 => p_0_in,
      I3 => TriggerState(0),
      I4 => \host_triggen_cnt_trigger0high_reg[31]\(6),
      O => \TriggerCntr[6]_i_4_n_0\
    );
\TriggerCntr[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \TriggerCntr[7]_i_2_n_0\,
      I1 => TriggerState(2),
      I2 => \TriggerCntr[7]_i_3_n_0\,
      I3 => TriggerState(1),
      I4 => \TriggerCntr[7]_i_4_n_0\,
      O => \TriggerCntr[7]_i_1_n_0\
    );
\TriggerCntr[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA4540FFFF0000"
    )
        port map (
      I0 => TriggerState(1),
      I1 => \host_triggen_cnt_trigger2low_reg[31]\(7),
      I2 => TriggerState(0),
      I3 => \host_triggen_cnt_trigger2high_reg[31]\(7),
      I4 => \TriggerCntr_reg[8]_i_5_n_5\,
      I5 => p_0_in,
      O => \TriggerCntr[7]_i_2_n_0\
    );
\TriggerCntr[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \host_triggen_cnt_trigger1low_reg[31]\(7),
      I1 => TriggerState(0),
      I2 => \host_triggen_cnt_trigger1high_reg[31]\(7),
      I3 => \TriggerCntr_reg[8]_i_5_n_5\,
      I4 => p_0_in,
      O => \TriggerCntr[7]_i_3_n_0\
    );
\TriggerCntr[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \host_triggen_cnt_trigger0low_reg[31]\(7),
      I1 => \TriggerCntr_reg[8]_i_5_n_5\,
      I2 => p_0_in,
      I3 => TriggerState(0),
      I4 => \host_triggen_cnt_trigger0high_reg[31]\(7),
      O => \TriggerCntr[7]_i_4_n_0\
    );
\TriggerCntr[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \TriggerCntr[8]_i_2_n_0\,
      I1 => TriggerState(2),
      I2 => \TriggerCntr[8]_i_3_n_0\,
      I3 => TriggerState(1),
      I4 => \TriggerCntr[8]_i_4_n_0\,
      O => \TriggerCntr[8]_i_1_n_0\
    );
\TriggerCntr[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA4540FFFF0000"
    )
        port map (
      I0 => TriggerState(1),
      I1 => \host_triggen_cnt_trigger2low_reg[31]\(8),
      I2 => TriggerState(0),
      I3 => \host_triggen_cnt_trigger2high_reg[31]\(8),
      I4 => \TriggerCntr_reg[8]_i_5_n_4\,
      I5 => p_0_in,
      O => \TriggerCntr[8]_i_2_n_0\
    );
\TriggerCntr[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \host_triggen_cnt_trigger1low_reg[31]\(8),
      I1 => TriggerState(0),
      I2 => \host_triggen_cnt_trigger1high_reg[31]\(8),
      I3 => \TriggerCntr_reg[8]_i_5_n_4\,
      I4 => p_0_in,
      O => \TriggerCntr[8]_i_3_n_0\
    );
\TriggerCntr[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \host_triggen_cnt_trigger0low_reg[31]\(8),
      I1 => \TriggerCntr_reg[8]_i_5_n_4\,
      I2 => p_0_in,
      I3 => TriggerState(0),
      I4 => \host_triggen_cnt_trigger0high_reg[31]\(8),
      O => \TriggerCntr[8]_i_4_n_0\
    );
\TriggerCntr[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TriggerCntr_reg_n_0_[8]\,
      O => \TriggerCntr[8]_i_6_n_0\
    );
\TriggerCntr[8]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TriggerCntr_reg_n_0_[7]\,
      O => \TriggerCntr[8]_i_7_n_0\
    );
\TriggerCntr[8]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TriggerCntr_reg_n_0_[6]\,
      O => \TriggerCntr[8]_i_8_n_0\
    );
\TriggerCntr[8]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TriggerCntr_reg_n_0_[5]\,
      O => \TriggerCntr[8]_i_9_n_0\
    );
\TriggerCntr[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \TriggerCntr[9]_i_2_n_0\,
      I1 => TriggerState(2),
      I2 => \TriggerCntr[9]_i_3_n_0\,
      I3 => TriggerState(1),
      I4 => \TriggerCntr[9]_i_4_n_0\,
      O => \TriggerCntr[9]_i_1_n_0\
    );
\TriggerCntr[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA4540FFFF0000"
    )
        port map (
      I0 => TriggerState(1),
      I1 => \host_triggen_cnt_trigger2low_reg[31]\(9),
      I2 => TriggerState(0),
      I3 => \host_triggen_cnt_trigger2high_reg[31]\(9),
      I4 => \TriggerCntr_reg[12]_i_5_n_7\,
      I5 => p_0_in,
      O => \TriggerCntr[9]_i_2_n_0\
    );
\TriggerCntr[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \host_triggen_cnt_trigger1low_reg[31]\(9),
      I1 => TriggerState(0),
      I2 => \host_triggen_cnt_trigger1high_reg[31]\(9),
      I3 => \TriggerCntr_reg[12]_i_5_n_7\,
      I4 => p_0_in,
      O => \TriggerCntr[9]_i_3_n_0\
    );
\TriggerCntr[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \host_triggen_cnt_trigger0low_reg[31]\(9),
      I1 => \TriggerCntr_reg[12]_i_5_n_7\,
      I2 => p_0_in,
      I3 => TriggerState(0),
      I4 => \host_triggen_cnt_trigger0high_reg[31]\(9),
      O => \TriggerCntr[9]_i_4_n_0\
    );
\TriggerCntr_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => TriggerCntr,
      D => \TriggerCntr[0]_i_1_n_0\,
      PRE => Q(0),
      Q => \TriggerCntr_reg_n_0_[0]\
    );
\TriggerCntr_reg[10]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => TriggerCntr,
      D => \TriggerCntr[10]_i_1_n_0\,
      PRE => Q(0),
      Q => \TriggerCntr_reg_n_0_[10]\
    );
\TriggerCntr_reg[11]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => TriggerCntr,
      D => \TriggerCntr[11]_i_1_n_0\,
      PRE => Q(0),
      Q => \TriggerCntr_reg_n_0_[11]\
    );
\TriggerCntr_reg[12]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => TriggerCntr,
      D => \TriggerCntr[12]_i_1_n_0\,
      PRE => Q(0),
      Q => \TriggerCntr_reg_n_0_[12]\
    );
\TriggerCntr_reg[12]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \TriggerCntr_reg[8]_i_5_n_0\,
      CO(3) => \TriggerCntr_reg[12]_i_5_n_0\,
      CO(2) => \TriggerCntr_reg[12]_i_5_n_1\,
      CO(1) => \TriggerCntr_reg[12]_i_5_n_2\,
      CO(0) => \TriggerCntr_reg[12]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \TriggerCntr_reg_n_0_[12]\,
      DI(2) => \TriggerCntr_reg_n_0_[11]\,
      DI(1) => \TriggerCntr_reg_n_0_[10]\,
      DI(0) => \TriggerCntr_reg_n_0_[9]\,
      O(3) => \TriggerCntr_reg[12]_i_5_n_4\,
      O(2) => \TriggerCntr_reg[12]_i_5_n_5\,
      O(1) => \TriggerCntr_reg[12]_i_5_n_6\,
      O(0) => \TriggerCntr_reg[12]_i_5_n_7\,
      S(3) => \TriggerCntr[12]_i_6_n_0\,
      S(2) => \TriggerCntr[12]_i_7_n_0\,
      S(1) => \TriggerCntr[12]_i_8_n_0\,
      S(0) => \TriggerCntr[12]_i_9_n_0\
    );
\TriggerCntr_reg[13]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => TriggerCntr,
      D => \TriggerCntr[13]_i_1_n_0\,
      PRE => Q(0),
      Q => \TriggerCntr_reg_n_0_[13]\
    );
\TriggerCntr_reg[14]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => TriggerCntr,
      D => \TriggerCntr[14]_i_1_n_0\,
      PRE => Q(0),
      Q => \TriggerCntr_reg_n_0_[14]\
    );
\TriggerCntr_reg[15]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => TriggerCntr,
      D => \TriggerCntr[15]_i_1_n_0\,
      PRE => Q(0),
      Q => \TriggerCntr_reg_n_0_[15]\
    );
\TriggerCntr_reg[16]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => TriggerCntr,
      D => \TriggerCntr[16]_i_1_n_0\,
      PRE => Q(0),
      Q => \TriggerCntr_reg_n_0_[16]\
    );
\TriggerCntr_reg[16]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \TriggerCntr_reg[12]_i_5_n_0\,
      CO(3) => \TriggerCntr_reg[16]_i_5_n_0\,
      CO(2) => \TriggerCntr_reg[16]_i_5_n_1\,
      CO(1) => \TriggerCntr_reg[16]_i_5_n_2\,
      CO(0) => \TriggerCntr_reg[16]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \TriggerCntr_reg_n_0_[16]\,
      DI(2) => \TriggerCntr_reg_n_0_[15]\,
      DI(1) => \TriggerCntr_reg_n_0_[14]\,
      DI(0) => \TriggerCntr_reg_n_0_[13]\,
      O(3) => \TriggerCntr_reg[16]_i_5_n_4\,
      O(2) => \TriggerCntr_reg[16]_i_5_n_5\,
      O(1) => \TriggerCntr_reg[16]_i_5_n_6\,
      O(0) => \TriggerCntr_reg[16]_i_5_n_7\,
      S(3) => \TriggerCntr[16]_i_6_n_0\,
      S(2) => \TriggerCntr[16]_i_7_n_0\,
      S(1) => \TriggerCntr[16]_i_8_n_0\,
      S(0) => \TriggerCntr[16]_i_9_n_0\
    );
\TriggerCntr_reg[17]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => TriggerCntr,
      D => \TriggerCntr[17]_i_1_n_0\,
      PRE => Q(0),
      Q => \TriggerCntr_reg_n_0_[17]\
    );
\TriggerCntr_reg[18]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => TriggerCntr,
      D => \TriggerCntr[18]_i_1_n_0\,
      PRE => Q(0),
      Q => \TriggerCntr_reg_n_0_[18]\
    );
\TriggerCntr_reg[19]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => TriggerCntr,
      D => \TriggerCntr[19]_i_1_n_0\,
      PRE => Q(0),
      Q => \TriggerCntr_reg_n_0_[19]\
    );
\TriggerCntr_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => TriggerCntr,
      D => \TriggerCntr[1]_i_1_n_0\,
      PRE => Q(0),
      Q => \TriggerCntr_reg_n_0_[1]\
    );
\TriggerCntr_reg[20]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => TriggerCntr,
      D => \TriggerCntr[20]_i_1_n_0\,
      PRE => Q(0),
      Q => \TriggerCntr_reg_n_0_[20]\
    );
\TriggerCntr_reg[20]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \TriggerCntr_reg[16]_i_5_n_0\,
      CO(3) => \TriggerCntr_reg[20]_i_5_n_0\,
      CO(2) => \TriggerCntr_reg[20]_i_5_n_1\,
      CO(1) => \TriggerCntr_reg[20]_i_5_n_2\,
      CO(0) => \TriggerCntr_reg[20]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \TriggerCntr_reg_n_0_[20]\,
      DI(2) => \TriggerCntr_reg_n_0_[19]\,
      DI(1) => \TriggerCntr_reg_n_0_[18]\,
      DI(0) => \TriggerCntr_reg_n_0_[17]\,
      O(3) => \TriggerCntr_reg[20]_i_5_n_4\,
      O(2) => \TriggerCntr_reg[20]_i_5_n_5\,
      O(1) => \TriggerCntr_reg[20]_i_5_n_6\,
      O(0) => \TriggerCntr_reg[20]_i_5_n_7\,
      S(3) => \TriggerCntr[20]_i_6_n_0\,
      S(2) => \TriggerCntr[20]_i_7_n_0\,
      S(1) => \TriggerCntr[20]_i_8_n_0\,
      S(0) => \TriggerCntr[20]_i_9_n_0\
    );
\TriggerCntr_reg[21]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => TriggerCntr,
      D => \TriggerCntr[21]_i_1_n_0\,
      PRE => Q(0),
      Q => \TriggerCntr_reg_n_0_[21]\
    );
\TriggerCntr_reg[22]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => TriggerCntr,
      D => \TriggerCntr[22]_i_1_n_0\,
      PRE => Q(0),
      Q => \TriggerCntr_reg_n_0_[22]\
    );
\TriggerCntr_reg[23]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => TriggerCntr,
      D => \TriggerCntr[23]_i_1_n_0\,
      PRE => Q(0),
      Q => \TriggerCntr_reg_n_0_[23]\
    );
\TriggerCntr_reg[24]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => TriggerCntr,
      D => \TriggerCntr[24]_i_1_n_0\,
      PRE => Q(0),
      Q => \TriggerCntr_reg_n_0_[24]\
    );
\TriggerCntr_reg[24]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \TriggerCntr_reg[20]_i_5_n_0\,
      CO(3) => \TriggerCntr_reg[24]_i_5_n_0\,
      CO(2) => \TriggerCntr_reg[24]_i_5_n_1\,
      CO(1) => \TriggerCntr_reg[24]_i_5_n_2\,
      CO(0) => \TriggerCntr_reg[24]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \TriggerCntr_reg_n_0_[24]\,
      DI(2) => \TriggerCntr_reg_n_0_[23]\,
      DI(1) => \TriggerCntr_reg_n_0_[22]\,
      DI(0) => \TriggerCntr_reg_n_0_[21]\,
      O(3) => \TriggerCntr_reg[24]_i_5_n_4\,
      O(2) => \TriggerCntr_reg[24]_i_5_n_5\,
      O(1) => \TriggerCntr_reg[24]_i_5_n_6\,
      O(0) => \TriggerCntr_reg[24]_i_5_n_7\,
      S(3) => \TriggerCntr[24]_i_6_n_0\,
      S(2) => \TriggerCntr[24]_i_7_n_0\,
      S(1) => \TriggerCntr[24]_i_8_n_0\,
      S(0) => \TriggerCntr[24]_i_9_n_0\
    );
\TriggerCntr_reg[25]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => TriggerCntr,
      D => \TriggerCntr[25]_i_1_n_0\,
      PRE => Q(0),
      Q => \TriggerCntr_reg_n_0_[25]\
    );
\TriggerCntr_reg[26]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => TriggerCntr,
      D => \TriggerCntr[26]_i_1_n_0\,
      PRE => Q(0),
      Q => \TriggerCntr_reg_n_0_[26]\
    );
\TriggerCntr_reg[27]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => TriggerCntr,
      D => \TriggerCntr[27]_i_1_n_0\,
      PRE => Q(0),
      Q => \TriggerCntr_reg_n_0_[27]\
    );
\TriggerCntr_reg[28]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => TriggerCntr,
      D => \TriggerCntr[28]_i_1_n_0\,
      PRE => Q(0),
      Q => \TriggerCntr_reg_n_0_[28]\
    );
\TriggerCntr_reg[29]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => TriggerCntr,
      D => \TriggerCntr[29]_i_1_n_0\,
      PRE => Q(0),
      Q => \TriggerCntr_reg_n_0_[29]\
    );
\TriggerCntr_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => TriggerCntr,
      D => \TriggerCntr[2]_i_1_n_0\,
      PRE => Q(0),
      Q => \TriggerCntr_reg_n_0_[2]\
    );
\TriggerCntr_reg[30]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => TriggerCntr,
      D => \TriggerCntr[30]_i_1_n_0\,
      PRE => Q(0),
      Q => \TriggerCntr_reg_n_0_[30]\
    );
\TriggerCntr_reg[31]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => TriggerCntr,
      D => \TriggerCntr[31]_i_1_n_0\,
      PRE => Q(0),
      Q => \TriggerCntr_reg_n_0_[31]\
    );
\TriggerCntr_reg[32]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => TriggerCntr,
      D => \TriggerCntr[32]_i_2_n_0\,
      PRE => Q(0),
      Q => p_0_in
    );
\TriggerCntr_reg[32]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \TriggerCntr_reg[32]_i_5_n_0\,
      CO(3) => \NLW_TriggerCntr_reg[32]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \TriggerCntr_reg[32]_i_4_n_1\,
      CO(1) => \TriggerCntr_reg[32]_i_4_n_2\,
      CO(0) => \TriggerCntr_reg[32]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \TriggerCntr_reg_n_0_[31]\,
      DI(1) => \TriggerCntr_reg_n_0_[30]\,
      DI(0) => \TriggerCntr_reg_n_0_[29]\,
      O(3) => \TriggerCntr_reg[32]_i_4_n_4\,
      O(2) => \TriggerCntr_reg[32]_i_4_n_5\,
      O(1) => \TriggerCntr_reg[32]_i_4_n_6\,
      O(0) => \TriggerCntr_reg[32]_i_4_n_7\,
      S(3) => \TriggerCntr[32]_i_6_n_0\,
      S(2) => \TriggerCntr[32]_i_7_n_0\,
      S(1) => \TriggerCntr[32]_i_8_n_0\,
      S(0) => \TriggerCntr[32]_i_9_n_0\
    );
\TriggerCntr_reg[32]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \TriggerCntr_reg[24]_i_5_n_0\,
      CO(3) => \TriggerCntr_reg[32]_i_5_n_0\,
      CO(2) => \TriggerCntr_reg[32]_i_5_n_1\,
      CO(1) => \TriggerCntr_reg[32]_i_5_n_2\,
      CO(0) => \TriggerCntr_reg[32]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \TriggerCntr_reg_n_0_[28]\,
      DI(2) => \TriggerCntr_reg_n_0_[27]\,
      DI(1) => \TriggerCntr_reg_n_0_[26]\,
      DI(0) => \TriggerCntr_reg_n_0_[25]\,
      O(3) => \TriggerCntr_reg[32]_i_5_n_4\,
      O(2) => \TriggerCntr_reg[32]_i_5_n_5\,
      O(1) => \TriggerCntr_reg[32]_i_5_n_6\,
      O(0) => \TriggerCntr_reg[32]_i_5_n_7\,
      S(3) => \TriggerCntr[32]_i_10_n_0\,
      S(2) => \TriggerCntr[32]_i_11_n_0\,
      S(1) => \TriggerCntr[32]_i_12_n_0\,
      S(0) => \TriggerCntr[32]_i_13_n_0\
    );
\TriggerCntr_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => TriggerCntr,
      D => \TriggerCntr[3]_i_1_n_0\,
      PRE => Q(0),
      Q => \TriggerCntr_reg_n_0_[3]\
    );
\TriggerCntr_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => TriggerCntr,
      D => \TriggerCntr[4]_i_1_n_0\,
      PRE => Q(0),
      Q => \TriggerCntr_reg_n_0_[4]\
    );
\TriggerCntr_reg[4]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \TriggerCntr_reg[4]_i_5_n_0\,
      CO(2) => \TriggerCntr_reg[4]_i_5_n_1\,
      CO(1) => \TriggerCntr_reg[4]_i_5_n_2\,
      CO(0) => \TriggerCntr_reg[4]_i_5_n_3\,
      CYINIT => \TriggerCntr_reg_n_0_[0]\,
      DI(3) => \TriggerCntr_reg_n_0_[4]\,
      DI(2) => \TriggerCntr_reg_n_0_[3]\,
      DI(1) => \TriggerCntr_reg_n_0_[2]\,
      DI(0) => \TriggerCntr_reg_n_0_[1]\,
      O(3) => \TriggerCntr_reg[4]_i_5_n_4\,
      O(2) => \TriggerCntr_reg[4]_i_5_n_5\,
      O(1) => \TriggerCntr_reg[4]_i_5_n_6\,
      O(0) => \TriggerCntr_reg[4]_i_5_n_7\,
      S(3) => \TriggerCntr[4]_i_6_n_0\,
      S(2) => \TriggerCntr[4]_i_7_n_0\,
      S(1) => \TriggerCntr[4]_i_8_n_0\,
      S(0) => \TriggerCntr[4]_i_9_n_0\
    );
\TriggerCntr_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => TriggerCntr,
      D => \TriggerCntr[5]_i_1_n_0\,
      PRE => Q(0),
      Q => \TriggerCntr_reg_n_0_[5]\
    );
\TriggerCntr_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => TriggerCntr,
      D => \TriggerCntr[6]_i_1_n_0\,
      PRE => Q(0),
      Q => \TriggerCntr_reg_n_0_[6]\
    );
\TriggerCntr_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => TriggerCntr,
      D => \TriggerCntr[7]_i_1_n_0\,
      PRE => Q(0),
      Q => \TriggerCntr_reg_n_0_[7]\
    );
\TriggerCntr_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => TriggerCntr,
      D => \TriggerCntr[8]_i_1_n_0\,
      PRE => Q(0),
      Q => \TriggerCntr_reg_n_0_[8]\
    );
\TriggerCntr_reg[8]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \TriggerCntr_reg[4]_i_5_n_0\,
      CO(3) => \TriggerCntr_reg[8]_i_5_n_0\,
      CO(2) => \TriggerCntr_reg[8]_i_5_n_1\,
      CO(1) => \TriggerCntr_reg[8]_i_5_n_2\,
      CO(0) => \TriggerCntr_reg[8]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \TriggerCntr_reg_n_0_[8]\,
      DI(2) => \TriggerCntr_reg_n_0_[7]\,
      DI(1) => \TriggerCntr_reg_n_0_[6]\,
      DI(0) => \TriggerCntr_reg_n_0_[5]\,
      O(3) => \TriggerCntr_reg[8]_i_5_n_4\,
      O(2) => \TriggerCntr_reg[8]_i_5_n_5\,
      O(1) => \TriggerCntr_reg[8]_i_5_n_6\,
      O(0) => \TriggerCntr_reg[8]_i_5_n_7\,
      S(3) => \TriggerCntr[8]_i_6_n_0\,
      S(2) => \TriggerCntr[8]_i_7_n_0\,
      S(1) => \TriggerCntr[8]_i_8_n_0\,
      S(0) => \TriggerCntr[8]_i_9_n_0\
    );
\TriggerCntr_reg[9]\: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => TriggerCntr,
      D => \TriggerCntr[9]_i_1_n_0\,
      PRE => Q(0),
      Q => \TriggerCntr_reg_n_0_[9]\
    );
coe_external_trigger_in_d_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => Q(0),
      D => trigger1,
      Q => coe_external_trigger_in_d
    );
ext_trigger_deb_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => ext_trigger_deb_i_2_n_0,
      I1 => ext_trigger_deb_i_3_n_0,
      I2 => ext_trigger_deb_i_4_n_0,
      I3 => ext_trigger_deb_i_5_n_0,
      I4 => ext_trigger_deb_i_6_n_0,
      I5 => ext_trigger_deb_i_7_n_0,
      O => ext_trigger_deb0
    );
ext_trigger_deb_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => DebCntr_reg(23),
      I1 => DebCntr_reg(24),
      I2 => DebCntr_reg(21),
      I3 => DebCntr_reg(22),
      I4 => DebCntr_reg(26),
      I5 => DebCntr_reg(25),
      O => ext_trigger_deb_i_2_n_0
    );
ext_trigger_deb_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => DebCntr_reg(29),
      I1 => DebCntr_reg(30),
      I2 => DebCntr_reg(27),
      I3 => DebCntr_reg(28),
      I4 => DebCntr_reg(32),
      I5 => DebCntr_reg(31),
      O => ext_trigger_deb_i_3_n_0
    );
ext_trigger_deb_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => DebCntr_reg(17),
      I1 => DebCntr_reg(18),
      I2 => DebCntr_reg(15),
      I3 => DebCntr_reg(16),
      I4 => DebCntr_reg(20),
      I5 => DebCntr_reg(19),
      O => ext_trigger_deb_i_4_n_0
    );
ext_trigger_deb_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => DebCntr_reg(11),
      I1 => DebCntr_reg(12),
      I2 => DebCntr_reg(9),
      I3 => DebCntr_reg(10),
      I4 => DebCntr_reg(14),
      I5 => DebCntr_reg(13),
      O => ext_trigger_deb_i_5_n_0
    );
ext_trigger_deb_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000001"
    )
        port map (
      I0 => DebCntr_reg(0),
      I1 => DebCntr_reg(1),
      I2 => DebCntr_reg(2),
      I3 => coe_external_trigger_in_d,
      I4 => \slv_reg56_reg[16]\(7),
      O => ext_trigger_deb_i_6_n_0
    );
ext_trigger_deb_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => DebCntr_reg(5),
      I1 => DebCntr_reg(6),
      I2 => DebCntr_reg(3),
      I3 => DebCntr_reg(4),
      I4 => DebCntr_reg(8),
      I5 => DebCntr_reg(7),
      O => ext_trigger_deb_i_7_n_0
    );
ext_trigger_deb_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => Q(0),
      D => ext_trigger_deb0,
      Q => ext_trigger_deb
    );
starttrigger_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \slv_reg56_reg[16]\(4),
      I1 => \slv_reg56_reg[16]\(6),
      I2 => p_0_in1_in,
      I3 => \slv_reg56_reg[16]\(3),
      I4 => ext_trigger_deb,
      I5 => \slv_reg56_reg[16]\(5),
      O => starttrigger_i_1_n_0
    );
starttrigger_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => Q(0),
      D => starttrigger_i_1_n_0,
      Q => starttrigger_reg_n_0
    );
trigger_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFBF00000500"
    )
        port map (
      I0 => TriggerState(1),
      I1 => p_0_in,
      I2 => TriggerState(0),
      I3 => trigger_00,
      I4 => TriggerState(2),
      I5 => \^triggen_vita_trigger\(0),
      O => trigger_0_i_1_n_0
    );
trigger_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => starttrigger_reg_n_0,
      I1 => \slv_reg56_reg[16]\(0),
      O => trigger_00
    );
trigger_0_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => Q(0),
      D => trigger_0_i_1_n_0,
      Q => \^triggen_vita_trigger\(0)
    );
trigger_1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F7F00002000"
    )
        port map (
      I0 => TriggerState(1),
      I1 => TriggerState(0),
      I2 => p_0_in,
      I3 => \slv_reg56_reg[16]\(1),
      I4 => TriggerState(2),
      I5 => \^triggen_vita_trigger\(1),
      O => trigger_1_i_1_n_0
    );
trigger_1_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => Q(0),
      D => trigger_1_i_1_n_0,
      Q => \^triggen_vita_trigger\(1)
    );
trigger_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFFFFF10000000"
    )
        port map (
      I0 => TriggerState(1),
      I1 => TriggerState(0),
      I2 => p_0_in,
      I3 => \slv_reg56_reg[16]\(2),
      I4 => TriggerState(2),
      I5 => \^triggen_vita_trigger\(2),
      O => trigger_2_i_1_n_0
    );
trigger_2_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => Q(0),
      D => trigger_2_i_1_n_0,
      Q => \^triggen_vita_trigger\(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_xpm_cdc_gray is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of design_1_onsemi_vita_cam_0_0_xpm_cdc_gray : entity is 2;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_xpm_cdc_gray : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of design_1_onsemi_vita_cam_0_0_xpm_cdc_gray : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of design_1_onsemi_vita_cam_0_0_xpm_cdc_gray : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of design_1_onsemi_vita_cam_0_0_xpm_cdc_gray : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of design_1_onsemi_vita_cam_0_0_xpm_cdc_gray : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of design_1_onsemi_vita_cam_0_0_xpm_cdc_gray : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of design_1_onsemi_vita_cam_0_0_xpm_cdc_gray : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of design_1_onsemi_vita_cam_0_0_xpm_cdc_gray : entity is "GRAY";
end design_1_onsemi_vita_cam_0_0_xpm_cdc_gray;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_xpm_cdc_gray is
  signal async_path : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair30";
begin
  dest_out_bin(3) <= \dest_graysync_ff[1]\(3);
  dest_out_bin(2 downto 0) <= \^dest_out_bin\(2 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => \dest_graysync_ff[1]\(3),
      I2 => \dest_graysync_ff[1]\(0),
      I3 => \dest_graysync_ff[1]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(3),
      I1 => \dest_graysync_ff[1]\(1),
      I2 => \dest_graysync_ff[1]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(3),
      I1 => \dest_graysync_ff[1]\(2),
      O => \^dest_out_bin\(2)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(0),
      I1 => src_in_bin(1),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(2),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(3),
      O => gray_enc(2)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(3),
      Q => async_path(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__1\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__1\ : entity is 2;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__1\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__1\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__1\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__1\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__1\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__1\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__1\ : entity is "GRAY";
end \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__1\;

architecture STRUCTURE of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__1\ is
  signal async_path : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair27";
begin
  dest_out_bin(3) <= \dest_graysync_ff[1]\(3);
  dest_out_bin(2 downto 0) <= \^dest_out_bin\(2 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => \dest_graysync_ff[1]\(3),
      I2 => \dest_graysync_ff[1]\(0),
      I3 => \dest_graysync_ff[1]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(3),
      I1 => \dest_graysync_ff[1]\(1),
      I2 => \dest_graysync_ff[1]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(3),
      I1 => \dest_graysync_ff[1]\(2),
      O => \^dest_out_bin\(2)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(0),
      I1 => src_in_bin(1),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(2),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(3),
      O => gray_enc(2)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(3),
      Q => async_path(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized0\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized0\ : entity is 4;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized0\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized0\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized0\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized0\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized0\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized0\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized0\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized0\ : entity is "GRAY";
end \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized0\;

architecture STRUCTURE of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized0\ is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \dest_graysync_ff[3]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[3]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[3]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[3]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][0]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[3][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][1]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[3][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][2]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[3][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][3]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[3][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][4]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[3][4]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair29";
begin
  dest_out_bin(4) <= \dest_graysync_ff[3]\(4);
  dest_out_bin(3 downto 0) <= \^dest_out_bin\(3 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(0),
      Q => \dest_graysync_ff[3]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(1),
      Q => \dest_graysync_ff[3]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(2),
      Q => \dest_graysync_ff[3]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(3),
      Q => \dest_graysync_ff[3]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => \dest_graysync_ff[3]\(4),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(4),
      I1 => \dest_graysync_ff[3]\(1),
      I2 => \dest_graysync_ff[3]\(0),
      I3 => \dest_graysync_ff[3]\(3),
      I4 => \dest_graysync_ff[3]\(2),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(3),
      I1 => \dest_graysync_ff[3]\(4),
      I2 => \dest_graysync_ff[3]\(1),
      I3 => \dest_graysync_ff[3]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(4),
      I1 => \dest_graysync_ff[3]\(2),
      I2 => \dest_graysync_ff[3]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(4),
      I1 => \dest_graysync_ff[3]\(3),
      O => \^dest_out_bin\(3)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(0),
      I1 => src_in_bin(1),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(2),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(3),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(4),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized1\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized1\ : entity is 2;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized1\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized1\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized1\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized1\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized1\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized1\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized1\ : entity is "GRAY";
end \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized1\;

architecture STRUCTURE of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized1\ is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair32";
begin
  dest_out_bin(4) <= \dest_graysync_ff[1]\(4);
  dest_out_bin(3 downto 0) <= \^dest_out_bin\(3 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \dest_graysync_ff[1]\(1),
      I2 => \dest_graysync_ff[1]\(0),
      I3 => \dest_graysync_ff[1]\(3),
      I4 => \dest_graysync_ff[1]\(2),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(3),
      I1 => \dest_graysync_ff[1]\(4),
      I2 => \dest_graysync_ff[1]\(1),
      I3 => \dest_graysync_ff[1]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \dest_graysync_ff[1]\(2),
      I2 => \dest_graysync_ff[1]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \dest_graysync_ff[1]\(3),
      O => \^dest_out_bin\(3)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(0),
      I1 => src_in_bin(1),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(2),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(3),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(4),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized2\ : entity is 2;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized2\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized2\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized2\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized2\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized2\ : entity is 12;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized2\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized2\ : entity is "GRAY";
end \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized2\;

architecture STRUCTURE of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized2\ is
  signal async_path : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \dest_out_bin[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dest_out_bin[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dest_out_bin[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dest_out_bin[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal gray_enc : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][10]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][10]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][11]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][11]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][9]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][10]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][10]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][11]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][11]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][9]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][9]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \src_gray_ff[8]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \src_gray_ff[9]_i_1\ : label is "soft_lutpair4";
begin
  dest_out_bin(11) <= \dest_graysync_ff[1]\(11);
  dest_out_bin(10 downto 0) <= \^dest_out_bin\(10 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(10),
      Q => \dest_graysync_ff[0]\(10),
      R => '0'
    );
\dest_graysync_ff_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(11),
      Q => \dest_graysync_ff[0]\(11),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(9),
      Q => \dest_graysync_ff[0]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(10),
      Q => \dest_graysync_ff[1]\(10),
      R => '0'
    );
\dest_graysync_ff_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(11),
      Q => \dest_graysync_ff[1]\(11),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(9),
      Q => \dest_graysync_ff[1]\(9),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^dest_out_bin\(8),
      I1 => \dest_graysync_ff[1]\(2),
      I2 => \dest_graysync_ff[1]\(3),
      I3 => \dest_graysync_ff[1]\(0),
      I4 => \dest_graysync_ff[1]\(1),
      I5 => \dest_out_bin[0]_INST_0_i_1_n_0\,
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[0]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(6),
      I1 => \dest_graysync_ff[1]\(7),
      I2 => \dest_graysync_ff[1]\(4),
      I3 => \dest_graysync_ff[1]\(5),
      O => \dest_out_bin[0]_INST_0_i_1_n_0\
    );
\dest_out_bin[10]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(11),
      I1 => \dest_graysync_ff[1]\(10),
      O => \^dest_out_bin\(10)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^dest_out_bin\(9),
      I1 => \dest_graysync_ff[1]\(3),
      I2 => \dest_graysync_ff[1]\(4),
      I3 => \dest_graysync_ff[1]\(1),
      I4 => \dest_graysync_ff[1]\(2),
      I5 => \dest_out_bin[1]_INST_0_i_1_n_0\,
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[1]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(7),
      I1 => \dest_graysync_ff[1]\(8),
      I2 => \dest_graysync_ff[1]\(5),
      I3 => \dest_graysync_ff[1]\(6),
      O => \dest_out_bin[1]_INST_0_i_1_n_0\
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^dest_out_bin\(10),
      I1 => \dest_graysync_ff[1]\(4),
      I2 => \dest_graysync_ff[1]\(5),
      I3 => \dest_graysync_ff[1]\(2),
      I4 => \dest_graysync_ff[1]\(3),
      I5 => \dest_out_bin[2]_INST_0_i_1_n_0\,
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[2]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(8),
      I1 => \dest_graysync_ff[1]\(9),
      I2 => \dest_graysync_ff[1]\(6),
      I3 => \dest_graysync_ff[1]\(7),
      O => \dest_out_bin[2]_INST_0_i_1_n_0\
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(11),
      I1 => \dest_graysync_ff[1]\(5),
      I2 => \dest_graysync_ff[1]\(6),
      I3 => \dest_graysync_ff[1]\(3),
      I4 => \dest_graysync_ff[1]\(4),
      I5 => \dest_out_bin[3]_INST_0_i_1_n_0\,
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[3]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(9),
      I1 => \dest_graysync_ff[1]\(10),
      I2 => \dest_graysync_ff[1]\(7),
      I3 => \dest_graysync_ff[1]\(8),
      O => \dest_out_bin[3]_INST_0_i_1_n_0\
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^dest_out_bin\(8),
      I1 => \dest_graysync_ff[1]\(5),
      I2 => \dest_graysync_ff[1]\(4),
      I3 => \dest_graysync_ff[1]\(7),
      I4 => \dest_graysync_ff[1]\(6),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^dest_out_bin\(9),
      I1 => \dest_graysync_ff[1]\(6),
      I2 => \dest_graysync_ff[1]\(5),
      I3 => \dest_graysync_ff[1]\(8),
      I4 => \dest_graysync_ff[1]\(7),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(10),
      I1 => \dest_graysync_ff[1]\(11),
      I2 => \dest_graysync_ff[1]\(7),
      I3 => \dest_graysync_ff[1]\(6),
      I4 => \dest_graysync_ff[1]\(9),
      I5 => \dest_graysync_ff[1]\(8),
      O => \^dest_out_bin\(6)
    );
\dest_out_bin[7]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(11),
      I1 => \dest_graysync_ff[1]\(8),
      I2 => \dest_graysync_ff[1]\(7),
      I3 => \dest_graysync_ff[1]\(10),
      I4 => \dest_graysync_ff[1]\(9),
      O => \^dest_out_bin\(7)
    );
\dest_out_bin[8]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(10),
      I1 => \dest_graysync_ff[1]\(11),
      I2 => \dest_graysync_ff[1]\(8),
      I3 => \dest_graysync_ff[1]\(9),
      O => \^dest_out_bin\(8)
    );
\dest_out_bin[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(11),
      I1 => \dest_graysync_ff[1]\(9),
      I2 => \dest_graysync_ff[1]\(10),
      O => \^dest_out_bin\(9)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(0),
      I1 => src_in_bin(1),
      O => gray_enc(0)
    );
\src_gray_ff[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(10),
      I1 => src_in_bin(11),
      O => gray_enc(10)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(2),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(3),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(4),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(5),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(6),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(7),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(8),
      O => gray_enc(7)
    );
\src_gray_ff[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(9),
      O => gray_enc(8)
    );
\src_gray_ff[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(9),
      I1 => src_in_bin(10),
      O => gray_enc(9)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(10),
      Q => async_path(10),
      R => '0'
    );
\src_gray_ff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(11),
      Q => async_path(11),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(8),
      Q => async_path(8),
      R => '0'
    );
\src_gray_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(9),
      Q => async_path(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized3\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized3\ : entity is 4;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized3\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized3\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized3\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized3\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized3\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized3\ : entity is 13;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized3\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized3\ : entity is "GRAY";
end \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized3\;

architecture STRUCTURE of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized3\ is
  signal async_path : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \dest_graysync_ff[3]\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[3]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[3]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[3]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \dest_out_bin[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dest_out_bin[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dest_out_bin[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dest_out_bin[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal gray_enc : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][10]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][10]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][11]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][11]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][12]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][12]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][9]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][10]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][10]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][11]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][11]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][12]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][12]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][9]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][10]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[2][10]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][11]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[2][11]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][12]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[2][12]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][8]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[2][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][9]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[2][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][0]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[3][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][10]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[3][10]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][11]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[3][11]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][12]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[3][12]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][1]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[3][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][2]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[3][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][3]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[3][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][4]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[3][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][5]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[3][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][6]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[3][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][7]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[3][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][8]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[3][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][9]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[3][9]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \src_gray_ff[10]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \src_gray_ff[11]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \src_gray_ff[8]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \src_gray_ff[9]_i_1\ : label is "soft_lutpair9";
begin
  dest_out_bin(12) <= \dest_graysync_ff[3]\(12);
  dest_out_bin(11 downto 0) <= \^dest_out_bin\(11 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(10),
      Q => \dest_graysync_ff[0]\(10),
      R => '0'
    );
\dest_graysync_ff_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(11),
      Q => \dest_graysync_ff[0]\(11),
      R => '0'
    );
\dest_graysync_ff_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(12),
      Q => \dest_graysync_ff[0]\(12),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(9),
      Q => \dest_graysync_ff[0]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(10),
      Q => \dest_graysync_ff[1]\(10),
      R => '0'
    );
\dest_graysync_ff_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(11),
      Q => \dest_graysync_ff[1]\(11),
      R => '0'
    );
\dest_graysync_ff_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(12),
      Q => \dest_graysync_ff[1]\(12),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(9),
      Q => \dest_graysync_ff[1]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(10),
      Q => \dest_graysync_ff[2]\(10),
      R => '0'
    );
\dest_graysync_ff_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(11),
      Q => \dest_graysync_ff[2]\(11),
      R => '0'
    );
\dest_graysync_ff_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(12),
      Q => \dest_graysync_ff[2]\(12),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(8),
      Q => \dest_graysync_ff[2]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(9),
      Q => \dest_graysync_ff[2]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(0),
      Q => \dest_graysync_ff[3]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(10),
      Q => \dest_graysync_ff[3]\(10),
      R => '0'
    );
\dest_graysync_ff_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(11),
      Q => \dest_graysync_ff[3]\(11),
      R => '0'
    );
\dest_graysync_ff_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(12),
      Q => \dest_graysync_ff[3]\(12),
      R => '0'
    );
\dest_graysync_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(1),
      Q => \dest_graysync_ff[3]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(2),
      Q => \dest_graysync_ff[3]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(3),
      Q => \dest_graysync_ff[3]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => \dest_graysync_ff[3]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(5),
      Q => \dest_graysync_ff[3]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(6),
      Q => \dest_graysync_ff[3]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(7),
      Q => \dest_graysync_ff[3]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(8),
      Q => \dest_graysync_ff[3]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(9),
      Q => \dest_graysync_ff[3]\(9),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^dest_out_bin\(8),
      I1 => \dest_graysync_ff[3]\(2),
      I2 => \dest_graysync_ff[3]\(3),
      I3 => \dest_graysync_ff[3]\(0),
      I4 => \dest_graysync_ff[3]\(1),
      I5 => \dest_out_bin[4]_INST_0_i_1_n_0\,
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(12),
      I1 => \dest_graysync_ff[3]\(10),
      I2 => \dest_graysync_ff[3]\(11),
      O => \^dest_out_bin\(10)
    );
\dest_out_bin[11]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(12),
      I1 => \dest_graysync_ff[3]\(11),
      O => \^dest_out_bin\(11)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^dest_out_bin\(9),
      I1 => \dest_graysync_ff[3]\(3),
      I2 => \dest_graysync_ff[3]\(4),
      I3 => \dest_graysync_ff[3]\(1),
      I4 => \dest_graysync_ff[3]\(2),
      I5 => \dest_out_bin[1]_INST_0_i_1_n_0\,
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[1]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(7),
      I1 => \dest_graysync_ff[3]\(8),
      I2 => \dest_graysync_ff[3]\(5),
      I3 => \dest_graysync_ff[3]\(6),
      O => \dest_out_bin[1]_INST_0_i_1_n_0\
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^dest_out_bin\(10),
      I1 => \dest_graysync_ff[3]\(4),
      I2 => \dest_graysync_ff[3]\(5),
      I3 => \dest_graysync_ff[3]\(2),
      I4 => \dest_graysync_ff[3]\(3),
      I5 => \dest_out_bin[2]_INST_0_i_1_n_0\,
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[2]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(8),
      I1 => \dest_graysync_ff[3]\(9),
      I2 => \dest_graysync_ff[3]\(6),
      I3 => \dest_graysync_ff[3]\(7),
      O => \dest_out_bin[2]_INST_0_i_1_n_0\
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^dest_out_bin\(11),
      I1 => \dest_graysync_ff[3]\(5),
      I2 => \dest_graysync_ff[3]\(6),
      I3 => \dest_graysync_ff[3]\(3),
      I4 => \dest_graysync_ff[3]\(4),
      I5 => \dest_out_bin[3]_INST_0_i_1_n_0\,
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[3]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(9),
      I1 => \dest_graysync_ff[3]\(10),
      I2 => \dest_graysync_ff[3]\(7),
      I3 => \dest_graysync_ff[3]\(8),
      O => \dest_out_bin[3]_INST_0_i_1_n_0\
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(12),
      I1 => \dest_out_bin[4]_INST_0_i_1_n_0\,
      I2 => \dest_graysync_ff[3]\(10),
      I3 => \dest_graysync_ff[3]\(11),
      I4 => \dest_graysync_ff[3]\(8),
      I5 => \dest_graysync_ff[3]\(9),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[4]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(6),
      I1 => \dest_graysync_ff[3]\(7),
      I2 => \dest_graysync_ff[3]\(4),
      I3 => \dest_graysync_ff[3]\(5),
      O => \dest_out_bin[4]_INST_0_i_1_n_0\
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^dest_out_bin\(9),
      I1 => \dest_graysync_ff[3]\(6),
      I2 => \dest_graysync_ff[3]\(5),
      I3 => \dest_graysync_ff[3]\(8),
      I4 => \dest_graysync_ff[3]\(7),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^dest_out_bin\(10),
      I1 => \dest_graysync_ff[3]\(7),
      I2 => \dest_graysync_ff[3]\(6),
      I3 => \dest_graysync_ff[3]\(9),
      I4 => \dest_graysync_ff[3]\(8),
      O => \^dest_out_bin\(6)
    );
\dest_out_bin[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(11),
      I1 => \dest_graysync_ff[3]\(12),
      I2 => \dest_graysync_ff[3]\(8),
      I3 => \dest_graysync_ff[3]\(7),
      I4 => \dest_graysync_ff[3]\(10),
      I5 => \dest_graysync_ff[3]\(9),
      O => \^dest_out_bin\(7)
    );
\dest_out_bin[8]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(12),
      I1 => \dest_graysync_ff[3]\(9),
      I2 => \dest_graysync_ff[3]\(8),
      I3 => \dest_graysync_ff[3]\(11),
      I4 => \dest_graysync_ff[3]\(10),
      O => \^dest_out_bin\(8)
    );
\dest_out_bin[9]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(11),
      I1 => \dest_graysync_ff[3]\(12),
      I2 => \dest_graysync_ff[3]\(9),
      I3 => \dest_graysync_ff[3]\(10),
      O => \^dest_out_bin\(9)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(0),
      I1 => src_in_bin(1),
      O => gray_enc(0)
    );
\src_gray_ff[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(10),
      I1 => src_in_bin(11),
      O => gray_enc(10)
    );
\src_gray_ff[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(11),
      I1 => src_in_bin(12),
      O => gray_enc(11)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(2),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(3),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(4),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(5),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(6),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(7),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(8),
      O => gray_enc(7)
    );
\src_gray_ff[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(9),
      O => gray_enc(8)
    );
\src_gray_ff[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(9),
      I1 => src_in_bin(10),
      O => gray_enc(9)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(10),
      Q => async_path(10),
      R => '0'
    );
\src_gray_ff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(11),
      Q => async_path(11),
      R => '0'
    );
\src_gray_ff_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(12),
      Q => async_path(12),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(8),
      Q => async_path(8),
      R => '0'
    );
\src_gray_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(9),
      Q => async_path(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized4\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized4\ : entity is 2;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized4\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized4\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized4\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized4\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized4\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized4\ : entity is 14;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized4\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized4\ : entity is "GRAY";
end \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized4\;

architecture STRUCTURE of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized4\ is
  signal async_path : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \dest_out_bin[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dest_out_bin[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal gray_enc : STD_LOGIC_VECTOR ( 12 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][10]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][10]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][11]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][11]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][12]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][12]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][13]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][13]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][9]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][10]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][10]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][11]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][11]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][12]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][12]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][13]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][13]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][9]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][9]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \src_gray_ff[10]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \src_gray_ff[11]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \src_gray_ff[8]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \src_gray_ff[9]_i_1\ : label is "soft_lutpair15";
begin
  dest_out_bin(13) <= \dest_graysync_ff[1]\(13);
  dest_out_bin(12 downto 0) <= \^dest_out_bin\(12 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(10),
      Q => \dest_graysync_ff[0]\(10),
      R => '0'
    );
\dest_graysync_ff_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(11),
      Q => \dest_graysync_ff[0]\(11),
      R => '0'
    );
\dest_graysync_ff_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(12),
      Q => \dest_graysync_ff[0]\(12),
      R => '0'
    );
\dest_graysync_ff_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(13),
      Q => \dest_graysync_ff[0]\(13),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(9),
      Q => \dest_graysync_ff[0]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(10),
      Q => \dest_graysync_ff[1]\(10),
      R => '0'
    );
\dest_graysync_ff_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(11),
      Q => \dest_graysync_ff[1]\(11),
      R => '0'
    );
\dest_graysync_ff_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(12),
      Q => \dest_graysync_ff[1]\(12),
      R => '0'
    );
\dest_graysync_ff_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(13),
      Q => \dest_graysync_ff[1]\(13),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(9),
      Q => \dest_graysync_ff[1]\(9),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => \dest_graysync_ff[1]\(0),
      I2 => \dest_graysync_ff[1]\(2),
      I3 => \dest_graysync_ff[1]\(4),
      I4 => \^dest_out_bin\(5),
      I5 => \dest_graysync_ff[1]\(3),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[10]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(12),
      I1 => \dest_graysync_ff[1]\(13),
      I2 => \dest_graysync_ff[1]\(10),
      I3 => \dest_graysync_ff[1]\(11),
      O => \^dest_out_bin\(10)
    );
\dest_out_bin[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(13),
      I1 => \dest_graysync_ff[1]\(11),
      I2 => \dest_graysync_ff[1]\(12),
      O => \^dest_out_bin\(11)
    );
\dest_out_bin[12]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(13),
      I1 => \dest_graysync_ff[1]\(12),
      O => \^dest_out_bin\(12)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => \dest_graysync_ff[1]\(4),
      I2 => \^dest_out_bin\(6),
      I3 => \dest_graysync_ff[1]\(5),
      I4 => \dest_graysync_ff[1]\(3),
      I5 => \dest_graysync_ff[1]\(1),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(3),
      I1 => \dest_graysync_ff[1]\(5),
      I2 => \^dest_out_bin\(7),
      I3 => \dest_graysync_ff[1]\(6),
      I4 => \dest_graysync_ff[1]\(4),
      I5 => \dest_graysync_ff[1]\(2),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \dest_graysync_ff[1]\(6),
      I2 => \^dest_out_bin\(7),
      I3 => \dest_graysync_ff[1]\(5),
      I4 => \dest_graysync_ff[1]\(3),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(5),
      I1 => \^dest_out_bin\(7),
      I2 => \dest_graysync_ff[1]\(6),
      I3 => \dest_graysync_ff[1]\(4),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(6),
      I1 => \dest_graysync_ff[1]\(7),
      I2 => \dest_graysync_ff[1]\(13),
      I3 => \dest_graysync_ff[1]\(12),
      I4 => \dest_out_bin[5]_INST_0_i_1_n_0\,
      I5 => \dest_graysync_ff[1]\(5),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[5]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(8),
      I1 => \dest_graysync_ff[1]\(9),
      I2 => \dest_graysync_ff[1]\(10),
      I3 => \dest_graysync_ff[1]\(11),
      O => \dest_out_bin[5]_INST_0_i_1_n_0\
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(8),
      I1 => \dest_graysync_ff[1]\(9),
      I2 => \dest_out_bin[6]_INST_0_i_1_n_0\,
      I3 => \^dest_out_bin\(12),
      I4 => \dest_graysync_ff[1]\(7),
      I5 => \dest_graysync_ff[1]\(6),
      O => \^dest_out_bin\(6)
    );
\dest_out_bin[6]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(11),
      I1 => \dest_graysync_ff[1]\(10),
      O => \dest_out_bin[6]_INST_0_i_1_n_0\
    );
\dest_out_bin[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(7),
      I1 => \^dest_out_bin\(12),
      I2 => \dest_graysync_ff[1]\(11),
      I3 => \dest_graysync_ff[1]\(10),
      I4 => \dest_graysync_ff[1]\(9),
      I5 => \dest_graysync_ff[1]\(8),
      O => \^dest_out_bin\(7)
    );
\dest_out_bin[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(12),
      I1 => \dest_graysync_ff[1]\(13),
      I2 => \dest_graysync_ff[1]\(9),
      I3 => \dest_graysync_ff[1]\(8),
      I4 => \dest_graysync_ff[1]\(11),
      I5 => \dest_graysync_ff[1]\(10),
      O => \^dest_out_bin\(8)
    );
\dest_out_bin[9]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(13),
      I1 => \dest_graysync_ff[1]\(10),
      I2 => \dest_graysync_ff[1]\(9),
      I3 => \dest_graysync_ff[1]\(12),
      I4 => \dest_graysync_ff[1]\(11),
      O => \^dest_out_bin\(9)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(0),
      I1 => src_in_bin(1),
      O => gray_enc(0)
    );
\src_gray_ff[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(10),
      I1 => src_in_bin(11),
      O => gray_enc(10)
    );
\src_gray_ff[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(11),
      I1 => src_in_bin(12),
      O => gray_enc(11)
    );
\src_gray_ff[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(12),
      I1 => src_in_bin(13),
      O => gray_enc(12)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(2),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(3),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(4),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(5),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(6),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(7),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(8),
      O => gray_enc(7)
    );
\src_gray_ff[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(9),
      O => gray_enc(8)
    );
\src_gray_ff[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(9),
      I1 => src_in_bin(10),
      O => gray_enc(9)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(10),
      Q => async_path(10),
      R => '0'
    );
\src_gray_ff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(11),
      Q => async_path(11),
      R => '0'
    );
\src_gray_ff_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(12),
      Q => async_path(12),
      R => '0'
    );
\src_gray_ff_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(13),
      Q => async_path(13),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(8),
      Q => async_path(8),
      R => '0'
    );
\src_gray_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(9),
      Q => async_path(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized5\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized5\ : entity is 2;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized5\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized5\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized5\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized5\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized5\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized5\ : entity is 15;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized5\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized5\ : entity is "GRAY";
end \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized5\;

architecture STRUCTURE of \design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized5\ is
  signal async_path : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \dest_out_bin[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dest_out_bin[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal gray_enc : STD_LOGIC_VECTOR ( 13 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][10]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][10]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][11]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][11]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][12]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][12]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][13]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][13]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][14]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][14]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][9]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][10]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][10]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][11]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][11]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][12]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][12]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][13]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][13]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][14]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][14]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][9]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][9]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \src_gray_ff[10]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \src_gray_ff[11]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \src_gray_ff[12]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \src_gray_ff[13]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \src_gray_ff[8]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \src_gray_ff[9]_i_1\ : label is "soft_lutpair21";
begin
  dest_out_bin(14) <= \dest_graysync_ff[1]\(14);
  dest_out_bin(13 downto 0) <= \^dest_out_bin\(13 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(10),
      Q => \dest_graysync_ff[0]\(10),
      R => '0'
    );
\dest_graysync_ff_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(11),
      Q => \dest_graysync_ff[0]\(11),
      R => '0'
    );
\dest_graysync_ff_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(12),
      Q => \dest_graysync_ff[0]\(12),
      R => '0'
    );
\dest_graysync_ff_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(13),
      Q => \dest_graysync_ff[0]\(13),
      R => '0'
    );
\dest_graysync_ff_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(14),
      Q => \dest_graysync_ff[0]\(14),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(9),
      Q => \dest_graysync_ff[0]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(10),
      Q => \dest_graysync_ff[1]\(10),
      R => '0'
    );
\dest_graysync_ff_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(11),
      Q => \dest_graysync_ff[1]\(11),
      R => '0'
    );
\dest_graysync_ff_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(12),
      Q => \dest_graysync_ff[1]\(12),
      R => '0'
    );
\dest_graysync_ff_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(13),
      Q => \dest_graysync_ff[1]\(13),
      R => '0'
    );
\dest_graysync_ff_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(14),
      Q => \dest_graysync_ff[1]\(14),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(9),
      Q => \dest_graysync_ff[1]\(9),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => \dest_graysync_ff[1]\(0),
      I2 => \dest_graysync_ff[1]\(2),
      I3 => \dest_graysync_ff[1]\(4),
      I4 => \^dest_out_bin\(5),
      I5 => \dest_graysync_ff[1]\(3),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[10]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(14),
      I1 => \dest_graysync_ff[1]\(11),
      I2 => \dest_graysync_ff[1]\(10),
      I3 => \dest_graysync_ff[1]\(13),
      I4 => \dest_graysync_ff[1]\(12),
      O => \^dest_out_bin\(10)
    );
\dest_out_bin[11]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(13),
      I1 => \dest_graysync_ff[1]\(14),
      I2 => \dest_graysync_ff[1]\(11),
      I3 => \dest_graysync_ff[1]\(12),
      O => \^dest_out_bin\(11)
    );
\dest_out_bin[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(14),
      I1 => \dest_graysync_ff[1]\(12),
      I2 => \dest_graysync_ff[1]\(13),
      O => \^dest_out_bin\(12)
    );
\dest_out_bin[13]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(14),
      I1 => \dest_graysync_ff[1]\(13),
      O => \^dest_out_bin\(13)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => \dest_graysync_ff[1]\(4),
      I2 => \^dest_out_bin\(6),
      I3 => \dest_graysync_ff[1]\(5),
      I4 => \dest_graysync_ff[1]\(3),
      I5 => \dest_graysync_ff[1]\(1),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(3),
      I1 => \dest_graysync_ff[1]\(5),
      I2 => \^dest_out_bin\(7),
      I3 => \dest_graysync_ff[1]\(6),
      I4 => \dest_graysync_ff[1]\(4),
      I5 => \dest_graysync_ff[1]\(2),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \dest_graysync_ff[1]\(6),
      I2 => \^dest_out_bin\(8),
      I3 => \dest_graysync_ff[1]\(7),
      I4 => \dest_graysync_ff[1]\(5),
      I5 => \dest_graysync_ff[1]\(3),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(5),
      I1 => \dest_graysync_ff[1]\(7),
      I2 => \^dest_out_bin\(8),
      I3 => \dest_graysync_ff[1]\(6),
      I4 => \dest_graysync_ff[1]\(4),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(6),
      I1 => \dest_out_bin[6]_INST_0_i_1_n_0\,
      I2 => \^dest_out_bin\(13),
      I3 => \dest_graysync_ff[1]\(8),
      I4 => \dest_graysync_ff[1]\(7),
      I5 => \dest_graysync_ff[1]\(5),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(7),
      I1 => \dest_graysync_ff[1]\(8),
      I2 => \dest_graysync_ff[1]\(14),
      I3 => \dest_graysync_ff[1]\(13),
      I4 => \dest_out_bin[6]_INST_0_i_1_n_0\,
      I5 => \dest_graysync_ff[1]\(6),
      O => \^dest_out_bin\(6)
    );
\dest_out_bin[6]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(9),
      I1 => \dest_graysync_ff[1]\(10),
      I2 => \dest_graysync_ff[1]\(11),
      I3 => \dest_graysync_ff[1]\(12),
      O => \dest_out_bin[6]_INST_0_i_1_n_0\
    );
\dest_out_bin[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(9),
      I1 => \dest_graysync_ff[1]\(10),
      I2 => \dest_out_bin[7]_INST_0_i_1_n_0\,
      I3 => \^dest_out_bin\(13),
      I4 => \dest_graysync_ff[1]\(8),
      I5 => \dest_graysync_ff[1]\(7),
      O => \^dest_out_bin\(7)
    );
\dest_out_bin[7]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(12),
      I1 => \dest_graysync_ff[1]\(11),
      O => \dest_out_bin[7]_INST_0_i_1_n_0\
    );
\dest_out_bin[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(8),
      I1 => \^dest_out_bin\(13),
      I2 => \dest_graysync_ff[1]\(12),
      I3 => \dest_graysync_ff[1]\(11),
      I4 => \dest_graysync_ff[1]\(10),
      I5 => \dest_graysync_ff[1]\(9),
      O => \^dest_out_bin\(8)
    );
\dest_out_bin[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(13),
      I1 => \dest_graysync_ff[1]\(14),
      I2 => \dest_graysync_ff[1]\(10),
      I3 => \dest_graysync_ff[1]\(9),
      I4 => \dest_graysync_ff[1]\(12),
      I5 => \dest_graysync_ff[1]\(11),
      O => \^dest_out_bin\(9)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(0),
      I1 => src_in_bin(1),
      O => gray_enc(0)
    );
\src_gray_ff[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(10),
      I1 => src_in_bin(11),
      O => gray_enc(10)
    );
\src_gray_ff[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(11),
      I1 => src_in_bin(12),
      O => gray_enc(11)
    );
\src_gray_ff[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(12),
      I1 => src_in_bin(13),
      O => gray_enc(12)
    );
\src_gray_ff[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(13),
      I1 => src_in_bin(14),
      O => gray_enc(13)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(2),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(3),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(4),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(5),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(6),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(7),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(8),
      O => gray_enc(7)
    );
\src_gray_ff[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(9),
      O => gray_enc(8)
    );
\src_gray_ff[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(9),
      I1 => src_in_bin(10),
      O => gray_enc(9)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(10),
      Q => async_path(10),
      R => '0'
    );
\src_gray_ff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(11),
      Q => async_path(11),
      R => '0'
    );
\src_gray_ff_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(12),
      Q => async_path(12),
      R => '0'
    );
\src_gray_ff_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(13),
      Q => async_path(13),
      R => '0'
    );
\src_gray_ff_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(14),
      Q => async_path(14),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(8),
      Q => async_path(8),
      R => '0'
    );
\src_gray_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(9),
      Q => async_path(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_xpm_cdc_sync_rst is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of design_1_onsemi_vita_cam_0_0_xpm_cdc_sync_rst : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of design_1_onsemi_vita_cam_0_0_xpm_cdc_sync_rst : entity is 2;
  attribute INIT : string;
  attribute INIT of design_1_onsemi_vita_cam_0_0_xpm_cdc_sync_rst : entity is "0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_xpm_cdc_sync_rst : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of design_1_onsemi_vita_cam_0_0_xpm_cdc_sync_rst : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of design_1_onsemi_vita_cam_0_0_xpm_cdc_sync_rst : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of design_1_onsemi_vita_cam_0_0_xpm_cdc_sync_rst : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of design_1_onsemi_vita_cam_0_0_xpm_cdc_sync_rst : entity is "SYNC_RST";
end design_1_onsemi_vita_cam_0_0_xpm_cdc_sync_rst;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_xpm_cdc_sync_rst is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_onsemi_vita_cam_0_0_xpm_cdc_sync_rst__2\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \design_1_onsemi_vita_cam_0_0_xpm_cdc_sync_rst__2\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_onsemi_vita_cam_0_0_xpm_cdc_sync_rst__2\ : entity is 2;
  attribute INIT : string;
  attribute INIT of \design_1_onsemi_vita_cam_0_0_xpm_cdc_sync_rst__2\ : entity is "0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_onsemi_vita_cam_0_0_xpm_cdc_sync_rst__2\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_onsemi_vita_cam_0_0_xpm_cdc_sync_rst__2\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \design_1_onsemi_vita_cam_0_0_xpm_cdc_sync_rst__2\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_onsemi_vita_cam_0_0_xpm_cdc_sync_rst__2\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_onsemi_vita_cam_0_0_xpm_cdc_sync_rst__2\ : entity is "SYNC_RST";
end \design_1_onsemi_vita_cam_0_0_xpm_cdc_sync_rst__2\;

architecture STRUCTURE of \design_1_onsemi_vita_cam_0_0_xpm_cdc_sync_rst__2\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_onsemi_vita_cam_0_0_xpm_cdc_sync_rst__3\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \design_1_onsemi_vita_cam_0_0_xpm_cdc_sync_rst__3\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_onsemi_vita_cam_0_0_xpm_cdc_sync_rst__3\ : entity is 2;
  attribute INIT : string;
  attribute INIT of \design_1_onsemi_vita_cam_0_0_xpm_cdc_sync_rst__3\ : entity is "0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_onsemi_vita_cam_0_0_xpm_cdc_sync_rst__3\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_onsemi_vita_cam_0_0_xpm_cdc_sync_rst__3\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \design_1_onsemi_vita_cam_0_0_xpm_cdc_sync_rst__3\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_onsemi_vita_cam_0_0_xpm_cdc_sync_rst__3\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_onsemi_vita_cam_0_0_xpm_cdc_sync_rst__3\ : entity is "SYNC_RST";
end \design_1_onsemi_vita_cam_0_0_xpm_cdc_sync_rst__3\;

architecture STRUCTURE of \design_1_onsemi_vita_cam_0_0_xpm_cdc_sync_rst__3\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_onsemi_vita_cam_0_0_xpm_cdc_sync_rst__4\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \design_1_onsemi_vita_cam_0_0_xpm_cdc_sync_rst__4\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_onsemi_vita_cam_0_0_xpm_cdc_sync_rst__4\ : entity is 2;
  attribute INIT : string;
  attribute INIT of \design_1_onsemi_vita_cam_0_0_xpm_cdc_sync_rst__4\ : entity is "0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_onsemi_vita_cam_0_0_xpm_cdc_sync_rst__4\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_onsemi_vita_cam_0_0_xpm_cdc_sync_rst__4\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \design_1_onsemi_vita_cam_0_0_xpm_cdc_sync_rst__4\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_onsemi_vita_cam_0_0_xpm_cdc_sync_rst__4\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_onsemi_vita_cam_0_0_xpm_cdc_sync_rst__4\ : entity is "SYNC_RST";
end \design_1_onsemi_vita_cam_0_0_xpm_cdc_sync_rst__4\;

architecture STRUCTURE of \design_1_onsemi_vita_cam_0_0_xpm_cdc_sync_rst__4\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_xpm_counter_updn is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_data_count_i_reg[2]\ : out STD_LOGIC;
    count_value_i : out STD_LOGIC_VECTOR ( 1 downto 0 );
    src_in_bin : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \count_value_i_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_fwft.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_empty_i : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_xpm_counter_updn : entity is "xpm_counter_updn";
end design_1_onsemi_vita_cam_0_0_xpm_counter_updn;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_xpm_counter_updn is
  signal \^count_value_i\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_2_n_0\ : STD_LOGIC;
  signal \^rd_data_count_i_reg[2]\ : STD_LOGIC;
begin
  count_value_i(1 downto 0) <= \^count_value_i\(1 downto 0);
  \rd_data_count_i_reg[2]\ <= \^rd_data_count_i_reg[2]\;
\count_value_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005AA98585"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => \gen_fwft.curr_fwft_state_reg[1]\(1),
      I2 => ram_empty_i,
      I3 => rd_en,
      I4 => \gen_fwft.curr_fwft_state_reg[1]\(0),
      I5 => SR(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AA8A"
    )
        port map (
      I0 => \count_value_i[1]_i_2_n_0\,
      I1 => \gen_fwft.curr_fwft_state_reg[1]\(1),
      I2 => ram_empty_i,
      I3 => \gen_fwft.curr_fwft_state_reg[1]\(0),
      I4 => SR(0),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFDF5F550020A0A"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => \gen_fwft.curr_fwft_state_reg[1]\(1),
      I2 => ram_empty_i,
      I3 => rd_en,
      I4 => \gen_fwft.curr_fwft_state_reg[1]\(0),
      I5 => \^count_value_i\(1),
      O => \count_value_i[1]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^count_value_i\(0),
      R => '0'
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^count_value_i\(1),
      R => '0'
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => \count_value_i_reg[2]\(0),
      I2 => \^count_value_i\(1),
      I3 => \count_value_i_reg[2]\(1),
      O => src_in_bin(0)
    );
\rd_data_count_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696699669966969"
    )
        port map (
      I0 => \^rd_data_count_i_reg[2]\,
      I1 => Q(2),
      I2 => \count_value_i_reg[2]\(2),
      I3 => \count_value_i_reg[2]\(1),
      I4 => \^count_value_i\(1),
      I5 => Q(1),
      O => D(0)
    );
\rd_data_count_i[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69FF696969690069"
    )
        port map (
      I0 => \^count_value_i\(1),
      I1 => \count_value_i_reg[2]\(1),
      I2 => Q(1),
      I3 => \count_value_i_reg[2]\(0),
      I4 => \^count_value_i\(0),
      I5 => Q(0),
      O => \^rd_data_count_i_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_xpm_counter_updn_34 is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    count_value_i : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_fwft.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_empty_i : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_xpm_counter_updn_34 : entity is "xpm_counter_updn";
end design_1_onsemi_vita_cam_0_0_xpm_counter_updn_34;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_xpm_counter_updn_34 is
  signal \^count_value_i\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_2_n_0\ : STD_LOGIC;
begin
  count_value_i(1 downto 0) <= \^count_value_i\(1 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005AA98585"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => \gen_fwft.curr_fwft_state_reg[1]\(1),
      I2 => ram_empty_i,
      I3 => rd_en,
      I4 => \gen_fwft.curr_fwft_state_reg[1]\(0),
      I5 => SR(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AA8A"
    )
        port map (
      I0 => \count_value_i[1]_i_2_n_0\,
      I1 => \gen_fwft.curr_fwft_state_reg[1]\(1),
      I2 => ram_empty_i,
      I3 => \gen_fwft.curr_fwft_state_reg[1]\(0),
      I4 => SR(0),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFDF5F550020A0A"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => \gen_fwft.curr_fwft_state_reg[1]\(1),
      I2 => ram_empty_i,
      I3 => rd_en,
      I4 => \gen_fwft.curr_fwft_state_reg[1]\(0),
      I5 => \^count_value_i\(1),
      O => \count_value_i[1]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^count_value_i\(0),
      R => '0'
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^count_value_i\(1),
      R => '0'
    );
\rd_data_count_i[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => Q(0),
      O => S(0)
    );
\rd_data_count_i[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^count_value_i\(1),
      I1 => Q(1),
      O => S(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : out STD_LOGIC;
    \rd_data_count_i_reg[4]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    src_in_bin : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_out_i_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_i : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gen_fwft.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC;
    \reg_out_i_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_out_i_reg[3]_0\ : in STD_LOGIC;
    count_value_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized0\ : entity is "xpm_counter_updn";
end \design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized0\;

architecture STRUCTURE of \design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \^count_value_i_reg[0]_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pe[3]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pe[3]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data_count_i[4]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data_count_i[4]_i_6_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.diff_pntr_pe[3]_i_3\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \rd_data_count_i[4]_i_6\ : label is "soft_lutpair36";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \count_value_i_reg[0]_0\ <= \^count_value_i_reg[0]_0\;
\count_value_i[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA4555"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => \gen_fwft.curr_fwft_state_reg[1]\(1),
      I3 => \gen_fwft.curr_fwft_state_reg[1]\(0),
      I4 => \^q\(0),
      O => \count_value_i[0]_i_1__3_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08FFFF00F70000"
    )
        port map (
      I0 => \gen_fwft.curr_fwft_state_reg[1]\(0),
      I1 => \gen_fwft.curr_fwft_state_reg[1]\(1),
      I2 => rd_en,
      I3 => ram_empty_i,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^count_value_i_reg[0]_0\,
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^count_value_i_reg[0]_0\,
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^count_value_i_reg[0]_0\,
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \count_value_i_reg_n_0_[4]\,
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^count_value_i_reg[0]_0\,
      D => \count_value_i[0]_i_1__3_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^count_value_i_reg[0]_0\,
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^count_value_i_reg[0]_0\,
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => SR(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^count_value_i_reg[0]_0\,
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => SR(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^count_value_i_reg[0]_0\,
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \count_value_i_reg_n_0_[4]\,
      R => SR(0)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAFE00001501"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0\,
      I2 => \^q\(1),
      I3 => count_value_i(1),
      I4 => \^q\(2),
      I5 => \count_value_i_reg_n_0_[4]\,
      O => src_in_bin(3)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBBAFB04044504"
    )
        port map (
      I0 => \^q\(2),
      I1 => count_value_i(1),
      I2 => \^q\(1),
      I3 => count_value_i(0),
      I4 => \^q\(0),
      I5 => \^q\(3),
      O => src_in_bin(2)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0FB4F04"
    )
        port map (
      I0 => \^q\(0),
      I1 => count_value_i(0),
      I2 => \^q\(1),
      I3 => count_value_i(1),
      I4 => \^q\(2),
      O => src_in_bin(1)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => count_value_i(0),
      O => src_in_bin(0)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(0),
      I1 => count_value_i(0),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0\
    );
\gen_pf_ic_rc.diff_pntr_pe[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \gen_pf_ic_rc.diff_pntr_pe[3]_i_2_n_0\,
      I1 => \reg_out_i_reg[3]\(1),
      I2 => \^q\(1),
      I3 => \reg_out_i_reg[3]\(2),
      I4 => \^q\(2),
      O => D(0)
    );
\gen_pf_ic_rc.diff_pntr_pe[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2BFF002BD400FFD4"
    )
        port map (
      I0 => \^q\(1),
      I1 => \reg_out_i_reg[3]\(1),
      I2 => \gen_pf_ic_rc.diff_pntr_pe[3]_i_2_n_0\,
      I3 => \reg_out_i_reg[3]\(2),
      I4 => \^q\(2),
      I5 => \gen_pf_ic_rc.diff_pntr_pe[3]_i_3_n_0\,
      O => D(1)
    );
\gen_pf_ic_rc.diff_pntr_pe[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDDDDDD45444444"
    )
        port map (
      I0 => \^q\(0),
      I1 => ram_empty_i,
      I2 => rd_en,
      I3 => \gen_fwft.curr_fwft_state_reg[1]\(1),
      I4 => \gen_fwft.curr_fwft_state_reg[1]\(0),
      I5 => \reg_out_i_reg[3]\(0),
      O => \gen_pf_ic_rc.diff_pntr_pe[3]_i_2_n_0\
    );
\gen_pf_ic_rc.diff_pntr_pe[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \reg_out_i_reg[3]\(3),
      O => \gen_pf_ic_rc.diff_pntr_pe[3]_i_3_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F7"
    )
        port map (
      I0 => \gen_fwft.curr_fwft_state_reg[1]\(0),
      I1 => \gen_fwft.curr_fwft_state_reg[1]\(1),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^count_value_i_reg[0]_0\
    );
\rd_data_count_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1EE1788787781EE1"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\,
      I1 => \rd_data_count_i[4]_i_3_n_0\,
      I2 => \reg_out_i_reg[4]\(2),
      I3 => \^q\(3),
      I4 => \reg_out_i_reg[4]\(1),
      I5 => \^q\(2),
      O => \rd_data_count_i_reg[4]\(0)
    );
\rd_data_count_i[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1701FF7FE8FE0080"
    )
        port map (
      I0 => \rd_data_count_i[4]_i_3_n_0\,
      I1 => \count_value_i_reg[1]_0\,
      I2 => \reg_out_i_reg[4]\(1),
      I3 => \^q\(2),
      I4 => \reg_out_i_reg[3]_0\,
      I5 => \rd_data_count_i[4]_i_6_n_0\,
      O => \rd_data_count_i_reg[4]\(1)
    );
\rd_data_count_i[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^q\(1),
      I1 => count_value_i(1),
      I2 => \reg_out_i_reg[4]\(0),
      O => \rd_data_count_i[4]_i_3_n_0\
    );
\rd_data_count_i[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \reg_out_i_reg[4]\(2),
      I2 => \count_value_i_reg_n_0_[4]\,
      I3 => \reg_out_i_reg[4]\(3),
      O => \rd_data_count_i[4]_i_6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized0_28\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC;
    \syncstages_ff_reg[1]\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC;
    \reg_out_i_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    wr_clk : in STD_LOGIC;
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized0_28\ : entity is "xpm_counter_updn";
end \design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized0_28\;

architecture STRUCTURE of \design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized0_28\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF00200000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \syncstages_ff_reg[1]\,
      I2 => wr_en,
      I3 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\,
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\,
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\,
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(4),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\,
      D => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_1\(0),
      Q => \^q\(0),
      R => \syncstages_ff_reg[1]\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\,
      D => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_1\(1),
      Q => \^q\(1),
      R => \syncstages_ff_reg[1]\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \syncstages_ff_reg[1]\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \syncstages_ff_reg[1]\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\,
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^q\(4),
      R => \syncstages_ff_reg[1]\
    );
\wr_data_count_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F04B0FBB0FB4F04"
    )
        port map (
      I0 => \^q\(0),
      I1 => \reg_out_i_reg[2]\(0),
      I2 => \^q\(1),
      I3 => \reg_out_i_reg[2]\(1),
      I4 => \reg_out_i_reg[2]\(2),
      I5 => \^q\(2),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_fwft.curr_fwft_state_reg[0]\ : in STD_LOGIC;
    \gen_fwft.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized1\ : entity is "xpm_counter_updn";
end \design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized1\;

architecture STRUCTURE of \design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__3\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__3\ : label is "soft_lutpair37";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA4555"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => \gen_fwft.curr_fwft_state_reg[1]\(1),
      I3 => \gen_fwft.curr_fwft_state_reg[1]\(0),
      I4 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08FFFF00F70000"
    )
        port map (
      I0 => \gen_fwft.curr_fwft_state_reg[1]\(0),
      I1 => \gen_fwft.curr_fwft_state_reg[1]\(1),
      I2 => rd_en,
      I3 => ram_empty_i,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \count_value_i[1]_i_1__3_n_0\
    );
\count_value_i[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_fwft.curr_fwft_state_reg[0]\,
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => \count_value_i[2]_i_1__3_n_0\
    );
\count_value_i[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_fwft.curr_fwft_state_reg[0]\,
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(3),
      O => \count_value_i[3]_i_1__3_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => \gen_fwft.curr_fwft_state_reg[0]\,
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => SR(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gen_fwft.curr_fwft_state_reg[0]\,
      D => \count_value_i[1]_i_1__3_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gen_fwft.curr_fwft_state_reg[0]\,
      D => \count_value_i[2]_i_1__3_n_0\,
      Q => \^q\(2),
      R => SR(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gen_fwft.curr_fwft_state_reg[0]\,
      D => \count_value_i[3]_i_1__3_n_0\,
      Q => \^q\(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized1_29\ is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_out_i_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_out_i_reg[0]\ : in STD_LOGIC;
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC;
    \syncstages_ff_reg[1]\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized1_29\ : entity is "xpm_counter_updn";
end \design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized1_29\;

architecture STRUCTURE of \design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized1_29\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pf_q[4]_i_3_n_0\ : STD_LOGIC;
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF00200000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \syncstages_ff_reg[1]\,
      I2 => wr_en,
      I3 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\,
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\,
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\,
      D => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_1\(0),
      Q => \^q\(0),
      S => \syncstages_ff_reg[1]\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\,
      D => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_1\(1),
      Q => \^q\(1),
      R => \syncstages_ff_reg[1]\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\,
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \syncstages_ff_reg[1]\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\,
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \syncstages_ff_reg[1]\
    );
\gen_pf_ic_rc.diff_pntr_pf_q[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\,
      I1 => \^q\(0),
      I2 => \reg_out_i_reg[3]\(0),
      I3 => \reg_out_i_reg[3]\(1),
      I4 => \^q\(1),
      O => D(0)
    );
\gen_pf_ic_rc.diff_pntr_pf_q[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \reg_out_i_reg[0]\,
      I1 => \^q\(1),
      I2 => \reg_out_i_reg[3]\(1),
      I3 => \reg_out_i_reg[3]\(2),
      I4 => \^q\(2),
      O => D(1)
    );
\gen_pf_ic_rc.diff_pntr_pf_q[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2BFF002BD400FFD4"
    )
        port map (
      I0 => \reg_out_i_reg[3]\(1),
      I1 => \^q\(1),
      I2 => \reg_out_i_reg[0]\,
      I3 => \^q\(2),
      I4 => \reg_out_i_reg[3]\(2),
      I5 => \gen_pf_ic_rc.diff_pntr_pf_q[4]_i_3_n_0\,
      O => D(2)
    );
\gen_pf_ic_rc.diff_pntr_pf_q[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \reg_out_i_reg[3]\(3),
      O => \gen_pf_ic_rc.diff_pntr_pf_q[4]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized2\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC;
    \syncstages_ff_reg[1]\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized2\ : entity is "xpm_counter_updn";
end \design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized2\;

architecture STRUCTURE of \design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF00200000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \syncstages_ff_reg[1]\,
      I2 => wr_en,
      I3 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\,
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\,
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\,
      D => D(0),
      Q => \^q\(0),
      R => \syncstages_ff_reg[1]\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\,
      D => D(1),
      Q => \^q\(1),
      S => \syncstages_ff_reg[1]\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\,
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \syncstages_ff_reg[1]\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\,
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \syncstages_ff_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized3\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_out_i_reg[14]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized3\ : entity is "xpm_counter_updn";
end \design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized3\;

architecture STRUCTURE of \design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized3\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \count_value_i[11]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i[11]_i_3__1_n_0\ : STD_LOGIC;
  signal \count_value_i[11]_i_4__1_n_0\ : STD_LOGIC;
  signal \count_value_i[11]_i_5__1_n_0\ : STD_LOGIC;
  signal \count_value_i[12]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_4__1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_5__1_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1__1_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1__1_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1__1_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1__1_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1__1_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1__1_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1__1_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__1_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__1_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__1_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__1_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__1_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__1_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__1_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__1_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__1_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__1_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__1_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__1_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__1_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__1_n_7\ : STD_LOGIC;
  signal \wr_data_count_i[11]_i_2_n_0\ : STD_LOGIC;
  signal \wr_data_count_i[11]_i_3_n_0\ : STD_LOGIC;
  signal \wr_data_count_i[11]_i_4_n_0\ : STD_LOGIC;
  signal \wr_data_count_i[11]_i_5_n_0\ : STD_LOGIC;
  signal \wr_data_count_i[12]_i_2_n_0\ : STD_LOGIC;
  signal \wr_data_count_i[3]_i_2_n_0\ : STD_LOGIC;
  signal \wr_data_count_i[3]_i_3_n_0\ : STD_LOGIC;
  signal \wr_data_count_i[3]_i_4_n_0\ : STD_LOGIC;
  signal \wr_data_count_i[3]_i_5_n_0\ : STD_LOGIC;
  signal \wr_data_count_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \wr_data_count_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \wr_data_count_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \wr_data_count_i[7]_i_5_n_0\ : STD_LOGIC;
  signal \wr_data_count_i_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data_count_i_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \wr_data_count_i_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \wr_data_count_i_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \wr_data_count_i_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data_count_i_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \wr_data_count_i_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \wr_data_count_i_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \wr_data_count_i_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data_count_i_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \wr_data_count_i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \wr_data_count_i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_count_value_i_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_count_value_i_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_wr_data_count_i_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_wr_data_count_i_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_wr_data_count_i_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
  Q(12 downto 0) <= \^q\(12 downto 0);
\count_value_i[11]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(11),
      O => \count_value_i[11]_i_2__1_n_0\
    );
\count_value_i[11]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(10),
      O => \count_value_i[11]_i_3__1_n_0\
    );
\count_value_i[11]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(9),
      O => \count_value_i[11]_i_4__1_n_0\
    );
\count_value_i[11]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(8),
      O => \count_value_i[11]_i_5__1_n_0\
    );
\count_value_i[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(12),
      O => \count_value_i[12]_i_2_n_0\
    );
\count_value_i[3]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      O => \count_value_i[3]_i_2__1_n_0\
    );
\count_value_i[3]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      O => \count_value_i[3]_i_3__1_n_0\
    );
\count_value_i[3]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      O => \count_value_i[3]_i_4__1_n_0\
    );
\count_value_i[7]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      O => \count_value_i[7]_i_2__1_n_0\
    );
\count_value_i[7]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      O => \count_value_i[7]_i_3__1_n_0\
    );
\count_value_i[7]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      O => \count_value_i[7]_i_4__1_n_0\
    );
\count_value_i[7]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      O => \count_value_i[7]_i_5__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1__1_n_7\,
      Q => \^q\(0),
      R => SR(0)
    );
\count_value_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[11]_i_1__1_n_5\,
      Q => \^q\(10),
      R => SR(0)
    );
\count_value_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[11]_i_1__1_n_4\,
      Q => \^q\(11),
      R => SR(0)
    );
\count_value_i_reg[11]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[7]_i_1__1_n_0\,
      CO(3) => \count_value_i_reg[11]_i_1__1_n_0\,
      CO(2) => \count_value_i_reg[11]_i_1__1_n_1\,
      CO(1) => \count_value_i_reg[11]_i_1__1_n_2\,
      CO(0) => \count_value_i_reg[11]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_value_i_reg[11]_i_1__1_n_4\,
      O(2) => \count_value_i_reg[11]_i_1__1_n_5\,
      O(1) => \count_value_i_reg[11]_i_1__1_n_6\,
      O(0) => \count_value_i_reg[11]_i_1__1_n_7\,
      S(3) => \count_value_i[11]_i_2__1_n_0\,
      S(2) => \count_value_i[11]_i_3__1_n_0\,
      S(1) => \count_value_i[11]_i_4__1_n_0\,
      S(0) => \count_value_i[11]_i_5__1_n_0\
    );
\count_value_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[12]_i_1_n_7\,
      Q => \^q\(12),
      R => SR(0)
    );
\count_value_i_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[11]_i_1__1_n_0\,
      CO(3 downto 0) => \NLW_count_value_i_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_count_value_i_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \count_value_i_reg[12]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \count_value_i[12]_i_2_n_0\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1__1_n_6\,
      Q => \^q\(1),
      R => SR(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1__1_n_5\,
      Q => \^q\(2),
      R => SR(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1__1_n_4\,
      Q => \^q\(3),
      R => SR(0)
    );
\count_value_i_reg[3]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_value_i_reg[3]_i_1__1_n_0\,
      CO(2) => \count_value_i_reg[3]_i_1__1_n_1\,
      CO(1) => \count_value_i_reg[3]_i_1__1_n_2\,
      CO(0) => \count_value_i_reg[3]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(0),
      O(3) => \count_value_i_reg[3]_i_1__1_n_4\,
      O(2) => \count_value_i_reg[3]_i_1__1_n_5\,
      O(1) => \count_value_i_reg[3]_i_1__1_n_6\,
      O(0) => \count_value_i_reg[3]_i_1__1_n_7\,
      S(3) => \count_value_i[3]_i_2__1_n_0\,
      S(2) => \count_value_i[3]_i_3__1_n_0\,
      S(1) => \count_value_i[3]_i_4__1_n_0\,
      S(0) => S(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1__1_n_7\,
      Q => \^q\(4),
      R => SR(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1__1_n_6\,
      Q => \^q\(5),
      R => SR(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1__1_n_5\,
      Q => \^q\(6),
      R => SR(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1__1_n_4\,
      Q => \^q\(7),
      R => SR(0)
    );
\count_value_i_reg[7]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[3]_i_1__1_n_0\,
      CO(3) => \count_value_i_reg[7]_i_1__1_n_0\,
      CO(2) => \count_value_i_reg[7]_i_1__1_n_1\,
      CO(1) => \count_value_i_reg[7]_i_1__1_n_2\,
      CO(0) => \count_value_i_reg[7]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_value_i_reg[7]_i_1__1_n_4\,
      O(2) => \count_value_i_reg[7]_i_1__1_n_5\,
      O(1) => \count_value_i_reg[7]_i_1__1_n_6\,
      O(0) => \count_value_i_reg[7]_i_1__1_n_7\,
      S(3) => \count_value_i[7]_i_2__1_n_0\,
      S(2) => \count_value_i[7]_i_3__1_n_0\,
      S(1) => \count_value_i[7]_i_4__1_n_0\,
      S(0) => \count_value_i[7]_i_5__1_n_0\
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[11]_i_1__1_n_7\,
      Q => \^q\(8),
      R => SR(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[11]_i_1__1_n_6\,
      Q => \^q\(9),
      R => SR(0)
    );
\wr_data_count_i[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(11),
      I1 => \reg_out_i_reg[14]\(11),
      O => \wr_data_count_i[11]_i_2_n_0\
    );
\wr_data_count_i[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(10),
      I1 => \reg_out_i_reg[14]\(10),
      O => \wr_data_count_i[11]_i_3_n_0\
    );
\wr_data_count_i[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => \reg_out_i_reg[14]\(9),
      O => \wr_data_count_i[11]_i_4_n_0\
    );
\wr_data_count_i[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \reg_out_i_reg[14]\(8),
      O => \wr_data_count_i[11]_i_5_n_0\
    );
\wr_data_count_i[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(12),
      I1 => \reg_out_i_reg[14]\(12),
      O => \wr_data_count_i[12]_i_2_n_0\
    );
\wr_data_count_i[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \reg_out_i_reg[14]\(3),
      O => \wr_data_count_i[3]_i_2_n_0\
    );
\wr_data_count_i[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \reg_out_i_reg[14]\(2),
      O => \wr_data_count_i[3]_i_3_n_0\
    );
\wr_data_count_i[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \reg_out_i_reg[14]\(1),
      O => \wr_data_count_i[3]_i_4_n_0\
    );
\wr_data_count_i[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \reg_out_i_reg[14]\(0),
      O => \wr_data_count_i[3]_i_5_n_0\
    );
\wr_data_count_i[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \reg_out_i_reg[14]\(7),
      O => \wr_data_count_i[7]_i_2_n_0\
    );
\wr_data_count_i[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \reg_out_i_reg[14]\(6),
      O => \wr_data_count_i[7]_i_3_n_0\
    );
\wr_data_count_i[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \reg_out_i_reg[14]\(5),
      O => \wr_data_count_i[7]_i_4_n_0\
    );
\wr_data_count_i[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \reg_out_i_reg[14]\(4),
      O => \wr_data_count_i[7]_i_5_n_0\
    );
\wr_data_count_i_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wr_data_count_i_reg[7]_i_1_n_0\,
      CO(3) => \wr_data_count_i_reg[11]_i_1_n_0\,
      CO(2) => \wr_data_count_i_reg[11]_i_1_n_1\,
      CO(1) => \wr_data_count_i_reg[11]_i_1_n_2\,
      CO(0) => \wr_data_count_i_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(11 downto 8),
      O(3 downto 0) => D(8 downto 5),
      S(3) => \wr_data_count_i[11]_i_2_n_0\,
      S(2) => \wr_data_count_i[11]_i_3_n_0\,
      S(1) => \wr_data_count_i[11]_i_4_n_0\,
      S(0) => \wr_data_count_i[11]_i_5_n_0\
    );
\wr_data_count_i_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wr_data_count_i_reg[11]_i_1_n_0\,
      CO(3 downto 0) => \NLW_wr_data_count_i_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_wr_data_count_i_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => D(9),
      S(3 downto 1) => B"000",
      S(0) => \wr_data_count_i[12]_i_2_n_0\
    );
\wr_data_count_i_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wr_data_count_i_reg[3]_i_1_n_0\,
      CO(2) => \wr_data_count_i_reg[3]_i_1_n_1\,
      CO(1) => \wr_data_count_i_reg[3]_i_1_n_2\,
      CO(0) => \wr_data_count_i_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3) => D(0),
      O(2 downto 0) => \NLW_wr_data_count_i_reg[3]_i_1_O_UNCONNECTED\(2 downto 0),
      S(3) => \wr_data_count_i[3]_i_2_n_0\,
      S(2) => \wr_data_count_i[3]_i_3_n_0\,
      S(1) => \wr_data_count_i[3]_i_4_n_0\,
      S(0) => \wr_data_count_i[3]_i_5_n_0\
    );
\wr_data_count_i_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wr_data_count_i_reg[3]_i_1_n_0\,
      CO(3) => \wr_data_count_i_reg[7]_i_1_n_0\,
      CO(2) => \wr_data_count_i_reg[7]_i_1_n_1\,
      CO(1) => \wr_data_count_i_reg[7]_i_1_n_2\,
      CO(0) => \wr_data_count_i_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(7 downto 4),
      O(3 downto 0) => D(4 downto 1),
      S(3) => \wr_data_count_i[7]_i_2_n_0\,
      S(2) => \wr_data_count_i[7]_i_3_n_0\,
      S(1) => \wr_data_count_i[7]_i_4_n_0\,
      S(0) => \wr_data_count_i[7]_i_5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized4\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_out_i_reg[13]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized4\ : entity is "xpm_counter_updn";
end \design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized4\;

architecture STRUCTURE of \design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized4\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \count_value_i[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \count_value_i[11]_i_4__0_n_0\ : STD_LOGIC;
  signal \count_value_i[11]_i_5__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1__0_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1__0_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1__0_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1__0_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1__0_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1__0_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1__0_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_7\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pf_q[12]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pf_q[12]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pf_q[12]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pf_q[12]_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pf_q[4]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pf_q[4]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pf_q[4]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pf_q[4]_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pf_q[8]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pf_q[8]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pf_q[8]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pf_q[8]_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pf_q_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pf_q_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pf_q_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pf_q_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pf_q_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pf_q_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pf_q_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pf_q_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pf_q_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pf_q_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pf_q_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_count_value_i_reg[11]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gen_pf_ic_rc.diff_pntr_pf_q_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gen_pf_ic_rc.diff_pntr_pf_q_reg[4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Q(11 downto 0) <= \^q\(11 downto 0);
\count_value_i[11]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(11),
      O => \count_value_i[11]_i_2__0_n_0\
    );
\count_value_i[11]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(10),
      O => \count_value_i[11]_i_3__0_n_0\
    );
\count_value_i[11]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(9),
      O => \count_value_i[11]_i_4__0_n_0\
    );
\count_value_i[11]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(8),
      O => \count_value_i[11]_i_5__0_n_0\
    );
\count_value_i[3]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      O => \count_value_i[3]_i_2__0_n_0\
    );
\count_value_i[3]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      O => \count_value_i[3]_i_3__0_n_0\
    );
\count_value_i[3]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      O => \count_value_i[3]_i_4__0_n_0\
    );
\count_value_i[7]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      O => \count_value_i[7]_i_2__0_n_0\
    );
\count_value_i[7]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      O => \count_value_i[7]_i_3__0_n_0\
    );
\count_value_i[7]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      O => \count_value_i[7]_i_4__0_n_0\
    );
\count_value_i[7]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      O => \count_value_i[7]_i_5__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1__0_n_7\,
      Q => \^q\(0),
      S => SR(0)
    );
\count_value_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[11]_i_1__0_n_5\,
      Q => \^q\(10),
      R => SR(0)
    );
\count_value_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[11]_i_1__0_n_4\,
      Q => \^q\(11),
      R => SR(0)
    );
\count_value_i_reg[11]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[7]_i_1__0_n_0\,
      CO(3) => \NLW_count_value_i_reg[11]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \count_value_i_reg[11]_i_1__0_n_1\,
      CO(1) => \count_value_i_reg[11]_i_1__0_n_2\,
      CO(0) => \count_value_i_reg[11]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_value_i_reg[11]_i_1__0_n_4\,
      O(2) => \count_value_i_reg[11]_i_1__0_n_5\,
      O(1) => \count_value_i_reg[11]_i_1__0_n_6\,
      O(0) => \count_value_i_reg[11]_i_1__0_n_7\,
      S(3) => \count_value_i[11]_i_2__0_n_0\,
      S(2) => \count_value_i[11]_i_3__0_n_0\,
      S(1) => \count_value_i[11]_i_4__0_n_0\,
      S(0) => \count_value_i[11]_i_5__0_n_0\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1__0_n_6\,
      Q => \^q\(1),
      R => SR(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1__0_n_5\,
      Q => \^q\(2),
      R => SR(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1__0_n_4\,
      Q => \^q\(3),
      R => SR(0)
    );
\count_value_i_reg[3]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_value_i_reg[3]_i_1__0_n_0\,
      CO(2) => \count_value_i_reg[3]_i_1__0_n_1\,
      CO(1) => \count_value_i_reg[3]_i_1__0_n_2\,
      CO(0) => \count_value_i_reg[3]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(0),
      O(3) => \count_value_i_reg[3]_i_1__0_n_4\,
      O(2) => \count_value_i_reg[3]_i_1__0_n_5\,
      O(1) => \count_value_i_reg[3]_i_1__0_n_6\,
      O(0) => \count_value_i_reg[3]_i_1__0_n_7\,
      S(3) => \count_value_i[3]_i_2__0_n_0\,
      S(2) => \count_value_i[3]_i_3__0_n_0\,
      S(1) => \count_value_i[3]_i_4__0_n_0\,
      S(0) => S(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1__0_n_7\,
      Q => \^q\(4),
      R => SR(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1__0_n_6\,
      Q => \^q\(5),
      R => SR(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1__0_n_5\,
      Q => \^q\(6),
      R => SR(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1__0_n_4\,
      Q => \^q\(7),
      R => SR(0)
    );
\count_value_i_reg[7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[3]_i_1__0_n_0\,
      CO(3) => \count_value_i_reg[7]_i_1__0_n_0\,
      CO(2) => \count_value_i_reg[7]_i_1__0_n_1\,
      CO(1) => \count_value_i_reg[7]_i_1__0_n_2\,
      CO(0) => \count_value_i_reg[7]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_value_i_reg[7]_i_1__0_n_4\,
      O(2) => \count_value_i_reg[7]_i_1__0_n_5\,
      O(1) => \count_value_i_reg[7]_i_1__0_n_6\,
      O(0) => \count_value_i_reg[7]_i_1__0_n_7\,
      S(3) => \count_value_i[7]_i_2__0_n_0\,
      S(2) => \count_value_i[7]_i_3__0_n_0\,
      S(1) => \count_value_i[7]_i_4__0_n_0\,
      S(0) => \count_value_i[7]_i_5__0_n_0\
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[11]_i_1__0_n_7\,
      Q => \^q\(8),
      R => SR(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[11]_i_1__0_n_6\,
      Q => \^q\(9),
      R => SR(0)
    );
\gen_pf_ic_rc.diff_pntr_pf_q[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(11),
      I1 => \reg_out_i_reg[13]\(11),
      O => \gen_pf_ic_rc.diff_pntr_pf_q[12]_i_2_n_0\
    );
\gen_pf_ic_rc.diff_pntr_pf_q[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(10),
      I1 => \reg_out_i_reg[13]\(10),
      O => \gen_pf_ic_rc.diff_pntr_pf_q[12]_i_3_n_0\
    );
\gen_pf_ic_rc.diff_pntr_pf_q[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => \reg_out_i_reg[13]\(9),
      O => \gen_pf_ic_rc.diff_pntr_pf_q[12]_i_4_n_0\
    );
\gen_pf_ic_rc.diff_pntr_pf_q[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \reg_out_i_reg[13]\(8),
      O => \gen_pf_ic_rc.diff_pntr_pf_q[12]_i_5_n_0\
    );
\gen_pf_ic_rc.diff_pntr_pf_q[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \reg_out_i_reg[13]\(3),
      O => \gen_pf_ic_rc.diff_pntr_pf_q[4]_i_2_n_0\
    );
\gen_pf_ic_rc.diff_pntr_pf_q[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \reg_out_i_reg[13]\(2),
      O => \gen_pf_ic_rc.diff_pntr_pf_q[4]_i_3_n_0\
    );
\gen_pf_ic_rc.diff_pntr_pf_q[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \reg_out_i_reg[13]\(1),
      O => \gen_pf_ic_rc.diff_pntr_pf_q[4]_i_4_n_0\
    );
\gen_pf_ic_rc.diff_pntr_pf_q[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \reg_out_i_reg[13]\(0),
      O => \gen_pf_ic_rc.diff_pntr_pf_q[4]_i_5_n_0\
    );
\gen_pf_ic_rc.diff_pntr_pf_q[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \reg_out_i_reg[13]\(7),
      O => \gen_pf_ic_rc.diff_pntr_pf_q[8]_i_2_n_0\
    );
\gen_pf_ic_rc.diff_pntr_pf_q[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \reg_out_i_reg[13]\(6),
      O => \gen_pf_ic_rc.diff_pntr_pf_q[8]_i_3_n_0\
    );
\gen_pf_ic_rc.diff_pntr_pf_q[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \reg_out_i_reg[13]\(5),
      O => \gen_pf_ic_rc.diff_pntr_pf_q[8]_i_4_n_0\
    );
\gen_pf_ic_rc.diff_pntr_pf_q[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \reg_out_i_reg[13]\(4),
      O => \gen_pf_ic_rc.diff_pntr_pf_q[8]_i_5_n_0\
    );
\gen_pf_ic_rc.diff_pntr_pf_q_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_pf_ic_rc.diff_pntr_pf_q_reg[8]_i_1_n_0\,
      CO(3) => \NLW_gen_pf_ic_rc.diff_pntr_pf_q_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \gen_pf_ic_rc.diff_pntr_pf_q_reg[12]_i_1_n_1\,
      CO(1) => \gen_pf_ic_rc.diff_pntr_pf_q_reg[12]_i_1_n_2\,
      CO(0) => \gen_pf_ic_rc.diff_pntr_pf_q_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^q\(10 downto 8),
      O(3 downto 0) => D(10 downto 7),
      S(3) => \gen_pf_ic_rc.diff_pntr_pf_q[12]_i_2_n_0\,
      S(2) => \gen_pf_ic_rc.diff_pntr_pf_q[12]_i_3_n_0\,
      S(1) => \gen_pf_ic_rc.diff_pntr_pf_q[12]_i_4_n_0\,
      S(0) => \gen_pf_ic_rc.diff_pntr_pf_q[12]_i_5_n_0\
    );
\gen_pf_ic_rc.diff_pntr_pf_q_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_pf_ic_rc.diff_pntr_pf_q_reg[4]_i_1_n_0\,
      CO(2) => \gen_pf_ic_rc.diff_pntr_pf_q_reg[4]_i_1_n_1\,
      CO(1) => \gen_pf_ic_rc.diff_pntr_pf_q_reg[4]_i_1_n_2\,
      CO(0) => \gen_pf_ic_rc.diff_pntr_pf_q_reg[4]_i_1_n_3\,
      CYINIT => E(0),
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3 downto 1) => D(2 downto 0),
      O(0) => \NLW_gen_pf_ic_rc.diff_pntr_pf_q_reg[4]_i_1_O_UNCONNECTED\(0),
      S(3) => \gen_pf_ic_rc.diff_pntr_pf_q[4]_i_2_n_0\,
      S(2) => \gen_pf_ic_rc.diff_pntr_pf_q[4]_i_3_n_0\,
      S(1) => \gen_pf_ic_rc.diff_pntr_pf_q[4]_i_4_n_0\,
      S(0) => \gen_pf_ic_rc.diff_pntr_pf_q[4]_i_5_n_0\
    );
\gen_pf_ic_rc.diff_pntr_pf_q_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_pf_ic_rc.diff_pntr_pf_q_reg[4]_i_1_n_0\,
      CO(3) => \gen_pf_ic_rc.diff_pntr_pf_q_reg[8]_i_1_n_0\,
      CO(2) => \gen_pf_ic_rc.diff_pntr_pf_q_reg[8]_i_1_n_1\,
      CO(1) => \gen_pf_ic_rc.diff_pntr_pf_q_reg[8]_i_1_n_2\,
      CO(0) => \gen_pf_ic_rc.diff_pntr_pf_q_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(7 downto 4),
      O(3 downto 0) => D(6 downto 3),
      S(3) => \gen_pf_ic_rc.diff_pntr_pf_q[8]_i_2_n_0\,
      S(2) => \gen_pf_ic_rc.diff_pntr_pf_q[8]_i_3_n_0\,
      S(1) => \gen_pf_ic_rc.diff_pntr_pf_q[8]_i_4_n_0\,
      S(0) => \gen_pf_ic_rc.diff_pntr_pf_q[8]_i_5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized5\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized5\ : entity is "xpm_counter_updn";
end \design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized5\;

architecture STRUCTURE of \design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized5\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \count_value_i[11]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i[11]_i_3_n_0\ : STD_LOGIC;
  signal \count_value_i[11]_i_4_n_0\ : STD_LOGIC;
  signal \count_value_i[11]_i_5_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_3_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_4_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_5_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_count_value_i_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  Q(11 downto 0) <= \^q\(11 downto 0);
\count_value_i[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(11),
      O => \count_value_i[11]_i_2_n_0\
    );
\count_value_i[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(10),
      O => \count_value_i[11]_i_3_n_0\
    );
\count_value_i[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(9),
      O => \count_value_i[11]_i_4_n_0\
    );
\count_value_i[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(8),
      O => \count_value_i[11]_i_5_n_0\
    );
\count_value_i[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      O => \count_value_i[3]_i_2_n_0\
    );
\count_value_i[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      O => \count_value_i[3]_i_3_n_0\
    );
\count_value_i[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      O => \count_value_i[3]_i_4_n_0\
    );
\count_value_i[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      O => \count_value_i[7]_i_2_n_0\
    );
\count_value_i[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      O => \count_value_i[7]_i_3_n_0\
    );
\count_value_i[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      O => \count_value_i[7]_i_4_n_0\
    );
\count_value_i[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      O => \count_value_i[7]_i_5_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1_n_7\,
      Q => \^q\(0),
      R => SR(0)
    );
\count_value_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[11]_i_1_n_5\,
      Q => \^q\(10),
      R => SR(0)
    );
\count_value_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[11]_i_1_n_4\,
      Q => \^q\(11),
      R => SR(0)
    );
\count_value_i_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[7]_i_1_n_0\,
      CO(3) => \NLW_count_value_i_reg[11]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \count_value_i_reg[11]_i_1_n_1\,
      CO(1) => \count_value_i_reg[11]_i_1_n_2\,
      CO(0) => \count_value_i_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_value_i_reg[11]_i_1_n_4\,
      O(2) => \count_value_i_reg[11]_i_1_n_5\,
      O(1) => \count_value_i_reg[11]_i_1_n_6\,
      O(0) => \count_value_i_reg[11]_i_1_n_7\,
      S(3) => \count_value_i[11]_i_2_n_0\,
      S(2) => \count_value_i[11]_i_3_n_0\,
      S(1) => \count_value_i[11]_i_4_n_0\,
      S(0) => \count_value_i[11]_i_5_n_0\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1_n_6\,
      Q => \^q\(1),
      S => SR(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1_n_5\,
      Q => \^q\(2),
      R => SR(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1_n_4\,
      Q => \^q\(3),
      R => SR(0)
    );
\count_value_i_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_value_i_reg[3]_i_1_n_0\,
      CO(2) => \count_value_i_reg[3]_i_1_n_1\,
      CO(1) => \count_value_i_reg[3]_i_1_n_2\,
      CO(0) => \count_value_i_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(0),
      O(3) => \count_value_i_reg[3]_i_1_n_4\,
      O(2) => \count_value_i_reg[3]_i_1_n_5\,
      O(1) => \count_value_i_reg[3]_i_1_n_6\,
      O(0) => \count_value_i_reg[3]_i_1_n_7\,
      S(3) => \count_value_i[3]_i_2_n_0\,
      S(2) => \count_value_i[3]_i_3_n_0\,
      S(1) => \count_value_i[3]_i_4_n_0\,
      S(0) => S(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1_n_7\,
      Q => \^q\(4),
      R => SR(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1_n_6\,
      Q => \^q\(5),
      R => SR(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1_n_5\,
      Q => \^q\(6),
      R => SR(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1_n_4\,
      Q => \^q\(7),
      R => SR(0)
    );
\count_value_i_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[3]_i_1_n_0\,
      CO(3) => \count_value_i_reg[7]_i_1_n_0\,
      CO(2) => \count_value_i_reg[7]_i_1_n_1\,
      CO(1) => \count_value_i_reg[7]_i_1_n_2\,
      CO(0) => \count_value_i_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_value_i_reg[7]_i_1_n_4\,
      O(2) => \count_value_i_reg[7]_i_1_n_5\,
      O(1) => \count_value_i_reg[7]_i_1_n_6\,
      O(0) => \count_value_i_reg[7]_i_1_n_7\,
      S(3) => \count_value_i[7]_i_2_n_0\,
      S(2) => \count_value_i[7]_i_3_n_0\,
      S(1) => \count_value_i[7]_i_4_n_0\,
      S(0) => \count_value_i[7]_i_5_n_0\
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[11]_i_1_n_7\,
      Q => \^q\(8),
      R => SR(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[11]_i_1_n_6\,
      Q => \^q\(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized6\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    src_in_bin : out STD_LOGIC_VECTOR ( 14 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pf_ic_rc.ram_empty_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_out_i_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gen_fwft.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    count_value_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized6\ : entity is "xpm_counter_updn";
end \design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized6\;

architecture STRUCTURE of \design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized6\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \count_value_i[11]_i_2__3_n_0\ : STD_LOGIC;
  signal \count_value_i[11]_i_3__3_n_0\ : STD_LOGIC;
  signal \count_value_i[11]_i_4__3_n_0\ : STD_LOGIC;
  signal \count_value_i[11]_i_5__3_n_0\ : STD_LOGIC;
  signal \count_value_i[14]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i[14]_i_3_n_0\ : STD_LOGIC;
  signal \count_value_i[14]_i_4_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_2__3_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_3__3_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_4__3_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_5__3_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2__3_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_3__3_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_4__3_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_5__3_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1__3_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1__3_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1__3_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1__3_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1__3_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1__3_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1__3_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[14]_i_1_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[14]_i_1_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[14]_i_1_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__3_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__3_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__3_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__3_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__3_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__3_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__3_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__3_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__3_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__3_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__3_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__3_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__3_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__3_n_7\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_12_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_13_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_14_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_15_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_16_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_17_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_18_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_19_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_8_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_9_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pe[11]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pe[11]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pe[11]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pe[11]_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pe[13]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pe[13]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pe[3]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pe[3]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pe[3]_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pe[3]_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pe[7]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pe[7]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pe[7]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pe[7]_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pe_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pe_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pe_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pe_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pe_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pe_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pe_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pe_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pe_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pe_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pe_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pe_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pe_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_count_value_i_reg[14]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_count_value_i_reg[14]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gen_pf_ic_rc.diff_pntr_pe_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gen_pf_ic_rc.diff_pntr_pe_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \gen_pf_ic_rc.diff_pntr_pe_reg[11]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \gen_pf_ic_rc.diff_pntr_pe_reg[13]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \gen_pf_ic_rc.diff_pntr_pe_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \gen_pf_ic_rc.diff_pntr_pe_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  E(0) <= \^e\(0);
  Q(14 downto 0) <= \^q\(14 downto 0);
\count_value_i[11]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(11),
      O => \count_value_i[11]_i_2__3_n_0\
    );
\count_value_i[11]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(10),
      O => \count_value_i[11]_i_3__3_n_0\
    );
\count_value_i[11]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(9),
      O => \count_value_i[11]_i_4__3_n_0\
    );
\count_value_i[11]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(8),
      O => \count_value_i[11]_i_5__3_n_0\
    );
\count_value_i[14]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(14),
      O => \count_value_i[14]_i_2_n_0\
    );
\count_value_i[14]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(13),
      O => \count_value_i[14]_i_3_n_0\
    );
\count_value_i[14]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(12),
      O => \count_value_i[14]_i_4_n_0\
    );
\count_value_i[3]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      O => \count_value_i[3]_i_2__3_n_0\
    );
\count_value_i[3]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      O => \count_value_i[3]_i_3__3_n_0\
    );
\count_value_i[3]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      O => \count_value_i[3]_i_4__3_n_0\
    );
\count_value_i[3]_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA4555"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => \gen_fwft.curr_fwft_state_reg[1]\(1),
      I3 => \gen_fwft.curr_fwft_state_reg[1]\(0),
      I4 => \^q\(0),
      O => \count_value_i[3]_i_5__3_n_0\
    );
\count_value_i[7]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      O => \count_value_i[7]_i_2__3_n_0\
    );
\count_value_i[7]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      O => \count_value_i[7]_i_3__3_n_0\
    );
\count_value_i[7]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      O => \count_value_i[7]_i_4__3_n_0\
    );
\count_value_i[7]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      O => \count_value_i[7]_i_5__3_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i_reg[3]_i_1__3_n_7\,
      Q => \^q\(0),
      R => SR(0)
    );
\count_value_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i_reg[11]_i_1__3_n_5\,
      Q => \^q\(10),
      R => SR(0)
    );
\count_value_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i_reg[11]_i_1__3_n_4\,
      Q => \^q\(11),
      R => SR(0)
    );
\count_value_i_reg[11]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[7]_i_1__3_n_0\,
      CO(3) => \count_value_i_reg[11]_i_1__3_n_0\,
      CO(2) => \count_value_i_reg[11]_i_1__3_n_1\,
      CO(1) => \count_value_i_reg[11]_i_1__3_n_2\,
      CO(0) => \count_value_i_reg[11]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_value_i_reg[11]_i_1__3_n_4\,
      O(2) => \count_value_i_reg[11]_i_1__3_n_5\,
      O(1) => \count_value_i_reg[11]_i_1__3_n_6\,
      O(0) => \count_value_i_reg[11]_i_1__3_n_7\,
      S(3) => \count_value_i[11]_i_2__3_n_0\,
      S(2) => \count_value_i[11]_i_3__3_n_0\,
      S(1) => \count_value_i[11]_i_4__3_n_0\,
      S(0) => \count_value_i[11]_i_5__3_n_0\
    );
\count_value_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i_reg[14]_i_1_n_7\,
      Q => \^q\(12),
      R => SR(0)
    );
\count_value_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i_reg[14]_i_1_n_6\,
      Q => \^q\(13),
      R => SR(0)
    );
\count_value_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i_reg[14]_i_1_n_5\,
      Q => \^q\(14),
      R => SR(0)
    );
\count_value_i_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[11]_i_1__3_n_0\,
      CO(3 downto 2) => \NLW_count_value_i_reg[14]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \count_value_i_reg[14]_i_1_n_2\,
      CO(0) => \count_value_i_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_count_value_i_reg[14]_i_1_O_UNCONNECTED\(3),
      O(2) => \count_value_i_reg[14]_i_1_n_5\,
      O(1) => \count_value_i_reg[14]_i_1_n_6\,
      O(0) => \count_value_i_reg[14]_i_1_n_7\,
      S(3) => '0',
      S(2) => \count_value_i[14]_i_2_n_0\,
      S(1) => \count_value_i[14]_i_3_n_0\,
      S(0) => \count_value_i[14]_i_4_n_0\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i_reg[3]_i_1__3_n_6\,
      Q => \^q\(1),
      R => SR(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i_reg[3]_i_1__3_n_5\,
      Q => \^q\(2),
      R => SR(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i_reg[3]_i_1__3_n_4\,
      Q => \^q\(3),
      R => SR(0)
    );
\count_value_i_reg[3]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_value_i_reg[3]_i_1__3_n_0\,
      CO(2) => \count_value_i_reg[3]_i_1__3_n_1\,
      CO(1) => \count_value_i_reg[3]_i_1__3_n_2\,
      CO(0) => \count_value_i_reg[3]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(0),
      O(3) => \count_value_i_reg[3]_i_1__3_n_4\,
      O(2) => \count_value_i_reg[3]_i_1__3_n_5\,
      O(1) => \count_value_i_reg[3]_i_1__3_n_6\,
      O(0) => \count_value_i_reg[3]_i_1__3_n_7\,
      S(3) => \count_value_i[3]_i_2__3_n_0\,
      S(2) => \count_value_i[3]_i_3__3_n_0\,
      S(1) => \count_value_i[3]_i_4__3_n_0\,
      S(0) => \count_value_i[3]_i_5__3_n_0\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i_reg[7]_i_1__3_n_7\,
      Q => \^q\(4),
      R => SR(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i_reg[7]_i_1__3_n_6\,
      Q => \^q\(5),
      R => SR(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i_reg[7]_i_1__3_n_5\,
      Q => \^q\(6),
      R => SR(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i_reg[7]_i_1__3_n_4\,
      Q => \^q\(7),
      R => SR(0)
    );
\count_value_i_reg[7]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[3]_i_1__3_n_0\,
      CO(3) => \count_value_i_reg[7]_i_1__3_n_0\,
      CO(2) => \count_value_i_reg[7]_i_1__3_n_1\,
      CO(1) => \count_value_i_reg[7]_i_1__3_n_2\,
      CO(0) => \count_value_i_reg[7]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_value_i_reg[7]_i_1__3_n_4\,
      O(2) => \count_value_i_reg[7]_i_1__3_n_5\,
      O(1) => \count_value_i_reg[7]_i_1__3_n_6\,
      O(0) => \count_value_i_reg[7]_i_1__3_n_7\,
      S(3) => \count_value_i[7]_i_2__3_n_0\,
      S(2) => \count_value_i[7]_i_3__3_n_0\,
      S(1) => \count_value_i[7]_i_4__3_n_0\,
      S(0) => \count_value_i[7]_i_5__3_n_0\
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i_reg[11]_i_1__3_n_7\,
      Q => \^q\(8),
      R => SR(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i_reg[11]_i_1__3_n_6\,
      Q => \^q\(9),
      R => SR(0)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2_n_0\,
      CO(3 downto 2) => \NLW_gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1_n_2\,
      CO(0) => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^q\(13 downto 12),
      O(3) => \NLW_gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => src_in_bin(14 downto 12),
      S(3) => '0',
      S(2) => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5_n_0\,
      S(1) => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0\,
      S(0) => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(9),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(7),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_12_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(6),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_13_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(5),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_14_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_15_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_16_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_17_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => count_value_i(1),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_18_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => count_value_i(0),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_19_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3_n_0\,
      CO(3) => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2_n_0\,
      CO(2) => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2_n_1\,
      CO(1) => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2_n_2\,
      CO(0) => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(11 downto 8),
      O(3 downto 0) => src_in_bin(11 downto 8),
      S(3) => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_8_n_0\,
      S(2) => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_9_n_0\,
      S(1) => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0\,
      S(0) => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4_n_0\,
      CO(3) => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3_n_0\,
      CO(2) => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3_n_1\,
      CO(1) => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3_n_2\,
      CO(0) => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(7 downto 4),
      O(3 downto 0) => src_in_bin(7 downto 4),
      S(3) => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_12_n_0\,
      S(2) => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_13_n_0\,
      S(1) => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_14_n_0\,
      S(0) => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_15_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4_n_0\,
      CO(2) => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4_n_1\,
      CO(1) => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4_n_2\,
      CO(0) => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3 downto 0) => src_in_bin(3 downto 0),
      S(3) => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_16_n_0\,
      S(2) => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_17_n_0\,
      S(1) => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_18_n_0\,
      S(0) => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_19_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(14),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(13),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(12),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(11),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_8_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_9_n_0\
    );
\gen_pf_ic_rc.diff_pntr_pe[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(11),
      I1 => \reg_out_i_reg[11]\(9),
      O => \gen_pf_ic_rc.diff_pntr_pe[11]_i_2_n_0\
    );
\gen_pf_ic_rc.diff_pntr_pe[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(10),
      I1 => \reg_out_i_reg[11]\(8),
      O => \gen_pf_ic_rc.diff_pntr_pe[11]_i_3_n_0\
    );
\gen_pf_ic_rc.diff_pntr_pe[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => \reg_out_i_reg[11]\(7),
      O => \gen_pf_ic_rc.diff_pntr_pe[11]_i_4_n_0\
    );
\gen_pf_ic_rc.diff_pntr_pe[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \reg_out_i_reg[11]\(6),
      O => \gen_pf_ic_rc.diff_pntr_pe[11]_i_5_n_0\
    );
\gen_pf_ic_rc.diff_pntr_pe[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(13),
      I1 => \reg_out_i_reg[11]\(11),
      O => \gen_pf_ic_rc.diff_pntr_pe[13]_i_2_n_0\
    );
\gen_pf_ic_rc.diff_pntr_pe[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(12),
      I1 => \reg_out_i_reg[11]\(10),
      O => \gen_pf_ic_rc.diff_pntr_pe[13]_i_3_n_0\
    );
\gen_pf_ic_rc.diff_pntr_pe[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \reg_out_i_reg[11]\(1),
      O => \gen_pf_ic_rc.diff_pntr_pe[3]_i_3_n_0\
    );
\gen_pf_ic_rc.diff_pntr_pe[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \reg_out_i_reg[11]\(0),
      O => \gen_pf_ic_rc.diff_pntr_pe[3]_i_4_n_0\
    );
\gen_pf_ic_rc.diff_pntr_pe[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \gen_pf_ic_rc.diff_pntr_pe[3]_i_5_n_0\
    );
\gen_pf_ic_rc.diff_pntr_pe[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA4555"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => \gen_fwft.curr_fwft_state_reg[1]\(1),
      I3 => \gen_fwft.curr_fwft_state_reg[1]\(0),
      I4 => \^q\(0),
      O => \gen_pf_ic_rc.diff_pntr_pe[3]_i_6_n_0\
    );
\gen_pf_ic_rc.diff_pntr_pe[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \reg_out_i_reg[11]\(5),
      O => \gen_pf_ic_rc.diff_pntr_pe[7]_i_2_n_0\
    );
\gen_pf_ic_rc.diff_pntr_pe[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \reg_out_i_reg[11]\(4),
      O => \gen_pf_ic_rc.diff_pntr_pe[7]_i_3_n_0\
    );
\gen_pf_ic_rc.diff_pntr_pe[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \reg_out_i_reg[11]\(3),
      O => \gen_pf_ic_rc.diff_pntr_pe[7]_i_4_n_0\
    );
\gen_pf_ic_rc.diff_pntr_pe[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \reg_out_i_reg[11]\(2),
      O => \gen_pf_ic_rc.diff_pntr_pe[7]_i_5_n_0\
    );
\gen_pf_ic_rc.diff_pntr_pe_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_pf_ic_rc.diff_pntr_pe_reg[7]_i_1_n_0\,
      CO(3) => \gen_pf_ic_rc.diff_pntr_pe_reg[11]_i_1_n_0\,
      CO(2) => \gen_pf_ic_rc.diff_pntr_pe_reg[11]_i_1_n_1\,
      CO(1) => \gen_pf_ic_rc.diff_pntr_pe_reg[11]_i_1_n_2\,
      CO(0) => \gen_pf_ic_rc.diff_pntr_pe_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \reg_out_i_reg[11]\(9 downto 6),
      O(3 downto 0) => D(11 downto 8),
      S(3) => \gen_pf_ic_rc.diff_pntr_pe[11]_i_2_n_0\,
      S(2) => \gen_pf_ic_rc.diff_pntr_pe[11]_i_3_n_0\,
      S(1) => \gen_pf_ic_rc.diff_pntr_pe[11]_i_4_n_0\,
      S(0) => \gen_pf_ic_rc.diff_pntr_pe[11]_i_5_n_0\
    );
\gen_pf_ic_rc.diff_pntr_pe_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_pf_ic_rc.diff_pntr_pe_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_gen_pf_ic_rc.diff_pntr_pe_reg[13]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \gen_pf_ic_rc.diff_pntr_pe_reg[13]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \reg_out_i_reg[11]\(10),
      O(3 downto 2) => \NLW_gen_pf_ic_rc.diff_pntr_pe_reg[13]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => D(13 downto 12),
      S(3 downto 2) => B"00",
      S(1) => \gen_pf_ic_rc.diff_pntr_pe[13]_i_2_n_0\,
      S(0) => \gen_pf_ic_rc.diff_pntr_pe[13]_i_3_n_0\
    );
\gen_pf_ic_rc.diff_pntr_pe_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_pf_ic_rc.diff_pntr_pe_reg[3]_i_1_n_0\,
      CO(2) => \gen_pf_ic_rc.diff_pntr_pe_reg[3]_i_1_n_1\,
      CO(1) => \gen_pf_ic_rc.diff_pntr_pe_reg[3]_i_1_n_2\,
      CO(0) => \gen_pf_ic_rc.diff_pntr_pe_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \reg_out_i_reg[11]\(1 downto 0),
      DI(1) => '0',
      DI(0) => DI(0),
      O(3 downto 0) => D(3 downto 0),
      S(3) => \gen_pf_ic_rc.diff_pntr_pe[3]_i_3_n_0\,
      S(2) => \gen_pf_ic_rc.diff_pntr_pe[3]_i_4_n_0\,
      S(1) => \gen_pf_ic_rc.diff_pntr_pe[3]_i_5_n_0\,
      S(0) => \gen_pf_ic_rc.diff_pntr_pe[3]_i_6_n_0\
    );
\gen_pf_ic_rc.diff_pntr_pe_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_pf_ic_rc.diff_pntr_pe_reg[3]_i_1_n_0\,
      CO(3) => \gen_pf_ic_rc.diff_pntr_pe_reg[7]_i_1_n_0\,
      CO(2) => \gen_pf_ic_rc.diff_pntr_pe_reg[7]_i_1_n_1\,
      CO(1) => \gen_pf_ic_rc.diff_pntr_pe_reg[7]_i_1_n_2\,
      CO(0) => \gen_pf_ic_rc.diff_pntr_pe_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \reg_out_i_reg[11]\(5 downto 2),
      O(3 downto 0) => D(7 downto 4),
      S(3) => \gen_pf_ic_rc.diff_pntr_pe[7]_i_2_n_0\,
      S(2) => \gen_pf_ic_rc.diff_pntr_pe[7]_i_3_n_0\,
      S(1) => \gen_pf_ic_rc.diff_pntr_pe[7]_i_4_n_0\,
      S(0) => \gen_pf_ic_rc.diff_pntr_pe[7]_i_5_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0041"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \reg_out_i_reg[11]\(0),
      I3 => \^q\(0),
      O => \gen_pf_ic_rc.ram_empty_i_reg\(0)
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F7"
    )
        port map (
      I0 => \gen_fwft.curr_fwft_state_reg[1]\(0),
      I1 => \gen_fwft.curr_fwft_state_reg[1]\(1),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^e\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized7\ is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[13]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_empty_i : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \reg_out_i_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized7\ : entity is "xpm_counter_updn";
end \design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized7\;

architecture STRUCTURE of \design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized7\ is
  signal \count_value_i[11]_i_2__2_n_0\ : STD_LOGIC;
  signal \count_value_i[11]_i_3__2_n_0\ : STD_LOGIC;
  signal \count_value_i[11]_i_4__2_n_0\ : STD_LOGIC;
  signal \count_value_i[11]_i_5__2_n_0\ : STD_LOGIC;
  signal \count_value_i[13]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i[13]_i_3_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_3__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_4__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_5__2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_3__2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_4__2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_5__2_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1__2_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1__2_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1__2_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1__2_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1__2_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1__2_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1__2_n_7\ : STD_LOGIC;
  signal \^count_value_i_reg[13]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \count_value_i_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[13]_i_1_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[13]_i_1_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__2_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__2_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__2_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__2_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__2_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__2_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__2_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__2_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__2_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__2_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__2_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__2_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__2_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__2_n_7\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \NLW_count_value_i_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_count_value_i_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
begin
  \count_value_i_reg[13]_0\(10 downto 0) <= \^count_value_i_reg[13]_0\(10 downto 0);
\count_value_i[11]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^count_value_i_reg[13]_0\(8),
      O => \count_value_i[11]_i_2__2_n_0\
    );
\count_value_i[11]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^count_value_i_reg[13]_0\(7),
      O => \count_value_i[11]_i_3__2_n_0\
    );
\count_value_i[11]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^count_value_i_reg[13]_0\(6),
      O => \count_value_i[11]_i_4__2_n_0\
    );
\count_value_i[11]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^count_value_i_reg[13]_0\(5),
      O => \count_value_i[11]_i_5__2_n_0\
    );
\count_value_i[13]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^count_value_i_reg[13]_0\(10),
      O => \count_value_i[13]_i_2_n_0\
    );
\count_value_i[13]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^count_value_i_reg[13]_0\(9),
      O => \count_value_i[13]_i_3_n_0\
    );
\count_value_i[3]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^count_value_i_reg[13]_0\(0),
      O => \count_value_i[3]_i_2__2_n_0\
    );
\count_value_i[3]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[2]\,
      O => \count_value_i[3]_i_3__2_n_0\
    );
\count_value_i[3]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[1]\,
      O => \count_value_i[3]_i_4__2_n_0\
    );
\count_value_i[3]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA4555"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => Q(1),
      I3 => Q(0),
      I4 => \count_value_i_reg_n_0_[0]\,
      O => \count_value_i[3]_i_5__2_n_0\
    );
\count_value_i[7]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^count_value_i_reg[13]_0\(4),
      O => \count_value_i[7]_i_2__2_n_0\
    );
\count_value_i[7]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^count_value_i_reg[13]_0\(3),
      O => \count_value_i[7]_i_3__2_n_0\
    );
\count_value_i[7]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^count_value_i_reg[13]_0\(2),
      O => \count_value_i[7]_i_4__2_n_0\
    );
\count_value_i[7]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^count_value_i_reg[13]_0\(1),
      O => \count_value_i[7]_i_5__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1__2_n_7\,
      Q => \count_value_i_reg_n_0_[0]\,
      S => SR(0)
    );
\count_value_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i_reg[11]_i_1__2_n_5\,
      Q => \^count_value_i_reg[13]_0\(7),
      R => SR(0)
    );
\count_value_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i_reg[11]_i_1__2_n_4\,
      Q => \^count_value_i_reg[13]_0\(8),
      R => SR(0)
    );
\count_value_i_reg[11]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[7]_i_1__2_n_0\,
      CO(3) => \count_value_i_reg[11]_i_1__2_n_0\,
      CO(2) => \count_value_i_reg[11]_i_1__2_n_1\,
      CO(1) => \count_value_i_reg[11]_i_1__2_n_2\,
      CO(0) => \count_value_i_reg[11]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_value_i_reg[11]_i_1__2_n_4\,
      O(2) => \count_value_i_reg[11]_i_1__2_n_5\,
      O(1) => \count_value_i_reg[11]_i_1__2_n_6\,
      O(0) => \count_value_i_reg[11]_i_1__2_n_7\,
      S(3) => \count_value_i[11]_i_2__2_n_0\,
      S(2) => \count_value_i[11]_i_3__2_n_0\,
      S(1) => \count_value_i[11]_i_4__2_n_0\,
      S(0) => \count_value_i[11]_i_5__2_n_0\
    );
\count_value_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i_reg[13]_i_1_n_7\,
      Q => \^count_value_i_reg[13]_0\(9),
      R => SR(0)
    );
\count_value_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i_reg[13]_i_1_n_6\,
      Q => \^count_value_i_reg[13]_0\(10),
      R => SR(0)
    );
\count_value_i_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[11]_i_1__2_n_0\,
      CO(3 downto 1) => \NLW_count_value_i_reg[13]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \count_value_i_reg[13]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_count_value_i_reg[13]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \count_value_i_reg[13]_i_1_n_6\,
      O(0) => \count_value_i_reg[13]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \count_value_i[13]_i_2_n_0\,
      S(0) => \count_value_i[13]_i_3_n_0\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1__2_n_6\,
      Q => \count_value_i_reg_n_0_[1]\,
      R => SR(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1__2_n_5\,
      Q => \count_value_i_reg_n_0_[2]\,
      R => SR(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1__2_n_4\,
      Q => \^count_value_i_reg[13]_0\(0),
      R => SR(0)
    );
\count_value_i_reg[3]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_value_i_reg[3]_i_1__2_n_0\,
      CO(2) => \count_value_i_reg[3]_i_1__2_n_1\,
      CO(1) => \count_value_i_reg[3]_i_1__2_n_2\,
      CO(0) => \count_value_i_reg[3]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \count_value_i_reg_n_0_[0]\,
      O(3) => \count_value_i_reg[3]_i_1__2_n_4\,
      O(2) => \count_value_i_reg[3]_i_1__2_n_5\,
      O(1) => \count_value_i_reg[3]_i_1__2_n_6\,
      O(0) => \count_value_i_reg[3]_i_1__2_n_7\,
      S(3) => \count_value_i[3]_i_2__2_n_0\,
      S(2) => \count_value_i[3]_i_3__2_n_0\,
      S(1) => \count_value_i[3]_i_4__2_n_0\,
      S(0) => \count_value_i[3]_i_5__2_n_0\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1__2_n_7\,
      Q => \^count_value_i_reg[13]_0\(1),
      R => SR(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1__2_n_6\,
      Q => \^count_value_i_reg[13]_0\(2),
      R => SR(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1__2_n_5\,
      Q => \^count_value_i_reg[13]_0\(3),
      R => SR(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1__2_n_4\,
      Q => \^count_value_i_reg[13]_0\(4),
      R => SR(0)
    );
\count_value_i_reg[7]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[3]_i_1__2_n_0\,
      CO(3) => \count_value_i_reg[7]_i_1__2_n_0\,
      CO(2) => \count_value_i_reg[7]_i_1__2_n_1\,
      CO(1) => \count_value_i_reg[7]_i_1__2_n_2\,
      CO(0) => \count_value_i_reg[7]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_value_i_reg[7]_i_1__2_n_4\,
      O(2) => \count_value_i_reg[7]_i_1__2_n_5\,
      O(1) => \count_value_i_reg[7]_i_1__2_n_6\,
      O(0) => \count_value_i_reg[7]_i_1__2_n_7\,
      S(3) => \count_value_i[7]_i_2__2_n_0\,
      S(2) => \count_value_i[7]_i_3__2_n_0\,
      S(1) => \count_value_i[7]_i_4__2_n_0\,
      S(0) => \count_value_i[7]_i_5__2_n_0\
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i_reg[11]_i_1__2_n_7\,
      Q => \^count_value_i_reg[13]_0\(5),
      R => SR(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i_reg[11]_i_1__2_n_6\,
      Q => \^count_value_i_reg[13]_0\(6),
      R => SR(0)
    );
\gen_pf_ic_rc.ram_empty_i_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0041"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[1]\,
      I1 => \count_value_i_reg_n_0_[2]\,
      I2 => \reg_out_i_reg[0]\(0),
      I3 => \count_value_i_reg_n_0_[0]\,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit is
  port (
    rst_d1 : out STD_LOGIC;
    \syncstages_ff_reg[1]\ : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit : entity is "xpm_fifo_reg_bit";
end design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit is
begin
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \syncstages_ff_reg[1]\,
      Q => rst_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit_30 is
  port (
    d_out : out STD_LOGIC;
    \gen_rst_ic.fifo_wr_rst_i_reg\ : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit_30 : entity is "xpm_fifo_reg_bit";
end design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit_30;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit_30 is
begin
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_wr_rst_i_reg\,
      Q => d_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit_31 is
  port (
    fifo_wr_rst_d2 : out STD_LOGIC;
    \gen_rst_ic.fifo_wr_rst_i_reg\ : out STD_LOGIC;
    \gen_rst_ic.fifo_wr_rst_done_reg\ : out STD_LOGIC;
    d_out : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    \gen_rst_ic.fifo_wr_rst_i_reg_0\ : in STD_LOGIC;
    dest_rst : in STD_LOGIC;
    rst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_wr_rst_done : in STD_LOGIC;
    fifo_rd_rst_done : in STD_LOGIC;
    fifo_wr_rst_d3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit_31 : entity is "xpm_fifo_reg_bit";
end design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit_31;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit_31 is
  signal \^fifo_wr_rst_d2\ : STD_LOGIC;
begin
  fifo_wr_rst_d2 <= \^fifo_wr_rst_d2\;
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => d_out,
      Q => \^fifo_wr_rst_d2\,
      R => '0'
    );
\gen_rst_ic.fifo_wr_rst_done_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F22"
    )
        port map (
      I0 => fifo_wr_rst_done,
      I1 => fifo_rd_rst_done,
      I2 => fifo_wr_rst_d3,
      I3 => \^fifo_wr_rst_d2\,
      O => \gen_rst_ic.fifo_wr_rst_done_reg\
    );
\gen_rst_ic.fifo_wr_rst_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4447444744474444"
    )
        port map (
      I0 => p_0_in,
      I1 => \gen_rst_ic.fifo_wr_rst_i_reg_0\,
      I2 => dest_rst,
      I3 => \^fifo_wr_rst_d2\,
      I4 => rst,
      I5 => Q(0),
      O => \gen_rst_ic.fifo_wr_rst_i_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit_32 is
  port (
    d_out_reg : out STD_LOGIC;
    dest_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit_32 : entity is "xpm_fifo_reg_bit";
end design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit_32;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit_32 is
  attribute srl_bus_name : string;
  attribute srl_bus_name of d_out_reg_srl2 : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst /\xpm_fifo_rst_inst/gen_rst_ic.rrst_rd_inst/gen_pipe_bit ";
  attribute srl_name : string;
  attribute srl_name of d_out_reg_srl2 : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst /\xpm_fifo_rst_inst/gen_rst_ic.rrst_rd_inst/gen_pipe_bit[1].pipe_bit_inst/d_out_reg_srl2 ";
begin
d_out_reg_srl2: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rd_clk,
      D => dest_rst,
      Q => d_out_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit_33 is
  port (
    \syncstages_ff_reg[0]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    underflow_i0 : out STD_LOGIC;
    \count_value_i_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \syncstages_ff_reg[1]\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    dest_rst : in STD_LOGIC;
    \gen_fwft.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \gen_fwft.empty_fwft_i_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit_33 : entity is "xpm_fifo_reg_bit";
end design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit_33;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit_33 is
  signal \^syncstages_ff_reg[0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \rd_data_count_i[4]_i_1\ : label is "soft_lutpair38";
begin
  \syncstages_ff_reg[0]\ <= \^syncstages_ff_reg[0]\;
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \syncstages_ff_reg[1]\,
      Q => \^syncstages_ff_reg[0]\,
      R => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^syncstages_ff_reg[0]\,
      I1 => dest_rst,
      O => \count_value_i_reg[0]\(0)
    );
\rd_data_count_i[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEF"
    )
        port map (
      I0 => dest_rst,
      I1 => \^syncstages_ff_reg[0]\,
      I2 => \gen_fwft.curr_fwft_state_reg[1]\(0),
      I3 => \gen_fwft.curr_fwft_state_reg[1]\(1),
      O => SR(0)
    );
underflow_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => rd_en,
      I1 => \gen_fwft.empty_fwft_i_reg\,
      I2 => \^syncstages_ff_reg[0]\,
      I3 => dest_rst,
      O => underflow_i0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit_35 is
  port (
    \gen_pf_ic_rc.prog_full_i_reg\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC;
    prog_full : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit_35 : entity is "xpm_fifo_reg_bit";
end design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit_35;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit_35 is
  signal rst_d1 : STD_LOGIC;
begin
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => SR(0),
      Q => rst_d1,
      R => '0'
    );
\gen_pf_ic_rc.prog_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E200E2E2"
    )
        port map (
      I0 => p_1_in,
      I1 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\,
      I2 => prog_full,
      I3 => rst,
      I4 => rst_d1,
      I5 => SR(0),
      O => \gen_pf_ic_rc.prog_full_i_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit_38 is
  port (
    d_out : out STD_LOGIC;
    src_rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit_38 : entity is "xpm_fifo_reg_bit";
end design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit_38;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit_38 is
begin
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => src_rst,
      Q => d_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit_39 is
  port (
    fifo_wr_rst_d2 : out STD_LOGIC;
    \gen_rst_ic.fifo_wr_rst_i_reg\ : out STD_LOGIC;
    \gen_rst_ic.fifo_wr_rst_done_reg\ : out STD_LOGIC;
    d_out : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    src_rst : in STD_LOGIC;
    dest_rst : in STD_LOGIC;
    rst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_wr_rst_done : in STD_LOGIC;
    fifo_rd_rst_done : in STD_LOGIC;
    fifo_wr_rst_d3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit_39 : entity is "xpm_fifo_reg_bit";
end design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit_39;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit_39 is
  signal \^fifo_wr_rst_d2\ : STD_LOGIC;
begin
  fifo_wr_rst_d2 <= \^fifo_wr_rst_d2\;
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => d_out,
      Q => \^fifo_wr_rst_d2\,
      R => '0'
    );
\gen_rst_ic.fifo_wr_rst_done_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F22"
    )
        port map (
      I0 => fifo_wr_rst_done,
      I1 => fifo_rd_rst_done,
      I2 => fifo_wr_rst_d3,
      I3 => \^fifo_wr_rst_d2\,
      O => \gen_rst_ic.fifo_wr_rst_done_reg\
    );
\gen_rst_ic.fifo_wr_rst_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4447444744474444"
    )
        port map (
      I0 => p_0_in,
      I1 => src_rst,
      I2 => dest_rst,
      I3 => \^fifo_wr_rst_d2\,
      I4 => rst,
      I5 => Q(0),
      O => \gen_rst_ic.fifo_wr_rst_i_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit_40 is
  port (
    d_out_reg : out STD_LOGIC;
    dest_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit_40 : entity is "xpm_fifo_reg_bit";
end design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit_40;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit_40 is
  attribute srl_bus_name : string;
  attribute srl_bus_name of d_out_reg_srl2 : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst /\xpm_fifo_rst_inst/gen_rst_ic.rrst_rd_inst/gen_pipe_bit ";
  attribute srl_name : string;
  attribute srl_name of d_out_reg_srl2 : label is "\U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst /\xpm_fifo_rst_inst/gen_rst_ic.rrst_rd_inst/gen_pipe_bit[1].pipe_bit_inst/d_out_reg_srl2 ";
begin
d_out_reg_srl2: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rd_clk,
      D => dest_rst,
      Q => d_out_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit_41 is
  port (
    \syncstages_ff_reg[0]\ : out STD_LOGIC;
    underflow_i0 : out STD_LOGIC;
    \rd_data_count_i_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \syncstages_ff_reg[1]\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gen_fwft.empty_fwft_i_reg\ : in STD_LOGIC;
    dest_rst : in STD_LOGIC;
    \gen_fwft.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit_41 : entity is "xpm_fifo_reg_bit";
end design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit_41;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit_41 is
  signal \^syncstages_ff_reg[0]\ : STD_LOGIC;
begin
  \syncstages_ff_reg[0]\ <= \^syncstages_ff_reg[0]\;
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \syncstages_ff_reg[1]\,
      Q => \^syncstages_ff_reg[0]\,
      R => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^syncstages_ff_reg[0]\,
      I1 => dest_rst,
      O => \count_value_i_reg[0]\(0)
    );
\rd_data_count_i[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEF"
    )
        port map (
      I0 => dest_rst,
      I1 => \^syncstages_ff_reg[0]\,
      I2 => \gen_fwft.curr_fwft_state_reg[1]\(0),
      I3 => \gen_fwft.curr_fwft_state_reg[1]\(1),
      O => \rd_data_count_i_reg[5]\(0)
    );
underflow_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => rd_en,
      I1 => \gen_fwft.empty_fwft_i_reg\,
      I2 => \^syncstages_ff_reg[0]\,
      I3 => dest_rst,
      O => underflow_i0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_vec is
  port (
    ram_full_i0 : out STD_LOGIC;
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC;
    \count_value_i_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \syncstages_ff_reg[1]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_vec : entity is "xpm_fifo_reg_vec";
end design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_vec;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_vec is
  signal \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0\ : STD_LOGIC;
  signal \^gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(3 downto 0) <= \^gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(3 downto 0);
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F82288F288228822"
    )
        port map (
      I0 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0\,
      I1 => Q(3),
      I2 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\,
      I3 => \^gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(3),
      I4 => \count_value_i_reg[3]\(3),
      I5 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0\,
      O => ram_full_i0
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \^gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(2),
      I4 => Q(1),
      I5 => \^gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(1),
      O => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0\
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(0),
      I1 => \count_value_i_reg[3]\(0),
      I2 => \count_value_i_reg[3]\(2),
      I3 => \^gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(2),
      I4 => \count_value_i_reg[3]\(1),
      I5 => \^gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(1),
      O => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => D(0),
      Q => \^gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(0),
      R => \syncstages_ff_reg[1]\
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => D(1),
      Q => \^gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(1),
      R => \syncstages_ff_reg[1]\
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => D(2),
      Q => \^gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(2),
      R => \syncstages_ff_reg[1]\
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => D(3),
      Q => \^gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(3),
      R => \syncstages_ff_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_vec_26 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_i0 : out STD_LOGIC;
    \gen_fwft.curr_fwft_state_reg[0]\ : in STD_LOGIC;
    \count_value_i_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_fwft.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dest_graysync_ff_reg[1][3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_vec_26 : entity is "xpm_fifo_reg_vec";
end design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_vec_26;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_vec_26 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gen_pf_ic_rc.ram_empty_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\gen_pf_ic_rc.diff_pntr_pe[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666699996999"
    )
        port map (
      I0 => \^q\(0),
      I1 => \count_value_i_reg[3]\(0),
      I2 => \gen_fwft.curr_fwft_state_reg[1]\(0),
      I3 => \gen_fwft.curr_fwft_state_reg[1]\(1),
      I4 => rd_en,
      I5 => ram_empty_i,
      O => D(0)
    );
\gen_pf_ic_rc.diff_pntr_pe[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D42B2BD4"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_fwft.curr_fwft_state_reg[0]\,
      I2 => \count_value_i_reg[3]\(0),
      I3 => \^q\(1),
      I4 => \count_value_i_reg[3]\(1),
      O => D(1)
    );
\gen_pf_ic_rc.ram_empty_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F82288F288228822"
    )
        port map (
      I0 => \gen_pf_ic_rc.ram_empty_i_i_2_n_0\,
      I1 => \count_value_i_reg[3]\(3),
      I2 => \gen_fwft.curr_fwft_state_reg[0]\,
      I3 => \^q\(3),
      I4 => \count_value_i_reg[3]_0\(3),
      I5 => \gen_pf_ic_rc.ram_empty_i_i_3_n_0\,
      O => ram_empty_i0
    );
\gen_pf_ic_rc.ram_empty_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \count_value_i_reg[3]\(0),
      I2 => \count_value_i_reg[3]\(2),
      I3 => \^q\(2),
      I4 => \count_value_i_reg[3]\(1),
      I5 => \^q\(1),
      O => \gen_pf_ic_rc.ram_empty_i_i_2_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \count_value_i_reg[3]_0\(0),
      I2 => \count_value_i_reg[3]_0\(2),
      I3 => \^q\(2),
      I4 => \count_value_i_reg[3]_0\(1),
      I5 => \^q\(1),
      O => \gen_pf_ic_rc.ram_empty_i_i_3_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \dest_graysync_ff_reg[1][3]\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \dest_graysync_ff_reg[1][3]\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \dest_graysync_ff_reg[1][3]\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \dest_graysync_ff_reg[1][3]\(3),
      Q => \^q\(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_vec__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \count_value_i_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \syncstages_ff_reg[1]\ : in STD_LOGIC;
    \dest_graysync_ff_reg[1][4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_vec__parameterized0\ : entity is "xpm_fifo_reg_vec";
end \design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_vec__parameterized0\;

architecture STRUCTURE of \design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_vec__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \reg_out_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \wr_data_count_i[4]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \wr_data_count_i[3]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \wr_data_count_i[4]_i_1\ : label is "soft_lutpair33";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \dest_graysync_ff_reg[1][4]\(0),
      Q => \^q\(0),
      R => \syncstages_ff_reg[1]\
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \dest_graysync_ff_reg[1][4]\(1),
      Q => \^q\(1),
      R => \syncstages_ff_reg[1]\
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \dest_graysync_ff_reg[1][4]\(2),
      Q => \^q\(2),
      R => \syncstages_ff_reg[1]\
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \dest_graysync_ff_reg[1][4]\(3),
      Q => \reg_out_i_reg_n_0_[3]\,
      R => \syncstages_ff_reg[1]\
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \dest_graysync_ff_reg[1][4]\(4),
      Q => \reg_out_i_reg_n_0_[4]\,
      R => \syncstages_ff_reg[1]\
    );
\wr_data_count_i[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \count_value_i_reg[4]\(0),
      I2 => \^q\(1),
      I3 => \count_value_i_reg[4]\(1),
      O => D(0)
    );
\wr_data_count_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \wr_data_count_i[4]_i_2_n_0\,
      I1 => \reg_out_i_reg_n_0_[3]\,
      I2 => \count_value_i_reg[4]\(3),
      O => D(1)
    );
\wr_data_count_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \wr_data_count_i[4]_i_2_n_0\,
      I1 => \count_value_i_reg[4]\(3),
      I2 => \reg_out_i_reg_n_0_[3]\,
      I3 => \reg_out_i_reg_n_0_[4]\,
      I4 => \count_value_i_reg[4]\(4),
      O => D(2)
    );
\wr_data_count_i[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D4DD4444DDDDD4DD"
    )
        port map (
      I0 => \^q\(2),
      I1 => \count_value_i_reg[4]\(2),
      I2 => \count_value_i_reg[4]\(0),
      I3 => \^q\(0),
      I4 => \count_value_i_reg[4]\(1),
      I5 => \^q\(1),
      O => \wr_data_count_i[4]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_vec__parameterized0_27\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \rd_data_count_i_reg[4]\ : out STD_LOGIC;
    \count_value_i_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    count_value_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dest_graysync_ff_reg[3][4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_vec__parameterized0_27\ : entity is "xpm_fifo_reg_vec";
end \design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_vec__parameterized0_27\;

architecture STRUCTURE of \design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_vec__parameterized0_27\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\rd_data_count_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C33C96696996C33C"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \count_value_i_reg[3]\(1),
      I3 => count_value_i(1),
      I4 => count_value_i(0),
      I5 => \count_value_i_reg[3]\(0),
      O => D(0)
    );
\rd_data_count_i[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i_reg[3]\(2),
      O => \rd_data_count_i_reg[4]\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \dest_graysync_ff_reg[3][4]\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \dest_graysync_ff_reg[3][4]\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \dest_graysync_ff_reg[3][4]\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \dest_graysync_ff_reg[3][4]\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \dest_graysync_ff_reg[3][4]\(4),
      Q => \^q\(4),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_vec__parameterized1\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    \gen_pf_ic_rc.diff_pntr_pe_reg[13]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[13]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \count_value_i_reg[13]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_vec__parameterized1\ : entity is "xpm_fifo_reg_vec";
end \design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_vec__parameterized1\;

architecture STRUCTURE of \design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_vec__parameterized1\ is
  signal \^gen_pf_ic_rc.diff_pntr_pe_reg[13]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \gen_pf_ic_rc.ram_empty_i_i_10_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_12_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_13_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_14_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_7_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_8_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_9_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_reg_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_reg_i_4_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_reg_i_4_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_reg_i_4_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_reg_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_reg_i_6_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_reg_i_6_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_reg_i_6_n_3\ : STD_LOGIC;
  signal going_empty0 : STD_LOGIC;
  signal leaving_empty : STD_LOGIC;
  signal \NLW_gen_pf_ic_rc.ram_empty_i_reg_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gen_pf_ic_rc.ram_empty_i_reg_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_pf_ic_rc.ram_empty_i_reg_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gen_pf_ic_rc.ram_empty_i_reg_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_pf_ic_rc.ram_empty_i_reg_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_pf_ic_rc.ram_empty_i_reg_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  \gen_pf_ic_rc.diff_pntr_pe_reg[13]\(11 downto 0) <= \^gen_pf_ic_rc.diff_pntr_pe_reg[13]\(11 downto 0);
\gen_pf_ic_rc.ram_empty_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFBFAAAAAAAA"
    )
        port map (
      I0 => leaving_empty,
      I1 => Q(0),
      I2 => Q(1),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => going_empty0,
      O => ram_empty_i0
    );
\gen_pf_ic_rc.ram_empty_i_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^gen_pf_ic_rc.diff_pntr_pe_reg[13]\(1),
      I1 => \count_value_i_reg[13]_0\(0),
      I2 => \count_value_i_reg[13]_0\(2),
      I3 => \^gen_pf_ic_rc.diff_pntr_pe_reg[13]\(3),
      I4 => \count_value_i_reg[13]_0\(1),
      I5 => \^gen_pf_ic_rc.diff_pntr_pe_reg[13]\(2),
      O => \gen_pf_ic_rc.ram_empty_i_i_10_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^gen_pf_ic_rc.diff_pntr_pe_reg[13]\(7),
      I1 => \count_value_i_reg[13]\(6),
      I2 => \count_value_i_reg[13]\(8),
      I3 => \^gen_pf_ic_rc.diff_pntr_pe_reg[13]\(9),
      I4 => \count_value_i_reg[13]\(7),
      I5 => \^gen_pf_ic_rc.diff_pntr_pe_reg[13]\(8),
      O => \gen_pf_ic_rc.ram_empty_i_i_12_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^gen_pf_ic_rc.diff_pntr_pe_reg[13]\(4),
      I1 => \count_value_i_reg[13]\(3),
      I2 => \count_value_i_reg[13]\(5),
      I3 => \^gen_pf_ic_rc.diff_pntr_pe_reg[13]\(6),
      I4 => \count_value_i_reg[13]\(4),
      I5 => \^gen_pf_ic_rc.diff_pntr_pe_reg[13]\(5),
      O => \gen_pf_ic_rc.ram_empty_i_i_13_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^gen_pf_ic_rc.diff_pntr_pe_reg[13]\(1),
      I1 => \count_value_i_reg[13]\(0),
      I2 => \count_value_i_reg[13]\(2),
      I3 => \^gen_pf_ic_rc.diff_pntr_pe_reg[13]\(3),
      I4 => \count_value_i_reg[13]\(1),
      I5 => \^gen_pf_ic_rc.diff_pntr_pe_reg[13]\(2),
      O => \gen_pf_ic_rc.ram_empty_i_i_14_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gen_pf_ic_rc.diff_pntr_pe_reg[13]\(10),
      I1 => \count_value_i_reg[13]_0\(9),
      I2 => \^gen_pf_ic_rc.diff_pntr_pe_reg[13]\(11),
      I3 => \count_value_i_reg[13]_0\(10),
      O => \gen_pf_ic_rc.ram_empty_i_i_5_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gen_pf_ic_rc.diff_pntr_pe_reg[13]\(10),
      I1 => \count_value_i_reg[13]\(9),
      I2 => \^gen_pf_ic_rc.diff_pntr_pe_reg[13]\(11),
      I3 => \count_value_i_reg[13]\(10),
      O => \gen_pf_ic_rc.ram_empty_i_i_7_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^gen_pf_ic_rc.diff_pntr_pe_reg[13]\(7),
      I1 => \count_value_i_reg[13]_0\(6),
      I2 => \count_value_i_reg[13]_0\(8),
      I3 => \^gen_pf_ic_rc.diff_pntr_pe_reg[13]\(9),
      I4 => \count_value_i_reg[13]_0\(7),
      I5 => \^gen_pf_ic_rc.diff_pntr_pe_reg[13]\(8),
      O => \gen_pf_ic_rc.ram_empty_i_i_8_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^gen_pf_ic_rc.diff_pntr_pe_reg[13]\(4),
      I1 => \count_value_i_reg[13]_0\(3),
      I2 => \count_value_i_reg[13]_0\(5),
      I3 => \^gen_pf_ic_rc.diff_pntr_pe_reg[13]\(6),
      I4 => \count_value_i_reg[13]_0\(4),
      I5 => \^gen_pf_ic_rc.diff_pntr_pe_reg[13]\(5),
      O => \gen_pf_ic_rc.ram_empty_i_i_9_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_reg_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_pf_ic_rc.ram_empty_i_reg_i_4_n_0\,
      CO(3 downto 1) => \NLW_gen_pf_ic_rc.ram_empty_i_reg_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => leaving_empty,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gen_pf_ic_rc.ram_empty_i_reg_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \gen_pf_ic_rc.ram_empty_i_i_5_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_reg_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_pf_ic_rc.ram_empty_i_reg_i_6_n_0\,
      CO(3 downto 1) => \NLW_gen_pf_ic_rc.ram_empty_i_reg_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => going_empty0,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gen_pf_ic_rc.ram_empty_i_reg_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \gen_pf_ic_rc.ram_empty_i_i_7_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_reg_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_pf_ic_rc.ram_empty_i_reg_i_4_n_0\,
      CO(2) => \gen_pf_ic_rc.ram_empty_i_reg_i_4_n_1\,
      CO(1) => \gen_pf_ic_rc.ram_empty_i_reg_i_4_n_2\,
      CO(0) => \gen_pf_ic_rc.ram_empty_i_reg_i_4_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gen_pf_ic_rc.ram_empty_i_reg_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_pf_ic_rc.ram_empty_i_i_8_n_0\,
      S(2) => \gen_pf_ic_rc.ram_empty_i_i_9_n_0\,
      S(1) => \gen_pf_ic_rc.ram_empty_i_i_10_n_0\,
      S(0) => \count_value_i_reg[1]\(0)
    );
\gen_pf_ic_rc.ram_empty_i_reg_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_pf_ic_rc.ram_empty_i_reg_i_6_n_0\,
      CO(2) => \gen_pf_ic_rc.ram_empty_i_reg_i_6_n_1\,
      CO(1) => \gen_pf_ic_rc.ram_empty_i_reg_i_6_n_2\,
      CO(0) => \gen_pf_ic_rc.ram_empty_i_reg_i_6_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gen_pf_ic_rc.ram_empty_i_reg_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_pf_ic_rc.ram_empty_i_i_12_n_0\,
      S(2) => \gen_pf_ic_rc.ram_empty_i_i_13_n_0\,
      S(1) => \gen_pf_ic_rc.ram_empty_i_i_14_n_0\,
      S(0) => S(0)
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => D(0),
      Q => \^gen_pf_ic_rc.diff_pntr_pe_reg[13]\(0),
      R => SR(0)
    );
\reg_out_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => D(10),
      Q => \^gen_pf_ic_rc.diff_pntr_pe_reg[13]\(10),
      R => SR(0)
    );
\reg_out_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => D(11),
      Q => \^gen_pf_ic_rc.diff_pntr_pe_reg[13]\(11),
      R => SR(0)
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => D(1),
      Q => \^gen_pf_ic_rc.diff_pntr_pe_reg[13]\(1),
      R => SR(0)
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => D(2),
      Q => \^gen_pf_ic_rc.diff_pntr_pe_reg[13]\(2),
      R => SR(0)
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => D(3),
      Q => \^gen_pf_ic_rc.diff_pntr_pe_reg[13]\(3),
      R => SR(0)
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => D(4),
      Q => \^gen_pf_ic_rc.diff_pntr_pe_reg[13]\(4),
      R => SR(0)
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => D(5),
      Q => \^gen_pf_ic_rc.diff_pntr_pe_reg[13]\(5),
      R => SR(0)
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => D(6),
      Q => \^gen_pf_ic_rc.diff_pntr_pe_reg[13]\(6),
      R => SR(0)
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => D(7),
      Q => \^gen_pf_ic_rc.diff_pntr_pe_reg[13]\(7),
      R => SR(0)
    );
\reg_out_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => D(8),
      Q => \^gen_pf_ic_rc.diff_pntr_pe_reg[13]\(8),
      R => SR(0)
    );
\reg_out_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => D(9),
      Q => \^gen_pf_ic_rc.diff_pntr_pe_reg[13]\(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_vec__parameterized2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    count_value_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dest_graysync_ff_reg[3][12]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_vec__parameterized2\ : entity is "xpm_fifo_reg_vec";
end \design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_vec__parameterized2\;

architecture STRUCTURE of \design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_vec__parameterized2\ is
  signal \rd_data_count_i[11]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_count_i[11]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data_count_i[11]_i_4_n_0\ : STD_LOGIC;
  signal \rd_data_count_i[11]_i_5_n_0\ : STD_LOGIC;
  signal \rd_data_count_i[14]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data_count_i[14]_i_4_n_0\ : STD_LOGIC;
  signal \rd_data_count_i[14]_i_5_n_0\ : STD_LOGIC;
  signal \rd_data_count_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data_count_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \rd_data_count_i[7]_i_5_n_0\ : STD_LOGIC;
  signal \rd_data_count_i[7]_i_6_n_0\ : STD_LOGIC;
  signal \rd_data_count_i[7]_i_7_n_0\ : STD_LOGIC;
  signal \rd_data_count_i[7]_i_8_n_0\ : STD_LOGIC;
  signal \rd_data_count_i_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_count_i_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \rd_data_count_i_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \rd_data_count_i_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \rd_data_count_i_reg[14]_i_2_n_2\ : STD_LOGIC;
  signal \rd_data_count_i_reg[14]_i_2_n_3\ : STD_LOGIC;
  signal \rd_data_count_i_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_count_i_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \rd_data_count_i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \rd_data_count_i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \rd_data_count_i_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_count_i_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \rd_data_count_i_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \rd_data_count_i_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal wr_pntr_rd_adj_dc : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal \NLW_rd_data_count_i_reg[14]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rd_data_count_i_reg[14]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_rd_data_count_i_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_rd_data_count_i_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \rd_data_count_i_reg[11]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \rd_data_count_i_reg[14]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \rd_data_count_i_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \rd_data_count_i_reg[7]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
\rd_data_count_i[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_rd_adj_dc(11),
      I1 => Q(9),
      O => \rd_data_count_i[11]_i_2_n_0\
    );
\rd_data_count_i[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_rd_adj_dc(10),
      I1 => Q(8),
      O => \rd_data_count_i[11]_i_3_n_0\
    );
\rd_data_count_i[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_rd_adj_dc(9),
      I1 => Q(7),
      O => \rd_data_count_i[11]_i_4_n_0\
    );
\rd_data_count_i[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_rd_adj_dc(8),
      I1 => Q(6),
      O => \rd_data_count_i[11]_i_5_n_0\
    );
\rd_data_count_i[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_rd_adj_dc(14),
      I1 => Q(12),
      O => \rd_data_count_i[14]_i_3_n_0\
    );
\rd_data_count_i[14]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_rd_adj_dc(13),
      I1 => Q(11),
      O => \rd_data_count_i[14]_i_4_n_0\
    );
\rd_data_count_i[14]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_rd_adj_dc(12),
      I1 => Q(10),
      O => \rd_data_count_i[14]_i_5_n_0\
    );
\rd_data_count_i[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_rd_adj_dc(7),
      I1 => Q(5),
      O => \rd_data_count_i[7]_i_3_n_0\
    );
\rd_data_count_i[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_rd_adj_dc(6),
      I1 => Q(4),
      O => \rd_data_count_i[7]_i_4_n_0\
    );
\rd_data_count_i[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_rd_adj_dc(5),
      I1 => Q(3),
      O => \rd_data_count_i[7]_i_5_n_0\
    );
\rd_data_count_i[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_rd_adj_dc(4),
      I1 => Q(2),
      O => \rd_data_count_i[7]_i_6_n_0\
    );
\rd_data_count_i[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_rd_adj_dc(3),
      I1 => Q(1),
      O => \rd_data_count_i[7]_i_7_n_0\
    );
\rd_data_count_i[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_rd_adj_dc(2),
      I1 => Q(0),
      O => \rd_data_count_i[7]_i_8_n_0\
    );
\rd_data_count_i_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rd_data_count_i_reg[7]_i_1_n_0\,
      CO(3) => \rd_data_count_i_reg[11]_i_1_n_0\,
      CO(2) => \rd_data_count_i_reg[11]_i_1_n_1\,
      CO(1) => \rd_data_count_i_reg[11]_i_1_n_2\,
      CO(0) => \rd_data_count_i_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => wr_pntr_rd_adj_dc(11 downto 8),
      O(3 downto 0) => D(6 downto 3),
      S(3) => \rd_data_count_i[11]_i_2_n_0\,
      S(2) => \rd_data_count_i[11]_i_3_n_0\,
      S(1) => \rd_data_count_i[11]_i_4_n_0\,
      S(0) => \rd_data_count_i[11]_i_5_n_0\
    );
\rd_data_count_i_reg[14]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rd_data_count_i_reg[11]_i_1_n_0\,
      CO(3 downto 2) => \NLW_rd_data_count_i_reg[14]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \rd_data_count_i_reg[14]_i_2_n_2\,
      CO(0) => \rd_data_count_i_reg[14]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => wr_pntr_rd_adj_dc(13 downto 12),
      O(3) => \NLW_rd_data_count_i_reg[14]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => D(9 downto 7),
      S(3) => '0',
      S(2) => \rd_data_count_i[14]_i_3_n_0\,
      S(1) => \rd_data_count_i[14]_i_4_n_0\,
      S(0) => \rd_data_count_i[14]_i_5_n_0\
    );
\rd_data_count_i_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rd_data_count_i_reg[7]_i_2_n_0\,
      CO(3) => \rd_data_count_i_reg[7]_i_1_n_0\,
      CO(2) => \rd_data_count_i_reg[7]_i_1_n_1\,
      CO(1) => \rd_data_count_i_reg[7]_i_1_n_2\,
      CO(0) => \rd_data_count_i_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => wr_pntr_rd_adj_dc(7 downto 4),
      O(3 downto 1) => D(2 downto 0),
      O(0) => \NLW_rd_data_count_i_reg[7]_i_1_O_UNCONNECTED\(0),
      S(3) => \rd_data_count_i[7]_i_3_n_0\,
      S(2) => \rd_data_count_i[7]_i_4_n_0\,
      S(1) => \rd_data_count_i[7]_i_5_n_0\,
      S(0) => \rd_data_count_i[7]_i_6_n_0\
    );
\rd_data_count_i_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rd_data_count_i_reg[7]_i_2_n_0\,
      CO(2) => \rd_data_count_i_reg[7]_i_2_n_1\,
      CO(1) => \rd_data_count_i_reg[7]_i_2_n_2\,
      CO(0) => \rd_data_count_i_reg[7]_i_2_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => wr_pntr_rd_adj_dc(3 downto 2),
      DI(1 downto 0) => count_value_i(1 downto 0),
      O(3 downto 0) => \NLW_rd_data_count_i_reg[7]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \rd_data_count_i[7]_i_7_n_0\,
      S(2) => \rd_data_count_i[7]_i_8_n_0\,
      S(1 downto 0) => S(1 downto 0)
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \dest_graysync_ff_reg[3][12]\(0),
      Q => wr_pntr_rd_adj_dc(2),
      R => SR(0)
    );
\reg_out_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \dest_graysync_ff_reg[3][12]\(10),
      Q => wr_pntr_rd_adj_dc(12),
      R => SR(0)
    );
\reg_out_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \dest_graysync_ff_reg[3][12]\(11),
      Q => wr_pntr_rd_adj_dc(13),
      R => SR(0)
    );
\reg_out_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \dest_graysync_ff_reg[3][12]\(12),
      Q => wr_pntr_rd_adj_dc(14),
      R => SR(0)
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \dest_graysync_ff_reg[3][12]\(1),
      Q => wr_pntr_rd_adj_dc(3),
      R => SR(0)
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \dest_graysync_ff_reg[3][12]\(2),
      Q => wr_pntr_rd_adj_dc(4),
      R => SR(0)
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \dest_graysync_ff_reg[3][12]\(3),
      Q => wr_pntr_rd_adj_dc(5),
      R => SR(0)
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \dest_graysync_ff_reg[3][12]\(4),
      Q => wr_pntr_rd_adj_dc(6),
      R => SR(0)
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \dest_graysync_ff_reg[3][12]\(5),
      Q => wr_pntr_rd_adj_dc(7),
      R => SR(0)
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \dest_graysync_ff_reg[3][12]\(6),
      Q => wr_pntr_rd_adj_dc(8),
      R => SR(0)
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \dest_graysync_ff_reg[3][12]\(7),
      Q => wr_pntr_rd_adj_dc(9),
      R => SR(0)
    );
\reg_out_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \dest_graysync_ff_reg[3][12]\(8),
      Q => wr_pntr_rd_adj_dc(10),
      R => SR(0)
    );
\reg_out_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \dest_graysync_ff_reg[3][12]\(9),
      Q => wr_pntr_rd_adj_dc(11),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_vec__parameterized3\ is
  port (
    ram_full_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gen_rst_ic.fifo_wr_rst_i_reg\ : in STD_LOGIC;
    dest_rst : in STD_LOGIC;
    \count_value_i_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \count_value_i_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_vec__parameterized3\ : entity is "xpm_fifo_reg_vec";
end \design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_vec__parameterized3\;

architecture STRUCTURE of \design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_vec__parameterized3\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_10_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_11_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_7_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_8_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_9_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_i_2_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_i_2_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_i_2_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_i_3_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_i_3_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_i_3_n_3\ : STD_LOGIC;
  signal going_full0 : STD_LOGIC;
  signal leaving_full : STD_LOGIC;
  signal \NLW_gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  Q(11 downto 0) <= \^q\(11 downto 0);
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAAAA"
    )
        port map (
      I0 => leaving_full,
      I1 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\,
      I2 => wr_en,
      I3 => \gen_rst_ic.fifo_wr_rst_i_reg\,
      I4 => dest_rst,
      I5 => going_full0,
      O => ram_full_i0
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i_reg[11]\(3),
      I2 => \count_value_i_reg[11]\(5),
      I3 => \^q\(5),
      I4 => \count_value_i_reg[11]\(4),
      I5 => \^q\(4),
      O => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_10_n_0\
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \count_value_i_reg[11]\(0),
      I2 => \count_value_i_reg[11]\(2),
      I3 => \^q\(2),
      I4 => \count_value_i_reg[11]\(1),
      I5 => \^q\(1),
      O => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_11_n_0\
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(9),
      I1 => \count_value_i_reg[11]_0\(9),
      I2 => \count_value_i_reg[11]_0\(11),
      I3 => \^q\(11),
      I4 => \count_value_i_reg[11]_0\(10),
      I5 => \^q\(10),
      O => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i_reg[11]_0\(6),
      I2 => \count_value_i_reg[11]_0\(8),
      I3 => \^q\(8),
      I4 => \count_value_i_reg[11]_0\(7),
      I5 => \^q\(7),
      O => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i_reg[11]_0\(3),
      I2 => \count_value_i_reg[11]_0\(5),
      I3 => \^q\(5),
      I4 => \count_value_i_reg[11]_0\(4),
      I5 => \^q\(4),
      O => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_6_n_0\
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \count_value_i_reg[11]_0\(0),
      I2 => \count_value_i_reg[11]_0\(2),
      I3 => \^q\(2),
      I4 => \count_value_i_reg[11]_0\(1),
      I5 => \^q\(1),
      O => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_7_n_0\
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(9),
      I1 => \count_value_i_reg[11]\(9),
      I2 => \count_value_i_reg[11]\(11),
      I3 => \^q\(11),
      I4 => \count_value_i_reg[11]\(10),
      I5 => \^q\(10),
      O => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_8_n_0\
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i_reg[11]\(6),
      I2 => \count_value_i_reg[11]\(8),
      I3 => \^q\(8),
      I4 => \count_value_i_reg[11]\(7),
      I5 => \^q\(7),
      O => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_9_n_0\
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => leaving_full,
      CO(2) => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_i_2_n_1\,
      CO(1) => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_i_2_n_2\,
      CO(0) => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_i_2_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      S(2) => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      S(1) => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_6_n_0\,
      S(0) => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_7_n_0\
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => going_full0,
      CO(2) => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_i_3_n_1\,
      CO(1) => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_i_3_n_2\,
      CO(0) => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_i_3_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_8_n_0\,
      S(2) => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_9_n_0\,
      S(1) => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_10_n_0\,
      S(0) => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_11_n_0\
    );
\reg_out_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => D(8),
      Q => \^q\(8),
      R => SR(0)
    );
\reg_out_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => D(9),
      Q => \^q\(9),
      R => SR(0)
    );
\reg_out_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => D(10),
      Q => \^q\(10),
      R => SR(0)
    );
\reg_out_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => D(11),
      Q => \^q\(11),
      R => SR(0)
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => SR(0)
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => D(1),
      Q => \^q\(1),
      R => SR(0)
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => D(2),
      Q => \^q\(2),
      R => SR(0)
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => D(3),
      Q => \^q\(3),
      R => SR(0)
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => D(4),
      Q => \^q\(4),
      R => SR(0)
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => D(5),
      Q => \^q\(5),
      R => SR(0)
    );
\reg_out_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => D(6),
      Q => \^q\(6),
      R => SR(0)
    );
\reg_out_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => D(7),
      Q => \^q\(7),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_vec__parameterized4\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 12 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_vec__parameterized4\ : entity is "xpm_fifo_reg_vec";
end \design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_vec__parameterized4\;

architecture STRUCTURE of \design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_vec__parameterized4\ is
begin
\reg_out_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => D(8),
      Q => Q(8),
      R => SR(0)
    );
\reg_out_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => D(9),
      Q => Q(9),
      R => SR(0)
    );
\reg_out_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => D(10),
      Q => Q(10),
      R => SR(0)
    );
\reg_out_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => D(11),
      Q => Q(11),
      R => SR(0)
    );
\reg_out_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => D(12),
      Q => Q(12),
      R => SR(0)
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => D(0),
      Q => Q(0),
      R => SR(0)
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => D(1),
      Q => Q(1),
      R => SR(0)
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => D(2),
      Q => Q(2),
      R => SR(0)
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => D(3),
      Q => Q(3),
      R => SR(0)
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => D(4),
      Q => Q(4),
      R => SR(0)
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => D(5),
      Q => Q(5),
      R => SR(0)
    );
\reg_out_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => D(6),
      Q => Q(6),
      R => SR(0)
    );
\reg_out_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => D(7),
      Q => Q(7),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_xpm_memory_base is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of design_1_onsemi_vita_cam_0_0_xpm_memory_base : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of design_1_onsemi_vita_cam_0_0_xpm_memory_base : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of design_1_onsemi_vita_cam_0_0_xpm_memory_base : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of design_1_onsemi_vita_cam_0_0_xpm_memory_base : entity is 1;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of design_1_onsemi_vita_cam_0_0_xpm_memory_base : entity is 1;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of design_1_onsemi_vita_cam_0_0_xpm_memory_base : entity is 1;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of design_1_onsemi_vita_cam_0_0_xpm_memory_base : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of design_1_onsemi_vita_cam_0_0_xpm_memory_base : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of design_1_onsemi_vita_cam_0_0_xpm_memory_base : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of design_1_onsemi_vita_cam_0_0_xpm_memory_base : entity is "";
  attribute MEMORY_OPTIMIZATION : integer;
  attribute MEMORY_OPTIMIZATION of design_1_onsemi_vita_cam_0_0_xpm_memory_base : entity is 1;
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of design_1_onsemi_vita_cam_0_0_xpm_memory_base : entity is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of design_1_onsemi_vita_cam_0_0_xpm_memory_base : entity is 16;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of design_1_onsemi_vita_cam_0_0_xpm_memory_base : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of design_1_onsemi_vita_cam_0_0_xpm_memory_base : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of design_1_onsemi_vita_cam_0_0_xpm_memory_base : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_xpm_memory_base : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of design_1_onsemi_vita_cam_0_0_xpm_memory_base : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of design_1_onsemi_vita_cam_0_0_xpm_memory_base : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of design_1_onsemi_vita_cam_0_0_xpm_memory_base : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of design_1_onsemi_vita_cam_0_0_xpm_memory_base : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of design_1_onsemi_vita_cam_0_0_xpm_memory_base : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of design_1_onsemi_vita_cam_0_0_xpm_memory_base : entity is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of design_1_onsemi_vita_cam_0_0_xpm_memory_base : entity is 1;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of design_1_onsemi_vita_cam_0_0_xpm_memory_base : entity is 1;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of design_1_onsemi_vita_cam_0_0_xpm_memory_base : entity is 1;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of design_1_onsemi_vita_cam_0_0_xpm_memory_base : entity is 1;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of design_1_onsemi_vita_cam_0_0_xpm_memory_base : entity is 1;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of design_1_onsemi_vita_cam_0_0_xpm_memory_base : entity is 5;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of design_1_onsemi_vita_cam_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of design_1_onsemi_vita_cam_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of design_1_onsemi_vita_cam_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of design_1_onsemi_vita_cam_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of design_1_onsemi_vita_cam_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of design_1_onsemi_vita_cam_0_0_xpm_memory_base : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of design_1_onsemi_vita_cam_0_0_xpm_memory_base : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of design_1_onsemi_vita_cam_0_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of design_1_onsemi_vita_cam_0_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of design_1_onsemi_vita_cam_0_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of design_1_onsemi_vita_cam_0_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of design_1_onsemi_vita_cam_0_0_xpm_memory_base : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of design_1_onsemi_vita_cam_0_0_xpm_memory_base : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of design_1_onsemi_vita_cam_0_0_xpm_memory_base : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of design_1_onsemi_vita_cam_0_0_xpm_memory_base : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of design_1_onsemi_vita_cam_0_0_xpm_memory_base : entity is 1;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of design_1_onsemi_vita_cam_0_0_xpm_memory_base : entity is 1;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of design_1_onsemi_vita_cam_0_0_xpm_memory_base : entity is 1;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of design_1_onsemi_vita_cam_0_0_xpm_memory_base : entity is 1;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of design_1_onsemi_vita_cam_0_0_xpm_memory_base : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of design_1_onsemi_vita_cam_0_0_xpm_memory_base : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of design_1_onsemi_vita_cam_0_0_xpm_memory_base : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of design_1_onsemi_vita_cam_0_0_xpm_memory_base : entity is "0";
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of design_1_onsemi_vita_cam_0_0_xpm_memory_base : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of design_1_onsemi_vita_cam_0_0_xpm_memory_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of design_1_onsemi_vita_cam_0_0_xpm_memory_base : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of design_1_onsemi_vita_cam_0_0_xpm_memory_base : entity is 1;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of design_1_onsemi_vita_cam_0_0_xpm_memory_base : entity is 1;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of design_1_onsemi_vita_cam_0_0_xpm_memory_base : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of design_1_onsemi_vita_cam_0_0_xpm_memory_base : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of design_1_onsemi_vita_cam_0_0_xpm_memory_base : entity is "TRUE";
end design_1_onsemi_vita_cam_0_0_xpm_memory_base;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_xpm_memory_base is
  signal \<const0>\ : STD_LOGIC;
  signal \^doutb\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal doutb_reg0 : STD_LOGIC;
  signal \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_0_SPO_UNCONNECTED\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_0\ : label is "RAM16X1D";
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(0) <= \<const0>\;
  doutb(0) <= \^doutb\(0);
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \^doutb\(0),
      I1 => regceb,
      I2 => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg_n_0_[0]\,
      I3 => rstb,
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][0]_i_1_n_0\
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][0]_i_1_n_0\,
      Q => \^doutb\(0),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => enb,
      I1 => web(0),
      O => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg[0]_i_1_n_0\
    );
\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg[0]_i_1_n_0\,
      D => doutb_reg0,
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg_n_0_[0]\,
      R => '0'
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => '0',
      D => '1',
      DPO => doutb_reg0,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => '0',
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_0_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_onsemi_vita_cam_0_0_xpm_memory_base__parameterized0\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 63 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 63 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \design_1_onsemi_vita_cam_0_0_xpm_memory_base__parameterized0\ : entity is 12;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \design_1_onsemi_vita_cam_0_0_xpm_memory_base__parameterized0\ : entity is 14;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \design_1_onsemi_vita_cam_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \design_1_onsemi_vita_cam_0_0_xpm_memory_base__parameterized0\ : entity is 64;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \design_1_onsemi_vita_cam_0_0_xpm_memory_base__parameterized0\ : entity is 16;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \design_1_onsemi_vita_cam_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_onsemi_vita_cam_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \design_1_onsemi_vita_cam_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \design_1_onsemi_vita_cam_0_0_xpm_memory_base__parameterized0\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \design_1_onsemi_vita_cam_0_0_xpm_memory_base__parameterized0\ : entity is "";
  attribute MEMORY_OPTIMIZATION : integer;
  attribute MEMORY_OPTIMIZATION of \design_1_onsemi_vita_cam_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \design_1_onsemi_vita_cam_0_0_xpm_memory_base__parameterized0\ : entity is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \design_1_onsemi_vita_cam_0_0_xpm_memory_base__parameterized0\ : entity is 262144;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \design_1_onsemi_vita_cam_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \design_1_onsemi_vita_cam_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \design_1_onsemi_vita_cam_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_onsemi_vita_cam_0_0_xpm_memory_base__parameterized0\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \design_1_onsemi_vita_cam_0_0_xpm_memory_base__parameterized0\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \design_1_onsemi_vita_cam_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \design_1_onsemi_vita_cam_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \design_1_onsemi_vita_cam_0_0_xpm_memory_base__parameterized0\ : entity is 16384;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \design_1_onsemi_vita_cam_0_0_xpm_memory_base__parameterized0\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \design_1_onsemi_vita_cam_0_0_xpm_memory_base__parameterized0\ : entity is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \design_1_onsemi_vita_cam_0_0_xpm_memory_base__parameterized0\ : entity is 16;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \design_1_onsemi_vita_cam_0_0_xpm_memory_base__parameterized0\ : entity is 64;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \design_1_onsemi_vita_cam_0_0_xpm_memory_base__parameterized0\ : entity is 16;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \design_1_onsemi_vita_cam_0_0_xpm_memory_base__parameterized0\ : entity is 16;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \design_1_onsemi_vita_cam_0_0_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \design_1_onsemi_vita_cam_0_0_xpm_memory_base__parameterized0\ : entity is 16;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \design_1_onsemi_vita_cam_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \design_1_onsemi_vita_cam_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \design_1_onsemi_vita_cam_0_0_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \design_1_onsemi_vita_cam_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \design_1_onsemi_vita_cam_0_0_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \design_1_onsemi_vita_cam_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \design_1_onsemi_vita_cam_0_0_xpm_memory_base__parameterized0\ : entity is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \design_1_onsemi_vita_cam_0_0_xpm_memory_base__parameterized0\ : entity is 2;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \design_1_onsemi_vita_cam_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \design_1_onsemi_vita_cam_0_0_xpm_memory_base__parameterized0\ : entity is 2;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \design_1_onsemi_vita_cam_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \design_1_onsemi_vita_cam_0_0_xpm_memory_base__parameterized0\ : entity is 12;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \design_1_onsemi_vita_cam_0_0_xpm_memory_base__parameterized0\ : entity is 14;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \design_1_onsemi_vita_cam_0_0_xpm_memory_base__parameterized0\ : entity is 12;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \design_1_onsemi_vita_cam_0_0_xpm_memory_base__parameterized0\ : entity is 14;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \design_1_onsemi_vita_cam_0_0_xpm_memory_base__parameterized0\ : entity is 16;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \design_1_onsemi_vita_cam_0_0_xpm_memory_base__parameterized0\ : entity is 16;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \design_1_onsemi_vita_cam_0_0_xpm_memory_base__parameterized0\ : entity is 64;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \design_1_onsemi_vita_cam_0_0_xpm_memory_base__parameterized0\ : entity is 16;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \design_1_onsemi_vita_cam_0_0_xpm_memory_base__parameterized0\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \design_1_onsemi_vita_cam_0_0_xpm_memory_base__parameterized0\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \design_1_onsemi_vita_cam_0_0_xpm_memory_base__parameterized0\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \design_1_onsemi_vita_cam_0_0_xpm_memory_base__parameterized0\ : entity is "0";
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \design_1_onsemi_vita_cam_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \design_1_onsemi_vita_cam_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_onsemi_vita_cam_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \design_1_onsemi_vita_cam_0_0_xpm_memory_base__parameterized0\ : entity is 64;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \design_1_onsemi_vita_cam_0_0_xpm_memory_base__parameterized0\ : entity is 16;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \design_1_onsemi_vita_cam_0_0_xpm_memory_base__parameterized0\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \design_1_onsemi_vita_cam_0_0_xpm_memory_base__parameterized0\ : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_onsemi_vita_cam_0_0_xpm_memory_base__parameterized0\ : entity is "TRUE";
end \design_1_onsemi_vita_cam_0_0_xpm_memory_base__parameterized0\;

architecture STRUCTURE of \design_1_onsemi_vita_cam_0_0_xpm_memory_base__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_wide.mem_reg_0_n_83\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_wide.mem_reg_0_n_84\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_wide.mem_reg_4_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_wide.mem_reg_5_n_83\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_wide.mem_reg_5_n_84\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_wide.mem_reg_6_n_83\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_wide.mem_reg_6_n_84\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_wide.mem_reg_7_n_83\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_wide.mem_reg_7_n_84\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_0_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_0_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_0_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_0_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_0_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_0_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_0_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_0_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_1_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_1_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_1_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_1_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_1_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_1_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_1_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_1_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_1_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_1_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_1_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_2_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_2_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_2_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_2_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_2_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_2_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_2_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_2_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_2_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_2_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_2_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_2_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_3_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_3_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_3_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_3_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_3_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_3_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_3_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_3_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_3_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_3_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_3_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_3_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_4_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_4_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_4_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_4_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_4_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_4_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_4_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_4_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_4_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_4_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_4_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_4_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_5_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_5_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_5_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_5_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_5_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_5_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_5_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_5_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_5_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_5_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_5_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_5_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_6_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_6_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_6_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_6_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_6_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_6_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_6_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_6_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_6_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_6_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_6_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_6_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_7_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_7_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_7_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_7_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_7_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_7_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_7_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_7_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_7_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_7_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_7_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_wide.mem_reg_7_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_wide.mem_reg_0\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_wide.mem_reg_0\ : label is 4095;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_wide.mem_reg_0\ : label is "p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_wide.mem_reg_0\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_wide.mem_reg_0\ : label is 7;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_wide.mem_reg_0\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_wide.mem_reg_0\ : label is 16383;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_wide.mem_reg_0\ : label is "p0_d2";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_wide.mem_reg_0\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_wide.mem_reg_0\ : label is 1;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_wide.mem_reg_0\ : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_wide.mem_reg_0\ : label is 262144;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_wide.mem_reg_0\ : label is "gen_wr_a.gen_word_wide.mem";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_wide.mem_reg_1\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_wide.mem_reg_1\ : label is 4095;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_wide.mem_reg_1\ : label is "p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_wide.mem_reg_1\ : label is 8;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_wide.mem_reg_1\ : label is 15;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_wide.mem_reg_1\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_wide.mem_reg_1\ : label is 16383;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_wide.mem_reg_1\ : label is "p0_d2";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_wide.mem_reg_1\ : label is 2;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_wide.mem_reg_1\ : label is 3;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_wide.mem_reg_1\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_wide.mem_reg_1\ : label is 262144;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_wide.mem_reg_1\ : label is "gen_wr_a.gen_word_wide.mem";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_wide.mem_reg_2\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_wide.mem_reg_2\ : label is 4095;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_wide.mem_reg_2\ : label is "p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_wide.mem_reg_2\ : label is 16;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_wide.mem_reg_2\ : label is 23;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_wide.mem_reg_2\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_wide.mem_reg_2\ : label is 16383;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_wide.mem_reg_2\ : label is "p0_d2";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_wide.mem_reg_2\ : label is 4;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_wide.mem_reg_2\ : label is 5;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_wide.mem_reg_2\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_wide.mem_reg_2\ : label is 262144;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_wide.mem_reg_2\ : label is "gen_wr_a.gen_word_wide.mem";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_wide.mem_reg_3\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_wide.mem_reg_3\ : label is 4095;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_wide.mem_reg_3\ : label is "p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_wide.mem_reg_3\ : label is 24;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_wide.mem_reg_3\ : label is 31;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_wide.mem_reg_3\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_wide.mem_reg_3\ : label is 16383;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_wide.mem_reg_3\ : label is "p0_d2";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_wide.mem_reg_3\ : label is 6;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_wide.mem_reg_3\ : label is 7;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_wide.mem_reg_3\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_wide.mem_reg_3\ : label is 262144;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_wide.mem_reg_3\ : label is "gen_wr_a.gen_word_wide.mem";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_wide.mem_reg_4\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_wide.mem_reg_4\ : label is 4095;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_wide.mem_reg_4\ : label is "p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_wide.mem_reg_4\ : label is 32;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_wide.mem_reg_4\ : label is 39;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_wide.mem_reg_4\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_wide.mem_reg_4\ : label is 16383;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_wide.mem_reg_4\ : label is "p0_d2";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_wide.mem_reg_4\ : label is 8;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_wide.mem_reg_4\ : label is 9;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_wide.mem_reg_4\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_wide.mem_reg_4\ : label is 262144;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_wide.mem_reg_4\ : label is "gen_wr_a.gen_word_wide.mem";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_wide.mem_reg_5\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_wide.mem_reg_5\ : label is 4095;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_wide.mem_reg_5\ : label is "p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_wide.mem_reg_5\ : label is 40;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_wide.mem_reg_5\ : label is 47;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_wide.mem_reg_5\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_wide.mem_reg_5\ : label is 16383;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_wide.mem_reg_5\ : label is "p0_d2";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_wide.mem_reg_5\ : label is 10;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_wide.mem_reg_5\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_wide.mem_reg_5\ : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_wide.mem_reg_5\ : label is 262144;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_wide.mem_reg_5\ : label is "gen_wr_a.gen_word_wide.mem";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_wide.mem_reg_6\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_wide.mem_reg_6\ : label is 4095;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_wide.mem_reg_6\ : label is "p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_wide.mem_reg_6\ : label is 48;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_wide.mem_reg_6\ : label is 55;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_wide.mem_reg_6\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_wide.mem_reg_6\ : label is 16383;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_wide.mem_reg_6\ : label is "p0_d2";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_wide.mem_reg_6\ : label is 12;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_wide.mem_reg_6\ : label is 13;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_wide.mem_reg_6\ : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_wide.mem_reg_6\ : label is 262144;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_wide.mem_reg_6\ : label is "gen_wr_a.gen_word_wide.mem";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_wide.mem_reg_7\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_wide.mem_reg_7\ : label is 4095;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_wide.mem_reg_7\ : label is "p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_wide.mem_reg_7\ : label is 56;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_wide.mem_reg_7\ : label is 63;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_wide.mem_reg_7\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_wide.mem_reg_7\ : label is 16383;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_wide.mem_reg_7\ : label is "p0_d2";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_wide.mem_reg_7\ : label is 14;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_wide.mem_reg_7\ : label is 15;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_wide.mem_reg_7\ : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_wide.mem_reg_7\ : label is 262144;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_wide.mem_reg_7\ : label is "gen_wr_a.gen_word_wide.mem";
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(63) <= \<const0>\;
  douta(62) <= \<const0>\;
  douta(61) <= \<const0>\;
  douta(60) <= \<const0>\;
  douta(59) <= \<const0>\;
  douta(58) <= \<const0>\;
  douta(57) <= \<const0>\;
  douta(56) <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_wr_a.gen_word_wide.mem_reg_0_n_84\,
      Q => doutb(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_wr_a.gen_word_wide.mem_reg_5_n_84\,
      Q => doutb(10),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_wr_a.gen_word_wide.mem_reg_5_n_83\,
      Q => doutb(11),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_wr_a.gen_word_wide.mem_reg_6_n_84\,
      Q => doutb(12),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_wr_a.gen_word_wide.mem_reg_6_n_83\,
      Q => doutb(13),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_wr_a.gen_word_wide.mem_reg_7_n_84\,
      Q => doutb(14),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_wr_a.gen_word_wide.mem_reg_7_n_83\,
      Q => doutb(15),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_wr_a.gen_word_wide.mem_reg_0_n_83\,
      Q => doutb(1),
      R => rstb
    );
\gen_wr_a.gen_word_wide.mem_reg_0\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => addrb(13 downto 0),
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_gen_wr_a.gen_word_wide.mem_reg_0_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_gen_wr_a.gen_word_wide.mem_reg_0_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_gen_wr_a.gen_word_wide.mem_reg_0_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 6) => dina(49 downto 48),
      DIADI(5 downto 4) => dina(33 downto 32),
      DIADI(3 downto 2) => dina(17 downto 16),
      DIADI(1 downto 0) => dina(1 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000011",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_gen_wr_a.gen_word_wide.mem_reg_0_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 2) => \NLW_gen_wr_a.gen_word_wide.mem_reg_0_DOBDO_UNCONNECTED\(31 downto 2),
      DOBDO(1) => \gen_wr_a.gen_word_wide.mem_reg_0_n_83\,
      DOBDO(0) => \gen_wr_a.gen_word_wide.mem_reg_0_n_84\,
      DOPADOP(3 downto 0) => \NLW_gen_wr_a.gen_word_wide.mem_reg_0_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_gen_wr_a.gen_word_wide.mem_reg_0_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_wide.mem_reg_0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => \gen_wr_a.gen_word_wide.mem_reg_4_i_1_n_0\,
      INJECTDBITERR => \NLW_gen_wr_a.gen_word_wide.mem_reg_0_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_gen_wr_a.gen_word_wide.mem_reg_0_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_wide.mem_reg_0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_wide.mem_reg_0_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_wide.mem_reg_1\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => addrb(13 downto 0),
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_gen_wr_a.gen_word_wide.mem_reg_1_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_gen_wr_a.gen_word_wide.mem_reg_1_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_gen_wr_a.gen_word_wide.mem_reg_1_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 6) => dina(51 downto 50),
      DIADI(5 downto 4) => dina(35 downto 34),
      DIADI(3 downto 2) => dina(19 downto 18),
      DIADI(1 downto 0) => dina(3 downto 2),
      DIBDI(31 downto 0) => B"00000000000000000000000000000011",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_gen_wr_a.gen_word_wide.mem_reg_1_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 2) => \NLW_gen_wr_a.gen_word_wide.mem_reg_1_DOBDO_UNCONNECTED\(31 downto 2),
      DOBDO(1 downto 0) => doutb(3 downto 2),
      DOPADOP(3 downto 0) => \NLW_gen_wr_a.gen_word_wide.mem_reg_1_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_gen_wr_a.gen_word_wide.mem_reg_1_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_wide.mem_reg_1_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => \gen_wr_a.gen_word_wide.mem_reg_4_i_1_n_0\,
      INJECTDBITERR => \NLW_gen_wr_a.gen_word_wide.mem_reg_1_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_gen_wr_a.gen_word_wide.mem_reg_1_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_wide.mem_reg_1_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => regceb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => rstb,
      SBITERR => \NLW_gen_wr_a.gen_word_wide.mem_reg_1_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_wide.mem_reg_2\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => addrb(13 downto 0),
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_gen_wr_a.gen_word_wide.mem_reg_2_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_gen_wr_a.gen_word_wide.mem_reg_2_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_gen_wr_a.gen_word_wide.mem_reg_2_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 6) => dina(53 downto 52),
      DIADI(5 downto 4) => dina(37 downto 36),
      DIADI(3 downto 2) => dina(21 downto 20),
      DIADI(1 downto 0) => dina(5 downto 4),
      DIBDI(31 downto 0) => B"00000000000000000000000000000011",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_gen_wr_a.gen_word_wide.mem_reg_2_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 2) => \NLW_gen_wr_a.gen_word_wide.mem_reg_2_DOBDO_UNCONNECTED\(31 downto 2),
      DOBDO(1 downto 0) => doutb(5 downto 4),
      DOPADOP(3 downto 0) => \NLW_gen_wr_a.gen_word_wide.mem_reg_2_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_gen_wr_a.gen_word_wide.mem_reg_2_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_wide.mem_reg_2_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => \gen_wr_a.gen_word_wide.mem_reg_4_i_1_n_0\,
      INJECTDBITERR => \NLW_gen_wr_a.gen_word_wide.mem_reg_2_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_gen_wr_a.gen_word_wide.mem_reg_2_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_wide.mem_reg_2_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => regceb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => rstb,
      SBITERR => \NLW_gen_wr_a.gen_word_wide.mem_reg_2_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_wide.mem_reg_3\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => addrb(13 downto 0),
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_gen_wr_a.gen_word_wide.mem_reg_3_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_gen_wr_a.gen_word_wide.mem_reg_3_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_gen_wr_a.gen_word_wide.mem_reg_3_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 6) => dina(55 downto 54),
      DIADI(5 downto 4) => dina(39 downto 38),
      DIADI(3 downto 2) => dina(23 downto 22),
      DIADI(1 downto 0) => dina(7 downto 6),
      DIBDI(31 downto 0) => B"00000000000000000000000000000011",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_gen_wr_a.gen_word_wide.mem_reg_3_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 2) => \NLW_gen_wr_a.gen_word_wide.mem_reg_3_DOBDO_UNCONNECTED\(31 downto 2),
      DOBDO(1 downto 0) => doutb(7 downto 6),
      DOPADOP(3 downto 0) => \NLW_gen_wr_a.gen_word_wide.mem_reg_3_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_gen_wr_a.gen_word_wide.mem_reg_3_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_wide.mem_reg_3_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => \gen_wr_a.gen_word_wide.mem_reg_4_i_1_n_0\,
      INJECTDBITERR => \NLW_gen_wr_a.gen_word_wide.mem_reg_3_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_gen_wr_a.gen_word_wide.mem_reg_3_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_wide.mem_reg_3_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => regceb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => rstb,
      SBITERR => \NLW_gen_wr_a.gen_word_wide.mem_reg_3_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_wide.mem_reg_4\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => addrb(13 downto 0),
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_gen_wr_a.gen_word_wide.mem_reg_4_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_gen_wr_a.gen_word_wide.mem_reg_4_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_gen_wr_a.gen_word_wide.mem_reg_4_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 6) => dina(57 downto 56),
      DIADI(5 downto 4) => dina(41 downto 40),
      DIADI(3 downto 2) => dina(25 downto 24),
      DIADI(1 downto 0) => dina(9 downto 8),
      DIBDI(31 downto 0) => B"00000000000000000000000000000011",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_gen_wr_a.gen_word_wide.mem_reg_4_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 2) => \NLW_gen_wr_a.gen_word_wide.mem_reg_4_DOBDO_UNCONNECTED\(31 downto 2),
      DOBDO(1 downto 0) => doutb(9 downto 8),
      DOPADOP(3 downto 0) => \NLW_gen_wr_a.gen_word_wide.mem_reg_4_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_gen_wr_a.gen_word_wide.mem_reg_4_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_wide.mem_reg_4_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => \gen_wr_a.gen_word_wide.mem_reg_4_i_1_n_0\,
      INJECTDBITERR => \NLW_gen_wr_a.gen_word_wide.mem_reg_4_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_gen_wr_a.gen_word_wide.mem_reg_4_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_wide.mem_reg_4_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => regceb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => rstb,
      SBITERR => \NLW_gen_wr_a.gen_word_wide.mem_reg_4_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_wide.mem_reg_4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => enb,
      I1 => web(0),
      O => \gen_wr_a.gen_word_wide.mem_reg_4_i_1_n_0\
    );
\gen_wr_a.gen_word_wide.mem_reg_5\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => addrb(13 downto 0),
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_gen_wr_a.gen_word_wide.mem_reg_5_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_gen_wr_a.gen_word_wide.mem_reg_5_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_gen_wr_a.gen_word_wide.mem_reg_5_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 6) => dina(59 downto 58),
      DIADI(5 downto 4) => dina(43 downto 42),
      DIADI(3 downto 2) => dina(27 downto 26),
      DIADI(1 downto 0) => dina(11 downto 10),
      DIBDI(31 downto 0) => B"00000000000000000000000000000011",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_gen_wr_a.gen_word_wide.mem_reg_5_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 2) => \NLW_gen_wr_a.gen_word_wide.mem_reg_5_DOBDO_UNCONNECTED\(31 downto 2),
      DOBDO(1) => \gen_wr_a.gen_word_wide.mem_reg_5_n_83\,
      DOBDO(0) => \gen_wr_a.gen_word_wide.mem_reg_5_n_84\,
      DOPADOP(3 downto 0) => \NLW_gen_wr_a.gen_word_wide.mem_reg_5_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_gen_wr_a.gen_word_wide.mem_reg_5_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_wide.mem_reg_5_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => \gen_wr_a.gen_word_wide.mem_reg_4_i_1_n_0\,
      INJECTDBITERR => \NLW_gen_wr_a.gen_word_wide.mem_reg_5_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_gen_wr_a.gen_word_wide.mem_reg_5_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_wide.mem_reg_5_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_wide.mem_reg_5_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_wide.mem_reg_6\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => addrb(13 downto 0),
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_gen_wr_a.gen_word_wide.mem_reg_6_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_gen_wr_a.gen_word_wide.mem_reg_6_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_gen_wr_a.gen_word_wide.mem_reg_6_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 6) => dina(61 downto 60),
      DIADI(5 downto 4) => dina(45 downto 44),
      DIADI(3 downto 2) => dina(29 downto 28),
      DIADI(1 downto 0) => dina(13 downto 12),
      DIBDI(31 downto 0) => B"00000000000000000000000000000011",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_gen_wr_a.gen_word_wide.mem_reg_6_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 2) => \NLW_gen_wr_a.gen_word_wide.mem_reg_6_DOBDO_UNCONNECTED\(31 downto 2),
      DOBDO(1) => \gen_wr_a.gen_word_wide.mem_reg_6_n_83\,
      DOBDO(0) => \gen_wr_a.gen_word_wide.mem_reg_6_n_84\,
      DOPADOP(3 downto 0) => \NLW_gen_wr_a.gen_word_wide.mem_reg_6_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_gen_wr_a.gen_word_wide.mem_reg_6_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_wide.mem_reg_6_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => \gen_wr_a.gen_word_wide.mem_reg_4_i_1_n_0\,
      INJECTDBITERR => \NLW_gen_wr_a.gen_word_wide.mem_reg_6_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_gen_wr_a.gen_word_wide.mem_reg_6_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_wide.mem_reg_6_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_wide.mem_reg_6_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_wide.mem_reg_7\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => addrb(13 downto 0),
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_gen_wr_a.gen_word_wide.mem_reg_7_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_gen_wr_a.gen_word_wide.mem_reg_7_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_gen_wr_a.gen_word_wide.mem_reg_7_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 6) => dina(63 downto 62),
      DIADI(5 downto 4) => dina(47 downto 46),
      DIADI(3 downto 2) => dina(31 downto 30),
      DIADI(1 downto 0) => dina(15 downto 14),
      DIBDI(31 downto 0) => B"00000000000000000000000000000011",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_gen_wr_a.gen_word_wide.mem_reg_7_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 2) => \NLW_gen_wr_a.gen_word_wide.mem_reg_7_DOBDO_UNCONNECTED\(31 downto 2),
      DOBDO(1) => \gen_wr_a.gen_word_wide.mem_reg_7_n_83\,
      DOBDO(0) => \gen_wr_a.gen_word_wide.mem_reg_7_n_84\,
      DOPADOP(3 downto 0) => \NLW_gen_wr_a.gen_word_wide.mem_reg_7_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_gen_wr_a.gen_word_wide.mem_reg_7_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_wide.mem_reg_7_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => \gen_wr_a.gen_word_wide.mem_reg_4_i_1_n_0\,
      INJECTDBITERR => \NLW_gen_wr_a.gen_word_wide.mem_reg_7_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_gen_wr_a.gen_word_wide.mem_reg_7_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_wide.mem_reg_7_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_wide.mem_reg_7_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_crc_checker is
  port (
    CRC_PAR_DATA_IMGVALID_OUT : out STD_LOGIC;
    CRC_PAR_DATA_BLACKVALID_OUT : out STD_LOGIC;
    CRC_START_KERNEL : out STD_LOGIC;
    CRC_KERNEL_ODD_EVEN : out STD_LOGIC;
    host_crc_status : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \axi_rdata_reg[1]\ : out STD_LOGIC;
    \axi_rdata_reg[3]\ : out STD_LOGIC;
    \axi_rdata_reg[2]\ : out STD_LOGIC;
    \axi_rdata_reg[0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \DATA_BUS_reg[39]\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    SYNC_PAR_DATA_IMGVALID : in STD_LOGIC;
    vita_clk : in STD_LOGIC;
    \slv_reg8_reg[0]_rep\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SYNC_PAR_DATA_BLACKVALID : in STD_LOGIC;
    validcrc : in STD_LOGIC;
    \slv_reg8_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    START_KERNEL : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    SYNC_KERNEL_ODD_EVEN : in STD_LOGIC;
    \slv_reg8_reg[1]_0\ : in STD_LOGIC;
    \axi_araddr_reg[5]\ : in STD_LOGIC;
    \axi_araddr_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_araddr_reg[5]_0\ : in STD_LOGIC;
    \axi_araddr_reg[5]_1\ : in STD_LOGIC;
    axi_rvalid_reg : in STD_LOGIC;
    \axi_araddr_reg[5]_2\ : in STD_LOGIC;
    \axi_araddr_reg[5]_3\ : in STD_LOGIC;
    \axi_araddr_reg[5]_4\ : in STD_LOGIC;
    \axi_araddr_reg[5]_5\ : in STD_LOGIC;
    \axi_araddr_reg[5]_6\ : in STD_LOGIC;
    \axi_araddr_reg[5]_7\ : in STD_LOGIC;
    \axi_araddr_reg[5]_8\ : in STD_LOGIC;
    \axi_araddr_reg[5]_9\ : in STD_LOGIC;
    \axi_araddr_reg[5]_10\ : in STD_LOGIC;
    \slv_reg28_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    PAR_DATAOUT : in STD_LOGIC_VECTOR ( 39 downto 0 );
    PAR_SYNCOUT : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \slv_reg8_reg[0]_rep__0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_crc_checker : entity is "crc_checker";
end design_1_onsemi_vita_cam_0_0_crc_checker;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_crc_checker is
  signal DATA_IN : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal KERNEL_ODD_EVEN_int : STD_LOGIC;
  signal PAR_DATA_BLACKVALID_int : STD_LOGIC;
  signal PAR_DATA_IMGVALID_int : STD_LOGIC;
  signal \PAR_DATA_int_reg_n_0_[0]\ : STD_LOGIC;
  signal \PAR_DATA_int_reg_n_0_[1]\ : STD_LOGIC;
  signal \PAR_DATA_int_reg_n_0_[20]\ : STD_LOGIC;
  signal \PAR_DATA_int_reg_n_0_[21]\ : STD_LOGIC;
  signal \PAR_DATA_int_reg_n_0_[22]\ : STD_LOGIC;
  signal \PAR_DATA_int_reg_n_0_[23]\ : STD_LOGIC;
  signal \PAR_DATA_int_reg_n_0_[24]\ : STD_LOGIC;
  signal \PAR_DATA_int_reg_n_0_[25]\ : STD_LOGIC;
  signal \PAR_DATA_int_reg_n_0_[26]\ : STD_LOGIC;
  signal \PAR_DATA_int_reg_n_0_[27]\ : STD_LOGIC;
  signal \PAR_DATA_int_reg_n_0_[28]\ : STD_LOGIC;
  signal \PAR_DATA_int_reg_n_0_[29]\ : STD_LOGIC;
  signal \PAR_DATA_int_reg_n_0_[2]\ : STD_LOGIC;
  signal \PAR_DATA_int_reg_n_0_[30]\ : STD_LOGIC;
  signal \PAR_DATA_int_reg_n_0_[31]\ : STD_LOGIC;
  signal \PAR_DATA_int_reg_n_0_[32]\ : STD_LOGIC;
  signal \PAR_DATA_int_reg_n_0_[33]\ : STD_LOGIC;
  signal \PAR_DATA_int_reg_n_0_[34]\ : STD_LOGIC;
  signal \PAR_DATA_int_reg_n_0_[35]\ : STD_LOGIC;
  signal \PAR_DATA_int_reg_n_0_[36]\ : STD_LOGIC;
  signal \PAR_DATA_int_reg_n_0_[37]\ : STD_LOGIC;
  signal \PAR_DATA_int_reg_n_0_[38]\ : STD_LOGIC;
  signal \PAR_DATA_int_reg_n_0_[39]\ : STD_LOGIC;
  signal \PAR_DATA_int_reg_n_0_[3]\ : STD_LOGIC;
  signal \PAR_DATA_int_reg_n_0_[4]\ : STD_LOGIC;
  signal \PAR_DATA_int_reg_n_0_[5]\ : STD_LOGIC;
  signal \PAR_DATA_int_reg_n_0_[6]\ : STD_LOGIC;
  signal \PAR_DATA_int_reg_n_0_[7]\ : STD_LOGIC;
  signal \PAR_DATA_int_reg_n_0_[8]\ : STD_LOGIC;
  signal \PAR_DATA_int_reg_n_0_[9]\ : STD_LOGIC;
  signal PAR_SYNC_int : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal START_KERNEL_int : STD_LOGIC;
  signal VALID : STD_LOGIC;
  signal \generate_CRC[0].the_crc_calc_n_0\ : STD_LOGIC;
  signal \generate_CRC[0].the_crc_calc_n_1\ : STD_LOGIC;
  signal \generate_CRC[0].the_crc_calc_n_2\ : STD_LOGIC;
  signal \generate_CRC[0].the_crc_calc_n_3\ : STD_LOGIC;
  signal \generate_CRC[1].the_crc_calc_n_0\ : STD_LOGIC;
  signal \generate_CRC[1].the_crc_calc_n_1\ : STD_LOGIC;
  signal \generate_CRC[1].the_crc_calc_n_2\ : STD_LOGIC;
  signal \generate_CRC[1].the_crc_calc_n_3\ : STD_LOGIC;
  signal \generate_CRC[2].the_crc_calc_n_0\ : STD_LOGIC;
  signal \generate_CRC[2].the_crc_calc_n_1\ : STD_LOGIC;
  signal \generate_CRC[2].the_crc_calc_n_2\ : STD_LOGIC;
  signal \generate_CRC[2].the_crc_calc_n_3\ : STD_LOGIC;
  signal \generate_CRC[3].the_crc_calc_n_0\ : STD_LOGIC;
  signal \generate_CRC[3].the_crc_calc_n_1\ : STD_LOGIC;
  signal \generate_CRC[3].the_crc_calc_n_2\ : STD_LOGIC;
  signal \generate_CRC[3].the_crc_calc_n_3\ : STD_LOGIC;
  signal init : STD_LOGIC;
begin
KERNEL_ODD_EVEN_OUT_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => KERNEL_ODD_EVEN_int,
      Q => CRC_KERNEL_ODD_EVEN
    );
KERNEL_ODD_EVEN_int_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[1]\(0),
      D => SYNC_KERNEL_ODD_EVEN,
      Q => KERNEL_ODD_EVEN_int
    );
PAR_DATA_BLACKVALID_OUT_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => PAR_DATA_BLACKVALID_int,
      Q => CRC_PAR_DATA_BLACKVALID_OUT
    );
PAR_DATA_BLACKVALID_int_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => SYNC_PAR_DATA_BLACKVALID,
      Q => PAR_DATA_BLACKVALID_int
    );
PAR_DATA_CRCVALID_int_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[1]\(0),
      D => validcrc,
      Q => VALID
    );
PAR_DATA_IMGVALID_OUT_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => PAR_DATA_IMGVALID_int,
      Q => CRC_PAR_DATA_IMGVALID_OUT
    );
PAR_DATA_IMGVALID_int_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => SYNC_PAR_DATA_IMGVALID,
      Q => PAR_DATA_IMGVALID_int
    );
\PAR_DATA_OUT_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \PAR_DATA_int_reg_n_0_[0]\,
      Q => \DATA_BUS_reg[39]\(0),
      R => '0'
    );
\PAR_DATA_OUT_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => DATA_IN(0),
      Q => \DATA_BUS_reg[39]\(10),
      R => '0'
    );
\PAR_DATA_OUT_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => DATA_IN(1),
      Q => \DATA_BUS_reg[39]\(11),
      R => '0'
    );
\PAR_DATA_OUT_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => DATA_IN(2),
      Q => \DATA_BUS_reg[39]\(12),
      R => '0'
    );
\PAR_DATA_OUT_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => DATA_IN(3),
      Q => \DATA_BUS_reg[39]\(13),
      R => '0'
    );
\PAR_DATA_OUT_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => DATA_IN(4),
      Q => \DATA_BUS_reg[39]\(14),
      R => '0'
    );
\PAR_DATA_OUT_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => DATA_IN(5),
      Q => \DATA_BUS_reg[39]\(15),
      R => '0'
    );
\PAR_DATA_OUT_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => DATA_IN(6),
      Q => \DATA_BUS_reg[39]\(16),
      R => '0'
    );
\PAR_DATA_OUT_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => DATA_IN(7),
      Q => \DATA_BUS_reg[39]\(17),
      R => '0'
    );
\PAR_DATA_OUT_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => DATA_IN(8),
      Q => \DATA_BUS_reg[39]\(18),
      R => '0'
    );
\PAR_DATA_OUT_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => DATA_IN(9),
      Q => \DATA_BUS_reg[39]\(19),
      R => '0'
    );
\PAR_DATA_OUT_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \PAR_DATA_int_reg_n_0_[1]\,
      Q => \DATA_BUS_reg[39]\(1),
      R => '0'
    );
\PAR_DATA_OUT_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \PAR_DATA_int_reg_n_0_[20]\,
      Q => \DATA_BUS_reg[39]\(20),
      R => '0'
    );
\PAR_DATA_OUT_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \PAR_DATA_int_reg_n_0_[21]\,
      Q => \DATA_BUS_reg[39]\(21),
      R => '0'
    );
\PAR_DATA_OUT_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \PAR_DATA_int_reg_n_0_[22]\,
      Q => \DATA_BUS_reg[39]\(22),
      R => '0'
    );
\PAR_DATA_OUT_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \PAR_DATA_int_reg_n_0_[23]\,
      Q => \DATA_BUS_reg[39]\(23),
      R => '0'
    );
\PAR_DATA_OUT_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \PAR_DATA_int_reg_n_0_[24]\,
      Q => \DATA_BUS_reg[39]\(24),
      R => '0'
    );
\PAR_DATA_OUT_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \PAR_DATA_int_reg_n_0_[25]\,
      Q => \DATA_BUS_reg[39]\(25),
      R => '0'
    );
\PAR_DATA_OUT_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \PAR_DATA_int_reg_n_0_[26]\,
      Q => \DATA_BUS_reg[39]\(26),
      R => '0'
    );
\PAR_DATA_OUT_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \PAR_DATA_int_reg_n_0_[27]\,
      Q => \DATA_BUS_reg[39]\(27),
      R => '0'
    );
\PAR_DATA_OUT_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \PAR_DATA_int_reg_n_0_[28]\,
      Q => \DATA_BUS_reg[39]\(28),
      R => '0'
    );
\PAR_DATA_OUT_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \PAR_DATA_int_reg_n_0_[29]\,
      Q => \DATA_BUS_reg[39]\(29),
      R => '0'
    );
\PAR_DATA_OUT_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \PAR_DATA_int_reg_n_0_[2]\,
      Q => \DATA_BUS_reg[39]\(2),
      R => '0'
    );
\PAR_DATA_OUT_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \PAR_DATA_int_reg_n_0_[30]\,
      Q => \DATA_BUS_reg[39]\(30),
      R => '0'
    );
\PAR_DATA_OUT_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \PAR_DATA_int_reg_n_0_[31]\,
      Q => \DATA_BUS_reg[39]\(31),
      R => '0'
    );
\PAR_DATA_OUT_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \PAR_DATA_int_reg_n_0_[32]\,
      Q => \DATA_BUS_reg[39]\(32),
      R => '0'
    );
\PAR_DATA_OUT_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \PAR_DATA_int_reg_n_0_[33]\,
      Q => \DATA_BUS_reg[39]\(33),
      R => '0'
    );
\PAR_DATA_OUT_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \PAR_DATA_int_reg_n_0_[34]\,
      Q => \DATA_BUS_reg[39]\(34),
      R => '0'
    );
\PAR_DATA_OUT_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \PAR_DATA_int_reg_n_0_[35]\,
      Q => \DATA_BUS_reg[39]\(35),
      R => '0'
    );
\PAR_DATA_OUT_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \PAR_DATA_int_reg_n_0_[36]\,
      Q => \DATA_BUS_reg[39]\(36),
      R => '0'
    );
\PAR_DATA_OUT_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \PAR_DATA_int_reg_n_0_[37]\,
      Q => \DATA_BUS_reg[39]\(37),
      R => '0'
    );
\PAR_DATA_OUT_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \PAR_DATA_int_reg_n_0_[38]\,
      Q => \DATA_BUS_reg[39]\(38),
      R => '0'
    );
\PAR_DATA_OUT_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \PAR_DATA_int_reg_n_0_[39]\,
      Q => \DATA_BUS_reg[39]\(39),
      R => '0'
    );
\PAR_DATA_OUT_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \PAR_DATA_int_reg_n_0_[3]\,
      Q => \DATA_BUS_reg[39]\(3),
      R => '0'
    );
\PAR_DATA_OUT_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \PAR_DATA_int_reg_n_0_[4]\,
      Q => \DATA_BUS_reg[39]\(4),
      R => '0'
    );
\PAR_DATA_OUT_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \PAR_DATA_int_reg_n_0_[5]\,
      Q => \DATA_BUS_reg[39]\(5),
      R => '0'
    );
\PAR_DATA_OUT_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \PAR_DATA_int_reg_n_0_[6]\,
      Q => \DATA_BUS_reg[39]\(6),
      R => '0'
    );
\PAR_DATA_OUT_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \PAR_DATA_int_reg_n_0_[7]\,
      Q => \DATA_BUS_reg[39]\(7),
      R => '0'
    );
\PAR_DATA_OUT_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \PAR_DATA_int_reg_n_0_[8]\,
      Q => \DATA_BUS_reg[39]\(8),
      R => '0'
    );
\PAR_DATA_OUT_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => \PAR_DATA_int_reg_n_0_[9]\,
      Q => \DATA_BUS_reg[39]\(9),
      R => '0'
    );
\PAR_DATA_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => PAR_DATAOUT(0),
      Q => \PAR_DATA_int_reg_n_0_[0]\,
      R => '0'
    );
\PAR_DATA_int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => PAR_DATAOUT(10),
      Q => DATA_IN(0),
      R => '0'
    );
\PAR_DATA_int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => PAR_DATAOUT(11),
      Q => DATA_IN(1),
      R => '0'
    );
\PAR_DATA_int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => PAR_DATAOUT(12),
      Q => DATA_IN(2),
      R => '0'
    );
\PAR_DATA_int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => PAR_DATAOUT(13),
      Q => DATA_IN(3),
      R => '0'
    );
\PAR_DATA_int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => PAR_DATAOUT(14),
      Q => DATA_IN(4),
      R => '0'
    );
\PAR_DATA_int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => PAR_DATAOUT(15),
      Q => DATA_IN(5),
      R => '0'
    );
\PAR_DATA_int_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => PAR_DATAOUT(16),
      Q => DATA_IN(6),
      R => '0'
    );
\PAR_DATA_int_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => PAR_DATAOUT(17),
      Q => DATA_IN(7),
      R => '0'
    );
\PAR_DATA_int_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => PAR_DATAOUT(18),
      Q => DATA_IN(8),
      R => '0'
    );
\PAR_DATA_int_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => PAR_DATAOUT(19),
      Q => DATA_IN(9),
      R => '0'
    );
\PAR_DATA_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => PAR_DATAOUT(1),
      Q => \PAR_DATA_int_reg_n_0_[1]\,
      R => '0'
    );
\PAR_DATA_int_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => PAR_DATAOUT(20),
      Q => \PAR_DATA_int_reg_n_0_[20]\,
      R => '0'
    );
\PAR_DATA_int_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => PAR_DATAOUT(21),
      Q => \PAR_DATA_int_reg_n_0_[21]\,
      R => '0'
    );
\PAR_DATA_int_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => PAR_DATAOUT(22),
      Q => \PAR_DATA_int_reg_n_0_[22]\,
      R => '0'
    );
\PAR_DATA_int_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => PAR_DATAOUT(23),
      Q => \PAR_DATA_int_reg_n_0_[23]\,
      R => '0'
    );
\PAR_DATA_int_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => PAR_DATAOUT(24),
      Q => \PAR_DATA_int_reg_n_0_[24]\,
      R => '0'
    );
\PAR_DATA_int_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => PAR_DATAOUT(25),
      Q => \PAR_DATA_int_reg_n_0_[25]\,
      R => '0'
    );
\PAR_DATA_int_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => PAR_DATAOUT(26),
      Q => \PAR_DATA_int_reg_n_0_[26]\,
      R => '0'
    );
\PAR_DATA_int_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => PAR_DATAOUT(27),
      Q => \PAR_DATA_int_reg_n_0_[27]\,
      R => '0'
    );
\PAR_DATA_int_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => PAR_DATAOUT(28),
      Q => \PAR_DATA_int_reg_n_0_[28]\,
      R => '0'
    );
\PAR_DATA_int_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => PAR_DATAOUT(29),
      Q => \PAR_DATA_int_reg_n_0_[29]\,
      R => '0'
    );
\PAR_DATA_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => PAR_DATAOUT(2),
      Q => \PAR_DATA_int_reg_n_0_[2]\,
      R => '0'
    );
\PAR_DATA_int_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => PAR_DATAOUT(30),
      Q => \PAR_DATA_int_reg_n_0_[30]\,
      R => '0'
    );
\PAR_DATA_int_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => PAR_DATAOUT(31),
      Q => \PAR_DATA_int_reg_n_0_[31]\,
      R => '0'
    );
\PAR_DATA_int_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => PAR_DATAOUT(32),
      Q => \PAR_DATA_int_reg_n_0_[32]\,
      R => '0'
    );
\PAR_DATA_int_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => PAR_DATAOUT(33),
      Q => \PAR_DATA_int_reg_n_0_[33]\,
      R => '0'
    );
\PAR_DATA_int_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => PAR_DATAOUT(34),
      Q => \PAR_DATA_int_reg_n_0_[34]\,
      R => '0'
    );
\PAR_DATA_int_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => PAR_DATAOUT(35),
      Q => \PAR_DATA_int_reg_n_0_[35]\,
      R => '0'
    );
\PAR_DATA_int_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => PAR_DATAOUT(36),
      Q => \PAR_DATA_int_reg_n_0_[36]\,
      R => '0'
    );
\PAR_DATA_int_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => PAR_DATAOUT(37),
      Q => \PAR_DATA_int_reg_n_0_[37]\,
      R => '0'
    );
\PAR_DATA_int_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => PAR_DATAOUT(38),
      Q => \PAR_DATA_int_reg_n_0_[38]\,
      R => '0'
    );
\PAR_DATA_int_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => PAR_DATAOUT(39),
      Q => \PAR_DATA_int_reg_n_0_[39]\,
      R => '0'
    );
\PAR_DATA_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => PAR_DATAOUT(3),
      Q => \PAR_DATA_int_reg_n_0_[3]\,
      R => '0'
    );
\PAR_DATA_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => PAR_DATAOUT(4),
      Q => \PAR_DATA_int_reg_n_0_[4]\,
      R => '0'
    );
\PAR_DATA_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => PAR_DATAOUT(5),
      Q => \PAR_DATA_int_reg_n_0_[5]\,
      R => '0'
    );
\PAR_DATA_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => PAR_DATAOUT(6),
      Q => \PAR_DATA_int_reg_n_0_[6]\,
      R => '0'
    );
\PAR_DATA_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => PAR_DATAOUT(7),
      Q => \PAR_DATA_int_reg_n_0_[7]\,
      R => '0'
    );
\PAR_DATA_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => PAR_DATAOUT(8),
      Q => \PAR_DATA_int_reg_n_0_[8]\,
      R => '0'
    );
\PAR_DATA_int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => E(0),
      D => PAR_DATAOUT(9),
      Q => \PAR_DATA_int_reg_n_0_[9]\,
      R => '0'
    );
\PAR_SYNC_OUT_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => PAR_SYNC_int(0),
      Q => Q(0)
    );
\PAR_SYNC_OUT_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => PAR_SYNC_int(1),
      Q => Q(1)
    );
\PAR_SYNC_OUT_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => PAR_SYNC_int(2),
      Q => Q(2)
    );
\PAR_SYNC_OUT_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => PAR_SYNC_int(3),
      Q => Q(3)
    );
\PAR_SYNC_OUT_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => PAR_SYNC_int(4),
      Q => Q(4)
    );
\PAR_SYNC_OUT_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => PAR_SYNC_int(5),
      Q => Q(5)
    );
\PAR_SYNC_OUT_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => PAR_SYNC_int(6),
      Q => Q(6)
    );
\PAR_SYNC_OUT_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => PAR_SYNC_int(7),
      Q => Q(7)
    );
\PAR_SYNC_OUT_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => PAR_SYNC_int(8),
      Q => Q(8)
    );
\PAR_SYNC_OUT_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => PAR_SYNC_int(9),
      Q => Q(9)
    );
\PAR_SYNC_int_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => PAR_SYNCOUT(0),
      Q => PAR_SYNC_int(0)
    );
\PAR_SYNC_int_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => PAR_SYNCOUT(1),
      Q => PAR_SYNC_int(1)
    );
\PAR_SYNC_int_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => PAR_SYNCOUT(2),
      Q => PAR_SYNC_int(2)
    );
\PAR_SYNC_int_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => PAR_SYNCOUT(3),
      Q => PAR_SYNC_int(3)
    );
\PAR_SYNC_int_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => PAR_SYNCOUT(4),
      Q => PAR_SYNC_int(4)
    );
\PAR_SYNC_int_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => PAR_SYNCOUT(5),
      Q => PAR_SYNC_int(5)
    );
\PAR_SYNC_int_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => PAR_SYNCOUT(6),
      Q => PAR_SYNC_int(6)
    );
\PAR_SYNC_int_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => PAR_SYNCOUT(7),
      Q => PAR_SYNC_int(7)
    );
\PAR_SYNC_int_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => PAR_SYNCOUT(8),
      Q => PAR_SYNC_int(8)
    );
\PAR_SYNC_int_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep__0\,
      D => PAR_SYNCOUT(9),
      Q => PAR_SYNC_int(9)
    );
START_KERNEL_OUT_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => \slv_reg8_reg[0]_rep\(0),
      D => START_KERNEL_int,
      Q => CRC_START_KERNEL
    );
START_KERNEL_int_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => AR(0),
      D => START_KERNEL,
      Q => START_KERNEL_int
    );
\generate_CRC[0].the_crc_calc\: entity work.design_1_onsemi_vita_cam_0_0_crc_calc
     port map (
      Q(9) => \PAR_DATA_int_reg_n_0_[9]\,
      Q(8) => \PAR_DATA_int_reg_n_0_[8]\,
      Q(7) => \PAR_DATA_int_reg_n_0_[7]\,
      Q(6) => \PAR_DATA_int_reg_n_0_[6]\,
      Q(5) => \PAR_DATA_int_reg_n_0_[5]\,
      Q(4) => \PAR_DATA_int_reg_n_0_[4]\,
      Q(3) => \PAR_DATA_int_reg_n_0_[3]\,
      Q(2) => \PAR_DATA_int_reg_n_0_[2]\,
      Q(1) => \PAR_DATA_int_reg_n_0_[1]\,
      Q(0) => \PAR_DATA_int_reg_n_0_[0]\,
      S(3) => \generate_CRC[0].the_crc_calc_n_0\,
      S(2) => \generate_CRC[0].the_crc_calc_n_1\,
      S(1) => \generate_CRC[0].the_crc_calc_n_2\,
      S(0) => \generate_CRC[0].the_crc_calc_n_3\,
      init => init,
      \slv_reg28_reg[1]\(0) => \slv_reg28_reg[1]\(0),
      \slv_reg8_reg[0]\(0) => \slv_reg8_reg[1]\(0),
      vita_clk => vita_clk
    );
\generate_CRC[0].the_crc_comp\: entity work.design_1_onsemi_vita_cam_0_0_crc_comp
     port map (
      S(3) => \generate_CRC[0].the_crc_calc_n_0\,
      S(2) => \generate_CRC[0].the_crc_calc_n_1\,
      S(1) => \generate_CRC[0].the_crc_calc_n_2\,
      S(0) => \generate_CRC[0].the_crc_calc_n_3\,
      VALID => VALID,
      \axi_araddr_reg[5]\ => \axi_araddr_reg[5]_8\,
      \axi_araddr_reg[5]_0\ => \axi_araddr_reg[5]_9\,
      \axi_araddr_reg[5]_1\ => \axi_araddr_reg[5]_10\,
      \axi_araddr_reg[7]\(1 downto 0) => \axi_araddr_reg[7]\(1 downto 0),
      \axi_rdata_reg[0]\ => \axi_rdata_reg[0]\,
      axi_rvalid_reg => axi_rvalid_reg,
      host_crc_status(0) => host_crc_status(0),
      \slv_reg8_reg[1]\(1 downto 0) => \slv_reg8_reg[1]\(1 downto 0),
      vita_clk => vita_clk
    );
\generate_CRC[1].the_crc_calc\: entity work.design_1_onsemi_vita_cam_0_0_crc_calc_20
     port map (
      Q(9 downto 0) => DATA_IN(9 downto 0),
      S(3) => \generate_CRC[1].the_crc_calc_n_0\,
      S(2) => \generate_CRC[1].the_crc_calc_n_1\,
      S(1) => \generate_CRC[1].the_crc_calc_n_2\,
      S(0) => \generate_CRC[1].the_crc_calc_n_3\,
      init => init,
      \slv_reg28_reg[1]\(0) => \slv_reg28_reg[1]\(0),
      \slv_reg8_reg[0]\(0) => \slv_reg8_reg[1]\(0),
      vita_clk => vita_clk
    );
\generate_CRC[1].the_crc_comp\: entity work.design_1_onsemi_vita_cam_0_0_crc_comp_21
     port map (
      S(3) => \generate_CRC[1].the_crc_calc_n_0\,
      S(2) => \generate_CRC[1].the_crc_calc_n_1\,
      S(1) => \generate_CRC[1].the_crc_calc_n_2\,
      S(0) => \generate_CRC[1].the_crc_calc_n_3\,
      VALID => VALID,
      \axi_araddr_reg[5]\ => \axi_araddr_reg[5]\,
      \axi_araddr_reg[5]_0\ => \axi_araddr_reg[5]_0\,
      \axi_araddr_reg[5]_1\ => \axi_araddr_reg[5]_1\,
      \axi_araddr_reg[7]\(1 downto 0) => \axi_araddr_reg[7]\(1 downto 0),
      \axi_rdata_reg[1]\ => \axi_rdata_reg[1]\,
      axi_rvalid_reg => axi_rvalid_reg,
      host_crc_status(0) => host_crc_status(1),
      \slv_reg8_reg[1]\(1 downto 0) => \slv_reg8_reg[1]\(1 downto 0),
      vita_clk => vita_clk
    );
\generate_CRC[2].the_crc_calc\: entity work.design_1_onsemi_vita_cam_0_0_crc_calc_22
     port map (
      Q(9) => \PAR_DATA_int_reg_n_0_[29]\,
      Q(8) => \PAR_DATA_int_reg_n_0_[28]\,
      Q(7) => \PAR_DATA_int_reg_n_0_[27]\,
      Q(6) => \PAR_DATA_int_reg_n_0_[26]\,
      Q(5) => \PAR_DATA_int_reg_n_0_[25]\,
      Q(4) => \PAR_DATA_int_reg_n_0_[24]\,
      Q(3) => \PAR_DATA_int_reg_n_0_[23]\,
      Q(2) => \PAR_DATA_int_reg_n_0_[22]\,
      Q(1) => \PAR_DATA_int_reg_n_0_[21]\,
      Q(0) => \PAR_DATA_int_reg_n_0_[20]\,
      S(3) => \generate_CRC[2].the_crc_calc_n_0\,
      S(2) => \generate_CRC[2].the_crc_calc_n_1\,
      S(1) => \generate_CRC[2].the_crc_calc_n_2\,
      S(0) => \generate_CRC[2].the_crc_calc_n_3\,
      init => init,
      \slv_reg28_reg[1]\(0) => \slv_reg28_reg[1]\(0),
      \slv_reg8_reg[0]\(0) => \slv_reg8_reg[1]\(0),
      vita_clk => vita_clk
    );
\generate_CRC[2].the_crc_comp\: entity work.design_1_onsemi_vita_cam_0_0_crc_comp_23
     port map (
      S(3) => \generate_CRC[2].the_crc_calc_n_0\,
      S(2) => \generate_CRC[2].the_crc_calc_n_1\,
      S(1) => \generate_CRC[2].the_crc_calc_n_2\,
      S(0) => \generate_CRC[2].the_crc_calc_n_3\,
      VALID => VALID,
      \axi_araddr_reg[5]\ => \axi_araddr_reg[5]_5\,
      \axi_araddr_reg[5]_0\ => \axi_araddr_reg[5]_6\,
      \axi_araddr_reg[5]_1\ => \axi_araddr_reg[5]_7\,
      \axi_araddr_reg[7]\(1 downto 0) => \axi_araddr_reg[7]\(1 downto 0),
      \axi_rdata_reg[2]\ => \axi_rdata_reg[2]\,
      axi_rvalid_reg => axi_rvalid_reg,
      host_crc_status(0) => host_crc_status(2),
      \slv_reg8_reg[1]\(1 downto 0) => \slv_reg8_reg[1]\(1 downto 0),
      vita_clk => vita_clk
    );
\generate_CRC[3].the_crc_calc\: entity work.design_1_onsemi_vita_cam_0_0_crc_calc_24
     port map (
      Q(9) => \PAR_DATA_int_reg_n_0_[39]\,
      Q(8) => \PAR_DATA_int_reg_n_0_[38]\,
      Q(7) => \PAR_DATA_int_reg_n_0_[37]\,
      Q(6) => \PAR_DATA_int_reg_n_0_[36]\,
      Q(5) => \PAR_DATA_int_reg_n_0_[35]\,
      Q(4) => \PAR_DATA_int_reg_n_0_[34]\,
      Q(3) => \PAR_DATA_int_reg_n_0_[33]\,
      Q(2) => \PAR_DATA_int_reg_n_0_[32]\,
      Q(1) => \PAR_DATA_int_reg_n_0_[31]\,
      Q(0) => \PAR_DATA_int_reg_n_0_[30]\,
      S(3) => \generate_CRC[3].the_crc_calc_n_0\,
      S(2) => \generate_CRC[3].the_crc_calc_n_1\,
      S(1) => \generate_CRC[3].the_crc_calc_n_2\,
      S(0) => \generate_CRC[3].the_crc_calc_n_3\,
      init => init,
      \slv_reg28_reg[1]\(0) => \slv_reg28_reg[1]\(0),
      \slv_reg8_reg[0]\(0) => \slv_reg8_reg[1]\(0),
      vita_clk => vita_clk
    );
\generate_CRC[3].the_crc_comp\: entity work.design_1_onsemi_vita_cam_0_0_crc_comp_25
     port map (
      S(3) => \generate_CRC[3].the_crc_calc_n_0\,
      S(2) => \generate_CRC[3].the_crc_calc_n_1\,
      S(1) => \generate_CRC[3].the_crc_calc_n_2\,
      S(0) => \generate_CRC[3].the_crc_calc_n_3\,
      VALID => VALID,
      \axi_araddr_reg[5]\ => \axi_araddr_reg[5]_2\,
      \axi_araddr_reg[5]_0\ => \axi_araddr_reg[5]_3\,
      \axi_araddr_reg[5]_1\ => \axi_araddr_reg[5]_4\,
      \axi_araddr_reg[7]\(1 downto 0) => \axi_araddr_reg[7]\(1 downto 0),
      \axi_rdata_reg[3]\ => \axi_rdata_reg[3]\,
      axi_rvalid_reg => axi_rvalid_reg,
      host_crc_status(0) => host_crc_status(3),
      \slv_reg8_reg[1]\(1 downto 0) => \slv_reg8_reg[1]\(1 downto 0),
      vita_clk => vita_clk
    );
init_reg: unisim.vcomponents.FDPE
     port map (
      C => vita_clk,
      CE => '1',
      D => \slv_reg8_reg[1]_0\,
      PRE => \slv_reg8_reg[1]\(0),
      Q => init
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_iserdes_datadeser is
  port (
    PAR_DATAIN : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \out\ : out STD_LOGIC;
    FIFO_WREN_r : out STD_LOGIC;
    ALIGN_BUSY53_out : out STD_LOGIC;
    SAMPLEINOTHERBIT : out STD_LOGIC;
    SAMPLEINLASTBIT : out STD_LOGIC;
    SAMPLEINFIRSTBIT : out STD_LOGIC;
    CTRL_SAMPLEINFIRSTBIT_i_reg : out STD_LOGIC_VECTOR ( 2 downto 0 );
    CTRL_DATA : out STD_LOGIC_VECTOR ( 5 downto 0 );
    CTRL_SAMPLEINLASTBIT_i_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    io_vita_sync_p : in STD_LOGIC;
    io_vita_sync_n : in STD_LOGIC;
    CLKDIV : in STD_LOGIC;
    CLK : in STD_LOGIC;
    CLKB : in STD_LOGIC;
    vita_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg4_reg[0]_rep__6\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    FIFO_WREN_c : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    AR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \slv_reg4_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \slv_reg5_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \slv_reg6_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \compare_reg[9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \compare_reg[8]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \compare_reg[2][9]\ : in STD_LOGIC;
    \compare_reg[0][9]\ : in STD_LOGIC;
    \compare_reg[1][9]\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \compare_reg[7][9]\ : in STD_LOGIC;
    \compare_reg[3][9]\ : in STD_LOGIC;
    DELAY_WREN_c : in STD_LOGIC;
    \slv_reg4_reg[0]_rep\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_iserdes_datadeser : entity is "iserdes_datadeser";
end design_1_onsemi_vita_cam_0_0_iserdes_datadeser;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_iserdes_datadeser is
  signal ACK : STD_LOGIC;
  signal \^align_busy53_out\ : STD_LOGIC;
  signal ALIGN_BUSY_i_1_n_0 : STD_LOGIC;
  signal Ack_int_i_1_n_0 : STD_LOGIC;
  signal CTRL_BITSLIP : STD_LOGIC;
  signal CTRL_BITSLIP_i_1_n_0 : STD_LOGIC;
  signal CTRL_CE : STD_LOGIC;
  signal CTRL_CE_i_1_n_0 : STD_LOGIC;
  signal \^ctrl_data\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \CTRL_DATA[9]_i_1_n_0\ : STD_LOGIC;
  signal CTRL_DATA_0 : STD_LOGIC_VECTOR ( 9 downto 6 );
  signal CTRL_FIFO_RESET : STD_LOGIC;
  signal CTRL_FIFO_RESET_i_1_n_0 : STD_LOGIC;
  signal CTRL_INC : STD_LOGIC;
  signal CTRL_INC_i_1_n_0 : STD_LOGIC;
  signal CTRL_RESET : STD_LOGIC;
  signal CTRL_RESET_i_1_n_0 : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT[0]_i_1_n_0\ : STD_LOGIC;
  signal CTRL_SAMPLEINFIRSTBIT_i : STD_LOGIC;
  signal CTRL_SAMPLEINFIRSTBIT_i_i_1_n_0 : STD_LOGIC;
  signal \^ctrl_sampleinfirstbit_i_reg\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \CTRL_SAMPLEINLASTBIT[0]_i_1_n_0\ : STD_LOGIC;
  signal CTRL_SAMPLEINLASTBIT_i : STD_LOGIC;
  signal CTRL_SAMPLEINLASTBIT_i_i_1_n_0 : STD_LOGIC;
  signal \CTRL_SAMPLEINOTHERBIT[0]_i_1_n_0\ : STD_LOGIC;
  signal CTRL_SAMPLEINOTHERBIT_i : STD_LOGIC;
  signal CTRL_SAMPLEINOTHERBIT_i_i_1_n_0 : STD_LOGIC;
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal FIFO_RESET : STD_LOGIC;
  signal FIFO_WREN_SYNC : STD_LOGIC;
  signal IODELAY_ISERDES_RESET_i_1_n_0 : STD_LOGIC;
  signal ISERDES_DATA : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal REQ : STD_LOGIC;
  signal REQ_i_1_n_0 : STD_LOGIC;
  signal \^sampleinfirstbit\ : STD_LOGIC;
  signal \^sampleinlastbit\ : STD_LOGIC;
  signal \^sampleinotherbit\ : STD_LOGIC;
  signal SYNC_BITSLIP : STD_LOGIC;
  signal SYNC_CE : STD_LOGIC;
  signal SYNC_INC : STD_LOGIC;
  signal SYNC_RESET : STD_LOGIC;
  signal busy_align_i : STD_LOGIC;
  signal busy_align_i_i_1_n_0 : STD_LOGIC;
  signal cb_n_17 : STD_LOGIC;
  signal cb_n_2 : STD_LOGIC;
  signal cb_n_20 : STD_LOGIC;
  signal cb_n_21 : STD_LOGIC;
  signal cb_n_22 : STD_LOGIC;
  signal cb_n_23 : STD_LOGIC;
  signal cb_n_24 : STD_LOGIC;
  signal cb_n_28 : STD_LOGIC;
  signal cb_n_29 : STD_LOGIC;
  signal cb_n_3 : STD_LOGIC;
  signal cb_n_30 : STD_LOGIC;
  signal cb_n_31 : STD_LOGIC;
  signal cb_n_32 : STD_LOGIC;
  signal cb_n_33 : STD_LOGIC;
  signal cb_n_36 : STD_LOGIC;
  signal cb_n_38 : STD_LOGIC;
  signal cb_n_39 : STD_LOGIC;
  signal cb_n_40 : STD_LOGIC;
  signal cb_n_41 : STD_LOGIC;
  signal cb_n_42 : STD_LOGIC;
  signal edge_int : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal edge_int_or : STD_LOGIC;
  signal edge_int_or_i_1_n_0 : STD_LOGIC;
  signal edge_tmp : STD_LOGIC;
  signal edge_tmp0 : STD_LOGIC;
  signal edge_tmp_i_1_n_0 : STD_LOGIC;
  signal end_handshake : STD_LOGIC;
  signal eqOp18_in : STD_LOGIC;
  signal im_n_0 : STD_LOGIC;
  signal im_n_1 : STD_LOGIC;
  signal im_n_2 : STD_LOGIC;
  signal im_n_3 : STD_LOGIC;
  signal \iserdesgen[0].ic_n_0\ : STD_LOGIC;
  signal \iserdesgen[0].ic_n_1\ : STD_LOGIC;
  signal \iserdesgen[0].ic_n_2\ : STD_LOGIC;
  signal \iserdesgen[0].ic_n_3\ : STD_LOGIC;
  signal \iserdesgen[0].ic_n_4\ : STD_LOGIC;
  signal \iserdesgen[0].ic_n_5\ : STD_LOGIC;
  signal \iserdesgen[0].ic_n_6\ : STD_LOGIC;
  signal \iserdesgen[0].ic_n_7\ : STD_LOGIC;
  signal \iserdesgen[0].ic_n_8\ : STD_LOGIC;
  signal \iserdesgen[0].ic_n_9\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in22_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal ss_n_31 : STD_LOGIC;
  signal ss_n_34 : STD_LOGIC;
  signal ss_n_35 : STD_LOGIC;
  signal ss_n_37 : STD_LOGIC;
  signal ss_n_7 : STD_LOGIC;
  signal ss_n_9 : STD_LOGIC;
  signal start_align_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of edge_int_or_i_1 : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of edge_tmp_i_1 : label is "soft_lutpair137";
begin
  ALIGN_BUSY53_out <= \^align_busy53_out\;
  CTRL_DATA(5 downto 0) <= \^ctrl_data\(5 downto 0);
  CTRL_SAMPLEINFIRSTBIT_i_reg(2 downto 0) <= \^ctrl_sampleinfirstbit_i_reg\(2 downto 0);
  E(0) <= \^e\(0);
  SAMPLEINFIRSTBIT <= \^sampleinfirstbit\;
  SAMPLEINLASTBIT <= \^sampleinlastbit\;
  SAMPLEINOTHERBIT <= \^sampleinotherbit\;
ALIGN_BUSY_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFFFFF000A000A"
    )
        port map (
      I0 => \slv_reg4_reg[2]\(1),
      I1 => busy_align_i,
      I2 => cb_n_39,
      I3 => cb_n_38,
      I4 => p_0_in22_in,
      I5 => \^align_busy53_out\,
      O => ALIGN_BUSY_i_1_n_0
    );
Ack_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCF0808"
    )
        port map (
      I0 => p_1_in,
      I1 => ss_n_35,
      I2 => ss_n_34,
      I3 => p_0_in,
      I4 => ss_n_7,
      O => Ack_int_i_1_n_0
    );
CTRL_BITSLIP_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74FF7400"
    )
        port map (
      I0 => cb_n_22,
      I1 => cb_n_23,
      I2 => end_handshake,
      I3 => cb_n_36,
      I4 => CTRL_BITSLIP,
      O => CTRL_BITSLIP_i_1_n_0
    );
CTRL_CE_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAFFFFAABA0000"
    )
        port map (
      I0 => cb_n_30,
      I1 => cb_n_28,
      I2 => cb_n_20,
      I3 => cb_n_21,
      I4 => cb_n_33,
      I5 => CTRL_CE,
      O => CTRL_CE_i_1_n_0
    );
\CTRL_DATA[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ss_n_37,
      I1 => REQ,
      O => \CTRL_DATA[9]_i_1_n_0\
    );
CTRL_FIFO_RESET_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFFFFF000A000A"
    )
        port map (
      I0 => \slv_reg4_reg[2]\(1),
      I1 => busy_align_i,
      I2 => cb_n_39,
      I3 => cb_n_38,
      I4 => p_0_in22_in,
      I5 => CTRL_FIFO_RESET,
      O => CTRL_FIFO_RESET_i_1_n_0
    );
CTRL_INC_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF04FFFFFF040000"
    )
        port map (
      I0 => cb_n_29,
      I1 => cb_n_20,
      I2 => cb_n_21,
      I3 => cb_n_30,
      I4 => cb_n_33,
      I5 => CTRL_INC,
      O => CTRL_INC_i_1_n_0
    );
CTRL_RESET_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => cb_n_31,
      I1 => cb_n_32,
      I2 => cb_n_33,
      I3 => CTRL_RESET,
      O => CTRL_RESET_i_1_n_0
    );
\CTRL_SAMPLEINFIRSTBIT[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => CTRL_SAMPLEINFIRSTBIT_i,
      I1 => cb_n_3,
      I2 => cb_n_38,
      I3 => cb_n_39,
      I4 => busy_align_i,
      I5 => \^sampleinfirstbit\,
      O => \CTRL_SAMPLEINFIRSTBIT[0]_i_1_n_0\
    );
CTRL_SAMPLEINFIRSTBIT_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800FFFF08000000"
    )
        port map (
      I0 => cb_n_24,
      I1 => cb_n_21,
      I2 => \^ctrl_sampleinfirstbit_i_reg\(0),
      I3 => \^ctrl_sampleinfirstbit_i_reg\(2),
      I4 => CTRL_SAMPLEINOTHERBIT_i,
      I5 => CTRL_SAMPLEINFIRSTBIT_i,
      O => CTRL_SAMPLEINFIRSTBIT_i_i_1_n_0
    );
\CTRL_SAMPLEINLASTBIT[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => CTRL_SAMPLEINLASTBIT_i,
      I1 => cb_n_3,
      I2 => cb_n_38,
      I3 => cb_n_39,
      I4 => busy_align_i,
      I5 => \^sampleinlastbit\,
      O => \CTRL_SAMPLEINLASTBIT[0]_i_1_n_0\
    );
CTRL_SAMPLEINLASTBIT_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80000000"
    )
        port map (
      I0 => cb_n_24,
      I1 => cb_n_21,
      I2 => \^ctrl_sampleinfirstbit_i_reg\(2),
      I3 => \^ctrl_sampleinfirstbit_i_reg\(0),
      I4 => CTRL_SAMPLEINOTHERBIT_i,
      I5 => CTRL_SAMPLEINLASTBIT_i,
      O => CTRL_SAMPLEINLASTBIT_i_i_1_n_0
    );
\CTRL_SAMPLEINOTHERBIT[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => cb_n_17,
      I1 => cb_n_3,
      I2 => cb_n_38,
      I3 => cb_n_39,
      I4 => busy_align_i,
      I5 => \^sampleinotherbit\,
      O => \CTRL_SAMPLEINOTHERBIT[0]_i_1_n_0\
    );
CTRL_SAMPLEINOTHERBIT_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF2A00"
    )
        port map (
      I0 => cb_n_21,
      I1 => \^ctrl_sampleinfirstbit_i_reg\(2),
      I2 => cb_n_24,
      I3 => CTRL_SAMPLEINOTHERBIT_i,
      I4 => cb_n_17,
      O => CTRL_SAMPLEINOTHERBIT_i_i_1_n_0
    );
IODELAY_ISERDES_RESET_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => CTRL_RESET,
      I1 => p_0_in,
      I2 => ss_n_35,
      I3 => ss_n_34,
      I4 => SYNC_RESET,
      O => IODELAY_ISERDES_RESET_i_1_n_0
    );
REQ_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF770030"
    )
        port map (
      I0 => ACK,
      I1 => cb_n_41,
      I2 => cb_n_2,
      I3 => cb_n_42,
      I4 => REQ,
      O => REQ_i_1_n_0
    );
busy_align_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => start_align_i,
      I1 => cb_n_20,
      I2 => cb_n_21,
      I3 => cb_n_23,
      I4 => cb_n_22,
      I5 => busy_align_i,
      O => busy_align_i_i_1_n_0
    );
cb: entity work.design_1_onsemi_vita_cam_0_0_iserdes_control_16
     port map (
      ACK => ACK,
      ACK_reg => REQ_i_1_n_0,
      ALIGN_BUSY53_out => \^align_busy53_out\,
      AR(1) => AR(0),
      AR(0) => AS(0),
      CO(0) => eqOp18_in,
      CTRL_BITSLIP => CTRL_BITSLIP,
      CTRL_BITSLIP_reg_0 => cb_n_36,
      CTRL_CE => CTRL_CE,
      CTRL_CE_reg_0 => cb_n_28,
      CTRL_DATA(9 downto 6) => CTRL_DATA_0(9 downto 6),
      CTRL_DATA(5 downto 0) => \^ctrl_data\(5 downto 0),
      \CTRL_DATA_reg[6]\(2) => ss_n_31,
      \CTRL_DATA_reg[6]\(1 downto 0) => S(1 downto 0),
      CTRL_FIFO_RESET => CTRL_FIFO_RESET,
      CTRL_INC => CTRL_INC,
      CTRL_INC_reg_0 => cb_n_29,
      CTRL_INC_reg_1 => cb_n_30,
      CTRL_RESET => CTRL_RESET,
      CTRL_RESET_reg_0 => cb_n_31,
      CTRL_RESET_reg_1 => cb_n_32,
      CTRL_RESET_reg_2 => cb_n_33,
      CTRL_RESET_reg_3 => CTRL_RESET_i_1_n_0,
      CTRL_SAMPLEINFIRSTBIT_i => CTRL_SAMPLEINFIRSTBIT_i,
      CTRL_SAMPLEINFIRSTBIT_i_reg_0(2 downto 0) => \^ctrl_sampleinfirstbit_i_reg\(2 downto 0),
      CTRL_SAMPLEINFIRSTBIT_i_reg_1 => \CTRL_SAMPLEINFIRSTBIT[0]_i_1_n_0\,
      CTRL_SAMPLEINLASTBIT_i => CTRL_SAMPLEINLASTBIT_i,
      CTRL_SAMPLEINLASTBIT_i_reg_0 => cb_n_24,
      CTRL_SAMPLEINLASTBIT_i_reg_1 => CTRL_SAMPLEINLASTBIT_i_reg,
      CTRL_SAMPLEINLASTBIT_i_reg_2 => \CTRL_SAMPLEINLASTBIT[0]_i_1_n_0\,
      CTRL_SAMPLEINOTHERBIT_i => CTRL_SAMPLEINOTHERBIT_i,
      CTRL_SAMPLEINOTHERBIT_i_reg_0 => cb_n_17,
      CTRL_SAMPLEINOTHERBIT_i_reg_1 => \CTRL_SAMPLEINOTHERBIT[0]_i_1_n_0\,
      D(9 downto 0) => edge_int(9 downto 0),
      \GenCntr_reg[1]_0\(0) => cb_n_40,
      Q(3) => cb_n_20,
      Q(2) => cb_n_21,
      Q(1) => cb_n_22,
      Q(0) => cb_n_23,
      REQ => REQ,
      S(0) => ss_n_9,
      SAMPLEINFIRSTBIT => \^sampleinfirstbit\,
      SAMPLEINLASTBIT => \^sampleinlastbit\,
      SAMPLEINOTHERBIT => \^sampleinotherbit\,
      \alignstate_reg[1]_0\ => CTRL_BITSLIP_i_1_n_0,
      \alignstate_reg[2]_0\ => CTRL_SAMPLEINFIRSTBIT_i_i_1_n_0,
      \alignstate_reg[2]_1\ => CTRL_SAMPLEINLASTBIT_i_i_1_n_0,
      \alignstate_reg[2]_2\ => CTRL_SAMPLEINOTHERBIT_i_i_1_n_0,
      \alignstate_reg[3]_0\ => CTRL_INC_i_1_n_0,
      \alignstate_reg[3]_1\ => CTRL_CE_i_1_n_0,
      busy_align_i => busy_align_i,
      \compare_reg[3][9]\ => \compare_reg[3][9]\,
      \compare_reg[7][9]\ => \compare_reg[7][9]\,
      \compare_reg[8]_1\(0) => \compare_reg[8]_1\(0),
      \compare_reg[9]_0\(0) => \compare_reg[9]_0\(0),
      edge_int_or => edge_int_or,
      edge_int_or_reg_0 => edge_int_or_i_1_n_0,
      edge_tmp => edge_tmp,
      end_handshake => end_handshake,
      \handshakestate_reg[0]_0\ => cb_n_2,
      \handshakestate_reg[0]_1\ => cb_n_41,
      \handshakestate_reg[0]_2\ => cb_n_42,
      \selector_reg[0]_0\ => cb_n_3,
      \serdesseqstate_reg[0]_0\(0) => p_0_in22_in,
      \serdesseqstate_reg[0]_1\ => cb_n_38,
      \serdesseqstate_reg[0]_2\ => cb_n_39,
      \slv_reg4_reg[0]_rep__6\(1 downto 0) => \slv_reg4_reg[0]_rep__6\(1 downto 0),
      \slv_reg4_reg[2]\ => ALIGN_BUSY_i_1_n_0,
      \slv_reg4_reg[2]_0\ => CTRL_FIFO_RESET_i_1_n_0,
      \slv_reg4_reg[2]_1\(1 downto 0) => \slv_reg4_reg[2]\(1 downto 0),
      \slv_reg6_reg[9]\(9 downto 0) => \slv_reg6_reg[9]\(9 downto 0),
      start_align_i => start_align_i,
      start_align_i_reg_0 => busy_align_i_i_1_n_0,
      start_handshake_reg_0 => edge_tmp_i_1_n_0,
      vita_clk => vita_clk
    );
\datapipe[0][9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => AS(0),
      O => \^e\(0)
    );
edge_int_or_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => edge_int_or,
      I1 => cb_n_2,
      I2 => edge_tmp0,
      O => edge_int_or_i_1_n_0
    );
edge_tmp_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => edge_tmp0,
      I1 => cb_n_2,
      O => edge_tmp_i_1_n_0
    );
im: entity work.design_1_onsemi_vita_cam_0_0_iserdes_mux_17
     port map (
      AS(0) => AS(0),
      CLKDIV => CLKDIV,
      D(9) => \iserdesgen[0].ic_n_0\,
      D(8) => \iserdesgen[0].ic_n_1\,
      D(7) => \iserdesgen[0].ic_n_2\,
      D(6) => \iserdesgen[0].ic_n_3\,
      D(5) => \iserdesgen[0].ic_n_4\,
      D(4) => \iserdesgen[0].ic_n_5\,
      D(3) => \iserdesgen[0].ic_n_6\,
      D(2) => \iserdesgen[0].ic_n_7\,
      D(1) => \iserdesgen[0].ic_n_8\,
      D(0) => \iserdesgen[0].ic_n_9\,
      IODELAY_CE => SYNC_CE,
      IODELAY_INC => SYNC_INC,
      ISERDES_BITSLIP => SYNC_BITSLIP,
      Q(9 downto 0) => ISERDES_DATA(9 downto 0),
      SYNC_RESET => SYNC_RESET,
      \nomuxgen.SYNC_DATA_reg[0]_0\ => im_n_0,
      \nomuxgen.SYNC_DATA_reg[0]_1\ => im_n_1,
      \nomuxgen.SYNC_DATA_reg[0]_2\ => im_n_2,
      \nomuxgen.SYNC_DATA_reg[0]_3\ => im_n_3,
      \slv_reg4_reg[0]_rep__6\(0) => \slv_reg4_reg[0]_rep__6\(1)
    );
\iserdesgen[0].ic\: entity work.design_1_onsemi_vita_cam_0_0_iserdes_core_18
     port map (
      CLK => CLK,
      CLKB => CLKB,
      CLKDIV => CLKDIV,
      D(9) => \iserdesgen[0].ic_n_0\,
      D(8) => \iserdesgen[0].ic_n_1\,
      D(7) => \iserdesgen[0].ic_n_2\,
      D(6) => \iserdesgen[0].ic_n_3\,
      D(5) => \iserdesgen[0].ic_n_4\,
      D(4) => \iserdesgen[0].ic_n_5\,
      D(3) => \iserdesgen[0].ic_n_6\,
      D(2) => \iserdesgen[0].ic_n_7\,
      D(1) => \iserdesgen[0].ic_n_8\,
      D(0) => \iserdesgen[0].ic_n_9\,
      FIFO_RESET => FIFO_RESET,
      FIFO_WREN(0) => FIFO_WREN_SYNC,
      PAR_DATAIN(9 downto 0) => PAR_DATAIN(9 downto 0),
      Q(0) => Q(0),
      io_vita_sync_n => io_vita_sync_n,
      io_vita_sync_p => io_vita_sync_p,
      \nomuxgen.IODELAY_CE_reg[0]\ => im_n_2,
      \nomuxgen.IODELAY_INC_reg[0]\ => im_n_1,
      \nomuxgen.IODELAY_ISERDES_RESET_reg[0]\ => im_n_0,
      \nomuxgen.ISERDES_BITSLIP_reg[0]\ => im_n_3,
      \out\ => \out\,
      vita_clk => vita_clk
    );
ss: entity work.design_1_onsemi_vita_cam_0_0_iserdes_sync_19
     port map (
      ACK => ACK,
      AR(1) => AR(0),
      AR(0) => AS(0),
      CLKDIV => CLKDIV,
      CO(0) => eqOp18_in,
      CTRL_BITSLIP => CTRL_BITSLIP,
      CTRL_CE => CTRL_CE,
      \CTRL_DATA_reg[9]_0\ => ss_n_37,
      CTRL_FIFO_RESET => CTRL_FIFO_RESET,
      CTRL_INC => CTRL_INC,
      CTRL_RESET_reg => IODELAY_ISERDES_RESET_i_1_n_0,
      CTRL_SAMPLEINLASTBIT_i_reg(0) => ss_n_31,
      D(0) => ss_n_7,
      DELAY_WREN_c => DELAY_WREN_c,
      E(0) => \^e\(0),
      FIFO_RESET => FIFO_RESET,
      FIFO_WREN(0) => FIFO_WREN_SYNC,
      FIFO_WREN_c => FIFO_WREN_c,
      FIFO_WREN_r => FIFO_WREN_r,
      \FSM_sequential_syncstate_reg[1]_0\(0) => p_0_in,
      IODELAY_CE => SYNC_CE,
      IODELAY_INC => SYNC_INC,
      ISERDES_BITSLIP => SYNC_BITSLIP,
      Q(9 downto 6) => CTRL_DATA_0(9 downto 6),
      Q(5 downto 0) => \^ctrl_data\(5 downto 0),
      REQ => REQ,
      S(0) => ss_n_9,
      SAMPLEINFIRSTBIT => \^sampleinfirstbit\,
      SYNC_RESET => SYNC_RESET,
      \WaitCntr_reg[2]_0\ => Ack_int_i_1_n_0,
      \compare_reg[0][9]\ => \compare_reg[0][9]\,
      \compare_reg[1][9]\ => \compare_reg[1][9]\,
      \compare_reg[2][9]\ => \compare_reg[2][9]\,
      \edge_init_reg[9]\(9 downto 0) => edge_int(9 downto 0),
      \edge_init_reg[9]_0\(0) => cb_n_40,
      edge_tmp => edge_tmp,
      edge_tmp0 => edge_tmp0,
      \nomuxgen.SYNC_DATA_reg[9]\(9 downto 0) => ISERDES_DATA(9 downto 0),
      \out\(1) => ss_n_34,
      \out\(0) => ss_n_35,
      p_1_in => p_1_in,
      \slv_reg4_reg[0]_rep\ => \slv_reg4_reg[0]_rep\,
      \slv_reg4_reg[0]_rep__2\(0) => AR(1),
      \slv_reg4_reg[0]_rep__6\(1 downto 0) => \slv_reg4_reg[0]_rep__6\(1 downto 0),
      \slv_reg5_reg[9]\(9 downto 0) => \slv_reg5_reg[9]\(9 downto 0),
      \syncdatastate_reg[1]_0\(0) => \CTRL_DATA[9]_i_1_n_0\,
      vita_clk => vita_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_iserdes_datadeser_0 is
  port (
    PAR_DATAIN : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ALIGN_BUSY37_out : out STD_LOGIC;
    SAMPLEINOTHERBIT34_out : out STD_LOGIC;
    SAMPLEINLASTBIT35_out : out STD_LOGIC;
    SAMPLEINFIRSTBIT36_out : out STD_LOGIC;
    CTRL_SAMPLEINFIRSTBIT_i_reg : out STD_LOGIC_VECTOR ( 2 downto 0 );
    CTRL_DATA : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \PAR_DATAOUT_reg[39]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    CTRL_SAMPLEINLASTBIT_i_reg : out STD_LOGIC;
    io_vita_data_p : in STD_LOGIC_VECTOR ( 0 to 0 );
    io_vita_data_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLKDIV : in STD_LOGIC;
    CLK : in STD_LOGIC;
    CLKB : in STD_LOGIC;
    vita_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg4_reg[0]_rep__6\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \slv_reg4_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \slv_reg8_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    \enpipe_reg[4]\ : in STD_LOGIC;
    \enpipe_reg[4]_0\ : in STD_LOGIC;
    \enpipe_reg[4]_1\ : in STD_LOGIC;
    \slv_reg5_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \slv_reg6_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \compare_reg[9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \compare_reg[8]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \compare_reg[2][9]\ : in STD_LOGIC;
    \compare_reg[0][9]\ : in STD_LOGIC;
    \compare_reg[1][9]\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \compare_reg[7][9]\ : in STD_LOGIC;
    \compare_reg[3][9]\ : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    FIFO_WREN_r : in STD_LOGIC;
    DELAY_WREN_c : in STD_LOGIC;
    FIFO_WREN_c : in STD_LOGIC;
    \slv_reg4_reg[0]_rep\ : in STD_LOGIC;
    \slv_reg4_reg[0]_rep__0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_iserdes_datadeser_0 : entity is "iserdes_datadeser";
end design_1_onsemi_vita_cam_0_0_iserdes_datadeser_0;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_iserdes_datadeser_0 is
  signal ACK : STD_LOGIC;
  signal \^align_busy37_out\ : STD_LOGIC;
  signal ALIGN_BUSY_i_1_n_0 : STD_LOGIC;
  signal Ack_int_i_1_n_0 : STD_LOGIC;
  signal CTRL_BITSLIP : STD_LOGIC;
  signal CTRL_BITSLIP_i_1_n_0 : STD_LOGIC;
  signal CTRL_CE : STD_LOGIC;
  signal CTRL_CE_i_1_n_0 : STD_LOGIC;
  signal \^ctrl_data\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \CTRL_DATA[9]_i_1_n_0\ : STD_LOGIC;
  signal CTRL_DATA_0 : STD_LOGIC_VECTOR ( 9 downto 6 );
  signal CTRL_FIFO_RESET : STD_LOGIC;
  signal CTRL_FIFO_RESET_i_1_n_0 : STD_LOGIC;
  signal CTRL_INC : STD_LOGIC;
  signal CTRL_INC_i_1_n_0 : STD_LOGIC;
  signal CTRL_RESET : STD_LOGIC;
  signal CTRL_RESET_i_1_n_0 : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT[0]_i_1_n_0\ : STD_LOGIC;
  signal CTRL_SAMPLEINFIRSTBIT_i : STD_LOGIC;
  signal CTRL_SAMPLEINFIRSTBIT_i_i_1_n_0 : STD_LOGIC;
  signal \^ctrl_sampleinfirstbit_i_reg\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \CTRL_SAMPLEINLASTBIT[0]_i_1_n_0\ : STD_LOGIC;
  signal CTRL_SAMPLEINLASTBIT_i : STD_LOGIC;
  signal CTRL_SAMPLEINLASTBIT_i_i_1_n_0 : STD_LOGIC;
  signal \CTRL_SAMPLEINOTHERBIT[0]_i_1_n_0\ : STD_LOGIC;
  signal CTRL_SAMPLEINOTHERBIT_i : STD_LOGIC;
  signal CTRL_SAMPLEINOTHERBIT_i_i_1_n_0 : STD_LOGIC;
  signal FIFO_RESET : STD_LOGIC;
  signal FIFO_WREN_SYNC : STD_LOGIC;
  signal IODELAY_ISERDES_RESET_i_1_n_0 : STD_LOGIC;
  signal ISERDES_DATA : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal REQ : STD_LOGIC;
  signal REQ_i_1_n_0 : STD_LOGIC;
  signal \^sampleinfirstbit36_out\ : STD_LOGIC;
  signal \^sampleinlastbit35_out\ : STD_LOGIC;
  signal \^sampleinotherbit34_out\ : STD_LOGIC;
  signal SYNC_BITSLIP : STD_LOGIC;
  signal SYNC_CE : STD_LOGIC;
  signal SYNC_INC : STD_LOGIC;
  signal SYNC_RESET : STD_LOGIC;
  signal busy_align_i : STD_LOGIC;
  signal busy_align_i_i_1_n_0 : STD_LOGIC;
  signal cb_n_17 : STD_LOGIC;
  signal cb_n_2 : STD_LOGIC;
  signal cb_n_20 : STD_LOGIC;
  signal cb_n_21 : STD_LOGIC;
  signal cb_n_22 : STD_LOGIC;
  signal cb_n_23 : STD_LOGIC;
  signal cb_n_24 : STD_LOGIC;
  signal cb_n_28 : STD_LOGIC;
  signal cb_n_29 : STD_LOGIC;
  signal cb_n_3 : STD_LOGIC;
  signal cb_n_30 : STD_LOGIC;
  signal cb_n_31 : STD_LOGIC;
  signal cb_n_32 : STD_LOGIC;
  signal cb_n_33 : STD_LOGIC;
  signal cb_n_36 : STD_LOGIC;
  signal cb_n_38 : STD_LOGIC;
  signal cb_n_39 : STD_LOGIC;
  signal cb_n_40 : STD_LOGIC;
  signal cb_n_41 : STD_LOGIC;
  signal cb_n_42 : STD_LOGIC;
  signal edge_int : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal edge_int_or : STD_LOGIC;
  signal edge_int_or_i_1_n_0 : STD_LOGIC;
  signal edge_tmp : STD_LOGIC;
  signal edge_tmp0 : STD_LOGIC;
  signal edge_tmp_i_1_n_0 : STD_LOGIC;
  signal end_handshake : STD_LOGIC;
  signal eqOp18_in : STD_LOGIC;
  signal im_n_0 : STD_LOGIC;
  signal im_n_1 : STD_LOGIC;
  signal im_n_2 : STD_LOGIC;
  signal im_n_3 : STD_LOGIC;
  signal \iserdesgen[0].ic_n_0\ : STD_LOGIC;
  signal \iserdesgen[0].ic_n_1\ : STD_LOGIC;
  signal \iserdesgen[0].ic_n_2\ : STD_LOGIC;
  signal \iserdesgen[0].ic_n_3\ : STD_LOGIC;
  signal \iserdesgen[0].ic_n_4\ : STD_LOGIC;
  signal \iserdesgen[0].ic_n_5\ : STD_LOGIC;
  signal \iserdesgen[0].ic_n_6\ : STD_LOGIC;
  signal \iserdesgen[0].ic_n_7\ : STD_LOGIC;
  signal \iserdesgen[0].ic_n_8\ : STD_LOGIC;
  signal \iserdesgen[0].ic_n_9\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in22_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal ss_n_30 : STD_LOGIC;
  signal ss_n_33 : STD_LOGIC;
  signal ss_n_34 : STD_LOGIC;
  signal ss_n_36 : STD_LOGIC;
  signal ss_n_6 : STD_LOGIC;
  signal ss_n_8 : STD_LOGIC;
  signal start_align_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of edge_int_or_i_1 : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of edge_tmp_i_1 : label is "soft_lutpair189";
begin
  ALIGN_BUSY37_out <= \^align_busy37_out\;
  CTRL_DATA(5 downto 0) <= \^ctrl_data\(5 downto 0);
  CTRL_SAMPLEINFIRSTBIT_i_reg(2 downto 0) <= \^ctrl_sampleinfirstbit_i_reg\(2 downto 0);
  SAMPLEINFIRSTBIT36_out <= \^sampleinfirstbit36_out\;
  SAMPLEINLASTBIT35_out <= \^sampleinlastbit35_out\;
  SAMPLEINOTHERBIT34_out <= \^sampleinotherbit34_out\;
ALIGN_BUSY_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFFFFF000A000A"
    )
        port map (
      I0 => \slv_reg4_reg[2]\(1),
      I1 => busy_align_i,
      I2 => cb_n_39,
      I3 => cb_n_38,
      I4 => p_0_in22_in,
      I5 => \^align_busy37_out\,
      O => ALIGN_BUSY_i_1_n_0
    );
Ack_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCF0808"
    )
        port map (
      I0 => p_1_in,
      I1 => ss_n_34,
      I2 => ss_n_33,
      I3 => p_0_in,
      I4 => ss_n_6,
      O => Ack_int_i_1_n_0
    );
CTRL_BITSLIP_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74FF7400"
    )
        port map (
      I0 => cb_n_22,
      I1 => cb_n_23,
      I2 => end_handshake,
      I3 => cb_n_36,
      I4 => CTRL_BITSLIP,
      O => CTRL_BITSLIP_i_1_n_0
    );
CTRL_CE_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAFFFFAABA0000"
    )
        port map (
      I0 => cb_n_30,
      I1 => cb_n_28,
      I2 => cb_n_20,
      I3 => cb_n_21,
      I4 => cb_n_33,
      I5 => CTRL_CE,
      O => CTRL_CE_i_1_n_0
    );
\CTRL_DATA[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ss_n_36,
      I1 => REQ,
      O => \CTRL_DATA[9]_i_1_n_0\
    );
CTRL_FIFO_RESET_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFFFFF000A000A"
    )
        port map (
      I0 => \slv_reg4_reg[2]\(1),
      I1 => busy_align_i,
      I2 => cb_n_39,
      I3 => cb_n_38,
      I4 => p_0_in22_in,
      I5 => CTRL_FIFO_RESET,
      O => CTRL_FIFO_RESET_i_1_n_0
    );
CTRL_INC_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF04FFFFFF040000"
    )
        port map (
      I0 => cb_n_29,
      I1 => cb_n_20,
      I2 => cb_n_21,
      I3 => cb_n_30,
      I4 => cb_n_33,
      I5 => CTRL_INC,
      O => CTRL_INC_i_1_n_0
    );
CTRL_RESET_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => cb_n_31,
      I1 => cb_n_32,
      I2 => cb_n_33,
      I3 => CTRL_RESET,
      O => CTRL_RESET_i_1_n_0
    );
\CTRL_SAMPLEINFIRSTBIT[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => CTRL_SAMPLEINFIRSTBIT_i,
      I1 => cb_n_3,
      I2 => cb_n_38,
      I3 => cb_n_39,
      I4 => busy_align_i,
      I5 => \^sampleinfirstbit36_out\,
      O => \CTRL_SAMPLEINFIRSTBIT[0]_i_1_n_0\
    );
CTRL_SAMPLEINFIRSTBIT_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800FFFF08000000"
    )
        port map (
      I0 => cb_n_24,
      I1 => cb_n_21,
      I2 => \^ctrl_sampleinfirstbit_i_reg\(0),
      I3 => \^ctrl_sampleinfirstbit_i_reg\(2),
      I4 => CTRL_SAMPLEINOTHERBIT_i,
      I5 => CTRL_SAMPLEINFIRSTBIT_i,
      O => CTRL_SAMPLEINFIRSTBIT_i_i_1_n_0
    );
\CTRL_SAMPLEINLASTBIT[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => CTRL_SAMPLEINLASTBIT_i,
      I1 => cb_n_3,
      I2 => cb_n_38,
      I3 => cb_n_39,
      I4 => busy_align_i,
      I5 => \^sampleinlastbit35_out\,
      O => \CTRL_SAMPLEINLASTBIT[0]_i_1_n_0\
    );
CTRL_SAMPLEINLASTBIT_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80000000"
    )
        port map (
      I0 => cb_n_24,
      I1 => cb_n_21,
      I2 => \^ctrl_sampleinfirstbit_i_reg\(2),
      I3 => \^ctrl_sampleinfirstbit_i_reg\(0),
      I4 => CTRL_SAMPLEINOTHERBIT_i,
      I5 => CTRL_SAMPLEINLASTBIT_i,
      O => CTRL_SAMPLEINLASTBIT_i_i_1_n_0
    );
\CTRL_SAMPLEINOTHERBIT[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => cb_n_17,
      I1 => cb_n_3,
      I2 => cb_n_38,
      I3 => cb_n_39,
      I4 => busy_align_i,
      I5 => \^sampleinotherbit34_out\,
      O => \CTRL_SAMPLEINOTHERBIT[0]_i_1_n_0\
    );
CTRL_SAMPLEINOTHERBIT_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF2A00"
    )
        port map (
      I0 => cb_n_21,
      I1 => \^ctrl_sampleinfirstbit_i_reg\(2),
      I2 => cb_n_24,
      I3 => CTRL_SAMPLEINOTHERBIT_i,
      I4 => cb_n_17,
      O => CTRL_SAMPLEINOTHERBIT_i_i_1_n_0
    );
IODELAY_ISERDES_RESET_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => CTRL_RESET,
      I1 => p_0_in,
      I2 => ss_n_34,
      I3 => ss_n_33,
      I4 => SYNC_RESET,
      O => IODELAY_ISERDES_RESET_i_1_n_0
    );
REQ_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF770030"
    )
        port map (
      I0 => ACK,
      I1 => cb_n_41,
      I2 => cb_n_2,
      I3 => cb_n_42,
      I4 => REQ,
      O => REQ_i_1_n_0
    );
busy_align_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => start_align_i,
      I1 => cb_n_20,
      I2 => cb_n_21,
      I3 => cb_n_23,
      I4 => cb_n_22,
      I5 => busy_align_i,
      O => busy_align_i_i_1_n_0
    );
cb: entity work.design_1_onsemi_vita_cam_0_0_iserdes_control_12
     port map (
      ACK => ACK,
      ACK_reg => REQ_i_1_n_0,
      ALIGN_BUSY37_out => \^align_busy37_out\,
      AR(0) => AR(0),
      AS(0) => AS(0),
      CO(0) => eqOp18_in,
      CTRL_BITSLIP => CTRL_BITSLIP,
      CTRL_BITSLIP_reg_0 => cb_n_36,
      CTRL_CE => CTRL_CE,
      CTRL_CE_reg_0 => cb_n_28,
      CTRL_DATA(9 downto 6) => CTRL_DATA_0(9 downto 6),
      CTRL_DATA(5 downto 0) => \^ctrl_data\(5 downto 0),
      \CTRL_DATA_reg[6]\(2) => ss_n_30,
      \CTRL_DATA_reg[6]\(1 downto 0) => S(1 downto 0),
      CTRL_FIFO_RESET => CTRL_FIFO_RESET,
      CTRL_INC => CTRL_INC,
      CTRL_INC_reg_0 => cb_n_29,
      CTRL_INC_reg_1 => cb_n_30,
      CTRL_RESET => CTRL_RESET,
      CTRL_RESET_reg_0 => cb_n_31,
      CTRL_RESET_reg_1 => cb_n_32,
      CTRL_RESET_reg_2 => cb_n_33,
      CTRL_RESET_reg_3 => CTRL_RESET_i_1_n_0,
      CTRL_SAMPLEINFIRSTBIT_i => CTRL_SAMPLEINFIRSTBIT_i,
      CTRL_SAMPLEINFIRSTBIT_i_reg_0(2 downto 0) => \^ctrl_sampleinfirstbit_i_reg\(2 downto 0),
      CTRL_SAMPLEINFIRSTBIT_i_reg_1 => \CTRL_SAMPLEINFIRSTBIT[0]_i_1_n_0\,
      CTRL_SAMPLEINLASTBIT_i => CTRL_SAMPLEINLASTBIT_i,
      CTRL_SAMPLEINLASTBIT_i_reg_0 => cb_n_24,
      CTRL_SAMPLEINLASTBIT_i_reg_1 => CTRL_SAMPLEINLASTBIT_i_reg,
      CTRL_SAMPLEINLASTBIT_i_reg_2 => \CTRL_SAMPLEINLASTBIT[0]_i_1_n_0\,
      CTRL_SAMPLEINOTHERBIT_i => CTRL_SAMPLEINOTHERBIT_i,
      CTRL_SAMPLEINOTHERBIT_i_reg_0 => cb_n_17,
      CTRL_SAMPLEINOTHERBIT_i_reg_1 => \CTRL_SAMPLEINOTHERBIT[0]_i_1_n_0\,
      D(9 downto 0) => edge_int(9 downto 0),
      \GenCntr_reg[1]_0\(0) => cb_n_40,
      Q(3) => cb_n_20,
      Q(2) => cb_n_21,
      Q(1) => cb_n_22,
      Q(0) => cb_n_23,
      REQ => REQ,
      S(0) => ss_n_8,
      SAMPLEINFIRSTBIT36_out => \^sampleinfirstbit36_out\,
      SAMPLEINLASTBIT35_out => \^sampleinlastbit35_out\,
      SAMPLEINOTHERBIT34_out => \^sampleinotherbit34_out\,
      \alignstate_reg[1]_0\ => CTRL_BITSLIP_i_1_n_0,
      \alignstate_reg[2]_0\ => CTRL_SAMPLEINFIRSTBIT_i_i_1_n_0,
      \alignstate_reg[2]_1\ => CTRL_SAMPLEINLASTBIT_i_i_1_n_0,
      \alignstate_reg[2]_2\ => CTRL_SAMPLEINOTHERBIT_i_i_1_n_0,
      \alignstate_reg[3]_0\ => CTRL_INC_i_1_n_0,
      \alignstate_reg[3]_1\ => CTRL_CE_i_1_n_0,
      busy_align_i => busy_align_i,
      \compare_reg[3][9]\ => \compare_reg[3][9]\,
      \compare_reg[7][9]\ => \compare_reg[7][9]\,
      \compare_reg[8]_1\(0) => \compare_reg[8]_1\(0),
      \compare_reg[9]_0\(0) => \compare_reg[9]_0\(0),
      edge_int_or => edge_int_or,
      edge_int_or_reg_0 => edge_int_or_i_1_n_0,
      edge_tmp => edge_tmp,
      end_handshake => end_handshake,
      \handshakestate_reg[0]_0\ => cb_n_2,
      \handshakestate_reg[0]_1\ => cb_n_41,
      \handshakestate_reg[0]_2\ => cb_n_42,
      \selector_reg[0]_0\ => cb_n_3,
      \serdesseqstate_reg[0]_0\(0) => p_0_in22_in,
      \serdesseqstate_reg[0]_1\ => cb_n_38,
      \serdesseqstate_reg[0]_2\ => cb_n_39,
      \slv_reg4_reg[0]_rep__6\(2 downto 0) => \slv_reg4_reg[0]_rep__6\(2 downto 0),
      \slv_reg4_reg[2]\ => ALIGN_BUSY_i_1_n_0,
      \slv_reg4_reg[2]_0\ => CTRL_FIFO_RESET_i_1_n_0,
      \slv_reg4_reg[2]_1\(1 downto 0) => \slv_reg4_reg[2]\(1 downto 0),
      \slv_reg6_reg[9]\(9 downto 0) => \slv_reg6_reg[9]\(9 downto 0),
      start_align_i => start_align_i,
      start_align_i_reg_0 => busy_align_i_i_1_n_0,
      start_handshake_reg_0 => edge_tmp_i_1_n_0,
      vita_clk => vita_clk
    );
edge_int_or_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => edge_int_or,
      I1 => cb_n_2,
      I2 => edge_tmp0,
      O => edge_int_or_i_1_n_0
    );
edge_tmp_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => edge_tmp0,
      I1 => cb_n_2,
      O => edge_tmp_i_1_n_0
    );
im: entity work.design_1_onsemi_vita_cam_0_0_iserdes_mux_13
     port map (
      AR(1) => AS(0),
      AR(0) => \slv_reg4_reg[0]_rep__6\(2),
      CLKDIV => CLKDIV,
      D(9) => \iserdesgen[0].ic_n_0\,
      D(8) => \iserdesgen[0].ic_n_1\,
      D(7) => \iserdesgen[0].ic_n_2\,
      D(6) => \iserdesgen[0].ic_n_3\,
      D(5) => \iserdesgen[0].ic_n_4\,
      D(4) => \iserdesgen[0].ic_n_5\,
      D(3) => \iserdesgen[0].ic_n_6\,
      D(2) => \iserdesgen[0].ic_n_7\,
      D(1) => \iserdesgen[0].ic_n_8\,
      D(0) => \iserdesgen[0].ic_n_9\,
      IODELAY_CE => SYNC_CE,
      IODELAY_INC => SYNC_INC,
      ISERDES_BITSLIP => SYNC_BITSLIP,
      Q(9 downto 0) => ISERDES_DATA(9 downto 0),
      SYNC_RESET => SYNC_RESET,
      \nomuxgen.SYNC_DATA_reg[0]_0\ => im_n_0,
      \nomuxgen.SYNC_DATA_reg[0]_1\ => im_n_1,
      \nomuxgen.SYNC_DATA_reg[0]_2\ => im_n_2,
      \nomuxgen.SYNC_DATA_reg[0]_3\ => im_n_3
    );
\iserdesgen[0].ic\: entity work.design_1_onsemi_vita_cam_0_0_iserdes_core_14
     port map (
      CLK => CLK,
      CLKB => CLKB,
      CLKDIV => CLKDIV,
      D(9) => \iserdesgen[0].ic_n_0\,
      D(8) => \iserdesgen[0].ic_n_1\,
      D(7) => \iserdesgen[0].ic_n_2\,
      D(6) => \iserdesgen[0].ic_n_3\,
      D(5) => \iserdesgen[0].ic_n_4\,
      D(4) => \iserdesgen[0].ic_n_5\,
      D(3) => \iserdesgen[0].ic_n_6\,
      D(2) => \iserdesgen[0].ic_n_7\,
      D(1) => \iserdesgen[0].ic_n_8\,
      D(0) => \iserdesgen[0].ic_n_9\,
      E(0) => E(0),
      FIFO_RESET => FIFO_RESET,
      FIFO_WREN(0) => FIFO_WREN_SYNC,
      PAR_DATAIN(9 downto 0) => PAR_DATAIN(9 downto 0),
      \PAR_DATAOUT_reg[39]\ => \PAR_DATAOUT_reg[39]\,
      Q(0) => Q(0),
      \enpipe_reg[4]\ => \enpipe_reg[4]\,
      \enpipe_reg[4]_0\ => \enpipe_reg[4]_0\,
      \enpipe_reg[4]_1\ => \enpipe_reg[4]_1\,
      io_vita_data_n(0) => io_vita_data_n(0),
      io_vita_data_p(0) => io_vita_data_p(0),
      \nomuxgen.IODELAY_CE_reg[0]\ => im_n_2,
      \nomuxgen.IODELAY_INC_reg[0]\ => im_n_1,
      \nomuxgen.IODELAY_ISERDES_RESET_reg[0]\ => im_n_0,
      \nomuxgen.ISERDES_BITSLIP_reg[0]\ => im_n_3,
      \out\ => \out\,
      \slv_reg8_reg[0]\(0) => \slv_reg8_reg[0]\(0),
      vita_clk => vita_clk
    );
ss: entity work.design_1_onsemi_vita_cam_0_0_iserdes_sync_15
     port map (
      ACK => ACK,
      AR(1) => AS(0),
      AR(0) => \slv_reg4_reg[0]_rep__6\(2),
      CLKDIV => CLKDIV,
      CO(0) => eqOp18_in,
      CTRL_BITSLIP => CTRL_BITSLIP,
      CTRL_CE => CTRL_CE,
      \CTRL_DATA_reg[9]_0\ => ss_n_36,
      CTRL_FIFO_RESET => CTRL_FIFO_RESET,
      CTRL_INC => CTRL_INC,
      CTRL_RESET_reg => IODELAY_ISERDES_RESET_i_1_n_0,
      CTRL_SAMPLEINLASTBIT_i_reg(0) => ss_n_30,
      D(0) => ss_n_6,
      DELAY_WREN_c => DELAY_WREN_c,
      E(0) => \CTRL_DATA[9]_i_1_n_0\,
      FIFO_RESET => FIFO_RESET,
      FIFO_WREN(0) => FIFO_WREN_SYNC,
      FIFO_WREN_c => FIFO_WREN_c,
      FIFO_WREN_r => FIFO_WREN_r,
      \FSM_sequential_syncstate_reg[1]_0\(0) => p_0_in,
      IODELAY_CE => SYNC_CE,
      IODELAY_INC => SYNC_INC,
      ISERDES_BITSLIP => SYNC_BITSLIP,
      Q(9 downto 6) => CTRL_DATA_0(9 downto 6),
      Q(5 downto 0) => \^ctrl_data\(5 downto 0),
      REQ => REQ,
      S(0) => ss_n_8,
      SAMPLEINFIRSTBIT36_out => \^sampleinfirstbit36_out\,
      SYNC_RESET => SYNC_RESET,
      \WaitCntr_reg[2]_0\ => Ack_int_i_1_n_0,
      \compare_reg[0][9]\ => \compare_reg[0][9]\,
      \compare_reg[1][9]\ => \compare_reg[1][9]\,
      \compare_reg[2][9]\ => \compare_reg[2][9]\,
      \edge_init_reg[9]\(9 downto 0) => edge_int(9 downto 0),
      \edge_init_reg[9]_0\(0) => cb_n_40,
      edge_tmp => edge_tmp,
      edge_tmp0 => edge_tmp0,
      \nomuxgen.SYNC_DATA_reg[9]\(9 downto 0) => ISERDES_DATA(9 downto 0),
      \out\(1) => ss_n_33,
      \out\(0) => ss_n_34,
      p_1_in => p_1_in,
      \slv_reg4_reg[0]_rep\ => \slv_reg4_reg[0]_rep\,
      \slv_reg4_reg[0]_rep__0\(0) => \slv_reg4_reg[0]_rep__0\(0),
      \slv_reg4_reg[0]_rep__1\(0) => \slv_reg4_reg[0]_rep__6\(1),
      \slv_reg4_reg[0]_rep__2\(1 downto 0) => AR(1 downto 0),
      \slv_reg5_reg[9]\(9 downto 0) => \slv_reg5_reg[9]\(9 downto 0),
      vita_clk => vita_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_iserdes_datadeser_1 is
  port (
    PAR_DATAIN : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \out\ : out STD_LOGIC;
    \compare_reg[9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \compare_reg[8]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CTRL_SAMPLEINLASTBIT_i_reg : out STD_LOGIC;
    CTRL_SAMPLEINLASTBIT_i_reg_0 : out STD_LOGIC;
    CTRL_SAMPLEINLASTBIT_i_reg_1 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    CTRL_SAMPLEINLASTBIT_i_reg_2 : out STD_LOGIC;
    CTRL_SAMPLEINLASTBIT_i_reg_3 : out STD_LOGIC;
    CTRL_SAMPLEINLASTBIT_i_reg_4 : out STD_LOGIC;
    CTRL_SAMPLEINLASTBIT_i_reg_5 : out STD_LOGIC;
    CTRL_SAMPLEINLASTBIT_i_reg_6 : out STD_LOGIC;
    CTRL_SAMPLEINLASTBIT_i_reg_7 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    CTRL_SAMPLEINLASTBIT_i_reg_8 : out STD_LOGIC;
    CTRL_SAMPLEINLASTBIT_i_reg_9 : out STD_LOGIC;
    CTRL_SAMPLEINLASTBIT_i_reg_10 : out STD_LOGIC;
    CTRL_SAMPLEINLASTBIT_i_reg_11 : out STD_LOGIC;
    CTRL_SAMPLEINLASTBIT_i_reg_12 : out STD_LOGIC;
    CTRL_SAMPLEINLASTBIT_i_reg_13 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    CTRL_SAMPLEINLASTBIT_i_reg_14 : out STD_LOGIC;
    CTRL_SAMPLEINLASTBIT_i_reg_15 : out STD_LOGIC;
    CTRL_SAMPLEINLASTBIT_i_reg_16 : out STD_LOGIC;
    CTRL_SAMPLEINLASTBIT_i_reg_17 : out STD_LOGIC;
    CTRL_SAMPLEINLASTBIT_i_reg_18 : out STD_LOGIC;
    CTRL_SAMPLEINLASTBIT_i_reg_19 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    CTRL_SAMPLEINLASTBIT_i_reg_20 : out STD_LOGIC;
    CTRL_SAMPLEINLASTBIT_i_reg_21 : out STD_LOGIC;
    DELAY_WREN_r_reg : out STD_LOGIC;
    ALIGN_BUSY21_out : out STD_LOGIC;
    io_vita_data_p : in STD_LOGIC_VECTOR ( 0 to 0 );
    io_vita_data_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLKDIV : in STD_LOGIC;
    CLK : in STD_LOGIC;
    CLKB : in STD_LOGIC;
    vita_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg4_reg[0]_rep__6\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \slv_reg5_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \slv_reg4_reg[0]_rep__4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg4_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GenCntr_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \GenCntr_reg[0]\ : in STD_LOGIC;
    CTRL_DATA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \GenCntr_reg[3]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \GenCntr_reg[0]_0\ : in STD_LOGIC;
    \CTRL_DATA_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \GenCntr_reg[3]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \GenCntr_reg[0]_1\ : in STD_LOGIC;
    \CTRL_DATA_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \GenCntr_reg[3]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \GenCntr_reg[0]_2\ : in STD_LOGIC;
    \CTRL_DATA_reg[5]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    SAMPLEINOTHERBIT2_out : in STD_LOGIC;
    SAMPLEINOTHERBIT34_out : in STD_LOGIC;
    SAMPLEINOTHERBIT : in STD_LOGIC;
    SAMPLEINOTHERBIT61_out : in STD_LOGIC;
    SAMPLEINLASTBIT3_out : in STD_LOGIC;
    SAMPLEINLASTBIT35_out : in STD_LOGIC;
    SAMPLEINLASTBIT : in STD_LOGIC;
    SAMPLEINLASTBIT60_out : in STD_LOGIC;
    SAMPLEINFIRSTBIT59_out : in STD_LOGIC;
    SAMPLEINFIRSTBIT : in STD_LOGIC;
    SAMPLEINFIRSTBIT36_out : in STD_LOGIC;
    SAMPLEINFIRSTBIT4_out : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \slv_reg6_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    FIFO_WREN_r : in STD_LOGIC;
    DELAY_WREN_c : in STD_LOGIC;
    FIFO_WREN_c : in STD_LOGIC;
    \slv_reg4_reg[0]_rep\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_iserdes_datadeser_1 : entity is "iserdes_datadeser";
end design_1_onsemi_vita_cam_0_0_iserdes_datadeser_1;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_iserdes_datadeser_1 is
  signal ACK : STD_LOGIC;
  signal \^align_busy21_out\ : STD_LOGIC;
  signal ALIGN_BUSY_i_1_n_0 : STD_LOGIC;
  signal Ack_int_i_1_n_0 : STD_LOGIC;
  signal CTRL_BITSLIP : STD_LOGIC;
  signal CTRL_BITSLIP_i_1_n_0 : STD_LOGIC;
  signal CTRL_CE : STD_LOGIC;
  signal CTRL_CE_i_1_n_0 : STD_LOGIC;
  signal \CTRL_DATA[9]_i_1_n_0\ : STD_LOGIC;
  signal CTRL_DATA_0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal CTRL_FIFO_RESET : STD_LOGIC;
  signal CTRL_FIFO_RESET_i_1_n_0 : STD_LOGIC;
  signal CTRL_INC : STD_LOGIC;
  signal CTRL_INC_i_1_n_0 : STD_LOGIC;
  signal CTRL_RESET : STD_LOGIC;
  signal CTRL_RESET_i_1_n_0 : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT[0]_i_1_n_0\ : STD_LOGIC;
  signal CTRL_SAMPLEINFIRSTBIT_i : STD_LOGIC;
  signal CTRL_SAMPLEINFIRSTBIT_i_i_1_n_0 : STD_LOGIC;
  signal \CTRL_SAMPLEINLASTBIT[0]_i_1_n_0\ : STD_LOGIC;
  signal CTRL_SAMPLEINLASTBIT_i : STD_LOGIC;
  signal CTRL_SAMPLEINLASTBIT_i_i_1_n_0 : STD_LOGIC;
  signal \CTRL_SAMPLEINOTHERBIT[0]_i_1_n_0\ : STD_LOGIC;
  signal CTRL_SAMPLEINOTHERBIT_i : STD_LOGIC;
  signal CTRL_SAMPLEINOTHERBIT_i_i_1_n_0 : STD_LOGIC;
  signal FIFO_RESET : STD_LOGIC;
  signal FIFO_WREN_SYNC : STD_LOGIC;
  signal IODELAY_ISERDES_RESET_i_1_n_0 : STD_LOGIC;
  signal ISERDES_DATA : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal REQ : STD_LOGIC;
  signal REQ_i_1_n_0 : STD_LOGIC;
  signal SAMPLEINFIRSTBIT20_out : STD_LOGIC;
  signal SAMPLEINLASTBIT19_out : STD_LOGIC;
  signal SAMPLEINOTHERBIT18_out : STD_LOGIC;
  signal SYNC_BITSLIP : STD_LOGIC;
  signal SYNC_CE : STD_LOGIC;
  signal SYNC_INC : STD_LOGIC;
  signal SYNC_RESET : STD_LOGIC;
  signal busy_align_i : STD_LOGIC;
  signal busy_align_i_i_1_n_0 : STD_LOGIC;
  signal cb_n_19 : STD_LOGIC;
  signal cb_n_22 : STD_LOGIC;
  signal cb_n_23 : STD_LOGIC;
  signal cb_n_24 : STD_LOGIC;
  signal cb_n_25 : STD_LOGIC;
  signal cb_n_4 : STD_LOGIC;
  signal cb_n_5 : STD_LOGIC;
  signal cb_n_54 : STD_LOGIC;
  signal cb_n_55 : STD_LOGIC;
  signal cb_n_56 : STD_LOGIC;
  signal cb_n_57 : STD_LOGIC;
  signal cb_n_58 : STD_LOGIC;
  signal cb_n_59 : STD_LOGIC;
  signal cb_n_60 : STD_LOGIC;
  signal cb_n_61 : STD_LOGIC;
  signal cb_n_62 : STD_LOGIC;
  signal cb_n_64 : STD_LOGIC;
  signal cb_n_65 : STD_LOGIC;
  signal cb_n_66 : STD_LOGIC;
  signal cb_n_67 : STD_LOGIC;
  signal cb_n_69 : STD_LOGIC;
  signal cb_n_70 : STD_LOGIC;
  signal cb_n_71 : STD_LOGIC;
  signal cb_n_72 : STD_LOGIC;
  signal cb_n_73 : STD_LOGIC;
  signal edge_int : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal edge_int_or : STD_LOGIC;
  signal edge_int_or_i_1_n_0 : STD_LOGIC;
  signal edge_tmp : STD_LOGIC;
  signal edge_tmp0 : STD_LOGIC;
  signal edge_tmp_i_1_n_0 : STD_LOGIC;
  signal end_handshake : STD_LOGIC;
  signal eqOp18_in : STD_LOGIC;
  signal im_n_0 : STD_LOGIC;
  signal im_n_1 : STD_LOGIC;
  signal im_n_2 : STD_LOGIC;
  signal im_n_3 : STD_LOGIC;
  signal \iserdesgen[0].ic_n_0\ : STD_LOGIC;
  signal \iserdesgen[0].ic_n_1\ : STD_LOGIC;
  signal \iserdesgen[0].ic_n_2\ : STD_LOGIC;
  signal \iserdesgen[0].ic_n_3\ : STD_LOGIC;
  signal \iserdesgen[0].ic_n_4\ : STD_LOGIC;
  signal \iserdesgen[0].ic_n_5\ : STD_LOGIC;
  signal \iserdesgen[0].ic_n_6\ : STD_LOGIC;
  signal \iserdesgen[0].ic_n_7\ : STD_LOGIC;
  signal \iserdesgen[0].ic_n_8\ : STD_LOGIC;
  signal \iserdesgen[0].ic_n_9\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in22_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal ss_n_30 : STD_LOGIC;
  signal ss_n_33 : STD_LOGIC;
  signal ss_n_34 : STD_LOGIC;
  signal ss_n_36 : STD_LOGIC;
  signal ss_n_6 : STD_LOGIC;
  signal ss_n_8 : STD_LOGIC;
  signal start_align_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of edge_int_or_i_1 : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of edge_tmp_i_1 : label is "soft_lutpair242";
begin
  ALIGN_BUSY21_out <= \^align_busy21_out\;
ALIGN_BUSY_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFFFFF000A000A"
    )
        port map (
      I0 => \slv_reg4_reg[2]\(1),
      I1 => busy_align_i,
      I2 => cb_n_70,
      I3 => cb_n_69,
      I4 => p_0_in22_in,
      I5 => \^align_busy21_out\,
      O => ALIGN_BUSY_i_1_n_0
    );
Ack_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCF0808"
    )
        port map (
      I0 => p_1_in,
      I1 => ss_n_34,
      I2 => ss_n_33,
      I3 => p_0_in,
      I4 => ss_n_6,
      O => Ack_int_i_1_n_0
    );
CTRL_BITSLIP_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74FF7400"
    )
        port map (
      I0 => cb_n_24,
      I1 => cb_n_25,
      I2 => end_handshake,
      I3 => cb_n_67,
      I4 => CTRL_BITSLIP,
      O => CTRL_BITSLIP_i_1_n_0
    );
CTRL_CE_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAFFFFAABA0000"
    )
        port map (
      I0 => cb_n_59,
      I1 => cb_n_57,
      I2 => cb_n_22,
      I3 => cb_n_23,
      I4 => cb_n_62,
      I5 => CTRL_CE,
      O => CTRL_CE_i_1_n_0
    );
\CTRL_DATA[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ss_n_36,
      I1 => REQ,
      O => \CTRL_DATA[9]_i_1_n_0\
    );
CTRL_FIFO_RESET_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFFFFF000A000A"
    )
        port map (
      I0 => \slv_reg4_reg[2]\(1),
      I1 => busy_align_i,
      I2 => cb_n_70,
      I3 => cb_n_69,
      I4 => p_0_in22_in,
      I5 => CTRL_FIFO_RESET,
      O => CTRL_FIFO_RESET_i_1_n_0
    );
CTRL_INC_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF04FFFFFF040000"
    )
        port map (
      I0 => cb_n_58,
      I1 => cb_n_22,
      I2 => cb_n_23,
      I3 => cb_n_59,
      I4 => cb_n_62,
      I5 => CTRL_INC,
      O => CTRL_INC_i_1_n_0
    );
CTRL_RESET_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => cb_n_60,
      I1 => cb_n_61,
      I2 => cb_n_62,
      I3 => CTRL_RESET,
      O => CTRL_RESET_i_1_n_0
    );
\CTRL_SAMPLEINFIRSTBIT[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => CTRL_SAMPLEINFIRSTBIT_i,
      I1 => cb_n_5,
      I2 => cb_n_69,
      I3 => cb_n_70,
      I4 => busy_align_i,
      I5 => SAMPLEINFIRSTBIT20_out,
      O => \CTRL_SAMPLEINFIRSTBIT[0]_i_1_n_0\
    );
CTRL_SAMPLEINFIRSTBIT_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800FFFF08000000"
    )
        port map (
      I0 => cb_n_54,
      I1 => cb_n_23,
      I2 => cb_n_56,
      I3 => cb_n_55,
      I4 => CTRL_SAMPLEINOTHERBIT_i,
      I5 => CTRL_SAMPLEINFIRSTBIT_i,
      O => CTRL_SAMPLEINFIRSTBIT_i_i_1_n_0
    );
\CTRL_SAMPLEINLASTBIT[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => CTRL_SAMPLEINLASTBIT_i,
      I1 => cb_n_5,
      I2 => cb_n_69,
      I3 => cb_n_70,
      I4 => busy_align_i,
      I5 => SAMPLEINLASTBIT19_out,
      O => \CTRL_SAMPLEINLASTBIT[0]_i_1_n_0\
    );
CTRL_SAMPLEINLASTBIT_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80000000"
    )
        port map (
      I0 => cb_n_54,
      I1 => cb_n_23,
      I2 => cb_n_55,
      I3 => cb_n_56,
      I4 => CTRL_SAMPLEINOTHERBIT_i,
      I5 => CTRL_SAMPLEINLASTBIT_i,
      O => CTRL_SAMPLEINLASTBIT_i_i_1_n_0
    );
\CTRL_SAMPLEINOTHERBIT[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => cb_n_19,
      I1 => cb_n_5,
      I2 => cb_n_69,
      I3 => cb_n_70,
      I4 => busy_align_i,
      I5 => SAMPLEINOTHERBIT18_out,
      O => \CTRL_SAMPLEINOTHERBIT[0]_i_1_n_0\
    );
CTRL_SAMPLEINOTHERBIT_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF2A00"
    )
        port map (
      I0 => cb_n_23,
      I1 => cb_n_55,
      I2 => cb_n_54,
      I3 => CTRL_SAMPLEINOTHERBIT_i,
      I4 => cb_n_19,
      O => CTRL_SAMPLEINOTHERBIT_i_i_1_n_0
    );
IODELAY_ISERDES_RESET_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => CTRL_RESET,
      I1 => p_0_in,
      I2 => ss_n_34,
      I3 => ss_n_33,
      I4 => SYNC_RESET,
      O => IODELAY_ISERDES_RESET_i_1_n_0
    );
REQ_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF770030"
    )
        port map (
      I0 => ACK,
      I1 => cb_n_72,
      I2 => cb_n_4,
      I3 => cb_n_73,
      I4 => REQ,
      O => REQ_i_1_n_0
    );
busy_align_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => start_align_i,
      I1 => cb_n_22,
      I2 => cb_n_23,
      I3 => cb_n_25,
      I4 => cb_n_24,
      I5 => busy_align_i,
      O => busy_align_i_i_1_n_0
    );
cb: entity work.design_1_onsemi_vita_cam_0_0_iserdes_control_8
     port map (
      ACK => ACK,
      ACK_reg => REQ_i_1_n_0,
      ALIGN_BUSY21_out => \^align_busy21_out\,
      AR(1 downto 0) => AR(1 downto 0),
      AS(0) => AS(0),
      CO(0) => eqOp18_in,
      CTRL_BITSLIP => CTRL_BITSLIP,
      CTRL_BITSLIP_reg_0 => cb_n_67,
      CTRL_CE => CTRL_CE,
      CTRL_CE_reg_0 => cb_n_57,
      CTRL_DATA(9 downto 0) => CTRL_DATA_0(9 downto 0),
      \CTRL_DATA_reg[5]\(5 downto 0) => CTRL_DATA(5 downto 0),
      \CTRL_DATA_reg[5]_0\(5 downto 0) => \CTRL_DATA_reg[5]\(5 downto 0),
      \CTRL_DATA_reg[5]_1\(5 downto 0) => \CTRL_DATA_reg[5]_0\(5 downto 0),
      \CTRL_DATA_reg[5]_2\(5 downto 0) => \CTRL_DATA_reg[5]_1\(5 downto 0),
      \CTRL_DATA_reg[6]\(0) => ss_n_30,
      \CTRL_DATA_reg[9]\(0) => ss_n_8,
      CTRL_FIFO_RESET => CTRL_FIFO_RESET,
      CTRL_INC => CTRL_INC,
      CTRL_INC_reg_0 => cb_n_58,
      CTRL_INC_reg_1 => cb_n_59,
      CTRL_RESET => CTRL_RESET,
      CTRL_RESET_reg_0 => cb_n_60,
      CTRL_RESET_reg_1 => cb_n_61,
      CTRL_RESET_reg_2 => cb_n_62,
      CTRL_RESET_reg_3 => CTRL_RESET_i_1_n_0,
      CTRL_SAMPLEINFIRSTBIT_i => CTRL_SAMPLEINFIRSTBIT_i,
      CTRL_SAMPLEINFIRSTBIT_i_reg_0 => \CTRL_SAMPLEINFIRSTBIT[0]_i_1_n_0\,
      CTRL_SAMPLEINLASTBIT_i => CTRL_SAMPLEINLASTBIT_i,
      CTRL_SAMPLEINLASTBIT_i_reg_0 => \compare_reg[9]_0\(0),
      CTRL_SAMPLEINLASTBIT_i_reg_1 => \compare_reg[8]_1\(0),
      CTRL_SAMPLEINLASTBIT_i_reg_10(1 downto 0) => CTRL_SAMPLEINLASTBIT_i_reg_7(1 downto 0),
      CTRL_SAMPLEINLASTBIT_i_reg_11 => CTRL_SAMPLEINLASTBIT_i_reg_8,
      CTRL_SAMPLEINLASTBIT_i_reg_12 => CTRL_SAMPLEINLASTBIT_i_reg_9,
      CTRL_SAMPLEINLASTBIT_i_reg_13 => CTRL_SAMPLEINLASTBIT_i_reg_10,
      CTRL_SAMPLEINLASTBIT_i_reg_14 => CTRL_SAMPLEINLASTBIT_i_reg_11,
      CTRL_SAMPLEINLASTBIT_i_reg_15 => CTRL_SAMPLEINLASTBIT_i_reg_12,
      CTRL_SAMPLEINLASTBIT_i_reg_16(1 downto 0) => CTRL_SAMPLEINLASTBIT_i_reg_13(1 downto 0),
      CTRL_SAMPLEINLASTBIT_i_reg_17 => CTRL_SAMPLEINLASTBIT_i_reg_14,
      CTRL_SAMPLEINLASTBIT_i_reg_18 => CTRL_SAMPLEINLASTBIT_i_reg_15,
      CTRL_SAMPLEINLASTBIT_i_reg_19 => CTRL_SAMPLEINLASTBIT_i_reg_16,
      CTRL_SAMPLEINLASTBIT_i_reg_2 => CTRL_SAMPLEINLASTBIT_i_reg,
      CTRL_SAMPLEINLASTBIT_i_reg_20 => CTRL_SAMPLEINLASTBIT_i_reg_17,
      CTRL_SAMPLEINLASTBIT_i_reg_21 => CTRL_SAMPLEINLASTBIT_i_reg_18,
      CTRL_SAMPLEINLASTBIT_i_reg_22(1 downto 0) => CTRL_SAMPLEINLASTBIT_i_reg_19(1 downto 0),
      CTRL_SAMPLEINLASTBIT_i_reg_23 => CTRL_SAMPLEINLASTBIT_i_reg_20,
      CTRL_SAMPLEINLASTBIT_i_reg_24 => CTRL_SAMPLEINLASTBIT_i_reg_21,
      CTRL_SAMPLEINLASTBIT_i_reg_25 => cb_n_54,
      CTRL_SAMPLEINLASTBIT_i_reg_26(1) => cb_n_55,
      CTRL_SAMPLEINLASTBIT_i_reg_26(0) => cb_n_56,
      CTRL_SAMPLEINLASTBIT_i_reg_27 => cb_n_64,
      CTRL_SAMPLEINLASTBIT_i_reg_28 => cb_n_65,
      CTRL_SAMPLEINLASTBIT_i_reg_29 => cb_n_66,
      CTRL_SAMPLEINLASTBIT_i_reg_3 => CTRL_SAMPLEINLASTBIT_i_reg_0,
      CTRL_SAMPLEINLASTBIT_i_reg_30 => \CTRL_SAMPLEINLASTBIT[0]_i_1_n_0\,
      CTRL_SAMPLEINLASTBIT_i_reg_4 => CTRL_SAMPLEINLASTBIT_i_reg_1,
      CTRL_SAMPLEINLASTBIT_i_reg_5 => CTRL_SAMPLEINLASTBIT_i_reg_2,
      CTRL_SAMPLEINLASTBIT_i_reg_6 => CTRL_SAMPLEINLASTBIT_i_reg_3,
      CTRL_SAMPLEINLASTBIT_i_reg_7 => CTRL_SAMPLEINLASTBIT_i_reg_4,
      CTRL_SAMPLEINLASTBIT_i_reg_8 => CTRL_SAMPLEINLASTBIT_i_reg_5,
      CTRL_SAMPLEINLASTBIT_i_reg_9 => CTRL_SAMPLEINLASTBIT_i_reg_6,
      CTRL_SAMPLEINOTHERBIT_i => CTRL_SAMPLEINOTHERBIT_i,
      CTRL_SAMPLEINOTHERBIT_i_reg_0 => cb_n_19,
      CTRL_SAMPLEINOTHERBIT_i_reg_1 => \CTRL_SAMPLEINOTHERBIT[0]_i_1_n_0\,
      D(9 downto 0) => edge_int(9 downto 0),
      DELAY_WREN_r_reg => DELAY_WREN_r_reg,
      \GenCntr_reg[0]_0\ => \GenCntr_reg[0]\,
      \GenCntr_reg[0]_1\ => \GenCntr_reg[0]_0\,
      \GenCntr_reg[0]_2\ => \GenCntr_reg[0]_1\,
      \GenCntr_reg[0]_3\ => \GenCntr_reg[0]_2\,
      \GenCntr_reg[1]_0\(0) => cb_n_71,
      \GenCntr_reg[3]_0\(2 downto 0) => \GenCntr_reg[3]\(2 downto 0),
      \GenCntr_reg[3]_1\(2 downto 0) => \GenCntr_reg[3]_0\(2 downto 0),
      \GenCntr_reg[3]_2\(2 downto 0) => \GenCntr_reg[3]_1\(2 downto 0),
      \GenCntr_reg[3]_3\(2 downto 0) => \GenCntr_reg[3]_2\(2 downto 0),
      Q(3) => cb_n_22,
      Q(2) => cb_n_23,
      Q(1) => cb_n_24,
      Q(0) => cb_n_25,
      REQ => REQ,
      S(1 downto 0) => S(1 downto 0),
      SAMPLEINFIRSTBIT => SAMPLEINFIRSTBIT,
      SAMPLEINFIRSTBIT20_out => SAMPLEINFIRSTBIT20_out,
      SAMPLEINFIRSTBIT36_out => SAMPLEINFIRSTBIT36_out,
      SAMPLEINFIRSTBIT4_out => SAMPLEINFIRSTBIT4_out,
      SAMPLEINFIRSTBIT59_out => SAMPLEINFIRSTBIT59_out,
      SAMPLEINLASTBIT => SAMPLEINLASTBIT,
      SAMPLEINLASTBIT19_out => SAMPLEINLASTBIT19_out,
      SAMPLEINLASTBIT35_out => SAMPLEINLASTBIT35_out,
      SAMPLEINLASTBIT3_out => SAMPLEINLASTBIT3_out,
      SAMPLEINLASTBIT60_out => SAMPLEINLASTBIT60_out,
      SAMPLEINOTHERBIT => SAMPLEINOTHERBIT,
      SAMPLEINOTHERBIT18_out => SAMPLEINOTHERBIT18_out,
      SAMPLEINOTHERBIT2_out => SAMPLEINOTHERBIT2_out,
      SAMPLEINOTHERBIT34_out => SAMPLEINOTHERBIT34_out,
      SAMPLEINOTHERBIT61_out => SAMPLEINOTHERBIT61_out,
      \alignstate_reg[1]_0\ => CTRL_BITSLIP_i_1_n_0,
      \alignstate_reg[2]_0\ => CTRL_SAMPLEINFIRSTBIT_i_i_1_n_0,
      \alignstate_reg[2]_1\ => CTRL_SAMPLEINLASTBIT_i_i_1_n_0,
      \alignstate_reg[2]_2\ => CTRL_SAMPLEINOTHERBIT_i_i_1_n_0,
      \alignstate_reg[3]_0\ => CTRL_INC_i_1_n_0,
      \alignstate_reg[3]_1\ => CTRL_CE_i_1_n_0,
      busy_align_i => busy_align_i,
      edge_int_or => edge_int_or,
      edge_int_or_reg_0 => edge_int_or_i_1_n_0,
      edge_tmp => edge_tmp,
      end_handshake => end_handshake,
      \handshakestate_reg[0]_0\ => cb_n_4,
      \handshakestate_reg[0]_1\ => cb_n_72,
      \handshakestate_reg[0]_2\ => cb_n_73,
      \selector_reg[0]_0\ => cb_n_5,
      \serdesseqstate_reg[0]_0\(0) => p_0_in22_in,
      \serdesseqstate_reg[0]_1\ => cb_n_69,
      \serdesseqstate_reg[0]_2\ => cb_n_70,
      \slv_reg4_reg[0]_rep__4\(0) => \slv_reg4_reg[0]_rep__4\(0),
      \slv_reg4_reg[0]_rep__6\(2 downto 0) => \slv_reg4_reg[0]_rep__6\(2 downto 0),
      \slv_reg4_reg[2]\ => ALIGN_BUSY_i_1_n_0,
      \slv_reg4_reg[2]_0\ => CTRL_FIFO_RESET_i_1_n_0,
      \slv_reg4_reg[2]_1\(1 downto 0) => \slv_reg4_reg[2]\(1 downto 0),
      \slv_reg5_reg[9]\(9 downto 0) => \slv_reg5_reg[9]\(9 downto 0),
      \slv_reg6_reg[9]\(9 downto 0) => \slv_reg6_reg[9]\(9 downto 0),
      start_align_i => start_align_i,
      start_align_i_reg_0 => busy_align_i_i_1_n_0,
      start_handshake_reg_0 => edge_tmp_i_1_n_0,
      vita_clk => vita_clk
    );
edge_int_or_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => edge_int_or,
      I1 => cb_n_4,
      I2 => edge_tmp0,
      O => edge_int_or_i_1_n_0
    );
edge_tmp_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => edge_tmp0,
      I1 => cb_n_4,
      O => edge_tmp_i_1_n_0
    );
im: entity work.design_1_onsemi_vita_cam_0_0_iserdes_mux_9
     port map (
      AR(1) => AS(0),
      AR(0) => \slv_reg4_reg[0]_rep__6\(2),
      CLKDIV => CLKDIV,
      D(9) => \iserdesgen[0].ic_n_0\,
      D(8) => \iserdesgen[0].ic_n_1\,
      D(7) => \iserdesgen[0].ic_n_2\,
      D(6) => \iserdesgen[0].ic_n_3\,
      D(5) => \iserdesgen[0].ic_n_4\,
      D(4) => \iserdesgen[0].ic_n_5\,
      D(3) => \iserdesgen[0].ic_n_6\,
      D(2) => \iserdesgen[0].ic_n_7\,
      D(1) => \iserdesgen[0].ic_n_8\,
      D(0) => \iserdesgen[0].ic_n_9\,
      IODELAY_CE => SYNC_CE,
      IODELAY_INC => SYNC_INC,
      ISERDES_BITSLIP => SYNC_BITSLIP,
      Q(9 downto 0) => ISERDES_DATA(9 downto 0),
      SYNC_RESET => SYNC_RESET,
      \nomuxgen.SYNC_DATA_reg[0]_0\ => im_n_0,
      \nomuxgen.SYNC_DATA_reg[0]_1\ => im_n_1,
      \nomuxgen.SYNC_DATA_reg[0]_2\ => im_n_2,
      \nomuxgen.SYNC_DATA_reg[0]_3\ => im_n_3
    );
\iserdesgen[0].ic\: entity work.design_1_onsemi_vita_cam_0_0_iserdes_core_10
     port map (
      CLK => CLK,
      CLKB => CLKB,
      CLKDIV => CLKDIV,
      D(9) => \iserdesgen[0].ic_n_0\,
      D(8) => \iserdesgen[0].ic_n_1\,
      D(7) => \iserdesgen[0].ic_n_2\,
      D(6) => \iserdesgen[0].ic_n_3\,
      D(5) => \iserdesgen[0].ic_n_4\,
      D(4) => \iserdesgen[0].ic_n_5\,
      D(3) => \iserdesgen[0].ic_n_6\,
      D(2) => \iserdesgen[0].ic_n_7\,
      D(1) => \iserdesgen[0].ic_n_8\,
      D(0) => \iserdesgen[0].ic_n_9\,
      FIFO_RESET => FIFO_RESET,
      FIFO_WREN(0) => FIFO_WREN_SYNC,
      PAR_DATAIN(9 downto 0) => PAR_DATAIN(9 downto 0),
      Q(0) => Q(0),
      io_vita_data_n(0) => io_vita_data_n(0),
      io_vita_data_p(0) => io_vita_data_p(0),
      \nomuxgen.IODELAY_CE_reg[0]\ => im_n_2,
      \nomuxgen.IODELAY_INC_reg[0]\ => im_n_1,
      \nomuxgen.IODELAY_ISERDES_RESET_reg[0]\ => im_n_0,
      \nomuxgen.ISERDES_BITSLIP_reg[0]\ => im_n_3,
      \out\ => \out\,
      vita_clk => vita_clk
    );
ss: entity work.design_1_onsemi_vita_cam_0_0_iserdes_sync_11
     port map (
      ACK => ACK,
      AR(1) => AS(0),
      AR(0) => \slv_reg4_reg[0]_rep__6\(2),
      CLKDIV => CLKDIV,
      CO(0) => eqOp18_in,
      CTRL_BITSLIP => CTRL_BITSLIP,
      CTRL_CE => CTRL_CE,
      \CTRL_DATA_reg[9]_0\ => ss_n_36,
      CTRL_FIFO_RESET => CTRL_FIFO_RESET,
      CTRL_INC => CTRL_INC,
      CTRL_RESET_reg => IODELAY_ISERDES_RESET_i_1_n_0,
      CTRL_SAMPLEINLASTBIT_i_reg(0) => ss_n_30,
      D(0) => ss_n_6,
      DELAY_WREN_c => DELAY_WREN_c,
      E(0) => E(0),
      FIFO_RESET => FIFO_RESET,
      FIFO_WREN(0) => FIFO_WREN_SYNC,
      FIFO_WREN_c => FIFO_WREN_c,
      FIFO_WREN_r => FIFO_WREN_r,
      \FSM_sequential_syncstate_reg[1]_0\(0) => p_0_in,
      \GenCntr_reg[1]\(0) => ss_n_8,
      IODELAY_CE => SYNC_CE,
      IODELAY_INC => SYNC_INC,
      ISERDES_BITSLIP => SYNC_BITSLIP,
      Q(9 downto 0) => CTRL_DATA_0(9 downto 0),
      REQ => REQ,
      SAMPLEINFIRSTBIT20_out => SAMPLEINFIRSTBIT20_out,
      SYNC_RESET => SYNC_RESET,
      \WaitCntr_reg[2]_0\ => Ack_int_i_1_n_0,
      \compare_reg[0][9]\ => cb_n_64,
      \compare_reg[1][9]\ => cb_n_66,
      \compare_reg[2][9]\ => cb_n_65,
      \edge_init_reg[9]\(9 downto 0) => edge_int(9 downto 0),
      \edge_init_reg[9]_0\(0) => cb_n_71,
      edge_tmp => edge_tmp,
      edge_tmp0 => edge_tmp0,
      \nomuxgen.SYNC_DATA_reg[9]\(9 downto 0) => ISERDES_DATA(9 downto 0),
      \out\(1) => ss_n_33,
      \out\(0) => ss_n_34,
      p_1_in => p_1_in,
      \slv_reg4_reg[0]_rep\ => \slv_reg4_reg[0]_rep\,
      \slv_reg4_reg[0]_rep__1\(1 downto 0) => \slv_reg4_reg[0]_rep__6\(1 downto 0),
      \slv_reg4_reg[0]_rep__2\(1 downto 0) => AR(1 downto 0),
      \slv_reg5_reg[9]\(9 downto 0) => \slv_reg5_reg[9]\(9 downto 0),
      \syncdatastate_reg[1]_0\(0) => \CTRL_DATA[9]_i_1_n_0\,
      vita_clk => vita_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_iserdes_datadeser_2 is
  port (
    PAR_DATAIN : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \out\ : out STD_LOGIC;
    ALIGN_BUSY5_out : out STD_LOGIC;
    SAMPLEINOTHERBIT2_out : out STD_LOGIC;
    SAMPLEINLASTBIT3_out : out STD_LOGIC;
    SAMPLEINFIRSTBIT4_out : out STD_LOGIC;
    CTRL_SAMPLEINFIRSTBIT_i_reg : out STD_LOGIC_VECTOR ( 2 downto 0 );
    CTRL_DATA : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \axi_rdata_reg[9]\ : out STD_LOGIC;
    CTRL_SAMPLEINLASTBIT_i_reg : out STD_LOGIC;
    io_vita_data_p : in STD_LOGIC_VECTOR ( 0 to 0 );
    io_vita_data_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLKDIV : in STD_LOGIC;
    CLK : in STD_LOGIC;
    CLKB : in STD_LOGIC;
    vita_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg4_reg[0]_rep__6\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \slv_reg4_reg[0]_rep__4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg4_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \slv_reg5_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \axi_araddr_reg[5]\ : in STD_LOGIC;
    \axi_araddr_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_araddr_reg[5]_0\ : in STD_LOGIC;
    \axi_araddr_reg[5]_1\ : in STD_LOGIC;
    axi_rvalid_reg : in STD_LOGIC;
    \slv_reg6_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \compare_reg[9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \compare_reg[8]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \compare_reg[2][9]\ : in STD_LOGIC;
    \compare_reg[0][9]\ : in STD_LOGIC;
    \compare_reg[1][9]\ : in STD_LOGIC;
    \CTRL_DATA_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \compare_reg[7][9]\ : in STD_LOGIC;
    \compare_reg[3][9]\ : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    FIFO_WREN_r : in STD_LOGIC;
    DELAY_WREN_c : in STD_LOGIC;
    FIFO_WREN_c : in STD_LOGIC;
    \slv_reg4_reg[0]_rep\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_iserdes_datadeser_2 : entity is "iserdes_datadeser";
end design_1_onsemi_vita_cam_0_0_iserdes_datadeser_2;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_iserdes_datadeser_2 is
  signal ACK : STD_LOGIC;
  signal \^align_busy5_out\ : STD_LOGIC;
  signal ALIGN_BUSY_i_1_n_0 : STD_LOGIC;
  signal Ack_int_i_1_n_0 : STD_LOGIC;
  signal CTRL_BITSLIP : STD_LOGIC;
  signal CTRL_BITSLIP_i_1_n_0 : STD_LOGIC;
  signal CTRL_CE : STD_LOGIC;
  signal CTRL_CE_i_1_n_0 : STD_LOGIC;
  signal \^ctrl_data\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \CTRL_DATA[9]_i_1_n_0\ : STD_LOGIC;
  signal CTRL_DATA_0 : STD_LOGIC_VECTOR ( 9 downto 6 );
  signal CTRL_FIFO_RESET : STD_LOGIC;
  signal CTRL_FIFO_RESET_i_1_n_0 : STD_LOGIC;
  signal CTRL_INC : STD_LOGIC;
  signal CTRL_INC_i_1_n_0 : STD_LOGIC;
  signal CTRL_RESET : STD_LOGIC;
  signal CTRL_RESET_i_1_n_0 : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT[0]_i_1_n_0\ : STD_LOGIC;
  signal CTRL_SAMPLEINFIRSTBIT_i : STD_LOGIC;
  signal CTRL_SAMPLEINFIRSTBIT_i_i_1_n_0 : STD_LOGIC;
  signal \^ctrl_sampleinfirstbit_i_reg\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \CTRL_SAMPLEINLASTBIT[0]_i_1_n_0\ : STD_LOGIC;
  signal CTRL_SAMPLEINLASTBIT_i : STD_LOGIC;
  signal CTRL_SAMPLEINLASTBIT_i_i_1_n_0 : STD_LOGIC;
  signal \CTRL_SAMPLEINOTHERBIT[0]_i_1_n_0\ : STD_LOGIC;
  signal CTRL_SAMPLEINOTHERBIT_i : STD_LOGIC;
  signal CTRL_SAMPLEINOTHERBIT_i_i_1_n_0 : STD_LOGIC;
  signal FIFO_RESET : STD_LOGIC;
  signal FIFO_WREN_SYNC : STD_LOGIC;
  signal IODELAY_ISERDES_RESET_i_1_n_0 : STD_LOGIC;
  signal ISERDES_DATA : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal REQ : STD_LOGIC;
  signal REQ_i_1_n_0 : STD_LOGIC;
  signal \^sampleinfirstbit4_out\ : STD_LOGIC;
  signal \^sampleinlastbit3_out\ : STD_LOGIC;
  signal \^sampleinotherbit2_out\ : STD_LOGIC;
  signal SYNC_BITSLIP : STD_LOGIC;
  signal SYNC_CE : STD_LOGIC;
  signal SYNC_INC : STD_LOGIC;
  signal SYNC_RESET : STD_LOGIC;
  signal busy_align_i : STD_LOGIC;
  signal busy_align_i_i_1_n_0 : STD_LOGIC;
  signal cb_n_17 : STD_LOGIC;
  signal cb_n_2 : STD_LOGIC;
  signal cb_n_20 : STD_LOGIC;
  signal cb_n_21 : STD_LOGIC;
  signal cb_n_22 : STD_LOGIC;
  signal cb_n_23 : STD_LOGIC;
  signal cb_n_25 : STD_LOGIC;
  signal cb_n_29 : STD_LOGIC;
  signal cb_n_3 : STD_LOGIC;
  signal cb_n_30 : STD_LOGIC;
  signal cb_n_31 : STD_LOGIC;
  signal cb_n_32 : STD_LOGIC;
  signal cb_n_33 : STD_LOGIC;
  signal cb_n_34 : STD_LOGIC;
  signal cb_n_37 : STD_LOGIC;
  signal cb_n_39 : STD_LOGIC;
  signal cb_n_40 : STD_LOGIC;
  signal cb_n_41 : STD_LOGIC;
  signal cb_n_42 : STD_LOGIC;
  signal cb_n_43 : STD_LOGIC;
  signal edge_int : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal edge_int_or : STD_LOGIC;
  signal edge_int_or_i_1_n_0 : STD_LOGIC;
  signal edge_tmp : STD_LOGIC;
  signal edge_tmp0 : STD_LOGIC;
  signal edge_tmp_i_1_n_0 : STD_LOGIC;
  signal end_handshake : STD_LOGIC;
  signal eqOp18_in : STD_LOGIC;
  signal im_n_0 : STD_LOGIC;
  signal im_n_1 : STD_LOGIC;
  signal im_n_2 : STD_LOGIC;
  signal im_n_3 : STD_LOGIC;
  signal \iserdesgen[0].ic_n_0\ : STD_LOGIC;
  signal \iserdesgen[0].ic_n_1\ : STD_LOGIC;
  signal \iserdesgen[0].ic_n_2\ : STD_LOGIC;
  signal \iserdesgen[0].ic_n_3\ : STD_LOGIC;
  signal \iserdesgen[0].ic_n_4\ : STD_LOGIC;
  signal \iserdesgen[0].ic_n_5\ : STD_LOGIC;
  signal \iserdesgen[0].ic_n_6\ : STD_LOGIC;
  signal \iserdesgen[0].ic_n_7\ : STD_LOGIC;
  signal \iserdesgen[0].ic_n_8\ : STD_LOGIC;
  signal \iserdesgen[0].ic_n_9\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in22_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal ss_n_30 : STD_LOGIC;
  signal ss_n_33 : STD_LOGIC;
  signal ss_n_34 : STD_LOGIC;
  signal ss_n_36 : STD_LOGIC;
  signal ss_n_6 : STD_LOGIC;
  signal ss_n_8 : STD_LOGIC;
  signal start_align_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of edge_int_or_i_1 : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of edge_tmp_i_1 : label is "soft_lutpair294";
begin
  ALIGN_BUSY5_out <= \^align_busy5_out\;
  CTRL_DATA(5 downto 0) <= \^ctrl_data\(5 downto 0);
  CTRL_SAMPLEINFIRSTBIT_i_reg(2 downto 0) <= \^ctrl_sampleinfirstbit_i_reg\(2 downto 0);
  SAMPLEINFIRSTBIT4_out <= \^sampleinfirstbit4_out\;
  SAMPLEINLASTBIT3_out <= \^sampleinlastbit3_out\;
  SAMPLEINOTHERBIT2_out <= \^sampleinotherbit2_out\;
ALIGN_BUSY_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFFFFF000A000A"
    )
        port map (
      I0 => \slv_reg4_reg[2]\(1),
      I1 => busy_align_i,
      I2 => cb_n_40,
      I3 => cb_n_39,
      I4 => p_0_in22_in,
      I5 => \^align_busy5_out\,
      O => ALIGN_BUSY_i_1_n_0
    );
Ack_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCF0808"
    )
        port map (
      I0 => p_1_in,
      I1 => ss_n_34,
      I2 => ss_n_33,
      I3 => p_0_in,
      I4 => ss_n_6,
      O => Ack_int_i_1_n_0
    );
CTRL_BITSLIP_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74FF7400"
    )
        port map (
      I0 => cb_n_22,
      I1 => cb_n_23,
      I2 => end_handshake,
      I3 => cb_n_37,
      I4 => CTRL_BITSLIP,
      O => CTRL_BITSLIP_i_1_n_0
    );
CTRL_CE_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAFFFFAABA0000"
    )
        port map (
      I0 => cb_n_31,
      I1 => cb_n_29,
      I2 => cb_n_20,
      I3 => cb_n_21,
      I4 => cb_n_34,
      I5 => CTRL_CE,
      O => CTRL_CE_i_1_n_0
    );
\CTRL_DATA[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ss_n_36,
      I1 => REQ,
      O => \CTRL_DATA[9]_i_1_n_0\
    );
CTRL_FIFO_RESET_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFFFFF000A000A"
    )
        port map (
      I0 => \slv_reg4_reg[2]\(1),
      I1 => busy_align_i,
      I2 => cb_n_40,
      I3 => cb_n_39,
      I4 => p_0_in22_in,
      I5 => CTRL_FIFO_RESET,
      O => CTRL_FIFO_RESET_i_1_n_0
    );
CTRL_INC_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF04FFFFFF040000"
    )
        port map (
      I0 => cb_n_30,
      I1 => cb_n_20,
      I2 => cb_n_21,
      I3 => cb_n_31,
      I4 => cb_n_34,
      I5 => CTRL_INC,
      O => CTRL_INC_i_1_n_0
    );
CTRL_RESET_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => cb_n_32,
      I1 => cb_n_33,
      I2 => cb_n_34,
      I3 => CTRL_RESET,
      O => CTRL_RESET_i_1_n_0
    );
\CTRL_SAMPLEINFIRSTBIT[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => CTRL_SAMPLEINFIRSTBIT_i,
      I1 => cb_n_3,
      I2 => cb_n_39,
      I3 => cb_n_40,
      I4 => busy_align_i,
      I5 => \^sampleinfirstbit4_out\,
      O => \CTRL_SAMPLEINFIRSTBIT[0]_i_1_n_0\
    );
CTRL_SAMPLEINFIRSTBIT_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800FFFF08000000"
    )
        port map (
      I0 => cb_n_25,
      I1 => cb_n_21,
      I2 => \^ctrl_sampleinfirstbit_i_reg\(0),
      I3 => \^ctrl_sampleinfirstbit_i_reg\(2),
      I4 => CTRL_SAMPLEINOTHERBIT_i,
      I5 => CTRL_SAMPLEINFIRSTBIT_i,
      O => CTRL_SAMPLEINFIRSTBIT_i_i_1_n_0
    );
\CTRL_SAMPLEINLASTBIT[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => CTRL_SAMPLEINLASTBIT_i,
      I1 => cb_n_3,
      I2 => cb_n_39,
      I3 => cb_n_40,
      I4 => busy_align_i,
      I5 => \^sampleinlastbit3_out\,
      O => \CTRL_SAMPLEINLASTBIT[0]_i_1_n_0\
    );
CTRL_SAMPLEINLASTBIT_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80000000"
    )
        port map (
      I0 => cb_n_25,
      I1 => cb_n_21,
      I2 => \^ctrl_sampleinfirstbit_i_reg\(2),
      I3 => \^ctrl_sampleinfirstbit_i_reg\(0),
      I4 => CTRL_SAMPLEINOTHERBIT_i,
      I5 => CTRL_SAMPLEINLASTBIT_i,
      O => CTRL_SAMPLEINLASTBIT_i_i_1_n_0
    );
\CTRL_SAMPLEINOTHERBIT[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => cb_n_17,
      I1 => cb_n_3,
      I2 => cb_n_39,
      I3 => cb_n_40,
      I4 => busy_align_i,
      I5 => \^sampleinotherbit2_out\,
      O => \CTRL_SAMPLEINOTHERBIT[0]_i_1_n_0\
    );
CTRL_SAMPLEINOTHERBIT_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF2A00"
    )
        port map (
      I0 => cb_n_21,
      I1 => \^ctrl_sampleinfirstbit_i_reg\(2),
      I2 => cb_n_25,
      I3 => CTRL_SAMPLEINOTHERBIT_i,
      I4 => cb_n_17,
      O => CTRL_SAMPLEINOTHERBIT_i_i_1_n_0
    );
IODELAY_ISERDES_RESET_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => CTRL_RESET,
      I1 => p_0_in,
      I2 => ss_n_34,
      I3 => ss_n_33,
      I4 => SYNC_RESET,
      O => IODELAY_ISERDES_RESET_i_1_n_0
    );
REQ_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF770030"
    )
        port map (
      I0 => ACK,
      I1 => cb_n_42,
      I2 => cb_n_2,
      I3 => cb_n_43,
      I4 => REQ,
      O => REQ_i_1_n_0
    );
busy_align_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => start_align_i,
      I1 => cb_n_20,
      I2 => cb_n_21,
      I3 => cb_n_23,
      I4 => cb_n_22,
      I5 => busy_align_i,
      O => busy_align_i_i_1_n_0
    );
cb: entity work.design_1_onsemi_vita_cam_0_0_iserdes_control_4
     port map (
      ACK => ACK,
      ACK_reg => REQ_i_1_n_0,
      ALIGN_BUSY5_out => \^align_busy5_out\,
      AR(0) => AR(0),
      AS(0) => AS(0),
      CO(0) => eqOp18_in,
      CTRL_BITSLIP => CTRL_BITSLIP,
      CTRL_BITSLIP_reg_0 => cb_n_37,
      CTRL_CE => CTRL_CE,
      CTRL_CE_reg_0 => cb_n_29,
      CTRL_DATA(9 downto 6) => CTRL_DATA_0(9 downto 6),
      CTRL_DATA(5 downto 0) => \^ctrl_data\(5 downto 0),
      \CTRL_DATA_reg[6]\(2) => ss_n_30,
      \CTRL_DATA_reg[6]\(1 downto 0) => \CTRL_DATA_reg[4]\(1 downto 0),
      CTRL_FIFO_RESET => CTRL_FIFO_RESET,
      CTRL_INC => CTRL_INC,
      CTRL_INC_reg_0 => cb_n_30,
      CTRL_INC_reg_1 => cb_n_31,
      CTRL_RESET => CTRL_RESET,
      CTRL_RESET_reg_0 => cb_n_32,
      CTRL_RESET_reg_1 => cb_n_33,
      CTRL_RESET_reg_2 => cb_n_34,
      CTRL_RESET_reg_3 => CTRL_RESET_i_1_n_0,
      CTRL_SAMPLEINFIRSTBIT_i => CTRL_SAMPLEINFIRSTBIT_i,
      CTRL_SAMPLEINFIRSTBIT_i_reg_0(2 downto 0) => \^ctrl_sampleinfirstbit_i_reg\(2 downto 0),
      CTRL_SAMPLEINFIRSTBIT_i_reg_1 => \CTRL_SAMPLEINFIRSTBIT[0]_i_1_n_0\,
      CTRL_SAMPLEINLASTBIT_i => CTRL_SAMPLEINLASTBIT_i,
      CTRL_SAMPLEINLASTBIT_i_reg_0 => cb_n_25,
      CTRL_SAMPLEINLASTBIT_i_reg_1 => CTRL_SAMPLEINLASTBIT_i_reg,
      CTRL_SAMPLEINLASTBIT_i_reg_2 => \CTRL_SAMPLEINLASTBIT[0]_i_1_n_0\,
      CTRL_SAMPLEINOTHERBIT_i => CTRL_SAMPLEINOTHERBIT_i,
      CTRL_SAMPLEINOTHERBIT_i_reg_0 => cb_n_17,
      CTRL_SAMPLEINOTHERBIT_i_reg_1 => \CTRL_SAMPLEINOTHERBIT[0]_i_1_n_0\,
      D(9 downto 0) => edge_int(9 downto 0),
      \GenCntr_reg[1]_0\(0) => cb_n_41,
      Q(3) => cb_n_20,
      Q(2) => cb_n_21,
      Q(1) => cb_n_22,
      Q(0) => cb_n_23,
      REQ => REQ,
      S(0) => ss_n_8,
      SAMPLEINFIRSTBIT4_out => \^sampleinfirstbit4_out\,
      SAMPLEINLASTBIT3_out => \^sampleinlastbit3_out\,
      SAMPLEINOTHERBIT2_out => \^sampleinotherbit2_out\,
      \alignstate_reg[1]_0\ => CTRL_BITSLIP_i_1_n_0,
      \alignstate_reg[2]_0\ => CTRL_SAMPLEINFIRSTBIT_i_i_1_n_0,
      \alignstate_reg[2]_1\ => CTRL_SAMPLEINLASTBIT_i_i_1_n_0,
      \alignstate_reg[2]_2\ => CTRL_SAMPLEINOTHERBIT_i_i_1_n_0,
      \alignstate_reg[3]_0\ => CTRL_INC_i_1_n_0,
      \alignstate_reg[3]_1\ => CTRL_CE_i_1_n_0,
      \axi_araddr_reg[5]\ => \axi_araddr_reg[5]\,
      \axi_araddr_reg[5]_0\ => \axi_araddr_reg[5]_0\,
      \axi_araddr_reg[5]_1\ => \axi_araddr_reg[5]_1\,
      \axi_araddr_reg[7]\(1 downto 0) => \axi_araddr_reg[7]\(1 downto 0),
      \axi_rdata_reg[9]\ => \axi_rdata_reg[9]\,
      axi_rvalid_reg => axi_rvalid_reg,
      busy_align_i => busy_align_i,
      \compare_reg[3][9]\ => \compare_reg[3][9]\,
      \compare_reg[7][9]\ => \compare_reg[7][9]\,
      \compare_reg[8]_1\(0) => \compare_reg[8]_1\(0),
      \compare_reg[9]_0\(0) => \compare_reg[9]_0\(0),
      edge_int_or => edge_int_or,
      edge_int_or_reg_0 => edge_int_or_i_1_n_0,
      edge_tmp => edge_tmp,
      end_handshake => end_handshake,
      \handshakestate_reg[0]_0\ => cb_n_2,
      \handshakestate_reg[0]_1\ => cb_n_42,
      \handshakestate_reg[0]_2\ => cb_n_43,
      \selector_reg[0]_0\ => cb_n_3,
      \serdesseqstate_reg[0]_0\(0) => p_0_in22_in,
      \serdesseqstate_reg[0]_1\ => cb_n_39,
      \serdesseqstate_reg[0]_2\ => cb_n_40,
      \slv_reg4_reg[0]_rep__4\(0) => \slv_reg4_reg[0]_rep__4\(0),
      \slv_reg4_reg[0]_rep__6\(2 downto 0) => \slv_reg4_reg[0]_rep__6\(2 downto 0),
      \slv_reg4_reg[2]\ => ALIGN_BUSY_i_1_n_0,
      \slv_reg4_reg[2]_0\ => CTRL_FIFO_RESET_i_1_n_0,
      \slv_reg4_reg[2]_1\(1 downto 0) => \slv_reg4_reg[2]\(1 downto 0),
      \slv_reg6_reg[9]\(9 downto 0) => \slv_reg6_reg[9]\(9 downto 0),
      start_align_i => start_align_i,
      start_align_i_reg_0 => busy_align_i_i_1_n_0,
      start_handshake_reg_0 => edge_tmp_i_1_n_0,
      vita_clk => vita_clk
    );
edge_int_or_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => edge_int_or,
      I1 => cb_n_2,
      I2 => edge_tmp0,
      O => edge_int_or_i_1_n_0
    );
edge_tmp_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => edge_tmp0,
      I1 => cb_n_2,
      O => edge_tmp_i_1_n_0
    );
im: entity work.design_1_onsemi_vita_cam_0_0_iserdes_mux_5
     port map (
      AR(1) => AS(0),
      AR(0) => \slv_reg4_reg[0]_rep__6\(2),
      CLKDIV => CLKDIV,
      D(9) => \iserdesgen[0].ic_n_0\,
      D(8) => \iserdesgen[0].ic_n_1\,
      D(7) => \iserdesgen[0].ic_n_2\,
      D(6) => \iserdesgen[0].ic_n_3\,
      D(5) => \iserdesgen[0].ic_n_4\,
      D(4) => \iserdesgen[0].ic_n_5\,
      D(3) => \iserdesgen[0].ic_n_6\,
      D(2) => \iserdesgen[0].ic_n_7\,
      D(1) => \iserdesgen[0].ic_n_8\,
      D(0) => \iserdesgen[0].ic_n_9\,
      IODELAY_CE => SYNC_CE,
      IODELAY_INC => SYNC_INC,
      ISERDES_BITSLIP => SYNC_BITSLIP,
      Q(9 downto 0) => ISERDES_DATA(9 downto 0),
      SYNC_RESET => SYNC_RESET,
      \nomuxgen.SYNC_DATA_reg[0]_0\ => im_n_0,
      \nomuxgen.SYNC_DATA_reg[0]_1\ => im_n_1,
      \nomuxgen.SYNC_DATA_reg[0]_2\ => im_n_2,
      \nomuxgen.SYNC_DATA_reg[0]_3\ => im_n_3
    );
\iserdesgen[0].ic\: entity work.design_1_onsemi_vita_cam_0_0_iserdes_core_6
     port map (
      CLK => CLK,
      CLKB => CLKB,
      CLKDIV => CLKDIV,
      D(9) => \iserdesgen[0].ic_n_0\,
      D(8) => \iserdesgen[0].ic_n_1\,
      D(7) => \iserdesgen[0].ic_n_2\,
      D(6) => \iserdesgen[0].ic_n_3\,
      D(5) => \iserdesgen[0].ic_n_4\,
      D(4) => \iserdesgen[0].ic_n_5\,
      D(3) => \iserdesgen[0].ic_n_6\,
      D(2) => \iserdesgen[0].ic_n_7\,
      D(1) => \iserdesgen[0].ic_n_8\,
      D(0) => \iserdesgen[0].ic_n_9\,
      FIFO_RESET => FIFO_RESET,
      FIFO_WREN(0) => FIFO_WREN_SYNC,
      PAR_DATAIN(9 downto 0) => PAR_DATAIN(9 downto 0),
      Q(0) => Q(0),
      io_vita_data_n(0) => io_vita_data_n(0),
      io_vita_data_p(0) => io_vita_data_p(0),
      \nomuxgen.IODELAY_CE_reg[0]\ => im_n_2,
      \nomuxgen.IODELAY_INC_reg[0]\ => im_n_1,
      \nomuxgen.IODELAY_ISERDES_RESET_reg[0]\ => im_n_0,
      \nomuxgen.ISERDES_BITSLIP_reg[0]\ => im_n_3,
      \out\ => \out\,
      vita_clk => vita_clk
    );
ss: entity work.design_1_onsemi_vita_cam_0_0_iserdes_sync_7
     port map (
      ACK => ACK,
      AR(1) => AS(0),
      AR(0) => \slv_reg4_reg[0]_rep__6\(2),
      CLKDIV => CLKDIV,
      CO(0) => eqOp18_in,
      CTRL_BITSLIP => CTRL_BITSLIP,
      CTRL_CE => CTRL_CE,
      \CTRL_DATA_reg[9]_0\ => ss_n_36,
      CTRL_FIFO_RESET => CTRL_FIFO_RESET,
      CTRL_INC => CTRL_INC,
      CTRL_RESET_reg => IODELAY_ISERDES_RESET_i_1_n_0,
      CTRL_SAMPLEINLASTBIT_i_reg(0) => ss_n_30,
      D(0) => ss_n_6,
      DELAY_WREN_c => DELAY_WREN_c,
      E(0) => E(0),
      FIFO_RESET => FIFO_RESET,
      FIFO_WREN(0) => FIFO_WREN_SYNC,
      FIFO_WREN_c => FIFO_WREN_c,
      FIFO_WREN_r => FIFO_WREN_r,
      \FSM_sequential_syncstate_reg[1]_0\(0) => p_0_in,
      IODELAY_CE => SYNC_CE,
      IODELAY_INC => SYNC_INC,
      ISERDES_BITSLIP => SYNC_BITSLIP,
      Q(9 downto 6) => CTRL_DATA_0(9 downto 6),
      Q(5 downto 0) => \^ctrl_data\(5 downto 0),
      REQ => REQ,
      S(0) => ss_n_8,
      SAMPLEINFIRSTBIT4_out => \^sampleinfirstbit4_out\,
      SYNC_RESET => SYNC_RESET,
      \WaitCntr_reg[2]_0\ => Ack_int_i_1_n_0,
      \compare_reg[0][9]\ => \compare_reg[0][9]\,
      \compare_reg[1][9]\ => \compare_reg[1][9]\,
      \compare_reg[2][9]\ => \compare_reg[2][9]\,
      \edge_init_reg[9]\(9 downto 0) => edge_int(9 downto 0),
      \edge_init_reg[9]_0\(0) => cb_n_41,
      edge_tmp => edge_tmp,
      edge_tmp0 => edge_tmp0,
      \nomuxgen.SYNC_DATA_reg[9]\(9 downto 0) => ISERDES_DATA(9 downto 0),
      \out\(1) => ss_n_33,
      \out\(0) => ss_n_34,
      p_1_in => p_1_in,
      \slv_reg4_reg[0]_rep\ => \slv_reg4_reg[0]_rep\,
      \slv_reg4_reg[0]_rep__1\(1 downto 0) => \slv_reg4_reg[0]_rep__6\(1 downto 0),
      \slv_reg4_reg[0]_rep__2\(0) => AR(0),
      \slv_reg5_reg[9]\(9 downto 0) => \slv_reg5_reg[9]\(9 downto 0),
      \syncdatastate_reg[1]_0\(0) => \CTRL_DATA[9]_i_1_n_0\,
      vita_clk => vita_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_iserdes_datadeser_3 is
  port (
    PAR_DATAIN : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \out\ : out STD_LOGIC;
    ALIGN_BUSY58_out : out STD_LOGIC;
    SAMPLEINOTHERBIT61_out : out STD_LOGIC;
    SAMPLEINLASTBIT60_out : out STD_LOGIC;
    SAMPLEINFIRSTBIT59_out : out STD_LOGIC;
    CTRL_SAMPLEINFIRSTBIT_i_reg : out STD_LOGIC_VECTOR ( 2 downto 0 );
    CTRL_DATA : out STD_LOGIC_VECTOR ( 5 downto 0 );
    CTRL_SAMPLEINLASTBIT_i_reg : out STD_LOGIC;
    io_vita_data_p : in STD_LOGIC_VECTOR ( 0 to 0 );
    io_vita_data_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLKDIV : in STD_LOGIC;
    CLK : in STD_LOGIC;
    CLKB : in STD_LOGIC;
    vita_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg4_reg[0]_rep__6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg4_reg[0]_rep\ : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \slv_reg4_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \slv_reg5_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \slv_reg6_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \compare_reg[9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \compare_reg[8]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \compare_reg[2][9]\ : in STD_LOGIC;
    \compare_reg[0][9]\ : in STD_LOGIC;
    \compare_reg[1][9]\ : in STD_LOGIC;
    \CTRL_DATA_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \compare_reg[7][9]\ : in STD_LOGIC;
    \compare_reg[3][9]\ : in STD_LOGIC;
    \slv_reg4_reg[0]_rep__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    FIFO_WREN_r : in STD_LOGIC;
    DELAY_WREN_c : in STD_LOGIC;
    FIFO_WREN_c : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_iserdes_datadeser_3 : entity is "iserdes_datadeser";
end design_1_onsemi_vita_cam_0_0_iserdes_datadeser_3;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_iserdes_datadeser_3 is
  signal ACK : STD_LOGIC;
  signal \^align_busy58_out\ : STD_LOGIC;
  signal ALIGN_BUSY_i_1_n_0 : STD_LOGIC;
  signal Ack_int_i_1_n_0 : STD_LOGIC;
  signal CTRL_BITSLIP : STD_LOGIC;
  signal CTRL_BITSLIP_i_1_n_0 : STD_LOGIC;
  signal CTRL_CE : STD_LOGIC;
  signal CTRL_CE_i_1_n_0 : STD_LOGIC;
  signal \^ctrl_data\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \CTRL_DATA[9]_i_1_n_0\ : STD_LOGIC;
  signal CTRL_DATA_0 : STD_LOGIC_VECTOR ( 9 downto 6 );
  signal CTRL_FIFO_RESET : STD_LOGIC;
  signal CTRL_FIFO_RESET_i_1_n_0 : STD_LOGIC;
  signal CTRL_INC : STD_LOGIC;
  signal CTRL_INC_i_1_n_0 : STD_LOGIC;
  signal CTRL_RESET : STD_LOGIC;
  signal CTRL_RESET_i_1_n_0 : STD_LOGIC;
  signal \CTRL_SAMPLEINFIRSTBIT[0]_i_1_n_0\ : STD_LOGIC;
  signal CTRL_SAMPLEINFIRSTBIT_i : STD_LOGIC;
  signal CTRL_SAMPLEINFIRSTBIT_i_i_1_n_0 : STD_LOGIC;
  signal \^ctrl_sampleinfirstbit_i_reg\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \CTRL_SAMPLEINLASTBIT[0]_i_1_n_0\ : STD_LOGIC;
  signal CTRL_SAMPLEINLASTBIT_i : STD_LOGIC;
  signal CTRL_SAMPLEINLASTBIT_i_i_1_n_0 : STD_LOGIC;
  signal \CTRL_SAMPLEINOTHERBIT[0]_i_1_n_0\ : STD_LOGIC;
  signal CTRL_SAMPLEINOTHERBIT_i : STD_LOGIC;
  signal CTRL_SAMPLEINOTHERBIT_i_i_1_n_0 : STD_LOGIC;
  signal FIFO_RESET : STD_LOGIC;
  signal FIFO_WREN_SYNC : STD_LOGIC;
  signal IODELAY_ISERDES_RESET_i_1_n_0 : STD_LOGIC;
  signal ISERDES_DATA : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal REQ : STD_LOGIC;
  signal REQ_i_1_n_0 : STD_LOGIC;
  signal \^sampleinfirstbit59_out\ : STD_LOGIC;
  signal \^sampleinlastbit60_out\ : STD_LOGIC;
  signal \^sampleinotherbit61_out\ : STD_LOGIC;
  signal SYNC_BITSLIP : STD_LOGIC;
  signal SYNC_CE : STD_LOGIC;
  signal SYNC_INC : STD_LOGIC;
  signal SYNC_RESET : STD_LOGIC;
  signal busy_align_i : STD_LOGIC;
  signal busy_align_i_i_1_n_0 : STD_LOGIC;
  signal cb_n_17 : STD_LOGIC;
  signal cb_n_2 : STD_LOGIC;
  signal cb_n_20 : STD_LOGIC;
  signal cb_n_21 : STD_LOGIC;
  signal cb_n_22 : STD_LOGIC;
  signal cb_n_23 : STD_LOGIC;
  signal cb_n_24 : STD_LOGIC;
  signal cb_n_28 : STD_LOGIC;
  signal cb_n_29 : STD_LOGIC;
  signal cb_n_3 : STD_LOGIC;
  signal cb_n_30 : STD_LOGIC;
  signal cb_n_31 : STD_LOGIC;
  signal cb_n_32 : STD_LOGIC;
  signal cb_n_33 : STD_LOGIC;
  signal cb_n_36 : STD_LOGIC;
  signal cb_n_38 : STD_LOGIC;
  signal cb_n_39 : STD_LOGIC;
  signal cb_n_40 : STD_LOGIC;
  signal cb_n_41 : STD_LOGIC;
  signal cb_n_42 : STD_LOGIC;
  signal edge_int : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal edge_int_or : STD_LOGIC;
  signal edge_int_or_i_1_n_0 : STD_LOGIC;
  signal edge_tmp : STD_LOGIC;
  signal edge_tmp0 : STD_LOGIC;
  signal edge_tmp_i_1_n_0 : STD_LOGIC;
  signal end_handshake : STD_LOGIC;
  signal eqOp18_in : STD_LOGIC;
  signal im_n_0 : STD_LOGIC;
  signal im_n_1 : STD_LOGIC;
  signal im_n_2 : STD_LOGIC;
  signal im_n_3 : STD_LOGIC;
  signal \iserdesgen[0].ic_n_0\ : STD_LOGIC;
  signal \iserdesgen[0].ic_n_1\ : STD_LOGIC;
  signal \iserdesgen[0].ic_n_2\ : STD_LOGIC;
  signal \iserdesgen[0].ic_n_3\ : STD_LOGIC;
  signal \iserdesgen[0].ic_n_4\ : STD_LOGIC;
  signal \iserdesgen[0].ic_n_5\ : STD_LOGIC;
  signal \iserdesgen[0].ic_n_6\ : STD_LOGIC;
  signal \iserdesgen[0].ic_n_7\ : STD_LOGIC;
  signal \iserdesgen[0].ic_n_8\ : STD_LOGIC;
  signal \iserdesgen[0].ic_n_9\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in22_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal ss_n_30 : STD_LOGIC;
  signal ss_n_33 : STD_LOGIC;
  signal ss_n_34 : STD_LOGIC;
  signal ss_n_36 : STD_LOGIC;
  signal ss_n_6 : STD_LOGIC;
  signal ss_n_8 : STD_LOGIC;
  signal start_align_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of edge_int_or_i_1 : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of edge_tmp_i_1 : label is "soft_lutpair347";
begin
  ALIGN_BUSY58_out <= \^align_busy58_out\;
  CTRL_DATA(5 downto 0) <= \^ctrl_data\(5 downto 0);
  CTRL_SAMPLEINFIRSTBIT_i_reg(2 downto 0) <= \^ctrl_sampleinfirstbit_i_reg\(2 downto 0);
  SAMPLEINFIRSTBIT59_out <= \^sampleinfirstbit59_out\;
  SAMPLEINLASTBIT60_out <= \^sampleinlastbit60_out\;
  SAMPLEINOTHERBIT61_out <= \^sampleinotherbit61_out\;
ALIGN_BUSY_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFFFFF000A000A"
    )
        port map (
      I0 => \slv_reg4_reg[2]\(1),
      I1 => busy_align_i,
      I2 => cb_n_39,
      I3 => cb_n_38,
      I4 => p_0_in22_in,
      I5 => \^align_busy58_out\,
      O => ALIGN_BUSY_i_1_n_0
    );
Ack_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCF0808"
    )
        port map (
      I0 => p_1_in,
      I1 => ss_n_34,
      I2 => ss_n_33,
      I3 => p_0_in,
      I4 => ss_n_6,
      O => Ack_int_i_1_n_0
    );
CTRL_BITSLIP_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74FF7400"
    )
        port map (
      I0 => cb_n_22,
      I1 => cb_n_23,
      I2 => end_handshake,
      I3 => cb_n_36,
      I4 => CTRL_BITSLIP,
      O => CTRL_BITSLIP_i_1_n_0
    );
CTRL_CE_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAFFFFAABA0000"
    )
        port map (
      I0 => cb_n_30,
      I1 => cb_n_28,
      I2 => cb_n_20,
      I3 => cb_n_21,
      I4 => cb_n_33,
      I5 => CTRL_CE,
      O => CTRL_CE_i_1_n_0
    );
\CTRL_DATA[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ss_n_36,
      I1 => REQ,
      O => \CTRL_DATA[9]_i_1_n_0\
    );
CTRL_FIFO_RESET_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFFFFF000A000A"
    )
        port map (
      I0 => \slv_reg4_reg[2]\(1),
      I1 => busy_align_i,
      I2 => cb_n_39,
      I3 => cb_n_38,
      I4 => p_0_in22_in,
      I5 => CTRL_FIFO_RESET,
      O => CTRL_FIFO_RESET_i_1_n_0
    );
CTRL_INC_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF04FFFFFF040000"
    )
        port map (
      I0 => cb_n_29,
      I1 => cb_n_20,
      I2 => cb_n_21,
      I3 => cb_n_30,
      I4 => cb_n_33,
      I5 => CTRL_INC,
      O => CTRL_INC_i_1_n_0
    );
CTRL_RESET_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => cb_n_31,
      I1 => cb_n_32,
      I2 => cb_n_33,
      I3 => CTRL_RESET,
      O => CTRL_RESET_i_1_n_0
    );
\CTRL_SAMPLEINFIRSTBIT[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => CTRL_SAMPLEINFIRSTBIT_i,
      I1 => cb_n_3,
      I2 => cb_n_38,
      I3 => cb_n_39,
      I4 => busy_align_i,
      I5 => \^sampleinfirstbit59_out\,
      O => \CTRL_SAMPLEINFIRSTBIT[0]_i_1_n_0\
    );
CTRL_SAMPLEINFIRSTBIT_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800FFFF08000000"
    )
        port map (
      I0 => cb_n_24,
      I1 => cb_n_21,
      I2 => \^ctrl_sampleinfirstbit_i_reg\(0),
      I3 => \^ctrl_sampleinfirstbit_i_reg\(2),
      I4 => CTRL_SAMPLEINOTHERBIT_i,
      I5 => CTRL_SAMPLEINFIRSTBIT_i,
      O => CTRL_SAMPLEINFIRSTBIT_i_i_1_n_0
    );
\CTRL_SAMPLEINLASTBIT[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => CTRL_SAMPLEINLASTBIT_i,
      I1 => cb_n_3,
      I2 => cb_n_38,
      I3 => cb_n_39,
      I4 => busy_align_i,
      I5 => \^sampleinlastbit60_out\,
      O => \CTRL_SAMPLEINLASTBIT[0]_i_1_n_0\
    );
CTRL_SAMPLEINLASTBIT_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80000000"
    )
        port map (
      I0 => cb_n_24,
      I1 => cb_n_21,
      I2 => \^ctrl_sampleinfirstbit_i_reg\(2),
      I3 => \^ctrl_sampleinfirstbit_i_reg\(0),
      I4 => CTRL_SAMPLEINOTHERBIT_i,
      I5 => CTRL_SAMPLEINLASTBIT_i,
      O => CTRL_SAMPLEINLASTBIT_i_i_1_n_0
    );
\CTRL_SAMPLEINOTHERBIT[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => cb_n_17,
      I1 => cb_n_3,
      I2 => cb_n_38,
      I3 => cb_n_39,
      I4 => busy_align_i,
      I5 => \^sampleinotherbit61_out\,
      O => \CTRL_SAMPLEINOTHERBIT[0]_i_1_n_0\
    );
CTRL_SAMPLEINOTHERBIT_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF2A00"
    )
        port map (
      I0 => cb_n_21,
      I1 => \^ctrl_sampleinfirstbit_i_reg\(2),
      I2 => cb_n_24,
      I3 => CTRL_SAMPLEINOTHERBIT_i,
      I4 => cb_n_17,
      O => CTRL_SAMPLEINOTHERBIT_i_i_1_n_0
    );
IODELAY_ISERDES_RESET_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => CTRL_RESET,
      I1 => p_0_in,
      I2 => ss_n_34,
      I3 => ss_n_33,
      I4 => SYNC_RESET,
      O => IODELAY_ISERDES_RESET_i_1_n_0
    );
REQ_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF770030"
    )
        port map (
      I0 => ACK,
      I1 => cb_n_41,
      I2 => cb_n_2,
      I3 => cb_n_42,
      I4 => REQ,
      O => REQ_i_1_n_0
    );
busy_align_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => start_align_i,
      I1 => cb_n_20,
      I2 => cb_n_21,
      I3 => cb_n_23,
      I4 => cb_n_22,
      I5 => busy_align_i,
      O => busy_align_i_i_1_n_0
    );
cb: entity work.design_1_onsemi_vita_cam_0_0_iserdes_control
     port map (
      ACK => ACK,
      ACK_reg => REQ_i_1_n_0,
      ALIGN_BUSY58_out => \^align_busy58_out\,
      AR(1) => \slv_reg4_reg[0]_rep__0\(0),
      AR(0) => \slv_reg4_reg[0]_rep__6\(0),
      AS(1 downto 0) => AS(1 downto 0),
      CO(0) => eqOp18_in,
      CTRL_BITSLIP => CTRL_BITSLIP,
      CTRL_BITSLIP_reg_0 => cb_n_36,
      CTRL_CE => CTRL_CE,
      CTRL_CE_reg_0 => cb_n_28,
      CTRL_DATA(9 downto 6) => CTRL_DATA_0(9 downto 6),
      CTRL_DATA(5 downto 0) => \^ctrl_data\(5 downto 0),
      \CTRL_DATA_reg[6]\(2) => ss_n_30,
      \CTRL_DATA_reg[6]\(1 downto 0) => \CTRL_DATA_reg[4]\(1 downto 0),
      CTRL_FIFO_RESET => CTRL_FIFO_RESET,
      CTRL_INC => CTRL_INC,
      CTRL_INC_reg_0 => cb_n_29,
      CTRL_INC_reg_1 => cb_n_30,
      CTRL_RESET => CTRL_RESET,
      CTRL_RESET_reg_0 => cb_n_31,
      CTRL_RESET_reg_1 => cb_n_32,
      CTRL_RESET_reg_2 => cb_n_33,
      CTRL_RESET_reg_3 => CTRL_RESET_i_1_n_0,
      CTRL_SAMPLEINFIRSTBIT_i => CTRL_SAMPLEINFIRSTBIT_i,
      CTRL_SAMPLEINFIRSTBIT_i_reg_0(2 downto 0) => \^ctrl_sampleinfirstbit_i_reg\(2 downto 0),
      CTRL_SAMPLEINFIRSTBIT_i_reg_1 => \CTRL_SAMPLEINFIRSTBIT[0]_i_1_n_0\,
      CTRL_SAMPLEINLASTBIT_i => CTRL_SAMPLEINLASTBIT_i,
      CTRL_SAMPLEINLASTBIT_i_reg_0 => cb_n_24,
      CTRL_SAMPLEINLASTBIT_i_reg_1 => CTRL_SAMPLEINLASTBIT_i_reg,
      CTRL_SAMPLEINLASTBIT_i_reg_2 => \CTRL_SAMPLEINLASTBIT[0]_i_1_n_0\,
      CTRL_SAMPLEINOTHERBIT_i => CTRL_SAMPLEINOTHERBIT_i,
      CTRL_SAMPLEINOTHERBIT_i_reg_0 => cb_n_17,
      CTRL_SAMPLEINOTHERBIT_i_reg_1 => \CTRL_SAMPLEINOTHERBIT[0]_i_1_n_0\,
      D(9 downto 0) => edge_int(9 downto 0),
      \GenCntr_reg[1]_0\(0) => cb_n_40,
      Q(3) => cb_n_20,
      Q(2) => cb_n_21,
      Q(1) => cb_n_22,
      Q(0) => cb_n_23,
      REQ => REQ,
      S(0) => ss_n_8,
      SAMPLEINFIRSTBIT59_out => \^sampleinfirstbit59_out\,
      SAMPLEINLASTBIT60_out => \^sampleinlastbit60_out\,
      SAMPLEINOTHERBIT61_out => \^sampleinotherbit61_out\,
      \alignstate_reg[1]_0\ => CTRL_BITSLIP_i_1_n_0,
      \alignstate_reg[2]_0\ => CTRL_SAMPLEINFIRSTBIT_i_i_1_n_0,
      \alignstate_reg[2]_1\ => CTRL_SAMPLEINLASTBIT_i_i_1_n_0,
      \alignstate_reg[2]_2\ => CTRL_SAMPLEINOTHERBIT_i_i_1_n_0,
      \alignstate_reg[3]_0\ => CTRL_INC_i_1_n_0,
      \alignstate_reg[3]_1\ => CTRL_CE_i_1_n_0,
      busy_align_i => busy_align_i,
      \compare_reg[3][9]\ => \compare_reg[3][9]\,
      \compare_reg[7][9]\ => \compare_reg[7][9]\,
      \compare_reg[8]_1\(0) => \compare_reg[8]_1\(0),
      \compare_reg[9]_0\(0) => \compare_reg[9]_0\(0),
      edge_int_or => edge_int_or,
      edge_int_or_reg_0 => edge_int_or_i_1_n_0,
      edge_tmp => edge_tmp,
      end_handshake => end_handshake,
      \handshakestate_reg[0]_0\ => cb_n_2,
      \handshakestate_reg[0]_1\ => cb_n_41,
      \handshakestate_reg[0]_2\ => cb_n_42,
      \selector_reg[0]_0\ => cb_n_3,
      \serdesseqstate_reg[0]_0\(0) => p_0_in22_in,
      \serdesseqstate_reg[0]_1\ => cb_n_38,
      \serdesseqstate_reg[0]_2\ => cb_n_39,
      \slv_reg4_reg[2]\ => ALIGN_BUSY_i_1_n_0,
      \slv_reg4_reg[2]_0\ => CTRL_FIFO_RESET_i_1_n_0,
      \slv_reg4_reg[2]_1\(1 downto 0) => \slv_reg4_reg[2]\(1 downto 0),
      \slv_reg6_reg[9]\(9 downto 0) => \slv_reg6_reg[9]\(9 downto 0),
      start_align_i => start_align_i,
      start_align_i_reg_0 => busy_align_i_i_1_n_0,
      start_handshake_reg_0 => edge_tmp_i_1_n_0,
      vita_clk => vita_clk
    );
edge_int_or_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => edge_int_or,
      I1 => cb_n_2,
      I2 => edge_tmp0,
      O => edge_int_or_i_1_n_0
    );
edge_tmp_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => edge_tmp0,
      I1 => cb_n_2,
      O => edge_tmp_i_1_n_0
    );
im: entity work.design_1_onsemi_vita_cam_0_0_iserdes_mux
     port map (
      AR(1) => \slv_reg4_reg[0]_rep__0\(0),
      AR(0) => \slv_reg4_reg[0]_rep__6\(0),
      CLKDIV => CLKDIV,
      D(9) => \iserdesgen[0].ic_n_0\,
      D(8) => \iserdesgen[0].ic_n_1\,
      D(7) => \iserdesgen[0].ic_n_2\,
      D(6) => \iserdesgen[0].ic_n_3\,
      D(5) => \iserdesgen[0].ic_n_4\,
      D(4) => \iserdesgen[0].ic_n_5\,
      D(3) => \iserdesgen[0].ic_n_6\,
      D(2) => \iserdesgen[0].ic_n_7\,
      D(1) => \iserdesgen[0].ic_n_8\,
      D(0) => \iserdesgen[0].ic_n_9\,
      IODELAY_CE => SYNC_CE,
      IODELAY_INC => SYNC_INC,
      ISERDES_BITSLIP => SYNC_BITSLIP,
      Q(9 downto 0) => ISERDES_DATA(9 downto 0),
      SYNC_RESET => SYNC_RESET,
      \nomuxgen.SYNC_DATA_reg[0]_0\ => im_n_0,
      \nomuxgen.SYNC_DATA_reg[0]_1\ => im_n_1,
      \nomuxgen.SYNC_DATA_reg[0]_2\ => im_n_2,
      \nomuxgen.SYNC_DATA_reg[0]_3\ => im_n_3,
      \slv_reg4_reg[0]_rep\ => \slv_reg4_reg[0]_rep\
    );
\iserdesgen[0].ic\: entity work.design_1_onsemi_vita_cam_0_0_iserdes_core
     port map (
      CLK => CLK,
      CLKB => CLKB,
      CLKDIV => CLKDIV,
      D(9) => \iserdesgen[0].ic_n_0\,
      D(8) => \iserdesgen[0].ic_n_1\,
      D(7) => \iserdesgen[0].ic_n_2\,
      D(6) => \iserdesgen[0].ic_n_3\,
      D(5) => \iserdesgen[0].ic_n_4\,
      D(4) => \iserdesgen[0].ic_n_5\,
      D(3) => \iserdesgen[0].ic_n_6\,
      D(2) => \iserdesgen[0].ic_n_7\,
      D(1) => \iserdesgen[0].ic_n_8\,
      D(0) => \iserdesgen[0].ic_n_9\,
      FIFO_RESET => FIFO_RESET,
      FIFO_WREN(0) => FIFO_WREN_SYNC,
      PAR_DATAIN(9 downto 0) => PAR_DATAIN(9 downto 0),
      Q(0) => Q(0),
      io_vita_data_n(0) => io_vita_data_n(0),
      io_vita_data_p(0) => io_vita_data_p(0),
      \nomuxgen.IODELAY_CE_reg[0]\ => im_n_2,
      \nomuxgen.IODELAY_INC_reg[0]\ => im_n_1,
      \nomuxgen.IODELAY_ISERDES_RESET_reg[0]\ => im_n_0,
      \nomuxgen.ISERDES_BITSLIP_reg[0]\ => im_n_3,
      \out\ => \out\,
      vita_clk => vita_clk
    );
ss: entity work.design_1_onsemi_vita_cam_0_0_iserdes_sync
     port map (
      ACK => ACK,
      AR(1) => \slv_reg4_reg[0]_rep__0\(0),
      AR(0) => \slv_reg4_reg[0]_rep__6\(0),
      AS(1 downto 0) => AS(1 downto 0),
      CLKDIV => CLKDIV,
      CO(0) => eqOp18_in,
      CTRL_BITSLIP => CTRL_BITSLIP,
      CTRL_CE => CTRL_CE,
      \CTRL_DATA_reg[9]_0\ => ss_n_36,
      CTRL_FIFO_RESET => CTRL_FIFO_RESET,
      CTRL_INC => CTRL_INC,
      CTRL_RESET_reg => IODELAY_ISERDES_RESET_i_1_n_0,
      CTRL_SAMPLEINLASTBIT_i_reg(0) => ss_n_30,
      D(0) => ss_n_6,
      DELAY_WREN_c => DELAY_WREN_c,
      E(0) => E(0),
      FIFO_RESET => FIFO_RESET,
      FIFO_WREN(0) => FIFO_WREN_SYNC,
      FIFO_WREN_c => FIFO_WREN_c,
      FIFO_WREN_r => FIFO_WREN_r,
      \FSM_sequential_syncstate_reg[1]_0\(0) => p_0_in,
      IODELAY_CE => SYNC_CE,
      IODELAY_INC => SYNC_INC,
      ISERDES_BITSLIP => SYNC_BITSLIP,
      Q(9 downto 6) => CTRL_DATA_0(9 downto 6),
      Q(5 downto 0) => \^ctrl_data\(5 downto 0),
      REQ => REQ,
      S(0) => ss_n_8,
      SAMPLEINFIRSTBIT59_out => \^sampleinfirstbit59_out\,
      SYNC_RESET => SYNC_RESET,
      \WaitCntr_reg[2]_0\ => Ack_int_i_1_n_0,
      \compare_reg[0][9]\ => \compare_reg[0][9]\,
      \compare_reg[1][9]\ => \compare_reg[1][9]\,
      \compare_reg[2][9]\ => \compare_reg[2][9]\,
      \edge_init_reg[9]\(9 downto 0) => edge_int(9 downto 0),
      \edge_init_reg[9]_0\(0) => cb_n_40,
      edge_tmp => edge_tmp,
      edge_tmp0 => edge_tmp0,
      \nomuxgen.SYNC_DATA_reg[9]\(9 downto 0) => ISERDES_DATA(9 downto 0),
      \out\(1) => ss_n_33,
      \out\(0) => ss_n_34,
      p_1_in => p_1_in,
      \slv_reg4_reg[0]_rep\ => \slv_reg4_reg[0]_rep\,
      \slv_reg5_reg[9]\(9 downto 0) => \slv_reg5_reg[9]\(9 downto 0),
      \syncdatastate_reg[1]_0\(0) => \CTRL_DATA[9]_i_1_n_0\,
      vita_clk => vita_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_xpm_reg_pipe_bit is
  port (
    fifo_wr_rst_d2 : out STD_LOGIC;
    \gen_rst_ic.fifo_wr_rst_i_reg\ : out STD_LOGIC;
    \gen_rst_ic.fifo_wr_rst_done_reg\ : out STD_LOGIC;
    \gen_rst_ic.fifo_wr_rst_i_reg_0\ : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    dest_rst : in STD_LOGIC;
    rst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_wr_rst_done : in STD_LOGIC;
    fifo_rd_rst_done : in STD_LOGIC;
    fifo_wr_rst_d3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_xpm_reg_pipe_bit : entity is "xpm_reg_pipe_bit";
end design_1_onsemi_vita_cam_0_0_xpm_reg_pipe_bit;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_xpm_reg_pipe_bit is
  signal d_out : STD_LOGIC;
begin
\gen_pipe_bit[0].pipe_bit_inst\: entity work.design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit_30
     port map (
      d_out => d_out,
      \gen_rst_ic.fifo_wr_rst_i_reg\ => \gen_rst_ic.fifo_wr_rst_i_reg_0\,
      wr_clk => wr_clk
    );
\gen_pipe_bit[1].pipe_bit_inst\: entity work.design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit_31
     port map (
      Q(0) => Q(0),
      d_out => d_out,
      dest_rst => dest_rst,
      fifo_rd_rst_done => fifo_rd_rst_done,
      fifo_wr_rst_d2 => fifo_wr_rst_d2,
      fifo_wr_rst_d3 => fifo_wr_rst_d3,
      fifo_wr_rst_done => fifo_wr_rst_done,
      \gen_rst_ic.fifo_wr_rst_done_reg\ => \gen_rst_ic.fifo_wr_rst_done_reg\,
      \gen_rst_ic.fifo_wr_rst_i_reg\ => \gen_rst_ic.fifo_wr_rst_i_reg\,
      \gen_rst_ic.fifo_wr_rst_i_reg_0\ => \gen_rst_ic.fifo_wr_rst_i_reg_0\,
      p_0_in => p_0_in,
      rst => rst,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_xpm_reg_pipe_bit_37 is
  port (
    fifo_wr_rst_d2 : out STD_LOGIC;
    \gen_rst_ic.fifo_wr_rst_i_reg\ : out STD_LOGIC;
    \gen_rst_ic.fifo_wr_rst_done_reg\ : out STD_LOGIC;
    src_rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    dest_rst : in STD_LOGIC;
    rst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_wr_rst_done : in STD_LOGIC;
    fifo_rd_rst_done : in STD_LOGIC;
    fifo_wr_rst_d3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_xpm_reg_pipe_bit_37 : entity is "xpm_reg_pipe_bit";
end design_1_onsemi_vita_cam_0_0_xpm_reg_pipe_bit_37;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_xpm_reg_pipe_bit_37 is
  signal d_out : STD_LOGIC;
begin
\gen_pipe_bit[0].pipe_bit_inst\: entity work.design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit_38
     port map (
      d_out => d_out,
      src_rst => src_rst,
      wr_clk => wr_clk
    );
\gen_pipe_bit[1].pipe_bit_inst\: entity work.design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit_39
     port map (
      Q(0) => Q(0),
      d_out => d_out,
      dest_rst => dest_rst,
      fifo_rd_rst_done => fifo_rd_rst_done,
      fifo_wr_rst_d2 => fifo_wr_rst_d2,
      fifo_wr_rst_d3 => fifo_wr_rst_d3,
      fifo_wr_rst_done => fifo_wr_rst_done,
      \gen_rst_ic.fifo_wr_rst_done_reg\ => \gen_rst_ic.fifo_wr_rst_done_reg\,
      \gen_rst_ic.fifo_wr_rst_i_reg\ => \gen_rst_ic.fifo_wr_rst_i_reg\,
      p_0_in => p_0_in,
      rst => rst,
      src_rst => src_rst,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_onsemi_vita_cam_0_0_xpm_reg_pipe_bit__parameterized0\ is
  port (
    fifo_rd_rst_d3 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    underflow_i0 : out STD_LOGIC;
    \count_value_i_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    \gen_fwft.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \gen_fwft.empty_fwft_i_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_onsemi_vita_cam_0_0_xpm_reg_pipe_bit__parameterized0\ : entity is "xpm_reg_pipe_bit";
end \design_1_onsemi_vita_cam_0_0_xpm_reg_pipe_bit__parameterized0\;

architecture STRUCTURE of \design_1_onsemi_vita_cam_0_0_xpm_reg_pipe_bit__parameterized0\ is
  signal \gen_pipe_bit[1].pipe_bit_inst_n_0\ : STD_LOGIC;
begin
\gen_pipe_bit[1].pipe_bit_inst\: entity work.design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit_32
     port map (
      d_out_reg => \gen_pipe_bit[1].pipe_bit_inst_n_0\,
      dest_rst => dest_rst,
      rd_clk => rd_clk
    );
\gen_pipe_bit[2].pipe_bit_inst\: entity work.design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit_33
     port map (
      SR(0) => SR(0),
      \count_value_i_reg[0]\(0) => \count_value_i_reg[0]\(0),
      dest_rst => dest_rst,
      \gen_fwft.curr_fwft_state_reg[1]\(1 downto 0) => \gen_fwft.curr_fwft_state_reg[1]\(1 downto 0),
      \gen_fwft.empty_fwft_i_reg\ => \gen_fwft.empty_fwft_i_reg\,
      rd_clk => rd_clk,
      rd_en => rd_en,
      \syncstages_ff_reg[0]\ => fifo_rd_rst_d3,
      \syncstages_ff_reg[1]\ => \gen_pipe_bit[1].pipe_bit_inst_n_0\,
      underflow_i0 => underflow_i0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_onsemi_vita_cam_0_0_xpm_reg_pipe_bit__parameterized0_36\ is
  port (
    fifo_rd_rst_d3 : out STD_LOGIC;
    underflow_i0 : out STD_LOGIC;
    \rd_data_count_i_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gen_fwft.empty_fwft_i_reg\ : in STD_LOGIC;
    \gen_fwft.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_onsemi_vita_cam_0_0_xpm_reg_pipe_bit__parameterized0_36\ : entity is "xpm_reg_pipe_bit";
end \design_1_onsemi_vita_cam_0_0_xpm_reg_pipe_bit__parameterized0_36\;

architecture STRUCTURE of \design_1_onsemi_vita_cam_0_0_xpm_reg_pipe_bit__parameterized0_36\ is
  signal \gen_pipe_bit[1].pipe_bit_inst_n_0\ : STD_LOGIC;
begin
\gen_pipe_bit[1].pipe_bit_inst\: entity work.design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit_40
     port map (
      d_out_reg => \gen_pipe_bit[1].pipe_bit_inst_n_0\,
      dest_rst => dest_rst,
      rd_clk => rd_clk
    );
\gen_pipe_bit[2].pipe_bit_inst\: entity work.design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit_41
     port map (
      \count_value_i_reg[0]\(0) => \count_value_i_reg[0]\(0),
      dest_rst => dest_rst,
      \gen_fwft.curr_fwft_state_reg[1]\(1 downto 0) => \gen_fwft.curr_fwft_state_reg[1]\(1 downto 0),
      \gen_fwft.empty_fwft_i_reg\ => \gen_fwft.empty_fwft_i_reg\,
      rd_clk => rd_clk,
      \rd_data_count_i_reg[5]\(0) => \rd_data_count_i_reg[5]\(0),
      rd_en => rd_en,
      \syncstages_ff_reg[0]\ => fifo_rd_rst_d3,
      \syncstages_ff_reg[1]\ => \gen_pipe_bit[1].pipe_bit_inst_n_0\,
      underflow_i0 => underflow_i0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_iserdes_interface is
  port (
    CLK : out STD_LOGIC;
    PAR_DATAIN : out STD_LOGIC_VECTOR ( 49 downto 0 );
    host_iserdes_align_busy : out STD_LOGIC;
    host_iserdes_clk_ready : out STD_LOGIC;
    \PAR_DATAOUT_reg[39]\ : out STD_LOGIC;
    \axi_rdata_reg[9]\ : out STD_LOGIC;
    \axi_rdata_reg[24]\ : out STD_LOGIC;
    \axi_rdata_reg[16]\ : out STD_LOGIC;
    \axi_rdata_reg[8]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    host_iserdes_clk_status : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clk200 : in STD_LOGIC;
    \slv_reg4_reg[0]_rep\ : in STD_LOGIC;
    io_vita_sync_p : in STD_LOGIC;
    io_vita_sync_n : in STD_LOGIC;
    CLKB : in STD_LOGIC;
    vita_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    io_vita_data_p : in STD_LOGIC_VECTOR ( 3 downto 0 );
    io_vita_data_n : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg4_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg4_reg[0]_rep__6\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \slv_reg5_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \slv_reg4_reg[0]_rep__4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg8_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_araddr_reg[5]\ : in STD_LOGIC;
    \axi_araddr_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_araddr_reg[5]_0\ : in STD_LOGIC;
    \axi_araddr_reg[5]_1\ : in STD_LOGIC;
    axi_rvalid_reg : in STD_LOGIC;
    \axi_araddr_reg[5]_2\ : in STD_LOGIC;
    \axi_araddr_reg[5]_3\ : in STD_LOGIC;
    \axi_araddr_reg[5]_4\ : in STD_LOGIC;
    \axi_araddr_reg[5]_5\ : in STD_LOGIC;
    \axi_araddr_reg[5]_6\ : in STD_LOGIC;
    \axi_araddr_reg[5]_7\ : in STD_LOGIC;
    \axi_araddr_reg[5]_8\ : in STD_LOGIC;
    \axi_araddr_reg[5]_9\ : in STD_LOGIC;
    \axi_araddr_reg[5]_10\ : in STD_LOGIC;
    \slv_reg6_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    io_vita_clk_out_p : in STD_LOGIC;
    io_vita_clk_out_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_iserdes_interface : entity is "iserdes_interface";
end design_1_onsemi_vita_cam_0_0_iserdes_interface;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_iserdes_interface is
  signal ALIGN_BUSY21_out : STD_LOGIC;
  signal ALIGN_BUSY37_out : STD_LOGIC;
  signal ALIGN_BUSY53_out : STD_LOGIC;
  signal ALIGN_BUSY58_out : STD_LOGIC;
  signal ALIGN_BUSY5_out : STD_LOGIC;
  signal \^clk\ : STD_LOGIC;
  signal CLKDIV_c_0 : STD_LOGIC;
  signal CTRL_DATA : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal CTRL_DATA_0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal CTRL_DATA_1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal CTRL_DATA_2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal DELAY_WREN_c : STD_LOGIC;
  signal FIFO_EMPTY17_out : STD_LOGIC;
  signal FIFO_EMPTY1_out : STD_LOGIC;
  signal FIFO_EMPTY49_out : STD_LOGIC;
  signal FIFO_EMPTY62_out : STD_LOGIC;
  signal FIFO_WREN_c : STD_LOGIC;
  signal SAMPLEINFIRSTBIT : STD_LOGIC;
  signal SAMPLEINFIRSTBIT36_out : STD_LOGIC;
  signal SAMPLEINFIRSTBIT4_out : STD_LOGIC;
  signal SAMPLEINFIRSTBIT59_out : STD_LOGIC;
  signal SAMPLEINLASTBIT : STD_LOGIC;
  signal SAMPLEINLASTBIT35_out : STD_LOGIC;
  signal SAMPLEINLASTBIT3_out : STD_LOGIC;
  signal SAMPLEINLASTBIT60_out : STD_LOGIC;
  signal SAMPLEINOTHERBIT : STD_LOGIC;
  signal SAMPLEINOTHERBIT2_out : STD_LOGIC;
  signal SAMPLEINOTHERBIT34_out : STD_LOGIC;
  signal SAMPLEINOTHERBIT61_out : STD_LOGIC;
  signal \cb/compare_reg[8]_1\ : STD_LOGIC_VECTOR ( 9 to 9 );
  signal \cb/compare_reg[9]_0\ : STD_LOGIC_VECTOR ( 9 to 9 );
  signal csi_clockreset_reset_n : STD_LOGIC;
  signal \generate_datagen.datagen[0].db_n_16\ : STD_LOGIC;
  signal \generate_datagen.datagen[0].db_n_17\ : STD_LOGIC;
  signal \generate_datagen.datagen[0].db_n_18\ : STD_LOGIC;
  signal \generate_datagen.datagen[0].db_n_25\ : STD_LOGIC;
  signal \generate_datagen.datagen[1].db_n_14\ : STD_LOGIC;
  signal \generate_datagen.datagen[1].db_n_15\ : STD_LOGIC;
  signal \generate_datagen.datagen[1].db_n_16\ : STD_LOGIC;
  signal \generate_datagen.datagen[1].db_n_25\ : STD_LOGIC;
  signal \generate_datagen.datagen[2].db_n_13\ : STD_LOGIC;
  signal \generate_datagen.datagen[2].db_n_14\ : STD_LOGIC;
  signal \generate_datagen.datagen[2].db_n_15\ : STD_LOGIC;
  signal \generate_datagen.datagen[2].db_n_16\ : STD_LOGIC;
  signal \generate_datagen.datagen[2].db_n_17\ : STD_LOGIC;
  signal \generate_datagen.datagen[2].db_n_18\ : STD_LOGIC;
  signal \generate_datagen.datagen[2].db_n_19\ : STD_LOGIC;
  signal \generate_datagen.datagen[2].db_n_20\ : STD_LOGIC;
  signal \generate_datagen.datagen[2].db_n_21\ : STD_LOGIC;
  signal \generate_datagen.datagen[2].db_n_22\ : STD_LOGIC;
  signal \generate_datagen.datagen[2].db_n_23\ : STD_LOGIC;
  signal \generate_datagen.datagen[2].db_n_24\ : STD_LOGIC;
  signal \generate_datagen.datagen[2].db_n_25\ : STD_LOGIC;
  signal \generate_datagen.datagen[2].db_n_26\ : STD_LOGIC;
  signal \generate_datagen.datagen[2].db_n_27\ : STD_LOGIC;
  signal \generate_datagen.datagen[2].db_n_28\ : STD_LOGIC;
  signal \generate_datagen.datagen[2].db_n_29\ : STD_LOGIC;
  signal \generate_datagen.datagen[2].db_n_30\ : STD_LOGIC;
  signal \generate_datagen.datagen[2].db_n_31\ : STD_LOGIC;
  signal \generate_datagen.datagen[2].db_n_32\ : STD_LOGIC;
  signal \generate_datagen.datagen[2].db_n_33\ : STD_LOGIC;
  signal \generate_datagen.datagen[2].db_n_34\ : STD_LOGIC;
  signal \generate_datagen.datagen[2].db_n_35\ : STD_LOGIC;
  signal \generate_datagen.datagen[2].db_n_36\ : STD_LOGIC;
  signal \generate_datagen.datagen[2].db_n_37\ : STD_LOGIC;
  signal \generate_datagen.datagen[2].db_n_38\ : STD_LOGIC;
  signal \generate_datagen.datagen[2].db_n_39\ : STD_LOGIC;
  signal \generate_datagen.datagen[2].db_n_40\ : STD_LOGIC;
  signal \generate_datagen.datagen[2].db_n_41\ : STD_LOGIC;
  signal \generate_datagen.datagen[3].db_n_15\ : STD_LOGIC;
  signal \generate_datagen.datagen[3].db_n_16\ : STD_LOGIC;
  signal \generate_datagen.datagen[3].db_n_17\ : STD_LOGIC;
  signal \generate_datagen.datagen[3].db_n_25\ : STD_LOGIC;
  signal \generate_datagen.datagen[4].db_n_15\ : STD_LOGIC;
  signal \generate_datagen.datagen[4].db_n_16\ : STD_LOGIC;
  signal \generate_datagen.datagen[4].db_n_17\ : STD_LOGIC;
  signal \generate_datagen.datagen[4].db_n_24\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal \ss/FIFO_WREN_r\ : STD_LOGIC;
begin
  CLK <= \^clk\;
ALIGN_BUSY0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ALIGN_BUSY5_out,
      I1 => ALIGN_BUSY53_out,
      I2 => ALIGN_BUSY58_out,
      I3 => ALIGN_BUSY21_out,
      I4 => ALIGN_BUSY37_out,
      O => host_iserdes_align_busy
    );
CLK_RDY_reg: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => '1',
      D => p_0_out,
      Q => host_iserdes_clk_ready,
      R => '0'
    );
\axi_rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCCE200E2"
    )
        port map (
      I0 => \axi_araddr_reg[5]_8\,
      I1 => \axi_araddr_reg[7]\(0),
      I2 => \axi_araddr_reg[5]_9\,
      I3 => \axi_araddr_reg[7]\(1),
      I4 => \axi_araddr_reg[5]_10\,
      I5 => axi_rvalid_reg,
      O => \axi_rdata_reg[8]\
    );
\generate_datagen.datagen[0].db\: entity work.design_1_onsemi_vita_cam_0_0_iserdes_datadeser
     port map (
      ALIGN_BUSY53_out => ALIGN_BUSY53_out,
      AR(1 downto 0) => AR(1 downto 0),
      AS(0) => AS(0),
      CLK => \^clk\,
      CLKB => CLKB,
      CLKDIV => CLKDIV_c_0,
      CTRL_DATA(5 downto 0) => CTRL_DATA(5 downto 0),
      CTRL_SAMPLEINFIRSTBIT_i_reg(2) => \generate_datagen.datagen[0].db_n_16\,
      CTRL_SAMPLEINFIRSTBIT_i_reg(1) => \generate_datagen.datagen[0].db_n_17\,
      CTRL_SAMPLEINFIRSTBIT_i_reg(0) => \generate_datagen.datagen[0].db_n_18\,
      CTRL_SAMPLEINLASTBIT_i_reg => \generate_datagen.datagen[0].db_n_25\,
      DELAY_WREN_c => DELAY_WREN_c,
      E(0) => csi_clockreset_reset_n,
      FIFO_WREN_c => FIFO_WREN_c,
      FIFO_WREN_r => \ss/FIFO_WREN_r\,
      PAR_DATAIN(9 downto 0) => PAR_DATAIN(9 downto 0),
      Q(0) => Q(0),
      S(1) => \generate_datagen.datagen[2].db_n_16\,
      S(0) => \generate_datagen.datagen[2].db_n_17\,
      SAMPLEINFIRSTBIT => SAMPLEINFIRSTBIT,
      SAMPLEINLASTBIT => SAMPLEINLASTBIT,
      SAMPLEINOTHERBIT => SAMPLEINOTHERBIT,
      \compare_reg[0][9]\ => \generate_datagen.datagen[2].db_n_13\,
      \compare_reg[1][9]\ => \generate_datagen.datagen[2].db_n_15\,
      \compare_reg[2][9]\ => \generate_datagen.datagen[2].db_n_14\,
      \compare_reg[3][9]\ => \generate_datagen.datagen[2].db_n_19\,
      \compare_reg[7][9]\ => \generate_datagen.datagen[2].db_n_18\,
      \compare_reg[8]_1\(0) => \cb/compare_reg[8]_1\(9),
      \compare_reg[9]_0\(0) => \cb/compare_reg[9]_0\(9),
      io_vita_sync_n => io_vita_sync_n,
      io_vita_sync_p => io_vita_sync_p,
      \out\ => FIFO_EMPTY49_out,
      \slv_reg4_reg[0]_rep\ => \slv_reg4_reg[0]_rep\,
      \slv_reg4_reg[0]_rep__6\(1 downto 0) => \slv_reg4_reg[0]_rep__6\(2 downto 1),
      \slv_reg4_reg[2]\(1 downto 0) => \slv_reg4_reg[3]\(1 downto 0),
      \slv_reg5_reg[9]\(9 downto 0) => \slv_reg5_reg[9]\(9 downto 0),
      \slv_reg6_reg[9]\(9 downto 0) => \slv_reg6_reg[9]\(9 downto 0),
      vita_clk => vita_clk
    );
\generate_datagen.datagen[1].db\: entity work.design_1_onsemi_vita_cam_0_0_iserdes_datadeser_0
     port map (
      ALIGN_BUSY37_out => ALIGN_BUSY37_out,
      AR(1 downto 0) => AR(1 downto 0),
      AS(0) => AS(0),
      CLK => \^clk\,
      CLKB => CLKB,
      CLKDIV => CLKDIV_c_0,
      CTRL_DATA(5 downto 0) => CTRL_DATA_0(5 downto 0),
      CTRL_SAMPLEINFIRSTBIT_i_reg(2) => \generate_datagen.datagen[1].db_n_14\,
      CTRL_SAMPLEINFIRSTBIT_i_reg(1) => \generate_datagen.datagen[1].db_n_15\,
      CTRL_SAMPLEINFIRSTBIT_i_reg(0) => \generate_datagen.datagen[1].db_n_16\,
      CTRL_SAMPLEINLASTBIT_i_reg => \generate_datagen.datagen[1].db_n_25\,
      DELAY_WREN_c => DELAY_WREN_c,
      E(0) => E(0),
      FIFO_WREN_c => FIFO_WREN_c,
      FIFO_WREN_r => \ss/FIFO_WREN_r\,
      PAR_DATAIN(9 downto 0) => PAR_DATAIN(19 downto 10),
      \PAR_DATAOUT_reg[39]\ => \PAR_DATAOUT_reg[39]\,
      Q(0) => Q(0),
      S(1) => \generate_datagen.datagen[2].db_n_23\,
      S(0) => \generate_datagen.datagen[2].db_n_24\,
      SAMPLEINFIRSTBIT36_out => SAMPLEINFIRSTBIT36_out,
      SAMPLEINLASTBIT35_out => SAMPLEINLASTBIT35_out,
      SAMPLEINOTHERBIT34_out => SAMPLEINOTHERBIT34_out,
      \compare_reg[0][9]\ => \generate_datagen.datagen[2].db_n_20\,
      \compare_reg[1][9]\ => \generate_datagen.datagen[2].db_n_22\,
      \compare_reg[2][9]\ => \generate_datagen.datagen[2].db_n_21\,
      \compare_reg[3][9]\ => \generate_datagen.datagen[2].db_n_26\,
      \compare_reg[7][9]\ => \generate_datagen.datagen[2].db_n_25\,
      \compare_reg[8]_1\(0) => \cb/compare_reg[8]_1\(9),
      \compare_reg[9]_0\(0) => \cb/compare_reg[9]_0\(9),
      \enpipe_reg[4]\ => FIFO_EMPTY62_out,
      \enpipe_reg[4]_0\ => FIFO_EMPTY49_out,
      \enpipe_reg[4]_1\ => FIFO_EMPTY1_out,
      io_vita_data_n(0) => io_vita_data_n(0),
      io_vita_data_p(0) => io_vita_data_p(0),
      \out\ => FIFO_EMPTY17_out,
      \slv_reg4_reg[0]_rep\ => \slv_reg4_reg[0]_rep\,
      \slv_reg4_reg[0]_rep__0\(0) => csi_clockreset_reset_n,
      \slv_reg4_reg[0]_rep__6\(2 downto 0) => \slv_reg4_reg[0]_rep__6\(2 downto 0),
      \slv_reg4_reg[2]\(1 downto 0) => \slv_reg4_reg[3]\(1 downto 0),
      \slv_reg5_reg[9]\(9 downto 0) => \slv_reg5_reg[9]\(9 downto 0),
      \slv_reg6_reg[9]\(9 downto 0) => \slv_reg6_reg[9]\(9 downto 0),
      \slv_reg8_reg[0]\(0) => \slv_reg8_reg[0]\(0),
      vita_clk => vita_clk
    );
\generate_datagen.datagen[2].db\: entity work.design_1_onsemi_vita_cam_0_0_iserdes_datadeser_1
     port map (
      ALIGN_BUSY21_out => ALIGN_BUSY21_out,
      AR(1 downto 0) => AR(1 downto 0),
      AS(0) => AS(0),
      CLK => \^clk\,
      CLKB => CLKB,
      CLKDIV => CLKDIV_c_0,
      CTRL_DATA(5 downto 0) => CTRL_DATA(5 downto 0),
      \CTRL_DATA_reg[5]\(5 downto 0) => CTRL_DATA_0(5 downto 0),
      \CTRL_DATA_reg[5]_0\(5 downto 0) => CTRL_DATA_1(5 downto 0),
      \CTRL_DATA_reg[5]_1\(5 downto 0) => CTRL_DATA_2(5 downto 0),
      CTRL_SAMPLEINLASTBIT_i_reg => \generate_datagen.datagen[2].db_n_13\,
      CTRL_SAMPLEINLASTBIT_i_reg_0 => \generate_datagen.datagen[2].db_n_14\,
      CTRL_SAMPLEINLASTBIT_i_reg_1 => \generate_datagen.datagen[2].db_n_15\,
      CTRL_SAMPLEINLASTBIT_i_reg_10 => \generate_datagen.datagen[2].db_n_27\,
      CTRL_SAMPLEINLASTBIT_i_reg_11 => \generate_datagen.datagen[2].db_n_28\,
      CTRL_SAMPLEINLASTBIT_i_reg_12 => \generate_datagen.datagen[2].db_n_29\,
      CTRL_SAMPLEINLASTBIT_i_reg_13(1) => \generate_datagen.datagen[2].db_n_30\,
      CTRL_SAMPLEINLASTBIT_i_reg_13(0) => \generate_datagen.datagen[2].db_n_31\,
      CTRL_SAMPLEINLASTBIT_i_reg_14 => \generate_datagen.datagen[2].db_n_32\,
      CTRL_SAMPLEINLASTBIT_i_reg_15 => \generate_datagen.datagen[2].db_n_33\,
      CTRL_SAMPLEINLASTBIT_i_reg_16 => \generate_datagen.datagen[2].db_n_34\,
      CTRL_SAMPLEINLASTBIT_i_reg_17 => \generate_datagen.datagen[2].db_n_35\,
      CTRL_SAMPLEINLASTBIT_i_reg_18 => \generate_datagen.datagen[2].db_n_36\,
      CTRL_SAMPLEINLASTBIT_i_reg_19(1) => \generate_datagen.datagen[2].db_n_37\,
      CTRL_SAMPLEINLASTBIT_i_reg_19(0) => \generate_datagen.datagen[2].db_n_38\,
      CTRL_SAMPLEINLASTBIT_i_reg_2 => \generate_datagen.datagen[2].db_n_18\,
      CTRL_SAMPLEINLASTBIT_i_reg_20 => \generate_datagen.datagen[2].db_n_39\,
      CTRL_SAMPLEINLASTBIT_i_reg_21 => \generate_datagen.datagen[2].db_n_40\,
      CTRL_SAMPLEINLASTBIT_i_reg_3 => \generate_datagen.datagen[2].db_n_19\,
      CTRL_SAMPLEINLASTBIT_i_reg_4 => \generate_datagen.datagen[2].db_n_20\,
      CTRL_SAMPLEINLASTBIT_i_reg_5 => \generate_datagen.datagen[2].db_n_21\,
      CTRL_SAMPLEINLASTBIT_i_reg_6 => \generate_datagen.datagen[2].db_n_22\,
      CTRL_SAMPLEINLASTBIT_i_reg_7(1) => \generate_datagen.datagen[2].db_n_23\,
      CTRL_SAMPLEINLASTBIT_i_reg_7(0) => \generate_datagen.datagen[2].db_n_24\,
      CTRL_SAMPLEINLASTBIT_i_reg_8 => \generate_datagen.datagen[2].db_n_25\,
      CTRL_SAMPLEINLASTBIT_i_reg_9 => \generate_datagen.datagen[2].db_n_26\,
      DELAY_WREN_c => DELAY_WREN_c,
      DELAY_WREN_r_reg => \generate_datagen.datagen[2].db_n_41\,
      E(0) => csi_clockreset_reset_n,
      FIFO_WREN_c => FIFO_WREN_c,
      FIFO_WREN_r => \ss/FIFO_WREN_r\,
      \GenCntr_reg[0]\ => \generate_datagen.datagen[0].db_n_25\,
      \GenCntr_reg[0]_0\ => \generate_datagen.datagen[1].db_n_25\,
      \GenCntr_reg[0]_1\ => \generate_datagen.datagen[3].db_n_25\,
      \GenCntr_reg[0]_2\ => \generate_datagen.datagen[4].db_n_24\,
      \GenCntr_reg[3]\(2) => \generate_datagen.datagen[0].db_n_16\,
      \GenCntr_reg[3]\(1) => \generate_datagen.datagen[0].db_n_17\,
      \GenCntr_reg[3]\(0) => \generate_datagen.datagen[0].db_n_18\,
      \GenCntr_reg[3]_0\(2) => \generate_datagen.datagen[1].db_n_14\,
      \GenCntr_reg[3]_0\(1) => \generate_datagen.datagen[1].db_n_15\,
      \GenCntr_reg[3]_0\(0) => \generate_datagen.datagen[1].db_n_16\,
      \GenCntr_reg[3]_1\(2) => \generate_datagen.datagen[3].db_n_15\,
      \GenCntr_reg[3]_1\(1) => \generate_datagen.datagen[3].db_n_16\,
      \GenCntr_reg[3]_1\(0) => \generate_datagen.datagen[3].db_n_17\,
      \GenCntr_reg[3]_2\(2) => \generate_datagen.datagen[4].db_n_15\,
      \GenCntr_reg[3]_2\(1) => \generate_datagen.datagen[4].db_n_16\,
      \GenCntr_reg[3]_2\(0) => \generate_datagen.datagen[4].db_n_17\,
      PAR_DATAIN(9 downto 0) => PAR_DATAIN(29 downto 20),
      Q(0) => Q(0),
      S(1) => \generate_datagen.datagen[2].db_n_16\,
      S(0) => \generate_datagen.datagen[2].db_n_17\,
      SAMPLEINFIRSTBIT => SAMPLEINFIRSTBIT,
      SAMPLEINFIRSTBIT36_out => SAMPLEINFIRSTBIT36_out,
      SAMPLEINFIRSTBIT4_out => SAMPLEINFIRSTBIT4_out,
      SAMPLEINFIRSTBIT59_out => SAMPLEINFIRSTBIT59_out,
      SAMPLEINLASTBIT => SAMPLEINLASTBIT,
      SAMPLEINLASTBIT35_out => SAMPLEINLASTBIT35_out,
      SAMPLEINLASTBIT3_out => SAMPLEINLASTBIT3_out,
      SAMPLEINLASTBIT60_out => SAMPLEINLASTBIT60_out,
      SAMPLEINOTHERBIT => SAMPLEINOTHERBIT,
      SAMPLEINOTHERBIT2_out => SAMPLEINOTHERBIT2_out,
      SAMPLEINOTHERBIT34_out => SAMPLEINOTHERBIT34_out,
      SAMPLEINOTHERBIT61_out => SAMPLEINOTHERBIT61_out,
      \compare_reg[8]_1\(0) => \cb/compare_reg[8]_1\(9),
      \compare_reg[9]_0\(0) => \cb/compare_reg[9]_0\(9),
      io_vita_data_n(0) => io_vita_data_n(1),
      io_vita_data_p(0) => io_vita_data_p(1),
      \out\ => FIFO_EMPTY17_out,
      \slv_reg4_reg[0]_rep\ => \slv_reg4_reg[0]_rep\,
      \slv_reg4_reg[0]_rep__4\(0) => \slv_reg4_reg[0]_rep__4\(0),
      \slv_reg4_reg[0]_rep__6\(2 downto 0) => \slv_reg4_reg[0]_rep__6\(2 downto 0),
      \slv_reg4_reg[2]\(1 downto 0) => \slv_reg4_reg[3]\(1 downto 0),
      \slv_reg5_reg[9]\(9 downto 0) => \slv_reg5_reg[9]\(9 downto 0),
      \slv_reg6_reg[9]\(9 downto 0) => \slv_reg6_reg[9]\(9 downto 0),
      vita_clk => vita_clk
    );
\generate_datagen.datagen[3].db\: entity work.design_1_onsemi_vita_cam_0_0_iserdes_datadeser_2
     port map (
      ALIGN_BUSY5_out => ALIGN_BUSY5_out,
      AR(0) => AR(1),
      AS(0) => AS(0),
      CLK => \^clk\,
      CLKB => CLKB,
      CLKDIV => CLKDIV_c_0,
      CTRL_DATA(5 downto 0) => CTRL_DATA_1(5 downto 0),
      \CTRL_DATA_reg[4]\(1) => \generate_datagen.datagen[2].db_n_30\,
      \CTRL_DATA_reg[4]\(0) => \generate_datagen.datagen[2].db_n_31\,
      CTRL_SAMPLEINFIRSTBIT_i_reg(2) => \generate_datagen.datagen[3].db_n_15\,
      CTRL_SAMPLEINFIRSTBIT_i_reg(1) => \generate_datagen.datagen[3].db_n_16\,
      CTRL_SAMPLEINFIRSTBIT_i_reg(0) => \generate_datagen.datagen[3].db_n_17\,
      CTRL_SAMPLEINLASTBIT_i_reg => \generate_datagen.datagen[3].db_n_25\,
      DELAY_WREN_c => DELAY_WREN_c,
      E(0) => csi_clockreset_reset_n,
      FIFO_WREN_c => FIFO_WREN_c,
      FIFO_WREN_r => \ss/FIFO_WREN_r\,
      PAR_DATAIN(9 downto 0) => PAR_DATAIN(39 downto 30),
      Q(0) => Q(0),
      SAMPLEINFIRSTBIT4_out => SAMPLEINFIRSTBIT4_out,
      SAMPLEINLASTBIT3_out => SAMPLEINLASTBIT3_out,
      SAMPLEINOTHERBIT2_out => SAMPLEINOTHERBIT2_out,
      \axi_araddr_reg[5]\ => \axi_araddr_reg[5]\,
      \axi_araddr_reg[5]_0\ => \axi_araddr_reg[5]_0\,
      \axi_araddr_reg[5]_1\ => \axi_araddr_reg[5]_1\,
      \axi_araddr_reg[7]\(1 downto 0) => \axi_araddr_reg[7]\(1 downto 0),
      \axi_rdata_reg[9]\ => \axi_rdata_reg[9]\,
      axi_rvalid_reg => axi_rvalid_reg,
      \compare_reg[0][9]\ => \generate_datagen.datagen[2].db_n_27\,
      \compare_reg[1][9]\ => \generate_datagen.datagen[2].db_n_29\,
      \compare_reg[2][9]\ => \generate_datagen.datagen[2].db_n_28\,
      \compare_reg[3][9]\ => \generate_datagen.datagen[2].db_n_33\,
      \compare_reg[7][9]\ => \generate_datagen.datagen[2].db_n_32\,
      \compare_reg[8]_1\(0) => \cb/compare_reg[8]_1\(9),
      \compare_reg[9]_0\(0) => \cb/compare_reg[9]_0\(9),
      io_vita_data_n(0) => io_vita_data_n(2),
      io_vita_data_p(0) => io_vita_data_p(2),
      \out\ => FIFO_EMPTY1_out,
      \slv_reg4_reg[0]_rep\ => \slv_reg4_reg[0]_rep\,
      \slv_reg4_reg[0]_rep__4\(0) => \slv_reg4_reg[0]_rep__4\(0),
      \slv_reg4_reg[0]_rep__6\(2 downto 0) => \slv_reg4_reg[0]_rep__6\(2 downto 0),
      \slv_reg4_reg[2]\(1 downto 0) => \slv_reg4_reg[3]\(1 downto 0),
      \slv_reg5_reg[9]\(9 downto 0) => \slv_reg5_reg[9]\(9 downto 0),
      \slv_reg6_reg[9]\(9 downto 0) => \slv_reg6_reg[9]\(9 downto 0),
      vita_clk => vita_clk
    );
\generate_datagen.datagen[4].db\: entity work.design_1_onsemi_vita_cam_0_0_iserdes_datadeser_3
     port map (
      ALIGN_BUSY58_out => ALIGN_BUSY58_out,
      AS(1) => \slv_reg4_reg[0]_rep__4\(0),
      AS(0) => AR(1),
      CLK => \^clk\,
      CLKB => CLKB,
      CLKDIV => CLKDIV_c_0,
      CTRL_DATA(5 downto 0) => CTRL_DATA_2(5 downto 0),
      \CTRL_DATA_reg[4]\(1) => \generate_datagen.datagen[2].db_n_37\,
      \CTRL_DATA_reg[4]\(0) => \generate_datagen.datagen[2].db_n_38\,
      CTRL_SAMPLEINFIRSTBIT_i_reg(2) => \generate_datagen.datagen[4].db_n_15\,
      CTRL_SAMPLEINFIRSTBIT_i_reg(1) => \generate_datagen.datagen[4].db_n_16\,
      CTRL_SAMPLEINFIRSTBIT_i_reg(0) => \generate_datagen.datagen[4].db_n_17\,
      CTRL_SAMPLEINLASTBIT_i_reg => \generate_datagen.datagen[4].db_n_24\,
      DELAY_WREN_c => DELAY_WREN_c,
      E(0) => csi_clockreset_reset_n,
      FIFO_WREN_c => FIFO_WREN_c,
      FIFO_WREN_r => \ss/FIFO_WREN_r\,
      PAR_DATAIN(9 downto 0) => PAR_DATAIN(49 downto 40),
      Q(0) => Q(0),
      SAMPLEINFIRSTBIT59_out => SAMPLEINFIRSTBIT59_out,
      SAMPLEINLASTBIT60_out => SAMPLEINLASTBIT60_out,
      SAMPLEINOTHERBIT61_out => SAMPLEINOTHERBIT61_out,
      \compare_reg[0][9]\ => \generate_datagen.datagen[2].db_n_34\,
      \compare_reg[1][9]\ => \generate_datagen.datagen[2].db_n_36\,
      \compare_reg[2][9]\ => \generate_datagen.datagen[2].db_n_35\,
      \compare_reg[3][9]\ => \generate_datagen.datagen[2].db_n_40\,
      \compare_reg[7][9]\ => \generate_datagen.datagen[2].db_n_39\,
      \compare_reg[8]_1\(0) => \cb/compare_reg[8]_1\(9),
      \compare_reg[9]_0\(0) => \cb/compare_reg[9]_0\(9),
      io_vita_data_n(0) => io_vita_data_n(3),
      io_vita_data_p(0) => io_vita_data_p(3),
      \out\ => FIFO_EMPTY62_out,
      \slv_reg4_reg[0]_rep\ => \slv_reg4_reg[0]_rep\,
      \slv_reg4_reg[0]_rep__0\(0) => AS(0),
      \slv_reg4_reg[0]_rep__6\(0) => \slv_reg4_reg[0]_rep__6\(2),
      \slv_reg4_reg[2]\(1 downto 0) => \slv_reg4_reg[3]\(1 downto 0),
      \slv_reg5_reg[9]\(9 downto 0) => \slv_reg5_reg[9]\(9 downto 0),
      \slv_reg6_reg[9]\(9 downto 0) => \slv_reg6_reg[9]\(9 downto 0),
      vita_clk => vita_clk
    );
\generate_idelay.serdesidelayrefclk\: entity work.design_1_onsemi_vita_cam_0_0_iserdes_idelayctrl
     port map (
      clk200 => clk200,
      \slv_reg4_reg[0]_rep\ => \slv_reg4_reg[0]_rep\
    );
\serdesclockgen[0].co\: entity work.design_1_onsemi_vita_cam_0_0_iserdes_compare
     port map (
      AR(0) => AR(0),
      AS(0) => AS(0),
      CLKDIV => CLKDIV_c_0,
      \CTRL_SAMPLEINOTHERBIT_reg[0]\ => \generate_datagen.datagen[2].db_n_41\,
      DELAY_WREN_c => DELAY_WREN_c,
      FIFO_WREN_c => FIFO_WREN_c,
      \slv_reg4_reg[3]\(0) => \slv_reg4_reg[3]\(2),
      vita_clk => vita_clk
    );
\serdesclockgen[0].ic\: entity work.design_1_onsemi_vita_cam_0_0_iserdes_clocks
     port map (
      CLK => \^clk\,
      CLKDIV => CLKDIV_c_0,
      CLK_RDY => p_0_out,
      \axi_araddr_reg[5]\ => \axi_araddr_reg[5]_2\,
      \axi_araddr_reg[5]_0\ => \axi_araddr_reg[5]_3\,
      \axi_araddr_reg[5]_1\ => \axi_araddr_reg[5]_4\,
      \axi_araddr_reg[5]_2\ => \axi_araddr_reg[5]_5\,
      \axi_araddr_reg[5]_3\ => \axi_araddr_reg[5]_6\,
      \axi_araddr_reg[5]_4\ => \axi_araddr_reg[5]_7\,
      \axi_araddr_reg[7]\(1 downto 0) => \axi_araddr_reg[7]\(1 downto 0),
      \axi_rdata_reg[16]\ => \axi_rdata_reg[16]\,
      \axi_rdata_reg[24]\ => \axi_rdata_reg[24]\,
      axi_rvalid_reg => axi_rvalid_reg,
      host_iserdes_clk_status(1 downto 0) => host_iserdes_clk_status(1 downto 0),
      io_vita_clk_out_n => io_vita_clk_out_n,
      io_vita_clk_out_p => io_vita_clk_out_p,
      \slv_reg4_reg[0]_rep\ => \slv_reg4_reg[0]_rep\,
      vita_clk => vita_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_xpm_fifo_rst is
  port (
    dest_rst : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    overflow_i0 : out STD_LOGIC;
    \count_value_i_reg[0]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    underflow_i0 : out STD_LOGIC;
    \count_value_i_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pf_ic_rc.prog_full_i_reg\ : out STD_LOGIC;
    \gen_pf_ic_rc.diff_pntr_pf_q_reg[4]\ : out STD_LOGIC;
    \count_value_i_reg[0]_1\ : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[1]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_fwft.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \gen_fwft.empty_fwft_i_reg\ : in STD_LOGIC;
    \gen_pf_ic_rc.prog_full_i_reg_0\ : in STD_LOGIC;
    rst : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    \reg_out_i_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_xpm_fifo_rst : entity is "xpm_fifo_rst";
end design_1_onsemi_vita_cam_0_0_xpm_fifo_rst;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_xpm_fifo_rst is
  signal \^dest_rst\ : STD_LOGIC;
  signal fifo_rd_rst_d3 : STD_LOGIC;
  signal fifo_rd_rst_d3_wr_d2 : STD_LOGIC;
  signal fifo_rd_rst_done : STD_LOGIC;
  signal fifo_rd_rst_wr_i : STD_LOGIC;
  signal fifo_wr_rst_d2 : STD_LOGIC;
  signal fifo_wr_rst_d3 : STD_LOGIC;
  signal fifo_wr_rst_done : STD_LOGIC;
  signal \gen_rst_ic.fifo_rd_rst_done_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_i_reg_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wrst_wr_inst_n_1\ : STD_LOGIC;
  signal \gen_rst_ic.wrst_wr_inst_n_2\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal power_on_rst : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \gen_rst_ic.fifo_rd_rst_done_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \gen_rst_ic.fifo_wr_rst_i_i_2\ : label is "soft_lutpair41";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \gen_rst_ic.rrst_wr_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 2;
  attribute INIT : string;
  attribute INIT of \gen_rst_ic.rrst_wr_inst\ : label is "0";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.rrst_wr_inst\ : label is 1;
  attribute VERSION : integer;
  attribute VERSION of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_rst_ic.rrst_wr_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_rst_ic.rrst_wr_inst\ : label is "TRUE";
  attribute DEF_VAL of \gen_rst_ic.wrst_rd_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 2;
  attribute INIT of \gen_rst_ic.wrst_rd_inst\ : label is "0";
  attribute SIM_ASSERT_CHK of \gen_rst_ic.wrst_rd_inst\ : label is 1;
  attribute VERSION of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute XPM_CDC of \gen_rst_ic.wrst_rd_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \gen_rst_ic.wrst_rd_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of overflow_i_i_1 : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of wr_rst_busy_INST_0 : label is "soft_lutpair40";
begin
  dest_rst <= \^dest_rst\;
\count_value_i[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0010"
    )
        port map (
      I0 => fifo_rd_rst_wr_i,
      I1 => \gen_rst_ic.fifo_wr_rst_i_reg_n_0\,
      I2 => wr_en,
      I3 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\,
      I4 => Q(0),
      O => D(0)
    );
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0010"
    )
        port map (
      I0 => fifo_rd_rst_wr_i,
      I1 => \gen_rst_ic.fifo_wr_rst_i_reg_n_0\,
      I2 => wr_en,
      I3 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\,
      I4 => \count_value_i_reg[1]_1\(0),
      O => \count_value_i_reg[1]\(0)
    );
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0010"
    )
        port map (
      I0 => fifo_rd_rst_wr_i,
      I1 => \gen_rst_ic.fifo_wr_rst_i_reg_n_0\,
      I2 => wr_en,
      I3 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\,
      I4 => \count_value_i_reg[1]_2\(0),
      O => \count_value_i_reg[1]_0\(0)
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00040000"
    )
        port map (
      I0 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\,
      I1 => wr_en,
      I2 => \gen_rst_ic.fifo_wr_rst_i_reg_n_0\,
      I3 => fifo_rd_rst_wr_i,
      I4 => Q(0),
      I5 => Q(1),
      O => D(1)
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00040000"
    )
        port map (
      I0 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\,
      I1 => wr_en,
      I2 => \gen_rst_ic.fifo_wr_rst_i_reg_n_0\,
      I3 => fifo_rd_rst_wr_i,
      I4 => \count_value_i_reg[1]_1\(0),
      I5 => \count_value_i_reg[1]_1\(1),
      O => \count_value_i_reg[1]\(1)
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00040000"
    )
        port map (
      I0 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\,
      I1 => wr_en,
      I2 => \gen_rst_ic.fifo_wr_rst_i_reg_n_0\,
      I3 => fifo_rd_rst_wr_i,
      I4 => \count_value_i_reg[1]_2\(0),
      I5 => \count_value_i_reg[1]_2\(1),
      O => \count_value_i_reg[1]_0\(1)
    );
\gen_pf_ic_rc.diff_pntr_pf_q[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444444D4444"
    )
        port map (
      I0 => \reg_out_i_reg[0]\(0),
      I1 => \count_value_i_reg[1]_1\(0),
      I2 => fifo_rd_rst_wr_i,
      I3 => \gen_rst_ic.fifo_wr_rst_i_reg_n_0\,
      I4 => wr_en,
      I5 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\,
      O => \gen_pf_ic_rc.diff_pntr_pf_q_reg[4]\
    );
\gen_pf_ic_rc.prog_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000008A"
    )
        port map (
      I0 => \gen_pf_ic_rc.prog_full_i_reg_0\,
      I1 => rst,
      I2 => rst_d1,
      I3 => fifo_rd_rst_wr_i,
      I4 => \gen_rst_ic.fifo_wr_rst_i_reg_n_0\,
      O => \gen_pf_ic_rc.prog_full_i_reg\
    );
\gen_rst_ic.fifo_rd_rst_d3_wr_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => fifo_rd_rst_wr_i,
      Q => fifo_rd_rst_d3_wr_d2,
      R => '0'
    );
\gen_rst_ic.fifo_rd_rst_done_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => fifo_wr_rst_done,
      I1 => fifo_rd_rst_done,
      I2 => fifo_rd_rst_d3_wr_d2,
      I3 => fifo_rd_rst_wr_i,
      O => \gen_rst_ic.fifo_rd_rst_done_i_1_n_0\
    );
\gen_rst_ic.fifo_rd_rst_done_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_rd_rst_done_i_1_n_0\,
      Q => fifo_rd_rst_done,
      R => '0'
    );
\gen_rst_ic.fifo_wr_rst_d3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => fifo_wr_rst_d2,
      Q => fifo_wr_rst_d3,
      R => '0'
    );
\gen_rst_ic.fifo_wr_rst_done_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.wrst_wr_inst_n_2\,
      Q => fifo_wr_rst_done,
      R => '0'
    );
\gen_rst_ic.fifo_wr_rst_i_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => fifo_wr_rst_done,
      I1 => fifo_rd_rst_done,
      O => p_0_in
    );
\gen_rst_ic.fifo_wr_rst_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.wrst_wr_inst_n_1\,
      Q => \gen_rst_ic.fifo_wr_rst_i_reg_n_0\,
      R => '0'
    );
\gen_rst_ic.rrst_rd_inst\: entity work.\design_1_onsemi_vita_cam_0_0_xpm_reg_pipe_bit__parameterized0\
     port map (
      SR(0) => SR(0),
      \count_value_i_reg[0]\(0) => \count_value_i_reg[0]_0\(0),
      dest_rst => \^dest_rst\,
      fifo_rd_rst_d3 => fifo_rd_rst_d3,
      \gen_fwft.curr_fwft_state_reg[1]\(1 downto 0) => \gen_fwft.curr_fwft_state_reg[1]\(1 downto 0),
      \gen_fwft.empty_fwft_i_reg\ => \gen_fwft.empty_fwft_i_reg\,
      rd_clk => rd_clk,
      rd_en => rd_en,
      underflow_i0 => underflow_i0
    );
\gen_rst_ic.rrst_wr_inst\: entity work.\design_1_onsemi_vita_cam_0_0_xpm_cdc_sync_rst__3\
     port map (
      dest_clk => wr_clk,
      dest_rst => fifo_rd_rst_wr_i,
      src_rst => fifo_rd_rst_d3
    );
\gen_rst_ic.wrst_rd_inst\: entity work.\design_1_onsemi_vita_cam_0_0_xpm_cdc_sync_rst__2\
     port map (
      dest_clk => rd_clk,
      dest_rst => \^dest_rst\,
      src_rst => \gen_rst_ic.fifo_wr_rst_i_reg_n_0\
    );
\gen_rst_ic.wrst_wr_inst\: entity work.design_1_onsemi_vita_cam_0_0_xpm_reg_pipe_bit
     port map (
      Q(0) => power_on_rst(1),
      dest_rst => fifo_rd_rst_wr_i,
      fifo_rd_rst_done => fifo_rd_rst_done,
      fifo_wr_rst_d2 => fifo_wr_rst_d2,
      fifo_wr_rst_d3 => fifo_wr_rst_d3,
      fifo_wr_rst_done => fifo_wr_rst_done,
      \gen_rst_ic.fifo_wr_rst_done_reg\ => \gen_rst_ic.wrst_wr_inst_n_2\,
      \gen_rst_ic.fifo_wr_rst_i_reg\ => \gen_rst_ic.wrst_wr_inst_n_1\,
      \gen_rst_ic.fifo_wr_rst_i_reg_0\ => \gen_rst_ic.fifo_wr_rst_i_reg_n_0\,
      p_0_in => p_0_in,
      rst => rst,
      wr_clk => wr_clk
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\,
      I1 => wr_en,
      I2 => \gen_rst_ic.fifo_wr_rst_i_reg_n_0\,
      I3 => fifo_rd_rst_wr_i,
      O => \count_value_i_reg[0]_1\
    );
overflow_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => wr_en,
      I1 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\,
      I2 => fifo_rd_rst_wr_i,
      I3 => \gen_rst_ic.fifo_wr_rst_i_reg_n_0\,
      O => overflow_i0
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => power_on_rst(1),
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => fifo_rd_rst_wr_i,
      I1 => \gen_rst_ic.fifo_wr_rst_i_reg_n_0\,
      O => \count_value_i_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_onsemi_vita_cam_0_0_xpm_fifo_rst__xdcDup__1\ is
  port (
    dest_rst : out STD_LOGIC;
    d_out_reg : out STD_LOGIC;
    \gen_rst_ic.fifo_rd_rst_d3_wr_d2_reg_0\ : out STD_LOGIC;
    overflow_i0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    underflow_i0 : out STD_LOGIC;
    \rd_data_count_i_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : in STD_LOGIC;
    \gen_fwft.empty_fwft_i_reg\ : in STD_LOGIC;
    \gen_fwft.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_onsemi_vita_cam_0_0_xpm_fifo_rst__xdcDup__1\ : entity is "xpm_fifo_rst";
end \design_1_onsemi_vita_cam_0_0_xpm_fifo_rst__xdcDup__1\;

architecture STRUCTURE of \design_1_onsemi_vita_cam_0_0_xpm_fifo_rst__xdcDup__1\ is
  signal \^d_out_reg\ : STD_LOGIC;
  signal \^dest_rst\ : STD_LOGIC;
  signal fifo_rd_rst_d3 : STD_LOGIC;
  signal fifo_rd_rst_d3_wr_d2 : STD_LOGIC;
  signal fifo_rd_rst_done : STD_LOGIC;
  signal fifo_wr_rst_d2 : STD_LOGIC;
  signal fifo_wr_rst_d3 : STD_LOGIC;
  signal fifo_wr_rst_done : STD_LOGIC;
  signal \^gen_rst_ic.fifo_rd_rst_d3_wr_d2_reg_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_rd_rst_done_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wrst_wr_inst_n_1\ : STD_LOGIC;
  signal \gen_rst_ic.wrst_wr_inst_n_2\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal power_on_rst : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_rst_ic.fifo_rd_rst_done_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \gen_rst_ic.fifo_wr_rst_i_i_2\ : label is "soft_lutpair25";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \gen_rst_ic.rrst_wr_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 2;
  attribute INIT : string;
  attribute INIT of \gen_rst_ic.rrst_wr_inst\ : label is "0";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.rrst_wr_inst\ : label is 1;
  attribute VERSION : integer;
  attribute VERSION of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_rst_ic.rrst_wr_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_rst_ic.rrst_wr_inst\ : label is "TRUE";
  attribute DEF_VAL of \gen_rst_ic.wrst_rd_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 2;
  attribute INIT of \gen_rst_ic.wrst_rd_inst\ : label is "0";
  attribute SIM_ASSERT_CHK of \gen_rst_ic.wrst_rd_inst\ : label is 1;
  attribute VERSION of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute XPM_CDC of \gen_rst_ic.wrst_rd_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \gen_rst_ic.wrst_rd_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of overflow_i_i_1 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of wr_rst_busy_INST_0 : label is "soft_lutpair24";
begin
  d_out_reg <= \^d_out_reg\;
  dest_rst <= \^dest_rst\;
  \gen_rst_ic.fifo_rd_rst_d3_wr_d2_reg_0\ <= \^gen_rst_ic.fifo_rd_rst_d3_wr_d2_reg_0\;
\count_value_i[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0010"
    )
        port map (
      I0 => \^gen_rst_ic.fifo_rd_rst_d3_wr_d2_reg_0\,
      I1 => \^d_out_reg\,
      I2 => wr_en,
      I3 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\,
      I4 => Q(0),
      O => S(0)
    );
\count_value_i[3]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0010"
    )
        port map (
      I0 => \^gen_rst_ic.fifo_rd_rst_d3_wr_d2_reg_0\,
      I1 => \^d_out_reg\,
      I2 => wr_en,
      I3 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\,
      I4 => \count_value_i_reg[0]_0\(0),
      O => \count_value_i_reg[3]\(0)
    );
\count_value_i[3]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0010"
    )
        port map (
      I0 => \^gen_rst_ic.fifo_rd_rst_d3_wr_d2_reg_0\,
      I1 => \^d_out_reg\,
      I2 => wr_en,
      I3 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\,
      I4 => \count_value_i_reg[0]_1\(0),
      O => \count_value_i_reg[3]_0\(0)
    );
\gen_rst_ic.fifo_rd_rst_d3_wr_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \^gen_rst_ic.fifo_rd_rst_d3_wr_d2_reg_0\,
      Q => fifo_rd_rst_d3_wr_d2,
      R => '0'
    );
\gen_rst_ic.fifo_rd_rst_done_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => fifo_wr_rst_done,
      I1 => fifo_rd_rst_done,
      I2 => fifo_rd_rst_d3_wr_d2,
      I3 => \^gen_rst_ic.fifo_rd_rst_d3_wr_d2_reg_0\,
      O => \gen_rst_ic.fifo_rd_rst_done_i_1_n_0\
    );
\gen_rst_ic.fifo_rd_rst_done_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_rd_rst_done_i_1_n_0\,
      Q => fifo_rd_rst_done,
      R => '0'
    );
\gen_rst_ic.fifo_wr_rst_d3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => fifo_wr_rst_d2,
      Q => fifo_wr_rst_d3,
      R => '0'
    );
\gen_rst_ic.fifo_wr_rst_done_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.wrst_wr_inst_n_2\,
      Q => fifo_wr_rst_done,
      R => '0'
    );
\gen_rst_ic.fifo_wr_rst_i_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => fifo_wr_rst_done,
      I1 => fifo_rd_rst_done,
      O => p_0_in
    );
\gen_rst_ic.fifo_wr_rst_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.wrst_wr_inst_n_1\,
      Q => \^d_out_reg\,
      R => '0'
    );
\gen_rst_ic.rrst_rd_inst\: entity work.\design_1_onsemi_vita_cam_0_0_xpm_reg_pipe_bit__parameterized0_36\
     port map (
      \count_value_i_reg[0]\(0) => \count_value_i_reg[0]\(0),
      dest_rst => \^dest_rst\,
      fifo_rd_rst_d3 => fifo_rd_rst_d3,
      \gen_fwft.curr_fwft_state_reg[1]\(1 downto 0) => \gen_fwft.curr_fwft_state_reg[1]\(1 downto 0),
      \gen_fwft.empty_fwft_i_reg\ => \gen_fwft.empty_fwft_i_reg\,
      rd_clk => rd_clk,
      \rd_data_count_i_reg[5]\(0) => \rd_data_count_i_reg[5]\(0),
      rd_en => rd_en,
      underflow_i0 => underflow_i0
    );
\gen_rst_ic.rrst_wr_inst\: entity work.design_1_onsemi_vita_cam_0_0_xpm_cdc_sync_rst
     port map (
      dest_clk => wr_clk,
      dest_rst => \^gen_rst_ic.fifo_rd_rst_d3_wr_d2_reg_0\,
      src_rst => fifo_rd_rst_d3
    );
\gen_rst_ic.wrst_rd_inst\: entity work.\design_1_onsemi_vita_cam_0_0_xpm_cdc_sync_rst__4\
     port map (
      dest_clk => rd_clk,
      dest_rst => \^dest_rst\,
      src_rst => \^d_out_reg\
    );
\gen_rst_ic.wrst_wr_inst\: entity work.design_1_onsemi_vita_cam_0_0_xpm_reg_pipe_bit_37
     port map (
      Q(0) => power_on_rst(1),
      dest_rst => \^gen_rst_ic.fifo_rd_rst_d3_wr_d2_reg_0\,
      fifo_rd_rst_done => fifo_rd_rst_done,
      fifo_wr_rst_d2 => fifo_wr_rst_d2,
      fifo_wr_rst_d3 => fifo_wr_rst_d3,
      fifo_wr_rst_done => fifo_wr_rst_done,
      \gen_rst_ic.fifo_wr_rst_done_reg\ => \gen_rst_ic.wrst_wr_inst_n_2\,
      \gen_rst_ic.fifo_wr_rst_i_reg\ => \gen_rst_ic.wrst_wr_inst_n_1\,
      p_0_in => p_0_in,
      rst => rst,
      src_rst => \^d_out_reg\,
      wr_clk => wr_clk
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\,
      I1 => wr_en,
      I2 => \^d_out_reg\,
      I3 => \^gen_rst_ic.fifo_rd_rst_d3_wr_d2_reg_0\,
      O => E(0)
    );
overflow_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => wr_en,
      I1 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\,
      I2 => \^gen_rst_ic.fifo_rd_rst_d3_wr_d2_reg_0\,
      I3 => \^d_out_reg\,
      O => overflow_i0
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => power_on_rst(1),
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^gen_rst_ic.fifo_rd_rst_d3_wr_d2_reg_0\,
      I1 => \^d_out_reg\,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_xpm_fifo_base is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 0 to 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of design_1_onsemi_vita_cam_0_0_xpm_fifo_base : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of design_1_onsemi_vita_cam_0_0_xpm_fifo_base : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of design_1_onsemi_vita_cam_0_0_xpm_fifo_base : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of design_1_onsemi_vita_cam_0_0_xpm_fifo_base : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of design_1_onsemi_vita_cam_0_0_xpm_fifo_base : entity is 0;
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of design_1_onsemi_vita_cam_0_0_xpm_fifo_base : entity is 0;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of design_1_onsemi_vita_cam_0_0_xpm_fifo_base : entity is 0;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of design_1_onsemi_vita_cam_0_0_xpm_fifo_base : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of design_1_onsemi_vita_cam_0_0_xpm_fifo_base : entity is 1;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of design_1_onsemi_vita_cam_0_0_xpm_fifo_base : entity is 16;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of design_1_onsemi_vita_cam_0_0_xpm_fifo_base : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of design_1_onsemi_vita_cam_0_0_xpm_fifo_base : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of design_1_onsemi_vita_cam_0_0_xpm_fifo_base : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_xpm_fifo_base : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of design_1_onsemi_vita_cam_0_0_xpm_fifo_base : entity is 6;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of design_1_onsemi_vita_cam_0_0_xpm_fifo_base : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of design_1_onsemi_vita_cam_0_0_xpm_fifo_base : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of design_1_onsemi_vita_cam_0_0_xpm_fifo_base : entity is 6;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of design_1_onsemi_vita_cam_0_0_xpm_fifo_base : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of design_1_onsemi_vita_cam_0_0_xpm_fifo_base : entity is 7;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of design_1_onsemi_vita_cam_0_0_xpm_fifo_base : entity is 8;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of design_1_onsemi_vita_cam_0_0_xpm_fifo_base : entity is 8;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of design_1_onsemi_vita_cam_0_0_xpm_fifo_base : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of design_1_onsemi_vita_cam_0_0_xpm_fifo_base : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of design_1_onsemi_vita_cam_0_0_xpm_fifo_base : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of design_1_onsemi_vita_cam_0_0_xpm_fifo_base : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of design_1_onsemi_vita_cam_0_0_xpm_fifo_base : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of design_1_onsemi_vita_cam_0_0_xpm_fifo_base : entity is 1;
  attribute READ_MODE : integer;
  attribute READ_MODE of design_1_onsemi_vita_cam_0_0_xpm_fifo_base : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of design_1_onsemi_vita_cam_0_0_xpm_fifo_base : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of design_1_onsemi_vita_cam_0_0_xpm_fifo_base : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of design_1_onsemi_vita_cam_0_0_xpm_fifo_base : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of design_1_onsemi_vita_cam_0_0_xpm_fifo_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of design_1_onsemi_vita_cam_0_0_xpm_fifo_base : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of design_1_onsemi_vita_cam_0_0_xpm_fifo_base : entity is 1;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of design_1_onsemi_vita_cam_0_0_xpm_fifo_base : entity is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of design_1_onsemi_vita_cam_0_0_xpm_fifo_base : entity is 5;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of design_1_onsemi_vita_cam_0_0_xpm_fifo_base : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of design_1_onsemi_vita_cam_0_0_xpm_fifo_base : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of design_1_onsemi_vita_cam_0_0_xpm_fifo_base : entity is "TRUE";
end design_1_onsemi_vita_cam_0_0_xpm_fifo_base;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_xpm_fifo_base is
  signal count_value_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal diff_pntr_pe : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal diff_pntr_pf_q : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal diff_pntr_pf_q0 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal diff_wr_rd_pntr1_out : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal diff_wr_rd_pntr_rdc : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \^empty\ : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_6\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_5\ : STD_LOGIC;
  signal \gen_fwft.empty_fwft_i_reg0\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.prog_empty_i_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.prog_full_i_i_2_n_0\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal overflow_i0 : STD_LOGIC;
  signal \^prog_empty\ : STD_LOGIC;
  signal \^prog_full\ : STD_LOGIC;
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_regout_en : STD_LOGIC;
  signal rd_data_count_i0 : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_pntr_wr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_pntr_wr_cdc : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_pntr_wr_cdc_dc : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_rst_i : STD_LOGIC;
  signal rdp_inst_n_10 : STD_LOGIC;
  signal rdp_inst_n_11 : STD_LOGIC;
  signal rdp_inst_n_12 : STD_LOGIC;
  signal rdp_inst_n_6 : STD_LOGIC;
  signal rdp_inst_n_9 : STD_LOGIC;
  signal rdpp1_inst_n_0 : STD_LOGIC;
  signal rdpp1_inst_n_1 : STD_LOGIC;
  signal rdpp1_inst_n_2 : STD_LOGIC;
  signal rdpp1_inst_n_3 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal src_in_bin00_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal underflow_i0 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wr_pntr_plus1_pf : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal wr_pntr_rd_cdc : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wr_pntr_rd_cdc_dc : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^wr_rst_busy\ : STD_LOGIC;
  signal wrpp2_inst_n_0 : STD_LOGIC;
  signal wrpp2_inst_n_1 : STD_LOGIC;
  signal wrpp2_inst_n_2 : STD_LOGIC;
  signal wrpp2_inst_n_3 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_12 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_13 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_14 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_2 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_3 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_4 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_5 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_6 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 2;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 5;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 2;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 4;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 4;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 5;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 2;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 4;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair42";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of \gen_sdpram.xpm_memory_base_inst\ : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of \gen_sdpram.xpm_memory_base_inst\ : label is 2147483647;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 2147483647;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is -1;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of \gen_sdpram.xpm_memory_base_inst\ : label is -1;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of \gen_sdpram.xpm_memory_base_inst\ : label is -2147483647;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : integer;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 5;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_4\ : label is "soft_lutpair42";
begin
  empty <= \^empty\;
  full <= \^full\;
  prog_empty <= \^prog_empty\;
  prog_full <= \^prog_full\;
  wr_rst_busy <= \^wr_rst_busy\;
\gen_cdc_pntr.rd_pntr_cdc_dc_inst\: entity work.\design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized1\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(4 downto 0) => rd_pntr_wr_cdc_dc(4 downto 0),
      src_clk => rd_clk,
      src_in_bin(4) => rdp_inst_n_9,
      src_in_bin(3) => rdp_inst_n_10,
      src_in_bin(2) => rdp_inst_n_11,
      src_in_bin(1) => src_in_bin00_out(1),
      src_in_bin(0) => rdp_inst_n_12
    );
\gen_cdc_pntr.rd_pntr_cdc_inst\: entity work.design_1_onsemi_vita_cam_0_0_xpm_cdc_gray
     port map (
      dest_clk => wr_clk,
      dest_out_bin(3 downto 0) => rd_pntr_wr_cdc(3 downto 0),
      src_clk => rd_clk,
      src_in_bin(3 downto 0) => rd_pntr_ext(3 downto 0)
    );
\gen_cdc_pntr.rpw_gray_reg\: entity work.design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_vec
     port map (
      D(3 downto 0) => rd_pntr_wr_cdc(3 downto 0),
      Q(3 downto 0) => wr_pntr_plus1_pf(4 downto 1),
      \count_value_i_reg[3]\(3) => wrpp2_inst_n_0,
      \count_value_i_reg[3]\(2) => wrpp2_inst_n_1,
      \count_value_i_reg[3]\(1) => wrpp2_inst_n_2,
      \count_value_i_reg[3]\(0) => wrpp2_inst_n_3,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(3 downto 0) => rd_pntr_wr(3 downto 0),
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\ => xpm_fifo_rst_inst_n_14,
      ram_full_i0 => ram_full_i0,
      \syncstages_ff_reg[1]\ => \^wr_rst_busy\,
      wr_clk => wr_clk
    );
\gen_cdc_pntr.rpw_gray_reg_dc\: entity work.\design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_vec__parameterized0\
     port map (
      D(2 downto 1) => diff_wr_rd_pntr1_out(4 downto 3),
      D(0) => diff_wr_rd_pntr1_out(1),
      Q(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      Q(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      Q(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      \count_value_i_reg[4]\(4 downto 0) => wr_pntr_ext(4 downto 0),
      \dest_graysync_ff_reg[1][4]\(4 downto 0) => rd_pntr_wr_cdc_dc(4 downto 0),
      \syncstages_ff_reg[1]\ => \^wr_rst_busy\,
      wr_clk => wr_clk
    );
\gen_cdc_pntr.wpr_gray_reg\: entity work.design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_vec_26
     port map (
      D(1 downto 0) => diff_pntr_pe(1 downto 0),
      Q(3) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      Q(2) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      Q(1) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      Q(0) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      SR(0) => rd_rst_i,
      \count_value_i_reg[3]\(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[3]_0\(3) => rdpp1_inst_n_0,
      \count_value_i_reg[3]_0\(2) => rdpp1_inst_n_1,
      \count_value_i_reg[3]_0\(1) => rdpp1_inst_n_2,
      \count_value_i_reg[3]_0\(0) => rdpp1_inst_n_3,
      \dest_graysync_ff_reg[1][3]\(3 downto 0) => wr_pntr_rd_cdc(3 downto 0),
      \gen_fwft.curr_fwft_state_reg[0]\ => rdp_inst_n_6,
      \gen_fwft.curr_fwft_state_reg[1]\(1 downto 0) => curr_fwft_state(1 downto 0),
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
\gen_cdc_pntr.wpr_gray_reg_dc\: entity work.\design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_vec__parameterized0_27\
     port map (
      D(0) => diff_wr_rd_pntr_rdc(1),
      Q(4) => \gen_cdc_pntr.wpr_gray_reg_dc_n_1\,
      Q(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_2\,
      Q(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_3\,
      Q(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_4\,
      Q(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_5\,
      SR(0) => rd_rst_i,
      count_value_i(1 downto 0) => count_value_i(1 downto 0),
      \count_value_i_reg[3]\(2) => rd_pntr_ext(3),
      \count_value_i_reg[3]\(1 downto 0) => rd_pntr_ext(1 downto 0),
      \dest_graysync_ff_reg[3][4]\(4 downto 0) => wr_pntr_rd_cdc_dc(4 downto 0),
      rd_clk => rd_clk,
      \rd_data_count_i_reg[4]\ => \gen_cdc_pntr.wpr_gray_reg_dc_n_6\
    );
\gen_cdc_pntr.wr_pntr_cdc_dc_inst\: entity work.\design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized0\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(4 downto 0) => wr_pntr_rd_cdc_dc(4 downto 0),
      src_clk => wr_clk,
      src_in_bin(4 downto 0) => wr_pntr_ext(4 downto 0)
    );
\gen_cdc_pntr.wr_pntr_cdc_inst\: entity work.\design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__1\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(3 downto 0) => wr_pntr_rd_cdc(3 downto 0),
      src_clk => wr_clk,
      src_in_bin(3 downto 0) => wr_pntr_ext(3 downto 0)
    );
\gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => ram_empty_i,
      O => next_fwft_state(1)
    );
\gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => rd_rst_i
    );
\gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => next_fwft_state(1),
      Q => curr_fwft_state(1),
      R => rd_rst_i
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => \^empty\,
      O => \gen_fwft.empty_fwft_i_reg0\
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_fwft.empty_fwft_i_reg0\,
      Q => \^empty\,
      S => rd_rst_i
    );
\gen_fwft.rdpp1_inst\: entity work.design_1_onsemi_vita_cam_0_0_xpm_counter_updn
     port map (
      D(0) => diff_wr_rd_pntr_rdc(2),
      Q(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_3\,
      Q(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_4\,
      Q(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_5\,
      SR(0) => rd_rst_i,
      count_value_i(1 downto 0) => count_value_i(1 downto 0),
      \count_value_i_reg[2]\(2 downto 0) => rd_pntr_ext(2 downto 0),
      \gen_fwft.curr_fwft_state_reg[1]\(1 downto 0) => curr_fwft_state(1 downto 0),
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      \rd_data_count_i_reg[2]\ => \gen_fwft.rdpp1_inst_n_1\,
      rd_en => rd_en,
      src_in_bin(0) => src_in_bin00_out(1)
    );
\gen_pf_ic_rc.diff_pntr_pe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(0),
      Q => \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[0]\,
      R => rd_rst_i
    );
\gen_pf_ic_rc.diff_pntr_pe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(1),
      Q => \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[1]\,
      R => rd_rst_i
    );
\gen_pf_ic_rc.diff_pntr_pe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(2),
      Q => \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[2]\,
      R => rd_rst_i
    );
\gen_pf_ic_rc.diff_pntr_pe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(3),
      Q => \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[3]\,
      R => rd_rst_i
    );
\gen_pf_ic_rc.diff_pntr_pf_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(2),
      Q => diff_pntr_pf_q(2),
      R => \^wr_rst_busy\
    );
\gen_pf_ic_rc.diff_pntr_pf_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(3),
      Q => diff_pntr_pf_q(3),
      R => \^wr_rst_busy\
    );
\gen_pf_ic_rc.diff_pntr_pf_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(4),
      Q => diff_pntr_pf_q(4),
      R => \^wr_rst_busy\
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => \^wr_rst_busy\
    );
\gen_pf_ic_rc.prog_empty_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888BBBBBBB"
    )
        port map (
      I0 => \^prog_empty\,
      I1 => \^empty\,
      I2 => \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[1]\,
      I3 => \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[0]\,
      I4 => \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[2]\,
      I5 => \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[3]\,
      O => \gen_pf_ic_rc.prog_empty_i_i_1_n_0\
    );
\gen_pf_ic_rc.prog_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_pf_ic_rc.prog_empty_i_i_1_n_0\,
      Q => \^prog_empty\,
      S => rd_rst_i
    );
\gen_pf_ic_rc.prog_full_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8B8B8"
    )
        port map (
      I0 => \^prog_full\,
      I1 => \^full\,
      I2 => diff_pntr_pf_q(4),
      I3 => diff_pntr_pf_q(2),
      I4 => diff_pntr_pf_q(3),
      O => \gen_pf_ic_rc.prog_full_i_i_2_n_0\
    );
\gen_pf_ic_rc.prog_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => xpm_fifo_rst_inst_n_12,
      Q => \^prog_full\,
      R => '0'
    );
\gen_pf_ic_rc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => rd_rst_i
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.design_1_onsemi_vita_cam_0_0_xpm_memory_base
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => rd_clk,
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => dbiterr,
      dina(0) => din(0),
      dinb(0) => '0',
      douta(0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(0),
      doutb(0) => dout(0),
      ena => xpm_fifo_rst_inst_n_14,
      enb => rdp_inst_n_6,
      injectdbiterra => injectdbiterr,
      injectdbiterrb => '0',
      injectsbiterra => injectsbiterr,
      injectsbiterrb => '0',
      regcea => '0',
      regceb => ram_regout_en,
      rsta => '0',
      rstb => rd_rst_i,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => sbiterr,
      sleep => sleep,
      wea(0) => xpm_fifo_rst_inst_n_14,
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => rd_en,
      O => ram_regout_en
    );
overflow_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => overflow_i0,
      Q => overflow,
      R => '0'
    );
\rd_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => diff_wr_rd_pntr_rdc(1),
      Q => rd_data_count(0),
      R => rd_data_count_i0
    );
\rd_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => diff_wr_rd_pntr_rdc(2),
      Q => rd_data_count(1),
      R => rd_data_count_i0
    );
\rd_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => diff_wr_rd_pntr_rdc(3),
      Q => rd_data_count(2),
      R => rd_data_count_i0
    );
\rd_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => diff_wr_rd_pntr_rdc(4),
      Q => rd_data_count(3),
      R => rd_data_count_i0
    );
rdp_inst: entity work.\design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized0\
     port map (
      D(1 downto 0) => diff_pntr_pe(3 downto 2),
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      SR(0) => rd_rst_i,
      count_value_i(1 downto 0) => count_value_i(1 downto 0),
      \count_value_i_reg[0]_0\ => rdp_inst_n_6,
      \count_value_i_reg[1]_0\ => \gen_fwft.rdpp1_inst_n_1\,
      \gen_fwft.curr_fwft_state_reg[1]\(1 downto 0) => curr_fwft_state(1 downto 0),
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      \rd_data_count_i_reg[4]\(1 downto 0) => diff_wr_rd_pntr_rdc(4 downto 3),
      rd_en => rd_en,
      \reg_out_i_reg[3]\(3) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      \reg_out_i_reg[3]\(2) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      \reg_out_i_reg[3]\(1) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      \reg_out_i_reg[3]\(0) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      \reg_out_i_reg[3]_0\ => \gen_cdc_pntr.wpr_gray_reg_dc_n_6\,
      \reg_out_i_reg[4]\(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_1\,
      \reg_out_i_reg[4]\(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_2\,
      \reg_out_i_reg[4]\(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_3\,
      \reg_out_i_reg[4]\(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_4\,
      src_in_bin(3) => rdp_inst_n_9,
      src_in_bin(2) => rdp_inst_n_10,
      src_in_bin(1) => rdp_inst_n_11,
      src_in_bin(0) => rdp_inst_n_12
    );
rdpp1_inst: entity work.\design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized1\
     port map (
      Q(3) => rdpp1_inst_n_0,
      Q(2) => rdpp1_inst_n_1,
      Q(1) => rdpp1_inst_n_2,
      Q(0) => rdpp1_inst_n_3,
      SR(0) => rd_rst_i,
      \gen_fwft.curr_fwft_state_reg[0]\ => rdp_inst_n_6,
      \gen_fwft.curr_fwft_state_reg[1]\(1 downto 0) => curr_fwft_state(1 downto 0),
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
rst_d1_inst: entity work.design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit
     port map (
      rst_d1 => rst_d1,
      \syncstages_ff_reg[1]\ => \^wr_rst_busy\,
      wr_clk => wr_clk
    );
underflow_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => underflow_i0,
      Q => underflow,
      R => '0'
    );
\wr_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => diff_wr_rd_pntr1_out(1),
      Q => wr_data_count(0),
      R => \^wr_rst_busy\
    );
\wr_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => diff_wr_rd_pntr1_out(2),
      Q => wr_data_count(1),
      R => \^wr_rst_busy\
    );
\wr_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => diff_wr_rd_pntr1_out(3),
      Q => wr_data_count(2),
      R => \^wr_rst_busy\
    );
\wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => diff_wr_rd_pntr1_out(4),
      Q => wr_data_count(3),
      R => \^wr_rst_busy\
    );
wrp_inst: entity work.\design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized0_28\
     port map (
      D(0) => diff_wr_rd_pntr1_out(2),
      Q(4 downto 0) => wr_pntr_ext(4 downto 0),
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\ => xpm_fifo_rst_inst_n_14,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\ => \^full\,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_1\(1) => xpm_fifo_rst_inst_n_5,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_1\(0) => xpm_fifo_rst_inst_n_6,
      \reg_out_i_reg[2]\(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      \reg_out_i_reg[2]\(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      \reg_out_i_reg[2]\(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      \syncstages_ff_reg[1]\ => \^wr_rst_busy\,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wrpp1_inst: entity work.\design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized1_29\
     port map (
      D(2 downto 0) => diff_pntr_pf_q0(4 downto 2),
      Q(3 downto 0) => wr_pntr_plus1_pf(4 downto 1),
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\ => xpm_fifo_rst_inst_n_14,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\ => \^full\,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_1\(1) => xpm_fifo_rst_inst_n_3,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_1\(0) => xpm_fifo_rst_inst_n_4,
      \reg_out_i_reg[0]\ => xpm_fifo_rst_inst_n_13,
      \reg_out_i_reg[3]\(3 downto 0) => rd_pntr_wr(3 downto 0),
      \syncstages_ff_reg[1]\ => \^wr_rst_busy\,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wrpp2_inst: entity work.\design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized2\
     port map (
      D(1) => xpm_fifo_rst_inst_n_1,
      D(0) => xpm_fifo_rst_inst_n_2,
      Q(3) => wrpp2_inst_n_0,
      Q(2) => wrpp2_inst_n_1,
      Q(1) => wrpp2_inst_n_2,
      Q(0) => wrpp2_inst_n_3,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\ => xpm_fifo_rst_inst_n_14,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\ => \^full\,
      \syncstages_ff_reg[1]\ => \^wr_rst_busy\,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
xpm_fifo_rst_inst: entity work.design_1_onsemi_vita_cam_0_0_xpm_fifo_rst
     port map (
      D(1) => xpm_fifo_rst_inst_n_1,
      D(0) => xpm_fifo_rst_inst_n_2,
      Q(1) => wrpp2_inst_n_2,
      Q(0) => wrpp2_inst_n_3,
      SR(0) => rd_data_count_i0,
      \count_value_i_reg[0]\ => \^wr_rst_busy\,
      \count_value_i_reg[0]_0\(0) => rd_rst_i,
      \count_value_i_reg[0]_1\ => xpm_fifo_rst_inst_n_14,
      \count_value_i_reg[1]\(1) => xpm_fifo_rst_inst_n_3,
      \count_value_i_reg[1]\(0) => xpm_fifo_rst_inst_n_4,
      \count_value_i_reg[1]_0\(1) => xpm_fifo_rst_inst_n_5,
      \count_value_i_reg[1]_0\(0) => xpm_fifo_rst_inst_n_6,
      \count_value_i_reg[1]_1\(1 downto 0) => wr_pntr_plus1_pf(2 downto 1),
      \count_value_i_reg[1]_2\(1 downto 0) => wr_pntr_ext(1 downto 0),
      dest_rst => rd_rst_busy,
      \gen_fwft.curr_fwft_state_reg[1]\(1 downto 0) => curr_fwft_state(1 downto 0),
      \gen_fwft.empty_fwft_i_reg\ => \^empty\,
      \gen_pf_ic_rc.diff_pntr_pf_q_reg[4]\ => xpm_fifo_rst_inst_n_13,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\ => \^full\,
      \gen_pf_ic_rc.prog_full_i_reg\ => xpm_fifo_rst_inst_n_12,
      \gen_pf_ic_rc.prog_full_i_reg_0\ => \gen_pf_ic_rc.prog_full_i_i_2_n_0\,
      overflow_i0 => overflow_i0,
      rd_clk => rd_clk,
      rd_en => rd_en,
      \reg_out_i_reg[0]\(0) => rd_pntr_wr(0),
      rst => rst,
      rst_d1 => rst_d1,
      underflow_i0 => underflow_i0,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_onsemi_vita_cam_0_0_xpm_fifo_base__parameterized0\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \design_1_onsemi_vita_cam_0_0_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \design_1_onsemi_vita_cam_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_onsemi_vita_cam_0_0_xpm_fifo_base__parameterized0\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_onsemi_vita_cam_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \design_1_onsemi_vita_cam_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \design_1_onsemi_vita_cam_0_0_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \design_1_onsemi_vita_cam_0_0_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \design_1_onsemi_vita_cam_0_0_xpm_fifo_base__parameterized0\ : entity is 16384;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_onsemi_vita_cam_0_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \design_1_onsemi_vita_cam_0_0_xpm_fifo_base__parameterized0\ : entity is 262144;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_onsemi_vita_cam_0_0_xpm_fifo_base__parameterized0\ : entity is 4096;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_onsemi_vita_cam_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \design_1_onsemi_vita_cam_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_onsemi_vita_cam_0_0_xpm_fifo_base__parameterized0\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \design_1_onsemi_vita_cam_0_0_xpm_fifo_base__parameterized0\ : entity is 2046;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \design_1_onsemi_vita_cam_0_0_xpm_fifo_base__parameterized0\ : entity is 16379;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \design_1_onsemi_vita_cam_0_0_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \design_1_onsemi_vita_cam_0_0_xpm_fifo_base__parameterized0\ : entity is 2046;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \design_1_onsemi_vita_cam_0_0_xpm_fifo_base__parameterized0\ : entity is 4091;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \design_1_onsemi_vita_cam_0_0_xpm_fifo_base__parameterized0\ : entity is 7;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_onsemi_vita_cam_0_0_xpm_fifo_base__parameterized0\ : entity is 2048;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_onsemi_vita_cam_0_0_xpm_fifo_base__parameterized0\ : entity is 2048;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_onsemi_vita_cam_0_0_xpm_fifo_base__parameterized0\ : entity is 10;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \design_1_onsemi_vita_cam_0_0_xpm_fifo_base__parameterized0\ : entity is 15;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \design_1_onsemi_vita_cam_0_0_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \design_1_onsemi_vita_cam_0_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \design_1_onsemi_vita_cam_0_0_xpm_fifo_base__parameterized0\ : entity is 14;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_onsemi_vita_cam_0_0_xpm_fifo_base__parameterized0\ : entity is 16;
  attribute READ_MODE : integer;
  attribute READ_MODE of \design_1_onsemi_vita_cam_0_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \design_1_onsemi_vita_cam_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \design_1_onsemi_vita_cam_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_onsemi_vita_cam_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_onsemi_vita_cam_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_onsemi_vita_cam_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_onsemi_vita_cam_0_0_xpm_fifo_base__parameterized0\ : entity is 64;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_onsemi_vita_cam_0_0_xpm_fifo_base__parameterized0\ : entity is 10;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \design_1_onsemi_vita_cam_0_0_xpm_fifo_base__parameterized0\ : entity is 13;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \design_1_onsemi_vita_cam_0_0_xpm_fifo_base__parameterized0\ : entity is 12;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \design_1_onsemi_vita_cam_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_onsemi_vita_cam_0_0_xpm_fifo_base__parameterized0\ : entity is "TRUE";
end \design_1_onsemi_vita_cam_0_0_xpm_fifo_base__parameterized0\;

architecture STRUCTURE of \design_1_onsemi_vita_cam_0_0_xpm_fifo_base__parameterized0\ is
  signal count_value_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal diff_pntr_pe : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal diff_pntr_pf_q : STD_LOGIC_VECTOR ( 12 downto 2 );
  signal diff_pntr_pf_q0 : STD_LOGIC_VECTOR ( 12 downto 2 );
  signal diff_wr_rd_pntr0_out : STD_LOGIC_VECTOR ( 12 downto 3 );
  signal diff_wr_rd_pntr_rdc : STD_LOGIC_VECTOR ( 14 downto 5 );
  signal \^empty\ : STD_LOGIC;
  signal fifo_rd_rst_wr_i : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_10\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_11\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_12\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_6\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_7\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_8\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_9\ : STD_LOGIC;
  signal \gen_fwft.empty_fwft_i_reg0\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_0\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pe[3]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[10]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[11]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[12]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[13]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[6]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[8]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[9]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.prog_empty_i_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.prog_empty_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.prog_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.prog_full_i_i_3_n_0\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal overflow_i0 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \^prog_empty\ : STD_LOGIC;
  signal \^prog_full\ : STD_LOGIC;
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_regout_en : STD_LOGIC;
  signal rd_data_count_i0 : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal rd_pntr_wr : STD_LOGIC_VECTOR ( 13 downto 2 );
  signal rd_pntr_wr_cdc : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal rd_pntr_wr_cdc_dc : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal rd_rst_i : STD_LOGIC;
  signal rdp_inst_n_0 : STD_LOGIC;
  signal rdp_inst_n_29 : STD_LOGIC;
  signal rdp_inst_n_30 : STD_LOGIC;
  signal rdp_inst_n_31 : STD_LOGIC;
  signal rdp_inst_n_32 : STD_LOGIC;
  signal rdp_inst_n_33 : STD_LOGIC;
  signal rdp_inst_n_34 : STD_LOGIC;
  signal rdp_inst_n_35 : STD_LOGIC;
  signal rdp_inst_n_36 : STD_LOGIC;
  signal rdp_inst_n_37 : STD_LOGIC;
  signal rdp_inst_n_38 : STD_LOGIC;
  signal rdp_inst_n_39 : STD_LOGIC;
  signal rdp_inst_n_40 : STD_LOGIC;
  signal rdp_inst_n_41 : STD_LOGIC;
  signal rdp_inst_n_42 : STD_LOGIC;
  signal rdp_inst_n_43 : STD_LOGIC;
  signal rdp_inst_n_44 : STD_LOGIC;
  signal rdp_inst_n_45 : STD_LOGIC;
  signal rdpp1_inst_n_0 : STD_LOGIC;
  signal rdpp1_inst_n_1 : STD_LOGIC;
  signal rdpp1_inst_n_10 : STD_LOGIC;
  signal rdpp1_inst_n_11 : STD_LOGIC;
  signal rdpp1_inst_n_2 : STD_LOGIC;
  signal rdpp1_inst_n_3 : STD_LOGIC;
  signal rdpp1_inst_n_4 : STD_LOGIC;
  signal rdpp1_inst_n_5 : STD_LOGIC;
  signal rdpp1_inst_n_6 : STD_LOGIC;
  signal rdpp1_inst_n_7 : STD_LOGIC;
  signal rdpp1_inst_n_8 : STD_LOGIC;
  signal rdpp1_inst_n_9 : STD_LOGIC;
  signal rst_d1_inst_n_0 : STD_LOGIC;
  signal underflow_i0 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal wr_pntr_plus1_pf : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal wr_pntr_rd_adj : STD_LOGIC_VECTOR ( 13 downto 2 );
  signal wr_pntr_rd_cdc : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal wr_pntr_rd_cdc_dc : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^wr_rst_busy\ : STD_LOGIC;
  signal wrpp2_inst_n_0 : STD_LOGIC;
  signal wrpp2_inst_n_1 : STD_LOGIC;
  signal wrpp2_inst_n_10 : STD_LOGIC;
  signal wrpp2_inst_n_11 : STD_LOGIC;
  signal wrpp2_inst_n_2 : STD_LOGIC;
  signal wrpp2_inst_n_3 : STD_LOGIC;
  signal wrpp2_inst_n_4 : STD_LOGIC;
  signal wrpp2_inst_n_5 : STD_LOGIC;
  signal wrpp2_inst_n_6 : STD_LOGIC;
  signal wrpp2_inst_n_7 : STD_LOGIC;
  signal wrpp2_inst_n_8 : STD_LOGIC;
  signal wrpp2_inst_n_9 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_11 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_4 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_5 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_6 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 2;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 15;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 2;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 14;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 4;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 13;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 2;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 12;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair26";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 12;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of \gen_sdpram.xpm_memory_base_inst\ : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 15;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of \gen_sdpram.xpm_memory_base_inst\ : label is 16383;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : integer;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 262144;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16384;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 12;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 12;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
begin
  empty <= \^empty\;
  full <= \^full\;
  prog_empty <= \^prog_empty\;
  prog_full <= \^prog_full\;
  wr_rst_busy <= \^wr_rst_busy\;
\gen_cdc_pntr.rd_pntr_cdc_dc_inst\: entity work.\design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized5\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(14 downto 0) => rd_pntr_wr_cdc_dc(14 downto 0),
      src_clk => rd_clk,
      src_in_bin(14) => rdp_inst_n_29,
      src_in_bin(13) => rdp_inst_n_30,
      src_in_bin(12) => rdp_inst_n_31,
      src_in_bin(11) => rdp_inst_n_32,
      src_in_bin(10) => rdp_inst_n_33,
      src_in_bin(9) => rdp_inst_n_34,
      src_in_bin(8) => rdp_inst_n_35,
      src_in_bin(7) => rdp_inst_n_36,
      src_in_bin(6) => rdp_inst_n_37,
      src_in_bin(5) => rdp_inst_n_38,
      src_in_bin(4) => rdp_inst_n_39,
      src_in_bin(3) => rdp_inst_n_40,
      src_in_bin(2) => rdp_inst_n_41,
      src_in_bin(1) => rdp_inst_n_42,
      src_in_bin(0) => rdp_inst_n_43
    );
\gen_cdc_pntr.rd_pntr_cdc_inst\: entity work.\design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized4\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(13 downto 0) => rd_pntr_wr_cdc(13 downto 0),
      src_clk => rd_clk,
      src_in_bin(13 downto 0) => rd_pntr_ext(13 downto 0)
    );
\gen_cdc_pntr.rpw_gray_reg\: entity work.\design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_vec__parameterized3\
     port map (
      D(11 downto 0) => rd_pntr_wr_cdc(13 downto 2),
      Q(11 downto 0) => rd_pntr_wr(13 downto 2),
      SR(0) => \^wr_rst_busy\,
      \count_value_i_reg[11]\(11) => wrpp2_inst_n_0,
      \count_value_i_reg[11]\(10) => wrpp2_inst_n_1,
      \count_value_i_reg[11]\(9) => wrpp2_inst_n_2,
      \count_value_i_reg[11]\(8) => wrpp2_inst_n_3,
      \count_value_i_reg[11]\(7) => wrpp2_inst_n_4,
      \count_value_i_reg[11]\(6) => wrpp2_inst_n_5,
      \count_value_i_reg[11]\(5) => wrpp2_inst_n_6,
      \count_value_i_reg[11]\(4) => wrpp2_inst_n_7,
      \count_value_i_reg[11]\(3) => wrpp2_inst_n_8,
      \count_value_i_reg[11]\(2) => wrpp2_inst_n_9,
      \count_value_i_reg[11]\(1) => wrpp2_inst_n_10,
      \count_value_i_reg[11]\(0) => wrpp2_inst_n_11,
      \count_value_i_reg[11]_0\(11 downto 0) => wr_pntr_plus1_pf(12 downto 1),
      dest_rst => fifo_rd_rst_wr_i,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\ => \^full\,
      \gen_rst_ic.fifo_wr_rst_i_reg\ => xpm_fifo_rst_inst_n_1,
      ram_full_i0 => ram_full_i0,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
\gen_cdc_pntr.rpw_gray_reg_dc\: entity work.\design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_vec__parameterized4\
     port map (
      D(12 downto 0) => rd_pntr_wr_cdc_dc(14 downto 2),
      Q(12) => \gen_cdc_pntr.rpw_gray_reg_dc_n_0\,
      Q(11) => \gen_cdc_pntr.rpw_gray_reg_dc_n_1\,
      Q(10) => \gen_cdc_pntr.rpw_gray_reg_dc_n_2\,
      Q(9) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      Q(8) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      Q(7) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      Q(6) => \gen_cdc_pntr.rpw_gray_reg_dc_n_6\,
      Q(5) => \gen_cdc_pntr.rpw_gray_reg_dc_n_7\,
      Q(4) => \gen_cdc_pntr.rpw_gray_reg_dc_n_8\,
      Q(3) => \gen_cdc_pntr.rpw_gray_reg_dc_n_9\,
      Q(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_10\,
      Q(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_11\,
      Q(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_12\,
      SR(0) => \^wr_rst_busy\,
      wr_clk => wr_clk
    );
\gen_cdc_pntr.wpr_gray_reg\: entity work.\design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_vec__parameterized1\
     port map (
      D(11 downto 0) => wr_pntr_rd_cdc(11 downto 0),
      Q(1 downto 0) => curr_fwft_state(1 downto 0),
      S(0) => rdpp1_inst_n_0,
      SR(0) => rd_rst_i,
      \count_value_i_reg[13]\(10) => rdpp1_inst_n_1,
      \count_value_i_reg[13]\(9) => rdpp1_inst_n_2,
      \count_value_i_reg[13]\(8) => rdpp1_inst_n_3,
      \count_value_i_reg[13]\(7) => rdpp1_inst_n_4,
      \count_value_i_reg[13]\(6) => rdpp1_inst_n_5,
      \count_value_i_reg[13]\(5) => rdpp1_inst_n_6,
      \count_value_i_reg[13]\(4) => rdpp1_inst_n_7,
      \count_value_i_reg[13]\(3) => rdpp1_inst_n_8,
      \count_value_i_reg[13]\(2) => rdpp1_inst_n_9,
      \count_value_i_reg[13]\(1) => rdpp1_inst_n_10,
      \count_value_i_reg[13]\(0) => rdpp1_inst_n_11,
      \count_value_i_reg[13]_0\(10 downto 0) => rd_pntr_ext(13 downto 3),
      \count_value_i_reg[1]\(0) => rdp_inst_n_45,
      \gen_pf_ic_rc.diff_pntr_pe_reg[13]\(11 downto 0) => wr_pntr_rd_adj(13 downto 2),
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
\gen_cdc_pntr.wpr_gray_reg_dc\: entity work.\design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_vec__parameterized2\
     port map (
      D(9 downto 0) => diff_wr_rd_pntr_rdc(14 downto 5),
      Q(12) => rdp_inst_n_0,
      Q(11 downto 0) => rd_pntr_ext(13 downto 2),
      S(1) => \gen_fwft.rdpp1_inst_n_0\,
      S(0) => \gen_fwft.rdpp1_inst_n_1\,
      SR(0) => rd_rst_i,
      count_value_i(1 downto 0) => count_value_i(1 downto 0),
      \dest_graysync_ff_reg[3][12]\(12 downto 0) => wr_pntr_rd_cdc_dc(12 downto 0),
      rd_clk => rd_clk
    );
\gen_cdc_pntr.wr_pntr_cdc_dc_inst\: entity work.\design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized3\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(12 downto 0) => wr_pntr_rd_cdc_dc(12 downto 0),
      src_clk => wr_clk,
      src_in_bin(12 downto 0) => wr_pntr_ext(12 downto 0)
    );
\gen_cdc_pntr.wr_pntr_cdc_inst\: entity work.\design_1_onsemi_vita_cam_0_0_xpm_cdc_gray__parameterized2\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(11 downto 0) => wr_pntr_rd_cdc(11 downto 0),
      src_clk => wr_clk,
      src_in_bin(11 downto 0) => wr_pntr_ext(11 downto 0)
    );
\gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => ram_empty_i,
      O => next_fwft_state(1)
    );
\gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => rd_rst_i
    );
\gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => next_fwft_state(1),
      Q => curr_fwft_state(1),
      R => rd_rst_i
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => \^empty\,
      O => \gen_fwft.empty_fwft_i_reg0\
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_fwft.empty_fwft_i_reg0\,
      Q => \^empty\,
      S => rd_rst_i
    );
\gen_fwft.rdpp1_inst\: entity work.design_1_onsemi_vita_cam_0_0_xpm_counter_updn_34
     port map (
      Q(1 downto 0) => rd_pntr_ext(1 downto 0),
      S(1) => \gen_fwft.rdpp1_inst_n_0\,
      S(0) => \gen_fwft.rdpp1_inst_n_1\,
      SR(0) => rd_rst_i,
      count_value_i(1 downto 0) => count_value_i(1 downto 0),
      \gen_fwft.curr_fwft_state_reg[1]\(1 downto 0) => curr_fwft_state(1 downto 0),
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
\gen_pf_ic_rc.diff_pntr_pe[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => \gen_pf_ic_rc.diff_pntr_pe[3]_i_2_n_0\
    );
\gen_pf_ic_rc.diff_pntr_pe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(0),
      Q => \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[0]\,
      R => rd_rst_i
    );
\gen_pf_ic_rc.diff_pntr_pe_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(10),
      Q => \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[10]\,
      R => rd_rst_i
    );
\gen_pf_ic_rc.diff_pntr_pe_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(11),
      Q => \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[11]\,
      R => rd_rst_i
    );
\gen_pf_ic_rc.diff_pntr_pe_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(12),
      Q => \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[12]\,
      R => rd_rst_i
    );
\gen_pf_ic_rc.diff_pntr_pe_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(13),
      Q => \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[13]\,
      R => rd_rst_i
    );
\gen_pf_ic_rc.diff_pntr_pe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(1),
      Q => \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[1]\,
      R => rd_rst_i
    );
\gen_pf_ic_rc.diff_pntr_pe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(2),
      Q => \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[2]\,
      R => rd_rst_i
    );
\gen_pf_ic_rc.diff_pntr_pe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(3),
      Q => \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[3]\,
      R => rd_rst_i
    );
\gen_pf_ic_rc.diff_pntr_pe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(4),
      Q => \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[4]\,
      R => rd_rst_i
    );
\gen_pf_ic_rc.diff_pntr_pe_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(5),
      Q => \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[5]\,
      R => rd_rst_i
    );
\gen_pf_ic_rc.diff_pntr_pe_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(6),
      Q => \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[6]\,
      R => rd_rst_i
    );
\gen_pf_ic_rc.diff_pntr_pe_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(7),
      Q => \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[7]\,
      R => rd_rst_i
    );
\gen_pf_ic_rc.diff_pntr_pe_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(8),
      Q => \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[8]\,
      R => rd_rst_i
    );
\gen_pf_ic_rc.diff_pntr_pe_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(9),
      Q => \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[9]\,
      R => rd_rst_i
    );
\gen_pf_ic_rc.diff_pntr_pf_q_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(10),
      Q => diff_pntr_pf_q(10),
      R => \^wr_rst_busy\
    );
\gen_pf_ic_rc.diff_pntr_pf_q_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(11),
      Q => diff_pntr_pf_q(11),
      R => \^wr_rst_busy\
    );
\gen_pf_ic_rc.diff_pntr_pf_q_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(12),
      Q => diff_pntr_pf_q(12),
      R => \^wr_rst_busy\
    );
\gen_pf_ic_rc.diff_pntr_pf_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(2),
      Q => diff_pntr_pf_q(2),
      R => \^wr_rst_busy\
    );
\gen_pf_ic_rc.diff_pntr_pf_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(3),
      Q => diff_pntr_pf_q(3),
      R => \^wr_rst_busy\
    );
\gen_pf_ic_rc.diff_pntr_pf_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(4),
      Q => diff_pntr_pf_q(4),
      R => \^wr_rst_busy\
    );
\gen_pf_ic_rc.diff_pntr_pf_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(5),
      Q => diff_pntr_pf_q(5),
      R => \^wr_rst_busy\
    );
\gen_pf_ic_rc.diff_pntr_pf_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(6),
      Q => diff_pntr_pf_q(6),
      R => \^wr_rst_busy\
    );
\gen_pf_ic_rc.diff_pntr_pf_q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(7),
      Q => diff_pntr_pf_q(7),
      R => \^wr_rst_busy\
    );
\gen_pf_ic_rc.diff_pntr_pf_q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(8),
      Q => diff_pntr_pf_q(8),
      R => \^wr_rst_busy\
    );
\gen_pf_ic_rc.diff_pntr_pf_q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(9),
      Q => diff_pntr_pf_q(9),
      R => \^wr_rst_busy\
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => \^wr_rst_busy\
    );
\gen_pf_ic_rc.prog_empty_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888888B8"
    )
        port map (
      I0 => \^prog_empty\,
      I1 => \^empty\,
      I2 => \gen_pf_ic_rc.prog_empty_i_i_2_n_0\,
      I3 => \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[11]\,
      I4 => \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[13]\,
      I5 => \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[12]\,
      O => \gen_pf_ic_rc.prog_empty_i_i_1_n_0\
    );
\gen_pf_ic_rc.prog_empty_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \gen_pf_ic_rc.prog_empty_i_i_3_n_0\,
      I1 => \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[10]\,
      I2 => \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[9]\,
      I3 => \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[8]\,
      I4 => \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[7]\,
      I5 => \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[6]\,
      O => \gen_pf_ic_rc.prog_empty_i_i_2_n_0\
    );
\gen_pf_ic_rc.prog_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[3]\,
      I1 => \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[4]\,
      I2 => \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[5]\,
      I3 => \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[2]\,
      I4 => \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[0]\,
      I5 => \gen_pf_ic_rc.diff_pntr_pe_reg_n_0_[1]\,
      O => \gen_pf_ic_rc.prog_empty_i_i_3_n_0\
    );
\gen_pf_ic_rc.prog_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_pf_ic_rc.prog_empty_i_i_1_n_0\,
      Q => \^prog_empty\,
      S => rd_rst_i
    );
\gen_pf_ic_rc.prog_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => diff_pntr_pf_q(11),
      I1 => diff_pntr_pf_q(9),
      I2 => \gen_pf_ic_rc.prog_full_i_i_3_n_0\,
      I3 => diff_pntr_pf_q(8),
      I4 => diff_pntr_pf_q(10),
      I5 => diff_pntr_pf_q(12),
      O => p_1_in
    );
\gen_pf_ic_rc.prog_full_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => diff_pntr_pf_q(5),
      I1 => diff_pntr_pf_q(4),
      I2 => diff_pntr_pf_q(3),
      I3 => diff_pntr_pf_q(2),
      I4 => diff_pntr_pf_q(6),
      I5 => diff_pntr_pf_q(7),
      O => \gen_pf_ic_rc.prog_full_i_i_3_n_0\
    );
\gen_pf_ic_rc.prog_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_0,
      Q => \^prog_full\,
      R => '0'
    );
\gen_pf_ic_rc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => rd_rst_i
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\design_1_onsemi_vita_cam_0_0_xpm_memory_base__parameterized0\
     port map (
      addra(11 downto 0) => wr_pntr_ext(11 downto 0),
      addrb(13 downto 0) => rd_pntr_ext(13 downto 0),
      clka => wr_clk,
      clkb => rd_clk,
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => dbiterr,
      dina(63 downto 0) => din(63 downto 0),
      dinb(15 downto 0) => B"0000000000000000",
      douta(63 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(63 downto 0),
      doutb(15 downto 0) => dout(15 downto 0),
      ena => xpm_fifo_rst_inst_n_11,
      enb => rdp_inst_n_44,
      injectdbiterra => injectdbiterr,
      injectdbiterrb => '0',
      injectsbiterra => injectsbiterr,
      injectsbiterrb => '0',
      regcea => '0',
      regceb => ram_regout_en,
      rsta => '0',
      rstb => rd_rst_i,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => sbiterr,
      sleep => sleep,
      wea(0) => xpm_fifo_rst_inst_n_11,
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => rd_en,
      O => ram_regout_en
    );
overflow_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => overflow_i0,
      Q => overflow,
      R => '0'
    );
\rd_data_count_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => diff_wr_rd_pntr_rdc(10),
      Q => rd_data_count(5),
      R => rd_data_count_i0
    );
\rd_data_count_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => diff_wr_rd_pntr_rdc(11),
      Q => rd_data_count(6),
      R => rd_data_count_i0
    );
\rd_data_count_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => diff_wr_rd_pntr_rdc(12),
      Q => rd_data_count(7),
      R => rd_data_count_i0
    );
\rd_data_count_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => diff_wr_rd_pntr_rdc(13),
      Q => rd_data_count(8),
      R => rd_data_count_i0
    );
\rd_data_count_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => diff_wr_rd_pntr_rdc(14),
      Q => rd_data_count(9),
      R => rd_data_count_i0
    );
\rd_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => diff_wr_rd_pntr_rdc(5),
      Q => rd_data_count(0),
      R => rd_data_count_i0
    );
\rd_data_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => diff_wr_rd_pntr_rdc(6),
      Q => rd_data_count(1),
      R => rd_data_count_i0
    );
\rd_data_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => diff_wr_rd_pntr_rdc(7),
      Q => rd_data_count(2),
      R => rd_data_count_i0
    );
\rd_data_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => diff_wr_rd_pntr_rdc(8),
      Q => rd_data_count(3),
      R => rd_data_count_i0
    );
\rd_data_count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => diff_wr_rd_pntr_rdc(9),
      Q => rd_data_count(4),
      R => rd_data_count_i0
    );
rdp_inst: entity work.\design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized6\
     port map (
      D(13 downto 0) => diff_pntr_pe(13 downto 0),
      DI(0) => \gen_pf_ic_rc.diff_pntr_pe[3]_i_2_n_0\,
      E(0) => rdp_inst_n_44,
      Q(14) => rdp_inst_n_0,
      Q(13 downto 0) => rd_pntr_ext(13 downto 0),
      SR(0) => rd_rst_i,
      count_value_i(1 downto 0) => count_value_i(1 downto 0),
      \gen_fwft.curr_fwft_state_reg[1]\(1 downto 0) => curr_fwft_state(1 downto 0),
      \gen_pf_ic_rc.ram_empty_i_reg\(0) => rdp_inst_n_45,
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      \reg_out_i_reg[11]\(11 downto 0) => wr_pntr_rd_adj(13 downto 2),
      src_in_bin(14) => rdp_inst_n_29,
      src_in_bin(13) => rdp_inst_n_30,
      src_in_bin(12) => rdp_inst_n_31,
      src_in_bin(11) => rdp_inst_n_32,
      src_in_bin(10) => rdp_inst_n_33,
      src_in_bin(9) => rdp_inst_n_34,
      src_in_bin(8) => rdp_inst_n_35,
      src_in_bin(7) => rdp_inst_n_36,
      src_in_bin(6) => rdp_inst_n_37,
      src_in_bin(5) => rdp_inst_n_38,
      src_in_bin(4) => rdp_inst_n_39,
      src_in_bin(3) => rdp_inst_n_40,
      src_in_bin(2) => rdp_inst_n_41,
      src_in_bin(1) => rdp_inst_n_42,
      src_in_bin(0) => rdp_inst_n_43
    );
rdpp1_inst: entity work.\design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized7\
     port map (
      E(0) => rdp_inst_n_44,
      Q(1 downto 0) => curr_fwft_state(1 downto 0),
      S(0) => rdpp1_inst_n_0,
      SR(0) => rd_rst_i,
      \count_value_i_reg[13]_0\(10) => rdpp1_inst_n_1,
      \count_value_i_reg[13]_0\(9) => rdpp1_inst_n_2,
      \count_value_i_reg[13]_0\(8) => rdpp1_inst_n_3,
      \count_value_i_reg[13]_0\(7) => rdpp1_inst_n_4,
      \count_value_i_reg[13]_0\(6) => rdpp1_inst_n_5,
      \count_value_i_reg[13]_0\(5) => rdpp1_inst_n_6,
      \count_value_i_reg[13]_0\(4) => rdpp1_inst_n_7,
      \count_value_i_reg[13]_0\(3) => rdpp1_inst_n_8,
      \count_value_i_reg[13]_0\(2) => rdpp1_inst_n_9,
      \count_value_i_reg[13]_0\(1) => rdpp1_inst_n_10,
      \count_value_i_reg[13]_0\(0) => rdpp1_inst_n_11,
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      \reg_out_i_reg[0]\(0) => wr_pntr_rd_adj(2)
    );
rst_d1_inst: entity work.design_1_onsemi_vita_cam_0_0_xpm_fifo_reg_bit_35
     port map (
      SR(0) => \^wr_rst_busy\,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\ => \^full\,
      \gen_pf_ic_rc.prog_full_i_reg\ => rst_d1_inst_n_0,
      p_1_in => p_1_in,
      prog_full => \^prog_full\,
      rst => rst,
      wr_clk => wr_clk
    );
underflow_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => underflow_i0,
      Q => underflow,
      R => '0'
    );
\wr_data_count_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => diff_wr_rd_pntr0_out(10),
      Q => wr_data_count(7),
      R => \^wr_rst_busy\
    );
\wr_data_count_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => diff_wr_rd_pntr0_out(11),
      Q => wr_data_count(8),
      R => \^wr_rst_busy\
    );
\wr_data_count_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => diff_wr_rd_pntr0_out(12),
      Q => wr_data_count(9),
      R => \^wr_rst_busy\
    );
\wr_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => diff_wr_rd_pntr0_out(3),
      Q => wr_data_count(0),
      R => \^wr_rst_busy\
    );
\wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => diff_wr_rd_pntr0_out(4),
      Q => wr_data_count(1),
      R => \^wr_rst_busy\
    );
\wr_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => diff_wr_rd_pntr0_out(5),
      Q => wr_data_count(2),
      R => \^wr_rst_busy\
    );
\wr_data_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => diff_wr_rd_pntr0_out(6),
      Q => wr_data_count(3),
      R => \^wr_rst_busy\
    );
\wr_data_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => diff_wr_rd_pntr0_out(7),
      Q => wr_data_count(4),
      R => \^wr_rst_busy\
    );
\wr_data_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => diff_wr_rd_pntr0_out(8),
      Q => wr_data_count(5),
      R => \^wr_rst_busy\
    );
\wr_data_count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => diff_wr_rd_pntr0_out(9),
      Q => wr_data_count(6),
      R => \^wr_rst_busy\
    );
wrp_inst: entity work.\design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized3\
     port map (
      D(9 downto 0) => diff_wr_rd_pntr0_out(12 downto 3),
      E(0) => xpm_fifo_rst_inst_n_11,
      Q(12 downto 0) => wr_pntr_ext(12 downto 0),
      S(0) => xpm_fifo_rst_inst_n_6,
      SR(0) => \^wr_rst_busy\,
      \reg_out_i_reg[14]\(12) => \gen_cdc_pntr.rpw_gray_reg_dc_n_0\,
      \reg_out_i_reg[14]\(11) => \gen_cdc_pntr.rpw_gray_reg_dc_n_1\,
      \reg_out_i_reg[14]\(10) => \gen_cdc_pntr.rpw_gray_reg_dc_n_2\,
      \reg_out_i_reg[14]\(9) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      \reg_out_i_reg[14]\(8) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      \reg_out_i_reg[14]\(7) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      \reg_out_i_reg[14]\(6) => \gen_cdc_pntr.rpw_gray_reg_dc_n_6\,
      \reg_out_i_reg[14]\(5) => \gen_cdc_pntr.rpw_gray_reg_dc_n_7\,
      \reg_out_i_reg[14]\(4) => \gen_cdc_pntr.rpw_gray_reg_dc_n_8\,
      \reg_out_i_reg[14]\(3) => \gen_cdc_pntr.rpw_gray_reg_dc_n_9\,
      \reg_out_i_reg[14]\(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_10\,
      \reg_out_i_reg[14]\(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_11\,
      \reg_out_i_reg[14]\(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_12\,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized4\
     port map (
      D(10 downto 0) => diff_pntr_pf_q0(12 downto 2),
      E(0) => xpm_fifo_rst_inst_n_11,
      Q(11 downto 0) => wr_pntr_plus1_pf(12 downto 1),
      S(0) => xpm_fifo_rst_inst_n_5,
      SR(0) => \^wr_rst_busy\,
      \reg_out_i_reg[13]\(11 downto 0) => rd_pntr_wr(13 downto 2),
      wr_clk => wr_clk
    );
wrpp2_inst: entity work.\design_1_onsemi_vita_cam_0_0_xpm_counter_updn__parameterized5\
     port map (
      E(0) => xpm_fifo_rst_inst_n_11,
      Q(11) => wrpp2_inst_n_0,
      Q(10) => wrpp2_inst_n_1,
      Q(9) => wrpp2_inst_n_2,
      Q(8) => wrpp2_inst_n_3,
      Q(7) => wrpp2_inst_n_4,
      Q(6) => wrpp2_inst_n_5,
      Q(5) => wrpp2_inst_n_6,
      Q(4) => wrpp2_inst_n_7,
      Q(3) => wrpp2_inst_n_8,
      Q(2) => wrpp2_inst_n_9,
      Q(1) => wrpp2_inst_n_10,
      Q(0) => wrpp2_inst_n_11,
      S(0) => xpm_fifo_rst_inst_n_4,
      SR(0) => \^wr_rst_busy\,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.\design_1_onsemi_vita_cam_0_0_xpm_fifo_rst__xdcDup__1\
     port map (
      E(0) => xpm_fifo_rst_inst_n_11,
      Q(0) => wrpp2_inst_n_11,
      S(0) => xpm_fifo_rst_inst_n_4,
      SR(0) => \^wr_rst_busy\,
      \count_value_i_reg[0]\(0) => rd_rst_i,
      \count_value_i_reg[0]_0\(0) => wr_pntr_plus1_pf(1),
      \count_value_i_reg[0]_1\(0) => wr_pntr_ext(0),
      \count_value_i_reg[3]\(0) => xpm_fifo_rst_inst_n_5,
      \count_value_i_reg[3]_0\(0) => xpm_fifo_rst_inst_n_6,
      d_out_reg => xpm_fifo_rst_inst_n_1,
      dest_rst => rd_rst_busy,
      \gen_fwft.curr_fwft_state_reg[1]\(1 downto 0) => curr_fwft_state(1 downto 0),
      \gen_fwft.empty_fwft_i_reg\ => \^empty\,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\ => \^full\,
      \gen_rst_ic.fifo_rd_rst_d3_wr_d2_reg_0\ => fifo_rd_rst_wr_i,
      overflow_i0 => overflow_i0,
      rd_clk => rd_clk,
      \rd_data_count_i_reg[5]\(0) => rd_data_count_i0,
      rd_en => rd_en,
      rst => rst,
      underflow_i0 => underflow_i0,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_xpm_fifo_async is
  port (
    empty : out STD_LOGIC;
    framestart2_regen : out STD_LOGIC;
    VBlank_s_reg : out STD_LOGIC;
    reset : in STD_LOGIC;
    vita_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    clk : in STD_LOGIC;
    VBlankA1_s : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_xpm_fifo_async : entity is "xpm_fifo_async";
end design_1_onsemi_vita_cam_0_0_xpm_fifo_async;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_xpm_fifo_async is
  signal \^empty\ : STD_LOGIC;
  signal xpm_fifo_base_inst_n_0 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_1 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_10 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_11 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_12 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_13 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_14 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_15 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_16 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_17 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_18 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_2 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_3 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_4 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_5 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_6 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_7 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_8 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DEMUX_GEN.VIDEO_8BIT_GEN.fsync_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of VBlank_s_i_1 : label is "soft_lutpair44";
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of xpm_fifo_base_inst : label is 0;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 0;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 1;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 16;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 6;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 6;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 7;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 8;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 8;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE : integer;
  attribute READ_MODE of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 1;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
begin
  empty <= \^empty\;
\DEMUX_GEN.VIDEO_8BIT_GEN.fsync_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^empty\,
      O => framestart2_regen
    );
VBlank_s_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^empty\,
      I1 => VBlankA1_s,
      O => VBlank_s_reg
    );
xpm_fifo_base_inst: entity work.design_1_onsemi_vita_cam_0_0_xpm_fifo_base
     port map (
      dbiterr => xpm_fifo_base_inst_n_18,
      din(0) => '1',
      dout(0) => xpm_fifo_base_inst_n_8,
      empty => \^empty\,
      full => xpm_fifo_base_inst_n_0,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => xpm_fifo_base_inst_n_6,
      prog_empty => xpm_fifo_base_inst_n_10,
      prog_full => xpm_fifo_base_inst_n_1,
      rd_clk => clk,
      rd_data_count(3) => xpm_fifo_base_inst_n_11,
      rd_data_count(2) => xpm_fifo_base_inst_n_12,
      rd_data_count(1) => xpm_fifo_base_inst_n_13,
      rd_data_count(0) => xpm_fifo_base_inst_n_14,
      rd_en => '1',
      rd_rst_busy => xpm_fifo_base_inst_n_16,
      rst => reset,
      sbiterr => xpm_fifo_base_inst_n_17,
      sleep => '0',
      underflow => xpm_fifo_base_inst_n_15,
      wr_clk => vita_clk,
      wr_data_count(3) => xpm_fifo_base_inst_n_2,
      wr_data_count(2) => xpm_fifo_base_inst_n_3,
      wr_data_count(1) => xpm_fifo_base_inst_n_4,
      wr_data_count(0) => xpm_fifo_base_inst_n_5,
      wr_en => wr_en,
      wr_rst_busy => xpm_fifo_base_inst_n_7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_onsemi_vita_cam_0_0_xpm_fifo_async__parameterized1\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    din : in STD_LOGIC_VECTOR ( 41 downto 0 );
    vita_clk : in STD_LOGIC;
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_onsemi_vita_cam_0_0_xpm_fifo_async__parameterized1\ : entity is "xpm_fifo_async";
end \design_1_onsemi_vita_cam_0_0_xpm_fifo_async__parameterized1\;

architecture STRUCTURE of \design_1_onsemi_vita_cam_0_0_xpm_fifo_async__parameterized1\ is
  signal demux_dout : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal demux_empty : STD_LOGIC;
  signal demux_full : STD_LOGIC;
  signal xpm_fifo_base_inst_n_1 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_10 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_11 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_12 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_13 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_14 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_15 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_16 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_17 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_18 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_2 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_3 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_31 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_32 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_33 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_34 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_35 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_36 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_37 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_38 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_39 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_4 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_40 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_41 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_42 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_43 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_44 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_45 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_5 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_6 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_7 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_8 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_9 : STD_LOGIC;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of xpm_fifo_base_inst : label is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 16384;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 1;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 262144;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 4096;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 2046;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 16379;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 2046;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 4091;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 7;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 2048;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 2048;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 10;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 15;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 14;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 16;
  attribute READ_MODE : integer;
  attribute READ_MODE of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 64;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 10;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 13;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 12;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
begin
xpm_fifo_base_inst: entity work.\design_1_onsemi_vita_cam_0_0_xpm_fifo_base__parameterized0\
     port map (
      dbiterr => xpm_fifo_base_inst_n_45,
      din(63 downto 60) => B"0000",
      din(59) => din(41),
      din(58) => '0',
      din(57 downto 48) => din(40 downto 31),
      din(47 downto 44) => B"0000",
      din(43) => din(41),
      din(42) => '0',
      din(41 downto 32) => din(30 downto 21),
      din(31 downto 28) => B"0000",
      din(27) => din(41),
      din(26) => '0',
      din(25 downto 16) => din(20 downto 11),
      din(15 downto 12) => B"0000",
      din(11) => din(41),
      din(10 downto 0) => din(10 downto 0),
      dout(15) => xpm_fifo_base_inst_n_14,
      dout(14) => xpm_fifo_base_inst_n_15,
      dout(13) => xpm_fifo_base_inst_n_16,
      dout(12) => xpm_fifo_base_inst_n_17,
      dout(11) => xpm_fifo_base_inst_n_18,
      dout(10) => demux_dout(10),
      dout(9 downto 2) => dout(7 downto 0),
      dout(1 downto 0) => demux_dout(1 downto 0),
      empty => demux_empty,
      full => demux_full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => xpm_fifo_base_inst_n_12,
      prog_empty => xpm_fifo_base_inst_n_31,
      prog_full => xpm_fifo_base_inst_n_1,
      rd_clk => clk,
      rd_data_count(9) => xpm_fifo_base_inst_n_32,
      rd_data_count(8) => xpm_fifo_base_inst_n_33,
      rd_data_count(7) => xpm_fifo_base_inst_n_34,
      rd_data_count(6) => xpm_fifo_base_inst_n_35,
      rd_data_count(5) => xpm_fifo_base_inst_n_36,
      rd_data_count(4) => xpm_fifo_base_inst_n_37,
      rd_data_count(3) => xpm_fifo_base_inst_n_38,
      rd_data_count(2) => xpm_fifo_base_inst_n_39,
      rd_data_count(1) => xpm_fifo_base_inst_n_40,
      rd_data_count(0) => xpm_fifo_base_inst_n_41,
      rd_en => rd_en,
      rd_rst_busy => xpm_fifo_base_inst_n_43,
      rst => din(10),
      sbiterr => xpm_fifo_base_inst_n_44,
      sleep => '0',
      underflow => xpm_fifo_base_inst_n_42,
      wr_clk => vita_clk,
      wr_data_count(9) => xpm_fifo_base_inst_n_2,
      wr_data_count(8) => xpm_fifo_base_inst_n_3,
      wr_data_count(7) => xpm_fifo_base_inst_n_4,
      wr_data_count(6) => xpm_fifo_base_inst_n_5,
      wr_data_count(5) => xpm_fifo_base_inst_n_6,
      wr_data_count(4) => xpm_fifo_base_inst_n_7,
      wr_data_count(3) => xpm_fifo_base_inst_n_8,
      wr_data_count(2) => xpm_fifo_base_inst_n_9,
      wr_data_count(1) => xpm_fifo_base_inst_n_10,
      wr_data_count(0) => xpm_fifo_base_inst_n_11,
      wr_en => din(41),
      wr_rst_busy => xpm_fifo_base_inst_n_13
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_afifo_64i_16o is
  port (
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    din : in STD_LOGIC_VECTOR ( 41 downto 0 );
    vita_clk : in STD_LOGIC;
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_afifo_64i_16o : entity is "afifo_64i_16o";
end design_1_onsemi_vita_cam_0_0_afifo_64i_16o;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_afifo_64i_16o is
begin
afifo_64i_16o_l: entity work.\design_1_onsemi_vita_cam_0_0_xpm_fifo_async__parameterized1\
     port map (
      clk => clk,
      din(41 downto 0) => din(41 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      rd_en => rd_en,
      vita_clk => vita_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_pulse_regen is
  port (
    empty : out STD_LOGIC;
    framestart2_regen : out STD_LOGIC;
    VBlank_s_reg : out STD_LOGIC;
    reset : in STD_LOGIC;
    vita_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    clk : in STD_LOGIC;
    VBlankA1_s : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_pulse_regen : entity is "pulse_regen";
end design_1_onsemi_vita_cam_0_0_pulse_regen;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_pulse_regen is
begin
pulse_regen_l: entity work.design_1_onsemi_vita_cam_0_0_xpm_fifo_async
     port map (
      VBlankA1_s => VBlankA1_s,
      VBlank_s_reg => VBlank_s_reg,
      clk => clk,
      empty => empty,
      framestart2_regen => framestart2_regen,
      reset => reset,
      vita_clk => vita_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_onsemi_vita_cam_core is
  port (
    CLK : out STD_LOGIC;
    host_iserdes_align_busy : out STD_LOGIC;
    host_iserdes_clk_ready : out STD_LOGIC;
    framestart : out STD_LOGIC;
    io_vita_reset_n : out STD_LOGIC;
    io_vita_clk_pll : out STD_LOGIC;
    io_vita_trigger : out STD_LOGIC_VECTOR ( 2 downto 0 );
    fsync : out STD_LOGIC;
    video_vsync : out STD_LOGIC;
    video_hsync : out STD_LOGIC;
    video_vblank : out STD_LOGIC;
    video_hblank : out STD_LOGIC;
    video_active_video : out STD_LOGIC;
    video_data : out STD_LOGIC_VECTOR ( 7 downto 0 );
    WindowsCnt : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O288 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    BlackPixelCnt : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O289 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    StartLineCnt : out STD_LOGIC_VECTOR ( 31 downto 0 );
    FramesCnt : out STD_LOGIC_VECTOR ( 31 downto 0 );
    EndLineCnt : out STD_LOGIC_VECTOR ( 31 downto 0 );
    BlackLinesCnt : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \axi_rdata_reg[9]\ : out STD_LOGIC;
    \axi_rdata_reg[1]\ : out STD_LOGIC;
    \axi_rdata_reg[24]\ : out STD_LOGIC;
    \axi_rdata_reg[16]\ : out STD_LOGIC;
    \axi_rdata_reg[8]\ : out STD_LOGIC;
    \axi_rdata_reg[3]\ : out STD_LOGIC;
    \axi_rdata_reg[2]\ : out STD_LOGIC;
    \axi_rdata_reg[0]\ : out STD_LOGIC;
    host_iserdes_clk_status : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ClocksCnt : out STD_LOGIC_VECTOR ( 31 downto 0 );
    host_crc_status : out STD_LOGIC_VECTOR ( 3 downto 0 );
    reset : in STD_LOGIC;
    vita_clk : in STD_LOGIC;
    \^clk\ : in STD_LOGIC;
    clk200 : in STD_LOGIC;
    \slv_reg4_reg[0]_rep\ : in STD_LOGIC;
    io_vita_sync_p : in STD_LOGIC;
    io_vita_sync_n : in STD_LOGIC;
    CLKB : in STD_LOGIC;
    io_vita_data_p : in STD_LOGIC_VECTOR ( 3 downto 0 );
    io_vita_data_n : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg4_reg[0]_rep__3\ : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg4_reg[0]_rep__6\ : in STD_LOGIC;
    \slv_reg5_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \slv_reg4_reg[0]_rep__5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \slv_reg8_reg[0]_rep__0\ : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    host_vita_reset : in STD_LOGIC;
    oe : in STD_LOGIC;
    \slv_reg8_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \slv_reg55_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    trigger1 : in STD_LOGIC;
    \slv_reg56_reg[30]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \slv_reg10_reg[25]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \slv_reg13_reg[25]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \slv_reg11_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \slv_reg12_reg[25]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    R : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \slv_reg23_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_araddr_reg[5]\ : in STD_LOGIC;
    \axi_araddr_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_araddr_reg[5]_0\ : in STD_LOGIC;
    \axi_araddr_reg[5]_1\ : in STD_LOGIC;
    axi_rvalid_reg : in STD_LOGIC;
    \axi_araddr_reg[5]_2\ : in STD_LOGIC;
    \axi_araddr_reg[5]_3\ : in STD_LOGIC;
    \axi_araddr_reg[5]_4\ : in STD_LOGIC;
    \axi_araddr_reg[5]_5\ : in STD_LOGIC;
    \axi_araddr_reg[5]_6\ : in STD_LOGIC;
    \axi_araddr_reg[5]_7\ : in STD_LOGIC;
    \axi_araddr_reg[5]_8\ : in STD_LOGIC;
    \axi_araddr_reg[5]_9\ : in STD_LOGIC;
    \axi_araddr_reg[5]_10\ : in STD_LOGIC;
    \axi_araddr_reg[5]_11\ : in STD_LOGIC;
    \axi_araddr_reg[5]_12\ : in STD_LOGIC;
    \axi_araddr_reg[5]_13\ : in STD_LOGIC;
    \axi_araddr_reg[5]_14\ : in STD_LOGIC;
    \axi_araddr_reg[5]_15\ : in STD_LOGIC;
    \axi_araddr_reg[5]_16\ : in STD_LOGIC;
    \axi_araddr_reg[5]_17\ : in STD_LOGIC;
    \axi_araddr_reg[5]_18\ : in STD_LOGIC;
    \axi_araddr_reg[5]_19\ : in STD_LOGIC;
    \axi_araddr_reg[5]_20\ : in STD_LOGIC;
    \axi_araddr_reg[5]_21\ : in STD_LOGIC;
    \axi_araddr_reg[5]_22\ : in STD_LOGIC;
    \slv_reg27_reg[15]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg25_reg[16]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \slv_reg24_reg[31]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    minusOp : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \slv_reg25_reg[24]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg25_reg[28]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg25_reg[30]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \slv_reg26_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg26_reg[16]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \slv_reg26_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg26_reg[12]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg26_reg[14]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \slv_reg26_reg[16]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg26_reg[24]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg26_reg[28]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg26_reg[30]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \slv_reg27_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg27_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg27_reg[12]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg27_reg[13]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \slv_reg30_reg[6]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \slv_reg8_reg[0]_rep\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg4_reg[0]_rep__2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \slv_reg6_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    io_vita_clk_out_p : in STD_LOGIC;
    io_vita_clk_out_n : in STD_LOGIC;
    \slv_reg9_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg8_reg[0]_rep__2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg8_reg[0]_rep__1\ : in STD_LOGIC;
    \slv_reg28_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \host_triggen_cnt_trigger2low_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \host_triggen_cnt_trigger2high_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \host_triggen_cnt_trigger1low_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \host_triggen_cnt_trigger1high_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \host_triggen_cnt_trigger0low_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \host_triggen_cnt_trigger0high_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg57_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_onsemi_vita_cam_core : entity is "onsemi_vita_cam_core";
end design_1_onsemi_vita_cam_0_0_onsemi_vita_cam_core;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_onsemi_vita_cam_core is
  signal CRC_KERNEL_ODD_EVEN : STD_LOGIC;
  signal CRC_PAR_DATA_BLACKVALID_OUT : STD_LOGIC;
  signal CRC_PAR_DATA_IMGVALID_OUT : STD_LOGIC;
  signal CRC_PAR_DATA_OUT : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal CRC_PAR_SYNC_OUT : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal CRC_START_KERNEL : STD_LOGIC;
  signal D2 : STD_LOGIC;
  signal FIFO_RDEN : STD_LOGIC;
  signal I : STD_LOGIC;
  signal PAR_DATAIN : STD_LOGIC_VECTOR ( 49 downto 0 );
  signal REMAP_PAR_DATA_OUT : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal REMAP_VIDEO_SYNC : STD_LOGIC_VECTOR ( 0 to 0 );
  signal SYNC_KERNEL_ODD_EVEN : STD_LOGIC;
  signal SYNC_PAR_DATAOUT : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal SYNC_PAR_DATA_BLACKVALID : STD_LOGIC;
  signal SYNC_PAR_DATA_IMGVALID : STD_LOGIC;
  signal SYNC_PAR_SYNCOUT : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal SYNC_START_KERNEL : STD_LOGIC;
  signal T : STD_LOGIC;
  signal VBlankA1_s : STD_LOGIC;
  signal demux_dout : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal empty : STD_LOGIC;
  signal eqOp : STD_LOGIC;
  signal \^framestart\ : STD_LOGIC;
  signal framestart2 : STD_LOGIC;
  signal framestart2_i_4_n_0 : STD_LOGIC;
  signal framestart2_i_5_n_0 : STD_LOGIC;
  signal framestart2_i_6_n_0 : STD_LOGIC;
  signal framestart2_i_7_n_0 : STD_LOGIC;
  signal framestart2_i_8_n_0 : STD_LOGIC;
  signal framestart2_i_9_n_0 : STD_LOGIC;
  signal framestart2_reg_i_2_n_3 : STD_LOGIC;
  signal framestart2_reg_i_3_n_0 : STD_LOGIC;
  signal framestart2_reg_i_3_n_1 : STD_LOGIC;
  signal framestart2_reg_i_3_n_2 : STD_LOGIC;
  signal framestart2_reg_i_3_n_3 : STD_LOGIC;
  signal framestart2_reg_n_0 : STD_LOGIC;
  signal framestart2_regen : STD_LOGIC;
  signal framestart2_regen_l_n_2 : STD_LOGIC;
  signal framestart_active : STD_LOGIC;
  signal \framestart_cnt[0]_i_3_n_0\ : STD_LOGIC;
  signal \framestart_cnt[0]_i_4_n_0\ : STD_LOGIC;
  signal \framestart_cnt[0]_i_5_n_0\ : STD_LOGIC;
  signal \framestart_cnt[0]_i_6_n_0\ : STD_LOGIC;
  signal \framestart_cnt[12]_i_2_n_0\ : STD_LOGIC;
  signal \framestart_cnt[12]_i_3_n_0\ : STD_LOGIC;
  signal \framestart_cnt[12]_i_4_n_0\ : STD_LOGIC;
  signal \framestart_cnt[12]_i_5_n_0\ : STD_LOGIC;
  signal \framestart_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \framestart_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \framestart_cnt[4]_i_4_n_0\ : STD_LOGIC;
  signal \framestart_cnt[4]_i_5_n_0\ : STD_LOGIC;
  signal \framestart_cnt[8]_i_2_n_0\ : STD_LOGIC;
  signal \framestart_cnt[8]_i_3_n_0\ : STD_LOGIC;
  signal \framestart_cnt[8]_i_4_n_0\ : STD_LOGIC;
  signal \framestart_cnt[8]_i_5_n_0\ : STD_LOGIC;
  signal framestart_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \framestart_cnt_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \framestart_cnt_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \framestart_cnt_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \framestart_cnt_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \framestart_cnt_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \framestart_cnt_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \framestart_cnt_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \framestart_cnt_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \framestart_cnt_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \framestart_cnt_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \framestart_cnt_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \framestart_cnt_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \framestart_cnt_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \framestart_cnt_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \framestart_cnt_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \framestart_cnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \framestart_cnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \framestart_cnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \framestart_cnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \framestart_cnt_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \framestart_cnt_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \framestart_cnt_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \framestart_cnt_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \framestart_cnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \framestart_cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \framestart_cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \framestart_cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \framestart_cnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \framestart_cnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \framestart_cnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \framestart_cnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal p_5_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal syncgen_de : STD_LOGIC;
  signal syncgen_hblank : STD_LOGIC;
  signal syncgen_hsync : STD_LOGIC;
  signal syncgen_vblank : STD_LOGIC;
  signal syncgen_vsync : STD_LOGIC;
  signal triggen_vita_trigger : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal validcrc : STD_LOGIC;
  signal vita_clk_pll_o : STD_LOGIC;
  signal \vita_iserdes_v5.vita_iserdes_n_53\ : STD_LOGIC;
  signal \vita_iserdes_v5.vita_iserdes_n_58\ : STD_LOGIC;
  signal vita_remapper_n_41 : STD_LOGIC;
  signal vita_syncchanneldecoder_n_0 : STD_LOGIC;
  signal vita_syncchanneldecoder_n_197 : STD_LOGIC;
  signal vita_syncchanneldecoder_n_198 : STD_LOGIC;
  signal vita_syncchanneldecoder_n_263 : STD_LOGIC;
  signal vita_trigger_o : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_V6_GEN.ODDR_vita_clk_pll_o_R_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_V6_GEN.ODDR_vita_clk_pll_o_S_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_V6_GEN.ODDR_vita_clk_pll_t_R_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_V6_GEN.ODDR_vita_clk_pll_t_S_UNCONNECTED\ : STD_LOGIC;
  signal NLW_framestart2_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_framestart2_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_framestart2_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_framestart_cnt_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of \IO1[0].OBUFT_vita_trigger\ : label is "DONT_CARE";
  attribute box_type : string;
  attribute box_type of \IO1[0].OBUFT_vita_trigger\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IO1[1].OBUFT_vita_trigger\ : label is "DONT_CARE";
  attribute box_type of \IO1[1].OBUFT_vita_trigger\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \IO1[2].OBUFT_vita_trigger\ : label is "DONT_CARE";
  attribute box_type of \IO1[2].OBUFT_vita_trigger\ : label is "PRIMITIVE";
  attribute CAPACITANCE of OBUFT_vita_clk_pll : label is "DONT_CARE";
  attribute box_type of OBUFT_vita_clk_pll : label is "PRIMITIVE";
  attribute CAPACITANCE of OBUFT_vita_reset_n : label is "DONT_CARE";
  attribute box_type of OBUFT_vita_reset_n : label is "PRIMITIVE";
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of \V6_GEN.ODDR_vita_clk_pll_o\ : label is "TRUE";
  attribute box_type of \V6_GEN.ODDR_vita_clk_pll_o\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \V6_GEN.ODDR_vita_clk_pll_t\ : label is "TRUE";
  attribute box_type of \V6_GEN.ODDR_vita_clk_pll_t\ : label is "PRIMITIVE";
begin
  framestart <= \^framestart\;
\DEMUX_GEN.VIDEO_8BIT_GEN.fsync_reg\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => framestart2_regen,
      Q => fsync,
      R => '0'
    );
\DEMUX_GEN.VIDEO_8BIT_GEN.video_active_video_o_reg\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => syncgen_de,
      Q => video_active_video,
      R => '0'
    );
\DEMUX_GEN.VIDEO_8BIT_GEN.video_data_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => demux_dout(2),
      Q => video_data(0),
      R => '0'
    );
\DEMUX_GEN.VIDEO_8BIT_GEN.video_data_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => demux_dout(3),
      Q => video_data(1),
      R => '0'
    );
\DEMUX_GEN.VIDEO_8BIT_GEN.video_data_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => demux_dout(4),
      Q => video_data(2),
      R => '0'
    );
\DEMUX_GEN.VIDEO_8BIT_GEN.video_data_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => demux_dout(5),
      Q => video_data(3),
      R => '0'
    );
\DEMUX_GEN.VIDEO_8BIT_GEN.video_data_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => demux_dout(6),
      Q => video_data(4),
      R => '0'
    );
\DEMUX_GEN.VIDEO_8BIT_GEN.video_data_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => demux_dout(7),
      Q => video_data(5),
      R => '0'
    );
\DEMUX_GEN.VIDEO_8BIT_GEN.video_data_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => demux_dout(8),
      Q => video_data(6),
      R => '0'
    );
\DEMUX_GEN.VIDEO_8BIT_GEN.video_data_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => demux_dout(9),
      Q => video_data(7),
      R => '0'
    );
\DEMUX_GEN.VIDEO_8BIT_GEN.video_hblank_o_reg\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => syncgen_hblank,
      Q => video_hblank,
      R => '0'
    );
\DEMUX_GEN.VIDEO_8BIT_GEN.video_hsync_o_reg\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => syncgen_hsync,
      Q => video_hsync,
      R => '0'
    );
\DEMUX_GEN.VIDEO_8BIT_GEN.video_vblank_o_reg\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => syncgen_vblank,
      Q => video_vblank,
      R => '0'
    );
\DEMUX_GEN.VIDEO_8BIT_GEN.video_vsync_o_reg\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => syncgen_vsync,
      Q => video_vsync,
      R => '0'
    );
\DEMUX_GEN.demux_fifo_l\: entity work.design_1_onsemi_vita_cam_0_0_afifo_64i_16o
     port map (
      clk => \^clk\,
      din(41) => REMAP_VIDEO_SYNC(0),
      din(40 downto 11) => REMAP_PAR_DATA_OUT(39 downto 10),
      din(10) => \^framestart\,
      din(9 downto 0) => REMAP_PAR_DATA_OUT(9 downto 0),
      dout(7 downto 0) => demux_dout(9 downto 2),
      rd_en => syncgen_de,
      vita_clk => vita_clk
    );
\IO1[0].OBUFT_vita_trigger\: unisim.vcomponents.OBUFT
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => vita_trigger_o(0),
      O => io_vita_trigger(0),
      T => D2
    );
\IO1[1].OBUFT_vita_trigger\: unisim.vcomponents.OBUFT
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => vita_trigger_o(1),
      O => io_vita_trigger(1),
      T => D2
    );
\IO1[2].OBUFT_vita_trigger\: unisim.vcomponents.OBUFT
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => vita_trigger_o(2),
      O => io_vita_trigger(2),
      T => D2
    );
OBUFT_vita_clk_pll: unisim.vcomponents.OBUFT
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => vita_clk_pll_o,
      O => io_vita_clk_pll,
      T => T
    );
OBUFT_vita_reset_n: unisim.vcomponents.OBUFT
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => I,
      O => io_vita_reset_n,
      T => D2
    );
OBUFT_vita_reset_n_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => host_vita_reset,
      O => I
    );
OBUFT_vita_reset_n_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => oe,
      O => D2
    );
\V6_GEN.ODDR_vita_clk_pll_o\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
        port map (
      C => vita_clk,
      CE => '1',
      D1 => '0',
      D2 => '1',
      Q => vita_clk_pll_o,
      R => \NLW_V6_GEN.ODDR_vita_clk_pll_o_R_UNCONNECTED\,
      S => \NLW_V6_GEN.ODDR_vita_clk_pll_o_S_UNCONNECTED\
    );
\V6_GEN.ODDR_vita_clk_pll_t\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '1',
      IS_D2_INVERTED => '1',
      SRTYPE => "ASYNC"
    )
        port map (
      C => vita_clk,
      CE => '1',
      D1 => oe,
      D2 => oe,
      Q => T,
      R => \NLW_V6_GEN.ODDR_vita_clk_pll_t_R_UNCONNECTED\,
      S => \NLW_V6_GEN.ODDR_vita_clk_pll_t_S_UNCONNECTED\
    );
framestart2_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => framestart_active,
      I1 => eqOp,
      O => framestart2
    );
framestart2_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R(14),
      I1 => framestart_cnt_reg(15),
      O => framestart2_i_4_n_0
    );
framestart2_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => framestart_cnt_reg(12),
      I1 => R(11),
      I2 => R(13),
      I3 => framestart_cnt_reg(14),
      I4 => R(12),
      I5 => framestart_cnt_reg(13),
      O => framestart2_i_5_n_0
    );
framestart2_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => framestart_cnt_reg(9),
      I1 => R(8),
      I2 => R(10),
      I3 => framestart_cnt_reg(11),
      I4 => R(9),
      I5 => framestart_cnt_reg(10),
      O => framestart2_i_6_n_0
    );
framestart2_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => framestart_cnt_reg(6),
      I1 => R(5),
      I2 => R(7),
      I3 => framestart_cnt_reg(8),
      I4 => R(6),
      I5 => framestart_cnt_reg(7),
      O => framestart2_i_7_n_0
    );
framestart2_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => framestart_cnt_reg(3),
      I1 => R(2),
      I2 => R(4),
      I3 => framestart_cnt_reg(5),
      I4 => R(3),
      I5 => framestart_cnt_reg(4),
      O => framestart2_i_8_n_0
    );
framestart2_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6006000000006006"
    )
        port map (
      I0 => framestart_cnt_reg(0),
      I1 => \slv_reg23_reg[0]\(0),
      I2 => R(1),
      I3 => framestart_cnt_reg(2),
      I4 => R(0),
      I5 => framestart_cnt_reg(1),
      O => framestart2_i_9_n_0
    );
framestart2_reg: unisim.vcomponents.FDCE
     port map (
      C => vita_clk,
      CE => '1',
      CLR => reset,
      D => framestart2,
      Q => framestart2_reg_n_0
    );
framestart2_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => framestart2_reg_i_3_n_0,
      CO(3 downto 2) => NLW_framestart2_reg_i_2_CO_UNCONNECTED(3 downto 2),
      CO(1) => eqOp,
      CO(0) => framestart2_reg_i_2_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_framestart2_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => framestart2_i_4_n_0,
      S(0) => framestart2_i_5_n_0
    );
framestart2_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => framestart2_reg_i_3_n_0,
      CO(2) => framestart2_reg_i_3_n_1,
      CO(1) => framestart2_reg_i_3_n_2,
      CO(0) => framestart2_reg_i_3_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_framestart2_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => framestart2_i_6_n_0,
      S(2) => framestart2_i_7_n_0,
      S(1) => framestart2_i_8_n_0,
      S(0) => framestart2_i_9_n_0
    );
framestart2_regen_l: entity work.design_1_onsemi_vita_cam_0_0_pulse_regen
     port map (
      VBlankA1_s => VBlankA1_s,
      VBlank_s_reg => framestart2_regen_l_n_2,
      clk => \^clk\,
      empty => empty,
      framestart2_regen => framestart2_regen,
      reset => reset,
      vita_clk => vita_clk,
      wr_en => framestart2_reg_n_0
    );
framestart_active_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => vita_clk,
      CE => '1',
      CLR => reset,
      D => vita_syncchanneldecoder_n_197,
      Q => framestart_active
    );
\framestart_cnt[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => framestart_active,
      I1 => framestart_cnt_reg(3),
      O => \framestart_cnt[0]_i_3_n_0\
    );
\framestart_cnt[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => framestart_active,
      I1 => framestart_cnt_reg(2),
      O => \framestart_cnt[0]_i_4_n_0\
    );
\framestart_cnt[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => framestart_active,
      I1 => framestart_cnt_reg(1),
      O => \framestart_cnt[0]_i_5_n_0\
    );
\framestart_cnt[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => framestart_cnt_reg(0),
      I1 => framestart_active,
      O => \framestart_cnt[0]_i_6_n_0\
    );
\framestart_cnt[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => framestart_active,
      I1 => framestart_cnt_reg(15),
      O => \framestart_cnt[12]_i_2_n_0\
    );
\framestart_cnt[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => framestart_active,
      I1 => framestart_cnt_reg(14),
      O => \framestart_cnt[12]_i_3_n_0\
    );
\framestart_cnt[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => framestart_active,
      I1 => framestart_cnt_reg(13),
      O => \framestart_cnt[12]_i_4_n_0\
    );
\framestart_cnt[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => framestart_active,
      I1 => framestart_cnt_reg(12),
      O => \framestart_cnt[12]_i_5_n_0\
    );
\framestart_cnt[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => framestart_active,
      I1 => framestart_cnt_reg(7),
      O => \framestart_cnt[4]_i_2_n_0\
    );
\framestart_cnt[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => framestart_active,
      I1 => framestart_cnt_reg(6),
      O => \framestart_cnt[4]_i_3_n_0\
    );
\framestart_cnt[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => framestart_active,
      I1 => framestart_cnt_reg(5),
      O => \framestart_cnt[4]_i_4_n_0\
    );
\framestart_cnt[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => framestart_active,
      I1 => framestart_cnt_reg(4),
      O => \framestart_cnt[4]_i_5_n_0\
    );
\framestart_cnt[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => framestart_active,
      I1 => framestart_cnt_reg(11),
      O => \framestart_cnt[8]_i_2_n_0\
    );
\framestart_cnt[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => framestart_active,
      I1 => framestart_cnt_reg(10),
      O => \framestart_cnt[8]_i_3_n_0\
    );
\framestart_cnt[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => framestart_active,
      I1 => framestart_cnt_reg(9),
      O => \framestart_cnt[8]_i_4_n_0\
    );
\framestart_cnt[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => framestart_active,
      I1 => framestart_cnt_reg(8),
      O => \framestart_cnt[8]_i_5_n_0\
    );
\framestart_cnt_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => vita_clk,
      CE => vita_syncchanneldecoder_n_263,
      CLR => reset,
      D => \framestart_cnt_reg[0]_i_2_n_7\,
      Q => framestart_cnt_reg(0)
    );
\framestart_cnt_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \framestart_cnt_reg[0]_i_2_n_0\,
      CO(2) => \framestart_cnt_reg[0]_i_2_n_1\,
      CO(1) => \framestart_cnt_reg[0]_i_2_n_2\,
      CO(0) => \framestart_cnt_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => framestart_active,
      O(3) => \framestart_cnt_reg[0]_i_2_n_4\,
      O(2) => \framestart_cnt_reg[0]_i_2_n_5\,
      O(1) => \framestart_cnt_reg[0]_i_2_n_6\,
      O(0) => \framestart_cnt_reg[0]_i_2_n_7\,
      S(3) => \framestart_cnt[0]_i_3_n_0\,
      S(2) => \framestart_cnt[0]_i_4_n_0\,
      S(1) => \framestart_cnt[0]_i_5_n_0\,
      S(0) => \framestart_cnt[0]_i_6_n_0\
    );
\framestart_cnt_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => vita_clk,
      CE => vita_syncchanneldecoder_n_263,
      CLR => reset,
      D => \framestart_cnt_reg[8]_i_1_n_5\,
      Q => framestart_cnt_reg(10)
    );
\framestart_cnt_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => vita_clk,
      CE => vita_syncchanneldecoder_n_263,
      CLR => reset,
      D => \framestart_cnt_reg[8]_i_1_n_4\,
      Q => framestart_cnt_reg(11)
    );
\framestart_cnt_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => vita_clk,
      CE => vita_syncchanneldecoder_n_263,
      CLR => reset,
      D => \framestart_cnt_reg[12]_i_1_n_7\,
      Q => framestart_cnt_reg(12)
    );
\framestart_cnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \framestart_cnt_reg[8]_i_1_n_0\,
      CO(3) => \NLW_framestart_cnt_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \framestart_cnt_reg[12]_i_1_n_1\,
      CO(1) => \framestart_cnt_reg[12]_i_1_n_2\,
      CO(0) => \framestart_cnt_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \framestart_cnt_reg[12]_i_1_n_4\,
      O(2) => \framestart_cnt_reg[12]_i_1_n_5\,
      O(1) => \framestart_cnt_reg[12]_i_1_n_6\,
      O(0) => \framestart_cnt_reg[12]_i_1_n_7\,
      S(3) => \framestart_cnt[12]_i_2_n_0\,
      S(2) => \framestart_cnt[12]_i_3_n_0\,
      S(1) => \framestart_cnt[12]_i_4_n_0\,
      S(0) => \framestart_cnt[12]_i_5_n_0\
    );
\framestart_cnt_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => vita_clk,
      CE => vita_syncchanneldecoder_n_263,
      CLR => reset,
      D => \framestart_cnt_reg[12]_i_1_n_6\,
      Q => framestart_cnt_reg(13)
    );
\framestart_cnt_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => vita_clk,
      CE => vita_syncchanneldecoder_n_263,
      CLR => reset,
      D => \framestart_cnt_reg[12]_i_1_n_5\,
      Q => framestart_cnt_reg(14)
    );
\framestart_cnt_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => vita_clk,
      CE => vita_syncchanneldecoder_n_263,
      CLR => reset,
      D => \framestart_cnt_reg[12]_i_1_n_4\,
      Q => framestart_cnt_reg(15)
    );
\framestart_cnt_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => vita_clk,
      CE => vita_syncchanneldecoder_n_263,
      CLR => reset,
      D => \framestart_cnt_reg[0]_i_2_n_6\,
      Q => framestart_cnt_reg(1)
    );
\framestart_cnt_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => vita_clk,
      CE => vita_syncchanneldecoder_n_263,
      CLR => reset,
      D => \framestart_cnt_reg[0]_i_2_n_5\,
      Q => framestart_cnt_reg(2)
    );
\framestart_cnt_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => vita_clk,
      CE => vita_syncchanneldecoder_n_263,
      CLR => reset,
      D => \framestart_cnt_reg[0]_i_2_n_4\,
      Q => framestart_cnt_reg(3)
    );
\framestart_cnt_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => vita_clk,
      CE => vita_syncchanneldecoder_n_263,
      CLR => reset,
      D => \framestart_cnt_reg[4]_i_1_n_7\,
      Q => framestart_cnt_reg(4)
    );
\framestart_cnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \framestart_cnt_reg[0]_i_2_n_0\,
      CO(3) => \framestart_cnt_reg[4]_i_1_n_0\,
      CO(2) => \framestart_cnt_reg[4]_i_1_n_1\,
      CO(1) => \framestart_cnt_reg[4]_i_1_n_2\,
      CO(0) => \framestart_cnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \framestart_cnt_reg[4]_i_1_n_4\,
      O(2) => \framestart_cnt_reg[4]_i_1_n_5\,
      O(1) => \framestart_cnt_reg[4]_i_1_n_6\,
      O(0) => \framestart_cnt_reg[4]_i_1_n_7\,
      S(3) => \framestart_cnt[4]_i_2_n_0\,
      S(2) => \framestart_cnt[4]_i_3_n_0\,
      S(1) => \framestart_cnt[4]_i_4_n_0\,
      S(0) => \framestart_cnt[4]_i_5_n_0\
    );
\framestart_cnt_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => vita_clk,
      CE => vita_syncchanneldecoder_n_263,
      CLR => reset,
      D => \framestart_cnt_reg[4]_i_1_n_6\,
      Q => framestart_cnt_reg(5)
    );
\framestart_cnt_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => vita_clk,
      CE => vita_syncchanneldecoder_n_263,
      CLR => reset,
      D => \framestart_cnt_reg[4]_i_1_n_5\,
      Q => framestart_cnt_reg(6)
    );
\framestart_cnt_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => vita_clk,
      CE => vita_syncchanneldecoder_n_263,
      CLR => reset,
      D => \framestart_cnt_reg[4]_i_1_n_4\,
      Q => framestart_cnt_reg(7)
    );
\framestart_cnt_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => vita_clk,
      CE => vita_syncchanneldecoder_n_263,
      CLR => reset,
      D => \framestart_cnt_reg[8]_i_1_n_7\,
      Q => framestart_cnt_reg(8)
    );
\framestart_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \framestart_cnt_reg[4]_i_1_n_0\,
      CO(3) => \framestart_cnt_reg[8]_i_1_n_0\,
      CO(2) => \framestart_cnt_reg[8]_i_1_n_1\,
      CO(1) => \framestart_cnt_reg[8]_i_1_n_2\,
      CO(0) => \framestart_cnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \framestart_cnt_reg[8]_i_1_n_4\,
      O(2) => \framestart_cnt_reg[8]_i_1_n_5\,
      O(1) => \framestart_cnt_reg[8]_i_1_n_6\,
      O(0) => \framestart_cnt_reg[8]_i_1_n_7\,
      S(3) => \framestart_cnt[8]_i_2_n_0\,
      S(2) => \framestart_cnt[8]_i_3_n_0\,
      S(1) => \framestart_cnt[8]_i_4_n_0\,
      S(0) => \framestart_cnt[8]_i_5_n_0\
    );
\framestart_cnt_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => vita_clk,
      CE => vita_syncchanneldecoder_n_263,
      CLR => reset,
      D => \framestart_cnt_reg[8]_i_1_n_6\,
      Q => framestart_cnt_reg(9)
    );
syncgen_l: entity work.design_1_onsemi_vita_cam_0_0_VideoSyncGen
     port map (
      O(3 downto 0) => O(3 downto 0),
      VBlankA1_s => VBlankA1_s,
      clk => \^clk\,
      empty => empty,
      \gen_fwft.empty_fwft_i_reg\ => framestart2_regen_l_n_2,
      minusOp(14 downto 0) => minusOp(14 downto 0),
      rd_en => syncgen_de,
      reset => reset,
      \slv_reg24_reg[31]\(16 downto 0) => \slv_reg24_reg[31]\(16 downto 0),
      \slv_reg25_reg[16]\(16 downto 0) => \slv_reg25_reg[16]\(16 downto 0),
      \slv_reg25_reg[24]\(3 downto 0) => \slv_reg25_reg[24]\(3 downto 0),
      \slv_reg25_reg[28]\(3 downto 0) => \slv_reg25_reg[28]\(3 downto 0),
      \slv_reg25_reg[30]\(2 downto 0) => \slv_reg25_reg[30]\(2 downto 0),
      \slv_reg26_reg[0]\(3 downto 0) => \slv_reg26_reg[0]\(3 downto 0),
      \slv_reg26_reg[12]\(3 downto 0) => \slv_reg26_reg[12]\(3 downto 0),
      \slv_reg26_reg[14]\(2 downto 0) => \slv_reg26_reg[14]\(2 downto 0),
      \slv_reg26_reg[16]\(1 downto 0) => \slv_reg26_reg[16]\(1 downto 0),
      \slv_reg26_reg[16]_0\(3 downto 0) => \slv_reg26_reg[16]_0\(3 downto 0),
      \slv_reg26_reg[24]\(3 downto 0) => \slv_reg26_reg[24]\(3 downto 0),
      \slv_reg26_reg[28]\(3 downto 0) => \slv_reg26_reg[28]\(3 downto 0),
      \slv_reg26_reg[30]\(2 downto 0) => \slv_reg26_reg[30]\(2 downto 0),
      \slv_reg26_reg[8]\(3 downto 0) => \slv_reg26_reg[8]\(3 downto 0),
      \slv_reg27_reg[0]\(3 downto 0) => \slv_reg27_reg[0]\(3 downto 0),
      \slv_reg27_reg[12]\(3 downto 0) => \slv_reg27_reg[12]\(3 downto 0),
      \slv_reg27_reg[13]\(1 downto 0) => \slv_reg27_reg[13]\(1 downto 0),
      \slv_reg27_reg[15]\(1 downto 0) => \slv_reg27_reg[15]\(1 downto 0),
      \slv_reg27_reg[8]\(3 downto 0) => \slv_reg27_reg[8]\(3 downto 0),
      syncgen_hblank => syncgen_hblank,
      syncgen_hsync => syncgen_hsync,
      syncgen_vblank => syncgen_vblank,
      syncgen_vsync => syncgen_vsync
    );
vita_crc_checker: entity work.design_1_onsemi_vita_cam_0_0_crc_checker
     port map (
      AR(0) => AR(0),
      CRC_KERNEL_ODD_EVEN => CRC_KERNEL_ODD_EVEN,
      CRC_PAR_DATA_BLACKVALID_OUT => CRC_PAR_DATA_BLACKVALID_OUT,
      CRC_PAR_DATA_IMGVALID_OUT => CRC_PAR_DATA_IMGVALID_OUT,
      CRC_START_KERNEL => CRC_START_KERNEL,
      \DATA_BUS_reg[39]\(39 downto 0) => CRC_PAR_DATA_OUT(39 downto 0),
      E(0) => vita_remapper_n_41,
      PAR_DATAOUT(39 downto 0) => SYNC_PAR_DATAOUT(39 downto 0),
      PAR_SYNCOUT(9 downto 0) => SYNC_PAR_SYNCOUT(9 downto 0),
      Q(9 downto 0) => CRC_PAR_SYNC_OUT(9 downto 0),
      START_KERNEL => SYNC_START_KERNEL,
      SYNC_KERNEL_ODD_EVEN => SYNC_KERNEL_ODD_EVEN,
      SYNC_PAR_DATA_BLACKVALID => SYNC_PAR_DATA_BLACKVALID,
      SYNC_PAR_DATA_IMGVALID => SYNC_PAR_DATA_IMGVALID,
      \axi_araddr_reg[5]\ => \axi_araddr_reg[5]_2\,
      \axi_araddr_reg[5]_0\ => \axi_araddr_reg[5]_3\,
      \axi_araddr_reg[5]_1\ => \axi_araddr_reg[5]_4\,
      \axi_araddr_reg[5]_10\ => \axi_araddr_reg[5]_22\,
      \axi_araddr_reg[5]_2\ => \axi_araddr_reg[5]_14\,
      \axi_araddr_reg[5]_3\ => \axi_araddr_reg[5]_15\,
      \axi_araddr_reg[5]_4\ => \axi_araddr_reg[5]_16\,
      \axi_araddr_reg[5]_5\ => \axi_araddr_reg[5]_17\,
      \axi_araddr_reg[5]_6\ => \axi_araddr_reg[5]_18\,
      \axi_araddr_reg[5]_7\ => \axi_araddr_reg[5]_19\,
      \axi_araddr_reg[5]_8\ => \axi_araddr_reg[5]_20\,
      \axi_araddr_reg[5]_9\ => \axi_araddr_reg[5]_21\,
      \axi_araddr_reg[7]\(1 downto 0) => \axi_araddr_reg[7]\(1 downto 0),
      \axi_rdata_reg[0]\ => \axi_rdata_reg[0]\,
      \axi_rdata_reg[1]\ => \axi_rdata_reg[1]\,
      \axi_rdata_reg[2]\ => \axi_rdata_reg[2]\,
      \axi_rdata_reg[3]\ => \axi_rdata_reg[3]\,
      axi_rvalid_reg => axi_rvalid_reg,
      host_crc_status(3 downto 0) => host_crc_status(3 downto 0),
      \slv_reg28_reg[1]\(0) => \slv_reg28_reg[1]\(0),
      \slv_reg8_reg[0]_rep\(0) => \slv_reg8_reg[0]_rep\(0),
      \slv_reg8_reg[0]_rep__0\ => \slv_reg8_reg[0]_rep__0\,
      \slv_reg8_reg[1]\(1 downto 0) => \slv_reg8_reg[1]\(1 downto 0),
      \slv_reg8_reg[1]_0\ => vita_syncchanneldecoder_n_198,
      validcrc => validcrc,
      vita_clk => vita_clk
    );
\vita_iserdes_v5.vita_iserdes\: entity work.design_1_onsemi_vita_cam_0_0_iserdes_interface
     port map (
      AR(1) => \slv_reg4_reg[0]_rep__2\(1),
      AR(0) => \slv_reg4_reg[0]_rep__3\,
      AS(0) => AS(0),
      CLK => CLK,
      CLKB => CLKB,
      E(0) => \vita_iserdes_v5.vita_iserdes_n_58\,
      PAR_DATAIN(49 downto 0) => PAR_DATAIN(49 downto 0),
      \PAR_DATAOUT_reg[39]\ => \vita_iserdes_v5.vita_iserdes_n_53\,
      Q(0) => FIFO_RDEN,
      \axi_araddr_reg[5]\ => \axi_araddr_reg[5]\,
      \axi_araddr_reg[5]_0\ => \axi_araddr_reg[5]_0\,
      \axi_araddr_reg[5]_1\ => \axi_araddr_reg[5]_1\,
      \axi_araddr_reg[5]_10\ => \axi_araddr_reg[5]_13\,
      \axi_araddr_reg[5]_2\ => \axi_araddr_reg[5]_5\,
      \axi_araddr_reg[5]_3\ => \axi_araddr_reg[5]_6\,
      \axi_araddr_reg[5]_4\ => \axi_araddr_reg[5]_7\,
      \axi_araddr_reg[5]_5\ => \axi_araddr_reg[5]_8\,
      \axi_araddr_reg[5]_6\ => \axi_araddr_reg[5]_9\,
      \axi_araddr_reg[5]_7\ => \axi_araddr_reg[5]_10\,
      \axi_araddr_reg[5]_8\ => \axi_araddr_reg[5]_11\,
      \axi_araddr_reg[5]_9\ => \axi_araddr_reg[5]_12\,
      \axi_araddr_reg[7]\(1 downto 0) => \axi_araddr_reg[7]\(1 downto 0),
      \axi_rdata_reg[16]\ => \axi_rdata_reg[16]\,
      \axi_rdata_reg[24]\ => \axi_rdata_reg[24]\,
      \axi_rdata_reg[8]\ => \axi_rdata_reg[8]\,
      \axi_rdata_reg[9]\ => \axi_rdata_reg[9]\,
      axi_rvalid_reg => axi_rvalid_reg,
      clk200 => clk200,
      host_iserdes_align_busy => host_iserdes_align_busy,
      host_iserdes_clk_ready => host_iserdes_clk_ready,
      host_iserdes_clk_status(1 downto 0) => host_iserdes_clk_status(1 downto 0),
      io_vita_clk_out_n => io_vita_clk_out_n,
      io_vita_clk_out_p => io_vita_clk_out_p,
      io_vita_data_n(3 downto 0) => io_vita_data_n(3 downto 0),
      io_vita_data_p(3 downto 0) => io_vita_data_p(3 downto 0),
      io_vita_sync_n => io_vita_sync_n,
      io_vita_sync_p => io_vita_sync_p,
      \slv_reg4_reg[0]_rep\ => \slv_reg4_reg[0]_rep\,
      \slv_reg4_reg[0]_rep__4\(0) => \slv_reg4_reg[0]_rep__5\(0),
      \slv_reg4_reg[0]_rep__6\(2) => \slv_reg4_reg[0]_rep__6\,
      \slv_reg4_reg[0]_rep__6\(1) => \slv_reg4_reg[0]_rep__2\(0),
      \slv_reg4_reg[0]_rep__6\(0) => \slv_reg4_reg[0]_rep__5\(1),
      \slv_reg4_reg[3]\(2 downto 0) => Q(3 downto 1),
      \slv_reg5_reg[9]\(9 downto 0) => \slv_reg5_reg[9]\(9 downto 0),
      \slv_reg6_reg[9]\(9 downto 0) => \slv_reg6_reg[9]\(9 downto 0),
      \slv_reg8_reg[0]\(0) => \slv_reg8_reg[1]\(0),
      vita_clk => vita_clk
    );
vita_remapper: entity work.design_1_onsemi_vita_cam_0_0_remapper
     port map (
      AR(0) => AR(0),
      CRC_KERNEL_ODD_EVEN => CRC_KERNEL_ODD_EVEN,
      CRC_PAR_DATA_BLACKVALID_OUT => CRC_PAR_DATA_BLACKVALID_OUT,
      CRC_PAR_DATA_IMGVALID_OUT => CRC_PAR_DATA_IMGVALID_OUT,
      CRC_START_KERNEL => CRC_START_KERNEL,
      D(9 downto 0) => CRC_PAR_SYNC_OUT(9 downto 0),
      E(0) => vita_remapper_n_41,
      \PAR_DATA_OUT_reg[39]_0\(39 downto 0) => CRC_PAR_DATA_OUT(39 downto 0),
      din(40) => REMAP_VIDEO_SYNC(0),
      din(39 downto 0) => REMAP_PAR_DATA_OUT(39 downto 0),
      enpipe_reg_c_1 => vita_syncchanneldecoder_n_0,
      \slv_reg30_reg[6]\(4 downto 0) => \slv_reg30_reg[6]\(4 downto 0),
      \slv_reg8_reg[0]_rep\(0) => \slv_reg8_reg[0]_rep\(0),
      \slv_reg8_reg[1]\(1 downto 0) => \slv_reg8_reg[1]\(1 downto 0),
      vita_clk => vita_clk
    );
vita_syncchanneldecoder: entity work.design_1_onsemi_vita_cam_0_0_syncchanneldecoder
     port map (
      AR(1) => \slv_reg8_reg[0]_rep__2\(0),
      AR(0) => AR(0),
      BlackLinesCnt(31 downto 0) => BlackLinesCnt(31 downto 0),
      BlackPixelCnt(31 downto 0) => BlackPixelCnt(31 downto 0),
      CO(0) => eqOp,
      ClocksCnt(31 downto 0) => ClocksCnt(31 downto 0),
      E(0) => \vita_iserdes_v5.vita_iserdes_n_58\,
      EndLineCnt(31 downto 0) => EndLineCnt(31 downto 0),
      FramesCnt(31 downto 0) => FramesCnt(31 downto 0),
      O288(31 downto 0) => O288(31 downto 0),
      O289(31 downto 0) => O289(31 downto 0),
      PAR_DATAIN(49 downto 0) => PAR_DATAIN(49 downto 0),
      \PAR_DATA_int_reg[39]\(39 downto 0) => SYNC_PAR_DATAOUT(39 downto 0),
      \PAR_SYNC_int_reg[9]\(9 downto 0) => SYNC_PAR_SYNCOUT(9 downto 0),
      Q(0) => FIFO_RDEN,
      START_KERNEL => SYNC_START_KERNEL,
      SYNC_KERNEL_ODD_EVEN => SYNC_KERNEL_ODD_EVEN,
      SYNC_PAR_DATA_BLACKVALID => SYNC_PAR_DATA_BLACKVALID,
      SYNC_PAR_DATA_IMGVALID => SYNC_PAR_DATA_IMGVALID,
      StartLineCnt(31 downto 0) => StartLineCnt(31 downto 0),
      WindowsCnt(31 downto 0) => WindowsCnt(31 downto 0),
      din(0) => \^framestart\,
      enpipe_reg_c_2_0 => vita_syncchanneldecoder_n_0,
      framestart_active => framestart_active,
      framestart_active_reg => vita_syncchanneldecoder_n_197,
      \framestart_cnt_reg[0]\ => vita_syncchanneldecoder_n_263,
      init_reg => vita_syncchanneldecoder_n_198,
      \slv_reg10_reg[25]\(19 downto 0) => \slv_reg10_reg[25]\(19 downto 0),
      \slv_reg11_reg[9]\(9 downto 0) => \slv_reg11_reg[9]\(9 downto 0),
      \slv_reg12_reg[25]\(19 downto 0) => \slv_reg12_reg[25]\(19 downto 0),
      \slv_reg13_reg[25]\(9 downto 0) => \slv_reg13_reg[25]\(9 downto 0),
      \slv_reg8_reg[0]\ => \vita_iserdes_v5.vita_iserdes_n_53\,
      \slv_reg8_reg[0]_0\(0) => vita_remapper_n_41,
      \slv_reg8_reg[0]_rep\(0) => \slv_reg8_reg[0]_rep\(0),
      \slv_reg8_reg[0]_rep__0\ => \slv_reg8_reg[0]_rep__0\,
      \slv_reg8_reg[0]_rep__1\ => \slv_reg8_reg[0]_rep__1\,
      \slv_reg8_reg[1]\(0) => \slv_reg8_reg[1]\(1),
      \slv_reg9_reg[31]\(31 downto 0) => \slv_reg9_reg[31]\(31 downto 0),
      validcrc => validcrc,
      vita_clk => vita_clk
    );
\vita_trigger_o[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \slv_reg56_reg[30]\(8),
      I1 => triggen_vita_trigger(0),
      O => p_5_out(0)
    );
\vita_trigger_o[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \slv_reg56_reg[30]\(9),
      I1 => triggen_vita_trigger(1),
      O => p_5_out(1)
    );
\vita_trigger_o[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \slv_reg56_reg[30]\(10),
      I1 => triggen_vita_trigger(2),
      O => p_5_out(2)
    );
\vita_trigger_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => '1',
      D => p_5_out(0),
      Q => vita_trigger_o(0),
      R => '0'
    );
\vita_trigger_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => '1',
      D => p_5_out(1),
      Q => vita_trigger_o(1),
      R => '0'
    );
\vita_trigger_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vita_clk,
      CE => '1',
      D => p_5_out(2),
      Q => vita_trigger_o(2),
      R => '0'
    );
vita_triggergenerator: entity work.design_1_onsemi_vita_cam_0_0_triggergenerator
     port map (
      Q(0) => Q(0),
      \host_triggen_cnt_trigger0high_reg[31]\(31 downto 0) => \host_triggen_cnt_trigger0high_reg[31]\(31 downto 0),
      \host_triggen_cnt_trigger0low_reg[31]\(31 downto 0) => \host_triggen_cnt_trigger0low_reg[31]\(31 downto 0),
      \host_triggen_cnt_trigger1high_reg[31]\(31 downto 0) => \host_triggen_cnt_trigger1high_reg[31]\(31 downto 0),
      \host_triggen_cnt_trigger1low_reg[31]\(31 downto 0) => \host_triggen_cnt_trigger1low_reg[31]\(31 downto 0),
      \host_triggen_cnt_trigger2high_reg[31]\(31 downto 0) => \host_triggen_cnt_trigger2high_reg[31]\(31 downto 0),
      \host_triggen_cnt_trigger2low_reg[31]\(31 downto 0) => \host_triggen_cnt_trigger2low_reg[31]\(31 downto 0),
      \slv_reg55_reg[31]\(31 downto 0) => \slv_reg55_reg[31]\(31 downto 0),
      \slv_reg56_reg[16]\(7 downto 0) => \slv_reg56_reg[30]\(7 downto 0),
      \slv_reg57_reg[31]\(31 downto 0) => \slv_reg57_reg[31]\(31 downto 0),
      triggen_vita_trigger(2 downto 0) => triggen_vita_trigger(2 downto 0),
      trigger1 => trigger1,
      vita_clk => vita_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_onsemi_vita_cam_v3_1_S00_AXI is
  port (
    CLK : out STD_LOGIC;
    io_vita_reset_n : out STD_LOGIC;
    io_vita_clk_pll : out STD_LOGIC;
    io_vita_trigger : out STD_LOGIC_VECTOR ( 2 downto 0 );
    fsync : out STD_LOGIC;
    video_vsync : out STD_LOGIC;
    video_hsync : out STD_LOGIC;
    video_vblank : out STD_LOGIC;
    video_hblank : out STD_LOGIC;
    video_active_video : out STD_LOGIC;
    video_data : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    reset : in STD_LOGIC;
    \^clk\ : in STD_LOGIC;
    clk200 : in STD_LOGIC;
    io_vita_sync_p : in STD_LOGIC;
    io_vita_sync_n : in STD_LOGIC;
    CLKB : in STD_LOGIC;
    io_vita_data_p : in STD_LOGIC_VECTOR ( 3 downto 0 );
    io_vita_data_n : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_aresetn_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    axi_bvalid_reg_0 : in STD_LOGIC;
    axi_arready_reg_0 : in STD_LOGIC;
    oe : in STD_LOGIC;
    trigger1 : in STD_LOGIC;
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    io_vita_clk_out_p : in STD_LOGIC;
    io_vita_clk_out_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_onsemi_vita_cam_v3_1_S00_AXI : entity is "onsemi_vita_cam_v3_1_S00_AXI";
end design_1_onsemi_vita_cam_0_0_onsemi_vita_cam_v3_1_S00_AXI;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_onsemi_vita_cam_v3_1_S00_AXI is
  signal \HSyncState_s[0]_i_28_n_0\ : STD_LOGIC;
  signal \HSyncState_s[0]_i_29_n_0\ : STD_LOGIC;
  signal \HSyncState_s[0]_i_30_n_0\ : STD_LOGIC;
  signal \HSyncState_s[0]_i_31_n_0\ : STD_LOGIC;
  signal \HSyncState_s[0]_i_32_n_0\ : STD_LOGIC;
  signal \HSyncState_s[0]_i_33_n_0\ : STD_LOGIC;
  signal \HSyncState_s[0]_i_34_n_0\ : STD_LOGIC;
  signal \HSyncState_s[0]_i_35_n_0\ : STD_LOGIC;
  signal \HSyncState_s[0]_i_36_n_0\ : STD_LOGIC;
  signal \HSyncState_s[0]_i_37_n_0\ : STD_LOGIC;
  signal \HSyncState_s[0]_i_38_n_0\ : STD_LOGIC;
  signal \HSyncState_s[0]_i_39_n_0\ : STD_LOGIC;
  signal \HSyncState_s[0]_i_40_n_0\ : STD_LOGIC;
  signal \HSyncState_s[0]_i_41_n_0\ : STD_LOGIC;
  signal \HSyncState_s[0]_i_42_n_0\ : STD_LOGIC;
  signal \HSyncState_s[1]_i_62_n_0\ : STD_LOGIC;
  signal \HSyncState_s[1]_i_63_n_0\ : STD_LOGIC;
  signal \HSyncState_s[1]_i_64_n_0\ : STD_LOGIC;
  signal \HSyncState_s[1]_i_65_n_0\ : STD_LOGIC;
  signal \HSyncState_s[1]_i_66_n_0\ : STD_LOGIC;
  signal \HSyncState_s[1]_i_67_n_0\ : STD_LOGIC;
  signal \HSyncState_s[1]_i_68_n_0\ : STD_LOGIC;
  signal \HSyncState_s[1]_i_69_n_0\ : STD_LOGIC;
  signal \HSyncState_s[1]_i_70_n_0\ : STD_LOGIC;
  signal \HSyncState_s[1]_i_71_n_0\ : STD_LOGIC;
  signal \HSyncState_s[1]_i_72_n_0\ : STD_LOGIC;
  signal \HSyncState_s[1]_i_77_n_0\ : STD_LOGIC;
  signal \HSyncState_s[1]_i_78_n_0\ : STD_LOGIC;
  signal \HSyncState_s[1]_i_79_n_0\ : STD_LOGIC;
  signal \HSyncState_s[1]_i_80_n_0\ : STD_LOGIC;
  signal \HSyncState_s_reg[0]_i_24_n_2\ : STD_LOGIC;
  signal \HSyncState_s_reg[0]_i_24_n_3\ : STD_LOGIC;
  signal \HSyncState_s_reg[0]_i_24_n_5\ : STD_LOGIC;
  signal \HSyncState_s_reg[0]_i_24_n_6\ : STD_LOGIC;
  signal \HSyncState_s_reg[0]_i_24_n_7\ : STD_LOGIC;
  signal \HSyncState_s_reg[0]_i_25_n_0\ : STD_LOGIC;
  signal \HSyncState_s_reg[0]_i_25_n_1\ : STD_LOGIC;
  signal \HSyncState_s_reg[0]_i_25_n_2\ : STD_LOGIC;
  signal \HSyncState_s_reg[0]_i_25_n_3\ : STD_LOGIC;
  signal \HSyncState_s_reg[0]_i_25_n_4\ : STD_LOGIC;
  signal \HSyncState_s_reg[0]_i_25_n_5\ : STD_LOGIC;
  signal \HSyncState_s_reg[0]_i_25_n_6\ : STD_LOGIC;
  signal \HSyncState_s_reg[0]_i_25_n_7\ : STD_LOGIC;
  signal \HSyncState_s_reg[0]_i_26_n_0\ : STD_LOGIC;
  signal \HSyncState_s_reg[0]_i_26_n_1\ : STD_LOGIC;
  signal \HSyncState_s_reg[0]_i_26_n_2\ : STD_LOGIC;
  signal \HSyncState_s_reg[0]_i_26_n_3\ : STD_LOGIC;
  signal \HSyncState_s_reg[0]_i_26_n_4\ : STD_LOGIC;
  signal \HSyncState_s_reg[0]_i_26_n_5\ : STD_LOGIC;
  signal \HSyncState_s_reg[0]_i_26_n_6\ : STD_LOGIC;
  signal \HSyncState_s_reg[0]_i_26_n_7\ : STD_LOGIC;
  signal \HSyncState_s_reg[0]_i_27_n_0\ : STD_LOGIC;
  signal \HSyncState_s_reg[0]_i_27_n_1\ : STD_LOGIC;
  signal \HSyncState_s_reg[0]_i_27_n_2\ : STD_LOGIC;
  signal \HSyncState_s_reg[0]_i_27_n_3\ : STD_LOGIC;
  signal \HSyncState_s_reg[0]_i_27_n_4\ : STD_LOGIC;
  signal \HSyncState_s_reg[0]_i_27_n_5\ : STD_LOGIC;
  signal \HSyncState_s_reg[0]_i_27_n_6\ : STD_LOGIC;
  signal \HSyncState_s_reg[0]_i_27_n_7\ : STD_LOGIC;
  signal \HSyncState_s_reg[1]_i_47_n_2\ : STD_LOGIC;
  signal \HSyncState_s_reg[1]_i_47_n_3\ : STD_LOGIC;
  signal \HSyncState_s_reg[1]_i_48_n_0\ : STD_LOGIC;
  signal \HSyncState_s_reg[1]_i_48_n_1\ : STD_LOGIC;
  signal \HSyncState_s_reg[1]_i_48_n_2\ : STD_LOGIC;
  signal \HSyncState_s_reg[1]_i_48_n_3\ : STD_LOGIC;
  signal \HSyncState_s_reg[1]_i_49_n_0\ : STD_LOGIC;
  signal \HSyncState_s_reg[1]_i_49_n_1\ : STD_LOGIC;
  signal \HSyncState_s_reg[1]_i_49_n_2\ : STD_LOGIC;
  signal \HSyncState_s_reg[1]_i_49_n_3\ : STD_LOGIC;
  signal \HSyncState_s_reg[1]_i_61_n_0\ : STD_LOGIC;
  signal \HSyncState_s_reg[1]_i_61_n_1\ : STD_LOGIC;
  signal \HSyncState_s_reg[1]_i_61_n_2\ : STD_LOGIC;
  signal \HSyncState_s_reg[1]_i_61_n_3\ : STD_LOGIC;
  signal R : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal VBlankA1_s_i_27_n_0 : STD_LOGIC;
  signal VBlankA1_s_i_28_n_0 : STD_LOGIC;
  signal VBlankA1_s_i_29_n_0 : STD_LOGIC;
  signal VBlankA1_s_i_30_n_0 : STD_LOGIC;
  signal VBlankA1_s_i_31_n_0 : STD_LOGIC;
  signal VBlankA1_s_i_32_n_0 : STD_LOGIC;
  signal VBlankA1_s_i_33_n_0 : STD_LOGIC;
  signal VBlankA1_s_i_34_n_0 : STD_LOGIC;
  signal VBlankA1_s_i_35_n_0 : STD_LOGIC;
  signal VBlankA1_s_i_36_n_0 : STD_LOGIC;
  signal VBlankA1_s_i_37_n_0 : STD_LOGIC;
  signal VBlankA1_s_i_38_n_0 : STD_LOGIC;
  signal VBlankA1_s_i_39_n_0 : STD_LOGIC;
  signal VBlankA1_s_i_40_n_0 : STD_LOGIC;
  signal VBlankA1_s_i_41_n_0 : STD_LOGIC;
  signal VBlankA1_s_reg_i_23_n_2 : STD_LOGIC;
  signal VBlankA1_s_reg_i_23_n_3 : STD_LOGIC;
  signal VBlankA1_s_reg_i_23_n_5 : STD_LOGIC;
  signal VBlankA1_s_reg_i_23_n_6 : STD_LOGIC;
  signal VBlankA1_s_reg_i_23_n_7 : STD_LOGIC;
  signal VBlankA1_s_reg_i_24_n_0 : STD_LOGIC;
  signal VBlankA1_s_reg_i_24_n_1 : STD_LOGIC;
  signal VBlankA1_s_reg_i_24_n_2 : STD_LOGIC;
  signal VBlankA1_s_reg_i_24_n_3 : STD_LOGIC;
  signal VBlankA1_s_reg_i_24_n_4 : STD_LOGIC;
  signal VBlankA1_s_reg_i_24_n_5 : STD_LOGIC;
  signal VBlankA1_s_reg_i_24_n_6 : STD_LOGIC;
  signal VBlankA1_s_reg_i_24_n_7 : STD_LOGIC;
  signal VBlankA1_s_reg_i_25_n_0 : STD_LOGIC;
  signal VBlankA1_s_reg_i_25_n_1 : STD_LOGIC;
  signal VBlankA1_s_reg_i_25_n_2 : STD_LOGIC;
  signal VBlankA1_s_reg_i_25_n_3 : STD_LOGIC;
  signal VBlankA1_s_reg_i_25_n_4 : STD_LOGIC;
  signal VBlankA1_s_reg_i_25_n_5 : STD_LOGIC;
  signal VBlankA1_s_reg_i_25_n_6 : STD_LOGIC;
  signal VBlankA1_s_reg_i_25_n_7 : STD_LOGIC;
  signal VBlankA1_s_reg_i_26_n_0 : STD_LOGIC;
  signal VBlankA1_s_reg_i_26_n_1 : STD_LOGIC;
  signal VBlankA1_s_reg_i_26_n_2 : STD_LOGIC;
  signal VBlankA1_s_reg_i_26_n_3 : STD_LOGIC;
  signal VBlankA1_s_reg_i_26_n_4 : STD_LOGIC;
  signal VBlankA1_s_reg_i_26_n_5 : STD_LOGIC;
  signal VBlankA1_s_reg_i_26_n_6 : STD_LOGIC;
  signal VBlankA1_s_reg_i_26_n_7 : STD_LOGIC;
  signal \VSyncState_s[1]_i_29_n_0\ : STD_LOGIC;
  signal \VSyncState_s[1]_i_30_n_0\ : STD_LOGIC;
  signal \VSyncState_s[1]_i_31_n_0\ : STD_LOGIC;
  signal \VSyncState_s[1]_i_32_n_0\ : STD_LOGIC;
  signal \VSyncState_s[1]_i_33_n_0\ : STD_LOGIC;
  signal \VSyncState_s[1]_i_34_n_0\ : STD_LOGIC;
  signal \VSyncState_s[1]_i_35_n_0\ : STD_LOGIC;
  signal \VSyncState_s[1]_i_36_n_0\ : STD_LOGIC;
  signal \VSyncState_s[1]_i_37_n_0\ : STD_LOGIC;
  signal \VSyncState_s[1]_i_38_n_0\ : STD_LOGIC;
  signal \VSyncState_s[1]_i_39_n_0\ : STD_LOGIC;
  signal \VSyncState_s[1]_i_40_n_0\ : STD_LOGIC;
  signal \VSyncState_s[1]_i_41_n_0\ : STD_LOGIC;
  signal \VSyncState_s[1]_i_42_n_0\ : STD_LOGIC;
  signal \VSyncState_s[1]_i_43_n_0\ : STD_LOGIC;
  signal \VSyncState_s_reg[1]_i_25_n_2\ : STD_LOGIC;
  signal \VSyncState_s_reg[1]_i_25_n_3\ : STD_LOGIC;
  signal \VSyncState_s_reg[1]_i_25_n_5\ : STD_LOGIC;
  signal \VSyncState_s_reg[1]_i_25_n_6\ : STD_LOGIC;
  signal \VSyncState_s_reg[1]_i_25_n_7\ : STD_LOGIC;
  signal \VSyncState_s_reg[1]_i_26_n_0\ : STD_LOGIC;
  signal \VSyncState_s_reg[1]_i_26_n_1\ : STD_LOGIC;
  signal \VSyncState_s_reg[1]_i_26_n_2\ : STD_LOGIC;
  signal \VSyncState_s_reg[1]_i_26_n_3\ : STD_LOGIC;
  signal \VSyncState_s_reg[1]_i_26_n_4\ : STD_LOGIC;
  signal \VSyncState_s_reg[1]_i_26_n_5\ : STD_LOGIC;
  signal \VSyncState_s_reg[1]_i_26_n_6\ : STD_LOGIC;
  signal \VSyncState_s_reg[1]_i_26_n_7\ : STD_LOGIC;
  signal \VSyncState_s_reg[1]_i_27_n_0\ : STD_LOGIC;
  signal \VSyncState_s_reg[1]_i_27_n_1\ : STD_LOGIC;
  signal \VSyncState_s_reg[1]_i_27_n_2\ : STD_LOGIC;
  signal \VSyncState_s_reg[1]_i_27_n_3\ : STD_LOGIC;
  signal \VSyncState_s_reg[1]_i_27_n_4\ : STD_LOGIC;
  signal \VSyncState_s_reg[1]_i_27_n_5\ : STD_LOGIC;
  signal \VSyncState_s_reg[1]_i_27_n_6\ : STD_LOGIC;
  signal \VSyncState_s_reg[1]_i_27_n_7\ : STD_LOGIC;
  signal \VSyncState_s_reg[1]_i_28_n_0\ : STD_LOGIC;
  signal \VSyncState_s_reg[1]_i_28_n_1\ : STD_LOGIC;
  signal \VSyncState_s_reg[1]_i_28_n_2\ : STD_LOGIC;
  signal \VSyncState_s_reg[1]_i_28_n_3\ : STD_LOGIC;
  signal \VSyncState_s_reg[1]_i_28_n_4\ : STD_LOGIC;
  signal \VSyncState_s_reg[1]_i_28_n_5\ : STD_LOGIC;
  signal \VSyncState_s_reg[1]_i_28_n_6\ : STD_LOGIC;
  signal \VSyncState_s_reg[1]_i_28_n_7\ : STD_LOGIC;
  signal axi_araddr : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \axi_araddr_reg[2]_rep__0_n_0\ : STD_LOGIC;
  signal \axi_araddr_reg[2]_rep_n_0\ : STD_LOGIC;
  signal \axi_araddr_reg[3]_rep__0_n_0\ : STD_LOGIC;
  signal \axi_araddr_reg[3]_rep_n_0\ : STD_LOGIC;
  signal axi_arready_i_1_n_0 : STD_LOGIC;
  signal axi_awready0 : STD_LOGIC;
  signal \axi_rdata[0]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[10]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[10]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[10]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[10]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[11]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[11]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[11]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[12]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[12]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[12]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[12]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[13]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[13]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[13]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[13]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[14]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[14]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[14]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[14]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[15]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[15]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[15]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[15]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[16]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[16]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[16]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[16]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[16]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[17]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[17]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[17]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[17]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[18]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[18]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[18]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[18]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[19]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[19]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[19]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[19]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[1]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[1]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[20]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[20]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[20]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[20]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[21]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[21]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[21]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[21]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[22]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[22]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[22]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[22]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[23]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[23]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[23]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[23]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[24]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[24]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[24]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[24]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[25]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[25]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[25]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[25]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[26]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[26]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[26]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[26]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[27]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[27]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[27]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[27]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[28]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[28]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[28]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[28]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[29]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[29]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[29]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[29]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[2]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[2]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[2]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[30]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[30]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[30]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[30]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[31]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[31]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[31]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[31]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[3]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[3]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[3]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[4]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[4]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[5]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[6]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[6]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[6]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[6]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[7]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[8]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[8]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[8]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[9]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[9]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[9]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[9]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[9]_i_9_n_0\ : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal framestart2_i_14_n_0 : STD_LOGIC;
  signal framestart2_i_15_n_0 : STD_LOGIC;
  signal framestart2_i_16_n_0 : STD_LOGIC;
  signal framestart2_i_17_n_0 : STD_LOGIC;
  signal framestart2_i_18_n_0 : STD_LOGIC;
  signal framestart2_i_19_n_0 : STD_LOGIC;
  signal framestart2_i_20_n_0 : STD_LOGIC;
  signal framestart2_i_21_n_0 : STD_LOGIC;
  signal framestart2_i_22_n_0 : STD_LOGIC;
  signal framestart2_i_23_n_0 : STD_LOGIC;
  signal framestart2_i_24_n_0 : STD_LOGIC;
  signal framestart2_i_25_n_0 : STD_LOGIC;
  signal framestart2_i_26_n_0 : STD_LOGIC;
  signal framestart2_i_27_n_0 : STD_LOGIC;
  signal framestart2_i_28_n_0 : STD_LOGIC;
  signal framestart2_reg_i_10_n_2 : STD_LOGIC;
  signal framestart2_reg_i_10_n_3 : STD_LOGIC;
  signal framestart2_reg_i_11_n_0 : STD_LOGIC;
  signal framestart2_reg_i_11_n_1 : STD_LOGIC;
  signal framestart2_reg_i_11_n_2 : STD_LOGIC;
  signal framestart2_reg_i_11_n_3 : STD_LOGIC;
  signal framestart2_reg_i_12_n_0 : STD_LOGIC;
  signal framestart2_reg_i_12_n_1 : STD_LOGIC;
  signal framestart2_reg_i_12_n_2 : STD_LOGIC;
  signal framestart2_reg_i_12_n_3 : STD_LOGIC;
  signal framestart2_reg_i_13_n_0 : STD_LOGIC;
  signal framestart2_reg_i_13_n_1 : STD_LOGIC;
  signal framestart2_reg_i_13_n_2 : STD_LOGIC;
  signal framestart2_reg_i_13_n_3 : STD_LOGIC;
  signal host_crc_initvalue : STD_LOGIC;
  signal host_crc_status : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal host_decoder_cnt_black_lines : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal host_decoder_cnt_black_pixels : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal host_decoder_cnt_clocks : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal host_decoder_cnt_end_lines : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal host_decoder_cnt_frames : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal host_decoder_cnt_image_lines : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal host_decoder_cnt_image_pixels : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal host_decoder_cnt_start_lines : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal host_decoder_cnt_windows : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal host_decoder_code_crc : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal host_decoder_code_fe : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal host_decoder_code_img : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal host_decoder_code_le : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal host_decoder_enable : STD_LOGIC;
  signal host_decoder_frame_start : STD_LOGIC;
  signal host_iserdes_align_busy : STD_LOGIC;
  signal host_iserdes_align_start : STD_LOGIC;
  signal host_iserdes_auto_align : STD_LOGIC;
  signal host_iserdes_clk_ready : STD_LOGIC;
  signal host_iserdes_clk_status : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal host_iserdes_fifo_enable : STD_LOGIC;
  signal host_remapper_mode : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal host_syncgen_hbporch : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal host_syncgen_hfporch : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal host_syncgen_vbporch : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal host_syncgen_vfporch : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal host_triggen_cnt_trigger0high : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal host_triggen_cnt_trigger0low : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal host_triggen_cnt_trigger1high : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal host_triggen_cnt_trigger1low : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal host_triggen_cnt_trigger2high : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal host_triggen_cnt_trigger2low : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal host_triggen_cnt_update : STD_LOGIC;
  signal host_triggen_ext_polarity : STD_LOGIC;
  signal host_triggen_gen_polarity : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal host_triggen_readouttrigger : STD_LOGIC;
  signal host_triggen_sync2readout : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal host_vita_reset : STD_LOGIC;
  signal onsemi_vita_cam_core_inst_n_279 : STD_LOGIC;
  signal onsemi_vita_cam_core_inst_n_280 : STD_LOGIC;
  signal onsemi_vita_cam_core_inst_n_281 : STD_LOGIC;
  signal onsemi_vita_cam_core_inst_n_282 : STD_LOGIC;
  signal onsemi_vita_cam_core_inst_n_283 : STD_LOGIC;
  signal onsemi_vita_cam_core_inst_n_284 : STD_LOGIC;
  signal onsemi_vita_cam_core_inst_n_285 : STD_LOGIC;
  signal onsemi_vita_cam_core_inst_n_286 : STD_LOGIC;
  signal \^s00_axi_arready\ : STD_LOGIC;
  signal \^s00_axi_awready\ : STD_LOGIC;
  signal \^s00_axi_rvalid\ : STD_LOGIC;
  signal \^s00_axi_wready\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \slv_reg10[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg10[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg10[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg10[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg10_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg10_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg10_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg10_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg10_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg10_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg10_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg10_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg10_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg10_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg10_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg10_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg10_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg10_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg10_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg10_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg10_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg10_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg10_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg10_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg10_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg10_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg11[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg11[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg11[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg11[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg11_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg11_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg11_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg11_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg11_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg11_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg11_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg11_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg11_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg11_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg11_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg11_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg11_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg11_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg11_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg11_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg11_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg11_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg11_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg11_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg11_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg11_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg12[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg12[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg12[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg12[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg12_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg12_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg12_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg12_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg12_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg12_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg12_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg12_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg12_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg12_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg12_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg12_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg12_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg12_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg12_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg12_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg12_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg12_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg12_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg12_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg12_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg12_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg13[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg13[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg13[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg13[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg13_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg13_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg13_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg13_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg13_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg13_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg13_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg13_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg13_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg13_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg13_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg13_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg13_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg13_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg13_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg13_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg13_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg13_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg13_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg13_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg13_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg13_reg_n_0_[9]\ : STD_LOGIC;
  signal slv_reg14_r1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal slv_reg15_r1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal slv_reg16_r1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal slv_reg17_r1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal slv_reg18_r1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal slv_reg19_r1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal slv_reg20_r1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal slv_reg21_r1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal slv_reg22_r1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg23[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg23[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg23[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg23[31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg23[31]_i_3_n_0\ : STD_LOGIC;
  signal \slv_reg23[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg23_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg23_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg23_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg23_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg23_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg23_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg23_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg23_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg23_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg23_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg23_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg23_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg23_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg23_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg23_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg23_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg23_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg23_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg23_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg23_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg23_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg23_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg23_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg23_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg23_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg23_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg23_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg23_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg23_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg23_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg23_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg23_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg24[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg24[15]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg24[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg24[23]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg24[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg24[31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg24[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg24[7]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg24_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg24_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg24_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg24_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg24_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg24_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg24_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg24_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg24_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg24_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg24_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg24_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg24_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg24_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg24_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg24_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg25[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg25[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg25[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg25[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg25_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg25_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg25_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg25_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg25_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg25_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg25_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg25_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg25_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg25_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg25_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg25_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg25_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg25_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg25_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg25_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg26[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg26[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg26[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg26[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg26_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg26_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg26_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg26_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg26_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg26_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg26_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg26_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg26_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg26_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg26_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg26_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg26_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg26_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg26_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg26_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg27[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg27[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg27[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg27[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg27_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg27_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg27_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg27_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg27_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg27_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg27_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg27_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg27_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg27_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg27_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg27_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg27_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg27_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg27_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg27_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg28[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg28[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg28[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg28[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg28_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg28_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg28_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg28_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg28_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg28_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg28_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg28_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg28_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg28_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg28_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg28_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg28_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg28_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg28_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg28_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg28_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg28_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg28_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg28_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg28_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg28_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg28_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg28_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg28_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg28_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg28_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg28_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg28_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg28_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg28_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg30[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg30[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg30[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg30[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg30_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg30_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg30_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg30_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg30_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg30_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg30_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg30_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg30_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg30_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg30_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg30_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg30_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg30_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg30_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg30_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg30_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg30_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg30_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg30_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg30_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg30_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg30_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg30_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg30_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg30_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg30_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg30_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg30_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg31[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg31[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg31[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg31[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg31_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg31_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg31_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg31_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg31_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg31_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg31_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg31_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg31_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg31_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg31_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg31_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg31_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg31_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg31_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg31_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg31_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg31_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg31_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg31_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg31_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg31_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg31_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg31_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg31_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg31_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg31_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg31_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg31_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg31_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg31_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg31_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg3[0]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[0]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg3[0]_i_3_n_0\ : STD_LOGIC;
  signal slv_reg3_r1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \slv_reg3_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg4[3]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg4_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \slv_reg4_reg[0]_rep__1_n_0\ : STD_LOGIC;
  signal \slv_reg4_reg[0]_rep__2_n_0\ : STD_LOGIC;
  signal \slv_reg4_reg[0]_rep__3_n_0\ : STD_LOGIC;
  signal \slv_reg4_reg[0]_rep__4_n_0\ : STD_LOGIC;
  signal \slv_reg4_reg[0]_rep__5_n_0\ : STD_LOGIC;
  signal \slv_reg4_reg[0]_rep__6_n_0\ : STD_LOGIC;
  signal \slv_reg4_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg55[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg55[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg55[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg55[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg55_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg55_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg55_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg55_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg55_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg55_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg55_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg55_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg55_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg55_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg55_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg55_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg55_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg55_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg55_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg55_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg55_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg55_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg55_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg55_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg55_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg55_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg55_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg55_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg55_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg55_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg55_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg55_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg55_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg55_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg55_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg55_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg56[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg56[15]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg56[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg56[23]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg56[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg56[31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg56[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg56[7]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg56_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg56_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg56_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg56_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg56_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg56_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg56_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg56_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg56_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg56_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg56_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg56_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg56_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg56_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg56_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg56_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg56_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg56_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg56_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg56_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg56_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg56_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg56_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg57[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg57[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg57[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg57[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg57_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg57_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg57_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg57_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg57_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg57_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg57_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg57_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg57_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg57_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg57_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg57_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg57_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg57_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg57_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg57_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg57_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg57_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg57_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg57_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg57_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg57_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg57_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg57_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg57_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg57_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg57_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg57_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg57_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg57_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg57_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg57_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg58[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg58[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg58[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg58[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg58_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg58_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg58_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg58_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg58_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg58_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg58_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg58_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg58_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg58_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg58_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg58_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg58_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg58_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg58_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg58_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg58_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg58_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg58_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg58_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg58_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg58_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg58_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg58_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg58_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg58_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg58_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg58_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg58_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg58_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg58_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg58_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg59[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg59[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg59[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg59[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg59_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg59_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg59_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg59_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg59_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg59_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg59_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg59_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg59_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg59_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg59_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg59_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg59_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg59_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg59_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg59_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg59_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg59_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg59_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg59_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg59_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg59_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg59_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg59_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg59_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg59_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg59_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg59_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg59_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg59_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg59_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg59_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg5[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg5[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg5[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg5[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg60[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg60[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg60[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg60[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg60_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg60_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg60_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg60_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg60_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg60_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg60_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg60_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg60_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg60_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg60_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg60_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg60_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg60_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg60_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg60_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg60_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg60_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg60_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg60_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg60_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg60_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg60_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg60_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg60_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg60_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg60_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg60_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg60_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg60_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg60_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg60_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg61[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg61[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg61[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg61[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg61_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg61_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg61_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg61_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg61_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg61_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg61_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg61_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg61_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg61_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg61_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg61_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg61_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg61_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg61_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg61_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg61_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg61_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg61_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg61_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg61_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg61_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg61_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg61_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg61_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg61_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg61_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg61_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg61_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg61_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg61_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg61_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg62[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg62[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg62[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg62[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg62_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg62_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg62_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg62_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg62_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg62_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg62_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg62_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg62_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg62_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg62_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg62_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg62_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg62_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg62_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg62_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg62_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg62_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg62_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg62_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg62_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg62_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg62_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg62_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg62_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg62_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg62_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg62_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg62_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg62_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg62_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg62_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg63[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg63[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg63[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg63[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg63_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg63_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg63_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg63_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg63_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg63_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg63_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg63_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg63_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg63_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg63_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg63_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg63_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg63_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg63_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg63_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg63_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg63_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg63_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg63_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg63_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg63_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg63_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg63_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg63_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg63_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg63_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg63_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg63_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg63_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg63_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg63_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg6[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg6[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg6[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg6[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg7[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg7[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg7[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg7[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg8[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg8[15]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg8[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg8[23]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg8[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg8[31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg8[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg8[7]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg8_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \slv_reg8_reg[0]_rep__1_n_0\ : STD_LOGIC;
  signal \slv_reg8_reg[0]_rep__2_n_0\ : STD_LOGIC;
  signal \slv_reg8_reg[0]_rep__3_n_0\ : STD_LOGIC;
  signal \slv_reg8_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg9[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg9[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg9[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg9[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg9_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg9_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg9_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg9_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg9_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg9_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg9_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg9_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg9_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg9_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg9_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg9_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg9_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg9_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg9_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg9_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg9_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg9_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg9_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg9_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg9_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg9_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg9_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg9_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg9_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg9_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg9_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg9_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg9_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg9_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg9_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg9_reg_n_0_[9]\ : STD_LOGIC;
  signal \syncgen_l/minusOp\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \v_VSyncCount_s[17]_i_31_n_0\ : STD_LOGIC;
  signal \v_VSyncCount_s[17]_i_32_n_0\ : STD_LOGIC;
  signal \v_VSyncCount_s[17]_i_33_n_0\ : STD_LOGIC;
  signal \v_VSyncCount_s[17]_i_34_n_0\ : STD_LOGIC;
  signal \v_VSyncCount_s[17]_i_35_n_0\ : STD_LOGIC;
  signal \v_VSyncCount_s[17]_i_36_n_0\ : STD_LOGIC;
  signal \v_VSyncCount_s[17]_i_37_n_0\ : STD_LOGIC;
  signal \v_VSyncCount_s[17]_i_38_n_0\ : STD_LOGIC;
  signal \v_VSyncCount_s[17]_i_39_n_0\ : STD_LOGIC;
  signal \v_VSyncCount_s[17]_i_40_n_0\ : STD_LOGIC;
  signal \v_VSyncCount_s[17]_i_41_n_0\ : STD_LOGIC;
  signal \v_VSyncCount_s[17]_i_42_n_0\ : STD_LOGIC;
  signal \v_VSyncCount_s[17]_i_43_n_0\ : STD_LOGIC;
  signal \v_VSyncCount_s[17]_i_44_n_0\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[17]_i_27_n_3\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[17]_i_27_n_6\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[17]_i_27_n_7\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[17]_i_28_n_0\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[17]_i_28_n_1\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[17]_i_28_n_2\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[17]_i_28_n_3\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[17]_i_28_n_4\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[17]_i_28_n_5\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[17]_i_28_n_6\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[17]_i_28_n_7\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[17]_i_29_n_0\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[17]_i_29_n_1\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[17]_i_29_n_2\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[17]_i_29_n_3\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[17]_i_29_n_4\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[17]_i_29_n_5\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[17]_i_29_n_6\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[17]_i_29_n_7\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[17]_i_30_n_0\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[17]_i_30_n_1\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[17]_i_30_n_2\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[17]_i_30_n_3\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[17]_i_30_n_4\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[17]_i_30_n_5\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[17]_i_30_n_6\ : STD_LOGIC;
  signal \v_VSyncCount_s_reg[17]_i_30_n_7\ : STD_LOGIC;
  signal vita_clk : STD_LOGIC;
  signal \NLW_HSyncState_s_reg[0]_i_24_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_HSyncState_s_reg[0]_i_24_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_HSyncState_s_reg[1]_i_47_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_HSyncState_s_reg[1]_i_47_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_VBlankA1_s_reg_i_23_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_VBlankA1_s_reg_i_23_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_VSyncState_s_reg[1]_i_25_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_VSyncState_s_reg[1]_i_25_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_framestart2_reg_i_10_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_framestart2_reg_i_10_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_v_VSyncCount_s_reg[17]_i_27_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_v_VSyncCount_s_reg[17]_i_27_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \axi_araddr_reg[2]\ : label is "axi_araddr_reg[2]";
  attribute ORIG_CELL_NAME of \axi_araddr_reg[2]_rep\ : label is "axi_araddr_reg[2]";
  attribute ORIG_CELL_NAME of \axi_araddr_reg[2]_rep__0\ : label is "axi_araddr_reg[2]";
  attribute ORIG_CELL_NAME of \axi_araddr_reg[3]\ : label is "axi_araddr_reg[3]";
  attribute ORIG_CELL_NAME of \axi_araddr_reg[3]_rep\ : label is "axi_araddr_reg[3]";
  attribute ORIG_CELL_NAME of \axi_araddr_reg[3]_rep__0\ : label is "axi_araddr_reg[3]";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of axi_wready_i_1 : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \slv_reg23[31]_i_2\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \slv_reg23[31]_i_3\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \slv_reg24[15]_i_2\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \slv_reg24[7]_i_2\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \slv_reg3[0]_i_2\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \slv_reg3[0]_i_3\ : label is "soft_lutpair432";
  attribute ORIG_CELL_NAME of \slv_reg4_reg[0]\ : label is "slv_reg4_reg[0]";
  attribute ORIG_CELL_NAME of \slv_reg4_reg[0]_rep\ : label is "slv_reg4_reg[0]";
  attribute ORIG_CELL_NAME of \slv_reg4_reg[0]_rep__0\ : label is "slv_reg4_reg[0]";
  attribute ORIG_CELL_NAME of \slv_reg4_reg[0]_rep__1\ : label is "slv_reg4_reg[0]";
  attribute ORIG_CELL_NAME of \slv_reg4_reg[0]_rep__2\ : label is "slv_reg4_reg[0]";
  attribute ORIG_CELL_NAME of \slv_reg4_reg[0]_rep__3\ : label is "slv_reg4_reg[0]";
  attribute ORIG_CELL_NAME of \slv_reg4_reg[0]_rep__4\ : label is "slv_reg4_reg[0]";
  attribute ORIG_CELL_NAME of \slv_reg4_reg[0]_rep__5\ : label is "slv_reg4_reg[0]";
  attribute ORIG_CELL_NAME of \slv_reg4_reg[0]_rep__6\ : label is "slv_reg4_reg[0]";
  attribute SOFT_HLUTNM of \slv_reg56[15]_i_2\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \slv_reg56[23]_i_2\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \slv_reg56[31]_i_2\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \slv_reg56[7]_i_2\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \slv_reg8[15]_i_2\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \slv_reg8[23]_i_2\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \slv_reg8[31]_i_2\ : label is "soft_lutpair426";
  attribute ORIG_CELL_NAME of \slv_reg8_reg[0]\ : label is "slv_reg8_reg[0]";
  attribute ORIG_CELL_NAME of \slv_reg8_reg[0]_rep\ : label is "slv_reg8_reg[0]";
  attribute ORIG_CELL_NAME of \slv_reg8_reg[0]_rep__0\ : label is "slv_reg8_reg[0]";
  attribute ORIG_CELL_NAME of \slv_reg8_reg[0]_rep__1\ : label is "slv_reg8_reg[0]";
  attribute ORIG_CELL_NAME of \slv_reg8_reg[0]_rep__2\ : label is "slv_reg8_reg[0]";
  attribute ORIG_CELL_NAME of \slv_reg8_reg[0]_rep__3\ : label is "slv_reg8_reg[0]";
  attribute box_type : string;
  attribute box_type of vita_clk_div4_l : label is "PRIMITIVE";
begin
  s00_axi_arready <= \^s00_axi_arready\;
  s00_axi_awready <= \^s00_axi_awready\;
  s00_axi_rvalid <= \^s00_axi_rvalid\;
  s00_axi_wready <= \^s00_axi_wready\;
\HSyncState_s[0]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => host_syncgen_hbporch(15),
      O => \HSyncState_s[0]_i_28_n_0\
    );
\HSyncState_s[0]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => host_syncgen_hbporch(14),
      O => \HSyncState_s[0]_i_29_n_0\
    );
\HSyncState_s[0]_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => host_syncgen_hbporch(13),
      O => \HSyncState_s[0]_i_30_n_0\
    );
\HSyncState_s[0]_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => host_syncgen_hbporch(12),
      O => \HSyncState_s[0]_i_31_n_0\
    );
\HSyncState_s[0]_i_32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => host_syncgen_hbporch(11),
      O => \HSyncState_s[0]_i_32_n_0\
    );
\HSyncState_s[0]_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => host_syncgen_hbporch(10),
      O => \HSyncState_s[0]_i_33_n_0\
    );
\HSyncState_s[0]_i_34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => host_syncgen_hbporch(9),
      O => \HSyncState_s[0]_i_34_n_0\
    );
\HSyncState_s[0]_i_35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => host_syncgen_hbporch(8),
      O => \HSyncState_s[0]_i_35_n_0\
    );
\HSyncState_s[0]_i_36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => host_syncgen_hbporch(7),
      O => \HSyncState_s[0]_i_36_n_0\
    );
\HSyncState_s[0]_i_37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => host_syncgen_hbporch(6),
      O => \HSyncState_s[0]_i_37_n_0\
    );
\HSyncState_s[0]_i_38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => host_syncgen_hbporch(5),
      O => \HSyncState_s[0]_i_38_n_0\
    );
\HSyncState_s[0]_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => host_syncgen_hbporch(4),
      O => \HSyncState_s[0]_i_39_n_0\
    );
\HSyncState_s[0]_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => host_syncgen_hbporch(3),
      O => \HSyncState_s[0]_i_40_n_0\
    );
\HSyncState_s[0]_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => host_syncgen_hbporch(2),
      O => \HSyncState_s[0]_i_41_n_0\
    );
\HSyncState_s[0]_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => host_syncgen_hbporch(1),
      O => \HSyncState_s[0]_i_42_n_0\
    );
\HSyncState_s[1]_i_62\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg24_reg_n_0_[15]\,
      O => \HSyncState_s[1]_i_62_n_0\
    );
\HSyncState_s[1]_i_63\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg24_reg_n_0_[14]\,
      O => \HSyncState_s[1]_i_63_n_0\
    );
\HSyncState_s[1]_i_64\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg24_reg_n_0_[13]\,
      O => \HSyncState_s[1]_i_64_n_0\
    );
\HSyncState_s[1]_i_65\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg24_reg_n_0_[12]\,
      O => \HSyncState_s[1]_i_65_n_0\
    );
\HSyncState_s[1]_i_66\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg24_reg_n_0_[11]\,
      O => \HSyncState_s[1]_i_66_n_0\
    );
\HSyncState_s[1]_i_67\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg24_reg_n_0_[10]\,
      O => \HSyncState_s[1]_i_67_n_0\
    );
\HSyncState_s[1]_i_68\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg24_reg_n_0_[9]\,
      O => \HSyncState_s[1]_i_68_n_0\
    );
\HSyncState_s[1]_i_69\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg24_reg_n_0_[8]\,
      O => \HSyncState_s[1]_i_69_n_0\
    );
\HSyncState_s[1]_i_70\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg24_reg_n_0_[7]\,
      O => \HSyncState_s[1]_i_70_n_0\
    );
\HSyncState_s[1]_i_71\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg24_reg_n_0_[6]\,
      O => \HSyncState_s[1]_i_71_n_0\
    );
\HSyncState_s[1]_i_72\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg24_reg_n_0_[5]\,
      O => \HSyncState_s[1]_i_72_n_0\
    );
\HSyncState_s[1]_i_77\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg24_reg_n_0_[4]\,
      O => \HSyncState_s[1]_i_77_n_0\
    );
\HSyncState_s[1]_i_78\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg24_reg_n_0_[3]\,
      O => \HSyncState_s[1]_i_78_n_0\
    );
\HSyncState_s[1]_i_79\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg24_reg_n_0_[2]\,
      O => \HSyncState_s[1]_i_79_n_0\
    );
\HSyncState_s[1]_i_80\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg24_reg_n_0_[1]\,
      O => \HSyncState_s[1]_i_80_n_0\
    );
\HSyncState_s_reg[0]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \HSyncState_s_reg[0]_i_25_n_0\,
      CO(3 downto 2) => \NLW_HSyncState_s_reg[0]_i_24_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \HSyncState_s_reg[0]_i_24_n_2\,
      CO(0) => \HSyncState_s_reg[0]_i_24_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => host_syncgen_hbporch(14 downto 13),
      O(3) => \NLW_HSyncState_s_reg[0]_i_24_O_UNCONNECTED\(3),
      O(2) => \HSyncState_s_reg[0]_i_24_n_5\,
      O(1) => \HSyncState_s_reg[0]_i_24_n_6\,
      O(0) => \HSyncState_s_reg[0]_i_24_n_7\,
      S(3) => '0',
      S(2) => \HSyncState_s[0]_i_28_n_0\,
      S(1) => \HSyncState_s[0]_i_29_n_0\,
      S(0) => \HSyncState_s[0]_i_30_n_0\
    );
\HSyncState_s_reg[0]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \HSyncState_s_reg[0]_i_26_n_0\,
      CO(3) => \HSyncState_s_reg[0]_i_25_n_0\,
      CO(2) => \HSyncState_s_reg[0]_i_25_n_1\,
      CO(1) => \HSyncState_s_reg[0]_i_25_n_2\,
      CO(0) => \HSyncState_s_reg[0]_i_25_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => host_syncgen_hbporch(12 downto 9),
      O(3) => \HSyncState_s_reg[0]_i_25_n_4\,
      O(2) => \HSyncState_s_reg[0]_i_25_n_5\,
      O(1) => \HSyncState_s_reg[0]_i_25_n_6\,
      O(0) => \HSyncState_s_reg[0]_i_25_n_7\,
      S(3) => \HSyncState_s[0]_i_31_n_0\,
      S(2) => \HSyncState_s[0]_i_32_n_0\,
      S(1) => \HSyncState_s[0]_i_33_n_0\,
      S(0) => \HSyncState_s[0]_i_34_n_0\
    );
\HSyncState_s_reg[0]_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => \HSyncState_s_reg[0]_i_27_n_0\,
      CO(3) => \HSyncState_s_reg[0]_i_26_n_0\,
      CO(2) => \HSyncState_s_reg[0]_i_26_n_1\,
      CO(1) => \HSyncState_s_reg[0]_i_26_n_2\,
      CO(0) => \HSyncState_s_reg[0]_i_26_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => host_syncgen_hbporch(8 downto 5),
      O(3) => \HSyncState_s_reg[0]_i_26_n_4\,
      O(2) => \HSyncState_s_reg[0]_i_26_n_5\,
      O(1) => \HSyncState_s_reg[0]_i_26_n_6\,
      O(0) => \HSyncState_s_reg[0]_i_26_n_7\,
      S(3) => \HSyncState_s[0]_i_35_n_0\,
      S(2) => \HSyncState_s[0]_i_36_n_0\,
      S(1) => \HSyncState_s[0]_i_37_n_0\,
      S(0) => \HSyncState_s[0]_i_38_n_0\
    );
\HSyncState_s_reg[0]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \HSyncState_s_reg[0]_i_27_n_0\,
      CO(2) => \HSyncState_s_reg[0]_i_27_n_1\,
      CO(1) => \HSyncState_s_reg[0]_i_27_n_2\,
      CO(0) => \HSyncState_s_reg[0]_i_27_n_3\,
      CYINIT => host_syncgen_hbporch(0),
      DI(3 downto 0) => host_syncgen_hbporch(4 downto 1),
      O(3) => \HSyncState_s_reg[0]_i_27_n_4\,
      O(2) => \HSyncState_s_reg[0]_i_27_n_5\,
      O(1) => \HSyncState_s_reg[0]_i_27_n_6\,
      O(0) => \HSyncState_s_reg[0]_i_27_n_7\,
      S(3) => \HSyncState_s[0]_i_39_n_0\,
      S(2) => \HSyncState_s[0]_i_40_n_0\,
      S(1) => \HSyncState_s[0]_i_41_n_0\,
      S(0) => \HSyncState_s[0]_i_42_n_0\
    );
\HSyncState_s_reg[1]_i_47\: unisim.vcomponents.CARRY4
     port map (
      CI => \HSyncState_s_reg[1]_i_48_n_0\,
      CO(3 downto 2) => \NLW_HSyncState_s_reg[1]_i_47_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \HSyncState_s_reg[1]_i_47_n_2\,
      CO(0) => \HSyncState_s_reg[1]_i_47_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \slv_reg24_reg_n_0_[14]\,
      DI(0) => \slv_reg24_reg_n_0_[13]\,
      O(3) => \NLW_HSyncState_s_reg[1]_i_47_O_UNCONNECTED\(3),
      O(2 downto 0) => \syncgen_l/minusOp\(15 downto 13),
      S(3) => '0',
      S(2) => \HSyncState_s[1]_i_62_n_0\,
      S(1) => \HSyncState_s[1]_i_63_n_0\,
      S(0) => \HSyncState_s[1]_i_64_n_0\
    );
\HSyncState_s_reg[1]_i_48\: unisim.vcomponents.CARRY4
     port map (
      CI => \HSyncState_s_reg[1]_i_49_n_0\,
      CO(3) => \HSyncState_s_reg[1]_i_48_n_0\,
      CO(2) => \HSyncState_s_reg[1]_i_48_n_1\,
      CO(1) => \HSyncState_s_reg[1]_i_48_n_2\,
      CO(0) => \HSyncState_s_reg[1]_i_48_n_3\,
      CYINIT => '0',
      DI(3) => \slv_reg24_reg_n_0_[12]\,
      DI(2) => \slv_reg24_reg_n_0_[11]\,
      DI(1) => \slv_reg24_reg_n_0_[10]\,
      DI(0) => \slv_reg24_reg_n_0_[9]\,
      O(3 downto 0) => \syncgen_l/minusOp\(12 downto 9),
      S(3) => \HSyncState_s[1]_i_65_n_0\,
      S(2) => \HSyncState_s[1]_i_66_n_0\,
      S(1) => \HSyncState_s[1]_i_67_n_0\,
      S(0) => \HSyncState_s[1]_i_68_n_0\
    );
\HSyncState_s_reg[1]_i_49\: unisim.vcomponents.CARRY4
     port map (
      CI => \HSyncState_s_reg[1]_i_61_n_0\,
      CO(3) => \HSyncState_s_reg[1]_i_49_n_0\,
      CO(2) => \HSyncState_s_reg[1]_i_49_n_1\,
      CO(1) => \HSyncState_s_reg[1]_i_49_n_2\,
      CO(0) => \HSyncState_s_reg[1]_i_49_n_3\,
      CYINIT => '0',
      DI(3) => \slv_reg24_reg_n_0_[8]\,
      DI(2) => \slv_reg24_reg_n_0_[7]\,
      DI(1) => \slv_reg24_reg_n_0_[6]\,
      DI(0) => \slv_reg24_reg_n_0_[5]\,
      O(3 downto 0) => \syncgen_l/minusOp\(8 downto 5),
      S(3) => \HSyncState_s[1]_i_69_n_0\,
      S(2) => \HSyncState_s[1]_i_70_n_0\,
      S(1) => \HSyncState_s[1]_i_71_n_0\,
      S(0) => \HSyncState_s[1]_i_72_n_0\
    );
\HSyncState_s_reg[1]_i_61\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \HSyncState_s_reg[1]_i_61_n_0\,
      CO(2) => \HSyncState_s_reg[1]_i_61_n_1\,
      CO(1) => \HSyncState_s_reg[1]_i_61_n_2\,
      CO(0) => \HSyncState_s_reg[1]_i_61_n_3\,
      CYINIT => \slv_reg24_reg_n_0_[0]\,
      DI(3) => \slv_reg24_reg_n_0_[4]\,
      DI(2) => \slv_reg24_reg_n_0_[3]\,
      DI(1) => \slv_reg24_reg_n_0_[2]\,
      DI(0) => \slv_reg24_reg_n_0_[1]\,
      O(3 downto 0) => \syncgen_l/minusOp\(4 downto 1),
      S(3) => \HSyncState_s[1]_i_77_n_0\,
      S(2) => \HSyncState_s[1]_i_78_n_0\,
      S(1) => \HSyncState_s[1]_i_79_n_0\,
      S(0) => \HSyncState_s[1]_i_80_n_0\
    );
VBlankA1_s_i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg26_reg_n_0_[15]\,
      O => VBlankA1_s_i_27_n_0
    );
VBlankA1_s_i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg26_reg_n_0_[14]\,
      O => VBlankA1_s_i_28_n_0
    );
VBlankA1_s_i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg26_reg_n_0_[13]\,
      O => VBlankA1_s_i_29_n_0
    );
VBlankA1_s_i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg26_reg_n_0_[12]\,
      O => VBlankA1_s_i_30_n_0
    );
VBlankA1_s_i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg26_reg_n_0_[11]\,
      O => VBlankA1_s_i_31_n_0
    );
VBlankA1_s_i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg26_reg_n_0_[10]\,
      O => VBlankA1_s_i_32_n_0
    );
VBlankA1_s_i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg26_reg_n_0_[9]\,
      O => VBlankA1_s_i_33_n_0
    );
VBlankA1_s_i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg26_reg_n_0_[8]\,
      O => VBlankA1_s_i_34_n_0
    );
VBlankA1_s_i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg26_reg_n_0_[7]\,
      O => VBlankA1_s_i_35_n_0
    );
VBlankA1_s_i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg26_reg_n_0_[6]\,
      O => VBlankA1_s_i_36_n_0
    );
VBlankA1_s_i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg26_reg_n_0_[5]\,
      O => VBlankA1_s_i_37_n_0
    );
VBlankA1_s_i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg26_reg_n_0_[4]\,
      O => VBlankA1_s_i_38_n_0
    );
VBlankA1_s_i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg26_reg_n_0_[3]\,
      O => VBlankA1_s_i_39_n_0
    );
VBlankA1_s_i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg26_reg_n_0_[2]\,
      O => VBlankA1_s_i_40_n_0
    );
VBlankA1_s_i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg26_reg_n_0_[1]\,
      O => VBlankA1_s_i_41_n_0
    );
VBlankA1_s_reg_i_23: unisim.vcomponents.CARRY4
     port map (
      CI => VBlankA1_s_reg_i_24_n_0,
      CO(3 downto 2) => NLW_VBlankA1_s_reg_i_23_CO_UNCONNECTED(3 downto 2),
      CO(1) => VBlankA1_s_reg_i_23_n_2,
      CO(0) => VBlankA1_s_reg_i_23_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \slv_reg26_reg_n_0_[14]\,
      DI(0) => \slv_reg26_reg_n_0_[13]\,
      O(3) => NLW_VBlankA1_s_reg_i_23_O_UNCONNECTED(3),
      O(2) => VBlankA1_s_reg_i_23_n_5,
      O(1) => VBlankA1_s_reg_i_23_n_6,
      O(0) => VBlankA1_s_reg_i_23_n_7,
      S(3) => '0',
      S(2) => VBlankA1_s_i_27_n_0,
      S(1) => VBlankA1_s_i_28_n_0,
      S(0) => VBlankA1_s_i_29_n_0
    );
VBlankA1_s_reg_i_24: unisim.vcomponents.CARRY4
     port map (
      CI => VBlankA1_s_reg_i_25_n_0,
      CO(3) => VBlankA1_s_reg_i_24_n_0,
      CO(2) => VBlankA1_s_reg_i_24_n_1,
      CO(1) => VBlankA1_s_reg_i_24_n_2,
      CO(0) => VBlankA1_s_reg_i_24_n_3,
      CYINIT => '0',
      DI(3) => \slv_reg26_reg_n_0_[12]\,
      DI(2) => \slv_reg26_reg_n_0_[11]\,
      DI(1) => \slv_reg26_reg_n_0_[10]\,
      DI(0) => \slv_reg26_reg_n_0_[9]\,
      O(3) => VBlankA1_s_reg_i_24_n_4,
      O(2) => VBlankA1_s_reg_i_24_n_5,
      O(1) => VBlankA1_s_reg_i_24_n_6,
      O(0) => VBlankA1_s_reg_i_24_n_7,
      S(3) => VBlankA1_s_i_30_n_0,
      S(2) => VBlankA1_s_i_31_n_0,
      S(1) => VBlankA1_s_i_32_n_0,
      S(0) => VBlankA1_s_i_33_n_0
    );
VBlankA1_s_reg_i_25: unisim.vcomponents.CARRY4
     port map (
      CI => VBlankA1_s_reg_i_26_n_0,
      CO(3) => VBlankA1_s_reg_i_25_n_0,
      CO(2) => VBlankA1_s_reg_i_25_n_1,
      CO(1) => VBlankA1_s_reg_i_25_n_2,
      CO(0) => VBlankA1_s_reg_i_25_n_3,
      CYINIT => '0',
      DI(3) => \slv_reg26_reg_n_0_[8]\,
      DI(2) => \slv_reg26_reg_n_0_[7]\,
      DI(1) => \slv_reg26_reg_n_0_[6]\,
      DI(0) => \slv_reg26_reg_n_0_[5]\,
      O(3) => VBlankA1_s_reg_i_25_n_4,
      O(2) => VBlankA1_s_reg_i_25_n_5,
      O(1) => VBlankA1_s_reg_i_25_n_6,
      O(0) => VBlankA1_s_reg_i_25_n_7,
      S(3) => VBlankA1_s_i_34_n_0,
      S(2) => VBlankA1_s_i_35_n_0,
      S(1) => VBlankA1_s_i_36_n_0,
      S(0) => VBlankA1_s_i_37_n_0
    );
VBlankA1_s_reg_i_26: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => VBlankA1_s_reg_i_26_n_0,
      CO(2) => VBlankA1_s_reg_i_26_n_1,
      CO(1) => VBlankA1_s_reg_i_26_n_2,
      CO(0) => VBlankA1_s_reg_i_26_n_3,
      CYINIT => \slv_reg26_reg_n_0_[0]\,
      DI(3) => \slv_reg26_reg_n_0_[4]\,
      DI(2) => \slv_reg26_reg_n_0_[3]\,
      DI(1) => \slv_reg26_reg_n_0_[2]\,
      DI(0) => \slv_reg26_reg_n_0_[1]\,
      O(3) => VBlankA1_s_reg_i_26_n_4,
      O(2) => VBlankA1_s_reg_i_26_n_5,
      O(1) => VBlankA1_s_reg_i_26_n_6,
      O(0) => VBlankA1_s_reg_i_26_n_7,
      S(3) => VBlankA1_s_i_38_n_0,
      S(2) => VBlankA1_s_i_39_n_0,
      S(1) => VBlankA1_s_i_40_n_0,
      S(0) => VBlankA1_s_i_41_n_0
    );
\VSyncState_s[1]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => host_syncgen_vfporch(15),
      O => \VSyncState_s[1]_i_29_n_0\
    );
\VSyncState_s[1]_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => host_syncgen_vfporch(14),
      O => \VSyncState_s[1]_i_30_n_0\
    );
\VSyncState_s[1]_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => host_syncgen_vfporch(13),
      O => \VSyncState_s[1]_i_31_n_0\
    );
\VSyncState_s[1]_i_32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => host_syncgen_vfporch(12),
      O => \VSyncState_s[1]_i_32_n_0\
    );
\VSyncState_s[1]_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => host_syncgen_vfporch(11),
      O => \VSyncState_s[1]_i_33_n_0\
    );
\VSyncState_s[1]_i_34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => host_syncgen_vfporch(10),
      O => \VSyncState_s[1]_i_34_n_0\
    );
\VSyncState_s[1]_i_35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => host_syncgen_vfporch(9),
      O => \VSyncState_s[1]_i_35_n_0\
    );
\VSyncState_s[1]_i_36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => host_syncgen_vfporch(8),
      O => \VSyncState_s[1]_i_36_n_0\
    );
\VSyncState_s[1]_i_37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => host_syncgen_vfporch(7),
      O => \VSyncState_s[1]_i_37_n_0\
    );
\VSyncState_s[1]_i_38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => host_syncgen_vfporch(6),
      O => \VSyncState_s[1]_i_38_n_0\
    );
\VSyncState_s[1]_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => host_syncgen_vfporch(5),
      O => \VSyncState_s[1]_i_39_n_0\
    );
\VSyncState_s[1]_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => host_syncgen_vfporch(4),
      O => \VSyncState_s[1]_i_40_n_0\
    );
\VSyncState_s[1]_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => host_syncgen_vfporch(3),
      O => \VSyncState_s[1]_i_41_n_0\
    );
\VSyncState_s[1]_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => host_syncgen_vfporch(2),
      O => \VSyncState_s[1]_i_42_n_0\
    );
\VSyncState_s[1]_i_43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => host_syncgen_vfporch(1),
      O => \VSyncState_s[1]_i_43_n_0\
    );
\VSyncState_s_reg[1]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \VSyncState_s_reg[1]_i_26_n_0\,
      CO(3 downto 2) => \NLW_VSyncState_s_reg[1]_i_25_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \VSyncState_s_reg[1]_i_25_n_2\,
      CO(0) => \VSyncState_s_reg[1]_i_25_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => host_syncgen_vfporch(14 downto 13),
      O(3) => \NLW_VSyncState_s_reg[1]_i_25_O_UNCONNECTED\(3),
      O(2) => \VSyncState_s_reg[1]_i_25_n_5\,
      O(1) => \VSyncState_s_reg[1]_i_25_n_6\,
      O(0) => \VSyncState_s_reg[1]_i_25_n_7\,
      S(3) => '0',
      S(2) => \VSyncState_s[1]_i_29_n_0\,
      S(1) => \VSyncState_s[1]_i_30_n_0\,
      S(0) => \VSyncState_s[1]_i_31_n_0\
    );
\VSyncState_s_reg[1]_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => \VSyncState_s_reg[1]_i_27_n_0\,
      CO(3) => \VSyncState_s_reg[1]_i_26_n_0\,
      CO(2) => \VSyncState_s_reg[1]_i_26_n_1\,
      CO(1) => \VSyncState_s_reg[1]_i_26_n_2\,
      CO(0) => \VSyncState_s_reg[1]_i_26_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => host_syncgen_vfporch(12 downto 9),
      O(3) => \VSyncState_s_reg[1]_i_26_n_4\,
      O(2) => \VSyncState_s_reg[1]_i_26_n_5\,
      O(1) => \VSyncState_s_reg[1]_i_26_n_6\,
      O(0) => \VSyncState_s_reg[1]_i_26_n_7\,
      S(3) => \VSyncState_s[1]_i_32_n_0\,
      S(2) => \VSyncState_s[1]_i_33_n_0\,
      S(1) => \VSyncState_s[1]_i_34_n_0\,
      S(0) => \VSyncState_s[1]_i_35_n_0\
    );
\VSyncState_s_reg[1]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => \VSyncState_s_reg[1]_i_28_n_0\,
      CO(3) => \VSyncState_s_reg[1]_i_27_n_0\,
      CO(2) => \VSyncState_s_reg[1]_i_27_n_1\,
      CO(1) => \VSyncState_s_reg[1]_i_27_n_2\,
      CO(0) => \VSyncState_s_reg[1]_i_27_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => host_syncgen_vfporch(8 downto 5),
      O(3) => \VSyncState_s_reg[1]_i_27_n_4\,
      O(2) => \VSyncState_s_reg[1]_i_27_n_5\,
      O(1) => \VSyncState_s_reg[1]_i_27_n_6\,
      O(0) => \VSyncState_s_reg[1]_i_27_n_7\,
      S(3) => \VSyncState_s[1]_i_36_n_0\,
      S(2) => \VSyncState_s[1]_i_37_n_0\,
      S(1) => \VSyncState_s[1]_i_38_n_0\,
      S(0) => \VSyncState_s[1]_i_39_n_0\
    );
\VSyncState_s_reg[1]_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \VSyncState_s_reg[1]_i_28_n_0\,
      CO(2) => \VSyncState_s_reg[1]_i_28_n_1\,
      CO(1) => \VSyncState_s_reg[1]_i_28_n_2\,
      CO(0) => \VSyncState_s_reg[1]_i_28_n_3\,
      CYINIT => host_syncgen_vfporch(0),
      DI(3 downto 0) => host_syncgen_vfporch(4 downto 1),
      O(3) => \VSyncState_s_reg[1]_i_28_n_4\,
      O(2) => \VSyncState_s_reg[1]_i_28_n_5\,
      O(1) => \VSyncState_s_reg[1]_i_28_n_6\,
      O(0) => \VSyncState_s_reg[1]_i_28_n_7\,
      S(3) => \VSyncState_s[1]_i_40_n_0\,
      S(2) => \VSyncState_s[1]_i_41_n_0\,
      S(1) => \VSyncState_s[1]_i_42_n_0\,
      S(0) => \VSyncState_s[1]_i_43_n_0\
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready_i_1_n_0,
      D => s00_axi_araddr(0),
      Q => axi_araddr(2),
      S => s00_axi_aresetn_0
    );
\axi_araddr_reg[2]_rep\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready_i_1_n_0,
      D => s00_axi_araddr(0),
      Q => \axi_araddr_reg[2]_rep_n_0\,
      S => s00_axi_aresetn_0
    );
\axi_araddr_reg[2]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready_i_1_n_0,
      D => s00_axi_araddr(0),
      Q => \axi_araddr_reg[2]_rep__0_n_0\,
      S => s00_axi_aresetn_0
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready_i_1_n_0,
      D => s00_axi_araddr(1),
      Q => axi_araddr(3),
      S => s00_axi_aresetn_0
    );
\axi_araddr_reg[3]_rep\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready_i_1_n_0,
      D => s00_axi_araddr(1),
      Q => \axi_araddr_reg[3]_rep_n_0\,
      S => s00_axi_aresetn_0
    );
\axi_araddr_reg[3]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready_i_1_n_0,
      D => s00_axi_araddr(1),
      Q => \axi_araddr_reg[3]_rep__0_n_0\,
      S => s00_axi_aresetn_0
    );
\axi_araddr_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready_i_1_n_0,
      D => s00_axi_araddr(2),
      Q => axi_araddr(4),
      S => s00_axi_aresetn_0
    );
\axi_araddr_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready_i_1_n_0,
      D => s00_axi_araddr(3),
      Q => axi_araddr(5),
      S => s00_axi_aresetn_0
    );
\axi_araddr_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready_i_1_n_0,
      D => s00_axi_araddr(4),
      Q => axi_araddr(6),
      S => s00_axi_aresetn_0
    );
\axi_araddr_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready_i_1_n_0,
      D => s00_axi_araddr(5),
      Q => axi_araddr(7),
      S => s00_axi_aresetn_0
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s00_axi_arready\,
      O => axi_arready_i_1_n_0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_arready_i_1_n_0,
      Q => \^s00_axi_arready\,
      R => s00_axi_aresetn_0
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(0),
      Q => sel0(0),
      R => s00_axi_aresetn_0
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(1),
      Q => sel0(1),
      R => s00_axi_aresetn_0
    );
\axi_awaddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(2),
      Q => sel0(2),
      R => s00_axi_aresetn_0
    );
\axi_awaddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(3),
      Q => sel0(3),
      R => s00_axi_aresetn_0
    );
\axi_awaddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(4),
      Q => sel0(4),
      R => s00_axi_aresetn_0
    );
\axi_awaddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(5),
      Q => sel0(5),
      R => s00_axi_aresetn_0
    );
axi_awready_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s00_axi_wvalid,
      I1 => s00_axi_awvalid,
      I2 => \^s00_axi_awready\,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_awready0,
      Q => \^s00_axi_awready\,
      R => s00_axi_aresetn_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_bvalid_reg_0,
      Q => s00_axi_bvalid,
      R => s00_axi_aresetn_0
    );
\axi_rdata[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg19_r1(0),
      I1 => slv_reg18_r1(0),
      I2 => axi_araddr(3),
      I3 => slv_reg17_r1(0),
      I4 => axi_araddr(2),
      I5 => slv_reg16_r1(0),
      O => \axi_rdata[0]_i_12_n_0\
    );
\axi_rdata[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg23_reg_n_0_[0]\,
      I1 => slv_reg22_r1(0),
      I2 => axi_araddr(3),
      I3 => slv_reg21_r1(0),
      I4 => axi_araddr(2),
      I5 => slv_reg20_r1(0),
      O => \axi_rdata[0]_i_13_n_0\
    );
\axi_rdata[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg27_reg_n_0_[0]\,
      I1 => \slv_reg26_reg_n_0_[0]\,
      I2 => axi_araddr(3),
      I3 => \slv_reg25_reg_n_0_[0]\,
      I4 => axi_araddr(2),
      I5 => \slv_reg24_reg_n_0_[0]\,
      O => \axi_rdata[0]_i_14_n_0\
    );
\axi_rdata[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg31_reg_n_0_[0]\,
      I1 => \slv_reg30_reg_n_0_[0]\,
      I2 => axi_araddr(3),
      I3 => host_crc_status(0),
      I4 => axi_araddr(2),
      I5 => \slv_reg28_reg_n_0_[0]\,
      O => \axi_rdata[0]_i_15_n_0\
    );
\axi_rdata[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg59_reg_n_0_[0]\,
      I1 => \slv_reg58_reg_n_0_[0]\,
      I2 => axi_araddr(3),
      I3 => \slv_reg57_reg_n_0_[0]\,
      I4 => axi_araddr(2),
      I5 => \slv_reg56_reg_n_0_[0]\,
      O => \axi_rdata[0]_i_16_n_0\
    );
\axi_rdata[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg63_reg_n_0_[0]\,
      I1 => \slv_reg62_reg_n_0_[0]\,
      I2 => axi_araddr(3),
      I3 => \slv_reg61_reg_n_0_[0]\,
      I4 => axi_araddr(2),
      I5 => \slv_reg60_reg_n_0_[0]\,
      O => \axi_rdata[0]_i_17_n_0\
    );
\axi_rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[0]_i_5_n_0\,
      I1 => \axi_rdata[0]_i_6_n_0\,
      I2 => axi_araddr(5),
      I3 => \axi_rdata[0]_i_7_n_0\,
      I4 => axi_araddr(4),
      I5 => \axi_rdata[0]_i_8_n_0\,
      O => \axi_rdata[0]_i_2_n_0\
    );
\axi_rdata[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888888888888888"
    )
        port map (
      I0 => \axi_rdata_reg[0]_i_11_n_0\,
      I1 => axi_araddr(5),
      I2 => axi_araddr(3),
      I3 => \slv_reg55_reg_n_0_[0]\,
      I4 => axi_araddr(2),
      I5 => axi_araddr(4),
      O => \axi_rdata[0]_i_4_n_0\
    );
\axi_rdata[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15_r1(0),
      I1 => slv_reg14_r1(0),
      I2 => axi_araddr(3),
      I3 => \slv_reg13_reg_n_0_[0]\,
      I4 => axi_araddr(2),
      I5 => \slv_reg12_reg_n_0_[0]\,
      O => \axi_rdata[0]_i_5_n_0\
    );
\axi_rdata[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg11_reg_n_0_[0]\,
      I1 => \slv_reg10_reg_n_0_[0]\,
      I2 => axi_araddr(3),
      I3 => \slv_reg9_reg_n_0_[0]\,
      I4 => axi_araddr(2),
      I5 => \slv_reg8_reg_n_0_[0]\,
      O => \axi_rdata[0]_i_6_n_0\
    );
\axi_rdata[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg7_reg_n_0_[0]\,
      I1 => \slv_reg6_reg_n_0_[0]\,
      I2 => axi_araddr(3),
      I3 => \slv_reg5_reg_n_0_[0]\,
      I4 => axi_araddr(2),
      I5 => \slv_reg4_reg[0]_rep_n_0\,
      O => \axi_rdata[0]_i_7_n_0\
    );
\axi_rdata[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => slv_reg3_r1(0),
      I1 => axi_araddr(3),
      I2 => axi_araddr(2),
      O => \axi_rdata[0]_i_8_n_0\
    );
\axi_rdata[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE222"
    )
        port map (
      I0 => \axi_rdata[10]_i_2_n_0\,
      I1 => axi_araddr(7),
      I2 => axi_araddr(6),
      I3 => \axi_rdata[10]_i_3_n_0\,
      I4 => \axi_rdata[31]_i_5_n_0\,
      O => \axi_rdata[10]_i_1_n_0\
    );
\axi_rdata[10]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \slv_reg31_reg_n_0_[10]\,
      I1 => \slv_reg30_reg_n_0_[10]\,
      I2 => axi_araddr(3),
      I3 => \slv_reg28_reg_n_0_[10]\,
      I4 => axi_araddr(2),
      O => \axi_rdata[10]_i_10_n_0\
    );
\axi_rdata[10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg19_r1(10),
      I1 => slv_reg18_r1(10),
      I2 => axi_araddr(3),
      I3 => slv_reg17_r1(10),
      I4 => axi_araddr(2),
      I5 => slv_reg16_r1(10),
      O => \axi_rdata[10]_i_11_n_0\
    );
\axi_rdata[10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg23_reg_n_0_[10]\,
      I1 => slv_reg22_r1(10),
      I2 => axi_araddr(3),
      I3 => slv_reg21_r1(10),
      I4 => axi_araddr(2),
      I5 => slv_reg20_r1(10),
      O => \axi_rdata[10]_i_12_n_0\
    );
\axi_rdata[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg11_reg_n_0_[10]\,
      I1 => \slv_reg10_reg_n_0_[10]\,
      I2 => axi_araddr(3),
      I3 => \slv_reg9_reg_n_0_[10]\,
      I4 => axi_araddr(2),
      I5 => \slv_reg8_reg_n_0_[10]\,
      O => \axi_rdata[10]_i_13_n_0\
    );
\axi_rdata[10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15_r1(10),
      I1 => slv_reg14_r1(10),
      I2 => axi_araddr(3),
      I3 => \slv_reg13_reg_n_0_[10]\,
      I4 => axi_araddr(2),
      I5 => \slv_reg12_reg_n_0_[10]\,
      O => \axi_rdata[10]_i_14_n_0\
    );
\axi_rdata[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg59_reg_n_0_[10]\,
      I1 => \slv_reg58_reg_n_0_[10]\,
      I2 => axi_araddr(3),
      I3 => \slv_reg57_reg_n_0_[10]\,
      I4 => axi_araddr(2),
      I5 => \slv_reg56_reg_n_0_[10]\,
      O => \axi_rdata[10]_i_15_n_0\
    );
\axi_rdata[10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg63_reg_n_0_[10]\,
      I1 => \slv_reg62_reg_n_0_[10]\,
      I2 => axi_araddr(3),
      I3 => \slv_reg61_reg_n_0_[10]\,
      I4 => axi_araddr(2),
      I5 => \slv_reg60_reg_n_0_[10]\,
      O => \axi_rdata[10]_i_16_n_0\
    );
\axi_rdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[10]_i_4_n_0\,
      I1 => \axi_rdata_reg[10]_i_5_n_0\,
      I2 => axi_araddr(6),
      I3 => \axi_rdata_reg[10]_i_6_n_0\,
      I4 => axi_araddr(5),
      I5 => \axi_rdata[10]_i_7_n_0\,
      O => \axi_rdata[10]_i_2_n_0\
    );
\axi_rdata[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888888888888888"
    )
        port map (
      I0 => \axi_rdata_reg[10]_i_8_n_0\,
      I1 => axi_araddr(5),
      I2 => axi_araddr(3),
      I3 => \slv_reg55_reg_n_0_[10]\,
      I4 => axi_araddr(2),
      I5 => axi_araddr(4),
      O => \axi_rdata[10]_i_3_n_0\
    );
\axi_rdata[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00CC00F0FF0000"
    )
        port map (
      I0 => \slv_reg7_reg_n_0_[10]\,
      I1 => \slv_reg6_reg_n_0_[10]\,
      I2 => \slv_reg5_reg_n_0_[10]\,
      I3 => axi_araddr(4),
      I4 => axi_araddr(2),
      I5 => axi_araddr(3),
      O => \axi_rdata[10]_i_7_n_0\
    );
\axi_rdata[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg27_reg_n_0_[10]\,
      I1 => \slv_reg26_reg_n_0_[10]\,
      I2 => axi_araddr(3),
      I3 => \slv_reg25_reg_n_0_[10]\,
      I4 => axi_araddr(2),
      I5 => \slv_reg24_reg_n_0_[10]\,
      O => \axi_rdata[10]_i_9_n_0\
    );
\axi_rdata[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE222"
    )
        port map (
      I0 => \axi_rdata[11]_i_2_n_0\,
      I1 => axi_araddr(7),
      I2 => axi_araddr(6),
      I3 => \axi_rdata[11]_i_3_n_0\,
      I4 => \axi_rdata[31]_i_5_n_0\,
      O => \axi_rdata[11]_i_1_n_0\
    );
\axi_rdata[11]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \slv_reg31_reg_n_0_[11]\,
      I1 => \slv_reg30_reg_n_0_[11]\,
      I2 => axi_araddr(3),
      I3 => \slv_reg28_reg_n_0_[11]\,
      I4 => axi_araddr(2),
      O => \axi_rdata[11]_i_10_n_0\
    );
\axi_rdata[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg19_r1(11),
      I1 => slv_reg18_r1(11),
      I2 => axi_araddr(3),
      I3 => slv_reg17_r1(11),
      I4 => axi_araddr(2),
      I5 => slv_reg16_r1(11),
      O => \axi_rdata[11]_i_11_n_0\
    );
\axi_rdata[11]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg23_reg_n_0_[11]\,
      I1 => slv_reg22_r1(11),
      I2 => axi_araddr(3),
      I3 => slv_reg21_r1(11),
      I4 => axi_araddr(2),
      I5 => slv_reg20_r1(11),
      O => \axi_rdata[11]_i_12_n_0\
    );
\axi_rdata[11]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg11_reg_n_0_[11]\,
      I1 => \slv_reg10_reg_n_0_[11]\,
      I2 => axi_araddr(3),
      I3 => \slv_reg9_reg_n_0_[11]\,
      I4 => axi_araddr(2),
      I5 => \slv_reg8_reg_n_0_[11]\,
      O => \axi_rdata[11]_i_13_n_0\
    );
\axi_rdata[11]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15_r1(11),
      I1 => slv_reg14_r1(11),
      I2 => axi_araddr(3),
      I3 => \slv_reg13_reg_n_0_[11]\,
      I4 => axi_araddr(2),
      I5 => \slv_reg12_reg_n_0_[11]\,
      O => \axi_rdata[11]_i_14_n_0\
    );
\axi_rdata[11]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg59_reg_n_0_[11]\,
      I1 => \slv_reg58_reg_n_0_[11]\,
      I2 => axi_araddr(3),
      I3 => \slv_reg57_reg_n_0_[11]\,
      I4 => axi_araddr(2),
      I5 => \slv_reg56_reg_n_0_[11]\,
      O => \axi_rdata[11]_i_15_n_0\
    );
\axi_rdata[11]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg63_reg_n_0_[11]\,
      I1 => \slv_reg62_reg_n_0_[11]\,
      I2 => axi_araddr(3),
      I3 => \slv_reg61_reg_n_0_[11]\,
      I4 => axi_araddr(2),
      I5 => \slv_reg60_reg_n_0_[11]\,
      O => \axi_rdata[11]_i_16_n_0\
    );
\axi_rdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[11]_i_4_n_0\,
      I1 => \axi_rdata_reg[11]_i_5_n_0\,
      I2 => axi_araddr(6),
      I3 => \axi_rdata_reg[11]_i_6_n_0\,
      I4 => axi_araddr(5),
      I5 => \axi_rdata[11]_i_7_n_0\,
      O => \axi_rdata[11]_i_2_n_0\
    );
\axi_rdata[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888888888888888"
    )
        port map (
      I0 => \axi_rdata_reg[11]_i_8_n_0\,
      I1 => axi_araddr(5),
      I2 => axi_araddr(3),
      I3 => \slv_reg55_reg_n_0_[11]\,
      I4 => axi_araddr(2),
      I5 => axi_araddr(4),
      O => \axi_rdata[11]_i_3_n_0\
    );
\axi_rdata[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8A8580800000000"
    )
        port map (
      I0 => axi_araddr(2),
      I1 => \slv_reg5_reg_n_0_[11]\,
      I2 => axi_araddr(3),
      I3 => \slv_reg6_reg_n_0_[11]\,
      I4 => \slv_reg7_reg_n_0_[11]\,
      I5 => axi_araddr(4),
      O => \axi_rdata[11]_i_7_n_0\
    );
\axi_rdata[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg27_reg_n_0_[11]\,
      I1 => \slv_reg26_reg_n_0_[11]\,
      I2 => axi_araddr(3),
      I3 => \slv_reg25_reg_n_0_[11]\,
      I4 => axi_araddr(2),
      I5 => \slv_reg24_reg_n_0_[11]\,
      O => \axi_rdata[11]_i_9_n_0\
    );
\axi_rdata[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE222"
    )
        port map (
      I0 => \axi_rdata[12]_i_2_n_0\,
      I1 => axi_araddr(7),
      I2 => axi_araddr(6),
      I3 => \axi_rdata[12]_i_3_n_0\,
      I4 => \axi_rdata[31]_i_5_n_0\,
      O => \axi_rdata[12]_i_1_n_0\
    );
\axi_rdata[12]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \slv_reg31_reg_n_0_[12]\,
      I1 => \slv_reg30_reg_n_0_[12]\,
      I2 => axi_araddr(3),
      I3 => \slv_reg28_reg_n_0_[12]\,
      I4 => axi_araddr(2),
      O => \axi_rdata[12]_i_10_n_0\
    );
\axi_rdata[12]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg19_r1(12),
      I1 => slv_reg18_r1(12),
      I2 => axi_araddr(3),
      I3 => slv_reg17_r1(12),
      I4 => axi_araddr(2),
      I5 => slv_reg16_r1(12),
      O => \axi_rdata[12]_i_11_n_0\
    );
\axi_rdata[12]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg23_reg_n_0_[12]\,
      I1 => slv_reg22_r1(12),
      I2 => axi_araddr(3),
      I3 => slv_reg21_r1(12),
      I4 => axi_araddr(2),
      I5 => slv_reg20_r1(12),
      O => \axi_rdata[12]_i_12_n_0\
    );
\axi_rdata[12]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg11_reg_n_0_[12]\,
      I1 => \slv_reg10_reg_n_0_[12]\,
      I2 => axi_araddr(3),
      I3 => \slv_reg9_reg_n_0_[12]\,
      I4 => axi_araddr(2),
      I5 => \slv_reg8_reg_n_0_[12]\,
      O => \axi_rdata[12]_i_13_n_0\
    );
\axi_rdata[12]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15_r1(12),
      I1 => slv_reg14_r1(12),
      I2 => axi_araddr(3),
      I3 => \slv_reg13_reg_n_0_[12]\,
      I4 => axi_araddr(2),
      I5 => \slv_reg12_reg_n_0_[12]\,
      O => \axi_rdata[12]_i_14_n_0\
    );
\axi_rdata[12]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg59_reg_n_0_[12]\,
      I1 => \slv_reg58_reg_n_0_[12]\,
      I2 => axi_araddr(3),
      I3 => \slv_reg57_reg_n_0_[12]\,
      I4 => axi_araddr(2),
      I5 => \slv_reg56_reg_n_0_[12]\,
      O => \axi_rdata[12]_i_15_n_0\
    );
\axi_rdata[12]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg63_reg_n_0_[12]\,
      I1 => \slv_reg62_reg_n_0_[12]\,
      I2 => axi_araddr(3),
      I3 => \slv_reg61_reg_n_0_[12]\,
      I4 => axi_araddr(2),
      I5 => \slv_reg60_reg_n_0_[12]\,
      O => \axi_rdata[12]_i_16_n_0\
    );
\axi_rdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[12]_i_4_n_0\,
      I1 => \axi_rdata_reg[12]_i_5_n_0\,
      I2 => axi_araddr(6),
      I3 => \axi_rdata_reg[12]_i_6_n_0\,
      I4 => axi_araddr(5),
      I5 => \axi_rdata[12]_i_7_n_0\,
      O => \axi_rdata[12]_i_2_n_0\
    );
\axi_rdata[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888888888888888"
    )
        port map (
      I0 => \axi_rdata_reg[12]_i_8_n_0\,
      I1 => axi_araddr(5),
      I2 => axi_araddr(3),
      I3 => \slv_reg55_reg_n_0_[12]\,
      I4 => axi_araddr(2),
      I5 => axi_araddr(4),
      O => \axi_rdata[12]_i_3_n_0\
    );
\axi_rdata[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00CC00F0FF0000"
    )
        port map (
      I0 => \slv_reg7_reg_n_0_[12]\,
      I1 => \slv_reg6_reg_n_0_[12]\,
      I2 => \slv_reg5_reg_n_0_[12]\,
      I3 => axi_araddr(4),
      I4 => axi_araddr(2),
      I5 => axi_araddr(3),
      O => \axi_rdata[12]_i_7_n_0\
    );
\axi_rdata[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg27_reg_n_0_[12]\,
      I1 => \slv_reg26_reg_n_0_[12]\,
      I2 => axi_araddr(3),
      I3 => \slv_reg25_reg_n_0_[12]\,
      I4 => axi_araddr(2),
      I5 => \slv_reg24_reg_n_0_[12]\,
      O => \axi_rdata[12]_i_9_n_0\
    );
\axi_rdata[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE222"
    )
        port map (
      I0 => \axi_rdata[13]_i_2_n_0\,
      I1 => axi_araddr(7),
      I2 => axi_araddr(6),
      I3 => \axi_rdata[13]_i_3_n_0\,
      I4 => \axi_rdata[31]_i_5_n_0\,
      O => \axi_rdata[13]_i_1_n_0\
    );
\axi_rdata[13]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \slv_reg31_reg_n_0_[13]\,
      I1 => \slv_reg30_reg_n_0_[13]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg28_reg_n_0_[13]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      O => \axi_rdata[13]_i_10_n_0\
    );
\axi_rdata[13]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg19_r1(13),
      I1 => slv_reg18_r1(13),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg17_r1(13),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg16_r1(13),
      O => \axi_rdata[13]_i_11_n_0\
    );
\axi_rdata[13]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg23_reg_n_0_[13]\,
      I1 => slv_reg22_r1(13),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg21_r1(13),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg20_r1(13),
      O => \axi_rdata[13]_i_12_n_0\
    );
\axi_rdata[13]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg11_reg_n_0_[13]\,
      I1 => \slv_reg10_reg_n_0_[13]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg9_reg_n_0_[13]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \slv_reg8_reg_n_0_[13]\,
      O => \axi_rdata[13]_i_13_n_0\
    );
\axi_rdata[13]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15_r1(13),
      I1 => slv_reg14_r1(13),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg13_reg_n_0_[13]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \slv_reg12_reg_n_0_[13]\,
      O => \axi_rdata[13]_i_14_n_0\
    );
\axi_rdata[13]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg59_reg_n_0_[13]\,
      I1 => \slv_reg58_reg_n_0_[13]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg57_reg_n_0_[13]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \slv_reg56_reg_n_0_[13]\,
      O => \axi_rdata[13]_i_15_n_0\
    );
\axi_rdata[13]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg63_reg_n_0_[13]\,
      I1 => \slv_reg62_reg_n_0_[13]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg61_reg_n_0_[13]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \slv_reg60_reg_n_0_[13]\,
      O => \axi_rdata[13]_i_16_n_0\
    );
\axi_rdata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[13]_i_4_n_0\,
      I1 => \axi_rdata_reg[13]_i_5_n_0\,
      I2 => axi_araddr(6),
      I3 => \axi_rdata_reg[13]_i_6_n_0\,
      I4 => axi_araddr(5),
      I5 => \axi_rdata[13]_i_7_n_0\,
      O => \axi_rdata[13]_i_2_n_0\
    );
\axi_rdata[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888888888888888"
    )
        port map (
      I0 => \axi_rdata_reg[13]_i_8_n_0\,
      I1 => axi_araddr(5),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg55_reg_n_0_[13]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => axi_araddr(4),
      O => \axi_rdata[13]_i_3_n_0\
    );
\axi_rdata[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8A8580800000000"
    )
        port map (
      I0 => \axi_araddr_reg[2]_rep_n_0\,
      I1 => \slv_reg5_reg_n_0_[13]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg6_reg_n_0_[13]\,
      I4 => \slv_reg7_reg_n_0_[13]\,
      I5 => axi_araddr(4),
      O => \axi_rdata[13]_i_7_n_0\
    );
\axi_rdata[13]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg27_reg_n_0_[13]\,
      I1 => \slv_reg26_reg_n_0_[13]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg25_reg_n_0_[13]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \slv_reg24_reg_n_0_[13]\,
      O => \axi_rdata[13]_i_9_n_0\
    );
\axi_rdata[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE222"
    )
        port map (
      I0 => \axi_rdata[14]_i_2_n_0\,
      I1 => axi_araddr(7),
      I2 => axi_araddr(6),
      I3 => \axi_rdata[14]_i_3_n_0\,
      I4 => \axi_rdata[31]_i_5_n_0\,
      O => \axi_rdata[14]_i_1_n_0\
    );
\axi_rdata[14]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \slv_reg31_reg_n_0_[14]\,
      I1 => \slv_reg30_reg_n_0_[14]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg28_reg_n_0_[14]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      O => \axi_rdata[14]_i_10_n_0\
    );
\axi_rdata[14]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg19_r1(14),
      I1 => slv_reg18_r1(14),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg17_r1(14),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg16_r1(14),
      O => \axi_rdata[14]_i_11_n_0\
    );
\axi_rdata[14]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg23_reg_n_0_[14]\,
      I1 => slv_reg22_r1(14),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg21_r1(14),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg20_r1(14),
      O => \axi_rdata[14]_i_12_n_0\
    );
\axi_rdata[14]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg11_reg_n_0_[14]\,
      I1 => \slv_reg10_reg_n_0_[14]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg9_reg_n_0_[14]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \slv_reg8_reg_n_0_[14]\,
      O => \axi_rdata[14]_i_13_n_0\
    );
\axi_rdata[14]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15_r1(14),
      I1 => slv_reg14_r1(14),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg13_reg_n_0_[14]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \slv_reg12_reg_n_0_[14]\,
      O => \axi_rdata[14]_i_14_n_0\
    );
\axi_rdata[14]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg59_reg_n_0_[14]\,
      I1 => \slv_reg58_reg_n_0_[14]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg57_reg_n_0_[14]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \slv_reg56_reg_n_0_[14]\,
      O => \axi_rdata[14]_i_15_n_0\
    );
\axi_rdata[14]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg63_reg_n_0_[14]\,
      I1 => \slv_reg62_reg_n_0_[14]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg61_reg_n_0_[14]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \slv_reg60_reg_n_0_[14]\,
      O => \axi_rdata[14]_i_16_n_0\
    );
\axi_rdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[14]_i_4_n_0\,
      I1 => \axi_rdata_reg[14]_i_5_n_0\,
      I2 => axi_araddr(6),
      I3 => \axi_rdata_reg[14]_i_6_n_0\,
      I4 => axi_araddr(5),
      I5 => \axi_rdata[14]_i_7_n_0\,
      O => \axi_rdata[14]_i_2_n_0\
    );
\axi_rdata[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888888888888888"
    )
        port map (
      I0 => \axi_rdata_reg[14]_i_8_n_0\,
      I1 => axi_araddr(5),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg55_reg_n_0_[14]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => axi_araddr(4),
      O => \axi_rdata[14]_i_3_n_0\
    );
\axi_rdata[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00CC00F0FF0000"
    )
        port map (
      I0 => \slv_reg7_reg_n_0_[14]\,
      I1 => \slv_reg6_reg_n_0_[14]\,
      I2 => \slv_reg5_reg_n_0_[14]\,
      I3 => axi_araddr(4),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \axi_araddr_reg[3]_rep_n_0\,
      O => \axi_rdata[14]_i_7_n_0\
    );
\axi_rdata[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg27_reg_n_0_[14]\,
      I1 => \slv_reg26_reg_n_0_[14]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg25_reg_n_0_[14]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \slv_reg24_reg_n_0_[14]\,
      O => \axi_rdata[14]_i_9_n_0\
    );
\axi_rdata[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE222"
    )
        port map (
      I0 => \axi_rdata[15]_i_2_n_0\,
      I1 => axi_araddr(7),
      I2 => axi_araddr(6),
      I3 => \axi_rdata[15]_i_3_n_0\,
      I4 => \axi_rdata[31]_i_5_n_0\,
      O => \axi_rdata[15]_i_1_n_0\
    );
\axi_rdata[15]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \slv_reg31_reg_n_0_[15]\,
      I1 => \slv_reg30_reg_n_0_[15]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg28_reg_n_0_[15]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      O => \axi_rdata[15]_i_10_n_0\
    );
\axi_rdata[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg19_r1(15),
      I1 => slv_reg18_r1(15),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg17_r1(15),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg16_r1(15),
      O => \axi_rdata[15]_i_11_n_0\
    );
\axi_rdata[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg23_reg_n_0_[15]\,
      I1 => slv_reg22_r1(15),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg21_r1(15),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg20_r1(15),
      O => \axi_rdata[15]_i_12_n_0\
    );
\axi_rdata[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg11_reg_n_0_[15]\,
      I1 => \slv_reg10_reg_n_0_[15]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg9_reg_n_0_[15]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \slv_reg8_reg_n_0_[15]\,
      O => \axi_rdata[15]_i_13_n_0\
    );
\axi_rdata[15]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15_r1(15),
      I1 => slv_reg14_r1(15),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg13_reg_n_0_[15]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \slv_reg12_reg_n_0_[15]\,
      O => \axi_rdata[15]_i_14_n_0\
    );
\axi_rdata[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg59_reg_n_0_[15]\,
      I1 => \slv_reg58_reg_n_0_[15]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg57_reg_n_0_[15]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \slv_reg56_reg_n_0_[15]\,
      O => \axi_rdata[15]_i_15_n_0\
    );
\axi_rdata[15]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg63_reg_n_0_[15]\,
      I1 => \slv_reg62_reg_n_0_[15]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg61_reg_n_0_[15]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \slv_reg60_reg_n_0_[15]\,
      O => \axi_rdata[15]_i_16_n_0\
    );
\axi_rdata[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[15]_i_4_n_0\,
      I1 => \axi_rdata_reg[15]_i_5_n_0\,
      I2 => axi_araddr(6),
      I3 => \axi_rdata_reg[15]_i_6_n_0\,
      I4 => axi_araddr(5),
      I5 => \axi_rdata[15]_i_7_n_0\,
      O => \axi_rdata[15]_i_2_n_0\
    );
\axi_rdata[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888888888888888"
    )
        port map (
      I0 => \axi_rdata_reg[15]_i_8_n_0\,
      I1 => axi_araddr(5),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg55_reg_n_0_[15]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => axi_araddr(4),
      O => \axi_rdata[15]_i_3_n_0\
    );
\axi_rdata[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8A8580800000000"
    )
        port map (
      I0 => \axi_araddr_reg[2]_rep_n_0\,
      I1 => \slv_reg5_reg_n_0_[15]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg6_reg_n_0_[15]\,
      I4 => \slv_reg7_reg_n_0_[15]\,
      I5 => axi_araddr(4),
      O => \axi_rdata[15]_i_7_n_0\
    );
\axi_rdata[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg27_reg_n_0_[15]\,
      I1 => \slv_reg26_reg_n_0_[15]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg25_reg_n_0_[15]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \slv_reg24_reg_n_0_[15]\,
      O => \axi_rdata[15]_i_9_n_0\
    );
\axi_rdata[16]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => host_decoder_code_fe(0),
      I1 => host_decoder_code_le(0),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg9_reg_n_0_[16]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \slv_reg8_reg_n_0_[16]\,
      O => \axi_rdata[16]_i_10_n_0\
    );
\axi_rdata[16]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15_r1(16),
      I1 => slv_reg14_r1(16),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => host_decoder_code_crc(0),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => host_decoder_code_img(0),
      O => \axi_rdata[16]_i_11_n_0\
    );
\axi_rdata[16]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg19_r1(16),
      I1 => slv_reg18_r1(16),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg17_r1(16),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg16_r1(16),
      O => \axi_rdata[16]_i_12_n_0\
    );
\axi_rdata[16]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg23_reg_n_0_[16]\,
      I1 => slv_reg22_r1(16),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg21_r1(16),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg20_r1(16),
      O => \axi_rdata[16]_i_13_n_0\
    );
\axi_rdata[16]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => host_syncgen_vbporch(0),
      I1 => host_syncgen_vfporch(0),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => host_syncgen_hbporch(0),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => host_syncgen_hfporch(0),
      O => \axi_rdata[16]_i_14_n_0\
    );
\axi_rdata[16]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \slv_reg31_reg_n_0_[16]\,
      I1 => \slv_reg30_reg_n_0_[16]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg28_reg_n_0_[16]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      O => \axi_rdata[16]_i_15_n_0\
    );
\axi_rdata[16]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg59_reg_n_0_[16]\,
      I1 => \slv_reg58_reg_n_0_[16]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg57_reg_n_0_[16]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => host_triggen_ext_polarity,
      O => \axi_rdata[16]_i_16_n_0\
    );
\axi_rdata[16]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg63_reg_n_0_[16]\,
      I1 => \slv_reg62_reg_n_0_[16]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg61_reg_n_0_[16]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \slv_reg60_reg_n_0_[16]\,
      O => \axi_rdata[16]_i_17_n_0\
    );
\axi_rdata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B888B8BB"
    )
        port map (
      I0 => \axi_rdata_reg[16]_i_5_n_0\,
      I1 => axi_araddr(5),
      I2 => \axi_rdata[16]_i_6_n_0\,
      I3 => axi_araddr(4),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \axi_araddr_reg[3]_rep_n_0\,
      O => \axi_rdata[16]_i_2_n_0\
    );
\axi_rdata[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888888888888888"
    )
        port map (
      I0 => \axi_rdata_reg[16]_i_9_n_0\,
      I1 => axi_araddr(5),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg55_reg_n_0_[16]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => axi_araddr(4),
      O => \axi_rdata[16]_i_4_n_0\
    );
\axi_rdata[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg7_reg_n_0_[16]\,
      I1 => \slv_reg6_reg_n_0_[16]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg5_reg_n_0_[16]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => host_iserdes_clk_status(0),
      O => \axi_rdata[16]_i_6_n_0\
    );
\axi_rdata[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE222"
    )
        port map (
      I0 => \axi_rdata[17]_i_2_n_0\,
      I1 => axi_araddr(7),
      I2 => axi_araddr(6),
      I3 => \axi_rdata[17]_i_3_n_0\,
      I4 => \axi_rdata[31]_i_5_n_0\,
      O => \axi_rdata[17]_i_1_n_0\
    );
\axi_rdata[17]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \slv_reg31_reg_n_0_[17]\,
      I1 => \slv_reg30_reg_n_0_[17]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg28_reg_n_0_[17]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      O => \axi_rdata[17]_i_10_n_0\
    );
\axi_rdata[17]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg19_r1(17),
      I1 => slv_reg18_r1(17),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg17_r1(17),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg16_r1(17),
      O => \axi_rdata[17]_i_11_n_0\
    );
\axi_rdata[17]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg23_reg_n_0_[17]\,
      I1 => slv_reg22_r1(17),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg21_r1(17),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg20_r1(17),
      O => \axi_rdata[17]_i_12_n_0\
    );
\axi_rdata[17]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => host_decoder_code_fe(1),
      I1 => host_decoder_code_le(1),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg9_reg_n_0_[17]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \slv_reg8_reg_n_0_[17]\,
      O => \axi_rdata[17]_i_13_n_0\
    );
\axi_rdata[17]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15_r1(17),
      I1 => slv_reg14_r1(17),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => host_decoder_code_crc(1),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => host_decoder_code_img(1),
      O => \axi_rdata[17]_i_14_n_0\
    );
\axi_rdata[17]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg59_reg_n_0_[17]\,
      I1 => \slv_reg58_reg_n_0_[17]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg57_reg_n_0_[17]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \slv_reg56_reg_n_0_[17]\,
      O => \axi_rdata[17]_i_15_n_0\
    );
\axi_rdata[17]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg63_reg_n_0_[17]\,
      I1 => \slv_reg62_reg_n_0_[17]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg61_reg_n_0_[17]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \slv_reg60_reg_n_0_[17]\,
      O => \axi_rdata[17]_i_16_n_0\
    );
\axi_rdata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[17]_i_4_n_0\,
      I1 => \axi_rdata_reg[17]_i_5_n_0\,
      I2 => axi_araddr(6),
      I3 => \axi_rdata_reg[17]_i_6_n_0\,
      I4 => axi_araddr(5),
      I5 => \axi_rdata[17]_i_7_n_0\,
      O => \axi_rdata[17]_i_2_n_0\
    );
\axi_rdata[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888888888888888"
    )
        port map (
      I0 => \axi_rdata_reg[17]_i_8_n_0\,
      I1 => axi_araddr(5),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg55_reg_n_0_[17]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => axi_araddr(4),
      O => \axi_rdata[17]_i_3_n_0\
    );
\axi_rdata[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACC0000F000FFFF"
    )
        port map (
      I0 => \slv_reg7_reg_n_0_[17]\,
      I1 => \slv_reg6_reg_n_0_[17]\,
      I2 => \slv_reg5_reg_n_0_[17]\,
      I3 => \axi_araddr_reg[2]_rep_n_0\,
      I4 => axi_araddr(4),
      I5 => \axi_araddr_reg[3]_rep_n_0\,
      O => \axi_rdata[17]_i_7_n_0\
    );
\axi_rdata[17]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => host_syncgen_vbporch(1),
      I1 => host_syncgen_vfporch(1),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => host_syncgen_hbporch(1),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => host_syncgen_hfporch(1),
      O => \axi_rdata[17]_i_9_n_0\
    );
\axi_rdata[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE222"
    )
        port map (
      I0 => \axi_rdata[18]_i_2_n_0\,
      I1 => axi_araddr(7),
      I2 => axi_araddr(6),
      I3 => \axi_rdata[18]_i_3_n_0\,
      I4 => \axi_rdata[31]_i_5_n_0\,
      O => \axi_rdata[18]_i_1_n_0\
    );
\axi_rdata[18]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \slv_reg31_reg_n_0_[18]\,
      I1 => \slv_reg30_reg_n_0_[18]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg28_reg_n_0_[18]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      O => \axi_rdata[18]_i_10_n_0\
    );
\axi_rdata[18]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg19_r1(18),
      I1 => slv_reg18_r1(18),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg17_r1(18),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg16_r1(18),
      O => \axi_rdata[18]_i_11_n_0\
    );
\axi_rdata[18]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg23_reg_n_0_[18]\,
      I1 => slv_reg22_r1(18),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg21_r1(18),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg20_r1(18),
      O => \axi_rdata[18]_i_12_n_0\
    );
\axi_rdata[18]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => host_decoder_code_fe(2),
      I1 => host_decoder_code_le(2),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg9_reg_n_0_[18]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \slv_reg8_reg_n_0_[18]\,
      O => \axi_rdata[18]_i_13_n_0\
    );
\axi_rdata[18]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15_r1(18),
      I1 => slv_reg14_r1(18),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => host_decoder_code_crc(2),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => host_decoder_code_img(2),
      O => \axi_rdata[18]_i_14_n_0\
    );
\axi_rdata[18]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg59_reg_n_0_[18]\,
      I1 => \slv_reg58_reg_n_0_[18]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg57_reg_n_0_[18]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \slv_reg56_reg_n_0_[18]\,
      O => \axi_rdata[18]_i_15_n_0\
    );
\axi_rdata[18]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg63_reg_n_0_[18]\,
      I1 => \slv_reg62_reg_n_0_[18]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg61_reg_n_0_[18]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \slv_reg60_reg_n_0_[18]\,
      O => \axi_rdata[18]_i_16_n_0\
    );
\axi_rdata[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[18]_i_4_n_0\,
      I1 => \axi_rdata_reg[18]_i_5_n_0\,
      I2 => axi_araddr(6),
      I3 => \axi_rdata_reg[18]_i_6_n_0\,
      I4 => axi_araddr(5),
      I5 => \axi_rdata[18]_i_7_n_0\,
      O => \axi_rdata[18]_i_2_n_0\
    );
\axi_rdata[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888888888888888"
    )
        port map (
      I0 => \axi_rdata_reg[18]_i_8_n_0\,
      I1 => axi_araddr(5),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg55_reg_n_0_[18]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => axi_araddr(4),
      O => \axi_rdata[18]_i_3_n_0\
    );
\axi_rdata[18]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00CC00F0FF0000"
    )
        port map (
      I0 => \slv_reg7_reg_n_0_[18]\,
      I1 => \slv_reg6_reg_n_0_[18]\,
      I2 => \slv_reg5_reg_n_0_[18]\,
      I3 => axi_araddr(4),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \axi_araddr_reg[3]_rep_n_0\,
      O => \axi_rdata[18]_i_7_n_0\
    );
\axi_rdata[18]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => host_syncgen_vbporch(2),
      I1 => host_syncgen_vfporch(2),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => host_syncgen_hbporch(2),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => host_syncgen_hfporch(2),
      O => \axi_rdata[18]_i_9_n_0\
    );
\axi_rdata[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE222"
    )
        port map (
      I0 => \axi_rdata[19]_i_2_n_0\,
      I1 => axi_araddr(7),
      I2 => axi_araddr(6),
      I3 => \axi_rdata[19]_i_3_n_0\,
      I4 => \axi_rdata[31]_i_5_n_0\,
      O => \axi_rdata[19]_i_1_n_0\
    );
\axi_rdata[19]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \slv_reg31_reg_n_0_[19]\,
      I1 => \slv_reg30_reg_n_0_[19]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg28_reg_n_0_[19]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      O => \axi_rdata[19]_i_10_n_0\
    );
\axi_rdata[19]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg19_r1(19),
      I1 => slv_reg18_r1(19),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg17_r1(19),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg16_r1(19),
      O => \axi_rdata[19]_i_11_n_0\
    );
\axi_rdata[19]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg23_reg_n_0_[19]\,
      I1 => slv_reg22_r1(19),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg21_r1(19),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg20_r1(19),
      O => \axi_rdata[19]_i_12_n_0\
    );
\axi_rdata[19]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => host_decoder_code_fe(3),
      I1 => host_decoder_code_le(3),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg9_reg_n_0_[19]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \slv_reg8_reg_n_0_[19]\,
      O => \axi_rdata[19]_i_13_n_0\
    );
\axi_rdata[19]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15_r1(19),
      I1 => slv_reg14_r1(19),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => host_decoder_code_crc(3),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => host_decoder_code_img(3),
      O => \axi_rdata[19]_i_14_n_0\
    );
\axi_rdata[19]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg59_reg_n_0_[19]\,
      I1 => \slv_reg58_reg_n_0_[19]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg57_reg_n_0_[19]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \slv_reg56_reg_n_0_[19]\,
      O => \axi_rdata[19]_i_15_n_0\
    );
\axi_rdata[19]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg63_reg_n_0_[19]\,
      I1 => \slv_reg62_reg_n_0_[19]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg61_reg_n_0_[19]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \slv_reg60_reg_n_0_[19]\,
      O => \axi_rdata[19]_i_16_n_0\
    );
\axi_rdata[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[19]_i_4_n_0\,
      I1 => \axi_rdata_reg[19]_i_5_n_0\,
      I2 => axi_araddr(6),
      I3 => \axi_rdata_reg[19]_i_6_n_0\,
      I4 => axi_araddr(5),
      I5 => \axi_rdata[19]_i_7_n_0\,
      O => \axi_rdata[19]_i_2_n_0\
    );
\axi_rdata[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888888888888888"
    )
        port map (
      I0 => \axi_rdata_reg[19]_i_8_n_0\,
      I1 => axi_araddr(5),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg55_reg_n_0_[19]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => axi_araddr(4),
      O => \axi_rdata[19]_i_3_n_0\
    );
\axi_rdata[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00CC00F0FF0000"
    )
        port map (
      I0 => \slv_reg7_reg_n_0_[19]\,
      I1 => \slv_reg6_reg_n_0_[19]\,
      I2 => \slv_reg5_reg_n_0_[19]\,
      I3 => axi_araddr(4),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \axi_araddr_reg[3]_rep_n_0\,
      O => \axi_rdata[19]_i_7_n_0\
    );
\axi_rdata[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => host_syncgen_vbporch(3),
      I1 => host_syncgen_vfporch(3),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => host_syncgen_hbporch(3),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => host_syncgen_hfporch(3),
      O => \axi_rdata[19]_i_9_n_0\
    );
\axi_rdata[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg11_reg_n_0_[1]\,
      I1 => \slv_reg10_reg_n_0_[1]\,
      I2 => axi_araddr(3),
      I3 => \slv_reg9_reg_n_0_[1]\,
      I4 => axi_araddr(2),
      I5 => host_decoder_enable,
      O => \axi_rdata[1]_i_10_n_0\
    );
\axi_rdata[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15_r1(1),
      I1 => slv_reg14_r1(1),
      I2 => axi_araddr(3),
      I3 => \slv_reg13_reg_n_0_[1]\,
      I4 => axi_araddr(2),
      I5 => \slv_reg12_reg_n_0_[1]\,
      O => \axi_rdata[1]_i_11_n_0\
    );
\axi_rdata[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg19_r1(1),
      I1 => slv_reg18_r1(1),
      I2 => axi_araddr(3),
      I3 => slv_reg17_r1(1),
      I4 => axi_araddr(2),
      I5 => slv_reg16_r1(1),
      O => \axi_rdata[1]_i_12_n_0\
    );
\axi_rdata[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg23_reg_n_0_[1]\,
      I1 => slv_reg22_r1(1),
      I2 => axi_araddr(3),
      I3 => slv_reg21_r1(1),
      I4 => axi_araddr(2),
      I5 => slv_reg20_r1(1),
      O => \axi_rdata[1]_i_13_n_0\
    );
\axi_rdata[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg27_reg_n_0_[1]\,
      I1 => \slv_reg26_reg_n_0_[1]\,
      I2 => axi_araddr(3),
      I3 => \slv_reg25_reg_n_0_[1]\,
      I4 => axi_araddr(2),
      I5 => \slv_reg24_reg_n_0_[1]\,
      O => \axi_rdata[1]_i_14_n_0\
    );
\axi_rdata[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg31_reg_n_0_[1]\,
      I1 => \slv_reg30_reg_n_0_[1]\,
      I2 => axi_araddr(3),
      I3 => host_crc_status(1),
      I4 => axi_araddr(2),
      I5 => host_crc_initvalue,
      O => \axi_rdata[1]_i_15_n_0\
    );
\axi_rdata[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg59_reg_n_0_[1]\,
      I1 => \slv_reg58_reg_n_0_[1]\,
      I2 => axi_araddr(3),
      I3 => \slv_reg57_reg_n_0_[1]\,
      I4 => axi_araddr(2),
      I5 => \slv_reg56_reg_n_0_[1]\,
      O => \axi_rdata[1]_i_16_n_0\
    );
\axi_rdata[1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg63_reg_n_0_[1]\,
      I1 => \slv_reg62_reg_n_0_[1]\,
      I2 => axi_araddr(3),
      I3 => \slv_reg61_reg_n_0_[1]\,
      I4 => axi_araddr(2),
      I5 => \slv_reg60_reg_n_0_[1]\,
      O => \axi_rdata[1]_i_17_n_0\
    );
\axi_rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \axi_rdata_reg[1]_i_5_n_0\,
      I1 => axi_araddr(5),
      I2 => \axi_rdata[1]_i_6_n_0\,
      I3 => axi_araddr(4),
      I4 => axi_araddr(2),
      I5 => axi_araddr(3),
      O => \axi_rdata[1]_i_2_n_0\
    );
\axi_rdata[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888888888888888"
    )
        port map (
      I0 => \axi_rdata_reg[1]_i_9_n_0\,
      I1 => axi_araddr(5),
      I2 => axi_araddr(3),
      I3 => \slv_reg55_reg_n_0_[1]\,
      I4 => axi_araddr(2),
      I5 => axi_araddr(4),
      O => \axi_rdata[1]_i_4_n_0\
    );
\axi_rdata[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg7_reg_n_0_[1]\,
      I1 => \slv_reg6_reg_n_0_[1]\,
      I2 => axi_araddr(3),
      I3 => \slv_reg5_reg_n_0_[1]\,
      I4 => axi_araddr(2),
      I5 => host_iserdes_auto_align,
      O => \axi_rdata[1]_i_6_n_0\
    );
\axi_rdata[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE222"
    )
        port map (
      I0 => \axi_rdata[20]_i_2_n_0\,
      I1 => axi_araddr(7),
      I2 => axi_araddr(6),
      I3 => \axi_rdata[20]_i_3_n_0\,
      I4 => \axi_rdata[31]_i_5_n_0\,
      O => \axi_rdata[20]_i_1_n_0\
    );
\axi_rdata[20]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \slv_reg31_reg_n_0_[20]\,
      I1 => \slv_reg30_reg_n_0_[20]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg28_reg_n_0_[20]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      O => \axi_rdata[20]_i_10_n_0\
    );
\axi_rdata[20]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg19_r1(20),
      I1 => slv_reg18_r1(20),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg17_r1(20),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg16_r1(20),
      O => \axi_rdata[20]_i_11_n_0\
    );
\axi_rdata[20]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg23_reg_n_0_[20]\,
      I1 => slv_reg22_r1(20),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg21_r1(20),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg20_r1(20),
      O => \axi_rdata[20]_i_12_n_0\
    );
\axi_rdata[20]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => host_decoder_code_fe(4),
      I1 => host_decoder_code_le(4),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg9_reg_n_0_[20]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \slv_reg8_reg_n_0_[20]\,
      O => \axi_rdata[20]_i_13_n_0\
    );
\axi_rdata[20]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15_r1(20),
      I1 => slv_reg14_r1(20),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => host_decoder_code_crc(4),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => host_decoder_code_img(4),
      O => \axi_rdata[20]_i_14_n_0\
    );
\axi_rdata[20]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg59_reg_n_0_[20]\,
      I1 => \slv_reg58_reg_n_0_[20]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg57_reg_n_0_[20]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \slv_reg56_reg_n_0_[20]\,
      O => \axi_rdata[20]_i_15_n_0\
    );
\axi_rdata[20]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg63_reg_n_0_[20]\,
      I1 => \slv_reg62_reg_n_0_[20]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg61_reg_n_0_[20]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \slv_reg60_reg_n_0_[20]\,
      O => \axi_rdata[20]_i_16_n_0\
    );
\axi_rdata[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[20]_i_4_n_0\,
      I1 => \axi_rdata_reg[20]_i_5_n_0\,
      I2 => axi_araddr(6),
      I3 => \axi_rdata_reg[20]_i_6_n_0\,
      I4 => axi_araddr(5),
      I5 => \axi_rdata[20]_i_7_n_0\,
      O => \axi_rdata[20]_i_2_n_0\
    );
\axi_rdata[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888888888888888"
    )
        port map (
      I0 => \axi_rdata_reg[20]_i_8_n_0\,
      I1 => axi_araddr(5),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg55_reg_n_0_[20]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => axi_araddr(4),
      O => \axi_rdata[20]_i_3_n_0\
    );
\axi_rdata[20]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8A8580800000000"
    )
        port map (
      I0 => \axi_araddr_reg[2]_rep_n_0\,
      I1 => \slv_reg5_reg_n_0_[20]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg6_reg_n_0_[20]\,
      I4 => \slv_reg7_reg_n_0_[20]\,
      I5 => axi_araddr(4),
      O => \axi_rdata[20]_i_7_n_0\
    );
\axi_rdata[20]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => host_syncgen_vbporch(4),
      I1 => host_syncgen_vfporch(4),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => host_syncgen_hbporch(4),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => host_syncgen_hfporch(4),
      O => \axi_rdata[20]_i_9_n_0\
    );
\axi_rdata[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE222"
    )
        port map (
      I0 => \axi_rdata[21]_i_2_n_0\,
      I1 => axi_araddr(7),
      I2 => axi_araddr(6),
      I3 => \axi_rdata[21]_i_3_n_0\,
      I4 => \axi_rdata[31]_i_5_n_0\,
      O => \axi_rdata[21]_i_1_n_0\
    );
\axi_rdata[21]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \slv_reg31_reg_n_0_[21]\,
      I1 => \slv_reg30_reg_n_0_[21]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg28_reg_n_0_[21]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      O => \axi_rdata[21]_i_10_n_0\
    );
\axi_rdata[21]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg19_r1(21),
      I1 => slv_reg18_r1(21),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg17_r1(21),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg16_r1(21),
      O => \axi_rdata[21]_i_11_n_0\
    );
\axi_rdata[21]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg23_reg_n_0_[21]\,
      I1 => slv_reg22_r1(21),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg21_r1(21),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg20_r1(21),
      O => \axi_rdata[21]_i_12_n_0\
    );
\axi_rdata[21]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => host_decoder_code_fe(5),
      I1 => host_decoder_code_le(5),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg9_reg_n_0_[21]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \slv_reg8_reg_n_0_[21]\,
      O => \axi_rdata[21]_i_13_n_0\
    );
\axi_rdata[21]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15_r1(21),
      I1 => slv_reg14_r1(21),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => host_decoder_code_crc(5),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => host_decoder_code_img(5),
      O => \axi_rdata[21]_i_14_n_0\
    );
\axi_rdata[21]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg59_reg_n_0_[21]\,
      I1 => \slv_reg58_reg_n_0_[21]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg57_reg_n_0_[21]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \slv_reg56_reg_n_0_[21]\,
      O => \axi_rdata[21]_i_15_n_0\
    );
\axi_rdata[21]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg63_reg_n_0_[21]\,
      I1 => \slv_reg62_reg_n_0_[21]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg61_reg_n_0_[21]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \slv_reg60_reg_n_0_[21]\,
      O => \axi_rdata[21]_i_16_n_0\
    );
\axi_rdata[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[21]_i_4_n_0\,
      I1 => \axi_rdata_reg[21]_i_5_n_0\,
      I2 => axi_araddr(6),
      I3 => \axi_rdata_reg[21]_i_6_n_0\,
      I4 => axi_araddr(5),
      I5 => \axi_rdata[21]_i_7_n_0\,
      O => \axi_rdata[21]_i_2_n_0\
    );
\axi_rdata[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888888888888888"
    )
        port map (
      I0 => \axi_rdata_reg[21]_i_8_n_0\,
      I1 => axi_araddr(5),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg55_reg_n_0_[21]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => axi_araddr(4),
      O => \axi_rdata[21]_i_3_n_0\
    );
\axi_rdata[21]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDAD5D0D00000000"
    )
        port map (
      I0 => \axi_araddr_reg[2]_rep_n_0\,
      I1 => \slv_reg5_reg_n_0_[21]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg6_reg_n_0_[21]\,
      I4 => \slv_reg7_reg_n_0_[21]\,
      I5 => axi_araddr(4),
      O => \axi_rdata[21]_i_7_n_0\
    );
\axi_rdata[21]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => host_syncgen_vbporch(5),
      I1 => host_syncgen_vfporch(5),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => host_syncgen_hbporch(5),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => host_syncgen_hfporch(5),
      O => \axi_rdata[21]_i_9_n_0\
    );
\axi_rdata[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE222"
    )
        port map (
      I0 => \axi_rdata[22]_i_2_n_0\,
      I1 => axi_araddr(7),
      I2 => axi_araddr(6),
      I3 => \axi_rdata[22]_i_3_n_0\,
      I4 => \axi_rdata[31]_i_5_n_0\,
      O => \axi_rdata[22]_i_1_n_0\
    );
\axi_rdata[22]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \slv_reg31_reg_n_0_[22]\,
      I1 => \slv_reg30_reg_n_0_[22]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg28_reg_n_0_[22]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      O => \axi_rdata[22]_i_10_n_0\
    );
\axi_rdata[22]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg19_r1(22),
      I1 => slv_reg18_r1(22),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg17_r1(22),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg16_r1(22),
      O => \axi_rdata[22]_i_11_n_0\
    );
\axi_rdata[22]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg23_reg_n_0_[22]\,
      I1 => slv_reg22_r1(22),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg21_r1(22),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg20_r1(22),
      O => \axi_rdata[22]_i_12_n_0\
    );
\axi_rdata[22]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => host_decoder_code_fe(6),
      I1 => host_decoder_code_le(6),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg9_reg_n_0_[22]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \slv_reg8_reg_n_0_[22]\,
      O => \axi_rdata[22]_i_13_n_0\
    );
\axi_rdata[22]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15_r1(22),
      I1 => slv_reg14_r1(22),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => host_decoder_code_crc(6),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => host_decoder_code_img(6),
      O => \axi_rdata[22]_i_14_n_0\
    );
\axi_rdata[22]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg59_reg_n_0_[22]\,
      I1 => \slv_reg58_reg_n_0_[22]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg57_reg_n_0_[22]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \slv_reg56_reg_n_0_[22]\,
      O => \axi_rdata[22]_i_15_n_0\
    );
\axi_rdata[22]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg63_reg_n_0_[22]\,
      I1 => \slv_reg62_reg_n_0_[22]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg61_reg_n_0_[22]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \slv_reg60_reg_n_0_[22]\,
      O => \axi_rdata[22]_i_16_n_0\
    );
\axi_rdata[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[22]_i_4_n_0\,
      I1 => \axi_rdata_reg[22]_i_5_n_0\,
      I2 => axi_araddr(6),
      I3 => \axi_rdata_reg[22]_i_6_n_0\,
      I4 => axi_araddr(5),
      I5 => \axi_rdata[22]_i_7_n_0\,
      O => \axi_rdata[22]_i_2_n_0\
    );
\axi_rdata[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888888888888888"
    )
        port map (
      I0 => \axi_rdata_reg[22]_i_8_n_0\,
      I1 => axi_araddr(5),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg55_reg_n_0_[22]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => axi_araddr(4),
      O => \axi_rdata[22]_i_3_n_0\
    );
\axi_rdata[22]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00CC00F0FFFF00"
    )
        port map (
      I0 => \slv_reg7_reg_n_0_[22]\,
      I1 => \slv_reg6_reg_n_0_[22]\,
      I2 => \slv_reg5_reg_n_0_[22]\,
      I3 => axi_araddr(4),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \axi_araddr_reg[3]_rep_n_0\,
      O => \axi_rdata[22]_i_7_n_0\
    );
\axi_rdata[22]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => host_syncgen_vbporch(6),
      I1 => host_syncgen_vfporch(6),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => host_syncgen_hbporch(6),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => host_syncgen_hfporch(6),
      O => \axi_rdata[22]_i_9_n_0\
    );
\axi_rdata[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE222"
    )
        port map (
      I0 => \axi_rdata[23]_i_2_n_0\,
      I1 => axi_araddr(7),
      I2 => axi_araddr(6),
      I3 => \axi_rdata[23]_i_3_n_0\,
      I4 => \axi_rdata[31]_i_5_n_0\,
      O => \axi_rdata[23]_i_1_n_0\
    );
\axi_rdata[23]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \slv_reg31_reg_n_0_[23]\,
      I1 => \slv_reg30_reg_n_0_[23]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg28_reg_n_0_[23]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      O => \axi_rdata[23]_i_10_n_0\
    );
\axi_rdata[23]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg19_r1(23),
      I1 => slv_reg18_r1(23),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg17_r1(23),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg16_r1(23),
      O => \axi_rdata[23]_i_11_n_0\
    );
\axi_rdata[23]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg23_reg_n_0_[23]\,
      I1 => slv_reg22_r1(23),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg21_r1(23),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg20_r1(23),
      O => \axi_rdata[23]_i_12_n_0\
    );
\axi_rdata[23]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => host_decoder_code_fe(7),
      I1 => host_decoder_code_le(7),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg9_reg_n_0_[23]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \slv_reg8_reg_n_0_[23]\,
      O => \axi_rdata[23]_i_13_n_0\
    );
\axi_rdata[23]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15_r1(23),
      I1 => slv_reg14_r1(23),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => host_decoder_code_crc(7),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => host_decoder_code_img(7),
      O => \axi_rdata[23]_i_14_n_0\
    );
\axi_rdata[23]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg59_reg_n_0_[23]\,
      I1 => \slv_reg58_reg_n_0_[23]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg57_reg_n_0_[23]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \slv_reg56_reg_n_0_[23]\,
      O => \axi_rdata[23]_i_15_n_0\
    );
\axi_rdata[23]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg63_reg_n_0_[23]\,
      I1 => \slv_reg62_reg_n_0_[23]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg61_reg_n_0_[23]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \slv_reg60_reg_n_0_[23]\,
      O => \axi_rdata[23]_i_16_n_0\
    );
\axi_rdata[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[23]_i_4_n_0\,
      I1 => \axi_rdata_reg[23]_i_5_n_0\,
      I2 => axi_araddr(6),
      I3 => \axi_rdata_reg[23]_i_6_n_0\,
      I4 => axi_araddr(5),
      I5 => \axi_rdata[23]_i_7_n_0\,
      O => \axi_rdata[23]_i_2_n_0\
    );
\axi_rdata[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888888888888888"
    )
        port map (
      I0 => \axi_rdata_reg[23]_i_8_n_0\,
      I1 => axi_araddr(5),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg55_reg_n_0_[23]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => axi_araddr(4),
      O => \axi_rdata[23]_i_3_n_0\
    );
\axi_rdata[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8A8580800000000"
    )
        port map (
      I0 => \axi_araddr_reg[2]_rep_n_0\,
      I1 => \slv_reg5_reg_n_0_[23]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg6_reg_n_0_[23]\,
      I4 => \slv_reg7_reg_n_0_[23]\,
      I5 => axi_araddr(4),
      O => \axi_rdata[23]_i_7_n_0\
    );
\axi_rdata[23]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => host_syncgen_vbporch(7),
      I1 => host_syncgen_vfporch(7),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => host_syncgen_hbporch(7),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => host_syncgen_hfporch(7),
      O => \axi_rdata[23]_i_9_n_0\
    );
\axi_rdata[24]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg19_r1(24),
      I1 => slv_reg18_r1(24),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg17_r1(24),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg16_r1(24),
      O => \axi_rdata[24]_i_11_n_0\
    );
\axi_rdata[24]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg23_reg_n_0_[24]\,
      I1 => slv_reg22_r1(24),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg21_r1(24),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg20_r1(24),
      O => \axi_rdata[24]_i_12_n_0\
    );
\axi_rdata[24]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => host_syncgen_vbporch(8),
      I1 => host_syncgen_vfporch(8),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => host_syncgen_hbporch(8),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => host_syncgen_hfporch(8),
      O => \axi_rdata[24]_i_13_n_0\
    );
\axi_rdata[24]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \slv_reg31_reg_n_0_[24]\,
      I1 => \slv_reg30_reg_n_0_[24]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg28_reg_n_0_[24]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      O => \axi_rdata[24]_i_14_n_0\
    );
\axi_rdata[24]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg59_reg_n_0_[24]\,
      I1 => \slv_reg58_reg_n_0_[24]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg57_reg_n_0_[24]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => host_triggen_cnt_update,
      O => \axi_rdata[24]_i_15_n_0\
    );
\axi_rdata[24]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg63_reg_n_0_[24]\,
      I1 => \slv_reg62_reg_n_0_[24]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg61_reg_n_0_[24]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \slv_reg60_reg_n_0_[24]\,
      O => \axi_rdata[24]_i_16_n_0\
    );
\axi_rdata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0C0C0AFA0CFCF"
    )
        port map (
      I0 => \axi_rdata[24]_i_5_n_0\,
      I1 => \axi_rdata[24]_i_6_n_0\,
      I2 => axi_araddr(5),
      I3 => \axi_rdata[24]_i_7_n_0\,
      I4 => axi_araddr(4),
      I5 => \axi_araddr_reg[3]_rep_n_0\,
      O => \axi_rdata[24]_i_2_n_0\
    );
\axi_rdata[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888888888888888"
    )
        port map (
      I0 => \axi_rdata_reg[24]_i_10_n_0\,
      I1 => axi_araddr(5),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg55_reg_n_0_[24]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => axi_araddr(4),
      O => \axi_rdata[24]_i_4_n_0\
    );
\axi_rdata[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15_r1(24),
      I1 => slv_reg14_r1(24),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => host_decoder_code_crc(8),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => host_decoder_code_img(8),
      O => \axi_rdata[24]_i_5_n_0\
    );
\axi_rdata[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => host_decoder_code_fe(8),
      I1 => host_decoder_code_le(8),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg9_reg_n_0_[24]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \slv_reg8_reg_n_0_[24]\,
      O => \axi_rdata[24]_i_6_n_0\
    );
\axi_rdata[24]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg7_reg_n_0_[24]\,
      I1 => \slv_reg6_reg_n_0_[24]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg5_reg_n_0_[24]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => host_iserdes_clk_status(8),
      O => \axi_rdata[24]_i_7_n_0\
    );
\axi_rdata[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE222"
    )
        port map (
      I0 => \axi_rdata[25]_i_2_n_0\,
      I1 => axi_araddr(7),
      I2 => axi_araddr(6),
      I3 => \axi_rdata[25]_i_3_n_0\,
      I4 => \axi_rdata[31]_i_5_n_0\,
      O => \axi_rdata[25]_i_1_n_0\
    );
\axi_rdata[25]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \slv_reg31_reg_n_0_[25]\,
      I1 => \slv_reg30_reg_n_0_[25]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg28_reg_n_0_[25]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      O => \axi_rdata[25]_i_10_n_0\
    );
\axi_rdata[25]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg19_r1(25),
      I1 => slv_reg18_r1(25),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg17_r1(25),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg16_r1(25),
      O => \axi_rdata[25]_i_11_n_0\
    );
\axi_rdata[25]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg23_reg_n_0_[25]\,
      I1 => slv_reg22_r1(25),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => slv_reg21_r1(25),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => slv_reg20_r1(25),
      O => \axi_rdata[25]_i_12_n_0\
    );
\axi_rdata[25]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => host_decoder_code_fe(9),
      I1 => host_decoder_code_le(9),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg9_reg_n_0_[25]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \slv_reg8_reg_n_0_[25]\,
      O => \axi_rdata[25]_i_13_n_0\
    );
\axi_rdata[25]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15_r1(25),
      I1 => slv_reg14_r1(25),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => host_decoder_code_crc(9),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => host_decoder_code_img(9),
      O => \axi_rdata[25]_i_14_n_0\
    );
\axi_rdata[25]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg59_reg_n_0_[25]\,
      I1 => \slv_reg58_reg_n_0_[25]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg57_reg_n_0_[25]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \slv_reg56_reg_n_0_[25]\,
      O => \axi_rdata[25]_i_15_n_0\
    );
\axi_rdata[25]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg63_reg_n_0_[25]\,
      I1 => \slv_reg62_reg_n_0_[25]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg61_reg_n_0_[25]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \slv_reg60_reg_n_0_[25]\,
      O => \axi_rdata[25]_i_16_n_0\
    );
\axi_rdata[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[25]_i_4_n_0\,
      I1 => \axi_rdata_reg[25]_i_5_n_0\,
      I2 => axi_araddr(6),
      I3 => \axi_rdata_reg[25]_i_6_n_0\,
      I4 => axi_araddr(5),
      I5 => \axi_rdata[25]_i_7_n_0\,
      O => \axi_rdata[25]_i_2_n_0\
    );
\axi_rdata[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888888888888888"
    )
        port map (
      I0 => \axi_rdata_reg[25]_i_8_n_0\,
      I1 => axi_araddr(5),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg55_reg_n_0_[25]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => axi_araddr(4),
      O => \axi_rdata[25]_i_3_n_0\
    );
\axi_rdata[25]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACC0000F000FFFF"
    )
        port map (
      I0 => \slv_reg7_reg_n_0_[25]\,
      I1 => \slv_reg6_reg_n_0_[25]\,
      I2 => \slv_reg5_reg_n_0_[25]\,
      I3 => \axi_araddr_reg[2]_rep_n_0\,
      I4 => axi_araddr(4),
      I5 => \axi_araddr_reg[3]_rep_n_0\,
      O => \axi_rdata[25]_i_7_n_0\
    );
\axi_rdata[25]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => host_syncgen_vbporch(9),
      I1 => host_syncgen_vfporch(9),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => host_syncgen_hbporch(9),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => host_syncgen_hfporch(9),
      O => \axi_rdata[25]_i_9_n_0\
    );
\axi_rdata[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE222"
    )
        port map (
      I0 => \axi_rdata[26]_i_2_n_0\,
      I1 => axi_araddr(7),
      I2 => axi_araddr(6),
      I3 => \axi_rdata[26]_i_3_n_0\,
      I4 => \axi_rdata[31]_i_5_n_0\,
      O => \axi_rdata[26]_i_1_n_0\
    );
\axi_rdata[26]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \slv_reg31_reg_n_0_[26]\,
      I1 => \slv_reg30_reg_n_0_[26]\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg28_reg_n_0_[26]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      O => \axi_rdata[26]_i_10_n_0\
    );
\axi_rdata[26]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg19_r1(26),
      I1 => slv_reg18_r1(26),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => slv_reg17_r1(26),
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => slv_reg16_r1(26),
      O => \axi_rdata[26]_i_11_n_0\
    );
\axi_rdata[26]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg23_reg_n_0_[26]\,
      I1 => slv_reg22_r1(26),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => slv_reg21_r1(26),
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => slv_reg20_r1(26),
      O => \axi_rdata[26]_i_12_n_0\
    );
\axi_rdata[26]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg11_reg_n_0_[26]\,
      I1 => \slv_reg10_reg_n_0_[26]\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg9_reg_n_0_[26]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg8_reg_n_0_[26]\,
      O => \axi_rdata[26]_i_13_n_0\
    );
\axi_rdata[26]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15_r1(26),
      I1 => slv_reg14_r1(26),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg13_reg_n_0_[26]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg12_reg_n_0_[26]\,
      O => \axi_rdata[26]_i_14_n_0\
    );
\axi_rdata[26]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg59_reg_n_0_[26]\,
      I1 => \slv_reg58_reg_n_0_[26]\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg57_reg_n_0_[26]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg56_reg_n_0_[26]\,
      O => \axi_rdata[26]_i_15_n_0\
    );
\axi_rdata[26]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg63_reg_n_0_[26]\,
      I1 => \slv_reg62_reg_n_0_[26]\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg61_reg_n_0_[26]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg60_reg_n_0_[26]\,
      O => \axi_rdata[26]_i_16_n_0\
    );
\axi_rdata[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[26]_i_4_n_0\,
      I1 => \axi_rdata_reg[26]_i_5_n_0\,
      I2 => axi_araddr(6),
      I3 => \axi_rdata_reg[26]_i_6_n_0\,
      I4 => axi_araddr(5),
      I5 => \axi_rdata[26]_i_7_n_0\,
      O => \axi_rdata[26]_i_2_n_0\
    );
\axi_rdata[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888888888888888"
    )
        port map (
      I0 => \axi_rdata_reg[26]_i_8_n_0\,
      I1 => axi_araddr(5),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg55_reg_n_0_[26]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => axi_araddr(4),
      O => \axi_rdata[26]_i_3_n_0\
    );
\axi_rdata[26]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00CC00F0FF0000"
    )
        port map (
      I0 => \slv_reg7_reg_n_0_[26]\,
      I1 => \slv_reg6_reg_n_0_[26]\,
      I2 => \slv_reg5_reg_n_0_[26]\,
      I3 => axi_araddr(4),
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \axi_araddr_reg[3]_rep__0_n_0\,
      O => \axi_rdata[26]_i_7_n_0\
    );
\axi_rdata[26]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => host_syncgen_vbporch(10),
      I1 => host_syncgen_vfporch(10),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => host_syncgen_hbporch(10),
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => host_syncgen_hfporch(10),
      O => \axi_rdata[26]_i_9_n_0\
    );
\axi_rdata[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE222"
    )
        port map (
      I0 => \axi_rdata[27]_i_2_n_0\,
      I1 => axi_araddr(7),
      I2 => axi_araddr(6),
      I3 => \axi_rdata[27]_i_3_n_0\,
      I4 => \axi_rdata[31]_i_5_n_0\,
      O => \axi_rdata[27]_i_1_n_0\
    );
\axi_rdata[27]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \slv_reg31_reg_n_0_[27]\,
      I1 => \slv_reg30_reg_n_0_[27]\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg28_reg_n_0_[27]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      O => \axi_rdata[27]_i_10_n_0\
    );
\axi_rdata[27]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg19_r1(27),
      I1 => slv_reg18_r1(27),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => slv_reg17_r1(27),
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => slv_reg16_r1(27),
      O => \axi_rdata[27]_i_11_n_0\
    );
\axi_rdata[27]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg23_reg_n_0_[27]\,
      I1 => slv_reg22_r1(27),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => slv_reg21_r1(27),
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => slv_reg20_r1(27),
      O => \axi_rdata[27]_i_12_n_0\
    );
\axi_rdata[27]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg11_reg_n_0_[27]\,
      I1 => \slv_reg10_reg_n_0_[27]\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg9_reg_n_0_[27]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg8_reg_n_0_[27]\,
      O => \axi_rdata[27]_i_13_n_0\
    );
\axi_rdata[27]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15_r1(27),
      I1 => slv_reg14_r1(27),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg13_reg_n_0_[27]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg12_reg_n_0_[27]\,
      O => \axi_rdata[27]_i_14_n_0\
    );
\axi_rdata[27]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg59_reg_n_0_[27]\,
      I1 => \slv_reg58_reg_n_0_[27]\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg57_reg_n_0_[27]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg56_reg_n_0_[27]\,
      O => \axi_rdata[27]_i_15_n_0\
    );
\axi_rdata[27]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg63_reg_n_0_[27]\,
      I1 => \slv_reg62_reg_n_0_[27]\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg61_reg_n_0_[27]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg60_reg_n_0_[27]\,
      O => \axi_rdata[27]_i_16_n_0\
    );
\axi_rdata[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[27]_i_4_n_0\,
      I1 => \axi_rdata_reg[27]_i_5_n_0\,
      I2 => axi_araddr(6),
      I3 => \axi_rdata_reg[27]_i_6_n_0\,
      I4 => axi_araddr(5),
      I5 => \axi_rdata[27]_i_7_n_0\,
      O => \axi_rdata[27]_i_2_n_0\
    );
\axi_rdata[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888888888888888"
    )
        port map (
      I0 => \axi_rdata_reg[27]_i_8_n_0\,
      I1 => axi_araddr(5),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg55_reg_n_0_[27]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => axi_araddr(4),
      O => \axi_rdata[27]_i_3_n_0\
    );
\axi_rdata[27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00CC00F0FF0000"
    )
        port map (
      I0 => \slv_reg7_reg_n_0_[27]\,
      I1 => \slv_reg6_reg_n_0_[27]\,
      I2 => \slv_reg5_reg_n_0_[27]\,
      I3 => axi_araddr(4),
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \axi_araddr_reg[3]_rep__0_n_0\,
      O => \axi_rdata[27]_i_7_n_0\
    );
\axi_rdata[27]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => host_syncgen_vbporch(11),
      I1 => host_syncgen_vfporch(11),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => host_syncgen_hbporch(11),
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => host_syncgen_hfporch(11),
      O => \axi_rdata[27]_i_9_n_0\
    );
\axi_rdata[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE222"
    )
        port map (
      I0 => \axi_rdata[28]_i_2_n_0\,
      I1 => axi_araddr(7),
      I2 => axi_araddr(6),
      I3 => \axi_rdata[28]_i_3_n_0\,
      I4 => \axi_rdata[31]_i_5_n_0\,
      O => \axi_rdata[28]_i_1_n_0\
    );
\axi_rdata[28]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \slv_reg31_reg_n_0_[28]\,
      I1 => \slv_reg30_reg_n_0_[28]\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg28_reg_n_0_[28]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      O => \axi_rdata[28]_i_10_n_0\
    );
\axi_rdata[28]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg19_r1(28),
      I1 => slv_reg18_r1(28),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => slv_reg17_r1(28),
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => slv_reg16_r1(28),
      O => \axi_rdata[28]_i_11_n_0\
    );
\axi_rdata[28]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg23_reg_n_0_[28]\,
      I1 => slv_reg22_r1(28),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => slv_reg21_r1(28),
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => slv_reg20_r1(28),
      O => \axi_rdata[28]_i_12_n_0\
    );
\axi_rdata[28]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg11_reg_n_0_[28]\,
      I1 => \slv_reg10_reg_n_0_[28]\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg9_reg_n_0_[28]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg8_reg_n_0_[28]\,
      O => \axi_rdata[28]_i_13_n_0\
    );
\axi_rdata[28]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15_r1(28),
      I1 => slv_reg14_r1(28),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg13_reg_n_0_[28]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg12_reg_n_0_[28]\,
      O => \axi_rdata[28]_i_14_n_0\
    );
\axi_rdata[28]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg59_reg_n_0_[28]\,
      I1 => \slv_reg58_reg_n_0_[28]\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg57_reg_n_0_[28]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => host_triggen_gen_polarity(0),
      O => \axi_rdata[28]_i_15_n_0\
    );
\axi_rdata[28]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg63_reg_n_0_[28]\,
      I1 => \slv_reg62_reg_n_0_[28]\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg61_reg_n_0_[28]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg60_reg_n_0_[28]\,
      O => \axi_rdata[28]_i_16_n_0\
    );
\axi_rdata[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[28]_i_4_n_0\,
      I1 => \axi_rdata_reg[28]_i_5_n_0\,
      I2 => axi_araddr(6),
      I3 => \axi_rdata_reg[28]_i_6_n_0\,
      I4 => axi_araddr(5),
      I5 => \axi_rdata[28]_i_7_n_0\,
      O => \axi_rdata[28]_i_2_n_0\
    );
\axi_rdata[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888888888888888"
    )
        port map (
      I0 => \axi_rdata_reg[28]_i_8_n_0\,
      I1 => axi_araddr(5),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg55_reg_n_0_[28]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => axi_araddr(4),
      O => \axi_rdata[28]_i_3_n_0\
    );
\axi_rdata[28]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8A8580800000000"
    )
        port map (
      I0 => \axi_araddr_reg[2]_rep__0_n_0\,
      I1 => \slv_reg5_reg_n_0_[28]\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg6_reg_n_0_[28]\,
      I4 => \slv_reg7_reg_n_0_[28]\,
      I5 => axi_araddr(4),
      O => \axi_rdata[28]_i_7_n_0\
    );
\axi_rdata[28]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => host_syncgen_vbporch(12),
      I1 => host_syncgen_vfporch(12),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => host_syncgen_hbporch(12),
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => host_syncgen_hfporch(12),
      O => \axi_rdata[28]_i_9_n_0\
    );
\axi_rdata[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE222"
    )
        port map (
      I0 => \axi_rdata[29]_i_2_n_0\,
      I1 => axi_araddr(7),
      I2 => axi_araddr(6),
      I3 => \axi_rdata[29]_i_3_n_0\,
      I4 => \axi_rdata[31]_i_5_n_0\,
      O => \axi_rdata[29]_i_1_n_0\
    );
\axi_rdata[29]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \slv_reg31_reg_n_0_[29]\,
      I1 => \slv_reg30_reg_n_0_[29]\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg28_reg_n_0_[29]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      O => \axi_rdata[29]_i_10_n_0\
    );
\axi_rdata[29]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg19_r1(29),
      I1 => slv_reg18_r1(29),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => slv_reg17_r1(29),
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => slv_reg16_r1(29),
      O => \axi_rdata[29]_i_11_n_0\
    );
\axi_rdata[29]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg23_reg_n_0_[29]\,
      I1 => slv_reg22_r1(29),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => slv_reg21_r1(29),
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => slv_reg20_r1(29),
      O => \axi_rdata[29]_i_12_n_0\
    );
\axi_rdata[29]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg11_reg_n_0_[29]\,
      I1 => \slv_reg10_reg_n_0_[29]\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg9_reg_n_0_[29]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg8_reg_n_0_[29]\,
      O => \axi_rdata[29]_i_13_n_0\
    );
\axi_rdata[29]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15_r1(29),
      I1 => slv_reg14_r1(29),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg13_reg_n_0_[29]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg12_reg_n_0_[29]\,
      O => \axi_rdata[29]_i_14_n_0\
    );
\axi_rdata[29]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg59_reg_n_0_[29]\,
      I1 => \slv_reg58_reg_n_0_[29]\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg57_reg_n_0_[29]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => host_triggen_gen_polarity(1),
      O => \axi_rdata[29]_i_15_n_0\
    );
\axi_rdata[29]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg63_reg_n_0_[29]\,
      I1 => \slv_reg62_reg_n_0_[29]\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg61_reg_n_0_[29]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg60_reg_n_0_[29]\,
      O => \axi_rdata[29]_i_16_n_0\
    );
\axi_rdata[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[29]_i_4_n_0\,
      I1 => \axi_rdata_reg[29]_i_5_n_0\,
      I2 => axi_araddr(6),
      I3 => \axi_rdata_reg[29]_i_6_n_0\,
      I4 => axi_araddr(5),
      I5 => \axi_rdata[29]_i_7_n_0\,
      O => \axi_rdata[29]_i_2_n_0\
    );
\axi_rdata[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888888888888888"
    )
        port map (
      I0 => \axi_rdata_reg[29]_i_8_n_0\,
      I1 => axi_araddr(5),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg55_reg_n_0_[29]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => axi_araddr(4),
      O => \axi_rdata[29]_i_3_n_0\
    );
\axi_rdata[29]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDAD5D0D00000000"
    )
        port map (
      I0 => \axi_araddr_reg[2]_rep__0_n_0\,
      I1 => \slv_reg5_reg_n_0_[29]\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg6_reg_n_0_[29]\,
      I4 => \slv_reg7_reg_n_0_[29]\,
      I5 => axi_araddr(4),
      O => \axi_rdata[29]_i_7_n_0\
    );
\axi_rdata[29]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => host_syncgen_vbporch(13),
      I1 => host_syncgen_vfporch(13),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => host_syncgen_hbporch(13),
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => host_syncgen_hfporch(13),
      O => \axi_rdata[29]_i_9_n_0\
    );
\axi_rdata[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg19_r1(2),
      I1 => slv_reg18_r1(2),
      I2 => axi_araddr(3),
      I3 => slv_reg17_r1(2),
      I4 => axi_araddr(2),
      I5 => slv_reg16_r1(2),
      O => \axi_rdata[2]_i_11_n_0\
    );
\axi_rdata[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg23_reg_n_0_[2]\,
      I1 => slv_reg22_r1(2),
      I2 => axi_araddr(3),
      I3 => slv_reg21_r1(2),
      I4 => axi_araddr(2),
      I5 => slv_reg20_r1(2),
      O => \axi_rdata[2]_i_12_n_0\
    );
\axi_rdata[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg27_reg_n_0_[2]\,
      I1 => \slv_reg26_reg_n_0_[2]\,
      I2 => axi_araddr(3),
      I3 => \slv_reg25_reg_n_0_[2]\,
      I4 => axi_araddr(2),
      I5 => \slv_reg24_reg_n_0_[2]\,
      O => \axi_rdata[2]_i_13_n_0\
    );
\axi_rdata[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg31_reg_n_0_[2]\,
      I1 => \slv_reg30_reg_n_0_[2]\,
      I2 => axi_araddr(3),
      I3 => host_crc_status(2),
      I4 => axi_araddr(2),
      I5 => \slv_reg28_reg_n_0_[2]\,
      O => \axi_rdata[2]_i_14_n_0\
    );
\axi_rdata[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg59_reg_n_0_[2]\,
      I1 => \slv_reg58_reg_n_0_[2]\,
      I2 => axi_araddr(3),
      I3 => \slv_reg57_reg_n_0_[2]\,
      I4 => axi_araddr(2),
      I5 => \slv_reg56_reg_n_0_[2]\,
      O => \axi_rdata[2]_i_15_n_0\
    );
\axi_rdata[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg63_reg_n_0_[2]\,
      I1 => \slv_reg62_reg_n_0_[2]\,
      I2 => axi_araddr(3),
      I3 => \slv_reg61_reg_n_0_[2]\,
      I4 => axi_araddr(2),
      I5 => \slv_reg60_reg_n_0_[2]\,
      O => \axi_rdata[2]_i_16_n_0\
    );
\axi_rdata[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[2]_i_5_n_0\,
      I1 => \axi_rdata[2]_i_6_n_0\,
      I2 => axi_araddr(5),
      I3 => \axi_rdata[2]_i_7_n_0\,
      I4 => axi_araddr(4),
      O => \axi_rdata[2]_i_2_n_0\
    );
\axi_rdata[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888888888888888"
    )
        port map (
      I0 => \axi_rdata_reg[2]_i_10_n_0\,
      I1 => axi_araddr(5),
      I2 => axi_araddr(3),
      I3 => \slv_reg55_reg_n_0_[2]\,
      I4 => axi_araddr(2),
      I5 => axi_araddr(4),
      O => \axi_rdata[2]_i_4_n_0\
    );
\axi_rdata[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15_r1(2),
      I1 => slv_reg14_r1(2),
      I2 => axi_araddr(3),
      I3 => \slv_reg13_reg_n_0_[2]\,
      I4 => axi_araddr(2),
      I5 => \slv_reg12_reg_n_0_[2]\,
      O => \axi_rdata[2]_i_5_n_0\
    );
\axi_rdata[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg11_reg_n_0_[2]\,
      I1 => \slv_reg10_reg_n_0_[2]\,
      I2 => axi_araddr(3),
      I3 => \slv_reg9_reg_n_0_[2]\,
      I4 => axi_araddr(2),
      I5 => \slv_reg8_reg_n_0_[2]\,
      O => \axi_rdata[2]_i_6_n_0\
    );
\axi_rdata[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg7_reg_n_0_[2]\,
      I1 => \slv_reg6_reg_n_0_[2]\,
      I2 => axi_araddr(3),
      I3 => \slv_reg5_reg_n_0_[2]\,
      I4 => axi_araddr(2),
      I5 => host_iserdes_align_start,
      O => \axi_rdata[2]_i_7_n_0\
    );
\axi_rdata[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE222"
    )
        port map (
      I0 => \axi_rdata[30]_i_2_n_0\,
      I1 => axi_araddr(7),
      I2 => axi_araddr(6),
      I3 => \axi_rdata[30]_i_3_n_0\,
      I4 => \axi_rdata[31]_i_5_n_0\,
      O => \axi_rdata[30]_i_1_n_0\
    );
\axi_rdata[30]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \slv_reg31_reg_n_0_[30]\,
      I1 => \slv_reg30_reg_n_0_[30]\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg28_reg_n_0_[30]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      O => \axi_rdata[30]_i_10_n_0\
    );
\axi_rdata[30]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg19_r1(30),
      I1 => slv_reg18_r1(30),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => slv_reg17_r1(30),
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => slv_reg16_r1(30),
      O => \axi_rdata[30]_i_11_n_0\
    );
\axi_rdata[30]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg23_reg_n_0_[30]\,
      I1 => slv_reg22_r1(30),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => slv_reg21_r1(30),
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => slv_reg20_r1(30),
      O => \axi_rdata[30]_i_12_n_0\
    );
\axi_rdata[30]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg11_reg_n_0_[30]\,
      I1 => \slv_reg10_reg_n_0_[30]\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg9_reg_n_0_[30]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg8_reg_n_0_[30]\,
      O => \axi_rdata[30]_i_13_n_0\
    );
\axi_rdata[30]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15_r1(30),
      I1 => slv_reg14_r1(30),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg13_reg_n_0_[30]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg12_reg_n_0_[30]\,
      O => \axi_rdata[30]_i_14_n_0\
    );
\axi_rdata[30]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg59_reg_n_0_[30]\,
      I1 => \slv_reg58_reg_n_0_[30]\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg57_reg_n_0_[30]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => host_triggen_gen_polarity(2),
      O => \axi_rdata[30]_i_15_n_0\
    );
\axi_rdata[30]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg63_reg_n_0_[30]\,
      I1 => \slv_reg62_reg_n_0_[30]\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg61_reg_n_0_[30]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg60_reg_n_0_[30]\,
      O => \axi_rdata[30]_i_16_n_0\
    );
\axi_rdata[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[30]_i_4_n_0\,
      I1 => \axi_rdata_reg[30]_i_5_n_0\,
      I2 => axi_araddr(6),
      I3 => \axi_rdata_reg[30]_i_6_n_0\,
      I4 => axi_araddr(5),
      I5 => \axi_rdata[30]_i_7_n_0\,
      O => \axi_rdata[30]_i_2_n_0\
    );
\axi_rdata[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888888888888888"
    )
        port map (
      I0 => \axi_rdata_reg[30]_i_8_n_0\,
      I1 => axi_araddr(5),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg55_reg_n_0_[30]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => axi_araddr(4),
      O => \axi_rdata[30]_i_3_n_0\
    );
\axi_rdata[30]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00CC00F0FFFF00"
    )
        port map (
      I0 => \slv_reg7_reg_n_0_[30]\,
      I1 => \slv_reg6_reg_n_0_[30]\,
      I2 => \slv_reg5_reg_n_0_[30]\,
      I3 => axi_araddr(4),
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \axi_araddr_reg[3]_rep__0_n_0\,
      O => \axi_rdata[30]_i_7_n_0\
    );
\axi_rdata[30]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => host_syncgen_vbporch(14),
      I1 => host_syncgen_vfporch(14),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => host_syncgen_hbporch(14),
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => host_syncgen_hfporch(14),
      O => \axi_rdata[30]_i_9_n_0\
    );
\axi_rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^s00_axi_arready\,
      I1 => s00_axi_arvalid,
      I2 => \^s00_axi_rvalid\,
      O => \axi_rdata[31]_i_1_n_0\
    );
\axi_rdata[31]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => host_syncgen_vbporch(15),
      I1 => host_syncgen_vfporch(15),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => host_syncgen_hbporch(15),
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => host_syncgen_hfporch(15),
      O => \axi_rdata[31]_i_11_n_0\
    );
\axi_rdata[31]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \slv_reg31_reg_n_0_[31]\,
      I1 => \slv_reg30_reg_n_0_[31]\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg28_reg_n_0_[31]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      O => \axi_rdata[31]_i_12_n_0\
    );
\axi_rdata[31]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg19_r1(31),
      I1 => slv_reg18_r1(31),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => slv_reg17_r1(31),
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => slv_reg16_r1(31),
      O => \axi_rdata[31]_i_13_n_0\
    );
\axi_rdata[31]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg23_reg_n_0_[31]\,
      I1 => slv_reg22_r1(31),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => slv_reg21_r1(31),
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => slv_reg20_r1(31),
      O => \axi_rdata[31]_i_14_n_0\
    );
\axi_rdata[31]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg11_reg_n_0_[31]\,
      I1 => \slv_reg10_reg_n_0_[31]\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg9_reg_n_0_[31]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg8_reg_n_0_[31]\,
      O => \axi_rdata[31]_i_15_n_0\
    );
\axi_rdata[31]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15_r1(31),
      I1 => slv_reg14_r1(31),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg13_reg_n_0_[31]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg12_reg_n_0_[31]\,
      O => \axi_rdata[31]_i_16_n_0\
    );
\axi_rdata[31]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg59_reg_n_0_[31]\,
      I1 => \slv_reg58_reg_n_0_[31]\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg57_reg_n_0_[31]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg56_reg_n_0_[31]\,
      O => \axi_rdata[31]_i_17_n_0\
    );
\axi_rdata[31]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg63_reg_n_0_[31]\,
      I1 => \slv_reg62_reg_n_0_[31]\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg61_reg_n_0_[31]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg60_reg_n_0_[31]\,
      O => \axi_rdata[31]_i_18_n_0\
    );
\axi_rdata[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE222"
    )
        port map (
      I0 => \axi_rdata[31]_i_3_n_0\,
      I1 => axi_araddr(7),
      I2 => axi_araddr(6),
      I3 => \axi_rdata[31]_i_4_n_0\,
      I4 => \axi_rdata[31]_i_5_n_0\,
      O => \axi_rdata[31]_i_2_n_0\
    );
\axi_rdata[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[31]_i_6_n_0\,
      I1 => \axi_rdata_reg[31]_i_7_n_0\,
      I2 => axi_araddr(6),
      I3 => \axi_rdata_reg[31]_i_8_n_0\,
      I4 => axi_araddr(5),
      I5 => \axi_rdata[31]_i_9_n_0\,
      O => \axi_rdata[31]_i_3_n_0\
    );
\axi_rdata[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888888888888888"
    )
        port map (
      I0 => \axi_rdata_reg[31]_i_10_n_0\,
      I1 => axi_araddr(5),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg55_reg_n_0_[31]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => axi_araddr(4),
      O => \axi_rdata[31]_i_4_n_0\
    );
\axi_rdata[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^s00_axi_rvalid\,
      I1 => s00_axi_arvalid,
      I2 => \^s00_axi_arready\,
      I3 => s00_axi_aresetn,
      O => \axi_rdata[31]_i_5_n_0\
    );
\axi_rdata[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8A8580800000000"
    )
        port map (
      I0 => \axi_araddr_reg[2]_rep__0_n_0\,
      I1 => \slv_reg5_reg_n_0_[31]\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg6_reg_n_0_[31]\,
      I4 => \slv_reg7_reg_n_0_[31]\,
      I5 => axi_araddr(4),
      O => \axi_rdata[31]_i_9_n_0\
    );
\axi_rdata[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg19_r1(3),
      I1 => slv_reg18_r1(3),
      I2 => axi_araddr(3),
      I3 => slv_reg17_r1(3),
      I4 => axi_araddr(2),
      I5 => slv_reg16_r1(3),
      O => \axi_rdata[3]_i_11_n_0\
    );
\axi_rdata[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg23_reg_n_0_[3]\,
      I1 => slv_reg22_r1(3),
      I2 => axi_araddr(3),
      I3 => slv_reg21_r1(3),
      I4 => axi_araddr(2),
      I5 => slv_reg20_r1(3),
      O => \axi_rdata[3]_i_12_n_0\
    );
\axi_rdata[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg27_reg_n_0_[3]\,
      I1 => \slv_reg26_reg_n_0_[3]\,
      I2 => axi_araddr(3),
      I3 => \slv_reg25_reg_n_0_[3]\,
      I4 => axi_araddr(2),
      I5 => \slv_reg24_reg_n_0_[3]\,
      O => \axi_rdata[3]_i_13_n_0\
    );
\axi_rdata[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg31_reg_n_0_[3]\,
      I1 => \slv_reg30_reg_n_0_[3]\,
      I2 => axi_araddr(3),
      I3 => host_crc_status(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg28_reg_n_0_[3]\,
      O => \axi_rdata[3]_i_14_n_0\
    );
\axi_rdata[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg59_reg_n_0_[3]\,
      I1 => \slv_reg58_reg_n_0_[3]\,
      I2 => axi_araddr(3),
      I3 => \slv_reg57_reg_n_0_[3]\,
      I4 => axi_araddr(2),
      I5 => \slv_reg56_reg_n_0_[3]\,
      O => \axi_rdata[3]_i_15_n_0\
    );
\axi_rdata[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg63_reg_n_0_[3]\,
      I1 => \slv_reg62_reg_n_0_[3]\,
      I2 => axi_araddr(3),
      I3 => \slv_reg61_reg_n_0_[3]\,
      I4 => axi_araddr(2),
      I5 => \slv_reg60_reg_n_0_[3]\,
      O => \axi_rdata[3]_i_16_n_0\
    );
\axi_rdata[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[3]_i_5_n_0\,
      I1 => \axi_rdata[3]_i_6_n_0\,
      I2 => axi_araddr(5),
      I3 => \axi_rdata[3]_i_7_n_0\,
      I4 => axi_araddr(4),
      O => \axi_rdata[3]_i_2_n_0\
    );
\axi_rdata[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888888888888888"
    )
        port map (
      I0 => \axi_rdata_reg[3]_i_10_n_0\,
      I1 => axi_araddr(5),
      I2 => axi_araddr(3),
      I3 => \slv_reg55_reg_n_0_[3]\,
      I4 => axi_araddr(2),
      I5 => axi_araddr(4),
      O => \axi_rdata[3]_i_4_n_0\
    );
\axi_rdata[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15_r1(3),
      I1 => slv_reg14_r1(3),
      I2 => axi_araddr(3),
      I3 => \slv_reg13_reg_n_0_[3]\,
      I4 => axi_araddr(2),
      I5 => \slv_reg12_reg_n_0_[3]\,
      O => \axi_rdata[3]_i_5_n_0\
    );
\axi_rdata[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg11_reg_n_0_[3]\,
      I1 => \slv_reg10_reg_n_0_[3]\,
      I2 => axi_araddr(3),
      I3 => \slv_reg9_reg_n_0_[3]\,
      I4 => axi_araddr(2),
      I5 => \slv_reg8_reg_n_0_[3]\,
      O => \axi_rdata[3]_i_6_n_0\
    );
\axi_rdata[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg7_reg_n_0_[3]\,
      I1 => \slv_reg6_reg_n_0_[3]\,
      I2 => axi_araddr(3),
      I3 => \slv_reg5_reg_n_0_[3]\,
      I4 => axi_araddr(2),
      I5 => host_iserdes_fifo_enable,
      O => \axi_rdata[3]_i_7_n_0\
    );
\axi_rdata[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE222"
    )
        port map (
      I0 => \axi_rdata[4]_i_2_n_0\,
      I1 => axi_araddr(7),
      I2 => axi_araddr(6),
      I3 => \axi_rdata[4]_i_3_n_0\,
      I4 => \axi_rdata[31]_i_5_n_0\,
      O => \axi_rdata[4]_i_1_n_0\
    );
\axi_rdata[4]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \slv_reg31_reg_n_0_[4]\,
      I1 => host_remapper_mode(0),
      I2 => axi_araddr(3),
      I3 => \slv_reg28_reg_n_0_[4]\,
      I4 => axi_araddr(2),
      O => \axi_rdata[4]_i_10_n_0\
    );
\axi_rdata[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg19_r1(4),
      I1 => slv_reg18_r1(4),
      I2 => axi_araddr(3),
      I3 => slv_reg17_r1(4),
      I4 => axi_araddr(2),
      I5 => slv_reg16_r1(4),
      O => \axi_rdata[4]_i_11_n_0\
    );
\axi_rdata[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg23_reg_n_0_[4]\,
      I1 => slv_reg22_r1(4),
      I2 => axi_araddr(3),
      I3 => slv_reg21_r1(4),
      I4 => axi_araddr(2),
      I5 => slv_reg20_r1(4),
      O => \axi_rdata[4]_i_12_n_0\
    );
\axi_rdata[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg11_reg_n_0_[4]\,
      I1 => \slv_reg10_reg_n_0_[4]\,
      I2 => axi_araddr(3),
      I3 => \slv_reg9_reg_n_0_[4]\,
      I4 => axi_araddr(2),
      I5 => \slv_reg8_reg_n_0_[4]\,
      O => \axi_rdata[4]_i_13_n_0\
    );
\axi_rdata[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15_r1(4),
      I1 => slv_reg14_r1(4),
      I2 => axi_araddr(3),
      I3 => \slv_reg13_reg_n_0_[4]\,
      I4 => axi_araddr(2),
      I5 => \slv_reg12_reg_n_0_[4]\,
      O => \axi_rdata[4]_i_14_n_0\
    );
\axi_rdata[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg59_reg_n_0_[4]\,
      I1 => \slv_reg58_reg_n_0_[4]\,
      I2 => axi_araddr(3),
      I3 => \slv_reg57_reg_n_0_[4]\,
      I4 => axi_araddr(2),
      I5 => host_triggen_sync2readout(0),
      O => \axi_rdata[4]_i_15_n_0\
    );
\axi_rdata[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg63_reg_n_0_[4]\,
      I1 => \slv_reg62_reg_n_0_[4]\,
      I2 => axi_araddr(3),
      I3 => \slv_reg61_reg_n_0_[4]\,
      I4 => axi_araddr(2),
      I5 => \slv_reg60_reg_n_0_[4]\,
      O => \axi_rdata[4]_i_16_n_0\
    );
\axi_rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[4]_i_4_n_0\,
      I1 => \axi_rdata_reg[4]_i_5_n_0\,
      I2 => axi_araddr(6),
      I3 => \axi_rdata_reg[4]_i_6_n_0\,
      I4 => axi_araddr(5),
      I5 => \axi_rdata[4]_i_7_n_0\,
      O => \axi_rdata[4]_i_2_n_0\
    );
\axi_rdata[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888888888888888"
    )
        port map (
      I0 => \axi_rdata_reg[4]_i_8_n_0\,
      I1 => axi_araddr(5),
      I2 => axi_araddr(3),
      I3 => \slv_reg55_reg_n_0_[4]\,
      I4 => axi_araddr(2),
      I5 => axi_araddr(4),
      O => \axi_rdata[4]_i_3_n_0\
    );
\axi_rdata[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8A8580800000000"
    )
        port map (
      I0 => axi_araddr(2),
      I1 => \slv_reg5_reg_n_0_[4]\,
      I2 => axi_araddr(3),
      I3 => \slv_reg6_reg_n_0_[4]\,
      I4 => \slv_reg7_reg_n_0_[4]\,
      I5 => axi_araddr(4),
      O => \axi_rdata[4]_i_7_n_0\
    );
\axi_rdata[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg27_reg_n_0_[4]\,
      I1 => \slv_reg26_reg_n_0_[4]\,
      I2 => axi_araddr(3),
      I3 => \slv_reg25_reg_n_0_[4]\,
      I4 => axi_araddr(2),
      I5 => \slv_reg24_reg_n_0_[4]\,
      O => \axi_rdata[4]_i_9_n_0\
    );
\axi_rdata[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE222"
    )
        port map (
      I0 => \axi_rdata[5]_i_2_n_0\,
      I1 => axi_araddr(7),
      I2 => axi_araddr(6),
      I3 => \axi_rdata[5]_i_3_n_0\,
      I4 => \axi_rdata[31]_i_5_n_0\,
      O => \axi_rdata[5]_i_1_n_0\
    );
\axi_rdata[5]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \slv_reg31_reg_n_0_[5]\,
      I1 => host_remapper_mode(1),
      I2 => axi_araddr(3),
      I3 => \slv_reg28_reg_n_0_[5]\,
      I4 => axi_araddr(2),
      O => \axi_rdata[5]_i_10_n_0\
    );
\axi_rdata[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg19_r1(5),
      I1 => slv_reg18_r1(5),
      I2 => axi_araddr(3),
      I3 => slv_reg17_r1(5),
      I4 => axi_araddr(2),
      I5 => slv_reg16_r1(5),
      O => \axi_rdata[5]_i_11_n_0\
    );
\axi_rdata[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg23_reg_n_0_[5]\,
      I1 => slv_reg22_r1(5),
      I2 => axi_araddr(3),
      I3 => slv_reg21_r1(5),
      I4 => axi_araddr(2),
      I5 => slv_reg20_r1(5),
      O => \axi_rdata[5]_i_12_n_0\
    );
\axi_rdata[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg11_reg_n_0_[5]\,
      I1 => \slv_reg10_reg_n_0_[5]\,
      I2 => axi_araddr(3),
      I3 => \slv_reg9_reg_n_0_[5]\,
      I4 => axi_araddr(2),
      I5 => \slv_reg8_reg_n_0_[5]\,
      O => \axi_rdata[5]_i_13_n_0\
    );
\axi_rdata[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15_r1(5),
      I1 => slv_reg14_r1(5),
      I2 => axi_araddr(3),
      I3 => \slv_reg13_reg_n_0_[5]\,
      I4 => axi_araddr(2),
      I5 => \slv_reg12_reg_n_0_[5]\,
      O => \axi_rdata[5]_i_14_n_0\
    );
\axi_rdata[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg59_reg_n_0_[5]\,
      I1 => \slv_reg58_reg_n_0_[5]\,
      I2 => axi_araddr(3),
      I3 => \slv_reg57_reg_n_0_[5]\,
      I4 => axi_araddr(2),
      I5 => host_triggen_sync2readout(1),
      O => \axi_rdata[5]_i_15_n_0\
    );
\axi_rdata[5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg63_reg_n_0_[5]\,
      I1 => \slv_reg62_reg_n_0_[5]\,
      I2 => axi_araddr(3),
      I3 => \slv_reg61_reg_n_0_[5]\,
      I4 => axi_araddr(2),
      I5 => \slv_reg60_reg_n_0_[5]\,
      O => \axi_rdata[5]_i_16_n_0\
    );
\axi_rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[5]_i_4_n_0\,
      I1 => \axi_rdata_reg[5]_i_5_n_0\,
      I2 => axi_araddr(6),
      I3 => \axi_rdata_reg[5]_i_6_n_0\,
      I4 => axi_araddr(5),
      I5 => \axi_rdata[5]_i_7_n_0\,
      O => \axi_rdata[5]_i_2_n_0\
    );
\axi_rdata[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888888888888888"
    )
        port map (
      I0 => \axi_rdata_reg[5]_i_8_n_0\,
      I1 => axi_araddr(5),
      I2 => axi_araddr(3),
      I3 => \slv_reg55_reg_n_0_[5]\,
      I4 => axi_araddr(2),
      I5 => axi_araddr(4),
      O => \axi_rdata[5]_i_3_n_0\
    );
\axi_rdata[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8A8580800000000"
    )
        port map (
      I0 => axi_araddr(2),
      I1 => \slv_reg5_reg_n_0_[5]\,
      I2 => axi_araddr(3),
      I3 => \slv_reg6_reg_n_0_[5]\,
      I4 => \slv_reg7_reg_n_0_[5]\,
      I5 => axi_araddr(4),
      O => \axi_rdata[5]_i_7_n_0\
    );
\axi_rdata[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg27_reg_n_0_[5]\,
      I1 => \slv_reg26_reg_n_0_[5]\,
      I2 => axi_araddr(3),
      I3 => \slv_reg25_reg_n_0_[5]\,
      I4 => axi_araddr(2),
      I5 => \slv_reg24_reg_n_0_[5]\,
      O => \axi_rdata[5]_i_9_n_0\
    );
\axi_rdata[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE222"
    )
        port map (
      I0 => \axi_rdata[6]_i_2_n_0\,
      I1 => axi_araddr(7),
      I2 => axi_araddr(6),
      I3 => \axi_rdata[6]_i_3_n_0\,
      I4 => \axi_rdata[31]_i_5_n_0\,
      O => \axi_rdata[6]_i_1_n_0\
    );
\axi_rdata[6]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \slv_reg31_reg_n_0_[6]\,
      I1 => host_remapper_mode(2),
      I2 => axi_araddr(3),
      I3 => \slv_reg28_reg_n_0_[6]\,
      I4 => axi_araddr(2),
      O => \axi_rdata[6]_i_10_n_0\
    );
\axi_rdata[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg19_r1(6),
      I1 => slv_reg18_r1(6),
      I2 => axi_araddr(3),
      I3 => slv_reg17_r1(6),
      I4 => axi_araddr(2),
      I5 => slv_reg16_r1(6),
      O => \axi_rdata[6]_i_11_n_0\
    );
\axi_rdata[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg23_reg_n_0_[6]\,
      I1 => slv_reg22_r1(6),
      I2 => axi_araddr(3),
      I3 => slv_reg21_r1(6),
      I4 => axi_araddr(2),
      I5 => slv_reg20_r1(6),
      O => \axi_rdata[6]_i_12_n_0\
    );
\axi_rdata[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg11_reg_n_0_[6]\,
      I1 => \slv_reg10_reg_n_0_[6]\,
      I2 => axi_araddr(3),
      I3 => \slv_reg9_reg_n_0_[6]\,
      I4 => axi_araddr(2),
      I5 => \slv_reg8_reg_n_0_[6]\,
      O => \axi_rdata[6]_i_13_n_0\
    );
\axi_rdata[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15_r1(6),
      I1 => slv_reg14_r1(6),
      I2 => axi_araddr(3),
      I3 => \slv_reg13_reg_n_0_[6]\,
      I4 => axi_araddr(2),
      I5 => \slv_reg12_reg_n_0_[6]\,
      O => \axi_rdata[6]_i_14_n_0\
    );
\axi_rdata[6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg59_reg_n_0_[6]\,
      I1 => \slv_reg58_reg_n_0_[6]\,
      I2 => axi_araddr(3),
      I3 => \slv_reg57_reg_n_0_[6]\,
      I4 => axi_araddr(2),
      I5 => host_triggen_sync2readout(2),
      O => \axi_rdata[6]_i_15_n_0\
    );
\axi_rdata[6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg63_reg_n_0_[6]\,
      I1 => \slv_reg62_reg_n_0_[6]\,
      I2 => axi_araddr(3),
      I3 => \slv_reg61_reg_n_0_[6]\,
      I4 => axi_araddr(2),
      I5 => \slv_reg60_reg_n_0_[6]\,
      O => \axi_rdata[6]_i_16_n_0\
    );
\axi_rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[6]_i_4_n_0\,
      I1 => \axi_rdata_reg[6]_i_5_n_0\,
      I2 => axi_araddr(6),
      I3 => \axi_rdata_reg[6]_i_6_n_0\,
      I4 => axi_araddr(5),
      I5 => \axi_rdata[6]_i_7_n_0\,
      O => \axi_rdata[6]_i_2_n_0\
    );
\axi_rdata[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888888888888888"
    )
        port map (
      I0 => \axi_rdata_reg[6]_i_8_n_0\,
      I1 => axi_araddr(5),
      I2 => axi_araddr(3),
      I3 => \slv_reg55_reg_n_0_[6]\,
      I4 => axi_araddr(2),
      I5 => axi_araddr(4),
      O => \axi_rdata[6]_i_3_n_0\
    );
\axi_rdata[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00CC00F0FF0000"
    )
        port map (
      I0 => \slv_reg7_reg_n_0_[6]\,
      I1 => \slv_reg6_reg_n_0_[6]\,
      I2 => \slv_reg5_reg_n_0_[6]\,
      I3 => axi_araddr(4),
      I4 => axi_araddr(2),
      I5 => axi_araddr(3),
      O => \axi_rdata[6]_i_7_n_0\
    );
\axi_rdata[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg27_reg_n_0_[6]\,
      I1 => \slv_reg26_reg_n_0_[6]\,
      I2 => axi_araddr(3),
      I3 => \slv_reg25_reg_n_0_[6]\,
      I4 => axi_araddr(2),
      I5 => \slv_reg24_reg_n_0_[6]\,
      O => \axi_rdata[6]_i_9_n_0\
    );
\axi_rdata[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE222"
    )
        port map (
      I0 => \axi_rdata[7]_i_2_n_0\,
      I1 => axi_araddr(7),
      I2 => axi_araddr(6),
      I3 => \axi_rdata[7]_i_3_n_0\,
      I4 => \axi_rdata[31]_i_5_n_0\,
      O => \axi_rdata[7]_i_1_n_0\
    );
\axi_rdata[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \slv_reg31_reg_n_0_[7]\,
      I1 => \slv_reg30_reg_n_0_[7]\,
      I2 => axi_araddr(3),
      I3 => \slv_reg28_reg_n_0_[7]\,
      I4 => axi_araddr(2),
      O => \axi_rdata[7]_i_10_n_0\
    );
\axi_rdata[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg19_r1(7),
      I1 => slv_reg18_r1(7),
      I2 => axi_araddr(3),
      I3 => slv_reg17_r1(7),
      I4 => axi_araddr(2),
      I5 => slv_reg16_r1(7),
      O => \axi_rdata[7]_i_11_n_0\
    );
\axi_rdata[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg23_reg_n_0_[7]\,
      I1 => slv_reg22_r1(7),
      I2 => axi_araddr(3),
      I3 => slv_reg21_r1(7),
      I4 => axi_araddr(2),
      I5 => slv_reg20_r1(7),
      O => \axi_rdata[7]_i_12_n_0\
    );
\axi_rdata[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg11_reg_n_0_[7]\,
      I1 => \slv_reg10_reg_n_0_[7]\,
      I2 => axi_araddr(3),
      I3 => \slv_reg9_reg_n_0_[7]\,
      I4 => axi_araddr(2),
      I5 => \slv_reg8_reg_n_0_[7]\,
      O => \axi_rdata[7]_i_13_n_0\
    );
\axi_rdata[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15_r1(7),
      I1 => slv_reg14_r1(7),
      I2 => axi_araddr(3),
      I3 => \slv_reg13_reg_n_0_[7]\,
      I4 => axi_araddr(2),
      I5 => \slv_reg12_reg_n_0_[7]\,
      O => \axi_rdata[7]_i_14_n_0\
    );
\axi_rdata[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg59_reg_n_0_[7]\,
      I1 => \slv_reg58_reg_n_0_[7]\,
      I2 => axi_araddr(3),
      I3 => \slv_reg57_reg_n_0_[7]\,
      I4 => axi_araddr(2),
      I5 => \slv_reg56_reg_n_0_[7]\,
      O => \axi_rdata[7]_i_15_n_0\
    );
\axi_rdata[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg63_reg_n_0_[7]\,
      I1 => \slv_reg62_reg_n_0_[7]\,
      I2 => axi_araddr(3),
      I3 => \slv_reg61_reg_n_0_[7]\,
      I4 => axi_araddr(2),
      I5 => \slv_reg60_reg_n_0_[7]\,
      O => \axi_rdata[7]_i_16_n_0\
    );
\axi_rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[7]_i_4_n_0\,
      I1 => \axi_rdata_reg[7]_i_5_n_0\,
      I2 => axi_araddr(6),
      I3 => \axi_rdata_reg[7]_i_6_n_0\,
      I4 => axi_araddr(5),
      I5 => \axi_rdata[7]_i_7_n_0\,
      O => \axi_rdata[7]_i_2_n_0\
    );
\axi_rdata[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888888888888888"
    )
        port map (
      I0 => \axi_rdata_reg[7]_i_8_n_0\,
      I1 => axi_araddr(5),
      I2 => axi_araddr(3),
      I3 => \slv_reg55_reg_n_0_[7]\,
      I4 => axi_araddr(2),
      I5 => axi_araddr(4),
      O => \axi_rdata[7]_i_3_n_0\
    );
\axi_rdata[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8A8580800000000"
    )
        port map (
      I0 => axi_araddr(2),
      I1 => \slv_reg5_reg_n_0_[7]\,
      I2 => axi_araddr(3),
      I3 => \slv_reg6_reg_n_0_[7]\,
      I4 => \slv_reg7_reg_n_0_[7]\,
      I5 => axi_araddr(4),
      O => \axi_rdata[7]_i_7_n_0\
    );
\axi_rdata[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg27_reg_n_0_[7]\,
      I1 => \slv_reg26_reg_n_0_[7]\,
      I2 => axi_araddr(3),
      I3 => \slv_reg25_reg_n_0_[7]\,
      I4 => axi_araddr(2),
      I5 => \slv_reg24_reg_n_0_[7]\,
      O => \axi_rdata[7]_i_9_n_0\
    );
\axi_rdata[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg19_r1(8),
      I1 => slv_reg18_r1(8),
      I2 => axi_araddr(3),
      I3 => slv_reg17_r1(8),
      I4 => axi_araddr(2),
      I5 => slv_reg16_r1(8),
      O => \axi_rdata[8]_i_11_n_0\
    );
\axi_rdata[8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg23_reg_n_0_[8]\,
      I1 => slv_reg22_r1(8),
      I2 => axi_araddr(3),
      I3 => slv_reg21_r1(8),
      I4 => axi_araddr(2),
      I5 => slv_reg20_r1(8),
      O => \axi_rdata[8]_i_12_n_0\
    );
\axi_rdata[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg27_reg_n_0_[8]\,
      I1 => \slv_reg26_reg_n_0_[8]\,
      I2 => axi_araddr(3),
      I3 => \slv_reg25_reg_n_0_[8]\,
      I4 => axi_araddr(2),
      I5 => \slv_reg24_reg_n_0_[8]\,
      O => \axi_rdata[8]_i_13_n_0\
    );
\axi_rdata[8]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \slv_reg31_reg_n_0_[8]\,
      I1 => \slv_reg30_reg_n_0_[8]\,
      I2 => axi_araddr(3),
      I3 => \slv_reg28_reg_n_0_[8]\,
      I4 => axi_araddr(2),
      O => \axi_rdata[8]_i_14_n_0\
    );
\axi_rdata[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg59_reg_n_0_[8]\,
      I1 => \slv_reg58_reg_n_0_[8]\,
      I2 => axi_araddr(3),
      I3 => \slv_reg57_reg_n_0_[8]\,
      I4 => axi_araddr(2),
      I5 => host_triggen_readouttrigger,
      O => \axi_rdata[8]_i_15_n_0\
    );
\axi_rdata[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg63_reg_n_0_[8]\,
      I1 => \slv_reg62_reg_n_0_[8]\,
      I2 => axi_araddr(3),
      I3 => \slv_reg61_reg_n_0_[8]\,
      I4 => axi_araddr(2),
      I5 => \slv_reg60_reg_n_0_[8]\,
      O => \axi_rdata[8]_i_16_n_0\
    );
\axi_rdata[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[8]_i_5_n_0\,
      I1 => \axi_rdata[8]_i_6_n_0\,
      I2 => axi_araddr(5),
      I3 => \axi_rdata[8]_i_7_n_0\,
      I4 => axi_araddr(4),
      O => \axi_rdata[8]_i_2_n_0\
    );
\axi_rdata[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888888888888888"
    )
        port map (
      I0 => \axi_rdata_reg[8]_i_10_n_0\,
      I1 => axi_araddr(5),
      I2 => axi_araddr(3),
      I3 => \slv_reg55_reg_n_0_[8]\,
      I4 => axi_araddr(2),
      I5 => axi_araddr(4),
      O => \axi_rdata[8]_i_4_n_0\
    );
\axi_rdata[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15_r1(8),
      I1 => slv_reg14_r1(8),
      I2 => axi_araddr(3),
      I3 => \slv_reg13_reg_n_0_[8]\,
      I4 => axi_araddr(2),
      I5 => \slv_reg12_reg_n_0_[8]\,
      O => \axi_rdata[8]_i_5_n_0\
    );
\axi_rdata[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg11_reg_n_0_[8]\,
      I1 => \slv_reg10_reg_n_0_[8]\,
      I2 => axi_araddr(3),
      I3 => \slv_reg9_reg_n_0_[8]\,
      I4 => axi_araddr(2),
      I5 => \slv_reg8_reg_n_0_[8]\,
      O => \axi_rdata[8]_i_6_n_0\
    );
\axi_rdata[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg7_reg_n_0_[8]\,
      I1 => \slv_reg6_reg_n_0_[8]\,
      I2 => axi_araddr(3),
      I3 => \slv_reg5_reg_n_0_[8]\,
      I4 => axi_araddr(2),
      I5 => host_iserdes_clk_ready,
      O => \axi_rdata[8]_i_7_n_0\
    );
\axi_rdata[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg11_reg_n_0_[9]\,
      I1 => \slv_reg10_reg_n_0_[9]\,
      I2 => axi_araddr(3),
      I3 => \slv_reg9_reg_n_0_[9]\,
      I4 => axi_araddr(2),
      I5 => \slv_reg8_reg_n_0_[9]\,
      O => \axi_rdata[9]_i_10_n_0\
    );
\axi_rdata[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15_r1(9),
      I1 => slv_reg14_r1(9),
      I2 => axi_araddr(3),
      I3 => \slv_reg13_reg_n_0_[9]\,
      I4 => axi_araddr(2),
      I5 => \slv_reg12_reg_n_0_[9]\,
      O => \axi_rdata[9]_i_11_n_0\
    );
\axi_rdata[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg19_r1(9),
      I1 => slv_reg18_r1(9),
      I2 => axi_araddr(3),
      I3 => slv_reg17_r1(9),
      I4 => axi_araddr(2),
      I5 => slv_reg16_r1(9),
      O => \axi_rdata[9]_i_12_n_0\
    );
\axi_rdata[9]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg23_reg_n_0_[9]\,
      I1 => slv_reg22_r1(9),
      I2 => axi_araddr(3),
      I3 => slv_reg21_r1(9),
      I4 => axi_araddr(2),
      I5 => slv_reg20_r1(9),
      O => \axi_rdata[9]_i_13_n_0\
    );
\axi_rdata[9]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg27_reg_n_0_[9]\,
      I1 => \slv_reg26_reg_n_0_[9]\,
      I2 => axi_araddr(3),
      I3 => \slv_reg25_reg_n_0_[9]\,
      I4 => axi_araddr(2),
      I5 => \slv_reg24_reg_n_0_[9]\,
      O => \axi_rdata[9]_i_14_n_0\
    );
\axi_rdata[9]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \slv_reg31_reg_n_0_[9]\,
      I1 => \slv_reg30_reg_n_0_[9]\,
      I2 => axi_araddr(3),
      I3 => \slv_reg28_reg_n_0_[9]\,
      I4 => axi_araddr(2),
      O => \axi_rdata[9]_i_15_n_0\
    );
\axi_rdata[9]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg59_reg_n_0_[9]\,
      I1 => \slv_reg58_reg_n_0_[9]\,
      I2 => axi_araddr(3),
      I3 => \slv_reg57_reg_n_0_[9]\,
      I4 => axi_araddr(2),
      I5 => \slv_reg56_reg_n_0_[9]\,
      O => \axi_rdata[9]_i_16_n_0\
    );
\axi_rdata[9]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg63_reg_n_0_[9]\,
      I1 => \slv_reg62_reg_n_0_[9]\,
      I2 => axi_araddr(3),
      I3 => \slv_reg61_reg_n_0_[9]\,
      I4 => axi_araddr(2),
      I5 => \slv_reg60_reg_n_0_[9]\,
      O => \axi_rdata[9]_i_17_n_0\
    );
\axi_rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \axi_rdata_reg[9]_i_5_n_0\,
      I1 => axi_araddr(5),
      I2 => \axi_rdata[9]_i_6_n_0\,
      I3 => axi_araddr(4),
      I4 => axi_araddr(2),
      I5 => axi_araddr(3),
      O => \axi_rdata[9]_i_2_n_0\
    );
\axi_rdata[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888888888888888"
    )
        port map (
      I0 => \axi_rdata_reg[9]_i_9_n_0\,
      I1 => axi_araddr(5),
      I2 => axi_araddr(3),
      I3 => \slv_reg55_reg_n_0_[9]\,
      I4 => axi_araddr(2),
      I5 => axi_araddr(4),
      O => \axi_rdata[9]_i_4_n_0\
    );
\axi_rdata[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg7_reg_n_0_[9]\,
      I1 => \slv_reg6_reg_n_0_[9]\,
      I2 => axi_araddr(3),
      I3 => \slv_reg5_reg_n_0_[9]\,
      I4 => axi_araddr(2),
      I5 => host_iserdes_align_busy,
      O => \axi_rdata[9]_i_6_n_0\
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => onsemi_vita_cam_core_inst_n_286,
      Q => s00_axi_rdata(0),
      R => s00_axi_aresetn_0
    );
\axi_rdata_reg[0]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[0]_i_14_n_0\,
      I1 => \axi_rdata[0]_i_15_n_0\,
      O => \axi_rdata_reg[0]_i_10_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[0]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[0]_i_16_n_0\,
      I1 => \axi_rdata[0]_i_17_n_0\,
      O => \axi_rdata_reg[0]_i_11_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[0]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[0]_i_9_n_0\,
      I1 => \axi_rdata_reg[0]_i_10_n_0\,
      O => \axi_rdata_reg[0]_i_3_n_0\,
      S => axi_araddr(5)
    );
\axi_rdata_reg[0]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[0]_i_12_n_0\,
      I1 => \axi_rdata[0]_i_13_n_0\,
      O => \axi_rdata_reg[0]_i_9_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[10]_i_1_n_0\,
      Q => s00_axi_rdata(10),
      R => s00_axi_aresetn_0
    );
\axi_rdata_reg[10]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[10]_i_9_n_0\,
      I1 => \axi_rdata[10]_i_10_n_0\,
      O => \axi_rdata_reg[10]_i_4_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[10]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[10]_i_11_n_0\,
      I1 => \axi_rdata[10]_i_12_n_0\,
      O => \axi_rdata_reg[10]_i_5_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[10]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[10]_i_13_n_0\,
      I1 => \axi_rdata[10]_i_14_n_0\,
      O => \axi_rdata_reg[10]_i_6_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[10]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[10]_i_15_n_0\,
      I1 => \axi_rdata[10]_i_16_n_0\,
      O => \axi_rdata_reg[10]_i_8_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[11]_i_1_n_0\,
      Q => s00_axi_rdata(11),
      R => s00_axi_aresetn_0
    );
\axi_rdata_reg[11]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[11]_i_9_n_0\,
      I1 => \axi_rdata[11]_i_10_n_0\,
      O => \axi_rdata_reg[11]_i_4_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[11]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[11]_i_11_n_0\,
      I1 => \axi_rdata[11]_i_12_n_0\,
      O => \axi_rdata_reg[11]_i_5_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[11]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[11]_i_13_n_0\,
      I1 => \axi_rdata[11]_i_14_n_0\,
      O => \axi_rdata_reg[11]_i_6_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[11]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[11]_i_15_n_0\,
      I1 => \axi_rdata[11]_i_16_n_0\,
      O => \axi_rdata_reg[11]_i_8_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[12]_i_1_n_0\,
      Q => s00_axi_rdata(12),
      R => s00_axi_aresetn_0
    );
\axi_rdata_reg[12]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[12]_i_9_n_0\,
      I1 => \axi_rdata[12]_i_10_n_0\,
      O => \axi_rdata_reg[12]_i_4_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[12]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[12]_i_11_n_0\,
      I1 => \axi_rdata[12]_i_12_n_0\,
      O => \axi_rdata_reg[12]_i_5_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[12]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[12]_i_13_n_0\,
      I1 => \axi_rdata[12]_i_14_n_0\,
      O => \axi_rdata_reg[12]_i_6_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[12]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[12]_i_15_n_0\,
      I1 => \axi_rdata[12]_i_16_n_0\,
      O => \axi_rdata_reg[12]_i_8_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[13]_i_1_n_0\,
      Q => s00_axi_rdata(13),
      R => s00_axi_aresetn_0
    );
\axi_rdata_reg[13]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[13]_i_9_n_0\,
      I1 => \axi_rdata[13]_i_10_n_0\,
      O => \axi_rdata_reg[13]_i_4_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[13]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[13]_i_11_n_0\,
      I1 => \axi_rdata[13]_i_12_n_0\,
      O => \axi_rdata_reg[13]_i_5_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[13]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[13]_i_13_n_0\,
      I1 => \axi_rdata[13]_i_14_n_0\,
      O => \axi_rdata_reg[13]_i_6_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[13]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[13]_i_15_n_0\,
      I1 => \axi_rdata[13]_i_16_n_0\,
      O => \axi_rdata_reg[13]_i_8_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[14]_i_1_n_0\,
      Q => s00_axi_rdata(14),
      R => s00_axi_aresetn_0
    );
\axi_rdata_reg[14]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[14]_i_9_n_0\,
      I1 => \axi_rdata[14]_i_10_n_0\,
      O => \axi_rdata_reg[14]_i_4_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[14]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[14]_i_11_n_0\,
      I1 => \axi_rdata[14]_i_12_n_0\,
      O => \axi_rdata_reg[14]_i_5_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[14]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[14]_i_13_n_0\,
      I1 => \axi_rdata[14]_i_14_n_0\,
      O => \axi_rdata_reg[14]_i_6_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[14]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[14]_i_15_n_0\,
      I1 => \axi_rdata[14]_i_16_n_0\,
      O => \axi_rdata_reg[14]_i_8_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[15]_i_1_n_0\,
      Q => s00_axi_rdata(15),
      R => s00_axi_aresetn_0
    );
\axi_rdata_reg[15]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[15]_i_9_n_0\,
      I1 => \axi_rdata[15]_i_10_n_0\,
      O => \axi_rdata_reg[15]_i_4_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[15]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[15]_i_11_n_0\,
      I1 => \axi_rdata[15]_i_12_n_0\,
      O => \axi_rdata_reg[15]_i_5_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[15]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[15]_i_13_n_0\,
      I1 => \axi_rdata[15]_i_14_n_0\,
      O => \axi_rdata_reg[15]_i_6_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[15]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[15]_i_15_n_0\,
      I1 => \axi_rdata[15]_i_16_n_0\,
      O => \axi_rdata_reg[15]_i_8_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => onsemi_vita_cam_core_inst_n_282,
      Q => s00_axi_rdata(16),
      R => s00_axi_aresetn_0
    );
\axi_rdata_reg[16]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[16]_i_7_n_0\,
      I1 => \axi_rdata_reg[16]_i_8_n_0\,
      O => \axi_rdata_reg[16]_i_3_n_0\,
      S => axi_araddr(5)
    );
\axi_rdata_reg[16]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[16]_i_10_n_0\,
      I1 => \axi_rdata[16]_i_11_n_0\,
      O => \axi_rdata_reg[16]_i_5_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[16]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[16]_i_12_n_0\,
      I1 => \axi_rdata[16]_i_13_n_0\,
      O => \axi_rdata_reg[16]_i_7_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[16]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[16]_i_14_n_0\,
      I1 => \axi_rdata[16]_i_15_n_0\,
      O => \axi_rdata_reg[16]_i_8_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[16]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[16]_i_16_n_0\,
      I1 => \axi_rdata[16]_i_17_n_0\,
      O => \axi_rdata_reg[16]_i_9_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[17]_i_1_n_0\,
      Q => s00_axi_rdata(17),
      R => s00_axi_aresetn_0
    );
\axi_rdata_reg[17]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[17]_i_9_n_0\,
      I1 => \axi_rdata[17]_i_10_n_0\,
      O => \axi_rdata_reg[17]_i_4_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[17]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[17]_i_11_n_0\,
      I1 => \axi_rdata[17]_i_12_n_0\,
      O => \axi_rdata_reg[17]_i_5_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[17]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[17]_i_13_n_0\,
      I1 => \axi_rdata[17]_i_14_n_0\,
      O => \axi_rdata_reg[17]_i_6_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[17]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[17]_i_15_n_0\,
      I1 => \axi_rdata[17]_i_16_n_0\,
      O => \axi_rdata_reg[17]_i_8_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[18]_i_1_n_0\,
      Q => s00_axi_rdata(18),
      R => s00_axi_aresetn_0
    );
\axi_rdata_reg[18]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[18]_i_9_n_0\,
      I1 => \axi_rdata[18]_i_10_n_0\,
      O => \axi_rdata_reg[18]_i_4_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[18]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[18]_i_11_n_0\,
      I1 => \axi_rdata[18]_i_12_n_0\,
      O => \axi_rdata_reg[18]_i_5_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[18]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[18]_i_13_n_0\,
      I1 => \axi_rdata[18]_i_14_n_0\,
      O => \axi_rdata_reg[18]_i_6_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[18]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[18]_i_15_n_0\,
      I1 => \axi_rdata[18]_i_16_n_0\,
      O => \axi_rdata_reg[18]_i_8_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[19]_i_1_n_0\,
      Q => s00_axi_rdata(19),
      R => s00_axi_aresetn_0
    );
\axi_rdata_reg[19]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[19]_i_9_n_0\,
      I1 => \axi_rdata[19]_i_10_n_0\,
      O => \axi_rdata_reg[19]_i_4_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[19]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[19]_i_11_n_0\,
      I1 => \axi_rdata[19]_i_12_n_0\,
      O => \axi_rdata_reg[19]_i_5_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[19]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[19]_i_13_n_0\,
      I1 => \axi_rdata[19]_i_14_n_0\,
      O => \axi_rdata_reg[19]_i_6_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[19]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[19]_i_15_n_0\,
      I1 => \axi_rdata[19]_i_16_n_0\,
      O => \axi_rdata_reg[19]_i_8_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => onsemi_vita_cam_core_inst_n_280,
      Q => s00_axi_rdata(1),
      R => s00_axi_aresetn_0
    );
\axi_rdata_reg[1]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[1]_i_7_n_0\,
      I1 => \axi_rdata_reg[1]_i_8_n_0\,
      O => \axi_rdata_reg[1]_i_3_n_0\,
      S => axi_araddr(5)
    );
\axi_rdata_reg[1]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[1]_i_10_n_0\,
      I1 => \axi_rdata[1]_i_11_n_0\,
      O => \axi_rdata_reg[1]_i_5_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[1]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[1]_i_12_n_0\,
      I1 => \axi_rdata[1]_i_13_n_0\,
      O => \axi_rdata_reg[1]_i_7_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[1]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[1]_i_14_n_0\,
      I1 => \axi_rdata[1]_i_15_n_0\,
      O => \axi_rdata_reg[1]_i_8_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[1]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[1]_i_16_n_0\,
      I1 => \axi_rdata[1]_i_17_n_0\,
      O => \axi_rdata_reg[1]_i_9_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[20]_i_1_n_0\,
      Q => s00_axi_rdata(20),
      R => s00_axi_aresetn_0
    );
\axi_rdata_reg[20]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[20]_i_9_n_0\,
      I1 => \axi_rdata[20]_i_10_n_0\,
      O => \axi_rdata_reg[20]_i_4_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[20]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[20]_i_11_n_0\,
      I1 => \axi_rdata[20]_i_12_n_0\,
      O => \axi_rdata_reg[20]_i_5_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[20]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[20]_i_13_n_0\,
      I1 => \axi_rdata[20]_i_14_n_0\,
      O => \axi_rdata_reg[20]_i_6_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[20]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[20]_i_15_n_0\,
      I1 => \axi_rdata[20]_i_16_n_0\,
      O => \axi_rdata_reg[20]_i_8_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[21]_i_1_n_0\,
      Q => s00_axi_rdata(21),
      R => s00_axi_aresetn_0
    );
\axi_rdata_reg[21]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[21]_i_9_n_0\,
      I1 => \axi_rdata[21]_i_10_n_0\,
      O => \axi_rdata_reg[21]_i_4_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[21]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[21]_i_11_n_0\,
      I1 => \axi_rdata[21]_i_12_n_0\,
      O => \axi_rdata_reg[21]_i_5_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[21]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[21]_i_13_n_0\,
      I1 => \axi_rdata[21]_i_14_n_0\,
      O => \axi_rdata_reg[21]_i_6_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[21]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[21]_i_15_n_0\,
      I1 => \axi_rdata[21]_i_16_n_0\,
      O => \axi_rdata_reg[21]_i_8_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[22]_i_1_n_0\,
      Q => s00_axi_rdata(22),
      R => s00_axi_aresetn_0
    );
\axi_rdata_reg[22]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[22]_i_9_n_0\,
      I1 => \axi_rdata[22]_i_10_n_0\,
      O => \axi_rdata_reg[22]_i_4_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[22]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[22]_i_11_n_0\,
      I1 => \axi_rdata[22]_i_12_n_0\,
      O => \axi_rdata_reg[22]_i_5_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[22]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[22]_i_13_n_0\,
      I1 => \axi_rdata[22]_i_14_n_0\,
      O => \axi_rdata_reg[22]_i_6_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[22]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[22]_i_15_n_0\,
      I1 => \axi_rdata[22]_i_16_n_0\,
      O => \axi_rdata_reg[22]_i_8_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[23]_i_1_n_0\,
      Q => s00_axi_rdata(23),
      R => s00_axi_aresetn_0
    );
\axi_rdata_reg[23]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[23]_i_9_n_0\,
      I1 => \axi_rdata[23]_i_10_n_0\,
      O => \axi_rdata_reg[23]_i_4_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[23]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[23]_i_11_n_0\,
      I1 => \axi_rdata[23]_i_12_n_0\,
      O => \axi_rdata_reg[23]_i_5_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[23]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[23]_i_13_n_0\,
      I1 => \axi_rdata[23]_i_14_n_0\,
      O => \axi_rdata_reg[23]_i_6_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[23]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[23]_i_15_n_0\,
      I1 => \axi_rdata[23]_i_16_n_0\,
      O => \axi_rdata_reg[23]_i_8_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => onsemi_vita_cam_core_inst_n_281,
      Q => s00_axi_rdata(24),
      R => s00_axi_aresetn_0
    );
\axi_rdata_reg[24]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[24]_i_15_n_0\,
      I1 => \axi_rdata[24]_i_16_n_0\,
      O => \axi_rdata_reg[24]_i_10_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[24]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[24]_i_8_n_0\,
      I1 => \axi_rdata_reg[24]_i_9_n_0\,
      O => \axi_rdata_reg[24]_i_3_n_0\,
      S => axi_araddr(5)
    );
\axi_rdata_reg[24]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[24]_i_11_n_0\,
      I1 => \axi_rdata[24]_i_12_n_0\,
      O => \axi_rdata_reg[24]_i_8_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[24]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[24]_i_13_n_0\,
      I1 => \axi_rdata[24]_i_14_n_0\,
      O => \axi_rdata_reg[24]_i_9_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[25]_i_1_n_0\,
      Q => s00_axi_rdata(25),
      R => s00_axi_aresetn_0
    );
\axi_rdata_reg[25]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[25]_i_9_n_0\,
      I1 => \axi_rdata[25]_i_10_n_0\,
      O => \axi_rdata_reg[25]_i_4_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[25]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[25]_i_11_n_0\,
      I1 => \axi_rdata[25]_i_12_n_0\,
      O => \axi_rdata_reg[25]_i_5_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[25]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[25]_i_13_n_0\,
      I1 => \axi_rdata[25]_i_14_n_0\,
      O => \axi_rdata_reg[25]_i_6_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[25]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[25]_i_15_n_0\,
      I1 => \axi_rdata[25]_i_16_n_0\,
      O => \axi_rdata_reg[25]_i_8_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[26]_i_1_n_0\,
      Q => s00_axi_rdata(26),
      R => s00_axi_aresetn_0
    );
\axi_rdata_reg[26]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[26]_i_9_n_0\,
      I1 => \axi_rdata[26]_i_10_n_0\,
      O => \axi_rdata_reg[26]_i_4_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[26]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[26]_i_11_n_0\,
      I1 => \axi_rdata[26]_i_12_n_0\,
      O => \axi_rdata_reg[26]_i_5_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[26]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[26]_i_13_n_0\,
      I1 => \axi_rdata[26]_i_14_n_0\,
      O => \axi_rdata_reg[26]_i_6_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[26]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[26]_i_15_n_0\,
      I1 => \axi_rdata[26]_i_16_n_0\,
      O => \axi_rdata_reg[26]_i_8_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[27]_i_1_n_0\,
      Q => s00_axi_rdata(27),
      R => s00_axi_aresetn_0
    );
\axi_rdata_reg[27]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[27]_i_9_n_0\,
      I1 => \axi_rdata[27]_i_10_n_0\,
      O => \axi_rdata_reg[27]_i_4_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[27]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[27]_i_11_n_0\,
      I1 => \axi_rdata[27]_i_12_n_0\,
      O => \axi_rdata_reg[27]_i_5_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[27]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[27]_i_13_n_0\,
      I1 => \axi_rdata[27]_i_14_n_0\,
      O => \axi_rdata_reg[27]_i_6_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[27]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[27]_i_15_n_0\,
      I1 => \axi_rdata[27]_i_16_n_0\,
      O => \axi_rdata_reg[27]_i_8_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[28]_i_1_n_0\,
      Q => s00_axi_rdata(28),
      R => s00_axi_aresetn_0
    );
\axi_rdata_reg[28]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[28]_i_9_n_0\,
      I1 => \axi_rdata[28]_i_10_n_0\,
      O => \axi_rdata_reg[28]_i_4_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[28]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[28]_i_11_n_0\,
      I1 => \axi_rdata[28]_i_12_n_0\,
      O => \axi_rdata_reg[28]_i_5_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[28]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[28]_i_13_n_0\,
      I1 => \axi_rdata[28]_i_14_n_0\,
      O => \axi_rdata_reg[28]_i_6_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[28]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[28]_i_15_n_0\,
      I1 => \axi_rdata[28]_i_16_n_0\,
      O => \axi_rdata_reg[28]_i_8_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[29]_i_1_n_0\,
      Q => s00_axi_rdata(29),
      R => s00_axi_aresetn_0
    );
\axi_rdata_reg[29]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[29]_i_9_n_0\,
      I1 => \axi_rdata[29]_i_10_n_0\,
      O => \axi_rdata_reg[29]_i_4_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[29]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[29]_i_11_n_0\,
      I1 => \axi_rdata[29]_i_12_n_0\,
      O => \axi_rdata_reg[29]_i_5_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[29]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[29]_i_13_n_0\,
      I1 => \axi_rdata[29]_i_14_n_0\,
      O => \axi_rdata_reg[29]_i_6_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[29]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[29]_i_15_n_0\,
      I1 => \axi_rdata[29]_i_16_n_0\,
      O => \axi_rdata_reg[29]_i_8_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => onsemi_vita_cam_core_inst_n_285,
      Q => s00_axi_rdata(2),
      R => s00_axi_aresetn_0
    );
\axi_rdata_reg[2]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[2]_i_15_n_0\,
      I1 => \axi_rdata[2]_i_16_n_0\,
      O => \axi_rdata_reg[2]_i_10_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[2]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[2]_i_8_n_0\,
      I1 => \axi_rdata_reg[2]_i_9_n_0\,
      O => \axi_rdata_reg[2]_i_3_n_0\,
      S => axi_araddr(5)
    );
\axi_rdata_reg[2]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[2]_i_11_n_0\,
      I1 => \axi_rdata[2]_i_12_n_0\,
      O => \axi_rdata_reg[2]_i_8_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[2]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[2]_i_13_n_0\,
      I1 => \axi_rdata[2]_i_14_n_0\,
      O => \axi_rdata_reg[2]_i_9_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[30]_i_1_n_0\,
      Q => s00_axi_rdata(30),
      R => s00_axi_aresetn_0
    );
\axi_rdata_reg[30]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[30]_i_9_n_0\,
      I1 => \axi_rdata[30]_i_10_n_0\,
      O => \axi_rdata_reg[30]_i_4_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[30]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[30]_i_11_n_0\,
      I1 => \axi_rdata[30]_i_12_n_0\,
      O => \axi_rdata_reg[30]_i_5_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[30]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[30]_i_13_n_0\,
      I1 => \axi_rdata[30]_i_14_n_0\,
      O => \axi_rdata_reg[30]_i_6_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[30]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[30]_i_15_n_0\,
      I1 => \axi_rdata[30]_i_16_n_0\,
      O => \axi_rdata_reg[30]_i_8_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[31]_i_2_n_0\,
      Q => s00_axi_rdata(31),
      R => s00_axi_aresetn_0
    );
\axi_rdata_reg[31]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[31]_i_17_n_0\,
      I1 => \axi_rdata[31]_i_18_n_0\,
      O => \axi_rdata_reg[31]_i_10_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[31]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[31]_i_11_n_0\,
      I1 => \axi_rdata[31]_i_12_n_0\,
      O => \axi_rdata_reg[31]_i_6_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[31]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[31]_i_13_n_0\,
      I1 => \axi_rdata[31]_i_14_n_0\,
      O => \axi_rdata_reg[31]_i_7_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[31]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[31]_i_15_n_0\,
      I1 => \axi_rdata[31]_i_16_n_0\,
      O => \axi_rdata_reg[31]_i_8_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => onsemi_vita_cam_core_inst_n_284,
      Q => s00_axi_rdata(3),
      R => s00_axi_aresetn_0
    );
\axi_rdata_reg[3]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[3]_i_15_n_0\,
      I1 => \axi_rdata[3]_i_16_n_0\,
      O => \axi_rdata_reg[3]_i_10_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[3]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[3]_i_8_n_0\,
      I1 => \axi_rdata_reg[3]_i_9_n_0\,
      O => \axi_rdata_reg[3]_i_3_n_0\,
      S => axi_araddr(5)
    );
\axi_rdata_reg[3]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[3]_i_11_n_0\,
      I1 => \axi_rdata[3]_i_12_n_0\,
      O => \axi_rdata_reg[3]_i_8_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[3]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[3]_i_13_n_0\,
      I1 => \axi_rdata[3]_i_14_n_0\,
      O => \axi_rdata_reg[3]_i_9_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[4]_i_1_n_0\,
      Q => s00_axi_rdata(4),
      R => s00_axi_aresetn_0
    );
\axi_rdata_reg[4]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[4]_i_9_n_0\,
      I1 => \axi_rdata[4]_i_10_n_0\,
      O => \axi_rdata_reg[4]_i_4_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[4]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[4]_i_11_n_0\,
      I1 => \axi_rdata[4]_i_12_n_0\,
      O => \axi_rdata_reg[4]_i_5_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[4]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[4]_i_13_n_0\,
      I1 => \axi_rdata[4]_i_14_n_0\,
      O => \axi_rdata_reg[4]_i_6_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[4]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[4]_i_15_n_0\,
      I1 => \axi_rdata[4]_i_16_n_0\,
      O => \axi_rdata_reg[4]_i_8_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[5]_i_1_n_0\,
      Q => s00_axi_rdata(5),
      R => s00_axi_aresetn_0
    );
\axi_rdata_reg[5]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[5]_i_9_n_0\,
      I1 => \axi_rdata[5]_i_10_n_0\,
      O => \axi_rdata_reg[5]_i_4_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[5]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[5]_i_11_n_0\,
      I1 => \axi_rdata[5]_i_12_n_0\,
      O => \axi_rdata_reg[5]_i_5_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[5]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[5]_i_13_n_0\,
      I1 => \axi_rdata[5]_i_14_n_0\,
      O => \axi_rdata_reg[5]_i_6_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[5]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[5]_i_15_n_0\,
      I1 => \axi_rdata[5]_i_16_n_0\,
      O => \axi_rdata_reg[5]_i_8_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[6]_i_1_n_0\,
      Q => s00_axi_rdata(6),
      R => s00_axi_aresetn_0
    );
\axi_rdata_reg[6]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[6]_i_9_n_0\,
      I1 => \axi_rdata[6]_i_10_n_0\,
      O => \axi_rdata_reg[6]_i_4_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[6]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[6]_i_11_n_0\,
      I1 => \axi_rdata[6]_i_12_n_0\,
      O => \axi_rdata_reg[6]_i_5_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[6]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[6]_i_13_n_0\,
      I1 => \axi_rdata[6]_i_14_n_0\,
      O => \axi_rdata_reg[6]_i_6_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[6]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[6]_i_15_n_0\,
      I1 => \axi_rdata[6]_i_16_n_0\,
      O => \axi_rdata_reg[6]_i_8_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[7]_i_1_n_0\,
      Q => s00_axi_rdata(7),
      R => s00_axi_aresetn_0
    );
\axi_rdata_reg[7]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[7]_i_9_n_0\,
      I1 => \axi_rdata[7]_i_10_n_0\,
      O => \axi_rdata_reg[7]_i_4_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[7]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[7]_i_11_n_0\,
      I1 => \axi_rdata[7]_i_12_n_0\,
      O => \axi_rdata_reg[7]_i_5_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[7]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[7]_i_13_n_0\,
      I1 => \axi_rdata[7]_i_14_n_0\,
      O => \axi_rdata_reg[7]_i_6_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[7]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[7]_i_15_n_0\,
      I1 => \axi_rdata[7]_i_16_n_0\,
      O => \axi_rdata_reg[7]_i_8_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => onsemi_vita_cam_core_inst_n_283,
      Q => s00_axi_rdata(8),
      R => s00_axi_aresetn_0
    );
\axi_rdata_reg[8]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[8]_i_15_n_0\,
      I1 => \axi_rdata[8]_i_16_n_0\,
      O => \axi_rdata_reg[8]_i_10_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[8]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[8]_i_8_n_0\,
      I1 => \axi_rdata_reg[8]_i_9_n_0\,
      O => \axi_rdata_reg[8]_i_3_n_0\,
      S => axi_araddr(5)
    );
\axi_rdata_reg[8]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[8]_i_11_n_0\,
      I1 => \axi_rdata[8]_i_12_n_0\,
      O => \axi_rdata_reg[8]_i_8_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[8]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[8]_i_13_n_0\,
      I1 => \axi_rdata[8]_i_14_n_0\,
      O => \axi_rdata_reg[8]_i_9_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => onsemi_vita_cam_core_inst_n_279,
      Q => s00_axi_rdata(9),
      R => s00_axi_aresetn_0
    );
\axi_rdata_reg[9]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[9]_i_7_n_0\,
      I1 => \axi_rdata_reg[9]_i_8_n_0\,
      O => \axi_rdata_reg[9]_i_3_n_0\,
      S => axi_araddr(5)
    );
\axi_rdata_reg[9]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[9]_i_10_n_0\,
      I1 => \axi_rdata[9]_i_11_n_0\,
      O => \axi_rdata_reg[9]_i_5_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[9]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[9]_i_12_n_0\,
      I1 => \axi_rdata[9]_i_13_n_0\,
      O => \axi_rdata_reg[9]_i_7_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[9]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[9]_i_14_n_0\,
      I1 => \axi_rdata[9]_i_15_n_0\,
      O => \axi_rdata_reg[9]_i_8_n_0\,
      S => axi_araddr(4)
    );
\axi_rdata_reg[9]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[9]_i_16_n_0\,
      I1 => \axi_rdata[9]_i_17_n_0\,
      O => \axi_rdata_reg[9]_i_9_n_0\,
      S => axi_araddr(4)
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_arready_reg_0,
      Q => \^s00_axi_rvalid\,
      R => s00_axi_aresetn_0
    );
axi_wready_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s00_axi_wvalid,
      I1 => s00_axi_awvalid,
      I2 => \^s00_axi_wready\,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_wready0,
      Q => \^s00_axi_wready\,
      R => s00_axi_aresetn_0
    );
framestart2_i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg23_reg_n_0_[15]\,
      O => framestart2_i_14_n_0
    );
framestart2_i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg23_reg_n_0_[14]\,
      O => framestart2_i_15_n_0
    );
framestart2_i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg23_reg_n_0_[13]\,
      O => framestart2_i_16_n_0
    );
framestart2_i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg23_reg_n_0_[12]\,
      O => framestart2_i_17_n_0
    );
framestart2_i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg23_reg_n_0_[11]\,
      O => framestart2_i_18_n_0
    );
framestart2_i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg23_reg_n_0_[10]\,
      O => framestart2_i_19_n_0
    );
framestart2_i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg23_reg_n_0_[9]\,
      O => framestart2_i_20_n_0
    );
framestart2_i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg23_reg_n_0_[8]\,
      O => framestart2_i_21_n_0
    );
framestart2_i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg23_reg_n_0_[7]\,
      O => framestart2_i_22_n_0
    );
framestart2_i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg23_reg_n_0_[6]\,
      O => framestart2_i_23_n_0
    );
framestart2_i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg23_reg_n_0_[5]\,
      O => framestart2_i_24_n_0
    );
framestart2_i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg23_reg_n_0_[4]\,
      O => framestart2_i_25_n_0
    );
framestart2_i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg23_reg_n_0_[3]\,
      O => framestart2_i_26_n_0
    );
framestart2_i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg23_reg_n_0_[2]\,
      O => framestart2_i_27_n_0
    );
framestart2_i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg23_reg_n_0_[1]\,
      O => framestart2_i_28_n_0
    );
framestart2_reg_i_10: unisim.vcomponents.CARRY4
     port map (
      CI => framestart2_reg_i_11_n_0,
      CO(3 downto 2) => NLW_framestart2_reg_i_10_CO_UNCONNECTED(3 downto 2),
      CO(1) => framestart2_reg_i_10_n_2,
      CO(0) => framestart2_reg_i_10_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \slv_reg23_reg_n_0_[14]\,
      DI(0) => \slv_reg23_reg_n_0_[13]\,
      O(3) => NLW_framestart2_reg_i_10_O_UNCONNECTED(3),
      O(2 downto 0) => R(15 downto 13),
      S(3) => '0',
      S(2) => framestart2_i_14_n_0,
      S(1) => framestart2_i_15_n_0,
      S(0) => framestart2_i_16_n_0
    );
framestart2_reg_i_11: unisim.vcomponents.CARRY4
     port map (
      CI => framestart2_reg_i_12_n_0,
      CO(3) => framestart2_reg_i_11_n_0,
      CO(2) => framestart2_reg_i_11_n_1,
      CO(1) => framestart2_reg_i_11_n_2,
      CO(0) => framestart2_reg_i_11_n_3,
      CYINIT => '0',
      DI(3) => \slv_reg23_reg_n_0_[12]\,
      DI(2) => \slv_reg23_reg_n_0_[11]\,
      DI(1) => \slv_reg23_reg_n_0_[10]\,
      DI(0) => \slv_reg23_reg_n_0_[9]\,
      O(3 downto 0) => R(12 downto 9),
      S(3) => framestart2_i_17_n_0,
      S(2) => framestart2_i_18_n_0,
      S(1) => framestart2_i_19_n_0,
      S(0) => framestart2_i_20_n_0
    );
framestart2_reg_i_12: unisim.vcomponents.CARRY4
     port map (
      CI => framestart2_reg_i_13_n_0,
      CO(3) => framestart2_reg_i_12_n_0,
      CO(2) => framestart2_reg_i_12_n_1,
      CO(1) => framestart2_reg_i_12_n_2,
      CO(0) => framestart2_reg_i_12_n_3,
      CYINIT => '0',
      DI(3) => \slv_reg23_reg_n_0_[8]\,
      DI(2) => \slv_reg23_reg_n_0_[7]\,
      DI(1) => \slv_reg23_reg_n_0_[6]\,
      DI(0) => \slv_reg23_reg_n_0_[5]\,
      O(3 downto 0) => R(8 downto 5),
      S(3) => framestart2_i_21_n_0,
      S(2) => framestart2_i_22_n_0,
      S(1) => framestart2_i_23_n_0,
      S(0) => framestart2_i_24_n_0
    );
framestart2_reg_i_13: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => framestart2_reg_i_13_n_0,
      CO(2) => framestart2_reg_i_13_n_1,
      CO(1) => framestart2_reg_i_13_n_2,
      CO(0) => framestart2_reg_i_13_n_3,
      CYINIT => \slv_reg23_reg_n_0_[0]\,
      DI(3) => \slv_reg23_reg_n_0_[4]\,
      DI(2) => \slv_reg23_reg_n_0_[3]\,
      DI(1) => \slv_reg23_reg_n_0_[2]\,
      DI(0) => \slv_reg23_reg_n_0_[1]\,
      O(3 downto 0) => R(4 downto 1),
      S(3) => framestart2_i_25_n_0,
      S(2) => framestart2_i_26_n_0,
      S(1) => framestart2_i_27_n_0,
      S(0) => framestart2_i_28_n_0
    );
\host_triggen_cnt_trigger0high_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg58_reg_n_0_[0]\,
      Q => host_triggen_cnt_trigger0high(0),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger0high_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg58_reg_n_0_[10]\,
      Q => host_triggen_cnt_trigger0high(10),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger0high_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg58_reg_n_0_[11]\,
      Q => host_triggen_cnt_trigger0high(11),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger0high_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg58_reg_n_0_[12]\,
      Q => host_triggen_cnt_trigger0high(12),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger0high_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg58_reg_n_0_[13]\,
      Q => host_triggen_cnt_trigger0high(13),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger0high_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg58_reg_n_0_[14]\,
      Q => host_triggen_cnt_trigger0high(14),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger0high_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg58_reg_n_0_[15]\,
      Q => host_triggen_cnt_trigger0high(15),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger0high_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg58_reg_n_0_[16]\,
      Q => host_triggen_cnt_trigger0high(16),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger0high_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg58_reg_n_0_[17]\,
      Q => host_triggen_cnt_trigger0high(17),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger0high_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg58_reg_n_0_[18]\,
      Q => host_triggen_cnt_trigger0high(18),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger0high_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg58_reg_n_0_[19]\,
      Q => host_triggen_cnt_trigger0high(19),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger0high_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg58_reg_n_0_[1]\,
      Q => host_triggen_cnt_trigger0high(1),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger0high_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg58_reg_n_0_[20]\,
      Q => host_triggen_cnt_trigger0high(20),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger0high_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg58_reg_n_0_[21]\,
      Q => host_triggen_cnt_trigger0high(21),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger0high_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg58_reg_n_0_[22]\,
      Q => host_triggen_cnt_trigger0high(22),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger0high_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg58_reg_n_0_[23]\,
      Q => host_triggen_cnt_trigger0high(23),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger0high_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg58_reg_n_0_[24]\,
      Q => host_triggen_cnt_trigger0high(24),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger0high_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg58_reg_n_0_[25]\,
      Q => host_triggen_cnt_trigger0high(25),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger0high_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg58_reg_n_0_[26]\,
      Q => host_triggen_cnt_trigger0high(26),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger0high_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg58_reg_n_0_[27]\,
      Q => host_triggen_cnt_trigger0high(27),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger0high_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg58_reg_n_0_[28]\,
      Q => host_triggen_cnt_trigger0high(28),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger0high_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg58_reg_n_0_[29]\,
      Q => host_triggen_cnt_trigger0high(29),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger0high_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg58_reg_n_0_[2]\,
      Q => host_triggen_cnt_trigger0high(2),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger0high_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg58_reg_n_0_[30]\,
      Q => host_triggen_cnt_trigger0high(30),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger0high_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg58_reg_n_0_[31]\,
      Q => host_triggen_cnt_trigger0high(31),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger0high_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg58_reg_n_0_[3]\,
      Q => host_triggen_cnt_trigger0high(3),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger0high_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg58_reg_n_0_[4]\,
      Q => host_triggen_cnt_trigger0high(4),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger0high_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg58_reg_n_0_[5]\,
      Q => host_triggen_cnt_trigger0high(5),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger0high_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg58_reg_n_0_[6]\,
      Q => host_triggen_cnt_trigger0high(6),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger0high_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg58_reg_n_0_[7]\,
      Q => host_triggen_cnt_trigger0high(7),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger0high_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg58_reg_n_0_[8]\,
      Q => host_triggen_cnt_trigger0high(8),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger0high_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg58_reg_n_0_[9]\,
      Q => host_triggen_cnt_trigger0high(9),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger0low_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg59_reg_n_0_[0]\,
      Q => host_triggen_cnt_trigger0low(0),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger0low_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg59_reg_n_0_[10]\,
      Q => host_triggen_cnt_trigger0low(10),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger0low_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg59_reg_n_0_[11]\,
      Q => host_triggen_cnt_trigger0low(11),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger0low_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg59_reg_n_0_[12]\,
      Q => host_triggen_cnt_trigger0low(12),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger0low_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg59_reg_n_0_[13]\,
      Q => host_triggen_cnt_trigger0low(13),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger0low_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg59_reg_n_0_[14]\,
      Q => host_triggen_cnt_trigger0low(14),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger0low_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg59_reg_n_0_[15]\,
      Q => host_triggen_cnt_trigger0low(15),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger0low_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg59_reg_n_0_[16]\,
      Q => host_triggen_cnt_trigger0low(16),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger0low_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg59_reg_n_0_[17]\,
      Q => host_triggen_cnt_trigger0low(17),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger0low_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg59_reg_n_0_[18]\,
      Q => host_triggen_cnt_trigger0low(18),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger0low_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg59_reg_n_0_[19]\,
      Q => host_triggen_cnt_trigger0low(19),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger0low_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg59_reg_n_0_[1]\,
      Q => host_triggen_cnt_trigger0low(1),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger0low_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg59_reg_n_0_[20]\,
      Q => host_triggen_cnt_trigger0low(20),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger0low_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg59_reg_n_0_[21]\,
      Q => host_triggen_cnt_trigger0low(21),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger0low_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg59_reg_n_0_[22]\,
      Q => host_triggen_cnt_trigger0low(22),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger0low_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg59_reg_n_0_[23]\,
      Q => host_triggen_cnt_trigger0low(23),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger0low_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg59_reg_n_0_[24]\,
      Q => host_triggen_cnt_trigger0low(24),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger0low_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg59_reg_n_0_[25]\,
      Q => host_triggen_cnt_trigger0low(25),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger0low_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg59_reg_n_0_[26]\,
      Q => host_triggen_cnt_trigger0low(26),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger0low_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg59_reg_n_0_[27]\,
      Q => host_triggen_cnt_trigger0low(27),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger0low_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg59_reg_n_0_[28]\,
      Q => host_triggen_cnt_trigger0low(28),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger0low_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg59_reg_n_0_[29]\,
      Q => host_triggen_cnt_trigger0low(29),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger0low_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg59_reg_n_0_[2]\,
      Q => host_triggen_cnt_trigger0low(2),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger0low_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg59_reg_n_0_[30]\,
      Q => host_triggen_cnt_trigger0low(30),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger0low_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg59_reg_n_0_[31]\,
      Q => host_triggen_cnt_trigger0low(31),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger0low_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg59_reg_n_0_[3]\,
      Q => host_triggen_cnt_trigger0low(3),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger0low_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg59_reg_n_0_[4]\,
      Q => host_triggen_cnt_trigger0low(4),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger0low_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg59_reg_n_0_[5]\,
      Q => host_triggen_cnt_trigger0low(5),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger0low_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg59_reg_n_0_[6]\,
      Q => host_triggen_cnt_trigger0low(6),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger0low_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg59_reg_n_0_[7]\,
      Q => host_triggen_cnt_trigger0low(7),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger0low_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg59_reg_n_0_[8]\,
      Q => host_triggen_cnt_trigger0low(8),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger0low_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg59_reg_n_0_[9]\,
      Q => host_triggen_cnt_trigger0low(9),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger1high_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg60_reg_n_0_[0]\,
      Q => host_triggen_cnt_trigger1high(0),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger1high_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg60_reg_n_0_[10]\,
      Q => host_triggen_cnt_trigger1high(10),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger1high_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg60_reg_n_0_[11]\,
      Q => host_triggen_cnt_trigger1high(11),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger1high_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg60_reg_n_0_[12]\,
      Q => host_triggen_cnt_trigger1high(12),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger1high_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg60_reg_n_0_[13]\,
      Q => host_triggen_cnt_trigger1high(13),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger1high_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg60_reg_n_0_[14]\,
      Q => host_triggen_cnt_trigger1high(14),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger1high_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg60_reg_n_0_[15]\,
      Q => host_triggen_cnt_trigger1high(15),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger1high_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg60_reg_n_0_[16]\,
      Q => host_triggen_cnt_trigger1high(16),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger1high_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg60_reg_n_0_[17]\,
      Q => host_triggen_cnt_trigger1high(17),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger1high_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg60_reg_n_0_[18]\,
      Q => host_triggen_cnt_trigger1high(18),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger1high_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg60_reg_n_0_[19]\,
      Q => host_triggen_cnt_trigger1high(19),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger1high_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg60_reg_n_0_[1]\,
      Q => host_triggen_cnt_trigger1high(1),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger1high_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg60_reg_n_0_[20]\,
      Q => host_triggen_cnt_trigger1high(20),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger1high_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg60_reg_n_0_[21]\,
      Q => host_triggen_cnt_trigger1high(21),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger1high_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg60_reg_n_0_[22]\,
      Q => host_triggen_cnt_trigger1high(22),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger1high_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg60_reg_n_0_[23]\,
      Q => host_triggen_cnt_trigger1high(23),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger1high_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg60_reg_n_0_[24]\,
      Q => host_triggen_cnt_trigger1high(24),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger1high_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg60_reg_n_0_[25]\,
      Q => host_triggen_cnt_trigger1high(25),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger1high_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg60_reg_n_0_[26]\,
      Q => host_triggen_cnt_trigger1high(26),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger1high_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg60_reg_n_0_[27]\,
      Q => host_triggen_cnt_trigger1high(27),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger1high_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg60_reg_n_0_[28]\,
      Q => host_triggen_cnt_trigger1high(28),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger1high_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg60_reg_n_0_[29]\,
      Q => host_triggen_cnt_trigger1high(29),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger1high_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg60_reg_n_0_[2]\,
      Q => host_triggen_cnt_trigger1high(2),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger1high_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg60_reg_n_0_[30]\,
      Q => host_triggen_cnt_trigger1high(30),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger1high_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg60_reg_n_0_[31]\,
      Q => host_triggen_cnt_trigger1high(31),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger1high_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg60_reg_n_0_[3]\,
      Q => host_triggen_cnt_trigger1high(3),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger1high_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg60_reg_n_0_[4]\,
      Q => host_triggen_cnt_trigger1high(4),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger1high_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg60_reg_n_0_[5]\,
      Q => host_triggen_cnt_trigger1high(5),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger1high_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg60_reg_n_0_[6]\,
      Q => host_triggen_cnt_trigger1high(6),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger1high_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg60_reg_n_0_[7]\,
      Q => host_triggen_cnt_trigger1high(7),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger1high_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg60_reg_n_0_[8]\,
      Q => host_triggen_cnt_trigger1high(8),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger1high_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg60_reg_n_0_[9]\,
      Q => host_triggen_cnt_trigger1high(9),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger1low_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg61_reg_n_0_[0]\,
      Q => host_triggen_cnt_trigger1low(0),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger1low_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg61_reg_n_0_[10]\,
      Q => host_triggen_cnt_trigger1low(10),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger1low_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg61_reg_n_0_[11]\,
      Q => host_triggen_cnt_trigger1low(11),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger1low_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg61_reg_n_0_[12]\,
      Q => host_triggen_cnt_trigger1low(12),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger1low_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg61_reg_n_0_[13]\,
      Q => host_triggen_cnt_trigger1low(13),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger1low_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg61_reg_n_0_[14]\,
      Q => host_triggen_cnt_trigger1low(14),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger1low_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg61_reg_n_0_[15]\,
      Q => host_triggen_cnt_trigger1low(15),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger1low_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg61_reg_n_0_[16]\,
      Q => host_triggen_cnt_trigger1low(16),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger1low_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg61_reg_n_0_[17]\,
      Q => host_triggen_cnt_trigger1low(17),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger1low_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg61_reg_n_0_[18]\,
      Q => host_triggen_cnt_trigger1low(18),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger1low_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg61_reg_n_0_[19]\,
      Q => host_triggen_cnt_trigger1low(19),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger1low_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg61_reg_n_0_[1]\,
      Q => host_triggen_cnt_trigger1low(1),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger1low_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg61_reg_n_0_[20]\,
      Q => host_triggen_cnt_trigger1low(20),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger1low_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg61_reg_n_0_[21]\,
      Q => host_triggen_cnt_trigger1low(21),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger1low_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg61_reg_n_0_[22]\,
      Q => host_triggen_cnt_trigger1low(22),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger1low_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg61_reg_n_0_[23]\,
      Q => host_triggen_cnt_trigger1low(23),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger1low_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg61_reg_n_0_[24]\,
      Q => host_triggen_cnt_trigger1low(24),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger1low_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg61_reg_n_0_[25]\,
      Q => host_triggen_cnt_trigger1low(25),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger1low_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg61_reg_n_0_[26]\,
      Q => host_triggen_cnt_trigger1low(26),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger1low_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg61_reg_n_0_[27]\,
      Q => host_triggen_cnt_trigger1low(27),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger1low_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg61_reg_n_0_[28]\,
      Q => host_triggen_cnt_trigger1low(28),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger1low_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg61_reg_n_0_[29]\,
      Q => host_triggen_cnt_trigger1low(29),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger1low_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg61_reg_n_0_[2]\,
      Q => host_triggen_cnt_trigger1low(2),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger1low_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg61_reg_n_0_[30]\,
      Q => host_triggen_cnt_trigger1low(30),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger1low_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg61_reg_n_0_[31]\,
      Q => host_triggen_cnt_trigger1low(31),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger1low_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg61_reg_n_0_[3]\,
      Q => host_triggen_cnt_trigger1low(3),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger1low_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg61_reg_n_0_[4]\,
      Q => host_triggen_cnt_trigger1low(4),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger1low_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg61_reg_n_0_[5]\,
      Q => host_triggen_cnt_trigger1low(5),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger1low_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg61_reg_n_0_[6]\,
      Q => host_triggen_cnt_trigger1low(6),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger1low_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg61_reg_n_0_[7]\,
      Q => host_triggen_cnt_trigger1low(7),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger1low_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg61_reg_n_0_[8]\,
      Q => host_triggen_cnt_trigger1low(8),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger1low_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg61_reg_n_0_[9]\,
      Q => host_triggen_cnt_trigger1low(9),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger2high_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg62_reg_n_0_[0]\,
      Q => host_triggen_cnt_trigger2high(0),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger2high_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg62_reg_n_0_[10]\,
      Q => host_triggen_cnt_trigger2high(10),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger2high_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg62_reg_n_0_[11]\,
      Q => host_triggen_cnt_trigger2high(11),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger2high_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg62_reg_n_0_[12]\,
      Q => host_triggen_cnt_trigger2high(12),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger2high_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg62_reg_n_0_[13]\,
      Q => host_triggen_cnt_trigger2high(13),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger2high_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg62_reg_n_0_[14]\,
      Q => host_triggen_cnt_trigger2high(14),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger2high_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg62_reg_n_0_[15]\,
      Q => host_triggen_cnt_trigger2high(15),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger2high_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg62_reg_n_0_[16]\,
      Q => host_triggen_cnt_trigger2high(16),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger2high_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg62_reg_n_0_[17]\,
      Q => host_triggen_cnt_trigger2high(17),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger2high_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg62_reg_n_0_[18]\,
      Q => host_triggen_cnt_trigger2high(18),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger2high_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg62_reg_n_0_[19]\,
      Q => host_triggen_cnt_trigger2high(19),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger2high_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg62_reg_n_0_[1]\,
      Q => host_triggen_cnt_trigger2high(1),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger2high_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg62_reg_n_0_[20]\,
      Q => host_triggen_cnt_trigger2high(20),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger2high_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg62_reg_n_0_[21]\,
      Q => host_triggen_cnt_trigger2high(21),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger2high_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg62_reg_n_0_[22]\,
      Q => host_triggen_cnt_trigger2high(22),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger2high_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg62_reg_n_0_[23]\,
      Q => host_triggen_cnt_trigger2high(23),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger2high_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg62_reg_n_0_[24]\,
      Q => host_triggen_cnt_trigger2high(24),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger2high_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg62_reg_n_0_[25]\,
      Q => host_triggen_cnt_trigger2high(25),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger2high_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg62_reg_n_0_[26]\,
      Q => host_triggen_cnt_trigger2high(26),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger2high_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg62_reg_n_0_[27]\,
      Q => host_triggen_cnt_trigger2high(27),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger2high_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg62_reg_n_0_[28]\,
      Q => host_triggen_cnt_trigger2high(28),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger2high_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg62_reg_n_0_[29]\,
      Q => host_triggen_cnt_trigger2high(29),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger2high_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg62_reg_n_0_[2]\,
      Q => host_triggen_cnt_trigger2high(2),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger2high_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg62_reg_n_0_[30]\,
      Q => host_triggen_cnt_trigger2high(30),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger2high_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg62_reg_n_0_[31]\,
      Q => host_triggen_cnt_trigger2high(31),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger2high_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg62_reg_n_0_[3]\,
      Q => host_triggen_cnt_trigger2high(3),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger2high_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg62_reg_n_0_[4]\,
      Q => host_triggen_cnt_trigger2high(4),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger2high_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg62_reg_n_0_[5]\,
      Q => host_triggen_cnt_trigger2high(5),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger2high_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg62_reg_n_0_[6]\,
      Q => host_triggen_cnt_trigger2high(6),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger2high_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg62_reg_n_0_[7]\,
      Q => host_triggen_cnt_trigger2high(7),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger2high_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg62_reg_n_0_[8]\,
      Q => host_triggen_cnt_trigger2high(8),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger2high_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg62_reg_n_0_[9]\,
      Q => host_triggen_cnt_trigger2high(9),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger2low_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg63_reg_n_0_[0]\,
      Q => host_triggen_cnt_trigger2low(0),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger2low_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg63_reg_n_0_[10]\,
      Q => host_triggen_cnt_trigger2low(10),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger2low_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg63_reg_n_0_[11]\,
      Q => host_triggen_cnt_trigger2low(11),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger2low_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg63_reg_n_0_[12]\,
      Q => host_triggen_cnt_trigger2low(12),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger2low_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg63_reg_n_0_[13]\,
      Q => host_triggen_cnt_trigger2low(13),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger2low_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg63_reg_n_0_[14]\,
      Q => host_triggen_cnt_trigger2low(14),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger2low_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg63_reg_n_0_[15]\,
      Q => host_triggen_cnt_trigger2low(15),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger2low_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg63_reg_n_0_[16]\,
      Q => host_triggen_cnt_trigger2low(16),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger2low_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg63_reg_n_0_[17]\,
      Q => host_triggen_cnt_trigger2low(17),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger2low_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg63_reg_n_0_[18]\,
      Q => host_triggen_cnt_trigger2low(18),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger2low_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg63_reg_n_0_[19]\,
      Q => host_triggen_cnt_trigger2low(19),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger2low_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg63_reg_n_0_[1]\,
      Q => host_triggen_cnt_trigger2low(1),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger2low_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg63_reg_n_0_[20]\,
      Q => host_triggen_cnt_trigger2low(20),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger2low_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg63_reg_n_0_[21]\,
      Q => host_triggen_cnt_trigger2low(21),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger2low_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg63_reg_n_0_[22]\,
      Q => host_triggen_cnt_trigger2low(22),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger2low_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg63_reg_n_0_[23]\,
      Q => host_triggen_cnt_trigger2low(23),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger2low_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg63_reg_n_0_[24]\,
      Q => host_triggen_cnt_trigger2low(24),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger2low_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg63_reg_n_0_[25]\,
      Q => host_triggen_cnt_trigger2low(25),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger2low_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg63_reg_n_0_[26]\,
      Q => host_triggen_cnt_trigger2low(26),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger2low_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg63_reg_n_0_[27]\,
      Q => host_triggen_cnt_trigger2low(27),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger2low_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg63_reg_n_0_[28]\,
      Q => host_triggen_cnt_trigger2low(28),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger2low_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg63_reg_n_0_[29]\,
      Q => host_triggen_cnt_trigger2low(29),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger2low_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg63_reg_n_0_[2]\,
      Q => host_triggen_cnt_trigger2low(2),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger2low_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg63_reg_n_0_[30]\,
      Q => host_triggen_cnt_trigger2low(30),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger2low_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg63_reg_n_0_[31]\,
      Q => host_triggen_cnt_trigger2low(31),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger2low_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg63_reg_n_0_[3]\,
      Q => host_triggen_cnt_trigger2low(3),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger2low_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg63_reg_n_0_[4]\,
      Q => host_triggen_cnt_trigger2low(4),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger2low_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg63_reg_n_0_[5]\,
      Q => host_triggen_cnt_trigger2low(5),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger2low_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg63_reg_n_0_[6]\,
      Q => host_triggen_cnt_trigger2low(6),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger2low_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg63_reg_n_0_[7]\,
      Q => host_triggen_cnt_trigger2low(7),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger2low_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg63_reg_n_0_[8]\,
      Q => host_triggen_cnt_trigger2low(8),
      R => s00_axi_aresetn_0
    );
\host_triggen_cnt_trigger2low_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_triggen_cnt_update,
      D => \slv_reg63_reg_n_0_[9]\,
      Q => host_triggen_cnt_trigger2low(9),
      R => s00_axi_aresetn_0
    );
host_vita_reset_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \slv_reg3_reg_n_0_[0]\,
      Q => host_vita_reset,
      R => s00_axi_aresetn_0
    );
onsemi_vita_cam_core_inst: entity work.design_1_onsemi_vita_cam_0_0_onsemi_vita_cam_core
     port map (
      AR(0) => \slv_reg8_reg[0]_rep__3_n_0\,
      AS(0) => \slv_reg4_reg[0]_rep__0_n_0\,
      BlackLinesCnt(31 downto 0) => host_decoder_cnt_black_lines(31 downto 0),
      BlackPixelCnt(31 downto 0) => host_decoder_cnt_black_pixels(31 downto 0),
      CLK => CLK,
      CLKB => CLKB,
      ClocksCnt(31 downto 0) => host_decoder_cnt_clocks(31 downto 0),
      EndLineCnt(31 downto 0) => host_decoder_cnt_end_lines(31 downto 0),
      FramesCnt(31 downto 0) => host_decoder_cnt_frames(31 downto 0),
      O(3) => \HSyncState_s_reg[0]_i_27_n_4\,
      O(2) => \HSyncState_s_reg[0]_i_27_n_5\,
      O(1) => \HSyncState_s_reg[0]_i_27_n_6\,
      O(0) => \HSyncState_s_reg[0]_i_27_n_7\,
      O288(31 downto 0) => host_decoder_cnt_image_lines(31 downto 0),
      O289(31 downto 0) => host_decoder_cnt_image_pixels(31 downto 0),
      Q(3) => host_iserdes_fifo_enable,
      Q(2) => host_iserdes_align_start,
      Q(1) => host_iserdes_auto_align,
      Q(0) => \slv_reg4_reg_n_0_[0]\,
      R(14 downto 0) => R(15 downto 1),
      StartLineCnt(31 downto 0) => host_decoder_cnt_start_lines(31 downto 0),
      WindowsCnt(31 downto 0) => host_decoder_cnt_windows(31 downto 0),
      \axi_araddr_reg[5]\ => \axi_rdata[9]_i_2_n_0\,
      \axi_araddr_reg[5]_0\ => \axi_rdata_reg[9]_i_3_n_0\,
      \axi_araddr_reg[5]_1\ => \axi_rdata[9]_i_4_n_0\,
      \axi_araddr_reg[5]_10\ => \axi_rdata[16]_i_4_n_0\,
      \axi_araddr_reg[5]_11\ => \axi_rdata[8]_i_2_n_0\,
      \axi_araddr_reg[5]_12\ => \axi_rdata_reg[8]_i_3_n_0\,
      \axi_araddr_reg[5]_13\ => \axi_rdata[8]_i_4_n_0\,
      \axi_araddr_reg[5]_14\ => \axi_rdata[3]_i_2_n_0\,
      \axi_araddr_reg[5]_15\ => \axi_rdata_reg[3]_i_3_n_0\,
      \axi_araddr_reg[5]_16\ => \axi_rdata[3]_i_4_n_0\,
      \axi_araddr_reg[5]_17\ => \axi_rdata[2]_i_2_n_0\,
      \axi_araddr_reg[5]_18\ => \axi_rdata_reg[2]_i_3_n_0\,
      \axi_araddr_reg[5]_19\ => \axi_rdata[2]_i_4_n_0\,
      \axi_araddr_reg[5]_2\ => \axi_rdata[1]_i_2_n_0\,
      \axi_araddr_reg[5]_20\ => \axi_rdata[0]_i_2_n_0\,
      \axi_araddr_reg[5]_21\ => \axi_rdata_reg[0]_i_3_n_0\,
      \axi_araddr_reg[5]_22\ => \axi_rdata[0]_i_4_n_0\,
      \axi_araddr_reg[5]_3\ => \axi_rdata_reg[1]_i_3_n_0\,
      \axi_araddr_reg[5]_4\ => \axi_rdata[1]_i_4_n_0\,
      \axi_araddr_reg[5]_5\ => \axi_rdata[24]_i_2_n_0\,
      \axi_araddr_reg[5]_6\ => \axi_rdata_reg[24]_i_3_n_0\,
      \axi_araddr_reg[5]_7\ => \axi_rdata[24]_i_4_n_0\,
      \axi_araddr_reg[5]_8\ => \axi_rdata[16]_i_2_n_0\,
      \axi_araddr_reg[5]_9\ => \axi_rdata_reg[16]_i_3_n_0\,
      \axi_araddr_reg[7]\(1 downto 0) => axi_araddr(7 downto 6),
      \axi_rdata_reg[0]\ => onsemi_vita_cam_core_inst_n_286,
      \axi_rdata_reg[16]\ => onsemi_vita_cam_core_inst_n_282,
      \axi_rdata_reg[1]\ => onsemi_vita_cam_core_inst_n_280,
      \axi_rdata_reg[24]\ => onsemi_vita_cam_core_inst_n_281,
      \axi_rdata_reg[2]\ => onsemi_vita_cam_core_inst_n_285,
      \axi_rdata_reg[3]\ => onsemi_vita_cam_core_inst_n_284,
      \axi_rdata_reg[8]\ => onsemi_vita_cam_core_inst_n_283,
      \axi_rdata_reg[9]\ => onsemi_vita_cam_core_inst_n_279,
      axi_rvalid_reg => \axi_rdata[31]_i_5_n_0\,
      \^clk\ => \^clk\,
      clk200 => clk200,
      framestart => host_decoder_frame_start,
      fsync => fsync,
      host_crc_status(3 downto 0) => host_crc_status(3 downto 0),
      host_iserdes_align_busy => host_iserdes_align_busy,
      host_iserdes_clk_ready => host_iserdes_clk_ready,
      host_iserdes_clk_status(1) => host_iserdes_clk_status(8),
      host_iserdes_clk_status(0) => host_iserdes_clk_status(0),
      \host_triggen_cnt_trigger0high_reg[31]\(31 downto 0) => host_triggen_cnt_trigger0high(31 downto 0),
      \host_triggen_cnt_trigger0low_reg[31]\(31 downto 0) => host_triggen_cnt_trigger0low(31 downto 0),
      \host_triggen_cnt_trigger1high_reg[31]\(31 downto 0) => host_triggen_cnt_trigger1high(31 downto 0),
      \host_triggen_cnt_trigger1low_reg[31]\(31 downto 0) => host_triggen_cnt_trigger1low(31 downto 0),
      \host_triggen_cnt_trigger2high_reg[31]\(31 downto 0) => host_triggen_cnt_trigger2high(31 downto 0),
      \host_triggen_cnt_trigger2low_reg[31]\(31 downto 0) => host_triggen_cnt_trigger2low(31 downto 0),
      host_vita_reset => host_vita_reset,
      io_vita_clk_out_n => io_vita_clk_out_n,
      io_vita_clk_out_p => io_vita_clk_out_p,
      io_vita_clk_pll => io_vita_clk_pll,
      io_vita_data_n(3 downto 0) => io_vita_data_n(3 downto 0),
      io_vita_data_p(3 downto 0) => io_vita_data_p(3 downto 0),
      io_vita_reset_n => io_vita_reset_n,
      io_vita_sync_n => io_vita_sync_n,
      io_vita_sync_p => io_vita_sync_p,
      io_vita_trigger(2 downto 0) => io_vita_trigger(2 downto 0),
      minusOp(14 downto 0) => \syncgen_l/minusOp\(15 downto 1),
      oe => oe,
      reset => reset,
      \slv_reg10_reg[25]\(19 downto 10) => host_decoder_code_le(9 downto 0),
      \slv_reg10_reg[25]\(9) => \slv_reg10_reg_n_0_[9]\,
      \slv_reg10_reg[25]\(8) => \slv_reg10_reg_n_0_[8]\,
      \slv_reg10_reg[25]\(7) => \slv_reg10_reg_n_0_[7]\,
      \slv_reg10_reg[25]\(6) => \slv_reg10_reg_n_0_[6]\,
      \slv_reg10_reg[25]\(5) => \slv_reg10_reg_n_0_[5]\,
      \slv_reg10_reg[25]\(4) => \slv_reg10_reg_n_0_[4]\,
      \slv_reg10_reg[25]\(3) => \slv_reg10_reg_n_0_[3]\,
      \slv_reg10_reg[25]\(2) => \slv_reg10_reg_n_0_[2]\,
      \slv_reg10_reg[25]\(1) => \slv_reg10_reg_n_0_[1]\,
      \slv_reg10_reg[25]\(0) => \slv_reg10_reg_n_0_[0]\,
      \slv_reg11_reg[9]\(9) => \slv_reg11_reg_n_0_[9]\,
      \slv_reg11_reg[9]\(8) => \slv_reg11_reg_n_0_[8]\,
      \slv_reg11_reg[9]\(7) => \slv_reg11_reg_n_0_[7]\,
      \slv_reg11_reg[9]\(6) => \slv_reg11_reg_n_0_[6]\,
      \slv_reg11_reg[9]\(5) => \slv_reg11_reg_n_0_[5]\,
      \slv_reg11_reg[9]\(4) => \slv_reg11_reg_n_0_[4]\,
      \slv_reg11_reg[9]\(3) => \slv_reg11_reg_n_0_[3]\,
      \slv_reg11_reg[9]\(2) => \slv_reg11_reg_n_0_[2]\,
      \slv_reg11_reg[9]\(1) => \slv_reg11_reg_n_0_[1]\,
      \slv_reg11_reg[9]\(0) => \slv_reg11_reg_n_0_[0]\,
      \slv_reg12_reg[25]\(19 downto 10) => host_decoder_code_img(9 downto 0),
      \slv_reg12_reg[25]\(9) => \slv_reg12_reg_n_0_[9]\,
      \slv_reg12_reg[25]\(8) => \slv_reg12_reg_n_0_[8]\,
      \slv_reg12_reg[25]\(7) => \slv_reg12_reg_n_0_[7]\,
      \slv_reg12_reg[25]\(6) => \slv_reg12_reg_n_0_[6]\,
      \slv_reg12_reg[25]\(5) => \slv_reg12_reg_n_0_[5]\,
      \slv_reg12_reg[25]\(4) => \slv_reg12_reg_n_0_[4]\,
      \slv_reg12_reg[25]\(3) => \slv_reg12_reg_n_0_[3]\,
      \slv_reg12_reg[25]\(2) => \slv_reg12_reg_n_0_[2]\,
      \slv_reg12_reg[25]\(1) => \slv_reg12_reg_n_0_[1]\,
      \slv_reg12_reg[25]\(0) => \slv_reg12_reg_n_0_[0]\,
      \slv_reg13_reg[25]\(9 downto 0) => host_decoder_code_crc(9 downto 0),
      \slv_reg23_reg[0]\(0) => \slv_reg23_reg_n_0_[0]\,
      \slv_reg24_reg[31]\(16 downto 1) => host_syncgen_hfporch(15 downto 0),
      \slv_reg24_reg[31]\(0) => \slv_reg24_reg_n_0_[0]\,
      \slv_reg25_reg[16]\(16) => host_syncgen_hbporch(0),
      \slv_reg25_reg[16]\(15) => \slv_reg25_reg_n_0_[15]\,
      \slv_reg25_reg[16]\(14) => \slv_reg25_reg_n_0_[14]\,
      \slv_reg25_reg[16]\(13) => \slv_reg25_reg_n_0_[13]\,
      \slv_reg25_reg[16]\(12) => \slv_reg25_reg_n_0_[12]\,
      \slv_reg25_reg[16]\(11) => \slv_reg25_reg_n_0_[11]\,
      \slv_reg25_reg[16]\(10) => \slv_reg25_reg_n_0_[10]\,
      \slv_reg25_reg[16]\(9) => \slv_reg25_reg_n_0_[9]\,
      \slv_reg25_reg[16]\(8) => \slv_reg25_reg_n_0_[8]\,
      \slv_reg25_reg[16]\(7) => \slv_reg25_reg_n_0_[7]\,
      \slv_reg25_reg[16]\(6) => \slv_reg25_reg_n_0_[6]\,
      \slv_reg25_reg[16]\(5) => \slv_reg25_reg_n_0_[5]\,
      \slv_reg25_reg[16]\(4) => \slv_reg25_reg_n_0_[4]\,
      \slv_reg25_reg[16]\(3) => \slv_reg25_reg_n_0_[3]\,
      \slv_reg25_reg[16]\(2) => \slv_reg25_reg_n_0_[2]\,
      \slv_reg25_reg[16]\(1) => \slv_reg25_reg_n_0_[1]\,
      \slv_reg25_reg[16]\(0) => \slv_reg25_reg_n_0_[0]\,
      \slv_reg25_reg[24]\(3) => \HSyncState_s_reg[0]_i_26_n_4\,
      \slv_reg25_reg[24]\(2) => \HSyncState_s_reg[0]_i_26_n_5\,
      \slv_reg25_reg[24]\(1) => \HSyncState_s_reg[0]_i_26_n_6\,
      \slv_reg25_reg[24]\(0) => \HSyncState_s_reg[0]_i_26_n_7\,
      \slv_reg25_reg[28]\(3) => \HSyncState_s_reg[0]_i_25_n_4\,
      \slv_reg25_reg[28]\(2) => \HSyncState_s_reg[0]_i_25_n_5\,
      \slv_reg25_reg[28]\(1) => \HSyncState_s_reg[0]_i_25_n_6\,
      \slv_reg25_reg[28]\(0) => \HSyncState_s_reg[0]_i_25_n_7\,
      \slv_reg25_reg[30]\(2) => \HSyncState_s_reg[0]_i_24_n_5\,
      \slv_reg25_reg[30]\(1) => \HSyncState_s_reg[0]_i_24_n_6\,
      \slv_reg25_reg[30]\(0) => \HSyncState_s_reg[0]_i_24_n_7\,
      \slv_reg26_reg[0]\(3) => VBlankA1_s_reg_i_26_n_4,
      \slv_reg26_reg[0]\(2) => VBlankA1_s_reg_i_26_n_5,
      \slv_reg26_reg[0]\(1) => VBlankA1_s_reg_i_26_n_6,
      \slv_reg26_reg[0]\(0) => VBlankA1_s_reg_i_26_n_7,
      \slv_reg26_reg[12]\(3) => VBlankA1_s_reg_i_24_n_4,
      \slv_reg26_reg[12]\(2) => VBlankA1_s_reg_i_24_n_5,
      \slv_reg26_reg[12]\(1) => VBlankA1_s_reg_i_24_n_6,
      \slv_reg26_reg[12]\(0) => VBlankA1_s_reg_i_24_n_7,
      \slv_reg26_reg[14]\(2) => VBlankA1_s_reg_i_23_n_5,
      \slv_reg26_reg[14]\(1) => VBlankA1_s_reg_i_23_n_6,
      \slv_reg26_reg[14]\(0) => VBlankA1_s_reg_i_23_n_7,
      \slv_reg26_reg[16]\(1) => host_syncgen_vfporch(0),
      \slv_reg26_reg[16]\(0) => \slv_reg26_reg_n_0_[0]\,
      \slv_reg26_reg[16]_0\(3) => \VSyncState_s_reg[1]_i_28_n_4\,
      \slv_reg26_reg[16]_0\(2) => \VSyncState_s_reg[1]_i_28_n_5\,
      \slv_reg26_reg[16]_0\(1) => \VSyncState_s_reg[1]_i_28_n_6\,
      \slv_reg26_reg[16]_0\(0) => \VSyncState_s_reg[1]_i_28_n_7\,
      \slv_reg26_reg[24]\(3) => \VSyncState_s_reg[1]_i_27_n_4\,
      \slv_reg26_reg[24]\(2) => \VSyncState_s_reg[1]_i_27_n_5\,
      \slv_reg26_reg[24]\(1) => \VSyncState_s_reg[1]_i_27_n_6\,
      \slv_reg26_reg[24]\(0) => \VSyncState_s_reg[1]_i_27_n_7\,
      \slv_reg26_reg[28]\(3) => \VSyncState_s_reg[1]_i_26_n_4\,
      \slv_reg26_reg[28]\(2) => \VSyncState_s_reg[1]_i_26_n_5\,
      \slv_reg26_reg[28]\(1) => \VSyncState_s_reg[1]_i_26_n_6\,
      \slv_reg26_reg[28]\(0) => \VSyncState_s_reg[1]_i_26_n_7\,
      \slv_reg26_reg[30]\(2) => \VSyncState_s_reg[1]_i_25_n_5\,
      \slv_reg26_reg[30]\(1) => \VSyncState_s_reg[1]_i_25_n_6\,
      \slv_reg26_reg[30]\(0) => \VSyncState_s_reg[1]_i_25_n_7\,
      \slv_reg26_reg[8]\(3) => VBlankA1_s_reg_i_25_n_4,
      \slv_reg26_reg[8]\(2) => VBlankA1_s_reg_i_25_n_5,
      \slv_reg26_reg[8]\(1) => VBlankA1_s_reg_i_25_n_6,
      \slv_reg26_reg[8]\(0) => VBlankA1_s_reg_i_25_n_7,
      \slv_reg27_reg[0]\(3) => \v_VSyncCount_s_reg[17]_i_30_n_4\,
      \slv_reg27_reg[0]\(2) => \v_VSyncCount_s_reg[17]_i_30_n_5\,
      \slv_reg27_reg[0]\(1) => \v_VSyncCount_s_reg[17]_i_30_n_6\,
      \slv_reg27_reg[0]\(0) => \v_VSyncCount_s_reg[17]_i_30_n_7\,
      \slv_reg27_reg[12]\(3) => \v_VSyncCount_s_reg[17]_i_28_n_4\,
      \slv_reg27_reg[12]\(2) => \v_VSyncCount_s_reg[17]_i_28_n_5\,
      \slv_reg27_reg[12]\(1) => \v_VSyncCount_s_reg[17]_i_28_n_6\,
      \slv_reg27_reg[12]\(0) => \v_VSyncCount_s_reg[17]_i_28_n_7\,
      \slv_reg27_reg[13]\(1) => \v_VSyncCount_s_reg[17]_i_27_n_6\,
      \slv_reg27_reg[13]\(0) => \v_VSyncCount_s_reg[17]_i_27_n_7\,
      \slv_reg27_reg[15]\(1) => \slv_reg27_reg_n_0_[15]\,
      \slv_reg27_reg[15]\(0) => \slv_reg27_reg_n_0_[0]\,
      \slv_reg27_reg[8]\(3) => \v_VSyncCount_s_reg[17]_i_29_n_4\,
      \slv_reg27_reg[8]\(2) => \v_VSyncCount_s_reg[17]_i_29_n_5\,
      \slv_reg27_reg[8]\(1) => \v_VSyncCount_s_reg[17]_i_29_n_6\,
      \slv_reg27_reg[8]\(0) => \v_VSyncCount_s_reg[17]_i_29_n_7\,
      \slv_reg28_reg[1]\(0) => host_crc_initvalue,
      \slv_reg30_reg[6]\(4 downto 2) => host_remapper_mode(2 downto 0),
      \slv_reg30_reg[6]\(1) => \slv_reg30_reg_n_0_[1]\,
      \slv_reg30_reg[6]\(0) => \slv_reg30_reg_n_0_[0]\,
      \slv_reg4_reg[0]_rep\ => \slv_reg4_reg[0]_rep_n_0\,
      \slv_reg4_reg[0]_rep__2\(1) => \slv_reg4_reg[0]_rep__2_n_0\,
      \slv_reg4_reg[0]_rep__2\(0) => \slv_reg4_reg[0]_rep__1_n_0\,
      \slv_reg4_reg[0]_rep__3\ => \slv_reg4_reg[0]_rep__3_n_0\,
      \slv_reg4_reg[0]_rep__5\(1) => \slv_reg4_reg[0]_rep__5_n_0\,
      \slv_reg4_reg[0]_rep__5\(0) => \slv_reg4_reg[0]_rep__4_n_0\,
      \slv_reg4_reg[0]_rep__6\ => \slv_reg4_reg[0]_rep__6_n_0\,
      \slv_reg55_reg[31]\(31) => \slv_reg55_reg_n_0_[31]\,
      \slv_reg55_reg[31]\(30) => \slv_reg55_reg_n_0_[30]\,
      \slv_reg55_reg[31]\(29) => \slv_reg55_reg_n_0_[29]\,
      \slv_reg55_reg[31]\(28) => \slv_reg55_reg_n_0_[28]\,
      \slv_reg55_reg[31]\(27) => \slv_reg55_reg_n_0_[27]\,
      \slv_reg55_reg[31]\(26) => \slv_reg55_reg_n_0_[26]\,
      \slv_reg55_reg[31]\(25) => \slv_reg55_reg_n_0_[25]\,
      \slv_reg55_reg[31]\(24) => \slv_reg55_reg_n_0_[24]\,
      \slv_reg55_reg[31]\(23) => \slv_reg55_reg_n_0_[23]\,
      \slv_reg55_reg[31]\(22) => \slv_reg55_reg_n_0_[22]\,
      \slv_reg55_reg[31]\(21) => \slv_reg55_reg_n_0_[21]\,
      \slv_reg55_reg[31]\(20) => \slv_reg55_reg_n_0_[20]\,
      \slv_reg55_reg[31]\(19) => \slv_reg55_reg_n_0_[19]\,
      \slv_reg55_reg[31]\(18) => \slv_reg55_reg_n_0_[18]\,
      \slv_reg55_reg[31]\(17) => \slv_reg55_reg_n_0_[17]\,
      \slv_reg55_reg[31]\(16) => \slv_reg55_reg_n_0_[16]\,
      \slv_reg55_reg[31]\(15) => \slv_reg55_reg_n_0_[15]\,
      \slv_reg55_reg[31]\(14) => \slv_reg55_reg_n_0_[14]\,
      \slv_reg55_reg[31]\(13) => \slv_reg55_reg_n_0_[13]\,
      \slv_reg55_reg[31]\(12) => \slv_reg55_reg_n_0_[12]\,
      \slv_reg55_reg[31]\(11) => \slv_reg55_reg_n_0_[11]\,
      \slv_reg55_reg[31]\(10) => \slv_reg55_reg_n_0_[10]\,
      \slv_reg55_reg[31]\(9) => \slv_reg55_reg_n_0_[9]\,
      \slv_reg55_reg[31]\(8) => \slv_reg55_reg_n_0_[8]\,
      \slv_reg55_reg[31]\(7) => \slv_reg55_reg_n_0_[7]\,
      \slv_reg55_reg[31]\(6) => \slv_reg55_reg_n_0_[6]\,
      \slv_reg55_reg[31]\(5) => \slv_reg55_reg_n_0_[5]\,
      \slv_reg55_reg[31]\(4) => \slv_reg55_reg_n_0_[4]\,
      \slv_reg55_reg[31]\(3) => \slv_reg55_reg_n_0_[3]\,
      \slv_reg55_reg[31]\(2) => \slv_reg55_reg_n_0_[2]\,
      \slv_reg55_reg[31]\(1) => \slv_reg55_reg_n_0_[1]\,
      \slv_reg55_reg[31]\(0) => \slv_reg55_reg_n_0_[0]\,
      \slv_reg56_reg[30]\(10 downto 8) => host_triggen_gen_polarity(2 downto 0),
      \slv_reg56_reg[30]\(7) => host_triggen_ext_polarity,
      \slv_reg56_reg[30]\(6) => host_triggen_readouttrigger,
      \slv_reg56_reg[30]\(5 downto 3) => host_triggen_sync2readout(2 downto 0),
      \slv_reg56_reg[30]\(2) => \slv_reg56_reg_n_0_[2]\,
      \slv_reg56_reg[30]\(1) => \slv_reg56_reg_n_0_[1]\,
      \slv_reg56_reg[30]\(0) => \slv_reg56_reg_n_0_[0]\,
      \slv_reg57_reg[31]\(31) => \slv_reg57_reg_n_0_[31]\,
      \slv_reg57_reg[31]\(30) => \slv_reg57_reg_n_0_[30]\,
      \slv_reg57_reg[31]\(29) => \slv_reg57_reg_n_0_[29]\,
      \slv_reg57_reg[31]\(28) => \slv_reg57_reg_n_0_[28]\,
      \slv_reg57_reg[31]\(27) => \slv_reg57_reg_n_0_[27]\,
      \slv_reg57_reg[31]\(26) => \slv_reg57_reg_n_0_[26]\,
      \slv_reg57_reg[31]\(25) => \slv_reg57_reg_n_0_[25]\,
      \slv_reg57_reg[31]\(24) => \slv_reg57_reg_n_0_[24]\,
      \slv_reg57_reg[31]\(23) => \slv_reg57_reg_n_0_[23]\,
      \slv_reg57_reg[31]\(22) => \slv_reg57_reg_n_0_[22]\,
      \slv_reg57_reg[31]\(21) => \slv_reg57_reg_n_0_[21]\,
      \slv_reg57_reg[31]\(20) => \slv_reg57_reg_n_0_[20]\,
      \slv_reg57_reg[31]\(19) => \slv_reg57_reg_n_0_[19]\,
      \slv_reg57_reg[31]\(18) => \slv_reg57_reg_n_0_[18]\,
      \slv_reg57_reg[31]\(17) => \slv_reg57_reg_n_0_[17]\,
      \slv_reg57_reg[31]\(16) => \slv_reg57_reg_n_0_[16]\,
      \slv_reg57_reg[31]\(15) => \slv_reg57_reg_n_0_[15]\,
      \slv_reg57_reg[31]\(14) => \slv_reg57_reg_n_0_[14]\,
      \slv_reg57_reg[31]\(13) => \slv_reg57_reg_n_0_[13]\,
      \slv_reg57_reg[31]\(12) => \slv_reg57_reg_n_0_[12]\,
      \slv_reg57_reg[31]\(11) => \slv_reg57_reg_n_0_[11]\,
      \slv_reg57_reg[31]\(10) => \slv_reg57_reg_n_0_[10]\,
      \slv_reg57_reg[31]\(9) => \slv_reg57_reg_n_0_[9]\,
      \slv_reg57_reg[31]\(8) => \slv_reg57_reg_n_0_[8]\,
      \slv_reg57_reg[31]\(7) => \slv_reg57_reg_n_0_[7]\,
      \slv_reg57_reg[31]\(6) => \slv_reg57_reg_n_0_[6]\,
      \slv_reg57_reg[31]\(5) => \slv_reg57_reg_n_0_[5]\,
      \slv_reg57_reg[31]\(4) => \slv_reg57_reg_n_0_[4]\,
      \slv_reg57_reg[31]\(3) => \slv_reg57_reg_n_0_[3]\,
      \slv_reg57_reg[31]\(2) => \slv_reg57_reg_n_0_[2]\,
      \slv_reg57_reg[31]\(1) => \slv_reg57_reg_n_0_[1]\,
      \slv_reg57_reg[31]\(0) => \slv_reg57_reg_n_0_[0]\,
      \slv_reg5_reg[9]\(9) => \slv_reg5_reg_n_0_[9]\,
      \slv_reg5_reg[9]\(8) => \slv_reg5_reg_n_0_[8]\,
      \slv_reg5_reg[9]\(7) => \slv_reg5_reg_n_0_[7]\,
      \slv_reg5_reg[9]\(6) => \slv_reg5_reg_n_0_[6]\,
      \slv_reg5_reg[9]\(5) => \slv_reg5_reg_n_0_[5]\,
      \slv_reg5_reg[9]\(4) => \slv_reg5_reg_n_0_[4]\,
      \slv_reg5_reg[9]\(3) => \slv_reg5_reg_n_0_[3]\,
      \slv_reg5_reg[9]\(2) => \slv_reg5_reg_n_0_[2]\,
      \slv_reg5_reg[9]\(1) => \slv_reg5_reg_n_0_[1]\,
      \slv_reg5_reg[9]\(0) => \slv_reg5_reg_n_0_[0]\,
      \slv_reg6_reg[9]\(9) => \slv_reg6_reg_n_0_[9]\,
      \slv_reg6_reg[9]\(8) => \slv_reg6_reg_n_0_[8]\,
      \slv_reg6_reg[9]\(7) => \slv_reg6_reg_n_0_[7]\,
      \slv_reg6_reg[9]\(6) => \slv_reg6_reg_n_0_[6]\,
      \slv_reg6_reg[9]\(5) => \slv_reg6_reg_n_0_[5]\,
      \slv_reg6_reg[9]\(4) => \slv_reg6_reg_n_0_[4]\,
      \slv_reg6_reg[9]\(3) => \slv_reg6_reg_n_0_[3]\,
      \slv_reg6_reg[9]\(2) => \slv_reg6_reg_n_0_[2]\,
      \slv_reg6_reg[9]\(1) => \slv_reg6_reg_n_0_[1]\,
      \slv_reg6_reg[9]\(0) => \slv_reg6_reg_n_0_[0]\,
      \slv_reg8_reg[0]_rep\(0) => \slv_reg8_reg[0]_rep_n_0\,
      \slv_reg8_reg[0]_rep__0\ => \slv_reg8_reg[0]_rep__0_n_0\,
      \slv_reg8_reg[0]_rep__1\ => \slv_reg8_reg[0]_rep__1_n_0\,
      \slv_reg8_reg[0]_rep__2\(0) => \slv_reg8_reg[0]_rep__2_n_0\,
      \slv_reg8_reg[1]\(1) => host_decoder_enable,
      \slv_reg8_reg[1]\(0) => \slv_reg8_reg_n_0_[0]\,
      \slv_reg9_reg[31]\(31) => \slv_reg9_reg_n_0_[31]\,
      \slv_reg9_reg[31]\(30) => \slv_reg9_reg_n_0_[30]\,
      \slv_reg9_reg[31]\(29) => \slv_reg9_reg_n_0_[29]\,
      \slv_reg9_reg[31]\(28) => \slv_reg9_reg_n_0_[28]\,
      \slv_reg9_reg[31]\(27) => \slv_reg9_reg_n_0_[27]\,
      \slv_reg9_reg[31]\(26) => \slv_reg9_reg_n_0_[26]\,
      \slv_reg9_reg[31]\(25) => \slv_reg9_reg_n_0_[25]\,
      \slv_reg9_reg[31]\(24) => \slv_reg9_reg_n_0_[24]\,
      \slv_reg9_reg[31]\(23) => \slv_reg9_reg_n_0_[23]\,
      \slv_reg9_reg[31]\(22) => \slv_reg9_reg_n_0_[22]\,
      \slv_reg9_reg[31]\(21) => \slv_reg9_reg_n_0_[21]\,
      \slv_reg9_reg[31]\(20) => \slv_reg9_reg_n_0_[20]\,
      \slv_reg9_reg[31]\(19) => \slv_reg9_reg_n_0_[19]\,
      \slv_reg9_reg[31]\(18) => \slv_reg9_reg_n_0_[18]\,
      \slv_reg9_reg[31]\(17) => \slv_reg9_reg_n_0_[17]\,
      \slv_reg9_reg[31]\(16) => \slv_reg9_reg_n_0_[16]\,
      \slv_reg9_reg[31]\(15) => \slv_reg9_reg_n_0_[15]\,
      \slv_reg9_reg[31]\(14) => \slv_reg9_reg_n_0_[14]\,
      \slv_reg9_reg[31]\(13) => \slv_reg9_reg_n_0_[13]\,
      \slv_reg9_reg[31]\(12) => \slv_reg9_reg_n_0_[12]\,
      \slv_reg9_reg[31]\(11) => \slv_reg9_reg_n_0_[11]\,
      \slv_reg9_reg[31]\(10) => \slv_reg9_reg_n_0_[10]\,
      \slv_reg9_reg[31]\(9) => \slv_reg9_reg_n_0_[9]\,
      \slv_reg9_reg[31]\(8) => \slv_reg9_reg_n_0_[8]\,
      \slv_reg9_reg[31]\(7) => \slv_reg9_reg_n_0_[7]\,
      \slv_reg9_reg[31]\(6) => \slv_reg9_reg_n_0_[6]\,
      \slv_reg9_reg[31]\(5) => \slv_reg9_reg_n_0_[5]\,
      \slv_reg9_reg[31]\(4) => \slv_reg9_reg_n_0_[4]\,
      \slv_reg9_reg[31]\(3) => \slv_reg9_reg_n_0_[3]\,
      \slv_reg9_reg[31]\(2) => \slv_reg9_reg_n_0_[2]\,
      \slv_reg9_reg[31]\(1) => \slv_reg9_reg_n_0_[1]\,
      \slv_reg9_reg[31]\(0) => \slv_reg9_reg_n_0_[0]\,
      trigger1 => trigger1,
      video_active_video => video_active_video,
      video_data(7 downto 0) => video_data(7 downto 0),
      video_hblank => video_hblank,
      video_hsync => video_hsync,
      video_vblank => video_vblank,
      video_vsync => video_vsync,
      vita_clk => vita_clk
    );
\slv_reg10[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \slv_reg8[15]_i_2_n_0\,
      I1 => sel0(0),
      I2 => sel0(2),
      I3 => sel0(1),
      O => \slv_reg10[15]_i_1_n_0\
    );
\slv_reg10[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \slv_reg8[23]_i_2_n_0\,
      I1 => sel0(0),
      I2 => sel0(2),
      I3 => sel0(1),
      O => \slv_reg10[23]_i_1_n_0\
    );
\slv_reg10[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \slv_reg8[31]_i_2_n_0\,
      I1 => sel0(0),
      I2 => sel0(2),
      I3 => sel0(1),
      O => \slv_reg10[31]_i_1_n_0\
    );
\slv_reg10[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \slv_reg8[7]_i_2_n_0\,
      I1 => sel0(0),
      I2 => sel0(2),
      I3 => sel0(1),
      O => \slv_reg10[7]_i_1_n_0\
    );
\slv_reg10_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg10_reg_n_0_[0]\,
      R => s00_axi_aresetn_0
    );
\slv_reg10_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg10_reg_n_0_[10]\,
      R => s00_axi_aresetn_0
    );
\slv_reg10_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg10_reg_n_0_[11]\,
      R => s00_axi_aresetn_0
    );
\slv_reg10_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg10_reg_n_0_[12]\,
      R => s00_axi_aresetn_0
    );
\slv_reg10_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg10_reg_n_0_[13]\,
      R => s00_axi_aresetn_0
    );
\slv_reg10_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg10_reg_n_0_[14]\,
      R => s00_axi_aresetn_0
    );
\slv_reg10_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg10_reg_n_0_[15]\,
      R => s00_axi_aresetn_0
    );
\slv_reg10_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => host_decoder_code_le(0),
      R => s00_axi_aresetn_0
    );
\slv_reg10_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => host_decoder_code_le(1),
      R => s00_axi_aresetn_0
    );
\slv_reg10_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => host_decoder_code_le(2),
      R => s00_axi_aresetn_0
    );
\slv_reg10_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => host_decoder_code_le(3),
      R => s00_axi_aresetn_0
    );
\slv_reg10_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg10_reg_n_0_[1]\,
      R => s00_axi_aresetn_0
    );
\slv_reg10_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => host_decoder_code_le(4),
      R => s00_axi_aresetn_0
    );
\slv_reg10_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => host_decoder_code_le(5),
      R => s00_axi_aresetn_0
    );
\slv_reg10_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => host_decoder_code_le(6),
      R => s00_axi_aresetn_0
    );
\slv_reg10_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => host_decoder_code_le(7),
      R => s00_axi_aresetn_0
    );
\slv_reg10_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => host_decoder_code_le(8),
      R => s00_axi_aresetn_0
    );
\slv_reg10_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => host_decoder_code_le(9),
      R => s00_axi_aresetn_0
    );
\slv_reg10_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg10_reg_n_0_[26]\,
      R => s00_axi_aresetn_0
    );
\slv_reg10_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg10_reg_n_0_[27]\,
      R => s00_axi_aresetn_0
    );
\slv_reg10_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg10_reg_n_0_[28]\,
      R => s00_axi_aresetn_0
    );
\slv_reg10_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg10_reg_n_0_[29]\,
      R => s00_axi_aresetn_0
    );
\slv_reg10_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg10_reg_n_0_[2]\,
      R => s00_axi_aresetn_0
    );
\slv_reg10_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg10_reg_n_0_[30]\,
      R => s00_axi_aresetn_0
    );
\slv_reg10_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg10_reg_n_0_[31]\,
      R => s00_axi_aresetn_0
    );
\slv_reg10_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg10_reg_n_0_[3]\,
      R => s00_axi_aresetn_0
    );
\slv_reg10_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg10_reg_n_0_[4]\,
      R => s00_axi_aresetn_0
    );
\slv_reg10_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg10_reg_n_0_[5]\,
      R => s00_axi_aresetn_0
    );
\slv_reg10_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg10_reg_n_0_[6]\,
      R => s00_axi_aresetn_0
    );
\slv_reg10_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg10_reg_n_0_[7]\,
      R => s00_axi_aresetn_0
    );
\slv_reg10_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg10_reg_n_0_[8]\,
      R => s00_axi_aresetn_0
    );
\slv_reg10_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg10_reg_n_0_[9]\,
      R => s00_axi_aresetn_0
    );
\slv_reg11[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \slv_reg8[15]_i_2_n_0\,
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      O => \slv_reg11[15]_i_1_n_0\
    );
\slv_reg11[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \slv_reg8[23]_i_2_n_0\,
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      O => \slv_reg11[23]_i_1_n_0\
    );
\slv_reg11[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \slv_reg8[31]_i_2_n_0\,
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      O => \slv_reg11[31]_i_1_n_0\
    );
\slv_reg11[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \slv_reg8[7]_i_2_n_0\,
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      O => \slv_reg11[7]_i_1_n_0\
    );
\slv_reg11_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg11_reg_n_0_[0]\,
      R => s00_axi_aresetn_0
    );
\slv_reg11_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg11_reg_n_0_[10]\,
      R => s00_axi_aresetn_0
    );
\slv_reg11_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg11_reg_n_0_[11]\,
      R => s00_axi_aresetn_0
    );
\slv_reg11_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg11_reg_n_0_[12]\,
      R => s00_axi_aresetn_0
    );
\slv_reg11_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg11_reg_n_0_[13]\,
      R => s00_axi_aresetn_0
    );
\slv_reg11_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg11_reg_n_0_[14]\,
      R => s00_axi_aresetn_0
    );
\slv_reg11_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg11_reg_n_0_[15]\,
      R => s00_axi_aresetn_0
    );
\slv_reg11_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => host_decoder_code_fe(0),
      R => s00_axi_aresetn_0
    );
\slv_reg11_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => host_decoder_code_fe(1),
      R => s00_axi_aresetn_0
    );
\slv_reg11_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => host_decoder_code_fe(2),
      R => s00_axi_aresetn_0
    );
\slv_reg11_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => host_decoder_code_fe(3),
      R => s00_axi_aresetn_0
    );
\slv_reg11_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg11_reg_n_0_[1]\,
      R => s00_axi_aresetn_0
    );
\slv_reg11_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => host_decoder_code_fe(4),
      R => s00_axi_aresetn_0
    );
\slv_reg11_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => host_decoder_code_fe(5),
      R => s00_axi_aresetn_0
    );
\slv_reg11_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => host_decoder_code_fe(6),
      R => s00_axi_aresetn_0
    );
\slv_reg11_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => host_decoder_code_fe(7),
      R => s00_axi_aresetn_0
    );
\slv_reg11_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => host_decoder_code_fe(8),
      R => s00_axi_aresetn_0
    );
\slv_reg11_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => host_decoder_code_fe(9),
      R => s00_axi_aresetn_0
    );
\slv_reg11_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg11_reg_n_0_[26]\,
      R => s00_axi_aresetn_0
    );
\slv_reg11_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg11_reg_n_0_[27]\,
      R => s00_axi_aresetn_0
    );
\slv_reg11_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg11_reg_n_0_[28]\,
      R => s00_axi_aresetn_0
    );
\slv_reg11_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg11_reg_n_0_[29]\,
      R => s00_axi_aresetn_0
    );
\slv_reg11_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg11_reg_n_0_[2]\,
      R => s00_axi_aresetn_0
    );
\slv_reg11_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg11_reg_n_0_[30]\,
      R => s00_axi_aresetn_0
    );
\slv_reg11_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg11_reg_n_0_[31]\,
      R => s00_axi_aresetn_0
    );
\slv_reg11_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg11_reg_n_0_[3]\,
      R => s00_axi_aresetn_0
    );
\slv_reg11_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg11_reg_n_0_[4]\,
      R => s00_axi_aresetn_0
    );
\slv_reg11_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg11_reg_n_0_[5]\,
      R => s00_axi_aresetn_0
    );
\slv_reg11_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg11_reg_n_0_[6]\,
      R => s00_axi_aresetn_0
    );
\slv_reg11_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg11_reg_n_0_[7]\,
      R => s00_axi_aresetn_0
    );
\slv_reg11_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg11_reg_n_0_[8]\,
      R => s00_axi_aresetn_0
    );
\slv_reg11_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg11_reg_n_0_[9]\,
      R => s00_axi_aresetn_0
    );
\slv_reg12[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \slv_reg8[15]_i_2_n_0\,
      I1 => sel0(0),
      I2 => sel0(2),
      I3 => sel0(1),
      O => \slv_reg12[15]_i_1_n_0\
    );
\slv_reg12[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \slv_reg8[23]_i_2_n_0\,
      I1 => sel0(0),
      I2 => sel0(2),
      I3 => sel0(1),
      O => \slv_reg12[23]_i_1_n_0\
    );
\slv_reg12[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \slv_reg8[31]_i_2_n_0\,
      I1 => sel0(0),
      I2 => sel0(2),
      I3 => sel0(1),
      O => \slv_reg12[31]_i_1_n_0\
    );
\slv_reg12[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \slv_reg8[7]_i_2_n_0\,
      I1 => sel0(0),
      I2 => sel0(2),
      I3 => sel0(1),
      O => \slv_reg12[7]_i_1_n_0\
    );
\slv_reg12_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg12_reg_n_0_[0]\,
      R => s00_axi_aresetn_0
    );
\slv_reg12_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg12_reg_n_0_[10]\,
      R => s00_axi_aresetn_0
    );
\slv_reg12_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg12_reg_n_0_[11]\,
      R => s00_axi_aresetn_0
    );
\slv_reg12_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg12_reg_n_0_[12]\,
      R => s00_axi_aresetn_0
    );
\slv_reg12_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg12_reg_n_0_[13]\,
      R => s00_axi_aresetn_0
    );
\slv_reg12_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg12_reg_n_0_[14]\,
      R => s00_axi_aresetn_0
    );
\slv_reg12_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg12_reg_n_0_[15]\,
      R => s00_axi_aresetn_0
    );
\slv_reg12_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => host_decoder_code_img(0),
      R => s00_axi_aresetn_0
    );
\slv_reg12_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => host_decoder_code_img(1),
      R => s00_axi_aresetn_0
    );
\slv_reg12_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => host_decoder_code_img(2),
      R => s00_axi_aresetn_0
    );
\slv_reg12_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => host_decoder_code_img(3),
      R => s00_axi_aresetn_0
    );
\slv_reg12_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg12_reg_n_0_[1]\,
      R => s00_axi_aresetn_0
    );
\slv_reg12_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => host_decoder_code_img(4),
      R => s00_axi_aresetn_0
    );
\slv_reg12_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => host_decoder_code_img(5),
      R => s00_axi_aresetn_0
    );
\slv_reg12_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => host_decoder_code_img(6),
      R => s00_axi_aresetn_0
    );
\slv_reg12_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => host_decoder_code_img(7),
      R => s00_axi_aresetn_0
    );
\slv_reg12_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => host_decoder_code_img(8),
      R => s00_axi_aresetn_0
    );
\slv_reg12_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => host_decoder_code_img(9),
      R => s00_axi_aresetn_0
    );
\slv_reg12_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg12_reg_n_0_[26]\,
      R => s00_axi_aresetn_0
    );
\slv_reg12_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg12_reg_n_0_[27]\,
      R => s00_axi_aresetn_0
    );
\slv_reg12_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg12_reg_n_0_[28]\,
      R => s00_axi_aresetn_0
    );
\slv_reg12_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg12_reg_n_0_[29]\,
      R => s00_axi_aresetn_0
    );
\slv_reg12_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg12_reg_n_0_[2]\,
      R => s00_axi_aresetn_0
    );
\slv_reg12_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg12_reg_n_0_[30]\,
      R => s00_axi_aresetn_0
    );
\slv_reg12_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg12_reg_n_0_[31]\,
      R => s00_axi_aresetn_0
    );
\slv_reg12_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg12_reg_n_0_[3]\,
      R => s00_axi_aresetn_0
    );
\slv_reg12_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg12_reg_n_0_[4]\,
      R => s00_axi_aresetn_0
    );
\slv_reg12_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg12_reg_n_0_[5]\,
      R => s00_axi_aresetn_0
    );
\slv_reg12_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg12_reg_n_0_[6]\,
      R => s00_axi_aresetn_0
    );
\slv_reg12_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg12_reg_n_0_[7]\,
      R => s00_axi_aresetn_0
    );
\slv_reg12_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg12_reg_n_0_[8]\,
      R => s00_axi_aresetn_0
    );
\slv_reg12_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg12_reg_n_0_[9]\,
      R => s00_axi_aresetn_0
    );
\slv_reg13[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \slv_reg8[15]_i_2_n_0\,
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      O => \slv_reg13[15]_i_1_n_0\
    );
\slv_reg13[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \slv_reg8[23]_i_2_n_0\,
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      O => \slv_reg13[23]_i_1_n_0\
    );
\slv_reg13[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \slv_reg8[31]_i_2_n_0\,
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      O => \slv_reg13[31]_i_1_n_0\
    );
\slv_reg13[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \slv_reg8[7]_i_2_n_0\,
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      O => \slv_reg13[7]_i_1_n_0\
    );
\slv_reg13_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg13_reg_n_0_[0]\,
      R => s00_axi_aresetn_0
    );
\slv_reg13_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg13_reg_n_0_[10]\,
      R => s00_axi_aresetn_0
    );
\slv_reg13_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg13_reg_n_0_[11]\,
      R => s00_axi_aresetn_0
    );
\slv_reg13_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg13_reg_n_0_[12]\,
      R => s00_axi_aresetn_0
    );
\slv_reg13_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg13_reg_n_0_[13]\,
      R => s00_axi_aresetn_0
    );
\slv_reg13_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg13_reg_n_0_[14]\,
      R => s00_axi_aresetn_0
    );
\slv_reg13_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg13_reg_n_0_[15]\,
      R => s00_axi_aresetn_0
    );
\slv_reg13_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => host_decoder_code_crc(0),
      R => s00_axi_aresetn_0
    );
\slv_reg13_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => host_decoder_code_crc(1),
      R => s00_axi_aresetn_0
    );
\slv_reg13_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => host_decoder_code_crc(2),
      R => s00_axi_aresetn_0
    );
\slv_reg13_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => host_decoder_code_crc(3),
      R => s00_axi_aresetn_0
    );
\slv_reg13_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg13_reg_n_0_[1]\,
      R => s00_axi_aresetn_0
    );
\slv_reg13_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => host_decoder_code_crc(4),
      R => s00_axi_aresetn_0
    );
\slv_reg13_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => host_decoder_code_crc(5),
      R => s00_axi_aresetn_0
    );
\slv_reg13_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => host_decoder_code_crc(6),
      R => s00_axi_aresetn_0
    );
\slv_reg13_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => host_decoder_code_crc(7),
      R => s00_axi_aresetn_0
    );
\slv_reg13_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => host_decoder_code_crc(8),
      R => s00_axi_aresetn_0
    );
\slv_reg13_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => host_decoder_code_crc(9),
      R => s00_axi_aresetn_0
    );
\slv_reg13_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg13_reg_n_0_[26]\,
      R => s00_axi_aresetn_0
    );
\slv_reg13_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg13_reg_n_0_[27]\,
      R => s00_axi_aresetn_0
    );
\slv_reg13_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg13_reg_n_0_[28]\,
      R => s00_axi_aresetn_0
    );
\slv_reg13_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg13_reg_n_0_[29]\,
      R => s00_axi_aresetn_0
    );
\slv_reg13_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg13_reg_n_0_[2]\,
      R => s00_axi_aresetn_0
    );
\slv_reg13_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg13_reg_n_0_[30]\,
      R => s00_axi_aresetn_0
    );
\slv_reg13_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg13_reg_n_0_[31]\,
      R => s00_axi_aresetn_0
    );
\slv_reg13_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg13_reg_n_0_[3]\,
      R => s00_axi_aresetn_0
    );
\slv_reg13_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg13_reg_n_0_[4]\,
      R => s00_axi_aresetn_0
    );
\slv_reg13_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg13_reg_n_0_[5]\,
      R => s00_axi_aresetn_0
    );
\slv_reg13_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg13_reg_n_0_[6]\,
      R => s00_axi_aresetn_0
    );
\slv_reg13_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg13_reg_n_0_[7]\,
      R => s00_axi_aresetn_0
    );
\slv_reg13_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg13_reg_n_0_[8]\,
      R => s00_axi_aresetn_0
    );
\slv_reg13_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg13_reg_n_0_[9]\,
      R => s00_axi_aresetn_0
    );
\slv_reg14_r1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_black_lines(0),
      Q => slv_reg14_r1(0),
      R => s00_axi_aresetn_0
    );
\slv_reg14_r1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_black_lines(10),
      Q => slv_reg14_r1(10),
      R => s00_axi_aresetn_0
    );
\slv_reg14_r1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_black_lines(11),
      Q => slv_reg14_r1(11),
      R => s00_axi_aresetn_0
    );
\slv_reg14_r1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_black_lines(12),
      Q => slv_reg14_r1(12),
      R => s00_axi_aresetn_0
    );
\slv_reg14_r1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_black_lines(13),
      Q => slv_reg14_r1(13),
      R => s00_axi_aresetn_0
    );
\slv_reg14_r1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_black_lines(14),
      Q => slv_reg14_r1(14),
      R => s00_axi_aresetn_0
    );
\slv_reg14_r1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_black_lines(15),
      Q => slv_reg14_r1(15),
      R => s00_axi_aresetn_0
    );
\slv_reg14_r1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_black_lines(16),
      Q => slv_reg14_r1(16),
      R => s00_axi_aresetn_0
    );
\slv_reg14_r1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_black_lines(17),
      Q => slv_reg14_r1(17),
      R => s00_axi_aresetn_0
    );
\slv_reg14_r1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_black_lines(18),
      Q => slv_reg14_r1(18),
      R => s00_axi_aresetn_0
    );
\slv_reg14_r1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_black_lines(19),
      Q => slv_reg14_r1(19),
      R => s00_axi_aresetn_0
    );
\slv_reg14_r1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_black_lines(1),
      Q => slv_reg14_r1(1),
      R => s00_axi_aresetn_0
    );
\slv_reg14_r1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_black_lines(20),
      Q => slv_reg14_r1(20),
      R => s00_axi_aresetn_0
    );
\slv_reg14_r1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_black_lines(21),
      Q => slv_reg14_r1(21),
      R => s00_axi_aresetn_0
    );
\slv_reg14_r1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_black_lines(22),
      Q => slv_reg14_r1(22),
      R => s00_axi_aresetn_0
    );
\slv_reg14_r1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_black_lines(23),
      Q => slv_reg14_r1(23),
      R => s00_axi_aresetn_0
    );
\slv_reg14_r1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_black_lines(24),
      Q => slv_reg14_r1(24),
      R => s00_axi_aresetn_0
    );
\slv_reg14_r1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_black_lines(25),
      Q => slv_reg14_r1(25),
      R => s00_axi_aresetn_0
    );
\slv_reg14_r1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_black_lines(26),
      Q => slv_reg14_r1(26),
      R => s00_axi_aresetn_0
    );
\slv_reg14_r1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_black_lines(27),
      Q => slv_reg14_r1(27),
      R => s00_axi_aresetn_0
    );
\slv_reg14_r1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_black_lines(28),
      Q => slv_reg14_r1(28),
      R => s00_axi_aresetn_0
    );
\slv_reg14_r1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_black_lines(29),
      Q => slv_reg14_r1(29),
      R => s00_axi_aresetn_0
    );
\slv_reg14_r1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_black_lines(2),
      Q => slv_reg14_r1(2),
      R => s00_axi_aresetn_0
    );
\slv_reg14_r1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_black_lines(30),
      Q => slv_reg14_r1(30),
      R => s00_axi_aresetn_0
    );
\slv_reg14_r1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_black_lines(31),
      Q => slv_reg14_r1(31),
      R => s00_axi_aresetn_0
    );
\slv_reg14_r1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_black_lines(3),
      Q => slv_reg14_r1(3),
      R => s00_axi_aresetn_0
    );
\slv_reg14_r1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_black_lines(4),
      Q => slv_reg14_r1(4),
      R => s00_axi_aresetn_0
    );
\slv_reg14_r1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_black_lines(5),
      Q => slv_reg14_r1(5),
      R => s00_axi_aresetn_0
    );
\slv_reg14_r1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_black_lines(6),
      Q => slv_reg14_r1(6),
      R => s00_axi_aresetn_0
    );
\slv_reg14_r1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_black_lines(7),
      Q => slv_reg14_r1(7),
      R => s00_axi_aresetn_0
    );
\slv_reg14_r1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_black_lines(8),
      Q => slv_reg14_r1(8),
      R => s00_axi_aresetn_0
    );
\slv_reg14_r1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_black_lines(9),
      Q => slv_reg14_r1(9),
      R => s00_axi_aresetn_0
    );
\slv_reg15_r1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_image_lines(0),
      Q => slv_reg15_r1(0),
      R => s00_axi_aresetn_0
    );
\slv_reg15_r1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_image_lines(10),
      Q => slv_reg15_r1(10),
      R => s00_axi_aresetn_0
    );
\slv_reg15_r1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_image_lines(11),
      Q => slv_reg15_r1(11),
      R => s00_axi_aresetn_0
    );
\slv_reg15_r1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_image_lines(12),
      Q => slv_reg15_r1(12),
      R => s00_axi_aresetn_0
    );
\slv_reg15_r1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_image_lines(13),
      Q => slv_reg15_r1(13),
      R => s00_axi_aresetn_0
    );
\slv_reg15_r1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_image_lines(14),
      Q => slv_reg15_r1(14),
      R => s00_axi_aresetn_0
    );
\slv_reg15_r1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_image_lines(15),
      Q => slv_reg15_r1(15),
      R => s00_axi_aresetn_0
    );
\slv_reg15_r1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_image_lines(16),
      Q => slv_reg15_r1(16),
      R => s00_axi_aresetn_0
    );
\slv_reg15_r1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_image_lines(17),
      Q => slv_reg15_r1(17),
      R => s00_axi_aresetn_0
    );
\slv_reg15_r1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_image_lines(18),
      Q => slv_reg15_r1(18),
      R => s00_axi_aresetn_0
    );
\slv_reg15_r1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_image_lines(19),
      Q => slv_reg15_r1(19),
      R => s00_axi_aresetn_0
    );
\slv_reg15_r1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_image_lines(1),
      Q => slv_reg15_r1(1),
      R => s00_axi_aresetn_0
    );
\slv_reg15_r1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_image_lines(20),
      Q => slv_reg15_r1(20),
      R => s00_axi_aresetn_0
    );
\slv_reg15_r1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_image_lines(21),
      Q => slv_reg15_r1(21),
      R => s00_axi_aresetn_0
    );
\slv_reg15_r1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_image_lines(22),
      Q => slv_reg15_r1(22),
      R => s00_axi_aresetn_0
    );
\slv_reg15_r1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_image_lines(23),
      Q => slv_reg15_r1(23),
      R => s00_axi_aresetn_0
    );
\slv_reg15_r1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_image_lines(24),
      Q => slv_reg15_r1(24),
      R => s00_axi_aresetn_0
    );
\slv_reg15_r1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_image_lines(25),
      Q => slv_reg15_r1(25),
      R => s00_axi_aresetn_0
    );
\slv_reg15_r1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_image_lines(26),
      Q => slv_reg15_r1(26),
      R => s00_axi_aresetn_0
    );
\slv_reg15_r1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_image_lines(27),
      Q => slv_reg15_r1(27),
      R => s00_axi_aresetn_0
    );
\slv_reg15_r1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_image_lines(28),
      Q => slv_reg15_r1(28),
      R => s00_axi_aresetn_0
    );
\slv_reg15_r1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_image_lines(29),
      Q => slv_reg15_r1(29),
      R => s00_axi_aresetn_0
    );
\slv_reg15_r1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_image_lines(2),
      Q => slv_reg15_r1(2),
      R => s00_axi_aresetn_0
    );
\slv_reg15_r1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_image_lines(30),
      Q => slv_reg15_r1(30),
      R => s00_axi_aresetn_0
    );
\slv_reg15_r1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_image_lines(31),
      Q => slv_reg15_r1(31),
      R => s00_axi_aresetn_0
    );
\slv_reg15_r1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_image_lines(3),
      Q => slv_reg15_r1(3),
      R => s00_axi_aresetn_0
    );
\slv_reg15_r1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_image_lines(4),
      Q => slv_reg15_r1(4),
      R => s00_axi_aresetn_0
    );
\slv_reg15_r1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_image_lines(5),
      Q => slv_reg15_r1(5),
      R => s00_axi_aresetn_0
    );
\slv_reg15_r1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_image_lines(6),
      Q => slv_reg15_r1(6),
      R => s00_axi_aresetn_0
    );
\slv_reg15_r1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_image_lines(7),
      Q => slv_reg15_r1(7),
      R => s00_axi_aresetn_0
    );
\slv_reg15_r1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_image_lines(8),
      Q => slv_reg15_r1(8),
      R => s00_axi_aresetn_0
    );
\slv_reg15_r1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_image_lines(9),
      Q => slv_reg15_r1(9),
      R => s00_axi_aresetn_0
    );
\slv_reg16_r1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_black_pixels(0),
      Q => slv_reg16_r1(0),
      R => s00_axi_aresetn_0
    );
\slv_reg16_r1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_black_pixels(10),
      Q => slv_reg16_r1(10),
      R => s00_axi_aresetn_0
    );
\slv_reg16_r1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_black_pixels(11),
      Q => slv_reg16_r1(11),
      R => s00_axi_aresetn_0
    );
\slv_reg16_r1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_black_pixels(12),
      Q => slv_reg16_r1(12),
      R => s00_axi_aresetn_0
    );
\slv_reg16_r1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_black_pixels(13),
      Q => slv_reg16_r1(13),
      R => s00_axi_aresetn_0
    );
\slv_reg16_r1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_black_pixels(14),
      Q => slv_reg16_r1(14),
      R => s00_axi_aresetn_0
    );
\slv_reg16_r1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_black_pixels(15),
      Q => slv_reg16_r1(15),
      R => s00_axi_aresetn_0
    );
\slv_reg16_r1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_black_pixels(16),
      Q => slv_reg16_r1(16),
      R => s00_axi_aresetn_0
    );
\slv_reg16_r1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_black_pixels(17),
      Q => slv_reg16_r1(17),
      R => s00_axi_aresetn_0
    );
\slv_reg16_r1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_black_pixels(18),
      Q => slv_reg16_r1(18),
      R => s00_axi_aresetn_0
    );
\slv_reg16_r1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_black_pixels(19),
      Q => slv_reg16_r1(19),
      R => s00_axi_aresetn_0
    );
\slv_reg16_r1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_black_pixels(1),
      Q => slv_reg16_r1(1),
      R => s00_axi_aresetn_0
    );
\slv_reg16_r1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_black_pixels(20),
      Q => slv_reg16_r1(20),
      R => s00_axi_aresetn_0
    );
\slv_reg16_r1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_black_pixels(21),
      Q => slv_reg16_r1(21),
      R => s00_axi_aresetn_0
    );
\slv_reg16_r1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_black_pixels(22),
      Q => slv_reg16_r1(22),
      R => s00_axi_aresetn_0
    );
\slv_reg16_r1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_black_pixels(23),
      Q => slv_reg16_r1(23),
      R => s00_axi_aresetn_0
    );
\slv_reg16_r1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_black_pixels(24),
      Q => slv_reg16_r1(24),
      R => s00_axi_aresetn_0
    );
\slv_reg16_r1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_black_pixels(25),
      Q => slv_reg16_r1(25),
      R => s00_axi_aresetn_0
    );
\slv_reg16_r1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_black_pixels(26),
      Q => slv_reg16_r1(26),
      R => s00_axi_aresetn_0
    );
\slv_reg16_r1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_black_pixels(27),
      Q => slv_reg16_r1(27),
      R => s00_axi_aresetn_0
    );
\slv_reg16_r1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_black_pixels(28),
      Q => slv_reg16_r1(28),
      R => s00_axi_aresetn_0
    );
\slv_reg16_r1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_black_pixels(29),
      Q => slv_reg16_r1(29),
      R => s00_axi_aresetn_0
    );
\slv_reg16_r1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_black_pixels(2),
      Q => slv_reg16_r1(2),
      R => s00_axi_aresetn_0
    );
\slv_reg16_r1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_black_pixels(30),
      Q => slv_reg16_r1(30),
      R => s00_axi_aresetn_0
    );
\slv_reg16_r1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_black_pixels(31),
      Q => slv_reg16_r1(31),
      R => s00_axi_aresetn_0
    );
\slv_reg16_r1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_black_pixels(3),
      Q => slv_reg16_r1(3),
      R => s00_axi_aresetn_0
    );
\slv_reg16_r1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_black_pixels(4),
      Q => slv_reg16_r1(4),
      R => s00_axi_aresetn_0
    );
\slv_reg16_r1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_black_pixels(5),
      Q => slv_reg16_r1(5),
      R => s00_axi_aresetn_0
    );
\slv_reg16_r1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_black_pixels(6),
      Q => slv_reg16_r1(6),
      R => s00_axi_aresetn_0
    );
\slv_reg16_r1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_black_pixels(7),
      Q => slv_reg16_r1(7),
      R => s00_axi_aresetn_0
    );
\slv_reg16_r1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_black_pixels(8),
      Q => slv_reg16_r1(8),
      R => s00_axi_aresetn_0
    );
\slv_reg16_r1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_black_pixels(9),
      Q => slv_reg16_r1(9),
      R => s00_axi_aresetn_0
    );
\slv_reg17_r1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_image_pixels(0),
      Q => slv_reg17_r1(0),
      R => s00_axi_aresetn_0
    );
\slv_reg17_r1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_image_pixels(10),
      Q => slv_reg17_r1(10),
      R => s00_axi_aresetn_0
    );
\slv_reg17_r1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_image_pixels(11),
      Q => slv_reg17_r1(11),
      R => s00_axi_aresetn_0
    );
\slv_reg17_r1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_image_pixels(12),
      Q => slv_reg17_r1(12),
      R => s00_axi_aresetn_0
    );
\slv_reg17_r1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_image_pixels(13),
      Q => slv_reg17_r1(13),
      R => s00_axi_aresetn_0
    );
\slv_reg17_r1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_image_pixels(14),
      Q => slv_reg17_r1(14),
      R => s00_axi_aresetn_0
    );
\slv_reg17_r1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_image_pixels(15),
      Q => slv_reg17_r1(15),
      R => s00_axi_aresetn_0
    );
\slv_reg17_r1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_image_pixels(16),
      Q => slv_reg17_r1(16),
      R => s00_axi_aresetn_0
    );
\slv_reg17_r1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_image_pixels(17),
      Q => slv_reg17_r1(17),
      R => s00_axi_aresetn_0
    );
\slv_reg17_r1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_image_pixels(18),
      Q => slv_reg17_r1(18),
      R => s00_axi_aresetn_0
    );
\slv_reg17_r1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_image_pixels(19),
      Q => slv_reg17_r1(19),
      R => s00_axi_aresetn_0
    );
\slv_reg17_r1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_image_pixels(1),
      Q => slv_reg17_r1(1),
      R => s00_axi_aresetn_0
    );
\slv_reg17_r1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_image_pixels(20),
      Q => slv_reg17_r1(20),
      R => s00_axi_aresetn_0
    );
\slv_reg17_r1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_image_pixels(21),
      Q => slv_reg17_r1(21),
      R => s00_axi_aresetn_0
    );
\slv_reg17_r1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_image_pixels(22),
      Q => slv_reg17_r1(22),
      R => s00_axi_aresetn_0
    );
\slv_reg17_r1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_image_pixels(23),
      Q => slv_reg17_r1(23),
      R => s00_axi_aresetn_0
    );
\slv_reg17_r1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_image_pixels(24),
      Q => slv_reg17_r1(24),
      R => s00_axi_aresetn_0
    );
\slv_reg17_r1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_image_pixels(25),
      Q => slv_reg17_r1(25),
      R => s00_axi_aresetn_0
    );
\slv_reg17_r1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_image_pixels(26),
      Q => slv_reg17_r1(26),
      R => s00_axi_aresetn_0
    );
\slv_reg17_r1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_image_pixels(27),
      Q => slv_reg17_r1(27),
      R => s00_axi_aresetn_0
    );
\slv_reg17_r1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_image_pixels(28),
      Q => slv_reg17_r1(28),
      R => s00_axi_aresetn_0
    );
\slv_reg17_r1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_image_pixels(29),
      Q => slv_reg17_r1(29),
      R => s00_axi_aresetn_0
    );
\slv_reg17_r1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_image_pixels(2),
      Q => slv_reg17_r1(2),
      R => s00_axi_aresetn_0
    );
\slv_reg17_r1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_image_pixels(30),
      Q => slv_reg17_r1(30),
      R => s00_axi_aresetn_0
    );
\slv_reg17_r1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_image_pixels(31),
      Q => slv_reg17_r1(31),
      R => s00_axi_aresetn_0
    );
\slv_reg17_r1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_image_pixels(3),
      Q => slv_reg17_r1(3),
      R => s00_axi_aresetn_0
    );
\slv_reg17_r1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_image_pixels(4),
      Q => slv_reg17_r1(4),
      R => s00_axi_aresetn_0
    );
\slv_reg17_r1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_image_pixels(5),
      Q => slv_reg17_r1(5),
      R => s00_axi_aresetn_0
    );
\slv_reg17_r1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_image_pixels(6),
      Q => slv_reg17_r1(6),
      R => s00_axi_aresetn_0
    );
\slv_reg17_r1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_image_pixels(7),
      Q => slv_reg17_r1(7),
      R => s00_axi_aresetn_0
    );
\slv_reg17_r1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_image_pixels(8),
      Q => slv_reg17_r1(8),
      R => s00_axi_aresetn_0
    );
\slv_reg17_r1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_image_pixels(9),
      Q => slv_reg17_r1(9),
      R => s00_axi_aresetn_0
    );
\slv_reg18_r1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_frames(0),
      Q => slv_reg18_r1(0),
      R => s00_axi_aresetn_0
    );
\slv_reg18_r1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_frames(10),
      Q => slv_reg18_r1(10),
      R => s00_axi_aresetn_0
    );
\slv_reg18_r1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_frames(11),
      Q => slv_reg18_r1(11),
      R => s00_axi_aresetn_0
    );
\slv_reg18_r1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_frames(12),
      Q => slv_reg18_r1(12),
      R => s00_axi_aresetn_0
    );
\slv_reg18_r1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_frames(13),
      Q => slv_reg18_r1(13),
      R => s00_axi_aresetn_0
    );
\slv_reg18_r1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_frames(14),
      Q => slv_reg18_r1(14),
      R => s00_axi_aresetn_0
    );
\slv_reg18_r1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_frames(15),
      Q => slv_reg18_r1(15),
      R => s00_axi_aresetn_0
    );
\slv_reg18_r1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_frames(16),
      Q => slv_reg18_r1(16),
      R => s00_axi_aresetn_0
    );
\slv_reg18_r1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_frames(17),
      Q => slv_reg18_r1(17),
      R => s00_axi_aresetn_0
    );
\slv_reg18_r1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_frames(18),
      Q => slv_reg18_r1(18),
      R => s00_axi_aresetn_0
    );
\slv_reg18_r1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_frames(19),
      Q => slv_reg18_r1(19),
      R => s00_axi_aresetn_0
    );
\slv_reg18_r1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_frames(1),
      Q => slv_reg18_r1(1),
      R => s00_axi_aresetn_0
    );
\slv_reg18_r1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_frames(20),
      Q => slv_reg18_r1(20),
      R => s00_axi_aresetn_0
    );
\slv_reg18_r1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_frames(21),
      Q => slv_reg18_r1(21),
      R => s00_axi_aresetn_0
    );
\slv_reg18_r1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_frames(22),
      Q => slv_reg18_r1(22),
      R => s00_axi_aresetn_0
    );
\slv_reg18_r1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_frames(23),
      Q => slv_reg18_r1(23),
      R => s00_axi_aresetn_0
    );
\slv_reg18_r1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_frames(24),
      Q => slv_reg18_r1(24),
      R => s00_axi_aresetn_0
    );
\slv_reg18_r1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_frames(25),
      Q => slv_reg18_r1(25),
      R => s00_axi_aresetn_0
    );
\slv_reg18_r1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_frames(26),
      Q => slv_reg18_r1(26),
      R => s00_axi_aresetn_0
    );
\slv_reg18_r1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_frames(27),
      Q => slv_reg18_r1(27),
      R => s00_axi_aresetn_0
    );
\slv_reg18_r1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_frames(28),
      Q => slv_reg18_r1(28),
      R => s00_axi_aresetn_0
    );
\slv_reg18_r1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_frames(29),
      Q => slv_reg18_r1(29),
      R => s00_axi_aresetn_0
    );
\slv_reg18_r1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_frames(2),
      Q => slv_reg18_r1(2),
      R => s00_axi_aresetn_0
    );
\slv_reg18_r1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_frames(30),
      Q => slv_reg18_r1(30),
      R => s00_axi_aresetn_0
    );
\slv_reg18_r1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_frames(31),
      Q => slv_reg18_r1(31),
      R => s00_axi_aresetn_0
    );
\slv_reg18_r1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_frames(3),
      Q => slv_reg18_r1(3),
      R => s00_axi_aresetn_0
    );
\slv_reg18_r1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_frames(4),
      Q => slv_reg18_r1(4),
      R => s00_axi_aresetn_0
    );
\slv_reg18_r1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_frames(5),
      Q => slv_reg18_r1(5),
      R => s00_axi_aresetn_0
    );
\slv_reg18_r1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_frames(6),
      Q => slv_reg18_r1(6),
      R => s00_axi_aresetn_0
    );
\slv_reg18_r1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_frames(7),
      Q => slv_reg18_r1(7),
      R => s00_axi_aresetn_0
    );
\slv_reg18_r1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_frames(8),
      Q => slv_reg18_r1(8),
      R => s00_axi_aresetn_0
    );
\slv_reg18_r1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_frames(9),
      Q => slv_reg18_r1(9),
      R => s00_axi_aresetn_0
    );
\slv_reg19_r1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_windows(0),
      Q => slv_reg19_r1(0),
      R => s00_axi_aresetn_0
    );
\slv_reg19_r1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_windows(10),
      Q => slv_reg19_r1(10),
      R => s00_axi_aresetn_0
    );
\slv_reg19_r1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_windows(11),
      Q => slv_reg19_r1(11),
      R => s00_axi_aresetn_0
    );
\slv_reg19_r1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_windows(12),
      Q => slv_reg19_r1(12),
      R => s00_axi_aresetn_0
    );
\slv_reg19_r1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_windows(13),
      Q => slv_reg19_r1(13),
      R => s00_axi_aresetn_0
    );
\slv_reg19_r1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_windows(14),
      Q => slv_reg19_r1(14),
      R => s00_axi_aresetn_0
    );
\slv_reg19_r1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_windows(15),
      Q => slv_reg19_r1(15),
      R => s00_axi_aresetn_0
    );
\slv_reg19_r1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_windows(16),
      Q => slv_reg19_r1(16),
      R => s00_axi_aresetn_0
    );
\slv_reg19_r1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_windows(17),
      Q => slv_reg19_r1(17),
      R => s00_axi_aresetn_0
    );
\slv_reg19_r1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_windows(18),
      Q => slv_reg19_r1(18),
      R => s00_axi_aresetn_0
    );
\slv_reg19_r1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_windows(19),
      Q => slv_reg19_r1(19),
      R => s00_axi_aresetn_0
    );
\slv_reg19_r1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_windows(1),
      Q => slv_reg19_r1(1),
      R => s00_axi_aresetn_0
    );
\slv_reg19_r1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_windows(20),
      Q => slv_reg19_r1(20),
      R => s00_axi_aresetn_0
    );
\slv_reg19_r1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_windows(21),
      Q => slv_reg19_r1(21),
      R => s00_axi_aresetn_0
    );
\slv_reg19_r1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_windows(22),
      Q => slv_reg19_r1(22),
      R => s00_axi_aresetn_0
    );
\slv_reg19_r1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_windows(23),
      Q => slv_reg19_r1(23),
      R => s00_axi_aresetn_0
    );
\slv_reg19_r1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_windows(24),
      Q => slv_reg19_r1(24),
      R => s00_axi_aresetn_0
    );
\slv_reg19_r1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_windows(25),
      Q => slv_reg19_r1(25),
      R => s00_axi_aresetn_0
    );
\slv_reg19_r1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_windows(26),
      Q => slv_reg19_r1(26),
      R => s00_axi_aresetn_0
    );
\slv_reg19_r1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_windows(27),
      Q => slv_reg19_r1(27),
      R => s00_axi_aresetn_0
    );
\slv_reg19_r1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_windows(28),
      Q => slv_reg19_r1(28),
      R => s00_axi_aresetn_0
    );
\slv_reg19_r1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_windows(29),
      Q => slv_reg19_r1(29),
      R => s00_axi_aresetn_0
    );
\slv_reg19_r1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_windows(2),
      Q => slv_reg19_r1(2),
      R => s00_axi_aresetn_0
    );
\slv_reg19_r1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_windows(30),
      Q => slv_reg19_r1(30),
      R => s00_axi_aresetn_0
    );
\slv_reg19_r1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_windows(31),
      Q => slv_reg19_r1(31),
      R => s00_axi_aresetn_0
    );
\slv_reg19_r1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_windows(3),
      Q => slv_reg19_r1(3),
      R => s00_axi_aresetn_0
    );
\slv_reg19_r1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_windows(4),
      Q => slv_reg19_r1(4),
      R => s00_axi_aresetn_0
    );
\slv_reg19_r1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_windows(5),
      Q => slv_reg19_r1(5),
      R => s00_axi_aresetn_0
    );
\slv_reg19_r1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_windows(6),
      Q => slv_reg19_r1(6),
      R => s00_axi_aresetn_0
    );
\slv_reg19_r1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_windows(7),
      Q => slv_reg19_r1(7),
      R => s00_axi_aresetn_0
    );
\slv_reg19_r1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_windows(8),
      Q => slv_reg19_r1(8),
      R => s00_axi_aresetn_0
    );
\slv_reg19_r1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_windows(9),
      Q => slv_reg19_r1(9),
      R => s00_axi_aresetn_0
    );
\slv_reg20_r1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_clocks(0),
      Q => slv_reg20_r1(0),
      R => s00_axi_aresetn_0
    );
\slv_reg20_r1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_clocks(10),
      Q => slv_reg20_r1(10),
      R => s00_axi_aresetn_0
    );
\slv_reg20_r1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_clocks(11),
      Q => slv_reg20_r1(11),
      R => s00_axi_aresetn_0
    );
\slv_reg20_r1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_clocks(12),
      Q => slv_reg20_r1(12),
      R => s00_axi_aresetn_0
    );
\slv_reg20_r1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_clocks(13),
      Q => slv_reg20_r1(13),
      R => s00_axi_aresetn_0
    );
\slv_reg20_r1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_clocks(14),
      Q => slv_reg20_r1(14),
      R => s00_axi_aresetn_0
    );
\slv_reg20_r1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_clocks(15),
      Q => slv_reg20_r1(15),
      R => s00_axi_aresetn_0
    );
\slv_reg20_r1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_clocks(16),
      Q => slv_reg20_r1(16),
      R => s00_axi_aresetn_0
    );
\slv_reg20_r1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_clocks(17),
      Q => slv_reg20_r1(17),
      R => s00_axi_aresetn_0
    );
\slv_reg20_r1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_clocks(18),
      Q => slv_reg20_r1(18),
      R => s00_axi_aresetn_0
    );
\slv_reg20_r1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_clocks(19),
      Q => slv_reg20_r1(19),
      R => s00_axi_aresetn_0
    );
\slv_reg20_r1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_clocks(1),
      Q => slv_reg20_r1(1),
      R => s00_axi_aresetn_0
    );
\slv_reg20_r1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_clocks(20),
      Q => slv_reg20_r1(20),
      R => s00_axi_aresetn_0
    );
\slv_reg20_r1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_clocks(21),
      Q => slv_reg20_r1(21),
      R => s00_axi_aresetn_0
    );
\slv_reg20_r1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_clocks(22),
      Q => slv_reg20_r1(22),
      R => s00_axi_aresetn_0
    );
\slv_reg20_r1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_clocks(23),
      Q => slv_reg20_r1(23),
      R => s00_axi_aresetn_0
    );
\slv_reg20_r1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_clocks(24),
      Q => slv_reg20_r1(24),
      R => s00_axi_aresetn_0
    );
\slv_reg20_r1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_clocks(25),
      Q => slv_reg20_r1(25),
      R => s00_axi_aresetn_0
    );
\slv_reg20_r1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_clocks(26),
      Q => slv_reg20_r1(26),
      R => s00_axi_aresetn_0
    );
\slv_reg20_r1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_clocks(27),
      Q => slv_reg20_r1(27),
      R => s00_axi_aresetn_0
    );
\slv_reg20_r1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_clocks(28),
      Q => slv_reg20_r1(28),
      R => s00_axi_aresetn_0
    );
\slv_reg20_r1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_clocks(29),
      Q => slv_reg20_r1(29),
      R => s00_axi_aresetn_0
    );
\slv_reg20_r1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_clocks(2),
      Q => slv_reg20_r1(2),
      R => s00_axi_aresetn_0
    );
\slv_reg20_r1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_clocks(30),
      Q => slv_reg20_r1(30),
      R => s00_axi_aresetn_0
    );
\slv_reg20_r1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_clocks(31),
      Q => slv_reg20_r1(31),
      R => s00_axi_aresetn_0
    );
\slv_reg20_r1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_clocks(3),
      Q => slv_reg20_r1(3),
      R => s00_axi_aresetn_0
    );
\slv_reg20_r1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_clocks(4),
      Q => slv_reg20_r1(4),
      R => s00_axi_aresetn_0
    );
\slv_reg20_r1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_clocks(5),
      Q => slv_reg20_r1(5),
      R => s00_axi_aresetn_0
    );
\slv_reg20_r1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_clocks(6),
      Q => slv_reg20_r1(6),
      R => s00_axi_aresetn_0
    );
\slv_reg20_r1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_clocks(7),
      Q => slv_reg20_r1(7),
      R => s00_axi_aresetn_0
    );
\slv_reg20_r1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_clocks(8),
      Q => slv_reg20_r1(8),
      R => s00_axi_aresetn_0
    );
\slv_reg20_r1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_clocks(9),
      Q => slv_reg20_r1(9),
      R => s00_axi_aresetn_0
    );
\slv_reg21_r1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_start_lines(0),
      Q => slv_reg21_r1(0),
      R => s00_axi_aresetn_0
    );
\slv_reg21_r1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_start_lines(10),
      Q => slv_reg21_r1(10),
      R => s00_axi_aresetn_0
    );
\slv_reg21_r1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_start_lines(11),
      Q => slv_reg21_r1(11),
      R => s00_axi_aresetn_0
    );
\slv_reg21_r1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_start_lines(12),
      Q => slv_reg21_r1(12),
      R => s00_axi_aresetn_0
    );
\slv_reg21_r1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_start_lines(13),
      Q => slv_reg21_r1(13),
      R => s00_axi_aresetn_0
    );
\slv_reg21_r1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_start_lines(14),
      Q => slv_reg21_r1(14),
      R => s00_axi_aresetn_0
    );
\slv_reg21_r1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_start_lines(15),
      Q => slv_reg21_r1(15),
      R => s00_axi_aresetn_0
    );
\slv_reg21_r1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_start_lines(16),
      Q => slv_reg21_r1(16),
      R => s00_axi_aresetn_0
    );
\slv_reg21_r1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_start_lines(17),
      Q => slv_reg21_r1(17),
      R => s00_axi_aresetn_0
    );
\slv_reg21_r1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_start_lines(18),
      Q => slv_reg21_r1(18),
      R => s00_axi_aresetn_0
    );
\slv_reg21_r1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_start_lines(19),
      Q => slv_reg21_r1(19),
      R => s00_axi_aresetn_0
    );
\slv_reg21_r1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_start_lines(1),
      Q => slv_reg21_r1(1),
      R => s00_axi_aresetn_0
    );
\slv_reg21_r1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_start_lines(20),
      Q => slv_reg21_r1(20),
      R => s00_axi_aresetn_0
    );
\slv_reg21_r1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_start_lines(21),
      Q => slv_reg21_r1(21),
      R => s00_axi_aresetn_0
    );
\slv_reg21_r1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_start_lines(22),
      Q => slv_reg21_r1(22),
      R => s00_axi_aresetn_0
    );
\slv_reg21_r1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_start_lines(23),
      Q => slv_reg21_r1(23),
      R => s00_axi_aresetn_0
    );
\slv_reg21_r1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_start_lines(24),
      Q => slv_reg21_r1(24),
      R => s00_axi_aresetn_0
    );
\slv_reg21_r1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_start_lines(25),
      Q => slv_reg21_r1(25),
      R => s00_axi_aresetn_0
    );
\slv_reg21_r1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_start_lines(26),
      Q => slv_reg21_r1(26),
      R => s00_axi_aresetn_0
    );
\slv_reg21_r1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_start_lines(27),
      Q => slv_reg21_r1(27),
      R => s00_axi_aresetn_0
    );
\slv_reg21_r1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_start_lines(28),
      Q => slv_reg21_r1(28),
      R => s00_axi_aresetn_0
    );
\slv_reg21_r1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_start_lines(29),
      Q => slv_reg21_r1(29),
      R => s00_axi_aresetn_0
    );
\slv_reg21_r1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_start_lines(2),
      Q => slv_reg21_r1(2),
      R => s00_axi_aresetn_0
    );
\slv_reg21_r1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_start_lines(30),
      Q => slv_reg21_r1(30),
      R => s00_axi_aresetn_0
    );
\slv_reg21_r1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_start_lines(31),
      Q => slv_reg21_r1(31),
      R => s00_axi_aresetn_0
    );
\slv_reg21_r1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_start_lines(3),
      Q => slv_reg21_r1(3),
      R => s00_axi_aresetn_0
    );
\slv_reg21_r1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_start_lines(4),
      Q => slv_reg21_r1(4),
      R => s00_axi_aresetn_0
    );
\slv_reg21_r1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_start_lines(5),
      Q => slv_reg21_r1(5),
      R => s00_axi_aresetn_0
    );
\slv_reg21_r1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_start_lines(6),
      Q => slv_reg21_r1(6),
      R => s00_axi_aresetn_0
    );
\slv_reg21_r1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_start_lines(7),
      Q => slv_reg21_r1(7),
      R => s00_axi_aresetn_0
    );
\slv_reg21_r1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_start_lines(8),
      Q => slv_reg21_r1(8),
      R => s00_axi_aresetn_0
    );
\slv_reg21_r1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_start_lines(9),
      Q => slv_reg21_r1(9),
      R => s00_axi_aresetn_0
    );
\slv_reg22_r1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_end_lines(0),
      Q => slv_reg22_r1(0),
      R => s00_axi_aresetn_0
    );
\slv_reg22_r1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_end_lines(10),
      Q => slv_reg22_r1(10),
      R => s00_axi_aresetn_0
    );
\slv_reg22_r1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_end_lines(11),
      Q => slv_reg22_r1(11),
      R => s00_axi_aresetn_0
    );
\slv_reg22_r1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_end_lines(12),
      Q => slv_reg22_r1(12),
      R => s00_axi_aresetn_0
    );
\slv_reg22_r1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_end_lines(13),
      Q => slv_reg22_r1(13),
      R => s00_axi_aresetn_0
    );
\slv_reg22_r1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_end_lines(14),
      Q => slv_reg22_r1(14),
      R => s00_axi_aresetn_0
    );
\slv_reg22_r1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_end_lines(15),
      Q => slv_reg22_r1(15),
      R => s00_axi_aresetn_0
    );
\slv_reg22_r1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_end_lines(16),
      Q => slv_reg22_r1(16),
      R => s00_axi_aresetn_0
    );
\slv_reg22_r1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_end_lines(17),
      Q => slv_reg22_r1(17),
      R => s00_axi_aresetn_0
    );
\slv_reg22_r1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_end_lines(18),
      Q => slv_reg22_r1(18),
      R => s00_axi_aresetn_0
    );
\slv_reg22_r1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_end_lines(19),
      Q => slv_reg22_r1(19),
      R => s00_axi_aresetn_0
    );
\slv_reg22_r1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_end_lines(1),
      Q => slv_reg22_r1(1),
      R => s00_axi_aresetn_0
    );
\slv_reg22_r1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_end_lines(20),
      Q => slv_reg22_r1(20),
      R => s00_axi_aresetn_0
    );
\slv_reg22_r1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_end_lines(21),
      Q => slv_reg22_r1(21),
      R => s00_axi_aresetn_0
    );
\slv_reg22_r1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_end_lines(22),
      Q => slv_reg22_r1(22),
      R => s00_axi_aresetn_0
    );
\slv_reg22_r1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_end_lines(23),
      Q => slv_reg22_r1(23),
      R => s00_axi_aresetn_0
    );
\slv_reg22_r1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_end_lines(24),
      Q => slv_reg22_r1(24),
      R => s00_axi_aresetn_0
    );
\slv_reg22_r1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_end_lines(25),
      Q => slv_reg22_r1(25),
      R => s00_axi_aresetn_0
    );
\slv_reg22_r1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_end_lines(26),
      Q => slv_reg22_r1(26),
      R => s00_axi_aresetn_0
    );
\slv_reg22_r1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_end_lines(27),
      Q => slv_reg22_r1(27),
      R => s00_axi_aresetn_0
    );
\slv_reg22_r1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_end_lines(28),
      Q => slv_reg22_r1(28),
      R => s00_axi_aresetn_0
    );
\slv_reg22_r1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_end_lines(29),
      Q => slv_reg22_r1(29),
      R => s00_axi_aresetn_0
    );
\slv_reg22_r1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_end_lines(2),
      Q => slv_reg22_r1(2),
      R => s00_axi_aresetn_0
    );
\slv_reg22_r1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_end_lines(30),
      Q => slv_reg22_r1(30),
      R => s00_axi_aresetn_0
    );
\slv_reg22_r1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_end_lines(31),
      Q => slv_reg22_r1(31),
      R => s00_axi_aresetn_0
    );
\slv_reg22_r1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_end_lines(3),
      Q => slv_reg22_r1(3),
      R => s00_axi_aresetn_0
    );
\slv_reg22_r1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_end_lines(4),
      Q => slv_reg22_r1(4),
      R => s00_axi_aresetn_0
    );
\slv_reg22_r1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_end_lines(5),
      Q => slv_reg22_r1(5),
      R => s00_axi_aresetn_0
    );
\slv_reg22_r1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_end_lines(6),
      Q => slv_reg22_r1(6),
      R => s00_axi_aresetn_0
    );
\slv_reg22_r1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_end_lines(7),
      Q => slv_reg22_r1(7),
      R => s00_axi_aresetn_0
    );
\slv_reg22_r1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_end_lines(8),
      Q => slv_reg22_r1(8),
      R => s00_axi_aresetn_0
    );
\slv_reg22_r1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => host_decoder_frame_start,
      D => host_decoder_cnt_end_lines(9),
      Q => slv_reg22_r1(9),
      R => s00_axi_aresetn_0
    );
\slv_reg23[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => sel0(4),
      I1 => sel0(3),
      I2 => sel0(5),
      I3 => \slv_reg23[31]_i_2_n_0\,
      I4 => \slv_reg23[31]_i_3_n_0\,
      I5 => s00_axi_wstrb(1),
      O => \slv_reg23[15]_i_1_n_0\
    );
\slv_reg23[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => sel0(4),
      I1 => sel0(3),
      I2 => sel0(5),
      I3 => \slv_reg23[31]_i_2_n_0\,
      I4 => \slv_reg23[31]_i_3_n_0\,
      I5 => s00_axi_wstrb(2),
      O => \slv_reg23[23]_i_1_n_0\
    );
\slv_reg23[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => sel0(4),
      I1 => sel0(3),
      I2 => sel0(5),
      I3 => \slv_reg23[31]_i_2_n_0\,
      I4 => \slv_reg23[31]_i_3_n_0\,
      I5 => s00_axi_wstrb(3),
      O => \slv_reg23[31]_i_1_n_0\
    );
\slv_reg23[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => sel0(2),
      O => \slv_reg23[31]_i_2_n_0\
    );
\slv_reg23[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^s00_axi_awready\,
      I1 => s00_axi_awvalid,
      I2 => s00_axi_wvalid,
      I3 => \^s00_axi_wready\,
      O => \slv_reg23[31]_i_3_n_0\
    );
\slv_reg23[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => sel0(4),
      I1 => sel0(3),
      I2 => sel0(5),
      I3 => \slv_reg23[31]_i_2_n_0\,
      I4 => \slv_reg23[31]_i_3_n_0\,
      I5 => s00_axi_wstrb(0),
      O => \slv_reg23[7]_i_1_n_0\
    );
\slv_reg23_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg23[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg23_reg_n_0_[0]\,
      R => s00_axi_aresetn_0
    );
\slv_reg23_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg23[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg23_reg_n_0_[10]\,
      R => s00_axi_aresetn_0
    );
\slv_reg23_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg23[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg23_reg_n_0_[11]\,
      R => s00_axi_aresetn_0
    );
\slv_reg23_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg23[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg23_reg_n_0_[12]\,
      R => s00_axi_aresetn_0
    );
\slv_reg23_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg23[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg23_reg_n_0_[13]\,
      R => s00_axi_aresetn_0
    );
\slv_reg23_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg23[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg23_reg_n_0_[14]\,
      R => s00_axi_aresetn_0
    );
\slv_reg23_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg23[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg23_reg_n_0_[15]\,
      R => s00_axi_aresetn_0
    );
\slv_reg23_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg23[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg23_reg_n_0_[16]\,
      R => s00_axi_aresetn_0
    );
\slv_reg23_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg23[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg23_reg_n_0_[17]\,
      R => s00_axi_aresetn_0
    );
\slv_reg23_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg23[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg23_reg_n_0_[18]\,
      R => s00_axi_aresetn_0
    );
\slv_reg23_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg23[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg23_reg_n_0_[19]\,
      R => s00_axi_aresetn_0
    );
\slv_reg23_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg23[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg23_reg_n_0_[1]\,
      R => s00_axi_aresetn_0
    );
\slv_reg23_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg23[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg23_reg_n_0_[20]\,
      R => s00_axi_aresetn_0
    );
\slv_reg23_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg23[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg23_reg_n_0_[21]\,
      R => s00_axi_aresetn_0
    );
\slv_reg23_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg23[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg23_reg_n_0_[22]\,
      R => s00_axi_aresetn_0
    );
\slv_reg23_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg23[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg23_reg_n_0_[23]\,
      R => s00_axi_aresetn_0
    );
\slv_reg23_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg23[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg23_reg_n_0_[24]\,
      R => s00_axi_aresetn_0
    );
\slv_reg23_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg23[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg23_reg_n_0_[25]\,
      R => s00_axi_aresetn_0
    );
\slv_reg23_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg23[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg23_reg_n_0_[26]\,
      R => s00_axi_aresetn_0
    );
\slv_reg23_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg23[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg23_reg_n_0_[27]\,
      R => s00_axi_aresetn_0
    );
\slv_reg23_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg23[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg23_reg_n_0_[28]\,
      R => s00_axi_aresetn_0
    );
\slv_reg23_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg23[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg23_reg_n_0_[29]\,
      R => s00_axi_aresetn_0
    );
\slv_reg23_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg23[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg23_reg_n_0_[2]\,
      R => s00_axi_aresetn_0
    );
\slv_reg23_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg23[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg23_reg_n_0_[30]\,
      R => s00_axi_aresetn_0
    );
\slv_reg23_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg23[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg23_reg_n_0_[31]\,
      R => s00_axi_aresetn_0
    );
\slv_reg23_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg23[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg23_reg_n_0_[3]\,
      R => s00_axi_aresetn_0
    );
\slv_reg23_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg23[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg23_reg_n_0_[4]\,
      R => s00_axi_aresetn_0
    );
\slv_reg23_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg23[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg23_reg_n_0_[5]\,
      R => s00_axi_aresetn_0
    );
\slv_reg23_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg23[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg23_reg_n_0_[6]\,
      R => s00_axi_aresetn_0
    );
\slv_reg23_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg23[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg23_reg_n_0_[7]\,
      R => s00_axi_aresetn_0
    );
\slv_reg23_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg23[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg23_reg_n_0_[8]\,
      R => s00_axi_aresetn_0
    );
\slv_reg23_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg23[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg23_reg_n_0_[9]\,
      R => s00_axi_aresetn_0
    );
\slv_reg24[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \slv_reg24[15]_i_2_n_0\,
      I1 => sel0(0),
      I2 => sel0(2),
      I3 => sel0(1),
      O => \slv_reg24[15]_i_1_n_0\
    );
\slv_reg24[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => sel0(4),
      I1 => sel0(3),
      I2 => sel0(5),
      I3 => \slv_reg23[31]_i_3_n_0\,
      I4 => s00_axi_wstrb(1),
      O => \slv_reg24[15]_i_2_n_0\
    );
\slv_reg24[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \slv_reg24[23]_i_2_n_0\,
      I1 => sel0(0),
      I2 => sel0(2),
      I3 => sel0(1),
      O => \slv_reg24[23]_i_1_n_0\
    );
\slv_reg24[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => sel0(4),
      I1 => sel0(3),
      I2 => sel0(5),
      I3 => \slv_reg23[31]_i_3_n_0\,
      I4 => s00_axi_wstrb(2),
      O => \slv_reg24[23]_i_2_n_0\
    );
\slv_reg24[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \slv_reg24[31]_i_2_n_0\,
      I1 => sel0(0),
      I2 => sel0(2),
      I3 => sel0(1),
      O => \slv_reg24[31]_i_1_n_0\
    );
\slv_reg24[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => sel0(4),
      I1 => sel0(3),
      I2 => sel0(5),
      I3 => \slv_reg23[31]_i_3_n_0\,
      I4 => s00_axi_wstrb(3),
      O => \slv_reg24[31]_i_2_n_0\
    );
\slv_reg24[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \slv_reg24[7]_i_2_n_0\,
      I1 => sel0(0),
      I2 => sel0(2),
      I3 => sel0(1),
      O => \slv_reg24[7]_i_1_n_0\
    );
\slv_reg24[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => sel0(4),
      I1 => sel0(3),
      I2 => sel0(5),
      I3 => \slv_reg23[31]_i_3_n_0\,
      I4 => s00_axi_wstrb(0),
      O => \slv_reg24[7]_i_2_n_0\
    );
\slv_reg24_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg24[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg24_reg_n_0_[0]\,
      R => s00_axi_aresetn_0
    );
\slv_reg24_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg24[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg24_reg_n_0_[10]\,
      R => s00_axi_aresetn_0
    );
\slv_reg24_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg24[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg24_reg_n_0_[11]\,
      R => s00_axi_aresetn_0
    );
\slv_reg24_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg24[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg24_reg_n_0_[12]\,
      R => s00_axi_aresetn_0
    );
\slv_reg24_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg24[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg24_reg_n_0_[13]\,
      R => s00_axi_aresetn_0
    );
\slv_reg24_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg24[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg24_reg_n_0_[14]\,
      R => s00_axi_aresetn_0
    );
\slv_reg24_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg24[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg24_reg_n_0_[15]\,
      R => s00_axi_aresetn_0
    );
\slv_reg24_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg24[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => host_syncgen_hfporch(0),
      R => s00_axi_aresetn_0
    );
\slv_reg24_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg24[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => host_syncgen_hfporch(1),
      R => s00_axi_aresetn_0
    );
\slv_reg24_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg24[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => host_syncgen_hfporch(2),
      R => s00_axi_aresetn_0
    );
\slv_reg24_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg24[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => host_syncgen_hfporch(3),
      R => s00_axi_aresetn_0
    );
\slv_reg24_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg24[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg24_reg_n_0_[1]\,
      R => s00_axi_aresetn_0
    );
\slv_reg24_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg24[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => host_syncgen_hfporch(4),
      R => s00_axi_aresetn_0
    );
\slv_reg24_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg24[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => host_syncgen_hfporch(5),
      R => s00_axi_aresetn_0
    );
\slv_reg24_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg24[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => host_syncgen_hfporch(6),
      R => s00_axi_aresetn_0
    );
\slv_reg24_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg24[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => host_syncgen_hfporch(7),
      R => s00_axi_aresetn_0
    );
\slv_reg24_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg24[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => host_syncgen_hfporch(8),
      R => s00_axi_aresetn_0
    );
\slv_reg24_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg24[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => host_syncgen_hfporch(9),
      R => s00_axi_aresetn_0
    );
\slv_reg24_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg24[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => host_syncgen_hfporch(10),
      R => s00_axi_aresetn_0
    );
\slv_reg24_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg24[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => host_syncgen_hfporch(11),
      R => s00_axi_aresetn_0
    );
\slv_reg24_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg24[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => host_syncgen_hfporch(12),
      R => s00_axi_aresetn_0
    );
\slv_reg24_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg24[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => host_syncgen_hfporch(13),
      R => s00_axi_aresetn_0
    );
\slv_reg24_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg24[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg24_reg_n_0_[2]\,
      R => s00_axi_aresetn_0
    );
\slv_reg24_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg24[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => host_syncgen_hfporch(14),
      R => s00_axi_aresetn_0
    );
\slv_reg24_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg24[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => host_syncgen_hfporch(15),
      R => s00_axi_aresetn_0
    );
\slv_reg24_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg24[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg24_reg_n_0_[3]\,
      R => s00_axi_aresetn_0
    );
\slv_reg24_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg24[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg24_reg_n_0_[4]\,
      R => s00_axi_aresetn_0
    );
\slv_reg24_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg24[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg24_reg_n_0_[5]\,
      R => s00_axi_aresetn_0
    );
\slv_reg24_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg24[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg24_reg_n_0_[6]\,
      R => s00_axi_aresetn_0
    );
\slv_reg24_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg24[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg24_reg_n_0_[7]\,
      R => s00_axi_aresetn_0
    );
\slv_reg24_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg24[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg24_reg_n_0_[8]\,
      R => s00_axi_aresetn_0
    );
\slv_reg24_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg24[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg24_reg_n_0_[9]\,
      R => s00_axi_aresetn_0
    );
\slv_reg25[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \slv_reg24[15]_i_2_n_0\,
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      O => \slv_reg25[15]_i_1_n_0\
    );
\slv_reg25[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \slv_reg24[23]_i_2_n_0\,
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      O => \slv_reg25[23]_i_1_n_0\
    );
\slv_reg25[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \slv_reg24[31]_i_2_n_0\,
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      O => \slv_reg25[31]_i_1_n_0\
    );
\slv_reg25[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \slv_reg24[7]_i_2_n_0\,
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      O => \slv_reg25[7]_i_1_n_0\
    );
\slv_reg25_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg25[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg25_reg_n_0_[0]\,
      R => s00_axi_aresetn_0
    );
\slv_reg25_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg25[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg25_reg_n_0_[10]\,
      R => s00_axi_aresetn_0
    );
\slv_reg25_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg25[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg25_reg_n_0_[11]\,
      R => s00_axi_aresetn_0
    );
\slv_reg25_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg25[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg25_reg_n_0_[12]\,
      R => s00_axi_aresetn_0
    );
\slv_reg25_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg25[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg25_reg_n_0_[13]\,
      R => s00_axi_aresetn_0
    );
\slv_reg25_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg25[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg25_reg_n_0_[14]\,
      R => s00_axi_aresetn_0
    );
\slv_reg25_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg25[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg25_reg_n_0_[15]\,
      R => s00_axi_aresetn_0
    );
\slv_reg25_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg25[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => host_syncgen_hbporch(0),
      R => s00_axi_aresetn_0
    );
\slv_reg25_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg25[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => host_syncgen_hbporch(1),
      R => s00_axi_aresetn_0
    );
\slv_reg25_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg25[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => host_syncgen_hbporch(2),
      R => s00_axi_aresetn_0
    );
\slv_reg25_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg25[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => host_syncgen_hbporch(3),
      R => s00_axi_aresetn_0
    );
\slv_reg25_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg25[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg25_reg_n_0_[1]\,
      R => s00_axi_aresetn_0
    );
\slv_reg25_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg25[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => host_syncgen_hbporch(4),
      R => s00_axi_aresetn_0
    );
\slv_reg25_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg25[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => host_syncgen_hbporch(5),
      R => s00_axi_aresetn_0
    );
\slv_reg25_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg25[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => host_syncgen_hbporch(6),
      R => s00_axi_aresetn_0
    );
\slv_reg25_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg25[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => host_syncgen_hbporch(7),
      R => s00_axi_aresetn_0
    );
\slv_reg25_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg25[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => host_syncgen_hbporch(8),
      R => s00_axi_aresetn_0
    );
\slv_reg25_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg25[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => host_syncgen_hbporch(9),
      R => s00_axi_aresetn_0
    );
\slv_reg25_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg25[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => host_syncgen_hbporch(10),
      R => s00_axi_aresetn_0
    );
\slv_reg25_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg25[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => host_syncgen_hbporch(11),
      R => s00_axi_aresetn_0
    );
\slv_reg25_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg25[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => host_syncgen_hbporch(12),
      R => s00_axi_aresetn_0
    );
\slv_reg25_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg25[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => host_syncgen_hbporch(13),
      R => s00_axi_aresetn_0
    );
\slv_reg25_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg25[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg25_reg_n_0_[2]\,
      R => s00_axi_aresetn_0
    );
\slv_reg25_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg25[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => host_syncgen_hbporch(14),
      R => s00_axi_aresetn_0
    );
\slv_reg25_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg25[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => host_syncgen_hbporch(15),
      R => s00_axi_aresetn_0
    );
\slv_reg25_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg25[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg25_reg_n_0_[3]\,
      R => s00_axi_aresetn_0
    );
\slv_reg25_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg25[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg25_reg_n_0_[4]\,
      R => s00_axi_aresetn_0
    );
\slv_reg25_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg25[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg25_reg_n_0_[5]\,
      R => s00_axi_aresetn_0
    );
\slv_reg25_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg25[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg25_reg_n_0_[6]\,
      R => s00_axi_aresetn_0
    );
\slv_reg25_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg25[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg25_reg_n_0_[7]\,
      R => s00_axi_aresetn_0
    );
\slv_reg25_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg25[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg25_reg_n_0_[8]\,
      R => s00_axi_aresetn_0
    );
\slv_reg25_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg25[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg25_reg_n_0_[9]\,
      R => s00_axi_aresetn_0
    );
\slv_reg26[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \slv_reg24[15]_i_2_n_0\,
      I1 => sel0(0),
      I2 => sel0(2),
      I3 => sel0(1),
      O => \slv_reg26[15]_i_1_n_0\
    );
\slv_reg26[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \slv_reg24[23]_i_2_n_0\,
      I1 => sel0(0),
      I2 => sel0(2),
      I3 => sel0(1),
      O => \slv_reg26[23]_i_1_n_0\
    );
\slv_reg26[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \slv_reg24[31]_i_2_n_0\,
      I1 => sel0(0),
      I2 => sel0(2),
      I3 => sel0(1),
      O => \slv_reg26[31]_i_1_n_0\
    );
\slv_reg26[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \slv_reg24[7]_i_2_n_0\,
      I1 => sel0(0),
      I2 => sel0(2),
      I3 => sel0(1),
      O => \slv_reg26[7]_i_1_n_0\
    );
\slv_reg26_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg26[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg26_reg_n_0_[0]\,
      R => s00_axi_aresetn_0
    );
\slv_reg26_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg26[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg26_reg_n_0_[10]\,
      R => s00_axi_aresetn_0
    );
\slv_reg26_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg26[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg26_reg_n_0_[11]\,
      R => s00_axi_aresetn_0
    );
\slv_reg26_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg26[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg26_reg_n_0_[12]\,
      R => s00_axi_aresetn_0
    );
\slv_reg26_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg26[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg26_reg_n_0_[13]\,
      R => s00_axi_aresetn_0
    );
\slv_reg26_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg26[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg26_reg_n_0_[14]\,
      R => s00_axi_aresetn_0
    );
\slv_reg26_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg26[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg26_reg_n_0_[15]\,
      R => s00_axi_aresetn_0
    );
\slv_reg26_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg26[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => host_syncgen_vfporch(0),
      R => s00_axi_aresetn_0
    );
\slv_reg26_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg26[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => host_syncgen_vfporch(1),
      R => s00_axi_aresetn_0
    );
\slv_reg26_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg26[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => host_syncgen_vfporch(2),
      R => s00_axi_aresetn_0
    );
\slv_reg26_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg26[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => host_syncgen_vfporch(3),
      R => s00_axi_aresetn_0
    );
\slv_reg26_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg26[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg26_reg_n_0_[1]\,
      R => s00_axi_aresetn_0
    );
\slv_reg26_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg26[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => host_syncgen_vfporch(4),
      R => s00_axi_aresetn_0
    );
\slv_reg26_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg26[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => host_syncgen_vfporch(5),
      R => s00_axi_aresetn_0
    );
\slv_reg26_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg26[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => host_syncgen_vfporch(6),
      R => s00_axi_aresetn_0
    );
\slv_reg26_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg26[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => host_syncgen_vfporch(7),
      R => s00_axi_aresetn_0
    );
\slv_reg26_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg26[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => host_syncgen_vfporch(8),
      R => s00_axi_aresetn_0
    );
\slv_reg26_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg26[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => host_syncgen_vfporch(9),
      R => s00_axi_aresetn_0
    );
\slv_reg26_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg26[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => host_syncgen_vfporch(10),
      R => s00_axi_aresetn_0
    );
\slv_reg26_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg26[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => host_syncgen_vfporch(11),
      R => s00_axi_aresetn_0
    );
\slv_reg26_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg26[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => host_syncgen_vfporch(12),
      R => s00_axi_aresetn_0
    );
\slv_reg26_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg26[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => host_syncgen_vfporch(13),
      R => s00_axi_aresetn_0
    );
\slv_reg26_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg26[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg26_reg_n_0_[2]\,
      R => s00_axi_aresetn_0
    );
\slv_reg26_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg26[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => host_syncgen_vfporch(14),
      R => s00_axi_aresetn_0
    );
\slv_reg26_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg26[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => host_syncgen_vfporch(15),
      R => s00_axi_aresetn_0
    );
\slv_reg26_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg26[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg26_reg_n_0_[3]\,
      R => s00_axi_aresetn_0
    );
\slv_reg26_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg26[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg26_reg_n_0_[4]\,
      R => s00_axi_aresetn_0
    );
\slv_reg26_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg26[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg26_reg_n_0_[5]\,
      R => s00_axi_aresetn_0
    );
\slv_reg26_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg26[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg26_reg_n_0_[6]\,
      R => s00_axi_aresetn_0
    );
\slv_reg26_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg26[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg26_reg_n_0_[7]\,
      R => s00_axi_aresetn_0
    );
\slv_reg26_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg26[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg26_reg_n_0_[8]\,
      R => s00_axi_aresetn_0
    );
\slv_reg26_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg26[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg26_reg_n_0_[9]\,
      R => s00_axi_aresetn_0
    );
\slv_reg27[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \slv_reg24[15]_i_2_n_0\,
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      O => \slv_reg27[15]_i_1_n_0\
    );
\slv_reg27[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \slv_reg24[23]_i_2_n_0\,
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      O => \slv_reg27[23]_i_1_n_0\
    );
\slv_reg27[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \slv_reg24[31]_i_2_n_0\,
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      O => \slv_reg27[31]_i_1_n_0\
    );
\slv_reg27[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \slv_reg24[7]_i_2_n_0\,
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      O => \slv_reg27[7]_i_1_n_0\
    );
\slv_reg27_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg27[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg27_reg_n_0_[0]\,
      R => s00_axi_aresetn_0
    );
\slv_reg27_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg27[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg27_reg_n_0_[10]\,
      R => s00_axi_aresetn_0
    );
\slv_reg27_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg27[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg27_reg_n_0_[11]\,
      R => s00_axi_aresetn_0
    );
\slv_reg27_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg27[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg27_reg_n_0_[12]\,
      R => s00_axi_aresetn_0
    );
\slv_reg27_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg27[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg27_reg_n_0_[13]\,
      R => s00_axi_aresetn_0
    );
\slv_reg27_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg27[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg27_reg_n_0_[14]\,
      R => s00_axi_aresetn_0
    );
\slv_reg27_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg27[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg27_reg_n_0_[15]\,
      R => s00_axi_aresetn_0
    );
\slv_reg27_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg27[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => host_syncgen_vbporch(0),
      R => s00_axi_aresetn_0
    );
\slv_reg27_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg27[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => host_syncgen_vbporch(1),
      R => s00_axi_aresetn_0
    );
\slv_reg27_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg27[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => host_syncgen_vbporch(2),
      R => s00_axi_aresetn_0
    );
\slv_reg27_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg27[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => host_syncgen_vbporch(3),
      R => s00_axi_aresetn_0
    );
\slv_reg27_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg27[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg27_reg_n_0_[1]\,
      R => s00_axi_aresetn_0
    );
\slv_reg27_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg27[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => host_syncgen_vbporch(4),
      R => s00_axi_aresetn_0
    );
\slv_reg27_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg27[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => host_syncgen_vbporch(5),
      R => s00_axi_aresetn_0
    );
\slv_reg27_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg27[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => host_syncgen_vbporch(6),
      R => s00_axi_aresetn_0
    );
\slv_reg27_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg27[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => host_syncgen_vbporch(7),
      R => s00_axi_aresetn_0
    );
\slv_reg27_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg27[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => host_syncgen_vbporch(8),
      R => s00_axi_aresetn_0
    );
\slv_reg27_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg27[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => host_syncgen_vbporch(9),
      R => s00_axi_aresetn_0
    );
\slv_reg27_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg27[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => host_syncgen_vbporch(10),
      R => s00_axi_aresetn_0
    );
\slv_reg27_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg27[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => host_syncgen_vbporch(11),
      R => s00_axi_aresetn_0
    );
\slv_reg27_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg27[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => host_syncgen_vbporch(12),
      R => s00_axi_aresetn_0
    );
\slv_reg27_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg27[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => host_syncgen_vbporch(13),
      R => s00_axi_aresetn_0
    );
\slv_reg27_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg27[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg27_reg_n_0_[2]\,
      R => s00_axi_aresetn_0
    );
\slv_reg27_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg27[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => host_syncgen_vbporch(14),
      R => s00_axi_aresetn_0
    );
\slv_reg27_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg27[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => host_syncgen_vbporch(15),
      R => s00_axi_aresetn_0
    );
\slv_reg27_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg27[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg27_reg_n_0_[3]\,
      R => s00_axi_aresetn_0
    );
\slv_reg27_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg27[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg27_reg_n_0_[4]\,
      R => s00_axi_aresetn_0
    );
\slv_reg27_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg27[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg27_reg_n_0_[5]\,
      R => s00_axi_aresetn_0
    );
\slv_reg27_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg27[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg27_reg_n_0_[6]\,
      R => s00_axi_aresetn_0
    );
\slv_reg27_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg27[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg27_reg_n_0_[7]\,
      R => s00_axi_aresetn_0
    );
\slv_reg27_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg27[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg27_reg_n_0_[8]\,
      R => s00_axi_aresetn_0
    );
\slv_reg27_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg27[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg27_reg_n_0_[9]\,
      R => s00_axi_aresetn_0
    );
\slv_reg28[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \slv_reg24[15]_i_2_n_0\,
      I1 => sel0(0),
      I2 => sel0(2),
      I3 => sel0(1),
      O => \slv_reg28[15]_i_1_n_0\
    );
\slv_reg28[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \slv_reg24[23]_i_2_n_0\,
      I1 => sel0(0),
      I2 => sel0(2),
      I3 => sel0(1),
      O => \slv_reg28[23]_i_1_n_0\
    );
\slv_reg28[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \slv_reg24[31]_i_2_n_0\,
      I1 => sel0(0),
      I2 => sel0(2),
      I3 => sel0(1),
      O => \slv_reg28[31]_i_1_n_0\
    );
\slv_reg28[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \slv_reg24[7]_i_2_n_0\,
      I1 => sel0(0),
      I2 => sel0(2),
      I3 => sel0(1),
      O => \slv_reg28[7]_i_1_n_0\
    );
\slv_reg28_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg28[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg28_reg_n_0_[0]\,
      R => s00_axi_aresetn_0
    );
\slv_reg28_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg28[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg28_reg_n_0_[10]\,
      R => s00_axi_aresetn_0
    );
\slv_reg28_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg28[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg28_reg_n_0_[11]\,
      R => s00_axi_aresetn_0
    );
\slv_reg28_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg28[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg28_reg_n_0_[12]\,
      R => s00_axi_aresetn_0
    );
\slv_reg28_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg28[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg28_reg_n_0_[13]\,
      R => s00_axi_aresetn_0
    );
\slv_reg28_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg28[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg28_reg_n_0_[14]\,
      R => s00_axi_aresetn_0
    );
\slv_reg28_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg28[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg28_reg_n_0_[15]\,
      R => s00_axi_aresetn_0
    );
\slv_reg28_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg28[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg28_reg_n_0_[16]\,
      R => s00_axi_aresetn_0
    );
\slv_reg28_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg28[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg28_reg_n_0_[17]\,
      R => s00_axi_aresetn_0
    );
\slv_reg28_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg28[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg28_reg_n_0_[18]\,
      R => s00_axi_aresetn_0
    );
\slv_reg28_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg28[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg28_reg_n_0_[19]\,
      R => s00_axi_aresetn_0
    );
\slv_reg28_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg28[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => host_crc_initvalue,
      R => s00_axi_aresetn_0
    );
\slv_reg28_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg28[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg28_reg_n_0_[20]\,
      R => s00_axi_aresetn_0
    );
\slv_reg28_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg28[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg28_reg_n_0_[21]\,
      R => s00_axi_aresetn_0
    );
\slv_reg28_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg28[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg28_reg_n_0_[22]\,
      R => s00_axi_aresetn_0
    );
\slv_reg28_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg28[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg28_reg_n_0_[23]\,
      R => s00_axi_aresetn_0
    );
\slv_reg28_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg28[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg28_reg_n_0_[24]\,
      R => s00_axi_aresetn_0
    );
\slv_reg28_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg28[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg28_reg_n_0_[25]\,
      R => s00_axi_aresetn_0
    );
\slv_reg28_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg28[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg28_reg_n_0_[26]\,
      R => s00_axi_aresetn_0
    );
\slv_reg28_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg28[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg28_reg_n_0_[27]\,
      R => s00_axi_aresetn_0
    );
\slv_reg28_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg28[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg28_reg_n_0_[28]\,
      R => s00_axi_aresetn_0
    );
\slv_reg28_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg28[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg28_reg_n_0_[29]\,
      R => s00_axi_aresetn_0
    );
\slv_reg28_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg28[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg28_reg_n_0_[2]\,
      R => s00_axi_aresetn_0
    );
\slv_reg28_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg28[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg28_reg_n_0_[30]\,
      R => s00_axi_aresetn_0
    );
\slv_reg28_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg28[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg28_reg_n_0_[31]\,
      R => s00_axi_aresetn_0
    );
\slv_reg28_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg28[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg28_reg_n_0_[3]\,
      R => s00_axi_aresetn_0
    );
\slv_reg28_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg28[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg28_reg_n_0_[4]\,
      R => s00_axi_aresetn_0
    );
\slv_reg28_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg28[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg28_reg_n_0_[5]\,
      R => s00_axi_aresetn_0
    );
\slv_reg28_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg28[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg28_reg_n_0_[6]\,
      R => s00_axi_aresetn_0
    );
\slv_reg28_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg28[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg28_reg_n_0_[7]\,
      R => s00_axi_aresetn_0
    );
\slv_reg28_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg28[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg28_reg_n_0_[8]\,
      R => s00_axi_aresetn_0
    );
\slv_reg28_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg28[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg28_reg_n_0_[9]\,
      R => s00_axi_aresetn_0
    );
\slv_reg30[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \slv_reg24[15]_i_2_n_0\,
      I1 => sel0(0),
      I2 => sel0(2),
      I3 => sel0(1),
      O => \slv_reg30[15]_i_1_n_0\
    );
\slv_reg30[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \slv_reg24[23]_i_2_n_0\,
      I1 => sel0(0),
      I2 => sel0(2),
      I3 => sel0(1),
      O => \slv_reg30[23]_i_1_n_0\
    );
\slv_reg30[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \slv_reg24[31]_i_2_n_0\,
      I1 => sel0(0),
      I2 => sel0(2),
      I3 => sel0(1),
      O => \slv_reg30[31]_i_1_n_0\
    );
\slv_reg30[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \slv_reg24[7]_i_2_n_0\,
      I1 => sel0(0),
      I2 => sel0(2),
      I3 => sel0(1),
      O => \slv_reg30[7]_i_1_n_0\
    );
\slv_reg30_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg30[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg30_reg_n_0_[0]\,
      R => s00_axi_aresetn_0
    );
\slv_reg30_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg30[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg30_reg_n_0_[10]\,
      R => s00_axi_aresetn_0
    );
\slv_reg30_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg30[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg30_reg_n_0_[11]\,
      R => s00_axi_aresetn_0
    );
\slv_reg30_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg30[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg30_reg_n_0_[12]\,
      R => s00_axi_aresetn_0
    );
\slv_reg30_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg30[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg30_reg_n_0_[13]\,
      R => s00_axi_aresetn_0
    );
\slv_reg30_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg30[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg30_reg_n_0_[14]\,
      R => s00_axi_aresetn_0
    );
\slv_reg30_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg30[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg30_reg_n_0_[15]\,
      R => s00_axi_aresetn_0
    );
\slv_reg30_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg30[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg30_reg_n_0_[16]\,
      R => s00_axi_aresetn_0
    );
\slv_reg30_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg30[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg30_reg_n_0_[17]\,
      R => s00_axi_aresetn_0
    );
\slv_reg30_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg30[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg30_reg_n_0_[18]\,
      R => s00_axi_aresetn_0
    );
\slv_reg30_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg30[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg30_reg_n_0_[19]\,
      R => s00_axi_aresetn_0
    );
\slv_reg30_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg30[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg30_reg_n_0_[1]\,
      R => s00_axi_aresetn_0
    );
\slv_reg30_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg30[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg30_reg_n_0_[20]\,
      R => s00_axi_aresetn_0
    );
\slv_reg30_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg30[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg30_reg_n_0_[21]\,
      R => s00_axi_aresetn_0
    );
\slv_reg30_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg30[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg30_reg_n_0_[22]\,
      R => s00_axi_aresetn_0
    );
\slv_reg30_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg30[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg30_reg_n_0_[23]\,
      R => s00_axi_aresetn_0
    );
\slv_reg30_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg30[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg30_reg_n_0_[24]\,
      R => s00_axi_aresetn_0
    );
\slv_reg30_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg30[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg30_reg_n_0_[25]\,
      R => s00_axi_aresetn_0
    );
\slv_reg30_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg30[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg30_reg_n_0_[26]\,
      R => s00_axi_aresetn_0
    );
\slv_reg30_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg30[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg30_reg_n_0_[27]\,
      R => s00_axi_aresetn_0
    );
\slv_reg30_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg30[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg30_reg_n_0_[28]\,
      R => s00_axi_aresetn_0
    );
\slv_reg30_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg30[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg30_reg_n_0_[29]\,
      R => s00_axi_aresetn_0
    );
\slv_reg30_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg30[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg30_reg_n_0_[2]\,
      R => s00_axi_aresetn_0
    );
\slv_reg30_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg30[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg30_reg_n_0_[30]\,
      R => s00_axi_aresetn_0
    );
\slv_reg30_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg30[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg30_reg_n_0_[31]\,
      R => s00_axi_aresetn_0
    );
\slv_reg30_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg30[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg30_reg_n_0_[3]\,
      R => s00_axi_aresetn_0
    );
\slv_reg30_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg30[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => host_remapper_mode(0),
      R => s00_axi_aresetn_0
    );
\slv_reg30_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg30[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => host_remapper_mode(1),
      R => s00_axi_aresetn_0
    );
\slv_reg30_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg30[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => host_remapper_mode(2),
      R => s00_axi_aresetn_0
    );
\slv_reg30_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg30[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg30_reg_n_0_[7]\,
      R => s00_axi_aresetn_0
    );
\slv_reg30_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg30[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg30_reg_n_0_[8]\,
      R => s00_axi_aresetn_0
    );
\slv_reg30_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg30[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg30_reg_n_0_[9]\,
      R => s00_axi_aresetn_0
    );
\slv_reg31[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \slv_reg24[15]_i_2_n_0\,
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      O => \slv_reg31[15]_i_1_n_0\
    );
\slv_reg31[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \slv_reg24[23]_i_2_n_0\,
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      O => \slv_reg31[23]_i_1_n_0\
    );
\slv_reg31[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \slv_reg24[31]_i_2_n_0\,
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      O => \slv_reg31[31]_i_1_n_0\
    );
\slv_reg31[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \slv_reg24[7]_i_2_n_0\,
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      O => \slv_reg31[7]_i_1_n_0\
    );
\slv_reg31_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg31[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg31_reg_n_0_[0]\,
      R => s00_axi_aresetn_0
    );
\slv_reg31_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg31[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg31_reg_n_0_[10]\,
      R => s00_axi_aresetn_0
    );
\slv_reg31_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg31[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg31_reg_n_0_[11]\,
      R => s00_axi_aresetn_0
    );
\slv_reg31_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg31[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg31_reg_n_0_[12]\,
      R => s00_axi_aresetn_0
    );
\slv_reg31_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg31[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg31_reg_n_0_[13]\,
      R => s00_axi_aresetn_0
    );
\slv_reg31_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg31[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg31_reg_n_0_[14]\,
      R => s00_axi_aresetn_0
    );
\slv_reg31_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg31[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg31_reg_n_0_[15]\,
      R => s00_axi_aresetn_0
    );
\slv_reg31_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg31[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg31_reg_n_0_[16]\,
      R => s00_axi_aresetn_0
    );
\slv_reg31_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg31[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg31_reg_n_0_[17]\,
      R => s00_axi_aresetn_0
    );
\slv_reg31_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg31[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg31_reg_n_0_[18]\,
      R => s00_axi_aresetn_0
    );
\slv_reg31_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg31[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg31_reg_n_0_[19]\,
      R => s00_axi_aresetn_0
    );
\slv_reg31_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg31[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg31_reg_n_0_[1]\,
      R => s00_axi_aresetn_0
    );
\slv_reg31_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg31[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg31_reg_n_0_[20]\,
      R => s00_axi_aresetn_0
    );
\slv_reg31_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg31[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg31_reg_n_0_[21]\,
      R => s00_axi_aresetn_0
    );
\slv_reg31_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg31[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg31_reg_n_0_[22]\,
      R => s00_axi_aresetn_0
    );
\slv_reg31_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg31[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg31_reg_n_0_[23]\,
      R => s00_axi_aresetn_0
    );
\slv_reg31_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg31[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg31_reg_n_0_[24]\,
      R => s00_axi_aresetn_0
    );
\slv_reg31_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg31[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg31_reg_n_0_[25]\,
      R => s00_axi_aresetn_0
    );
\slv_reg31_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg31[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg31_reg_n_0_[26]\,
      R => s00_axi_aresetn_0
    );
\slv_reg31_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg31[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg31_reg_n_0_[27]\,
      R => s00_axi_aresetn_0
    );
\slv_reg31_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg31[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg31_reg_n_0_[28]\,
      R => s00_axi_aresetn_0
    );
\slv_reg31_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg31[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg31_reg_n_0_[29]\,
      R => s00_axi_aresetn_0
    );
\slv_reg31_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg31[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg31_reg_n_0_[2]\,
      R => s00_axi_aresetn_0
    );
\slv_reg31_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg31[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg31_reg_n_0_[30]\,
      R => s00_axi_aresetn_0
    );
\slv_reg31_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg31[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg31_reg_n_0_[31]\,
      R => s00_axi_aresetn_0
    );
\slv_reg31_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg31[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg31_reg_n_0_[3]\,
      R => s00_axi_aresetn_0
    );
\slv_reg31_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg31[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg31_reg_n_0_[4]\,
      R => s00_axi_aresetn_0
    );
\slv_reg31_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg31[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg31_reg_n_0_[5]\,
      R => s00_axi_aresetn_0
    );
\slv_reg31_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg31[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg31_reg_n_0_[6]\,
      R => s00_axi_aresetn_0
    );
\slv_reg31_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg31[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg31_reg_n_0_[7]\,
      R => s00_axi_aresetn_0
    );
\slv_reg31_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg31[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg31_reg_n_0_[8]\,
      R => s00_axi_aresetn_0
    );
\slv_reg31_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg31[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg31_reg_n_0_[9]\,
      R => s00_axi_aresetn_0
    );
\slv_reg3[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => s00_axi_wdata(0),
      I1 => s00_axi_wstrb(0),
      I2 => \slv_reg3[0]_i_2_n_0\,
      I3 => \slv_reg3[0]_i_3_n_0\,
      I4 => \slv_reg3_reg_n_0_[0]\,
      O => \slv_reg3[0]_i_1_n_0\
    );
\slv_reg3[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \slv_reg23[31]_i_3_n_0\,
      I1 => sel0(5),
      I2 => sel0(3),
      I3 => sel0(4),
      O => \slv_reg3[0]_i_2_n_0\
    );
\slv_reg3[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => sel0(2),
      O => \slv_reg3[0]_i_3_n_0\
    );
\slv_reg3_r1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => host_vita_reset,
      Q => slv_reg3_r1(0),
      R => s00_axi_aresetn_0
    );
\slv_reg3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \slv_reg3[0]_i_1_n_0\,
      Q => \slv_reg3_reg_n_0_[0]\,
      R => s00_axi_aresetn_0
    );
\slv_reg4[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => s00_axi_wstrb(0),
      I1 => \slv_reg3[0]_i_2_n_0\,
      I2 => sel0(0),
      I3 => sel0(2),
      I4 => sel0(1),
      O => \slv_reg4[3]_i_1_n_0\
    );
\slv_reg4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[3]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg4_reg_n_0_[0]\,
      R => s00_axi_aresetn_0
    );
\slv_reg4_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[3]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg4_reg[0]_rep_n_0\,
      R => s00_axi_aresetn_0
    );
\slv_reg4_reg[0]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[3]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg4_reg[0]_rep__0_n_0\,
      R => s00_axi_aresetn_0
    );
\slv_reg4_reg[0]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[3]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg4_reg[0]_rep__1_n_0\,
      R => s00_axi_aresetn_0
    );
\slv_reg4_reg[0]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[3]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg4_reg[0]_rep__2_n_0\,
      R => s00_axi_aresetn_0
    );
\slv_reg4_reg[0]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[3]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg4_reg[0]_rep__3_n_0\,
      R => s00_axi_aresetn_0
    );
\slv_reg4_reg[0]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[3]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg4_reg[0]_rep__4_n_0\,
      R => s00_axi_aresetn_0
    );
\slv_reg4_reg[0]_rep__5\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[3]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg4_reg[0]_rep__5_n_0\,
      R => s00_axi_aresetn_0
    );
\slv_reg4_reg[0]_rep__6\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[3]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg4_reg[0]_rep__6_n_0\,
      R => s00_axi_aresetn_0
    );
\slv_reg4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[3]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => host_iserdes_auto_align,
      R => s00_axi_aresetn_0
    );
\slv_reg4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[3]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => host_iserdes_align_start,
      R => s00_axi_aresetn_0
    );
\slv_reg4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[3]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => host_iserdes_fifo_enable,
      R => s00_axi_aresetn_0
    );
\slv_reg55[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => sel0(4),
      I1 => sel0(3),
      I2 => sel0(5),
      I3 => \slv_reg23[31]_i_2_n_0\,
      I4 => \slv_reg23[31]_i_3_n_0\,
      I5 => s00_axi_wstrb(1),
      O => \slv_reg55[15]_i_1_n_0\
    );
\slv_reg55[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => sel0(4),
      I1 => sel0(3),
      I2 => sel0(5),
      I3 => \slv_reg23[31]_i_2_n_0\,
      I4 => \slv_reg23[31]_i_3_n_0\,
      I5 => s00_axi_wstrb(2),
      O => \slv_reg55[23]_i_1_n_0\
    );
\slv_reg55[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => sel0(4),
      I1 => sel0(3),
      I2 => sel0(5),
      I3 => \slv_reg23[31]_i_2_n_0\,
      I4 => \slv_reg23[31]_i_3_n_0\,
      I5 => s00_axi_wstrb(3),
      O => \slv_reg55[31]_i_1_n_0\
    );
\slv_reg55[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => sel0(4),
      I1 => sel0(3),
      I2 => sel0(5),
      I3 => \slv_reg23[31]_i_2_n_0\,
      I4 => \slv_reg23[31]_i_3_n_0\,
      I5 => s00_axi_wstrb(0),
      O => \slv_reg55[7]_i_1_n_0\
    );
\slv_reg55_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg55[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg55_reg_n_0_[0]\,
      R => s00_axi_aresetn_0
    );
\slv_reg55_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg55[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg55_reg_n_0_[10]\,
      R => s00_axi_aresetn_0
    );
\slv_reg55_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg55[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg55_reg_n_0_[11]\,
      R => s00_axi_aresetn_0
    );
\slv_reg55_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg55[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg55_reg_n_0_[12]\,
      R => s00_axi_aresetn_0
    );
\slv_reg55_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg55[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg55_reg_n_0_[13]\,
      R => s00_axi_aresetn_0
    );
\slv_reg55_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg55[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg55_reg_n_0_[14]\,
      R => s00_axi_aresetn_0
    );
\slv_reg55_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg55[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg55_reg_n_0_[15]\,
      R => s00_axi_aresetn_0
    );
\slv_reg55_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg55[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg55_reg_n_0_[16]\,
      R => s00_axi_aresetn_0
    );
\slv_reg55_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg55[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg55_reg_n_0_[17]\,
      R => s00_axi_aresetn_0
    );
\slv_reg55_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg55[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg55_reg_n_0_[18]\,
      R => s00_axi_aresetn_0
    );
\slv_reg55_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg55[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg55_reg_n_0_[19]\,
      R => s00_axi_aresetn_0
    );
\slv_reg55_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg55[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg55_reg_n_0_[1]\,
      R => s00_axi_aresetn_0
    );
\slv_reg55_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg55[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg55_reg_n_0_[20]\,
      R => s00_axi_aresetn_0
    );
\slv_reg55_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg55[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg55_reg_n_0_[21]\,
      R => s00_axi_aresetn_0
    );
\slv_reg55_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg55[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg55_reg_n_0_[22]\,
      R => s00_axi_aresetn_0
    );
\slv_reg55_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg55[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg55_reg_n_0_[23]\,
      R => s00_axi_aresetn_0
    );
\slv_reg55_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg55[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg55_reg_n_0_[24]\,
      R => s00_axi_aresetn_0
    );
\slv_reg55_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg55[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg55_reg_n_0_[25]\,
      R => s00_axi_aresetn_0
    );
\slv_reg55_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg55[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg55_reg_n_0_[26]\,
      R => s00_axi_aresetn_0
    );
\slv_reg55_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg55[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg55_reg_n_0_[27]\,
      R => s00_axi_aresetn_0
    );
\slv_reg55_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg55[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg55_reg_n_0_[28]\,
      R => s00_axi_aresetn_0
    );
\slv_reg55_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg55[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg55_reg_n_0_[29]\,
      R => s00_axi_aresetn_0
    );
\slv_reg55_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg55[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg55_reg_n_0_[2]\,
      R => s00_axi_aresetn_0
    );
\slv_reg55_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg55[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg55_reg_n_0_[30]\,
      R => s00_axi_aresetn_0
    );
\slv_reg55_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg55[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg55_reg_n_0_[31]\,
      R => s00_axi_aresetn_0
    );
\slv_reg55_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg55[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg55_reg_n_0_[3]\,
      R => s00_axi_aresetn_0
    );
\slv_reg55_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg55[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg55_reg_n_0_[4]\,
      R => s00_axi_aresetn_0
    );
\slv_reg55_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg55[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg55_reg_n_0_[5]\,
      R => s00_axi_aresetn_0
    );
\slv_reg55_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg55[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg55_reg_n_0_[6]\,
      R => s00_axi_aresetn_0
    );
\slv_reg55_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg55[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg55_reg_n_0_[7]\,
      R => s00_axi_aresetn_0
    );
\slv_reg55_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg55[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg55_reg_n_0_[8]\,
      R => s00_axi_aresetn_0
    );
\slv_reg55_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg55[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg55_reg_n_0_[9]\,
      R => s00_axi_aresetn_0
    );
\slv_reg56[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \slv_reg56[15]_i_2_n_0\,
      I1 => sel0(0),
      I2 => sel0(2),
      I3 => sel0(1),
      O => \slv_reg56[15]_i_1_n_0\
    );
\slv_reg56[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => sel0(4),
      I1 => sel0(3),
      I2 => sel0(5),
      I3 => \slv_reg23[31]_i_3_n_0\,
      I4 => s00_axi_wstrb(1),
      O => \slv_reg56[15]_i_2_n_0\
    );
\slv_reg56[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \slv_reg56[23]_i_2_n_0\,
      I1 => sel0(0),
      I2 => sel0(2),
      I3 => sel0(1),
      O => \slv_reg56[23]_i_1_n_0\
    );
\slv_reg56[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => sel0(4),
      I1 => sel0(3),
      I2 => sel0(5),
      I3 => \slv_reg23[31]_i_3_n_0\,
      I4 => s00_axi_wstrb(2),
      O => \slv_reg56[23]_i_2_n_0\
    );
\slv_reg56[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \slv_reg56[31]_i_2_n_0\,
      I1 => sel0(0),
      I2 => sel0(2),
      I3 => sel0(1),
      O => \slv_reg56[31]_i_1_n_0\
    );
\slv_reg56[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => sel0(4),
      I1 => sel0(3),
      I2 => sel0(5),
      I3 => \slv_reg23[31]_i_3_n_0\,
      I4 => s00_axi_wstrb(3),
      O => \slv_reg56[31]_i_2_n_0\
    );
\slv_reg56[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \slv_reg56[7]_i_2_n_0\,
      I1 => sel0(0),
      I2 => sel0(2),
      I3 => sel0(1),
      O => \slv_reg56[7]_i_1_n_0\
    );
\slv_reg56[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => sel0(4),
      I1 => sel0(3),
      I2 => sel0(5),
      I3 => \slv_reg23[31]_i_3_n_0\,
      I4 => s00_axi_wstrb(0),
      O => \slv_reg56[7]_i_2_n_0\
    );
\slv_reg56_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg56[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg56_reg_n_0_[0]\,
      R => s00_axi_aresetn_0
    );
\slv_reg56_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg56[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg56_reg_n_0_[10]\,
      R => s00_axi_aresetn_0
    );
\slv_reg56_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg56[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg56_reg_n_0_[11]\,
      R => s00_axi_aresetn_0
    );
\slv_reg56_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg56[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg56_reg_n_0_[12]\,
      R => s00_axi_aresetn_0
    );
\slv_reg56_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg56[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg56_reg_n_0_[13]\,
      R => s00_axi_aresetn_0
    );
\slv_reg56_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg56[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg56_reg_n_0_[14]\,
      R => s00_axi_aresetn_0
    );
\slv_reg56_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg56[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg56_reg_n_0_[15]\,
      R => s00_axi_aresetn_0
    );
\slv_reg56_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg56[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => host_triggen_ext_polarity,
      R => s00_axi_aresetn_0
    );
\slv_reg56_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg56[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg56_reg_n_0_[17]\,
      R => s00_axi_aresetn_0
    );
\slv_reg56_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg56[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg56_reg_n_0_[18]\,
      R => s00_axi_aresetn_0
    );
\slv_reg56_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg56[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg56_reg_n_0_[19]\,
      R => s00_axi_aresetn_0
    );
\slv_reg56_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg56[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg56_reg_n_0_[1]\,
      R => s00_axi_aresetn_0
    );
\slv_reg56_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg56[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg56_reg_n_0_[20]\,
      R => s00_axi_aresetn_0
    );
\slv_reg56_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg56[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg56_reg_n_0_[21]\,
      R => s00_axi_aresetn_0
    );
\slv_reg56_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg56[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg56_reg_n_0_[22]\,
      R => s00_axi_aresetn_0
    );
\slv_reg56_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg56[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg56_reg_n_0_[23]\,
      R => s00_axi_aresetn_0
    );
\slv_reg56_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg56[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => host_triggen_cnt_update,
      R => s00_axi_aresetn_0
    );
\slv_reg56_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg56[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg56_reg_n_0_[25]\,
      R => s00_axi_aresetn_0
    );
\slv_reg56_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg56[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg56_reg_n_0_[26]\,
      R => s00_axi_aresetn_0
    );
\slv_reg56_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg56[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg56_reg_n_0_[27]\,
      R => s00_axi_aresetn_0
    );
\slv_reg56_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg56[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => host_triggen_gen_polarity(0),
      R => s00_axi_aresetn_0
    );
\slv_reg56_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg56[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => host_triggen_gen_polarity(1),
      R => s00_axi_aresetn_0
    );
\slv_reg56_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg56[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg56_reg_n_0_[2]\,
      R => s00_axi_aresetn_0
    );
\slv_reg56_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg56[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => host_triggen_gen_polarity(2),
      R => s00_axi_aresetn_0
    );
\slv_reg56_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg56[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg56_reg_n_0_[31]\,
      R => s00_axi_aresetn_0
    );
\slv_reg56_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg56[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg56_reg_n_0_[3]\,
      R => s00_axi_aresetn_0
    );
\slv_reg56_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg56[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => host_triggen_sync2readout(0),
      R => s00_axi_aresetn_0
    );
\slv_reg56_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg56[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => host_triggen_sync2readout(1),
      R => s00_axi_aresetn_0
    );
\slv_reg56_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg56[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => host_triggen_sync2readout(2),
      R => s00_axi_aresetn_0
    );
\slv_reg56_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg56[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg56_reg_n_0_[7]\,
      R => s00_axi_aresetn_0
    );
\slv_reg56_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg56[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => host_triggen_readouttrigger,
      R => s00_axi_aresetn_0
    );
\slv_reg56_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg56[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg56_reg_n_0_[9]\,
      R => s00_axi_aresetn_0
    );
\slv_reg57[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \slv_reg56[15]_i_2_n_0\,
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      O => \slv_reg57[15]_i_1_n_0\
    );
\slv_reg57[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \slv_reg56[23]_i_2_n_0\,
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      O => \slv_reg57[23]_i_1_n_0\
    );
\slv_reg57[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \slv_reg56[31]_i_2_n_0\,
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      O => \slv_reg57[31]_i_1_n_0\
    );
\slv_reg57[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \slv_reg56[7]_i_2_n_0\,
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      O => \slv_reg57[7]_i_1_n_0\
    );
\slv_reg57_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg57[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg57_reg_n_0_[0]\,
      R => s00_axi_aresetn_0
    );
\slv_reg57_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg57[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg57_reg_n_0_[10]\,
      R => s00_axi_aresetn_0
    );
\slv_reg57_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg57[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg57_reg_n_0_[11]\,
      R => s00_axi_aresetn_0
    );
\slv_reg57_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg57[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg57_reg_n_0_[12]\,
      R => s00_axi_aresetn_0
    );
\slv_reg57_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg57[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg57_reg_n_0_[13]\,
      R => s00_axi_aresetn_0
    );
\slv_reg57_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg57[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg57_reg_n_0_[14]\,
      R => s00_axi_aresetn_0
    );
\slv_reg57_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg57[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg57_reg_n_0_[15]\,
      R => s00_axi_aresetn_0
    );
\slv_reg57_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg57[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg57_reg_n_0_[16]\,
      R => s00_axi_aresetn_0
    );
\slv_reg57_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg57[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg57_reg_n_0_[17]\,
      R => s00_axi_aresetn_0
    );
\slv_reg57_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg57[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg57_reg_n_0_[18]\,
      R => s00_axi_aresetn_0
    );
\slv_reg57_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg57[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg57_reg_n_0_[19]\,
      R => s00_axi_aresetn_0
    );
\slv_reg57_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg57[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg57_reg_n_0_[1]\,
      R => s00_axi_aresetn_0
    );
\slv_reg57_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg57[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg57_reg_n_0_[20]\,
      R => s00_axi_aresetn_0
    );
\slv_reg57_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg57[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg57_reg_n_0_[21]\,
      R => s00_axi_aresetn_0
    );
\slv_reg57_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg57[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg57_reg_n_0_[22]\,
      R => s00_axi_aresetn_0
    );
\slv_reg57_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg57[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg57_reg_n_0_[23]\,
      R => s00_axi_aresetn_0
    );
\slv_reg57_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg57[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg57_reg_n_0_[24]\,
      R => s00_axi_aresetn_0
    );
\slv_reg57_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg57[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg57_reg_n_0_[25]\,
      R => s00_axi_aresetn_0
    );
\slv_reg57_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg57[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg57_reg_n_0_[26]\,
      R => s00_axi_aresetn_0
    );
\slv_reg57_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg57[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg57_reg_n_0_[27]\,
      R => s00_axi_aresetn_0
    );
\slv_reg57_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg57[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg57_reg_n_0_[28]\,
      R => s00_axi_aresetn_0
    );
\slv_reg57_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg57[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg57_reg_n_0_[29]\,
      R => s00_axi_aresetn_0
    );
\slv_reg57_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg57[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg57_reg_n_0_[2]\,
      R => s00_axi_aresetn_0
    );
\slv_reg57_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg57[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg57_reg_n_0_[30]\,
      R => s00_axi_aresetn_0
    );
\slv_reg57_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg57[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg57_reg_n_0_[31]\,
      R => s00_axi_aresetn_0
    );
\slv_reg57_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg57[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg57_reg_n_0_[3]\,
      R => s00_axi_aresetn_0
    );
\slv_reg57_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg57[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg57_reg_n_0_[4]\,
      R => s00_axi_aresetn_0
    );
\slv_reg57_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg57[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg57_reg_n_0_[5]\,
      R => s00_axi_aresetn_0
    );
\slv_reg57_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg57[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg57_reg_n_0_[6]\,
      R => s00_axi_aresetn_0
    );
\slv_reg57_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg57[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg57_reg_n_0_[7]\,
      R => s00_axi_aresetn_0
    );
\slv_reg57_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg57[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg57_reg_n_0_[8]\,
      R => s00_axi_aresetn_0
    );
\slv_reg57_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg57[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg57_reg_n_0_[9]\,
      R => s00_axi_aresetn_0
    );
\slv_reg58[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \slv_reg56[15]_i_2_n_0\,
      I1 => sel0(0),
      I2 => sel0(2),
      I3 => sel0(1),
      O => \slv_reg58[15]_i_1_n_0\
    );
\slv_reg58[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \slv_reg56[23]_i_2_n_0\,
      I1 => sel0(0),
      I2 => sel0(2),
      I3 => sel0(1),
      O => \slv_reg58[23]_i_1_n_0\
    );
\slv_reg58[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \slv_reg56[31]_i_2_n_0\,
      I1 => sel0(0),
      I2 => sel0(2),
      I3 => sel0(1),
      O => \slv_reg58[31]_i_1_n_0\
    );
\slv_reg58[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \slv_reg56[7]_i_2_n_0\,
      I1 => sel0(0),
      I2 => sel0(2),
      I3 => sel0(1),
      O => \slv_reg58[7]_i_1_n_0\
    );
\slv_reg58_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg58[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg58_reg_n_0_[0]\,
      R => s00_axi_aresetn_0
    );
\slv_reg58_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg58[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg58_reg_n_0_[10]\,
      R => s00_axi_aresetn_0
    );
\slv_reg58_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg58[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg58_reg_n_0_[11]\,
      R => s00_axi_aresetn_0
    );
\slv_reg58_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg58[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg58_reg_n_0_[12]\,
      R => s00_axi_aresetn_0
    );
\slv_reg58_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg58[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg58_reg_n_0_[13]\,
      R => s00_axi_aresetn_0
    );
\slv_reg58_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg58[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg58_reg_n_0_[14]\,
      R => s00_axi_aresetn_0
    );
\slv_reg58_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg58[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg58_reg_n_0_[15]\,
      R => s00_axi_aresetn_0
    );
\slv_reg58_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg58[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg58_reg_n_0_[16]\,
      R => s00_axi_aresetn_0
    );
\slv_reg58_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg58[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg58_reg_n_0_[17]\,
      R => s00_axi_aresetn_0
    );
\slv_reg58_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg58[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg58_reg_n_0_[18]\,
      R => s00_axi_aresetn_0
    );
\slv_reg58_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg58[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg58_reg_n_0_[19]\,
      R => s00_axi_aresetn_0
    );
\slv_reg58_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg58[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg58_reg_n_0_[1]\,
      R => s00_axi_aresetn_0
    );
\slv_reg58_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg58[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg58_reg_n_0_[20]\,
      R => s00_axi_aresetn_0
    );
\slv_reg58_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg58[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg58_reg_n_0_[21]\,
      R => s00_axi_aresetn_0
    );
\slv_reg58_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg58[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg58_reg_n_0_[22]\,
      R => s00_axi_aresetn_0
    );
\slv_reg58_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg58[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg58_reg_n_0_[23]\,
      R => s00_axi_aresetn_0
    );
\slv_reg58_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg58[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg58_reg_n_0_[24]\,
      R => s00_axi_aresetn_0
    );
\slv_reg58_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg58[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg58_reg_n_0_[25]\,
      R => s00_axi_aresetn_0
    );
\slv_reg58_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg58[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg58_reg_n_0_[26]\,
      R => s00_axi_aresetn_0
    );
\slv_reg58_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg58[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg58_reg_n_0_[27]\,
      R => s00_axi_aresetn_0
    );
\slv_reg58_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg58[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg58_reg_n_0_[28]\,
      R => s00_axi_aresetn_0
    );
\slv_reg58_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg58[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg58_reg_n_0_[29]\,
      R => s00_axi_aresetn_0
    );
\slv_reg58_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg58[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg58_reg_n_0_[2]\,
      R => s00_axi_aresetn_0
    );
\slv_reg58_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg58[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg58_reg_n_0_[30]\,
      R => s00_axi_aresetn_0
    );
\slv_reg58_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg58[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg58_reg_n_0_[31]\,
      R => s00_axi_aresetn_0
    );
\slv_reg58_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg58[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg58_reg_n_0_[3]\,
      R => s00_axi_aresetn_0
    );
\slv_reg58_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg58[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg58_reg_n_0_[4]\,
      R => s00_axi_aresetn_0
    );
\slv_reg58_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg58[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg58_reg_n_0_[5]\,
      R => s00_axi_aresetn_0
    );
\slv_reg58_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg58[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg58_reg_n_0_[6]\,
      R => s00_axi_aresetn_0
    );
\slv_reg58_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg58[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg58_reg_n_0_[7]\,
      R => s00_axi_aresetn_0
    );
\slv_reg58_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg58[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg58_reg_n_0_[8]\,
      R => s00_axi_aresetn_0
    );
\slv_reg58_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg58[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg58_reg_n_0_[9]\,
      R => s00_axi_aresetn_0
    );
\slv_reg59[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \slv_reg56[15]_i_2_n_0\,
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      O => \slv_reg59[15]_i_1_n_0\
    );
\slv_reg59[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \slv_reg56[23]_i_2_n_0\,
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      O => \slv_reg59[23]_i_1_n_0\
    );
\slv_reg59[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \slv_reg56[31]_i_2_n_0\,
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      O => \slv_reg59[31]_i_1_n_0\
    );
\slv_reg59[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \slv_reg56[7]_i_2_n_0\,
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      O => \slv_reg59[7]_i_1_n_0\
    );
\slv_reg59_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg59[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg59_reg_n_0_[0]\,
      R => s00_axi_aresetn_0
    );
\slv_reg59_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg59[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg59_reg_n_0_[10]\,
      R => s00_axi_aresetn_0
    );
\slv_reg59_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg59[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg59_reg_n_0_[11]\,
      R => s00_axi_aresetn_0
    );
\slv_reg59_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg59[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg59_reg_n_0_[12]\,
      R => s00_axi_aresetn_0
    );
\slv_reg59_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg59[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg59_reg_n_0_[13]\,
      R => s00_axi_aresetn_0
    );
\slv_reg59_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg59[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg59_reg_n_0_[14]\,
      R => s00_axi_aresetn_0
    );
\slv_reg59_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg59[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg59_reg_n_0_[15]\,
      R => s00_axi_aresetn_0
    );
\slv_reg59_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg59[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg59_reg_n_0_[16]\,
      R => s00_axi_aresetn_0
    );
\slv_reg59_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg59[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg59_reg_n_0_[17]\,
      R => s00_axi_aresetn_0
    );
\slv_reg59_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg59[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg59_reg_n_0_[18]\,
      R => s00_axi_aresetn_0
    );
\slv_reg59_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg59[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg59_reg_n_0_[19]\,
      R => s00_axi_aresetn_0
    );
\slv_reg59_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg59[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg59_reg_n_0_[1]\,
      R => s00_axi_aresetn_0
    );
\slv_reg59_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg59[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg59_reg_n_0_[20]\,
      R => s00_axi_aresetn_0
    );
\slv_reg59_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg59[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg59_reg_n_0_[21]\,
      R => s00_axi_aresetn_0
    );
\slv_reg59_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg59[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg59_reg_n_0_[22]\,
      R => s00_axi_aresetn_0
    );
\slv_reg59_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg59[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg59_reg_n_0_[23]\,
      R => s00_axi_aresetn_0
    );
\slv_reg59_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg59[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg59_reg_n_0_[24]\,
      R => s00_axi_aresetn_0
    );
\slv_reg59_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg59[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg59_reg_n_0_[25]\,
      R => s00_axi_aresetn_0
    );
\slv_reg59_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg59[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg59_reg_n_0_[26]\,
      R => s00_axi_aresetn_0
    );
\slv_reg59_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg59[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg59_reg_n_0_[27]\,
      R => s00_axi_aresetn_0
    );
\slv_reg59_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg59[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg59_reg_n_0_[28]\,
      R => s00_axi_aresetn_0
    );
\slv_reg59_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg59[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg59_reg_n_0_[29]\,
      R => s00_axi_aresetn_0
    );
\slv_reg59_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg59[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg59_reg_n_0_[2]\,
      R => s00_axi_aresetn_0
    );
\slv_reg59_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg59[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg59_reg_n_0_[30]\,
      R => s00_axi_aresetn_0
    );
\slv_reg59_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg59[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg59_reg_n_0_[31]\,
      R => s00_axi_aresetn_0
    );
\slv_reg59_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg59[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg59_reg_n_0_[3]\,
      R => s00_axi_aresetn_0
    );
\slv_reg59_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg59[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg59_reg_n_0_[4]\,
      R => s00_axi_aresetn_0
    );
\slv_reg59_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg59[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg59_reg_n_0_[5]\,
      R => s00_axi_aresetn_0
    );
\slv_reg59_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg59[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg59_reg_n_0_[6]\,
      R => s00_axi_aresetn_0
    );
\slv_reg59_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg59[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg59_reg_n_0_[7]\,
      R => s00_axi_aresetn_0
    );
\slv_reg59_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg59[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg59_reg_n_0_[8]\,
      R => s00_axi_aresetn_0
    );
\slv_reg59_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg59[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg59_reg_n_0_[9]\,
      R => s00_axi_aresetn_0
    );
\slv_reg5[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => s00_axi_wstrb(1),
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => sel0(2),
      I4 => \slv_reg3[0]_i_2_n_0\,
      O => \slv_reg5[15]_i_1_n_0\
    );
\slv_reg5[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => s00_axi_wstrb(2),
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => sel0(2),
      I4 => \slv_reg3[0]_i_2_n_0\,
      O => \slv_reg5[23]_i_1_n_0\
    );
\slv_reg5[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => s00_axi_wstrb(3),
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => sel0(2),
      I4 => \slv_reg3[0]_i_2_n_0\,
      O => \slv_reg5[31]_i_1_n_0\
    );
\slv_reg5[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => s00_axi_wstrb(0),
      I1 => \slv_reg3[0]_i_2_n_0\,
      I2 => sel0(2),
      I3 => sel0(0),
      I4 => sel0(1),
      O => \slv_reg5[7]_i_1_n_0\
    );
\slv_reg5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg5_reg_n_0_[0]\,
      R => s00_axi_aresetn_0
    );
\slv_reg5_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg5_reg_n_0_[10]\,
      R => s00_axi_aresetn_0
    );
\slv_reg5_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg5_reg_n_0_[11]\,
      R => s00_axi_aresetn_0
    );
\slv_reg5_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg5_reg_n_0_[12]\,
      R => s00_axi_aresetn_0
    );
\slv_reg5_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg5_reg_n_0_[13]\,
      R => s00_axi_aresetn_0
    );
\slv_reg5_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg5_reg_n_0_[14]\,
      R => s00_axi_aresetn_0
    );
\slv_reg5_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg5_reg_n_0_[15]\,
      R => s00_axi_aresetn_0
    );
\slv_reg5_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg5_reg_n_0_[16]\,
      R => s00_axi_aresetn_0
    );
\slv_reg5_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg5_reg_n_0_[17]\,
      R => s00_axi_aresetn_0
    );
\slv_reg5_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg5_reg_n_0_[18]\,
      R => s00_axi_aresetn_0
    );
\slv_reg5_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg5_reg_n_0_[19]\,
      R => s00_axi_aresetn_0
    );
\slv_reg5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg5_reg_n_0_[1]\,
      R => s00_axi_aresetn_0
    );
\slv_reg5_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg5_reg_n_0_[20]\,
      R => s00_axi_aresetn_0
    );
\slv_reg5_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg5_reg_n_0_[21]\,
      R => s00_axi_aresetn_0
    );
\slv_reg5_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg5_reg_n_0_[22]\,
      R => s00_axi_aresetn_0
    );
\slv_reg5_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg5_reg_n_0_[23]\,
      R => s00_axi_aresetn_0
    );
\slv_reg5_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg5_reg_n_0_[24]\,
      R => s00_axi_aresetn_0
    );
\slv_reg5_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg5_reg_n_0_[25]\,
      R => s00_axi_aresetn_0
    );
\slv_reg5_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg5_reg_n_0_[26]\,
      R => s00_axi_aresetn_0
    );
\slv_reg5_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg5_reg_n_0_[27]\,
      R => s00_axi_aresetn_0
    );
\slv_reg5_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg5_reg_n_0_[28]\,
      R => s00_axi_aresetn_0
    );
\slv_reg5_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg5_reg_n_0_[29]\,
      R => s00_axi_aresetn_0
    );
\slv_reg5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg5_reg_n_0_[2]\,
      R => s00_axi_aresetn_0
    );
\slv_reg5_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg5_reg_n_0_[30]\,
      R => s00_axi_aresetn_0
    );
\slv_reg5_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg5_reg_n_0_[31]\,
      R => s00_axi_aresetn_0
    );
\slv_reg5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg5_reg_n_0_[3]\,
      R => s00_axi_aresetn_0
    );
\slv_reg5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg5_reg_n_0_[4]\,
      R => s00_axi_aresetn_0
    );
\slv_reg5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg5_reg_n_0_[5]\,
      R => s00_axi_aresetn_0
    );
\slv_reg5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg5_reg_n_0_[6]\,
      R => s00_axi_aresetn_0
    );
\slv_reg5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg5_reg_n_0_[7]\,
      R => s00_axi_aresetn_0
    );
\slv_reg5_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg5_reg_n_0_[8]\,
      R => s00_axi_aresetn_0
    );
\slv_reg5_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg5_reg_n_0_[9]\,
      R => s00_axi_aresetn_0
    );
\slv_reg60[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \slv_reg56[15]_i_2_n_0\,
      I1 => sel0(0),
      I2 => sel0(2),
      I3 => sel0(1),
      O => \slv_reg60[15]_i_1_n_0\
    );
\slv_reg60[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \slv_reg56[23]_i_2_n_0\,
      I1 => sel0(0),
      I2 => sel0(2),
      I3 => sel0(1),
      O => \slv_reg60[23]_i_1_n_0\
    );
\slv_reg60[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \slv_reg56[31]_i_2_n_0\,
      I1 => sel0(0),
      I2 => sel0(2),
      I3 => sel0(1),
      O => \slv_reg60[31]_i_1_n_0\
    );
\slv_reg60[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \slv_reg56[7]_i_2_n_0\,
      I1 => sel0(0),
      I2 => sel0(2),
      I3 => sel0(1),
      O => \slv_reg60[7]_i_1_n_0\
    );
\slv_reg60_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg60[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg60_reg_n_0_[0]\,
      R => s00_axi_aresetn_0
    );
\slv_reg60_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg60[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg60_reg_n_0_[10]\,
      R => s00_axi_aresetn_0
    );
\slv_reg60_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg60[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg60_reg_n_0_[11]\,
      R => s00_axi_aresetn_0
    );
\slv_reg60_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg60[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg60_reg_n_0_[12]\,
      R => s00_axi_aresetn_0
    );
\slv_reg60_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg60[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg60_reg_n_0_[13]\,
      R => s00_axi_aresetn_0
    );
\slv_reg60_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg60[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg60_reg_n_0_[14]\,
      R => s00_axi_aresetn_0
    );
\slv_reg60_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg60[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg60_reg_n_0_[15]\,
      R => s00_axi_aresetn_0
    );
\slv_reg60_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg60[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg60_reg_n_0_[16]\,
      R => s00_axi_aresetn_0
    );
\slv_reg60_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg60[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg60_reg_n_0_[17]\,
      R => s00_axi_aresetn_0
    );
\slv_reg60_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg60[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg60_reg_n_0_[18]\,
      R => s00_axi_aresetn_0
    );
\slv_reg60_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg60[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg60_reg_n_0_[19]\,
      R => s00_axi_aresetn_0
    );
\slv_reg60_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg60[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg60_reg_n_0_[1]\,
      R => s00_axi_aresetn_0
    );
\slv_reg60_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg60[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg60_reg_n_0_[20]\,
      R => s00_axi_aresetn_0
    );
\slv_reg60_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg60[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg60_reg_n_0_[21]\,
      R => s00_axi_aresetn_0
    );
\slv_reg60_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg60[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg60_reg_n_0_[22]\,
      R => s00_axi_aresetn_0
    );
\slv_reg60_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg60[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg60_reg_n_0_[23]\,
      R => s00_axi_aresetn_0
    );
\slv_reg60_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg60[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg60_reg_n_0_[24]\,
      R => s00_axi_aresetn_0
    );
\slv_reg60_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg60[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg60_reg_n_0_[25]\,
      R => s00_axi_aresetn_0
    );
\slv_reg60_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg60[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg60_reg_n_0_[26]\,
      R => s00_axi_aresetn_0
    );
\slv_reg60_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg60[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg60_reg_n_0_[27]\,
      R => s00_axi_aresetn_0
    );
\slv_reg60_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg60[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg60_reg_n_0_[28]\,
      R => s00_axi_aresetn_0
    );
\slv_reg60_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg60[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg60_reg_n_0_[29]\,
      R => s00_axi_aresetn_0
    );
\slv_reg60_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg60[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg60_reg_n_0_[2]\,
      R => s00_axi_aresetn_0
    );
\slv_reg60_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg60[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg60_reg_n_0_[30]\,
      R => s00_axi_aresetn_0
    );
\slv_reg60_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg60[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg60_reg_n_0_[31]\,
      R => s00_axi_aresetn_0
    );
\slv_reg60_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg60[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg60_reg_n_0_[3]\,
      R => s00_axi_aresetn_0
    );
\slv_reg60_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg60[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg60_reg_n_0_[4]\,
      R => s00_axi_aresetn_0
    );
\slv_reg60_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg60[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg60_reg_n_0_[5]\,
      R => s00_axi_aresetn_0
    );
\slv_reg60_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg60[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg60_reg_n_0_[6]\,
      R => s00_axi_aresetn_0
    );
\slv_reg60_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg60[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg60_reg_n_0_[7]\,
      R => s00_axi_aresetn_0
    );
\slv_reg60_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg60[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg60_reg_n_0_[8]\,
      R => s00_axi_aresetn_0
    );
\slv_reg60_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg60[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg60_reg_n_0_[9]\,
      R => s00_axi_aresetn_0
    );
\slv_reg61[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \slv_reg56[15]_i_2_n_0\,
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      O => \slv_reg61[15]_i_1_n_0\
    );
\slv_reg61[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \slv_reg56[23]_i_2_n_0\,
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      O => \slv_reg61[23]_i_1_n_0\
    );
\slv_reg61[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \slv_reg56[31]_i_2_n_0\,
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      O => \slv_reg61[31]_i_1_n_0\
    );
\slv_reg61[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \slv_reg56[7]_i_2_n_0\,
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      O => \slv_reg61[7]_i_1_n_0\
    );
\slv_reg61_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg61[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg61_reg_n_0_[0]\,
      R => s00_axi_aresetn_0
    );
\slv_reg61_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg61[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg61_reg_n_0_[10]\,
      R => s00_axi_aresetn_0
    );
\slv_reg61_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg61[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg61_reg_n_0_[11]\,
      R => s00_axi_aresetn_0
    );
\slv_reg61_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg61[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg61_reg_n_0_[12]\,
      R => s00_axi_aresetn_0
    );
\slv_reg61_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg61[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg61_reg_n_0_[13]\,
      R => s00_axi_aresetn_0
    );
\slv_reg61_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg61[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg61_reg_n_0_[14]\,
      R => s00_axi_aresetn_0
    );
\slv_reg61_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg61[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg61_reg_n_0_[15]\,
      R => s00_axi_aresetn_0
    );
\slv_reg61_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg61[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg61_reg_n_0_[16]\,
      R => s00_axi_aresetn_0
    );
\slv_reg61_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg61[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg61_reg_n_0_[17]\,
      R => s00_axi_aresetn_0
    );
\slv_reg61_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg61[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg61_reg_n_0_[18]\,
      R => s00_axi_aresetn_0
    );
\slv_reg61_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg61[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg61_reg_n_0_[19]\,
      R => s00_axi_aresetn_0
    );
\slv_reg61_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg61[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg61_reg_n_0_[1]\,
      R => s00_axi_aresetn_0
    );
\slv_reg61_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg61[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg61_reg_n_0_[20]\,
      R => s00_axi_aresetn_0
    );
\slv_reg61_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg61[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg61_reg_n_0_[21]\,
      R => s00_axi_aresetn_0
    );
\slv_reg61_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg61[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg61_reg_n_0_[22]\,
      R => s00_axi_aresetn_0
    );
\slv_reg61_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg61[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg61_reg_n_0_[23]\,
      R => s00_axi_aresetn_0
    );
\slv_reg61_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg61[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg61_reg_n_0_[24]\,
      R => s00_axi_aresetn_0
    );
\slv_reg61_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg61[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg61_reg_n_0_[25]\,
      R => s00_axi_aresetn_0
    );
\slv_reg61_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg61[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg61_reg_n_0_[26]\,
      R => s00_axi_aresetn_0
    );
\slv_reg61_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg61[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg61_reg_n_0_[27]\,
      R => s00_axi_aresetn_0
    );
\slv_reg61_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg61[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg61_reg_n_0_[28]\,
      R => s00_axi_aresetn_0
    );
\slv_reg61_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg61[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg61_reg_n_0_[29]\,
      R => s00_axi_aresetn_0
    );
\slv_reg61_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg61[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg61_reg_n_0_[2]\,
      R => s00_axi_aresetn_0
    );
\slv_reg61_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg61[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg61_reg_n_0_[30]\,
      R => s00_axi_aresetn_0
    );
\slv_reg61_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg61[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg61_reg_n_0_[31]\,
      R => s00_axi_aresetn_0
    );
\slv_reg61_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg61[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg61_reg_n_0_[3]\,
      R => s00_axi_aresetn_0
    );
\slv_reg61_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg61[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg61_reg_n_0_[4]\,
      R => s00_axi_aresetn_0
    );
\slv_reg61_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg61[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg61_reg_n_0_[5]\,
      R => s00_axi_aresetn_0
    );
\slv_reg61_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg61[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg61_reg_n_0_[6]\,
      R => s00_axi_aresetn_0
    );
\slv_reg61_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg61[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg61_reg_n_0_[7]\,
      R => s00_axi_aresetn_0
    );
\slv_reg61_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg61[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg61_reg_n_0_[8]\,
      R => s00_axi_aresetn_0
    );
\slv_reg61_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg61[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg61_reg_n_0_[9]\,
      R => s00_axi_aresetn_0
    );
\slv_reg62[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \slv_reg56[15]_i_2_n_0\,
      I1 => sel0(0),
      I2 => sel0(2),
      I3 => sel0(1),
      O => \slv_reg62[15]_i_1_n_0\
    );
\slv_reg62[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \slv_reg56[23]_i_2_n_0\,
      I1 => sel0(0),
      I2 => sel0(2),
      I3 => sel0(1),
      O => \slv_reg62[23]_i_1_n_0\
    );
\slv_reg62[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \slv_reg56[31]_i_2_n_0\,
      I1 => sel0(0),
      I2 => sel0(2),
      I3 => sel0(1),
      O => \slv_reg62[31]_i_1_n_0\
    );
\slv_reg62[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \slv_reg56[7]_i_2_n_0\,
      I1 => sel0(0),
      I2 => sel0(2),
      I3 => sel0(1),
      O => \slv_reg62[7]_i_1_n_0\
    );
\slv_reg62_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg62[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg62_reg_n_0_[0]\,
      R => s00_axi_aresetn_0
    );
\slv_reg62_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg62[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg62_reg_n_0_[10]\,
      R => s00_axi_aresetn_0
    );
\slv_reg62_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg62[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg62_reg_n_0_[11]\,
      R => s00_axi_aresetn_0
    );
\slv_reg62_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg62[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg62_reg_n_0_[12]\,
      R => s00_axi_aresetn_0
    );
\slv_reg62_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg62[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg62_reg_n_0_[13]\,
      R => s00_axi_aresetn_0
    );
\slv_reg62_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg62[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg62_reg_n_0_[14]\,
      R => s00_axi_aresetn_0
    );
\slv_reg62_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg62[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg62_reg_n_0_[15]\,
      R => s00_axi_aresetn_0
    );
\slv_reg62_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg62[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg62_reg_n_0_[16]\,
      R => s00_axi_aresetn_0
    );
\slv_reg62_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg62[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg62_reg_n_0_[17]\,
      R => s00_axi_aresetn_0
    );
\slv_reg62_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg62[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg62_reg_n_0_[18]\,
      R => s00_axi_aresetn_0
    );
\slv_reg62_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg62[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg62_reg_n_0_[19]\,
      R => s00_axi_aresetn_0
    );
\slv_reg62_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg62[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg62_reg_n_0_[1]\,
      R => s00_axi_aresetn_0
    );
\slv_reg62_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg62[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg62_reg_n_0_[20]\,
      R => s00_axi_aresetn_0
    );
\slv_reg62_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg62[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg62_reg_n_0_[21]\,
      R => s00_axi_aresetn_0
    );
\slv_reg62_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg62[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg62_reg_n_0_[22]\,
      R => s00_axi_aresetn_0
    );
\slv_reg62_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg62[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg62_reg_n_0_[23]\,
      R => s00_axi_aresetn_0
    );
\slv_reg62_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg62[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg62_reg_n_0_[24]\,
      R => s00_axi_aresetn_0
    );
\slv_reg62_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg62[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg62_reg_n_0_[25]\,
      R => s00_axi_aresetn_0
    );
\slv_reg62_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg62[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg62_reg_n_0_[26]\,
      R => s00_axi_aresetn_0
    );
\slv_reg62_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg62[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg62_reg_n_0_[27]\,
      R => s00_axi_aresetn_0
    );
\slv_reg62_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg62[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg62_reg_n_0_[28]\,
      R => s00_axi_aresetn_0
    );
\slv_reg62_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg62[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg62_reg_n_0_[29]\,
      R => s00_axi_aresetn_0
    );
\slv_reg62_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg62[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg62_reg_n_0_[2]\,
      R => s00_axi_aresetn_0
    );
\slv_reg62_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg62[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg62_reg_n_0_[30]\,
      R => s00_axi_aresetn_0
    );
\slv_reg62_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg62[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg62_reg_n_0_[31]\,
      R => s00_axi_aresetn_0
    );
\slv_reg62_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg62[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg62_reg_n_0_[3]\,
      R => s00_axi_aresetn_0
    );
\slv_reg62_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg62[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg62_reg_n_0_[4]\,
      R => s00_axi_aresetn_0
    );
\slv_reg62_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg62[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg62_reg_n_0_[5]\,
      R => s00_axi_aresetn_0
    );
\slv_reg62_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg62[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg62_reg_n_0_[6]\,
      R => s00_axi_aresetn_0
    );
\slv_reg62_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg62[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg62_reg_n_0_[7]\,
      R => s00_axi_aresetn_0
    );
\slv_reg62_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg62[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg62_reg_n_0_[8]\,
      R => s00_axi_aresetn_0
    );
\slv_reg62_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg62[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg62_reg_n_0_[9]\,
      R => s00_axi_aresetn_0
    );
\slv_reg63[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \slv_reg56[15]_i_2_n_0\,
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      O => \slv_reg63[15]_i_1_n_0\
    );
\slv_reg63[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \slv_reg56[23]_i_2_n_0\,
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      O => \slv_reg63[23]_i_1_n_0\
    );
\slv_reg63[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \slv_reg56[31]_i_2_n_0\,
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      O => \slv_reg63[31]_i_1_n_0\
    );
\slv_reg63[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \slv_reg56[7]_i_2_n_0\,
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      O => \slv_reg63[7]_i_1_n_0\
    );
\slv_reg63_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg63[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg63_reg_n_0_[0]\,
      R => s00_axi_aresetn_0
    );
\slv_reg63_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg63[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg63_reg_n_0_[10]\,
      R => s00_axi_aresetn_0
    );
\slv_reg63_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg63[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg63_reg_n_0_[11]\,
      R => s00_axi_aresetn_0
    );
\slv_reg63_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg63[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg63_reg_n_0_[12]\,
      R => s00_axi_aresetn_0
    );
\slv_reg63_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg63[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg63_reg_n_0_[13]\,
      R => s00_axi_aresetn_0
    );
\slv_reg63_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg63[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg63_reg_n_0_[14]\,
      R => s00_axi_aresetn_0
    );
\slv_reg63_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg63[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg63_reg_n_0_[15]\,
      R => s00_axi_aresetn_0
    );
\slv_reg63_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg63[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg63_reg_n_0_[16]\,
      R => s00_axi_aresetn_0
    );
\slv_reg63_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg63[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg63_reg_n_0_[17]\,
      R => s00_axi_aresetn_0
    );
\slv_reg63_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg63[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg63_reg_n_0_[18]\,
      R => s00_axi_aresetn_0
    );
\slv_reg63_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg63[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg63_reg_n_0_[19]\,
      R => s00_axi_aresetn_0
    );
\slv_reg63_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg63[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg63_reg_n_0_[1]\,
      R => s00_axi_aresetn_0
    );
\slv_reg63_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg63[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg63_reg_n_0_[20]\,
      R => s00_axi_aresetn_0
    );
\slv_reg63_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg63[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg63_reg_n_0_[21]\,
      R => s00_axi_aresetn_0
    );
\slv_reg63_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg63[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg63_reg_n_0_[22]\,
      R => s00_axi_aresetn_0
    );
\slv_reg63_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg63[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg63_reg_n_0_[23]\,
      R => s00_axi_aresetn_0
    );
\slv_reg63_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg63[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg63_reg_n_0_[24]\,
      R => s00_axi_aresetn_0
    );
\slv_reg63_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg63[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg63_reg_n_0_[25]\,
      R => s00_axi_aresetn_0
    );
\slv_reg63_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg63[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg63_reg_n_0_[26]\,
      R => s00_axi_aresetn_0
    );
\slv_reg63_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg63[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg63_reg_n_0_[27]\,
      R => s00_axi_aresetn_0
    );
\slv_reg63_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg63[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg63_reg_n_0_[28]\,
      R => s00_axi_aresetn_0
    );
\slv_reg63_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg63[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg63_reg_n_0_[29]\,
      R => s00_axi_aresetn_0
    );
\slv_reg63_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg63[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg63_reg_n_0_[2]\,
      R => s00_axi_aresetn_0
    );
\slv_reg63_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg63[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg63_reg_n_0_[30]\,
      R => s00_axi_aresetn_0
    );
\slv_reg63_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg63[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg63_reg_n_0_[31]\,
      R => s00_axi_aresetn_0
    );
\slv_reg63_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg63[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg63_reg_n_0_[3]\,
      R => s00_axi_aresetn_0
    );
\slv_reg63_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg63[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg63_reg_n_0_[4]\,
      R => s00_axi_aresetn_0
    );
\slv_reg63_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg63[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg63_reg_n_0_[5]\,
      R => s00_axi_aresetn_0
    );
\slv_reg63_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg63[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg63_reg_n_0_[6]\,
      R => s00_axi_aresetn_0
    );
\slv_reg63_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg63[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg63_reg_n_0_[7]\,
      R => s00_axi_aresetn_0
    );
\slv_reg63_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg63[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg63_reg_n_0_[8]\,
      R => s00_axi_aresetn_0
    );
\slv_reg63_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg63[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg63_reg_n_0_[9]\,
      R => s00_axi_aresetn_0
    );
\slv_reg6[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => s00_axi_wstrb(1),
      I1 => sel0(1),
      I2 => sel0(2),
      I3 => sel0(0),
      I4 => \slv_reg3[0]_i_2_n_0\,
      O => \slv_reg6[15]_i_1_n_0\
    );
\slv_reg6[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => s00_axi_wstrb(2),
      I1 => sel0(1),
      I2 => sel0(2),
      I3 => sel0(0),
      I4 => \slv_reg3[0]_i_2_n_0\,
      O => \slv_reg6[23]_i_1_n_0\
    );
\slv_reg6[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => s00_axi_wstrb(3),
      I1 => sel0(1),
      I2 => sel0(2),
      I3 => sel0(0),
      I4 => \slv_reg3[0]_i_2_n_0\,
      O => \slv_reg6[31]_i_1_n_0\
    );
\slv_reg6[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => s00_axi_wstrb(0),
      I1 => \slv_reg3[0]_i_2_n_0\,
      I2 => sel0(0),
      I3 => sel0(2),
      I4 => sel0(1),
      O => \slv_reg6[7]_i_1_n_0\
    );
\slv_reg6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg6_reg_n_0_[0]\,
      R => s00_axi_aresetn_0
    );
\slv_reg6_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg6_reg_n_0_[10]\,
      R => s00_axi_aresetn_0
    );
\slv_reg6_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg6_reg_n_0_[11]\,
      R => s00_axi_aresetn_0
    );
\slv_reg6_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg6_reg_n_0_[12]\,
      R => s00_axi_aresetn_0
    );
\slv_reg6_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg6_reg_n_0_[13]\,
      R => s00_axi_aresetn_0
    );
\slv_reg6_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg6_reg_n_0_[14]\,
      R => s00_axi_aresetn_0
    );
\slv_reg6_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg6_reg_n_0_[15]\,
      R => s00_axi_aresetn_0
    );
\slv_reg6_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg6_reg_n_0_[16]\,
      R => s00_axi_aresetn_0
    );
\slv_reg6_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg6_reg_n_0_[17]\,
      R => s00_axi_aresetn_0
    );
\slv_reg6_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg6_reg_n_0_[18]\,
      R => s00_axi_aresetn_0
    );
\slv_reg6_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg6_reg_n_0_[19]\,
      R => s00_axi_aresetn_0
    );
\slv_reg6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg6_reg_n_0_[1]\,
      R => s00_axi_aresetn_0
    );
\slv_reg6_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg6_reg_n_0_[20]\,
      R => s00_axi_aresetn_0
    );
\slv_reg6_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg6_reg_n_0_[21]\,
      R => s00_axi_aresetn_0
    );
\slv_reg6_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg6_reg_n_0_[22]\,
      R => s00_axi_aresetn_0
    );
\slv_reg6_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg6_reg_n_0_[23]\,
      R => s00_axi_aresetn_0
    );
\slv_reg6_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg6_reg_n_0_[24]\,
      R => s00_axi_aresetn_0
    );
\slv_reg6_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg6_reg_n_0_[25]\,
      R => s00_axi_aresetn_0
    );
\slv_reg6_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg6_reg_n_0_[26]\,
      R => s00_axi_aresetn_0
    );
\slv_reg6_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg6_reg_n_0_[27]\,
      R => s00_axi_aresetn_0
    );
\slv_reg6_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg6_reg_n_0_[28]\,
      R => s00_axi_aresetn_0
    );
\slv_reg6_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg6_reg_n_0_[29]\,
      R => s00_axi_aresetn_0
    );
\slv_reg6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg6_reg_n_0_[2]\,
      R => s00_axi_aresetn_0
    );
\slv_reg6_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg6_reg_n_0_[30]\,
      R => s00_axi_aresetn_0
    );
\slv_reg6_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg6_reg_n_0_[31]\,
      R => s00_axi_aresetn_0
    );
\slv_reg6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg6_reg_n_0_[3]\,
      R => s00_axi_aresetn_0
    );
\slv_reg6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg6_reg_n_0_[4]\,
      R => s00_axi_aresetn_0
    );
\slv_reg6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg6_reg_n_0_[5]\,
      R => s00_axi_aresetn_0
    );
\slv_reg6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg6_reg_n_0_[6]\,
      R => s00_axi_aresetn_0
    );
\slv_reg6_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg6_reg_n_0_[7]\,
      R => s00_axi_aresetn_0
    );
\slv_reg6_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg6_reg_n_0_[8]\,
      R => s00_axi_aresetn_0
    );
\slv_reg6_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg6_reg_n_0_[9]\,
      R => s00_axi_aresetn_0
    );
\slv_reg7[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => s00_axi_wstrb(1),
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => sel0(2),
      I4 => \slv_reg3[0]_i_2_n_0\,
      O => \slv_reg7[15]_i_1_n_0\
    );
\slv_reg7[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => s00_axi_wstrb(2),
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => sel0(2),
      I4 => \slv_reg3[0]_i_2_n_0\,
      O => \slv_reg7[23]_i_1_n_0\
    );
\slv_reg7[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => s00_axi_wstrb(3),
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => sel0(2),
      I4 => \slv_reg3[0]_i_2_n_0\,
      O => \slv_reg7[31]_i_1_n_0\
    );
\slv_reg7[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => s00_axi_wstrb(0),
      I1 => \slv_reg3[0]_i_2_n_0\,
      I2 => sel0(2),
      I3 => sel0(0),
      I4 => sel0(1),
      O => \slv_reg7[7]_i_1_n_0\
    );
\slv_reg7_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg7_reg_n_0_[0]\,
      R => s00_axi_aresetn_0
    );
\slv_reg7_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg7_reg_n_0_[10]\,
      R => s00_axi_aresetn_0
    );
\slv_reg7_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg7_reg_n_0_[11]\,
      R => s00_axi_aresetn_0
    );
\slv_reg7_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg7_reg_n_0_[12]\,
      R => s00_axi_aresetn_0
    );
\slv_reg7_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg7_reg_n_0_[13]\,
      R => s00_axi_aresetn_0
    );
\slv_reg7_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg7_reg_n_0_[14]\,
      R => s00_axi_aresetn_0
    );
\slv_reg7_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg7_reg_n_0_[15]\,
      R => s00_axi_aresetn_0
    );
\slv_reg7_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg7_reg_n_0_[16]\,
      R => s00_axi_aresetn_0
    );
\slv_reg7_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg7_reg_n_0_[17]\,
      R => s00_axi_aresetn_0
    );
\slv_reg7_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg7_reg_n_0_[18]\,
      R => s00_axi_aresetn_0
    );
\slv_reg7_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg7_reg_n_0_[19]\,
      R => s00_axi_aresetn_0
    );
\slv_reg7_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg7_reg_n_0_[1]\,
      R => s00_axi_aresetn_0
    );
\slv_reg7_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg7_reg_n_0_[20]\,
      R => s00_axi_aresetn_0
    );
\slv_reg7_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg7_reg_n_0_[21]\,
      R => s00_axi_aresetn_0
    );
\slv_reg7_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg7_reg_n_0_[22]\,
      R => s00_axi_aresetn_0
    );
\slv_reg7_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg7_reg_n_0_[23]\,
      R => s00_axi_aresetn_0
    );
\slv_reg7_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg7_reg_n_0_[24]\,
      R => s00_axi_aresetn_0
    );
\slv_reg7_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg7_reg_n_0_[25]\,
      R => s00_axi_aresetn_0
    );
\slv_reg7_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg7_reg_n_0_[26]\,
      R => s00_axi_aresetn_0
    );
\slv_reg7_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg7_reg_n_0_[27]\,
      R => s00_axi_aresetn_0
    );
\slv_reg7_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg7_reg_n_0_[28]\,
      R => s00_axi_aresetn_0
    );
\slv_reg7_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg7_reg_n_0_[29]\,
      R => s00_axi_aresetn_0
    );
\slv_reg7_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg7_reg_n_0_[2]\,
      R => s00_axi_aresetn_0
    );
\slv_reg7_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg7_reg_n_0_[30]\,
      R => s00_axi_aresetn_0
    );
\slv_reg7_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg7_reg_n_0_[31]\,
      R => s00_axi_aresetn_0
    );
\slv_reg7_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg7_reg_n_0_[3]\,
      R => s00_axi_aresetn_0
    );
\slv_reg7_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg7_reg_n_0_[4]\,
      R => s00_axi_aresetn_0
    );
\slv_reg7_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg7_reg_n_0_[5]\,
      R => s00_axi_aresetn_0
    );
\slv_reg7_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg7_reg_n_0_[6]\,
      R => s00_axi_aresetn_0
    );
\slv_reg7_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg7_reg_n_0_[7]\,
      R => s00_axi_aresetn_0
    );
\slv_reg7_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg7_reg_n_0_[8]\,
      R => s00_axi_aresetn_0
    );
\slv_reg7_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg7_reg_n_0_[9]\,
      R => s00_axi_aresetn_0
    );
\slv_reg8[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \slv_reg8[15]_i_2_n_0\,
      I1 => sel0(0),
      I2 => sel0(2),
      I3 => sel0(1),
      O => \slv_reg8[15]_i_1_n_0\
    );
\slv_reg8[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => sel0(4),
      I1 => sel0(3),
      I2 => sel0(5),
      I3 => \slv_reg23[31]_i_3_n_0\,
      I4 => s00_axi_wstrb(1),
      O => \slv_reg8[15]_i_2_n_0\
    );
\slv_reg8[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \slv_reg8[23]_i_2_n_0\,
      I1 => sel0(0),
      I2 => sel0(2),
      I3 => sel0(1),
      O => \slv_reg8[23]_i_1_n_0\
    );
\slv_reg8[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => sel0(4),
      I1 => sel0(3),
      I2 => sel0(5),
      I3 => \slv_reg23[31]_i_3_n_0\,
      I4 => s00_axi_wstrb(2),
      O => \slv_reg8[23]_i_2_n_0\
    );
\slv_reg8[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \slv_reg8[31]_i_2_n_0\,
      I1 => sel0(0),
      I2 => sel0(2),
      I3 => sel0(1),
      O => \slv_reg8[31]_i_1_n_0\
    );
\slv_reg8[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => sel0(4),
      I1 => sel0(3),
      I2 => sel0(5),
      I3 => \slv_reg23[31]_i_3_n_0\,
      I4 => s00_axi_wstrb(3),
      O => \slv_reg8[31]_i_2_n_0\
    );
\slv_reg8[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \slv_reg8[7]_i_2_n_0\,
      I1 => sel0(0),
      I2 => sel0(2),
      I3 => sel0(1),
      O => \slv_reg8[7]_i_1_n_0\
    );
\slv_reg8[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => sel0(4),
      I1 => sel0(3),
      I2 => sel0(5),
      I3 => \slv_reg23[31]_i_3_n_0\,
      I4 => s00_axi_wstrb(0),
      O => \slv_reg8[7]_i_2_n_0\
    );
\slv_reg8_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg8_reg_n_0_[0]\,
      R => s00_axi_aresetn_0
    );
\slv_reg8_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg8_reg[0]_rep_n_0\,
      R => s00_axi_aresetn_0
    );
\slv_reg8_reg[0]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg8_reg[0]_rep__0_n_0\,
      R => s00_axi_aresetn_0
    );
\slv_reg8_reg[0]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg8_reg[0]_rep__1_n_0\,
      R => s00_axi_aresetn_0
    );
\slv_reg8_reg[0]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg8_reg[0]_rep__2_n_0\,
      R => s00_axi_aresetn_0
    );
\slv_reg8_reg[0]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg8_reg[0]_rep__3_n_0\,
      R => s00_axi_aresetn_0
    );
\slv_reg8_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg8_reg_n_0_[10]\,
      R => s00_axi_aresetn_0
    );
\slv_reg8_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg8_reg_n_0_[11]\,
      R => s00_axi_aresetn_0
    );
\slv_reg8_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg8_reg_n_0_[12]\,
      R => s00_axi_aresetn_0
    );
\slv_reg8_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg8_reg_n_0_[13]\,
      R => s00_axi_aresetn_0
    );
\slv_reg8_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg8_reg_n_0_[14]\,
      R => s00_axi_aresetn_0
    );
\slv_reg8_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg8_reg_n_0_[15]\,
      R => s00_axi_aresetn_0
    );
\slv_reg8_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg8_reg_n_0_[16]\,
      R => s00_axi_aresetn_0
    );
\slv_reg8_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg8_reg_n_0_[17]\,
      R => s00_axi_aresetn_0
    );
\slv_reg8_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg8_reg_n_0_[18]\,
      R => s00_axi_aresetn_0
    );
\slv_reg8_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg8_reg_n_0_[19]\,
      R => s00_axi_aresetn_0
    );
\slv_reg8_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => host_decoder_enable,
      R => s00_axi_aresetn_0
    );
\slv_reg8_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg8_reg_n_0_[20]\,
      R => s00_axi_aresetn_0
    );
\slv_reg8_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg8_reg_n_0_[21]\,
      R => s00_axi_aresetn_0
    );
\slv_reg8_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg8_reg_n_0_[22]\,
      R => s00_axi_aresetn_0
    );
\slv_reg8_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg8_reg_n_0_[23]\,
      R => s00_axi_aresetn_0
    );
\slv_reg8_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg8_reg_n_0_[24]\,
      R => s00_axi_aresetn_0
    );
\slv_reg8_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg8_reg_n_0_[25]\,
      R => s00_axi_aresetn_0
    );
\slv_reg8_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg8_reg_n_0_[26]\,
      R => s00_axi_aresetn_0
    );
\slv_reg8_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg8_reg_n_0_[27]\,
      R => s00_axi_aresetn_0
    );
\slv_reg8_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg8_reg_n_0_[28]\,
      R => s00_axi_aresetn_0
    );
\slv_reg8_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg8_reg_n_0_[29]\,
      R => s00_axi_aresetn_0
    );
\slv_reg8_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg8_reg_n_0_[2]\,
      R => s00_axi_aresetn_0
    );
\slv_reg8_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg8_reg_n_0_[30]\,
      R => s00_axi_aresetn_0
    );
\slv_reg8_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg8_reg_n_0_[31]\,
      R => s00_axi_aresetn_0
    );
\slv_reg8_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg8_reg_n_0_[3]\,
      R => s00_axi_aresetn_0
    );
\slv_reg8_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg8_reg_n_0_[4]\,
      R => s00_axi_aresetn_0
    );
\slv_reg8_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg8_reg_n_0_[5]\,
      R => s00_axi_aresetn_0
    );
\slv_reg8_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg8_reg_n_0_[6]\,
      R => s00_axi_aresetn_0
    );
\slv_reg8_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg8_reg_n_0_[7]\,
      R => s00_axi_aresetn_0
    );
\slv_reg8_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg8_reg_n_0_[8]\,
      R => s00_axi_aresetn_0
    );
\slv_reg8_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg8_reg_n_0_[9]\,
      R => s00_axi_aresetn_0
    );
\slv_reg9[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \slv_reg8[15]_i_2_n_0\,
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      O => \slv_reg9[15]_i_1_n_0\
    );
\slv_reg9[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \slv_reg8[23]_i_2_n_0\,
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      O => \slv_reg9[23]_i_1_n_0\
    );
\slv_reg9[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \slv_reg8[31]_i_2_n_0\,
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      O => \slv_reg9[31]_i_1_n_0\
    );
\slv_reg9[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \slv_reg8[7]_i_2_n_0\,
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      O => \slv_reg9[7]_i_1_n_0\
    );
\slv_reg9_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg9_reg_n_0_[0]\,
      R => s00_axi_aresetn_0
    );
\slv_reg9_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg9_reg_n_0_[10]\,
      R => s00_axi_aresetn_0
    );
\slv_reg9_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg9_reg_n_0_[11]\,
      R => s00_axi_aresetn_0
    );
\slv_reg9_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg9_reg_n_0_[12]\,
      R => s00_axi_aresetn_0
    );
\slv_reg9_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg9_reg_n_0_[13]\,
      R => s00_axi_aresetn_0
    );
\slv_reg9_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg9_reg_n_0_[14]\,
      R => s00_axi_aresetn_0
    );
\slv_reg9_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg9_reg_n_0_[15]\,
      R => s00_axi_aresetn_0
    );
\slv_reg9_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg9_reg_n_0_[16]\,
      R => s00_axi_aresetn_0
    );
\slv_reg9_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg9_reg_n_0_[17]\,
      R => s00_axi_aresetn_0
    );
\slv_reg9_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg9_reg_n_0_[18]\,
      R => s00_axi_aresetn_0
    );
\slv_reg9_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg9_reg_n_0_[19]\,
      R => s00_axi_aresetn_0
    );
\slv_reg9_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg9_reg_n_0_[1]\,
      R => s00_axi_aresetn_0
    );
\slv_reg9_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg9_reg_n_0_[20]\,
      R => s00_axi_aresetn_0
    );
\slv_reg9_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg9_reg_n_0_[21]\,
      R => s00_axi_aresetn_0
    );
\slv_reg9_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg9_reg_n_0_[22]\,
      R => s00_axi_aresetn_0
    );
\slv_reg9_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg9_reg_n_0_[23]\,
      R => s00_axi_aresetn_0
    );
\slv_reg9_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg9_reg_n_0_[24]\,
      R => s00_axi_aresetn_0
    );
\slv_reg9_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg9_reg_n_0_[25]\,
      R => s00_axi_aresetn_0
    );
\slv_reg9_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg9_reg_n_0_[26]\,
      R => s00_axi_aresetn_0
    );
\slv_reg9_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg9_reg_n_0_[27]\,
      R => s00_axi_aresetn_0
    );
\slv_reg9_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg9_reg_n_0_[28]\,
      R => s00_axi_aresetn_0
    );
\slv_reg9_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg9_reg_n_0_[29]\,
      R => s00_axi_aresetn_0
    );
\slv_reg9_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg9_reg_n_0_[2]\,
      R => s00_axi_aresetn_0
    );
\slv_reg9_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg9_reg_n_0_[30]\,
      R => s00_axi_aresetn_0
    );
\slv_reg9_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg9_reg_n_0_[31]\,
      R => s00_axi_aresetn_0
    );
\slv_reg9_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg9_reg_n_0_[3]\,
      R => s00_axi_aresetn_0
    );
\slv_reg9_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg9_reg_n_0_[4]\,
      R => s00_axi_aresetn_0
    );
\slv_reg9_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg9_reg_n_0_[5]\,
      R => s00_axi_aresetn_0
    );
\slv_reg9_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg9_reg_n_0_[6]\,
      R => s00_axi_aresetn_0
    );
\slv_reg9_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg9_reg_n_0_[7]\,
      R => s00_axi_aresetn_0
    );
\slv_reg9_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg9_reg_n_0_[8]\,
      R => s00_axi_aresetn_0
    );
\slv_reg9_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg9_reg_n_0_[9]\,
      R => s00_axi_aresetn_0
    );
\v_VSyncCount_s[17]_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg27_reg_n_0_[14]\,
      O => \v_VSyncCount_s[17]_i_31_n_0\
    );
\v_VSyncCount_s[17]_i_32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg27_reg_n_0_[13]\,
      O => \v_VSyncCount_s[17]_i_32_n_0\
    );
\v_VSyncCount_s[17]_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg27_reg_n_0_[12]\,
      O => \v_VSyncCount_s[17]_i_33_n_0\
    );
\v_VSyncCount_s[17]_i_34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg27_reg_n_0_[11]\,
      O => \v_VSyncCount_s[17]_i_34_n_0\
    );
\v_VSyncCount_s[17]_i_35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg27_reg_n_0_[10]\,
      O => \v_VSyncCount_s[17]_i_35_n_0\
    );
\v_VSyncCount_s[17]_i_36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg27_reg_n_0_[9]\,
      O => \v_VSyncCount_s[17]_i_36_n_0\
    );
\v_VSyncCount_s[17]_i_37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg27_reg_n_0_[8]\,
      O => \v_VSyncCount_s[17]_i_37_n_0\
    );
\v_VSyncCount_s[17]_i_38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg27_reg_n_0_[7]\,
      O => \v_VSyncCount_s[17]_i_38_n_0\
    );
\v_VSyncCount_s[17]_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg27_reg_n_0_[6]\,
      O => \v_VSyncCount_s[17]_i_39_n_0\
    );
\v_VSyncCount_s[17]_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg27_reg_n_0_[5]\,
      O => \v_VSyncCount_s[17]_i_40_n_0\
    );
\v_VSyncCount_s[17]_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg27_reg_n_0_[4]\,
      O => \v_VSyncCount_s[17]_i_41_n_0\
    );
\v_VSyncCount_s[17]_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg27_reg_n_0_[3]\,
      O => \v_VSyncCount_s[17]_i_42_n_0\
    );
\v_VSyncCount_s[17]_i_43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg27_reg_n_0_[2]\,
      O => \v_VSyncCount_s[17]_i_43_n_0\
    );
\v_VSyncCount_s[17]_i_44\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg27_reg_n_0_[1]\,
      O => \v_VSyncCount_s[17]_i_44_n_0\
    );
\v_VSyncCount_s_reg[17]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => \v_VSyncCount_s_reg[17]_i_28_n_0\,
      CO(3 downto 1) => \NLW_v_VSyncCount_s_reg[17]_i_27_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \v_VSyncCount_s_reg[17]_i_27_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \slv_reg27_reg_n_0_[13]\,
      O(3 downto 2) => \NLW_v_VSyncCount_s_reg[17]_i_27_O_UNCONNECTED\(3 downto 2),
      O(1) => \v_VSyncCount_s_reg[17]_i_27_n_6\,
      O(0) => \v_VSyncCount_s_reg[17]_i_27_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \v_VSyncCount_s[17]_i_31_n_0\,
      S(0) => \v_VSyncCount_s[17]_i_32_n_0\
    );
\v_VSyncCount_s_reg[17]_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => \v_VSyncCount_s_reg[17]_i_29_n_0\,
      CO(3) => \v_VSyncCount_s_reg[17]_i_28_n_0\,
      CO(2) => \v_VSyncCount_s_reg[17]_i_28_n_1\,
      CO(1) => \v_VSyncCount_s_reg[17]_i_28_n_2\,
      CO(0) => \v_VSyncCount_s_reg[17]_i_28_n_3\,
      CYINIT => '0',
      DI(3) => \slv_reg27_reg_n_0_[12]\,
      DI(2) => \slv_reg27_reg_n_0_[11]\,
      DI(1) => \slv_reg27_reg_n_0_[10]\,
      DI(0) => \slv_reg27_reg_n_0_[9]\,
      O(3) => \v_VSyncCount_s_reg[17]_i_28_n_4\,
      O(2) => \v_VSyncCount_s_reg[17]_i_28_n_5\,
      O(1) => \v_VSyncCount_s_reg[17]_i_28_n_6\,
      O(0) => \v_VSyncCount_s_reg[17]_i_28_n_7\,
      S(3) => \v_VSyncCount_s[17]_i_33_n_0\,
      S(2) => \v_VSyncCount_s[17]_i_34_n_0\,
      S(1) => \v_VSyncCount_s[17]_i_35_n_0\,
      S(0) => \v_VSyncCount_s[17]_i_36_n_0\
    );
\v_VSyncCount_s_reg[17]_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => \v_VSyncCount_s_reg[17]_i_30_n_0\,
      CO(3) => \v_VSyncCount_s_reg[17]_i_29_n_0\,
      CO(2) => \v_VSyncCount_s_reg[17]_i_29_n_1\,
      CO(1) => \v_VSyncCount_s_reg[17]_i_29_n_2\,
      CO(0) => \v_VSyncCount_s_reg[17]_i_29_n_3\,
      CYINIT => '0',
      DI(3) => \slv_reg27_reg_n_0_[8]\,
      DI(2) => \slv_reg27_reg_n_0_[7]\,
      DI(1) => \slv_reg27_reg_n_0_[6]\,
      DI(0) => \slv_reg27_reg_n_0_[5]\,
      O(3) => \v_VSyncCount_s_reg[17]_i_29_n_4\,
      O(2) => \v_VSyncCount_s_reg[17]_i_29_n_5\,
      O(1) => \v_VSyncCount_s_reg[17]_i_29_n_6\,
      O(0) => \v_VSyncCount_s_reg[17]_i_29_n_7\,
      S(3) => \v_VSyncCount_s[17]_i_37_n_0\,
      S(2) => \v_VSyncCount_s[17]_i_38_n_0\,
      S(1) => \v_VSyncCount_s[17]_i_39_n_0\,
      S(0) => \v_VSyncCount_s[17]_i_40_n_0\
    );
\v_VSyncCount_s_reg[17]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \v_VSyncCount_s_reg[17]_i_30_n_0\,
      CO(2) => \v_VSyncCount_s_reg[17]_i_30_n_1\,
      CO(1) => \v_VSyncCount_s_reg[17]_i_30_n_2\,
      CO(0) => \v_VSyncCount_s_reg[17]_i_30_n_3\,
      CYINIT => \slv_reg27_reg_n_0_[0]\,
      DI(3) => \slv_reg27_reg_n_0_[4]\,
      DI(2) => \slv_reg27_reg_n_0_[3]\,
      DI(1) => \slv_reg27_reg_n_0_[2]\,
      DI(0) => \slv_reg27_reg_n_0_[1]\,
      O(3) => \v_VSyncCount_s_reg[17]_i_30_n_4\,
      O(2) => \v_VSyncCount_s_reg[17]_i_30_n_5\,
      O(1) => \v_VSyncCount_s_reg[17]_i_30_n_6\,
      O(0) => \v_VSyncCount_s_reg[17]_i_30_n_7\,
      S(3) => \v_VSyncCount_s[17]_i_41_n_0\,
      S(2) => \v_VSyncCount_s[17]_i_42_n_0\,
      S(1) => \v_VSyncCount_s[17]_i_43_n_0\,
      S(0) => \v_VSyncCount_s[17]_i_44_n_0\
    );
vita_clk_div4_l: unisim.vcomponents.BUFR
    generic map(
      BUFR_DIVIDE => "4",
      SIM_DEVICE => "7SERIES"
    )
        port map (
      CE => '1',
      CLR => '0',
      I => \^clk\,
      O => vita_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0_onsemi_vita_cam_v3_1 is
  port (
    CLK : out STD_LOGIC;
    io_vita_reset_n : out STD_LOGIC;
    io_vita_clk_pll : out STD_LOGIC;
    io_vita_trigger : out STD_LOGIC_VECTOR ( 2 downto 0 );
    fsync : out STD_LOGIC;
    video_vsync : out STD_LOGIC;
    video_hsync : out STD_LOGIC;
    video_vblank : out STD_LOGIC;
    video_hblank : out STD_LOGIC;
    video_active_video : out STD_LOGIC;
    video_data : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    reset : in STD_LOGIC;
    \^clk\ : in STD_LOGIC;
    clk200 : in STD_LOGIC;
    io_vita_sync_p : in STD_LOGIC;
    io_vita_sync_n : in STD_LOGIC;
    CLKB : in STD_LOGIC;
    io_vita_data_p : in STD_LOGIC_VECTOR ( 3 downto 0 );
    io_vita_data_n : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    oe : in STD_LOGIC;
    trigger1 : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    io_vita_clk_out_p : in STD_LOGIC;
    io_vita_clk_out_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_onsemi_vita_cam_0_0_onsemi_vita_cam_v3_1 : entity is "onsemi_vita_cam_v3_1";
end design_1_onsemi_vita_cam_0_0_onsemi_vita_cam_v3_1;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0_onsemi_vita_cam_v3_1 is
  signal axi_awready_i_1_n_0 : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal \^s00_axi_arready\ : STD_LOGIC;
  signal \^s00_axi_awready\ : STD_LOGIC;
  signal \^s00_axi_bvalid\ : STD_LOGIC;
  signal \^s00_axi_rvalid\ : STD_LOGIC;
  signal \^s00_axi_wready\ : STD_LOGIC;
begin
  s00_axi_arready <= \^s00_axi_arready\;
  s00_axi_awready <= \^s00_axi_awready\;
  s00_axi_bvalid <= \^s00_axi_bvalid\;
  s00_axi_rvalid <= \^s00_axi_rvalid\;
  s00_axi_wready <= \^s00_axi_wready\;
axi_awready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s00_axi_aresetn,
      O => axi_awready_i_1_n_0
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7444444444444444"
    )
        port map (
      I0 => s00_axi_bready,
      I1 => \^s00_axi_bvalid\,
      I2 => \^s00_axi_wready\,
      I3 => s00_axi_wvalid,
      I4 => s00_axi_awvalid,
      I5 => \^s00_axi_awready\,
      O => axi_bvalid_i_1_n_0
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s00_axi_arready\,
      I2 => \^s00_axi_rvalid\,
      I3 => s00_axi_rready,
      O => axi_rvalid_i_1_n_0
    );
onsemi_vita_cam_v3_1_S00_AXI_inst: entity work.design_1_onsemi_vita_cam_0_0_onsemi_vita_cam_v3_1_S00_AXI
     port map (
      CLK => CLK,
      CLKB => CLKB,
      axi_arready_reg_0 => axi_rvalid_i_1_n_0,
      axi_bvalid_reg_0 => axi_bvalid_i_1_n_0,
      \^clk\ => \^clk\,
      clk200 => clk200,
      fsync => fsync,
      io_vita_clk_out_n => io_vita_clk_out_n,
      io_vita_clk_out_p => io_vita_clk_out_p,
      io_vita_clk_pll => io_vita_clk_pll,
      io_vita_data_n(3 downto 0) => io_vita_data_n(3 downto 0),
      io_vita_data_p(3 downto 0) => io_vita_data_p(3 downto 0),
      io_vita_reset_n => io_vita_reset_n,
      io_vita_sync_n => io_vita_sync_n,
      io_vita_sync_p => io_vita_sync_p,
      io_vita_trigger(2 downto 0) => io_vita_trigger(2 downto 0),
      oe => oe,
      reset => reset,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(5 downto 0) => s00_axi_araddr(5 downto 0),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_aresetn_0 => axi_awready_i_1_n_0,
      s00_axi_arready => \^s00_axi_arready\,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(5 downto 0) => s00_axi_awaddr(5 downto 0),
      s00_axi_awready => \^s00_axi_awready\,
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bvalid => \^s00_axi_bvalid\,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rvalid => \^s00_axi_rvalid\,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wready => \^s00_axi_wready\,
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid,
      trigger1 => trigger1,
      video_active_video => video_active_video,
      video_data(7 downto 0) => video_data(7 downto 0),
      video_hblank => video_hblank,
      video_hsync => video_hsync,
      video_vblank => video_vblank,
      video_vsync => video_vsync
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_onsemi_vita_cam_0_0 is
  port (
    clk200 : in STD_LOGIC;
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    oe : in STD_LOGIC;
    io_vita_clk_pll : out STD_LOGIC;
    io_vita_reset_n : out STD_LOGIC;
    io_vita_trigger : out STD_LOGIC_VECTOR ( 2 downto 0 );
    io_vita_monitor : in STD_LOGIC_VECTOR ( 1 downto 0 );
    io_vita_clk_out_p : in STD_LOGIC;
    io_vita_clk_out_n : in STD_LOGIC;
    io_vita_sync_p : in STD_LOGIC;
    io_vita_sync_n : in STD_LOGIC;
    io_vita_data_p : in STD_LOGIC_VECTOR ( 3 downto 0 );
    io_vita_data_n : in STD_LOGIC_VECTOR ( 3 downto 0 );
    trigger1 : in STD_LOGIC;
    fsync : out STD_LOGIC;
    video_vsync : out STD_LOGIC;
    video_hsync : out STD_LOGIC;
    video_vblank : out STD_LOGIC;
    video_hblank : out STD_LOGIC;
    video_active_video : out STD_LOGIC;
    video_data : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_onsemi_vita_cam_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_onsemi_vita_cam_0_0 : entity is "design_1_onsemi_vita_cam_0_0,onsemi_vita_cam_v3_1,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of design_1_onsemi_vita_cam_0_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of design_1_onsemi_vita_cam_0_0 : entity is "onsemi_vita_cam_v3_1,Vivado 2017.1";
end design_1_onsemi_vita_cam_0_0;

architecture STRUCTURE of design_1_onsemi_vita_cam_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLK_c\ : STD_LOGIC;
begin
  s00_axi_bresp(1) <= \<const0>\;
  s00_axi_bresp(0) <= \<const0>\;
  s00_axi_rresp(1) <= \<const0>\;
  s00_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.design_1_onsemi_vita_cam_0_0_onsemi_vita_cam_v3_1
     port map (
      CLK => \onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLK_c\,
      CLKB => \onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLK_c\,
      \^clk\ => clk,
      clk200 => clk200,
      fsync => fsync,
      io_vita_clk_out_n => io_vita_clk_out_n,
      io_vita_clk_out_p => io_vita_clk_out_p,
      io_vita_clk_pll => io_vita_clk_pll,
      io_vita_data_n(3 downto 0) => io_vita_data_n(3 downto 0),
      io_vita_data_p(3 downto 0) => io_vita_data_p(3 downto 0),
      io_vita_reset_n => io_vita_reset_n,
      io_vita_sync_n => io_vita_sync_n,
      io_vita_sync_p => io_vita_sync_p,
      io_vita_trigger(2 downto 0) => io_vita_trigger(2 downto 0),
      oe => oe,
      reset => reset,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(5 downto 0) => s00_axi_araddr(7 downto 2),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arready => s00_axi_arready,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(5 downto 0) => s00_axi_awaddr(7 downto 2),
      s00_axi_awready => s00_axi_awready,
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wready => s00_axi_wready,
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid,
      trigger1 => trigger1,
      video_active_video => video_active_video,
      video_data(7 downto 0) => video_data(7 downto 0),
      video_hblank => video_hblank,
      video_hsync => video_hsync,
      video_vblank => video_vblank,
      video_vsync => video_vsync
    );
end STRUCTURE;
