Is there a reason to initialize (not reset) signals in VHDL and Verilog?
