# Verilog
Assignment Questions for practice

Note: 
To simulate use the following command 

iverilog -o abc file.v testfile.v
vvp abc
gtkwave dumfilename.vcd
