
smoke_monitor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008b60  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000032c  08008c70  08008c70  00009c70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008f9c  08008f9c  0000a06c  2**0
                  CONTENTS
  4 .ARM          00000000  08008f9c  08008f9c  0000a06c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008f9c  08008f9c  0000a06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008f9c  08008f9c  00009f9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008fa0  08008fa0  00009fa0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  08008fa4  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001ca4  2000006c  08009010  0000a06c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001d10  08009010  0000ad10  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001955c  00000000  00000000  0000a095  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000405d  00000000  00000000  000235f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001668  00000000  00000000  00027650  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001131  00000000  00000000  00028cb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00006c31  00000000  00000000  00029de9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018be3  00000000  00000000  00030a1a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009812e  00000000  00000000  000495fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e172b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006604  00000000  00000000  000e1770  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  000e7d74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000006c 	.word	0x2000006c
 800012c:	00000000 	.word	0x00000000
 8000130:	08008c58 	.word	0x08008c58

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000070 	.word	0x20000070
 800014c:	08008c58 	.word	0x08008c58

08000150 <__aeabi_frsub>:
 8000150:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000154:	e002      	b.n	800015c <__addsf3>
 8000156:	bf00      	nop

08000158 <__aeabi_fsub>:
 8000158:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

0800015c <__addsf3>:
 800015c:	0042      	lsls	r2, r0, #1
 800015e:	bf1f      	itttt	ne
 8000160:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000164:	ea92 0f03 	teqne	r2, r3
 8000168:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 800016c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000170:	d06a      	beq.n	8000248 <__addsf3+0xec>
 8000172:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000176:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800017a:	bfc1      	itttt	gt
 800017c:	18d2      	addgt	r2, r2, r3
 800017e:	4041      	eorgt	r1, r0
 8000180:	4048      	eorgt	r0, r1
 8000182:	4041      	eorgt	r1, r0
 8000184:	bfb8      	it	lt
 8000186:	425b      	neglt	r3, r3
 8000188:	2b19      	cmp	r3, #25
 800018a:	bf88      	it	hi
 800018c:	4770      	bxhi	lr
 800018e:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000192:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000196:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 800019a:	bf18      	it	ne
 800019c:	4240      	negne	r0, r0
 800019e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001a2:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80001a6:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80001aa:	bf18      	it	ne
 80001ac:	4249      	negne	r1, r1
 80001ae:	ea92 0f03 	teq	r2, r3
 80001b2:	d03f      	beq.n	8000234 <__addsf3+0xd8>
 80001b4:	f1a2 0201 	sub.w	r2, r2, #1
 80001b8:	fa41 fc03 	asr.w	ip, r1, r3
 80001bc:	eb10 000c 	adds.w	r0, r0, ip
 80001c0:	f1c3 0320 	rsb	r3, r3, #32
 80001c4:	fa01 f103 	lsl.w	r1, r1, r3
 80001c8:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80001cc:	d502      	bpl.n	80001d4 <__addsf3+0x78>
 80001ce:	4249      	negs	r1, r1
 80001d0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001d4:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80001d8:	d313      	bcc.n	8000202 <__addsf3+0xa6>
 80001da:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80001de:	d306      	bcc.n	80001ee <__addsf3+0x92>
 80001e0:	0840      	lsrs	r0, r0, #1
 80001e2:	ea4f 0131 	mov.w	r1, r1, rrx
 80001e6:	f102 0201 	add.w	r2, r2, #1
 80001ea:	2afe      	cmp	r2, #254	@ 0xfe
 80001ec:	d251      	bcs.n	8000292 <__addsf3+0x136>
 80001ee:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80001f2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001f6:	bf08      	it	eq
 80001f8:	f020 0001 	biceq.w	r0, r0, #1
 80001fc:	ea40 0003 	orr.w	r0, r0, r3
 8000200:	4770      	bx	lr
 8000202:	0049      	lsls	r1, r1, #1
 8000204:	eb40 0000 	adc.w	r0, r0, r0
 8000208:	3a01      	subs	r2, #1
 800020a:	bf28      	it	cs
 800020c:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000210:	d2ed      	bcs.n	80001ee <__addsf3+0x92>
 8000212:	fab0 fc80 	clz	ip, r0
 8000216:	f1ac 0c08 	sub.w	ip, ip, #8
 800021a:	ebb2 020c 	subs.w	r2, r2, ip
 800021e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000222:	bfaa      	itet	ge
 8000224:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000228:	4252      	neglt	r2, r2
 800022a:	4318      	orrge	r0, r3
 800022c:	bfbc      	itt	lt
 800022e:	40d0      	lsrlt	r0, r2
 8000230:	4318      	orrlt	r0, r3
 8000232:	4770      	bx	lr
 8000234:	f092 0f00 	teq	r2, #0
 8000238:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 800023c:	bf06      	itte	eq
 800023e:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000242:	3201      	addeq	r2, #1
 8000244:	3b01      	subne	r3, #1
 8000246:	e7b5      	b.n	80001b4 <__addsf3+0x58>
 8000248:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800024c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000250:	bf18      	it	ne
 8000252:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000256:	d021      	beq.n	800029c <__addsf3+0x140>
 8000258:	ea92 0f03 	teq	r2, r3
 800025c:	d004      	beq.n	8000268 <__addsf3+0x10c>
 800025e:	f092 0f00 	teq	r2, #0
 8000262:	bf08      	it	eq
 8000264:	4608      	moveq	r0, r1
 8000266:	4770      	bx	lr
 8000268:	ea90 0f01 	teq	r0, r1
 800026c:	bf1c      	itt	ne
 800026e:	2000      	movne	r0, #0
 8000270:	4770      	bxne	lr
 8000272:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000276:	d104      	bne.n	8000282 <__addsf3+0x126>
 8000278:	0040      	lsls	r0, r0, #1
 800027a:	bf28      	it	cs
 800027c:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000280:	4770      	bx	lr
 8000282:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000286:	bf3c      	itt	cc
 8000288:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 800028c:	4770      	bxcc	lr
 800028e:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000292:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000296:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800029a:	4770      	bx	lr
 800029c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80002a0:	bf16      	itet	ne
 80002a2:	4608      	movne	r0, r1
 80002a4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002a8:	4601      	movne	r1, r0
 80002aa:	0242      	lsls	r2, r0, #9
 80002ac:	bf06      	itte	eq
 80002ae:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002b2:	ea90 0f01 	teqeq	r0, r1
 80002b6:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80002ba:	4770      	bx	lr

080002bc <__aeabi_ui2f>:
 80002bc:	f04f 0300 	mov.w	r3, #0
 80002c0:	e004      	b.n	80002cc <__aeabi_i2f+0x8>
 80002c2:	bf00      	nop

080002c4 <__aeabi_i2f>:
 80002c4:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80002c8:	bf48      	it	mi
 80002ca:	4240      	negmi	r0, r0
 80002cc:	ea5f 0c00 	movs.w	ip, r0
 80002d0:	bf08      	it	eq
 80002d2:	4770      	bxeq	lr
 80002d4:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80002d8:	4601      	mov	r1, r0
 80002da:	f04f 0000 	mov.w	r0, #0
 80002de:	e01c      	b.n	800031a <__aeabi_l2f+0x2a>

080002e0 <__aeabi_ul2f>:
 80002e0:	ea50 0201 	orrs.w	r2, r0, r1
 80002e4:	bf08      	it	eq
 80002e6:	4770      	bxeq	lr
 80002e8:	f04f 0300 	mov.w	r3, #0
 80002ec:	e00a      	b.n	8000304 <__aeabi_l2f+0x14>
 80002ee:	bf00      	nop

080002f0 <__aeabi_l2f>:
 80002f0:	ea50 0201 	orrs.w	r2, r0, r1
 80002f4:	bf08      	it	eq
 80002f6:	4770      	bxeq	lr
 80002f8:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 80002fc:	d502      	bpl.n	8000304 <__aeabi_l2f+0x14>
 80002fe:	4240      	negs	r0, r0
 8000300:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000304:	ea5f 0c01 	movs.w	ip, r1
 8000308:	bf02      	ittt	eq
 800030a:	4684      	moveq	ip, r0
 800030c:	4601      	moveq	r1, r0
 800030e:	2000      	moveq	r0, #0
 8000310:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000314:	bf08      	it	eq
 8000316:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 800031a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800031e:	fabc f28c 	clz	r2, ip
 8000322:	3a08      	subs	r2, #8
 8000324:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000328:	db10      	blt.n	800034c <__aeabi_l2f+0x5c>
 800032a:	fa01 fc02 	lsl.w	ip, r1, r2
 800032e:	4463      	add	r3, ip
 8000330:	fa00 fc02 	lsl.w	ip, r0, r2
 8000334:	f1c2 0220 	rsb	r2, r2, #32
 8000338:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800033c:	fa20 f202 	lsr.w	r2, r0, r2
 8000340:	eb43 0002 	adc.w	r0, r3, r2
 8000344:	bf08      	it	eq
 8000346:	f020 0001 	biceq.w	r0, r0, #1
 800034a:	4770      	bx	lr
 800034c:	f102 0220 	add.w	r2, r2, #32
 8000350:	fa01 fc02 	lsl.w	ip, r1, r2
 8000354:	f1c2 0220 	rsb	r2, r2, #32
 8000358:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 800035c:	fa21 f202 	lsr.w	r2, r1, r2
 8000360:	eb43 0002 	adc.w	r0, r3, r2
 8000364:	bf08      	it	eq
 8000366:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800036a:	4770      	bx	lr

0800036c <__aeabi_fmul>:
 800036c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000370:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000374:	bf1e      	ittt	ne
 8000376:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800037a:	ea92 0f0c 	teqne	r2, ip
 800037e:	ea93 0f0c 	teqne	r3, ip
 8000382:	d06f      	beq.n	8000464 <__aeabi_fmul+0xf8>
 8000384:	441a      	add	r2, r3
 8000386:	ea80 0c01 	eor.w	ip, r0, r1
 800038a:	0240      	lsls	r0, r0, #9
 800038c:	bf18      	it	ne
 800038e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000392:	d01e      	beq.n	80003d2 <__aeabi_fmul+0x66>
 8000394:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000398:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 800039c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80003a0:	fba0 3101 	umull	r3, r1, r0, r1
 80003a4:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80003a8:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80003ac:	bf3e      	ittt	cc
 80003ae:	0049      	lslcc	r1, r1, #1
 80003b0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003b4:	005b      	lslcc	r3, r3, #1
 80003b6:	ea40 0001 	orr.w	r0, r0, r1
 80003ba:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80003be:	2afd      	cmp	r2, #253	@ 0xfd
 80003c0:	d81d      	bhi.n	80003fe <__aeabi_fmul+0x92>
 80003c2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80003c6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003ca:	bf08      	it	eq
 80003cc:	f020 0001 	biceq.w	r0, r0, #1
 80003d0:	4770      	bx	lr
 80003d2:	f090 0f00 	teq	r0, #0
 80003d6:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80003da:	bf08      	it	eq
 80003dc:	0249      	lsleq	r1, r1, #9
 80003de:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003e2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003e6:	3a7f      	subs	r2, #127	@ 0x7f
 80003e8:	bfc2      	ittt	gt
 80003ea:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80003ee:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003f2:	4770      	bxgt	lr
 80003f4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80003f8:	f04f 0300 	mov.w	r3, #0
 80003fc:	3a01      	subs	r2, #1
 80003fe:	dc5d      	bgt.n	80004bc <__aeabi_fmul+0x150>
 8000400:	f112 0f19 	cmn.w	r2, #25
 8000404:	bfdc      	itt	le
 8000406:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 800040a:	4770      	bxle	lr
 800040c:	f1c2 0200 	rsb	r2, r2, #0
 8000410:	0041      	lsls	r1, r0, #1
 8000412:	fa21 f102 	lsr.w	r1, r1, r2
 8000416:	f1c2 0220 	rsb	r2, r2, #32
 800041a:	fa00 fc02 	lsl.w	ip, r0, r2
 800041e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000422:	f140 0000 	adc.w	r0, r0, #0
 8000426:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800042a:	bf08      	it	eq
 800042c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000430:	4770      	bx	lr
 8000432:	f092 0f00 	teq	r2, #0
 8000436:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800043a:	bf02      	ittt	eq
 800043c:	0040      	lsleq	r0, r0, #1
 800043e:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000442:	3a01      	subeq	r2, #1
 8000444:	d0f9      	beq.n	800043a <__aeabi_fmul+0xce>
 8000446:	ea40 000c 	orr.w	r0, r0, ip
 800044a:	f093 0f00 	teq	r3, #0
 800044e:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000452:	bf02      	ittt	eq
 8000454:	0049      	lsleq	r1, r1, #1
 8000456:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800045a:	3b01      	subeq	r3, #1
 800045c:	d0f9      	beq.n	8000452 <__aeabi_fmul+0xe6>
 800045e:	ea41 010c 	orr.w	r1, r1, ip
 8000462:	e78f      	b.n	8000384 <__aeabi_fmul+0x18>
 8000464:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000468:	ea92 0f0c 	teq	r2, ip
 800046c:	bf18      	it	ne
 800046e:	ea93 0f0c 	teqne	r3, ip
 8000472:	d00a      	beq.n	800048a <__aeabi_fmul+0x11e>
 8000474:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000478:	bf18      	it	ne
 800047a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800047e:	d1d8      	bne.n	8000432 <__aeabi_fmul+0xc6>
 8000480:	ea80 0001 	eor.w	r0, r0, r1
 8000484:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000488:	4770      	bx	lr
 800048a:	f090 0f00 	teq	r0, #0
 800048e:	bf17      	itett	ne
 8000490:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000494:	4608      	moveq	r0, r1
 8000496:	f091 0f00 	teqne	r1, #0
 800049a:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 800049e:	d014      	beq.n	80004ca <__aeabi_fmul+0x15e>
 80004a0:	ea92 0f0c 	teq	r2, ip
 80004a4:	d101      	bne.n	80004aa <__aeabi_fmul+0x13e>
 80004a6:	0242      	lsls	r2, r0, #9
 80004a8:	d10f      	bne.n	80004ca <__aeabi_fmul+0x15e>
 80004aa:	ea93 0f0c 	teq	r3, ip
 80004ae:	d103      	bne.n	80004b8 <__aeabi_fmul+0x14c>
 80004b0:	024b      	lsls	r3, r1, #9
 80004b2:	bf18      	it	ne
 80004b4:	4608      	movne	r0, r1
 80004b6:	d108      	bne.n	80004ca <__aeabi_fmul+0x15e>
 80004b8:	ea80 0001 	eor.w	r0, r0, r1
 80004bc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80004c0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004c4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80004c8:	4770      	bx	lr
 80004ca:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004ce:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80004d2:	4770      	bx	lr

080004d4 <__aeabi_fdiv>:
 80004d4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004d8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004dc:	bf1e      	ittt	ne
 80004de:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004e2:	ea92 0f0c 	teqne	r2, ip
 80004e6:	ea93 0f0c 	teqne	r3, ip
 80004ea:	d069      	beq.n	80005c0 <__aeabi_fdiv+0xec>
 80004ec:	eba2 0203 	sub.w	r2, r2, r3
 80004f0:	ea80 0c01 	eor.w	ip, r0, r1
 80004f4:	0249      	lsls	r1, r1, #9
 80004f6:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80004fa:	d037      	beq.n	800056c <__aeabi_fdiv+0x98>
 80004fc:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000500:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000504:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000508:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 800050c:	428b      	cmp	r3, r1
 800050e:	bf38      	it	cc
 8000510:	005b      	lslcc	r3, r3, #1
 8000512:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000516:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 800051a:	428b      	cmp	r3, r1
 800051c:	bf24      	itt	cs
 800051e:	1a5b      	subcs	r3, r3, r1
 8000520:	ea40 000c 	orrcs.w	r0, r0, ip
 8000524:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000528:	bf24      	itt	cs
 800052a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800052e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000532:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000536:	bf24      	itt	cs
 8000538:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 800053c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000540:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000544:	bf24      	itt	cs
 8000546:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800054a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800054e:	011b      	lsls	r3, r3, #4
 8000550:	bf18      	it	ne
 8000552:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000556:	d1e0      	bne.n	800051a <__aeabi_fdiv+0x46>
 8000558:	2afd      	cmp	r2, #253	@ 0xfd
 800055a:	f63f af50 	bhi.w	80003fe <__aeabi_fmul+0x92>
 800055e:	428b      	cmp	r3, r1
 8000560:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000564:	bf08      	it	eq
 8000566:	f020 0001 	biceq.w	r0, r0, #1
 800056a:	4770      	bx	lr
 800056c:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000570:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000574:	327f      	adds	r2, #127	@ 0x7f
 8000576:	bfc2      	ittt	gt
 8000578:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 800057c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000580:	4770      	bxgt	lr
 8000582:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000586:	f04f 0300 	mov.w	r3, #0
 800058a:	3a01      	subs	r2, #1
 800058c:	e737      	b.n	80003fe <__aeabi_fmul+0x92>
 800058e:	f092 0f00 	teq	r2, #0
 8000592:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000596:	bf02      	ittt	eq
 8000598:	0040      	lsleq	r0, r0, #1
 800059a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800059e:	3a01      	subeq	r2, #1
 80005a0:	d0f9      	beq.n	8000596 <__aeabi_fdiv+0xc2>
 80005a2:	ea40 000c 	orr.w	r0, r0, ip
 80005a6:	f093 0f00 	teq	r3, #0
 80005aa:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80005ae:	bf02      	ittt	eq
 80005b0:	0049      	lsleq	r1, r1, #1
 80005b2:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80005b6:	3b01      	subeq	r3, #1
 80005b8:	d0f9      	beq.n	80005ae <__aeabi_fdiv+0xda>
 80005ba:	ea41 010c 	orr.w	r1, r1, ip
 80005be:	e795      	b.n	80004ec <__aeabi_fdiv+0x18>
 80005c0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005c4:	ea92 0f0c 	teq	r2, ip
 80005c8:	d108      	bne.n	80005dc <__aeabi_fdiv+0x108>
 80005ca:	0242      	lsls	r2, r0, #9
 80005cc:	f47f af7d 	bne.w	80004ca <__aeabi_fmul+0x15e>
 80005d0:	ea93 0f0c 	teq	r3, ip
 80005d4:	f47f af70 	bne.w	80004b8 <__aeabi_fmul+0x14c>
 80005d8:	4608      	mov	r0, r1
 80005da:	e776      	b.n	80004ca <__aeabi_fmul+0x15e>
 80005dc:	ea93 0f0c 	teq	r3, ip
 80005e0:	d104      	bne.n	80005ec <__aeabi_fdiv+0x118>
 80005e2:	024b      	lsls	r3, r1, #9
 80005e4:	f43f af4c 	beq.w	8000480 <__aeabi_fmul+0x114>
 80005e8:	4608      	mov	r0, r1
 80005ea:	e76e      	b.n	80004ca <__aeabi_fmul+0x15e>
 80005ec:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80005f0:	bf18      	it	ne
 80005f2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80005f6:	d1ca      	bne.n	800058e <__aeabi_fdiv+0xba>
 80005f8:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80005fc:	f47f af5c 	bne.w	80004b8 <__aeabi_fmul+0x14c>
 8000600:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000604:	f47f af3c 	bne.w	8000480 <__aeabi_fmul+0x114>
 8000608:	e75f      	b.n	80004ca <__aeabi_fmul+0x15e>
 800060a:	bf00      	nop

0800060c <__gesf2>:
 800060c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000610:	e006      	b.n	8000620 <__cmpsf2+0x4>
 8000612:	bf00      	nop

08000614 <__lesf2>:
 8000614:	f04f 0c01 	mov.w	ip, #1
 8000618:	e002      	b.n	8000620 <__cmpsf2+0x4>
 800061a:	bf00      	nop

0800061c <__cmpsf2>:
 800061c:	f04f 0c01 	mov.w	ip, #1
 8000620:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000624:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000628:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800062c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000630:	bf18      	it	ne
 8000632:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000636:	d011      	beq.n	800065c <__cmpsf2+0x40>
 8000638:	b001      	add	sp, #4
 800063a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800063e:	bf18      	it	ne
 8000640:	ea90 0f01 	teqne	r0, r1
 8000644:	bf58      	it	pl
 8000646:	ebb2 0003 	subspl.w	r0, r2, r3
 800064a:	bf88      	it	hi
 800064c:	17c8      	asrhi	r0, r1, #31
 800064e:	bf38      	it	cc
 8000650:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000654:	bf18      	it	ne
 8000656:	f040 0001 	orrne.w	r0, r0, #1
 800065a:	4770      	bx	lr
 800065c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000660:	d102      	bne.n	8000668 <__cmpsf2+0x4c>
 8000662:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000666:	d105      	bne.n	8000674 <__cmpsf2+0x58>
 8000668:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800066c:	d1e4      	bne.n	8000638 <__cmpsf2+0x1c>
 800066e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000672:	d0e1      	beq.n	8000638 <__cmpsf2+0x1c>
 8000674:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000678:	4770      	bx	lr
 800067a:	bf00      	nop

0800067c <__aeabi_cfrcmple>:
 800067c:	4684      	mov	ip, r0
 800067e:	4608      	mov	r0, r1
 8000680:	4661      	mov	r1, ip
 8000682:	e7ff      	b.n	8000684 <__aeabi_cfcmpeq>

08000684 <__aeabi_cfcmpeq>:
 8000684:	b50f      	push	{r0, r1, r2, r3, lr}
 8000686:	f7ff ffc9 	bl	800061c <__cmpsf2>
 800068a:	2800      	cmp	r0, #0
 800068c:	bf48      	it	mi
 800068e:	f110 0f00 	cmnmi.w	r0, #0
 8000692:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000694 <__aeabi_fcmpeq>:
 8000694:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000698:	f7ff fff4 	bl	8000684 <__aeabi_cfcmpeq>
 800069c:	bf0c      	ite	eq
 800069e:	2001      	moveq	r0, #1
 80006a0:	2000      	movne	r0, #0
 80006a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006a6:	bf00      	nop

080006a8 <__aeabi_fcmplt>:
 80006a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006ac:	f7ff ffea 	bl	8000684 <__aeabi_cfcmpeq>
 80006b0:	bf34      	ite	cc
 80006b2:	2001      	movcc	r0, #1
 80006b4:	2000      	movcs	r0, #0
 80006b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ba:	bf00      	nop

080006bc <__aeabi_fcmple>:
 80006bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006c0:	f7ff ffe0 	bl	8000684 <__aeabi_cfcmpeq>
 80006c4:	bf94      	ite	ls
 80006c6:	2001      	movls	r0, #1
 80006c8:	2000      	movhi	r0, #0
 80006ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ce:	bf00      	nop

080006d0 <__aeabi_fcmpge>:
 80006d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006d4:	f7ff ffd2 	bl	800067c <__aeabi_cfrcmple>
 80006d8:	bf94      	ite	ls
 80006da:	2001      	movls	r0, #1
 80006dc:	2000      	movhi	r0, #0
 80006de:	f85d fb08 	ldr.w	pc, [sp], #8
 80006e2:	bf00      	nop

080006e4 <__aeabi_fcmpgt>:
 80006e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006e8:	f7ff ffc8 	bl	800067c <__aeabi_cfrcmple>
 80006ec:	bf34      	ite	cc
 80006ee:	2001      	movcc	r0, #1
 80006f0:	2000      	movcs	r0, #0
 80006f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006f6:	bf00      	nop

080006f8 <__aeabi_f2iz>:
 80006f8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80006fc:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000700:	d30f      	bcc.n	8000722 <__aeabi_f2iz+0x2a>
 8000702:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000706:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800070a:	d90d      	bls.n	8000728 <__aeabi_f2iz+0x30>
 800070c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000710:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000714:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000718:	fa23 f002 	lsr.w	r0, r3, r2
 800071c:	bf18      	it	ne
 800071e:	4240      	negne	r0, r0
 8000720:	4770      	bx	lr
 8000722:	f04f 0000 	mov.w	r0, #0
 8000726:	4770      	bx	lr
 8000728:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 800072c:	d101      	bne.n	8000732 <__aeabi_f2iz+0x3a>
 800072e:	0242      	lsls	r2, r0, #9
 8000730:	d105      	bne.n	800073e <__aeabi_f2iz+0x46>
 8000732:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000736:	bf08      	it	eq
 8000738:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 800073c:	4770      	bx	lr
 800073e:	f04f 0000 	mov.w	r0, #0
 8000742:	4770      	bx	lr

08000744 <__aeabi_f2uiz>:
 8000744:	0042      	lsls	r2, r0, #1
 8000746:	d20e      	bcs.n	8000766 <__aeabi_f2uiz+0x22>
 8000748:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 800074c:	d30b      	bcc.n	8000766 <__aeabi_f2uiz+0x22>
 800074e:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000752:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000756:	d409      	bmi.n	800076c <__aeabi_f2uiz+0x28>
 8000758:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800075c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000760:	fa23 f002 	lsr.w	r0, r3, r2
 8000764:	4770      	bx	lr
 8000766:	f04f 0000 	mov.w	r0, #0
 800076a:	4770      	bx	lr
 800076c:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000770:	d101      	bne.n	8000776 <__aeabi_f2uiz+0x32>
 8000772:	0242      	lsls	r2, r0, #9
 8000774:	d102      	bne.n	800077c <__aeabi_f2uiz+0x38>
 8000776:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800077a:	4770      	bx	lr
 800077c:	f04f 0000 	mov.w	r0, #0
 8000780:	4770      	bx	lr
 8000782:	bf00      	nop

08000784 <bme68x_init>:
/* @brief This API reads the chip-id of the sensor which is the first step to
* verify the sensor and also calibrates the sensor
* As this API is the entry point, call this API before using other APIs.
*/
int8_t bme68x_init(struct bme68x_dev *dev)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b084      	sub	sp, #16
 8000788:	af00      	add	r7, sp, #0
 800078a:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    (void) bme68x_soft_reset(dev);
 800078c:	6878      	ldr	r0, [r7, #4]
 800078e:	f000 f8fa 	bl	8000986 <bme68x_soft_reset>

    rslt = bme68x_get_regs(BME68X_REG_CHIP_ID, &dev->chip_id, 1, dev);
 8000792:	6879      	ldr	r1, [r7, #4]
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	2201      	movs	r2, #1
 8000798:	20d0      	movs	r0, #208	@ 0xd0
 800079a:	f000 f8b0 	bl	80008fe <bme68x_get_regs>
 800079e:	4603      	mov	r3, r0
 80007a0:	73fb      	strb	r3, [r7, #15]

    if (rslt == BME68X_OK)
 80007a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d114      	bne.n	80007d4 <bme68x_init+0x50>
    {
        if (dev->chip_id == BME68X_CHIP_ID)
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	781b      	ldrb	r3, [r3, #0]
 80007ae:	2b61      	cmp	r3, #97	@ 0x61
 80007b0:	d10e      	bne.n	80007d0 <bme68x_init+0x4c>
        {
            /* Read Variant ID */
            rslt = read_variant_id(dev);
 80007b2:	6878      	ldr	r0, [r7, #4]
 80007b4:	f002 f8a0 	bl	80028f8 <read_variant_id>
 80007b8:	4603      	mov	r3, r0
 80007ba:	73fb      	strb	r3, [r7, #15]

            if (rslt == BME68X_OK)
 80007bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d107      	bne.n	80007d4 <bme68x_init+0x50>
            {
                /* Get the Calibration data */
                rslt = get_calib_data(dev);
 80007c4:	6878      	ldr	r0, [r7, #4]
 80007c6:	f001 ff88 	bl	80026da <get_calib_data>
 80007ca:	4603      	mov	r3, r0
 80007cc:	73fb      	strb	r3, [r7, #15]
 80007ce:	e001      	b.n	80007d4 <bme68x_init+0x50>
            }
        }
        else
        {
            rslt = BME68X_E_DEV_NOT_FOUND;
 80007d0:	23fd      	movs	r3, #253	@ 0xfd
 80007d2:	73fb      	strb	r3, [r7, #15]
        }
    }

    return rslt;
 80007d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80007d8:	4618      	mov	r0, r3
 80007da:	3710      	adds	r7, #16
 80007dc:	46bd      	mov	sp, r7
 80007de:	bd80      	pop	{r7, pc}

080007e0 <bme68x_set_regs>:

/*
 * @brief This API writes the given data to the register address of the sensor
 */
int8_t bme68x_set_regs(const uint8_t *reg_addr, const uint8_t *reg_data, uint32_t len, struct bme68x_dev *dev)
{
 80007e0:	b5b0      	push	{r4, r5, r7, lr}
 80007e2:	b08a      	sub	sp, #40	@ 0x28
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	60f8      	str	r0, [r7, #12]
 80007e8:	60b9      	str	r1, [r7, #8]
 80007ea:	607a      	str	r2, [r7, #4]
 80007ec:	603b      	str	r3, [r7, #0]
    int8_t rslt;

    /* Length of the temporary buffer is 2*(length of register)*/
    uint8_t tmp_buff[BME68X_LEN_INTERLEAVE_BUFF] = { 0 };
 80007ee:	f107 0310 	add.w	r3, r7, #16
 80007f2:	2200      	movs	r2, #0
 80007f4:	601a      	str	r2, [r3, #0]
 80007f6:	605a      	str	r2, [r3, #4]
 80007f8:	609a      	str	r2, [r3, #8]
 80007fa:	60da      	str	r2, [r3, #12]
 80007fc:	611a      	str	r2, [r3, #16]
    uint16_t index;

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 80007fe:	6838      	ldr	r0, [r7, #0]
 8000800:	f001 fd4b 	bl	800229a <null_ptr_check>
 8000804:	4603      	mov	r3, r0
 8000806:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if ((rslt == BME68X_OK) && reg_addr && reg_data)
 800080a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800080e:	2b00      	cmp	r3, #0
 8000810:	d16c      	bne.n	80008ec <bme68x_set_regs+0x10c>
 8000812:	68fb      	ldr	r3, [r7, #12]
 8000814:	2b00      	cmp	r3, #0
 8000816:	d069      	beq.n	80008ec <bme68x_set_regs+0x10c>
 8000818:	68bb      	ldr	r3, [r7, #8]
 800081a:	2b00      	cmp	r3, #0
 800081c:	d066      	beq.n	80008ec <bme68x_set_regs+0x10c>
    {
        if ((len > 0) && (len <= (BME68X_LEN_INTERLEAVE_BUFF / 2)))
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	2b00      	cmp	r3, #0
 8000822:	d05d      	beq.n	80008e0 <bme68x_set_regs+0x100>
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	2b0a      	cmp	r3, #10
 8000828:	d85a      	bhi.n	80008e0 <bme68x_set_regs+0x100>
        {
            /* Interleave the 2 arrays */
            for (index = 0; index < len; index++)
 800082a:	2300      	movs	r3, #0
 800082c:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800082e:	e034      	b.n	800089a <bme68x_set_regs+0xba>
            {
                if (dev->intf == BME68X_SPI_INTF)
 8000830:	683b      	ldr	r3, [r7, #0]
 8000832:	7b1b      	ldrb	r3, [r3, #12]
 8000834:	2b00      	cmp	r3, #0
 8000836:	d118      	bne.n	800086a <bme68x_set_regs+0x8a>
                {
                    /* Set the memory page */
                    rslt = set_mem_page(reg_addr[index], dev);
 8000838:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800083a:	68fa      	ldr	r2, [r7, #12]
 800083c:	4413      	add	r3, r2
 800083e:	781b      	ldrb	r3, [r3, #0]
 8000840:	6839      	ldr	r1, [r7, #0]
 8000842:	4618      	mov	r0, r3
 8000844:	f001 fc68 	bl	8002118 <set_mem_page>
 8000848:	4603      	mov	r3, r0
 800084a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                    tmp_buff[(2 * index)] = reg_addr[index] & BME68X_SPI_WR_MSK;
 800084e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000850:	68fa      	ldr	r2, [r7, #12]
 8000852:	4413      	add	r3, r2
 8000854:	781a      	ldrb	r2, [r3, #0]
 8000856:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000858:	005b      	lsls	r3, r3, #1
 800085a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800085e:	b2d2      	uxtb	r2, r2
 8000860:	3328      	adds	r3, #40	@ 0x28
 8000862:	443b      	add	r3, r7
 8000864:	f803 2c18 	strb.w	r2, [r3, #-24]
 8000868:	e009      	b.n	800087e <bme68x_set_regs+0x9e>
                }
                else
                {
                    tmp_buff[(2 * index)] = reg_addr[index];
 800086a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800086c:	68fa      	ldr	r2, [r7, #12]
 800086e:	441a      	add	r2, r3
 8000870:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000872:	005b      	lsls	r3, r3, #1
 8000874:	7812      	ldrb	r2, [r2, #0]
 8000876:	3328      	adds	r3, #40	@ 0x28
 8000878:	443b      	add	r3, r7
 800087a:	f803 2c18 	strb.w	r2, [r3, #-24]
                }

                tmp_buff[(2 * index) + 1] = reg_data[index];
 800087e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000880:	68ba      	ldr	r2, [r7, #8]
 8000882:	441a      	add	r2, r3
 8000884:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000886:	005b      	lsls	r3, r3, #1
 8000888:	3301      	adds	r3, #1
 800088a:	7812      	ldrb	r2, [r2, #0]
 800088c:	3328      	adds	r3, #40	@ 0x28
 800088e:	443b      	add	r3, r7
 8000890:	f803 2c18 	strb.w	r2, [r3, #-24]
            for (index = 0; index < len; index++)
 8000894:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000896:	3301      	adds	r3, #1
 8000898:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800089a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800089c:	687a      	ldr	r2, [r7, #4]
 800089e:	429a      	cmp	r2, r3
 80008a0:	d8c6      	bhi.n	8000830 <bme68x_set_regs+0x50>
            }

            /* Write the interleaved array */
            if (rslt == BME68X_OK)
 80008a2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d11e      	bne.n	80008e8 <bme68x_set_regs+0x108>
            {
                dev->intf_rslt = dev->write(tmp_buff[0], &tmp_buff[1], (2 * len) - 1, dev->intf_ptr);
 80008aa:	683b      	ldr	r3, [r7, #0]
 80008ac:	6c5c      	ldr	r4, [r3, #68]	@ 0x44
 80008ae:	7c38      	ldrb	r0, [r7, #16]
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	005b      	lsls	r3, r3, #1
 80008b4:	1e5a      	subs	r2, r3, #1
 80008b6:	683b      	ldr	r3, [r7, #0]
 80008b8:	685d      	ldr	r5, [r3, #4]
 80008ba:	f107 0310 	add.w	r3, r7, #16
 80008be:	1c59      	adds	r1, r3, #1
 80008c0:	462b      	mov	r3, r5
 80008c2:	47a0      	blx	r4
 80008c4:	4603      	mov	r3, r0
 80008c6:	461a      	mov	r2, r3
 80008c8:	683b      	ldr	r3, [r7, #0]
 80008ca:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
                if (dev->intf_rslt != 0)
 80008ce:	683b      	ldr	r3, [r7, #0]
 80008d0:	f993 304c 	ldrsb.w	r3, [r3, #76]	@ 0x4c
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d007      	beq.n	80008e8 <bme68x_set_regs+0x108>
                {
                    rslt = BME68X_E_COM_FAIL;
 80008d8:	23fe      	movs	r3, #254	@ 0xfe
 80008da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            if (rslt == BME68X_OK)
 80008de:	e003      	b.n	80008e8 <bme68x_set_regs+0x108>
                }
            }
        }
        else
        {
            rslt = BME68X_E_INVALID_LENGTH;
 80008e0:	23fc      	movs	r3, #252	@ 0xfc
 80008e2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if ((len > 0) && (len <= (BME68X_LEN_INTERLEAVE_BUFF / 2)))
 80008e6:	e004      	b.n	80008f2 <bme68x_set_regs+0x112>
            if (rslt == BME68X_OK)
 80008e8:	bf00      	nop
        if ((len > 0) && (len <= (BME68X_LEN_INTERLEAVE_BUFF / 2)))
 80008ea:	e002      	b.n	80008f2 <bme68x_set_regs+0x112>
        }
    }
    else
    {
        rslt = BME68X_E_NULL_PTR;
 80008ec:	23ff      	movs	r3, #255	@ 0xff
 80008ee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    return rslt;
 80008f2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 80008f6:	4618      	mov	r0, r3
 80008f8:	3728      	adds	r7, #40	@ 0x28
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bdb0      	pop	{r4, r5, r7, pc}

080008fe <bme68x_get_regs>:

/*
 * @brief This API reads the data from the given register address of sensor.
 */
int8_t bme68x_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint32_t len, struct bme68x_dev *dev)
{
 80008fe:	b590      	push	{r4, r7, lr}
 8000900:	b087      	sub	sp, #28
 8000902:	af00      	add	r7, sp, #0
 8000904:	60b9      	str	r1, [r7, #8]
 8000906:	607a      	str	r2, [r7, #4]
 8000908:	603b      	str	r3, [r7, #0]
 800090a:	4603      	mov	r3, r0
 800090c:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 800090e:	6838      	ldr	r0, [r7, #0]
 8000910:	f001 fcc3 	bl	800229a <null_ptr_check>
 8000914:	4603      	mov	r3, r0
 8000916:	75fb      	strb	r3, [r7, #23]
    if ((rslt == BME68X_OK) && reg_data)
 8000918:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800091c:	2b00      	cmp	r3, #0
 800091e:	d12a      	bne.n	8000976 <bme68x_get_regs+0x78>
 8000920:	68bb      	ldr	r3, [r7, #8]
 8000922:	2b00      	cmp	r3, #0
 8000924:	d027      	beq.n	8000976 <bme68x_get_regs+0x78>
    {
        if (dev->intf == BME68X_SPI_INTF)
 8000926:	683b      	ldr	r3, [r7, #0]
 8000928:	7b1b      	ldrb	r3, [r3, #12]
 800092a:	2b00      	cmp	r3, #0
 800092c:	d10e      	bne.n	800094c <bme68x_get_regs+0x4e>
        {
            /* Set the memory page */
            rslt = set_mem_page(reg_addr, dev);
 800092e:	7bfb      	ldrb	r3, [r7, #15]
 8000930:	6839      	ldr	r1, [r7, #0]
 8000932:	4618      	mov	r0, r3
 8000934:	f001 fbf0 	bl	8002118 <set_mem_page>
 8000938:	4603      	mov	r3, r0
 800093a:	75fb      	strb	r3, [r7, #23]
            if (rslt == BME68X_OK)
 800093c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000940:	2b00      	cmp	r3, #0
 8000942:	d103      	bne.n	800094c <bme68x_get_regs+0x4e>
            {
                reg_addr = reg_addr | BME68X_SPI_RD_MSK;
 8000944:	7bfb      	ldrb	r3, [r7, #15]
 8000946:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800094a:	73fb      	strb	r3, [r7, #15]
            }
        }

        dev->intf_rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 800094c:	683b      	ldr	r3, [r7, #0]
 800094e:	6c1c      	ldr	r4, [r3, #64]	@ 0x40
 8000950:	683b      	ldr	r3, [r7, #0]
 8000952:	685b      	ldr	r3, [r3, #4]
 8000954:	7bf8      	ldrb	r0, [r7, #15]
 8000956:	687a      	ldr	r2, [r7, #4]
 8000958:	68b9      	ldr	r1, [r7, #8]
 800095a:	47a0      	blx	r4
 800095c:	4603      	mov	r3, r0
 800095e:	461a      	mov	r2, r3
 8000960:	683b      	ldr	r3, [r7, #0]
 8000962:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (dev->intf_rslt != 0)
 8000966:	683b      	ldr	r3, [r7, #0]
 8000968:	f993 304c 	ldrsb.w	r3, [r3, #76]	@ 0x4c
 800096c:	2b00      	cmp	r3, #0
 800096e:	d004      	beq.n	800097a <bme68x_get_regs+0x7c>
        {
            rslt = BME68X_E_COM_FAIL;
 8000970:	23fe      	movs	r3, #254	@ 0xfe
 8000972:	75fb      	strb	r3, [r7, #23]
        if (dev->intf_rslt != 0)
 8000974:	e001      	b.n	800097a <bme68x_get_regs+0x7c>
        }
    }
    else
    {
        rslt = BME68X_E_NULL_PTR;
 8000976:	23ff      	movs	r3, #255	@ 0xff
 8000978:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 800097a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800097e:	4618      	mov	r0, r3
 8000980:	371c      	adds	r7, #28
 8000982:	46bd      	mov	sp, r7
 8000984:	bd90      	pop	{r4, r7, pc}

08000986 <bme68x_soft_reset>:

/*
 * @brief This API soft-resets the sensor.
 */
int8_t bme68x_soft_reset(struct bme68x_dev *dev)
{
 8000986:	b580      	push	{r7, lr}
 8000988:	b084      	sub	sp, #16
 800098a:	af00      	add	r7, sp, #0
 800098c:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BME68X_REG_SOFT_RESET;
 800098e:	23e0      	movs	r3, #224	@ 0xe0
 8000990:	73bb      	strb	r3, [r7, #14]

    /* 0xb6 is the soft reset command */
    uint8_t soft_rst_cmd = BME68X_SOFT_RESET_CMD;
 8000992:	23b6      	movs	r3, #182	@ 0xb6
 8000994:	737b      	strb	r3, [r7, #13]

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 8000996:	6878      	ldr	r0, [r7, #4]
 8000998:	f001 fc7f 	bl	800229a <null_ptr_check>
 800099c:	4603      	mov	r3, r0
 800099e:	73fb      	strb	r3, [r7, #15]
    if (rslt == BME68X_OK)
 80009a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d12b      	bne.n	8000a00 <bme68x_soft_reset+0x7a>
    {
        if (dev->intf == BME68X_SPI_INTF)
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	7b1b      	ldrb	r3, [r3, #12]
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d104      	bne.n	80009ba <bme68x_soft_reset+0x34>
        {
            rslt = get_mem_page(dev);
 80009b0:	6878      	ldr	r0, [r7, #4]
 80009b2:	f001 fc16 	bl	80021e2 <get_mem_page>
 80009b6:	4603      	mov	r3, r0
 80009b8:	73fb      	strb	r3, [r7, #15]
        }

        /* Reset the device */
        if (rslt == BME68X_OK)
 80009ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d11e      	bne.n	8000a00 <bme68x_soft_reset+0x7a>
        {
            rslt = bme68x_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 80009c2:	f107 010d 	add.w	r1, r7, #13
 80009c6:	f107 000e 	add.w	r0, r7, #14
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	2201      	movs	r2, #1
 80009ce:	f7ff ff07 	bl	80007e0 <bme68x_set_regs>
 80009d2:	4603      	mov	r3, r0
 80009d4:	73fb      	strb	r3, [r7, #15]

            if (rslt == BME68X_OK)
 80009d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d110      	bne.n	8000a00 <bme68x_soft_reset+0x7a>
            {
                /* Wait for 5ms */
                dev->delay_us(BME68X_PERIOD_RESET, dev->intf_ptr);
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80009e2:	687a      	ldr	r2, [r7, #4]
 80009e4:	6852      	ldr	r2, [r2, #4]
 80009e6:	4611      	mov	r1, r2
 80009e8:	f242 7010 	movw	r0, #10000	@ 0x2710
 80009ec:	4798      	blx	r3

                /* After reset get the memory page */
                if (dev->intf == BME68X_SPI_INTF)
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	7b1b      	ldrb	r3, [r3, #12]
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d104      	bne.n	8000a00 <bme68x_soft_reset+0x7a>
                {
                    rslt = get_mem_page(dev);
 80009f6:	6878      	ldr	r0, [r7, #4]
 80009f8:	f001 fbf3 	bl	80021e2 <get_mem_page>
 80009fc:	4603      	mov	r3, r0
 80009fe:	73fb      	strb	r3, [r7, #15]
                }
            }
        }
    }

    return rslt;
 8000a00:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000a04:	4618      	mov	r0, r3
 8000a06:	3710      	adds	r7, #16
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	bd80      	pop	{r7, pc}

08000a0c <bme68x_set_conf>:

/*
 * @brief This API is used to set the oversampling, filter and odr configuration
 */
int8_t bme68x_set_conf(struct bme68x_conf *conf, struct bme68x_dev *dev)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b088      	sub	sp, #32
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	6078      	str	r0, [r7, #4]
 8000a14:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t odr20 = 0, odr3 = 1;
 8000a16:	2300      	movs	r3, #0
 8000a18:	77bb      	strb	r3, [r7, #30]
 8000a1a:	2301      	movs	r3, #1
 8000a1c:	777b      	strb	r3, [r7, #29]
    uint8_t current_op_mode;

    /* Register data starting from BME68X_REG_CTRL_GAS_1(0x71) up to BME68X_REG_CONFIG(0x75) */
    uint8_t reg_array[BME68X_LEN_CONFIG] = { 0x71, 0x72, 0x73, 0x74, 0x75 };
 8000a1e:	4a7f      	ldr	r2, [pc, #508]	@ (8000c1c <bme68x_set_conf+0x210>)
 8000a20:	f107 0314 	add.w	r3, r7, #20
 8000a24:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000a28:	6018      	str	r0, [r3, #0]
 8000a2a:	3304      	adds	r3, #4
 8000a2c:	7019      	strb	r1, [r3, #0]
    uint8_t data_array[BME68X_LEN_CONFIG] = { 0 };
 8000a2e:	f107 030c 	add.w	r3, r7, #12
 8000a32:	2200      	movs	r2, #0
 8000a34:	601a      	str	r2, [r3, #0]
 8000a36:	711a      	strb	r2, [r3, #4]

    rslt = bme68x_get_op_mode(&current_op_mode, dev);
 8000a38:	f107 031c 	add.w	r3, r7, #28
 8000a3c:	6839      	ldr	r1, [r7, #0]
 8000a3e:	4618      	mov	r0, r3
 8000a40:	f000 f94f 	bl	8000ce2 <bme68x_get_op_mode>
 8000a44:	4603      	mov	r3, r0
 8000a46:	77fb      	strb	r3, [r7, #31]
    if (rslt == BME68X_OK)
 8000a48:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d105      	bne.n	8000a5c <bme68x_set_conf+0x50>
    {
        /* Configure only in the sleep mode */
        rslt = bme68x_set_op_mode(BME68X_SLEEP_MODE, dev);
 8000a50:	6839      	ldr	r1, [r7, #0]
 8000a52:	2000      	movs	r0, #0
 8000a54:	f000 f8e4 	bl	8000c20 <bme68x_set_op_mode>
 8000a58:	4603      	mov	r3, r0
 8000a5a:	77fb      	strb	r3, [r7, #31]
    }

    if (conf == NULL)
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d102      	bne.n	8000a68 <bme68x_set_conf+0x5c>
    {
        rslt = BME68X_E_NULL_PTR;
 8000a62:	23ff      	movs	r3, #255	@ 0xff
 8000a64:	77fb      	strb	r3, [r7, #31]
 8000a66:	e0b7      	b.n	8000bd8 <bme68x_set_conf+0x1cc>
    }
    else if (rslt == BME68X_OK)
 8000a68:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	f040 80b3 	bne.w	8000bd8 <bme68x_set_conf+0x1cc>
    {
        /* Read the whole configuration and write it back once later */
        rslt = bme68x_get_regs(reg_array[0], data_array, BME68X_LEN_CONFIG, dev);
 8000a72:	7d38      	ldrb	r0, [r7, #20]
 8000a74:	f107 010c 	add.w	r1, r7, #12
 8000a78:	683b      	ldr	r3, [r7, #0]
 8000a7a:	2205      	movs	r2, #5
 8000a7c:	f7ff ff3f 	bl	80008fe <bme68x_get_regs>
 8000a80:	4603      	mov	r3, r0
 8000a82:	77fb      	strb	r3, [r7, #31]
        dev->info_msg = BME68X_OK;
 8000a84:	683b      	ldr	r3, [r7, #0]
 8000a86:	2200      	movs	r2, #0
 8000a88:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
        if (rslt == BME68X_OK)
 8000a8c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d108      	bne.n	8000aa6 <bme68x_set_conf+0x9a>
        {
            rslt = boundary_check(&conf->filter, BME68X_FILTER_SIZE_127, dev);
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	3303      	adds	r3, #3
 8000a98:	683a      	ldr	r2, [r7, #0]
 8000a9a:	2107      	movs	r1, #7
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	f001 fbcf 	bl	8002240 <boundary_check>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	77fb      	strb	r3, [r7, #31]
        }

        if (rslt == BME68X_OK)
 8000aa6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	d108      	bne.n	8000ac0 <bme68x_set_conf+0xb4>
        {
            rslt = boundary_check(&conf->os_temp, BME68X_OS_16X, dev);
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	3301      	adds	r3, #1
 8000ab2:	683a      	ldr	r2, [r7, #0]
 8000ab4:	2105      	movs	r1, #5
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	f001 fbc2 	bl	8002240 <boundary_check>
 8000abc:	4603      	mov	r3, r0
 8000abe:	77fb      	strb	r3, [r7, #31]
        }

        if (rslt == BME68X_OK)
 8000ac0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d108      	bne.n	8000ada <bme68x_set_conf+0xce>
        {
            rslt = boundary_check(&conf->os_pres, BME68X_OS_16X, dev);
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	3302      	adds	r3, #2
 8000acc:	683a      	ldr	r2, [r7, #0]
 8000ace:	2105      	movs	r1, #5
 8000ad0:	4618      	mov	r0, r3
 8000ad2:	f001 fbb5 	bl	8002240 <boundary_check>
 8000ad6:	4603      	mov	r3, r0
 8000ad8:	77fb      	strb	r3, [r7, #31]
        }

        if (rslt == BME68X_OK)
 8000ada:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d107      	bne.n	8000af2 <bme68x_set_conf+0xe6>
        {
            rslt = boundary_check(&conf->os_hum, BME68X_OS_16X, dev);
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	683a      	ldr	r2, [r7, #0]
 8000ae6:	2105      	movs	r1, #5
 8000ae8:	4618      	mov	r0, r3
 8000aea:	f001 fba9 	bl	8002240 <boundary_check>
 8000aee:	4603      	mov	r3, r0
 8000af0:	77fb      	strb	r3, [r7, #31]
        }

        if (rslt == BME68X_OK)
 8000af2:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d108      	bne.n	8000b0c <bme68x_set_conf+0x100>
        {
            rslt = boundary_check(&conf->odr, BME68X_ODR_NONE, dev);
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	3304      	adds	r3, #4
 8000afe:	683a      	ldr	r2, [r7, #0]
 8000b00:	2108      	movs	r1, #8
 8000b02:	4618      	mov	r0, r3
 8000b04:	f001 fb9c 	bl	8002240 <boundary_check>
 8000b08:	4603      	mov	r3, r0
 8000b0a:	77fb      	strb	r3, [r7, #31]
        }

        if (rslt == BME68X_OK)
 8000b0c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d161      	bne.n	8000bd8 <bme68x_set_conf+0x1cc>
        {
            data_array[4] = BME68X_SET_BITS(data_array[4], BME68X_FILTER, conf->filter);
 8000b14:	7c3b      	ldrb	r3, [r7, #16]
 8000b16:	b25b      	sxtb	r3, r3
 8000b18:	f023 031c 	bic.w	r3, r3, #28
 8000b1c:	b25a      	sxtb	r2, r3
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	78db      	ldrb	r3, [r3, #3]
 8000b22:	b25b      	sxtb	r3, r3
 8000b24:	009b      	lsls	r3, r3, #2
 8000b26:	b25b      	sxtb	r3, r3
 8000b28:	f003 031c 	and.w	r3, r3, #28
 8000b2c:	b25b      	sxtb	r3, r3
 8000b2e:	4313      	orrs	r3, r2
 8000b30:	b25b      	sxtb	r3, r3
 8000b32:	b2db      	uxtb	r3, r3
 8000b34:	743b      	strb	r3, [r7, #16]
            data_array[3] = BME68X_SET_BITS(data_array[3], BME68X_OST, conf->os_temp);
 8000b36:	7bfb      	ldrb	r3, [r7, #15]
 8000b38:	b25b      	sxtb	r3, r3
 8000b3a:	f003 031f 	and.w	r3, r3, #31
 8000b3e:	b25a      	sxtb	r2, r3
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	785b      	ldrb	r3, [r3, #1]
 8000b44:	b25b      	sxtb	r3, r3
 8000b46:	015b      	lsls	r3, r3, #5
 8000b48:	b25b      	sxtb	r3, r3
 8000b4a:	4313      	orrs	r3, r2
 8000b4c:	b25b      	sxtb	r3, r3
 8000b4e:	b2db      	uxtb	r3, r3
 8000b50:	73fb      	strb	r3, [r7, #15]
            data_array[3] = BME68X_SET_BITS(data_array[3], BME68X_OSP, conf->os_pres);
 8000b52:	7bfb      	ldrb	r3, [r7, #15]
 8000b54:	b25b      	sxtb	r3, r3
 8000b56:	f023 031c 	bic.w	r3, r3, #28
 8000b5a:	b25a      	sxtb	r2, r3
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	789b      	ldrb	r3, [r3, #2]
 8000b60:	b25b      	sxtb	r3, r3
 8000b62:	009b      	lsls	r3, r3, #2
 8000b64:	b25b      	sxtb	r3, r3
 8000b66:	f003 031c 	and.w	r3, r3, #28
 8000b6a:	b25b      	sxtb	r3, r3
 8000b6c:	4313      	orrs	r3, r2
 8000b6e:	b25b      	sxtb	r3, r3
 8000b70:	b2db      	uxtb	r3, r3
 8000b72:	73fb      	strb	r3, [r7, #15]
            data_array[1] = BME68X_SET_BITS_POS_0(data_array[1], BME68X_OSH, conf->os_hum);
 8000b74:	7b7b      	ldrb	r3, [r7, #13]
 8000b76:	b25b      	sxtb	r3, r3
 8000b78:	f023 0307 	bic.w	r3, r3, #7
 8000b7c:	b25a      	sxtb	r2, r3
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	781b      	ldrb	r3, [r3, #0]
 8000b82:	b25b      	sxtb	r3, r3
 8000b84:	f003 0307 	and.w	r3, r3, #7
 8000b88:	b25b      	sxtb	r3, r3
 8000b8a:	4313      	orrs	r3, r2
 8000b8c:	b25b      	sxtb	r3, r3
 8000b8e:	b2db      	uxtb	r3, r3
 8000b90:	737b      	strb	r3, [r7, #13]
            if (conf->odr != BME68X_ODR_NONE)
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	791b      	ldrb	r3, [r3, #4]
 8000b96:	2b08      	cmp	r3, #8
 8000b98:	d004      	beq.n	8000ba4 <bme68x_set_conf+0x198>
            {
                odr20 = conf->odr;
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	791b      	ldrb	r3, [r3, #4]
 8000b9e:	77bb      	strb	r3, [r7, #30]
                odr3 = 0;
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	777b      	strb	r3, [r7, #29]
            }

            data_array[4] = BME68X_SET_BITS(data_array[4], BME68X_ODR20, odr20);
 8000ba4:	7c3b      	ldrb	r3, [r7, #16]
 8000ba6:	b25b      	sxtb	r3, r3
 8000ba8:	f003 031f 	and.w	r3, r3, #31
 8000bac:	b25a      	sxtb	r2, r3
 8000bae:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8000bb2:	015b      	lsls	r3, r3, #5
 8000bb4:	b25b      	sxtb	r3, r3
 8000bb6:	4313      	orrs	r3, r2
 8000bb8:	b25b      	sxtb	r3, r3
 8000bba:	b2db      	uxtb	r3, r3
 8000bbc:	743b      	strb	r3, [r7, #16]
            data_array[0] = BME68X_SET_BITS(data_array[0], BME68X_ODR3, odr3);
 8000bbe:	7b3b      	ldrb	r3, [r7, #12]
 8000bc0:	b25b      	sxtb	r3, r3
 8000bc2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000bc6:	b25a      	sxtb	r2, r3
 8000bc8:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8000bcc:	01db      	lsls	r3, r3, #7
 8000bce:	b25b      	sxtb	r3, r3
 8000bd0:	4313      	orrs	r3, r2
 8000bd2:	b25b      	sxtb	r3, r3
 8000bd4:	b2db      	uxtb	r3, r3
 8000bd6:	733b      	strb	r3, [r7, #12]
        }
    }

    if (rslt == BME68X_OK)
 8000bd8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d109      	bne.n	8000bf4 <bme68x_set_conf+0x1e8>
    {
        rslt = bme68x_set_regs(reg_array, data_array, BME68X_LEN_CONFIG, dev);
 8000be0:	f107 010c 	add.w	r1, r7, #12
 8000be4:	f107 0014 	add.w	r0, r7, #20
 8000be8:	683b      	ldr	r3, [r7, #0]
 8000bea:	2205      	movs	r2, #5
 8000bec:	f7ff fdf8 	bl	80007e0 <bme68x_set_regs>
 8000bf0:	4603      	mov	r3, r0
 8000bf2:	77fb      	strb	r3, [r7, #31]
    }

    if ((current_op_mode != BME68X_SLEEP_MODE) && (rslt == BME68X_OK))
 8000bf4:	7f3b      	ldrb	r3, [r7, #28]
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d00a      	beq.n	8000c10 <bme68x_set_conf+0x204>
 8000bfa:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d106      	bne.n	8000c10 <bme68x_set_conf+0x204>
    {
        rslt = bme68x_set_op_mode(current_op_mode, dev);
 8000c02:	7f3b      	ldrb	r3, [r7, #28]
 8000c04:	6839      	ldr	r1, [r7, #0]
 8000c06:	4618      	mov	r0, r3
 8000c08:	f000 f80a 	bl	8000c20 <bme68x_set_op_mode>
 8000c0c:	4603      	mov	r3, r0
 8000c0e:	77fb      	strb	r3, [r7, #31]
    }

    return rslt;
 8000c10:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8000c14:	4618      	mov	r0, r3
 8000c16:	3720      	adds	r7, #32
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	bd80      	pop	{r7, pc}
 8000c1c:	08008c70 	.word	0x08008c70

08000c20 <bme68x_set_op_mode>:

/*
 * @brief This API is used to set the operation mode of the sensor
 */
int8_t bme68x_set_op_mode(const uint8_t op_mode, struct bme68x_dev *dev)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b084      	sub	sp, #16
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	4603      	mov	r3, r0
 8000c28:	6039      	str	r1, [r7, #0]
 8000c2a:	71fb      	strb	r3, [r7, #7]
    int8_t rslt;
    uint8_t tmp_pow_mode;
    uint8_t pow_mode = 0;
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	73bb      	strb	r3, [r7, #14]
    uint8_t reg_addr = BME68X_REG_CTRL_MEAS;
 8000c30:	2374      	movs	r3, #116	@ 0x74
 8000c32:	733b      	strb	r3, [r7, #12]

    /* Call until in sleep */
    do
    {
        rslt = bme68x_get_regs(BME68X_REG_CTRL_MEAS, &tmp_pow_mode, 1, dev);
 8000c34:	f107 010d 	add.w	r1, r7, #13
 8000c38:	683b      	ldr	r3, [r7, #0]
 8000c3a:	2201      	movs	r2, #1
 8000c3c:	2074      	movs	r0, #116	@ 0x74
 8000c3e:	f7ff fe5e 	bl	80008fe <bme68x_get_regs>
 8000c42:	4603      	mov	r3, r0
 8000c44:	73fb      	strb	r3, [r7, #15]
        if (rslt == BME68X_OK)
 8000c46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d11d      	bne.n	8000c8a <bme68x_set_op_mode+0x6a>
        {
            /* Put to sleep before changing mode */
            pow_mode = (tmp_pow_mode & BME68X_MODE_MSK);
 8000c4e:	7b7b      	ldrb	r3, [r7, #13]
 8000c50:	f003 0303 	and.w	r3, r3, #3
 8000c54:	73bb      	strb	r3, [r7, #14]
            if (pow_mode != BME68X_SLEEP_MODE)
 8000c56:	7bbb      	ldrb	r3, [r7, #14]
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d016      	beq.n	8000c8a <bme68x_set_op_mode+0x6a>
            {
                tmp_pow_mode &= ~BME68X_MODE_MSK; /* Set to sleep */
 8000c5c:	7b7b      	ldrb	r3, [r7, #13]
 8000c5e:	f023 0303 	bic.w	r3, r3, #3
 8000c62:	b2db      	uxtb	r3, r3
 8000c64:	737b      	strb	r3, [r7, #13]
                rslt = bme68x_set_regs(&reg_addr, &tmp_pow_mode, 1, dev);
 8000c66:	f107 010d 	add.w	r1, r7, #13
 8000c6a:	f107 000c 	add.w	r0, r7, #12
 8000c6e:	683b      	ldr	r3, [r7, #0]
 8000c70:	2201      	movs	r2, #1
 8000c72:	f7ff fdb5 	bl	80007e0 <bme68x_set_regs>
 8000c76:	4603      	mov	r3, r0
 8000c78:	73fb      	strb	r3, [r7, #15]
                dev->delay_us(BME68X_PERIOD_POLL, dev->intf_ptr);
 8000c7a:	683b      	ldr	r3, [r7, #0]
 8000c7c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000c7e:	683a      	ldr	r2, [r7, #0]
 8000c80:	6852      	ldr	r2, [r2, #4]
 8000c82:	4611      	mov	r1, r2
 8000c84:	f242 7010 	movw	r0, #10000	@ 0x2710
 8000c88:	4798      	blx	r3
            }
        }
    } while ((pow_mode != BME68X_SLEEP_MODE) && (rslt == BME68X_OK));
 8000c8a:	7bbb      	ldrb	r3, [r7, #14]
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d003      	beq.n	8000c98 <bme68x_set_op_mode+0x78>
 8000c90:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d0cd      	beq.n	8000c34 <bme68x_set_op_mode+0x14>

    /* Already in sleep */
    if ((op_mode != BME68X_SLEEP_MODE) && (rslt == BME68X_OK))
 8000c98:	79fb      	ldrb	r3, [r7, #7]
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d01b      	beq.n	8000cd6 <bme68x_set_op_mode+0xb6>
 8000c9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d117      	bne.n	8000cd6 <bme68x_set_op_mode+0xb6>
    {
        tmp_pow_mode = (tmp_pow_mode & ~BME68X_MODE_MSK) | (op_mode & BME68X_MODE_MSK);
 8000ca6:	7b7b      	ldrb	r3, [r7, #13]
 8000ca8:	b25b      	sxtb	r3, r3
 8000caa:	f023 0303 	bic.w	r3, r3, #3
 8000cae:	b25a      	sxtb	r2, r3
 8000cb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cb4:	f003 0303 	and.w	r3, r3, #3
 8000cb8:	b25b      	sxtb	r3, r3
 8000cba:	4313      	orrs	r3, r2
 8000cbc:	b25b      	sxtb	r3, r3
 8000cbe:	b2db      	uxtb	r3, r3
 8000cc0:	737b      	strb	r3, [r7, #13]
        rslt = bme68x_set_regs(&reg_addr, &tmp_pow_mode, 1, dev);
 8000cc2:	f107 010d 	add.w	r1, r7, #13
 8000cc6:	f107 000c 	add.w	r0, r7, #12
 8000cca:	683b      	ldr	r3, [r7, #0]
 8000ccc:	2201      	movs	r2, #1
 8000cce:	f7ff fd87 	bl	80007e0 <bme68x_set_regs>
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8000cd6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000cda:	4618      	mov	r0, r3
 8000cdc:	3710      	adds	r7, #16
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	bd80      	pop	{r7, pc}

08000ce2 <bme68x_get_op_mode>:

/*
 * @brief This API is used to get the operation mode of the sensor.
 */
int8_t bme68x_get_op_mode(uint8_t *op_mode, struct bme68x_dev *dev)
{
 8000ce2:	b580      	push	{r7, lr}
 8000ce4:	b084      	sub	sp, #16
 8000ce6:	af00      	add	r7, sp, #0
 8000ce8:	6078      	str	r0, [r7, #4]
 8000cea:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t mode;

    if (op_mode)
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d00f      	beq.n	8000d12 <bme68x_get_op_mode+0x30>
    {
        rslt = bme68x_get_regs(BME68X_REG_CTRL_MEAS, &mode, 1, dev);
 8000cf2:	f107 010e 	add.w	r1, r7, #14
 8000cf6:	683b      	ldr	r3, [r7, #0]
 8000cf8:	2201      	movs	r2, #1
 8000cfa:	2074      	movs	r0, #116	@ 0x74
 8000cfc:	f7ff fdff 	bl	80008fe <bme68x_get_regs>
 8000d00:	4603      	mov	r3, r0
 8000d02:	73fb      	strb	r3, [r7, #15]

        /* Masking the other register bit info*/
        *op_mode = mode & BME68X_MODE_MSK;
 8000d04:	7bbb      	ldrb	r3, [r7, #14]
 8000d06:	f003 0303 	and.w	r3, r3, #3
 8000d0a:	b2da      	uxtb	r2, r3
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	701a      	strb	r2, [r3, #0]
 8000d10:	e001      	b.n	8000d16 <bme68x_get_op_mode+0x34>
    }
    else
    {
        rslt = BME68X_E_NULL_PTR;
 8000d12:	23ff      	movs	r3, #255	@ 0xff
 8000d14:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8000d16:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	3710      	adds	r7, #16
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	bd80      	pop	{r7, pc}
	...

08000d24 <bme68x_get_meas_dur>:

/*
 * @brief This API is used to get the remaining duration that can be used for heating.
 */
uint32_t bme68x_get_meas_dur(const uint8_t op_mode, struct bme68x_conf *conf, struct bme68x_dev *dev)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b08a      	sub	sp, #40	@ 0x28
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	4603      	mov	r3, r0
 8000d2c:	60b9      	str	r1, [r7, #8]
 8000d2e:	607a      	str	r2, [r7, #4]
 8000d30:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;
    uint32_t meas_dur = 0; /* Calculate in us */
 8000d32:	2300      	movs	r3, #0
 8000d34:	623b      	str	r3, [r7, #32]
    uint32_t meas_cycles;
    uint8_t os_to_meas_cycles[6] = { 0, 1, 2, 4, 8, 16 };
 8000d36:	4a34      	ldr	r2, [pc, #208]	@ (8000e08 <bme68x_get_meas_dur+0xe4>)
 8000d38:	f107 0314 	add.w	r3, r7, #20
 8000d3c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000d40:	6018      	str	r0, [r3, #0]
 8000d42:	3304      	adds	r3, #4
 8000d44:	8019      	strh	r1, [r3, #0]

    if (conf != NULL)
 8000d46:	68bb      	ldr	r3, [r7, #8]
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d058      	beq.n	8000dfe <bme68x_get_meas_dur+0xda>
    {
        /* Boundary check for temperature oversampling */
        rslt = boundary_check(&conf->os_temp, BME68X_OS_16X, dev);
 8000d4c:	68bb      	ldr	r3, [r7, #8]
 8000d4e:	3301      	adds	r3, #1
 8000d50:	687a      	ldr	r2, [r7, #4]
 8000d52:	2105      	movs	r1, #5
 8000d54:	4618      	mov	r0, r3
 8000d56:	f001 fa73 	bl	8002240 <boundary_check>
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (rslt == BME68X_OK)
 8000d60:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d109      	bne.n	8000d7c <bme68x_get_meas_dur+0x58>
        {
            /* Boundary check for pressure oversampling */
            rslt = boundary_check(&conf->os_pres, BME68X_OS_16X, dev);
 8000d68:	68bb      	ldr	r3, [r7, #8]
 8000d6a:	3302      	adds	r3, #2
 8000d6c:	687a      	ldr	r2, [r7, #4]
 8000d6e:	2105      	movs	r1, #5
 8000d70:	4618      	mov	r0, r3
 8000d72:	f001 fa65 	bl	8002240 <boundary_check>
 8000d76:	4603      	mov	r3, r0
 8000d78:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        }

        if (rslt == BME68X_OK)
 8000d7c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d108      	bne.n	8000d96 <bme68x_get_meas_dur+0x72>
        {
            /* Boundary check for humidity oversampling */
            rslt = boundary_check(&conf->os_hum, BME68X_OS_16X, dev);
 8000d84:	68bb      	ldr	r3, [r7, #8]
 8000d86:	687a      	ldr	r2, [r7, #4]
 8000d88:	2105      	movs	r1, #5
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	f001 fa58 	bl	8002240 <boundary_check>
 8000d90:	4603      	mov	r3, r0
 8000d92:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        }

        if (rslt == BME68X_OK)
 8000d96:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d12f      	bne.n	8000dfe <bme68x_get_meas_dur+0xda>
        {
            meas_cycles = os_to_meas_cycles[conf->os_temp];
 8000d9e:	68bb      	ldr	r3, [r7, #8]
 8000da0:	785b      	ldrb	r3, [r3, #1]
 8000da2:	3328      	adds	r3, #40	@ 0x28
 8000da4:	443b      	add	r3, r7
 8000da6:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8000daa:	61fb      	str	r3, [r7, #28]
            meas_cycles += os_to_meas_cycles[conf->os_pres];
 8000dac:	68bb      	ldr	r3, [r7, #8]
 8000dae:	789b      	ldrb	r3, [r3, #2]
 8000db0:	3328      	adds	r3, #40	@ 0x28
 8000db2:	443b      	add	r3, r7
 8000db4:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8000db8:	461a      	mov	r2, r3
 8000dba:	69fb      	ldr	r3, [r7, #28]
 8000dbc:	4413      	add	r3, r2
 8000dbe:	61fb      	str	r3, [r7, #28]
            meas_cycles += os_to_meas_cycles[conf->os_hum];
 8000dc0:	68bb      	ldr	r3, [r7, #8]
 8000dc2:	781b      	ldrb	r3, [r3, #0]
 8000dc4:	3328      	adds	r3, #40	@ 0x28
 8000dc6:	443b      	add	r3, r7
 8000dc8:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8000dcc:	461a      	mov	r2, r3
 8000dce:	69fb      	ldr	r3, [r7, #28]
 8000dd0:	4413      	add	r3, r2
 8000dd2:	61fb      	str	r3, [r7, #28]

            /* TPH measurement duration */
            meas_dur = meas_cycles * UINT32_C(1963);
 8000dd4:	69fb      	ldr	r3, [r7, #28]
 8000dd6:	f240 72ab 	movw	r2, #1963	@ 0x7ab
 8000dda:	fb02 f303 	mul.w	r3, r2, r3
 8000dde:	623b      	str	r3, [r7, #32]
            meas_dur += UINT32_C(477 * 4); /* TPH switching duration */
 8000de0:	6a3b      	ldr	r3, [r7, #32]
 8000de2:	f203 7374 	addw	r3, r3, #1908	@ 0x774
 8000de6:	623b      	str	r3, [r7, #32]
            meas_dur += UINT32_C(477 * 5); /* Gas measurement duration */
 8000de8:	6a3b      	ldr	r3, [r7, #32]
 8000dea:	f603 1351 	addw	r3, r3, #2385	@ 0x951
 8000dee:	623b      	str	r3, [r7, #32]

            if (op_mode != BME68X_PARALLEL_MODE)
 8000df0:	7bfb      	ldrb	r3, [r7, #15]
 8000df2:	2b02      	cmp	r3, #2
 8000df4:	d003      	beq.n	8000dfe <bme68x_get_meas_dur+0xda>
            {
                meas_dur += UINT32_C(1000); /* Wake up duration of 1ms */
 8000df6:	6a3b      	ldr	r3, [r7, #32]
 8000df8:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8000dfc:	623b      	str	r3, [r7, #32]
            }
        }
    }

    return meas_dur;
 8000dfe:	6a3b      	ldr	r3, [r7, #32]
}
 8000e00:	4618      	mov	r0, r3
 8000e02:	3728      	adds	r7, #40	@ 0x28
 8000e04:	46bd      	mov	sp, r7
 8000e06:	bd80      	pop	{r7, pc}
 8000e08:	08008c78 	.word	0x08008c78

08000e0c <bme68x_get_data>:
 * @brief This API reads the pressure, temperature and humidity and gas data
 * from the sensor, compensates the data and store it in the bme68x_data
 * structure instance passed by the user.
 */
int8_t bme68x_get_data(uint8_t op_mode, struct bme68x_data *data, uint8_t *n_data, struct bme68x_dev *dev)
{
 8000e0c:	b5b0      	push	{r4, r5, r7, lr}
 8000e0e:	b09a      	sub	sp, #104	@ 0x68
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	60b9      	str	r1, [r7, #8]
 8000e14:	607a      	str	r2, [r7, #4]
 8000e16:	603b      	str	r3, [r7, #0]
 8000e18:	4603      	mov	r3, r0
 8000e1a:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;
    uint8_t i = 0, j = 0, new_fields = 0;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
 8000e22:	2300      	movs	r3, #0
 8000e24:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
 8000e28:	2300      	movs	r3, #0
 8000e2a:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
    struct bme68x_data *field_ptr[3] = { 0 };
 8000e2e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000e32:	2200      	movs	r2, #0
 8000e34:	601a      	str	r2, [r3, #0]
 8000e36:	605a      	str	r2, [r3, #4]
 8000e38:	609a      	str	r2, [r3, #8]
    struct bme68x_data field_data[3] = { { 0 } };
 8000e3a:	f107 0310 	add.w	r3, r7, #16
 8000e3e:	2248      	movs	r2, #72	@ 0x48
 8000e40:	2100      	movs	r1, #0
 8000e42:	4618      	mov	r0, r3
 8000e44:	f007 f87b 	bl	8007f3e <memset>

    field_ptr[0] = &field_data[0];
 8000e48:	f107 0310 	add.w	r3, r7, #16
 8000e4c:	65bb      	str	r3, [r7, #88]	@ 0x58
    field_ptr[1] = &field_data[1];
 8000e4e:	f107 0310 	add.w	r3, r7, #16
 8000e52:	3318      	adds	r3, #24
 8000e54:	65fb      	str	r3, [r7, #92]	@ 0x5c
    field_ptr[2] = &field_data[2];
 8000e56:	f107 0310 	add.w	r3, r7, #16
 8000e5a:	3330      	adds	r3, #48	@ 0x30
 8000e5c:	663b      	str	r3, [r7, #96]	@ 0x60

    rslt = null_ptr_check(dev);
 8000e5e:	6838      	ldr	r0, [r7, #0]
 8000e60:	f001 fa1b 	bl	800229a <null_ptr_check>
 8000e64:	4603      	mov	r3, r0
 8000e66:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
    if ((rslt == BME68X_OK) && (data != NULL))
 8000e6a:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	f040 80c1 	bne.w	8000ff6 <bme68x_get_data+0x1ea>
 8000e74:	68bb      	ldr	r3, [r7, #8]
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	f000 80bd 	beq.w	8000ff6 <bme68x_get_data+0x1ea>
    {
        /* Reading the sensor data in forced mode only */
        if (op_mode == BME68X_FORCED_MODE)
 8000e7c:	7bfb      	ldrb	r3, [r7, #15]
 8000e7e:	2b01      	cmp	r3, #1
 8000e80:	d11c      	bne.n	8000ebc <bme68x_get_data+0xb0>
        {
            rslt = read_field_data(0, data, dev);
 8000e82:	683a      	ldr	r2, [r7, #0]
 8000e84:	68b9      	ldr	r1, [r7, #8]
 8000e86:	2000      	movs	r0, #0
 8000e88:	f000 fdf2 	bl	8001a70 <read_field_data>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
            if (rslt == BME68X_OK)
 8000e92:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	f040 80a1 	bne.w	8000fde <bme68x_get_data+0x1d2>
            {
                if (data->status & BME68X_NEW_DATA_MSK)
 8000e9c:	68bb      	ldr	r3, [r7, #8]
 8000e9e:	781b      	ldrb	r3, [r3, #0]
 8000ea0:	b25b      	sxtb	r3, r3
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	da03      	bge.n	8000eae <bme68x_get_data+0xa2>
                {
                    new_fields = 1;
 8000ea6:	2301      	movs	r3, #1
 8000ea8:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
 8000eac:	e097      	b.n	8000fde <bme68x_get_data+0x1d2>
                }
                else
                {
                    new_fields = 0;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
                    rslt = BME68X_W_NO_NEW_DATA;
 8000eb4:	2302      	movs	r3, #2
 8000eb6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8000eba:	e090      	b.n	8000fde <bme68x_get_data+0x1d2>
                }
            }
        }
        else if ((op_mode == BME68X_PARALLEL_MODE) || (op_mode == BME68X_SEQUENTIAL_MODE))
 8000ebc:	7bfb      	ldrb	r3, [r7, #15]
 8000ebe:	2b02      	cmp	r3, #2
 8000ec0:	d003      	beq.n	8000eca <bme68x_get_data+0xbe>
 8000ec2:	7bfb      	ldrb	r3, [r7, #15]
 8000ec4:	2b03      	cmp	r3, #3
 8000ec6:	f040 8087 	bne.w	8000fd8 <bme68x_get_data+0x1cc>
        {
            /* Read the 3 fields and count the number of new data fields */
            rslt = read_all_field_data(field_ptr, dev);
 8000eca:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000ece:	6839      	ldr	r1, [r7, #0]
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	f000 ff06 	bl	8001ce2 <read_all_field_data>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67

            new_fields = 0;
 8000edc:	2300      	movs	r3, #0
 8000ede:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
            for (i = 0; (i < 3) && (rslt == BME68X_OK); i++)
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
 8000ee8:	e014      	b.n	8000f14 <bme68x_get_data+0x108>
            {
                if (field_ptr[i]->status & BME68X_NEW_DATA_MSK)
 8000eea:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8000eee:	009b      	lsls	r3, r3, #2
 8000ef0:	3368      	adds	r3, #104	@ 0x68
 8000ef2:	443b      	add	r3, r7
 8000ef4:	f853 3c10 	ldr.w	r3, [r3, #-16]
 8000ef8:	781b      	ldrb	r3, [r3, #0]
 8000efa:	b25b      	sxtb	r3, r3
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	da04      	bge.n	8000f0a <bme68x_get_data+0xfe>
                {
                    new_fields++;
 8000f00:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 8000f04:	3301      	adds	r3, #1
 8000f06:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
            for (i = 0; (i < 3) && (rslt == BME68X_OK); i++)
 8000f0a:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8000f0e:	3301      	adds	r3, #1
 8000f10:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
 8000f14:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8000f18:	2b02      	cmp	r3, #2
 8000f1a:	d803      	bhi.n	8000f24 <bme68x_get_data+0x118>
 8000f1c:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d0e2      	beq.n	8000eea <bme68x_get_data+0xde>
                }
            }

            /* Sort the sensor data in parallel & sequential modes*/
            for (i = 0; (i < 2) && (rslt == BME68X_OK); i++)
 8000f24:	2300      	movs	r3, #0
 8000f26:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
 8000f2a:	e01c      	b.n	8000f66 <bme68x_get_data+0x15a>
            {
                for (j = i + 1; j < 3; j++)
 8000f2c:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8000f30:	3301      	adds	r3, #1
 8000f32:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
 8000f36:	e00d      	b.n	8000f54 <bme68x_get_data+0x148>
                {
                    sort_sensor_data(i, j, field_ptr);
 8000f38:	f107 0258 	add.w	r2, r7, #88	@ 0x58
 8000f3c:	f897 1065 	ldrb.w	r1, [r7, #101]	@ 0x65
 8000f40:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8000f44:	4618      	mov	r0, r3
 8000f46:	f001 fb4f 	bl	80025e8 <sort_sensor_data>
                for (j = i + 1; j < 3; j++)
 8000f4a:	f897 3065 	ldrb.w	r3, [r7, #101]	@ 0x65
 8000f4e:	3301      	adds	r3, #1
 8000f50:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
 8000f54:	f897 3065 	ldrb.w	r3, [r7, #101]	@ 0x65
 8000f58:	2b02      	cmp	r3, #2
 8000f5a:	d9ed      	bls.n	8000f38 <bme68x_get_data+0x12c>
            for (i = 0; (i < 2) && (rslt == BME68X_OK); i++)
 8000f5c:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8000f60:	3301      	adds	r3, #1
 8000f62:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
 8000f66:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8000f6a:	2b01      	cmp	r3, #1
 8000f6c:	d803      	bhi.n	8000f76 <bme68x_get_data+0x16a>
 8000f6e:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d0da      	beq.n	8000f2c <bme68x_get_data+0x120>
                }
            }

            /* Copy the sorted data */
            for (i = 0; ((i < 3) && (rslt == BME68X_OK)); i++)
 8000f76:	2300      	movs	r3, #0
 8000f78:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
 8000f7c:	e01c      	b.n	8000fb8 <bme68x_get_data+0x1ac>
            {
                data[i] = *field_ptr[i];
 8000f7e:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8000f82:	009b      	lsls	r3, r3, #2
 8000f84:	3368      	adds	r3, #104	@ 0x68
 8000f86:	443b      	add	r3, r7
 8000f88:	f853 1c10 	ldr.w	r1, [r3, #-16]
 8000f8c:	f897 2066 	ldrb.w	r2, [r7, #102]	@ 0x66
 8000f90:	4613      	mov	r3, r2
 8000f92:	005b      	lsls	r3, r3, #1
 8000f94:	4413      	add	r3, r2
 8000f96:	00db      	lsls	r3, r3, #3
 8000f98:	461a      	mov	r2, r3
 8000f9a:	68bb      	ldr	r3, [r7, #8]
 8000f9c:	4413      	add	r3, r2
 8000f9e:	461c      	mov	r4, r3
 8000fa0:	460d      	mov	r5, r1
 8000fa2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000fa4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000fa6:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000faa:	e884 0003 	stmia.w	r4, {r0, r1}
            for (i = 0; ((i < 3) && (rslt == BME68X_OK)); i++)
 8000fae:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8000fb2:	3301      	adds	r3, #1
 8000fb4:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
 8000fb8:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8000fbc:	2b02      	cmp	r3, #2
 8000fbe:	d803      	bhi.n	8000fc8 <bme68x_get_data+0x1bc>
 8000fc0:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d0da      	beq.n	8000f7e <bme68x_get_data+0x172>
            }

            if (new_fields == 0)
 8000fc8:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d106      	bne.n	8000fde <bme68x_get_data+0x1d2>
            {
                rslt = BME68X_W_NO_NEW_DATA;
 8000fd0:	2302      	movs	r3, #2
 8000fd2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
            if (new_fields == 0)
 8000fd6:	e002      	b.n	8000fde <bme68x_get_data+0x1d2>
            }
        }
        else
        {
            rslt = BME68X_W_DEFINE_OP_MODE;
 8000fd8:	2301      	movs	r3, #1
 8000fda:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
        }

        if (n_data == NULL)
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d103      	bne.n	8000fec <bme68x_get_data+0x1e0>
        {
            rslt = BME68X_E_NULL_PTR;
 8000fe4:	23ff      	movs	r3, #255	@ 0xff
 8000fe6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
        if (n_data == NULL)
 8000fea:	e007      	b.n	8000ffc <bme68x_get_data+0x1f0>
        }
        else
        {
            *n_data = new_fields;
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 8000ff2:	701a      	strb	r2, [r3, #0]
        if (n_data == NULL)
 8000ff4:	e002      	b.n	8000ffc <bme68x_get_data+0x1f0>
        }
    }
    else
    {
        rslt = BME68X_E_NULL_PTR;
 8000ff6:	23ff      	movs	r3, #255	@ 0xff
 8000ff8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
    }

    return rslt;
 8000ffc:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
}
 8001000:	4618      	mov	r0, r3
 8001002:	3768      	adds	r7, #104	@ 0x68
 8001004:	46bd      	mov	sp, r7
 8001006:	bdb0      	pop	{r4, r5, r7, pc}

08001008 <bme68x_set_heatr_conf>:

/*
 * @brief This API is used to set the gas configuration of the sensor.
 */
int8_t bme68x_set_heatr_conf(uint8_t op_mode, const struct bme68x_heatr_conf *conf, struct bme68x_dev *dev)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b088      	sub	sp, #32
 800100c:	af00      	add	r7, sp, #0
 800100e:	4603      	mov	r3, r0
 8001010:	60b9      	str	r1, [r7, #8]
 8001012:	607a      	str	r2, [r7, #4]
 8001014:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;
    uint8_t nb_conv = 0;
 8001016:	2300      	movs	r3, #0
 8001018:	773b      	strb	r3, [r7, #28]
    uint8_t hctrl, run_gas = 0;
 800101a:	2300      	movs	r3, #0
 800101c:	777b      	strb	r3, [r7, #29]
    uint8_t ctrl_gas_data[2];
    uint8_t ctrl_gas_addr[2] = { BME68X_REG_CTRL_GAS_0, BME68X_REG_CTRL_GAS_1 };
 800101e:	f247 1370 	movw	r3, #29040	@ 0x7170
 8001022:	82bb      	strh	r3, [r7, #20]

    if (conf != NULL)
 8001024:	68bb      	ldr	r3, [r7, #8]
 8001026:	2b00      	cmp	r3, #0
 8001028:	d070      	beq.n	800110c <bme68x_set_heatr_conf+0x104>
    {
        rslt = bme68x_set_op_mode(BME68X_SLEEP_MODE, dev);
 800102a:	6879      	ldr	r1, [r7, #4]
 800102c:	2000      	movs	r0, #0
 800102e:	f7ff fdf7 	bl	8000c20 <bme68x_set_op_mode>
 8001032:	4603      	mov	r3, r0
 8001034:	77fb      	strb	r3, [r7, #31]
        if (rslt == BME68X_OK)
 8001036:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800103a:	2b00      	cmp	r3, #0
 800103c:	d108      	bne.n	8001050 <bme68x_set_heatr_conf+0x48>
        {
            rslt = set_conf(conf, op_mode, &nb_conv, dev);
 800103e:	f107 021c 	add.w	r2, r7, #28
 8001042:	7bf9      	ldrb	r1, [r7, #15]
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	68b8      	ldr	r0, [r7, #8]
 8001048:	f001 f945 	bl	80022d6 <set_conf>
 800104c:	4603      	mov	r3, r0
 800104e:	77fb      	strb	r3, [r7, #31]
        }

        if (rslt == BME68X_OK)
 8001050:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001054:	2b00      	cmp	r3, #0
 8001056:	d15b      	bne.n	8001110 <bme68x_set_heatr_conf+0x108>
        {
            rslt = bme68x_get_regs(BME68X_REG_CTRL_GAS_0, ctrl_gas_data, 2, dev);
 8001058:	f107 0118 	add.w	r1, r7, #24
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	2202      	movs	r2, #2
 8001060:	2070      	movs	r0, #112	@ 0x70
 8001062:	f7ff fc4c 	bl	80008fe <bme68x_get_regs>
 8001066:	4603      	mov	r3, r0
 8001068:	77fb      	strb	r3, [r7, #31]
            if (rslt == BME68X_OK)
 800106a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800106e:	2b00      	cmp	r3, #0
 8001070:	d14e      	bne.n	8001110 <bme68x_set_heatr_conf+0x108>
            {
                if (conf->enable == BME68X_ENABLE)
 8001072:	68bb      	ldr	r3, [r7, #8]
 8001074:	781b      	ldrb	r3, [r3, #0]
 8001076:	2b01      	cmp	r3, #1
 8001078:	d10b      	bne.n	8001092 <bme68x_set_heatr_conf+0x8a>
                {
                    hctrl = BME68X_ENABLE_HEATER;
 800107a:	2300      	movs	r3, #0
 800107c:	77bb      	strb	r3, [r7, #30]
                    if (dev->variant_id == BME68X_VARIANT_GAS_HIGH)
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	689b      	ldr	r3, [r3, #8]
 8001082:	2b01      	cmp	r3, #1
 8001084:	d102      	bne.n	800108c <bme68x_set_heatr_conf+0x84>
                    {
                        run_gas = BME68X_ENABLE_GAS_MEAS_H;
 8001086:	2302      	movs	r3, #2
 8001088:	777b      	strb	r3, [r7, #29]
 800108a:	e006      	b.n	800109a <bme68x_set_heatr_conf+0x92>
                    }
                    else
                    {
                        run_gas = BME68X_ENABLE_GAS_MEAS_L;
 800108c:	2301      	movs	r3, #1
 800108e:	777b      	strb	r3, [r7, #29]
 8001090:	e003      	b.n	800109a <bme68x_set_heatr_conf+0x92>
                    }
                }
                else
                {
                    hctrl = BME68X_DISABLE_HEATER;
 8001092:	2301      	movs	r3, #1
 8001094:	77bb      	strb	r3, [r7, #30]
                    run_gas = BME68X_DISABLE_GAS_MEAS;
 8001096:	2300      	movs	r3, #0
 8001098:	777b      	strb	r3, [r7, #29]
                }

                ctrl_gas_data[0] = BME68X_SET_BITS(ctrl_gas_data[0], BME68X_HCTRL, hctrl);
 800109a:	7e3b      	ldrb	r3, [r7, #24]
 800109c:	b25b      	sxtb	r3, r3
 800109e:	f023 0308 	bic.w	r3, r3, #8
 80010a2:	b25a      	sxtb	r2, r3
 80010a4:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80010a8:	00db      	lsls	r3, r3, #3
 80010aa:	b25b      	sxtb	r3, r3
 80010ac:	f003 0308 	and.w	r3, r3, #8
 80010b0:	b25b      	sxtb	r3, r3
 80010b2:	4313      	orrs	r3, r2
 80010b4:	b25b      	sxtb	r3, r3
 80010b6:	b2db      	uxtb	r3, r3
 80010b8:	763b      	strb	r3, [r7, #24]
                ctrl_gas_data[1] = BME68X_SET_BITS_POS_0(ctrl_gas_data[1], BME68X_NBCONV, nb_conv);
 80010ba:	7e7b      	ldrb	r3, [r7, #25]
 80010bc:	b25b      	sxtb	r3, r3
 80010be:	f023 030f 	bic.w	r3, r3, #15
 80010c2:	b25a      	sxtb	r2, r3
 80010c4:	7f3b      	ldrb	r3, [r7, #28]
 80010c6:	b25b      	sxtb	r3, r3
 80010c8:	f003 030f 	and.w	r3, r3, #15
 80010cc:	b25b      	sxtb	r3, r3
 80010ce:	4313      	orrs	r3, r2
 80010d0:	b25b      	sxtb	r3, r3
 80010d2:	b2db      	uxtb	r3, r3
 80010d4:	767b      	strb	r3, [r7, #25]
                ctrl_gas_data[1] = BME68X_SET_BITS(ctrl_gas_data[1], BME68X_RUN_GAS, run_gas);
 80010d6:	7e7b      	ldrb	r3, [r7, #25]
 80010d8:	b25b      	sxtb	r3, r3
 80010da:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80010de:	b25a      	sxtb	r2, r3
 80010e0:	f997 301d 	ldrsb.w	r3, [r7, #29]
 80010e4:	011b      	lsls	r3, r3, #4
 80010e6:	b25b      	sxtb	r3, r3
 80010e8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80010ec:	b25b      	sxtb	r3, r3
 80010ee:	4313      	orrs	r3, r2
 80010f0:	b25b      	sxtb	r3, r3
 80010f2:	b2db      	uxtb	r3, r3
 80010f4:	767b      	strb	r3, [r7, #25]
                rslt = bme68x_set_regs(ctrl_gas_addr, ctrl_gas_data, 2, dev);
 80010f6:	f107 0118 	add.w	r1, r7, #24
 80010fa:	f107 0014 	add.w	r0, r7, #20
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	2202      	movs	r2, #2
 8001102:	f7ff fb6d 	bl	80007e0 <bme68x_set_regs>
 8001106:	4603      	mov	r3, r0
 8001108:	77fb      	strb	r3, [r7, #31]
 800110a:	e001      	b.n	8001110 <bme68x_set_heatr_conf+0x108>
            }
        }
    }
    else
    {
        rslt = BME68X_E_NULL_PTR;
 800110c:	23ff      	movs	r3, #255	@ 0xff
 800110e:	77fb      	strb	r3, [r7, #31]
    }

    return rslt;
 8001110:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8001114:	4618      	mov	r0, r3
 8001116:	3720      	adds	r7, #32
 8001118:	46bd      	mov	sp, r7
 800111a:	bd80      	pop	{r7, pc}

0800111c <calc_temperature>:

#else

/* @brief This internal API is used to calculate the temperature value. */
static float calc_temperature(uint32_t temp_adc, struct bme68x_dev *dev)
{
 800111c:	b5b0      	push	{r4, r5, r7, lr}
 800111e:	b086      	sub	sp, #24
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
 8001124:	6039      	str	r1, [r7, #0]
    float var1;
    float var2;
    float calc_temp;

    /* calculate var1 data */
    var1 = ((((float)temp_adc / 16384.0f) - ((float)dev->calib.par_t1 / 1024.0f)) * ((float)dev->calib.par_t2));
 8001126:	6878      	ldr	r0, [r7, #4]
 8001128:	f7ff f8c8 	bl	80002bc <__aeabi_ui2f>
 800112c:	4603      	mov	r3, r0
 800112e:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 8001132:	4618      	mov	r0, r3
 8001134:	f7ff f9ce 	bl	80004d4 <__aeabi_fdiv>
 8001138:	4603      	mov	r3, r0
 800113a:	461c      	mov	r4, r3
 800113c:	683b      	ldr	r3, [r7, #0]
 800113e:	8bdb      	ldrh	r3, [r3, #30]
 8001140:	4618      	mov	r0, r3
 8001142:	f7ff f8bb 	bl	80002bc <__aeabi_ui2f>
 8001146:	4603      	mov	r3, r0
 8001148:	f04f 4189 	mov.w	r1, #1149239296	@ 0x44800000
 800114c:	4618      	mov	r0, r3
 800114e:	f7ff f9c1 	bl	80004d4 <__aeabi_fdiv>
 8001152:	4603      	mov	r3, r0
 8001154:	4619      	mov	r1, r3
 8001156:	4620      	mov	r0, r4
 8001158:	f7fe fffe 	bl	8000158 <__aeabi_fsub>
 800115c:	4603      	mov	r3, r0
 800115e:	461c      	mov	r4, r3
 8001160:	683b      	ldr	r3, [r7, #0]
 8001162:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8001166:	4618      	mov	r0, r3
 8001168:	f7ff f8ac 	bl	80002c4 <__aeabi_i2f>
 800116c:	4603      	mov	r3, r0
 800116e:	4619      	mov	r1, r3
 8001170:	4620      	mov	r0, r4
 8001172:	f7ff f8fb 	bl	800036c <__aeabi_fmul>
 8001176:	4603      	mov	r3, r0
 8001178:	617b      	str	r3, [r7, #20]

    /* calculate var2 data */
    var2 =
        (((((float)temp_adc / 131072.0f) - ((float)dev->calib.par_t1 / 8192.0f)) *
 800117a:	6878      	ldr	r0, [r7, #4]
 800117c:	f7ff f89e 	bl	80002bc <__aeabi_ui2f>
 8001180:	4603      	mov	r3, r0
 8001182:	f04f 4190 	mov.w	r1, #1207959552	@ 0x48000000
 8001186:	4618      	mov	r0, r3
 8001188:	f7ff f9a4 	bl	80004d4 <__aeabi_fdiv>
 800118c:	4603      	mov	r3, r0
 800118e:	461c      	mov	r4, r3
 8001190:	683b      	ldr	r3, [r7, #0]
 8001192:	8bdb      	ldrh	r3, [r3, #30]
 8001194:	4618      	mov	r0, r3
 8001196:	f7ff f891 	bl	80002bc <__aeabi_ui2f>
 800119a:	4603      	mov	r3, r0
 800119c:	f04f 418c 	mov.w	r1, #1174405120	@ 0x46000000
 80011a0:	4618      	mov	r0, r3
 80011a2:	f7ff f997 	bl	80004d4 <__aeabi_fdiv>
 80011a6:	4603      	mov	r3, r0
 80011a8:	4619      	mov	r1, r3
 80011aa:	4620      	mov	r0, r4
 80011ac:	f7fe ffd4 	bl	8000158 <__aeabi_fsub>
 80011b0:	4603      	mov	r3, r0
 80011b2:	461c      	mov	r4, r3
          (((float)temp_adc / 131072.0f) - ((float)dev->calib.par_t1 / 8192.0f))) * ((float)dev->calib.par_t3 * 16.0f));
 80011b4:	6878      	ldr	r0, [r7, #4]
 80011b6:	f7ff f881 	bl	80002bc <__aeabi_ui2f>
 80011ba:	4603      	mov	r3, r0
 80011bc:	f04f 4190 	mov.w	r1, #1207959552	@ 0x48000000
 80011c0:	4618      	mov	r0, r3
 80011c2:	f7ff f987 	bl	80004d4 <__aeabi_fdiv>
 80011c6:	4603      	mov	r3, r0
 80011c8:	461d      	mov	r5, r3
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	8bdb      	ldrh	r3, [r3, #30]
 80011ce:	4618      	mov	r0, r3
 80011d0:	f7ff f874 	bl	80002bc <__aeabi_ui2f>
 80011d4:	4603      	mov	r3, r0
 80011d6:	f04f 418c 	mov.w	r1, #1174405120	@ 0x46000000
 80011da:	4618      	mov	r0, r3
 80011dc:	f7ff f97a 	bl	80004d4 <__aeabi_fdiv>
 80011e0:	4603      	mov	r3, r0
 80011e2:	4619      	mov	r1, r3
 80011e4:	4628      	mov	r0, r5
 80011e6:	f7fe ffb7 	bl	8000158 <__aeabi_fsub>
 80011ea:	4603      	mov	r3, r0
        (((((float)temp_adc / 131072.0f) - ((float)dev->calib.par_t1 / 8192.0f)) *
 80011ec:	4619      	mov	r1, r3
 80011ee:	4620      	mov	r0, r4
 80011f0:	f7ff f8bc 	bl	800036c <__aeabi_fmul>
 80011f4:	4603      	mov	r3, r0
 80011f6:	461c      	mov	r4, r3
          (((float)temp_adc / 131072.0f) - ((float)dev->calib.par_t1 / 8192.0f))) * ((float)dev->calib.par_t3 * 16.0f));
 80011f8:	683b      	ldr	r3, [r7, #0]
 80011fa:	f993 3022 	ldrsb.w	r3, [r3, #34]	@ 0x22
 80011fe:	4618      	mov	r0, r3
 8001200:	f7ff f860 	bl	80002c4 <__aeabi_i2f>
 8001204:	4603      	mov	r3, r0
 8001206:	f04f 4183 	mov.w	r1, #1098907648	@ 0x41800000
 800120a:	4618      	mov	r0, r3
 800120c:	f7ff f8ae 	bl	800036c <__aeabi_fmul>
 8001210:	4603      	mov	r3, r0
    var2 =
 8001212:	4619      	mov	r1, r3
 8001214:	4620      	mov	r0, r4
 8001216:	f7ff f8a9 	bl	800036c <__aeabi_fmul>
 800121a:	4603      	mov	r3, r0
 800121c:	613b      	str	r3, [r7, #16]

    /* t_fine value*/
    dev->calib.t_fine = (var1 + var2);
 800121e:	6939      	ldr	r1, [r7, #16]
 8001220:	6978      	ldr	r0, [r7, #20]
 8001222:	f7fe ff9b 	bl	800015c <__addsf3>
 8001226:	4603      	mov	r3, r0
 8001228:	461a      	mov	r2, r3
 800122a:	683b      	ldr	r3, [r7, #0]
 800122c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* compensated temperature data*/
    calc_temp = ((dev->calib.t_fine) / 5120.0f);
 800122e:	683b      	ldr	r3, [r7, #0]
 8001230:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001232:	4905      	ldr	r1, [pc, #20]	@ (8001248 <calc_temperature+0x12c>)
 8001234:	4618      	mov	r0, r3
 8001236:	f7ff f94d 	bl	80004d4 <__aeabi_fdiv>
 800123a:	4603      	mov	r3, r0
 800123c:	60fb      	str	r3, [r7, #12]

    return calc_temp;
 800123e:	68fb      	ldr	r3, [r7, #12]
}
 8001240:	4618      	mov	r0, r3
 8001242:	3718      	adds	r7, #24
 8001244:	46bd      	mov	sp, r7
 8001246:	bdb0      	pop	{r4, r5, r7, pc}
 8001248:	45a00000 	.word	0x45a00000

0800124c <calc_pressure>:

/* @brief This internal API is used to calculate the pressure value. */
static float calc_pressure(uint32_t pres_adc, const struct bme68x_dev *dev)
{
 800124c:	b590      	push	{r4, r7, lr}
 800124e:	b087      	sub	sp, #28
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
 8001254:	6039      	str	r1, [r7, #0]
    float var1;
    float var2;
    float var3;
    float calc_pres;

    var1 = (((float)dev->calib.t_fine / 2.0f) - 64000.0f);
 8001256:	683b      	ldr	r3, [r7, #0]
 8001258:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800125a:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800125e:	4618      	mov	r0, r3
 8001260:	f7ff f938 	bl	80004d4 <__aeabi_fdiv>
 8001264:	4603      	mov	r3, r0
 8001266:	49a8      	ldr	r1, [pc, #672]	@ (8001508 <calc_pressure+0x2bc>)
 8001268:	4618      	mov	r0, r3
 800126a:	f7fe ff75 	bl	8000158 <__aeabi_fsub>
 800126e:	4603      	mov	r3, r0
 8001270:	613b      	str	r3, [r7, #16]
    var2 = var1 * var1 * (((float)dev->calib.par_p6) / (131072.0f));
 8001272:	6939      	ldr	r1, [r7, #16]
 8001274:	6938      	ldr	r0, [r7, #16]
 8001276:	f7ff f879 	bl	800036c <__aeabi_fmul>
 800127a:	4603      	mov	r3, r0
 800127c:	461c      	mov	r4, r3
 800127e:	683b      	ldr	r3, [r7, #0]
 8001280:	f993 302e 	ldrsb.w	r3, [r3, #46]	@ 0x2e
 8001284:	4618      	mov	r0, r3
 8001286:	f7ff f81d 	bl	80002c4 <__aeabi_i2f>
 800128a:	4603      	mov	r3, r0
 800128c:	f04f 4190 	mov.w	r1, #1207959552	@ 0x48000000
 8001290:	4618      	mov	r0, r3
 8001292:	f7ff f91f 	bl	80004d4 <__aeabi_fdiv>
 8001296:	4603      	mov	r3, r0
 8001298:	4619      	mov	r1, r3
 800129a:	4620      	mov	r0, r4
 800129c:	f7ff f866 	bl	800036c <__aeabi_fmul>
 80012a0:	4603      	mov	r3, r0
 80012a2:	60fb      	str	r3, [r7, #12]
    var2 = var2 + (var1 * ((float)dev->calib.par_p5) * 2.0f);
 80012a4:	683b      	ldr	r3, [r7, #0]
 80012a6:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	@ 0x2c
 80012aa:	4618      	mov	r0, r3
 80012ac:	f7ff f80a 	bl	80002c4 <__aeabi_i2f>
 80012b0:	4603      	mov	r3, r0
 80012b2:	6939      	ldr	r1, [r7, #16]
 80012b4:	4618      	mov	r0, r3
 80012b6:	f7ff f859 	bl	800036c <__aeabi_fmul>
 80012ba:	4603      	mov	r3, r0
 80012bc:	4619      	mov	r1, r3
 80012be:	4618      	mov	r0, r3
 80012c0:	f7fe ff4c 	bl	800015c <__addsf3>
 80012c4:	4603      	mov	r3, r0
 80012c6:	4619      	mov	r1, r3
 80012c8:	68f8      	ldr	r0, [r7, #12]
 80012ca:	f7fe ff47 	bl	800015c <__addsf3>
 80012ce:	4603      	mov	r3, r0
 80012d0:	60fb      	str	r3, [r7, #12]
    var2 = (var2 / 4.0f) + (((float)dev->calib.par_p4) * 65536.0f);
 80012d2:	f04f 4181 	mov.w	r1, #1082130432	@ 0x40800000
 80012d6:	68f8      	ldr	r0, [r7, #12]
 80012d8:	f7ff f8fc 	bl	80004d4 <__aeabi_fdiv>
 80012dc:	4603      	mov	r3, r0
 80012de:	461c      	mov	r4, r3
 80012e0:	683b      	ldr	r3, [r7, #0]
 80012e2:	f9b3 302a 	ldrsh.w	r3, [r3, #42]	@ 0x2a
 80012e6:	4618      	mov	r0, r3
 80012e8:	f7fe ffec 	bl	80002c4 <__aeabi_i2f>
 80012ec:	4603      	mov	r3, r0
 80012ee:	f04f 418f 	mov.w	r1, #1199570944	@ 0x47800000
 80012f2:	4618      	mov	r0, r3
 80012f4:	f7ff f83a 	bl	800036c <__aeabi_fmul>
 80012f8:	4603      	mov	r3, r0
 80012fa:	4619      	mov	r1, r3
 80012fc:	4620      	mov	r0, r4
 80012fe:	f7fe ff2d 	bl	800015c <__addsf3>
 8001302:	4603      	mov	r3, r0
 8001304:	60fb      	str	r3, [r7, #12]
    var1 = (((((float)dev->calib.par_p3 * var1 * var1) / 16384.0f) + ((float)dev->calib.par_p2 * var1)) / 524288.0f);
 8001306:	683b      	ldr	r3, [r7, #0]
 8001308:	f993 3028 	ldrsb.w	r3, [r3, #40]	@ 0x28
 800130c:	4618      	mov	r0, r3
 800130e:	f7fe ffd9 	bl	80002c4 <__aeabi_i2f>
 8001312:	4603      	mov	r3, r0
 8001314:	6939      	ldr	r1, [r7, #16]
 8001316:	4618      	mov	r0, r3
 8001318:	f7ff f828 	bl	800036c <__aeabi_fmul>
 800131c:	4603      	mov	r3, r0
 800131e:	6939      	ldr	r1, [r7, #16]
 8001320:	4618      	mov	r0, r3
 8001322:	f7ff f823 	bl	800036c <__aeabi_fmul>
 8001326:	4603      	mov	r3, r0
 8001328:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 800132c:	4618      	mov	r0, r3
 800132e:	f7ff f8d1 	bl	80004d4 <__aeabi_fdiv>
 8001332:	4603      	mov	r3, r0
 8001334:	461c      	mov	r4, r3
 8001336:	683b      	ldr	r3, [r7, #0]
 8001338:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	@ 0x26
 800133c:	4618      	mov	r0, r3
 800133e:	f7fe ffc1 	bl	80002c4 <__aeabi_i2f>
 8001342:	4603      	mov	r3, r0
 8001344:	6939      	ldr	r1, [r7, #16]
 8001346:	4618      	mov	r0, r3
 8001348:	f7ff f810 	bl	800036c <__aeabi_fmul>
 800134c:	4603      	mov	r3, r0
 800134e:	4619      	mov	r1, r3
 8001350:	4620      	mov	r0, r4
 8001352:	f7fe ff03 	bl	800015c <__addsf3>
 8001356:	4603      	mov	r3, r0
 8001358:	f04f 4192 	mov.w	r1, #1224736768	@ 0x49000000
 800135c:	4618      	mov	r0, r3
 800135e:	f7ff f8b9 	bl	80004d4 <__aeabi_fdiv>
 8001362:	4603      	mov	r3, r0
 8001364:	613b      	str	r3, [r7, #16]
    var1 = ((1.0f + (var1 / 32768.0f)) * ((float)dev->calib.par_p1));
 8001366:	f04f 418e 	mov.w	r1, #1191182336	@ 0x47000000
 800136a:	6938      	ldr	r0, [r7, #16]
 800136c:	f7ff f8b2 	bl	80004d4 <__aeabi_fdiv>
 8001370:	4603      	mov	r3, r0
 8001372:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001376:	4618      	mov	r0, r3
 8001378:	f7fe fef0 	bl	800015c <__addsf3>
 800137c:	4603      	mov	r3, r0
 800137e:	461c      	mov	r4, r3
 8001380:	683b      	ldr	r3, [r7, #0]
 8001382:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8001384:	4618      	mov	r0, r3
 8001386:	f7fe ff99 	bl	80002bc <__aeabi_ui2f>
 800138a:	4603      	mov	r3, r0
 800138c:	4619      	mov	r1, r3
 800138e:	4620      	mov	r0, r4
 8001390:	f7fe ffec 	bl	800036c <__aeabi_fmul>
 8001394:	4603      	mov	r3, r0
 8001396:	613b      	str	r3, [r7, #16]
    calc_pres = (1048576.0f - ((float)pres_adc));
 8001398:	6878      	ldr	r0, [r7, #4]
 800139a:	f7fe ff8f 	bl	80002bc <__aeabi_ui2f>
 800139e:	4603      	mov	r3, r0
 80013a0:	4619      	mov	r1, r3
 80013a2:	f04f 4093 	mov.w	r0, #1233125376	@ 0x49800000
 80013a6:	f7fe fed7 	bl	8000158 <__aeabi_fsub>
 80013aa:	4603      	mov	r3, r0
 80013ac:	617b      	str	r3, [r7, #20]

    /* Avoid exception caused by division by zero */
    if ((int)var1 != 0)
 80013ae:	6938      	ldr	r0, [r7, #16]
 80013b0:	f7ff f9a2 	bl	80006f8 <__aeabi_f2iz>
 80013b4:	4603      	mov	r3, r0
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	f000 809d 	beq.w	80014f6 <calc_pressure+0x2aa>
    {
        calc_pres = (((calc_pres - (var2 / 4096.0f)) * 6250.0f) / var1);
 80013bc:	f04f 418b 	mov.w	r1, #1166016512	@ 0x45800000
 80013c0:	68f8      	ldr	r0, [r7, #12]
 80013c2:	f7ff f887 	bl	80004d4 <__aeabi_fdiv>
 80013c6:	4603      	mov	r3, r0
 80013c8:	4619      	mov	r1, r3
 80013ca:	6978      	ldr	r0, [r7, #20]
 80013cc:	f7fe fec4 	bl	8000158 <__aeabi_fsub>
 80013d0:	4603      	mov	r3, r0
 80013d2:	494e      	ldr	r1, [pc, #312]	@ (800150c <calc_pressure+0x2c0>)
 80013d4:	4618      	mov	r0, r3
 80013d6:	f7fe ffc9 	bl	800036c <__aeabi_fmul>
 80013da:	4603      	mov	r3, r0
 80013dc:	6939      	ldr	r1, [r7, #16]
 80013de:	4618      	mov	r0, r3
 80013e0:	f7ff f878 	bl	80004d4 <__aeabi_fdiv>
 80013e4:	4603      	mov	r3, r0
 80013e6:	617b      	str	r3, [r7, #20]
        var1 = (((float)dev->calib.par_p9) * calc_pres * calc_pres) / 2147483648.0f;
 80013e8:	683b      	ldr	r3, [r7, #0]
 80013ea:	f9b3 3032 	ldrsh.w	r3, [r3, #50]	@ 0x32
 80013ee:	4618      	mov	r0, r3
 80013f0:	f7fe ff68 	bl	80002c4 <__aeabi_i2f>
 80013f4:	4603      	mov	r3, r0
 80013f6:	6979      	ldr	r1, [r7, #20]
 80013f8:	4618      	mov	r0, r3
 80013fa:	f7fe ffb7 	bl	800036c <__aeabi_fmul>
 80013fe:	4603      	mov	r3, r0
 8001400:	6979      	ldr	r1, [r7, #20]
 8001402:	4618      	mov	r0, r3
 8001404:	f7fe ffb2 	bl	800036c <__aeabi_fmul>
 8001408:	4603      	mov	r3, r0
 800140a:	f04f 419e 	mov.w	r1, #1325400064	@ 0x4f000000
 800140e:	4618      	mov	r0, r3
 8001410:	f7ff f860 	bl	80004d4 <__aeabi_fdiv>
 8001414:	4603      	mov	r3, r0
 8001416:	613b      	str	r3, [r7, #16]
        var2 = calc_pres * (((float)dev->calib.par_p8) / 32768.0f);
 8001418:	683b      	ldr	r3, [r7, #0]
 800141a:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 800141e:	4618      	mov	r0, r3
 8001420:	f7fe ff50 	bl	80002c4 <__aeabi_i2f>
 8001424:	4603      	mov	r3, r0
 8001426:	f04f 418e 	mov.w	r1, #1191182336	@ 0x47000000
 800142a:	4618      	mov	r0, r3
 800142c:	f7ff f852 	bl	80004d4 <__aeabi_fdiv>
 8001430:	4603      	mov	r3, r0
 8001432:	4619      	mov	r1, r3
 8001434:	6978      	ldr	r0, [r7, #20]
 8001436:	f7fe ff99 	bl	800036c <__aeabi_fmul>
 800143a:	4603      	mov	r3, r0
 800143c:	60fb      	str	r3, [r7, #12]
        var3 = ((calc_pres / 256.0f) * (calc_pres / 256.0f) * (calc_pres / 256.0f) * (dev->calib.par_p10 / 131072.0f));
 800143e:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 8001442:	6978      	ldr	r0, [r7, #20]
 8001444:	f7ff f846 	bl	80004d4 <__aeabi_fdiv>
 8001448:	4603      	mov	r3, r0
 800144a:	461c      	mov	r4, r3
 800144c:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 8001450:	6978      	ldr	r0, [r7, #20]
 8001452:	f7ff f83f 	bl	80004d4 <__aeabi_fdiv>
 8001456:	4603      	mov	r3, r0
 8001458:	4619      	mov	r1, r3
 800145a:	4620      	mov	r0, r4
 800145c:	f7fe ff86 	bl	800036c <__aeabi_fmul>
 8001460:	4603      	mov	r3, r0
 8001462:	461c      	mov	r4, r3
 8001464:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 8001468:	6978      	ldr	r0, [r7, #20]
 800146a:	f7ff f833 	bl	80004d4 <__aeabi_fdiv>
 800146e:	4603      	mov	r3, r0
 8001470:	4619      	mov	r1, r3
 8001472:	4620      	mov	r0, r4
 8001474:	f7fe ff7a 	bl	800036c <__aeabi_fmul>
 8001478:	4603      	mov	r3, r0
 800147a:	461c      	mov	r4, r3
 800147c:	683b      	ldr	r3, [r7, #0]
 800147e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001482:	4618      	mov	r0, r3
 8001484:	f7fe ff1e 	bl	80002c4 <__aeabi_i2f>
 8001488:	4603      	mov	r3, r0
 800148a:	f04f 4190 	mov.w	r1, #1207959552	@ 0x48000000
 800148e:	4618      	mov	r0, r3
 8001490:	f7ff f820 	bl	80004d4 <__aeabi_fdiv>
 8001494:	4603      	mov	r3, r0
 8001496:	4619      	mov	r1, r3
 8001498:	4620      	mov	r0, r4
 800149a:	f7fe ff67 	bl	800036c <__aeabi_fmul>
 800149e:	4603      	mov	r3, r0
 80014a0:	60bb      	str	r3, [r7, #8]
        calc_pres = (calc_pres + (var1 + var2 + var3 + ((float)dev->calib.par_p7 * 128.0f)) / 16.0f);
 80014a2:	68f9      	ldr	r1, [r7, #12]
 80014a4:	6938      	ldr	r0, [r7, #16]
 80014a6:	f7fe fe59 	bl	800015c <__addsf3>
 80014aa:	4603      	mov	r3, r0
 80014ac:	68b9      	ldr	r1, [r7, #8]
 80014ae:	4618      	mov	r0, r3
 80014b0:	f7fe fe54 	bl	800015c <__addsf3>
 80014b4:	4603      	mov	r3, r0
 80014b6:	461c      	mov	r4, r3
 80014b8:	683b      	ldr	r3, [r7, #0]
 80014ba:	f993 302f 	ldrsb.w	r3, [r3, #47]	@ 0x2f
 80014be:	4618      	mov	r0, r3
 80014c0:	f7fe ff00 	bl	80002c4 <__aeabi_i2f>
 80014c4:	4603      	mov	r3, r0
 80014c6:	f04f 4186 	mov.w	r1, #1124073472	@ 0x43000000
 80014ca:	4618      	mov	r0, r3
 80014cc:	f7fe ff4e 	bl	800036c <__aeabi_fmul>
 80014d0:	4603      	mov	r3, r0
 80014d2:	4619      	mov	r1, r3
 80014d4:	4620      	mov	r0, r4
 80014d6:	f7fe fe41 	bl	800015c <__addsf3>
 80014da:	4603      	mov	r3, r0
 80014dc:	f04f 4183 	mov.w	r1, #1098907648	@ 0x41800000
 80014e0:	4618      	mov	r0, r3
 80014e2:	f7fe fff7 	bl	80004d4 <__aeabi_fdiv>
 80014e6:	4603      	mov	r3, r0
 80014e8:	4619      	mov	r1, r3
 80014ea:	6978      	ldr	r0, [r7, #20]
 80014ec:	f7fe fe36 	bl	800015c <__addsf3>
 80014f0:	4603      	mov	r3, r0
 80014f2:	617b      	str	r3, [r7, #20]
 80014f4:	e002      	b.n	80014fc <calc_pressure+0x2b0>
    }
    else
    {
        calc_pres = 0;
 80014f6:	f04f 0300 	mov.w	r3, #0
 80014fa:	617b      	str	r3, [r7, #20]
    }

    return calc_pres;
 80014fc:	697b      	ldr	r3, [r7, #20]
}
 80014fe:	4618      	mov	r0, r3
 8001500:	371c      	adds	r7, #28
 8001502:	46bd      	mov	sp, r7
 8001504:	bd90      	pop	{r4, r7, pc}
 8001506:	bf00      	nop
 8001508:	477a0000 	.word	0x477a0000
 800150c:	45c35000 	.word	0x45c35000

08001510 <calc_humidity>:

/* This internal API is used to calculate the humidity in integer */
static float calc_humidity(uint16_t hum_adc, const struct bme68x_dev *dev)
{
 8001510:	b5b0      	push	{r4, r5, r7, lr}
 8001512:	b088      	sub	sp, #32
 8001514:	af00      	add	r7, sp, #0
 8001516:	4603      	mov	r3, r0
 8001518:	6039      	str	r1, [r7, #0]
 800151a:	80fb      	strh	r3, [r7, #6]
    float var3;
    float var4;
    float temp_comp;

    /* compensated temperature data*/
    temp_comp = ((dev->calib.t_fine) / 5120.0f);
 800151c:	683b      	ldr	r3, [r7, #0]
 800151e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001520:	4968      	ldr	r1, [pc, #416]	@ (80016c4 <calc_humidity+0x1b4>)
 8001522:	4618      	mov	r0, r3
 8001524:	f7fe ffd6 	bl	80004d4 <__aeabi_fdiv>
 8001528:	4603      	mov	r3, r0
 800152a:	61bb      	str	r3, [r7, #24]
    var1 = (float)((float)hum_adc) -
 800152c:	88fb      	ldrh	r3, [r7, #6]
 800152e:	4618      	mov	r0, r3
 8001530:	f7fe fec4 	bl	80002bc <__aeabi_ui2f>
 8001534:	4604      	mov	r4, r0
           (((float)dev->calib.par_h1 * 16.0f) + (((float)dev->calib.par_h3 / 2.0f) * temp_comp));
 8001536:	683b      	ldr	r3, [r7, #0]
 8001538:	8a1b      	ldrh	r3, [r3, #16]
 800153a:	4618      	mov	r0, r3
 800153c:	f7fe febe 	bl	80002bc <__aeabi_ui2f>
 8001540:	4603      	mov	r3, r0
 8001542:	f04f 4183 	mov.w	r1, #1098907648	@ 0x41800000
 8001546:	4618      	mov	r0, r3
 8001548:	f7fe ff10 	bl	800036c <__aeabi_fmul>
 800154c:	4603      	mov	r3, r0
 800154e:	461d      	mov	r5, r3
 8001550:	683b      	ldr	r3, [r7, #0]
 8001552:	f993 3014 	ldrsb.w	r3, [r3, #20]
 8001556:	4618      	mov	r0, r3
 8001558:	f7fe feb4 	bl	80002c4 <__aeabi_i2f>
 800155c:	4603      	mov	r3, r0
 800155e:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8001562:	4618      	mov	r0, r3
 8001564:	f7fe ffb6 	bl	80004d4 <__aeabi_fdiv>
 8001568:	4603      	mov	r3, r0
 800156a:	69b9      	ldr	r1, [r7, #24]
 800156c:	4618      	mov	r0, r3
 800156e:	f7fe fefd 	bl	800036c <__aeabi_fmul>
 8001572:	4603      	mov	r3, r0
 8001574:	4619      	mov	r1, r3
 8001576:	4628      	mov	r0, r5
 8001578:	f7fe fdf0 	bl	800015c <__addsf3>
 800157c:	4603      	mov	r3, r0
    var1 = (float)((float)hum_adc) -
 800157e:	4619      	mov	r1, r3
 8001580:	4620      	mov	r0, r4
 8001582:	f7fe fde9 	bl	8000158 <__aeabi_fsub>
 8001586:	4603      	mov	r3, r0
 8001588:	617b      	str	r3, [r7, #20]
    var2 = var1 *
           ((float)(((float)dev->calib.par_h2 / 262144.0f) *
 800158a:	683b      	ldr	r3, [r7, #0]
 800158c:	8a5b      	ldrh	r3, [r3, #18]
 800158e:	4618      	mov	r0, r3
 8001590:	f7fe fe94 	bl	80002bc <__aeabi_ui2f>
 8001594:	4603      	mov	r3, r0
 8001596:	f04f 4191 	mov.w	r1, #1216348160	@ 0x48800000
 800159a:	4618      	mov	r0, r3
 800159c:	f7fe ff9a 	bl	80004d4 <__aeabi_fdiv>
 80015a0:	4603      	mov	r3, r0
 80015a2:	461c      	mov	r4, r3
                    (1.0f + (((float)dev->calib.par_h4 / 16384.0f) * temp_comp) +
 80015a4:	683b      	ldr	r3, [r7, #0]
 80015a6:	f993 3015 	ldrsb.w	r3, [r3, #21]
 80015aa:	4618      	mov	r0, r3
 80015ac:	f7fe fe8a 	bl	80002c4 <__aeabi_i2f>
 80015b0:	4603      	mov	r3, r0
 80015b2:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 80015b6:	4618      	mov	r0, r3
 80015b8:	f7fe ff8c 	bl	80004d4 <__aeabi_fdiv>
 80015bc:	4603      	mov	r3, r0
 80015be:	69b9      	ldr	r1, [r7, #24]
 80015c0:	4618      	mov	r0, r3
 80015c2:	f7fe fed3 	bl	800036c <__aeabi_fmul>
 80015c6:	4603      	mov	r3, r0
 80015c8:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80015cc:	4618      	mov	r0, r3
 80015ce:	f7fe fdc5 	bl	800015c <__addsf3>
 80015d2:	4603      	mov	r3, r0
 80015d4:	461d      	mov	r5, r3
                     (((float)dev->calib.par_h5 / 1048576.0f) * temp_comp * temp_comp))));
 80015d6:	683b      	ldr	r3, [r7, #0]
 80015d8:	f993 3016 	ldrsb.w	r3, [r3, #22]
 80015dc:	4618      	mov	r0, r3
 80015de:	f7fe fe71 	bl	80002c4 <__aeabi_i2f>
 80015e2:	4603      	mov	r3, r0
 80015e4:	f04f 4193 	mov.w	r1, #1233125376	@ 0x49800000
 80015e8:	4618      	mov	r0, r3
 80015ea:	f7fe ff73 	bl	80004d4 <__aeabi_fdiv>
 80015ee:	4603      	mov	r3, r0
 80015f0:	69b9      	ldr	r1, [r7, #24]
 80015f2:	4618      	mov	r0, r3
 80015f4:	f7fe feba 	bl	800036c <__aeabi_fmul>
 80015f8:	4603      	mov	r3, r0
 80015fa:	69b9      	ldr	r1, [r7, #24]
 80015fc:	4618      	mov	r0, r3
 80015fe:	f7fe feb5 	bl	800036c <__aeabi_fmul>
 8001602:	4603      	mov	r3, r0
                    (1.0f + (((float)dev->calib.par_h4 / 16384.0f) * temp_comp) +
 8001604:	4619      	mov	r1, r3
 8001606:	4628      	mov	r0, r5
 8001608:	f7fe fda8 	bl	800015c <__addsf3>
 800160c:	4603      	mov	r3, r0
           ((float)(((float)dev->calib.par_h2 / 262144.0f) *
 800160e:	4619      	mov	r1, r3
 8001610:	4620      	mov	r0, r4
 8001612:	f7fe feab 	bl	800036c <__aeabi_fmul>
 8001616:	4603      	mov	r3, r0
    var2 = var1 *
 8001618:	4619      	mov	r1, r3
 800161a:	6978      	ldr	r0, [r7, #20]
 800161c:	f7fe fea6 	bl	800036c <__aeabi_fmul>
 8001620:	4603      	mov	r3, r0
 8001622:	613b      	str	r3, [r7, #16]
    var3 = (float)dev->calib.par_h6 / 16384.0f;
 8001624:	683b      	ldr	r3, [r7, #0]
 8001626:	7ddb      	ldrb	r3, [r3, #23]
 8001628:	4618      	mov	r0, r3
 800162a:	f7fe fe47 	bl	80002bc <__aeabi_ui2f>
 800162e:	4603      	mov	r3, r0
 8001630:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 8001634:	4618      	mov	r0, r3
 8001636:	f7fe ff4d 	bl	80004d4 <__aeabi_fdiv>
 800163a:	4603      	mov	r3, r0
 800163c:	60fb      	str	r3, [r7, #12]
    var4 = (float)dev->calib.par_h7 / 2097152.0f;
 800163e:	683b      	ldr	r3, [r7, #0]
 8001640:	f993 3018 	ldrsb.w	r3, [r3, #24]
 8001644:	4618      	mov	r0, r3
 8001646:	f7fe fe3d 	bl	80002c4 <__aeabi_i2f>
 800164a:	4603      	mov	r3, r0
 800164c:	f04f 4194 	mov.w	r1, #1241513984	@ 0x4a000000
 8001650:	4618      	mov	r0, r3
 8001652:	f7fe ff3f 	bl	80004d4 <__aeabi_fdiv>
 8001656:	4603      	mov	r3, r0
 8001658:	60bb      	str	r3, [r7, #8]
    calc_hum = var2 + ((var3 + (var4 * temp_comp)) * var2 * var2);
 800165a:	69b9      	ldr	r1, [r7, #24]
 800165c:	68b8      	ldr	r0, [r7, #8]
 800165e:	f7fe fe85 	bl	800036c <__aeabi_fmul>
 8001662:	4603      	mov	r3, r0
 8001664:	68f9      	ldr	r1, [r7, #12]
 8001666:	4618      	mov	r0, r3
 8001668:	f7fe fd78 	bl	800015c <__addsf3>
 800166c:	4603      	mov	r3, r0
 800166e:	6939      	ldr	r1, [r7, #16]
 8001670:	4618      	mov	r0, r3
 8001672:	f7fe fe7b 	bl	800036c <__aeabi_fmul>
 8001676:	4603      	mov	r3, r0
 8001678:	6939      	ldr	r1, [r7, #16]
 800167a:	4618      	mov	r0, r3
 800167c:	f7fe fe76 	bl	800036c <__aeabi_fmul>
 8001680:	4603      	mov	r3, r0
 8001682:	4619      	mov	r1, r3
 8001684:	6938      	ldr	r0, [r7, #16]
 8001686:	f7fe fd69 	bl	800015c <__addsf3>
 800168a:	4603      	mov	r3, r0
 800168c:	61fb      	str	r3, [r7, #28]
    if (calc_hum > 100.0f)
 800168e:	490e      	ldr	r1, [pc, #56]	@ (80016c8 <calc_humidity+0x1b8>)
 8001690:	69f8      	ldr	r0, [r7, #28]
 8001692:	f7ff f827 	bl	80006e4 <__aeabi_fcmpgt>
 8001696:	4603      	mov	r3, r0
 8001698:	2b00      	cmp	r3, #0
 800169a:	d002      	beq.n	80016a2 <calc_humidity+0x192>
    {
        calc_hum = 100.0f;
 800169c:	4b0a      	ldr	r3, [pc, #40]	@ (80016c8 <calc_humidity+0x1b8>)
 800169e:	61fb      	str	r3, [r7, #28]
 80016a0:	e00a      	b.n	80016b8 <calc_humidity+0x1a8>
    }
    else if (calc_hum < 0.0f)
 80016a2:	f04f 0100 	mov.w	r1, #0
 80016a6:	69f8      	ldr	r0, [r7, #28]
 80016a8:	f7fe fffe 	bl	80006a8 <__aeabi_fcmplt>
 80016ac:	4603      	mov	r3, r0
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d002      	beq.n	80016b8 <calc_humidity+0x1a8>
    {
        calc_hum = 0.0f;
 80016b2:	f04f 0300 	mov.w	r3, #0
 80016b6:	61fb      	str	r3, [r7, #28]
    }

    return calc_hum;
 80016b8:	69fb      	ldr	r3, [r7, #28]
}
 80016ba:	4618      	mov	r0, r3
 80016bc:	3720      	adds	r7, #32
 80016be:	46bd      	mov	sp, r7
 80016c0:	bdb0      	pop	{r4, r5, r7, pc}
 80016c2:	bf00      	nop
 80016c4:	45a00000 	.word	0x45a00000
 80016c8:	42c80000 	.word	0x42c80000

080016cc <calc_gas_resistance_low>:

/* This internal API is used to calculate the gas resistance low value in float */
static float calc_gas_resistance_low(uint16_t gas_res_adc, uint8_t gas_range, const struct bme68x_dev *dev)
{
 80016cc:	b5b0      	push	{r4, r5, r7, lr}
 80016ce:	b0a8      	sub	sp, #160	@ 0xa0
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	4603      	mov	r3, r0
 80016d4:	603a      	str	r2, [r7, #0]
 80016d6:	80fb      	strh	r3, [r7, #6]
 80016d8:	460b      	mov	r3, r1
 80016da:	717b      	strb	r3, [r7, #5]
    float calc_gas_res;
    float var1;
    float var2;
    float var3;
    float gas_res_f = gas_res_adc;
 80016dc:	88fb      	ldrh	r3, [r7, #6]
 80016de:	4618      	mov	r0, r3
 80016e0:	f7fe fdec 	bl	80002bc <__aeabi_ui2f>
 80016e4:	4603      	mov	r3, r0
 80016e6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    float gas_range_f = (1U << gas_range); /*lint !e790 / Suspicious truncation, integral to float */
 80016ea:	797b      	ldrb	r3, [r7, #5]
 80016ec:	2201      	movs	r2, #1
 80016ee:	fa02 f303 	lsl.w	r3, r2, r3
 80016f2:	4618      	mov	r0, r3
 80016f4:	f7fe fde2 	bl	80002bc <__aeabi_ui2f>
 80016f8:	4603      	mov	r3, r0
 80016fa:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    const float lookup_k1_range[16] = {
 80016fe:	4b47      	ldr	r3, [pc, #284]	@ (800181c <calc_gas_resistance_low+0x150>)
 8001700:	f107 0448 	add.w	r4, r7, #72	@ 0x48
 8001704:	461d      	mov	r5, r3
 8001706:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001708:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800170a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800170c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800170e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001710:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001712:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001716:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        0.0f, 0.0f, 0.0f, 0.0f, 0.0f, -1.0f, 0.0f, -0.8f, 0.0f, 0.0f, -0.2f, -0.5f, 0.0f, -1.0f, 0.0f, 0.0f
    };
    const float lookup_k2_range[16] = {
 800171a:	4b41      	ldr	r3, [pc, #260]	@ (8001820 <calc_gas_resistance_low+0x154>)
 800171c:	f107 0408 	add.w	r4, r7, #8
 8001720:	461d      	mov	r5, r3
 8001722:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001724:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001726:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001728:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800172a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800172c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800172e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001732:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        0.0f, 0.0f, 0.0f, 0.0f, 0.1f, 0.7f, 0.0f, -0.8f, -0.1f, 0.0f, 0.0f, 0.0f, 0.0f, 0.0f, 0.0f, 0.0f
    };

    var1 = (1340.0f + (5.0f * dev->calib.range_sw_err));
 8001736:	683b      	ldr	r3, [r7, #0]
 8001738:	f993 303e 	ldrsb.w	r3, [r3, #62]	@ 0x3e
 800173c:	4618      	mov	r0, r3
 800173e:	f7fe fdc1 	bl	80002c4 <__aeabi_i2f>
 8001742:	4603      	mov	r3, r0
 8001744:	4937      	ldr	r1, [pc, #220]	@ (8001824 <calc_gas_resistance_low+0x158>)
 8001746:	4618      	mov	r0, r3
 8001748:	f7fe fe10 	bl	800036c <__aeabi_fmul>
 800174c:	4603      	mov	r3, r0
 800174e:	4936      	ldr	r1, [pc, #216]	@ (8001828 <calc_gas_resistance_low+0x15c>)
 8001750:	4618      	mov	r0, r3
 8001752:	f7fe fd03 	bl	800015c <__addsf3>
 8001756:	4603      	mov	r3, r0
 8001758:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    var2 = (var1) * (1.0f + lookup_k1_range[gas_range] / 100.0f);
 800175c:	797b      	ldrb	r3, [r7, #5]
 800175e:	009b      	lsls	r3, r3, #2
 8001760:	33a0      	adds	r3, #160	@ 0xa0
 8001762:	443b      	add	r3, r7
 8001764:	f853 3c58 	ldr.w	r3, [r3, #-88]
 8001768:	4930      	ldr	r1, [pc, #192]	@ (800182c <calc_gas_resistance_low+0x160>)
 800176a:	4618      	mov	r0, r3
 800176c:	f7fe feb2 	bl	80004d4 <__aeabi_fdiv>
 8001770:	4603      	mov	r3, r0
 8001772:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001776:	4618      	mov	r0, r3
 8001778:	f7fe fcf0 	bl	800015c <__addsf3>
 800177c:	4603      	mov	r3, r0
 800177e:	4619      	mov	r1, r3
 8001780:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 8001784:	f7fe fdf2 	bl	800036c <__aeabi_fmul>
 8001788:	4603      	mov	r3, r0
 800178a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    var3 = 1.0f + (lookup_k2_range[gas_range] / 100.0f);
 800178e:	797b      	ldrb	r3, [r7, #5]
 8001790:	009b      	lsls	r3, r3, #2
 8001792:	33a0      	adds	r3, #160	@ 0xa0
 8001794:	443b      	add	r3, r7
 8001796:	f853 3c98 	ldr.w	r3, [r3, #-152]
 800179a:	4924      	ldr	r1, [pc, #144]	@ (800182c <calc_gas_resistance_low+0x160>)
 800179c:	4618      	mov	r0, r3
 800179e:	f7fe fe99 	bl	80004d4 <__aeabi_fdiv>
 80017a2:	4603      	mov	r3, r0
 80017a4:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80017a8:	4618      	mov	r0, r3
 80017aa:	f7fe fcd7 	bl	800015c <__addsf3>
 80017ae:	4603      	mov	r3, r0
 80017b0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    calc_gas_res = 1.0f / (float)(var3 * (0.000000125f) * gas_range_f * (((gas_res_f - 512.0f) / var2) + 1.0f));
 80017b4:	491e      	ldr	r1, [pc, #120]	@ (8001830 <calc_gas_resistance_low+0x164>)
 80017b6:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 80017ba:	f7fe fdd7 	bl	800036c <__aeabi_fmul>
 80017be:	4603      	mov	r3, r0
 80017c0:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 80017c4:	4618      	mov	r0, r3
 80017c6:	f7fe fdd1 	bl	800036c <__aeabi_fmul>
 80017ca:	4603      	mov	r3, r0
 80017cc:	461c      	mov	r4, r3
 80017ce:	f04f 4188 	mov.w	r1, #1140850688	@ 0x44000000
 80017d2:	f8d7 009c 	ldr.w	r0, [r7, #156]	@ 0x9c
 80017d6:	f7fe fcbf 	bl	8000158 <__aeabi_fsub>
 80017da:	4603      	mov	r3, r0
 80017dc:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80017e0:	4618      	mov	r0, r3
 80017e2:	f7fe fe77 	bl	80004d4 <__aeabi_fdiv>
 80017e6:	4603      	mov	r3, r0
 80017e8:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80017ec:	4618      	mov	r0, r3
 80017ee:	f7fe fcb5 	bl	800015c <__addsf3>
 80017f2:	4603      	mov	r3, r0
 80017f4:	4619      	mov	r1, r3
 80017f6:	4620      	mov	r0, r4
 80017f8:	f7fe fdb8 	bl	800036c <__aeabi_fmul>
 80017fc:	4603      	mov	r3, r0
 80017fe:	4619      	mov	r1, r3
 8001800:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8001804:	f7fe fe66 	bl	80004d4 <__aeabi_fdiv>
 8001808:	4603      	mov	r3, r0
 800180a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

    return calc_gas_res;
 800180e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
}
 8001812:	4618      	mov	r0, r3
 8001814:	37a0      	adds	r7, #160	@ 0xa0
 8001816:	46bd      	mov	sp, r7
 8001818:	bdb0      	pop	{r4, r5, r7, pc}
 800181a:	bf00      	nop
 800181c:	08008c80 	.word	0x08008c80
 8001820:	08008cc0 	.word	0x08008cc0
 8001824:	40a00000 	.word	0x40a00000
 8001828:	44a78000 	.word	0x44a78000
 800182c:	42c80000 	.word	0x42c80000
 8001830:	340637bd 	.word	0x340637bd

08001834 <calc_gas_resistance_high>:

/* This internal API is used to calculate the gas resistance value in float */
static float calc_gas_resistance_high(uint16_t gas_res_adc, uint8_t gas_range)
{
 8001834:	b590      	push	{r4, r7, lr}
 8001836:	b087      	sub	sp, #28
 8001838:	af00      	add	r7, sp, #0
 800183a:	4603      	mov	r3, r0
 800183c:	460a      	mov	r2, r1
 800183e:	80fb      	strh	r3, [r7, #6]
 8001840:	4613      	mov	r3, r2
 8001842:	717b      	strb	r3, [r7, #5]
    float calc_gas_res;
    uint32_t var1 = UINT32_C(262144) >> gas_range;
 8001844:	797b      	ldrb	r3, [r7, #5]
 8001846:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800184a:	fa22 f303 	lsr.w	r3, r2, r3
 800184e:	617b      	str	r3, [r7, #20]
    int32_t var2 = (int32_t)gas_res_adc - INT32_C(512);
 8001850:	88fb      	ldrh	r3, [r7, #6]
 8001852:	f5a3 7300 	sub.w	r3, r3, #512	@ 0x200
 8001856:	613b      	str	r3, [r7, #16]

    var2 *= INT32_C(3);
 8001858:	693a      	ldr	r2, [r7, #16]
 800185a:	4613      	mov	r3, r2
 800185c:	005b      	lsls	r3, r3, #1
 800185e:	4413      	add	r3, r2
 8001860:	613b      	str	r3, [r7, #16]
    var2 = INT32_C(4096) + var2;
 8001862:	693b      	ldr	r3, [r7, #16]
 8001864:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001868:	613b      	str	r3, [r7, #16]

    calc_gas_res = 1000000.0f * (float)var1 / (float)var2;
 800186a:	6978      	ldr	r0, [r7, #20]
 800186c:	f7fe fd26 	bl	80002bc <__aeabi_ui2f>
 8001870:	4603      	mov	r3, r0
 8001872:	490a      	ldr	r1, [pc, #40]	@ (800189c <calc_gas_resistance_high+0x68>)
 8001874:	4618      	mov	r0, r3
 8001876:	f7fe fd79 	bl	800036c <__aeabi_fmul>
 800187a:	4603      	mov	r3, r0
 800187c:	461c      	mov	r4, r3
 800187e:	6938      	ldr	r0, [r7, #16]
 8001880:	f7fe fd20 	bl	80002c4 <__aeabi_i2f>
 8001884:	4603      	mov	r3, r0
 8001886:	4619      	mov	r1, r3
 8001888:	4620      	mov	r0, r4
 800188a:	f7fe fe23 	bl	80004d4 <__aeabi_fdiv>
 800188e:	4603      	mov	r3, r0
 8001890:	60fb      	str	r3, [r7, #12]

    return calc_gas_res;
 8001892:	68fb      	ldr	r3, [r7, #12]
}
 8001894:	4618      	mov	r0, r3
 8001896:	371c      	adds	r7, #28
 8001898:	46bd      	mov	sp, r7
 800189a:	bd90      	pop	{r4, r7, pc}
 800189c:	49742400 	.word	0x49742400

080018a0 <calc_res_heat>:

/* This internal API is used to calculate the heater resistance value using float */
static uint8_t calc_res_heat(uint16_t temp, const struct bme68x_dev *dev)
{
 80018a0:	b590      	push	{r4, r7, lr}
 80018a2:	b089      	sub	sp, #36	@ 0x24
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	4603      	mov	r3, r0
 80018a8:	6039      	str	r1, [r7, #0]
 80018aa:	80fb      	strh	r3, [r7, #6]
    float var3;
    float var4;
    float var5;
    uint8_t res_heat;

    if (temp > 400) /* Cap temperature */
 80018ac:	88fb      	ldrh	r3, [r7, #6]
 80018ae:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 80018b2:	d902      	bls.n	80018ba <calc_res_heat+0x1a>
    {
        temp = 400;
 80018b4:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 80018b8:	80fb      	strh	r3, [r7, #6]
    }

    var1 = (((float)dev->calib.par_gh1 / (16.0f)) + 49.0f);
 80018ba:	683b      	ldr	r3, [r7, #0]
 80018bc:	f993 3019 	ldrsb.w	r3, [r3, #25]
 80018c0:	4618      	mov	r0, r3
 80018c2:	f7fe fcff 	bl	80002c4 <__aeabi_i2f>
 80018c6:	4603      	mov	r3, r0
 80018c8:	f04f 4183 	mov.w	r1, #1098907648	@ 0x41800000
 80018cc:	4618      	mov	r0, r3
 80018ce:	f7fe fe01 	bl	80004d4 <__aeabi_fdiv>
 80018d2:	4603      	mov	r3, r0
 80018d4:	494e      	ldr	r1, [pc, #312]	@ (8001a10 <calc_res_heat+0x170>)
 80018d6:	4618      	mov	r0, r3
 80018d8:	f7fe fc40 	bl	800015c <__addsf3>
 80018dc:	4603      	mov	r3, r0
 80018de:	61fb      	str	r3, [r7, #28]
    var2 = ((((float)dev->calib.par_gh2 / (32768.0f)) * (0.0005f)) + 0.00235f);
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 80018e6:	4618      	mov	r0, r3
 80018e8:	f7fe fcec 	bl	80002c4 <__aeabi_i2f>
 80018ec:	4603      	mov	r3, r0
 80018ee:	f04f 418e 	mov.w	r1, #1191182336	@ 0x47000000
 80018f2:	4618      	mov	r0, r3
 80018f4:	f7fe fdee 	bl	80004d4 <__aeabi_fdiv>
 80018f8:	4603      	mov	r3, r0
 80018fa:	4946      	ldr	r1, [pc, #280]	@ (8001a14 <calc_res_heat+0x174>)
 80018fc:	4618      	mov	r0, r3
 80018fe:	f7fe fd35 	bl	800036c <__aeabi_fmul>
 8001902:	4603      	mov	r3, r0
 8001904:	4944      	ldr	r1, [pc, #272]	@ (8001a18 <calc_res_heat+0x178>)
 8001906:	4618      	mov	r0, r3
 8001908:	f7fe fc28 	bl	800015c <__addsf3>
 800190c:	4603      	mov	r3, r0
 800190e:	61bb      	str	r3, [r7, #24]
    var3 = ((float)dev->calib.par_gh3 / (1024.0f));
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	f993 301c 	ldrsb.w	r3, [r3, #28]
 8001916:	4618      	mov	r0, r3
 8001918:	f7fe fcd4 	bl	80002c4 <__aeabi_i2f>
 800191c:	4603      	mov	r3, r0
 800191e:	f04f 4189 	mov.w	r1, #1149239296	@ 0x44800000
 8001922:	4618      	mov	r0, r3
 8001924:	f7fe fdd6 	bl	80004d4 <__aeabi_fdiv>
 8001928:	4603      	mov	r3, r0
 800192a:	617b      	str	r3, [r7, #20]
    var4 = (var1 * (1.0f + (var2 * (float)temp)));
 800192c:	88fb      	ldrh	r3, [r7, #6]
 800192e:	4618      	mov	r0, r3
 8001930:	f7fe fcc4 	bl	80002bc <__aeabi_ui2f>
 8001934:	4603      	mov	r3, r0
 8001936:	69b9      	ldr	r1, [r7, #24]
 8001938:	4618      	mov	r0, r3
 800193a:	f7fe fd17 	bl	800036c <__aeabi_fmul>
 800193e:	4603      	mov	r3, r0
 8001940:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001944:	4618      	mov	r0, r3
 8001946:	f7fe fc09 	bl	800015c <__addsf3>
 800194a:	4603      	mov	r3, r0
 800194c:	4619      	mov	r1, r3
 800194e:	69f8      	ldr	r0, [r7, #28]
 8001950:	f7fe fd0c 	bl	800036c <__aeabi_fmul>
 8001954:	4603      	mov	r3, r0
 8001956:	613b      	str	r3, [r7, #16]
    var5 = (var4 + (var3 * (float)dev->amb_temp));
 8001958:	683b      	ldr	r3, [r7, #0]
 800195a:	f993 300e 	ldrsb.w	r3, [r3, #14]
 800195e:	4618      	mov	r0, r3
 8001960:	f7fe fcb0 	bl	80002c4 <__aeabi_i2f>
 8001964:	4603      	mov	r3, r0
 8001966:	6979      	ldr	r1, [r7, #20]
 8001968:	4618      	mov	r0, r3
 800196a:	f7fe fcff 	bl	800036c <__aeabi_fmul>
 800196e:	4603      	mov	r3, r0
 8001970:	4619      	mov	r1, r3
 8001972:	6938      	ldr	r0, [r7, #16]
 8001974:	f7fe fbf2 	bl	800015c <__addsf3>
 8001978:	4603      	mov	r3, r0
 800197a:	60fb      	str	r3, [r7, #12]
    res_heat =
        (uint8_t)(3.4f *
                  ((var5 * (4 / (4 + (float)dev->calib.res_heat_range)) *
 800197c:	683b      	ldr	r3, [r7, #0]
 800197e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001982:	4618      	mov	r0, r3
 8001984:	f7fe fc9a 	bl	80002bc <__aeabi_ui2f>
 8001988:	4603      	mov	r3, r0
 800198a:	f04f 4181 	mov.w	r1, #1082130432	@ 0x40800000
 800198e:	4618      	mov	r0, r3
 8001990:	f7fe fbe4 	bl	800015c <__addsf3>
 8001994:	4603      	mov	r3, r0
 8001996:	4619      	mov	r1, r3
 8001998:	f04f 4081 	mov.w	r0, #1082130432	@ 0x40800000
 800199c:	f7fe fd9a 	bl	80004d4 <__aeabi_fdiv>
 80019a0:	4603      	mov	r3, r0
 80019a2:	68f9      	ldr	r1, [r7, #12]
 80019a4:	4618      	mov	r0, r3
 80019a6:	f7fe fce1 	bl	800036c <__aeabi_fmul>
 80019aa:	4603      	mov	r3, r0
 80019ac:	461c      	mov	r4, r3
                    (1 / (1 + ((float)dev->calib.res_heat_val * 0.002f)))) -
 80019ae:	683b      	ldr	r3, [r7, #0]
 80019b0:	f993 303d 	ldrsb.w	r3, [r3, #61]	@ 0x3d
 80019b4:	4618      	mov	r0, r3
 80019b6:	f7fe fc85 	bl	80002c4 <__aeabi_i2f>
 80019ba:	4603      	mov	r3, r0
 80019bc:	4917      	ldr	r1, [pc, #92]	@ (8001a1c <calc_res_heat+0x17c>)
 80019be:	4618      	mov	r0, r3
 80019c0:	f7fe fcd4 	bl	800036c <__aeabi_fmul>
 80019c4:	4603      	mov	r3, r0
 80019c6:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80019ca:	4618      	mov	r0, r3
 80019cc:	f7fe fbc6 	bl	800015c <__addsf3>
 80019d0:	4603      	mov	r3, r0
 80019d2:	4619      	mov	r1, r3
 80019d4:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 80019d8:	f7fe fd7c 	bl	80004d4 <__aeabi_fdiv>
 80019dc:	4603      	mov	r3, r0
                  ((var5 * (4 / (4 + (float)dev->calib.res_heat_range)) *
 80019de:	4619      	mov	r1, r3
 80019e0:	4620      	mov	r0, r4
 80019e2:	f7fe fcc3 	bl	800036c <__aeabi_fmul>
 80019e6:	4603      	mov	r3, r0
                    (1 / (1 + ((float)dev->calib.res_heat_val * 0.002f)))) -
 80019e8:	490d      	ldr	r1, [pc, #52]	@ (8001a20 <calc_res_heat+0x180>)
 80019ea:	4618      	mov	r0, r3
 80019ec:	f7fe fbb4 	bl	8000158 <__aeabi_fsub>
 80019f0:	4603      	mov	r3, r0
        (uint8_t)(3.4f *
 80019f2:	490c      	ldr	r1, [pc, #48]	@ (8001a24 <calc_res_heat+0x184>)
 80019f4:	4618      	mov	r0, r3
 80019f6:	f7fe fcb9 	bl	800036c <__aeabi_fmul>
 80019fa:	4603      	mov	r3, r0
    res_heat =
 80019fc:	4618      	mov	r0, r3
 80019fe:	f7fe fea1 	bl	8000744 <__aeabi_f2uiz>
 8001a02:	4603      	mov	r3, r0
 8001a04:	72fb      	strb	r3, [r7, #11]
                   25));

    return res_heat;
 8001a06:	7afb      	ldrb	r3, [r7, #11]
}
 8001a08:	4618      	mov	r0, r3
 8001a0a:	3724      	adds	r7, #36	@ 0x24
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	bd90      	pop	{r4, r7, pc}
 8001a10:	42440000 	.word	0x42440000
 8001a14:	3a03126f 	.word	0x3a03126f
 8001a18:	3b1a0275 	.word	0x3b1a0275
 8001a1c:	3b03126f 	.word	0x3b03126f
 8001a20:	41c80000 	.word	0x41c80000
 8001a24:	4059999a 	.word	0x4059999a

08001a28 <calc_gas_wait>:

#endif

/* This internal API is used to calculate the gas wait */
static uint8_t calc_gas_wait(uint16_t dur)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	b085      	sub	sp, #20
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	4603      	mov	r3, r0
 8001a30:	80fb      	strh	r3, [r7, #6]
    uint8_t factor = 0;
 8001a32:	2300      	movs	r3, #0
 8001a34:	73fb      	strb	r3, [r7, #15]
    uint8_t durval;

    if (dur >= 0xfc0)
 8001a36:	88fb      	ldrh	r3, [r7, #6]
 8001a38:	f5b3 6f7c 	cmp.w	r3, #4032	@ 0xfc0
 8001a3c:	d308      	bcc.n	8001a50 <calc_gas_wait+0x28>
    {
        durval = 0xff; /* Max duration*/
 8001a3e:	23ff      	movs	r3, #255	@ 0xff
 8001a40:	73bb      	strb	r3, [r7, #14]
 8001a42:	e00f      	b.n	8001a64 <calc_gas_wait+0x3c>
    }
    else
    {
        while (dur > 0x3F)
        {
            dur = dur / 4;
 8001a44:	88fb      	ldrh	r3, [r7, #6]
 8001a46:	089b      	lsrs	r3, r3, #2
 8001a48:	80fb      	strh	r3, [r7, #6]
            factor += 1;
 8001a4a:	7bfb      	ldrb	r3, [r7, #15]
 8001a4c:	3301      	adds	r3, #1
 8001a4e:	73fb      	strb	r3, [r7, #15]
        while (dur > 0x3F)
 8001a50:	88fb      	ldrh	r3, [r7, #6]
 8001a52:	2b3f      	cmp	r3, #63	@ 0x3f
 8001a54:	d8f6      	bhi.n	8001a44 <calc_gas_wait+0x1c>
        }

        durval = (uint8_t)(dur + (factor * 64));
 8001a56:	88fb      	ldrh	r3, [r7, #6]
 8001a58:	b2da      	uxtb	r2, r3
 8001a5a:	7bfb      	ldrb	r3, [r7, #15]
 8001a5c:	019b      	lsls	r3, r3, #6
 8001a5e:	b2db      	uxtb	r3, r3
 8001a60:	4413      	add	r3, r2
 8001a62:	73bb      	strb	r3, [r7, #14]
    }

    return durval;
 8001a64:	7bbb      	ldrb	r3, [r7, #14]
}
 8001a66:	4618      	mov	r0, r3
 8001a68:	3714      	adds	r7, #20
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bc80      	pop	{r7}
 8001a6e:	4770      	bx	lr

08001a70 <read_field_data>:

/* This internal API is used to read a single data of the sensor */
static int8_t read_field_data(uint8_t index, struct bme68x_data *data, struct bme68x_dev *dev)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b08e      	sub	sp, #56	@ 0x38
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	4603      	mov	r3, r0
 8001a78:	60b9      	str	r1, [r7, #8]
 8001a7a:	607a      	str	r2, [r7, #4]
 8001a7c:	73fb      	strb	r3, [r7, #15]
    int8_t rslt = BME68X_OK;
 8001a7e:	2300      	movs	r3, #0
 8001a80:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    uint8_t buff[BME68X_LEN_FIELD] = { 0 };
 8001a84:	f107 0310 	add.w	r3, r7, #16
 8001a88:	2200      	movs	r2, #0
 8001a8a:	601a      	str	r2, [r3, #0]
 8001a8c:	605a      	str	r2, [r3, #4]
 8001a8e:	609a      	str	r2, [r3, #8]
 8001a90:	60da      	str	r2, [r3, #12]
 8001a92:	741a      	strb	r2, [r3, #16]
    uint8_t gas_range_l, gas_range_h;
    uint32_t adc_temp;
    uint32_t adc_pres;
    uint16_t adc_hum;
    uint16_t adc_gas_res_low, adc_gas_res_high;
    uint8_t tries = 5;
 8001a94:	2305      	movs	r3, #5
 8001a96:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    while ((tries) && (rslt == BME68X_OK))
 8001a9a:	e113      	b.n	8001cc4 <read_field_data+0x254>
    {
        rslt = bme68x_get_regs(((uint8_t)(BME68X_REG_FIELD0 + (index * BME68X_LEN_FIELD_OFFSET))),
 8001a9c:	7bfb      	ldrb	r3, [r7, #15]
 8001a9e:	461a      	mov	r2, r3
 8001aa0:	0112      	lsls	r2, r2, #4
 8001aa2:	4413      	add	r3, r2
 8001aa4:	b2db      	uxtb	r3, r3
 8001aa6:	331d      	adds	r3, #29
 8001aa8:	b2d8      	uxtb	r0, r3
 8001aaa:	f107 0110 	add.w	r1, r7, #16
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	2211      	movs	r2, #17
 8001ab2:	f7fe ff24 	bl	80008fe <bme68x_get_regs>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                               buff,
                               (uint16_t)BME68X_LEN_FIELD,
                               dev);
        if (!data)
 8001abc:	68bb      	ldr	r3, [r7, #8]
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d103      	bne.n	8001aca <read_field_data+0x5a>
        {
            rslt = BME68X_E_NULL_PTR;
 8001ac2:	23ff      	movs	r3, #255	@ 0xff
 8001ac4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            break;
 8001ac8:	e105      	b.n	8001cd6 <read_field_data+0x266>
        }

        data->status = buff[0] & BME68X_NEW_DATA_MSK;
 8001aca:	7c3b      	ldrb	r3, [r7, #16]
 8001acc:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8001ad0:	b2da      	uxtb	r2, r3
 8001ad2:	68bb      	ldr	r3, [r7, #8]
 8001ad4:	701a      	strb	r2, [r3, #0]
        data->gas_index = buff[0] & BME68X_GAS_INDEX_MSK;
 8001ad6:	7c3b      	ldrb	r3, [r7, #16]
 8001ad8:	f003 030f 	and.w	r3, r3, #15
 8001adc:	b2da      	uxtb	r2, r3
 8001ade:	68bb      	ldr	r3, [r7, #8]
 8001ae0:	705a      	strb	r2, [r3, #1]
        data->meas_index = buff[1];
 8001ae2:	7c7a      	ldrb	r2, [r7, #17]
 8001ae4:	68bb      	ldr	r3, [r7, #8]
 8001ae6:	709a      	strb	r2, [r3, #2]

        /* read the raw data from the sensor */
        adc_pres = (uint32_t)(((uint32_t)buff[2] * 4096) | ((uint32_t)buff[3] * 16) | ((uint32_t)buff[4] / 16));
 8001ae8:	7cbb      	ldrb	r3, [r7, #18]
 8001aea:	031a      	lsls	r2, r3, #12
 8001aec:	7cfb      	ldrb	r3, [r7, #19]
 8001aee:	011b      	lsls	r3, r3, #4
 8001af0:	4313      	orrs	r3, r2
 8001af2:	7d3a      	ldrb	r2, [r7, #20]
 8001af4:	0912      	lsrs	r2, r2, #4
 8001af6:	b2d2      	uxtb	r2, r2
 8001af8:	4313      	orrs	r3, r2
 8001afa:	633b      	str	r3, [r7, #48]	@ 0x30
        adc_temp = (uint32_t)(((uint32_t)buff[5] * 4096) | ((uint32_t)buff[6] * 16) | ((uint32_t)buff[7] / 16));
 8001afc:	7d7b      	ldrb	r3, [r7, #21]
 8001afe:	031a      	lsls	r2, r3, #12
 8001b00:	7dbb      	ldrb	r3, [r7, #22]
 8001b02:	011b      	lsls	r3, r3, #4
 8001b04:	4313      	orrs	r3, r2
 8001b06:	7dfa      	ldrb	r2, [r7, #23]
 8001b08:	0912      	lsrs	r2, r2, #4
 8001b0a:	b2d2      	uxtb	r2, r2
 8001b0c:	4313      	orrs	r3, r2
 8001b0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        adc_hum = (uint16_t)(((uint32_t)buff[8] * 256) | (uint32_t)buff[9]);
 8001b10:	7e3b      	ldrb	r3, [r7, #24]
 8001b12:	021b      	lsls	r3, r3, #8
 8001b14:	b29b      	uxth	r3, r3
 8001b16:	7e7a      	ldrb	r2, [r7, #25]
 8001b18:	4313      	orrs	r3, r2
 8001b1a:	857b      	strh	r3, [r7, #42]	@ 0x2a
        adc_gas_res_low = (uint16_t)((uint32_t)buff[13] * 4 | (((uint32_t)buff[14]) / 64));
 8001b1c:	7f7b      	ldrb	r3, [r7, #29]
 8001b1e:	009b      	lsls	r3, r3, #2
 8001b20:	b29b      	uxth	r3, r3
 8001b22:	7fba      	ldrb	r2, [r7, #30]
 8001b24:	0992      	lsrs	r2, r2, #6
 8001b26:	b2d2      	uxtb	r2, r2
 8001b28:	4313      	orrs	r3, r2
 8001b2a:	853b      	strh	r3, [r7, #40]	@ 0x28
        adc_gas_res_high = (uint16_t)((uint32_t)buff[15] * 4 | (((uint32_t)buff[16]) / 64));
 8001b2c:	7ffb      	ldrb	r3, [r7, #31]
 8001b2e:	009b      	lsls	r3, r3, #2
 8001b30:	b29b      	uxth	r3, r3
 8001b32:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001b36:	0992      	lsrs	r2, r2, #6
 8001b38:	b2d2      	uxtb	r2, r2
 8001b3a:	4313      	orrs	r3, r2
 8001b3c:	84fb      	strh	r3, [r7, #38]	@ 0x26
        gas_range_l = buff[14] & BME68X_GAS_RANGE_MSK;
 8001b3e:	7fbb      	ldrb	r3, [r7, #30]
 8001b40:	f003 030f 	and.w	r3, r3, #15
 8001b44:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        gas_range_h = buff[16] & BME68X_GAS_RANGE_MSK;
 8001b48:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001b4c:	f003 030f 	and.w	r3, r3, #15
 8001b50:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
        if (dev->variant_id == BME68X_VARIANT_GAS_HIGH)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	689b      	ldr	r3, [r3, #8]
 8001b58:	2b01      	cmp	r3, #1
 8001b5a:	d11c      	bne.n	8001b96 <read_field_data+0x126>
        {
            data->status |= buff[16] & BME68X_GASM_VALID_MSK;
 8001b5c:	68bb      	ldr	r3, [r7, #8]
 8001b5e:	781b      	ldrb	r3, [r3, #0]
 8001b60:	b25a      	sxtb	r2, r3
 8001b62:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001b66:	b25b      	sxtb	r3, r3
 8001b68:	f003 0320 	and.w	r3, r3, #32
 8001b6c:	b25b      	sxtb	r3, r3
 8001b6e:	4313      	orrs	r3, r2
 8001b70:	b25b      	sxtb	r3, r3
 8001b72:	b2da      	uxtb	r2, r3
 8001b74:	68bb      	ldr	r3, [r7, #8]
 8001b76:	701a      	strb	r2, [r3, #0]
            data->status |= buff[16] & BME68X_HEAT_STAB_MSK;
 8001b78:	68bb      	ldr	r3, [r7, #8]
 8001b7a:	781b      	ldrb	r3, [r3, #0]
 8001b7c:	b25a      	sxtb	r2, r3
 8001b7e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001b82:	b25b      	sxtb	r3, r3
 8001b84:	f003 0310 	and.w	r3, r3, #16
 8001b88:	b25b      	sxtb	r3, r3
 8001b8a:	4313      	orrs	r3, r2
 8001b8c:	b25b      	sxtb	r3, r3
 8001b8e:	b2da      	uxtb	r2, r3
 8001b90:	68bb      	ldr	r3, [r7, #8]
 8001b92:	701a      	strb	r2, [r3, #0]
 8001b94:	e019      	b.n	8001bca <read_field_data+0x15a>
        }
        else
        {
            data->status |= buff[14] & BME68X_GASM_VALID_MSK;
 8001b96:	68bb      	ldr	r3, [r7, #8]
 8001b98:	781b      	ldrb	r3, [r3, #0]
 8001b9a:	b25a      	sxtb	r2, r3
 8001b9c:	7fbb      	ldrb	r3, [r7, #30]
 8001b9e:	b25b      	sxtb	r3, r3
 8001ba0:	f003 0320 	and.w	r3, r3, #32
 8001ba4:	b25b      	sxtb	r3, r3
 8001ba6:	4313      	orrs	r3, r2
 8001ba8:	b25b      	sxtb	r3, r3
 8001baa:	b2da      	uxtb	r2, r3
 8001bac:	68bb      	ldr	r3, [r7, #8]
 8001bae:	701a      	strb	r2, [r3, #0]
            data->status |= buff[14] & BME68X_HEAT_STAB_MSK;
 8001bb0:	68bb      	ldr	r3, [r7, #8]
 8001bb2:	781b      	ldrb	r3, [r3, #0]
 8001bb4:	b25a      	sxtb	r2, r3
 8001bb6:	7fbb      	ldrb	r3, [r7, #30]
 8001bb8:	b25b      	sxtb	r3, r3
 8001bba:	f003 0310 	and.w	r3, r3, #16
 8001bbe:	b25b      	sxtb	r3, r3
 8001bc0:	4313      	orrs	r3, r2
 8001bc2:	b25b      	sxtb	r3, r3
 8001bc4:	b2da      	uxtb	r2, r3
 8001bc6:	68bb      	ldr	r3, [r7, #8]
 8001bc8:	701a      	strb	r2, [r3, #0]
        }

        if ((data->status & BME68X_NEW_DATA_MSK) && (rslt == BME68X_OK))
 8001bca:	68bb      	ldr	r3, [r7, #8]
 8001bcc:	781b      	ldrb	r3, [r3, #0]
 8001bce:	b25b      	sxtb	r3, r3
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	da66      	bge.n	8001ca2 <read_field_data+0x232>
 8001bd4:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d162      	bne.n	8001ca2 <read_field_data+0x232>
        {
            rslt = bme68x_get_regs(BME68X_REG_RES_HEAT0 + data->gas_index, &data->res_heat, 1, dev);
 8001bdc:	68bb      	ldr	r3, [r7, #8]
 8001bde:	785b      	ldrb	r3, [r3, #1]
 8001be0:	335a      	adds	r3, #90	@ 0x5a
 8001be2:	b2d8      	uxtb	r0, r3
 8001be4:	68bb      	ldr	r3, [r7, #8]
 8001be6:	1cd9      	adds	r1, r3, #3
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	2201      	movs	r2, #1
 8001bec:	f7fe fe87 	bl	80008fe <bme68x_get_regs>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            if (rslt == BME68X_OK)
 8001bf6:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d10c      	bne.n	8001c18 <read_field_data+0x1a8>
            {
                rslt = bme68x_get_regs(BME68X_REG_IDAC_HEAT0 + data->gas_index, &data->idac, 1, dev);
 8001bfe:	68bb      	ldr	r3, [r7, #8]
 8001c00:	785b      	ldrb	r3, [r3, #1]
 8001c02:	3350      	adds	r3, #80	@ 0x50
 8001c04:	b2d8      	uxtb	r0, r3
 8001c06:	68bb      	ldr	r3, [r7, #8]
 8001c08:	1d19      	adds	r1, r3, #4
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	2201      	movs	r2, #1
 8001c0e:	f7fe fe76 	bl	80008fe <bme68x_get_regs>
 8001c12:	4603      	mov	r3, r0
 8001c14:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            }

            if (rslt == BME68X_OK)
 8001c18:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d10c      	bne.n	8001c3a <read_field_data+0x1ca>
            {
                rslt = bme68x_get_regs(BME68X_REG_GAS_WAIT0 + data->gas_index, &data->gas_wait, 1, dev);
 8001c20:	68bb      	ldr	r3, [r7, #8]
 8001c22:	785b      	ldrb	r3, [r3, #1]
 8001c24:	3364      	adds	r3, #100	@ 0x64
 8001c26:	b2d8      	uxtb	r0, r3
 8001c28:	68bb      	ldr	r3, [r7, #8]
 8001c2a:	1d59      	adds	r1, r3, #5
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	2201      	movs	r2, #1
 8001c30:	f7fe fe65 	bl	80008fe <bme68x_get_regs>
 8001c34:	4603      	mov	r3, r0
 8001c36:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            }

            if (rslt == BME68X_OK)
 8001c3a:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d12f      	bne.n	8001ca2 <read_field_data+0x232>
            {
                data->temperature = calc_temperature(adc_temp, dev);
 8001c42:	6879      	ldr	r1, [r7, #4]
 8001c44:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001c46:	f7ff fa69 	bl	800111c <calc_temperature>
 8001c4a:	4602      	mov	r2, r0
 8001c4c:	68bb      	ldr	r3, [r7, #8]
 8001c4e:	609a      	str	r2, [r3, #8]
                data->pressure = calc_pressure(adc_pres, dev);
 8001c50:	6879      	ldr	r1, [r7, #4]
 8001c52:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001c54:	f7ff fafa 	bl	800124c <calc_pressure>
 8001c58:	4602      	mov	r2, r0
 8001c5a:	68bb      	ldr	r3, [r7, #8]
 8001c5c:	60da      	str	r2, [r3, #12]
                data->humidity = calc_humidity(adc_hum, dev);
 8001c5e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8001c60:	6879      	ldr	r1, [r7, #4]
 8001c62:	4618      	mov	r0, r3
 8001c64:	f7ff fc54 	bl	8001510 <calc_humidity>
 8001c68:	4602      	mov	r2, r0
 8001c6a:	68bb      	ldr	r3, [r7, #8]
 8001c6c:	611a      	str	r2, [r3, #16]
                if (dev->variant_id == BME68X_VARIANT_GAS_HIGH)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	689b      	ldr	r3, [r3, #8]
 8001c72:	2b01      	cmp	r3, #1
 8001c74:	d10a      	bne.n	8001c8c <read_field_data+0x21c>
                {
                    data->gas_resistance = calc_gas_resistance_high(adc_gas_res_high, gas_range_h);
 8001c76:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8001c7a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001c7c:	4611      	mov	r1, r2
 8001c7e:	4618      	mov	r0, r3
 8001c80:	f7ff fdd8 	bl	8001834 <calc_gas_resistance_high>
 8001c84:	4602      	mov	r2, r0
 8001c86:	68bb      	ldr	r3, [r7, #8]
 8001c88:	615a      	str	r2, [r3, #20]
                else
                {
                    data->gas_resistance = calc_gas_resistance_low(adc_gas_res_low, gas_range_l, dev);
                }

                break;
 8001c8a:	e024      	b.n	8001cd6 <read_field_data+0x266>
                    data->gas_resistance = calc_gas_resistance_low(adc_gas_res_low, gas_range_l, dev);
 8001c8c:	f897 1025 	ldrb.w	r1, [r7, #37]	@ 0x25
 8001c90:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001c92:	687a      	ldr	r2, [r7, #4]
 8001c94:	4618      	mov	r0, r3
 8001c96:	f7ff fd19 	bl	80016cc <calc_gas_resistance_low>
 8001c9a:	4602      	mov	r2, r0
 8001c9c:	68bb      	ldr	r3, [r7, #8]
 8001c9e:	615a      	str	r2, [r3, #20]
                break;
 8001ca0:	e019      	b.n	8001cd6 <read_field_data+0x266>
            }
        }

        if (rslt == BME68X_OK)
 8001ca2:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d107      	bne.n	8001cba <read_field_data+0x24a>
        {
            dev->delay_us(BME68X_PERIOD_POLL, dev->intf_ptr);
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001cae:	687a      	ldr	r2, [r7, #4]
 8001cb0:	6852      	ldr	r2, [r2, #4]
 8001cb2:	4611      	mov	r1, r2
 8001cb4:	f242 7010 	movw	r0, #10000	@ 0x2710
 8001cb8:	4798      	blx	r3
        }

        tries--;
 8001cba:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8001cbe:	3b01      	subs	r3, #1
 8001cc0:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    while ((tries) && (rslt == BME68X_OK))
 8001cc4:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d004      	beq.n	8001cd6 <read_field_data+0x266>
 8001ccc:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	f43f aee3 	beq.w	8001a9c <read_field_data+0x2c>
    }

    return rslt;
 8001cd6:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	3738      	adds	r7, #56	@ 0x38
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}

08001ce2 <read_all_field_data>:

/* This internal API is used to read all data fields of the sensor */
static int8_t read_all_field_data(struct bme68x_data * const data[], struct bme68x_dev *dev)
{
 8001ce2:	b590      	push	{r4, r7, lr}
 8001ce4:	b09d      	sub	sp, #116	@ 0x74
 8001ce6:	af00      	add	r7, sp, #0
 8001ce8:	6078      	str	r0, [r7, #4]
 8001cea:	6039      	str	r1, [r7, #0]
    int8_t rslt = BME68X_OK;
 8001cec:	2300      	movs	r3, #0
 8001cee:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
    uint8_t buff[BME68X_LEN_FIELD * 3] = { 0 };
 8001cf2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001cf6:	2233      	movs	r2, #51	@ 0x33
 8001cf8:	2100      	movs	r1, #0
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	f006 f91f 	bl	8007f3e <memset>
    uint32_t adc_temp;
    uint32_t adc_pres;
    uint16_t adc_hum;
    uint16_t adc_gas_res_low, adc_gas_res_high;
    uint8_t off;
    uint8_t set_val[30] = { 0 }; /* idac, res_heat, gas_wait */
 8001d00:	f107 0308 	add.w	r3, r7, #8
 8001d04:	221e      	movs	r2, #30
 8001d06:	2100      	movs	r1, #0
 8001d08:	4618      	mov	r0, r3
 8001d0a:	f006 f918 	bl	8007f3e <memset>
    uint8_t i;

    if (!data[0] && !data[1] && !data[2])
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d10c      	bne.n	8001d30 <read_all_field_data+0x4e>
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	3304      	adds	r3, #4
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d107      	bne.n	8001d30 <read_all_field_data+0x4e>
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	3308      	adds	r3, #8
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d102      	bne.n	8001d30 <read_all_field_data+0x4e>
    {
        rslt = BME68X_E_NULL_PTR;
 8001d2a:	23ff      	movs	r3, #255	@ 0xff
 8001d2c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
    }

    if (rslt == BME68X_OK)
 8001d30:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d109      	bne.n	8001d4c <read_all_field_data+0x6a>
    {
        rslt = bme68x_get_regs(BME68X_REG_FIELD0, buff, (uint32_t) BME68X_LEN_FIELD * 3, dev);
 8001d38:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	2233      	movs	r2, #51	@ 0x33
 8001d40:	201d      	movs	r0, #29
 8001d42:	f7fe fddc 	bl	80008fe <bme68x_get_regs>
 8001d46:	4603      	mov	r3, r0
 8001d48:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
    }

    if (rslt == BME68X_OK)
 8001d4c:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d109      	bne.n	8001d68 <read_all_field_data+0x86>
    {
        rslt = bme68x_get_regs(BME68X_REG_IDAC_HEAT0, set_val, 30, dev);
 8001d54:	f107 0108 	add.w	r1, r7, #8
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	221e      	movs	r2, #30
 8001d5c:	2050      	movs	r0, #80	@ 0x50
 8001d5e:	f7fe fdce 	bl	80008fe <bme68x_get_regs>
 8001d62:	4603      	mov	r3, r0
 8001d64:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
    }

    for (i = 0; ((i < 3) && (rslt == BME68X_OK)); i++)
 8001d68:	2300      	movs	r3, #0
 8001d6a:	f887 306e 	strb.w	r3, [r7, #110]	@ 0x6e
 8001d6e:	e1c4      	b.n	80020fa <read_all_field_data+0x418>
    {
        off = (uint8_t)(i * BME68X_LEN_FIELD);
 8001d70:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8001d74:	461a      	mov	r2, r3
 8001d76:	0112      	lsls	r2, r2, #4
 8001d78:	4413      	add	r3, r2
 8001d7a:	f887 306d 	strb.w	r3, [r7, #109]	@ 0x6d
        data[i]->status = buff[off] & BME68X_NEW_DATA_MSK;
 8001d7e:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001d82:	3370      	adds	r3, #112	@ 0x70
 8001d84:	443b      	add	r3, r7
 8001d86:	f813 2c48 	ldrb.w	r2, [r3, #-72]
 8001d8a:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8001d8e:	009b      	lsls	r3, r3, #2
 8001d90:	6879      	ldr	r1, [r7, #4]
 8001d92:	440b      	add	r3, r1
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f022 027f 	bic.w	r2, r2, #127	@ 0x7f
 8001d9a:	b2d2      	uxtb	r2, r2
 8001d9c:	701a      	strb	r2, [r3, #0]
        data[i]->gas_index = buff[off] & BME68X_GAS_INDEX_MSK;
 8001d9e:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001da2:	3370      	adds	r3, #112	@ 0x70
 8001da4:	443b      	add	r3, r7
 8001da6:	f813 2c48 	ldrb.w	r2, [r3, #-72]
 8001daa:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8001dae:	009b      	lsls	r3, r3, #2
 8001db0:	6879      	ldr	r1, [r7, #4]
 8001db2:	440b      	add	r3, r1
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f002 020f 	and.w	r2, r2, #15
 8001dba:	b2d2      	uxtb	r2, r2
 8001dbc:	705a      	strb	r2, [r3, #1]
        data[i]->meas_index = buff[off + 1];
 8001dbe:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001dc2:	1c5a      	adds	r2, r3, #1
 8001dc4:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8001dc8:	009b      	lsls	r3, r3, #2
 8001dca:	6879      	ldr	r1, [r7, #4]
 8001dcc:	440b      	add	r3, r1
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	3270      	adds	r2, #112	@ 0x70
 8001dd2:	443a      	add	r2, r7
 8001dd4:	f812 2c48 	ldrb.w	r2, [r2, #-72]
 8001dd8:	709a      	strb	r2, [r3, #2]

        /* read the raw data from the sensor */
        adc_pres =
            (uint32_t) (((uint32_t) buff[off + 2] * 4096) | ((uint32_t) buff[off + 3] * 16) |
 8001dda:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001dde:	3302      	adds	r3, #2
 8001de0:	3370      	adds	r3, #112	@ 0x70
 8001de2:	443b      	add	r3, r7
 8001de4:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8001de8:	031a      	lsls	r2, r3, #12
 8001dea:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001dee:	3303      	adds	r3, #3
 8001df0:	3370      	adds	r3, #112	@ 0x70
 8001df2:	443b      	add	r3, r7
 8001df4:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8001df8:	011b      	lsls	r3, r3, #4
 8001dfa:	4313      	orrs	r3, r2
                        ((uint32_t) buff[off + 4] / 16));
 8001dfc:	f897 206d 	ldrb.w	r2, [r7, #109]	@ 0x6d
 8001e00:	3204      	adds	r2, #4
 8001e02:	3270      	adds	r2, #112	@ 0x70
 8001e04:	443a      	add	r2, r7
 8001e06:	f812 2c48 	ldrb.w	r2, [r2, #-72]
 8001e0a:	0912      	lsrs	r2, r2, #4
 8001e0c:	b2d2      	uxtb	r2, r2
        adc_pres =
 8001e0e:	4313      	orrs	r3, r2
 8001e10:	66bb      	str	r3, [r7, #104]	@ 0x68
        adc_temp =
            (uint32_t) (((uint32_t) buff[off + 5] * 4096) | ((uint32_t) buff[off + 6] * 16) |
 8001e12:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001e16:	3305      	adds	r3, #5
 8001e18:	3370      	adds	r3, #112	@ 0x70
 8001e1a:	443b      	add	r3, r7
 8001e1c:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8001e20:	031a      	lsls	r2, r3, #12
 8001e22:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001e26:	3306      	adds	r3, #6
 8001e28:	3370      	adds	r3, #112	@ 0x70
 8001e2a:	443b      	add	r3, r7
 8001e2c:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8001e30:	011b      	lsls	r3, r3, #4
 8001e32:	4313      	orrs	r3, r2
                        ((uint32_t) buff[off + 7] / 16));
 8001e34:	f897 206d 	ldrb.w	r2, [r7, #109]	@ 0x6d
 8001e38:	3207      	adds	r2, #7
 8001e3a:	3270      	adds	r2, #112	@ 0x70
 8001e3c:	443a      	add	r2, r7
 8001e3e:	f812 2c48 	ldrb.w	r2, [r2, #-72]
 8001e42:	0912      	lsrs	r2, r2, #4
 8001e44:	b2d2      	uxtb	r2, r2
        adc_temp =
 8001e46:	4313      	orrs	r3, r2
 8001e48:	667b      	str	r3, [r7, #100]	@ 0x64
        adc_hum = (uint16_t) (((uint32_t) buff[off + 8] * 256) | (uint32_t) buff[off + 9]);
 8001e4a:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001e4e:	3308      	adds	r3, #8
 8001e50:	3370      	adds	r3, #112	@ 0x70
 8001e52:	443b      	add	r3, r7
 8001e54:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8001e58:	021b      	lsls	r3, r3, #8
 8001e5a:	b29b      	uxth	r3, r3
 8001e5c:	f897 206d 	ldrb.w	r2, [r7, #109]	@ 0x6d
 8001e60:	3209      	adds	r2, #9
 8001e62:	3270      	adds	r2, #112	@ 0x70
 8001e64:	443a      	add	r2, r7
 8001e66:	f812 2c48 	ldrb.w	r2, [r2, #-72]
 8001e6a:	4313      	orrs	r3, r2
 8001e6c:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
        adc_gas_res_low = (uint16_t) ((uint32_t) buff[off + 13] * 4 | (((uint32_t) buff[off + 14]) / 64));
 8001e70:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001e74:	330d      	adds	r3, #13
 8001e76:	3370      	adds	r3, #112	@ 0x70
 8001e78:	443b      	add	r3, r7
 8001e7a:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8001e7e:	009b      	lsls	r3, r3, #2
 8001e80:	b29b      	uxth	r3, r3
 8001e82:	f897 206d 	ldrb.w	r2, [r7, #109]	@ 0x6d
 8001e86:	320e      	adds	r2, #14
 8001e88:	3270      	adds	r2, #112	@ 0x70
 8001e8a:	443a      	add	r2, r7
 8001e8c:	f812 2c48 	ldrb.w	r2, [r2, #-72]
 8001e90:	0992      	lsrs	r2, r2, #6
 8001e92:	b2d2      	uxtb	r2, r2
 8001e94:	4313      	orrs	r3, r2
 8001e96:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
        adc_gas_res_high = (uint16_t) ((uint32_t) buff[off + 15] * 4 | (((uint32_t) buff[off + 16]) / 64));
 8001e9a:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001e9e:	330f      	adds	r3, #15
 8001ea0:	3370      	adds	r3, #112	@ 0x70
 8001ea2:	443b      	add	r3, r7
 8001ea4:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8001ea8:	009b      	lsls	r3, r3, #2
 8001eaa:	b29b      	uxth	r3, r3
 8001eac:	f897 206d 	ldrb.w	r2, [r7, #109]	@ 0x6d
 8001eb0:	3210      	adds	r2, #16
 8001eb2:	3270      	adds	r2, #112	@ 0x70
 8001eb4:	443a      	add	r2, r7
 8001eb6:	f812 2c48 	ldrb.w	r2, [r2, #-72]
 8001eba:	0992      	lsrs	r2, r2, #6
 8001ebc:	b2d2      	uxtb	r2, r2
 8001ebe:	4313      	orrs	r3, r2
 8001ec0:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
        gas_range_l = buff[off + 14] & BME68X_GAS_RANGE_MSK;
 8001ec4:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001ec8:	330e      	adds	r3, #14
 8001eca:	3370      	adds	r3, #112	@ 0x70
 8001ecc:	443b      	add	r3, r7
 8001ece:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8001ed2:	f003 030f 	and.w	r3, r3, #15
 8001ed6:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
        gas_range_h = buff[off + 16] & BME68X_GAS_RANGE_MSK;
 8001eda:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001ede:	3310      	adds	r3, #16
 8001ee0:	3370      	adds	r3, #112	@ 0x70
 8001ee2:	443b      	add	r3, r7
 8001ee4:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8001ee8:	f003 030f 	and.w	r3, r3, #15
 8001eec:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
        if (dev->variant_id == BME68X_VARIANT_GAS_HIGH)
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	689b      	ldr	r3, [r3, #8]
 8001ef4:	2b01      	cmp	r3, #1
 8001ef6:	d13a      	bne.n	8001f6e <read_all_field_data+0x28c>
        {
            data[i]->status |= buff[off + 16] & BME68X_GASM_VALID_MSK;
 8001ef8:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8001efc:	009b      	lsls	r3, r3, #2
 8001efe:	687a      	ldr	r2, [r7, #4]
 8001f00:	4413      	add	r3, r2
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	781b      	ldrb	r3, [r3, #0]
 8001f06:	b25a      	sxtb	r2, r3
 8001f08:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001f0c:	3310      	adds	r3, #16
 8001f0e:	3370      	adds	r3, #112	@ 0x70
 8001f10:	443b      	add	r3, r7
 8001f12:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8001f16:	b25b      	sxtb	r3, r3
 8001f18:	f003 0320 	and.w	r3, r3, #32
 8001f1c:	b25b      	sxtb	r3, r3
 8001f1e:	4313      	orrs	r3, r2
 8001f20:	b259      	sxtb	r1, r3
 8001f22:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8001f26:	009b      	lsls	r3, r3, #2
 8001f28:	687a      	ldr	r2, [r7, #4]
 8001f2a:	4413      	add	r3, r2
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	b2ca      	uxtb	r2, r1
 8001f30:	701a      	strb	r2, [r3, #0]
            data[i]->status |= buff[off + 16] & BME68X_HEAT_STAB_MSK;
 8001f32:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8001f36:	009b      	lsls	r3, r3, #2
 8001f38:	687a      	ldr	r2, [r7, #4]
 8001f3a:	4413      	add	r3, r2
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	781b      	ldrb	r3, [r3, #0]
 8001f40:	b25a      	sxtb	r2, r3
 8001f42:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001f46:	3310      	adds	r3, #16
 8001f48:	3370      	adds	r3, #112	@ 0x70
 8001f4a:	443b      	add	r3, r7
 8001f4c:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8001f50:	b25b      	sxtb	r3, r3
 8001f52:	f003 0310 	and.w	r3, r3, #16
 8001f56:	b25b      	sxtb	r3, r3
 8001f58:	4313      	orrs	r3, r2
 8001f5a:	b259      	sxtb	r1, r3
 8001f5c:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8001f60:	009b      	lsls	r3, r3, #2
 8001f62:	687a      	ldr	r2, [r7, #4]
 8001f64:	4413      	add	r3, r2
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	b2ca      	uxtb	r2, r1
 8001f6a:	701a      	strb	r2, [r3, #0]
 8001f6c:	e039      	b.n	8001fe2 <read_all_field_data+0x300>
        }
        else
        {
            data[i]->status |= buff[off + 14] & BME68X_GASM_VALID_MSK;
 8001f6e:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8001f72:	009b      	lsls	r3, r3, #2
 8001f74:	687a      	ldr	r2, [r7, #4]
 8001f76:	4413      	add	r3, r2
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	781b      	ldrb	r3, [r3, #0]
 8001f7c:	b25a      	sxtb	r2, r3
 8001f7e:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001f82:	330e      	adds	r3, #14
 8001f84:	3370      	adds	r3, #112	@ 0x70
 8001f86:	443b      	add	r3, r7
 8001f88:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8001f8c:	b25b      	sxtb	r3, r3
 8001f8e:	f003 0320 	and.w	r3, r3, #32
 8001f92:	b25b      	sxtb	r3, r3
 8001f94:	4313      	orrs	r3, r2
 8001f96:	b259      	sxtb	r1, r3
 8001f98:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8001f9c:	009b      	lsls	r3, r3, #2
 8001f9e:	687a      	ldr	r2, [r7, #4]
 8001fa0:	4413      	add	r3, r2
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	b2ca      	uxtb	r2, r1
 8001fa6:	701a      	strb	r2, [r3, #0]
            data[i]->status |= buff[off + 14] & BME68X_HEAT_STAB_MSK;
 8001fa8:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8001fac:	009b      	lsls	r3, r3, #2
 8001fae:	687a      	ldr	r2, [r7, #4]
 8001fb0:	4413      	add	r3, r2
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	781b      	ldrb	r3, [r3, #0]
 8001fb6:	b25a      	sxtb	r2, r3
 8001fb8:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001fbc:	330e      	adds	r3, #14
 8001fbe:	3370      	adds	r3, #112	@ 0x70
 8001fc0:	443b      	add	r3, r7
 8001fc2:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8001fc6:	b25b      	sxtb	r3, r3
 8001fc8:	f003 0310 	and.w	r3, r3, #16
 8001fcc:	b25b      	sxtb	r3, r3
 8001fce:	4313      	orrs	r3, r2
 8001fd0:	b259      	sxtb	r1, r3
 8001fd2:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8001fd6:	009b      	lsls	r3, r3, #2
 8001fd8:	687a      	ldr	r2, [r7, #4]
 8001fda:	4413      	add	r3, r2
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	b2ca      	uxtb	r2, r1
 8001fe0:	701a      	strb	r2, [r3, #0]
        }

        data[i]->idac = set_val[data[i]->gas_index];
 8001fe2:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8001fe6:	009b      	lsls	r3, r3, #2
 8001fe8:	687a      	ldr	r2, [r7, #4]
 8001fea:	4413      	add	r3, r2
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	785b      	ldrb	r3, [r3, #1]
 8001ff0:	4619      	mov	r1, r3
 8001ff2:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8001ff6:	009b      	lsls	r3, r3, #2
 8001ff8:	687a      	ldr	r2, [r7, #4]
 8001ffa:	4413      	add	r3, r2
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f101 0270 	add.w	r2, r1, #112	@ 0x70
 8002002:	443a      	add	r2, r7
 8002004:	f812 2c68 	ldrb.w	r2, [r2, #-104]
 8002008:	711a      	strb	r2, [r3, #4]
        data[i]->res_heat = set_val[10 + data[i]->gas_index];
 800200a:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 800200e:	009b      	lsls	r3, r3, #2
 8002010:	687a      	ldr	r2, [r7, #4]
 8002012:	4413      	add	r3, r2
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	785b      	ldrb	r3, [r3, #1]
 8002018:	f103 020a 	add.w	r2, r3, #10
 800201c:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8002020:	009b      	lsls	r3, r3, #2
 8002022:	6879      	ldr	r1, [r7, #4]
 8002024:	440b      	add	r3, r1
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	3270      	adds	r2, #112	@ 0x70
 800202a:	443a      	add	r2, r7
 800202c:	f812 2c68 	ldrb.w	r2, [r2, #-104]
 8002030:	70da      	strb	r2, [r3, #3]
        data[i]->gas_wait = set_val[20 + data[i]->gas_index];
 8002032:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8002036:	009b      	lsls	r3, r3, #2
 8002038:	687a      	ldr	r2, [r7, #4]
 800203a:	4413      	add	r3, r2
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	785b      	ldrb	r3, [r3, #1]
 8002040:	f103 0214 	add.w	r2, r3, #20
 8002044:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8002048:	009b      	lsls	r3, r3, #2
 800204a:	6879      	ldr	r1, [r7, #4]
 800204c:	440b      	add	r3, r1
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	3270      	adds	r2, #112	@ 0x70
 8002052:	443a      	add	r2, r7
 8002054:	f812 2c68 	ldrb.w	r2, [r2, #-104]
 8002058:	715a      	strb	r2, [r3, #5]
        data[i]->temperature = calc_temperature(adc_temp, dev);
 800205a:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 800205e:	009b      	lsls	r3, r3, #2
 8002060:	687a      	ldr	r2, [r7, #4]
 8002062:	4413      	add	r3, r2
 8002064:	681c      	ldr	r4, [r3, #0]
 8002066:	6839      	ldr	r1, [r7, #0]
 8002068:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 800206a:	f7ff f857 	bl	800111c <calc_temperature>
 800206e:	4603      	mov	r3, r0
 8002070:	60a3      	str	r3, [r4, #8]
        data[i]->pressure = calc_pressure(adc_pres, dev);
 8002072:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8002076:	009b      	lsls	r3, r3, #2
 8002078:	687a      	ldr	r2, [r7, #4]
 800207a:	4413      	add	r3, r2
 800207c:	681c      	ldr	r4, [r3, #0]
 800207e:	6839      	ldr	r1, [r7, #0]
 8002080:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8002082:	f7ff f8e3 	bl	800124c <calc_pressure>
 8002086:	4603      	mov	r3, r0
 8002088:	60e3      	str	r3, [r4, #12]
        data[i]->humidity = calc_humidity(adc_hum, dev);
 800208a:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 800208e:	009b      	lsls	r3, r3, #2
 8002090:	687a      	ldr	r2, [r7, #4]
 8002092:	4413      	add	r3, r2
 8002094:	681c      	ldr	r4, [r3, #0]
 8002096:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800209a:	6839      	ldr	r1, [r7, #0]
 800209c:	4618      	mov	r0, r3
 800209e:	f7ff fa37 	bl	8001510 <calc_humidity>
 80020a2:	4603      	mov	r3, r0
 80020a4:	6123      	str	r3, [r4, #16]
        if (dev->variant_id == BME68X_VARIANT_GAS_HIGH)
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	689b      	ldr	r3, [r3, #8]
 80020aa:	2b01      	cmp	r3, #1
 80020ac:	d110      	bne.n	80020d0 <read_all_field_data+0x3ee>
        {
            data[i]->gas_resistance = calc_gas_resistance_high(adc_gas_res_high, gas_range_h);
 80020ae:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 80020b2:	009b      	lsls	r3, r3, #2
 80020b4:	687a      	ldr	r2, [r7, #4]
 80020b6:	4413      	add	r3, r2
 80020b8:	681c      	ldr	r4, [r3, #0]
 80020ba:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 80020be:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 80020c2:	4611      	mov	r1, r2
 80020c4:	4618      	mov	r0, r3
 80020c6:	f7ff fbb5 	bl	8001834 <calc_gas_resistance_high>
 80020ca:	4603      	mov	r3, r0
 80020cc:	6163      	str	r3, [r4, #20]
 80020ce:	e00f      	b.n	80020f0 <read_all_field_data+0x40e>
        }
        else
        {
            data[i]->gas_resistance = calc_gas_resistance_low(adc_gas_res_low, gas_range_l, dev);
 80020d0:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 80020d4:	009b      	lsls	r3, r3, #2
 80020d6:	687a      	ldr	r2, [r7, #4]
 80020d8:	4413      	add	r3, r2
 80020da:	681c      	ldr	r4, [r3, #0]
 80020dc:	f897 105d 	ldrb.w	r1, [r7, #93]	@ 0x5d
 80020e0:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 80020e4:	683a      	ldr	r2, [r7, #0]
 80020e6:	4618      	mov	r0, r3
 80020e8:	f7ff faf0 	bl	80016cc <calc_gas_resistance_low>
 80020ec:	4603      	mov	r3, r0
 80020ee:	6163      	str	r3, [r4, #20]
    for (i = 0; ((i < 3) && (rslt == BME68X_OK)); i++)
 80020f0:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 80020f4:	3301      	adds	r3, #1
 80020f6:	f887 306e 	strb.w	r3, [r7, #110]	@ 0x6e
 80020fa:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 80020fe:	2b02      	cmp	r3, #2
 8002100:	d804      	bhi.n	800210c <read_all_field_data+0x42a>
 8002102:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8002106:	2b00      	cmp	r3, #0
 8002108:	f43f ae32 	beq.w	8001d70 <read_all_field_data+0x8e>
        }
    }

    return rslt;
 800210c:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
}
 8002110:	4618      	mov	r0, r3
 8002112:	3774      	adds	r7, #116	@ 0x74
 8002114:	46bd      	mov	sp, r7
 8002116:	bd90      	pop	{r4, r7, pc}

08002118 <set_mem_page>:

/* This internal API is used to switch between SPI memory pages */
static int8_t set_mem_page(uint8_t reg_addr, struct bme68x_dev *dev)
{
 8002118:	b590      	push	{r4, r7, lr}
 800211a:	b085      	sub	sp, #20
 800211c:	af00      	add	r7, sp, #0
 800211e:	4603      	mov	r3, r0
 8002120:	6039      	str	r1, [r7, #0]
 8002122:	71fb      	strb	r3, [r7, #7]
    int8_t rslt;
    uint8_t reg;
    uint8_t mem_page;

    /* Check for null pointers in the device structure*/
    rslt = null_ptr_check(dev);
 8002124:	6838      	ldr	r0, [r7, #0]
 8002126:	f000 f8b8 	bl	800229a <null_ptr_check>
 800212a:	4603      	mov	r3, r0
 800212c:	73fb      	strb	r3, [r7, #15]
    if (rslt == BME68X_OK)
 800212e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002132:	2b00      	cmp	r3, #0
 8002134:	d14f      	bne.n	80021d6 <set_mem_page+0xbe>
    {
        if (reg_addr > 0x7f)
 8002136:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800213a:	2b00      	cmp	r3, #0
 800213c:	da02      	bge.n	8002144 <set_mem_page+0x2c>
        {
            mem_page = BME68X_MEM_PAGE1;
 800213e:	2300      	movs	r3, #0
 8002140:	73bb      	strb	r3, [r7, #14]
 8002142:	e001      	b.n	8002148 <set_mem_page+0x30>
        }
        else
        {
            mem_page = BME68X_MEM_PAGE0;
 8002144:	2310      	movs	r3, #16
 8002146:	73bb      	strb	r3, [r7, #14]
        }

        if (mem_page != dev->mem_page)
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	7b5b      	ldrb	r3, [r3, #13]
 800214c:	7bba      	ldrb	r2, [r7, #14]
 800214e:	429a      	cmp	r2, r3
 8002150:	d041      	beq.n	80021d6 <set_mem_page+0xbe>
        {
            dev->mem_page = mem_page;
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	7bba      	ldrb	r2, [r7, #14]
 8002156:	735a      	strb	r2, [r3, #13]
            dev->intf_rslt = dev->read(BME68X_REG_MEM_PAGE | BME68X_SPI_RD_MSK, &reg, 1, dev->intf_ptr);
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	6c1c      	ldr	r4, [r3, #64]	@ 0x40
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	685b      	ldr	r3, [r3, #4]
 8002160:	f107 010d 	add.w	r1, r7, #13
 8002164:	2201      	movs	r2, #1
 8002166:	20f3      	movs	r0, #243	@ 0xf3
 8002168:	47a0      	blx	r4
 800216a:	4603      	mov	r3, r0
 800216c:	461a      	mov	r2, r3
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
            if (dev->intf_rslt != 0)
 8002174:	683b      	ldr	r3, [r7, #0]
 8002176:	f993 304c 	ldrsb.w	r3, [r3, #76]	@ 0x4c
 800217a:	2b00      	cmp	r3, #0
 800217c:	d001      	beq.n	8002182 <set_mem_page+0x6a>
            {
                rslt = BME68X_E_COM_FAIL;
 800217e:	23fe      	movs	r3, #254	@ 0xfe
 8002180:	73fb      	strb	r3, [r7, #15]
            }

            if (rslt == BME68X_OK)
 8002182:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002186:	2b00      	cmp	r3, #0
 8002188:	d125      	bne.n	80021d6 <set_mem_page+0xbe>
            {
                reg = reg & (~BME68X_MEM_PAGE_MSK);
 800218a:	7b7b      	ldrb	r3, [r7, #13]
 800218c:	f023 0310 	bic.w	r3, r3, #16
 8002190:	b2db      	uxtb	r3, r3
 8002192:	737b      	strb	r3, [r7, #13]
                reg = reg | (dev->mem_page & BME68X_MEM_PAGE_MSK);
 8002194:	683b      	ldr	r3, [r7, #0]
 8002196:	7b5b      	ldrb	r3, [r3, #13]
 8002198:	b25b      	sxtb	r3, r3
 800219a:	f003 0310 	and.w	r3, r3, #16
 800219e:	b25a      	sxtb	r2, r3
 80021a0:	7b7b      	ldrb	r3, [r7, #13]
 80021a2:	b25b      	sxtb	r3, r3
 80021a4:	4313      	orrs	r3, r2
 80021a6:	b25b      	sxtb	r3, r3
 80021a8:	b2db      	uxtb	r3, r3
 80021aa:	737b      	strb	r3, [r7, #13]
                dev->intf_rslt = dev->write(BME68X_REG_MEM_PAGE & BME68X_SPI_WR_MSK, &reg, 1, dev->intf_ptr);
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	6c5c      	ldr	r4, [r3, #68]	@ 0x44
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	685b      	ldr	r3, [r3, #4]
 80021b4:	f107 010d 	add.w	r1, r7, #13
 80021b8:	2201      	movs	r2, #1
 80021ba:	2073      	movs	r0, #115	@ 0x73
 80021bc:	47a0      	blx	r4
 80021be:	4603      	mov	r3, r0
 80021c0:	461a      	mov	r2, r3
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
                if (dev->intf_rslt != 0)
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	f993 304c 	ldrsb.w	r3, [r3, #76]	@ 0x4c
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d001      	beq.n	80021d6 <set_mem_page+0xbe>
                {
                    rslt = BME68X_E_COM_FAIL;
 80021d2:	23fe      	movs	r3, #254	@ 0xfe
 80021d4:	73fb      	strb	r3, [r7, #15]
                }
            }
        }
    }

    return rslt;
 80021d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80021da:	4618      	mov	r0, r3
 80021dc:	3714      	adds	r7, #20
 80021de:	46bd      	mov	sp, r7
 80021e0:	bd90      	pop	{r4, r7, pc}

080021e2 <get_mem_page>:

/* This internal API is used to get the current SPI memory page */
static int8_t get_mem_page(struct bme68x_dev *dev)
{
 80021e2:	b590      	push	{r4, r7, lr}
 80021e4:	b085      	sub	sp, #20
 80021e6:	af00      	add	r7, sp, #0
 80021e8:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg;

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 80021ea:	6878      	ldr	r0, [r7, #4]
 80021ec:	f000 f855 	bl	800229a <null_ptr_check>
 80021f0:	4603      	mov	r3, r0
 80021f2:	73fb      	strb	r3, [r7, #15]
    if (rslt == BME68X_OK)
 80021f4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d11b      	bne.n	8002234 <get_mem_page+0x52>
    {
        dev->intf_rslt = dev->read(BME68X_REG_MEM_PAGE | BME68X_SPI_RD_MSK, &reg, 1, dev->intf_ptr);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	6c1c      	ldr	r4, [r3, #64]	@ 0x40
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	f107 010e 	add.w	r1, r7, #14
 8002208:	2201      	movs	r2, #1
 800220a:	20f3      	movs	r0, #243	@ 0xf3
 800220c:	47a0      	blx	r4
 800220e:	4603      	mov	r3, r0
 8002210:	461a      	mov	r2, r3
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (dev->intf_rslt != 0)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	f993 304c 	ldrsb.w	r3, [r3, #76]	@ 0x4c
 800221e:	2b00      	cmp	r3, #0
 8002220:	d002      	beq.n	8002228 <get_mem_page+0x46>
        {
            rslt = BME68X_E_COM_FAIL;
 8002222:	23fe      	movs	r3, #254	@ 0xfe
 8002224:	73fb      	strb	r3, [r7, #15]
 8002226:	e005      	b.n	8002234 <get_mem_page+0x52>
        }
        else
        {
            dev->mem_page = reg & BME68X_MEM_PAGE_MSK;
 8002228:	7bbb      	ldrb	r3, [r7, #14]
 800222a:	f003 0310 	and.w	r3, r3, #16
 800222e:	b2da      	uxtb	r2, r3
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	735a      	strb	r2, [r3, #13]
        }
    }

    return rslt;
 8002234:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002238:	4618      	mov	r0, r3
 800223a:	3714      	adds	r7, #20
 800223c:	46bd      	mov	sp, r7
 800223e:	bd90      	pop	{r4, r7, pc}

08002240 <boundary_check>:

/* This internal API is used to limit the max value of a parameter */
static int8_t boundary_check(uint8_t *value, uint8_t max, struct bme68x_dev *dev)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b086      	sub	sp, #24
 8002244:	af00      	add	r7, sp, #0
 8002246:	60f8      	str	r0, [r7, #12]
 8002248:	460b      	mov	r3, r1
 800224a:	607a      	str	r2, [r7, #4]
 800224c:	72fb      	strb	r3, [r7, #11]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 800224e:	6878      	ldr	r0, [r7, #4]
 8002250:	f000 f823 	bl	800229a <null_ptr_check>
 8002254:	4603      	mov	r3, r0
 8002256:	75fb      	strb	r3, [r7, #23]
    if ((value != NULL) && (rslt == BME68X_OK))
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	2b00      	cmp	r3, #0
 800225c:	d015      	beq.n	800228a <boundary_check+0x4a>
 800225e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002262:	2b00      	cmp	r3, #0
 8002264:	d111      	bne.n	800228a <boundary_check+0x4a>
    {
        /* Check if value is above maximum value */
        if (*value > max)
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	781b      	ldrb	r3, [r3, #0]
 800226a:	7afa      	ldrb	r2, [r7, #11]
 800226c:	429a      	cmp	r2, r3
 800226e:	d20e      	bcs.n	800228e <boundary_check+0x4e>
        {
            /* Auto correct the invalid value to maximum value */
            *value = max;
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	7afa      	ldrb	r2, [r7, #11]
 8002274:	701a      	strb	r2, [r3, #0]
            dev->info_msg |= BME68X_I_PARAM_CORR;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 800227c:	f043 0301 	orr.w	r3, r3, #1
 8002280:	b2da      	uxtb	r2, r3
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
        if (*value > max)
 8002288:	e001      	b.n	800228e <boundary_check+0x4e>
        }
    }
    else
    {
        rslt = BME68X_E_NULL_PTR;
 800228a:	23ff      	movs	r3, #255	@ 0xff
 800228c:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 800228e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002292:	4618      	mov	r0, r3
 8002294:	3718      	adds	r7, #24
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}

0800229a <null_ptr_check>:

/* This internal API is used to check the bme68x_dev for null pointers */
static int8_t null_ptr_check(const struct bme68x_dev *dev)
{
 800229a:	b480      	push	{r7}
 800229c:	b085      	sub	sp, #20
 800229e:	af00      	add	r7, sp, #0
 80022a0:	6078      	str	r0, [r7, #4]
    int8_t rslt = BME68X_OK;
 80022a2:	2300      	movs	r3, #0
 80022a4:	73fb      	strb	r3, [r7, #15]

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d00b      	beq.n	80022c4 <null_ptr_check+0x2a>
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d007      	beq.n	80022c4 <null_ptr_check+0x2a>
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d003      	beq.n	80022c4 <null_ptr_check+0x2a>
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d101      	bne.n	80022c8 <null_ptr_check+0x2e>
    {
        /* Device structure pointer is not valid */
        rslt = BME68X_E_NULL_PTR;
 80022c4:	23ff      	movs	r3, #255	@ 0xff
 80022c6:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80022c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80022cc:	4618      	mov	r0, r3
 80022ce:	3714      	adds	r7, #20
 80022d0:	46bd      	mov	sp, r7
 80022d2:	bc80      	pop	{r7}
 80022d4:	4770      	bx	lr

080022d6 <set_conf>:

/* This internal API is used to set heater configurations */
static int8_t set_conf(const struct bme68x_heatr_conf *conf, uint8_t op_mode, uint8_t *nb_conv, struct bme68x_dev *dev)
{
 80022d6:	b590      	push	{r4, r7, lr}
 80022d8:	b093      	sub	sp, #76	@ 0x4c
 80022da:	af00      	add	r7, sp, #0
 80022dc:	60f8      	str	r0, [r7, #12]
 80022de:	607a      	str	r2, [r7, #4]
 80022e0:	603b      	str	r3, [r7, #0]
 80022e2:	460b      	mov	r3, r1
 80022e4:	72fb      	strb	r3, [r7, #11]
    int8_t rslt = BME68X_OK;
 80022e6:	2300      	movs	r3, #0
 80022e8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    uint8_t i;
    uint8_t shared_dur;
    uint8_t write_len = 0;
 80022ec:	2300      	movs	r3, #0
 80022ee:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
    uint8_t heater_dur_shared_addr = BME68X_REG_SHD_HEATR_DUR;
 80022f2:	236e      	movs	r3, #110	@ 0x6e
 80022f4:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
    uint8_t rh_reg_addr[10] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 };
 80022f8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80022fc:	2200      	movs	r2, #0
 80022fe:	601a      	str	r2, [r3, #0]
 8002300:	605a      	str	r2, [r3, #4]
 8002302:	811a      	strh	r2, [r3, #8]
    uint8_t rh_reg_data[10] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 };
 8002304:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002308:	2200      	movs	r2, #0
 800230a:	601a      	str	r2, [r3, #0]
 800230c:	605a      	str	r2, [r3, #4]
 800230e:	811a      	strh	r2, [r3, #8]
    uint8_t gw_reg_addr[10] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 };
 8002310:	f107 0320 	add.w	r3, r7, #32
 8002314:	2200      	movs	r2, #0
 8002316:	601a      	str	r2, [r3, #0]
 8002318:	605a      	str	r2, [r3, #4]
 800231a:	811a      	strh	r2, [r3, #8]
    uint8_t gw_reg_data[10] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 };
 800231c:	f107 0314 	add.w	r3, r7, #20
 8002320:	2200      	movs	r2, #0
 8002322:	601a      	str	r2, [r3, #0]
 8002324:	605a      	str	r2, [r3, #4]
 8002326:	811a      	strh	r2, [r3, #8]

    switch (op_mode)
 8002328:	7afb      	ldrb	r3, [r7, #11]
 800232a:	2b03      	cmp	r3, #3
 800232c:	d024      	beq.n	8002378 <set_conf+0xa2>
 800232e:	2b03      	cmp	r3, #3
 8002330:	f300 80f9 	bgt.w	8002526 <set_conf+0x250>
 8002334:	2b01      	cmp	r3, #1
 8002336:	d002      	beq.n	800233e <set_conf+0x68>
 8002338:	2b02      	cmp	r3, #2
 800233a:	d07c      	beq.n	8002436 <set_conf+0x160>
 800233c:	e0f3      	b.n	8002526 <set_conf+0x250>
    {
        case BME68X_FORCED_MODE:
            rh_reg_addr[0] = BME68X_REG_RES_HEAT0;
 800233e:	235a      	movs	r3, #90	@ 0x5a
 8002340:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
            rh_reg_data[0] = calc_res_heat(conf->heatr_temp, dev);
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	885b      	ldrh	r3, [r3, #2]
 8002348:	6839      	ldr	r1, [r7, #0]
 800234a:	4618      	mov	r0, r3
 800234c:	f7ff faa8 	bl	80018a0 <calc_res_heat>
 8002350:	4603      	mov	r3, r0
 8002352:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
            gw_reg_addr[0] = BME68X_REG_GAS_WAIT0;
 8002356:	2364      	movs	r3, #100	@ 0x64
 8002358:	f887 3020 	strb.w	r3, [r7, #32]
            gw_reg_data[0] = calc_gas_wait(conf->heatr_dur);
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	889b      	ldrh	r3, [r3, #4]
 8002360:	4618      	mov	r0, r3
 8002362:	f7ff fb61 	bl	8001a28 <calc_gas_wait>
 8002366:	4603      	mov	r3, r0
 8002368:	753b      	strb	r3, [r7, #20]
            (*nb_conv) = 0;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	2200      	movs	r2, #0
 800236e:	701a      	strb	r2, [r3, #0]
            write_len = 1;
 8002370:	2301      	movs	r3, #1
 8002372:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
            break;
 8002376:	e0db      	b.n	8002530 <set_conf+0x25a>
        case BME68X_SEQUENTIAL_MODE:
            if ((!conf->heatr_dur_prof) || (!conf->heatr_temp_prof))
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	68db      	ldr	r3, [r3, #12]
 800237c:	2b00      	cmp	r3, #0
 800237e:	d003      	beq.n	8002388 <set_conf+0xb2>
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	689b      	ldr	r3, [r3, #8]
 8002384:	2b00      	cmp	r3, #0
 8002386:	d103      	bne.n	8002390 <set_conf+0xba>
            {
                rslt = BME68X_E_NULL_PTR;
 8002388:	23ff      	movs	r3, #255	@ 0xff
 800238a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
                break;
 800238e:	e0cf      	b.n	8002530 <set_conf+0x25a>
            }

            for (i = 0; i < conf->profile_len; i++)
 8002390:	2300      	movs	r3, #0
 8002392:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 8002396:	e03f      	b.n	8002418 <set_conf+0x142>
            {
                rh_reg_addr[i] = BME68X_REG_RES_HEAT0 + i;
 8002398:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800239c:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 80023a0:	325a      	adds	r2, #90	@ 0x5a
 80023a2:	b2d2      	uxtb	r2, r2
 80023a4:	3348      	adds	r3, #72	@ 0x48
 80023a6:	443b      	add	r3, r7
 80023a8:	f803 2c10 	strb.w	r2, [r3, #-16]
                rh_reg_data[i] = calc_res_heat(conf->heatr_temp_prof[i], dev);
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	689a      	ldr	r2, [r3, #8]
 80023b0:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80023b4:	005b      	lsls	r3, r3, #1
 80023b6:	4413      	add	r3, r2
 80023b8:	881b      	ldrh	r3, [r3, #0]
 80023ba:	f897 4046 	ldrb.w	r4, [r7, #70]	@ 0x46
 80023be:	6839      	ldr	r1, [r7, #0]
 80023c0:	4618      	mov	r0, r3
 80023c2:	f7ff fa6d 	bl	80018a0 <calc_res_heat>
 80023c6:	4603      	mov	r3, r0
 80023c8:	461a      	mov	r2, r3
 80023ca:	f104 0348 	add.w	r3, r4, #72	@ 0x48
 80023ce:	443b      	add	r3, r7
 80023d0:	f803 2c1c 	strb.w	r2, [r3, #-28]
                gw_reg_addr[i] = BME68X_REG_GAS_WAIT0 + i;
 80023d4:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80023d8:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 80023dc:	3264      	adds	r2, #100	@ 0x64
 80023de:	b2d2      	uxtb	r2, r2
 80023e0:	3348      	adds	r3, #72	@ 0x48
 80023e2:	443b      	add	r3, r7
 80023e4:	f803 2c28 	strb.w	r2, [r3, #-40]
                gw_reg_data[i] = calc_gas_wait(conf->heatr_dur_prof[i]);
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	68da      	ldr	r2, [r3, #12]
 80023ec:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80023f0:	005b      	lsls	r3, r3, #1
 80023f2:	4413      	add	r3, r2
 80023f4:	881b      	ldrh	r3, [r3, #0]
 80023f6:	f897 4046 	ldrb.w	r4, [r7, #70]	@ 0x46
 80023fa:	4618      	mov	r0, r3
 80023fc:	f7ff fb14 	bl	8001a28 <calc_gas_wait>
 8002400:	4603      	mov	r3, r0
 8002402:	461a      	mov	r2, r3
 8002404:	f104 0348 	add.w	r3, r4, #72	@ 0x48
 8002408:	443b      	add	r3, r7
 800240a:	f803 2c34 	strb.w	r2, [r3, #-52]
            for (i = 0; i < conf->profile_len; i++)
 800240e:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8002412:	3301      	adds	r3, #1
 8002414:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	7c1b      	ldrb	r3, [r3, #16]
 800241c:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 8002420:	429a      	cmp	r2, r3
 8002422:	d3b9      	bcc.n	8002398 <set_conf+0xc2>
            }

            (*nb_conv) = conf->profile_len;
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	7c1a      	ldrb	r2, [r3, #16]
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	701a      	strb	r2, [r3, #0]
            write_len = conf->profile_len;
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	7c1b      	ldrb	r3, [r3, #16]
 8002430:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
            break;
 8002434:	e07c      	b.n	8002530 <set_conf+0x25a>
        case BME68X_PARALLEL_MODE:
            if ((!conf->heatr_dur_prof) || (!conf->heatr_temp_prof))
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	68db      	ldr	r3, [r3, #12]
 800243a:	2b00      	cmp	r3, #0
 800243c:	d003      	beq.n	8002446 <set_conf+0x170>
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	689b      	ldr	r3, [r3, #8]
 8002442:	2b00      	cmp	r3, #0
 8002444:	d103      	bne.n	800244e <set_conf+0x178>
            {
                rslt = BME68X_E_NULL_PTR;
 8002446:	23ff      	movs	r3, #255	@ 0xff
 8002448:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
                break;
 800244c:	e070      	b.n	8002530 <set_conf+0x25a>
            }

            if (conf->shared_heatr_dur == 0)
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	8a5b      	ldrh	r3, [r3, #18]
 8002452:	2b00      	cmp	r3, #0
 8002454:	d102      	bne.n	800245c <set_conf+0x186>
            {
                rslt = BME68X_W_DEFINE_SHD_HEATR_DUR;
 8002456:	2303      	movs	r3, #3
 8002458:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
            }

            for (i = 0; i < conf->profile_len; i++)
 800245c:	2300      	movs	r3, #0
 800245e:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 8002462:	e03a      	b.n	80024da <set_conf+0x204>
            {
                rh_reg_addr[i] = BME68X_REG_RES_HEAT0 + i;
 8002464:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8002468:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 800246c:	325a      	adds	r2, #90	@ 0x5a
 800246e:	b2d2      	uxtb	r2, r2
 8002470:	3348      	adds	r3, #72	@ 0x48
 8002472:	443b      	add	r3, r7
 8002474:	f803 2c10 	strb.w	r2, [r3, #-16]
                rh_reg_data[i] = calc_res_heat(conf->heatr_temp_prof[i], dev);
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	689a      	ldr	r2, [r3, #8]
 800247c:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8002480:	005b      	lsls	r3, r3, #1
 8002482:	4413      	add	r3, r2
 8002484:	881b      	ldrh	r3, [r3, #0]
 8002486:	f897 4046 	ldrb.w	r4, [r7, #70]	@ 0x46
 800248a:	6839      	ldr	r1, [r7, #0]
 800248c:	4618      	mov	r0, r3
 800248e:	f7ff fa07 	bl	80018a0 <calc_res_heat>
 8002492:	4603      	mov	r3, r0
 8002494:	461a      	mov	r2, r3
 8002496:	f104 0348 	add.w	r3, r4, #72	@ 0x48
 800249a:	443b      	add	r3, r7
 800249c:	f803 2c1c 	strb.w	r2, [r3, #-28]
                gw_reg_addr[i] = BME68X_REG_GAS_WAIT0 + i;
 80024a0:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80024a4:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 80024a8:	3264      	adds	r2, #100	@ 0x64
 80024aa:	b2d2      	uxtb	r2, r2
 80024ac:	3348      	adds	r3, #72	@ 0x48
 80024ae:	443b      	add	r3, r7
 80024b0:	f803 2c28 	strb.w	r2, [r3, #-40]
                gw_reg_data[i] = (uint8_t) conf->heatr_dur_prof[i];
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	68da      	ldr	r2, [r3, #12]
 80024b8:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80024bc:	005b      	lsls	r3, r3, #1
 80024be:	4413      	add	r3, r2
 80024c0:	881a      	ldrh	r2, [r3, #0]
 80024c2:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80024c6:	b2d2      	uxtb	r2, r2
 80024c8:	3348      	adds	r3, #72	@ 0x48
 80024ca:	443b      	add	r3, r7
 80024cc:	f803 2c34 	strb.w	r2, [r3, #-52]
            for (i = 0; i < conf->profile_len; i++)
 80024d0:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80024d4:	3301      	adds	r3, #1
 80024d6:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	7c1b      	ldrb	r3, [r3, #16]
 80024de:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 80024e2:	429a      	cmp	r2, r3
 80024e4:	d3be      	bcc.n	8002464 <set_conf+0x18e>
            }

            (*nb_conv) = conf->profile_len;
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	7c1a      	ldrb	r2, [r3, #16]
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	701a      	strb	r2, [r3, #0]
            write_len = conf->profile_len;
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	7c1b      	ldrb	r3, [r3, #16]
 80024f2:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
            shared_dur = calc_heatr_dur_shared(conf->shared_heatr_dur);
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	8a5b      	ldrh	r3, [r3, #18]
 80024fa:	4618      	mov	r0, r3
 80024fc:	f000 f83e 	bl	800257c <calc_heatr_dur_shared>
 8002500:	4603      	mov	r3, r0
 8002502:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
            if (rslt == BME68X_OK)
 8002506:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800250a:	2b00      	cmp	r3, #0
 800250c:	d10f      	bne.n	800252e <set_conf+0x258>
            {
                rslt = bme68x_set_regs(&heater_dur_shared_addr, &shared_dur, 1, dev);
 800250e:	f107 0144 	add.w	r1, r7, #68	@ 0x44
 8002512:	f107 0043 	add.w	r0, r7, #67	@ 0x43
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	2201      	movs	r2, #1
 800251a:	f7fe f961 	bl	80007e0 <bme68x_set_regs>
 800251e:	4603      	mov	r3, r0
 8002520:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
            }

            break;
 8002524:	e003      	b.n	800252e <set_conf+0x258>
        default:
            rslt = BME68X_W_DEFINE_OP_MODE;
 8002526:	2301      	movs	r3, #1
 8002528:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800252c:	e000      	b.n	8002530 <set_conf+0x25a>
            break;
 800252e:	bf00      	nop
    }

    if (rslt == BME68X_OK)
 8002530:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8002534:	2b00      	cmp	r3, #0
 8002536:	d10b      	bne.n	8002550 <set_conf+0x27a>
    {
        rslt = bme68x_set_regs(rh_reg_addr, rh_reg_data, write_len, dev);
 8002538:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800253c:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8002540:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	f7fe f94b 	bl	80007e0 <bme68x_set_regs>
 800254a:	4603      	mov	r3, r0
 800254c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }

    if (rslt == BME68X_OK)
 8002550:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8002554:	2b00      	cmp	r3, #0
 8002556:	d10b      	bne.n	8002570 <set_conf+0x29a>
    {
        rslt = bme68x_set_regs(gw_reg_addr, gw_reg_data, write_len, dev);
 8002558:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800255c:	f107 0114 	add.w	r1, r7, #20
 8002560:	f107 0020 	add.w	r0, r7, #32
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	f7fe f93b 	bl	80007e0 <bme68x_set_regs>
 800256a:	4603      	mov	r3, r0
 800256c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }

    return rslt;
 8002570:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
}
 8002574:	4618      	mov	r0, r3
 8002576:	374c      	adds	r7, #76	@ 0x4c
 8002578:	46bd      	mov	sp, r7
 800257a:	bd90      	pop	{r4, r7, pc}

0800257c <calc_heatr_dur_shared>:

/* This internal API is used to calculate the register value for
 * shared heater duration */
static uint8_t calc_heatr_dur_shared(uint16_t dur)
{
 800257c:	b480      	push	{r7}
 800257e:	b085      	sub	sp, #20
 8002580:	af00      	add	r7, sp, #0
 8002582:	4603      	mov	r3, r0
 8002584:	80fb      	strh	r3, [r7, #6]
    uint8_t factor = 0;
 8002586:	2300      	movs	r3, #0
 8002588:	73fb      	strb	r3, [r7, #15]
    uint8_t heatdurval;

    if (dur >= 0x783)
 800258a:	88fb      	ldrh	r3, [r7, #6]
 800258c:	f240 7282 	movw	r2, #1922	@ 0x782
 8002590:	4293      	cmp	r3, r2
 8002592:	d902      	bls.n	800259a <calc_heatr_dur_shared+0x1e>
    {
        heatdurval = 0xff; /* Max duration */
 8002594:	23ff      	movs	r3, #255	@ 0xff
 8002596:	73bb      	strb	r3, [r7, #14]
 8002598:	e01d      	b.n	80025d6 <calc_heatr_dur_shared+0x5a>
    }
    else
    {
        /* Step size of 0.477ms */
        dur = (uint16_t)(((uint32_t)dur * 1000) / 477);
 800259a:	88fb      	ldrh	r3, [r7, #6]
 800259c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80025a0:	fb03 f202 	mul.w	r2, r3, r2
 80025a4:	4b0f      	ldr	r3, [pc, #60]	@ (80025e4 <calc_heatr_dur_shared+0x68>)
 80025a6:	fba3 1302 	umull	r1, r3, r3, r2
 80025aa:	1ad2      	subs	r2, r2, r3
 80025ac:	0852      	lsrs	r2, r2, #1
 80025ae:	4413      	add	r3, r2
 80025b0:	0a1b      	lsrs	r3, r3, #8
 80025b2:	80fb      	strh	r3, [r7, #6]
        while (dur > 0x3F)
 80025b4:	e005      	b.n	80025c2 <calc_heatr_dur_shared+0x46>
        {
            dur = dur >> 2;
 80025b6:	88fb      	ldrh	r3, [r7, #6]
 80025b8:	089b      	lsrs	r3, r3, #2
 80025ba:	80fb      	strh	r3, [r7, #6]
            factor += 1;
 80025bc:	7bfb      	ldrb	r3, [r7, #15]
 80025be:	3301      	adds	r3, #1
 80025c0:	73fb      	strb	r3, [r7, #15]
        while (dur > 0x3F)
 80025c2:	88fb      	ldrh	r3, [r7, #6]
 80025c4:	2b3f      	cmp	r3, #63	@ 0x3f
 80025c6:	d8f6      	bhi.n	80025b6 <calc_heatr_dur_shared+0x3a>
        }

        heatdurval = (uint8_t)(dur + (factor * 64));
 80025c8:	88fb      	ldrh	r3, [r7, #6]
 80025ca:	b2da      	uxtb	r2, r3
 80025cc:	7bfb      	ldrb	r3, [r7, #15]
 80025ce:	019b      	lsls	r3, r3, #6
 80025d0:	b2db      	uxtb	r3, r3
 80025d2:	4413      	add	r3, r2
 80025d4:	73bb      	strb	r3, [r7, #14]
    }

    return heatdurval;
 80025d6:	7bbb      	ldrb	r3, [r7, #14]
}
 80025d8:	4618      	mov	r0, r3
 80025da:	3714      	adds	r7, #20
 80025dc:	46bd      	mov	sp, r7
 80025de:	bc80      	pop	{r7}
 80025e0:	4770      	bx	lr
 80025e2:	bf00      	nop
 80025e4:	12c8b89f 	.word	0x12c8b89f

080025e8 <sort_sensor_data>:

/* This internal API is used sort the sensor data */
static void sort_sensor_data(uint8_t low_index, uint8_t high_index, struct bme68x_data *field[])
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b084      	sub	sp, #16
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	4603      	mov	r3, r0
 80025f0:	603a      	str	r2, [r7, #0]
 80025f2:	71fb      	strb	r3, [r7, #7]
 80025f4:	460b      	mov	r3, r1
 80025f6:	71bb      	strb	r3, [r7, #6]
    int16_t meas_index1;
    int16_t meas_index2;

    meas_index1 = (int16_t)field[low_index]->meas_index;
 80025f8:	79fb      	ldrb	r3, [r7, #7]
 80025fa:	009b      	lsls	r3, r3, #2
 80025fc:	683a      	ldr	r2, [r7, #0]
 80025fe:	4413      	add	r3, r2
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	789b      	ldrb	r3, [r3, #2]
 8002604:	81fb      	strh	r3, [r7, #14]
    meas_index2 = (int16_t)field[high_index]->meas_index;
 8002606:	79bb      	ldrb	r3, [r7, #6]
 8002608:	009b      	lsls	r3, r3, #2
 800260a:	683a      	ldr	r2, [r7, #0]
 800260c:	4413      	add	r3, r2
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	789b      	ldrb	r3, [r3, #2]
 8002612:	81bb      	strh	r3, [r7, #12]
    if ((field[low_index]->status & BME68X_NEW_DATA_MSK) && (field[high_index]->status & BME68X_NEW_DATA_MSK))
 8002614:	79fb      	ldrb	r3, [r7, #7]
 8002616:	009b      	lsls	r3, r3, #2
 8002618:	683a      	ldr	r2, [r7, #0]
 800261a:	4413      	add	r3, r2
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	781b      	ldrb	r3, [r3, #0]
 8002620:	b25b      	sxtb	r3, r3
 8002622:	2b00      	cmp	r3, #0
 8002624:	da21      	bge.n	800266a <sort_sensor_data+0x82>
 8002626:	79bb      	ldrb	r3, [r7, #6]
 8002628:	009b      	lsls	r3, r3, #2
 800262a:	683a      	ldr	r2, [r7, #0]
 800262c:	4413      	add	r3, r2
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	781b      	ldrb	r3, [r3, #0]
 8002632:	b25b      	sxtb	r3, r3
 8002634:	2b00      	cmp	r3, #0
 8002636:	da18      	bge.n	800266a <sort_sensor_data+0x82>
    {
        int16_t diff = meas_index2 - meas_index1;
 8002638:	89ba      	ldrh	r2, [r7, #12]
 800263a:	89fb      	ldrh	r3, [r7, #14]
 800263c:	1ad3      	subs	r3, r2, r3
 800263e:	b29b      	uxth	r3, r3
 8002640:	817b      	strh	r3, [r7, #10]
        if (((diff > -3) && (diff < 0)) || (diff > 2))
 8002642:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002646:	f113 0f02 	cmn.w	r3, #2
 800264a:	db03      	blt.n	8002654 <sort_sensor_data+0x6c>
 800264c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002650:	2b00      	cmp	r3, #0
 8002652:	db03      	blt.n	800265c <sort_sensor_data+0x74>
 8002654:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002658:	2b02      	cmp	r3, #2
 800265a:	dd16      	ble.n	800268a <sort_sensor_data+0xa2>
        {
            swap_fields(low_index, high_index, field);
 800265c:	79b9      	ldrb	r1, [r7, #6]
 800265e:	79fb      	ldrb	r3, [r7, #7]
 8002660:	683a      	ldr	r2, [r7, #0]
 8002662:	4618      	mov	r0, r3
 8002664:	f000 f816 	bl	8002694 <swap_fields>
    {
 8002668:	e00f      	b.n	800268a <sort_sensor_data+0xa2>
        }
    }
    else if (field[high_index]->status & BME68X_NEW_DATA_MSK)
 800266a:	79bb      	ldrb	r3, [r7, #6]
 800266c:	009b      	lsls	r3, r3, #2
 800266e:	683a      	ldr	r2, [r7, #0]
 8002670:	4413      	add	r3, r2
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	781b      	ldrb	r3, [r3, #0]
 8002676:	b25b      	sxtb	r3, r3
 8002678:	2b00      	cmp	r3, #0
 800267a:	da07      	bge.n	800268c <sort_sensor_data+0xa4>
    {
        swap_fields(low_index, high_index, field);
 800267c:	79b9      	ldrb	r1, [r7, #6]
 800267e:	79fb      	ldrb	r3, [r7, #7]
 8002680:	683a      	ldr	r2, [r7, #0]
 8002682:	4618      	mov	r0, r3
 8002684:	f000 f806 	bl	8002694 <swap_fields>
     *         - diff > 2, case 4.
     *
     *     Here the limits of -3 and 2 derive from the fact that there are 3 fields.
     *     These values decrease or increase respectively if the number of fields increases.
     */
}
 8002688:	e000      	b.n	800268c <sort_sensor_data+0xa4>
    {
 800268a:	bf00      	nop
}
 800268c:	bf00      	nop
 800268e:	3710      	adds	r7, #16
 8002690:	46bd      	mov	sp, r7
 8002692:	bd80      	pop	{r7, pc}

08002694 <swap_fields>:

/* This internal API is used sort the sensor data */
static void swap_fields(uint8_t index1, uint8_t index2, struct bme68x_data *field[])
{
 8002694:	b480      	push	{r7}
 8002696:	b085      	sub	sp, #20
 8002698:	af00      	add	r7, sp, #0
 800269a:	4603      	mov	r3, r0
 800269c:	603a      	str	r2, [r7, #0]
 800269e:	71fb      	strb	r3, [r7, #7]
 80026a0:	460b      	mov	r3, r1
 80026a2:	71bb      	strb	r3, [r7, #6]
    struct bme68x_data *temp;

    temp = field[index1];
 80026a4:	79fb      	ldrb	r3, [r7, #7]
 80026a6:	009b      	lsls	r3, r3, #2
 80026a8:	683a      	ldr	r2, [r7, #0]
 80026aa:	4413      	add	r3, r2
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	60fb      	str	r3, [r7, #12]
    field[index1] = field[index2];
 80026b0:	79bb      	ldrb	r3, [r7, #6]
 80026b2:	009b      	lsls	r3, r3, #2
 80026b4:	683a      	ldr	r2, [r7, #0]
 80026b6:	441a      	add	r2, r3
 80026b8:	79fb      	ldrb	r3, [r7, #7]
 80026ba:	009b      	lsls	r3, r3, #2
 80026bc:	6839      	ldr	r1, [r7, #0]
 80026be:	440b      	add	r3, r1
 80026c0:	6812      	ldr	r2, [r2, #0]
 80026c2:	601a      	str	r2, [r3, #0]
    field[index2] = temp;
 80026c4:	79bb      	ldrb	r3, [r7, #6]
 80026c6:	009b      	lsls	r3, r3, #2
 80026c8:	683a      	ldr	r2, [r7, #0]
 80026ca:	4413      	add	r3, r2
 80026cc:	68fa      	ldr	r2, [r7, #12]
 80026ce:	601a      	str	r2, [r3, #0]
}
 80026d0:	bf00      	nop
 80026d2:	3714      	adds	r7, #20
 80026d4:	46bd      	mov	sp, r7
 80026d6:	bc80      	pop	{r7}
 80026d8:	4770      	bx	lr

080026da <get_calib_data>:
    return rslt;
}

/* This internal API is used to read the calibration coefficients */
static int8_t get_calib_data(struct bme68x_dev *dev)
{
 80026da:	b580      	push	{r7, lr}
 80026dc:	b08e      	sub	sp, #56	@ 0x38
 80026de:	af00      	add	r7, sp, #0
 80026e0:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t coeff_array[BME68X_LEN_COEFF_ALL];

    rslt = bme68x_get_regs(BME68X_REG_COEFF1, coeff_array, BME68X_LEN_COEFF1, dev);
 80026e2:	f107 010c 	add.w	r1, r7, #12
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	2217      	movs	r2, #23
 80026ea:	208a      	movs	r0, #138	@ 0x8a
 80026ec:	f7fe f907 	bl	80008fe <bme68x_get_regs>
 80026f0:	4603      	mov	r3, r0
 80026f2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if (rslt == BME68X_OK)
 80026f6:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d10b      	bne.n	8002716 <get_calib_data+0x3c>
    {
        rslt = bme68x_get_regs(BME68X_REG_COEFF2, &coeff_array[BME68X_LEN_COEFF1], BME68X_LEN_COEFF2, dev);
 80026fe:	f107 030c 	add.w	r3, r7, #12
 8002702:	f103 0117 	add.w	r1, r3, #23
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	220e      	movs	r2, #14
 800270a:	20e1      	movs	r0, #225	@ 0xe1
 800270c:	f7fe f8f7 	bl	80008fe <bme68x_get_regs>
 8002710:	4603      	mov	r3, r0
 8002712:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    }

    if (rslt == BME68X_OK)
 8002716:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800271a:	2b00      	cmp	r3, #0
 800271c:	d10b      	bne.n	8002736 <get_calib_data+0x5c>
    {
        rslt = bme68x_get_regs(BME68X_REG_COEFF3,
 800271e:	f107 030c 	add.w	r3, r7, #12
 8002722:	f103 0125 	add.w	r1, r3, #37	@ 0x25
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	2205      	movs	r2, #5
 800272a:	2000      	movs	r0, #0
 800272c:	f7fe f8e7 	bl	80008fe <bme68x_get_regs>
 8002730:	4603      	mov	r3, r0
 8002732:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                               &coeff_array[BME68X_LEN_COEFF1 + BME68X_LEN_COEFF2],
                               BME68X_LEN_COEFF3,
                               dev);
    }

    if (rslt == BME68X_OK)
 8002736:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800273a:	2b00      	cmp	r3, #0
 800273c:	f040 80d6 	bne.w	80028ec <get_calib_data+0x212>
    {
        /* Temperature related coefficients */
        dev->calib.par_t1 =
            (uint16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_T1_MSB], coeff_array[BME68X_IDX_T1_LSB]));
 8002740:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002744:	b21b      	sxth	r3, r3
 8002746:	021b      	lsls	r3, r3, #8
 8002748:	b21a      	sxth	r2, r3
 800274a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800274e:	b21b      	sxth	r3, r3
 8002750:	4313      	orrs	r3, r2
 8002752:	b21b      	sxth	r3, r3
 8002754:	b29a      	uxth	r2, r3
        dev->calib.par_t1 =
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	83da      	strh	r2, [r3, #30]
        dev->calib.par_t2 =
            (int16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_T2_MSB], coeff_array[BME68X_IDX_T2_LSB]));
 800275a:	7b7b      	ldrb	r3, [r7, #13]
 800275c:	b21b      	sxth	r3, r3
 800275e:	021b      	lsls	r3, r3, #8
 8002760:	b21a      	sxth	r2, r3
 8002762:	7b3b      	ldrb	r3, [r7, #12]
 8002764:	b21b      	sxth	r3, r3
 8002766:	4313      	orrs	r3, r2
 8002768:	b21a      	sxth	r2, r3
        dev->calib.par_t2 =
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	841a      	strh	r2, [r3, #32]
        dev->calib.par_t3 = (int8_t)(coeff_array[BME68X_IDX_T3]);
 800276e:	7bbb      	ldrb	r3, [r7, #14]
 8002770:	b25a      	sxtb	r2, r3
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

        /* Pressure related coefficients */
        dev->calib.par_p1 =
            (uint16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_P1_MSB], coeff_array[BME68X_IDX_P1_LSB]));
 8002778:	7c7b      	ldrb	r3, [r7, #17]
 800277a:	b21b      	sxth	r3, r3
 800277c:	021b      	lsls	r3, r3, #8
 800277e:	b21a      	sxth	r2, r3
 8002780:	7c3b      	ldrb	r3, [r7, #16]
 8002782:	b21b      	sxth	r3, r3
 8002784:	4313      	orrs	r3, r2
 8002786:	b21b      	sxth	r3, r3
 8002788:	b29a      	uxth	r2, r3
        dev->calib.par_p1 =
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	849a      	strh	r2, [r3, #36]	@ 0x24
        dev->calib.par_p2 =
            (int16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_P2_MSB], coeff_array[BME68X_IDX_P2_LSB]));
 800278e:	7cfb      	ldrb	r3, [r7, #19]
 8002790:	b21b      	sxth	r3, r3
 8002792:	021b      	lsls	r3, r3, #8
 8002794:	b21a      	sxth	r2, r3
 8002796:	7cbb      	ldrb	r3, [r7, #18]
 8002798:	b21b      	sxth	r3, r3
 800279a:	4313      	orrs	r3, r2
 800279c:	b21a      	sxth	r2, r3
        dev->calib.par_p2 =
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	84da      	strh	r2, [r3, #38]	@ 0x26
        dev->calib.par_p3 = (int8_t)coeff_array[BME68X_IDX_P3];
 80027a2:	7d3b      	ldrb	r3, [r7, #20]
 80027a4:	b25a      	sxtb	r2, r3
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        dev->calib.par_p4 =
            (int16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_P4_MSB], coeff_array[BME68X_IDX_P4_LSB]));
 80027ac:	7dfb      	ldrb	r3, [r7, #23]
 80027ae:	b21b      	sxth	r3, r3
 80027b0:	021b      	lsls	r3, r3, #8
 80027b2:	b21a      	sxth	r2, r3
 80027b4:	7dbb      	ldrb	r3, [r7, #22]
 80027b6:	b21b      	sxth	r3, r3
 80027b8:	4313      	orrs	r3, r2
 80027ba:	b21a      	sxth	r2, r3
        dev->calib.par_p4 =
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	855a      	strh	r2, [r3, #42]	@ 0x2a
        dev->calib.par_p5 =
            (int16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_P5_MSB], coeff_array[BME68X_IDX_P5_LSB]));
 80027c0:	7e7b      	ldrb	r3, [r7, #25]
 80027c2:	b21b      	sxth	r3, r3
 80027c4:	021b      	lsls	r3, r3, #8
 80027c6:	b21a      	sxth	r2, r3
 80027c8:	7e3b      	ldrb	r3, [r7, #24]
 80027ca:	b21b      	sxth	r3, r3
 80027cc:	4313      	orrs	r3, r2
 80027ce:	b21a      	sxth	r2, r3
        dev->calib.par_p5 =
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	859a      	strh	r2, [r3, #44]	@ 0x2c
        dev->calib.par_p6 = (int8_t)(coeff_array[BME68X_IDX_P6]);
 80027d4:	7efb      	ldrb	r3, [r7, #27]
 80027d6:	b25a      	sxtb	r2, r3
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
        dev->calib.par_p7 = (int8_t)(coeff_array[BME68X_IDX_P7]);
 80027de:	7ebb      	ldrb	r3, [r7, #26]
 80027e0:	b25a      	sxtb	r2, r3
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
        dev->calib.par_p8 =
            (int16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_P8_MSB], coeff_array[BME68X_IDX_P8_LSB]));
 80027e8:	7ffb      	ldrb	r3, [r7, #31]
 80027ea:	b21b      	sxth	r3, r3
 80027ec:	021b      	lsls	r3, r3, #8
 80027ee:	b21a      	sxth	r2, r3
 80027f0:	7fbb      	ldrb	r3, [r7, #30]
 80027f2:	b21b      	sxth	r3, r3
 80027f4:	4313      	orrs	r3, r2
 80027f6:	b21a      	sxth	r2, r3
        dev->calib.par_p8 =
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	861a      	strh	r2, [r3, #48]	@ 0x30
        dev->calib.par_p9 =
            (int16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_P9_MSB], coeff_array[BME68X_IDX_P9_LSB]));
 80027fc:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8002800:	b21b      	sxth	r3, r3
 8002802:	021b      	lsls	r3, r3, #8
 8002804:	b21a      	sxth	r2, r3
 8002806:	f897 3020 	ldrb.w	r3, [r7, #32]
 800280a:	b21b      	sxth	r3, r3
 800280c:	4313      	orrs	r3, r2
 800280e:	b21a      	sxth	r2, r3
        dev->calib.par_p9 =
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	865a      	strh	r2, [r3, #50]	@ 0x32
        dev->calib.par_p10 = (uint8_t)(coeff_array[BME68X_IDX_P10]);
 8002814:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        /* Humidity related coefficients */
        dev->calib.par_h1 =
            (uint16_t)(((uint16_t)coeff_array[BME68X_IDX_H1_MSB] << 4) |
 800281e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8002822:	b21b      	sxth	r3, r3
 8002824:	011b      	lsls	r3, r3, #4
 8002826:	b21a      	sxth	r2, r3
                       (coeff_array[BME68X_IDX_H1_LSB] & BME68X_BIT_H1_DATA_MSK));
 8002828:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800282c:	b21b      	sxth	r3, r3
 800282e:	f003 030f 	and.w	r3, r3, #15
 8002832:	b21b      	sxth	r3, r3
            (uint16_t)(((uint16_t)coeff_array[BME68X_IDX_H1_MSB] << 4) |
 8002834:	4313      	orrs	r3, r2
 8002836:	b21b      	sxth	r3, r3
 8002838:	b29a      	uxth	r2, r3
        dev->calib.par_h1 =
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	821a      	strh	r2, [r3, #16]
        dev->calib.par_h2 =
            (uint16_t)(((uint16_t)coeff_array[BME68X_IDX_H2_MSB] << 4) | ((coeff_array[BME68X_IDX_H2_LSB]) >> 4));
 800283e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002842:	b21b      	sxth	r3, r3
 8002844:	011b      	lsls	r3, r3, #4
 8002846:	b21a      	sxth	r2, r3
 8002848:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800284c:	091b      	lsrs	r3, r3, #4
 800284e:	b2db      	uxtb	r3, r3
 8002850:	b21b      	sxth	r3, r3
 8002852:	4313      	orrs	r3, r2
 8002854:	b21b      	sxth	r3, r3
 8002856:	b29a      	uxth	r2, r3
        dev->calib.par_h2 =
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	825a      	strh	r2, [r3, #18]
        dev->calib.par_h3 = (int8_t)coeff_array[BME68X_IDX_H3];
 800285c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002860:	b25a      	sxtb	r2, r3
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	751a      	strb	r2, [r3, #20]
        dev->calib.par_h4 = (int8_t)coeff_array[BME68X_IDX_H4];
 8002866:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800286a:	b25a      	sxtb	r2, r3
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	755a      	strb	r2, [r3, #21]
        dev->calib.par_h5 = (int8_t)coeff_array[BME68X_IDX_H5];
 8002870:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002874:	b25a      	sxtb	r2, r3
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	759a      	strb	r2, [r3, #22]
        dev->calib.par_h6 = (uint8_t)coeff_array[BME68X_IDX_H6];
 800287a:	f897 2029 	ldrb.w	r2, [r7, #41]	@ 0x29
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	75da      	strb	r2, [r3, #23]
        dev->calib.par_h7 = (int8_t)coeff_array[BME68X_IDX_H7];
 8002882:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8002886:	b25a      	sxtb	r2, r3
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	761a      	strb	r2, [r3, #24]

        /* Gas heater related coefficients */
        dev->calib.par_gh1 = (int8_t)coeff_array[BME68X_IDX_GH1];
 800288c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002890:	b25a      	sxtb	r2, r3
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	765a      	strb	r2, [r3, #25]
        dev->calib.par_gh2 =
            (int16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_GH2_MSB], coeff_array[BME68X_IDX_GH2_LSB]));
 8002896:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800289a:	b21b      	sxth	r3, r3
 800289c:	021b      	lsls	r3, r3, #8
 800289e:	b21a      	sxth	r2, r3
 80028a0:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80028a4:	b21b      	sxth	r3, r3
 80028a6:	4313      	orrs	r3, r2
 80028a8:	b21a      	sxth	r2, r3
        dev->calib.par_gh2 =
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	835a      	strh	r2, [r3, #26]
        dev->calib.par_gh3 = (int8_t)coeff_array[BME68X_IDX_GH3];
 80028ae:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80028b2:	b25a      	sxtb	r2, r3
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	771a      	strb	r2, [r3, #28]

        /* Other coefficients */
        dev->calib.res_heat_range = ((coeff_array[BME68X_IDX_RES_HEAT_RANGE] & BME68X_RHRANGE_MSK) / 16);
 80028b8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80028bc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	da00      	bge.n	80028c6 <get_calib_data+0x1ec>
 80028c4:	330f      	adds	r3, #15
 80028c6:	111b      	asrs	r3, r3, #4
 80028c8:	b2da      	uxtb	r2, r3
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        dev->calib.res_heat_val = (int8_t)coeff_array[BME68X_IDX_RES_HEAT_VAL];
 80028d0:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80028d4:	b25a      	sxtb	r2, r3
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        dev->calib.range_sw_err = ((int8_t)(coeff_array[BME68X_IDX_RANGE_SW_ERR] & BME68X_RSERROR_MSK)) / 16;
 80028dc:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80028e0:	b25b      	sxtb	r3, r3
 80028e2:	111b      	asrs	r3, r3, #4
 80028e4:	b25a      	sxtb	r2, r3
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }

    return rslt;
 80028ec:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 80028f0:	4618      	mov	r0, r3
 80028f2:	3738      	adds	r7, #56	@ 0x38
 80028f4:	46bd      	mov	sp, r7
 80028f6:	bd80      	pop	{r7, pc}

080028f8 <read_variant_id>:

/* This internal API is used to read variant ID information from the register */
static int8_t read_variant_id(struct bme68x_dev *dev)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b084      	sub	sp, #16
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_data = 0;
 8002900:	2300      	movs	r3, #0
 8002902:	73bb      	strb	r3, [r7, #14]

    /* Read variant ID information register */
    rslt = bme68x_get_regs(BME68X_REG_VARIANT_ID, &reg_data, 1, dev);
 8002904:	f107 010e 	add.w	r1, r7, #14
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	2201      	movs	r2, #1
 800290c:	20f0      	movs	r0, #240	@ 0xf0
 800290e:	f7fd fff6 	bl	80008fe <bme68x_get_regs>
 8002912:	4603      	mov	r3, r0
 8002914:	73fb      	strb	r3, [r7, #15]

    if (rslt == BME68X_OK)
 8002916:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800291a:	2b00      	cmp	r3, #0
 800291c:	d103      	bne.n	8002926 <read_variant_id+0x2e>
    {
        dev->variant_id = reg_data;
 800291e:	7bbb      	ldrb	r3, [r7, #14]
 8002920:	461a      	mov	r2, r3
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	609a      	str	r2, [r3, #8]
    }

    return rslt;
 8002926:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800292a:	4618      	mov	r0, r3
 800292c:	3710      	adds	r7, #16
 800292e:	46bd      	mov	sp, r7
 8002930:	bd80      	pop	{r7, pc}
	...

08002934 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b084      	sub	sp, #16
 8002938:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800293a:	4b18      	ldr	r3, [pc, #96]	@ (800299c <HAL_MspInit+0x68>)
 800293c:	699b      	ldr	r3, [r3, #24]
 800293e:	4a17      	ldr	r2, [pc, #92]	@ (800299c <HAL_MspInit+0x68>)
 8002940:	f043 0301 	orr.w	r3, r3, #1
 8002944:	6193      	str	r3, [r2, #24]
 8002946:	4b15      	ldr	r3, [pc, #84]	@ (800299c <HAL_MspInit+0x68>)
 8002948:	699b      	ldr	r3, [r3, #24]
 800294a:	f003 0301 	and.w	r3, r3, #1
 800294e:	60bb      	str	r3, [r7, #8]
 8002950:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002952:	4b12      	ldr	r3, [pc, #72]	@ (800299c <HAL_MspInit+0x68>)
 8002954:	69db      	ldr	r3, [r3, #28]
 8002956:	4a11      	ldr	r2, [pc, #68]	@ (800299c <HAL_MspInit+0x68>)
 8002958:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800295c:	61d3      	str	r3, [r2, #28]
 800295e:	4b0f      	ldr	r3, [pc, #60]	@ (800299c <HAL_MspInit+0x68>)
 8002960:	69db      	ldr	r3, [r3, #28]
 8002962:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002966:	607b      	str	r3, [r7, #4]
 8002968:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800296a:	2200      	movs	r2, #0
 800296c:	210f      	movs	r1, #15
 800296e:	f06f 0001 	mvn.w	r0, #1
 8002972:	f000 fb2c 	bl	8002fce <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002976:	4b0a      	ldr	r3, [pc, #40]	@ (80029a0 <HAL_MspInit+0x6c>)
 8002978:	685b      	ldr	r3, [r3, #4]
 800297a:	60fb      	str	r3, [r7, #12]
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8002982:	60fb      	str	r3, [r7, #12]
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800298a:	60fb      	str	r3, [r7, #12]
 800298c:	4a04      	ldr	r2, [pc, #16]	@ (80029a0 <HAL_MspInit+0x6c>)
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002992:	bf00      	nop
 8002994:	3710      	adds	r7, #16
 8002996:	46bd      	mov	sp, r7
 8002998:	bd80      	pop	{r7, pc}
 800299a:	bf00      	nop
 800299c:	40021000 	.word	0x40021000
 80029a0:	40010000 	.word	0x40010000

080029a4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b08e      	sub	sp, #56	@ 0x38
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029ac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80029b0:	2200      	movs	r2, #0
 80029b2:	601a      	str	r2, [r3, #0]
 80029b4:	605a      	str	r2, [r3, #4]
 80029b6:	609a      	str	r2, [r3, #8]
 80029b8:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	4a59      	ldr	r2, [pc, #356]	@ (8002b24 <HAL_SPI_MspInit+0x180>)
 80029c0:	4293      	cmp	r3, r2
 80029c2:	d158      	bne.n	8002a76 <HAL_SPI_MspInit+0xd2>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80029c4:	4b58      	ldr	r3, [pc, #352]	@ (8002b28 <HAL_SPI_MspInit+0x184>)
 80029c6:	699b      	ldr	r3, [r3, #24]
 80029c8:	4a57      	ldr	r2, [pc, #348]	@ (8002b28 <HAL_SPI_MspInit+0x184>)
 80029ca:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80029ce:	6193      	str	r3, [r2, #24]
 80029d0:	4b55      	ldr	r3, [pc, #340]	@ (8002b28 <HAL_SPI_MspInit+0x184>)
 80029d2:	699b      	ldr	r3, [r3, #24]
 80029d4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80029d8:	623b      	str	r3, [r7, #32]
 80029da:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029dc:	4b52      	ldr	r3, [pc, #328]	@ (8002b28 <HAL_SPI_MspInit+0x184>)
 80029de:	699b      	ldr	r3, [r3, #24]
 80029e0:	4a51      	ldr	r2, [pc, #324]	@ (8002b28 <HAL_SPI_MspInit+0x184>)
 80029e2:	f043 0304 	orr.w	r3, r3, #4
 80029e6:	6193      	str	r3, [r2, #24]
 80029e8:	4b4f      	ldr	r3, [pc, #316]	@ (8002b28 <HAL_SPI_MspInit+0x184>)
 80029ea:	699b      	ldr	r3, [r3, #24]
 80029ec:	f003 0304 	and.w	r3, r3, #4
 80029f0:	61fb      	str	r3, [r7, #28]
 80029f2:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80029f4:	4b4c      	ldr	r3, [pc, #304]	@ (8002b28 <HAL_SPI_MspInit+0x184>)
 80029f6:	699b      	ldr	r3, [r3, #24]
 80029f8:	4a4b      	ldr	r2, [pc, #300]	@ (8002b28 <HAL_SPI_MspInit+0x184>)
 80029fa:	f043 0308 	orr.w	r3, r3, #8
 80029fe:	6193      	str	r3, [r2, #24]
 8002a00:	4b49      	ldr	r3, [pc, #292]	@ (8002b28 <HAL_SPI_MspInit+0x184>)
 8002a02:	699b      	ldr	r3, [r3, #24]
 8002a04:	f003 0308 	and.w	r3, r3, #8
 8002a08:	61bb      	str	r3, [r7, #24]
 8002a0a:	69bb      	ldr	r3, [r7, #24]
    PA15     ------> SPI1_NSS --> Done Manually
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002a0c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002a10:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a12:	2301      	movs	r3, #1
 8002a14:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002a16:	2303      	movs	r3, #3
 8002a18:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002a1a:	2301      	movs	r3, #1
 8002a1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a1e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002a22:	4619      	mov	r1, r3
 8002a24:	4841      	ldr	r0, [pc, #260]	@ (8002b2c <HAL_SPI_MspInit+0x188>)
 8002a26:	f000 fafd 	bl	8003024 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 8002a2a:	2328      	movs	r3, #40	@ 0x28
 8002a2c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a2e:	2302      	movs	r3, #2
 8002a30:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002a32:	2303      	movs	r3, #3
 8002a34:	633b      	str	r3, [r7, #48]	@ 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a36:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002a3a:	4619      	mov	r1, r3
 8002a3c:	483c      	ldr	r0, [pc, #240]	@ (8002b30 <HAL_SPI_MspInit+0x18c>)
 8002a3e:	f000 faf1 	bl	8003024 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002a42:	2310      	movs	r3, #16
 8002a44:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a46:	2300      	movs	r3, #0
 8002a48:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a4e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002a52:	4619      	mov	r1, r3
 8002a54:	4836      	ldr	r0, [pc, #216]	@ (8002b30 <HAL_SPI_MspInit+0x18c>)
 8002a56:	f000 fae5 	bl	8003024 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_SPI1_ENABLE();
 8002a5a:	4b36      	ldr	r3, [pc, #216]	@ (8002b34 <HAL_SPI_MspInit+0x190>)
 8002a5c:	685b      	ldr	r3, [r3, #4]
 8002a5e:	637b      	str	r3, [r7, #52]	@ 0x34
 8002a60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002a62:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8002a66:	637b      	str	r3, [r7, #52]	@ 0x34
 8002a68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002a6a:	f043 0301 	orr.w	r3, r3, #1
 8002a6e:	637b      	str	r3, [r7, #52]	@ 0x34
 8002a70:	4a30      	ldr	r2, [pc, #192]	@ (8002b34 <HAL_SPI_MspInit+0x190>)
 8002a72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002a74:	6053      	str	r3, [r2, #4]
    /* USER CODE BEGIN SPI1_MspInit 1 */

    /* USER CODE END SPI1_MspInit 1 */

  }
  if(hspi->Instance==SPI2)
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	4a2f      	ldr	r2, [pc, #188]	@ (8002b38 <HAL_SPI_MspInit+0x194>)
 8002a7c:	4293      	cmp	r3, r2
 8002a7e:	d14c      	bne.n	8002b1a <HAL_SPI_MspInit+0x176>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002a80:	4b29      	ldr	r3, [pc, #164]	@ (8002b28 <HAL_SPI_MspInit+0x184>)
 8002a82:	69db      	ldr	r3, [r3, #28]
 8002a84:	4a28      	ldr	r2, [pc, #160]	@ (8002b28 <HAL_SPI_MspInit+0x184>)
 8002a86:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002a8a:	61d3      	str	r3, [r2, #28]
 8002a8c:	4b26      	ldr	r3, [pc, #152]	@ (8002b28 <HAL_SPI_MspInit+0x184>)
 8002a8e:	69db      	ldr	r3, [r3, #28]
 8002a90:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a94:	617b      	str	r3, [r7, #20]
 8002a96:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a98:	4b23      	ldr	r3, [pc, #140]	@ (8002b28 <HAL_SPI_MspInit+0x184>)
 8002a9a:	699b      	ldr	r3, [r3, #24]
 8002a9c:	4a22      	ldr	r2, [pc, #136]	@ (8002b28 <HAL_SPI_MspInit+0x184>)
 8002a9e:	f043 0304 	orr.w	r3, r3, #4
 8002aa2:	6193      	str	r3, [r2, #24]
 8002aa4:	4b20      	ldr	r3, [pc, #128]	@ (8002b28 <HAL_SPI_MspInit+0x184>)
 8002aa6:	699b      	ldr	r3, [r3, #24]
 8002aa8:	f003 0304 	and.w	r3, r3, #4
 8002aac:	613b      	str	r3, [r7, #16]
 8002aae:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ab0:	4b1d      	ldr	r3, [pc, #116]	@ (8002b28 <HAL_SPI_MspInit+0x184>)
 8002ab2:	699b      	ldr	r3, [r3, #24]
 8002ab4:	4a1c      	ldr	r2, [pc, #112]	@ (8002b28 <HAL_SPI_MspInit+0x184>)
 8002ab6:	f043 0308 	orr.w	r3, r3, #8
 8002aba:	6193      	str	r3, [r2, #24]
 8002abc:	4b1a      	ldr	r3, [pc, #104]	@ (8002b28 <HAL_SPI_MspInit+0x184>)
 8002abe:	699b      	ldr	r3, [r3, #24]
 8002ac0:	f003 0308 	and.w	r3, r3, #8
 8002ac4:	60fb      	str	r3, [r7, #12]
 8002ac6:	68fb      	ldr	r3, [r7, #12]
    PA12     ------> SPI1_NSS --> Done Manually
    PB13     ------> SPI1_SCK
    PB14     ------> SPI1_MISO
    PB15     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002ac8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002acc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ace:	2301      	movs	r3, #1
 8002ad0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002ad2:	2303      	movs	r3, #3
 8002ad4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002ad6:	2301      	movs	r3, #1
 8002ad8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ada:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002ade:	4619      	mov	r1, r3
 8002ae0:	4812      	ldr	r0, [pc, #72]	@ (8002b2c <HAL_SPI_MspInit+0x188>)
 8002ae2:	f000 fa9f 	bl	8003024 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8002ae6:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8002aea:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002aec:	2302      	movs	r3, #2
 8002aee:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002af0:	2303      	movs	r3, #3
 8002af2:	633b      	str	r3, [r7, #48]	@ 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002af4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002af8:	4619      	mov	r1, r3
 8002afa:	480d      	ldr	r0, [pc, #52]	@ (8002b30 <HAL_SPI_MspInit+0x18c>)
 8002afc:	f000 fa92 	bl	8003024 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8002b00:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002b04:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b06:	2300      	movs	r3, #0
 8002b08:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b0e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002b12:	4619      	mov	r1, r3
 8002b14:	4806      	ldr	r0, [pc, #24]	@ (8002b30 <HAL_SPI_MspInit+0x18c>)
 8002b16:	f000 fa85 	bl	8003024 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI1_MspInit 1 */

    /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002b1a:	bf00      	nop
 8002b1c:	3738      	adds	r7, #56	@ 0x38
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bd80      	pop	{r7, pc}
 8002b22:	bf00      	nop
 8002b24:	40013000 	.word	0x40013000
 8002b28:	40021000 	.word	0x40021000
 8002b2c:	40010800 	.word	0x40010800
 8002b30:	40010c00 	.word	0x40010c00
 8002b34:	40010000 	.word	0x40010000
 8002b38:	40003800 	.word	0x40003800

08002b3c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b08c      	sub	sp, #48	@ 0x30
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8002b44:	2300      	movs	r3, #0
 8002b46:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8002b48:	2300      	movs	r3, #0
 8002b4a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002b52:	4b2e      	ldr	r3, [pc, #184]	@ (8002c0c <HAL_InitTick+0xd0>)
 8002b54:	699b      	ldr	r3, [r3, #24]
 8002b56:	4a2d      	ldr	r2, [pc, #180]	@ (8002c0c <HAL_InitTick+0xd0>)
 8002b58:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002b5c:	6193      	str	r3, [r2, #24]
 8002b5e:	4b2b      	ldr	r3, [pc, #172]	@ (8002c0c <HAL_InitTick+0xd0>)
 8002b60:	699b      	ldr	r3, [r3, #24]
 8002b62:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002b66:	60bb      	str	r3, [r7, #8]
 8002b68:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002b6a:	f107 020c 	add.w	r2, r7, #12
 8002b6e:	f107 0310 	add.w	r3, r7, #16
 8002b72:	4611      	mov	r1, r2
 8002b74:	4618      	mov	r0, r3
 8002b76:	f000 ffcf 	bl	8003b18 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8002b7a:	f000 ffb9 	bl	8003af0 <HAL_RCC_GetPCLK2Freq>
 8002b7e:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002b80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b82:	4a23      	ldr	r2, [pc, #140]	@ (8002c10 <HAL_InitTick+0xd4>)
 8002b84:	fba2 2303 	umull	r2, r3, r2, r3
 8002b88:	0c9b      	lsrs	r3, r3, #18
 8002b8a:	3b01      	subs	r3, #1
 8002b8c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002b8e:	4b21      	ldr	r3, [pc, #132]	@ (8002c14 <HAL_InitTick+0xd8>)
 8002b90:	4a21      	ldr	r2, [pc, #132]	@ (8002c18 <HAL_InitTick+0xdc>)
 8002b92:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8002b94:	4b1f      	ldr	r3, [pc, #124]	@ (8002c14 <HAL_InitTick+0xd8>)
 8002b96:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002b9a:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8002b9c:	4a1d      	ldr	r2, [pc, #116]	@ (8002c14 <HAL_InitTick+0xd8>)
 8002b9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ba0:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8002ba2:	4b1c      	ldr	r3, [pc, #112]	@ (8002c14 <HAL_InitTick+0xd8>)
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ba8:	4b1a      	ldr	r3, [pc, #104]	@ (8002c14 <HAL_InitTick+0xd8>)
 8002baa:	2200      	movs	r2, #0
 8002bac:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002bae:	4b19      	ldr	r3, [pc, #100]	@ (8002c14 <HAL_InitTick+0xd8>)
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8002bb4:	4817      	ldr	r0, [pc, #92]	@ (8002c14 <HAL_InitTick+0xd8>)
 8002bb6:	f001 fc28 	bl	800440a <HAL_TIM_Base_Init>
 8002bba:	4603      	mov	r3, r0
 8002bbc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8002bc0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d11b      	bne.n	8002c00 <HAL_InitTick+0xc4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8002bc8:	4812      	ldr	r0, [pc, #72]	@ (8002c14 <HAL_InitTick+0xd8>)
 8002bca:	f001 fc77 	bl	80044bc <HAL_TIM_Base_Start_IT>
 8002bce:	4603      	mov	r3, r0
 8002bd0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8002bd4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d111      	bne.n	8002c00 <HAL_InitTick+0xc4>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8002bdc:	2019      	movs	r0, #25
 8002bde:	f000 fa12 	bl	8003006 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	2b0f      	cmp	r3, #15
 8002be6:	d808      	bhi.n	8002bfa <HAL_InitTick+0xbe>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority, 0U);
 8002be8:	2200      	movs	r2, #0
 8002bea:	6879      	ldr	r1, [r7, #4]
 8002bec:	2019      	movs	r0, #25
 8002bee:	f000 f9ee 	bl	8002fce <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002bf2:	4a0a      	ldr	r2, [pc, #40]	@ (8002c1c <HAL_InitTick+0xe0>)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6013      	str	r3, [r2, #0]
 8002bf8:	e002      	b.n	8002c00 <HAL_InitTick+0xc4>
      }
      else
      {
        status = HAL_ERROR;
 8002bfa:	2301      	movs	r3, #1
 8002bfc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8002c00:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8002c04:	4618      	mov	r0, r3
 8002c06:	3730      	adds	r7, #48	@ 0x30
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	bd80      	pop	{r7, pc}
 8002c0c:	40021000 	.word	0x40021000
 8002c10:	431bde83 	.word	0x431bde83
 8002c14:	20000088 	.word	0x20000088
 8002c18:	40012c00 	.word	0x40012c00
 8002c1c:	20000004 	.word	0x20000004

08002c20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002c20:	b480      	push	{r7}
 8002c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002c24:	bf00      	nop
 8002c26:	e7fd      	b.n	8002c24 <NMI_Handler+0x4>

08002c28 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002c28:	b480      	push	{r7}
 8002c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002c2c:	bf00      	nop
 8002c2e:	e7fd      	b.n	8002c2c <HardFault_Handler+0x4>

08002c30 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002c30:	b480      	push	{r7}
 8002c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002c34:	bf00      	nop
 8002c36:	e7fd      	b.n	8002c34 <MemManage_Handler+0x4>

08002c38 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002c38:	b480      	push	{r7}
 8002c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002c3c:	bf00      	nop
 8002c3e:	e7fd      	b.n	8002c3c <BusFault_Handler+0x4>

08002c40 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002c40:	b480      	push	{r7}
 8002c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002c44:	bf00      	nop
 8002c46:	e7fd      	b.n	8002c44 <UsageFault_Handler+0x4>

08002c48 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002c48:	b480      	push	{r7}
 8002c4a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002c4c:	bf00      	nop
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bc80      	pop	{r7}
 8002c52:	4770      	bx	lr

08002c54 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002c58:	4802      	ldr	r0, [pc, #8]	@ (8002c64 <TIM1_UP_IRQHandler+0x10>)
 8002c5a:	f001 fc81 	bl	8004560 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8002c5e:	bf00      	nop
 8002c60:	bd80      	pop	{r7, pc}
 8002c62:	bf00      	nop
 8002c64:	20000088 	.word	0x20000088

08002c68 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b086      	sub	sp, #24
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	60f8      	str	r0, [r7, #12]
 8002c70:	60b9      	str	r1, [r7, #8]
 8002c72:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c74:	2300      	movs	r3, #0
 8002c76:	617b      	str	r3, [r7, #20]
 8002c78:	e00a      	b.n	8002c90 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002c7a:	f3af 8000 	nop.w
 8002c7e:	4601      	mov	r1, r0
 8002c80:	68bb      	ldr	r3, [r7, #8]
 8002c82:	1c5a      	adds	r2, r3, #1
 8002c84:	60ba      	str	r2, [r7, #8]
 8002c86:	b2ca      	uxtb	r2, r1
 8002c88:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c8a:	697b      	ldr	r3, [r7, #20]
 8002c8c:	3301      	adds	r3, #1
 8002c8e:	617b      	str	r3, [r7, #20]
 8002c90:	697a      	ldr	r2, [r7, #20]
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	429a      	cmp	r2, r3
 8002c96:	dbf0      	blt.n	8002c7a <_read+0x12>
  }

  return len;
 8002c98:	687b      	ldr	r3, [r7, #4]
}
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	3718      	adds	r7, #24
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bd80      	pop	{r7, pc}

08002ca2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002ca2:	b580      	push	{r7, lr}
 8002ca4:	b086      	sub	sp, #24
 8002ca6:	af00      	add	r7, sp, #0
 8002ca8:	60f8      	str	r0, [r7, #12]
 8002caa:	60b9      	str	r1, [r7, #8]
 8002cac:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002cae:	2300      	movs	r3, #0
 8002cb0:	617b      	str	r3, [r7, #20]
 8002cb2:	e009      	b.n	8002cc8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002cb4:	68bb      	ldr	r3, [r7, #8]
 8002cb6:	1c5a      	adds	r2, r3, #1
 8002cb8:	60ba      	str	r2, [r7, #8]
 8002cba:	781b      	ldrb	r3, [r3, #0]
 8002cbc:	4618      	mov	r0, r3
 8002cbe:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002cc2:	697b      	ldr	r3, [r7, #20]
 8002cc4:	3301      	adds	r3, #1
 8002cc6:	617b      	str	r3, [r7, #20]
 8002cc8:	697a      	ldr	r2, [r7, #20]
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	429a      	cmp	r2, r3
 8002cce:	dbf1      	blt.n	8002cb4 <_write+0x12>
  }
  return len;
 8002cd0:	687b      	ldr	r3, [r7, #4]
}
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	3718      	adds	r7, #24
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	bd80      	pop	{r7, pc}

08002cda <_close>:

int _close(int file)
{
 8002cda:	b480      	push	{r7}
 8002cdc:	b083      	sub	sp, #12
 8002cde:	af00      	add	r7, sp, #0
 8002ce0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002ce2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	370c      	adds	r7, #12
 8002cea:	46bd      	mov	sp, r7
 8002cec:	bc80      	pop	{r7}
 8002cee:	4770      	bx	lr

08002cf0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	b083      	sub	sp, #12
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
 8002cf8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002cfa:	683b      	ldr	r3, [r7, #0]
 8002cfc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002d00:	605a      	str	r2, [r3, #4]
  return 0;
 8002d02:	2300      	movs	r3, #0
}
 8002d04:	4618      	mov	r0, r3
 8002d06:	370c      	adds	r7, #12
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	bc80      	pop	{r7}
 8002d0c:	4770      	bx	lr

08002d0e <_isatty>:

int _isatty(int file)
{
 8002d0e:	b480      	push	{r7}
 8002d10:	b083      	sub	sp, #12
 8002d12:	af00      	add	r7, sp, #0
 8002d14:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002d16:	2301      	movs	r3, #1
}
 8002d18:	4618      	mov	r0, r3
 8002d1a:	370c      	adds	r7, #12
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	bc80      	pop	{r7}
 8002d20:	4770      	bx	lr

08002d22 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002d22:	b480      	push	{r7}
 8002d24:	b085      	sub	sp, #20
 8002d26:	af00      	add	r7, sp, #0
 8002d28:	60f8      	str	r0, [r7, #12]
 8002d2a:	60b9      	str	r1, [r7, #8]
 8002d2c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002d2e:	2300      	movs	r3, #0
}
 8002d30:	4618      	mov	r0, r3
 8002d32:	3714      	adds	r7, #20
 8002d34:	46bd      	mov	sp, r7
 8002d36:	bc80      	pop	{r7}
 8002d38:	4770      	bx	lr
	...

08002d3c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b086      	sub	sp, #24
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002d44:	4a14      	ldr	r2, [pc, #80]	@ (8002d98 <_sbrk+0x5c>)
 8002d46:	4b15      	ldr	r3, [pc, #84]	@ (8002d9c <_sbrk+0x60>)
 8002d48:	1ad3      	subs	r3, r2, r3
 8002d4a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002d4c:	697b      	ldr	r3, [r7, #20]
 8002d4e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002d50:	4b13      	ldr	r3, [pc, #76]	@ (8002da0 <_sbrk+0x64>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d102      	bne.n	8002d5e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002d58:	4b11      	ldr	r3, [pc, #68]	@ (8002da0 <_sbrk+0x64>)
 8002d5a:	4a12      	ldr	r2, [pc, #72]	@ (8002da4 <_sbrk+0x68>)
 8002d5c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002d5e:	4b10      	ldr	r3, [pc, #64]	@ (8002da0 <_sbrk+0x64>)
 8002d60:	681a      	ldr	r2, [r3, #0]
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	4413      	add	r3, r2
 8002d66:	693a      	ldr	r2, [r7, #16]
 8002d68:	429a      	cmp	r2, r3
 8002d6a:	d207      	bcs.n	8002d7c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002d6c:	f005 f994 	bl	8008098 <__errno>
 8002d70:	4603      	mov	r3, r0
 8002d72:	220c      	movs	r2, #12
 8002d74:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002d76:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002d7a:	e009      	b.n	8002d90 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002d7c:	4b08      	ldr	r3, [pc, #32]	@ (8002da0 <_sbrk+0x64>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002d82:	4b07      	ldr	r3, [pc, #28]	@ (8002da0 <_sbrk+0x64>)
 8002d84:	681a      	ldr	r2, [r3, #0]
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	4413      	add	r3, r2
 8002d8a:	4a05      	ldr	r2, [pc, #20]	@ (8002da0 <_sbrk+0x64>)
 8002d8c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002d8e:	68fb      	ldr	r3, [r7, #12]
}
 8002d90:	4618      	mov	r0, r3
 8002d92:	3718      	adds	r7, #24
 8002d94:	46bd      	mov	sp, r7
 8002d96:	bd80      	pop	{r7, pc}
 8002d98:	20005000 	.word	0x20005000
 8002d9c:	00000400 	.word	0x00000400
 8002da0:	200000d0 	.word	0x200000d0
 8002da4:	20001d10 	.word	0x20001d10

08002da8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002da8:	b480      	push	{r7}
 8002daa:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002dac:	bf00      	nop
 8002dae:	46bd      	mov	sp, r7
 8002db0:	bc80      	pop	{r7}
 8002db2:	4770      	bx	lr

08002db4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002db4:	f7ff fff8 	bl	8002da8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002db8:	480b      	ldr	r0, [pc, #44]	@ (8002de8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002dba:	490c      	ldr	r1, [pc, #48]	@ (8002dec <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002dbc:	4a0c      	ldr	r2, [pc, #48]	@ (8002df0 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002dbe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002dc0:	e002      	b.n	8002dc8 <LoopCopyDataInit>

08002dc2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002dc2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002dc4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002dc6:	3304      	adds	r3, #4

08002dc8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002dc8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002dca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002dcc:	d3f9      	bcc.n	8002dc2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002dce:	4a09      	ldr	r2, [pc, #36]	@ (8002df4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002dd0:	4c09      	ldr	r4, [pc, #36]	@ (8002df8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002dd2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002dd4:	e001      	b.n	8002dda <LoopFillZerobss>

08002dd6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002dd6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002dd8:	3204      	adds	r2, #4

08002dda <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002dda:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002ddc:	d3fb      	bcc.n	8002dd6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002dde:	f005 f961 	bl	80080a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002de2:	f004 fe8d 	bl	8007b00 <main>
  bx lr
 8002de6:	4770      	bx	lr
  ldr r0, =_sdata
 8002de8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002dec:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8002df0:	08008fa4 	.word	0x08008fa4
  ldr r2, =_sbss
 8002df4:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8002df8:	20001d10 	.word	0x20001d10

08002dfc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002dfc:	e7fe      	b.n	8002dfc <ADC1_2_IRQHandler>
	...

08002e00 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002e04:	4b08      	ldr	r3, [pc, #32]	@ (8002e28 <HAL_Init+0x28>)
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	4a07      	ldr	r2, [pc, #28]	@ (8002e28 <HAL_Init+0x28>)
 8002e0a:	f043 0310 	orr.w	r3, r3, #16
 8002e0e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e10:	2003      	movs	r0, #3
 8002e12:	f000 f8d1 	bl	8002fb8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002e16:	200f      	movs	r0, #15
 8002e18:	f7ff fe90 	bl	8002b3c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002e1c:	f7ff fd8a 	bl	8002934 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002e20:	2300      	movs	r3, #0
}
 8002e22:	4618      	mov	r0, r3
 8002e24:	bd80      	pop	{r7, pc}
 8002e26:	bf00      	nop
 8002e28:	40022000 	.word	0x40022000

08002e2c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002e30:	4b05      	ldr	r3, [pc, #20]	@ (8002e48 <HAL_IncTick+0x1c>)
 8002e32:	781b      	ldrb	r3, [r3, #0]
 8002e34:	461a      	mov	r2, r3
 8002e36:	4b05      	ldr	r3, [pc, #20]	@ (8002e4c <HAL_IncTick+0x20>)
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	4413      	add	r3, r2
 8002e3c:	4a03      	ldr	r2, [pc, #12]	@ (8002e4c <HAL_IncTick+0x20>)
 8002e3e:	6013      	str	r3, [r2, #0]
}
 8002e40:	bf00      	nop
 8002e42:	46bd      	mov	sp, r7
 8002e44:	bc80      	pop	{r7}
 8002e46:	4770      	bx	lr
 8002e48:	20000008 	.word	0x20000008
 8002e4c:	200000d4 	.word	0x200000d4

08002e50 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e50:	b480      	push	{r7}
 8002e52:	af00      	add	r7, sp, #0
  return uwTick;
 8002e54:	4b02      	ldr	r3, [pc, #8]	@ (8002e60 <HAL_GetTick+0x10>)
 8002e56:	681b      	ldr	r3, [r3, #0]
}
 8002e58:	4618      	mov	r0, r3
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	bc80      	pop	{r7}
 8002e5e:	4770      	bx	lr
 8002e60:	200000d4 	.word	0x200000d4

08002e64 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e64:	b480      	push	{r7}
 8002e66:	b085      	sub	sp, #20
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	f003 0307 	and.w	r3, r3, #7
 8002e72:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e74:	4b0c      	ldr	r3, [pc, #48]	@ (8002ea8 <__NVIC_SetPriorityGrouping+0x44>)
 8002e76:	68db      	ldr	r3, [r3, #12]
 8002e78:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e7a:	68ba      	ldr	r2, [r7, #8]
 8002e7c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002e80:	4013      	ands	r3, r2
 8002e82:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e88:	68bb      	ldr	r3, [r7, #8]
 8002e8a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002e8c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002e90:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e94:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e96:	4a04      	ldr	r2, [pc, #16]	@ (8002ea8 <__NVIC_SetPriorityGrouping+0x44>)
 8002e98:	68bb      	ldr	r3, [r7, #8]
 8002e9a:	60d3      	str	r3, [r2, #12]
}
 8002e9c:	bf00      	nop
 8002e9e:	3714      	adds	r7, #20
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	bc80      	pop	{r7}
 8002ea4:	4770      	bx	lr
 8002ea6:	bf00      	nop
 8002ea8:	e000ed00 	.word	0xe000ed00

08002eac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002eac:	b480      	push	{r7}
 8002eae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002eb0:	4b04      	ldr	r3, [pc, #16]	@ (8002ec4 <__NVIC_GetPriorityGrouping+0x18>)
 8002eb2:	68db      	ldr	r3, [r3, #12]
 8002eb4:	0a1b      	lsrs	r3, r3, #8
 8002eb6:	f003 0307 	and.w	r3, r3, #7
}
 8002eba:	4618      	mov	r0, r3
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	bc80      	pop	{r7}
 8002ec0:	4770      	bx	lr
 8002ec2:	bf00      	nop
 8002ec4:	e000ed00 	.word	0xe000ed00

08002ec8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	b083      	sub	sp, #12
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	4603      	mov	r3, r0
 8002ed0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ed2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	db0b      	blt.n	8002ef2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002eda:	79fb      	ldrb	r3, [r7, #7]
 8002edc:	f003 021f 	and.w	r2, r3, #31
 8002ee0:	4906      	ldr	r1, [pc, #24]	@ (8002efc <__NVIC_EnableIRQ+0x34>)
 8002ee2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ee6:	095b      	lsrs	r3, r3, #5
 8002ee8:	2001      	movs	r0, #1
 8002eea:	fa00 f202 	lsl.w	r2, r0, r2
 8002eee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002ef2:	bf00      	nop
 8002ef4:	370c      	adds	r7, #12
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	bc80      	pop	{r7}
 8002efa:	4770      	bx	lr
 8002efc:	e000e100 	.word	0xe000e100

08002f00 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f00:	b480      	push	{r7}
 8002f02:	b083      	sub	sp, #12
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	4603      	mov	r3, r0
 8002f08:	6039      	str	r1, [r7, #0]
 8002f0a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	db0a      	blt.n	8002f2a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f14:	683b      	ldr	r3, [r7, #0]
 8002f16:	b2da      	uxtb	r2, r3
 8002f18:	490c      	ldr	r1, [pc, #48]	@ (8002f4c <__NVIC_SetPriority+0x4c>)
 8002f1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f1e:	0112      	lsls	r2, r2, #4
 8002f20:	b2d2      	uxtb	r2, r2
 8002f22:	440b      	add	r3, r1
 8002f24:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f28:	e00a      	b.n	8002f40 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	b2da      	uxtb	r2, r3
 8002f2e:	4908      	ldr	r1, [pc, #32]	@ (8002f50 <__NVIC_SetPriority+0x50>)
 8002f30:	79fb      	ldrb	r3, [r7, #7]
 8002f32:	f003 030f 	and.w	r3, r3, #15
 8002f36:	3b04      	subs	r3, #4
 8002f38:	0112      	lsls	r2, r2, #4
 8002f3a:	b2d2      	uxtb	r2, r2
 8002f3c:	440b      	add	r3, r1
 8002f3e:	761a      	strb	r2, [r3, #24]
}
 8002f40:	bf00      	nop
 8002f42:	370c      	adds	r7, #12
 8002f44:	46bd      	mov	sp, r7
 8002f46:	bc80      	pop	{r7}
 8002f48:	4770      	bx	lr
 8002f4a:	bf00      	nop
 8002f4c:	e000e100 	.word	0xe000e100
 8002f50:	e000ed00 	.word	0xe000ed00

08002f54 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f54:	b480      	push	{r7}
 8002f56:	b089      	sub	sp, #36	@ 0x24
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	60f8      	str	r0, [r7, #12]
 8002f5c:	60b9      	str	r1, [r7, #8]
 8002f5e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	f003 0307 	and.w	r3, r3, #7
 8002f66:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f68:	69fb      	ldr	r3, [r7, #28]
 8002f6a:	f1c3 0307 	rsb	r3, r3, #7
 8002f6e:	2b04      	cmp	r3, #4
 8002f70:	bf28      	it	cs
 8002f72:	2304      	movcs	r3, #4
 8002f74:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f76:	69fb      	ldr	r3, [r7, #28]
 8002f78:	3304      	adds	r3, #4
 8002f7a:	2b06      	cmp	r3, #6
 8002f7c:	d902      	bls.n	8002f84 <NVIC_EncodePriority+0x30>
 8002f7e:	69fb      	ldr	r3, [r7, #28]
 8002f80:	3b03      	subs	r3, #3
 8002f82:	e000      	b.n	8002f86 <NVIC_EncodePriority+0x32>
 8002f84:	2300      	movs	r3, #0
 8002f86:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f88:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002f8c:	69bb      	ldr	r3, [r7, #24]
 8002f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f92:	43da      	mvns	r2, r3
 8002f94:	68bb      	ldr	r3, [r7, #8]
 8002f96:	401a      	ands	r2, r3
 8002f98:	697b      	ldr	r3, [r7, #20]
 8002f9a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f9c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002fa0:	697b      	ldr	r3, [r7, #20]
 8002fa2:	fa01 f303 	lsl.w	r3, r1, r3
 8002fa6:	43d9      	mvns	r1, r3
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fac:	4313      	orrs	r3, r2
         );
}
 8002fae:	4618      	mov	r0, r3
 8002fb0:	3724      	adds	r7, #36	@ 0x24
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bc80      	pop	{r7}
 8002fb6:	4770      	bx	lr

08002fb8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b082      	sub	sp, #8
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002fc0:	6878      	ldr	r0, [r7, #4]
 8002fc2:	f7ff ff4f 	bl	8002e64 <__NVIC_SetPriorityGrouping>
}
 8002fc6:	bf00      	nop
 8002fc8:	3708      	adds	r7, #8
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bd80      	pop	{r7, pc}

08002fce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002fce:	b580      	push	{r7, lr}
 8002fd0:	b086      	sub	sp, #24
 8002fd2:	af00      	add	r7, sp, #0
 8002fd4:	4603      	mov	r3, r0
 8002fd6:	60b9      	str	r1, [r7, #8]
 8002fd8:	607a      	str	r2, [r7, #4]
 8002fda:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002fdc:	2300      	movs	r3, #0
 8002fde:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002fe0:	f7ff ff64 	bl	8002eac <__NVIC_GetPriorityGrouping>
 8002fe4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002fe6:	687a      	ldr	r2, [r7, #4]
 8002fe8:	68b9      	ldr	r1, [r7, #8]
 8002fea:	6978      	ldr	r0, [r7, #20]
 8002fec:	f7ff ffb2 	bl	8002f54 <NVIC_EncodePriority>
 8002ff0:	4602      	mov	r2, r0
 8002ff2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ff6:	4611      	mov	r1, r2
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	f7ff ff81 	bl	8002f00 <__NVIC_SetPriority>
}
 8002ffe:	bf00      	nop
 8003000:	3718      	adds	r7, #24
 8003002:	46bd      	mov	sp, r7
 8003004:	bd80      	pop	{r7, pc}

08003006 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003006:	b580      	push	{r7, lr}
 8003008:	b082      	sub	sp, #8
 800300a:	af00      	add	r7, sp, #0
 800300c:	4603      	mov	r3, r0
 800300e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003010:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003014:	4618      	mov	r0, r3
 8003016:	f7ff ff57 	bl	8002ec8 <__NVIC_EnableIRQ>
}
 800301a:	bf00      	nop
 800301c:	3708      	adds	r7, #8
 800301e:	46bd      	mov	sp, r7
 8003020:	bd80      	pop	{r7, pc}
	...

08003024 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003024:	b480      	push	{r7}
 8003026:	b08b      	sub	sp, #44	@ 0x2c
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
 800302c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800302e:	2300      	movs	r3, #0
 8003030:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003032:	2300      	movs	r3, #0
 8003034:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003036:	e169      	b.n	800330c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003038:	2201      	movs	r2, #1
 800303a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800303c:	fa02 f303 	lsl.w	r3, r2, r3
 8003040:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003042:	683b      	ldr	r3, [r7, #0]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	69fa      	ldr	r2, [r7, #28]
 8003048:	4013      	ands	r3, r2
 800304a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800304c:	69ba      	ldr	r2, [r7, #24]
 800304e:	69fb      	ldr	r3, [r7, #28]
 8003050:	429a      	cmp	r2, r3
 8003052:	f040 8158 	bne.w	8003306 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	685b      	ldr	r3, [r3, #4]
 800305a:	4a9a      	ldr	r2, [pc, #616]	@ (80032c4 <HAL_GPIO_Init+0x2a0>)
 800305c:	4293      	cmp	r3, r2
 800305e:	d05e      	beq.n	800311e <HAL_GPIO_Init+0xfa>
 8003060:	4a98      	ldr	r2, [pc, #608]	@ (80032c4 <HAL_GPIO_Init+0x2a0>)
 8003062:	4293      	cmp	r3, r2
 8003064:	d875      	bhi.n	8003152 <HAL_GPIO_Init+0x12e>
 8003066:	4a98      	ldr	r2, [pc, #608]	@ (80032c8 <HAL_GPIO_Init+0x2a4>)
 8003068:	4293      	cmp	r3, r2
 800306a:	d058      	beq.n	800311e <HAL_GPIO_Init+0xfa>
 800306c:	4a96      	ldr	r2, [pc, #600]	@ (80032c8 <HAL_GPIO_Init+0x2a4>)
 800306e:	4293      	cmp	r3, r2
 8003070:	d86f      	bhi.n	8003152 <HAL_GPIO_Init+0x12e>
 8003072:	4a96      	ldr	r2, [pc, #600]	@ (80032cc <HAL_GPIO_Init+0x2a8>)
 8003074:	4293      	cmp	r3, r2
 8003076:	d052      	beq.n	800311e <HAL_GPIO_Init+0xfa>
 8003078:	4a94      	ldr	r2, [pc, #592]	@ (80032cc <HAL_GPIO_Init+0x2a8>)
 800307a:	4293      	cmp	r3, r2
 800307c:	d869      	bhi.n	8003152 <HAL_GPIO_Init+0x12e>
 800307e:	4a94      	ldr	r2, [pc, #592]	@ (80032d0 <HAL_GPIO_Init+0x2ac>)
 8003080:	4293      	cmp	r3, r2
 8003082:	d04c      	beq.n	800311e <HAL_GPIO_Init+0xfa>
 8003084:	4a92      	ldr	r2, [pc, #584]	@ (80032d0 <HAL_GPIO_Init+0x2ac>)
 8003086:	4293      	cmp	r3, r2
 8003088:	d863      	bhi.n	8003152 <HAL_GPIO_Init+0x12e>
 800308a:	4a92      	ldr	r2, [pc, #584]	@ (80032d4 <HAL_GPIO_Init+0x2b0>)
 800308c:	4293      	cmp	r3, r2
 800308e:	d046      	beq.n	800311e <HAL_GPIO_Init+0xfa>
 8003090:	4a90      	ldr	r2, [pc, #576]	@ (80032d4 <HAL_GPIO_Init+0x2b0>)
 8003092:	4293      	cmp	r3, r2
 8003094:	d85d      	bhi.n	8003152 <HAL_GPIO_Init+0x12e>
 8003096:	2b12      	cmp	r3, #18
 8003098:	d82a      	bhi.n	80030f0 <HAL_GPIO_Init+0xcc>
 800309a:	2b12      	cmp	r3, #18
 800309c:	d859      	bhi.n	8003152 <HAL_GPIO_Init+0x12e>
 800309e:	a201      	add	r2, pc, #4	@ (adr r2, 80030a4 <HAL_GPIO_Init+0x80>)
 80030a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030a4:	0800311f 	.word	0x0800311f
 80030a8:	080030f9 	.word	0x080030f9
 80030ac:	0800310b 	.word	0x0800310b
 80030b0:	0800314d 	.word	0x0800314d
 80030b4:	08003153 	.word	0x08003153
 80030b8:	08003153 	.word	0x08003153
 80030bc:	08003153 	.word	0x08003153
 80030c0:	08003153 	.word	0x08003153
 80030c4:	08003153 	.word	0x08003153
 80030c8:	08003153 	.word	0x08003153
 80030cc:	08003153 	.word	0x08003153
 80030d0:	08003153 	.word	0x08003153
 80030d4:	08003153 	.word	0x08003153
 80030d8:	08003153 	.word	0x08003153
 80030dc:	08003153 	.word	0x08003153
 80030e0:	08003153 	.word	0x08003153
 80030e4:	08003153 	.word	0x08003153
 80030e8:	08003101 	.word	0x08003101
 80030ec:	08003115 	.word	0x08003115
 80030f0:	4a79      	ldr	r2, [pc, #484]	@ (80032d8 <HAL_GPIO_Init+0x2b4>)
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d013      	beq.n	800311e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80030f6:	e02c      	b.n	8003152 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80030f8:	683b      	ldr	r3, [r7, #0]
 80030fa:	68db      	ldr	r3, [r3, #12]
 80030fc:	623b      	str	r3, [r7, #32]
          break;
 80030fe:	e029      	b.n	8003154 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	68db      	ldr	r3, [r3, #12]
 8003104:	3304      	adds	r3, #4
 8003106:	623b      	str	r3, [r7, #32]
          break;
 8003108:	e024      	b.n	8003154 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	68db      	ldr	r3, [r3, #12]
 800310e:	3308      	adds	r3, #8
 8003110:	623b      	str	r3, [r7, #32]
          break;
 8003112:	e01f      	b.n	8003154 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	68db      	ldr	r3, [r3, #12]
 8003118:	330c      	adds	r3, #12
 800311a:	623b      	str	r3, [r7, #32]
          break;
 800311c:	e01a      	b.n	8003154 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	689b      	ldr	r3, [r3, #8]
 8003122:	2b00      	cmp	r3, #0
 8003124:	d102      	bne.n	800312c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003126:	2304      	movs	r3, #4
 8003128:	623b      	str	r3, [r7, #32]
          break;
 800312a:	e013      	b.n	8003154 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	689b      	ldr	r3, [r3, #8]
 8003130:	2b01      	cmp	r3, #1
 8003132:	d105      	bne.n	8003140 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003134:	2308      	movs	r3, #8
 8003136:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	69fa      	ldr	r2, [r7, #28]
 800313c:	611a      	str	r2, [r3, #16]
          break;
 800313e:	e009      	b.n	8003154 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003140:	2308      	movs	r3, #8
 8003142:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	69fa      	ldr	r2, [r7, #28]
 8003148:	615a      	str	r2, [r3, #20]
          break;
 800314a:	e003      	b.n	8003154 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800314c:	2300      	movs	r3, #0
 800314e:	623b      	str	r3, [r7, #32]
          break;
 8003150:	e000      	b.n	8003154 <HAL_GPIO_Init+0x130>
          break;
 8003152:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003154:	69bb      	ldr	r3, [r7, #24]
 8003156:	2bff      	cmp	r3, #255	@ 0xff
 8003158:	d801      	bhi.n	800315e <HAL_GPIO_Init+0x13a>
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	e001      	b.n	8003162 <HAL_GPIO_Init+0x13e>
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	3304      	adds	r3, #4
 8003162:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003164:	69bb      	ldr	r3, [r7, #24]
 8003166:	2bff      	cmp	r3, #255	@ 0xff
 8003168:	d802      	bhi.n	8003170 <HAL_GPIO_Init+0x14c>
 800316a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800316c:	009b      	lsls	r3, r3, #2
 800316e:	e002      	b.n	8003176 <HAL_GPIO_Init+0x152>
 8003170:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003172:	3b08      	subs	r3, #8
 8003174:	009b      	lsls	r3, r3, #2
 8003176:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003178:	697b      	ldr	r3, [r7, #20]
 800317a:	681a      	ldr	r2, [r3, #0]
 800317c:	210f      	movs	r1, #15
 800317e:	693b      	ldr	r3, [r7, #16]
 8003180:	fa01 f303 	lsl.w	r3, r1, r3
 8003184:	43db      	mvns	r3, r3
 8003186:	401a      	ands	r2, r3
 8003188:	6a39      	ldr	r1, [r7, #32]
 800318a:	693b      	ldr	r3, [r7, #16]
 800318c:	fa01 f303 	lsl.w	r3, r1, r3
 8003190:	431a      	orrs	r2, r3
 8003192:	697b      	ldr	r3, [r7, #20]
 8003194:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003196:	683b      	ldr	r3, [r7, #0]
 8003198:	685b      	ldr	r3, [r3, #4]
 800319a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800319e:	2b00      	cmp	r3, #0
 80031a0:	f000 80b1 	beq.w	8003306 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80031a4:	4b4d      	ldr	r3, [pc, #308]	@ (80032dc <HAL_GPIO_Init+0x2b8>)
 80031a6:	699b      	ldr	r3, [r3, #24]
 80031a8:	4a4c      	ldr	r2, [pc, #304]	@ (80032dc <HAL_GPIO_Init+0x2b8>)
 80031aa:	f043 0301 	orr.w	r3, r3, #1
 80031ae:	6193      	str	r3, [r2, #24]
 80031b0:	4b4a      	ldr	r3, [pc, #296]	@ (80032dc <HAL_GPIO_Init+0x2b8>)
 80031b2:	699b      	ldr	r3, [r3, #24]
 80031b4:	f003 0301 	and.w	r3, r3, #1
 80031b8:	60bb      	str	r3, [r7, #8]
 80031ba:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80031bc:	4a48      	ldr	r2, [pc, #288]	@ (80032e0 <HAL_GPIO_Init+0x2bc>)
 80031be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031c0:	089b      	lsrs	r3, r3, #2
 80031c2:	3302      	adds	r3, #2
 80031c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80031c8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80031ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031cc:	f003 0303 	and.w	r3, r3, #3
 80031d0:	009b      	lsls	r3, r3, #2
 80031d2:	220f      	movs	r2, #15
 80031d4:	fa02 f303 	lsl.w	r3, r2, r3
 80031d8:	43db      	mvns	r3, r3
 80031da:	68fa      	ldr	r2, [r7, #12]
 80031dc:	4013      	ands	r3, r2
 80031de:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	4a40      	ldr	r2, [pc, #256]	@ (80032e4 <HAL_GPIO_Init+0x2c0>)
 80031e4:	4293      	cmp	r3, r2
 80031e6:	d013      	beq.n	8003210 <HAL_GPIO_Init+0x1ec>
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	4a3f      	ldr	r2, [pc, #252]	@ (80032e8 <HAL_GPIO_Init+0x2c4>)
 80031ec:	4293      	cmp	r3, r2
 80031ee:	d00d      	beq.n	800320c <HAL_GPIO_Init+0x1e8>
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	4a3e      	ldr	r2, [pc, #248]	@ (80032ec <HAL_GPIO_Init+0x2c8>)
 80031f4:	4293      	cmp	r3, r2
 80031f6:	d007      	beq.n	8003208 <HAL_GPIO_Init+0x1e4>
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	4a3d      	ldr	r2, [pc, #244]	@ (80032f0 <HAL_GPIO_Init+0x2cc>)
 80031fc:	4293      	cmp	r3, r2
 80031fe:	d101      	bne.n	8003204 <HAL_GPIO_Init+0x1e0>
 8003200:	2303      	movs	r3, #3
 8003202:	e006      	b.n	8003212 <HAL_GPIO_Init+0x1ee>
 8003204:	2304      	movs	r3, #4
 8003206:	e004      	b.n	8003212 <HAL_GPIO_Init+0x1ee>
 8003208:	2302      	movs	r3, #2
 800320a:	e002      	b.n	8003212 <HAL_GPIO_Init+0x1ee>
 800320c:	2301      	movs	r3, #1
 800320e:	e000      	b.n	8003212 <HAL_GPIO_Init+0x1ee>
 8003210:	2300      	movs	r3, #0
 8003212:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003214:	f002 0203 	and.w	r2, r2, #3
 8003218:	0092      	lsls	r2, r2, #2
 800321a:	4093      	lsls	r3, r2
 800321c:	68fa      	ldr	r2, [r7, #12]
 800321e:	4313      	orrs	r3, r2
 8003220:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003222:	492f      	ldr	r1, [pc, #188]	@ (80032e0 <HAL_GPIO_Init+0x2bc>)
 8003224:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003226:	089b      	lsrs	r3, r3, #2
 8003228:	3302      	adds	r3, #2
 800322a:	68fa      	ldr	r2, [r7, #12]
 800322c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003230:	683b      	ldr	r3, [r7, #0]
 8003232:	685b      	ldr	r3, [r3, #4]
 8003234:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003238:	2b00      	cmp	r3, #0
 800323a:	d006      	beq.n	800324a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800323c:	4b2d      	ldr	r3, [pc, #180]	@ (80032f4 <HAL_GPIO_Init+0x2d0>)
 800323e:	689a      	ldr	r2, [r3, #8]
 8003240:	492c      	ldr	r1, [pc, #176]	@ (80032f4 <HAL_GPIO_Init+0x2d0>)
 8003242:	69bb      	ldr	r3, [r7, #24]
 8003244:	4313      	orrs	r3, r2
 8003246:	608b      	str	r3, [r1, #8]
 8003248:	e006      	b.n	8003258 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800324a:	4b2a      	ldr	r3, [pc, #168]	@ (80032f4 <HAL_GPIO_Init+0x2d0>)
 800324c:	689a      	ldr	r2, [r3, #8]
 800324e:	69bb      	ldr	r3, [r7, #24]
 8003250:	43db      	mvns	r3, r3
 8003252:	4928      	ldr	r1, [pc, #160]	@ (80032f4 <HAL_GPIO_Init+0x2d0>)
 8003254:	4013      	ands	r3, r2
 8003256:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	685b      	ldr	r3, [r3, #4]
 800325c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003260:	2b00      	cmp	r3, #0
 8003262:	d006      	beq.n	8003272 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003264:	4b23      	ldr	r3, [pc, #140]	@ (80032f4 <HAL_GPIO_Init+0x2d0>)
 8003266:	68da      	ldr	r2, [r3, #12]
 8003268:	4922      	ldr	r1, [pc, #136]	@ (80032f4 <HAL_GPIO_Init+0x2d0>)
 800326a:	69bb      	ldr	r3, [r7, #24]
 800326c:	4313      	orrs	r3, r2
 800326e:	60cb      	str	r3, [r1, #12]
 8003270:	e006      	b.n	8003280 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003272:	4b20      	ldr	r3, [pc, #128]	@ (80032f4 <HAL_GPIO_Init+0x2d0>)
 8003274:	68da      	ldr	r2, [r3, #12]
 8003276:	69bb      	ldr	r3, [r7, #24]
 8003278:	43db      	mvns	r3, r3
 800327a:	491e      	ldr	r1, [pc, #120]	@ (80032f4 <HAL_GPIO_Init+0x2d0>)
 800327c:	4013      	ands	r3, r2
 800327e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003280:	683b      	ldr	r3, [r7, #0]
 8003282:	685b      	ldr	r3, [r3, #4]
 8003284:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003288:	2b00      	cmp	r3, #0
 800328a:	d006      	beq.n	800329a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800328c:	4b19      	ldr	r3, [pc, #100]	@ (80032f4 <HAL_GPIO_Init+0x2d0>)
 800328e:	685a      	ldr	r2, [r3, #4]
 8003290:	4918      	ldr	r1, [pc, #96]	@ (80032f4 <HAL_GPIO_Init+0x2d0>)
 8003292:	69bb      	ldr	r3, [r7, #24]
 8003294:	4313      	orrs	r3, r2
 8003296:	604b      	str	r3, [r1, #4]
 8003298:	e006      	b.n	80032a8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800329a:	4b16      	ldr	r3, [pc, #88]	@ (80032f4 <HAL_GPIO_Init+0x2d0>)
 800329c:	685a      	ldr	r2, [r3, #4]
 800329e:	69bb      	ldr	r3, [r7, #24]
 80032a0:	43db      	mvns	r3, r3
 80032a2:	4914      	ldr	r1, [pc, #80]	@ (80032f4 <HAL_GPIO_Init+0x2d0>)
 80032a4:	4013      	ands	r3, r2
 80032a6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	685b      	ldr	r3, [r3, #4]
 80032ac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d021      	beq.n	80032f8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80032b4:	4b0f      	ldr	r3, [pc, #60]	@ (80032f4 <HAL_GPIO_Init+0x2d0>)
 80032b6:	681a      	ldr	r2, [r3, #0]
 80032b8:	490e      	ldr	r1, [pc, #56]	@ (80032f4 <HAL_GPIO_Init+0x2d0>)
 80032ba:	69bb      	ldr	r3, [r7, #24]
 80032bc:	4313      	orrs	r3, r2
 80032be:	600b      	str	r3, [r1, #0]
 80032c0:	e021      	b.n	8003306 <HAL_GPIO_Init+0x2e2>
 80032c2:	bf00      	nop
 80032c4:	10320000 	.word	0x10320000
 80032c8:	10310000 	.word	0x10310000
 80032cc:	10220000 	.word	0x10220000
 80032d0:	10210000 	.word	0x10210000
 80032d4:	10120000 	.word	0x10120000
 80032d8:	10110000 	.word	0x10110000
 80032dc:	40021000 	.word	0x40021000
 80032e0:	40010000 	.word	0x40010000
 80032e4:	40010800 	.word	0x40010800
 80032e8:	40010c00 	.word	0x40010c00
 80032ec:	40011000 	.word	0x40011000
 80032f0:	40011400 	.word	0x40011400
 80032f4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80032f8:	4b0b      	ldr	r3, [pc, #44]	@ (8003328 <HAL_GPIO_Init+0x304>)
 80032fa:	681a      	ldr	r2, [r3, #0]
 80032fc:	69bb      	ldr	r3, [r7, #24]
 80032fe:	43db      	mvns	r3, r3
 8003300:	4909      	ldr	r1, [pc, #36]	@ (8003328 <HAL_GPIO_Init+0x304>)
 8003302:	4013      	ands	r3, r2
 8003304:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003306:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003308:	3301      	adds	r3, #1
 800330a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	681a      	ldr	r2, [r3, #0]
 8003310:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003312:	fa22 f303 	lsr.w	r3, r2, r3
 8003316:	2b00      	cmp	r3, #0
 8003318:	f47f ae8e 	bne.w	8003038 <HAL_GPIO_Init+0x14>
  }
}
 800331c:	bf00      	nop
 800331e:	bf00      	nop
 8003320:	372c      	adds	r7, #44	@ 0x2c
 8003322:	46bd      	mov	sp, r7
 8003324:	bc80      	pop	{r7}
 8003326:	4770      	bx	lr
 8003328:	40010400 	.word	0x40010400

0800332c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800332c:	b480      	push	{r7}
 800332e:	b083      	sub	sp, #12
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
 8003334:	460b      	mov	r3, r1
 8003336:	807b      	strh	r3, [r7, #2]
 8003338:	4613      	mov	r3, r2
 800333a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800333c:	787b      	ldrb	r3, [r7, #1]
 800333e:	2b00      	cmp	r3, #0
 8003340:	d003      	beq.n	800334a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003342:	887a      	ldrh	r2, [r7, #2]
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003348:	e003      	b.n	8003352 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800334a:	887b      	ldrh	r3, [r7, #2]
 800334c:	041a      	lsls	r2, r3, #16
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	611a      	str	r2, [r3, #16]
}
 8003352:	bf00      	nop
 8003354:	370c      	adds	r7, #12
 8003356:	46bd      	mov	sp, r7
 8003358:	bc80      	pop	{r7}
 800335a:	4770      	bx	lr

0800335c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800335c:	b580      	push	{r7, lr}
 800335e:	b086      	sub	sp, #24
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2b00      	cmp	r3, #0
 8003368:	d101      	bne.n	800336e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800336a:	2301      	movs	r3, #1
 800336c:	e272      	b.n	8003854 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f003 0301 	and.w	r3, r3, #1
 8003376:	2b00      	cmp	r3, #0
 8003378:	f000 8087 	beq.w	800348a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800337c:	4b92      	ldr	r3, [pc, #584]	@ (80035c8 <HAL_RCC_OscConfig+0x26c>)
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	f003 030c 	and.w	r3, r3, #12
 8003384:	2b04      	cmp	r3, #4
 8003386:	d00c      	beq.n	80033a2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003388:	4b8f      	ldr	r3, [pc, #572]	@ (80035c8 <HAL_RCC_OscConfig+0x26c>)
 800338a:	685b      	ldr	r3, [r3, #4]
 800338c:	f003 030c 	and.w	r3, r3, #12
 8003390:	2b08      	cmp	r3, #8
 8003392:	d112      	bne.n	80033ba <HAL_RCC_OscConfig+0x5e>
 8003394:	4b8c      	ldr	r3, [pc, #560]	@ (80035c8 <HAL_RCC_OscConfig+0x26c>)
 8003396:	685b      	ldr	r3, [r3, #4]
 8003398:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800339c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80033a0:	d10b      	bne.n	80033ba <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033a2:	4b89      	ldr	r3, [pc, #548]	@ (80035c8 <HAL_RCC_OscConfig+0x26c>)
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d06c      	beq.n	8003488 <HAL_RCC_OscConfig+0x12c>
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d168      	bne.n	8003488 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80033b6:	2301      	movs	r3, #1
 80033b8:	e24c      	b.n	8003854 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	685b      	ldr	r3, [r3, #4]
 80033be:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80033c2:	d106      	bne.n	80033d2 <HAL_RCC_OscConfig+0x76>
 80033c4:	4b80      	ldr	r3, [pc, #512]	@ (80035c8 <HAL_RCC_OscConfig+0x26c>)
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	4a7f      	ldr	r2, [pc, #508]	@ (80035c8 <HAL_RCC_OscConfig+0x26c>)
 80033ca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80033ce:	6013      	str	r3, [r2, #0]
 80033d0:	e02e      	b.n	8003430 <HAL_RCC_OscConfig+0xd4>
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	685b      	ldr	r3, [r3, #4]
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d10c      	bne.n	80033f4 <HAL_RCC_OscConfig+0x98>
 80033da:	4b7b      	ldr	r3, [pc, #492]	@ (80035c8 <HAL_RCC_OscConfig+0x26c>)
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	4a7a      	ldr	r2, [pc, #488]	@ (80035c8 <HAL_RCC_OscConfig+0x26c>)
 80033e0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80033e4:	6013      	str	r3, [r2, #0]
 80033e6:	4b78      	ldr	r3, [pc, #480]	@ (80035c8 <HAL_RCC_OscConfig+0x26c>)
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	4a77      	ldr	r2, [pc, #476]	@ (80035c8 <HAL_RCC_OscConfig+0x26c>)
 80033ec:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80033f0:	6013      	str	r3, [r2, #0]
 80033f2:	e01d      	b.n	8003430 <HAL_RCC_OscConfig+0xd4>
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	685b      	ldr	r3, [r3, #4]
 80033f8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80033fc:	d10c      	bne.n	8003418 <HAL_RCC_OscConfig+0xbc>
 80033fe:	4b72      	ldr	r3, [pc, #456]	@ (80035c8 <HAL_RCC_OscConfig+0x26c>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	4a71      	ldr	r2, [pc, #452]	@ (80035c8 <HAL_RCC_OscConfig+0x26c>)
 8003404:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003408:	6013      	str	r3, [r2, #0]
 800340a:	4b6f      	ldr	r3, [pc, #444]	@ (80035c8 <HAL_RCC_OscConfig+0x26c>)
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	4a6e      	ldr	r2, [pc, #440]	@ (80035c8 <HAL_RCC_OscConfig+0x26c>)
 8003410:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003414:	6013      	str	r3, [r2, #0]
 8003416:	e00b      	b.n	8003430 <HAL_RCC_OscConfig+0xd4>
 8003418:	4b6b      	ldr	r3, [pc, #428]	@ (80035c8 <HAL_RCC_OscConfig+0x26c>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4a6a      	ldr	r2, [pc, #424]	@ (80035c8 <HAL_RCC_OscConfig+0x26c>)
 800341e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003422:	6013      	str	r3, [r2, #0]
 8003424:	4b68      	ldr	r3, [pc, #416]	@ (80035c8 <HAL_RCC_OscConfig+0x26c>)
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	4a67      	ldr	r2, [pc, #412]	@ (80035c8 <HAL_RCC_OscConfig+0x26c>)
 800342a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800342e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	685b      	ldr	r3, [r3, #4]
 8003434:	2b00      	cmp	r3, #0
 8003436:	d013      	beq.n	8003460 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003438:	f7ff fd0a 	bl	8002e50 <HAL_GetTick>
 800343c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800343e:	e008      	b.n	8003452 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003440:	f7ff fd06 	bl	8002e50 <HAL_GetTick>
 8003444:	4602      	mov	r2, r0
 8003446:	693b      	ldr	r3, [r7, #16]
 8003448:	1ad3      	subs	r3, r2, r3
 800344a:	2b64      	cmp	r3, #100	@ 0x64
 800344c:	d901      	bls.n	8003452 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800344e:	2303      	movs	r3, #3
 8003450:	e200      	b.n	8003854 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003452:	4b5d      	ldr	r3, [pc, #372]	@ (80035c8 <HAL_RCC_OscConfig+0x26c>)
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800345a:	2b00      	cmp	r3, #0
 800345c:	d0f0      	beq.n	8003440 <HAL_RCC_OscConfig+0xe4>
 800345e:	e014      	b.n	800348a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003460:	f7ff fcf6 	bl	8002e50 <HAL_GetTick>
 8003464:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003466:	e008      	b.n	800347a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003468:	f7ff fcf2 	bl	8002e50 <HAL_GetTick>
 800346c:	4602      	mov	r2, r0
 800346e:	693b      	ldr	r3, [r7, #16]
 8003470:	1ad3      	subs	r3, r2, r3
 8003472:	2b64      	cmp	r3, #100	@ 0x64
 8003474:	d901      	bls.n	800347a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003476:	2303      	movs	r3, #3
 8003478:	e1ec      	b.n	8003854 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800347a:	4b53      	ldr	r3, [pc, #332]	@ (80035c8 <HAL_RCC_OscConfig+0x26c>)
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003482:	2b00      	cmp	r3, #0
 8003484:	d1f0      	bne.n	8003468 <HAL_RCC_OscConfig+0x10c>
 8003486:	e000      	b.n	800348a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003488:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f003 0302 	and.w	r3, r3, #2
 8003492:	2b00      	cmp	r3, #0
 8003494:	d063      	beq.n	800355e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003496:	4b4c      	ldr	r3, [pc, #304]	@ (80035c8 <HAL_RCC_OscConfig+0x26c>)
 8003498:	685b      	ldr	r3, [r3, #4]
 800349a:	f003 030c 	and.w	r3, r3, #12
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d00b      	beq.n	80034ba <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80034a2:	4b49      	ldr	r3, [pc, #292]	@ (80035c8 <HAL_RCC_OscConfig+0x26c>)
 80034a4:	685b      	ldr	r3, [r3, #4]
 80034a6:	f003 030c 	and.w	r3, r3, #12
 80034aa:	2b08      	cmp	r3, #8
 80034ac:	d11c      	bne.n	80034e8 <HAL_RCC_OscConfig+0x18c>
 80034ae:	4b46      	ldr	r3, [pc, #280]	@ (80035c8 <HAL_RCC_OscConfig+0x26c>)
 80034b0:	685b      	ldr	r3, [r3, #4]
 80034b2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d116      	bne.n	80034e8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80034ba:	4b43      	ldr	r3, [pc, #268]	@ (80035c8 <HAL_RCC_OscConfig+0x26c>)
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f003 0302 	and.w	r3, r3, #2
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d005      	beq.n	80034d2 <HAL_RCC_OscConfig+0x176>
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	691b      	ldr	r3, [r3, #16]
 80034ca:	2b01      	cmp	r3, #1
 80034cc:	d001      	beq.n	80034d2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80034ce:	2301      	movs	r3, #1
 80034d0:	e1c0      	b.n	8003854 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034d2:	4b3d      	ldr	r3, [pc, #244]	@ (80035c8 <HAL_RCC_OscConfig+0x26c>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	695b      	ldr	r3, [r3, #20]
 80034de:	00db      	lsls	r3, r3, #3
 80034e0:	4939      	ldr	r1, [pc, #228]	@ (80035c8 <HAL_RCC_OscConfig+0x26c>)
 80034e2:	4313      	orrs	r3, r2
 80034e4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80034e6:	e03a      	b.n	800355e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	691b      	ldr	r3, [r3, #16]
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d020      	beq.n	8003532 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80034f0:	4b36      	ldr	r3, [pc, #216]	@ (80035cc <HAL_RCC_OscConfig+0x270>)
 80034f2:	2201      	movs	r2, #1
 80034f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034f6:	f7ff fcab 	bl	8002e50 <HAL_GetTick>
 80034fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034fc:	e008      	b.n	8003510 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80034fe:	f7ff fca7 	bl	8002e50 <HAL_GetTick>
 8003502:	4602      	mov	r2, r0
 8003504:	693b      	ldr	r3, [r7, #16]
 8003506:	1ad3      	subs	r3, r2, r3
 8003508:	2b02      	cmp	r3, #2
 800350a:	d901      	bls.n	8003510 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800350c:	2303      	movs	r3, #3
 800350e:	e1a1      	b.n	8003854 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003510:	4b2d      	ldr	r3, [pc, #180]	@ (80035c8 <HAL_RCC_OscConfig+0x26c>)
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f003 0302 	and.w	r3, r3, #2
 8003518:	2b00      	cmp	r3, #0
 800351a:	d0f0      	beq.n	80034fe <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800351c:	4b2a      	ldr	r3, [pc, #168]	@ (80035c8 <HAL_RCC_OscConfig+0x26c>)
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	695b      	ldr	r3, [r3, #20]
 8003528:	00db      	lsls	r3, r3, #3
 800352a:	4927      	ldr	r1, [pc, #156]	@ (80035c8 <HAL_RCC_OscConfig+0x26c>)
 800352c:	4313      	orrs	r3, r2
 800352e:	600b      	str	r3, [r1, #0]
 8003530:	e015      	b.n	800355e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003532:	4b26      	ldr	r3, [pc, #152]	@ (80035cc <HAL_RCC_OscConfig+0x270>)
 8003534:	2200      	movs	r2, #0
 8003536:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003538:	f7ff fc8a 	bl	8002e50 <HAL_GetTick>
 800353c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800353e:	e008      	b.n	8003552 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003540:	f7ff fc86 	bl	8002e50 <HAL_GetTick>
 8003544:	4602      	mov	r2, r0
 8003546:	693b      	ldr	r3, [r7, #16]
 8003548:	1ad3      	subs	r3, r2, r3
 800354a:	2b02      	cmp	r3, #2
 800354c:	d901      	bls.n	8003552 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800354e:	2303      	movs	r3, #3
 8003550:	e180      	b.n	8003854 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003552:	4b1d      	ldr	r3, [pc, #116]	@ (80035c8 <HAL_RCC_OscConfig+0x26c>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f003 0302 	and.w	r3, r3, #2
 800355a:	2b00      	cmp	r3, #0
 800355c:	d1f0      	bne.n	8003540 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f003 0308 	and.w	r3, r3, #8
 8003566:	2b00      	cmp	r3, #0
 8003568:	d03a      	beq.n	80035e0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	699b      	ldr	r3, [r3, #24]
 800356e:	2b00      	cmp	r3, #0
 8003570:	d019      	beq.n	80035a6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003572:	4b17      	ldr	r3, [pc, #92]	@ (80035d0 <HAL_RCC_OscConfig+0x274>)
 8003574:	2201      	movs	r2, #1
 8003576:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003578:	f7ff fc6a 	bl	8002e50 <HAL_GetTick>
 800357c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800357e:	e008      	b.n	8003592 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003580:	f7ff fc66 	bl	8002e50 <HAL_GetTick>
 8003584:	4602      	mov	r2, r0
 8003586:	693b      	ldr	r3, [r7, #16]
 8003588:	1ad3      	subs	r3, r2, r3
 800358a:	2b02      	cmp	r3, #2
 800358c:	d901      	bls.n	8003592 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800358e:	2303      	movs	r3, #3
 8003590:	e160      	b.n	8003854 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003592:	4b0d      	ldr	r3, [pc, #52]	@ (80035c8 <HAL_RCC_OscConfig+0x26c>)
 8003594:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003596:	f003 0302 	and.w	r3, r3, #2
 800359a:	2b00      	cmp	r3, #0
 800359c:	d0f0      	beq.n	8003580 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800359e:	2001      	movs	r0, #1
 80035a0:	f000 faea 	bl	8003b78 <RCC_Delay>
 80035a4:	e01c      	b.n	80035e0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80035a6:	4b0a      	ldr	r3, [pc, #40]	@ (80035d0 <HAL_RCC_OscConfig+0x274>)
 80035a8:	2200      	movs	r2, #0
 80035aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035ac:	f7ff fc50 	bl	8002e50 <HAL_GetTick>
 80035b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80035b2:	e00f      	b.n	80035d4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035b4:	f7ff fc4c 	bl	8002e50 <HAL_GetTick>
 80035b8:	4602      	mov	r2, r0
 80035ba:	693b      	ldr	r3, [r7, #16]
 80035bc:	1ad3      	subs	r3, r2, r3
 80035be:	2b02      	cmp	r3, #2
 80035c0:	d908      	bls.n	80035d4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80035c2:	2303      	movs	r3, #3
 80035c4:	e146      	b.n	8003854 <HAL_RCC_OscConfig+0x4f8>
 80035c6:	bf00      	nop
 80035c8:	40021000 	.word	0x40021000
 80035cc:	42420000 	.word	0x42420000
 80035d0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80035d4:	4b92      	ldr	r3, [pc, #584]	@ (8003820 <HAL_RCC_OscConfig+0x4c4>)
 80035d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035d8:	f003 0302 	and.w	r3, r3, #2
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d1e9      	bne.n	80035b4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f003 0304 	and.w	r3, r3, #4
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	f000 80a6 	beq.w	800373a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80035ee:	2300      	movs	r3, #0
 80035f0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80035f2:	4b8b      	ldr	r3, [pc, #556]	@ (8003820 <HAL_RCC_OscConfig+0x4c4>)
 80035f4:	69db      	ldr	r3, [r3, #28]
 80035f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d10d      	bne.n	800361a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80035fe:	4b88      	ldr	r3, [pc, #544]	@ (8003820 <HAL_RCC_OscConfig+0x4c4>)
 8003600:	69db      	ldr	r3, [r3, #28]
 8003602:	4a87      	ldr	r2, [pc, #540]	@ (8003820 <HAL_RCC_OscConfig+0x4c4>)
 8003604:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003608:	61d3      	str	r3, [r2, #28]
 800360a:	4b85      	ldr	r3, [pc, #532]	@ (8003820 <HAL_RCC_OscConfig+0x4c4>)
 800360c:	69db      	ldr	r3, [r3, #28]
 800360e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003612:	60bb      	str	r3, [r7, #8]
 8003614:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003616:	2301      	movs	r3, #1
 8003618:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800361a:	4b82      	ldr	r3, [pc, #520]	@ (8003824 <HAL_RCC_OscConfig+0x4c8>)
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003622:	2b00      	cmp	r3, #0
 8003624:	d118      	bne.n	8003658 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003626:	4b7f      	ldr	r3, [pc, #508]	@ (8003824 <HAL_RCC_OscConfig+0x4c8>)
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	4a7e      	ldr	r2, [pc, #504]	@ (8003824 <HAL_RCC_OscConfig+0x4c8>)
 800362c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003630:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003632:	f7ff fc0d 	bl	8002e50 <HAL_GetTick>
 8003636:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003638:	e008      	b.n	800364c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800363a:	f7ff fc09 	bl	8002e50 <HAL_GetTick>
 800363e:	4602      	mov	r2, r0
 8003640:	693b      	ldr	r3, [r7, #16]
 8003642:	1ad3      	subs	r3, r2, r3
 8003644:	2b64      	cmp	r3, #100	@ 0x64
 8003646:	d901      	bls.n	800364c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003648:	2303      	movs	r3, #3
 800364a:	e103      	b.n	8003854 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800364c:	4b75      	ldr	r3, [pc, #468]	@ (8003824 <HAL_RCC_OscConfig+0x4c8>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003654:	2b00      	cmp	r3, #0
 8003656:	d0f0      	beq.n	800363a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	68db      	ldr	r3, [r3, #12]
 800365c:	2b01      	cmp	r3, #1
 800365e:	d106      	bne.n	800366e <HAL_RCC_OscConfig+0x312>
 8003660:	4b6f      	ldr	r3, [pc, #444]	@ (8003820 <HAL_RCC_OscConfig+0x4c4>)
 8003662:	6a1b      	ldr	r3, [r3, #32]
 8003664:	4a6e      	ldr	r2, [pc, #440]	@ (8003820 <HAL_RCC_OscConfig+0x4c4>)
 8003666:	f043 0301 	orr.w	r3, r3, #1
 800366a:	6213      	str	r3, [r2, #32]
 800366c:	e02d      	b.n	80036ca <HAL_RCC_OscConfig+0x36e>
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	68db      	ldr	r3, [r3, #12]
 8003672:	2b00      	cmp	r3, #0
 8003674:	d10c      	bne.n	8003690 <HAL_RCC_OscConfig+0x334>
 8003676:	4b6a      	ldr	r3, [pc, #424]	@ (8003820 <HAL_RCC_OscConfig+0x4c4>)
 8003678:	6a1b      	ldr	r3, [r3, #32]
 800367a:	4a69      	ldr	r2, [pc, #420]	@ (8003820 <HAL_RCC_OscConfig+0x4c4>)
 800367c:	f023 0301 	bic.w	r3, r3, #1
 8003680:	6213      	str	r3, [r2, #32]
 8003682:	4b67      	ldr	r3, [pc, #412]	@ (8003820 <HAL_RCC_OscConfig+0x4c4>)
 8003684:	6a1b      	ldr	r3, [r3, #32]
 8003686:	4a66      	ldr	r2, [pc, #408]	@ (8003820 <HAL_RCC_OscConfig+0x4c4>)
 8003688:	f023 0304 	bic.w	r3, r3, #4
 800368c:	6213      	str	r3, [r2, #32]
 800368e:	e01c      	b.n	80036ca <HAL_RCC_OscConfig+0x36e>
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	68db      	ldr	r3, [r3, #12]
 8003694:	2b05      	cmp	r3, #5
 8003696:	d10c      	bne.n	80036b2 <HAL_RCC_OscConfig+0x356>
 8003698:	4b61      	ldr	r3, [pc, #388]	@ (8003820 <HAL_RCC_OscConfig+0x4c4>)
 800369a:	6a1b      	ldr	r3, [r3, #32]
 800369c:	4a60      	ldr	r2, [pc, #384]	@ (8003820 <HAL_RCC_OscConfig+0x4c4>)
 800369e:	f043 0304 	orr.w	r3, r3, #4
 80036a2:	6213      	str	r3, [r2, #32]
 80036a4:	4b5e      	ldr	r3, [pc, #376]	@ (8003820 <HAL_RCC_OscConfig+0x4c4>)
 80036a6:	6a1b      	ldr	r3, [r3, #32]
 80036a8:	4a5d      	ldr	r2, [pc, #372]	@ (8003820 <HAL_RCC_OscConfig+0x4c4>)
 80036aa:	f043 0301 	orr.w	r3, r3, #1
 80036ae:	6213      	str	r3, [r2, #32]
 80036b0:	e00b      	b.n	80036ca <HAL_RCC_OscConfig+0x36e>
 80036b2:	4b5b      	ldr	r3, [pc, #364]	@ (8003820 <HAL_RCC_OscConfig+0x4c4>)
 80036b4:	6a1b      	ldr	r3, [r3, #32]
 80036b6:	4a5a      	ldr	r2, [pc, #360]	@ (8003820 <HAL_RCC_OscConfig+0x4c4>)
 80036b8:	f023 0301 	bic.w	r3, r3, #1
 80036bc:	6213      	str	r3, [r2, #32]
 80036be:	4b58      	ldr	r3, [pc, #352]	@ (8003820 <HAL_RCC_OscConfig+0x4c4>)
 80036c0:	6a1b      	ldr	r3, [r3, #32]
 80036c2:	4a57      	ldr	r2, [pc, #348]	@ (8003820 <HAL_RCC_OscConfig+0x4c4>)
 80036c4:	f023 0304 	bic.w	r3, r3, #4
 80036c8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	68db      	ldr	r3, [r3, #12]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d015      	beq.n	80036fe <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036d2:	f7ff fbbd 	bl	8002e50 <HAL_GetTick>
 80036d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036d8:	e00a      	b.n	80036f0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036da:	f7ff fbb9 	bl	8002e50 <HAL_GetTick>
 80036de:	4602      	mov	r2, r0
 80036e0:	693b      	ldr	r3, [r7, #16]
 80036e2:	1ad3      	subs	r3, r2, r3
 80036e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036e8:	4293      	cmp	r3, r2
 80036ea:	d901      	bls.n	80036f0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80036ec:	2303      	movs	r3, #3
 80036ee:	e0b1      	b.n	8003854 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036f0:	4b4b      	ldr	r3, [pc, #300]	@ (8003820 <HAL_RCC_OscConfig+0x4c4>)
 80036f2:	6a1b      	ldr	r3, [r3, #32]
 80036f4:	f003 0302 	and.w	r3, r3, #2
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d0ee      	beq.n	80036da <HAL_RCC_OscConfig+0x37e>
 80036fc:	e014      	b.n	8003728 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036fe:	f7ff fba7 	bl	8002e50 <HAL_GetTick>
 8003702:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003704:	e00a      	b.n	800371c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003706:	f7ff fba3 	bl	8002e50 <HAL_GetTick>
 800370a:	4602      	mov	r2, r0
 800370c:	693b      	ldr	r3, [r7, #16]
 800370e:	1ad3      	subs	r3, r2, r3
 8003710:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003714:	4293      	cmp	r3, r2
 8003716:	d901      	bls.n	800371c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003718:	2303      	movs	r3, #3
 800371a:	e09b      	b.n	8003854 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800371c:	4b40      	ldr	r3, [pc, #256]	@ (8003820 <HAL_RCC_OscConfig+0x4c4>)
 800371e:	6a1b      	ldr	r3, [r3, #32]
 8003720:	f003 0302 	and.w	r3, r3, #2
 8003724:	2b00      	cmp	r3, #0
 8003726:	d1ee      	bne.n	8003706 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003728:	7dfb      	ldrb	r3, [r7, #23]
 800372a:	2b01      	cmp	r3, #1
 800372c:	d105      	bne.n	800373a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800372e:	4b3c      	ldr	r3, [pc, #240]	@ (8003820 <HAL_RCC_OscConfig+0x4c4>)
 8003730:	69db      	ldr	r3, [r3, #28]
 8003732:	4a3b      	ldr	r2, [pc, #236]	@ (8003820 <HAL_RCC_OscConfig+0x4c4>)
 8003734:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003738:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	69db      	ldr	r3, [r3, #28]
 800373e:	2b00      	cmp	r3, #0
 8003740:	f000 8087 	beq.w	8003852 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003744:	4b36      	ldr	r3, [pc, #216]	@ (8003820 <HAL_RCC_OscConfig+0x4c4>)
 8003746:	685b      	ldr	r3, [r3, #4]
 8003748:	f003 030c 	and.w	r3, r3, #12
 800374c:	2b08      	cmp	r3, #8
 800374e:	d061      	beq.n	8003814 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	69db      	ldr	r3, [r3, #28]
 8003754:	2b02      	cmp	r3, #2
 8003756:	d146      	bne.n	80037e6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003758:	4b33      	ldr	r3, [pc, #204]	@ (8003828 <HAL_RCC_OscConfig+0x4cc>)
 800375a:	2200      	movs	r2, #0
 800375c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800375e:	f7ff fb77 	bl	8002e50 <HAL_GetTick>
 8003762:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003764:	e008      	b.n	8003778 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003766:	f7ff fb73 	bl	8002e50 <HAL_GetTick>
 800376a:	4602      	mov	r2, r0
 800376c:	693b      	ldr	r3, [r7, #16]
 800376e:	1ad3      	subs	r3, r2, r3
 8003770:	2b02      	cmp	r3, #2
 8003772:	d901      	bls.n	8003778 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003774:	2303      	movs	r3, #3
 8003776:	e06d      	b.n	8003854 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003778:	4b29      	ldr	r3, [pc, #164]	@ (8003820 <HAL_RCC_OscConfig+0x4c4>)
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003780:	2b00      	cmp	r3, #0
 8003782:	d1f0      	bne.n	8003766 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	6a1b      	ldr	r3, [r3, #32]
 8003788:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800378c:	d108      	bne.n	80037a0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800378e:	4b24      	ldr	r3, [pc, #144]	@ (8003820 <HAL_RCC_OscConfig+0x4c4>)
 8003790:	685b      	ldr	r3, [r3, #4]
 8003792:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	689b      	ldr	r3, [r3, #8]
 800379a:	4921      	ldr	r1, [pc, #132]	@ (8003820 <HAL_RCC_OscConfig+0x4c4>)
 800379c:	4313      	orrs	r3, r2
 800379e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80037a0:	4b1f      	ldr	r3, [pc, #124]	@ (8003820 <HAL_RCC_OscConfig+0x4c4>)
 80037a2:	685b      	ldr	r3, [r3, #4]
 80037a4:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	6a19      	ldr	r1, [r3, #32]
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037b0:	430b      	orrs	r3, r1
 80037b2:	491b      	ldr	r1, [pc, #108]	@ (8003820 <HAL_RCC_OscConfig+0x4c4>)
 80037b4:	4313      	orrs	r3, r2
 80037b6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80037b8:	4b1b      	ldr	r3, [pc, #108]	@ (8003828 <HAL_RCC_OscConfig+0x4cc>)
 80037ba:	2201      	movs	r2, #1
 80037bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037be:	f7ff fb47 	bl	8002e50 <HAL_GetTick>
 80037c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80037c4:	e008      	b.n	80037d8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037c6:	f7ff fb43 	bl	8002e50 <HAL_GetTick>
 80037ca:	4602      	mov	r2, r0
 80037cc:	693b      	ldr	r3, [r7, #16]
 80037ce:	1ad3      	subs	r3, r2, r3
 80037d0:	2b02      	cmp	r3, #2
 80037d2:	d901      	bls.n	80037d8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80037d4:	2303      	movs	r3, #3
 80037d6:	e03d      	b.n	8003854 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80037d8:	4b11      	ldr	r3, [pc, #68]	@ (8003820 <HAL_RCC_OscConfig+0x4c4>)
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d0f0      	beq.n	80037c6 <HAL_RCC_OscConfig+0x46a>
 80037e4:	e035      	b.n	8003852 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037e6:	4b10      	ldr	r3, [pc, #64]	@ (8003828 <HAL_RCC_OscConfig+0x4cc>)
 80037e8:	2200      	movs	r2, #0
 80037ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037ec:	f7ff fb30 	bl	8002e50 <HAL_GetTick>
 80037f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80037f2:	e008      	b.n	8003806 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037f4:	f7ff fb2c 	bl	8002e50 <HAL_GetTick>
 80037f8:	4602      	mov	r2, r0
 80037fa:	693b      	ldr	r3, [r7, #16]
 80037fc:	1ad3      	subs	r3, r2, r3
 80037fe:	2b02      	cmp	r3, #2
 8003800:	d901      	bls.n	8003806 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003802:	2303      	movs	r3, #3
 8003804:	e026      	b.n	8003854 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003806:	4b06      	ldr	r3, [pc, #24]	@ (8003820 <HAL_RCC_OscConfig+0x4c4>)
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800380e:	2b00      	cmp	r3, #0
 8003810:	d1f0      	bne.n	80037f4 <HAL_RCC_OscConfig+0x498>
 8003812:	e01e      	b.n	8003852 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	69db      	ldr	r3, [r3, #28]
 8003818:	2b01      	cmp	r3, #1
 800381a:	d107      	bne.n	800382c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800381c:	2301      	movs	r3, #1
 800381e:	e019      	b.n	8003854 <HAL_RCC_OscConfig+0x4f8>
 8003820:	40021000 	.word	0x40021000
 8003824:	40007000 	.word	0x40007000
 8003828:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800382c:	4b0b      	ldr	r3, [pc, #44]	@ (800385c <HAL_RCC_OscConfig+0x500>)
 800382e:	685b      	ldr	r3, [r3, #4]
 8003830:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	6a1b      	ldr	r3, [r3, #32]
 800383c:	429a      	cmp	r2, r3
 800383e:	d106      	bne.n	800384e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800384a:	429a      	cmp	r2, r3
 800384c:	d001      	beq.n	8003852 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800384e:	2301      	movs	r3, #1
 8003850:	e000      	b.n	8003854 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003852:	2300      	movs	r3, #0
}
 8003854:	4618      	mov	r0, r3
 8003856:	3718      	adds	r7, #24
 8003858:	46bd      	mov	sp, r7
 800385a:	bd80      	pop	{r7, pc}
 800385c:	40021000 	.word	0x40021000

08003860 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b084      	sub	sp, #16
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
 8003868:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	2b00      	cmp	r3, #0
 800386e:	d101      	bne.n	8003874 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003870:	2301      	movs	r3, #1
 8003872:	e0d0      	b.n	8003a16 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003874:	4b6a      	ldr	r3, [pc, #424]	@ (8003a20 <HAL_RCC_ClockConfig+0x1c0>)
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f003 0307 	and.w	r3, r3, #7
 800387c:	683a      	ldr	r2, [r7, #0]
 800387e:	429a      	cmp	r2, r3
 8003880:	d910      	bls.n	80038a4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003882:	4b67      	ldr	r3, [pc, #412]	@ (8003a20 <HAL_RCC_ClockConfig+0x1c0>)
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f023 0207 	bic.w	r2, r3, #7
 800388a:	4965      	ldr	r1, [pc, #404]	@ (8003a20 <HAL_RCC_ClockConfig+0x1c0>)
 800388c:	683b      	ldr	r3, [r7, #0]
 800388e:	4313      	orrs	r3, r2
 8003890:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003892:	4b63      	ldr	r3, [pc, #396]	@ (8003a20 <HAL_RCC_ClockConfig+0x1c0>)
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f003 0307 	and.w	r3, r3, #7
 800389a:	683a      	ldr	r2, [r7, #0]
 800389c:	429a      	cmp	r2, r3
 800389e:	d001      	beq.n	80038a4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80038a0:	2301      	movs	r3, #1
 80038a2:	e0b8      	b.n	8003a16 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f003 0302 	and.w	r3, r3, #2
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d020      	beq.n	80038f2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f003 0304 	and.w	r3, r3, #4
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d005      	beq.n	80038c8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80038bc:	4b59      	ldr	r3, [pc, #356]	@ (8003a24 <HAL_RCC_ClockConfig+0x1c4>)
 80038be:	685b      	ldr	r3, [r3, #4]
 80038c0:	4a58      	ldr	r2, [pc, #352]	@ (8003a24 <HAL_RCC_ClockConfig+0x1c4>)
 80038c2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80038c6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f003 0308 	and.w	r3, r3, #8
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d005      	beq.n	80038e0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80038d4:	4b53      	ldr	r3, [pc, #332]	@ (8003a24 <HAL_RCC_ClockConfig+0x1c4>)
 80038d6:	685b      	ldr	r3, [r3, #4]
 80038d8:	4a52      	ldr	r2, [pc, #328]	@ (8003a24 <HAL_RCC_ClockConfig+0x1c4>)
 80038da:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80038de:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80038e0:	4b50      	ldr	r3, [pc, #320]	@ (8003a24 <HAL_RCC_ClockConfig+0x1c4>)
 80038e2:	685b      	ldr	r3, [r3, #4]
 80038e4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	689b      	ldr	r3, [r3, #8]
 80038ec:	494d      	ldr	r1, [pc, #308]	@ (8003a24 <HAL_RCC_ClockConfig+0x1c4>)
 80038ee:	4313      	orrs	r3, r2
 80038f0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f003 0301 	and.w	r3, r3, #1
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d040      	beq.n	8003980 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	685b      	ldr	r3, [r3, #4]
 8003902:	2b01      	cmp	r3, #1
 8003904:	d107      	bne.n	8003916 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003906:	4b47      	ldr	r3, [pc, #284]	@ (8003a24 <HAL_RCC_ClockConfig+0x1c4>)
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800390e:	2b00      	cmp	r3, #0
 8003910:	d115      	bne.n	800393e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003912:	2301      	movs	r3, #1
 8003914:	e07f      	b.n	8003a16 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	685b      	ldr	r3, [r3, #4]
 800391a:	2b02      	cmp	r3, #2
 800391c:	d107      	bne.n	800392e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800391e:	4b41      	ldr	r3, [pc, #260]	@ (8003a24 <HAL_RCC_ClockConfig+0x1c4>)
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003926:	2b00      	cmp	r3, #0
 8003928:	d109      	bne.n	800393e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800392a:	2301      	movs	r3, #1
 800392c:	e073      	b.n	8003a16 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800392e:	4b3d      	ldr	r3, [pc, #244]	@ (8003a24 <HAL_RCC_ClockConfig+0x1c4>)
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f003 0302 	and.w	r3, r3, #2
 8003936:	2b00      	cmp	r3, #0
 8003938:	d101      	bne.n	800393e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800393a:	2301      	movs	r3, #1
 800393c:	e06b      	b.n	8003a16 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800393e:	4b39      	ldr	r3, [pc, #228]	@ (8003a24 <HAL_RCC_ClockConfig+0x1c4>)
 8003940:	685b      	ldr	r3, [r3, #4]
 8003942:	f023 0203 	bic.w	r2, r3, #3
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	685b      	ldr	r3, [r3, #4]
 800394a:	4936      	ldr	r1, [pc, #216]	@ (8003a24 <HAL_RCC_ClockConfig+0x1c4>)
 800394c:	4313      	orrs	r3, r2
 800394e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003950:	f7ff fa7e 	bl	8002e50 <HAL_GetTick>
 8003954:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003956:	e00a      	b.n	800396e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003958:	f7ff fa7a 	bl	8002e50 <HAL_GetTick>
 800395c:	4602      	mov	r2, r0
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	1ad3      	subs	r3, r2, r3
 8003962:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003966:	4293      	cmp	r3, r2
 8003968:	d901      	bls.n	800396e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800396a:	2303      	movs	r3, #3
 800396c:	e053      	b.n	8003a16 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800396e:	4b2d      	ldr	r3, [pc, #180]	@ (8003a24 <HAL_RCC_ClockConfig+0x1c4>)
 8003970:	685b      	ldr	r3, [r3, #4]
 8003972:	f003 020c 	and.w	r2, r3, #12
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	685b      	ldr	r3, [r3, #4]
 800397a:	009b      	lsls	r3, r3, #2
 800397c:	429a      	cmp	r2, r3
 800397e:	d1eb      	bne.n	8003958 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003980:	4b27      	ldr	r3, [pc, #156]	@ (8003a20 <HAL_RCC_ClockConfig+0x1c0>)
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f003 0307 	and.w	r3, r3, #7
 8003988:	683a      	ldr	r2, [r7, #0]
 800398a:	429a      	cmp	r2, r3
 800398c:	d210      	bcs.n	80039b0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800398e:	4b24      	ldr	r3, [pc, #144]	@ (8003a20 <HAL_RCC_ClockConfig+0x1c0>)
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f023 0207 	bic.w	r2, r3, #7
 8003996:	4922      	ldr	r1, [pc, #136]	@ (8003a20 <HAL_RCC_ClockConfig+0x1c0>)
 8003998:	683b      	ldr	r3, [r7, #0]
 800399a:	4313      	orrs	r3, r2
 800399c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800399e:	4b20      	ldr	r3, [pc, #128]	@ (8003a20 <HAL_RCC_ClockConfig+0x1c0>)
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f003 0307 	and.w	r3, r3, #7
 80039a6:	683a      	ldr	r2, [r7, #0]
 80039a8:	429a      	cmp	r2, r3
 80039aa:	d001      	beq.n	80039b0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80039ac:	2301      	movs	r3, #1
 80039ae:	e032      	b.n	8003a16 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f003 0304 	and.w	r3, r3, #4
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d008      	beq.n	80039ce <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80039bc:	4b19      	ldr	r3, [pc, #100]	@ (8003a24 <HAL_RCC_ClockConfig+0x1c4>)
 80039be:	685b      	ldr	r3, [r3, #4]
 80039c0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	68db      	ldr	r3, [r3, #12]
 80039c8:	4916      	ldr	r1, [pc, #88]	@ (8003a24 <HAL_RCC_ClockConfig+0x1c4>)
 80039ca:	4313      	orrs	r3, r2
 80039cc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f003 0308 	and.w	r3, r3, #8
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d009      	beq.n	80039ee <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80039da:	4b12      	ldr	r3, [pc, #72]	@ (8003a24 <HAL_RCC_ClockConfig+0x1c4>)
 80039dc:	685b      	ldr	r3, [r3, #4]
 80039de:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	691b      	ldr	r3, [r3, #16]
 80039e6:	00db      	lsls	r3, r3, #3
 80039e8:	490e      	ldr	r1, [pc, #56]	@ (8003a24 <HAL_RCC_ClockConfig+0x1c4>)
 80039ea:	4313      	orrs	r3, r2
 80039ec:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80039ee:	f000 f821 	bl	8003a34 <HAL_RCC_GetSysClockFreq>
 80039f2:	4602      	mov	r2, r0
 80039f4:	4b0b      	ldr	r3, [pc, #44]	@ (8003a24 <HAL_RCC_ClockConfig+0x1c4>)
 80039f6:	685b      	ldr	r3, [r3, #4]
 80039f8:	091b      	lsrs	r3, r3, #4
 80039fa:	f003 030f 	and.w	r3, r3, #15
 80039fe:	490a      	ldr	r1, [pc, #40]	@ (8003a28 <HAL_RCC_ClockConfig+0x1c8>)
 8003a00:	5ccb      	ldrb	r3, [r1, r3]
 8003a02:	fa22 f303 	lsr.w	r3, r2, r3
 8003a06:	4a09      	ldr	r2, [pc, #36]	@ (8003a2c <HAL_RCC_ClockConfig+0x1cc>)
 8003a08:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003a0a:	4b09      	ldr	r3, [pc, #36]	@ (8003a30 <HAL_RCC_ClockConfig+0x1d0>)
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	4618      	mov	r0, r3
 8003a10:	f7ff f894 	bl	8002b3c <HAL_InitTick>

  return HAL_OK;
 8003a14:	2300      	movs	r3, #0
}
 8003a16:	4618      	mov	r0, r3
 8003a18:	3710      	adds	r7, #16
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	bd80      	pop	{r7, pc}
 8003a1e:	bf00      	nop
 8003a20:	40022000 	.word	0x40022000
 8003a24:	40021000 	.word	0x40021000
 8003a28:	08008ef4 	.word	0x08008ef4
 8003a2c:	20000000 	.word	0x20000000
 8003a30:	20000004 	.word	0x20000004

08003a34 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a34:	b480      	push	{r7}
 8003a36:	b087      	sub	sp, #28
 8003a38:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	60fb      	str	r3, [r7, #12]
 8003a3e:	2300      	movs	r3, #0
 8003a40:	60bb      	str	r3, [r7, #8]
 8003a42:	2300      	movs	r3, #0
 8003a44:	617b      	str	r3, [r7, #20]
 8003a46:	2300      	movs	r3, #0
 8003a48:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003a4e:	4b1e      	ldr	r3, [pc, #120]	@ (8003ac8 <HAL_RCC_GetSysClockFreq+0x94>)
 8003a50:	685b      	ldr	r3, [r3, #4]
 8003a52:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	f003 030c 	and.w	r3, r3, #12
 8003a5a:	2b04      	cmp	r3, #4
 8003a5c:	d002      	beq.n	8003a64 <HAL_RCC_GetSysClockFreq+0x30>
 8003a5e:	2b08      	cmp	r3, #8
 8003a60:	d003      	beq.n	8003a6a <HAL_RCC_GetSysClockFreq+0x36>
 8003a62:	e027      	b.n	8003ab4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003a64:	4b19      	ldr	r3, [pc, #100]	@ (8003acc <HAL_RCC_GetSysClockFreq+0x98>)
 8003a66:	613b      	str	r3, [r7, #16]
      break;
 8003a68:	e027      	b.n	8003aba <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	0c9b      	lsrs	r3, r3, #18
 8003a6e:	f003 030f 	and.w	r3, r3, #15
 8003a72:	4a17      	ldr	r2, [pc, #92]	@ (8003ad0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003a74:	5cd3      	ldrb	r3, [r2, r3]
 8003a76:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d010      	beq.n	8003aa4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003a82:	4b11      	ldr	r3, [pc, #68]	@ (8003ac8 <HAL_RCC_GetSysClockFreq+0x94>)
 8003a84:	685b      	ldr	r3, [r3, #4]
 8003a86:	0c5b      	lsrs	r3, r3, #17
 8003a88:	f003 0301 	and.w	r3, r3, #1
 8003a8c:	4a11      	ldr	r2, [pc, #68]	@ (8003ad4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003a8e:	5cd3      	ldrb	r3, [r2, r3]
 8003a90:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	4a0d      	ldr	r2, [pc, #52]	@ (8003acc <HAL_RCC_GetSysClockFreq+0x98>)
 8003a96:	fb03 f202 	mul.w	r2, r3, r2
 8003a9a:	68bb      	ldr	r3, [r7, #8]
 8003a9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003aa0:	617b      	str	r3, [r7, #20]
 8003aa2:	e004      	b.n	8003aae <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	4a0c      	ldr	r2, [pc, #48]	@ (8003ad8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003aa8:	fb02 f303 	mul.w	r3, r2, r3
 8003aac:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003aae:	697b      	ldr	r3, [r7, #20]
 8003ab0:	613b      	str	r3, [r7, #16]
      break;
 8003ab2:	e002      	b.n	8003aba <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003ab4:	4b05      	ldr	r3, [pc, #20]	@ (8003acc <HAL_RCC_GetSysClockFreq+0x98>)
 8003ab6:	613b      	str	r3, [r7, #16]
      break;
 8003ab8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003aba:	693b      	ldr	r3, [r7, #16]
}
 8003abc:	4618      	mov	r0, r3
 8003abe:	371c      	adds	r7, #28
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	bc80      	pop	{r7}
 8003ac4:	4770      	bx	lr
 8003ac6:	bf00      	nop
 8003ac8:	40021000 	.word	0x40021000
 8003acc:	007a1200 	.word	0x007a1200
 8003ad0:	08008f0c 	.word	0x08008f0c
 8003ad4:	08008f1c 	.word	0x08008f1c
 8003ad8:	003d0900 	.word	0x003d0900

08003adc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003adc:	b480      	push	{r7}
 8003ade:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ae0:	4b02      	ldr	r3, [pc, #8]	@ (8003aec <HAL_RCC_GetHCLKFreq+0x10>)
 8003ae2:	681b      	ldr	r3, [r3, #0]
}
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	bc80      	pop	{r7}
 8003aea:	4770      	bx	lr
 8003aec:	20000000 	.word	0x20000000

08003af0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003af4:	f7ff fff2 	bl	8003adc <HAL_RCC_GetHCLKFreq>
 8003af8:	4602      	mov	r2, r0
 8003afa:	4b05      	ldr	r3, [pc, #20]	@ (8003b10 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003afc:	685b      	ldr	r3, [r3, #4]
 8003afe:	0adb      	lsrs	r3, r3, #11
 8003b00:	f003 0307 	and.w	r3, r3, #7
 8003b04:	4903      	ldr	r1, [pc, #12]	@ (8003b14 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003b06:	5ccb      	ldrb	r3, [r1, r3]
 8003b08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	bd80      	pop	{r7, pc}
 8003b10:	40021000 	.word	0x40021000
 8003b14:	08008f04 	.word	0x08008f04

08003b18 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003b18:	b480      	push	{r7}
 8003b1a:	b083      	sub	sp, #12
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]
 8003b20:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	220f      	movs	r2, #15
 8003b26:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003b28:	4b11      	ldr	r3, [pc, #68]	@ (8003b70 <HAL_RCC_GetClockConfig+0x58>)
 8003b2a:	685b      	ldr	r3, [r3, #4]
 8003b2c:	f003 0203 	and.w	r2, r3, #3
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003b34:	4b0e      	ldr	r3, [pc, #56]	@ (8003b70 <HAL_RCC_GetClockConfig+0x58>)
 8003b36:	685b      	ldr	r3, [r3, #4]
 8003b38:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003b40:	4b0b      	ldr	r3, [pc, #44]	@ (8003b70 <HAL_RCC_GetClockConfig+0x58>)
 8003b42:	685b      	ldr	r3, [r3, #4]
 8003b44:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8003b4c:	4b08      	ldr	r3, [pc, #32]	@ (8003b70 <HAL_RCC_GetClockConfig+0x58>)
 8003b4e:	685b      	ldr	r3, [r3, #4]
 8003b50:	08db      	lsrs	r3, r3, #3
 8003b52:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003b5a:	4b06      	ldr	r3, [pc, #24]	@ (8003b74 <HAL_RCC_GetClockConfig+0x5c>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f003 0207 	and.w	r2, r3, #7
 8003b62:	683b      	ldr	r3, [r7, #0]
 8003b64:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8003b66:	bf00      	nop
 8003b68:	370c      	adds	r7, #12
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	bc80      	pop	{r7}
 8003b6e:	4770      	bx	lr
 8003b70:	40021000 	.word	0x40021000
 8003b74:	40022000 	.word	0x40022000

08003b78 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003b78:	b480      	push	{r7}
 8003b7a:	b085      	sub	sp, #20
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003b80:	4b0a      	ldr	r3, [pc, #40]	@ (8003bac <RCC_Delay+0x34>)
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	4a0a      	ldr	r2, [pc, #40]	@ (8003bb0 <RCC_Delay+0x38>)
 8003b86:	fba2 2303 	umull	r2, r3, r2, r3
 8003b8a:	0a5b      	lsrs	r3, r3, #9
 8003b8c:	687a      	ldr	r2, [r7, #4]
 8003b8e:	fb02 f303 	mul.w	r3, r2, r3
 8003b92:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003b94:	bf00      	nop
  }
  while (Delay --);
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	1e5a      	subs	r2, r3, #1
 8003b9a:	60fa      	str	r2, [r7, #12]
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d1f9      	bne.n	8003b94 <RCC_Delay+0x1c>
}
 8003ba0:	bf00      	nop
 8003ba2:	bf00      	nop
 8003ba4:	3714      	adds	r7, #20
 8003ba6:	46bd      	mov	sp, r7
 8003ba8:	bc80      	pop	{r7}
 8003baa:	4770      	bx	lr
 8003bac:	20000000 	.word	0x20000000
 8003bb0:	10624dd3 	.word	0x10624dd3

08003bb4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b082      	sub	sp, #8
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d101      	bne.n	8003bc6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003bc2:	2301      	movs	r3, #1
 8003bc4:	e076      	b.n	8003cb4 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d108      	bne.n	8003be0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	685b      	ldr	r3, [r3, #4]
 8003bd2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003bd6:	d009      	beq.n	8003bec <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2200      	movs	r2, #0
 8003bdc:	61da      	str	r2, [r3, #28]
 8003bde:	e005      	b.n	8003bec <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2200      	movs	r2, #0
 8003be4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	2200      	movs	r2, #0
 8003bea:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	2200      	movs	r2, #0
 8003bf0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003bf8:	b2db      	uxtb	r3, r3
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d106      	bne.n	8003c0c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	2200      	movs	r2, #0
 8003c02:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003c06:	6878      	ldr	r0, [r7, #4]
 8003c08:	f7fe fecc 	bl	80029a4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2202      	movs	r2, #2
 8003c10:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	681a      	ldr	r2, [r3, #0]
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003c22:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	685b      	ldr	r3, [r3, #4]
 8003c28:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	689b      	ldr	r3, [r3, #8]
 8003c30:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003c34:	431a      	orrs	r2, r3
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	68db      	ldr	r3, [r3, #12]
 8003c3a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003c3e:	431a      	orrs	r2, r3
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	691b      	ldr	r3, [r3, #16]
 8003c44:	f003 0302 	and.w	r3, r3, #2
 8003c48:	431a      	orrs	r2, r3
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	695b      	ldr	r3, [r3, #20]
 8003c4e:	f003 0301 	and.w	r3, r3, #1
 8003c52:	431a      	orrs	r2, r3
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	699b      	ldr	r3, [r3, #24]
 8003c58:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003c5c:	431a      	orrs	r2, r3
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	69db      	ldr	r3, [r3, #28]
 8003c62:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003c66:	431a      	orrs	r2, r3
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	6a1b      	ldr	r3, [r3, #32]
 8003c6c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c70:	ea42 0103 	orr.w	r1, r2, r3
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c78:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	430a      	orrs	r2, r1
 8003c82:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	699b      	ldr	r3, [r3, #24]
 8003c88:	0c1a      	lsrs	r2, r3, #16
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f002 0204 	and.w	r2, r2, #4
 8003c92:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	69da      	ldr	r2, [r3, #28]
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003ca2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	2201      	movs	r2, #1
 8003cae:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003cb2:	2300      	movs	r3, #0
}
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	3708      	adds	r7, #8
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	bd80      	pop	{r7, pc}

08003cbc <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b088      	sub	sp, #32
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	60f8      	str	r0, [r7, #12]
 8003cc4:	60b9      	str	r1, [r7, #8]
 8003cc6:	603b      	str	r3, [r7, #0]
 8003cc8:	4613      	mov	r3, r2
 8003cca:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003ccc:	f7ff f8c0 	bl	8002e50 <HAL_GetTick>
 8003cd0:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003cd2:	88fb      	ldrh	r3, [r7, #6]
 8003cd4:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003cdc:	b2db      	uxtb	r3, r3
 8003cde:	2b01      	cmp	r3, #1
 8003ce0:	d001      	beq.n	8003ce6 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003ce2:	2302      	movs	r3, #2
 8003ce4:	e12a      	b.n	8003f3c <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8003ce6:	68bb      	ldr	r3, [r7, #8]
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d002      	beq.n	8003cf2 <HAL_SPI_Transmit+0x36>
 8003cec:	88fb      	ldrh	r3, [r7, #6]
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d101      	bne.n	8003cf6 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003cf2:	2301      	movs	r3, #1
 8003cf4:	e122      	b.n	8003f3c <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003cfc:	2b01      	cmp	r3, #1
 8003cfe:	d101      	bne.n	8003d04 <HAL_SPI_Transmit+0x48>
 8003d00:	2302      	movs	r3, #2
 8003d02:	e11b      	b.n	8003f3c <HAL_SPI_Transmit+0x280>
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	2201      	movs	r2, #1
 8003d08:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	2203      	movs	r2, #3
 8003d10:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	2200      	movs	r2, #0
 8003d18:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	68ba      	ldr	r2, [r7, #8]
 8003d1e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	88fa      	ldrh	r2, [r7, #6]
 8003d24:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	88fa      	ldrh	r2, [r7, #6]
 8003d2a:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	2200      	movs	r2, #0
 8003d30:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	2200      	movs	r2, #0
 8003d36:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	2200      	movs	r2, #0
 8003d42:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	2200      	movs	r2, #0
 8003d48:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	689b      	ldr	r3, [r3, #8]
 8003d4e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003d52:	d10f      	bne.n	8003d74 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	681a      	ldr	r2, [r3, #0]
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003d62:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	681a      	ldr	r2, [r3, #0]
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003d72:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d7e:	2b40      	cmp	r3, #64	@ 0x40
 8003d80:	d007      	beq.n	8003d92 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	681a      	ldr	r2, [r3, #0]
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003d90:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	68db      	ldr	r3, [r3, #12]
 8003d96:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003d9a:	d152      	bne.n	8003e42 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	685b      	ldr	r3, [r3, #4]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d002      	beq.n	8003daa <HAL_SPI_Transmit+0xee>
 8003da4:	8b7b      	ldrh	r3, [r7, #26]
 8003da6:	2b01      	cmp	r3, #1
 8003da8:	d145      	bne.n	8003e36 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dae:	881a      	ldrh	r2, [r3, #0]
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dba:	1c9a      	adds	r2, r3, #2
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003dc4:	b29b      	uxth	r3, r3
 8003dc6:	3b01      	subs	r3, #1
 8003dc8:	b29a      	uxth	r2, r3
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003dce:	e032      	b.n	8003e36 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	689b      	ldr	r3, [r3, #8]
 8003dd6:	f003 0302 	and.w	r3, r3, #2
 8003dda:	2b02      	cmp	r3, #2
 8003ddc:	d112      	bne.n	8003e04 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003de2:	881a      	ldrh	r2, [r3, #0]
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dee:	1c9a      	adds	r2, r3, #2
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003df8:	b29b      	uxth	r3, r3
 8003dfa:	3b01      	subs	r3, #1
 8003dfc:	b29a      	uxth	r2, r3
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003e02:	e018      	b.n	8003e36 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003e04:	f7ff f824 	bl	8002e50 <HAL_GetTick>
 8003e08:	4602      	mov	r2, r0
 8003e0a:	69fb      	ldr	r3, [r7, #28]
 8003e0c:	1ad3      	subs	r3, r2, r3
 8003e0e:	683a      	ldr	r2, [r7, #0]
 8003e10:	429a      	cmp	r2, r3
 8003e12:	d803      	bhi.n	8003e1c <HAL_SPI_Transmit+0x160>
 8003e14:	683b      	ldr	r3, [r7, #0]
 8003e16:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003e1a:	d102      	bne.n	8003e22 <HAL_SPI_Transmit+0x166>
 8003e1c:	683b      	ldr	r3, [r7, #0]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d109      	bne.n	8003e36 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	2201      	movs	r2, #1
 8003e26:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003e32:	2303      	movs	r3, #3
 8003e34:	e082      	b.n	8003f3c <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003e3a:	b29b      	uxth	r3, r3
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d1c7      	bne.n	8003dd0 <HAL_SPI_Transmit+0x114>
 8003e40:	e053      	b.n	8003eea <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	685b      	ldr	r3, [r3, #4]
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d002      	beq.n	8003e50 <HAL_SPI_Transmit+0x194>
 8003e4a:	8b7b      	ldrh	r3, [r7, #26]
 8003e4c:	2b01      	cmp	r3, #1
 8003e4e:	d147      	bne.n	8003ee0 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	330c      	adds	r3, #12
 8003e5a:	7812      	ldrb	r2, [r2, #0]
 8003e5c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e62:	1c5a      	adds	r2, r3, #1
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003e6c:	b29b      	uxth	r3, r3
 8003e6e:	3b01      	subs	r3, #1
 8003e70:	b29a      	uxth	r2, r3
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003e76:	e033      	b.n	8003ee0 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	689b      	ldr	r3, [r3, #8]
 8003e7e:	f003 0302 	and.w	r3, r3, #2
 8003e82:	2b02      	cmp	r3, #2
 8003e84:	d113      	bne.n	8003eae <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	330c      	adds	r3, #12
 8003e90:	7812      	ldrb	r2, [r2, #0]
 8003e92:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e98:	1c5a      	adds	r2, r3, #1
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003ea2:	b29b      	uxth	r3, r3
 8003ea4:	3b01      	subs	r3, #1
 8003ea6:	b29a      	uxth	r2, r3
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003eac:	e018      	b.n	8003ee0 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003eae:	f7fe ffcf 	bl	8002e50 <HAL_GetTick>
 8003eb2:	4602      	mov	r2, r0
 8003eb4:	69fb      	ldr	r3, [r7, #28]
 8003eb6:	1ad3      	subs	r3, r2, r3
 8003eb8:	683a      	ldr	r2, [r7, #0]
 8003eba:	429a      	cmp	r2, r3
 8003ebc:	d803      	bhi.n	8003ec6 <HAL_SPI_Transmit+0x20a>
 8003ebe:	683b      	ldr	r3, [r7, #0]
 8003ec0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003ec4:	d102      	bne.n	8003ecc <HAL_SPI_Transmit+0x210>
 8003ec6:	683b      	ldr	r3, [r7, #0]
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d109      	bne.n	8003ee0 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	2201      	movs	r2, #1
 8003ed0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003edc:	2303      	movs	r3, #3
 8003ede:	e02d      	b.n	8003f3c <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003ee4:	b29b      	uxth	r3, r3
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d1c6      	bne.n	8003e78 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003eea:	69fa      	ldr	r2, [r7, #28]
 8003eec:	6839      	ldr	r1, [r7, #0]
 8003eee:	68f8      	ldr	r0, [r7, #12]
 8003ef0:	f000 fa5a 	bl	80043a8 <SPI_EndRxTxTransaction>
 8003ef4:	4603      	mov	r3, r0
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d002      	beq.n	8003f00 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	2220      	movs	r2, #32
 8003efe:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	689b      	ldr	r3, [r3, #8]
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d10a      	bne.n	8003f1e <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003f08:	2300      	movs	r3, #0
 8003f0a:	617b      	str	r3, [r7, #20]
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	68db      	ldr	r3, [r3, #12]
 8003f12:	617b      	str	r3, [r7, #20]
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	689b      	ldr	r3, [r3, #8]
 8003f1a:	617b      	str	r3, [r7, #20]
 8003f1c:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	2201      	movs	r2, #1
 8003f22:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	2200      	movs	r2, #0
 8003f2a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d001      	beq.n	8003f3a <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8003f36:	2301      	movs	r3, #1
 8003f38:	e000      	b.n	8003f3c <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8003f3a:	2300      	movs	r3, #0
  }
}
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	3720      	adds	r7, #32
 8003f40:	46bd      	mov	sp, r7
 8003f42:	bd80      	pop	{r7, pc}

08003f44 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003f44:	b580      	push	{r7, lr}
 8003f46:	b08a      	sub	sp, #40	@ 0x28
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	60f8      	str	r0, [r7, #12]
 8003f4c:	60b9      	str	r1, [r7, #8]
 8003f4e:	607a      	str	r2, [r7, #4]
 8003f50:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003f52:	2301      	movs	r3, #1
 8003f54:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003f56:	f7fe ff7b 	bl	8002e50 <HAL_GetTick>
 8003f5a:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003f62:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	685b      	ldr	r3, [r3, #4]
 8003f68:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8003f6a:	887b      	ldrh	r3, [r7, #2]
 8003f6c:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003f6e:	7ffb      	ldrb	r3, [r7, #31]
 8003f70:	2b01      	cmp	r3, #1
 8003f72:	d00c      	beq.n	8003f8e <HAL_SPI_TransmitReceive+0x4a>
 8003f74:	69bb      	ldr	r3, [r7, #24]
 8003f76:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003f7a:	d106      	bne.n	8003f8a <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	689b      	ldr	r3, [r3, #8]
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d102      	bne.n	8003f8a <HAL_SPI_TransmitReceive+0x46>
 8003f84:	7ffb      	ldrb	r3, [r7, #31]
 8003f86:	2b04      	cmp	r3, #4
 8003f88:	d001      	beq.n	8003f8e <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8003f8a:	2302      	movs	r3, #2
 8003f8c:	e17f      	b.n	800428e <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003f8e:	68bb      	ldr	r3, [r7, #8]
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d005      	beq.n	8003fa0 <HAL_SPI_TransmitReceive+0x5c>
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d002      	beq.n	8003fa0 <HAL_SPI_TransmitReceive+0x5c>
 8003f9a:	887b      	ldrh	r3, [r7, #2]
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d101      	bne.n	8003fa4 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8003fa0:	2301      	movs	r3, #1
 8003fa2:	e174      	b.n	800428e <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003faa:	2b01      	cmp	r3, #1
 8003fac:	d101      	bne.n	8003fb2 <HAL_SPI_TransmitReceive+0x6e>
 8003fae:	2302      	movs	r3, #2
 8003fb0:	e16d      	b.n	800428e <HAL_SPI_TransmitReceive+0x34a>
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	2201      	movs	r2, #1
 8003fb6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003fc0:	b2db      	uxtb	r3, r3
 8003fc2:	2b04      	cmp	r3, #4
 8003fc4:	d003      	beq.n	8003fce <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	2205      	movs	r2, #5
 8003fca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	687a      	ldr	r2, [r7, #4]
 8003fd8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	887a      	ldrh	r2, [r7, #2]
 8003fde:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	887a      	ldrh	r2, [r7, #2]
 8003fe4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	68ba      	ldr	r2, [r7, #8]
 8003fea:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	887a      	ldrh	r2, [r7, #2]
 8003ff0:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	887a      	ldrh	r2, [r7, #2]
 8003ff6:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	2200      	movs	r2, #0
 8004002:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800400e:	2b40      	cmp	r3, #64	@ 0x40
 8004010:	d007      	beq.n	8004022 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	681a      	ldr	r2, [r3, #0]
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004020:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	68db      	ldr	r3, [r3, #12]
 8004026:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800402a:	d17e      	bne.n	800412a <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	685b      	ldr	r3, [r3, #4]
 8004030:	2b00      	cmp	r3, #0
 8004032:	d002      	beq.n	800403a <HAL_SPI_TransmitReceive+0xf6>
 8004034:	8afb      	ldrh	r3, [r7, #22]
 8004036:	2b01      	cmp	r3, #1
 8004038:	d16c      	bne.n	8004114 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800403e:	881a      	ldrh	r2, [r3, #0]
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800404a:	1c9a      	adds	r2, r3, #2
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004054:	b29b      	uxth	r3, r3
 8004056:	3b01      	subs	r3, #1
 8004058:	b29a      	uxth	r2, r3
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800405e:	e059      	b.n	8004114 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	689b      	ldr	r3, [r3, #8]
 8004066:	f003 0302 	and.w	r3, r3, #2
 800406a:	2b02      	cmp	r3, #2
 800406c:	d11b      	bne.n	80040a6 <HAL_SPI_TransmitReceive+0x162>
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004072:	b29b      	uxth	r3, r3
 8004074:	2b00      	cmp	r3, #0
 8004076:	d016      	beq.n	80040a6 <HAL_SPI_TransmitReceive+0x162>
 8004078:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800407a:	2b01      	cmp	r3, #1
 800407c:	d113      	bne.n	80040a6 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004082:	881a      	ldrh	r2, [r3, #0]
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800408e:	1c9a      	adds	r2, r3, #2
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004098:	b29b      	uxth	r3, r3
 800409a:	3b01      	subs	r3, #1
 800409c:	b29a      	uxth	r2, r3
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80040a2:	2300      	movs	r3, #0
 80040a4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	689b      	ldr	r3, [r3, #8]
 80040ac:	f003 0301 	and.w	r3, r3, #1
 80040b0:	2b01      	cmp	r3, #1
 80040b2:	d119      	bne.n	80040e8 <HAL_SPI_TransmitReceive+0x1a4>
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80040b8:	b29b      	uxth	r3, r3
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d014      	beq.n	80040e8 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	68da      	ldr	r2, [r3, #12]
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040c8:	b292      	uxth	r2, r2
 80040ca:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040d0:	1c9a      	adds	r2, r3, #2
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80040da:	b29b      	uxth	r3, r3
 80040dc:	3b01      	subs	r3, #1
 80040de:	b29a      	uxth	r2, r3
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80040e4:	2301      	movs	r3, #1
 80040e6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80040e8:	f7fe feb2 	bl	8002e50 <HAL_GetTick>
 80040ec:	4602      	mov	r2, r0
 80040ee:	6a3b      	ldr	r3, [r7, #32]
 80040f0:	1ad3      	subs	r3, r2, r3
 80040f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80040f4:	429a      	cmp	r2, r3
 80040f6:	d80d      	bhi.n	8004114 <HAL_SPI_TransmitReceive+0x1d0>
 80040f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040fa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80040fe:	d009      	beq.n	8004114 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	2201      	movs	r2, #1
 8004104:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	2200      	movs	r2, #0
 800410c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004110:	2303      	movs	r3, #3
 8004112:	e0bc      	b.n	800428e <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004118:	b29b      	uxth	r3, r3
 800411a:	2b00      	cmp	r3, #0
 800411c:	d1a0      	bne.n	8004060 <HAL_SPI_TransmitReceive+0x11c>
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004122:	b29b      	uxth	r3, r3
 8004124:	2b00      	cmp	r3, #0
 8004126:	d19b      	bne.n	8004060 <HAL_SPI_TransmitReceive+0x11c>
 8004128:	e082      	b.n	8004230 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	685b      	ldr	r3, [r3, #4]
 800412e:	2b00      	cmp	r3, #0
 8004130:	d002      	beq.n	8004138 <HAL_SPI_TransmitReceive+0x1f4>
 8004132:	8afb      	ldrh	r3, [r7, #22]
 8004134:	2b01      	cmp	r3, #1
 8004136:	d171      	bne.n	800421c <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	330c      	adds	r3, #12
 8004142:	7812      	ldrb	r2, [r2, #0]
 8004144:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800414a:	1c5a      	adds	r2, r3, #1
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004154:	b29b      	uxth	r3, r3
 8004156:	3b01      	subs	r3, #1
 8004158:	b29a      	uxth	r2, r3
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800415e:	e05d      	b.n	800421c <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	689b      	ldr	r3, [r3, #8]
 8004166:	f003 0302 	and.w	r3, r3, #2
 800416a:	2b02      	cmp	r3, #2
 800416c:	d11c      	bne.n	80041a8 <HAL_SPI_TransmitReceive+0x264>
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004172:	b29b      	uxth	r3, r3
 8004174:	2b00      	cmp	r3, #0
 8004176:	d017      	beq.n	80041a8 <HAL_SPI_TransmitReceive+0x264>
 8004178:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800417a:	2b01      	cmp	r3, #1
 800417c:	d114      	bne.n	80041a8 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	330c      	adds	r3, #12
 8004188:	7812      	ldrb	r2, [r2, #0]
 800418a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004190:	1c5a      	adds	r2, r3, #1
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800419a:	b29b      	uxth	r3, r3
 800419c:	3b01      	subs	r3, #1
 800419e:	b29a      	uxth	r2, r3
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80041a4:	2300      	movs	r3, #0
 80041a6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	689b      	ldr	r3, [r3, #8]
 80041ae:	f003 0301 	and.w	r3, r3, #1
 80041b2:	2b01      	cmp	r3, #1
 80041b4:	d119      	bne.n	80041ea <HAL_SPI_TransmitReceive+0x2a6>
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80041ba:	b29b      	uxth	r3, r3
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d014      	beq.n	80041ea <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	68da      	ldr	r2, [r3, #12]
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041ca:	b2d2      	uxtb	r2, r2
 80041cc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041d2:	1c5a      	adds	r2, r3, #1
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80041dc:	b29b      	uxth	r3, r3
 80041de:	3b01      	subs	r3, #1
 80041e0:	b29a      	uxth	r2, r3
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80041e6:	2301      	movs	r3, #1
 80041e8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80041ea:	f7fe fe31 	bl	8002e50 <HAL_GetTick>
 80041ee:	4602      	mov	r2, r0
 80041f0:	6a3b      	ldr	r3, [r7, #32]
 80041f2:	1ad3      	subs	r3, r2, r3
 80041f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80041f6:	429a      	cmp	r2, r3
 80041f8:	d803      	bhi.n	8004202 <HAL_SPI_TransmitReceive+0x2be>
 80041fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041fc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004200:	d102      	bne.n	8004208 <HAL_SPI_TransmitReceive+0x2c4>
 8004202:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004204:	2b00      	cmp	r3, #0
 8004206:	d109      	bne.n	800421c <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	2201      	movs	r2, #1
 800420c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	2200      	movs	r2, #0
 8004214:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004218:	2303      	movs	r3, #3
 800421a:	e038      	b.n	800428e <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004220:	b29b      	uxth	r3, r3
 8004222:	2b00      	cmp	r3, #0
 8004224:	d19c      	bne.n	8004160 <HAL_SPI_TransmitReceive+0x21c>
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800422a:	b29b      	uxth	r3, r3
 800422c:	2b00      	cmp	r3, #0
 800422e:	d197      	bne.n	8004160 <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004230:	6a3a      	ldr	r2, [r7, #32]
 8004232:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004234:	68f8      	ldr	r0, [r7, #12]
 8004236:	f000 f8b7 	bl	80043a8 <SPI_EndRxTxTransaction>
 800423a:	4603      	mov	r3, r0
 800423c:	2b00      	cmp	r3, #0
 800423e:	d008      	beq.n	8004252 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	2220      	movs	r2, #32
 8004244:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	2200      	movs	r2, #0
 800424a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800424e:	2301      	movs	r3, #1
 8004250:	e01d      	b.n	800428e <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	689b      	ldr	r3, [r3, #8]
 8004256:	2b00      	cmp	r3, #0
 8004258:	d10a      	bne.n	8004270 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800425a:	2300      	movs	r3, #0
 800425c:	613b      	str	r3, [r7, #16]
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	68db      	ldr	r3, [r3, #12]
 8004264:	613b      	str	r3, [r7, #16]
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	689b      	ldr	r3, [r3, #8]
 800426c:	613b      	str	r3, [r7, #16]
 800426e:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	2201      	movs	r2, #1
 8004274:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	2200      	movs	r2, #0
 800427c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004284:	2b00      	cmp	r3, #0
 8004286:	d001      	beq.n	800428c <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8004288:	2301      	movs	r3, #1
 800428a:	e000      	b.n	800428e <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800428c:	2300      	movs	r3, #0
  }
}
 800428e:	4618      	mov	r0, r3
 8004290:	3728      	adds	r7, #40	@ 0x28
 8004292:	46bd      	mov	sp, r7
 8004294:	bd80      	pop	{r7, pc}
	...

08004298 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004298:	b580      	push	{r7, lr}
 800429a:	b088      	sub	sp, #32
 800429c:	af00      	add	r7, sp, #0
 800429e:	60f8      	str	r0, [r7, #12]
 80042a0:	60b9      	str	r1, [r7, #8]
 80042a2:	603b      	str	r3, [r7, #0]
 80042a4:	4613      	mov	r3, r2
 80042a6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80042a8:	f7fe fdd2 	bl	8002e50 <HAL_GetTick>
 80042ac:	4602      	mov	r2, r0
 80042ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042b0:	1a9b      	subs	r3, r3, r2
 80042b2:	683a      	ldr	r2, [r7, #0]
 80042b4:	4413      	add	r3, r2
 80042b6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80042b8:	f7fe fdca 	bl	8002e50 <HAL_GetTick>
 80042bc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80042be:	4b39      	ldr	r3, [pc, #228]	@ (80043a4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	015b      	lsls	r3, r3, #5
 80042c4:	0d1b      	lsrs	r3, r3, #20
 80042c6:	69fa      	ldr	r2, [r7, #28]
 80042c8:	fb02 f303 	mul.w	r3, r2, r3
 80042cc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80042ce:	e054      	b.n	800437a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80042d0:	683b      	ldr	r3, [r7, #0]
 80042d2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80042d6:	d050      	beq.n	800437a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80042d8:	f7fe fdba 	bl	8002e50 <HAL_GetTick>
 80042dc:	4602      	mov	r2, r0
 80042de:	69bb      	ldr	r3, [r7, #24]
 80042e0:	1ad3      	subs	r3, r2, r3
 80042e2:	69fa      	ldr	r2, [r7, #28]
 80042e4:	429a      	cmp	r2, r3
 80042e6:	d902      	bls.n	80042ee <SPI_WaitFlagStateUntilTimeout+0x56>
 80042e8:	69fb      	ldr	r3, [r7, #28]
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d13d      	bne.n	800436a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	685a      	ldr	r2, [r3, #4]
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80042fc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	685b      	ldr	r3, [r3, #4]
 8004302:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004306:	d111      	bne.n	800432c <SPI_WaitFlagStateUntilTimeout+0x94>
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	689b      	ldr	r3, [r3, #8]
 800430c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004310:	d004      	beq.n	800431c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	689b      	ldr	r3, [r3, #8]
 8004316:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800431a:	d107      	bne.n	800432c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	681a      	ldr	r2, [r3, #0]
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800432a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004330:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004334:	d10f      	bne.n	8004356 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	681a      	ldr	r2, [r3, #0]
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004344:	601a      	str	r2, [r3, #0]
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	681a      	ldr	r2, [r3, #0]
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004354:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	2201      	movs	r2, #1
 800435a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	2200      	movs	r2, #0
 8004362:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004366:	2303      	movs	r3, #3
 8004368:	e017      	b.n	800439a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800436a:	697b      	ldr	r3, [r7, #20]
 800436c:	2b00      	cmp	r3, #0
 800436e:	d101      	bne.n	8004374 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004370:	2300      	movs	r3, #0
 8004372:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004374:	697b      	ldr	r3, [r7, #20]
 8004376:	3b01      	subs	r3, #1
 8004378:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	689a      	ldr	r2, [r3, #8]
 8004380:	68bb      	ldr	r3, [r7, #8]
 8004382:	4013      	ands	r3, r2
 8004384:	68ba      	ldr	r2, [r7, #8]
 8004386:	429a      	cmp	r2, r3
 8004388:	bf0c      	ite	eq
 800438a:	2301      	moveq	r3, #1
 800438c:	2300      	movne	r3, #0
 800438e:	b2db      	uxtb	r3, r3
 8004390:	461a      	mov	r2, r3
 8004392:	79fb      	ldrb	r3, [r7, #7]
 8004394:	429a      	cmp	r2, r3
 8004396:	d19b      	bne.n	80042d0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004398:	2300      	movs	r3, #0
}
 800439a:	4618      	mov	r0, r3
 800439c:	3720      	adds	r7, #32
 800439e:	46bd      	mov	sp, r7
 80043a0:	bd80      	pop	{r7, pc}
 80043a2:	bf00      	nop
 80043a4:	20000000 	.word	0x20000000

080043a8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	b086      	sub	sp, #24
 80043ac:	af02      	add	r7, sp, #8
 80043ae:	60f8      	str	r0, [r7, #12]
 80043b0:	60b9      	str	r1, [r7, #8]
 80043b2:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	9300      	str	r3, [sp, #0]
 80043b8:	68bb      	ldr	r3, [r7, #8]
 80043ba:	2201      	movs	r2, #1
 80043bc:	2102      	movs	r1, #2
 80043be:	68f8      	ldr	r0, [r7, #12]
 80043c0:	f7ff ff6a 	bl	8004298 <SPI_WaitFlagStateUntilTimeout>
 80043c4:	4603      	mov	r3, r0
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d007      	beq.n	80043da <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043ce:	f043 0220 	orr.w	r2, r3, #32
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80043d6:	2303      	movs	r3, #3
 80043d8:	e013      	b.n	8004402 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	9300      	str	r3, [sp, #0]
 80043de:	68bb      	ldr	r3, [r7, #8]
 80043e0:	2200      	movs	r2, #0
 80043e2:	2180      	movs	r1, #128	@ 0x80
 80043e4:	68f8      	ldr	r0, [r7, #12]
 80043e6:	f7ff ff57 	bl	8004298 <SPI_WaitFlagStateUntilTimeout>
 80043ea:	4603      	mov	r3, r0
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d007      	beq.n	8004400 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043f4:	f043 0220 	orr.w	r2, r3, #32
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80043fc:	2303      	movs	r3, #3
 80043fe:	e000      	b.n	8004402 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8004400:	2300      	movs	r3, #0
}
 8004402:	4618      	mov	r0, r3
 8004404:	3710      	adds	r7, #16
 8004406:	46bd      	mov	sp, r7
 8004408:	bd80      	pop	{r7, pc}

0800440a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800440a:	b580      	push	{r7, lr}
 800440c:	b082      	sub	sp, #8
 800440e:	af00      	add	r7, sp, #0
 8004410:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	2b00      	cmp	r3, #0
 8004416:	d101      	bne.n	800441c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004418:	2301      	movs	r3, #1
 800441a:	e041      	b.n	80044a0 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004422:	b2db      	uxtb	r3, r3
 8004424:	2b00      	cmp	r3, #0
 8004426:	d106      	bne.n	8004436 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2200      	movs	r2, #0
 800442c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004430:	6878      	ldr	r0, [r7, #4]
 8004432:	f000 f839 	bl	80044a8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	2202      	movs	r2, #2
 800443a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681a      	ldr	r2, [r3, #0]
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	3304      	adds	r3, #4
 8004446:	4619      	mov	r1, r3
 8004448:	4610      	mov	r0, r2
 800444a:	f000 f99d 	bl	8004788 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	2201      	movs	r2, #1
 8004452:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	2201      	movs	r2, #1
 800445a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2201      	movs	r2, #1
 8004462:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2201      	movs	r2, #1
 800446a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2201      	movs	r2, #1
 8004472:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	2201      	movs	r2, #1
 800447a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	2201      	movs	r2, #1
 8004482:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	2201      	movs	r2, #1
 800448a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	2201      	movs	r2, #1
 8004492:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2201      	movs	r2, #1
 800449a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800449e:	2300      	movs	r3, #0
}
 80044a0:	4618      	mov	r0, r3
 80044a2:	3708      	adds	r7, #8
 80044a4:	46bd      	mov	sp, r7
 80044a6:	bd80      	pop	{r7, pc}

080044a8 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80044a8:	b480      	push	{r7}
 80044aa:	b083      	sub	sp, #12
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80044b0:	bf00      	nop
 80044b2:	370c      	adds	r7, #12
 80044b4:	46bd      	mov	sp, r7
 80044b6:	bc80      	pop	{r7}
 80044b8:	4770      	bx	lr
	...

080044bc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80044bc:	b480      	push	{r7}
 80044be:	b085      	sub	sp, #20
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80044ca:	b2db      	uxtb	r3, r3
 80044cc:	2b01      	cmp	r3, #1
 80044ce:	d001      	beq.n	80044d4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80044d0:	2301      	movs	r3, #1
 80044d2:	e03a      	b.n	800454a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2202      	movs	r2, #2
 80044d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	68da      	ldr	r2, [r3, #12]
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f042 0201 	orr.w	r2, r2, #1
 80044ea:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	4a18      	ldr	r2, [pc, #96]	@ (8004554 <HAL_TIM_Base_Start_IT+0x98>)
 80044f2:	4293      	cmp	r3, r2
 80044f4:	d00e      	beq.n	8004514 <HAL_TIM_Base_Start_IT+0x58>
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80044fe:	d009      	beq.n	8004514 <HAL_TIM_Base_Start_IT+0x58>
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	4a14      	ldr	r2, [pc, #80]	@ (8004558 <HAL_TIM_Base_Start_IT+0x9c>)
 8004506:	4293      	cmp	r3, r2
 8004508:	d004      	beq.n	8004514 <HAL_TIM_Base_Start_IT+0x58>
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	4a13      	ldr	r2, [pc, #76]	@ (800455c <HAL_TIM_Base_Start_IT+0xa0>)
 8004510:	4293      	cmp	r3, r2
 8004512:	d111      	bne.n	8004538 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	689b      	ldr	r3, [r3, #8]
 800451a:	f003 0307 	and.w	r3, r3, #7
 800451e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	2b06      	cmp	r3, #6
 8004524:	d010      	beq.n	8004548 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	681a      	ldr	r2, [r3, #0]
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f042 0201 	orr.w	r2, r2, #1
 8004534:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004536:	e007      	b.n	8004548 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	681a      	ldr	r2, [r3, #0]
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f042 0201 	orr.w	r2, r2, #1
 8004546:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004548:	2300      	movs	r3, #0
}
 800454a:	4618      	mov	r0, r3
 800454c:	3714      	adds	r7, #20
 800454e:	46bd      	mov	sp, r7
 8004550:	bc80      	pop	{r7}
 8004552:	4770      	bx	lr
 8004554:	40012c00 	.word	0x40012c00
 8004558:	40000400 	.word	0x40000400
 800455c:	40000800 	.word	0x40000800

08004560 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004560:	b580      	push	{r7, lr}
 8004562:	b084      	sub	sp, #16
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	68db      	ldr	r3, [r3, #12]
 800456e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	691b      	ldr	r3, [r3, #16]
 8004576:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004578:	68bb      	ldr	r3, [r7, #8]
 800457a:	f003 0302 	and.w	r3, r3, #2
 800457e:	2b00      	cmp	r3, #0
 8004580:	d020      	beq.n	80045c4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	f003 0302 	and.w	r3, r3, #2
 8004588:	2b00      	cmp	r3, #0
 800458a:	d01b      	beq.n	80045c4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f06f 0202 	mvn.w	r2, #2
 8004594:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2201      	movs	r2, #1
 800459a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	699b      	ldr	r3, [r3, #24]
 80045a2:	f003 0303 	and.w	r3, r3, #3
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d003      	beq.n	80045b2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80045aa:	6878      	ldr	r0, [r7, #4]
 80045ac:	f000 f8d1 	bl	8004752 <HAL_TIM_IC_CaptureCallback>
 80045b0:	e005      	b.n	80045be <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80045b2:	6878      	ldr	r0, [r7, #4]
 80045b4:	f000 f8c4 	bl	8004740 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045b8:	6878      	ldr	r0, [r7, #4]
 80045ba:	f000 f8d3 	bl	8004764 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	2200      	movs	r2, #0
 80045c2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80045c4:	68bb      	ldr	r3, [r7, #8]
 80045c6:	f003 0304 	and.w	r3, r3, #4
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d020      	beq.n	8004610 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	f003 0304 	and.w	r3, r3, #4
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d01b      	beq.n	8004610 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f06f 0204 	mvn.w	r2, #4
 80045e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	2202      	movs	r2, #2
 80045e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	699b      	ldr	r3, [r3, #24]
 80045ee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d003      	beq.n	80045fe <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80045f6:	6878      	ldr	r0, [r7, #4]
 80045f8:	f000 f8ab 	bl	8004752 <HAL_TIM_IC_CaptureCallback>
 80045fc:	e005      	b.n	800460a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80045fe:	6878      	ldr	r0, [r7, #4]
 8004600:	f000 f89e 	bl	8004740 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004604:	6878      	ldr	r0, [r7, #4]
 8004606:	f000 f8ad 	bl	8004764 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	2200      	movs	r2, #0
 800460e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004610:	68bb      	ldr	r3, [r7, #8]
 8004612:	f003 0308 	and.w	r3, r3, #8
 8004616:	2b00      	cmp	r3, #0
 8004618:	d020      	beq.n	800465c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	f003 0308 	and.w	r3, r3, #8
 8004620:	2b00      	cmp	r3, #0
 8004622:	d01b      	beq.n	800465c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f06f 0208 	mvn.w	r2, #8
 800462c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	2204      	movs	r2, #4
 8004632:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	69db      	ldr	r3, [r3, #28]
 800463a:	f003 0303 	and.w	r3, r3, #3
 800463e:	2b00      	cmp	r3, #0
 8004640:	d003      	beq.n	800464a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004642:	6878      	ldr	r0, [r7, #4]
 8004644:	f000 f885 	bl	8004752 <HAL_TIM_IC_CaptureCallback>
 8004648:	e005      	b.n	8004656 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800464a:	6878      	ldr	r0, [r7, #4]
 800464c:	f000 f878 	bl	8004740 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004650:	6878      	ldr	r0, [r7, #4]
 8004652:	f000 f887 	bl	8004764 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	2200      	movs	r2, #0
 800465a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800465c:	68bb      	ldr	r3, [r7, #8]
 800465e:	f003 0310 	and.w	r3, r3, #16
 8004662:	2b00      	cmp	r3, #0
 8004664:	d020      	beq.n	80046a8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	f003 0310 	and.w	r3, r3, #16
 800466c:	2b00      	cmp	r3, #0
 800466e:	d01b      	beq.n	80046a8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f06f 0210 	mvn.w	r2, #16
 8004678:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	2208      	movs	r2, #8
 800467e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	69db      	ldr	r3, [r3, #28]
 8004686:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800468a:	2b00      	cmp	r3, #0
 800468c:	d003      	beq.n	8004696 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800468e:	6878      	ldr	r0, [r7, #4]
 8004690:	f000 f85f 	bl	8004752 <HAL_TIM_IC_CaptureCallback>
 8004694:	e005      	b.n	80046a2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004696:	6878      	ldr	r0, [r7, #4]
 8004698:	f000 f852 	bl	8004740 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800469c:	6878      	ldr	r0, [r7, #4]
 800469e:	f000 f861 	bl	8004764 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	2200      	movs	r2, #0
 80046a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80046a8:	68bb      	ldr	r3, [r7, #8]
 80046aa:	f003 0301 	and.w	r3, r3, #1
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d00c      	beq.n	80046cc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	f003 0301 	and.w	r3, r3, #1
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d007      	beq.n	80046cc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f06f 0201 	mvn.w	r2, #1
 80046c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80046c6:	6878      	ldr	r0, [r7, #4]
 80046c8:	f003 faa2 	bl	8007c10 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80046cc:	68bb      	ldr	r3, [r7, #8]
 80046ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d00c      	beq.n	80046f0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d007      	beq.n	80046f0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80046e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80046ea:	6878      	ldr	r0, [r7, #4]
 80046ec:	f000 f8c3 	bl	8004876 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80046f0:	68bb      	ldr	r3, [r7, #8]
 80046f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d00c      	beq.n	8004714 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004700:	2b00      	cmp	r3, #0
 8004702:	d007      	beq.n	8004714 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800470c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800470e:	6878      	ldr	r0, [r7, #4]
 8004710:	f000 f831 	bl	8004776 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004714:	68bb      	ldr	r3, [r7, #8]
 8004716:	f003 0320 	and.w	r3, r3, #32
 800471a:	2b00      	cmp	r3, #0
 800471c:	d00c      	beq.n	8004738 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	f003 0320 	and.w	r3, r3, #32
 8004724:	2b00      	cmp	r3, #0
 8004726:	d007      	beq.n	8004738 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f06f 0220 	mvn.w	r2, #32
 8004730:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004732:	6878      	ldr	r0, [r7, #4]
 8004734:	f000 f896 	bl	8004864 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004738:	bf00      	nop
 800473a:	3710      	adds	r7, #16
 800473c:	46bd      	mov	sp, r7
 800473e:	bd80      	pop	{r7, pc}

08004740 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004740:	b480      	push	{r7}
 8004742:	b083      	sub	sp, #12
 8004744:	af00      	add	r7, sp, #0
 8004746:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004748:	bf00      	nop
 800474a:	370c      	adds	r7, #12
 800474c:	46bd      	mov	sp, r7
 800474e:	bc80      	pop	{r7}
 8004750:	4770      	bx	lr

08004752 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004752:	b480      	push	{r7}
 8004754:	b083      	sub	sp, #12
 8004756:	af00      	add	r7, sp, #0
 8004758:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800475a:	bf00      	nop
 800475c:	370c      	adds	r7, #12
 800475e:	46bd      	mov	sp, r7
 8004760:	bc80      	pop	{r7}
 8004762:	4770      	bx	lr

08004764 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004764:	b480      	push	{r7}
 8004766:	b083      	sub	sp, #12
 8004768:	af00      	add	r7, sp, #0
 800476a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800476c:	bf00      	nop
 800476e:	370c      	adds	r7, #12
 8004770:	46bd      	mov	sp, r7
 8004772:	bc80      	pop	{r7}
 8004774:	4770      	bx	lr

08004776 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004776:	b480      	push	{r7}
 8004778:	b083      	sub	sp, #12
 800477a:	af00      	add	r7, sp, #0
 800477c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800477e:	bf00      	nop
 8004780:	370c      	adds	r7, #12
 8004782:	46bd      	mov	sp, r7
 8004784:	bc80      	pop	{r7}
 8004786:	4770      	bx	lr

08004788 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004788:	b480      	push	{r7}
 800478a:	b085      	sub	sp, #20
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
 8004790:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	4a2f      	ldr	r2, [pc, #188]	@ (8004858 <TIM_Base_SetConfig+0xd0>)
 800479c:	4293      	cmp	r3, r2
 800479e:	d00b      	beq.n	80047b8 <TIM_Base_SetConfig+0x30>
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80047a6:	d007      	beq.n	80047b8 <TIM_Base_SetConfig+0x30>
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	4a2c      	ldr	r2, [pc, #176]	@ (800485c <TIM_Base_SetConfig+0xd4>)
 80047ac:	4293      	cmp	r3, r2
 80047ae:	d003      	beq.n	80047b8 <TIM_Base_SetConfig+0x30>
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	4a2b      	ldr	r2, [pc, #172]	@ (8004860 <TIM_Base_SetConfig+0xd8>)
 80047b4:	4293      	cmp	r3, r2
 80047b6:	d108      	bne.n	80047ca <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80047be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80047c0:	683b      	ldr	r3, [r7, #0]
 80047c2:	685b      	ldr	r3, [r3, #4]
 80047c4:	68fa      	ldr	r2, [r7, #12]
 80047c6:	4313      	orrs	r3, r2
 80047c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	4a22      	ldr	r2, [pc, #136]	@ (8004858 <TIM_Base_SetConfig+0xd0>)
 80047ce:	4293      	cmp	r3, r2
 80047d0:	d00b      	beq.n	80047ea <TIM_Base_SetConfig+0x62>
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80047d8:	d007      	beq.n	80047ea <TIM_Base_SetConfig+0x62>
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	4a1f      	ldr	r2, [pc, #124]	@ (800485c <TIM_Base_SetConfig+0xd4>)
 80047de:	4293      	cmp	r3, r2
 80047e0:	d003      	beq.n	80047ea <TIM_Base_SetConfig+0x62>
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	4a1e      	ldr	r2, [pc, #120]	@ (8004860 <TIM_Base_SetConfig+0xd8>)
 80047e6:	4293      	cmp	r3, r2
 80047e8:	d108      	bne.n	80047fc <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80047f0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	68db      	ldr	r3, [r3, #12]
 80047f6:	68fa      	ldr	r2, [r7, #12]
 80047f8:	4313      	orrs	r3, r2
 80047fa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	695b      	ldr	r3, [r3, #20]
 8004806:	4313      	orrs	r3, r2
 8004808:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	68fa      	ldr	r2, [r7, #12]
 800480e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004810:	683b      	ldr	r3, [r7, #0]
 8004812:	689a      	ldr	r2, [r3, #8]
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004818:	683b      	ldr	r3, [r7, #0]
 800481a:	681a      	ldr	r2, [r3, #0]
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	4a0d      	ldr	r2, [pc, #52]	@ (8004858 <TIM_Base_SetConfig+0xd0>)
 8004824:	4293      	cmp	r3, r2
 8004826:	d103      	bne.n	8004830 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	691a      	ldr	r2, [r3, #16]
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	2201      	movs	r2, #1
 8004834:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	691b      	ldr	r3, [r3, #16]
 800483a:	f003 0301 	and.w	r3, r3, #1
 800483e:	2b00      	cmp	r3, #0
 8004840:	d005      	beq.n	800484e <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	691b      	ldr	r3, [r3, #16]
 8004846:	f023 0201 	bic.w	r2, r3, #1
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	611a      	str	r2, [r3, #16]
  }
}
 800484e:	bf00      	nop
 8004850:	3714      	adds	r7, #20
 8004852:	46bd      	mov	sp, r7
 8004854:	bc80      	pop	{r7}
 8004856:	4770      	bx	lr
 8004858:	40012c00 	.word	0x40012c00
 800485c:	40000400 	.word	0x40000400
 8004860:	40000800 	.word	0x40000800

08004864 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004864:	b480      	push	{r7}
 8004866:	b083      	sub	sp, #12
 8004868:	af00      	add	r7, sp, #0
 800486a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800486c:	bf00      	nop
 800486e:	370c      	adds	r7, #12
 8004870:	46bd      	mov	sp, r7
 8004872:	bc80      	pop	{r7}
 8004874:	4770      	bx	lr

08004876 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004876:	b480      	push	{r7}
 8004878:	b083      	sub	sp, #12
 800487a:	af00      	add	r7, sp, #0
 800487c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800487e:	bf00      	nop
 8004880:	370c      	adds	r7, #12
 8004882:	46bd      	mov	sp, r7
 8004884:	bc80      	pop	{r7}
 8004886:	4770      	bx	lr

08004888 <__NVIC_SetPriority>:
{
 8004888:	b480      	push	{r7}
 800488a:	b083      	sub	sp, #12
 800488c:	af00      	add	r7, sp, #0
 800488e:	4603      	mov	r3, r0
 8004890:	6039      	str	r1, [r7, #0]
 8004892:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004894:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004898:	2b00      	cmp	r3, #0
 800489a:	db0a      	blt.n	80048b2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800489c:	683b      	ldr	r3, [r7, #0]
 800489e:	b2da      	uxtb	r2, r3
 80048a0:	490c      	ldr	r1, [pc, #48]	@ (80048d4 <__NVIC_SetPriority+0x4c>)
 80048a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048a6:	0112      	lsls	r2, r2, #4
 80048a8:	b2d2      	uxtb	r2, r2
 80048aa:	440b      	add	r3, r1
 80048ac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80048b0:	e00a      	b.n	80048c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80048b2:	683b      	ldr	r3, [r7, #0]
 80048b4:	b2da      	uxtb	r2, r3
 80048b6:	4908      	ldr	r1, [pc, #32]	@ (80048d8 <__NVIC_SetPriority+0x50>)
 80048b8:	79fb      	ldrb	r3, [r7, #7]
 80048ba:	f003 030f 	and.w	r3, r3, #15
 80048be:	3b04      	subs	r3, #4
 80048c0:	0112      	lsls	r2, r2, #4
 80048c2:	b2d2      	uxtb	r2, r2
 80048c4:	440b      	add	r3, r1
 80048c6:	761a      	strb	r2, [r3, #24]
}
 80048c8:	bf00      	nop
 80048ca:	370c      	adds	r7, #12
 80048cc:	46bd      	mov	sp, r7
 80048ce:	bc80      	pop	{r7}
 80048d0:	4770      	bx	lr
 80048d2:	bf00      	nop
 80048d4:	e000e100 	.word	0xe000e100
 80048d8:	e000ed00 	.word	0xe000ed00

080048dc <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80048dc:	b580      	push	{r7, lr}
 80048de:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80048e0:	4b05      	ldr	r3, [pc, #20]	@ (80048f8 <SysTick_Handler+0x1c>)
 80048e2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80048e4:	f001 fdaa 	bl	800643c <xTaskGetSchedulerState>
 80048e8:	4603      	mov	r3, r0
 80048ea:	2b01      	cmp	r3, #1
 80048ec:	d001      	beq.n	80048f2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80048ee:	f002 fb4b 	bl	8006f88 <xPortSysTickHandler>
  }
}
 80048f2:	bf00      	nop
 80048f4:	bd80      	pop	{r7, pc}
 80048f6:	bf00      	nop
 80048f8:	e000e010 	.word	0xe000e010

080048fc <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80048fc:	b580      	push	{r7, lr}
 80048fe:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8004900:	2100      	movs	r1, #0
 8004902:	f06f 0004 	mvn.w	r0, #4
 8004906:	f7ff ffbf 	bl	8004888 <__NVIC_SetPriority>
#endif
}
 800490a:	bf00      	nop
 800490c:	bd80      	pop	{r7, pc}
	...

08004910 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004910:	b480      	push	{r7}
 8004912:	b083      	sub	sp, #12
 8004914:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004916:	f3ef 8305 	mrs	r3, IPSR
 800491a:	603b      	str	r3, [r7, #0]
  return(result);
 800491c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800491e:	2b00      	cmp	r3, #0
 8004920:	d003      	beq.n	800492a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8004922:	f06f 0305 	mvn.w	r3, #5
 8004926:	607b      	str	r3, [r7, #4]
 8004928:	e00c      	b.n	8004944 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800492a:	4b09      	ldr	r3, [pc, #36]	@ (8004950 <osKernelInitialize+0x40>)
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	2b00      	cmp	r3, #0
 8004930:	d105      	bne.n	800493e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8004932:	4b07      	ldr	r3, [pc, #28]	@ (8004950 <osKernelInitialize+0x40>)
 8004934:	2201      	movs	r2, #1
 8004936:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004938:	2300      	movs	r3, #0
 800493a:	607b      	str	r3, [r7, #4]
 800493c:	e002      	b.n	8004944 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800493e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004942:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004944:	687b      	ldr	r3, [r7, #4]
}
 8004946:	4618      	mov	r0, r3
 8004948:	370c      	adds	r7, #12
 800494a:	46bd      	mov	sp, r7
 800494c:	bc80      	pop	{r7}
 800494e:	4770      	bx	lr
 8004950:	200000d8 	.word	0x200000d8

08004954 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004954:	b580      	push	{r7, lr}
 8004956:	b082      	sub	sp, #8
 8004958:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800495a:	f3ef 8305 	mrs	r3, IPSR
 800495e:	603b      	str	r3, [r7, #0]
  return(result);
 8004960:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004962:	2b00      	cmp	r3, #0
 8004964:	d003      	beq.n	800496e <osKernelStart+0x1a>
    stat = osErrorISR;
 8004966:	f06f 0305 	mvn.w	r3, #5
 800496a:	607b      	str	r3, [r7, #4]
 800496c:	e010      	b.n	8004990 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800496e:	4b0b      	ldr	r3, [pc, #44]	@ (800499c <osKernelStart+0x48>)
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	2b01      	cmp	r3, #1
 8004974:	d109      	bne.n	800498a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8004976:	f7ff ffc1 	bl	80048fc <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800497a:	4b08      	ldr	r3, [pc, #32]	@ (800499c <osKernelStart+0x48>)
 800497c:	2202      	movs	r2, #2
 800497e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004980:	f001 f8fc 	bl	8005b7c <vTaskStartScheduler>
      stat = osOK;
 8004984:	2300      	movs	r3, #0
 8004986:	607b      	str	r3, [r7, #4]
 8004988:	e002      	b.n	8004990 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800498a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800498e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004990:	687b      	ldr	r3, [r7, #4]
}
 8004992:	4618      	mov	r0, r3
 8004994:	3708      	adds	r7, #8
 8004996:	46bd      	mov	sp, r7
 8004998:	bd80      	pop	{r7, pc}
 800499a:	bf00      	nop
 800499c:	200000d8 	.word	0x200000d8

080049a0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80049a0:	b580      	push	{r7, lr}
 80049a2:	b08e      	sub	sp, #56	@ 0x38
 80049a4:	af04      	add	r7, sp, #16
 80049a6:	60f8      	str	r0, [r7, #12]
 80049a8:	60b9      	str	r1, [r7, #8]
 80049aa:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80049ac:	2300      	movs	r3, #0
 80049ae:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80049b0:	f3ef 8305 	mrs	r3, IPSR
 80049b4:	617b      	str	r3, [r7, #20]
  return(result);
 80049b6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d17e      	bne.n	8004aba <osThreadNew+0x11a>
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d07b      	beq.n	8004aba <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80049c2:	2380      	movs	r3, #128	@ 0x80
 80049c4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80049c6:	2318      	movs	r3, #24
 80049c8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80049ca:	2300      	movs	r3, #0
 80049cc:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80049ce:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80049d2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d045      	beq.n	8004a66 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d002      	beq.n	80049e8 <osThreadNew+0x48>
        name = attr->name;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	699b      	ldr	r3, [r3, #24]
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d002      	beq.n	80049f6 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	699b      	ldr	r3, [r3, #24]
 80049f4:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80049f6:	69fb      	ldr	r3, [r7, #28]
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d008      	beq.n	8004a0e <osThreadNew+0x6e>
 80049fc:	69fb      	ldr	r3, [r7, #28]
 80049fe:	2b38      	cmp	r3, #56	@ 0x38
 8004a00:	d805      	bhi.n	8004a0e <osThreadNew+0x6e>
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	685b      	ldr	r3, [r3, #4]
 8004a06:	f003 0301 	and.w	r3, r3, #1
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d001      	beq.n	8004a12 <osThreadNew+0x72>
        return (NULL);
 8004a0e:	2300      	movs	r3, #0
 8004a10:	e054      	b.n	8004abc <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	695b      	ldr	r3, [r3, #20]
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d003      	beq.n	8004a22 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	695b      	ldr	r3, [r3, #20]
 8004a1e:	089b      	lsrs	r3, r3, #2
 8004a20:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	689b      	ldr	r3, [r3, #8]
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d00e      	beq.n	8004a48 <osThreadNew+0xa8>
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	68db      	ldr	r3, [r3, #12]
 8004a2e:	2ba7      	cmp	r3, #167	@ 0xa7
 8004a30:	d90a      	bls.n	8004a48 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d006      	beq.n	8004a48 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	695b      	ldr	r3, [r3, #20]
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d002      	beq.n	8004a48 <osThreadNew+0xa8>
        mem = 1;
 8004a42:	2301      	movs	r3, #1
 8004a44:	61bb      	str	r3, [r7, #24]
 8004a46:	e010      	b.n	8004a6a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	689b      	ldr	r3, [r3, #8]
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d10c      	bne.n	8004a6a <osThreadNew+0xca>
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	68db      	ldr	r3, [r3, #12]
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d108      	bne.n	8004a6a <osThreadNew+0xca>
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	691b      	ldr	r3, [r3, #16]
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d104      	bne.n	8004a6a <osThreadNew+0xca>
          mem = 0;
 8004a60:	2300      	movs	r3, #0
 8004a62:	61bb      	str	r3, [r7, #24]
 8004a64:	e001      	b.n	8004a6a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8004a66:	2300      	movs	r3, #0
 8004a68:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004a6a:	69bb      	ldr	r3, [r7, #24]
 8004a6c:	2b01      	cmp	r3, #1
 8004a6e:	d110      	bne.n	8004a92 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8004a74:	687a      	ldr	r2, [r7, #4]
 8004a76:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004a78:	9202      	str	r2, [sp, #8]
 8004a7a:	9301      	str	r3, [sp, #4]
 8004a7c:	69fb      	ldr	r3, [r7, #28]
 8004a7e:	9300      	str	r3, [sp, #0]
 8004a80:	68bb      	ldr	r3, [r7, #8]
 8004a82:	6a3a      	ldr	r2, [r7, #32]
 8004a84:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004a86:	68f8      	ldr	r0, [r7, #12]
 8004a88:	f000 fe84 	bl	8005794 <xTaskCreateStatic>
 8004a8c:	4603      	mov	r3, r0
 8004a8e:	613b      	str	r3, [r7, #16]
 8004a90:	e013      	b.n	8004aba <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8004a92:	69bb      	ldr	r3, [r7, #24]
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d110      	bne.n	8004aba <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004a98:	6a3b      	ldr	r3, [r7, #32]
 8004a9a:	b29a      	uxth	r2, r3
 8004a9c:	f107 0310 	add.w	r3, r7, #16
 8004aa0:	9301      	str	r3, [sp, #4]
 8004aa2:	69fb      	ldr	r3, [r7, #28]
 8004aa4:	9300      	str	r3, [sp, #0]
 8004aa6:	68bb      	ldr	r3, [r7, #8]
 8004aa8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004aaa:	68f8      	ldr	r0, [r7, #12]
 8004aac:	f000 fed2 	bl	8005854 <xTaskCreate>
 8004ab0:	4603      	mov	r3, r0
 8004ab2:	2b01      	cmp	r3, #1
 8004ab4:	d001      	beq.n	8004aba <osThreadNew+0x11a>
            hTask = NULL;
 8004ab6:	2300      	movs	r3, #0
 8004ab8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004aba:	693b      	ldr	r3, [r7, #16]
}
 8004abc:	4618      	mov	r0, r3
 8004abe:	3728      	adds	r7, #40	@ 0x28
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	bd80      	pop	{r7, pc}

08004ac4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004ac4:	b480      	push	{r7}
 8004ac6:	b085      	sub	sp, #20
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	60f8      	str	r0, [r7, #12]
 8004acc:	60b9      	str	r1, [r7, #8]
 8004ace:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	4a06      	ldr	r2, [pc, #24]	@ (8004aec <vApplicationGetIdleTaskMemory+0x28>)
 8004ad4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004ad6:	68bb      	ldr	r3, [r7, #8]
 8004ad8:	4a05      	ldr	r2, [pc, #20]	@ (8004af0 <vApplicationGetIdleTaskMemory+0x2c>)
 8004ada:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2280      	movs	r2, #128	@ 0x80
 8004ae0:	601a      	str	r2, [r3, #0]
}
 8004ae2:	bf00      	nop
 8004ae4:	3714      	adds	r7, #20
 8004ae6:	46bd      	mov	sp, r7
 8004ae8:	bc80      	pop	{r7}
 8004aea:	4770      	bx	lr
 8004aec:	200000dc 	.word	0x200000dc
 8004af0:	20000184 	.word	0x20000184

08004af4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004af4:	b480      	push	{r7}
 8004af6:	b085      	sub	sp, #20
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	60f8      	str	r0, [r7, #12]
 8004afc:	60b9      	str	r1, [r7, #8]
 8004afe:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	4a07      	ldr	r2, [pc, #28]	@ (8004b20 <vApplicationGetTimerTaskMemory+0x2c>)
 8004b04:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004b06:	68bb      	ldr	r3, [r7, #8]
 8004b08:	4a06      	ldr	r2, [pc, #24]	@ (8004b24 <vApplicationGetTimerTaskMemory+0x30>)
 8004b0a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004b12:	601a      	str	r2, [r3, #0]
}
 8004b14:	bf00      	nop
 8004b16:	3714      	adds	r7, #20
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	bc80      	pop	{r7}
 8004b1c:	4770      	bx	lr
 8004b1e:	bf00      	nop
 8004b20:	20000384 	.word	0x20000384
 8004b24:	2000042c 	.word	0x2000042c

08004b28 <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	b082      	sub	sp, #8
 8004b2c:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 8004b2e:	2020      	movs	r0, #32
 8004b30:	f002 faae 	bl	8007090 <pvPortMalloc>
 8004b34:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d00a      	beq.n	8004b52 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2200      	movs	r2, #0
 8004b40:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	3304      	adds	r3, #4
 8004b46:	4618      	mov	r0, r3
 8004b48:	f000 f841 	bl	8004bce <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2200      	movs	r2, #0
 8004b50:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 8004b52:	687b      	ldr	r3, [r7, #4]
	}
 8004b54:	4618      	mov	r0, r3
 8004b56:	3708      	adds	r7, #8
 8004b58:	46bd      	mov	sp, r7
 8004b5a:	bd80      	pop	{r7, pc}

08004b5c <xEventGroupClearBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	b086      	sub	sp, #24
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	6078      	str	r0, [r7, #4]
 8004b64:	6039      	str	r1, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	617b      	str	r3, [r7, #20]
EventBits_t uxReturn;

	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d10b      	bne.n	8004b88 <xEventGroupClearBits+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004b70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b74:	f383 8811 	msr	BASEPRI, r3
 8004b78:	f3bf 8f6f 	isb	sy
 8004b7c:	f3bf 8f4f 	dsb	sy
 8004b80:	60fb      	str	r3, [r7, #12]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004b82:	bf00      	nop
 8004b84:	bf00      	nop
 8004b86:	e7fd      	b.n	8004b84 <xEventGroupClearBits+0x28>
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8004b88:	683b      	ldr	r3, [r7, #0]
 8004b8a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004b8e:	d30b      	bcc.n	8004ba8 <xEventGroupClearBits+0x4c>
	__asm volatile
 8004b90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b94:	f383 8811 	msr	BASEPRI, r3
 8004b98:	f3bf 8f6f 	isb	sy
 8004b9c:	f3bf 8f4f 	dsb	sy
 8004ba0:	60bb      	str	r3, [r7, #8]
}
 8004ba2:	bf00      	nop
 8004ba4:	bf00      	nop
 8004ba6:	e7fd      	b.n	8004ba4 <xEventGroupClearBits+0x48>

	taskENTER_CRITICAL();
 8004ba8:	f002 f970 	bl	8006e8c <vPortEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
 8004bac:	697b      	ldr	r3, [r7, #20]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	613b      	str	r3, [r7, #16]

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8004bb2:	697b      	ldr	r3, [r7, #20]
 8004bb4:	681a      	ldr	r2, [r3, #0]
 8004bb6:	683b      	ldr	r3, [r7, #0]
 8004bb8:	43db      	mvns	r3, r3
 8004bba:	401a      	ands	r2, r3
 8004bbc:	697b      	ldr	r3, [r7, #20]
 8004bbe:	601a      	str	r2, [r3, #0]
	}
	taskEXIT_CRITICAL();
 8004bc0:	f002 f994 	bl	8006eec <vPortExitCritical>

	return uxReturn;
 8004bc4:	693b      	ldr	r3, [r7, #16]
}
 8004bc6:	4618      	mov	r0, r3
 8004bc8:	3718      	adds	r7, #24
 8004bca:	46bd      	mov	sp, r7
 8004bcc:	bd80      	pop	{r7, pc}

08004bce <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004bce:	b480      	push	{r7}
 8004bd0:	b083      	sub	sp, #12
 8004bd2:	af00      	add	r7, sp, #0
 8004bd4:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	f103 0208 	add.w	r2, r3, #8
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004be6:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	f103 0208 	add.w	r2, r3, #8
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	f103 0208 	add.w	r2, r3, #8
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2200      	movs	r2, #0
 8004c00:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004c02:	bf00      	nop
 8004c04:	370c      	adds	r7, #12
 8004c06:	46bd      	mov	sp, r7
 8004c08:	bc80      	pop	{r7}
 8004c0a:	4770      	bx	lr

08004c0c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004c0c:	b480      	push	{r7}
 8004c0e:	b083      	sub	sp, #12
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	2200      	movs	r2, #0
 8004c18:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004c1a:	bf00      	nop
 8004c1c:	370c      	adds	r7, #12
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	bc80      	pop	{r7}
 8004c22:	4770      	bx	lr

08004c24 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004c24:	b480      	push	{r7}
 8004c26:	b085      	sub	sp, #20
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]
 8004c2c:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	685b      	ldr	r3, [r3, #4]
 8004c32:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004c34:	683b      	ldr	r3, [r7, #0]
 8004c36:	68fa      	ldr	r2, [r7, #12]
 8004c38:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	689a      	ldr	r2, [r3, #8]
 8004c3e:	683b      	ldr	r3, [r7, #0]
 8004c40:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	689b      	ldr	r3, [r3, #8]
 8004c46:	683a      	ldr	r2, [r7, #0]
 8004c48:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	683a      	ldr	r2, [r7, #0]
 8004c4e:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004c50:	683b      	ldr	r3, [r7, #0]
 8004c52:	687a      	ldr	r2, [r7, #4]
 8004c54:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	1c5a      	adds	r2, r3, #1
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	601a      	str	r2, [r3, #0]
}
 8004c60:	bf00      	nop
 8004c62:	3714      	adds	r7, #20
 8004c64:	46bd      	mov	sp, r7
 8004c66:	bc80      	pop	{r7}
 8004c68:	4770      	bx	lr

08004c6a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004c6a:	b480      	push	{r7}
 8004c6c:	b085      	sub	sp, #20
 8004c6e:	af00      	add	r7, sp, #0
 8004c70:	6078      	str	r0, [r7, #4]
 8004c72:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004c74:	683b      	ldr	r3, [r7, #0]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004c7a:	68bb      	ldr	r3, [r7, #8]
 8004c7c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004c80:	d103      	bne.n	8004c8a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	691b      	ldr	r3, [r3, #16]
 8004c86:	60fb      	str	r3, [r7, #12]
 8004c88:	e00c      	b.n	8004ca4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	3308      	adds	r3, #8
 8004c8e:	60fb      	str	r3, [r7, #12]
 8004c90:	e002      	b.n	8004c98 <vListInsert+0x2e>
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	685b      	ldr	r3, [r3, #4]
 8004c96:	60fb      	str	r3, [r7, #12]
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	685b      	ldr	r3, [r3, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	68ba      	ldr	r2, [r7, #8]
 8004ca0:	429a      	cmp	r2, r3
 8004ca2:	d2f6      	bcs.n	8004c92 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	685a      	ldr	r2, [r3, #4]
 8004ca8:	683b      	ldr	r3, [r7, #0]
 8004caa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004cac:	683b      	ldr	r3, [r7, #0]
 8004cae:	685b      	ldr	r3, [r3, #4]
 8004cb0:	683a      	ldr	r2, [r7, #0]
 8004cb2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004cb4:	683b      	ldr	r3, [r7, #0]
 8004cb6:	68fa      	ldr	r2, [r7, #12]
 8004cb8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	683a      	ldr	r2, [r7, #0]
 8004cbe:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	687a      	ldr	r2, [r7, #4]
 8004cc4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	1c5a      	adds	r2, r3, #1
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	601a      	str	r2, [r3, #0]
}
 8004cd0:	bf00      	nop
 8004cd2:	3714      	adds	r7, #20
 8004cd4:	46bd      	mov	sp, r7
 8004cd6:	bc80      	pop	{r7}
 8004cd8:	4770      	bx	lr

08004cda <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004cda:	b480      	push	{r7}
 8004cdc:	b085      	sub	sp, #20
 8004cde:	af00      	add	r7, sp, #0
 8004ce0:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	691b      	ldr	r3, [r3, #16]
 8004ce6:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	685b      	ldr	r3, [r3, #4]
 8004cec:	687a      	ldr	r2, [r7, #4]
 8004cee:	6892      	ldr	r2, [r2, #8]
 8004cf0:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	689b      	ldr	r3, [r3, #8]
 8004cf6:	687a      	ldr	r2, [r7, #4]
 8004cf8:	6852      	ldr	r2, [r2, #4]
 8004cfa:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	685b      	ldr	r3, [r3, #4]
 8004d00:	687a      	ldr	r2, [r7, #4]
 8004d02:	429a      	cmp	r2, r3
 8004d04:	d103      	bne.n	8004d0e <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	689a      	ldr	r2, [r3, #8]
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	2200      	movs	r2, #0
 8004d12:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	1e5a      	subs	r2, r3, #1
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	681b      	ldr	r3, [r3, #0]
}
 8004d22:	4618      	mov	r0, r3
 8004d24:	3714      	adds	r7, #20
 8004d26:	46bd      	mov	sp, r7
 8004d28:	bc80      	pop	{r7}
 8004d2a:	4770      	bx	lr

08004d2c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	b084      	sub	sp, #16
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	6078      	str	r0, [r7, #4]
 8004d34:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d10b      	bne.n	8004d58 <xQueueGenericReset+0x2c>
	__asm volatile
 8004d40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d44:	f383 8811 	msr	BASEPRI, r3
 8004d48:	f3bf 8f6f 	isb	sy
 8004d4c:	f3bf 8f4f 	dsb	sy
 8004d50:	60bb      	str	r3, [r7, #8]
}
 8004d52:	bf00      	nop
 8004d54:	bf00      	nop
 8004d56:	e7fd      	b.n	8004d54 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004d58:	f002 f898 	bl	8006e8c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	681a      	ldr	r2, [r3, #0]
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d64:	68f9      	ldr	r1, [r7, #12]
 8004d66:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004d68:	fb01 f303 	mul.w	r3, r1, r3
 8004d6c:	441a      	add	r2, r3
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	2200      	movs	r2, #0
 8004d76:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	681a      	ldr	r2, [r3, #0]
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	681a      	ldr	r2, [r3, #0]
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d88:	3b01      	subs	r3, #1
 8004d8a:	68f9      	ldr	r1, [r7, #12]
 8004d8c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004d8e:	fb01 f303 	mul.w	r3, r1, r3
 8004d92:	441a      	add	r2, r3
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	22ff      	movs	r2, #255	@ 0xff
 8004d9c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	22ff      	movs	r2, #255	@ 0xff
 8004da4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004da8:	683b      	ldr	r3, [r7, #0]
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d114      	bne.n	8004dd8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	691b      	ldr	r3, [r3, #16]
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d01a      	beq.n	8004dec <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	3310      	adds	r3, #16
 8004dba:	4618      	mov	r0, r3
 8004dbc:	f001 f978 	bl	80060b0 <xTaskRemoveFromEventList>
 8004dc0:	4603      	mov	r3, r0
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d012      	beq.n	8004dec <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004dc6:	4b0d      	ldr	r3, [pc, #52]	@ (8004dfc <xQueueGenericReset+0xd0>)
 8004dc8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004dcc:	601a      	str	r2, [r3, #0]
 8004dce:	f3bf 8f4f 	dsb	sy
 8004dd2:	f3bf 8f6f 	isb	sy
 8004dd6:	e009      	b.n	8004dec <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	3310      	adds	r3, #16
 8004ddc:	4618      	mov	r0, r3
 8004dde:	f7ff fef6 	bl	8004bce <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	3324      	adds	r3, #36	@ 0x24
 8004de6:	4618      	mov	r0, r3
 8004de8:	f7ff fef1 	bl	8004bce <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004dec:	f002 f87e 	bl	8006eec <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004df0:	2301      	movs	r3, #1
}
 8004df2:	4618      	mov	r0, r3
 8004df4:	3710      	adds	r7, #16
 8004df6:	46bd      	mov	sp, r7
 8004df8:	bd80      	pop	{r7, pc}
 8004dfa:	bf00      	nop
 8004dfc:	e000ed04 	.word	0xe000ed04

08004e00 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004e00:	b580      	push	{r7, lr}
 8004e02:	b08e      	sub	sp, #56	@ 0x38
 8004e04:	af02      	add	r7, sp, #8
 8004e06:	60f8      	str	r0, [r7, #12]
 8004e08:	60b9      	str	r1, [r7, #8]
 8004e0a:	607a      	str	r2, [r7, #4]
 8004e0c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d10b      	bne.n	8004e2c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8004e14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e18:	f383 8811 	msr	BASEPRI, r3
 8004e1c:	f3bf 8f6f 	isb	sy
 8004e20:	f3bf 8f4f 	dsb	sy
 8004e24:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004e26:	bf00      	nop
 8004e28:	bf00      	nop
 8004e2a:	e7fd      	b.n	8004e28 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004e2c:	683b      	ldr	r3, [r7, #0]
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d10b      	bne.n	8004e4a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8004e32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e36:	f383 8811 	msr	BASEPRI, r3
 8004e3a:	f3bf 8f6f 	isb	sy
 8004e3e:	f3bf 8f4f 	dsb	sy
 8004e42:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004e44:	bf00      	nop
 8004e46:	bf00      	nop
 8004e48:	e7fd      	b.n	8004e46 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d002      	beq.n	8004e56 <xQueueGenericCreateStatic+0x56>
 8004e50:	68bb      	ldr	r3, [r7, #8]
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d001      	beq.n	8004e5a <xQueueGenericCreateStatic+0x5a>
 8004e56:	2301      	movs	r3, #1
 8004e58:	e000      	b.n	8004e5c <xQueueGenericCreateStatic+0x5c>
 8004e5a:	2300      	movs	r3, #0
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d10b      	bne.n	8004e78 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8004e60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e64:	f383 8811 	msr	BASEPRI, r3
 8004e68:	f3bf 8f6f 	isb	sy
 8004e6c:	f3bf 8f4f 	dsb	sy
 8004e70:	623b      	str	r3, [r7, #32]
}
 8004e72:	bf00      	nop
 8004e74:	bf00      	nop
 8004e76:	e7fd      	b.n	8004e74 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d102      	bne.n	8004e84 <xQueueGenericCreateStatic+0x84>
 8004e7e:	68bb      	ldr	r3, [r7, #8]
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d101      	bne.n	8004e88 <xQueueGenericCreateStatic+0x88>
 8004e84:	2301      	movs	r3, #1
 8004e86:	e000      	b.n	8004e8a <xQueueGenericCreateStatic+0x8a>
 8004e88:	2300      	movs	r3, #0
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d10b      	bne.n	8004ea6 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8004e8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e92:	f383 8811 	msr	BASEPRI, r3
 8004e96:	f3bf 8f6f 	isb	sy
 8004e9a:	f3bf 8f4f 	dsb	sy
 8004e9e:	61fb      	str	r3, [r7, #28]
}
 8004ea0:	bf00      	nop
 8004ea2:	bf00      	nop
 8004ea4:	e7fd      	b.n	8004ea2 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004ea6:	2350      	movs	r3, #80	@ 0x50
 8004ea8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004eaa:	697b      	ldr	r3, [r7, #20]
 8004eac:	2b50      	cmp	r3, #80	@ 0x50
 8004eae:	d00b      	beq.n	8004ec8 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8004eb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004eb4:	f383 8811 	msr	BASEPRI, r3
 8004eb8:	f3bf 8f6f 	isb	sy
 8004ebc:	f3bf 8f4f 	dsb	sy
 8004ec0:	61bb      	str	r3, [r7, #24]
}
 8004ec2:	bf00      	nop
 8004ec4:	bf00      	nop
 8004ec6:	e7fd      	b.n	8004ec4 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004ec8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004eca:	683b      	ldr	r3, [r7, #0]
 8004ecc:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8004ece:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d00d      	beq.n	8004ef0 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004ed4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ed6:	2201      	movs	r2, #1
 8004ed8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004edc:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8004ee0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ee2:	9300      	str	r3, [sp, #0]
 8004ee4:	4613      	mov	r3, r2
 8004ee6:	687a      	ldr	r2, [r7, #4]
 8004ee8:	68b9      	ldr	r1, [r7, #8]
 8004eea:	68f8      	ldr	r0, [r7, #12]
 8004eec:	f000 f840 	bl	8004f70 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004ef0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	3730      	adds	r7, #48	@ 0x30
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	bd80      	pop	{r7, pc}

08004efa <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004efa:	b580      	push	{r7, lr}
 8004efc:	b08a      	sub	sp, #40	@ 0x28
 8004efe:	af02      	add	r7, sp, #8
 8004f00:	60f8      	str	r0, [r7, #12]
 8004f02:	60b9      	str	r1, [r7, #8]
 8004f04:	4613      	mov	r3, r2
 8004f06:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d10b      	bne.n	8004f26 <xQueueGenericCreate+0x2c>
	__asm volatile
 8004f0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f12:	f383 8811 	msr	BASEPRI, r3
 8004f16:	f3bf 8f6f 	isb	sy
 8004f1a:	f3bf 8f4f 	dsb	sy
 8004f1e:	613b      	str	r3, [r7, #16]
}
 8004f20:	bf00      	nop
 8004f22:	bf00      	nop
 8004f24:	e7fd      	b.n	8004f22 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	68ba      	ldr	r2, [r7, #8]
 8004f2a:	fb02 f303 	mul.w	r3, r2, r3
 8004f2e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004f30:	69fb      	ldr	r3, [r7, #28]
 8004f32:	3350      	adds	r3, #80	@ 0x50
 8004f34:	4618      	mov	r0, r3
 8004f36:	f002 f8ab 	bl	8007090 <pvPortMalloc>
 8004f3a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004f3c:	69bb      	ldr	r3, [r7, #24]
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d011      	beq.n	8004f66 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004f42:	69bb      	ldr	r3, [r7, #24]
 8004f44:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004f46:	697b      	ldr	r3, [r7, #20]
 8004f48:	3350      	adds	r3, #80	@ 0x50
 8004f4a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004f4c:	69bb      	ldr	r3, [r7, #24]
 8004f4e:	2200      	movs	r2, #0
 8004f50:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004f54:	79fa      	ldrb	r2, [r7, #7]
 8004f56:	69bb      	ldr	r3, [r7, #24]
 8004f58:	9300      	str	r3, [sp, #0]
 8004f5a:	4613      	mov	r3, r2
 8004f5c:	697a      	ldr	r2, [r7, #20]
 8004f5e:	68b9      	ldr	r1, [r7, #8]
 8004f60:	68f8      	ldr	r0, [r7, #12]
 8004f62:	f000 f805 	bl	8004f70 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004f66:	69bb      	ldr	r3, [r7, #24]
	}
 8004f68:	4618      	mov	r0, r3
 8004f6a:	3720      	adds	r7, #32
 8004f6c:	46bd      	mov	sp, r7
 8004f6e:	bd80      	pop	{r7, pc}

08004f70 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004f70:	b580      	push	{r7, lr}
 8004f72:	b084      	sub	sp, #16
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	60f8      	str	r0, [r7, #12]
 8004f78:	60b9      	str	r1, [r7, #8]
 8004f7a:	607a      	str	r2, [r7, #4]
 8004f7c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004f7e:	68bb      	ldr	r3, [r7, #8]
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d103      	bne.n	8004f8c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004f84:	69bb      	ldr	r3, [r7, #24]
 8004f86:	69ba      	ldr	r2, [r7, #24]
 8004f88:	601a      	str	r2, [r3, #0]
 8004f8a:	e002      	b.n	8004f92 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004f8c:	69bb      	ldr	r3, [r7, #24]
 8004f8e:	687a      	ldr	r2, [r7, #4]
 8004f90:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004f92:	69bb      	ldr	r3, [r7, #24]
 8004f94:	68fa      	ldr	r2, [r7, #12]
 8004f96:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004f98:	69bb      	ldr	r3, [r7, #24]
 8004f9a:	68ba      	ldr	r2, [r7, #8]
 8004f9c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004f9e:	2101      	movs	r1, #1
 8004fa0:	69b8      	ldr	r0, [r7, #24]
 8004fa2:	f7ff fec3 	bl	8004d2c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004fa6:	69bb      	ldr	r3, [r7, #24]
 8004fa8:	78fa      	ldrb	r2, [r7, #3]
 8004faa:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004fae:	bf00      	nop
 8004fb0:	3710      	adds	r7, #16
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	bd80      	pop	{r7, pc}
	...

08004fb8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004fb8:	b580      	push	{r7, lr}
 8004fba:	b08e      	sub	sp, #56	@ 0x38
 8004fbc:	af00      	add	r7, sp, #0
 8004fbe:	60f8      	str	r0, [r7, #12]
 8004fc0:	60b9      	str	r1, [r7, #8]
 8004fc2:	607a      	str	r2, [r7, #4]
 8004fc4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004fc6:	2300      	movs	r3, #0
 8004fc8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004fce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d10b      	bne.n	8004fec <xQueueGenericSend+0x34>
	__asm volatile
 8004fd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fd8:	f383 8811 	msr	BASEPRI, r3
 8004fdc:	f3bf 8f6f 	isb	sy
 8004fe0:	f3bf 8f4f 	dsb	sy
 8004fe4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004fe6:	bf00      	nop
 8004fe8:	bf00      	nop
 8004fea:	e7fd      	b.n	8004fe8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004fec:	68bb      	ldr	r3, [r7, #8]
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d103      	bne.n	8004ffa <xQueueGenericSend+0x42>
 8004ff2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ff4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d101      	bne.n	8004ffe <xQueueGenericSend+0x46>
 8004ffa:	2301      	movs	r3, #1
 8004ffc:	e000      	b.n	8005000 <xQueueGenericSend+0x48>
 8004ffe:	2300      	movs	r3, #0
 8005000:	2b00      	cmp	r3, #0
 8005002:	d10b      	bne.n	800501c <xQueueGenericSend+0x64>
	__asm volatile
 8005004:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005008:	f383 8811 	msr	BASEPRI, r3
 800500c:	f3bf 8f6f 	isb	sy
 8005010:	f3bf 8f4f 	dsb	sy
 8005014:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005016:	bf00      	nop
 8005018:	bf00      	nop
 800501a:	e7fd      	b.n	8005018 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800501c:	683b      	ldr	r3, [r7, #0]
 800501e:	2b02      	cmp	r3, #2
 8005020:	d103      	bne.n	800502a <xQueueGenericSend+0x72>
 8005022:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005024:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005026:	2b01      	cmp	r3, #1
 8005028:	d101      	bne.n	800502e <xQueueGenericSend+0x76>
 800502a:	2301      	movs	r3, #1
 800502c:	e000      	b.n	8005030 <xQueueGenericSend+0x78>
 800502e:	2300      	movs	r3, #0
 8005030:	2b00      	cmp	r3, #0
 8005032:	d10b      	bne.n	800504c <xQueueGenericSend+0x94>
	__asm volatile
 8005034:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005038:	f383 8811 	msr	BASEPRI, r3
 800503c:	f3bf 8f6f 	isb	sy
 8005040:	f3bf 8f4f 	dsb	sy
 8005044:	623b      	str	r3, [r7, #32]
}
 8005046:	bf00      	nop
 8005048:	bf00      	nop
 800504a:	e7fd      	b.n	8005048 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800504c:	f001 f9f6 	bl	800643c <xTaskGetSchedulerState>
 8005050:	4603      	mov	r3, r0
 8005052:	2b00      	cmp	r3, #0
 8005054:	d102      	bne.n	800505c <xQueueGenericSend+0xa4>
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	2b00      	cmp	r3, #0
 800505a:	d101      	bne.n	8005060 <xQueueGenericSend+0xa8>
 800505c:	2301      	movs	r3, #1
 800505e:	e000      	b.n	8005062 <xQueueGenericSend+0xaa>
 8005060:	2300      	movs	r3, #0
 8005062:	2b00      	cmp	r3, #0
 8005064:	d10b      	bne.n	800507e <xQueueGenericSend+0xc6>
	__asm volatile
 8005066:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800506a:	f383 8811 	msr	BASEPRI, r3
 800506e:	f3bf 8f6f 	isb	sy
 8005072:	f3bf 8f4f 	dsb	sy
 8005076:	61fb      	str	r3, [r7, #28]
}
 8005078:	bf00      	nop
 800507a:	bf00      	nop
 800507c:	e7fd      	b.n	800507a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800507e:	f001 ff05 	bl	8006e8c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005082:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005084:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005086:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005088:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800508a:	429a      	cmp	r2, r3
 800508c:	d302      	bcc.n	8005094 <xQueueGenericSend+0xdc>
 800508e:	683b      	ldr	r3, [r7, #0]
 8005090:	2b02      	cmp	r3, #2
 8005092:	d129      	bne.n	80050e8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005094:	683a      	ldr	r2, [r7, #0]
 8005096:	68b9      	ldr	r1, [r7, #8]
 8005098:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800509a:	f000 fa0f 	bl	80054bc <prvCopyDataToQueue>
 800509e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80050a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d010      	beq.n	80050ca <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80050a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050aa:	3324      	adds	r3, #36	@ 0x24
 80050ac:	4618      	mov	r0, r3
 80050ae:	f000 ffff 	bl	80060b0 <xTaskRemoveFromEventList>
 80050b2:	4603      	mov	r3, r0
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d013      	beq.n	80050e0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80050b8:	4b3f      	ldr	r3, [pc, #252]	@ (80051b8 <xQueueGenericSend+0x200>)
 80050ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80050be:	601a      	str	r2, [r3, #0]
 80050c0:	f3bf 8f4f 	dsb	sy
 80050c4:	f3bf 8f6f 	isb	sy
 80050c8:	e00a      	b.n	80050e0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80050ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d007      	beq.n	80050e0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80050d0:	4b39      	ldr	r3, [pc, #228]	@ (80051b8 <xQueueGenericSend+0x200>)
 80050d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80050d6:	601a      	str	r2, [r3, #0]
 80050d8:	f3bf 8f4f 	dsb	sy
 80050dc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80050e0:	f001 ff04 	bl	8006eec <vPortExitCritical>
				return pdPASS;
 80050e4:	2301      	movs	r3, #1
 80050e6:	e063      	b.n	80051b0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d103      	bne.n	80050f6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80050ee:	f001 fefd 	bl	8006eec <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80050f2:	2300      	movs	r3, #0
 80050f4:	e05c      	b.n	80051b0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80050f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d106      	bne.n	800510a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80050fc:	f107 0314 	add.w	r3, r7, #20
 8005100:	4618      	mov	r0, r3
 8005102:	f001 f839 	bl	8006178 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005106:	2301      	movs	r3, #1
 8005108:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800510a:	f001 feef 	bl	8006eec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800510e:	f000 fda5 	bl	8005c5c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005112:	f001 febb 	bl	8006e8c <vPortEnterCritical>
 8005116:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005118:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800511c:	b25b      	sxtb	r3, r3
 800511e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005122:	d103      	bne.n	800512c <xQueueGenericSend+0x174>
 8005124:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005126:	2200      	movs	r2, #0
 8005128:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800512c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800512e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005132:	b25b      	sxtb	r3, r3
 8005134:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005138:	d103      	bne.n	8005142 <xQueueGenericSend+0x18a>
 800513a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800513c:	2200      	movs	r2, #0
 800513e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005142:	f001 fed3 	bl	8006eec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005146:	1d3a      	adds	r2, r7, #4
 8005148:	f107 0314 	add.w	r3, r7, #20
 800514c:	4611      	mov	r1, r2
 800514e:	4618      	mov	r0, r3
 8005150:	f001 f828 	bl	80061a4 <xTaskCheckForTimeOut>
 8005154:	4603      	mov	r3, r0
 8005156:	2b00      	cmp	r3, #0
 8005158:	d124      	bne.n	80051a4 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800515a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800515c:	f000 faa6 	bl	80056ac <prvIsQueueFull>
 8005160:	4603      	mov	r3, r0
 8005162:	2b00      	cmp	r3, #0
 8005164:	d018      	beq.n	8005198 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005166:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005168:	3310      	adds	r3, #16
 800516a:	687a      	ldr	r2, [r7, #4]
 800516c:	4611      	mov	r1, r2
 800516e:	4618      	mov	r0, r3
 8005170:	f000 ff4c 	bl	800600c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005174:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005176:	f000 fa31 	bl	80055dc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800517a:	f000 fd7d 	bl	8005c78 <xTaskResumeAll>
 800517e:	4603      	mov	r3, r0
 8005180:	2b00      	cmp	r3, #0
 8005182:	f47f af7c 	bne.w	800507e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8005186:	4b0c      	ldr	r3, [pc, #48]	@ (80051b8 <xQueueGenericSend+0x200>)
 8005188:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800518c:	601a      	str	r2, [r3, #0]
 800518e:	f3bf 8f4f 	dsb	sy
 8005192:	f3bf 8f6f 	isb	sy
 8005196:	e772      	b.n	800507e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005198:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800519a:	f000 fa1f 	bl	80055dc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800519e:	f000 fd6b 	bl	8005c78 <xTaskResumeAll>
 80051a2:	e76c      	b.n	800507e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80051a4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80051a6:	f000 fa19 	bl	80055dc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80051aa:	f000 fd65 	bl	8005c78 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80051ae:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80051b0:	4618      	mov	r0, r3
 80051b2:	3738      	adds	r7, #56	@ 0x38
 80051b4:	46bd      	mov	sp, r7
 80051b6:	bd80      	pop	{r7, pc}
 80051b8:	e000ed04 	.word	0xe000ed04

080051bc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80051bc:	b580      	push	{r7, lr}
 80051be:	b090      	sub	sp, #64	@ 0x40
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	60f8      	str	r0, [r7, #12]
 80051c4:	60b9      	str	r1, [r7, #8]
 80051c6:	607a      	str	r2, [r7, #4]
 80051c8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80051ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d10b      	bne.n	80051ec <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80051d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051d8:	f383 8811 	msr	BASEPRI, r3
 80051dc:	f3bf 8f6f 	isb	sy
 80051e0:	f3bf 8f4f 	dsb	sy
 80051e4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80051e6:	bf00      	nop
 80051e8:	bf00      	nop
 80051ea:	e7fd      	b.n	80051e8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80051ec:	68bb      	ldr	r3, [r7, #8]
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d103      	bne.n	80051fa <xQueueGenericSendFromISR+0x3e>
 80051f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d101      	bne.n	80051fe <xQueueGenericSendFromISR+0x42>
 80051fa:	2301      	movs	r3, #1
 80051fc:	e000      	b.n	8005200 <xQueueGenericSendFromISR+0x44>
 80051fe:	2300      	movs	r3, #0
 8005200:	2b00      	cmp	r3, #0
 8005202:	d10b      	bne.n	800521c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8005204:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005208:	f383 8811 	msr	BASEPRI, r3
 800520c:	f3bf 8f6f 	isb	sy
 8005210:	f3bf 8f4f 	dsb	sy
 8005214:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005216:	bf00      	nop
 8005218:	bf00      	nop
 800521a:	e7fd      	b.n	8005218 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800521c:	683b      	ldr	r3, [r7, #0]
 800521e:	2b02      	cmp	r3, #2
 8005220:	d103      	bne.n	800522a <xQueueGenericSendFromISR+0x6e>
 8005222:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005224:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005226:	2b01      	cmp	r3, #1
 8005228:	d101      	bne.n	800522e <xQueueGenericSendFromISR+0x72>
 800522a:	2301      	movs	r3, #1
 800522c:	e000      	b.n	8005230 <xQueueGenericSendFromISR+0x74>
 800522e:	2300      	movs	r3, #0
 8005230:	2b00      	cmp	r3, #0
 8005232:	d10b      	bne.n	800524c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8005234:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005238:	f383 8811 	msr	BASEPRI, r3
 800523c:	f3bf 8f6f 	isb	sy
 8005240:	f3bf 8f4f 	dsb	sy
 8005244:	623b      	str	r3, [r7, #32]
}
 8005246:	bf00      	nop
 8005248:	bf00      	nop
 800524a:	e7fd      	b.n	8005248 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800524c:	f001 fee0 	bl	8007010 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005250:	f3ef 8211 	mrs	r2, BASEPRI
 8005254:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005258:	f383 8811 	msr	BASEPRI, r3
 800525c:	f3bf 8f6f 	isb	sy
 8005260:	f3bf 8f4f 	dsb	sy
 8005264:	61fa      	str	r2, [r7, #28]
 8005266:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005268:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800526a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800526c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800526e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005270:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005272:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005274:	429a      	cmp	r2, r3
 8005276:	d302      	bcc.n	800527e <xQueueGenericSendFromISR+0xc2>
 8005278:	683b      	ldr	r3, [r7, #0]
 800527a:	2b02      	cmp	r3, #2
 800527c:	d12f      	bne.n	80052de <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800527e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005280:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005284:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005288:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800528a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800528c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800528e:	683a      	ldr	r2, [r7, #0]
 8005290:	68b9      	ldr	r1, [r7, #8]
 8005292:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005294:	f000 f912 	bl	80054bc <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005298:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800529c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80052a0:	d112      	bne.n	80052c8 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80052a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d016      	beq.n	80052d8 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80052aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052ac:	3324      	adds	r3, #36	@ 0x24
 80052ae:	4618      	mov	r0, r3
 80052b0:	f000 fefe 	bl	80060b0 <xTaskRemoveFromEventList>
 80052b4:	4603      	mov	r3, r0
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d00e      	beq.n	80052d8 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d00b      	beq.n	80052d8 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2201      	movs	r2, #1
 80052c4:	601a      	str	r2, [r3, #0]
 80052c6:	e007      	b.n	80052d8 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80052c8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80052cc:	3301      	adds	r3, #1
 80052ce:	b2db      	uxtb	r3, r3
 80052d0:	b25a      	sxtb	r2, r3
 80052d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80052d8:	2301      	movs	r3, #1
 80052da:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80052dc:	e001      	b.n	80052e2 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80052de:	2300      	movs	r3, #0
 80052e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80052e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80052e4:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80052e6:	697b      	ldr	r3, [r7, #20]
 80052e8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80052ec:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80052ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80052f0:	4618      	mov	r0, r3
 80052f2:	3740      	adds	r7, #64	@ 0x40
 80052f4:	46bd      	mov	sp, r7
 80052f6:	bd80      	pop	{r7, pc}

080052f8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80052f8:	b580      	push	{r7, lr}
 80052fa:	b08c      	sub	sp, #48	@ 0x30
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	60f8      	str	r0, [r7, #12]
 8005300:	60b9      	str	r1, [r7, #8]
 8005302:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005304:	2300      	movs	r3, #0
 8005306:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800530c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800530e:	2b00      	cmp	r3, #0
 8005310:	d10b      	bne.n	800532a <xQueueReceive+0x32>
	__asm volatile
 8005312:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005316:	f383 8811 	msr	BASEPRI, r3
 800531a:	f3bf 8f6f 	isb	sy
 800531e:	f3bf 8f4f 	dsb	sy
 8005322:	623b      	str	r3, [r7, #32]
}
 8005324:	bf00      	nop
 8005326:	bf00      	nop
 8005328:	e7fd      	b.n	8005326 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800532a:	68bb      	ldr	r3, [r7, #8]
 800532c:	2b00      	cmp	r3, #0
 800532e:	d103      	bne.n	8005338 <xQueueReceive+0x40>
 8005330:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005332:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005334:	2b00      	cmp	r3, #0
 8005336:	d101      	bne.n	800533c <xQueueReceive+0x44>
 8005338:	2301      	movs	r3, #1
 800533a:	e000      	b.n	800533e <xQueueReceive+0x46>
 800533c:	2300      	movs	r3, #0
 800533e:	2b00      	cmp	r3, #0
 8005340:	d10b      	bne.n	800535a <xQueueReceive+0x62>
	__asm volatile
 8005342:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005346:	f383 8811 	msr	BASEPRI, r3
 800534a:	f3bf 8f6f 	isb	sy
 800534e:	f3bf 8f4f 	dsb	sy
 8005352:	61fb      	str	r3, [r7, #28]
}
 8005354:	bf00      	nop
 8005356:	bf00      	nop
 8005358:	e7fd      	b.n	8005356 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800535a:	f001 f86f 	bl	800643c <xTaskGetSchedulerState>
 800535e:	4603      	mov	r3, r0
 8005360:	2b00      	cmp	r3, #0
 8005362:	d102      	bne.n	800536a <xQueueReceive+0x72>
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2b00      	cmp	r3, #0
 8005368:	d101      	bne.n	800536e <xQueueReceive+0x76>
 800536a:	2301      	movs	r3, #1
 800536c:	e000      	b.n	8005370 <xQueueReceive+0x78>
 800536e:	2300      	movs	r3, #0
 8005370:	2b00      	cmp	r3, #0
 8005372:	d10b      	bne.n	800538c <xQueueReceive+0x94>
	__asm volatile
 8005374:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005378:	f383 8811 	msr	BASEPRI, r3
 800537c:	f3bf 8f6f 	isb	sy
 8005380:	f3bf 8f4f 	dsb	sy
 8005384:	61bb      	str	r3, [r7, #24]
}
 8005386:	bf00      	nop
 8005388:	bf00      	nop
 800538a:	e7fd      	b.n	8005388 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800538c:	f001 fd7e 	bl	8006e8c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005390:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005392:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005394:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005396:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005398:	2b00      	cmp	r3, #0
 800539a:	d01f      	beq.n	80053dc <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800539c:	68b9      	ldr	r1, [r7, #8]
 800539e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80053a0:	f000 f8f6 	bl	8005590 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80053a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053a6:	1e5a      	subs	r2, r3, #1
 80053a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053aa:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80053ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053ae:	691b      	ldr	r3, [r3, #16]
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d00f      	beq.n	80053d4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80053b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053b6:	3310      	adds	r3, #16
 80053b8:	4618      	mov	r0, r3
 80053ba:	f000 fe79 	bl	80060b0 <xTaskRemoveFromEventList>
 80053be:	4603      	mov	r3, r0
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d007      	beq.n	80053d4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80053c4:	4b3c      	ldr	r3, [pc, #240]	@ (80054b8 <xQueueReceive+0x1c0>)
 80053c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80053ca:	601a      	str	r2, [r3, #0]
 80053cc:	f3bf 8f4f 	dsb	sy
 80053d0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80053d4:	f001 fd8a 	bl	8006eec <vPortExitCritical>
				return pdPASS;
 80053d8:	2301      	movs	r3, #1
 80053da:	e069      	b.n	80054b0 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d103      	bne.n	80053ea <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80053e2:	f001 fd83 	bl	8006eec <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80053e6:	2300      	movs	r3, #0
 80053e8:	e062      	b.n	80054b0 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80053ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d106      	bne.n	80053fe <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80053f0:	f107 0310 	add.w	r3, r7, #16
 80053f4:	4618      	mov	r0, r3
 80053f6:	f000 febf 	bl	8006178 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80053fa:	2301      	movs	r3, #1
 80053fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80053fe:	f001 fd75 	bl	8006eec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005402:	f000 fc2b 	bl	8005c5c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005406:	f001 fd41 	bl	8006e8c <vPortEnterCritical>
 800540a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800540c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005410:	b25b      	sxtb	r3, r3
 8005412:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005416:	d103      	bne.n	8005420 <xQueueReceive+0x128>
 8005418:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800541a:	2200      	movs	r2, #0
 800541c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005420:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005422:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005426:	b25b      	sxtb	r3, r3
 8005428:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800542c:	d103      	bne.n	8005436 <xQueueReceive+0x13e>
 800542e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005430:	2200      	movs	r2, #0
 8005432:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005436:	f001 fd59 	bl	8006eec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800543a:	1d3a      	adds	r2, r7, #4
 800543c:	f107 0310 	add.w	r3, r7, #16
 8005440:	4611      	mov	r1, r2
 8005442:	4618      	mov	r0, r3
 8005444:	f000 feae 	bl	80061a4 <xTaskCheckForTimeOut>
 8005448:	4603      	mov	r3, r0
 800544a:	2b00      	cmp	r3, #0
 800544c:	d123      	bne.n	8005496 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800544e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005450:	f000 f916 	bl	8005680 <prvIsQueueEmpty>
 8005454:	4603      	mov	r3, r0
 8005456:	2b00      	cmp	r3, #0
 8005458:	d017      	beq.n	800548a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800545a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800545c:	3324      	adds	r3, #36	@ 0x24
 800545e:	687a      	ldr	r2, [r7, #4]
 8005460:	4611      	mov	r1, r2
 8005462:	4618      	mov	r0, r3
 8005464:	f000 fdd2 	bl	800600c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005468:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800546a:	f000 f8b7 	bl	80055dc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800546e:	f000 fc03 	bl	8005c78 <xTaskResumeAll>
 8005472:	4603      	mov	r3, r0
 8005474:	2b00      	cmp	r3, #0
 8005476:	d189      	bne.n	800538c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8005478:	4b0f      	ldr	r3, [pc, #60]	@ (80054b8 <xQueueReceive+0x1c0>)
 800547a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800547e:	601a      	str	r2, [r3, #0]
 8005480:	f3bf 8f4f 	dsb	sy
 8005484:	f3bf 8f6f 	isb	sy
 8005488:	e780      	b.n	800538c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800548a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800548c:	f000 f8a6 	bl	80055dc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005490:	f000 fbf2 	bl	8005c78 <xTaskResumeAll>
 8005494:	e77a      	b.n	800538c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005496:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005498:	f000 f8a0 	bl	80055dc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800549c:	f000 fbec 	bl	8005c78 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80054a0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80054a2:	f000 f8ed 	bl	8005680 <prvIsQueueEmpty>
 80054a6:	4603      	mov	r3, r0
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	f43f af6f 	beq.w	800538c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80054ae:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80054b0:	4618      	mov	r0, r3
 80054b2:	3730      	adds	r7, #48	@ 0x30
 80054b4:	46bd      	mov	sp, r7
 80054b6:	bd80      	pop	{r7, pc}
 80054b8:	e000ed04 	.word	0xe000ed04

080054bc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80054bc:	b580      	push	{r7, lr}
 80054be:	b086      	sub	sp, #24
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	60f8      	str	r0, [r7, #12]
 80054c4:	60b9      	str	r1, [r7, #8]
 80054c6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80054c8:	2300      	movs	r3, #0
 80054ca:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054d0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d10d      	bne.n	80054f6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d14d      	bne.n	800557e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	689b      	ldr	r3, [r3, #8]
 80054e6:	4618      	mov	r0, r3
 80054e8:	f000 ffc6 	bl	8006478 <xTaskPriorityDisinherit>
 80054ec:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	2200      	movs	r2, #0
 80054f2:	609a      	str	r2, [r3, #8]
 80054f4:	e043      	b.n	800557e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d119      	bne.n	8005530 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	6858      	ldr	r0, [r3, #4]
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005504:	461a      	mov	r2, r3
 8005506:	68b9      	ldr	r1, [r7, #8]
 8005508:	f002 fdf3 	bl	80080f2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	685a      	ldr	r2, [r3, #4]
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005514:	441a      	add	r2, r3
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	685a      	ldr	r2, [r3, #4]
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	689b      	ldr	r3, [r3, #8]
 8005522:	429a      	cmp	r2, r3
 8005524:	d32b      	bcc.n	800557e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	681a      	ldr	r2, [r3, #0]
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	605a      	str	r2, [r3, #4]
 800552e:	e026      	b.n	800557e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	68d8      	ldr	r0, [r3, #12]
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005538:	461a      	mov	r2, r3
 800553a:	68b9      	ldr	r1, [r7, #8]
 800553c:	f002 fdd9 	bl	80080f2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	68da      	ldr	r2, [r3, #12]
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005548:	425b      	negs	r3, r3
 800554a:	441a      	add	r2, r3
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	68da      	ldr	r2, [r3, #12]
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	429a      	cmp	r2, r3
 800555a:	d207      	bcs.n	800556c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	689a      	ldr	r2, [r3, #8]
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005564:	425b      	negs	r3, r3
 8005566:	441a      	add	r2, r3
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	2b02      	cmp	r3, #2
 8005570:	d105      	bne.n	800557e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005572:	693b      	ldr	r3, [r7, #16]
 8005574:	2b00      	cmp	r3, #0
 8005576:	d002      	beq.n	800557e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005578:	693b      	ldr	r3, [r7, #16]
 800557a:	3b01      	subs	r3, #1
 800557c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800557e:	693b      	ldr	r3, [r7, #16]
 8005580:	1c5a      	adds	r2, r3, #1
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8005586:	697b      	ldr	r3, [r7, #20]
}
 8005588:	4618      	mov	r0, r3
 800558a:	3718      	adds	r7, #24
 800558c:	46bd      	mov	sp, r7
 800558e:	bd80      	pop	{r7, pc}

08005590 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005590:	b580      	push	{r7, lr}
 8005592:	b082      	sub	sp, #8
 8005594:	af00      	add	r7, sp, #0
 8005596:	6078      	str	r0, [r7, #4]
 8005598:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d018      	beq.n	80055d4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	68da      	ldr	r2, [r3, #12]
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055aa:	441a      	add	r2, r3
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	68da      	ldr	r2, [r3, #12]
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	689b      	ldr	r3, [r3, #8]
 80055b8:	429a      	cmp	r2, r3
 80055ba:	d303      	bcc.n	80055c4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681a      	ldr	r2, [r3, #0]
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	68d9      	ldr	r1, [r3, #12]
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055cc:	461a      	mov	r2, r3
 80055ce:	6838      	ldr	r0, [r7, #0]
 80055d0:	f002 fd8f 	bl	80080f2 <memcpy>
	}
}
 80055d4:	bf00      	nop
 80055d6:	3708      	adds	r7, #8
 80055d8:	46bd      	mov	sp, r7
 80055da:	bd80      	pop	{r7, pc}

080055dc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80055dc:	b580      	push	{r7, lr}
 80055de:	b084      	sub	sp, #16
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80055e4:	f001 fc52 	bl	8006e8c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80055ee:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80055f0:	e011      	b.n	8005616 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d012      	beq.n	8005620 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	3324      	adds	r3, #36	@ 0x24
 80055fe:	4618      	mov	r0, r3
 8005600:	f000 fd56 	bl	80060b0 <xTaskRemoveFromEventList>
 8005604:	4603      	mov	r3, r0
 8005606:	2b00      	cmp	r3, #0
 8005608:	d001      	beq.n	800560e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800560a:	f000 fe2f 	bl	800626c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800560e:	7bfb      	ldrb	r3, [r7, #15]
 8005610:	3b01      	subs	r3, #1
 8005612:	b2db      	uxtb	r3, r3
 8005614:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005616:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800561a:	2b00      	cmp	r3, #0
 800561c:	dce9      	bgt.n	80055f2 <prvUnlockQueue+0x16>
 800561e:	e000      	b.n	8005622 <prvUnlockQueue+0x46>
					break;
 8005620:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	22ff      	movs	r2, #255	@ 0xff
 8005626:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800562a:	f001 fc5f 	bl	8006eec <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800562e:	f001 fc2d 	bl	8006e8c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005638:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800563a:	e011      	b.n	8005660 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	691b      	ldr	r3, [r3, #16]
 8005640:	2b00      	cmp	r3, #0
 8005642:	d012      	beq.n	800566a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	3310      	adds	r3, #16
 8005648:	4618      	mov	r0, r3
 800564a:	f000 fd31 	bl	80060b0 <xTaskRemoveFromEventList>
 800564e:	4603      	mov	r3, r0
 8005650:	2b00      	cmp	r3, #0
 8005652:	d001      	beq.n	8005658 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005654:	f000 fe0a 	bl	800626c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005658:	7bbb      	ldrb	r3, [r7, #14]
 800565a:	3b01      	subs	r3, #1
 800565c:	b2db      	uxtb	r3, r3
 800565e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005660:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005664:	2b00      	cmp	r3, #0
 8005666:	dce9      	bgt.n	800563c <prvUnlockQueue+0x60>
 8005668:	e000      	b.n	800566c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800566a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	22ff      	movs	r2, #255	@ 0xff
 8005670:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8005674:	f001 fc3a 	bl	8006eec <vPortExitCritical>
}
 8005678:	bf00      	nop
 800567a:	3710      	adds	r7, #16
 800567c:	46bd      	mov	sp, r7
 800567e:	bd80      	pop	{r7, pc}

08005680 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005680:	b580      	push	{r7, lr}
 8005682:	b084      	sub	sp, #16
 8005684:	af00      	add	r7, sp, #0
 8005686:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005688:	f001 fc00 	bl	8006e8c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005690:	2b00      	cmp	r3, #0
 8005692:	d102      	bne.n	800569a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005694:	2301      	movs	r3, #1
 8005696:	60fb      	str	r3, [r7, #12]
 8005698:	e001      	b.n	800569e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800569a:	2300      	movs	r3, #0
 800569c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800569e:	f001 fc25 	bl	8006eec <vPortExitCritical>

	return xReturn;
 80056a2:	68fb      	ldr	r3, [r7, #12]
}
 80056a4:	4618      	mov	r0, r3
 80056a6:	3710      	adds	r7, #16
 80056a8:	46bd      	mov	sp, r7
 80056aa:	bd80      	pop	{r7, pc}

080056ac <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80056ac:	b580      	push	{r7, lr}
 80056ae:	b084      	sub	sp, #16
 80056b0:	af00      	add	r7, sp, #0
 80056b2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80056b4:	f001 fbea 	bl	8006e8c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056c0:	429a      	cmp	r2, r3
 80056c2:	d102      	bne.n	80056ca <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80056c4:	2301      	movs	r3, #1
 80056c6:	60fb      	str	r3, [r7, #12]
 80056c8:	e001      	b.n	80056ce <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80056ca:	2300      	movs	r3, #0
 80056cc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80056ce:	f001 fc0d 	bl	8006eec <vPortExitCritical>

	return xReturn;
 80056d2:	68fb      	ldr	r3, [r7, #12]
}
 80056d4:	4618      	mov	r0, r3
 80056d6:	3710      	adds	r7, #16
 80056d8:	46bd      	mov	sp, r7
 80056da:	bd80      	pop	{r7, pc}

080056dc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80056dc:	b480      	push	{r7}
 80056de:	b085      	sub	sp, #20
 80056e0:	af00      	add	r7, sp, #0
 80056e2:	6078      	str	r0, [r7, #4]
 80056e4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80056e6:	2300      	movs	r3, #0
 80056e8:	60fb      	str	r3, [r7, #12]
 80056ea:	e014      	b.n	8005716 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80056ec:	4a0e      	ldr	r2, [pc, #56]	@ (8005728 <vQueueAddToRegistry+0x4c>)
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d10b      	bne.n	8005710 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80056f8:	490b      	ldr	r1, [pc, #44]	@ (8005728 <vQueueAddToRegistry+0x4c>)
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	683a      	ldr	r2, [r7, #0]
 80056fe:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005702:	4a09      	ldr	r2, [pc, #36]	@ (8005728 <vQueueAddToRegistry+0x4c>)
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	00db      	lsls	r3, r3, #3
 8005708:	4413      	add	r3, r2
 800570a:	687a      	ldr	r2, [r7, #4]
 800570c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800570e:	e006      	b.n	800571e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	3301      	adds	r3, #1
 8005714:	60fb      	str	r3, [r7, #12]
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	2b07      	cmp	r3, #7
 800571a:	d9e7      	bls.n	80056ec <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800571c:	bf00      	nop
 800571e:	bf00      	nop
 8005720:	3714      	adds	r7, #20
 8005722:	46bd      	mov	sp, r7
 8005724:	bc80      	pop	{r7}
 8005726:	4770      	bx	lr
 8005728:	2000082c 	.word	0x2000082c

0800572c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800572c:	b580      	push	{r7, lr}
 800572e:	b086      	sub	sp, #24
 8005730:	af00      	add	r7, sp, #0
 8005732:	60f8      	str	r0, [r7, #12]
 8005734:	60b9      	str	r1, [r7, #8]
 8005736:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800573c:	f001 fba6 	bl	8006e8c <vPortEnterCritical>
 8005740:	697b      	ldr	r3, [r7, #20]
 8005742:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005746:	b25b      	sxtb	r3, r3
 8005748:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800574c:	d103      	bne.n	8005756 <vQueueWaitForMessageRestricted+0x2a>
 800574e:	697b      	ldr	r3, [r7, #20]
 8005750:	2200      	movs	r2, #0
 8005752:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005756:	697b      	ldr	r3, [r7, #20]
 8005758:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800575c:	b25b      	sxtb	r3, r3
 800575e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005762:	d103      	bne.n	800576c <vQueueWaitForMessageRestricted+0x40>
 8005764:	697b      	ldr	r3, [r7, #20]
 8005766:	2200      	movs	r2, #0
 8005768:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800576c:	f001 fbbe 	bl	8006eec <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005770:	697b      	ldr	r3, [r7, #20]
 8005772:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005774:	2b00      	cmp	r3, #0
 8005776:	d106      	bne.n	8005786 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005778:	697b      	ldr	r3, [r7, #20]
 800577a:	3324      	adds	r3, #36	@ 0x24
 800577c:	687a      	ldr	r2, [r7, #4]
 800577e:	68b9      	ldr	r1, [r7, #8]
 8005780:	4618      	mov	r0, r3
 8005782:	f000 fc69 	bl	8006058 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005786:	6978      	ldr	r0, [r7, #20]
 8005788:	f7ff ff28 	bl	80055dc <prvUnlockQueue>
	}
 800578c:	bf00      	nop
 800578e:	3718      	adds	r7, #24
 8005790:	46bd      	mov	sp, r7
 8005792:	bd80      	pop	{r7, pc}

08005794 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005794:	b580      	push	{r7, lr}
 8005796:	b08e      	sub	sp, #56	@ 0x38
 8005798:	af04      	add	r7, sp, #16
 800579a:	60f8      	str	r0, [r7, #12]
 800579c:	60b9      	str	r1, [r7, #8]
 800579e:	607a      	str	r2, [r7, #4]
 80057a0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80057a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d10b      	bne.n	80057c0 <xTaskCreateStatic+0x2c>
	__asm volatile
 80057a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057ac:	f383 8811 	msr	BASEPRI, r3
 80057b0:	f3bf 8f6f 	isb	sy
 80057b4:	f3bf 8f4f 	dsb	sy
 80057b8:	623b      	str	r3, [r7, #32]
}
 80057ba:	bf00      	nop
 80057bc:	bf00      	nop
 80057be:	e7fd      	b.n	80057bc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80057c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d10b      	bne.n	80057de <xTaskCreateStatic+0x4a>
	__asm volatile
 80057c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057ca:	f383 8811 	msr	BASEPRI, r3
 80057ce:	f3bf 8f6f 	isb	sy
 80057d2:	f3bf 8f4f 	dsb	sy
 80057d6:	61fb      	str	r3, [r7, #28]
}
 80057d8:	bf00      	nop
 80057da:	bf00      	nop
 80057dc:	e7fd      	b.n	80057da <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80057de:	23a8      	movs	r3, #168	@ 0xa8
 80057e0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80057e2:	693b      	ldr	r3, [r7, #16]
 80057e4:	2ba8      	cmp	r3, #168	@ 0xa8
 80057e6:	d00b      	beq.n	8005800 <xTaskCreateStatic+0x6c>
	__asm volatile
 80057e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057ec:	f383 8811 	msr	BASEPRI, r3
 80057f0:	f3bf 8f6f 	isb	sy
 80057f4:	f3bf 8f4f 	dsb	sy
 80057f8:	61bb      	str	r3, [r7, #24]
}
 80057fa:	bf00      	nop
 80057fc:	bf00      	nop
 80057fe:	e7fd      	b.n	80057fc <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005800:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005802:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005804:	2b00      	cmp	r3, #0
 8005806:	d01e      	beq.n	8005846 <xTaskCreateStatic+0xb2>
 8005808:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800580a:	2b00      	cmp	r3, #0
 800580c:	d01b      	beq.n	8005846 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800580e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005810:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005812:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005814:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005816:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005818:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800581a:	2202      	movs	r2, #2
 800581c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005820:	2300      	movs	r3, #0
 8005822:	9303      	str	r3, [sp, #12]
 8005824:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005826:	9302      	str	r3, [sp, #8]
 8005828:	f107 0314 	add.w	r3, r7, #20
 800582c:	9301      	str	r3, [sp, #4]
 800582e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005830:	9300      	str	r3, [sp, #0]
 8005832:	683b      	ldr	r3, [r7, #0]
 8005834:	687a      	ldr	r2, [r7, #4]
 8005836:	68b9      	ldr	r1, [r7, #8]
 8005838:	68f8      	ldr	r0, [r7, #12]
 800583a:	f000 f851 	bl	80058e0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800583e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005840:	f000 f8f6 	bl	8005a30 <prvAddNewTaskToReadyList>
 8005844:	e001      	b.n	800584a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8005846:	2300      	movs	r3, #0
 8005848:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800584a:	697b      	ldr	r3, [r7, #20]
	}
 800584c:	4618      	mov	r0, r3
 800584e:	3728      	adds	r7, #40	@ 0x28
 8005850:	46bd      	mov	sp, r7
 8005852:	bd80      	pop	{r7, pc}

08005854 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005854:	b580      	push	{r7, lr}
 8005856:	b08c      	sub	sp, #48	@ 0x30
 8005858:	af04      	add	r7, sp, #16
 800585a:	60f8      	str	r0, [r7, #12]
 800585c:	60b9      	str	r1, [r7, #8]
 800585e:	603b      	str	r3, [r7, #0]
 8005860:	4613      	mov	r3, r2
 8005862:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005864:	88fb      	ldrh	r3, [r7, #6]
 8005866:	009b      	lsls	r3, r3, #2
 8005868:	4618      	mov	r0, r3
 800586a:	f001 fc11 	bl	8007090 <pvPortMalloc>
 800586e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005870:	697b      	ldr	r3, [r7, #20]
 8005872:	2b00      	cmp	r3, #0
 8005874:	d00e      	beq.n	8005894 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005876:	20a8      	movs	r0, #168	@ 0xa8
 8005878:	f001 fc0a 	bl	8007090 <pvPortMalloc>
 800587c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800587e:	69fb      	ldr	r3, [r7, #28]
 8005880:	2b00      	cmp	r3, #0
 8005882:	d003      	beq.n	800588c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005884:	69fb      	ldr	r3, [r7, #28]
 8005886:	697a      	ldr	r2, [r7, #20]
 8005888:	631a      	str	r2, [r3, #48]	@ 0x30
 800588a:	e005      	b.n	8005898 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800588c:	6978      	ldr	r0, [r7, #20]
 800588e:	f001 fccd 	bl	800722c <vPortFree>
 8005892:	e001      	b.n	8005898 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005894:	2300      	movs	r3, #0
 8005896:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005898:	69fb      	ldr	r3, [r7, #28]
 800589a:	2b00      	cmp	r3, #0
 800589c:	d017      	beq.n	80058ce <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800589e:	69fb      	ldr	r3, [r7, #28]
 80058a0:	2200      	movs	r2, #0
 80058a2:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80058a6:	88fa      	ldrh	r2, [r7, #6]
 80058a8:	2300      	movs	r3, #0
 80058aa:	9303      	str	r3, [sp, #12]
 80058ac:	69fb      	ldr	r3, [r7, #28]
 80058ae:	9302      	str	r3, [sp, #8]
 80058b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058b2:	9301      	str	r3, [sp, #4]
 80058b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058b6:	9300      	str	r3, [sp, #0]
 80058b8:	683b      	ldr	r3, [r7, #0]
 80058ba:	68b9      	ldr	r1, [r7, #8]
 80058bc:	68f8      	ldr	r0, [r7, #12]
 80058be:	f000 f80f 	bl	80058e0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80058c2:	69f8      	ldr	r0, [r7, #28]
 80058c4:	f000 f8b4 	bl	8005a30 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80058c8:	2301      	movs	r3, #1
 80058ca:	61bb      	str	r3, [r7, #24]
 80058cc:	e002      	b.n	80058d4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80058ce:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80058d2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80058d4:	69bb      	ldr	r3, [r7, #24]
	}
 80058d6:	4618      	mov	r0, r3
 80058d8:	3720      	adds	r7, #32
 80058da:	46bd      	mov	sp, r7
 80058dc:	bd80      	pop	{r7, pc}
	...

080058e0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80058e0:	b580      	push	{r7, lr}
 80058e2:	b088      	sub	sp, #32
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	60f8      	str	r0, [r7, #12]
 80058e8:	60b9      	str	r1, [r7, #8]
 80058ea:	607a      	str	r2, [r7, #4]
 80058ec:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80058ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058f0:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	009b      	lsls	r3, r3, #2
 80058f6:	461a      	mov	r2, r3
 80058f8:	21a5      	movs	r1, #165	@ 0xa5
 80058fa:	f002 fb20 	bl	8007f3e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80058fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005900:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005908:	3b01      	subs	r3, #1
 800590a:	009b      	lsls	r3, r3, #2
 800590c:	4413      	add	r3, r2
 800590e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005910:	69bb      	ldr	r3, [r7, #24]
 8005912:	f023 0307 	bic.w	r3, r3, #7
 8005916:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005918:	69bb      	ldr	r3, [r7, #24]
 800591a:	f003 0307 	and.w	r3, r3, #7
 800591e:	2b00      	cmp	r3, #0
 8005920:	d00b      	beq.n	800593a <prvInitialiseNewTask+0x5a>
	__asm volatile
 8005922:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005926:	f383 8811 	msr	BASEPRI, r3
 800592a:	f3bf 8f6f 	isb	sy
 800592e:	f3bf 8f4f 	dsb	sy
 8005932:	617b      	str	r3, [r7, #20]
}
 8005934:	bf00      	nop
 8005936:	bf00      	nop
 8005938:	e7fd      	b.n	8005936 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800593a:	68bb      	ldr	r3, [r7, #8]
 800593c:	2b00      	cmp	r3, #0
 800593e:	d01f      	beq.n	8005980 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005940:	2300      	movs	r3, #0
 8005942:	61fb      	str	r3, [r7, #28]
 8005944:	e012      	b.n	800596c <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005946:	68ba      	ldr	r2, [r7, #8]
 8005948:	69fb      	ldr	r3, [r7, #28]
 800594a:	4413      	add	r3, r2
 800594c:	7819      	ldrb	r1, [r3, #0]
 800594e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005950:	69fb      	ldr	r3, [r7, #28]
 8005952:	4413      	add	r3, r2
 8005954:	3334      	adds	r3, #52	@ 0x34
 8005956:	460a      	mov	r2, r1
 8005958:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800595a:	68ba      	ldr	r2, [r7, #8]
 800595c:	69fb      	ldr	r3, [r7, #28]
 800595e:	4413      	add	r3, r2
 8005960:	781b      	ldrb	r3, [r3, #0]
 8005962:	2b00      	cmp	r3, #0
 8005964:	d006      	beq.n	8005974 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005966:	69fb      	ldr	r3, [r7, #28]
 8005968:	3301      	adds	r3, #1
 800596a:	61fb      	str	r3, [r7, #28]
 800596c:	69fb      	ldr	r3, [r7, #28]
 800596e:	2b0f      	cmp	r3, #15
 8005970:	d9e9      	bls.n	8005946 <prvInitialiseNewTask+0x66>
 8005972:	e000      	b.n	8005976 <prvInitialiseNewTask+0x96>
			{
				break;
 8005974:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005976:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005978:	2200      	movs	r2, #0
 800597a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800597e:	e003      	b.n	8005988 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005980:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005982:	2200      	movs	r2, #0
 8005984:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005988:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800598a:	2b37      	cmp	r3, #55	@ 0x37
 800598c:	d901      	bls.n	8005992 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800598e:	2337      	movs	r3, #55	@ 0x37
 8005990:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005992:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005994:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005996:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005998:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800599a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800599c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800599e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059a0:	2200      	movs	r2, #0
 80059a2:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80059a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059a6:	3304      	adds	r3, #4
 80059a8:	4618      	mov	r0, r3
 80059aa:	f7ff f92f 	bl	8004c0c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80059ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059b0:	3318      	adds	r3, #24
 80059b2:	4618      	mov	r0, r3
 80059b4:	f7ff f92a 	bl	8004c0c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80059b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80059bc:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80059be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059c0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80059c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059c6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80059c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80059cc:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80059ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059d0:	2200      	movs	r2, #0
 80059d2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80059d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059d8:	2200      	movs	r2, #0
 80059da:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80059de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059e0:	3354      	adds	r3, #84	@ 0x54
 80059e2:	224c      	movs	r2, #76	@ 0x4c
 80059e4:	2100      	movs	r1, #0
 80059e6:	4618      	mov	r0, r3
 80059e8:	f002 faa9 	bl	8007f3e <memset>
 80059ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059ee:	4a0d      	ldr	r2, [pc, #52]	@ (8005a24 <prvInitialiseNewTask+0x144>)
 80059f0:	659a      	str	r2, [r3, #88]	@ 0x58
 80059f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059f4:	4a0c      	ldr	r2, [pc, #48]	@ (8005a28 <prvInitialiseNewTask+0x148>)
 80059f6:	65da      	str	r2, [r3, #92]	@ 0x5c
 80059f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059fa:	4a0c      	ldr	r2, [pc, #48]	@ (8005a2c <prvInitialiseNewTask+0x14c>)
 80059fc:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80059fe:	683a      	ldr	r2, [r7, #0]
 8005a00:	68f9      	ldr	r1, [r7, #12]
 8005a02:	69b8      	ldr	r0, [r7, #24]
 8005a04:	f001 f954 	bl	8006cb0 <pxPortInitialiseStack>
 8005a08:	4602      	mov	r2, r0
 8005a0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a0c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005a0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d002      	beq.n	8005a1a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005a14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a16:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005a18:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005a1a:	bf00      	nop
 8005a1c:	3720      	adds	r7, #32
 8005a1e:	46bd      	mov	sp, r7
 8005a20:	bd80      	pop	{r7, pc}
 8005a22:	bf00      	nop
 8005a24:	20001bc4 	.word	0x20001bc4
 8005a28:	20001c2c 	.word	0x20001c2c
 8005a2c:	20001c94 	.word	0x20001c94

08005a30 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005a30:	b580      	push	{r7, lr}
 8005a32:	b082      	sub	sp, #8
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005a38:	f001 fa28 	bl	8006e8c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005a3c:	4b2d      	ldr	r3, [pc, #180]	@ (8005af4 <prvAddNewTaskToReadyList+0xc4>)
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	3301      	adds	r3, #1
 8005a42:	4a2c      	ldr	r2, [pc, #176]	@ (8005af4 <prvAddNewTaskToReadyList+0xc4>)
 8005a44:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005a46:	4b2c      	ldr	r3, [pc, #176]	@ (8005af8 <prvAddNewTaskToReadyList+0xc8>)
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d109      	bne.n	8005a62 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005a4e:	4a2a      	ldr	r2, [pc, #168]	@ (8005af8 <prvAddNewTaskToReadyList+0xc8>)
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005a54:	4b27      	ldr	r3, [pc, #156]	@ (8005af4 <prvAddNewTaskToReadyList+0xc4>)
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	2b01      	cmp	r3, #1
 8005a5a:	d110      	bne.n	8005a7e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005a5c:	f000 fc2a 	bl	80062b4 <prvInitialiseTaskLists>
 8005a60:	e00d      	b.n	8005a7e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005a62:	4b26      	ldr	r3, [pc, #152]	@ (8005afc <prvAddNewTaskToReadyList+0xcc>)
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d109      	bne.n	8005a7e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005a6a:	4b23      	ldr	r3, [pc, #140]	@ (8005af8 <prvAddNewTaskToReadyList+0xc8>)
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a74:	429a      	cmp	r2, r3
 8005a76:	d802      	bhi.n	8005a7e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005a78:	4a1f      	ldr	r2, [pc, #124]	@ (8005af8 <prvAddNewTaskToReadyList+0xc8>)
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005a7e:	4b20      	ldr	r3, [pc, #128]	@ (8005b00 <prvAddNewTaskToReadyList+0xd0>)
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	3301      	adds	r3, #1
 8005a84:	4a1e      	ldr	r2, [pc, #120]	@ (8005b00 <prvAddNewTaskToReadyList+0xd0>)
 8005a86:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005a88:	4b1d      	ldr	r3, [pc, #116]	@ (8005b00 <prvAddNewTaskToReadyList+0xd0>)
 8005a8a:	681a      	ldr	r2, [r3, #0]
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a94:	4b1b      	ldr	r3, [pc, #108]	@ (8005b04 <prvAddNewTaskToReadyList+0xd4>)
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	429a      	cmp	r2, r3
 8005a9a:	d903      	bls.n	8005aa4 <prvAddNewTaskToReadyList+0x74>
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005aa0:	4a18      	ldr	r2, [pc, #96]	@ (8005b04 <prvAddNewTaskToReadyList+0xd4>)
 8005aa2:	6013      	str	r3, [r2, #0]
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005aa8:	4613      	mov	r3, r2
 8005aaa:	009b      	lsls	r3, r3, #2
 8005aac:	4413      	add	r3, r2
 8005aae:	009b      	lsls	r3, r3, #2
 8005ab0:	4a15      	ldr	r2, [pc, #84]	@ (8005b08 <prvAddNewTaskToReadyList+0xd8>)
 8005ab2:	441a      	add	r2, r3
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	3304      	adds	r3, #4
 8005ab8:	4619      	mov	r1, r3
 8005aba:	4610      	mov	r0, r2
 8005abc:	f7ff f8b2 	bl	8004c24 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005ac0:	f001 fa14 	bl	8006eec <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005ac4:	4b0d      	ldr	r3, [pc, #52]	@ (8005afc <prvAddNewTaskToReadyList+0xcc>)
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d00e      	beq.n	8005aea <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005acc:	4b0a      	ldr	r3, [pc, #40]	@ (8005af8 <prvAddNewTaskToReadyList+0xc8>)
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ad6:	429a      	cmp	r2, r3
 8005ad8:	d207      	bcs.n	8005aea <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005ada:	4b0c      	ldr	r3, [pc, #48]	@ (8005b0c <prvAddNewTaskToReadyList+0xdc>)
 8005adc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005ae0:	601a      	str	r2, [r3, #0]
 8005ae2:	f3bf 8f4f 	dsb	sy
 8005ae6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005aea:	bf00      	nop
 8005aec:	3708      	adds	r7, #8
 8005aee:	46bd      	mov	sp, r7
 8005af0:	bd80      	pop	{r7, pc}
 8005af2:	bf00      	nop
 8005af4:	20000d40 	.word	0x20000d40
 8005af8:	2000086c 	.word	0x2000086c
 8005afc:	20000d4c 	.word	0x20000d4c
 8005b00:	20000d5c 	.word	0x20000d5c
 8005b04:	20000d48 	.word	0x20000d48
 8005b08:	20000870 	.word	0x20000870
 8005b0c:	e000ed04 	.word	0xe000ed04

08005b10 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005b10:	b580      	push	{r7, lr}
 8005b12:	b084      	sub	sp, #16
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005b18:	2300      	movs	r3, #0
 8005b1a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d018      	beq.n	8005b54 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005b22:	4b14      	ldr	r3, [pc, #80]	@ (8005b74 <vTaskDelay+0x64>)
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d00b      	beq.n	8005b42 <vTaskDelay+0x32>
	__asm volatile
 8005b2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b2e:	f383 8811 	msr	BASEPRI, r3
 8005b32:	f3bf 8f6f 	isb	sy
 8005b36:	f3bf 8f4f 	dsb	sy
 8005b3a:	60bb      	str	r3, [r7, #8]
}
 8005b3c:	bf00      	nop
 8005b3e:	bf00      	nop
 8005b40:	e7fd      	b.n	8005b3e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005b42:	f000 f88b 	bl	8005c5c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005b46:	2100      	movs	r1, #0
 8005b48:	6878      	ldr	r0, [r7, #4]
 8005b4a:	f000 fd05 	bl	8006558 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005b4e:	f000 f893 	bl	8005c78 <xTaskResumeAll>
 8005b52:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d107      	bne.n	8005b6a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005b5a:	4b07      	ldr	r3, [pc, #28]	@ (8005b78 <vTaskDelay+0x68>)
 8005b5c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b60:	601a      	str	r2, [r3, #0]
 8005b62:	f3bf 8f4f 	dsb	sy
 8005b66:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005b6a:	bf00      	nop
 8005b6c:	3710      	adds	r7, #16
 8005b6e:	46bd      	mov	sp, r7
 8005b70:	bd80      	pop	{r7, pc}
 8005b72:	bf00      	nop
 8005b74:	20000d68 	.word	0x20000d68
 8005b78:	e000ed04 	.word	0xe000ed04

08005b7c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005b7c:	b580      	push	{r7, lr}
 8005b7e:	b08a      	sub	sp, #40	@ 0x28
 8005b80:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005b82:	2300      	movs	r3, #0
 8005b84:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005b86:	2300      	movs	r3, #0
 8005b88:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005b8a:	463a      	mov	r2, r7
 8005b8c:	1d39      	adds	r1, r7, #4
 8005b8e:	f107 0308 	add.w	r3, r7, #8
 8005b92:	4618      	mov	r0, r3
 8005b94:	f7fe ff96 	bl	8004ac4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005b98:	6839      	ldr	r1, [r7, #0]
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	68ba      	ldr	r2, [r7, #8]
 8005b9e:	9202      	str	r2, [sp, #8]
 8005ba0:	9301      	str	r3, [sp, #4]
 8005ba2:	2300      	movs	r3, #0
 8005ba4:	9300      	str	r3, [sp, #0]
 8005ba6:	2300      	movs	r3, #0
 8005ba8:	460a      	mov	r2, r1
 8005baa:	4924      	ldr	r1, [pc, #144]	@ (8005c3c <vTaskStartScheduler+0xc0>)
 8005bac:	4824      	ldr	r0, [pc, #144]	@ (8005c40 <vTaskStartScheduler+0xc4>)
 8005bae:	f7ff fdf1 	bl	8005794 <xTaskCreateStatic>
 8005bb2:	4603      	mov	r3, r0
 8005bb4:	4a23      	ldr	r2, [pc, #140]	@ (8005c44 <vTaskStartScheduler+0xc8>)
 8005bb6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005bb8:	4b22      	ldr	r3, [pc, #136]	@ (8005c44 <vTaskStartScheduler+0xc8>)
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d002      	beq.n	8005bc6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005bc0:	2301      	movs	r3, #1
 8005bc2:	617b      	str	r3, [r7, #20]
 8005bc4:	e001      	b.n	8005bca <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005bc6:	2300      	movs	r3, #0
 8005bc8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005bca:	697b      	ldr	r3, [r7, #20]
 8005bcc:	2b01      	cmp	r3, #1
 8005bce:	d102      	bne.n	8005bd6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005bd0:	f000 fd16 	bl	8006600 <xTimerCreateTimerTask>
 8005bd4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005bd6:	697b      	ldr	r3, [r7, #20]
 8005bd8:	2b01      	cmp	r3, #1
 8005bda:	d11b      	bne.n	8005c14 <vTaskStartScheduler+0x98>
	__asm volatile
 8005bdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005be0:	f383 8811 	msr	BASEPRI, r3
 8005be4:	f3bf 8f6f 	isb	sy
 8005be8:	f3bf 8f4f 	dsb	sy
 8005bec:	613b      	str	r3, [r7, #16]
}
 8005bee:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005bf0:	4b15      	ldr	r3, [pc, #84]	@ (8005c48 <vTaskStartScheduler+0xcc>)
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	3354      	adds	r3, #84	@ 0x54
 8005bf6:	4a15      	ldr	r2, [pc, #84]	@ (8005c4c <vTaskStartScheduler+0xd0>)
 8005bf8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005bfa:	4b15      	ldr	r3, [pc, #84]	@ (8005c50 <vTaskStartScheduler+0xd4>)
 8005bfc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005c00:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005c02:	4b14      	ldr	r3, [pc, #80]	@ (8005c54 <vTaskStartScheduler+0xd8>)
 8005c04:	2201      	movs	r2, #1
 8005c06:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005c08:	4b13      	ldr	r3, [pc, #76]	@ (8005c58 <vTaskStartScheduler+0xdc>)
 8005c0a:	2200      	movs	r2, #0
 8005c0c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005c0e:	f001 f8cb 	bl	8006da8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005c12:	e00f      	b.n	8005c34 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005c14:	697b      	ldr	r3, [r7, #20]
 8005c16:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005c1a:	d10b      	bne.n	8005c34 <vTaskStartScheduler+0xb8>
	__asm volatile
 8005c1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c20:	f383 8811 	msr	BASEPRI, r3
 8005c24:	f3bf 8f6f 	isb	sy
 8005c28:	f3bf 8f4f 	dsb	sy
 8005c2c:	60fb      	str	r3, [r7, #12]
}
 8005c2e:	bf00      	nop
 8005c30:	bf00      	nop
 8005c32:	e7fd      	b.n	8005c30 <vTaskStartScheduler+0xb4>
}
 8005c34:	bf00      	nop
 8005c36:	3718      	adds	r7, #24
 8005c38:	46bd      	mov	sp, r7
 8005c3a:	bd80      	pop	{r7, pc}
 8005c3c:	08008d00 	.word	0x08008d00
 8005c40:	08006285 	.word	0x08006285
 8005c44:	20000d64 	.word	0x20000d64
 8005c48:	2000086c 	.word	0x2000086c
 8005c4c:	2000001c 	.word	0x2000001c
 8005c50:	20000d60 	.word	0x20000d60
 8005c54:	20000d4c 	.word	0x20000d4c
 8005c58:	20000d44 	.word	0x20000d44

08005c5c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005c5c:	b480      	push	{r7}
 8005c5e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005c60:	4b04      	ldr	r3, [pc, #16]	@ (8005c74 <vTaskSuspendAll+0x18>)
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	3301      	adds	r3, #1
 8005c66:	4a03      	ldr	r2, [pc, #12]	@ (8005c74 <vTaskSuspendAll+0x18>)
 8005c68:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005c6a:	bf00      	nop
 8005c6c:	46bd      	mov	sp, r7
 8005c6e:	bc80      	pop	{r7}
 8005c70:	4770      	bx	lr
 8005c72:	bf00      	nop
 8005c74:	20000d68 	.word	0x20000d68

08005c78 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005c78:	b580      	push	{r7, lr}
 8005c7a:	b084      	sub	sp, #16
 8005c7c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005c7e:	2300      	movs	r3, #0
 8005c80:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005c82:	2300      	movs	r3, #0
 8005c84:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005c86:	4b42      	ldr	r3, [pc, #264]	@ (8005d90 <xTaskResumeAll+0x118>)
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d10b      	bne.n	8005ca6 <xTaskResumeAll+0x2e>
	__asm volatile
 8005c8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c92:	f383 8811 	msr	BASEPRI, r3
 8005c96:	f3bf 8f6f 	isb	sy
 8005c9a:	f3bf 8f4f 	dsb	sy
 8005c9e:	603b      	str	r3, [r7, #0]
}
 8005ca0:	bf00      	nop
 8005ca2:	bf00      	nop
 8005ca4:	e7fd      	b.n	8005ca2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005ca6:	f001 f8f1 	bl	8006e8c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005caa:	4b39      	ldr	r3, [pc, #228]	@ (8005d90 <xTaskResumeAll+0x118>)
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	3b01      	subs	r3, #1
 8005cb0:	4a37      	ldr	r2, [pc, #220]	@ (8005d90 <xTaskResumeAll+0x118>)
 8005cb2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005cb4:	4b36      	ldr	r3, [pc, #216]	@ (8005d90 <xTaskResumeAll+0x118>)
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d162      	bne.n	8005d82 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005cbc:	4b35      	ldr	r3, [pc, #212]	@ (8005d94 <xTaskResumeAll+0x11c>)
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d05e      	beq.n	8005d82 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005cc4:	e02f      	b.n	8005d26 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005cc6:	4b34      	ldr	r3, [pc, #208]	@ (8005d98 <xTaskResumeAll+0x120>)
 8005cc8:	68db      	ldr	r3, [r3, #12]
 8005cca:	68db      	ldr	r3, [r3, #12]
 8005ccc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	3318      	adds	r3, #24
 8005cd2:	4618      	mov	r0, r3
 8005cd4:	f7ff f801 	bl	8004cda <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	3304      	adds	r3, #4
 8005cdc:	4618      	mov	r0, r3
 8005cde:	f7fe fffc 	bl	8004cda <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ce6:	4b2d      	ldr	r3, [pc, #180]	@ (8005d9c <xTaskResumeAll+0x124>)
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	429a      	cmp	r2, r3
 8005cec:	d903      	bls.n	8005cf6 <xTaskResumeAll+0x7e>
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cf2:	4a2a      	ldr	r2, [pc, #168]	@ (8005d9c <xTaskResumeAll+0x124>)
 8005cf4:	6013      	str	r3, [r2, #0]
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005cfa:	4613      	mov	r3, r2
 8005cfc:	009b      	lsls	r3, r3, #2
 8005cfe:	4413      	add	r3, r2
 8005d00:	009b      	lsls	r3, r3, #2
 8005d02:	4a27      	ldr	r2, [pc, #156]	@ (8005da0 <xTaskResumeAll+0x128>)
 8005d04:	441a      	add	r2, r3
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	3304      	adds	r3, #4
 8005d0a:	4619      	mov	r1, r3
 8005d0c:	4610      	mov	r0, r2
 8005d0e:	f7fe ff89 	bl	8004c24 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d16:	4b23      	ldr	r3, [pc, #140]	@ (8005da4 <xTaskResumeAll+0x12c>)
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d1c:	429a      	cmp	r2, r3
 8005d1e:	d302      	bcc.n	8005d26 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8005d20:	4b21      	ldr	r3, [pc, #132]	@ (8005da8 <xTaskResumeAll+0x130>)
 8005d22:	2201      	movs	r2, #1
 8005d24:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005d26:	4b1c      	ldr	r3, [pc, #112]	@ (8005d98 <xTaskResumeAll+0x120>)
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d1cb      	bne.n	8005cc6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d001      	beq.n	8005d38 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005d34:	f000 fb62 	bl	80063fc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005d38:	4b1c      	ldr	r3, [pc, #112]	@ (8005dac <xTaskResumeAll+0x134>)
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d010      	beq.n	8005d66 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005d44:	f000 f844 	bl	8005dd0 <xTaskIncrementTick>
 8005d48:	4603      	mov	r3, r0
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d002      	beq.n	8005d54 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8005d4e:	4b16      	ldr	r3, [pc, #88]	@ (8005da8 <xTaskResumeAll+0x130>)
 8005d50:	2201      	movs	r2, #1
 8005d52:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	3b01      	subs	r3, #1
 8005d58:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d1f1      	bne.n	8005d44 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8005d60:	4b12      	ldr	r3, [pc, #72]	@ (8005dac <xTaskResumeAll+0x134>)
 8005d62:	2200      	movs	r2, #0
 8005d64:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005d66:	4b10      	ldr	r3, [pc, #64]	@ (8005da8 <xTaskResumeAll+0x130>)
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d009      	beq.n	8005d82 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005d6e:	2301      	movs	r3, #1
 8005d70:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005d72:	4b0f      	ldr	r3, [pc, #60]	@ (8005db0 <xTaskResumeAll+0x138>)
 8005d74:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005d78:	601a      	str	r2, [r3, #0]
 8005d7a:	f3bf 8f4f 	dsb	sy
 8005d7e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005d82:	f001 f8b3 	bl	8006eec <vPortExitCritical>

	return xAlreadyYielded;
 8005d86:	68bb      	ldr	r3, [r7, #8]
}
 8005d88:	4618      	mov	r0, r3
 8005d8a:	3710      	adds	r7, #16
 8005d8c:	46bd      	mov	sp, r7
 8005d8e:	bd80      	pop	{r7, pc}
 8005d90:	20000d68 	.word	0x20000d68
 8005d94:	20000d40 	.word	0x20000d40
 8005d98:	20000d00 	.word	0x20000d00
 8005d9c:	20000d48 	.word	0x20000d48
 8005da0:	20000870 	.word	0x20000870
 8005da4:	2000086c 	.word	0x2000086c
 8005da8:	20000d54 	.word	0x20000d54
 8005dac:	20000d50 	.word	0x20000d50
 8005db0:	e000ed04 	.word	0xe000ed04

08005db4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005db4:	b480      	push	{r7}
 8005db6:	b083      	sub	sp, #12
 8005db8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005dba:	4b04      	ldr	r3, [pc, #16]	@ (8005dcc <xTaskGetTickCount+0x18>)
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005dc0:	687b      	ldr	r3, [r7, #4]
}
 8005dc2:	4618      	mov	r0, r3
 8005dc4:	370c      	adds	r7, #12
 8005dc6:	46bd      	mov	sp, r7
 8005dc8:	bc80      	pop	{r7}
 8005dca:	4770      	bx	lr
 8005dcc:	20000d44 	.word	0x20000d44

08005dd0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005dd0:	b580      	push	{r7, lr}
 8005dd2:	b086      	sub	sp, #24
 8005dd4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005dd6:	2300      	movs	r3, #0
 8005dd8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005dda:	4b4f      	ldr	r3, [pc, #316]	@ (8005f18 <xTaskIncrementTick+0x148>)
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	f040 8090 	bne.w	8005f04 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005de4:	4b4d      	ldr	r3, [pc, #308]	@ (8005f1c <xTaskIncrementTick+0x14c>)
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	3301      	adds	r3, #1
 8005dea:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005dec:	4a4b      	ldr	r2, [pc, #300]	@ (8005f1c <xTaskIncrementTick+0x14c>)
 8005dee:	693b      	ldr	r3, [r7, #16]
 8005df0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005df2:	693b      	ldr	r3, [r7, #16]
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d121      	bne.n	8005e3c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005df8:	4b49      	ldr	r3, [pc, #292]	@ (8005f20 <xTaskIncrementTick+0x150>)
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d00b      	beq.n	8005e1a <xTaskIncrementTick+0x4a>
	__asm volatile
 8005e02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e06:	f383 8811 	msr	BASEPRI, r3
 8005e0a:	f3bf 8f6f 	isb	sy
 8005e0e:	f3bf 8f4f 	dsb	sy
 8005e12:	603b      	str	r3, [r7, #0]
}
 8005e14:	bf00      	nop
 8005e16:	bf00      	nop
 8005e18:	e7fd      	b.n	8005e16 <xTaskIncrementTick+0x46>
 8005e1a:	4b41      	ldr	r3, [pc, #260]	@ (8005f20 <xTaskIncrementTick+0x150>)
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	60fb      	str	r3, [r7, #12]
 8005e20:	4b40      	ldr	r3, [pc, #256]	@ (8005f24 <xTaskIncrementTick+0x154>)
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	4a3e      	ldr	r2, [pc, #248]	@ (8005f20 <xTaskIncrementTick+0x150>)
 8005e26:	6013      	str	r3, [r2, #0]
 8005e28:	4a3e      	ldr	r2, [pc, #248]	@ (8005f24 <xTaskIncrementTick+0x154>)
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	6013      	str	r3, [r2, #0]
 8005e2e:	4b3e      	ldr	r3, [pc, #248]	@ (8005f28 <xTaskIncrementTick+0x158>)
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	3301      	adds	r3, #1
 8005e34:	4a3c      	ldr	r2, [pc, #240]	@ (8005f28 <xTaskIncrementTick+0x158>)
 8005e36:	6013      	str	r3, [r2, #0]
 8005e38:	f000 fae0 	bl	80063fc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005e3c:	4b3b      	ldr	r3, [pc, #236]	@ (8005f2c <xTaskIncrementTick+0x15c>)
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	693a      	ldr	r2, [r7, #16]
 8005e42:	429a      	cmp	r2, r3
 8005e44:	d349      	bcc.n	8005eda <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005e46:	4b36      	ldr	r3, [pc, #216]	@ (8005f20 <xTaskIncrementTick+0x150>)
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d104      	bne.n	8005e5a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005e50:	4b36      	ldr	r3, [pc, #216]	@ (8005f2c <xTaskIncrementTick+0x15c>)
 8005e52:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005e56:	601a      	str	r2, [r3, #0]
					break;
 8005e58:	e03f      	b.n	8005eda <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005e5a:	4b31      	ldr	r3, [pc, #196]	@ (8005f20 <xTaskIncrementTick+0x150>)
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	68db      	ldr	r3, [r3, #12]
 8005e60:	68db      	ldr	r3, [r3, #12]
 8005e62:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005e64:	68bb      	ldr	r3, [r7, #8]
 8005e66:	685b      	ldr	r3, [r3, #4]
 8005e68:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005e6a:	693a      	ldr	r2, [r7, #16]
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	429a      	cmp	r2, r3
 8005e70:	d203      	bcs.n	8005e7a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005e72:	4a2e      	ldr	r2, [pc, #184]	@ (8005f2c <xTaskIncrementTick+0x15c>)
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005e78:	e02f      	b.n	8005eda <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005e7a:	68bb      	ldr	r3, [r7, #8]
 8005e7c:	3304      	adds	r3, #4
 8005e7e:	4618      	mov	r0, r3
 8005e80:	f7fe ff2b 	bl	8004cda <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005e84:	68bb      	ldr	r3, [r7, #8]
 8005e86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d004      	beq.n	8005e96 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005e8c:	68bb      	ldr	r3, [r7, #8]
 8005e8e:	3318      	adds	r3, #24
 8005e90:	4618      	mov	r0, r3
 8005e92:	f7fe ff22 	bl	8004cda <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005e96:	68bb      	ldr	r3, [r7, #8]
 8005e98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e9a:	4b25      	ldr	r3, [pc, #148]	@ (8005f30 <xTaskIncrementTick+0x160>)
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	429a      	cmp	r2, r3
 8005ea0:	d903      	bls.n	8005eaa <xTaskIncrementTick+0xda>
 8005ea2:	68bb      	ldr	r3, [r7, #8]
 8005ea4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ea6:	4a22      	ldr	r2, [pc, #136]	@ (8005f30 <xTaskIncrementTick+0x160>)
 8005ea8:	6013      	str	r3, [r2, #0]
 8005eaa:	68bb      	ldr	r3, [r7, #8]
 8005eac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005eae:	4613      	mov	r3, r2
 8005eb0:	009b      	lsls	r3, r3, #2
 8005eb2:	4413      	add	r3, r2
 8005eb4:	009b      	lsls	r3, r3, #2
 8005eb6:	4a1f      	ldr	r2, [pc, #124]	@ (8005f34 <xTaskIncrementTick+0x164>)
 8005eb8:	441a      	add	r2, r3
 8005eba:	68bb      	ldr	r3, [r7, #8]
 8005ebc:	3304      	adds	r3, #4
 8005ebe:	4619      	mov	r1, r3
 8005ec0:	4610      	mov	r0, r2
 8005ec2:	f7fe feaf 	bl	8004c24 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005ec6:	68bb      	ldr	r3, [r7, #8]
 8005ec8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005eca:	4b1b      	ldr	r3, [pc, #108]	@ (8005f38 <xTaskIncrementTick+0x168>)
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ed0:	429a      	cmp	r2, r3
 8005ed2:	d3b8      	bcc.n	8005e46 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8005ed4:	2301      	movs	r3, #1
 8005ed6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005ed8:	e7b5      	b.n	8005e46 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005eda:	4b17      	ldr	r3, [pc, #92]	@ (8005f38 <xTaskIncrementTick+0x168>)
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ee0:	4914      	ldr	r1, [pc, #80]	@ (8005f34 <xTaskIncrementTick+0x164>)
 8005ee2:	4613      	mov	r3, r2
 8005ee4:	009b      	lsls	r3, r3, #2
 8005ee6:	4413      	add	r3, r2
 8005ee8:	009b      	lsls	r3, r3, #2
 8005eea:	440b      	add	r3, r1
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	2b01      	cmp	r3, #1
 8005ef0:	d901      	bls.n	8005ef6 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8005ef2:	2301      	movs	r3, #1
 8005ef4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005ef6:	4b11      	ldr	r3, [pc, #68]	@ (8005f3c <xTaskIncrementTick+0x16c>)
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d007      	beq.n	8005f0e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8005efe:	2301      	movs	r3, #1
 8005f00:	617b      	str	r3, [r7, #20]
 8005f02:	e004      	b.n	8005f0e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005f04:	4b0e      	ldr	r3, [pc, #56]	@ (8005f40 <xTaskIncrementTick+0x170>)
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	3301      	adds	r3, #1
 8005f0a:	4a0d      	ldr	r2, [pc, #52]	@ (8005f40 <xTaskIncrementTick+0x170>)
 8005f0c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005f0e:	697b      	ldr	r3, [r7, #20]
}
 8005f10:	4618      	mov	r0, r3
 8005f12:	3718      	adds	r7, #24
 8005f14:	46bd      	mov	sp, r7
 8005f16:	bd80      	pop	{r7, pc}
 8005f18:	20000d68 	.word	0x20000d68
 8005f1c:	20000d44 	.word	0x20000d44
 8005f20:	20000cf8 	.word	0x20000cf8
 8005f24:	20000cfc 	.word	0x20000cfc
 8005f28:	20000d58 	.word	0x20000d58
 8005f2c:	20000d60 	.word	0x20000d60
 8005f30:	20000d48 	.word	0x20000d48
 8005f34:	20000870 	.word	0x20000870
 8005f38:	2000086c 	.word	0x2000086c
 8005f3c:	20000d54 	.word	0x20000d54
 8005f40:	20000d50 	.word	0x20000d50

08005f44 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005f44:	b480      	push	{r7}
 8005f46:	b085      	sub	sp, #20
 8005f48:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005f4a:	4b2a      	ldr	r3, [pc, #168]	@ (8005ff4 <vTaskSwitchContext+0xb0>)
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d003      	beq.n	8005f5a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005f52:	4b29      	ldr	r3, [pc, #164]	@ (8005ff8 <vTaskSwitchContext+0xb4>)
 8005f54:	2201      	movs	r2, #1
 8005f56:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005f58:	e047      	b.n	8005fea <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8005f5a:	4b27      	ldr	r3, [pc, #156]	@ (8005ff8 <vTaskSwitchContext+0xb4>)
 8005f5c:	2200      	movs	r2, #0
 8005f5e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005f60:	4b26      	ldr	r3, [pc, #152]	@ (8005ffc <vTaskSwitchContext+0xb8>)
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	60fb      	str	r3, [r7, #12]
 8005f66:	e011      	b.n	8005f8c <vTaskSwitchContext+0x48>
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d10b      	bne.n	8005f86 <vTaskSwitchContext+0x42>
	__asm volatile
 8005f6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f72:	f383 8811 	msr	BASEPRI, r3
 8005f76:	f3bf 8f6f 	isb	sy
 8005f7a:	f3bf 8f4f 	dsb	sy
 8005f7e:	607b      	str	r3, [r7, #4]
}
 8005f80:	bf00      	nop
 8005f82:	bf00      	nop
 8005f84:	e7fd      	b.n	8005f82 <vTaskSwitchContext+0x3e>
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	3b01      	subs	r3, #1
 8005f8a:	60fb      	str	r3, [r7, #12]
 8005f8c:	491c      	ldr	r1, [pc, #112]	@ (8006000 <vTaskSwitchContext+0xbc>)
 8005f8e:	68fa      	ldr	r2, [r7, #12]
 8005f90:	4613      	mov	r3, r2
 8005f92:	009b      	lsls	r3, r3, #2
 8005f94:	4413      	add	r3, r2
 8005f96:	009b      	lsls	r3, r3, #2
 8005f98:	440b      	add	r3, r1
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d0e3      	beq.n	8005f68 <vTaskSwitchContext+0x24>
 8005fa0:	68fa      	ldr	r2, [r7, #12]
 8005fa2:	4613      	mov	r3, r2
 8005fa4:	009b      	lsls	r3, r3, #2
 8005fa6:	4413      	add	r3, r2
 8005fa8:	009b      	lsls	r3, r3, #2
 8005faa:	4a15      	ldr	r2, [pc, #84]	@ (8006000 <vTaskSwitchContext+0xbc>)
 8005fac:	4413      	add	r3, r2
 8005fae:	60bb      	str	r3, [r7, #8]
 8005fb0:	68bb      	ldr	r3, [r7, #8]
 8005fb2:	685b      	ldr	r3, [r3, #4]
 8005fb4:	685a      	ldr	r2, [r3, #4]
 8005fb6:	68bb      	ldr	r3, [r7, #8]
 8005fb8:	605a      	str	r2, [r3, #4]
 8005fba:	68bb      	ldr	r3, [r7, #8]
 8005fbc:	685a      	ldr	r2, [r3, #4]
 8005fbe:	68bb      	ldr	r3, [r7, #8]
 8005fc0:	3308      	adds	r3, #8
 8005fc2:	429a      	cmp	r2, r3
 8005fc4:	d104      	bne.n	8005fd0 <vTaskSwitchContext+0x8c>
 8005fc6:	68bb      	ldr	r3, [r7, #8]
 8005fc8:	685b      	ldr	r3, [r3, #4]
 8005fca:	685a      	ldr	r2, [r3, #4]
 8005fcc:	68bb      	ldr	r3, [r7, #8]
 8005fce:	605a      	str	r2, [r3, #4]
 8005fd0:	68bb      	ldr	r3, [r7, #8]
 8005fd2:	685b      	ldr	r3, [r3, #4]
 8005fd4:	68db      	ldr	r3, [r3, #12]
 8005fd6:	4a0b      	ldr	r2, [pc, #44]	@ (8006004 <vTaskSwitchContext+0xc0>)
 8005fd8:	6013      	str	r3, [r2, #0]
 8005fda:	4a08      	ldr	r2, [pc, #32]	@ (8005ffc <vTaskSwitchContext+0xb8>)
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005fe0:	4b08      	ldr	r3, [pc, #32]	@ (8006004 <vTaskSwitchContext+0xc0>)
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	3354      	adds	r3, #84	@ 0x54
 8005fe6:	4a08      	ldr	r2, [pc, #32]	@ (8006008 <vTaskSwitchContext+0xc4>)
 8005fe8:	6013      	str	r3, [r2, #0]
}
 8005fea:	bf00      	nop
 8005fec:	3714      	adds	r7, #20
 8005fee:	46bd      	mov	sp, r7
 8005ff0:	bc80      	pop	{r7}
 8005ff2:	4770      	bx	lr
 8005ff4:	20000d68 	.word	0x20000d68
 8005ff8:	20000d54 	.word	0x20000d54
 8005ffc:	20000d48 	.word	0x20000d48
 8006000:	20000870 	.word	0x20000870
 8006004:	2000086c 	.word	0x2000086c
 8006008:	2000001c 	.word	0x2000001c

0800600c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800600c:	b580      	push	{r7, lr}
 800600e:	b084      	sub	sp, #16
 8006010:	af00      	add	r7, sp, #0
 8006012:	6078      	str	r0, [r7, #4]
 8006014:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	2b00      	cmp	r3, #0
 800601a:	d10b      	bne.n	8006034 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800601c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006020:	f383 8811 	msr	BASEPRI, r3
 8006024:	f3bf 8f6f 	isb	sy
 8006028:	f3bf 8f4f 	dsb	sy
 800602c:	60fb      	str	r3, [r7, #12]
}
 800602e:	bf00      	nop
 8006030:	bf00      	nop
 8006032:	e7fd      	b.n	8006030 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006034:	4b07      	ldr	r3, [pc, #28]	@ (8006054 <vTaskPlaceOnEventList+0x48>)
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	3318      	adds	r3, #24
 800603a:	4619      	mov	r1, r3
 800603c:	6878      	ldr	r0, [r7, #4]
 800603e:	f7fe fe14 	bl	8004c6a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006042:	2101      	movs	r1, #1
 8006044:	6838      	ldr	r0, [r7, #0]
 8006046:	f000 fa87 	bl	8006558 <prvAddCurrentTaskToDelayedList>
}
 800604a:	bf00      	nop
 800604c:	3710      	adds	r7, #16
 800604e:	46bd      	mov	sp, r7
 8006050:	bd80      	pop	{r7, pc}
 8006052:	bf00      	nop
 8006054:	2000086c 	.word	0x2000086c

08006058 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006058:	b580      	push	{r7, lr}
 800605a:	b086      	sub	sp, #24
 800605c:	af00      	add	r7, sp, #0
 800605e:	60f8      	str	r0, [r7, #12]
 8006060:	60b9      	str	r1, [r7, #8]
 8006062:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	2b00      	cmp	r3, #0
 8006068:	d10b      	bne.n	8006082 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800606a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800606e:	f383 8811 	msr	BASEPRI, r3
 8006072:	f3bf 8f6f 	isb	sy
 8006076:	f3bf 8f4f 	dsb	sy
 800607a:	617b      	str	r3, [r7, #20]
}
 800607c:	bf00      	nop
 800607e:	bf00      	nop
 8006080:	e7fd      	b.n	800607e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006082:	4b0a      	ldr	r3, [pc, #40]	@ (80060ac <vTaskPlaceOnEventListRestricted+0x54>)
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	3318      	adds	r3, #24
 8006088:	4619      	mov	r1, r3
 800608a:	68f8      	ldr	r0, [r7, #12]
 800608c:	f7fe fdca 	bl	8004c24 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	2b00      	cmp	r3, #0
 8006094:	d002      	beq.n	800609c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8006096:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800609a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800609c:	6879      	ldr	r1, [r7, #4]
 800609e:	68b8      	ldr	r0, [r7, #8]
 80060a0:	f000 fa5a 	bl	8006558 <prvAddCurrentTaskToDelayedList>
	}
 80060a4:	bf00      	nop
 80060a6:	3718      	adds	r7, #24
 80060a8:	46bd      	mov	sp, r7
 80060aa:	bd80      	pop	{r7, pc}
 80060ac:	2000086c 	.word	0x2000086c

080060b0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80060b0:	b580      	push	{r7, lr}
 80060b2:	b086      	sub	sp, #24
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	68db      	ldr	r3, [r3, #12]
 80060bc:	68db      	ldr	r3, [r3, #12]
 80060be:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80060c0:	693b      	ldr	r3, [r7, #16]
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d10b      	bne.n	80060de <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80060c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060ca:	f383 8811 	msr	BASEPRI, r3
 80060ce:	f3bf 8f6f 	isb	sy
 80060d2:	f3bf 8f4f 	dsb	sy
 80060d6:	60fb      	str	r3, [r7, #12]
}
 80060d8:	bf00      	nop
 80060da:	bf00      	nop
 80060dc:	e7fd      	b.n	80060da <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80060de:	693b      	ldr	r3, [r7, #16]
 80060e0:	3318      	adds	r3, #24
 80060e2:	4618      	mov	r0, r3
 80060e4:	f7fe fdf9 	bl	8004cda <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80060e8:	4b1d      	ldr	r3, [pc, #116]	@ (8006160 <xTaskRemoveFromEventList+0xb0>)
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d11d      	bne.n	800612c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80060f0:	693b      	ldr	r3, [r7, #16]
 80060f2:	3304      	adds	r3, #4
 80060f4:	4618      	mov	r0, r3
 80060f6:	f7fe fdf0 	bl	8004cda <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80060fa:	693b      	ldr	r3, [r7, #16]
 80060fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060fe:	4b19      	ldr	r3, [pc, #100]	@ (8006164 <xTaskRemoveFromEventList+0xb4>)
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	429a      	cmp	r2, r3
 8006104:	d903      	bls.n	800610e <xTaskRemoveFromEventList+0x5e>
 8006106:	693b      	ldr	r3, [r7, #16]
 8006108:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800610a:	4a16      	ldr	r2, [pc, #88]	@ (8006164 <xTaskRemoveFromEventList+0xb4>)
 800610c:	6013      	str	r3, [r2, #0]
 800610e:	693b      	ldr	r3, [r7, #16]
 8006110:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006112:	4613      	mov	r3, r2
 8006114:	009b      	lsls	r3, r3, #2
 8006116:	4413      	add	r3, r2
 8006118:	009b      	lsls	r3, r3, #2
 800611a:	4a13      	ldr	r2, [pc, #76]	@ (8006168 <xTaskRemoveFromEventList+0xb8>)
 800611c:	441a      	add	r2, r3
 800611e:	693b      	ldr	r3, [r7, #16]
 8006120:	3304      	adds	r3, #4
 8006122:	4619      	mov	r1, r3
 8006124:	4610      	mov	r0, r2
 8006126:	f7fe fd7d 	bl	8004c24 <vListInsertEnd>
 800612a:	e005      	b.n	8006138 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800612c:	693b      	ldr	r3, [r7, #16]
 800612e:	3318      	adds	r3, #24
 8006130:	4619      	mov	r1, r3
 8006132:	480e      	ldr	r0, [pc, #56]	@ (800616c <xTaskRemoveFromEventList+0xbc>)
 8006134:	f7fe fd76 	bl	8004c24 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006138:	693b      	ldr	r3, [r7, #16]
 800613a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800613c:	4b0c      	ldr	r3, [pc, #48]	@ (8006170 <xTaskRemoveFromEventList+0xc0>)
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006142:	429a      	cmp	r2, r3
 8006144:	d905      	bls.n	8006152 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006146:	2301      	movs	r3, #1
 8006148:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800614a:	4b0a      	ldr	r3, [pc, #40]	@ (8006174 <xTaskRemoveFromEventList+0xc4>)
 800614c:	2201      	movs	r2, #1
 800614e:	601a      	str	r2, [r3, #0]
 8006150:	e001      	b.n	8006156 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8006152:	2300      	movs	r3, #0
 8006154:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006156:	697b      	ldr	r3, [r7, #20]
}
 8006158:	4618      	mov	r0, r3
 800615a:	3718      	adds	r7, #24
 800615c:	46bd      	mov	sp, r7
 800615e:	bd80      	pop	{r7, pc}
 8006160:	20000d68 	.word	0x20000d68
 8006164:	20000d48 	.word	0x20000d48
 8006168:	20000870 	.word	0x20000870
 800616c:	20000d00 	.word	0x20000d00
 8006170:	2000086c 	.word	0x2000086c
 8006174:	20000d54 	.word	0x20000d54

08006178 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006178:	b480      	push	{r7}
 800617a:	b083      	sub	sp, #12
 800617c:	af00      	add	r7, sp, #0
 800617e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006180:	4b06      	ldr	r3, [pc, #24]	@ (800619c <vTaskInternalSetTimeOutState+0x24>)
 8006182:	681a      	ldr	r2, [r3, #0]
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006188:	4b05      	ldr	r3, [pc, #20]	@ (80061a0 <vTaskInternalSetTimeOutState+0x28>)
 800618a:	681a      	ldr	r2, [r3, #0]
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	605a      	str	r2, [r3, #4]
}
 8006190:	bf00      	nop
 8006192:	370c      	adds	r7, #12
 8006194:	46bd      	mov	sp, r7
 8006196:	bc80      	pop	{r7}
 8006198:	4770      	bx	lr
 800619a:	bf00      	nop
 800619c:	20000d58 	.word	0x20000d58
 80061a0:	20000d44 	.word	0x20000d44

080061a4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80061a4:	b580      	push	{r7, lr}
 80061a6:	b088      	sub	sp, #32
 80061a8:	af00      	add	r7, sp, #0
 80061aa:	6078      	str	r0, [r7, #4]
 80061ac:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d10b      	bne.n	80061cc <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80061b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061b8:	f383 8811 	msr	BASEPRI, r3
 80061bc:	f3bf 8f6f 	isb	sy
 80061c0:	f3bf 8f4f 	dsb	sy
 80061c4:	613b      	str	r3, [r7, #16]
}
 80061c6:	bf00      	nop
 80061c8:	bf00      	nop
 80061ca:	e7fd      	b.n	80061c8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80061cc:	683b      	ldr	r3, [r7, #0]
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d10b      	bne.n	80061ea <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80061d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061d6:	f383 8811 	msr	BASEPRI, r3
 80061da:	f3bf 8f6f 	isb	sy
 80061de:	f3bf 8f4f 	dsb	sy
 80061e2:	60fb      	str	r3, [r7, #12]
}
 80061e4:	bf00      	nop
 80061e6:	bf00      	nop
 80061e8:	e7fd      	b.n	80061e6 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80061ea:	f000 fe4f 	bl	8006e8c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80061ee:	4b1d      	ldr	r3, [pc, #116]	@ (8006264 <xTaskCheckForTimeOut+0xc0>)
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	685b      	ldr	r3, [r3, #4]
 80061f8:	69ba      	ldr	r2, [r7, #24]
 80061fa:	1ad3      	subs	r3, r2, r3
 80061fc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80061fe:	683b      	ldr	r3, [r7, #0]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006206:	d102      	bne.n	800620e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006208:	2300      	movs	r3, #0
 800620a:	61fb      	str	r3, [r7, #28]
 800620c:	e023      	b.n	8006256 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681a      	ldr	r2, [r3, #0]
 8006212:	4b15      	ldr	r3, [pc, #84]	@ (8006268 <xTaskCheckForTimeOut+0xc4>)
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	429a      	cmp	r2, r3
 8006218:	d007      	beq.n	800622a <xTaskCheckForTimeOut+0x86>
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	685b      	ldr	r3, [r3, #4]
 800621e:	69ba      	ldr	r2, [r7, #24]
 8006220:	429a      	cmp	r2, r3
 8006222:	d302      	bcc.n	800622a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006224:	2301      	movs	r3, #1
 8006226:	61fb      	str	r3, [r7, #28]
 8006228:	e015      	b.n	8006256 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800622a:	683b      	ldr	r3, [r7, #0]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	697a      	ldr	r2, [r7, #20]
 8006230:	429a      	cmp	r2, r3
 8006232:	d20b      	bcs.n	800624c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006234:	683b      	ldr	r3, [r7, #0]
 8006236:	681a      	ldr	r2, [r3, #0]
 8006238:	697b      	ldr	r3, [r7, #20]
 800623a:	1ad2      	subs	r2, r2, r3
 800623c:	683b      	ldr	r3, [r7, #0]
 800623e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006240:	6878      	ldr	r0, [r7, #4]
 8006242:	f7ff ff99 	bl	8006178 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006246:	2300      	movs	r3, #0
 8006248:	61fb      	str	r3, [r7, #28]
 800624a:	e004      	b.n	8006256 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800624c:	683b      	ldr	r3, [r7, #0]
 800624e:	2200      	movs	r2, #0
 8006250:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006252:	2301      	movs	r3, #1
 8006254:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8006256:	f000 fe49 	bl	8006eec <vPortExitCritical>

	return xReturn;
 800625a:	69fb      	ldr	r3, [r7, #28]
}
 800625c:	4618      	mov	r0, r3
 800625e:	3720      	adds	r7, #32
 8006260:	46bd      	mov	sp, r7
 8006262:	bd80      	pop	{r7, pc}
 8006264:	20000d44 	.word	0x20000d44
 8006268:	20000d58 	.word	0x20000d58

0800626c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800626c:	b480      	push	{r7}
 800626e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006270:	4b03      	ldr	r3, [pc, #12]	@ (8006280 <vTaskMissedYield+0x14>)
 8006272:	2201      	movs	r2, #1
 8006274:	601a      	str	r2, [r3, #0]
}
 8006276:	bf00      	nop
 8006278:	46bd      	mov	sp, r7
 800627a:	bc80      	pop	{r7}
 800627c:	4770      	bx	lr
 800627e:	bf00      	nop
 8006280:	20000d54 	.word	0x20000d54

08006284 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006284:	b580      	push	{r7, lr}
 8006286:	b082      	sub	sp, #8
 8006288:	af00      	add	r7, sp, #0
 800628a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800628c:	f000 f852 	bl	8006334 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006290:	4b06      	ldr	r3, [pc, #24]	@ (80062ac <prvIdleTask+0x28>)
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	2b01      	cmp	r3, #1
 8006296:	d9f9      	bls.n	800628c <prvIdleTask+0x8>
			{
				taskYIELD();
 8006298:	4b05      	ldr	r3, [pc, #20]	@ (80062b0 <prvIdleTask+0x2c>)
 800629a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800629e:	601a      	str	r2, [r3, #0]
 80062a0:	f3bf 8f4f 	dsb	sy
 80062a4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80062a8:	e7f0      	b.n	800628c <prvIdleTask+0x8>
 80062aa:	bf00      	nop
 80062ac:	20000870 	.word	0x20000870
 80062b0:	e000ed04 	.word	0xe000ed04

080062b4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80062b4:	b580      	push	{r7, lr}
 80062b6:	b082      	sub	sp, #8
 80062b8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80062ba:	2300      	movs	r3, #0
 80062bc:	607b      	str	r3, [r7, #4]
 80062be:	e00c      	b.n	80062da <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80062c0:	687a      	ldr	r2, [r7, #4]
 80062c2:	4613      	mov	r3, r2
 80062c4:	009b      	lsls	r3, r3, #2
 80062c6:	4413      	add	r3, r2
 80062c8:	009b      	lsls	r3, r3, #2
 80062ca:	4a12      	ldr	r2, [pc, #72]	@ (8006314 <prvInitialiseTaskLists+0x60>)
 80062cc:	4413      	add	r3, r2
 80062ce:	4618      	mov	r0, r3
 80062d0:	f7fe fc7d 	bl	8004bce <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	3301      	adds	r3, #1
 80062d8:	607b      	str	r3, [r7, #4]
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	2b37      	cmp	r3, #55	@ 0x37
 80062de:	d9ef      	bls.n	80062c0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80062e0:	480d      	ldr	r0, [pc, #52]	@ (8006318 <prvInitialiseTaskLists+0x64>)
 80062e2:	f7fe fc74 	bl	8004bce <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80062e6:	480d      	ldr	r0, [pc, #52]	@ (800631c <prvInitialiseTaskLists+0x68>)
 80062e8:	f7fe fc71 	bl	8004bce <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80062ec:	480c      	ldr	r0, [pc, #48]	@ (8006320 <prvInitialiseTaskLists+0x6c>)
 80062ee:	f7fe fc6e 	bl	8004bce <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80062f2:	480c      	ldr	r0, [pc, #48]	@ (8006324 <prvInitialiseTaskLists+0x70>)
 80062f4:	f7fe fc6b 	bl	8004bce <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80062f8:	480b      	ldr	r0, [pc, #44]	@ (8006328 <prvInitialiseTaskLists+0x74>)
 80062fa:	f7fe fc68 	bl	8004bce <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80062fe:	4b0b      	ldr	r3, [pc, #44]	@ (800632c <prvInitialiseTaskLists+0x78>)
 8006300:	4a05      	ldr	r2, [pc, #20]	@ (8006318 <prvInitialiseTaskLists+0x64>)
 8006302:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006304:	4b0a      	ldr	r3, [pc, #40]	@ (8006330 <prvInitialiseTaskLists+0x7c>)
 8006306:	4a05      	ldr	r2, [pc, #20]	@ (800631c <prvInitialiseTaskLists+0x68>)
 8006308:	601a      	str	r2, [r3, #0]
}
 800630a:	bf00      	nop
 800630c:	3708      	adds	r7, #8
 800630e:	46bd      	mov	sp, r7
 8006310:	bd80      	pop	{r7, pc}
 8006312:	bf00      	nop
 8006314:	20000870 	.word	0x20000870
 8006318:	20000cd0 	.word	0x20000cd0
 800631c:	20000ce4 	.word	0x20000ce4
 8006320:	20000d00 	.word	0x20000d00
 8006324:	20000d14 	.word	0x20000d14
 8006328:	20000d2c 	.word	0x20000d2c
 800632c:	20000cf8 	.word	0x20000cf8
 8006330:	20000cfc 	.word	0x20000cfc

08006334 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006334:	b580      	push	{r7, lr}
 8006336:	b082      	sub	sp, #8
 8006338:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800633a:	e019      	b.n	8006370 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800633c:	f000 fda6 	bl	8006e8c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006340:	4b10      	ldr	r3, [pc, #64]	@ (8006384 <prvCheckTasksWaitingTermination+0x50>)
 8006342:	68db      	ldr	r3, [r3, #12]
 8006344:	68db      	ldr	r3, [r3, #12]
 8006346:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	3304      	adds	r3, #4
 800634c:	4618      	mov	r0, r3
 800634e:	f7fe fcc4 	bl	8004cda <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006352:	4b0d      	ldr	r3, [pc, #52]	@ (8006388 <prvCheckTasksWaitingTermination+0x54>)
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	3b01      	subs	r3, #1
 8006358:	4a0b      	ldr	r2, [pc, #44]	@ (8006388 <prvCheckTasksWaitingTermination+0x54>)
 800635a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800635c:	4b0b      	ldr	r3, [pc, #44]	@ (800638c <prvCheckTasksWaitingTermination+0x58>)
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	3b01      	subs	r3, #1
 8006362:	4a0a      	ldr	r2, [pc, #40]	@ (800638c <prvCheckTasksWaitingTermination+0x58>)
 8006364:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006366:	f000 fdc1 	bl	8006eec <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800636a:	6878      	ldr	r0, [r7, #4]
 800636c:	f000 f810 	bl	8006390 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006370:	4b06      	ldr	r3, [pc, #24]	@ (800638c <prvCheckTasksWaitingTermination+0x58>)
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	2b00      	cmp	r3, #0
 8006376:	d1e1      	bne.n	800633c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006378:	bf00      	nop
 800637a:	bf00      	nop
 800637c:	3708      	adds	r7, #8
 800637e:	46bd      	mov	sp, r7
 8006380:	bd80      	pop	{r7, pc}
 8006382:	bf00      	nop
 8006384:	20000d14 	.word	0x20000d14
 8006388:	20000d40 	.word	0x20000d40
 800638c:	20000d28 	.word	0x20000d28

08006390 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006390:	b580      	push	{r7, lr}
 8006392:	b084      	sub	sp, #16
 8006394:	af00      	add	r7, sp, #0
 8006396:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	3354      	adds	r3, #84	@ 0x54
 800639c:	4618      	mov	r0, r3
 800639e:	f001 fde7 	bl	8007f70 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d108      	bne.n	80063be <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063b0:	4618      	mov	r0, r3
 80063b2:	f000 ff3b 	bl	800722c <vPortFree>
				vPortFree( pxTCB );
 80063b6:	6878      	ldr	r0, [r7, #4]
 80063b8:	f000 ff38 	bl	800722c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80063bc:	e019      	b.n	80063f2 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80063c4:	2b01      	cmp	r3, #1
 80063c6:	d103      	bne.n	80063d0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80063c8:	6878      	ldr	r0, [r7, #4]
 80063ca:	f000 ff2f 	bl	800722c <vPortFree>
	}
 80063ce:	e010      	b.n	80063f2 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80063d6:	2b02      	cmp	r3, #2
 80063d8:	d00b      	beq.n	80063f2 <prvDeleteTCB+0x62>
	__asm volatile
 80063da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063de:	f383 8811 	msr	BASEPRI, r3
 80063e2:	f3bf 8f6f 	isb	sy
 80063e6:	f3bf 8f4f 	dsb	sy
 80063ea:	60fb      	str	r3, [r7, #12]
}
 80063ec:	bf00      	nop
 80063ee:	bf00      	nop
 80063f0:	e7fd      	b.n	80063ee <prvDeleteTCB+0x5e>
	}
 80063f2:	bf00      	nop
 80063f4:	3710      	adds	r7, #16
 80063f6:	46bd      	mov	sp, r7
 80063f8:	bd80      	pop	{r7, pc}
	...

080063fc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80063fc:	b480      	push	{r7}
 80063fe:	b083      	sub	sp, #12
 8006400:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006402:	4b0c      	ldr	r3, [pc, #48]	@ (8006434 <prvResetNextTaskUnblockTime+0x38>)
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	2b00      	cmp	r3, #0
 800640a:	d104      	bne.n	8006416 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800640c:	4b0a      	ldr	r3, [pc, #40]	@ (8006438 <prvResetNextTaskUnblockTime+0x3c>)
 800640e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006412:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006414:	e008      	b.n	8006428 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006416:	4b07      	ldr	r3, [pc, #28]	@ (8006434 <prvResetNextTaskUnblockTime+0x38>)
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	68db      	ldr	r3, [r3, #12]
 800641c:	68db      	ldr	r3, [r3, #12]
 800641e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	685b      	ldr	r3, [r3, #4]
 8006424:	4a04      	ldr	r2, [pc, #16]	@ (8006438 <prvResetNextTaskUnblockTime+0x3c>)
 8006426:	6013      	str	r3, [r2, #0]
}
 8006428:	bf00      	nop
 800642a:	370c      	adds	r7, #12
 800642c:	46bd      	mov	sp, r7
 800642e:	bc80      	pop	{r7}
 8006430:	4770      	bx	lr
 8006432:	bf00      	nop
 8006434:	20000cf8 	.word	0x20000cf8
 8006438:	20000d60 	.word	0x20000d60

0800643c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800643c:	b480      	push	{r7}
 800643e:	b083      	sub	sp, #12
 8006440:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006442:	4b0b      	ldr	r3, [pc, #44]	@ (8006470 <xTaskGetSchedulerState+0x34>)
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	2b00      	cmp	r3, #0
 8006448:	d102      	bne.n	8006450 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800644a:	2301      	movs	r3, #1
 800644c:	607b      	str	r3, [r7, #4]
 800644e:	e008      	b.n	8006462 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006450:	4b08      	ldr	r3, [pc, #32]	@ (8006474 <xTaskGetSchedulerState+0x38>)
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	2b00      	cmp	r3, #0
 8006456:	d102      	bne.n	800645e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006458:	2302      	movs	r3, #2
 800645a:	607b      	str	r3, [r7, #4]
 800645c:	e001      	b.n	8006462 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800645e:	2300      	movs	r3, #0
 8006460:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006462:	687b      	ldr	r3, [r7, #4]
	}
 8006464:	4618      	mov	r0, r3
 8006466:	370c      	adds	r7, #12
 8006468:	46bd      	mov	sp, r7
 800646a:	bc80      	pop	{r7}
 800646c:	4770      	bx	lr
 800646e:	bf00      	nop
 8006470:	20000d4c 	.word	0x20000d4c
 8006474:	20000d68 	.word	0x20000d68

08006478 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006478:	b580      	push	{r7, lr}
 800647a:	b086      	sub	sp, #24
 800647c:	af00      	add	r7, sp, #0
 800647e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006484:	2300      	movs	r3, #0
 8006486:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	2b00      	cmp	r3, #0
 800648c:	d058      	beq.n	8006540 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800648e:	4b2f      	ldr	r3, [pc, #188]	@ (800654c <xTaskPriorityDisinherit+0xd4>)
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	693a      	ldr	r2, [r7, #16]
 8006494:	429a      	cmp	r2, r3
 8006496:	d00b      	beq.n	80064b0 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8006498:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800649c:	f383 8811 	msr	BASEPRI, r3
 80064a0:	f3bf 8f6f 	isb	sy
 80064a4:	f3bf 8f4f 	dsb	sy
 80064a8:	60fb      	str	r3, [r7, #12]
}
 80064aa:	bf00      	nop
 80064ac:	bf00      	nop
 80064ae:	e7fd      	b.n	80064ac <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80064b0:	693b      	ldr	r3, [r7, #16]
 80064b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d10b      	bne.n	80064d0 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80064b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064bc:	f383 8811 	msr	BASEPRI, r3
 80064c0:	f3bf 8f6f 	isb	sy
 80064c4:	f3bf 8f4f 	dsb	sy
 80064c8:	60bb      	str	r3, [r7, #8]
}
 80064ca:	bf00      	nop
 80064cc:	bf00      	nop
 80064ce:	e7fd      	b.n	80064cc <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80064d0:	693b      	ldr	r3, [r7, #16]
 80064d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80064d4:	1e5a      	subs	r2, r3, #1
 80064d6:	693b      	ldr	r3, [r7, #16]
 80064d8:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80064da:	693b      	ldr	r3, [r7, #16]
 80064dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80064de:	693b      	ldr	r3, [r7, #16]
 80064e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80064e2:	429a      	cmp	r2, r3
 80064e4:	d02c      	beq.n	8006540 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80064e6:	693b      	ldr	r3, [r7, #16]
 80064e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d128      	bne.n	8006540 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80064ee:	693b      	ldr	r3, [r7, #16]
 80064f0:	3304      	adds	r3, #4
 80064f2:	4618      	mov	r0, r3
 80064f4:	f7fe fbf1 	bl	8004cda <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80064f8:	693b      	ldr	r3, [r7, #16]
 80064fa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80064fc:	693b      	ldr	r3, [r7, #16]
 80064fe:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006500:	693b      	ldr	r3, [r7, #16]
 8006502:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006504:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006508:	693b      	ldr	r3, [r7, #16]
 800650a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800650c:	693b      	ldr	r3, [r7, #16]
 800650e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006510:	4b0f      	ldr	r3, [pc, #60]	@ (8006550 <xTaskPriorityDisinherit+0xd8>)
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	429a      	cmp	r2, r3
 8006516:	d903      	bls.n	8006520 <xTaskPriorityDisinherit+0xa8>
 8006518:	693b      	ldr	r3, [r7, #16]
 800651a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800651c:	4a0c      	ldr	r2, [pc, #48]	@ (8006550 <xTaskPriorityDisinherit+0xd8>)
 800651e:	6013      	str	r3, [r2, #0]
 8006520:	693b      	ldr	r3, [r7, #16]
 8006522:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006524:	4613      	mov	r3, r2
 8006526:	009b      	lsls	r3, r3, #2
 8006528:	4413      	add	r3, r2
 800652a:	009b      	lsls	r3, r3, #2
 800652c:	4a09      	ldr	r2, [pc, #36]	@ (8006554 <xTaskPriorityDisinherit+0xdc>)
 800652e:	441a      	add	r2, r3
 8006530:	693b      	ldr	r3, [r7, #16]
 8006532:	3304      	adds	r3, #4
 8006534:	4619      	mov	r1, r3
 8006536:	4610      	mov	r0, r2
 8006538:	f7fe fb74 	bl	8004c24 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800653c:	2301      	movs	r3, #1
 800653e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006540:	697b      	ldr	r3, [r7, #20]
	}
 8006542:	4618      	mov	r0, r3
 8006544:	3718      	adds	r7, #24
 8006546:	46bd      	mov	sp, r7
 8006548:	bd80      	pop	{r7, pc}
 800654a:	bf00      	nop
 800654c:	2000086c 	.word	0x2000086c
 8006550:	20000d48 	.word	0x20000d48
 8006554:	20000870 	.word	0x20000870

08006558 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006558:	b580      	push	{r7, lr}
 800655a:	b084      	sub	sp, #16
 800655c:	af00      	add	r7, sp, #0
 800655e:	6078      	str	r0, [r7, #4]
 8006560:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006562:	4b21      	ldr	r3, [pc, #132]	@ (80065e8 <prvAddCurrentTaskToDelayedList+0x90>)
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006568:	4b20      	ldr	r3, [pc, #128]	@ (80065ec <prvAddCurrentTaskToDelayedList+0x94>)
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	3304      	adds	r3, #4
 800656e:	4618      	mov	r0, r3
 8006570:	f7fe fbb3 	bl	8004cda <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800657a:	d10a      	bne.n	8006592 <prvAddCurrentTaskToDelayedList+0x3a>
 800657c:	683b      	ldr	r3, [r7, #0]
 800657e:	2b00      	cmp	r3, #0
 8006580:	d007      	beq.n	8006592 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006582:	4b1a      	ldr	r3, [pc, #104]	@ (80065ec <prvAddCurrentTaskToDelayedList+0x94>)
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	3304      	adds	r3, #4
 8006588:	4619      	mov	r1, r3
 800658a:	4819      	ldr	r0, [pc, #100]	@ (80065f0 <prvAddCurrentTaskToDelayedList+0x98>)
 800658c:	f7fe fb4a 	bl	8004c24 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006590:	e026      	b.n	80065e0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006592:	68fa      	ldr	r2, [r7, #12]
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	4413      	add	r3, r2
 8006598:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800659a:	4b14      	ldr	r3, [pc, #80]	@ (80065ec <prvAddCurrentTaskToDelayedList+0x94>)
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	68ba      	ldr	r2, [r7, #8]
 80065a0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80065a2:	68ba      	ldr	r2, [r7, #8]
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	429a      	cmp	r2, r3
 80065a8:	d209      	bcs.n	80065be <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80065aa:	4b12      	ldr	r3, [pc, #72]	@ (80065f4 <prvAddCurrentTaskToDelayedList+0x9c>)
 80065ac:	681a      	ldr	r2, [r3, #0]
 80065ae:	4b0f      	ldr	r3, [pc, #60]	@ (80065ec <prvAddCurrentTaskToDelayedList+0x94>)
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	3304      	adds	r3, #4
 80065b4:	4619      	mov	r1, r3
 80065b6:	4610      	mov	r0, r2
 80065b8:	f7fe fb57 	bl	8004c6a <vListInsert>
}
 80065bc:	e010      	b.n	80065e0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80065be:	4b0e      	ldr	r3, [pc, #56]	@ (80065f8 <prvAddCurrentTaskToDelayedList+0xa0>)
 80065c0:	681a      	ldr	r2, [r3, #0]
 80065c2:	4b0a      	ldr	r3, [pc, #40]	@ (80065ec <prvAddCurrentTaskToDelayedList+0x94>)
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	3304      	adds	r3, #4
 80065c8:	4619      	mov	r1, r3
 80065ca:	4610      	mov	r0, r2
 80065cc:	f7fe fb4d 	bl	8004c6a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80065d0:	4b0a      	ldr	r3, [pc, #40]	@ (80065fc <prvAddCurrentTaskToDelayedList+0xa4>)
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	68ba      	ldr	r2, [r7, #8]
 80065d6:	429a      	cmp	r2, r3
 80065d8:	d202      	bcs.n	80065e0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80065da:	4a08      	ldr	r2, [pc, #32]	@ (80065fc <prvAddCurrentTaskToDelayedList+0xa4>)
 80065dc:	68bb      	ldr	r3, [r7, #8]
 80065de:	6013      	str	r3, [r2, #0]
}
 80065e0:	bf00      	nop
 80065e2:	3710      	adds	r7, #16
 80065e4:	46bd      	mov	sp, r7
 80065e6:	bd80      	pop	{r7, pc}
 80065e8:	20000d44 	.word	0x20000d44
 80065ec:	2000086c 	.word	0x2000086c
 80065f0:	20000d2c 	.word	0x20000d2c
 80065f4:	20000cfc 	.word	0x20000cfc
 80065f8:	20000cf8 	.word	0x20000cf8
 80065fc:	20000d60 	.word	0x20000d60

08006600 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006600:	b580      	push	{r7, lr}
 8006602:	b08a      	sub	sp, #40	@ 0x28
 8006604:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8006606:	2300      	movs	r3, #0
 8006608:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800660a:	f000 fb11 	bl	8006c30 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800660e:	4b1d      	ldr	r3, [pc, #116]	@ (8006684 <xTimerCreateTimerTask+0x84>)
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	2b00      	cmp	r3, #0
 8006614:	d021      	beq.n	800665a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8006616:	2300      	movs	r3, #0
 8006618:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800661a:	2300      	movs	r3, #0
 800661c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800661e:	1d3a      	adds	r2, r7, #4
 8006620:	f107 0108 	add.w	r1, r7, #8
 8006624:	f107 030c 	add.w	r3, r7, #12
 8006628:	4618      	mov	r0, r3
 800662a:	f7fe fa63 	bl	8004af4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800662e:	6879      	ldr	r1, [r7, #4]
 8006630:	68bb      	ldr	r3, [r7, #8]
 8006632:	68fa      	ldr	r2, [r7, #12]
 8006634:	9202      	str	r2, [sp, #8]
 8006636:	9301      	str	r3, [sp, #4]
 8006638:	2302      	movs	r3, #2
 800663a:	9300      	str	r3, [sp, #0]
 800663c:	2300      	movs	r3, #0
 800663e:	460a      	mov	r2, r1
 8006640:	4911      	ldr	r1, [pc, #68]	@ (8006688 <xTimerCreateTimerTask+0x88>)
 8006642:	4812      	ldr	r0, [pc, #72]	@ (800668c <xTimerCreateTimerTask+0x8c>)
 8006644:	f7ff f8a6 	bl	8005794 <xTaskCreateStatic>
 8006648:	4603      	mov	r3, r0
 800664a:	4a11      	ldr	r2, [pc, #68]	@ (8006690 <xTimerCreateTimerTask+0x90>)
 800664c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800664e:	4b10      	ldr	r3, [pc, #64]	@ (8006690 <xTimerCreateTimerTask+0x90>)
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	2b00      	cmp	r3, #0
 8006654:	d001      	beq.n	800665a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8006656:	2301      	movs	r3, #1
 8006658:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800665a:	697b      	ldr	r3, [r7, #20]
 800665c:	2b00      	cmp	r3, #0
 800665e:	d10b      	bne.n	8006678 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8006660:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006664:	f383 8811 	msr	BASEPRI, r3
 8006668:	f3bf 8f6f 	isb	sy
 800666c:	f3bf 8f4f 	dsb	sy
 8006670:	613b      	str	r3, [r7, #16]
}
 8006672:	bf00      	nop
 8006674:	bf00      	nop
 8006676:	e7fd      	b.n	8006674 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8006678:	697b      	ldr	r3, [r7, #20]
}
 800667a:	4618      	mov	r0, r3
 800667c:	3718      	adds	r7, #24
 800667e:	46bd      	mov	sp, r7
 8006680:	bd80      	pop	{r7, pc}
 8006682:	bf00      	nop
 8006684:	20000d9c 	.word	0x20000d9c
 8006688:	08008d08 	.word	0x08008d08
 800668c:	080067cd 	.word	0x080067cd
 8006690:	20000da0 	.word	0x20000da0

08006694 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006694:	b580      	push	{r7, lr}
 8006696:	b08a      	sub	sp, #40	@ 0x28
 8006698:	af00      	add	r7, sp, #0
 800669a:	60f8      	str	r0, [r7, #12]
 800669c:	60b9      	str	r1, [r7, #8]
 800669e:	607a      	str	r2, [r7, #4]
 80066a0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80066a2:	2300      	movs	r3, #0
 80066a4:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d10b      	bne.n	80066c4 <xTimerGenericCommand+0x30>
	__asm volatile
 80066ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066b0:	f383 8811 	msr	BASEPRI, r3
 80066b4:	f3bf 8f6f 	isb	sy
 80066b8:	f3bf 8f4f 	dsb	sy
 80066bc:	623b      	str	r3, [r7, #32]
}
 80066be:	bf00      	nop
 80066c0:	bf00      	nop
 80066c2:	e7fd      	b.n	80066c0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80066c4:	4b19      	ldr	r3, [pc, #100]	@ (800672c <xTimerGenericCommand+0x98>)
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d02a      	beq.n	8006722 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80066cc:	68bb      	ldr	r3, [r7, #8]
 80066ce:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80066d8:	68bb      	ldr	r3, [r7, #8]
 80066da:	2b05      	cmp	r3, #5
 80066dc:	dc18      	bgt.n	8006710 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80066de:	f7ff fead 	bl	800643c <xTaskGetSchedulerState>
 80066e2:	4603      	mov	r3, r0
 80066e4:	2b02      	cmp	r3, #2
 80066e6:	d109      	bne.n	80066fc <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80066e8:	4b10      	ldr	r3, [pc, #64]	@ (800672c <xTimerGenericCommand+0x98>)
 80066ea:	6818      	ldr	r0, [r3, #0]
 80066ec:	f107 0110 	add.w	r1, r7, #16
 80066f0:	2300      	movs	r3, #0
 80066f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80066f4:	f7fe fc60 	bl	8004fb8 <xQueueGenericSend>
 80066f8:	6278      	str	r0, [r7, #36]	@ 0x24
 80066fa:	e012      	b.n	8006722 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80066fc:	4b0b      	ldr	r3, [pc, #44]	@ (800672c <xTimerGenericCommand+0x98>)
 80066fe:	6818      	ldr	r0, [r3, #0]
 8006700:	f107 0110 	add.w	r1, r7, #16
 8006704:	2300      	movs	r3, #0
 8006706:	2200      	movs	r2, #0
 8006708:	f7fe fc56 	bl	8004fb8 <xQueueGenericSend>
 800670c:	6278      	str	r0, [r7, #36]	@ 0x24
 800670e:	e008      	b.n	8006722 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006710:	4b06      	ldr	r3, [pc, #24]	@ (800672c <xTimerGenericCommand+0x98>)
 8006712:	6818      	ldr	r0, [r3, #0]
 8006714:	f107 0110 	add.w	r1, r7, #16
 8006718:	2300      	movs	r3, #0
 800671a:	683a      	ldr	r2, [r7, #0]
 800671c:	f7fe fd4e 	bl	80051bc <xQueueGenericSendFromISR>
 8006720:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006722:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006724:	4618      	mov	r0, r3
 8006726:	3728      	adds	r7, #40	@ 0x28
 8006728:	46bd      	mov	sp, r7
 800672a:	bd80      	pop	{r7, pc}
 800672c:	20000d9c 	.word	0x20000d9c

08006730 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006730:	b580      	push	{r7, lr}
 8006732:	b088      	sub	sp, #32
 8006734:	af02      	add	r7, sp, #8
 8006736:	6078      	str	r0, [r7, #4]
 8006738:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800673a:	4b23      	ldr	r3, [pc, #140]	@ (80067c8 <prvProcessExpiredTimer+0x98>)
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	68db      	ldr	r3, [r3, #12]
 8006740:	68db      	ldr	r3, [r3, #12]
 8006742:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006744:	697b      	ldr	r3, [r7, #20]
 8006746:	3304      	adds	r3, #4
 8006748:	4618      	mov	r0, r3
 800674a:	f7fe fac6 	bl	8004cda <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800674e:	697b      	ldr	r3, [r7, #20]
 8006750:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006754:	f003 0304 	and.w	r3, r3, #4
 8006758:	2b00      	cmp	r3, #0
 800675a:	d023      	beq.n	80067a4 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800675c:	697b      	ldr	r3, [r7, #20]
 800675e:	699a      	ldr	r2, [r3, #24]
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	18d1      	adds	r1, r2, r3
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	683a      	ldr	r2, [r7, #0]
 8006768:	6978      	ldr	r0, [r7, #20]
 800676a:	f000 f8d3 	bl	8006914 <prvInsertTimerInActiveList>
 800676e:	4603      	mov	r3, r0
 8006770:	2b00      	cmp	r3, #0
 8006772:	d020      	beq.n	80067b6 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006774:	2300      	movs	r3, #0
 8006776:	9300      	str	r3, [sp, #0]
 8006778:	2300      	movs	r3, #0
 800677a:	687a      	ldr	r2, [r7, #4]
 800677c:	2100      	movs	r1, #0
 800677e:	6978      	ldr	r0, [r7, #20]
 8006780:	f7ff ff88 	bl	8006694 <xTimerGenericCommand>
 8006784:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006786:	693b      	ldr	r3, [r7, #16]
 8006788:	2b00      	cmp	r3, #0
 800678a:	d114      	bne.n	80067b6 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800678c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006790:	f383 8811 	msr	BASEPRI, r3
 8006794:	f3bf 8f6f 	isb	sy
 8006798:	f3bf 8f4f 	dsb	sy
 800679c:	60fb      	str	r3, [r7, #12]
}
 800679e:	bf00      	nop
 80067a0:	bf00      	nop
 80067a2:	e7fd      	b.n	80067a0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80067a4:	697b      	ldr	r3, [r7, #20]
 80067a6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80067aa:	f023 0301 	bic.w	r3, r3, #1
 80067ae:	b2da      	uxtb	r2, r3
 80067b0:	697b      	ldr	r3, [r7, #20]
 80067b2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80067b6:	697b      	ldr	r3, [r7, #20]
 80067b8:	6a1b      	ldr	r3, [r3, #32]
 80067ba:	6978      	ldr	r0, [r7, #20]
 80067bc:	4798      	blx	r3
}
 80067be:	bf00      	nop
 80067c0:	3718      	adds	r7, #24
 80067c2:	46bd      	mov	sp, r7
 80067c4:	bd80      	pop	{r7, pc}
 80067c6:	bf00      	nop
 80067c8:	20000d94 	.word	0x20000d94

080067cc <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80067cc:	b580      	push	{r7, lr}
 80067ce:	b084      	sub	sp, #16
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80067d4:	f107 0308 	add.w	r3, r7, #8
 80067d8:	4618      	mov	r0, r3
 80067da:	f000 f859 	bl	8006890 <prvGetNextExpireTime>
 80067de:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80067e0:	68bb      	ldr	r3, [r7, #8]
 80067e2:	4619      	mov	r1, r3
 80067e4:	68f8      	ldr	r0, [r7, #12]
 80067e6:	f000 f805 	bl	80067f4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80067ea:	f000 f8d5 	bl	8006998 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80067ee:	bf00      	nop
 80067f0:	e7f0      	b.n	80067d4 <prvTimerTask+0x8>
	...

080067f4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80067f4:	b580      	push	{r7, lr}
 80067f6:	b084      	sub	sp, #16
 80067f8:	af00      	add	r7, sp, #0
 80067fa:	6078      	str	r0, [r7, #4]
 80067fc:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80067fe:	f7ff fa2d 	bl	8005c5c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006802:	f107 0308 	add.w	r3, r7, #8
 8006806:	4618      	mov	r0, r3
 8006808:	f000 f864 	bl	80068d4 <prvSampleTimeNow>
 800680c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800680e:	68bb      	ldr	r3, [r7, #8]
 8006810:	2b00      	cmp	r3, #0
 8006812:	d130      	bne.n	8006876 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006814:	683b      	ldr	r3, [r7, #0]
 8006816:	2b00      	cmp	r3, #0
 8006818:	d10a      	bne.n	8006830 <prvProcessTimerOrBlockTask+0x3c>
 800681a:	687a      	ldr	r2, [r7, #4]
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	429a      	cmp	r2, r3
 8006820:	d806      	bhi.n	8006830 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006822:	f7ff fa29 	bl	8005c78 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006826:	68f9      	ldr	r1, [r7, #12]
 8006828:	6878      	ldr	r0, [r7, #4]
 800682a:	f7ff ff81 	bl	8006730 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800682e:	e024      	b.n	800687a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006830:	683b      	ldr	r3, [r7, #0]
 8006832:	2b00      	cmp	r3, #0
 8006834:	d008      	beq.n	8006848 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006836:	4b13      	ldr	r3, [pc, #76]	@ (8006884 <prvProcessTimerOrBlockTask+0x90>)
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	2b00      	cmp	r3, #0
 800683e:	d101      	bne.n	8006844 <prvProcessTimerOrBlockTask+0x50>
 8006840:	2301      	movs	r3, #1
 8006842:	e000      	b.n	8006846 <prvProcessTimerOrBlockTask+0x52>
 8006844:	2300      	movs	r3, #0
 8006846:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006848:	4b0f      	ldr	r3, [pc, #60]	@ (8006888 <prvProcessTimerOrBlockTask+0x94>)
 800684a:	6818      	ldr	r0, [r3, #0]
 800684c:	687a      	ldr	r2, [r7, #4]
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	1ad3      	subs	r3, r2, r3
 8006852:	683a      	ldr	r2, [r7, #0]
 8006854:	4619      	mov	r1, r3
 8006856:	f7fe ff69 	bl	800572c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800685a:	f7ff fa0d 	bl	8005c78 <xTaskResumeAll>
 800685e:	4603      	mov	r3, r0
 8006860:	2b00      	cmp	r3, #0
 8006862:	d10a      	bne.n	800687a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006864:	4b09      	ldr	r3, [pc, #36]	@ (800688c <prvProcessTimerOrBlockTask+0x98>)
 8006866:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800686a:	601a      	str	r2, [r3, #0]
 800686c:	f3bf 8f4f 	dsb	sy
 8006870:	f3bf 8f6f 	isb	sy
}
 8006874:	e001      	b.n	800687a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006876:	f7ff f9ff 	bl	8005c78 <xTaskResumeAll>
}
 800687a:	bf00      	nop
 800687c:	3710      	adds	r7, #16
 800687e:	46bd      	mov	sp, r7
 8006880:	bd80      	pop	{r7, pc}
 8006882:	bf00      	nop
 8006884:	20000d98 	.word	0x20000d98
 8006888:	20000d9c 	.word	0x20000d9c
 800688c:	e000ed04 	.word	0xe000ed04

08006890 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006890:	b480      	push	{r7}
 8006892:	b085      	sub	sp, #20
 8006894:	af00      	add	r7, sp, #0
 8006896:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006898:	4b0d      	ldr	r3, [pc, #52]	@ (80068d0 <prvGetNextExpireTime+0x40>)
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d101      	bne.n	80068a6 <prvGetNextExpireTime+0x16>
 80068a2:	2201      	movs	r2, #1
 80068a4:	e000      	b.n	80068a8 <prvGetNextExpireTime+0x18>
 80068a6:	2200      	movs	r2, #0
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d105      	bne.n	80068c0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80068b4:	4b06      	ldr	r3, [pc, #24]	@ (80068d0 <prvGetNextExpireTime+0x40>)
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	68db      	ldr	r3, [r3, #12]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	60fb      	str	r3, [r7, #12]
 80068be:	e001      	b.n	80068c4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80068c0:	2300      	movs	r3, #0
 80068c2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80068c4:	68fb      	ldr	r3, [r7, #12]
}
 80068c6:	4618      	mov	r0, r3
 80068c8:	3714      	adds	r7, #20
 80068ca:	46bd      	mov	sp, r7
 80068cc:	bc80      	pop	{r7}
 80068ce:	4770      	bx	lr
 80068d0:	20000d94 	.word	0x20000d94

080068d4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80068d4:	b580      	push	{r7, lr}
 80068d6:	b084      	sub	sp, #16
 80068d8:	af00      	add	r7, sp, #0
 80068da:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80068dc:	f7ff fa6a 	bl	8005db4 <xTaskGetTickCount>
 80068e0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80068e2:	4b0b      	ldr	r3, [pc, #44]	@ (8006910 <prvSampleTimeNow+0x3c>)
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	68fa      	ldr	r2, [r7, #12]
 80068e8:	429a      	cmp	r2, r3
 80068ea:	d205      	bcs.n	80068f8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80068ec:	f000 f93a 	bl	8006b64 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	2201      	movs	r2, #1
 80068f4:	601a      	str	r2, [r3, #0]
 80068f6:	e002      	b.n	80068fe <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	2200      	movs	r2, #0
 80068fc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80068fe:	4a04      	ldr	r2, [pc, #16]	@ (8006910 <prvSampleTimeNow+0x3c>)
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006904:	68fb      	ldr	r3, [r7, #12]
}
 8006906:	4618      	mov	r0, r3
 8006908:	3710      	adds	r7, #16
 800690a:	46bd      	mov	sp, r7
 800690c:	bd80      	pop	{r7, pc}
 800690e:	bf00      	nop
 8006910:	20000da4 	.word	0x20000da4

08006914 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006914:	b580      	push	{r7, lr}
 8006916:	b086      	sub	sp, #24
 8006918:	af00      	add	r7, sp, #0
 800691a:	60f8      	str	r0, [r7, #12]
 800691c:	60b9      	str	r1, [r7, #8]
 800691e:	607a      	str	r2, [r7, #4]
 8006920:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006922:	2300      	movs	r3, #0
 8006924:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	68ba      	ldr	r2, [r7, #8]
 800692a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	68fa      	ldr	r2, [r7, #12]
 8006930:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006932:	68ba      	ldr	r2, [r7, #8]
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	429a      	cmp	r2, r3
 8006938:	d812      	bhi.n	8006960 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800693a:	687a      	ldr	r2, [r7, #4]
 800693c:	683b      	ldr	r3, [r7, #0]
 800693e:	1ad2      	subs	r2, r2, r3
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	699b      	ldr	r3, [r3, #24]
 8006944:	429a      	cmp	r2, r3
 8006946:	d302      	bcc.n	800694e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006948:	2301      	movs	r3, #1
 800694a:	617b      	str	r3, [r7, #20]
 800694c:	e01b      	b.n	8006986 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800694e:	4b10      	ldr	r3, [pc, #64]	@ (8006990 <prvInsertTimerInActiveList+0x7c>)
 8006950:	681a      	ldr	r2, [r3, #0]
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	3304      	adds	r3, #4
 8006956:	4619      	mov	r1, r3
 8006958:	4610      	mov	r0, r2
 800695a:	f7fe f986 	bl	8004c6a <vListInsert>
 800695e:	e012      	b.n	8006986 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006960:	687a      	ldr	r2, [r7, #4]
 8006962:	683b      	ldr	r3, [r7, #0]
 8006964:	429a      	cmp	r2, r3
 8006966:	d206      	bcs.n	8006976 <prvInsertTimerInActiveList+0x62>
 8006968:	68ba      	ldr	r2, [r7, #8]
 800696a:	683b      	ldr	r3, [r7, #0]
 800696c:	429a      	cmp	r2, r3
 800696e:	d302      	bcc.n	8006976 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006970:	2301      	movs	r3, #1
 8006972:	617b      	str	r3, [r7, #20]
 8006974:	e007      	b.n	8006986 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006976:	4b07      	ldr	r3, [pc, #28]	@ (8006994 <prvInsertTimerInActiveList+0x80>)
 8006978:	681a      	ldr	r2, [r3, #0]
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	3304      	adds	r3, #4
 800697e:	4619      	mov	r1, r3
 8006980:	4610      	mov	r0, r2
 8006982:	f7fe f972 	bl	8004c6a <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006986:	697b      	ldr	r3, [r7, #20]
}
 8006988:	4618      	mov	r0, r3
 800698a:	3718      	adds	r7, #24
 800698c:	46bd      	mov	sp, r7
 800698e:	bd80      	pop	{r7, pc}
 8006990:	20000d98 	.word	0x20000d98
 8006994:	20000d94 	.word	0x20000d94

08006998 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006998:	b580      	push	{r7, lr}
 800699a:	b08e      	sub	sp, #56	@ 0x38
 800699c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800699e:	e0ce      	b.n	8006b3e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	da19      	bge.n	80069da <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80069a6:	1d3b      	adds	r3, r7, #4
 80069a8:	3304      	adds	r3, #4
 80069aa:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80069ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d10b      	bne.n	80069ca <prvProcessReceivedCommands+0x32>
	__asm volatile
 80069b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069b6:	f383 8811 	msr	BASEPRI, r3
 80069ba:	f3bf 8f6f 	isb	sy
 80069be:	f3bf 8f4f 	dsb	sy
 80069c2:	61fb      	str	r3, [r7, #28]
}
 80069c4:	bf00      	nop
 80069c6:	bf00      	nop
 80069c8:	e7fd      	b.n	80069c6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80069ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80069d0:	6850      	ldr	r0, [r2, #4]
 80069d2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80069d4:	6892      	ldr	r2, [r2, #8]
 80069d6:	4611      	mov	r1, r2
 80069d8:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	2b00      	cmp	r3, #0
 80069de:	f2c0 80ae 	blt.w	8006b3e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80069e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069e8:	695b      	ldr	r3, [r3, #20]
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d004      	beq.n	80069f8 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80069ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069f0:	3304      	adds	r3, #4
 80069f2:	4618      	mov	r0, r3
 80069f4:	f7fe f971 	bl	8004cda <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80069f8:	463b      	mov	r3, r7
 80069fa:	4618      	mov	r0, r3
 80069fc:	f7ff ff6a 	bl	80068d4 <prvSampleTimeNow>
 8006a00:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	2b09      	cmp	r3, #9
 8006a06:	f200 8097 	bhi.w	8006b38 <prvProcessReceivedCommands+0x1a0>
 8006a0a:	a201      	add	r2, pc, #4	@ (adr r2, 8006a10 <prvProcessReceivedCommands+0x78>)
 8006a0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a10:	08006a39 	.word	0x08006a39
 8006a14:	08006a39 	.word	0x08006a39
 8006a18:	08006a39 	.word	0x08006a39
 8006a1c:	08006aaf 	.word	0x08006aaf
 8006a20:	08006ac3 	.word	0x08006ac3
 8006a24:	08006b0f 	.word	0x08006b0f
 8006a28:	08006a39 	.word	0x08006a39
 8006a2c:	08006a39 	.word	0x08006a39
 8006a30:	08006aaf 	.word	0x08006aaf
 8006a34:	08006ac3 	.word	0x08006ac3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006a38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a3a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006a3e:	f043 0301 	orr.w	r3, r3, #1
 8006a42:	b2da      	uxtb	r2, r3
 8006a44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a46:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006a4a:	68ba      	ldr	r2, [r7, #8]
 8006a4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a4e:	699b      	ldr	r3, [r3, #24]
 8006a50:	18d1      	adds	r1, r2, r3
 8006a52:	68bb      	ldr	r3, [r7, #8]
 8006a54:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a56:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006a58:	f7ff ff5c 	bl	8006914 <prvInsertTimerInActiveList>
 8006a5c:	4603      	mov	r3, r0
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d06c      	beq.n	8006b3c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006a62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a64:	6a1b      	ldr	r3, [r3, #32]
 8006a66:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006a68:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006a6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a6c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006a70:	f003 0304 	and.w	r3, r3, #4
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d061      	beq.n	8006b3c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006a78:	68ba      	ldr	r2, [r7, #8]
 8006a7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a7c:	699b      	ldr	r3, [r3, #24]
 8006a7e:	441a      	add	r2, r3
 8006a80:	2300      	movs	r3, #0
 8006a82:	9300      	str	r3, [sp, #0]
 8006a84:	2300      	movs	r3, #0
 8006a86:	2100      	movs	r1, #0
 8006a88:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006a8a:	f7ff fe03 	bl	8006694 <xTimerGenericCommand>
 8006a8e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006a90:	6a3b      	ldr	r3, [r7, #32]
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d152      	bne.n	8006b3c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8006a96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a9a:	f383 8811 	msr	BASEPRI, r3
 8006a9e:	f3bf 8f6f 	isb	sy
 8006aa2:	f3bf 8f4f 	dsb	sy
 8006aa6:	61bb      	str	r3, [r7, #24]
}
 8006aa8:	bf00      	nop
 8006aaa:	bf00      	nop
 8006aac:	e7fd      	b.n	8006aaa <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006aae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ab0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006ab4:	f023 0301 	bic.w	r3, r3, #1
 8006ab8:	b2da      	uxtb	r2, r3
 8006aba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006abc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006ac0:	e03d      	b.n	8006b3e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006ac2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ac4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006ac8:	f043 0301 	orr.w	r3, r3, #1
 8006acc:	b2da      	uxtb	r2, r3
 8006ace:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ad0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006ad4:	68ba      	ldr	r2, [r7, #8]
 8006ad6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ad8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006ada:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006adc:	699b      	ldr	r3, [r3, #24]
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d10b      	bne.n	8006afa <prvProcessReceivedCommands+0x162>
	__asm volatile
 8006ae2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ae6:	f383 8811 	msr	BASEPRI, r3
 8006aea:	f3bf 8f6f 	isb	sy
 8006aee:	f3bf 8f4f 	dsb	sy
 8006af2:	617b      	str	r3, [r7, #20]
}
 8006af4:	bf00      	nop
 8006af6:	bf00      	nop
 8006af8:	e7fd      	b.n	8006af6 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006afa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006afc:	699a      	ldr	r2, [r3, #24]
 8006afe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b00:	18d1      	adds	r1, r2, r3
 8006b02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b04:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b06:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006b08:	f7ff ff04 	bl	8006914 <prvInsertTimerInActiveList>
					break;
 8006b0c:	e017      	b.n	8006b3e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006b0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b10:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006b14:	f003 0302 	and.w	r3, r3, #2
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d103      	bne.n	8006b24 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8006b1c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006b1e:	f000 fb85 	bl	800722c <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006b22:	e00c      	b.n	8006b3e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006b24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b26:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006b2a:	f023 0301 	bic.w	r3, r3, #1
 8006b2e:	b2da      	uxtb	r2, r3
 8006b30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b32:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006b36:	e002      	b.n	8006b3e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8006b38:	bf00      	nop
 8006b3a:	e000      	b.n	8006b3e <prvProcessReceivedCommands+0x1a6>
					break;
 8006b3c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006b3e:	4b08      	ldr	r3, [pc, #32]	@ (8006b60 <prvProcessReceivedCommands+0x1c8>)
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	1d39      	adds	r1, r7, #4
 8006b44:	2200      	movs	r2, #0
 8006b46:	4618      	mov	r0, r3
 8006b48:	f7fe fbd6 	bl	80052f8 <xQueueReceive>
 8006b4c:	4603      	mov	r3, r0
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	f47f af26 	bne.w	80069a0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8006b54:	bf00      	nop
 8006b56:	bf00      	nop
 8006b58:	3730      	adds	r7, #48	@ 0x30
 8006b5a:	46bd      	mov	sp, r7
 8006b5c:	bd80      	pop	{r7, pc}
 8006b5e:	bf00      	nop
 8006b60:	20000d9c 	.word	0x20000d9c

08006b64 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006b64:	b580      	push	{r7, lr}
 8006b66:	b088      	sub	sp, #32
 8006b68:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006b6a:	e049      	b.n	8006c00 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006b6c:	4b2e      	ldr	r3, [pc, #184]	@ (8006c28 <prvSwitchTimerLists+0xc4>)
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	68db      	ldr	r3, [r3, #12]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006b76:	4b2c      	ldr	r3, [pc, #176]	@ (8006c28 <prvSwitchTimerLists+0xc4>)
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	68db      	ldr	r3, [r3, #12]
 8006b7c:	68db      	ldr	r3, [r3, #12]
 8006b7e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	3304      	adds	r3, #4
 8006b84:	4618      	mov	r0, r3
 8006b86:	f7fe f8a8 	bl	8004cda <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	6a1b      	ldr	r3, [r3, #32]
 8006b8e:	68f8      	ldr	r0, [r7, #12]
 8006b90:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006b98:	f003 0304 	and.w	r3, r3, #4
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d02f      	beq.n	8006c00 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	699b      	ldr	r3, [r3, #24]
 8006ba4:	693a      	ldr	r2, [r7, #16]
 8006ba6:	4413      	add	r3, r2
 8006ba8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006baa:	68ba      	ldr	r2, [r7, #8]
 8006bac:	693b      	ldr	r3, [r7, #16]
 8006bae:	429a      	cmp	r2, r3
 8006bb0:	d90e      	bls.n	8006bd0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	68ba      	ldr	r2, [r7, #8]
 8006bb6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	68fa      	ldr	r2, [r7, #12]
 8006bbc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006bbe:	4b1a      	ldr	r3, [pc, #104]	@ (8006c28 <prvSwitchTimerLists+0xc4>)
 8006bc0:	681a      	ldr	r2, [r3, #0]
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	3304      	adds	r3, #4
 8006bc6:	4619      	mov	r1, r3
 8006bc8:	4610      	mov	r0, r2
 8006bca:	f7fe f84e 	bl	8004c6a <vListInsert>
 8006bce:	e017      	b.n	8006c00 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006bd0:	2300      	movs	r3, #0
 8006bd2:	9300      	str	r3, [sp, #0]
 8006bd4:	2300      	movs	r3, #0
 8006bd6:	693a      	ldr	r2, [r7, #16]
 8006bd8:	2100      	movs	r1, #0
 8006bda:	68f8      	ldr	r0, [r7, #12]
 8006bdc:	f7ff fd5a 	bl	8006694 <xTimerGenericCommand>
 8006be0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d10b      	bne.n	8006c00 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8006be8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bec:	f383 8811 	msr	BASEPRI, r3
 8006bf0:	f3bf 8f6f 	isb	sy
 8006bf4:	f3bf 8f4f 	dsb	sy
 8006bf8:	603b      	str	r3, [r7, #0]
}
 8006bfa:	bf00      	nop
 8006bfc:	bf00      	nop
 8006bfe:	e7fd      	b.n	8006bfc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006c00:	4b09      	ldr	r3, [pc, #36]	@ (8006c28 <prvSwitchTimerLists+0xc4>)
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d1b0      	bne.n	8006b6c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006c0a:	4b07      	ldr	r3, [pc, #28]	@ (8006c28 <prvSwitchTimerLists+0xc4>)
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006c10:	4b06      	ldr	r3, [pc, #24]	@ (8006c2c <prvSwitchTimerLists+0xc8>)
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	4a04      	ldr	r2, [pc, #16]	@ (8006c28 <prvSwitchTimerLists+0xc4>)
 8006c16:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006c18:	4a04      	ldr	r2, [pc, #16]	@ (8006c2c <prvSwitchTimerLists+0xc8>)
 8006c1a:	697b      	ldr	r3, [r7, #20]
 8006c1c:	6013      	str	r3, [r2, #0]
}
 8006c1e:	bf00      	nop
 8006c20:	3718      	adds	r7, #24
 8006c22:	46bd      	mov	sp, r7
 8006c24:	bd80      	pop	{r7, pc}
 8006c26:	bf00      	nop
 8006c28:	20000d94 	.word	0x20000d94
 8006c2c:	20000d98 	.word	0x20000d98

08006c30 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006c30:	b580      	push	{r7, lr}
 8006c32:	b082      	sub	sp, #8
 8006c34:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006c36:	f000 f929 	bl	8006e8c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006c3a:	4b15      	ldr	r3, [pc, #84]	@ (8006c90 <prvCheckForValidListAndQueue+0x60>)
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d120      	bne.n	8006c84 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006c42:	4814      	ldr	r0, [pc, #80]	@ (8006c94 <prvCheckForValidListAndQueue+0x64>)
 8006c44:	f7fd ffc3 	bl	8004bce <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006c48:	4813      	ldr	r0, [pc, #76]	@ (8006c98 <prvCheckForValidListAndQueue+0x68>)
 8006c4a:	f7fd ffc0 	bl	8004bce <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006c4e:	4b13      	ldr	r3, [pc, #76]	@ (8006c9c <prvCheckForValidListAndQueue+0x6c>)
 8006c50:	4a10      	ldr	r2, [pc, #64]	@ (8006c94 <prvCheckForValidListAndQueue+0x64>)
 8006c52:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006c54:	4b12      	ldr	r3, [pc, #72]	@ (8006ca0 <prvCheckForValidListAndQueue+0x70>)
 8006c56:	4a10      	ldr	r2, [pc, #64]	@ (8006c98 <prvCheckForValidListAndQueue+0x68>)
 8006c58:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006c5a:	2300      	movs	r3, #0
 8006c5c:	9300      	str	r3, [sp, #0]
 8006c5e:	4b11      	ldr	r3, [pc, #68]	@ (8006ca4 <prvCheckForValidListAndQueue+0x74>)
 8006c60:	4a11      	ldr	r2, [pc, #68]	@ (8006ca8 <prvCheckForValidListAndQueue+0x78>)
 8006c62:	2110      	movs	r1, #16
 8006c64:	200a      	movs	r0, #10
 8006c66:	f7fe f8cb 	bl	8004e00 <xQueueGenericCreateStatic>
 8006c6a:	4603      	mov	r3, r0
 8006c6c:	4a08      	ldr	r2, [pc, #32]	@ (8006c90 <prvCheckForValidListAndQueue+0x60>)
 8006c6e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006c70:	4b07      	ldr	r3, [pc, #28]	@ (8006c90 <prvCheckForValidListAndQueue+0x60>)
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d005      	beq.n	8006c84 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006c78:	4b05      	ldr	r3, [pc, #20]	@ (8006c90 <prvCheckForValidListAndQueue+0x60>)
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	490b      	ldr	r1, [pc, #44]	@ (8006cac <prvCheckForValidListAndQueue+0x7c>)
 8006c7e:	4618      	mov	r0, r3
 8006c80:	f7fe fd2c 	bl	80056dc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006c84:	f000 f932 	bl	8006eec <vPortExitCritical>
}
 8006c88:	bf00      	nop
 8006c8a:	46bd      	mov	sp, r7
 8006c8c:	bd80      	pop	{r7, pc}
 8006c8e:	bf00      	nop
 8006c90:	20000d9c 	.word	0x20000d9c
 8006c94:	20000d6c 	.word	0x20000d6c
 8006c98:	20000d80 	.word	0x20000d80
 8006c9c:	20000d94 	.word	0x20000d94
 8006ca0:	20000d98 	.word	0x20000d98
 8006ca4:	20000e48 	.word	0x20000e48
 8006ca8:	20000da8 	.word	0x20000da8
 8006cac:	08008d10 	.word	0x08008d10

08006cb0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006cb0:	b480      	push	{r7}
 8006cb2:	b085      	sub	sp, #20
 8006cb4:	af00      	add	r7, sp, #0
 8006cb6:	60f8      	str	r0, [r7, #12]
 8006cb8:	60b9      	str	r1, [r7, #8]
 8006cba:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	3b04      	subs	r3, #4
 8006cc0:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006cc8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	3b04      	subs	r3, #4
 8006cce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006cd0:	68bb      	ldr	r3, [r7, #8]
 8006cd2:	f023 0201 	bic.w	r2, r3, #1
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	3b04      	subs	r3, #4
 8006cde:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006ce0:	4a08      	ldr	r2, [pc, #32]	@ (8006d04 <pxPortInitialiseStack+0x54>)
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	3b14      	subs	r3, #20
 8006cea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006cec:	687a      	ldr	r2, [r7, #4]
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	3b20      	subs	r3, #32
 8006cf6:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006cf8:	68fb      	ldr	r3, [r7, #12]
}
 8006cfa:	4618      	mov	r0, r3
 8006cfc:	3714      	adds	r7, #20
 8006cfe:	46bd      	mov	sp, r7
 8006d00:	bc80      	pop	{r7}
 8006d02:	4770      	bx	lr
 8006d04:	08006d09 	.word	0x08006d09

08006d08 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006d08:	b480      	push	{r7}
 8006d0a:	b085      	sub	sp, #20
 8006d0c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8006d0e:	2300      	movs	r3, #0
 8006d10:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006d12:	4b12      	ldr	r3, [pc, #72]	@ (8006d5c <prvTaskExitError+0x54>)
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006d1a:	d00b      	beq.n	8006d34 <prvTaskExitError+0x2c>
	__asm volatile
 8006d1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d20:	f383 8811 	msr	BASEPRI, r3
 8006d24:	f3bf 8f6f 	isb	sy
 8006d28:	f3bf 8f4f 	dsb	sy
 8006d2c:	60fb      	str	r3, [r7, #12]
}
 8006d2e:	bf00      	nop
 8006d30:	bf00      	nop
 8006d32:	e7fd      	b.n	8006d30 <prvTaskExitError+0x28>
	__asm volatile
 8006d34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d38:	f383 8811 	msr	BASEPRI, r3
 8006d3c:	f3bf 8f6f 	isb	sy
 8006d40:	f3bf 8f4f 	dsb	sy
 8006d44:	60bb      	str	r3, [r7, #8]
}
 8006d46:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006d48:	bf00      	nop
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d0fc      	beq.n	8006d4a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006d50:	bf00      	nop
 8006d52:	bf00      	nop
 8006d54:	3714      	adds	r7, #20
 8006d56:	46bd      	mov	sp, r7
 8006d58:	bc80      	pop	{r7}
 8006d5a:	4770      	bx	lr
 8006d5c:	2000000c 	.word	0x2000000c

08006d60 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006d60:	4b07      	ldr	r3, [pc, #28]	@ (8006d80 <pxCurrentTCBConst2>)
 8006d62:	6819      	ldr	r1, [r3, #0]
 8006d64:	6808      	ldr	r0, [r1, #0]
 8006d66:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006d6a:	f380 8809 	msr	PSP, r0
 8006d6e:	f3bf 8f6f 	isb	sy
 8006d72:	f04f 0000 	mov.w	r0, #0
 8006d76:	f380 8811 	msr	BASEPRI, r0
 8006d7a:	f04e 0e0d 	orr.w	lr, lr, #13
 8006d7e:	4770      	bx	lr

08006d80 <pxCurrentTCBConst2>:
 8006d80:	2000086c 	.word	0x2000086c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006d84:	bf00      	nop
 8006d86:	bf00      	nop

08006d88 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8006d88:	4806      	ldr	r0, [pc, #24]	@ (8006da4 <prvPortStartFirstTask+0x1c>)
 8006d8a:	6800      	ldr	r0, [r0, #0]
 8006d8c:	6800      	ldr	r0, [r0, #0]
 8006d8e:	f380 8808 	msr	MSP, r0
 8006d92:	b662      	cpsie	i
 8006d94:	b661      	cpsie	f
 8006d96:	f3bf 8f4f 	dsb	sy
 8006d9a:	f3bf 8f6f 	isb	sy
 8006d9e:	df00      	svc	0
 8006da0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006da2:	bf00      	nop
 8006da4:	e000ed08 	.word	0xe000ed08

08006da8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006da8:	b580      	push	{r7, lr}
 8006daa:	b084      	sub	sp, #16
 8006dac:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006dae:	4b32      	ldr	r3, [pc, #200]	@ (8006e78 <xPortStartScheduler+0xd0>)
 8006db0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	781b      	ldrb	r3, [r3, #0]
 8006db6:	b2db      	uxtb	r3, r3
 8006db8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	22ff      	movs	r2, #255	@ 0xff
 8006dbe:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	781b      	ldrb	r3, [r3, #0]
 8006dc4:	b2db      	uxtb	r3, r3
 8006dc6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006dc8:	78fb      	ldrb	r3, [r7, #3]
 8006dca:	b2db      	uxtb	r3, r3
 8006dcc:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006dd0:	b2da      	uxtb	r2, r3
 8006dd2:	4b2a      	ldr	r3, [pc, #168]	@ (8006e7c <xPortStartScheduler+0xd4>)
 8006dd4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006dd6:	4b2a      	ldr	r3, [pc, #168]	@ (8006e80 <xPortStartScheduler+0xd8>)
 8006dd8:	2207      	movs	r2, #7
 8006dda:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006ddc:	e009      	b.n	8006df2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8006dde:	4b28      	ldr	r3, [pc, #160]	@ (8006e80 <xPortStartScheduler+0xd8>)
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	3b01      	subs	r3, #1
 8006de4:	4a26      	ldr	r2, [pc, #152]	@ (8006e80 <xPortStartScheduler+0xd8>)
 8006de6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006de8:	78fb      	ldrb	r3, [r7, #3]
 8006dea:	b2db      	uxtb	r3, r3
 8006dec:	005b      	lsls	r3, r3, #1
 8006dee:	b2db      	uxtb	r3, r3
 8006df0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006df2:	78fb      	ldrb	r3, [r7, #3]
 8006df4:	b2db      	uxtb	r3, r3
 8006df6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006dfa:	2b80      	cmp	r3, #128	@ 0x80
 8006dfc:	d0ef      	beq.n	8006dde <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006dfe:	4b20      	ldr	r3, [pc, #128]	@ (8006e80 <xPortStartScheduler+0xd8>)
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	f1c3 0307 	rsb	r3, r3, #7
 8006e06:	2b04      	cmp	r3, #4
 8006e08:	d00b      	beq.n	8006e22 <xPortStartScheduler+0x7a>
	__asm volatile
 8006e0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e0e:	f383 8811 	msr	BASEPRI, r3
 8006e12:	f3bf 8f6f 	isb	sy
 8006e16:	f3bf 8f4f 	dsb	sy
 8006e1a:	60bb      	str	r3, [r7, #8]
}
 8006e1c:	bf00      	nop
 8006e1e:	bf00      	nop
 8006e20:	e7fd      	b.n	8006e1e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006e22:	4b17      	ldr	r3, [pc, #92]	@ (8006e80 <xPortStartScheduler+0xd8>)
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	021b      	lsls	r3, r3, #8
 8006e28:	4a15      	ldr	r2, [pc, #84]	@ (8006e80 <xPortStartScheduler+0xd8>)
 8006e2a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006e2c:	4b14      	ldr	r3, [pc, #80]	@ (8006e80 <xPortStartScheduler+0xd8>)
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006e34:	4a12      	ldr	r2, [pc, #72]	@ (8006e80 <xPortStartScheduler+0xd8>)
 8006e36:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	b2da      	uxtb	r2, r3
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006e40:	4b10      	ldr	r3, [pc, #64]	@ (8006e84 <xPortStartScheduler+0xdc>)
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	4a0f      	ldr	r2, [pc, #60]	@ (8006e84 <xPortStartScheduler+0xdc>)
 8006e46:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006e4a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006e4c:	4b0d      	ldr	r3, [pc, #52]	@ (8006e84 <xPortStartScheduler+0xdc>)
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	4a0c      	ldr	r2, [pc, #48]	@ (8006e84 <xPortStartScheduler+0xdc>)
 8006e52:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006e56:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006e58:	f000 f8b8 	bl	8006fcc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006e5c:	4b0a      	ldr	r3, [pc, #40]	@ (8006e88 <xPortStartScheduler+0xe0>)
 8006e5e:	2200      	movs	r2, #0
 8006e60:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006e62:	f7ff ff91 	bl	8006d88 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006e66:	f7ff f86d 	bl	8005f44 <vTaskSwitchContext>
	prvTaskExitError();
 8006e6a:	f7ff ff4d 	bl	8006d08 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006e6e:	2300      	movs	r3, #0
}
 8006e70:	4618      	mov	r0, r3
 8006e72:	3710      	adds	r7, #16
 8006e74:	46bd      	mov	sp, r7
 8006e76:	bd80      	pop	{r7, pc}
 8006e78:	e000e400 	.word	0xe000e400
 8006e7c:	20000e98 	.word	0x20000e98
 8006e80:	20000e9c 	.word	0x20000e9c
 8006e84:	e000ed20 	.word	0xe000ed20
 8006e88:	2000000c 	.word	0x2000000c

08006e8c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006e8c:	b480      	push	{r7}
 8006e8e:	b083      	sub	sp, #12
 8006e90:	af00      	add	r7, sp, #0
	__asm volatile
 8006e92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e96:	f383 8811 	msr	BASEPRI, r3
 8006e9a:	f3bf 8f6f 	isb	sy
 8006e9e:	f3bf 8f4f 	dsb	sy
 8006ea2:	607b      	str	r3, [r7, #4]
}
 8006ea4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006ea6:	4b0f      	ldr	r3, [pc, #60]	@ (8006ee4 <vPortEnterCritical+0x58>)
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	3301      	adds	r3, #1
 8006eac:	4a0d      	ldr	r2, [pc, #52]	@ (8006ee4 <vPortEnterCritical+0x58>)
 8006eae:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006eb0:	4b0c      	ldr	r3, [pc, #48]	@ (8006ee4 <vPortEnterCritical+0x58>)
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	2b01      	cmp	r3, #1
 8006eb6:	d110      	bne.n	8006eda <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006eb8:	4b0b      	ldr	r3, [pc, #44]	@ (8006ee8 <vPortEnterCritical+0x5c>)
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	b2db      	uxtb	r3, r3
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d00b      	beq.n	8006eda <vPortEnterCritical+0x4e>
	__asm volatile
 8006ec2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ec6:	f383 8811 	msr	BASEPRI, r3
 8006eca:	f3bf 8f6f 	isb	sy
 8006ece:	f3bf 8f4f 	dsb	sy
 8006ed2:	603b      	str	r3, [r7, #0]
}
 8006ed4:	bf00      	nop
 8006ed6:	bf00      	nop
 8006ed8:	e7fd      	b.n	8006ed6 <vPortEnterCritical+0x4a>
	}
}
 8006eda:	bf00      	nop
 8006edc:	370c      	adds	r7, #12
 8006ede:	46bd      	mov	sp, r7
 8006ee0:	bc80      	pop	{r7}
 8006ee2:	4770      	bx	lr
 8006ee4:	2000000c 	.word	0x2000000c
 8006ee8:	e000ed04 	.word	0xe000ed04

08006eec <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006eec:	b480      	push	{r7}
 8006eee:	b083      	sub	sp, #12
 8006ef0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006ef2:	4b12      	ldr	r3, [pc, #72]	@ (8006f3c <vPortExitCritical+0x50>)
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d10b      	bne.n	8006f12 <vPortExitCritical+0x26>
	__asm volatile
 8006efa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006efe:	f383 8811 	msr	BASEPRI, r3
 8006f02:	f3bf 8f6f 	isb	sy
 8006f06:	f3bf 8f4f 	dsb	sy
 8006f0a:	607b      	str	r3, [r7, #4]
}
 8006f0c:	bf00      	nop
 8006f0e:	bf00      	nop
 8006f10:	e7fd      	b.n	8006f0e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006f12:	4b0a      	ldr	r3, [pc, #40]	@ (8006f3c <vPortExitCritical+0x50>)
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	3b01      	subs	r3, #1
 8006f18:	4a08      	ldr	r2, [pc, #32]	@ (8006f3c <vPortExitCritical+0x50>)
 8006f1a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006f1c:	4b07      	ldr	r3, [pc, #28]	@ (8006f3c <vPortExitCritical+0x50>)
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d105      	bne.n	8006f30 <vPortExitCritical+0x44>
 8006f24:	2300      	movs	r3, #0
 8006f26:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006f28:	683b      	ldr	r3, [r7, #0]
 8006f2a:	f383 8811 	msr	BASEPRI, r3
}
 8006f2e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006f30:	bf00      	nop
 8006f32:	370c      	adds	r7, #12
 8006f34:	46bd      	mov	sp, r7
 8006f36:	bc80      	pop	{r7}
 8006f38:	4770      	bx	lr
 8006f3a:	bf00      	nop
 8006f3c:	2000000c 	.word	0x2000000c

08006f40 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006f40:	f3ef 8009 	mrs	r0, PSP
 8006f44:	f3bf 8f6f 	isb	sy
 8006f48:	4b0d      	ldr	r3, [pc, #52]	@ (8006f80 <pxCurrentTCBConst>)
 8006f4a:	681a      	ldr	r2, [r3, #0]
 8006f4c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006f50:	6010      	str	r0, [r2, #0]
 8006f52:	e92d 4008 	stmdb	sp!, {r3, lr}
 8006f56:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006f5a:	f380 8811 	msr	BASEPRI, r0
 8006f5e:	f7fe fff1 	bl	8005f44 <vTaskSwitchContext>
 8006f62:	f04f 0000 	mov.w	r0, #0
 8006f66:	f380 8811 	msr	BASEPRI, r0
 8006f6a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8006f6e:	6819      	ldr	r1, [r3, #0]
 8006f70:	6808      	ldr	r0, [r1, #0]
 8006f72:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006f76:	f380 8809 	msr	PSP, r0
 8006f7a:	f3bf 8f6f 	isb	sy
 8006f7e:	4770      	bx	lr

08006f80 <pxCurrentTCBConst>:
 8006f80:	2000086c 	.word	0x2000086c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006f84:	bf00      	nop
 8006f86:	bf00      	nop

08006f88 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006f88:	b580      	push	{r7, lr}
 8006f8a:	b082      	sub	sp, #8
 8006f8c:	af00      	add	r7, sp, #0
	__asm volatile
 8006f8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f92:	f383 8811 	msr	BASEPRI, r3
 8006f96:	f3bf 8f6f 	isb	sy
 8006f9a:	f3bf 8f4f 	dsb	sy
 8006f9e:	607b      	str	r3, [r7, #4]
}
 8006fa0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006fa2:	f7fe ff15 	bl	8005dd0 <xTaskIncrementTick>
 8006fa6:	4603      	mov	r3, r0
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d003      	beq.n	8006fb4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006fac:	4b06      	ldr	r3, [pc, #24]	@ (8006fc8 <xPortSysTickHandler+0x40>)
 8006fae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006fb2:	601a      	str	r2, [r3, #0]
 8006fb4:	2300      	movs	r3, #0
 8006fb6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006fb8:	683b      	ldr	r3, [r7, #0]
 8006fba:	f383 8811 	msr	BASEPRI, r3
}
 8006fbe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006fc0:	bf00      	nop
 8006fc2:	3708      	adds	r7, #8
 8006fc4:	46bd      	mov	sp, r7
 8006fc6:	bd80      	pop	{r7, pc}
 8006fc8:	e000ed04 	.word	0xe000ed04

08006fcc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006fcc:	b480      	push	{r7}
 8006fce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006fd0:	4b0a      	ldr	r3, [pc, #40]	@ (8006ffc <vPortSetupTimerInterrupt+0x30>)
 8006fd2:	2200      	movs	r2, #0
 8006fd4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006fd6:	4b0a      	ldr	r3, [pc, #40]	@ (8007000 <vPortSetupTimerInterrupt+0x34>)
 8006fd8:	2200      	movs	r2, #0
 8006fda:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006fdc:	4b09      	ldr	r3, [pc, #36]	@ (8007004 <vPortSetupTimerInterrupt+0x38>)
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	4a09      	ldr	r2, [pc, #36]	@ (8007008 <vPortSetupTimerInterrupt+0x3c>)
 8006fe2:	fba2 2303 	umull	r2, r3, r2, r3
 8006fe6:	099b      	lsrs	r3, r3, #6
 8006fe8:	4a08      	ldr	r2, [pc, #32]	@ (800700c <vPortSetupTimerInterrupt+0x40>)
 8006fea:	3b01      	subs	r3, #1
 8006fec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006fee:	4b03      	ldr	r3, [pc, #12]	@ (8006ffc <vPortSetupTimerInterrupt+0x30>)
 8006ff0:	2207      	movs	r2, #7
 8006ff2:	601a      	str	r2, [r3, #0]
}
 8006ff4:	bf00      	nop
 8006ff6:	46bd      	mov	sp, r7
 8006ff8:	bc80      	pop	{r7}
 8006ffa:	4770      	bx	lr
 8006ffc:	e000e010 	.word	0xe000e010
 8007000:	e000e018 	.word	0xe000e018
 8007004:	20000000 	.word	0x20000000
 8007008:	10624dd3 	.word	0x10624dd3
 800700c:	e000e014 	.word	0xe000e014

08007010 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007010:	b480      	push	{r7}
 8007012:	b085      	sub	sp, #20
 8007014:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007016:	f3ef 8305 	mrs	r3, IPSR
 800701a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	2b0f      	cmp	r3, #15
 8007020:	d915      	bls.n	800704e <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007022:	4a17      	ldr	r2, [pc, #92]	@ (8007080 <vPortValidateInterruptPriority+0x70>)
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	4413      	add	r3, r2
 8007028:	781b      	ldrb	r3, [r3, #0]
 800702a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800702c:	4b15      	ldr	r3, [pc, #84]	@ (8007084 <vPortValidateInterruptPriority+0x74>)
 800702e:	781b      	ldrb	r3, [r3, #0]
 8007030:	7afa      	ldrb	r2, [r7, #11]
 8007032:	429a      	cmp	r2, r3
 8007034:	d20b      	bcs.n	800704e <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8007036:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800703a:	f383 8811 	msr	BASEPRI, r3
 800703e:	f3bf 8f6f 	isb	sy
 8007042:	f3bf 8f4f 	dsb	sy
 8007046:	607b      	str	r3, [r7, #4]
}
 8007048:	bf00      	nop
 800704a:	bf00      	nop
 800704c:	e7fd      	b.n	800704a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800704e:	4b0e      	ldr	r3, [pc, #56]	@ (8007088 <vPortValidateInterruptPriority+0x78>)
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007056:	4b0d      	ldr	r3, [pc, #52]	@ (800708c <vPortValidateInterruptPriority+0x7c>)
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	429a      	cmp	r2, r3
 800705c:	d90b      	bls.n	8007076 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800705e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007062:	f383 8811 	msr	BASEPRI, r3
 8007066:	f3bf 8f6f 	isb	sy
 800706a:	f3bf 8f4f 	dsb	sy
 800706e:	603b      	str	r3, [r7, #0]
}
 8007070:	bf00      	nop
 8007072:	bf00      	nop
 8007074:	e7fd      	b.n	8007072 <vPortValidateInterruptPriority+0x62>
	}
 8007076:	bf00      	nop
 8007078:	3714      	adds	r7, #20
 800707a:	46bd      	mov	sp, r7
 800707c:	bc80      	pop	{r7}
 800707e:	4770      	bx	lr
 8007080:	e000e3f0 	.word	0xe000e3f0
 8007084:	20000e98 	.word	0x20000e98
 8007088:	e000ed0c 	.word	0xe000ed0c
 800708c:	20000e9c 	.word	0x20000e9c

08007090 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007090:	b580      	push	{r7, lr}
 8007092:	b08a      	sub	sp, #40	@ 0x28
 8007094:	af00      	add	r7, sp, #0
 8007096:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007098:	2300      	movs	r3, #0
 800709a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800709c:	f7fe fdde 	bl	8005c5c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80070a0:	4b5c      	ldr	r3, [pc, #368]	@ (8007214 <pvPortMalloc+0x184>)
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d101      	bne.n	80070ac <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80070a8:	f000 f924 	bl	80072f4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80070ac:	4b5a      	ldr	r3, [pc, #360]	@ (8007218 <pvPortMalloc+0x188>)
 80070ae:	681a      	ldr	r2, [r3, #0]
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	4013      	ands	r3, r2
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	f040 8095 	bne.w	80071e4 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d01e      	beq.n	80070fe <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80070c0:	2208      	movs	r2, #8
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	4413      	add	r3, r2
 80070c6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	f003 0307 	and.w	r3, r3, #7
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d015      	beq.n	80070fe <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	f023 0307 	bic.w	r3, r3, #7
 80070d8:	3308      	adds	r3, #8
 80070da:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	f003 0307 	and.w	r3, r3, #7
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d00b      	beq.n	80070fe <pvPortMalloc+0x6e>
	__asm volatile
 80070e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070ea:	f383 8811 	msr	BASEPRI, r3
 80070ee:	f3bf 8f6f 	isb	sy
 80070f2:	f3bf 8f4f 	dsb	sy
 80070f6:	617b      	str	r3, [r7, #20]
}
 80070f8:	bf00      	nop
 80070fa:	bf00      	nop
 80070fc:	e7fd      	b.n	80070fa <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	2b00      	cmp	r3, #0
 8007102:	d06f      	beq.n	80071e4 <pvPortMalloc+0x154>
 8007104:	4b45      	ldr	r3, [pc, #276]	@ (800721c <pvPortMalloc+0x18c>)
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	687a      	ldr	r2, [r7, #4]
 800710a:	429a      	cmp	r2, r3
 800710c:	d86a      	bhi.n	80071e4 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800710e:	4b44      	ldr	r3, [pc, #272]	@ (8007220 <pvPortMalloc+0x190>)
 8007110:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007112:	4b43      	ldr	r3, [pc, #268]	@ (8007220 <pvPortMalloc+0x190>)
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007118:	e004      	b.n	8007124 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800711a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800711c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800711e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007124:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007126:	685b      	ldr	r3, [r3, #4]
 8007128:	687a      	ldr	r2, [r7, #4]
 800712a:	429a      	cmp	r2, r3
 800712c:	d903      	bls.n	8007136 <pvPortMalloc+0xa6>
 800712e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	2b00      	cmp	r3, #0
 8007134:	d1f1      	bne.n	800711a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007136:	4b37      	ldr	r3, [pc, #220]	@ (8007214 <pvPortMalloc+0x184>)
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800713c:	429a      	cmp	r2, r3
 800713e:	d051      	beq.n	80071e4 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007140:	6a3b      	ldr	r3, [r7, #32]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	2208      	movs	r2, #8
 8007146:	4413      	add	r3, r2
 8007148:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800714a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800714c:	681a      	ldr	r2, [r3, #0]
 800714e:	6a3b      	ldr	r3, [r7, #32]
 8007150:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007152:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007154:	685a      	ldr	r2, [r3, #4]
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	1ad2      	subs	r2, r2, r3
 800715a:	2308      	movs	r3, #8
 800715c:	005b      	lsls	r3, r3, #1
 800715e:	429a      	cmp	r2, r3
 8007160:	d920      	bls.n	80071a4 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007162:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	4413      	add	r3, r2
 8007168:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800716a:	69bb      	ldr	r3, [r7, #24]
 800716c:	f003 0307 	and.w	r3, r3, #7
 8007170:	2b00      	cmp	r3, #0
 8007172:	d00b      	beq.n	800718c <pvPortMalloc+0xfc>
	__asm volatile
 8007174:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007178:	f383 8811 	msr	BASEPRI, r3
 800717c:	f3bf 8f6f 	isb	sy
 8007180:	f3bf 8f4f 	dsb	sy
 8007184:	613b      	str	r3, [r7, #16]
}
 8007186:	bf00      	nop
 8007188:	bf00      	nop
 800718a:	e7fd      	b.n	8007188 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800718c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800718e:	685a      	ldr	r2, [r3, #4]
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	1ad2      	subs	r2, r2, r3
 8007194:	69bb      	ldr	r3, [r7, #24]
 8007196:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007198:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800719a:	687a      	ldr	r2, [r7, #4]
 800719c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800719e:	69b8      	ldr	r0, [r7, #24]
 80071a0:	f000 f90a 	bl	80073b8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80071a4:	4b1d      	ldr	r3, [pc, #116]	@ (800721c <pvPortMalloc+0x18c>)
 80071a6:	681a      	ldr	r2, [r3, #0]
 80071a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071aa:	685b      	ldr	r3, [r3, #4]
 80071ac:	1ad3      	subs	r3, r2, r3
 80071ae:	4a1b      	ldr	r2, [pc, #108]	@ (800721c <pvPortMalloc+0x18c>)
 80071b0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80071b2:	4b1a      	ldr	r3, [pc, #104]	@ (800721c <pvPortMalloc+0x18c>)
 80071b4:	681a      	ldr	r2, [r3, #0]
 80071b6:	4b1b      	ldr	r3, [pc, #108]	@ (8007224 <pvPortMalloc+0x194>)
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	429a      	cmp	r2, r3
 80071bc:	d203      	bcs.n	80071c6 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80071be:	4b17      	ldr	r3, [pc, #92]	@ (800721c <pvPortMalloc+0x18c>)
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	4a18      	ldr	r2, [pc, #96]	@ (8007224 <pvPortMalloc+0x194>)
 80071c4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80071c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071c8:	685a      	ldr	r2, [r3, #4]
 80071ca:	4b13      	ldr	r3, [pc, #76]	@ (8007218 <pvPortMalloc+0x188>)
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	431a      	orrs	r2, r3
 80071d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071d2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80071d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071d6:	2200      	movs	r2, #0
 80071d8:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80071da:	4b13      	ldr	r3, [pc, #76]	@ (8007228 <pvPortMalloc+0x198>)
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	3301      	adds	r3, #1
 80071e0:	4a11      	ldr	r2, [pc, #68]	@ (8007228 <pvPortMalloc+0x198>)
 80071e2:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80071e4:	f7fe fd48 	bl	8005c78 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80071e8:	69fb      	ldr	r3, [r7, #28]
 80071ea:	f003 0307 	and.w	r3, r3, #7
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d00b      	beq.n	800720a <pvPortMalloc+0x17a>
	__asm volatile
 80071f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071f6:	f383 8811 	msr	BASEPRI, r3
 80071fa:	f3bf 8f6f 	isb	sy
 80071fe:	f3bf 8f4f 	dsb	sy
 8007202:	60fb      	str	r3, [r7, #12]
}
 8007204:	bf00      	nop
 8007206:	bf00      	nop
 8007208:	e7fd      	b.n	8007206 <pvPortMalloc+0x176>
	return pvReturn;
 800720a:	69fb      	ldr	r3, [r7, #28]
}
 800720c:	4618      	mov	r0, r3
 800720e:	3728      	adds	r7, #40	@ 0x28
 8007210:	46bd      	mov	sp, r7
 8007212:	bd80      	pop	{r7, pc}
 8007214:	20001aa8 	.word	0x20001aa8
 8007218:	20001abc 	.word	0x20001abc
 800721c:	20001aac 	.word	0x20001aac
 8007220:	20001aa0 	.word	0x20001aa0
 8007224:	20001ab0 	.word	0x20001ab0
 8007228:	20001ab4 	.word	0x20001ab4

0800722c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800722c:	b580      	push	{r7, lr}
 800722e:	b086      	sub	sp, #24
 8007230:	af00      	add	r7, sp, #0
 8007232:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	2b00      	cmp	r3, #0
 800723c:	d04f      	beq.n	80072de <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800723e:	2308      	movs	r3, #8
 8007240:	425b      	negs	r3, r3
 8007242:	697a      	ldr	r2, [r7, #20]
 8007244:	4413      	add	r3, r2
 8007246:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007248:	697b      	ldr	r3, [r7, #20]
 800724a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800724c:	693b      	ldr	r3, [r7, #16]
 800724e:	685a      	ldr	r2, [r3, #4]
 8007250:	4b25      	ldr	r3, [pc, #148]	@ (80072e8 <vPortFree+0xbc>)
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	4013      	ands	r3, r2
 8007256:	2b00      	cmp	r3, #0
 8007258:	d10b      	bne.n	8007272 <vPortFree+0x46>
	__asm volatile
 800725a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800725e:	f383 8811 	msr	BASEPRI, r3
 8007262:	f3bf 8f6f 	isb	sy
 8007266:	f3bf 8f4f 	dsb	sy
 800726a:	60fb      	str	r3, [r7, #12]
}
 800726c:	bf00      	nop
 800726e:	bf00      	nop
 8007270:	e7fd      	b.n	800726e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007272:	693b      	ldr	r3, [r7, #16]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	2b00      	cmp	r3, #0
 8007278:	d00b      	beq.n	8007292 <vPortFree+0x66>
	__asm volatile
 800727a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800727e:	f383 8811 	msr	BASEPRI, r3
 8007282:	f3bf 8f6f 	isb	sy
 8007286:	f3bf 8f4f 	dsb	sy
 800728a:	60bb      	str	r3, [r7, #8]
}
 800728c:	bf00      	nop
 800728e:	bf00      	nop
 8007290:	e7fd      	b.n	800728e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007292:	693b      	ldr	r3, [r7, #16]
 8007294:	685a      	ldr	r2, [r3, #4]
 8007296:	4b14      	ldr	r3, [pc, #80]	@ (80072e8 <vPortFree+0xbc>)
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	4013      	ands	r3, r2
 800729c:	2b00      	cmp	r3, #0
 800729e:	d01e      	beq.n	80072de <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80072a0:	693b      	ldr	r3, [r7, #16]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d11a      	bne.n	80072de <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80072a8:	693b      	ldr	r3, [r7, #16]
 80072aa:	685a      	ldr	r2, [r3, #4]
 80072ac:	4b0e      	ldr	r3, [pc, #56]	@ (80072e8 <vPortFree+0xbc>)
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	43db      	mvns	r3, r3
 80072b2:	401a      	ands	r2, r3
 80072b4:	693b      	ldr	r3, [r7, #16]
 80072b6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80072b8:	f7fe fcd0 	bl	8005c5c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80072bc:	693b      	ldr	r3, [r7, #16]
 80072be:	685a      	ldr	r2, [r3, #4]
 80072c0:	4b0a      	ldr	r3, [pc, #40]	@ (80072ec <vPortFree+0xc0>)
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	4413      	add	r3, r2
 80072c6:	4a09      	ldr	r2, [pc, #36]	@ (80072ec <vPortFree+0xc0>)
 80072c8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80072ca:	6938      	ldr	r0, [r7, #16]
 80072cc:	f000 f874 	bl	80073b8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80072d0:	4b07      	ldr	r3, [pc, #28]	@ (80072f0 <vPortFree+0xc4>)
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	3301      	adds	r3, #1
 80072d6:	4a06      	ldr	r2, [pc, #24]	@ (80072f0 <vPortFree+0xc4>)
 80072d8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80072da:	f7fe fccd 	bl	8005c78 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80072de:	bf00      	nop
 80072e0:	3718      	adds	r7, #24
 80072e2:	46bd      	mov	sp, r7
 80072e4:	bd80      	pop	{r7, pc}
 80072e6:	bf00      	nop
 80072e8:	20001abc 	.word	0x20001abc
 80072ec:	20001aac 	.word	0x20001aac
 80072f0:	20001ab8 	.word	0x20001ab8

080072f4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80072f4:	b480      	push	{r7}
 80072f6:	b085      	sub	sp, #20
 80072f8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80072fa:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80072fe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007300:	4b27      	ldr	r3, [pc, #156]	@ (80073a0 <prvHeapInit+0xac>)
 8007302:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	f003 0307 	and.w	r3, r3, #7
 800730a:	2b00      	cmp	r3, #0
 800730c:	d00c      	beq.n	8007328 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	3307      	adds	r3, #7
 8007312:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	f023 0307 	bic.w	r3, r3, #7
 800731a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800731c:	68ba      	ldr	r2, [r7, #8]
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	1ad3      	subs	r3, r2, r3
 8007322:	4a1f      	ldr	r2, [pc, #124]	@ (80073a0 <prvHeapInit+0xac>)
 8007324:	4413      	add	r3, r2
 8007326:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800732c:	4a1d      	ldr	r2, [pc, #116]	@ (80073a4 <prvHeapInit+0xb0>)
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007332:	4b1c      	ldr	r3, [pc, #112]	@ (80073a4 <prvHeapInit+0xb0>)
 8007334:	2200      	movs	r2, #0
 8007336:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	68ba      	ldr	r2, [r7, #8]
 800733c:	4413      	add	r3, r2
 800733e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007340:	2208      	movs	r2, #8
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	1a9b      	subs	r3, r3, r2
 8007346:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	f023 0307 	bic.w	r3, r3, #7
 800734e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	4a15      	ldr	r2, [pc, #84]	@ (80073a8 <prvHeapInit+0xb4>)
 8007354:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007356:	4b14      	ldr	r3, [pc, #80]	@ (80073a8 <prvHeapInit+0xb4>)
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	2200      	movs	r2, #0
 800735c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800735e:	4b12      	ldr	r3, [pc, #72]	@ (80073a8 <prvHeapInit+0xb4>)
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	2200      	movs	r2, #0
 8007364:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800736a:	683b      	ldr	r3, [r7, #0]
 800736c:	68fa      	ldr	r2, [r7, #12]
 800736e:	1ad2      	subs	r2, r2, r3
 8007370:	683b      	ldr	r3, [r7, #0]
 8007372:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007374:	4b0c      	ldr	r3, [pc, #48]	@ (80073a8 <prvHeapInit+0xb4>)
 8007376:	681a      	ldr	r2, [r3, #0]
 8007378:	683b      	ldr	r3, [r7, #0]
 800737a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800737c:	683b      	ldr	r3, [r7, #0]
 800737e:	685b      	ldr	r3, [r3, #4]
 8007380:	4a0a      	ldr	r2, [pc, #40]	@ (80073ac <prvHeapInit+0xb8>)
 8007382:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007384:	683b      	ldr	r3, [r7, #0]
 8007386:	685b      	ldr	r3, [r3, #4]
 8007388:	4a09      	ldr	r2, [pc, #36]	@ (80073b0 <prvHeapInit+0xbc>)
 800738a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800738c:	4b09      	ldr	r3, [pc, #36]	@ (80073b4 <prvHeapInit+0xc0>)
 800738e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8007392:	601a      	str	r2, [r3, #0]
}
 8007394:	bf00      	nop
 8007396:	3714      	adds	r7, #20
 8007398:	46bd      	mov	sp, r7
 800739a:	bc80      	pop	{r7}
 800739c:	4770      	bx	lr
 800739e:	bf00      	nop
 80073a0:	20000ea0 	.word	0x20000ea0
 80073a4:	20001aa0 	.word	0x20001aa0
 80073a8:	20001aa8 	.word	0x20001aa8
 80073ac:	20001ab0 	.word	0x20001ab0
 80073b0:	20001aac 	.word	0x20001aac
 80073b4:	20001abc 	.word	0x20001abc

080073b8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80073b8:	b480      	push	{r7}
 80073ba:	b085      	sub	sp, #20
 80073bc:	af00      	add	r7, sp, #0
 80073be:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80073c0:	4b27      	ldr	r3, [pc, #156]	@ (8007460 <prvInsertBlockIntoFreeList+0xa8>)
 80073c2:	60fb      	str	r3, [r7, #12]
 80073c4:	e002      	b.n	80073cc <prvInsertBlockIntoFreeList+0x14>
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	60fb      	str	r3, [r7, #12]
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	687a      	ldr	r2, [r7, #4]
 80073d2:	429a      	cmp	r2, r3
 80073d4:	d8f7      	bhi.n	80073c6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	685b      	ldr	r3, [r3, #4]
 80073de:	68ba      	ldr	r2, [r7, #8]
 80073e0:	4413      	add	r3, r2
 80073e2:	687a      	ldr	r2, [r7, #4]
 80073e4:	429a      	cmp	r2, r3
 80073e6:	d108      	bne.n	80073fa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	685a      	ldr	r2, [r3, #4]
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	685b      	ldr	r3, [r3, #4]
 80073f0:	441a      	add	r2, r3
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	685b      	ldr	r3, [r3, #4]
 8007402:	68ba      	ldr	r2, [r7, #8]
 8007404:	441a      	add	r2, r3
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	429a      	cmp	r2, r3
 800740c:	d118      	bne.n	8007440 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	681a      	ldr	r2, [r3, #0]
 8007412:	4b14      	ldr	r3, [pc, #80]	@ (8007464 <prvInsertBlockIntoFreeList+0xac>)
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	429a      	cmp	r2, r3
 8007418:	d00d      	beq.n	8007436 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	685a      	ldr	r2, [r3, #4]
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	685b      	ldr	r3, [r3, #4]
 8007424:	441a      	add	r2, r3
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	681a      	ldr	r2, [r3, #0]
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	601a      	str	r2, [r3, #0]
 8007434:	e008      	b.n	8007448 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007436:	4b0b      	ldr	r3, [pc, #44]	@ (8007464 <prvInsertBlockIntoFreeList+0xac>)
 8007438:	681a      	ldr	r2, [r3, #0]
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	601a      	str	r2, [r3, #0]
 800743e:	e003      	b.n	8007448 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	681a      	ldr	r2, [r3, #0]
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007448:	68fa      	ldr	r2, [r7, #12]
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	429a      	cmp	r2, r3
 800744e:	d002      	beq.n	8007456 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	687a      	ldr	r2, [r7, #4]
 8007454:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007456:	bf00      	nop
 8007458:	3714      	adds	r7, #20
 800745a:	46bd      	mov	sp, r7
 800745c:	bc80      	pop	{r7}
 800745e:	4770      	bx	lr
 8007460:	20001aa0 	.word	0x20001aa0
 8007464:	20001aa8 	.word	0x20001aa8

08007468 <bme68x_spi_read>:

/*!
 * SPI read function map to COINES platform
 */
BME68X_INTF_RET_TYPE bme68x_spi_read(uint8_t reg_addr, uint8_t *reg_data, uint32_t len, void *intf_ptr)
{
 8007468:	b580      	push	{r7, lr}
 800746a:	b088      	sub	sp, #32
 800746c:	af02      	add	r7, sp, #8
 800746e:	60b9      	str	r1, [r7, #8]
 8007470:	607a      	str	r2, [r7, #4]
 8007472:	603b      	str	r3, [r7, #0]
 8007474:	4603      	mov	r3, r0
 8007476:	73fb      	strb	r3, [r7, #15]
    HAL_StatusTypeDef err;
    BME68X_INTF_RET_TYPE ret;
    uint8_t device_addr = *(uint8_t*)intf_ptr;
 8007478:	683b      	ldr	r3, [r7, #0]
 800747a:	781b      	ldrb	r3, [r3, #0]
 800747c:	75bb      	strb	r3, [r7, #22]
    memset((void *)r_buffer, 0, BUFFER_SIZE);
 800747e:	2208      	movs	r2, #8
 8007480:	2100      	movs	r1, #0
 8007482:	481c      	ldr	r0, [pc, #112]	@ (80074f4 <bme68x_spi_read+0x8c>)
 8007484:	f000 fd5b 	bl	8007f3e <memset>
    memset((void *)w_buffer, 0, BUFFER_SIZE);
 8007488:	2208      	movs	r2, #8
 800748a:	2100      	movs	r1, #0
 800748c:	481a      	ldr	r0, [pc, #104]	@ (80074f8 <bme68x_spi_read+0x90>)
 800748e:	f000 fd56 	bl	8007f3e <memset>
    w_buffer[0] = reg_addr;
 8007492:	4a19      	ldr	r2, [pc, #100]	@ (80074f8 <bme68x_spi_read+0x90>)
 8007494:	7bfb      	ldrb	r3, [r7, #15]
 8007496:	7013      	strb	r3, [r2, #0]
    (void)intf_ptr;

    /* Write control byte */
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8007498:	2200      	movs	r2, #0
 800749a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800749e:	4817      	ldr	r0, [pc, #92]	@ (80074fc <bme68x_spi_read+0x94>)
 80074a0:	f7fb ff44 	bl	800332c <HAL_GPIO_WritePin>
    err = HAL_SPI_TransmitReceive(&hspi1,
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	b29b      	uxth	r3, r3
 80074a8:	3301      	adds	r3, #1
 80074aa:	b29b      	uxth	r3, r3
 80074ac:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80074b0:	9200      	str	r2, [sp, #0]
 80074b2:	4a10      	ldr	r2, [pc, #64]	@ (80074f4 <bme68x_spi_read+0x8c>)
 80074b4:	4910      	ldr	r1, [pc, #64]	@ (80074f8 <bme68x_spi_read+0x90>)
 80074b6:	4812      	ldr	r0, [pc, #72]	@ (8007500 <bme68x_spi_read+0x98>)
 80074b8:	f7fc fd44 	bl	8003f44 <HAL_SPI_TransmitReceive>
 80074bc:	4603      	mov	r3, r0
 80074be:	757b      	strb	r3, [r7, #21]
        w_buffer, 
        r_buffer, 
        len+1,
        portMAX_DELAY);
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 80074c0:	2201      	movs	r2, #1
 80074c2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80074c6:	480d      	ldr	r0, [pc, #52]	@ (80074fc <bme68x_spi_read+0x94>)
 80074c8:	f7fb ff30 	bl	800332c <HAL_GPIO_WritePin>
    if(err == HAL_OK)
 80074cc:	7d7b      	ldrb	r3, [r7, #21]
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d107      	bne.n	80074e2 <bme68x_spi_read+0x7a>
    {
        memcpy(reg_data, &r_buffer[1], len); /* Read starts after write of reg_addr*/
 80074d2:	687a      	ldr	r2, [r7, #4]
 80074d4:	490b      	ldr	r1, [pc, #44]	@ (8007504 <bme68x_spi_read+0x9c>)
 80074d6:	68b8      	ldr	r0, [r7, #8]
 80074d8:	f000 fe0b 	bl	80080f2 <memcpy>
        ret = BME68X_INTF_RET_SUCCESS;
 80074dc:	2300      	movs	r3, #0
 80074de:	75fb      	strb	r3, [r7, #23]
 80074e0:	e001      	b.n	80074e6 <bme68x_spi_read+0x7e>
    }
    else
    {
        ret = -1;
 80074e2:	23ff      	movs	r3, #255	@ 0xff
 80074e4:	75fb      	strb	r3, [r7, #23]
    }
    return ret;
 80074e6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80074ea:	4618      	mov	r0, r3
 80074ec:	3718      	adds	r7, #24
 80074ee:	46bd      	mov	sp, r7
 80074f0:	bd80      	pop	{r7, pc}
 80074f2:	bf00      	nop
 80074f4:	20001b1c 	.word	0x20001b1c
 80074f8:	20001b24 	.word	0x20001b24
 80074fc:	40010800 	.word	0x40010800
 8007500:	20001ac4 	.word	0x20001ac4
 8007504:	20001b1d 	.word	0x20001b1d

08007508 <bme68x_spi_write>:

/*!
 * SPI write function map to COINES platform
 */
BME68X_INTF_RET_TYPE bme68x_spi_write(uint8_t reg_addr, const uint8_t *reg_data, uint32_t len, void *intf_ptr)
{
 8007508:	b580      	push	{r7, lr}
 800750a:	b086      	sub	sp, #24
 800750c:	af00      	add	r7, sp, #0
 800750e:	60b9      	str	r1, [r7, #8]
 8007510:	607a      	str	r2, [r7, #4]
 8007512:	603b      	str	r3, [r7, #0]
 8007514:	4603      	mov	r3, r0
 8007516:	73fb      	strb	r3, [r7, #15]
    HAL_StatusTypeDef err;
    BME68X_INTF_RET_TYPE ret;
    uint8_t device_addr = *(uint8_t*)intf_ptr;
 8007518:	683b      	ldr	r3, [r7, #0]
 800751a:	781b      	ldrb	r3, [r3, #0]
 800751c:	75bb      	strb	r3, [r7, #22]

    (void)intf_ptr;
    memset((void *)w_buffer, 0, BUFFER_SIZE);
 800751e:	2208      	movs	r2, #8
 8007520:	2100      	movs	r1, #0
 8007522:	4819      	ldr	r0, [pc, #100]	@ (8007588 <bme68x_spi_write+0x80>)
 8007524:	f000 fd0b 	bl	8007f3e <memset>

    
    w_buffer[0] = reg_addr;
 8007528:	4a17      	ldr	r2, [pc, #92]	@ (8007588 <bme68x_spi_write+0x80>)
 800752a:	7bfb      	ldrb	r3, [r7, #15]
 800752c:	7013      	strb	r3, [r2, #0]
    memcpy((w_buffer +1), reg_data, len);
 800752e:	4b17      	ldr	r3, [pc, #92]	@ (800758c <bme68x_spi_write+0x84>)
 8007530:	687a      	ldr	r2, [r7, #4]
 8007532:	68b9      	ldr	r1, [r7, #8]
 8007534:	4618      	mov	r0, r3
 8007536:	f000 fddc 	bl	80080f2 <memcpy>

    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 800753a:	2200      	movs	r2, #0
 800753c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007540:	4813      	ldr	r0, [pc, #76]	@ (8007590 <bme68x_spi_write+0x88>)
 8007542:	f7fb fef3 	bl	800332c <HAL_GPIO_WritePin>
    err = HAL_SPI_Transmit(&hspi1, 
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	b29b      	uxth	r3, r3
 800754a:	3301      	adds	r3, #1
 800754c:	b29a      	uxth	r2, r3
 800754e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007552:	490d      	ldr	r1, [pc, #52]	@ (8007588 <bme68x_spi_write+0x80>)
 8007554:	480f      	ldr	r0, [pc, #60]	@ (8007594 <bme68x_spi_write+0x8c>)
 8007556:	f7fc fbb1 	bl	8003cbc <HAL_SPI_Transmit>
 800755a:	4603      	mov	r3, r0
 800755c:	757b      	strb	r3, [r7, #21]
        w_buffer, 
        len + 1, 
        portMAX_DELAY);
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 800755e:	2201      	movs	r2, #1
 8007560:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007564:	480a      	ldr	r0, [pc, #40]	@ (8007590 <bme68x_spi_write+0x88>)
 8007566:	f7fb fee1 	bl	800332c <HAL_GPIO_WritePin>
    if(err == HAL_OK)
 800756a:	7d7b      	ldrb	r3, [r7, #21]
 800756c:	2b00      	cmp	r3, #0
 800756e:	d102      	bne.n	8007576 <bme68x_spi_write+0x6e>
    {
        ret = BME68X_INTF_RET_SUCCESS;
 8007570:	2300      	movs	r3, #0
 8007572:	75fb      	strb	r3, [r7, #23]
 8007574:	e001      	b.n	800757a <bme68x_spi_write+0x72>
    }
    else
    {
        ret = -1;
 8007576:	23ff      	movs	r3, #255	@ 0xff
 8007578:	75fb      	strb	r3, [r7, #23]
    }
    return ret;
 800757a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800757e:	4618      	mov	r0, r3
 8007580:	3718      	adds	r7, #24
 8007582:	46bd      	mov	sp, r7
 8007584:	bd80      	pop	{r7, pc}
 8007586:	bf00      	nop
 8007588:	20001b24 	.word	0x20001b24
 800758c:	20001b25 	.word	0x20001b25
 8007590:	40010800 	.word	0x40010800
 8007594:	20001ac4 	.word	0x20001ac4

08007598 <bme68x_delay_us>:

/*!
 * Delay function map to COINES platform
 */
void bme68x_delay_us(uint32_t period, void *intf_ptr)
{
 8007598:	b580      	push	{r7, lr}
 800759a:	b082      	sub	sp, #8
 800759c:	af00      	add	r7, sp, #0
 800759e:	6078      	str	r0, [r7, #4]
 80075a0:	6039      	str	r1, [r7, #0]
    (void)intf_ptr;
    vTaskDelay(period/1000);
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	4a05      	ldr	r2, [pc, #20]	@ (80075bc <bme68x_delay_us+0x24>)
 80075a6:	fba2 2303 	umull	r2, r3, r2, r3
 80075aa:	099b      	lsrs	r3, r3, #6
 80075ac:	4618      	mov	r0, r3
 80075ae:	f7fe faaf 	bl	8005b10 <vTaskDelay>
}
 80075b2:	bf00      	nop
 80075b4:	3708      	adds	r7, #8
 80075b6:	46bd      	mov	sp, r7
 80075b8:	bd80      	pop	{r7, pc}
 80075ba:	bf00      	nop
 80075bc:	10624dd3 	.word	0x10624dd3

080075c0 <bme68x_check_rslt>:

void bme68x_check_rslt(const char api_name[], int8_t rslt)
{
 80075c0:	b580      	push	{r7, lr}
 80075c2:	b082      	sub	sp, #8
 80075c4:	af00      	add	r7, sp, #0
 80075c6:	6078      	str	r0, [r7, #4]
 80075c8:	460b      	mov	r3, r1
 80075ca:	70fb      	strb	r3, [r7, #3]
    switch (rslt)
 80075cc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80075d0:	3305      	adds	r3, #5
 80075d2:	2b07      	cmp	r3, #7
 80075d4:	d842      	bhi.n	800765c <bme68x_check_rslt+0x9c>
 80075d6:	a201      	add	r2, pc, #4	@ (adr r2, 80075dc <bme68x_check_rslt+0x1c>)
 80075d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075dc:	0800763d 	.word	0x0800763d
 80075e0:	0800761d 	.word	0x0800761d
 80075e4:	0800762d 	.word	0x0800762d
 80075e8:	0800760d 	.word	0x0800760d
 80075ec:	080075fd 	.word	0x080075fd
 80075f0:	0800766d 	.word	0x0800766d
 80075f4:	0800765d 	.word	0x0800765d
 80075f8:	0800764d 	.word	0x0800764d
        case BME68X_OK:

            /* Do nothing */
            break;
        case BME68X_E_NULL_PTR:
            printf("API name [%s]  Error [%d] : Null pointer\r\n", api_name, rslt);
 80075fc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007600:	461a      	mov	r2, r3
 8007602:	6879      	ldr	r1, [r7, #4]
 8007604:	481c      	ldr	r0, [pc, #112]	@ (8007678 <bme68x_check_rslt+0xb8>)
 8007606:	f000 fc45 	bl	8007e94 <iprintf>
            break;
 800760a:	e030      	b.n	800766e <bme68x_check_rslt+0xae>
        case BME68X_E_COM_FAIL:
            printf("API name [%s]  Error [%d] : Communication failure\r\n", api_name, rslt);
 800760c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007610:	461a      	mov	r2, r3
 8007612:	6879      	ldr	r1, [r7, #4]
 8007614:	4819      	ldr	r0, [pc, #100]	@ (800767c <bme68x_check_rslt+0xbc>)
 8007616:	f000 fc3d 	bl	8007e94 <iprintf>
            break;
 800761a:	e028      	b.n	800766e <bme68x_check_rslt+0xae>
        case BME68X_E_INVALID_LENGTH:
            printf("API name [%s]  Error [%d] : Incorrect length parameter\r\n", api_name, rslt);
 800761c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007620:	461a      	mov	r2, r3
 8007622:	6879      	ldr	r1, [r7, #4]
 8007624:	4816      	ldr	r0, [pc, #88]	@ (8007680 <bme68x_check_rslt+0xc0>)
 8007626:	f000 fc35 	bl	8007e94 <iprintf>
            break;
 800762a:	e020      	b.n	800766e <bme68x_check_rslt+0xae>
        case BME68X_E_DEV_NOT_FOUND:
            printf("API name [%s]  Error [%d] : Device not found\r\n", api_name, rslt);
 800762c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007630:	461a      	mov	r2, r3
 8007632:	6879      	ldr	r1, [r7, #4]
 8007634:	4813      	ldr	r0, [pc, #76]	@ (8007684 <bme68x_check_rslt+0xc4>)
 8007636:	f000 fc2d 	bl	8007e94 <iprintf>
            break;
 800763a:	e018      	b.n	800766e <bme68x_check_rslt+0xae>
        case BME68X_E_SELF_TEST:
            printf("API name [%s]  Error [%d] : Self test error\r\n", api_name, rslt);
 800763c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007640:	461a      	mov	r2, r3
 8007642:	6879      	ldr	r1, [r7, #4]
 8007644:	4810      	ldr	r0, [pc, #64]	@ (8007688 <bme68x_check_rslt+0xc8>)
 8007646:	f000 fc25 	bl	8007e94 <iprintf>
            break;
 800764a:	e010      	b.n	800766e <bme68x_check_rslt+0xae>
        case BME68X_W_NO_NEW_DATA:
            printf("API name [%s]  Warning [%d] : No new data found\r\n", api_name, rslt);
 800764c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007650:	461a      	mov	r2, r3
 8007652:	6879      	ldr	r1, [r7, #4]
 8007654:	480d      	ldr	r0, [pc, #52]	@ (800768c <bme68x_check_rslt+0xcc>)
 8007656:	f000 fc1d 	bl	8007e94 <iprintf>
            break;
 800765a:	e008      	b.n	800766e <bme68x_check_rslt+0xae>
        default:
            printf("API name [%s]  Error [%d] : Unknown error code\r\n", api_name, rslt);
 800765c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007660:	461a      	mov	r2, r3
 8007662:	6879      	ldr	r1, [r7, #4]
 8007664:	480a      	ldr	r0, [pc, #40]	@ (8007690 <bme68x_check_rslt+0xd0>)
 8007666:	f000 fc15 	bl	8007e94 <iprintf>
            break;
 800766a:	e000      	b.n	800766e <bme68x_check_rslt+0xae>
            break;
 800766c:	bf00      	nop
    }
}
 800766e:	bf00      	nop
 8007670:	3708      	adds	r7, #8
 8007672:	46bd      	mov	sp, r7
 8007674:	bd80      	pop	{r7, pc}
 8007676:	bf00      	nop
 8007678:	08008d18 	.word	0x08008d18
 800767c:	08008d44 	.word	0x08008d44
 8007680:	08008d78 	.word	0x08008d78
 8007684:	08008db4 	.word	0x08008db4
 8007688:	08008de4 	.word	0x08008de4
 800768c:	08008e14 	.word	0x08008e14
 8007690:	08008e48 	.word	0x08008e48

08007694 <bme68x_interface_init>:

int8_t bme68x_interface_init(struct bme68x_dev *bme, uint8_t intf)
{
 8007694:	b580      	push	{r7, lr}
 8007696:	b084      	sub	sp, #16
 8007698:	af00      	add	r7, sp, #0
 800769a:	6078      	str	r0, [r7, #4]
 800769c:	460b      	mov	r3, r1
 800769e:	70fb      	strb	r3, [r7, #3]
    int8_t rslt = BME68X_OK;
 80076a0:	2300      	movs	r3, #0
 80076a2:	73fb      	strb	r3, [r7, #15]
    HAL_StatusTypeDef err;
    BME68X_INTF_RET_TYPE ret;

    if (bme != NULL)
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d028      	beq.n	80076fc <bme68x_interface_init+0x68>
    {

        err = MX_SPI1_Init(&hspi1);
 80076aa:	4818      	ldr	r0, [pc, #96]	@ (800770c <bme68x_interface_init+0x78>)
 80076ac:	f000 fac8 	bl	8007c40 <MX_SPI1_Init>
 80076b0:	4603      	mov	r3, r0
 80076b2:	73bb      	strb	r3, [r7, #14]
    
        if (err != HAL_OK)
 80076b4:	7bbb      	ldrb	r3, [r7, #14]
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d001      	beq.n	80076be <bme68x_interface_init+0x2a>
        {
            // thread_safe_printf(
            //     "\n Unable to connect with Application Board ! \n" " 1. Check if the board is connected and powered on. \n" " 2. Check if Application Board USB driver is installed. \n"
            //     " 3. Check if board is in use by another application. (Insufficient permissions to access USB) \n");
            while(1)
 80076ba:	bf00      	nop
 80076bc:	e7fd      	b.n	80076ba <bme68x_interface_init+0x26>
        }
#if defined(PC)
        setbuf(stdout, NULL);
#endif

        vTaskDelay(100);
 80076be:	2064      	movs	r0, #100	@ 0x64
 80076c0:	f7fe fa26 	bl	8005b10 <vTaskDelay>

        /* Bus configuration : SPI */
        if (intf == BME68X_SPI_INTF)
 80076c4:	78fb      	ldrb	r3, [r7, #3]
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d10b      	bne.n	80076e2 <bme68x_interface_init+0x4e>
        {
            dev_addr = 0;
 80076ca:	4b11      	ldr	r3, [pc, #68]	@ (8007710 <bme68x_interface_init+0x7c>)
 80076cc:	2200      	movs	r2, #0
 80076ce:	701a      	strb	r2, [r3, #0]
            bme->read = bme68x_spi_read;
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	4a10      	ldr	r2, [pc, #64]	@ (8007714 <bme68x_interface_init+0x80>)
 80076d4:	641a      	str	r2, [r3, #64]	@ 0x40
            bme->write = bme68x_spi_write;
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	4a0f      	ldr	r2, [pc, #60]	@ (8007718 <bme68x_interface_init+0x84>)
 80076da:	645a      	str	r2, [r3, #68]	@ 0x44
            bme->intf = BME68X_SPI_INTF;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	2200      	movs	r2, #0
 80076e0:	731a      	strb	r2, [r3, #12]
        }

        vTaskDelay(100);
 80076e2:	2064      	movs	r0, #100	@ 0x64
 80076e4:	f7fe fa14 	bl	8005b10 <vTaskDelay>

        bme->delay_us = bme68x_delay_us;
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	4a0c      	ldr	r2, [pc, #48]	@ (800771c <bme68x_interface_init+0x88>)
 80076ec:	649a      	str	r2, [r3, #72]	@ 0x48
        bme->intf_ptr = &dev_addr;
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	4a07      	ldr	r2, [pc, #28]	@ (8007710 <bme68x_interface_init+0x7c>)
 80076f2:	605a      	str	r2, [r3, #4]
        bme->amb_temp = 25; /* The ambient temperature in deg C is used for defining the heater temperature */
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	2219      	movs	r2, #25
 80076f8:	739a      	strb	r2, [r3, #14]
 80076fa:	e001      	b.n	8007700 <bme68x_interface_init+0x6c>
    }
    else
    {
        rslt = BME68X_E_NULL_PTR;
 80076fc:	23ff      	movs	r3, #255	@ 0xff
 80076fe:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8007700:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007704:	4618      	mov	r0, r3
 8007706:	3710      	adds	r7, #16
 8007708:	46bd      	mov	sp, r7
 800770a:	bd80      	pop	{r7, pc}
 800770c:	20001ac4 	.word	0x20001ac4
 8007710:	20001ac0 	.word	0x20001ac0
 8007714:	08007469 	.word	0x08007469
 8007718:	08007509 	.word	0x08007509
 800771c:	08007599 	.word	0x08007599

08007720 <bme_task>:
/*                         Test code                                   */
/***********************************************************************/
BME_RESIST_VAL_S resist_val = {.id = 0, .value = 0};

void bme_task(void)
{
 8007720:	b580      	push	{r7, lr}
 8007722:	b0a8      	sub	sp, #160	@ 0xa0
 8007724:	af00      	add	r7, sp, #0
    int8_t rslt;
    struct bme68x_conf conf;
    struct bme68x_heatr_conf heatr_conf;
    struct bme68x_data data;
    uint32_t del_period;
    uint32_t time_ms = 0;
 8007726:	2300      	movs	r3, #0
 8007728:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    uint8_t n_fields;
    uint16_t sample_count = 1;
 800772c:	2301      	movs	r3, #1
 800772e:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e

    /* Interface preference is updated as a parameter
     * For I2C : BME68X_I2C_INTF
     * For SPI : BME68X_SPI_INTF
     */
    rslt = bme68x_interface_init(&bme, BME68X_SPI_INTF);
 8007732:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8007736:	2100      	movs	r1, #0
 8007738:	4618      	mov	r0, r3
 800773a:	f7ff ffab 	bl	8007694 <bme68x_interface_init>
 800773e:	4603      	mov	r3, r0
 8007740:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
    bme68x_check_rslt("bme68x_interface_init", rslt);
 8007744:	f997 3097 	ldrsb.w	r3, [r7, #151]	@ 0x97
 8007748:	4619      	mov	r1, r3
 800774a:	485c      	ldr	r0, [pc, #368]	@ (80078bc <bme_task+0x19c>)
 800774c:	f7ff ff38 	bl	80075c0 <bme68x_check_rslt>

    rslt = bme68x_init(&bme);
 8007750:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8007754:	4618      	mov	r0, r3
 8007756:	f7f9 f815 	bl	8000784 <bme68x_init>
 800775a:	4603      	mov	r3, r0
 800775c:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
    bme68x_check_rslt("bme68x_init", rslt);
 8007760:	f997 3097 	ldrsb.w	r3, [r7, #151]	@ 0x97
 8007764:	4619      	mov	r1, r3
 8007766:	4856      	ldr	r0, [pc, #344]	@ (80078c0 <bme_task+0x1a0>)
 8007768:	f7ff ff2a 	bl	80075c0 <bme68x_check_rslt>

    /* Check if rslt == BME68X_OK, report or handle if otherwise */
    conf.filter = BME68X_FILTER_OFF;
 800776c:	2300      	movs	r3, #0
 800776e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    conf.odr = BME68X_ODR_NONE;
 8007772:	2308      	movs	r3, #8
 8007774:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
    conf.os_hum = BME68X_OS_16X;
 8007778:	2305      	movs	r3, #5
 800777a:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    conf.os_pres = BME68X_OS_1X;
 800777e:	2301      	movs	r3, #1
 8007780:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    conf.os_temp = BME68X_OS_2X;
 8007784:	2302      	movs	r3, #2
 8007786:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    rslt = bme68x_set_conf(&conf, &bme);
 800778a:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 800778e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8007792:	4611      	mov	r1, r2
 8007794:	4618      	mov	r0, r3
 8007796:	f7f9 f939 	bl	8000a0c <bme68x_set_conf>
 800779a:	4603      	mov	r3, r0
 800779c:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
    bme68x_check_rslt("bme68x_set_conf", rslt);
 80077a0:	f997 3097 	ldrsb.w	r3, [r7, #151]	@ 0x97
 80077a4:	4619      	mov	r1, r3
 80077a6:	4847      	ldr	r0, [pc, #284]	@ (80078c4 <bme_task+0x1a4>)
 80077a8:	f7ff ff0a 	bl	80075c0 <bme68x_check_rslt>

    /* Check if rslt == BME68X_OK, report or handle if otherwise */
    heatr_conf.enable = BME68X_ENABLE;
 80077ac:	2301      	movs	r3, #1
 80077ae:	f887 3020 	strb.w	r3, [r7, #32]
    heatr_conf.heatr_temp = 300;
 80077b2:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 80077b6:	847b      	strh	r3, [r7, #34]	@ 0x22
    heatr_conf.heatr_dur = 100;
 80077b8:	2364      	movs	r3, #100	@ 0x64
 80077ba:	84bb      	strh	r3, [r7, #36]	@ 0x24
    rslt = bme68x_set_heatr_conf(BME68X_FORCED_MODE, &heatr_conf, &bme);
 80077bc:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 80077c0:	f107 0320 	add.w	r3, r7, #32
 80077c4:	4619      	mov	r1, r3
 80077c6:	2001      	movs	r0, #1
 80077c8:	f7f9 fc1e 	bl	8001008 <bme68x_set_heatr_conf>
 80077cc:	4603      	mov	r3, r0
 80077ce:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
    bme68x_check_rslt("bme68x_set_heatr_conf", rslt);
 80077d2:	f997 3097 	ldrsb.w	r3, [r7, #151]	@ 0x97
 80077d6:	4619      	mov	r1, r3
 80077d8:	483b      	ldr	r0, [pc, #236]	@ (80078c8 <bme_task+0x1a8>)
 80077da:	f7ff fef1 	bl	80075c0 <bme68x_check_rslt>

    uint32_t bmex = 680;
 80077de:	f44f 732a 	mov.w	r3, #680	@ 0x2a8
 80077e2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    serial_printf("Hello from bme%d\r\n", bmex);

    thread_safe_printf("Sample, TimeStamp(ms), Temperature(deg C), Pressure(Pa), Humidity(%%), Gas resistance(ohm), Status\n");

    while (sample_count <= SAMPLE_COUNT)
 80077e6:	e05d      	b.n	80078a4 <bme_task+0x184>
    {
        rslt = bme68x_set_op_mode(BME68X_FORCED_MODE, &bme);
 80077e8:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80077ec:	4619      	mov	r1, r3
 80077ee:	2001      	movs	r0, #1
 80077f0:	f7f9 fa16 	bl	8000c20 <bme68x_set_op_mode>
 80077f4:	4603      	mov	r3, r0
 80077f6:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
        bme68x_check_rslt("bme68x_set_op_mode", rslt);
 80077fa:	f997 3097 	ldrsb.w	r3, [r7, #151]	@ 0x97
 80077fe:	4619      	mov	r1, r3
 8007800:	4832      	ldr	r0, [pc, #200]	@ (80078cc <bme_task+0x1ac>)
 8007802:	f7ff fedd 	bl	80075c0 <bme68x_check_rslt>

        /* Calculate delay period in microseconds */
        del_period = bme68x_get_meas_dur(BME68X_FORCED_MODE, &conf, &bme) + (heatr_conf.heatr_dur * 1000);
 8007806:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 800780a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800780e:	4619      	mov	r1, r3
 8007810:	2001      	movs	r0, #1
 8007812:	f7f9 fa87 	bl	8000d24 <bme68x_get_meas_dur>
 8007816:	4603      	mov	r3, r0
 8007818:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800781a:	4611      	mov	r1, r2
 800781c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007820:	fb01 f202 	mul.w	r2, r1, r2
 8007824:	4413      	add	r3, r2
 8007826:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
        bme.delay_us(del_period, bme.intf_ptr);
 800782a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800782e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007830:	4611      	mov	r1, r2
 8007832:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8007836:	4798      	blx	r3

        time_ms =  xTaskGetTickCount();
 8007838:	f7fe fabc 	bl	8005db4 <xTaskGetTickCount>
 800783c:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98

        /* Check if rslt == BME68X_OK, report or handle if otherwise */
        rslt = bme68x_get_data(BME68X_FORCED_MODE, &data, &n_fields, &bme);
 8007840:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8007844:	1dfa      	adds	r2, r7, #7
 8007846:	f107 0108 	add.w	r1, r7, #8
 800784a:	2001      	movs	r0, #1
 800784c:	f7f9 fade 	bl	8000e0c <bme68x_get_data>
 8007850:	4603      	mov	r3, r0
 8007852:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
        bme68x_check_rslt("bme68x_get_data", rslt);
 8007856:	f997 3097 	ldrsb.w	r3, [r7, #151]	@ 0x97
 800785a:	4619      	mov	r1, r3
 800785c:	481c      	ldr	r0, [pc, #112]	@ (80078d0 <bme_task+0x1b0>)
 800785e:	f7ff feaf 	bl	80075c0 <bme68x_check_rslt>

        if (n_fields)
 8007862:	79fb      	ldrb	r3, [r7, #7]
 8007864:	2b00      	cmp	r3, #0
 8007866:	d01d      	beq.n	80078a4 <bme_task+0x184>
                   (long unsigned int)data.pressure,
                   (long unsigned int)(data.humidity / 1000),
                   (long unsigned int)data.gas_resistance,
                   data.status);
#endif
            resist_val.value = data.gas_resistance;
 8007868:	69fb      	ldr	r3, [r7, #28]
 800786a:	4a1a      	ldr	r2, [pc, #104]	@ (80078d4 <bme_task+0x1b4>)
 800786c:	6053      	str	r3, [r2, #4]
            if(NULL == ipc_queue)
 800786e:	4b1a      	ldr	r3, [pc, #104]	@ (80078d8 <bme_task+0x1b8>)
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	2b00      	cmp	r3, #0
 8007874:	d013      	beq.n	800789e <bme_task+0x17e>
            {
                continue;
            }
            if (xQueueSend(ipc_queue, &resist_val, portMAX_DELAY) == pdFAIL)
 8007876:	4b18      	ldr	r3, [pc, #96]	@ (80078d8 <bme_task+0x1b8>)
 8007878:	6818      	ldr	r0, [r3, #0]
 800787a:	2300      	movs	r3, #0
 800787c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007880:	4914      	ldr	r1, [pc, #80]	@ (80078d4 <bme_task+0x1b4>)
 8007882:	f7fd fb99 	bl	8004fb8 <xQueueGenericSend>
 8007886:	4603      	mov	r3, r0
 8007888:	2b00      	cmp	r3, #0
 800788a:	d00a      	beq.n	80078a2 <bme_task+0x182>
            {
                continue;
            }
            vTaskDelay(100);
 800788c:	2064      	movs	r0, #100	@ 0x64
 800788e:	f7fe f93f 	bl	8005b10 <vTaskDelay>
            sample_count++;
 8007892:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8007896:	3301      	adds	r3, #1
 8007898:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
 800789c:	e002      	b.n	80078a4 <bme_task+0x184>
                continue;
 800789e:	bf00      	nop
 80078a0:	e000      	b.n	80078a4 <bme_task+0x184>
                continue;
 80078a2:	bf00      	nop
    while (sample_count <= SAMPLE_COUNT)
 80078a4:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 80078a8:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 80078ac:	4293      	cmp	r3, r2
 80078ae:	d99b      	bls.n	80077e8 <bme_task+0xc8>
    }
}
}
 80078b0:	bf00      	nop
 80078b2:	bf00      	nop
 80078b4:	37a0      	adds	r7, #160	@ 0xa0
 80078b6:	46bd      	mov	sp, r7
 80078b8:	bd80      	pop	{r7, pc}
 80078ba:	bf00      	nop
 80078bc:	08008e7c 	.word	0x08008e7c
 80078c0:	08008e94 	.word	0x08008e94
 80078c4:	08008ea0 	.word	0x08008ea0
 80078c8:	08008eb0 	.word	0x08008eb0
 80078cc:	08008ec8 	.word	0x08008ec8
 80078d0:	08008edc 	.word	0x08008edc
 80078d4:	20001b2c 	.word	0x20001b2c
 80078d8:	20001bb8 	.word	0x20001bb8

080078dc <wait_for_isr>:
    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
}


void wait_for_isr()
{
 80078dc:	b580      	push	{r7, lr}
 80078de:	af00      	add	r7, sp, #0
            while(!(xEventGroupGetBits( gpioEventGroup ) & SLAVE_DONE_EVENT_BIT) )
 80078e0:	e002      	b.n	80078e8 <wait_for_isr+0xc>
            {
                vTaskDelay(100);
 80078e2:	2064      	movs	r0, #100	@ 0x64
 80078e4:	f7fe f914 	bl	8005b10 <vTaskDelay>
            while(!(xEventGroupGetBits( gpioEventGroup ) & SLAVE_DONE_EVENT_BIT) )
 80078e8:	4b06      	ldr	r3, [pc, #24]	@ (8007904 <wait_for_isr+0x28>)
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	2100      	movs	r1, #0
 80078ee:	4618      	mov	r0, r3
 80078f0:	f7fd f934 	bl	8004b5c <xEventGroupClearBits>
 80078f4:	4603      	mov	r3, r0
 80078f6:	f003 0301 	and.w	r3, r3, #1
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d0f1      	beq.n	80078e2 <wait_for_isr+0x6>
            }
            return;
 80078fe:	bf00      	nop
}
 8007900:	bd80      	pop	{r7, pc}
 8007902:	bf00      	nop
 8007904:	20001bb4 	.word	0x20001bb4

08007908 <ipc_init>:

void ipc_init()
{
 8007908:	b580      	push	{r7, lr}
 800790a:	b088      	sub	sp, #32
 800790c:	af00      	add	r7, sp, #0
    HAL_StatusTypeDef err = HAL_OK;
 800790e:	2300      	movs	r3, #0
 8007910:	77fb      	strb	r3, [r7, #31]
    /* Initialize event group */
    gpioEventGroup = xEventGroupCreate();
 8007912:	f7fd f909 	bl	8004b28 <xEventGroupCreate>
 8007916:	4603      	mov	r3, r0
 8007918:	4a27      	ldr	r2, [pc, #156]	@ (80079b8 <ipc_init+0xb0>)
 800791a:	6013      	str	r3, [r2, #0]
    configASSERT(gpioEventGroup != NULL);
 800791c:	4b26      	ldr	r3, [pc, #152]	@ (80079b8 <ipc_init+0xb0>)
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	2b00      	cmp	r3, #0
 8007922:	d10b      	bne.n	800793c <ipc_init+0x34>
	__asm volatile
 8007924:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007928:	f383 8811 	msr	BASEPRI, r3
 800792c:	f3bf 8f6f 	isb	sy
 8007930:	f3bf 8f4f 	dsb	sy
 8007934:	61bb      	str	r3, [r7, #24]
}
 8007936:	bf00      	nop
 8007938:	bf00      	nop
 800793a:	e7fd      	b.n	8007938 <ipc_init+0x30>
    /* Initialize message queue for sending bme data*/
    ipc_queue = xQueueCreate(
 800793c:	2200      	movs	r2, #0
 800793e:	2104      	movs	r1, #4
 8007940:	2001      	movs	r0, #1
 8007942:	f7fd fada 	bl	8004efa <xQueueGenericCreate>
 8007946:	4603      	mov	r3, r0
 8007948:	4a1c      	ldr	r2, [pc, #112]	@ (80079bc <ipc_init+0xb4>)
 800794a:	6013      	str	r3, [r2, #0]
    {
        /* TODO Handle */
    }

    /* Initialize gpio for handshake*/
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800794c:	f107 0308 	add.w	r3, r7, #8
 8007950:	2200      	movs	r2, #0
 8007952:	601a      	str	r2, [r3, #0]
 8007954:	605a      	str	r2, [r3, #4]
 8007956:	609a      	str	r2, [r3, #8]
 8007958:	60da      	str	r2, [r3, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800795a:	4b19      	ldr	r3, [pc, #100]	@ (80079c0 <ipc_init+0xb8>)
 800795c:	699b      	ldr	r3, [r3, #24]
 800795e:	4a18      	ldr	r2, [pc, #96]	@ (80079c0 <ipc_init+0xb8>)
 8007960:	f043 0304 	orr.w	r3, r3, #4
 8007964:	6193      	str	r3, [r2, #24]
 8007966:	4b16      	ldr	r3, [pc, #88]	@ (80079c0 <ipc_init+0xb8>)
 8007968:	699b      	ldr	r3, [r3, #24]
 800796a:	f003 0304 	and.w	r3, r3, #4
 800796e:	607b      	str	r3, [r7, #4]
 8007970:	687b      	ldr	r3, [r7, #4]

    GPIO_InitStruct.Pin = SLAVE_DONE_PIN;
 8007972:	2308      	movs	r3, #8
 8007974:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING; // interrupt on HIGH
 8007976:	4b13      	ldr	r3, [pc, #76]	@ (80079c4 <ipc_init+0xbc>)
 8007978:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800797a:	2300      	movs	r3, #0
 800797c:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800797e:	f107 0308 	add.w	r3, r7, #8
 8007982:	4619      	mov	r1, r3
 8007984:	4810      	ldr	r0, [pc, #64]	@ (80079c8 <ipc_init+0xc0>)
 8007986:	f7fb fb4d 	bl	8003024 <HAL_GPIO_Init>

    // Enable EXTI interrupt in NVIC
    HAL_NVIC_SetPriority(EXTI3_IRQn, 2, 0);
 800798a:	2200      	movs	r2, #0
 800798c:	2102      	movs	r1, #2
 800798e:	2009      	movs	r0, #9
 8007990:	f7fb fb1d 	bl	8002fce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8007994:	2009      	movs	r0, #9
 8007996:	f7fb fb36 	bl	8003006 <HAL_NVIC_EnableIRQ>

    /* Initialize spi2*/

    err = MX_SPI2_Init(&hspi2);
 800799a:	480c      	ldr	r0, [pc, #48]	@ (80079cc <ipc_init+0xc4>)
 800799c:	f000 f984 	bl	8007ca8 <MX_SPI2_Init>
 80079a0:	4603      	mov	r3, r0
 80079a2:	77fb      	strb	r3, [r7, #31]
    if(HAL_OK != err)
 80079a4:	7ffb      	ldrb	r3, [r7, #31]
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d001      	beq.n	80079ae <ipc_init+0xa6>
    {
        while(1)
 80079aa:	bf00      	nop
 80079ac:	e7fd      	b.n	80079aa <ipc_init+0xa2>
        {}
    }

}
 80079ae:	bf00      	nop
 80079b0:	3720      	adds	r7, #32
 80079b2:	46bd      	mov	sp, r7
 80079b4:	bd80      	pop	{r7, pc}
 80079b6:	bf00      	nop
 80079b8:	20001bb4 	.word	0x20001bb4
 80079bc:	20001bb8 	.word	0x20001bb8
 80079c0:	40021000 	.word	0x40021000
 80079c4:	10110000 	.word	0x10110000
 80079c8:	40010800 	.word	0x40010800
 80079cc:	20001b34 	.word	0x20001b34

080079d0 <ipc_write>:
static ipc_write(void* data, uint32_t len)
{
 80079d0:	b580      	push	{r7, lr}
 80079d2:	b084      	sub	sp, #16
 80079d4:	af00      	add	r7, sp, #0
 80079d6:	6078      	str	r0, [r7, #4]
 80079d8:	6039      	str	r1, [r7, #0]
    
    HAL_StatusTypeDef err = HAL_OK;
 80079da:	2300      	movs	r3, #0
 80079dc:	73fb      	strb	r3, [r7, #15]

    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 80079de:	2200      	movs	r2, #0
 80079e0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80079e4:	480b      	ldr	r0, [pc, #44]	@ (8007a14 <ipc_write+0x44>)
 80079e6:	f7fb fca1 	bl	800332c <HAL_GPIO_WritePin>
    err = HAL_SPI_Transmit(&hspi2, 
 80079ea:	683b      	ldr	r3, [r7, #0]
 80079ec:	b29a      	uxth	r2, r3
 80079ee:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80079f2:	6879      	ldr	r1, [r7, #4]
 80079f4:	4808      	ldr	r0, [pc, #32]	@ (8007a18 <ipc_write+0x48>)
 80079f6:	f7fc f961 	bl	8003cbc <HAL_SPI_Transmit>
 80079fa:	4603      	mov	r3, r0
 80079fc:	73fb      	strb	r3, [r7, #15]
                    data, 
                    len, 
                    portMAX_DELAY);
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 80079fe:	2201      	movs	r2, #1
 8007a00:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8007a04:	4803      	ldr	r0, [pc, #12]	@ (8007a14 <ipc_write+0x44>)
 8007a06:	f7fb fc91 	bl	800332c <HAL_GPIO_WritePin>
    return err;
 8007a0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a0c:	4618      	mov	r0, r3
 8007a0e:	3710      	adds	r7, #16
 8007a10:	46bd      	mov	sp, r7
 8007a12:	bd80      	pop	{r7, pc}
 8007a14:	40010800 	.word	0x40010800
 8007a18:	20001b34 	.word	0x20001b34

08007a1c <ipc_task>:

void ipc_task()
{
 8007a1c:	b580      	push	{r7, lr}
 8007a1e:	b082      	sub	sp, #8
 8007a20:	af00      	add	r7, sp, #0
    HAL_StatusTypeDef err = HAL_OK;
 8007a22:	2300      	movs	r3, #0
 8007a24:	71fb      	strb	r3, [r7, #7]
    BME_RESIST_VAL_S *bme_data = NULL;
 8007a26:	2300      	movs	r3, #0
 8007a28:	603b      	str	r3, [r7, #0]
    ipc_init();
 8007a2a:	f7ff ff6d 	bl	8007908 <ipc_init>
    /* Make sure cs is low as long as esp boots up */

    for(;;)
    {
        if (xQueueReceive(ipc_queue, &bme_data, portMAX_DELAY) == pdFAIL)
 8007a2e:	4b30      	ldr	r3, [pc, #192]	@ (8007af0 <ipc_task+0xd4>)
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	4639      	mov	r1, r7
 8007a34:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007a38:	4618      	mov	r0, r3
 8007a3a:	f7fd fc5d 	bl	80052f8 <xQueueReceive>
 8007a3e:	4603      	mov	r3, r0
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d103      	bne.n	8007a4c <ipc_task+0x30>
        {
            vTaskDelay(100);
 8007a44:	2064      	movs	r0, #100	@ 0x64
 8007a46:	f7fe f863 	bl	8005b10 <vTaskDelay>
            continue;
 8007a4a:	e050      	b.n	8007aee <ipc_task+0xd2>
        }
        if(NULL == bme_data) 
 8007a4c:	683b      	ldr	r3, [r7, #0]
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d103      	bne.n	8007a5a <ipc_task+0x3e>
        {
            vTaskDelay(100);
 8007a52:	2064      	movs	r0, #100	@ 0x64
 8007a54:	f7fe f85c 	bl	8005b10 <vTaskDelay>
            continue;
 8007a58:	e049      	b.n	8007aee <ipc_task+0xd2>
        }
        {
            /* Write lenth to status register */
            status_cmd.cmd = 1; /* Status command */
 8007a5a:	4b26      	ldr	r3, [pc, #152]	@ (8007af4 <ipc_task+0xd8>)
 8007a5c:	2201      	movs	r2, #1
 8007a5e:	701a      	strb	r2, [r3, #0]
            status_cmd.data = sizeof(BME_RESIST_VAL_S); /* Status command */
 8007a60:	4b24      	ldr	r3, [pc, #144]	@ (8007af4 <ipc_task+0xd8>)
 8007a62:	2200      	movs	r2, #0
 8007a64:	f042 0208 	orr.w	r2, r2, #8
 8007a68:	705a      	strb	r2, [r3, #1]
 8007a6a:	2200      	movs	r2, #0
 8007a6c:	709a      	strb	r2, [r3, #2]
 8007a6e:	2200      	movs	r2, #0
 8007a70:	70da      	strb	r2, [r3, #3]
 8007a72:	2200      	movs	r2, #0
 8007a74:	711a      	strb	r2, [r3, #4]
            err = ipc_write(&status_cmd, sizeof(status_cmd));
 8007a76:	2105      	movs	r1, #5
 8007a78:	481e      	ldr	r0, [pc, #120]	@ (8007af4 <ipc_task+0xd8>)
 8007a7a:	f7ff ffa9 	bl	80079d0 <ipc_write>
 8007a7e:	4603      	mov	r3, r0
 8007a80:	71fb      	strb	r3, [r7, #7]
            if(HAL_OK != err)
 8007a82:	79fb      	ldrb	r3, [r7, #7]
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d12d      	bne.n	8007ae4 <ipc_task+0xc8>
            {
                continue;
            }

            wait_for_isr();
 8007a88:	f7ff ff28 	bl	80078dc <wait_for_isr>

            /* Write actual data */
            tx_buffer[0] = 2; /* Master send command */ 
 8007a8c:	4b1a      	ldr	r3, [pc, #104]	@ (8007af8 <ipc_task+0xdc>)
 8007a8e:	2202      	movs	r2, #2
 8007a90:	701a      	strb	r2, [r3, #0]
            memcpy(tx_buffer +1, bme_data, sizeof(BME_RESIST_VAL_S)); /* Copy data to tx buffer */
 8007a92:	481a      	ldr	r0, [pc, #104]	@ (8007afc <ipc_task+0xe0>)
 8007a94:	683b      	ldr	r3, [r7, #0]
 8007a96:	2208      	movs	r2, #8
 8007a98:	4619      	mov	r1, r3
 8007a9a:	f000 fb2a 	bl	80080f2 <memcpy>

            err = ipc_write(&tx_buffer, sizeof(BME_RESIST_VAL_S) +1 );
 8007a9e:	2109      	movs	r1, #9
 8007aa0:	4815      	ldr	r0, [pc, #84]	@ (8007af8 <ipc_task+0xdc>)
 8007aa2:	f7ff ff95 	bl	80079d0 <ipc_write>
 8007aa6:	4603      	mov	r3, r0
 8007aa8:	71fb      	strb	r3, [r7, #7]
            if(HAL_OK != err)
 8007aaa:	79fb      	ldrb	r3, [r7, #7]
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d11b      	bne.n	8007ae8 <ipc_task+0xcc>
            {
                continue;
            }
            wait_for_isr();
 8007ab0:	f7ff ff14 	bl	80078dc <wait_for_isr>

            /* Write lenth to status register */
            status_cmd.cmd = 1; /* Status command */
 8007ab4:	4b0f      	ldr	r3, [pc, #60]	@ (8007af4 <ipc_task+0xd8>)
 8007ab6:	2201      	movs	r2, #1
 8007ab8:	701a      	strb	r2, [r3, #0]
            status_cmd.data = 0x00; /* Status command */
 8007aba:	4b0e      	ldr	r3, [pc, #56]	@ (8007af4 <ipc_task+0xd8>)
 8007abc:	2200      	movs	r2, #0
 8007abe:	705a      	strb	r2, [r3, #1]
 8007ac0:	2200      	movs	r2, #0
 8007ac2:	709a      	strb	r2, [r3, #2]
 8007ac4:	2200      	movs	r2, #0
 8007ac6:	70da      	strb	r2, [r3, #3]
 8007ac8:	2200      	movs	r2, #0
 8007aca:	711a      	strb	r2, [r3, #4]

            err = ipc_write(&tx_buffer, sizeof(BME_RESIST_VAL_S) +1 );
 8007acc:	2109      	movs	r1, #9
 8007ace:	480a      	ldr	r0, [pc, #40]	@ (8007af8 <ipc_task+0xdc>)
 8007ad0:	f7ff ff7e 	bl	80079d0 <ipc_write>
 8007ad4:	4603      	mov	r3, r0
 8007ad6:	71fb      	strb	r3, [r7, #7]
            if(HAL_OK != err)
 8007ad8:	79fb      	ldrb	r3, [r7, #7]
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d106      	bne.n	8007aec <ipc_task+0xd0>
            {
                continue;
            }
            wait_for_isr();
 8007ade:	f7ff fefd 	bl	80078dc <wait_for_isr>
 8007ae2:	e7a4      	b.n	8007a2e <ipc_task+0x12>
                continue;
 8007ae4:	bf00      	nop
 8007ae6:	e7a2      	b.n	8007a2e <ipc_task+0x12>
                continue;
 8007ae8:	bf00      	nop
 8007aea:	e7a0      	b.n	8007a2e <ipc_task+0x12>
                continue;
 8007aec:	bf00      	nop
        if (xQueueReceive(ipc_queue, &bme_data, portMAX_DELAY) == pdFAIL)
 8007aee:	e79e      	b.n	8007a2e <ipc_task+0x12>
 8007af0:	20001bb8 	.word	0x20001bb8
 8007af4:	20001bac 	.word	0x20001bac
 8007af8:	20001b8c 	.word	0x20001b8c
 8007afc:	20001b8d 	.word	0x20001b8d

08007b00 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8007b00:	b580      	push	{r7, lr}
 8007b02:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8007b04:	f7fb f97c 	bl	8002e00 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8007b08:	f000 f824 	bl	8007b54 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8007b0c:	f000 f85e 	bl	8007bcc <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8007b10:	f7fc fefe 	bl	8004910 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  ipcTaskHandle = osThreadNew(ipc_task, NULL, &ipcTask_attributes);
 8007b14:	4a09      	ldr	r2, [pc, #36]	@ (8007b3c <main+0x3c>)
 8007b16:	2100      	movs	r1, #0
 8007b18:	4809      	ldr	r0, [pc, #36]	@ (8007b40 <main+0x40>)
 8007b1a:	f7fc ff41 	bl	80049a0 <osThreadNew>
 8007b1e:	4603      	mov	r3, r0
 8007b20:	4a08      	ldr	r2, [pc, #32]	@ (8007b44 <main+0x44>)
 8007b22:	6013      	str	r3, [r2, #0]
  defaultTaskHandle = osThreadNew(bme_task, NULL, &defaultTask_attributes);
 8007b24:	4a08      	ldr	r2, [pc, #32]	@ (8007b48 <main+0x48>)
 8007b26:	2100      	movs	r1, #0
 8007b28:	4808      	ldr	r0, [pc, #32]	@ (8007b4c <main+0x4c>)
 8007b2a:	f7fc ff39 	bl	80049a0 <osThreadNew>
 8007b2e:	4603      	mov	r3, r0
 8007b30:	4a07      	ldr	r2, [pc, #28]	@ (8007b50 <main+0x50>)
 8007b32:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
osKernelStart();
 8007b34:	f7fc ff0e 	bl	8004954 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8007b38:	bf00      	nop
 8007b3a:	e7fd      	b.n	8007b38 <main+0x38>
 8007b3c:	08008f20 	.word	0x08008f20
 8007b40:	08007a1d 	.word	0x08007a1d
 8007b44:	20001bc0 	.word	0x20001bc0
 8007b48:	08008f44 	.word	0x08008f44
 8007b4c:	08007721 	.word	0x08007721
 8007b50:	20001bbc 	.word	0x20001bbc

08007b54 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8007b54:	b580      	push	{r7, lr}
 8007b56:	b090      	sub	sp, #64	@ 0x40
 8007b58:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8007b5a:	f107 0318 	add.w	r3, r7, #24
 8007b5e:	2228      	movs	r2, #40	@ 0x28
 8007b60:	2100      	movs	r1, #0
 8007b62:	4618      	mov	r0, r3
 8007b64:	f000 f9eb 	bl	8007f3e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8007b68:	1d3b      	adds	r3, r7, #4
 8007b6a:	2200      	movs	r2, #0
 8007b6c:	601a      	str	r2, [r3, #0]
 8007b6e:	605a      	str	r2, [r3, #4]
 8007b70:	609a      	str	r2, [r3, #8]
 8007b72:	60da      	str	r2, [r3, #12]
 8007b74:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8007b76:	2302      	movs	r3, #2
 8007b78:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8007b7a:	2301      	movs	r3, #1
 8007b7c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8007b7e:	2310      	movs	r3, #16
 8007b80:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8007b82:	2300      	movs	r3, #0
 8007b84:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8007b86:	f107 0318 	add.w	r3, r7, #24
 8007b8a:	4618      	mov	r0, r3
 8007b8c:	f7fb fbe6 	bl	800335c <HAL_RCC_OscConfig>
 8007b90:	4603      	mov	r3, r0
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d001      	beq.n	8007b9a <SystemClock_Config+0x46>
  {
    Error_Handler();
 8007b96:	f000 f84d 	bl	8007c34 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8007b9a:	230f      	movs	r3, #15
 8007b9c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8007b9e:	2300      	movs	r3, #0
 8007ba0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8007ba2:	2300      	movs	r3, #0
 8007ba4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8007ba6:	2300      	movs	r3, #0
 8007ba8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8007baa:	2300      	movs	r3, #0
 8007bac:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8007bae:	1d3b      	adds	r3, r7, #4
 8007bb0:	2100      	movs	r1, #0
 8007bb2:	4618      	mov	r0, r3
 8007bb4:	f7fb fe54 	bl	8003860 <HAL_RCC_ClockConfig>
 8007bb8:	4603      	mov	r3, r0
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d001      	beq.n	8007bc2 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8007bbe:	f000 f839 	bl	8007c34 <Error_Handler>
  }
}
 8007bc2:	bf00      	nop
 8007bc4:	3740      	adds	r7, #64	@ 0x40
 8007bc6:	46bd      	mov	sp, r7
 8007bc8:	bd80      	pop	{r7, pc}
	...

08007bcc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8007bcc:	b480      	push	{r7}
 8007bce:	b083      	sub	sp, #12
 8007bd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8007bd2:	4b0e      	ldr	r3, [pc, #56]	@ (8007c0c <MX_GPIO_Init+0x40>)
 8007bd4:	699b      	ldr	r3, [r3, #24]
 8007bd6:	4a0d      	ldr	r2, [pc, #52]	@ (8007c0c <MX_GPIO_Init+0x40>)
 8007bd8:	f043 0304 	orr.w	r3, r3, #4
 8007bdc:	6193      	str	r3, [r2, #24]
 8007bde:	4b0b      	ldr	r3, [pc, #44]	@ (8007c0c <MX_GPIO_Init+0x40>)
 8007be0:	699b      	ldr	r3, [r3, #24]
 8007be2:	f003 0304 	and.w	r3, r3, #4
 8007be6:	607b      	str	r3, [r7, #4]
 8007be8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8007bea:	4b08      	ldr	r3, [pc, #32]	@ (8007c0c <MX_GPIO_Init+0x40>)
 8007bec:	699b      	ldr	r3, [r3, #24]
 8007bee:	4a07      	ldr	r2, [pc, #28]	@ (8007c0c <MX_GPIO_Init+0x40>)
 8007bf0:	f043 0308 	orr.w	r3, r3, #8
 8007bf4:	6193      	str	r3, [r2, #24]
 8007bf6:	4b05      	ldr	r3, [pc, #20]	@ (8007c0c <MX_GPIO_Init+0x40>)
 8007bf8:	699b      	ldr	r3, [r3, #24]
 8007bfa:	f003 0308 	and.w	r3, r3, #8
 8007bfe:	603b      	str	r3, [r7, #0]
 8007c00:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8007c02:	bf00      	nop
 8007c04:	370c      	adds	r7, #12
 8007c06:	46bd      	mov	sp, r7
 8007c08:	bc80      	pop	{r7}
 8007c0a:	4770      	bx	lr
 8007c0c:	40021000 	.word	0x40021000

08007c10 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007c10:	b580      	push	{r7, lr}
 8007c12:	b082      	sub	sp, #8
 8007c14:	af00      	add	r7, sp, #0
 8007c16:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	4a04      	ldr	r2, [pc, #16]	@ (8007c30 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8007c1e:	4293      	cmp	r3, r2
 8007c20:	d101      	bne.n	8007c26 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8007c22:	f7fb f903 	bl	8002e2c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8007c26:	bf00      	nop
 8007c28:	3708      	adds	r7, #8
 8007c2a:	46bd      	mov	sp, r7
 8007c2c:	bd80      	pop	{r7, pc}
 8007c2e:	bf00      	nop
 8007c30:	40012c00 	.word	0x40012c00

08007c34 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8007c34:	b480      	push	{r7}
 8007c36:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8007c38:	b672      	cpsid	i
}
 8007c3a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8007c3c:	bf00      	nop
 8007c3e:	e7fd      	b.n	8007c3c <Error_Handler+0x8>

08007c40 <MX_SPI1_Init>:
#include "main.h"
#include "spi.h"

HAL_StatusTypeDef MX_SPI1_Init(SPI_HandleTypeDef * hspi )
{
 8007c40:	b580      	push	{r7, lr}
 8007c42:	b082      	sub	sp, #8
 8007c44:	af00      	add	r7, sp, #0
 8007c46:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi->Instance = SPI1;
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	4a16      	ldr	r2, [pc, #88]	@ (8007ca4 <MX_SPI1_Init+0x64>)
 8007c4c:	601a      	str	r2, [r3, #0]
  hspi->Init.Mode = SPI_MODE_MASTER;
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8007c54:	605a      	str	r2, [r3, #4]
  hspi->Init.Direction = SPI_DIRECTION_2LINES;
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	2200      	movs	r2, #0
 8007c5a:	609a      	str	r2, [r3, #8]
  hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	2200      	movs	r2, #0
 8007c60:	60da      	str	r2, [r3, #12]
  hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	2200      	movs	r2, #0
 8007c66:	611a      	str	r2, [r3, #16]
  hspi->Init.CLKPhase = SPI_PHASE_1EDGE;
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	2200      	movs	r2, #0
 8007c6c:	615a      	str	r2, [r3, #20]
  hspi->Init.NSS = SPI_NSS_SOFT;
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007c74:	619a      	str	r2, [r3, #24]
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	2218      	movs	r2, #24
 8007c7a:	61da      	str	r2, [r3, #28]
  hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	2200      	movs	r2, #0
 8007c80:	621a      	str	r2, [r3, #32]
  hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	2200      	movs	r2, #0
 8007c86:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	2200      	movs	r2, #0
 8007c8c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi->Init.CRCPolynomial = 10;
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	220a      	movs	r2, #10
 8007c92:	62da      	str	r2, [r3, #44]	@ 0x2c
  return HAL_SPI_Init(hspi);
 8007c94:	6878      	ldr	r0, [r7, #4]
 8007c96:	f7fb ff8d 	bl	8003bb4 <HAL_SPI_Init>
 8007c9a:	4603      	mov	r3, r0
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */
}
 8007c9c:	4618      	mov	r0, r3
 8007c9e:	3708      	adds	r7, #8
 8007ca0:	46bd      	mov	sp, r7
 8007ca2:	bd80      	pop	{r7, pc}
 8007ca4:	40013000 	.word	0x40013000

08007ca8 <MX_SPI2_Init>:

HAL_StatusTypeDef MX_SPI2_Init(SPI_HandleTypeDef * hspi )
{
 8007ca8:	b580      	push	{r7, lr}
 8007caa:	b082      	sub	sp, #8
 8007cac:	af00      	add	r7, sp, #0
 8007cae:	6078      	str	r0, [r7, #4]

  /* SPI1 parameter configuration*/
  hspi->Instance = SPI2;
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	4a16      	ldr	r2, [pc, #88]	@ (8007d0c <MX_SPI2_Init+0x64>)
 8007cb4:	601a      	str	r2, [r3, #0]
  hspi->Init.Mode = SPI_MODE_MASTER;
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8007cbc:	605a      	str	r2, [r3, #4]
  hspi->Init.Direction = SPI_DIRECTION_2LINES;
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	2200      	movs	r2, #0
 8007cc2:	609a      	str	r2, [r3, #8]
  hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	2200      	movs	r2, #0
 8007cc8:	60da      	str	r2, [r3, #12]
  hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	2200      	movs	r2, #0
 8007cce:	611a      	str	r2, [r3, #16]
  hspi->Init.CLKPhase = SPI_PHASE_1EDGE;
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	2200      	movs	r2, #0
 8007cd4:	615a      	str	r2, [r3, #20]
  hspi->Init.NSS = SPI_NSS_SOFT;
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007cdc:	619a      	str	r2, [r3, #24]
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	2218      	movs	r2, #24
 8007ce2:	61da      	str	r2, [r3, #28]
  hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	2200      	movs	r2, #0
 8007ce8:	621a      	str	r2, [r3, #32]
  hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	2200      	movs	r2, #0
 8007cee:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	2200      	movs	r2, #0
 8007cf4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi->Init.CRCPolynomial = 10;
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	220a      	movs	r2, #10
 8007cfa:	62da      	str	r2, [r3, #44]	@ 0x2c
  return HAL_SPI_Init(hspi);
 8007cfc:	6878      	ldr	r0, [r7, #4]
 8007cfe:	f7fb ff59 	bl	8003bb4 <HAL_SPI_Init>
 8007d02:	4603      	mov	r3, r0
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */
 8007d04:	4618      	mov	r0, r3
 8007d06:	3708      	adds	r7, #8
 8007d08:	46bd      	mov	sp, r7
 8007d0a:	bd80      	pop	{r7, pc}
 8007d0c:	40003800 	.word	0x40003800

08007d10 <std>:
 8007d10:	2300      	movs	r3, #0
 8007d12:	b510      	push	{r4, lr}
 8007d14:	4604      	mov	r4, r0
 8007d16:	e9c0 3300 	strd	r3, r3, [r0]
 8007d1a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007d1e:	6083      	str	r3, [r0, #8]
 8007d20:	8181      	strh	r1, [r0, #12]
 8007d22:	6643      	str	r3, [r0, #100]	@ 0x64
 8007d24:	81c2      	strh	r2, [r0, #14]
 8007d26:	6183      	str	r3, [r0, #24]
 8007d28:	4619      	mov	r1, r3
 8007d2a:	2208      	movs	r2, #8
 8007d2c:	305c      	adds	r0, #92	@ 0x5c
 8007d2e:	f000 f906 	bl	8007f3e <memset>
 8007d32:	4b0d      	ldr	r3, [pc, #52]	@ (8007d68 <std+0x58>)
 8007d34:	6224      	str	r4, [r4, #32]
 8007d36:	6263      	str	r3, [r4, #36]	@ 0x24
 8007d38:	4b0c      	ldr	r3, [pc, #48]	@ (8007d6c <std+0x5c>)
 8007d3a:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007d3c:	4b0c      	ldr	r3, [pc, #48]	@ (8007d70 <std+0x60>)
 8007d3e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007d40:	4b0c      	ldr	r3, [pc, #48]	@ (8007d74 <std+0x64>)
 8007d42:	6323      	str	r3, [r4, #48]	@ 0x30
 8007d44:	4b0c      	ldr	r3, [pc, #48]	@ (8007d78 <std+0x68>)
 8007d46:	429c      	cmp	r4, r3
 8007d48:	d006      	beq.n	8007d58 <std+0x48>
 8007d4a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007d4e:	4294      	cmp	r4, r2
 8007d50:	d002      	beq.n	8007d58 <std+0x48>
 8007d52:	33d0      	adds	r3, #208	@ 0xd0
 8007d54:	429c      	cmp	r4, r3
 8007d56:	d105      	bne.n	8007d64 <std+0x54>
 8007d58:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007d5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d60:	f000 b9c4 	b.w	80080ec <__retarget_lock_init_recursive>
 8007d64:	bd10      	pop	{r4, pc}
 8007d66:	bf00      	nop
 8007d68:	08007eb9 	.word	0x08007eb9
 8007d6c:	08007edb 	.word	0x08007edb
 8007d70:	08007f13 	.word	0x08007f13
 8007d74:	08007f37 	.word	0x08007f37
 8007d78:	20001bc4 	.word	0x20001bc4

08007d7c <stdio_exit_handler>:
 8007d7c:	4a02      	ldr	r2, [pc, #8]	@ (8007d88 <stdio_exit_handler+0xc>)
 8007d7e:	4903      	ldr	r1, [pc, #12]	@ (8007d8c <stdio_exit_handler+0x10>)
 8007d80:	4803      	ldr	r0, [pc, #12]	@ (8007d90 <stdio_exit_handler+0x14>)
 8007d82:	f000 b869 	b.w	8007e58 <_fwalk_sglue>
 8007d86:	bf00      	nop
 8007d88:	20000010 	.word	0x20000010
 8007d8c:	0800899d 	.word	0x0800899d
 8007d90:	20000020 	.word	0x20000020

08007d94 <cleanup_stdio>:
 8007d94:	6841      	ldr	r1, [r0, #4]
 8007d96:	4b0c      	ldr	r3, [pc, #48]	@ (8007dc8 <cleanup_stdio+0x34>)
 8007d98:	b510      	push	{r4, lr}
 8007d9a:	4299      	cmp	r1, r3
 8007d9c:	4604      	mov	r4, r0
 8007d9e:	d001      	beq.n	8007da4 <cleanup_stdio+0x10>
 8007da0:	f000 fdfc 	bl	800899c <_fflush_r>
 8007da4:	68a1      	ldr	r1, [r4, #8]
 8007da6:	4b09      	ldr	r3, [pc, #36]	@ (8007dcc <cleanup_stdio+0x38>)
 8007da8:	4299      	cmp	r1, r3
 8007daa:	d002      	beq.n	8007db2 <cleanup_stdio+0x1e>
 8007dac:	4620      	mov	r0, r4
 8007dae:	f000 fdf5 	bl	800899c <_fflush_r>
 8007db2:	68e1      	ldr	r1, [r4, #12]
 8007db4:	4b06      	ldr	r3, [pc, #24]	@ (8007dd0 <cleanup_stdio+0x3c>)
 8007db6:	4299      	cmp	r1, r3
 8007db8:	d004      	beq.n	8007dc4 <cleanup_stdio+0x30>
 8007dba:	4620      	mov	r0, r4
 8007dbc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007dc0:	f000 bdec 	b.w	800899c <_fflush_r>
 8007dc4:	bd10      	pop	{r4, pc}
 8007dc6:	bf00      	nop
 8007dc8:	20001bc4 	.word	0x20001bc4
 8007dcc:	20001c2c 	.word	0x20001c2c
 8007dd0:	20001c94 	.word	0x20001c94

08007dd4 <global_stdio_init.part.0>:
 8007dd4:	b510      	push	{r4, lr}
 8007dd6:	4b0b      	ldr	r3, [pc, #44]	@ (8007e04 <global_stdio_init.part.0+0x30>)
 8007dd8:	4c0b      	ldr	r4, [pc, #44]	@ (8007e08 <global_stdio_init.part.0+0x34>)
 8007dda:	4a0c      	ldr	r2, [pc, #48]	@ (8007e0c <global_stdio_init.part.0+0x38>)
 8007ddc:	4620      	mov	r0, r4
 8007dde:	601a      	str	r2, [r3, #0]
 8007de0:	2104      	movs	r1, #4
 8007de2:	2200      	movs	r2, #0
 8007de4:	f7ff ff94 	bl	8007d10 <std>
 8007de8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007dec:	2201      	movs	r2, #1
 8007dee:	2109      	movs	r1, #9
 8007df0:	f7ff ff8e 	bl	8007d10 <std>
 8007df4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007df8:	2202      	movs	r2, #2
 8007dfa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007dfe:	2112      	movs	r1, #18
 8007e00:	f7ff bf86 	b.w	8007d10 <std>
 8007e04:	20001cfc 	.word	0x20001cfc
 8007e08:	20001bc4 	.word	0x20001bc4
 8007e0c:	08007d7d 	.word	0x08007d7d

08007e10 <__sfp_lock_acquire>:
 8007e10:	4801      	ldr	r0, [pc, #4]	@ (8007e18 <__sfp_lock_acquire+0x8>)
 8007e12:	f000 b96c 	b.w	80080ee <__retarget_lock_acquire_recursive>
 8007e16:	bf00      	nop
 8007e18:	20001d05 	.word	0x20001d05

08007e1c <__sfp_lock_release>:
 8007e1c:	4801      	ldr	r0, [pc, #4]	@ (8007e24 <__sfp_lock_release+0x8>)
 8007e1e:	f000 b967 	b.w	80080f0 <__retarget_lock_release_recursive>
 8007e22:	bf00      	nop
 8007e24:	20001d05 	.word	0x20001d05

08007e28 <__sinit>:
 8007e28:	b510      	push	{r4, lr}
 8007e2a:	4604      	mov	r4, r0
 8007e2c:	f7ff fff0 	bl	8007e10 <__sfp_lock_acquire>
 8007e30:	6a23      	ldr	r3, [r4, #32]
 8007e32:	b11b      	cbz	r3, 8007e3c <__sinit+0x14>
 8007e34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e38:	f7ff bff0 	b.w	8007e1c <__sfp_lock_release>
 8007e3c:	4b04      	ldr	r3, [pc, #16]	@ (8007e50 <__sinit+0x28>)
 8007e3e:	6223      	str	r3, [r4, #32]
 8007e40:	4b04      	ldr	r3, [pc, #16]	@ (8007e54 <__sinit+0x2c>)
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d1f5      	bne.n	8007e34 <__sinit+0xc>
 8007e48:	f7ff ffc4 	bl	8007dd4 <global_stdio_init.part.0>
 8007e4c:	e7f2      	b.n	8007e34 <__sinit+0xc>
 8007e4e:	bf00      	nop
 8007e50:	08007d95 	.word	0x08007d95
 8007e54:	20001cfc 	.word	0x20001cfc

08007e58 <_fwalk_sglue>:
 8007e58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007e5c:	4607      	mov	r7, r0
 8007e5e:	4688      	mov	r8, r1
 8007e60:	4614      	mov	r4, r2
 8007e62:	2600      	movs	r6, #0
 8007e64:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007e68:	f1b9 0901 	subs.w	r9, r9, #1
 8007e6c:	d505      	bpl.n	8007e7a <_fwalk_sglue+0x22>
 8007e6e:	6824      	ldr	r4, [r4, #0]
 8007e70:	2c00      	cmp	r4, #0
 8007e72:	d1f7      	bne.n	8007e64 <_fwalk_sglue+0xc>
 8007e74:	4630      	mov	r0, r6
 8007e76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e7a:	89ab      	ldrh	r3, [r5, #12]
 8007e7c:	2b01      	cmp	r3, #1
 8007e7e:	d907      	bls.n	8007e90 <_fwalk_sglue+0x38>
 8007e80:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007e84:	3301      	adds	r3, #1
 8007e86:	d003      	beq.n	8007e90 <_fwalk_sglue+0x38>
 8007e88:	4629      	mov	r1, r5
 8007e8a:	4638      	mov	r0, r7
 8007e8c:	47c0      	blx	r8
 8007e8e:	4306      	orrs	r6, r0
 8007e90:	3568      	adds	r5, #104	@ 0x68
 8007e92:	e7e9      	b.n	8007e68 <_fwalk_sglue+0x10>

08007e94 <iprintf>:
 8007e94:	b40f      	push	{r0, r1, r2, r3}
 8007e96:	b507      	push	{r0, r1, r2, lr}
 8007e98:	4906      	ldr	r1, [pc, #24]	@ (8007eb4 <iprintf+0x20>)
 8007e9a:	ab04      	add	r3, sp, #16
 8007e9c:	6808      	ldr	r0, [r1, #0]
 8007e9e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ea2:	6881      	ldr	r1, [r0, #8]
 8007ea4:	9301      	str	r3, [sp, #4]
 8007ea6:	f000 fa51 	bl	800834c <_vfiprintf_r>
 8007eaa:	b003      	add	sp, #12
 8007eac:	f85d eb04 	ldr.w	lr, [sp], #4
 8007eb0:	b004      	add	sp, #16
 8007eb2:	4770      	bx	lr
 8007eb4:	2000001c 	.word	0x2000001c

08007eb8 <__sread>:
 8007eb8:	b510      	push	{r4, lr}
 8007eba:	460c      	mov	r4, r1
 8007ebc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ec0:	f000 f8c6 	bl	8008050 <_read_r>
 8007ec4:	2800      	cmp	r0, #0
 8007ec6:	bfab      	itete	ge
 8007ec8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007eca:	89a3      	ldrhlt	r3, [r4, #12]
 8007ecc:	181b      	addge	r3, r3, r0
 8007ece:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007ed2:	bfac      	ite	ge
 8007ed4:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007ed6:	81a3      	strhlt	r3, [r4, #12]
 8007ed8:	bd10      	pop	{r4, pc}

08007eda <__swrite>:
 8007eda:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ede:	461f      	mov	r7, r3
 8007ee0:	898b      	ldrh	r3, [r1, #12]
 8007ee2:	4605      	mov	r5, r0
 8007ee4:	05db      	lsls	r3, r3, #23
 8007ee6:	460c      	mov	r4, r1
 8007ee8:	4616      	mov	r6, r2
 8007eea:	d505      	bpl.n	8007ef8 <__swrite+0x1e>
 8007eec:	2302      	movs	r3, #2
 8007eee:	2200      	movs	r2, #0
 8007ef0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ef4:	f000 f89a 	bl	800802c <_lseek_r>
 8007ef8:	89a3      	ldrh	r3, [r4, #12]
 8007efa:	4632      	mov	r2, r6
 8007efc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007f00:	81a3      	strh	r3, [r4, #12]
 8007f02:	4628      	mov	r0, r5
 8007f04:	463b      	mov	r3, r7
 8007f06:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007f0a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007f0e:	f000 b8b1 	b.w	8008074 <_write_r>

08007f12 <__sseek>:
 8007f12:	b510      	push	{r4, lr}
 8007f14:	460c      	mov	r4, r1
 8007f16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f1a:	f000 f887 	bl	800802c <_lseek_r>
 8007f1e:	1c43      	adds	r3, r0, #1
 8007f20:	89a3      	ldrh	r3, [r4, #12]
 8007f22:	bf15      	itete	ne
 8007f24:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007f26:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007f2a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007f2e:	81a3      	strheq	r3, [r4, #12]
 8007f30:	bf18      	it	ne
 8007f32:	81a3      	strhne	r3, [r4, #12]
 8007f34:	bd10      	pop	{r4, pc}

08007f36 <__sclose>:
 8007f36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f3a:	f000 b809 	b.w	8007f50 <_close_r>

08007f3e <memset>:
 8007f3e:	4603      	mov	r3, r0
 8007f40:	4402      	add	r2, r0
 8007f42:	4293      	cmp	r3, r2
 8007f44:	d100      	bne.n	8007f48 <memset+0xa>
 8007f46:	4770      	bx	lr
 8007f48:	f803 1b01 	strb.w	r1, [r3], #1
 8007f4c:	e7f9      	b.n	8007f42 <memset+0x4>
	...

08007f50 <_close_r>:
 8007f50:	b538      	push	{r3, r4, r5, lr}
 8007f52:	2300      	movs	r3, #0
 8007f54:	4d05      	ldr	r5, [pc, #20]	@ (8007f6c <_close_r+0x1c>)
 8007f56:	4604      	mov	r4, r0
 8007f58:	4608      	mov	r0, r1
 8007f5a:	602b      	str	r3, [r5, #0]
 8007f5c:	f7fa febd 	bl	8002cda <_close>
 8007f60:	1c43      	adds	r3, r0, #1
 8007f62:	d102      	bne.n	8007f6a <_close_r+0x1a>
 8007f64:	682b      	ldr	r3, [r5, #0]
 8007f66:	b103      	cbz	r3, 8007f6a <_close_r+0x1a>
 8007f68:	6023      	str	r3, [r4, #0]
 8007f6a:	bd38      	pop	{r3, r4, r5, pc}
 8007f6c:	20001d00 	.word	0x20001d00

08007f70 <_reclaim_reent>:
 8007f70:	4b2d      	ldr	r3, [pc, #180]	@ (8008028 <_reclaim_reent+0xb8>)
 8007f72:	b570      	push	{r4, r5, r6, lr}
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	4604      	mov	r4, r0
 8007f78:	4283      	cmp	r3, r0
 8007f7a:	d053      	beq.n	8008024 <_reclaim_reent+0xb4>
 8007f7c:	69c3      	ldr	r3, [r0, #28]
 8007f7e:	b31b      	cbz	r3, 8007fc8 <_reclaim_reent+0x58>
 8007f80:	68db      	ldr	r3, [r3, #12]
 8007f82:	b163      	cbz	r3, 8007f9e <_reclaim_reent+0x2e>
 8007f84:	2500      	movs	r5, #0
 8007f86:	69e3      	ldr	r3, [r4, #28]
 8007f88:	68db      	ldr	r3, [r3, #12]
 8007f8a:	5959      	ldr	r1, [r3, r5]
 8007f8c:	b9b1      	cbnz	r1, 8007fbc <_reclaim_reent+0x4c>
 8007f8e:	3504      	adds	r5, #4
 8007f90:	2d80      	cmp	r5, #128	@ 0x80
 8007f92:	d1f8      	bne.n	8007f86 <_reclaim_reent+0x16>
 8007f94:	69e3      	ldr	r3, [r4, #28]
 8007f96:	4620      	mov	r0, r4
 8007f98:	68d9      	ldr	r1, [r3, #12]
 8007f9a:	f000 f8b9 	bl	8008110 <_free_r>
 8007f9e:	69e3      	ldr	r3, [r4, #28]
 8007fa0:	6819      	ldr	r1, [r3, #0]
 8007fa2:	b111      	cbz	r1, 8007faa <_reclaim_reent+0x3a>
 8007fa4:	4620      	mov	r0, r4
 8007fa6:	f000 f8b3 	bl	8008110 <_free_r>
 8007faa:	69e3      	ldr	r3, [r4, #28]
 8007fac:	689d      	ldr	r5, [r3, #8]
 8007fae:	b15d      	cbz	r5, 8007fc8 <_reclaim_reent+0x58>
 8007fb0:	4629      	mov	r1, r5
 8007fb2:	4620      	mov	r0, r4
 8007fb4:	682d      	ldr	r5, [r5, #0]
 8007fb6:	f000 f8ab 	bl	8008110 <_free_r>
 8007fba:	e7f8      	b.n	8007fae <_reclaim_reent+0x3e>
 8007fbc:	680e      	ldr	r6, [r1, #0]
 8007fbe:	4620      	mov	r0, r4
 8007fc0:	f000 f8a6 	bl	8008110 <_free_r>
 8007fc4:	4631      	mov	r1, r6
 8007fc6:	e7e1      	b.n	8007f8c <_reclaim_reent+0x1c>
 8007fc8:	6961      	ldr	r1, [r4, #20]
 8007fca:	b111      	cbz	r1, 8007fd2 <_reclaim_reent+0x62>
 8007fcc:	4620      	mov	r0, r4
 8007fce:	f000 f89f 	bl	8008110 <_free_r>
 8007fd2:	69e1      	ldr	r1, [r4, #28]
 8007fd4:	b111      	cbz	r1, 8007fdc <_reclaim_reent+0x6c>
 8007fd6:	4620      	mov	r0, r4
 8007fd8:	f000 f89a 	bl	8008110 <_free_r>
 8007fdc:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8007fde:	b111      	cbz	r1, 8007fe6 <_reclaim_reent+0x76>
 8007fe0:	4620      	mov	r0, r4
 8007fe2:	f000 f895 	bl	8008110 <_free_r>
 8007fe6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007fe8:	b111      	cbz	r1, 8007ff0 <_reclaim_reent+0x80>
 8007fea:	4620      	mov	r0, r4
 8007fec:	f000 f890 	bl	8008110 <_free_r>
 8007ff0:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8007ff2:	b111      	cbz	r1, 8007ffa <_reclaim_reent+0x8a>
 8007ff4:	4620      	mov	r0, r4
 8007ff6:	f000 f88b 	bl	8008110 <_free_r>
 8007ffa:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8007ffc:	b111      	cbz	r1, 8008004 <_reclaim_reent+0x94>
 8007ffe:	4620      	mov	r0, r4
 8008000:	f000 f886 	bl	8008110 <_free_r>
 8008004:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8008006:	b111      	cbz	r1, 800800e <_reclaim_reent+0x9e>
 8008008:	4620      	mov	r0, r4
 800800a:	f000 f881 	bl	8008110 <_free_r>
 800800e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8008010:	b111      	cbz	r1, 8008018 <_reclaim_reent+0xa8>
 8008012:	4620      	mov	r0, r4
 8008014:	f000 f87c 	bl	8008110 <_free_r>
 8008018:	6a23      	ldr	r3, [r4, #32]
 800801a:	b11b      	cbz	r3, 8008024 <_reclaim_reent+0xb4>
 800801c:	4620      	mov	r0, r4
 800801e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008022:	4718      	bx	r3
 8008024:	bd70      	pop	{r4, r5, r6, pc}
 8008026:	bf00      	nop
 8008028:	2000001c 	.word	0x2000001c

0800802c <_lseek_r>:
 800802c:	b538      	push	{r3, r4, r5, lr}
 800802e:	4604      	mov	r4, r0
 8008030:	4608      	mov	r0, r1
 8008032:	4611      	mov	r1, r2
 8008034:	2200      	movs	r2, #0
 8008036:	4d05      	ldr	r5, [pc, #20]	@ (800804c <_lseek_r+0x20>)
 8008038:	602a      	str	r2, [r5, #0]
 800803a:	461a      	mov	r2, r3
 800803c:	f7fa fe71 	bl	8002d22 <_lseek>
 8008040:	1c43      	adds	r3, r0, #1
 8008042:	d102      	bne.n	800804a <_lseek_r+0x1e>
 8008044:	682b      	ldr	r3, [r5, #0]
 8008046:	b103      	cbz	r3, 800804a <_lseek_r+0x1e>
 8008048:	6023      	str	r3, [r4, #0]
 800804a:	bd38      	pop	{r3, r4, r5, pc}
 800804c:	20001d00 	.word	0x20001d00

08008050 <_read_r>:
 8008050:	b538      	push	{r3, r4, r5, lr}
 8008052:	4604      	mov	r4, r0
 8008054:	4608      	mov	r0, r1
 8008056:	4611      	mov	r1, r2
 8008058:	2200      	movs	r2, #0
 800805a:	4d05      	ldr	r5, [pc, #20]	@ (8008070 <_read_r+0x20>)
 800805c:	602a      	str	r2, [r5, #0]
 800805e:	461a      	mov	r2, r3
 8008060:	f7fa fe02 	bl	8002c68 <_read>
 8008064:	1c43      	adds	r3, r0, #1
 8008066:	d102      	bne.n	800806e <_read_r+0x1e>
 8008068:	682b      	ldr	r3, [r5, #0]
 800806a:	b103      	cbz	r3, 800806e <_read_r+0x1e>
 800806c:	6023      	str	r3, [r4, #0]
 800806e:	bd38      	pop	{r3, r4, r5, pc}
 8008070:	20001d00 	.word	0x20001d00

08008074 <_write_r>:
 8008074:	b538      	push	{r3, r4, r5, lr}
 8008076:	4604      	mov	r4, r0
 8008078:	4608      	mov	r0, r1
 800807a:	4611      	mov	r1, r2
 800807c:	2200      	movs	r2, #0
 800807e:	4d05      	ldr	r5, [pc, #20]	@ (8008094 <_write_r+0x20>)
 8008080:	602a      	str	r2, [r5, #0]
 8008082:	461a      	mov	r2, r3
 8008084:	f7fa fe0d 	bl	8002ca2 <_write>
 8008088:	1c43      	adds	r3, r0, #1
 800808a:	d102      	bne.n	8008092 <_write_r+0x1e>
 800808c:	682b      	ldr	r3, [r5, #0]
 800808e:	b103      	cbz	r3, 8008092 <_write_r+0x1e>
 8008090:	6023      	str	r3, [r4, #0]
 8008092:	bd38      	pop	{r3, r4, r5, pc}
 8008094:	20001d00 	.word	0x20001d00

08008098 <__errno>:
 8008098:	4b01      	ldr	r3, [pc, #4]	@ (80080a0 <__errno+0x8>)
 800809a:	6818      	ldr	r0, [r3, #0]
 800809c:	4770      	bx	lr
 800809e:	bf00      	nop
 80080a0:	2000001c 	.word	0x2000001c

080080a4 <__libc_init_array>:
 80080a4:	b570      	push	{r4, r5, r6, lr}
 80080a6:	2600      	movs	r6, #0
 80080a8:	4d0c      	ldr	r5, [pc, #48]	@ (80080dc <__libc_init_array+0x38>)
 80080aa:	4c0d      	ldr	r4, [pc, #52]	@ (80080e0 <__libc_init_array+0x3c>)
 80080ac:	1b64      	subs	r4, r4, r5
 80080ae:	10a4      	asrs	r4, r4, #2
 80080b0:	42a6      	cmp	r6, r4
 80080b2:	d109      	bne.n	80080c8 <__libc_init_array+0x24>
 80080b4:	f000 fdd0 	bl	8008c58 <_init>
 80080b8:	2600      	movs	r6, #0
 80080ba:	4d0a      	ldr	r5, [pc, #40]	@ (80080e4 <__libc_init_array+0x40>)
 80080bc:	4c0a      	ldr	r4, [pc, #40]	@ (80080e8 <__libc_init_array+0x44>)
 80080be:	1b64      	subs	r4, r4, r5
 80080c0:	10a4      	asrs	r4, r4, #2
 80080c2:	42a6      	cmp	r6, r4
 80080c4:	d105      	bne.n	80080d2 <__libc_init_array+0x2e>
 80080c6:	bd70      	pop	{r4, r5, r6, pc}
 80080c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80080cc:	4798      	blx	r3
 80080ce:	3601      	adds	r6, #1
 80080d0:	e7ee      	b.n	80080b0 <__libc_init_array+0xc>
 80080d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80080d6:	4798      	blx	r3
 80080d8:	3601      	adds	r6, #1
 80080da:	e7f2      	b.n	80080c2 <__libc_init_array+0x1e>
 80080dc:	08008f9c 	.word	0x08008f9c
 80080e0:	08008f9c 	.word	0x08008f9c
 80080e4:	08008f9c 	.word	0x08008f9c
 80080e8:	08008fa0 	.word	0x08008fa0

080080ec <__retarget_lock_init_recursive>:
 80080ec:	4770      	bx	lr

080080ee <__retarget_lock_acquire_recursive>:
 80080ee:	4770      	bx	lr

080080f0 <__retarget_lock_release_recursive>:
 80080f0:	4770      	bx	lr

080080f2 <memcpy>:
 80080f2:	440a      	add	r2, r1
 80080f4:	4291      	cmp	r1, r2
 80080f6:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80080fa:	d100      	bne.n	80080fe <memcpy+0xc>
 80080fc:	4770      	bx	lr
 80080fe:	b510      	push	{r4, lr}
 8008100:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008104:	4291      	cmp	r1, r2
 8008106:	f803 4f01 	strb.w	r4, [r3, #1]!
 800810a:	d1f9      	bne.n	8008100 <memcpy+0xe>
 800810c:	bd10      	pop	{r4, pc}
	...

08008110 <_free_r>:
 8008110:	b538      	push	{r3, r4, r5, lr}
 8008112:	4605      	mov	r5, r0
 8008114:	2900      	cmp	r1, #0
 8008116:	d040      	beq.n	800819a <_free_r+0x8a>
 8008118:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800811c:	1f0c      	subs	r4, r1, #4
 800811e:	2b00      	cmp	r3, #0
 8008120:	bfb8      	it	lt
 8008122:	18e4      	addlt	r4, r4, r3
 8008124:	f000 f8de 	bl	80082e4 <__malloc_lock>
 8008128:	4a1c      	ldr	r2, [pc, #112]	@ (800819c <_free_r+0x8c>)
 800812a:	6813      	ldr	r3, [r2, #0]
 800812c:	b933      	cbnz	r3, 800813c <_free_r+0x2c>
 800812e:	6063      	str	r3, [r4, #4]
 8008130:	6014      	str	r4, [r2, #0]
 8008132:	4628      	mov	r0, r5
 8008134:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008138:	f000 b8da 	b.w	80082f0 <__malloc_unlock>
 800813c:	42a3      	cmp	r3, r4
 800813e:	d908      	bls.n	8008152 <_free_r+0x42>
 8008140:	6820      	ldr	r0, [r4, #0]
 8008142:	1821      	adds	r1, r4, r0
 8008144:	428b      	cmp	r3, r1
 8008146:	bf01      	itttt	eq
 8008148:	6819      	ldreq	r1, [r3, #0]
 800814a:	685b      	ldreq	r3, [r3, #4]
 800814c:	1809      	addeq	r1, r1, r0
 800814e:	6021      	streq	r1, [r4, #0]
 8008150:	e7ed      	b.n	800812e <_free_r+0x1e>
 8008152:	461a      	mov	r2, r3
 8008154:	685b      	ldr	r3, [r3, #4]
 8008156:	b10b      	cbz	r3, 800815c <_free_r+0x4c>
 8008158:	42a3      	cmp	r3, r4
 800815a:	d9fa      	bls.n	8008152 <_free_r+0x42>
 800815c:	6811      	ldr	r1, [r2, #0]
 800815e:	1850      	adds	r0, r2, r1
 8008160:	42a0      	cmp	r0, r4
 8008162:	d10b      	bne.n	800817c <_free_r+0x6c>
 8008164:	6820      	ldr	r0, [r4, #0]
 8008166:	4401      	add	r1, r0
 8008168:	1850      	adds	r0, r2, r1
 800816a:	4283      	cmp	r3, r0
 800816c:	6011      	str	r1, [r2, #0]
 800816e:	d1e0      	bne.n	8008132 <_free_r+0x22>
 8008170:	6818      	ldr	r0, [r3, #0]
 8008172:	685b      	ldr	r3, [r3, #4]
 8008174:	4408      	add	r0, r1
 8008176:	6010      	str	r0, [r2, #0]
 8008178:	6053      	str	r3, [r2, #4]
 800817a:	e7da      	b.n	8008132 <_free_r+0x22>
 800817c:	d902      	bls.n	8008184 <_free_r+0x74>
 800817e:	230c      	movs	r3, #12
 8008180:	602b      	str	r3, [r5, #0]
 8008182:	e7d6      	b.n	8008132 <_free_r+0x22>
 8008184:	6820      	ldr	r0, [r4, #0]
 8008186:	1821      	adds	r1, r4, r0
 8008188:	428b      	cmp	r3, r1
 800818a:	bf01      	itttt	eq
 800818c:	6819      	ldreq	r1, [r3, #0]
 800818e:	685b      	ldreq	r3, [r3, #4]
 8008190:	1809      	addeq	r1, r1, r0
 8008192:	6021      	streq	r1, [r4, #0]
 8008194:	6063      	str	r3, [r4, #4]
 8008196:	6054      	str	r4, [r2, #4]
 8008198:	e7cb      	b.n	8008132 <_free_r+0x22>
 800819a:	bd38      	pop	{r3, r4, r5, pc}
 800819c:	20001d0c 	.word	0x20001d0c

080081a0 <sbrk_aligned>:
 80081a0:	b570      	push	{r4, r5, r6, lr}
 80081a2:	4e0f      	ldr	r6, [pc, #60]	@ (80081e0 <sbrk_aligned+0x40>)
 80081a4:	460c      	mov	r4, r1
 80081a6:	6831      	ldr	r1, [r6, #0]
 80081a8:	4605      	mov	r5, r0
 80081aa:	b911      	cbnz	r1, 80081b2 <sbrk_aligned+0x12>
 80081ac:	f000 fcb2 	bl	8008b14 <_sbrk_r>
 80081b0:	6030      	str	r0, [r6, #0]
 80081b2:	4621      	mov	r1, r4
 80081b4:	4628      	mov	r0, r5
 80081b6:	f000 fcad 	bl	8008b14 <_sbrk_r>
 80081ba:	1c43      	adds	r3, r0, #1
 80081bc:	d103      	bne.n	80081c6 <sbrk_aligned+0x26>
 80081be:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80081c2:	4620      	mov	r0, r4
 80081c4:	bd70      	pop	{r4, r5, r6, pc}
 80081c6:	1cc4      	adds	r4, r0, #3
 80081c8:	f024 0403 	bic.w	r4, r4, #3
 80081cc:	42a0      	cmp	r0, r4
 80081ce:	d0f8      	beq.n	80081c2 <sbrk_aligned+0x22>
 80081d0:	1a21      	subs	r1, r4, r0
 80081d2:	4628      	mov	r0, r5
 80081d4:	f000 fc9e 	bl	8008b14 <_sbrk_r>
 80081d8:	3001      	adds	r0, #1
 80081da:	d1f2      	bne.n	80081c2 <sbrk_aligned+0x22>
 80081dc:	e7ef      	b.n	80081be <sbrk_aligned+0x1e>
 80081de:	bf00      	nop
 80081e0:	20001d08 	.word	0x20001d08

080081e4 <_malloc_r>:
 80081e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80081e8:	1ccd      	adds	r5, r1, #3
 80081ea:	f025 0503 	bic.w	r5, r5, #3
 80081ee:	3508      	adds	r5, #8
 80081f0:	2d0c      	cmp	r5, #12
 80081f2:	bf38      	it	cc
 80081f4:	250c      	movcc	r5, #12
 80081f6:	2d00      	cmp	r5, #0
 80081f8:	4606      	mov	r6, r0
 80081fa:	db01      	blt.n	8008200 <_malloc_r+0x1c>
 80081fc:	42a9      	cmp	r1, r5
 80081fe:	d904      	bls.n	800820a <_malloc_r+0x26>
 8008200:	230c      	movs	r3, #12
 8008202:	6033      	str	r3, [r6, #0]
 8008204:	2000      	movs	r0, #0
 8008206:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800820a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80082e0 <_malloc_r+0xfc>
 800820e:	f000 f869 	bl	80082e4 <__malloc_lock>
 8008212:	f8d8 3000 	ldr.w	r3, [r8]
 8008216:	461c      	mov	r4, r3
 8008218:	bb44      	cbnz	r4, 800826c <_malloc_r+0x88>
 800821a:	4629      	mov	r1, r5
 800821c:	4630      	mov	r0, r6
 800821e:	f7ff ffbf 	bl	80081a0 <sbrk_aligned>
 8008222:	1c43      	adds	r3, r0, #1
 8008224:	4604      	mov	r4, r0
 8008226:	d158      	bne.n	80082da <_malloc_r+0xf6>
 8008228:	f8d8 4000 	ldr.w	r4, [r8]
 800822c:	4627      	mov	r7, r4
 800822e:	2f00      	cmp	r7, #0
 8008230:	d143      	bne.n	80082ba <_malloc_r+0xd6>
 8008232:	2c00      	cmp	r4, #0
 8008234:	d04b      	beq.n	80082ce <_malloc_r+0xea>
 8008236:	6823      	ldr	r3, [r4, #0]
 8008238:	4639      	mov	r1, r7
 800823a:	4630      	mov	r0, r6
 800823c:	eb04 0903 	add.w	r9, r4, r3
 8008240:	f000 fc68 	bl	8008b14 <_sbrk_r>
 8008244:	4581      	cmp	r9, r0
 8008246:	d142      	bne.n	80082ce <_malloc_r+0xea>
 8008248:	6821      	ldr	r1, [r4, #0]
 800824a:	4630      	mov	r0, r6
 800824c:	1a6d      	subs	r5, r5, r1
 800824e:	4629      	mov	r1, r5
 8008250:	f7ff ffa6 	bl	80081a0 <sbrk_aligned>
 8008254:	3001      	adds	r0, #1
 8008256:	d03a      	beq.n	80082ce <_malloc_r+0xea>
 8008258:	6823      	ldr	r3, [r4, #0]
 800825a:	442b      	add	r3, r5
 800825c:	6023      	str	r3, [r4, #0]
 800825e:	f8d8 3000 	ldr.w	r3, [r8]
 8008262:	685a      	ldr	r2, [r3, #4]
 8008264:	bb62      	cbnz	r2, 80082c0 <_malloc_r+0xdc>
 8008266:	f8c8 7000 	str.w	r7, [r8]
 800826a:	e00f      	b.n	800828c <_malloc_r+0xa8>
 800826c:	6822      	ldr	r2, [r4, #0]
 800826e:	1b52      	subs	r2, r2, r5
 8008270:	d420      	bmi.n	80082b4 <_malloc_r+0xd0>
 8008272:	2a0b      	cmp	r2, #11
 8008274:	d917      	bls.n	80082a6 <_malloc_r+0xc2>
 8008276:	1961      	adds	r1, r4, r5
 8008278:	42a3      	cmp	r3, r4
 800827a:	6025      	str	r5, [r4, #0]
 800827c:	bf18      	it	ne
 800827e:	6059      	strne	r1, [r3, #4]
 8008280:	6863      	ldr	r3, [r4, #4]
 8008282:	bf08      	it	eq
 8008284:	f8c8 1000 	streq.w	r1, [r8]
 8008288:	5162      	str	r2, [r4, r5]
 800828a:	604b      	str	r3, [r1, #4]
 800828c:	4630      	mov	r0, r6
 800828e:	f000 f82f 	bl	80082f0 <__malloc_unlock>
 8008292:	f104 000b 	add.w	r0, r4, #11
 8008296:	1d23      	adds	r3, r4, #4
 8008298:	f020 0007 	bic.w	r0, r0, #7
 800829c:	1ac2      	subs	r2, r0, r3
 800829e:	bf1c      	itt	ne
 80082a0:	1a1b      	subne	r3, r3, r0
 80082a2:	50a3      	strne	r3, [r4, r2]
 80082a4:	e7af      	b.n	8008206 <_malloc_r+0x22>
 80082a6:	6862      	ldr	r2, [r4, #4]
 80082a8:	42a3      	cmp	r3, r4
 80082aa:	bf0c      	ite	eq
 80082ac:	f8c8 2000 	streq.w	r2, [r8]
 80082b0:	605a      	strne	r2, [r3, #4]
 80082b2:	e7eb      	b.n	800828c <_malloc_r+0xa8>
 80082b4:	4623      	mov	r3, r4
 80082b6:	6864      	ldr	r4, [r4, #4]
 80082b8:	e7ae      	b.n	8008218 <_malloc_r+0x34>
 80082ba:	463c      	mov	r4, r7
 80082bc:	687f      	ldr	r7, [r7, #4]
 80082be:	e7b6      	b.n	800822e <_malloc_r+0x4a>
 80082c0:	461a      	mov	r2, r3
 80082c2:	685b      	ldr	r3, [r3, #4]
 80082c4:	42a3      	cmp	r3, r4
 80082c6:	d1fb      	bne.n	80082c0 <_malloc_r+0xdc>
 80082c8:	2300      	movs	r3, #0
 80082ca:	6053      	str	r3, [r2, #4]
 80082cc:	e7de      	b.n	800828c <_malloc_r+0xa8>
 80082ce:	230c      	movs	r3, #12
 80082d0:	4630      	mov	r0, r6
 80082d2:	6033      	str	r3, [r6, #0]
 80082d4:	f000 f80c 	bl	80082f0 <__malloc_unlock>
 80082d8:	e794      	b.n	8008204 <_malloc_r+0x20>
 80082da:	6005      	str	r5, [r0, #0]
 80082dc:	e7d6      	b.n	800828c <_malloc_r+0xa8>
 80082de:	bf00      	nop
 80082e0:	20001d0c 	.word	0x20001d0c

080082e4 <__malloc_lock>:
 80082e4:	4801      	ldr	r0, [pc, #4]	@ (80082ec <__malloc_lock+0x8>)
 80082e6:	f7ff bf02 	b.w	80080ee <__retarget_lock_acquire_recursive>
 80082ea:	bf00      	nop
 80082ec:	20001d04 	.word	0x20001d04

080082f0 <__malloc_unlock>:
 80082f0:	4801      	ldr	r0, [pc, #4]	@ (80082f8 <__malloc_unlock+0x8>)
 80082f2:	f7ff befd 	b.w	80080f0 <__retarget_lock_release_recursive>
 80082f6:	bf00      	nop
 80082f8:	20001d04 	.word	0x20001d04

080082fc <__sfputc_r>:
 80082fc:	6893      	ldr	r3, [r2, #8]
 80082fe:	b410      	push	{r4}
 8008300:	3b01      	subs	r3, #1
 8008302:	2b00      	cmp	r3, #0
 8008304:	6093      	str	r3, [r2, #8]
 8008306:	da07      	bge.n	8008318 <__sfputc_r+0x1c>
 8008308:	6994      	ldr	r4, [r2, #24]
 800830a:	42a3      	cmp	r3, r4
 800830c:	db01      	blt.n	8008312 <__sfputc_r+0x16>
 800830e:	290a      	cmp	r1, #10
 8008310:	d102      	bne.n	8008318 <__sfputc_r+0x1c>
 8008312:	bc10      	pop	{r4}
 8008314:	f000 bb6a 	b.w	80089ec <__swbuf_r>
 8008318:	6813      	ldr	r3, [r2, #0]
 800831a:	1c58      	adds	r0, r3, #1
 800831c:	6010      	str	r0, [r2, #0]
 800831e:	7019      	strb	r1, [r3, #0]
 8008320:	4608      	mov	r0, r1
 8008322:	bc10      	pop	{r4}
 8008324:	4770      	bx	lr

08008326 <__sfputs_r>:
 8008326:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008328:	4606      	mov	r6, r0
 800832a:	460f      	mov	r7, r1
 800832c:	4614      	mov	r4, r2
 800832e:	18d5      	adds	r5, r2, r3
 8008330:	42ac      	cmp	r4, r5
 8008332:	d101      	bne.n	8008338 <__sfputs_r+0x12>
 8008334:	2000      	movs	r0, #0
 8008336:	e007      	b.n	8008348 <__sfputs_r+0x22>
 8008338:	463a      	mov	r2, r7
 800833a:	4630      	mov	r0, r6
 800833c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008340:	f7ff ffdc 	bl	80082fc <__sfputc_r>
 8008344:	1c43      	adds	r3, r0, #1
 8008346:	d1f3      	bne.n	8008330 <__sfputs_r+0xa>
 8008348:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800834c <_vfiprintf_r>:
 800834c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008350:	460d      	mov	r5, r1
 8008352:	4614      	mov	r4, r2
 8008354:	4698      	mov	r8, r3
 8008356:	4606      	mov	r6, r0
 8008358:	b09d      	sub	sp, #116	@ 0x74
 800835a:	b118      	cbz	r0, 8008364 <_vfiprintf_r+0x18>
 800835c:	6a03      	ldr	r3, [r0, #32]
 800835e:	b90b      	cbnz	r3, 8008364 <_vfiprintf_r+0x18>
 8008360:	f7ff fd62 	bl	8007e28 <__sinit>
 8008364:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008366:	07d9      	lsls	r1, r3, #31
 8008368:	d405      	bmi.n	8008376 <_vfiprintf_r+0x2a>
 800836a:	89ab      	ldrh	r3, [r5, #12]
 800836c:	059a      	lsls	r2, r3, #22
 800836e:	d402      	bmi.n	8008376 <_vfiprintf_r+0x2a>
 8008370:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008372:	f7ff febc 	bl	80080ee <__retarget_lock_acquire_recursive>
 8008376:	89ab      	ldrh	r3, [r5, #12]
 8008378:	071b      	lsls	r3, r3, #28
 800837a:	d501      	bpl.n	8008380 <_vfiprintf_r+0x34>
 800837c:	692b      	ldr	r3, [r5, #16]
 800837e:	b99b      	cbnz	r3, 80083a8 <_vfiprintf_r+0x5c>
 8008380:	4629      	mov	r1, r5
 8008382:	4630      	mov	r0, r6
 8008384:	f000 fb70 	bl	8008a68 <__swsetup_r>
 8008388:	b170      	cbz	r0, 80083a8 <_vfiprintf_r+0x5c>
 800838a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800838c:	07dc      	lsls	r4, r3, #31
 800838e:	d504      	bpl.n	800839a <_vfiprintf_r+0x4e>
 8008390:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008394:	b01d      	add	sp, #116	@ 0x74
 8008396:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800839a:	89ab      	ldrh	r3, [r5, #12]
 800839c:	0598      	lsls	r0, r3, #22
 800839e:	d4f7      	bmi.n	8008390 <_vfiprintf_r+0x44>
 80083a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80083a2:	f7ff fea5 	bl	80080f0 <__retarget_lock_release_recursive>
 80083a6:	e7f3      	b.n	8008390 <_vfiprintf_r+0x44>
 80083a8:	2300      	movs	r3, #0
 80083aa:	9309      	str	r3, [sp, #36]	@ 0x24
 80083ac:	2320      	movs	r3, #32
 80083ae:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80083b2:	2330      	movs	r3, #48	@ 0x30
 80083b4:	f04f 0901 	mov.w	r9, #1
 80083b8:	f8cd 800c 	str.w	r8, [sp, #12]
 80083bc:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8008568 <_vfiprintf_r+0x21c>
 80083c0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80083c4:	4623      	mov	r3, r4
 80083c6:	469a      	mov	sl, r3
 80083c8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80083cc:	b10a      	cbz	r2, 80083d2 <_vfiprintf_r+0x86>
 80083ce:	2a25      	cmp	r2, #37	@ 0x25
 80083d0:	d1f9      	bne.n	80083c6 <_vfiprintf_r+0x7a>
 80083d2:	ebba 0b04 	subs.w	fp, sl, r4
 80083d6:	d00b      	beq.n	80083f0 <_vfiprintf_r+0xa4>
 80083d8:	465b      	mov	r3, fp
 80083da:	4622      	mov	r2, r4
 80083dc:	4629      	mov	r1, r5
 80083de:	4630      	mov	r0, r6
 80083e0:	f7ff ffa1 	bl	8008326 <__sfputs_r>
 80083e4:	3001      	adds	r0, #1
 80083e6:	f000 80a7 	beq.w	8008538 <_vfiprintf_r+0x1ec>
 80083ea:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80083ec:	445a      	add	r2, fp
 80083ee:	9209      	str	r2, [sp, #36]	@ 0x24
 80083f0:	f89a 3000 	ldrb.w	r3, [sl]
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	f000 809f 	beq.w	8008538 <_vfiprintf_r+0x1ec>
 80083fa:	2300      	movs	r3, #0
 80083fc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008400:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008404:	f10a 0a01 	add.w	sl, sl, #1
 8008408:	9304      	str	r3, [sp, #16]
 800840a:	9307      	str	r3, [sp, #28]
 800840c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008410:	931a      	str	r3, [sp, #104]	@ 0x68
 8008412:	4654      	mov	r4, sl
 8008414:	2205      	movs	r2, #5
 8008416:	f814 1b01 	ldrb.w	r1, [r4], #1
 800841a:	4853      	ldr	r0, [pc, #332]	@ (8008568 <_vfiprintf_r+0x21c>)
 800841c:	f000 fb8a 	bl	8008b34 <memchr>
 8008420:	9a04      	ldr	r2, [sp, #16]
 8008422:	b9d8      	cbnz	r0, 800845c <_vfiprintf_r+0x110>
 8008424:	06d1      	lsls	r1, r2, #27
 8008426:	bf44      	itt	mi
 8008428:	2320      	movmi	r3, #32
 800842a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800842e:	0713      	lsls	r3, r2, #28
 8008430:	bf44      	itt	mi
 8008432:	232b      	movmi	r3, #43	@ 0x2b
 8008434:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008438:	f89a 3000 	ldrb.w	r3, [sl]
 800843c:	2b2a      	cmp	r3, #42	@ 0x2a
 800843e:	d015      	beq.n	800846c <_vfiprintf_r+0x120>
 8008440:	4654      	mov	r4, sl
 8008442:	2000      	movs	r0, #0
 8008444:	f04f 0c0a 	mov.w	ip, #10
 8008448:	9a07      	ldr	r2, [sp, #28]
 800844a:	4621      	mov	r1, r4
 800844c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008450:	3b30      	subs	r3, #48	@ 0x30
 8008452:	2b09      	cmp	r3, #9
 8008454:	d94b      	bls.n	80084ee <_vfiprintf_r+0x1a2>
 8008456:	b1b0      	cbz	r0, 8008486 <_vfiprintf_r+0x13a>
 8008458:	9207      	str	r2, [sp, #28]
 800845a:	e014      	b.n	8008486 <_vfiprintf_r+0x13a>
 800845c:	eba0 0308 	sub.w	r3, r0, r8
 8008460:	fa09 f303 	lsl.w	r3, r9, r3
 8008464:	4313      	orrs	r3, r2
 8008466:	46a2      	mov	sl, r4
 8008468:	9304      	str	r3, [sp, #16]
 800846a:	e7d2      	b.n	8008412 <_vfiprintf_r+0xc6>
 800846c:	9b03      	ldr	r3, [sp, #12]
 800846e:	1d19      	adds	r1, r3, #4
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	9103      	str	r1, [sp, #12]
 8008474:	2b00      	cmp	r3, #0
 8008476:	bfbb      	ittet	lt
 8008478:	425b      	neglt	r3, r3
 800847a:	f042 0202 	orrlt.w	r2, r2, #2
 800847e:	9307      	strge	r3, [sp, #28]
 8008480:	9307      	strlt	r3, [sp, #28]
 8008482:	bfb8      	it	lt
 8008484:	9204      	strlt	r2, [sp, #16]
 8008486:	7823      	ldrb	r3, [r4, #0]
 8008488:	2b2e      	cmp	r3, #46	@ 0x2e
 800848a:	d10a      	bne.n	80084a2 <_vfiprintf_r+0x156>
 800848c:	7863      	ldrb	r3, [r4, #1]
 800848e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008490:	d132      	bne.n	80084f8 <_vfiprintf_r+0x1ac>
 8008492:	9b03      	ldr	r3, [sp, #12]
 8008494:	3402      	adds	r4, #2
 8008496:	1d1a      	adds	r2, r3, #4
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	9203      	str	r2, [sp, #12]
 800849c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80084a0:	9305      	str	r3, [sp, #20]
 80084a2:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800856c <_vfiprintf_r+0x220>
 80084a6:	2203      	movs	r2, #3
 80084a8:	4650      	mov	r0, sl
 80084aa:	7821      	ldrb	r1, [r4, #0]
 80084ac:	f000 fb42 	bl	8008b34 <memchr>
 80084b0:	b138      	cbz	r0, 80084c2 <_vfiprintf_r+0x176>
 80084b2:	2240      	movs	r2, #64	@ 0x40
 80084b4:	9b04      	ldr	r3, [sp, #16]
 80084b6:	eba0 000a 	sub.w	r0, r0, sl
 80084ba:	4082      	lsls	r2, r0
 80084bc:	4313      	orrs	r3, r2
 80084be:	3401      	adds	r4, #1
 80084c0:	9304      	str	r3, [sp, #16]
 80084c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80084c6:	2206      	movs	r2, #6
 80084c8:	4829      	ldr	r0, [pc, #164]	@ (8008570 <_vfiprintf_r+0x224>)
 80084ca:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80084ce:	f000 fb31 	bl	8008b34 <memchr>
 80084d2:	2800      	cmp	r0, #0
 80084d4:	d03f      	beq.n	8008556 <_vfiprintf_r+0x20a>
 80084d6:	4b27      	ldr	r3, [pc, #156]	@ (8008574 <_vfiprintf_r+0x228>)
 80084d8:	bb1b      	cbnz	r3, 8008522 <_vfiprintf_r+0x1d6>
 80084da:	9b03      	ldr	r3, [sp, #12]
 80084dc:	3307      	adds	r3, #7
 80084de:	f023 0307 	bic.w	r3, r3, #7
 80084e2:	3308      	adds	r3, #8
 80084e4:	9303      	str	r3, [sp, #12]
 80084e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084e8:	443b      	add	r3, r7
 80084ea:	9309      	str	r3, [sp, #36]	@ 0x24
 80084ec:	e76a      	b.n	80083c4 <_vfiprintf_r+0x78>
 80084ee:	460c      	mov	r4, r1
 80084f0:	2001      	movs	r0, #1
 80084f2:	fb0c 3202 	mla	r2, ip, r2, r3
 80084f6:	e7a8      	b.n	800844a <_vfiprintf_r+0xfe>
 80084f8:	2300      	movs	r3, #0
 80084fa:	f04f 0c0a 	mov.w	ip, #10
 80084fe:	4619      	mov	r1, r3
 8008500:	3401      	adds	r4, #1
 8008502:	9305      	str	r3, [sp, #20]
 8008504:	4620      	mov	r0, r4
 8008506:	f810 2b01 	ldrb.w	r2, [r0], #1
 800850a:	3a30      	subs	r2, #48	@ 0x30
 800850c:	2a09      	cmp	r2, #9
 800850e:	d903      	bls.n	8008518 <_vfiprintf_r+0x1cc>
 8008510:	2b00      	cmp	r3, #0
 8008512:	d0c6      	beq.n	80084a2 <_vfiprintf_r+0x156>
 8008514:	9105      	str	r1, [sp, #20]
 8008516:	e7c4      	b.n	80084a2 <_vfiprintf_r+0x156>
 8008518:	4604      	mov	r4, r0
 800851a:	2301      	movs	r3, #1
 800851c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008520:	e7f0      	b.n	8008504 <_vfiprintf_r+0x1b8>
 8008522:	ab03      	add	r3, sp, #12
 8008524:	9300      	str	r3, [sp, #0]
 8008526:	462a      	mov	r2, r5
 8008528:	4630      	mov	r0, r6
 800852a:	4b13      	ldr	r3, [pc, #76]	@ (8008578 <_vfiprintf_r+0x22c>)
 800852c:	a904      	add	r1, sp, #16
 800852e:	f3af 8000 	nop.w
 8008532:	4607      	mov	r7, r0
 8008534:	1c78      	adds	r0, r7, #1
 8008536:	d1d6      	bne.n	80084e6 <_vfiprintf_r+0x19a>
 8008538:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800853a:	07d9      	lsls	r1, r3, #31
 800853c:	d405      	bmi.n	800854a <_vfiprintf_r+0x1fe>
 800853e:	89ab      	ldrh	r3, [r5, #12]
 8008540:	059a      	lsls	r2, r3, #22
 8008542:	d402      	bmi.n	800854a <_vfiprintf_r+0x1fe>
 8008544:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008546:	f7ff fdd3 	bl	80080f0 <__retarget_lock_release_recursive>
 800854a:	89ab      	ldrh	r3, [r5, #12]
 800854c:	065b      	lsls	r3, r3, #25
 800854e:	f53f af1f 	bmi.w	8008390 <_vfiprintf_r+0x44>
 8008552:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008554:	e71e      	b.n	8008394 <_vfiprintf_r+0x48>
 8008556:	ab03      	add	r3, sp, #12
 8008558:	9300      	str	r3, [sp, #0]
 800855a:	462a      	mov	r2, r5
 800855c:	4630      	mov	r0, r6
 800855e:	4b06      	ldr	r3, [pc, #24]	@ (8008578 <_vfiprintf_r+0x22c>)
 8008560:	a904      	add	r1, sp, #16
 8008562:	f000 f87d 	bl	8008660 <_printf_i>
 8008566:	e7e4      	b.n	8008532 <_vfiprintf_r+0x1e6>
 8008568:	08008f68 	.word	0x08008f68
 800856c:	08008f6e 	.word	0x08008f6e
 8008570:	08008f72 	.word	0x08008f72
 8008574:	00000000 	.word	0x00000000
 8008578:	08008327 	.word	0x08008327

0800857c <_printf_common>:
 800857c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008580:	4616      	mov	r6, r2
 8008582:	4698      	mov	r8, r3
 8008584:	688a      	ldr	r2, [r1, #8]
 8008586:	690b      	ldr	r3, [r1, #16]
 8008588:	4607      	mov	r7, r0
 800858a:	4293      	cmp	r3, r2
 800858c:	bfb8      	it	lt
 800858e:	4613      	movlt	r3, r2
 8008590:	6033      	str	r3, [r6, #0]
 8008592:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008596:	460c      	mov	r4, r1
 8008598:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800859c:	b10a      	cbz	r2, 80085a2 <_printf_common+0x26>
 800859e:	3301      	adds	r3, #1
 80085a0:	6033      	str	r3, [r6, #0]
 80085a2:	6823      	ldr	r3, [r4, #0]
 80085a4:	0699      	lsls	r1, r3, #26
 80085a6:	bf42      	ittt	mi
 80085a8:	6833      	ldrmi	r3, [r6, #0]
 80085aa:	3302      	addmi	r3, #2
 80085ac:	6033      	strmi	r3, [r6, #0]
 80085ae:	6825      	ldr	r5, [r4, #0]
 80085b0:	f015 0506 	ands.w	r5, r5, #6
 80085b4:	d106      	bne.n	80085c4 <_printf_common+0x48>
 80085b6:	f104 0a19 	add.w	sl, r4, #25
 80085ba:	68e3      	ldr	r3, [r4, #12]
 80085bc:	6832      	ldr	r2, [r6, #0]
 80085be:	1a9b      	subs	r3, r3, r2
 80085c0:	42ab      	cmp	r3, r5
 80085c2:	dc2b      	bgt.n	800861c <_printf_common+0xa0>
 80085c4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80085c8:	6822      	ldr	r2, [r4, #0]
 80085ca:	3b00      	subs	r3, #0
 80085cc:	bf18      	it	ne
 80085ce:	2301      	movne	r3, #1
 80085d0:	0692      	lsls	r2, r2, #26
 80085d2:	d430      	bmi.n	8008636 <_printf_common+0xba>
 80085d4:	4641      	mov	r1, r8
 80085d6:	4638      	mov	r0, r7
 80085d8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80085dc:	47c8      	blx	r9
 80085de:	3001      	adds	r0, #1
 80085e0:	d023      	beq.n	800862a <_printf_common+0xae>
 80085e2:	6823      	ldr	r3, [r4, #0]
 80085e4:	6922      	ldr	r2, [r4, #16]
 80085e6:	f003 0306 	and.w	r3, r3, #6
 80085ea:	2b04      	cmp	r3, #4
 80085ec:	bf14      	ite	ne
 80085ee:	2500      	movne	r5, #0
 80085f0:	6833      	ldreq	r3, [r6, #0]
 80085f2:	f04f 0600 	mov.w	r6, #0
 80085f6:	bf08      	it	eq
 80085f8:	68e5      	ldreq	r5, [r4, #12]
 80085fa:	f104 041a 	add.w	r4, r4, #26
 80085fe:	bf08      	it	eq
 8008600:	1aed      	subeq	r5, r5, r3
 8008602:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8008606:	bf08      	it	eq
 8008608:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800860c:	4293      	cmp	r3, r2
 800860e:	bfc4      	itt	gt
 8008610:	1a9b      	subgt	r3, r3, r2
 8008612:	18ed      	addgt	r5, r5, r3
 8008614:	42b5      	cmp	r5, r6
 8008616:	d11a      	bne.n	800864e <_printf_common+0xd2>
 8008618:	2000      	movs	r0, #0
 800861a:	e008      	b.n	800862e <_printf_common+0xb2>
 800861c:	2301      	movs	r3, #1
 800861e:	4652      	mov	r2, sl
 8008620:	4641      	mov	r1, r8
 8008622:	4638      	mov	r0, r7
 8008624:	47c8      	blx	r9
 8008626:	3001      	adds	r0, #1
 8008628:	d103      	bne.n	8008632 <_printf_common+0xb6>
 800862a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800862e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008632:	3501      	adds	r5, #1
 8008634:	e7c1      	b.n	80085ba <_printf_common+0x3e>
 8008636:	2030      	movs	r0, #48	@ 0x30
 8008638:	18e1      	adds	r1, r4, r3
 800863a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800863e:	1c5a      	adds	r2, r3, #1
 8008640:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008644:	4422      	add	r2, r4
 8008646:	3302      	adds	r3, #2
 8008648:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800864c:	e7c2      	b.n	80085d4 <_printf_common+0x58>
 800864e:	2301      	movs	r3, #1
 8008650:	4622      	mov	r2, r4
 8008652:	4641      	mov	r1, r8
 8008654:	4638      	mov	r0, r7
 8008656:	47c8      	blx	r9
 8008658:	3001      	adds	r0, #1
 800865a:	d0e6      	beq.n	800862a <_printf_common+0xae>
 800865c:	3601      	adds	r6, #1
 800865e:	e7d9      	b.n	8008614 <_printf_common+0x98>

08008660 <_printf_i>:
 8008660:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008664:	7e0f      	ldrb	r7, [r1, #24]
 8008666:	4691      	mov	r9, r2
 8008668:	2f78      	cmp	r7, #120	@ 0x78
 800866a:	4680      	mov	r8, r0
 800866c:	460c      	mov	r4, r1
 800866e:	469a      	mov	sl, r3
 8008670:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008672:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008676:	d807      	bhi.n	8008688 <_printf_i+0x28>
 8008678:	2f62      	cmp	r7, #98	@ 0x62
 800867a:	d80a      	bhi.n	8008692 <_printf_i+0x32>
 800867c:	2f00      	cmp	r7, #0
 800867e:	f000 80d1 	beq.w	8008824 <_printf_i+0x1c4>
 8008682:	2f58      	cmp	r7, #88	@ 0x58
 8008684:	f000 80b8 	beq.w	80087f8 <_printf_i+0x198>
 8008688:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800868c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008690:	e03a      	b.n	8008708 <_printf_i+0xa8>
 8008692:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008696:	2b15      	cmp	r3, #21
 8008698:	d8f6      	bhi.n	8008688 <_printf_i+0x28>
 800869a:	a101      	add	r1, pc, #4	@ (adr r1, 80086a0 <_printf_i+0x40>)
 800869c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80086a0:	080086f9 	.word	0x080086f9
 80086a4:	0800870d 	.word	0x0800870d
 80086a8:	08008689 	.word	0x08008689
 80086ac:	08008689 	.word	0x08008689
 80086b0:	08008689 	.word	0x08008689
 80086b4:	08008689 	.word	0x08008689
 80086b8:	0800870d 	.word	0x0800870d
 80086bc:	08008689 	.word	0x08008689
 80086c0:	08008689 	.word	0x08008689
 80086c4:	08008689 	.word	0x08008689
 80086c8:	08008689 	.word	0x08008689
 80086cc:	0800880b 	.word	0x0800880b
 80086d0:	08008737 	.word	0x08008737
 80086d4:	080087c5 	.word	0x080087c5
 80086d8:	08008689 	.word	0x08008689
 80086dc:	08008689 	.word	0x08008689
 80086e0:	0800882d 	.word	0x0800882d
 80086e4:	08008689 	.word	0x08008689
 80086e8:	08008737 	.word	0x08008737
 80086ec:	08008689 	.word	0x08008689
 80086f0:	08008689 	.word	0x08008689
 80086f4:	080087cd 	.word	0x080087cd
 80086f8:	6833      	ldr	r3, [r6, #0]
 80086fa:	1d1a      	adds	r2, r3, #4
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	6032      	str	r2, [r6, #0]
 8008700:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008704:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008708:	2301      	movs	r3, #1
 800870a:	e09c      	b.n	8008846 <_printf_i+0x1e6>
 800870c:	6833      	ldr	r3, [r6, #0]
 800870e:	6820      	ldr	r0, [r4, #0]
 8008710:	1d19      	adds	r1, r3, #4
 8008712:	6031      	str	r1, [r6, #0]
 8008714:	0606      	lsls	r6, r0, #24
 8008716:	d501      	bpl.n	800871c <_printf_i+0xbc>
 8008718:	681d      	ldr	r5, [r3, #0]
 800871a:	e003      	b.n	8008724 <_printf_i+0xc4>
 800871c:	0645      	lsls	r5, r0, #25
 800871e:	d5fb      	bpl.n	8008718 <_printf_i+0xb8>
 8008720:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008724:	2d00      	cmp	r5, #0
 8008726:	da03      	bge.n	8008730 <_printf_i+0xd0>
 8008728:	232d      	movs	r3, #45	@ 0x2d
 800872a:	426d      	negs	r5, r5
 800872c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008730:	230a      	movs	r3, #10
 8008732:	4858      	ldr	r0, [pc, #352]	@ (8008894 <_printf_i+0x234>)
 8008734:	e011      	b.n	800875a <_printf_i+0xfa>
 8008736:	6821      	ldr	r1, [r4, #0]
 8008738:	6833      	ldr	r3, [r6, #0]
 800873a:	0608      	lsls	r0, r1, #24
 800873c:	f853 5b04 	ldr.w	r5, [r3], #4
 8008740:	d402      	bmi.n	8008748 <_printf_i+0xe8>
 8008742:	0649      	lsls	r1, r1, #25
 8008744:	bf48      	it	mi
 8008746:	b2ad      	uxthmi	r5, r5
 8008748:	2f6f      	cmp	r7, #111	@ 0x6f
 800874a:	6033      	str	r3, [r6, #0]
 800874c:	bf14      	ite	ne
 800874e:	230a      	movne	r3, #10
 8008750:	2308      	moveq	r3, #8
 8008752:	4850      	ldr	r0, [pc, #320]	@ (8008894 <_printf_i+0x234>)
 8008754:	2100      	movs	r1, #0
 8008756:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800875a:	6866      	ldr	r6, [r4, #4]
 800875c:	2e00      	cmp	r6, #0
 800875e:	60a6      	str	r6, [r4, #8]
 8008760:	db05      	blt.n	800876e <_printf_i+0x10e>
 8008762:	6821      	ldr	r1, [r4, #0]
 8008764:	432e      	orrs	r6, r5
 8008766:	f021 0104 	bic.w	r1, r1, #4
 800876a:	6021      	str	r1, [r4, #0]
 800876c:	d04b      	beq.n	8008806 <_printf_i+0x1a6>
 800876e:	4616      	mov	r6, r2
 8008770:	fbb5 f1f3 	udiv	r1, r5, r3
 8008774:	fb03 5711 	mls	r7, r3, r1, r5
 8008778:	5dc7      	ldrb	r7, [r0, r7]
 800877a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800877e:	462f      	mov	r7, r5
 8008780:	42bb      	cmp	r3, r7
 8008782:	460d      	mov	r5, r1
 8008784:	d9f4      	bls.n	8008770 <_printf_i+0x110>
 8008786:	2b08      	cmp	r3, #8
 8008788:	d10b      	bne.n	80087a2 <_printf_i+0x142>
 800878a:	6823      	ldr	r3, [r4, #0]
 800878c:	07df      	lsls	r7, r3, #31
 800878e:	d508      	bpl.n	80087a2 <_printf_i+0x142>
 8008790:	6923      	ldr	r3, [r4, #16]
 8008792:	6861      	ldr	r1, [r4, #4]
 8008794:	4299      	cmp	r1, r3
 8008796:	bfde      	ittt	le
 8008798:	2330      	movle	r3, #48	@ 0x30
 800879a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800879e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80087a2:	1b92      	subs	r2, r2, r6
 80087a4:	6122      	str	r2, [r4, #16]
 80087a6:	464b      	mov	r3, r9
 80087a8:	4621      	mov	r1, r4
 80087aa:	4640      	mov	r0, r8
 80087ac:	f8cd a000 	str.w	sl, [sp]
 80087b0:	aa03      	add	r2, sp, #12
 80087b2:	f7ff fee3 	bl	800857c <_printf_common>
 80087b6:	3001      	adds	r0, #1
 80087b8:	d14a      	bne.n	8008850 <_printf_i+0x1f0>
 80087ba:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80087be:	b004      	add	sp, #16
 80087c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80087c4:	6823      	ldr	r3, [r4, #0]
 80087c6:	f043 0320 	orr.w	r3, r3, #32
 80087ca:	6023      	str	r3, [r4, #0]
 80087cc:	2778      	movs	r7, #120	@ 0x78
 80087ce:	4832      	ldr	r0, [pc, #200]	@ (8008898 <_printf_i+0x238>)
 80087d0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80087d4:	6823      	ldr	r3, [r4, #0]
 80087d6:	6831      	ldr	r1, [r6, #0]
 80087d8:	061f      	lsls	r7, r3, #24
 80087da:	f851 5b04 	ldr.w	r5, [r1], #4
 80087de:	d402      	bmi.n	80087e6 <_printf_i+0x186>
 80087e0:	065f      	lsls	r7, r3, #25
 80087e2:	bf48      	it	mi
 80087e4:	b2ad      	uxthmi	r5, r5
 80087e6:	6031      	str	r1, [r6, #0]
 80087e8:	07d9      	lsls	r1, r3, #31
 80087ea:	bf44      	itt	mi
 80087ec:	f043 0320 	orrmi.w	r3, r3, #32
 80087f0:	6023      	strmi	r3, [r4, #0]
 80087f2:	b11d      	cbz	r5, 80087fc <_printf_i+0x19c>
 80087f4:	2310      	movs	r3, #16
 80087f6:	e7ad      	b.n	8008754 <_printf_i+0xf4>
 80087f8:	4826      	ldr	r0, [pc, #152]	@ (8008894 <_printf_i+0x234>)
 80087fa:	e7e9      	b.n	80087d0 <_printf_i+0x170>
 80087fc:	6823      	ldr	r3, [r4, #0]
 80087fe:	f023 0320 	bic.w	r3, r3, #32
 8008802:	6023      	str	r3, [r4, #0]
 8008804:	e7f6      	b.n	80087f4 <_printf_i+0x194>
 8008806:	4616      	mov	r6, r2
 8008808:	e7bd      	b.n	8008786 <_printf_i+0x126>
 800880a:	6833      	ldr	r3, [r6, #0]
 800880c:	6825      	ldr	r5, [r4, #0]
 800880e:	1d18      	adds	r0, r3, #4
 8008810:	6961      	ldr	r1, [r4, #20]
 8008812:	6030      	str	r0, [r6, #0]
 8008814:	062e      	lsls	r6, r5, #24
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	d501      	bpl.n	800881e <_printf_i+0x1be>
 800881a:	6019      	str	r1, [r3, #0]
 800881c:	e002      	b.n	8008824 <_printf_i+0x1c4>
 800881e:	0668      	lsls	r0, r5, #25
 8008820:	d5fb      	bpl.n	800881a <_printf_i+0x1ba>
 8008822:	8019      	strh	r1, [r3, #0]
 8008824:	2300      	movs	r3, #0
 8008826:	4616      	mov	r6, r2
 8008828:	6123      	str	r3, [r4, #16]
 800882a:	e7bc      	b.n	80087a6 <_printf_i+0x146>
 800882c:	6833      	ldr	r3, [r6, #0]
 800882e:	2100      	movs	r1, #0
 8008830:	1d1a      	adds	r2, r3, #4
 8008832:	6032      	str	r2, [r6, #0]
 8008834:	681e      	ldr	r6, [r3, #0]
 8008836:	6862      	ldr	r2, [r4, #4]
 8008838:	4630      	mov	r0, r6
 800883a:	f000 f97b 	bl	8008b34 <memchr>
 800883e:	b108      	cbz	r0, 8008844 <_printf_i+0x1e4>
 8008840:	1b80      	subs	r0, r0, r6
 8008842:	6060      	str	r0, [r4, #4]
 8008844:	6863      	ldr	r3, [r4, #4]
 8008846:	6123      	str	r3, [r4, #16]
 8008848:	2300      	movs	r3, #0
 800884a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800884e:	e7aa      	b.n	80087a6 <_printf_i+0x146>
 8008850:	4632      	mov	r2, r6
 8008852:	4649      	mov	r1, r9
 8008854:	4640      	mov	r0, r8
 8008856:	6923      	ldr	r3, [r4, #16]
 8008858:	47d0      	blx	sl
 800885a:	3001      	adds	r0, #1
 800885c:	d0ad      	beq.n	80087ba <_printf_i+0x15a>
 800885e:	6823      	ldr	r3, [r4, #0]
 8008860:	079b      	lsls	r3, r3, #30
 8008862:	d413      	bmi.n	800888c <_printf_i+0x22c>
 8008864:	68e0      	ldr	r0, [r4, #12]
 8008866:	9b03      	ldr	r3, [sp, #12]
 8008868:	4298      	cmp	r0, r3
 800886a:	bfb8      	it	lt
 800886c:	4618      	movlt	r0, r3
 800886e:	e7a6      	b.n	80087be <_printf_i+0x15e>
 8008870:	2301      	movs	r3, #1
 8008872:	4632      	mov	r2, r6
 8008874:	4649      	mov	r1, r9
 8008876:	4640      	mov	r0, r8
 8008878:	47d0      	blx	sl
 800887a:	3001      	adds	r0, #1
 800887c:	d09d      	beq.n	80087ba <_printf_i+0x15a>
 800887e:	3501      	adds	r5, #1
 8008880:	68e3      	ldr	r3, [r4, #12]
 8008882:	9903      	ldr	r1, [sp, #12]
 8008884:	1a5b      	subs	r3, r3, r1
 8008886:	42ab      	cmp	r3, r5
 8008888:	dcf2      	bgt.n	8008870 <_printf_i+0x210>
 800888a:	e7eb      	b.n	8008864 <_printf_i+0x204>
 800888c:	2500      	movs	r5, #0
 800888e:	f104 0619 	add.w	r6, r4, #25
 8008892:	e7f5      	b.n	8008880 <_printf_i+0x220>
 8008894:	08008f79 	.word	0x08008f79
 8008898:	08008f8a 	.word	0x08008f8a

0800889c <__sflush_r>:
 800889c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80088a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088a2:	0716      	lsls	r6, r2, #28
 80088a4:	4605      	mov	r5, r0
 80088a6:	460c      	mov	r4, r1
 80088a8:	d454      	bmi.n	8008954 <__sflush_r+0xb8>
 80088aa:	684b      	ldr	r3, [r1, #4]
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	dc02      	bgt.n	80088b6 <__sflush_r+0x1a>
 80088b0:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	dd48      	ble.n	8008948 <__sflush_r+0xac>
 80088b6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80088b8:	2e00      	cmp	r6, #0
 80088ba:	d045      	beq.n	8008948 <__sflush_r+0xac>
 80088bc:	2300      	movs	r3, #0
 80088be:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80088c2:	682f      	ldr	r7, [r5, #0]
 80088c4:	6a21      	ldr	r1, [r4, #32]
 80088c6:	602b      	str	r3, [r5, #0]
 80088c8:	d030      	beq.n	800892c <__sflush_r+0x90>
 80088ca:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80088cc:	89a3      	ldrh	r3, [r4, #12]
 80088ce:	0759      	lsls	r1, r3, #29
 80088d0:	d505      	bpl.n	80088de <__sflush_r+0x42>
 80088d2:	6863      	ldr	r3, [r4, #4]
 80088d4:	1ad2      	subs	r2, r2, r3
 80088d6:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80088d8:	b10b      	cbz	r3, 80088de <__sflush_r+0x42>
 80088da:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80088dc:	1ad2      	subs	r2, r2, r3
 80088de:	2300      	movs	r3, #0
 80088e0:	4628      	mov	r0, r5
 80088e2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80088e4:	6a21      	ldr	r1, [r4, #32]
 80088e6:	47b0      	blx	r6
 80088e8:	1c43      	adds	r3, r0, #1
 80088ea:	89a3      	ldrh	r3, [r4, #12]
 80088ec:	d106      	bne.n	80088fc <__sflush_r+0x60>
 80088ee:	6829      	ldr	r1, [r5, #0]
 80088f0:	291d      	cmp	r1, #29
 80088f2:	d82b      	bhi.n	800894c <__sflush_r+0xb0>
 80088f4:	4a28      	ldr	r2, [pc, #160]	@ (8008998 <__sflush_r+0xfc>)
 80088f6:	40ca      	lsrs	r2, r1
 80088f8:	07d6      	lsls	r6, r2, #31
 80088fa:	d527      	bpl.n	800894c <__sflush_r+0xb0>
 80088fc:	2200      	movs	r2, #0
 80088fe:	6062      	str	r2, [r4, #4]
 8008900:	6922      	ldr	r2, [r4, #16]
 8008902:	04d9      	lsls	r1, r3, #19
 8008904:	6022      	str	r2, [r4, #0]
 8008906:	d504      	bpl.n	8008912 <__sflush_r+0x76>
 8008908:	1c42      	adds	r2, r0, #1
 800890a:	d101      	bne.n	8008910 <__sflush_r+0x74>
 800890c:	682b      	ldr	r3, [r5, #0]
 800890e:	b903      	cbnz	r3, 8008912 <__sflush_r+0x76>
 8008910:	6560      	str	r0, [r4, #84]	@ 0x54
 8008912:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008914:	602f      	str	r7, [r5, #0]
 8008916:	b1b9      	cbz	r1, 8008948 <__sflush_r+0xac>
 8008918:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800891c:	4299      	cmp	r1, r3
 800891e:	d002      	beq.n	8008926 <__sflush_r+0x8a>
 8008920:	4628      	mov	r0, r5
 8008922:	f7ff fbf5 	bl	8008110 <_free_r>
 8008926:	2300      	movs	r3, #0
 8008928:	6363      	str	r3, [r4, #52]	@ 0x34
 800892a:	e00d      	b.n	8008948 <__sflush_r+0xac>
 800892c:	2301      	movs	r3, #1
 800892e:	4628      	mov	r0, r5
 8008930:	47b0      	blx	r6
 8008932:	4602      	mov	r2, r0
 8008934:	1c50      	adds	r0, r2, #1
 8008936:	d1c9      	bne.n	80088cc <__sflush_r+0x30>
 8008938:	682b      	ldr	r3, [r5, #0]
 800893a:	2b00      	cmp	r3, #0
 800893c:	d0c6      	beq.n	80088cc <__sflush_r+0x30>
 800893e:	2b1d      	cmp	r3, #29
 8008940:	d001      	beq.n	8008946 <__sflush_r+0xaa>
 8008942:	2b16      	cmp	r3, #22
 8008944:	d11d      	bne.n	8008982 <__sflush_r+0xe6>
 8008946:	602f      	str	r7, [r5, #0]
 8008948:	2000      	movs	r0, #0
 800894a:	e021      	b.n	8008990 <__sflush_r+0xf4>
 800894c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008950:	b21b      	sxth	r3, r3
 8008952:	e01a      	b.n	800898a <__sflush_r+0xee>
 8008954:	690f      	ldr	r7, [r1, #16]
 8008956:	2f00      	cmp	r7, #0
 8008958:	d0f6      	beq.n	8008948 <__sflush_r+0xac>
 800895a:	0793      	lsls	r3, r2, #30
 800895c:	bf18      	it	ne
 800895e:	2300      	movne	r3, #0
 8008960:	680e      	ldr	r6, [r1, #0]
 8008962:	bf08      	it	eq
 8008964:	694b      	ldreq	r3, [r1, #20]
 8008966:	1bf6      	subs	r6, r6, r7
 8008968:	600f      	str	r7, [r1, #0]
 800896a:	608b      	str	r3, [r1, #8]
 800896c:	2e00      	cmp	r6, #0
 800896e:	ddeb      	ble.n	8008948 <__sflush_r+0xac>
 8008970:	4633      	mov	r3, r6
 8008972:	463a      	mov	r2, r7
 8008974:	4628      	mov	r0, r5
 8008976:	6a21      	ldr	r1, [r4, #32]
 8008978:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800897c:	47e0      	blx	ip
 800897e:	2800      	cmp	r0, #0
 8008980:	dc07      	bgt.n	8008992 <__sflush_r+0xf6>
 8008982:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008986:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800898a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800898e:	81a3      	strh	r3, [r4, #12]
 8008990:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008992:	4407      	add	r7, r0
 8008994:	1a36      	subs	r6, r6, r0
 8008996:	e7e9      	b.n	800896c <__sflush_r+0xd0>
 8008998:	20400001 	.word	0x20400001

0800899c <_fflush_r>:
 800899c:	b538      	push	{r3, r4, r5, lr}
 800899e:	690b      	ldr	r3, [r1, #16]
 80089a0:	4605      	mov	r5, r0
 80089a2:	460c      	mov	r4, r1
 80089a4:	b913      	cbnz	r3, 80089ac <_fflush_r+0x10>
 80089a6:	2500      	movs	r5, #0
 80089a8:	4628      	mov	r0, r5
 80089aa:	bd38      	pop	{r3, r4, r5, pc}
 80089ac:	b118      	cbz	r0, 80089b6 <_fflush_r+0x1a>
 80089ae:	6a03      	ldr	r3, [r0, #32]
 80089b0:	b90b      	cbnz	r3, 80089b6 <_fflush_r+0x1a>
 80089b2:	f7ff fa39 	bl	8007e28 <__sinit>
 80089b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d0f3      	beq.n	80089a6 <_fflush_r+0xa>
 80089be:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80089c0:	07d0      	lsls	r0, r2, #31
 80089c2:	d404      	bmi.n	80089ce <_fflush_r+0x32>
 80089c4:	0599      	lsls	r1, r3, #22
 80089c6:	d402      	bmi.n	80089ce <_fflush_r+0x32>
 80089c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80089ca:	f7ff fb90 	bl	80080ee <__retarget_lock_acquire_recursive>
 80089ce:	4628      	mov	r0, r5
 80089d0:	4621      	mov	r1, r4
 80089d2:	f7ff ff63 	bl	800889c <__sflush_r>
 80089d6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80089d8:	4605      	mov	r5, r0
 80089da:	07da      	lsls	r2, r3, #31
 80089dc:	d4e4      	bmi.n	80089a8 <_fflush_r+0xc>
 80089de:	89a3      	ldrh	r3, [r4, #12]
 80089e0:	059b      	lsls	r3, r3, #22
 80089e2:	d4e1      	bmi.n	80089a8 <_fflush_r+0xc>
 80089e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80089e6:	f7ff fb83 	bl	80080f0 <__retarget_lock_release_recursive>
 80089ea:	e7dd      	b.n	80089a8 <_fflush_r+0xc>

080089ec <__swbuf_r>:
 80089ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089ee:	460e      	mov	r6, r1
 80089f0:	4614      	mov	r4, r2
 80089f2:	4605      	mov	r5, r0
 80089f4:	b118      	cbz	r0, 80089fe <__swbuf_r+0x12>
 80089f6:	6a03      	ldr	r3, [r0, #32]
 80089f8:	b90b      	cbnz	r3, 80089fe <__swbuf_r+0x12>
 80089fa:	f7ff fa15 	bl	8007e28 <__sinit>
 80089fe:	69a3      	ldr	r3, [r4, #24]
 8008a00:	60a3      	str	r3, [r4, #8]
 8008a02:	89a3      	ldrh	r3, [r4, #12]
 8008a04:	071a      	lsls	r2, r3, #28
 8008a06:	d501      	bpl.n	8008a0c <__swbuf_r+0x20>
 8008a08:	6923      	ldr	r3, [r4, #16]
 8008a0a:	b943      	cbnz	r3, 8008a1e <__swbuf_r+0x32>
 8008a0c:	4621      	mov	r1, r4
 8008a0e:	4628      	mov	r0, r5
 8008a10:	f000 f82a 	bl	8008a68 <__swsetup_r>
 8008a14:	b118      	cbz	r0, 8008a1e <__swbuf_r+0x32>
 8008a16:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8008a1a:	4638      	mov	r0, r7
 8008a1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008a1e:	6823      	ldr	r3, [r4, #0]
 8008a20:	6922      	ldr	r2, [r4, #16]
 8008a22:	b2f6      	uxtb	r6, r6
 8008a24:	1a98      	subs	r0, r3, r2
 8008a26:	6963      	ldr	r3, [r4, #20]
 8008a28:	4637      	mov	r7, r6
 8008a2a:	4283      	cmp	r3, r0
 8008a2c:	dc05      	bgt.n	8008a3a <__swbuf_r+0x4e>
 8008a2e:	4621      	mov	r1, r4
 8008a30:	4628      	mov	r0, r5
 8008a32:	f7ff ffb3 	bl	800899c <_fflush_r>
 8008a36:	2800      	cmp	r0, #0
 8008a38:	d1ed      	bne.n	8008a16 <__swbuf_r+0x2a>
 8008a3a:	68a3      	ldr	r3, [r4, #8]
 8008a3c:	3b01      	subs	r3, #1
 8008a3e:	60a3      	str	r3, [r4, #8]
 8008a40:	6823      	ldr	r3, [r4, #0]
 8008a42:	1c5a      	adds	r2, r3, #1
 8008a44:	6022      	str	r2, [r4, #0]
 8008a46:	701e      	strb	r6, [r3, #0]
 8008a48:	6962      	ldr	r2, [r4, #20]
 8008a4a:	1c43      	adds	r3, r0, #1
 8008a4c:	429a      	cmp	r2, r3
 8008a4e:	d004      	beq.n	8008a5a <__swbuf_r+0x6e>
 8008a50:	89a3      	ldrh	r3, [r4, #12]
 8008a52:	07db      	lsls	r3, r3, #31
 8008a54:	d5e1      	bpl.n	8008a1a <__swbuf_r+0x2e>
 8008a56:	2e0a      	cmp	r6, #10
 8008a58:	d1df      	bne.n	8008a1a <__swbuf_r+0x2e>
 8008a5a:	4621      	mov	r1, r4
 8008a5c:	4628      	mov	r0, r5
 8008a5e:	f7ff ff9d 	bl	800899c <_fflush_r>
 8008a62:	2800      	cmp	r0, #0
 8008a64:	d0d9      	beq.n	8008a1a <__swbuf_r+0x2e>
 8008a66:	e7d6      	b.n	8008a16 <__swbuf_r+0x2a>

08008a68 <__swsetup_r>:
 8008a68:	b538      	push	{r3, r4, r5, lr}
 8008a6a:	4b29      	ldr	r3, [pc, #164]	@ (8008b10 <__swsetup_r+0xa8>)
 8008a6c:	4605      	mov	r5, r0
 8008a6e:	6818      	ldr	r0, [r3, #0]
 8008a70:	460c      	mov	r4, r1
 8008a72:	b118      	cbz	r0, 8008a7c <__swsetup_r+0x14>
 8008a74:	6a03      	ldr	r3, [r0, #32]
 8008a76:	b90b      	cbnz	r3, 8008a7c <__swsetup_r+0x14>
 8008a78:	f7ff f9d6 	bl	8007e28 <__sinit>
 8008a7c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a80:	0719      	lsls	r1, r3, #28
 8008a82:	d422      	bmi.n	8008aca <__swsetup_r+0x62>
 8008a84:	06da      	lsls	r2, r3, #27
 8008a86:	d407      	bmi.n	8008a98 <__swsetup_r+0x30>
 8008a88:	2209      	movs	r2, #9
 8008a8a:	602a      	str	r2, [r5, #0]
 8008a8c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008a90:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008a94:	81a3      	strh	r3, [r4, #12]
 8008a96:	e033      	b.n	8008b00 <__swsetup_r+0x98>
 8008a98:	0758      	lsls	r0, r3, #29
 8008a9a:	d512      	bpl.n	8008ac2 <__swsetup_r+0x5a>
 8008a9c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008a9e:	b141      	cbz	r1, 8008ab2 <__swsetup_r+0x4a>
 8008aa0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008aa4:	4299      	cmp	r1, r3
 8008aa6:	d002      	beq.n	8008aae <__swsetup_r+0x46>
 8008aa8:	4628      	mov	r0, r5
 8008aaa:	f7ff fb31 	bl	8008110 <_free_r>
 8008aae:	2300      	movs	r3, #0
 8008ab0:	6363      	str	r3, [r4, #52]	@ 0x34
 8008ab2:	89a3      	ldrh	r3, [r4, #12]
 8008ab4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008ab8:	81a3      	strh	r3, [r4, #12]
 8008aba:	2300      	movs	r3, #0
 8008abc:	6063      	str	r3, [r4, #4]
 8008abe:	6923      	ldr	r3, [r4, #16]
 8008ac0:	6023      	str	r3, [r4, #0]
 8008ac2:	89a3      	ldrh	r3, [r4, #12]
 8008ac4:	f043 0308 	orr.w	r3, r3, #8
 8008ac8:	81a3      	strh	r3, [r4, #12]
 8008aca:	6923      	ldr	r3, [r4, #16]
 8008acc:	b94b      	cbnz	r3, 8008ae2 <__swsetup_r+0x7a>
 8008ace:	89a3      	ldrh	r3, [r4, #12]
 8008ad0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008ad4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008ad8:	d003      	beq.n	8008ae2 <__swsetup_r+0x7a>
 8008ada:	4621      	mov	r1, r4
 8008adc:	4628      	mov	r0, r5
 8008ade:	f000 f85c 	bl	8008b9a <__smakebuf_r>
 8008ae2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ae6:	f013 0201 	ands.w	r2, r3, #1
 8008aea:	d00a      	beq.n	8008b02 <__swsetup_r+0x9a>
 8008aec:	2200      	movs	r2, #0
 8008aee:	60a2      	str	r2, [r4, #8]
 8008af0:	6962      	ldr	r2, [r4, #20]
 8008af2:	4252      	negs	r2, r2
 8008af4:	61a2      	str	r2, [r4, #24]
 8008af6:	6922      	ldr	r2, [r4, #16]
 8008af8:	b942      	cbnz	r2, 8008b0c <__swsetup_r+0xa4>
 8008afa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008afe:	d1c5      	bne.n	8008a8c <__swsetup_r+0x24>
 8008b00:	bd38      	pop	{r3, r4, r5, pc}
 8008b02:	0799      	lsls	r1, r3, #30
 8008b04:	bf58      	it	pl
 8008b06:	6962      	ldrpl	r2, [r4, #20]
 8008b08:	60a2      	str	r2, [r4, #8]
 8008b0a:	e7f4      	b.n	8008af6 <__swsetup_r+0x8e>
 8008b0c:	2000      	movs	r0, #0
 8008b0e:	e7f7      	b.n	8008b00 <__swsetup_r+0x98>
 8008b10:	2000001c 	.word	0x2000001c

08008b14 <_sbrk_r>:
 8008b14:	b538      	push	{r3, r4, r5, lr}
 8008b16:	2300      	movs	r3, #0
 8008b18:	4d05      	ldr	r5, [pc, #20]	@ (8008b30 <_sbrk_r+0x1c>)
 8008b1a:	4604      	mov	r4, r0
 8008b1c:	4608      	mov	r0, r1
 8008b1e:	602b      	str	r3, [r5, #0]
 8008b20:	f7fa f90c 	bl	8002d3c <_sbrk>
 8008b24:	1c43      	adds	r3, r0, #1
 8008b26:	d102      	bne.n	8008b2e <_sbrk_r+0x1a>
 8008b28:	682b      	ldr	r3, [r5, #0]
 8008b2a:	b103      	cbz	r3, 8008b2e <_sbrk_r+0x1a>
 8008b2c:	6023      	str	r3, [r4, #0]
 8008b2e:	bd38      	pop	{r3, r4, r5, pc}
 8008b30:	20001d00 	.word	0x20001d00

08008b34 <memchr>:
 8008b34:	4603      	mov	r3, r0
 8008b36:	b510      	push	{r4, lr}
 8008b38:	b2c9      	uxtb	r1, r1
 8008b3a:	4402      	add	r2, r0
 8008b3c:	4293      	cmp	r3, r2
 8008b3e:	4618      	mov	r0, r3
 8008b40:	d101      	bne.n	8008b46 <memchr+0x12>
 8008b42:	2000      	movs	r0, #0
 8008b44:	e003      	b.n	8008b4e <memchr+0x1a>
 8008b46:	7804      	ldrb	r4, [r0, #0]
 8008b48:	3301      	adds	r3, #1
 8008b4a:	428c      	cmp	r4, r1
 8008b4c:	d1f6      	bne.n	8008b3c <memchr+0x8>
 8008b4e:	bd10      	pop	{r4, pc}

08008b50 <__swhatbuf_r>:
 8008b50:	b570      	push	{r4, r5, r6, lr}
 8008b52:	460c      	mov	r4, r1
 8008b54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b58:	4615      	mov	r5, r2
 8008b5a:	2900      	cmp	r1, #0
 8008b5c:	461e      	mov	r6, r3
 8008b5e:	b096      	sub	sp, #88	@ 0x58
 8008b60:	da0c      	bge.n	8008b7c <__swhatbuf_r+0x2c>
 8008b62:	89a3      	ldrh	r3, [r4, #12]
 8008b64:	2100      	movs	r1, #0
 8008b66:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008b6a:	bf14      	ite	ne
 8008b6c:	2340      	movne	r3, #64	@ 0x40
 8008b6e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008b72:	2000      	movs	r0, #0
 8008b74:	6031      	str	r1, [r6, #0]
 8008b76:	602b      	str	r3, [r5, #0]
 8008b78:	b016      	add	sp, #88	@ 0x58
 8008b7a:	bd70      	pop	{r4, r5, r6, pc}
 8008b7c:	466a      	mov	r2, sp
 8008b7e:	f000 f849 	bl	8008c14 <_fstat_r>
 8008b82:	2800      	cmp	r0, #0
 8008b84:	dbed      	blt.n	8008b62 <__swhatbuf_r+0x12>
 8008b86:	9901      	ldr	r1, [sp, #4]
 8008b88:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008b8c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008b90:	4259      	negs	r1, r3
 8008b92:	4159      	adcs	r1, r3
 8008b94:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008b98:	e7eb      	b.n	8008b72 <__swhatbuf_r+0x22>

08008b9a <__smakebuf_r>:
 8008b9a:	898b      	ldrh	r3, [r1, #12]
 8008b9c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008b9e:	079d      	lsls	r5, r3, #30
 8008ba0:	4606      	mov	r6, r0
 8008ba2:	460c      	mov	r4, r1
 8008ba4:	d507      	bpl.n	8008bb6 <__smakebuf_r+0x1c>
 8008ba6:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008baa:	6023      	str	r3, [r4, #0]
 8008bac:	6123      	str	r3, [r4, #16]
 8008bae:	2301      	movs	r3, #1
 8008bb0:	6163      	str	r3, [r4, #20]
 8008bb2:	b003      	add	sp, #12
 8008bb4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008bb6:	466a      	mov	r2, sp
 8008bb8:	ab01      	add	r3, sp, #4
 8008bba:	f7ff ffc9 	bl	8008b50 <__swhatbuf_r>
 8008bbe:	9f00      	ldr	r7, [sp, #0]
 8008bc0:	4605      	mov	r5, r0
 8008bc2:	4639      	mov	r1, r7
 8008bc4:	4630      	mov	r0, r6
 8008bc6:	f7ff fb0d 	bl	80081e4 <_malloc_r>
 8008bca:	b948      	cbnz	r0, 8008be0 <__smakebuf_r+0x46>
 8008bcc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008bd0:	059a      	lsls	r2, r3, #22
 8008bd2:	d4ee      	bmi.n	8008bb2 <__smakebuf_r+0x18>
 8008bd4:	f023 0303 	bic.w	r3, r3, #3
 8008bd8:	f043 0302 	orr.w	r3, r3, #2
 8008bdc:	81a3      	strh	r3, [r4, #12]
 8008bde:	e7e2      	b.n	8008ba6 <__smakebuf_r+0xc>
 8008be0:	89a3      	ldrh	r3, [r4, #12]
 8008be2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008be6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008bea:	81a3      	strh	r3, [r4, #12]
 8008bec:	9b01      	ldr	r3, [sp, #4]
 8008bee:	6020      	str	r0, [r4, #0]
 8008bf0:	b15b      	cbz	r3, 8008c0a <__smakebuf_r+0x70>
 8008bf2:	4630      	mov	r0, r6
 8008bf4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008bf8:	f000 f81e 	bl	8008c38 <_isatty_r>
 8008bfc:	b128      	cbz	r0, 8008c0a <__smakebuf_r+0x70>
 8008bfe:	89a3      	ldrh	r3, [r4, #12]
 8008c00:	f023 0303 	bic.w	r3, r3, #3
 8008c04:	f043 0301 	orr.w	r3, r3, #1
 8008c08:	81a3      	strh	r3, [r4, #12]
 8008c0a:	89a3      	ldrh	r3, [r4, #12]
 8008c0c:	431d      	orrs	r5, r3
 8008c0e:	81a5      	strh	r5, [r4, #12]
 8008c10:	e7cf      	b.n	8008bb2 <__smakebuf_r+0x18>
	...

08008c14 <_fstat_r>:
 8008c14:	b538      	push	{r3, r4, r5, lr}
 8008c16:	2300      	movs	r3, #0
 8008c18:	4d06      	ldr	r5, [pc, #24]	@ (8008c34 <_fstat_r+0x20>)
 8008c1a:	4604      	mov	r4, r0
 8008c1c:	4608      	mov	r0, r1
 8008c1e:	4611      	mov	r1, r2
 8008c20:	602b      	str	r3, [r5, #0]
 8008c22:	f7fa f865 	bl	8002cf0 <_fstat>
 8008c26:	1c43      	adds	r3, r0, #1
 8008c28:	d102      	bne.n	8008c30 <_fstat_r+0x1c>
 8008c2a:	682b      	ldr	r3, [r5, #0]
 8008c2c:	b103      	cbz	r3, 8008c30 <_fstat_r+0x1c>
 8008c2e:	6023      	str	r3, [r4, #0]
 8008c30:	bd38      	pop	{r3, r4, r5, pc}
 8008c32:	bf00      	nop
 8008c34:	20001d00 	.word	0x20001d00

08008c38 <_isatty_r>:
 8008c38:	b538      	push	{r3, r4, r5, lr}
 8008c3a:	2300      	movs	r3, #0
 8008c3c:	4d05      	ldr	r5, [pc, #20]	@ (8008c54 <_isatty_r+0x1c>)
 8008c3e:	4604      	mov	r4, r0
 8008c40:	4608      	mov	r0, r1
 8008c42:	602b      	str	r3, [r5, #0]
 8008c44:	f7fa f863 	bl	8002d0e <_isatty>
 8008c48:	1c43      	adds	r3, r0, #1
 8008c4a:	d102      	bne.n	8008c52 <_isatty_r+0x1a>
 8008c4c:	682b      	ldr	r3, [r5, #0]
 8008c4e:	b103      	cbz	r3, 8008c52 <_isatty_r+0x1a>
 8008c50:	6023      	str	r3, [r4, #0]
 8008c52:	bd38      	pop	{r3, r4, r5, pc}
 8008c54:	20001d00 	.word	0x20001d00

08008c58 <_init>:
 8008c58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c5a:	bf00      	nop
 8008c5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c5e:	bc08      	pop	{r3}
 8008c60:	469e      	mov	lr, r3
 8008c62:	4770      	bx	lr

08008c64 <_fini>:
 8008c64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c66:	bf00      	nop
 8008c68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c6a:	bc08      	pop	{r3}
 8008c6c:	469e      	mov	lr, r3
 8008c6e:	4770      	bx	lr
