

================================================================
== Vivado HLS Report for 'edge_det'
================================================================
* Date:           Sat Dec 28 23:22:40 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        edge_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.77|        0.13|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+--------+-------+--------+---------+
    |     Latency    |    Interval    | Pipeline|
    |  min  |   max  |  min  |   max  |   Type  |
    +-------+--------+-------+--------+---------+
    |  20201|  790201|  20201|  790201|   none  |
    +-------+--------+-------+--------+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+-----+-----+-----+-----+---------+
        |                        |             |  Latency  |  Interval | Pipeline|
        |        Instance        |    Module   | min | max | min | max |   Type  |
        +------------------------+-------------+-----+-----+-----+-----+---------+
        |grp_convolution_fu_207  |convolution  |   25|   25|   25|   25|   none  |
        +------------------------+-------------+-----+-----+-----+-----+---------+

        * Loop: 
        +------------------------+-------+--------+------------+-----------+-----------+------+----------+
        |                        |     Latency    |  Iteration |  Initiation Interval  | Trip |          |
        |        Loop Name       |  min  |   max  |   Latency  |  achieved |   target  | Count| Pipelined|
        +------------------------+-------+--------+------------+-----------+-----------+------+----------+
        |- edge_det_label1       |  20200|  790200| 202 ~ 7902 |          -|          -|   100|    no    |
        | + edge_det_label2      |    200|    7900|   2 ~ 79   |          -|          -|   100|    no    |
        |  ++ edge_det_label3    |     24|      24|           8|          -|          -|     3|    no    |
        |   +++ edge_det_label4  |      6|       6|           2|          -|          -|     3|    no    |
        +------------------------+-------+--------+------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      1|       -|       -|    -|
|Expression       |        -|      -|       0|     496|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      3|      49|     177|    -|
|Memory           |        0|      -|     192|      15|    -|
|Multiplexer      |        -|      -|       -|     230|    -|
|Register         |        -|      -|     154|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      4|     395|     918|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------+-------------+---------+-------+----+-----+
    |        Instance        |    Module   | BRAM_18K| DSP48E| FF | LUT |
    +------------------------+-------------+---------+-------+----+-----+
    |grp_convolution_fu_207  |convolution  |        0|      3|  49|  177|
    +------------------------+-------------+---------+-------+----+-----+
    |Total                   |             |        0|      3|  49|  177|
    +------------------------+-------------+---------+-------+----+-----+

    * DSP48: 
    +-------------------------+----------------------+---------------------+
    |         Instance        |        Module        |      Expression     |
    +-------------------------+----------------------+---------------------+
    |edge_det_ama_addmbkb_U3  |edge_det_ama_addmbkb  | (i0 + i1) * i2 + i3 |
    +-------------------------+----------------------+---------------------+

    * Memory: 
    +---------+----------------+---------+----+----+------+-----+------+-------------+
    |  Memory |     Module     | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------+----------------+---------+----+----+------+-----+------+-------------+
    |block_U  |edge_det_block  |        0|  64|   5|     9|   32|     1|          288|
    |sob_x_U  |edge_det_sob_x  |        0|  64|   5|     9|   32|     1|          288|
    |sob_y_U  |edge_det_sob_y  |        0|  64|   5|     9|   32|     1|          288|
    +---------+----------------+---------+----+----+------+-----+------+-------------+
    |Total    |                |        0| 192|  15|    27|   96|     3|          864|
    +---------+----------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_216_p2                    |     +    |      0|  0|  21|          14|          14|
    |i_1_fu_233_p2                    |     +    |      0|  0|  15|           7|           1|
    |j_1_fu_262_p2                    |     +    |      0|  0|  15|           7|           1|
    |m_1_fu_316_p2                    |     +    |      0|  0|   9|           2|           1|
    |n_1_fu_357_p2                    |     +    |      0|  0|   9|           2|           1|
    |next_mul_fu_221_p2               |     +    |      0|  0|  21|          14|           7|
    |sob_xy1_d0                       |     +    |      0|  0|  39|          32|          32|
    |tmp4_fu_363_p2                   |     +    |      0|  0|  15|           8|           8|
    |tmp_14_fu_373_p2                 |     +    |      0|  0|  22|          15|          15|
    |tmp_16_fu_383_p2                 |     +    |      0|  0|  15|           5|           5|
    |neg9_fu_422_p2                   |     -    |      0|  0|  39|           1|          32|
    |neg_fu_402_p2                    |     -    |      0|  0|  39|           1|          32|
    |tmp_11_fu_334_p2                 |     -    |      0|  0|  15|           5|           5|
    |ap_block_state9_on_subcall_done  |    and   |      0|  0|   9|           1|           1|
    |abscond1_fu_427_p2               |   icmp   |      0|  0|  20|          32|           1|
    |abscond_fu_408_p2                |   icmp   |      0|  0|  20|          32|           1|
    |exitcond1_fu_310_p2              |   icmp   |      0|  0|   8|           2|           2|
    |exitcond2_fu_256_p2              |   icmp   |      0|  0|  11|           7|           6|
    |exitcond3_fu_227_p2              |   icmp   |      0|  0|  11|           7|           6|
    |exitcond_fu_351_p2               |   icmp   |      0|  0|   8|           2|           2|
    |tmp_1_fu_245_p2                  |   icmp   |      0|  0|  11|           7|           1|
    |tmp_4_fu_268_p2                  |   icmp   |      0|  0|  11|           7|           6|
    |tmp_5_fu_274_p2                  |   icmp   |      0|  0|  11|           7|           1|
    |tmp_fu_239_p2                    |   icmp   |      0|  0|  11|           7|           6|
    |or_cond5_fu_290_p2               |    or    |      0|  0|   9|           1|           1|
    |tmp1_fu_280_p2                   |    or    |      0|  0|   9|           1|           1|
    |tmp2_fu_285_p2                   |    or    |      0|  0|   9|           1|           1|
    |abs1_fu_432_p3                   |  select  |      0|  0|  32|           1|          32|
    |abs_fu_414_p3                    |  select  |      0|  0|  32|           1|          32|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 496|         229|         254|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  47|         10|    1|         10|
    |block_address0                     |  15|          3|    4|         12|
    |block_ce0                          |  15|          3|    1|          3|
    |grp_convolution_fu_207_operatr_q0  |  15|          3|   32|         96|
    |grp_fu_216_p1                      |  15|          3|   14|         42|
    |i_reg_150                          |   9|          2|    7|         14|
    |j_reg_174                          |   9|          2|    7|         14|
    |m_reg_185                          |   9|          2|    2|          4|
    |n_reg_196                          |   9|          2|    2|          4|
    |phi_mul_reg_162                    |   9|          2|   14|         28|
    |sob_x1_address0                    |  15|          3|   14|         42|
    |sob_x1_d0                          |  15|          3|   32|         96|
    |sob_x_ce0                          |   9|          2|    1|          2|
    |sob_y1_address0                    |  15|          3|   14|         42|
    |sob_y1_d0                          |  15|          3|   32|         96|
    |sob_y_ce0                          |   9|          2|    1|          2|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 230|         48|  178|        507|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |   9|   0|    9|          0|
    |ap_reg_grp_convolution_fu_207_ap_start  |   1|   0|    1|          0|
    |i_1_reg_464                             |   7|   0|    7|          0|
    |i_reg_150                               |   7|   0|    7|          0|
    |j_1_reg_488                             |   7|   0|    7|          0|
    |j_cast_reg_479                          |   7|   0|   14|          7|
    |j_reg_174                               |   7|   0|    7|          0|
    |m_1_reg_500                             |   2|   0|    2|          0|
    |m_reg_185                               |   2|   0|    2|          0|
    |n_1_reg_523                             |   2|   0|    2|          0|
    |n_reg_196                               |   2|   0|    2|          0|
    |next_mul_reg_456                        |  14|   0|   14|          0|
    |or_cond5_reg_493                        |   1|   0|    1|          0|
    |phi_mul_reg_162                         |  14|   0|   14|          0|
    |tmp3_cast_reg_510                       |  14|   0|   15|          1|
    |tmp_11_reg_505                          |   5|   0|    5|          0|
    |tmp_16_reg_533                          |   5|   0|    5|          0|
    |tmp_1_reg_474                           |   1|   0|    1|          0|
    |tmp_8_reg_515                           |  14|   0|   14|          0|
    |tmp_reg_469                             |   1|   0|    1|          0|
    |value_reg_538                           |  32|   0|   32|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 154|   0|  162|          8|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |   edge_det   | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |   edge_det   | return value |
|ap_start          |  in |    1| ap_ctrl_hs |   edge_det   | return value |
|ap_done           | out |    1| ap_ctrl_hs |   edge_det   | return value |
|ap_idle           | out |    1| ap_ctrl_hs |   edge_det   | return value |
|ap_ready          | out |    1| ap_ctrl_hs |   edge_det   | return value |
|video_address0    | out |   14|  ap_memory |     video    |     array    |
|video_ce0         | out |    1|  ap_memory |     video    |     array    |
|video_q0          |  in |   32|  ap_memory |     video    |     array    |
|sob_x1_address0   | out |   14|  ap_memory |    sob_x1    |     array    |
|sob_x1_ce0        | out |    1|  ap_memory |    sob_x1    |     array    |
|sob_x1_we0        | out |    1|  ap_memory |    sob_x1    |     array    |
|sob_x1_d0         | out |   32|  ap_memory |    sob_x1    |     array    |
|sob_y1_address0   | out |   14|  ap_memory |    sob_y1    |     array    |
|sob_y1_ce0        | out |    1|  ap_memory |    sob_y1    |     array    |
|sob_y1_we0        | out |    1|  ap_memory |    sob_y1    |     array    |
|sob_y1_d0         | out |   32|  ap_memory |    sob_y1    |     array    |
|sob_xy1_address0  | out |   14|  ap_memory |    sob_xy1   |     array    |
|sob_xy1_ce0       | out |    1|  ap_memory |    sob_xy1   |     array    |
|sob_xy1_we0       | out |    1|  ap_memory |    sob_xy1   |     array    |
|sob_xy1_d0        | out |   32|  ap_memory |    sob_xy1   |     array    |
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	4  / (!exitcond2 & !or_cond5)
	9  / (!exitcond2 & or_cond5)
	2  / (exitcond2)
4 --> 
	7  / (exitcond1)
	5  / (!exitcond1)
5 --> 
	6  / (!exitcond)
	4  / (exitcond)
6 --> 
	5  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	3  / true

* FSM state operations: 

 <State 1> : 0.68ns
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %video) nounwind, !map !13"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %sob_x1) nounwind, !map !19"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %sob_y1) nounwind, !map !23"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %sob_xy1) nounwind, !map !27"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @edge_det_str) nounwind"
ST_1 : Operation 15 [1/1] (0.67ns)   --->   "%block = alloca [9 x i32], align 16" [edge_prj/main.c:11]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 16 [1/1] (0.65ns)   --->   "br label %0" [edge_prj/main.c:16]

 <State 2> : 0.83ns
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i = phi i7 [ 0, %meminst6.preheader ], [ %i_1, %11 ]"
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%phi_mul = phi i14 [ 0, %meminst6.preheader ], [ %next_mul, %11 ]"
ST_2 : Operation 19 [1/1] (0.83ns)   --->   "%next_mul = add i14 %phi_mul, 100"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.81ns)   --->   "%exitcond3 = icmp eq i7 %i, -28" [edge_prj/main.c:16]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"
ST_2 : Operation 22 [1/1] (0.77ns)   --->   "%i_1 = add i7 %i, 1" [edge_prj/main.c:16]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %12, label %1" [edge_prj/main.c:16]
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str) nounwind" [edge_prj/main.c:18]
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str) nounwind" [edge_prj/main.c:18]
ST_2 : Operation 26 [1/1] (0.81ns)   --->   "%tmp = icmp eq i7 %i, -29" [edge_prj/main.c:20]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.81ns)   --->   "%tmp_1 = icmp eq i7 %i, 1" [edge_prj/main.c:20]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.65ns)   --->   "br label %2" [edge_prj/main.c:18]
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "ret void" [edge_prj/main.c:40]

 <State 3> : 2.07ns
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%j = phi i7 [ 0, %1 ], [ %j_1, %10 ]"
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%j_cast = zext i7 %j to i14" [edge_prj/main.c:18]
ST_3 : Operation 32 [1/1] (0.81ns)   --->   "%exitcond2 = icmp eq i7 %j, -28" [edge_prj/main.c:18]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"
ST_3 : Operation 34 [1/1] (0.77ns)   --->   "%j_1 = add i7 %j, 1" [edge_prj/main.c:18]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %11, label %3" [edge_prj/main.c:18]
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str1) nounwind" [edge_prj/main.c:19]
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str1) nounwind" [edge_prj/main.c:19]
ST_3 : Operation 38 [1/1] (0.81ns)   --->   "%tmp_4 = icmp eq i7 %j, -29" [edge_prj/main.c:20]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.81ns)   --->   "%tmp_5 = icmp eq i7 %j, 1" [edge_prj/main.c:20]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node or_cond5)   --->   "%tmp1 = or i1 %tmp, %tmp_4" [edge_prj/main.c:20]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node or_cond5)   --->   "%tmp2 = or i1 %tmp_1, %tmp_5" [edge_prj/main.c:20]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.42ns) (out node of the LUT)   --->   "%or_cond5 = or i1 %tmp2, %tmp1" [edge_prj/main.c:20]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %or_cond5, label %4, label %.preheader.preheader" [edge_prj/main.c:20]
ST_3 : Operation 44 [1/1] (0.65ns)   --->   "br label %.preheader" [edge_prj/main.c:28]
ST_3 : Operation 45 [1/1] (0.83ns)   --->   "%tmp_6 = add i14 %phi_mul, %j_cast" [edge_prj/main.c:22]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_7 = zext i14 %tmp_6 to i64" [edge_prj/main.c:22]
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%sob_x1_addr = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_7" [edge_prj/main.c:22]
ST_3 : Operation 48 [1/1] (1.23ns)   --->   "store i32 0, i32* %sob_x1_addr, align 4" [edge_prj/main.c:22]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%sob_y1_addr = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_7" [edge_prj/main.c:23]
ST_3 : Operation 50 [1/1] (1.23ns)   --->   "store i32 0, i32* %sob_y1_addr, align 4" [edge_prj/main.c:23]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "br label %10" [edge_prj/main.c:24]
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str, i32 %tmp_2) nounwind" [edge_prj/main.c:38]
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "br label %0" [edge_prj/main.c:16]

 <State 4> : 2.53ns
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%m = phi i2 [ %m_1, %8 ], [ 0, %.preheader.preheader ]"
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%m_cast9 = zext i2 %m to i7" [edge_prj/main.c:28]
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%m_cast8 = zext i2 %m to i5" [edge_prj/main.c:28]
ST_4 : Operation 57 [1/1] (0.44ns)   --->   "%exitcond1 = icmp eq i2 %m, -1" [edge_prj/main.c:28]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"
ST_4 : Operation 59 [1/1] (0.54ns)   --->   "%m_1 = add i2 %m, 1" [edge_prj/main.c:28]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %9, label %5" [edge_prj/main.c:28]
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str2) nounwind" [edge_prj/main.c:29]
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str2) nounwind" [edge_prj/main.c:29]
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_3 = add i7 %m_cast9, %i" [edge_prj/main.c:30]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_3_cast_cast = zext i7 %tmp_3 to i14" [edge_prj/main.c:30]
ST_4 : Operation 65 [1/1] (0.49ns)   --->   "%tmp_10 = mul i14 %tmp_3_cast_cast, 100" [edge_prj/main.c:30]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%p_shl = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %m, i2 0)" [edge_prj/main.c:30]
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i4 %p_shl to i5" [edge_prj/main.c:30]
ST_4 : Operation 68 [1/1] (0.79ns)   --->   "%tmp_11 = sub i5 %p_shl_cast, %m_cast8" [edge_prj/main.c:30]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (2.03ns)   --->   "%tmp3 = add i14 %tmp_10, %j_cast" [edge_prj/main.c:30]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%tmp3_cast = zext i14 %tmp3 to i15" [edge_prj/main.c:30]
ST_4 : Operation 71 [1/1] (0.65ns)   --->   "br label %6" [edge_prj/main.c:29]
ST_4 : Operation 72 [2/2] (0.65ns)   --->   "%value = call fastcc i32 @convolution([9 x i32]* @sob_x, [9 x i32]* %block) nounwind" [edge_prj/main.c:31]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 73 [1/1] (0.83ns)   --->   "%tmp_8 = add i14 %phi_mul, %j_cast" [edge_prj/main.c:32]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 5> : 2.83ns
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%n = phi i2 [ 0, %5 ], [ %n_1, %7 ]"
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%n_cast6 = zext i2 %n to i5" [edge_prj/main.c:29]
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%n_cast5 = zext i2 %n to i8" [edge_prj/main.c:29]
ST_5 : Operation 77 [1/1] (0.44ns)   --->   "%exitcond = icmp eq i2 %n, -1" [edge_prj/main.c:29]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"
ST_5 : Operation 79 [1/1] (0.54ns)   --->   "%n_1 = add i2 %n, 1" [edge_prj/main.c:29]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %8, label %7" [edge_prj/main.c:29]
ST_5 : Operation 81 [1/1] (0.76ns)   --->   "%tmp4 = add i8 %n_cast5, -101" [edge_prj/main.c:30]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%tmp4_cast = sext i8 %tmp4 to i15" [edge_prj/main.c:30]
ST_5 : Operation 83 [1/1] (0.83ns)   --->   "%tmp_14 = add i15 %tmp4_cast, %tmp3_cast" [edge_prj/main.c:30]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_15 = sext i15 %tmp_14 to i64" [edge_prj/main.c:30]
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%video_addr = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_15" [edge_prj/main.c:30]
ST_5 : Operation 86 [2/2] (1.23ns)   --->   "%video_load = load i32* %video_addr, align 4" [edge_prj/main.c:30]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 87 [1/1] (0.78ns)   --->   "%tmp_16 = add i5 %tmp_11, %n_cast6" [edge_prj/main.c:30]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str2, i32 %tmp_13) nounwind" [edge_prj/main.c:30]
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "br label %.preheader" [edge_prj/main.c:28]

 <State 6> : 1.91ns
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str3) nounwind" [edge_prj/main.c:30]
ST_6 : Operation 91 [1/2] (1.23ns)   --->   "%video_load = load i32* %video_addr, align 4" [edge_prj/main.c:30]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_16_cast = sext i5 %tmp_16 to i32" [edge_prj/main.c:30]
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_17 = zext i32 %tmp_16_cast to i64" [edge_prj/main.c:30]
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%block_addr = getelementptr inbounds [9 x i32]* %block, i64 0, i64 %tmp_17" [edge_prj/main.c:30]
ST_6 : Operation 95 [1/1] (0.67ns)   --->   "store i32 %video_load, i32* %block_addr, align 4" [edge_prj/main.c:30]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "br label %6" [edge_prj/main.c:29]

 <State 7> : 0.00ns
ST_7 : Operation 97 [1/2] (0.00ns)   --->   "%value = call fastcc i32 @convolution([9 x i32]* @sob_x, [9 x i32]* %block) nounwind" [edge_prj/main.c:31]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 8> : 0.66ns
ST_8 : Operation 98 [2/2] (0.65ns)   --->   "%value_1 = call fastcc i32 @convolution([9 x i32]* @sob_y, [9 x i32]* %block) nounwind" [edge_prj/main.c:34]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 9> : 3.27ns
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_9 = zext i14 %tmp_8 to i64" [edge_prj/main.c:32]
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%sob_x1_addr_1 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_9" [edge_prj/main.c:32]
ST_9 : Operation 101 [1/1] (1.23ns)   --->   "store i32 %value, i32* %sob_x1_addr_1, align 4" [edge_prj/main.c:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_9 : Operation 102 [1/2] (0.00ns)   --->   "%value_1 = call fastcc i32 @convolution([9 x i32]* @sob_y, [9 x i32]* %block) nounwind" [edge_prj/main.c:34]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%sob_y1_addr_1 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_9" [edge_prj/main.c:35]
ST_9 : Operation 104 [1/1] (1.23ns)   --->   "store i32 %value_1, i32* %sob_y1_addr_1, align 4" [edge_prj/main.c:35]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_9 : Operation 105 [1/1] (1.01ns)   --->   "%neg = sub i32 0, %value_1" [edge_prj/main.c:34]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (0.99ns)   --->   "%abscond = icmp sgt i32 %value_1, 0" [edge_prj/main.c:34]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node tmp_s)   --->   "%abs = select i1 %abscond, i32 %value_1, i32 %neg" [edge_prj/main.c:34]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 108 [1/1] (1.01ns)   --->   "%neg9 = sub i32 0, %value" [edge_prj/main.c:31]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (0.99ns)   --->   "%abscond1 = icmp sgt i32 %value, 0" [edge_prj/main.c:31]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node tmp_s)   --->   "%abs1 = select i1 %abscond1, i32 %value, i32 %neg9" [edge_prj/main.c:31]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_s = add nsw i32 %abs, %abs1" [edge_prj/main.c:36]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%sob_xy1_addr = getelementptr [10000 x i32]* %sob_xy1, i64 0, i64 %tmp_9" [edge_prj/main.c:36]
ST_9 : Operation 113 [1/1] (1.23ns)   --->   "store i32 %tmp_s, i32* %sob_xy1_addr, align 4" [edge_prj/main.c:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "br label %10"
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str1, i32 %tmp_12) nounwind" [edge_prj/main.c:38]
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "br label %2" [edge_prj/main.c:18]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ video]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sob_x1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ sob_y1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ sob_xy1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ sob_x]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sob_y]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_10     (specbitsmap      ) [ 0000000000]
StgValue_11     (specbitsmap      ) [ 0000000000]
StgValue_12     (specbitsmap      ) [ 0000000000]
StgValue_13     (specbitsmap      ) [ 0000000000]
StgValue_14     (spectopmodule    ) [ 0000000000]
block           (alloca           ) [ 0011111111]
StgValue_16     (br               ) [ 0111111111]
i               (phi              ) [ 0010111000]
phi_mul         (phi              ) [ 0011111111]
next_mul        (add              ) [ 0111111111]
exitcond3       (icmp             ) [ 0011111111]
empty           (speclooptripcount) [ 0000000000]
i_1             (add              ) [ 0111111111]
StgValue_23     (br               ) [ 0000000000]
StgValue_24     (specloopname     ) [ 0000000000]
tmp_2           (specregionbegin  ) [ 0001111111]
tmp             (icmp             ) [ 0001111111]
tmp_1           (icmp             ) [ 0001111111]
StgValue_28     (br               ) [ 0011111111]
StgValue_29     (ret              ) [ 0000000000]
j               (phi              ) [ 0001000000]
j_cast          (zext             ) [ 0000111000]
exitcond2       (icmp             ) [ 0011111111]
empty_3         (speclooptripcount) [ 0000000000]
j_1             (add              ) [ 0011111111]
StgValue_35     (br               ) [ 0000000000]
StgValue_36     (specloopname     ) [ 0000000000]
tmp_12          (specregionbegin  ) [ 0000111111]
tmp_4           (icmp             ) [ 0000000000]
tmp_5           (icmp             ) [ 0000000000]
tmp1            (or               ) [ 0000000000]
tmp2            (or               ) [ 0000000000]
or_cond5        (or               ) [ 0011111111]
StgValue_43     (br               ) [ 0000000000]
StgValue_44     (br               ) [ 0011111111]
tmp_6           (add              ) [ 0000000000]
tmp_7           (zext             ) [ 0000000000]
sob_x1_addr     (getelementptr    ) [ 0000000000]
StgValue_48     (store            ) [ 0000000000]
sob_y1_addr     (getelementptr    ) [ 0000000000]
StgValue_50     (store            ) [ 0000000000]
StgValue_51     (br               ) [ 0000000000]
empty_8         (specregionend    ) [ 0000000000]
StgValue_53     (br               ) [ 0111111111]
m               (phi              ) [ 0000100000]
m_cast9         (zext             ) [ 0000000000]
m_cast8         (zext             ) [ 0000000000]
exitcond1       (icmp             ) [ 0011111111]
empty_4         (speclooptripcount) [ 0000000000]
m_1             (add              ) [ 0011111111]
StgValue_60     (br               ) [ 0000000000]
StgValue_61     (specloopname     ) [ 0000000000]
tmp_13          (specregionbegin  ) [ 0000011000]
tmp_3           (add              ) [ 0000000000]
tmp_3_cast_cast (zext             ) [ 0000000000]
tmp_10          (mul              ) [ 0000000000]
p_shl           (bitconcatenate   ) [ 0000000000]
p_shl_cast      (zext             ) [ 0000000000]
tmp_11          (sub              ) [ 0000011000]
tmp3            (add              ) [ 0000000000]
tmp3_cast       (zext             ) [ 0000011000]
StgValue_71     (br               ) [ 0011111111]
tmp_8           (add              ) [ 0011000111]
n               (phi              ) [ 0000010000]
n_cast6         (zext             ) [ 0000000000]
n_cast5         (zext             ) [ 0000000000]
exitcond        (icmp             ) [ 0011111111]
empty_5         (speclooptripcount) [ 0000000000]
n_1             (add              ) [ 0011111111]
StgValue_80     (br               ) [ 0000000000]
tmp4            (add              ) [ 0000000000]
tmp4_cast       (sext             ) [ 0000000000]
tmp_14          (add              ) [ 0000000000]
tmp_15          (sext             ) [ 0000000000]
video_addr      (getelementptr    ) [ 0000001000]
tmp_16          (add              ) [ 0000001000]
empty_6         (specregionend    ) [ 0000000000]
StgValue_89     (br               ) [ 0011111111]
StgValue_90     (specloopname     ) [ 0000000000]
video_load      (load             ) [ 0000000000]
tmp_16_cast     (sext             ) [ 0000000000]
tmp_17          (zext             ) [ 0000000000]
block_addr      (getelementptr    ) [ 0000000000]
StgValue_95     (store            ) [ 0000000000]
StgValue_96     (br               ) [ 0011111111]
value           (call             ) [ 0011000011]
tmp_9           (zext             ) [ 0000000000]
sob_x1_addr_1   (getelementptr    ) [ 0000000000]
StgValue_101    (store            ) [ 0000000000]
value_1         (call             ) [ 0000000000]
sob_y1_addr_1   (getelementptr    ) [ 0000000000]
StgValue_104    (store            ) [ 0000000000]
neg             (sub              ) [ 0000000000]
abscond         (icmp             ) [ 0000000000]
abs             (select           ) [ 0000000000]
neg9            (sub              ) [ 0000000000]
abscond1        (icmp             ) [ 0000000000]
abs1            (select           ) [ 0000000000]
tmp_s           (add              ) [ 0000000000]
sob_xy1_addr    (getelementptr    ) [ 0000000000]
StgValue_113    (store            ) [ 0000000000]
StgValue_114    (br               ) [ 0000000000]
empty_7         (specregionend    ) [ 0000000000]
StgValue_116    (br               ) [ 0011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="video">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="video"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sob_x1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sob_x1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sob_y1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sob_y1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sob_xy1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sob_xy1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sob_x">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sob_x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sob_y">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sob_y"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge_det_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="block_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="sob_x1_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="14" slack="0"/>
<pin id="76" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sob_x1_addr/3 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="14" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="0"/>
<pin id="82" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_48/3 StgValue_101/9 "/>
</bind>
</comp>

<comp id="85" class="1004" name="sob_y1_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="14" slack="0"/>
<pin id="89" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sob_y1_addr/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="14" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_50/3 StgValue_104/9 "/>
</bind>
</comp>

<comp id="98" class="1004" name="video_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="15" slack="0"/>
<pin id="102" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="video_addr/5 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="14" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="108" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="video_load/5 "/>
</bind>
</comp>

<comp id="110" class="1004" name="block_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="32" slack="0"/>
<pin id="114" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="block_addr/6 "/>
</bind>
</comp>

<comp id="116" class="1004" name="StgValue_95_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="4" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_95/6 "/>
</bind>
</comp>

<comp id="122" class="1004" name="sob_x1_addr_1_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="14" slack="0"/>
<pin id="126" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sob_x1_addr_1/9 "/>
</bind>
</comp>

<comp id="130" class="1004" name="sob_y1_addr_1_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="14" slack="0"/>
<pin id="134" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sob_y1_addr_1/9 "/>
</bind>
</comp>

<comp id="138" class="1004" name="sob_xy1_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="14" slack="0"/>
<pin id="142" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sob_xy1_addr/9 "/>
</bind>
</comp>

<comp id="145" class="1004" name="StgValue_113_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="14" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="0"/>
<pin id="148" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_113/9 "/>
</bind>
</comp>

<comp id="150" class="1005" name="i_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="7" slack="1"/>
<pin id="152" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="i_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="1"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="7" slack="0"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="162" class="1005" name="phi_mul_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="14" slack="1"/>
<pin id="164" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="phi_mul_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="1"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="14" slack="0"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="174" class="1005" name="j_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="7" slack="1"/>
<pin id="176" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="j_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="1"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="7" slack="0"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="185" class="1005" name="m_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="2" slack="1"/>
<pin id="187" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="m_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="2" slack="0"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="1" slack="1"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/4 "/>
</bind>
</comp>

<comp id="196" class="1005" name="n_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="2" slack="1"/>
<pin id="198" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="n_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="2" slack="0"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/5 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_convolution_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="0"/>
<pin id="210" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="211" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="value/4 value_1/8 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="14" slack="1"/>
<pin id="218" dir="0" index="1" bw="7" slack="0"/>
<pin id="219" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/3 tmp_8/4 "/>
</bind>
</comp>

<comp id="221" class="1004" name="next_mul_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="14" slack="0"/>
<pin id="223" dir="0" index="1" bw="8" slack="0"/>
<pin id="224" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="exitcond3_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="7" slack="0"/>
<pin id="229" dir="0" index="1" bw="7" slack="0"/>
<pin id="230" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="i_1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="7" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="7" slack="0"/>
<pin id="241" dir="0" index="1" bw="7" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_1_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="7" slack="0"/>
<pin id="247" dir="0" index="1" bw="7" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="j_cast_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="7" slack="0"/>
<pin id="253" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="exitcond2_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="7" slack="0"/>
<pin id="258" dir="0" index="1" bw="7" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="j_1_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="7" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_4_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="7" slack="0"/>
<pin id="270" dir="0" index="1" bw="7" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_5_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="7" slack="0"/>
<pin id="276" dir="0" index="1" bw="7" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp1_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="1"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp1/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp2_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="1"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp2/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="or_cond5_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond5/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_7_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="14" slack="0"/>
<pin id="298" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="m_cast9_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="2" slack="0"/>
<pin id="304" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_cast9/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="m_cast8_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="2" slack="0"/>
<pin id="308" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_cast8/4 "/>
</bind>
</comp>

<comp id="310" class="1004" name="exitcond1_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="2" slack="0"/>
<pin id="312" dir="0" index="1" bw="2" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/4 "/>
</bind>
</comp>

<comp id="316" class="1004" name="m_1_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="2" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_1/4 "/>
</bind>
</comp>

<comp id="322" class="1004" name="p_shl_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="4" slack="0"/>
<pin id="324" dir="0" index="1" bw="2" slack="0"/>
<pin id="325" dir="0" index="2" bw="1" slack="0"/>
<pin id="326" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/4 "/>
</bind>
</comp>

<comp id="330" class="1004" name="p_shl_cast_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="4" slack="0"/>
<pin id="332" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_11_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="4" slack="0"/>
<pin id="336" dir="0" index="1" bw="2" slack="0"/>
<pin id="337" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp3_cast_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="14" slack="0"/>
<pin id="342" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp3_cast/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="n_cast6_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="2" slack="0"/>
<pin id="345" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="n_cast6/5 "/>
</bind>
</comp>

<comp id="347" class="1004" name="n_cast5_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="2" slack="0"/>
<pin id="349" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="n_cast5/5 "/>
</bind>
</comp>

<comp id="351" class="1004" name="exitcond_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="2" slack="0"/>
<pin id="353" dir="0" index="1" bw="2" slack="0"/>
<pin id="354" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/5 "/>
</bind>
</comp>

<comp id="357" class="1004" name="n_1_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="2" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_1/5 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp4_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="2" slack="0"/>
<pin id="365" dir="0" index="1" bw="8" slack="0"/>
<pin id="366" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/5 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp4_cast_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="8" slack="0"/>
<pin id="371" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp4_cast/5 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_14_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="0"/>
<pin id="375" dir="0" index="1" bw="14" slack="1"/>
<pin id="376" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14/5 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_15_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="15" slack="0"/>
<pin id="380" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_15/5 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_16_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="5" slack="1"/>
<pin id="385" dir="0" index="1" bw="2" slack="0"/>
<pin id="386" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16/5 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_16_cast_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="5" slack="1"/>
<pin id="390" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_16_cast/6 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_17_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="5" slack="0"/>
<pin id="393" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17/6 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_9_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="14" slack="3"/>
<pin id="398" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/9 "/>
</bind>
</comp>

<comp id="402" class="1004" name="neg_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="32" slack="0"/>
<pin id="405" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg/9 "/>
</bind>
</comp>

<comp id="408" class="1004" name="abscond_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="0"/>
<pin id="411" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="abscond/9 "/>
</bind>
</comp>

<comp id="414" class="1004" name="abs_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="32" slack="0"/>
<pin id="417" dir="0" index="2" bw="32" slack="0"/>
<pin id="418" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="abs/9 "/>
</bind>
</comp>

<comp id="422" class="1004" name="neg9_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="32" slack="2"/>
<pin id="425" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg9/9 "/>
</bind>
</comp>

<comp id="427" class="1004" name="abscond1_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="2"/>
<pin id="429" dir="0" index="1" bw="32" slack="0"/>
<pin id="430" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="abscond1/9 "/>
</bind>
</comp>

<comp id="432" class="1004" name="abs1_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="32" slack="2"/>
<pin id="435" dir="0" index="2" bw="32" slack="0"/>
<pin id="436" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="abs1/9 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_s_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="0"/>
<pin id="441" dir="0" index="1" bw="32" slack="0"/>
<pin id="442" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/9 "/>
</bind>
</comp>

<comp id="446" class="1007" name="grp_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="2" slack="0"/>
<pin id="448" dir="0" index="1" bw="7" slack="1"/>
<pin id="449" dir="0" index="2" bw="14" slack="0"/>
<pin id="450" dir="0" index="3" bw="7" slack="2147483647"/>
<pin id="451" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="tmp_3/4 tmp_3_cast_cast/4 tmp_10/4 tmp3/4 "/>
</bind>
</comp>

<comp id="456" class="1005" name="next_mul_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="14" slack="0"/>
<pin id="458" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="464" class="1005" name="i_1_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="7" slack="0"/>
<pin id="466" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="469" class="1005" name="tmp_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="1"/>
<pin id="471" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="474" class="1005" name="tmp_1_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="1"/>
<pin id="476" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="479" class="1005" name="j_cast_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="14" slack="1"/>
<pin id="481" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="j_cast "/>
</bind>
</comp>

<comp id="488" class="1005" name="j_1_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="7" slack="0"/>
<pin id="490" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="493" class="1005" name="or_cond5_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="4"/>
<pin id="495" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond5 "/>
</bind>
</comp>

<comp id="500" class="1005" name="m_1_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="2" slack="0"/>
<pin id="502" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="m_1 "/>
</bind>
</comp>

<comp id="505" class="1005" name="tmp_11_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="5" slack="1"/>
<pin id="507" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="510" class="1005" name="tmp3_cast_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="15" slack="1"/>
<pin id="512" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp3_cast "/>
</bind>
</comp>

<comp id="515" class="1005" name="tmp_8_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="14" slack="3"/>
<pin id="517" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="523" class="1005" name="n_1_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="2" slack="0"/>
<pin id="525" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="n_1 "/>
</bind>
</comp>

<comp id="528" class="1005" name="video_addr_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="14" slack="1"/>
<pin id="530" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="video_addr "/>
</bind>
</comp>

<comp id="533" class="1005" name="tmp_16_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="5" slack="1"/>
<pin id="535" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="538" class="1005" name="value_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="2"/>
<pin id="540" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="value "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="18" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="44" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="46" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="90"><net_src comp="4" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="44" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="96"><net_src comp="46" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="97"><net_src comp="85" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="44" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="98" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="44" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="105" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="121"><net_src comp="110" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="44" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="122" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="44" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="130" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="143"><net_src comp="6" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="44" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="138" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="153"><net_src comp="20" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="154" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="165"><net_src comp="22" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="162" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="166" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="177"><net_src comp="20" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="174" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="50" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="185" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="199"><net_src comp="50" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="212"><net_src comp="62" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="8" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="207" pin="3"/><net_sink comp="92" pin=1"/></net>

<net id="215"><net_src comp="10" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="220"><net_src comp="162" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="225"><net_src comp="166" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="24" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="154" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="26" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="154" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="32" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="154" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="40" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="154" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="32" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="254"><net_src comp="178" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="260"><net_src comp="178" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="26" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="178" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="32" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="178" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="40" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="178" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="32" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="268" pin="2"/><net_sink comp="280" pin=1"/></net>

<net id="289"><net_src comp="274" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="294"><net_src comp="285" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="280" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="299"><net_src comp="216" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="301"><net_src comp="296" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="305"><net_src comp="189" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="189" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="189" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="52" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="189" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="56" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="327"><net_src comp="60" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="189" pin="4"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="50" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="333"><net_src comp="322" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="338"><net_src comp="330" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="306" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="346"><net_src comp="200" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="200" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="355"><net_src comp="200" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="52" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="200" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="56" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="347" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="64" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="372"><net_src comp="363" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="377"><net_src comp="369" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="373" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="387"><net_src comp="343" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="394"><net_src comp="388" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="399"><net_src comp="396" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="401"><net_src comp="396" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="406"><net_src comp="46" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="207" pin="3"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="207" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="46" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="419"><net_src comp="408" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="207" pin="3"/><net_sink comp="414" pin=1"/></net>

<net id="421"><net_src comp="402" pin="2"/><net_sink comp="414" pin=2"/></net>

<net id="426"><net_src comp="46" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="431"><net_src comp="46" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="437"><net_src comp="427" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="422" pin="2"/><net_sink comp="432" pin=2"/></net>

<net id="443"><net_src comp="414" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="432" pin="3"/><net_sink comp="439" pin=1"/></net>

<net id="445"><net_src comp="439" pin="2"/><net_sink comp="145" pin=1"/></net>

<net id="452"><net_src comp="302" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="150" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="454"><net_src comp="24" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="455"><net_src comp="446" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="459"><net_src comp="221" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="467"><net_src comp="233" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="472"><net_src comp="239" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="477"><net_src comp="245" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="482"><net_src comp="251" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="484"><net_src comp="479" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="491"><net_src comp="262" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="496"><net_src comp="290" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="503"><net_src comp="316" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="508"><net_src comp="334" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="513"><net_src comp="340" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="518"><net_src comp="216" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="526"><net_src comp="357" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="531"><net_src comp="98" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="536"><net_src comp="383" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="541"><net_src comp="207" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="543"><net_src comp="538" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="544"><net_src comp="538" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="545"><net_src comp="538" pin="1"/><net_sink comp="432" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sob_x1 | {3 9 }
	Port: sob_y1 | {3 9 }
	Port: sob_xy1 | {9 }
 - Input state : 
	Port: edge_det : video | {5 6 }
	Port: edge_det : sob_x | {4 7 }
	Port: edge_det : sob_y | {8 9 }
  - Chain level:
	State 1
	State 2
		next_mul : 1
		exitcond3 : 1
		i_1 : 1
		StgValue_23 : 2
		tmp : 1
		tmp_1 : 1
	State 3
		j_cast : 1
		exitcond2 : 1
		j_1 : 1
		StgValue_35 : 2
		tmp_4 : 1
		tmp_5 : 1
		tmp1 : 2
		tmp2 : 2
		or_cond5 : 2
		StgValue_43 : 2
		tmp_6 : 2
		tmp_7 : 3
		sob_x1_addr : 4
		StgValue_48 : 5
		sob_y1_addr : 4
		StgValue_50 : 5
	State 4
		m_cast9 : 1
		m_cast8 : 1
		exitcond1 : 1
		m_1 : 1
		StgValue_60 : 2
		tmp_3 : 2
		tmp_3_cast_cast : 3
		tmp_10 : 4
		p_shl : 1
		p_shl_cast : 2
		tmp_11 : 3
		tmp3 : 5
		tmp3_cast : 6
	State 5
		n_cast6 : 1
		n_cast5 : 1
		exitcond : 1
		n_1 : 1
		StgValue_80 : 2
		tmp4 : 2
		tmp4_cast : 3
		tmp_14 : 4
		tmp_15 : 5
		video_addr : 6
		video_load : 7
		tmp_16 : 2
	State 6
		tmp_17 : 1
		block_addr : 2
		StgValue_95 : 3
	State 7
	State 8
	State 9
		sob_x1_addr_1 : 1
		StgValue_101 : 2
		sob_y1_addr_1 : 1
		StgValue_104 : 2
		neg : 1
		abscond : 1
		abs : 2
		abs1 : 1
		tmp_s : 3
		sob_xy1_addr : 1
		StgValue_113 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|---------|
|   call   | grp_convolution_fu_207 |    3    |  1.312  |    53   |   138   |
|----------|------------------------|---------|---------|---------|---------|
|          |       grp_fu_216       |    0    |    0    |    0    |    21   |
|          |     next_mul_fu_221    |    0    |    0    |    0    |    21   |
|          |       i_1_fu_233       |    0    |    0    |    0    |    15   |
|          |       j_1_fu_262       |    0    |    0    |    0    |    15   |
|    add   |       m_1_fu_316       |    0    |    0    |    0    |    9    |
|          |       n_1_fu_357       |    0    |    0    |    0    |    9    |
|          |       tmp4_fu_363      |    0    |    0    |    0    |    15   |
|          |      tmp_14_fu_373     |    0    |    0    |    0    |    21   |
|          |      tmp_16_fu_383     |    0    |    0    |    0    |    15   |
|          |      tmp_s_fu_439      |    0    |    0    |    0    |    39   |
|----------|------------------------|---------|---------|---------|---------|
|          |    exitcond3_fu_227    |    0    |    0    |    0    |    11   |
|          |       tmp_fu_239       |    0    |    0    |    0    |    11   |
|          |      tmp_1_fu_245      |    0    |    0    |    0    |    11   |
|          |    exitcond2_fu_256    |    0    |    0    |    0    |    11   |
|   icmp   |      tmp_4_fu_268      |    0    |    0    |    0    |    11   |
|          |      tmp_5_fu_274      |    0    |    0    |    0    |    11   |
|          |    exitcond1_fu_310    |    0    |    0    |    0    |    8    |
|          |     exitcond_fu_351    |    0    |    0    |    0    |    8    |
|          |     abscond_fu_408     |    0    |    0    |    0    |    20   |
|          |     abscond1_fu_427    |    0    |    0    |    0    |    20   |
|----------|------------------------|---------|---------|---------|---------|
|          |      tmp_11_fu_334     |    0    |    0    |    0    |    12   |
|    sub   |       neg_fu_402       |    0    |    0    |    0    |    39   |
|          |       neg9_fu_422      |    0    |    0    |    0    |    39   |
|----------|------------------------|---------|---------|---------|---------|
|  select  |       abs_fu_414       |    0    |    0    |    0    |    32   |
|          |       abs1_fu_432      |    0    |    0    |    0    |    32   |
|----------|------------------------|---------|---------|---------|---------|
|          |       tmp1_fu_280      |    0    |    0    |    0    |    9    |
|    or    |       tmp2_fu_285      |    0    |    0    |    0    |    9    |
|          |     or_cond5_fu_290    |    0    |    0    |    0    |    9    |
|----------|------------------------|---------|---------|---------|---------|
| addmuladd|       grp_fu_446       |    1    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|          |      j_cast_fu_251     |    0    |    0    |    0    |    0    |
|          |      tmp_7_fu_296      |    0    |    0    |    0    |    0    |
|          |     m_cast9_fu_302     |    0    |    0    |    0    |    0    |
|          |     m_cast8_fu_306     |    0    |    0    |    0    |    0    |
|   zext   |    p_shl_cast_fu_330   |    0    |    0    |    0    |    0    |
|          |    tmp3_cast_fu_340    |    0    |    0    |    0    |    0    |
|          |     n_cast6_fu_343     |    0    |    0    |    0    |    0    |
|          |     n_cast5_fu_347     |    0    |    0    |    0    |    0    |
|          |      tmp_17_fu_391     |    0    |    0    |    0    |    0    |
|          |      tmp_9_fu_396      |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|bitconcatenate|      p_shl_fu_322      |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|          |    tmp4_cast_fu_369    |    0    |    0    |    0    |    0    |
|   sext   |      tmp_15_fu_378     |    0    |    0    |    0    |    0    |
|          |   tmp_16_cast_fu_388   |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|   Total  |                        |    4    |  1.312  |    53   |   621   |
|----------|------------------------|---------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |
+-----+--------+--------+--------+
|block|    0   |   64   |    5   |
|sob_x|    0   |   64   |    5   |
|sob_y|    0   |   64   |    5   |
+-----+--------+--------+--------+
|Total|    0   |   192  |   15   |
+-----+--------+--------+--------+

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|    i_1_reg_464   |    7   |
|     i_reg_150    |    7   |
|    j_1_reg_488   |    7   |
|  j_cast_reg_479  |   14   |
|     j_reg_174    |    7   |
|    m_1_reg_500   |    2   |
|     m_reg_185    |    2   |
|    n_1_reg_523   |    2   |
|     n_reg_196    |    2   |
| next_mul_reg_456 |   14   |
| or_cond5_reg_493 |    1   |
|  phi_mul_reg_162 |   14   |
| tmp3_cast_reg_510|   15   |
|  tmp_11_reg_505  |    5   |
|  tmp_16_reg_533  |    5   |
|   tmp_1_reg_474  |    1   |
|   tmp_8_reg_515  |   14   |
|    tmp_reg_469   |    1   |
|   value_reg_538  |   32   |
|video_addr_reg_528|   14   |
+------------------+--------+
|       Total      |   166  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_79    |  p0  |   2  |  14  |   28   ||    9    |
|    grp_access_fu_79    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_access_fu_92    |  p0  |   2  |  14  |   28   ||    9    |
|    grp_access_fu_92    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_access_fu_105   |  p0  |   2  |  14  |   28   ||    9    |
|        i_reg_150       |  p0  |   2  |   7  |   14   ||    9    |
|     phi_mul_reg_162    |  p0  |   2  |  14  |   28   ||    9    |
| grp_convolution_fu_207 |  p1  |   2  |  32  |   64   ||    9    |
|       grp_fu_216       |  p1  |   2  |   7  |   14   ||    9    |
|       grp_fu_446       |  p1  |   2  |   7  |   14   ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   346  ||   6.56  ||    90   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |    1   |   53   |   621  |
|   Memory  |    0   |    -   |    -   |   192  |   15   |
|Multiplexer|    -   |    -   |    6   |    -   |   90   |
|  Register |    -   |    -   |    -   |   166  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    4   |    7   |   411  |   726  |
+-----------+--------+--------+--------+--------+--------+
