#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5568ee560140 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
enum0x5568ee4462e0 .enum4 (8)
   "MODE_00H" 8'b00000000,
   "MODE_01H" 8'b00000001,
   "MODE_02H" 8'b00000010,
   "MODE_03H" 8'b00000011,
   "MODE_07H" 8'b00000111,
   "MODE_04H" 8'b00000100,
   "MODE_05H" 8'b00000101,
   "MODE_06H" 8'b00000110,
   "MODE_0DH" 8'b00001101,
   "MODE_0EH" 8'b00001110,
   "MODE_0FH" 8'b00001111,
   "MODE_10H" 8'b00010000,
   "MODE_11H" 8'b00010001,
   "MODE_12H" 8'b00010010,
   "MODE_13H" 8'b00010011,
   "MODE_UNKNOWN" 8'b11111111
 ;
enum0x5568ee458110 .enum4 (3)
   "MODE_TYPE_TEXT_40COL" 3'b000,
   "MODE_TYPE_TEXT_80COL" 3'b001,
   "MODE_TYPE_TEXT_MDA" 3'b010,
   "MODE_TYPE_GRAPHICS_CGA" 3'b011,
   "MODE_TYPE_GRAPHICS_EGA" 3'b100,
   "MODE_TYPE_GRAPHICS_VGA" 3'b101,
   "MODE_TYPE_UNKNOWN" 3'b110
 ;
enum0x5568ee458a00 .enum4 (3)
   "BPP_1" 3'b000,
   "BPP_2" 3'b001,
   "BPP_4" 3'b010,
   "BPP_8" 3'b011
 ;
enum0x5568ee459180 .enum2 (2)
   "VIDEO_MODE_TEXT" 0,
   "VIDEO_MODE_4_COLOR" 1,
   "VIDEO_MODE_256_COLOR" 2
 ;
S_0x5568ee52f3d0 .scope autofunction.vec4.s128, "get_mode_params" "get_mode_params" 3 74, 3 74 0, S_0x5568ee560140;
 .timescale 0 0;
; Variable get_mode_params is vec4 return value of scope S_0x5568ee52f3d0
v0x5568ee543990_0 .var "mode_num", 7 0;
v0x5568ee543a90_0 .var "params", 127 0;
TD_$unit.get_mode_params ;
    %pushi/vec4 0, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 0, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 0, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 0, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 0, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 0, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 0, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 0, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 0, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 0, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 1;
    %pushi/vec4 0, 0, 7;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 7;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 6;
    %load/vec4 v0x5568ee543990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 8;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %pushi/vec4 640, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 400, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 525, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 490, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 492, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 33, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 3;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 1;
    %pushi/vec4 80, 0, 7;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 7;
    %pushi/vec4 25, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 6;
    %jmp T_0.16;
T_0.0 ;
    %pushi/vec4 320, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 400, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 525, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 490, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 492, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 33, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 3;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 1;
    %pushi/vec4 40, 0, 7;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 7;
    %pushi/vec4 25, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 6;
    %jmp T_0.16;
T_0.1 ;
    %pushi/vec4 320, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 400, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 525, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 490, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 492, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 33, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 3;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 1;
    %pushi/vec4 40, 0, 7;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 7;
    %pushi/vec4 25, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 6;
    %jmp T_0.16;
T_0.2 ;
    %pushi/vec4 640, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 400, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 525, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 490, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 492, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 33, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 3;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 1;
    %pushi/vec4 80, 0, 7;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 7;
    %pushi/vec4 25, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 6;
    %jmp T_0.16;
T_0.3 ;
    %pushi/vec4 640, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 400, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 525, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 490, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 492, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 33, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 3;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 1;
    %pushi/vec4 80, 0, 7;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 7;
    %pushi/vec4 25, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 6;
    %jmp T_0.16;
T_0.4 ;
    %pushi/vec4 720, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 350, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 900, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 440, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 720, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 810, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 350, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 352, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 90, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 88, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 3;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 1;
    %pushi/vec4 80, 0, 7;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 7;
    %pushi/vec4 25, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 6;
    %jmp T_0.16;
T_0.5 ;
    %pushi/vec4 320, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 200, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 525, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 490, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 492, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 33, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 1, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 1;
    %jmp T_0.16;
T_0.6 ;
    %pushi/vec4 320, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 200, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 525, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 490, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 492, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 33, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 1, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 1;
    %jmp T_0.16;
T_0.7 ;
    %pushi/vec4 640, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 200, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 525, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 490, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 492, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 33, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 1;
    %jmp T_0.16;
T_0.8 ;
    %pushi/vec4 320, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 200, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 525, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 490, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 492, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 33, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 1;
    %jmp T_0.16;
T_0.9 ;
    %pushi/vec4 640, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 200, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 525, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 490, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 492, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 33, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 1;
    %jmp T_0.16;
T_0.10 ;
    %pushi/vec4 640, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 350, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 449, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 387, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 389, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 60, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 1;
    %jmp T_0.16;
T_0.11 ;
    %pushi/vec4 640, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 350, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 449, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 387, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 389, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 60, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 1;
    %jmp T_0.16;
T_0.12 ;
    %pushi/vec4 640, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 480, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 525, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 490, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 492, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 33, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 1;
    %jmp T_0.16;
T_0.13 ;
    %pushi/vec4 640, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 480, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 525, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 490, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 492, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 33, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 1;
    %jmp T_0.16;
T_0.14 ;
    %pushi/vec4 320, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 200, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 525, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 490, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 492, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 33, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 11;
    %pushi/vec4 3, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee543a90_0, 4, 1;
    %jmp T_0.16;
T_0.16 ;
    %pop/vec4 1;
    %load/vec4 v0x5568ee543a90_0;
    %ret/vec4 0, 0, 128;  Assign to get_mode_params (store_vec4_to_lval)
    %disable/flow S_0x5568ee52f3d0;
    %end;
S_0x5568ee53ee70 .scope function.vec2.s2, "get_video_mode" "get_video_mode" 3 335, 3 335 0, S_0x5568ee560140;
 .timescale 0 0;
; Variable get_video_mode is bool return value of scope S_0x5568ee53ee70
v0x5568ee5467d0_0 .var "graphics_enabled", 0 0;
v0x5568ee545a40_0 .var "vga_256_color", 0 0;
TD_$unit.get_video_mode ;
    %load/vec4 v0x5568ee545a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.17, 8;
    %pushi/vec4 2, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to get_video_mode (store_vec4_to_lval)
    %jmp T_1.18;
T_1.17 ;
    %load/vec4 v0x5568ee5467d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.19, 8;
    %pushi/vec4 1, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to get_video_mode (store_vec4_to_lval)
    %jmp T_1.20;
T_1.19 ;
    %pushi/vec4 0, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to get_video_mode (store_vec4_to_lval)
T_1.20 ;
T_1.18 ;
    %end;
S_0x5568ee536810 .scope module, "vga_mode_debug_tb" "vga_mode_debug_tb" 4 8;
 .timescale -9 -12;
v0x5568ee58bbe0_0 .net "background_color", 3 0, v0x5568ee5870f0_0;  1 drivers
v0x5568ee58bcf0_0 .net "bright_colors", 0 0, L_0x5568ee590ac0;  1 drivers
v0x5568ee58bde0_0 .var "cs", 0 0;
v0x5568ee58beb0_0 .net "cursor_enabled", 0 0, L_0x5568ee590b30;  1 drivers
v0x5568ee58bfa0_0 .net "cursor_pos", 14 0, v0x5568ee587540_0;  1 drivers
v0x5568ee58c090_0 .net "cursor_scan_end", 2 0, v0x5568ee587a30_0;  1 drivers
v0x5568ee58c130_0 .net "cursor_scan_start", 2 0, v0x5568ee587b10_0;  1 drivers
v0x5568ee58c200_0 .var "data_m_access", 0 0;
v0x5568ee58c2d0_0 .net "data_m_ack", 0 0, v0x5568ee588110_0;  1 drivers
v0x5568ee58c430_0 .var "data_m_addr", 19 1;
v0x5568ee58c500_0 .var "data_m_bytesel", 1 0;
v0x5568ee58c5d0_0 .var "data_m_data_in", 15 0;
v0x5568ee58c6a0_0 .net "data_m_data_out", 15 0, v0x5568ee588470_0;  1 drivers
v0x5568ee58c770_0 .var "data_m_wr_en", 0 0;
v0x5568ee58c840_0 .net "graphics_enabled", 0 0, L_0x5568ee590a50;  1 drivers
v0x5568ee58c8e0_0 .net "mode_num", 7 0, L_0x5568ee590860;  1 drivers
v0x5568ee58c9d0_0 .net "palette_sel", 0 0, L_0x5568ee590bd0;  1 drivers
v0x5568ee58cac0_0 .var "reset", 0 0;
v0x5568ee58cb60_0 .var "sys_clk", 0 0;
v0x5568ee58cc00_0 .net "vga_256_color", 0 0, L_0x5568ee590c70;  1 drivers
v0x5568ee58ccf0_0 .var "vga_clk", 0 0;
v0x5568ee58cd90_0 .var "vga_dac_idx", 7 0;
v0x5568ee58ce80_0 .net "vga_dac_rd", 17 0, v0x5568ee580830_0;  1 drivers
E_0x5568ee4c65e0 .event anyedge, v0x5568ee581fa0_0, v0x5568ee58a280_0, v0x5568ee581040_0;
S_0x5568ee53e9d0 .scope module, "VGARegisters" "VGARegisters" 4 51, 5 21 0, S_0x5568ee536810;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "vga_clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "cs";
    .port_info 4 /INPUT 19 "data_m_addr";
    .port_info 5 /INPUT 16 "data_m_data_in";
    .port_info 6 /OUTPUT 16 "data_m_data_out";
    .port_info 7 /INPUT 2 "data_m_bytesel";
    .port_info 8 /INPUT 1 "data_m_wr_en";
    .port_info 9 /INPUT 1 "data_m_access";
    .port_info 10 /OUTPUT 1 "data_m_ack";
    .port_info 11 /INPUT 1 "vga_vsync";
    .port_info 12 /INPUT 1 "vga_hsync";
    .port_info 13 /OUTPUT 1 "cursor_enabled";
    .port_info 14 /OUTPUT 1 "graphics_enabled";
    .port_info 15 /OUTPUT 4 "background_color";
    .port_info 16 /OUTPUT 1 "bright_colors";
    .port_info 17 /OUTPUT 1 "palette_sel";
    .port_info 18 /OUTPUT 15 "cursor_pos";
    .port_info 19 /OUTPUT 3 "cursor_scan_start";
    .port_info 20 /OUTPUT 3 "cursor_scan_end";
    .port_info 21 /OUTPUT 1 "vga_256_color";
    .port_info 22 /INPUT 8 "vga_dac_idx";
    .port_info 23 /OUTPUT 18 "vga_dac_rd";
    .port_info 24 /OUTPUT 8 "mode_num";
L_0x5568ee58cf70 .functor AND 1, v0x5568ee58bde0_0, v0x5568ee58c200_0, C4<1>, C4<1>;
L_0x5568ee58d2b0 .functor AND 1, L_0x5568ee58cf70, L_0x5568ee58d170, C4<1>, C4<1>;
L_0x5568ee58d4b0 .functor AND 1, L_0x5568ee58d2b0, L_0x5568ee58d3c0, C4<1>, C4<1>;
L_0x5568ee58d7a0 .functor AND 1, L_0x5568ee58cf70, L_0x5568ee58d660, C4<1>, C4<1>;
L_0x5568ee58d970 .functor AND 1, L_0x5568ee58d7a0, L_0x5568ee58d890, C4<1>, C4<1>;
L_0x5568ee58dc60 .functor AND 1, L_0x5568ee58cf70, L_0x5568ee58db20, C4<1>, C4<1>;
L_0x5568ee58ded0 .functor AND 1, L_0x5568ee58dc60, L_0x5568ee58dda0, C4<1>, C4<1>;
L_0x5568ee58e180 .functor AND 1, L_0x5568ee58cf70, L_0x5568ee58e090, C4<1>, C4<1>;
L_0x5568ee58e3a0 .functor AND 1, L_0x5568ee58e180, L_0x5568ee58e290, C4<1>, C4<1>;
L_0x5568ee58e330 .functor AND 1, L_0x5568ee58cf70, L_0x5568ee58e5a0, C4<1>, C4<1>;
L_0x5568ee58e8b0 .functor AND 1, L_0x5568ee58e330, L_0x5568ee58e810, C4<1>, C4<1>;
L_0x5568ee58ebe0 .functor AND 1, L_0x5568ee58cf70, L_0x5568ee58eaa0, C4<1>, C4<1>;
L_0x5568ee58ee50 .functor AND 1, L_0x5568ee58ebe0, L_0x5568ee58ed10, C4<1>, C4<1>;
L_0x5568ee58f1f0 .functor AND 1, L_0x5568ee58cf70, L_0x5568ee58f000, C4<1>, C4<1>;
L_0x5568ee58eca0 .functor AND 1, L_0x5568ee58f1f0, L_0x5568ee58edb0, C4<1>, C4<1>;
L_0x5568ee58f890 .functor AND 1, L_0x5568ee58cf70, L_0x5568ee58f750, C4<1>, C4<1>;
L_0x5568ee58fb50 .functor AND 1, L_0x5568ee58f890, L_0x5568ee58f9e0, C4<1>, C4<1>;
L_0x5568ee58fed0 .functor AND 1, L_0x5568ee58cf70, L_0x5568ee58fd00, C4<1>, C4<1>;
L_0x5568ee5900d0 .functor AND 1, L_0x5568ee58fed0, L_0x5568ee590030, C4<1>, C4<1>;
L_0x5568ee5901e0 .functor AND 1, v0x5568ee58c770_0, L_0x5568ee58e8b0, C4<1>, C4<1>;
L_0x5568ee592ad0 .functor NOT 1, v0x5568ee583930_0, C4<0>, C4<0>, C4<0>;
L_0x5568ee592b70 .functor NOT 1, v0x5568ee5819f0_0, C4<0>, C4<0>, C4<0>;
L_0x5568ee592cd0 .functor OR 1, L_0x5568ee592ad0, L_0x5568ee592b70, C4<0>, C4<0>;
L_0x5568ee5a34c0 .functor AND 1, L_0x5568ee58e3a0, v0x5568ee58c770_0, C4<1>, C4<1>;
L_0x5568ee5a3780 .functor AND 1, L_0x5568ee5a34c0, L_0x5568ee5a3680, C4<1>, C4<1>;
L_0x7ec690986258 .functor BUFT 1, C4<1101>, C4<0>, C4<0>, C4<0>;
v0x5568ee583c20_0 .net/2u *"_ivl_100", 3 0, L_0x7ec690986258;  1 drivers
v0x5568ee583d20_0 .net *"_ivl_102", 0 0, L_0x5568ee58fd00;  1 drivers
v0x5568ee583de0_0 .net *"_ivl_104", 0 0, L_0x5568ee58fed0;  1 drivers
v0x5568ee583ea0_0 .net *"_ivl_107", 0 0, L_0x5568ee590030;  1 drivers
v0x5568ee583f80_0 .net *"_ivl_11", 0 0, L_0x5568ee58d3c0;  1 drivers
v0x5568ee5840b0_0 .net *"_ivl_110", 0 0, L_0x5568ee5901e0;  1 drivers
v0x5568ee584190_0 .net *"_ivl_113", 3 0, L_0x5568ee58ff90;  1 drivers
L_0x7ec6909862a0 .functor BUFT 1, C4<01000001>, C4<0>, C4<0>, C4<0>;
v0x5568ee584270_0 .net/2u *"_ivl_116", 7 0, L_0x7ec6909862a0;  1 drivers
L_0x7ec6909862e8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5568ee584350_0 .net/2u *"_ivl_120", 3 0, L_0x7ec6909862e8;  1 drivers
L_0x7ec690986330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5568ee584430_0 .net/2u *"_ivl_122", 1 0, L_0x7ec690986330;  1 drivers
v0x5568ee584510_0 .net *"_ivl_124", 0 0, L_0x5568ee592ad0;  1 drivers
v0x5568ee5845f0_0 .net *"_ivl_126", 0 0, L_0x5568ee592b70;  1 drivers
v0x5568ee5846d0_0 .net *"_ivl_128", 0 0, L_0x5568ee592cd0;  1 drivers
v0x5568ee5847b0_0 .net *"_ivl_135", 5 0, L_0x5568ee5931a0;  1 drivers
v0x5568ee584890_0 .net *"_ivl_141", 0 0, L_0x5568ee5a34c0;  1 drivers
L_0x7ec6909863c0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5568ee584950_0 .net/2u *"_ivl_142", 1 0, L_0x7ec6909863c0;  1 drivers
v0x5568ee584a30_0 .net *"_ivl_144", 0 0, L_0x5568ee5a3680;  1 drivers
v0x5568ee584c00_0 .net *"_ivl_15", 3 0, L_0x5568ee58d5c0;  1 drivers
L_0x7ec690986060 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x5568ee584ce0_0 .net/2u *"_ivl_16", 3 0, L_0x7ec690986060;  1 drivers
v0x5568ee584dc0_0 .net *"_ivl_18", 0 0, L_0x5568ee58d660;  1 drivers
v0x5568ee584e80_0 .net *"_ivl_20", 0 0, L_0x5568ee58d7a0;  1 drivers
v0x5568ee584f60_0 .net *"_ivl_23", 0 0, L_0x5568ee58d890;  1 drivers
v0x5568ee585040_0 .net *"_ivl_27", 3 0, L_0x5568ee58da80;  1 drivers
L_0x7ec6909860a8 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x5568ee585120_0 .net/2u *"_ivl_28", 3 0, L_0x7ec6909860a8;  1 drivers
v0x5568ee585200_0 .net *"_ivl_3", 3 0, L_0x5568ee58d080;  1 drivers
v0x5568ee5852e0_0 .net *"_ivl_30", 0 0, L_0x5568ee58db20;  1 drivers
v0x5568ee5853a0_0 .net *"_ivl_32", 0 0, L_0x5568ee58dc60;  1 drivers
v0x5568ee585480_0 .net *"_ivl_35", 0 0, L_0x5568ee58dda0;  1 drivers
v0x5568ee585560_0 .net *"_ivl_39", 3 0, L_0x5568ee58df90;  1 drivers
L_0x7ec690986018 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5568ee585640_0 .net/2u *"_ivl_4", 3 0, L_0x7ec690986018;  1 drivers
L_0x7ec6909860f0 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x5568ee585720_0 .net/2u *"_ivl_40", 3 0, L_0x7ec6909860f0;  1 drivers
v0x5568ee585800_0 .net *"_ivl_42", 0 0, L_0x5568ee58e090;  1 drivers
v0x5568ee5858c0_0 .net *"_ivl_44", 0 0, L_0x5568ee58e180;  1 drivers
v0x5568ee585bb0_0 .net *"_ivl_47", 0 0, L_0x5568ee58e290;  1 drivers
v0x5568ee585c90_0 .net *"_ivl_51", 3 0, L_0x5568ee58e4b0;  1 drivers
L_0x7ec690986138 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0x5568ee585d70_0 .net/2u *"_ivl_52", 3 0, L_0x7ec690986138;  1 drivers
v0x5568ee585e50_0 .net *"_ivl_54", 0 0, L_0x5568ee58e5a0;  1 drivers
v0x5568ee585f10_0 .net *"_ivl_56", 0 0, L_0x5568ee58e330;  1 drivers
v0x5568ee585ff0_0 .net *"_ivl_59", 0 0, L_0x5568ee58e810;  1 drivers
v0x5568ee5860d0_0 .net *"_ivl_6", 0 0, L_0x5568ee58d170;  1 drivers
v0x5568ee586190_0 .net *"_ivl_63", 3 0, L_0x5568ee58e970;  1 drivers
L_0x7ec690986180 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0x5568ee586270_0 .net/2u *"_ivl_64", 3 0, L_0x7ec690986180;  1 drivers
v0x5568ee586350_0 .net *"_ivl_66", 0 0, L_0x5568ee58eaa0;  1 drivers
v0x5568ee586410_0 .net *"_ivl_68", 0 0, L_0x5568ee58ebe0;  1 drivers
v0x5568ee5864f0_0 .net *"_ivl_71", 0 0, L_0x5568ee58ed10;  1 drivers
v0x5568ee5865d0_0 .net *"_ivl_75", 3 0, L_0x5568ee58ef60;  1 drivers
L_0x7ec6909861c8 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x5568ee5866b0_0 .net/2u *"_ivl_76", 3 0, L_0x7ec6909861c8;  1 drivers
v0x5568ee586790_0 .net *"_ivl_78", 0 0, L_0x5568ee58f000;  1 drivers
v0x5568ee586850_0 .net *"_ivl_8", 0 0, L_0x5568ee58d2b0;  1 drivers
v0x5568ee586930_0 .net *"_ivl_80", 0 0, L_0x5568ee58f1f0;  1 drivers
v0x5568ee586a10_0 .net *"_ivl_83", 0 0, L_0x5568ee58edb0;  1 drivers
v0x5568ee586af0_0 .net *"_ivl_87", 3 0, L_0x5568ee58f5f0;  1 drivers
L_0x7ec690986210 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x5568ee586bd0_0 .net/2u *"_ivl_88", 3 0, L_0x7ec690986210;  1 drivers
v0x5568ee586cb0_0 .net *"_ivl_90", 0 0, L_0x5568ee58f750;  1 drivers
v0x5568ee586d70_0 .net *"_ivl_92", 0 0, L_0x5568ee58f890;  1 drivers
v0x5568ee586e50_0 .net *"_ivl_95", 0 0, L_0x5568ee58f9e0;  1 drivers
v0x5568ee586f30_0 .net *"_ivl_99", 3 0, L_0x5568ee58fc60;  1 drivers
v0x5568ee587010_0 .var "active_index", 3 0;
v0x5568ee5870f0_0 .var "background_color", 3 0;
v0x5568ee5871d0_0 .net "bright_colors", 0 0, L_0x5568ee590ac0;  alias, 1 drivers
v0x5568ee587270_0 .net "clk", 0 0, v0x5568ee58cb60_0;  1 drivers
v0x5568ee587310_0 .net "cs", 0 0, v0x5568ee58bde0_0;  1 drivers
v0x5568ee5873b0_0 .net "cursor_enabled", 0 0, L_0x5568ee590b30;  alias, 1 drivers
v0x5568ee587480_0 .var "cursor_mode", 1 0;
v0x5568ee587540_0 .var "cursor_pos", 14 0;
v0x5568ee587a30_0 .var "cursor_scan_end", 2 0;
v0x5568ee587b10_0 .var "cursor_scan_start", 2 0;
v0x5568ee587bf0_0 .var "dac_component_rg", 11 0;
v0x5568ee587cd0_0 .var "dac_rd_idx", 7 0;
v0x5568ee587db0_0 .var "dac_rd_offs", 1 0;
v0x5568ee587e90_0 .var "dac_wr_idx", 7 0;
v0x5568ee587f70_0 .var "dac_wr_offs", 1 0;
v0x5568ee588050_0 .net "data_m_access", 0 0, v0x5568ee58c200_0;  1 drivers
v0x5568ee588110_0 .var "data_m_ack", 0 0;
v0x5568ee5881d0_0 .net "data_m_addr", 19 1, v0x5568ee58c430_0;  1 drivers
v0x5568ee5882b0_0 .net "data_m_bytesel", 1 0, v0x5568ee58c500_0;  1 drivers
v0x5568ee588390_0 .net "data_m_data_in", 15 0, v0x5568ee58c5d0_0;  1 drivers
v0x5568ee588470_0 .var "data_m_data_out", 15 0;
v0x5568ee588550_0 .net "data_m_wr_en", 0 0, v0x5568ee58c770_0;  1 drivers
v0x5568ee588610_0 .var "data_out_comb", 15 0;
v0x5568ee5886f0_0 .var "display_enabled", 0 0;
v0x5568ee5887b0_0 .net "graphics_enabled", 0 0, L_0x5568ee590a50;  alias, 1 drivers
v0x5568ee588880_0 .net "hsync", 0 0, v0x5568ee5819f0_0;  1 drivers
v0x5568ee588950_0 .net "index", 3 0, L_0x5568ee5904e0;  1 drivers
v0x5568ee5889f0_0 .var "index_value", 7 0;
v0x5568ee588ad0_0 .net "load_background_color", 0 0, L_0x5568ee592710;  1 drivers
v0x5568ee588b70_0 .net "load_cursor_scan_end", 0 0, L_0x5568ee591ee0;  1 drivers
v0x5568ee588c60_0 .net "load_cursor_scan_start", 0 0, L_0x5568ee5917c0;  1 drivers
v0x5568ee588d50_0 .net "load_vga_cursor", 0 0, L_0x5568ee5910a0;  1 drivers
v0x5568ee588e40_0 .net "mode_num", 7 0, L_0x5568ee590860;  alias, 1 drivers
v0x5568ee588f00_0 .net "palette_sel", 0 0, L_0x5568ee590bd0;  alias, 1 drivers
v0x5568ee588fa0_0 .net "rdy_vga_cursor", 0 0, L_0x5568ee590de0;  1 drivers
v0x5568ee589040_0 .net "reg_access", 0 0, L_0x5568ee58cf70;  1 drivers
v0x5568ee5890e0_0 .net "reset", 0 0, v0x5568ee58cac0_0;  1 drivers
v0x5568ee589180_0 .net "sel_amcr", 0 0, L_0x5568ee58d4b0;  1 drivers
v0x5568ee589220_0 .net "sel_color", 0 0, L_0x5568ee58fb50;  1 drivers
v0x5568ee5892c0_0 .net "sel_dac", 0 0, L_0x5568ee58e3a0;  1 drivers
v0x5568ee589380_0 .net "sel_dac_rd_idx", 0 0, L_0x5568ee58d970;  1 drivers
v0x5568ee589440_0 .net "sel_dac_wr_idx", 0 0, L_0x5568ee58ded0;  1 drivers
v0x5568ee589500_0 .net "sel_index", 0 0, L_0x5568ee58e8b0;  1 drivers
v0x5568ee5895c0_0 .net "sel_mode", 0 0, L_0x5568ee58eca0;  1 drivers
v0x5568ee589680_0 .net "sel_status", 0 0, L_0x5568ee5900d0;  1 drivers
v0x5568ee589740_0 .net "sel_value", 0 0, L_0x5568ee58ee50;  1 drivers
v0x5568ee589800_0 .net "status", 7 0, L_0x5568ee592e10;  1 drivers
v0x5568ee5898e0_0 .net "sys_256_color", 0 0, L_0x5568ee590620;  1 drivers
v0x5568ee589980_0 .var "sys_amcr", 7 0;
v0x5568ee589a40_0 .var "sys_background_color", 3 0;
v0x5568ee589b30_0 .var "sys_bright_colors", 0 0;
v0x5568ee589c00_0 .var "sys_cursor_enabled", 0 0;
v0x5568ee589cd0_0 .var "sys_cursor_pos", 14 0;
v0x5568ee589da0_0 .var "sys_cursor_scan_end", 2 0;
v0x5568ee589e70_0 .var "sys_cursor_scan_start", 2 0;
v0x5568ee589f40_0 .net "sys_dac_rd", 17 0, v0x5568ee580750_0;  1 drivers
v0x5568ee58a010_0 .var "sys_graphics_enabled", 0 0;
v0x5568ee58a0e0_0 .var "sys_mode_num", 7 0;
v0x5568ee58a1b0_0 .var "sys_palette_sel", 0 0;
v0x5568ee58a280_0 .var "text_enabled", 0 0;
v0x5568ee58a320_0 .net "vga_256_color", 0 0, L_0x5568ee590c70;  alias, 1 drivers
v0x5568ee58a3f0_0 .net "vga_background_color", 3 0, L_0x5568ee592620;  1 drivers
v0x5568ee58a4c0_0 .net "vga_clk", 0 0, v0x5568ee58ccf0_0;  1 drivers
v0x5568ee58a560_0 .net "vga_cursor", 14 0, L_0x5568ee590fb0;  1 drivers
v0x5568ee58a630_0 .net "vga_cursor_scan_end", 2 0, L_0x5568ee591df0;  1 drivers
v0x5568ee58a700_0 .net "vga_cursor_scan_start", 2 0, L_0x5568ee5916d0;  1 drivers
v0x5568ee58a7d0_0 .net "vga_dac_idx", 7 0, v0x5568ee58cd90_0;  1 drivers
v0x5568ee58a8a0_0 .net "vga_dac_rd", 17 0, v0x5568ee580830_0;  alias, 1 drivers
L_0x7ec690986498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5568ee58a970_0 .net "vga_hsync", 0 0, L_0x7ec690986498;  1 drivers
v0x5568ee58aa40_0 .var "vga_send", 0 0;
L_0x7ec690986450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5568ee58aae0_0 .net "vga_vsync", 0 0, L_0x7ec690986450;  1 drivers
v0x5568ee58abb0_0 .net "vsync", 0 0, v0x5568ee583930_0;  1 drivers
E_0x5568ee4c67d0/0 .event anyedge, v0x5568ee588550_0, v0x5568ee589500_0, v0x5568ee587010_0, v0x5568ee5895c0_0;
E_0x5568ee4c67d0/1 .event anyedge, v0x5568ee5886f0_0, v0x5568ee581040_0, v0x5568ee58a280_0, v0x5568ee589680_0;
E_0x5568ee4c67d0/2 .event anyedge, v0x5568ee589800_0, v0x5568ee589740_0, v0x5568ee5889f0_0, v0x5568ee589220_0;
E_0x5568ee4c67d0/3 .event anyedge, v0x5568ee583010_0, v0x5568ee575e50_0, v0x5568ee575010_0, v0x5568ee589180_0;
E_0x5568ee4c67d0/4 .event anyedge, v0x5568ee589980_0, v0x5568ee5892c0_0, v0x5568ee587db0_0, v0x5568ee580750_0;
E_0x5568ee4c67d0/5 .event anyedge, v0x5568ee580750_0, v0x5568ee580750_0;
E_0x5568ee4c67d0 .event/or E_0x5568ee4c67d0/0, E_0x5568ee4c67d0/1, E_0x5568ee4c67d0/2, E_0x5568ee4c67d0/3, E_0x5568ee4c67d0/4, E_0x5568ee4c67d0/5;
E_0x5568ee4c63c0/0 .event anyedge, v0x5568ee588950_0, v0x5568ee587480_0, v0x5568ee57f3c0_0, v0x5568ee57c250_0;
E_0x5568ee4c63c0/1 .event anyedge, v0x5568ee579050_0, v0x5568ee579050_0;
E_0x5568ee4c63c0 .event/or E_0x5568ee4c63c0/0, E_0x5568ee4c63c0/1;
E_0x5568ee4c5e30 .event anyedge, v0x5568ee581fa0_0, v0x5568ee581040_0, v0x5568ee58a280_0;
L_0x5568ee58d080 .part v0x5568ee58c430_0, 0, 4;
L_0x5568ee58d170 .cmp/eq 4, L_0x5568ee58d080, L_0x7ec690986018;
L_0x5568ee58d3c0 .part v0x5568ee58c500_0, 0, 1;
L_0x5568ee58d5c0 .part v0x5568ee58c430_0, 0, 4;
L_0x5568ee58d660 .cmp/eq 4, L_0x5568ee58d5c0, L_0x7ec690986060;
L_0x5568ee58d890 .part v0x5568ee58c500_0, 1, 1;
L_0x5568ee58da80 .part v0x5568ee58c430_0, 0, 4;
L_0x5568ee58db20 .cmp/eq 4, L_0x5568ee58da80, L_0x7ec6909860a8;
L_0x5568ee58dda0 .part v0x5568ee58c500_0, 0, 1;
L_0x5568ee58df90 .part v0x5568ee58c430_0, 0, 4;
L_0x5568ee58e090 .cmp/eq 4, L_0x5568ee58df90, L_0x7ec6909860f0;
L_0x5568ee58e290 .part v0x5568ee58c500_0, 1, 1;
L_0x5568ee58e4b0 .part v0x5568ee58c430_0, 0, 4;
L_0x5568ee58e5a0 .cmp/eq 4, L_0x5568ee58e4b0, L_0x7ec690986138;
L_0x5568ee58e810 .part v0x5568ee58c500_0, 0, 1;
L_0x5568ee58e970 .part v0x5568ee58c430_0, 0, 4;
L_0x5568ee58eaa0 .cmp/eq 4, L_0x5568ee58e970, L_0x7ec690986180;
L_0x5568ee58ed10 .part v0x5568ee58c500_0, 1, 1;
L_0x5568ee58ef60 .part v0x5568ee58c430_0, 0, 4;
L_0x5568ee58f000 .cmp/eq 4, L_0x5568ee58ef60, L_0x7ec6909861c8;
L_0x5568ee58edb0 .part v0x5568ee58c500_0, 0, 1;
L_0x5568ee58f5f0 .part v0x5568ee58c430_0, 0, 4;
L_0x5568ee58f750 .cmp/eq 4, L_0x5568ee58f5f0, L_0x7ec690986210;
L_0x5568ee58f9e0 .part v0x5568ee58c500_0, 1, 1;
L_0x5568ee58fc60 .part v0x5568ee58c430_0, 0, 4;
L_0x5568ee58fd00 .cmp/eq 4, L_0x5568ee58fc60, L_0x7ec690986258;
L_0x5568ee590030 .part v0x5568ee58c500_0, 0, 1;
L_0x5568ee58ff90 .part v0x5568ee58c5d0_0, 0, 4;
L_0x5568ee5904e0 .functor MUXZ 4, v0x5568ee587010_0, L_0x5568ee58ff90, L_0x5568ee5901e0, C4<>;
L_0x5568ee590620 .cmp/eq 8, v0x5568ee589980_0, L_0x7ec6909862a0;
L_0x5568ee592e10 .concat [ 1 2 1 4], L_0x5568ee592cd0, L_0x7ec690986330, L_0x7ec690986450, L_0x7ec6909862e8;
L_0x5568ee592ff0 .functor MUXZ 8, v0x5568ee587cd0_0, v0x5568ee587e90_0, v0x5568ee58c770_0, C4<>;
L_0x5568ee5931a0 .part v0x5568ee58c5d0_0, 8, 6;
L_0x5568ee593240 .concat [ 6 12 0 0], L_0x5568ee5931a0, v0x5568ee587bf0_0;
L_0x5568ee5a3680 .cmp/eq 2, v0x5568ee587f70_0, L_0x7ec6909863c0;
S_0x5568ee53cdc0 .scope module, "BackgroundColorMCP" "MCP" 5 262, 6 24 0, S_0x5568ee53e9d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk_a";
    .port_info 2 /OUTPUT 1 "a_ready";
    .port_info 3 /INPUT 1 "a_send";
    .port_info 4 /INPUT 4 "a_datain";
    .port_info 5 /INPUT 1 "clk_b";
    .port_info 6 /OUTPUT 4 "b_data";
    .port_info 7 /OUTPUT 1 "b_load";
P_0x5568ee54f800 .param/l "reset_val" 0 6 25, C4<0000>;
P_0x5568ee54f840 .param/l "width" 0 6 24, +C4<00000000000000000000000000000100>;
L_0x5568ee592270 .functor NOT 1, v0x5568ee575890_0, C4<0>, C4<0>, C4<0>;
L_0x5568ee592310 .functor OR 1, L_0x5568ee5928b0, L_0x5568ee592270, C4<0>, C4<0>;
L_0x5568ee592450 .functor AND 1, v0x5568ee58aa40_0, L_0x5568ee592310, C4<1>, C4<1>;
L_0x5568ee592620 .functor BUFZ 4, v0x5568ee575950_0, C4<0000>, C4<0000>, C4<0000>;
v0x5568ee574e50_0 .net *"_ivl_0", 0 0, L_0x5568ee592270;  1 drivers
v0x5568ee574f50_0 .net "a_ack", 0 0, L_0x5568ee5928b0;  1 drivers
v0x5568ee575010_0 .net "a_datain", 3 0, v0x5568ee589a40_0;  1 drivers
v0x5568ee5750e0_0 .var "a_en", 0 0;
v0x5568ee5751d0_0 .net "a_load", 0 0, L_0x5568ee592450;  1 drivers
v0x5568ee5752c0_0 .net "a_ready", 0 0, L_0x5568ee592310;  1 drivers
v0x5568ee575380_0 .net "a_send", 0 0, v0x5568ee58aa40_0;  1 drivers
v0x5568ee575440_0 .net "b_ack", 0 0, L_0x5568ee5927d0;  1 drivers
v0x5568ee5754e0_0 .net "b_data", 3 0, L_0x5568ee592620;  alias, 1 drivers
v0x5568ee5755c0_0 .net "b_load", 0 0, L_0x5568ee592710;  alias, 1 drivers
v0x5568ee575660_0 .net "clk_a", 0 0, v0x5568ee58cb60_0;  alias, 1 drivers
v0x5568ee575700_0 .net "clk_b", 0 0, v0x5568ee58ccf0_0;  alias, 1 drivers
v0x5568ee5757f0_0 .net "reset", 0 0, v0x5568ee58cac0_0;  alias, 1 drivers
v0x5568ee575890_0 .var "tx_busy", 0 0;
v0x5568ee575950_0 .var "tx_sample", 3 0;
E_0x5568ee445c10 .event posedge, v0x5568ee5757f0_0, v0x5568ee545b40_0;
E_0x5568ee5645a0 .event posedge, v0x5568ee545b40_0;
S_0x5568ee53c920 .scope module, "AAckPulse" "SyncPulse" 6 49, 7 19 0, S_0x5568ee53cdc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "p";
    .port_info 4 /OUTPUT 1 "q";
L_0x5568ee5928b0 .functor XOR 1, v0x5568ee5736e0_0, v0x5568ee573b80_0, C4<0>, C4<0>;
L_0x5568ee592970 .functor BUFZ 1, v0x5568ee573b80_0, C4<0>, C4<0>, C4<0>;
v0x5568ee5739f0_0 .net "clk", 0 0, v0x5568ee58cb60_0;  alias, 1 drivers
v0x5568ee573ab0_0 .net "d", 0 0, L_0x5568ee5927d0;  alias, 1 drivers
v0x5568ee573b80_0 .var "last_val", 0 0;
v0x5568ee573c50_0 .net "p", 0 0, L_0x5568ee5928b0;  alias, 1 drivers
v0x5568ee573cf0_0 .net "q", 0 0, L_0x5568ee592970;  1 drivers
o0x7ec6909cf228 .functor BUFZ 1, C4<z>; HiZ drive
v0x5568ee573de0_0 .net "reset", 0 0, o0x7ec6909cf228;  0 drivers
v0x5568ee573e80_0 .net "synced", 0 0, v0x5568ee5736e0_0;  1 drivers
S_0x5568ee53bfc0 .scope module, "BitSync" "BitSync" 7 37, 8 19 0, S_0x5568ee53c920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x5568ee545b40_0 .net "clk", 0 0, v0x5568ee58cb60_0;  alias, 1 drivers
v0x5568ee573550_0 .net "d", 0 0, L_0x5568ee5927d0;  alias, 1 drivers
v0x5568ee573610_0 .var "p1", 0 0;
v0x5568ee5736e0_0 .var "p2", 0 0;
v0x5568ee5737a0_0 .net "q", 0 0, v0x5568ee5736e0_0;  alias, 1 drivers
v0x5568ee5738b0_0 .net "reset", 0 0, o0x7ec6909cf228;  alias, 0 drivers
E_0x5568ee573490 .event posedge, v0x5568ee5738b0_0, v0x5568ee545b40_0;
S_0x5568ee5388c0 .scope module, "BLoadPulse" "SyncPulse" 6 44, 7 19 0, S_0x5568ee53cdc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "p";
    .port_info 4 /OUTPUT 1 "q";
L_0x5568ee592710 .functor XOR 1, v0x5568ee574550_0, v0x5568ee5749f0_0, C4<0>, C4<0>;
L_0x5568ee5927d0 .functor BUFZ 1, v0x5568ee5749f0_0, C4<0>, C4<0>, C4<0>;
v0x5568ee574860_0 .net "clk", 0 0, v0x5568ee58ccf0_0;  alias, 1 drivers
v0x5568ee574920_0 .net "d", 0 0, v0x5568ee5750e0_0;  1 drivers
v0x5568ee5749f0_0 .var "last_val", 0 0;
v0x5568ee574ac0_0 .net "p", 0 0, L_0x5568ee592710;  alias, 1 drivers
v0x5568ee574b60_0 .net "q", 0 0, L_0x5568ee5927d0;  alias, 1 drivers
o0x7ec6909cf588 .functor BUFZ 1, C4<z>; HiZ drive
v0x5568ee574ca0_0 .net "reset", 0 0, o0x7ec6909cf588;  0 drivers
v0x5568ee574d40_0 .net "synced", 0 0, v0x5568ee574550_0;  1 drivers
S_0x5568ee574050 .scope module, "BitSync" "BitSync" 7 37, 8 19 0, S_0x5568ee5388c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x5568ee5742e0_0 .net "clk", 0 0, v0x5568ee58ccf0_0;  alias, 1 drivers
v0x5568ee5743c0_0 .net "d", 0 0, v0x5568ee5750e0_0;  alias, 1 drivers
v0x5568ee574480_0 .var "p1", 0 0;
v0x5568ee574550_0 .var "p2", 0 0;
v0x5568ee574610_0 .net "q", 0 0, v0x5568ee574550_0;  alias, 1 drivers
v0x5568ee574720_0 .net "reset", 0 0, o0x7ec6909cf588;  alias, 0 drivers
E_0x5568ee574260 .event posedge, v0x5568ee574720_0, v0x5568ee5742e0_0;
S_0x5568ee575b80 .scope module, "BrightColorsSync" "BitSync" 5 192, 8 19 0, S_0x5568ee53e9d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
L_0x5568ee590ac0 .functor BUFZ 1, v0x5568ee575fb0_0, C4<0>, C4<0>, C4<0>;
v0x5568ee575d90_0 .net "clk", 0 0, v0x5568ee58ccf0_0;  alias, 1 drivers
v0x5568ee575e50_0 .net "d", 0 0, v0x5568ee589b30_0;  1 drivers
v0x5568ee575f10_0 .var "p1", 0 0;
v0x5568ee575fb0_0 .var "p2", 0 0;
v0x5568ee576070_0 .net "q", 0 0, L_0x5568ee590ac0;  alias, 1 drivers
v0x5568ee576180_0 .net "reset", 0 0, v0x5568ee58cac0_0;  alias, 1 drivers
E_0x5568ee575d30 .event posedge, v0x5568ee5757f0_0, v0x5568ee5742e0_0;
S_0x5568ee576280 .scope module, "CursorEnabledSync" "BitSync" 5 199, 8 19 0, S_0x5568ee53e9d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
L_0x5568ee590b30 .functor BUFZ 1, v0x5568ee576750_0, C4<0>, C4<0>, C4<0>;
v0x5568ee576490_0 .net "clk", 0 0, v0x5568ee58ccf0_0;  alias, 1 drivers
v0x5568ee5765c0_0 .net "d", 0 0, v0x5568ee589c00_0;  1 drivers
v0x5568ee576680_0 .var "p1", 0 0;
v0x5568ee576750_0 .var "p2", 0 0;
v0x5568ee576810_0 .net "q", 0 0, L_0x5568ee590b30;  alias, 1 drivers
v0x5568ee5768d0_0 .net "reset", 0 0, v0x5568ee58cac0_0;  alias, 1 drivers
S_0x5568ee576a40 .scope module, "CursorMCP" "MCP" 5 222, 6 24 0, S_0x5568ee53e9d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk_a";
    .port_info 2 /OUTPUT 1 "a_ready";
    .port_info 3 /INPUT 1 "a_send";
    .port_info 4 /INPUT 15 "a_datain";
    .port_info 5 /INPUT 1 "clk_b";
    .port_info 6 /OUTPUT 15 "b_data";
    .port_info 7 /OUTPUT 1 "b_load";
P_0x5568ee576c20 .param/l "reset_val" 0 6 25, C4<000000000000000>;
P_0x5568ee576c60 .param/l "width" 0 6 24, +C4<00000000000000000000000000001111>;
L_0x5568ee590d10 .functor NOT 1, v0x5568ee5798d0_0, C4<0>, C4<0>, C4<0>;
L_0x5568ee590de0 .functor OR 1, L_0x5568ee591240, L_0x5568ee590d10, C4<0>, C4<0>;
L_0x5568ee590f40 .functor AND 1, v0x5568ee58aa40_0, L_0x5568ee590de0, C4<1>, C4<1>;
L_0x5568ee590fb0 .functor BUFZ 15, v0x5568ee579970_0, C4<000000000000000>, C4<000000000000000>, C4<000000000000000>;
v0x5568ee578e90_0 .net *"_ivl_0", 0 0, L_0x5568ee590d10;  1 drivers
v0x5568ee578f90_0 .net "a_ack", 0 0, L_0x5568ee591240;  1 drivers
v0x5568ee579050_0 .net "a_datain", 14 0, v0x5568ee589cd0_0;  1 drivers
v0x5568ee579120_0 .var "a_en", 0 0;
v0x5568ee579210_0 .net "a_load", 0 0, L_0x5568ee590f40;  1 drivers
v0x5568ee579300_0 .net "a_ready", 0 0, L_0x5568ee590de0;  alias, 1 drivers
v0x5568ee5793c0_0 .net "a_send", 0 0, v0x5568ee58aa40_0;  alias, 1 drivers
v0x5568ee579460_0 .net "b_ack", 0 0, L_0x5568ee591160;  1 drivers
v0x5568ee579500_0 .net "b_data", 14 0, L_0x5568ee590fb0;  alias, 1 drivers
v0x5568ee579650_0 .net "b_load", 0 0, L_0x5568ee5910a0;  alias, 1 drivers
v0x5568ee5796f0_0 .net "clk_a", 0 0, v0x5568ee58cb60_0;  alias, 1 drivers
v0x5568ee579790_0 .net "clk_b", 0 0, v0x5568ee58ccf0_0;  alias, 1 drivers
v0x5568ee579830_0 .net "reset", 0 0, v0x5568ee58cac0_0;  alias, 1 drivers
v0x5568ee5798d0_0 .var "tx_busy", 0 0;
v0x5568ee579970_0 .var "tx_sample", 14 0;
S_0x5568ee576f20 .scope module, "AAckPulse" "SyncPulse" 6 49, 7 19 0, S_0x5568ee576a40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "p";
    .port_info 4 /OUTPUT 1 "q";
L_0x5568ee591240 .functor XOR 1, v0x5568ee577620_0, v0x5568ee577ab0_0, C4<0>, C4<0>;
L_0x5568ee591300 .functor BUFZ 1, v0x5568ee577ab0_0, C4<0>, C4<0>, C4<0>;
v0x5568ee577930_0 .net "clk", 0 0, v0x5568ee58cb60_0;  alias, 1 drivers
v0x5568ee5779f0_0 .net "d", 0 0, L_0x5568ee591160;  alias, 1 drivers
v0x5568ee577ab0_0 .var "last_val", 0 0;
v0x5568ee577b80_0 .net "p", 0 0, L_0x5568ee591240;  alias, 1 drivers
v0x5568ee577c20_0 .net "q", 0 0, L_0x5568ee591300;  1 drivers
o0x7ec6909cfeb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5568ee577cc0_0 .net "reset", 0 0, o0x7ec6909cfeb8;  0 drivers
v0x5568ee577d60_0 .net "synced", 0 0, v0x5568ee577620_0;  1 drivers
S_0x5568ee577120 .scope module, "BitSync" "BitSync" 7 37, 8 19 0, S_0x5568ee576f20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x5568ee5773d0_0 .net "clk", 0 0, v0x5568ee58cb60_0;  alias, 1 drivers
v0x5568ee577490_0 .net "d", 0 0, L_0x5568ee591160;  alias, 1 drivers
v0x5568ee577550_0 .var "p1", 0 0;
v0x5568ee577620_0 .var "p2", 0 0;
v0x5568ee5776e0_0 .net "q", 0 0, v0x5568ee577620_0;  alias, 1 drivers
v0x5568ee5777f0_0 .net "reset", 0 0, o0x7ec6909cfeb8;  alias, 0 drivers
E_0x5568ee577350 .event posedge, v0x5568ee5777f0_0, v0x5568ee545b40_0;
S_0x5568ee577ec0 .scope module, "BLoadPulse" "SyncPulse" 6 44, 7 19 0, S_0x5568ee576a40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "p";
    .port_info 4 /OUTPUT 1 "q";
L_0x5568ee5910a0 .functor XOR 1, v0x5568ee5785a0_0, v0x5568ee578a30_0, C4<0>, C4<0>;
L_0x5568ee591160 .functor BUFZ 1, v0x5568ee578a30_0, C4<0>, C4<0>, C4<0>;
v0x5568ee5788b0_0 .net "clk", 0 0, v0x5568ee58ccf0_0;  alias, 1 drivers
v0x5568ee578970_0 .net "d", 0 0, v0x5568ee579120_0;  1 drivers
v0x5568ee578a30_0 .var "last_val", 0 0;
v0x5568ee578b00_0 .net "p", 0 0, L_0x5568ee5910a0;  alias, 1 drivers
v0x5568ee578ba0_0 .net "q", 0 0, L_0x5568ee591160;  alias, 1 drivers
o0x7ec6909d01e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5568ee578ce0_0 .net "reset", 0 0, o0x7ec6909d01e8;  0 drivers
v0x5568ee578d80_0 .net "synced", 0 0, v0x5568ee5785a0_0;  1 drivers
S_0x5568ee5780c0 .scope module, "BitSync" "BitSync" 7 37, 8 19 0, S_0x5568ee577ec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x5568ee578350_0 .net "clk", 0 0, v0x5568ee58ccf0_0;  alias, 1 drivers
v0x5568ee578410_0 .net "d", 0 0, v0x5568ee579120_0;  alias, 1 drivers
v0x5568ee5784d0_0 .var "p1", 0 0;
v0x5568ee5785a0_0 .var "p2", 0 0;
v0x5568ee578660_0 .net "q", 0 0, v0x5568ee5785a0_0;  alias, 1 drivers
v0x5568ee578770_0 .net "reset", 0 0, o0x7ec6909d01e8;  alias, 0 drivers
E_0x5568ee5782d0 .event posedge, v0x5568ee578770_0, v0x5568ee5742e0_0;
S_0x5568ee579b50 .scope module, "CursorScanEndMCP" "MCP" 5 249, 6 24 0, S_0x5568ee53e9d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk_a";
    .port_info 2 /OUTPUT 1 "a_ready";
    .port_info 3 /INPUT 1 "a_send";
    .port_info 4 /INPUT 3 "a_datain";
    .port_info 5 /INPUT 1 "clk_b";
    .port_info 6 /OUTPUT 3 "b_data";
    .port_info 7 /OUTPUT 1 "b_load";
P_0x5568ee579d30 .param/l "reset_val" 0 6 25, C4<000>;
P_0x5568ee579d70 .param/l "width" 0 6 24, +C4<00000000000000000000000000000011>;
L_0x5568ee591b50 .functor NOT 1, v0x5568ee57cab0_0, C4<0>, C4<0>, C4<0>;
L_0x5568ee591bf0 .functor OR 1, L_0x5568ee592080, L_0x5568ee591b50, C4<0>, C4<0>;
L_0x5568ee591d30 .functor AND 1, v0x5568ee58aa40_0, L_0x5568ee591bf0, C4<1>, C4<1>;
L_0x5568ee591df0 .functor BUFZ 3, v0x5568ee57cb50_0, C4<000>, C4<000>, C4<000>;
v0x5568ee57c090_0 .net *"_ivl_0", 0 0, L_0x5568ee591b50;  1 drivers
v0x5568ee57c190_0 .net "a_ack", 0 0, L_0x5568ee592080;  1 drivers
v0x5568ee57c250_0 .net "a_datain", 2 0, v0x5568ee589da0_0;  1 drivers
v0x5568ee57c320_0 .var "a_en", 0 0;
v0x5568ee57c410_0 .net "a_load", 0 0, L_0x5568ee591d30;  1 drivers
v0x5568ee57c500_0 .net "a_ready", 0 0, L_0x5568ee591bf0;  1 drivers
v0x5568ee57c5c0_0 .net "a_send", 0 0, v0x5568ee58aa40_0;  alias, 1 drivers
v0x5568ee57c6b0_0 .net "b_ack", 0 0, L_0x5568ee591fa0;  1 drivers
v0x5568ee57c750_0 .net "b_data", 2 0, L_0x5568ee591df0;  alias, 1 drivers
v0x5568ee57c830_0 .net "b_load", 0 0, L_0x5568ee591ee0;  alias, 1 drivers
v0x5568ee57c8d0_0 .net "clk_a", 0 0, v0x5568ee58cb60_0;  alias, 1 drivers
v0x5568ee57c970_0 .net "clk_b", 0 0, v0x5568ee58ccf0_0;  alias, 1 drivers
v0x5568ee57ca10_0 .net "reset", 0 0, v0x5568ee58cac0_0;  alias, 1 drivers
v0x5568ee57cab0_0 .var "tx_busy", 0 0;
v0x5568ee57cb50_0 .var "tx_sample", 2 0;
S_0x5568ee57a050 .scope module, "AAckPulse" "SyncPulse" 6 49, 7 19 0, S_0x5568ee579b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "p";
    .port_info 4 /OUTPUT 1 "q";
L_0x5568ee592080 .functor XOR 1, v0x5568ee57a760_0, v0x5568ee57abf0_0, C4<0>, C4<0>;
L_0x5568ee592140 .functor BUFZ 1, v0x5568ee57abf0_0, C4<0>, C4<0>, C4<0>;
v0x5568ee57aa70_0 .net "clk", 0 0, v0x5568ee58cb60_0;  alias, 1 drivers
v0x5568ee57ab30_0 .net "d", 0 0, L_0x5568ee591fa0;  alias, 1 drivers
v0x5568ee57abf0_0 .var "last_val", 0 0;
v0x5568ee57acc0_0 .net "p", 0 0, L_0x5568ee592080;  alias, 1 drivers
v0x5568ee57ad60_0 .net "q", 0 0, L_0x5568ee592140;  1 drivers
o0x7ec6909d07b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5568ee57ae50_0 .net "reset", 0 0, o0x7ec6909d07b8;  0 drivers
v0x5568ee57aef0_0 .net "synced", 0 0, v0x5568ee57a760_0;  1 drivers
S_0x5568ee57a260 .scope module, "BitSync" "BitSync" 7 37, 8 19 0, S_0x5568ee57a050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x5568ee57a510_0 .net "clk", 0 0, v0x5568ee58cb60_0;  alias, 1 drivers
v0x5568ee57a5d0_0 .net "d", 0 0, L_0x5568ee591fa0;  alias, 1 drivers
v0x5568ee57a690_0 .var "p1", 0 0;
v0x5568ee57a760_0 .var "p2", 0 0;
v0x5568ee57a820_0 .net "q", 0 0, v0x5568ee57a760_0;  alias, 1 drivers
v0x5568ee57a930_0 .net "reset", 0 0, o0x7ec6909d07b8;  alias, 0 drivers
E_0x5568ee57a490 .event posedge, v0x5568ee57a930_0, v0x5568ee545b40_0;
S_0x5568ee57b050 .scope module, "BLoadPulse" "SyncPulse" 6 44, 7 19 0, S_0x5568ee579b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "p";
    .port_info 4 /OUTPUT 1 "q";
L_0x5568ee591ee0 .functor XOR 1, v0x5568ee57b7a0_0, v0x5568ee57bc30_0, C4<0>, C4<0>;
L_0x5568ee591fa0 .functor BUFZ 1, v0x5568ee57bc30_0, C4<0>, C4<0>, C4<0>;
v0x5568ee57bab0_0 .net "clk", 0 0, v0x5568ee58ccf0_0;  alias, 1 drivers
v0x5568ee57bb70_0 .net "d", 0 0, v0x5568ee57c320_0;  1 drivers
v0x5568ee57bc30_0 .var "last_val", 0 0;
v0x5568ee57bd00_0 .net "p", 0 0, L_0x5568ee591ee0;  alias, 1 drivers
v0x5568ee57bda0_0 .net "q", 0 0, L_0x5568ee591fa0;  alias, 1 drivers
o0x7ec6909d0ae8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5568ee57bee0_0 .net "reset", 0 0, o0x7ec6909d0ae8;  0 drivers
v0x5568ee57bf80_0 .net "synced", 0 0, v0x5568ee57b7a0_0;  1 drivers
S_0x5568ee57b250 .scope module, "BitSync" "BitSync" 7 37, 8 19 0, S_0x5568ee57b050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x5568ee57b550_0 .net "clk", 0 0, v0x5568ee58ccf0_0;  alias, 1 drivers
v0x5568ee57b610_0 .net "d", 0 0, v0x5568ee57c320_0;  alias, 1 drivers
v0x5568ee57b6d0_0 .var "p1", 0 0;
v0x5568ee57b7a0_0 .var "p2", 0 0;
v0x5568ee57b860_0 .net "q", 0 0, v0x5568ee57b7a0_0;  alias, 1 drivers
v0x5568ee57b970_0 .net "reset", 0 0, o0x7ec6909d0ae8;  alias, 0 drivers
E_0x5568ee57b4d0 .event posedge, v0x5568ee57b970_0, v0x5568ee5742e0_0;
S_0x5568ee57cd30 .scope module, "CursorScanStartMCP" "MCP" 5 236, 6 24 0, S_0x5568ee53e9d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk_a";
    .port_info 2 /OUTPUT 1 "a_ready";
    .port_info 3 /INPUT 1 "a_send";
    .port_info 4 /INPUT 3 "a_datain";
    .port_info 5 /INPUT 1 "clk_b";
    .port_info 6 /OUTPUT 3 "b_data";
    .port_info 7 /OUTPUT 1 "b_load";
P_0x5568ee579ea0 .param/l "reset_val" 0 6 25, C4<000>;
P_0x5568ee579ee0 .param/l "width" 0 6 24, +C4<00000000000000000000000000000011>;
L_0x5568ee591430 .functor NOT 1, v0x5568ee57fbd0_0, C4<0>, C4<0>, C4<0>;
L_0x5568ee5914d0 .functor OR 1, L_0x5568ee591960, L_0x5568ee591430, C4<0>, C4<0>;
L_0x5568ee591610 .functor AND 1, v0x5568ee58aa40_0, L_0x5568ee5914d0, C4<1>, C4<1>;
L_0x5568ee5916d0 .functor BUFZ 3, v0x5568ee57fc70_0, C4<000>, C4<000>, C4<000>;
v0x5568ee57f200_0 .net *"_ivl_0", 0 0, L_0x5568ee591430;  1 drivers
v0x5568ee57f300_0 .net "a_ack", 0 0, L_0x5568ee591960;  1 drivers
v0x5568ee57f3c0_0 .net "a_datain", 2 0, v0x5568ee589e70_0;  1 drivers
v0x5568ee57f490_0 .var "a_en", 0 0;
v0x5568ee57f580_0 .net "a_load", 0 0, L_0x5568ee591610;  1 drivers
v0x5568ee57f670_0 .net "a_ready", 0 0, L_0x5568ee5914d0;  1 drivers
v0x5568ee57f730_0 .net "a_send", 0 0, v0x5568ee58aa40_0;  alias, 1 drivers
v0x5568ee57f7d0_0 .net "b_ack", 0 0, L_0x5568ee591880;  1 drivers
v0x5568ee57f870_0 .net "b_data", 2 0, L_0x5568ee5916d0;  alias, 1 drivers
v0x5568ee57f950_0 .net "b_load", 0 0, L_0x5568ee5917c0;  alias, 1 drivers
v0x5568ee57f9f0_0 .net "clk_a", 0 0, v0x5568ee58cb60_0;  alias, 1 drivers
v0x5568ee57fa90_0 .net "clk_b", 0 0, v0x5568ee58ccf0_0;  alias, 1 drivers
v0x5568ee57fb30_0 .net "reset", 0 0, v0x5568ee58cac0_0;  alias, 1 drivers
v0x5568ee57fbd0_0 .var "tx_busy", 0 0;
v0x5568ee57fc70_0 .var "tx_sample", 2 0;
S_0x5568ee57d100 .scope module, "AAckPulse" "SyncPulse" 6 49, 7 19 0, S_0x5568ee57cd30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "p";
    .port_info 4 /OUTPUT 1 "q";
L_0x5568ee591960 .functor XOR 1, v0x5568ee57d850_0, v0x5568ee57dce0_0, C4<0>, C4<0>;
L_0x5568ee591a20 .functor BUFZ 1, v0x5568ee57dce0_0, C4<0>, C4<0>, C4<0>;
v0x5568ee57db60_0 .net "clk", 0 0, v0x5568ee58cb60_0;  alias, 1 drivers
v0x5568ee57dc20_0 .net "d", 0 0, L_0x5568ee591880;  alias, 1 drivers
v0x5568ee57dce0_0 .var "last_val", 0 0;
v0x5568ee57ddb0_0 .net "p", 0 0, L_0x5568ee591960;  alias, 1 drivers
v0x5568ee57de50_0 .net "q", 0 0, L_0x5568ee591a20;  1 drivers
o0x7ec6909d10b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5568ee57df40_0 .net "reset", 0 0, o0x7ec6909d10b8;  0 drivers
v0x5568ee57dfe0_0 .net "synced", 0 0, v0x5568ee57d850_0;  1 drivers
S_0x5568ee57d2e0 .scope module, "BitSync" "BitSync" 7 37, 8 19 0, S_0x5568ee57d100;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x5568ee57d600_0 .net "clk", 0 0, v0x5568ee58cb60_0;  alias, 1 drivers
v0x5568ee57d6c0_0 .net "d", 0 0, L_0x5568ee591880;  alias, 1 drivers
v0x5568ee57d780_0 .var "p1", 0 0;
v0x5568ee57d850_0 .var "p2", 0 0;
v0x5568ee57d910_0 .net "q", 0 0, v0x5568ee57d850_0;  alias, 1 drivers
v0x5568ee57da20_0 .net "reset", 0 0, o0x7ec6909d10b8;  alias, 0 drivers
E_0x5568ee57d580 .event posedge, v0x5568ee57da20_0, v0x5568ee545b40_0;
S_0x5568ee57e140 .scope module, "BLoadPulse" "SyncPulse" 6 44, 7 19 0, S_0x5568ee57cd30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "p";
    .port_info 4 /OUTPUT 1 "q";
L_0x5568ee5917c0 .functor XOR 1, v0x5568ee57e910_0, v0x5568ee57eda0_0, C4<0>, C4<0>;
L_0x5568ee591880 .functor BUFZ 1, v0x5568ee57eda0_0, C4<0>, C4<0>, C4<0>;
v0x5568ee57ec20_0 .net "clk", 0 0, v0x5568ee58ccf0_0;  alias, 1 drivers
v0x5568ee57ece0_0 .net "d", 0 0, v0x5568ee57f490_0;  1 drivers
v0x5568ee57eda0_0 .var "last_val", 0 0;
v0x5568ee57ee70_0 .net "p", 0 0, L_0x5568ee5917c0;  alias, 1 drivers
v0x5568ee57ef10_0 .net "q", 0 0, L_0x5568ee591880;  alias, 1 drivers
o0x7ec6909d13e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5568ee57f050_0 .net "reset", 0 0, o0x7ec6909d13e8;  0 drivers
v0x5568ee57f0f0_0 .net "synced", 0 0, v0x5568ee57e910_0;  1 drivers
S_0x5568ee57e3c0 .scope module, "BitSync" "BitSync" 7 37, 8 19 0, S_0x5568ee57e140;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x5568ee57e6c0_0 .net "clk", 0 0, v0x5568ee58ccf0_0;  alias, 1 drivers
v0x5568ee57e780_0 .net "d", 0 0, v0x5568ee57f490_0;  alias, 1 drivers
v0x5568ee57e840_0 .var "p1", 0 0;
v0x5568ee57e910_0 .var "p2", 0 0;
v0x5568ee57e9d0_0 .net "q", 0 0, v0x5568ee57e910_0;  alias, 1 drivers
v0x5568ee57eae0_0 .net "reset", 0 0, o0x7ec6909d13e8;  alias, 0 drivers
E_0x5568ee57e640 .event posedge, v0x5568ee57eae0_0, v0x5568ee5742e0_0;
S_0x5568ee57fe50 .scope module, "DACRam" "DACRam" 5 305, 9 8 0, S_0x5568ee53e9d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "address_a";
    .port_info 1 /INPUT 8 "address_b";
    .port_info 2 /INPUT 1 "clock_a";
    .port_info 3 /INPUT 1 "clock_b";
    .port_info 4 /INPUT 18 "data_a";
    .port_info 5 /INPUT 18 "data_b";
    .port_info 6 /INPUT 1 "wren_a";
    .port_info 7 /INPUT 1 "wren_b";
    .port_info 8 /OUTPUT 18 "q_a";
    .port_info 9 /OUTPUT 18 "q_b";
v0x5568ee580160_0 .net "address_a", 7 0, L_0x5568ee592ff0;  1 drivers
v0x5568ee580260_0 .net "address_b", 7 0, v0x5568ee58cd90_0;  alias, 1 drivers
v0x5568ee580340_0 .net "clock_a", 0 0, v0x5568ee58cb60_0;  alias, 1 drivers
v0x5568ee5803e0_0 .net "clock_b", 0 0, v0x5568ee58ccf0_0;  alias, 1 drivers
v0x5568ee580480_0 .net "data_a", 17 0, L_0x5568ee593240;  1 drivers
L_0x7ec690986378 .functor BUFT 1, C4<000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5568ee580590_0 .net "data_b", 17 0, L_0x7ec690986378;  1 drivers
v0x5568ee580670_0 .var/i "i", 31 0;
v0x5568ee580750_0 .var "q_a", 17 0;
v0x5568ee580830_0 .var "q_b", 17 0;
v0x5568ee5809a0 .array "ram", 255 0, 17 0;
v0x5568ee580a60_0 .net "wren_a", 0 0, L_0x5568ee5a3780;  1 drivers
L_0x7ec690986408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5568ee580b20_0 .net "wren_b", 0 0, L_0x7ec690986408;  1 drivers
E_0x5568ee5800e0 .event posedge, v0x5568ee5742e0_0;
S_0x5568ee580d80 .scope module, "GraphicsEnabledSync" "BitSync" 5 185, 8 19 0, S_0x5568ee53e9d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
L_0x5568ee590a50 .functor BUFZ 1, v0x5568ee5811d0_0, C4<0>, C4<0>, C4<0>;
v0x5568ee580f80_0 .net "clk", 0 0, v0x5568ee58ccf0_0;  alias, 1 drivers
v0x5568ee581040_0 .net "d", 0 0, v0x5568ee58a010_0;  1 drivers
v0x5568ee581100_0 .var "p1", 0 0;
v0x5568ee5811d0_0 .var "p2", 0 0;
v0x5568ee581290_0 .net "q", 0 0, L_0x5568ee590a50;  alias, 1 drivers
v0x5568ee5813a0_0 .net "reset", 0 0, v0x5568ee58cac0_0;  alias, 1 drivers
S_0x5568ee5814c0 .scope module, "HsyncSync" "BitSync" 5 173, 8 19 0, S_0x5568ee53e9d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x5568ee5817a0_0 .net "clk", 0 0, v0x5568ee58cb60_0;  alias, 1 drivers
v0x5568ee581860_0 .net "d", 0 0, L_0x7ec690986498;  alias, 1 drivers
v0x5568ee581920_0 .var "p1", 0 0;
v0x5568ee5819f0_0 .var "p2", 0 0;
v0x5568ee581ab0_0 .net "q", 0 0, v0x5568ee5819f0_0;  alias, 1 drivers
v0x5568ee581b70_0 .net "reset", 0 0, v0x5568ee58cac0_0;  alias, 1 drivers
S_0x5568ee581c90 .scope module, "Is256ColorSelSync" "BitSync" 5 213, 8 19 0, S_0x5568ee53e9d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
L_0x5568ee590c70 .functor BUFZ 1, v0x5568ee582130_0, C4<0>, C4<0>, C4<0>;
v0x5568ee581ee0_0 .net "clk", 0 0, v0x5568ee58ccf0_0;  alias, 1 drivers
v0x5568ee581fa0_0 .net "d", 0 0, L_0x5568ee590620;  alias, 1 drivers
v0x5568ee582060_0 .var "p1", 0 0;
v0x5568ee582130_0 .var "p2", 0 0;
v0x5568ee5821f0_0 .net "q", 0 0, L_0x5568ee590c70;  alias, 1 drivers
v0x5568ee582300_0 .net "reset", 0 0, v0x5568ee58cac0_0;  alias, 1 drivers
S_0x5568ee582420 .scope module, "ModeNumSync" "BusSync" 5 162, 10 23 0, S_0x5568ee53e9d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "d";
    .port_info 3 /OUTPUT 8 "q";
P_0x5568ee582600 .param/l "WIDTH" 0 10 24, +C4<00000000000000000000000000001000>;
L_0x5568ee590860 .functor BUFZ 8, v0x5568ee5829d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5568ee582740_0 .net "clk", 0 0, v0x5568ee58ccf0_0;  alias, 1 drivers
v0x5568ee582800_0 .net "d", 7 0, v0x5568ee58a0e0_0;  1 drivers
v0x5568ee5828e0_0 .var "p1", 7 0;
v0x5568ee5829d0_0 .var "p2", 7 0;
v0x5568ee582ab0_0 .net "q", 7 0, L_0x5568ee590860;  alias, 1 drivers
v0x5568ee582be0_0 .net "reset", 0 0, v0x5568ee58cac0_0;  alias, 1 drivers
S_0x5568ee582d00 .scope module, "PaletteSelSync" "BitSync" 5 206, 8 19 0, S_0x5568ee53e9d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
L_0x5568ee590bd0 .functor BUFZ 1, v0x5568ee5831a0_0, C4<0>, C4<0>, C4<0>;
v0x5568ee582f50_0 .net "clk", 0 0, v0x5568ee58ccf0_0;  alias, 1 drivers
v0x5568ee583010_0 .net "d", 0 0, v0x5568ee58a1b0_0;  1 drivers
v0x5568ee5830d0_0 .var "p1", 0 0;
v0x5568ee5831a0_0 .var "p2", 0 0;
v0x5568ee583260_0 .net "q", 0 0, L_0x5568ee590bd0;  alias, 1 drivers
v0x5568ee583370_0 .net "reset", 0 0, v0x5568ee58cac0_0;  alias, 1 drivers
S_0x5568ee583490 .scope module, "VsyncSync" "BitSync" 5 179, 8 19 0, S_0x5568ee53e9d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x5568ee5836e0_0 .net "clk", 0 0, v0x5568ee58cb60_0;  alias, 1 drivers
v0x5568ee5837a0_0 .net "d", 0 0, L_0x7ec690986450;  alias, 1 drivers
v0x5568ee583860_0 .var "p1", 0 0;
v0x5568ee583930_0 .var "p2", 0 0;
v0x5568ee5839f0_0 .net "q", 0 0, v0x5568ee583930_0;  alias, 1 drivers
v0x5568ee583b00_0 .net "reset", 0 0, v0x5568ee58cac0_0;  alias, 1 drivers
S_0x5568ee58b780 .scope task, "write_register" "write_register" 4 101, 4 101 0, S_0x5568ee536810;
 .timescale -9 -12;
v0x5568ee58b930_0 .var "addr", 19 1;
v0x5568ee58ba10_0 .var "bytesel", 1 0;
v0x5568ee58baf0_0 .var "data", 15 0;
TD_vga_mode_debug_tb.write_register ;
    %vpi_call/w 4 103 "$display", "[%0t] Starting write: addr=%h, data=%h, bytesel=%b", $time, v0x5568ee58b930_0, v0x5568ee58baf0_0, v0x5568ee58ba10_0 {0 0 0};
    %wait E_0x5568ee5645a0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568ee58bde0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568ee58c200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568ee58c770_0, 0, 1;
    %load/vec4 v0x5568ee58b930_0;
    %store/vec4 v0x5568ee58c430_0, 0, 19;
    %load/vec4 v0x5568ee58baf0_0;
    %store/vec4 v0x5568ee58c5d0_0, 0, 16;
    %load/vec4 v0x5568ee58ba10_0;
    %store/vec4 v0x5568ee58c500_0, 0, 2;
    %wait E_0x5568ee5645a0;
T_2.21 ;
    %load/vec4 v0x5568ee58c2d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_2.22, 8;
    %wait E_0x5568ee5645a0;
    %jmp T_2.21;
T_2.22 ;
    %wait E_0x5568ee5645a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568ee58bde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568ee58c200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568ee58c770_0, 0, 1;
    %vpi_call/w 4 122 "$display", "[%0t] Write complete", $time {0 0 0};
    %end;
    .scope S_0x5568ee582420;
T_3 ;
    %wait E_0x5568ee575d30;
    %load/vec4 v0x5568ee582be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5568ee5828e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5568ee582800_0;
    %assign/vec4 v0x5568ee5828e0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5568ee582420;
T_4 ;
    %wait E_0x5568ee575d30;
    %load/vec4 v0x5568ee582be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5568ee5829d0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5568ee5828e0_0;
    %assign/vec4 v0x5568ee5829d0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5568ee5814c0;
T_5 ;
    %wait E_0x5568ee445c10;
    %load/vec4 v0x5568ee581b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568ee581920_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5568ee581860_0;
    %assign/vec4 v0x5568ee581920_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5568ee5814c0;
T_6 ;
    %wait E_0x5568ee445c10;
    %load/vec4 v0x5568ee581b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568ee5819f0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5568ee581920_0;
    %assign/vec4 v0x5568ee5819f0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5568ee583490;
T_7 ;
    %wait E_0x5568ee445c10;
    %load/vec4 v0x5568ee583b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568ee583860_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5568ee5837a0_0;
    %assign/vec4 v0x5568ee583860_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5568ee583490;
T_8 ;
    %wait E_0x5568ee445c10;
    %load/vec4 v0x5568ee583b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568ee583930_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5568ee583860_0;
    %assign/vec4 v0x5568ee583930_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5568ee580d80;
T_9 ;
    %wait E_0x5568ee575d30;
    %load/vec4 v0x5568ee5813a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568ee581100_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5568ee581040_0;
    %assign/vec4 v0x5568ee581100_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5568ee580d80;
T_10 ;
    %wait E_0x5568ee575d30;
    %load/vec4 v0x5568ee5813a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568ee5811d0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5568ee581100_0;
    %assign/vec4 v0x5568ee5811d0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5568ee575b80;
T_11 ;
    %wait E_0x5568ee575d30;
    %load/vec4 v0x5568ee576180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568ee575f10_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5568ee575e50_0;
    %assign/vec4 v0x5568ee575f10_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5568ee575b80;
T_12 ;
    %wait E_0x5568ee575d30;
    %load/vec4 v0x5568ee576180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568ee575fb0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5568ee575f10_0;
    %assign/vec4 v0x5568ee575fb0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5568ee576280;
T_13 ;
    %wait E_0x5568ee575d30;
    %load/vec4 v0x5568ee5768d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568ee576680_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5568ee5765c0_0;
    %assign/vec4 v0x5568ee576680_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5568ee576280;
T_14 ;
    %wait E_0x5568ee575d30;
    %load/vec4 v0x5568ee5768d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568ee576750_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5568ee576680_0;
    %assign/vec4 v0x5568ee576750_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5568ee582d00;
T_15 ;
    %wait E_0x5568ee575d30;
    %load/vec4 v0x5568ee583370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568ee5830d0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5568ee583010_0;
    %assign/vec4 v0x5568ee5830d0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5568ee582d00;
T_16 ;
    %wait E_0x5568ee575d30;
    %load/vec4 v0x5568ee583370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568ee5831a0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x5568ee5830d0_0;
    %assign/vec4 v0x5568ee5831a0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5568ee581c90;
T_17 ;
    %wait E_0x5568ee575d30;
    %load/vec4 v0x5568ee582300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568ee582060_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x5568ee581fa0_0;
    %assign/vec4 v0x5568ee582060_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5568ee581c90;
T_18 ;
    %wait E_0x5568ee575d30;
    %load/vec4 v0x5568ee582300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568ee582130_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x5568ee582060_0;
    %assign/vec4 v0x5568ee582130_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x5568ee5780c0;
T_19 ;
    %wait E_0x5568ee5782d0;
    %load/vec4 v0x5568ee578770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568ee5784d0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x5568ee578410_0;
    %assign/vec4 v0x5568ee5784d0_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5568ee5780c0;
T_20 ;
    %wait E_0x5568ee5782d0;
    %load/vec4 v0x5568ee578770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568ee5785a0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x5568ee5784d0_0;
    %assign/vec4 v0x5568ee5785a0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5568ee577ec0;
T_21 ;
    %wait E_0x5568ee5782d0;
    %load/vec4 v0x5568ee578ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568ee578a30_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x5568ee578d80_0;
    %assign/vec4 v0x5568ee578a30_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x5568ee577120;
T_22 ;
    %wait E_0x5568ee577350;
    %load/vec4 v0x5568ee5777f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568ee577550_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x5568ee577490_0;
    %assign/vec4 v0x5568ee577550_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x5568ee577120;
T_23 ;
    %wait E_0x5568ee577350;
    %load/vec4 v0x5568ee5777f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568ee577620_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x5568ee577550_0;
    %assign/vec4 v0x5568ee577620_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x5568ee576f20;
T_24 ;
    %wait E_0x5568ee577350;
    %load/vec4 v0x5568ee577cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568ee577ab0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x5568ee577d60_0;
    %assign/vec4 v0x5568ee577ab0_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x5568ee576a40;
T_25 ;
    %wait E_0x5568ee5645a0;
    %load/vec4 v0x5568ee579120_0;
    %load/vec4 v0x5568ee579210_0;
    %xor;
    %assign/vec4 v0x5568ee579120_0, 0;
    %jmp T_25;
    .thread T_25;
    .scope S_0x5568ee576a40;
T_26 ;
    %wait E_0x5568ee445c10;
    %load/vec4 v0x5568ee579830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568ee5798d0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x5568ee578f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568ee5798d0_0, 0;
T_26.2 ;
    %load/vec4 v0x5568ee5793c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5568ee5798d0_0, 0;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x5568ee576a40;
T_27 ;
    %wait E_0x5568ee445c10;
    %load/vec4 v0x5568ee579830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0x5568ee579970_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x5568ee579210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x5568ee579050_0;
    %assign/vec4 v0x5568ee579970_0, 0;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x5568ee57e3c0;
T_28 ;
    %wait E_0x5568ee57e640;
    %load/vec4 v0x5568ee57eae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568ee57e840_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x5568ee57e780_0;
    %assign/vec4 v0x5568ee57e840_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x5568ee57e3c0;
T_29 ;
    %wait E_0x5568ee57e640;
    %load/vec4 v0x5568ee57eae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568ee57e910_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x5568ee57e840_0;
    %assign/vec4 v0x5568ee57e910_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x5568ee57e140;
T_30 ;
    %wait E_0x5568ee57e640;
    %load/vec4 v0x5568ee57f050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568ee57eda0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x5568ee57f0f0_0;
    %assign/vec4 v0x5568ee57eda0_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x5568ee57d2e0;
T_31 ;
    %wait E_0x5568ee57d580;
    %load/vec4 v0x5568ee57da20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568ee57d780_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x5568ee57d6c0_0;
    %assign/vec4 v0x5568ee57d780_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x5568ee57d2e0;
T_32 ;
    %wait E_0x5568ee57d580;
    %load/vec4 v0x5568ee57da20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568ee57d850_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x5568ee57d780_0;
    %assign/vec4 v0x5568ee57d850_0, 0;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x5568ee57d100;
T_33 ;
    %wait E_0x5568ee57d580;
    %load/vec4 v0x5568ee57df40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568ee57dce0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x5568ee57dfe0_0;
    %assign/vec4 v0x5568ee57dce0_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x5568ee57cd30;
T_34 ;
    %wait E_0x5568ee5645a0;
    %load/vec4 v0x5568ee57f490_0;
    %load/vec4 v0x5568ee57f580_0;
    %xor;
    %assign/vec4 v0x5568ee57f490_0, 0;
    %jmp T_34;
    .thread T_34;
    .scope S_0x5568ee57cd30;
T_35 ;
    %wait E_0x5568ee445c10;
    %load/vec4 v0x5568ee57fb30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568ee57fbd0_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x5568ee57f300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568ee57fbd0_0, 0;
T_35.2 ;
    %load/vec4 v0x5568ee57f730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5568ee57fbd0_0, 0;
T_35.4 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x5568ee57cd30;
T_36 ;
    %wait E_0x5568ee445c10;
    %load/vec4 v0x5568ee57fb30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5568ee57fc70_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x5568ee57f580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x5568ee57f3c0_0;
    %assign/vec4 v0x5568ee57fc70_0, 0;
T_36.2 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x5568ee57b250;
T_37 ;
    %wait E_0x5568ee57b4d0;
    %load/vec4 v0x5568ee57b970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568ee57b6d0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x5568ee57b610_0;
    %assign/vec4 v0x5568ee57b6d0_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x5568ee57b250;
T_38 ;
    %wait E_0x5568ee57b4d0;
    %load/vec4 v0x5568ee57b970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568ee57b7a0_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x5568ee57b6d0_0;
    %assign/vec4 v0x5568ee57b7a0_0, 0;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x5568ee57b050;
T_39 ;
    %wait E_0x5568ee57b4d0;
    %load/vec4 v0x5568ee57bee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568ee57bc30_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x5568ee57bf80_0;
    %assign/vec4 v0x5568ee57bc30_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x5568ee57a260;
T_40 ;
    %wait E_0x5568ee57a490;
    %load/vec4 v0x5568ee57a930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568ee57a690_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x5568ee57a5d0_0;
    %assign/vec4 v0x5568ee57a690_0, 0;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x5568ee57a260;
T_41 ;
    %wait E_0x5568ee57a490;
    %load/vec4 v0x5568ee57a930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568ee57a760_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x5568ee57a690_0;
    %assign/vec4 v0x5568ee57a760_0, 0;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x5568ee57a050;
T_42 ;
    %wait E_0x5568ee57a490;
    %load/vec4 v0x5568ee57ae50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568ee57abf0_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x5568ee57aef0_0;
    %assign/vec4 v0x5568ee57abf0_0, 0;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x5568ee579b50;
T_43 ;
    %wait E_0x5568ee5645a0;
    %load/vec4 v0x5568ee57c320_0;
    %load/vec4 v0x5568ee57c410_0;
    %xor;
    %assign/vec4 v0x5568ee57c320_0, 0;
    %jmp T_43;
    .thread T_43;
    .scope S_0x5568ee579b50;
T_44 ;
    %wait E_0x5568ee445c10;
    %load/vec4 v0x5568ee57ca10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568ee57cab0_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x5568ee57c190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568ee57cab0_0, 0;
T_44.2 ;
    %load/vec4 v0x5568ee57c5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5568ee57cab0_0, 0;
T_44.4 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x5568ee579b50;
T_45 ;
    %wait E_0x5568ee445c10;
    %load/vec4 v0x5568ee57ca10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5568ee57cb50_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x5568ee57c410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v0x5568ee57c250_0;
    %assign/vec4 v0x5568ee57cb50_0, 0;
T_45.2 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x5568ee574050;
T_46 ;
    %wait E_0x5568ee574260;
    %load/vec4 v0x5568ee574720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568ee574480_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x5568ee5743c0_0;
    %assign/vec4 v0x5568ee574480_0, 0;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x5568ee574050;
T_47 ;
    %wait E_0x5568ee574260;
    %load/vec4 v0x5568ee574720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568ee574550_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x5568ee574480_0;
    %assign/vec4 v0x5568ee574550_0, 0;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x5568ee5388c0;
T_48 ;
    %wait E_0x5568ee574260;
    %load/vec4 v0x5568ee574ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568ee5749f0_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x5568ee574d40_0;
    %assign/vec4 v0x5568ee5749f0_0, 0;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x5568ee53bfc0;
T_49 ;
    %wait E_0x5568ee573490;
    %load/vec4 v0x5568ee5738b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568ee573610_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x5568ee573550_0;
    %assign/vec4 v0x5568ee573610_0, 0;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x5568ee53bfc0;
T_50 ;
    %wait E_0x5568ee573490;
    %load/vec4 v0x5568ee5738b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568ee5736e0_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x5568ee573610_0;
    %assign/vec4 v0x5568ee5736e0_0, 0;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x5568ee53c920;
T_51 ;
    %wait E_0x5568ee573490;
    %load/vec4 v0x5568ee573de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568ee573b80_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x5568ee573e80_0;
    %assign/vec4 v0x5568ee573b80_0, 0;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x5568ee53cdc0;
T_52 ;
    %wait E_0x5568ee5645a0;
    %load/vec4 v0x5568ee5750e0_0;
    %load/vec4 v0x5568ee5751d0_0;
    %xor;
    %assign/vec4 v0x5568ee5750e0_0, 0;
    %jmp T_52;
    .thread T_52;
    .scope S_0x5568ee53cdc0;
T_53 ;
    %wait E_0x5568ee445c10;
    %load/vec4 v0x5568ee5757f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568ee575890_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x5568ee574f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568ee575890_0, 0;
T_53.2 ;
    %load/vec4 v0x5568ee575380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5568ee575890_0, 0;
T_53.4 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x5568ee53cdc0;
T_54 ;
    %wait E_0x5568ee445c10;
    %load/vec4 v0x5568ee5757f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5568ee575950_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x5568ee5751d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %load/vec4 v0x5568ee575010_0;
    %assign/vec4 v0x5568ee575950_0, 0;
T_54.2 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x5568ee57fe50;
T_55 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5568ee580670_0, 0, 32;
T_55.0 ;
    %load/vec4 v0x5568ee580670_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_55.1, 5;
    %pushi/vec4 0, 0, 18;
    %ix/getv/s 4, v0x5568ee580670_0;
    %store/vec4a v0x5568ee5809a0, 4, 0;
    %load/vec4 v0x5568ee580670_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5568ee580670_0, 0, 32;
    %jmp T_55.0;
T_55.1 ;
    %end;
    .thread T_55;
    .scope S_0x5568ee57fe50;
T_56 ;
    %wait E_0x5568ee5645a0;
    %load/vec4 v0x5568ee580a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %load/vec4 v0x5568ee580480_0;
    %load/vec4 v0x5568ee580160_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5568ee5809a0, 0, 4;
T_56.0 ;
    %load/vec4 v0x5568ee580160_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x5568ee5809a0, 4;
    %assign/vec4 v0x5568ee580750_0, 0;
    %jmp T_56;
    .thread T_56;
    .scope S_0x5568ee57fe50;
T_57 ;
    %wait E_0x5568ee5800e0;
    %load/vec4 v0x5568ee580b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %load/vec4 v0x5568ee580590_0;
    %load/vec4 v0x5568ee580260_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5568ee5809a0, 0, 4;
T_57.0 ;
    %load/vec4 v0x5568ee580260_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x5568ee5809a0, 4;
    %assign/vec4 v0x5568ee580830_0, 0;
    %jmp T_57;
    .thread T_57;
    .scope S_0x5568ee53e9d0;
T_58 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5568ee589980_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568ee58a1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568ee589b30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5568ee587480_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5568ee587010_0, 0, 4;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0x5568ee589cd0_0, 0, 15;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5568ee587e90_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5568ee587cd0_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5568ee587f70_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5568ee587db0_0, 0, 2;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x5568ee587bf0_0, 0, 12;
    %end;
    .thread T_58;
    .scope S_0x5568ee53e9d0;
T_59 ;
Ewait_0 .event/or E_0x5568ee4c5e30, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x5568ee58a0e0_0, 0, 8;
    %load/vec4 v0x5568ee5898e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 19, 0, 8;
    %store/vec4 v0x5568ee58a0e0_0, 0, 8;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0x5568ee58a010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.2, 8;
    %load/vec4 v0x5568ee58a280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.4, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x5568ee58a0e0_0, 0, 8;
    %jmp T_59.5;
T_59.4 ;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x5568ee58a0e0_0, 0, 8;
T_59.5 ;
    %jmp T_59.3;
T_59.2 ;
    %load/vec4 v0x5568ee58a280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.6, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x5568ee58a0e0_0, 0, 8;
T_59.6 ;
T_59.3 ;
T_59.1 ;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x5568ee53e9d0;
T_60 ;
    %wait E_0x5568ee5645a0;
    %load/vec4 v0x5568ee588fa0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_60.0, 8;
    %load/vec4 v0x5568ee58abb0_0;
    %and;
T_60.0;
    %assign/vec4 v0x5568ee58aa40_0, 0;
    %jmp T_60;
    .thread T_60;
    .scope S_0x5568ee53e9d0;
T_61 ;
    %wait E_0x5568ee5800e0;
    %load/vec4 v0x5568ee588d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %load/vec4 v0x5568ee58a560_0;
    %assign/vec4 v0x5568ee587540_0, 0;
T_61.0 ;
    %load/vec4 v0x5568ee588c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.2, 8;
    %load/vec4 v0x5568ee58a700_0;
    %assign/vec4 v0x5568ee587b10_0, 0;
T_61.2 ;
    %load/vec4 v0x5568ee588b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.4, 8;
    %load/vec4 v0x5568ee58a630_0;
    %assign/vec4 v0x5568ee587a30_0, 0;
T_61.4 ;
    %load/vec4 v0x5568ee588ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.6, 8;
    %load/vec4 v0x5568ee58a3f0_0;
    %assign/vec4 v0x5568ee5870f0_0, 0;
T_61.6 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x5568ee53e9d0;
T_62 ;
    %wait E_0x5568ee5645a0;
    %load/vec4 v0x5568ee587480_0;
    %pushi/vec4 1, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x5568ee589c00_0, 0;
    %jmp T_62;
    .thread T_62;
    .scope S_0x5568ee53e9d0;
T_63 ;
    %wait E_0x5568ee5645a0;
    %load/vec4 v0x5568ee589440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %load/vec4 v0x5568ee588390_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x5568ee587e90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5568ee587f70_0, 0;
T_63.0 ;
    %load/vec4 v0x5568ee589380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.2, 8;
    %load/vec4 v0x5568ee588390_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x5568ee587cd0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5568ee587db0_0, 0;
T_63.2 ;
    %load/vec4 v0x5568ee5892c0_0;
    %load/vec4 v0x5568ee588550_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.4, 8;
    %load/vec4 v0x5568ee587f70_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_63.6, 4;
    %load/vec4 v0x5568ee587e90_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5568ee587e90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5568ee587f70_0, 0;
    %jmp T_63.7;
T_63.6 ;
    %load/vec4 v0x5568ee587bf0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x5568ee588390_0;
    %parti/s 6, 8, 5;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5568ee587bf0_0, 0;
    %load/vec4 v0x5568ee587f70_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5568ee587f70_0, 0;
T_63.7 ;
T_63.4 ;
    %load/vec4 v0x5568ee5892c0_0;
    %load/vec4 v0x5568ee588550_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.8, 8;
    %load/vec4 v0x5568ee587db0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_63.10, 4;
    %load/vec4 v0x5568ee587cd0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5568ee587cd0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5568ee587db0_0, 0;
    %jmp T_63.11;
T_63.10 ;
    %load/vec4 v0x5568ee587db0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5568ee587db0_0, 0;
T_63.11 ;
T_63.8 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x5568ee53e9d0;
T_64 ;
    %wait E_0x5568ee5645a0;
    %load/vec4 v0x5568ee588550_0;
    %load/vec4 v0x5568ee589740_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v0x5568ee588950_0;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_64.2, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_64.3, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_64.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_64.5, 6;
    %jmp T_64.7;
T_64.2 ;
    %load/vec4 v0x5568ee588390_0;
    %parti/s 2, 12, 5;
    %load/vec4 v0x5568ee588390_0;
    %parti/s 3, 8, 5;
    %concat/vec4; draw_concat_vec4
    %split/vec4 3;
    %assign/vec4 v0x5568ee589e70_0, 0;
    %assign/vec4 v0x5568ee587480_0, 0;
    %jmp T_64.7;
T_64.3 ;
    %load/vec4 v0x5568ee588390_0;
    %parti/s 3, 8, 5;
    %assign/vec4 v0x5568ee589da0_0, 0;
    %jmp T_64.7;
T_64.4 ;
    %load/vec4 v0x5568ee588390_0;
    %parti/s 7, 8, 5;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5568ee589cd0_0, 4, 5;
    %jmp T_64.7;
T_64.5 ;
    %load/vec4 v0x5568ee588390_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5568ee589cd0_0, 4, 5;
    %jmp T_64.7;
T_64.7 ;
    %pop/vec4 1;
T_64.0 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x5568ee53e9d0;
T_65 ;
    %wait E_0x5568ee5645a0;
    %load/vec4 v0x5568ee588550_0;
    %load/vec4 v0x5568ee589220_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %load/vec4 v0x5568ee588390_0;
    %parti/s 6, 8, 5;
    %split/vec4 4;
    %assign/vec4 v0x5568ee589a40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5568ee589b30_0, 0;
    %assign/vec4 v0x5568ee58a1b0_0, 0;
T_65.0 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0x5568ee53e9d0;
T_66 ;
    %wait E_0x5568ee445c10;
    %load/vec4 v0x5568ee5890e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5568ee58a280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5568ee5886f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568ee58a010_0, 0;
    %jmp T_66.1;
T_66.0 ;
    %load/vec4 v0x5568ee5895c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_66.4, 9;
    %load/vec4 v0x5568ee588550_0;
    %and;
T_66.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x5568ee588390_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x5568ee588390_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5568ee588390_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0x5568ee58a280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5568ee58a010_0, 0;
    %assign/vec4 v0x5568ee5886f0_0, 0;
T_66.2 ;
T_66.1 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x5568ee53e9d0;
T_67 ;
    %wait E_0x5568ee5645a0;
    %load/vec4 v0x5568ee589500_0;
    %load/vec4 v0x5568ee588550_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %load/vec4 v0x5568ee588390_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x5568ee587010_0, 0;
T_67.0 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x5568ee53e9d0;
T_68 ;
    %wait E_0x5568ee5645a0;
    %load/vec4 v0x5568ee589180_0;
    %load/vec4 v0x5568ee588550_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x5568ee588390_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x5568ee589980_0, 0;
T_68.0 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x5568ee53e9d0;
T_69 ;
Ewait_1 .event/or E_0x5568ee4c63c0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x5568ee588950_0;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_69.0, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_69.1, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_69.2, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_69.3, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5568ee5889f0_0, 0, 8;
    %jmp T_69.5;
T_69.0 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x5568ee587480_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %load/vec4 v0x5568ee589e70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5568ee5889f0_0, 0, 8;
    %jmp T_69.5;
T_69.1 ;
    %pushi/vec4 0, 0, 5;
    %load/vec4 v0x5568ee589da0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5568ee5889f0_0, 0, 8;
    %jmp T_69.5;
T_69.2 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x5568ee589cd0_0;
    %parti/s 6, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5568ee5889f0_0, 0, 8;
    %jmp T_69.5;
T_69.3 ;
    %load/vec4 v0x5568ee589cd0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5568ee5889f0_0, 0, 8;
    %jmp T_69.5;
T_69.5 ;
    %pop/vec4 1;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0x5568ee53e9d0;
T_70 ;
Ewait_2 .event/or E_0x5568ee4c67d0, E_0x0;
    %wait Ewait_2;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5568ee588610_0, 0, 16;
    %load/vec4 v0x5568ee588550_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x5568ee589500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x5568ee587010_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee588610_0, 4, 8;
T_70.2 ;
    %load/vec4 v0x5568ee5895c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.4, 8;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x5568ee5886f0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %load/vec4 v0x5568ee58a010_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5568ee58a280_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee588610_0, 4, 8;
T_70.4 ;
    %load/vec4 v0x5568ee589680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.6, 8;
    %load/vec4 v0x5568ee589800_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee588610_0, 4, 8;
T_70.6 ;
    %load/vec4 v0x5568ee589740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.8, 8;
    %load/vec4 v0x5568ee5889f0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee588610_0, 4, 8;
T_70.8 ;
    %load/vec4 v0x5568ee589220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.10, 8;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x5568ee58a1b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5568ee589b30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5568ee589a40_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee588610_0, 4, 8;
T_70.10 ;
    %load/vec4 v0x5568ee589180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.12, 8;
    %load/vec4 v0x5568ee589980_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee588610_0, 4, 8;
T_70.12 ;
    %load/vec4 v0x5568ee5892c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.14, 8;
    %load/vec4 v0x5568ee587db0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_70.16, 4;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x5568ee589f40_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee588610_0, 4, 8;
    %jmp T_70.17;
T_70.16 ;
    %load/vec4 v0x5568ee587db0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_70.18, 4;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x5568ee589f40_0;
    %parti/s 6, 6, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee588610_0, 4, 8;
    %jmp T_70.19;
T_70.18 ;
    %load/vec4 v0x5568ee587db0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_70.20, 4;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x5568ee589f40_0;
    %parti/s 6, 12, 5;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568ee588610_0, 4, 8;
T_70.20 ;
T_70.19 ;
T_70.17 ;
T_70.14 ;
T_70.0 ;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_0x5568ee53e9d0;
T_71 ;
    %wait E_0x5568ee5645a0;
    %load/vec4 v0x5568ee588610_0;
    %assign/vec4 v0x5568ee588470_0, 0;
    %jmp T_71;
    .thread T_71;
    .scope S_0x5568ee53e9d0;
T_72 ;
    %wait E_0x5568ee5645a0;
    %load/vec4 v0x5568ee588050_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.0, 8;
    %load/vec4 v0x5568ee587310_0;
    %and;
T_72.0;
    %assign/vec4 v0x5568ee588110_0, 0;
    %jmp T_72;
    .thread T_72;
    .scope S_0x5568ee536810;
T_73 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568ee58cb60_0, 0, 1;
T_73.0 ;
    %delay 10000, 0;
    %load/vec4 v0x5568ee58cb60_0;
    %inv;
    %store/vec4 v0x5568ee58cb60_0, 0, 1;
    %jmp T_73.0;
    %end;
    .thread T_73;
    .scope S_0x5568ee536810;
T_74 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568ee58ccf0_0, 0, 1;
T_74.0 ;
    %delay 20000, 0;
    %load/vec4 v0x5568ee58ccf0_0;
    %inv;
    %store/vec4 v0x5568ee58ccf0_0, 0, 1;
    %jmp T_74.0;
    %end;
    .thread T_74;
    .scope S_0x5568ee536810;
T_75 ;
    %wait E_0x5568ee5645a0;
    %load/vec4 v0x5568ee58bde0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_75.3, 10;
    %load/vec4 v0x5568ee58c770_0;
    %and;
T_75.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_75.2, 9;
    %load/vec4 v0x5568ee58c2d0_0;
    %and;
T_75.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.0, 8;
    %vpi_call/w 4 82 "$display", "[%0t] Write to addr=0x%h (%0d decimal) = 0b%b", $time, v0x5568ee58c430_0, v0x5568ee58c430_0, v0x5568ee58c430_0 {0 0 0};
    %vpi_call/w 4 84 "$display", "    data=%h, bytesel=%b", v0x5568ee58c5d0_0, v0x5568ee58c500_0 {0 0 0};
    %vpi_call/w 4 85 "$display", "    addr[4:1]=%b (%0d decimal)", &PV<v0x5568ee58c430_0, 0, 4>, &PV<v0x5568ee58c430_0, 0, 4> {0 0 0};
    %vpi_call/w 4 86 "$display", "    Expected for MODE: 4'b0110 (6 decimal)" {0 0 0};
    %vpi_call/w 4 87 "$display", "    reg_access=%b, sel_mode=%b, sel_amcr=%b", v0x5568ee589040_0, v0x5568ee5895c0_0, v0x5568ee589180_0 {0 0 0};
T_75.0 ;
    %jmp T_75;
    .thread T_75;
    .scope S_0x5568ee536810;
T_76 ;
    %wait E_0x5568ee4c65e0;
    %vpi_call/w 4 93 "$display", "[%0t] Internal: graphics_en=%b, text_en=%b, 256color=%b, mode_num=%h", $time, v0x5568ee58a010_0, v0x5568ee58a280_0, v0x5568ee5898e0_0, v0x5568ee58a0e0_0 {0 0 0};
    %jmp T_76;
    .thread T_76, $push;
    .scope S_0x5568ee536810;
T_77 ;
    %vpi_call/w 4 128 "$display", "================================================================" {0 0 0};
    %vpi_call/w 4 129 "$display", "VGA Mode Detection Debug Test" {0 0 0};
    %vpi_call/w 4 130 "$display", "================================================================" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568ee58cac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568ee58bde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568ee58c200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568ee58c770_0, 0, 1;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0x5568ee58c430_0, 0, 19;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5568ee58c5d0_0, 0, 16;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5568ee58c500_0, 0, 2;
    %pushi/vec4 10, 0, 32;
T_77.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_77.1, 5;
    %jmp/1 T_77.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5568ee5645a0;
    %jmp T_77.0;
T_77.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568ee58cac0_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_77.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_77.3, 5;
    %jmp/1 T_77.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5568ee5645a0;
    %jmp T_77.2;
T_77.3 ;
    %pop/vec4 1;
    %vpi_call/w 4 145 "$display", "\000" {0 0 0};
    %vpi_call/w 4 146 "$display", "After reset:" {0 0 0};
    %vpi_call/w 4 147 "$display", "  mode_num = %h (expected 03h)", v0x5568ee58c8e0_0 {0 0 0};
    %pushi/vec4 10, 0, 32;
T_77.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_77.5, 5;
    %jmp/1 T_77.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5568ee5800e0;
    %jmp T_77.4;
T_77.5 ;
    %pop/vec4 1;
    %vpi_call/w 4 149 "$display", "  mode_num = %h (after vga_clk sync)", v0x5568ee58c8e0_0 {0 0 0};
    %vpi_call/w 4 151 "$display", "\000" {0 0 0};
    %vpi_call/w 4 152 "$display", "Writing 0x0A to 3D8h (addr=1ECh) to enable graphics mode..." {0 0 0};
    %pushi/vec4 492, 0, 19;
    %store/vec4 v0x5568ee58b930_0, 0, 19;
    %pushi/vec4 10, 0, 16;
    %store/vec4 v0x5568ee58baf0_0, 0, 16;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5568ee58ba10_0, 0, 2;
    %fork TD_vga_mode_debug_tb.write_register, S_0x5568ee58b780;
    %join;
    %vpi_call/w 4 155 "$display", "\000" {0 0 0};
    %vpi_call/w 4 156 "$display", "After write to 3D8h:" {0 0 0};
    %vpi_call/w 4 157 "$display", "  Internal sys_graphics_enabled = %b", v0x5568ee58a010_0 {0 0 0};
    %vpi_call/w 4 158 "$display", "  Internal text_enabled = %b", v0x5568ee58a280_0 {0 0 0};
    %vpi_call/w 4 159 "$display", "  Internal sys_mode_num = %h", v0x5568ee58a0e0_0 {0 0 0};
    %pushi/vec4 10, 0, 32;
T_77.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_77.7, 5;
    %jmp/1 T_77.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5568ee5800e0;
    %jmp T_77.6;
T_77.7 ;
    %pop/vec4 1;
    %vpi_call/w 4 162 "$display", "\000" {0 0 0};
    %vpi_call/w 4 163 "$display", "After VGA clock sync:" {0 0 0};
    %vpi_call/w 4 164 "$display", "  mode_num = %h (expected 04h)", v0x5568ee58c8e0_0 {0 0 0};
    %delay 1000000, 0;
    %vpi_call/w 4 167 "$finish" {0 0 0};
    %end;
    .thread T_77;
    .scope S_0x5568ee536810;
T_78 ;
    %delay 50000000, 0;
    %vpi_call/w 4 173 "$display", "ERROR: Test timeout!" {0 0 0};
    %vpi_call/w 4 174 "$finish" {0 0 0};
    %end;
    .thread T_78;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "../Quartus/rtl/VGA/VGATypes.sv";
    "vga_mode_debug_tb.sv";
    "../Quartus/rtl/VGA/VGARegisters.sv";
    "../Quartus/rtl/CPU/cdc/MCP.sv";
    "../Quartus/rtl/CPU/cdc/SyncPulse.sv";
    "../Quartus/rtl/CPU/cdc/BitSync.sv";
    "DACRam_sim.sv";
    "../Quartus/rtl/CPU/cdc/BusSync.sv";
