module Test_RV32I_Harvard
();
	logic clock;
	logic reset;





	RV32I rv(
		read_data, data_ready, instruction, instruction_ready,
		clock, async_reset,
		memory_transaction, mem_write, alu_result, data_out, byte_enablers, pc);


	initial
	begin
		clock=0; reset=0; d=7'd1;	#10;
					reset=1;				#10;


	end
	
	always #5 clock = ~clock;//#10 = un ciclo
	
endmodule