/// @defgroup platform_esp32_parlio Parallel IO WS2812 output
/// The peripheral half of the parallel driver on the P4.
///
/// The driver above shares its encoder with the other parallel backend, one bus byte per slot; this file owns the transmit unit, the buffer, transmit and wait.
///
/// @moreinfo
///
/// ## The same one-transfer design, on a simpler peripheral
///
/// The whole frame is pre-encoded into one buffer and sent as one autonomous transfer rather than in the peripheral's looping mode.
/// Once started no processor work remains until the completion callback, so there is no refill deadline for the radio to make it miss.
/// This peripheral takes the data pins directly, generating the pixel clock internally, so there are no sacrificial control lines.
/// The bus is always eight lanes wide to match the encoder's bus byte, and an unused lane is simply not driven rather than requiring a spare pin.
///
/// ## One transaction means a hard frame ceiling
///
/// This peripheral clocks the whole buffer out in one transaction, unlike the streaming and chained backends, so a frame must fit its single-transfer register.
/// The vendor rejects an over-limit unit outright, and, the trap this guards, a unit created oversized then fails EVERY transmit.
/// Since the check is on the configured maximum rather than the payload.
/// Output goes silently dark, so this rejects up front with a clear status instead.
///
/// The limit counts buffer bytes and is the same at either bus width.
/// A light costs far more than its channel count, the buffer holding the waveform rather than the color bytes: one light is its channels times eight bits times three slots.
/// On the narrow bus a slot is one byte, so a three-channel light costs seventy-two and the ceiling is a few hundred lights a lane.
/// On the wide bus a slot is two bytes, so the cost per light doubles and the lights per lane halve.
/// Reaching the higher totals needs the chunked-transfer work, which is backlogged; this is not an input guard, and the driver surfaces it as a status.
//
// Compiles on every ESP32 chip: everything is under SOC_PARLIO_SUPPORTED with
// inert stubs otherwise; the driver never calls in (platform::parlioLanes == 0).

#include "platform/platform.h"

#include "sdkconfig.h"
#include "soc/soc_caps.h"

#if SOC_PARLIO_SUPPORTED

#include "driver/parlio_tx.h"
#include "driver/gpio.h"        // gpio_num_t / GPIO_NUM_NC for the unit's pin map
#include "esp_log.h"
#include "esp_timer.h"   // esp_timer_get_time — ISR-safe wire-time stamp
#include "esp_heap_caps.h"
#include "freertos/FreeRTOS.h"
#include "freertos/semphr.h"

#include <cstring>
#include <functional>  // the transmit callback passed to the shared frame loopback
#include <new>      // placement new (the state is built in heap_caps memory)

namespace mm::platform {

namespace {

static const char* PAR_TAG = "mm_parlio";

// Parlio data_width is power-of-two only (≤ SOC_PARLIO_TX_UNIT_MAX_DATA_WIDTH),
// derived from the lane count: ≤8 lanes → an 8-bit bus (uint8 encoder slots, bit
// L = lane L), 9..16 → a 16-bit bus (uint16 slots). Unlike i80, Parlio accepts an
// NC unused lane, so a sub-width lane count just leaves the extra data lines NC.
constexpr size_t kMaxBusWidth = 16;   // both peripherals' physical ceiling

// WS2812 slot rate (375 ns @ 2.67 MHz), same value the driver passes at init —
// the loopback creates its own private unit and needs the constant directly.
constexpr uint32_t kPclkHz = 2'666'666;

// Two frame buffers for the deferred-wait double buffer, the same shape the sibling backend uses, the second null when its allocation did not fit.
// Transfers complete in order and the event carries no token, so the same two-slot queue routes each signal to the buffer that finished.
struct ParlioState {
    parlio_tx_unit_handle_t unit = nullptr;
    SemaphoreHandle_t done[2] = {nullptr, nullptr};
    uint8_t* buf[2] = {nullptr, nullptr};
    size_t cap = 0;   // shared per-buffer capacity (both buffers equal)
    // Storage for the two done-semaphores. Static (not xSemaphoreCreateBinary) so the control
    // block lives inside this internal-RAM struct, where the cache-safe ISR can reach it.
    StaticSemaphore_t doneBuf[2] = {};
    volatile uint8_t fifo[2] = {0, 0};
    volatile uint8_t fifoHead = 0;
    volatile uint8_t fifoTail = 0;
    // Wire-time KPI (see the i80 driver): start stamp per in-flight transfer + last measured duration.
    volatile int64_t txStartUs[2] = {0, 0};
    volatile uint32_t lastTransmitUs = 0;
};

// Done-callback: the DMA transfer finished — pop the oldest enqueued buffer index (in-order
// completion), record the wire duration, and release THAT buffer's waiter. esp_timer_get_time() is
// ISR-safe. IRAM_ATTR-safe: esp_timer_get_time reads a hardware counter (no flash access).
bool IRAM_ATTR parlioDoneCb(parlio_tx_unit_handle_t, const parlio_tx_done_event_data_t*,
                            void* user) {
    auto* st = static_cast<ParlioState*>(user);
    const uint8_t slot = st->fifoTail;
    const uint8_t b = st->fifo[slot] & 1u;
    const int64_t now = esp_timer_get_time();
    st->lastTransmitUs = static_cast<uint32_t>(now - st->txStartUs[slot]);
    st->fifoTail = (st->fifoTail + 1u) & 1u;
    // In-order queue: if another buffer is already queued behind this one, the hardware starts it the
    // instant this transfer ends — stamp its true start here, since parlioWs2812Transmit deliberately
    // skipped stamping it (the wire was busy). This is what keeps the second buffer's frameTime honest.
    if (st->fifoTail != st->fifoHead) st->txStartUs[st->fifoTail] = now;
    BaseType_t high = pdFALSE;
    xSemaphoreGiveFromISR(st->done[b], &high);
    return high == pdTRUE;
}

// The struct is placement-new'd into heap_caps_aligned_alloc'd memory using alignof(ParlioState),
// so any alignment it needs is honoured by construction. This pins the assumption that the value is
// a power of two the allocator accepts — a member needing more would otherwise fail silently.
static_assert(alignof(ParlioState) <= 16 && (alignof(ParlioState) & (alignof(ParlioState) - 1)) == 0,
              "ParlioState alignment must be a small power of two for heap_caps_aligned_alloc");

void destroyState(ParlioState* st) {
    if (!st) return;
    if (st->unit) {
        parlio_tx_unit_disable(st->unit);
        parlio_del_tx_unit(st->unit);
    }
    for (auto* b : st->buf) if (b) heap_caps_free(b);
    for (auto* s : st->done) if (s) vSemaphoreDelete(s);
    st->~ParlioState();     // placement-new'd into heap_caps memory, so destroy and free by hand
    heap_caps_free(st);
}

// One TX unit + DMA buffer(s). pclkHz is the WS2812 slot rate (2.67 MHz). `wantSecond` allocates the
// async double-buffer's second frame buffer (best-effort); false → buffer 0 only.
ParlioState* createState(const uint16_t* dataPins, uint8_t laneCount,
                         uint32_t pclkHz, size_t bufferBytes, bool wantSecond) {
    // Internal memory rather than a plain allocation, since the default allocator may hand back external memory while the completion callback runs cache-safe and fires when that is unreachable.
    // Every field it touches must therefore be internal, and construction is in place because the allocator gives raw memory.
    // Aligned explicitly: the struct holds wide timestamps while the allocator promises only word alignment, which the assertion below pins.
    void* mem = heap_caps_aligned_alloc(alignof(ParlioState), sizeof(ParlioState),
                                        MALLOC_CAP_INTERNAL | MALLOC_CAP_8BIT);
    if (!mem) return nullptr;
    auto* st = new (mem) ParlioState();

    parlio_tx_unit_config_t cfg = {};
    cfg.clk_src = PARLIO_CLK_SRC_DEFAULT;     // PLL_F160M → /60 = 2.67 MHz
    cfg.clk_in_gpio_num = GPIO_NUM_NC;        // internal clock, not external
    cfg.output_clk_freq_hz = pclkHz;
    const size_t busWidth = laneCount <= 8 ? 8 : 16;   // power-of-two, derived
    cfg.data_width = busWidth;
    for (size_t i = 0; i < kMaxBusWidth; i++) cfg.data_gpio_nums[i] = GPIO_NUM_NC;
    for (uint8_t i = 0; i < laneCount && i < busWidth; i++)
        cfg.data_gpio_nums[i] = static_cast<gpio_num_t>(dataPins[i]);
    cfg.clk_out_gpio_num = GPIO_NUM_NC;       // WS2812 ignores the clock line
    cfg.valid_gpio_num = GPIO_NUM_NC;
    // Queue depth 2 for the deferred-wait double-buffer: the tick can enqueue the next frame's
    // transfer while the current one drains. The driver waits before REUSING a buffer, so at most
    // two transfers (one per buffer) are outstanding. Single-buffer boards use only buf[0]; the
    // extra depth is harmless.
    cfg.trans_queue_depth = 2;
    cfg.max_transfer_size = bufferBytes;
    cfg.dma_burst_size = 64;
    cfg.shift_edge = PARLIO_SHIFT_EDGE_POS;   // shift data on the clock's rising edge
    cfg.bit_pack_order = PARLIO_BIT_PACK_ORDER_MSB;
    if (parlio_new_tx_unit(&cfg, &st->unit) != ESP_OK) {
        destroyState(st);
        return nullptr;
    }

    // Internal-RAM semaphore: the ISR gives it with the cache disabled (see createState).
    st->done[0] = xSemaphoreCreateBinaryStatic(&st->doneBuf[0]);
    if (!st->done[0]) { destroyState(st); return nullptr; }
    parlio_tx_event_callbacks_t cbs = {};
    cbs.on_trans_done = parlioDoneCb;
    if (parlio_tx_unit_register_event_callbacks(st->unit, &cbs, st) != ESP_OK) {
        destroyState(st);
        return nullptr;
    }
    if (parlio_tx_unit_enable(st->unit) != ESP_OK) { destroyState(st); return nullptr; }

    // The draw buffer, external memory first with an internal fallback, to keep a wide frame off scarce internal memory, asking for the cache alignment the external engine needs.
    // Measured reality: on this chip the external request does not satisfy.
    // So the fallback governs and the largest internal block caps the wide bus well below what the sibling path reaches.
    // So this is allocate-and-degrade that currently degrades here, and lifting it to a real external frame is the backlogged chunked-transfer work.
    st->buf[0] = static_cast<uint8_t*>(heap_caps_malloc(
        bufferBytes, MALLOC_CAP_DMA | MALLOC_CAP_SPIRAM | MALLOC_CAP_CACHE_ALIGNED));
    // The internal fallback under the same reserve rule the second buffer uses, which is the hole the init gate cannot see.
    // The gate admits the config because external memory reports room, that allocation then fails anyway.
    // And an unguarded fallback would drop internal memory below the reserve and starve the network stack.
    if (!st->buf[0]
        && heap_caps_get_free_size(MALLOC_CAP_DMA | MALLOC_CAP_INTERNAL)
               >= bufferBytes + HEAP_RESERVE) {
        st->buf[0] = static_cast<uint8_t*>(heap_caps_aligned_alloc(
            64, bufferBytes, MALLOC_CAP_DMA | MALLOC_CAP_INTERNAL));
    }
    if (!st->buf[0]) { destroyState(st); return nullptr; }
    std::memset(st->buf[0], 0, bufferBytes);
    st->cap = bufferBytes;

    // Second buffer for the async double-buffer — ONLY when asked (wantSecond); off by default, so the
    // common path allocates exactly one buffer. Same allocate-and-degrade as the i80 driver: buf[1]
    // null (won't-fit or not-wanted) means single-buffer mode.
    if (wantSecond) {
        st->done[1] = xSemaphoreCreateBinaryStatic(&st->doneBuf[1]);
        if (st->done[1]) {
            // PSRAM first (no internal-heap impact). Internal fallback ONLY if it leaves HEAP_RESERVE
            // intact — the second buffer is a nice-to-have, so it must never eat the WiFi/HTTP reserve
            // (see the i80 driver). Degrade to single-buffer otherwise.
            st->buf[1] = static_cast<uint8_t*>(heap_caps_malloc(
                bufferBytes, MALLOC_CAP_DMA | MALLOC_CAP_SPIRAM | MALLOC_CAP_CACHE_ALIGNED));
            if (!st->buf[1]
                && heap_caps_get_free_size(MALLOC_CAP_DMA | MALLOC_CAP_INTERNAL)
                       >= bufferBytes + HEAP_RESERVE) {
                st->buf[1] = static_cast<uint8_t*>(heap_caps_aligned_alloc(
                    64, bufferBytes, MALLOC_CAP_DMA | MALLOC_CAP_INTERNAL));
            }
            if (st->buf[1]) {
                std::memset(st->buf[1], 0, bufferBytes);
            } else {
                vSemaphoreDelete(st->done[1]);
                st->done[1] = nullptr;
            }
        }
    }
    return st;
}

}  // namespace

// The single-transfer ceiling: @xref{one-transaction-means-a-hard-frame-ceiling|the limit, and what a light really costs}.
inline constexpr size_t kParlioMaxTransferBytes = 0x7FFFF / 8;   // 65535 (buffer bytes, width-invariant)

bool parlioWs2812Init(ParlioWs2812Handle& h, const uint16_t* dataPins,
                      uint8_t laneCount, uint32_t pclkHz, size_t bufferBytes,
                      bool wantSecondBuffer) {
    if (!dataPins || laneCount == 0 || bufferBytes == 0) return false;
    // Reject a frame larger than the peripheral can clock out in one transaction — else the created
    // unit would fail every transmit silently (see kParlioMaxTransferBytes). The driver reports the
    // init failure as a status; the fix for the user is fewer lights/lane or the start/count window.
    if (bufferBytes > kParlioMaxTransferBytes) return false;
    // Can the frame be placed at all? This mirrors what the allocation actually does, external first and only then internal.
    // Gating on internal alone rejected frames external memory could hold, a real capacity loss, and the reserve applies only to the internal path.
    const bool fitsPsram = heap_caps_get_free_size(MALLOC_CAP_DMA | MALLOC_CAP_SPIRAM) >= bufferBytes;
    const bool fitsInternal = heap_caps_get_free_size(MALLOC_CAP_DMA | MALLOC_CAP_INTERNAL)
                              >= bufferBytes + HEAP_RESERVE;
    if (!fitsPsram && !fitsInternal) return false;
    ParlioState* st = createState(dataPins, laneCount, pclkHz, bufferBytes, wantSecondBuffer);
    if (!st) return false;
    h.impl = st;
    return true;
}

uint8_t* parlioWs2812Buffer(const ParlioWs2812Handle& h, uint8_t buffer) {
    auto* st = static_cast<ParlioState*>(h.impl);
    return (st && buffer < 2) ? st->buf[buffer] : nullptr;
}

size_t parlioMaxTransferBytes() { return kParlioMaxTransferBytes; }

size_t parlioWs2812BufferCapacity(const ParlioWs2812Handle& h) {
    auto* st = static_cast<ParlioState*>(h.impl);
    return st ? st->cap : 0;
}

bool parlioWs2812Transmit(ParlioWs2812Handle& h, uint8_t buffer, size_t bytes) {
    auto* st = static_cast<ParlioState*>(h.impl);
    if (!st || buffer >= 2 || !st->buf[buffer] || bytes == 0 || bytes > st->cap) return false;
    parlio_transmit_config_t xcfg = {};
    xcfg.idle_value = 0;   // lines rest LOW between/after the frame (the latch)
    // Push onto the completion queue before enqueuing, the push and the pop touching different slots while a transfer is in flight, so it is safe without a lock.
    // Do not wrap the transmit in a critical section: it blocks on an internal queue, and a blocking call with interrupts off panics.
    const uint8_t slot = st->fifoHead;
    const bool wireIdle = (st->fifoHead == st->fifoTail);   // nothing in flight → this one starts NOW
    st->fifo[slot] = buffer;
    // Stamp the start only when the wire is idle, where enqueuing IS the hardware start.
    // Otherwise this transfer waits for the one clocking out, so stamping here would fold that one's remaining time into this buffer's measurement.
    // The callback stamps it instead, as it completes the predecessor.
    if (wireIdle) st->txStartUs[slot] = esp_timer_get_time();
    st->fifoHead = (st->fifoHead + 1u) & 1u;
    // payload length is in BITS; the buffer is bytes × 8 lanes-worth of slots.
    const esp_err_t err = parlio_tx_unit_transmit(st->unit, st->buf[buffer], bytes * 8, &xcfg);
    if (err != ESP_OK) st->fifoHead = (st->fifoHead + 1u) & 1u;   // unwind the push (no transfer → no pop)
    return err == ESP_OK;
}

bool parlioWs2812Wait(ParlioWs2812Handle& h, uint8_t buffer, uint32_t timeoutMs) {
    auto* st = static_cast<ParlioState*>(h.impl);
    if (!st || buffer >= 2 || !st->done[buffer]) return true;   // nothing to wait on = not in flight
    // Wait on the specific buffer's done-semaphore (the ISR gives it via the completion FIFO) and
    // REPORT the outcome: on a timeout the DMA may still be reading this buffer, so the caller must
    // not re-encode into it (see i80Ws2812Wait).
    return xSemaphoreTake(st->done[buffer], pdMS_TO_TICKS(timeoutMs)) == pdTRUE;
}

uint32_t parlioWs2812LastTransmitUs(const ParlioWs2812Handle& h) {
    auto* st = static_cast<ParlioState*>(h.impl);
    return st ? st->lastTransmitUs : 0;
}

void parlioWs2812Deinit(ParlioWs2812Handle& h) {
    auto* st = static_cast<ParlioState*>(h.impl);
    if (!st) return;
    destroyState(st);
    h.impl = nullptr;
}

// The loopback self-test: a private transmit unit on the driver's data pins sends the caller's real frame back to back like the render loop.
// While a receive channel captures it and verifies every bit.
// This is the sibling backend's loopback with its transmit swapped for this one's: no control pins, and the length given in bits.
// The capture half is identical, the wire signal being the same whichever bus produced it.

// loopbackJumperOk + captureAndVerifyFrame live in platform_esp32_rmt.cpp (the
// shared continuity check and the shared capture+bit-verify all three loopback
// rigs reuse); declared here so this TU can call them.
namespace detail {
bool loopbackJumperOk(uint8_t txGpio, uint8_t rxGpio);
void captureAndVerifyFrame(uint16_t rxGpio, size_t frameBytes, size_t dataBytes,
                           uint8_t rowBits, uint32_t pclkHz, bool pinExpanderMode, const char* tag,
                           const std::function<void()>& transmitOnce,
                           RmtLoopbackResult& r, bool rideMode = false,
                           uint32_t* rxSymbols = nullptr);
// Pre-allocate the capture buffer, one contiguous internal block, so a caller can take it before its own allocations fragment the heap.
// Ownership transfers regardless of outcome, and passing nothing on failure is fine: the helper retries and reports it.
uint32_t* allocLoopbackCapture(size_t dataBytes);
}

RmtLoopbackResult parlioWs2812Loopback(const uint16_t* dataPins, uint8_t laneCount,
                                       uint16_t rxGpio, const uint8_t* frame,
                                       size_t frameBytes, size_t dataBytes,
                                       uint8_t rowBits) {
    RmtLoopbackResult r;
    r.sent[0] = 0xA5; r.sent[1] = 0x00; r.sent[2] = 0xFF;  // pattern in every row
    if (!dataPins || laneCount == 0 || !frame || frameBytes == 0
        || dataBytes < 3 || dataBytes > frameBytes || rowBits < 8) return r;
    const uint16_t txGpio = dataPins[0];   // lane 0 carries the pattern

    r.jumperDetected = detail::loopbackJumperOk(static_cast<uint8_t>(txGpio),
                                                static_cast<uint8_t>(rxGpio));
    if (!r.jumperDetected) return r;

    // The continuity check above reset txGpio's GPIO matrix route; the TX unit
    // creation below re-claims it.
    ParlioState* st = createState(dataPins, laneCount, kPclkHz, frameBytes,
                                  /*wantSecond=*/false);   // one transfer — single buffer
    if (!st) {
        ESP_LOGE(PAR_TAG, "loopback: private TX unit creation failed");
        return r;
    }
    std::memcpy(st->buf[0], frame, frameBytes);   // loopback uses buffer 0 only (single transfer)

    // The Parlio-specific transmit: ship one frame from buffer 0 (length in BITS,
    // not bytes) and wait for its done-callback. FIFO/semaphore bookkeeping matches
    // the runtime path. Everything else (capture, cadence, bit-verify) is the shared helper.
    parlio_transmit_config_t xcfg = {};
    xcfg.idle_value = 0;   // lines rest LOW between frames (the latch)
    auto transmitOnce = [st, frameBytes, &xcfg]() {
        // Loopback self-test path (not the render hot path): a failed enqueue or a
        // done-callback timeout would otherwise be silent and just surface later as
        // a capture mismatch — log it so the real cause is visible in the verdict.
        st->fifo[st->fifoHead] = 0;
        st->fifoHead = (st->fifoHead + 1u) & 1u;
        const esp_err_t err = parlio_tx_unit_transmit(st->unit, st->buf[0],
                                                      frameBytes * 8, &xcfg);
        if (err != ESP_OK) {
            st->fifoHead = (st->fifoHead + 1u) & 1u;   // unwind the push
            ESP_LOGE(PAR_TAG, "loopback: tx enqueue failed (%s)", esp_err_to_name(err));
            return;   // nothing to wait for
        }
        if (xSemaphoreTake(st->done[0], pdMS_TO_TICKS(1000)) != pdTRUE)
            ESP_LOGE(PAR_TAG, "loopback: tx done-callback timed out");
    };
    detail::captureAndVerifyFrame(rxGpio, frameBytes, dataBytes, rowBits, kPclkHz, /*pinExpanderMode=*/false,
                                  PAR_TAG, transmitOnce, r);
    destroyState(st);
    return r;
}

}  // namespace mm::platform

#else  // !SOC_PARLIO_SUPPORTED — inert stubs so classic ESP32 / S3 link

namespace mm::platform {

bool parlioWs2812Init(ParlioWs2812Handle&, const uint16_t*, uint8_t, uint32_t, size_t, bool) {
    return false;
}
uint8_t* parlioWs2812Buffer(const ParlioWs2812Handle&, uint8_t) { return nullptr; }
size_t parlioWs2812BufferCapacity(const ParlioWs2812Handle&) { return 0; }
size_t parlioMaxTransferBytes() { return 0; }   // no Parlio here → no bound (the budget-0 contract)
bool parlioWs2812Transmit(ParlioWs2812Handle&, uint8_t, size_t) { return false; }
bool parlioWs2812Wait(ParlioWs2812Handle&, uint8_t, uint32_t) { return true; }
uint32_t parlioWs2812LastTransmitUs(const ParlioWs2812Handle&) { return 0; }
void parlioWs2812Deinit(ParlioWs2812Handle&) {}
RmtLoopbackResult parlioWs2812Loopback(const uint16_t*, uint8_t, uint16_t,
                                       const uint8_t*, size_t, size_t, uint8_t) {
    return {};
}

}  // namespace mm::platform

#endif  // SOC_PARLIO_SUPPORTED
