# Name:     Olympia RISC-V Perf Model 
# Cmdline:  ./olympia --help-tree --no-run
# Exe:      ./olympia
# SimulatorVersion: v0.1.0
# Repro:    
# Start:    Wednesday Wed May 17 11:43:54 2023
# Elapsed:  0.000367s
# Sparta Version: map_v1.1.0-4-g277037f3
  [in] Arch Config: ArchCfg Node "" <- file: "/home/jeff/Development/condor/riscv-perf-model/arches/small_core.yaml"

Setting up Simulation Content...
Resources:
  cpu

Pre-processed UnboundParameterTree:

Building tree...

Built Tree:
top : <top (root)> (privacy: 0)
+-descendant_attached : <top.descendant_attached name:"descendant_attached" datat:(sparta::TreeNode)  observers:1 posted:67> (privacy: 0)
+-cpu : <top.cpu resource: "cpu"> (privacy: 0)
| +-params : <top.cpu.params 0 params> {builtin} (privacy: 0)
| +-core0 : <top.cpu.core0 resource: "core"> (privacy: 0)
| | +-params : <top.cpu.core0.params 0 params> {builtin} (privacy: 0)
| | +-flushmanager : <top.cpu.core0.flushmanager resource: "flushmanager"> (privacy: 0)
| | | +-params : <top.cpu.core0.flushmanager.params 0 params> {builtin} (privacy: 0)
| | +-fetch : <top.cpu.core0.fetch resource: "fetch"> (privacy: 0)
| | | +-params : <top.cpu.core0.fetch.params 1 params> {builtin} (privacy: 0)
| | | | +-num_to_fetch : [<top.cpu.core0.fetch.params.num_to_fetch tags:[SPARTA_Parameter]>]<param uint32_t num_to_fetch=2, def=2, write=0 read: 0 ignored: 0> (privacy: 0)
| | +-decode : <top.cpu.core0.decode resource: "decode"> (privacy: 0)
| | | +-params : <top.cpu.core0.decode.params 2 params> {builtin} (privacy: 0)
| | | | +-num_to_decode : [<top.cpu.core0.decode.params.num_to_decode tags:[SPARTA_Parameter]>]<param uint32_t num_to_decode=2, def=2, write=0 read: 0 ignored: 0> (privacy: 0)
| | | | +-fetch_queue_size : [<top.cpu.core0.decode.params.fetch_queue_size tags:[SPARTA_Parameter]>]<param uint32_t fetch_queue_size=10, def=10, write=0 read: 0 ignored: 0> (privacy: 0)
| | +-rename : <top.cpu.core0.rename resource: "rename"> (privacy: 0)
| | | +-params : <top.cpu.core0.rename.params 2 params> {builtin} (privacy: 0)
| | | | +-num_to_rename : [<top.cpu.core0.rename.params.num_to_rename tags:[SPARTA_Parameter]>]<param uint32_t num_to_rename=2, def=2, write=0 read: 0 ignored: 0> (privacy: 0)
| | | | +-rename_queue_depth : [<top.cpu.core0.rename.params.rename_queue_depth tags:[SPARTA_Parameter]>]<param uint32_t rename_queue_depth=10, def=10, write=0 read: 0 ignored: 0> (privacy: 0)
| | +-dispatch : <top.cpu.core0.dispatch resource: "dispatch"> (privacy: 0)
| | | +-params : <top.cpu.core0.dispatch.params 3 params> {builtin} (privacy: 0)
| | | | +-num_to_dispatch : [<top.cpu.core0.dispatch.params.num_to_dispatch tags:[SPARTA_Parameter]>]<param uint32_t num_to_dispatch=2, def=2, write=0 read: 0 ignored: 0> (privacy: 0)
| | | | +-dispatch_queue_depth : [<top.cpu.core0.dispatch.params.dispatch_queue_depth tags:[SPARTA_Parameter]>]<param uint32_t dispatch_queue_depth=10, def=10, write=0 read: 0 ignored: 0> (privacy: 0)
| | | | +-context_weights : [<top.cpu.core0.dispatch.params.context_weights tags:[SPARTA_Parameter]>]<param std::vector<double> context_weights=[1], def=[1], write=0 read: 0 ignored: 0> (privacy: 0)
| | +-execute : <top.cpu.core0.execute resource: "execute"> (execute[0])  (privacy: 0)
| | | +-params : <top.cpu.core0.execute.params 0 params> {builtin} (privacy: 0)
| | +-lsu : <top.cpu.core0.lsu resource: "lsu"> (privacy: 0)
| | | +-params : <top.cpu.core0.lsu.params 10 params> {builtin} (privacy: 0)
| | | | +-ldst_inst_queue_size : [<top.cpu.core0.lsu.params.ldst_inst_queue_size tags:[SPARTA_Parameter]>]<param uint32_t ldst_inst_queue_size=8, def=8, write=0 read: 0 ignored: 0> (privacy: 0)
| | | | +-tlb_always_hit : [<top.cpu.core0.lsu.params.tlb_always_hit tags:[SPARTA_Parameter]>]<param bool tlb_always_hit=false, def=false, write=0 read: 0 ignored: 0> (privacy: 0)
| | | | +-dl1_line_size : [<top.cpu.core0.lsu.params.dl1_line_size tags:[SPARTA_Parameter]>]<param uint32_t dl1_line_size=64, def=64, write=0 read: 0 ignored: 0> (privacy: 0)
| | | | +-dl1_size_kb : [<top.cpu.core0.lsu.params.dl1_size_kb tags:[SPARTA_Parameter]>]<param uint32_t dl1_size_kb=16, def=16, write=0 read: 0 ignored: 0> (privacy: 0)
| | | | +-dl1_associativity : [<top.cpu.core0.lsu.params.dl1_associativity tags:[SPARTA_Parameter]>]<param uint32_t dl1_associativity=8, def=8, write=0 read: 0 ignored: 0> (privacy: 0)
| | | | +-dl1_always_hit : [<top.cpu.core0.lsu.params.dl1_always_hit tags:[SPARTA_Parameter]>]<param bool dl1_always_hit=false, def=false, write=0 read: 0 ignored: 0> (privacy: 0)
| | | | +-issue_latency : [<top.cpu.core0.lsu.params.issue_latency tags:[SPARTA_Parameter]>]<param uint32_t issue_latency=1, def=1, write=0 read: 0 ignored: 0> (privacy: 0)
| | | | +-mmu_latency : [<top.cpu.core0.lsu.params.mmu_latency tags:[SPARTA_Parameter]>]<param uint32_t mmu_latency=1, def=1, write=0 read: 0 ignored: 0> (privacy: 0)
| | | | +-cache_latency : [<top.cpu.core0.lsu.params.cache_latency tags:[SPARTA_Parameter]>]<param uint32_t cache_latency=1, def=1, write=0 read: 0 ignored: 0> (privacy: 0)
| | | | +-complete_latency : [<top.cpu.core0.lsu.params.complete_latency tags:[SPARTA_Parameter]>]<param uint32_t complete_latency=1, def=1, write=0 read: 0 ignored: 0> (privacy: 0)
| | | +-tlb : <top.cpu.core0.lsu.tlb resource: "tlb"> (privacy: 1)
| | | | +-params : <top.cpu.core0.lsu.tlb.params 3 params> {builtin} (privacy: 1)
| | | | | +-tlb_page_size : [<top.cpu.core0.lsu.tlb.params.tlb_page_size tags:[SPARTA_Parameter]>]<param uint64_t tlb_page_size=4096, def=4096, write=0 read: 0 ignored: 0> (privacy: 1)
| | | | | +-tlb_num_of_entries : [<top.cpu.core0.lsu.tlb.params.tlb_num_of_entries tags:[SPARTA_Parameter]>]<param uint64_t tlb_num_of_entries=32, def=32, write=0 read: 0 ignored: 0> (privacy: 1)
| | | | | +-tlb_associativity : [<top.cpu.core0.lsu.tlb.params.tlb_associativity tags:[SPARTA_Parameter]>]<param uint32_t tlb_associativity=32, def=32, write=0 read: 0 ignored: 0> (privacy: 1)
| | +-biu : <top.cpu.core0.biu resource: "biu"> (privacy: 0)
| | | +-params : <top.cpu.core0.biu.params 2 params> {builtin} (privacy: 0)
| | | | +-biu_req_queue_size : [<top.cpu.core0.biu.params.biu_req_queue_size tags:[SPARTA_Parameter]>]<param uint32_t biu_req_queue_size=4, def=4, write=0 read: 0 ignored: 0> (privacy: 0)
| | | | +-biu_latency : [<top.cpu.core0.biu.params.biu_latency tags:[SPARTA_Parameter]>]<param uint32_t biu_latency=1, def=1, write=0 read: 0 ignored: 0> (privacy: 0)
| | +-mss : <top.cpu.core0.mss resource: "mss"> (privacy: 0)
| | | +-params : <top.cpu.core0.mss.params 1 params> {builtin} (privacy: 0)
| | | | +-mss_latency : [<top.cpu.core0.mss.params.mss_latency tags:[SPARTA_Parameter]>]<param uint32_t mss_latency=5, def=5, write=0 read: 0 ignored: 0> (privacy: 0)
| | +-rob : <top.cpu.core0.rob resource: "rob"> (privacy: 0)
| | | +-params : <top.cpu.core0.rob.params 5 params> {builtin} (privacy: 0)
| | | | +-num_to_retire : [<top.cpu.core0.rob.params.num_to_retire tags:[SPARTA_Parameter]>]<param uint32_t num_to_retire=2, def=2, write=0 read: 0 ignored: 0> (privacy: 0)
| | | | +-retire_queue_depth : [<top.cpu.core0.rob.params.retire_queue_depth tags:[SPARTA_Parameter]>]<param uint32_t retire_queue_depth=30, def=30, write=0 read: 0 ignored: 0> (privacy: 0)
| | | | +-num_insts_to_retire : [<top.cpu.core0.rob.params.num_insts_to_retire tags:[SPARTA_Parameter]>]<param uint32_t num_insts_to_retire=0, def=0, write=0 read: 0 ignored: 0> (privacy: 0)
| | | | +-retire_heartbeat : [<top.cpu.core0.rob.params.retire_heartbeat tags:[SPARTA_Parameter]>]<param uint64_t retire_heartbeat=1000000, def=1000000, write=0 read: 0 ignored: 0> (privacy: 0)
| | | | +-retire_timeout_interval : [<top.cpu.core0.rob.params.retire_timeout_interval tags:[SPARTA_Parameter]>]<param uint64_t retire_timeout_interval=10000, def=10000, write=0 read: 0 ignored: 0> (privacy: 0)
| | +-preloader : <top.cpu.core0.preloader resource: "preloader"> (privacy: 0)
| | | +-params : <top.cpu.core0.preloader.params 1 params> {builtin} (privacy: 0)
| | | | +-preload_file : [<top.cpu.core0.preloader.params.preload_file tags:[SPARTA_Parameter]>]<param std::string preload_file=, def=, write=0 read: 0 ignored: 0> (privacy: 0)
| | +-mavis : <top.cpu.core0.mavis resource: "mavis"> (privacy: 0)
| | | +-params : <top.cpu.core0.mavis.params 5 params> {builtin} (privacy: 0)
| | | | +-isa_file_path : [<top.cpu.core0.mavis.params.isa_file_path tags:[SPARTA_Parameter]>]<param std::string isa_file_path=mavis_isa_files, def=mavis_isa_files, write=0 read: 0 ignored: 0> (privacy: 0)
| | | | +-uarch_file_path : [<top.cpu.core0.mavis.params.uarch_file_path tags:[SPARTA_Parameter]>]<param std::string uarch_file_path=arches/isa_json, def=arches/isa_json, write=0 read: 0 ignored: 0> (privacy: 0)
| | | | +-pseudo_file_path : [<top.cpu.core0.mavis.params.pseudo_file_path tags:[SPARTA_Parameter]>]<param std::string pseudo_file_path=, def=, write=0 read: 0 ignored: 0> (privacy: 0)
| | | | +-uarch_overrides_json : [<top.cpu.core0.mavis.params.uarch_overrides_json tags:[SPARTA_Parameter]>]<param std::string uarch_overrides_json=, def=, write=0 read: 0 ignored: 0> (privacy: 0)
| | | | +-uarch_overrides : [<top.cpu.core0.mavis.params.uarch_overrides tags:[SPARTA_Parameter]>]<param std::vector<std::string> uarch_overrides=[], def=[], write=0 read: 0 ignored: 0> (privacy: 0)
+-sparta_expression_trigger_fired : <top.sparta_expression_trigger_fired name:"sparta_expression_trigger_fired" datat:(std::__cxx11::basic_string<char, std::char_traits<char>, std::allocator<char> >)  observers:0 posted:0> (privacy: 0)
Configuring tree...

Configured Tree:
top : <top (root)> (privacy: 0)
+-descendant_attached : <top.descendant_attached name:"descendant_attached" datat:(sparta::TreeNode)  observers:1 posted:92> (privacy: 0)
+-cpu : <top.cpu resource: "cpu"> (privacy: 0)
| +-params : <top.cpu.params 0 params> {builtin} (privacy: 0)
| +-core0 : <top.cpu.core0 resource: "core"> (privacy: 0)
| | +-params : <top.cpu.core0.params 0 params> {builtin} (privacy: 0)
| | +-flushmanager : <top.cpu.core0.flushmanager resource: "flushmanager"> (privacy: 0)
| | | +-params : <top.cpu.core0.flushmanager.params 0 params> {builtin} (privacy: 0)
| | +-fetch : <top.cpu.core0.fetch resource: "fetch"> (privacy: 0)
| | | +-params : <top.cpu.core0.fetch.params 1 params> {builtin} (privacy: 0)
| | | | +-num_to_fetch : [<top.cpu.core0.fetch.params.num_to_fetch tags:[SPARTA_Parameter]>]<param uint32_t num_to_fetch=2, def=2, write=0 read: 0 ignored: 0> (privacy: 0)
| | +-decode : <top.cpu.core0.decode resource: "decode"> (privacy: 0)
| | | +-params : <top.cpu.core0.decode.params 2 params> {builtin} (privacy: 0)
| | | | +-num_to_decode : [<top.cpu.core0.decode.params.num_to_decode tags:[SPARTA_Parameter]>]<param uint32_t num_to_decode=2, def=2, write=0 read: 0 ignored: 0> (privacy: 0)
| | | | +-fetch_queue_size : [<top.cpu.core0.decode.params.fetch_queue_size tags:[SPARTA_Parameter]>]<param uint32_t fetch_queue_size=10, def=10, write=0 read: 0 ignored: 0> (privacy: 0)
| | +-rename : <top.cpu.core0.rename resource: "rename"> (privacy: 0)
| | | +-params : <top.cpu.core0.rename.params 2 params> {builtin} (privacy: 0)
| | | | +-num_to_rename : [<top.cpu.core0.rename.params.num_to_rename tags:[SPARTA_Parameter]>]<param uint32_t num_to_rename=2, def=2, write=0 read: 0 ignored: 0> (privacy: 0)
| | | | +-rename_queue_depth : [<top.cpu.core0.rename.params.rename_queue_depth tags:[SPARTA_Parameter]>]<param uint32_t rename_queue_depth=10, def=10, write=0 read: 0 ignored: 0> (privacy: 0)
| | | +-scoreboards : <top.cpu.core0.rename.scoreboards> (privacy: 0)
| | | | +-integer : <top.cpu.core0.rename.scoreboards.integer resource: "Scoreboard"> (privacy: 0)
| | | | | +-params : <top.cpu.core0.rename.scoreboards.integer.params 1 params> {builtin} (privacy: 0)
| | | | | | +-latency_matrix : [<top.cpu.core0.rename.scoreboards.integer.params.latency_matrix tags:[SPARTA_Parameter]>]<param std::vector<std::vector<std::string>> latency_matrix=[["", "alu0", "fpu0", "br0"], ["alu0", "1", "1", "1"], ["fpu0", "1", "1", "1"], ["br0", "1", "1", "1"]], def=[[, alu0, fpu0, br0], [alu0, 1, 1, 1], [fpu0, 1, 1, 1], [br0, 1, 1, 1]], write=0 read: 0 ignored: 0> (privacy: 0)
| | | | +-float : <top.cpu.core0.rename.scoreboards.float resource: "Scoreboard"> (privacy: 0)
| | | | | +-params : <top.cpu.core0.rename.scoreboards.float.params 1 params> {builtin} (privacy: 0)
| | | | | | +-latency_matrix : [<top.cpu.core0.rename.scoreboards.float.params.latency_matrix tags:[SPARTA_Parameter]>]<param std::vector<std::vector<std::string>> latency_matrix=[["", "alu0", "fpu0", "br0"], ["alu0", "1", "1", "1"], ["fpu0", "1", "1", "1"], ["br0", "1", "1", "1"]], def=[[, alu0, fpu0, br0], [alu0, 1, 1, 1], [fpu0, 1, 1, 1], [br0, 1, 1, 1]], write=0 read: 0 ignored: 0> (privacy: 0)
| | +-dispatch : <top.cpu.core0.dispatch resource: "dispatch"> (privacy: 0)
| | | +-params : <top.cpu.core0.dispatch.params 3 params> {builtin} (privacy: 0)
| | | | +-num_to_dispatch : [<top.cpu.core0.dispatch.params.num_to_dispatch tags:[SPARTA_Parameter]>]<param uint32_t num_to_dispatch=2, def=2, write=0 read: 0 ignored: 0> (privacy: 0)
| | | | +-dispatch_queue_depth : [<top.cpu.core0.dispatch.params.dispatch_queue_depth tags:[SPARTA_Parameter]>]<param uint32_t dispatch_queue_depth=10, def=10, write=0 read: 0 ignored: 0> (privacy: 0)
| | | | +-context_weights : [<top.cpu.core0.dispatch.params.context_weights tags:[SPARTA_Parameter]>]<param std::vector<double> context_weights=[1], def=[1], write=0 read: 0 ignored: 0> (privacy: 0)
| | +-execute : <top.cpu.core0.execute resource: "execute"> (execute[0])  (privacy: 0)
| | | +-params : <top.cpu.core0.execute.params 0 params> {builtin} (privacy: 0)
| | | +-alu0 : <top.cpu.core0.execute.alu0 resource: "exe_pipe"> (alu[0])  (privacy: 0)
| | | | +-params : <top.cpu.core0.execute.alu0.params 4 params> {builtin} (privacy: 0)
| | | | | +-ignore_inst_execute_time : [<top.cpu.core0.execute.alu0.params.ignore_inst_execute_time tags:[SPARTA_Parameter]>]<param bool ignore_inst_execute_time=false, def=false, write=0 read: 0 ignored: 0> (privacy: 0)
| | | | | +-execute_time : [<top.cpu.core0.execute.alu0.params.execute_time tags:[SPARTA_Parameter]>]<param uint32_t execute_time=1, def=1, write=0 read: 0 ignored: 0> (privacy: 0)
| | | | | +-scheduler_size : [<top.cpu.core0.execute.alu0.params.scheduler_size tags:[SPARTA_Parameter]>]<param uint32_t scheduler_size=8, def=8, write=0 read: 0 ignored: 0> (privacy: 0)
| | | | | +-in_order_issue : [<top.cpu.core0.execute.alu0.params.in_order_issue tags:[SPARTA_Parameter]>]<param bool in_order_issue=true, def=true, write=0 read: 0 ignored: 0> (privacy: 0)
| | | +-fpu0 : <top.cpu.core0.execute.fpu0 resource: "exe_pipe"> (fpu[0])  (privacy: 0)
| | | | +-params : <top.cpu.core0.execute.fpu0.params 4 params> {builtin} (privacy: 0)
| | | | | +-ignore_inst_execute_time : [<top.cpu.core0.execute.fpu0.params.ignore_inst_execute_time tags:[SPARTA_Parameter]>]<param bool ignore_inst_execute_time=false, def=false, write=0 read: 0 ignored: 0> (privacy: 0)
| | | | | +-execute_time : [<top.cpu.core0.execute.fpu0.params.execute_time tags:[SPARTA_Parameter]>]<param uint32_t execute_time=1, def=1, write=0 read: 0 ignored: 0> (privacy: 0)
| | | | | +-scheduler_size : [<top.cpu.core0.execute.fpu0.params.scheduler_size tags:[SPARTA_Parameter]>]<param uint32_t scheduler_size=8, def=8, write=0 read: 0 ignored: 0> (privacy: 0)
| | | | | +-in_order_issue : [<top.cpu.core0.execute.fpu0.params.in_order_issue tags:[SPARTA_Parameter]>]<param bool in_order_issue=true, def=true, write=0 read: 0 ignored: 0> (privacy: 0)
| | | +-br0 : <top.cpu.core0.execute.br0 resource: "exe_pipe"> (br[0])  (privacy: 0)
| | | | +-params : <top.cpu.core0.execute.br0.params 4 params> {builtin} (privacy: 0)
| | | | | +-ignore_inst_execute_time : [<top.cpu.core0.execute.br0.params.ignore_inst_execute_time tags:[SPARTA_Parameter]>]<param bool ignore_inst_execute_time=false, def=false, write=0 read: 0 ignored: 0> (privacy: 0)
| | | | | +-execute_time : [<top.cpu.core0.execute.br0.params.execute_time tags:[SPARTA_Parameter]>]<param uint32_t execute_time=1, def=1, write=0 read: 0 ignored: 0> (privacy: 0)
| | | | | +-scheduler_size : [<top.cpu.core0.execute.br0.params.scheduler_size tags:[SPARTA_Parameter]>]<param uint32_t scheduler_size=8, def=8, write=0 read: 0 ignored: 0> (privacy: 0)
| | | | | +-in_order_issue : [<top.cpu.core0.execute.br0.params.in_order_issue tags:[SPARTA_Parameter]>]<param bool in_order_issue=true, def=true, write=0 read: 0 ignored: 0> (privacy: 0)
| | +-lsu : <top.cpu.core0.lsu resource: "lsu"> (privacy: 0)
| | | +-params : <top.cpu.core0.lsu.params 10 params> {builtin} (privacy: 0)
| | | | +-ldst_inst_queue_size : [<top.cpu.core0.lsu.params.ldst_inst_queue_size tags:[SPARTA_Parameter]>]<param uint32_t ldst_inst_queue_size=8, def=8, write=0 read: 0 ignored: 0> (privacy: 0)
| | | | +-tlb_always_hit : [<top.cpu.core0.lsu.params.tlb_always_hit tags:[SPARTA_Parameter]>]<param bool tlb_always_hit=false, def=false, write=0 read: 0 ignored: 0> (privacy: 0)
| | | | +-dl1_line_size : [<top.cpu.core0.lsu.params.dl1_line_size tags:[SPARTA_Parameter]>]<param uint32_t dl1_line_size=64, def=64, write=0 read: 0 ignored: 0> (privacy: 0)
| | | | +-dl1_size_kb : [<top.cpu.core0.lsu.params.dl1_size_kb tags:[SPARTA_Parameter]>]<param uint32_t dl1_size_kb=16, def=16, write=0 read: 0 ignored: 0> (privacy: 0)
| | | | +-dl1_associativity : [<top.cpu.core0.lsu.params.dl1_associativity tags:[SPARTA_Parameter]>]<param uint32_t dl1_associativity=8, def=8, write=0 read: 0 ignored: 0> (privacy: 0)
| | | | +-dl1_always_hit : [<top.cpu.core0.lsu.params.dl1_always_hit tags:[SPARTA_Parameter]>]<param bool dl1_always_hit=false, def=false, write=0 read: 0 ignored: 0> (privacy: 0)
| | | | +-issue_latency : [<top.cpu.core0.lsu.params.issue_latency tags:[SPARTA_Parameter]>]<param uint32_t issue_latency=1, def=1, write=0 read: 0 ignored: 0> (privacy: 0)
| | | | +-mmu_latency : [<top.cpu.core0.lsu.params.mmu_latency tags:[SPARTA_Parameter]>]<param uint32_t mmu_latency=1, def=1, write=0 read: 0 ignored: 0> (privacy: 0)
| | | | +-cache_latency : [<top.cpu.core0.lsu.params.cache_latency tags:[SPARTA_Parameter]>]<param uint32_t cache_latency=1, def=1, write=0 read: 0 ignored: 0> (privacy: 0)
| | | | +-complete_latency : [<top.cpu.core0.lsu.params.complete_latency tags:[SPARTA_Parameter]>]<param uint32_t complete_latency=1, def=1, write=0 read: 0 ignored: 0> (privacy: 0)
| | | +-tlb : <top.cpu.core0.lsu.tlb resource: "tlb"> (privacy: 1)
| | | | +-params : <top.cpu.core0.lsu.tlb.params 3 params> {builtin} (privacy: 1)
| | | | | +-tlb_page_size : [<top.cpu.core0.lsu.tlb.params.tlb_page_size tags:[SPARTA_Parameter]>]<param uint64_t tlb_page_size=4096, def=4096, write=0 read: 0 ignored: 0> (privacy: 1)
| | | | | +-tlb_num_of_entries : [<top.cpu.core0.lsu.tlb.params.tlb_num_of_entries tags:[SPARTA_Parameter]>]<param uint64_t tlb_num_of_entries=32, def=32, write=0 read: 0 ignored: 0> (privacy: 1)
| | | | | +-tlb_associativity : [<top.cpu.core0.lsu.tlb.params.tlb_associativity tags:[SPARTA_Parameter]>]<param uint32_t tlb_associativity=32, def=32, write=0 read: 0 ignored: 0> (privacy: 1)
| | +-biu : <top.cpu.core0.biu resource: "biu"> (privacy: 0)
| | | +-params : <top.cpu.core0.biu.params 2 params> {builtin} (privacy: 0)
| | | | +-biu_req_queue_size : [<top.cpu.core0.biu.params.biu_req_queue_size tags:[SPARTA_Parameter]>]<param uint32_t biu_req_queue_size=4, def=4, write=0 read: 0 ignored: 0> (privacy: 0)
| | | | +-biu_latency : [<top.cpu.core0.biu.params.biu_latency tags:[SPARTA_Parameter]>]<param uint32_t biu_latency=1, def=1, write=0 read: 0 ignored: 0> (privacy: 0)
| | +-mss : <top.cpu.core0.mss resource: "mss"> (privacy: 0)
| | | +-params : <top.cpu.core0.mss.params 1 params> {builtin} (privacy: 0)
| | | | +-mss_latency : [<top.cpu.core0.mss.params.mss_latency tags:[SPARTA_Parameter]>]<param uint32_t mss_latency=5, def=5, write=0 read: 0 ignored: 0> (privacy: 0)
| | +-rob : <top.cpu.core0.rob resource: "rob"> (privacy: 0)
| | | +-params : <top.cpu.core0.rob.params 5 params> {builtin} (privacy: 0)
| | | | +-num_to_retire : [<top.cpu.core0.rob.params.num_to_retire tags:[SPARTA_Parameter]>]<param uint32_t num_to_retire=2, def=2, write=0 read: 0 ignored: 0> (privacy: 0)
| | | | +-retire_queue_depth : [<top.cpu.core0.rob.params.retire_queue_depth tags:[SPARTA_Parameter]>]<param uint32_t retire_queue_depth=30, def=30, write=0 read: 0 ignored: 0> (privacy: 0)
| | | | +-num_insts_to_retire : [<top.cpu.core0.rob.params.num_insts_to_retire tags:[SPARTA_Parameter]>]<param uint32_t num_insts_to_retire=0, def=0, write=0 read: 0 ignored: 0> (privacy: 0)
| | | | +-retire_heartbeat : [<top.cpu.core0.rob.params.retire_heartbeat tags:[SPARTA_Parameter]>]<param uint64_t retire_heartbeat=1000000, def=1000000, write=0 read: 0 ignored: 0> (privacy: 0)
| | | | +-retire_timeout_interval : [<top.cpu.core0.rob.params.retire_timeout_interval tags:[SPARTA_Parameter]>]<param uint64_t retire_timeout_interval=10000, def=10000, write=0 read: 0 ignored: 0> (privacy: 0)
| | +-preloader : <top.cpu.core0.preloader resource: "preloader"> (privacy: 0)
| | | +-params : <top.cpu.core0.preloader.params 1 params> {builtin} (privacy: 0)
| | | | +-preload_file : [<top.cpu.core0.preloader.params.preload_file tags:[SPARTA_Parameter]>]<param std::string preload_file=, def=, write=0 read: 0 ignored: 0> (privacy: 0)
| | +-mavis : <top.cpu.core0.mavis resource: "mavis"> (privacy: 0)
| | | +-params : <top.cpu.core0.mavis.params 5 params> {builtin} (privacy: 0)
| | | | +-isa_file_path : [<top.cpu.core0.mavis.params.isa_file_path tags:[SPARTA_Parameter]>]<param std::string isa_file_path=mavis_isa_files, def=mavis_isa_files, write=0 read: 0 ignored: 0> (privacy: 0)
| | | | +-uarch_file_path : [<top.cpu.core0.mavis.params.uarch_file_path tags:[SPARTA_Parameter]>]<param std::string uarch_file_path=arches/isa_json, def=arches/isa_json, write=0 read: 0 ignored: 0> (privacy: 0)
| | | | +-pseudo_file_path : [<top.cpu.core0.mavis.params.pseudo_file_path tags:[SPARTA_Parameter]>]<param std::string pseudo_file_path=, def=, write=0 read: 0 ignored: 0> (privacy: 0)
| | | | +-uarch_overrides_json : [<top.cpu.core0.mavis.params.uarch_overrides_json tags:[SPARTA_Parameter]>]<param std::string uarch_overrides_json=, def=, write=0 read: 0 ignored: 0> (privacy: 0)
| | | | +-uarch_overrides : [<top.cpu.core0.mavis.params.uarch_overrides tags:[SPARTA_Parameter]>]<param std::vector<std::string> uarch_overrides=[], def=[], write=0 read: 0 ignored: 0> (privacy: 0)
+-sparta_expression_trigger_fired : <top.sparta_expression_trigger_fired name:"sparta_expression_trigger_fired" datat:(std::__cxx11::basic_string<char, std::char_traits<char>, std::allocator<char> >)  observers:0 posted:0> (privacy: 0)
Finalizing tree...
Inst Allocator: 478 Inst objects allocated/created
Inst Allocator: 0 Inst objects allocated/created

Finalized Tree
_SPARTA_global_node_ : <_SPARTA_global_node_> {builtin} (privacy: 0)
+-scheduler : <scheduler (root)> (privacy: 0)
| +-descendant_attached : <scheduler.descendant_attached name:"descendant_attached" datat:(sparta::TreeNode)  observers:0 posted:24> (privacy: 0)
| +-? : <scheduler:log_msg_src cat:"debug" observed:false msgs:0> (_sparta_log_msg_source_[0])  (privacy: 0)
| +-? : <scheduler:log_msg_src cat:"calltrace" observed:false msgs:0> (_sparta_log_msg_source_[1])  (privacy: 0)
| +-stats : <scheduler.stats 7 stats, 5 counters> {builtin} (privacy: 0)
| | +-ticks : <scheduler.stats.ticks val:0 normal vis:100000000> (privacy: 0)
| | +-picoseconds : <scheduler.stats.picoseconds val:0 normal vis:100000000> (privacy: 0)
| | +-seconds : <scheduler.stats.seconds expr:picoseconds/1000000000000.0 vis:100000000> (privacy: 0)
| | +-milliseconds : <scheduler.stats.milliseconds expr:picoseconds/1000000000.0 vis:100000000> (privacy: 0)
| | +-microseconds : <scheduler.stats.microseconds expr:picoseconds/1000000.0 vis:100000000> (privacy: 0)
| | +-nanoseconds : <scheduler.stats.nanoseconds expr:picoseconds/1000.0 vis:100000000> (privacy: 0)
| | +-host_machine_user_runtime_seconds : <scheduler.stats.host_machine_user_runtime_seconds expr:host_user_time_count_ms/1000.0 vis:100000000> (privacy: 0)
| | +-host_machine_system_runtime_seconds : <scheduler.stats.host_machine_system_runtime_seconds expr:host_system_time_count_ms/1000.0 vis:100000000> (privacy: 0)
| | +-host_machine_wall_runtime_seconds : <scheduler.stats.host_machine_wall_runtime_seconds expr:host_wall_time_count_ms/1000.0 vis:100000000> (privacy: 0)
| | +-host_user_time_count_ms : <scheduler.stats.host_user_time_count_ms val:0 normal vis:100000000> (privacy: 0)
| | +-host_system_time_count_ms : <scheduler.stats.host_system_time_count_ms val:0 normal vis:100000000> (privacy: 0)
| | +-host_wall_time_count_ms : <scheduler.stats.host_wall_time_count_ms val:0 normal vis:100000000> (privacy: 0)
| +-events : <scheduler.events 7 events> {builtin} (privacy: 0)
| | +-gbl_event_Trigger : <scheduler.events.gbl_event_Trigger> (privacy: 0)
| | +-gbl_event_Update : <scheduler.events.gbl_event_Update> (privacy: 0)
| | +-gbl_event_PortUpdate : <scheduler.events.gbl_event_PortUpdate> (privacy: 0)
| | +-gbl_event_Flush : <scheduler.events.gbl_event_Flush> (privacy: 0)
| | +-gbl_event_Collection : <scheduler.events.gbl_event_Collection> (privacy: 0)
| | +-gbl_event_Tick : <scheduler.events.gbl_event_Tick> (privacy: 0)
| | +-gbl_event_PostTick : <scheduler.events.gbl_event_PostTick> (privacy: 0)
+-top : <top (root)> (privacy: 0)
| +-descendant_attached : <top.descendant_attached name:"descendant_attached" datat:(sparta::TreeNode)  observers:1 posted:977> (privacy: 0)
| +-cpu : <top.cpu resource: "cpu"> (privacy: 0)
| | +-params : <top.cpu.params 0 params> {builtin} (privacy: 0)
| | +-core0 : <top.cpu.core0 resource: "core"> (privacy: 0)
| | | +-params : <top.cpu.core0.params 0 params> {builtin} (privacy: 0)
| | | +-flushmanager : <top.cpu.core0.flushmanager resource: "flushmanager"> (privacy: 0)
| | | | +-params : <top.cpu.core0.flushmanager.params 0 params> {builtin} (privacy: 0)
| | | | +-ports : <top.cpu.core0.flushmanager.ports> (privacy: 0)
| | | | | +-out_retire_flush : [bound to] {in_reorder_flush (top.cpu.core0.dispatch.ports.in_reorder_flush), in_reorder_flush (top.cpu.core0.decode.ports.in_reorder_flush), in_reorder_flush (top.cpu.core0.rename.ports.in_reorder_flush), in_reorder_flush (top.cpu.core0.rob.ports.in_reorder_flush), in_reorder_flush (top.cpu.core0.lsu.ports.in_reorder_flush), in_reorder_flush (top.cpu.core0.execute.alu0.ports.in_reorder_flush), in_reorder_flush (top.cpu.core0.execute.fpu0.ports.in_reorder_flush), in_reorder_flush (top.cpu.core0.execute.br0.ports.in_reorder_flush)} (privacy: 0)
| | | | | +-in_retire_flush : [bound to] {out_retire_flush (top.cpu.core0.rob.ports.out_retire_flush)} (privacy: 0)
| | | | | | +-events : <top.cpu.core0.flushmanager.ports.in_retire_flush.events 1 events> {builtin} (privacy: 0)
| | | | | | | +-in_retire_flush_forward_event : <top.cpu.core0.flushmanager.ports.in_retire_flush.events.in_retire_flush_forward_event> (privacy: 0)
| | | | | +-out_fetch_flush_redirect : [bound to] {in_fetch_flush_redirect (top.cpu.core0.fetch.ports.in_fetch_flush_redirect)} (privacy: 0)
| | | | | +-in_fetch_flush_redirect : [bound to] {out_fetch_flush_redirect (top.cpu.core0.rob.ports.out_fetch_flush_redirect)} (privacy: 0)
| | | | | | +-events : <top.cpu.core0.flushmanager.ports.in_fetch_flush_redirect.events 1 events> {builtin} (privacy: 0)
| | | | | | | +-in_fetch_flush_redirect_forward_event : <top.cpu.core0.flushmanager.ports.in_fetch_flush_redirect.events.in_fetch_flush_redirect_forward_event> (privacy: 0)
| | | | +-events : <top.cpu.core0.flushmanager.events 0 events> {builtin} (privacy: 0)
| | | | +-stats : <top.cpu.core0.flushmanager.stats 0 stats, 0 counters> {builtin} (privacy: 0)
| | | | +-? : <top.cpu.core0.flushmanager:log_msg_src cat:"info" observed:false msgs:0> (_sparta_log_msg_source_[0])  (privacy: 0)
| | | | +-? : <top.cpu.core0.flushmanager:log_msg_src cat:"warning" observed:true msgs:0> (_sparta_log_msg_source_[1])  (privacy: 0)
| | | | +-? : <top.cpu.core0.flushmanager:log_msg_src cat:"debug" observed:false msgs:0> (_sparta_log_msg_source_[2])  (privacy: 0)
| | | +-fetch : <top.cpu.core0.fetch resource: "fetch"> (privacy: 0)
| | | | +-params : <top.cpu.core0.fetch.params 1 params> {builtin} (privacy: 0)
| | | | | +-num_to_fetch : [<top.cpu.core0.fetch.params.num_to_fetch tags:[SPARTA_Parameter]>]<param uint32_t num_to_fetch=2, def=2, write=0 read: 1 ignored: 0> (privacy: 0)
| | | | +-ports : <top.cpu.core0.fetch.ports> (privacy: 0)
| | | | | +-out_fetch_queue_write : [bound to] {in_fetch_queue_write (top.cpu.core0.decode.ports.in_fetch_queue_write)} (privacy: 0)
| | | | | +-in_fetch_queue_credits : [bound to] {out_fetch_queue_credits (top.cpu.core0.decode.ports.out_fetch_queue_credits)} (privacy: 0)
| | | | | | +-events : <top.cpu.core0.fetch.ports.in_fetch_queue_credits.events 1 events> {builtin} (privacy: 0)
| | | | | | | +-in_fetch_queue_credits_forward_event : <top.cpu.core0.fetch.ports.in_fetch_queue_credits.events.in_fetch_queue_credits_forward_event> (privacy: 0)
| | | | | +-in_fetch_flush_redirect : [bound to] {out_fetch_flush_redirect (top.cpu.core0.flushmanager.ports.out_fetch_flush_redirect)} (privacy: 0)
| | | | | | +-events : <top.cpu.core0.fetch.ports.in_fetch_flush_redirect.events 1 events> {builtin} (privacy: 0)
| | | | | | | +-in_fetch_flush_redirect_forward_event : <top.cpu.core0.fetch.ports.in_fetch_flush_redirect.events.in_fetch_flush_redirect_forward_event> (privacy: 0)
| | | | +-events : <top.cpu.core0.fetch.events 1 events> {builtin} (privacy: 0)
| | | | | +-fetch_random : <top.cpu.core0.fetch.events.fetch_random> (privacy: 0)
| | | | +-stats : <top.cpu.core0.fetch.stats 0 stats, 0 counters> {builtin} (privacy: 0)
| | | | +-? : <top.cpu.core0.fetch:log_msg_src cat:"info" observed:false msgs:0> (_sparta_log_msg_source_[0])  (privacy: 0)
| | | | +-? : <top.cpu.core0.fetch:log_msg_src cat:"warning" observed:true msgs:0> (_sparta_log_msg_source_[1])  (privacy: 0)
| | | | +-? : <top.cpu.core0.fetch:log_msg_src cat:"debug" observed:false msgs:0> (_sparta_log_msg_source_[2])  (privacy: 0)
| | | +-decode : <top.cpu.core0.decode resource: "decode"> (privacy: 0)
| | | | +-params : <top.cpu.core0.decode.params 2 params> {builtin} (privacy: 0)
| | | | | +-num_to_decode : [<top.cpu.core0.decode.params.num_to_decode tags:[SPARTA_Parameter]>]<param uint32_t num_to_decode=2, def=2, write=0 read: 1 ignored: 0> (privacy: 0)
| | | | | +-fetch_queue_size : [<top.cpu.core0.decode.params.fetch_queue_size tags:[SPARTA_Parameter]>]<param uint32_t fetch_queue_size=10, def=10, write=0 read: 1 ignored: 0> (privacy: 0)
| | | | +-ports : <top.cpu.core0.decode.ports> (privacy: 0)
| | | | | +-in_fetch_queue_write : [bound to] {out_fetch_queue_write (top.cpu.core0.fetch.ports.out_fetch_queue_write)} (privacy: 0)
| | | | | | +-events : <top.cpu.core0.decode.ports.in_fetch_queue_write.events 1 events> {builtin} (privacy: 0)
| | | | | | | +-in_fetch_queue_write_forward_event : <top.cpu.core0.decode.ports.in_fetch_queue_write.events.in_fetch_queue_write_forward_event> (privacy: 0)
| | | | | +-out_fetch_queue_credits : [bound to] {in_fetch_queue_credits (top.cpu.core0.fetch.ports.in_fetch_queue_credits)} (privacy: 0)
| | | | | +-out_uop_queue_write : [bound to] {in_uop_queue_append (top.cpu.core0.rename.ports.in_uop_queue_append)} (privacy: 0)
| | | | | +-in_uop_queue_credits : [bound to] {out_uop_queue_credits (top.cpu.core0.rename.ports.out_uop_queue_credits)} (privacy: 0)
| | | | | | +-events : <top.cpu.core0.decode.ports.in_uop_queue_credits.events 1 events> {builtin} (privacy: 0)
| | | | | | | +-in_uop_queue_credits_forward_event : <top.cpu.core0.decode.ports.in_uop_queue_credits.events.in_uop_queue_credits_forward_event> (privacy: 0)
| | | | | +-in_reorder_flush : [bound to] {out_retire_flush (top.cpu.core0.flushmanager.ports.out_retire_flush)} (privacy: 0)
| | | | | | +-events : <top.cpu.core0.decode.ports.in_reorder_flush.events 1 events> {builtin} (privacy: 0)
| | | | | | | +-in_reorder_flush_forward_event : <top.cpu.core0.decode.ports.in_reorder_flush.events.in_reorder_flush_forward_event> (privacy: 0)
| | | | +-events : <top.cpu.core0.decode.events 1 events> {builtin} (privacy: 0)
| | | | | +-decode_insts_event : <top.cpu.core0.decode.events.decode_insts_event> (privacy: 0)
| | | | +-stats : <top.cpu.core0.decode.stats 17 stats, 26 counters> {builtin} (privacy: 0)
| | | | | +-FetchQueue_utilization_UF : <top.cpu.core0.decode.stats.FetchQueue_utilization_UF val:0 normal vis:100000000> (privacy: 0)
| | | | | +-FetchQueue_utilization_UF_probability : <top.cpu.core0.decode.stats.FetchQueue_utilization_UF_probability expr:FetchQueue_utilization_UF / FetchQueue_utilization_total vis:100000000> (privacy: 0)
| | | | | +-FetchQueue_utilization_count0 : <top.cpu.core0.decode.stats.FetchQueue_utilization_count0 val:0 normal vis:0> (FetchQueue_utilization[0])  (privacy: 0)
| | | | | +-FetchQueue_utilization_count0_probability : <top.cpu.core0.decode.stats.FetchQueue_utilization_count0_probability expr:FetchQueue_utilization_count0/ FetchQueue_utilization_total vis:0> (privacy: 0)
| | | | | +-FetchQueue_utilization_count1 : <top.cpu.core0.decode.stats.FetchQueue_utilization_count1 val:0 normal vis:0> (FetchQueue_utilization[1])  (privacy: 0)
| | | | | +-FetchQueue_utilization_count1_probability : <top.cpu.core0.decode.stats.FetchQueue_utilization_count1_probability expr:FetchQueue_utilization_count1/ FetchQueue_utilization_total vis:0> (privacy: 0)
| | | | | +-FetchQueue_utilization_count2 : <top.cpu.core0.decode.stats.FetchQueue_utilization_count2 val:0 normal vis:0> (FetchQueue_utilization[2])  (privacy: 0)
| | | | | +-FetchQueue_utilization_count2_probability : <top.cpu.core0.decode.stats.FetchQueue_utilization_count2_probability expr:FetchQueue_utilization_count2/ FetchQueue_utilization_total vis:0> (privacy: 0)
| | | | | +-FetchQueue_utilization_count3 : <top.cpu.core0.decode.stats.FetchQueue_utilization_count3 val:0 normal vis:0> (FetchQueue_utilization[3])  (privacy: 0)
| | | | | +-FetchQueue_utilization_count3_probability : <top.cpu.core0.decode.stats.FetchQueue_utilization_count3_probability expr:FetchQueue_utilization_count3/ FetchQueue_utilization_total vis:0> (privacy: 0)
| | | | | +-FetchQueue_utilization_count4 : <top.cpu.core0.decode.stats.FetchQueue_utilization_count4 val:0 normal vis:0> (FetchQueue_utilization[4])  (privacy: 0)
| | | | | +-FetchQueue_utilization_count4_probability : <top.cpu.core0.decode.stats.FetchQueue_utilization_count4_probability expr:FetchQueue_utilization_count4/ FetchQueue_utilization_total vis:0> (privacy: 0)
| | | | | +-FetchQueue_utilization_count5 : <top.cpu.core0.decode.stats.FetchQueue_utilization_count5 val:0 normal vis:0> (FetchQueue_utilization[5])  (privacy: 0)
| | | | | +-FetchQueue_utilization_count5_probability : <top.cpu.core0.decode.stats.FetchQueue_utilization_count5_probability expr:FetchQueue_utilization_count5/ FetchQueue_utilization_total vis:0> (privacy: 0)
| | | | | +-FetchQueue_utilization_count6 : <top.cpu.core0.decode.stats.FetchQueue_utilization_count6 val:0 normal vis:0> (FetchQueue_utilization[6])  (privacy: 0)
| | | | | +-FetchQueue_utilization_count6_probability : <top.cpu.core0.decode.stats.FetchQueue_utilization_count6_probability expr:FetchQueue_utilization_count6/ FetchQueue_utilization_total vis:0> (privacy: 0)
| | | | | +-FetchQueue_utilization_count7 : <top.cpu.core0.decode.stats.FetchQueue_utilization_count7 val:0 normal vis:0> (FetchQueue_utilization[7])  (privacy: 0)
| | | | | +-FetchQueue_utilization_count7_probability : <top.cpu.core0.decode.stats.FetchQueue_utilization_count7_probability expr:FetchQueue_utilization_count7/ FetchQueue_utilization_total vis:0> (privacy: 0)
| | | | | +-FetchQueue_utilization_count8 : <top.cpu.core0.decode.stats.FetchQueue_utilization_count8 val:0 normal vis:0> (FetchQueue_utilization[8])  (privacy: 0)
| | | | | +-FetchQueue_utilization_count8_probability : <top.cpu.core0.decode.stats.FetchQueue_utilization_count8_probability expr:FetchQueue_utilization_count8/ FetchQueue_utilization_total vis:0> (privacy: 0)
| | | | | +-FetchQueue_utilization_count9 : <top.cpu.core0.decode.stats.FetchQueue_utilization_count9 val:0 normal vis:0> (FetchQueue_utilization[9])  (privacy: 0)
| | | | | +-FetchQueue_utilization_count9_probability : <top.cpu.core0.decode.stats.FetchQueue_utilization_count9_probability expr:FetchQueue_utilization_count9/ FetchQueue_utilization_total vis:0> (privacy: 0)
| | | | | +-FetchQueue_utilization_count10 : <top.cpu.core0.decode.stats.FetchQueue_utilization_count10 val:0 normal vis:0> (FetchQueue_utilization[10])  (privacy: 0)
| | | | | +-FetchQueue_utilization_count10_probability : <top.cpu.core0.decode.stats.FetchQueue_utilization_count10_probability expr:FetchQueue_utilization_count10/ FetchQueue_utilization_total vis:0> (privacy: 0)
| | | | | +-FetchQueue_utilization_OF : <top.cpu.core0.decode.stats.FetchQueue_utilization_OF val:0 normal vis:100000000> (privacy: 0)
| | | | | +-FetchQueue_utilization_OF_probability : <top.cpu.core0.decode.stats.FetchQueue_utilization_OF_probability expr:FetchQueue_utilization_OF / FetchQueue_utilization_total vis:100000000> (privacy: 0)
| | | | | +-FetchQueue_utilization_total : <top.cpu.core0.decode.stats.FetchQueue_utilization_total val:0 normal vis:1000000> (privacy: 0)
| | | | | +-FetchQueue_utilization_max : <top.cpu.core0.decode.stats.FetchQueue_utilization_max val:0 current vis:100000000> (privacy: 0)
| | | | | +-FetchQueue_utilization_weighted_avg : <top.cpu.core0.decode.stats.FetchQueue_utilization_weighted_avg expr:( ( 0 * FetchQueue_utilization_UF )+ ( 0 * FetchQueue_utilization_count0 )+ ( 1 * FetchQueue_utilization_count1 )+ ( 2 * FetchQueue_utilization_count2 )+ ( 3 * FetchQueue_utilization_count3 )+ ( 4 * FetchQueue_utilization_count4 )+ ( 5 * FetchQueue_utilization_count5 )+ ( 6 * FetchQueue_utilization_count6 )+ ( 7 * FetchQueue_utilization_count7 )+ ( 8 * FetchQueue_utilization_count8 )+ ( 9 * FetchQueue_utilization_count9 )+ ( 10 * FetchQueue_utilization_count10 ) + ( 10 * FetchQueue_utilization_OF ) ) / FetchQueue_utilization_total vis:100000000> (privacy: 0)
| | | | | +-FetchQueue_utilization_weighted_nonzero_avg : <top.cpu.core0.decode.stats.FetchQueue_utilization_weighted_nonzero_avg expr:( ( 1 * FetchQueue_utilization_count1 )+ ( 2 * FetchQueue_utilization_count2 )+ ( 3 * FetchQueue_utilization_count3 )+ ( 4 * FetchQueue_utilization_count4 )+ ( 5 * FetchQueue_utilization_count5 )+ ( 6 * FetchQueue_utilization_count6 )+ ( 7 * FetchQueue_utilization_count7 )+ ( 8 * FetchQueue_utilization_count8 )+ ( 9 * FetchQueue_utilization_count9 )+ ( 10 * FetchQueue_utilization_count10 ) + ( 10 * FetchQueue_utilization_OF ) )                           /                                ( FetchQueue_utilization_total - FetchQueue_utilization_count0 ) vis:100000000> (privacy: 0)
| | | | | +-FetchQueue_utilization_full : <top.cpu.core0.decode.stats.FetchQueue_utilization_full expr:FetchQueue_utilization_count10 + FetchQueue_utilization_OF vis:0> (privacy: 0)
| | | | | +-FetchQueue_utilization_full_probability : <top.cpu.core0.decode.stats.FetchQueue_utilization_full_probability expr:FetchQueue_utilization_full / FetchQueue_utilization_total vis:0> (privacy: 0)
| | | | +-? : <top.cpu.core0.decode:log_msg_src cat:"info" observed:false msgs:0> (_sparta_log_msg_source_[0])  (privacy: 0)
| | | | +-? : <top.cpu.core0.decode:log_msg_src cat:"warning" observed:true msgs:0> (_sparta_log_msg_source_[1])  (privacy: 0)
| | | | +-? : <top.cpu.core0.decode:log_msg_src cat:"debug" observed:false msgs:0> (_sparta_log_msg_source_[2])  (privacy: 0)
| | | +-rename : <top.cpu.core0.rename resource: "rename"> (privacy: 0)
| | | | +-params : <top.cpu.core0.rename.params 2 params> {builtin} (privacy: 0)
| | | | | +-num_to_rename : [<top.cpu.core0.rename.params.num_to_rename tags:[SPARTA_Parameter]>]<param uint32_t num_to_rename=2, def=2, write=0 read: 1 ignored: 0> (privacy: 0)
| | | | | +-rename_queue_depth : [<top.cpu.core0.rename.params.rename_queue_depth tags:[SPARTA_Parameter]>]<param uint32_t rename_queue_depth=10, def=10, write=0 read: 1 ignored: 0> (privacy: 0)
| | | | +-scoreboards : <top.cpu.core0.rename.scoreboards> (privacy: 0)
| | | | | +-integer : <top.cpu.core0.rename.scoreboards.integer resource: "Scoreboard"> (privacy: 0)
| | | | | | +-params : <top.cpu.core0.rename.scoreboards.integer.params 1 params> {builtin} (privacy: 0)
| | | | | | | +-latency_matrix : [<top.cpu.core0.rename.scoreboards.integer.params.latency_matrix tags:[SPARTA_Parameter]>]<param std::vector<std::vector<std::string>> latency_matrix=[["", "alu0", "fpu0", "br0"], ["alu0", "1", "1", "1"], ["fpu0", "1", "1", "1"], ["br0", "1", "1", "1"]], def=[[, alu0, fpu0, br0], [alu0, 1, 1, 1], [fpu0, 1, 1, 1], [br0, 1, 1, 1]], write=0 read: 8 ignored: 0> (privacy: 0)
| | | | | | +-ports : <top.cpu.core0.rename.scoreboards.integer.ports> (privacy: 0)
| | | | | | +-events : <top.cpu.core0.rename.scoreboards.integer.events 1 events> {builtin} (privacy: 0)
| | | | | | | +-integerupdate_payload_event : <top.cpu.core0.rename.scoreboards.integer.events.integerupdate_payload_event> (privacy: 0)
| | | | | | +-stats : <top.cpu.core0.rename.scoreboards.integer.stats 0 stats, 0 counters> {builtin} (privacy: 0)
| | | | | | +-? : <top.cpu.core0.rename.scoreboards.integer:log_msg_src cat:"info" observed:false msgs:0> (_sparta_log_msg_source_[0])  (privacy: 0)
| | | | | | +-? : <top.cpu.core0.rename.scoreboards.integer:log_msg_src cat:"warning" observed:true msgs:0> (_sparta_log_msg_source_[1])  (privacy: 0)
| | | | | | +-? : <top.cpu.core0.rename.scoreboards.integer:log_msg_src cat:"debug" observed:false msgs:0> (_sparta_log_msg_source_[2])  (privacy: 0)
| | | | | +-float : <top.cpu.core0.rename.scoreboards.float resource: "Scoreboard"> (privacy: 0)
| | | | | | +-params : <top.cpu.core0.rename.scoreboards.float.params 1 params> {builtin} (privacy: 0)
| | | | | | | +-latency_matrix : [<top.cpu.core0.rename.scoreboards.float.params.latency_matrix tags:[SPARTA_Parameter]>]<param std::vector<std::vector<std::string>> latency_matrix=[["", "alu0", "fpu0", "br0"], ["alu0", "1", "1", "1"], ["fpu0", "1", "1", "1"], ["br0", "1", "1", "1"]], def=[[, alu0, fpu0, br0], [alu0, 1, 1, 1], [fpu0, 1, 1, 1], [br0, 1, 1, 1]], write=0 read: 8 ignored: 0> (privacy: 0)
| | | | | | +-ports : <top.cpu.core0.rename.scoreboards.float.ports> (privacy: 0)
| | | | | | +-events : <top.cpu.core0.rename.scoreboards.float.events 1 events> {builtin} (privacy: 0)
| | | | | | | +-floatupdate_payload_event : <top.cpu.core0.rename.scoreboards.float.events.floatupdate_payload_event> (privacy: 0)
| | | | | | +-stats : <top.cpu.core0.rename.scoreboards.float.stats 0 stats, 0 counters> {builtin} (privacy: 0)
| | | | | | +-? : <top.cpu.core0.rename.scoreboards.float:log_msg_src cat:"info" observed:false msgs:0> (_sparta_log_msg_source_[0])  (privacy: 0)
| | | | | | +-? : <top.cpu.core0.rename.scoreboards.float:log_msg_src cat:"warning" observed:true msgs:0> (_sparta_log_msg_source_[1])  (privacy: 0)
| | | | | | +-? : <top.cpu.core0.rename.scoreboards.float:log_msg_src cat:"debug" observed:false msgs:0> (_sparta_log_msg_source_[2])  (privacy: 0)
| | | | +-ports : <top.cpu.core0.rename.ports> (privacy: 0)
| | | | | +-in_uop_queue_append : [bound to] {out_uop_queue_write (top.cpu.core0.decode.ports.out_uop_queue_write)} (privacy: 0)
| | | | | | +-events : <top.cpu.core0.rename.ports.in_uop_queue_append.events 1 events> {builtin} (privacy: 0)
| | | | | | | +-in_uop_queue_append_forward_event : <top.cpu.core0.rename.ports.in_uop_queue_append.events.in_uop_queue_append_forward_event> (privacy: 0)
| | | | | +-out_uop_queue_credits : [bound to] {in_uop_queue_credits (top.cpu.core0.decode.ports.in_uop_queue_credits)} (privacy: 0)
| | | | | +-out_dispatch_queue_write : [bound to] {in_dispatch_queue_write (top.cpu.core0.dispatch.ports.in_dispatch_queue_write)} (privacy: 0)
| | | | | +-in_dispatch_queue_credits : [bound to] {out_dispatch_queue_credits (top.cpu.core0.dispatch.ports.out_dispatch_queue_credits)} (privacy: 0)
| | | | | | +-events : <top.cpu.core0.rename.ports.in_dispatch_queue_credits.events 1 events> {builtin} (privacy: 0)
| | | | | | | +-in_dispatch_queue_credits_forward_event : <top.cpu.core0.rename.ports.in_dispatch_queue_credits.events.in_dispatch_queue_credits_forward_event> (privacy: 0)
| | | | | +-in_reorder_flush : [bound to] {out_retire_flush (top.cpu.core0.flushmanager.ports.out_retire_flush)} (privacy: 0)
| | | | | | +-events : <top.cpu.core0.rename.ports.in_reorder_flush.events 1 events> {builtin} (privacy: 0)
| | | | | | | +-in_reorder_flush_forward_event : <top.cpu.core0.rename.ports.in_reorder_flush.events.in_reorder_flush_forward_event> (privacy: 0)
| | | | +-events : <top.cpu.core0.rename.events 1 events> {builtin} (privacy: 0)
| | | | | +-rename_insts : <top.cpu.core0.rename.events.rename_insts> (privacy: 0)
| | | | +-stats : <top.cpu.core0.rename.stats 17 stats, 26 counters> {builtin} (privacy: 0)
| | | | | +-rename_uop_queue_utilization_UF : <top.cpu.core0.rename.stats.rename_uop_queue_utilization_UF val:0 normal vis:100000000> (privacy: 0)
| | | | | +-rename_uop_queue_utilization_UF_probability : <top.cpu.core0.rename.stats.rename_uop_queue_utilization_UF_probability expr:rename_uop_queue_utilization_UF / rename_uop_queue_utilization_total vis:100000000> (privacy: 0)
| | | | | +-rename_uop_queue_utilization_count0 : <top.cpu.core0.rename.stats.rename_uop_queue_utilization_count0 val:0 normal vis:0> (rename_uop_queue_utilization[0])  (privacy: 0)
| | | | | +-rename_uop_queue_utilization_count0_probability : <top.cpu.core0.rename.stats.rename_uop_queue_utilization_count0_probability expr:rename_uop_queue_utilization_count0/ rename_uop_queue_utilization_total vis:0> (privacy: 0)
| | | | | +-rename_uop_queue_utilization_count1 : <top.cpu.core0.rename.stats.rename_uop_queue_utilization_count1 val:0 normal vis:0> (rename_uop_queue_utilization[1])  (privacy: 0)
| | | | | +-rename_uop_queue_utilization_count1_probability : <top.cpu.core0.rename.stats.rename_uop_queue_utilization_count1_probability expr:rename_uop_queue_utilization_count1/ rename_uop_queue_utilization_total vis:0> (privacy: 0)
| | | | | +-rename_uop_queue_utilization_count2 : <top.cpu.core0.rename.stats.rename_uop_queue_utilization_count2 val:0 normal vis:0> (rename_uop_queue_utilization[2])  (privacy: 0)
| | | | | +-rename_uop_queue_utilization_count2_probability : <top.cpu.core0.rename.stats.rename_uop_queue_utilization_count2_probability expr:rename_uop_queue_utilization_count2/ rename_uop_queue_utilization_total vis:0> (privacy: 0)
| | | | | +-rename_uop_queue_utilization_count3 : <top.cpu.core0.rename.stats.rename_uop_queue_utilization_count3 val:0 normal vis:0> (rename_uop_queue_utilization[3])  (privacy: 0)
| | | | | +-rename_uop_queue_utilization_count3_probability : <top.cpu.core0.rename.stats.rename_uop_queue_utilization_count3_probability expr:rename_uop_queue_utilization_count3/ rename_uop_queue_utilization_total vis:0> (privacy: 0)
| | | | | +-rename_uop_queue_utilization_count4 : <top.cpu.core0.rename.stats.rename_uop_queue_utilization_count4 val:0 normal vis:0> (rename_uop_queue_utilization[4])  (privacy: 0)
| | | | | +-rename_uop_queue_utilization_count4_probability : <top.cpu.core0.rename.stats.rename_uop_queue_utilization_count4_probability expr:rename_uop_queue_utilization_count4/ rename_uop_queue_utilization_total vis:0> (privacy: 0)
| | | | | +-rename_uop_queue_utilization_count5 : <top.cpu.core0.rename.stats.rename_uop_queue_utilization_count5 val:0 normal vis:0> (rename_uop_queue_utilization[5])  (privacy: 0)
| | | | | +-rename_uop_queue_utilization_count5_probability : <top.cpu.core0.rename.stats.rename_uop_queue_utilization_count5_probability expr:rename_uop_queue_utilization_count5/ rename_uop_queue_utilization_total vis:0> (privacy: 0)
| | | | | +-rename_uop_queue_utilization_count6 : <top.cpu.core0.rename.stats.rename_uop_queue_utilization_count6 val:0 normal vis:0> (rename_uop_queue_utilization[6])  (privacy: 0)
| | | | | +-rename_uop_queue_utilization_count6_probability : <top.cpu.core0.rename.stats.rename_uop_queue_utilization_count6_probability expr:rename_uop_queue_utilization_count6/ rename_uop_queue_utilization_total vis:0> (privacy: 0)
| | | | | +-rename_uop_queue_utilization_count7 : <top.cpu.core0.rename.stats.rename_uop_queue_utilization_count7 val:0 normal vis:0> (rename_uop_queue_utilization[7])  (privacy: 0)
| | | | | +-rename_uop_queue_utilization_count7_probability : <top.cpu.core0.rename.stats.rename_uop_queue_utilization_count7_probability expr:rename_uop_queue_utilization_count7/ rename_uop_queue_utilization_total vis:0> (privacy: 0)
| | | | | +-rename_uop_queue_utilization_count8 : <top.cpu.core0.rename.stats.rename_uop_queue_utilization_count8 val:0 normal vis:0> (rename_uop_queue_utilization[8])  (privacy: 0)
| | | | | +-rename_uop_queue_utilization_count8_probability : <top.cpu.core0.rename.stats.rename_uop_queue_utilization_count8_probability expr:rename_uop_queue_utilization_count8/ rename_uop_queue_utilization_total vis:0> (privacy: 0)
| | | | | +-rename_uop_queue_utilization_count9 : <top.cpu.core0.rename.stats.rename_uop_queue_utilization_count9 val:0 normal vis:0> (rename_uop_queue_utilization[9])  (privacy: 0)
| | | | | +-rename_uop_queue_utilization_count9_probability : <top.cpu.core0.rename.stats.rename_uop_queue_utilization_count9_probability expr:rename_uop_queue_utilization_count9/ rename_uop_queue_utilization_total vis:0> (privacy: 0)
| | | | | +-rename_uop_queue_utilization_count10 : <top.cpu.core0.rename.stats.rename_uop_queue_utilization_count10 val:0 normal vis:0> (rename_uop_queue_utilization[10])  (privacy: 0)
| | | | | +-rename_uop_queue_utilization_count10_probability : <top.cpu.core0.rename.stats.rename_uop_queue_utilization_count10_probability expr:rename_uop_queue_utilization_count10/ rename_uop_queue_utilization_total vis:0> (privacy: 0)
| | | | | +-rename_uop_queue_utilization_OF : <top.cpu.core0.rename.stats.rename_uop_queue_utilization_OF val:0 normal vis:100000000> (privacy: 0)
| | | | | +-rename_uop_queue_utilization_OF_probability : <top.cpu.core0.rename.stats.rename_uop_queue_utilization_OF_probability expr:rename_uop_queue_utilization_OF / rename_uop_queue_utilization_total vis:100000000> (privacy: 0)
| | | | | +-rename_uop_queue_utilization_total : <top.cpu.core0.rename.stats.rename_uop_queue_utilization_total val:0 normal vis:1000000> (privacy: 0)
| | | | | +-rename_uop_queue_utilization_max : <top.cpu.core0.rename.stats.rename_uop_queue_utilization_max val:0 current vis:100000000> (privacy: 0)
| | | | | +-rename_uop_queue_utilization_weighted_avg : <top.cpu.core0.rename.stats.rename_uop_queue_utilization_weighted_avg expr:( ( 0 * rename_uop_queue_utilization_UF )+ ( 0 * rename_uop_queue_utilization_count0 )+ ( 1 * rename_uop_queue_utilization_count1 )+ ( 2 * rename_uop_queue_utilization_count2 )+ ( 3 * rename_uop_queue_utilization_count3 )+ ( 4 * rename_uop_queue_utilization_count4 )+ ( 5 * rename_uop_queue_utilization_count5 )+ ( 6 * rename_uop_queue_utilization_count6 )+ ( 7 * rename_uop_queue_utilization_count7 )+ ( 8 * rename_uop_queue_utilization_count8 )+ ( 9 * rename_uop_queue_utilization_count9 )+ ( 10 * rename_uop_queue_utilization_count10 ) + ( 10 * rename_uop_queue_utilization_OF ) ) / rename_uop_queue_utilization_total vis:100000000> (privacy: 0)
| | | | | +-rename_uop_queue_utilization_weighted_nonzero_avg : <top.cpu.core0.rename.stats.rename_uop_queue_utilization_weighted_nonzero_avg expr:( ( 1 * rename_uop_queue_utilization_count1 )+ ( 2 * rename_uop_queue_utilization_count2 )+ ( 3 * rename_uop_queue_utilization_count3 )+ ( 4 * rename_uop_queue_utilization_count4 )+ ( 5 * rename_uop_queue_utilization_count5 )+ ( 6 * rename_uop_queue_utilization_count6 )+ ( 7 * rename_uop_queue_utilization_count7 )+ ( 8 * rename_uop_queue_utilization_count8 )+ ( 9 * rename_uop_queue_utilization_count9 )+ ( 10 * rename_uop_queue_utilization_count10 ) + ( 10 * rename_uop_queue_utilization_OF ) )                           /                                ( rename_uop_queue_utilization_total - rename_uop_queue_utilization_count0 ) vis:100000000> (privacy: 0)
| | | | | +-rename_uop_queue_utilization_full : <top.cpu.core0.rename.stats.rename_uop_queue_utilization_full expr:rename_uop_queue_utilization_count10 + rename_uop_queue_utilization_OF vis:0> (privacy: 0)
| | | | | +-rename_uop_queue_utilization_full_probability : <top.cpu.core0.rename.stats.rename_uop_queue_utilization_full_probability expr:rename_uop_queue_utilization_full / rename_uop_queue_utilization_total vis:0> (privacy: 0)
| | | | +-? : <top.cpu.core0.rename:log_msg_src cat:"info" observed:false msgs:0> (_sparta_log_msg_source_[0])  (privacy: 0)
| | | | +-? : <top.cpu.core0.rename:log_msg_src cat:"warning" observed:true msgs:0> (_sparta_log_msg_source_[1])  (privacy: 0)
| | | | +-? : <top.cpu.core0.rename:log_msg_src cat:"debug" observed:false msgs:0> (_sparta_log_msg_source_[2])  (privacy: 0)
| | | +-dispatch : <top.cpu.core0.dispatch resource: "dispatch"> (privacy: 0)
| | | | +-params : <top.cpu.core0.dispatch.params 3 params> {builtin} (privacy: 0)
| | | | | +-num_to_dispatch : [<top.cpu.core0.dispatch.params.num_to_dispatch tags:[SPARTA_Parameter]>]<param uint32_t num_to_dispatch=2, def=2, write=0 read: 1 ignored: 0> (privacy: 0)
| | | | | +-dispatch_queue_depth : [<top.cpu.core0.dispatch.params.dispatch_queue_depth tags:[SPARTA_Parameter]>]<param uint32_t dispatch_queue_depth=10, def=10, write=0 read: 1 ignored: 0> (privacy: 0)
| | | | | +-context_weights : [<top.cpu.core0.dispatch.params.context_weights tags:[SPARTA_Parameter]>]<param std::vector<double> context_weights=[1], def=[1], write=0 read: 1 ignored: 0> (privacy: 0)
| | | | +-ports : <top.cpu.core0.dispatch.ports> (privacy: 0)
| | | | | +-in_dispatch_queue_write : [bound to] {out_dispatch_queue_write (top.cpu.core0.rename.ports.out_dispatch_queue_write)} (privacy: 0)
| | | | | | +-events : <top.cpu.core0.dispatch.ports.in_dispatch_queue_write.events 1 events> {builtin} (privacy: 0)
| | | | | | | +-in_dispatch_queue_write_forward_event : <top.cpu.core0.dispatch.ports.in_dispatch_queue_write.events.in_dispatch_queue_write_forward_event> (privacy: 0)
| | | | | +-out_dispatch_queue_credits : [bound to] {in_dispatch_queue_credits (top.cpu.core0.rename.ports.in_dispatch_queue_credits)} (privacy: 0)
| | | | | +-in_lsu_credits : [bound to] {out_lsu_credits (top.cpu.core0.lsu.ports.out_lsu_credits)} (privacy: 0)
| | | | | | +-events : <top.cpu.core0.dispatch.ports.in_lsu_credits.events 1 events> {builtin} (privacy: 0)
| | | | | | | +-in_lsu_credits_forward_event : <top.cpu.core0.dispatch.ports.in_lsu_credits.events.in_lsu_credits_forward_event> (privacy: 0)
| | | | | +-out_lsu_write : [bound to] {in_lsu_insts (top.cpu.core0.lsu.ports.in_lsu_insts)} (privacy: 0)
| | | | | +-in_reorder_buffer_credits : [bound to] {out_reorder_buffer_credits (top.cpu.core0.rob.ports.out_reorder_buffer_credits)} (privacy: 0)
| | | | | | +-events : <top.cpu.core0.dispatch.ports.in_reorder_buffer_credits.events 1 events> {builtin} (privacy: 0)
| | | | | | | +-in_reorder_buffer_credits_forward_event : <top.cpu.core0.dispatch.ports.in_reorder_buffer_credits.events.in_reorder_buffer_credits_forward_event> (privacy: 0)
| | | | | +-out_reorder_buffer_write : [bound to] {in_reorder_buffer_write (top.cpu.core0.rob.ports.in_reorder_buffer_write)} (privacy: 0)
| | | | | +-in_reorder_flush : [bound to] {out_retire_flush (top.cpu.core0.flushmanager.ports.out_retire_flush)} (privacy: 0)
| | | | | | +-events : <top.cpu.core0.dispatch.ports.in_reorder_flush.events 1 events> {builtin} (privacy: 0)
| | | | | | | +-in_reorder_flush_forward_event : <top.cpu.core0.dispatch.ports.in_reorder_flush.events.in_reorder_flush_forward_event> (privacy: 0)
| | | | | +-in_alu0_credits : [bound to] {out_scheduler_credits (top.cpu.core0.execute.alu0.ports.out_scheduler_credits)} (privacy: 0)
| | | | | | +-events : <top.cpu.core0.dispatch.ports.in_alu0_credits.events 1 events> {builtin} (privacy: 0)
| | | | | | | +-in_alu0_credits_forward_event : <top.cpu.core0.dispatch.ports.in_alu0_credits.events.in_alu0_credits_forward_event> (privacy: 0)
| | | | | +-out_alu0_write : [bound to] {in_execute_write (top.cpu.core0.execute.alu0.ports.in_execute_write)} (privacy: 0)
| | | | | +-in_fpu0_credits : [bound to] {out_scheduler_credits (top.cpu.core0.execute.fpu0.ports.out_scheduler_credits)} (privacy: 0)
| | | | | | +-events : <top.cpu.core0.dispatch.ports.in_fpu0_credits.events 1 events> {builtin} (privacy: 0)
| | | | | | | +-in_fpu0_credits_forward_event : <top.cpu.core0.dispatch.ports.in_fpu0_credits.events.in_fpu0_credits_forward_event> (privacy: 0)
| | | | | +-out_fpu0_write : [bound to] {in_execute_write (top.cpu.core0.execute.fpu0.ports.in_execute_write)} (privacy: 0)
| | | | | +-in_br0_credits : [bound to] {out_scheduler_credits (top.cpu.core0.execute.br0.ports.out_scheduler_credits)} (privacy: 0)
| | | | | | +-events : <top.cpu.core0.dispatch.ports.in_br0_credits.events 1 events> {builtin} (privacy: 0)
| | | | | | | +-in_br0_credits_forward_event : <top.cpu.core0.dispatch.ports.in_br0_credits.events.in_br0_credits_forward_event> (privacy: 0)
| | | | | +-out_br0_write : [bound to] {in_execute_write (top.cpu.core0.execute.br0.ports.in_execute_write)} (privacy: 0)
| | | | +-events : <top.cpu.core0.dispatch.events 1 events> {builtin} (privacy: 0)
| | | | | +-dispatch_event : <top.cpu.core0.dispatch.events.dispatch_event> (privacy: 0)
| | | | +-stats : <top.cpu.core0.dispatch.stats 21 stats, 37 counters> {builtin} (privacy: 0)
| | | | | +-dispatch_queue_utilization_UF : <top.cpu.core0.dispatch.stats.dispatch_queue_utilization_UF val:0 normal vis:100000000> (privacy: 0)
| | | | | +-dispatch_queue_utilization_UF_probability : <top.cpu.core0.dispatch.stats.dispatch_queue_utilization_UF_probability expr:dispatch_queue_utilization_UF / dispatch_queue_utilization_total vis:100000000> (privacy: 0)
| | | | | +-dispatch_queue_utilization_count0 : <top.cpu.core0.dispatch.stats.dispatch_queue_utilization_count0 val:0 normal vis:0> (dispatch_queue_utilization[0])  (privacy: 0)
| | | | | +-dispatch_queue_utilization_count0_probability : <top.cpu.core0.dispatch.stats.dispatch_queue_utilization_count0_probability expr:dispatch_queue_utilization_count0/ dispatch_queue_utilization_total vis:0> (privacy: 0)
| | | | | +-dispatch_queue_utilization_count1 : <top.cpu.core0.dispatch.stats.dispatch_queue_utilization_count1 val:0 normal vis:0> (dispatch_queue_utilization[1])  (privacy: 0)
| | | | | +-dispatch_queue_utilization_count1_probability : <top.cpu.core0.dispatch.stats.dispatch_queue_utilization_count1_probability expr:dispatch_queue_utilization_count1/ dispatch_queue_utilization_total vis:0> (privacy: 0)
| | | | | +-dispatch_queue_utilization_count2 : <top.cpu.core0.dispatch.stats.dispatch_queue_utilization_count2 val:0 normal vis:0> (dispatch_queue_utilization[2])  (privacy: 0)
| | | | | +-dispatch_queue_utilization_count2_probability : <top.cpu.core0.dispatch.stats.dispatch_queue_utilization_count2_probability expr:dispatch_queue_utilization_count2/ dispatch_queue_utilization_total vis:0> (privacy: 0)
| | | | | +-dispatch_queue_utilization_count3 : <top.cpu.core0.dispatch.stats.dispatch_queue_utilization_count3 val:0 normal vis:0> (dispatch_queue_utilization[3])  (privacy: 0)
| | | | | +-dispatch_queue_utilization_count3_probability : <top.cpu.core0.dispatch.stats.dispatch_queue_utilization_count3_probability expr:dispatch_queue_utilization_count3/ dispatch_queue_utilization_total vis:0> (privacy: 0)
| | | | | +-dispatch_queue_utilization_count4 : <top.cpu.core0.dispatch.stats.dispatch_queue_utilization_count4 val:0 normal vis:0> (dispatch_queue_utilization[4])  (privacy: 0)
| | | | | +-dispatch_queue_utilization_count4_probability : <top.cpu.core0.dispatch.stats.dispatch_queue_utilization_count4_probability expr:dispatch_queue_utilization_count4/ dispatch_queue_utilization_total vis:0> (privacy: 0)
| | | | | +-dispatch_queue_utilization_count5 : <top.cpu.core0.dispatch.stats.dispatch_queue_utilization_count5 val:0 normal vis:0> (dispatch_queue_utilization[5])  (privacy: 0)
| | | | | +-dispatch_queue_utilization_count5_probability : <top.cpu.core0.dispatch.stats.dispatch_queue_utilization_count5_probability expr:dispatch_queue_utilization_count5/ dispatch_queue_utilization_total vis:0> (privacy: 0)
| | | | | +-dispatch_queue_utilization_count6 : <top.cpu.core0.dispatch.stats.dispatch_queue_utilization_count6 val:0 normal vis:0> (dispatch_queue_utilization[6])  (privacy: 0)
| | | | | +-dispatch_queue_utilization_count6_probability : <top.cpu.core0.dispatch.stats.dispatch_queue_utilization_count6_probability expr:dispatch_queue_utilization_count6/ dispatch_queue_utilization_total vis:0> (privacy: 0)
| | | | | +-dispatch_queue_utilization_count7 : <top.cpu.core0.dispatch.stats.dispatch_queue_utilization_count7 val:0 normal vis:0> (dispatch_queue_utilization[7])  (privacy: 0)
| | | | | +-dispatch_queue_utilization_count7_probability : <top.cpu.core0.dispatch.stats.dispatch_queue_utilization_count7_probability expr:dispatch_queue_utilization_count7/ dispatch_queue_utilization_total vis:0> (privacy: 0)
| | | | | +-dispatch_queue_utilization_count8 : <top.cpu.core0.dispatch.stats.dispatch_queue_utilization_count8 val:0 normal vis:0> (dispatch_queue_utilization[8])  (privacy: 0)
| | | | | +-dispatch_queue_utilization_count8_probability : <top.cpu.core0.dispatch.stats.dispatch_queue_utilization_count8_probability expr:dispatch_queue_utilization_count8/ dispatch_queue_utilization_total vis:0> (privacy: 0)
| | | | | +-dispatch_queue_utilization_count9 : <top.cpu.core0.dispatch.stats.dispatch_queue_utilization_count9 val:0 normal vis:0> (dispatch_queue_utilization[9])  (privacy: 0)
| | | | | +-dispatch_queue_utilization_count9_probability : <top.cpu.core0.dispatch.stats.dispatch_queue_utilization_count9_probability expr:dispatch_queue_utilization_count9/ dispatch_queue_utilization_total vis:0> (privacy: 0)
| | | | | +-dispatch_queue_utilization_count10 : <top.cpu.core0.dispatch.stats.dispatch_queue_utilization_count10 val:0 normal vis:0> (dispatch_queue_utilization[10])  (privacy: 0)
| | | | | +-dispatch_queue_utilization_count10_probability : <top.cpu.core0.dispatch.stats.dispatch_queue_utilization_count10_probability expr:dispatch_queue_utilization_count10/ dispatch_queue_utilization_total vis:0> (privacy: 0)
| | | | | +-dispatch_queue_utilization_OF : <top.cpu.core0.dispatch.stats.dispatch_queue_utilization_OF val:0 normal vis:100000000> (privacy: 0)
| | | | | +-dispatch_queue_utilization_OF_probability : <top.cpu.core0.dispatch.stats.dispatch_queue_utilization_OF_probability expr:dispatch_queue_utilization_OF / dispatch_queue_utilization_total vis:100000000> (privacy: 0)
| | | | | +-dispatch_queue_utilization_total : <top.cpu.core0.dispatch.stats.dispatch_queue_utilization_total val:0 normal vis:1000000> (privacy: 0)
| | | | | +-dispatch_queue_utilization_max : <top.cpu.core0.dispatch.stats.dispatch_queue_utilization_max val:0 current vis:100000000> (privacy: 0)
| | | | | +-dispatch_queue_utilization_weighted_avg : <top.cpu.core0.dispatch.stats.dispatch_queue_utilization_weighted_avg expr:( ( 0 * dispatch_queue_utilization_UF )+ ( 0 * dispatch_queue_utilization_count0 )+ ( 1 * dispatch_queue_utilization_count1 )+ ( 2 * dispatch_queue_utilization_count2 )+ ( 3 * dispatch_queue_utilization_count3 )+ ( 4 * dispatch_queue_utilization_count4 )+ ( 5 * dispatch_queue_utilization_count5 )+ ( 6 * dispatch_queue_utilization_count6 )+ ( 7 * dispatch_queue_utilization_count7 )+ ( 8 * dispatch_queue_utilization_count8 )+ ( 9 * dispatch_queue_utilization_count9 )+ ( 10 * dispatch_queue_utilization_count10 ) + ( 10 * dispatch_queue_utilization_OF ) ) / dispatch_queue_utilization_total vis:100000000> (privacy: 0)
| | | | | +-dispatch_queue_utilization_weighted_nonzero_avg : <top.cpu.core0.dispatch.stats.dispatch_queue_utilization_weighted_nonzero_avg expr:( ( 1 * dispatch_queue_utilization_count1 )+ ( 2 * dispatch_queue_utilization_count2 )+ ( 3 * dispatch_queue_utilization_count3 )+ ( 4 * dispatch_queue_utilization_count4 )+ ( 5 * dispatch_queue_utilization_count5 )+ ( 6 * dispatch_queue_utilization_count6 )+ ( 7 * dispatch_queue_utilization_count7 )+ ( 8 * dispatch_queue_utilization_count8 )+ ( 9 * dispatch_queue_utilization_count9 )+ ( 10 * dispatch_queue_utilization_count10 ) + ( 10 * dispatch_queue_utilization_OF ) )                           /                                ( dispatch_queue_utilization_total - dispatch_queue_utilization_count0 ) vis:100000000> (privacy: 0)
| | | | | +-dispatch_queue_utilization_full : <top.cpu.core0.dispatch.stats.dispatch_queue_utilization_full expr:dispatch_queue_utilization_count10 + dispatch_queue_utilization_OF vis:0> (privacy: 0)
| | | | | +-dispatch_queue_utilization_full_probability : <top.cpu.core0.dispatch.stats.dispatch_queue_utilization_full_probability expr:dispatch_queue_utilization_full / dispatch_queue_utilization_total vis:0> (privacy: 0)
| | | | | +-stall_alu_busy : <top.cpu.core0.dispatch.stats.stall_alu_busy val:0 normal vis:100000000> (privacy: 0)
| | | | | +-stall_fpu_busy : <top.cpu.core0.dispatch.stats.stall_fpu_busy val:0 normal vis:100000000> (privacy: 0)
| | | | | +-stall_br_busy : <top.cpu.core0.dispatch.stats.stall_br_busy val:0 normal vis:100000000> (privacy: 0)
| | | | | +-stall_lsu_busy : <top.cpu.core0.dispatch.stats.stall_lsu_busy val:0 normal vis:100000000> (privacy: 0)
| | | | | +-stall_no_rob_credits : <top.cpu.core0.dispatch.stats.stall_no_rob_credits val:0 normal vis:100000000> (privacy: 0)
| | | | | +-stall_not_stalled : <top.cpu.core0.dispatch.stats.stall_not_stalled val:0 normal vis:100000000> (privacy: 0)
| | | | | +-count_alu_insts : <top.cpu.core0.dispatch.stats.count_alu_insts val:0 normal vis:100000000> (privacy: 0)
| | | | | +-count_fpu_insts : <top.cpu.core0.dispatch.stats.count_fpu_insts val:0 normal vis:100000000> (privacy: 0)
| | | | | +-count_br_insts : <top.cpu.core0.dispatch.stats.count_br_insts val:0 normal vis:100000000> (privacy: 0)
| | | | | +-count_lsu_insts : <top.cpu.core0.dispatch.stats.count_lsu_insts val:0 normal vis:100000000> (privacy: 0)
| | | | | +-count_rob_insts : <top.cpu.core0.dispatch.stats.count_rob_insts val:0 normal vis:100000000> (privacy: 0)
| | | | | +-count_insts_per_unit : <top.cpu.core0.dispatch.stats.count_insts_per_unit expr:dispatch_inst_count0+dispatch_inst_count1+dispatch_inst_count2+dispatch_inst_count3+dispatch_inst_count4 vis:100000000> (privacy: 0)
| | | | | | +-dispatch_inst_count0 : <top.cpu.core0.dispatch.stats.count_insts_per_unit.dispatch_inst_count0 val:0 normal vis:100000000> (privacy: 0)
| | | | | | +-dispatch_inst_count1 : <top.cpu.core0.dispatch.stats.count_insts_per_unit.dispatch_inst_count1 val:0 normal vis:100000000> (privacy: 0)
| | | | | | +-dispatch_inst_count2 : <top.cpu.core0.dispatch.stats.count_insts_per_unit.dispatch_inst_count2 val:0 normal vis:100000000> (privacy: 0)
| | | | | | +-dispatch_inst_count3 : <top.cpu.core0.dispatch.stats.count_insts_per_unit.dispatch_inst_count3 val:0 normal vis:100000000> (privacy: 0)
| | | | | | +-dispatch_inst_count4 : <top.cpu.core0.dispatch.stats.count_insts_per_unit.dispatch_inst_count4 val:0 normal vis:100000000> (privacy: 0)
| | | | | +-weighted_count_insts_per_unit : <top.cpu.core0.dispatch.stats.weighted_count_insts_per_unit expr:Testing0+Testing1+Testing2+Testing3+Testing4 vis:100000000> (privacy: 0)
| | | | | | +-Testing0 : <top.cpu.core0.dispatch.stats.weighted_count_insts_per_unit.Testing0 val:0 normal vis:100000000> (privacy: 0)
| | | | | | +-Testing1 : <top.cpu.core0.dispatch.stats.weighted_count_insts_per_unit.Testing1 val:0 normal vis:100000000> (privacy: 0)
| | | | | | +-Testing2 : <top.cpu.core0.dispatch.stats.weighted_count_insts_per_unit.Testing2 val:0 normal vis:100000000> (privacy: 0)
| | | | | | +-Testing3 : <top.cpu.core0.dispatch.stats.weighted_count_insts_per_unit.Testing3 val:0 normal vis:100000000> (privacy: 0)
| | | | | | +-Testing4 : <top.cpu.core0.dispatch.stats.weighted_count_insts_per_unit.Testing4 val:0 normal vis:100000000> (privacy: 0)
| | | | | +-context_count_alu_insts : <top.cpu.core0.dispatch.stats.context_count_alu_insts expr:dispatch_alu_inst_count0 vis:100000000> (privacy: 0)
| | | | | | +-dispatch_alu_inst_count0 : <top.cpu.core0.dispatch.stats.context_count_alu_insts.dispatch_alu_inst_count0 val:0 normal vis:100000000> (privacy: 0)
| | | | | +-count_total_insts_dispatched : <top.cpu.core0.dispatch.stats.count_total_insts_dispatched expr:count_alu_insts + count_fpu_insts + count_lsu_insts vis:100000000> (privacy: 0)
| | | | +-? : <top.cpu.core0.dispatch:log_msg_src cat:"info" observed:false msgs:0> (_sparta_log_msg_source_[0])  (privacy: 0)
| | | | +-? : <top.cpu.core0.dispatch:log_msg_src cat:"warning" observed:true msgs:0> (_sparta_log_msg_source_[1])  (privacy: 0)
| | | | +-? : <top.cpu.core0.dispatch:log_msg_src cat:"debug" observed:false msgs:0> (_sparta_log_msg_source_[2])  (privacy: 0)
| | | +-execute : <top.cpu.core0.execute resource: "execute"> (execute[0])  (privacy: 0)
| | | | +-params : <top.cpu.core0.execute.params 0 params> {builtin} (privacy: 0)
| | | | +-alu0 : <top.cpu.core0.execute.alu0 resource: "exe_pipe"> (alu[0])  (privacy: 0)
| | | | | +-params : <top.cpu.core0.execute.alu0.params 4 params> {builtin} (privacy: 0)
| | | | | | +-ignore_inst_execute_time : [<top.cpu.core0.execute.alu0.params.ignore_inst_execute_time tags:[SPARTA_Parameter]>]<param bool ignore_inst_execute_time=false, def=false, write=0 read: 1 ignored: 0> (privacy: 0)
| | | | | | +-execute_time : [<top.cpu.core0.execute.alu0.params.execute_time tags:[SPARTA_Parameter]>]<param uint32_t execute_time=1, def=1, write=0 read: 1 ignored: 0> (privacy: 0)
| | | | | | +-scheduler_size : [<top.cpu.core0.execute.alu0.params.scheduler_size tags:[SPARTA_Parameter]>]<param uint32_t scheduler_size=8, def=8, write=0 read: 1 ignored: 0> (privacy: 0)
| | | | | | +-in_order_issue : [<top.cpu.core0.execute.alu0.params.in_order_issue tags:[SPARTA_Parameter]>]<param bool in_order_issue=true, def=true, write=0 read: 1 ignored: 0> (privacy: 0)
| | | | | +-ports : <top.cpu.core0.execute.alu0.ports> (privacy: 0)
| | | | | | +-in_execute_write : [bound to] {out_alu0_write (top.cpu.core0.dispatch.ports.out_alu0_write)} (privacy: 0)
| | | | | | | +-events : <top.cpu.core0.execute.alu0.ports.in_execute_write.events 1 events> {builtin} (privacy: 0)
| | | | | | | | +-in_execute_write_forward_event : <top.cpu.core0.execute.alu0.ports.in_execute_write.events.in_execute_write_forward_event> (privacy: 0)
| | | | | | +-out_scheduler_credits : [bound to] {in_alu0_credits (top.cpu.core0.dispatch.ports.in_alu0_credits)} (privacy: 0)
| | | | | | +-in_reorder_flush : [bound to] {out_retire_flush (top.cpu.core0.flushmanager.ports.out_retire_flush)} (privacy: 0)
| | | | | | | +-events : <top.cpu.core0.execute.alu0.ports.in_reorder_flush.events 1 events> {builtin} (privacy: 0)
| | | | | | | | +-in_reorder_flush_forward_event : <top.cpu.core0.execute.alu0.ports.in_reorder_flush.events.in_reorder_flush_forward_event> (privacy: 0)
| | | | | +-events : <top.cpu.core0.execute.alu0.events 2 events> {builtin} (privacy: 0)
| | | | | | +-alu0_issue_inst : <top.cpu.core0.execute.alu0.events.alu0_issue_inst> (privacy: 0)
| | | | | | +-alu0_complete_inst : <top.cpu.core0.execute.alu0.events.alu0_complete_inst> (privacy: 0)
| | | | | +-stats : <top.cpu.core0.execute.alu0.stats 0 stats, 2 counters> {builtin} (privacy: 0)
| | | | | | +-total_insts_issued : <top.cpu.core0.execute.alu0.stats.total_insts_issued val:0 normal vis:100000000> (privacy: 0)
| | | | | | +-total_insts_executed : <top.cpu.core0.execute.alu0.stats.total_insts_executed val:0 normal vis:100000000> (privacy: 0)
| | | | | +-? : <top.cpu.core0.execute.alu0:log_msg_src cat:"info" observed:false msgs:0> (_sparta_log_msg_source_[0])  (privacy: 0)
| | | | | +-? : <top.cpu.core0.execute.alu0:log_msg_src cat:"warning" observed:true msgs:0> (_sparta_log_msg_source_[1])  (privacy: 0)
| | | | | +-? : <top.cpu.core0.execute.alu0:log_msg_src cat:"debug" observed:false msgs:0> (_sparta_log_msg_source_[2])  (privacy: 0)
| | | | +-fpu0 : <top.cpu.core0.execute.fpu0 resource: "exe_pipe"> (fpu[0])  (privacy: 0)
| | | | | +-params : <top.cpu.core0.execute.fpu0.params 4 params> {builtin} (privacy: 0)
| | | | | | +-ignore_inst_execute_time : [<top.cpu.core0.execute.fpu0.params.ignore_inst_execute_time tags:[SPARTA_Parameter]>]<param bool ignore_inst_execute_time=false, def=false, write=0 read: 1 ignored: 0> (privacy: 0)
| | | | | | +-execute_time : [<top.cpu.core0.execute.fpu0.params.execute_time tags:[SPARTA_Parameter]>]<param uint32_t execute_time=1, def=1, write=0 read: 1 ignored: 0> (privacy: 0)
| | | | | | +-scheduler_size : [<top.cpu.core0.execute.fpu0.params.scheduler_size tags:[SPARTA_Parameter]>]<param uint32_t scheduler_size=8, def=8, write=0 read: 1 ignored: 0> (privacy: 0)
| | | | | | +-in_order_issue : [<top.cpu.core0.execute.fpu0.params.in_order_issue tags:[SPARTA_Parameter]>]<param bool in_order_issue=true, def=true, write=0 read: 1 ignored: 0> (privacy: 0)
| | | | | +-ports : <top.cpu.core0.execute.fpu0.ports> (privacy: 0)
| | | | | | +-in_execute_write : [bound to] {out_fpu0_write (top.cpu.core0.dispatch.ports.out_fpu0_write)} (privacy: 0)
| | | | | | | +-events : <top.cpu.core0.execute.fpu0.ports.in_execute_write.events 1 events> {builtin} (privacy: 0)
| | | | | | | | +-in_execute_write_forward_event : <top.cpu.core0.execute.fpu0.ports.in_execute_write.events.in_execute_write_forward_event> (privacy: 0)
| | | | | | +-out_scheduler_credits : [bound to] {in_fpu0_credits (top.cpu.core0.dispatch.ports.in_fpu0_credits)} (privacy: 0)
| | | | | | +-in_reorder_flush : [bound to] {out_retire_flush (top.cpu.core0.flushmanager.ports.out_retire_flush)} (privacy: 0)
| | | | | | | +-events : <top.cpu.core0.execute.fpu0.ports.in_reorder_flush.events 1 events> {builtin} (privacy: 0)
| | | | | | | | +-in_reorder_flush_forward_event : <top.cpu.core0.execute.fpu0.ports.in_reorder_flush.events.in_reorder_flush_forward_event> (privacy: 0)
| | | | | +-events : <top.cpu.core0.execute.fpu0.events 2 events> {builtin} (privacy: 0)
| | | | | | +-fpu0_issue_inst : <top.cpu.core0.execute.fpu0.events.fpu0_issue_inst> (privacy: 0)
| | | | | | +-fpu0_complete_inst : <top.cpu.core0.execute.fpu0.events.fpu0_complete_inst> (privacy: 0)
| | | | | +-stats : <top.cpu.core0.execute.fpu0.stats 0 stats, 2 counters> {builtin} (privacy: 0)
| | | | | | +-total_insts_issued : <top.cpu.core0.execute.fpu0.stats.total_insts_issued val:0 normal vis:100000000> (privacy: 0)
| | | | | | +-total_insts_executed : <top.cpu.core0.execute.fpu0.stats.total_insts_executed val:0 normal vis:100000000> (privacy: 0)
| | | | | +-? : <top.cpu.core0.execute.fpu0:log_msg_src cat:"info" observed:false msgs:0> (_sparta_log_msg_source_[0])  (privacy: 0)
| | | | | +-? : <top.cpu.core0.execute.fpu0:log_msg_src cat:"warning" observed:true msgs:0> (_sparta_log_msg_source_[1])  (privacy: 0)
| | | | | +-? : <top.cpu.core0.execute.fpu0:log_msg_src cat:"debug" observed:false msgs:0> (_sparta_log_msg_source_[2])  (privacy: 0)
| | | | +-br0 : <top.cpu.core0.execute.br0 resource: "exe_pipe"> (br[0])  (privacy: 0)
| | | | | +-params : <top.cpu.core0.execute.br0.params 4 params> {builtin} (privacy: 0)
| | | | | | +-ignore_inst_execute_time : [<top.cpu.core0.execute.br0.params.ignore_inst_execute_time tags:[SPARTA_Parameter]>]<param bool ignore_inst_execute_time=false, def=false, write=0 read: 1 ignored: 0> (privacy: 0)
| | | | | | +-execute_time : [<top.cpu.core0.execute.br0.params.execute_time tags:[SPARTA_Parameter]>]<param uint32_t execute_time=1, def=1, write=0 read: 1 ignored: 0> (privacy: 0)
| | | | | | +-scheduler_size : [<top.cpu.core0.execute.br0.params.scheduler_size tags:[SPARTA_Parameter]>]<param uint32_t scheduler_size=8, def=8, write=0 read: 1 ignored: 0> (privacy: 0)
| | | | | | +-in_order_issue : [<top.cpu.core0.execute.br0.params.in_order_issue tags:[SPARTA_Parameter]>]<param bool in_order_issue=true, def=true, write=0 read: 1 ignored: 0> (privacy: 0)
| | | | | +-ports : <top.cpu.core0.execute.br0.ports> (privacy: 0)
| | | | | | +-in_execute_write : [bound to] {out_br0_write (top.cpu.core0.dispatch.ports.out_br0_write)} (privacy: 0)
| | | | | | | +-events : <top.cpu.core0.execute.br0.ports.in_execute_write.events 1 events> {builtin} (privacy: 0)
| | | | | | | | +-in_execute_write_forward_event : <top.cpu.core0.execute.br0.ports.in_execute_write.events.in_execute_write_forward_event> (privacy: 0)
| | | | | | +-out_scheduler_credits : [bound to] {in_br0_credits (top.cpu.core0.dispatch.ports.in_br0_credits)} (privacy: 0)
| | | | | | +-in_reorder_flush : [bound to] {out_retire_flush (top.cpu.core0.flushmanager.ports.out_retire_flush)} (privacy: 0)
| | | | | | | +-events : <top.cpu.core0.execute.br0.ports.in_reorder_flush.events 1 events> {builtin} (privacy: 0)
| | | | | | | | +-in_reorder_flush_forward_event : <top.cpu.core0.execute.br0.ports.in_reorder_flush.events.in_reorder_flush_forward_event> (privacy: 0)
| | | | | +-events : <top.cpu.core0.execute.br0.events 2 events> {builtin} (privacy: 0)
| | | | | | +-br0_issue_inst : <top.cpu.core0.execute.br0.events.br0_issue_inst> (privacy: 0)
| | | | | | +-br0_complete_inst : <top.cpu.core0.execute.br0.events.br0_complete_inst> (privacy: 0)
| | | | | +-stats : <top.cpu.core0.execute.br0.stats 0 stats, 2 counters> {builtin} (privacy: 0)
| | | | | | +-total_insts_issued : <top.cpu.core0.execute.br0.stats.total_insts_issued val:0 normal vis:100000000> (privacy: 0)
| | | | | | +-total_insts_executed : <top.cpu.core0.execute.br0.stats.total_insts_executed val:0 normal vis:100000000> (privacy: 0)
| | | | | +-? : <top.cpu.core0.execute.br0:log_msg_src cat:"info" observed:false msgs:0> (_sparta_log_msg_source_[0])  (privacy: 0)
| | | | | +-? : <top.cpu.core0.execute.br0:log_msg_src cat:"warning" observed:true msgs:0> (_sparta_log_msg_source_[1])  (privacy: 0)
| | | | | +-? : <top.cpu.core0.execute.br0:log_msg_src cat:"debug" observed:false msgs:0> (_sparta_log_msg_source_[2])  (privacy: 0)
| | | | +-ports : <top.cpu.core0.execute.ports> (privacy: 0)
| | | | +-events : <top.cpu.core0.execute.events 0 events> {builtin} (privacy: 0)
| | | | +-stats : <top.cpu.core0.execute.stats 0 stats, 0 counters> {builtin} (privacy: 0)
| | | | +-? : <top.cpu.core0.execute:log_msg_src cat:"info" observed:false msgs:0> (_sparta_log_msg_source_[0])  (privacy: 0)
| | | | +-? : <top.cpu.core0.execute:log_msg_src cat:"warning" observed:true msgs:0> (_sparta_log_msg_source_[1])  (privacy: 0)
| | | | +-? : <top.cpu.core0.execute:log_msg_src cat:"debug" observed:false msgs:0> (_sparta_log_msg_source_[2])  (privacy: 0)
| | | +-lsu : <top.cpu.core0.lsu resource: "lsu"> (privacy: 0)
| | | | +-params : <top.cpu.core0.lsu.params 10 params> {builtin} (privacy: 0)
| | | | | +-ldst_inst_queue_size : [<top.cpu.core0.lsu.params.ldst_inst_queue_size tags:[SPARTA_Parameter]>]<param uint32_t ldst_inst_queue_size=8, def=8, write=0 read: 2 ignored: 0> (privacy: 0)
| | | | | +-tlb_always_hit : [<top.cpu.core0.lsu.params.tlb_always_hit tags:[SPARTA_Parameter]>]<param bool tlb_always_hit=false, def=false, write=0 read: 1 ignored: 0> (privacy: 0)
| | | | | +-dl1_line_size : [<top.cpu.core0.lsu.params.dl1_line_size tags:[SPARTA_Parameter]>]<param uint32_t dl1_line_size=64, def=64, write=0 read: 1 ignored: 0> (privacy: 0)
| | | | | +-dl1_size_kb : [<top.cpu.core0.lsu.params.dl1_size_kb tags:[SPARTA_Parameter]>]<param uint32_t dl1_size_kb=16, def=16, write=0 read: 1 ignored: 0> (privacy: 0)
| | | | | +-dl1_associativity : [<top.cpu.core0.lsu.params.dl1_associativity tags:[SPARTA_Parameter]>]<param uint32_t dl1_associativity=8, def=8, write=0 read: 1 ignored: 0> (privacy: 0)
| | | | | +-dl1_always_hit : [<top.cpu.core0.lsu.params.dl1_always_hit tags:[SPARTA_Parameter]>]<param bool dl1_always_hit=false, def=false, write=0 read: 1 ignored: 0> (privacy: 0)
| | | | | +-issue_latency : [<top.cpu.core0.lsu.params.issue_latency tags:[SPARTA_Parameter]>]<param uint32_t issue_latency=1, def=1, write=0 read: 1 ignored: 0> (privacy: 0)
| | | | | +-mmu_latency : [<top.cpu.core0.lsu.params.mmu_latency tags:[SPARTA_Parameter]>]<param uint32_t mmu_latency=1, def=1, write=0 read: 1 ignored: 0> (privacy: 0)
| | | | | +-cache_latency : [<top.cpu.core0.lsu.params.cache_latency tags:[SPARTA_Parameter]>]<param uint32_t cache_latency=1, def=1, write=0 read: 1 ignored: 0> (privacy: 0)
| | | | | +-complete_latency : [<top.cpu.core0.lsu.params.complete_latency tags:[SPARTA_Parameter]>]<param uint32_t complete_latency=1, def=1, write=0 read: 1 ignored: 0> (privacy: 0)
| | | | +-tlb : <top.cpu.core0.lsu.tlb resource: "tlb"> (privacy: 1)
| | | | | +-params : <top.cpu.core0.lsu.tlb.params 3 params> {builtin} (privacy: 1)
| | | | | | +-tlb_page_size : [<top.cpu.core0.lsu.tlb.params.tlb_page_size tags:[SPARTA_Parameter]>]<param uint64_t tlb_page_size=4096, def=4096, write=0 read: 4 ignored: 0> (privacy: 1)
| | | | | | +-tlb_num_of_entries : [<top.cpu.core0.lsu.tlb.params.tlb_num_of_entries tags:[SPARTA_Parameter]>]<param uint64_t tlb_num_of_entries=32, def=32, write=0 read: 1 ignored: 0> (privacy: 1)
| | | | | | +-tlb_associativity : [<top.cpu.core0.lsu.tlb.params.tlb_associativity tags:[SPARTA_Parameter]>]<param uint32_t tlb_associativity=32, def=32, write=0 read: 1 ignored: 0> (privacy: 1)
| | | | | +-ports : <top.cpu.core0.lsu.tlb.ports> (privacy: 1)
| | | | | +-events : <top.cpu.core0.lsu.tlb.events 0 events> {builtin} (privacy: 1)
| | | | | +-stats : <top.cpu.core0.lsu.tlb.stats 0 stats, 1 counters> {builtin} (privacy: 1)
| | | | | | +-tlb_hits : <top.cpu.core0.lsu.tlb.stats.tlb_hits val:0 normal vis:100000000> (privacy: 1)
| | | | | +-? : <top.cpu.core0.lsu.tlb:log_msg_src cat:"info" observed:false msgs:0> (_sparta_log_msg_source_[0])  (privacy: 1)
| | | | | +-? : <top.cpu.core0.lsu.tlb:log_msg_src cat:"warning" observed:true msgs:0> (_sparta_log_msg_source_[1])  (privacy: 1)
| | | | | +-? : <top.cpu.core0.lsu.tlb:log_msg_src cat:"debug" observed:false msgs:0> (_sparta_log_msg_source_[2])  (privacy: 1)
| | | | +-ports : <top.cpu.core0.lsu.ports> (privacy: 0)
| | | | | +-in_lsu_insts : [bound to] {out_lsu_write (top.cpu.core0.dispatch.ports.out_lsu_write)} (privacy: 0)
| | | | | | +-events : <top.cpu.core0.lsu.ports.in_lsu_insts.events 1 events> {builtin} (privacy: 0)
| | | | | | | +-in_lsu_insts_forward_event : <top.cpu.core0.lsu.ports.in_lsu_insts.events.in_lsu_insts_forward_event> (privacy: 0)
| | | | | +-in_biu_ack : [bound to] {out_biu_ack (top.cpu.core0.biu.ports.out_biu_ack)} (privacy: 0)
| | | | | | +-events : <top.cpu.core0.lsu.ports.in_biu_ack.events 1 events> {builtin} (privacy: 0)
| | | | | | | +-in_biu_ack_forward_event : <top.cpu.core0.lsu.ports.in_biu_ack.events.in_biu_ack_forward_event> (privacy: 0)
| | | | | +-in_rob_retire_ack : [bound to] {out_rob_retire_ack (top.cpu.core0.rob.ports.out_rob_retire_ack)} (privacy: 0)
| | | | | | +-events : <top.cpu.core0.lsu.ports.in_rob_retire_ack.events 1 events> {builtin} (privacy: 0)
| | | | | | | +-in_rob_retire_ack_forward_event : <top.cpu.core0.lsu.ports.in_rob_retire_ack.events.in_rob_retire_ack_forward_event> (privacy: 0)
| | | | | +-in_reorder_flush : [bound to] {out_retire_flush (top.cpu.core0.flushmanager.ports.out_retire_flush)} (privacy: 0)
| | | | | | +-events : <top.cpu.core0.lsu.ports.in_reorder_flush.events 1 events> {builtin} (privacy: 0)
| | | | | | | +-in_reorder_flush_forward_event : <top.cpu.core0.lsu.ports.in_reorder_flush.events.in_reorder_flush_forward_event> (privacy: 0)
| | | | | +-out_lsu_credits : [bound to] {in_lsu_credits (top.cpu.core0.dispatch.ports.in_lsu_credits)} (privacy: 0)
| | | | | +-out_biu_req : [bound to] {in_biu_req (top.cpu.core0.biu.ports.in_biu_req)} (privacy: 0)
| | | | +-events : <top.cpu.core0.lsu.events 3 events> {builtin} (privacy: 0)
| | | | | +-issue_inst : <top.cpu.core0.lsu.events.issue_inst> (privacy: 0)
| | | | | +-mmu_drive_biu_port : <top.cpu.core0.lsu.events.mmu_drive_biu_port> (privacy: 0)
| | | | | +-cache_drive_biu_port : <top.cpu.core0.lsu.events.cache_drive_biu_port> (privacy: 0)
| | | | +-stats : <top.cpu.core0.lsu.stats 0 stats, 10 counters> {builtin} (privacy: 0)
| | | | | +-lsu_insts_dispatched : <top.cpu.core0.lsu.stats.lsu_insts_dispatched val:0 normal vis:100000000> (privacy: 0)
| | | | | +-stores_retired : <top.cpu.core0.lsu.stats.stores_retired val:0 normal vis:100000000> (privacy: 0)
| | | | | +-lsu_insts_issued : <top.cpu.core0.lsu.stats.lsu_insts_issued val:0 normal vis:100000000> (privacy: 0)
| | | | | +-lsu_insts_completed : <top.cpu.core0.lsu.stats.lsu_insts_completed val:0 normal vis:100000000> (privacy: 0)
| | | | | +-lsu_flushes : <top.cpu.core0.lsu.stats.lsu_flushes val:0 normal vis:100000000> (privacy: 0)
| | | | | +-tlb_hits : <top.cpu.core0.lsu.stats.tlb_hits val:0 normal vis:100000000> (privacy: 0)
| | | | | +-tlb_misses : <top.cpu.core0.lsu.stats.tlb_misses val:0 normal vis:100000000> (privacy: 0)
| | | | | +-dl1_cache_hits : <top.cpu.core0.lsu.stats.dl1_cache_hits val:0 normal vis:100000000> (privacy: 0)
| | | | | +-dl1_cache_misses : <top.cpu.core0.lsu.stats.dl1_cache_misses val:0 normal vis:100000000> (privacy: 0)
| | | | | +-biu_reqs : <top.cpu.core0.lsu.stats.biu_reqs val:0 normal vis:100000000> (privacy: 0)
| | | | +-? : <top.cpu.core0.lsu:log_msg_src cat:"info" observed:false msgs:0> (_sparta_log_msg_source_[0])  (privacy: 0)
| | | | +-? : <top.cpu.core0.lsu:log_msg_src cat:"warning" observed:true msgs:0> (_sparta_log_msg_source_[1])  (privacy: 0)
| | | | +-? : <top.cpu.core0.lsu:log_msg_src cat:"debug" observed:false msgs:0> (_sparta_log_msg_source_[2])  (privacy: 0)
| | | | +-l1cache : <top.cpu.core0.lsu.l1cache> (privacy: 0)
| | | | | +-preloadable : <top.cpu.core0.lsu.l1cache.preloadable> (privacy: 0)
| | | | | | +-? : <top.cpu.core0.lsu.l1cache.preloadable:log_msg_src cat:"preload_logger" observed:false msgs:0> (_sparta_log_msg_source_[0])  (privacy: 0)
| | | +-biu : <top.cpu.core0.biu resource: "biu"> (privacy: 0)
| | | | +-params : <top.cpu.core0.biu.params 2 params> {builtin} (privacy: 0)
| | | | | +-biu_req_queue_size : [<top.cpu.core0.biu.params.biu_req_queue_size tags:[SPARTA_Parameter]>]<param uint32_t biu_req_queue_size=4, def=4, write=0 read: 1 ignored: 0> (privacy: 0)
| | | | | +-biu_latency : [<top.cpu.core0.biu.params.biu_latency tags:[SPARTA_Parameter]>]<param uint32_t biu_latency=1, def=1, write=0 read: 1 ignored: 0> (privacy: 0)
| | | | +-ports : <top.cpu.core0.biu.ports> (privacy: 0)
| | | | | +-in_biu_req : [bound to] {out_biu_req (top.cpu.core0.lsu.ports.out_biu_req)} (privacy: 0)
| | | | | | +-events : <top.cpu.core0.biu.ports.in_biu_req.events 1 events> {builtin} (privacy: 0)
| | | | | | | +-in_biu_req_forward_event : <top.cpu.core0.biu.ports.in_biu_req.events.in_biu_req_forward_event> (privacy: 0)
| | | | | +-in_mss_ack_sync : [bound to] {out_mss_ack_sync (top.cpu.core0.mss.ports.out_mss_ack_sync)} (privacy: 0)
| | | | | | +-events : <top.cpu.core0.biu.ports.in_mss_ack_sync.events 1 events> {builtin} (privacy: 0)
| | | | | | | +-in_mss_ack_sync_forward_event : <top.cpu.core0.biu.ports.in_mss_ack_sync.events.in_mss_ack_sync_forward_event> (privacy: 0)
| | | | | | +-? : <top.cpu.core0.biu.ports.in_mss_ack_sync:log_msg_src cat:"pinfo" observed:false msgs:0> (_sparta_log_msg_source_[0])  (privacy: 0)
| | | | | +-out_biu_ack : [bound to] {in_biu_ack (top.cpu.core0.lsu.ports.in_biu_ack)} (privacy: 0)
| | | | | +-out_mss_req_sync : [bound to] {in_mss_req_sync (top.cpu.core0.mss.ports.in_mss_req_sync)} (privacy: 0)
| | | | | | +-? : <top.cpu.core0.biu.ports.out_mss_req_sync:log_msg_src cat:"pinfo" observed:false msgs:0> (_sparta_log_msg_source_[0])  (privacy: 0)
| | | | +-events : <top.cpu.core0.biu.events 2 events> {builtin} (privacy: 0)
| | | | | +-handle_biu_req : <top.cpu.core0.biu.events.handle_biu_req> (privacy: 0)
| | | | | +-handle_mss_ack : <top.cpu.core0.biu.events.handle_mss_ack> (privacy: 0)
| | | | +-stats : <top.cpu.core0.biu.stats 0 stats, 0 counters> {builtin} (privacy: 0)
| | | | +-? : <top.cpu.core0.biu:log_msg_src cat:"info" observed:false msgs:0> (_sparta_log_msg_source_[0])  (privacy: 0)
| | | | +-? : <top.cpu.core0.biu:log_msg_src cat:"warning" observed:true msgs:0> (_sparta_log_msg_source_[1])  (privacy: 0)
| | | | +-? : <top.cpu.core0.biu:log_msg_src cat:"debug" observed:false msgs:0> (_sparta_log_msg_source_[2])  (privacy: 0)
| | | +-mss : <top.cpu.core0.mss resource: "mss"> (privacy: 0)
| | | | +-params : <top.cpu.core0.mss.params 1 params> {builtin} (privacy: 0)
| | | | | +-mss_latency : [<top.cpu.core0.mss.params.mss_latency tags:[SPARTA_Parameter]>]<param uint32_t mss_latency=5, def=5, write=0 read: 1 ignored: 0> (privacy: 0)
| | | | +-ports : <top.cpu.core0.mss.ports> (privacy: 0)
| | | | | +-in_mss_req_sync : [bound to] {out_mss_req_sync (top.cpu.core0.biu.ports.out_mss_req_sync)} (privacy: 0)
| | | | | | +-events : <top.cpu.core0.mss.ports.in_mss_req_sync.events 1 events> {builtin} (privacy: 0)
| | | | | | | +-in_mss_req_sync_forward_event : <top.cpu.core0.mss.ports.in_mss_req_sync.events.in_mss_req_sync_forward_event> (privacy: 0)
| | | | | | +-? : <top.cpu.core0.mss.ports.in_mss_req_sync:log_msg_src cat:"pinfo" observed:false msgs:0> (_sparta_log_msg_source_[0])  (privacy: 0)
| | | | | +-out_mss_ack_sync : [bound to] {in_mss_ack_sync (top.cpu.core0.biu.ports.in_mss_ack_sync)} (privacy: 0)
| | | | | | +-? : <top.cpu.core0.mss.ports.out_mss_ack_sync:log_msg_src cat:"pinfo" observed:false msgs:0> (_sparta_log_msg_source_[0])  (privacy: 0)
| | | | +-events : <top.cpu.core0.mss.events 1 events> {builtin} (privacy: 0)
| | | | | +-handle_mss_req : <top.cpu.core0.mss.events.handle_mss_req> (privacy: 0)
| | | | +-stats : <top.cpu.core0.mss.stats 0 stats, 0 counters> {builtin} (privacy: 0)
| | | | +-? : <top.cpu.core0.mss:log_msg_src cat:"info" observed:false msgs:0> (_sparta_log_msg_source_[0])  (privacy: 0)
| | | | +-? : <top.cpu.core0.mss:log_msg_src cat:"warning" observed:true msgs:0> (_sparta_log_msg_source_[1])  (privacy: 0)
| | | | +-? : <top.cpu.core0.mss:log_msg_src cat:"debug" observed:false msgs:0> (_sparta_log_msg_source_[2])  (privacy: 0)
| | | +-rob : <top.cpu.core0.rob resource: "rob"> (privacy: 0)
| | | | +-params : <top.cpu.core0.rob.params 5 params> {builtin} (privacy: 0)
| | | | | +-num_to_retire : [<top.cpu.core0.rob.params.num_to_retire tags:[SPARTA_Parameter]>]<param uint32_t num_to_retire=2, def=2, write=0 read: 1 ignored: 0> (privacy: 0)
| | | | | +-retire_queue_depth : [<top.cpu.core0.rob.params.retire_queue_depth tags:[SPARTA_Parameter]>]<param uint32_t retire_queue_depth=30, def=30, write=0 read: 1 ignored: 0> (privacy: 0)
| | | | | +-num_insts_to_retire : [<top.cpu.core0.rob.params.num_insts_to_retire tags:[SPARTA_Parameter]>]<param uint32_t num_insts_to_retire=0, def=0, write=0 read: 1 ignored: 0> (privacy: 0)
| | | | | +-retire_heartbeat : [<top.cpu.core0.rob.params.retire_heartbeat tags:[SPARTA_Parameter]>]<param uint64_t retire_heartbeat=1000000, def=1000000, write=0 read: 1 ignored: 0> (privacy: 0)
| | | | | +-retire_timeout_interval : [<top.cpu.core0.rob.params.retire_timeout_interval tags:[SPARTA_Parameter]>]<param uint64_t retire_timeout_interval=10000, def=10000, write=0 read: 1 ignored: 0> (privacy: 0)
| | | | +-ports : <top.cpu.core0.rob.ports> (privacy: 0)
| | | | | +-in_reorder_buffer_write : [bound to] {out_reorder_buffer_write (top.cpu.core0.dispatch.ports.out_reorder_buffer_write)} (privacy: 0)
| | | | | | +-events : <top.cpu.core0.rob.ports.in_reorder_buffer_write.events 1 events> {builtin} (privacy: 0)
| | | | | | | +-in_reorder_buffer_write_forward_event : <top.cpu.core0.rob.ports.in_reorder_buffer_write.events.in_reorder_buffer_write_forward_event> (privacy: 0)
| | | | | +-out_reorder_buffer_credits : [bound to] {in_reorder_buffer_credits (top.cpu.core0.dispatch.ports.in_reorder_buffer_credits)} (privacy: 0)
| | | | | +-in_reorder_oldest_completed : [bound to] {} (privacy: 0)
| | | | | | +-events : <top.cpu.core0.rob.ports.in_reorder_oldest_completed.events 1 events> {builtin} (privacy: 0)
| | | | | | | +-in_reorder_oldest_completed_forward_event : <top.cpu.core0.rob.ports.in_reorder_oldest_completed.events.in_reorder_oldest_completed_forward_event> (privacy: 0)
| | | | | +-out_retire_flush : [bound to] {in_retire_flush (top.cpu.core0.flushmanager.ports.in_retire_flush)} (privacy: 0)
| | | | | +-out_fetch_flush_redirect : [bound to] {in_fetch_flush_redirect (top.cpu.core0.flushmanager.ports.in_fetch_flush_redirect)} (privacy: 0)
| | | | | +-out_rob_retire_ack : [bound to] {in_rob_retire_ack (top.cpu.core0.lsu.ports.in_rob_retire_ack)} (privacy: 0)
| | | | | +-in_reorder_flush : [bound to] {out_retire_flush (top.cpu.core0.flushmanager.ports.out_retire_flush)} (privacy: 0)
| | | | | | +-events : <top.cpu.core0.rob.ports.in_reorder_flush.events 1 events> {builtin} (privacy: 0)
| | | | | | | +-in_reorder_flush_forward_event : <top.cpu.core0.rob.ports.in_reorder_flush.events.in_reorder_flush_forward_event> (privacy: 0)
| | | | +-events : <top.cpu.core0.rob.events 2 events> {builtin} (privacy: 0)
| | | | | +-retire_insts : <top.cpu.core0.rob.events.retire_insts> (privacy: 0)
| | | | | +-forward_progress_check : <top.cpu.core0.rob.events.forward_progress_check> (privacy: 0)
| | | | +-stats : <top.cpu.core0.rob.stats 38 stats, 68 counters> {builtin} (privacy: 0)
| | | | | +-ipc : <top.cpu.core0.rob.stats.ipc expr:total_number_retired/cycles vis:100000000> (privacy: 0)
| | | | | +-total_number_retired : <top.cpu.core0.rob.stats.total_number_retired val:0 normal vis:100000000> (privacy: 0)
| | | | | +-total_number_of_flushes : <top.cpu.core0.rob.stats.total_number_of_flushes val:0 normal vis:100000000> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_UF : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_UF val:0 normal vis:100000000> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_UF_probability : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_UF_probability expr:ReorderBuffer_utilization_UF / ReorderBuffer_utilization_total vis:100000000> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count0 : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count0 val:0 normal vis:0> (ReorderBuffer_utilization[0])  (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count0_probability : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count0_probability expr:ReorderBuffer_utilization_count0/ ReorderBuffer_utilization_total vis:0> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count1 : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count1 val:0 normal vis:0> (ReorderBuffer_utilization[1])  (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count1_probability : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count1_probability expr:ReorderBuffer_utilization_count1/ ReorderBuffer_utilization_total vis:0> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count2 : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count2 val:0 normal vis:0> (ReorderBuffer_utilization[2])  (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count2_probability : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count2_probability expr:ReorderBuffer_utilization_count2/ ReorderBuffer_utilization_total vis:0> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count3 : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count3 val:0 normal vis:0> (ReorderBuffer_utilization[3])  (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count3_probability : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count3_probability expr:ReorderBuffer_utilization_count3/ ReorderBuffer_utilization_total vis:0> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count4 : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count4 val:0 normal vis:0> (ReorderBuffer_utilization[4])  (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count4_probability : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count4_probability expr:ReorderBuffer_utilization_count4/ ReorderBuffer_utilization_total vis:0> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count5 : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count5 val:0 normal vis:0> (ReorderBuffer_utilization[5])  (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count5_probability : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count5_probability expr:ReorderBuffer_utilization_count5/ ReorderBuffer_utilization_total vis:0> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count6 : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count6 val:0 normal vis:0> (ReorderBuffer_utilization[6])  (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count6_probability : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count6_probability expr:ReorderBuffer_utilization_count6/ ReorderBuffer_utilization_total vis:0> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count7 : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count7 val:0 normal vis:0> (ReorderBuffer_utilization[7])  (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count7_probability : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count7_probability expr:ReorderBuffer_utilization_count7/ ReorderBuffer_utilization_total vis:0> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count8 : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count8 val:0 normal vis:0> (ReorderBuffer_utilization[8])  (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count8_probability : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count8_probability expr:ReorderBuffer_utilization_count8/ ReorderBuffer_utilization_total vis:0> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count9 : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count9 val:0 normal vis:0> (ReorderBuffer_utilization[9])  (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count9_probability : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count9_probability expr:ReorderBuffer_utilization_count9/ ReorderBuffer_utilization_total vis:0> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count10 : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count10 val:0 normal vis:0> (ReorderBuffer_utilization[10])  (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count10_probability : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count10_probability expr:ReorderBuffer_utilization_count10/ ReorderBuffer_utilization_total vis:0> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count11 : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count11 val:0 normal vis:0> (ReorderBuffer_utilization[11])  (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count11_probability : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count11_probability expr:ReorderBuffer_utilization_count11/ ReorderBuffer_utilization_total vis:0> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count12 : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count12 val:0 normal vis:0> (ReorderBuffer_utilization[12])  (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count12_probability : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count12_probability expr:ReorderBuffer_utilization_count12/ ReorderBuffer_utilization_total vis:0> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count13 : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count13 val:0 normal vis:0> (ReorderBuffer_utilization[13])  (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count13_probability : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count13_probability expr:ReorderBuffer_utilization_count13/ ReorderBuffer_utilization_total vis:0> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count14 : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count14 val:0 normal vis:0> (ReorderBuffer_utilization[14])  (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count14_probability : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count14_probability expr:ReorderBuffer_utilization_count14/ ReorderBuffer_utilization_total vis:0> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count15 : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count15 val:0 normal vis:0> (ReorderBuffer_utilization[15])  (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count15_probability : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count15_probability expr:ReorderBuffer_utilization_count15/ ReorderBuffer_utilization_total vis:0> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count16 : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count16 val:0 normal vis:0> (ReorderBuffer_utilization[16])  (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count16_probability : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count16_probability expr:ReorderBuffer_utilization_count16/ ReorderBuffer_utilization_total vis:0> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count17 : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count17 val:0 normal vis:0> (ReorderBuffer_utilization[17])  (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count17_probability : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count17_probability expr:ReorderBuffer_utilization_count17/ ReorderBuffer_utilization_total vis:0> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count18 : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count18 val:0 normal vis:0> (ReorderBuffer_utilization[18])  (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count18_probability : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count18_probability expr:ReorderBuffer_utilization_count18/ ReorderBuffer_utilization_total vis:0> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count19 : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count19 val:0 normal vis:0> (ReorderBuffer_utilization[19])  (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count19_probability : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count19_probability expr:ReorderBuffer_utilization_count19/ ReorderBuffer_utilization_total vis:0> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count20 : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count20 val:0 normal vis:0> (ReorderBuffer_utilization[20])  (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count20_probability : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count20_probability expr:ReorderBuffer_utilization_count20/ ReorderBuffer_utilization_total vis:0> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count21 : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count21 val:0 normal vis:0> (ReorderBuffer_utilization[21])  (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count21_probability : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count21_probability expr:ReorderBuffer_utilization_count21/ ReorderBuffer_utilization_total vis:0> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count22 : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count22 val:0 normal vis:0> (ReorderBuffer_utilization[22])  (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count22_probability : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count22_probability expr:ReorderBuffer_utilization_count22/ ReorderBuffer_utilization_total vis:0> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count23 : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count23 val:0 normal vis:0> (ReorderBuffer_utilization[23])  (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count23_probability : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count23_probability expr:ReorderBuffer_utilization_count23/ ReorderBuffer_utilization_total vis:0> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count24 : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count24 val:0 normal vis:0> (ReorderBuffer_utilization[24])  (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count24_probability : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count24_probability expr:ReorderBuffer_utilization_count24/ ReorderBuffer_utilization_total vis:0> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count25 : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count25 val:0 normal vis:0> (ReorderBuffer_utilization[25])  (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count25_probability : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count25_probability expr:ReorderBuffer_utilization_count25/ ReorderBuffer_utilization_total vis:0> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count26 : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count26 val:0 normal vis:0> (ReorderBuffer_utilization[26])  (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count26_probability : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count26_probability expr:ReorderBuffer_utilization_count26/ ReorderBuffer_utilization_total vis:0> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count27 : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count27 val:0 normal vis:0> (ReorderBuffer_utilization[27])  (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count27_probability : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count27_probability expr:ReorderBuffer_utilization_count27/ ReorderBuffer_utilization_total vis:0> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count28 : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count28 val:0 normal vis:0> (ReorderBuffer_utilization[28])  (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count28_probability : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count28_probability expr:ReorderBuffer_utilization_count28/ ReorderBuffer_utilization_total vis:0> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count29 : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count29 val:0 normal vis:0> (ReorderBuffer_utilization[29])  (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count29_probability : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count29_probability expr:ReorderBuffer_utilization_count29/ ReorderBuffer_utilization_total vis:0> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count30 : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count30 val:0 normal vis:0> (ReorderBuffer_utilization[30])  (privacy: 0)
| | | | | +-ReorderBuffer_utilization_count30_probability : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_count30_probability expr:ReorderBuffer_utilization_count30/ ReorderBuffer_utilization_total vis:0> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_OF : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_OF val:0 normal vis:100000000> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_OF_probability : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_OF_probability expr:ReorderBuffer_utilization_OF / ReorderBuffer_utilization_total vis:100000000> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_total : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_total val:0 normal vis:1000000> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_max : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_max val:0 current vis:100000000> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_weighted_avg : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_weighted_avg expr:( ( 0 * ReorderBuffer_utilization_UF )+ ( 0 * ReorderBuffer_utilization_count0 )+ ( 1 * ReorderBuffer_utilization_count1 )+ ( 2 * ReorderBuffer_utilization_count2 )+ ( 3 * ReorderBuffer_utilization_count3 )+ ( 4 * ReorderBuffer_utilization_count4 )+ ( 5 * ReorderBuffer_utilization_count5 )+ ( 6 * ReorderBuffer_utilization_count6 )+ ( 7 * ReorderBuffer_utilization_count7 )+ ( 8 * ReorderBuffer_utilization_count8 )+ ( 9 * ReorderBuffer_utilization_count9 )+ ( 10 * ReorderBuffer_utilization_count10 )+ ( 11 * ReorderBuffer_utilization_count11 )+ ( 12 * ReorderBuffer_utilization_count12 )+ ( 13 * ReorderBuffer_utilization_count13 )+ ( 14 * ReorderBuffer_utilization_count14 )+ ( 15 * ReorderBuffer_utilization_count15 )+ ( 16 * ReorderBuffer_utilization_count16 )+ ( 17 * ReorderBuffer_utilization_count17 )+ ( 18 * ReorderBuffer_utilization_count18 )+ ( 19 * ReorderBuffer_utilization_count19 )+ ( 20 * ReorderBuffer_utilization_count20 )+ ( 21 * ReorderBuffer_utilization_count21 )+ ( 22 * ReorderBuffer_utilization_count22 )+ ( 23 * ReorderBuffer_utilization_count23 )+ ( 24 * ReorderBuffer_utilization_count24 )+ ( 25 * ReorderBuffer_utilization_count25 )+ ( 26 * ReorderBuffer_utilization_count26 )+ ( 27 * ReorderBuffer_utilization_count27 )+ ( 28 * ReorderBuffer_utilization_count28 )+ ( 29 * ReorderBuffer_utilization_count29 )+ ( 30 * ReorderBuffer_utilization_count30 ) + ( 30 * ReorderBuffer_utilization_OF ) ) / ReorderBuffer_utilization_total vis:100000000> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_weighted_nonzero_avg : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_weighted_nonzero_avg expr:( ( 1 * ReorderBuffer_utilization_count1 )+ ( 2 * ReorderBuffer_utilization_count2 )+ ( 3 * ReorderBuffer_utilization_count3 )+ ( 4 * ReorderBuffer_utilization_count4 )+ ( 5 * ReorderBuffer_utilization_count5 )+ ( 6 * ReorderBuffer_utilization_count6 )+ ( 7 * ReorderBuffer_utilization_count7 )+ ( 8 * ReorderBuffer_utilization_count8 )+ ( 9 * ReorderBuffer_utilization_count9 )+ ( 10 * ReorderBuffer_utilization_count10 )+ ( 11 * ReorderBuffer_utilization_count11 )+ ( 12 * ReorderBuffer_utilization_count12 )+ ( 13 * ReorderBuffer_utilization_count13 )+ ( 14 * ReorderBuffer_utilization_count14 )+ ( 15 * ReorderBuffer_utilization_count15 )+ ( 16 * ReorderBuffer_utilization_count16 )+ ( 17 * ReorderBuffer_utilization_count17 )+ ( 18 * ReorderBuffer_utilization_count18 )+ ( 19 * ReorderBuffer_utilization_count19 )+ ( 20 * ReorderBuffer_utilization_count20 )+ ( 21 * ReorderBuffer_utilization_count21 )+ ( 22 * ReorderBuffer_utilization_count22 )+ ( 23 * ReorderBuffer_utilization_count23 )+ ( 24 * ReorderBuffer_utilization_count24 )+ ( 25 * ReorderBuffer_utilization_count25 )+ ( 26 * ReorderBuffer_utilization_count26 )+ ( 27 * ReorderBuffer_utilization_count27 )+ ( 28 * ReorderBuffer_utilization_count28 )+ ( 29 * ReorderBuffer_utilization_count29 )+ ( 30 * ReorderBuffer_utilization_count30 ) + ( 30 * ReorderBuffer_utilization_OF ) )                           /                                ( ReorderBuffer_utilization_total - ReorderBuffer_utilization_count0 ) vis:100000000> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_full : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_full expr:ReorderBuffer_utilization_count30 + ReorderBuffer_utilization_OF vis:0> (privacy: 0)
| | | | | +-ReorderBuffer_utilization_full_probability : <top.cpu.core0.rob.stats.ReorderBuffer_utilization_full_probability expr:ReorderBuffer_utilization_full / ReorderBuffer_utilization_total vis:0> (privacy: 0)
| | | | +-? : <top.cpu.core0.rob:log_msg_src cat:"info" observed:false msgs:0> (_sparta_log_msg_source_[0])  (privacy: 0)
| | | | +-? : <top.cpu.core0.rob:log_msg_src cat:"warning" observed:true msgs:0> (_sparta_log_msg_source_[1])  (privacy: 0)
| | | | +-? : <top.cpu.core0.rob:log_msg_src cat:"debug" observed:false msgs:0> (_sparta_log_msg_source_[2])  (privacy: 0)
| | | +-preloader : <top.cpu.core0.preloader resource: "preloader"> (privacy: 0)
| | | | +-params : <top.cpu.core0.preloader.params 1 params> {builtin} (privacy: 0)
| | | | | +-preload_file : [<top.cpu.core0.preloader.params.preload_file tags:[SPARTA_Parameter]>]<param std::string preload_file=, def=, write=0 read: 1 ignored: 0> (privacy: 0)
| | | +-mavis : <top.cpu.core0.mavis resource: "mavis"> (privacy: 0)
| | | | +-params : <top.cpu.core0.mavis.params 5 params> {builtin} (privacy: 0)
| | | | | +-isa_file_path : [<top.cpu.core0.mavis.params.isa_file_path tags:[SPARTA_Parameter]>]<param std::string isa_file_path=mavis_isa_files, def=mavis_isa_files, write=0 read: 1 ignored: 0> (privacy: 0)
| | | | | +-uarch_file_path : [<top.cpu.core0.mavis.params.uarch_file_path tags:[SPARTA_Parameter]>]<param std::string uarch_file_path=arches/isa_json, def=arches/isa_json, write=0 read: 2 ignored: 0> (privacy: 0)
| | | | | +-pseudo_file_path : [<top.cpu.core0.mavis.params.pseudo_file_path tags:[SPARTA_Parameter]>]<param std::string pseudo_file_path=, def=, write=0 read: 1 ignored: 0> (privacy: 0)
| | | | | +-uarch_overrides_json : [<top.cpu.core0.mavis.params.uarch_overrides_json tags:[SPARTA_Parameter]>]<param std::string uarch_overrides_json=, def=, write=0 read: 1 ignored: 0> (privacy: 0)
| | | | | +-uarch_overrides : [<top.cpu.core0.mavis.params.uarch_overrides tags:[SPARTA_Parameter]>]<param std::vector<std::string> uarch_overrides=[], def=[], write=0 read: 1 ignored: 0> (privacy: 0)
| | | | +-ports : <top.cpu.core0.mavis.ports> (privacy: 0)
| | | | +-events : <top.cpu.core0.mavis.events 0 events> {builtin} (privacy: 0)
| | | | +-stats : <top.cpu.core0.mavis.stats 0 stats, 0 counters> {builtin} (privacy: 0)
| | | | +-? : <top.cpu.core0.mavis:log_msg_src cat:"info" observed:false msgs:0> (_sparta_log_msg_source_[0])  (privacy: 0)
| | | | +-? : <top.cpu.core0.mavis:log_msg_src cat:"warning" observed:true msgs:0> (_sparta_log_msg_source_[1])  (privacy: 0)
| | | | +-? : <top.cpu.core0.mavis:log_msg_src cat:"debug" observed:false msgs:0> (_sparta_log_msg_source_[2])  (privacy: 0)
| | | +-ports : <top.cpu.core0.ports> (privacy: 0)
| | | +-events : <top.cpu.core0.events 0 events> {builtin} (privacy: 0)
| | | +-stats : <top.cpu.core0.stats 0 stats, 0 counters> {builtin} (privacy: 0)
| | | +-? : <top.cpu.core0:log_msg_src cat:"info" observed:false msgs:0> (_sparta_log_msg_source_[0])  (privacy: 0)
| | | +-? : <top.cpu.core0:log_msg_src cat:"warning" observed:true msgs:0> (_sparta_log_msg_source_[1])  (privacy: 0)
| | | +-? : <top.cpu.core0:log_msg_src cat:"debug" observed:false msgs:0> (_sparta_log_msg_source_[2])  (privacy: 0)
| | +-ports : <top.cpu.ports> (privacy: 0)
| | +-events : <top.cpu.events 0 events> {builtin} (privacy: 0)
| | +-stats : <top.cpu.stats 0 stats, 0 counters> {builtin} (privacy: 0)
| | +-? : <top.cpu:log_msg_src cat:"info" observed:false msgs:0> (_sparta_log_msg_source_[0])  (privacy: 0)
| | +-? : <top.cpu:log_msg_src cat:"warning" observed:true msgs:0> (_sparta_log_msg_source_[1])  (privacy: 0)
| | +-? : <top.cpu:log_msg_src cat:"debug" observed:false msgs:0> (_sparta_log_msg_source_[2])  (privacy: 0)
| +-sparta_expression_trigger_fired : <top.sparta_expression_trigger_fired name:"sparta_expression_trigger_fired" datat:(std::__cxx11::basic_string<char, std::char_traits<char>, std::allocator<char> >)  observers:0 posted:0> (privacy: 0)
+-meta : <meta (root)> (privacy: 0)
| +-descendant_attached : <meta.descendant_attached name:"descendant_attached" datat:(sparta::TreeNode)  observers:0 posted:4> (privacy: 0)
| +-params : <meta.params 2 params> {builtin} (privacy: 0)
| | +-architecture : [<meta.params.architecture tags:[SPARTA_Parameter]>]<param std::string architecture=small_core, def=NONE, write=1 read: 0 ignored: 0> (privacy: 0)
| | +-is_final_config : [<meta.params.is_final_config tags:[SPARTA_Parameter]>]<param bool is_final_config=false, def=false, write=0 read: 0 ignored: 1> (privacy: 0)
+-clocks : <clocks (root)> (privacy: 0)
| +-descendant_attached : <clocks.descendant_attached name:"descendant_attached" datat:(sparta::TreeNode)  observers:0 posted:4> (privacy: 0)
| +-Root : <Clock Root period=1> (privacy: 0)
| | +-stats : <clocks.Root.stats 0 stats, 1 counters> {builtin} (privacy: 0)
| | | +-cycles : <clocks.Root.stats.cycles val:0 normal vis:100000000> (privacy: 0)
Preparing to run...
User specified --no-run or another command with "no-run" semantics. Skipping run
Inst Allocator: 478 Inst objects allocated/created
Inst Allocator: 478 Inst objects allocated/created
Inst Allocator: 0 Inst objects allocated/created

