// Seed: 1399074853
module module_0 (
    id_1
);
  inout wire id_1;
  assign id_1 = id_1 - 1;
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    input wand id_2,
    input uwire id_3,
    input uwire id_4,
    input wire id_5,
    output uwire id_6,
    input uwire id_7,
    output tri id_8,
    output wand id_9,
    output logic id_10,
    input tri1 id_11,
    input wire id_12
);
  uwire id_14;
  wire id_15;
  supply0 id_16;
  always id_10 <= -1'h0;
  module_0 modCall_1 (id_15);
  wire id_17;
  assign id_16 = id_14;
  wire id_18;
  wire id_19, id_20, id_21;
  assign id_16 = id_12;
endmodule
