****************************************
Report : qor
Design : ALU_votegui
Version: U-2022.12
Date   : Mon Apr 28 13:45:26 2025
****************************************
Information: The RC mode used is DR for design 'ALU_votegui'. (NEX-022)
---extraction options---
Corner: setup_ss0p72v125c
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
Corner: hold_ff0p88v125c
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
Global options:
 late_ccap_threshold       : 0.0005 pF
 late_ccap_ratio           : 0.03
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : false
---app options---
 host.max_cores                   : 8
 extract.connect_open           : true
 extract.enable_coupling_cap    : true
Extracting design: ALU_votegui 
Information: coupling capacitance is created explicitly. (NEX-029)
Information: 467 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 467, routed nets = 467, across physical hierarchy nets = 0, parasitics cached nets = 467, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Update timing is using PrimeTime delay calculation. (TIM-201)
Information: Timer using 'PrimeTime Delay Calculation, SI, Timing Window Analysis, AWP, CRPR'. (TIM-050)



Cell Count
----------------------------------------
Hierarchical Cell Count:              6
Hierarchical Port Count:            565
Leaf Cell Count:                    377
Buf/Inv Cell Count:                 121
Buf Cell Count:                     108
Inv Cell Count:                      13
CT Buf/Inv Cell Count:                0
Combinational Cell Count:           339
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    0
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:               38
   Integrated Clock-Gating Cell Count:                     0
   Sequential Macro Cell Count:                            0
   Single-bit Sequential Cell Count:                       38
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:             163.214
Noncombinational Area:           49.550
Buf/Inv Area:                    50.394
Total Buffer Area:               45.466
Total Inverter Area:              4.928
Macro/Black Box Area:             0.000
Net Area:                             0
Net XLength:                   3889.485
Net YLength:                   3211.708
----------------------------------------
Cell Area (netlist):                           212.765
Cell Area (netlist and physical only):        2258.894
Net Length:                    7101.193


Design Rules
----------------------------------------
Total Number of Nets:               469
Nets with Violations:                 0
Max Trans Violations:                 0
Max Cap Violations:                   0
----------------------------------------

1
****************************************
Report : qor
        -summary
Design : ALU_votegui
Version: U-2022.12
Date   : Mon Apr 28 13:45:27 2025
****************************************
Information: Timer using 'PrimeTime Delay Calculation, SI, Timing Window Analysis, AWP, CRPR'. (TIM-050)

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
func::setup_ss0p72v125c (Setup)             --          0.000              0
Design             (Setup)               --          0.000              0

func::hold_ff0p88v125c (Hold)             --          0.000              0
Design             (Hold)                --          0.000              0
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                           212.765
Cell Area (netlist and physical only):        2258.894
Nets with DRC Violations:        0
1
