

================================================================
== Vivado HLS Report for 'B_IO_L2_in_inter_trans'
================================================================
* Date:           Wed Jun  9 18:39:14 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel3_u250
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.433 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |        ?|        ?|      2051|          -|          -|     ?|    no    |
        | + Loop 1.1  |     2048|     2048|         2|          1|          1|  2048|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4096 x i256]* %local_B_V, [1 x i8]* @p_str, [12 x i8]* @p_str7, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%idx_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %idx)"   --->   Operation 9 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%local_B_V_addr_3 = getelementptr [4096 x i256]* %local_B_V, i64 0, i64 2048"   --->   Operation 10 'getelementptr' 'local_B_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(i256* %local_B_V_addr_3, [1 x i8]* @p_str, [12 x i8]* @p_str7, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.60ns)   --->   "br label %1" [src/kernel_kernel_new.cpp:304]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.65>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%p_04_0 = phi i4 [ %idx_read, %0 ], [ %c3_V, %4 ]"   --->   Operation 13 'phi' 'p_04_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_107 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %p_04_0, i32 3)" [src/kernel_kernel_new.cpp:304]   --->   Operation 14 'bitselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %tmp_107, label %.loopexit, label %.preheader118.preheader" [src/kernel_kernel_new.cpp:304]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.65ns)   --->   "%icmp_ln879 = icmp eq i4 %p_04_0, %idx_read" [src/kernel_kernel_new.cpp:312]   --->   Operation 16 'icmp' 'icmp_ln879' <Predicate = (!tmp_107)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.60ns)   --->   "br label %.preheader" [src/kernel_kernel_new.cpp:306]   --->   Operation 17 'br' <Predicate = (!tmp_107)> <Delay = 0.60>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "ret void" [src/kernel_kernel_new.cpp:320]   --->   Operation 18 'ret' <Predicate = (tmp_107)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.34>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i12 [ 0, %.preheader118.preheader ], [ %add_ln306, %hls_label_6_end ]" [src/kernel_kernel_new.cpp:306]   --->   Operation 19 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%p_053_0 = phi i7 [ 0, %.preheader118.preheader ], [ %select_ln544_111, %hls_label_6_end ]" [src/kernel_kernel_new.cpp:313]   --->   Operation 20 'phi' 'p_053_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%p_067_0 = phi i6 [ 0, %.preheader118.preheader ], [ %c5_V, %hls_label_6_end ]"   --->   Operation 21 'phi' 'p_067_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.62ns)   --->   "%icmp_ln306 = icmp eq i12 %indvar_flatten, -2048" [src/kernel_kernel_new.cpp:306]   --->   Operation 22 'icmp' 'icmp_ln306' <Predicate = true> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.52ns)   --->   "%add_ln306 = add i12 %indvar_flatten, 1" [src/kernel_kernel_new.cpp:306]   --->   Operation 23 'add' 'add_ln306' <Predicate = true> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln306, label %4, label %hls_label_6_begin" [src/kernel_kernel_new.cpp:306]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.40ns)   --->   "%c4_V = add i7 %p_053_0, 1" [src/kernel_kernel_new.cpp:306]   --->   Operation 25 'add' 'c4_V' <Predicate = (!icmp_ln306)> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.61ns)   --->   "%icmp_ln308 = icmp eq i6 %p_067_0, -32" [src/kernel_kernel_new.cpp:308]   --->   Operation 26 'icmp' 'icmp_ln308' <Predicate = (!icmp_ln306)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.29ns)   --->   "%select_ln544 = select i1 %icmp_ln308, i6 0, i6 %p_067_0" [src/kernel_kernel_new.cpp:313]   --->   Operation 27 'select' 'select_ln544' <Predicate = (!icmp_ln306)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.30ns)   --->   "%select_ln544_111 = select i1 %icmp_ln308, i7 %c4_V, i7 %p_053_0" [src/kernel_kernel_new.cpp:313]   --->   Operation 28 'select' 'select_ln544_111' <Predicate = (!icmp_ln306)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %2, label %3" [src/kernel_kernel_new.cpp:312]   --->   Operation 29 'br' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.43ns)   --->   "%c5_V = add i6 %select_ln544, 1" [src/kernel_kernel_new.cpp:308]   --->   Operation 30 'add' 'c5_V' <Predicate = (!icmp_ln306)> <Delay = 0.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%empty_867 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048)"   --->   Operation 31 'speclooptripcount' 'empty_867' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_s = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %select_ln544_111, i5 0)" [src/kernel_kernel_new.cpp:313]   --->   Operation 32 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln308 = zext i12 %tmp_s to i13" [src/kernel_kernel_new.cpp:308]   --->   Operation 33 'zext' 'zext_ln308' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [src/kernel_kernel_new.cpp:308]   --->   Operation 34 'specregionbegin' 'tmp' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel_new.cpp:309]   --->   Operation 35 'specpipeline' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.21ns)   --->   "%tmp_V = call i256 @_ssdm_op_Read.ap_fifo.volatile.i256P(i256* %fifo_B_in_V_V)" [src/kernel_kernel_new.cpp:311]   --->   Operation 36 'read' 'tmp_V' <Predicate = (!icmp_ln306)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 0> <FIFO>
ST_4 : Operation 37 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i256P(i256* %fifo_B_out_V_V, i256 %tmp_V)" [src/kernel_kernel_new.cpp:315]   --->   Operation 37 'write' <Predicate = (!icmp_ln879)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 0> <FIFO>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "br label %hls_label_6_end"   --->   Operation 38 'br' <Predicate = (!icmp_ln879)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i6 %select_ln544 to i13" [src/kernel_kernel_new.cpp:313]   --->   Operation 39 'zext' 'zext_ln321' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln321 = add i13 %zext_ln308, %zext_ln321" [src/kernel_kernel_new.cpp:313]   --->   Operation 40 'add' 'add_ln321' <Predicate = (icmp_ln879)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 41 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln321_3 = add i13 %add_ln321, 2048" [src/kernel_kernel_new.cpp:313]   --->   Operation 41 'add' 'add_ln321_3' <Predicate = (icmp_ln879)> <Delay = 0.73> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln321_211 = zext i13 %add_ln321_3 to i64" [src/kernel_kernel_new.cpp:313]   --->   Operation 42 'zext' 'zext_ln321_211' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%local_B_V_addr = getelementptr [4096 x i256]* %local_B_V, i64 0, i64 %zext_ln321_211" [src/kernel_kernel_new.cpp:313]   --->   Operation 43 'getelementptr' 'local_B_V_addr' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.15ns)   --->   "store i256 %tmp_V, i256* %local_B_V_addr, align 32" [src/kernel_kernel_new.cpp:313]   --->   Operation 44 'store' <Predicate = (icmp_ln879)> <Delay = 1.15> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 4096> <RAM>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "br label %hls_label_6_end" [src/kernel_kernel_new.cpp:314]   --->   Operation 45 'br' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp)" [src/kernel_kernel_new.cpp:317]   --->   Operation 46 'specregionend' 'empty' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "br label %.preheader" [src/kernel_kernel_new.cpp:308]   --->   Operation 47 'br' <Predicate = (!icmp_ln306)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.33>
ST_5 : Operation 48 [1/1] (0.33ns)   --->   "%c3_V = add i4 %p_04_0, 1" [src/kernel_kernel_new.cpp:304]   --->   Operation 48 'add' 'c3_V' <Predicate = true> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "br label %1" [src/kernel_kernel_new.cpp:304]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c3.V') with incoming values : ('idx') ('c3.V', src/kernel_kernel_new.cpp:304) [13]  (0.603 ns)

 <State 2>: 0.656ns
The critical path consists of the following:
	'phi' operation ('c3.V') with incoming values : ('idx') ('c3.V', src/kernel_kernel_new.cpp:304) [13]  (0 ns)
	'icmp' operation ('icmp_ln879', src/kernel_kernel_new.cpp:312) [17]  (0.656 ns)

 <State 3>: 1.35ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('c5.V', src/kernel_kernel_new.cpp:308) [22]  (0 ns)
	'icmp' operation ('icmp_ln308', src/kernel_kernel_new.cpp:308) [29]  (0.619 ns)
	'select' operation ('select_ln544', src/kernel_kernel_new.cpp:313) [30]  (0.293 ns)
	'add' operation ('c5.V', src/kernel_kernel_new.cpp:308) [51]  (0.434 ns)

 <State 4>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_B_in_V_V' (src/kernel_kernel_new.cpp:311) [36]  (1.22 ns)
	fifo write on port 'fifo_B_out_V_V' (src/kernel_kernel_new.cpp:315) [39]  (1.22 ns)

 <State 5>: 0.336ns
The critical path consists of the following:
	'add' operation ('c3.V', src/kernel_kernel_new.cpp:304) [54]  (0.336 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
