
*** Running vivado
    with args -log AXI_SevenSegmentDriver_0.vds -m64 -mode batch -messageDb vivado.pb -notrace -source AXI_SevenSegmentDriver_0.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source AXI_SevenSegmentDriver_0.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ECE_3700/3700-supreme-fiesta/1_Embedded_Processor_Systems/ip_repo/AXI_SevenSegmentDriver_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ECE_3700/3700-supreme-fiesta/IP_REPO'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ECE_3700/Vivado/IP_REPO/SevenSegmentDriver'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'usu.edu:ECE3700:SevenSegmentDriver:1.0'. The one found in IP location 'c:/ECE_3700/3700-supreme-fiesta/IP_REPO/SevenSegmentDriver' will take precedence over the same IP in location c:/ECE_3700/Vivado/IP_REPO/SevenSegmentDriver
WARNING: [IP_Flow 19-3664] IP 'AXI_SevenSegmentDriver_0' generated file not found 'c:/ECE_3700/3700-supreme-fiesta/1_Embedded_Processor_Systems/ip_repo/AXI_SevenSegmentDriver_1.0/src/AXI_SevenSegmentDriver_0/AXI_SevenSegmentDriver_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'AXI_SevenSegmentDriver_0' generated file not found 'c:/ECE_3700/3700-supreme-fiesta/1_Embedded_Processor_Systems/ip_repo/AXI_SevenSegmentDriver_1.0/src/AXI_SevenSegmentDriver_0/AXI_SevenSegmentDriver_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'AXI_SevenSegmentDriver_0' generated file not found 'c:/ECE_3700/3700-supreme-fiesta/1_Embedded_Processor_Systems/ip_repo/AXI_SevenSegmentDriver_1.0/src/AXI_SevenSegmentDriver_0/AXI_SevenSegmentDriver_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'AXI_SevenSegmentDriver_0' generated file not found 'c:/ECE_3700/3700-supreme-fiesta/1_Embedded_Processor_Systems/ip_repo/AXI_SevenSegmentDriver_1.0/src/AXI_SevenSegmentDriver_0/AXI_SevenSegmentDriver_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'AXI_SevenSegmentDriver_0' generated file not found 'c:/ECE_3700/3700-supreme-fiesta/1_Embedded_Processor_Systems/ip_repo/AXI_SevenSegmentDriver_1.0/src/AXI_SevenSegmentDriver_0/AXI_SevenSegmentDriver_0_sim_netlist.vhdl'. Please regenerate to continue.
Command: synth_design -top AXI_SevenSegmentDriver_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-1223] The version limit for your license is '2017.02' and will expire in -389 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 316.570 ; gain = 145.320
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AXI_SevenSegmentDriver_0' [c:/ECE_3700/3700-supreme-fiesta/1_Embedded_Processor_Systems/ip_repo/AXI_SevenSegmentDriver_1.0/src/AXI_SevenSegmentDriver_0/synth/AXI_SevenSegmentDriver_0.v:57]
INFO: [Synth 8-638] synthesizing module 'AXI_SevenSegmentDriver_v1_0' [c:/ECE_3700/3700-supreme-fiesta/1_Embedded_Processor_Systems/ip_repo/AXI_SevenSegmentDriver_1.0/src/AXI_SevenSegmentDriver_0/hdl/AXI_SevenSegmentDriver_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'AXI_SevenSegmentDriver_v1_0_S00_AXI' [c:/ECE_3700/3700-supreme-fiesta/1_Embedded_Processor_Systems/ip_repo/AXI_SevenSegmentDriver_1.0/src/AXI_SevenSegmentDriver_0/hdl/AXI_SevenSegmentDriver_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/ECE_3700/3700-supreme-fiesta/1_Embedded_Processor_Systems/ip_repo/AXI_SevenSegmentDriver_1.0/src/AXI_SevenSegmentDriver_0/hdl/AXI_SevenSegmentDriver_v1_0_S00_AXI.v:223]
INFO: [Synth 8-226] default block is never used [c:/ECE_3700/3700-supreme-fiesta/1_Embedded_Processor_Systems/ip_repo/AXI_SevenSegmentDriver_1.0/src/AXI_SevenSegmentDriver_0/hdl/AXI_SevenSegmentDriver_v1_0_S00_AXI.v:364]
INFO: [Synth 8-256] done synthesizing module 'AXI_SevenSegmentDriver_v1_0_S00_AXI' (1#1) [c:/ECE_3700/3700-supreme-fiesta/1_Embedded_Processor_Systems/ip_repo/AXI_SevenSegmentDriver_1.0/src/AXI_SevenSegmentDriver_0/hdl/AXI_SevenSegmentDriver_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'AXI_SevenSegmentDriver_v1_0' (2#1) [c:/ECE_3700/3700-supreme-fiesta/1_Embedded_Processor_Systems/ip_repo/AXI_SevenSegmentDriver_1.0/src/AXI_SevenSegmentDriver_0/hdl/AXI_SevenSegmentDriver_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'AXI_SevenSegmentDriver_0' (3#1) [c:/ECE_3700/3700-supreme-fiesta/1_Embedded_Processor_Systems/ip_repo/AXI_SevenSegmentDriver_1.0/src/AXI_SevenSegmentDriver_0/synth/AXI_SevenSegmentDriver_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:30 ; elapsed = 00:00:42 . Memory (MB): peak = 352.949 ; gain = 181.699
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:43 . Memory (MB): peak = 352.949 ; gain = 181.699
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 626.906 ; gain = 0.938
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:00 ; elapsed = 00:01:16 . Memory (MB): peak = 626.906 ; gain = 455.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:00 ; elapsed = 00:01:16 . Memory (MB): peak = 626.906 ; gain = 455.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:01:16 . Memory (MB): peak = 626.906 ; gain = 455.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:00 ; elapsed = 00:01:16 . Memory (MB): peak = 626.906 ; gain = 455.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module AXI_SevenSegmentDriver_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:01:01 ; elapsed = 00:01:18 . Memory (MB): peak = 626.906 ; gain = 455.656
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design AXI_SevenSegmentDriver_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design AXI_SevenSegmentDriver_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design AXI_SevenSegmentDriver_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design AXI_SevenSegmentDriver_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design AXI_SevenSegmentDriver_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design AXI_SevenSegmentDriver_0 has unconnected port s00_axi_arprot[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:18 . Memory (MB): peak = 626.906 ; gain = 455.656
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:01:02 ; elapsed = 00:01:18 . Memory (MB): peak = 626.906 ; gain = 455.656

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance '\inst/AXI_SevenSegmentDriver_v1_0_S00_AXI_inst/axi_rresp_reg[0] ' (FDRE) to '\inst/AXI_SevenSegmentDriver_v1_0_S00_AXI_inst/axi_rresp_reg[1] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/AXI_SevenSegmentDriver_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance '\inst/AXI_SevenSegmentDriver_v1_0_S00_AXI_inst/axi_bresp_reg[0] ' (FDRE) to '\inst/AXI_SevenSegmentDriver_v1_0_S00_AXI_inst/axi_bresp_reg[1] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/AXI_SevenSegmentDriver_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (\inst/AXI_SevenSegmentDriver_v1_0_S00_AXI_inst/axi_bresp_reg[1] ) is unused and will be removed from module AXI_SevenSegmentDriver_0.
INFO: [Synth 8-3332] Sequential element (\inst/AXI_SevenSegmentDriver_v1_0_S00_AXI_inst/axi_bresp_reg[0] ) is unused and will be removed from module AXI_SevenSegmentDriver_0.
INFO: [Synth 8-3332] Sequential element (\inst/AXI_SevenSegmentDriver_v1_0_S00_AXI_inst/axi_araddr_reg[1] ) is unused and will be removed from module AXI_SevenSegmentDriver_0.
INFO: [Synth 8-3332] Sequential element (\inst/AXI_SevenSegmentDriver_v1_0_S00_AXI_inst/axi_araddr_reg[0] ) is unused and will be removed from module AXI_SevenSegmentDriver_0.
INFO: [Synth 8-3332] Sequential element (\inst/AXI_SevenSegmentDriver_v1_0_S00_AXI_inst/axi_awaddr_reg[1] ) is unused and will be removed from module AXI_SevenSegmentDriver_0.
INFO: [Synth 8-3332] Sequential element (\inst/AXI_SevenSegmentDriver_v1_0_S00_AXI_inst/axi_awaddr_reg[0] ) is unused and will be removed from module AXI_SevenSegmentDriver_0.
INFO: [Synth 8-3332] Sequential element (\inst/AXI_SevenSegmentDriver_v1_0_S00_AXI_inst/axi_rresp_reg[1] ) is unused and will be removed from module AXI_SevenSegmentDriver_0.
INFO: [Synth 8-3332] Sequential element (\inst/AXI_SevenSegmentDriver_v1_0_S00_AXI_inst/axi_rresp_reg[0] ) is unused and will be removed from module AXI_SevenSegmentDriver_0.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:19 . Memory (MB): peak = 626.906 ; gain = 455.656
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:01:03 ; elapsed = 00:01:19 . Memory (MB): peak = 626.906 ; gain = 455.656

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:47 ; elapsed = 00:02:04 . Memory (MB): peak = 626.906 ; gain = 455.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:47 ; elapsed = 00:02:04 . Memory (MB): peak = 626.906 ; gain = 455.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:47 ; elapsed = 00:02:04 . Memory (MB): peak = 626.906 ; gain = 455.656
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:01:47 ; elapsed = 00:02:04 . Memory (MB): peak = 626.906 ; gain = 455.656

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:47 ; elapsed = 00:02:04 . Memory (MB): peak = 626.906 ; gain = 455.656
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:49 ; elapsed = 00:02:07 . Memory (MB): peak = 626.906 ; gain = 455.656
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:49 ; elapsed = 00:02:07 . Memory (MB): peak = 626.906 ; gain = 455.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:49 ; elapsed = 00:02:07 . Memory (MB): peak = 626.906 ; gain = 455.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:49 ; elapsed = 00:02:07 . Memory (MB): peak = 626.906 ; gain = 455.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:49 ; elapsed = 00:02:07 . Memory (MB): peak = 626.906 ; gain = 455.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:49 ; elapsed = 00:02:07 . Memory (MB): peak = 626.906 ; gain = 455.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     3|
|4     |LUT4 |    20|
|5     |LUT5 |     2|
|6     |LUT6 |    33|
|7     |FDRE |   169|
+------+-----+------+

Report Instance Areas: 
+------+---------------------------------------------+------------------------------------+------+
|      |Instance                                     |Module                              |Cells |
+------+---------------------------------------------+------------------------------------+------+
|1     |top                                          |                                    |   229|
|2     |  inst                                       |AXI_SevenSegmentDriver_v1_0         |   229|
|3     |    AXI_SevenSegmentDriver_v1_0_S00_AXI_inst |AXI_SevenSegmentDriver_v1_0_S00_AXI |   229|
+------+---------------------------------------------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:49 ; elapsed = 00:02:07 . Memory (MB): peak = 626.906 ; gain = 455.656
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:05 ; elapsed = 00:01:26 . Memory (MB): peak = 626.906 ; gain = 111.879
Synthesis Optimization Complete : Time (s): cpu = 00:01:50 ; elapsed = 00:02:08 . Memory (MB): peak = 626.906 ; gain = 455.656
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 13 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:41 ; elapsed = 00:01:49 . Memory (MB): peak = 626.906 ; gain = 385.836
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 626.906 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Mar 24 16:30:00 2018...
