<h1 align="center">👋 Hi, I'm Murilo Muller</h1>

<p align="center">
  🎓 Double degree in <b>Microelectronics & Computer Science</b> (École des Mines de Saint-Étienne, France)<br>
  ⚡ Undergraduate student in <b>Electrical Engineering</b> at UFSM, Brazil<br>
  💡 Focused on <b>Analog & Digital IC Design, ASIC Flows, and FPGA</b>
</p>

<!-- Animated clock waveform -->
<p align="center">
  <svg width="600" height="70" viewBox="0 0 600 70" xmlns="http://www.w3.org/2000/svg" role="img" aria-label="Animated clock signal">
    <style>
      .wave {
        fill: none;
        stroke: #3b82f6;
        stroke-width: 4;
        stroke-linecap: round;
        stroke-linejoin: round;
        stroke-dasharray: 1200;
        stroke-dashoffset: 0;
        animation: move 3s linear infinite;
      }
      @keyframes move {
        from { stroke-dashoffset: 1200; }
        to   { stroke-dashoffset: 0; }
      }
    </style>
    <path class="wave" d="M0 40 
                          H40 V10 H80 V40 
                          H120 V10 H160 V40 
                          H200 V10 H240 V40 
                          H280 V10 H320 V40 
                          H360 V10 H400 V40 
                          H440 V10 H480 V40 
                          H520 V10 H560 V40 
                          H600" />
  </svg>
</p>

---

### 🧠 About Me

I'm passionate about **analog and digital circuit design**, with experience in **simulation, layout, and implementation**.  
I enjoy developing practical solutions that connect theory with real hardware applications.  
Currently, I’m working on **analog and digital IC design projects**, focusing on **characterization and full-custom standard-cell design**.

- 🛠️ **Tools:** Cadence Virtuoso, ModelSim, STM32CubeIDE, LTspice  
- 💻 **Languages:** Verilog, SystemVerilog, Python, C++, Matlab  
- 🚀 Always learning more about **semiconductors, ASIC flows, and EDA tools**

---

### 📊 GitHub Statistics

<div align="center">

  <img 
    src="https://github-readme-stats.vercel.app/api?username=MuriloMM13&show_icons=true&theme=transparent&hide_border=true&include_all_commits=true&count_private=true&cache_seconds=1800" 
    alt="MuriloMM13 GitHub Stats" 
    height="165"
  />
  <img 
    src="https://github-readme-stats.vercel.app/api/top-langs/?username=MuriloMM13&layout=compact&theme=transparent&hide_border=true&langs_count=8&hide=html,css,shell&cache_seconds=1800" 
    alt="Top Languages" 
    height="165"
  />

</div>

---

### 📫 Contact

<div align="center">

[💼 LinkedIn](https://www.linkedin.com/in/murilomuller7/) • [✉️ E-mail](mailto:murimattosmuller@gmail.com)

</div>
