<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src/hotspot/cpu/ppc/c1_FrameMap_ppc.cpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="assembler_ppc.hpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="c1_LIRAssembler_ppc.cpp.sdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/ppc/c1_FrameMap_ppc.cpp</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
  1 /*
<span class="line-modified">  2  * Copyright (c) 1999, 2019, Oracle and/or its affiliates. All rights reserved.</span>
  3  * Copyright (c) 2012, 2019 SAP SE. All rights reserved.
  4  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
  5  *
  6  * This code is free software; you can redistribute it and/or modify it
  7  * under the terms of the GNU General Public License version 2 only, as
  8  * published by the Free Software Foundation.
  9  *
 10  * This code is distributed in the hope that it will be useful, but WITHOUT
 11  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 12  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
 13  * version 2 for more details (a copy is included in the LICENSE file that
 14  * accompanied this code).
 15  *
 16  * You should have received a copy of the GNU General Public License version
 17  * 2 along with this work; if not, write to the Free Software Foundation,
 18  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
 19  *
 20  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
 21  * or visit www.oracle.com if you need additional information or have any
 22  * questions.
</pre>
<hr />
<pre>
 25 
 26 #include &quot;precompiled.hpp&quot;
 27 #include &quot;c1/c1_FrameMap.hpp&quot;
 28 #include &quot;c1/c1_LIR.hpp&quot;
 29 #include &quot;runtime/sharedRuntime.hpp&quot;
 30 #include &quot;vmreg_ppc.inline.hpp&quot;
 31 
 32 
 33 const int FrameMap::pd_c_runtime_reserved_arg_size = 7;
 34 
 35 
 36 LIR_Opr FrameMap::map_to_opr(BasicType type, VMRegPair* reg, bool outgoing) {
 37   LIR_Opr opr = LIR_OprFact::illegalOpr;
 38   VMReg r_1 = reg-&gt;first();
 39   VMReg r_2 = reg-&gt;second();
 40   if (r_1-&gt;is_stack()) {
 41     // Convert stack slot to an SP offset.
 42     // The calling convention does not count the SharedRuntime::out_preserve_stack_slots() value
 43     // so we must add it in here.
 44     int st_off = (r_1-&gt;reg2stack() + SharedRuntime::out_preserve_stack_slots()) * VMRegImpl::stack_slot_size;
<span class="line-modified"> 45     opr = LIR_OprFact::address(new LIR_Address(SP_opr, st_off + STACK_BIAS, type));</span>
 46   } else if (r_1-&gt;is_Register()) {
 47     Register reg = r_1-&gt;as_Register();
 48     //if (outgoing) {
 49     //  assert(!reg-&gt;is_in(), &quot;should be using I regs&quot;);
 50     //} else {
 51     //  assert(!reg-&gt;is_out(), &quot;should be using O regs&quot;);
 52     //}
 53     if (r_2-&gt;is_Register() &amp;&amp; (type == T_LONG || type == T_DOUBLE)) {
 54       opr = as_long_opr(reg);
 55     } else if (is_reference_type(type)) {
 56       opr = as_oop_opr(reg);
 57     } else if (type == T_METADATA) {
 58       opr = as_metadata_opr(reg);
 59     } else if (type == T_ADDRESS) {
 60       opr = as_address_opr(reg);
 61     } else {
 62       opr = as_opr(reg);
 63     }
 64   } else if (r_1-&gt;is_FloatRegister()) {
 65     assert(type == T_DOUBLE || type == T_FLOAT, &quot;wrong type&quot;);
</pre>
<hr />
<pre>
345 
346   R0_long_opr = LIR_OprFact::double_cpu(cpu_reg2rnr(R0), cpu_reg2rnr(R0));
347   R3_long_opr = LIR_OprFact::double_cpu(cpu_reg2rnr(R3), cpu_reg2rnr(R3));
348 
349   F1_opr = as_float_opr(F1);
350   F1_double_opr = as_double_opr(F1);
351 
352   // All the allocated cpu regs are caller saved.
353   for (int i = 0; i &lt; max_nof_caller_save_cpu_regs; i++) {
354     _caller_save_cpu_regs[i] = LIR_OprFact::single_cpu(i);
355   }
356 
357   // All the fpu regs are caller saved.
358   for (int i = 0; i &lt; nof_caller_save_fpu_regs; i++) {
359     _caller_save_fpu_regs[i] = LIR_OprFact::single_fpu(i);
360   }
361 }
362 
363 
364 Address FrameMap::make_new_address(ByteSize sp_offset) const {
<span class="line-modified">365   return Address(R1_SP, STACK_BIAS + in_bytes(sp_offset));</span>
366 }
367 
368 
369 VMReg FrameMap::fpu_regname (int n) {
370   return as_FloatRegister(n)-&gt;as_VMReg();
371 }
372 
373 
374 LIR_Opr FrameMap::stack_pointer() {
375   return SP_opr;
376 }
377 
378 
379 // JSR 292
380 // On PPC64, there is no need to save the SP, because neither
381 // method handle intrinsics, nor compiled lambda forms modify it.
382 LIR_Opr FrameMap::method_handle_invoke_SP_save_opr() {
383   return LIR_OprFact::illegalOpr;
384 }
385 
386 
387 bool FrameMap::validate_frame() {
388   int max_offset = in_bytes(framesize_in_bytes());
389   int java_index = 0;
390   for (int i = 0; i &lt; _incoming_arguments-&gt;length(); i++) {
391     LIR_Opr opr = _incoming_arguments-&gt;at(i);
392     if (opr-&gt;is_stack()) {
393       max_offset = MAX2(_argument_locations-&gt;at(java_index), max_offset);
394     }
395     java_index += type2size[opr-&gt;type()];
396   }
<span class="line-modified">397   return Assembler::is_simm16(max_offset + STACK_BIAS);</span>
398 }
</pre>
</td>
<td>
<hr />
<pre>
  1 /*
<span class="line-modified">  2  * Copyright (c) 1999, 2020, Oracle and/or its affiliates. All rights reserved.</span>
  3  * Copyright (c) 2012, 2019 SAP SE. All rights reserved.
  4  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
  5  *
  6  * This code is free software; you can redistribute it and/or modify it
  7  * under the terms of the GNU General Public License version 2 only, as
  8  * published by the Free Software Foundation.
  9  *
 10  * This code is distributed in the hope that it will be useful, but WITHOUT
 11  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 12  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
 13  * version 2 for more details (a copy is included in the LICENSE file that
 14  * accompanied this code).
 15  *
 16  * You should have received a copy of the GNU General Public License version
 17  * 2 along with this work; if not, write to the Free Software Foundation,
 18  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
 19  *
 20  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
 21  * or visit www.oracle.com if you need additional information or have any
 22  * questions.
</pre>
<hr />
<pre>
 25 
 26 #include &quot;precompiled.hpp&quot;
 27 #include &quot;c1/c1_FrameMap.hpp&quot;
 28 #include &quot;c1/c1_LIR.hpp&quot;
 29 #include &quot;runtime/sharedRuntime.hpp&quot;
 30 #include &quot;vmreg_ppc.inline.hpp&quot;
 31 
 32 
 33 const int FrameMap::pd_c_runtime_reserved_arg_size = 7;
 34 
 35 
 36 LIR_Opr FrameMap::map_to_opr(BasicType type, VMRegPair* reg, bool outgoing) {
 37   LIR_Opr opr = LIR_OprFact::illegalOpr;
 38   VMReg r_1 = reg-&gt;first();
 39   VMReg r_2 = reg-&gt;second();
 40   if (r_1-&gt;is_stack()) {
 41     // Convert stack slot to an SP offset.
 42     // The calling convention does not count the SharedRuntime::out_preserve_stack_slots() value
 43     // so we must add it in here.
 44     int st_off = (r_1-&gt;reg2stack() + SharedRuntime::out_preserve_stack_slots()) * VMRegImpl::stack_slot_size;
<span class="line-modified"> 45     opr = LIR_OprFact::address(new LIR_Address(SP_opr, st_off, type));</span>
 46   } else if (r_1-&gt;is_Register()) {
 47     Register reg = r_1-&gt;as_Register();
 48     //if (outgoing) {
 49     //  assert(!reg-&gt;is_in(), &quot;should be using I regs&quot;);
 50     //} else {
 51     //  assert(!reg-&gt;is_out(), &quot;should be using O regs&quot;);
 52     //}
 53     if (r_2-&gt;is_Register() &amp;&amp; (type == T_LONG || type == T_DOUBLE)) {
 54       opr = as_long_opr(reg);
 55     } else if (is_reference_type(type)) {
 56       opr = as_oop_opr(reg);
 57     } else if (type == T_METADATA) {
 58       opr = as_metadata_opr(reg);
 59     } else if (type == T_ADDRESS) {
 60       opr = as_address_opr(reg);
 61     } else {
 62       opr = as_opr(reg);
 63     }
 64   } else if (r_1-&gt;is_FloatRegister()) {
 65     assert(type == T_DOUBLE || type == T_FLOAT, &quot;wrong type&quot;);
</pre>
<hr />
<pre>
345 
346   R0_long_opr = LIR_OprFact::double_cpu(cpu_reg2rnr(R0), cpu_reg2rnr(R0));
347   R3_long_opr = LIR_OprFact::double_cpu(cpu_reg2rnr(R3), cpu_reg2rnr(R3));
348 
349   F1_opr = as_float_opr(F1);
350   F1_double_opr = as_double_opr(F1);
351 
352   // All the allocated cpu regs are caller saved.
353   for (int i = 0; i &lt; max_nof_caller_save_cpu_regs; i++) {
354     _caller_save_cpu_regs[i] = LIR_OprFact::single_cpu(i);
355   }
356 
357   // All the fpu regs are caller saved.
358   for (int i = 0; i &lt; nof_caller_save_fpu_regs; i++) {
359     _caller_save_fpu_regs[i] = LIR_OprFact::single_fpu(i);
360   }
361 }
362 
363 
364 Address FrameMap::make_new_address(ByteSize sp_offset) const {
<span class="line-modified">365   return Address(R1_SP, in_bytes(sp_offset));</span>
366 }
367 
368 
369 VMReg FrameMap::fpu_regname (int n) {
370   return as_FloatRegister(n)-&gt;as_VMReg();
371 }
372 
373 
374 LIR_Opr FrameMap::stack_pointer() {
375   return SP_opr;
376 }
377 
378 
379 // JSR 292
380 // On PPC64, there is no need to save the SP, because neither
381 // method handle intrinsics, nor compiled lambda forms modify it.
382 LIR_Opr FrameMap::method_handle_invoke_SP_save_opr() {
383   return LIR_OprFact::illegalOpr;
384 }
385 
386 
387 bool FrameMap::validate_frame() {
388   int max_offset = in_bytes(framesize_in_bytes());
389   int java_index = 0;
390   for (int i = 0; i &lt; _incoming_arguments-&gt;length(); i++) {
391     LIR_Opr opr = _incoming_arguments-&gt;at(i);
392     if (opr-&gt;is_stack()) {
393       max_offset = MAX2(_argument_locations-&gt;at(java_index), max_offset);
394     }
395     java_index += type2size[opr-&gt;type()];
396   }
<span class="line-modified">397   return Assembler::is_simm16(max_offset);</span>
398 }
</pre>
</td>
</tr>
</table>
<center><a href="assembler_ppc.hpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="c1_LIRAssembler_ppc.cpp.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>