// Seed: 3360741691
module module_0 (
    input  wire id_0,
    input  tri1 id_1,
    output wor  id_2,
    input  wire id_3,
    input  tri0 id_4,
    input  wire id_5
);
  logic id_7;
  ;
  assign id_7 = -1'b0 == -1;
  wire id_8;
  ;
  assign id_7 = id_0;
endmodule
module module_1 #(
    parameter id_1 = 32'd89,
    parameter id_9 = 32'd72
) (
    output wire id_0,
    output tri1 _id_1,
    output tri1 id_2,
    input  tri  id_3
);
  struct packed {
    id_5 id_6;
    logic [-1 : -1  ==  id_1] id_7;
  } id_8 = id_8.id_6;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_0,
      id_3,
      id_3,
      id_3
  );
  assign modCall_1.id_0 = 0;
  wor _id_9 = 1;
  wor [-1 'b0 ^  id_9 : -1 'h0] id_10 = -1 ? -1 : -1, id_11 = id_11;
endmodule
