Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Nov 23 01:58:09 2022
| Host         : DESKTOP-1ES869H running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file RSA_soc_wrapper_timing_summary_routed.rpt -pb RSA_soc_wrapper_timing_summary_routed.pb -rpx RSA_soc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : rsa_soc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.137   -18167.363                   4918                50772        0.018        0.000                      0                50772        8.750        0.000                       0                 21386  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk         {0.000 10.000}     20.000          50.000          
clk_fpga_0  {0.000 12.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -6.137   -18151.312                   4890                45947        0.018        0.000                      0                45947        8.750        0.000                       0                 21385  
clk_fpga_0                                                                                                                                                     22.845        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                     -1.487      -16.052                     28                 4825        0.273        0.000                      0                 4825  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :         4890  Failing Endpoints,  Worst Slack       -6.137ns,  Total Violation   -18151.313ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.137ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[141]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        25.990ns  (logic 7.584ns (29.180%)  route 18.406ns (70.820%))
  Logic Levels:           43  (CARRY4=30 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.580ns = ( 21.580 - 20.000 ) 
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       1.838     1.838    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/clk
    SLICE_X3Y44          FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.456     2.294 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/counter_reg[6]/Q
                         net (fo=7, routed)           0.644     2.938    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/i__i_10__8_0[6]
    SLICE_X3Y44          LUT4 (Prop_lut4_I3_O)        0.124     3.062 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/i__i_15__18/O
                         net (fo=3, routed)           0.793     3.855    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/i__i_15__18_n_0
    SLICE_X15Y48         LUT5 (Prop_lut5_I4_O)        0.124     3.979 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/i__i_248__8/O
                         net (fo=128, routed)         3.019     6.997    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/i__i_248__8_n_0
    SLICE_X32Y88         LUT6 (Prop_lut6_I4_O)        0.124     7.121 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/i__i_149__8/O
                         net (fo=1, routed)           0.000     7.121    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/i__i_149__8_n_0
    SLICE_X32Y88         MUXF7 (Prop_muxf7_I1_O)      0.247     7.368 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/i__i_70__8/O
                         net (fo=1, routed)           0.000     7.368    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/i__i_70__8_n_0
    SLICE_X32Y88         MUXF8 (Prop_muxf8_I0_O)      0.098     7.466 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/i__i_31__8/O
                         net (fo=1, routed)           1.469     8.935    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/i__i_31__8_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.319     9.254 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/i__i_17__17/O
                         net (fo=1, routed)           0.000     9.254    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/i__i_17__17_n_0
    SLICE_X32Y53         MUXF7 (Prop_muxf7_I1_O)      0.214     9.468 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/i__i_11__287/O
                         net (fo=1, routed)           0.801    10.269    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/i__i_11__287_n_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I0_O)        0.297    10.566 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/i__i_7__287__0/O
                         net (fo=383, routed)         2.015    12.581    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/i__i_7__287__0_n_0
    SLICE_X27Y77         LUT5 (Prop_lut5_I4_O)        0.124    12.705 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/i__i_9__289/O
                         net (fo=1, routed)           0.000    12.705    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_17995
    SLICE_X27Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.255 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__578/CO[3]
                         net (fo=1, routed)           0.000    13.255    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__578_n_0
    SLICE_X27Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.369 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__579/CO[3]
                         net (fo=1, routed)           0.000    13.369    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__579_n_0
    SLICE_X27Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.483 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__580/CO[3]
                         net (fo=1, routed)           0.000    13.483    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__580_n_0
    SLICE_X27Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.597 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__581/CO[3]
                         net (fo=1, routed)           0.000    13.597    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__581_n_0
    SLICE_X27Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.711 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__582/CO[3]
                         net (fo=1, routed)           0.000    13.711    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__582_n_0
    SLICE_X27Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.825 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__583/CO[3]
                         net (fo=1, routed)           0.000    13.825    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__583_n_0
    SLICE_X27Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.939 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__584/CO[3]
                         net (fo=1, routed)           0.000    13.939    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__584_n_0
    SLICE_X27Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.053 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__585/CO[3]
                         net (fo=1, routed)           0.000    14.053    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__585_n_0
    SLICE_X27Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.167 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__586/CO[3]
                         net (fo=1, routed)           0.000    14.167    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__586_n_0
    SLICE_X27Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.281 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__587/CO[3]
                         net (fo=1, routed)           0.000    14.281    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__587_n_0
    SLICE_X27Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.395 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__588/CO[3]
                         net (fo=1, routed)           0.000    14.395    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__588_n_0
    SLICE_X27Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.509 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__589/CO[3]
                         net (fo=1, routed)           0.000    14.509    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__589_n_0
    SLICE_X27Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.623 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__590/CO[3]
                         net (fo=1, routed)           0.000    14.623    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__590_n_0
    SLICE_X27Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.737 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__591/CO[3]
                         net (fo=1, routed)           0.000    14.737    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__591_n_0
    SLICE_X27Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.851 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__592/CO[3]
                         net (fo=1, routed)           0.000    14.851    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__592_n_0
    SLICE_X27Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.965 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__593/CO[3]
                         net (fo=1, routed)           0.000    14.965    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__593_n_0
    SLICE_X27Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.079 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__594/CO[3]
                         net (fo=1, routed)           0.000    15.079    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__594_n_0
    SLICE_X27Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.193 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__595/CO[3]
                         net (fo=1, routed)           0.000    15.193    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__595_n_0
    SLICE_X27Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.307 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__596/CO[3]
                         net (fo=1, routed)           0.000    15.307    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__596_n_0
    SLICE_X27Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.421 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__597/CO[3]
                         net (fo=1, routed)           0.000    15.421    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__597_n_0
    SLICE_X27Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.535 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__598/CO[3]
                         net (fo=1, routed)           0.000    15.535    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__598_n_0
    SLICE_X27Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.649 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__599/CO[3]
                         net (fo=1, routed)           0.000    15.649    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__599_n_0
    SLICE_X27Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.763 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__600/CO[3]
                         net (fo=1, routed)           0.001    15.763    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__600_n_0
    SLICE_X27Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.877 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__601/CO[3]
                         net (fo=1, routed)           0.000    15.877    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__601_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.991 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__602/CO[3]
                         net (fo=1, routed)           0.000    15.991    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__602_n_0
    SLICE_X27Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.105 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__603/CO[3]
                         net (fo=1, routed)           0.000    16.105    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__603_n_0
    SLICE_X27Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.327 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__604/O[0]
                         net (fo=8, routed)           3.067    19.394    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_24__9_2[0]
    SLICE_X20Y47         LUT3 (Prop_lut3_I0_O)        0.299    19.693 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/internal_result[241]_i_3__8/O
                         net (fo=7, routed)           0.620    20.313    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[243]_1
    SLICE_X19Y49         LUT6 (Prop_lut6_I5_O)        0.124    20.437 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_19__9/O
                         net (fo=1, routed)           1.907    22.343    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_19__9_n_0
    SLICE_X26Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    22.893 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_6__9/CO[3]
                         net (fo=1, routed)           0.000    22.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_6__9_n_0
    SLICE_X26Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.010 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4__9/CO[3]
                         net (fo=1, routed)           0.000    23.010    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4__9_n_0
    SLICE_X26Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.264 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_3__9/CO[0]
                         net (fo=256, routed)         3.173    26.437    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[0][0]
    SLICE_X10Y49         LUT5 (Prop_lut5_I3_O)        0.367    26.804 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[141]_i_2__9/O
                         net (fo=1, routed)           0.900    27.704    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[141]_i_2__9_n_0
    SLICE_X21Y48         LUT5 (Prop_lut5_I4_O)        0.124    27.828 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[141]_i_1__9/O
                         net (fo=1, routed)           0.000    27.828    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/internal_modulo[141]
    SLICE_X21Y48         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[141]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       1.580    21.580    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X21Y48         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[141]/C
                         clock pessimism              0.115    21.695    
                         clock uncertainty           -0.035    21.660    
    SLICE_X21Y48         FDCE (Setup_fdce_C_D)        0.031    21.691    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[141]
  -------------------------------------------------------------------
                         required time                         21.691    
                         arrival time                         -27.828    
  -------------------------------------------------------------------
                         slack                                 -6.137    

Slack (VIOLATED) :        -6.034ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[131]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        26.178ns  (logic 2.520ns (9.626%)  route 23.658ns (90.374%))
  Logic Levels:           12  (CARRY4=9 LUT5=2 LUT6=1)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.858ns = ( 21.858 - 20.000 ) 
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       1.756     1.756    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X9Y43          FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.456     2.212 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[6][6]/Q
                         net (fo=177, routed)        20.790    23.002    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/key_n[198]
    SLICE_X108Y124       LUT6 (Prop_lut6_I3_O)        0.124    23.126 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_74__14/O
                         net (fo=1, routed)           0.000    23.126    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_74__14_n_0
    SLICE_X108Y124       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.502 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60__14/CO[3]
                         net (fo=1, routed)           0.009    23.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60__14_n_0
    SLICE_X108Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.628 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_51__14/CO[3]
                         net (fo=1, routed)           0.000    23.628    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_51__14_n_0
    SLICE_X108Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.745 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_42__14/CO[3]
                         net (fo=1, routed)           0.000    23.745    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_42__14_n_0
    SLICE_X108Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.862 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_33__14/CO[3]
                         net (fo=1, routed)           0.000    23.862    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_33__14_n_0
    SLICE_X108Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.979 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_24__14/CO[3]
                         net (fo=1, routed)           0.000    23.979    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_24__14_n_0
    SLICE_X108Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.096 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_15__14/CO[3]
                         net (fo=1, routed)           0.000    24.096    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_15__14_n_0
    SLICE_X108Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.213 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_6__14/CO[3]
                         net (fo=1, routed)           0.000    24.213    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_6__14_n_0
    SLICE_X108Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.330 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4__14/CO[3]
                         net (fo=1, routed)           0.000    24.330    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4__14_n_0
    SLICE_X108Y132       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.584 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_3__14/CO[0]
                         net (fo=256, routed)         1.828    26.411    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[0][0]
    SLICE_X107Y99        LUT5 (Prop_lut5_I3_O)        0.367    26.778 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[131]_i_4__14/O
                         net (fo=1, routed)           1.032    27.810    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[131]_i_4__14_n_0
    SLICE_X112Y109       LUT5 (Prop_lut5_I4_O)        0.124    27.934 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[131]_i_1__14/O
                         net (fo=1, routed)           0.000    27.934    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_modulo[131]
    SLICE_X112Y109       FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[131]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       1.858    21.858    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X112Y109       FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[131]/C
                         clock pessimism              0.000    21.858    
                         clock uncertainty           -0.035    21.823    
    SLICE_X112Y109       FDCE (Setup_fdce_C_D)        0.077    21.900    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[131]
  -------------------------------------------------------------------
                         required time                         21.900    
                         arrival time                         -27.934    
  -------------------------------------------------------------------
                         slack                                 -6.034    

Slack (VIOLATED) :        -5.976ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[112]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        25.868ns  (logic 2.423ns (9.367%)  route 23.445ns (90.633%))
  Logic Levels:           11  (CARRY4=9 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 21.603 - 20.000 ) 
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       1.756     1.756    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X9Y43          FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.456     2.212 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[6][6]/Q
                         net (fo=177, routed)        21.364    23.576    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/key_n[198]
    SLICE_X113Y124       LUT6 (Prop_lut6_I5_O)        0.124    23.700 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result[255]_i_98__14/O
                         net (fo=1, routed)           0.000    23.700    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result[255]_i_98__14_n_0
    SLICE_X113Y124       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.101 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_84__14/CO[3]
                         net (fo=1, routed)           0.009    24.110    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_84__14_n_0
    SLICE_X113Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.224 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_75__14/CO[3]
                         net (fo=1, routed)           0.000    24.224    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_75__14_n_0
    SLICE_X113Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.338 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_66__14/CO[3]
                         net (fo=1, routed)           0.000    24.338    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_66__14_n_0
    SLICE_X113Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.452 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_57__14/CO[3]
                         net (fo=1, routed)           0.000    24.452    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_57__14_n_0
    SLICE_X113Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.566 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_48__14/CO[3]
                         net (fo=1, routed)           0.000    24.566    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_48__14_n_0
    SLICE_X113Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.680 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_39__14/CO[3]
                         net (fo=1, routed)           0.000    24.680    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_39__14_n_0
    SLICE_X113Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.794 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_24__14/CO[3]
                         net (fo=1, routed)           0.000    24.794    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_24__14_n_0
    SLICE_X113Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.908 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_18__14/CO[3]
                         net (fo=1, routed)           0.000    24.908    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_18__14_n_0
    SLICE_X113Y132       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.179 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_5__14/CO[0]
                         net (fo=256, routed)         2.072    27.251    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[128][0]
    SLICE_X102Y84        LUT5 (Prop_lut5_I1_O)        0.373    27.624 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[112]_i_1__14/O
                         net (fo=1, routed)           0.000    27.624    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_modulo[112]
    SLICE_X102Y84        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[112]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       1.603    21.603    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X102Y84        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[112]/C
                         clock pessimism              0.000    21.603    
                         clock uncertainty           -0.035    21.567    
    SLICE_X102Y84        FDCE (Setup_fdce_C_D)        0.081    21.648    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[112]
  -------------------------------------------------------------------
                         required time                         21.648    
                         arrival time                         -27.624    
  -------------------------------------------------------------------
                         slack                                 -5.976    

Slack (VIOLATED) :        -5.918ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[149]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        25.771ns  (logic 7.584ns (29.429%)  route 18.187ns (70.571%))
  Logic Levels:           43  (CARRY4=30 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.580ns = ( 21.580 - 20.000 ) 
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       1.838     1.838    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/clk
    SLICE_X3Y44          FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.456     2.294 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/counter_reg[6]/Q
                         net (fo=7, routed)           0.644     2.938    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/i__i_10__8_0[6]
    SLICE_X3Y44          LUT4 (Prop_lut4_I3_O)        0.124     3.062 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/i__i_15__18/O
                         net (fo=3, routed)           0.793     3.855    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/i__i_15__18_n_0
    SLICE_X15Y48         LUT5 (Prop_lut5_I4_O)        0.124     3.979 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/i__i_248__8/O
                         net (fo=128, routed)         3.019     6.997    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/i__i_248__8_n_0
    SLICE_X32Y88         LUT6 (Prop_lut6_I4_O)        0.124     7.121 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/i__i_149__8/O
                         net (fo=1, routed)           0.000     7.121    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/i__i_149__8_n_0
    SLICE_X32Y88         MUXF7 (Prop_muxf7_I1_O)      0.247     7.368 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/i__i_70__8/O
                         net (fo=1, routed)           0.000     7.368    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/i__i_70__8_n_0
    SLICE_X32Y88         MUXF8 (Prop_muxf8_I0_O)      0.098     7.466 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/i__i_31__8/O
                         net (fo=1, routed)           1.469     8.935    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/i__i_31__8_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.319     9.254 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/i__i_17__17/O
                         net (fo=1, routed)           0.000     9.254    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/i__i_17__17_n_0
    SLICE_X32Y53         MUXF7 (Prop_muxf7_I1_O)      0.214     9.468 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/i__i_11__287/O
                         net (fo=1, routed)           0.801    10.269    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/i__i_11__287_n_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I0_O)        0.297    10.566 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/i__i_7__287__0/O
                         net (fo=383, routed)         2.015    12.581    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/i__i_7__287__0_n_0
    SLICE_X27Y77         LUT5 (Prop_lut5_I4_O)        0.124    12.705 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/i__i_9__289/O
                         net (fo=1, routed)           0.000    12.705    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_17995
    SLICE_X27Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.255 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__578/CO[3]
                         net (fo=1, routed)           0.000    13.255    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__578_n_0
    SLICE_X27Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.369 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__579/CO[3]
                         net (fo=1, routed)           0.000    13.369    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__579_n_0
    SLICE_X27Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.483 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__580/CO[3]
                         net (fo=1, routed)           0.000    13.483    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__580_n_0
    SLICE_X27Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.597 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__581/CO[3]
                         net (fo=1, routed)           0.000    13.597    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__581_n_0
    SLICE_X27Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.711 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__582/CO[3]
                         net (fo=1, routed)           0.000    13.711    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__582_n_0
    SLICE_X27Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.825 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__583/CO[3]
                         net (fo=1, routed)           0.000    13.825    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__583_n_0
    SLICE_X27Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.939 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__584/CO[3]
                         net (fo=1, routed)           0.000    13.939    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__584_n_0
    SLICE_X27Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.053 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__585/CO[3]
                         net (fo=1, routed)           0.000    14.053    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__585_n_0
    SLICE_X27Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.167 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__586/CO[3]
                         net (fo=1, routed)           0.000    14.167    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__586_n_0
    SLICE_X27Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.281 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__587/CO[3]
                         net (fo=1, routed)           0.000    14.281    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__587_n_0
    SLICE_X27Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.395 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__588/CO[3]
                         net (fo=1, routed)           0.000    14.395    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__588_n_0
    SLICE_X27Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.509 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__589/CO[3]
                         net (fo=1, routed)           0.000    14.509    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__589_n_0
    SLICE_X27Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.623 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__590/CO[3]
                         net (fo=1, routed)           0.000    14.623    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__590_n_0
    SLICE_X27Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.737 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__591/CO[3]
                         net (fo=1, routed)           0.000    14.737    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__591_n_0
    SLICE_X27Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.851 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__592/CO[3]
                         net (fo=1, routed)           0.000    14.851    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__592_n_0
    SLICE_X27Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.965 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__593/CO[3]
                         net (fo=1, routed)           0.000    14.965    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__593_n_0
    SLICE_X27Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.079 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__594/CO[3]
                         net (fo=1, routed)           0.000    15.079    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__594_n_0
    SLICE_X27Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.193 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__595/CO[3]
                         net (fo=1, routed)           0.000    15.193    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__595_n_0
    SLICE_X27Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.307 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__596/CO[3]
                         net (fo=1, routed)           0.000    15.307    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__596_n_0
    SLICE_X27Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.421 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__597/CO[3]
                         net (fo=1, routed)           0.000    15.421    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__597_n_0
    SLICE_X27Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.535 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__598/CO[3]
                         net (fo=1, routed)           0.000    15.535    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__598_n_0
    SLICE_X27Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.649 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__599/CO[3]
                         net (fo=1, routed)           0.000    15.649    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__599_n_0
    SLICE_X27Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.763 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__600/CO[3]
                         net (fo=1, routed)           0.001    15.763    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__600_n_0
    SLICE_X27Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.877 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__601/CO[3]
                         net (fo=1, routed)           0.000    15.877    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__601_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.991 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__602/CO[3]
                         net (fo=1, routed)           0.000    15.991    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__602_n_0
    SLICE_X27Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.105 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__603/CO[3]
                         net (fo=1, routed)           0.000    16.105    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__603_n_0
    SLICE_X27Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.327 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__604/O[0]
                         net (fo=8, routed)           3.067    19.394    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_24__9_2[0]
    SLICE_X20Y47         LUT3 (Prop_lut3_I0_O)        0.299    19.693 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/internal_result[241]_i_3__8/O
                         net (fo=7, routed)           0.620    20.313    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[243]_1
    SLICE_X19Y49         LUT6 (Prop_lut6_I5_O)        0.124    20.437 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_19__9/O
                         net (fo=1, routed)           1.907    22.343    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_19__9_n_0
    SLICE_X26Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    22.893 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_6__9/CO[3]
                         net (fo=1, routed)           0.000    22.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_6__9_n_0
    SLICE_X26Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.010 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4__9/CO[3]
                         net (fo=1, routed)           0.000    23.010    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4__9_n_0
    SLICE_X26Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.264 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_3__9/CO[0]
                         net (fo=256, routed)         3.286    26.551    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[0][0]
    SLICE_X14Y48         LUT5 (Prop_lut5_I3_O)        0.367    26.918 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[149]_i_2__9/O
                         net (fo=1, routed)           0.567    27.485    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[149]_i_2__9_n_0
    SLICE_X21Y48         LUT5 (Prop_lut5_I4_O)        0.124    27.609 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[149]_i_1__9/O
                         net (fo=1, routed)           0.000    27.609    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/internal_modulo[149]
    SLICE_X21Y48         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[149]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       1.580    21.580    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X21Y48         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[149]/C
                         clock pessimism              0.115    21.695    
                         clock uncertainty           -0.035    21.660    
    SLICE_X21Y48         FDCE (Setup_fdce_C_D)        0.031    21.691    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[149]
  -------------------------------------------------------------------
                         required time                         21.691    
                         arrival time                         -27.609    
  -------------------------------------------------------------------
                         slack                                 -5.918    

Slack (VIOLATED) :        -5.913ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[184]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        25.758ns  (logic 7.584ns (29.443%)  route 18.174ns (70.557%))
  Logic Levels:           43  (CARRY4=30 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 21.572 - 20.000 ) 
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       1.838     1.838    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/clk
    SLICE_X3Y44          FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.456     2.294 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/counter_reg[6]/Q
                         net (fo=7, routed)           0.644     2.938    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/i__i_10__8_0[6]
    SLICE_X3Y44          LUT4 (Prop_lut4_I3_O)        0.124     3.062 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/i__i_15__18/O
                         net (fo=3, routed)           0.793     3.855    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/i__i_15__18_n_0
    SLICE_X15Y48         LUT5 (Prop_lut5_I4_O)        0.124     3.979 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/i__i_248__8/O
                         net (fo=128, routed)         3.019     6.997    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/i__i_248__8_n_0
    SLICE_X32Y88         LUT6 (Prop_lut6_I4_O)        0.124     7.121 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/i__i_149__8/O
                         net (fo=1, routed)           0.000     7.121    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/i__i_149__8_n_0
    SLICE_X32Y88         MUXF7 (Prop_muxf7_I1_O)      0.247     7.368 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/i__i_70__8/O
                         net (fo=1, routed)           0.000     7.368    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/i__i_70__8_n_0
    SLICE_X32Y88         MUXF8 (Prop_muxf8_I0_O)      0.098     7.466 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/i__i_31__8/O
                         net (fo=1, routed)           1.469     8.935    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/i__i_31__8_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.319     9.254 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/i__i_17__17/O
                         net (fo=1, routed)           0.000     9.254    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/i__i_17__17_n_0
    SLICE_X32Y53         MUXF7 (Prop_muxf7_I1_O)      0.214     9.468 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/i__i_11__287/O
                         net (fo=1, routed)           0.801    10.269    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/i__i_11__287_n_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I0_O)        0.297    10.566 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/i__i_7__287__0/O
                         net (fo=383, routed)         2.015    12.581    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/i__i_7__287__0_n_0
    SLICE_X27Y77         LUT5 (Prop_lut5_I4_O)        0.124    12.705 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/i__i_9__289/O
                         net (fo=1, routed)           0.000    12.705    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_17995
    SLICE_X27Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.255 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__578/CO[3]
                         net (fo=1, routed)           0.000    13.255    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__578_n_0
    SLICE_X27Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.369 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__579/CO[3]
                         net (fo=1, routed)           0.000    13.369    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__579_n_0
    SLICE_X27Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.483 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__580/CO[3]
                         net (fo=1, routed)           0.000    13.483    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__580_n_0
    SLICE_X27Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.597 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__581/CO[3]
                         net (fo=1, routed)           0.000    13.597    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__581_n_0
    SLICE_X27Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.711 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__582/CO[3]
                         net (fo=1, routed)           0.000    13.711    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__582_n_0
    SLICE_X27Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.825 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__583/CO[3]
                         net (fo=1, routed)           0.000    13.825    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__583_n_0
    SLICE_X27Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.939 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__584/CO[3]
                         net (fo=1, routed)           0.000    13.939    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__584_n_0
    SLICE_X27Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.053 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__585/CO[3]
                         net (fo=1, routed)           0.000    14.053    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__585_n_0
    SLICE_X27Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.167 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__586/CO[3]
                         net (fo=1, routed)           0.000    14.167    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__586_n_0
    SLICE_X27Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.281 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__587/CO[3]
                         net (fo=1, routed)           0.000    14.281    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__587_n_0
    SLICE_X27Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.395 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__588/CO[3]
                         net (fo=1, routed)           0.000    14.395    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__588_n_0
    SLICE_X27Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.509 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__589/CO[3]
                         net (fo=1, routed)           0.000    14.509    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__589_n_0
    SLICE_X27Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.623 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__590/CO[3]
                         net (fo=1, routed)           0.000    14.623    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__590_n_0
    SLICE_X27Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.737 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__591/CO[3]
                         net (fo=1, routed)           0.000    14.737    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__591_n_0
    SLICE_X27Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.851 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__592/CO[3]
                         net (fo=1, routed)           0.000    14.851    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__592_n_0
    SLICE_X27Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.965 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__593/CO[3]
                         net (fo=1, routed)           0.000    14.965    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__593_n_0
    SLICE_X27Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.079 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__594/CO[3]
                         net (fo=1, routed)           0.000    15.079    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__594_n_0
    SLICE_X27Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.193 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__595/CO[3]
                         net (fo=1, routed)           0.000    15.193    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__595_n_0
    SLICE_X27Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.307 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__596/CO[3]
                         net (fo=1, routed)           0.000    15.307    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__596_n_0
    SLICE_X27Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.421 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__597/CO[3]
                         net (fo=1, routed)           0.000    15.421    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__597_n_0
    SLICE_X27Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.535 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__598/CO[3]
                         net (fo=1, routed)           0.000    15.535    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__598_n_0
    SLICE_X27Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.649 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__599/CO[3]
                         net (fo=1, routed)           0.000    15.649    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__599_n_0
    SLICE_X27Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.763 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__600/CO[3]
                         net (fo=1, routed)           0.001    15.763    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__600_n_0
    SLICE_X27Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.877 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__601/CO[3]
                         net (fo=1, routed)           0.000    15.877    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__601_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.991 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__602/CO[3]
                         net (fo=1, routed)           0.000    15.991    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__602_n_0
    SLICE_X27Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.105 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__603/CO[3]
                         net (fo=1, routed)           0.000    16.105    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__603_n_0
    SLICE_X27Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.327 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_2__604/O[0]
                         net (fo=8, routed)           3.067    19.394    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_24__9_2[0]
    SLICE_X20Y47         LUT3 (Prop_lut3_I0_O)        0.299    19.693 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/internal_result[241]_i_3__8/O
                         net (fo=7, routed)           0.620    20.313    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[243]_1
    SLICE_X19Y49         LUT6 (Prop_lut6_I5_O)        0.124    20.437 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_19__9/O
                         net (fo=1, routed)           1.907    22.343    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_19__9_n_0
    SLICE_X26Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    22.893 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_6__9/CO[3]
                         net (fo=1, routed)           0.000    22.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_6__9_n_0
    SLICE_X26Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.010 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4__9/CO[3]
                         net (fo=1, routed)           0.000    23.010    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4__9_n_0
    SLICE_X26Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.264 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_3__9/CO[0]
                         net (fo=256, routed)         2.988    26.253    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[0][0]
    SLICE_X21Y49         LUT5 (Prop_lut5_I3_O)        0.367    26.620 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[184]_i_2__9/O
                         net (fo=1, routed)           0.853    27.472    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[184]_i_2__9_n_0
    SLICE_X25Y45         LUT5 (Prop_lut5_I4_O)        0.124    27.596 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[184]_i_1__9/O
                         net (fo=1, routed)           0.000    27.596    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/internal_modulo[184]
    SLICE_X25Y45         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[184]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       1.572    21.572    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X25Y45         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[184]/C
                         clock pessimism              0.115    21.687    
                         clock uncertainty           -0.035    21.652    
    SLICE_X25Y45         FDCE (Setup_fdce_C_D)        0.032    21.684    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[184]
  -------------------------------------------------------------------
                         required time                         21.684    
                         arrival time                         -27.596    
  -------------------------------------------------------------------
                         slack                                 -5.913    

Slack (VIOLATED) :        -5.891ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[158]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        26.037ns  (logic 2.520ns (9.679%)  route 23.517ns (90.321%))
  Logic Levels:           12  (CARRY4=9 LUT5=2 LUT6=1)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.858ns = ( 21.858 - 20.000 ) 
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       1.756     1.756    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X9Y43          FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.456     2.212 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[6][6]/Q
                         net (fo=177, routed)        20.790    23.002    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/key_n[198]
    SLICE_X108Y124       LUT6 (Prop_lut6_I3_O)        0.124    23.126 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_74__14/O
                         net (fo=1, routed)           0.000    23.126    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_74__14_n_0
    SLICE_X108Y124       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.502 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60__14/CO[3]
                         net (fo=1, routed)           0.009    23.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60__14_n_0
    SLICE_X108Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.628 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_51__14/CO[3]
                         net (fo=1, routed)           0.000    23.628    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_51__14_n_0
    SLICE_X108Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.745 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_42__14/CO[3]
                         net (fo=1, routed)           0.000    23.745    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_42__14_n_0
    SLICE_X108Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.862 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_33__14/CO[3]
                         net (fo=1, routed)           0.000    23.862    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_33__14_n_0
    SLICE_X108Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.979 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_24__14/CO[3]
                         net (fo=1, routed)           0.000    23.979    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_24__14_n_0
    SLICE_X108Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.096 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_15__14/CO[3]
                         net (fo=1, routed)           0.000    24.096    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_15__14_n_0
    SLICE_X108Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.213 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_6__14/CO[3]
                         net (fo=1, routed)           0.000    24.213    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_6__14_n_0
    SLICE_X108Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.330 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4__14/CO[3]
                         net (fo=1, routed)           0.000    24.330    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4__14_n_0
    SLICE_X108Y132       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.584 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_3__14/CO[0]
                         net (fo=256, routed)         1.703    26.287    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[0][0]
    SLICE_X110Y105       LUT5 (Prop_lut5_I3_O)        0.367    26.654 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[158]_i_2__14/O
                         net (fo=1, routed)           1.015    27.669    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[158]_i_2__14_n_0
    SLICE_X112Y110       LUT5 (Prop_lut5_I4_O)        0.124    27.793 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[158]_i_1__14/O
                         net (fo=1, routed)           0.000    27.793    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_modulo[158]
    SLICE_X112Y110       FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[158]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       1.858    21.858    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X112Y110       FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[158]/C
                         clock pessimism              0.000    21.858    
                         clock uncertainty           -0.035    21.823    
    SLICE_X112Y110       FDCE (Setup_fdce_C_D)        0.079    21.902    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[158]
  -------------------------------------------------------------------
                         required time                         21.902    
                         arrival time                         -27.793    
  -------------------------------------------------------------------
                         slack                                 -5.891    

Slack (VIOLATED) :        -5.850ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        25.866ns  (logic 2.423ns (9.368%)  route 23.443ns (90.632%))
  Logic Levels:           11  (CARRY4=9 LUT5=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.778ns = ( 21.778 - 20.000 ) 
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       1.756     1.756    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X9Y43          FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.456     2.212 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[6][6]/Q
                         net (fo=177, routed)        21.364    23.576    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/key_n[198]
    SLICE_X113Y124       LUT6 (Prop_lut6_I5_O)        0.124    23.700 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result[255]_i_98__14/O
                         net (fo=1, routed)           0.000    23.700    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result[255]_i_98__14_n_0
    SLICE_X113Y124       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.101 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_84__14/CO[3]
                         net (fo=1, routed)           0.009    24.110    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_84__14_n_0
    SLICE_X113Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.224 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_75__14/CO[3]
                         net (fo=1, routed)           0.000    24.224    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_75__14_n_0
    SLICE_X113Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.338 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_66__14/CO[3]
                         net (fo=1, routed)           0.000    24.338    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_66__14_n_0
    SLICE_X113Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.452 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_57__14/CO[3]
                         net (fo=1, routed)           0.000    24.452    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_57__14_n_0
    SLICE_X113Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.566 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_48__14/CO[3]
                         net (fo=1, routed)           0.000    24.566    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_48__14_n_0
    SLICE_X113Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.680 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_39__14/CO[3]
                         net (fo=1, routed)           0.000    24.680    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_39__14_n_0
    SLICE_X113Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.794 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_24__14/CO[3]
                         net (fo=1, routed)           0.000    24.794    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_24__14_n_0
    SLICE_X113Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.908 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_18__14/CO[3]
                         net (fo=1, routed)           0.000    24.908    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_18__14_n_0
    SLICE_X113Y132       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.179 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_5__14/CO[0]
                         net (fo=256, routed)         2.070    27.249    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[128][0]
    SLICE_X95Y112        LUT5 (Prop_lut5_I1_O)        0.373    27.622 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_1__14/O
                         net (fo=1, routed)           0.000    27.622    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_modulo[127]
    SLICE_X95Y112        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       1.778    21.778    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X95Y112        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]/C
                         clock pessimism              0.000    21.778    
                         clock uncertainty           -0.035    21.743    
    SLICE_X95Y112        FDCE (Setup_fdce_C_D)        0.029    21.772    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]
  -------------------------------------------------------------------
                         required time                         21.772    
                         arrival time                         -27.622    
  -------------------------------------------------------------------
                         slack                                 -5.850    

Slack (VIOLATED) :        -5.827ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[249]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        25.558ns  (logic 9.215ns (36.056%)  route 16.343ns (63.944%))
  Logic Levels:           54  (CARRY4=42 LUT3=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 21.539 - 20.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       1.802     1.802    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/clk
    SLICE_X104Y42        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y42        FDRE (Prop_fdre_C_Q)         0.478     2.280 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/counter_reg[7]/Q
                         net (fo=5, routed)           1.425     3.705    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_10__2_0[7]
    SLICE_X89Y50         LUT4 (Prop_lut4_I2_O)        0.295     4.000 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_15__6/O
                         net (fo=3, routed)           0.510     4.510    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_15__6_n_0
    SLICE_X88Y55         LUT5 (Prop_lut5_I4_O)        0.124     4.634 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_248__2/O
                         net (fo=128, routed)         1.715     6.349    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_248__2_n_0
    SLICE_X90Y80         LUT6 (Prop_lut6_I4_O)        0.124     6.473 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_136__2/O
                         net (fo=1, routed)           0.000     6.473    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_136__2_n_0
    SLICE_X90Y80         MUXF7 (Prop_muxf7_I0_O)      0.241     6.714 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_64__2/O
                         net (fo=1, routed)           0.000     6.714    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_64__2_n_0
    SLICE_X90Y80         MUXF8 (Prop_muxf8_I0_O)      0.098     6.812 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_28__2/O
                         net (fo=1, routed)           1.377     8.189    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_28__2_n_0
    SLICE_X86Y63         LUT6 (Prop_lut6_I0_O)        0.319     8.508 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_17__5/O
                         net (fo=1, routed)           0.000     8.508    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_17__5_n_0
    SLICE_X86Y63         MUXF7 (Prop_muxf7_I1_O)      0.214     8.722 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_11__95/O
                         net (fo=1, routed)           1.681    10.403    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_11__95_n_0
    SLICE_X78Y40         LUT6 (Prop_lut6_I0_O)        0.297    10.700 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_7__95__0/O
                         net (fo=383, routed)         2.136    12.835    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_7__95__0_n_0
    SLICE_X81Y21         LUT5 (Prop_lut5_I4_O)        0.124    12.959 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_5__189/O
                         net (fo=1, routed)           0.000    12.959    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_14066
    SLICE_X81Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.491 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__192/CO[3]
                         net (fo=1, routed)           0.000    13.491    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__192_n_0
    SLICE_X81Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.605 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__193/CO[3]
                         net (fo=1, routed)           0.000    13.605    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__193_n_0
    SLICE_X81Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.719 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__194/CO[3]
                         net (fo=1, routed)           0.000    13.719    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__194_n_0
    SLICE_X81Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.833 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__195/CO[3]
                         net (fo=1, routed)           0.009    13.842    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__195_n_0
    SLICE_X81Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.956 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__196/CO[3]
                         net (fo=1, routed)           0.000    13.956    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__196_n_0
    SLICE_X81Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.070 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__197/CO[3]
                         net (fo=1, routed)           0.000    14.070    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__197_n_0
    SLICE_X81Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.184 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__198/CO[3]
                         net (fo=1, routed)           0.000    14.184    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__198_n_0
    SLICE_X81Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.298 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__199/CO[3]
                         net (fo=1, routed)           0.000    14.298    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__199_n_0
    SLICE_X81Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.412 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__200/CO[3]
                         net (fo=1, routed)           0.000    14.412    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__200_n_0
    SLICE_X81Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.526 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__201/CO[3]
                         net (fo=1, routed)           0.000    14.526    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__201_n_0
    SLICE_X81Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.640 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__202/CO[3]
                         net (fo=1, routed)           0.000    14.640    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__202_n_0
    SLICE_X81Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.754 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__203/CO[3]
                         net (fo=1, routed)           0.000    14.754    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__203_n_0
    SLICE_X81Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.868 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__204/CO[3]
                         net (fo=1, routed)           0.000    14.868    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__204_n_0
    SLICE_X81Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.982 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__205/CO[3]
                         net (fo=1, routed)           0.000    14.982    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__205_n_0
    SLICE_X81Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.096 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__206/CO[3]
                         net (fo=1, routed)           0.000    15.096    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__206_n_0
    SLICE_X81Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.210 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__207/CO[3]
                         net (fo=1, routed)           0.000    15.210    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__207_n_0
    SLICE_X81Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.324 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__208/CO[3]
                         net (fo=1, routed)           0.000    15.324    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__208_n_0
    SLICE_X81Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.438 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__209/CO[3]
                         net (fo=1, routed)           0.000    15.438    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__209_n_0
    SLICE_X81Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.552 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__210/CO[3]
                         net (fo=1, routed)           0.000    15.552    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__210_n_0
    SLICE_X81Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.666 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__211/CO[3]
                         net (fo=1, routed)           0.000    15.666    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__211_n_0
    SLICE_X81Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.780 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__212/CO[3]
                         net (fo=1, routed)           0.000    15.780    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__212_n_0
    SLICE_X81Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.894 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__213/CO[3]
                         net (fo=1, routed)           0.000    15.894    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__213_n_0
    SLICE_X81Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.008 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__214/CO[3]
                         net (fo=1, routed)           0.000    16.008    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__214_n_0
    SLICE_X81Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.122 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__215/CO[3]
                         net (fo=1, routed)           0.000    16.122    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__215_n_0
    SLICE_X81Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.236 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__216/CO[3]
                         net (fo=1, routed)           0.000    16.236    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__216_n_0
    SLICE_X81Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.351 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__217/CO[3]
                         net (fo=1, routed)           0.000    16.351    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__217_n_0
    SLICE_X81Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.465 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__218/CO[3]
                         net (fo=1, routed)           0.000    16.465    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__218_n_0
    SLICE_X81Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.579 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__219/CO[3]
                         net (fo=1, routed)           0.000    16.579    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__219_n_0
    SLICE_X81Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.693 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__220/CO[3]
                         net (fo=1, routed)           0.001    16.693    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__220_n_0
    SLICE_X81Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.807 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__221/CO[3]
                         net (fo=1, routed)           0.000    16.807    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__221_n_0
    SLICE_X81Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.921 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__222/CO[3]
                         net (fo=1, routed)           0.000    16.921    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/modular_multiplication_core/i_modulo/internal_result_reg[131]_i_13__3[0]
    SLICE_X81Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.078 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_4__191/CO[1]
                         net (fo=1272, routed)        1.956    19.034    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/CO[0]
    SLICE_X82Y64         LUT3 (Prop_lut3_I1_O)        0.355    19.389 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result[185]_i_3__2/O
                         net (fo=7, routed)           1.548    20.937    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[187]_1
    SLICE_X69Y45         LUT6 (Prop_lut6_I5_O)        0.355    21.292 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result[255]_i_106__3/O
                         net (fo=1, routed)           1.056    22.348    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result[255]_i_106__3_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    22.874 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_93__3/CO[3]
                         net (fo=1, routed)           0.000    22.874    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_93__3_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_84__3/CO[3]
                         net (fo=1, routed)           0.000    22.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_84__3_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.102 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_75__3/CO[3]
                         net (fo=1, routed)           0.000    23.102    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_75__3_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.216 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_66__3/CO[3]
                         net (fo=1, routed)           0.000    23.216    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_66__3_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.330 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_57__3/CO[3]
                         net (fo=1, routed)           0.000    23.330    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_57__3_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.444 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_48__3/CO[3]
                         net (fo=1, routed)           0.000    23.444    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_48__3_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.558 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_39__3/CO[3]
                         net (fo=1, routed)           0.001    23.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_39__3_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.673 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_24__3/CO[3]
                         net (fo=1, routed)           0.000    23.673    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_24__3_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.787 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_18__3/CO[3]
                         net (fo=1, routed)           0.000    23.787    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_18__3_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.058 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_5__3/CO[0]
                         net (fo=256, routed)         2.929    26.987    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[128][0]
    SLICE_X87Y83         LUT5 (Prop_lut5_I3_O)        0.373    27.360 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[249]_i_1__3/O
                         net (fo=1, routed)           0.000    27.360    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_modulo[249]
    SLICE_X87Y83         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[249]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       1.539    21.539    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X87Y83         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[249]/C
                         clock pessimism              0.000    21.539    
                         clock uncertainty           -0.035    21.503    
    SLICE_X87Y83         FDCE (Setup_fdce_C_D)        0.029    21.532    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[249]
  -------------------------------------------------------------------
                         required time                         21.532    
                         arrival time                         -27.360    
  -------------------------------------------------------------------
                         slack                                 -5.827    

Slack (VIOLATED) :        -5.822ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[179]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        25.888ns  (logic 2.520ns (9.734%)  route 23.368ns (90.266%))
  Logic Levels:           12  (CARRY4=9 LUT5=2 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.781ns = ( 21.781 - 20.000 ) 
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       1.756     1.756    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X9Y43          FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.456     2.212 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[6][6]/Q
                         net (fo=177, routed)        20.790    23.002    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/key_n[198]
    SLICE_X108Y124       LUT6 (Prop_lut6_I3_O)        0.124    23.126 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_74__14/O
                         net (fo=1, routed)           0.000    23.126    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_74__14_n_0
    SLICE_X108Y124       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.502 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60__14/CO[3]
                         net (fo=1, routed)           0.009    23.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60__14_n_0
    SLICE_X108Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.628 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_51__14/CO[3]
                         net (fo=1, routed)           0.000    23.628    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_51__14_n_0
    SLICE_X108Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.745 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_42__14/CO[3]
                         net (fo=1, routed)           0.000    23.745    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_42__14_n_0
    SLICE_X108Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.862 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_33__14/CO[3]
                         net (fo=1, routed)           0.000    23.862    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_33__14_n_0
    SLICE_X108Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.979 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_24__14/CO[3]
                         net (fo=1, routed)           0.000    23.979    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_24__14_n_0
    SLICE_X108Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.096 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_15__14/CO[3]
                         net (fo=1, routed)           0.000    24.096    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_15__14_n_0
    SLICE_X108Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.213 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_6__14/CO[3]
                         net (fo=1, routed)           0.000    24.213    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_6__14_n_0
    SLICE_X108Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.330 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4__14/CO[3]
                         net (fo=1, routed)           0.000    24.330    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4__14_n_0
    SLICE_X108Y132       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.584 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_3__14/CO[0]
                         net (fo=256, routed)         2.019    26.602    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[0][0]
    SLICE_X94Y106        LUT5 (Prop_lut5_I3_O)        0.367    26.969 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[179]_i_4__14/O
                         net (fo=1, routed)           0.551    27.520    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[179]_i_4__14_n_0
    SLICE_X96Y108        LUT5 (Prop_lut5_I4_O)        0.124    27.644 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[179]_i_1__14/O
                         net (fo=1, routed)           0.000    27.644    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_modulo[179]
    SLICE_X96Y108        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[179]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       1.781    21.781    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X96Y108        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[179]/C
                         clock pessimism              0.000    21.781    
                         clock uncertainty           -0.035    21.746    
    SLICE_X96Y108        FDCE (Setup_fdce_C_D)        0.077    21.823    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[179]
  -------------------------------------------------------------------
                         required time                         21.823    
                         arrival time                         -27.644    
  -------------------------------------------------------------------
                         slack                                 -5.822    

Slack (VIOLATED) :        -5.818ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[134]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        25.916ns  (logic 2.423ns (9.349%)  route 23.493ns (90.651%))
  Logic Levels:           11  (CARRY4=9 LUT5=1 LUT6=1)
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns = ( 21.860 - 20.000 ) 
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       1.756     1.756    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X9Y43          FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.456     2.212 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[6][6]/Q
                         net (fo=177, routed)        21.364    23.576    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/key_n[198]
    SLICE_X113Y124       LUT6 (Prop_lut6_I5_O)        0.124    23.700 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result[255]_i_98__14/O
                         net (fo=1, routed)           0.000    23.700    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result[255]_i_98__14_n_0
    SLICE_X113Y124       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.101 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_84__14/CO[3]
                         net (fo=1, routed)           0.009    24.110    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_84__14_n_0
    SLICE_X113Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.224 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_75__14/CO[3]
                         net (fo=1, routed)           0.000    24.224    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_75__14_n_0
    SLICE_X113Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.338 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_66__14/CO[3]
                         net (fo=1, routed)           0.000    24.338    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_66__14_n_0
    SLICE_X113Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.452 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_57__14/CO[3]
                         net (fo=1, routed)           0.000    24.452    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_57__14_n_0
    SLICE_X113Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.566 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_48__14/CO[3]
                         net (fo=1, routed)           0.000    24.566    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_48__14_n_0
    SLICE_X113Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.680 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_39__14/CO[3]
                         net (fo=1, routed)           0.000    24.680    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_39__14_n_0
    SLICE_X113Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.794 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_24__14/CO[3]
                         net (fo=1, routed)           0.000    24.794    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_24__14_n_0
    SLICE_X113Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.908 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_18__14/CO[3]
                         net (fo=1, routed)           0.000    24.908    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_18__14_n_0
    SLICE_X113Y132       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.179 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_5__14/CO[0]
                         net (fo=256, routed)         2.120    27.299    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[128][0]
    SLICE_X110Y104       LUT5 (Prop_lut5_I3_O)        0.373    27.672 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[134]_i_1__14/O
                         net (fo=1, routed)           0.000    27.672    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_modulo[134]
    SLICE_X110Y104       FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[134]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       1.860    21.860    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X110Y104       FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[134]/C
                         clock pessimism              0.000    21.860    
                         clock uncertainty           -0.035    21.825    
    SLICE_X110Y104       FDCE (Setup_fdce_C_D)        0.029    21.854    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[15].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[134]
  -------------------------------------------------------------------
                         required time                         21.854    
                         arrival time                         -27.672    
  -------------------------------------------------------------------
                         slack                                 -5.818    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.935%)  route 0.212ns (60.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       0.562     0.562    rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X47Y4          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y4          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[49]/Q
                         net (fo=1, routed)           0.212     0.915    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0[42]
    SLICE_X51Y2          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       0.826     0.826    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X51Y2          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]/C
                         clock pessimism             -0.005     0.821    
    SLICE_X51Y2          FDRE (Hold_fdre_C_D)         0.076     0.897    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][50]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.555%)  route 0.157ns (51.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       0.554     0.554    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X50Y14         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.148     0.702 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[50]/Q
                         net (fo=1, routed)           0.157     0.858    rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[49]
    SLICE_X49Y13         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       0.824     0.824    rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X49Y13         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][50]/C
                         clock pessimism             -0.005     0.819    
    SLICE_X49Y13         FDRE (Hold_fdre_C_D)         0.016     0.835    rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][50]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           0.858    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_needed_2_realign_cmds_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_first_of_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.464%)  route 0.198ns (51.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       0.559     0.559    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X53Y2          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_needed_2_realign_cmds_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y2          FDRE (Prop_fdre_C_Q)         0.141     0.700 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_needed_2_realign_cmds_reg/Q
                         net (fo=1, routed)           0.198     0.897    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_needed_2_realign_cmds
    SLICE_X47Y1          LUT6 (Prop_lut6_I2_O)        0.045     0.942 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_first_of_2_i_1/O
                         net (fo=1, routed)           0.000     0.942    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_first_of_2_i_1_n_0
    SLICE_X47Y1          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_first_of_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       0.830     0.830    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X47Y1          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_first_of_2_reg/C
                         clock pessimism             -0.005     0.825    
    SLICE_X47Y1          FDRE (Hold_fdre_C_D)         0.091     0.916    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_first_of_2_reg
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer_reg[1061]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1061]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.682%)  route 0.221ns (54.318%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       0.558     0.558    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X47Y14         FDRE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer_reg[1061]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y14         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer_reg[1061]/Q
                         net (fo=1, routed)           0.221     0.920    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer_reg_n_0_[1061]
    SLICE_X50Y11         LUT5 (Prop_lut5_I0_O)        0.045     0.965 r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i[1061]_i_1/O
                         net (fo=1, routed)           0.000     0.965    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i[1061]_i_1_n_0
    SLICE_X50Y11         FDRE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1061]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       0.823     0.823    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X50Y11         FDRE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1061]/C
                         clock pessimism             -0.005     0.818    
    SLICE_X50Y11         FDRE (Hold_fdre_C_D)         0.120     0.938    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1061]
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[131]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/internal_result_reg[131]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.792%)  route 0.232ns (62.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       0.546     0.546    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X52Y23         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[131]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDCE (Prop_fdce_C_Q)         0.141     0.687 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[131]/Q
                         net (fo=5, routed)           0.232     0.919    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/internal_result_reg[255]_0[130]
    SLICE_X49Y21         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/internal_result_reg[131]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       0.817     0.817    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/clk
    SLICE_X49Y21         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/internal_result_reg[131]/C
                         clock pessimism             -0.005     0.812    
    SLICE_X49Y21         FDRE (Hold_fdre_C_D)         0.070     0.882    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/internal_result_reg[131]
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       0.593     0.593    rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X19Y10         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y10         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/Q
                         net (fo=1, routed)           0.056     0.789    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/DIA0
    SLICE_X18Y10         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       0.863     0.863    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/WCLK
    SLICE_X18Y10         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/CLK
                         clock pessimism             -0.257     0.606    
    SLICE_X18Y10         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.753    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA
  -------------------------------------------------------------------
                         required time                         -0.753    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer_reg[1083]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1083]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.114%)  route 0.209ns (52.886%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       0.555     0.555    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X49Y17         FDRE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer_reg[1083]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y17         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer_reg[1083]/Q
                         net (fo=1, routed)           0.209     0.904    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer_reg_n_0_[1083]
    SLICE_X53Y12         LUT5 (Prop_lut5_I0_O)        0.045     0.949 r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i[1083]_i_1/O
                         net (fo=1, routed)           0.000     0.949    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i[1083]_i_1_n_0
    SLICE_X53Y12         FDRE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1083]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       0.821     0.821    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X53Y12         FDRE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1083]/C
                         clock pessimism             -0.005     0.816    
    SLICE_X53Y12         FDRE (Hold_fdre_C_D)         0.092     0.908    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1083]
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.524%)  route 0.235ns (62.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       0.563     0.563    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/m_axi_s2mm_aclk
    SLICE_X45Y1          FDSE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDSE (Prop_fdse_C_Q)         0.141     0.704 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg/Q
                         net (fo=1, routed)           0.235     0.938    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/D[3]
    SLICE_X51Y4          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       0.825     0.825    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/m_axi_s2mm_aclk
    SLICE_X51Y4          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X51Y4          FDRE (Hold_fdre_C_D)         0.076     0.896    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.909%)  route 0.241ns (63.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       0.635     0.635    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y149        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y149        FDRE (Prop_fdre_C_Q)         0.141     0.776 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=1, routed)           0.241     1.017    rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn
    SLICE_X41Y149        FDRE                                         r  rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       0.911     0.911    rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X41Y149        FDRE                                         r  rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/C
                         clock pessimism             -0.009     0.902    
    SLICE_X41Y149        FDRE (Hold_fdre_C_D)         0.070     0.972    rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1068]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.588%)  route 0.221ns (57.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       0.548     0.548    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X50Y22         FDRE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y22         FDRE (Prop_fdre_C_Q)         0.164     0.712 r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[65]/Q
                         net (fo=2, routed)           0.221     0.933    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/D[44]
    SLICE_X49Y19         FDRE                                         r  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1068]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       0.819     0.819    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/aclk
    SLICE_X49Y19         FDRE                                         r  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1068]/C
                         clock pessimism             -0.005     0.814    
    SLICE_X49Y19         FDRE (Hold_fdre_C_D)         0.072     0.886    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1068]
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y2   rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y2   rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X4Y0   rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X4Y0   rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y2    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y0    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y0    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y0    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y0    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X7Y0    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y12  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y12  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y12  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y12  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y12  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y12  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y12  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y12  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y12  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y12  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y13  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y13  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y13  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y13  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y13  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y13  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y13  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y13  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y19   rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y19   rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       22.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :           28  Failing Endpoints,  Worst Slack       -1.487ns,  Total Violation      -16.052ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.273ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.487ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        20.597ns  (logic 0.608ns (2.952%)  route 19.989ns (97.048%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.634ns = ( 21.634 - 20.000 ) 
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       1.908     1.908    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X65Y148        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y148        FDRE (Prop_fdre_C_Q)         0.456     2.364 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           4.063     6.427    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X44Y32         LUT1 (Prop_lut1_I0_O)        0.152     6.579 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1696, routed)       15.926    22.505    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/SR[0]
    SLICE_X48Y125        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       1.634    21.634    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X48Y125        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][7]/C
                         clock pessimism              0.032    21.666    
                         clock uncertainty           -0.035    21.630    
    SLICE_X48Y125        FDCE (Recov_fdce_C_CLR)     -0.613    21.017    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][7]
  -------------------------------------------------------------------
                         required time                         21.017    
                         arrival time                         -22.505    
  -------------------------------------------------------------------
                         slack                                 -1.487    

Slack (VIOLATED) :        -1.107ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        20.228ns  (logic 0.608ns (3.006%)  route 19.620ns (96.994%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 21.645 - 20.000 ) 
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       1.908     1.908    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X65Y148        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y148        FDRE (Prop_fdre_C_Q)         0.456     2.364 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           4.063     6.427    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X44Y32         LUT1 (Prop_lut1_I0_O)        0.152     6.579 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1696, routed)       15.557    22.136    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/SR[0]
    SLICE_X48Y134        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       1.645    21.645    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X48Y134        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][1]/C
                         clock pessimism              0.032    21.677    
                         clock uncertainty           -0.035    21.641    
    SLICE_X48Y134        FDCE (Recov_fdce_C_CLR)     -0.613    21.028    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][1]
  -------------------------------------------------------------------
                         required time                         21.028    
                         arrival time                         -22.136    
  -------------------------------------------------------------------
                         slack                                 -1.107    

Slack (VIOLATED) :        -1.107ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        20.228ns  (logic 0.608ns (3.006%)  route 19.620ns (96.994%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 21.645 - 20.000 ) 
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       1.908     1.908    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X65Y148        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y148        FDRE (Prop_fdre_C_Q)         0.456     2.364 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           4.063     6.427    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X44Y32         LUT1 (Prop_lut1_I0_O)        0.152     6.579 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1696, routed)       15.557    22.136    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/SR[0]
    SLICE_X48Y134        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       1.645    21.645    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X48Y134        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][5]/C
                         clock pessimism              0.032    21.677    
                         clock uncertainty           -0.035    21.641    
    SLICE_X48Y134        FDCE (Recov_fdce_C_CLR)     -0.613    21.028    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][5]
  -------------------------------------------------------------------
                         required time                         21.028    
                         arrival time                         -22.136    
  -------------------------------------------------------------------
                         slack                                 -1.107    

Slack (VIOLATED) :        -0.889ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        20.059ns  (logic 0.608ns (3.031%)  route 19.451ns (96.969%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.694ns = ( 21.694 - 20.000 ) 
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       1.908     1.908    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X65Y148        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y148        FDRE (Prop_fdre_C_Q)         0.456     2.364 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           4.063     6.427    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X44Y32         LUT1 (Prop_lut1_I0_O)        0.152     6.579 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1696, routed)       15.388    21.967    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/SR[0]
    SLICE_X28Y136        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       1.694    21.694    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X28Y136        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][10]/C
                         clock pessimism              0.032    21.726    
                         clock uncertainty           -0.035    21.690    
    SLICE_X28Y136        FDCE (Recov_fdce_C_CLR)     -0.613    21.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][10]
  -------------------------------------------------------------------
                         required time                         21.077    
                         arrival time                         -21.967    
  -------------------------------------------------------------------
                         slack                                 -0.889    

Slack (VIOLATED) :        -0.889ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][25]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        20.059ns  (logic 0.608ns (3.031%)  route 19.451ns (96.969%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.694ns = ( 21.694 - 20.000 ) 
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       1.908     1.908    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X65Y148        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y148        FDRE (Prop_fdre_C_Q)         0.456     2.364 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           4.063     6.427    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X44Y32         LUT1 (Prop_lut1_I0_O)        0.152     6.579 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1696, routed)       15.388    21.967    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/SR[0]
    SLICE_X28Y136        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       1.694    21.694    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X28Y136        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][25]/C
                         clock pessimism              0.032    21.726    
                         clock uncertainty           -0.035    21.690    
    SLICE_X28Y136        FDCE (Recov_fdce_C_CLR)     -0.613    21.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][25]
  -------------------------------------------------------------------
                         required time                         21.077    
                         arrival time                         -21.967    
  -------------------------------------------------------------------
                         slack                                 -0.889    

Slack (VIOLATED) :        -0.889ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        20.059ns  (logic 0.608ns (3.031%)  route 19.451ns (96.969%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.694ns = ( 21.694 - 20.000 ) 
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       1.908     1.908    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X65Y148        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y148        FDRE (Prop_fdre_C_Q)         0.456     2.364 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           4.063     6.427    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X44Y32         LUT1 (Prop_lut1_I0_O)        0.152     6.579 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1696, routed)       15.388    21.967    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/SR[0]
    SLICE_X28Y136        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       1.694    21.694    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X28Y136        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][7]/C
                         clock pessimism              0.032    21.726    
                         clock uncertainty           -0.035    21.690    
    SLICE_X28Y136        FDCE (Recov_fdce_C_CLR)     -0.613    21.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][7]
  -------------------------------------------------------------------
                         required time                         21.077    
                         arrival time                         -21.967    
  -------------------------------------------------------------------
                         slack                                 -0.889    

Slack (VIOLATED) :        -0.807ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][17]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        19.979ns  (logic 0.608ns (3.043%)  route 19.371ns (96.957%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.696ns = ( 21.696 - 20.000 ) 
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       1.908     1.908    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X65Y148        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y148        FDRE (Prop_fdre_C_Q)         0.456     2.364 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           4.063     6.427    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X44Y32         LUT1 (Prop_lut1_I0_O)        0.152     6.579 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1696, routed)       15.308    21.887    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/SR[0]
    SLICE_X28Y138        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       1.696    21.696    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X28Y138        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][17]/C
                         clock pessimism              0.032    21.728    
                         clock uncertainty           -0.035    21.692    
    SLICE_X28Y138        FDCE (Recov_fdce_C_CLR)     -0.613    21.079    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][17]
  -------------------------------------------------------------------
                         required time                         21.079    
                         arrival time                         -21.887    
  -------------------------------------------------------------------
                         slack                                 -0.807    

Slack (VIOLATED) :        -0.807ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][18]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        19.979ns  (logic 0.608ns (3.043%)  route 19.371ns (96.957%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.696ns = ( 21.696 - 20.000 ) 
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       1.908     1.908    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X65Y148        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y148        FDRE (Prop_fdre_C_Q)         0.456     2.364 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           4.063     6.427    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X44Y32         LUT1 (Prop_lut1_I0_O)        0.152     6.579 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1696, routed)       15.308    21.887    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/SR[0]
    SLICE_X28Y138        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       1.696    21.696    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X28Y138        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][18]/C
                         clock pessimism              0.032    21.728    
                         clock uncertainty           -0.035    21.692    
    SLICE_X28Y138        FDCE (Recov_fdce_C_CLR)     -0.613    21.079    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][18]
  -------------------------------------------------------------------
                         required time                         21.079    
                         arrival time                         -21.887    
  -------------------------------------------------------------------
                         slack                                 -0.807    

Slack (VIOLATED) :        -0.803ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][30]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        19.974ns  (logic 0.608ns (3.044%)  route 19.366ns (96.956%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.696ns = ( 21.696 - 20.000 ) 
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       1.908     1.908    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X65Y148        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y148        FDRE (Prop_fdre_C_Q)         0.456     2.364 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           4.063     6.427    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X44Y32         LUT1 (Prop_lut1_I0_O)        0.152     6.579 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1696, routed)       15.303    21.882    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/SR[0]
    SLICE_X29Y138        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       1.696    21.696    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X29Y138        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][30]/C
                         clock pessimism              0.032    21.728    
                         clock uncertainty           -0.035    21.692    
    SLICE_X29Y138        FDCE (Recov_fdce_C_CLR)     -0.613    21.079    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][30]
  -------------------------------------------------------------------
                         required time                         21.079    
                         arrival time                         -21.882    
  -------------------------------------------------------------------
                         slack                                 -0.803    

Slack (VIOLATED) :        -0.654ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[2][31]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        19.776ns  (logic 0.608ns (3.074%)  route 19.168ns (96.926%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.646ns = ( 21.646 - 20.000 ) 
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       1.908     1.908    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X65Y148        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y148        FDRE (Prop_fdre_C_Q)         0.456     2.364 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           4.063     6.427    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X44Y32         LUT1 (Prop_lut1_I0_O)        0.152     6.579 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1696, routed)       15.105    21.684    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/SR[0]
    SLICE_X37Y133        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[2][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       1.646    21.646    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X37Y133        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[2][31]/C
                         clock pessimism              0.032    21.678    
                         clock uncertainty           -0.035    21.642    
    SLICE_X37Y133        FDCE (Recov_fdce_C_CLR)     -0.613    21.029    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[2][31]
  -------------------------------------------------------------------
                         required time                         21.029    
                         arrival time                         -21.684    
  -------------------------------------------------------------------
                         slack                                 -0.654    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[75]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.594%)  route 0.305ns (68.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       0.635     0.635    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/clk
    SLICE_X53Y147        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y147        FDRE (Prop_fdre_C_Q)         0.141     0.776 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.305     1.081    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/clear
    SLICE_X49Y141        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[75]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       0.909     0.909    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X49Y141        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[75]/C
                         clock pessimism             -0.009     0.900    
    SLICE_X49Y141        FDCE (Remov_fdce_C_CLR)     -0.092     0.808    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[75]
  -------------------------------------------------------------------
                         required time                         -0.808    
                         arrival time                           1.081    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[88]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.594%)  route 0.305ns (68.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       0.635     0.635    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/clk
    SLICE_X53Y147        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y147        FDRE (Prop_fdre_C_Q)         0.141     0.776 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.305     1.081    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/clear
    SLICE_X49Y141        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[88]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       0.909     0.909    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X49Y141        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[88]/C
                         clock pessimism             -0.009     0.900    
    SLICE_X49Y141        FDCE (Remov_fdce_C_CLR)     -0.092     0.808    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[88]
  -------------------------------------------------------------------
                         required time                         -0.808    
                         arrival time                           1.081    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[92]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.594%)  route 0.305ns (68.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       0.635     0.635    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/clk
    SLICE_X53Y147        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y147        FDRE (Prop_fdre_C_Q)         0.141     0.776 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.305     1.081    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/clear
    SLICE_X49Y141        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[92]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       0.909     0.909    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X49Y141        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[92]/C
                         clock pessimism             -0.009     0.900    
    SLICE_X49Y141        FDCE (Remov_fdce_C_CLR)     -0.092     0.808    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[92]
  -------------------------------------------------------------------
                         required time                         -0.808    
                         arrival time                           1.081    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[94]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.594%)  route 0.305ns (68.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       0.635     0.635    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/clk
    SLICE_X53Y147        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y147        FDRE (Prop_fdre_C_Q)         0.141     0.776 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.305     1.081    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/clear
    SLICE_X49Y141        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[94]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       0.909     0.909    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X49Y141        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[94]/C
                         clock pessimism             -0.009     0.900    
    SLICE_X49Y141        FDCE (Remov_fdce_C_CLR)     -0.092     0.808    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[94]
  -------------------------------------------------------------------
                         required time                         -0.808    
                         arrival time                           1.081    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[101]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.288%)  route 0.310ns (68.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       0.635     0.635    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/clk
    SLICE_X53Y147        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y147        FDRE (Prop_fdre_C_Q)         0.141     0.776 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.310     1.086    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/clear
    SLICE_X48Y141        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[101]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       0.909     0.909    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X48Y141        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[101]/C
                         clock pessimism             -0.009     0.900    
    SLICE_X48Y141        FDCE (Remov_fdce_C_CLR)     -0.092     0.808    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[101]
  -------------------------------------------------------------------
                         required time                         -0.808    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[124]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.288%)  route 0.310ns (68.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       0.635     0.635    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/clk
    SLICE_X53Y147        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y147        FDRE (Prop_fdre_C_Q)         0.141     0.776 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.310     1.086    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/clear
    SLICE_X48Y141        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[124]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       0.909     0.909    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X48Y141        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[124]/C
                         clock pessimism             -0.009     0.900    
    SLICE_X48Y141        FDCE (Remov_fdce_C_CLR)     -0.092     0.808    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[124]
  -------------------------------------------------------------------
                         required time                         -0.808    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[91]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.288%)  route 0.310ns (68.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       0.635     0.635    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/clk
    SLICE_X53Y147        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y147        FDRE (Prop_fdre_C_Q)         0.141     0.776 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.310     1.086    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/clear
    SLICE_X48Y141        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[91]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       0.909     0.909    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X48Y141        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[91]/C
                         clock pessimism             -0.009     0.900    
    SLICE_X48Y141        FDCE (Remov_fdce_C_CLR)     -0.092     0.808    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[91]
  -------------------------------------------------------------------
                         required time                         -0.808    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[126]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.141ns (27.750%)  route 0.367ns (72.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       0.635     0.635    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/clk
    SLICE_X53Y147        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y147        FDRE (Prop_fdre_C_Q)         0.141     0.776 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.367     1.143    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/clear
    SLICE_X49Y140        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[126]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       0.909     0.909    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X49Y140        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[126]/C
                         clock pessimism             -0.009     0.900    
    SLICE_X49Y140        FDCE (Remov_fdce_C_CLR)     -0.092     0.808    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[126]
  -------------------------------------------------------------------
                         required time                         -0.808    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.141ns (27.750%)  route 0.367ns (72.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       0.635     0.635    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/clk
    SLICE_X53Y147        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y147        FDRE (Prop_fdre_C_Q)         0.141     0.776 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.367     1.143    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/clear
    SLICE_X49Y140        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       0.909     0.909    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X49Y140        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]/C
                         clock pessimism             -0.009     0.900    
    SLICE_X49Y140        FDCE (Remov_fdce_C_CLR)     -0.092     0.808    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]
  -------------------------------------------------------------------
                         required time                         -0.808    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[27]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.141ns (27.750%)  route 0.367ns (72.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       0.635     0.635    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/clk
    SLICE_X53Y147        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y147        FDRE (Prop_fdre_C_Q)         0.141     0.776 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.367     1.143    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/clear
    SLICE_X49Y140        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21387, routed)       0.909     0.909    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X49Y140        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[27]/C
                         clock pessimism             -0.009     0.900    
    SLICE_X49Y140        FDCE (Remov_fdce_C_CLR)     -0.092     0.808    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.808    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.335    





