# vsim -debugDB -l testbench.log -voptargs="+acc" -assertdebug -c testbench -do "log -r /*;run -all;" 
# Start time: 20:10:13 on Jan 05,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2022.4 linux_x86_64 Oct 18 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.Full_Adder(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# log -r /*
# run -all
# -------------------------------------------------------------
# |  a  |  b  | cin | Expected |  Actual  |    Result         |
# -------------------------------------------------------------
# |   3  |   2  |  0  |     5    |    5     |  >> PASSED <<  |
# |   1  |   0  |  0  |     1    |    1     |  >> PASSED <<  |
# |   0  |   0  |  0  |     0    |    0     |  >> PASSED <<  |
# |   0  |   2  |  1  |     3    |    3     |  >> PASSED <<  |
# |   0  |   1  |  1  |     2    |    2     |  >> PASSED <<  |
# |   3  |   2  |  0  |     5    |    5     |  >> PASSED <<  |
# |   2  |   3  |  0  |     5    |    5     |  >> PASSED <<  |
# |   0  |   2  |  1  |     3    |    3     |  >> PASSED <<  |
# |   2  |   0  |  0  |     2    |    2     |  >> PASSED <<  |
# |   1  |   3  |  0  |     4    |    4     |  >> PASSED <<  |
# |   2  |   2  |  1  |     5    |    5     |  >> PASSED <<  |
# |   1  |   2  |  0  |     3    |    3     |  >> PASSED <<  |
# |   0  |   2  |  1  |     3    |    3     |  >> PASSED <<  |
# |   3  |   3  |  0  |     6    |    6     |  >> PASSED <<  |
# |   0  |   3  |  1  |     4    |    4     |  >> PASSED <<  |
# |   1  |   2  |  0  |     3    |    3     |  >> PASSED <<  |
# |   3  |   1  |  1  |     5    |    5     |  >> PASSED <<  |
# |   0  |   2  |  0  |     2    |    2     |  >> PASSED <<  |
# |   1  |   2  |  1  |     4    |    4     |  >> PASSED <<  |
# |   0  |   3  |  0  |     3    |    3     |  >> PASSED <<  |
# -------------------------------------------------------------
# ** Note: $finish    : ../tb/testbench.sv(41)
#    Time: 20 ns  Iteration: 0  Instance: /testbench
# End time: 20:10:14 on Jan 05,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
