# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../project_8_3.srcs/sources_1/ip/gene_mem/sim/gene_mem.v"
verilog xil_defaultlib  "../../../project_8_3.srcs/sources_1/ip/codon_mem/sim/codon_mem.v"
sv xil_defaultlib  "../../../project_8_3.srcs/sources_1/new/mem_addr_wrapper.sv"
sv xil_defaultlib  "../../../project_8_3.srcs/sources_1/imports/new/codon_gene_grabber_wrapper.sv"
sv xil_defaultlib  "../../../project_8_3.srcs/sources_1/new/sequence_wrapper.sv"
sv xil_defaultlib  "../../../project_8_3.srcs/sim_1/new/sequence_wrapper_tb.sv"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
