verilog work "C:/Users/hojin/Desktop/sutd notes/comp struc/8bitALU-master/version2_1dCompStruc/work/planAhead/version2_1dCompStruc/version2_1dCompStruc.srcs/sources_1/imports/verilog/adderModule_16.v"
verilog work "C:/Users/hojin/Desktop/sutd notes/comp struc/8bitALU-master/version2_1dCompStruc/work/planAhead/version2_1dCompStruc/version2_1dCompStruc.srcs/sources_1/imports/verilog/shiftModule_19.v"
verilog work "C:/Users/hojin/Desktop/sutd notes/comp struc/8bitALU-master/version2_1dCompStruc/work/planAhead/version2_1dCompStruc/version2_1dCompStruc.srcs/sources_1/imports/verilog/seven_seg_27.v"
verilog work "C:/Users/hojin/Desktop/sutd notes/comp struc/8bitALU-master/version2_1dCompStruc/work/planAhead/version2_1dCompStruc/version2_1dCompStruc.srcs/sources_1/imports/verilog/pipeline_22.v"
verilog work "C:/Users/hojin/Desktop/sutd notes/comp struc/8bitALU-master/version2_1dCompStruc/work/planAhead/version2_1dCompStruc/version2_1dCompStruc.srcs/sources_1/imports/verilog/multiplicationModule_20.v"
verilog work "C:/Users/hojin/Desktop/sutd notes/comp struc/8bitALU-master/version2_1dCompStruc/work/planAhead/version2_1dCompStruc/version2_1dCompStruc.srcs/sources_1/imports/verilog/divideMdule_21.v"
verilog work "C:/Users/hojin/Desktop/sutd notes/comp struc/8bitALU-master/version2_1dCompStruc/work/planAhead/version2_1dCompStruc/version2_1dCompStruc.srcs/sources_1/imports/verilog/decoder_28.v"
verilog work "C:/Users/hojin/Desktop/sutd notes/comp struc/8bitALU-master/version2_1dCompStruc/work/planAhead/version2_1dCompStruc/version2_1dCompStruc.srcs/sources_1/imports/verilog/counter_26.v"
verilog work "C:/Users/hojin/Desktop/sutd notes/comp struc/8bitALU-master/version2_1dCompStruc/work/planAhead/version2_1dCompStruc/version2_1dCompStruc.srcs/sources_1/imports/verilog/compareModule_18.v"
verilog work "C:/Users/hojin/Desktop/sutd notes/comp struc/8bitALU-master/version2_1dCompStruc/work/planAhead/version2_1dCompStruc/version2_1dCompStruc.srcs/sources_1/imports/verilog/booleanModule_17.v"
verilog work "C:/Users/hojin/Desktop/sutd notes/comp struc/8bitALU-master/version2_1dCompStruc/work/planAhead/version2_1dCompStruc/version2_1dCompStruc.srcs/sources_1/imports/verilog/reset_conditioner_2.v"
verilog work "C:/Users/hojin/Desktop/sutd notes/comp struc/8bitALU-master/version2_1dCompStruc/work/planAhead/version2_1dCompStruc/version2_1dCompStruc.srcs/sources_1/imports/verilog/multi_seven_seg_11.v"
verilog work "C:/Users/hojin/Desktop/sutd notes/comp struc/8bitALU-master/version2_1dCompStruc/work/planAhead/version2_1dCompStruc/version2_1dCompStruc.srcs/sources_1/imports/verilog/edge_detector_4.v"
verilog work "C:/Users/hojin/Desktop/sutd notes/comp struc/8bitALU-master/version2_1dCompStruc/work/planAhead/version2_1dCompStruc/version2_1dCompStruc.srcs/sources_1/imports/verilog/button_conditioner_3.v"
verilog work "C:/Users/hojin/Desktop/sutd notes/comp struc/8bitALU-master/version2_1dCompStruc/work/planAhead/version2_1dCompStruc/version2_1dCompStruc.srcs/sources_1/imports/verilog/bin_to_dec_14.v"
verilog work "C:/Users/hojin/Desktop/sutd notes/comp struc/8bitALU-master/version2_1dCompStruc/work/planAhead/version2_1dCompStruc/version2_1dCompStruc.srcs/sources_1/imports/verilog/alu_1.v"
verilog work "C:/Users/hojin/Desktop/sutd notes/comp struc/8bitALU-master/version2_1dCompStruc/work/planAhead/version2_1dCompStruc/version2_1dCompStruc.srcs/sources_1/imports/verilog/mojo_top_0.v"
