
Loading design for application trce from file modulator_impl1_map.ncd.
Design name: Modulator
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 6
Loading device for application trce from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Thu Jul 21 21:34:58 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -c -u 0 -gt -mapchkpnt 0 -sethld -o Modulator_impl1.tw1 -gui -msgset C:/Users/reeve/git/EEE5118Z_Project/Modulator/promote.xml Modulator_impl1_map.ncd Modulator_impl1.prf 
Design file:     modulator_impl1_map.ncd
Preference file: modulator_impl1.prf
Device,speed:    LFXP2-5E,6
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 11.743ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/txClkCount[17]  (from ipClk_c +)
   Destination:    FF         Data in        Streamer1/opQAMBlock[0]  (to ipClk_c +)

   Delay:               8.180ns  (27.7% logic, 72.3% route), 9 logic levels.

 Constraint Details:

      8.180ns physical path delay Streamer1/SLICE_142 to Streamer1/SLICE_312 meets
     20.000ns delay constraint less
      0.077ns DIN_SET requirement (totaling 19.923ns) by 11.743ns

 Physical Path Details:

      Data path Streamer1/SLICE_142 to Streamer1/SLICE_312:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_142.CLK to */SLICE_142.Q0 Streamer1/SLICE_142 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_142.Q0 to *SLICE_1560.C1 Streamer1/txClkCount[17]
CTOF_DEL    ---     0.238 *SLICE_1560.C1 to *SLICE_1560.F1 Streamer1/SLICE_1560
ROUTE         1   e 0.232 *SLICE_1560.F1 to *SLICE_1560.C0 Streamer1/un1_opQAMBlock_2_sqmuxa_i_a2_9_9
CTOF_DEL    ---     0.238 *SLICE_1560.C0 to *SLICE_1560.F0 Streamer1/SLICE_1560
ROUTE         1   e 0.908 *SLICE_1560.F0 to *SLICE_1552.D1 Streamer1/un1_opQAMBlock_2_sqmuxa_i_a2_9_13
CTOF_DEL    ---     0.238 *SLICE_1552.D1 to *SLICE_1552.F1 Streamer1/SLICE_1552
ROUTE         4   e 0.232 *SLICE_1552.F1 to *SLICE_1552.A0 Streamer1/N_663
CTOF_DEL    ---     0.238 *SLICE_1552.A0 to *SLICE_1552.F0 Streamer1/SLICE_1552
ROUTE         6   e 0.908 *SLICE_1552.F0 to *SLICE_1549.A0 Streamer1/N_667
CTOF_DEL    ---     0.238 *SLICE_1549.A0 to *SLICE_1549.F0 Streamer1/SLICE_1549
ROUTE         1   e 0.908 *SLICE_1549.F0 to *SLICE_1548.A0 Streamer1/N_650
CTOF_DEL    ---     0.238 *SLICE_1548.A0 to *SLICE_1548.F0 Streamer1/SLICE_1548
ROUTE         5   e 0.908 *SLICE_1548.F0 to *SLICE_1543.A0 Streamer1/N_680
CTOF_DEL    ---     0.238 *SLICE_1543.A0 to *SLICE_1543.F0 Streamer1/SLICE_1543
ROUTE         1   e 0.908 *SLICE_1543.F0 to */SLICE_312.C0 Streamer1/opQAMBlockc_0_1
CTOF_DEL    ---     0.238 */SLICE_312.C0 to */SLICE_312.F0 Streamer1/SLICE_312
ROUTE         1   e 0.001 */SLICE_312.F0 to *SLICE_312.DI0 Streamer1/opQAMBlockc_0_i (to ipClk_c)
                  --------
                    8.180   (27.7% logic, 72.3% route), 9 logic levels.

Report:  121.109MHz is the maximum frequency for this preference.


================================================================================
Preference: Unconstrained: CLOCK_DOMAIN
            0 unconstrained paths found
--------------------------------------------------------------------------------


================================================================================
Preference: Unconstrained: INPUT_SETUP
            126 unconstrained paths found
--------------------------------------------------------------------------------

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Control/SLICE_156 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_1672.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1672.C0 to *SLICE_1672.F0 Control/SLICE_1672
ROUTE         5   e 0.908 *SLICE_1672.F0 to *SLICE_156.LSR Control/State_RNI12SL[1] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Control/SLICE_153 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_1672.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1672.C0 to *SLICE_1672.F0 Control/SLICE_1672
ROUTE         5   e 0.908 *SLICE_1672.F0 to *SLICE_153.LSR Control/State_RNI12SL[1] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Control/SLICE_154 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_1672.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1672.C0 to *SLICE_1672.F0 Control/SLICE_1672
ROUTE         5   e 0.908 *SLICE_1672.F0 to *SLICE_154.LSR Control/State_RNI12SL[1] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Control/SLICE_155 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_1672.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1672.C0 to *SLICE_1672.F0 Control/SLICE_1672
ROUTE         5   e 0.908 *SLICE_1672.F0 to *SLICE_155.LSR Control/State_RNI12SL[1] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Control/SLICE_152 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_1672.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1672.C0 to *SLICE_1672.F0 Control/SLICE_1672
ROUTE         5   e 0.908 *SLICE_1672.F0 to *SLICE_152.LSR Control/State_RNI12SL[1] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipBtn[0]" CLKPORT "ipClk" 

Report:    3.183ns delay ipBtn[0] to Register/SLICE_331 (3.106ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         54.PAD to       54.PADDI ipBtn[0]
ROUTE         1   e 0.908       54.PADDI to *SLICE_1567.D0 ipBtn_c[0]
CTOF_DEL    ---     0.238 *SLICE_1567.D0 to *SLICE_1567.F0 Register/SLICE_1567
ROUTE         1   e 0.908 *SLICE_1567.F0 to */SLICE_331.C0 Register/opRdData_8_iv_0_2[0]
CTOF_DEL    ---     0.238 */SLICE_331.C0 to */SLICE_331.F0 Register/SLICE_331
ROUTE         1   e 0.001 */SLICE_331.F0 to *SLICE_331.DI0 Register/opRdData_8[0] (to ipClk_c)
                  --------
                    3.106   (41.5% logic, 58.5% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipBtn[1]" CLKPORT "ipClk" 

Report:    3.183ns delay ipBtn[1] to Register/SLICE_331 (3.106ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         52.PAD to       52.PADDI ipBtn[1]
ROUTE         1   e 0.908       52.PADDI to *SLICE_1611.D1 ipBtn_c[1]
CTOF_DEL    ---     0.238 *SLICE_1611.D1 to *SLICE_1611.F1 Register/SLICE_1611
ROUTE         1   e 0.908 *SLICE_1611.F1 to */SLICE_331.C1 Register/opRdData_8_iv_0_2[1]
CTOF_DEL    ---     0.238 */SLICE_331.C1 to */SLICE_331.F1 Register/SLICE_331
ROUTE         1   e 0.001 */SLICE_331.F1 to *SLICE_331.DI1 Register/opRdData_8[1] (to ipClk_c)
                  --------
                    3.106   (41.5% logic, 58.5% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipBtn[2]" CLKPORT "ipClk" 

Report:    3.183ns delay ipBtn[2] to Register/SLICE_332 (3.106ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         53.PAD to       53.PADDI ipBtn[2]
ROUTE         1   e 0.908       53.PADDI to *SLICE_1611.D0 ipBtn_c[2]
CTOF_DEL    ---     0.238 *SLICE_1611.D0 to *SLICE_1611.F0 Register/SLICE_1611
ROUTE         1   e 0.908 *SLICE_1611.F0 to */SLICE_332.C0 Register/opRdData_8_iv_0_2[2]
CTOF_DEL    ---     0.238 */SLICE_332.C0 to */SLICE_332.F0 Register/SLICE_332
ROUTE         1   e 0.001 */SLICE_332.F0 to *SLICE_332.DI0 Register/opRdData_8[2] (to ipClk_c)
                  --------
                    3.106   (41.5% logic, 58.5% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipBtn[3]" CLKPORT "ipClk" 

Report:    3.183ns delay ipBtn[3] to Register/SLICE_332 (3.106ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         50.PAD to       50.PADDI ipBtn[3]
ROUTE         1   e 0.908       50.PADDI to *SLICE_1566.D0 ipBtn_c[3]
CTOF_DEL    ---     0.238 *SLICE_1566.D0 to *SLICE_1566.F0 Register/SLICE_1566
ROUTE         1   e 0.908 *SLICE_1566.F0 to */SLICE_332.C1 Register/opRdData_8_iv_0_2[3]
CTOF_DEL    ---     0.238 */SLICE_332.C1 to */SLICE_332.F1 Register/SLICE_332
ROUTE         1   e 0.001 */SLICE_332.F1 to *SLICE_332.DI1 Register/opRdData_8[3] (to ipClk_c)
                  --------
                    3.106   (41.5% logic, 58.5% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_220 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_1574.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1574.D0 to *SLICE_1574.F0 Control/SLICE_1574
ROUTE        16   e 0.908 *SLICE_1574.F0 to */SLICE_220.CE Control/un1_OutputData_0_sqmuxa_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_373 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_1673.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1673.B0 to *SLICE_1673.F0 Control/SLICE_1673
ROUTE        16   e 0.908 *SLICE_1673.F0 to */SLICE_373.CE Control/N_496_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_375 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_1673.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1673.B0 to *SLICE_1673.F0 Control/SLICE_1673
ROUTE        16   e 0.908 *SLICE_1673.F0 to */SLICE_375.CE Control/N_496_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_376 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_1673.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1673.B0 to *SLICE_1673.F0 Control/SLICE_1673
ROUTE        16   e 0.908 *SLICE_1673.F0 to */SLICE_376.CE Control/N_496_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_377 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_1673.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1673.B0 to *SLICE_1673.F0 Control/SLICE_1673
ROUTE        16   e 0.908 *SLICE_1673.F0 to */SLICE_377.CE Control/N_496_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_374 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_1673.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1673.B0 to *SLICE_1673.F0 Control/SLICE_1673
ROUTE        16   e 0.908 *SLICE_1673.F0 to */SLICE_374.CE Control/N_496_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_378 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_1673.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1673.B0 to *SLICE_1673.F0 Control/SLICE_1673
ROUTE        16   e 0.908 *SLICE_1673.F0 to */SLICE_378.CE Control/N_496_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_381 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_1673.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1673.B0 to *SLICE_1673.F0 Control/SLICE_1673
ROUTE        16   e 0.908 *SLICE_1673.F0 to */SLICE_381.CE Control/N_496_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_382 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_1673.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1673.B0 to *SLICE_1673.F0 Control/SLICE_1673
ROUTE        16   e 0.908 *SLICE_1673.F0 to */SLICE_382.CE Control/N_496_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_379 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_1673.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1673.B0 to *SLICE_1673.F0 Control/SLICE_1673
ROUTE        16   e 0.908 *SLICE_1673.F0 to */SLICE_379.CE Control/N_496_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_383 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_1673.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1673.B0 to *SLICE_1673.F0 Control/SLICE_1673
ROUTE        16   e 0.908 *SLICE_1673.F0 to */SLICE_383.CE Control/N_496_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_197 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_1615.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1615.D1 to *SLICE_1615.F1 Control/SLICE_1615
ROUTE         8   e 0.908 *SLICE_1615.F1 to */SLICE_197.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_204 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_1615.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1615.D1 to *SLICE_1615.F1 Control/SLICE_1615
ROUTE         8   e 0.908 *SLICE_1615.F1 to */SLICE_204.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_205 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_1615.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1615.D1 to *SLICE_1615.F1 Control/SLICE_1615
ROUTE         8   e 0.908 *SLICE_1615.F1 to */SLICE_205.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_206 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_1615.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1615.D1 to *SLICE_1615.F1 Control/SLICE_1615
ROUTE         8   e 0.908 *SLICE_1615.F1 to */SLICE_206.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_201 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_1516.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1516.D0 to *SLICE_1516.F0 Control/SLICE_1516
ROUTE         4   e 0.908 *SLICE_1516.F0 to */SLICE_201.CE Control/N_76_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_193 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_1576.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1576.D0 to *SLICE_1576.F0 Control/SLICE_1576
ROUTE         4   e 0.908 *SLICE_1576.F0 to */SLICE_193.CE Control/opAddress_0_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_372 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_1673.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1673.B0 to *SLICE_1673.F0 Control/SLICE_1673
ROUTE        16   e 0.908 *SLICE_1673.F0 to */SLICE_372.CE Control/N_496_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_222 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_1574.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1574.D0 to *SLICE_1574.F0 Control/SLICE_1574
ROUTE        16   e 0.908 *SLICE_1574.F0 to */SLICE_222.CE Control/un1_OutputData_0_sqmuxa_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_202 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_1516.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1516.D0 to *SLICE_1516.F0 Control/SLICE_1516
ROUTE         4   e 0.908 *SLICE_1516.F0 to */SLICE_202.CE Control/N_76_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_371 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_1673.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1673.B0 to *SLICE_1673.F0 Control/SLICE_1673
ROUTE        16   e 0.908 *SLICE_1673.F0 to */SLICE_371.CE Control/N_496_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_195 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_1576.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1576.D0 to *SLICE_1576.F0 Control/SLICE_1576
ROUTE         4   e 0.908 *SLICE_1576.F0 to */SLICE_195.CE Control/opAddress_0_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_207 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_1574.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1574.D0 to *SLICE_1574.F0 Control/SLICE_1574
ROUTE        16   e 0.908 *SLICE_1574.F0 to */SLICE_207.CE Control/un1_OutputData_0_sqmuxa_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_380 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_1673.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1673.B0 to *SLICE_1673.F0 Control/SLICE_1673
ROUTE        16   e 0.908 *SLICE_1673.F0 to */SLICE_380.CE Control/N_496_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_384 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_1673.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1673.B0 to *SLICE_1673.F0 Control/SLICE_1673
ROUTE        16   e 0.908 *SLICE_1673.F0 to */SLICE_384.CE Control/N_496_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_203 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_1615.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1615.D1 to *SLICE_1615.F1 Control/SLICE_1615
ROUTE         8   e 0.908 *SLICE_1615.F1 to */SLICE_203.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_208 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_1574.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1574.D0 to *SLICE_1574.F0 Control/SLICE_1574
ROUTE        16   e 0.908 *SLICE_1574.F0 to */SLICE_208.CE Control/un1_OutputData_0_sqmuxa_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_432 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_1615.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1615.D1 to *SLICE_1615.F1 Control/SLICE_1615
ROUTE         8   e 0.908 *SLICE_1615.F1 to */SLICE_432.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_429 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_1516.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1516.D0 to *SLICE_1516.F0 Control/SLICE_1516
ROUTE         4   e 0.908 *SLICE_1516.F0 to */SLICE_429.CE Control/N_76_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_209 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_1574.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1574.D0 to *SLICE_1574.F0 Control/SLICE_1574
ROUTE        16   e 0.908 *SLICE_1574.F0 to */SLICE_209.CE Control/un1_OutputData_0_sqmuxa_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_196 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_1576.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1576.D0 to *SLICE_1576.F0 Control/SLICE_1576
ROUTE         4   e 0.908 *SLICE_1576.F0 to */SLICE_196.CE Control/opAddress_0_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_210 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_1574.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1574.D0 to *SLICE_1574.F0 Control/SLICE_1574
ROUTE        16   e 0.908 *SLICE_1574.F0 to */SLICE_210.CE Control/un1_OutputData_0_sqmuxa_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_211 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_1574.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1574.D0 to *SLICE_1574.F0 Control/SLICE_1574
ROUTE        16   e 0.908 *SLICE_1574.F0 to */SLICE_211.CE Control/un1_OutputData_0_sqmuxa_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_212 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_1574.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1574.D0 to *SLICE_1574.F0 Control/SLICE_1574
ROUTE        16   e 0.908 *SLICE_1574.F0 to */SLICE_212.CE Control/un1_OutputData_0_sqmuxa_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_213 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_1574.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1574.D0 to *SLICE_1574.F0 Control/SLICE_1574
ROUTE        16   e 0.908 *SLICE_1574.F0 to */SLICE_213.CE Control/un1_OutputData_0_sqmuxa_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_215 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_1574.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1574.D0 to *SLICE_1574.F0 Control/SLICE_1574
ROUTE        16   e 0.908 *SLICE_1574.F0 to */SLICE_215.CE Control/un1_OutputData_0_sqmuxa_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_216 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_1574.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1574.D0 to *SLICE_1574.F0 Control/SLICE_1574
ROUTE        16   e 0.908 *SLICE_1574.F0 to */SLICE_216.CE Control/un1_OutputData_0_sqmuxa_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_217 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_1574.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1574.D0 to *SLICE_1574.F0 Control/SLICE_1574
ROUTE        16   e 0.908 *SLICE_1574.F0 to */SLICE_217.CE Control/un1_OutputData_0_sqmuxa_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_214 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_1574.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1574.D0 to *SLICE_1574.F0 Control/SLICE_1574
ROUTE        16   e 0.908 *SLICE_1574.F0 to */SLICE_214.CE Control/un1_OutputData_0_sqmuxa_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_218 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_1574.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1574.D0 to *SLICE_1574.F0 Control/SLICE_1574
ROUTE        16   e 0.908 *SLICE_1574.F0 to */SLICE_218.CE Control/un1_OutputData_0_sqmuxa_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_219 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_1574.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1574.D0 to *SLICE_1574.F0 Control/SLICE_1574
ROUTE        16   e 0.908 *SLICE_1574.F0 to */SLICE_219.CE Control/un1_OutputData_0_sqmuxa_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_385 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_1673.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1673.B0 to *SLICE_1673.F0 Control/SLICE_1673
ROUTE        16   e 0.908 *SLICE_1673.F0 to */SLICE_385.CE Control/N_496_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_221 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_1574.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1574.D0 to *SLICE_1574.F0 Control/SLICE_1574
ROUTE        16   e 0.908 *SLICE_1574.F0 to */SLICE_221.CE Control/un1_OutputData_0_sqmuxa_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_433 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_1615.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1615.D1 to *SLICE_1615.F1 Control/SLICE_1615
ROUTE         8   e 0.908 *SLICE_1615.F1 to */SLICE_433.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_430 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_1516.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1516.D0 to *SLICE_1516.F0 Control/SLICE_1516
ROUTE         4   e 0.908 *SLICE_1516.F0 to */SLICE_430.CE Control/N_76_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_194 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_1576.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1576.D0 to *SLICE_1576.F0 Control/SLICE_1576
ROUTE         4   e 0.908 *SLICE_1576.F0 to */SLICE_194.CE Control/opAddress_0_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_431 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_1615.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1615.D1 to *SLICE_1615.F1 Control/SLICE_1615
ROUTE         8   e 0.908 *SLICE_1615.F1 to */SLICE_431.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_386 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_1673.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1673.B0 to *SLICE_1673.F0 Control/SLICE_1673
ROUTE        16   e 0.908 *SLICE_1673.F0 to */SLICE_386.CE Control/N_496_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.614ns delay ipReset to ipReset_MGIOL (1.721ns delay and 0.893ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *eset_MGIOL.DI ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipUART_Rx" CLKPORT "ipClk" 

Report:    2.614ns delay ipUART_Rx to ipUART_Rx_MGIOL (1.721ns delay and 0.893ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813        110.PAD to      110.PADDI ipUART_Rx
ROUTE         1   e 0.908      110.PADDI to *T_Rx_MGIOL.DI ipUART_Rx_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_177 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to  SLICE_177.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_178 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to  SLICE_178.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_179 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to  SLICE_179.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_180 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to  SLICE_180.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_181 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to  SLICE_181.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_182 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to  SLICE_182.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_183 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to  SLICE_183.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_184 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to  SLICE_184.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_185 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to  SLICE_185.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_186 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to  SLICE_186.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_187 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to  SLICE_187.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_188 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to  SLICE_188.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_189 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to  SLICE_189.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_190 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to  SLICE_190.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_191 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to  SLICE_191.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_192 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to  SLICE_192.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_347 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to  SLICE_347.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_242 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_242.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_215 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_215.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_209 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_209.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_213 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_213.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_217 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_217.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_78 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to */SLICE_78.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_80 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to */SLICE_80.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_214 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_214.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_86 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to */SLICE_86.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_90 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to */SLICE_90.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_83 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to */SLICE_83.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_91 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to */SLICE_91.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_210 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_210.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_211 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_211.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_92 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to */SLICE_92.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_84 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to */SLICE_84.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_89 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to */SLICE_89.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_88 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to */SLICE_88.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_93 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to */SLICE_93.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_79 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to */SLICE_79.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_218 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_218.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_87 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to */SLICE_87.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_219 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_219.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_208 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_208.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_216 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_216.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_207 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_207.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_220 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_220.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_212 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_212.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_221 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_221.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_222 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *SLICE_222.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_81 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to */SLICE_81.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_85 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to */SLICE_85.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_82 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to */SLICE_82.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to SLICE_352 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to   SLICE_352.A0 ipReset_c
CTOF_DEL    ---     0.238   SLICE_352.A0 to   SLICE_352.F0 SLICE_352
ROUTE         1   e 0.001   SLICE_352.F0 to  SLICE_352.DI0 ipReset_c_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_223 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to */SLICE_223.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_223.D1 to */SLICE_223.F1 Control/SLICE_223
ROUTE         1   e 0.001 */SLICE_223.F1 to *SLICE_223.DI1 Control/N_499_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_224 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to */SLICE_224.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_224.D0 to */SLICE_224.F0 Control/SLICE_224
ROUTE         1   e 0.001 */SLICE_224.F0 to *SLICE_224.DI0 Control/N_31s (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_223 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to */SLICE_223.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_223.C0 to */SLICE_223.F0 Control/SLICE_223
ROUTE         1   e 0.001 */SLICE_223.F0 to *SLICE_223.DI0 Control/State_nss[0] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_224 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to */SLICE_224.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_224.D1 to */SLICE_224.F1 Control/SLICE_224
ROUTE         1   e 0.001 */SLICE_224.F1 to *SLICE_224.DI1 Control/N_32s (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.012ns delay ipReset to Streamer1/FIFOBLOCK/pdp_ram_0_0_3 (1.721ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *am_0_0_3.RSTB ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.012ns delay ipReset to Streamer1/FIFOBLOCK/pdp_ram_0_3_0 (1.721ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *am_0_3_0.RSTA ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.012ns delay ipReset to Streamer1/FIFOBLOCK/pdp_ram_0_1_2 (1.721ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *am_0_1_2.RSTB ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.012ns delay ipReset to Streamer1/FIFOBLOCK/pdp_ram_0_2_1 (1.721ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *am_0_2_1.RSTA ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.012ns delay ipReset to Streamer1/FIFOBLOCK/pdp_ram_0_2_1 (1.721ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *am_0_2_1.RSTB ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.012ns delay ipReset to Streamer1/FIFOBLOCK/pdp_ram_0_3_0 (1.721ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *am_0_3_0.RSTB ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.012ns delay ipReset to Streamer1/FIFOBLOCK/pdp_ram_0_0_3 (1.721ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *am_0_0_3.RSTA ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.012ns delay ipReset to Streamer1/FIFOBLOCK/pdp_ram_0_1_2 (1.721ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to *am_0_1_2.RSTA ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Control/SLICE_398 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to */SLICE_398.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Control/SLICE_387 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to */SLICE_387.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Control/SLICE_396 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to */SLICE_396.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Control/SLICE_393 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        75   e 0.908       19.PADDI to */SLICE_393.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.


================================================================================
Preference: Unconstrained: CLOCK_TO_OUT
            13 unconstrained paths found
--------------------------------------------------------------------------------

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[2]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_349 to opLED[2]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 Register/SLICE_349 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_349.Q0 to *SLICE_1666.A0 Register/LEDs_Q[2]
CTOF_DEL    ---     0.238 *SLICE_1666.A0 to *SLICE_1666.F0 Register/SLICE_1666
ROUTE         1   e 0.908 *SLICE_1666.F0 to       44.PADDO un1_Register_i[35]
DOPAD_DEL   ---     1.117       44.PADDO to         44.PAD opLED[2]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[3]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_349 to opLED[3]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q1 Register/SLICE_349 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_349.Q1 to *SLICE_1667.A0 Register/LEDs_Q[3]
CTOF_DEL    ---     0.238 *SLICE_1667.A0 to *SLICE_1667.F0 Register/SLICE_1667
ROUTE         1   e 0.908 *SLICE_1667.F0 to       43.PADDO un1_Register_i[36]
DOPAD_DEL   ---     1.117       43.PADDO to         43.PAD opLED[3]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[6]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_351 to opLED[6]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_351.CLK to */SLICE_351.Q0 Register/SLICE_351 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_351.Q0 to *SLICE_1670.A0 Register/LEDs_Q[6]
CTOF_DEL    ---     0.238 *SLICE_1670.A0 to *SLICE_1670.F0 Register/SLICE_1670
ROUTE         1   e 0.908 *SLICE_1670.F0 to       38.PADDO un1_Register_i[39]
DOPAD_DEL   ---     1.117       38.PADDO to         38.PAD opLED[6]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[7]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_351 to opLED[7]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_351.CLK to */SLICE_351.Q1 Register/SLICE_351 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_351.Q1 to *SLICE_1671.A0 Register/LEDs_Q[7]
CTOF_DEL    ---     0.238 *SLICE_1671.A0 to *SLICE_1671.F0 Register/SLICE_1671
ROUTE         1   e 0.908 *SLICE_1671.F0 to       37.PADDO un1_Register_i[40]
DOPAD_DEL   ---     1.117       37.PADDO to         37.PAD opLED[7]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[0]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_348 to opLED[0]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_348.CLK to */SLICE_348.Q0 Register/SLICE_348 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_348.Q0 to *SLICE_1664.A0 Register/LEDs_Q[0]
CTOF_DEL    ---     0.238 *SLICE_1664.A0 to *SLICE_1664.F0 Register/SLICE_1664
ROUTE         1   e 0.908 *SLICE_1664.F0 to       46.PADDO un1_Register_i[33]
DOPAD_DEL   ---     1.117       46.PADDO to         46.PAD opLED[0]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[1]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_348 to opLED[1]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_348.CLK to */SLICE_348.Q1 Register/SLICE_348 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_348.Q1 to *SLICE_1665.A0 Register/LEDs_Q[1]
CTOF_DEL    ---     0.238 *SLICE_1665.A0 to *SLICE_1665.F0 Register/SLICE_1665
ROUTE         1   e 0.908 *SLICE_1665.F0 to       45.PADDO un1_Register_i[34]
DOPAD_DEL   ---     1.117       45.PADDO to         45.PAD opLED[1]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[4]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_350 to opLED[4]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_350.CLK to */SLICE_350.Q0 Register/SLICE_350 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_350.Q0 to *SLICE_1668.A0 Register/LEDs_Q[4]
CTOF_DEL    ---     0.238 *SLICE_1668.A0 to *SLICE_1668.F0 Register/SLICE_1668
ROUTE         1   e 0.908 *SLICE_1668.F0 to       40.PADDO un1_Register_i[37]
DOPAD_DEL   ---     1.117       40.PADDO to         40.PAD opLED[4]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[5]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_350 to opLED[5]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_350.CLK to */SLICE_350.Q1 Register/SLICE_350 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_350.Q1 to *SLICE_1669.A0 Register/LEDs_Q[5]
CTOF_DEL    ---     0.238 *SLICE_1669.A0 to *SLICE_1669.F0 Register/SLICE_1669
ROUTE         1   e 0.908 *SLICE_1669.F0 to       39.PADDO un1_Register_i[38]
DOPAD_DEL   ---     1.117       39.PADDO to         39.PAD opLED[5]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opPWMI" CLKPORT "ipClk" 

Report:    3.171ns delay opPWMI_MGIOL to opPWMI

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.367 *WMI_MGIOL.CLK to *I_MGIOL.IOLDO opPWMI_MGIOL (from ipClk_c)
ROUTE         1   e 0.908 *I_MGIOL.IOLDO to      102.IOLDO opPWMI_c
DOPAD_DEL   ---     0.896      102.IOLDO to        102.PAD opPWMI
                  --------
                    3.171   (71.4% logic, 28.6% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opPWMModulated" CLKPORT "ipClk" 

Report:    3.171ns delay opPWMModulated_MGIOL to opPWMModulated

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.367 *ted_MGIOL.CLK to *d_MGIOL.IOLDO opPWMModulated_MGIOL (from ipClk_c)
ROUTE         1   e 0.908 *d_MGIOL.IOLDO to      100.IOLDO opPWMModulated_c
DOPAD_DEL   ---     0.896      100.IOLDO to        100.PAD opPWMModulated
                  --------
                    3.171   (71.4% logic, 28.6% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opPWMQ" CLKPORT "ipClk" 

Report:    3.171ns delay opPWMQ_MGIOL to opPWMQ

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.367 *WMQ_MGIOL.CLK to *Q_MGIOL.IOLDO opPWMQ_MGIOL (from ipClk_c)
ROUTE         1   e 0.908 *Q_MGIOL.IOLDO to      101.IOLDO opPWMQ_c
DOPAD_DEL   ---     0.896      101.IOLDO to        101.PAD opPWMQ
                  --------
                    3.171   (71.4% logic, 28.6% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opPWM" CLKPORT "ipClk" 

Report:    3.171ns delay opPWM_MGIOL to opPWM

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.367 *PWM_MGIOL.CLK to *M_MGIOL.IOLDO opPWM_MGIOL (from ipClk_c)
ROUTE         1   e 0.908 *M_MGIOL.IOLDO to      103.IOLDO opPWM_c
DOPAD_DEL   ---     0.896      103.IOLDO to        103.PAD opPWM
                  --------
                    3.171   (71.4% logic, 28.6% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opUART_Tx" CLKPORT "ipClk" 

Report:    3.171ns delay opUART_Tx_MGIOL to opUART_Tx

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.367 *_Tx_MGIOL.CLK to *x_MGIOL.IOLDO opUART_Tx_MGIOL (from ipClk_c)
ROUTE         1   e 0.908 *x_MGIOL.IOLDO to      109.IOLDO opUART_Tx_c
DOPAD_DEL   ---     0.896      109.IOLDO to        109.PAD opUART_Tx
                  --------
                    3.171   (71.4% logic, 28.6% route), 2 logic levels.


================================================================================
Preference: Unconstrained: MAXDELAY
            0 unconstrained paths found
--------------------------------------------------------------------------------

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |   50.000 MHz|  121.109 MHz|   9  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 361
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


--------------------------------------------------------------------------------
                Connections not covered by the preferences
--------------------------------------------------------------------------------

     Delay                        Element                 Net

  e 0.908ns pUART_Tx_MGIOL.IOLDO to      opUART_Tx.IOLDO opUART_Tx_c
  e 0.908ns          ipClk.PADDI to         SLICE_21.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to         SLICE_22.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to         SLICE_23.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to         SLICE_24.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_78.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_79.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_80.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_81.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_82.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_83.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_84.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_85.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_86.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_87.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_88.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_89.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_90.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_91.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_92.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_93.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to FOBLOCK/SLICE_95.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to FOBLOCK/SLICE_96.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_101.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_102.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_103.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_104.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_105.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_106.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_112.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_113.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_114.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_115.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_116.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_117.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_118.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_119.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_120.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_121.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_122.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_152.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_153.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_154.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_155.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_156.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_172.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_173.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_174.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_175.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_177.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_178.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_179.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_180.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_181.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_182.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_183.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_184.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_185.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_186.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_187.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_188.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_189.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_190.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_191.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_192.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_193.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_194.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_195.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_196.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_197.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_199.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_200.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_201.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_202.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_203.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_204.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_205.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_206.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_207.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_208.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_209.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_210.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_211.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_212.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_213.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_214.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_215.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_216.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_217.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_218.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_219.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_220.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_221.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_222.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_223.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_224.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_238.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_239.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_240.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_241.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to   NCO1/SLICE_242.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_243.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_244.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_245.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_246.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_247.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_248.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to   PWMI/SLICE_249.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_250.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_251.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_252.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_253.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_254.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_255.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_256.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_257.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_258.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_260.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_262.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_263.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_264.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_265.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_266.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_267.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_268.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_269.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_270.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_271.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_272.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_273.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_274.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_275.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_276.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_277.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_278.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_279.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_280.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_281.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_282.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_283.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_284.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_285.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_286.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_287.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_288.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_289.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_290.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_291.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_292.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_293.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_294.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_295.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_296.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_297.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_298.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_301.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_302.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_303.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_304.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_305.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_306.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_307.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_308.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_309.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_310.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_311.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_314.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_315.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_316.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_317.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_318.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_319.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_320.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_321.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_322.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_323.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_324.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_325.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_326.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_327.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_328.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_329.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_330.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_331.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_332.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_333.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_334.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_335.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_336.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_337.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_338.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_339.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_340.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_341.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_342.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_343.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_344.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_345.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_346.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_347.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_348.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_349.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_350.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_351.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_352.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_353.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_354.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_356.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_357.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_358.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_359.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_360.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_361.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_362.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_363.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_364.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_366.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_368.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_369.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_370.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_371.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_372.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_373.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_374.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_375.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_376.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_377.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_378.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_379.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_380.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_381.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_382.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_383.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_384.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_385.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_386.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_387.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_388.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_390.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_391.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_392.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_393.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_394.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_395.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_396.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_397.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_398.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_400.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_401.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_402.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_403.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_404.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_405.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_406.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_407.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_408.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_409.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_410.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_411.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_412.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_413.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_414.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_415.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_417.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_418.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_419.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_420.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_421.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_422.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_423.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_424.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_425.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_426.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_427.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_428.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_429.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_430.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_431.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_432.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_433.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_434.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_435.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_436.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_437.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_438.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_439.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_441.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_442.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_443.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_444.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_445.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to       SLICE_1561.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to tiser/SLICE_1578.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to tiser/SLICE_1586.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to tiser/SLICE_1602.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to       SLICE_1612.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to       SLICE_1613.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to tiser/SLICE_1614.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ister/SLICE_1663.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to       SLICE_1684.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to  opUART_Tx_MGIOL.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to MModulated_MGIOL.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to     opPWMQ_MGIOL.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to     opPWMI_MGIOL.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to      opPWM_MGIOL.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to  ipUART_Rx_MGIOL.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    ipReset_MGIOL.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_3_0.CLKA ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_3_0.CLKA ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_3_0.CLKB ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_3_0.CLKB ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_0_3.CLKA ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_0_3.CLKA ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_0_3.CLKB ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_0_3.CLKB ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_1_2.CLKA ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_1_2.CLKA ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_1_2.CLKB ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_1_2.CLKB ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_2_1.CLKA ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_2_1.CLKA ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_2_1.CLKB ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_2_1.CLKB ipClk_c
  e 0.001ns         SLICE_352.F0 to        SLICE_352.DI0 ipReset_c_i
  e 0.908ns      ipUART_Rx.PADDI to   ipUART_Rx_MGIOL.DI ipUART_Rx_c
  e 0.908ns   opPWMI_MGIOL.IOLDO to         opPWMI.IOLDO opPWMI_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_78.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_79.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_80.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_81.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_82.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_83.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_84.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_85.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_86.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_87.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_88.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_89.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_90.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_91.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_92.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_93.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_177.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_178.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_179.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_180.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_181.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_182.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_183.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_184.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_185.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_186.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_187.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_188.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_189.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_190.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_191.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_192.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_207.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_208.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_209.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_210.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_211.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_212.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_213.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_214.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_215.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_216.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_217.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_218.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_219.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_220.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_221.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_222.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_223.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_223.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_224.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_224.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to   NCO1/SLICE_242.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_347.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_352.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_387.CE ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_393.CE ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_396.CE ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_398.CE ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_1516.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_1574.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_1576.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_1615.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_1672.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_1673.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to     ipReset_MGIOL.DI ipReset_c
  e 0.908ns        ipReset.PADDI to K/pdp_ram_0_3_0.RSTA ipReset_c
  e 0.908ns        ipReset.PADDI to K/pdp_ram_0_3_0.RSTB ipReset_c
  e 0.908ns        ipReset.PADDI to K/pdp_ram_0_0_3.RSTA ipReset_c
  e 0.908ns        ipReset.PADDI to K/pdp_ram_0_0_3.RSTB ipReset_c
  e 0.908ns        ipReset.PADDI to K/pdp_ram_0_1_2.RSTA ipReset_c
  e 0.908ns        ipReset.PADDI to K/pdp_ram_0_1_2.RSTB ipReset_c
  e 0.908ns        ipReset.PADDI to K/pdp_ram_0_2_1.RSTA ipReset_c
  e 0.908ns        ipReset.PADDI to K/pdp_ram_0_2_1.RSTB ipReset_c
  e 0.908ns egister/SLICE_348.Q0 to gister/SLICE_1664.A0 Register/LEDs_Q[0]
  e 0.908ns egister/SLICE_348.Q1 to gister/SLICE_1665.A0 Register/LEDs_Q[1]
  e 0.908ns egister/SLICE_349.Q0 to gister/SLICE_1666.A0 Register/LEDs_Q[2]
  e 0.908ns egister/SLICE_349.Q1 to gister/SLICE_1667.A0 Register/LEDs_Q[3]
  e 0.908ns egister/SLICE_350.Q0 to gister/SLICE_1668.A0 Register/LEDs_Q[4]
  e 0.908ns egister/SLICE_350.Q1 to gister/SLICE_1669.A0 Register/LEDs_Q[5]
  e 0.908ns egister/SLICE_351.Q0 to gister/SLICE_1670.A0 Register/LEDs_Q[6]
  e 0.908ns egister/SLICE_351.Q1 to gister/SLICE_1671.A0 Register/LEDs_Q[7]
  e 0.908ns       ipBtn[3].PADDI to gister/SLICE_1566.D0 ipBtn_c[3]
  e 0.908ns       ipBtn[0].PADDI to gister/SLICE_1567.D0 ipBtn_c[0]
  e 0.908ns       ipBtn[1].PADDI to gister/SLICE_1611.D1 ipBtn_c[1]
  e 0.908ns       ipBtn[2].PADDI to gister/SLICE_1611.D0 ipBtn_c[2]
  e 0.908ns gister/SLICE_1664.F0 to       opLED[0].PADDO un1_Register_i[33]
  e 0.908ns gister/SLICE_1665.F0 to       opLED[1].PADDO un1_Register_i[34]
  e 0.908ns gister/SLICE_1666.F0 to       opLED[2].PADDO un1_Register_i[35]
  e 0.908ns gister/SLICE_1667.F0 to       opLED[3].PADDO un1_Register_i[36]
  e 0.908ns gister/SLICE_1668.F0 to       opLED[4].PADDO un1_Register_i[37]
  e 0.908ns gister/SLICE_1669.F0 to       opLED[5].PADDO un1_Register_i[38]
  e 0.908ns gister/SLICE_1670.F0 to       opLED[6].PADDO un1_Register_i[39]
  e 0.908ns gister/SLICE_1671.F0 to       opLED[7].PADDO un1_Register_i[40]
  e 0.908ns    opPWM_MGIOL.IOLDO to          opPWM.IOLDO opPWM_c
  e 0.908ns   opPWMQ_MGIOL.IOLDO to         opPWMQ.IOLDO opPWMQ_c
  e 0.908ns odulated_MGIOL.IOLDO to opPWMModulated.IOLDO opPWMModulated_c

--------------------------------------------------------------------------------


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 36581 paths, 1 nets, and 14589 connections (97.18% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Thu Jul 21 21:34:59 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -c -u 0 -gt -mapchkpnt 0 -sethld -o Modulator_impl1.tw1 -gui -msgset C:/Users/reeve/git/EEE5118Z_Project/Modulator/promote.xml Modulator_impl1_map.ncd Modulator_impl1.prf 
Design file:     modulator_impl1_map.ncd
Preference file: modulator_impl1.prf
Device,speed:    LFXP2-5E,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.282ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/UART_Inst/BitsReceived[2]  (from ipClk_c +)
   Destination:    FF         Data in        Packetiser/UART_Inst/BitsReceived[3]  (to ipClk_c +)

   Delay:               0.283ns  (63.3% logic, 36.7% route), 2 logic levels.

 Constraint Details:

      0.283ns physical path delay Packetiser/UART_Inst/SLICE_272 to Packetiser/UART_Inst/SLICE_272 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint requirement (totaling 0.001ns) by 0.282ns

 Physical Path Details:

      Data path Packetiser/UART_Inst/SLICE_272 to Packetiser/UART_Inst/SLICE_272:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120 *SLICE_272.CLK to */SLICE_272.Q0 Packetiser/UART_Inst/SLICE_272 (from ipClk_c)
ROUTE         3   e 0.103 */SLICE_272.Q0 to */SLICE_272.B1 Packetiser/UART_Inst/BitsReceived[2]
CTOF_DEL    ---     0.059 */SLICE_272.B1 to */SLICE_272.F1 Packetiser/UART_Inst/SLICE_272
ROUTE         1   e 0.001 */SLICE_272.F1 to *SLICE_272.DI1 Packetiser/UART_Inst/un1_BitsReceived_4_axbxc3 (to ipClk_c)
                  --------
                    0.283   (63.3% logic, 36.7% route), 2 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 361
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


--------------------------------------------------------------------------------
                Connections not covered by the preferences
--------------------------------------------------------------------------------

     Delay                        Element                 Net

  e 0.450ns pUART_Tx_MGIOL.IOLDO to      opUART_Tx.IOLDO opUART_Tx_c
  e 0.450ns          ipClk.PADDI to K/pdp_ram_0_3_0.CLKA ipClk_c
  e 0.450ns          ipClk.PADDI to K/pdp_ram_0_3_0.CLKB ipClk_c
  e 0.450ns          ipClk.PADDI to K/pdp_ram_0_0_3.CLKA ipClk_c
  e 0.450ns          ipClk.PADDI to K/pdp_ram_0_0_3.CLKB ipClk_c
  e 0.450ns          ipClk.PADDI to K/pdp_ram_0_1_2.CLKA ipClk_c
  e 0.450ns          ipClk.PADDI to K/pdp_ram_0_2_1.CLKA ipClk_c
  e 0.450ns          ipClk.PADDI to K/pdp_ram_0_2_1.CLKB ipClk_c
  e 0.001ns         SLICE_352.F0 to        SLICE_352.DI0 ipReset_c_i
  e 0.450ns      ipUART_Rx.PADDI to   ipUART_Rx_MGIOL.DI ipUART_Rx_c
  e 0.450ns   opPWMI_MGIOL.IOLDO to         opPWMI.IOLDO opPWMI_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_78.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_79.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_80.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_81.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_82.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_83.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_84.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_85.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_86.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_87.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_88.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_89.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_90.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_91.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_92.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_93.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_177.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_178.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_179.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_180.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_181.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_182.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_183.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_184.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_185.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_186.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_187.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_188.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_189.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_190.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_191.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_192.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_207.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_208.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_209.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_210.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_211.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_212.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_213.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_214.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_215.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_216.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_217.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_218.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_219.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_220.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_221.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_222.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_223.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_223.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_224.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_224.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to   NCO1/SLICE_242.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_347.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_352.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_387.CE ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_393.CE ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_396.CE ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_398.CE ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_1516.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_1574.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_1576.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_1615.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_1672.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_1673.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to     ipReset_MGIOL.DI ipReset_c
  e 0.450ns        ipReset.PADDI to K/pdp_ram_0_3_0.RSTA ipReset_c
  e 0.450ns        ipReset.PADDI to K/pdp_ram_0_3_0.RSTB ipReset_c
  e 0.450ns        ipReset.PADDI to K/pdp_ram_0_0_3.RSTA ipReset_c
  e 0.450ns        ipReset.PADDI to K/pdp_ram_0_0_3.RSTB ipReset_c
  e 0.450ns        ipReset.PADDI to K/pdp_ram_0_1_2.RSTA ipReset_c
  e 0.450ns        ipReset.PADDI to K/pdp_ram_0_1_2.RSTB ipReset_c
  e 0.450ns        ipReset.PADDI to K/pdp_ram_0_2_1.RSTA ipReset_c
  e 0.450ns        ipReset.PADDI to K/pdp_ram_0_2_1.RSTB ipReset_c
  e 0.450ns egister/SLICE_348.Q0 to gister/SLICE_1664.A0 Register/LEDs_Q[0]
  e 0.450ns egister/SLICE_348.Q1 to gister/SLICE_1665.A0 Register/LEDs_Q[1]
  e 0.450ns egister/SLICE_349.Q0 to gister/SLICE_1666.A0 Register/LEDs_Q[2]
  e 0.450ns egister/SLICE_349.Q1 to gister/SLICE_1667.A0 Register/LEDs_Q[3]
  e 0.450ns egister/SLICE_350.Q0 to gister/SLICE_1668.A0 Register/LEDs_Q[4]
  e 0.450ns egister/SLICE_350.Q1 to gister/SLICE_1669.A0 Register/LEDs_Q[5]
  e 0.450ns egister/SLICE_351.Q0 to gister/SLICE_1670.A0 Register/LEDs_Q[6]
  e 0.450ns egister/SLICE_351.Q1 to gister/SLICE_1671.A0 Register/LEDs_Q[7]
  e 0.450ns       ipBtn[3].PADDI to gister/SLICE_1566.D0 ipBtn_c[3]
  e 0.450ns       ipBtn[0].PADDI to gister/SLICE_1567.D0 ipBtn_c[0]
  e 0.450ns       ipBtn[1].PADDI to gister/SLICE_1611.D1 ipBtn_c[1]
  e 0.450ns       ipBtn[2].PADDI to gister/SLICE_1611.D0 ipBtn_c[2]
  e 0.450ns gister/SLICE_1664.F0 to       opLED[0].PADDO un1_Register_i[33]
  e 0.450ns gister/SLICE_1665.F0 to       opLED[1].PADDO un1_Register_i[34]
  e 0.450ns gister/SLICE_1666.F0 to       opLED[2].PADDO un1_Register_i[35]
  e 0.450ns gister/SLICE_1667.F0 to       opLED[3].PADDO un1_Register_i[36]
  e 0.450ns gister/SLICE_1668.F0 to       opLED[4].PADDO un1_Register_i[37]
  e 0.450ns gister/SLICE_1669.F0 to       opLED[5].PADDO un1_Register_i[38]
  e 0.450ns gister/SLICE_1670.F0 to       opLED[6].PADDO un1_Register_i[39]
  e 0.450ns gister/SLICE_1671.F0 to       opLED[7].PADDO un1_Register_i[40]
  e 0.450ns    opPWM_MGIOL.IOLDO to          opPWM.IOLDO opPWM_c
  e 0.450ns   opPWMQ_MGIOL.IOLDO to         opPWMQ.IOLDO opPWMQ_c
  e 0.450ns odulated_MGIOL.IOLDO to opPWMModulated.IOLDO opPWMModulated_c

--------------------------------------------------------------------------------


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 36581 paths, 1 nets, and 14904 connections (99.28% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

