`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 22.08.2026 18:18:11
// Design Name: 
// Module Name: forwarding_unit
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module forwarding_unit(
input wire [4:0] id_ex_rs1,
input wire [4:0] id_ex_rs2,
input wire [4:0] ex_mem_rd,
input wire ex_mem_reg_write,
input wire [4:0] mem_wb_rd,
input wire mem_wb_reg_write,

output reg [1:0] forward_a,
output reg [1:0] forward_b
);
always @(*) begin
forward_a = 2'b00;
forward_b = 2'b00;
// EX/MEM forwarding
if (ex_mem_reg_write &&(ex_mem_rd != 5'b0) && (ex_mem_rd == id_ex_rs1))
       forward_a = 2'b10;
if (ex_mem_reg_write &&(ex_mem_rd != 5'b0) && (ex_mem_rd == id_ex_rs2))
       forward_b = 2'b10;
// MEM/WB forwarding
if (mem_wb_reg_write &&(mem_wb_rd != 5'b0) &&(mem_wb_rd == id_ex_rs1) &&
       !(ex_mem_reg_write &&(ex_mem_rd != 5'b0) &&(ex_mem_rd == id_ex_rs1)))
       forward_a = 2'b01;
if (mem_wb_reg_write &&(mem_wb_rd != 5'b0) &&(mem_wb_rd == id_ex_rs2) &&
       !(ex_mem_reg_write &&(ex_mem_rd != 5'b0) && (ex_mem_rd == id_ex_rs2)))
       forward_b = 2'b01;
    end

endmodule
