<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2015.4 (64-bit)                     -->
<!--                                                              -->
<!-- Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.        -->

<hwsession version="1" minor="1">
  <device name="xc7z020_1" gui_info="dashboard1=dashboard_1[xc7z020_1/hw_ila_2/Capture Setup=ILA_CAPTURE_1;xc7z020_1/hw_ila_2/Settings=ILA_SETTINGS_1;xc7z020_1/hw_ila_2/Waveform=ILA_WAVE_1;xc7z020_1/hw_ila_2/Status=ILA_STATUS_1;xc7z020_1/hw_ila_2/Trigger Setup=ILA_TRIGGER_1;],dashboard2=hw_ila_1[xc7z020_1/hw_ila_1/Waveform=ILA_WAVE_1;xc7z020_1/hw_ila_1/Capture Setup=ILA_CAPTURE_1;xc7z020_1/hw_ila_1/Status=ILA_STATUS_1;xc7z020_1/hw_ila_1/Trigger Setup=ILA_TRIGGER_1;xc7z020_1/hw_ila_1/Settings=ILA_SETTINGS_1;]"/>
  <ObjectList object_type="hw_device" gui_info="">
    <Object name="xc7z020_1" gui_info="">
      <Properties Property="PROBES.FILE" value="$_project_name_.runs/impl_1/debug_nets.ltx"/>
      <Properties Property="PROGRAM.HW_BITSTREAM" value="$_project_name_.runs/impl_1/design_1_wrapper.bit"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_ila" gui_info="">
    <Object name="u_ila_0" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
    <Object name="u_ila_1" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
    <Object name="u_ila_2" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_probe" gui_info="">
    <Object name="design_1_i/ap_start_1" gui_info=""/>
    <Object name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_AWVALID" gui_info=""/>
    <Object name="design_1_i/ddr_to_axis_reader_0_outStream_V_TREADY" gui_info=""/>
    <Object name="design_1_i/ddr_to_axis_reader_0_outStream_V_TVALID" gui_info=""/>
  </ObjectList>
  <probeset name="hw project" active="false">
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/ap_start_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq4&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq4&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq4&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/axi_stream_to_vga_0_B_V[3]"/>
        <net name="design_1_i/axi_stream_to_vga_0_B_V[2]"/>
        <net name="design_1_i/axi_stream_to_vga_0_B_V[1]"/>
        <net name="design_1_i/axi_stream_to_vga_0_B_V[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq4&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq4&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq4&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/axi_stream_to_vga_0_G_V[3]"/>
        <net name="design_1_i/axi_stream_to_vga_0_G_V[2]"/>
        <net name="design_1_i/axi_stream_to_vga_0_G_V[1]"/>
        <net name="design_1_i/axi_stream_to_vga_0_G_V[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/axi_stream_to_vga_0_H_SYNC_V"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq4&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq4&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq4&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/axi_stream_to_vga_0_R_V[3]"/>
        <net name="design_1_i/axi_stream_to_vga_0_R_V[2]"/>
        <net name="design_1_i/axi_stream_to_vga_0_R_V[1]"/>
        <net name="design_1_i/axi_stream_to_vga_0_R_V[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/axi_stream_to_vga_0_V_SYNC_V"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/axis_data_fifo_0_M_AXIS_TDATA[7]"/>
        <net name="design_1_i/axis_data_fifo_0_M_AXIS_TDATA[6]"/>
        <net name="design_1_i/axis_data_fifo_0_M_AXIS_TDATA[5]"/>
        <net name="design_1_i/axis_data_fifo_0_M_AXIS_TDATA[4]"/>
        <net name="design_1_i/axis_data_fifo_0_M_AXIS_TDATA[3]"/>
        <net name="design_1_i/axis_data_fifo_0_M_AXIS_TDATA[2]"/>
        <net name="design_1_i/axis_data_fifo_0_M_AXIS_TDATA[1]"/>
        <net name="design_1_i/axis_data_fifo_0_M_AXIS_TDATA[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/axis_data_fifo_0_M_AXIS_TREADY"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/axis_data_fifo_0_M_AXIS_TVALID"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_3"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/axis_data_fifo_pipeline_to_writer_M_AXIS_TDATA[7]"/>
        <net name="design_1_i/axis_data_fifo_pipeline_to_writer_M_AXIS_TDATA[6]"/>
        <net name="design_1_i/axis_data_fifo_pipeline_to_writer_M_AXIS_TDATA[5]"/>
        <net name="design_1_i/axis_data_fifo_pipeline_to_writer_M_AXIS_TDATA[4]"/>
        <net name="design_1_i/axis_data_fifo_pipeline_to_writer_M_AXIS_TDATA[3]"/>
        <net name="design_1_i/axis_data_fifo_pipeline_to_writer_M_AXIS_TDATA[2]"/>
        <net name="design_1_i/axis_data_fifo_pipeline_to_writer_M_AXIS_TDATA[1]"/>
        <net name="design_1_i/axis_data_fifo_pipeline_to_writer_M_AXIS_TDATA[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_3"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/axis_data_fifo_pipeline_to_writer_M_AXIS_TREADY"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_3"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/axis_data_fifo_pipeline_to_writer_M_AXIS_TVALID"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq3&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq3&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq3&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/axis_to_ddr_writer_0_frame_index_V[2]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_frame_index_V[1]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_frame_index_V[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_AWADDR[31]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_AWADDR[30]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_AWADDR[29]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_AWADDR[28]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_AWADDR[27]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_AWADDR[26]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_AWADDR[25]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_AWADDR[24]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_AWADDR[23]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_AWADDR[22]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_AWADDR[21]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_AWADDR[20]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_AWADDR[19]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_AWADDR[18]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_AWADDR[17]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_AWADDR[16]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_AWADDR[15]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_AWADDR[14]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_AWADDR[13]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_AWADDR[12]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_AWADDR[11]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_AWADDR[10]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_AWADDR[9]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_AWADDR[8]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_AWADDR[7]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_AWADDR[6]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_AWADDR[5]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_AWADDR[4]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_AWADDR[3]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_AWADDR[2]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_AWADDR[1]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_AWADDR[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq2&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_AWBURST[1]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_AWBURST[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_AWLEN[7]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_AWLEN[6]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_AWLEN[5]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_AWLEN[4]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_AWLEN[3]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_AWLEN[2]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_AWLEN[1]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_AWLEN[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_AWREADY"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_AWVALID"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_BREADY"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq2&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_BRESP[1]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_BRESP[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_BVALID"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WDATA[63]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WDATA[62]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WDATA[61]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WDATA[60]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WDATA[59]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WDATA[58]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WDATA[57]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WDATA[56]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WDATA[55]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WDATA[54]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WDATA[53]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WDATA[52]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WDATA[51]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WDATA[50]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WDATA[49]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WDATA[48]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WDATA[47]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WDATA[46]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WDATA[45]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WDATA[44]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WDATA[43]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WDATA[42]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WDATA[41]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WDATA[40]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WDATA[39]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WDATA[38]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WDATA[37]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WDATA[36]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WDATA[35]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WDATA[34]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WDATA[33]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WDATA[32]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WDATA[31]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WDATA[30]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WDATA[29]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WDATA[28]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WDATA[27]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WDATA[26]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WDATA[25]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WDATA[24]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WDATA[23]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WDATA[22]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WDATA[21]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WDATA[20]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WDATA[19]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WDATA[18]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WDATA[17]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WDATA[16]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WDATA[15]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WDATA[14]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WDATA[13]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WDATA[12]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WDATA[11]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WDATA[10]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WDATA[9]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WDATA[8]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WDATA[7]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WDATA[6]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WDATA[5]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WDATA[4]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WDATA[3]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WDATA[2]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WDATA[1]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WDATA[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WLAST"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WREADY"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WSTRB[7]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WSTRB[6]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WSTRB[5]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WSTRB[4]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WSTRB[3]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WSTRB[2]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WSTRB[1]"/>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WSTRB[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/axis_to_ddr_writer_0_m_axi_base_ddr_addr_WVALID"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq3&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq3&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq3&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/axis_to_ddr_writer_frame_index_V[2]"/>
        <net name="design_1_i/axis_to_ddr_writer_frame_index_V[1]"/>
        <net name="design_1_i/axis_to_ddr_writer_frame_index_V[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_3"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_AWADDR[31]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_AWADDR[30]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_AWADDR[29]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_AWADDR[28]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_AWADDR[27]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_AWADDR[26]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_AWADDR[25]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_AWADDR[24]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_AWADDR[23]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_AWADDR[22]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_AWADDR[21]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_AWADDR[20]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_AWADDR[19]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_AWADDR[18]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_AWADDR[17]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_AWADDR[16]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_AWADDR[15]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_AWADDR[14]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_AWADDR[13]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_AWADDR[12]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_AWADDR[11]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_AWADDR[10]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_AWADDR[9]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_AWADDR[8]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_AWADDR[7]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_AWADDR[6]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_AWADDR[5]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_AWADDR[4]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_AWADDR[3]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_AWADDR[2]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_AWADDR[1]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_AWADDR[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_3"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_AWLEN[7]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_AWLEN[6]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_AWLEN[5]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_AWLEN[4]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_AWLEN[3]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_AWLEN[2]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_AWLEN[1]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_AWLEN[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_3"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_AWREADY"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_3"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_AWVALID"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_3"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_BREADY"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_3"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq2&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_BRESP[1]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_BRESP[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_3"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_BVALID"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_3"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RDATA[63]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RDATA[62]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RDATA[61]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RDATA[60]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RDATA[59]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RDATA[58]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RDATA[57]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RDATA[56]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RDATA[55]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RDATA[54]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RDATA[53]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RDATA[52]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RDATA[51]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RDATA[50]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RDATA[49]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RDATA[48]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RDATA[47]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RDATA[46]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RDATA[45]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RDATA[44]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RDATA[43]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RDATA[42]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RDATA[41]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RDATA[40]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RDATA[39]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RDATA[38]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RDATA[37]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RDATA[36]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RDATA[35]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RDATA[34]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RDATA[33]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RDATA[32]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RDATA[31]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RDATA[30]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RDATA[29]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RDATA[28]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RDATA[27]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RDATA[26]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RDATA[25]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RDATA[24]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RDATA[23]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RDATA[22]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RDATA[21]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RDATA[20]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RDATA[19]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RDATA[18]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RDATA[17]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RDATA[16]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RDATA[15]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RDATA[14]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RDATA[13]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RDATA[12]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RDATA[11]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RDATA[10]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RDATA[9]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RDATA[8]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RDATA[7]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RDATA[6]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RDATA[5]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RDATA[4]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RDATA[3]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RDATA[2]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RDATA[1]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RDATA[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_3"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RLAST"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_3"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RREADY"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_3"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq2&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RRESP[1]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RRESP[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_3"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_RVALID"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_3"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WDATA[63]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WDATA[62]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WDATA[61]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WDATA[60]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WDATA[59]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WDATA[58]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WDATA[57]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WDATA[56]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WDATA[55]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WDATA[54]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WDATA[53]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WDATA[52]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WDATA[51]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WDATA[50]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WDATA[49]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WDATA[48]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WDATA[47]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WDATA[46]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WDATA[45]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WDATA[44]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WDATA[43]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WDATA[42]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WDATA[41]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WDATA[40]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WDATA[39]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WDATA[38]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WDATA[37]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WDATA[36]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WDATA[35]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WDATA[34]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WDATA[33]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WDATA[32]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WDATA[31]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WDATA[30]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WDATA[29]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WDATA[28]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WDATA[27]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WDATA[26]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WDATA[25]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WDATA[24]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WDATA[23]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WDATA[22]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WDATA[21]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WDATA[20]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WDATA[19]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WDATA[18]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WDATA[17]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WDATA[16]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WDATA[15]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WDATA[14]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WDATA[13]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WDATA[12]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WDATA[11]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WDATA[10]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WDATA[9]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WDATA[8]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WDATA[7]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WDATA[6]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WDATA[5]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WDATA[4]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WDATA[3]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WDATA[2]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WDATA[1]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WDATA[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_3"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WLAST"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_3"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WREADY"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_3"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WSTRB[7]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WSTRB[6]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WSTRB[5]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WSTRB[4]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WSTRB[3]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WSTRB[2]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WSTRB[1]"/>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WSTRB[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_3"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/axis_to_ddr_writer_m_axi_base_ddr_addr_WVALID"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_ARADDR[31]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_ARADDR[30]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_ARADDR[29]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_ARADDR[28]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_ARADDR[27]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_ARADDR[26]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_ARADDR[25]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_ARADDR[24]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_ARADDR[23]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_ARADDR[22]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_ARADDR[21]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_ARADDR[20]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_ARADDR[19]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_ARADDR[18]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_ARADDR[17]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_ARADDR[16]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_ARADDR[15]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_ARADDR[14]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_ARADDR[13]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_ARADDR[12]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_ARADDR[11]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_ARADDR[10]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_ARADDR[9]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_ARADDR[8]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_ARADDR[7]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_ARADDR[6]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_ARADDR[5]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_ARADDR[4]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_ARADDR[3]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_ARADDR[2]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_ARADDR[1]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_ARADDR[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq2&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_ARBURST[1]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_ARBURST[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_ARLEN[7]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_ARLEN[6]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_ARLEN[5]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_ARLEN[4]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_ARLEN[3]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_ARLEN[2]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_ARLEN[1]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_ARLEN[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_ARREADY"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_ARVALID"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_BREADY"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq2&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_BRESP[1]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_BRESP[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_BVALID"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RDATA[63]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RDATA[62]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RDATA[61]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RDATA[60]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RDATA[59]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RDATA[58]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RDATA[57]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RDATA[56]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RDATA[55]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RDATA[54]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RDATA[53]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RDATA[52]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RDATA[51]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RDATA[50]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RDATA[49]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RDATA[48]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RDATA[47]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RDATA[46]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RDATA[45]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RDATA[44]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RDATA[43]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RDATA[42]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RDATA[41]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RDATA[40]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RDATA[39]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RDATA[38]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RDATA[37]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RDATA[36]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RDATA[35]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RDATA[34]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RDATA[33]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RDATA[32]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RDATA[31]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RDATA[30]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RDATA[29]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RDATA[28]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RDATA[27]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RDATA[26]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RDATA[25]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RDATA[24]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RDATA[23]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RDATA[22]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RDATA[21]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RDATA[20]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RDATA[19]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RDATA[18]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RDATA[17]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RDATA[16]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RDATA[15]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RDATA[14]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RDATA[13]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RDATA[12]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RDATA[11]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RDATA[10]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RDATA[9]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RDATA[8]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RDATA[7]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RDATA[6]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RDATA[5]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RDATA[4]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RDATA[3]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RDATA[2]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RDATA[1]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RDATA[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RLAST"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RREADY"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq2&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RRESP[1]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RRESP[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/ddr_to_axis_reader_0_m_axi_base_ddr_addr_RVALID"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_3"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/ddr_to_axis_reader_0_outStream_V_TDATA[7]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_outStream_V_TDATA[6]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_outStream_V_TDATA[5]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_outStream_V_TDATA[4]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_outStream_V_TDATA[3]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_outStream_V_TDATA[2]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_outStream_V_TDATA[1]"/>
        <net name="design_1_i/ddr_to_axis_reader_0_outStream_V_TDATA[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_3"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/ddr_to_axis_reader_0_outStream_V_TREADY"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_3"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/ddr_to_axis_reader_0_outStream_V_TVALID"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_3"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_ARADDR[31]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_ARADDR[30]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_ARADDR[29]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_ARADDR[28]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_ARADDR[27]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_ARADDR[26]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_ARADDR[25]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_ARADDR[24]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_ARADDR[23]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_ARADDR[22]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_ARADDR[21]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_ARADDR[20]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_ARADDR[19]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_ARADDR[18]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_ARADDR[17]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_ARADDR[16]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_ARADDR[15]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_ARADDR[14]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_ARADDR[13]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_ARADDR[12]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_ARADDR[11]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_ARADDR[10]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_ARADDR[9]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_ARADDR[8]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_ARADDR[7]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_ARADDR[6]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_ARADDR[5]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_ARADDR[4]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_ARADDR[3]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_ARADDR[2]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_ARADDR[1]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_ARADDR[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_3"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_ARLEN[7]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_ARLEN[6]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_ARLEN[5]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_ARLEN[4]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_ARLEN[3]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_ARLEN[2]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_ARLEN[1]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_ARLEN[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_3"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_ARREADY"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_3"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_ARVALID"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_3"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq2&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_BRESP[1]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_BRESP[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_3"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_BVALID"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_3"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RDATA[63]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RDATA[62]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RDATA[61]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RDATA[60]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RDATA[59]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RDATA[58]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RDATA[57]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RDATA[56]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RDATA[55]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RDATA[54]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RDATA[53]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RDATA[52]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RDATA[51]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RDATA[50]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RDATA[49]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RDATA[48]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RDATA[47]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RDATA[46]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RDATA[45]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RDATA[44]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RDATA[43]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RDATA[42]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RDATA[41]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RDATA[40]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RDATA[39]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RDATA[38]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RDATA[37]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RDATA[36]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RDATA[35]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RDATA[34]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RDATA[33]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RDATA[32]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RDATA[31]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RDATA[30]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RDATA[29]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RDATA[28]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RDATA[27]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RDATA[26]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RDATA[25]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RDATA[24]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RDATA[23]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RDATA[22]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RDATA[21]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RDATA[20]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RDATA[19]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RDATA[18]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RDATA[17]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RDATA[16]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RDATA[15]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RDATA[14]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RDATA[13]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RDATA[12]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RDATA[11]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RDATA[10]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RDATA[9]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RDATA[8]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RDATA[7]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RDATA[6]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RDATA[5]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RDATA[4]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RDATA[3]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RDATA[2]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RDATA[1]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RDATA[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_3"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RLAST"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_3"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RREADY"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_3"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq2&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RRESP[1]"/>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RRESP[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_3"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/ddr_to_axis_reader_m_axi_base_ddr_addr_RVALID"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/ext_reset_in_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_3"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/frame_count[31]"/>
        <net name="design_1_i/frame_count[30]"/>
        <net name="design_1_i/frame_count[29]"/>
        <net name="design_1_i/frame_count[28]"/>
        <net name="design_1_i/frame_count[27]"/>
        <net name="design_1_i/frame_count[26]"/>
        <net name="design_1_i/frame_count[25]"/>
        <net name="design_1_i/frame_count[24]"/>
        <net name="design_1_i/frame_count[23]"/>
        <net name="design_1_i/frame_count[22]"/>
        <net name="design_1_i/frame_count[21]"/>
        <net name="design_1_i/frame_count[20]"/>
        <net name="design_1_i/frame_count[19]"/>
        <net name="design_1_i/frame_count[18]"/>
        <net name="design_1_i/frame_count[17]"/>
        <net name="design_1_i/frame_count[16]"/>
        <net name="design_1_i/frame_count[15]"/>
        <net name="design_1_i/frame_count[14]"/>
        <net name="design_1_i/frame_count[13]"/>
        <net name="design_1_i/frame_count[12]"/>
        <net name="design_1_i/frame_count[11]"/>
        <net name="design_1_i/frame_count[10]"/>
        <net name="design_1_i/frame_count[9]"/>
        <net name="design_1_i/frame_count[8]"/>
        <net name="design_1_i/frame_count[7]"/>
        <net name="design_1_i/frame_count[6]"/>
        <net name="design_1_i/frame_count[5]"/>
        <net name="design_1_i/frame_count[4]"/>
        <net name="design_1_i/frame_count[3]"/>
        <net name="design_1_i/frame_count[2]"/>
        <net name="design_1_i/frame_count[1]"/>
        <net name="design_1_i/frame_count[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_3"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/frame_count_1[31]"/>
        <net name="design_1_i/frame_count_1[30]"/>
        <net name="design_1_i/frame_count_1[29]"/>
        <net name="design_1_i/frame_count_1[28]"/>
        <net name="design_1_i/frame_count_1[27]"/>
        <net name="design_1_i/frame_count_1[26]"/>
        <net name="design_1_i/frame_count_1[25]"/>
        <net name="design_1_i/frame_count_1[24]"/>
        <net name="design_1_i/frame_count_1[23]"/>
        <net name="design_1_i/frame_count_1[22]"/>
        <net name="design_1_i/frame_count_1[21]"/>
        <net name="design_1_i/frame_count_1[20]"/>
        <net name="design_1_i/frame_count_1[19]"/>
        <net name="design_1_i/frame_count_1[18]"/>
        <net name="design_1_i/frame_count_1[17]"/>
        <net name="design_1_i/frame_count_1[16]"/>
        <net name="design_1_i/frame_count_1[15]"/>
        <net name="design_1_i/frame_count_1[14]"/>
        <net name="design_1_i/frame_count_1[13]"/>
        <net name="design_1_i/frame_count_1[12]"/>
        <net name="design_1_i/frame_count_1[11]"/>
        <net name="design_1_i/frame_count_1[10]"/>
        <net name="design_1_i/frame_count_1[9]"/>
        <net name="design_1_i/frame_count_1[8]"/>
        <net name="design_1_i/frame_count_1[7]"/>
        <net name="design_1_i/frame_count_1[6]"/>
        <net name="design_1_i/frame_count_1[5]"/>
        <net name="design_1_i/frame_count_1[4]"/>
        <net name="design_1_i/frame_count_1[3]"/>
        <net name="design_1_i/frame_count_1[2]"/>
        <net name="design_1_i/frame_count_1[1]"/>
        <net name="design_1_i/frame_count_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_3"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/frame_count_equals[31]"/>
        <net name="design_1_i/frame_count_equals[30]"/>
        <net name="design_1_i/frame_count_equals[29]"/>
        <net name="design_1_i/frame_count_equals[28]"/>
        <net name="design_1_i/frame_count_equals[27]"/>
        <net name="design_1_i/frame_count_equals[26]"/>
        <net name="design_1_i/frame_count_equals[25]"/>
        <net name="design_1_i/frame_count_equals[24]"/>
        <net name="design_1_i/frame_count_equals[23]"/>
        <net name="design_1_i/frame_count_equals[22]"/>
        <net name="design_1_i/frame_count_equals[21]"/>
        <net name="design_1_i/frame_count_equals[20]"/>
        <net name="design_1_i/frame_count_equals[19]"/>
        <net name="design_1_i/frame_count_equals[18]"/>
        <net name="design_1_i/frame_count_equals[17]"/>
        <net name="design_1_i/frame_count_equals[16]"/>
        <net name="design_1_i/frame_count_equals[15]"/>
        <net name="design_1_i/frame_count_equals[14]"/>
        <net name="design_1_i/frame_count_equals[13]"/>
        <net name="design_1_i/frame_count_equals[12]"/>
        <net name="design_1_i/frame_count_equals[11]"/>
        <net name="design_1_i/frame_count_equals[10]"/>
        <net name="design_1_i/frame_count_equals[9]"/>
        <net name="design_1_i/frame_count_equals[8]"/>
        <net name="design_1_i/frame_count_equals[7]"/>
        <net name="design_1_i/frame_count_equals[6]"/>
        <net name="design_1_i/frame_count_equals[5]"/>
        <net name="design_1_i/frame_count_equals[4]"/>
        <net name="design_1_i/frame_count_equals[3]"/>
        <net name="design_1_i/frame_count_equals[2]"/>
        <net name="design_1_i/frame_count_equals[1]"/>
        <net name="design_1_i/frame_count_equals[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/pattern_generator_0_outputStream_V_TDATA[7]"/>
        <net name="design_1_i/pattern_generator_0_outputStream_V_TDATA[6]"/>
        <net name="design_1_i/pattern_generator_0_outputStream_V_TDATA[5]"/>
        <net name="design_1_i/pattern_generator_0_outputStream_V_TDATA[4]"/>
        <net name="design_1_i/pattern_generator_0_outputStream_V_TDATA[3]"/>
        <net name="design_1_i/pattern_generator_0_outputStream_V_TDATA[2]"/>
        <net name="design_1_i/pattern_generator_0_outputStream_V_TDATA[1]"/>
        <net name="design_1_i/pattern_generator_0_outputStream_V_TDATA[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/pattern_generator_0_outputStream_V_TREADY"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/pattern_generator_0_outputStream_V_TVALID"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/pattern_generator_cross_0_outputStream_V_TDATA[7]"/>
        <net name="design_1_i/pattern_generator_cross_0_outputStream_V_TDATA[6]"/>
        <net name="design_1_i/pattern_generator_cross_0_outputStream_V_TDATA[5]"/>
        <net name="design_1_i/pattern_generator_cross_0_outputStream_V_TDATA[4]"/>
        <net name="design_1_i/pattern_generator_cross_0_outputStream_V_TDATA[3]"/>
        <net name="design_1_i/pattern_generator_cross_0_outputStream_V_TDATA[2]"/>
        <net name="design_1_i/pattern_generator_cross_0_outputStream_V_TDATA[1]"/>
        <net name="design_1_i/pattern_generator_cross_0_outputStream_V_TDATA[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/pattern_generator_cross_0_outputStream_V_TREADY"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/pattern_generator_cross_0_outputStream_V_TVALID"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/selftest_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq4&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq4&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq4&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/vga_bram_axi_stream_0_B_V[3]"/>
        <net name="design_1_i/vga_bram_axi_stream_0_B_V[2]"/>
        <net name="design_1_i/vga_bram_axi_stream_0_B_V[1]"/>
        <net name="design_1_i/vga_bram_axi_stream_0_B_V[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq4&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq4&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq4&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/vga_bram_axi_stream_0_G_V[3]"/>
        <net name="design_1_i/vga_bram_axi_stream_0_G_V[2]"/>
        <net name="design_1_i/vga_bram_axi_stream_0_G_V[1]"/>
        <net name="design_1_i/vga_bram_axi_stream_0_G_V[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/vga_bram_axi_stream_0_H_SYNC_V"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq4&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq4&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq4&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/vga_bram_axi_stream_0_R_V[3]"/>
        <net name="design_1_i/vga_bram_axi_stream_0_R_V[2]"/>
        <net name="design_1_i/vga_bram_axi_stream_0_R_V[1]"/>
        <net name="design_1_i/vga_bram_axi_stream_0_R_V[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/vga_bram_axi_stream_0_V_SYNC_V"/>
      </nets>
    </probe>
  </probeset>
</hwsession>
