// Seed: 1121477736
module module_0 (
    id_1
);
  output wire id_1;
  wire id_2;
  wire id_3;
  assign module_1.type_5 = 0;
  assign id_1 = 1 < -1 & 1;
endmodule
module module_1 (
    input  wand id_0,
    output tri0 id_1,
    output tri1 id_2,
    output wor  id_3,
    output wand id_4,
    input  tri1 id_5,
    input  tri0 id_6,
    output wand id_7
);
  wand id_9;
  supply0 id_10;
  wor id_11;
  parameter id_12 = ~id_9 !=? id_10 == id_0;
  wire id_13;
  assign id_2  = id_6;
  assign id_11 = -1'b0;
  module_0 modCall_1 (id_11);
  assign id_10 = id_5;
endmodule
