
USB_control.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00019048  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000698  080192e8  080192e8  0001a2e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08019980  08019980  0001a980  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08019988  08019988  0001a988  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0801998c  0801998c  0001a98c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000018c  24000000  08019990  0001b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00003f18  240001a0  08019b1c  0001b1a0  2**5
                  ALLOC
  8 ._user_heap_stack 00002000  240040b8  08019b1c  0001c0b8  2**0
                  ALLOC
  9 .dma_buffer   00000000  30000000  30000000  0001b18c  2**0
                  CONTENTS
 10 .ARM.attributes 0000002e  00000000  00000000  0001b18c  2**0
                  CONTENTS, READONLY
 11 .debug_info   0003230b  00000000  00000000  0001b1ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 000067cf  00000000  00000000  0004d4c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 000022c8  00000000  00000000  00053c98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 00001b07  00000000  00000000  00055f60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0003ebef  00000000  00000000  00057a67  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00033709  00000000  00000000  00096656  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00170c21  00000000  00000000  000c9d5f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  0023a980  2**0
                  CONTENTS, READONLY
 19 .debug_frame  000098e8  00000000  00000000  0023a9c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 0000003d  00000000  00000000  002442ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240001a0 	.word	0x240001a0
 80002bc:	00000000 	.word	0x00000000
 80002c0:	080192d0 	.word	0x080192d0

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001a4 	.word	0x240001a4
 80002dc:	080192d0 	.word	0x080192d0

080002e0 <strcmp>:
 80002e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80002e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80002e8:	2a01      	cmp	r2, #1
 80002ea:	bf28      	it	cs
 80002ec:	429a      	cmpcs	r2, r3
 80002ee:	d0f7      	beq.n	80002e0 <strcmp>
 80002f0:	1ad0      	subs	r0, r2, r3
 80002f2:	4770      	bx	lr

080002f4 <strlen>:
 80002f4:	4603      	mov	r3, r0
 80002f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002fa:	2a00      	cmp	r2, #0
 80002fc:	d1fb      	bne.n	80002f6 <strlen+0x2>
 80002fe:	1a18      	subs	r0, r3, r0
 8000300:	3801      	subs	r0, #1
 8000302:	4770      	bx	lr
	...

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <__aeabi_uldivmod>:
 80003b0:	b953      	cbnz	r3, 80003c8 <__aeabi_uldivmod+0x18>
 80003b2:	b94a      	cbnz	r2, 80003c8 <__aeabi_uldivmod+0x18>
 80003b4:	2900      	cmp	r1, #0
 80003b6:	bf08      	it	eq
 80003b8:	2800      	cmpeq	r0, #0
 80003ba:	bf1c      	itt	ne
 80003bc:	f04f 31ff 	movne.w	r1, #4294967295
 80003c0:	f04f 30ff 	movne.w	r0, #4294967295
 80003c4:	f000 b988 	b.w	80006d8 <__aeabi_idiv0>
 80003c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003d0:	f000 f806 	bl	80003e0 <__udivmoddi4>
 80003d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003dc:	b004      	add	sp, #16
 80003de:	4770      	bx	lr

080003e0 <__udivmoddi4>:
 80003e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003e4:	9d08      	ldr	r5, [sp, #32]
 80003e6:	468e      	mov	lr, r1
 80003e8:	4604      	mov	r4, r0
 80003ea:	4688      	mov	r8, r1
 80003ec:	2b00      	cmp	r3, #0
 80003ee:	d14a      	bne.n	8000486 <__udivmoddi4+0xa6>
 80003f0:	428a      	cmp	r2, r1
 80003f2:	4617      	mov	r7, r2
 80003f4:	d962      	bls.n	80004bc <__udivmoddi4+0xdc>
 80003f6:	fab2 f682 	clz	r6, r2
 80003fa:	b14e      	cbz	r6, 8000410 <__udivmoddi4+0x30>
 80003fc:	f1c6 0320 	rsb	r3, r6, #32
 8000400:	fa01 f806 	lsl.w	r8, r1, r6
 8000404:	fa20 f303 	lsr.w	r3, r0, r3
 8000408:	40b7      	lsls	r7, r6
 800040a:	ea43 0808 	orr.w	r8, r3, r8
 800040e:	40b4      	lsls	r4, r6
 8000410:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000414:	fa1f fc87 	uxth.w	ip, r7
 8000418:	fbb8 f1fe 	udiv	r1, r8, lr
 800041c:	0c23      	lsrs	r3, r4, #16
 800041e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000422:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000426:	fb01 f20c 	mul.w	r2, r1, ip
 800042a:	429a      	cmp	r2, r3
 800042c:	d909      	bls.n	8000442 <__udivmoddi4+0x62>
 800042e:	18fb      	adds	r3, r7, r3
 8000430:	f101 30ff 	add.w	r0, r1, #4294967295
 8000434:	f080 80ea 	bcs.w	800060c <__udivmoddi4+0x22c>
 8000438:	429a      	cmp	r2, r3
 800043a:	f240 80e7 	bls.w	800060c <__udivmoddi4+0x22c>
 800043e:	3902      	subs	r1, #2
 8000440:	443b      	add	r3, r7
 8000442:	1a9a      	subs	r2, r3, r2
 8000444:	b2a3      	uxth	r3, r4
 8000446:	fbb2 f0fe 	udiv	r0, r2, lr
 800044a:	fb0e 2210 	mls	r2, lr, r0, r2
 800044e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000452:	fb00 fc0c 	mul.w	ip, r0, ip
 8000456:	459c      	cmp	ip, r3
 8000458:	d909      	bls.n	800046e <__udivmoddi4+0x8e>
 800045a:	18fb      	adds	r3, r7, r3
 800045c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000460:	f080 80d6 	bcs.w	8000610 <__udivmoddi4+0x230>
 8000464:	459c      	cmp	ip, r3
 8000466:	f240 80d3 	bls.w	8000610 <__udivmoddi4+0x230>
 800046a:	443b      	add	r3, r7
 800046c:	3802      	subs	r0, #2
 800046e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000472:	eba3 030c 	sub.w	r3, r3, ip
 8000476:	2100      	movs	r1, #0
 8000478:	b11d      	cbz	r5, 8000482 <__udivmoddi4+0xa2>
 800047a:	40f3      	lsrs	r3, r6
 800047c:	2200      	movs	r2, #0
 800047e:	e9c5 3200 	strd	r3, r2, [r5]
 8000482:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000486:	428b      	cmp	r3, r1
 8000488:	d905      	bls.n	8000496 <__udivmoddi4+0xb6>
 800048a:	b10d      	cbz	r5, 8000490 <__udivmoddi4+0xb0>
 800048c:	e9c5 0100 	strd	r0, r1, [r5]
 8000490:	2100      	movs	r1, #0
 8000492:	4608      	mov	r0, r1
 8000494:	e7f5      	b.n	8000482 <__udivmoddi4+0xa2>
 8000496:	fab3 f183 	clz	r1, r3
 800049a:	2900      	cmp	r1, #0
 800049c:	d146      	bne.n	800052c <__udivmoddi4+0x14c>
 800049e:	4573      	cmp	r3, lr
 80004a0:	d302      	bcc.n	80004a8 <__udivmoddi4+0xc8>
 80004a2:	4282      	cmp	r2, r0
 80004a4:	f200 8105 	bhi.w	80006b2 <__udivmoddi4+0x2d2>
 80004a8:	1a84      	subs	r4, r0, r2
 80004aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80004ae:	2001      	movs	r0, #1
 80004b0:	4690      	mov	r8, r2
 80004b2:	2d00      	cmp	r5, #0
 80004b4:	d0e5      	beq.n	8000482 <__udivmoddi4+0xa2>
 80004b6:	e9c5 4800 	strd	r4, r8, [r5]
 80004ba:	e7e2      	b.n	8000482 <__udivmoddi4+0xa2>
 80004bc:	2a00      	cmp	r2, #0
 80004be:	f000 8090 	beq.w	80005e2 <__udivmoddi4+0x202>
 80004c2:	fab2 f682 	clz	r6, r2
 80004c6:	2e00      	cmp	r6, #0
 80004c8:	f040 80a4 	bne.w	8000614 <__udivmoddi4+0x234>
 80004cc:	1a8a      	subs	r2, r1, r2
 80004ce:	0c03      	lsrs	r3, r0, #16
 80004d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004d4:	b280      	uxth	r0, r0
 80004d6:	b2bc      	uxth	r4, r7
 80004d8:	2101      	movs	r1, #1
 80004da:	fbb2 fcfe 	udiv	ip, r2, lr
 80004de:	fb0e 221c 	mls	r2, lr, ip, r2
 80004e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004e6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ea:	429a      	cmp	r2, r3
 80004ec:	d907      	bls.n	80004fe <__udivmoddi4+0x11e>
 80004ee:	18fb      	adds	r3, r7, r3
 80004f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004f4:	d202      	bcs.n	80004fc <__udivmoddi4+0x11c>
 80004f6:	429a      	cmp	r2, r3
 80004f8:	f200 80e0 	bhi.w	80006bc <__udivmoddi4+0x2dc>
 80004fc:	46c4      	mov	ip, r8
 80004fe:	1a9b      	subs	r3, r3, r2
 8000500:	fbb3 f2fe 	udiv	r2, r3, lr
 8000504:	fb0e 3312 	mls	r3, lr, r2, r3
 8000508:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800050c:	fb02 f404 	mul.w	r4, r2, r4
 8000510:	429c      	cmp	r4, r3
 8000512:	d907      	bls.n	8000524 <__udivmoddi4+0x144>
 8000514:	18fb      	adds	r3, r7, r3
 8000516:	f102 30ff 	add.w	r0, r2, #4294967295
 800051a:	d202      	bcs.n	8000522 <__udivmoddi4+0x142>
 800051c:	429c      	cmp	r4, r3
 800051e:	f200 80ca 	bhi.w	80006b6 <__udivmoddi4+0x2d6>
 8000522:	4602      	mov	r2, r0
 8000524:	1b1b      	subs	r3, r3, r4
 8000526:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800052a:	e7a5      	b.n	8000478 <__udivmoddi4+0x98>
 800052c:	f1c1 0620 	rsb	r6, r1, #32
 8000530:	408b      	lsls	r3, r1
 8000532:	fa22 f706 	lsr.w	r7, r2, r6
 8000536:	431f      	orrs	r7, r3
 8000538:	fa0e f401 	lsl.w	r4, lr, r1
 800053c:	fa20 f306 	lsr.w	r3, r0, r6
 8000540:	fa2e fe06 	lsr.w	lr, lr, r6
 8000544:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000548:	4323      	orrs	r3, r4
 800054a:	fa00 f801 	lsl.w	r8, r0, r1
 800054e:	fa1f fc87 	uxth.w	ip, r7
 8000552:	fbbe f0f9 	udiv	r0, lr, r9
 8000556:	0c1c      	lsrs	r4, r3, #16
 8000558:	fb09 ee10 	mls	lr, r9, r0, lr
 800055c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000560:	fb00 fe0c 	mul.w	lr, r0, ip
 8000564:	45a6      	cmp	lr, r4
 8000566:	fa02 f201 	lsl.w	r2, r2, r1
 800056a:	d909      	bls.n	8000580 <__udivmoddi4+0x1a0>
 800056c:	193c      	adds	r4, r7, r4
 800056e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000572:	f080 809c 	bcs.w	80006ae <__udivmoddi4+0x2ce>
 8000576:	45a6      	cmp	lr, r4
 8000578:	f240 8099 	bls.w	80006ae <__udivmoddi4+0x2ce>
 800057c:	3802      	subs	r0, #2
 800057e:	443c      	add	r4, r7
 8000580:	eba4 040e 	sub.w	r4, r4, lr
 8000584:	fa1f fe83 	uxth.w	lr, r3
 8000588:	fbb4 f3f9 	udiv	r3, r4, r9
 800058c:	fb09 4413 	mls	r4, r9, r3, r4
 8000590:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000594:	fb03 fc0c 	mul.w	ip, r3, ip
 8000598:	45a4      	cmp	ip, r4
 800059a:	d908      	bls.n	80005ae <__udivmoddi4+0x1ce>
 800059c:	193c      	adds	r4, r7, r4
 800059e:	f103 3eff 	add.w	lr, r3, #4294967295
 80005a2:	f080 8082 	bcs.w	80006aa <__udivmoddi4+0x2ca>
 80005a6:	45a4      	cmp	ip, r4
 80005a8:	d97f      	bls.n	80006aa <__udivmoddi4+0x2ca>
 80005aa:	3b02      	subs	r3, #2
 80005ac:	443c      	add	r4, r7
 80005ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80005b2:	eba4 040c 	sub.w	r4, r4, ip
 80005b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80005ba:	4564      	cmp	r4, ip
 80005bc:	4673      	mov	r3, lr
 80005be:	46e1      	mov	r9, ip
 80005c0:	d362      	bcc.n	8000688 <__udivmoddi4+0x2a8>
 80005c2:	d05f      	beq.n	8000684 <__udivmoddi4+0x2a4>
 80005c4:	b15d      	cbz	r5, 80005de <__udivmoddi4+0x1fe>
 80005c6:	ebb8 0203 	subs.w	r2, r8, r3
 80005ca:	eb64 0409 	sbc.w	r4, r4, r9
 80005ce:	fa04 f606 	lsl.w	r6, r4, r6
 80005d2:	fa22 f301 	lsr.w	r3, r2, r1
 80005d6:	431e      	orrs	r6, r3
 80005d8:	40cc      	lsrs	r4, r1
 80005da:	e9c5 6400 	strd	r6, r4, [r5]
 80005de:	2100      	movs	r1, #0
 80005e0:	e74f      	b.n	8000482 <__udivmoddi4+0xa2>
 80005e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005e6:	0c01      	lsrs	r1, r0, #16
 80005e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005ec:	b280      	uxth	r0, r0
 80005ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005f2:	463b      	mov	r3, r7
 80005f4:	4638      	mov	r0, r7
 80005f6:	463c      	mov	r4, r7
 80005f8:	46b8      	mov	r8, r7
 80005fa:	46be      	mov	lr, r7
 80005fc:	2620      	movs	r6, #32
 80005fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000602:	eba2 0208 	sub.w	r2, r2, r8
 8000606:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800060a:	e766      	b.n	80004da <__udivmoddi4+0xfa>
 800060c:	4601      	mov	r1, r0
 800060e:	e718      	b.n	8000442 <__udivmoddi4+0x62>
 8000610:	4610      	mov	r0, r2
 8000612:	e72c      	b.n	800046e <__udivmoddi4+0x8e>
 8000614:	f1c6 0220 	rsb	r2, r6, #32
 8000618:	fa2e f302 	lsr.w	r3, lr, r2
 800061c:	40b7      	lsls	r7, r6
 800061e:	40b1      	lsls	r1, r6
 8000620:	fa20 f202 	lsr.w	r2, r0, r2
 8000624:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000628:	430a      	orrs	r2, r1
 800062a:	fbb3 f8fe 	udiv	r8, r3, lr
 800062e:	b2bc      	uxth	r4, r7
 8000630:	fb0e 3318 	mls	r3, lr, r8, r3
 8000634:	0c11      	lsrs	r1, r2, #16
 8000636:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800063a:	fb08 f904 	mul.w	r9, r8, r4
 800063e:	40b0      	lsls	r0, r6
 8000640:	4589      	cmp	r9, r1
 8000642:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000646:	b280      	uxth	r0, r0
 8000648:	d93e      	bls.n	80006c8 <__udivmoddi4+0x2e8>
 800064a:	1879      	adds	r1, r7, r1
 800064c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000650:	d201      	bcs.n	8000656 <__udivmoddi4+0x276>
 8000652:	4589      	cmp	r9, r1
 8000654:	d81f      	bhi.n	8000696 <__udivmoddi4+0x2b6>
 8000656:	eba1 0109 	sub.w	r1, r1, r9
 800065a:	fbb1 f9fe 	udiv	r9, r1, lr
 800065e:	fb09 f804 	mul.w	r8, r9, r4
 8000662:	fb0e 1119 	mls	r1, lr, r9, r1
 8000666:	b292      	uxth	r2, r2
 8000668:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800066c:	4542      	cmp	r2, r8
 800066e:	d229      	bcs.n	80006c4 <__udivmoddi4+0x2e4>
 8000670:	18ba      	adds	r2, r7, r2
 8000672:	f109 31ff 	add.w	r1, r9, #4294967295
 8000676:	d2c4      	bcs.n	8000602 <__udivmoddi4+0x222>
 8000678:	4542      	cmp	r2, r8
 800067a:	d2c2      	bcs.n	8000602 <__udivmoddi4+0x222>
 800067c:	f1a9 0102 	sub.w	r1, r9, #2
 8000680:	443a      	add	r2, r7
 8000682:	e7be      	b.n	8000602 <__udivmoddi4+0x222>
 8000684:	45f0      	cmp	r8, lr
 8000686:	d29d      	bcs.n	80005c4 <__udivmoddi4+0x1e4>
 8000688:	ebbe 0302 	subs.w	r3, lr, r2
 800068c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000690:	3801      	subs	r0, #1
 8000692:	46e1      	mov	r9, ip
 8000694:	e796      	b.n	80005c4 <__udivmoddi4+0x1e4>
 8000696:	eba7 0909 	sub.w	r9, r7, r9
 800069a:	4449      	add	r1, r9
 800069c:	f1a8 0c02 	sub.w	ip, r8, #2
 80006a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80006a4:	fb09 f804 	mul.w	r8, r9, r4
 80006a8:	e7db      	b.n	8000662 <__udivmoddi4+0x282>
 80006aa:	4673      	mov	r3, lr
 80006ac:	e77f      	b.n	80005ae <__udivmoddi4+0x1ce>
 80006ae:	4650      	mov	r0, sl
 80006b0:	e766      	b.n	8000580 <__udivmoddi4+0x1a0>
 80006b2:	4608      	mov	r0, r1
 80006b4:	e6fd      	b.n	80004b2 <__udivmoddi4+0xd2>
 80006b6:	443b      	add	r3, r7
 80006b8:	3a02      	subs	r2, #2
 80006ba:	e733      	b.n	8000524 <__udivmoddi4+0x144>
 80006bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80006c0:	443b      	add	r3, r7
 80006c2:	e71c      	b.n	80004fe <__udivmoddi4+0x11e>
 80006c4:	4649      	mov	r1, r9
 80006c6:	e79c      	b.n	8000602 <__udivmoddi4+0x222>
 80006c8:	eba1 0109 	sub.w	r1, r1, r9
 80006cc:	46c4      	mov	ip, r8
 80006ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80006d2:	fb09 f804 	mul.w	r8, r9, r4
 80006d6:	e7c4      	b.n	8000662 <__udivmoddi4+0x282>

080006d8 <__aeabi_idiv0>:
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop

080006dc <APP_Init>:
#include <string.h>

static AppContext s_app;

void APP_Init(UART_HandleTypeDef *huart_trk1, UART_HandleTypeDef *huart_trk2, I2C_HandleTypeDef *hi2c)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b098      	sub	sp, #96	@ 0x60
 80006e0:	af02      	add	r7, sp, #8
 80006e2:	60f8      	str	r0, [r7, #12]
 80006e4:	60b9      	str	r1, [r7, #8]
 80006e6:	607a      	str	r2, [r7, #4]
    CDC_Log(">>> System Booting...");
 80006e8:	485b      	ldr	r0, [pc, #364]	@ (8000858 <APP_Init+0x17c>)
 80006ea:	f000 fa03 	bl	8000af4 <CDC_Log>
    
    memset(&s_app, 0, sizeof(s_app));
 80006ee:	f44f 6204 	mov.w	r2, #2112	@ 0x840
 80006f2:	2100      	movs	r1, #0
 80006f4:	4859      	ldr	r0, [pc, #356]	@ (800085c <APP_Init+0x180>)
 80006f6:	f018 f959 	bl	80189ac <memset>
    
    /* Init protocol */
    PumpProtoGKL_Init(&s_app.gkl1, huart_trk1);
 80006fa:	68f9      	ldr	r1, [r7, #12]
 80006fc:	4857      	ldr	r0, [pc, #348]	@ (800085c <APP_Init+0x180>)
 80006fe:	f002 fcf7 	bl	80030f0 <PumpProtoGKL_Init>
    PumpProtoGKL_SetTag(&s_app.gkl1, "TRK1");
 8000702:	4957      	ldr	r1, [pc, #348]	@ (8000860 <APP_Init+0x184>)
 8000704:	4855      	ldr	r0, [pc, #340]	@ (800085c <APP_Init+0x180>)
 8000706:	f002 fd2f 	bl	8003168 <PumpProtoGKL_SetTag>
    PumpProtoGKL_Bind(&s_app.proto1, &s_app.gkl1);
 800070a:	4954      	ldr	r1, [pc, #336]	@ (800085c <APP_Init+0x180>)
 800070c:	4855      	ldr	r0, [pc, #340]	@ (8000864 <APP_Init+0x188>)
 800070e:	f002 fd63 	bl	80031d8 <PumpProtoGKL_Bind>
    
    PumpProtoGKL_Init(&s_app.gkl2, huart_trk2);
 8000712:	68b9      	ldr	r1, [r7, #8]
 8000714:	4854      	ldr	r0, [pc, #336]	@ (8000868 <APP_Init+0x18c>)
 8000716:	f002 fceb 	bl	80030f0 <PumpProtoGKL_Init>
    PumpProtoGKL_SetTag(&s_app.gkl2, "TRK2");
 800071a:	4954      	ldr	r1, [pc, #336]	@ (800086c <APP_Init+0x190>)
 800071c:	4852      	ldr	r0, [pc, #328]	@ (8000868 <APP_Init+0x18c>)
 800071e:	f002 fd23 	bl	8003168 <PumpProtoGKL_SetTag>
    PumpProtoGKL_Bind(&s_app.proto2, &s_app.gkl2);
 8000722:	4951      	ldr	r1, [pc, #324]	@ (8000868 <APP_Init+0x18c>)
 8000724:	4852      	ldr	r0, [pc, #328]	@ (8000870 <APP_Init+0x194>)
 8000726:	f002 fd57 	bl	80031d8 <PumpProtoGKL_Bind>
    
    CDC_Log(">>> GKL protocol ready");
 800072a:	4852      	ldr	r0, [pc, #328]	@ (8000874 <APP_Init+0x198>)
 800072c:	f000 f9e2 	bl	8000af4 <CDC_Log>
    
    /* Init pump manager */
    PumpMgr_Init(&s_app.mgr, 250);
 8000730:	21fa      	movs	r1, #250	@ 0xfa
 8000732:	4851      	ldr	r0, [pc, #324]	@ (8000878 <APP_Init+0x19c>)
 8000734:	f001 fd8a 	bl	800224c <PumpMgr_Init>
    PumpMgr_Add(&s_app.mgr, 1, &s_app.proto1, 0, 1);
 8000738:	2301      	movs	r3, #1
 800073a:	9300      	str	r3, [sp, #0]
 800073c:	2300      	movs	r3, #0
 800073e:	4a49      	ldr	r2, [pc, #292]	@ (8000864 <APP_Init+0x188>)
 8000740:	2101      	movs	r1, #1
 8000742:	484d      	ldr	r0, [pc, #308]	@ (8000878 <APP_Init+0x19c>)
 8000744:	f001 fda7 	bl	8002296 <PumpMgr_Add>
    PumpMgr_Add(&s_app.mgr, 2, &s_app.proto2, 0, 2);
 8000748:	2302      	movs	r3, #2
 800074a:	9300      	str	r3, [sp, #0]
 800074c:	2300      	movs	r3, #0
 800074e:	4a48      	ldr	r2, [pc, #288]	@ (8000870 <APP_Init+0x194>)
 8000750:	2102      	movs	r1, #2
 8000752:	4849      	ldr	r0, [pc, #292]	@ (8000878 <APP_Init+0x19c>)
 8000754:	f001 fd9f 	bl	8002296 <PumpMgr_Add>
    
    /* Set default prices */
    PumpDevice *d1 = PumpMgr_Get(&s_app.mgr, 1);
 8000758:	2101      	movs	r1, #1
 800075a:	4847      	ldr	r0, [pc, #284]	@ (8000878 <APP_Init+0x19c>)
 800075c:	f001 fe0f 	bl	800237e <PumpMgr_Get>
 8000760:	6578      	str	r0, [r7, #84]	@ 0x54
    PumpDevice *d2 = PumpMgr_Get(&s_app.mgr, 2);
 8000762:	2102      	movs	r1, #2
 8000764:	4844      	ldr	r0, [pc, #272]	@ (8000878 <APP_Init+0x19c>)
 8000766:	f001 fe0a 	bl	800237e <PumpMgr_Get>
 800076a:	6538      	str	r0, [r7, #80]	@ 0x50
    if (d1) d1->price = 1122;
 800076c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800076e:	2b00      	cmp	r3, #0
 8000770:	d003      	beq.n	800077a <APP_Init+0x9e>
 8000772:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000774:	f240 4262 	movw	r2, #1122	@ 0x462
 8000778:	611a      	str	r2, [r3, #16]
    if (d2) d2->price = 2233;
 800077a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800077c:	2b00      	cmp	r3, #0
 800077e:	d003      	beq.n	8000788 <APP_Init+0xac>
 8000780:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000782:	f640 02b9 	movw	r2, #2233	@ 0x8b9
 8000786:	611a      	str	r2, [r3, #16]
    
    /* Load settings */
    Settings_Init(&s_app.settings, hi2c);
 8000788:	6879      	ldr	r1, [r7, #4]
 800078a:	483c      	ldr	r0, [pc, #240]	@ (800087c <APP_Init+0x1a0>)
 800078c:	f003 fd38 	bl	8004200 <Settings_Init>
    if (Settings_Load(&s_app.settings)) {
 8000790:	483a      	ldr	r0, [pc, #232]	@ (800087c <APP_Init+0x1a0>)
 8000792:	f003 fd53 	bl	800423c <Settings_Load>
 8000796:	4603      	mov	r3, r0
 8000798:	2b00      	cmp	r3, #0
 800079a:	d03b      	beq.n	8000814 <APP_Init+0x138>
        CDC_Log(">>> Settings loaded from EEPROM");
 800079c:	4838      	ldr	r0, [pc, #224]	@ (8000880 <APP_Init+0x1a4>)
 800079e:	f000 f9a9 	bl	8000af4 <CDC_Log>
        Settings_ApplyToPumpMgr(&s_app.settings, &s_app.mgr);
 80007a2:	4935      	ldr	r1, [pc, #212]	@ (8000878 <APP_Init+0x19c>)
 80007a4:	4835      	ldr	r0, [pc, #212]	@ (800087c <APP_Init+0x1a0>)
 80007a6:	f003 ff29 	bl	80045fc <Settings_ApplyToPumpMgr>
        
        d1 = PumpMgr_Get(&s_app.mgr, 1);
 80007aa:	2101      	movs	r1, #1
 80007ac:	4832      	ldr	r0, [pc, #200]	@ (8000878 <APP_Init+0x19c>)
 80007ae:	f001 fde6 	bl	800237e <PumpMgr_Get>
 80007b2:	6578      	str	r0, [r7, #84]	@ 0x54
        d2 = PumpMgr_Get(&s_app.mgr, 2);
 80007b4:	2102      	movs	r1, #2
 80007b6:	4830      	ldr	r0, [pc, #192]	@ (8000878 <APP_Init+0x19c>)
 80007b8:	f001 fde1 	bl	800237e <PumpMgr_Get>
 80007bc:	6538      	str	r0, [r7, #80]	@ 0x50
        if (d1) {
 80007be:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d011      	beq.n	80007e8 <APP_Init+0x10c>
            char msg[64];
            snprintf(msg, sizeof(msg), ">>> TRK1: addr=%u price=%lu",
                    (unsigned)d1->slave_addr, (unsigned long)d1->price);
 80007c4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80007c6:	7b5b      	ldrb	r3, [r3, #13]
            snprintf(msg, sizeof(msg), ">>> TRK1: addr=%u price=%lu",
 80007c8:	461a      	mov	r2, r3
                    (unsigned)d1->slave_addr, (unsigned long)d1->price);
 80007ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80007cc:	691b      	ldr	r3, [r3, #16]
            snprintf(msg, sizeof(msg), ">>> TRK1: addr=%u price=%lu",
 80007ce:	f107 0010 	add.w	r0, r7, #16
 80007d2:	9300      	str	r3, [sp, #0]
 80007d4:	4613      	mov	r3, r2
 80007d6:	4a2b      	ldr	r2, [pc, #172]	@ (8000884 <APP_Init+0x1a8>)
 80007d8:	2140      	movs	r1, #64	@ 0x40
 80007da:	f018 f88f 	bl	80188fc <sniprintf>
            CDC_Log(msg);
 80007de:	f107 0310 	add.w	r3, r7, #16
 80007e2:	4618      	mov	r0, r3
 80007e4:	f000 f986 	bl	8000af4 <CDC_Log>
        }
        if (d2) {
 80007e8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d015      	beq.n	800081a <APP_Init+0x13e>
            char msg[64];
            snprintf(msg, sizeof(msg), ">>> TRK2: addr=%u price=%lu",
                    (unsigned)d2->slave_addr, (unsigned long)d2->price);
 80007ee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80007f0:	7b5b      	ldrb	r3, [r3, #13]
            snprintf(msg, sizeof(msg), ">>> TRK2: addr=%u price=%lu",
 80007f2:	461a      	mov	r2, r3
                    (unsigned)d2->slave_addr, (unsigned long)d2->price);
 80007f4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80007f6:	691b      	ldr	r3, [r3, #16]
            snprintf(msg, sizeof(msg), ">>> TRK2: addr=%u price=%lu",
 80007f8:	f107 0010 	add.w	r0, r7, #16
 80007fc:	9300      	str	r3, [sp, #0]
 80007fe:	4613      	mov	r3, r2
 8000800:	4a21      	ldr	r2, [pc, #132]	@ (8000888 <APP_Init+0x1ac>)
 8000802:	2140      	movs	r1, #64	@ 0x40
 8000804:	f018 f87a 	bl	80188fc <sniprintf>
            CDC_Log(msg);
 8000808:	f107 0310 	add.w	r3, r7, #16
 800080c:	4618      	mov	r0, r3
 800080e:	f000 f971 	bl	8000af4 <CDC_Log>
 8000812:	e002      	b.n	800081a <APP_Init+0x13e>
        }
    } else {
        CDC_Log(">>> Settings not found, using defaults");
 8000814:	481d      	ldr	r0, [pc, #116]	@ (800088c <APP_Init+0x1b0>)
 8000816:	f000 f96d 	bl	8000af4 <CDC_Log>
    }
    
    /* Init FSM */
    TrxFSM_Init(&s_app.trk1_fsm, 1, &s_app.mgr, &s_app.gkl1);
 800081a:	4b10      	ldr	r3, [pc, #64]	@ (800085c <APP_Init+0x180>)
 800081c:	4a16      	ldr	r2, [pc, #88]	@ (8000878 <APP_Init+0x19c>)
 800081e:	2101      	movs	r1, #1
 8000820:	481b      	ldr	r0, [pc, #108]	@ (8000890 <APP_Init+0x1b4>)
 8000822:	f004 fe27 	bl	8005474 <TrxFSM_Init>
    TrxFSM_Init(&s_app.trk2_fsm, 2, &s_app.mgr, &s_app.gkl2);
 8000826:	4b10      	ldr	r3, [pc, #64]	@ (8000868 <APP_Init+0x18c>)
 8000828:	4a13      	ldr	r2, [pc, #76]	@ (8000878 <APP_Init+0x19c>)
 800082a:	2102      	movs	r1, #2
 800082c:	4819      	ldr	r0, [pc, #100]	@ (8000894 <APP_Init+0x1b8>)
 800082e:	f004 fe21 	bl	8005474 <TrxFSM_Init>
    
    CDC_Log(">>> FSM initialized");
 8000832:	4819      	ldr	r0, [pc, #100]	@ (8000898 <APP_Init+0x1bc>)
 8000834:	f000 f95e 	bl	8000af4 <CDC_Log>
    
    /* Init UI */
    UI_Init(&s_app.ui, &s_app.trk1_fsm, &s_app.trk2_fsm, &s_app.settings);
 8000838:	4b10      	ldr	r3, [pc, #64]	@ (800087c <APP_Init+0x1a0>)
 800083a:	4a16      	ldr	r2, [pc, #88]	@ (8000894 <APP_Init+0x1b8>)
 800083c:	4914      	ldr	r1, [pc, #80]	@ (8000890 <APP_Init+0x1b4>)
 800083e:	4817      	ldr	r0, [pc, #92]	@ (800089c <APP_Init+0x1c0>)
 8000840:	f005 fe34 	bl	80064ac <UI_Init>
    
    /* Init keyboard */
    KEYBOARD_Init();
 8000844:	f000 ff8c 	bl	8001760 <KEYBOARD_Init>

    CDC_Log(">>> APP_Init complete");
 8000848:	4815      	ldr	r0, [pc, #84]	@ (80008a0 <APP_Init+0x1c4>)
 800084a:	f000 f953 	bl	8000af4 <CDC_Log>
}
 800084e:	bf00      	nop
 8000850:	3758      	adds	r7, #88	@ 0x58
 8000852:	46bd      	mov	sp, r7
 8000854:	bd80      	pop	{r7, pc}
 8000856:	bf00      	nop
 8000858:	080192e8 	.word	0x080192e8
 800085c:	240001c0 	.word	0x240001c0
 8000860:	08019300 	.word	0x08019300
 8000864:	240004e0 	.word	0x240004e0
 8000868:	24000500 	.word	0x24000500
 800086c:	08019308 	.word	0x08019308
 8000870:	24000820 	.word	0x24000820
 8000874:	08019310 	.word	0x08019310
 8000878:	24000828 	.word	0x24000828
 800087c:	24000910 	.word	0x24000910
 8000880:	08019328 	.word	0x08019328
 8000884:	08019348 	.word	0x08019348
 8000888:	08019364 	.word	0x08019364
 800088c:	08019380 	.word	0x08019380
 8000890:	240008c0 	.word	0x240008c0
 8000894:	240008e8 	.word	0x240008e8
 8000898:	080193a8 	.word	0x080193a8
 800089c:	240009c0 	.word	0x240009c0
 80008a0:	080193bc 	.word	0x080193bc

080008a4 <APP_Task>:

void APP_Task(void)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b086      	sub	sp, #24
 80008a8:	af00      	add	r7, sp, #0
    /* Run managers */
    PumpMgr_Task(&s_app.mgr);
 80008aa:	4815      	ldr	r0, [pc, #84]	@ (8000900 <APP_Task+0x5c>)
 80008ac:	f001 fe6a 	bl	8002584 <PumpMgr_Task>
    TrxFSM_Task(&s_app.trk1_fsm);
 80008b0:	4814      	ldr	r0, [pc, #80]	@ (8000904 <APP_Task+0x60>)
 80008b2:	f004 fe01 	bl	80054b8 <TrxFSM_Task>
    TrxFSM_Task(&s_app.trk2_fsm);
 80008b6:	4814      	ldr	r0, [pc, #80]	@ (8000908 <APP_Task+0x64>)
 80008b8:	f004 fdfe 	bl	80054b8 <TrxFSM_Task>
    Settings_Task(&s_app.settings);
 80008bc:	4813      	ldr	r0, [pc, #76]	@ (800090c <APP_Task+0x68>)
 80008be:	f003 fddf 	bl	8004480 <Settings_Task>

    /* Read keyboard */
    char key = KEYBOARD_GetKey();
 80008c2:	f000 ffff 	bl	80018c4 <KEYBOARD_GetKey>
 80008c6:	4603      	mov	r3, r0
 80008c8:	75fb      	strb	r3, [r7, #23]
    if (key != 0) {
 80008ca:	7dfb      	ldrb	r3, [r7, #23]
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d00f      	beq.n	80008f0 <APP_Task+0x4c>
        /* Log key press */
        char msg[16];
        snprintf(msg, sizeof(msg), "KEY: %c", key);
 80008d0:	7dfb      	ldrb	r3, [r7, #23]
 80008d2:	1d38      	adds	r0, r7, #4
 80008d4:	4a0e      	ldr	r2, [pc, #56]	@ (8000910 <APP_Task+0x6c>)
 80008d6:	2110      	movs	r1, #16
 80008d8:	f018 f810 	bl	80188fc <sniprintf>
        CDC_Log(msg);
 80008dc:	1d3b      	adds	r3, r7, #4
 80008de:	4618      	mov	r0, r3
 80008e0:	f000 f908 	bl	8000af4 <CDC_Log>

        /* Pass to UI */
        UI_Task(&s_app.ui, key);
 80008e4:	7dfb      	ldrb	r3, [r7, #23]
 80008e6:	4619      	mov	r1, r3
 80008e8:	480a      	ldr	r0, [pc, #40]	@ (8000914 <APP_Task+0x70>)
 80008ea:	f005 fe0a 	bl	8006502 <UI_Task>
    } else {
        /* Periodic UI update */
        UI_Task(&s_app.ui, 0);
    }
}
 80008ee:	e003      	b.n	80008f8 <APP_Task+0x54>
        UI_Task(&s_app.ui, 0);
 80008f0:	2100      	movs	r1, #0
 80008f2:	4808      	ldr	r0, [pc, #32]	@ (8000914 <APP_Task+0x70>)
 80008f4:	f005 fe05 	bl	8006502 <UI_Task>
}
 80008f8:	bf00      	nop
 80008fa:	3718      	adds	r7, #24
 80008fc:	46bd      	mov	sp, r7
 80008fe:	bd80      	pop	{r7, pc}
 8000900:	24000828 	.word	0x24000828
 8000904:	240008c0 	.word	0x240008c0
 8000908:	240008e8 	.word	0x240008e8
 800090c:	24000910 	.word	0x24000910
 8000910:	080193d4 	.word	0x080193d4
 8000914:	240009c0 	.word	0x240009c0

08000918 <ring_used>:
/* Packet buffer (must remain valid until TX complete) */
static uint8_t  s_tx_pkt[CDC_DATA_FS_MAX_PACKET_SIZE] __attribute__((aligned(32)));
static uint16_t s_tx_len = 0;

static uint32_t ring_used(uint32_t head, uint32_t tail)
{
 8000918:	b480      	push	{r7}
 800091a:	b083      	sub	sp, #12
 800091c:	af00      	add	r7, sp, #0
 800091e:	6078      	str	r0, [r7, #4]
 8000920:	6039      	str	r1, [r7, #0]
    if (head >= tail) return (head - tail);
 8000922:	687a      	ldr	r2, [r7, #4]
 8000924:	683b      	ldr	r3, [r7, #0]
 8000926:	429a      	cmp	r2, r3
 8000928:	d303      	bcc.n	8000932 <ring_used+0x1a>
 800092a:	687a      	ldr	r2, [r7, #4]
 800092c:	683b      	ldr	r3, [r7, #0]
 800092e:	1ad3      	subs	r3, r2, r3
 8000930:	e004      	b.n	800093c <ring_used+0x24>
    return (CDC_LOG_RING_SIZE - (tail - head));
 8000932:	687a      	ldr	r2, [r7, #4]
 8000934:	683b      	ldr	r3, [r7, #0]
 8000936:	1ad3      	subs	r3, r2, r3
 8000938:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
}
 800093c:	4618      	mov	r0, r3
 800093e:	370c      	adds	r7, #12
 8000940:	46bd      	mov	sp, r7
 8000942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000946:	4770      	bx	lr

08000948 <ring_free>:

static uint32_t ring_free(uint32_t head, uint32_t tail)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	b084      	sub	sp, #16
 800094c:	af00      	add	r7, sp, #0
 800094e:	6078      	str	r0, [r7, #4]
 8000950:	6039      	str	r1, [r7, #0]
    /* keep 1 byte empty to distinguish full/empty */
    uint32_t used = ring_used(head, tail);
 8000952:	6839      	ldr	r1, [r7, #0]
 8000954:	6878      	ldr	r0, [r7, #4]
 8000956:	f7ff ffdf 	bl	8000918 <ring_used>
 800095a:	60f8      	str	r0, [r7, #12]
    if (used >= (CDC_LOG_RING_SIZE - 1u)) return 0u;
 800095c:	68fb      	ldr	r3, [r7, #12]
 800095e:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8000962:	4293      	cmp	r3, r2
 8000964:	d901      	bls.n	800096a <ring_free+0x22>
 8000966:	2300      	movs	r3, #0
 8000968:	e003      	b.n	8000972 <ring_free+0x2a>
    return (CDC_LOG_RING_SIZE - 1u - used);
 800096a:	68fa      	ldr	r2, [r7, #12]
 800096c:	f640 73ff 	movw	r3, #4095	@ 0xfff
 8000970:	1a9b      	subs	r3, r3, r2
}
 8000972:	4618      	mov	r0, r3
 8000974:	3710      	adds	r7, #16
 8000976:	46bd      	mov	sp, r7
 8000978:	bd80      	pop	{r7, pc}
	...

0800097c <dcache_clean_txpkt>:

static void dcache_clean_txpkt(uint16_t len)
{
 800097c:	b480      	push	{r7}
 800097e:	b089      	sub	sp, #36	@ 0x24
 8000980:	af00      	add	r7, sp, #0
 8000982:	4603      	mov	r3, r0
 8000984:	80fb      	strh	r3, [r7, #6]
#if (__DCACHE_PRESENT == 1U)
    /* Clean the cache for the packet buffer before USB reads it */
    uint32_t n = (uint32_t)len;
 8000986:	88fb      	ldrh	r3, [r7, #6]
 8000988:	61fb      	str	r3, [r7, #28]
    if (n == 0u) return;
 800098a:	69fb      	ldr	r3, [r7, #28]
 800098c:	2b00      	cmp	r3, #0
 800098e:	d02a      	beq.n	80009e6 <dcache_clean_txpkt+0x6a>

    /* round up to 32 bytes */
    n = (n + 31u) & ~31u;
 8000990:	69fb      	ldr	r3, [r7, #28]
 8000992:	331f      	adds	r3, #31
 8000994:	f023 031f 	bic.w	r3, r3, #31
 8000998:	61fb      	str	r3, [r7, #28]
    SCB_CleanDCache_by_Addr((uint32_t*)s_tx_pkt, (int32_t)n);
 800099a:	69fb      	ldr	r3, [r7, #28]
 800099c:	4a16      	ldr	r2, [pc, #88]	@ (80009f8 <dcache_clean_txpkt+0x7c>)
 800099e:	61ba      	str	r2, [r7, #24]
 80009a0:	617b      	str	r3, [r7, #20]
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_FORCEINLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) { 
 80009a2:	697b      	ldr	r3, [r7, #20]
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	dd20      	ble.n	80009ea <dcache_clean_txpkt+0x6e>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 80009a8:	69bb      	ldr	r3, [r7, #24]
 80009aa:	f003 021f 	and.w	r2, r3, #31
 80009ae:	697b      	ldr	r3, [r7, #20]
 80009b0:	4413      	add	r3, r2
 80009b2:	613b      	str	r3, [r7, #16]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 80009b4:	69bb      	ldr	r3, [r7, #24]
 80009b6:	60fb      	str	r3, [r7, #12]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80009b8:	f3bf 8f4f 	dsb	sy
}
 80009bc:	bf00      	nop
    
      __DSB();

      do {
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 80009be:	4a0f      	ldr	r2, [pc, #60]	@ (80009fc <dcache_clean_txpkt+0x80>)
 80009c0:	68fb      	ldr	r3, [r7, #12]
 80009c2:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 80009c6:	68fb      	ldr	r3, [r7, #12]
 80009c8:	3320      	adds	r3, #32
 80009ca:	60fb      	str	r3, [r7, #12]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 80009cc:	693b      	ldr	r3, [r7, #16]
 80009ce:	3b20      	subs	r3, #32
 80009d0:	613b      	str	r3, [r7, #16]
      } while ( op_size > 0 );
 80009d2:	693b      	ldr	r3, [r7, #16]
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	dcf2      	bgt.n	80009be <dcache_clean_txpkt+0x42>
  __ASM volatile ("dsb 0xF":::"memory");
 80009d8:	f3bf 8f4f 	dsb	sy
}
 80009dc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80009de:	f3bf 8f6f 	isb	sy
}
 80009e2:	bf00      	nop

      __DSB();
      __ISB();
    }
  #endif
}
 80009e4:	e001      	b.n	80009ea <dcache_clean_txpkt+0x6e>
    if (n == 0u) return;
 80009e6:	bf00      	nop
 80009e8:	e000      	b.n	80009ec <dcache_clean_txpkt+0x70>
 80009ea:	bf00      	nop
#else
    (void)len;
#endif
}
 80009ec:	3724      	adds	r7, #36	@ 0x24
 80009ee:	46bd      	mov	sp, r7
 80009f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f4:	4770      	bx	lr
 80009f6:	bf00      	nop
 80009f8:	24001a20 	.word	0x24001a20
 80009fc:	e000ed00 	.word	0xe000ed00

08000a00 <CDC_LOG_Init>:

void CDC_LOG_Init(void)
{
 8000a00:	b480      	push	{r7}
 8000a02:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000a04:	b672      	cpsid	i
}
 8000a06:	bf00      	nop
    __disable_irq();
    s_head = 0;
 8000a08:	4b0a      	ldr	r3, [pc, #40]	@ (8000a34 <CDC_LOG_Init+0x34>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	601a      	str	r2, [r3, #0]
    s_tail = 0;
 8000a0e:	4b0a      	ldr	r3, [pc, #40]	@ (8000a38 <CDC_LOG_Init+0x38>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	601a      	str	r2, [r3, #0]
    s_tx_busy = 0;
 8000a14:	4b09      	ldr	r3, [pc, #36]	@ (8000a3c <CDC_LOG_Init+0x3c>)
 8000a16:	2200      	movs	r2, #0
 8000a18:	701a      	strb	r2, [r3, #0]
    s_dropped = 0;
 8000a1a:	4b09      	ldr	r3, [pc, #36]	@ (8000a40 <CDC_LOG_Init+0x40>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	601a      	str	r2, [r3, #0]
    s_tx_len = 0;
 8000a20:	4b08      	ldr	r3, [pc, #32]	@ (8000a44 <CDC_LOG_Init+0x44>)
 8000a22:	2200      	movs	r2, #0
 8000a24:	801a      	strh	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000a26:	b662      	cpsie	i
}
 8000a28:	bf00      	nop
    __enable_irq();
}
 8000a2a:	bf00      	nop
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a32:	4770      	bx	lr
 8000a34:	24001a00 	.word	0x24001a00
 8000a38:	24001a04 	.word	0x24001a04
 8000a3c:	24001a08 	.word	0x24001a08
 8000a40:	24001a0c 	.word	0x24001a0c
 8000a44:	24001a60 	.word	0x24001a60

08000a48 <CDC_LOG_Push>:
{
    return s_dropped;
}

void CDC_LOG_Push(const char *s)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b086      	sub	sp, #24
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]
    if (s == NULL) return;
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d03f      	beq.n	8000ad6 <CDC_LOG_Push+0x8e>

    uint32_t len = (uint32_t)strlen(s);
 8000a56:	6878      	ldr	r0, [r7, #4]
 8000a58:	f7ff fc4c 	bl	80002f4 <strlen>
 8000a5c:	60f8      	str	r0, [r7, #12]
    if (len == 0u) return;
 8000a5e:	68fb      	ldr	r3, [r7, #12]
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d03a      	beq.n	8000ada <CDC_LOG_Push+0x92>
  __ASM volatile ("cpsid i" : : : "memory");
 8000a64:	b672      	cpsid	i
}
 8000a66:	bf00      	nop

    __disable_irq();
    uint32_t head = s_head;
 8000a68:	4b1e      	ldr	r3, [pc, #120]	@ (8000ae4 <CDC_LOG_Push+0x9c>)
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	617b      	str	r3, [r7, #20]
    uint32_t tail = s_tail;
 8000a6e:	4b1e      	ldr	r3, [pc, #120]	@ (8000ae8 <CDC_LOG_Push+0xa0>)
 8000a70:	681b      	ldr	r3, [r3, #0]
 8000a72:	60bb      	str	r3, [r7, #8]

    if (ring_free(head, tail) < len)
 8000a74:	68b9      	ldr	r1, [r7, #8]
 8000a76:	6978      	ldr	r0, [r7, #20]
 8000a78:	f7ff ff66 	bl	8000948 <ring_free>
 8000a7c:	4602      	mov	r2, r0
 8000a7e:	68fb      	ldr	r3, [r7, #12]
 8000a80:	4293      	cmp	r3, r2
 8000a82:	d907      	bls.n	8000a94 <CDC_LOG_Push+0x4c>
    {
        /* no space: drop entire message */
        s_dropped++;
 8000a84:	4b19      	ldr	r3, [pc, #100]	@ (8000aec <CDC_LOG_Push+0xa4>)
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	3301      	adds	r3, #1
 8000a8a:	4a18      	ldr	r2, [pc, #96]	@ (8000aec <CDC_LOG_Push+0xa4>)
 8000a8c:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000a8e:	b662      	cpsie	i
}
 8000a90:	bf00      	nop
        __enable_irq();
        return;
 8000a92:	e023      	b.n	8000adc <CDC_LOG_Push+0x94>
    }

    for (uint32_t i = 0; i < len; i++)
 8000a94:	2300      	movs	r3, #0
 8000a96:	613b      	str	r3, [r7, #16]
 8000a98:	e014      	b.n	8000ac4 <CDC_LOG_Push+0x7c>
    {
        s_ring[head] = (uint8_t)s[i];
 8000a9a:	687a      	ldr	r2, [r7, #4]
 8000a9c:	693b      	ldr	r3, [r7, #16]
 8000a9e:	4413      	add	r3, r2
 8000aa0:	7819      	ldrb	r1, [r3, #0]
 8000aa2:	4a13      	ldr	r2, [pc, #76]	@ (8000af0 <CDC_LOG_Push+0xa8>)
 8000aa4:	697b      	ldr	r3, [r7, #20]
 8000aa6:	4413      	add	r3, r2
 8000aa8:	460a      	mov	r2, r1
 8000aaa:	701a      	strb	r2, [r3, #0]
        head++;
 8000aac:	697b      	ldr	r3, [r7, #20]
 8000aae:	3301      	adds	r3, #1
 8000ab0:	617b      	str	r3, [r7, #20]
        if (head >= CDC_LOG_RING_SIZE) head = 0;
 8000ab2:	697b      	ldr	r3, [r7, #20]
 8000ab4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000ab8:	d301      	bcc.n	8000abe <CDC_LOG_Push+0x76>
 8000aba:	2300      	movs	r3, #0
 8000abc:	617b      	str	r3, [r7, #20]
    for (uint32_t i = 0; i < len; i++)
 8000abe:	693b      	ldr	r3, [r7, #16]
 8000ac0:	3301      	adds	r3, #1
 8000ac2:	613b      	str	r3, [r7, #16]
 8000ac4:	693a      	ldr	r2, [r7, #16]
 8000ac6:	68fb      	ldr	r3, [r7, #12]
 8000ac8:	429a      	cmp	r2, r3
 8000aca:	d3e6      	bcc.n	8000a9a <CDC_LOG_Push+0x52>
    }

    s_head = head;
 8000acc:	4a05      	ldr	r2, [pc, #20]	@ (8000ae4 <CDC_LOG_Push+0x9c>)
 8000ace:	697b      	ldr	r3, [r7, #20]
 8000ad0:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000ad2:	b662      	cpsie	i
}
 8000ad4:	e002      	b.n	8000adc <CDC_LOG_Push+0x94>
    if (s == NULL) return;
 8000ad6:	bf00      	nop
 8000ad8:	e000      	b.n	8000adc <CDC_LOG_Push+0x94>
    if (len == 0u) return;
 8000ada:	bf00      	nop
    __enable_irq();
}
 8000adc:	3718      	adds	r7, #24
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	bd80      	pop	{r7, pc}
 8000ae2:	bf00      	nop
 8000ae4:	24001a00 	.word	0x24001a00
 8000ae8:	24001a04 	.word	0x24001a04
 8000aec:	24001a0c 	.word	0x24001a0c
 8000af0:	24000a00 	.word	0x24000a00

08000af4 <CDC_Log>:

void CDC_Log(const char *msg)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b082      	sub	sp, #8
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	6078      	str	r0, [r7, #4]
    if (msg == NULL) {
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d006      	beq.n	8000b10 <CDC_Log+0x1c>
        return;
    }

    CDC_LOG_Push(msg);
 8000b02:	6878      	ldr	r0, [r7, #4]
 8000b04:	f7ff ffa0 	bl	8000a48 <CDC_LOG_Push>
    CDC_LOG_Push("\r\n");
 8000b08:	4803      	ldr	r0, [pc, #12]	@ (8000b18 <CDC_Log+0x24>)
 8000b0a:	f7ff ff9d 	bl	8000a48 <CDC_LOG_Push>
 8000b0e:	e000      	b.n	8000b12 <CDC_Log+0x1e>
        return;
 8000b10:	bf00      	nop
}
 8000b12:	3708      	adds	r7, #8
 8000b14:	46bd      	mov	sp, r7
 8000b16:	bd80      	pop	{r7, pc}
 8000b18:	080193dc 	.word	0x080193dc

08000b1c <CDC_LOG_Task>:

void CDC_LOG_Task(void)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b086      	sub	sp, #24
 8000b20:	af00      	add	r7, sp, #0
    if (s_tx_busy) return;
 8000b22:	4b2f      	ldr	r3, [pc, #188]	@ (8000be0 <CDC_LOG_Task+0xc4>)
 8000b24:	781b      	ldrb	r3, [r3, #0]
 8000b26:	b2db      	uxtb	r3, r3
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d152      	bne.n	8000bd2 <CDC_LOG_Task+0xb6>
  __ASM volatile ("cpsid i" : : : "memory");
 8000b2c:	b672      	cpsid	i
}
 8000b2e:	bf00      	nop

    __disable_irq();
    uint32_t head = s_head;
 8000b30:	4b2c      	ldr	r3, [pc, #176]	@ (8000be4 <CDC_LOG_Task+0xc8>)
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	60fb      	str	r3, [r7, #12]
    uint32_t tail = s_tail;
 8000b36:	4b2c      	ldr	r3, [pc, #176]	@ (8000be8 <CDC_LOG_Task+0xcc>)
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("cpsie i" : : : "memory");
 8000b3c:	b662      	cpsie	i
}
 8000b3e:	bf00      	nop
    __enable_irq();

    uint32_t used = ring_used(head, tail);
 8000b40:	68b9      	ldr	r1, [r7, #8]
 8000b42:	68f8      	ldr	r0, [r7, #12]
 8000b44:	f7ff fee8 	bl	8000918 <ring_used>
 8000b48:	6078      	str	r0, [r7, #4]
    if (used == 0u) return;
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d042      	beq.n	8000bd6 <CDC_LOG_Task+0xba>

    uint16_t to_send = (used > (uint32_t)CDC_DATA_FS_MAX_PACKET_SIZE) ?
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	2b40      	cmp	r3, #64	@ 0x40
 8000b54:	d802      	bhi.n	8000b5c <CDC_LOG_Task+0x40>
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	b29b      	uxth	r3, r3
 8000b5a:	e000      	b.n	8000b5e <CDC_LOG_Task+0x42>
 8000b5c:	2340      	movs	r3, #64	@ 0x40
 8000b5e:	807b      	strh	r3, [r7, #2]
                       (uint16_t)CDC_DATA_FS_MAX_PACKET_SIZE :
                       (uint16_t)used;

    /* Prepare packet (do not advance tail until USBD_OK) */
    uint32_t t = tail;
 8000b60:	68bb      	ldr	r3, [r7, #8]
 8000b62:	617b      	str	r3, [r7, #20]
    for (uint16_t i = 0; i < to_send; i++)
 8000b64:	2300      	movs	r3, #0
 8000b66:	827b      	strh	r3, [r7, #18]
 8000b68:	e012      	b.n	8000b90 <CDC_LOG_Task+0x74>
    {
        s_tx_pkt[i] = s_ring[t];
 8000b6a:	8a7b      	ldrh	r3, [r7, #18]
 8000b6c:	491f      	ldr	r1, [pc, #124]	@ (8000bec <CDC_LOG_Task+0xd0>)
 8000b6e:	697a      	ldr	r2, [r7, #20]
 8000b70:	440a      	add	r2, r1
 8000b72:	7811      	ldrb	r1, [r2, #0]
 8000b74:	4a1e      	ldr	r2, [pc, #120]	@ (8000bf0 <CDC_LOG_Task+0xd4>)
 8000b76:	54d1      	strb	r1, [r2, r3]
        t++;
 8000b78:	697b      	ldr	r3, [r7, #20]
 8000b7a:	3301      	adds	r3, #1
 8000b7c:	617b      	str	r3, [r7, #20]
        if (t >= CDC_LOG_RING_SIZE) t = 0;
 8000b7e:	697b      	ldr	r3, [r7, #20]
 8000b80:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000b84:	d301      	bcc.n	8000b8a <CDC_LOG_Task+0x6e>
 8000b86:	2300      	movs	r3, #0
 8000b88:	617b      	str	r3, [r7, #20]
    for (uint16_t i = 0; i < to_send; i++)
 8000b8a:	8a7b      	ldrh	r3, [r7, #18]
 8000b8c:	3301      	adds	r3, #1
 8000b8e:	827b      	strh	r3, [r7, #18]
 8000b90:	8a7a      	ldrh	r2, [r7, #18]
 8000b92:	887b      	ldrh	r3, [r7, #2]
 8000b94:	429a      	cmp	r2, r3
 8000b96:	d3e8      	bcc.n	8000b6a <CDC_LOG_Task+0x4e>
    }
    s_tx_len = to_send;
 8000b98:	4a16      	ldr	r2, [pc, #88]	@ (8000bf4 <CDC_LOG_Task+0xd8>)
 8000b9a:	887b      	ldrh	r3, [r7, #2]
 8000b9c:	8013      	strh	r3, [r2, #0]

    dcache_clean_txpkt(s_tx_len);
 8000b9e:	4b15      	ldr	r3, [pc, #84]	@ (8000bf4 <CDC_LOG_Task+0xd8>)
 8000ba0:	881b      	ldrh	r3, [r3, #0]
 8000ba2:	4618      	mov	r0, r3
 8000ba4:	f7ff feea 	bl	800097c <dcache_clean_txpkt>

    uint8_t res = CDC_Transmit_FS(s_tx_pkt, s_tx_len);
 8000ba8:	4b12      	ldr	r3, [pc, #72]	@ (8000bf4 <CDC_LOG_Task+0xd8>)
 8000baa:	881b      	ldrh	r3, [r3, #0]
 8000bac:	4619      	mov	r1, r3
 8000bae:	4810      	ldr	r0, [pc, #64]	@ (8000bf0 <CDC_LOG_Task+0xd4>)
 8000bb0:	f017 fa14 	bl	8017fdc <CDC_Transmit_FS>
 8000bb4:	4603      	mov	r3, r0
 8000bb6:	707b      	strb	r3, [r7, #1]
    if (res == USBD_OK)
 8000bb8:	787b      	ldrb	r3, [r7, #1]
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d10c      	bne.n	8000bd8 <CDC_LOG_Task+0xbc>
  __ASM volatile ("cpsid i" : : : "memory");
 8000bbe:	b672      	cpsid	i
}
 8000bc0:	bf00      	nop
    {
        __disable_irq();
        s_tail = t;
 8000bc2:	4a09      	ldr	r2, [pc, #36]	@ (8000be8 <CDC_LOG_Task+0xcc>)
 8000bc4:	697b      	ldr	r3, [r7, #20]
 8000bc6:	6013      	str	r3, [r2, #0]
        s_tx_busy = 1u;
 8000bc8:	4b05      	ldr	r3, [pc, #20]	@ (8000be0 <CDC_LOG_Task+0xc4>)
 8000bca:	2201      	movs	r2, #1
 8000bcc:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000bce:	b662      	cpsie	i
}
 8000bd0:	e002      	b.n	8000bd8 <CDC_LOG_Task+0xbc>
    if (s_tx_busy) return;
 8000bd2:	bf00      	nop
 8000bd4:	e000      	b.n	8000bd8 <CDC_LOG_Task+0xbc>
    if (used == 0u) return;
 8000bd6:	bf00      	nop
    }
    else
    {
        /* BUSY/FAIL: keep queue intact, try later */
    }
}
 8000bd8:	3718      	adds	r7, #24
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	bd80      	pop	{r7, pc}
 8000bde:	bf00      	nop
 8000be0:	24001a08 	.word	0x24001a08
 8000be4:	24001a00 	.word	0x24001a00
 8000be8:	24001a04 	.word	0x24001a04
 8000bec:	24000a00 	.word	0x24000a00
 8000bf0:	24001a20 	.word	0x24001a20
 8000bf4:	24001a60 	.word	0x24001a60

08000bf8 <CDC_LOG_TxCpltCallback>:

void CDC_LOG_TxCpltCallback(void)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	af00      	add	r7, sp, #0
    s_tx_busy = 0u;
 8000bfc:	4b03      	ldr	r3, [pc, #12]	@ (8000c0c <CDC_LOG_TxCpltCallback+0x14>)
 8000bfe:	2200      	movs	r2, #0
 8000c00:	701a      	strb	r2, [r3, #0]
}
 8000c02:	bf00      	nop
 8000c04:	46bd      	mov	sp, r7
 8000c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0a:	4770      	bx	lr
 8000c0c:	24001a08 	.word	0x24001a08

08000c10 <gkl_register_link>:

static GKL_Link *s_links[GKL_MAX_LINKS];
static uint8_t   s_links_count = 0;

static void gkl_register_link(GKL_Link *link)
{
 8000c10:	b480      	push	{r7}
 8000c12:	b085      	sub	sp, #20
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
    if (link == NULL || link->huart == NULL) return;
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d034      	beq.n	8000c88 <gkl_register_link+0x78>
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d030      	beq.n	8000c88 <gkl_register_link+0x78>

    /* Already registered? */
    for (uint8_t i = 0; i < s_links_count; i++)
 8000c26:	2300      	movs	r3, #0
 8000c28:	73fb      	strb	r3, [r7, #15]
 8000c2a:	e018      	b.n	8000c5e <gkl_register_link+0x4e>
    {
        if (s_links[i] == link) return;
 8000c2c:	7bfb      	ldrb	r3, [r7, #15]
 8000c2e:	4a1b      	ldr	r2, [pc, #108]	@ (8000c9c <gkl_register_link+0x8c>)
 8000c30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c34:	687a      	ldr	r2, [r7, #4]
 8000c36:	429a      	cmp	r2, r3
 8000c38:	d028      	beq.n	8000c8c <gkl_register_link+0x7c>
        if (s_links[i] && s_links[i]->huart == link->huart) return;
 8000c3a:	7bfb      	ldrb	r3, [r7, #15]
 8000c3c:	4a17      	ldr	r2, [pc, #92]	@ (8000c9c <gkl_register_link+0x8c>)
 8000c3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d008      	beq.n	8000c58 <gkl_register_link+0x48>
 8000c46:	7bfb      	ldrb	r3, [r7, #15]
 8000c48:	4a14      	ldr	r2, [pc, #80]	@ (8000c9c <gkl_register_link+0x8c>)
 8000c4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c4e:	681a      	ldr	r2, [r3, #0]
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	429a      	cmp	r2, r3
 8000c56:	d01b      	beq.n	8000c90 <gkl_register_link+0x80>
    for (uint8_t i = 0; i < s_links_count; i++)
 8000c58:	7bfb      	ldrb	r3, [r7, #15]
 8000c5a:	3301      	adds	r3, #1
 8000c5c:	73fb      	strb	r3, [r7, #15]
 8000c5e:	4b10      	ldr	r3, [pc, #64]	@ (8000ca0 <gkl_register_link+0x90>)
 8000c60:	781b      	ldrb	r3, [r3, #0]
 8000c62:	7bfa      	ldrb	r2, [r7, #15]
 8000c64:	429a      	cmp	r2, r3
 8000c66:	d3e1      	bcc.n	8000c2c <gkl_register_link+0x1c>
    }

    if (s_links_count < (uint8_t)GKL_MAX_LINKS)
 8000c68:	4b0d      	ldr	r3, [pc, #52]	@ (8000ca0 <gkl_register_link+0x90>)
 8000c6a:	781b      	ldrb	r3, [r3, #0]
 8000c6c:	2b03      	cmp	r3, #3
 8000c6e:	d810      	bhi.n	8000c92 <gkl_register_link+0x82>
    {
        s_links[s_links_count++] = link;
 8000c70:	4b0b      	ldr	r3, [pc, #44]	@ (8000ca0 <gkl_register_link+0x90>)
 8000c72:	781b      	ldrb	r3, [r3, #0]
 8000c74:	1c5a      	adds	r2, r3, #1
 8000c76:	b2d1      	uxtb	r1, r2
 8000c78:	4a09      	ldr	r2, [pc, #36]	@ (8000ca0 <gkl_register_link+0x90>)
 8000c7a:	7011      	strb	r1, [r2, #0]
 8000c7c:	4619      	mov	r1, r3
 8000c7e:	4a07      	ldr	r2, [pc, #28]	@ (8000c9c <gkl_register_link+0x8c>)
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8000c86:	e004      	b.n	8000c92 <gkl_register_link+0x82>
    if (link == NULL || link->huart == NULL) return;
 8000c88:	bf00      	nop
 8000c8a:	e002      	b.n	8000c92 <gkl_register_link+0x82>
        if (s_links[i] == link) return;
 8000c8c:	bf00      	nop
 8000c8e:	e000      	b.n	8000c92 <gkl_register_link+0x82>
        if (s_links[i] && s_links[i]->huart == link->huart) return;
 8000c90:	bf00      	nop
    }
}
 8000c92:	3714      	adds	r7, #20
 8000c94:	46bd      	mov	sp, r7
 8000c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9a:	4770      	bx	lr
 8000c9c:	24001a64 	.word	0x24001a64
 8000ca0:	24001a74 	.word	0x24001a74

08000ca4 <gkl_find_by_huart>:

static GKL_Link *gkl_find_by_huart(UART_HandleTypeDef *huart)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	b085      	sub	sp, #20
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
    if (huart == NULL) return NULL;
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d101      	bne.n	8000cb6 <gkl_find_by_huart+0x12>
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	e01e      	b.n	8000cf4 <gkl_find_by_huart+0x50>
    for (uint8_t i = 0; i < s_links_count; i++)
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	73fb      	strb	r3, [r7, #15]
 8000cba:	e015      	b.n	8000ce8 <gkl_find_by_huart+0x44>
    {
        if (s_links[i] && s_links[i]->huart == huart)
 8000cbc:	7bfb      	ldrb	r3, [r7, #15]
 8000cbe:	4a10      	ldr	r2, [pc, #64]	@ (8000d00 <gkl_find_by_huart+0x5c>)
 8000cc0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d00c      	beq.n	8000ce2 <gkl_find_by_huart+0x3e>
 8000cc8:	7bfb      	ldrb	r3, [r7, #15]
 8000cca:	4a0d      	ldr	r2, [pc, #52]	@ (8000d00 <gkl_find_by_huart+0x5c>)
 8000ccc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	687a      	ldr	r2, [r7, #4]
 8000cd4:	429a      	cmp	r2, r3
 8000cd6:	d104      	bne.n	8000ce2 <gkl_find_by_huart+0x3e>
        {
            return s_links[i];
 8000cd8:	7bfb      	ldrb	r3, [r7, #15]
 8000cda:	4a09      	ldr	r2, [pc, #36]	@ (8000d00 <gkl_find_by_huart+0x5c>)
 8000cdc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ce0:	e008      	b.n	8000cf4 <gkl_find_by_huart+0x50>
    for (uint8_t i = 0; i < s_links_count; i++)
 8000ce2:	7bfb      	ldrb	r3, [r7, #15]
 8000ce4:	3301      	adds	r3, #1
 8000ce6:	73fb      	strb	r3, [r7, #15]
 8000ce8:	4b06      	ldr	r3, [pc, #24]	@ (8000d04 <gkl_find_by_huart+0x60>)
 8000cea:	781b      	ldrb	r3, [r3, #0]
 8000cec:	7bfa      	ldrb	r2, [r7, #15]
 8000cee:	429a      	cmp	r2, r3
 8000cf0:	d3e4      	bcc.n	8000cbc <gkl_find_by_huart+0x18>
        }
    }
    return NULL;
 8000cf2:	2300      	movs	r3, #0
}
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	3714      	adds	r7, #20
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfe:	4770      	bx	lr
 8000d00:	24001a64 	.word	0x24001a64
 8000d04:	24001a74 	.word	0x24001a74

08000d08 <gkl_raw_rx_push>:
/* ===================== Internal helpers ===================== */

/* ===================== Raw RX logging helpers (IRQ-safe) ===================== */

static inline void gkl_raw_rx_push(GKL_Link *link, uint8_t b)
{
 8000d08:	b480      	push	{r7}
 8000d0a:	b085      	sub	sp, #20
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
 8000d10:	460b      	mov	r3, r1
 8000d12:	70fb      	strb	r3, [r7, #3]
    /* Single-producer (IRQ) / single-consumer (main loop) ring buffer */
    uint16_t next = (uint16_t)(link->raw_rx_head + 1u);
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	f8b3 328a 	ldrh.w	r3, [r3, #650]	@ 0x28a
 8000d1a:	b29b      	uxth	r3, r3
 8000d1c:	3301      	adds	r3, #1
 8000d1e:	81fb      	strh	r3, [r7, #14]
    if (next >= (uint16_t)GKL_RAW_RX_LOG_SIZE) next = 0u;
 8000d20:	89fb      	ldrh	r3, [r7, #14]
 8000d22:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000d26:	d301      	bcc.n	8000d2c <gkl_raw_rx_push+0x24>
 8000d28:	2300      	movs	r3, #0
 8000d2a:	81fb      	strh	r3, [r7, #14]

    if (next == link->raw_rx_tail)
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	f8b3 328c 	ldrh.w	r3, [r3, #652]	@ 0x28c
 8000d32:	b29b      	uxth	r3, r3
 8000d34:	89fa      	ldrh	r2, [r7, #14]
 8000d36:	429a      	cmp	r2, r3
 8000d38:	d104      	bne.n	8000d44 <gkl_raw_rx_push+0x3c>
    {
        link->raw_rx_overflow = 1u;
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	2201      	movs	r2, #1
 8000d3e:	f883 228e 	strb.w	r2, [r3, #654]	@ 0x28e
        /* Drop byte on overflow */
        return;
 8000d42:	e00d      	b.n	8000d60 <gkl_raw_rx_push+0x58>
    }

    link->raw_rx_log[link->raw_rx_head] = b;
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	f8b3 328a 	ldrh.w	r3, [r3, #650]	@ 0x28a
 8000d4a:	b29b      	uxth	r3, r3
 8000d4c:	461a      	mov	r2, r3
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	4413      	add	r3, r2
 8000d52:	78fa      	ldrb	r2, [r7, #3]
 8000d54:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
    link->raw_rx_head = next;
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	89fa      	ldrh	r2, [r7, #14]
 8000d5c:	f8a3 228a 	strh.w	r2, [r3, #650]	@ 0x28a
}
 8000d60:	3714      	adds	r7, #20
 8000d62:	46bd      	mov	sp, r7
 8000d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d68:	4770      	bx	lr
	...

08000d6c <dcache_clean_by_addr>:

/* Cache line size on Cortex-M7 is 32 bytes */
#define DCACHE_LINE_SIZE  (32u)

static void dcache_clean_by_addr(void *addr, uint32_t len)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	b08b      	sub	sp, #44	@ 0x2c
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	6078      	str	r0, [r7, #4]
 8000d74:	6039      	str	r1, [r7, #0]
#if (__DCACHE_PRESENT == 1U)
    if (addr == NULL || len == 0u) return;
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d039      	beq.n	8000df0 <dcache_clean_by_addr+0x84>
 8000d7c:	683b      	ldr	r3, [r7, #0]
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d036      	beq.n	8000df0 <dcache_clean_by_addr+0x84>
    uintptr_t start = (uintptr_t)addr;
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	627b      	str	r3, [r7, #36]	@ 0x24
    uintptr_t end   = start + len;
 8000d86:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000d88:	683b      	ldr	r3, [r7, #0]
 8000d8a:	4413      	add	r3, r2
 8000d8c:	623b      	str	r3, [r7, #32]

    uintptr_t start_aligned = start & ~(uintptr_t)(DCACHE_LINE_SIZE - 1u);
 8000d8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d90:	f023 031f 	bic.w	r3, r3, #31
 8000d94:	61fb      	str	r3, [r7, #28]
    uintptr_t end_aligned   = (end + (DCACHE_LINE_SIZE - 1u)) & ~(uintptr_t)(DCACHE_LINE_SIZE - 1u);
 8000d96:	6a3b      	ldr	r3, [r7, #32]
 8000d98:	331f      	adds	r3, #31
 8000d9a:	f023 031f 	bic.w	r3, r3, #31
 8000d9e:	61bb      	str	r3, [r7, #24]

    SCB_CleanDCache_by_Addr((uint32_t*)start_aligned, (int32_t)(end_aligned - start_aligned));
 8000da0:	69fb      	ldr	r3, [r7, #28]
 8000da2:	69b9      	ldr	r1, [r7, #24]
 8000da4:	69fa      	ldr	r2, [r7, #28]
 8000da6:	1a8a      	subs	r2, r1, r2
 8000da8:	617b      	str	r3, [r7, #20]
 8000daa:	613a      	str	r2, [r7, #16]
    if ( dsize > 0 ) { 
 8000dac:	693b      	ldr	r3, [r7, #16]
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	dd20      	ble.n	8000df4 <dcache_clean_by_addr+0x88>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8000db2:	697b      	ldr	r3, [r7, #20]
 8000db4:	f003 021f 	and.w	r2, r3, #31
 8000db8:	693b      	ldr	r3, [r7, #16]
 8000dba:	4413      	add	r3, r2
 8000dbc:	60fb      	str	r3, [r7, #12]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 8000dbe:	697b      	ldr	r3, [r7, #20]
 8000dc0:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("dsb 0xF":::"memory");
 8000dc2:	f3bf 8f4f 	dsb	sy
}
 8000dc6:	bf00      	nop
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8000dc8:	4a0d      	ldr	r2, [pc, #52]	@ (8000e00 <dcache_clean_by_addr+0x94>)
 8000dca:	68bb      	ldr	r3, [r7, #8]
 8000dcc:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8000dd0:	68bb      	ldr	r3, [r7, #8]
 8000dd2:	3320      	adds	r3, #32
 8000dd4:	60bb      	str	r3, [r7, #8]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 8000dd6:	68fb      	ldr	r3, [r7, #12]
 8000dd8:	3b20      	subs	r3, #32
 8000dda:	60fb      	str	r3, [r7, #12]
      } while ( op_size > 0 );
 8000ddc:	68fb      	ldr	r3, [r7, #12]
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	dcf2      	bgt.n	8000dc8 <dcache_clean_by_addr+0x5c>
  __ASM volatile ("dsb 0xF":::"memory");
 8000de2:	f3bf 8f4f 	dsb	sy
}
 8000de6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000de8:	f3bf 8f6f 	isb	sy
}
 8000dec:	bf00      	nop
}
 8000dee:	e001      	b.n	8000df4 <dcache_clean_by_addr+0x88>
    if (addr == NULL || len == 0u) return;
 8000df0:	bf00      	nop
 8000df2:	e000      	b.n	8000df6 <dcache_clean_by_addr+0x8a>
 8000df4:	bf00      	nop
#else
    (void)addr; (void)len;
#endif
}
 8000df6:	372c      	adds	r7, #44	@ 0x2c
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfe:	4770      	bx	lr
 8000e00:	e000ed00 	.word	0xe000ed00

08000e04 <gkl_checksum_xor>:

static uint8_t gkl_checksum_xor(const uint8_t *frame, uint8_t len)
{
 8000e04:	b480      	push	{r7}
 8000e06:	b085      	sub	sp, #20
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]
 8000e0c:	460b      	mov	r3, r1
 8000e0e:	70fb      	strb	r3, [r7, #3]
    /* XOR from 2nd byte (index 1) to (n-1) byte (index len-2) */
    if (frame == NULL || len < 5u) return 0u;
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d002      	beq.n	8000e1c <gkl_checksum_xor+0x18>
 8000e16:	78fb      	ldrb	r3, [r7, #3]
 8000e18:	2b04      	cmp	r3, #4
 8000e1a:	d801      	bhi.n	8000e20 <gkl_checksum_xor+0x1c>
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	e015      	b.n	8000e4c <gkl_checksum_xor+0x48>
    uint8_t x = 0u;
 8000e20:	2300      	movs	r3, #0
 8000e22:	73fb      	strb	r3, [r7, #15]
    for (uint8_t i = 1u; i < (uint8_t)(len - 1u); i++)
 8000e24:	2301      	movs	r3, #1
 8000e26:	73bb      	strb	r3, [r7, #14]
 8000e28:	e009      	b.n	8000e3e <gkl_checksum_xor+0x3a>
    {
        x ^= frame[i];
 8000e2a:	7bbb      	ldrb	r3, [r7, #14]
 8000e2c:	687a      	ldr	r2, [r7, #4]
 8000e2e:	4413      	add	r3, r2
 8000e30:	781a      	ldrb	r2, [r3, #0]
 8000e32:	7bfb      	ldrb	r3, [r7, #15]
 8000e34:	4053      	eors	r3, r2
 8000e36:	73fb      	strb	r3, [r7, #15]
    for (uint8_t i = 1u; i < (uint8_t)(len - 1u); i++)
 8000e38:	7bbb      	ldrb	r3, [r7, #14]
 8000e3a:	3301      	adds	r3, #1
 8000e3c:	73bb      	strb	r3, [r7, #14]
 8000e3e:	78fb      	ldrb	r3, [r7, #3]
 8000e40:	3b01      	subs	r3, #1
 8000e42:	b2db      	uxtb	r3, r3
 8000e44:	7bba      	ldrb	r2, [r7, #14]
 8000e46:	429a      	cmp	r2, r3
 8000e48:	d3ef      	bcc.n	8000e2a <gkl_checksum_xor+0x26>
    }
    return x;
 8000e4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	3714      	adds	r7, #20
 8000e50:	46bd      	mov	sp, r7
 8000e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e56:	4770      	bx	lr

08000e58 <gkl_resp_data_len_for_cmd>:

static uint8_t gkl_resp_data_len_for_cmd(char resp_cmd)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	b083      	sub	sp, #12
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	4603      	mov	r3, r0
 8000e60:	71fb      	strb	r3, [r7, #7]
    /* Data length in Application Layer (not counting STX/addr/cmd/checksum) */
    switch (resp_cmd)
 8000e62:	79fb      	ldrb	r3, [r7, #7]
 8000e64:	3b43      	subs	r3, #67	@ 0x43
 8000e66:	2b17      	cmp	r3, #23
 8000e68:	d840      	bhi.n	8000eec <gkl_resp_data_len_for_cmd+0x94>
 8000e6a:	a201      	add	r2, pc, #4	@ (adr r2, 8000e70 <gkl_resp_data_len_for_cmd+0x18>)
 8000e6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e70:	08000ee1 	.word	0x08000ee1
 8000e74:	08000ee9 	.word	0x08000ee9
 8000e78:	08000eed 	.word	0x08000eed
 8000e7c:	08000eed 	.word	0x08000eed
 8000e80:	08000eed 	.word	0x08000eed
 8000e84:	08000eed 	.word	0x08000eed
 8000e88:	08000eed 	.word	0x08000eed
 8000e8c:	08000eed 	.word	0x08000eed
 8000e90:	08000eed 	.word	0x08000eed
 8000e94:	08000ed5 	.word	0x08000ed5
 8000e98:	08000eed 	.word	0x08000eed
 8000e9c:	08000eed 	.word	0x08000eed
 8000ea0:	08000eed 	.word	0x08000eed
 8000ea4:	08000eed 	.word	0x08000eed
 8000ea8:	08000eed 	.word	0x08000eed
 8000eac:	08000ed9 	.word	0x08000ed9
 8000eb0:	08000ed1 	.word	0x08000ed1
 8000eb4:	08000edd 	.word	0x08000edd
 8000eb8:	08000eed 	.word	0x08000eed
 8000ebc:	08000eed 	.word	0x08000eed
 8000ec0:	08000eed 	.word	0x08000eed
 8000ec4:	08000eed 	.word	0x08000eed
 8000ec8:	08000eed 	.word	0x08000eed
 8000ecc:	08000ee5 	.word	0x08000ee5
    {
        case 'S': return 2u;  /* Status response: 2 data bytes (e.g., "10" in "S10S") */
 8000ed0:	2302      	movs	r3, #2
 8000ed2:	e00c      	b.n	8000eee <gkl_resp_data_len_for_cmd+0x96>
        case 'L': return 10u;
 8000ed4:	230a      	movs	r3, #10
 8000ed6:	e00a      	b.n	8000eee <gkl_resp_data_len_for_cmd+0x96>
        case 'R': return 10u;
 8000ed8:	230a      	movs	r3, #10
 8000eda:	e008      	b.n	8000eee <gkl_resp_data_len_for_cmd+0x96>
        case 'T': return 22u;
 8000edc:	2316      	movs	r3, #22
 8000ede:	e006      	b.n	8000eee <gkl_resp_data_len_for_cmd+0x96>
        case 'C': return 11u;
 8000ee0:	230b      	movs	r3, #11
 8000ee2:	e004      	b.n	8000eee <gkl_resp_data_len_for_cmd+0x96>
        case 'Z': return 6u;
 8000ee4:	2306      	movs	r3, #6
 8000ee6:	e002      	b.n	8000eee <gkl_resp_data_len_for_cmd+0x96>
        case 'D': return 2u;
 8000ee8:	2302      	movs	r3, #2
 8000eea:	e000      	b.n	8000eee <gkl_resp_data_len_for_cmd+0x96>
        default:  return 0xFFu; /* unknown/variable */
 8000eec:	23ff      	movs	r3, #255	@ 0xff
    }
}
 8000eee:	4618      	mov	r0, r3
 8000ef0:	370c      	adds	r7, #12
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef8:	4770      	bx	lr
 8000efa:	bf00      	nop

08000efc <gkl_rx_reset>:

static void gkl_rx_reset(GKL_Link *link)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b082      	sub	sp, #8
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
    if (link == NULL) return;
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d013      	beq.n	8000f32 <gkl_rx_reset+0x36>
    link->rx_len = 0u;
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
    link->rx_expected_len = 0u;
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	2200      	movs	r2, #0
 8000f16:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
    link->last_rx_byte_ms = 0u;
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* CRITICAL FIX: Clear RX buffer to prevent old data interference */
    memset(link->rx_buf, 0, sizeof(link->rx_buf));
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	333d      	adds	r3, #61	@ 0x3d
 8000f26:	221b      	movs	r2, #27
 8000f28:	2100      	movs	r1, #0
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f017 fd3e 	bl	80189ac <memset>
 8000f30:	e000      	b.n	8000f34 <gkl_rx_reset+0x38>
    if (link == NULL) return;
 8000f32:	bf00      	nop
}
 8000f34:	3708      	adds	r7, #8
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bd80      	pop	{r7, pc}

08000f3a <gkl_fail>:

static void gkl_fail(GKL_Link *link, GKL_Result err)
{
 8000f3a:	b580      	push	{r7, lr}
 8000f3c:	b082      	sub	sp, #8
 8000f3e:	af00      	add	r7, sp, #0
 8000f40:	6078      	str	r0, [r7, #4]
 8000f42:	460b      	mov	r3, r1
 8000f44:	70fb      	strb	r3, [r7, #3]
    if (link == NULL) return;
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d015      	beq.n	8000f78 <gkl_fail+0x3e>
    link->last_error = err;
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	78fa      	ldrb	r2, [r7, #3]
 8000f50:	715a      	strb	r2, [r3, #5]
    if (link->consecutive_fail < 255u) link->consecutive_fail++;
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	799b      	ldrb	r3, [r3, #6]
 8000f56:	b2db      	uxtb	r3, r3
 8000f58:	2bff      	cmp	r3, #255	@ 0xff
 8000f5a:	d006      	beq.n	8000f6a <gkl_fail+0x30>
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	799b      	ldrb	r3, [r3, #6]
 8000f60:	b2db      	uxtb	r3, r3
 8000f62:	3301      	adds	r3, #1
 8000f64:	b2da      	uxtb	r2, r3
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	719a      	strb	r2, [r3, #6]
    link->state = GKL_STATE_ERROR;
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	2204      	movs	r2, #4
 8000f6e:	711a      	strb	r2, [r3, #4]
    gkl_rx_reset(link);
 8000f70:	6878      	ldr	r0, [r7, #4]
 8000f72:	f7ff ffc3 	bl	8000efc <gkl_rx_reset>
 8000f76:	e000      	b.n	8000f7a <gkl_fail+0x40>
    if (link == NULL) return;
 8000f78:	bf00      	nop
}
 8000f7a:	3708      	adds	r7, #8
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	bd80      	pop	{r7, pc}

08000f80 <gkl_success>:

static void gkl_success(GKL_Link *link)
{
 8000f80:	b480      	push	{r7}
 8000f82:	b083      	sub	sp, #12
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
    if (link == NULL) return;
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d006      	beq.n	8000f9c <gkl_success+0x1c>
    link->last_error = GKL_OK;
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	2200      	movs	r2, #0
 8000f92:	715a      	strb	r2, [r3, #5]
    link->consecutive_fail = 0u;
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	2200      	movs	r2, #0
 8000f98:	719a      	strb	r2, [r3, #6]
 8000f9a:	e000      	b.n	8000f9e <gkl_success+0x1e>
    if (link == NULL) return;
 8000f9c:	bf00      	nop
}
 8000f9e:	370c      	adds	r7, #12
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa6:	4770      	bx	lr

08000fa8 <gkl_try_finalize_frame_if_complete>:

static void gkl_try_finalize_frame_if_complete(GKL_Link *link)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b084      	sub	sp, #16
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
    if (link == NULL) return;
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	f000 8086 	beq.w	80010c4 <gkl_try_finalize_frame_if_complete+0x11c>

    /* If expected length unknown -> can't finalize here */
    if (link->rx_expected_len == 0u) return;
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	f000 8082 	beq.w	80010c8 <gkl_try_finalize_frame_if_complete+0x120>
    if (link->rx_len < link->rx_expected_len) return;
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8000fca:	b2da      	uxtb	r2, r3
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8000fd2:	429a      	cmp	r2, r3
 8000fd4:	d37a      	bcc.n	80010cc <gkl_try_finalize_frame_if_complete+0x124>

    uint8_t len = link->rx_expected_len;
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8000fdc:	73fb      	strb	r3, [r7, #15]

    if (link->rx_buf[0] != GKL_STX)
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8000fe4:	2b02      	cmp	r3, #2
 8000fe6:	d004      	beq.n	8000ff2 <gkl_try_finalize_frame_if_complete+0x4a>
    {
        gkl_fail(link, GKL_ERR_FORMAT);
 8000fe8:	2105      	movs	r1, #5
 8000fea:	6878      	ldr	r0, [r7, #4]
 8000fec:	f7ff ffa5 	bl	8000f3a <gkl_fail>
        return;
 8000ff0:	e06d      	b.n	80010ce <gkl_try_finalize_frame_if_complete+0x126>
    }

    /* Validate checksum */
    uint8_t calc = gkl_checksum_xor(link->rx_buf, len);
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	333d      	adds	r3, #61	@ 0x3d
 8000ff6:	7bfa      	ldrb	r2, [r7, #15]
 8000ff8:	4611      	mov	r1, r2
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f7ff ff02 	bl	8000e04 <gkl_checksum_xor>
 8001000:	4603      	mov	r3, r0
 8001002:	73bb      	strb	r3, [r7, #14]
    uint8_t recv = link->rx_buf[len - 1u];
 8001004:	7bfb      	ldrb	r3, [r7, #15]
 8001006:	3b01      	subs	r3, #1
 8001008:	687a      	ldr	r2, [r7, #4]
 800100a:	4413      	add	r3, r2
 800100c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001010:	737b      	strb	r3, [r7, #13]
    if (calc != recv)
 8001012:	7bba      	ldrb	r2, [r7, #14]
 8001014:	7b7b      	ldrb	r3, [r7, #13]
 8001016:	429a      	cmp	r2, r3
 8001018:	d004      	beq.n	8001024 <gkl_try_finalize_frame_if_complete+0x7c>
    {
        gkl_fail(link, GKL_ERR_CRC);
 800101a:	2104      	movs	r1, #4
 800101c:	6878      	ldr	r0, [r7, #4]
 800101e:	f7ff ff8c 	bl	8000f3a <gkl_fail>
        return;
 8001022:	e054      	b.n	80010ce <gkl_try_finalize_frame_if_complete+0x126>
    }

    /* Validate response command (if set) */
    if (link->expected_resp_cmd != 0 && (char)link->rx_buf[3] != link->expected_resp_cmd)
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 800102a:	b2db      	uxtb	r3, r3
 800102c:	2b00      	cmp	r3, #0
 800102e:	d00d      	beq.n	800104c <gkl_try_finalize_frame_if_complete+0xa4>
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 800103c:	b2db      	uxtb	r3, r3
 800103e:	429a      	cmp	r2, r3
 8001040:	d004      	beq.n	800104c <gkl_try_finalize_frame_if_complete+0xa4>
    {
        gkl_fail(link, GKL_ERR_FORMAT);
 8001042:	2105      	movs	r1, #5
 8001044:	6878      	ldr	r0, [r7, #4]
 8001046:	f7ff ff78 	bl	8000f3a <gkl_fail>
        return;
 800104a:	e040      	b.n	80010ce <gkl_try_finalize_frame_if_complete+0x126>
    }

    /* Fill response */
    link->last_resp.ctrl = link->rx_buf[1];
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	f893 203e 	ldrb.w	r2, [r3, #62]	@ 0x3e
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	f883 2065 	strb.w	r2, [r3, #101]	@ 0x65
    link->last_resp.slave = link->rx_buf[2];
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	f893 203f 	ldrb.w	r2, [r3, #63]	@ 0x3f
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
    link->last_resp.cmd = (char)link->rx_buf[3];
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	f883 2067 	strb.w	r2, [r3, #103]	@ 0x67
    link->last_resp.checksum = recv;
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	7b7a      	ldrb	r2, [r7, #13]
 8001074:	f883 207f 	strb.w	r2, [r3, #127]	@ 0x7f

    uint8_t data_len = (uint8_t)(len - (1u + 2u + 1u + 1u));
 8001078:	7bfb      	ldrb	r3, [r7, #15]
 800107a:	3b05      	subs	r3, #5
 800107c:	733b      	strb	r3, [r7, #12]
    link->last_resp.data_len = data_len;
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	7b3a      	ldrb	r2, [r7, #12]
 8001082:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e
    if (data_len > 0u)
 8001086:	7b3b      	ldrb	r3, [r7, #12]
 8001088:	2b00      	cmp	r3, #0
 800108a:	d008      	beq.n	800109e <gkl_try_finalize_frame_if_complete+0xf6>
    {
        memcpy(link->last_resp.data, &link->rx_buf[4], data_len);
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	f103 0068 	add.w	r0, r3, #104	@ 0x68
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	3341      	adds	r3, #65	@ 0x41
 8001096:	7b3a      	ldrb	r2, [r7, #12]
 8001098:	4619      	mov	r1, r3
 800109a:	f017 fccf 	bl	8018a3c <memcpy>
    }

    link->resp_ready = 1u;
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	2201      	movs	r2, #1
 80010a2:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
    link->state = GKL_STATE_GOT_RESP;
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	2203      	movs	r2, #3
 80010aa:	711a      	strb	r2, [r3, #4]

    link->rx_total_frames++;
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010b0:	1c5a      	adds	r2, r3, #1
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	661a      	str	r2, [r3, #96]	@ 0x60

    gkl_success(link);
 80010b6:	6878      	ldr	r0, [r7, #4]
 80010b8:	f7ff ff62 	bl	8000f80 <gkl_success>
    gkl_rx_reset(link);
 80010bc:	6878      	ldr	r0, [r7, #4]
 80010be:	f7ff ff1d 	bl	8000efc <gkl_rx_reset>
 80010c2:	e004      	b.n	80010ce <gkl_try_finalize_frame_if_complete+0x126>
    if (link == NULL) return;
 80010c4:	bf00      	nop
 80010c6:	e002      	b.n	80010ce <gkl_try_finalize_frame_if_complete+0x126>
    if (link->rx_expected_len == 0u) return;
 80010c8:	bf00      	nop
 80010ca:	e000      	b.n	80010ce <gkl_try_finalize_frame_if_complete+0x126>
    if (link->rx_len < link->rx_expected_len) return;
 80010cc:	bf00      	nop
}
 80010ce:	3710      	adds	r7, #16
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bd80      	pop	{r7, pc}

080010d4 <GKL_Init>:

/* ===================== Public API ===================== */

void GKL_Init(GKL_Link *link, UART_HandleTypeDef *huart)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b082      	sub	sp, #8
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
 80010dc:	6039      	str	r1, [r7, #0]
    if (link == NULL) return;
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d04e      	beq.n	8001182 <GKL_Init+0xae>

    memset(link, 0, sizeof(*link));
 80010e4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80010e8:	2100      	movs	r1, #0
 80010ea:	6878      	ldr	r0, [r7, #4]
 80010ec:	f017 fc5e 	bl	80189ac <memset>
    link->huart = huart;
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	683a      	ldr	r2, [r7, #0]
 80010f4:	601a      	str	r2, [r3, #0]
    link->state = GKL_STATE_IDLE;
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	2200      	movs	r2, #0
 80010fa:	711a      	strb	r2, [r3, #4]
    link->last_error = GKL_OK;
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	2200      	movs	r2, #0
 8001100:	715a      	strb	r2, [r3, #5]
    link->consecutive_fail = 0u;
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	2200      	movs	r2, #0
 8001106:	719a      	strb	r2, [r3, #6]
    link->resp_ready = 0u;
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	2200      	movs	r2, #0
 800110c:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
    link->expected_resp_cmd = 0;
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	2200      	movs	r2, #0
 8001114:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    /* Raw RX log ring init */
    link->raw_rx_head = 0u;
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	2200      	movs	r2, #0
 800111c:	f8a3 228a 	strh.w	r2, [r3, #650]	@ 0x28a
    link->raw_rx_tail = 0u;
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	2200      	movs	r2, #0
 8001124:	f8a3 228c 	strh.w	r2, [r3, #652]	@ 0x28c
    link->raw_rx_overflow = 0u;
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	2200      	movs	r2, #0
 800112c:	f883 228e 	strb.w	r2, [r3, #654]	@ 0x28e

    /* UART error diagnostics */
    link->last_uart_error = 0u;
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	2200      	movs	r2, #0
 8001134:	f8c3 2290 	str.w	r2, [r3, #656]	@ 0x290
    link->uart_error_pending = 0u;
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	2200      	movs	r2, #0
 800113c:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294

    /* RX diagnostics */
    link->rx_seen_since_tx = 0u;
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	2200      	movs	r2, #0
 8001144:	f883 205a 	strb.w	r2, [r3, #90]	@ 0x5a
    link->last_rx_byte = 0u;
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	2200      	movs	r2, #0
 800114c:	f883 205b 	strb.w	r2, [r3, #91]	@ 0x5b
    link->rx_total_bytes = 0u;
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	2200      	movs	r2, #0
 8001154:	65da      	str	r2, [r3, #92]	@ 0x5c
    link->rx_total_frames = 0u;
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	2200      	movs	r2, #0
 800115a:	661a      	str	r2, [r3, #96]	@ 0x60

    gkl_rx_reset(link);
 800115c:	6878      	ldr	r0, [r7, #4]
 800115e:	f7ff fecd 	bl	8000efc <gkl_rx_reset>

    gkl_register_link(link);
 8001162:	6878      	ldr	r0, [r7, #4]
 8001164:	f7ff fd54 	bl	8000c10 <gkl_register_link>

    if (link->huart != NULL)
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	2b00      	cmp	r3, #0
 800116e:	d009      	beq.n	8001184 <GKL_Init+0xb0>
    {
        /* Start 1-byte RX interrupt stream (non-blocking, no DMA ring) */
        (void)HAL_UART_Receive_IT(link->huart, (uint8_t*)&link->rx_byte, 1u);
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	6818      	ldr	r0, [r3, #0]
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	333c      	adds	r3, #60	@ 0x3c
 8001178:	2201      	movs	r2, #1
 800117a:	4619      	mov	r1, r3
 800117c:	f010 fe64 	bl	8011e48 <HAL_UART_Receive_IT>
 8001180:	e000      	b.n	8001184 <GKL_Init+0xb0>
    if (link == NULL) return;
 8001182:	bf00      	nop
    }
}
 8001184:	3708      	adds	r7, #8
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}

0800118a <GKL_BuildFrame>:
                          char cmd,
                          const uint8_t *data,
                          uint8_t data_len,
                          uint8_t *out_bytes,
                          uint8_t *out_len)
{
 800118a:	b590      	push	{r4, r7, lr}
 800118c:	b085      	sub	sp, #20
 800118e:	af00      	add	r7, sp, #0
 8001190:	603b      	str	r3, [r7, #0]
 8001192:	4603      	mov	r3, r0
 8001194:	71fb      	strb	r3, [r7, #7]
 8001196:	460b      	mov	r3, r1
 8001198:	71bb      	strb	r3, [r7, #6]
 800119a:	4613      	mov	r3, r2
 800119c:	717b      	strb	r3, [r7, #5]
    if (out_bytes == NULL || out_len == NULL) return GKL_ERR_PARAM;
 800119e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d002      	beq.n	80011aa <GKL_BuildFrame+0x20>
 80011a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d101      	bne.n	80011ae <GKL_BuildFrame+0x24>
 80011aa:	2302      	movs	r3, #2
 80011ac:	e055      	b.n	800125a <GKL_BuildFrame+0xd0>
    if (data_len > GKL_MAX_DATA_LEN) return GKL_ERR_PARAM;
 80011ae:	f897 3020 	ldrb.w	r3, [r7, #32]
 80011b2:	2b16      	cmp	r3, #22
 80011b4:	d901      	bls.n	80011ba <GKL_BuildFrame+0x30>
 80011b6:	2302      	movs	r3, #2
 80011b8:	e04f      	b.n	800125a <GKL_BuildFrame+0xd0>

    uint8_t idx = 0u;
 80011ba:	2300      	movs	r3, #0
 80011bc:	73fb      	strb	r3, [r7, #15]
    out_bytes[idx++] = GKL_STX;
 80011be:	7bfb      	ldrb	r3, [r7, #15]
 80011c0:	1c5a      	adds	r2, r3, #1
 80011c2:	73fa      	strb	r2, [r7, #15]
 80011c4:	461a      	mov	r2, r3
 80011c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011c8:	4413      	add	r3, r2
 80011ca:	2202      	movs	r2, #2
 80011cc:	701a      	strb	r2, [r3, #0]
    out_bytes[idx++] = ctrl;
 80011ce:	7bfb      	ldrb	r3, [r7, #15]
 80011d0:	1c5a      	adds	r2, r3, #1
 80011d2:	73fa      	strb	r2, [r7, #15]
 80011d4:	461a      	mov	r2, r3
 80011d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011d8:	4413      	add	r3, r2
 80011da:	79fa      	ldrb	r2, [r7, #7]
 80011dc:	701a      	strb	r2, [r3, #0]
    out_bytes[idx++] = slave;
 80011de:	7bfb      	ldrb	r3, [r7, #15]
 80011e0:	1c5a      	adds	r2, r3, #1
 80011e2:	73fa      	strb	r2, [r7, #15]
 80011e4:	461a      	mov	r2, r3
 80011e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011e8:	4413      	add	r3, r2
 80011ea:	79ba      	ldrb	r2, [r7, #6]
 80011ec:	701a      	strb	r2, [r3, #0]
    out_bytes[idx++] = (uint8_t)cmd;
 80011ee:	7bfb      	ldrb	r3, [r7, #15]
 80011f0:	1c5a      	adds	r2, r3, #1
 80011f2:	73fa      	strb	r2, [r7, #15]
 80011f4:	461a      	mov	r2, r3
 80011f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011f8:	4413      	add	r3, r2
 80011fa:	797a      	ldrb	r2, [r7, #5]
 80011fc:	701a      	strb	r2, [r3, #0]

    if (data_len > 0u)
 80011fe:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001202:	2b00      	cmp	r3, #0
 8001204:	d012      	beq.n	800122c <GKL_BuildFrame+0xa2>
    {
        if (data == NULL) return GKL_ERR_PARAM;
 8001206:	683b      	ldr	r3, [r7, #0]
 8001208:	2b00      	cmp	r3, #0
 800120a:	d101      	bne.n	8001210 <GKL_BuildFrame+0x86>
 800120c:	2302      	movs	r3, #2
 800120e:	e024      	b.n	800125a <GKL_BuildFrame+0xd0>
        memcpy(&out_bytes[idx], data, data_len);
 8001210:	7bfb      	ldrb	r3, [r7, #15]
 8001212:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001214:	4413      	add	r3, r2
 8001216:	f897 2020 	ldrb.w	r2, [r7, #32]
 800121a:	6839      	ldr	r1, [r7, #0]
 800121c:	4618      	mov	r0, r3
 800121e:	f017 fc0d 	bl	8018a3c <memcpy>
        idx = (uint8_t)(idx + data_len);
 8001222:	7bfa      	ldrb	r2, [r7, #15]
 8001224:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001228:	4413      	add	r3, r2
 800122a:	73fb      	strb	r3, [r7, #15]
    }

    /* checksum placeholder */
    out_bytes[idx++] = 0u;
 800122c:	7bfb      	ldrb	r3, [r7, #15]
 800122e:	1c5a      	adds	r2, r3, #1
 8001230:	73fa      	strb	r2, [r7, #15]
 8001232:	461a      	mov	r2, r3
 8001234:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001236:	4413      	add	r3, r2
 8001238:	2200      	movs	r2, #0
 800123a:	701a      	strb	r2, [r3, #0]
    out_bytes[idx - 1u] = gkl_checksum_xor(out_bytes, idx);
 800123c:	7bfb      	ldrb	r3, [r7, #15]
 800123e:	3b01      	subs	r3, #1
 8001240:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001242:	18d4      	adds	r4, r2, r3
 8001244:	7bfb      	ldrb	r3, [r7, #15]
 8001246:	4619      	mov	r1, r3
 8001248:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800124a:	f7ff fddb 	bl	8000e04 <gkl_checksum_xor>
 800124e:	4603      	mov	r3, r0
 8001250:	7023      	strb	r3, [r4, #0]

    *out_len = idx;
 8001252:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001254:	7bfa      	ldrb	r2, [r7, #15]
 8001256:	701a      	strb	r2, [r3, #0]
    return GKL_OK;
 8001258:	2300      	movs	r3, #0
}
 800125a:	4618      	mov	r0, r3
 800125c:	3714      	adds	r7, #20
 800125e:	46bd      	mov	sp, r7
 8001260:	bd90      	pop	{r4, r7, pc}

08001262 <GKL_Send>:
                    uint8_t slave,
                    char cmd,
                    const uint8_t *data,
                    uint8_t data_len,
                    char expected_resp_cmd)
{
 8001262:	b590      	push	{r4, r7, lr}
 8001264:	b089      	sub	sp, #36	@ 0x24
 8001266:	af04      	add	r7, sp, #16
 8001268:	6078      	str	r0, [r7, #4]
 800126a:	4608      	mov	r0, r1
 800126c:	4611      	mov	r1, r2
 800126e:	461a      	mov	r2, r3
 8001270:	4603      	mov	r3, r0
 8001272:	70fb      	strb	r3, [r7, #3]
 8001274:	460b      	mov	r3, r1
 8001276:	70bb      	strb	r3, [r7, #2]
 8001278:	4613      	mov	r3, r2
 800127a:	707b      	strb	r3, [r7, #1]
    if (link == NULL || link->huart == NULL) return GKL_ERR_PARAM;
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	2b00      	cmp	r3, #0
 8001280:	d003      	beq.n	800128a <GKL_Send+0x28>
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	2b00      	cmp	r3, #0
 8001288:	d101      	bne.n	800128e <GKL_Send+0x2c>
 800128a:	2302      	movs	r3, #2
 800128c:	e094      	b.n	80013b8 <GKL_Send+0x156>
    if (data_len > GKL_MAX_DATA_LEN) return GKL_ERR_PARAM;
 800128e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001292:	2b16      	cmp	r3, #22
 8001294:	d901      	bls.n	800129a <GKL_Send+0x38>
 8001296:	2302      	movs	r3, #2
 8001298:	e08e      	b.n	80013b8 <GKL_Send+0x156>

    /* Only one in-flight request per link */
    if (link->state != GKL_STATE_IDLE && link->state != GKL_STATE_GOT_RESP && link->state != GKL_STATE_ERROR)
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	791b      	ldrb	r3, [r3, #4]
 800129e:	b2db      	uxtb	r3, r3
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d00b      	beq.n	80012bc <GKL_Send+0x5a>
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	791b      	ldrb	r3, [r3, #4]
 80012a8:	b2db      	uxtb	r3, r3
 80012aa:	2b03      	cmp	r3, #3
 80012ac:	d006      	beq.n	80012bc <GKL_Send+0x5a>
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	791b      	ldrb	r3, [r3, #4]
 80012b2:	b2db      	uxtb	r3, r3
 80012b4:	2b04      	cmp	r3, #4
 80012b6:	d001      	beq.n	80012bc <GKL_Send+0x5a>
    {
        return GKL_ERR_BUSY;
 80012b8:	2301      	movs	r3, #1
 80012ba:	e07d      	b.n	80013b8 <GKL_Send+0x156>
    }

    /* Clear previous response */
    link->resp_ready = 0u;
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	2200      	movs	r2, #0
 80012c0:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
    memset(&link->last_resp, 0, sizeof(link->last_resp));
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	3365      	adds	r3, #101	@ 0x65
 80012c8:	221b      	movs	r2, #27
 80012ca:	2100      	movs	r1, #0
 80012cc:	4618      	mov	r0, r3
 80012ce:	f017 fb6d 	bl	80189ac <memset>

    /* Reset RX buffer/timestamps for this exchange (IMPORTANT: do it BEFORE setting rx_expected_len) */
    gkl_rx_reset(link);
 80012d2:	6878      	ldr	r0, [r7, #4]
 80012d4:	f7ff fe12 	bl	8000efc <gkl_rx_reset>

    /* Reset RX diagnostics for this exchange */
    link->rx_seen_since_tx = 0u;
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	2200      	movs	r2, #0
 80012dc:	f883 205a 	strb.w	r2, [r3, #90]	@ 0x5a
    link->last_rx_byte = 0u;
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	2200      	movs	r2, #0
 80012e4:	f883 205b 	strb.w	r2, [r3, #91]	@ 0x5b
    link->last_uart_error = 0u;
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	2200      	movs	r2, #0
 80012ec:	f8c3 2290 	str.w	r2, [r3, #656]	@ 0x290

    /* Store expected response command and pre-calc expected response length if known */
    link->expected_resp_cmd = expected_resp_cmd;
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80012f6:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    uint8_t resp_data_len = gkl_resp_data_len_for_cmd(expected_resp_cmd);
 80012fa:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80012fe:	4618      	mov	r0, r3
 8001300:	f7ff fdaa 	bl	8000e58 <gkl_resp_data_len_for_cmd>
 8001304:	4603      	mov	r3, r0
 8001306:	73fb      	strb	r3, [r7, #15]
    if (resp_data_len != 0xFFu)
 8001308:	7bfb      	ldrb	r3, [r7, #15]
 800130a:	2bff      	cmp	r3, #255	@ 0xff
 800130c:	d006      	beq.n	800131c <GKL_Send+0xba>
    {
        link->rx_expected_len = (uint8_t)(1u + 2u + 1u + resp_data_len + 1u);
 800130e:	7bfb      	ldrb	r3, [r7, #15]
 8001310:	3305      	adds	r3, #5
 8001312:	b2da      	uxtb	r2, r3
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 800131a:	e003      	b.n	8001324 <GKL_Send+0xc2>
    }
    else
    {
        link->rx_expected_len = 0u;
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	2200      	movs	r2, #0
 8001320:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
    }

    /* Build TX frame */
    uint8_t out_len = 0u;
 8001324:	2300      	movs	r3, #0
 8001326:	737b      	strb	r3, [r7, #13]
    GKL_Result br = GKL_BuildFrame(ctrl, slave, cmd, data, data_len, link->tx_buf, &out_len);
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	3320      	adds	r3, #32
 800132c:	787c      	ldrb	r4, [r7, #1]
 800132e:	78b9      	ldrb	r1, [r7, #2]
 8001330:	78f8      	ldrb	r0, [r7, #3]
 8001332:	f107 020d 	add.w	r2, r7, #13
 8001336:	9202      	str	r2, [sp, #8]
 8001338:	9301      	str	r3, [sp, #4]
 800133a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800133e:	9300      	str	r3, [sp, #0]
 8001340:	6a3b      	ldr	r3, [r7, #32]
 8001342:	4622      	mov	r2, r4
 8001344:	f7ff ff21 	bl	800118a <GKL_BuildFrame>
 8001348:	4603      	mov	r3, r0
 800134a:	73bb      	strb	r3, [r7, #14]
    if (br != GKL_OK) return br;
 800134c:	7bbb      	ldrb	r3, [r7, #14]
 800134e:	2b00      	cmp	r3, #0
 8001350:	d001      	beq.n	8001356 <GKL_Send+0xf4>
 8001352:	7bbb      	ldrb	r3, [r7, #14]
 8001354:	e030      	b.n	80013b8 <GKL_Send+0x156>
    link->tx_len = out_len;
 8001356:	7b7a      	ldrb	r2, [r7, #13]
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b

    /* Clean DCache before DMA reads tx_buf */
    dcache_clean_by_addr(link->tx_buf, link->tx_len);
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	f103 0220 	add.w	r2, r3, #32
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800136a:	4619      	mov	r1, r3
 800136c:	4610      	mov	r0, r2
 800136e:	f7ff fcfd 	bl	8000d6c <dcache_clean_by_addr>

    if (HAL_UART_Transmit_DMA(link->huart, (uint8_t*)link->tx_buf, link->tx_len) != HAL_OK)
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	6818      	ldr	r0, [r3, #0]
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	f103 0120 	add.w	r1, r3, #32
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 8001382:	461a      	mov	r2, r3
 8001384:	f010 fdac 	bl	8011ee0 <HAL_UART_Transmit_DMA>
 8001388:	4603      	mov	r3, r0
 800138a:	2b00      	cmp	r3, #0
 800138c:	d010      	beq.n	80013b0 <GKL_Send+0x14e>
    {
        link->last_error = GKL_ERR_UART;
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	2206      	movs	r2, #6
 8001392:	715a      	strb	r2, [r3, #5]
        if (link->consecutive_fail < 255u) link->consecutive_fail++;
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	799b      	ldrb	r3, [r3, #6]
 8001398:	b2db      	uxtb	r3, r3
 800139a:	2bff      	cmp	r3, #255	@ 0xff
 800139c:	d006      	beq.n	80013ac <GKL_Send+0x14a>
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	799b      	ldrb	r3, [r3, #6]
 80013a2:	b2db      	uxtb	r3, r3
 80013a4:	3301      	adds	r3, #1
 80013a6:	b2da      	uxtb	r2, r3
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	719a      	strb	r2, [r3, #6]
        return GKL_ERR_UART;
 80013ac:	2306      	movs	r3, #6
 80013ae:	e003      	b.n	80013b8 <GKL_Send+0x156>
    }

    link->state = GKL_STATE_TX_DMA;
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	2201      	movs	r2, #1
 80013b4:	711a      	strb	r2, [r3, #4]
    return GKL_OK;
 80013b6:	2300      	movs	r3, #0
}
 80013b8:	4618      	mov	r0, r3
 80013ba:	3714      	adds	r7, #20
 80013bc:	46bd      	mov	sp, r7
 80013be:	bd90      	pop	{r4, r7, pc}

080013c0 <GKL_HasResponse>:


bool GKL_HasResponse(GKL_Link *link)
{
 80013c0:	b480      	push	{r7}
 80013c2:	b083      	sub	sp, #12
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
    if (link == NULL) return false;
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d101      	bne.n	80013d2 <GKL_HasResponse+0x12>
 80013ce:	2300      	movs	r3, #0
 80013d0:	e008      	b.n	80013e4 <GKL_HasResponse+0x24>
    return (link->resp_ready != 0u);
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
 80013d8:	b2db      	uxtb	r3, r3
 80013da:	2b00      	cmp	r3, #0
 80013dc:	bf14      	ite	ne
 80013de:	2301      	movne	r3, #1
 80013e0:	2300      	moveq	r3, #0
 80013e2:	b2db      	uxtb	r3, r3
}
 80013e4:	4618      	mov	r0, r3
 80013e6:	370c      	adds	r7, #12
 80013e8:	46bd      	mov	sp, r7
 80013ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ee:	4770      	bx	lr

080013f0 <GKL_GetResponse>:

bool GKL_GetResponse(GKL_Link *link, GKL_Frame *out)
{
 80013f0:	b4b0      	push	{r4, r5, r7}
 80013f2:	b083      	sub	sp, #12
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
 80013f8:	6039      	str	r1, [r7, #0]
    if (link == NULL || out == NULL) return false;
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d002      	beq.n	8001406 <GKL_GetResponse+0x16>
 8001400:	683b      	ldr	r3, [r7, #0]
 8001402:	2b00      	cmp	r3, #0
 8001404:	d101      	bne.n	800140a <GKL_GetResponse+0x1a>
 8001406:	2300      	movs	r3, #0
 8001408:	e026      	b.n	8001458 <GKL_GetResponse+0x68>
    if (link->resp_ready == 0u) return false;
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
 8001410:	b2db      	uxtb	r3, r3
 8001412:	2b00      	cmp	r3, #0
 8001414:	d101      	bne.n	800141a <GKL_GetResponse+0x2a>
 8001416:	2300      	movs	r3, #0
 8001418:	e01e      	b.n	8001458 <GKL_GetResponse+0x68>
  __ASM volatile ("cpsid i" : : : "memory");
 800141a:	b672      	cpsid	i
}
 800141c:	bf00      	nop

    __disable_irq();
    *out = link->last_resp;
 800141e:	683a      	ldr	r2, [r7, #0]
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	3365      	adds	r3, #101	@ 0x65
 8001424:	6818      	ldr	r0, [r3, #0]
 8001426:	6859      	ldr	r1, [r3, #4]
 8001428:	689d      	ldr	r5, [r3, #8]
 800142a:	68dc      	ldr	r4, [r3, #12]
 800142c:	6010      	str	r0, [r2, #0]
 800142e:	6051      	str	r1, [r2, #4]
 8001430:	6095      	str	r5, [r2, #8]
 8001432:	60d4      	str	r4, [r2, #12]
 8001434:	6918      	ldr	r0, [r3, #16]
 8001436:	6959      	ldr	r1, [r3, #20]
 8001438:	6110      	str	r0, [r2, #16]
 800143a:	6151      	str	r1, [r2, #20]
 800143c:	8b19      	ldrh	r1, [r3, #24]
 800143e:	7e9b      	ldrb	r3, [r3, #26]
 8001440:	8311      	strh	r1, [r2, #24]
 8001442:	7693      	strb	r3, [r2, #26]
    link->resp_ready = 0u;
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	2200      	movs	r2, #0
 8001448:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
    link->state = GKL_STATE_IDLE;
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	2200      	movs	r2, #0
 8001450:	711a      	strb	r2, [r3, #4]
  __ASM volatile ("cpsie i" : : : "memory");
 8001452:	b662      	cpsie	i
}
 8001454:	bf00      	nop
    __enable_irq();

    return true;
 8001456:	2301      	movs	r3, #1
}
 8001458:	4618      	mov	r0, r3
 800145a:	370c      	adds	r7, #12
 800145c:	46bd      	mov	sp, r7
 800145e:	bcb0      	pop	{r4, r5, r7}
 8001460:	4770      	bx	lr

08001462 <GKL_GetStats>:

GKL_Stats GKL_GetStats(GKL_Link *link)
{
 8001462:	b490      	push	{r4, r7}
 8001464:	b086      	sub	sp, #24
 8001466:	af00      	add	r7, sp, #0
 8001468:	6078      	str	r0, [r7, #4]
 800146a:	6039      	str	r1, [r7, #0]
    GKL_Stats st;
    st.consecutive_fail = 0u;
 800146c:	2300      	movs	r3, #0
 800146e:	723b      	strb	r3, [r7, #8]
    st.last_error = GKL_ERR_PARAM;
 8001470:	2302      	movs	r3, #2
 8001472:	727b      	strb	r3, [r7, #9]
    st.state = GKL_STATE_ERROR;
 8001474:	2304      	movs	r3, #4
 8001476:	72bb      	strb	r3, [r7, #10]

    st.rx_seen_since_tx = 0u;
 8001478:	2300      	movs	r3, #0
 800147a:	72fb      	strb	r3, [r7, #11]
    st.last_rx_byte = 0u;
 800147c:	2300      	movs	r3, #0
 800147e:	733b      	strb	r3, [r7, #12]
    st.rx_len = 0u;
 8001480:	2300      	movs	r3, #0
 8001482:	737b      	strb	r3, [r7, #13]
    st.rx_total_bytes = 0u;
 8001484:	2300      	movs	r3, #0
 8001486:	613b      	str	r3, [r7, #16]
    st.rx_total_frames = 0u;
 8001488:	2300      	movs	r3, #0
 800148a:	617b      	str	r3, [r7, #20]

    if (link == NULL)
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	2b00      	cmp	r3, #0
 8001490:	d107      	bne.n	80014a2 <GKL_GetStats+0x40>
    {
        return st;
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	461c      	mov	r4, r3
 8001496:	f107 0308 	add.w	r3, r7, #8
 800149a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800149c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80014a0:	e027      	b.n	80014f2 <GKL_GetStats+0x90>
    }

    st.consecutive_fail = link->consecutive_fail;
 80014a2:	683b      	ldr	r3, [r7, #0]
 80014a4:	799b      	ldrb	r3, [r3, #6]
 80014a6:	b2db      	uxtb	r3, r3
 80014a8:	723b      	strb	r3, [r7, #8]
    st.last_error = link->last_error;
 80014aa:	683b      	ldr	r3, [r7, #0]
 80014ac:	795b      	ldrb	r3, [r3, #5]
 80014ae:	b2db      	uxtb	r3, r3
 80014b0:	727b      	strb	r3, [r7, #9]
    st.state = link->state;
 80014b2:	683b      	ldr	r3, [r7, #0]
 80014b4:	791b      	ldrb	r3, [r3, #4]
 80014b6:	b2db      	uxtb	r3, r3
 80014b8:	72bb      	strb	r3, [r7, #10]

    st.rx_seen_since_tx = link->rx_seen_since_tx;
 80014ba:	683b      	ldr	r3, [r7, #0]
 80014bc:	f893 305a 	ldrb.w	r3, [r3, #90]	@ 0x5a
 80014c0:	b2db      	uxtb	r3, r3
 80014c2:	72fb      	strb	r3, [r7, #11]
    st.last_rx_byte = link->last_rx_byte;
 80014c4:	683b      	ldr	r3, [r7, #0]
 80014c6:	f893 305b 	ldrb.w	r3, [r3, #91]	@ 0x5b
 80014ca:	b2db      	uxtb	r3, r3
 80014cc:	733b      	strb	r3, [r7, #12]
    st.rx_len = link->rx_len;
 80014ce:	683b      	ldr	r3, [r7, #0]
 80014d0:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80014d4:	b2db      	uxtb	r3, r3
 80014d6:	737b      	strb	r3, [r7, #13]
    st.rx_total_bytes = link->rx_total_bytes;
 80014d8:	683b      	ldr	r3, [r7, #0]
 80014da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80014dc:	613b      	str	r3, [r7, #16]
    st.rx_total_frames = link->rx_total_frames;
 80014de:	683b      	ldr	r3, [r7, #0]
 80014e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014e2:	617b      	str	r3, [r7, #20]
    return st;
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	461c      	mov	r4, r3
 80014e8:	f107 0308 	add.w	r3, r7, #8
 80014ec:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80014ee:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 80014f2:	6878      	ldr	r0, [r7, #4]
 80014f4:	3718      	adds	r7, #24
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bc90      	pop	{r4, r7}
 80014fa:	4770      	bx	lr

080014fc <GKL_Task>:

void GKL_Task(GKL_Link *link)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b084      	sub	sp, #16
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
    if (link == NULL || link->huart == NULL) return;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	2b00      	cmp	r3, #0
 8001508:	d02f      	beq.n	800156a <GKL_Task+0x6e>
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	2b00      	cmp	r3, #0
 8001510:	d02b      	beq.n	800156a <GKL_Task+0x6e>
    uint32_t now = HAL_GetTick();
 8001512:	f005 f949 	bl	80067a8 <HAL_GetTick>
 8001516:	60f8      	str	r0, [r7, #12]

    /* Inter-byte timeout (tif) */
    if (link->rx_len > 0u)
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800151e:	b2db      	uxtb	r3, r3
 8001520:	2b00      	cmp	r3, #0
 8001522:	d009      	beq.n	8001538 <GKL_Task+0x3c>
    {
        if ((now - link->last_rx_byte_ms) > (uint32_t)GKL_INTERBYTE_TIMEOUT_MS)
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800152a:	68fa      	ldr	r2, [r7, #12]
 800152c:	1ad3      	subs	r3, r2, r3
 800152e:	2b0a      	cmp	r3, #10
 8001530:	d902      	bls.n	8001538 <GKL_Task+0x3c>
        {
            gkl_rx_reset(link);
 8001532:	6878      	ldr	r0, [r7, #4]
 8001534:	f7ff fce2 	bl	8000efc <gkl_rx_reset>
        }
    }

    /* Response timeout (ts) */
    if (link->state == GKL_STATE_WAIT_RESP)
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	791b      	ldrb	r3, [r3, #4]
 800153c:	b2db      	uxtb	r3, r3
 800153e:	2b02      	cmp	r3, #2
 8001540:	d10a      	bne.n	8001558 <GKL_Task+0x5c>
    {
        if ((now - link->tx_done_ms) > (uint32_t)GKL_RESP_TIMEOUT_MS)
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001548:	68fa      	ldr	r2, [r7, #12]
 800154a:	1ad3      	subs	r3, r2, r3
 800154c:	2b64      	cmp	r3, #100	@ 0x64
 800154e:	d903      	bls.n	8001558 <GKL_Task+0x5c>
        {
            gkl_fail(link, GKL_ERR_TIMEOUT);
 8001550:	2103      	movs	r1, #3
 8001552:	6878      	ldr	r0, [r7, #4]
 8001554:	f7ff fcf1 	bl	8000f3a <gkl_fail>
        }
    }

    /* Auto-clear error to avoid blocking application */
    if (link->state == GKL_STATE_ERROR)
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	791b      	ldrb	r3, [r3, #4]
 800155c:	b2db      	uxtb	r3, r3
 800155e:	2b04      	cmp	r3, #4
 8001560:	d104      	bne.n	800156c <GKL_Task+0x70>
    {
        link->state = GKL_STATE_IDLE;
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	2200      	movs	r2, #0
 8001566:	711a      	strb	r2, [r3, #4]
 8001568:	e000      	b.n	800156c <GKL_Task+0x70>
    if (link == NULL || link->huart == NULL) return;
 800156a:	bf00      	nop
    }
}
 800156c:	3710      	adds	r7, #16
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}

08001572 <GKL_Global_UART_TxCpltCallback>:

/* ===================== HAL callback dispatcher ===================== */

void GKL_Global_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001572:	b580      	push	{r7, lr}
 8001574:	b084      	sub	sp, #16
 8001576:	af00      	add	r7, sp, #0
 8001578:	6078      	str	r0, [r7, #4]
    GKL_Link *link = gkl_find_by_huart(huart);
 800157a:	6878      	ldr	r0, [r7, #4]
 800157c:	f7ff fb92 	bl	8000ca4 <gkl_find_by_huart>
 8001580:	60f8      	str	r0, [r7, #12]
    if (link == NULL) return;
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	2b00      	cmp	r3, #0
 8001586:	d009      	beq.n	800159c <GKL_Global_UART_TxCpltCallback+0x2a>

    link->tx_done_ms = HAL_GetTick();
 8001588:	f005 f90e 	bl	80067a8 <HAL_GetTick>
 800158c:	4602      	mov	r2, r0
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    link->state = GKL_STATE_WAIT_RESP;
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	2202      	movs	r2, #2
 8001598:	711a      	strb	r2, [r3, #4]
 800159a:	e000      	b.n	800159e <GKL_Global_UART_TxCpltCallback+0x2c>
    if (link == NULL) return;
 800159c:	bf00      	nop
}
 800159e:	3710      	adds	r7, #16
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bd80      	pop	{r7, pc}

080015a4 <GKL_Global_UART_RxCpltCallback>:

void GKL_Global_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b086      	sub	sp, #24
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
    GKL_Link *link = gkl_find_by_huart(huart);
 80015ac:	6878      	ldr	r0, [r7, #4]
 80015ae:	f7ff fb79 	bl	8000ca4 <gkl_find_by_huart>
 80015b2:	6178      	str	r0, [r7, #20]
    if (link == NULL) return;
 80015b4:	697b      	ldr	r3, [r7, #20]
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d04d      	beq.n	8001656 <GKL_Global_UART_RxCpltCallback+0xb2>

    uint32_t now = HAL_GetTick();
 80015ba:	f005 f8f5 	bl	80067a8 <HAL_GetTick>
 80015be:	6138      	str	r0, [r7, #16]
    uint8_t b = link->rx_byte;
 80015c0:	697b      	ldr	r3, [r7, #20]
 80015c2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80015c6:	73fb      	strb	r3, [r7, #15]

    /* Log EVERY received byte (even garbage/out-of-frame) */
    gkl_raw_rx_push(link, b);
 80015c8:	7bfb      	ldrb	r3, [r7, #15]
 80015ca:	4619      	mov	r1, r3
 80015cc:	6978      	ldr	r0, [r7, #20]
 80015ce:	f7ff fb9b 	bl	8000d08 <gkl_raw_rx_push>

    link->last_rx_byte_ms = now;
 80015d2:	697b      	ldr	r3, [r7, #20]
 80015d4:	693a      	ldr	r2, [r7, #16]
 80015d6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* RX diagnostics */
    link->rx_seen_since_tx = 1u;
 80015da:	697b      	ldr	r3, [r7, #20]
 80015dc:	2201      	movs	r2, #1
 80015de:	f883 205a 	strb.w	r2, [r3, #90]	@ 0x5a
    link->last_rx_byte = b;
 80015e2:	697b      	ldr	r3, [r7, #20]
 80015e4:	7bfa      	ldrb	r2, [r7, #15]
 80015e6:	f883 205b 	strb.w	r2, [r3, #91]	@ 0x5b
    link->rx_total_bytes++;
 80015ea:	697b      	ldr	r3, [r7, #20]
 80015ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80015ee:	1c5a      	adds	r2, r3, #1
 80015f0:	697b      	ldr	r3, [r7, #20]
 80015f2:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (link->rx_len == 0u)
 80015f4:	697b      	ldr	r3, [r7, #20]
 80015f6:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80015fa:	b2db      	uxtb	r3, r3
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d102      	bne.n	8001606 <GKL_Global_UART_RxCpltCallback+0x62>
    {
        /* Wait for STX */
        if (b != GKL_STX)
 8001600:	7bfb      	ldrb	r3, [r7, #15]
 8001602:	2b02      	cmp	r3, #2
 8001604:	d11d      	bne.n	8001642 <GKL_Global_UART_RxCpltCallback+0x9e>
        {
            goto rearm;
        }
    }

    if (link->rx_len < GKL_MAX_FRAME_LEN)
 8001606:	697b      	ldr	r3, [r7, #20]
 8001608:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800160c:	b2db      	uxtb	r3, r3
 800160e:	2b1a      	cmp	r3, #26
 8001610:	d812      	bhi.n	8001638 <GKL_Global_UART_RxCpltCallback+0x94>
    {
        link->rx_buf[link->rx_len++] = b;
 8001612:	697b      	ldr	r3, [r7, #20]
 8001614:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8001618:	b2db      	uxtb	r3, r3
 800161a:	1c5a      	adds	r2, r3, #1
 800161c:	b2d1      	uxtb	r1, r2
 800161e:	697a      	ldr	r2, [r7, #20]
 8001620:	f882 1059 	strb.w	r1, [r2, #89]	@ 0x59
 8001624:	461a      	mov	r2, r3
 8001626:	697b      	ldr	r3, [r7, #20]
 8001628:	4413      	add	r3, r2
 800162a:	7bfa      	ldrb	r2, [r7, #15]
 800162c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    {
        gkl_fail(link, GKL_ERR_FORMAT);
        goto rearm;
    }

    gkl_try_finalize_frame_if_complete(link);
 8001630:	6978      	ldr	r0, [r7, #20]
 8001632:	f7ff fcb9 	bl	8000fa8 <gkl_try_finalize_frame_if_complete>
 8001636:	e005      	b.n	8001644 <GKL_Global_UART_RxCpltCallback+0xa0>
        gkl_fail(link, GKL_ERR_FORMAT);
 8001638:	2105      	movs	r1, #5
 800163a:	6978      	ldr	r0, [r7, #20]
 800163c:	f7ff fc7d 	bl	8000f3a <gkl_fail>
        goto rearm;
 8001640:	e000      	b.n	8001644 <GKL_Global_UART_RxCpltCallback+0xa0>
            goto rearm;
 8001642:	bf00      	nop

rearm:
    (void)HAL_UART_Receive_IT(link->huart, (uint8_t*)&link->rx_byte, 1u);
 8001644:	697b      	ldr	r3, [r7, #20]
 8001646:	6818      	ldr	r0, [r3, #0]
 8001648:	697b      	ldr	r3, [r7, #20]
 800164a:	333c      	adds	r3, #60	@ 0x3c
 800164c:	2201      	movs	r2, #1
 800164e:	4619      	mov	r1, r3
 8001650:	f010 fbfa 	bl	8011e48 <HAL_UART_Receive_IT>
 8001654:	e000      	b.n	8001658 <GKL_Global_UART_RxCpltCallback+0xb4>
    if (link == NULL) return;
 8001656:	bf00      	nop
}
 8001658:	3718      	adds	r7, #24
 800165a:	46bd      	mov	sp, r7
 800165c:	bd80      	pop	{r7, pc}

0800165e <GKL_Global_UART_ErrorCallback>:

void GKL_Global_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800165e:	b580      	push	{r7, lr}
 8001660:	b084      	sub	sp, #16
 8001662:	af00      	add	r7, sp, #0
 8001664:	6078      	str	r0, [r7, #4]
    GKL_Link *link = gkl_find_by_huart(huart);
 8001666:	6878      	ldr	r0, [r7, #4]
 8001668:	f7ff fb1c 	bl	8000ca4 <gkl_find_by_huart>
 800166c:	60f8      	str	r0, [r7, #12]
    if (link == NULL) return;
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	2b00      	cmp	r3, #0
 8001672:	d04b      	beq.n	800170c <GKL_Global_UART_ErrorCallback+0xae>

    /* Save error code for diagnostics (printed from main loop) */
    link->last_uart_error = huart->ErrorCode;
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	f8c3 2290 	str.w	r2, [r3, #656]	@ 0x290
    link->uart_error_pending = 1u;
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	2201      	movs	r2, #1
 8001684:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294

    /* Try to grab a byte if it is sitting in RDR (framing/parity error cases) */
    if ((huart->Instance->ISR & USART_ISR_RXNE_RXFNE) != 0u)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	69db      	ldr	r3, [r3, #28]
 800168e:	f003 0320 	and.w	r3, r3, #32
 8001692:	2b00      	cmp	r3, #0
 8001694:	d008      	beq.n	80016a8 <GKL_Global_UART_ErrorCallback+0x4a>
    {
        uint8_t b = (uint8_t)(huart->Instance->RDR & 0xFFu);
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800169c:	72fb      	strb	r3, [r7, #11]
        gkl_raw_rx_push(link, b);
 800169e:	7afb      	ldrb	r3, [r7, #11]
 80016a0:	4619      	mov	r1, r3
 80016a2:	68f8      	ldr	r0, [r7, #12]
 80016a4:	f7ff fb30 	bl	8000d08 <gkl_raw_rx_push>
    }

    /* Clear UART error flags and restart RX */
    __HAL_UART_CLEAR_OREFLAG(huart);
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	2208      	movs	r2, #8
 80016ae:	621a      	str	r2, [r3, #32]
    __HAL_UART_CLEAR_FEFLAG(huart);
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	2202      	movs	r2, #2
 80016b6:	621a      	str	r2, [r3, #32]
    __HAL_UART_CLEAR_NEFLAG(huart);
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	2204      	movs	r2, #4
 80016be:	621a      	str	r2, [r3, #32]
    __HAL_UART_CLEAR_PEFLAG(huart);
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	2201      	movs	r2, #1
 80016c6:	621a      	str	r2, [r3, #32]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	2200      	movs	r2, #0
 80016cc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    link->last_error = GKL_ERR_UART;
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	2206      	movs	r2, #6
 80016d4:	715a      	strb	r2, [r3, #5]
    if (link->consecutive_fail < 255u) link->consecutive_fail++;
 80016d6:	68fb      	ldr	r3, [r7, #12]
 80016d8:	799b      	ldrb	r3, [r3, #6]
 80016da:	b2db      	uxtb	r3, r3
 80016dc:	2bff      	cmp	r3, #255	@ 0xff
 80016de:	d006      	beq.n	80016ee <GKL_Global_UART_ErrorCallback+0x90>
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	799b      	ldrb	r3, [r3, #6]
 80016e4:	b2db      	uxtb	r3, r3
 80016e6:	3301      	adds	r3, #1
 80016e8:	b2da      	uxtb	r2, r3
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	719a      	strb	r2, [r3, #6]
    gkl_rx_reset(link);
 80016ee:	68f8      	ldr	r0, [r7, #12]
 80016f0:	f7ff fc04 	bl	8000efc <gkl_rx_reset>

    (void)HAL_UART_AbortReceive_IT(huart);
 80016f4:	6878      	ldr	r0, [r7, #4]
 80016f6:	f010 fc73 	bl	8011fe0 <HAL_UART_AbortReceive_IT>
    (void)HAL_UART_Receive_IT(link->huart, (uint8_t*)&link->rx_byte, 1u);
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	6818      	ldr	r0, [r3, #0]
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	333c      	adds	r3, #60	@ 0x3c
 8001702:	2201      	movs	r2, #1
 8001704:	4619      	mov	r1, r3
 8001706:	f010 fb9f 	bl	8011e48 <HAL_UART_Receive_IT>
 800170a:	e000      	b.n	800170e <GKL_Global_UART_ErrorCallback+0xb0>
    if (link == NULL) return;
 800170c:	bf00      	nop
}
 800170e:	3710      	adds	r7, #16
 8001710:	46bd      	mov	sp, r7
 8001712:	bd80      	pop	{r7, pc}

08001714 <GKL_GetAndClearUartError>:
    link->raw_rx_tail = tail;
    return n;
}

bool GKL_GetAndClearUartError(GKL_Link *link, uint32_t *out_error)
{
 8001714:	b480      	push	{r7}
 8001716:	b083      	sub	sp, #12
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
 800171c:	6039      	str	r1, [r7, #0]
    if (link == NULL || out_error == NULL) return false;
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	2b00      	cmp	r3, #0
 8001722:	d002      	beq.n	800172a <GKL_GetAndClearUartError+0x16>
 8001724:	683b      	ldr	r3, [r7, #0]
 8001726:	2b00      	cmp	r3, #0
 8001728:	d101      	bne.n	800172e <GKL_GetAndClearUartError+0x1a>
 800172a:	2300      	movs	r3, #0
 800172c:	e011      	b.n	8001752 <GKL_GetAndClearUartError+0x3e>
    if (link->uart_error_pending == 0u) return false;
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	f893 3294 	ldrb.w	r3, [r3, #660]	@ 0x294
 8001734:	b2db      	uxtb	r3, r3
 8001736:	2b00      	cmp	r3, #0
 8001738:	d101      	bne.n	800173e <GKL_GetAndClearUartError+0x2a>
 800173a:	2300      	movs	r3, #0
 800173c:	e009      	b.n	8001752 <GKL_GetAndClearUartError+0x3e>

    *out_error = link->last_uart_error;
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	f8d3 2290 	ldr.w	r2, [r3, #656]	@ 0x290
 8001744:	683b      	ldr	r3, [r7, #0]
 8001746:	601a      	str	r2, [r3, #0]
    link->uart_error_pending = 0u;
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	2200      	movs	r2, #0
 800174c:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294
    return true;
 8001750:	2301      	movs	r3, #1
}
 8001752:	4618      	mov	r0, r3
 8001754:	370c      	adds	r7, #12
 8001756:	46bd      	mov	sp, r7
 8001758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175c:	4770      	bx	lr
	...

08001760 <KEYBOARD_Init>:
static uint16_t ColPins[KEY_COLS] = {GPIO_PIN_11, GPIO_PIN_12, GPIO_PIN_13, GPIO_PIN_14};

static volatile char ActiveKey = 0;
static volatile uint8_t KeyReady = 0;

void KEYBOARD_Init(void) {
 8001760:	b580      	push	{r7, lr}
 8001762:	b082      	sub	sp, #8
 8001764:	af00      	add	r7, sp, #0
    // ,     High ()
    for(uint8_t r = 0; r < KEY_ROWS; r++) {
 8001766:	2300      	movs	r3, #0
 8001768:	71fb      	strb	r3, [r7, #7]
 800176a:	e00e      	b.n	800178a <KEYBOARD_Init+0x2a>
        HAL_GPIO_WritePin(RowPorts[r], RowPins[r], GPIO_PIN_SET);
 800176c:	79fb      	ldrb	r3, [r7, #7]
 800176e:	4a0b      	ldr	r2, [pc, #44]	@ (800179c <KEYBOARD_Init+0x3c>)
 8001770:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001774:	79fb      	ldrb	r3, [r7, #7]
 8001776:	4a0a      	ldr	r2, [pc, #40]	@ (80017a0 <KEYBOARD_Init+0x40>)
 8001778:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800177c:	2201      	movs	r2, #1
 800177e:	4619      	mov	r1, r3
 8001780:	f008 f9f4 	bl	8009b6c <HAL_GPIO_WritePin>
    for(uint8_t r = 0; r < KEY_ROWS; r++) {
 8001784:	79fb      	ldrb	r3, [r7, #7]
 8001786:	3301      	adds	r3, #1
 8001788:	71fb      	strb	r3, [r7, #7]
 800178a:	79fb      	ldrb	r3, [r7, #7]
 800178c:	2b04      	cmp	r3, #4
 800178e:	d9ed      	bls.n	800176c <KEYBOARD_Init+0xc>
    }
}
 8001790:	bf00      	nop
 8001792:	bf00      	nop
 8001794:	3708      	adds	r7, #8
 8001796:	46bd      	mov	sp, r7
 8001798:	bd80      	pop	{r7, pc}
 800179a:	bf00      	nop
 800179c:	24000000 	.word	0x24000000
 80017a0:	24000014 	.word	0x24000014

080017a4 <KEYBOARD_Scan_Process>:

/**
 *     .
 *   10   HAL_TIM_PeriodElapsedCallback.
 */
void KEYBOARD_Scan_Process(void) {
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b082      	sub	sp, #8
 80017a8:	af00      	add	r7, sp, #0
    static uint8_t debounce_timer = 0;
    static char candidate_key = 0;
    char current_detected = 0;
 80017aa:	2300      	movs	r3, #0
 80017ac:	71fb      	strb	r3, [r7, #7]

    // 1.   
    for (uint8_t r = 0; r < KEY_ROWS; r++) {
 80017ae:	2300      	movs	r3, #0
 80017b0:	71bb      	strb	r3, [r7, #6]
 80017b2:	e03e      	b.n	8001832 <KEYBOARD_Scan_Process+0x8e>
        HAL_GPIO_WritePin(RowPorts[r], RowPins[r], GPIO_PIN_RESET); //  
 80017b4:	79bb      	ldrb	r3, [r7, #6]
 80017b6:	4a3a      	ldr	r2, [pc, #232]	@ (80018a0 <KEYBOARD_Scan_Process+0xfc>)
 80017b8:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80017bc:	79bb      	ldrb	r3, [r7, #6]
 80017be:	4a39      	ldr	r2, [pc, #228]	@ (80018a4 <KEYBOARD_Scan_Process+0x100>)
 80017c0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80017c4:	2200      	movs	r2, #0
 80017c6:	4619      	mov	r1, r3
 80017c8:	f008 f9d0 	bl	8009b6c <HAL_GPIO_WritePin>

        for (uint8_t c = 0; c < KEY_COLS; c++) {
 80017cc:	2300      	movs	r3, #0
 80017ce:	717b      	strb	r3, [r7, #5]
 80017d0:	e01a      	b.n	8001808 <KEYBOARD_Scan_Process+0x64>
            if (HAL_GPIO_ReadPin(ColPorts[c], ColPins[c]) == GPIO_PIN_RESET) {
 80017d2:	797b      	ldrb	r3, [r7, #5]
 80017d4:	4a34      	ldr	r2, [pc, #208]	@ (80018a8 <KEYBOARD_Scan_Process+0x104>)
 80017d6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80017da:	797b      	ldrb	r3, [r7, #5]
 80017dc:	4933      	ldr	r1, [pc, #204]	@ (80018ac <KEYBOARD_Scan_Process+0x108>)
 80017de:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80017e2:	4619      	mov	r1, r3
 80017e4:	4610      	mov	r0, r2
 80017e6:	f008 f9a9 	bl	8009b3c <HAL_GPIO_ReadPin>
 80017ea:	4603      	mov	r3, r0
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d108      	bne.n	8001802 <KEYBOARD_Scan_Process+0x5e>
                current_detected = KeyMap[r][c];
 80017f0:	79ba      	ldrb	r2, [r7, #6]
 80017f2:	797b      	ldrb	r3, [r7, #5]
 80017f4:	492e      	ldr	r1, [pc, #184]	@ (80018b0 <KEYBOARD_Scan_Process+0x10c>)
 80017f6:	0092      	lsls	r2, r2, #2
 80017f8:	440a      	add	r2, r1
 80017fa:	4413      	add	r3, r2
 80017fc:	781b      	ldrb	r3, [r3, #0]
 80017fe:	71fb      	strb	r3, [r7, #7]
                break;
 8001800:	e005      	b.n	800180e <KEYBOARD_Scan_Process+0x6a>
        for (uint8_t c = 0; c < KEY_COLS; c++) {
 8001802:	797b      	ldrb	r3, [r7, #5]
 8001804:	3301      	adds	r3, #1
 8001806:	717b      	strb	r3, [r7, #5]
 8001808:	797b      	ldrb	r3, [r7, #5]
 800180a:	2b03      	cmp	r3, #3
 800180c:	d9e1      	bls.n	80017d2 <KEYBOARD_Scan_Process+0x2e>
            }
        }

        HAL_GPIO_WritePin(RowPorts[r], RowPins[r], GPIO_PIN_SET); //  
 800180e:	79bb      	ldrb	r3, [r7, #6]
 8001810:	4a23      	ldr	r2, [pc, #140]	@ (80018a0 <KEYBOARD_Scan_Process+0xfc>)
 8001812:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001816:	79bb      	ldrb	r3, [r7, #6]
 8001818:	4a22      	ldr	r2, [pc, #136]	@ (80018a4 <KEYBOARD_Scan_Process+0x100>)
 800181a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800181e:	2201      	movs	r2, #1
 8001820:	4619      	mov	r1, r3
 8001822:	f008 f9a3 	bl	8009b6c <HAL_GPIO_WritePin>
        if (current_detected) break;
 8001826:	79fb      	ldrb	r3, [r7, #7]
 8001828:	2b00      	cmp	r3, #0
 800182a:	d106      	bne.n	800183a <KEYBOARD_Scan_Process+0x96>
    for (uint8_t r = 0; r < KEY_ROWS; r++) {
 800182c:	79bb      	ldrb	r3, [r7, #6]
 800182e:	3301      	adds	r3, #1
 8001830:	71bb      	strb	r3, [r7, #6]
 8001832:	79bb      	ldrb	r3, [r7, #6]
 8001834:	2b04      	cmp	r3, #4
 8001836:	d9bd      	bls.n	80017b4 <KEYBOARD_Scan_Process+0x10>
 8001838:	e000      	b.n	800183c <KEYBOARD_Scan_Process+0x98>
        if (current_detected) break;
 800183a:	bf00      	nop
    }

    // 2.  
    if (current_detected != 0 && current_detected == candidate_key) {
 800183c:	79fb      	ldrb	r3, [r7, #7]
 800183e:	2b00      	cmp	r3, #0
 8001840:	d01d      	beq.n	800187e <KEYBOARD_Scan_Process+0xda>
 8001842:	4b1c      	ldr	r3, [pc, #112]	@ (80018b4 <KEYBOARD_Scan_Process+0x110>)
 8001844:	781b      	ldrb	r3, [r3, #0]
 8001846:	79fa      	ldrb	r2, [r7, #7]
 8001848:	429a      	cmp	r2, r3
 800184a:	d118      	bne.n	800187e <KEYBOARD_Scan_Process+0xda>
        if (++debounce_timer >= 3) { //  30 
 800184c:	4b1a      	ldr	r3, [pc, #104]	@ (80018b8 <KEYBOARD_Scan_Process+0x114>)
 800184e:	781b      	ldrb	r3, [r3, #0]
 8001850:	3301      	adds	r3, #1
 8001852:	b2da      	uxtb	r2, r3
 8001854:	4b18      	ldr	r3, [pc, #96]	@ (80018b8 <KEYBOARD_Scan_Process+0x114>)
 8001856:	701a      	strb	r2, [r3, #0]
 8001858:	4b17      	ldr	r3, [pc, #92]	@ (80018b8 <KEYBOARD_Scan_Process+0x114>)
 800185a:	781b      	ldrb	r3, [r3, #0]
 800185c:	2b02      	cmp	r3, #2
 800185e:	d91b      	bls.n	8001898 <KEYBOARD_Scan_Process+0xf4>
            if (!KeyReady) {
 8001860:	4b16      	ldr	r3, [pc, #88]	@ (80018bc <KEYBOARD_Scan_Process+0x118>)
 8001862:	781b      	ldrb	r3, [r3, #0]
 8001864:	b2db      	uxtb	r3, r3
 8001866:	2b00      	cmp	r3, #0
 8001868:	d105      	bne.n	8001876 <KEYBOARD_Scan_Process+0xd2>
                ActiveKey = current_detected;
 800186a:	4a15      	ldr	r2, [pc, #84]	@ (80018c0 <KEYBOARD_Scan_Process+0x11c>)
 800186c:	79fb      	ldrb	r3, [r7, #7]
 800186e:	7013      	strb	r3, [r2, #0]
                KeyReady = 1;
 8001870:	4b12      	ldr	r3, [pc, #72]	@ (80018bc <KEYBOARD_Scan_Process+0x118>)
 8001872:	2201      	movs	r2, #1
 8001874:	701a      	strb	r2, [r3, #0]
            }
            debounce_timer = 3;
 8001876:	4b10      	ldr	r3, [pc, #64]	@ (80018b8 <KEYBOARD_Scan_Process+0x114>)
 8001878:	2203      	movs	r2, #3
 800187a:	701a      	strb	r2, [r3, #0]
        if (++debounce_timer >= 3) { //  30 
 800187c:	e00c      	b.n	8001898 <KEYBOARD_Scan_Process+0xf4>
        }
    } else {
        debounce_timer = 0;
 800187e:	4b0e      	ldr	r3, [pc, #56]	@ (80018b8 <KEYBOARD_Scan_Process+0x114>)
 8001880:	2200      	movs	r2, #0
 8001882:	701a      	strb	r2, [r3, #0]
        candidate_key = current_detected;
 8001884:	4a0b      	ldr	r2, [pc, #44]	@ (80018b4 <KEYBOARD_Scan_Process+0x110>)
 8001886:	79fb      	ldrb	r3, [r7, #7]
 8001888:	7013      	strb	r3, [r2, #0]
        if (current_detected == 0) KeyReady = 0; //  
 800188a:	79fb      	ldrb	r3, [r7, #7]
 800188c:	2b00      	cmp	r3, #0
 800188e:	d103      	bne.n	8001898 <KEYBOARD_Scan_Process+0xf4>
 8001890:	4b0a      	ldr	r3, [pc, #40]	@ (80018bc <KEYBOARD_Scan_Process+0x118>)
 8001892:	2200      	movs	r2, #0
 8001894:	701a      	strb	r2, [r3, #0]
    }
}
 8001896:	e7ff      	b.n	8001898 <KEYBOARD_Scan_Process+0xf4>
 8001898:	bf00      	nop
 800189a:	3708      	adds	r7, #8
 800189c:	46bd      	mov	sp, r7
 800189e:	bd80      	pop	{r7, pc}
 80018a0:	24000000 	.word	0x24000000
 80018a4:	24000014 	.word	0x24000014
 80018a8:	24000020 	.word	0x24000020
 80018ac:	24000030 	.word	0x24000030
 80018b0:	08019714 	.word	0x08019714
 80018b4:	24001a77 	.word	0x24001a77
 80018b8:	24001a78 	.word	0x24001a78
 80018bc:	24001a76 	.word	0x24001a76
 80018c0:	24001a75 	.word	0x24001a75

080018c4 <KEYBOARD_GetKey>:

char KEYBOARD_GetKey(void) {
 80018c4:	b480      	push	{r7}
 80018c6:	b083      	sub	sp, #12
 80018c8:	af00      	add	r7, sp, #0
    if (KeyReady && ActiveKey != 0) {
 80018ca:	4b0c      	ldr	r3, [pc, #48]	@ (80018fc <KEYBOARD_GetKey+0x38>)
 80018cc:	781b      	ldrb	r3, [r3, #0]
 80018ce:	b2db      	uxtb	r3, r3
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d00c      	beq.n	80018ee <KEYBOARD_GetKey+0x2a>
 80018d4:	4b0a      	ldr	r3, [pc, #40]	@ (8001900 <KEYBOARD_GetKey+0x3c>)
 80018d6:	781b      	ldrb	r3, [r3, #0]
 80018d8:	b2db      	uxtb	r3, r3
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d007      	beq.n	80018ee <KEYBOARD_GetKey+0x2a>
        char temp = ActiveKey;
 80018de:	4b08      	ldr	r3, [pc, #32]	@ (8001900 <KEYBOARD_GetKey+0x3c>)
 80018e0:	781b      	ldrb	r3, [r3, #0]
 80018e2:	71fb      	strb	r3, [r7, #7]
        ActiveKey = 0; //   ,   
 80018e4:	4b06      	ldr	r3, [pc, #24]	@ (8001900 <KEYBOARD_GetKey+0x3c>)
 80018e6:	2200      	movs	r2, #0
 80018e8:	701a      	strb	r2, [r3, #0]
        return temp;
 80018ea:	79fb      	ldrb	r3, [r7, #7]
 80018ec:	e000      	b.n	80018f0 <KEYBOARD_GetKey+0x2c>
    }
    return 0;
 80018ee:	2300      	movs	r3, #0
}
 80018f0:	4618      	mov	r0, r3
 80018f2:	370c      	adds	r7, #12
 80018f4:	46bd      	mov	sp, r7
 80018f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fa:	4770      	bx	lr
 80018fc:	24001a76 	.word	0x24001a76
 8001900:	24001a75 	.word	0x24001a75

08001904 <HAL_TIM_PeriodElapsedCallback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
/**
 * @brief     
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001904:	b580      	push	{r7, lr}
 8001906:	b082      	sub	sp, #8
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM3) {
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	4a04      	ldr	r2, [pc, #16]	@ (8001924 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001912:	4293      	cmp	r3, r2
 8001914:	d101      	bne.n	800191a <HAL_TIM_PeriodElapsedCallback+0x16>
		KEYBOARD_Scan_Process();
 8001916:	f7ff ff45 	bl	80017a4 <KEYBOARD_Scan_Process>
	}
}
 800191a:	bf00      	nop
 800191c:	3708      	adds	r7, #8
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}
 8001922:	bf00      	nop
 8001924:	40000400 	.word	0x40000400

08001928 <System_Log>:

/**
 * @brief    USB CDC ( ,      CPU)
 */
void System_Log(const char *message) {
 8001928:	b580      	push	{r7, lr}
 800192a:	b082      	sub	sp, #8
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
	CDC_LOG_Push(message);
 8001930:	6878      	ldr	r0, [r7, #4]
 8001932:	f7ff f889 	bl	8000a48 <CDC_LOG_Push>
}
 8001936:	bf00      	nop
 8001938:	3708      	adds	r7, #8
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}

0800193e <HAL_UART_TxCpltCallback>:

/**
 * @brief UART TX complete callback
 * @note  USART2/USART3      (GKL     ).
 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 800193e:	b580      	push	{r7, lr}
 8001940:	b082      	sub	sp, #8
 8001942:	af00      	add	r7, sp, #0
 8001944:	6078      	str	r0, [r7, #4]
	/* Forward to GasKitLink driver dispatcher (supports multiple UART links) */
	GKL_Global_UART_TxCpltCallback(huart);
 8001946:	6878      	ldr	r0, [r7, #4]
 8001948:	f7ff fe13 	bl	8001572 <GKL_Global_UART_TxCpltCallback>
}
 800194c:	bf00      	nop
 800194e:	3708      	adds	r7, #8
 8001950:	46bd      	mov	sp, r7
 8001952:	bd80      	pop	{r7, pc}

08001954 <HAL_UART_RxCpltCallback>:

/**
 * @brief UART RX complete callback
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001954:	b580      	push	{r7, lr}
 8001956:	b082      	sub	sp, #8
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
	/* Forward to GasKitLink driver dispatcher (supports multiple UART links) */
	GKL_Global_UART_RxCpltCallback(huart);
 800195c:	6878      	ldr	r0, [r7, #4]
 800195e:	f7ff fe21 	bl	80015a4 <GKL_Global_UART_RxCpltCallback>
}
 8001962:	bf00      	nop
 8001964:	3708      	adds	r7, #8
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}

0800196a <HAL_UART_ErrorCallback>:

/**
 * @brief UART error callback
 */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 800196a:	b580      	push	{r7, lr}
 800196c:	b082      	sub	sp, #8
 800196e:	af00      	add	r7, sp, #0
 8001970:	6078      	str	r0, [r7, #4]
	/* Forward to GasKitLink driver dispatcher (supports multiple UART links) */
	GKL_Global_UART_ErrorCallback(huart);
 8001972:	6878      	ldr	r0, [r7, #4]
 8001974:	f7ff fe73 	bl	800165e <GKL_Global_UART_ErrorCallback>
}
 8001978:	bf00      	nop
 800197a:	3708      	adds	r7, #8
 800197c:	46bd      	mov	sp, r7
 800197e:	bd80      	pop	{r7, pc}

08001980 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001980:	b580      	push	{r7, lr}
 8001982:	b084      	sub	sp, #16
 8001984:	af00      	add	r7, sp, #0
	/*  MPU     */
	MPU_Config();
 8001986:	f000 fbb3 	bl	80020f0 <MPU_Config>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800198a:	4b61      	ldr	r3, [pc, #388]	@ (8001b10 <main+0x190>)
 800198c:	695b      	ldr	r3, [r3, #20]
 800198e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001992:	2b00      	cmp	r3, #0
 8001994:	d11b      	bne.n	80019ce <main+0x4e>
  __ASM volatile ("dsb 0xF":::"memory");
 8001996:	f3bf 8f4f 	dsb	sy
}
 800199a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800199c:	f3bf 8f6f 	isb	sy
}
 80019a0:	bf00      	nop
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80019a2:	4b5b      	ldr	r3, [pc, #364]	@ (8001b10 <main+0x190>)
 80019a4:	2200      	movs	r2, #0
 80019a6:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80019aa:	f3bf 8f4f 	dsb	sy
}
 80019ae:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80019b0:	f3bf 8f6f 	isb	sy
}
 80019b4:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80019b6:	4b56      	ldr	r3, [pc, #344]	@ (8001b10 <main+0x190>)
 80019b8:	695b      	ldr	r3, [r3, #20]
 80019ba:	4a55      	ldr	r2, [pc, #340]	@ (8001b10 <main+0x190>)
 80019bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80019c0:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80019c2:	f3bf 8f4f 	dsb	sy
}
 80019c6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80019c8:	f3bf 8f6f 	isb	sy
}
 80019cc:	e000      	b.n	80019d0 <main+0x50>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80019ce:	bf00      	nop
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 80019d0:	4b4f      	ldr	r3, [pc, #316]	@ (8001b10 <main+0x190>)
 80019d2:	695b      	ldr	r3, [r3, #20]
 80019d4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d138      	bne.n	8001a4e <main+0xce>
    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 80019dc:	4b4c      	ldr	r3, [pc, #304]	@ (8001b10 <main+0x190>)
 80019de:	2200      	movs	r2, #0
 80019e0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 80019e4:	f3bf 8f4f 	dsb	sy
}
 80019e8:	bf00      	nop
    ccsidr = SCB->CCSIDR;
 80019ea:	4b49      	ldr	r3, [pc, #292]	@ (8001b10 <main+0x190>)
 80019ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80019f0:	60fb      	str	r3, [r7, #12]
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	0b5b      	lsrs	r3, r3, #13
 80019f6:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80019fa:	60bb      	str	r3, [r7, #8]
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	08db      	lsrs	r3, r3, #3
 8001a00:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001a04:	607b      	str	r3, [r7, #4]
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8001a06:	68bb      	ldr	r3, [r7, #8]
 8001a08:	015a      	lsls	r2, r3, #5
 8001a0a:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 8001a0e:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8001a10:	687a      	ldr	r2, [r7, #4]
 8001a12:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8001a14:	493e      	ldr	r1, [pc, #248]	@ (8001b10 <main+0x190>)
 8001a16:	4313      	orrs	r3, r2
 8001a18:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
      } while (ways-- != 0U);
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	1e5a      	subs	r2, r3, #1
 8001a20:	607a      	str	r2, [r7, #4]
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d1ef      	bne.n	8001a06 <main+0x86>
    } while(sets-- != 0U);
 8001a26:	68bb      	ldr	r3, [r7, #8]
 8001a28:	1e5a      	subs	r2, r3, #1
 8001a2a:	60ba      	str	r2, [r7, #8]
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d1e5      	bne.n	80019fc <main+0x7c>
  __ASM volatile ("dsb 0xF":::"memory");
 8001a30:	f3bf 8f4f 	dsb	sy
}
 8001a34:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8001a36:	4b36      	ldr	r3, [pc, #216]	@ (8001b10 <main+0x190>)
 8001a38:	695b      	ldr	r3, [r3, #20]
 8001a3a:	4a35      	ldr	r2, [pc, #212]	@ (8001b10 <main+0x190>)
 8001a3c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a40:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001a42:	f3bf 8f4f 	dsb	sy
}
 8001a46:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001a48:	f3bf 8f6f 	isb	sy
}
 8001a4c:	e000      	b.n	8001a50 <main+0xd0>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8001a4e:	bf00      	nop
	/*     H7 */
	SCB_EnableICache();
	SCB_EnableDCache();

	/*   ,  Flash   Systick. */
	HAL_Init();
 8001a50:	f004 fe24 	bl	800669c <HAL_Init>

	/*    */
	SystemClock_Config();
 8001a54:	f000 f870 	bl	8001b38 <SystemClock_Config>

	/*     */
	MX_GPIO_Init();
 8001a58:	f000 fab2 	bl	8001fc0 <MX_GPIO_Init>
	MX_DMA_Init();
 8001a5c:	f000 fa70 	bl	8001f40 <MX_DMA_Init>
	MX_I2C1_Init();
 8001a60:	f000 f8e6 	bl	8001c30 <MX_I2C1_Init>
	MX_SPI2_Init();
 8001a64:	f000 f912 	bl	8001c8c <MX_SPI2_Init>
	MX_TIM2_Init();
 8001a68:	f000 f968 	bl	8001d3c <MX_TIM2_Init>
	MX_TIM3_Init();
 8001a6c:	f000 f9b4 	bl	8001dd8 <MX_TIM3_Init>
	MX_USART2_UART_Init();
 8001a70:	f000 fa02 	bl	8001e78 <MX_USART2_UART_Init>
	MX_USART3_UART_Init();
 8001a74:	f000 fa32 	bl	8001edc <MX_USART3_UART_Init>
	MX_USB_DEVICE_Init();
 8001a78:	f016 f9f0 	bl	8017e5c <MX_USB_DEVICE_Init>

	/* USER CODE BEGIN 2 */
	CDC_LOG_Init();
 8001a7c:	f7fe ffc0 	bl	8000a00 <CDC_LOG_Init>
	HAL_Delay(500);
 8001a80:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001a84:	f004 fe9c 	bl	80067c0 <HAL_Delay>
	System_Log(">>> System Booting...\r\n");
 8001a88:	4822      	ldr	r0, [pc, #136]	@ (8001b14 <main+0x194>)
 8001a8a:	f7ff ff4d 	bl	8001928 <System_Log>

	/*         main.h */
	HAL_GPIO_WritePin(SPI2_RST_GPIO_Port, SPI2_RST_Pin, GPIO_PIN_RESET);
 8001a8e:	2200      	movs	r2, #0
 8001a90:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001a94:	4820      	ldr	r0, [pc, #128]	@ (8001b18 <main+0x198>)
 8001a96:	f008 f869 	bl	8009b6c <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8001a9a:	2064      	movs	r0, #100	@ 0x64
 8001a9c:	f004 fe90 	bl	80067c0 <HAL_Delay>
	HAL_GPIO_WritePin(SPI2_RST_GPIO_Port, SPI2_RST_Pin, GPIO_PIN_SET);
 8001aa0:	2201      	movs	r2, #1
 8001aa2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001aa6:	481c      	ldr	r0, [pc, #112]	@ (8001b18 <main+0x198>)
 8001aa8:	f008 f860 	bl	8009b6c <HAL_GPIO_WritePin>
	HAL_Delay(200);
 8001aac:	20c8      	movs	r0, #200	@ 0xc8
 8001aae:	f004 fe87 	bl	80067c0 <HAL_Delay>

	/*  SSD1309 */
	SSD1309_Init();
 8001ab2:	f002 fe85 	bl	80047c0 <SSD1309_Init>

	/*     ( ) */
	SSD1309_Fill(0);
 8001ab6:	2000      	movs	r0, #0
 8001ab8:	f002 fedc 	bl	8004874 <SSD1309_Fill>
	SSD1309_UpdateScreen();
 8001abc:	f002 fef2 	bl	80048a4 <SSD1309_UpdateScreen>
	HAL_Delay(100);
 8001ac0:	2064      	movs	r0, #100	@ 0x64
 8001ac2:	f004 fe7d 	bl	80067c0 <HAL_Delay>

	/*    */
	KEYBOARD_Init();
 8001ac6:	f7ff fe4b 	bl	8001760 <KEYBOARD_Init>

	/*    */
	SSD1309_SetCursor(30, 10);
 8001aca:	210a      	movs	r1, #10
 8001acc:	201e      	movs	r0, #30
 8001ace:	f002 ff43 	bl	8004958 <SSD1309_SetCursor>
	SSD1309_WriteString("H750 CONTROL", 1);
 8001ad2:	2101      	movs	r1, #1
 8001ad4:	4811      	ldr	r0, [pc, #68]	@ (8001b1c <main+0x19c>)
 8001ad6:	f002 ffeb 	bl	8004ab0 <SSD1309_WriteString>
	SSD1309_SetCursor(30, 30);
 8001ada:	211e      	movs	r1, #30
 8001adc:	201e      	movs	r0, #30
 8001ade:	f002 ff3b 	bl	8004958 <SSD1309_SetCursor>
	SSD1309_WriteString("STATUS: READY", 1);
 8001ae2:	2101      	movs	r1, #1
 8001ae4:	480e      	ldr	r0, [pc, #56]	@ (8001b20 <main+0x1a0>)
 8001ae6:	f002 ffe3 	bl	8004ab0 <SSD1309_WriteString>

	SSD1309_UpdateScreen();
 8001aea:	f002 fedb 	bl	80048a4 <SSD1309_UpdateScreen>

	System_Log(">>> Display Initialized. Starting Timers.\r\n");
 8001aee:	480d      	ldr	r0, [pc, #52]	@ (8001b24 <main+0x1a4>)
 8001af0:	f7ff ff1a 	bl	8001928 <System_Log>

	/*     () */
	HAL_TIM_Base_Start_IT(&htim3);
 8001af4:	480c      	ldr	r0, [pc, #48]	@ (8001b28 <main+0x1a8>)
 8001af6:	f00f fccd 	bl	8011494 <HAL_TIM_Base_Start_IT>

	/* Application init (protocol plugins + UI + managers)
	 NOTE: USART2/USART3 are reserved for TRK links (no USART2 logging). */
	APP_Init(&huart2, &huart3, &hi2c1);
 8001afa:	4a0c      	ldr	r2, [pc, #48]	@ (8001b2c <main+0x1ac>)
 8001afc:	490c      	ldr	r1, [pc, #48]	@ (8001b30 <main+0x1b0>)
 8001afe:	480d      	ldr	r0, [pc, #52]	@ (8001b34 <main+0x1b4>)
 8001b00:	f7fe fdec 	bl	80006dc <APP_Init>
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	/* USER CODE BEGIN WHILE */
	while (1) {
	    /* Run application (USB logging, protocol plugins, UI, managers) */
	    APP_Task();
 8001b04:	f7fe fece 	bl	80008a4 <APP_Task>

	    /*  :  CDC   USB! */
	    CDC_LOG_Task();
 8001b08:	f7ff f808 	bl	8000b1c <CDC_LOG_Task>
	    APP_Task();
 8001b0c:	bf00      	nop
 8001b0e:	e7f9      	b.n	8001b04 <main+0x184>
 8001b10:	e000ed00 	.word	0xe000ed00
 8001b14:	080193e0 	.word	0x080193e0
 8001b18:	58020400 	.word	0x58020400
 8001b1c:	080193f8 	.word	0x080193f8
 8001b20:	08019408 	.word	0x08019408
 8001b24:	08019418 	.word	0x08019418
 8001b28:	24001c1c 	.word	0x24001c1c
 8001b2c:	24001a7c 	.word	0x24001a7c
 8001b30:	24001cfc 	.word	0x24001cfc
 8001b34:	24001c68 	.word	0x24001c68

08001b38 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b09c      	sub	sp, #112	@ 0x70
 8001b3c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8001b3e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b42:	224c      	movs	r2, #76	@ 0x4c
 8001b44:	2100      	movs	r1, #0
 8001b46:	4618      	mov	r0, r3
 8001b48:	f016 ff30 	bl	80189ac <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001b4c:	1d3b      	adds	r3, r7, #4
 8001b4e:	2220      	movs	r2, #32
 8001b50:	2100      	movs	r1, #0
 8001b52:	4618      	mov	r0, r3
 8001b54:	f016 ff2a 	bl	80189ac <memset>

	/** Supply configuration update enable
	 */
	HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001b58:	2002      	movs	r0, #2
 8001b5a:	f00b fe33 	bl	800d7c4 <HAL_PWREx_ConfigSupply>

	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8001b5e:	2300      	movs	r3, #0
 8001b60:	603b      	str	r3, [r7, #0]
 8001b62:	4b31      	ldr	r3, [pc, #196]	@ (8001c28 <SystemClock_Config+0xf0>)
 8001b64:	699b      	ldr	r3, [r3, #24]
 8001b66:	4a30      	ldr	r2, [pc, #192]	@ (8001c28 <SystemClock_Config+0xf0>)
 8001b68:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001b6c:	6193      	str	r3, [r2, #24]
 8001b6e:	4b2e      	ldr	r3, [pc, #184]	@ (8001c28 <SystemClock_Config+0xf0>)
 8001b70:	699b      	ldr	r3, [r3, #24]
 8001b72:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001b76:	603b      	str	r3, [r7, #0]
 8001b78:	4b2c      	ldr	r3, [pc, #176]	@ (8001c2c <SystemClock_Config+0xf4>)
 8001b7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b7c:	4a2b      	ldr	r2, [pc, #172]	@ (8001c2c <SystemClock_Config+0xf4>)
 8001b7e:	f043 0301 	orr.w	r3, r3, #1
 8001b82:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8001b84:	4b29      	ldr	r3, [pc, #164]	@ (8001c2c <SystemClock_Config+0xf4>)
 8001b86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b88:	f003 0301 	and.w	r3, r3, #1
 8001b8c:	603b      	str	r3, [r7, #0]
 8001b8e:	683b      	ldr	r3, [r7, #0]

	while (!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {
 8001b90:	bf00      	nop
 8001b92:	4b25      	ldr	r3, [pc, #148]	@ (8001c28 <SystemClock_Config+0xf0>)
 8001b94:	699b      	ldr	r3, [r3, #24]
 8001b96:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001b9a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001b9e:	d1f8      	bne.n	8001b92 <SystemClock_Config+0x5a>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE
 8001ba0:	2321      	movs	r3, #33	@ 0x21
 8001ba2:	627b      	str	r3, [r7, #36]	@ 0x24
			| RCC_OSCILLATORTYPE_HSI48;
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001ba4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001ba8:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8001baa:	2301      	movs	r3, #1
 8001bac:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001bae:	2302      	movs	r3, #2
 8001bb0:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001bb2:	2302      	movs	r3, #2
 8001bb4:	64fb      	str	r3, [r7, #76]	@ 0x4c
	RCC_OscInitStruct.PLL.PLLM = 5;
 8001bb6:	2305      	movs	r3, #5
 8001bb8:	653b      	str	r3, [r7, #80]	@ 0x50
	RCC_OscInitStruct.PLL.PLLN = 192;
 8001bba:	23c0      	movs	r3, #192	@ 0xc0
 8001bbc:	657b      	str	r3, [r7, #84]	@ 0x54
	RCC_OscInitStruct.PLL.PLLP = 2;
 8001bbe:	2302      	movs	r3, #2
 8001bc0:	65bb      	str	r3, [r7, #88]	@ 0x58
	RCC_OscInitStruct.PLL.PLLQ = 15;
 8001bc2:	230f      	movs	r3, #15
 8001bc4:	65fb      	str	r3, [r7, #92]	@ 0x5c
	RCC_OscInitStruct.PLL.PLLR = 2;
 8001bc6:	2302      	movs	r3, #2
 8001bc8:	663b      	str	r3, [r7, #96]	@ 0x60
	RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8001bca:	2308      	movs	r3, #8
 8001bcc:	667b      	str	r3, [r7, #100]	@ 0x64
	RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	66bb      	str	r3, [r7, #104]	@ 0x68
	RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	66fb      	str	r3, [r7, #108]	@ 0x6c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001bd6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001bda:	4618      	mov	r0, r3
 8001bdc:	f00b fe3c 	bl	800d858 <HAL_RCC_OscConfig>
 8001be0:	4603      	mov	r3, r0
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d001      	beq.n	8001bea <SystemClock_Config+0xb2>
		Error_Handler();
 8001be6:	f000 faae 	bl	8002146 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001bea:	233f      	movs	r3, #63	@ 0x3f
 8001bec:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_D3PCLK1
			| RCC_CLOCKTYPE_D1PCLK1;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001bee:	2303      	movs	r3, #3
 8001bf0:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8001bf6:	2308      	movs	r3, #8
 8001bf8:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8001bfa:	2340      	movs	r3, #64	@ 0x40
 8001bfc:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001bfe:	2340      	movs	r3, #64	@ 0x40
 8001c00:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001c02:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001c06:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001c08:	2340      	movs	r3, #64	@ 0x40
 8001c0a:	623b      	str	r3, [r7, #32]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 8001c0c:	1d3b      	adds	r3, r7, #4
 8001c0e:	2104      	movs	r1, #4
 8001c10:	4618      	mov	r0, r3
 8001c12:	f00c fa7b 	bl	800e10c <HAL_RCC_ClockConfig>
 8001c16:	4603      	mov	r3, r0
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d001      	beq.n	8001c20 <SystemClock_Config+0xe8>
		Error_Handler();
 8001c1c:	f000 fa93 	bl	8002146 <Error_Handler>
	}
}
 8001c20:	bf00      	nop
 8001c22:	3770      	adds	r7, #112	@ 0x70
 8001c24:	46bd      	mov	sp, r7
 8001c26:	bd80      	pop	{r7, pc}
 8001c28:	58024800 	.word	0x58024800
 8001c2c:	58000400 	.word	0x58000400

08001c30 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 8001c30:	b580      	push	{r7, lr}
 8001c32:	af00      	add	r7, sp, #0
	hi2c1.Instance = I2C1;
 8001c34:	4b12      	ldr	r3, [pc, #72]	@ (8001c80 <MX_I2C1_Init+0x50>)
 8001c36:	4a13      	ldr	r2, [pc, #76]	@ (8001c84 <MX_I2C1_Init+0x54>)
 8001c38:	601a      	str	r2, [r3, #0]
	hi2c1.Init.Timing = 0x00B03FDB;
 8001c3a:	4b11      	ldr	r3, [pc, #68]	@ (8001c80 <MX_I2C1_Init+0x50>)
 8001c3c:	4a12      	ldr	r2, [pc, #72]	@ (8001c88 <MX_I2C1_Init+0x58>)
 8001c3e:	605a      	str	r2, [r3, #4]
	hi2c1.Init.OwnAddress1 = 0;
 8001c40:	4b0f      	ldr	r3, [pc, #60]	@ (8001c80 <MX_I2C1_Init+0x50>)
 8001c42:	2200      	movs	r2, #0
 8001c44:	609a      	str	r2, [r3, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001c46:	4b0e      	ldr	r3, [pc, #56]	@ (8001c80 <MX_I2C1_Init+0x50>)
 8001c48:	2201      	movs	r2, #1
 8001c4a:	60da      	str	r2, [r3, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001c4c:	4b0c      	ldr	r3, [pc, #48]	@ (8001c80 <MX_I2C1_Init+0x50>)
 8001c4e:	2200      	movs	r2, #0
 8001c50:	611a      	str	r2, [r3, #16]
	hi2c1.Init.OwnAddress2 = 0;
 8001c52:	4b0b      	ldr	r3, [pc, #44]	@ (8001c80 <MX_I2C1_Init+0x50>)
 8001c54:	2200      	movs	r2, #0
 8001c56:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001c58:	4b09      	ldr	r3, [pc, #36]	@ (8001c80 <MX_I2C1_Init+0x50>)
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001c5e:	4b08      	ldr	r3, [pc, #32]	@ (8001c80 <MX_I2C1_Init+0x50>)
 8001c60:	2200      	movs	r2, #0
 8001c62:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001c64:	4b06      	ldr	r3, [pc, #24]	@ (8001c80 <MX_I2C1_Init+0x50>)
 8001c66:	2200      	movs	r2, #0
 8001c68:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8001c6a:	4805      	ldr	r0, [pc, #20]	@ (8001c80 <MX_I2C1_Init+0x50>)
 8001c6c:	f007 ff98 	bl	8009ba0 <HAL_I2C_Init>
 8001c70:	4603      	mov	r3, r0
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d001      	beq.n	8001c7a <MX_I2C1_Init+0x4a>
		Error_Handler();
 8001c76:	f000 fa66 	bl	8002146 <Error_Handler>
	}
}
 8001c7a:	bf00      	nop
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	bf00      	nop
 8001c80:	24001a7c 	.word	0x24001a7c
 8001c84:	40005400 	.word	0x40005400
 8001c88:	00b03fdb 	.word	0x00b03fdb

08001c8c <MX_SPI2_Init>:
/**
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI2_Init(void) {
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	af00      	add	r7, sp, #0
	/* SPI2 parameter configuration*/
	hspi2.Instance = SPI2;
 8001c90:	4b28      	ldr	r3, [pc, #160]	@ (8001d34 <MX_SPI2_Init+0xa8>)
 8001c92:	4a29      	ldr	r2, [pc, #164]	@ (8001d38 <MX_SPI2_Init+0xac>)
 8001c94:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 8001c96:	4b27      	ldr	r3, [pc, #156]	@ (8001d34 <MX_SPI2_Init+0xa8>)
 8001c98:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001c9c:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES_TXONLY;
 8001c9e:	4b25      	ldr	r3, [pc, #148]	@ (8001d34 <MX_SPI2_Init+0xa8>)
 8001ca0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001ca4:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001ca6:	4b23      	ldr	r3, [pc, #140]	@ (8001d34 <MX_SPI2_Init+0xa8>)
 8001ca8:	2207      	movs	r2, #7
 8001caa:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001cac:	4b21      	ldr	r3, [pc, #132]	@ (8001d34 <MX_SPI2_Init+0xa8>)
 8001cae:	2200      	movs	r2, #0
 8001cb0:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001cb2:	4b20      	ldr	r3, [pc, #128]	@ (8001d34 <MX_SPI2_Init+0xa8>)
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 8001cb8:	4b1e      	ldr	r3, [pc, #120]	@ (8001d34 <MX_SPI2_Init+0xa8>)
 8001cba:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001cbe:	619a      	str	r2, [r3, #24]
	/*   32     OLED  */
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001cc0:	4b1c      	ldr	r3, [pc, #112]	@ (8001d34 <MX_SPI2_Init+0xa8>)
 8001cc2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001cc6:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001cc8:	4b1a      	ldr	r3, [pc, #104]	@ (8001d34 <MX_SPI2_Init+0xa8>)
 8001cca:	2200      	movs	r2, #0
 8001ccc:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001cce:	4b19      	ldr	r3, [pc, #100]	@ (8001d34 <MX_SPI2_Init+0xa8>)
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001cd4:	4b17      	ldr	r3, [pc, #92]	@ (8001d34 <MX_SPI2_Init+0xa8>)
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi2.Init.CRCPolynomial = 0x0;
 8001cda:	4b16      	ldr	r3, [pc, #88]	@ (8001d34 <MX_SPI2_Init+0xa8>)
 8001cdc:	2200      	movs	r2, #0
 8001cde:	62da      	str	r2, [r3, #44]	@ 0x2c
	hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001ce0:	4b14      	ldr	r3, [pc, #80]	@ (8001d34 <MX_SPI2_Init+0xa8>)
 8001ce2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001ce6:	635a      	str	r2, [r3, #52]	@ 0x34
	hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001ce8:	4b12      	ldr	r3, [pc, #72]	@ (8001d34 <MX_SPI2_Init+0xa8>)
 8001cea:	2200      	movs	r2, #0
 8001cec:	639a      	str	r2, [r3, #56]	@ 0x38
	hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001cee:	4b11      	ldr	r3, [pc, #68]	@ (8001d34 <MX_SPI2_Init+0xa8>)
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	63da      	str	r2, [r3, #60]	@ 0x3c
	hspi2.Init.TxCRCInitializationPattern =
 8001cf4:	4b0f      	ldr	r3, [pc, #60]	@ (8001d34 <MX_SPI2_Init+0xa8>)
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	641a      	str	r2, [r3, #64]	@ 0x40
			SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
	hspi2.Init.RxCRCInitializationPattern =
 8001cfa:	4b0e      	ldr	r3, [pc, #56]	@ (8001d34 <MX_SPI2_Init+0xa8>)
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	645a      	str	r2, [r3, #68]	@ 0x44
			SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
	hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001d00:	4b0c      	ldr	r3, [pc, #48]	@ (8001d34 <MX_SPI2_Init+0xa8>)
 8001d02:	2200      	movs	r2, #0
 8001d04:	649a      	str	r2, [r3, #72]	@ 0x48
	hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001d06:	4b0b      	ldr	r3, [pc, #44]	@ (8001d34 <MX_SPI2_Init+0xa8>)
 8001d08:	2200      	movs	r2, #0
 8001d0a:	64da      	str	r2, [r3, #76]	@ 0x4c
	hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001d0c:	4b09      	ldr	r3, [pc, #36]	@ (8001d34 <MX_SPI2_Init+0xa8>)
 8001d0e:	2200      	movs	r2, #0
 8001d10:	651a      	str	r2, [r3, #80]	@ 0x50
	hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001d12:	4b08      	ldr	r3, [pc, #32]	@ (8001d34 <MX_SPI2_Init+0xa8>)
 8001d14:	2200      	movs	r2, #0
 8001d16:	655a      	str	r2, [r3, #84]	@ 0x54
	hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001d18:	4b06      	ldr	r3, [pc, #24]	@ (8001d34 <MX_SPI2_Init+0xa8>)
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	659a      	str	r2, [r3, #88]	@ 0x58
	if (HAL_SPI_Init(&hspi2) != HAL_OK) {
 8001d1e:	4805      	ldr	r0, [pc, #20]	@ (8001d34 <MX_SPI2_Init+0xa8>)
 8001d20:	f00e fbac 	bl	801047c <HAL_SPI_Init>
 8001d24:	4603      	mov	r3, r0
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d001      	beq.n	8001d2e <MX_SPI2_Init+0xa2>
		Error_Handler();
 8001d2a:	f000 fa0c 	bl	8002146 <Error_Handler>
	}
}
 8001d2e:	bf00      	nop
 8001d30:	bd80      	pop	{r7, pc}
 8001d32:	bf00      	nop
 8001d34:	24001ad0 	.word	0x24001ad0
 8001d38:	40003800 	.word	0x40003800

08001d3c <MX_TIM2_Init>:

/**
 * @brief TIM2 Initialization Function (System Tick replacement/General)
 */
static void MX_TIM2_Init(void) {
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b088      	sub	sp, #32
 8001d40:	af00      	add	r7, sp, #0
	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001d42:	f107 0310 	add.w	r3, r7, #16
 8001d46:	2200      	movs	r2, #0
 8001d48:	601a      	str	r2, [r3, #0]
 8001d4a:	605a      	str	r2, [r3, #4]
 8001d4c:	609a      	str	r2, [r3, #8]
 8001d4e:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001d50:	1d3b      	adds	r3, r7, #4
 8001d52:	2200      	movs	r2, #0
 8001d54:	601a      	str	r2, [r3, #0]
 8001d56:	605a      	str	r2, [r3, #4]
 8001d58:	609a      	str	r2, [r3, #8]

	htim2.Instance = TIM2;
 8001d5a:	4b1e      	ldr	r3, [pc, #120]	@ (8001dd4 <MX_TIM2_Init+0x98>)
 8001d5c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001d60:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 4799;
 8001d62:	4b1c      	ldr	r3, [pc, #112]	@ (8001dd4 <MX_TIM2_Init+0x98>)
 8001d64:	f241 22bf 	movw	r2, #4799	@ 0x12bf
 8001d68:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d6a:	4b1a      	ldr	r3, [pc, #104]	@ (8001dd4 <MX_TIM2_Init+0x98>)
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 499;
 8001d70:	4b18      	ldr	r3, [pc, #96]	@ (8001dd4 <MX_TIM2_Init+0x98>)
 8001d72:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8001d76:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d78:	4b16      	ldr	r3, [pc, #88]	@ (8001dd4 <MX_TIM2_Init+0x98>)
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001d7e:	4b15      	ldr	r3, [pc, #84]	@ (8001dd4 <MX_TIM2_Init+0x98>)
 8001d80:	2280      	movs	r2, #128	@ 0x80
 8001d82:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 8001d84:	4813      	ldr	r0, [pc, #76]	@ (8001dd4 <MX_TIM2_Init+0x98>)
 8001d86:	f00f fb2e 	bl	80113e6 <HAL_TIM_Base_Init>
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d001      	beq.n	8001d94 <MX_TIM2_Init+0x58>
		Error_Handler();
 8001d90:	f000 f9d9 	bl	8002146 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d94:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d98:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8001d9a:	f107 0310 	add.w	r3, r7, #16
 8001d9e:	4619      	mov	r1, r3
 8001da0:	480c      	ldr	r0, [pc, #48]	@ (8001dd4 <MX_TIM2_Init+0x98>)
 8001da2:	f00f fcf7 	bl	8011794 <HAL_TIM_ConfigClockSource>
 8001da6:	4603      	mov	r3, r0
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d001      	beq.n	8001db0 <MX_TIM2_Init+0x74>
		Error_Handler();
 8001dac:	f000 f9cb 	bl	8002146 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001db0:	2300      	movs	r3, #0
 8001db2:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001db4:	2300      	movs	r3, #0
 8001db6:	60fb      	str	r3, [r7, #12]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 8001db8:	1d3b      	adds	r3, r7, #4
 8001dba:	4619      	mov	r1, r3
 8001dbc:	4805      	ldr	r0, [pc, #20]	@ (8001dd4 <MX_TIM2_Init+0x98>)
 8001dbe:	f00f ff47 	bl	8011c50 <HAL_TIMEx_MasterConfigSynchronization>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d001      	beq.n	8001dcc <MX_TIM2_Init+0x90>
			!= HAL_OK) {
		Error_Handler();
 8001dc8:	f000 f9bd 	bl	8002146 <Error_Handler>
	}
}
 8001dcc:	bf00      	nop
 8001dce:	3720      	adds	r7, #32
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	bd80      	pop	{r7, pc}
 8001dd4:	24001bd0 	.word	0x24001bd0

08001dd8 <MX_TIM3_Init>:

/**
 * @brief TIM3 Initialization Function (Keyboard Scan Timer)
 */
static void MX_TIM3_Init(void) {
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b088      	sub	sp, #32
 8001ddc:	af00      	add	r7, sp, #0
	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001dde:	f107 0310 	add.w	r3, r7, #16
 8001de2:	2200      	movs	r2, #0
 8001de4:	601a      	str	r2, [r3, #0]
 8001de6:	605a      	str	r2, [r3, #4]
 8001de8:	609a      	str	r2, [r3, #8]
 8001dea:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001dec:	1d3b      	adds	r3, r7, #4
 8001dee:	2200      	movs	r2, #0
 8001df0:	601a      	str	r2, [r3, #0]
 8001df2:	605a      	str	r2, [r3, #4]
 8001df4:	609a      	str	r2, [r3, #8]

	htim3.Instance = TIM3;
 8001df6:	4b1e      	ldr	r3, [pc, #120]	@ (8001e70 <MX_TIM3_Init+0x98>)
 8001df8:	4a1e      	ldr	r2, [pc, #120]	@ (8001e74 <MX_TIM3_Init+0x9c>)
 8001dfa:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 479;
 8001dfc:	4b1c      	ldr	r3, [pc, #112]	@ (8001e70 <MX_TIM3_Init+0x98>)
 8001dfe:	f240 12df 	movw	r2, #479	@ 0x1df
 8001e02:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e04:	4b1a      	ldr	r3, [pc, #104]	@ (8001e70 <MX_TIM3_Init+0x98>)
 8001e06:	2200      	movs	r2, #0
 8001e08:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 499;
 8001e0a:	4b19      	ldr	r3, [pc, #100]	@ (8001e70 <MX_TIM3_Init+0x98>)
 8001e0c:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8001e10:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e12:	4b17      	ldr	r3, [pc, #92]	@ (8001e70 <MX_TIM3_Init+0x98>)
 8001e14:	2200      	movs	r2, #0
 8001e16:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001e18:	4b15      	ldr	r3, [pc, #84]	@ (8001e70 <MX_TIM3_Init+0x98>)
 8001e1a:	2280      	movs	r2, #128	@ 0x80
 8001e1c:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 8001e1e:	4814      	ldr	r0, [pc, #80]	@ (8001e70 <MX_TIM3_Init+0x98>)
 8001e20:	f00f fae1 	bl	80113e6 <HAL_TIM_Base_Init>
 8001e24:	4603      	mov	r3, r0
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d001      	beq.n	8001e2e <MX_TIM3_Init+0x56>
		Error_Handler();
 8001e2a:	f000 f98c 	bl	8002146 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e2e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e32:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 8001e34:	f107 0310 	add.w	r3, r7, #16
 8001e38:	4619      	mov	r1, r3
 8001e3a:	480d      	ldr	r0, [pc, #52]	@ (8001e70 <MX_TIM3_Init+0x98>)
 8001e3c:	f00f fcaa 	bl	8011794 <HAL_TIM_ConfigClockSource>
 8001e40:	4603      	mov	r3, r0
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d001      	beq.n	8001e4a <MX_TIM3_Init+0x72>
		Error_Handler();
 8001e46:	f000 f97e 	bl	8002146 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	60fb      	str	r3, [r7, #12]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 8001e52:	1d3b      	adds	r3, r7, #4
 8001e54:	4619      	mov	r1, r3
 8001e56:	4806      	ldr	r0, [pc, #24]	@ (8001e70 <MX_TIM3_Init+0x98>)
 8001e58:	f00f fefa 	bl	8011c50 <HAL_TIMEx_MasterConfigSynchronization>
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d001      	beq.n	8001e66 <MX_TIM3_Init+0x8e>
			!= HAL_OK) {
		Error_Handler();
 8001e62:	f000 f970 	bl	8002146 <Error_Handler>
	}
}
 8001e66:	bf00      	nop
 8001e68:	3720      	adds	r7, #32
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bd80      	pop	{r7, pc}
 8001e6e:	bf00      	nop
 8001e70:	24001c1c 	.word	0x24001c1c
 8001e74:	40000400 	.word	0x40000400

08001e78 <MX_USART2_UART_Init>:

/**
 * @brief USART2 Initialization Function (System Logs)
 */
static void MX_USART2_UART_Init(void) {
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	af00      	add	r7, sp, #0
	huart2.Instance = USART2;
 8001e7c:	4b15      	ldr	r3, [pc, #84]	@ (8001ed4 <MX_USART2_UART_Init+0x5c>)
 8001e7e:	4a16      	ldr	r2, [pc, #88]	@ (8001ed8 <MX_USART2_UART_Init+0x60>)
 8001e80:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 9600;
 8001e82:	4b14      	ldr	r3, [pc, #80]	@ (8001ed4 <MX_USART2_UART_Init+0x5c>)
 8001e84:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001e88:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001e8a:	4b12      	ldr	r3, [pc, #72]	@ (8001ed4 <MX_USART2_UART_Init+0x5c>)
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8001e90:	4b10      	ldr	r3, [pc, #64]	@ (8001ed4 <MX_USART2_UART_Init+0x5c>)
 8001e92:	2200      	movs	r2, #0
 8001e94:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8001e96:	4b0f      	ldr	r3, [pc, #60]	@ (8001ed4 <MX_USART2_UART_Init+0x5c>)
 8001e98:	2200      	movs	r2, #0
 8001e9a:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8001e9c:	4b0d      	ldr	r3, [pc, #52]	@ (8001ed4 <MX_USART2_UART_Init+0x5c>)
 8001e9e:	220c      	movs	r2, #12
 8001ea0:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ea2:	4b0c      	ldr	r3, [pc, #48]	@ (8001ed4 <MX_USART2_UART_Init+0x5c>)
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ea8:	4b0a      	ldr	r3, [pc, #40]	@ (8001ed4 <MX_USART2_UART_Init+0x5c>)
 8001eaa:	2200      	movs	r2, #0
 8001eac:	61da      	str	r2, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001eae:	4b09      	ldr	r3, [pc, #36]	@ (8001ed4 <MX_USART2_UART_Init+0x5c>)
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	621a      	str	r2, [r3, #32]
	huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001eb4:	4b07      	ldr	r3, [pc, #28]	@ (8001ed4 <MX_USART2_UART_Init+0x5c>)
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	625a      	str	r2, [r3, #36]	@ 0x24
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001eba:	4b06      	ldr	r3, [pc, #24]	@ (8001ed4 <MX_USART2_UART_Init+0x5c>)
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	629a      	str	r2, [r3, #40]	@ 0x28
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 8001ec0:	4804      	ldr	r0, [pc, #16]	@ (8001ed4 <MX_USART2_UART_Init+0x5c>)
 8001ec2:	f00f ff71 	bl	8011da8 <HAL_UART_Init>
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d001      	beq.n	8001ed0 <MX_USART2_UART_Init+0x58>
		Error_Handler();
 8001ecc:	f000 f93b 	bl	8002146 <Error_Handler>
	}
}
 8001ed0:	bf00      	nop
 8001ed2:	bd80      	pop	{r7, pc}
 8001ed4:	24001c68 	.word	0x24001c68
 8001ed8:	40004400 	.word	0x40004400

08001edc <MX_USART3_UART_Init>:

/**
 * @brief USART3 Initialization Function (Protocol Traffic)
 */
static void MX_USART3_UART_Init(void) {
 8001edc:	b580      	push	{r7, lr}
 8001ede:	af00      	add	r7, sp, #0
	huart3.Instance = USART3;
 8001ee0:	4b15      	ldr	r3, [pc, #84]	@ (8001f38 <MX_USART3_UART_Init+0x5c>)
 8001ee2:	4a16      	ldr	r2, [pc, #88]	@ (8001f3c <MX_USART3_UART_Init+0x60>)
 8001ee4:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 9600;
 8001ee6:	4b14      	ldr	r3, [pc, #80]	@ (8001f38 <MX_USART3_UART_Init+0x5c>)
 8001ee8:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001eec:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001eee:	4b12      	ldr	r3, [pc, #72]	@ (8001f38 <MX_USART3_UART_Init+0x5c>)
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 8001ef4:	4b10      	ldr	r3, [pc, #64]	@ (8001f38 <MX_USART3_UART_Init+0x5c>)
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 8001efa:	4b0f      	ldr	r3, [pc, #60]	@ (8001f38 <MX_USART3_UART_Init+0x5c>)
 8001efc:	2200      	movs	r2, #0
 8001efe:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 8001f00:	4b0d      	ldr	r3, [pc, #52]	@ (8001f38 <MX_USART3_UART_Init+0x5c>)
 8001f02:	220c      	movs	r2, #12
 8001f04:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f06:	4b0c      	ldr	r3, [pc, #48]	@ (8001f38 <MX_USART3_UART_Init+0x5c>)
 8001f08:	2200      	movs	r2, #0
 8001f0a:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f0c:	4b0a      	ldr	r3, [pc, #40]	@ (8001f38 <MX_USART3_UART_Init+0x5c>)
 8001f0e:	2200      	movs	r2, #0
 8001f10:	61da      	str	r2, [r3, #28]
	huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001f12:	4b09      	ldr	r3, [pc, #36]	@ (8001f38 <MX_USART3_UART_Init+0x5c>)
 8001f14:	2200      	movs	r2, #0
 8001f16:	621a      	str	r2, [r3, #32]
	huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001f18:	4b07      	ldr	r3, [pc, #28]	@ (8001f38 <MX_USART3_UART_Init+0x5c>)
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	625a      	str	r2, [r3, #36]	@ 0x24
	huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001f1e:	4b06      	ldr	r3, [pc, #24]	@ (8001f38 <MX_USART3_UART_Init+0x5c>)
 8001f20:	2200      	movs	r2, #0
 8001f22:	629a      	str	r2, [r3, #40]	@ 0x28
	if (HAL_UART_Init(&huart3) != HAL_OK) {
 8001f24:	4804      	ldr	r0, [pc, #16]	@ (8001f38 <MX_USART3_UART_Init+0x5c>)
 8001f26:	f00f ff3f 	bl	8011da8 <HAL_UART_Init>
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d001      	beq.n	8001f34 <MX_USART3_UART_Init+0x58>
		Error_Handler();
 8001f30:	f000 f909 	bl	8002146 <Error_Handler>
	}
}
 8001f34:	bf00      	nop
 8001f36:	bd80      	pop	{r7, pc}
 8001f38:	24001cfc 	.word	0x24001cfc
 8001f3c:	40004800 	.word	0x40004800

08001f40 <MX_DMA_Init>:

/**
 * @brief Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b082      	sub	sp, #8
 8001f44:	af00      	add	r7, sp, #0
	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001f46:	4b1d      	ldr	r3, [pc, #116]	@ (8001fbc <MX_DMA_Init+0x7c>)
 8001f48:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001f4c:	4a1b      	ldr	r2, [pc, #108]	@ (8001fbc <MX_DMA_Init+0x7c>)
 8001f4e:	f043 0301 	orr.w	r3, r3, #1
 8001f52:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8001f56:	4b19      	ldr	r3, [pc, #100]	@ (8001fbc <MX_DMA_Init+0x7c>)
 8001f58:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001f5c:	f003 0301 	and.w	r3, r3, #1
 8001f60:	607b      	str	r3, [r7, #4]
 8001f62:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Stream1_IRQn interrupt configuration (USART2_RX) */
	HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 2, 0);
 8001f64:	2200      	movs	r2, #0
 8001f66:	2102      	movs	r1, #2
 8001f68:	200c      	movs	r0, #12
 8001f6a:	f004 fd34 	bl	80069d6 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001f6e:	200c      	movs	r0, #12
 8001f70:	f004 fd4b 	bl	8006a0a <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream2_IRQn interrupt configuration (USART2_TX) */
	HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 2, 0);
 8001f74:	2200      	movs	r2, #0
 8001f76:	2102      	movs	r1, #2
 8001f78:	200d      	movs	r0, #13
 8001f7a:	f004 fd2c 	bl	80069d6 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8001f7e:	200d      	movs	r0, #13
 8001f80:	f004 fd43 	bl	8006a0a <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream3_IRQn interrupt configuration (USART3_RX) */
	HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 2, 0);
 8001f84:	2200      	movs	r2, #0
 8001f86:	2102      	movs	r1, #2
 8001f88:	200e      	movs	r0, #14
 8001f8a:	f004 fd24 	bl	80069d6 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8001f8e:	200e      	movs	r0, #14
 8001f90:	f004 fd3b 	bl	8006a0a <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream4_IRQn interrupt configuration (USART3_TX) */
	HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 2, 0);
 8001f94:	2200      	movs	r2, #0
 8001f96:	2102      	movs	r1, #2
 8001f98:	200f      	movs	r0, #15
 8001f9a:	f004 fd1c 	bl	80069d6 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8001f9e:	200f      	movs	r0, #15
 8001fa0:	f004 fd33 	bl	8006a0a <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream5_IRQn interrupt configuration (SPI2_TX) */
	HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 2, 0);
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	2102      	movs	r1, #2
 8001fa8:	2010      	movs	r0, #16
 8001faa:	f004 fd14 	bl	80069d6 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001fae:	2010      	movs	r0, #16
 8001fb0:	f004 fd2b 	bl	8006a0a <HAL_NVIC_EnableIRQ>
}
 8001fb4:	bf00      	nop
 8001fb6:	3708      	adds	r7, #8
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bd80      	pop	{r7, pc}
 8001fbc:	58024400 	.word	0x58024400

08001fc0 <MX_GPIO_Init>:

/**
 * @brief GPIO Initialization Function
 */
static void MX_GPIO_Init(void) {
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b08a      	sub	sp, #40	@ 0x28
 8001fc4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001fc6:	f107 0314 	add.w	r3, r7, #20
 8001fca:	2200      	movs	r2, #0
 8001fcc:	601a      	str	r2, [r3, #0]
 8001fce:	605a      	str	r2, [r3, #4]
 8001fd0:	609a      	str	r2, [r3, #8]
 8001fd2:	60da      	str	r2, [r3, #12]
 8001fd4:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8001fd6:	4b43      	ldr	r3, [pc, #268]	@ (80020e4 <MX_GPIO_Init+0x124>)
 8001fd8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001fdc:	4a41      	ldr	r2, [pc, #260]	@ (80020e4 <MX_GPIO_Init+0x124>)
 8001fde:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001fe2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001fe6:	4b3f      	ldr	r3, [pc, #252]	@ (80020e4 <MX_GPIO_Init+0x124>)
 8001fe8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001fec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001ff0:	613b      	str	r3, [r7, #16]
 8001ff2:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001ff4:	4b3b      	ldr	r3, [pc, #236]	@ (80020e4 <MX_GPIO_Init+0x124>)
 8001ff6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ffa:	4a3a      	ldr	r2, [pc, #232]	@ (80020e4 <MX_GPIO_Init+0x124>)
 8001ffc:	f043 0304 	orr.w	r3, r3, #4
 8002000:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002004:	4b37      	ldr	r3, [pc, #220]	@ (80020e4 <MX_GPIO_Init+0x124>)
 8002006:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800200a:	f003 0304 	and.w	r3, r3, #4
 800200e:	60fb      	str	r3, [r7, #12]
 8002010:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002012:	4b34      	ldr	r3, [pc, #208]	@ (80020e4 <MX_GPIO_Init+0x124>)
 8002014:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002018:	4a32      	ldr	r2, [pc, #200]	@ (80020e4 <MX_GPIO_Init+0x124>)
 800201a:	f043 0301 	orr.w	r3, r3, #1
 800201e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002022:	4b30      	ldr	r3, [pc, #192]	@ (80020e4 <MX_GPIO_Init+0x124>)
 8002024:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002028:	f003 0301 	and.w	r3, r3, #1
 800202c:	60bb      	str	r3, [r7, #8]
 800202e:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8002030:	4b2c      	ldr	r3, [pc, #176]	@ (80020e4 <MX_GPIO_Init+0x124>)
 8002032:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002036:	4a2b      	ldr	r2, [pc, #172]	@ (80020e4 <MX_GPIO_Init+0x124>)
 8002038:	f043 0302 	orr.w	r3, r3, #2
 800203c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002040:	4b28      	ldr	r3, [pc, #160]	@ (80020e4 <MX_GPIO_Init+0x124>)
 8002042:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002046:	f003 0302 	and.w	r3, r3, #2
 800204a:	607b      	str	r3, [r7, #4]
 800204c:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 800204e:	4b25      	ldr	r3, [pc, #148]	@ (80020e4 <MX_GPIO_Init+0x124>)
 8002050:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002054:	4a23      	ldr	r2, [pc, #140]	@ (80020e4 <MX_GPIO_Init+0x124>)
 8002056:	f043 0310 	orr.w	r3, r3, #16
 800205a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800205e:	4b21      	ldr	r3, [pc, #132]	@ (80020e4 <MX_GPIO_Init+0x124>)
 8002060:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002064:	f003 0310 	and.w	r3, r3, #16
 8002068:	603b      	str	r3, [r7, #0]
 800206a:	683b      	ldr	r3, [r7, #0]

	/* Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB,
 800206c:	2201      	movs	r2, #1
 800206e:	f245 0106 	movw	r1, #20486	@ 0x5006
 8002072:	481d      	ldr	r0, [pc, #116]	@ (80020e8 <MX_GPIO_Init+0x128>)
 8002074:	f007 fd7a 	bl	8009b6c <HAL_GPIO_WritePin>
			SPI2_DC_Pin | KeyRow_1_Pin | SPI2_CS_Pin | SPI2_RST_Pin,
			GPIO_PIN_SET);
	HAL_GPIO_WritePin(GPIOE,
 8002078:	2201      	movs	r2, #1
 800207a:	f44f 61f0 	mov.w	r1, #1920	@ 0x780
 800207e:	481b      	ldr	r0, [pc, #108]	@ (80020ec <MX_GPIO_Init+0x12c>)
 8002080:	f007 fd74 	bl	8009b6c <HAL_GPIO_WritePin>
			KeyRow_2_Pin | KeyRow_3_Pin | KeyRow_4_Pin | KeyRow_5_Pin,
			GPIO_PIN_SET);

	/* Configure GPIO pins : SPI2_DC_Pin KeyRow_1_Pin SPI2_CS_Pin SPI2_RST_Pin */
	GPIO_InitStruct.Pin = SPI2_DC_Pin | KeyRow_1_Pin | SPI2_CS_Pin
 8002084:	f245 0306 	movw	r3, #20486	@ 0x5006
 8002088:	617b      	str	r3, [r7, #20]
			| SPI2_RST_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800208a:	2301      	movs	r3, #1
 800208c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800208e:	2300      	movs	r3, #0
 8002090:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002092:	2302      	movs	r3, #2
 8002094:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002096:	f107 0314 	add.w	r3, r7, #20
 800209a:	4619      	mov	r1, r3
 800209c:	4812      	ldr	r0, [pc, #72]	@ (80020e8 <MX_GPIO_Init+0x128>)
 800209e:	f007 fb9d 	bl	80097dc <HAL_GPIO_Init>

	/* Configure GPIO pins : KeyRow_2_Pin KeyRow_3_Pin KeyRow_4_Pin KeyRow_5_Pin */
	GPIO_InitStruct.Pin = KeyRow_2_Pin | KeyRow_3_Pin | KeyRow_4_Pin
 80020a2:	f44f 63f0 	mov.w	r3, #1920	@ 0x780
 80020a6:	617b      	str	r3, [r7, #20]
			| KeyRow_5_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020a8:	2301      	movs	r3, #1
 80020aa:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ac:	2300      	movs	r3, #0
 80020ae:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80020b0:	2302      	movs	r3, #2
 80020b2:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80020b4:	f107 0314 	add.w	r3, r7, #20
 80020b8:	4619      	mov	r1, r3
 80020ba:	480c      	ldr	r0, [pc, #48]	@ (80020ec <MX_GPIO_Init+0x12c>)
 80020bc:	f007 fb8e 	bl	80097dc <HAL_GPIO_Init>

	/* Configure GPIO pins : KeyCol_1_Pin KeyCol_2_Pin KeyCol_3_Pin KeyCol_4_Pin */
	GPIO_InitStruct.Pin = KeyCol_1_Pin | KeyCol_2_Pin | KeyCol_3_Pin
 80020c0:	f44f 43f0 	mov.w	r3, #30720	@ 0x7800
 80020c4:	617b      	str	r3, [r7, #20]
			| KeyCol_4_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020c6:	2300      	movs	r3, #0
 80020c8:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 80020ca:	2301      	movs	r3, #1
 80020cc:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80020ce:	f107 0314 	add.w	r3, r7, #20
 80020d2:	4619      	mov	r1, r3
 80020d4:	4805      	ldr	r0, [pc, #20]	@ (80020ec <MX_GPIO_Init+0x12c>)
 80020d6:	f007 fb81 	bl	80097dc <HAL_GPIO_Init>
}
 80020da:	bf00      	nop
 80020dc:	3728      	adds	r7, #40	@ 0x28
 80020de:	46bd      	mov	sp, r7
 80020e0:	bd80      	pop	{r7, pc}
 80020e2:	bf00      	nop
 80020e4:	58024400 	.word	0x58024400
 80020e8:	58020400 	.word	0x58020400
 80020ec:	58021000 	.word	0x58021000

080020f0 <MPU_Config>:

/**
 * @brief MPU Configuration
 */
static void MPU_Config(void) {
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b084      	sub	sp, #16
 80020f4:	af00      	add	r7, sp, #0
	MPU_Region_InitTypeDef MPU_InitStruct = { 0 };
 80020f6:	463b      	mov	r3, r7
 80020f8:	2200      	movs	r2, #0
 80020fa:	601a      	str	r2, [r3, #0]
 80020fc:	605a      	str	r2, [r3, #4]
 80020fe:	609a      	str	r2, [r3, #8]
 8002100:	60da      	str	r2, [r3, #12]

	/* Disables the MPU */
	HAL_MPU_Disable();
 8002102:	f004 fc9d 	bl	8006a40 <HAL_MPU_Disable>

	/** Initializes and configures the Region and the memory to be protected
	 */
	MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8002106:	2301      	movs	r3, #1
 8002108:	703b      	strb	r3, [r7, #0]
	MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 800210a:	2300      	movs	r3, #0
 800210c:	707b      	strb	r3, [r7, #1]
	MPU_InitStruct.BaseAddress = 0x24000000;
 800210e:	f04f 5310 	mov.w	r3, #603979776	@ 0x24000000
 8002112:	607b      	str	r3, [r7, #4]
	MPU_InitStruct.Size = MPU_REGION_SIZE_512KB;
 8002114:	2312      	movs	r3, #18
 8002116:	723b      	strb	r3, [r7, #8]
	MPU_InitStruct.SubRegionDisable = 0x00;
 8002118:	2300      	movs	r3, #0
 800211a:	727b      	strb	r3, [r7, #9]
	MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 800211c:	2303      	movs	r3, #3
 800211e:	72fb      	strb	r3, [r7, #11]
	MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 8002120:	2300      	movs	r3, #0
 8002122:	733b      	strb	r3, [r7, #12]
	MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 8002124:	2300      	movs	r3, #0
 8002126:	737b      	strb	r3, [r7, #13]
	MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 8002128:	2301      	movs	r3, #1
 800212a:	73bb      	strb	r3, [r7, #14]
	MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 800212c:	2301      	movs	r3, #1
 800212e:	73fb      	strb	r3, [r7, #15]

	HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8002130:	463b      	mov	r3, r7
 8002132:	4618      	mov	r0, r3
 8002134:	f004 fcbc 	bl	8006ab0 <HAL_MPU_ConfigRegion>
	/* Enables the MPU */
	HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8002138:	2004      	movs	r0, #4
 800213a:	f004 fc99 	bl	8006a70 <HAL_MPU_Enable>
}
 800213e:	bf00      	nop
 8002140:	3710      	adds	r7, #16
 8002142:	46bd      	mov	sp, r7
 8002144:	bd80      	pop	{r7, pc}

08002146 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8002146:	b580      	push	{r7, lr}
 8002148:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800214a:	b672      	cpsid	i
}
 800214c:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	__disable_irq();
	while (1) {
		CDC_LOG_Task();
 800214e:	f7fe fce5 	bl	8000b1c <CDC_LOG_Task>
 8002152:	e7fc      	b.n	800214e <Error_Handler+0x8>

08002154 <PumpProto_Task>:
    const PumpProtoVTable *vt;
    void *ctx;
} PumpProto;

static inline void PumpProto_Task(PumpProto *p)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b082      	sub	sp, #8
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
    if (p && p->vt && p->vt->task) p->vt->task(p->ctx);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2b00      	cmp	r3, #0
 8002160:	d00f      	beq.n	8002182 <PumpProto_Task+0x2e>
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	2b00      	cmp	r3, #0
 8002168:	d00b      	beq.n	8002182 <PumpProto_Task+0x2e>
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	2b00      	cmp	r3, #0
 8002172:	d006      	beq.n	8002182 <PumpProto_Task+0x2e>
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	687a      	ldr	r2, [r7, #4]
 800217c:	6852      	ldr	r2, [r2, #4]
 800217e:	4610      	mov	r0, r2
 8002180:	4798      	blx	r3
}
 8002182:	bf00      	nop
 8002184:	3708      	adds	r7, #8
 8002186:	46bd      	mov	sp, r7
 8002188:	bd80      	pop	{r7, pc}

0800218a <PumpProto_IsIdle>:

static inline bool PumpProto_IsIdle(PumpProto *p)
{
 800218a:	b580      	push	{r7, lr}
 800218c:	b082      	sub	sp, #8
 800218e:	af00      	add	r7, sp, #0
 8002190:	6078      	str	r0, [r7, #4]
    if (p && p->vt && p->vt->is_idle) return p->vt->is_idle(p->ctx);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	2b00      	cmp	r3, #0
 8002196:	d011      	beq.n	80021bc <PumpProto_IsIdle+0x32>
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	2b00      	cmp	r3, #0
 800219e:	d00d      	beq.n	80021bc <PumpProto_IsIdle+0x32>
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	685b      	ldr	r3, [r3, #4]
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d008      	beq.n	80021bc <PumpProto_IsIdle+0x32>
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	685b      	ldr	r3, [r3, #4]
 80021b0:	687a      	ldr	r2, [r7, #4]
 80021b2:	6852      	ldr	r2, [r2, #4]
 80021b4:	4610      	mov	r0, r2
 80021b6:	4798      	blx	r3
 80021b8:	4603      	mov	r3, r0
 80021ba:	e000      	b.n	80021be <PumpProto_IsIdle+0x34>
    return false;
 80021bc:	2300      	movs	r3, #0
}
 80021be:	4618      	mov	r0, r3
 80021c0:	3708      	adds	r7, #8
 80021c2:	46bd      	mov	sp, r7
 80021c4:	bd80      	pop	{r7, pc}

080021c6 <PumpProto_PollStatus>:

static inline PumpProtoResult PumpProto_PollStatus(PumpProto *p, uint8_t ctrl, uint8_t slave)
{
 80021c6:	b580      	push	{r7, lr}
 80021c8:	b082      	sub	sp, #8
 80021ca:	af00      	add	r7, sp, #0
 80021cc:	6078      	str	r0, [r7, #4]
 80021ce:	460b      	mov	r3, r1
 80021d0:	70fb      	strb	r3, [r7, #3]
 80021d2:	4613      	mov	r3, r2
 80021d4:	70bb      	strb	r3, [r7, #2]
    if (p == NULL || p->vt == NULL || p->vt->send_poll_status == NULL) return PUMP_PROTO_ERR;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d008      	beq.n	80021ee <PumpProto_PollStatus+0x28>
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d004      	beq.n	80021ee <PumpProto_PollStatus+0x28>
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	689b      	ldr	r3, [r3, #8]
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d101      	bne.n	80021f2 <PumpProto_PollStatus+0x2c>
 80021ee:	2302      	movs	r3, #2
 80021f0:	e008      	b.n	8002204 <PumpProto_PollStatus+0x3e>
    return p->vt->send_poll_status(p->ctx, ctrl, slave);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	689b      	ldr	r3, [r3, #8]
 80021f8:	687a      	ldr	r2, [r7, #4]
 80021fa:	6850      	ldr	r0, [r2, #4]
 80021fc:	78ba      	ldrb	r2, [r7, #2]
 80021fe:	78f9      	ldrb	r1, [r7, #3]
 8002200:	4798      	blx	r3
 8002202:	4603      	mov	r3, r0
}
 8002204:	4618      	mov	r0, r3
 8002206:	3708      	adds	r7, #8
 8002208:	46bd      	mov	sp, r7
 800220a:	bd80      	pop	{r7, pc}

0800220c <PumpProto_PopEvent>:
    if (p == NULL || p->vt == NULL || p->vt->request_totalizer == NULL) return PUMP_PROTO_ERR;
    return p->vt->request_totalizer(p->ctx, ctrl, slave, nozzle);
}

static inline bool PumpProto_PopEvent(PumpProto *p, PumpEvent *out)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b082      	sub	sp, #8
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
 8002214:	6039      	str	r1, [r7, #0]
    if (p && p->vt && p->vt->pop_event) return p->vt->pop_event(p->ctx, out);
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	2b00      	cmp	r3, #0
 800221a:	d012      	beq.n	8002242 <PumpProto_PopEvent+0x36>
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	2b00      	cmp	r3, #0
 8002222:	d00e      	beq.n	8002242 <PumpProto_PopEvent+0x36>
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	691b      	ldr	r3, [r3, #16]
 800222a:	2b00      	cmp	r3, #0
 800222c:	d009      	beq.n	8002242 <PumpProto_PopEvent+0x36>
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	691b      	ldr	r3, [r3, #16]
 8002234:	687a      	ldr	r2, [r7, #4]
 8002236:	6852      	ldr	r2, [r2, #4]
 8002238:	6839      	ldr	r1, [r7, #0]
 800223a:	4610      	mov	r0, r2
 800223c:	4798      	blx	r3
 800223e:	4603      	mov	r3, r0
 8002240:	e000      	b.n	8002244 <PumpProto_PopEvent+0x38>
    return false;
 8002242:	2300      	movs	r3, #0
}
 8002244:	4618      	mov	r0, r3
 8002246:	3708      	adds	r7, #8
 8002248:	46bd      	mov	sp, r7
 800224a:	bd80      	pop	{r7, pc}

0800224c <PumpMgr_Init>:
#include "stm32h7xx_hal.h"
#include <string.h>
#include <stdio.h>

void PumpMgr_Init(PumpMgr *m, uint32_t poll_period_ms)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	b084      	sub	sp, #16
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
 8002254:	6039      	str	r1, [r7, #0]
    if (m == NULL) return;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	2b00      	cmp	r3, #0
 800225a:	d018      	beq.n	800228e <PumpMgr_Init+0x42>
    memset(m, 0, sizeof(*m));
 800225c:	2298      	movs	r2, #152	@ 0x98
 800225e:	2100      	movs	r1, #0
 8002260:	6878      	ldr	r0, [r7, #4]
 8002262:	f016 fba3 	bl	80189ac <memset>
    m->poll_period_ms = poll_period_ms;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	683a      	ldr	r2, [r7, #0]
 800226a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    for (uint8_t i = 0u; i < (uint8_t)PUMP_MGR_MAX_PUMPS; i++)
 800226e:	2300      	movs	r3, #0
 8002270:	73fb      	strb	r3, [r7, #15]
 8002272:	e008      	b.n	8002286 <PumpMgr_Init+0x3a>
    {
        m->next_poll_ms[i] = 0u;
 8002274:	7bfa      	ldrb	r2, [r7, #15]
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	3222      	adds	r2, #34	@ 0x22
 800227a:	2100      	movs	r1, #0
 800227c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (uint8_t i = 0u; i < (uint8_t)PUMP_MGR_MAX_PUMPS; i++)
 8002280:	7bfb      	ldrb	r3, [r7, #15]
 8002282:	3301      	adds	r3, #1
 8002284:	73fb      	strb	r3, [r7, #15]
 8002286:	7bfb      	ldrb	r3, [r7, #15]
 8002288:	2b03      	cmp	r3, #3
 800228a:	d9f3      	bls.n	8002274 <PumpMgr_Init+0x28>
 800228c:	e000      	b.n	8002290 <PumpMgr_Init+0x44>
    if (m == NULL) return;
 800228e:	bf00      	nop
    }
}
 8002290:	3710      	adds	r7, #16
 8002292:	46bd      	mov	sp, r7
 8002294:	bd80      	pop	{r7, pc}

08002296 <PumpMgr_Add>:

bool PumpMgr_Add(PumpMgr *m, uint8_t id, PumpProto *proto, uint8_t ctrl_addr, uint8_t slave_addr)
{
 8002296:	b580      	push	{r7, lr}
 8002298:	b086      	sub	sp, #24
 800229a:	af00      	add	r7, sp, #0
 800229c:	60f8      	str	r0, [r7, #12]
 800229e:	607a      	str	r2, [r7, #4]
 80022a0:	461a      	mov	r2, r3
 80022a2:	460b      	mov	r3, r1
 80022a4:	72fb      	strb	r3, [r7, #11]
 80022a6:	4613      	mov	r3, r2
 80022a8:	72bb      	strb	r3, [r7, #10]
    if (m == NULL || proto == NULL) return false;
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d002      	beq.n	80022b6 <PumpMgr_Add+0x20>
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d101      	bne.n	80022ba <PumpMgr_Add+0x24>
 80022b6:	2300      	movs	r3, #0
 80022b8:	e05d      	b.n	8002376 <PumpMgr_Add+0xe0>
    if (m->count >= (uint8_t)PUMP_MGR_MAX_PUMPS) return false;
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80022c0:	2b03      	cmp	r3, #3
 80022c2:	d901      	bls.n	80022c8 <PumpMgr_Add+0x32>
 80022c4:	2300      	movs	r3, #0
 80022c6:	e056      	b.n	8002376 <PumpMgr_Add+0xe0>

    /* Ensure unique id */
    for (uint8_t i = 0u; i < m->count; i++)
 80022c8:	2300      	movs	r3, #0
 80022ca:	75fb      	strb	r3, [r7, #23]
 80022cc:	e00c      	b.n	80022e8 <PumpMgr_Add+0x52>
    {
        if (m->pumps[i].id == id) return false;
 80022ce:	7dfb      	ldrb	r3, [r7, #23]
 80022d0:	68fa      	ldr	r2, [r7, #12]
 80022d2:	015b      	lsls	r3, r3, #5
 80022d4:	4413      	add	r3, r2
 80022d6:	781b      	ldrb	r3, [r3, #0]
 80022d8:	7afa      	ldrb	r2, [r7, #11]
 80022da:	429a      	cmp	r2, r3
 80022dc:	d101      	bne.n	80022e2 <PumpMgr_Add+0x4c>
 80022de:	2300      	movs	r3, #0
 80022e0:	e049      	b.n	8002376 <PumpMgr_Add+0xe0>
    for (uint8_t i = 0u; i < m->count; i++)
 80022e2:	7dfb      	ldrb	r3, [r7, #23]
 80022e4:	3301      	adds	r3, #1
 80022e6:	75fb      	strb	r3, [r7, #23]
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80022ee:	7dfa      	ldrb	r2, [r7, #23]
 80022f0:	429a      	cmp	r2, r3
 80022f2:	d3ec      	bcc.n	80022ce <PumpMgr_Add+0x38>
    }

    PumpDevice *d = &m->pumps[m->count];
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80022fa:	015b      	lsls	r3, r3, #5
 80022fc:	68fa      	ldr	r2, [r7, #12]
 80022fe:	4413      	add	r3, r2
 8002300:	613b      	str	r3, [r7, #16]
    memset(d, 0, sizeof(*d));
 8002302:	2220      	movs	r2, #32
 8002304:	2100      	movs	r1, #0
 8002306:	6938      	ldr	r0, [r7, #16]
 8002308:	f016 fb50 	bl	80189ac <memset>
    d->id = id;
 800230c:	693b      	ldr	r3, [r7, #16]
 800230e:	7afa      	ldrb	r2, [r7, #11]
 8002310:	701a      	strb	r2, [r3, #0]
    d->proto = *proto;  /* Copy struct */
 8002312:	693b      	ldr	r3, [r7, #16]
 8002314:	687a      	ldr	r2, [r7, #4]
 8002316:	3304      	adds	r3, #4
 8002318:	e892 0003 	ldmia.w	r2, {r0, r1}
 800231c:	e883 0003 	stmia.w	r3, {r0, r1}
    d->ctrl_addr = ctrl_addr;
 8002320:	693b      	ldr	r3, [r7, #16]
 8002322:	7aba      	ldrb	r2, [r7, #10]
 8002324:	731a      	strb	r2, [r3, #12]
    d->slave_addr = slave_addr;
 8002326:	693b      	ldr	r3, [r7, #16]
 8002328:	f897 2020 	ldrb.w	r2, [r7, #32]
 800232c:	735a      	strb	r2, [r3, #13]
    d->price = 0u;
 800232e:	693b      	ldr	r3, [r7, #16]
 8002330:	2200      	movs	r2, #0
 8002332:	611a      	str	r2, [r3, #16]
    d->status = 0u;
 8002334:	693b      	ldr	r3, [r7, #16]
 8002336:	2200      	movs	r2, #0
 8002338:	751a      	strb	r2, [r3, #20]
    d->nozzle = 0u;
 800233a:	693b      	ldr	r3, [r7, #16]
 800233c:	2200      	movs	r2, #0
 800233e:	755a      	strb	r2, [r3, #21]
    d->last_status_ms = 0u;
 8002340:	693b      	ldr	r3, [r7, #16]
 8002342:	2200      	movs	r2, #0
 8002344:	619a      	str	r2, [r3, #24]
    d->last_error = 0u;
 8002346:	693b      	ldr	r3, [r7, #16]
 8002348:	2200      	movs	r2, #0
 800234a:	771a      	strb	r2, [r3, #28]
    d->fail_count = 0u;
 800234c:	693b      	ldr	r3, [r7, #16]
 800234e:	2200      	movs	r2, #0
 8002350:	775a      	strb	r2, [r3, #29]

    m->next_poll_ms[m->count] = 0u;
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8002358:	461a      	mov	r2, r3
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	3222      	adds	r2, #34	@ 0x22
 800235e:	2100      	movs	r1, #0
 8002360:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    m->count++;
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800236a:	3301      	adds	r3, #1
 800236c:	b2da      	uxtb	r2, r3
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    return true;
 8002374:	2301      	movs	r3, #1
}
 8002376:	4618      	mov	r0, r3
 8002378:	3718      	adds	r7, #24
 800237a:	46bd      	mov	sp, r7
 800237c:	bd80      	pop	{r7, pc}

0800237e <PumpMgr_Get>:

PumpDevice *PumpMgr_Get(PumpMgr *m, uint8_t id)
{
 800237e:	b480      	push	{r7}
 8002380:	b085      	sub	sp, #20
 8002382:	af00      	add	r7, sp, #0
 8002384:	6078      	str	r0, [r7, #4]
 8002386:	460b      	mov	r3, r1
 8002388:	70fb      	strb	r3, [r7, #3]
    if (m == NULL) return NULL;
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	2b00      	cmp	r3, #0
 800238e:	d101      	bne.n	8002394 <PumpMgr_Get+0x16>
 8002390:	2300      	movs	r3, #0
 8002392:	e019      	b.n	80023c8 <PumpMgr_Get+0x4a>
    for (uint8_t i = 0u; i < m->count; i++)
 8002394:	2300      	movs	r3, #0
 8002396:	73fb      	strb	r3, [r7, #15]
 8002398:	e00f      	b.n	80023ba <PumpMgr_Get+0x3c>
    {
        if (m->pumps[i].id == id) return &m->pumps[i];
 800239a:	7bfb      	ldrb	r3, [r7, #15]
 800239c:	687a      	ldr	r2, [r7, #4]
 800239e:	015b      	lsls	r3, r3, #5
 80023a0:	4413      	add	r3, r2
 80023a2:	781b      	ldrb	r3, [r3, #0]
 80023a4:	78fa      	ldrb	r2, [r7, #3]
 80023a6:	429a      	cmp	r2, r3
 80023a8:	d104      	bne.n	80023b4 <PumpMgr_Get+0x36>
 80023aa:	7bfb      	ldrb	r3, [r7, #15]
 80023ac:	015b      	lsls	r3, r3, #5
 80023ae:	687a      	ldr	r2, [r7, #4]
 80023b0:	4413      	add	r3, r2
 80023b2:	e009      	b.n	80023c8 <PumpMgr_Get+0x4a>
    for (uint8_t i = 0u; i < m->count; i++)
 80023b4:	7bfb      	ldrb	r3, [r7, #15]
 80023b6:	3301      	adds	r3, #1
 80023b8:	73fb      	strb	r3, [r7, #15]
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80023c0:	7bfa      	ldrb	r2, [r7, #15]
 80023c2:	429a      	cmp	r2, r3
 80023c4:	d3e9      	bcc.n	800239a <PumpMgr_Get+0x1c>
    }
    return NULL;
 80023c6:	2300      	movs	r3, #0
}
 80023c8:	4618      	mov	r0, r3
 80023ca:	3714      	adds	r7, #20
 80023cc:	46bd      	mov	sp, r7
 80023ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d2:	4770      	bx	lr

080023d4 <PumpMgr_GetConst>:

const PumpDevice *PumpMgr_GetConst(const PumpMgr *m, uint8_t id)
{
 80023d4:	b480      	push	{r7}
 80023d6:	b085      	sub	sp, #20
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
 80023dc:	460b      	mov	r3, r1
 80023de:	70fb      	strb	r3, [r7, #3]
    if (m == NULL) return NULL;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d101      	bne.n	80023ea <PumpMgr_GetConst+0x16>
 80023e6:	2300      	movs	r3, #0
 80023e8:	e019      	b.n	800241e <PumpMgr_GetConst+0x4a>
    for (uint8_t i = 0u; i < m->count; i++)
 80023ea:	2300      	movs	r3, #0
 80023ec:	73fb      	strb	r3, [r7, #15]
 80023ee:	e00f      	b.n	8002410 <PumpMgr_GetConst+0x3c>
    {
        if (m->pumps[i].id == id) return &m->pumps[i];
 80023f0:	7bfb      	ldrb	r3, [r7, #15]
 80023f2:	687a      	ldr	r2, [r7, #4]
 80023f4:	015b      	lsls	r3, r3, #5
 80023f6:	4413      	add	r3, r2
 80023f8:	781b      	ldrb	r3, [r3, #0]
 80023fa:	78fa      	ldrb	r2, [r7, #3]
 80023fc:	429a      	cmp	r2, r3
 80023fe:	d104      	bne.n	800240a <PumpMgr_GetConst+0x36>
 8002400:	7bfb      	ldrb	r3, [r7, #15]
 8002402:	015b      	lsls	r3, r3, #5
 8002404:	687a      	ldr	r2, [r7, #4]
 8002406:	4413      	add	r3, r2
 8002408:	e009      	b.n	800241e <PumpMgr_GetConst+0x4a>
    for (uint8_t i = 0u; i < m->count; i++)
 800240a:	7bfb      	ldrb	r3, [r7, #15]
 800240c:	3301      	adds	r3, #1
 800240e:	73fb      	strb	r3, [r7, #15]
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8002416:	7bfa      	ldrb	r2, [r7, #15]
 8002418:	429a      	cmp	r2, r3
 800241a:	d3e9      	bcc.n	80023f0 <PumpMgr_GetConst+0x1c>
    }
    return NULL;
 800241c:	2300      	movs	r3, #0
}
 800241e:	4618      	mov	r0, r3
 8002420:	3714      	adds	r7, #20
 8002422:	46bd      	mov	sp, r7
 8002424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002428:	4770      	bx	lr

0800242a <PumpMgr_SetPrice>:

bool PumpMgr_SetPrice(PumpMgr *m, uint8_t id, uint32_t price)
{
 800242a:	b580      	push	{r7, lr}
 800242c:	b086      	sub	sp, #24
 800242e:	af00      	add	r7, sp, #0
 8002430:	60f8      	str	r0, [r7, #12]
 8002432:	460b      	mov	r3, r1
 8002434:	607a      	str	r2, [r7, #4]
 8002436:	72fb      	strb	r3, [r7, #11]
    PumpDevice *d = PumpMgr_Get(m, id);
 8002438:	7afb      	ldrb	r3, [r7, #11]
 800243a:	4619      	mov	r1, r3
 800243c:	68f8      	ldr	r0, [r7, #12]
 800243e:	f7ff ff9e 	bl	800237e <PumpMgr_Get>
 8002442:	6178      	str	r0, [r7, #20]
    if (d == NULL) return false;
 8002444:	697b      	ldr	r3, [r7, #20]
 8002446:	2b00      	cmp	r3, #0
 8002448:	d101      	bne.n	800244e <PumpMgr_SetPrice+0x24>
 800244a:	2300      	movs	r3, #0
 800244c:	e003      	b.n	8002456 <PumpMgr_SetPrice+0x2c>
    d->price = price;
 800244e:	697b      	ldr	r3, [r7, #20]
 8002450:	687a      	ldr	r2, [r7, #4]
 8002452:	611a      	str	r2, [r3, #16]
    return true;
 8002454:	2301      	movs	r3, #1
}
 8002456:	4618      	mov	r0, r3
 8002458:	3718      	adds	r7, #24
 800245a:	46bd      	mov	sp, r7
 800245c:	bd80      	pop	{r7, pc}

0800245e <PumpMgr_SetSlaveAddr>:
    if (d == NULL) return 0u;
    return d->price;
}

bool PumpMgr_SetSlaveAddr(PumpMgr *m, uint8_t id, uint8_t slave_addr)
{
 800245e:	b580      	push	{r7, lr}
 8002460:	b084      	sub	sp, #16
 8002462:	af00      	add	r7, sp, #0
 8002464:	6078      	str	r0, [r7, #4]
 8002466:	460b      	mov	r3, r1
 8002468:	70fb      	strb	r3, [r7, #3]
 800246a:	4613      	mov	r3, r2
 800246c:	70bb      	strb	r3, [r7, #2]
    PumpDevice *d = PumpMgr_Get(m, id);
 800246e:	78fb      	ldrb	r3, [r7, #3]
 8002470:	4619      	mov	r1, r3
 8002472:	6878      	ldr	r0, [r7, #4]
 8002474:	f7ff ff83 	bl	800237e <PumpMgr_Get>
 8002478:	60f8      	str	r0, [r7, #12]
    if (d == NULL) return false;
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	2b00      	cmp	r3, #0
 800247e:	d101      	bne.n	8002484 <PumpMgr_SetSlaveAddr+0x26>
 8002480:	2300      	movs	r3, #0
 8002482:	e003      	b.n	800248c <PumpMgr_SetSlaveAddr+0x2e>
    d->slave_addr = slave_addr;
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	78ba      	ldrb	r2, [r7, #2]
 8002488:	735a      	strb	r2, [r3, #13]
    return true;
 800248a:	2301      	movs	r3, #1
}
 800248c:	4618      	mov	r0, r3
 800248e:	3710      	adds	r7, #16
 8002490:	46bd      	mov	sp, r7
 8002492:	bd80      	pop	{r7, pc}

08002494 <PumpMgr_SetCtrlAddr>:
    if (d == NULL) return 0u;
    return d->slave_addr;
}

bool PumpMgr_SetCtrlAddr(PumpMgr *m, uint8_t id, uint8_t ctrl_addr)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b084      	sub	sp, #16
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
 800249c:	460b      	mov	r3, r1
 800249e:	70fb      	strb	r3, [r7, #3]
 80024a0:	4613      	mov	r3, r2
 80024a2:	70bb      	strb	r3, [r7, #2]
    PumpDevice *d = PumpMgr_Get(m, id);
 80024a4:	78fb      	ldrb	r3, [r7, #3]
 80024a6:	4619      	mov	r1, r3
 80024a8:	6878      	ldr	r0, [r7, #4]
 80024aa:	f7ff ff68 	bl	800237e <PumpMgr_Get>
 80024ae:	60f8      	str	r0, [r7, #12]
    if (d == NULL) return false;
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d101      	bne.n	80024ba <PumpMgr_SetCtrlAddr+0x26>
 80024b6:	2300      	movs	r3, #0
 80024b8:	e003      	b.n	80024c2 <PumpMgr_SetCtrlAddr+0x2e>
    d->ctrl_addr = ctrl_addr;
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	78ba      	ldrb	r2, [r7, #2]
 80024be:	731a      	strb	r2, [r3, #12]
    return true;
 80024c0:	2301      	movs	r3, #1
}
 80024c2:	4618      	mov	r0, r3
 80024c4:	3710      	adds	r7, #16
 80024c6:	46bd      	mov	sp, r7
 80024c8:	bd80      	pop	{r7, pc}
	...

080024cc <pumpmgr_handle_event>:

    return PUMP_PROTO_ERR;
}

static void pumpmgr_handle_event(PumpMgr *m, const PumpEvent *ev)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b084      	sub	sp, #16
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
 80024d4:	6039      	str	r1, [r7, #0]
    if (m == NULL || ev == NULL) return;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d04c      	beq.n	8002576 <pumpmgr_handle_event+0xaa>
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d049      	beq.n	8002576 <pumpmgr_handle_event+0xaa>

    /* Find matching device by address */
    for (uint8_t i = 0u; i < m->count; i++)
 80024e2:	2300      	movs	r3, #0
 80024e4:	73fb      	strb	r3, [r7, #15]
 80024e6:	e03f      	b.n	8002568 <pumpmgr_handle_event+0x9c>
    {
        PumpDevice *d = &m->pumps[i];
 80024e8:	7bfb      	ldrb	r3, [r7, #15]
 80024ea:	015b      	lsls	r3, r3, #5
 80024ec:	687a      	ldr	r2, [r7, #4]
 80024ee:	4413      	add	r3, r2
 80024f0:	60bb      	str	r3, [r7, #8]
        if (d->ctrl_addr == ev->ctrl_addr && d->slave_addr == ev->slave_addr)
 80024f2:	68bb      	ldr	r3, [r7, #8]
 80024f4:	7b1a      	ldrb	r2, [r3, #12]
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	785b      	ldrb	r3, [r3, #1]
 80024fa:	429a      	cmp	r2, r3
 80024fc:	d131      	bne.n	8002562 <pumpmgr_handle_event+0x96>
 80024fe:	68bb      	ldr	r3, [r7, #8]
 8002500:	7b5a      	ldrb	r2, [r3, #13]
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	789b      	ldrb	r3, [r3, #2]
 8002506:	429a      	cmp	r2, r3
 8002508:	d12b      	bne.n	8002562 <pumpmgr_handle_event+0x96>
        {
            if (ev->type == PUMP_EVT_STATUS)
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	781b      	ldrb	r3, [r3, #0]
 800250e:	2b01      	cmp	r3, #1
 8002510:	d113      	bne.n	800253a <pumpmgr_handle_event+0x6e>
            {
                /* OLD format - no union */
                d->status = ev->status;
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	78da      	ldrb	r2, [r3, #3]
 8002516:	68bb      	ldr	r3, [r7, #8]
 8002518:	751a      	strb	r2, [r3, #20]
                d->nozzle = ev->nozzle;
 800251a:	683b      	ldr	r3, [r7, #0]
 800251c:	791a      	ldrb	r2, [r3, #4]
 800251e:	68bb      	ldr	r3, [r7, #8]
 8002520:	755a      	strb	r2, [r3, #21]
                d->last_status_ms = HAL_GetTick();
 8002522:	f004 f941 	bl	80067a8 <HAL_GetTick>
 8002526:	4602      	mov	r2, r0
 8002528:	68bb      	ldr	r3, [r7, #8]
 800252a:	619a      	str	r2, [r3, #24]
                d->last_error = 0u;
 800252c:	68bb      	ldr	r3, [r7, #8]
 800252e:	2200      	movs	r2, #0
 8002530:	771a      	strb	r2, [r3, #28]
                d->fail_count = 0u;
 8002532:	68bb      	ldr	r3, [r7, #8]
 8002534:	2200      	movs	r2, #0
 8002536:	775a      	strb	r2, [r3, #29]
 8002538:	e013      	b.n	8002562 <pumpmgr_handle_event+0x96>
            }
            else if (ev->type == PUMP_EVT_ERROR)
 800253a:	683b      	ldr	r3, [r7, #0]
 800253c:	781b      	ldrb	r3, [r3, #0]
 800253e:	2b02      	cmp	r3, #2
 8002540:	d108      	bne.n	8002554 <pumpmgr_handle_event+0x88>
            {
                /* OLD format - no union */
                d->last_error = ev->error_code;
 8002542:	683b      	ldr	r3, [r7, #0]
 8002544:	795a      	ldrb	r2, [r3, #5]
 8002546:	68bb      	ldr	r3, [r7, #8]
 8002548:	771a      	strb	r2, [r3, #28]
                d->fail_count = ev->fail_count;
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	799a      	ldrb	r2, [r3, #6]
 800254e:	68bb      	ldr	r3, [r7, #8]
 8002550:	775a      	strb	r2, [r3, #29]
 8002552:	e006      	b.n	8002562 <pumpmgr_handle_event+0x96>
            }
            else if (ev->type == PUMP_EVT_TOTALIZER)
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	781b      	ldrb	r3, [r3, #0]
 8002558:	2b03      	cmp	r3, #3
 800255a:	d102      	bne.n	8002562 <pumpmgr_handle_event+0x96>
            {
                /* Log totalizer event */
                CDC_Log("PumpMgr: Totalizer event");
 800255c:	4808      	ldr	r0, [pc, #32]	@ (8002580 <pumpmgr_handle_event+0xb4>)
 800255e:	f7fe fac9 	bl	8000af4 <CDC_Log>
    for (uint8_t i = 0u; i < m->count; i++)
 8002562:	7bfb      	ldrb	r3, [r7, #15]
 8002564:	3301      	adds	r3, #1
 8002566:	73fb      	strb	r3, [r7, #15]
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800256e:	7bfa      	ldrb	r2, [r7, #15]
 8002570:	429a      	cmp	r2, r3
 8002572:	d3b9      	bcc.n	80024e8 <pumpmgr_handle_event+0x1c>
 8002574:	e000      	b.n	8002578 <pumpmgr_handle_event+0xac>
    if (m == NULL || ev == NULL) return;
 8002576:	bf00      	nop
            }
        }
    }
}
 8002578:	3710      	adds	r7, #16
 800257a:	46bd      	mov	sp, r7
 800257c:	bd80      	pop	{r7, pc}
 800257e:	bf00      	nop
 8002580:	08019444 	.word	0x08019444

08002584 <PumpMgr_Task>:

    return false;
}

void PumpMgr_Task(PumpMgr *m)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b090      	sub	sp, #64	@ 0x40
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
    if (m == NULL) return;
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	2b00      	cmp	r3, #0
 8002590:	f000 80c0 	beq.w	8002714 <PumpMgr_Task+0x190>
    uint32_t now = HAL_GetTick();
 8002594:	f004 f908 	bl	80067a8 <HAL_GetTick>
 8002598:	6378      	str	r0, [r7, #52]	@ 0x34

    /* Build unique protocol list */
    PumpProto *protos[PUMP_MGR_MAX_PUMPS];
    uint8_t proto_count = 0u;
 800259a:	2300      	movs	r3, #0
 800259c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    for (uint8_t i = 0u; i < m->count; i++)
 80025a0:	2300      	movs	r3, #0
 80025a2:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 80025a6:	e041      	b.n	800262c <PumpMgr_Task+0xa8>
    {
        PumpProto *p = &m->pumps[i].proto;
 80025a8:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80025ac:	015b      	lsls	r3, r3, #5
 80025ae:	687a      	ldr	r2, [r7, #4]
 80025b0:	4413      	add	r3, r2
 80025b2:	3304      	adds	r3, #4
 80025b4:	62bb      	str	r3, [r7, #40]	@ 0x28

        bool seen = false;
 80025b6:	2300      	movs	r3, #0
 80025b8:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
        for (uint8_t j = 0u; j < proto_count; j++)
 80025bc:	2300      	movs	r3, #0
 80025be:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
 80025c2:	e012      	b.n	80025ea <PumpMgr_Task+0x66>
        {
            if (protos[j] == p)
 80025c4:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 80025c8:	009b      	lsls	r3, r3, #2
 80025ca:	3340      	adds	r3, #64	@ 0x40
 80025cc:	443b      	add	r3, r7
 80025ce:	f853 3c28 	ldr.w	r3, [r3, #-40]
 80025d2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80025d4:	429a      	cmp	r2, r3
 80025d6:	d103      	bne.n	80025e0 <PumpMgr_Task+0x5c>
            {
                seen = true;
 80025d8:	2301      	movs	r3, #1
 80025da:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
                break;
 80025de:	e00a      	b.n	80025f6 <PumpMgr_Task+0x72>
        for (uint8_t j = 0u; j < proto_count; j++)
 80025e0:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 80025e4:	3301      	adds	r3, #1
 80025e6:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
 80025ea:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 80025ee:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80025f2:	429a      	cmp	r2, r3
 80025f4:	d3e6      	bcc.n	80025c4 <PumpMgr_Task+0x40>
            }
        }

        if (!seen && proto_count < (uint8_t)PUMP_MGR_MAX_PUMPS)
 80025f6:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 80025fa:	f083 0301 	eor.w	r3, r3, #1
 80025fe:	b2db      	uxtb	r3, r3
 8002600:	2b00      	cmp	r3, #0
 8002602:	d00e      	beq.n	8002622 <PumpMgr_Task+0x9e>
 8002604:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8002608:	2b03      	cmp	r3, #3
 800260a:	d80a      	bhi.n	8002622 <PumpMgr_Task+0x9e>
        {
            protos[proto_count++] = p;
 800260c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8002610:	1c5a      	adds	r2, r3, #1
 8002612:	f887 203f 	strb.w	r2, [r7, #63]	@ 0x3f
 8002616:	009b      	lsls	r3, r3, #2
 8002618:	3340      	adds	r3, #64	@ 0x40
 800261a:	443b      	add	r3, r7
 800261c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800261e:	f843 2c28 	str.w	r2, [r3, #-40]
    for (uint8_t i = 0u; i < m->count; i++)
 8002622:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8002626:	3301      	adds	r3, #1
 8002628:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8002632:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 8002636:	429a      	cmp	r2, r3
 8002638:	d3b6      	bcc.n	80025a8 <PumpMgr_Task+0x24>
        }
    }

    /* 1) Drive protocols and consume their events */
    for (uint8_t i = 0u; i < proto_count; i++)
 800263a:	2300      	movs	r3, #0
 800263c:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
 8002640:	e01f      	b.n	8002682 <PumpMgr_Task+0xfe>
    {
        PumpProto *p = protos[i];
 8002642:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8002646:	009b      	lsls	r3, r3, #2
 8002648:	3340      	adds	r3, #64	@ 0x40
 800264a:	443b      	add	r3, r7
 800264c:	f853 3c28 	ldr.w	r3, [r3, #-40]
 8002650:	62fb      	str	r3, [r7, #44]	@ 0x2c
        PumpProto_Task(p);
 8002652:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002654:	f7ff fd7e 	bl	8002154 <PumpProto_Task>

        PumpEvent ev;
        while (PumpProto_PopEvent(p, &ev))
 8002658:	e005      	b.n	8002666 <PumpMgr_Task+0xe2>
        {
            pumpmgr_handle_event(m, &ev);
 800265a:	f107 030c 	add.w	r3, r7, #12
 800265e:	4619      	mov	r1, r3
 8002660:	6878      	ldr	r0, [r7, #4]
 8002662:	f7ff ff33 	bl	80024cc <pumpmgr_handle_event>
        while (PumpProto_PopEvent(p, &ev))
 8002666:	f107 030c 	add.w	r3, r7, #12
 800266a:	4619      	mov	r1, r3
 800266c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800266e:	f7ff fdcd 	bl	800220c <PumpProto_PopEvent>
 8002672:	4603      	mov	r3, r0
 8002674:	2b00      	cmp	r3, #0
 8002676:	d1f0      	bne.n	800265a <PumpMgr_Task+0xd6>
    for (uint8_t i = 0u; i < proto_count; i++)
 8002678:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800267c:	3301      	adds	r3, #1
 800267e:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
 8002682:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8002686:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800268a:	429a      	cmp	r2, r3
 800268c:	d3d9      	bcc.n	8002642 <PumpMgr_Task+0xbe>
        }
    }

    /* 2) Periodic polling */
    for (uint8_t i = 0u; i < m->count; i++)
 800268e:	2300      	movs	r3, #0
 8002690:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
 8002694:	e036      	b.n	8002704 <PumpMgr_Task+0x180>
    {
        PumpDevice *d = &m->pumps[i];
 8002696:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 800269a:	015b      	lsls	r3, r3, #5
 800269c:	687a      	ldr	r2, [r7, #4]
 800269e:	4413      	add	r3, r2
 80026a0:	633b      	str	r3, [r7, #48]	@ 0x30

        if (now < m->next_poll_ms[i]) continue;
 80026a2:	f897 203a 	ldrb.w	r2, [r7, #58]	@ 0x3a
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	3222      	adds	r2, #34	@ 0x22
 80026aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80026ae:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80026b0:	429a      	cmp	r2, r3
 80026b2:	d31f      	bcc.n	80026f4 <PumpMgr_Task+0x170>

        if (!PumpProto_IsIdle(&d->proto))
 80026b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026b6:	3304      	adds	r3, #4
 80026b8:	4618      	mov	r0, r3
 80026ba:	f7ff fd66 	bl	800218a <PumpProto_IsIdle>
 80026be:	4603      	mov	r3, r0
 80026c0:	f083 0301 	eor.w	r3, r3, #1
 80026c4:	b2db      	uxtb	r3, r3
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d116      	bne.n	80026f8 <PumpMgr_Task+0x174>
        {
            continue;
        }

        (void)PumpProto_PollStatus(&d->proto, d->ctrl_addr, d->slave_addr);
 80026ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026cc:	1d18      	adds	r0, r3, #4
 80026ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026d0:	7b19      	ldrb	r1, [r3, #12]
 80026d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026d4:	7b5b      	ldrb	r3, [r3, #13]
 80026d6:	461a      	mov	r2, r3
 80026d8:	f7ff fd75 	bl	80021c6 <PumpProto_PollStatus>
        m->next_poll_ms[i] = now + m->poll_period_ms;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	f8d3 1084 	ldr.w	r1, [r3, #132]	@ 0x84
 80026e2:	f897 203a 	ldrb.w	r2, [r7, #58]	@ 0x3a
 80026e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80026e8:	4419      	add	r1, r3
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	3222      	adds	r2, #34	@ 0x22
 80026ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80026f2:	e002      	b.n	80026fa <PumpMgr_Task+0x176>
        if (now < m->next_poll_ms[i]) continue;
 80026f4:	bf00      	nop
 80026f6:	e000      	b.n	80026fa <PumpMgr_Task+0x176>
            continue;
 80026f8:	bf00      	nop
    for (uint8_t i = 0u; i < m->count; i++)
 80026fa:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 80026fe:	3301      	adds	r3, #1
 8002700:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800270a:	f897 203a 	ldrb.w	r2, [r7, #58]	@ 0x3a
 800270e:	429a      	cmp	r2, r3
 8002710:	d3c1      	bcc.n	8002696 <PumpMgr_Task+0x112>
 8002712:	e000      	b.n	8002716 <PumpMgr_Task+0x192>
    if (m == NULL) return;
 8002714:	bf00      	nop
    }
}
 8002716:	3740      	adds	r7, #64	@ 0x40
 8002718:	46bd      	mov	sp, r7
 800271a:	bd80      	pop	{r7, pc}

0800271c <q_next>:
#include <stdio.h>

/* ===================== Small local helpers ===================== */

static uint8_t q_next(uint8_t v)
{
 800271c:	b480      	push	{r7}
 800271e:	b083      	sub	sp, #12
 8002720:	af00      	add	r7, sp, #0
 8002722:	4603      	mov	r3, r0
 8002724:	71fb      	strb	r3, [r7, #7]
    return (uint8_t)((uint8_t)(v + 1u) % (uint8_t)PUMP_GKL_EVTQ_LEN);
 8002726:	79fb      	ldrb	r3, [r7, #7]
 8002728:	3301      	adds	r3, #1
 800272a:	b2db      	uxtb	r3, r3
 800272c:	f003 0307 	and.w	r3, r3, #7
 8002730:	b2db      	uxtb	r3, r3
}
 8002732:	4618      	mov	r0, r3
 8002734:	370c      	adds	r7, #12
 8002736:	46bd      	mov	sp, r7
 8002738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273c:	4770      	bx	lr

0800273e <q_is_full>:

static bool q_is_full(PumpProtoGKL *gkl)
{
 800273e:	b580      	push	{r7, lr}
 8002740:	b082      	sub	sp, #8
 8002742:	af00      	add	r7, sp, #0
 8002744:	6078      	str	r0, [r7, #4]
    return (q_next(gkl->q_head) == gkl->q_tail);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	f893 3308 	ldrb.w	r3, [r3, #776]	@ 0x308
 800274c:	4618      	mov	r0, r3
 800274e:	f7ff ffe5 	bl	800271c <q_next>
 8002752:	4603      	mov	r3, r0
 8002754:	461a      	mov	r2, r3
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	f893 3309 	ldrb.w	r3, [r3, #777]	@ 0x309
 800275c:	429a      	cmp	r2, r3
 800275e:	bf0c      	ite	eq
 8002760:	2301      	moveq	r3, #1
 8002762:	2300      	movne	r3, #0
 8002764:	b2db      	uxtb	r3, r3
}
 8002766:	4618      	mov	r0, r3
 8002768:	3708      	adds	r7, #8
 800276a:	46bd      	mov	sp, r7
 800276c:	bd80      	pop	{r7, pc}

0800276e <q_is_empty>:

static bool q_is_empty(PumpProtoGKL *gkl)
{
 800276e:	b480      	push	{r7}
 8002770:	b083      	sub	sp, #12
 8002772:	af00      	add	r7, sp, #0
 8002774:	6078      	str	r0, [r7, #4]
    return (gkl->q_head == gkl->q_tail);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	f893 2308 	ldrb.w	r2, [r3, #776]	@ 0x308
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	f893 3309 	ldrb.w	r3, [r3, #777]	@ 0x309
 8002782:	429a      	cmp	r2, r3
 8002784:	bf0c      	ite	eq
 8002786:	2301      	moveq	r3, #1
 8002788:	2300      	movne	r3, #0
 800278a:	b2db      	uxtb	r3, r3
}
 800278c:	4618      	mov	r0, r3
 800278e:	370c      	adds	r7, #12
 8002790:	46bd      	mov	sp, r7
 8002792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002796:	4770      	bx	lr

08002798 <q_push>:

static void q_push(PumpProtoGKL *gkl, const PumpEvent *e)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b082      	sub	sp, #8
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
 80027a0:	6039      	str	r1, [r7, #0]
    if (gkl == NULL || e == NULL) return;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d02f      	beq.n	8002808 <q_push+0x70>
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d02c      	beq.n	8002808 <q_push+0x70>
    if (q_is_full(gkl))
 80027ae:	6878      	ldr	r0, [r7, #4]
 80027b0:	f7ff ffc5 	bl	800273e <q_is_full>
 80027b4:	4603      	mov	r3, r0
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d00a      	beq.n	80027d0 <q_push+0x38>
    {
        /* Drop oldest (never block CPU) */
        gkl->q_tail = q_next(gkl->q_tail);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	f893 3309 	ldrb.w	r3, [r3, #777]	@ 0x309
 80027c0:	4618      	mov	r0, r3
 80027c2:	f7ff ffab 	bl	800271c <q_next>
 80027c6:	4603      	mov	r3, r0
 80027c8:	461a      	mov	r2, r3
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	f883 2309 	strb.w	r2, [r3, #777]	@ 0x309
    }
    gkl->q[gkl->q_head] = *e;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	f893 3308 	ldrb.w	r3, [r3, #776]	@ 0x308
 80027d6:	4619      	mov	r1, r3
 80027d8:	687a      	ldr	r2, [r7, #4]
 80027da:	460b      	mov	r3, r1
 80027dc:	005b      	lsls	r3, r3, #1
 80027de:	440b      	add	r3, r1
 80027e0:	009b      	lsls	r3, r3, #2
 80027e2:	4413      	add	r3, r2
 80027e4:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 80027e8:	683a      	ldr	r2, [r7, #0]
 80027ea:	ca07      	ldmia	r2, {r0, r1, r2}
 80027ec:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    gkl->q_head = q_next(gkl->q_head);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	f893 3308 	ldrb.w	r3, [r3, #776]	@ 0x308
 80027f6:	4618      	mov	r0, r3
 80027f8:	f7ff ff90 	bl	800271c <q_next>
 80027fc:	4603      	mov	r3, r0
 80027fe:	461a      	mov	r2, r3
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	f883 2308 	strb.w	r2, [r3, #776]	@ 0x308
 8002806:	e000      	b.n	800280a <q_push+0x72>
    if (gkl == NULL || e == NULL) return;
 8002808:	bf00      	nop
}
 800280a:	3708      	adds	r7, #8
 800280c:	46bd      	mov	sp, r7
 800280e:	bd80      	pop	{r7, pc}

08002810 <q_pop>:

static bool q_pop(PumpProtoGKL *gkl, PumpEvent *out)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b082      	sub	sp, #8
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
 8002818:	6039      	str	r1, [r7, #0]
    if (gkl == NULL || out == NULL) return false;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	2b00      	cmp	r3, #0
 800281e:	d002      	beq.n	8002826 <q_pop+0x16>
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	2b00      	cmp	r3, #0
 8002824:	d101      	bne.n	800282a <q_pop+0x1a>
 8002826:	2300      	movs	r3, #0
 8002828:	e024      	b.n	8002874 <q_pop+0x64>
    if (q_is_empty(gkl)) return false;
 800282a:	6878      	ldr	r0, [r7, #4]
 800282c:	f7ff ff9f 	bl	800276e <q_is_empty>
 8002830:	4603      	mov	r3, r0
 8002832:	2b00      	cmp	r3, #0
 8002834:	d001      	beq.n	800283a <q_pop+0x2a>
 8002836:	2300      	movs	r3, #0
 8002838:	e01c      	b.n	8002874 <q_pop+0x64>
    *out = gkl->q[gkl->q_tail];
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	f893 3309 	ldrb.w	r3, [r3, #777]	@ 0x309
 8002840:	4619      	mov	r1, r3
 8002842:	6838      	ldr	r0, [r7, #0]
 8002844:	687a      	ldr	r2, [r7, #4]
 8002846:	460b      	mov	r3, r1
 8002848:	005b      	lsls	r3, r3, #1
 800284a:	440b      	add	r3, r1
 800284c:	009b      	lsls	r3, r3, #2
 800284e:	4413      	add	r3, r2
 8002850:	f503 722a 	add.w	r2, r3, #680	@ 0x2a8
 8002854:	4603      	mov	r3, r0
 8002856:	ca07      	ldmia	r2, {r0, r1, r2}
 8002858:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    gkl->q_tail = q_next(gkl->q_tail);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	f893 3309 	ldrb.w	r3, [r3, #777]	@ 0x309
 8002862:	4618      	mov	r0, r3
 8002864:	f7ff ff5a 	bl	800271c <q_next>
 8002868:	4603      	mov	r3, r0
 800286a:	461a      	mov	r2, r3
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	f883 2309 	strb.w	r2, [r3, #777]	@ 0x309
    return true;
 8002872:	2301      	movs	r3, #1
}
 8002874:	4618      	mov	r0, r3
 8002876:	3708      	adds	r7, #8
 8002878:	46bd      	mov	sp, r7
 800287a:	bd80      	pop	{r7, pc}

0800287c <maybe_report_error>:

static void maybe_report_error(PumpProtoGKL *gkl)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	b08a      	sub	sp, #40	@ 0x28
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
    if (gkl == NULL) return;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	2b00      	cmp	r3, #0
 8002888:	d039      	beq.n	80028fe <maybe_report_error+0x82>

    GKL_Stats st = GKL_GetStats(&gkl->link);
 800288a:	687a      	ldr	r2, [r7, #4]
 800288c:	f107 0318 	add.w	r3, r7, #24
 8002890:	4611      	mov	r1, r2
 8002892:	4618      	mov	r0, r3
 8002894:	f7fe fde5 	bl	8001462 <GKL_GetStats>
    if (st.last_error == GKL_OK) return;
 8002898:	7e7b      	ldrb	r3, [r7, #25]
 800289a:	2b00      	cmp	r3, #0
 800289c:	d031      	beq.n	8002902 <maybe_report_error+0x86>

    /* Avoid spamming same error repeatedly */
    if (gkl->last_reported_err == st.last_error && gkl->last_reported_failcnt == st.consecutive_fail)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	f893 230d 	ldrb.w	r2, [r3, #781]	@ 0x30d
 80028a4:	7e7b      	ldrb	r3, [r7, #25]
 80028a6:	429a      	cmp	r2, r3
 80028a8:	d105      	bne.n	80028b6 <maybe_report_error+0x3a>
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	f893 230e 	ldrb.w	r2, [r3, #782]	@ 0x30e
 80028b0:	7e3b      	ldrb	r3, [r7, #24]
 80028b2:	429a      	cmp	r2, r3
 80028b4:	d027      	beq.n	8002906 <maybe_report_error+0x8a>
    {
        return;
    }

    gkl->last_reported_err = st.last_error;
 80028b6:	7e7a      	ldrb	r2, [r7, #25]
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	f883 230d 	strb.w	r2, [r3, #781]	@ 0x30d
    gkl->last_reported_failcnt = st.consecutive_fail;
 80028be:	7e3a      	ldrb	r2, [r7, #24]
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	f883 230e 	strb.w	r2, [r3, #782]	@ 0x30e

    PumpEvent ev;
    memset(&ev, 0, sizeof(ev));
 80028c6:	f107 030c 	add.w	r3, r7, #12
 80028ca:	220c      	movs	r2, #12
 80028cc:	2100      	movs	r1, #0
 80028ce:	4618      	mov	r0, r3
 80028d0:	f016 f86c 	bl	80189ac <memset>
    ev.type = PUMP_EVT_ERROR;
 80028d4:	2302      	movs	r3, #2
 80028d6:	733b      	strb	r3, [r7, #12]
    ev.ctrl_addr = gkl->pending_ctrl;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	f893 330b 	ldrb.w	r3, [r3, #779]	@ 0x30b
 80028de:	737b      	strb	r3, [r7, #13]
    ev.slave_addr = gkl->pending_slave;
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	f893 330c 	ldrb.w	r3, [r3, #780]	@ 0x30c
 80028e6:	73bb      	strb	r3, [r7, #14]
    ev.error_code = (uint8_t)st.last_error;
 80028e8:	7e7b      	ldrb	r3, [r7, #25]
 80028ea:	747b      	strb	r3, [r7, #17]
    ev.fail_count = st.consecutive_fail;
 80028ec:	7e3b      	ldrb	r3, [r7, #24]
 80028ee:	74bb      	strb	r3, [r7, #18]
    q_push(gkl, &ev);
 80028f0:	f107 030c 	add.w	r3, r7, #12
 80028f4:	4619      	mov	r1, r3
 80028f6:	6878      	ldr	r0, [r7, #4]
 80028f8:	f7ff ff4e 	bl	8002798 <q_push>
 80028fc:	e004      	b.n	8002908 <maybe_report_error+0x8c>
    if (gkl == NULL) return;
 80028fe:	bf00      	nop
 8002900:	e002      	b.n	8002908 <maybe_report_error+0x8c>
    if (st.last_error == GKL_OK) return;
 8002902:	bf00      	nop
 8002904:	e000      	b.n	8002908 <maybe_report_error+0x8c>
        return;
 8002906:	bf00      	nop
}
 8002908:	3728      	adds	r7, #40	@ 0x28
 800290a:	46bd      	mov	sp, r7
 800290c:	bd80      	pop	{r7, pc}

0800290e <gkl_append_token>:
        default: return "ERR";
    }
}*/

static void gkl_append_token(char *out, size_t outsz, size_t *pos, const char *t)
{
 800290e:	b480      	push	{r7}
 8002910:	b085      	sub	sp, #20
 8002912:	af00      	add	r7, sp, #0
 8002914:	60f8      	str	r0, [r7, #12]
 8002916:	60b9      	str	r1, [r7, #8]
 8002918:	607a      	str	r2, [r7, #4]
 800291a:	603b      	str	r3, [r7, #0]
    if (out == NULL || outsz == 0u || pos == NULL || t == NULL) return;
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	2b00      	cmp	r3, #0
 8002920:	d02b      	beq.n	800297a <gkl_append_token+0x6c>
 8002922:	68bb      	ldr	r3, [r7, #8]
 8002924:	2b00      	cmp	r3, #0
 8002926:	d028      	beq.n	800297a <gkl_append_token+0x6c>
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	2b00      	cmp	r3, #0
 800292c:	d025      	beq.n	800297a <gkl_append_token+0x6c>
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	2b00      	cmp	r3, #0
 8002932:	d022      	beq.n	800297a <gkl_append_token+0x6c>
    while (*t)
 8002934:	e014      	b.n	8002960 <gkl_append_token+0x52>
    {
        if ((*pos + 1u) >= outsz) break;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	3301      	adds	r3, #1
 800293c:	68ba      	ldr	r2, [r7, #8]
 800293e:	429a      	cmp	r2, r3
 8002940:	d913      	bls.n	800296a <gkl_append_token+0x5c>
        out[*pos] = *t;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	68fa      	ldr	r2, [r7, #12]
 8002948:	4413      	add	r3, r2
 800294a:	683a      	ldr	r2, [r7, #0]
 800294c:	7812      	ldrb	r2, [r2, #0]
 800294e:	701a      	strb	r2, [r3, #0]
        (*pos)++;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	1c5a      	adds	r2, r3, #1
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	601a      	str	r2, [r3, #0]
        t++;
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	3301      	adds	r3, #1
 800295e:	603b      	str	r3, [r7, #0]
    while (*t)
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	781b      	ldrb	r3, [r3, #0]
 8002964:	2b00      	cmp	r3, #0
 8002966:	d1e6      	bne.n	8002936 <gkl_append_token+0x28>
 8002968:	e000      	b.n	800296c <gkl_append_token+0x5e>
        if ((*pos + 1u) >= outsz) break;
 800296a:	bf00      	nop
    }
    out[*pos] = 0;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	68fa      	ldr	r2, [r7, #12]
 8002972:	4413      	add	r3, r2
 8002974:	2200      	movs	r2, #0
 8002976:	701a      	strb	r2, [r3, #0]
 8002978:	e000      	b.n	800297c <gkl_append_token+0x6e>
    if (out == NULL || outsz == 0u || pos == NULL || t == NULL) return;
 800297a:	bf00      	nop
}
 800297c:	3714      	adds	r7, #20
 800297e:	46bd      	mov	sp, r7
 8002980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002984:	4770      	bx	lr
	...

08002988 <gkl_append_byte_token>:

static void gkl_append_byte_token(char *out, size_t outsz, size_t *pos, uint8_t b)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b086      	sub	sp, #24
 800298c:	af00      	add	r7, sp, #0
 800298e:	60f8      	str	r0, [r7, #12]
 8002990:	60b9      	str	r1, [r7, #8]
 8002992:	607a      	str	r2, [r7, #4]
 8002994:	70fb      	strb	r3, [r7, #3]
    switch (b)
 8002996:	78fb      	ldrb	r3, [r7, #3]
 8002998:	2b03      	cmp	r3, #3
 800299a:	d827      	bhi.n	80029ec <gkl_append_byte_token+0x64>
 800299c:	a201      	add	r2, pc, #4	@ (adr r2, 80029a4 <gkl_append_byte_token+0x1c>)
 800299e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029a2:	bf00      	nop
 80029a4:	080029c3 	.word	0x080029c3
 80029a8:	080029d1 	.word	0x080029d1
 80029ac:	080029b5 	.word	0x080029b5
 80029b0:	080029df 	.word	0x080029df
    {
        case 0x02: gkl_append_token(out, outsz, pos, "<STX>"); return;
 80029b4:	4b26      	ldr	r3, [pc, #152]	@ (8002a50 <gkl_append_byte_token+0xc8>)
 80029b6:	687a      	ldr	r2, [r7, #4]
 80029b8:	68b9      	ldr	r1, [r7, #8]
 80029ba:	68f8      	ldr	r0, [r7, #12]
 80029bc:	f7ff ffa7 	bl	800290e <gkl_append_token>
 80029c0:	e043      	b.n	8002a4a <gkl_append_byte_token+0xc2>
        case 0x00: gkl_append_token(out, outsz, pos, "<NUL>"); return;
 80029c2:	4b24      	ldr	r3, [pc, #144]	@ (8002a54 <gkl_append_byte_token+0xcc>)
 80029c4:	687a      	ldr	r2, [r7, #4]
 80029c6:	68b9      	ldr	r1, [r7, #8]
 80029c8:	68f8      	ldr	r0, [r7, #12]
 80029ca:	f7ff ffa0 	bl	800290e <gkl_append_token>
 80029ce:	e03c      	b.n	8002a4a <gkl_append_byte_token+0xc2>
        case 0x01: gkl_append_token(out, outsz, pos, "<SOH>"); return;
 80029d0:	4b21      	ldr	r3, [pc, #132]	@ (8002a58 <gkl_append_byte_token+0xd0>)
 80029d2:	687a      	ldr	r2, [r7, #4]
 80029d4:	68b9      	ldr	r1, [r7, #8]
 80029d6:	68f8      	ldr	r0, [r7, #12]
 80029d8:	f7ff ff99 	bl	800290e <gkl_append_token>
 80029dc:	e035      	b.n	8002a4a <gkl_append_byte_token+0xc2>
        case 0x03: gkl_append_token(out, outsz, pos, "<ETX>"); return;
 80029de:	4b1f      	ldr	r3, [pc, #124]	@ (8002a5c <gkl_append_byte_token+0xd4>)
 80029e0:	687a      	ldr	r2, [r7, #4]
 80029e2:	68b9      	ldr	r1, [r7, #8]
 80029e4:	68f8      	ldr	r0, [r7, #12]
 80029e6:	f7ff ff92 	bl	800290e <gkl_append_token>
 80029ea:	e02e      	b.n	8002a4a <gkl_append_byte_token+0xc2>
        default: break;
 80029ec:	bf00      	nop
    }

    if (b >= 0x20u && b <= 0x7Eu)
 80029ee:	78fb      	ldrb	r3, [r7, #3]
 80029f0:	2b1f      	cmp	r3, #31
 80029f2:	d91a      	bls.n	8002a2a <gkl_append_byte_token+0xa2>
 80029f4:	78fb      	ldrb	r3, [r7, #3]
 80029f6:	2b7e      	cmp	r3, #126	@ 0x7e
 80029f8:	d817      	bhi.n	8002a2a <gkl_append_byte_token+0xa2>
    {
        if ((*pos + 1u) < outsz)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	3301      	adds	r3, #1
 8002a00:	68ba      	ldr	r2, [r7, #8]
 8002a02:	429a      	cmp	r2, r3
 8002a04:	d920      	bls.n	8002a48 <gkl_append_byte_token+0xc0>
        {
            out[*pos] = (char)b;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	68fa      	ldr	r2, [r7, #12]
 8002a0c:	4413      	add	r3, r2
 8002a0e:	78fa      	ldrb	r2, [r7, #3]
 8002a10:	701a      	strb	r2, [r3, #0]
            (*pos)++;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	1c5a      	adds	r2, r3, #1
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	601a      	str	r2, [r3, #0]
            out[*pos] = 0;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	68fa      	ldr	r2, [r7, #12]
 8002a22:	4413      	add	r3, r2
 8002a24:	2200      	movs	r2, #0
 8002a26:	701a      	strb	r2, [r3, #0]
        }
        return;
 8002a28:	e00e      	b.n	8002a48 <gkl_append_byte_token+0xc0>
    }

    /* Non-printable -> hex token */
    char tmp[8];
    (void)snprintf(tmp, sizeof(tmp), "<%02X>", (unsigned)b);
 8002a2a:	78fb      	ldrb	r3, [r7, #3]
 8002a2c:	f107 0010 	add.w	r0, r7, #16
 8002a30:	4a0b      	ldr	r2, [pc, #44]	@ (8002a60 <gkl_append_byte_token+0xd8>)
 8002a32:	2108      	movs	r1, #8
 8002a34:	f015 ff62 	bl	80188fc <sniprintf>
    gkl_append_token(out, outsz, pos, tmp);
 8002a38:	f107 0310 	add.w	r3, r7, #16
 8002a3c:	687a      	ldr	r2, [r7, #4]
 8002a3e:	68b9      	ldr	r1, [r7, #8]
 8002a40:	68f8      	ldr	r0, [r7, #12]
 8002a42:	f7ff ff64 	bl	800290e <gkl_append_token>
 8002a46:	e000      	b.n	8002a4a <gkl_append_byte_token+0xc2>
        return;
 8002a48:	bf00      	nop
}
 8002a4a:	3718      	adds	r7, #24
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	bd80      	pop	{r7, pc}
 8002a50:	08019460 	.word	0x08019460
 8002a54:	08019468 	.word	0x08019468
 8002a58:	08019470 	.word	0x08019470
 8002a5c:	08019478 	.word	0x08019478
 8002a60:	08019480 	.word	0x08019480

08002a64 <gkl_format_frame_compact>:
    }
    out[outsz - 1u] = 0;
}*/

static void gkl_format_frame_compact(const uint8_t *bytes, uint8_t len, char *out, size_t outsz)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b086      	sub	sp, #24
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	60f8      	str	r0, [r7, #12]
 8002a6c:	607a      	str	r2, [r7, #4]
 8002a6e:	603b      	str	r3, [r7, #0]
 8002a70:	460b      	mov	r3, r1
 8002a72:	72fb      	strb	r3, [r7, #11]
    if (out == NULL || outsz == 0u) return;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d02f      	beq.n	8002ada <gkl_format_frame_compact+0x76>
 8002a7a:	683b      	ldr	r3, [r7, #0]
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d02c      	beq.n	8002ada <gkl_format_frame_compact+0x76>
    out[0] = 0;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2200      	movs	r2, #0
 8002a84:	701a      	strb	r2, [r3, #0]
    if (bytes == NULL || len == 0u) return;
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d028      	beq.n	8002ade <gkl_format_frame_compact+0x7a>
 8002a8c:	7afb      	ldrb	r3, [r7, #11]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d025      	beq.n	8002ade <gkl_format_frame_compact+0x7a>

    size_t pos = 0u;
 8002a92:	2300      	movs	r3, #0
 8002a94:	613b      	str	r3, [r7, #16]
    for (uint8_t i = 0u; i < len; i++)
 8002a96:	2300      	movs	r3, #0
 8002a98:	75fb      	strb	r3, [r7, #23]
 8002a9a:	e011      	b.n	8002ac0 <gkl_format_frame_compact+0x5c>
    {
        gkl_append_byte_token(out, outsz, &pos, bytes[i]);
 8002a9c:	7dfb      	ldrb	r3, [r7, #23]
 8002a9e:	68fa      	ldr	r2, [r7, #12]
 8002aa0:	4413      	add	r3, r2
 8002aa2:	781b      	ldrb	r3, [r3, #0]
 8002aa4:	f107 0210 	add.w	r2, r7, #16
 8002aa8:	6839      	ldr	r1, [r7, #0]
 8002aaa:	6878      	ldr	r0, [r7, #4]
 8002aac:	f7ff ff6c 	bl	8002988 <gkl_append_byte_token>
        if ((pos + 1u) >= outsz) break;
 8002ab0:	693b      	ldr	r3, [r7, #16]
 8002ab2:	3301      	adds	r3, #1
 8002ab4:	683a      	ldr	r2, [r7, #0]
 8002ab6:	429a      	cmp	r2, r3
 8002ab8:	d907      	bls.n	8002aca <gkl_format_frame_compact+0x66>
    for (uint8_t i = 0u; i < len; i++)
 8002aba:	7dfb      	ldrb	r3, [r7, #23]
 8002abc:	3301      	adds	r3, #1
 8002abe:	75fb      	strb	r3, [r7, #23]
 8002ac0:	7dfa      	ldrb	r2, [r7, #23]
 8002ac2:	7afb      	ldrb	r3, [r7, #11]
 8002ac4:	429a      	cmp	r2, r3
 8002ac6:	d3e9      	bcc.n	8002a9c <gkl_format_frame_compact+0x38>
 8002ac8:	e000      	b.n	8002acc <gkl_format_frame_compact+0x68>
        if ((pos + 1u) >= outsz) break;
 8002aca:	bf00      	nop
    }
    out[outsz - 1u] = 0;
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	3b01      	subs	r3, #1
 8002ad0:	687a      	ldr	r2, [r7, #4]
 8002ad2:	4413      	add	r3, r2
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	701a      	strb	r2, [r3, #0]
 8002ad8:	e002      	b.n	8002ae0 <gkl_format_frame_compact+0x7c>
    if (out == NULL || outsz == 0u) return;
 8002ada:	bf00      	nop
 8002adc:	e000      	b.n	8002ae0 <gkl_format_frame_compact+0x7c>
    if (bytes == NULL || len == 0u) return;
 8002ade:	bf00      	nop
}
 8002ae0:	3718      	adds	r7, #24
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	bd80      	pop	{r7, pc}
	...

08002ae8 <gkl_log_line>:

static void gkl_log_line(PumpProtoGKL *gkl, const char *line)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b082      	sub	sp, #8
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
 8002af0:	6039      	str	r1, [r7, #0]
    if (line == NULL) return;
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d015      	beq.n	8002b24 <gkl_log_line+0x3c>

#if (PUMP_GKL_LOG_TARGET > 0)
    /* Filter logs based on tag */
    if (gkl && gkl->tag[0] != 0)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d00e      	beq.n	8002b1c <gkl_log_line+0x34>
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d009      	beq.n	8002b1c <gkl_log_line+0x34>
    {
        if (PUMP_GKL_LOG_TARGET == 1 && strcmp(gkl->tag, "TRK1") != 0) return;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	f503 7328 	add.w	r3, r3, #672	@ 0x2a0
 8002b0e:	4908      	ldr	r1, [pc, #32]	@ (8002b30 <gkl_log_line+0x48>)
 8002b10:	4618      	mov	r0, r3
 8002b12:	f7fd fbe5 	bl	80002e0 <strcmp>
 8002b16:	4603      	mov	r3, r0
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d105      	bne.n	8002b28 <gkl_log_line+0x40>
    }
#endif

#if (PUMP_GKL_COMPACT_LOG == 1)
    /* Just push the line without tag */
    CDC_LOG_Push(line);
 8002b1c:	6838      	ldr	r0, [r7, #0]
 8002b1e:	f7fd ff93 	bl	8000a48 <CDC_LOG_Push>
 8002b22:	e002      	b.n	8002b2a <gkl_log_line+0x42>
    if (line == NULL) return;
 8002b24:	bf00      	nop
 8002b26:	e000      	b.n	8002b2a <gkl_log_line+0x42>
        if (PUMP_GKL_LOG_TARGET == 1 && strcmp(gkl->tag, "TRK1") != 0) return;
 8002b28:	bf00      	nop
    else
    {
        CDC_LOG_Push(line);
    }
#endif
}
 8002b2a:	3708      	adds	r7, #8
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	bd80      	pop	{r7, pc}
 8002b30:	08019488 	.word	0x08019488

08002b34 <gkl_task>:

/* ===================== PumpProto vtable implementation ===================== */

static void gkl_task(void *ctx)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b0b2      	sub	sp, #200	@ 0xc8
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
    PumpProtoGKL *gkl = (PumpProtoGKL*)ctx;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    if (gkl == NULL) return;
 8002b42:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	f000 81a2 	beq.w	8002e90 <gkl_task+0x35c>

    /* ===================== DEBUG: dump any raw RX bytes ===================== */
    {
        uint32_t uerr = 0u;
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
        if (GKL_GetAndClearUartError(&gkl->link, &uerr))
 8002b52:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002b56:	f107 02ac 	add.w	r2, r7, #172	@ 0xac
 8002b5a:	4611      	mov	r1, r2
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	f7fe fdd9 	bl	8001714 <GKL_GetAndClearUartError>
            (void)snprintf(l, sizeof(l), "UART_ERR=0x%08lX\r\n", (unsigned long)uerr);
            gkl_log_line(gkl, l);
#endif
        }

        if (gkl->link.raw_rx_overflow)
 8002b62:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002b66:	f893 328e 	ldrb.w	r3, [r3, #654]	@ 0x28e
 8002b6a:	b2db      	uxtb	r3, r3
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d004      	beq.n	8002b7a <gkl_task+0x46>
        {
            gkl->link.raw_rx_overflow = 0u;
 8002b70:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002b74:	2200      	movs	r2, #0
 8002b76:	f883 228e 	strb.w	r2, [r3, #654]	@ 0x28e
            gkl_log_line(gkl, line);
        }
#endif
    }

    GKL_Task(&gkl->link);
 8002b7a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002b7e:	4618      	mov	r0, r3
 8002b80:	f7fe fcbc 	bl	80014fc <GKL_Task>

    if (GKL_HasResponse(&gkl->link))
 8002b84:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002b88:	4618      	mov	r0, r3
 8002b8a:	f7fe fc19 	bl	80013c0 <GKL_HasResponse>
 8002b8e:	4603      	mov	r3, r0
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	f000 8152 	beq.w	8002e3a <gkl_task+0x306>
    {
        GKL_Frame fr;
        if (GKL_GetResponse(&gkl->link, &fr))
 8002b96:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002b9a:	f107 0290 	add.w	r2, r7, #144	@ 0x90
 8002b9e:	4611      	mov	r1, r2
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	f7fe fc25 	bl	80013f0 <GKL_GetResponse>
 8002ba6:	4603      	mov	r3, r0
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	f000 8140 	beq.w	8002e2e <gkl_task+0x2fa>
        {
#if (PUMP_GKL_COMPACT_LOG == 1)
            /* Compact format: <STX><NUL><SOH>SR (like reference log) */
            uint8_t raw[GKL_MAX_FRAME_LEN];
            uint8_t raw_len = 0u;
 8002bae:	2300      	movs	r3, #0
 8002bb0:	f887 30b3 	strb.w	r3, [r7, #179]	@ 0xb3
            raw[0] = GKL_STX;
 8002bb4:	2302      	movs	r3, #2
 8002bb6:	f887 3074 	strb.w	r3, [r7, #116]	@ 0x74
            raw[1] = fr.ctrl;
 8002bba:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 8002bbe:	f887 3075 	strb.w	r3, [r7, #117]	@ 0x75
            raw[2] = fr.slave;
 8002bc2:	f897 3091 	ldrb.w	r3, [r7, #145]	@ 0x91
 8002bc6:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76
            raw[3] = (uint8_t)fr.cmd;
 8002bca:	f897 3092 	ldrb.w	r3, [r7, #146]	@ 0x92
 8002bce:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
            for (uint8_t i = 0u; i < fr.data_len; i++)
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	f887 30c7 	strb.w	r3, [r7, #199]	@ 0xc7
 8002bd8:	e011      	b.n	8002bfe <gkl_task+0xca>
            {
                raw[4u + i] = fr.data[i];
 8002bda:	f897 20c7 	ldrb.w	r2, [r7, #199]	@ 0xc7
 8002bde:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 8002be2:	3304      	adds	r3, #4
 8002be4:	32c8      	adds	r2, #200	@ 0xc8
 8002be6:	443a      	add	r2, r7
 8002be8:	f812 2c35 	ldrb.w	r2, [r2, #-53]
 8002bec:	33c8      	adds	r3, #200	@ 0xc8
 8002bee:	443b      	add	r3, r7
 8002bf0:	f803 2c54 	strb.w	r2, [r3, #-84]
            for (uint8_t i = 0u; i < fr.data_len; i++)
 8002bf4:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 8002bf8:	3301      	adds	r3, #1
 8002bfa:	f887 30c7 	strb.w	r3, [r7, #199]	@ 0xc7
 8002bfe:	f897 30a9 	ldrb.w	r3, [r7, #169]	@ 0xa9
 8002c02:	f897 20c7 	ldrb.w	r2, [r7, #199]	@ 0xc7
 8002c06:	429a      	cmp	r2, r3
 8002c08:	d3e7      	bcc.n	8002bda <gkl_task+0xa6>
            }
            raw_len = (uint8_t)(5u + fr.data_len);
 8002c0a:	f897 30a9 	ldrb.w	r3, [r7, #169]	@ 0xa9
 8002c0e:	3305      	adds	r3, #5
 8002c10:	f887 30b3 	strb.w	r3, [r7, #179]	@ 0xb3
            uint8_t c = 0u;
 8002c14:	2300      	movs	r3, #0
 8002c16:	f887 30c6 	strb.w	r3, [r7, #198]	@ 0xc6
            for (uint8_t i = 1u; i < (uint8_t)(raw_len - 1u); i++) c ^= raw[i];
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	f887 30c5 	strb.w	r3, [r7, #197]	@ 0xc5
 8002c20:	e00f      	b.n	8002c42 <gkl_task+0x10e>
 8002c22:	f897 30c5 	ldrb.w	r3, [r7, #197]	@ 0xc5
 8002c26:	33c8      	adds	r3, #200	@ 0xc8
 8002c28:	443b      	add	r3, r7
 8002c2a:	f813 2c54 	ldrb.w	r2, [r3, #-84]
 8002c2e:	f897 30c6 	ldrb.w	r3, [r7, #198]	@ 0xc6
 8002c32:	4053      	eors	r3, r2
 8002c34:	f887 30c6 	strb.w	r3, [r7, #198]	@ 0xc6
 8002c38:	f897 30c5 	ldrb.w	r3, [r7, #197]	@ 0xc5
 8002c3c:	3301      	adds	r3, #1
 8002c3e:	f887 30c5 	strb.w	r3, [r7, #197]	@ 0xc5
 8002c42:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 8002c46:	3b01      	subs	r3, #1
 8002c48:	b2db      	uxtb	r3, r3
 8002c4a:	f897 20c5 	ldrb.w	r2, [r7, #197]	@ 0xc5
 8002c4e:	429a      	cmp	r2, r3
 8002c50:	d3e7      	bcc.n	8002c22 <gkl_task+0xee>
            raw[raw_len - 1u] = c;
 8002c52:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 8002c56:	3b01      	subs	r3, #1
 8002c58:	33c8      	adds	r3, #200	@ 0xc8
 8002c5a:	443b      	add	r3, r7
 8002c5c:	f897 20c6 	ldrb.w	r2, [r7, #198]	@ 0xc6
 8002c60:	f803 2c54 	strb.w	r2, [r3, #-84]

            char line[64];
            gkl_format_frame_compact(raw, raw_len, line, sizeof(line));
 8002c64:	f107 020c 	add.w	r2, r7, #12
 8002c68:	f897 10b3 	ldrb.w	r1, [r7, #179]	@ 0xb3
 8002c6c:	f107 0074 	add.w	r0, r7, #116	@ 0x74
 8002c70:	2340      	movs	r3, #64	@ 0x40
 8002c72:	f7ff fef7 	bl	8002a64 <gkl_format_frame_compact>
            strcat(line, "\r\n");
 8002c76:	f107 030c 	add.w	r3, r7, #12
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	f7fd fb3a 	bl	80002f4 <strlen>
 8002c80:	4603      	mov	r3, r0
 8002c82:	461a      	mov	r2, r3
 8002c84:	f107 030c 	add.w	r3, r7, #12
 8002c88:	4413      	add	r3, r2
 8002c8a:	4a83      	ldr	r2, [pc, #524]	@ (8002e98 <gkl_task+0x364>)
 8002c8c:	8811      	ldrh	r1, [r2, #0]
 8002c8e:	7892      	ldrb	r2, [r2, #2]
 8002c90:	8019      	strh	r1, [r3, #0]
 8002c92:	709a      	strb	r2, [r3, #2]
            gkl_log_line(gkl, line);
 8002c94:	f107 030c 	add.w	r3, r7, #12
 8002c98:	4619      	mov	r1, r3
 8002c9a:	f8d7 00b4 	ldr.w	r0, [r7, #180]	@ 0xb4
 8002c9e:	f7ff ff23 	bl	8002ae8 <gkl_log_line>
            (void)snprintf(l, sizeof(l), "RX %s | HEX: %s\r\n", fstr, hstr);
            gkl_log_line(gkl, l);
#endif
#endif

            if (gkl->no_connect_latched)
 8002ca2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002ca6:	f893 330f 	ldrb.w	r3, [r3, #783]	@ 0x30f
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d004      	beq.n	8002cb8 <gkl_task+0x184>
            {
                gkl->no_connect_latched = 0u;
 8002cae:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	f883 230f 	strb.w	r2, [r3, #783]	@ 0x30f
#if (PUMP_GKL_COMPACT_LOG == 0)
                gkl_log_line(gkl, "LINK OK\r\n");
#endif
            }

            if (fr.cmd == 'S' && fr.data_len >= 2u)
 8002cb8:	f897 3092 	ldrb.w	r3, [r7, #146]	@ 0x92
 8002cbc:	2b53      	cmp	r3, #83	@ 0x53
 8002cbe:	d147      	bne.n	8002d50 <gkl_task+0x21c>
 8002cc0:	f897 30a9 	ldrb.w	r3, [r7, #169]	@ 0xa9
 8002cc4:	2b01      	cmp	r3, #1
 8002cc6:	d943      	bls.n	8002d50 <gkl_task+0x21c>
            {
                uint8_t st = fr.data[0];
 8002cc8:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 8002ccc:	f887 30c4 	strb.w	r3, [r7, #196]	@ 0xc4
                uint8_t noz = fr.data[1];
 8002cd0:	f897 3094 	ldrb.w	r3, [r7, #148]	@ 0x94
 8002cd4:	f887 30c3 	strb.w	r3, [r7, #195]	@ 0xc3

                if (st >= (uint8_t)'0' && st <= (uint8_t)'9') st -= (uint8_t)'0';
 8002cd8:	f897 30c4 	ldrb.w	r3, [r7, #196]	@ 0xc4
 8002cdc:	2b2f      	cmp	r3, #47	@ 0x2f
 8002cde:	d908      	bls.n	8002cf2 <gkl_task+0x1be>
 8002ce0:	f897 30c4 	ldrb.w	r3, [r7, #196]	@ 0xc4
 8002ce4:	2b39      	cmp	r3, #57	@ 0x39
 8002ce6:	d804      	bhi.n	8002cf2 <gkl_task+0x1be>
 8002ce8:	f897 30c4 	ldrb.w	r3, [r7, #196]	@ 0xc4
 8002cec:	3b30      	subs	r3, #48	@ 0x30
 8002cee:	f887 30c4 	strb.w	r3, [r7, #196]	@ 0xc4
                if (noz >= (uint8_t)'0' && noz <= (uint8_t)'9') noz -= (uint8_t)'0';
 8002cf2:	f897 30c3 	ldrb.w	r3, [r7, #195]	@ 0xc3
 8002cf6:	2b2f      	cmp	r3, #47	@ 0x2f
 8002cf8:	d908      	bls.n	8002d0c <gkl_task+0x1d8>
 8002cfa:	f897 30c3 	ldrb.w	r3, [r7, #195]	@ 0xc3
 8002cfe:	2b39      	cmp	r3, #57	@ 0x39
 8002d00:	d804      	bhi.n	8002d0c <gkl_task+0x1d8>
 8002d02:	f897 30c3 	ldrb.w	r3, [r7, #195]	@ 0xc3
 8002d06:	3b30      	subs	r3, #48	@ 0x30
 8002d08:	f887 30c3 	strb.w	r3, [r7, #195]	@ 0xc3

                PumpEvent ev;
                memset(&ev, 0, sizeof(ev));
 8002d0c:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8002d10:	220c      	movs	r2, #12
 8002d12:	2100      	movs	r1, #0
 8002d14:	4618      	mov	r0, r3
 8002d16:	f015 fe49 	bl	80189ac <memset>
                ev.type = PUMP_EVT_STATUS;
 8002d1a:	2301      	movs	r3, #1
 8002d1c:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                ev.ctrl_addr = fr.ctrl;
 8002d20:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 8002d24:	f887 3069 	strb.w	r3, [r7, #105]	@ 0x69
                ev.slave_addr = fr.slave;
 8002d28:	f897 3091 	ldrb.w	r3, [r7, #145]	@ 0x91
 8002d2c:	f887 306a 	strb.w	r3, [r7, #106]	@ 0x6a
                ev.status = st;
 8002d30:	f897 30c4 	ldrb.w	r3, [r7, #196]	@ 0xc4
 8002d34:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
                ev.nozzle = noz;
 8002d38:	f897 30c3 	ldrb.w	r3, [r7, #195]	@ 0xc3
 8002d3c:	f887 306c 	strb.w	r3, [r7, #108]	@ 0x6c
                q_push(gkl, &ev);
 8002d40:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8002d44:	4619      	mov	r1, r3
 8002d46:	f8d7 00b4 	ldr.w	r0, [r7, #180]	@ 0xb4
 8002d4a:	f7ff fd25 	bl	8002798 <q_push>
            {
 8002d4e:	e06e      	b.n	8002e2e <gkl_task+0x2fa>
            }
            else if (fr.cmd == 'C' && fr.data_len >= 10u)
 8002d50:	f897 3092 	ldrb.w	r3, [r7, #146]	@ 0x92
 8002d54:	2b43      	cmp	r3, #67	@ 0x43
 8002d56:	d16a      	bne.n	8002e2e <gkl_task+0x2fa>
 8002d58:	f897 30a9 	ldrb.w	r3, [r7, #169]	@ 0xa9
 8002d5c:	2b09      	cmp	r3, #9
 8002d5e:	d966      	bls.n	8002e2e <gkl_task+0x2fa>
            {
                uint8_t nozzle = 0;
 8002d60:	2300      	movs	r3, #0
 8002d62:	f887 30c2 	strb.w	r3, [r7, #194]	@ 0xc2
                uint32_t totalizer = 0;
 8002d66:	2300      	movs	r3, #0
 8002d68:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

                if (fr.data[0] >= '1' && fr.data[0] <= '6')
 8002d6c:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 8002d70:	2b30      	cmp	r3, #48	@ 0x30
 8002d72:	d908      	bls.n	8002d86 <gkl_task+0x252>
 8002d74:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 8002d78:	2b36      	cmp	r3, #54	@ 0x36
 8002d7a:	d804      	bhi.n	8002d86 <gkl_task+0x252>
                {
                    nozzle = (uint8_t)(fr.data[0] - '0');
 8002d7c:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 8002d80:	3b30      	subs	r3, #48	@ 0x30
 8002d82:	f887 30c2 	strb.w	r3, [r7, #194]	@ 0xc2
                }

                for (uint8_t i = 2; i < 11 && i < fr.data_len; i++)
 8002d86:	2302      	movs	r3, #2
 8002d88:	f887 30bb 	strb.w	r3, [r7, #187]	@ 0xbb
 8002d8c:	e025      	b.n	8002dda <gkl_task+0x2a6>
                {
                    if (fr.data[i] >= '0' && fr.data[i] <= '9')
 8002d8e:	f897 30bb 	ldrb.w	r3, [r7, #187]	@ 0xbb
 8002d92:	33c8      	adds	r3, #200	@ 0xc8
 8002d94:	443b      	add	r3, r7
 8002d96:	f813 3c35 	ldrb.w	r3, [r3, #-53]
 8002d9a:	2b2f      	cmp	r3, #47	@ 0x2f
 8002d9c:	d918      	bls.n	8002dd0 <gkl_task+0x29c>
 8002d9e:	f897 30bb 	ldrb.w	r3, [r7, #187]	@ 0xbb
 8002da2:	33c8      	adds	r3, #200	@ 0xc8
 8002da4:	443b      	add	r3, r7
 8002da6:	f813 3c35 	ldrb.w	r3, [r3, #-53]
 8002daa:	2b39      	cmp	r3, #57	@ 0x39
 8002dac:	d810      	bhi.n	8002dd0 <gkl_task+0x29c>
                    {
                        totalizer = totalizer * 10 + (fr.data[i] - '0');
 8002dae:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8002db2:	4613      	mov	r3, r2
 8002db4:	009b      	lsls	r3, r3, #2
 8002db6:	4413      	add	r3, r2
 8002db8:	005b      	lsls	r3, r3, #1
 8002dba:	461a      	mov	r2, r3
 8002dbc:	f897 30bb 	ldrb.w	r3, [r7, #187]	@ 0xbb
 8002dc0:	33c8      	adds	r3, #200	@ 0xc8
 8002dc2:	443b      	add	r3, r7
 8002dc4:	f813 3c35 	ldrb.w	r3, [r3, #-53]
 8002dc8:	4413      	add	r3, r2
 8002dca:	3b30      	subs	r3, #48	@ 0x30
 8002dcc:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
                for (uint8_t i = 2; i < 11 && i < fr.data_len; i++)
 8002dd0:	f897 30bb 	ldrb.w	r3, [r7, #187]	@ 0xbb
 8002dd4:	3301      	adds	r3, #1
 8002dd6:	f887 30bb 	strb.w	r3, [r7, #187]	@ 0xbb
 8002dda:	f897 30bb 	ldrb.w	r3, [r7, #187]	@ 0xbb
 8002dde:	2b0a      	cmp	r3, #10
 8002de0:	d805      	bhi.n	8002dee <gkl_task+0x2ba>
 8002de2:	f897 30a9 	ldrb.w	r3, [r7, #169]	@ 0xa9
 8002de6:	f897 20bb 	ldrb.w	r2, [r7, #187]	@ 0xbb
 8002dea:	429a      	cmp	r2, r3
 8002dec:	d3cf      	bcc.n	8002d8e <gkl_task+0x25a>
                    }
                }

                PumpEvent ev;
                memset(&ev, 0, sizeof(ev));
 8002dee:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002df2:	220c      	movs	r2, #12
 8002df4:	2100      	movs	r1, #0
 8002df6:	4618      	mov	r0, r3
 8002df8:	f015 fdd8 	bl	80189ac <memset>
                ev.type = PUMP_EVT_TOTALIZER;
 8002dfc:	2303      	movs	r3, #3
 8002dfe:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
                ev.ctrl_addr = fr.ctrl;
 8002e02:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 8002e06:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
                ev.slave_addr = fr.slave;
 8002e0a:	f897 3091 	ldrb.w	r3, [r7, #145]	@ 0x91
 8002e0e:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
                ev.nozzle_idx = nozzle;
 8002e12:	f897 30c2 	ldrb.w	r3, [r7, #194]	@ 0xc2
 8002e16:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
                ev.totalizer = totalizer;
 8002e1a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002e1e:	667b      	str	r3, [r7, #100]	@ 0x64

                q_push(gkl, &ev);
 8002e20:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002e24:	4619      	mov	r1, r3
 8002e26:	f8d7 00b4 	ldr.w	r0, [r7, #180]	@ 0xb4
 8002e2a:	f7ff fcb5 	bl	8002798 <q_push>
            }
        }
        gkl->pending = 0u;
 8002e2e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002e32:	2200      	movs	r2, #0
 8002e34:	f883 230a 	strb.w	r2, [r3, #778]	@ 0x30a
 8002e38:	e02b      	b.n	8002e92 <gkl_task+0x35e>
        return;
    }

    if (gkl->pending)
 8002e3a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002e3e:	f893 330a 	ldrb.w	r3, [r3, #778]	@ 0x30a
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d025      	beq.n	8002e92 <gkl_task+0x35e>
    {
        GKL_Stats st = GKL_GetStats(&gkl->link);
 8002e46:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002e4a:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8002e4e:	4611      	mov	r1, r2
 8002e50:	4618      	mov	r0, r3
 8002e52:	f7fe fb06 	bl	8001462 <GKL_GetStats>
        if (st.last_error != GKL_OK)
 8002e56:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d019      	beq.n	8002e92 <gkl_task+0x35e>
        {
            maybe_report_error(gkl);
 8002e5e:	f8d7 00b4 	ldr.w	r0, [r7, #180]	@ 0xb4
 8002e62:	f7ff fd0b 	bl	800287c <maybe_report_error>

            if ((st.consecutive_fail >= (uint8_t)PUMP_GKL_NO_CONNECT_THRESHOLD) && (gkl->no_connect_latched == 0u))
 8002e66:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8002e6a:	2b09      	cmp	r3, #9
 8002e6c:	d90a      	bls.n	8002e84 <gkl_task+0x350>
 8002e6e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002e72:	f893 330f 	ldrb.w	r3, [r3, #783]	@ 0x30f
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d104      	bne.n	8002e84 <gkl_task+0x350>
            {
                gkl->no_connect_latched = 1u;
 8002e7a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002e7e:	2201      	movs	r2, #1
 8002e80:	f883 230f 	strb.w	r2, [r3, #783]	@ 0x30f
                               (unsigned long)st.rx_total_bytes,
                               (unsigned long)st.rx_total_frames);
                gkl_log_line(gkl, l);
#endif
            }
            gkl->pending = 0u;
 8002e84:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002e88:	2200      	movs	r2, #0
 8002e8a:	f883 230a 	strb.w	r2, [r3, #778]	@ 0x30a
 8002e8e:	e000      	b.n	8002e92 <gkl_task+0x35e>
    if (gkl == NULL) return;
 8002e90:	bf00      	nop
        }
    }
}
 8002e92:	37c8      	adds	r7, #200	@ 0xc8
 8002e94:	46bd      	mov	sp, r7
 8002e96:	bd80      	pop	{r7, pc}
 8002e98:	08019490 	.word	0x08019490

08002e9c <gkl_is_idle>:

static bool gkl_is_idle(void *ctx)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b088      	sub	sp, #32
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
    PumpProtoGKL *gkl = (PumpProtoGKL*)ctx;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	61fb      	str	r3, [r7, #28]
    if (gkl == NULL) return false;
 8002ea8:	69fb      	ldr	r3, [r7, #28]
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d101      	bne.n	8002eb2 <gkl_is_idle+0x16>
 8002eae:	2300      	movs	r3, #0
 8002eb0:	e00c      	b.n	8002ecc <gkl_is_idle+0x30>
    return (GKL_GetStats(&gkl->link).state == GKL_STATE_IDLE);
 8002eb2:	69fa      	ldr	r2, [r7, #28]
 8002eb4:	f107 030c 	add.w	r3, r7, #12
 8002eb8:	4611      	mov	r1, r2
 8002eba:	4618      	mov	r0, r3
 8002ebc:	f7fe fad1 	bl	8001462 <GKL_GetStats>
 8002ec0:	7bbb      	ldrb	r3, [r7, #14]
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	bf0c      	ite	eq
 8002ec6:	2301      	moveq	r3, #1
 8002ec8:	2300      	movne	r3, #0
 8002eca:	b2db      	uxtb	r3, r3
}
 8002ecc:	4618      	mov	r0, r3
 8002ece:	3720      	adds	r7, #32
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	bd80      	pop	{r7, pc}

08002ed4 <gkl_send_poll_status>:

static PumpProtoResult gkl_send_poll_status(void *ctx, uint8_t ctrl_addr, uint8_t slave_addr)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b0a4      	sub	sp, #144	@ 0x90
 8002ed8:	af04      	add	r7, sp, #16
 8002eda:	6078      	str	r0, [r7, #4]
 8002edc:	460b      	mov	r3, r1
 8002ede:	70fb      	strb	r3, [r7, #3]
 8002ee0:	4613      	mov	r3, r2
 8002ee2:	70bb      	strb	r3, [r7, #2]
    PumpProtoGKL *gkl = (PumpProtoGKL *)ctx;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (gkl == NULL) return PUMP_PROTO_ERR;
 8002ee8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d101      	bne.n	8002ef2 <gkl_send_poll_status+0x1e>
 8002eee:	2302      	movs	r3, #2
 8002ef0:	e064      	b.n	8002fbc <gkl_send_poll_status+0xe8>

    GKL_Result r = GKL_Send(&gkl->link, ctrl_addr, slave_addr, 'S', NULL, 0u, 'S');
 8002ef2:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8002ef4:	78ba      	ldrb	r2, [r7, #2]
 8002ef6:	78f9      	ldrb	r1, [r7, #3]
 8002ef8:	2353      	movs	r3, #83	@ 0x53
 8002efa:	9302      	str	r3, [sp, #8]
 8002efc:	2300      	movs	r3, #0
 8002efe:	9301      	str	r3, [sp, #4]
 8002f00:	2300      	movs	r3, #0
 8002f02:	9300      	str	r3, [sp, #0]
 8002f04:	2353      	movs	r3, #83	@ 0x53
 8002f06:	f7fe f9ac 	bl	8001262 <GKL_Send>
 8002f0a:	4603      	mov	r3, r0
 8002f0c:	f887 307b 	strb.w	r3, [r7, #123]	@ 0x7b
    if (r == GKL_ERR_BUSY) return PUMP_PROTO_BUSY;
 8002f10:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 8002f14:	2b01      	cmp	r3, #1
 8002f16:	d101      	bne.n	8002f1c <gkl_send_poll_status+0x48>
 8002f18:	2301      	movs	r3, #1
 8002f1a:	e04f      	b.n	8002fbc <gkl_send_poll_status+0xe8>
    if (r != GKL_OK) return PUMP_PROTO_ERR;
 8002f1c:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d001      	beq.n	8002f28 <gkl_send_poll_status+0x54>
 8002f24:	2302      	movs	r3, #2
 8002f26:	e049      	b.n	8002fbc <gkl_send_poll_status+0xe8>

#if (PUMP_GKL_COMPACT_LOG == 1)
    uint8_t raw[GKL_MAX_FRAME_LEN];
    uint8_t raw_len = 0u;
 8002f28:	2300      	movs	r3, #0
 8002f2a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    if (GKL_BuildFrame(ctrl_addr, slave_addr, 'S', NULL, 0u, raw, &raw_len) == GKL_OK)
 8002f2e:	78b9      	ldrb	r1, [r7, #2]
 8002f30:	78f8      	ldrb	r0, [r7, #3]
 8002f32:	f107 035f 	add.w	r3, r7, #95	@ 0x5f
 8002f36:	9302      	str	r3, [sp, #8]
 8002f38:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8002f3c:	9301      	str	r3, [sp, #4]
 8002f3e:	2300      	movs	r3, #0
 8002f40:	9300      	str	r3, [sp, #0]
 8002f42:	2300      	movs	r3, #0
 8002f44:	2253      	movs	r2, #83	@ 0x53
 8002f46:	f7fe f920 	bl	800118a <GKL_BuildFrame>
 8002f4a:	4603      	mov	r3, r0
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d11d      	bne.n	8002f8c <gkl_send_poll_status+0xb8>
    {
        char line[64];
        gkl_format_frame_compact(raw, raw_len, line, sizeof(line));
 8002f50:	f897 105f 	ldrb.w	r1, [r7, #95]	@ 0x5f
 8002f54:	f107 020c 	add.w	r2, r7, #12
 8002f58:	f107 0060 	add.w	r0, r7, #96	@ 0x60
 8002f5c:	2340      	movs	r3, #64	@ 0x40
 8002f5e:	f7ff fd81 	bl	8002a64 <gkl_format_frame_compact>
        strcat(line, "\r\n");
 8002f62:	f107 030c 	add.w	r3, r7, #12
 8002f66:	4618      	mov	r0, r3
 8002f68:	f7fd f9c4 	bl	80002f4 <strlen>
 8002f6c:	4603      	mov	r3, r0
 8002f6e:	461a      	mov	r2, r3
 8002f70:	f107 030c 	add.w	r3, r7, #12
 8002f74:	4413      	add	r3, r2
 8002f76:	4a13      	ldr	r2, [pc, #76]	@ (8002fc4 <gkl_send_poll_status+0xf0>)
 8002f78:	8811      	ldrh	r1, [r2, #0]
 8002f7a:	7892      	ldrb	r2, [r2, #2]
 8002f7c:	8019      	strh	r1, [r3, #0]
 8002f7e:	709a      	strb	r2, [r3, #2]
        gkl_log_line(gkl, line);
 8002f80:	f107 030c 	add.w	r3, r7, #12
 8002f84:	4619      	mov	r1, r3
 8002f86:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8002f88:	f7ff fdae 	bl	8002ae8 <gkl_log_line>
        gkl_log_line(gkl, l);
    }
#endif
#endif

    gkl->pending = 1u;
 8002f8c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002f8e:	2201      	movs	r2, #1
 8002f90:	f883 230a 	strb.w	r2, [r3, #778]	@ 0x30a
    gkl->pending_ctrl = ctrl_addr;
 8002f94:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002f96:	78fa      	ldrb	r2, [r7, #3]
 8002f98:	f883 230b 	strb.w	r2, [r3, #779]	@ 0x30b
    gkl->pending_slave = slave_addr;
 8002f9c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002f9e:	78ba      	ldrb	r2, [r7, #2]
 8002fa0:	f883 230c 	strb.w	r2, [r3, #780]	@ 0x30c

    GKL_Stats st = GKL_GetStats(&gkl->link);
 8002fa4:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8002fa6:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8002faa:	4611      	mov	r1, r2
 8002fac:	4618      	mov	r0, r3
 8002fae:	f7fe fa58 	bl	8001462 <GKL_GetStats>
    gkl->pending_rx_bytes_start = st.rx_total_bytes;
 8002fb2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002fb4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002fb6:	f8c3 2318 	str.w	r2, [r3, #792]	@ 0x318

    return PUMP_PROTO_OK;
 8002fba:	2300      	movs	r3, #0
}
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	3780      	adds	r7, #128	@ 0x80
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	bd80      	pop	{r7, pc}
 8002fc4:	08019490 	.word	0x08019490

08002fc8 <gkl_request_totalizer>:

static PumpProtoResult gkl_request_totalizer(void *ctx, uint8_t ctrl_addr, uint8_t slave_addr, uint8_t nozzle)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b0a0      	sub	sp, #128	@ 0x80
 8002fcc:	af04      	add	r7, sp, #16
 8002fce:	6078      	str	r0, [r7, #4]
 8002fd0:	4608      	mov	r0, r1
 8002fd2:	4611      	mov	r1, r2
 8002fd4:	461a      	mov	r2, r3
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	70fb      	strb	r3, [r7, #3]
 8002fda:	460b      	mov	r3, r1
 8002fdc:	70bb      	strb	r3, [r7, #2]
 8002fde:	4613      	mov	r3, r2
 8002fe0:	707b      	strb	r3, [r7, #1]
    PumpProtoGKL *gkl = (PumpProtoGKL *)ctx;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (gkl == NULL) return PUMP_PROTO_ERR;
 8002fe6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d101      	bne.n	8002ff0 <gkl_request_totalizer+0x28>
 8002fec:	2302      	movs	r3, #2
 8002fee:	e069      	b.n	80030c4 <gkl_request_totalizer+0xfc>

    if (nozzle < 1 || nozzle > 6) return PUMP_PROTO_ERR;
 8002ff0:	787b      	ldrb	r3, [r7, #1]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d002      	beq.n	8002ffc <gkl_request_totalizer+0x34>
 8002ff6:	787b      	ldrb	r3, [r7, #1]
 8002ff8:	2b06      	cmp	r3, #6
 8002ffa:	d901      	bls.n	8003000 <gkl_request_totalizer+0x38>
 8002ffc:	2302      	movs	r3, #2
 8002ffe:	e061      	b.n	80030c4 <gkl_request_totalizer+0xfc>

    uint8_t data[1];
    data[0] = (uint8_t)('0' + nozzle);
 8003000:	787b      	ldrb	r3, [r7, #1]
 8003002:	3330      	adds	r3, #48	@ 0x30
 8003004:	b2db      	uxtb	r3, r3
 8003006:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68

    GKL_Result r = GKL_Send(&gkl->link, ctrl_addr, slave_addr, 'C', data, 1u, 'C');
 800300a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800300c:	78ba      	ldrb	r2, [r7, #2]
 800300e:	78f9      	ldrb	r1, [r7, #3]
 8003010:	2343      	movs	r3, #67	@ 0x43
 8003012:	9302      	str	r3, [sp, #8]
 8003014:	2301      	movs	r3, #1
 8003016:	9301      	str	r3, [sp, #4]
 8003018:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 800301c:	9300      	str	r3, [sp, #0]
 800301e:	2343      	movs	r3, #67	@ 0x43
 8003020:	f7fe f91f 	bl	8001262 <GKL_Send>
 8003024:	4603      	mov	r3, r0
 8003026:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
    if (r == GKL_ERR_BUSY) return PUMP_PROTO_BUSY;
 800302a:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 800302e:	2b01      	cmp	r3, #1
 8003030:	d101      	bne.n	8003036 <gkl_request_totalizer+0x6e>
 8003032:	2301      	movs	r3, #1
 8003034:	e046      	b.n	80030c4 <gkl_request_totalizer+0xfc>
    if (r != GKL_OK) return PUMP_PROTO_ERR;
 8003036:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 800303a:	2b00      	cmp	r3, #0
 800303c:	d001      	beq.n	8003042 <gkl_request_totalizer+0x7a>
 800303e:	2302      	movs	r3, #2
 8003040:	e040      	b.n	80030c4 <gkl_request_totalizer+0xfc>

#if (PUMP_GKL_COMPACT_LOG == 1)
    uint8_t raw[GKL_MAX_FRAME_LEN];
    uint8_t raw_len = 0u;
 8003042:	2300      	movs	r3, #0
 8003044:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
    if (GKL_BuildFrame(ctrl_addr, slave_addr, 'C', data, 1u, raw, &raw_len) == GKL_OK)
 8003048:	f107 0268 	add.w	r2, r7, #104	@ 0x68
 800304c:	78b9      	ldrb	r1, [r7, #2]
 800304e:	78f8      	ldrb	r0, [r7, #3]
 8003050:	f107 034b 	add.w	r3, r7, #75	@ 0x4b
 8003054:	9302      	str	r3, [sp, #8]
 8003056:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800305a:	9301      	str	r3, [sp, #4]
 800305c:	2301      	movs	r3, #1
 800305e:	9300      	str	r3, [sp, #0]
 8003060:	4613      	mov	r3, r2
 8003062:	2243      	movs	r2, #67	@ 0x43
 8003064:	f7fe f891 	bl	800118a <GKL_BuildFrame>
 8003068:	4603      	mov	r3, r0
 800306a:	2b00      	cmp	r3, #0
 800306c:	d11d      	bne.n	80030aa <gkl_request_totalizer+0xe2>
    {
        char line[64];
        gkl_format_frame_compact(raw, raw_len, line, sizeof(line));
 800306e:	f897 104b 	ldrb.w	r1, [r7, #75]	@ 0x4b
 8003072:	f107 0208 	add.w	r2, r7, #8
 8003076:	f107 004c 	add.w	r0, r7, #76	@ 0x4c
 800307a:	2340      	movs	r3, #64	@ 0x40
 800307c:	f7ff fcf2 	bl	8002a64 <gkl_format_frame_compact>
        strcat(line, "\r\n");
 8003080:	f107 0308 	add.w	r3, r7, #8
 8003084:	4618      	mov	r0, r3
 8003086:	f7fd f935 	bl	80002f4 <strlen>
 800308a:	4603      	mov	r3, r0
 800308c:	461a      	mov	r2, r3
 800308e:	f107 0308 	add.w	r3, r7, #8
 8003092:	4413      	add	r3, r2
 8003094:	4a0d      	ldr	r2, [pc, #52]	@ (80030cc <gkl_request_totalizer+0x104>)
 8003096:	8811      	ldrh	r1, [r2, #0]
 8003098:	7892      	ldrb	r2, [r2, #2]
 800309a:	8019      	strh	r1, [r3, #0]
 800309c:	709a      	strb	r2, [r3, #2]
        gkl_log_line(gkl, line);
 800309e:	f107 0308 	add.w	r3, r7, #8
 80030a2:	4619      	mov	r1, r3
 80030a4:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80030a6:	f7ff fd1f 	bl	8002ae8 <gkl_log_line>
        gkl_log_line(gkl, l);
    }
#endif
#endif

    gkl->pending = 1u;
 80030aa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80030ac:	2201      	movs	r2, #1
 80030ae:	f883 230a 	strb.w	r2, [r3, #778]	@ 0x30a
    gkl->pending_ctrl = ctrl_addr;
 80030b2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80030b4:	78fa      	ldrb	r2, [r7, #3]
 80030b6:	f883 230b 	strb.w	r2, [r3, #779]	@ 0x30b
    gkl->pending_slave = slave_addr;
 80030ba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80030bc:	78ba      	ldrb	r2, [r7, #2]
 80030be:	f883 230c 	strb.w	r2, [r3, #780]	@ 0x30c

    return PUMP_PROTO_OK;
 80030c2:	2300      	movs	r3, #0
}
 80030c4:	4618      	mov	r0, r3
 80030c6:	3770      	adds	r7, #112	@ 0x70
 80030c8:	46bd      	mov	sp, r7
 80030ca:	bd80      	pop	{r7, pc}
 80030cc:	08019490 	.word	0x08019490

080030d0 <gkl_pop_event>:

static bool gkl_pop_event(void *ctx, PumpEvent *out)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b084      	sub	sp, #16
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
 80030d8:	6039      	str	r1, [r7, #0]
    PumpProtoGKL *gkl = (PumpProtoGKL*)ctx;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	60fb      	str	r3, [r7, #12]
    return q_pop(gkl, out);
 80030de:	6839      	ldr	r1, [r7, #0]
 80030e0:	68f8      	ldr	r0, [r7, #12]
 80030e2:	f7ff fb95 	bl	8002810 <q_pop>
 80030e6:	4603      	mov	r3, r0
}
 80030e8:	4618      	mov	r0, r3
 80030ea:	3710      	adds	r7, #16
 80030ec:	46bd      	mov	sp, r7
 80030ee:	bd80      	pop	{r7, pc}

080030f0 <PumpProtoGKL_Init>:
};

/* ===================== Public API ===================== */

void PumpProtoGKL_Init(PumpProtoGKL *gkl, UART_HandleTypeDef *huart)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b082      	sub	sp, #8
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
 80030f8:	6039      	str	r1, [r7, #0]
    if (gkl == NULL) return;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d02f      	beq.n	8003160 <PumpProtoGKL_Init+0x70>
    memset(gkl, 0, sizeof(*gkl));
 8003100:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8003104:	2100      	movs	r1, #0
 8003106:	6878      	ldr	r0, [r7, #4]
 8003108:	f015 fc50 	bl	80189ac <memset>
    gkl->q_head = 0u;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2200      	movs	r2, #0
 8003110:	f883 2308 	strb.w	r2, [r3, #776]	@ 0x308
    gkl->q_tail = 0u;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2200      	movs	r2, #0
 8003118:	f883 2309 	strb.w	r2, [r3, #777]	@ 0x309
    gkl->pending = 0u;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2200      	movs	r2, #0
 8003120:	f883 230a 	strb.w	r2, [r3, #778]	@ 0x30a
    gkl->pending_ctrl = 0u;
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	2200      	movs	r2, #0
 8003128:	f883 230b 	strb.w	r2, [r3, #779]	@ 0x30b
    gkl->pending_slave = 0u;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	2200      	movs	r2, #0
 8003130:	f883 230c 	strb.w	r2, [r3, #780]	@ 0x30c
    gkl->last_reported_err = GKL_OK;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2200      	movs	r2, #0
 8003138:	f883 230d 	strb.w	r2, [r3, #781]	@ 0x30d
    gkl->last_reported_failcnt = 0u;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2200      	movs	r2, #0
 8003140:	f883 230e 	strb.w	r2, [r3, #782]	@ 0x30e
    gkl->no_connect_latched = 0u;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	2200      	movs	r2, #0
 8003148:	f883 230f 	strb.w	r2, [r3, #783]	@ 0x30f

    gkl->tag[0] = 0;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	2200      	movs	r2, #0
 8003150:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0

    GKL_Init(&gkl->link, huart);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6839      	ldr	r1, [r7, #0]
 8003158:	4618      	mov	r0, r3
 800315a:	f7fd ffbb 	bl	80010d4 <GKL_Init>
 800315e:	e000      	b.n	8003162 <PumpProtoGKL_Init+0x72>
    if (gkl == NULL) return;
 8003160:	bf00      	nop
}
 8003162:	3708      	adds	r7, #8
 8003164:	46bd      	mov	sp, r7
 8003166:	bd80      	pop	{r7, pc}

08003168 <PumpProtoGKL_SetTag>:

void PumpProtoGKL_SetTag(PumpProtoGKL *gkl, const char *tag)
{
 8003168:	b480      	push	{r7}
 800316a:	b085      	sub	sp, #20
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
 8003170:	6039      	str	r1, [r7, #0]
    if (gkl == NULL) return;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	2b00      	cmp	r3, #0
 8003176:	d029      	beq.n	80031cc <PumpProtoGKL_SetTag+0x64>
    if (tag == NULL)
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	2b00      	cmp	r3, #0
 800317c:	d104      	bne.n	8003188 <PumpProtoGKL_SetTag+0x20>
    {
        gkl->tag[0] = 0;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	2200      	movs	r2, #0
 8003182:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
        return;
 8003186:	e022      	b.n	80031ce <PumpProtoGKL_SetTag+0x66>
    }

    size_t i = 0u;
 8003188:	2300      	movs	r3, #0
 800318a:	60fb      	str	r3, [r7, #12]
    for (; i < (sizeof(gkl->tag) - 1u) && tag[i] != 0; i++)
 800318c:	e00d      	b.n	80031aa <PumpProtoGKL_SetTag+0x42>
    {
        gkl->tag[i] = tag[i];
 800318e:	683a      	ldr	r2, [r7, #0]
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	4413      	add	r3, r2
 8003194:	7819      	ldrb	r1, [r3, #0]
 8003196:	687a      	ldr	r2, [r7, #4]
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	4413      	add	r3, r2
 800319c:	f503 7328 	add.w	r3, r3, #672	@ 0x2a0
 80031a0:	460a      	mov	r2, r1
 80031a2:	701a      	strb	r2, [r3, #0]
    for (; i < (sizeof(gkl->tag) - 1u) && tag[i] != 0; i++)
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	3301      	adds	r3, #1
 80031a8:	60fb      	str	r3, [r7, #12]
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	2b06      	cmp	r3, #6
 80031ae:	d805      	bhi.n	80031bc <PumpProtoGKL_SetTag+0x54>
 80031b0:	683a      	ldr	r2, [r7, #0]
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	4413      	add	r3, r2
 80031b6:	781b      	ldrb	r3, [r3, #0]
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d1e8      	bne.n	800318e <PumpProtoGKL_SetTag+0x26>
    }
    gkl->tag[i] = 0;
 80031bc:	687a      	ldr	r2, [r7, #4]
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	4413      	add	r3, r2
 80031c2:	f503 7328 	add.w	r3, r3, #672	@ 0x2a0
 80031c6:	2200      	movs	r2, #0
 80031c8:	701a      	strb	r2, [r3, #0]
 80031ca:	e000      	b.n	80031ce <PumpProtoGKL_SetTag+0x66>
    if (gkl == NULL) return;
 80031cc:	bf00      	nop
}
 80031ce:	3714      	adds	r7, #20
 80031d0:	46bd      	mov	sp, r7
 80031d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d6:	4770      	bx	lr

080031d8 <PumpProtoGKL_Bind>:

void PumpProtoGKL_Bind(PumpProto *out, PumpProtoGKL *gkl)
{
 80031d8:	b480      	push	{r7}
 80031da:	b083      	sub	sp, #12
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
 80031e0:	6039      	str	r1, [r7, #0]
    if (out == NULL) return;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d006      	beq.n	80031f6 <PumpProtoGKL_Bind+0x1e>
    out->vt  = &s_vt;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	4a06      	ldr	r2, [pc, #24]	@ (8003204 <PumpProtoGKL_Bind+0x2c>)
 80031ec:	601a      	str	r2, [r3, #0]
    out->ctx = (void*)gkl;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	683a      	ldr	r2, [r7, #0]
 80031f2:	605a      	str	r2, [r3, #4]
 80031f4:	e000      	b.n	80031f8 <PumpProtoGKL_Bind+0x20>
    if (out == NULL) return;
 80031f6:	bf00      	nop
}
 80031f8:	370c      	adds	r7, #12
 80031fa:	46bd      	mov	sp, r7
 80031fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003200:	4770      	bx	lr
 8003202:	bf00      	nop
 8003204:	08019728 	.word	0x08019728

08003208 <bcd_to_uint32>:
#include "pump_response_parser.h"
#include <string.h>

/* Helper: Convert BCD to uint32 */
static uint32_t bcd_to_uint32(const uint8_t *bcd, uint8_t len)
{
 8003208:	b480      	push	{r7}
 800320a:	b085      	sub	sp, #20
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
 8003210:	460b      	mov	r3, r1
 8003212:	70fb      	strb	r3, [r7, #3]
    uint32_t val = 0;
 8003214:	2300      	movs	r3, #0
 8003216:	60fb      	str	r3, [r7, #12]
    for (uint8_t i = 0; i < len; i++) {
 8003218:	2300      	movs	r3, #0
 800321a:	72fb      	strb	r3, [r7, #11]
 800321c:	e01b      	b.n	8003256 <bcd_to_uint32+0x4e>
        val = val * 100 + ((bcd[i] >> 4) * 10 + (bcd[i] & 0x0F));
 800321e:	7afb      	ldrb	r3, [r7, #11]
 8003220:	687a      	ldr	r2, [r7, #4]
 8003222:	4413      	add	r3, r2
 8003224:	781b      	ldrb	r3, [r3, #0]
 8003226:	091b      	lsrs	r3, r3, #4
 8003228:	b2db      	uxtb	r3, r3
 800322a:	461a      	mov	r2, r3
 800322c:	4613      	mov	r3, r2
 800322e:	009b      	lsls	r3, r3, #2
 8003230:	4413      	add	r3, r2
 8003232:	005b      	lsls	r3, r3, #1
 8003234:	4619      	mov	r1, r3
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	2264      	movs	r2, #100	@ 0x64
 800323a:	fb02 f303 	mul.w	r3, r2, r3
 800323e:	18ca      	adds	r2, r1, r3
 8003240:	7afb      	ldrb	r3, [r7, #11]
 8003242:	6879      	ldr	r1, [r7, #4]
 8003244:	440b      	add	r3, r1
 8003246:	781b      	ldrb	r3, [r3, #0]
 8003248:	f003 030f 	and.w	r3, r3, #15
 800324c:	4413      	add	r3, r2
 800324e:	60fb      	str	r3, [r7, #12]
    for (uint8_t i = 0; i < len; i++) {
 8003250:	7afb      	ldrb	r3, [r7, #11]
 8003252:	3301      	adds	r3, #1
 8003254:	72fb      	strb	r3, [r7, #11]
 8003256:	7afa      	ldrb	r2, [r7, #11]
 8003258:	78fb      	ldrb	r3, [r7, #3]
 800325a:	429a      	cmp	r2, r3
 800325c:	d3df      	bcc.n	800321e <bcd_to_uint32+0x16>
    }
    return val;
 800325e:	68fb      	ldr	r3, [r7, #12]
}
 8003260:	4618      	mov	r0, r3
 8003262:	3714      	adds	r7, #20
 8003264:	46bd      	mov	sp, r7
 8003266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326a:	4770      	bx	lr

0800326c <PumpResp_ParseRealtimeVolume>:
}

/* Parse L response: 
   Format: <nozzle(1)><volume_cL(4 BCD)> = 5 bytes */
bool PumpResp_ParseRealtimeVolume(const GKL_Frame *resp, uint8_t *nozzle, uint32_t *volume_dL)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b086      	sub	sp, #24
 8003270:	af00      	add	r7, sp, #0
 8003272:	60f8      	str	r0, [r7, #12]
 8003274:	60b9      	str	r1, [r7, #8]
 8003276:	607a      	str	r2, [r7, #4]
    if (!resp || !nozzle || !volume_dL) return false;
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	2b00      	cmp	r3, #0
 800327c:	d005      	beq.n	800328a <PumpResp_ParseRealtimeVolume+0x1e>
 800327e:	68bb      	ldr	r3, [r7, #8]
 8003280:	2b00      	cmp	r3, #0
 8003282:	d002      	beq.n	800328a <PumpResp_ParseRealtimeVolume+0x1e>
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2b00      	cmp	r3, #0
 8003288:	d101      	bne.n	800328e <PumpResp_ParseRealtimeVolume+0x22>
 800328a:	2300      	movs	r3, #0
 800328c:	e01c      	b.n	80032c8 <PumpResp_ParseRealtimeVolume+0x5c>
    if (resp->cmd != 'L' || resp->data_len < 5) return false;
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	789b      	ldrb	r3, [r3, #2]
 8003292:	2b4c      	cmp	r3, #76	@ 0x4c
 8003294:	d103      	bne.n	800329e <PumpResp_ParseRealtimeVolume+0x32>
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	7e5b      	ldrb	r3, [r3, #25]
 800329a:	2b04      	cmp	r3, #4
 800329c:	d801      	bhi.n	80032a2 <PumpResp_ParseRealtimeVolume+0x36>
 800329e:	2300      	movs	r3, #0
 80032a0:	e012      	b.n	80032c8 <PumpResp_ParseRealtimeVolume+0x5c>
    
    *nozzle = resp->data[0];
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	78da      	ldrb	r2, [r3, #3]
 80032a6:	68bb      	ldr	r3, [r7, #8]
 80032a8:	701a      	strb	r2, [r3, #0]
    uint32_t volume_cL = bcd_to_uint32(&resp->data[1], 4);
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	3304      	adds	r3, #4
 80032ae:	2104      	movs	r1, #4
 80032b0:	4618      	mov	r0, r3
 80032b2:	f7ff ffa9 	bl	8003208 <bcd_to_uint32>
 80032b6:	6178      	str	r0, [r7, #20]
    *volume_dL = volume_cL / 10;  /* Convert cL to dL */
 80032b8:	697b      	ldr	r3, [r7, #20]
 80032ba:	4a05      	ldr	r2, [pc, #20]	@ (80032d0 <PumpResp_ParseRealtimeVolume+0x64>)
 80032bc:	fba2 2303 	umull	r2, r3, r2, r3
 80032c0:	08da      	lsrs	r2, r3, #3
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	601a      	str	r2, [r3, #0]
    
    return true;
 80032c6:	2301      	movs	r3, #1
}
 80032c8:	4618      	mov	r0, r3
 80032ca:	3718      	adds	r7, #24
 80032cc:	46bd      	mov	sp, r7
 80032ce:	bd80      	pop	{r7, pc}
 80032d0:	cccccccd 	.word	0xcccccccd

080032d4 <PumpResp_ParseRealtimeMoney>:

/* Parse R response:
   Format: <nozzle(1)><money(4 BCD)> = 5 bytes */
bool PumpResp_ParseRealtimeMoney(const GKL_Frame *resp, uint8_t *nozzle, uint32_t *money)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b084      	sub	sp, #16
 80032d8:	af00      	add	r7, sp, #0
 80032da:	60f8      	str	r0, [r7, #12]
 80032dc:	60b9      	str	r1, [r7, #8]
 80032de:	607a      	str	r2, [r7, #4]
    if (!resp || !nozzle || !money) return false;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d005      	beq.n	80032f2 <PumpResp_ParseRealtimeMoney+0x1e>
 80032e6:	68bb      	ldr	r3, [r7, #8]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d002      	beq.n	80032f2 <PumpResp_ParseRealtimeMoney+0x1e>
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d101      	bne.n	80032f6 <PumpResp_ParseRealtimeMoney+0x22>
 80032f2:	2300      	movs	r3, #0
 80032f4:	e017      	b.n	8003326 <PumpResp_ParseRealtimeMoney+0x52>
    if (resp->cmd != 'R' || resp->data_len < 5) return false;
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	789b      	ldrb	r3, [r3, #2]
 80032fa:	2b52      	cmp	r3, #82	@ 0x52
 80032fc:	d103      	bne.n	8003306 <PumpResp_ParseRealtimeMoney+0x32>
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	7e5b      	ldrb	r3, [r3, #25]
 8003302:	2b04      	cmp	r3, #4
 8003304:	d801      	bhi.n	800330a <PumpResp_ParseRealtimeMoney+0x36>
 8003306:	2300      	movs	r3, #0
 8003308:	e00d      	b.n	8003326 <PumpResp_ParseRealtimeMoney+0x52>
    
    *nozzle = resp->data[0];
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	78da      	ldrb	r2, [r3, #3]
 800330e:	68bb      	ldr	r3, [r7, #8]
 8003310:	701a      	strb	r2, [r3, #0]
    *money = bcd_to_uint32(&resp->data[1], 4);
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	3304      	adds	r3, #4
 8003316:	2104      	movs	r1, #4
 8003318:	4618      	mov	r0, r3
 800331a:	f7ff ff75 	bl	8003208 <bcd_to_uint32>
 800331e:	4602      	mov	r2, r0
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	601a      	str	r2, [r3, #0]
    
    return true;
 8003324:	2301      	movs	r3, #1
}
 8003326:	4618      	mov	r0, r3
 8003328:	3710      	adds	r7, #16
 800332a:	46bd      	mov	sp, r7
 800332c:	bd80      	pop	{r7, pc}
	...

08003330 <PumpResp_ParseTotalizer>:

/* Parse C response:
   Format: <nozzle(1)><totalizer_cL(5 BCD)> = 6 bytes */
bool PumpResp_ParseTotalizer(const GKL_Frame *resp, uint8_t *nozzle, uint32_t *totalizer_dL)
{
 8003330:	b580      	push	{r7, lr}
 8003332:	b086      	sub	sp, #24
 8003334:	af00      	add	r7, sp, #0
 8003336:	60f8      	str	r0, [r7, #12]
 8003338:	60b9      	str	r1, [r7, #8]
 800333a:	607a      	str	r2, [r7, #4]
    if (!resp || !nozzle || !totalizer_dL) return false;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	2b00      	cmp	r3, #0
 8003340:	d005      	beq.n	800334e <PumpResp_ParseTotalizer+0x1e>
 8003342:	68bb      	ldr	r3, [r7, #8]
 8003344:	2b00      	cmp	r3, #0
 8003346:	d002      	beq.n	800334e <PumpResp_ParseTotalizer+0x1e>
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2b00      	cmp	r3, #0
 800334c:	d101      	bne.n	8003352 <PumpResp_ParseTotalizer+0x22>
 800334e:	2300      	movs	r3, #0
 8003350:	e01c      	b.n	800338c <PumpResp_ParseTotalizer+0x5c>
    if (resp->cmd != 'C' || resp->data_len < 6) return false;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	789b      	ldrb	r3, [r3, #2]
 8003356:	2b43      	cmp	r3, #67	@ 0x43
 8003358:	d103      	bne.n	8003362 <PumpResp_ParseTotalizer+0x32>
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	7e5b      	ldrb	r3, [r3, #25]
 800335e:	2b05      	cmp	r3, #5
 8003360:	d801      	bhi.n	8003366 <PumpResp_ParseTotalizer+0x36>
 8003362:	2300      	movs	r3, #0
 8003364:	e012      	b.n	800338c <PumpResp_ParseTotalizer+0x5c>
    
    *nozzle = resp->data[0];
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	78da      	ldrb	r2, [r3, #3]
 800336a:	68bb      	ldr	r3, [r7, #8]
 800336c:	701a      	strb	r2, [r3, #0]
    uint32_t totalizer_cL = bcd_to_uint32(&resp->data[1], 5);
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	3304      	adds	r3, #4
 8003372:	2105      	movs	r1, #5
 8003374:	4618      	mov	r0, r3
 8003376:	f7ff ff47 	bl	8003208 <bcd_to_uint32>
 800337a:	6178      	str	r0, [r7, #20]
    *totalizer_dL = totalizer_cL / 10;  /* Convert cL to dL */
 800337c:	697b      	ldr	r3, [r7, #20]
 800337e:	4a05      	ldr	r2, [pc, #20]	@ (8003394 <PumpResp_ParseTotalizer+0x64>)
 8003380:	fba2 2303 	umull	r2, r3, r2, r3
 8003384:	08da      	lsrs	r2, r3, #3
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	601a      	str	r2, [r3, #0]
    
    return true;
 800338a:	2301      	movs	r3, #1
}
 800338c:	4618      	mov	r0, r3
 800338e:	3718      	adds	r7, #24
 8003390:	46bd      	mov	sp, r7
 8003392:	bd80      	pop	{r7, pc}
 8003394:	cccccccd 	.word	0xcccccccd

08003398 <uint32_to_bcd>:
#include <stdio.h>
#include <string.h>

/* Helper: Convert uint32 to BCD */
static void uint32_to_bcd(uint32_t val, uint8_t *out, uint8_t len)
{
 8003398:	b480      	push	{r7}
 800339a:	b087      	sub	sp, #28
 800339c:	af00      	add	r7, sp, #0
 800339e:	60f8      	str	r0, [r7, #12]
 80033a0:	60b9      	str	r1, [r7, #8]
 80033a2:	4613      	mov	r3, r2
 80033a4:	71fb      	strb	r3, [r7, #7]
    for (int i = len - 1; i >= 0; i--) {
 80033a6:	79fb      	ldrb	r3, [r7, #7]
 80033a8:	3b01      	subs	r3, #1
 80033aa:	617b      	str	r3, [r7, #20]
 80033ac:	e029      	b.n	8003402 <uint32_to_bcd+0x6a>
        out[i] = (uint8_t)((val % 100) / 10) << 4 | (val % 10);
 80033ae:	68fa      	ldr	r2, [r7, #12]
 80033b0:	4b19      	ldr	r3, [pc, #100]	@ (8003418 <uint32_to_bcd+0x80>)
 80033b2:	fba3 1302 	umull	r1, r3, r3, r2
 80033b6:	095b      	lsrs	r3, r3, #5
 80033b8:	2164      	movs	r1, #100	@ 0x64
 80033ba:	fb01 f303 	mul.w	r3, r1, r3
 80033be:	1ad3      	subs	r3, r2, r3
 80033c0:	4a16      	ldr	r2, [pc, #88]	@ (800341c <uint32_to_bcd+0x84>)
 80033c2:	fba2 2303 	umull	r2, r3, r2, r3
 80033c6:	08db      	lsrs	r3, r3, #3
 80033c8:	b2db      	uxtb	r3, r3
 80033ca:	011b      	lsls	r3, r3, #4
 80033cc:	b2d8      	uxtb	r0, r3
 80033ce:	68f9      	ldr	r1, [r7, #12]
 80033d0:	4b12      	ldr	r3, [pc, #72]	@ (800341c <uint32_to_bcd+0x84>)
 80033d2:	fba3 2301 	umull	r2, r3, r3, r1
 80033d6:	08da      	lsrs	r2, r3, #3
 80033d8:	4613      	mov	r3, r2
 80033da:	009b      	lsls	r3, r3, #2
 80033dc:	4413      	add	r3, r2
 80033de:	005b      	lsls	r3, r3, #1
 80033e0:	1aca      	subs	r2, r1, r3
 80033e2:	b2d2      	uxtb	r2, r2
 80033e4:	697b      	ldr	r3, [r7, #20]
 80033e6:	68b9      	ldr	r1, [r7, #8]
 80033e8:	440b      	add	r3, r1
 80033ea:	4302      	orrs	r2, r0
 80033ec:	b2d2      	uxtb	r2, r2
 80033ee:	701a      	strb	r2, [r3, #0]
        val /= 100;
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	4a09      	ldr	r2, [pc, #36]	@ (8003418 <uint32_to_bcd+0x80>)
 80033f4:	fba2 2303 	umull	r2, r3, r2, r3
 80033f8:	095b      	lsrs	r3, r3, #5
 80033fa:	60fb      	str	r3, [r7, #12]
    for (int i = len - 1; i >= 0; i--) {
 80033fc:	697b      	ldr	r3, [r7, #20]
 80033fe:	3b01      	subs	r3, #1
 8003400:	617b      	str	r3, [r7, #20]
 8003402:	697b      	ldr	r3, [r7, #20]
 8003404:	2b00      	cmp	r3, #0
 8003406:	dad2      	bge.n	80033ae <uint32_to_bcd+0x16>
    }
}
 8003408:	bf00      	nop
 800340a:	bf00      	nop
 800340c:	371c      	adds	r7, #28
 800340e:	46bd      	mov	sp, r7
 8003410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003414:	4770      	bx	lr
 8003416:	bf00      	nop
 8003418:	51eb851f 	.word	0x51eb851f
 800341c:	cccccccd 	.word	0xcccccccd

08003420 <uint16_to_bcd>:

/* Helper: Convert uint16 to BCD */
static void uint16_to_bcd(uint16_t val, uint8_t *out, uint8_t len)
{
 8003420:	b480      	push	{r7}
 8003422:	b085      	sub	sp, #20
 8003424:	af00      	add	r7, sp, #0
 8003426:	4603      	mov	r3, r0
 8003428:	6039      	str	r1, [r7, #0]
 800342a:	80fb      	strh	r3, [r7, #6]
 800342c:	4613      	mov	r3, r2
 800342e:	717b      	strb	r3, [r7, #5]
    for (int i = len - 1; i >= 0; i--) {
 8003430:	797b      	ldrb	r3, [r7, #5]
 8003432:	3b01      	subs	r3, #1
 8003434:	60fb      	str	r3, [r7, #12]
 8003436:	e02d      	b.n	8003494 <uint16_to_bcd+0x74>
        out[i] = (uint8_t)((val % 100) / 10) << 4 | (val % 10);
 8003438:	88fb      	ldrh	r3, [r7, #6]
 800343a:	4a1b      	ldr	r2, [pc, #108]	@ (80034a8 <uint16_to_bcd+0x88>)
 800343c:	fba2 1203 	umull	r1, r2, r2, r3
 8003440:	0952      	lsrs	r2, r2, #5
 8003442:	2164      	movs	r1, #100	@ 0x64
 8003444:	fb01 f202 	mul.w	r2, r1, r2
 8003448:	1a9b      	subs	r3, r3, r2
 800344a:	b29b      	uxth	r3, r3
 800344c:	4a17      	ldr	r2, [pc, #92]	@ (80034ac <uint16_to_bcd+0x8c>)
 800344e:	fba2 2303 	umull	r2, r3, r2, r3
 8003452:	08db      	lsrs	r3, r3, #3
 8003454:	b29b      	uxth	r3, r3
 8003456:	b25b      	sxtb	r3, r3
 8003458:	011b      	lsls	r3, r3, #4
 800345a:	b258      	sxtb	r0, r3
 800345c:	88fa      	ldrh	r2, [r7, #6]
 800345e:	4b13      	ldr	r3, [pc, #76]	@ (80034ac <uint16_to_bcd+0x8c>)
 8003460:	fba3 1302 	umull	r1, r3, r3, r2
 8003464:	08d9      	lsrs	r1, r3, #3
 8003466:	460b      	mov	r3, r1
 8003468:	009b      	lsls	r3, r3, #2
 800346a:	440b      	add	r3, r1
 800346c:	005b      	lsls	r3, r3, #1
 800346e:	1ad3      	subs	r3, r2, r3
 8003470:	b29b      	uxth	r3, r3
 8003472:	b25b      	sxtb	r3, r3
 8003474:	4303      	orrs	r3, r0
 8003476:	b259      	sxtb	r1, r3
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	683a      	ldr	r2, [r7, #0]
 800347c:	4413      	add	r3, r2
 800347e:	b2ca      	uxtb	r2, r1
 8003480:	701a      	strb	r2, [r3, #0]
        val /= 100;
 8003482:	88fb      	ldrh	r3, [r7, #6]
 8003484:	4a08      	ldr	r2, [pc, #32]	@ (80034a8 <uint16_to_bcd+0x88>)
 8003486:	fba2 2303 	umull	r2, r3, r2, r3
 800348a:	095b      	lsrs	r3, r3, #5
 800348c:	80fb      	strh	r3, [r7, #6]
    for (int i = len - 1; i >= 0; i--) {
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	3b01      	subs	r3, #1
 8003492:	60fb      	str	r3, [r7, #12]
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	2b00      	cmp	r3, #0
 8003498:	dace      	bge.n	8003438 <uint16_to_bcd+0x18>
    }
}
 800349a:	bf00      	nop
 800349c:	bf00      	nop
 800349e:	3714      	adds	r7, #20
 80034a0:	46bd      	mov	sp, r7
 80034a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a6:	4770      	bx	lr
 80034a8:	51eb851f 	.word	0x51eb851f
 80034ac:	cccccccd 	.word	0xcccccccd

080034b0 <log_frame>:

/* Helper: Log frame in compact format */
static void log_frame(uint8_t ctrl, uint8_t slave, char cmd, const uint8_t *data, uint8_t data_len)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b0a2      	sub	sp, #136	@ 0x88
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	603b      	str	r3, [r7, #0]
 80034b8:	4603      	mov	r3, r0
 80034ba:	71fb      	strb	r3, [r7, #7]
 80034bc:	460b      	mov	r3, r1
 80034be:	71bb      	strb	r3, [r7, #6]
 80034c0:	4613      	mov	r3, r2
 80034c2:	717b      	strb	r3, [r7, #5]
    uint8_t raw[32];
    uint8_t raw_len = 0;
 80034c4:	2300      	movs	r3, #0
 80034c6:	f887 307e 	strb.w	r3, [r7, #126]	@ 0x7e
    
    /* Build frame */
    raw[0] = 0x02;  /* STX */
 80034ca:	2302      	movs	r3, #2
 80034cc:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
    raw[1] = ctrl;
 80034d0:	79fb      	ldrb	r3, [r7, #7]
 80034d2:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
    raw[2] = slave;
 80034d6:	79bb      	ldrb	r3, [r7, #6]
 80034d8:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
    raw[3] = (uint8_t)cmd;
 80034dc:	797b      	ldrb	r3, [r7, #5]
 80034de:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    for (uint8_t i = 0; i < data_len; i++) {
 80034e2:	2300      	movs	r3, #0
 80034e4:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 80034e8:	e010      	b.n	800350c <log_frame+0x5c>
        raw[4 + i] = data[i];
 80034ea:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80034ee:	683a      	ldr	r2, [r7, #0]
 80034f0:	441a      	add	r2, r3
 80034f2:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80034f6:	3304      	adds	r3, #4
 80034f8:	7812      	ldrb	r2, [r2, #0]
 80034fa:	3388      	adds	r3, #136	@ 0x88
 80034fc:	443b      	add	r3, r7
 80034fe:	f803 2c2c 	strb.w	r2, [r3, #-44]
    for (uint8_t i = 0; i < data_len; i++) {
 8003502:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8003506:	3301      	adds	r3, #1
 8003508:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 800350c:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 8003510:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 8003514:	429a      	cmp	r2, r3
 8003516:	d3e8      	bcc.n	80034ea <log_frame+0x3a>
    }
    raw_len = 4 + data_len;
 8003518:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 800351c:	3304      	adds	r3, #4
 800351e:	f887 307e 	strb.w	r3, [r7, #126]	@ 0x7e
    
    /* Calculate checksum */
    uint8_t crc = 0;
 8003522:	2300      	movs	r3, #0
 8003524:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
    for (uint8_t i = 1; i < raw_len; i++) {
 8003528:	2301      	movs	r3, #1
 800352a:	f887 3085 	strb.w	r3, [r7, #133]	@ 0x85
 800352e:	e00f      	b.n	8003550 <log_frame+0xa0>
        crc ^= raw[i];
 8003530:	f897 3085 	ldrb.w	r3, [r7, #133]	@ 0x85
 8003534:	3388      	adds	r3, #136	@ 0x88
 8003536:	443b      	add	r3, r7
 8003538:	f813 2c2c 	ldrb.w	r2, [r3, #-44]
 800353c:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 8003540:	4053      	eors	r3, r2
 8003542:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
    for (uint8_t i = 1; i < raw_len; i++) {
 8003546:	f897 3085 	ldrb.w	r3, [r7, #133]	@ 0x85
 800354a:	3301      	adds	r3, #1
 800354c:	f887 3085 	strb.w	r3, [r7, #133]	@ 0x85
 8003550:	f897 2085 	ldrb.w	r2, [r7, #133]	@ 0x85
 8003554:	f897 307e 	ldrb.w	r3, [r7, #126]	@ 0x7e
 8003558:	429a      	cmp	r2, r3
 800355a:	d3e9      	bcc.n	8003530 <log_frame+0x80>
    }
    raw[raw_len++] = crc;
 800355c:	f897 307e 	ldrb.w	r3, [r7, #126]	@ 0x7e
 8003560:	1c5a      	adds	r2, r3, #1
 8003562:	f887 207e 	strb.w	r2, [r7, #126]	@ 0x7e
 8003566:	3388      	adds	r3, #136	@ 0x88
 8003568:	443b      	add	r3, r7
 800356a:	f897 2086 	ldrb.w	r2, [r7, #134]	@ 0x86
 800356e:	f803 2c2c 	strb.w	r2, [r3, #-44]
    
    /* Format as compact string */
    char line[80];
    char *p = line;
 8003572:	f107 030c 	add.w	r3, r7, #12
 8003576:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    
    for (uint8_t i = 0; i < raw_len; i++) {
 800357a:	2300      	movs	r3, #0
 800357c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8003580:	e27d      	b.n	8003a7e <log_frame+0x5ce>
        uint8_t b = raw[i];
 8003582:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8003586:	3388      	adds	r3, #136	@ 0x88
 8003588:	443b      	add	r3, r7
 800358a:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800358e:	f887 307d 	strb.w	r3, [r7, #125]	@ 0x7d
        if (b == 0x02) { p += sprintf(p, "<STX>"); }
 8003592:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 8003596:	2b02      	cmp	r3, #2
 8003598:	d10c      	bne.n	80035b4 <log_frame+0x104>
 800359a:	49ca      	ldr	r1, [pc, #808]	@ (80038c4 <log_frame+0x414>)
 800359c:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 80035a0:	f015 f9e2 	bl	8018968 <siprintf>
 80035a4:	4603      	mov	r3, r0
 80035a6:	461a      	mov	r2, r3
 80035a8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80035ac:	4413      	add	r3, r2
 80035ae:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80035b2:	e25f      	b.n	8003a74 <log_frame+0x5c4>
        else if (b == 0x00) { p += sprintf(p, "<NUL>"); }
 80035b4:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d10c      	bne.n	80035d6 <log_frame+0x126>
 80035bc:	49c2      	ldr	r1, [pc, #776]	@ (80038c8 <log_frame+0x418>)
 80035be:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 80035c2:	f015 f9d1 	bl	8018968 <siprintf>
 80035c6:	4603      	mov	r3, r0
 80035c8:	461a      	mov	r2, r3
 80035ca:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80035ce:	4413      	add	r3, r2
 80035d0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80035d4:	e24e      	b.n	8003a74 <log_frame+0x5c4>
        else if (b == 0x01) { p += sprintf(p, "<SOH>"); }
 80035d6:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 80035da:	2b01      	cmp	r3, #1
 80035dc:	d10c      	bne.n	80035f8 <log_frame+0x148>
 80035de:	49bb      	ldr	r1, [pc, #748]	@ (80038cc <log_frame+0x41c>)
 80035e0:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 80035e4:	f015 f9c0 	bl	8018968 <siprintf>
 80035e8:	4603      	mov	r3, r0
 80035ea:	461a      	mov	r2, r3
 80035ec:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80035f0:	4413      	add	r3, r2
 80035f2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80035f6:	e23d      	b.n	8003a74 <log_frame+0x5c4>
        else if (b == 0x03) { p += sprintf(p, "<ETX>"); }
 80035f8:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 80035fc:	2b03      	cmp	r3, #3
 80035fe:	d10c      	bne.n	800361a <log_frame+0x16a>
 8003600:	49b3      	ldr	r1, [pc, #716]	@ (80038d0 <log_frame+0x420>)
 8003602:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 8003606:	f015 f9af 	bl	8018968 <siprintf>
 800360a:	4603      	mov	r3, r0
 800360c:	461a      	mov	r2, r3
 800360e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003612:	4413      	add	r3, r2
 8003614:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003618:	e22c      	b.n	8003a74 <log_frame+0x5c4>
        else if (b == 0x04) { p += sprintf(p, "<EOT>"); }
 800361a:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 800361e:	2b04      	cmp	r3, #4
 8003620:	d10c      	bne.n	800363c <log_frame+0x18c>
 8003622:	49ac      	ldr	r1, [pc, #688]	@ (80038d4 <log_frame+0x424>)
 8003624:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 8003628:	f015 f99e 	bl	8018968 <siprintf>
 800362c:	4603      	mov	r3, r0
 800362e:	461a      	mov	r2, r3
 8003630:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003634:	4413      	add	r3, r2
 8003636:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800363a:	e21b      	b.n	8003a74 <log_frame+0x5c4>
        else if (b == 0x05) { p += sprintf(p, "<ENQ>"); }
 800363c:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 8003640:	2b05      	cmp	r3, #5
 8003642:	d10c      	bne.n	800365e <log_frame+0x1ae>
 8003644:	49a4      	ldr	r1, [pc, #656]	@ (80038d8 <log_frame+0x428>)
 8003646:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 800364a:	f015 f98d 	bl	8018968 <siprintf>
 800364e:	4603      	mov	r3, r0
 8003650:	461a      	mov	r2, r3
 8003652:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003656:	4413      	add	r3, r2
 8003658:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800365c:	e20a      	b.n	8003a74 <log_frame+0x5c4>
        else if (b == 0x06) { p += sprintf(p, "<ACK>"); }
 800365e:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 8003662:	2b06      	cmp	r3, #6
 8003664:	d10c      	bne.n	8003680 <log_frame+0x1d0>
 8003666:	499d      	ldr	r1, [pc, #628]	@ (80038dc <log_frame+0x42c>)
 8003668:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 800366c:	f015 f97c 	bl	8018968 <siprintf>
 8003670:	4603      	mov	r3, r0
 8003672:	461a      	mov	r2, r3
 8003674:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003678:	4413      	add	r3, r2
 800367a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800367e:	e1f9      	b.n	8003a74 <log_frame+0x5c4>
        else if (b == 0x07) { p += sprintf(p, "<BEL>"); }
 8003680:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 8003684:	2b07      	cmp	r3, #7
 8003686:	d10c      	bne.n	80036a2 <log_frame+0x1f2>
 8003688:	4995      	ldr	r1, [pc, #596]	@ (80038e0 <log_frame+0x430>)
 800368a:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 800368e:	f015 f96b 	bl	8018968 <siprintf>
 8003692:	4603      	mov	r3, r0
 8003694:	461a      	mov	r2, r3
 8003696:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800369a:	4413      	add	r3, r2
 800369c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80036a0:	e1e8      	b.n	8003a74 <log_frame+0x5c4>
        else if (b == 0x08) { p += sprintf(p, "<BS>"); }
 80036a2:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 80036a6:	2b08      	cmp	r3, #8
 80036a8:	d10c      	bne.n	80036c4 <log_frame+0x214>
 80036aa:	498e      	ldr	r1, [pc, #568]	@ (80038e4 <log_frame+0x434>)
 80036ac:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 80036b0:	f015 f95a 	bl	8018968 <siprintf>
 80036b4:	4603      	mov	r3, r0
 80036b6:	461a      	mov	r2, r3
 80036b8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80036bc:	4413      	add	r3, r2
 80036be:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80036c2:	e1d7      	b.n	8003a74 <log_frame+0x5c4>
        else if (b == 0x09) { p += sprintf(p, "<HT>"); }
 80036c4:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 80036c8:	2b09      	cmp	r3, #9
 80036ca:	d10c      	bne.n	80036e6 <log_frame+0x236>
 80036cc:	4986      	ldr	r1, [pc, #536]	@ (80038e8 <log_frame+0x438>)
 80036ce:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 80036d2:	f015 f949 	bl	8018968 <siprintf>
 80036d6:	4603      	mov	r3, r0
 80036d8:	461a      	mov	r2, r3
 80036da:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80036de:	4413      	add	r3, r2
 80036e0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80036e4:	e1c6      	b.n	8003a74 <log_frame+0x5c4>
        else if (b == 0x0A) { p += sprintf(p, "<LF>"); }
 80036e6:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 80036ea:	2b0a      	cmp	r3, #10
 80036ec:	d10c      	bne.n	8003708 <log_frame+0x258>
 80036ee:	497f      	ldr	r1, [pc, #508]	@ (80038ec <log_frame+0x43c>)
 80036f0:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 80036f4:	f015 f938 	bl	8018968 <siprintf>
 80036f8:	4603      	mov	r3, r0
 80036fa:	461a      	mov	r2, r3
 80036fc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003700:	4413      	add	r3, r2
 8003702:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003706:	e1b5      	b.n	8003a74 <log_frame+0x5c4>
        else if (b == 0x0B) { p += sprintf(p, "<VT>"); }
 8003708:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 800370c:	2b0b      	cmp	r3, #11
 800370e:	d10c      	bne.n	800372a <log_frame+0x27a>
 8003710:	4977      	ldr	r1, [pc, #476]	@ (80038f0 <log_frame+0x440>)
 8003712:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 8003716:	f015 f927 	bl	8018968 <siprintf>
 800371a:	4603      	mov	r3, r0
 800371c:	461a      	mov	r2, r3
 800371e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003722:	4413      	add	r3, r2
 8003724:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003728:	e1a4      	b.n	8003a74 <log_frame+0x5c4>
        else if (b == 0x0C) { p += sprintf(p, "<FF>"); }
 800372a:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 800372e:	2b0c      	cmp	r3, #12
 8003730:	d10c      	bne.n	800374c <log_frame+0x29c>
 8003732:	4970      	ldr	r1, [pc, #448]	@ (80038f4 <log_frame+0x444>)
 8003734:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 8003738:	f015 f916 	bl	8018968 <siprintf>
 800373c:	4603      	mov	r3, r0
 800373e:	461a      	mov	r2, r3
 8003740:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003744:	4413      	add	r3, r2
 8003746:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800374a:	e193      	b.n	8003a74 <log_frame+0x5c4>
        else if (b == 0x0D) { p += sprintf(p, "<CR>"); }
 800374c:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 8003750:	2b0d      	cmp	r3, #13
 8003752:	d10c      	bne.n	800376e <log_frame+0x2be>
 8003754:	4968      	ldr	r1, [pc, #416]	@ (80038f8 <log_frame+0x448>)
 8003756:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 800375a:	f015 f905 	bl	8018968 <siprintf>
 800375e:	4603      	mov	r3, r0
 8003760:	461a      	mov	r2, r3
 8003762:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003766:	4413      	add	r3, r2
 8003768:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800376c:	e182      	b.n	8003a74 <log_frame+0x5c4>
        else if (b == 0x0E) { p += sprintf(p, "<SO>"); }
 800376e:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 8003772:	2b0e      	cmp	r3, #14
 8003774:	d10c      	bne.n	8003790 <log_frame+0x2e0>
 8003776:	4961      	ldr	r1, [pc, #388]	@ (80038fc <log_frame+0x44c>)
 8003778:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 800377c:	f015 f8f4 	bl	8018968 <siprintf>
 8003780:	4603      	mov	r3, r0
 8003782:	461a      	mov	r2, r3
 8003784:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003788:	4413      	add	r3, r2
 800378a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800378e:	e171      	b.n	8003a74 <log_frame+0x5c4>
        else if (b == 0x0F) { p += sprintf(p, "<SI>"); }
 8003790:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 8003794:	2b0f      	cmp	r3, #15
 8003796:	d10c      	bne.n	80037b2 <log_frame+0x302>
 8003798:	4959      	ldr	r1, [pc, #356]	@ (8003900 <log_frame+0x450>)
 800379a:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 800379e:	f015 f8e3 	bl	8018968 <siprintf>
 80037a2:	4603      	mov	r3, r0
 80037a4:	461a      	mov	r2, r3
 80037a6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80037aa:	4413      	add	r3, r2
 80037ac:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80037b0:	e160      	b.n	8003a74 <log_frame+0x5c4>
        else if (b == 0x10) { p += sprintf(p, "<DLE>"); }
 80037b2:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 80037b6:	2b10      	cmp	r3, #16
 80037b8:	d10c      	bne.n	80037d4 <log_frame+0x324>
 80037ba:	4952      	ldr	r1, [pc, #328]	@ (8003904 <log_frame+0x454>)
 80037bc:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 80037c0:	f015 f8d2 	bl	8018968 <siprintf>
 80037c4:	4603      	mov	r3, r0
 80037c6:	461a      	mov	r2, r3
 80037c8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80037cc:	4413      	add	r3, r2
 80037ce:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80037d2:	e14f      	b.n	8003a74 <log_frame+0x5c4>
        else if (b == 0x11) { p += sprintf(p, "<DC1>"); }
 80037d4:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 80037d8:	2b11      	cmp	r3, #17
 80037da:	d10c      	bne.n	80037f6 <log_frame+0x346>
 80037dc:	494a      	ldr	r1, [pc, #296]	@ (8003908 <log_frame+0x458>)
 80037de:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 80037e2:	f015 f8c1 	bl	8018968 <siprintf>
 80037e6:	4603      	mov	r3, r0
 80037e8:	461a      	mov	r2, r3
 80037ea:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80037ee:	4413      	add	r3, r2
 80037f0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80037f4:	e13e      	b.n	8003a74 <log_frame+0x5c4>
        else if (b == 0x12) { p += sprintf(p, "<DC2>"); }
 80037f6:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 80037fa:	2b12      	cmp	r3, #18
 80037fc:	d10c      	bne.n	8003818 <log_frame+0x368>
 80037fe:	4943      	ldr	r1, [pc, #268]	@ (800390c <log_frame+0x45c>)
 8003800:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 8003804:	f015 f8b0 	bl	8018968 <siprintf>
 8003808:	4603      	mov	r3, r0
 800380a:	461a      	mov	r2, r3
 800380c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003810:	4413      	add	r3, r2
 8003812:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003816:	e12d      	b.n	8003a74 <log_frame+0x5c4>
        else if (b == 0x13) { p += sprintf(p, "<DC3>"); }
 8003818:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 800381c:	2b13      	cmp	r3, #19
 800381e:	d10c      	bne.n	800383a <log_frame+0x38a>
 8003820:	493b      	ldr	r1, [pc, #236]	@ (8003910 <log_frame+0x460>)
 8003822:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 8003826:	f015 f89f 	bl	8018968 <siprintf>
 800382a:	4603      	mov	r3, r0
 800382c:	461a      	mov	r2, r3
 800382e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003832:	4413      	add	r3, r2
 8003834:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003838:	e11c      	b.n	8003a74 <log_frame+0x5c4>
        else if (b == 0x14) { p += sprintf(p, "<DC4>"); }
 800383a:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 800383e:	2b14      	cmp	r3, #20
 8003840:	d10c      	bne.n	800385c <log_frame+0x3ac>
 8003842:	4934      	ldr	r1, [pc, #208]	@ (8003914 <log_frame+0x464>)
 8003844:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 8003848:	f015 f88e 	bl	8018968 <siprintf>
 800384c:	4603      	mov	r3, r0
 800384e:	461a      	mov	r2, r3
 8003850:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003854:	4413      	add	r3, r2
 8003856:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800385a:	e10b      	b.n	8003a74 <log_frame+0x5c4>
        else if (b == 0x15) { p += sprintf(p, "<NAK>"); }
 800385c:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 8003860:	2b15      	cmp	r3, #21
 8003862:	d10c      	bne.n	800387e <log_frame+0x3ce>
 8003864:	492c      	ldr	r1, [pc, #176]	@ (8003918 <log_frame+0x468>)
 8003866:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 800386a:	f015 f87d 	bl	8018968 <siprintf>
 800386e:	4603      	mov	r3, r0
 8003870:	461a      	mov	r2, r3
 8003872:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003876:	4413      	add	r3, r2
 8003878:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800387c:	e0fa      	b.n	8003a74 <log_frame+0x5c4>
        else if (b == 0x16) { p += sprintf(p, "<SYN>"); }
 800387e:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 8003882:	2b16      	cmp	r3, #22
 8003884:	d10c      	bne.n	80038a0 <log_frame+0x3f0>
 8003886:	4925      	ldr	r1, [pc, #148]	@ (800391c <log_frame+0x46c>)
 8003888:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 800388c:	f015 f86c 	bl	8018968 <siprintf>
 8003890:	4603      	mov	r3, r0
 8003892:	461a      	mov	r2, r3
 8003894:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003898:	4413      	add	r3, r2
 800389a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800389e:	e0e9      	b.n	8003a74 <log_frame+0x5c4>
        else if (b == 0x17) { p += sprintf(p, "<ETB>"); }
 80038a0:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 80038a4:	2b17      	cmp	r3, #23
 80038a6:	d13d      	bne.n	8003924 <log_frame+0x474>
 80038a8:	491d      	ldr	r1, [pc, #116]	@ (8003920 <log_frame+0x470>)
 80038aa:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 80038ae:	f015 f85b 	bl	8018968 <siprintf>
 80038b2:	4603      	mov	r3, r0
 80038b4:	461a      	mov	r2, r3
 80038b6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80038ba:	4413      	add	r3, r2
 80038bc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80038c0:	e0d8      	b.n	8003a74 <log_frame+0x5c4>
 80038c2:	bf00      	nop
 80038c4:	08019494 	.word	0x08019494
 80038c8:	0801949c 	.word	0x0801949c
 80038cc:	080194a4 	.word	0x080194a4
 80038d0:	080194ac 	.word	0x080194ac
 80038d4:	080194b4 	.word	0x080194b4
 80038d8:	080194bc 	.word	0x080194bc
 80038dc:	080194c4 	.word	0x080194c4
 80038e0:	080194cc 	.word	0x080194cc
 80038e4:	080194d4 	.word	0x080194d4
 80038e8:	080194dc 	.word	0x080194dc
 80038ec:	080194e4 	.word	0x080194e4
 80038f0:	080194ec 	.word	0x080194ec
 80038f4:	080194f4 	.word	0x080194f4
 80038f8:	080194fc 	.word	0x080194fc
 80038fc:	08019504 	.word	0x08019504
 8003900:	0801950c 	.word	0x0801950c
 8003904:	08019514 	.word	0x08019514
 8003908:	0801951c 	.word	0x0801951c
 800390c:	08019524 	.word	0x08019524
 8003910:	0801952c 	.word	0x0801952c
 8003914:	08019534 	.word	0x08019534
 8003918:	0801953c 	.word	0x0801953c
 800391c:	08019544 	.word	0x08019544
 8003920:	0801954c 	.word	0x0801954c
        else if (b == 0x18) { p += sprintf(p, "<CAN>"); }
 8003924:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 8003928:	2b18      	cmp	r3, #24
 800392a:	d10c      	bne.n	8003946 <log_frame+0x496>
 800392c:	495e      	ldr	r1, [pc, #376]	@ (8003aa8 <log_frame+0x5f8>)
 800392e:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 8003932:	f015 f819 	bl	8018968 <siprintf>
 8003936:	4603      	mov	r3, r0
 8003938:	461a      	mov	r2, r3
 800393a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800393e:	4413      	add	r3, r2
 8003940:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003944:	e096      	b.n	8003a74 <log_frame+0x5c4>
        else if (b == 0x19) { p += sprintf(p, "<EM>"); }
 8003946:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 800394a:	2b19      	cmp	r3, #25
 800394c:	d10c      	bne.n	8003968 <log_frame+0x4b8>
 800394e:	4957      	ldr	r1, [pc, #348]	@ (8003aac <log_frame+0x5fc>)
 8003950:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 8003954:	f015 f808 	bl	8018968 <siprintf>
 8003958:	4603      	mov	r3, r0
 800395a:	461a      	mov	r2, r3
 800395c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003960:	4413      	add	r3, r2
 8003962:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003966:	e085      	b.n	8003a74 <log_frame+0x5c4>
        else if (b == 0x1A) { p += sprintf(p, "<SUB>"); }
 8003968:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 800396c:	2b1a      	cmp	r3, #26
 800396e:	d10c      	bne.n	800398a <log_frame+0x4da>
 8003970:	494f      	ldr	r1, [pc, #316]	@ (8003ab0 <log_frame+0x600>)
 8003972:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 8003976:	f014 fff7 	bl	8018968 <siprintf>
 800397a:	4603      	mov	r3, r0
 800397c:	461a      	mov	r2, r3
 800397e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003982:	4413      	add	r3, r2
 8003984:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003988:	e074      	b.n	8003a74 <log_frame+0x5c4>
        else if (b == 0x1B) { p += sprintf(p, "<ESC>"); }
 800398a:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 800398e:	2b1b      	cmp	r3, #27
 8003990:	d10c      	bne.n	80039ac <log_frame+0x4fc>
 8003992:	4948      	ldr	r1, [pc, #288]	@ (8003ab4 <log_frame+0x604>)
 8003994:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 8003998:	f014 ffe6 	bl	8018968 <siprintf>
 800399c:	4603      	mov	r3, r0
 800399e:	461a      	mov	r2, r3
 80039a0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80039a4:	4413      	add	r3, r2
 80039a6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80039aa:	e063      	b.n	8003a74 <log_frame+0x5c4>
        else if (b == 0x1C) { p += sprintf(p, "<FS>"); }
 80039ac:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 80039b0:	2b1c      	cmp	r3, #28
 80039b2:	d10c      	bne.n	80039ce <log_frame+0x51e>
 80039b4:	4940      	ldr	r1, [pc, #256]	@ (8003ab8 <log_frame+0x608>)
 80039b6:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 80039ba:	f014 ffd5 	bl	8018968 <siprintf>
 80039be:	4603      	mov	r3, r0
 80039c0:	461a      	mov	r2, r3
 80039c2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80039c6:	4413      	add	r3, r2
 80039c8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80039cc:	e052      	b.n	8003a74 <log_frame+0x5c4>
        else if (b == 0x1D) { p += sprintf(p, "<GS>"); }
 80039ce:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 80039d2:	2b1d      	cmp	r3, #29
 80039d4:	d10c      	bne.n	80039f0 <log_frame+0x540>
 80039d6:	4939      	ldr	r1, [pc, #228]	@ (8003abc <log_frame+0x60c>)
 80039d8:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 80039dc:	f014 ffc4 	bl	8018968 <siprintf>
 80039e0:	4603      	mov	r3, r0
 80039e2:	461a      	mov	r2, r3
 80039e4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80039e8:	4413      	add	r3, r2
 80039ea:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80039ee:	e041      	b.n	8003a74 <log_frame+0x5c4>
        else if (b == 0x1E) { p += sprintf(p, "<RS>"); }
 80039f0:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 80039f4:	2b1e      	cmp	r3, #30
 80039f6:	d10c      	bne.n	8003a12 <log_frame+0x562>
 80039f8:	4931      	ldr	r1, [pc, #196]	@ (8003ac0 <log_frame+0x610>)
 80039fa:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 80039fe:	f014 ffb3 	bl	8018968 <siprintf>
 8003a02:	4603      	mov	r3, r0
 8003a04:	461a      	mov	r2, r3
 8003a06:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003a0a:	4413      	add	r3, r2
 8003a0c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003a10:	e030      	b.n	8003a74 <log_frame+0x5c4>
        else if (b == 0x1F) { p += sprintf(p, "<US>"); }
 8003a12:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 8003a16:	2b1f      	cmp	r3, #31
 8003a18:	d10c      	bne.n	8003a34 <log_frame+0x584>
 8003a1a:	492a      	ldr	r1, [pc, #168]	@ (8003ac4 <log_frame+0x614>)
 8003a1c:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 8003a20:	f014 ffa2 	bl	8018968 <siprintf>
 8003a24:	4603      	mov	r3, r0
 8003a26:	461a      	mov	r2, r3
 8003a28:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003a2c:	4413      	add	r3, r2
 8003a2e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003a32:	e01f      	b.n	8003a74 <log_frame+0x5c4>
        else if (b >= 0x20 && b <= 0x7E) { *p++ = (char)b; }
 8003a34:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 8003a38:	2b1f      	cmp	r3, #31
 8003a3a:	d90c      	bls.n	8003a56 <log_frame+0x5a6>
 8003a3c:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 8003a40:	2b7e      	cmp	r3, #126	@ 0x7e
 8003a42:	d808      	bhi.n	8003a56 <log_frame+0x5a6>
 8003a44:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003a48:	1c5a      	adds	r2, r3, #1
 8003a4a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003a4e:	f897 207d 	ldrb.w	r2, [r7, #125]	@ 0x7d
 8003a52:	701a      	strb	r2, [r3, #0]
 8003a54:	e00e      	b.n	8003a74 <log_frame+0x5c4>
        else { p += sprintf(p, "<%02X>", b); }
 8003a56:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 8003a5a:	461a      	mov	r2, r3
 8003a5c:	491a      	ldr	r1, [pc, #104]	@ (8003ac8 <log_frame+0x618>)
 8003a5e:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 8003a62:	f014 ff81 	bl	8018968 <siprintf>
 8003a66:	4603      	mov	r3, r0
 8003a68:	461a      	mov	r2, r3
 8003a6a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003a6e:	4413      	add	r3, r2
 8003a70:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    for (uint8_t i = 0; i < raw_len; i++) {
 8003a74:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8003a78:	3301      	adds	r3, #1
 8003a7a:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8003a7e:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 8003a82:	f897 307e 	ldrb.w	r3, [r7, #126]	@ 0x7e
 8003a86:	429a      	cmp	r2, r3
 8003a88:	f4ff ad7b 	bcc.w	8003582 <log_frame+0xd2>
    }
    *p = '\0';
 8003a8c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003a90:	2200      	movs	r2, #0
 8003a92:	701a      	strb	r2, [r3, #0]
    
    CDC_Log(line);  /* FIXED: only one parameter */
 8003a94:	f107 030c 	add.w	r3, r7, #12
 8003a98:	4618      	mov	r0, r3
 8003a9a:	f7fd f82b 	bl	8000af4 <CDC_Log>
}
 8003a9e:	bf00      	nop
 8003aa0:	3788      	adds	r7, #136	@ 0x88
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	bd80      	pop	{r7, pc}
 8003aa6:	bf00      	nop
 8003aa8:	08019554 	.word	0x08019554
 8003aac:	0801955c 	.word	0x0801955c
 8003ab0:	08019564 	.word	0x08019564
 8003ab4:	0801956c 	.word	0x0801956c
 8003ab8:	08019574 	.word	0x08019574
 8003abc:	0801957c 	.word	0x0801957c
 8003ac0:	08019584 	.word	0x08019584
 8003ac4:	0801958c 	.word	0x0801958c
 8003ac8:	08019594 	.word	0x08019594

08003acc <PumpTrans_PresetVolume>:

/* V - Preset Volume */
bool PumpTrans_PresetVolume(GKL_Link *gkl, uint8_t ctrl, uint8_t slave,
                            uint8_t nozzle, uint32_t volume_dL, uint16_t price)
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b08a      	sub	sp, #40	@ 0x28
 8003ad0:	af04      	add	r7, sp, #16
 8003ad2:	6078      	str	r0, [r7, #4]
 8003ad4:	4608      	mov	r0, r1
 8003ad6:	4611      	mov	r1, r2
 8003ad8:	461a      	mov	r2, r3
 8003ada:	4603      	mov	r3, r0
 8003adc:	70fb      	strb	r3, [r7, #3]
 8003ade:	460b      	mov	r3, r1
 8003ae0:	70bb      	strb	r3, [r7, #2]
 8003ae2:	4613      	mov	r3, r2
 8003ae4:	707b      	strb	r3, [r7, #1]
    if (!gkl || gkl->state != GKL_STATE_IDLE) return false;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d004      	beq.n	8003af6 <PumpTrans_PresetVolume+0x2a>
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	791b      	ldrb	r3, [r3, #4]
 8003af0:	b2db      	uxtb	r3, r3
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d001      	beq.n	8003afa <PumpTrans_PresetVolume+0x2e>
 8003af6:	2300      	movs	r3, #0
 8003af8:	e033      	b.n	8003b62 <PumpTrans_PresetVolume+0x96>
    
    uint8_t data[7];
    data[0] = nozzle;
 8003afa:	787b      	ldrb	r3, [r7, #1]
 8003afc:	733b      	strb	r3, [r7, #12]
    
    uint32_t volume_cL = volume_dL * 10;
 8003afe:	6a3a      	ldr	r2, [r7, #32]
 8003b00:	4613      	mov	r3, r2
 8003b02:	009b      	lsls	r3, r3, #2
 8003b04:	4413      	add	r3, r2
 8003b06:	005b      	lsls	r3, r3, #1
 8003b08:	617b      	str	r3, [r7, #20]
    uint32_to_bcd(volume_cL, &data[1], 4);
 8003b0a:	f107 030c 	add.w	r3, r7, #12
 8003b0e:	3301      	adds	r3, #1
 8003b10:	2204      	movs	r2, #4
 8003b12:	4619      	mov	r1, r3
 8003b14:	6978      	ldr	r0, [r7, #20]
 8003b16:	f7ff fc3f 	bl	8003398 <uint32_to_bcd>
    uint16_to_bcd(price, &data[5], 2);
 8003b1a:	f107 030c 	add.w	r3, r7, #12
 8003b1e:	1d59      	adds	r1, r3, #5
 8003b20:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003b22:	2202      	movs	r2, #2
 8003b24:	4618      	mov	r0, r3
 8003b26:	f7ff fc7b 	bl	8003420 <uint16_to_bcd>
    
    log_frame(ctrl, slave, 'V', data, 7);
 8003b2a:	f107 030c 	add.w	r3, r7, #12
 8003b2e:	78b9      	ldrb	r1, [r7, #2]
 8003b30:	78f8      	ldrb	r0, [r7, #3]
 8003b32:	2207      	movs	r2, #7
 8003b34:	9200      	str	r2, [sp, #0]
 8003b36:	2256      	movs	r2, #86	@ 0x56
 8003b38:	f7ff fcba 	bl	80034b0 <log_frame>
    
    return (GKL_Send(gkl, ctrl, slave, 'V', data, 7, 'V') == GKL_OK);
 8003b3c:	78ba      	ldrb	r2, [r7, #2]
 8003b3e:	78f9      	ldrb	r1, [r7, #3]
 8003b40:	2356      	movs	r3, #86	@ 0x56
 8003b42:	9302      	str	r3, [sp, #8]
 8003b44:	2307      	movs	r3, #7
 8003b46:	9301      	str	r3, [sp, #4]
 8003b48:	f107 030c 	add.w	r3, r7, #12
 8003b4c:	9300      	str	r3, [sp, #0]
 8003b4e:	2356      	movs	r3, #86	@ 0x56
 8003b50:	6878      	ldr	r0, [r7, #4]
 8003b52:	f7fd fb86 	bl	8001262 <GKL_Send>
 8003b56:	4603      	mov	r3, r0
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	bf0c      	ite	eq
 8003b5c:	2301      	moveq	r3, #1
 8003b5e:	2300      	movne	r3, #0
 8003b60:	b2db      	uxtb	r3, r3
}
 8003b62:	4618      	mov	r0, r3
 8003b64:	3718      	adds	r7, #24
 8003b66:	46bd      	mov	sp, r7
 8003b68:	bd80      	pop	{r7, pc}

08003b6a <PumpTrans_PresetMoney>:

/* M - Preset Money */
bool PumpTrans_PresetMoney(GKL_Link *gkl, uint8_t ctrl, uint8_t slave,
                           uint8_t nozzle, uint32_t money, uint16_t price)
{
 8003b6a:	b580      	push	{r7, lr}
 8003b6c:	b088      	sub	sp, #32
 8003b6e:	af04      	add	r7, sp, #16
 8003b70:	6078      	str	r0, [r7, #4]
 8003b72:	4608      	mov	r0, r1
 8003b74:	4611      	mov	r1, r2
 8003b76:	461a      	mov	r2, r3
 8003b78:	4603      	mov	r3, r0
 8003b7a:	70fb      	strb	r3, [r7, #3]
 8003b7c:	460b      	mov	r3, r1
 8003b7e:	70bb      	strb	r3, [r7, #2]
 8003b80:	4613      	mov	r3, r2
 8003b82:	707b      	strb	r3, [r7, #1]
    if (!gkl || gkl->state != GKL_STATE_IDLE) return false;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d004      	beq.n	8003b94 <PumpTrans_PresetMoney+0x2a>
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	791b      	ldrb	r3, [r3, #4]
 8003b8e:	b2db      	uxtb	r3, r3
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d001      	beq.n	8003b98 <PumpTrans_PresetMoney+0x2e>
 8003b94:	2300      	movs	r3, #0
 8003b96:	e02d      	b.n	8003bf4 <PumpTrans_PresetMoney+0x8a>
    
    uint8_t data[7];
    data[0] = nozzle;
 8003b98:	787b      	ldrb	r3, [r7, #1]
 8003b9a:	723b      	strb	r3, [r7, #8]
    uint32_to_bcd(money, &data[1], 4);
 8003b9c:	f107 0308 	add.w	r3, r7, #8
 8003ba0:	3301      	adds	r3, #1
 8003ba2:	2204      	movs	r2, #4
 8003ba4:	4619      	mov	r1, r3
 8003ba6:	69b8      	ldr	r0, [r7, #24]
 8003ba8:	f7ff fbf6 	bl	8003398 <uint32_to_bcd>
    uint16_to_bcd(price, &data[5], 2);
 8003bac:	f107 0308 	add.w	r3, r7, #8
 8003bb0:	1d59      	adds	r1, r3, #5
 8003bb2:	8bbb      	ldrh	r3, [r7, #28]
 8003bb4:	2202      	movs	r2, #2
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	f7ff fc32 	bl	8003420 <uint16_to_bcd>
    
    log_frame(ctrl, slave, 'M', data, 7);
 8003bbc:	f107 0308 	add.w	r3, r7, #8
 8003bc0:	78b9      	ldrb	r1, [r7, #2]
 8003bc2:	78f8      	ldrb	r0, [r7, #3]
 8003bc4:	2207      	movs	r2, #7
 8003bc6:	9200      	str	r2, [sp, #0]
 8003bc8:	224d      	movs	r2, #77	@ 0x4d
 8003bca:	f7ff fc71 	bl	80034b0 <log_frame>
    
    return (GKL_Send(gkl, ctrl, slave, 'M', data, 7, 'M') == GKL_OK);
 8003bce:	78ba      	ldrb	r2, [r7, #2]
 8003bd0:	78f9      	ldrb	r1, [r7, #3]
 8003bd2:	234d      	movs	r3, #77	@ 0x4d
 8003bd4:	9302      	str	r3, [sp, #8]
 8003bd6:	2307      	movs	r3, #7
 8003bd8:	9301      	str	r3, [sp, #4]
 8003bda:	f107 0308 	add.w	r3, r7, #8
 8003bde:	9300      	str	r3, [sp, #0]
 8003be0:	234d      	movs	r3, #77	@ 0x4d
 8003be2:	6878      	ldr	r0, [r7, #4]
 8003be4:	f7fd fb3d 	bl	8001262 <GKL_Send>
 8003be8:	4603      	mov	r3, r0
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	bf0c      	ite	eq
 8003bee:	2301      	moveq	r3, #1
 8003bf0:	2300      	movne	r3, #0
 8003bf2:	b2db      	uxtb	r3, r3
}
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	3710      	adds	r7, #16
 8003bf8:	46bd      	mov	sp, r7
 8003bfa:	bd80      	pop	{r7, pc}

08003bfc <PumpTrans_Stop>:

/* B - Stop */
bool PumpTrans_Stop(GKL_Link *gkl, uint8_t ctrl, uint8_t slave)
{
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	b086      	sub	sp, #24
 8003c00:	af04      	add	r7, sp, #16
 8003c02:	6078      	str	r0, [r7, #4]
 8003c04:	460b      	mov	r3, r1
 8003c06:	70fb      	strb	r3, [r7, #3]
 8003c08:	4613      	mov	r3, r2
 8003c0a:	70bb      	strb	r3, [r7, #2]
    if (!gkl || gkl->state != GKL_STATE_IDLE) return false;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d004      	beq.n	8003c1c <PumpTrans_Stop+0x20>
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	791b      	ldrb	r3, [r3, #4]
 8003c16:	b2db      	uxtb	r3, r3
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d001      	beq.n	8003c20 <PumpTrans_Stop+0x24>
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	e019      	b.n	8003c54 <PumpTrans_Stop+0x58>
    
    log_frame(ctrl, slave, 'B', NULL, 0);
 8003c20:	78b9      	ldrb	r1, [r7, #2]
 8003c22:	78f8      	ldrb	r0, [r7, #3]
 8003c24:	2300      	movs	r3, #0
 8003c26:	9300      	str	r3, [sp, #0]
 8003c28:	2300      	movs	r3, #0
 8003c2a:	2242      	movs	r2, #66	@ 0x42
 8003c2c:	f7ff fc40 	bl	80034b0 <log_frame>
    
    return (GKL_Send(gkl, ctrl, slave, 'B', NULL, 0, 'B') == GKL_OK);
 8003c30:	78ba      	ldrb	r2, [r7, #2]
 8003c32:	78f9      	ldrb	r1, [r7, #3]
 8003c34:	2342      	movs	r3, #66	@ 0x42
 8003c36:	9302      	str	r3, [sp, #8]
 8003c38:	2300      	movs	r3, #0
 8003c3a:	9301      	str	r3, [sp, #4]
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	9300      	str	r3, [sp, #0]
 8003c40:	2342      	movs	r3, #66	@ 0x42
 8003c42:	6878      	ldr	r0, [r7, #4]
 8003c44:	f7fd fb0d 	bl	8001262 <GKL_Send>
 8003c48:	4603      	mov	r3, r0
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	bf0c      	ite	eq
 8003c4e:	2301      	moveq	r3, #1
 8003c50:	2300      	movne	r3, #0
 8003c52:	b2db      	uxtb	r3, r3
}
 8003c54:	4618      	mov	r0, r3
 8003c56:	3708      	adds	r7, #8
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	bd80      	pop	{r7, pc}

08003c5c <PumpTrans_Resume>:

/* G - Resume */
bool PumpTrans_Resume(GKL_Link *gkl, uint8_t ctrl, uint8_t slave)
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	b086      	sub	sp, #24
 8003c60:	af04      	add	r7, sp, #16
 8003c62:	6078      	str	r0, [r7, #4]
 8003c64:	460b      	mov	r3, r1
 8003c66:	70fb      	strb	r3, [r7, #3]
 8003c68:	4613      	mov	r3, r2
 8003c6a:	70bb      	strb	r3, [r7, #2]
    if (!gkl || gkl->state != GKL_STATE_IDLE) return false;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d004      	beq.n	8003c7c <PumpTrans_Resume+0x20>
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	791b      	ldrb	r3, [r3, #4]
 8003c76:	b2db      	uxtb	r3, r3
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d001      	beq.n	8003c80 <PumpTrans_Resume+0x24>
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	e019      	b.n	8003cb4 <PumpTrans_Resume+0x58>
    
    log_frame(ctrl, slave, 'G', NULL, 0);
 8003c80:	78b9      	ldrb	r1, [r7, #2]
 8003c82:	78f8      	ldrb	r0, [r7, #3]
 8003c84:	2300      	movs	r3, #0
 8003c86:	9300      	str	r3, [sp, #0]
 8003c88:	2300      	movs	r3, #0
 8003c8a:	2247      	movs	r2, #71	@ 0x47
 8003c8c:	f7ff fc10 	bl	80034b0 <log_frame>
    
    return (GKL_Send(gkl, ctrl, slave, 'G', NULL, 0, 'G') == GKL_OK);
 8003c90:	78ba      	ldrb	r2, [r7, #2]
 8003c92:	78f9      	ldrb	r1, [r7, #3]
 8003c94:	2347      	movs	r3, #71	@ 0x47
 8003c96:	9302      	str	r3, [sp, #8]
 8003c98:	2300      	movs	r3, #0
 8003c9a:	9301      	str	r3, [sp, #4]
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	9300      	str	r3, [sp, #0]
 8003ca0:	2347      	movs	r3, #71	@ 0x47
 8003ca2:	6878      	ldr	r0, [r7, #4]
 8003ca4:	f7fd fadd 	bl	8001262 <GKL_Send>
 8003ca8:	4603      	mov	r3, r0
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	bf0c      	ite	eq
 8003cae:	2301      	moveq	r3, #1
 8003cb0:	2300      	movne	r3, #0
 8003cb2:	b2db      	uxtb	r3, r3
}
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	3708      	adds	r7, #8
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	bd80      	pop	{r7, pc}

08003cbc <PumpTrans_End>:

/* N - End Transaction */
bool PumpTrans_End(GKL_Link *gkl, uint8_t ctrl, uint8_t slave)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b086      	sub	sp, #24
 8003cc0:	af04      	add	r7, sp, #16
 8003cc2:	6078      	str	r0, [r7, #4]
 8003cc4:	460b      	mov	r3, r1
 8003cc6:	70fb      	strb	r3, [r7, #3]
 8003cc8:	4613      	mov	r3, r2
 8003cca:	70bb      	strb	r3, [r7, #2]
    if (!gkl || gkl->state != GKL_STATE_IDLE) return false;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d004      	beq.n	8003cdc <PumpTrans_End+0x20>
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	791b      	ldrb	r3, [r3, #4]
 8003cd6:	b2db      	uxtb	r3, r3
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d001      	beq.n	8003ce0 <PumpTrans_End+0x24>
 8003cdc:	2300      	movs	r3, #0
 8003cde:	e019      	b.n	8003d14 <PumpTrans_End+0x58>
    
    log_frame(ctrl, slave, 'N', NULL, 0);
 8003ce0:	78b9      	ldrb	r1, [r7, #2]
 8003ce2:	78f8      	ldrb	r0, [r7, #3]
 8003ce4:	2300      	movs	r3, #0
 8003ce6:	9300      	str	r3, [sp, #0]
 8003ce8:	2300      	movs	r3, #0
 8003cea:	224e      	movs	r2, #78	@ 0x4e
 8003cec:	f7ff fbe0 	bl	80034b0 <log_frame>
    
    return (GKL_Send(gkl, ctrl, slave, 'N', NULL, 0, 'N') == GKL_OK);
 8003cf0:	78ba      	ldrb	r2, [r7, #2]
 8003cf2:	78f9      	ldrb	r1, [r7, #3]
 8003cf4:	234e      	movs	r3, #78	@ 0x4e
 8003cf6:	9302      	str	r3, [sp, #8]
 8003cf8:	2300      	movs	r3, #0
 8003cfa:	9301      	str	r3, [sp, #4]
 8003cfc:	2300      	movs	r3, #0
 8003cfe:	9300      	str	r3, [sp, #0]
 8003d00:	234e      	movs	r3, #78	@ 0x4e
 8003d02:	6878      	ldr	r0, [r7, #4]
 8003d04:	f7fd faad 	bl	8001262 <GKL_Send>
 8003d08:	4603      	mov	r3, r0
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	bf0c      	ite	eq
 8003d0e:	2301      	moveq	r3, #1
 8003d10:	2300      	movne	r3, #0
 8003d12:	b2db      	uxtb	r3, r3
}
 8003d14:	4618      	mov	r0, r3
 8003d16:	3708      	adds	r7, #8
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	bd80      	pop	{r7, pc}

08003d1c <PumpTrans_PollRealtimeVolume>:

/* L - Poll Realtime Volume */
bool PumpTrans_PollRealtimeVolume(GKL_Link *gkl, uint8_t ctrl, uint8_t slave, uint8_t nozzle)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	b088      	sub	sp, #32
 8003d20:	af04      	add	r7, sp, #16
 8003d22:	6078      	str	r0, [r7, #4]
 8003d24:	4608      	mov	r0, r1
 8003d26:	4611      	mov	r1, r2
 8003d28:	461a      	mov	r2, r3
 8003d2a:	4603      	mov	r3, r0
 8003d2c:	70fb      	strb	r3, [r7, #3]
 8003d2e:	460b      	mov	r3, r1
 8003d30:	70bb      	strb	r3, [r7, #2]
 8003d32:	4613      	mov	r3, r2
 8003d34:	707b      	strb	r3, [r7, #1]
    if (!gkl || gkl->state != GKL_STATE_IDLE) return false;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d004      	beq.n	8003d46 <PumpTrans_PollRealtimeVolume+0x2a>
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	791b      	ldrb	r3, [r3, #4]
 8003d40:	b2db      	uxtb	r3, r3
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d001      	beq.n	8003d4a <PumpTrans_PollRealtimeVolume+0x2e>
 8003d46:	2300      	movs	r3, #0
 8003d48:	e01d      	b.n	8003d86 <PumpTrans_PollRealtimeVolume+0x6a>
    
    uint8_t data[1] = {nozzle};
 8003d4a:	787b      	ldrb	r3, [r7, #1]
 8003d4c:	733b      	strb	r3, [r7, #12]
    log_frame(ctrl, slave, 'L', data, 1);
 8003d4e:	f107 030c 	add.w	r3, r7, #12
 8003d52:	78b9      	ldrb	r1, [r7, #2]
 8003d54:	78f8      	ldrb	r0, [r7, #3]
 8003d56:	2201      	movs	r2, #1
 8003d58:	9200      	str	r2, [sp, #0]
 8003d5a:	224c      	movs	r2, #76	@ 0x4c
 8003d5c:	f7ff fba8 	bl	80034b0 <log_frame>
    
    return (GKL_Send(gkl, ctrl, slave, 'L', data, 1, 'L') == GKL_OK);
 8003d60:	78ba      	ldrb	r2, [r7, #2]
 8003d62:	78f9      	ldrb	r1, [r7, #3]
 8003d64:	234c      	movs	r3, #76	@ 0x4c
 8003d66:	9302      	str	r3, [sp, #8]
 8003d68:	2301      	movs	r3, #1
 8003d6a:	9301      	str	r3, [sp, #4]
 8003d6c:	f107 030c 	add.w	r3, r7, #12
 8003d70:	9300      	str	r3, [sp, #0]
 8003d72:	234c      	movs	r3, #76	@ 0x4c
 8003d74:	6878      	ldr	r0, [r7, #4]
 8003d76:	f7fd fa74 	bl	8001262 <GKL_Send>
 8003d7a:	4603      	mov	r3, r0
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	bf0c      	ite	eq
 8003d80:	2301      	moveq	r3, #1
 8003d82:	2300      	movne	r3, #0
 8003d84:	b2db      	uxtb	r3, r3
}
 8003d86:	4618      	mov	r0, r3
 8003d88:	3710      	adds	r7, #16
 8003d8a:	46bd      	mov	sp, r7
 8003d8c:	bd80      	pop	{r7, pc}

08003d8e <PumpTrans_ReadTotalizer>:
    return (GKL_Send(gkl, ctrl, slave, 'R', data, 1, 'R') == GKL_OK);
}

/* C - Read Totalizer */
bool PumpTrans_ReadTotalizer(GKL_Link *gkl, uint8_t ctrl, uint8_t slave, uint8_t nozzle)
{
 8003d8e:	b580      	push	{r7, lr}
 8003d90:	b088      	sub	sp, #32
 8003d92:	af04      	add	r7, sp, #16
 8003d94:	6078      	str	r0, [r7, #4]
 8003d96:	4608      	mov	r0, r1
 8003d98:	4611      	mov	r1, r2
 8003d9a:	461a      	mov	r2, r3
 8003d9c:	4603      	mov	r3, r0
 8003d9e:	70fb      	strb	r3, [r7, #3]
 8003da0:	460b      	mov	r3, r1
 8003da2:	70bb      	strb	r3, [r7, #2]
 8003da4:	4613      	mov	r3, r2
 8003da6:	707b      	strb	r3, [r7, #1]
    if (!gkl || gkl->state != GKL_STATE_IDLE) return false;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d004      	beq.n	8003db8 <PumpTrans_ReadTotalizer+0x2a>
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	791b      	ldrb	r3, [r3, #4]
 8003db2:	b2db      	uxtb	r3, r3
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d001      	beq.n	8003dbc <PumpTrans_ReadTotalizer+0x2e>
 8003db8:	2300      	movs	r3, #0
 8003dba:	e01d      	b.n	8003df8 <PumpTrans_ReadTotalizer+0x6a>
    
    uint8_t data[1] = {nozzle};
 8003dbc:	787b      	ldrb	r3, [r7, #1]
 8003dbe:	733b      	strb	r3, [r7, #12]
    log_frame(ctrl, slave, 'C', data, 1);
 8003dc0:	f107 030c 	add.w	r3, r7, #12
 8003dc4:	78b9      	ldrb	r1, [r7, #2]
 8003dc6:	78f8      	ldrb	r0, [r7, #3]
 8003dc8:	2201      	movs	r2, #1
 8003dca:	9200      	str	r2, [sp, #0]
 8003dcc:	2243      	movs	r2, #67	@ 0x43
 8003dce:	f7ff fb6f 	bl	80034b0 <log_frame>
    
    return (GKL_Send(gkl, ctrl, slave, 'C', data, 1, 'C') == GKL_OK);
 8003dd2:	78ba      	ldrb	r2, [r7, #2]
 8003dd4:	78f9      	ldrb	r1, [r7, #3]
 8003dd6:	2343      	movs	r3, #67	@ 0x43
 8003dd8:	9302      	str	r3, [sp, #8]
 8003dda:	2301      	movs	r3, #1
 8003ddc:	9301      	str	r3, [sp, #4]
 8003dde:	f107 030c 	add.w	r3, r7, #12
 8003de2:	9300      	str	r3, [sp, #0]
 8003de4:	2343      	movs	r3, #67	@ 0x43
 8003de6:	6878      	ldr	r0, [r7, #4]
 8003de8:	f7fd fa3b 	bl	8001262 <GKL_Send>
 8003dec:	4603      	mov	r3, r0
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	bf0c      	ite	eq
 8003df2:	2301      	moveq	r3, #1
 8003df4:	2300      	movne	r3, #0
 8003df6:	b2db      	uxtb	r3, r3
}
 8003df8:	4618      	mov	r0, r3
 8003dfa:	3710      	adds	r7, #16
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	bd80      	pop	{r7, pc}

08003e00 <crc32_update>:
/* Singleton pointer for HAL I2C callbacks dispatching */
static Settings *s_settings_singleton = NULL;

/* ---------------- CRC32 (standard, little-endian) ---------------- */
static uint32_t crc32_update(uint32_t crc, const uint8_t *data, uint32_t len)
{
 8003e00:	b480      	push	{r7}
 8003e02:	b089      	sub	sp, #36	@ 0x24
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	60f8      	str	r0, [r7, #12]
 8003e08:	60b9      	str	r1, [r7, #8]
 8003e0a:	607a      	str	r2, [r7, #4]
    uint32_t c = crc;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	61fb      	str	r3, [r7, #28]
    for (uint32_t i = 0; i < len; i++)
 8003e10:	2300      	movs	r3, #0
 8003e12:	61bb      	str	r3, [r7, #24]
 8003e14:	e021      	b.n	8003e5a <crc32_update+0x5a>
    {
        c ^= (uint32_t)data[i];
 8003e16:	68ba      	ldr	r2, [r7, #8]
 8003e18:	69bb      	ldr	r3, [r7, #24]
 8003e1a:	4413      	add	r3, r2
 8003e1c:	781b      	ldrb	r3, [r3, #0]
 8003e1e:	461a      	mov	r2, r3
 8003e20:	69fb      	ldr	r3, [r7, #28]
 8003e22:	4053      	eors	r3, r2
 8003e24:	61fb      	str	r3, [r7, #28]
        for (uint8_t b = 0; b < 8; b++)
 8003e26:	2300      	movs	r3, #0
 8003e28:	75fb      	strb	r3, [r7, #23]
 8003e2a:	e010      	b.n	8003e4e <crc32_update+0x4e>
        {
            if (c & 1u) c = (c >> 1) ^ 0xEDB88320u;
 8003e2c:	69fb      	ldr	r3, [r7, #28]
 8003e2e:	f003 0301 	and.w	r3, r3, #1
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d005      	beq.n	8003e42 <crc32_update+0x42>
 8003e36:	69fb      	ldr	r3, [r7, #28]
 8003e38:	085a      	lsrs	r2, r3, #1
 8003e3a:	4b0d      	ldr	r3, [pc, #52]	@ (8003e70 <crc32_update+0x70>)
 8003e3c:	4053      	eors	r3, r2
 8003e3e:	61fb      	str	r3, [r7, #28]
 8003e40:	e002      	b.n	8003e48 <crc32_update+0x48>
            else        c = (c >> 1);
 8003e42:	69fb      	ldr	r3, [r7, #28]
 8003e44:	085b      	lsrs	r3, r3, #1
 8003e46:	61fb      	str	r3, [r7, #28]
        for (uint8_t b = 0; b < 8; b++)
 8003e48:	7dfb      	ldrb	r3, [r7, #23]
 8003e4a:	3301      	adds	r3, #1
 8003e4c:	75fb      	strb	r3, [r7, #23]
 8003e4e:	7dfb      	ldrb	r3, [r7, #23]
 8003e50:	2b07      	cmp	r3, #7
 8003e52:	d9eb      	bls.n	8003e2c <crc32_update+0x2c>
    for (uint32_t i = 0; i < len; i++)
 8003e54:	69bb      	ldr	r3, [r7, #24]
 8003e56:	3301      	adds	r3, #1
 8003e58:	61bb      	str	r3, [r7, #24]
 8003e5a:	69ba      	ldr	r2, [r7, #24]
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	429a      	cmp	r2, r3
 8003e60:	d3d9      	bcc.n	8003e16 <crc32_update+0x16>
        }
    }
    return c;
 8003e62:	69fb      	ldr	r3, [r7, #28]
}
 8003e64:	4618      	mov	r0, r3
 8003e66:	3724      	adds	r7, #36	@ 0x24
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6e:	4770      	bx	lr
 8003e70:	edb88320 	.word	0xedb88320

08003e74 <crc32_calc>:

static uint32_t crc32_calc(const uint8_t *data, uint32_t len)
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b084      	sub	sp, #16
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]
 8003e7c:	6039      	str	r1, [r7, #0]
    uint32_t crc = 0xFFFFFFFFu;
 8003e7e:	f04f 33ff 	mov.w	r3, #4294967295
 8003e82:	60fb      	str	r3, [r7, #12]
    crc = crc32_update(crc, data, len);
 8003e84:	683a      	ldr	r2, [r7, #0]
 8003e86:	6879      	ldr	r1, [r7, #4]
 8003e88:	68f8      	ldr	r0, [r7, #12]
 8003e8a:	f7ff ffb9 	bl	8003e00 <crc32_update>
 8003e8e:	60f8      	str	r0, [r7, #12]
    return crc ^ 0xFFFFFFFFu;
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	43db      	mvns	r3, r3
}
 8003e94:	4618      	mov	r0, r3
 8003e96:	3710      	adds	r7, #16
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	bd80      	pop	{r7, pc}

08003e9c <rd_u16_le>:

/* ---------------- Little-endian helpers ---------------- */
static uint16_t rd_u16_le(const uint8_t *p)
{
 8003e9c:	b480      	push	{r7}
 8003e9e:	b083      	sub	sp, #12
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	6078      	str	r0, [r7, #4]
    return (uint16_t)((uint16_t)p[0] | ((uint16_t)p[1] << 8));
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	781b      	ldrb	r3, [r3, #0]
 8003ea8:	b21a      	sxth	r2, r3
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	3301      	adds	r3, #1
 8003eae:	781b      	ldrb	r3, [r3, #0]
 8003eb0:	b21b      	sxth	r3, r3
 8003eb2:	021b      	lsls	r3, r3, #8
 8003eb4:	b21b      	sxth	r3, r3
 8003eb6:	4313      	orrs	r3, r2
 8003eb8:	b21b      	sxth	r3, r3
 8003eba:	b29b      	uxth	r3, r3
}
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	370c      	adds	r7, #12
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec6:	4770      	bx	lr

08003ec8 <rd_u32_le>:
    p[0] = (uint8_t)(v & 0xFFu);
    p[1] = (uint8_t)((v >> 8) & 0xFFu);
}

static uint32_t rd_u32_le(const uint8_t *p)
{
 8003ec8:	b480      	push	{r7}
 8003eca:	b083      	sub	sp, #12
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
    return (uint32_t)p[0] |
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	781b      	ldrb	r3, [r3, #0]
 8003ed4:	461a      	mov	r2, r3
           ((uint32_t)p[1] << 8) |
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	3301      	adds	r3, #1
 8003eda:	781b      	ldrb	r3, [r3, #0]
 8003edc:	021b      	lsls	r3, r3, #8
    return (uint32_t)p[0] |
 8003ede:	431a      	orrs	r2, r3
           ((uint32_t)p[2] << 16) |
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	3302      	adds	r3, #2
 8003ee4:	781b      	ldrb	r3, [r3, #0]
 8003ee6:	041b      	lsls	r3, r3, #16
           ((uint32_t)p[1] << 8) |
 8003ee8:	431a      	orrs	r2, r3
           ((uint32_t)p[3] << 24);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	3303      	adds	r3, #3
 8003eee:	781b      	ldrb	r3, [r3, #0]
 8003ef0:	061b      	lsls	r3, r3, #24
           ((uint32_t)p[2] << 16) |
 8003ef2:	4313      	orrs	r3, r2
}
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	370c      	adds	r7, #12
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efe:	4770      	bx	lr

08003f00 <eeprom_read_block>:
    p[3] = (uint8_t)((v >> 24) & 0xFFu);
}

/* ---------------- EEPROM blocking read (startup only) ---------------- */
static bool eeprom_read_block(I2C_HandleTypeDef *hi2c, uint16_t mem_addr, uint8_t *dst, uint16_t len)
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	b088      	sub	sp, #32
 8003f04:	af04      	add	r7, sp, #16
 8003f06:	60f8      	str	r0, [r7, #12]
 8003f08:	607a      	str	r2, [r7, #4]
 8003f0a:	461a      	mov	r2, r3
 8003f0c:	460b      	mov	r3, r1
 8003f0e:	817b      	strh	r3, [r7, #10]
 8003f10:	4613      	mov	r3, r2
 8003f12:	813b      	strh	r3, [r7, #8]
    if (hi2c == NULL || dst == NULL || len == 0u) return false;
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d005      	beq.n	8003f26 <eeprom_read_block+0x26>
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d002      	beq.n	8003f26 <eeprom_read_block+0x26>
 8003f20:	893b      	ldrh	r3, [r7, #8]
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d101      	bne.n	8003f2a <eeprom_read_block+0x2a>
 8003f26:	2300      	movs	r3, #0
 8003f28:	e011      	b.n	8003f4e <eeprom_read_block+0x4e>

    /* Timeout: small but enough for 128 bytes at 100 kHz */
    if (HAL_I2C_Mem_Read(hi2c,
 8003f2a:	897a      	ldrh	r2, [r7, #10]
 8003f2c:	2332      	movs	r3, #50	@ 0x32
 8003f2e:	9302      	str	r3, [sp, #8]
 8003f30:	893b      	ldrh	r3, [r7, #8]
 8003f32:	9301      	str	r3, [sp, #4]
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	9300      	str	r3, [sp, #0]
 8003f38:	2302      	movs	r3, #2
 8003f3a:	21a0      	movs	r1, #160	@ 0xa0
 8003f3c:	68f8      	ldr	r0, [r7, #12]
 8003f3e:	f005 fecb 	bl	8009cd8 <HAL_I2C_Mem_Read>
 8003f42:	4603      	mov	r3, r0
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d101      	bne.n	8003f4c <eeprom_read_block+0x4c>
                         SETTINGS_EEPROM_MEMADD_SIZE,
                         dst,
                         len,
                         50u) == HAL_OK)
    {
        return true;
 8003f48:	2301      	movs	r3, #1
 8003f4a:	e000      	b.n	8003f4e <eeprom_read_block+0x4e>
    }
    return false;
 8003f4c:	2300      	movs	r3, #0
}
 8003f4e:	4618      	mov	r0, r3
 8003f50:	3710      	adds	r7, #16
 8003f52:	46bd      	mov	sp, r7
 8003f54:	bd80      	pop	{r7, pc}
	...

08003f58 <parse_slot>:

/* ---------------- Record parse/build ---------------- */
static bool parse_slot(const uint8_t *slot, SettingsData *out, uint32_t *out_seq)
{
 8003f58:	b590      	push	{r4, r7, lr}
 8003f5a:	b08f      	sub	sp, #60	@ 0x3c
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	60f8      	str	r0, [r7, #12]
 8003f60:	60b9      	str	r1, [r7, #8]
 8003f62:	607a      	str	r2, [r7, #4]
    if (slot == NULL || out == NULL || out_seq == NULL) return false;
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d005      	beq.n	8003f76 <parse_slot+0x1e>
 8003f6a:	68bb      	ldr	r3, [r7, #8]
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d002      	beq.n	8003f76 <parse_slot+0x1e>
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d101      	bne.n	8003f7a <parse_slot+0x22>
 8003f76:	2300      	movs	r3, #0
 8003f78:	e0a6      	b.n	80040c8 <parse_slot+0x170>

    uint32_t magic = rd_u32_le(&slot[0]);
 8003f7a:	68f8      	ldr	r0, [r7, #12]
 8003f7c:	f7ff ffa4 	bl	8003ec8 <rd_u32_le>
 8003f80:	62b8      	str	r0, [r7, #40]	@ 0x28
    uint16_t ver   = rd_u16_le(&slot[4]);
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	3304      	adds	r3, #4
 8003f86:	4618      	mov	r0, r3
 8003f88:	f7ff ff88 	bl	8003e9c <rd_u16_le>
 8003f8c:	4603      	mov	r3, r0
 8003f8e:	84fb      	strh	r3, [r7, #38]	@ 0x26
    uint16_t plen  = rd_u16_le(&slot[6]);
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	3306      	adds	r3, #6
 8003f94:	4618      	mov	r0, r3
 8003f96:	f7ff ff81 	bl	8003e9c <rd_u16_le>
 8003f9a:	4603      	mov	r3, r0
 8003f9c:	84bb      	strh	r3, [r7, #36]	@ 0x24
    uint32_t seq   = rd_u32_le(&slot[8]);
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	3308      	adds	r3, #8
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	f7ff ff90 	bl	8003ec8 <rd_u32_le>
 8003fa8:	6238      	str	r0, [r7, #32]
    uint32_t crc_s = rd_u32_le(&slot[12]);
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	330c      	adds	r3, #12
 8003fae:	4618      	mov	r0, r3
 8003fb0:	f7ff ff8a 	bl	8003ec8 <rd_u32_le>
 8003fb4:	61f8      	str	r0, [r7, #28]

    if (magic != SETTINGS_MAGIC) return false;
 8003fb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fb8:	4a45      	ldr	r2, [pc, #276]	@ (80040d0 <parse_slot+0x178>)
 8003fba:	4293      	cmp	r3, r2
 8003fbc:	d001      	beq.n	8003fc2 <parse_slot+0x6a>
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	e082      	b.n	80040c8 <parse_slot+0x170>
    if (ver != (uint16_t)SETTINGS_VERSION) return false;
 8003fc2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003fc4:	2b01      	cmp	r3, #1
 8003fc6:	d001      	beq.n	8003fcc <parse_slot+0x74>
 8003fc8:	2300      	movs	r3, #0
 8003fca:	e07d      	b.n	80040c8 <parse_slot+0x170>
    if (plen == 0u) return false;
 8003fcc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d101      	bne.n	8003fd6 <parse_slot+0x7e>
 8003fd2:	2300      	movs	r3, #0
 8003fd4:	e078      	b.n	80040c8 <parse_slot+0x170>
    if ((uint32_t)(16u + plen) > (uint32_t)SETTINGS_SLOT_SIZE) return false;
 8003fd6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003fd8:	3310      	adds	r3, #16
 8003fda:	2b80      	cmp	r3, #128	@ 0x80
 8003fdc:	d901      	bls.n	8003fe2 <parse_slot+0x8a>
 8003fde:	2300      	movs	r3, #0
 8003fe0:	e072      	b.n	80040c8 <parse_slot+0x170>

    const uint8_t *payload = &slot[16];
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	3310      	adds	r3, #16
 8003fe6:	61bb      	str	r3, [r7, #24]
    uint32_t crc_c = crc32_calc(payload, (uint32_t)plen);
 8003fe8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003fea:	4619      	mov	r1, r3
 8003fec:	69b8      	ldr	r0, [r7, #24]
 8003fee:	f7ff ff41 	bl	8003e74 <crc32_calc>
 8003ff2:	6178      	str	r0, [r7, #20]
    if (crc_c != crc_s) return false;
 8003ff4:	697a      	ldr	r2, [r7, #20]
 8003ff6:	69fb      	ldr	r3, [r7, #28]
 8003ff8:	429a      	cmp	r2, r3
 8003ffa:	d001      	beq.n	8004000 <parse_slot+0xa8>
 8003ffc:	2300      	movs	r3, #0
 8003ffe:	e063      	b.n	80040c8 <parse_slot+0x170>

    /* Decode payload */
    memset(out, 0, sizeof(*out));
 8004000:	2212      	movs	r2, #18
 8004002:	2100      	movs	r1, #0
 8004004:	68b8      	ldr	r0, [r7, #8]
 8004006:	f014 fcd1 	bl	80189ac <memset>

    uint8_t pump_count = payload[0];
 800400a:	69bb      	ldr	r3, [r7, #24]
 800400c:	781b      	ldrb	r3, [r3, #0]
 800400e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if (pump_count == 0u) return false;
 8004012:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8004016:	2b00      	cmp	r3, #0
 8004018:	d101      	bne.n	800401e <parse_slot+0xc6>
 800401a:	2300      	movs	r3, #0
 800401c:	e054      	b.n	80040c8 <parse_slot+0x170>
    if (pump_count > (uint8_t)SETTINGS_MAX_PUMPS) pump_count = (uint8_t)SETTINGS_MAX_PUMPS;
 800401e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8004022:	2b04      	cmp	r3, #4
 8004024:	d902      	bls.n	800402c <parse_slot+0xd4>
 8004026:	2304      	movs	r3, #4
 8004028:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    uint32_t needed = 1u + (uint32_t)pump_count * 4u;
 800402c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8004030:	009b      	lsls	r3, r3, #2
 8004032:	3301      	adds	r3, #1
 8004034:	613b      	str	r3, [r7, #16]
    if ((uint32_t)plen < needed) return false;
 8004036:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004038:	693a      	ldr	r2, [r7, #16]
 800403a:	429a      	cmp	r2, r3
 800403c:	d901      	bls.n	8004042 <parse_slot+0xea>
 800403e:	2300      	movs	r3, #0
 8004040:	e042      	b.n	80040c8 <parse_slot+0x170>

    out->pump_count = pump_count;
 8004042:	68bb      	ldr	r3, [r7, #8]
 8004044:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8004048:	701a      	strb	r2, [r3, #0]
    uint32_t off = 1u;
 800404a:	2301      	movs	r3, #1
 800404c:	633b      	str	r3, [r7, #48]	@ 0x30
    for (uint8_t i = 0; i < pump_count; i++)
 800404e:	2300      	movs	r3, #0
 8004050:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8004054:	e02e      	b.n	80040b4 <parse_slot+0x15c>
    {
        out->pump[i].ctrl_addr  = payload[off + 0u];
 8004056:	69ba      	ldr	r2, [r7, #24]
 8004058:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800405a:	441a      	add	r2, r3
 800405c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004060:	7811      	ldrb	r1, [r2, #0]
 8004062:	68ba      	ldr	r2, [r7, #8]
 8004064:	009b      	lsls	r3, r3, #2
 8004066:	4413      	add	r3, r2
 8004068:	460a      	mov	r2, r1
 800406a:	709a      	strb	r2, [r3, #2]
        out->pump[i].slave_addr = payload[off + 1u];
 800406c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800406e:	3301      	adds	r3, #1
 8004070:	69ba      	ldr	r2, [r7, #24]
 8004072:	441a      	add	r2, r3
 8004074:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004078:	7811      	ldrb	r1, [r2, #0]
 800407a:	68ba      	ldr	r2, [r7, #8]
 800407c:	009b      	lsls	r3, r3, #2
 800407e:	4413      	add	r3, r2
 8004080:	460a      	mov	r2, r1
 8004082:	70da      	strb	r2, [r3, #3]
        out->pump[i].price      = rd_u16_le(&payload[off + 2u]);
 8004084:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004086:	3302      	adds	r3, #2
 8004088:	69ba      	ldr	r2, [r7, #24]
 800408a:	4413      	add	r3, r2
 800408c:	f897 402f 	ldrb.w	r4, [r7, #47]	@ 0x2f
 8004090:	4618      	mov	r0, r3
 8004092:	f7ff ff03 	bl	8003e9c <rd_u16_le>
 8004096:	4603      	mov	r3, r0
 8004098:	4619      	mov	r1, r3
 800409a:	68ba      	ldr	r2, [r7, #8]
 800409c:	00a3      	lsls	r3, r4, #2
 800409e:	4413      	add	r3, r2
 80040a0:	460a      	mov	r2, r1
 80040a2:	809a      	strh	r2, [r3, #4]
        off += 4u;
 80040a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040a6:	3304      	adds	r3, #4
 80040a8:	633b      	str	r3, [r7, #48]	@ 0x30
    for (uint8_t i = 0; i < pump_count; i++)
 80040aa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80040ae:	3301      	adds	r3, #1
 80040b0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80040b4:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80040b8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80040bc:	429a      	cmp	r2, r3
 80040be:	d3ca      	bcc.n	8004056 <parse_slot+0xfe>
    }

    *out_seq = seq;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	6a3a      	ldr	r2, [r7, #32]
 80040c4:	601a      	str	r2, [r3, #0]
    return true;
 80040c6:	2301      	movs	r3, #1
}
 80040c8:	4618      	mov	r0, r3
 80040ca:	373c      	adds	r7, #60	@ 0x3c
 80040cc:	46bd      	mov	sp, r7
 80040ce:	bd90      	pop	{r4, r7, pc}
 80040d0:	53455431 	.word	0x53455431

080040d4 <clamp_data>:

    memcpy(&slot_out[16], payload, payload_len);
}

static void clamp_data(SettingsData *d)
{
 80040d4:	b480      	push	{r7}
 80040d6:	b085      	sub	sp, #20
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
    if (d == NULL) return;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d043      	beq.n	800416a <clamp_data+0x96>

    if (d->pump_count == 0u) d->pump_count = 1u;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	781b      	ldrb	r3, [r3, #0]
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d102      	bne.n	80040f0 <clamp_data+0x1c>
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	2201      	movs	r2, #1
 80040ee:	701a      	strb	r2, [r3, #0]
    if (d->pump_count > (uint8_t)SETTINGS_MAX_PUMPS) d->pump_count = (uint8_t)SETTINGS_MAX_PUMPS;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	781b      	ldrb	r3, [r3, #0]
 80040f4:	2b04      	cmp	r3, #4
 80040f6:	d902      	bls.n	80040fe <clamp_data+0x2a>
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	2204      	movs	r2, #4
 80040fc:	701a      	strb	r2, [r3, #0]

    for (uint8_t i = 0; i < d->pump_count; i++)
 80040fe:	2300      	movs	r3, #0
 8004100:	73fb      	strb	r3, [r7, #15]
 8004102:	e02c      	b.n	800415e <clamp_data+0x8a>
    {
        if (d->pump[i].slave_addr == 0u) d->pump[i].slave_addr = 1u;
 8004104:	7bfb      	ldrb	r3, [r7, #15]
 8004106:	687a      	ldr	r2, [r7, #4]
 8004108:	009b      	lsls	r3, r3, #2
 800410a:	4413      	add	r3, r2
 800410c:	78db      	ldrb	r3, [r3, #3]
 800410e:	2b00      	cmp	r3, #0
 8004110:	d105      	bne.n	800411e <clamp_data+0x4a>
 8004112:	7bfb      	ldrb	r3, [r7, #15]
 8004114:	687a      	ldr	r2, [r7, #4]
 8004116:	009b      	lsls	r3, r3, #2
 8004118:	4413      	add	r3, r2
 800411a:	2201      	movs	r2, #1
 800411c:	70da      	strb	r2, [r3, #3]
        if (d->pump[i].slave_addr > 32u) d->pump[i].slave_addr = 32u;
 800411e:	7bfb      	ldrb	r3, [r7, #15]
 8004120:	687a      	ldr	r2, [r7, #4]
 8004122:	009b      	lsls	r3, r3, #2
 8004124:	4413      	add	r3, r2
 8004126:	78db      	ldrb	r3, [r3, #3]
 8004128:	2b20      	cmp	r3, #32
 800412a:	d905      	bls.n	8004138 <clamp_data+0x64>
 800412c:	7bfb      	ldrb	r3, [r7, #15]
 800412e:	687a      	ldr	r2, [r7, #4]
 8004130:	009b      	lsls	r3, r3, #2
 8004132:	4413      	add	r3, r2
 8004134:	2220      	movs	r2, #32
 8004136:	70da      	strb	r2, [r3, #3]
        if (d->pump[i].price > 9999u) d->pump[i].price = 9999u;
 8004138:	7bfb      	ldrb	r3, [r7, #15]
 800413a:	687a      	ldr	r2, [r7, #4]
 800413c:	009b      	lsls	r3, r3, #2
 800413e:	4413      	add	r3, r2
 8004140:	889b      	ldrh	r3, [r3, #4]
 8004142:	f242 720f 	movw	r2, #9999	@ 0x270f
 8004146:	4293      	cmp	r3, r2
 8004148:	d906      	bls.n	8004158 <clamp_data+0x84>
 800414a:	7bfb      	ldrb	r3, [r7, #15]
 800414c:	687a      	ldr	r2, [r7, #4]
 800414e:	009b      	lsls	r3, r3, #2
 8004150:	4413      	add	r3, r2
 8004152:	f242 720f 	movw	r2, #9999	@ 0x270f
 8004156:	809a      	strh	r2, [r3, #4]
    for (uint8_t i = 0; i < d->pump_count; i++)
 8004158:	7bfb      	ldrb	r3, [r7, #15]
 800415a:	3301      	adds	r3, #1
 800415c:	73fb      	strb	r3, [r7, #15]
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	781b      	ldrb	r3, [r3, #0]
 8004162:	7bfa      	ldrb	r2, [r7, #15]
 8004164:	429a      	cmp	r2, r3
 8004166:	d3cd      	bcc.n	8004104 <clamp_data+0x30>
 8004168:	e000      	b.n	800416c <clamp_data+0x98>
    if (d == NULL) return;
 800416a:	bf00      	nop
    }
}
 800416c:	3714      	adds	r7, #20
 800416e:	46bd      	mov	sp, r7
 8004170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004174:	4770      	bx	lr

08004176 <Settings_Defaults>:

/* ---------------- Public API ---------------- */

void Settings_Defaults(Settings *s)
{
 8004176:	b580      	push	{r7, lr}
 8004178:	b082      	sub	sp, #8
 800417a:	af00      	add	r7, sp, #0
 800417c:	6078      	str	r0, [r7, #4]
    if (s == NULL) return;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2b00      	cmp	r3, #0
 8004182:	d038      	beq.n	80041f6 <Settings_Defaults+0x80>

    memset(&s->data, 0, sizeof(s->data));
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	3304      	adds	r3, #4
 8004188:	2212      	movs	r2, #18
 800418a:	2100      	movs	r1, #0
 800418c:	4618      	mov	r0, r3
 800418e:	f014 fc0d 	bl	80189ac <memset>
    s->data.pump_count = 2u;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	2202      	movs	r2, #2
 8004196:	711a      	strb	r2, [r3, #4]

    /* TRK1 default */
    s->data.pump[0].ctrl_addr  = 0x00u;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2200      	movs	r2, #0
 800419c:	719a      	strb	r2, [r3, #6]
    s->data.pump[0].slave_addr = 0x01u;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	2201      	movs	r2, #1
 80041a2:	71da      	strb	r2, [r3, #7]
    s->data.pump[0].price      = 0u;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	2200      	movs	r2, #0
 80041a8:	811a      	strh	r2, [r3, #8]

    /* TRK2 default (different address for debug) */
    s->data.pump[1].ctrl_addr  = 0x00u;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	2200      	movs	r2, #0
 80041ae:	729a      	strb	r2, [r3, #10]
    s->data.pump[1].slave_addr = 0x02u;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2202      	movs	r2, #2
 80041b4:	72da      	strb	r2, [r3, #11]
    s->data.pump[1].price      = 0u;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	2200      	movs	r2, #0
 80041ba:	819a      	strh	r2, [r3, #12]

    s->seq = 0u;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2200      	movs	r2, #0
 80041c0:	619a      	str	r2, [r3, #24]
    s->last_slot = 0u;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	2200      	movs	r2, #0
 80041c6:	771a      	strb	r2, [r3, #28]

    s->save_state = SETTINGS_SAVE_IDLE;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2200      	movs	r2, #0
 80041cc:	775a      	strb	r2, [r3, #29]
    s->save_error = 0u;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	2200      	movs	r2, #0
 80041d2:	779a      	strb	r2, [r3, #30]

    s->wr_active = 0u;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2200      	movs	r2, #0
 80041d8:	77da      	strb	r2, [r3, #31]
    s->wr_inflight = 0u;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	2200      	movs	r2, #0
 80041de:	f883 2020 	strb.w	r2, [r3, #32]
    s->wr_wait_ready = 0u;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2200      	movs	r2, #0
 80041e6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    clamp_data(&s->data);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	3304      	adds	r3, #4
 80041ee:	4618      	mov	r0, r3
 80041f0:	f7ff ff70 	bl	80040d4 <clamp_data>
 80041f4:	e000      	b.n	80041f8 <Settings_Defaults+0x82>
    if (s == NULL) return;
 80041f6:	bf00      	nop
}
 80041f8:	3708      	adds	r7, #8
 80041fa:	46bd      	mov	sp, r7
 80041fc:	bd80      	pop	{r7, pc}
	...

08004200 <Settings_Init>:

void Settings_Init(Settings *s, I2C_HandleTypeDef *hi2c)
{
 8004200:	b580      	push	{r7, lr}
 8004202:	b082      	sub	sp, #8
 8004204:	af00      	add	r7, sp, #0
 8004206:	6078      	str	r0, [r7, #4]
 8004208:	6039      	str	r1, [r7, #0]
    if (s == NULL) return;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2b00      	cmp	r3, #0
 800420e:	d00e      	beq.n	800422e <Settings_Init+0x2e>
    memset(s, 0, sizeof(*s));
 8004210:	22b0      	movs	r2, #176	@ 0xb0
 8004212:	2100      	movs	r1, #0
 8004214:	6878      	ldr	r0, [r7, #4]
 8004216:	f014 fbc9 	bl	80189ac <memset>

    s->hi2c = hi2c;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	683a      	ldr	r2, [r7, #0]
 800421e:	601a      	str	r2, [r3, #0]
    s_settings_singleton = s;
 8004220:	4a05      	ldr	r2, [pc, #20]	@ (8004238 <Settings_Init+0x38>)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	6013      	str	r3, [r2, #0]

    Settings_Defaults(s);
 8004226:	6878      	ldr	r0, [r7, #4]
 8004228:	f7ff ffa5 	bl	8004176 <Settings_Defaults>
 800422c:	e000      	b.n	8004230 <Settings_Init+0x30>
    if (s == NULL) return;
 800422e:	bf00      	nop
}
 8004230:	3708      	adds	r7, #8
 8004232:	46bd      	mov	sp, r7
 8004234:	bd80      	pop	{r7, pc}
 8004236:	bf00      	nop
 8004238:	24001f70 	.word	0x24001f70

0800423c <Settings_Load>:

bool Settings_Load(Settings *s)
{
 800423c:	b5b0      	push	{r4, r5, r7, lr}
 800423e:	b0d0      	sub	sp, #320	@ 0x140
 8004240:	af00      	add	r7, sp, #0
 8004242:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004246:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800424a:	6018      	str	r0, [r3, #0]
    if (s == NULL || s->hi2c == NULL) return false;
 800424c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004250:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	2b00      	cmp	r3, #0
 8004258:	d007      	beq.n	800426a <Settings_Load+0x2e>
 800425a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800425e:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d101      	bne.n	800426e <Settings_Load+0x32>
 800426a:	2300      	movs	r3, #0
 800426c:	e0ef      	b.n	800444e <Settings_Load+0x212>

    uint8_t slot0[SETTINGS_SLOT_SIZE];
    uint8_t slot1[SETTINGS_SLOT_SIZE];

    bool r0 = eeprom_read_block(s->hi2c, (uint16_t)SETTINGS_SLOT0_ADDR, slot0, SETTINGS_SLOT_SIZE);
 800426e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004272:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	6818      	ldr	r0, [r3, #0]
 800427a:	f107 02bc 	add.w	r2, r7, #188	@ 0xbc
 800427e:	2380      	movs	r3, #128	@ 0x80
 8004280:	2100      	movs	r1, #0
 8004282:	f7ff fe3d 	bl	8003f00 <eeprom_read_block>
 8004286:	4603      	mov	r3, r0
 8004288:	f887 313d 	strb.w	r3, [r7, #317]	@ 0x13d
    bool r1 = eeprom_read_block(s->hi2c, (uint16_t)SETTINGS_SLOT1_ADDR, slot1, SETTINGS_SLOT_SIZE);
 800428c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004290:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	6818      	ldr	r0, [r3, #0]
 8004298:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 800429c:	2380      	movs	r3, #128	@ 0x80
 800429e:	2180      	movs	r1, #128	@ 0x80
 80042a0:	f7ff fe2e 	bl	8003f00 <eeprom_read_block>
 80042a4:	4603      	mov	r3, r0
 80042a6:	f887 313c 	strb.w	r3, [r7, #316]	@ 0x13c

    SettingsData d0, d1;
    uint32_t seq0 = 0u, seq1 = 0u;
 80042aa:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80042ae:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80042b2:	2200      	movs	r2, #0
 80042b4:	601a      	str	r2, [r3, #0]
 80042b6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80042ba:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80042be:	2200      	movs	r2, #0
 80042c0:	601a      	str	r2, [r3, #0]

    bool v0 = false;
 80042c2:	2300      	movs	r3, #0
 80042c4:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
    bool v1 = false;
 80042c8:	2300      	movs	r3, #0
 80042ca:	f887 313e 	strb.w	r3, [r7, #318]	@ 0x13e

    if (r0) v0 = parse_slot(slot0, &d0, &seq0);
 80042ce:	f897 313d 	ldrb.w	r3, [r7, #317]	@ 0x13d
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d00b      	beq.n	80042ee <Settings_Load+0xb2>
 80042d6:	f107 0210 	add.w	r2, r7, #16
 80042da:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 80042de:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 80042e2:	4618      	mov	r0, r3
 80042e4:	f7ff fe38 	bl	8003f58 <parse_slot>
 80042e8:	4603      	mov	r3, r0
 80042ea:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
    if (r1) v1 = parse_slot(slot1, &d1, &seq1);
 80042ee:	f897 313c 	ldrb.w	r3, [r7, #316]	@ 0x13c
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d00b      	beq.n	800430e <Settings_Load+0xd2>
 80042f6:	f107 020c 	add.w	r2, r7, #12
 80042fa:	f107 0114 	add.w	r1, r7, #20
 80042fe:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8004302:	4618      	mov	r0, r3
 8004304:	f7ff fe28 	bl	8003f58 <parse_slot>
 8004308:	4603      	mov	r3, r0
 800430a:	f887 313e 	strb.w	r3, [r7, #318]	@ 0x13e

    if (!v0 && !v1)
 800430e:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 8004312:	f083 0301 	eor.w	r3, r3, #1
 8004316:	b2db      	uxtb	r3, r3
 8004318:	2b00      	cmp	r3, #0
 800431a:	d00f      	beq.n	800433c <Settings_Load+0x100>
 800431c:	f897 313e 	ldrb.w	r3, [r7, #318]	@ 0x13e
 8004320:	f083 0301 	eor.w	r3, r3, #1
 8004324:	b2db      	uxtb	r3, r3
 8004326:	2b00      	cmp	r3, #0
 8004328:	d008      	beq.n	800433c <Settings_Load+0x100>
    {
        Settings_Defaults(s);
 800432a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800432e:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8004332:	6818      	ldr	r0, [r3, #0]
 8004334:	f7ff ff1f 	bl	8004176 <Settings_Defaults>
        return false;
 8004338:	2300      	movs	r3, #0
 800433a:	e088      	b.n	800444e <Settings_Load+0x212>
    }

    if (v0 && (!v1 || (seq0 >= seq1)))
 800433c:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 8004340:	2b00      	cmp	r3, #0
 8004342:	d034      	beq.n	80043ae <Settings_Load+0x172>
 8004344:	f897 313e 	ldrb.w	r3, [r7, #318]	@ 0x13e
 8004348:	f083 0301 	eor.w	r3, r3, #1
 800434c:	b2db      	uxtb	r3, r3
 800434e:	2b00      	cmp	r3, #0
 8004350:	d10b      	bne.n	800436a <Settings_Load+0x12e>
 8004352:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004356:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800435a:	681a      	ldr	r2, [r3, #0]
 800435c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004360:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	429a      	cmp	r2, r3
 8004368:	d321      	bcc.n	80043ae <Settings_Load+0x172>
    {
        s->data = d0;
 800436a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800436e:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8004378:	f5a2 728c 	sub.w	r2, r2, #280	@ 0x118
 800437c:	1d1c      	adds	r4, r3, #4
 800437e:	4615      	mov	r5, r2
 8004380:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004382:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004384:	682b      	ldr	r3, [r5, #0]
 8004386:	8023      	strh	r3, [r4, #0]
        s->seq = seq0;
 8004388:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800438c:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8004390:	681a      	ldr	r2, [r3, #0]
 8004392:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004396:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	619a      	str	r2, [r3, #24]
        s->last_slot = 0u;
 800439e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80043a2:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	2200      	movs	r2, #0
 80043aa:	771a      	strb	r2, [r3, #28]
 80043ac:	e020      	b.n	80043f0 <Settings_Load+0x1b4>
    }
    else
    {
        s->data = d1;
 80043ae:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80043b2:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80043bc:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 80043c0:	1d1c      	adds	r4, r3, #4
 80043c2:	4615      	mov	r5, r2
 80043c4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80043c6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80043c8:	682b      	ldr	r3, [r5, #0]
 80043ca:	8023      	strh	r3, [r4, #0]
        s->seq = seq1;
 80043cc:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80043d0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80043d4:	681a      	ldr	r2, [r3, #0]
 80043d6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80043da:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	619a      	str	r2, [r3, #24]
        s->last_slot = 1u;
 80043e2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80043e6:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	2201      	movs	r2, #1
 80043ee:	771a      	strb	r2, [r3, #28]
    }

    clamp_data(&s->data);
 80043f0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80043f4:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	3304      	adds	r3, #4
 80043fc:	4618      	mov	r0, r3
 80043fe:	f7ff fe69 	bl	80040d4 <clamp_data>
    s->save_state = SETTINGS_SAVE_IDLE;
 8004402:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004406:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	2200      	movs	r2, #0
 800440e:	775a      	strb	r2, [r3, #29]
    s->save_error = 0u;
 8004410:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004414:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	2200      	movs	r2, #0
 800441c:	779a      	strb	r2, [r3, #30]
    s->wr_active = 0u;
 800441e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004422:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	2200      	movs	r2, #0
 800442a:	77da      	strb	r2, [r3, #31]
    s->wr_inflight = 0u;
 800442c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004430:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	2200      	movs	r2, #0
 8004438:	f883 2020 	strb.w	r2, [r3, #32]
    s->wr_wait_ready = 0u;
 800443c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004440:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	2200      	movs	r2, #0
 8004448:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    return true;
 800444c:	2301      	movs	r3, #1
}
 800444e:	4618      	mov	r0, r3
 8004450:	f507 77a0 	add.w	r7, r7, #320	@ 0x140
 8004454:	46bd      	mov	sp, r7
 8004456:	bdb0      	pop	{r4, r5, r7, pc}

08004458 <min_u16>:

    return true;
}

static uint16_t min_u16(uint16_t a, uint16_t b)
{
 8004458:	b480      	push	{r7}
 800445a:	b083      	sub	sp, #12
 800445c:	af00      	add	r7, sp, #0
 800445e:	4603      	mov	r3, r0
 8004460:	460a      	mov	r2, r1
 8004462:	80fb      	strh	r3, [r7, #6]
 8004464:	4613      	mov	r3, r2
 8004466:	80bb      	strh	r3, [r7, #4]
    return (a < b) ? a : b;
 8004468:	88ba      	ldrh	r2, [r7, #4]
 800446a:	88fb      	ldrh	r3, [r7, #6]
 800446c:	4293      	cmp	r3, r2
 800446e:	bf28      	it	cs
 8004470:	4613      	movcs	r3, r2
 8004472:	b29b      	uxth	r3, r3
}
 8004474:	4618      	mov	r0, r3
 8004476:	370c      	adds	r7, #12
 8004478:	46bd      	mov	sp, r7
 800447a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447e:	4770      	bx	lr

08004480 <Settings_Task>:

void Settings_Task(Settings *s)
{
 8004480:	b580      	push	{r7, lr}
 8004482:	b08a      	sub	sp, #40	@ 0x28
 8004484:	af02      	add	r7, sp, #8
 8004486:	6078      	str	r0, [r7, #4]
    if (s == NULL || s->hi2c == NULL) return;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2b00      	cmp	r3, #0
 800448c:	f000 80ac 	beq.w	80045e8 <Settings_Task+0x168>
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	2b00      	cmp	r3, #0
 8004496:	f000 80a7 	beq.w	80045e8 <Settings_Task+0x168>
    if (!s->wr_active) return;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	7fdb      	ldrb	r3, [r3, #31]
 800449e:	b2db      	uxtb	r3, r3
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	f000 80a3 	beq.w	80045ec <Settings_Task+0x16c>

    uint32_t now = HAL_GetTick();
 80044a6:	f002 f97f 	bl	80067a8 <HAL_GetTick>
 80044aa:	61b8      	str	r0, [r7, #24]

    /* 1) Wait for HAL TX complete callback */
    if (s->wr_inflight)
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	f893 3020 	ldrb.w	r3, [r3, #32]
 80044b2:	b2db      	uxtb	r3, r3
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	f040 809b 	bne.w	80045f0 <Settings_Task+0x170>
    {
        return;
    }

    /* 2) Wait EEPROM internal write cycle (ACK polling) */
    if (s->wr_wait_ready)
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80044c0:	b2db      	uxtb	r3, r3
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d02c      	beq.n	8004520 <Settings_Task+0xa0>
    {
        if (s->wr_ready_start_ms == 0u)
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d102      	bne.n	80044d4 <Settings_Task+0x54>
        {
            s->wr_ready_start_ms = now;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	69ba      	ldr	r2, [r7, #24]
 80044d2:	62da      	str	r2, [r3, #44]	@ 0x2c
        }

        /* Lightweight poll: 1 trial, 1 ms timeout */
        if (HAL_I2C_IsDeviceReady(s->hi2c, SETTINGS_EEPROM_I2C_ADDR, 1u, 2u) == HAL_OK)
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	6818      	ldr	r0, [r3, #0]
 80044d8:	2302      	movs	r3, #2
 80044da:	2201      	movs	r2, #1
 80044dc:	21a0      	movs	r1, #160	@ 0xa0
 80044de:	f005 fd9f 	bl	800a020 <HAL_I2C_IsDeviceReady>
 80044e2:	4603      	mov	r3, r0
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d107      	bne.n	80044f8 <Settings_Task+0x78>
        {
            s->wr_wait_ready = 0u;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2200      	movs	r2, #0
 80044ec:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
            s->wr_ready_start_ms = 0u;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2200      	movs	r2, #0
 80044f4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80044f6:	e013      	b.n	8004520 <Settings_Task+0xa0>
        }
        else
        {
            /* Give EEPROM some time (typical write cycle up to 5 ms) */
            if ((now - s->wr_ready_start_ms) > 50u)
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044fc:	69ba      	ldr	r2, [r7, #24]
 80044fe:	1ad3      	subs	r3, r2, r3
 8004500:	2b32      	cmp	r3, #50	@ 0x32
 8004502:	d977      	bls.n	80045f4 <Settings_Task+0x174>
            {
                s->wr_active = 0u;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2200      	movs	r2, #0
 8004508:	77da      	strb	r2, [r3, #31]
                s->wr_wait_ready = 0u;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	2200      	movs	r2, #0
 800450e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
                s->save_state = SETTINGS_SAVE_ERROR;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	2203      	movs	r2, #3
 8004516:	775a      	strb	r2, [r3, #29]
                s->save_error = 1u; /* ready timeout */
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2201      	movs	r2, #1
 800451c:	779a      	strb	r2, [r3, #30]
            }
            return;
 800451e:	e069      	b.n	80045f4 <Settings_Task+0x174>
        }
    }

    /* 3) Done? */
    if (s->wr_off >= s->wr_len)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	8c9a      	ldrh	r2, [r3, #36]	@ 0x24
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004528:	429a      	cmp	r2, r3
 800452a:	d317      	bcc.n	800455c <Settings_Task+0xdc>
    {
        /* Success */
        uint8_t next_slot = (uint8_t)(s->save_error & 0x01u);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	7f9b      	ldrb	r3, [r3, #30]
 8004530:	b2db      	uxtb	r3, r3
 8004532:	f003 0301 	and.w	r3, r3, #1
 8004536:	73fb      	strb	r3, [r7, #15]
        s->last_slot = next_slot;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	7bfa      	ldrb	r2, [r7, #15]
 800453c:	771a      	strb	r2, [r3, #28]
        s->seq = s->seq + 1u;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	699b      	ldr	r3, [r3, #24]
 8004542:	1c5a      	adds	r2, r3, #1
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	619a      	str	r2, [r3, #24]

        s->wr_active = 0u;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2200      	movs	r2, #0
 800454c:	77da      	strb	r2, [r3, #31]
        s->save_state = SETTINGS_SAVE_OK;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	2202      	movs	r2, #2
 8004552:	775a      	strb	r2, [r3, #29]
        s->save_error = 0u;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2200      	movs	r2, #0
 8004558:	779a      	strb	r2, [r3, #30]
        return;
 800455a:	e04c      	b.n	80045f6 <Settings_Task+0x176>
    }

    /* 4) Start next page write */
    uint16_t abs_addr = (uint16_t)(s->wr_base + s->wr_off);
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	8c5a      	ldrh	r2, [r3, #34]	@ 0x22
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8004564:	4413      	add	r3, r2
 8004566:	82fb      	strh	r3, [r7, #22]

    uint16_t remaining = (uint16_t)(s->wr_len - s->wr_off);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	8cda      	ldrh	r2, [r3, #38]	@ 0x26
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8004570:	1ad3      	subs	r3, r2, r3
 8004572:	82bb      	strh	r3, [r7, #20]

    uint16_t page_off = (uint16_t)(abs_addr % (uint16_t)SETTINGS_EEPROM_PAGE_SIZE);
 8004574:	8afb      	ldrh	r3, [r7, #22]
 8004576:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800457a:	827b      	strh	r3, [r7, #18]
    uint16_t page_rem = (uint16_t)((uint16_t)SETTINGS_EEPROM_PAGE_SIZE - page_off);
 800457c:	8a7b      	ldrh	r3, [r7, #18]
 800457e:	f1c3 0340 	rsb	r3, r3, #64	@ 0x40
 8004582:	823b      	strh	r3, [r7, #16]

    uint16_t chunk = min_u16(page_rem, remaining);
 8004584:	8aba      	ldrh	r2, [r7, #20]
 8004586:	8a3b      	ldrh	r3, [r7, #16]
 8004588:	4611      	mov	r1, r2
 800458a:	4618      	mov	r0, r3
 800458c:	f7ff ff64 	bl	8004458 <min_u16>
 8004590:	4603      	mov	r3, r0
 8004592:	83fb      	strh	r3, [r7, #30]
    if (chunk == 0u) chunk = remaining;
 8004594:	8bfb      	ldrh	r3, [r7, #30]
 8004596:	2b00      	cmp	r3, #0
 8004598:	d101      	bne.n	800459e <Settings_Task+0x11e>
 800459a:	8abb      	ldrh	r3, [r7, #20]
 800459c:	83fb      	strh	r3, [r7, #30]

    s->wr_chunk = chunk;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	8bfa      	ldrh	r2, [r7, #30]
 80045a2:	851a      	strh	r2, [r3, #40]	@ 0x28

    if (HAL_I2C_Mem_Write_IT(s->hi2c,
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6818      	ldr	r0, [r3, #0]
                            SETTINGS_EEPROM_I2C_ADDR,
                            abs_addr,
                            SETTINGS_EEPROM_MEMADD_SIZE,
                            (uint8_t*)&s->wr_buf[s->wr_off],
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
    if (HAL_I2C_Mem_Write_IT(s->hi2c,
 80045ac:	3330      	adds	r3, #48	@ 0x30
 80045ae:	687a      	ldr	r2, [r7, #4]
 80045b0:	4413      	add	r3, r2
 80045b2:	8af9      	ldrh	r1, [r7, #22]
 80045b4:	8bfa      	ldrh	r2, [r7, #30]
 80045b6:	9201      	str	r2, [sp, #4]
 80045b8:	9300      	str	r3, [sp, #0]
 80045ba:	2302      	movs	r3, #2
 80045bc:	460a      	mov	r2, r1
 80045be:	21a0      	movs	r1, #160	@ 0xa0
 80045c0:	f005 fca4 	bl	8009f0c <HAL_I2C_Mem_Write_IT>
 80045c4:	4603      	mov	r3, r0
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d009      	beq.n	80045de <Settings_Task+0x15e>
                            chunk) != HAL_OK)
    {
        s->wr_active = 0u;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	2200      	movs	r2, #0
 80045ce:	77da      	strb	r2, [r3, #31]
        s->save_state = SETTINGS_SAVE_ERROR;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2203      	movs	r2, #3
 80045d4:	775a      	strb	r2, [r3, #29]
        s->save_error = 2u; /* HAL write start error */
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2202      	movs	r2, #2
 80045da:	779a      	strb	r2, [r3, #30]
        return;
 80045dc:	e00b      	b.n	80045f6 <Settings_Task+0x176>
    }

    s->wr_inflight = 1u;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	2201      	movs	r2, #1
 80045e2:	f883 2020 	strb.w	r2, [r3, #32]
 80045e6:	e006      	b.n	80045f6 <Settings_Task+0x176>
    if (s == NULL || s->hi2c == NULL) return;
 80045e8:	bf00      	nop
 80045ea:	e004      	b.n	80045f6 <Settings_Task+0x176>
    if (!s->wr_active) return;
 80045ec:	bf00      	nop
 80045ee:	e002      	b.n	80045f6 <Settings_Task+0x176>
        return;
 80045f0:	bf00      	nop
 80045f2:	e000      	b.n	80045f6 <Settings_Task+0x176>
            return;
 80045f4:	bf00      	nop
}
 80045f6:	3720      	adds	r7, #32
 80045f8:	46bd      	mov	sp, r7
 80045fa:	bd80      	pop	{r7, pc}

080045fc <Settings_ApplyToPumpMgr>:

/* ---------------- Sync helpers ---------------- */

void Settings_ApplyToPumpMgr(const Settings *s, PumpMgr *m)
{
 80045fc:	b580      	push	{r7, lr}
 80045fe:	b084      	sub	sp, #16
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
 8004604:	6039      	str	r1, [r7, #0]
    if (s == NULL || m == NULL) return;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	2b00      	cmp	r3, #0
 800460a:	d03c      	beq.n	8004686 <Settings_ApplyToPumpMgr+0x8a>
 800460c:	683b      	ldr	r3, [r7, #0]
 800460e:	2b00      	cmp	r3, #0
 8004610:	d039      	beq.n	8004686 <Settings_ApplyToPumpMgr+0x8a>

    uint8_t count = s->data.pump_count;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	791b      	ldrb	r3, [r3, #4]
 8004616:	73fb      	strb	r3, [r7, #15]
    if (count > m->count) count = m->count;
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800461e:	7bfa      	ldrb	r2, [r7, #15]
 8004620:	429a      	cmp	r2, r3
 8004622:	d903      	bls.n	800462c <Settings_ApplyToPumpMgr+0x30>
 8004624:	683b      	ldr	r3, [r7, #0]
 8004626:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800462a:	73fb      	strb	r3, [r7, #15]

    for (uint8_t i = 0u; i < count; i++)
 800462c:	2300      	movs	r3, #0
 800462e:	73bb      	strb	r3, [r7, #14]
 8004630:	e024      	b.n	800467c <Settings_ApplyToPumpMgr+0x80>
    {
        uint8_t id = (uint8_t)(i + 1u);
 8004632:	7bbb      	ldrb	r3, [r7, #14]
 8004634:	3301      	adds	r3, #1
 8004636:	737b      	strb	r3, [r7, #13]
        (void)PumpMgr_SetCtrlAddr(m, id, s->data.pump[i].ctrl_addr);
 8004638:	7bbb      	ldrb	r3, [r7, #14]
 800463a:	687a      	ldr	r2, [r7, #4]
 800463c:	009b      	lsls	r3, r3, #2
 800463e:	4413      	add	r3, r2
 8004640:	799a      	ldrb	r2, [r3, #6]
 8004642:	7b7b      	ldrb	r3, [r7, #13]
 8004644:	4619      	mov	r1, r3
 8004646:	6838      	ldr	r0, [r7, #0]
 8004648:	f7fd ff24 	bl	8002494 <PumpMgr_SetCtrlAddr>
        (void)PumpMgr_SetSlaveAddr(m, id, s->data.pump[i].slave_addr);
 800464c:	7bbb      	ldrb	r3, [r7, #14]
 800464e:	687a      	ldr	r2, [r7, #4]
 8004650:	009b      	lsls	r3, r3, #2
 8004652:	4413      	add	r3, r2
 8004654:	79da      	ldrb	r2, [r3, #7]
 8004656:	7b7b      	ldrb	r3, [r7, #13]
 8004658:	4619      	mov	r1, r3
 800465a:	6838      	ldr	r0, [r7, #0]
 800465c:	f7fd feff 	bl	800245e <PumpMgr_SetSlaveAddr>
        (void)PumpMgr_SetPrice(m, id, (uint32_t)s->data.pump[i].price);
 8004660:	7bbb      	ldrb	r3, [r7, #14]
 8004662:	687a      	ldr	r2, [r7, #4]
 8004664:	009b      	lsls	r3, r3, #2
 8004666:	4413      	add	r3, r2
 8004668:	891b      	ldrh	r3, [r3, #8]
 800466a:	461a      	mov	r2, r3
 800466c:	7b7b      	ldrb	r3, [r7, #13]
 800466e:	4619      	mov	r1, r3
 8004670:	6838      	ldr	r0, [r7, #0]
 8004672:	f7fd feda 	bl	800242a <PumpMgr_SetPrice>
    for (uint8_t i = 0u; i < count; i++)
 8004676:	7bbb      	ldrb	r3, [r7, #14]
 8004678:	3301      	adds	r3, #1
 800467a:	73bb      	strb	r3, [r7, #14]
 800467c:	7bba      	ldrb	r2, [r7, #14]
 800467e:	7bfb      	ldrb	r3, [r7, #15]
 8004680:	429a      	cmp	r2, r3
 8004682:	d3d6      	bcc.n	8004632 <Settings_ApplyToPumpMgr+0x36>
 8004684:	e000      	b.n	8004688 <Settings_ApplyToPumpMgr+0x8c>
    if (s == NULL || m == NULL) return;
 8004686:	bf00      	nop
    }
}
 8004688:	3710      	adds	r7, #16
 800468a:	46bd      	mov	sp, r7
 800468c:	bd80      	pop	{r7, pc}
	...

08004690 <HAL_I2C_MemTxCpltCallback>:
}

/* ---------------- HAL I2C callbacks ---------------- */

void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004690:	b480      	push	{r7}
 8004692:	b085      	sub	sp, #20
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
    Settings *s = s_settings_singleton;
 8004698:	4b1b      	ldr	r3, [pc, #108]	@ (8004708 <HAL_I2C_MemTxCpltCallback+0x78>)
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	60fb      	str	r3, [r7, #12]
    if (s == NULL || hi2c == NULL) return;
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d029      	beq.n	80046f8 <HAL_I2C_MemTxCpltCallback+0x68>
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d026      	beq.n	80046f8 <HAL_I2C_MemTxCpltCallback+0x68>
    if (hi2c != s->hi2c) return;
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	687a      	ldr	r2, [r7, #4]
 80046b0:	429a      	cmp	r2, r3
 80046b2:	d123      	bne.n	80046fc <HAL_I2C_MemTxCpltCallback+0x6c>

    if (s->wr_active && s->wr_inflight)
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	7fdb      	ldrb	r3, [r3, #31]
 80046b8:	b2db      	uxtb	r3, r3
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d01f      	beq.n	80046fe <HAL_I2C_MemTxCpltCallback+0x6e>
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80046c4:	b2db      	uxtb	r3, r3
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d019      	beq.n	80046fe <HAL_I2C_MemTxCpltCallback+0x6e>
    {
        s->wr_inflight = 0u;
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	2200      	movs	r2, #0
 80046ce:	f883 2020 	strb.w	r2, [r3, #32]
        s->wr_off = (uint16_t)(s->wr_off + s->wr_chunk);
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	8c9a      	ldrh	r2, [r3, #36]	@ 0x24
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046da:	4413      	add	r3, r2
 80046dc:	b29a      	uxth	r2, r3
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	849a      	strh	r2, [r3, #36]	@ 0x24
        s->wr_chunk = 0u;
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	2200      	movs	r2, #0
 80046e6:	851a      	strh	r2, [r3, #40]	@ 0x28

        /* After each page write - wait internal cycle */
        s->wr_wait_ready = 1u;
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	2201      	movs	r2, #1
 80046ec:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
        s->wr_ready_start_ms = 0u;
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	2200      	movs	r2, #0
 80046f4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80046f6:	e002      	b.n	80046fe <HAL_I2C_MemTxCpltCallback+0x6e>
    if (s == NULL || hi2c == NULL) return;
 80046f8:	bf00      	nop
 80046fa:	e000      	b.n	80046fe <HAL_I2C_MemTxCpltCallback+0x6e>
    if (hi2c != s->hi2c) return;
 80046fc:	bf00      	nop
    }
}
 80046fe:	3714      	adds	r7, #20
 8004700:	46bd      	mov	sp, r7
 8004702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004706:	4770      	bx	lr
 8004708:	24001f70 	.word	0x24001f70

0800470c <HAL_I2C_ErrorCallback>:

void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800470c:	b480      	push	{r7}
 800470e:	b085      	sub	sp, #20
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]
    Settings *s = s_settings_singleton;
 8004714:	4b16      	ldr	r3, [pc, #88]	@ (8004770 <HAL_I2C_ErrorCallback+0x64>)
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	60fb      	str	r3, [r7, #12]
    if (s == NULL || hi2c == NULL) return;
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	2b00      	cmp	r3, #0
 800471e:	d01e      	beq.n	800475e <HAL_I2C_ErrorCallback+0x52>
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2b00      	cmp	r3, #0
 8004724:	d01b      	beq.n	800475e <HAL_I2C_ErrorCallback+0x52>
    if (hi2c != s->hi2c) return;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	687a      	ldr	r2, [r7, #4]
 800472c:	429a      	cmp	r2, r3
 800472e:	d118      	bne.n	8004762 <HAL_I2C_ErrorCallback+0x56>

    if (s->wr_active)
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	7fdb      	ldrb	r3, [r3, #31]
 8004734:	b2db      	uxtb	r3, r3
 8004736:	2b00      	cmp	r3, #0
 8004738:	d014      	beq.n	8004764 <HAL_I2C_ErrorCallback+0x58>
    {
        s->wr_active = 0u;
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	2200      	movs	r2, #0
 800473e:	77da      	strb	r2, [r3, #31]
        s->wr_inflight = 0u;
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	2200      	movs	r2, #0
 8004744:	f883 2020 	strb.w	r2, [r3, #32]
        s->wr_wait_ready = 0u;
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	2200      	movs	r2, #0
 800474c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
        s->save_state = SETTINGS_SAVE_ERROR;
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	2203      	movs	r2, #3
 8004754:	775a      	strb	r2, [r3, #29]
        s->save_error = 3u; /* HAL I2C error */
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	2203      	movs	r2, #3
 800475a:	779a      	strb	r2, [r3, #30]
 800475c:	e002      	b.n	8004764 <HAL_I2C_ErrorCallback+0x58>
    if (s == NULL || hi2c == NULL) return;
 800475e:	bf00      	nop
 8004760:	e000      	b.n	8004764 <HAL_I2C_ErrorCallback+0x58>
    if (hi2c != s->hi2c) return;
 8004762:	bf00      	nop
    }
}
 8004764:	3714      	adds	r7, #20
 8004766:	46bd      	mov	sp, r7
 8004768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476c:	4770      	bx	lr
 800476e:	bf00      	nop
 8004770:	24001f70 	.word	0x24001f70

08004774 <SSD1309_WriteCommand>:
static uint8_t CurrentX = 0, CurrentY = 0;

/**
 *    
 */
static void SSD1309_WriteCommand(uint8_t byte) {
 8004774:	b580      	push	{r7, lr}
 8004776:	b082      	sub	sp, #8
 8004778:	af00      	add	r7, sp, #0
 800477a:	4603      	mov	r3, r0
 800477c:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(SPI2_DC_GPIO_Port, SPI2_DC_Pin, GPIO_PIN_RESET);
 800477e:	2200      	movs	r2, #0
 8004780:	2102      	movs	r1, #2
 8004782:	480d      	ldr	r0, [pc, #52]	@ (80047b8 <SSD1309_WriteCommand+0x44>)
 8004784:	f005 f9f2 	bl	8009b6c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET);
 8004788:	2200      	movs	r2, #0
 800478a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800478e:	480a      	ldr	r0, [pc, #40]	@ (80047b8 <SSD1309_WriteCommand+0x44>)
 8004790:	f005 f9ec 	bl	8009b6c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi2, &byte, 1, HAL_MAX_DELAY);
 8004794:	1df9      	adds	r1, r7, #7
 8004796:	f04f 33ff 	mov.w	r3, #4294967295
 800479a:	2201      	movs	r2, #1
 800479c:	4807      	ldr	r0, [pc, #28]	@ (80047bc <SSD1309_WriteCommand+0x48>)
 800479e:	f00b ff91 	bl	80106c4 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_SET);
 80047a2:	2201      	movs	r2, #1
 80047a4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80047a8:	4803      	ldr	r0, [pc, #12]	@ (80047b8 <SSD1309_WriteCommand+0x44>)
 80047aa:	f005 f9df 	bl	8009b6c <HAL_GPIO_WritePin>
}
 80047ae:	bf00      	nop
 80047b0:	3708      	adds	r7, #8
 80047b2:	46bd      	mov	sp, r7
 80047b4:	bd80      	pop	{r7, pc}
 80047b6:	bf00      	nop
 80047b8:	58020400 	.word	0x58020400
 80047bc:	24001ad0 	.word	0x24001ad0

080047c0 <SSD1309_Init>:

void SSD1309_Init(void) {
 80047c0:	b580      	push	{r7, lr}
 80047c2:	af00      	add	r7, sp, #0
    //   (   main.h)
    HAL_GPIO_WritePin(SPI2_RST_GPIO_Port, SPI2_RST_Pin, GPIO_PIN_RESET);
 80047c4:	2200      	movs	r2, #0
 80047c6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80047ca:	4829      	ldr	r0, [pc, #164]	@ (8004870 <SSD1309_Init+0xb0>)
 80047cc:	f005 f9ce 	bl	8009b6c <HAL_GPIO_WritePin>
    HAL_Delay(50);
 80047d0:	2032      	movs	r0, #50	@ 0x32
 80047d2:	f001 fff5 	bl	80067c0 <HAL_Delay>
    HAL_GPIO_WritePin(SPI2_RST_GPIO_Port, SPI2_RST_Pin, GPIO_PIN_SET);
 80047d6:	2201      	movs	r2, #1
 80047d8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80047dc:	4824      	ldr	r0, [pc, #144]	@ (8004870 <SSD1309_Init+0xb0>)
 80047de:	f005 f9c5 	bl	8009b6c <HAL_GPIO_WritePin>
    HAL_Delay(50);
 80047e2:	2032      	movs	r0, #50	@ 0x32
 80047e4:	f001 ffec 	bl	80067c0 <HAL_Delay>

    SSD1309_WriteCommand(0xAE); // Display Off
 80047e8:	20ae      	movs	r0, #174	@ 0xae
 80047ea:	f7ff ffc3 	bl	8004774 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x20); // Set Memory Addressing Mode
 80047ee:	2020      	movs	r0, #32
 80047f0:	f7ff ffc0 	bl	8004774 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x00); // Horizontal addressing mode
 80047f4:	2000      	movs	r0, #0
 80047f6:	f7ff ffbd 	bl	8004774 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xA1); // Set Segment Re-map (X-flip)
 80047fa:	20a1      	movs	r0, #161	@ 0xa1
 80047fc:	f7ff ffba 	bl	8004774 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xC8); // Set COM Output Scan Direction (Y-flip)
 8004800:	20c8      	movs	r0, #200	@ 0xc8
 8004802:	f7ff ffb7 	bl	8004774 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xA8); // Set Multiplex Ratio
 8004806:	20a8      	movs	r0, #168	@ 0xa8
 8004808:	f7ff ffb4 	bl	8004774 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x3F);
 800480c:	203f      	movs	r0, #63	@ 0x3f
 800480e:	f7ff ffb1 	bl	8004774 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xD3); // Set Display Offset
 8004812:	20d3      	movs	r0, #211	@ 0xd3
 8004814:	f7ff ffae 	bl	8004774 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x00);
 8004818:	2000      	movs	r0, #0
 800481a:	f7ff ffab 	bl	8004774 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xD5); // Set Display Clock Divide Ratio
 800481e:	20d5      	movs	r0, #213	@ 0xd5
 8004820:	f7ff ffa8 	bl	8004774 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x80);
 8004824:	2080      	movs	r0, #128	@ 0x80
 8004826:	f7ff ffa5 	bl	8004774 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xD9); // Set Pre-charge Period
 800482a:	20d9      	movs	r0, #217	@ 0xd9
 800482c:	f7ff ffa2 	bl	8004774 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x22);
 8004830:	2022      	movs	r0, #34	@ 0x22
 8004832:	f7ff ff9f 	bl	8004774 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xDA); // Set COM Pins Hardware Configuration
 8004836:	20da      	movs	r0, #218	@ 0xda
 8004838:	f7ff ff9c 	bl	8004774 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x12);
 800483c:	2012      	movs	r0, #18
 800483e:	f7ff ff99 	bl	8004774 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xDB); // Set VCOMH Deselect Level
 8004842:	20db      	movs	r0, #219	@ 0xdb
 8004844:	f7ff ff96 	bl	8004774 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x20);
 8004848:	2020      	movs	r0, #32
 800484a:	f7ff ff93 	bl	8004774 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x8D); // Charge Pump Settings
 800484e:	208d      	movs	r0, #141	@ 0x8d
 8004850:	f7ff ff90 	bl	8004774 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x14);
 8004854:	2014      	movs	r0, #20
 8004856:	f7ff ff8d 	bl	8004774 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xAF); // Display On
 800485a:	20af      	movs	r0, #175	@ 0xaf
 800485c:	f7ff ff8a 	bl	8004774 <SSD1309_WriteCommand>

    SSD1309_Fill(0);
 8004860:	2000      	movs	r0, #0
 8004862:	f000 f807 	bl	8004874 <SSD1309_Fill>
    SSD1309_UpdateScreen();
 8004866:	f000 f81d 	bl	80048a4 <SSD1309_UpdateScreen>
}
 800486a:	bf00      	nop
 800486c:	bd80      	pop	{r7, pc}
 800486e:	bf00      	nop
 8004870:	58020400 	.word	0x58020400

08004874 <SSD1309_Fill>:

void SSD1309_Fill(uint8_t color) {
 8004874:	b580      	push	{r7, lr}
 8004876:	b082      	sub	sp, #8
 8004878:	af00      	add	r7, sp, #0
 800487a:	4603      	mov	r3, r0
 800487c:	71fb      	strb	r3, [r7, #7]
    memset(SSD1309_Buffer, (color ? 0xFF : 0x00), sizeof(SSD1309_Buffer));
 800487e:	79fb      	ldrb	r3, [r7, #7]
 8004880:	2b00      	cmp	r3, #0
 8004882:	d001      	beq.n	8004888 <SSD1309_Fill+0x14>
 8004884:	23ff      	movs	r3, #255	@ 0xff
 8004886:	e000      	b.n	800488a <SSD1309_Fill+0x16>
 8004888:	2300      	movs	r3, #0
 800488a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800488e:	4619      	mov	r1, r3
 8004890:	4803      	ldr	r0, [pc, #12]	@ (80048a0 <SSD1309_Fill+0x2c>)
 8004892:	f014 f88b 	bl	80189ac <memset>
}
 8004896:	bf00      	nop
 8004898:	3708      	adds	r7, #8
 800489a:	46bd      	mov	sp, r7
 800489c:	bd80      	pop	{r7, pc}
 800489e:	bf00      	nop
 80048a0:	24001f80 	.word	0x24001f80

080048a4 <SSD1309_UpdateScreen>:

/**
 *    DMA.
 *         .
 */
void SSD1309_UpdateScreen(void) {
 80048a4:	b580      	push	{r7, lr}
 80048a6:	b084      	sub	sp, #16
 80048a8:	af00      	add	r7, sp, #0
    // 1.      
    SSD1309_WriteCommand(0x21); // Column address range
 80048aa:	2021      	movs	r0, #33	@ 0x21
 80048ac:	f7ff ff62 	bl	8004774 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0);    // Start
 80048b0:	2000      	movs	r0, #0
 80048b2:	f7ff ff5f 	bl	8004774 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(127);  // End
 80048b6:	207f      	movs	r0, #127	@ 0x7f
 80048b8:	f7ff ff5c 	bl	8004774 <SSD1309_WriteCommand>

    SSD1309_WriteCommand(0x22); // Page address range
 80048bc:	2022      	movs	r0, #34	@ 0x22
 80048be:	f7ff ff59 	bl	8004774 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0);    // Start
 80048c2:	2000      	movs	r0, #0
 80048c4:	f7ff ff56 	bl	8004774 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(7);    // End
 80048c8:	2007      	movs	r0, #7
 80048ca:	f7ff ff53 	bl	8004774 <SSD1309_WriteCommand>

    // 2.    
    HAL_GPIO_WritePin(SPI2_DC_GPIO_Port, SPI2_DC_Pin, GPIO_PIN_SET);
 80048ce:	2201      	movs	r2, #1
 80048d0:	2102      	movs	r1, #2
 80048d2:	481d      	ldr	r0, [pc, #116]	@ (8004948 <SSD1309_UpdateScreen+0xa4>)
 80048d4:	f005 f94a 	bl	8009b6c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET);
 80048d8:	2200      	movs	r2, #0
 80048da:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80048de:	481a      	ldr	r0, [pc, #104]	@ (8004948 <SSD1309_UpdateScreen+0xa4>)
 80048e0:	f005 f944 	bl	8009b6c <HAL_GPIO_WritePin>
 80048e4:	4b19      	ldr	r3, [pc, #100]	@ (800494c <SSD1309_UpdateScreen+0xa8>)
 80048e6:	60fb      	str	r3, [r7, #12]
 80048e8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80048ec:	60bb      	str	r3, [r7, #8]
    if ( dsize > 0 ) { 
 80048ee:	68bb      	ldr	r3, [r7, #8]
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	dd1d      	ble.n	8004930 <SSD1309_UpdateScreen+0x8c>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	f003 021f 	and.w	r2, r3, #31
 80048fa:	68bb      	ldr	r3, [r7, #8]
 80048fc:	4413      	add	r3, r2
 80048fe:	607b      	str	r3, [r7, #4]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	603b      	str	r3, [r7, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8004904:	f3bf 8f4f 	dsb	sy
}
 8004908:	bf00      	nop
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 800490a:	4a11      	ldr	r2, [pc, #68]	@ (8004950 <SSD1309_UpdateScreen+0xac>)
 800490c:	683b      	ldr	r3, [r7, #0]
 800490e:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8004912:	683b      	ldr	r3, [r7, #0]
 8004914:	3320      	adds	r3, #32
 8004916:	603b      	str	r3, [r7, #0]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	3b20      	subs	r3, #32
 800491c:	607b      	str	r3, [r7, #4]
      } while ( op_size > 0 );
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	2b00      	cmp	r3, #0
 8004922:	dcf2      	bgt.n	800490a <SSD1309_UpdateScreen+0x66>
  __ASM volatile ("dsb 0xF":::"memory");
 8004924:	f3bf 8f4f 	dsb	sy
}
 8004928:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800492a:	f3bf 8f6f 	isb	sy
}
 800492e:	bf00      	nop
}
 8004930:	bf00      	nop

    //   H7:    RAM    DMA  
    SCB_CleanDCache_by_Addr((uint32_t*)SSD1309_Buffer, sizeof(SSD1309_Buffer));

    // 3.      DMA
    HAL_SPI_Transmit_DMA(&hspi2, SSD1309_Buffer, sizeof(SSD1309_Buffer));
 8004932:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004936:	4905      	ldr	r1, [pc, #20]	@ (800494c <SSD1309_UpdateScreen+0xa8>)
 8004938:	4806      	ldr	r0, [pc, #24]	@ (8004954 <SSD1309_UpdateScreen+0xb0>)
 800493a:	f00c f8b1 	bl	8010aa0 <HAL_SPI_Transmit_DMA>

    // :      (while),  CPU    .
    // CS      DMA,    ,
    //    CS ,       .
}
 800493e:	bf00      	nop
 8004940:	3710      	adds	r7, #16
 8004942:	46bd      	mov	sp, r7
 8004944:	bd80      	pop	{r7, pc}
 8004946:	bf00      	nop
 8004948:	58020400 	.word	0x58020400
 800494c:	24001f80 	.word	0x24001f80
 8004950:	e000ed00 	.word	0xe000ed00
 8004954:	24001ad0 	.word	0x24001ad0

08004958 <SSD1309_SetCursor>:

void SSD1309_SetCursor(uint8_t x, uint8_t y) {
 8004958:	b480      	push	{r7}
 800495a:	b083      	sub	sp, #12
 800495c:	af00      	add	r7, sp, #0
 800495e:	4603      	mov	r3, r0
 8004960:	460a      	mov	r2, r1
 8004962:	71fb      	strb	r3, [r7, #7]
 8004964:	4613      	mov	r3, r2
 8004966:	71bb      	strb	r3, [r7, #6]
    CurrentX = x;
 8004968:	4a05      	ldr	r2, [pc, #20]	@ (8004980 <SSD1309_SetCursor+0x28>)
 800496a:	79fb      	ldrb	r3, [r7, #7]
 800496c:	7013      	strb	r3, [r2, #0]
    CurrentY = y;
 800496e:	4a05      	ldr	r2, [pc, #20]	@ (8004984 <SSD1309_SetCursor+0x2c>)
 8004970:	79bb      	ldrb	r3, [r7, #6]
 8004972:	7013      	strb	r3, [r2, #0]
}
 8004974:	bf00      	nop
 8004976:	370c      	adds	r7, #12
 8004978:	46bd      	mov	sp, r7
 800497a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497e:	4770      	bx	lr
 8004980:	24002380 	.word	0x24002380
 8004984:	24002381 	.word	0x24002381

08004988 <SSD1309_WriteChar>:

void SSD1309_WriteChar(char ch, uint8_t color) {
 8004988:	b480      	push	{r7}
 800498a:	b085      	sub	sp, #20
 800498c:	af00      	add	r7, sp, #0
 800498e:	4603      	mov	r3, r0
 8004990:	460a      	mov	r2, r1
 8004992:	71fb      	strb	r3, [r7, #7]
 8004994:	4613      	mov	r3, r2
 8004996:	71bb      	strb	r3, [r7, #6]
    if (ch < 32 || ch > 126) return;
 8004998:	79fb      	ldrb	r3, [r7, #7]
 800499a:	2b1f      	cmp	r3, #31
 800499c:	d979      	bls.n	8004a92 <SSD1309_WriteChar+0x10a>
 800499e:	79fb      	ldrb	r3, [r7, #7]
 80049a0:	2b7e      	cmp	r3, #126	@ 0x7e
 80049a2:	d876      	bhi.n	8004a92 <SSD1309_WriteChar+0x10a>

    for (uint8_t i = 0; i < 5; i++) {
 80049a4:	2300      	movs	r3, #0
 80049a6:	73fb      	strb	r3, [r7, #15]
 80049a8:	e069      	b.n	8004a7e <SSD1309_WriteChar+0xf6>
        uint8_t b = Font5x7[(ch - 32) * 5 + i];
 80049aa:	79fb      	ldrb	r3, [r7, #7]
 80049ac:	f1a3 0220 	sub.w	r2, r3, #32
 80049b0:	4613      	mov	r3, r2
 80049b2:	009b      	lsls	r3, r3, #2
 80049b4:	441a      	add	r2, r3
 80049b6:	7bfb      	ldrb	r3, [r7, #15]
 80049b8:	4413      	add	r3, r2
 80049ba:	4a39      	ldr	r2, [pc, #228]	@ (8004aa0 <SSD1309_WriteChar+0x118>)
 80049bc:	5cd3      	ldrb	r3, [r2, r3]
 80049be:	737b      	strb	r3, [r7, #13]
        for (uint8_t j = 0; j < 8; j++) {
 80049c0:	2300      	movs	r3, #0
 80049c2:	73bb      	strb	r3, [r7, #14]
 80049c4:	e055      	b.n	8004a72 <SSD1309_WriteChar+0xea>
            if ((b >> j) & 0x01) {
 80049c6:	7b7a      	ldrb	r2, [r7, #13]
 80049c8:	7bbb      	ldrb	r3, [r7, #14]
 80049ca:	fa42 f303 	asr.w	r3, r2, r3
 80049ce:	f003 0301 	and.w	r3, r3, #1
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d04a      	beq.n	8004a6c <SSD1309_WriteChar+0xe4>
                uint8_t x = CurrentX + i;
 80049d6:	4b33      	ldr	r3, [pc, #204]	@ (8004aa4 <SSD1309_WriteChar+0x11c>)
 80049d8:	781a      	ldrb	r2, [r3, #0]
 80049da:	7bfb      	ldrb	r3, [r7, #15]
 80049dc:	4413      	add	r3, r2
 80049de:	733b      	strb	r3, [r7, #12]
                uint8_t y = CurrentY + j;
 80049e0:	4b31      	ldr	r3, [pc, #196]	@ (8004aa8 <SSD1309_WriteChar+0x120>)
 80049e2:	781a      	ldrb	r2, [r3, #0]
 80049e4:	7bbb      	ldrb	r3, [r7, #14]
 80049e6:	4413      	add	r3, r2
 80049e8:	72fb      	strb	r3, [r7, #11]

                if (x < SSD1309_WIDTH && y < SSD1309_HEIGHT) {
 80049ea:	f997 300c 	ldrsb.w	r3, [r7, #12]
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	db3c      	blt.n	8004a6c <SSD1309_WriteChar+0xe4>
 80049f2:	7afb      	ldrb	r3, [r7, #11]
 80049f4:	2b3f      	cmp	r3, #63	@ 0x3f
 80049f6:	d839      	bhi.n	8004a6c <SSD1309_WriteChar+0xe4>
                    if (color)
 80049f8:	79bb      	ldrb	r3, [r7, #6]
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d01a      	beq.n	8004a34 <SSD1309_WriteChar+0xac>
                        SSD1309_Buffer[x + (y / 8) * SSD1309_WIDTH] |= (1 << (y % 8));
 80049fe:	7b3a      	ldrb	r2, [r7, #12]
 8004a00:	7afb      	ldrb	r3, [r7, #11]
 8004a02:	08db      	lsrs	r3, r3, #3
 8004a04:	b2d8      	uxtb	r0, r3
 8004a06:	4603      	mov	r3, r0
 8004a08:	01db      	lsls	r3, r3, #7
 8004a0a:	4413      	add	r3, r2
 8004a0c:	4a27      	ldr	r2, [pc, #156]	@ (8004aac <SSD1309_WriteChar+0x124>)
 8004a0e:	5cd3      	ldrb	r3, [r2, r3]
 8004a10:	b25a      	sxtb	r2, r3
 8004a12:	7afb      	ldrb	r3, [r7, #11]
 8004a14:	f003 0307 	and.w	r3, r3, #7
 8004a18:	2101      	movs	r1, #1
 8004a1a:	fa01 f303 	lsl.w	r3, r1, r3
 8004a1e:	b25b      	sxtb	r3, r3
 8004a20:	4313      	orrs	r3, r2
 8004a22:	b259      	sxtb	r1, r3
 8004a24:	7b3a      	ldrb	r2, [r7, #12]
 8004a26:	4603      	mov	r3, r0
 8004a28:	01db      	lsls	r3, r3, #7
 8004a2a:	4413      	add	r3, r2
 8004a2c:	b2c9      	uxtb	r1, r1
 8004a2e:	4a1f      	ldr	r2, [pc, #124]	@ (8004aac <SSD1309_WriteChar+0x124>)
 8004a30:	54d1      	strb	r1, [r2, r3]
 8004a32:	e01b      	b.n	8004a6c <SSD1309_WriteChar+0xe4>
                    else
                        SSD1309_Buffer[x + (y / 8) * SSD1309_WIDTH] &= ~(1 << (y % 8));
 8004a34:	7b3a      	ldrb	r2, [r7, #12]
 8004a36:	7afb      	ldrb	r3, [r7, #11]
 8004a38:	08db      	lsrs	r3, r3, #3
 8004a3a:	b2d8      	uxtb	r0, r3
 8004a3c:	4603      	mov	r3, r0
 8004a3e:	01db      	lsls	r3, r3, #7
 8004a40:	4413      	add	r3, r2
 8004a42:	4a1a      	ldr	r2, [pc, #104]	@ (8004aac <SSD1309_WriteChar+0x124>)
 8004a44:	5cd3      	ldrb	r3, [r2, r3]
 8004a46:	b25a      	sxtb	r2, r3
 8004a48:	7afb      	ldrb	r3, [r7, #11]
 8004a4a:	f003 0307 	and.w	r3, r3, #7
 8004a4e:	2101      	movs	r1, #1
 8004a50:	fa01 f303 	lsl.w	r3, r1, r3
 8004a54:	b25b      	sxtb	r3, r3
 8004a56:	43db      	mvns	r3, r3
 8004a58:	b25b      	sxtb	r3, r3
 8004a5a:	4013      	ands	r3, r2
 8004a5c:	b259      	sxtb	r1, r3
 8004a5e:	7b3a      	ldrb	r2, [r7, #12]
 8004a60:	4603      	mov	r3, r0
 8004a62:	01db      	lsls	r3, r3, #7
 8004a64:	4413      	add	r3, r2
 8004a66:	b2c9      	uxtb	r1, r1
 8004a68:	4a10      	ldr	r2, [pc, #64]	@ (8004aac <SSD1309_WriteChar+0x124>)
 8004a6a:	54d1      	strb	r1, [r2, r3]
        for (uint8_t j = 0; j < 8; j++) {
 8004a6c:	7bbb      	ldrb	r3, [r7, #14]
 8004a6e:	3301      	adds	r3, #1
 8004a70:	73bb      	strb	r3, [r7, #14]
 8004a72:	7bbb      	ldrb	r3, [r7, #14]
 8004a74:	2b07      	cmp	r3, #7
 8004a76:	d9a6      	bls.n	80049c6 <SSD1309_WriteChar+0x3e>
    for (uint8_t i = 0; i < 5; i++) {
 8004a78:	7bfb      	ldrb	r3, [r7, #15]
 8004a7a:	3301      	adds	r3, #1
 8004a7c:	73fb      	strb	r3, [r7, #15]
 8004a7e:	7bfb      	ldrb	r3, [r7, #15]
 8004a80:	2b04      	cmp	r3, #4
 8004a82:	d992      	bls.n	80049aa <SSD1309_WriteChar+0x22>
                }
            }
        }
    }
    CurrentX += 6;
 8004a84:	4b07      	ldr	r3, [pc, #28]	@ (8004aa4 <SSD1309_WriteChar+0x11c>)
 8004a86:	781b      	ldrb	r3, [r3, #0]
 8004a88:	3306      	adds	r3, #6
 8004a8a:	b2da      	uxtb	r2, r3
 8004a8c:	4b05      	ldr	r3, [pc, #20]	@ (8004aa4 <SSD1309_WriteChar+0x11c>)
 8004a8e:	701a      	strb	r2, [r3, #0]
 8004a90:	e000      	b.n	8004a94 <SSD1309_WriteChar+0x10c>
    if (ch < 32 || ch > 126) return;
 8004a92:	bf00      	nop
}
 8004a94:	3714      	adds	r7, #20
 8004a96:	46bd      	mov	sp, r7
 8004a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a9c:	4770      	bx	lr
 8004a9e:	bf00      	nop
 8004aa0:	0801973c 	.word	0x0801973c
 8004aa4:	24002380 	.word	0x24002380
 8004aa8:	24002381 	.word	0x24002381
 8004aac:	24001f80 	.word	0x24001f80

08004ab0 <SSD1309_WriteString>:

void SSD1309_WriteString(const char *str, uint8_t color) {
 8004ab0:	b580      	push	{r7, lr}
 8004ab2:	b082      	sub	sp, #8
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	6078      	str	r0, [r7, #4]
 8004ab8:	460b      	mov	r3, r1
 8004aba:	70fb      	strb	r3, [r7, #3]
    while (*str) {
 8004abc:	e008      	b.n	8004ad0 <SSD1309_WriteString+0x20>
        SSD1309_WriteChar(*str++, color);
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	1c5a      	adds	r2, r3, #1
 8004ac2:	607a      	str	r2, [r7, #4]
 8004ac4:	781b      	ldrb	r3, [r3, #0]
 8004ac6:	78fa      	ldrb	r2, [r7, #3]
 8004ac8:	4611      	mov	r1, r2
 8004aca:	4618      	mov	r0, r3
 8004acc:	f7ff ff5c 	bl	8004988 <SSD1309_WriteChar>
    while (*str) {
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	781b      	ldrb	r3, [r3, #0]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d1f2      	bne.n	8004abe <SSD1309_WriteString+0xe>
    }
}
 8004ad8:	bf00      	nop
 8004ada:	bf00      	nop
 8004adc:	3708      	adds	r7, #8
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	bd80      	pop	{r7, pc}
	...

08004ae4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004ae4:	b480      	push	{r7}
 8004ae6:	b083      	sub	sp, #12
 8004ae8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004aea:	4b0a      	ldr	r3, [pc, #40]	@ (8004b14 <HAL_MspInit+0x30>)
 8004aec:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004af0:	4a08      	ldr	r2, [pc, #32]	@ (8004b14 <HAL_MspInit+0x30>)
 8004af2:	f043 0302 	orr.w	r3, r3, #2
 8004af6:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8004afa:	4b06      	ldr	r3, [pc, #24]	@ (8004b14 <HAL_MspInit+0x30>)
 8004afc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004b00:	f003 0302 	and.w	r3, r3, #2
 8004b04:	607b      	str	r3, [r7, #4]
 8004b06:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004b08:	bf00      	nop
 8004b0a:	370c      	adds	r7, #12
 8004b0c:	46bd      	mov	sp, r7
 8004b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b12:	4770      	bx	lr
 8004b14:	58024400 	.word	0x58024400

08004b18 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004b18:	b580      	push	{r7, lr}
 8004b1a:	b0ba      	sub	sp, #232	@ 0xe8
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b20:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8004b24:	2200      	movs	r2, #0
 8004b26:	601a      	str	r2, [r3, #0]
 8004b28:	605a      	str	r2, [r3, #4]
 8004b2a:	609a      	str	r2, [r3, #8]
 8004b2c:	60da      	str	r2, [r3, #12]
 8004b2e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004b30:	f107 0310 	add.w	r3, r7, #16
 8004b34:	22c0      	movs	r2, #192	@ 0xc0
 8004b36:	2100      	movs	r1, #0
 8004b38:	4618      	mov	r0, r3
 8004b3a:	f013 ff37 	bl	80189ac <memset>
  if(hi2c->Instance==I2C1)
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	4a2e      	ldr	r2, [pc, #184]	@ (8004bfc <HAL_I2C_MspInit+0xe4>)
 8004b44:	4293      	cmp	r3, r2
 8004b46:	d155      	bne.n	8004bf4 <HAL_I2C_MspInit+0xdc>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8004b48:	f04f 0208 	mov.w	r2, #8
 8004b4c:	f04f 0300 	mov.w	r3, #0
 8004b50:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8004b54:	2300      	movs	r3, #0
 8004b56:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004b5a:	f107 0310 	add.w	r3, r7, #16
 8004b5e:	4618      	mov	r0, r3
 8004b60:	f009 fe60 	bl	800e824 <HAL_RCCEx_PeriphCLKConfig>
 8004b64:	4603      	mov	r3, r0
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d001      	beq.n	8004b6e <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8004b6a:	f7fd faec 	bl	8002146 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004b6e:	4b24      	ldr	r3, [pc, #144]	@ (8004c00 <HAL_I2C_MspInit+0xe8>)
 8004b70:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004b74:	4a22      	ldr	r2, [pc, #136]	@ (8004c00 <HAL_I2C_MspInit+0xe8>)
 8004b76:	f043 0302 	orr.w	r3, r3, #2
 8004b7a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004b7e:	4b20      	ldr	r3, [pc, #128]	@ (8004c00 <HAL_I2C_MspInit+0xe8>)
 8004b80:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004b84:	f003 0302 	and.w	r3, r3, #2
 8004b88:	60fb      	str	r3, [r7, #12]
 8004b8a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004b8c:	23c0      	movs	r3, #192	@ 0xc0
 8004b8e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004b92:	2312      	movs	r3, #18
 8004b94:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b98:	2300      	movs	r3, #0
 8004b9a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004b9e:	2302      	movs	r3, #2
 8004ba0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004ba4:	2304      	movs	r3, #4
 8004ba6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004baa:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8004bae:	4619      	mov	r1, r3
 8004bb0:	4814      	ldr	r0, [pc, #80]	@ (8004c04 <HAL_I2C_MspInit+0xec>)
 8004bb2:	f004 fe13 	bl	80097dc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004bb6:	4b12      	ldr	r3, [pc, #72]	@ (8004c00 <HAL_I2C_MspInit+0xe8>)
 8004bb8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004bbc:	4a10      	ldr	r2, [pc, #64]	@ (8004c00 <HAL_I2C_MspInit+0xe8>)
 8004bbe:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004bc2:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004bc6:	4b0e      	ldr	r3, [pc, #56]	@ (8004c00 <HAL_I2C_MspInit+0xe8>)
 8004bc8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004bcc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004bd0:	60bb      	str	r3, [r7, #8]
 8004bd2:	68bb      	ldr	r3, [r7, #8]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 12, 0);
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	210c      	movs	r1, #12
 8004bd8:	201f      	movs	r0, #31
 8004bda:	f001 fefc 	bl	80069d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8004bde:	201f      	movs	r0, #31
 8004be0:	f001 ff13 	bl	8006a0a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 12, 0);
 8004be4:	2200      	movs	r2, #0
 8004be6:	210c      	movs	r1, #12
 8004be8:	2020      	movs	r0, #32
 8004bea:	f001 fef4 	bl	80069d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8004bee:	2020      	movs	r0, #32
 8004bf0:	f001 ff0b 	bl	8006a0a <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8004bf4:	bf00      	nop
 8004bf6:	37e8      	adds	r7, #232	@ 0xe8
 8004bf8:	46bd      	mov	sp, r7
 8004bfa:	bd80      	pop	{r7, pc}
 8004bfc:	40005400 	.word	0x40005400
 8004c00:	58024400 	.word	0x58024400
 8004c04:	58020400 	.word	0x58020400

08004c08 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004c08:	b580      	push	{r7, lr}
 8004c0a:	b0ba      	sub	sp, #232	@ 0xe8
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004c10:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8004c14:	2200      	movs	r2, #0
 8004c16:	601a      	str	r2, [r3, #0]
 8004c18:	605a      	str	r2, [r3, #4]
 8004c1a:	609a      	str	r2, [r3, #8]
 8004c1c:	60da      	str	r2, [r3, #12]
 8004c1e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004c20:	f107 0310 	add.w	r3, r7, #16
 8004c24:	22c0      	movs	r2, #192	@ 0xc0
 8004c26:	2100      	movs	r1, #0
 8004c28:	4618      	mov	r0, r3
 8004c2a:	f013 febf 	bl	80189ac <memset>
  if(hspi->Instance==SPI2)
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	4a41      	ldr	r2, [pc, #260]	@ (8004d38 <HAL_SPI_MspInit+0x130>)
 8004c34:	4293      	cmp	r3, r2
 8004c36:	d17b      	bne.n	8004d30 <HAL_SPI_MspInit+0x128>

    /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8004c38:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004c3c:	f04f 0300 	mov.w	r3, #0
 8004c40:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8004c44:	2300      	movs	r3, #0
 8004c46:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004c48:	f107 0310 	add.w	r3, r7, #16
 8004c4c:	4618      	mov	r0, r3
 8004c4e:	f009 fde9 	bl	800e824 <HAL_RCCEx_PeriphCLKConfig>
 8004c52:	4603      	mov	r3, r0
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d001      	beq.n	8004c5c <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 8004c58:	f7fd fa75 	bl	8002146 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004c5c:	4b37      	ldr	r3, [pc, #220]	@ (8004d3c <HAL_SPI_MspInit+0x134>)
 8004c5e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004c62:	4a36      	ldr	r2, [pc, #216]	@ (8004d3c <HAL_SPI_MspInit+0x134>)
 8004c64:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004c68:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004c6c:	4b33      	ldr	r3, [pc, #204]	@ (8004d3c <HAL_SPI_MspInit+0x134>)
 8004c6e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004c72:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004c76:	60fb      	str	r3, [r7, #12]
 8004c78:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004c7a:	4b30      	ldr	r3, [pc, #192]	@ (8004d3c <HAL_SPI_MspInit+0x134>)
 8004c7c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004c80:	4a2e      	ldr	r2, [pc, #184]	@ (8004d3c <HAL_SPI_MspInit+0x134>)
 8004c82:	f043 0302 	orr.w	r3, r3, #2
 8004c86:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004c8a:	4b2c      	ldr	r3, [pc, #176]	@ (8004d3c <HAL_SPI_MspInit+0x134>)
 8004c8c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004c90:	f003 0302 	and.w	r3, r3, #2
 8004c94:	60bb      	str	r3, [r7, #8]
 8004c96:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = SPI2_SCK_Pin|SPI2_SDA_Pin;
 8004c98:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8004c9c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ca0:	2302      	movs	r3, #2
 8004ca2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ca6:	2300      	movs	r3, #0
 8004ca8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004cac:	2302      	movs	r3, #2
 8004cae:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004cb2:	2305      	movs	r3, #5
 8004cb4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004cb8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8004cbc:	4619      	mov	r1, r3
 8004cbe:	4820      	ldr	r0, [pc, #128]	@ (8004d40 <HAL_SPI_MspInit+0x138>)
 8004cc0:	f004 fd8c 	bl	80097dc <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream5;
 8004cc4:	4b1f      	ldr	r3, [pc, #124]	@ (8004d44 <HAL_SPI_MspInit+0x13c>)
 8004cc6:	4a20      	ldr	r2, [pc, #128]	@ (8004d48 <HAL_SPI_MspInit+0x140>)
 8004cc8:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
 8004cca:	4b1e      	ldr	r3, [pc, #120]	@ (8004d44 <HAL_SPI_MspInit+0x13c>)
 8004ccc:	2228      	movs	r2, #40	@ 0x28
 8004cce:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004cd0:	4b1c      	ldr	r3, [pc, #112]	@ (8004d44 <HAL_SPI_MspInit+0x13c>)
 8004cd2:	2240      	movs	r2, #64	@ 0x40
 8004cd4:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004cd6:	4b1b      	ldr	r3, [pc, #108]	@ (8004d44 <HAL_SPI_MspInit+0x13c>)
 8004cd8:	2200      	movs	r2, #0
 8004cda:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004cdc:	4b19      	ldr	r3, [pc, #100]	@ (8004d44 <HAL_SPI_MspInit+0x13c>)
 8004cde:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004ce2:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004ce4:	4b17      	ldr	r3, [pc, #92]	@ (8004d44 <HAL_SPI_MspInit+0x13c>)
 8004ce6:	2200      	movs	r2, #0
 8004ce8:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004cea:	4b16      	ldr	r3, [pc, #88]	@ (8004d44 <HAL_SPI_MspInit+0x13c>)
 8004cec:	2200      	movs	r2, #0
 8004cee:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8004cf0:	4b14      	ldr	r3, [pc, #80]	@ (8004d44 <HAL_SPI_MspInit+0x13c>)
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8004cf6:	4b13      	ldr	r3, [pc, #76]	@ (8004d44 <HAL_SPI_MspInit+0x13c>)
 8004cf8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004cfc:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004cfe:	4b11      	ldr	r3, [pc, #68]	@ (8004d44 <HAL_SPI_MspInit+0x13c>)
 8004d00:	2200      	movs	r2, #0
 8004d02:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8004d04:	480f      	ldr	r0, [pc, #60]	@ (8004d44 <HAL_SPI_MspInit+0x13c>)
 8004d06:	f001 ff13 	bl	8006b30 <HAL_DMA_Init>
 8004d0a:	4603      	mov	r3, r0
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d001      	beq.n	8004d14 <HAL_SPI_MspInit+0x10c>
    {
      Error_Handler();
 8004d10:	f7fd fa19 	bl	8002146 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	4a0b      	ldr	r2, [pc, #44]	@ (8004d44 <HAL_SPI_MspInit+0x13c>)
 8004d18:	679a      	str	r2, [r3, #120]	@ 0x78
 8004d1a:	4a0a      	ldr	r2, [pc, #40]	@ (8004d44 <HAL_SPI_MspInit+0x13c>)
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 2, 0);
 8004d20:	2200      	movs	r2, #0
 8004d22:	2102      	movs	r1, #2
 8004d24:	2024      	movs	r0, #36	@ 0x24
 8004d26:	f001 fe56 	bl	80069d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8004d2a:	2024      	movs	r0, #36	@ 0x24
 8004d2c:	f001 fe6d 	bl	8006a0a <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8004d30:	bf00      	nop
 8004d32:	37e8      	adds	r7, #232	@ 0xe8
 8004d34:	46bd      	mov	sp, r7
 8004d36:	bd80      	pop	{r7, pc}
 8004d38:	40003800 	.word	0x40003800
 8004d3c:	58024400 	.word	0x58024400
 8004d40:	58020400 	.word	0x58020400
 8004d44:	24001b58 	.word	0x24001b58
 8004d48:	40020088 	.word	0x40020088

08004d4c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004d4c:	b580      	push	{r7, lr}
 8004d4e:	b084      	sub	sp, #16
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d5c:	d117      	bne.n	8004d8e <HAL_TIM_Base_MspInit+0x42>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004d5e:	4b1c      	ldr	r3, [pc, #112]	@ (8004dd0 <HAL_TIM_Base_MspInit+0x84>)
 8004d60:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004d64:	4a1a      	ldr	r2, [pc, #104]	@ (8004dd0 <HAL_TIM_Base_MspInit+0x84>)
 8004d66:	f043 0301 	orr.w	r3, r3, #1
 8004d6a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004d6e:	4b18      	ldr	r3, [pc, #96]	@ (8004dd0 <HAL_TIM_Base_MspInit+0x84>)
 8004d70:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004d74:	f003 0301 	and.w	r3, r3, #1
 8004d78:	60fb      	str	r3, [r7, #12]
 8004d7a:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 10, 0);
 8004d7c:	2200      	movs	r2, #0
 8004d7e:	210a      	movs	r1, #10
 8004d80:	201c      	movs	r0, #28
 8004d82:	f001 fe28 	bl	80069d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004d86:	201c      	movs	r0, #28
 8004d88:	f001 fe3f 	bl	8006a0a <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8004d8c:	e01b      	b.n	8004dc6 <HAL_TIM_Base_MspInit+0x7a>
  else if(htim_base->Instance==TIM3)
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	4a10      	ldr	r2, [pc, #64]	@ (8004dd4 <HAL_TIM_Base_MspInit+0x88>)
 8004d94:	4293      	cmp	r3, r2
 8004d96:	d116      	bne.n	8004dc6 <HAL_TIM_Base_MspInit+0x7a>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004d98:	4b0d      	ldr	r3, [pc, #52]	@ (8004dd0 <HAL_TIM_Base_MspInit+0x84>)
 8004d9a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004d9e:	4a0c      	ldr	r2, [pc, #48]	@ (8004dd0 <HAL_TIM_Base_MspInit+0x84>)
 8004da0:	f043 0302 	orr.w	r3, r3, #2
 8004da4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004da8:	4b09      	ldr	r3, [pc, #36]	@ (8004dd0 <HAL_TIM_Base_MspInit+0x84>)
 8004daa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004dae:	f003 0302 	and.w	r3, r3, #2
 8004db2:	60bb      	str	r3, [r7, #8]
 8004db4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 8004db6:	2200      	movs	r2, #0
 8004db8:	2101      	movs	r1, #1
 8004dba:	201d      	movs	r0, #29
 8004dbc:	f001 fe0b 	bl	80069d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8004dc0:	201d      	movs	r0, #29
 8004dc2:	f001 fe22 	bl	8006a0a <HAL_NVIC_EnableIRQ>
}
 8004dc6:	bf00      	nop
 8004dc8:	3710      	adds	r7, #16
 8004dca:	46bd      	mov	sp, r7
 8004dcc:	bd80      	pop	{r7, pc}
 8004dce:	bf00      	nop
 8004dd0:	58024400 	.word	0x58024400
 8004dd4:	40000400 	.word	0x40000400

08004dd8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b0bc      	sub	sp, #240	@ 0xf0
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004de0:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8004de4:	2200      	movs	r2, #0
 8004de6:	601a      	str	r2, [r3, #0]
 8004de8:	605a      	str	r2, [r3, #4]
 8004dea:	609a      	str	r2, [r3, #8]
 8004dec:	60da      	str	r2, [r3, #12]
 8004dee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004df0:	f107 0318 	add.w	r3, r7, #24
 8004df4:	22c0      	movs	r2, #192	@ 0xc0
 8004df6:	2100      	movs	r1, #0
 8004df8:	4618      	mov	r0, r3
 8004dfa:	f013 fdd7 	bl	80189ac <memset>
  if(huart->Instance==USART2)
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	4a58      	ldr	r2, [pc, #352]	@ (8004f64 <HAL_UART_MspInit+0x18c>)
 8004e04:	4293      	cmp	r3, r2
 8004e06:	f040 80bb 	bne.w	8004f80 <HAL_UART_MspInit+0x1a8>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8004e0a:	f04f 0202 	mov.w	r2, #2
 8004e0e:	f04f 0300 	mov.w	r3, #0
 8004e12:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8004e16:	2300      	movs	r3, #0
 8004e18:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004e1c:	f107 0318 	add.w	r3, r7, #24
 8004e20:	4618      	mov	r0, r3
 8004e22:	f009 fcff 	bl	800e824 <HAL_RCCEx_PeriphCLKConfig>
 8004e26:	4603      	mov	r3, r0
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d001      	beq.n	8004e30 <HAL_UART_MspInit+0x58>
    {
      Error_Handler();
 8004e2c:	f7fd f98b 	bl	8002146 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004e30:	4b4d      	ldr	r3, [pc, #308]	@ (8004f68 <HAL_UART_MspInit+0x190>)
 8004e32:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004e36:	4a4c      	ldr	r2, [pc, #304]	@ (8004f68 <HAL_UART_MspInit+0x190>)
 8004e38:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004e3c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004e40:	4b49      	ldr	r3, [pc, #292]	@ (8004f68 <HAL_UART_MspInit+0x190>)
 8004e42:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004e46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e4a:	617b      	str	r3, [r7, #20]
 8004e4c:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004e4e:	4b46      	ldr	r3, [pc, #280]	@ (8004f68 <HAL_UART_MspInit+0x190>)
 8004e50:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004e54:	4a44      	ldr	r2, [pc, #272]	@ (8004f68 <HAL_UART_MspInit+0x190>)
 8004e56:	f043 0301 	orr.w	r3, r3, #1
 8004e5a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004e5e:	4b42      	ldr	r3, [pc, #264]	@ (8004f68 <HAL_UART_MspInit+0x190>)
 8004e60:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004e64:	f003 0301 	and.w	r3, r3, #1
 8004e68:	613b      	str	r3, [r7, #16]
 8004e6a:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8004e6c:	230c      	movs	r3, #12
 8004e6e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e72:	2302      	movs	r3, #2
 8004e74:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e78:	2300      	movs	r3, #0
 8004e7a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004e7e:	2302      	movs	r3, #2
 8004e80:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004e84:	2307      	movs	r3, #7
 8004e86:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004e8a:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8004e8e:	4619      	mov	r1, r3
 8004e90:	4836      	ldr	r0, [pc, #216]	@ (8004f6c <HAL_UART_MspInit+0x194>)
 8004e92:	f004 fca3 	bl	80097dc <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream1;
 8004e96:	4b36      	ldr	r3, [pc, #216]	@ (8004f70 <HAL_UART_MspInit+0x198>)
 8004e98:	4a36      	ldr	r2, [pc, #216]	@ (8004f74 <HAL_UART_MspInit+0x19c>)
 8004e9a:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8004e9c:	4b34      	ldr	r3, [pc, #208]	@ (8004f70 <HAL_UART_MspInit+0x198>)
 8004e9e:	222b      	movs	r2, #43	@ 0x2b
 8004ea0:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004ea2:	4b33      	ldr	r3, [pc, #204]	@ (8004f70 <HAL_UART_MspInit+0x198>)
 8004ea4:	2200      	movs	r2, #0
 8004ea6:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004ea8:	4b31      	ldr	r3, [pc, #196]	@ (8004f70 <HAL_UART_MspInit+0x198>)
 8004eaa:	2200      	movs	r2, #0
 8004eac:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004eae:	4b30      	ldr	r3, [pc, #192]	@ (8004f70 <HAL_UART_MspInit+0x198>)
 8004eb0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004eb4:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004eb6:	4b2e      	ldr	r3, [pc, #184]	@ (8004f70 <HAL_UART_MspInit+0x198>)
 8004eb8:	2200      	movs	r2, #0
 8004eba:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004ebc:	4b2c      	ldr	r3, [pc, #176]	@ (8004f70 <HAL_UART_MspInit+0x198>)
 8004ebe:	2200      	movs	r2, #0
 8004ec0:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8004ec2:	4b2b      	ldr	r3, [pc, #172]	@ (8004f70 <HAL_UART_MspInit+0x198>)
 8004ec4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004ec8:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8004eca:	4b29      	ldr	r3, [pc, #164]	@ (8004f70 <HAL_UART_MspInit+0x198>)
 8004ecc:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004ed0:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004ed2:	4b27      	ldr	r3, [pc, #156]	@ (8004f70 <HAL_UART_MspInit+0x198>)
 8004ed4:	2200      	movs	r2, #0
 8004ed6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8004ed8:	4825      	ldr	r0, [pc, #148]	@ (8004f70 <HAL_UART_MspInit+0x198>)
 8004eda:	f001 fe29 	bl	8006b30 <HAL_DMA_Init>
 8004ede:	4603      	mov	r3, r0
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d001      	beq.n	8004ee8 <HAL_UART_MspInit+0x110>
    {
      Error_Handler();
 8004ee4:	f7fd f92f 	bl	8002146 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	4a21      	ldr	r2, [pc, #132]	@ (8004f70 <HAL_UART_MspInit+0x198>)
 8004eec:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8004ef0:	4a1f      	ldr	r2, [pc, #124]	@ (8004f70 <HAL_UART_MspInit+0x198>)
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream2;
 8004ef6:	4b20      	ldr	r3, [pc, #128]	@ (8004f78 <HAL_UART_MspInit+0x1a0>)
 8004ef8:	4a20      	ldr	r2, [pc, #128]	@ (8004f7c <HAL_UART_MspInit+0x1a4>)
 8004efa:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8004efc:	4b1e      	ldr	r3, [pc, #120]	@ (8004f78 <HAL_UART_MspInit+0x1a0>)
 8004efe:	222c      	movs	r2, #44	@ 0x2c
 8004f00:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004f02:	4b1d      	ldr	r3, [pc, #116]	@ (8004f78 <HAL_UART_MspInit+0x1a0>)
 8004f04:	2240      	movs	r2, #64	@ 0x40
 8004f06:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004f08:	4b1b      	ldr	r3, [pc, #108]	@ (8004f78 <HAL_UART_MspInit+0x1a0>)
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004f0e:	4b1a      	ldr	r3, [pc, #104]	@ (8004f78 <HAL_UART_MspInit+0x1a0>)
 8004f10:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004f14:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004f16:	4b18      	ldr	r3, [pc, #96]	@ (8004f78 <HAL_UART_MspInit+0x1a0>)
 8004f18:	2200      	movs	r2, #0
 8004f1a:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004f1c:	4b16      	ldr	r3, [pc, #88]	@ (8004f78 <HAL_UART_MspInit+0x1a0>)
 8004f1e:	2200      	movs	r2, #0
 8004f20:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8004f22:	4b15      	ldr	r3, [pc, #84]	@ (8004f78 <HAL_UART_MspInit+0x1a0>)
 8004f24:	2200      	movs	r2, #0
 8004f26:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8004f28:	4b13      	ldr	r3, [pc, #76]	@ (8004f78 <HAL_UART_MspInit+0x1a0>)
 8004f2a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004f2e:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004f30:	4b11      	ldr	r3, [pc, #68]	@ (8004f78 <HAL_UART_MspInit+0x1a0>)
 8004f32:	2200      	movs	r2, #0
 8004f34:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8004f36:	4810      	ldr	r0, [pc, #64]	@ (8004f78 <HAL_UART_MspInit+0x1a0>)
 8004f38:	f001 fdfa 	bl	8006b30 <HAL_DMA_Init>
 8004f3c:	4603      	mov	r3, r0
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d001      	beq.n	8004f46 <HAL_UART_MspInit+0x16e>
    {
      Error_Handler();
 8004f42:	f7fd f900 	bl	8002146 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	4a0b      	ldr	r2, [pc, #44]	@ (8004f78 <HAL_UART_MspInit+0x1a0>)
 8004f4a:	67da      	str	r2, [r3, #124]	@ 0x7c
 8004f4c:	4a0a      	ldr	r2, [pc, #40]	@ (8004f78 <HAL_UART_MspInit+0x1a0>)
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 8004f52:	2200      	movs	r2, #0
 8004f54:	2102      	movs	r1, #2
 8004f56:	2026      	movs	r0, #38	@ 0x26
 8004f58:	f001 fd3d 	bl	80069d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004f5c:	2026      	movs	r0, #38	@ 0x26
 8004f5e:	f001 fd54 	bl	8006a0a <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8004f62:	e0c0      	b.n	80050e6 <HAL_UART_MspInit+0x30e>
 8004f64:	40004400 	.word	0x40004400
 8004f68:	58024400 	.word	0x58024400
 8004f6c:	58020000 	.word	0x58020000
 8004f70:	24001d90 	.word	0x24001d90
 8004f74:	40020028 	.word	0x40020028
 8004f78:	24001e08 	.word	0x24001e08
 8004f7c:	40020040 	.word	0x40020040
  else if(huart->Instance==USART3)
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	4a5a      	ldr	r2, [pc, #360]	@ (80050f0 <HAL_UART_MspInit+0x318>)
 8004f86:	4293      	cmp	r3, r2
 8004f88:	f040 80ad 	bne.w	80050e6 <HAL_UART_MspInit+0x30e>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8004f8c:	f04f 0202 	mov.w	r2, #2
 8004f90:	f04f 0300 	mov.w	r3, #0
 8004f94:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8004f98:	2300      	movs	r3, #0
 8004f9a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004f9e:	f107 0318 	add.w	r3, r7, #24
 8004fa2:	4618      	mov	r0, r3
 8004fa4:	f009 fc3e 	bl	800e824 <HAL_RCCEx_PeriphCLKConfig>
 8004fa8:	4603      	mov	r3, r0
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d001      	beq.n	8004fb2 <HAL_UART_MspInit+0x1da>
      Error_Handler();
 8004fae:	f7fd f8ca 	bl	8002146 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004fb2:	4b50      	ldr	r3, [pc, #320]	@ (80050f4 <HAL_UART_MspInit+0x31c>)
 8004fb4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004fb8:	4a4e      	ldr	r2, [pc, #312]	@ (80050f4 <HAL_UART_MspInit+0x31c>)
 8004fba:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004fbe:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004fc2:	4b4c      	ldr	r3, [pc, #304]	@ (80050f4 <HAL_UART_MspInit+0x31c>)
 8004fc4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004fc8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004fcc:	60fb      	str	r3, [r7, #12]
 8004fce:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004fd0:	4b48      	ldr	r3, [pc, #288]	@ (80050f4 <HAL_UART_MspInit+0x31c>)
 8004fd2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004fd6:	4a47      	ldr	r2, [pc, #284]	@ (80050f4 <HAL_UART_MspInit+0x31c>)
 8004fd8:	f043 0302 	orr.w	r3, r3, #2
 8004fdc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004fe0:	4b44      	ldr	r3, [pc, #272]	@ (80050f4 <HAL_UART_MspInit+0x31c>)
 8004fe2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004fe6:	f003 0302 	and.w	r3, r3, #2
 8004fea:	60bb      	str	r3, [r7, #8]
 8004fec:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8004fee:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8004ff2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ff6:	2302      	movs	r3, #2
 8004ff8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ffc:	2300      	movs	r3, #0
 8004ffe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005002:	2302      	movs	r3, #2
 8005004:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8005008:	2307      	movs	r3, #7
 800500a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800500e:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8005012:	4619      	mov	r1, r3
 8005014:	4838      	ldr	r0, [pc, #224]	@ (80050f8 <HAL_UART_MspInit+0x320>)
 8005016:	f004 fbe1 	bl	80097dc <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream3;
 800501a:	4b38      	ldr	r3, [pc, #224]	@ (80050fc <HAL_UART_MspInit+0x324>)
 800501c:	4a38      	ldr	r2, [pc, #224]	@ (8005100 <HAL_UART_MspInit+0x328>)
 800501e:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 8005020:	4b36      	ldr	r3, [pc, #216]	@ (80050fc <HAL_UART_MspInit+0x324>)
 8005022:	222d      	movs	r2, #45	@ 0x2d
 8005024:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005026:	4b35      	ldr	r3, [pc, #212]	@ (80050fc <HAL_UART_MspInit+0x324>)
 8005028:	2200      	movs	r2, #0
 800502a:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800502c:	4b33      	ldr	r3, [pc, #204]	@ (80050fc <HAL_UART_MspInit+0x324>)
 800502e:	2200      	movs	r2, #0
 8005030:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005032:	4b32      	ldr	r3, [pc, #200]	@ (80050fc <HAL_UART_MspInit+0x324>)
 8005034:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005038:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800503a:	4b30      	ldr	r3, [pc, #192]	@ (80050fc <HAL_UART_MspInit+0x324>)
 800503c:	2200      	movs	r2, #0
 800503e:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005040:	4b2e      	ldr	r3, [pc, #184]	@ (80050fc <HAL_UART_MspInit+0x324>)
 8005042:	2200      	movs	r2, #0
 8005044:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8005046:	4b2d      	ldr	r3, [pc, #180]	@ (80050fc <HAL_UART_MspInit+0x324>)
 8005048:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800504c:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800504e:	4b2b      	ldr	r3, [pc, #172]	@ (80050fc <HAL_UART_MspInit+0x324>)
 8005050:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005054:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005056:	4b29      	ldr	r3, [pc, #164]	@ (80050fc <HAL_UART_MspInit+0x324>)
 8005058:	2200      	movs	r2, #0
 800505a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 800505c:	4827      	ldr	r0, [pc, #156]	@ (80050fc <HAL_UART_MspInit+0x324>)
 800505e:	f001 fd67 	bl	8006b30 <HAL_DMA_Init>
 8005062:	4603      	mov	r3, r0
 8005064:	2b00      	cmp	r3, #0
 8005066:	d001      	beq.n	800506c <HAL_UART_MspInit+0x294>
      Error_Handler();
 8005068:	f7fd f86d 	bl	8002146 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	4a23      	ldr	r2, [pc, #140]	@ (80050fc <HAL_UART_MspInit+0x324>)
 8005070:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8005074:	4a21      	ldr	r2, [pc, #132]	@ (80050fc <HAL_UART_MspInit+0x324>)
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart3_tx.Instance = DMA1_Stream4;
 800507a:	4b22      	ldr	r3, [pc, #136]	@ (8005104 <HAL_UART_MspInit+0x32c>)
 800507c:	4a22      	ldr	r2, [pc, #136]	@ (8005108 <HAL_UART_MspInit+0x330>)
 800507e:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 8005080:	4b20      	ldr	r3, [pc, #128]	@ (8005104 <HAL_UART_MspInit+0x32c>)
 8005082:	222e      	movs	r2, #46	@ 0x2e
 8005084:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005086:	4b1f      	ldr	r3, [pc, #124]	@ (8005104 <HAL_UART_MspInit+0x32c>)
 8005088:	2240      	movs	r2, #64	@ 0x40
 800508a:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800508c:	4b1d      	ldr	r3, [pc, #116]	@ (8005104 <HAL_UART_MspInit+0x32c>)
 800508e:	2200      	movs	r2, #0
 8005090:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005092:	4b1c      	ldr	r3, [pc, #112]	@ (8005104 <HAL_UART_MspInit+0x32c>)
 8005094:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005098:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800509a:	4b1a      	ldr	r3, [pc, #104]	@ (8005104 <HAL_UART_MspInit+0x32c>)
 800509c:	2200      	movs	r2, #0
 800509e:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80050a0:	4b18      	ldr	r3, [pc, #96]	@ (8005104 <HAL_UART_MspInit+0x32c>)
 80050a2:	2200      	movs	r2, #0
 80050a4:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 80050a6:	4b17      	ldr	r3, [pc, #92]	@ (8005104 <HAL_UART_MspInit+0x32c>)
 80050a8:	2200      	movs	r2, #0
 80050aa:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 80050ac:	4b15      	ldr	r3, [pc, #84]	@ (8005104 <HAL_UART_MspInit+0x32c>)
 80050ae:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80050b2:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80050b4:	4b13      	ldr	r3, [pc, #76]	@ (8005104 <HAL_UART_MspInit+0x32c>)
 80050b6:	2200      	movs	r2, #0
 80050b8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 80050ba:	4812      	ldr	r0, [pc, #72]	@ (8005104 <HAL_UART_MspInit+0x32c>)
 80050bc:	f001 fd38 	bl	8006b30 <HAL_DMA_Init>
 80050c0:	4603      	mov	r3, r0
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d001      	beq.n	80050ca <HAL_UART_MspInit+0x2f2>
      Error_Handler();
 80050c6:	f7fd f83e 	bl	8002146 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	4a0d      	ldr	r2, [pc, #52]	@ (8005104 <HAL_UART_MspInit+0x32c>)
 80050ce:	67da      	str	r2, [r3, #124]	@ 0x7c
 80050d0:	4a0c      	ldr	r2, [pc, #48]	@ (8005104 <HAL_UART_MspInit+0x32c>)
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 2, 0);
 80050d6:	2200      	movs	r2, #0
 80050d8:	2102      	movs	r1, #2
 80050da:	2027      	movs	r0, #39	@ 0x27
 80050dc:	f001 fc7b 	bl	80069d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80050e0:	2027      	movs	r0, #39	@ 0x27
 80050e2:	f001 fc92 	bl	8006a0a <HAL_NVIC_EnableIRQ>
}
 80050e6:	bf00      	nop
 80050e8:	37f0      	adds	r7, #240	@ 0xf0
 80050ea:	46bd      	mov	sp, r7
 80050ec:	bd80      	pop	{r7, pc}
 80050ee:	bf00      	nop
 80050f0:	40004800 	.word	0x40004800
 80050f4:	58024400 	.word	0x58024400
 80050f8:	58020400 	.word	0x58020400
 80050fc:	24001e80 	.word	0x24001e80
 8005100:	40020058 	.word	0x40020058
 8005104:	24001ef8 	.word	0x24001ef8
 8005108:	40020070 	.word	0x40020070

0800510c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800510c:	b480      	push	{r7}
 800510e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8005110:	bf00      	nop
 8005112:	e7fd      	b.n	8005110 <NMI_Handler+0x4>

08005114 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005114:	b480      	push	{r7}
 8005116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005118:	bf00      	nop
 800511a:	e7fd      	b.n	8005118 <HardFault_Handler+0x4>

0800511c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800511c:	b480      	push	{r7}
 800511e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005120:	bf00      	nop
 8005122:	e7fd      	b.n	8005120 <MemManage_Handler+0x4>

08005124 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005124:	b480      	push	{r7}
 8005126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005128:	bf00      	nop
 800512a:	e7fd      	b.n	8005128 <BusFault_Handler+0x4>

0800512c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800512c:	b480      	push	{r7}
 800512e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005130:	bf00      	nop
 8005132:	e7fd      	b.n	8005130 <UsageFault_Handler+0x4>

08005134 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005134:	b480      	push	{r7}
 8005136:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005138:	bf00      	nop
 800513a:	46bd      	mov	sp, r7
 800513c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005140:	4770      	bx	lr

08005142 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005142:	b480      	push	{r7}
 8005144:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005146:	bf00      	nop
 8005148:	46bd      	mov	sp, r7
 800514a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514e:	4770      	bx	lr

08005150 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005150:	b480      	push	{r7}
 8005152:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005154:	bf00      	nop
 8005156:	46bd      	mov	sp, r7
 8005158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515c:	4770      	bx	lr

0800515e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800515e:	b580      	push	{r7, lr}
 8005160:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005162:	f001 fb0d 	bl	8006780 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005166:	bf00      	nop
 8005168:	bd80      	pop	{r7, pc}
	...

0800516c <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 800516c:	b580      	push	{r7, lr}
 800516e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8005170:	4802      	ldr	r0, [pc, #8]	@ (800517c <DMA1_Stream1_IRQHandler+0x10>)
 8005172:	f003 f807 	bl	8008184 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8005176:	bf00      	nop
 8005178:	bd80      	pop	{r7, pc}
 800517a:	bf00      	nop
 800517c:	24001d90 	.word	0x24001d90

08005180 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8005180:	b580      	push	{r7, lr}
 8005182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8005184:	4802      	ldr	r0, [pc, #8]	@ (8005190 <DMA1_Stream2_IRQHandler+0x10>)
 8005186:	f002 fffd 	bl	8008184 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 800518a:	bf00      	nop
 800518c:	bd80      	pop	{r7, pc}
 800518e:	bf00      	nop
 8005190:	24001e08 	.word	0x24001e08

08005194 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8005194:	b580      	push	{r7, lr}
 8005196:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8005198:	4802      	ldr	r0, [pc, #8]	@ (80051a4 <DMA1_Stream3_IRQHandler+0x10>)
 800519a:	f002 fff3 	bl	8008184 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 800519e:	bf00      	nop
 80051a0:	bd80      	pop	{r7, pc}
 80051a2:	bf00      	nop
 80051a4:	24001e80 	.word	0x24001e80

080051a8 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 80051a8:	b580      	push	{r7, lr}
 80051aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 80051ac:	4802      	ldr	r0, [pc, #8]	@ (80051b8 <DMA1_Stream4_IRQHandler+0x10>)
 80051ae:	f002 ffe9 	bl	8008184 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 80051b2:	bf00      	nop
 80051b4:	bd80      	pop	{r7, pc}
 80051b6:	bf00      	nop
 80051b8:	24001ef8 	.word	0x24001ef8

080051bc <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80051bc:	b580      	push	{r7, lr}
 80051be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 80051c0:	4802      	ldr	r0, [pc, #8]	@ (80051cc <DMA1_Stream5_IRQHandler+0x10>)
 80051c2:	f002 ffdf 	bl	8008184 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80051c6:	bf00      	nop
 80051c8:	bd80      	pop	{r7, pc}
 80051ca:	bf00      	nop
 80051cc:	24001b58 	.word	0x24001b58

080051d0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80051d0:	b580      	push	{r7, lr}
 80051d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80051d4:	4802      	ldr	r0, [pc, #8]	@ (80051e0 <TIM2_IRQHandler+0x10>)
 80051d6:	f00c f9d5 	bl	8011584 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80051da:	bf00      	nop
 80051dc:	bd80      	pop	{r7, pc}
 80051de:	bf00      	nop
 80051e0:	24001bd0 	.word	0x24001bd0

080051e4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80051e4:	b580      	push	{r7, lr}
 80051e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80051e8:	4802      	ldr	r0, [pc, #8]	@ (80051f4 <TIM3_IRQHandler+0x10>)
 80051ea:	f00c f9cb 	bl	8011584 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80051ee:	bf00      	nop
 80051f0:	bd80      	pop	{r7, pc}
 80051f2:	bf00      	nop
 80051f4:	24001c1c 	.word	0x24001c1c

080051f8 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80051f8:	b580      	push	{r7, lr}
 80051fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80051fc:	4802      	ldr	r0, [pc, #8]	@ (8005208 <I2C1_EV_IRQHandler+0x10>)
 80051fe:	f005 f815 	bl	800a22c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8005202:	bf00      	nop
 8005204:	bd80      	pop	{r7, pc}
 8005206:	bf00      	nop
 8005208:	24001a7c 	.word	0x24001a7c

0800520c <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 800520c:	b580      	push	{r7, lr}
 800520e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8005210:	4802      	ldr	r0, [pc, #8]	@ (800521c <I2C1_ER_IRQHandler+0x10>)
 8005212:	f005 f825 	bl	800a260 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8005216:	bf00      	nop
 8005218:	bd80      	pop	{r7, pc}
 800521a:	bf00      	nop
 800521c:	24001a7c 	.word	0x24001a7c

08005220 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8005220:	b580      	push	{r7, lr}
 8005222:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8005224:	4802      	ldr	r0, [pc, #8]	@ (8005230 <SPI2_IRQHandler+0x10>)
 8005226:	f00b fd7d 	bl	8010d24 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 800522a:	bf00      	nop
 800522c:	bd80      	pop	{r7, pc}
 800522e:	bf00      	nop
 8005230:	24001ad0 	.word	0x24001ad0

08005234 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8005234:	b580      	push	{r7, lr}
 8005236:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8005238:	4802      	ldr	r0, [pc, #8]	@ (8005244 <USART2_IRQHandler+0x10>)
 800523a:	f00c ff9f 	bl	801217c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800523e:	bf00      	nop
 8005240:	bd80      	pop	{r7, pc}
 8005242:	bf00      	nop
 8005244:	24001c68 	.word	0x24001c68

08005248 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8005248:	b580      	push	{r7, lr}
 800524a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800524c:	4802      	ldr	r0, [pc, #8]	@ (8005258 <USART3_IRQHandler+0x10>)
 800524e:	f00c ff95 	bl	801217c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8005252:	bf00      	nop
 8005254:	bd80      	pop	{r7, pc}
 8005256:	bf00      	nop
 8005258:	24001cfc 	.word	0x24001cfc

0800525c <OTG_FS_EP1_OUT_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS End Point 1 Out global interrupt.
  */
void OTG_FS_EP1_OUT_IRQHandler(void)
{
 800525c:	b580      	push	{r7, lr}
 800525e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_EP1_OUT_IRQn 0 */

  /* USER CODE END OTG_FS_EP1_OUT_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8005260:	4802      	ldr	r0, [pc, #8]	@ (800526c <OTG_FS_EP1_OUT_IRQHandler+0x10>)
 8005262:	f007 f950 	bl	800c506 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_EP1_OUT_IRQn 1 */

  /* USER CODE END OTG_FS_EP1_OUT_IRQn 1 */
}
 8005266:	bf00      	nop
 8005268:	bd80      	pop	{r7, pc}
 800526a:	bf00      	nop
 800526c:	2400386c 	.word	0x2400386c

08005270 <OTG_FS_EP1_IN_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS End Point 1 In global interrupt.
  */
void OTG_FS_EP1_IN_IRQHandler(void)
{
 8005270:	b580      	push	{r7, lr}
 8005272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_EP1_IN_IRQn 0 */

  /* USER CODE END OTG_FS_EP1_IN_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8005274:	4802      	ldr	r0, [pc, #8]	@ (8005280 <OTG_FS_EP1_IN_IRQHandler+0x10>)
 8005276:	f007 f946 	bl	800c506 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_EP1_IN_IRQn 1 */

  /* USER CODE END OTG_FS_EP1_IN_IRQn 1 */
}
 800527a:	bf00      	nop
 800527c:	bd80      	pop	{r7, pc}
 800527e:	bf00      	nop
 8005280:	2400386c 	.word	0x2400386c

08005284 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8005284:	b580      	push	{r7, lr}
 8005286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8005288:	4802      	ldr	r0, [pc, #8]	@ (8005294 <OTG_FS_IRQHandler+0x10>)
 800528a:	f007 f93c 	bl	800c506 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800528e:	bf00      	nop
 8005290:	bd80      	pop	{r7, pc}
 8005292:	bf00      	nop
 8005294:	2400386c 	.word	0x2400386c

08005298 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005298:	b580      	push	{r7, lr}
 800529a:	b086      	sub	sp, #24
 800529c:	af00      	add	r7, sp, #0
 800529e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80052a0:	4a14      	ldr	r2, [pc, #80]	@ (80052f4 <_sbrk+0x5c>)
 80052a2:	4b15      	ldr	r3, [pc, #84]	@ (80052f8 <_sbrk+0x60>)
 80052a4:	1ad3      	subs	r3, r2, r3
 80052a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80052a8:	697b      	ldr	r3, [r7, #20]
 80052aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80052ac:	4b13      	ldr	r3, [pc, #76]	@ (80052fc <_sbrk+0x64>)
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d102      	bne.n	80052ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80052b4:	4b11      	ldr	r3, [pc, #68]	@ (80052fc <_sbrk+0x64>)
 80052b6:	4a12      	ldr	r2, [pc, #72]	@ (8005300 <_sbrk+0x68>)
 80052b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80052ba:	4b10      	ldr	r3, [pc, #64]	@ (80052fc <_sbrk+0x64>)
 80052bc:	681a      	ldr	r2, [r3, #0]
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	4413      	add	r3, r2
 80052c2:	693a      	ldr	r2, [r7, #16]
 80052c4:	429a      	cmp	r2, r3
 80052c6:	d207      	bcs.n	80052d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80052c8:	f013 fb8c 	bl	80189e4 <__errno>
 80052cc:	4603      	mov	r3, r0
 80052ce:	220c      	movs	r2, #12
 80052d0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80052d2:	f04f 33ff 	mov.w	r3, #4294967295
 80052d6:	e009      	b.n	80052ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80052d8:	4b08      	ldr	r3, [pc, #32]	@ (80052fc <_sbrk+0x64>)
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80052de:	4b07      	ldr	r3, [pc, #28]	@ (80052fc <_sbrk+0x64>)
 80052e0:	681a      	ldr	r2, [r3, #0]
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	4413      	add	r3, r2
 80052e6:	4a05      	ldr	r2, [pc, #20]	@ (80052fc <_sbrk+0x64>)
 80052e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80052ea:	68fb      	ldr	r3, [r7, #12]
}
 80052ec:	4618      	mov	r0, r3
 80052ee:	3718      	adds	r7, #24
 80052f0:	46bd      	mov	sp, r7
 80052f2:	bd80      	pop	{r7, pc}
 80052f4:	24080000 	.word	0x24080000
 80052f8:	00001000 	.word	0x00001000
 80052fc:	24002384 	.word	0x24002384
 8005300:	240040b8 	.word	0x240040b8

08005304 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8005304:	b480      	push	{r7}
 8005306:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8005308:	4b43      	ldr	r3, [pc, #268]	@ (8005418 <SystemInit+0x114>)
 800530a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800530e:	4a42      	ldr	r2, [pc, #264]	@ (8005418 <SystemInit+0x114>)
 8005310:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005314:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8005318:	4b40      	ldr	r3, [pc, #256]	@ (800541c <SystemInit+0x118>)
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f003 030f 	and.w	r3, r3, #15
 8005320:	2b06      	cmp	r3, #6
 8005322:	d807      	bhi.n	8005334 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8005324:	4b3d      	ldr	r3, [pc, #244]	@ (800541c <SystemInit+0x118>)
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	f023 030f 	bic.w	r3, r3, #15
 800532c:	4a3b      	ldr	r2, [pc, #236]	@ (800541c <SystemInit+0x118>)
 800532e:	f043 0307 	orr.w	r3, r3, #7
 8005332:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8005334:	4b3a      	ldr	r3, [pc, #232]	@ (8005420 <SystemInit+0x11c>)
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	4a39      	ldr	r2, [pc, #228]	@ (8005420 <SystemInit+0x11c>)
 800533a:	f043 0301 	orr.w	r3, r3, #1
 800533e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8005340:	4b37      	ldr	r3, [pc, #220]	@ (8005420 <SystemInit+0x11c>)
 8005342:	2200      	movs	r2, #0
 8005344:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8005346:	4b36      	ldr	r3, [pc, #216]	@ (8005420 <SystemInit+0x11c>)
 8005348:	681a      	ldr	r2, [r3, #0]
 800534a:	4935      	ldr	r1, [pc, #212]	@ (8005420 <SystemInit+0x11c>)
 800534c:	4b35      	ldr	r3, [pc, #212]	@ (8005424 <SystemInit+0x120>)
 800534e:	4013      	ands	r3, r2
 8005350:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8005352:	4b32      	ldr	r3, [pc, #200]	@ (800541c <SystemInit+0x118>)
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f003 0308 	and.w	r3, r3, #8
 800535a:	2b00      	cmp	r3, #0
 800535c:	d007      	beq.n	800536e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800535e:	4b2f      	ldr	r3, [pc, #188]	@ (800541c <SystemInit+0x118>)
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f023 030f 	bic.w	r3, r3, #15
 8005366:	4a2d      	ldr	r2, [pc, #180]	@ (800541c <SystemInit+0x118>)
 8005368:	f043 0307 	orr.w	r3, r3, #7
 800536c:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800536e:	4b2c      	ldr	r3, [pc, #176]	@ (8005420 <SystemInit+0x11c>)
 8005370:	2200      	movs	r2, #0
 8005372:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8005374:	4b2a      	ldr	r3, [pc, #168]	@ (8005420 <SystemInit+0x11c>)
 8005376:	2200      	movs	r2, #0
 8005378:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800537a:	4b29      	ldr	r3, [pc, #164]	@ (8005420 <SystemInit+0x11c>)
 800537c:	2200      	movs	r2, #0
 800537e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8005380:	4b27      	ldr	r3, [pc, #156]	@ (8005420 <SystemInit+0x11c>)
 8005382:	4a29      	ldr	r2, [pc, #164]	@ (8005428 <SystemInit+0x124>)
 8005384:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8005386:	4b26      	ldr	r3, [pc, #152]	@ (8005420 <SystemInit+0x11c>)
 8005388:	4a28      	ldr	r2, [pc, #160]	@ (800542c <SystemInit+0x128>)
 800538a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800538c:	4b24      	ldr	r3, [pc, #144]	@ (8005420 <SystemInit+0x11c>)
 800538e:	4a28      	ldr	r2, [pc, #160]	@ (8005430 <SystemInit+0x12c>)
 8005390:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8005392:	4b23      	ldr	r3, [pc, #140]	@ (8005420 <SystemInit+0x11c>)
 8005394:	2200      	movs	r2, #0
 8005396:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8005398:	4b21      	ldr	r3, [pc, #132]	@ (8005420 <SystemInit+0x11c>)
 800539a:	4a25      	ldr	r2, [pc, #148]	@ (8005430 <SystemInit+0x12c>)
 800539c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800539e:	4b20      	ldr	r3, [pc, #128]	@ (8005420 <SystemInit+0x11c>)
 80053a0:	2200      	movs	r2, #0
 80053a2:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80053a4:	4b1e      	ldr	r3, [pc, #120]	@ (8005420 <SystemInit+0x11c>)
 80053a6:	4a22      	ldr	r2, [pc, #136]	@ (8005430 <SystemInit+0x12c>)
 80053a8:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80053aa:	4b1d      	ldr	r3, [pc, #116]	@ (8005420 <SystemInit+0x11c>)
 80053ac:	2200      	movs	r2, #0
 80053ae:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80053b0:	4b1b      	ldr	r3, [pc, #108]	@ (8005420 <SystemInit+0x11c>)
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	4a1a      	ldr	r2, [pc, #104]	@ (8005420 <SystemInit+0x11c>)
 80053b6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80053ba:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80053bc:	4b18      	ldr	r3, [pc, #96]	@ (8005420 <SystemInit+0x11c>)
 80053be:	2200      	movs	r2, #0
 80053c0:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80053c2:	4b1c      	ldr	r3, [pc, #112]	@ (8005434 <SystemInit+0x130>)
 80053c4:	681a      	ldr	r2, [r3, #0]
 80053c6:	4b1c      	ldr	r3, [pc, #112]	@ (8005438 <SystemInit+0x134>)
 80053c8:	4013      	ands	r3, r2
 80053ca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80053ce:	d202      	bcs.n	80053d6 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80053d0:	4b1a      	ldr	r3, [pc, #104]	@ (800543c <SystemInit+0x138>)
 80053d2:	2201      	movs	r2, #1
 80053d4:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80053d6:	4b12      	ldr	r3, [pc, #72]	@ (8005420 <SystemInit+0x11c>)
 80053d8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80053dc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d113      	bne.n	800540c <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80053e4:	4b0e      	ldr	r3, [pc, #56]	@ (8005420 <SystemInit+0x11c>)
 80053e6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80053ea:	4a0d      	ldr	r2, [pc, #52]	@ (8005420 <SystemInit+0x11c>)
 80053ec:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80053f0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80053f4:	4b12      	ldr	r3, [pc, #72]	@ (8005440 <SystemInit+0x13c>)
 80053f6:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80053fa:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80053fc:	4b08      	ldr	r3, [pc, #32]	@ (8005420 <SystemInit+0x11c>)
 80053fe:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8005402:	4a07      	ldr	r2, [pc, #28]	@ (8005420 <SystemInit+0x11c>)
 8005404:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005408:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 800540c:	bf00      	nop
 800540e:	46bd      	mov	sp, r7
 8005410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005414:	4770      	bx	lr
 8005416:	bf00      	nop
 8005418:	e000ed00 	.word	0xe000ed00
 800541c:	52002000 	.word	0x52002000
 8005420:	58024400 	.word	0x58024400
 8005424:	eaf6ed7f 	.word	0xeaf6ed7f
 8005428:	02020200 	.word	0x02020200
 800542c:	01ff0000 	.word	0x01ff0000
 8005430:	01010280 	.word	0x01010280
 8005434:	5c001000 	.word	0x5c001000
 8005438:	ffff0000 	.word	0xffff0000
 800543c:	51008108 	.word	0x51008108
 8005440:	52004000 	.word	0x52004000

08005444 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8005444:	b480      	push	{r7}
 8005446:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8005448:	4b09      	ldr	r3, [pc, #36]	@ (8005470 <ExitRun0Mode+0x2c>)
 800544a:	68db      	ldr	r3, [r3, #12]
 800544c:	4a08      	ldr	r2, [pc, #32]	@ (8005470 <ExitRun0Mode+0x2c>)
 800544e:	f043 0302 	orr.w	r3, r3, #2
 8005452:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8005454:	bf00      	nop
 8005456:	4b06      	ldr	r3, [pc, #24]	@ (8005470 <ExitRun0Mode+0x2c>)
 8005458:	685b      	ldr	r3, [r3, #4]
 800545a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800545e:	2b00      	cmp	r3, #0
 8005460:	d0f9      	beq.n	8005456 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8005462:	bf00      	nop
 8005464:	bf00      	nop
 8005466:	46bd      	mov	sp, r7
 8005468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800546c:	4770      	bx	lr
 800546e:	bf00      	nop
 8005470:	58024800 	.word	0x58024800

08005474 <TrxFSM_Init>:
#include "gkl_link.h"
#include "stm32h7xx_hal.h"
#include <string.h>

void TrxFSM_Init(TransactionFSM *fsm, uint8_t pump_id, PumpMgr *mgr, PumpProtoGKL *gkl)
{
 8005474:	b580      	push	{r7, lr}
 8005476:	b084      	sub	sp, #16
 8005478:	af00      	add	r7, sp, #0
 800547a:	60f8      	str	r0, [r7, #12]
 800547c:	607a      	str	r2, [r7, #4]
 800547e:	603b      	str	r3, [r7, #0]
 8005480:	460b      	mov	r3, r1
 8005482:	72fb      	strb	r3, [r7, #11]
    if (!fsm) return;
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	2b00      	cmp	r3, #0
 8005488:	d011      	beq.n	80054ae <TrxFSM_Init+0x3a>
    memset(fsm, 0, sizeof(*fsm));
 800548a:	2228      	movs	r2, #40	@ 0x28
 800548c:	2100      	movs	r1, #0
 800548e:	68f8      	ldr	r0, [r7, #12]
 8005490:	f013 fa8c 	bl	80189ac <memset>
    fsm->pump_id = pump_id;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	7afa      	ldrb	r2, [r7, #11]
 8005498:	701a      	strb	r2, [r3, #0]
    fsm->mgr = mgr;
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	687a      	ldr	r2, [r7, #4]
 800549e:	605a      	str	r2, [r3, #4]
    fsm->gkl = gkl;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	683a      	ldr	r2, [r7, #0]
 80054a4:	609a      	str	r2, [r3, #8]
    fsm->state = TRX_IDLE;
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	2200      	movs	r2, #0
 80054aa:	731a      	strb	r2, [r3, #12]
 80054ac:	e000      	b.n	80054b0 <TrxFSM_Init+0x3c>
    if (!fsm) return;
 80054ae:	bf00      	nop
}
 80054b0:	3710      	adds	r7, #16
 80054b2:	46bd      	mov	sp, r7
 80054b4:	bd80      	pop	{r7, pc}
	...

080054b8 <TrxFSM_Task>:

void TrxFSM_Task(TransactionFSM *fsm)
{
 80054b8:	b580      	push	{r7, lr}
 80054ba:	b092      	sub	sp, #72	@ 0x48
 80054bc:	af00      	add	r7, sp, #0
 80054be:	6078      	str	r0, [r7, #4]
    if (!fsm || !fsm->gkl || !fsm->mgr) return;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	f000 80e6 	beq.w	8005694 <TrxFSM_Task+0x1dc>
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	689b      	ldr	r3, [r3, #8]
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	f000 80e1 	beq.w	8005694 <TrxFSM_Task+0x1dc>
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	685b      	ldr	r3, [r3, #4]
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	f000 80dc 	beq.w	8005694 <TrxFSM_Task+0x1dc>
    
    uint32_t now = HAL_GetTick();
 80054dc:	f001 f964 	bl	80067a8 <HAL_GetTick>
 80054e0:	6478      	str	r0, [r7, #68]	@ 0x44
    GKL_Link *gkl = &fsm->gkl->link;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	689b      	ldr	r3, [r3, #8]
 80054e6:	643b      	str	r3, [r7, #64]	@ 0x40
    const PumpDevice *dev = PumpMgr_GetConst(fsm->mgr, fsm->pump_id);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	685a      	ldr	r2, [r3, #4]
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	781b      	ldrb	r3, [r3, #0]
 80054f0:	4619      	mov	r1, r3
 80054f2:	4610      	mov	r0, r2
 80054f4:	f7fc ff6e 	bl	80023d4 <PumpMgr_GetConst>
 80054f8:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if (!dev) return;
 80054fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	f000 80cb 	beq.w	8005698 <TrxFSM_Task+0x1e0>
    
    /* Process GKL responses */
    if (GKL_HasResponse(gkl)) {
 8005502:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8005504:	f7fb ff5c 	bl	80013c0 <GKL_HasResponse>
 8005508:	4603      	mov	r3, r0
 800550a:	2b00      	cmp	r3, #0
 800550c:	d043      	beq.n	8005596 <TrxFSM_Task+0xde>
        GKL_Frame resp;
        if (GKL_GetResponse(gkl, &resp)) {
 800550e:	f107 0320 	add.w	r3, r7, #32
 8005512:	4619      	mov	r1, r3
 8005514:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8005516:	f7fb ff6b 	bl	80013f0 <GKL_GetResponse>
 800551a:	4603      	mov	r3, r0
 800551c:	2b00      	cmp	r3, #0
 800551e:	d03a      	beq.n	8005596 <TrxFSM_Task+0xde>
            if (resp.cmd == 'L') {
 8005520:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8005524:	2b4c      	cmp	r3, #76	@ 0x4c
 8005526:	d10f      	bne.n	8005548 <TrxFSM_Task+0x90>
                uint8_t nozzle;
                uint32_t volume_dL;
                if (PumpResp_ParseRealtimeVolume(&resp, &nozzle, &volume_dL)) {
 8005528:	f107 0218 	add.w	r2, r7, #24
 800552c:	f107 011f 	add.w	r1, r7, #31
 8005530:	f107 0320 	add.w	r3, r7, #32
 8005534:	4618      	mov	r0, r3
 8005536:	f7fd fe99 	bl	800326c <PumpResp_ParseRealtimeVolume>
 800553a:	4603      	mov	r3, r0
 800553c:	2b00      	cmp	r3, #0
 800553e:	d02a      	beq.n	8005596 <TrxFSM_Task+0xde>
                    fsm->rt_volume_dL = volume_dL;
 8005540:	69ba      	ldr	r2, [r7, #24]
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	619a      	str	r2, [r3, #24]
 8005546:	e026      	b.n	8005596 <TrxFSM_Task+0xde>
                }
            }
            else if (resp.cmd == 'R') {
 8005548:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800554c:	2b52      	cmp	r3, #82	@ 0x52
 800554e:	d10f      	bne.n	8005570 <TrxFSM_Task+0xb8>
                uint8_t nozzle;
                uint32_t money;
                if (PumpResp_ParseRealtimeMoney(&resp, &nozzle, &money)) {
 8005550:	f107 0210 	add.w	r2, r7, #16
 8005554:	f107 0117 	add.w	r1, r7, #23
 8005558:	f107 0320 	add.w	r3, r7, #32
 800555c:	4618      	mov	r0, r3
 800555e:	f7fd feb9 	bl	80032d4 <PumpResp_ParseRealtimeMoney>
 8005562:	4603      	mov	r3, r0
 8005564:	2b00      	cmp	r3, #0
 8005566:	d016      	beq.n	8005596 <TrxFSM_Task+0xde>
                    fsm->rt_money = money;
 8005568:	693a      	ldr	r2, [r7, #16]
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	61da      	str	r2, [r3, #28]
 800556e:	e012      	b.n	8005596 <TrxFSM_Task+0xde>
                }
            }
            else if (resp.cmd == 'C') {
 8005570:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8005574:	2b43      	cmp	r3, #67	@ 0x43
 8005576:	d10e      	bne.n	8005596 <TrxFSM_Task+0xde>
                uint8_t nozzle;
                uint32_t totalizer_dL;
                if (PumpResp_ParseTotalizer(&resp, &nozzle, &totalizer_dL)) {
 8005578:	f107 0208 	add.w	r2, r7, #8
 800557c:	f107 010f 	add.w	r1, r7, #15
 8005580:	f107 0320 	add.w	r3, r7, #32
 8005584:	4618      	mov	r0, r3
 8005586:	f7fd fed3 	bl	8003330 <PumpResp_ParseTotalizer>
 800558a:	4603      	mov	r3, r0
 800558c:	2b00      	cmp	r3, #0
 800558e:	d002      	beq.n	8005596 <TrxFSM_Task+0xde>
                    fsm->totalizer_dL = totalizer_dL;
 8005590:	68ba      	ldr	r2, [r7, #8]
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	621a      	str	r2, [r3, #32]
            }
        }
    }
    
    /* State machine transitions */
    switch (fsm->state) {
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	7b1b      	ldrb	r3, [r3, #12]
 800559a:	2b06      	cmp	r3, #6
 800559c:	f200 8089 	bhi.w	80056b2 <TrxFSM_Task+0x1fa>
 80055a0:	a201      	add	r2, pc, #4	@ (adr r2, 80055a8 <TrxFSM_Task+0xf0>)
 80055a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055a6:	bf00      	nop
 80055a8:	080055c5 	.word	0x080055c5
 80055ac:	080055e9 	.word	0x080055e9
 80055b0:	080055f9 	.word	0x080055f9
 80055b4:	08005611 	.word	0x08005611
 80055b8:	080056b3 	.word	0x080056b3
 80055bc:	0800564f 	.word	0x0800564f
 80055c0:	08005679 	.word	0x08005679
        case TRX_IDLE:
            /* Auto-cleanup: if pump shows S90 but we're idle, send N to close */
            if (dev->status == 9 && gkl->state == GKL_STATE_IDLE) {
 80055c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055c6:	7d1b      	ldrb	r3, [r3, #20]
 80055c8:	2b09      	cmp	r3, #9
 80055ca:	d167      	bne.n	800569c <TrxFSM_Task+0x1e4>
 80055cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80055ce:	791b      	ldrb	r3, [r3, #4]
 80055d0:	b2db      	uxtb	r3, r3
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d162      	bne.n	800569c <TrxFSM_Task+0x1e4>
                PumpTrans_End(gkl, dev->ctrl_addr, dev->slave_addr);
 80055d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055d8:	7b19      	ldrb	r1, [r3, #12]
 80055da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055dc:	7b5b      	ldrb	r3, [r3, #13]
 80055de:	461a      	mov	r2, r3
 80055e0:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 80055e2:	f7fe fb6b 	bl	8003cbc <PumpTrans_End>
            }
            break;
 80055e6:	e059      	b.n	800569c <TrxFSM_Task+0x1e4>
            
        case TRX_PRESET_SENT:
            if (dev->status == 3) {
 80055e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055ea:	7d1b      	ldrb	r3, [r3, #20]
 80055ec:	2b03      	cmp	r3, #3
 80055ee:	d157      	bne.n	80056a0 <TrxFSM_Task+0x1e8>
                fsm->state = TRX_ARMED;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	2202      	movs	r2, #2
 80055f4:	731a      	strb	r2, [r3, #12]
            }
            break;
 80055f6:	e053      	b.n	80056a0 <TrxFSM_Task+0x1e8>
            
        case TRX_ARMED:
            if (dev->status == 4 || dev->status == 6) {
 80055f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055fa:	7d1b      	ldrb	r3, [r3, #20]
 80055fc:	2b04      	cmp	r3, #4
 80055fe:	d003      	beq.n	8005608 <TrxFSM_Task+0x150>
 8005600:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005602:	7d1b      	ldrb	r3, [r3, #20]
 8005604:	2b06      	cmp	r3, #6
 8005606:	d14d      	bne.n	80056a4 <TrxFSM_Task+0x1ec>
                fsm->state = TRX_DISPENSING;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	2203      	movs	r2, #3
 800560c:	731a      	strb	r2, [r3, #12]
            }
            break;
 800560e:	e049      	b.n	80056a4 <TrxFSM_Task+0x1ec>
            
        case TRX_DISPENSING:
            /* Poll realtime data every 500ms */
            if ((now - fsm->last_poll_ms) > 500 && gkl->state == GKL_STATE_IDLE) {
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005614:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005616:	1ad3      	subs	r3, r2, r3
 8005618:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800561c:	d90f      	bls.n	800563e <TrxFSM_Task+0x186>
 800561e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005620:	791b      	ldrb	r3, [r3, #4]
 8005622:	b2db      	uxtb	r3, r3
 8005624:	2b00      	cmp	r3, #0
 8005626:	d10a      	bne.n	800563e <TrxFSM_Task+0x186>
                fsm->last_poll_ms = now;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800562c:	625a      	str	r2, [r3, #36]	@ 0x24
                PumpTrans_PollRealtimeVolume(gkl, dev->ctrl_addr, dev->slave_addr, 1);
 800562e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005630:	7b19      	ldrb	r1, [r3, #12]
 8005632:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005634:	7b5a      	ldrb	r2, [r3, #13]
 8005636:	2301      	movs	r3, #1
 8005638:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800563a:	f7fe fb6f 	bl	8003d1c <PumpTrans_PollRealtimeVolume>
            }
            
            if (dev->status == 8) {
 800563e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005640:	7d1b      	ldrb	r3, [r3, #20]
 8005642:	2b08      	cmp	r3, #8
 8005644:	d130      	bne.n	80056a8 <TrxFSM_Task+0x1f0>
                fsm->state = TRX_COMPLETE;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	2205      	movs	r2, #5
 800564a:	731a      	strb	r2, [r3, #12]
            }
            break;
 800564c:	e02c      	b.n	80056a8 <TrxFSM_Task+0x1f0>
            /* Waiting for resume or cancel */
            break;
            
        case TRX_COMPLETE:
            /* Auto-close on S90 (nozzle returned) */
            if (dev->status == 9 && gkl->state == GKL_STATE_IDLE) {
 800564e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005650:	7d1b      	ldrb	r3, [r3, #20]
 8005652:	2b09      	cmp	r3, #9
 8005654:	d12a      	bne.n	80056ac <TrxFSM_Task+0x1f4>
 8005656:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005658:	791b      	ldrb	r3, [r3, #4]
 800565a:	b2db      	uxtb	r3, r3
 800565c:	2b00      	cmp	r3, #0
 800565e:	d125      	bne.n	80056ac <TrxFSM_Task+0x1f4>
                PumpTrans_End(gkl, dev->ctrl_addr, dev->slave_addr);
 8005660:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005662:	7b19      	ldrb	r1, [r3, #12]
 8005664:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005666:	7b5b      	ldrb	r3, [r3, #13]
 8005668:	461a      	mov	r2, r3
 800566a:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800566c:	f7fe fb26 	bl	8003cbc <PumpTrans_End>
                fsm->state = TRX_CLOSING;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2206      	movs	r2, #6
 8005674:	731a      	strb	r2, [r3, #12]
            }
            break;
 8005676:	e019      	b.n	80056ac <TrxFSM_Task+0x1f4>
            
        case TRX_CLOSING:
            if (dev->status == 1) {
 8005678:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800567a:	7d1b      	ldrb	r3, [r3, #20]
 800567c:	2b01      	cmp	r3, #1
 800567e:	d117      	bne.n	80056b0 <TrxFSM_Task+0x1f8>
                fsm->state = TRX_IDLE;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2200      	movs	r2, #0
 8005684:	731a      	strb	r2, [r3, #12]
                fsm->rt_volume_dL = 0;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	2200      	movs	r2, #0
 800568a:	619a      	str	r2, [r3, #24]
                fsm->rt_money = 0;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2200      	movs	r2, #0
 8005690:	61da      	str	r2, [r3, #28]
            }
            break;
 8005692:	e00d      	b.n	80056b0 <TrxFSM_Task+0x1f8>
    if (!fsm || !fsm->gkl || !fsm->mgr) return;
 8005694:	bf00      	nop
 8005696:	e00c      	b.n	80056b2 <TrxFSM_Task+0x1fa>
    if (!dev) return;
 8005698:	bf00      	nop
 800569a:	e00a      	b.n	80056b2 <TrxFSM_Task+0x1fa>
            break;
 800569c:	bf00      	nop
 800569e:	e008      	b.n	80056b2 <TrxFSM_Task+0x1fa>
            break;
 80056a0:	bf00      	nop
 80056a2:	e006      	b.n	80056b2 <TrxFSM_Task+0x1fa>
            break;
 80056a4:	bf00      	nop
 80056a6:	e004      	b.n	80056b2 <TrxFSM_Task+0x1fa>
            break;
 80056a8:	bf00      	nop
 80056aa:	e002      	b.n	80056b2 <TrxFSM_Task+0x1fa>
            break;
 80056ac:	bf00      	nop
 80056ae:	e000      	b.n	80056b2 <TrxFSM_Task+0x1fa>
            break;
 80056b0:	bf00      	nop
    }
}
 80056b2:	3748      	adds	r7, #72	@ 0x48
 80056b4:	46bd      	mov	sp, r7
 80056b6:	bd80      	pop	{r7, pc}

080056b8 <TrxFSM_StartVolume>:

bool TrxFSM_StartVolume(TransactionFSM *fsm, uint32_t volume_dL)
{
 80056b8:	b580      	push	{r7, lr}
 80056ba:	b086      	sub	sp, #24
 80056bc:	af02      	add	r7, sp, #8
 80056be:	6078      	str	r0, [r7, #4]
 80056c0:	6039      	str	r1, [r7, #0]
    if (!fsm || !fsm->gkl || fsm->state != TRX_IDLE) return false;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d007      	beq.n	80056d8 <TrxFSM_StartVolume+0x20>
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	689b      	ldr	r3, [r3, #8]
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d003      	beq.n	80056d8 <TrxFSM_StartVolume+0x20>
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	7b1b      	ldrb	r3, [r3, #12]
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d001      	beq.n	80056dc <TrxFSM_StartVolume+0x24>
 80056d8:	2300      	movs	r3, #0
 80056da:	e03c      	b.n	8005756 <TrxFSM_StartVolume+0x9e>
    
    const PumpDevice *dev = PumpMgr_GetConst(fsm->mgr, fsm->pump_id);
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	685a      	ldr	r2, [r3, #4]
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	781b      	ldrb	r3, [r3, #0]
 80056e4:	4619      	mov	r1, r3
 80056e6:	4610      	mov	r0, r2
 80056e8:	f7fc fe74 	bl	80023d4 <PumpMgr_GetConst>
 80056ec:	60f8      	str	r0, [r7, #12]
    if (!dev) return false;
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d101      	bne.n	80056f8 <TrxFSM_StartVolume+0x40>
 80056f4:	2300      	movs	r3, #0
 80056f6:	e02e      	b.n	8005756 <TrxFSM_StartVolume+0x9e>
    
    GKL_Link *gkl = &fsm->gkl->link;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	689b      	ldr	r3, [r3, #8]
 80056fc:	60bb      	str	r3, [r7, #8]
    if (gkl->state != GKL_STATE_IDLE) return false;
 80056fe:	68bb      	ldr	r3, [r7, #8]
 8005700:	791b      	ldrb	r3, [r3, #4]
 8005702:	b2db      	uxtb	r3, r3
 8005704:	2b00      	cmp	r3, #0
 8005706:	d001      	beq.n	800570c <TrxFSM_StartVolume+0x54>
 8005708:	2300      	movs	r3, #0
 800570a:	e024      	b.n	8005756 <TrxFSM_StartVolume+0x9e>
    
    fsm->preset_volume_dL = volume_dL;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	683a      	ldr	r2, [r7, #0]
 8005710:	611a      	str	r2, [r3, #16]
    fsm->rt_volume_dL = 0;
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	2200      	movs	r2, #0
 8005716:	619a      	str	r2, [r3, #24]
    fsm->rt_money = 0;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2200      	movs	r2, #0
 800571c:	61da      	str	r2, [r3, #28]
    
    if (PumpTrans_PresetVolume(gkl, dev->ctrl_addr, dev->slave_addr, 1, volume_dL, dev->price)) {
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	7b19      	ldrb	r1, [r3, #12]
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	7b5a      	ldrb	r2, [r3, #13]
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	691b      	ldr	r3, [r3, #16]
 800572a:	b29b      	uxth	r3, r3
 800572c:	9301      	str	r3, [sp, #4]
 800572e:	683b      	ldr	r3, [r7, #0]
 8005730:	9300      	str	r3, [sp, #0]
 8005732:	2301      	movs	r3, #1
 8005734:	68b8      	ldr	r0, [r7, #8]
 8005736:	f7fe f9c9 	bl	8003acc <PumpTrans_PresetVolume>
 800573a:	4603      	mov	r3, r0
 800573c:	2b00      	cmp	r3, #0
 800573e:	d009      	beq.n	8005754 <TrxFSM_StartVolume+0x9c>
        fsm->state = TRX_PRESET_SENT;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2201      	movs	r2, #1
 8005744:	731a      	strb	r2, [r3, #12]
        fsm->last_poll_ms = HAL_GetTick();
 8005746:	f001 f82f 	bl	80067a8 <HAL_GetTick>
 800574a:	4602      	mov	r2, r0
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	625a      	str	r2, [r3, #36]	@ 0x24
        return true;
 8005750:	2301      	movs	r3, #1
 8005752:	e000      	b.n	8005756 <TrxFSM_StartVolume+0x9e>
    }
    return false;
 8005754:	2300      	movs	r3, #0
}
 8005756:	4618      	mov	r0, r3
 8005758:	3710      	adds	r7, #16
 800575a:	46bd      	mov	sp, r7
 800575c:	bd80      	pop	{r7, pc}

0800575e <TrxFSM_StartMoney>:

bool TrxFSM_StartMoney(TransactionFSM *fsm, uint32_t money)
{
 800575e:	b580      	push	{r7, lr}
 8005760:	b086      	sub	sp, #24
 8005762:	af02      	add	r7, sp, #8
 8005764:	6078      	str	r0, [r7, #4]
 8005766:	6039      	str	r1, [r7, #0]
    if (!fsm || !fsm->gkl || fsm->state != TRX_IDLE) return false;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2b00      	cmp	r3, #0
 800576c:	d007      	beq.n	800577e <TrxFSM_StartMoney+0x20>
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	689b      	ldr	r3, [r3, #8]
 8005772:	2b00      	cmp	r3, #0
 8005774:	d003      	beq.n	800577e <TrxFSM_StartMoney+0x20>
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	7b1b      	ldrb	r3, [r3, #12]
 800577a:	2b00      	cmp	r3, #0
 800577c:	d001      	beq.n	8005782 <TrxFSM_StartMoney+0x24>
 800577e:	2300      	movs	r3, #0
 8005780:	e03c      	b.n	80057fc <TrxFSM_StartMoney+0x9e>
    
    const PumpDevice *dev = PumpMgr_GetConst(fsm->mgr, fsm->pump_id);
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	685a      	ldr	r2, [r3, #4]
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	781b      	ldrb	r3, [r3, #0]
 800578a:	4619      	mov	r1, r3
 800578c:	4610      	mov	r0, r2
 800578e:	f7fc fe21 	bl	80023d4 <PumpMgr_GetConst>
 8005792:	60f8      	str	r0, [r7, #12]
    if (!dev) return false;
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	2b00      	cmp	r3, #0
 8005798:	d101      	bne.n	800579e <TrxFSM_StartMoney+0x40>
 800579a:	2300      	movs	r3, #0
 800579c:	e02e      	b.n	80057fc <TrxFSM_StartMoney+0x9e>
    
    GKL_Link *gkl = &fsm->gkl->link;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	689b      	ldr	r3, [r3, #8]
 80057a2:	60bb      	str	r3, [r7, #8]
    if (gkl->state != GKL_STATE_IDLE) return false;
 80057a4:	68bb      	ldr	r3, [r7, #8]
 80057a6:	791b      	ldrb	r3, [r3, #4]
 80057a8:	b2db      	uxtb	r3, r3
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d001      	beq.n	80057b2 <TrxFSM_StartMoney+0x54>
 80057ae:	2300      	movs	r3, #0
 80057b0:	e024      	b.n	80057fc <TrxFSM_StartMoney+0x9e>
    
    fsm->preset_money = money;
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	683a      	ldr	r2, [r7, #0]
 80057b6:	615a      	str	r2, [r3, #20]
    fsm->rt_volume_dL = 0;
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	2200      	movs	r2, #0
 80057bc:	619a      	str	r2, [r3, #24]
    fsm->rt_money = 0;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	2200      	movs	r2, #0
 80057c2:	61da      	str	r2, [r3, #28]
    
    if (PumpTrans_PresetMoney(gkl, dev->ctrl_addr, dev->slave_addr, 1, money, dev->price)) {
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	7b19      	ldrb	r1, [r3, #12]
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	7b5a      	ldrb	r2, [r3, #13]
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	691b      	ldr	r3, [r3, #16]
 80057d0:	b29b      	uxth	r3, r3
 80057d2:	9301      	str	r3, [sp, #4]
 80057d4:	683b      	ldr	r3, [r7, #0]
 80057d6:	9300      	str	r3, [sp, #0]
 80057d8:	2301      	movs	r3, #1
 80057da:	68b8      	ldr	r0, [r7, #8]
 80057dc:	f7fe f9c5 	bl	8003b6a <PumpTrans_PresetMoney>
 80057e0:	4603      	mov	r3, r0
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d009      	beq.n	80057fa <TrxFSM_StartMoney+0x9c>
        fsm->state = TRX_PRESET_SENT;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	2201      	movs	r2, #1
 80057ea:	731a      	strb	r2, [r3, #12]
        fsm->last_poll_ms = HAL_GetTick();
 80057ec:	f000 ffdc 	bl	80067a8 <HAL_GetTick>
 80057f0:	4602      	mov	r2, r0
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	625a      	str	r2, [r3, #36]	@ 0x24
        return true;
 80057f6:	2301      	movs	r3, #1
 80057f8:	e000      	b.n	80057fc <TrxFSM_StartMoney+0x9e>
    }
    return false;
 80057fa:	2300      	movs	r3, #0
}
 80057fc:	4618      	mov	r0, r3
 80057fe:	3710      	adds	r7, #16
 8005800:	46bd      	mov	sp, r7
 8005802:	bd80      	pop	{r7, pc}

08005804 <TrxFSM_Pause>:

bool TrxFSM_Pause(TransactionFSM *fsm)
{
 8005804:	b580      	push	{r7, lr}
 8005806:	b084      	sub	sp, #16
 8005808:	af00      	add	r7, sp, #0
 800580a:	6078      	str	r0, [r7, #4]
    if (!fsm || !fsm->gkl || fsm->state != TRX_DISPENSING) return false;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	2b00      	cmp	r3, #0
 8005810:	d007      	beq.n	8005822 <TrxFSM_Pause+0x1e>
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	689b      	ldr	r3, [r3, #8]
 8005816:	2b00      	cmp	r3, #0
 8005818:	d003      	beq.n	8005822 <TrxFSM_Pause+0x1e>
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	7b1b      	ldrb	r3, [r3, #12]
 800581e:	2b03      	cmp	r3, #3
 8005820:	d001      	beq.n	8005826 <TrxFSM_Pause+0x22>
 8005822:	2300      	movs	r3, #0
 8005824:	e028      	b.n	8005878 <TrxFSM_Pause+0x74>
    
    const PumpDevice *dev = PumpMgr_GetConst(fsm->mgr, fsm->pump_id);
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	685a      	ldr	r2, [r3, #4]
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	781b      	ldrb	r3, [r3, #0]
 800582e:	4619      	mov	r1, r3
 8005830:	4610      	mov	r0, r2
 8005832:	f7fc fdcf 	bl	80023d4 <PumpMgr_GetConst>
 8005836:	60f8      	str	r0, [r7, #12]
    if (!dev) return false;
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	2b00      	cmp	r3, #0
 800583c:	d101      	bne.n	8005842 <TrxFSM_Pause+0x3e>
 800583e:	2300      	movs	r3, #0
 8005840:	e01a      	b.n	8005878 <TrxFSM_Pause+0x74>
    
    GKL_Link *gkl = &fsm->gkl->link;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	689b      	ldr	r3, [r3, #8]
 8005846:	60bb      	str	r3, [r7, #8]
    if (gkl->state != GKL_STATE_IDLE) return false;
 8005848:	68bb      	ldr	r3, [r7, #8]
 800584a:	791b      	ldrb	r3, [r3, #4]
 800584c:	b2db      	uxtb	r3, r3
 800584e:	2b00      	cmp	r3, #0
 8005850:	d001      	beq.n	8005856 <TrxFSM_Pause+0x52>
 8005852:	2300      	movs	r3, #0
 8005854:	e010      	b.n	8005878 <TrxFSM_Pause+0x74>
    
    if (PumpTrans_Stop(gkl, dev->ctrl_addr, dev->slave_addr)) {
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	7b19      	ldrb	r1, [r3, #12]
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	7b5b      	ldrb	r3, [r3, #13]
 800585e:	461a      	mov	r2, r3
 8005860:	68b8      	ldr	r0, [r7, #8]
 8005862:	f7fe f9cb 	bl	8003bfc <PumpTrans_Stop>
 8005866:	4603      	mov	r3, r0
 8005868:	2b00      	cmp	r3, #0
 800586a:	d004      	beq.n	8005876 <TrxFSM_Pause+0x72>
        fsm->state = TRX_PAUSED;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2204      	movs	r2, #4
 8005870:	731a      	strb	r2, [r3, #12]
        return true;
 8005872:	2301      	movs	r3, #1
 8005874:	e000      	b.n	8005878 <TrxFSM_Pause+0x74>
    }
    return false;
 8005876:	2300      	movs	r3, #0
}
 8005878:	4618      	mov	r0, r3
 800587a:	3710      	adds	r7, #16
 800587c:	46bd      	mov	sp, r7
 800587e:	bd80      	pop	{r7, pc}

08005880 <TrxFSM_Resume>:

bool TrxFSM_Resume(TransactionFSM *fsm)
{
 8005880:	b580      	push	{r7, lr}
 8005882:	b084      	sub	sp, #16
 8005884:	af00      	add	r7, sp, #0
 8005886:	6078      	str	r0, [r7, #4]
    if (!fsm || !fsm->gkl || fsm->state != TRX_PAUSED) return false;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2b00      	cmp	r3, #0
 800588c:	d007      	beq.n	800589e <TrxFSM_Resume+0x1e>
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	689b      	ldr	r3, [r3, #8]
 8005892:	2b00      	cmp	r3, #0
 8005894:	d003      	beq.n	800589e <TrxFSM_Resume+0x1e>
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	7b1b      	ldrb	r3, [r3, #12]
 800589a:	2b04      	cmp	r3, #4
 800589c:	d001      	beq.n	80058a2 <TrxFSM_Resume+0x22>
 800589e:	2300      	movs	r3, #0
 80058a0:	e028      	b.n	80058f4 <TrxFSM_Resume+0x74>
    
    const PumpDevice *dev = PumpMgr_GetConst(fsm->mgr, fsm->pump_id);
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	685a      	ldr	r2, [r3, #4]
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	781b      	ldrb	r3, [r3, #0]
 80058aa:	4619      	mov	r1, r3
 80058ac:	4610      	mov	r0, r2
 80058ae:	f7fc fd91 	bl	80023d4 <PumpMgr_GetConst>
 80058b2:	60f8      	str	r0, [r7, #12]
    if (!dev) return false;
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d101      	bne.n	80058be <TrxFSM_Resume+0x3e>
 80058ba:	2300      	movs	r3, #0
 80058bc:	e01a      	b.n	80058f4 <TrxFSM_Resume+0x74>
    
    GKL_Link *gkl = &fsm->gkl->link;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	689b      	ldr	r3, [r3, #8]
 80058c2:	60bb      	str	r3, [r7, #8]
    if (gkl->state != GKL_STATE_IDLE) return false;
 80058c4:	68bb      	ldr	r3, [r7, #8]
 80058c6:	791b      	ldrb	r3, [r3, #4]
 80058c8:	b2db      	uxtb	r3, r3
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d001      	beq.n	80058d2 <TrxFSM_Resume+0x52>
 80058ce:	2300      	movs	r3, #0
 80058d0:	e010      	b.n	80058f4 <TrxFSM_Resume+0x74>
    
    if (PumpTrans_Resume(gkl, dev->ctrl_addr, dev->slave_addr)) {
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	7b19      	ldrb	r1, [r3, #12]
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	7b5b      	ldrb	r3, [r3, #13]
 80058da:	461a      	mov	r2, r3
 80058dc:	68b8      	ldr	r0, [r7, #8]
 80058de:	f7fe f9bd 	bl	8003c5c <PumpTrans_Resume>
 80058e2:	4603      	mov	r3, r0
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d004      	beq.n	80058f2 <TrxFSM_Resume+0x72>
        fsm->state = TRX_DISPENSING;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	2203      	movs	r2, #3
 80058ec:	731a      	strb	r2, [r3, #12]
        return true;
 80058ee:	2301      	movs	r3, #1
 80058f0:	e000      	b.n	80058f4 <TrxFSM_Resume+0x74>
    }
    return false;
 80058f2:	2300      	movs	r3, #0
}
 80058f4:	4618      	mov	r0, r3
 80058f6:	3710      	adds	r7, #16
 80058f8:	46bd      	mov	sp, r7
 80058fa:	bd80      	pop	{r7, pc}

080058fc <TrxFSM_Cancel>:

bool TrxFSM_Cancel(TransactionFSM *fsm)
{
 80058fc:	b580      	push	{r7, lr}
 80058fe:	b084      	sub	sp, #16
 8005900:	af00      	add	r7, sp, #0
 8005902:	6078      	str	r0, [r7, #4]
    if (!fsm || !fsm->gkl) return false;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2b00      	cmp	r3, #0
 8005908:	d003      	beq.n	8005912 <TrxFSM_Cancel+0x16>
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	689b      	ldr	r3, [r3, #8]
 800590e:	2b00      	cmp	r3, #0
 8005910:	d101      	bne.n	8005916 <TrxFSM_Cancel+0x1a>
 8005912:	2300      	movs	r3, #0
 8005914:	e045      	b.n	80059a2 <TrxFSM_Cancel+0xa6>
    
    if (fsm->state == TRX_IDLE || fsm->state == TRX_CLOSING) return false;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	7b1b      	ldrb	r3, [r3, #12]
 800591a:	2b00      	cmp	r3, #0
 800591c:	d003      	beq.n	8005926 <TrxFSM_Cancel+0x2a>
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	7b1b      	ldrb	r3, [r3, #12]
 8005922:	2b06      	cmp	r3, #6
 8005924:	d101      	bne.n	800592a <TrxFSM_Cancel+0x2e>
 8005926:	2300      	movs	r3, #0
 8005928:	e03b      	b.n	80059a2 <TrxFSM_Cancel+0xa6>
    
    const PumpDevice *dev = PumpMgr_GetConst(fsm->mgr, fsm->pump_id);
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	685a      	ldr	r2, [r3, #4]
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	781b      	ldrb	r3, [r3, #0]
 8005932:	4619      	mov	r1, r3
 8005934:	4610      	mov	r0, r2
 8005936:	f7fc fd4d 	bl	80023d4 <PumpMgr_GetConst>
 800593a:	60f8      	str	r0, [r7, #12]
    if (!dev) return false;
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	2b00      	cmp	r3, #0
 8005940:	d101      	bne.n	8005946 <TrxFSM_Cancel+0x4a>
 8005942:	2300      	movs	r3, #0
 8005944:	e02d      	b.n	80059a2 <TrxFSM_Cancel+0xa6>
    
    GKL_Link *gkl = &fsm->gkl->link;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	689b      	ldr	r3, [r3, #8]
 800594a:	60bb      	str	r3, [r7, #8]
    if (gkl->state != GKL_STATE_IDLE) return false;
 800594c:	68bb      	ldr	r3, [r7, #8]
 800594e:	791b      	ldrb	r3, [r3, #4]
 8005950:	b2db      	uxtb	r3, r3
 8005952:	2b00      	cmp	r3, #0
 8005954:	d001      	beq.n	800595a <TrxFSM_Cancel+0x5e>
 8005956:	2300      	movs	r3, #0
 8005958:	e023      	b.n	80059a2 <TrxFSM_Cancel+0xa6>
    
    if (fsm->state == TRX_PRESET_SENT || fsm->state == TRX_ARMED) {
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	7b1b      	ldrb	r3, [r3, #12]
 800595e:	2b01      	cmp	r3, #1
 8005960:	d003      	beq.n	800596a <TrxFSM_Cancel+0x6e>
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	7b1b      	ldrb	r3, [r3, #12]
 8005966:	2b02      	cmp	r3, #2
 8005968:	d10a      	bne.n	8005980 <TrxFSM_Cancel+0x84>
        fsm->state = TRX_IDLE;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	2200      	movs	r2, #0
 800596e:	731a      	strb	r2, [r3, #12]
        fsm->rt_volume_dL = 0;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	2200      	movs	r2, #0
 8005974:	619a      	str	r2, [r3, #24]
        fsm->rt_money = 0;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	2200      	movs	r2, #0
 800597a:	61da      	str	r2, [r3, #28]
        return true;
 800597c:	2301      	movs	r3, #1
 800597e:	e010      	b.n	80059a2 <TrxFSM_Cancel+0xa6>
    }
    
    if (PumpTrans_End(gkl, dev->ctrl_addr, dev->slave_addr)) {
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	7b19      	ldrb	r1, [r3, #12]
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	7b5b      	ldrb	r3, [r3, #13]
 8005988:	461a      	mov	r2, r3
 800598a:	68b8      	ldr	r0, [r7, #8]
 800598c:	f7fe f996 	bl	8003cbc <PumpTrans_End>
 8005990:	4603      	mov	r3, r0
 8005992:	2b00      	cmp	r3, #0
 8005994:	d004      	beq.n	80059a0 <TrxFSM_Cancel+0xa4>
        fsm->state = TRX_CLOSING;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	2206      	movs	r2, #6
 800599a:	731a      	strb	r2, [r3, #12]
        return true;
 800599c:	2301      	movs	r3, #1
 800599e:	e000      	b.n	80059a2 <TrxFSM_Cancel+0xa6>
    }
    return false;
 80059a0:	2300      	movs	r3, #0
}
 80059a2:	4618      	mov	r0, r3
 80059a4:	3710      	adds	r7, #16
 80059a6:	46bd      	mov	sp, r7
 80059a8:	bd80      	pop	{r7, pc}

080059aa <TrxFSM_GetState>:

TrxState TrxFSM_GetState(TransactionFSM *fsm)
{
 80059aa:	b480      	push	{r7}
 80059ac:	b083      	sub	sp, #12
 80059ae:	af00      	add	r7, sp, #0
 80059b0:	6078      	str	r0, [r7, #4]
    return fsm ? fsm->state : TRX_IDLE;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d002      	beq.n	80059be <TrxFSM_GetState+0x14>
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	7b1b      	ldrb	r3, [r3, #12]
 80059bc:	e000      	b.n	80059c0 <TrxFSM_GetState+0x16>
 80059be:	2300      	movs	r3, #0
}
 80059c0:	4618      	mov	r0, r3
 80059c2:	370c      	adds	r7, #12
 80059c4:	46bd      	mov	sp, r7
 80059c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ca:	4770      	bx	lr

080059cc <TrxFSM_GetRealtimeVolume>:

uint32_t TrxFSM_GetRealtimeVolume(TransactionFSM *fsm)
{
 80059cc:	b480      	push	{r7}
 80059ce:	b083      	sub	sp, #12
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	6078      	str	r0, [r7, #4]
    return fsm ? fsm->rt_volume_dL : 0;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d002      	beq.n	80059e0 <TrxFSM_GetRealtimeVolume+0x14>
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	699b      	ldr	r3, [r3, #24]
 80059de:	e000      	b.n	80059e2 <TrxFSM_GetRealtimeVolume+0x16>
 80059e0:	2300      	movs	r3, #0
}
 80059e2:	4618      	mov	r0, r3
 80059e4:	370c      	adds	r7, #12
 80059e6:	46bd      	mov	sp, r7
 80059e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ec:	4770      	bx	lr

080059ee <TrxFSM_GetRealtimeMoney>:

uint32_t TrxFSM_GetRealtimeMoney(TransactionFSM *fsm)
{
 80059ee:	b480      	push	{r7}
 80059f0:	b083      	sub	sp, #12
 80059f2:	af00      	add	r7, sp, #0
 80059f4:	6078      	str	r0, [r7, #4]
    return fsm ? fsm->rt_money : 0;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d002      	beq.n	8005a02 <TrxFSM_GetRealtimeMoney+0x14>
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	69db      	ldr	r3, [r3, #28]
 8005a00:	e000      	b.n	8005a04 <TrxFSM_GetRealtimeMoney+0x16>
 8005a02:	2300      	movs	r3, #0
}
 8005a04:	4618      	mov	r0, r3
 8005a06:	370c      	adds	r7, #12
 8005a08:	46bd      	mov	sp, r7
 8005a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a0e:	4770      	bx	lr

08005a10 <ui_clear>:
#define KEY_PRI   ('D')
#define KEY_RES   ('E')
#define KEY_ESC   ('F')
#define KEY_OK    ('K')

static void ui_clear(void) { SSD1309_Fill(0); }
 8005a10:	b580      	push	{r7, lr}
 8005a12:	af00      	add	r7, sp, #0
 8005a14:	2000      	movs	r0, #0
 8005a16:	f7fe ff2d 	bl	8004874 <SSD1309_Fill>
 8005a1a:	bf00      	nop
 8005a1c:	bd80      	pop	{r7, pc}

08005a1e <ui_line>:

static void ui_line(uint8_t row, const char *text)
{
 8005a1e:	b580      	push	{r7, lr}
 8005a20:	b082      	sub	sp, #8
 8005a22:	af00      	add	r7, sp, #0
 8005a24:	4603      	mov	r3, r0
 8005a26:	6039      	str	r1, [r7, #0]
 8005a28:	71fb      	strb	r3, [r7, #7]
    SSD1309_SetCursor(0, row * 8);
 8005a2a:	79fb      	ldrb	r3, [r7, #7]
 8005a2c:	00db      	lsls	r3, r3, #3
 8005a2e:	b2db      	uxtb	r3, r3
 8005a30:	4619      	mov	r1, r3
 8005a32:	2000      	movs	r0, #0
 8005a34:	f7fe ff90 	bl	8004958 <SSD1309_SetCursor>
    SSD1309_WriteString(text, 1);
 8005a38:	2101      	movs	r1, #1
 8005a3a:	6838      	ldr	r0, [r7, #0]
 8005a3c:	f7ff f838 	bl	8004ab0 <SSD1309_WriteString>
}
 8005a40:	bf00      	nop
 8005a42:	3708      	adds	r7, #8
 8005a44:	46bd      	mov	sp, r7
 8005a46:	bd80      	pop	{r7, pc}

08005a48 <format_volume>:

static void format_volume(uint32_t volume_dL, char *buf, size_t len)
{
 8005a48:	b580      	push	{r7, lr}
 8005a4a:	b088      	sub	sp, #32
 8005a4c:	af02      	add	r7, sp, #8
 8005a4e:	60f8      	str	r0, [r7, #12]
 8005a50:	60b9      	str	r1, [r7, #8]
 8005a52:	607a      	str	r2, [r7, #4]
    uint32_t liters = volume_dL / 10;
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	4a0e      	ldr	r2, [pc, #56]	@ (8005a90 <format_volume+0x48>)
 8005a58:	fba2 2303 	umull	r2, r3, r2, r3
 8005a5c:	08db      	lsrs	r3, r3, #3
 8005a5e:	617b      	str	r3, [r7, #20]
    uint32_t frac = volume_dL % 10;
 8005a60:	68fa      	ldr	r2, [r7, #12]
 8005a62:	4b0b      	ldr	r3, [pc, #44]	@ (8005a90 <format_volume+0x48>)
 8005a64:	fba3 1302 	umull	r1, r3, r3, r2
 8005a68:	08d9      	lsrs	r1, r3, #3
 8005a6a:	460b      	mov	r3, r1
 8005a6c:	009b      	lsls	r3, r3, #2
 8005a6e:	440b      	add	r3, r1
 8005a70:	005b      	lsls	r3, r3, #1
 8005a72:	1ad3      	subs	r3, r2, r3
 8005a74:	613b      	str	r3, [r7, #16]
    snprintf(buf, len, "%03lu.%01lu", (unsigned long)liters, (unsigned long)frac);
 8005a76:	693b      	ldr	r3, [r7, #16]
 8005a78:	9300      	str	r3, [sp, #0]
 8005a7a:	697b      	ldr	r3, [r7, #20]
 8005a7c:	4a05      	ldr	r2, [pc, #20]	@ (8005a94 <format_volume+0x4c>)
 8005a7e:	6879      	ldr	r1, [r7, #4]
 8005a80:	68b8      	ldr	r0, [r7, #8]
 8005a82:	f012 ff3b 	bl	80188fc <sniprintf>
}
 8005a86:	bf00      	nop
 8005a88:	3718      	adds	r7, #24
 8005a8a:	46bd      	mov	sp, r7
 8005a8c:	bd80      	pop	{r7, pc}
 8005a8e:	bf00      	nop
 8005a90:	cccccccd 	.word	0xcccccccd
 8005a94:	0801959c 	.word	0x0801959c

08005a98 <ui_get_fsm>:

static TransactionFSM* ui_get_fsm(UI_Context *ui)
{
 8005a98:	b480      	push	{r7}
 8005a9a:	b083      	sub	sp, #12
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	6078      	str	r0, [r7, #4]
    return (ui->active_pump_id == 1) ? ui->trk1_fsm : ui->trk2_fsm;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	7b5b      	ldrb	r3, [r3, #13]
 8005aa4:	2b01      	cmp	r3, #1
 8005aa6:	d102      	bne.n	8005aae <ui_get_fsm+0x16>
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	e001      	b.n	8005ab2 <ui_get_fsm+0x1a>
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	685b      	ldr	r3, [r3, #4]
}
 8005ab2:	4618      	mov	r0, r3
 8005ab4:	370c      	adds	r7, #12
 8005ab6:	46bd      	mov	sp, r7
 8005ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005abc:	4770      	bx	lr
	...

08005ac0 <ui_render_home>:

/* ========== HOME SCREEN ========== */
static void ui_render_home(UI_Context *ui)
{
 8005ac0:	b5b0      	push	{r4, r5, r7, lr}
 8005ac2:	b092      	sub	sp, #72	@ 0x48
 8005ac4:	af04      	add	r7, sp, #16
 8005ac6:	6078      	str	r0, [r7, #4]
    ui_clear();
 8005ac8:	f7ff ffa2 	bl	8005a10 <ui_clear>
    
    char line[17];
    uint8_t row = 0;
 8005acc:	2300      	movs	r3, #0
 8005ace:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    
    for (uint8_t i = 0; i < 2; i++) {
 8005ad2:	2300      	movs	r3, #0
 8005ad4:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 8005ad8:	e0d3      	b.n	8005c82 <ui_render_home+0x1c2>
        TransactionFSM *fsm = (i == 0) ? ui->trk1_fsm : ui->trk2_fsm;
 8005ada:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d102      	bne.n	8005ae8 <ui_render_home+0x28>
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	e001      	b.n	8005aec <ui_render_home+0x2c>
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	685b      	ldr	r3, [r3, #4]
 8005aec:	633b      	str	r3, [r7, #48]	@ 0x30
        if (!fsm) continue;
 8005aee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	f000 80c0 	beq.w	8005c76 <ui_render_home+0x1b6>
        
        uint8_t trk_id = i + 1;
 8005af6:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8005afa:	3301      	adds	r3, #1
 8005afc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        char sel = (ui->active_pump_id == trk_id) ? '>' : ' ';
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	7b5b      	ldrb	r3, [r3, #13]
 8005b04:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8005b08:	429a      	cmp	r2, r3
 8005b0a:	d101      	bne.n	8005b10 <ui_render_home+0x50>
 8005b0c:	233e      	movs	r3, #62	@ 0x3e
 8005b0e:	e000      	b.n	8005b12 <ui_render_home+0x52>
 8005b10:	2320      	movs	r3, #32
 8005b12:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
        char pause = ' ';
 8005b16:	2320      	movs	r3, #32
 8005b18:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
        char active = ' ';
 8005b1c:	2320      	movs	r3, #32
 8005b1e:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        
        TrxState state = TrxFSM_GetState(fsm);
 8005b22:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005b24:	f7ff ff41 	bl	80059aa <TrxFSM_GetState>
 8005b28:	4603      	mov	r3, r0
 8005b2a:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
        
        if (state == TRX_COMPLETE) {
 8005b2e:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8005b32:	2b05      	cmp	r3, #5
 8005b34:	d10d      	bne.n	8005b52 <ui_render_home+0x92>
            active = ui->blink_state ? '!' : ' ';
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d001      	beq.n	8005b44 <ui_render_home+0x84>
 8005b40:	2321      	movs	r3, #33	@ 0x21
 8005b42:	e000      	b.n	8005b46 <ui_render_home+0x86>
 8005b44:	2320      	movs	r3, #32
 8005b46:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
            pause = '*';
 8005b4a:	232a      	movs	r3, #42	@ 0x2a
 8005b4c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8005b50:	e011      	b.n	8005b76 <ui_render_home+0xb6>
        } else if (state == TRX_PAUSED) {
 8005b52:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8005b56:	2b04      	cmp	r3, #4
 8005b58:	d106      	bne.n	8005b68 <ui_render_home+0xa8>
            pause = 'P';
 8005b5a:	2350      	movs	r3, #80	@ 0x50
 8005b5c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
            active = '*';
 8005b60:	232a      	movs	r3, #42	@ 0x2a
 8005b62:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
 8005b66:	e006      	b.n	8005b76 <ui_render_home+0xb6>
        } else if (state >= TRX_ARMED) {
 8005b68:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8005b6c:	2b01      	cmp	r3, #1
 8005b6e:	d902      	bls.n	8005b76 <ui_render_home+0xb6>
            active = '*';
 8005b70:	232a      	movs	r3, #42	@ 0x2a
 8005b72:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }
        
        if (state != TRX_IDLE) {
 8005b76:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d063      	beq.n	8005c46 <ui_render_home+0x186>
            const PumpDevice *dev = PumpMgr_GetConst(fsm->mgr, trk_id);
 8005b7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b80:	685b      	ldr	r3, [r3, #4]
 8005b82:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8005b86:	4611      	mov	r1, r2
 8005b88:	4618      	mov	r0, r3
 8005b8a:	f7fc fc23 	bl	80023d4 <PumpMgr_GetConst>
 8005b8e:	62b8      	str	r0, [r7, #40]	@ 0x28
            uint16_t price = dev ? dev->price : 0;
 8005b90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d003      	beq.n	8005b9e <ui_render_home+0xde>
 8005b96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b98:	691b      	ldr	r3, [r3, #16]
 8005b9a:	b29b      	uxth	r3, r3
 8005b9c:	e000      	b.n	8005ba0 <ui_render_home+0xe0>
 8005b9e:	2300      	movs	r3, #0
 8005ba0:	84fb      	strh	r3, [r7, #38]	@ 0x26
            
            snprintf(line, sizeof(line), "%c%c%cTRK%u: P%04u", sel, pause, active, trk_id, price);
 8005ba2:	f897 502e 	ldrb.w	r5, [r7, #46]	@ 0x2e
 8005ba6:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8005baa:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 8005bae:	f897 102f 	ldrb.w	r1, [r7, #47]	@ 0x2f
 8005bb2:	8cf8      	ldrh	r0, [r7, #38]	@ 0x26
 8005bb4:	f107 0414 	add.w	r4, r7, #20
 8005bb8:	9003      	str	r0, [sp, #12]
 8005bba:	9102      	str	r1, [sp, #8]
 8005bbc:	9201      	str	r2, [sp, #4]
 8005bbe:	9300      	str	r3, [sp, #0]
 8005bc0:	462b      	mov	r3, r5
 8005bc2:	4a35      	ldr	r2, [pc, #212]	@ (8005c98 <ui_render_home+0x1d8>)
 8005bc4:	2111      	movs	r1, #17
 8005bc6:	4620      	mov	r0, r4
 8005bc8:	f012 fe98 	bl	80188fc <sniprintf>
            ui_line(row++, line);
 8005bcc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005bd0:	1c5a      	adds	r2, r3, #1
 8005bd2:	f887 2037 	strb.w	r2, [r7, #55]	@ 0x37
 8005bd6:	f107 0214 	add.w	r2, r7, #20
 8005bda:	4611      	mov	r1, r2
 8005bdc:	4618      	mov	r0, r3
 8005bde:	f7ff ff1e 	bl	8005a1e <ui_line>
            
            char vol_str[12];
            format_volume(TrxFSM_GetRealtimeVolume(fsm), vol_str, sizeof(vol_str));
 8005be2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005be4:	f7ff fef2 	bl	80059cc <TrxFSM_GetRealtimeVolume>
 8005be8:	f107 0308 	add.w	r3, r7, #8
 8005bec:	220c      	movs	r2, #12
 8005bee:	4619      	mov	r1, r3
 8005bf0:	f7ff ff2a 	bl	8005a48 <format_volume>
            snprintf(line, sizeof(line), "  L: %s", vol_str);
 8005bf4:	f107 0308 	add.w	r3, r7, #8
 8005bf8:	f107 0014 	add.w	r0, r7, #20
 8005bfc:	4a27      	ldr	r2, [pc, #156]	@ (8005c9c <ui_render_home+0x1dc>)
 8005bfe:	2111      	movs	r1, #17
 8005c00:	f012 fe7c 	bl	80188fc <sniprintf>
            ui_line(row++, line);
 8005c04:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005c08:	1c5a      	adds	r2, r3, #1
 8005c0a:	f887 2037 	strb.w	r2, [r7, #55]	@ 0x37
 8005c0e:	f107 0214 	add.w	r2, r7, #20
 8005c12:	4611      	mov	r1, r2
 8005c14:	4618      	mov	r0, r3
 8005c16:	f7ff ff02 	bl	8005a1e <ui_line>
            
            snprintf(line, sizeof(line), "  P: %06lu", (unsigned long)TrxFSM_GetRealtimeMoney(fsm));
 8005c1a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005c1c:	f7ff fee7 	bl	80059ee <TrxFSM_GetRealtimeMoney>
 8005c20:	4603      	mov	r3, r0
 8005c22:	f107 0014 	add.w	r0, r7, #20
 8005c26:	4a1e      	ldr	r2, [pc, #120]	@ (8005ca0 <ui_render_home+0x1e0>)
 8005c28:	2111      	movs	r1, #17
 8005c2a:	f012 fe67 	bl	80188fc <sniprintf>
            ui_line(row++, line);
 8005c2e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005c32:	1c5a      	adds	r2, r3, #1
 8005c34:	f887 2037 	strb.w	r2, [r7, #55]	@ 0x37
 8005c38:	f107 0214 	add.w	r2, r7, #20
 8005c3c:	4611      	mov	r1, r2
 8005c3e:	4618      	mov	r0, r3
 8005c40:	f7ff feed 	bl	8005a1e <ui_line>
 8005c44:	e018      	b.n	8005c78 <ui_render_home+0x1b8>
        } else {
            snprintf(line, sizeof(line), "%cTRK%u", sel, trk_id);
 8005c46:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8005c4a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005c4e:	f107 0014 	add.w	r0, r7, #20
 8005c52:	9300      	str	r3, [sp, #0]
 8005c54:	4613      	mov	r3, r2
 8005c56:	4a13      	ldr	r2, [pc, #76]	@ (8005ca4 <ui_render_home+0x1e4>)
 8005c58:	2111      	movs	r1, #17
 8005c5a:	f012 fe4f 	bl	80188fc <sniprintf>
            ui_line(row++, line);
 8005c5e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005c62:	1c5a      	adds	r2, r3, #1
 8005c64:	f887 2037 	strb.w	r2, [r7, #55]	@ 0x37
 8005c68:	f107 0214 	add.w	r2, r7, #20
 8005c6c:	4611      	mov	r1, r2
 8005c6e:	4618      	mov	r0, r3
 8005c70:	f7ff fed5 	bl	8005a1e <ui_line>
 8005c74:	e000      	b.n	8005c78 <ui_render_home+0x1b8>
        if (!fsm) continue;
 8005c76:	bf00      	nop
    for (uint8_t i = 0; i < 2; i++) {
 8005c78:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8005c7c:	3301      	adds	r3, #1
 8005c7e:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 8005c82:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8005c86:	2b01      	cmp	r3, #1
 8005c88:	f67f af27 	bls.w	8005ada <ui_render_home+0x1a>
        }
    }
    
    SSD1309_UpdateScreen();
 8005c8c:	f7fe fe0a 	bl	80048a4 <SSD1309_UpdateScreen>
}
 8005c90:	bf00      	nop
 8005c92:	3738      	adds	r7, #56	@ 0x38
 8005c94:	46bd      	mov	sp, r7
 8005c96:	bdb0      	pop	{r4, r5, r7, pc}
 8005c98:	080195a8 	.word	0x080195a8
 8005c9c:	080195bc 	.word	0x080195bc
 8005ca0:	080195c4 	.word	0x080195c4
 8005ca4:	080195d0 	.word	0x080195d0

08005ca8 <ui_handle_home>:

static bool ui_handle_home(UI_Context *ui, char key)
{
 8005ca8:	b580      	push	{r7, lr}
 8005caa:	b08a      	sub	sp, #40	@ 0x28
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	6078      	str	r0, [r7, #4]
 8005cb0:	460b      	mov	r3, r1
 8005cb2:	70fb      	strb	r3, [r7, #3]
    if (key == KEY_TIM) {
 8005cb4:	78fb      	ldrb	r3, [r7, #3]
 8005cb6:	2b42      	cmp	r3, #66	@ 0x42
 8005cb8:	d104      	bne.n	8005cc4 <ui_handle_home+0x1c>
        ui->active_pump_id = 1;
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	2201      	movs	r2, #1
 8005cbe:	735a      	strb	r2, [r3, #13]
        return true;
 8005cc0:	2301      	movs	r3, #1
 8005cc2:	e0a1      	b.n	8005e08 <ui_handle_home+0x160>
    }
    else if (key == KEY_SEL) {
 8005cc4:	78fb      	ldrb	r3, [r7, #3]
 8005cc6:	2b43      	cmp	r3, #67	@ 0x43
 8005cc8:	d104      	bne.n	8005cd4 <ui_handle_home+0x2c>
        ui->active_pump_id = 2;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	2202      	movs	r2, #2
 8005cce:	735a      	strb	r2, [r3, #13]
        return true;
 8005cd0:	2301      	movs	r3, #1
 8005cd2:	e099      	b.n	8005e08 <ui_handle_home+0x160>
    }
    else if (key == KEY_PRI) {
 8005cd4:	78fb      	ldrb	r3, [r7, #3]
 8005cd6:	2b44      	cmp	r3, #68	@ 0x44
 8005cd8:	d107      	bne.n	8005cea <ui_handle_home+0x42>
        ui->selected_mode = 0;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	2200      	movs	r2, #0
 8005cde:	75da      	strb	r2, [r3, #23]
        ui->screen = UI_SCREEN_SELECT_MODE;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	2201      	movs	r2, #1
 8005ce4:	731a      	strb	r2, [r3, #12]
        return true;
 8005ce6:	2301      	movs	r3, #1
 8005ce8:	e08e      	b.n	8005e08 <ui_handle_home+0x160>
    }
    else if (key == KEY_TOT) {
 8005cea:	78fb      	ldrb	r3, [r7, #3]
 8005cec:	2b41      	cmp	r3, #65	@ 0x41
 8005cee:	d14e      	bne.n	8005d8e <ui_handle_home+0xe6>
        ui->screen = UI_SCREEN_TOTALIZER;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	2204      	movs	r2, #4
 8005cf4:	731a      	strb	r2, [r3, #12]
        
        /* Request totalizers */
        if (ui->trk1_fsm && ui->trk1_fsm->gkl) {
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d020      	beq.n	8005d40 <ui_handle_home+0x98>
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	689b      	ldr	r3, [r3, #8]
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d01b      	beq.n	8005d40 <ui_handle_home+0x98>
            GKL_Link *gkl = &ui->trk1_fsm->gkl->link;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	689b      	ldr	r3, [r3, #8]
 8005d0e:	61bb      	str	r3, [r7, #24]
            const PumpDevice *dev = PumpMgr_GetConst(ui->trk1_fsm->mgr, 1);
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	685b      	ldr	r3, [r3, #4]
 8005d16:	2101      	movs	r1, #1
 8005d18:	4618      	mov	r0, r3
 8005d1a:	f7fc fb5b 	bl	80023d4 <PumpMgr_GetConst>
 8005d1e:	6178      	str	r0, [r7, #20]
            if (dev && gkl->state == GKL_STATE_IDLE) {
 8005d20:	697b      	ldr	r3, [r7, #20]
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d00c      	beq.n	8005d40 <ui_handle_home+0x98>
 8005d26:	69bb      	ldr	r3, [r7, #24]
 8005d28:	791b      	ldrb	r3, [r3, #4]
 8005d2a:	b2db      	uxtb	r3, r3
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d107      	bne.n	8005d40 <ui_handle_home+0x98>
                PumpTrans_ReadTotalizer(gkl, dev->ctrl_addr, dev->slave_addr, 0);
 8005d30:	697b      	ldr	r3, [r7, #20]
 8005d32:	7b19      	ldrb	r1, [r3, #12]
 8005d34:	697b      	ldr	r3, [r7, #20]
 8005d36:	7b5a      	ldrb	r2, [r3, #13]
 8005d38:	2300      	movs	r3, #0
 8005d3a:	69b8      	ldr	r0, [r7, #24]
 8005d3c:	f7fe f827 	bl	8003d8e <PumpTrans_ReadTotalizer>
            }
        }
        if (ui->trk2_fsm && ui->trk2_fsm->gkl) {
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	685b      	ldr	r3, [r3, #4]
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d020      	beq.n	8005d8a <ui_handle_home+0xe2>
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	685b      	ldr	r3, [r3, #4]
 8005d4c:	689b      	ldr	r3, [r3, #8]
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d01b      	beq.n	8005d8a <ui_handle_home+0xe2>
            GKL_Link *gkl = &ui->trk2_fsm->gkl->link;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	685b      	ldr	r3, [r3, #4]
 8005d56:	689b      	ldr	r3, [r3, #8]
 8005d58:	613b      	str	r3, [r7, #16]
            const PumpDevice *dev = PumpMgr_GetConst(ui->trk2_fsm->mgr, 2);
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	685b      	ldr	r3, [r3, #4]
 8005d5e:	685b      	ldr	r3, [r3, #4]
 8005d60:	2102      	movs	r1, #2
 8005d62:	4618      	mov	r0, r3
 8005d64:	f7fc fb36 	bl	80023d4 <PumpMgr_GetConst>
 8005d68:	60f8      	str	r0, [r7, #12]
            if (dev && gkl->state == GKL_STATE_IDLE) {
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d00c      	beq.n	8005d8a <ui_handle_home+0xe2>
 8005d70:	693b      	ldr	r3, [r7, #16]
 8005d72:	791b      	ldrb	r3, [r3, #4]
 8005d74:	b2db      	uxtb	r3, r3
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d107      	bne.n	8005d8a <ui_handle_home+0xe2>
                PumpTrans_ReadTotalizer(gkl, dev->ctrl_addr, dev->slave_addr, 0);
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	7b19      	ldrb	r1, [r3, #12]
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	7b5a      	ldrb	r2, [r3, #13]
 8005d82:	2300      	movs	r3, #0
 8005d84:	6938      	ldr	r0, [r7, #16]
 8005d86:	f7fe f802 	bl	8003d8e <PumpTrans_ReadTotalizer>
            }
        }
        return true;
 8005d8a:	2301      	movs	r3, #1
 8005d8c:	e03c      	b.n	8005e08 <ui_handle_home+0x160>
    }
    else if (key == KEY_RES) {
 8005d8e:	78fb      	ldrb	r3, [r7, #3]
 8005d90:	2b45      	cmp	r3, #69	@ 0x45
 8005d92:	d123      	bne.n	8005ddc <ui_handle_home+0x134>
        TransactionFSM *fsm = ui_get_fsm(ui);
 8005d94:	6878      	ldr	r0, [r7, #4]
 8005d96:	f7ff fe7f 	bl	8005a98 <ui_get_fsm>
 8005d9a:	6238      	str	r0, [r7, #32]
        if (fsm) {
 8005d9c:	6a3b      	ldr	r3, [r7, #32]
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d01a      	beq.n	8005dd8 <ui_handle_home+0x130>
            TrxState state = TrxFSM_GetState(fsm);
 8005da2:	6a38      	ldr	r0, [r7, #32]
 8005da4:	f7ff fe01 	bl	80059aa <TrxFSM_GetState>
 8005da8:	4603      	mov	r3, r0
 8005daa:	77fb      	strb	r3, [r7, #31]
            if (state == TRX_DISPENSING) {
 8005dac:	7ffb      	ldrb	r3, [r7, #31]
 8005dae:	2b03      	cmp	r3, #3
 8005db0:	d103      	bne.n	8005dba <ui_handle_home+0x112>
                TrxFSM_Pause(fsm);
 8005db2:	6a38      	ldr	r0, [r7, #32]
 8005db4:	f7ff fd26 	bl	8005804 <TrxFSM_Pause>
 8005db8:	e00e      	b.n	8005dd8 <ui_handle_home+0x130>
            }
            else if (state == TRX_PAUSED || state == TRX_COMPLETE || 
 8005dba:	7ffb      	ldrb	r3, [r7, #31]
 8005dbc:	2b04      	cmp	r3, #4
 8005dbe:	d008      	beq.n	8005dd2 <ui_handle_home+0x12a>
 8005dc0:	7ffb      	ldrb	r3, [r7, #31]
 8005dc2:	2b05      	cmp	r3, #5
 8005dc4:	d005      	beq.n	8005dd2 <ui_handle_home+0x12a>
 8005dc6:	7ffb      	ldrb	r3, [r7, #31]
 8005dc8:	2b02      	cmp	r3, #2
 8005dca:	d002      	beq.n	8005dd2 <ui_handle_home+0x12a>
                     state == TRX_ARMED || state == TRX_PRESET_SENT) {
 8005dcc:	7ffb      	ldrb	r3, [r7, #31]
 8005dce:	2b01      	cmp	r3, #1
 8005dd0:	d102      	bne.n	8005dd8 <ui_handle_home+0x130>
                TrxFSM_Cancel(fsm);
 8005dd2:	6a38      	ldr	r0, [r7, #32]
 8005dd4:	f7ff fd92 	bl	80058fc <TrxFSM_Cancel>
            }
        }
        return true;
 8005dd8:	2301      	movs	r3, #1
 8005dda:	e015      	b.n	8005e08 <ui_handle_home+0x160>
    }
    else if (key == KEY_OK) {
 8005ddc:	78fb      	ldrb	r3, [r7, #3]
 8005dde:	2b4b      	cmp	r3, #75	@ 0x4b
 8005de0:	d111      	bne.n	8005e06 <ui_handle_home+0x15e>
        TransactionFSM *fsm = ui_get_fsm(ui);
 8005de2:	6878      	ldr	r0, [r7, #4]
 8005de4:	f7ff fe58 	bl	8005a98 <ui_get_fsm>
 8005de8:	6278      	str	r0, [r7, #36]	@ 0x24
        if (fsm && TrxFSM_GetState(fsm) == TRX_PAUSED) {
 8005dea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d008      	beq.n	8005e02 <ui_handle_home+0x15a>
 8005df0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005df2:	f7ff fdda 	bl	80059aa <TrxFSM_GetState>
 8005df6:	4603      	mov	r3, r0
 8005df8:	2b04      	cmp	r3, #4
 8005dfa:	d102      	bne.n	8005e02 <ui_handle_home+0x15a>
            TrxFSM_Resume(fsm);
 8005dfc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005dfe:	f7ff fd3f 	bl	8005880 <TrxFSM_Resume>
        }
        return true;
 8005e02:	2301      	movs	r3, #1
 8005e04:	e000      	b.n	8005e08 <ui_handle_home+0x160>
    }
    return false;
 8005e06:	2300      	movs	r3, #0
}
 8005e08:	4618      	mov	r0, r3
 8005e0a:	3728      	adds	r7, #40	@ 0x28
 8005e0c:	46bd      	mov	sp, r7
 8005e0e:	bd80      	pop	{r7, pc}

08005e10 <ui_render_select_mode>:

/* ========== SELECT MODE ========== */
static void ui_render_select_mode(UI_Context *ui)
{
 8005e10:	b580      	push	{r7, lr}
 8005e12:	b088      	sub	sp, #32
 8005e14:	af00      	add	r7, sp, #0
 8005e16:	6078      	str	r0, [r7, #4]
    ui_clear();
 8005e18:	f7ff fdfa 	bl	8005a10 <ui_clear>
    
    char line[17];
    snprintf(line, sizeof(line), "TRK%u: MODE", ui->active_pump_id);
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	7b5b      	ldrb	r3, [r3, #13]
 8005e20:	f107 000c 	add.w	r0, r7, #12
 8005e24:	4a1e      	ldr	r2, [pc, #120]	@ (8005ea0 <ui_render_select_mode+0x90>)
 8005e26:	2111      	movs	r1, #17
 8005e28:	f012 fd68 	bl	80188fc <sniprintf>
    ui_line(0, line);
 8005e2c:	f107 030c 	add.w	r3, r7, #12
 8005e30:	4619      	mov	r1, r3
 8005e32:	2000      	movs	r0, #0
 8005e34:	f7ff fdf3 	bl	8005a1e <ui_line>
    ui_line(1, "");
 8005e38:	491a      	ldr	r1, [pc, #104]	@ (8005ea4 <ui_render_select_mode+0x94>)
 8005e3a:	2001      	movs	r0, #1
 8005e3c:	f7ff fdef 	bl	8005a1e <ui_line>
    ui_line(2, (ui->selected_mode == 0) ? ">L: LITERS" : " L: LITERS");
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	7ddb      	ldrb	r3, [r3, #23]
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d101      	bne.n	8005e4c <ui_render_select_mode+0x3c>
 8005e48:	4b17      	ldr	r3, [pc, #92]	@ (8005ea8 <ui_render_select_mode+0x98>)
 8005e4a:	e000      	b.n	8005e4e <ui_render_select_mode+0x3e>
 8005e4c:	4b17      	ldr	r3, [pc, #92]	@ (8005eac <ui_render_select_mode+0x9c>)
 8005e4e:	4619      	mov	r1, r3
 8005e50:	2002      	movs	r0, #2
 8005e52:	f7ff fde4 	bl	8005a1e <ui_line>
    ui_line(3, (ui->selected_mode == 1) ? ">P: MONEY"  : " P: MONEY");
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	7ddb      	ldrb	r3, [r3, #23]
 8005e5a:	2b01      	cmp	r3, #1
 8005e5c:	d101      	bne.n	8005e62 <ui_render_select_mode+0x52>
 8005e5e:	4b14      	ldr	r3, [pc, #80]	@ (8005eb0 <ui_render_select_mode+0xa0>)
 8005e60:	e000      	b.n	8005e64 <ui_render_select_mode+0x54>
 8005e62:	4b14      	ldr	r3, [pc, #80]	@ (8005eb4 <ui_render_select_mode+0xa4>)
 8005e64:	4619      	mov	r1, r3
 8005e66:	2003      	movs	r0, #3
 8005e68:	f7ff fdd9 	bl	8005a1e <ui_line>
    ui_line(4, (ui->selected_mode == 2) ? ">F: FULL"   : " F: FULL");
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	7ddb      	ldrb	r3, [r3, #23]
 8005e70:	2b02      	cmp	r3, #2
 8005e72:	d101      	bne.n	8005e78 <ui_render_select_mode+0x68>
 8005e74:	4b10      	ldr	r3, [pc, #64]	@ (8005eb8 <ui_render_select_mode+0xa8>)
 8005e76:	e000      	b.n	8005e7a <ui_render_select_mode+0x6a>
 8005e78:	4b10      	ldr	r3, [pc, #64]	@ (8005ebc <ui_render_select_mode+0xac>)
 8005e7a:	4619      	mov	r1, r3
 8005e7c:	2004      	movs	r0, #4
 8005e7e:	f7ff fdce 	bl	8005a1e <ui_line>
    ui_line(6, "SEL:next");
 8005e82:	490f      	ldr	r1, [pc, #60]	@ (8005ec0 <ui_render_select_mode+0xb0>)
 8005e84:	2006      	movs	r0, #6
 8005e86:	f7ff fdca 	bl	8005a1e <ui_line>
    ui_line(7, "OK:ok ESC:back");
 8005e8a:	490e      	ldr	r1, [pc, #56]	@ (8005ec4 <ui_render_select_mode+0xb4>)
 8005e8c:	2007      	movs	r0, #7
 8005e8e:	f7ff fdc6 	bl	8005a1e <ui_line>
    
    SSD1309_UpdateScreen();
 8005e92:	f7fe fd07 	bl	80048a4 <SSD1309_UpdateScreen>
}
 8005e96:	bf00      	nop
 8005e98:	3720      	adds	r7, #32
 8005e9a:	46bd      	mov	sp, r7
 8005e9c:	bd80      	pop	{r7, pc}
 8005e9e:	bf00      	nop
 8005ea0:	080195d8 	.word	0x080195d8
 8005ea4:	080195e4 	.word	0x080195e4
 8005ea8:	080195e8 	.word	0x080195e8
 8005eac:	080195f4 	.word	0x080195f4
 8005eb0:	08019600 	.word	0x08019600
 8005eb4:	0801960c 	.word	0x0801960c
 8005eb8:	08019618 	.word	0x08019618
 8005ebc:	08019624 	.word	0x08019624
 8005ec0:	08019630 	.word	0x08019630
 8005ec4:	0801963c 	.word	0x0801963c

08005ec8 <ui_handle_select_mode>:

static bool ui_handle_select_mode(UI_Context *ui, char key)
{
 8005ec8:	b580      	push	{r7, lr}
 8005eca:	b086      	sub	sp, #24
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	6078      	str	r0, [r7, #4]
 8005ed0:	460b      	mov	r3, r1
 8005ed2:	70fb      	strb	r3, [r7, #3]
    if (key == KEY_SEL || key == KEY_PRI) {
 8005ed4:	78fb      	ldrb	r3, [r7, #3]
 8005ed6:	2b43      	cmp	r3, #67	@ 0x43
 8005ed8:	d002      	beq.n	8005ee0 <ui_handle_select_mode+0x18>
 8005eda:	78fb      	ldrb	r3, [r7, #3]
 8005edc:	2b44      	cmp	r3, #68	@ 0x44
 8005ede:	d110      	bne.n	8005f02 <ui_handle_select_mode+0x3a>
        ui->selected_mode = (ui->selected_mode + 1) % 3;
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	7ddb      	ldrb	r3, [r3, #23]
 8005ee4:	1c5a      	adds	r2, r3, #1
 8005ee6:	4b32      	ldr	r3, [pc, #200]	@ (8005fb0 <ui_handle_select_mode+0xe8>)
 8005ee8:	fb83 3102 	smull	r3, r1, r3, r2
 8005eec:	17d3      	asrs	r3, r2, #31
 8005eee:	1ac9      	subs	r1, r1, r3
 8005ef0:	460b      	mov	r3, r1
 8005ef2:	005b      	lsls	r3, r3, #1
 8005ef4:	440b      	add	r3, r1
 8005ef6:	1ad1      	subs	r1, r2, r3
 8005ef8:	b2ca      	uxtb	r2, r1
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	75da      	strb	r2, [r3, #23]
        return true;
 8005efe:	2301      	movs	r3, #1
 8005f00:	e051      	b.n	8005fa6 <ui_handle_select_mode+0xde>
    }
    else if (key == KEY_OK) {
 8005f02:	78fb      	ldrb	r3, [r7, #3]
 8005f04:	2b4b      	cmp	r3, #75	@ 0x4b
 8005f06:	d145      	bne.n	8005f94 <ui_handle_select_mode+0xcc>
        if (ui->selected_mode == 0) {
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	7ddb      	ldrb	r3, [r3, #23]
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d10d      	bne.n	8005f2c <ui_handle_select_mode+0x64>
            ui->screen = UI_SCREEN_PRESET_VOLUME;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2202      	movs	r2, #2
 8005f14:	731a      	strb	r2, [r3, #12]
            ui->edit_len = 0;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	2200      	movs	r2, #0
 8005f1a:	759a      	strb	r2, [r3, #22]
            memset(ui->edit_buf, 0, sizeof(ui->edit_buf));
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	330e      	adds	r3, #14
 8005f20:	2208      	movs	r2, #8
 8005f22:	2100      	movs	r1, #0
 8005f24:	4618      	mov	r0, r3
 8005f26:	f012 fd41 	bl	80189ac <memset>
 8005f2a:	e031      	b.n	8005f90 <ui_handle_select_mode+0xc8>
        } else if (ui->selected_mode == 1) {
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	7ddb      	ldrb	r3, [r3, #23]
 8005f30:	2b01      	cmp	r3, #1
 8005f32:	d10d      	bne.n	8005f50 <ui_handle_select_mode+0x88>
            ui->screen = UI_SCREEN_PRESET_MONEY;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	2203      	movs	r2, #3
 8005f38:	731a      	strb	r2, [r3, #12]
            ui->edit_len = 0;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	759a      	strb	r2, [r3, #22]
            memset(ui->edit_buf, 0, sizeof(ui->edit_buf));
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	330e      	adds	r3, #14
 8005f44:	2208      	movs	r2, #8
 8005f46:	2100      	movs	r1, #0
 8005f48:	4618      	mov	r0, r3
 8005f4a:	f012 fd2f 	bl	80189ac <memset>
 8005f4e:	e01f      	b.n	8005f90 <ui_handle_select_mode+0xc8>
        } else {
            /* Full tank */
            TransactionFSM *fsm = ui_get_fsm(ui);
 8005f50:	6878      	ldr	r0, [r7, #4]
 8005f52:	f7ff fda1 	bl	8005a98 <ui_get_fsm>
 8005f56:	6178      	str	r0, [r7, #20]
            if (fsm) {
 8005f58:	697b      	ldr	r3, [r7, #20]
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d015      	beq.n	8005f8a <ui_handle_select_mode+0xc2>
                const PumpDevice *dev = PumpMgr_GetConst(fsm->mgr, fsm->pump_id);
 8005f5e:	697b      	ldr	r3, [r7, #20]
 8005f60:	685a      	ldr	r2, [r3, #4]
 8005f62:	697b      	ldr	r3, [r7, #20]
 8005f64:	781b      	ldrb	r3, [r3, #0]
 8005f66:	4619      	mov	r1, r3
 8005f68:	4610      	mov	r0, r2
 8005f6a:	f7fc fa33 	bl	80023d4 <PumpMgr_GetConst>
 8005f6e:	6138      	str	r0, [r7, #16]
                if (dev) {
 8005f70:	693b      	ldr	r3, [r7, #16]
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d009      	beq.n	8005f8a <ui_handle_select_mode+0xc2>
                    uint32_t max_volume_dL = (999999UL * 10UL) / dev->price;
 8005f76:	693b      	ldr	r3, [r7, #16]
 8005f78:	691b      	ldr	r3, [r3, #16]
 8005f7a:	4a0e      	ldr	r2, [pc, #56]	@ (8005fb4 <ui_handle_select_mode+0xec>)
 8005f7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f80:	60fb      	str	r3, [r7, #12]
                    TrxFSM_StartVolume(fsm, max_volume_dL);
 8005f82:	68f9      	ldr	r1, [r7, #12]
 8005f84:	6978      	ldr	r0, [r7, #20]
 8005f86:	f7ff fb97 	bl	80056b8 <TrxFSM_StartVolume>
                }
            }
            ui->screen = UI_SCREEN_HOME;
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	2200      	movs	r2, #0
 8005f8e:	731a      	strb	r2, [r3, #12]
        }
        return true;
 8005f90:	2301      	movs	r3, #1
 8005f92:	e008      	b.n	8005fa6 <ui_handle_select_mode+0xde>
    }
    else if (key == KEY_ESC) {
 8005f94:	78fb      	ldrb	r3, [r7, #3]
 8005f96:	2b46      	cmp	r3, #70	@ 0x46
 8005f98:	d104      	bne.n	8005fa4 <ui_handle_select_mode+0xdc>
        ui->screen = UI_SCREEN_HOME;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	2200      	movs	r2, #0
 8005f9e:	731a      	strb	r2, [r3, #12]
        return true;
 8005fa0:	2301      	movs	r3, #1
 8005fa2:	e000      	b.n	8005fa6 <ui_handle_select_mode+0xde>
    }
    return false;
 8005fa4:	2300      	movs	r3, #0
}
 8005fa6:	4618      	mov	r0, r3
 8005fa8:	3718      	adds	r7, #24
 8005faa:	46bd      	mov	sp, r7
 8005fac:	bd80      	pop	{r7, pc}
 8005fae:	bf00      	nop
 8005fb0:	55555556 	.word	0x55555556
 8005fb4:	00989676 	.word	0x00989676

08005fb8 <ui_render_preset_volume>:

/* ========== PRESET VOLUME ========== */
static void ui_render_preset_volume(UI_Context *ui)
{
 8005fb8:	b580      	push	{r7, lr}
 8005fba:	b08a      	sub	sp, #40	@ 0x28
 8005fbc:	af00      	add	r7, sp, #0
 8005fbe:	6078      	str	r0, [r7, #4]
    ui_clear();
 8005fc0:	f7ff fd26 	bl	8005a10 <ui_clear>
    
    char line[17];
    snprintf(line, sizeof(line), "TRK%u: VOLUME", ui->active_pump_id);
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	7b5b      	ldrb	r3, [r3, #13]
 8005fc8:	f107 0014 	add.w	r0, r7, #20
 8005fcc:	4a21      	ldr	r2, [pc, #132]	@ (8006054 <ui_render_preset_volume+0x9c>)
 8005fce:	2111      	movs	r1, #17
 8005fd0:	f012 fc94 	bl	80188fc <sniprintf>
    ui_line(0, line);
 8005fd4:	f107 0314 	add.w	r3, r7, #20
 8005fd8:	4619      	mov	r1, r3
 8005fda:	2000      	movs	r0, #0
 8005fdc:	f7ff fd1f 	bl	8005a1e <ui_line>
    ui_line(1, "");
 8005fe0:	491d      	ldr	r1, [pc, #116]	@ (8006058 <ui_render_preset_volume+0xa0>)
 8005fe2:	2001      	movs	r0, #1
 8005fe4:	f7ff fd1b 	bl	8005a1e <ui_line>
    
    char vol_str[8] = "0";
 8005fe8:	2330      	movs	r3, #48	@ 0x30
 8005fea:	60fb      	str	r3, [r7, #12]
 8005fec:	2300      	movs	r3, #0
 8005fee:	613b      	str	r3, [r7, #16]
    if (ui->edit_len > 0) {
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	7d9b      	ldrb	r3, [r3, #22]
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d011      	beq.n	800601c <ui_render_preset_volume+0x64>
        strncpy(vol_str, ui->edit_buf, ui->edit_len);
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	f103 010e 	add.w	r1, r3, #14
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	7d9b      	ldrb	r3, [r3, #22]
 8006002:	461a      	mov	r2, r3
 8006004:	f107 030c 	add.w	r3, r7, #12
 8006008:	4618      	mov	r0, r3
 800600a:	f012 fcd7 	bl	80189bc <strncpy>
        vol_str[ui->edit_len] = '\0';
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	7d9b      	ldrb	r3, [r3, #22]
 8006012:	3328      	adds	r3, #40	@ 0x28
 8006014:	443b      	add	r3, r7
 8006016:	2200      	movs	r2, #0
 8006018:	f803 2c1c 	strb.w	r2, [r3, #-28]
    }
    
    snprintf(line, sizeof(line), "L: %s", vol_str);
 800601c:	f107 030c 	add.w	r3, r7, #12
 8006020:	f107 0014 	add.w	r0, r7, #20
 8006024:	4a0d      	ldr	r2, [pc, #52]	@ (800605c <ui_render_preset_volume+0xa4>)
 8006026:	2111      	movs	r1, #17
 8006028:	f012 fc68 	bl	80188fc <sniprintf>
    ui_line(3, line);
 800602c:	f107 0314 	add.w	r3, r7, #20
 8006030:	4619      	mov	r1, r3
 8006032:	2003      	movs	r0, #3
 8006034:	f7ff fcf3 	bl	8005a1e <ui_line>
    ui_line(6, "0-9,.:digit");
 8006038:	4909      	ldr	r1, [pc, #36]	@ (8006060 <ui_render_preset_volume+0xa8>)
 800603a:	2006      	movs	r0, #6
 800603c:	f7ff fcef 	bl	8005a1e <ui_line>
    ui_line(7, "OK:start RES:clr");
 8006040:	4908      	ldr	r1, [pc, #32]	@ (8006064 <ui_render_preset_volume+0xac>)
 8006042:	2007      	movs	r0, #7
 8006044:	f7ff fceb 	bl	8005a1e <ui_line>
    
    SSD1309_UpdateScreen();
 8006048:	f7fe fc2c 	bl	80048a4 <SSD1309_UpdateScreen>
}
 800604c:	bf00      	nop
 800604e:	3728      	adds	r7, #40	@ 0x28
 8006050:	46bd      	mov	sp, r7
 8006052:	bd80      	pop	{r7, pc}
 8006054:	0801964c 	.word	0x0801964c
 8006058:	080195e4 	.word	0x080195e4
 800605c:	0801965c 	.word	0x0801965c
 8006060:	08019664 	.word	0x08019664
 8006064:	08019670 	.word	0x08019670

08006068 <ui_handle_preset_volume>:

static bool ui_handle_preset_volume(UI_Context *ui, char key)
{
 8006068:	b580      	push	{r7, lr}
 800606a:	b088      	sub	sp, #32
 800606c:	af00      	add	r7, sp, #0
 800606e:	6078      	str	r0, [r7, #4]
 8006070:	460b      	mov	r3, r1
 8006072:	70fb      	strb	r3, [r7, #3]
    if (key >= '0' && key <= '9') {
 8006074:	78fb      	ldrb	r3, [r7, #3]
 8006076:	2b2f      	cmp	r3, #47	@ 0x2f
 8006078:	d91a      	bls.n	80060b0 <ui_handle_preset_volume+0x48>
 800607a:	78fb      	ldrb	r3, [r7, #3]
 800607c:	2b39      	cmp	r3, #57	@ 0x39
 800607e:	d817      	bhi.n	80060b0 <ui_handle_preset_volume+0x48>
        if (ui->edit_len < 6) {
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	7d9b      	ldrb	r3, [r3, #22]
 8006084:	2b05      	cmp	r3, #5
 8006086:	d811      	bhi.n	80060ac <ui_handle_preset_volume+0x44>
            ui->edit_buf[ui->edit_len++] = key;
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	7d9b      	ldrb	r3, [r3, #22]
 800608c:	1c5a      	adds	r2, r3, #1
 800608e:	b2d1      	uxtb	r1, r2
 8006090:	687a      	ldr	r2, [r7, #4]
 8006092:	7591      	strb	r1, [r2, #22]
 8006094:	461a      	mov	r2, r3
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	4413      	add	r3, r2
 800609a:	78fa      	ldrb	r2, [r7, #3]
 800609c:	739a      	strb	r2, [r3, #14]
            ui->edit_buf[ui->edit_len] = '\0';
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	7d9b      	ldrb	r3, [r3, #22]
 80060a2:	461a      	mov	r2, r3
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	4413      	add	r3, r2
 80060a8:	2200      	movs	r2, #0
 80060aa:	739a      	strb	r2, [r3, #14]
        }
        return true;
 80060ac:	2301      	movs	r3, #1
 80060ae:	e0b7      	b.n	8006220 <ui_handle_preset_volume+0x1b8>
    }
    else if (key == '.') {
 80060b0:	78fb      	ldrb	r3, [r7, #3]
 80060b2:	2b2e      	cmp	r3, #46	@ 0x2e
 80060b4:	d133      	bne.n	800611e <ui_handle_preset_volume+0xb6>
        if (ui->edit_len < 6) {
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	7d9b      	ldrb	r3, [r3, #22]
 80060ba:	2b05      	cmp	r3, #5
 80060bc:	d82d      	bhi.n	800611a <ui_handle_preset_volume+0xb2>
            bool has_dot = false;
 80060be:	2300      	movs	r3, #0
 80060c0:	77fb      	strb	r3, [r7, #31]
            for (uint8_t i = 0; i < ui->edit_len; i++) {
 80060c2:	2300      	movs	r3, #0
 80060c4:	77bb      	strb	r3, [r7, #30]
 80060c6:	e00b      	b.n	80060e0 <ui_handle_preset_volume+0x78>
                if (ui->edit_buf[i] == '.') { has_dot = true; break; }
 80060c8:	7fbb      	ldrb	r3, [r7, #30]
 80060ca:	687a      	ldr	r2, [r7, #4]
 80060cc:	4413      	add	r3, r2
 80060ce:	7b9b      	ldrb	r3, [r3, #14]
 80060d0:	2b2e      	cmp	r3, #46	@ 0x2e
 80060d2:	d102      	bne.n	80060da <ui_handle_preset_volume+0x72>
 80060d4:	2301      	movs	r3, #1
 80060d6:	77fb      	strb	r3, [r7, #31]
 80060d8:	e007      	b.n	80060ea <ui_handle_preset_volume+0x82>
            for (uint8_t i = 0; i < ui->edit_len; i++) {
 80060da:	7fbb      	ldrb	r3, [r7, #30]
 80060dc:	3301      	adds	r3, #1
 80060de:	77bb      	strb	r3, [r7, #30]
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	7d9b      	ldrb	r3, [r3, #22]
 80060e4:	7fba      	ldrb	r2, [r7, #30]
 80060e6:	429a      	cmp	r2, r3
 80060e8:	d3ee      	bcc.n	80060c8 <ui_handle_preset_volume+0x60>
            }
            if (!has_dot) {
 80060ea:	7ffb      	ldrb	r3, [r7, #31]
 80060ec:	f083 0301 	eor.w	r3, r3, #1
 80060f0:	b2db      	uxtb	r3, r3
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d011      	beq.n	800611a <ui_handle_preset_volume+0xb2>
                ui->edit_buf[ui->edit_len++] = '.';
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	7d9b      	ldrb	r3, [r3, #22]
 80060fa:	1c5a      	adds	r2, r3, #1
 80060fc:	b2d1      	uxtb	r1, r2
 80060fe:	687a      	ldr	r2, [r7, #4]
 8006100:	7591      	strb	r1, [r2, #22]
 8006102:	461a      	mov	r2, r3
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	4413      	add	r3, r2
 8006108:	222e      	movs	r2, #46	@ 0x2e
 800610a:	739a      	strb	r2, [r3, #14]
                ui->edit_buf[ui->edit_len] = '\0';
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	7d9b      	ldrb	r3, [r3, #22]
 8006110:	461a      	mov	r2, r3
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	4413      	add	r3, r2
 8006116:	2200      	movs	r2, #0
 8006118:	739a      	strb	r2, [r3, #14]
            }
        }
        return true;
 800611a:	2301      	movs	r3, #1
 800611c:	e080      	b.n	8006220 <ui_handle_preset_volume+0x1b8>
    }
    else if (key == KEY_RES) {
 800611e:	78fb      	ldrb	r3, [r7, #3]
 8006120:	2b45      	cmp	r3, #69	@ 0x45
 8006122:	d10b      	bne.n	800613c <ui_handle_preset_volume+0xd4>
        ui->edit_len = 0;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	2200      	movs	r2, #0
 8006128:	759a      	strb	r2, [r3, #22]
        memset(ui->edit_buf, 0, sizeof(ui->edit_buf));
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	330e      	adds	r3, #14
 800612e:	2208      	movs	r2, #8
 8006130:	2100      	movs	r1, #0
 8006132:	4618      	mov	r0, r3
 8006134:	f012 fc3a 	bl	80189ac <memset>
        return true;
 8006138:	2301      	movs	r3, #1
 800613a:	e071      	b.n	8006220 <ui_handle_preset_volume+0x1b8>
    }
    else if (key == KEY_OK) {
 800613c:	78fb      	ldrb	r3, [r7, #3]
 800613e:	2b4b      	cmp	r3, #75	@ 0x4b
 8006140:	d165      	bne.n	800620e <ui_handle_preset_volume+0x1a6>
        if (ui->edit_len > 0) {
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	7d9b      	ldrb	r3, [r3, #22]
 8006146:	2b00      	cmp	r3, #0
 8006148:	d05f      	beq.n	800620a <ui_handle_preset_volume+0x1a2>
            /* Parse: "25.5"  255 dL */
            uint32_t int_part = 0, frac_part = 0;
 800614a:	2300      	movs	r3, #0
 800614c:	61bb      	str	r3, [r7, #24]
 800614e:	2300      	movs	r3, #0
 8006150:	617b      	str	r3, [r7, #20]
            bool after_dot = false;
 8006152:	2300      	movs	r3, #0
 8006154:	74fb      	strb	r3, [r7, #19]
            uint8_t frac_digits = 0;
 8006156:	2300      	movs	r3, #0
 8006158:	74bb      	strb	r3, [r7, #18]
            
            for (uint8_t i = 0; i < ui->edit_len; i++) {
 800615a:	2300      	movs	r3, #0
 800615c:	747b      	strb	r3, [r7, #17]
 800615e:	e02f      	b.n	80061c0 <ui_handle_preset_volume+0x158>
                if (ui->edit_buf[i] == '.') {
 8006160:	7c7b      	ldrb	r3, [r7, #17]
 8006162:	687a      	ldr	r2, [r7, #4]
 8006164:	4413      	add	r3, r2
 8006166:	7b9b      	ldrb	r3, [r3, #14]
 8006168:	2b2e      	cmp	r3, #46	@ 0x2e
 800616a:	d102      	bne.n	8006172 <ui_handle_preset_volume+0x10a>
                    after_dot = true;
 800616c:	2301      	movs	r3, #1
 800616e:	74fb      	strb	r3, [r7, #19]
 8006170:	e023      	b.n	80061ba <ui_handle_preset_volume+0x152>
                } else if (!after_dot) {
 8006172:	7cfb      	ldrb	r3, [r7, #19]
 8006174:	f083 0301 	eor.w	r3, r3, #1
 8006178:	b2db      	uxtb	r3, r3
 800617a:	2b00      	cmp	r3, #0
 800617c:	d00d      	beq.n	800619a <ui_handle_preset_volume+0x132>
                    int_part = int_part * 10 + (ui->edit_buf[i] - '0');
 800617e:	69ba      	ldr	r2, [r7, #24]
 8006180:	4613      	mov	r3, r2
 8006182:	009b      	lsls	r3, r3, #2
 8006184:	4413      	add	r3, r2
 8006186:	005b      	lsls	r3, r3, #1
 8006188:	4619      	mov	r1, r3
 800618a:	7c7b      	ldrb	r3, [r7, #17]
 800618c:	687a      	ldr	r2, [r7, #4]
 800618e:	4413      	add	r3, r2
 8006190:	7b9b      	ldrb	r3, [r3, #14]
 8006192:	440b      	add	r3, r1
 8006194:	3b30      	subs	r3, #48	@ 0x30
 8006196:	61bb      	str	r3, [r7, #24]
 8006198:	e00f      	b.n	80061ba <ui_handle_preset_volume+0x152>
                } else {
                    frac_part = frac_part * 10 + (ui->edit_buf[i] - '0');
 800619a:	697a      	ldr	r2, [r7, #20]
 800619c:	4613      	mov	r3, r2
 800619e:	009b      	lsls	r3, r3, #2
 80061a0:	4413      	add	r3, r2
 80061a2:	005b      	lsls	r3, r3, #1
 80061a4:	4619      	mov	r1, r3
 80061a6:	7c7b      	ldrb	r3, [r7, #17]
 80061a8:	687a      	ldr	r2, [r7, #4]
 80061aa:	4413      	add	r3, r2
 80061ac:	7b9b      	ldrb	r3, [r3, #14]
 80061ae:	440b      	add	r3, r1
 80061b0:	3b30      	subs	r3, #48	@ 0x30
 80061b2:	617b      	str	r3, [r7, #20]
                    frac_digits++;
 80061b4:	7cbb      	ldrb	r3, [r7, #18]
 80061b6:	3301      	adds	r3, #1
 80061b8:	74bb      	strb	r3, [r7, #18]
            for (uint8_t i = 0; i < ui->edit_len; i++) {
 80061ba:	7c7b      	ldrb	r3, [r7, #17]
 80061bc:	3301      	adds	r3, #1
 80061be:	747b      	strb	r3, [r7, #17]
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	7d9b      	ldrb	r3, [r3, #22]
 80061c4:	7c7a      	ldrb	r2, [r7, #17]
 80061c6:	429a      	cmp	r2, r3
 80061c8:	d3ca      	bcc.n	8006160 <ui_handle_preset_volume+0xf8>
                }
            }
            
            if (frac_digits > 1) frac_part /= 10;
 80061ca:	7cbb      	ldrb	r3, [r7, #18]
 80061cc:	2b01      	cmp	r3, #1
 80061ce:	d905      	bls.n	80061dc <ui_handle_preset_volume+0x174>
 80061d0:	697b      	ldr	r3, [r7, #20]
 80061d2:	4a15      	ldr	r2, [pc, #84]	@ (8006228 <ui_handle_preset_volume+0x1c0>)
 80061d4:	fba2 2303 	umull	r2, r3, r2, r3
 80061d8:	08db      	lsrs	r3, r3, #3
 80061da:	617b      	str	r3, [r7, #20]
            uint32_t volume_dL = int_part * 10 + frac_part;
 80061dc:	69ba      	ldr	r2, [r7, #24]
 80061de:	4613      	mov	r3, r2
 80061e0:	009b      	lsls	r3, r3, #2
 80061e2:	4413      	add	r3, r2
 80061e4:	005b      	lsls	r3, r3, #1
 80061e6:	461a      	mov	r2, r3
 80061e8:	697b      	ldr	r3, [r7, #20]
 80061ea:	4413      	add	r3, r2
 80061ec:	60fb      	str	r3, [r7, #12]
            
            TransactionFSM *fsm = ui_get_fsm(ui);
 80061ee:	6878      	ldr	r0, [r7, #4]
 80061f0:	f7ff fc52 	bl	8005a98 <ui_get_fsm>
 80061f4:	60b8      	str	r0, [r7, #8]
            if (fsm) {
 80061f6:	68bb      	ldr	r3, [r7, #8]
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d003      	beq.n	8006204 <ui_handle_preset_volume+0x19c>
                TrxFSM_StartVolume(fsm, volume_dL);
 80061fc:	68f9      	ldr	r1, [r7, #12]
 80061fe:	68b8      	ldr	r0, [r7, #8]
 8006200:	f7ff fa5a 	bl	80056b8 <TrxFSM_StartVolume>
            }
            
            ui->screen = UI_SCREEN_HOME;
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	2200      	movs	r2, #0
 8006208:	731a      	strb	r2, [r3, #12]
        }
        return true;
 800620a:	2301      	movs	r3, #1
 800620c:	e008      	b.n	8006220 <ui_handle_preset_volume+0x1b8>
    }
    else if (key == KEY_ESC) {
 800620e:	78fb      	ldrb	r3, [r7, #3]
 8006210:	2b46      	cmp	r3, #70	@ 0x46
 8006212:	d104      	bne.n	800621e <ui_handle_preset_volume+0x1b6>
        ui->screen = UI_SCREEN_SELECT_MODE;
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	2201      	movs	r2, #1
 8006218:	731a      	strb	r2, [r3, #12]
        return true;
 800621a:	2301      	movs	r3, #1
 800621c:	e000      	b.n	8006220 <ui_handle_preset_volume+0x1b8>
    }
    return false;
 800621e:	2300      	movs	r3, #0
}
 8006220:	4618      	mov	r0, r3
 8006222:	3720      	adds	r7, #32
 8006224:	46bd      	mov	sp, r7
 8006226:	bd80      	pop	{r7, pc}
 8006228:	cccccccd 	.word	0xcccccccd

0800622c <ui_render_preset_money>:

/* ========== PRESET MONEY ========== */
static void ui_render_preset_money(UI_Context *ui)
{
 800622c:	b580      	push	{r7, lr}
 800622e:	b08a      	sub	sp, #40	@ 0x28
 8006230:	af00      	add	r7, sp, #0
 8006232:	6078      	str	r0, [r7, #4]
    ui_clear();
 8006234:	f7ff fbec 	bl	8005a10 <ui_clear>
    
    char line[17];
    snprintf(line, sizeof(line), "TRK%u: MONEY", ui->active_pump_id);
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	7b5b      	ldrb	r3, [r3, #13]
 800623c:	f107 0014 	add.w	r0, r7, #20
 8006240:	4a21      	ldr	r2, [pc, #132]	@ (80062c8 <ui_render_preset_money+0x9c>)
 8006242:	2111      	movs	r1, #17
 8006244:	f012 fb5a 	bl	80188fc <sniprintf>
    ui_line(0, line);
 8006248:	f107 0314 	add.w	r3, r7, #20
 800624c:	4619      	mov	r1, r3
 800624e:	2000      	movs	r0, #0
 8006250:	f7ff fbe5 	bl	8005a1e <ui_line>
    ui_line(1, "");
 8006254:	491d      	ldr	r1, [pc, #116]	@ (80062cc <ui_render_preset_money+0xa0>)
 8006256:	2001      	movs	r0, #1
 8006258:	f7ff fbe1 	bl	8005a1e <ui_line>
    
    char money_str[8] = "0";
 800625c:	2330      	movs	r3, #48	@ 0x30
 800625e:	60fb      	str	r3, [r7, #12]
 8006260:	2300      	movs	r3, #0
 8006262:	613b      	str	r3, [r7, #16]
    if (ui->edit_len > 0) {
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	7d9b      	ldrb	r3, [r3, #22]
 8006268:	2b00      	cmp	r3, #0
 800626a:	d011      	beq.n	8006290 <ui_render_preset_money+0x64>
        strncpy(money_str, ui->edit_buf, ui->edit_len);
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	f103 010e 	add.w	r1, r3, #14
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	7d9b      	ldrb	r3, [r3, #22]
 8006276:	461a      	mov	r2, r3
 8006278:	f107 030c 	add.w	r3, r7, #12
 800627c:	4618      	mov	r0, r3
 800627e:	f012 fb9d 	bl	80189bc <strncpy>
        money_str[ui->edit_len] = '\0';
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	7d9b      	ldrb	r3, [r3, #22]
 8006286:	3328      	adds	r3, #40	@ 0x28
 8006288:	443b      	add	r3, r7
 800628a:	2200      	movs	r2, #0
 800628c:	f803 2c1c 	strb.w	r2, [r3, #-28]
    }
    
    snprintf(line, sizeof(line), "P: %s", money_str);
 8006290:	f107 030c 	add.w	r3, r7, #12
 8006294:	f107 0014 	add.w	r0, r7, #20
 8006298:	4a0d      	ldr	r2, [pc, #52]	@ (80062d0 <ui_render_preset_money+0xa4>)
 800629a:	2111      	movs	r1, #17
 800629c:	f012 fb2e 	bl	80188fc <sniprintf>
    ui_line(3, line);
 80062a0:	f107 0314 	add.w	r3, r7, #20
 80062a4:	4619      	mov	r1, r3
 80062a6:	2003      	movs	r0, #3
 80062a8:	f7ff fbb9 	bl	8005a1e <ui_line>
    ui_line(6, "0-9:digit");
 80062ac:	4909      	ldr	r1, [pc, #36]	@ (80062d4 <ui_render_preset_money+0xa8>)
 80062ae:	2006      	movs	r0, #6
 80062b0:	f7ff fbb5 	bl	8005a1e <ui_line>
    ui_line(7, "OK:start RES:clr");
 80062b4:	4908      	ldr	r1, [pc, #32]	@ (80062d8 <ui_render_preset_money+0xac>)
 80062b6:	2007      	movs	r0, #7
 80062b8:	f7ff fbb1 	bl	8005a1e <ui_line>
    
    SSD1309_UpdateScreen();
 80062bc:	f7fe faf2 	bl	80048a4 <SSD1309_UpdateScreen>
}
 80062c0:	bf00      	nop
 80062c2:	3728      	adds	r7, #40	@ 0x28
 80062c4:	46bd      	mov	sp, r7
 80062c6:	bd80      	pop	{r7, pc}
 80062c8:	08019684 	.word	0x08019684
 80062cc:	080195e4 	.word	0x080195e4
 80062d0:	08019694 	.word	0x08019694
 80062d4:	0801969c 	.word	0x0801969c
 80062d8:	08019670 	.word	0x08019670

080062dc <ui_handle_preset_money>:

static bool ui_handle_preset_money(UI_Context *ui, char key)
{
 80062dc:	b580      	push	{r7, lr}
 80062de:	b086      	sub	sp, #24
 80062e0:	af00      	add	r7, sp, #0
 80062e2:	6078      	str	r0, [r7, #4]
 80062e4:	460b      	mov	r3, r1
 80062e6:	70fb      	strb	r3, [r7, #3]
    if (key >= '0' && key <= '9') {
 80062e8:	78fb      	ldrb	r3, [r7, #3]
 80062ea:	2b2f      	cmp	r3, #47	@ 0x2f
 80062ec:	d91a      	bls.n	8006324 <ui_handle_preset_money+0x48>
 80062ee:	78fb      	ldrb	r3, [r7, #3]
 80062f0:	2b39      	cmp	r3, #57	@ 0x39
 80062f2:	d817      	bhi.n	8006324 <ui_handle_preset_money+0x48>
        if (ui->edit_len < 6) {
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	7d9b      	ldrb	r3, [r3, #22]
 80062f8:	2b05      	cmp	r3, #5
 80062fa:	d811      	bhi.n	8006320 <ui_handle_preset_money+0x44>
            ui->edit_buf[ui->edit_len++] = key;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	7d9b      	ldrb	r3, [r3, #22]
 8006300:	1c5a      	adds	r2, r3, #1
 8006302:	b2d1      	uxtb	r1, r2
 8006304:	687a      	ldr	r2, [r7, #4]
 8006306:	7591      	strb	r1, [r2, #22]
 8006308:	461a      	mov	r2, r3
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	4413      	add	r3, r2
 800630e:	78fa      	ldrb	r2, [r7, #3]
 8006310:	739a      	strb	r2, [r3, #14]
            ui->edit_buf[ui->edit_len] = '\0';
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	7d9b      	ldrb	r3, [r3, #22]
 8006316:	461a      	mov	r2, r3
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	4413      	add	r3, r2
 800631c:	2200      	movs	r2, #0
 800631e:	739a      	strb	r2, [r3, #14]
        }
        return true;
 8006320:	2301      	movs	r3, #1
 8006322:	e048      	b.n	80063b6 <ui_handle_preset_money+0xda>
    }
    else if (key == KEY_RES) {
 8006324:	78fb      	ldrb	r3, [r7, #3]
 8006326:	2b45      	cmp	r3, #69	@ 0x45
 8006328:	d10b      	bne.n	8006342 <ui_handle_preset_money+0x66>
        ui->edit_len = 0;
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	2200      	movs	r2, #0
 800632e:	759a      	strb	r2, [r3, #22]
        memset(ui->edit_buf, 0, sizeof(ui->edit_buf));
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	330e      	adds	r3, #14
 8006334:	2208      	movs	r2, #8
 8006336:	2100      	movs	r1, #0
 8006338:	4618      	mov	r0, r3
 800633a:	f012 fb37 	bl	80189ac <memset>
        return true;
 800633e:	2301      	movs	r3, #1
 8006340:	e039      	b.n	80063b6 <ui_handle_preset_money+0xda>
    }
    else if (key == KEY_OK) {
 8006342:	78fb      	ldrb	r3, [r7, #3]
 8006344:	2b4b      	cmp	r3, #75	@ 0x4b
 8006346:	d12d      	bne.n	80063a4 <ui_handle_preset_money+0xc8>
        if (ui->edit_len > 0) {
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	7d9b      	ldrb	r3, [r3, #22]
 800634c:	2b00      	cmp	r3, #0
 800634e:	d027      	beq.n	80063a0 <ui_handle_preset_money+0xc4>
            uint32_t value = 0;
 8006350:	2300      	movs	r3, #0
 8006352:	617b      	str	r3, [r7, #20]
            for (uint8_t i = 0; i < ui->edit_len; i++) {
 8006354:	2300      	movs	r3, #0
 8006356:	74fb      	strb	r3, [r7, #19]
 8006358:	e00f      	b.n	800637a <ui_handle_preset_money+0x9e>
                value = value * 10 + (ui->edit_buf[i] - '0');
 800635a:	697a      	ldr	r2, [r7, #20]
 800635c:	4613      	mov	r3, r2
 800635e:	009b      	lsls	r3, r3, #2
 8006360:	4413      	add	r3, r2
 8006362:	005b      	lsls	r3, r3, #1
 8006364:	4619      	mov	r1, r3
 8006366:	7cfb      	ldrb	r3, [r7, #19]
 8006368:	687a      	ldr	r2, [r7, #4]
 800636a:	4413      	add	r3, r2
 800636c:	7b9b      	ldrb	r3, [r3, #14]
 800636e:	440b      	add	r3, r1
 8006370:	3b30      	subs	r3, #48	@ 0x30
 8006372:	617b      	str	r3, [r7, #20]
            for (uint8_t i = 0; i < ui->edit_len; i++) {
 8006374:	7cfb      	ldrb	r3, [r7, #19]
 8006376:	3301      	adds	r3, #1
 8006378:	74fb      	strb	r3, [r7, #19]
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	7d9b      	ldrb	r3, [r3, #22]
 800637e:	7cfa      	ldrb	r2, [r7, #19]
 8006380:	429a      	cmp	r2, r3
 8006382:	d3ea      	bcc.n	800635a <ui_handle_preset_money+0x7e>
            }
            
            TransactionFSM *fsm = ui_get_fsm(ui);
 8006384:	6878      	ldr	r0, [r7, #4]
 8006386:	f7ff fb87 	bl	8005a98 <ui_get_fsm>
 800638a:	60f8      	str	r0, [r7, #12]
            if (fsm) {
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	2b00      	cmp	r3, #0
 8006390:	d003      	beq.n	800639a <ui_handle_preset_money+0xbe>
                TrxFSM_StartMoney(fsm, value);
 8006392:	6979      	ldr	r1, [r7, #20]
 8006394:	68f8      	ldr	r0, [r7, #12]
 8006396:	f7ff f9e2 	bl	800575e <TrxFSM_StartMoney>
            }
            
            ui->screen = UI_SCREEN_HOME;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	2200      	movs	r2, #0
 800639e:	731a      	strb	r2, [r3, #12]
        }
        return true;
 80063a0:	2301      	movs	r3, #1
 80063a2:	e008      	b.n	80063b6 <ui_handle_preset_money+0xda>
    }
    else if (key == KEY_ESC) {
 80063a4:	78fb      	ldrb	r3, [r7, #3]
 80063a6:	2b46      	cmp	r3, #70	@ 0x46
 80063a8:	d104      	bne.n	80063b4 <ui_handle_preset_money+0xd8>
        ui->screen = UI_SCREEN_SELECT_MODE;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	2201      	movs	r2, #1
 80063ae:	731a      	strb	r2, [r3, #12]
        return true;
 80063b0:	2301      	movs	r3, #1
 80063b2:	e000      	b.n	80063b6 <ui_handle_preset_money+0xda>
    }
    return false;
 80063b4:	2300      	movs	r3, #0
}
 80063b6:	4618      	mov	r0, r3
 80063b8:	3718      	adds	r7, #24
 80063ba:	46bd      	mov	sp, r7
 80063bc:	bd80      	pop	{r7, pc}
	...

080063c0 <ui_render_totalizer>:

/* ========== TOTALIZER ========== */
static void ui_render_totalizer(UI_Context *ui)
{
 80063c0:	b580      	push	{r7, lr}
 80063c2:	b08e      	sub	sp, #56	@ 0x38
 80063c4:	af02      	add	r7, sp, #8
 80063c6:	6078      	str	r0, [r7, #4]
    ui_clear();
 80063c8:	f7ff fb22 	bl	8005a10 <ui_clear>
    
    ui_line(0, "TOTALIZERS");
 80063cc:	4927      	ldr	r1, [pc, #156]	@ (800646c <ui_render_totalizer+0xac>)
 80063ce:	2000      	movs	r0, #0
 80063d0:	f7ff fb25 	bl	8005a1e <ui_line>
    ui_line(1, "");
 80063d4:	4926      	ldr	r1, [pc, #152]	@ (8006470 <ui_render_totalizer+0xb0>)
 80063d6:	2001      	movs	r0, #1
 80063d8:	f7ff fb21 	bl	8005a1e <ui_line>
    
    for (uint8_t i = 0; i < 2; i++) {
 80063dc:	2300      	movs	r3, #0
 80063de:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80063e2:	e034      	b.n	800644e <ui_render_totalizer+0x8e>
        TransactionFSM *fsm = (i == 0) ? ui->trk1_fsm : ui->trk2_fsm;
 80063e4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d102      	bne.n	80063f2 <ui_render_totalizer+0x32>
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	e001      	b.n	80063f6 <ui_render_totalizer+0x36>
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	685b      	ldr	r3, [r3, #4]
 80063f6:	62bb      	str	r3, [r7, #40]	@ 0x28
        if (!fsm) continue;
 80063f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d021      	beq.n	8006442 <ui_render_totalizer+0x82>
        
        char line[17], vol_str[12];
        format_volume(fsm->totalizer_dL, vol_str, sizeof(vol_str));
 80063fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006400:	6a1b      	ldr	r3, [r3, #32]
 8006402:	f107 0108 	add.w	r1, r7, #8
 8006406:	220c      	movs	r2, #12
 8006408:	4618      	mov	r0, r3
 800640a:	f7ff fb1d 	bl	8005a48 <format_volume>
        snprintf(line, sizeof(line), "TRK%u: %s", i+1, vol_str);
 800640e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006412:	1c5a      	adds	r2, r3, #1
 8006414:	f107 0014 	add.w	r0, r7, #20
 8006418:	f107 0308 	add.w	r3, r7, #8
 800641c:	9300      	str	r3, [sp, #0]
 800641e:	4613      	mov	r3, r2
 8006420:	4a14      	ldr	r2, [pc, #80]	@ (8006474 <ui_render_totalizer+0xb4>)
 8006422:	2111      	movs	r1, #17
 8006424:	f012 fa6a 	bl	80188fc <sniprintf>
        ui_line(2 + i * 2, line);
 8006428:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800642c:	3301      	adds	r3, #1
 800642e:	b2db      	uxtb	r3, r3
 8006430:	005b      	lsls	r3, r3, #1
 8006432:	b2db      	uxtb	r3, r3
 8006434:	f107 0214 	add.w	r2, r7, #20
 8006438:	4611      	mov	r1, r2
 800643a:	4618      	mov	r0, r3
 800643c:	f7ff faef 	bl	8005a1e <ui_line>
 8006440:	e000      	b.n	8006444 <ui_render_totalizer+0x84>
        if (!fsm) continue;
 8006442:	bf00      	nop
    for (uint8_t i = 0; i < 2; i++) {
 8006444:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006448:	3301      	adds	r3, #1
 800644a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800644e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006452:	2b01      	cmp	r3, #1
 8006454:	d9c6      	bls.n	80063e4 <ui_render_totalizer+0x24>
    }
    
    ui_line(7, "ESC:back");
 8006456:	4908      	ldr	r1, [pc, #32]	@ (8006478 <ui_render_totalizer+0xb8>)
 8006458:	2007      	movs	r0, #7
 800645a:	f7ff fae0 	bl	8005a1e <ui_line>
    SSD1309_UpdateScreen();
 800645e:	f7fe fa21 	bl	80048a4 <SSD1309_UpdateScreen>
}
 8006462:	bf00      	nop
 8006464:	3730      	adds	r7, #48	@ 0x30
 8006466:	46bd      	mov	sp, r7
 8006468:	bd80      	pop	{r7, pc}
 800646a:	bf00      	nop
 800646c:	080196a8 	.word	0x080196a8
 8006470:	080195e4 	.word	0x080195e4
 8006474:	080196b4 	.word	0x080196b4
 8006478:	080196c0 	.word	0x080196c0

0800647c <ui_handle_totalizer>:

static bool ui_handle_totalizer(UI_Context *ui, char key)
{
 800647c:	b480      	push	{r7}
 800647e:	b083      	sub	sp, #12
 8006480:	af00      	add	r7, sp, #0
 8006482:	6078      	str	r0, [r7, #4]
 8006484:	460b      	mov	r3, r1
 8006486:	70fb      	strb	r3, [r7, #3]
    if (key == KEY_ESC || key == KEY_OK) {
 8006488:	78fb      	ldrb	r3, [r7, #3]
 800648a:	2b46      	cmp	r3, #70	@ 0x46
 800648c:	d002      	beq.n	8006494 <ui_handle_totalizer+0x18>
 800648e:	78fb      	ldrb	r3, [r7, #3]
 8006490:	2b4b      	cmp	r3, #75	@ 0x4b
 8006492:	d104      	bne.n	800649e <ui_handle_totalizer+0x22>
        ui->screen = UI_SCREEN_HOME;
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	2200      	movs	r2, #0
 8006498:	731a      	strb	r2, [r3, #12]
        return true;
 800649a:	2301      	movs	r3, #1
 800649c:	e000      	b.n	80064a0 <ui_handle_totalizer+0x24>
    }
    return false;
 800649e:	2300      	movs	r3, #0
}
 80064a0:	4618      	mov	r0, r3
 80064a2:	370c      	adds	r7, #12
 80064a4:	46bd      	mov	sp, r7
 80064a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064aa:	4770      	bx	lr

080064ac <UI_Init>:

/* ========== INIT & TASK ========== */
void UI_Init(UI_Context *ui, TransactionFSM *trk1_fsm, TransactionFSM *trk2_fsm, Settings *settings)
{
 80064ac:	b580      	push	{r7, lr}
 80064ae:	b084      	sub	sp, #16
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	60f8      	str	r0, [r7, #12]
 80064b4:	60b9      	str	r1, [r7, #8]
 80064b6:	607a      	str	r2, [r7, #4]
 80064b8:	603b      	str	r3, [r7, #0]
    if (!ui) return;
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d01c      	beq.n	80064fa <UI_Init+0x4e>
    
    memset(ui, 0, sizeof(*ui));
 80064c0:	2224      	movs	r2, #36	@ 0x24
 80064c2:	2100      	movs	r1, #0
 80064c4:	68f8      	ldr	r0, [r7, #12]
 80064c6:	f012 fa71 	bl	80189ac <memset>
    ui->trk1_fsm = trk1_fsm;
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	68ba      	ldr	r2, [r7, #8]
 80064ce:	601a      	str	r2, [r3, #0]
    ui->trk2_fsm = trk2_fsm;
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	687a      	ldr	r2, [r7, #4]
 80064d4:	605a      	str	r2, [r3, #4]
    ui->settings = settings;
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	683a      	ldr	r2, [r7, #0]
 80064da:	609a      	str	r2, [r3, #8]
    ui->screen = UI_SCREEN_HOME;
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	2200      	movs	r2, #0
 80064e0:	731a      	strb	r2, [r3, #12]
    ui->active_pump_id = 1;
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	2201      	movs	r2, #1
 80064e6:	735a      	strb	r2, [r3, #13]
    ui->selected_mode = 0;
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	2200      	movs	r2, #0
 80064ec:	75da      	strb	r2, [r3, #23]
    ui->blink_timer_ms = HAL_GetTick();
 80064ee:	f000 f95b 	bl	80067a8 <HAL_GetTick>
 80064f2:	4602      	mov	r2, r0
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	61da      	str	r2, [r3, #28]
 80064f8:	e000      	b.n	80064fc <UI_Init+0x50>
    if (!ui) return;
 80064fa:	bf00      	nop
}
 80064fc:	3710      	adds	r7, #16
 80064fe:	46bd      	mov	sp, r7
 8006500:	bd80      	pop	{r7, pc}

08006502 <UI_Task>:

void UI_Task(UI_Context *ui, char key)
{
 8006502:	b580      	push	{r7, lr}
 8006504:	b084      	sub	sp, #16
 8006506:	af00      	add	r7, sp, #0
 8006508:	6078      	str	r0, [r7, #4]
 800650a:	460b      	mov	r3, r1
 800650c:	70fb      	strb	r3, [r7, #3]
    if (!ui) return;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	2b00      	cmp	r3, #0
 8006512:	f000 8092 	beq.w	800663a <UI_Task+0x138>
    
    uint32_t now = HAL_GetTick();
 8006516:	f000 f947 	bl	80067a8 <HAL_GetTick>
 800651a:	60b8      	str	r0, [r7, #8]
    
    /* Blink timer */
    if ((now - ui->blink_timer_ms) > 500) {
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	69db      	ldr	r3, [r3, #28]
 8006520:	68ba      	ldr	r2, [r7, #8]
 8006522:	1ad3      	subs	r3, r2, r3
 8006524:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8006528:	d913      	bls.n	8006552 <UI_Task+0x50>
        ui->blink_state = !ui->blink_state;
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006530:	2b00      	cmp	r3, #0
 8006532:	bf14      	ite	ne
 8006534:	2301      	movne	r3, #1
 8006536:	2300      	moveq	r3, #0
 8006538:	b2db      	uxtb	r3, r3
 800653a:	f083 0301 	eor.w	r3, r3, #1
 800653e:	b2db      	uxtb	r3, r3
 8006540:	f003 0301 	and.w	r3, r3, #1
 8006544:	b2da      	uxtb	r2, r3
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	f883 2020 	strb.w	r2, [r3, #32]
        ui->blink_timer_ms = now;
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	68ba      	ldr	r2, [r7, #8]
 8006550:	61da      	str	r2, [r3, #28]
    }
    
    /* Handle input */
    bool need_render = false;
 8006552:	2300      	movs	r3, #0
 8006554:	73fb      	strb	r3, [r7, #15]
    
    if (key != 0) {
 8006556:	78fb      	ldrb	r3, [r7, #3]
 8006558:	2b00      	cmp	r3, #0
 800655a:	d03a      	beq.n	80065d2 <UI_Task+0xd0>
        if (ui->screen == UI_SCREEN_HOME) {
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	7b1b      	ldrb	r3, [r3, #12]
 8006560:	2b00      	cmp	r3, #0
 8006562:	d107      	bne.n	8006574 <UI_Task+0x72>
            need_render = ui_handle_home(ui, key);
 8006564:	78fb      	ldrb	r3, [r7, #3]
 8006566:	4619      	mov	r1, r3
 8006568:	6878      	ldr	r0, [r7, #4]
 800656a:	f7ff fb9d 	bl	8005ca8 <ui_handle_home>
 800656e:	4603      	mov	r3, r0
 8006570:	73fb      	strb	r3, [r7, #15]
 8006572:	e02e      	b.n	80065d2 <UI_Task+0xd0>
        }
        else if (ui->screen == UI_SCREEN_SELECT_MODE) {
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	7b1b      	ldrb	r3, [r3, #12]
 8006578:	2b01      	cmp	r3, #1
 800657a:	d107      	bne.n	800658c <UI_Task+0x8a>
            need_render = ui_handle_select_mode(ui, key);
 800657c:	78fb      	ldrb	r3, [r7, #3]
 800657e:	4619      	mov	r1, r3
 8006580:	6878      	ldr	r0, [r7, #4]
 8006582:	f7ff fca1 	bl	8005ec8 <ui_handle_select_mode>
 8006586:	4603      	mov	r3, r0
 8006588:	73fb      	strb	r3, [r7, #15]
 800658a:	e022      	b.n	80065d2 <UI_Task+0xd0>
        }
        else if (ui->screen == UI_SCREEN_PRESET_VOLUME) {
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	7b1b      	ldrb	r3, [r3, #12]
 8006590:	2b02      	cmp	r3, #2
 8006592:	d107      	bne.n	80065a4 <UI_Task+0xa2>
            need_render = ui_handle_preset_volume(ui, key);
 8006594:	78fb      	ldrb	r3, [r7, #3]
 8006596:	4619      	mov	r1, r3
 8006598:	6878      	ldr	r0, [r7, #4]
 800659a:	f7ff fd65 	bl	8006068 <ui_handle_preset_volume>
 800659e:	4603      	mov	r3, r0
 80065a0:	73fb      	strb	r3, [r7, #15]
 80065a2:	e016      	b.n	80065d2 <UI_Task+0xd0>
        }
        else if (ui->screen == UI_SCREEN_PRESET_MONEY) {
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	7b1b      	ldrb	r3, [r3, #12]
 80065a8:	2b03      	cmp	r3, #3
 80065aa:	d107      	bne.n	80065bc <UI_Task+0xba>
            need_render = ui_handle_preset_money(ui, key);
 80065ac:	78fb      	ldrb	r3, [r7, #3]
 80065ae:	4619      	mov	r1, r3
 80065b0:	6878      	ldr	r0, [r7, #4]
 80065b2:	f7ff fe93 	bl	80062dc <ui_handle_preset_money>
 80065b6:	4603      	mov	r3, r0
 80065b8:	73fb      	strb	r3, [r7, #15]
 80065ba:	e00a      	b.n	80065d2 <UI_Task+0xd0>
        }
        else if (ui->screen == UI_SCREEN_TOTALIZER) {
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	7b1b      	ldrb	r3, [r3, #12]
 80065c0:	2b04      	cmp	r3, #4
 80065c2:	d106      	bne.n	80065d2 <UI_Task+0xd0>
            need_render = ui_handle_totalizer(ui, key);
 80065c4:	78fb      	ldrb	r3, [r7, #3]
 80065c6:	4619      	mov	r1, r3
 80065c8:	6878      	ldr	r0, [r7, #4]
 80065ca:	f7ff ff57 	bl	800647c <ui_handle_totalizer>
 80065ce:	4603      	mov	r3, r0
 80065d0:	73fb      	strb	r3, [r7, #15]
        }
    }
    
    /* Periodic render */
    if (need_render || (now - ui->last_render_ms) >= 100) {
 80065d2:	7bfb      	ldrb	r3, [r7, #15]
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d105      	bne.n	80065e4 <UI_Task+0xe2>
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	699b      	ldr	r3, [r3, #24]
 80065dc:	68ba      	ldr	r2, [r7, #8]
 80065de:	1ad3      	subs	r3, r2, r3
 80065e0:	2b63      	cmp	r3, #99	@ 0x63
 80065e2:	d92b      	bls.n	800663c <UI_Task+0x13a>
        ui->last_render_ms = now;
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	68ba      	ldr	r2, [r7, #8]
 80065e8:	619a      	str	r2, [r3, #24]
        
        if (ui->screen == UI_SCREEN_HOME) {
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	7b1b      	ldrb	r3, [r3, #12]
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d103      	bne.n	80065fa <UI_Task+0xf8>
            ui_render_home(ui);
 80065f2:	6878      	ldr	r0, [r7, #4]
 80065f4:	f7ff fa64 	bl	8005ac0 <ui_render_home>
 80065f8:	e020      	b.n	800663c <UI_Task+0x13a>
        }
        else if (ui->screen == UI_SCREEN_SELECT_MODE) {
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	7b1b      	ldrb	r3, [r3, #12]
 80065fe:	2b01      	cmp	r3, #1
 8006600:	d103      	bne.n	800660a <UI_Task+0x108>
            ui_render_select_mode(ui);
 8006602:	6878      	ldr	r0, [r7, #4]
 8006604:	f7ff fc04 	bl	8005e10 <ui_render_select_mode>
 8006608:	e018      	b.n	800663c <UI_Task+0x13a>
        }
        else if (ui->screen == UI_SCREEN_PRESET_VOLUME) {
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	7b1b      	ldrb	r3, [r3, #12]
 800660e:	2b02      	cmp	r3, #2
 8006610:	d103      	bne.n	800661a <UI_Task+0x118>
            ui_render_preset_volume(ui);
 8006612:	6878      	ldr	r0, [r7, #4]
 8006614:	f7ff fcd0 	bl	8005fb8 <ui_render_preset_volume>
 8006618:	e010      	b.n	800663c <UI_Task+0x13a>
        }
        else if (ui->screen == UI_SCREEN_PRESET_MONEY) {
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	7b1b      	ldrb	r3, [r3, #12]
 800661e:	2b03      	cmp	r3, #3
 8006620:	d103      	bne.n	800662a <UI_Task+0x128>
            ui_render_preset_money(ui);
 8006622:	6878      	ldr	r0, [r7, #4]
 8006624:	f7ff fe02 	bl	800622c <ui_render_preset_money>
 8006628:	e008      	b.n	800663c <UI_Task+0x13a>
        }
        else if (ui->screen == UI_SCREEN_TOTALIZER) {
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	7b1b      	ldrb	r3, [r3, #12]
 800662e:	2b04      	cmp	r3, #4
 8006630:	d104      	bne.n	800663c <UI_Task+0x13a>
            ui_render_totalizer(ui);
 8006632:	6878      	ldr	r0, [r7, #4]
 8006634:	f7ff fec4 	bl	80063c0 <ui_render_totalizer>
 8006638:	e000      	b.n	800663c <UI_Task+0x13a>
    if (!ui) return;
 800663a:	bf00      	nop
        }
    }
}
 800663c:	3710      	adds	r7, #16
 800663e:	46bd      	mov	sp, r7
 8006640:	bd80      	pop	{r7, pc}
	...

08006644 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8006644:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8006680 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8006648:	f7fe fefc 	bl	8005444 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 800664c:	f7fe fe5a 	bl	8005304 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8006650:	480c      	ldr	r0, [pc, #48]	@ (8006684 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8006652:	490d      	ldr	r1, [pc, #52]	@ (8006688 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8006654:	4a0d      	ldr	r2, [pc, #52]	@ (800668c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8006656:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006658:	e002      	b.n	8006660 <LoopCopyDataInit>

0800665a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800665a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800665c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800665e:	3304      	adds	r3, #4

08006660 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006660:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006662:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006664:	d3f9      	bcc.n	800665a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8006666:	4a0a      	ldr	r2, [pc, #40]	@ (8006690 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8006668:	4c0a      	ldr	r4, [pc, #40]	@ (8006694 <LoopFillZerobss+0x22>)
  movs r3, #0
 800666a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800666c:	e001      	b.n	8006672 <LoopFillZerobss>

0800666e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800666e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006670:	3204      	adds	r2, #4

08006672 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006672:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006674:	d3fb      	bcc.n	800666e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8006676:	f012 f9bb 	bl	80189f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800667a:	f7fb f981 	bl	8001980 <main>
  bx  lr
 800667e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8006680:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8006684:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8006688:	2400018c 	.word	0x2400018c
  ldr r2, =_sidata
 800668c:	08019990 	.word	0x08019990
  ldr r2, =_sbss
 8006690:	240001a0 	.word	0x240001a0
  ldr r4, =_ebss
 8006694:	240040b8 	.word	0x240040b8

08006698 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006698:	e7fe      	b.n	8006698 <ADC3_IRQHandler>
	...

0800669c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800669c:	b580      	push	{r7, lr}
 800669e:	b082      	sub	sp, #8
 80066a0:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80066a2:	2003      	movs	r0, #3
 80066a4:	f000 f98c 	bl	80069c0 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80066a8:	f007 fee6 	bl	800e478 <HAL_RCC_GetSysClockFreq>
 80066ac:	4602      	mov	r2, r0
 80066ae:	4b15      	ldr	r3, [pc, #84]	@ (8006704 <HAL_Init+0x68>)
 80066b0:	699b      	ldr	r3, [r3, #24]
 80066b2:	0a1b      	lsrs	r3, r3, #8
 80066b4:	f003 030f 	and.w	r3, r3, #15
 80066b8:	4913      	ldr	r1, [pc, #76]	@ (8006708 <HAL_Init+0x6c>)
 80066ba:	5ccb      	ldrb	r3, [r1, r3]
 80066bc:	f003 031f 	and.w	r3, r3, #31
 80066c0:	fa22 f303 	lsr.w	r3, r2, r3
 80066c4:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80066c6:	4b0f      	ldr	r3, [pc, #60]	@ (8006704 <HAL_Init+0x68>)
 80066c8:	699b      	ldr	r3, [r3, #24]
 80066ca:	f003 030f 	and.w	r3, r3, #15
 80066ce:	4a0e      	ldr	r2, [pc, #56]	@ (8006708 <HAL_Init+0x6c>)
 80066d0:	5cd3      	ldrb	r3, [r2, r3]
 80066d2:	f003 031f 	and.w	r3, r3, #31
 80066d6:	687a      	ldr	r2, [r7, #4]
 80066d8:	fa22 f303 	lsr.w	r3, r2, r3
 80066dc:	4a0b      	ldr	r2, [pc, #44]	@ (800670c <HAL_Init+0x70>)
 80066de:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80066e0:	4a0b      	ldr	r2, [pc, #44]	@ (8006710 <HAL_Init+0x74>)
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80066e6:	200f      	movs	r0, #15
 80066e8:	f000 f814 	bl	8006714 <HAL_InitTick>
 80066ec:	4603      	mov	r3, r0
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d001      	beq.n	80066f6 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80066f2:	2301      	movs	r3, #1
 80066f4:	e002      	b.n	80066fc <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80066f6:	f7fe f9f5 	bl	8004ae4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80066fa:	2300      	movs	r3, #0
}
 80066fc:	4618      	mov	r0, r3
 80066fe:	3708      	adds	r7, #8
 8006700:	46bd      	mov	sp, r7
 8006702:	bd80      	pop	{r7, pc}
 8006704:	58024400 	.word	0x58024400
 8006708:	0801991c 	.word	0x0801991c
 800670c:	2400003c 	.word	0x2400003c
 8006710:	24000038 	.word	0x24000038

08006714 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006714:	b580      	push	{r7, lr}
 8006716:	b082      	sub	sp, #8
 8006718:	af00      	add	r7, sp, #0
 800671a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 800671c:	4b15      	ldr	r3, [pc, #84]	@ (8006774 <HAL_InitTick+0x60>)
 800671e:	781b      	ldrb	r3, [r3, #0]
 8006720:	2b00      	cmp	r3, #0
 8006722:	d101      	bne.n	8006728 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8006724:	2301      	movs	r3, #1
 8006726:	e021      	b.n	800676c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8006728:	4b13      	ldr	r3, [pc, #76]	@ (8006778 <HAL_InitTick+0x64>)
 800672a:	681a      	ldr	r2, [r3, #0]
 800672c:	4b11      	ldr	r3, [pc, #68]	@ (8006774 <HAL_InitTick+0x60>)
 800672e:	781b      	ldrb	r3, [r3, #0]
 8006730:	4619      	mov	r1, r3
 8006732:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8006736:	fbb3 f3f1 	udiv	r3, r3, r1
 800673a:	fbb2 f3f3 	udiv	r3, r2, r3
 800673e:	4618      	mov	r0, r3
 8006740:	f000 f971 	bl	8006a26 <HAL_SYSTICK_Config>
 8006744:	4603      	mov	r3, r0
 8006746:	2b00      	cmp	r3, #0
 8006748:	d001      	beq.n	800674e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800674a:	2301      	movs	r3, #1
 800674c:	e00e      	b.n	800676c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	2b0f      	cmp	r3, #15
 8006752:	d80a      	bhi.n	800676a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006754:	2200      	movs	r2, #0
 8006756:	6879      	ldr	r1, [r7, #4]
 8006758:	f04f 30ff 	mov.w	r0, #4294967295
 800675c:	f000 f93b 	bl	80069d6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006760:	4a06      	ldr	r2, [pc, #24]	@ (800677c <HAL_InitTick+0x68>)
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8006766:	2300      	movs	r3, #0
 8006768:	e000      	b.n	800676c <HAL_InitTick+0x58>
    return HAL_ERROR;
 800676a:	2301      	movs	r3, #1
}
 800676c:	4618      	mov	r0, r3
 800676e:	3708      	adds	r7, #8
 8006770:	46bd      	mov	sp, r7
 8006772:	bd80      	pop	{r7, pc}
 8006774:	24000044 	.word	0x24000044
 8006778:	24000038 	.word	0x24000038
 800677c:	24000040 	.word	0x24000040

08006780 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006780:	b480      	push	{r7}
 8006782:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8006784:	4b06      	ldr	r3, [pc, #24]	@ (80067a0 <HAL_IncTick+0x20>)
 8006786:	781b      	ldrb	r3, [r3, #0]
 8006788:	461a      	mov	r2, r3
 800678a:	4b06      	ldr	r3, [pc, #24]	@ (80067a4 <HAL_IncTick+0x24>)
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	4413      	add	r3, r2
 8006790:	4a04      	ldr	r2, [pc, #16]	@ (80067a4 <HAL_IncTick+0x24>)
 8006792:	6013      	str	r3, [r2, #0]
}
 8006794:	bf00      	nop
 8006796:	46bd      	mov	sp, r7
 8006798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800679c:	4770      	bx	lr
 800679e:	bf00      	nop
 80067a0:	24000044 	.word	0x24000044
 80067a4:	24002388 	.word	0x24002388

080067a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80067a8:	b480      	push	{r7}
 80067aa:	af00      	add	r7, sp, #0
  return uwTick;
 80067ac:	4b03      	ldr	r3, [pc, #12]	@ (80067bc <HAL_GetTick+0x14>)
 80067ae:	681b      	ldr	r3, [r3, #0]
}
 80067b0:	4618      	mov	r0, r3
 80067b2:	46bd      	mov	sp, r7
 80067b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b8:	4770      	bx	lr
 80067ba:	bf00      	nop
 80067bc:	24002388 	.word	0x24002388

080067c0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80067c0:	b580      	push	{r7, lr}
 80067c2:	b084      	sub	sp, #16
 80067c4:	af00      	add	r7, sp, #0
 80067c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80067c8:	f7ff ffee 	bl	80067a8 <HAL_GetTick>
 80067cc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067d8:	d005      	beq.n	80067e6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80067da:	4b0a      	ldr	r3, [pc, #40]	@ (8006804 <HAL_Delay+0x44>)
 80067dc:	781b      	ldrb	r3, [r3, #0]
 80067de:	461a      	mov	r2, r3
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	4413      	add	r3, r2
 80067e4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80067e6:	bf00      	nop
 80067e8:	f7ff ffde 	bl	80067a8 <HAL_GetTick>
 80067ec:	4602      	mov	r2, r0
 80067ee:	68bb      	ldr	r3, [r7, #8]
 80067f0:	1ad3      	subs	r3, r2, r3
 80067f2:	68fa      	ldr	r2, [r7, #12]
 80067f4:	429a      	cmp	r2, r3
 80067f6:	d8f7      	bhi.n	80067e8 <HAL_Delay+0x28>
  {
  }
}
 80067f8:	bf00      	nop
 80067fa:	bf00      	nop
 80067fc:	3710      	adds	r7, #16
 80067fe:	46bd      	mov	sp, r7
 8006800:	bd80      	pop	{r7, pc}
 8006802:	bf00      	nop
 8006804:	24000044 	.word	0x24000044

08006808 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8006808:	b480      	push	{r7}
 800680a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 800680c:	4b03      	ldr	r3, [pc, #12]	@ (800681c <HAL_GetREVID+0x14>)
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	0c1b      	lsrs	r3, r3, #16
}
 8006812:	4618      	mov	r0, r3
 8006814:	46bd      	mov	sp, r7
 8006816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800681a:	4770      	bx	lr
 800681c:	5c001000 	.word	0x5c001000

08006820 <__NVIC_SetPriorityGrouping>:
{
 8006820:	b480      	push	{r7}
 8006822:	b085      	sub	sp, #20
 8006824:	af00      	add	r7, sp, #0
 8006826:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	f003 0307 	and.w	r3, r3, #7
 800682e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006830:	4b0b      	ldr	r3, [pc, #44]	@ (8006860 <__NVIC_SetPriorityGrouping+0x40>)
 8006832:	68db      	ldr	r3, [r3, #12]
 8006834:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006836:	68ba      	ldr	r2, [r7, #8]
 8006838:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800683c:	4013      	ands	r3, r2
 800683e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006844:	68bb      	ldr	r3, [r7, #8]
 8006846:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8006848:	4b06      	ldr	r3, [pc, #24]	@ (8006864 <__NVIC_SetPriorityGrouping+0x44>)
 800684a:	4313      	orrs	r3, r2
 800684c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800684e:	4a04      	ldr	r2, [pc, #16]	@ (8006860 <__NVIC_SetPriorityGrouping+0x40>)
 8006850:	68bb      	ldr	r3, [r7, #8]
 8006852:	60d3      	str	r3, [r2, #12]
}
 8006854:	bf00      	nop
 8006856:	3714      	adds	r7, #20
 8006858:	46bd      	mov	sp, r7
 800685a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800685e:	4770      	bx	lr
 8006860:	e000ed00 	.word	0xe000ed00
 8006864:	05fa0000 	.word	0x05fa0000

08006868 <__NVIC_GetPriorityGrouping>:
{
 8006868:	b480      	push	{r7}
 800686a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800686c:	4b04      	ldr	r3, [pc, #16]	@ (8006880 <__NVIC_GetPriorityGrouping+0x18>)
 800686e:	68db      	ldr	r3, [r3, #12]
 8006870:	0a1b      	lsrs	r3, r3, #8
 8006872:	f003 0307 	and.w	r3, r3, #7
}
 8006876:	4618      	mov	r0, r3
 8006878:	46bd      	mov	sp, r7
 800687a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800687e:	4770      	bx	lr
 8006880:	e000ed00 	.word	0xe000ed00

08006884 <__NVIC_EnableIRQ>:
{
 8006884:	b480      	push	{r7}
 8006886:	b083      	sub	sp, #12
 8006888:	af00      	add	r7, sp, #0
 800688a:	4603      	mov	r3, r0
 800688c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800688e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006892:	2b00      	cmp	r3, #0
 8006894:	db0b      	blt.n	80068ae <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006896:	88fb      	ldrh	r3, [r7, #6]
 8006898:	f003 021f 	and.w	r2, r3, #31
 800689c:	4907      	ldr	r1, [pc, #28]	@ (80068bc <__NVIC_EnableIRQ+0x38>)
 800689e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80068a2:	095b      	lsrs	r3, r3, #5
 80068a4:	2001      	movs	r0, #1
 80068a6:	fa00 f202 	lsl.w	r2, r0, r2
 80068aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80068ae:	bf00      	nop
 80068b0:	370c      	adds	r7, #12
 80068b2:	46bd      	mov	sp, r7
 80068b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b8:	4770      	bx	lr
 80068ba:	bf00      	nop
 80068bc:	e000e100 	.word	0xe000e100

080068c0 <__NVIC_SetPriority>:
{
 80068c0:	b480      	push	{r7}
 80068c2:	b083      	sub	sp, #12
 80068c4:	af00      	add	r7, sp, #0
 80068c6:	4603      	mov	r3, r0
 80068c8:	6039      	str	r1, [r7, #0]
 80068ca:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80068cc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	db0a      	blt.n	80068ea <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80068d4:	683b      	ldr	r3, [r7, #0]
 80068d6:	b2da      	uxtb	r2, r3
 80068d8:	490c      	ldr	r1, [pc, #48]	@ (800690c <__NVIC_SetPriority+0x4c>)
 80068da:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80068de:	0112      	lsls	r2, r2, #4
 80068e0:	b2d2      	uxtb	r2, r2
 80068e2:	440b      	add	r3, r1
 80068e4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80068e8:	e00a      	b.n	8006900 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80068ea:	683b      	ldr	r3, [r7, #0]
 80068ec:	b2da      	uxtb	r2, r3
 80068ee:	4908      	ldr	r1, [pc, #32]	@ (8006910 <__NVIC_SetPriority+0x50>)
 80068f0:	88fb      	ldrh	r3, [r7, #6]
 80068f2:	f003 030f 	and.w	r3, r3, #15
 80068f6:	3b04      	subs	r3, #4
 80068f8:	0112      	lsls	r2, r2, #4
 80068fa:	b2d2      	uxtb	r2, r2
 80068fc:	440b      	add	r3, r1
 80068fe:	761a      	strb	r2, [r3, #24]
}
 8006900:	bf00      	nop
 8006902:	370c      	adds	r7, #12
 8006904:	46bd      	mov	sp, r7
 8006906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800690a:	4770      	bx	lr
 800690c:	e000e100 	.word	0xe000e100
 8006910:	e000ed00 	.word	0xe000ed00

08006914 <NVIC_EncodePriority>:
{
 8006914:	b480      	push	{r7}
 8006916:	b089      	sub	sp, #36	@ 0x24
 8006918:	af00      	add	r7, sp, #0
 800691a:	60f8      	str	r0, [r7, #12]
 800691c:	60b9      	str	r1, [r7, #8]
 800691e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	f003 0307 	and.w	r3, r3, #7
 8006926:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006928:	69fb      	ldr	r3, [r7, #28]
 800692a:	f1c3 0307 	rsb	r3, r3, #7
 800692e:	2b04      	cmp	r3, #4
 8006930:	bf28      	it	cs
 8006932:	2304      	movcs	r3, #4
 8006934:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006936:	69fb      	ldr	r3, [r7, #28]
 8006938:	3304      	adds	r3, #4
 800693a:	2b06      	cmp	r3, #6
 800693c:	d902      	bls.n	8006944 <NVIC_EncodePriority+0x30>
 800693e:	69fb      	ldr	r3, [r7, #28]
 8006940:	3b03      	subs	r3, #3
 8006942:	e000      	b.n	8006946 <NVIC_EncodePriority+0x32>
 8006944:	2300      	movs	r3, #0
 8006946:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006948:	f04f 32ff 	mov.w	r2, #4294967295
 800694c:	69bb      	ldr	r3, [r7, #24]
 800694e:	fa02 f303 	lsl.w	r3, r2, r3
 8006952:	43da      	mvns	r2, r3
 8006954:	68bb      	ldr	r3, [r7, #8]
 8006956:	401a      	ands	r2, r3
 8006958:	697b      	ldr	r3, [r7, #20]
 800695a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800695c:	f04f 31ff 	mov.w	r1, #4294967295
 8006960:	697b      	ldr	r3, [r7, #20]
 8006962:	fa01 f303 	lsl.w	r3, r1, r3
 8006966:	43d9      	mvns	r1, r3
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800696c:	4313      	orrs	r3, r2
}
 800696e:	4618      	mov	r0, r3
 8006970:	3724      	adds	r7, #36	@ 0x24
 8006972:	46bd      	mov	sp, r7
 8006974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006978:	4770      	bx	lr
	...

0800697c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800697c:	b580      	push	{r7, lr}
 800697e:	b082      	sub	sp, #8
 8006980:	af00      	add	r7, sp, #0
 8006982:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	3b01      	subs	r3, #1
 8006988:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800698c:	d301      	bcc.n	8006992 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800698e:	2301      	movs	r3, #1
 8006990:	e00f      	b.n	80069b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006992:	4a0a      	ldr	r2, [pc, #40]	@ (80069bc <SysTick_Config+0x40>)
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	3b01      	subs	r3, #1
 8006998:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800699a:	210f      	movs	r1, #15
 800699c:	f04f 30ff 	mov.w	r0, #4294967295
 80069a0:	f7ff ff8e 	bl	80068c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80069a4:	4b05      	ldr	r3, [pc, #20]	@ (80069bc <SysTick_Config+0x40>)
 80069a6:	2200      	movs	r2, #0
 80069a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80069aa:	4b04      	ldr	r3, [pc, #16]	@ (80069bc <SysTick_Config+0x40>)
 80069ac:	2207      	movs	r2, #7
 80069ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80069b0:	2300      	movs	r3, #0
}
 80069b2:	4618      	mov	r0, r3
 80069b4:	3708      	adds	r7, #8
 80069b6:	46bd      	mov	sp, r7
 80069b8:	bd80      	pop	{r7, pc}
 80069ba:	bf00      	nop
 80069bc:	e000e010 	.word	0xe000e010

080069c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80069c0:	b580      	push	{r7, lr}
 80069c2:	b082      	sub	sp, #8
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80069c8:	6878      	ldr	r0, [r7, #4]
 80069ca:	f7ff ff29 	bl	8006820 <__NVIC_SetPriorityGrouping>
}
 80069ce:	bf00      	nop
 80069d0:	3708      	adds	r7, #8
 80069d2:	46bd      	mov	sp, r7
 80069d4:	bd80      	pop	{r7, pc}

080069d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80069d6:	b580      	push	{r7, lr}
 80069d8:	b086      	sub	sp, #24
 80069da:	af00      	add	r7, sp, #0
 80069dc:	4603      	mov	r3, r0
 80069de:	60b9      	str	r1, [r7, #8]
 80069e0:	607a      	str	r2, [r7, #4]
 80069e2:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80069e4:	f7ff ff40 	bl	8006868 <__NVIC_GetPriorityGrouping>
 80069e8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80069ea:	687a      	ldr	r2, [r7, #4]
 80069ec:	68b9      	ldr	r1, [r7, #8]
 80069ee:	6978      	ldr	r0, [r7, #20]
 80069f0:	f7ff ff90 	bl	8006914 <NVIC_EncodePriority>
 80069f4:	4602      	mov	r2, r0
 80069f6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80069fa:	4611      	mov	r1, r2
 80069fc:	4618      	mov	r0, r3
 80069fe:	f7ff ff5f 	bl	80068c0 <__NVIC_SetPriority>
}
 8006a02:	bf00      	nop
 8006a04:	3718      	adds	r7, #24
 8006a06:	46bd      	mov	sp, r7
 8006a08:	bd80      	pop	{r7, pc}

08006a0a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006a0a:	b580      	push	{r7, lr}
 8006a0c:	b082      	sub	sp, #8
 8006a0e:	af00      	add	r7, sp, #0
 8006a10:	4603      	mov	r3, r0
 8006a12:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006a14:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006a18:	4618      	mov	r0, r3
 8006a1a:	f7ff ff33 	bl	8006884 <__NVIC_EnableIRQ>
}
 8006a1e:	bf00      	nop
 8006a20:	3708      	adds	r7, #8
 8006a22:	46bd      	mov	sp, r7
 8006a24:	bd80      	pop	{r7, pc}

08006a26 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006a26:	b580      	push	{r7, lr}
 8006a28:	b082      	sub	sp, #8
 8006a2a:	af00      	add	r7, sp, #0
 8006a2c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006a2e:	6878      	ldr	r0, [r7, #4]
 8006a30:	f7ff ffa4 	bl	800697c <SysTick_Config>
 8006a34:	4603      	mov	r3, r0
}
 8006a36:	4618      	mov	r0, r3
 8006a38:	3708      	adds	r7, #8
 8006a3a:	46bd      	mov	sp, r7
 8006a3c:	bd80      	pop	{r7, pc}
	...

08006a40 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8006a40:	b480      	push	{r7}
 8006a42:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8006a44:	f3bf 8f5f 	dmb	sy
}
 8006a48:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8006a4a:	4b07      	ldr	r3, [pc, #28]	@ (8006a68 <HAL_MPU_Disable+0x28>)
 8006a4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a4e:	4a06      	ldr	r2, [pc, #24]	@ (8006a68 <HAL_MPU_Disable+0x28>)
 8006a50:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006a54:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8006a56:	4b05      	ldr	r3, [pc, #20]	@ (8006a6c <HAL_MPU_Disable+0x2c>)
 8006a58:	2200      	movs	r2, #0
 8006a5a:	605a      	str	r2, [r3, #4]
}
 8006a5c:	bf00      	nop
 8006a5e:	46bd      	mov	sp, r7
 8006a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a64:	4770      	bx	lr
 8006a66:	bf00      	nop
 8006a68:	e000ed00 	.word	0xe000ed00
 8006a6c:	e000ed90 	.word	0xe000ed90

08006a70 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8006a70:	b480      	push	{r7}
 8006a72:	b083      	sub	sp, #12
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8006a78:	4a0b      	ldr	r2, [pc, #44]	@ (8006aa8 <HAL_MPU_Enable+0x38>)
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	f043 0301 	orr.w	r3, r3, #1
 8006a80:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8006a82:	4b0a      	ldr	r3, [pc, #40]	@ (8006aac <HAL_MPU_Enable+0x3c>)
 8006a84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a86:	4a09      	ldr	r2, [pc, #36]	@ (8006aac <HAL_MPU_Enable+0x3c>)
 8006a88:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006a8c:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8006a8e:	f3bf 8f4f 	dsb	sy
}
 8006a92:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8006a94:	f3bf 8f6f 	isb	sy
}
 8006a98:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8006a9a:	bf00      	nop
 8006a9c:	370c      	adds	r7, #12
 8006a9e:	46bd      	mov	sp, r7
 8006aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa4:	4770      	bx	lr
 8006aa6:	bf00      	nop
 8006aa8:	e000ed90 	.word	0xe000ed90
 8006aac:	e000ed00 	.word	0xe000ed00

08006ab0 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8006ab0:	b480      	push	{r7}
 8006ab2:	b083      	sub	sp, #12
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	785a      	ldrb	r2, [r3, #1]
 8006abc:	4b1b      	ldr	r3, [pc, #108]	@ (8006b2c <HAL_MPU_ConfigRegion+0x7c>)
 8006abe:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8006ac0:	4b1a      	ldr	r3, [pc, #104]	@ (8006b2c <HAL_MPU_ConfigRegion+0x7c>)
 8006ac2:	691b      	ldr	r3, [r3, #16]
 8006ac4:	4a19      	ldr	r2, [pc, #100]	@ (8006b2c <HAL_MPU_ConfigRegion+0x7c>)
 8006ac6:	f023 0301 	bic.w	r3, r3, #1
 8006aca:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8006acc:	4a17      	ldr	r2, [pc, #92]	@ (8006b2c <HAL_MPU_ConfigRegion+0x7c>)
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	685b      	ldr	r3, [r3, #4]
 8006ad2:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	7b1b      	ldrb	r3, [r3, #12]
 8006ad8:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	7adb      	ldrb	r3, [r3, #11]
 8006ade:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8006ae0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	7a9b      	ldrb	r3, [r3, #10]
 8006ae6:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8006ae8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	7b5b      	ldrb	r3, [r3, #13]
 8006aee:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8006af0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	7b9b      	ldrb	r3, [r3, #14]
 8006af6:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8006af8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	7bdb      	ldrb	r3, [r3, #15]
 8006afe:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8006b00:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	7a5b      	ldrb	r3, [r3, #9]
 8006b06:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8006b08:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	7a1b      	ldrb	r3, [r3, #8]
 8006b0e:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8006b10:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8006b12:	687a      	ldr	r2, [r7, #4]
 8006b14:	7812      	ldrb	r2, [r2, #0]
 8006b16:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8006b18:	4a04      	ldr	r2, [pc, #16]	@ (8006b2c <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8006b1a:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8006b1c:	6113      	str	r3, [r2, #16]
}
 8006b1e:	bf00      	nop
 8006b20:	370c      	adds	r7, #12
 8006b22:	46bd      	mov	sp, r7
 8006b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b28:	4770      	bx	lr
 8006b2a:	bf00      	nop
 8006b2c:	e000ed90 	.word	0xe000ed90

08006b30 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006b30:	b580      	push	{r7, lr}
 8006b32:	b086      	sub	sp, #24
 8006b34:	af00      	add	r7, sp, #0
 8006b36:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8006b38:	f7ff fe36 	bl	80067a8 <HAL_GetTick>
 8006b3c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d101      	bne.n	8006b48 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8006b44:	2301      	movs	r3, #1
 8006b46:	e316      	b.n	8007176 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	4a66      	ldr	r2, [pc, #408]	@ (8006ce8 <HAL_DMA_Init+0x1b8>)
 8006b4e:	4293      	cmp	r3, r2
 8006b50:	d04a      	beq.n	8006be8 <HAL_DMA_Init+0xb8>
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	4a65      	ldr	r2, [pc, #404]	@ (8006cec <HAL_DMA_Init+0x1bc>)
 8006b58:	4293      	cmp	r3, r2
 8006b5a:	d045      	beq.n	8006be8 <HAL_DMA_Init+0xb8>
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	4a63      	ldr	r2, [pc, #396]	@ (8006cf0 <HAL_DMA_Init+0x1c0>)
 8006b62:	4293      	cmp	r3, r2
 8006b64:	d040      	beq.n	8006be8 <HAL_DMA_Init+0xb8>
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	4a62      	ldr	r2, [pc, #392]	@ (8006cf4 <HAL_DMA_Init+0x1c4>)
 8006b6c:	4293      	cmp	r3, r2
 8006b6e:	d03b      	beq.n	8006be8 <HAL_DMA_Init+0xb8>
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	4a60      	ldr	r2, [pc, #384]	@ (8006cf8 <HAL_DMA_Init+0x1c8>)
 8006b76:	4293      	cmp	r3, r2
 8006b78:	d036      	beq.n	8006be8 <HAL_DMA_Init+0xb8>
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	4a5f      	ldr	r2, [pc, #380]	@ (8006cfc <HAL_DMA_Init+0x1cc>)
 8006b80:	4293      	cmp	r3, r2
 8006b82:	d031      	beq.n	8006be8 <HAL_DMA_Init+0xb8>
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	4a5d      	ldr	r2, [pc, #372]	@ (8006d00 <HAL_DMA_Init+0x1d0>)
 8006b8a:	4293      	cmp	r3, r2
 8006b8c:	d02c      	beq.n	8006be8 <HAL_DMA_Init+0xb8>
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	4a5c      	ldr	r2, [pc, #368]	@ (8006d04 <HAL_DMA_Init+0x1d4>)
 8006b94:	4293      	cmp	r3, r2
 8006b96:	d027      	beq.n	8006be8 <HAL_DMA_Init+0xb8>
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	4a5a      	ldr	r2, [pc, #360]	@ (8006d08 <HAL_DMA_Init+0x1d8>)
 8006b9e:	4293      	cmp	r3, r2
 8006ba0:	d022      	beq.n	8006be8 <HAL_DMA_Init+0xb8>
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	4a59      	ldr	r2, [pc, #356]	@ (8006d0c <HAL_DMA_Init+0x1dc>)
 8006ba8:	4293      	cmp	r3, r2
 8006baa:	d01d      	beq.n	8006be8 <HAL_DMA_Init+0xb8>
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	4a57      	ldr	r2, [pc, #348]	@ (8006d10 <HAL_DMA_Init+0x1e0>)
 8006bb2:	4293      	cmp	r3, r2
 8006bb4:	d018      	beq.n	8006be8 <HAL_DMA_Init+0xb8>
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	4a56      	ldr	r2, [pc, #344]	@ (8006d14 <HAL_DMA_Init+0x1e4>)
 8006bbc:	4293      	cmp	r3, r2
 8006bbe:	d013      	beq.n	8006be8 <HAL_DMA_Init+0xb8>
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	4a54      	ldr	r2, [pc, #336]	@ (8006d18 <HAL_DMA_Init+0x1e8>)
 8006bc6:	4293      	cmp	r3, r2
 8006bc8:	d00e      	beq.n	8006be8 <HAL_DMA_Init+0xb8>
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	4a53      	ldr	r2, [pc, #332]	@ (8006d1c <HAL_DMA_Init+0x1ec>)
 8006bd0:	4293      	cmp	r3, r2
 8006bd2:	d009      	beq.n	8006be8 <HAL_DMA_Init+0xb8>
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	4a51      	ldr	r2, [pc, #324]	@ (8006d20 <HAL_DMA_Init+0x1f0>)
 8006bda:	4293      	cmp	r3, r2
 8006bdc:	d004      	beq.n	8006be8 <HAL_DMA_Init+0xb8>
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	4a50      	ldr	r2, [pc, #320]	@ (8006d24 <HAL_DMA_Init+0x1f4>)
 8006be4:	4293      	cmp	r3, r2
 8006be6:	d101      	bne.n	8006bec <HAL_DMA_Init+0xbc>
 8006be8:	2301      	movs	r3, #1
 8006bea:	e000      	b.n	8006bee <HAL_DMA_Init+0xbe>
 8006bec:	2300      	movs	r3, #0
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	f000 813b 	beq.w	8006e6a <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	2202      	movs	r2, #2
 8006bf8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	2200      	movs	r2, #0
 8006c00:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	4a37      	ldr	r2, [pc, #220]	@ (8006ce8 <HAL_DMA_Init+0x1b8>)
 8006c0a:	4293      	cmp	r3, r2
 8006c0c:	d04a      	beq.n	8006ca4 <HAL_DMA_Init+0x174>
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	4a36      	ldr	r2, [pc, #216]	@ (8006cec <HAL_DMA_Init+0x1bc>)
 8006c14:	4293      	cmp	r3, r2
 8006c16:	d045      	beq.n	8006ca4 <HAL_DMA_Init+0x174>
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	4a34      	ldr	r2, [pc, #208]	@ (8006cf0 <HAL_DMA_Init+0x1c0>)
 8006c1e:	4293      	cmp	r3, r2
 8006c20:	d040      	beq.n	8006ca4 <HAL_DMA_Init+0x174>
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	4a33      	ldr	r2, [pc, #204]	@ (8006cf4 <HAL_DMA_Init+0x1c4>)
 8006c28:	4293      	cmp	r3, r2
 8006c2a:	d03b      	beq.n	8006ca4 <HAL_DMA_Init+0x174>
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	4a31      	ldr	r2, [pc, #196]	@ (8006cf8 <HAL_DMA_Init+0x1c8>)
 8006c32:	4293      	cmp	r3, r2
 8006c34:	d036      	beq.n	8006ca4 <HAL_DMA_Init+0x174>
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	4a30      	ldr	r2, [pc, #192]	@ (8006cfc <HAL_DMA_Init+0x1cc>)
 8006c3c:	4293      	cmp	r3, r2
 8006c3e:	d031      	beq.n	8006ca4 <HAL_DMA_Init+0x174>
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	4a2e      	ldr	r2, [pc, #184]	@ (8006d00 <HAL_DMA_Init+0x1d0>)
 8006c46:	4293      	cmp	r3, r2
 8006c48:	d02c      	beq.n	8006ca4 <HAL_DMA_Init+0x174>
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	4a2d      	ldr	r2, [pc, #180]	@ (8006d04 <HAL_DMA_Init+0x1d4>)
 8006c50:	4293      	cmp	r3, r2
 8006c52:	d027      	beq.n	8006ca4 <HAL_DMA_Init+0x174>
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	4a2b      	ldr	r2, [pc, #172]	@ (8006d08 <HAL_DMA_Init+0x1d8>)
 8006c5a:	4293      	cmp	r3, r2
 8006c5c:	d022      	beq.n	8006ca4 <HAL_DMA_Init+0x174>
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	4a2a      	ldr	r2, [pc, #168]	@ (8006d0c <HAL_DMA_Init+0x1dc>)
 8006c64:	4293      	cmp	r3, r2
 8006c66:	d01d      	beq.n	8006ca4 <HAL_DMA_Init+0x174>
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	4a28      	ldr	r2, [pc, #160]	@ (8006d10 <HAL_DMA_Init+0x1e0>)
 8006c6e:	4293      	cmp	r3, r2
 8006c70:	d018      	beq.n	8006ca4 <HAL_DMA_Init+0x174>
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	4a27      	ldr	r2, [pc, #156]	@ (8006d14 <HAL_DMA_Init+0x1e4>)
 8006c78:	4293      	cmp	r3, r2
 8006c7a:	d013      	beq.n	8006ca4 <HAL_DMA_Init+0x174>
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	4a25      	ldr	r2, [pc, #148]	@ (8006d18 <HAL_DMA_Init+0x1e8>)
 8006c82:	4293      	cmp	r3, r2
 8006c84:	d00e      	beq.n	8006ca4 <HAL_DMA_Init+0x174>
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	4a24      	ldr	r2, [pc, #144]	@ (8006d1c <HAL_DMA_Init+0x1ec>)
 8006c8c:	4293      	cmp	r3, r2
 8006c8e:	d009      	beq.n	8006ca4 <HAL_DMA_Init+0x174>
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	4a22      	ldr	r2, [pc, #136]	@ (8006d20 <HAL_DMA_Init+0x1f0>)
 8006c96:	4293      	cmp	r3, r2
 8006c98:	d004      	beq.n	8006ca4 <HAL_DMA_Init+0x174>
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	4a21      	ldr	r2, [pc, #132]	@ (8006d24 <HAL_DMA_Init+0x1f4>)
 8006ca0:	4293      	cmp	r3, r2
 8006ca2:	d108      	bne.n	8006cb6 <HAL_DMA_Init+0x186>
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	681a      	ldr	r2, [r3, #0]
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	f022 0201 	bic.w	r2, r2, #1
 8006cb2:	601a      	str	r2, [r3, #0]
 8006cb4:	e007      	b.n	8006cc6 <HAL_DMA_Init+0x196>
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	681a      	ldr	r2, [r3, #0]
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	f022 0201 	bic.w	r2, r2, #1
 8006cc4:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8006cc6:	e02f      	b.n	8006d28 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006cc8:	f7ff fd6e 	bl	80067a8 <HAL_GetTick>
 8006ccc:	4602      	mov	r2, r0
 8006cce:	693b      	ldr	r3, [r7, #16]
 8006cd0:	1ad3      	subs	r3, r2, r3
 8006cd2:	2b05      	cmp	r3, #5
 8006cd4:	d928      	bls.n	8006d28 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	2220      	movs	r2, #32
 8006cda:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	2203      	movs	r2, #3
 8006ce0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8006ce4:	2301      	movs	r3, #1
 8006ce6:	e246      	b.n	8007176 <HAL_DMA_Init+0x646>
 8006ce8:	40020010 	.word	0x40020010
 8006cec:	40020028 	.word	0x40020028
 8006cf0:	40020040 	.word	0x40020040
 8006cf4:	40020058 	.word	0x40020058
 8006cf8:	40020070 	.word	0x40020070
 8006cfc:	40020088 	.word	0x40020088
 8006d00:	400200a0 	.word	0x400200a0
 8006d04:	400200b8 	.word	0x400200b8
 8006d08:	40020410 	.word	0x40020410
 8006d0c:	40020428 	.word	0x40020428
 8006d10:	40020440 	.word	0x40020440
 8006d14:	40020458 	.word	0x40020458
 8006d18:	40020470 	.word	0x40020470
 8006d1c:	40020488 	.word	0x40020488
 8006d20:	400204a0 	.word	0x400204a0
 8006d24:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	f003 0301 	and.w	r3, r3, #1
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d1c8      	bne.n	8006cc8 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8006d3e:	697a      	ldr	r2, [r7, #20]
 8006d40:	4b83      	ldr	r3, [pc, #524]	@ (8006f50 <HAL_DMA_Init+0x420>)
 8006d42:	4013      	ands	r3, r2
 8006d44:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8006d4e:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	691b      	ldr	r3, [r3, #16]
 8006d54:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006d5a:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	699b      	ldr	r3, [r3, #24]
 8006d60:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006d66:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	6a1b      	ldr	r3, [r3, #32]
 8006d6c:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8006d6e:	697a      	ldr	r2, [r7, #20]
 8006d70:	4313      	orrs	r3, r2
 8006d72:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d78:	2b04      	cmp	r3, #4
 8006d7a:	d107      	bne.n	8006d8c <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d84:	4313      	orrs	r3, r2
 8006d86:	697a      	ldr	r2, [r7, #20]
 8006d88:	4313      	orrs	r3, r2
 8006d8a:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8006d8c:	4b71      	ldr	r3, [pc, #452]	@ (8006f54 <HAL_DMA_Init+0x424>)
 8006d8e:	681a      	ldr	r2, [r3, #0]
 8006d90:	4b71      	ldr	r3, [pc, #452]	@ (8006f58 <HAL_DMA_Init+0x428>)
 8006d92:	4013      	ands	r3, r2
 8006d94:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006d98:	d328      	bcc.n	8006dec <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	685b      	ldr	r3, [r3, #4]
 8006d9e:	2b28      	cmp	r3, #40	@ 0x28
 8006da0:	d903      	bls.n	8006daa <HAL_DMA_Init+0x27a>
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	685b      	ldr	r3, [r3, #4]
 8006da6:	2b2e      	cmp	r3, #46	@ 0x2e
 8006da8:	d917      	bls.n	8006dda <HAL_DMA_Init+0x2aa>
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	685b      	ldr	r3, [r3, #4]
 8006dae:	2b3e      	cmp	r3, #62	@ 0x3e
 8006db0:	d903      	bls.n	8006dba <HAL_DMA_Init+0x28a>
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	685b      	ldr	r3, [r3, #4]
 8006db6:	2b42      	cmp	r3, #66	@ 0x42
 8006db8:	d90f      	bls.n	8006dda <HAL_DMA_Init+0x2aa>
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	685b      	ldr	r3, [r3, #4]
 8006dbe:	2b46      	cmp	r3, #70	@ 0x46
 8006dc0:	d903      	bls.n	8006dca <HAL_DMA_Init+0x29a>
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	685b      	ldr	r3, [r3, #4]
 8006dc6:	2b48      	cmp	r3, #72	@ 0x48
 8006dc8:	d907      	bls.n	8006dda <HAL_DMA_Init+0x2aa>
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	685b      	ldr	r3, [r3, #4]
 8006dce:	2b4e      	cmp	r3, #78	@ 0x4e
 8006dd0:	d905      	bls.n	8006dde <HAL_DMA_Init+0x2ae>
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	685b      	ldr	r3, [r3, #4]
 8006dd6:	2b52      	cmp	r3, #82	@ 0x52
 8006dd8:	d801      	bhi.n	8006dde <HAL_DMA_Init+0x2ae>
 8006dda:	2301      	movs	r3, #1
 8006ddc:	e000      	b.n	8006de0 <HAL_DMA_Init+0x2b0>
 8006dde:	2300      	movs	r3, #0
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d003      	beq.n	8006dec <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8006de4:	697b      	ldr	r3, [r7, #20]
 8006de6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006dea:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	697a      	ldr	r2, [r7, #20]
 8006df2:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	695b      	ldr	r3, [r3, #20]
 8006dfa:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006dfc:	697b      	ldr	r3, [r7, #20]
 8006dfe:	f023 0307 	bic.w	r3, r3, #7
 8006e02:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e08:	697a      	ldr	r2, [r7, #20]
 8006e0a:	4313      	orrs	r3, r2
 8006e0c:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e12:	2b04      	cmp	r3, #4
 8006e14:	d117      	bne.n	8006e46 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e1a:	697a      	ldr	r2, [r7, #20]
 8006e1c:	4313      	orrs	r3, r2
 8006e1e:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d00e      	beq.n	8006e46 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8006e28:	6878      	ldr	r0, [r7, #4]
 8006e2a:	f002 fb4d 	bl	80094c8 <DMA_CheckFifoParam>
 8006e2e:	4603      	mov	r3, r0
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d008      	beq.n	8006e46 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	2240      	movs	r2, #64	@ 0x40
 8006e38:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	2201      	movs	r2, #1
 8006e3e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8006e42:	2301      	movs	r3, #1
 8006e44:	e197      	b.n	8007176 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	697a      	ldr	r2, [r7, #20]
 8006e4c:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006e4e:	6878      	ldr	r0, [r7, #4]
 8006e50:	f002 fa88 	bl	8009364 <DMA_CalcBaseAndBitshift>
 8006e54:	4603      	mov	r3, r0
 8006e56:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e5c:	f003 031f 	and.w	r3, r3, #31
 8006e60:	223f      	movs	r2, #63	@ 0x3f
 8006e62:	409a      	lsls	r2, r3
 8006e64:	68bb      	ldr	r3, [r7, #8]
 8006e66:	609a      	str	r2, [r3, #8]
 8006e68:	e0cd      	b.n	8007006 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	4a3b      	ldr	r2, [pc, #236]	@ (8006f5c <HAL_DMA_Init+0x42c>)
 8006e70:	4293      	cmp	r3, r2
 8006e72:	d022      	beq.n	8006eba <HAL_DMA_Init+0x38a>
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	4a39      	ldr	r2, [pc, #228]	@ (8006f60 <HAL_DMA_Init+0x430>)
 8006e7a:	4293      	cmp	r3, r2
 8006e7c:	d01d      	beq.n	8006eba <HAL_DMA_Init+0x38a>
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	4a38      	ldr	r2, [pc, #224]	@ (8006f64 <HAL_DMA_Init+0x434>)
 8006e84:	4293      	cmp	r3, r2
 8006e86:	d018      	beq.n	8006eba <HAL_DMA_Init+0x38a>
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	4a36      	ldr	r2, [pc, #216]	@ (8006f68 <HAL_DMA_Init+0x438>)
 8006e8e:	4293      	cmp	r3, r2
 8006e90:	d013      	beq.n	8006eba <HAL_DMA_Init+0x38a>
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	4a35      	ldr	r2, [pc, #212]	@ (8006f6c <HAL_DMA_Init+0x43c>)
 8006e98:	4293      	cmp	r3, r2
 8006e9a:	d00e      	beq.n	8006eba <HAL_DMA_Init+0x38a>
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	4a33      	ldr	r2, [pc, #204]	@ (8006f70 <HAL_DMA_Init+0x440>)
 8006ea2:	4293      	cmp	r3, r2
 8006ea4:	d009      	beq.n	8006eba <HAL_DMA_Init+0x38a>
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	4a32      	ldr	r2, [pc, #200]	@ (8006f74 <HAL_DMA_Init+0x444>)
 8006eac:	4293      	cmp	r3, r2
 8006eae:	d004      	beq.n	8006eba <HAL_DMA_Init+0x38a>
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	4a30      	ldr	r2, [pc, #192]	@ (8006f78 <HAL_DMA_Init+0x448>)
 8006eb6:	4293      	cmp	r3, r2
 8006eb8:	d101      	bne.n	8006ebe <HAL_DMA_Init+0x38e>
 8006eba:	2301      	movs	r3, #1
 8006ebc:	e000      	b.n	8006ec0 <HAL_DMA_Init+0x390>
 8006ebe:	2300      	movs	r3, #0
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	f000 8097 	beq.w	8006ff4 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	4a24      	ldr	r2, [pc, #144]	@ (8006f5c <HAL_DMA_Init+0x42c>)
 8006ecc:	4293      	cmp	r3, r2
 8006ece:	d021      	beq.n	8006f14 <HAL_DMA_Init+0x3e4>
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	4a22      	ldr	r2, [pc, #136]	@ (8006f60 <HAL_DMA_Init+0x430>)
 8006ed6:	4293      	cmp	r3, r2
 8006ed8:	d01c      	beq.n	8006f14 <HAL_DMA_Init+0x3e4>
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	4a21      	ldr	r2, [pc, #132]	@ (8006f64 <HAL_DMA_Init+0x434>)
 8006ee0:	4293      	cmp	r3, r2
 8006ee2:	d017      	beq.n	8006f14 <HAL_DMA_Init+0x3e4>
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	4a1f      	ldr	r2, [pc, #124]	@ (8006f68 <HAL_DMA_Init+0x438>)
 8006eea:	4293      	cmp	r3, r2
 8006eec:	d012      	beq.n	8006f14 <HAL_DMA_Init+0x3e4>
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	4a1e      	ldr	r2, [pc, #120]	@ (8006f6c <HAL_DMA_Init+0x43c>)
 8006ef4:	4293      	cmp	r3, r2
 8006ef6:	d00d      	beq.n	8006f14 <HAL_DMA_Init+0x3e4>
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	4a1c      	ldr	r2, [pc, #112]	@ (8006f70 <HAL_DMA_Init+0x440>)
 8006efe:	4293      	cmp	r3, r2
 8006f00:	d008      	beq.n	8006f14 <HAL_DMA_Init+0x3e4>
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	4a1b      	ldr	r2, [pc, #108]	@ (8006f74 <HAL_DMA_Init+0x444>)
 8006f08:	4293      	cmp	r3, r2
 8006f0a:	d003      	beq.n	8006f14 <HAL_DMA_Init+0x3e4>
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	4a19      	ldr	r2, [pc, #100]	@ (8006f78 <HAL_DMA_Init+0x448>)
 8006f12:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	2202      	movs	r2, #2
 8006f18:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	2200      	movs	r2, #0
 8006f20:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8006f2c:	697a      	ldr	r2, [r7, #20]
 8006f2e:	4b13      	ldr	r3, [pc, #76]	@ (8006f7c <HAL_DMA_Init+0x44c>)
 8006f30:	4013      	ands	r3, r2
 8006f32:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	689b      	ldr	r3, [r3, #8]
 8006f38:	2b40      	cmp	r3, #64	@ 0x40
 8006f3a:	d021      	beq.n	8006f80 <HAL_DMA_Init+0x450>
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	689b      	ldr	r3, [r3, #8]
 8006f40:	2b80      	cmp	r3, #128	@ 0x80
 8006f42:	d102      	bne.n	8006f4a <HAL_DMA_Init+0x41a>
 8006f44:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8006f48:	e01b      	b.n	8006f82 <HAL_DMA_Init+0x452>
 8006f4a:	2300      	movs	r3, #0
 8006f4c:	e019      	b.n	8006f82 <HAL_DMA_Init+0x452>
 8006f4e:	bf00      	nop
 8006f50:	fe10803f 	.word	0xfe10803f
 8006f54:	5c001000 	.word	0x5c001000
 8006f58:	ffff0000 	.word	0xffff0000
 8006f5c:	58025408 	.word	0x58025408
 8006f60:	5802541c 	.word	0x5802541c
 8006f64:	58025430 	.word	0x58025430
 8006f68:	58025444 	.word	0x58025444
 8006f6c:	58025458 	.word	0x58025458
 8006f70:	5802546c 	.word	0x5802546c
 8006f74:	58025480 	.word	0x58025480
 8006f78:	58025494 	.word	0x58025494
 8006f7c:	fffe000f 	.word	0xfffe000f
 8006f80:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8006f82:	687a      	ldr	r2, [r7, #4]
 8006f84:	68d2      	ldr	r2, [r2, #12]
 8006f86:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8006f88:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	691b      	ldr	r3, [r3, #16]
 8006f8e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8006f90:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	695b      	ldr	r3, [r3, #20]
 8006f96:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8006f98:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	699b      	ldr	r3, [r3, #24]
 8006f9e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8006fa0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	69db      	ldr	r3, [r3, #28]
 8006fa6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8006fa8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	6a1b      	ldr	r3, [r3, #32]
 8006fae:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8006fb0:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8006fb2:	697a      	ldr	r2, [r7, #20]
 8006fb4:	4313      	orrs	r3, r2
 8006fb6:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	697a      	ldr	r2, [r7, #20]
 8006fbe:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	461a      	mov	r2, r3
 8006fc6:	4b6e      	ldr	r3, [pc, #440]	@ (8007180 <HAL_DMA_Init+0x650>)
 8006fc8:	4413      	add	r3, r2
 8006fca:	4a6e      	ldr	r2, [pc, #440]	@ (8007184 <HAL_DMA_Init+0x654>)
 8006fcc:	fba2 2303 	umull	r2, r3, r2, r3
 8006fd0:	091b      	lsrs	r3, r3, #4
 8006fd2:	009a      	lsls	r2, r3, #2
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006fd8:	6878      	ldr	r0, [r7, #4]
 8006fda:	f002 f9c3 	bl	8009364 <DMA_CalcBaseAndBitshift>
 8006fde:	4603      	mov	r3, r0
 8006fe0:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006fe6:	f003 031f 	and.w	r3, r3, #31
 8006fea:	2201      	movs	r2, #1
 8006fec:	409a      	lsls	r2, r3
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	605a      	str	r2, [r3, #4]
 8006ff2:	e008      	b.n	8007006 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	2240      	movs	r2, #64	@ 0x40
 8006ff8:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	2203      	movs	r2, #3
 8006ffe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8007002:	2301      	movs	r3, #1
 8007004:	e0b7      	b.n	8007176 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	4a5f      	ldr	r2, [pc, #380]	@ (8007188 <HAL_DMA_Init+0x658>)
 800700c:	4293      	cmp	r3, r2
 800700e:	d072      	beq.n	80070f6 <HAL_DMA_Init+0x5c6>
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	4a5d      	ldr	r2, [pc, #372]	@ (800718c <HAL_DMA_Init+0x65c>)
 8007016:	4293      	cmp	r3, r2
 8007018:	d06d      	beq.n	80070f6 <HAL_DMA_Init+0x5c6>
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	4a5c      	ldr	r2, [pc, #368]	@ (8007190 <HAL_DMA_Init+0x660>)
 8007020:	4293      	cmp	r3, r2
 8007022:	d068      	beq.n	80070f6 <HAL_DMA_Init+0x5c6>
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	4a5a      	ldr	r2, [pc, #360]	@ (8007194 <HAL_DMA_Init+0x664>)
 800702a:	4293      	cmp	r3, r2
 800702c:	d063      	beq.n	80070f6 <HAL_DMA_Init+0x5c6>
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	4a59      	ldr	r2, [pc, #356]	@ (8007198 <HAL_DMA_Init+0x668>)
 8007034:	4293      	cmp	r3, r2
 8007036:	d05e      	beq.n	80070f6 <HAL_DMA_Init+0x5c6>
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	4a57      	ldr	r2, [pc, #348]	@ (800719c <HAL_DMA_Init+0x66c>)
 800703e:	4293      	cmp	r3, r2
 8007040:	d059      	beq.n	80070f6 <HAL_DMA_Init+0x5c6>
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	4a56      	ldr	r2, [pc, #344]	@ (80071a0 <HAL_DMA_Init+0x670>)
 8007048:	4293      	cmp	r3, r2
 800704a:	d054      	beq.n	80070f6 <HAL_DMA_Init+0x5c6>
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	4a54      	ldr	r2, [pc, #336]	@ (80071a4 <HAL_DMA_Init+0x674>)
 8007052:	4293      	cmp	r3, r2
 8007054:	d04f      	beq.n	80070f6 <HAL_DMA_Init+0x5c6>
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	4a53      	ldr	r2, [pc, #332]	@ (80071a8 <HAL_DMA_Init+0x678>)
 800705c:	4293      	cmp	r3, r2
 800705e:	d04a      	beq.n	80070f6 <HAL_DMA_Init+0x5c6>
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	4a51      	ldr	r2, [pc, #324]	@ (80071ac <HAL_DMA_Init+0x67c>)
 8007066:	4293      	cmp	r3, r2
 8007068:	d045      	beq.n	80070f6 <HAL_DMA_Init+0x5c6>
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	4a50      	ldr	r2, [pc, #320]	@ (80071b0 <HAL_DMA_Init+0x680>)
 8007070:	4293      	cmp	r3, r2
 8007072:	d040      	beq.n	80070f6 <HAL_DMA_Init+0x5c6>
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	4a4e      	ldr	r2, [pc, #312]	@ (80071b4 <HAL_DMA_Init+0x684>)
 800707a:	4293      	cmp	r3, r2
 800707c:	d03b      	beq.n	80070f6 <HAL_DMA_Init+0x5c6>
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	4a4d      	ldr	r2, [pc, #308]	@ (80071b8 <HAL_DMA_Init+0x688>)
 8007084:	4293      	cmp	r3, r2
 8007086:	d036      	beq.n	80070f6 <HAL_DMA_Init+0x5c6>
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	4a4b      	ldr	r2, [pc, #300]	@ (80071bc <HAL_DMA_Init+0x68c>)
 800708e:	4293      	cmp	r3, r2
 8007090:	d031      	beq.n	80070f6 <HAL_DMA_Init+0x5c6>
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	4a4a      	ldr	r2, [pc, #296]	@ (80071c0 <HAL_DMA_Init+0x690>)
 8007098:	4293      	cmp	r3, r2
 800709a:	d02c      	beq.n	80070f6 <HAL_DMA_Init+0x5c6>
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	4a48      	ldr	r2, [pc, #288]	@ (80071c4 <HAL_DMA_Init+0x694>)
 80070a2:	4293      	cmp	r3, r2
 80070a4:	d027      	beq.n	80070f6 <HAL_DMA_Init+0x5c6>
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	4a47      	ldr	r2, [pc, #284]	@ (80071c8 <HAL_DMA_Init+0x698>)
 80070ac:	4293      	cmp	r3, r2
 80070ae:	d022      	beq.n	80070f6 <HAL_DMA_Init+0x5c6>
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	4a45      	ldr	r2, [pc, #276]	@ (80071cc <HAL_DMA_Init+0x69c>)
 80070b6:	4293      	cmp	r3, r2
 80070b8:	d01d      	beq.n	80070f6 <HAL_DMA_Init+0x5c6>
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	4a44      	ldr	r2, [pc, #272]	@ (80071d0 <HAL_DMA_Init+0x6a0>)
 80070c0:	4293      	cmp	r3, r2
 80070c2:	d018      	beq.n	80070f6 <HAL_DMA_Init+0x5c6>
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	4a42      	ldr	r2, [pc, #264]	@ (80071d4 <HAL_DMA_Init+0x6a4>)
 80070ca:	4293      	cmp	r3, r2
 80070cc:	d013      	beq.n	80070f6 <HAL_DMA_Init+0x5c6>
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	4a41      	ldr	r2, [pc, #260]	@ (80071d8 <HAL_DMA_Init+0x6a8>)
 80070d4:	4293      	cmp	r3, r2
 80070d6:	d00e      	beq.n	80070f6 <HAL_DMA_Init+0x5c6>
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	4a3f      	ldr	r2, [pc, #252]	@ (80071dc <HAL_DMA_Init+0x6ac>)
 80070de:	4293      	cmp	r3, r2
 80070e0:	d009      	beq.n	80070f6 <HAL_DMA_Init+0x5c6>
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	4a3e      	ldr	r2, [pc, #248]	@ (80071e0 <HAL_DMA_Init+0x6b0>)
 80070e8:	4293      	cmp	r3, r2
 80070ea:	d004      	beq.n	80070f6 <HAL_DMA_Init+0x5c6>
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	4a3c      	ldr	r2, [pc, #240]	@ (80071e4 <HAL_DMA_Init+0x6b4>)
 80070f2:	4293      	cmp	r3, r2
 80070f4:	d101      	bne.n	80070fa <HAL_DMA_Init+0x5ca>
 80070f6:	2301      	movs	r3, #1
 80070f8:	e000      	b.n	80070fc <HAL_DMA_Init+0x5cc>
 80070fa:	2300      	movs	r3, #0
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d032      	beq.n	8007166 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8007100:	6878      	ldr	r0, [r7, #4]
 8007102:	f002 fa5d 	bl	80095c0 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	689b      	ldr	r3, [r3, #8]
 800710a:	2b80      	cmp	r3, #128	@ 0x80
 800710c:	d102      	bne.n	8007114 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	2200      	movs	r2, #0
 8007112:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	685a      	ldr	r2, [r3, #4]
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800711c:	b2d2      	uxtb	r2, r2
 800711e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007124:	687a      	ldr	r2, [r7, #4]
 8007126:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8007128:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	685b      	ldr	r3, [r3, #4]
 800712e:	2b00      	cmp	r3, #0
 8007130:	d010      	beq.n	8007154 <HAL_DMA_Init+0x624>
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	685b      	ldr	r3, [r3, #4]
 8007136:	2b08      	cmp	r3, #8
 8007138:	d80c      	bhi.n	8007154 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800713a:	6878      	ldr	r0, [r7, #4]
 800713c:	f002 fada 	bl	80096f4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007144:	2200      	movs	r2, #0
 8007146:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800714c:	687a      	ldr	r2, [r7, #4]
 800714e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8007150:	605a      	str	r2, [r3, #4]
 8007152:	e008      	b.n	8007166 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	2200      	movs	r2, #0
 8007158:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	2200      	movs	r2, #0
 800715e:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	2200      	movs	r2, #0
 8007164:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	2200      	movs	r2, #0
 800716a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	2201      	movs	r2, #1
 8007170:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8007174:	2300      	movs	r3, #0
}
 8007176:	4618      	mov	r0, r3
 8007178:	3718      	adds	r7, #24
 800717a:	46bd      	mov	sp, r7
 800717c:	bd80      	pop	{r7, pc}
 800717e:	bf00      	nop
 8007180:	a7fdabf8 	.word	0xa7fdabf8
 8007184:	cccccccd 	.word	0xcccccccd
 8007188:	40020010 	.word	0x40020010
 800718c:	40020028 	.word	0x40020028
 8007190:	40020040 	.word	0x40020040
 8007194:	40020058 	.word	0x40020058
 8007198:	40020070 	.word	0x40020070
 800719c:	40020088 	.word	0x40020088
 80071a0:	400200a0 	.word	0x400200a0
 80071a4:	400200b8 	.word	0x400200b8
 80071a8:	40020410 	.word	0x40020410
 80071ac:	40020428 	.word	0x40020428
 80071b0:	40020440 	.word	0x40020440
 80071b4:	40020458 	.word	0x40020458
 80071b8:	40020470 	.word	0x40020470
 80071bc:	40020488 	.word	0x40020488
 80071c0:	400204a0 	.word	0x400204a0
 80071c4:	400204b8 	.word	0x400204b8
 80071c8:	58025408 	.word	0x58025408
 80071cc:	5802541c 	.word	0x5802541c
 80071d0:	58025430 	.word	0x58025430
 80071d4:	58025444 	.word	0x58025444
 80071d8:	58025458 	.word	0x58025458
 80071dc:	5802546c 	.word	0x5802546c
 80071e0:	58025480 	.word	0x58025480
 80071e4:	58025494 	.word	0x58025494

080071e8 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80071e8:	b580      	push	{r7, lr}
 80071ea:	b086      	sub	sp, #24
 80071ec:	af00      	add	r7, sp, #0
 80071ee:	60f8      	str	r0, [r7, #12]
 80071f0:	60b9      	str	r1, [r7, #8]
 80071f2:	607a      	str	r2, [r7, #4]
 80071f4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80071f6:	2300      	movs	r3, #0
 80071f8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d101      	bne.n	8007204 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8007200:	2301      	movs	r3, #1
 8007202:	e226      	b.n	8007652 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800720a:	2b01      	cmp	r3, #1
 800720c:	d101      	bne.n	8007212 <HAL_DMA_Start_IT+0x2a>
 800720e:	2302      	movs	r3, #2
 8007210:	e21f      	b.n	8007652 <HAL_DMA_Start_IT+0x46a>
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	2201      	movs	r2, #1
 8007216:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007220:	b2db      	uxtb	r3, r3
 8007222:	2b01      	cmp	r3, #1
 8007224:	f040 820a 	bne.w	800763c <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	2202      	movs	r2, #2
 800722c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	2200      	movs	r2, #0
 8007234:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	4a68      	ldr	r2, [pc, #416]	@ (80073dc <HAL_DMA_Start_IT+0x1f4>)
 800723c:	4293      	cmp	r3, r2
 800723e:	d04a      	beq.n	80072d6 <HAL_DMA_Start_IT+0xee>
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	4a66      	ldr	r2, [pc, #408]	@ (80073e0 <HAL_DMA_Start_IT+0x1f8>)
 8007246:	4293      	cmp	r3, r2
 8007248:	d045      	beq.n	80072d6 <HAL_DMA_Start_IT+0xee>
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	4a65      	ldr	r2, [pc, #404]	@ (80073e4 <HAL_DMA_Start_IT+0x1fc>)
 8007250:	4293      	cmp	r3, r2
 8007252:	d040      	beq.n	80072d6 <HAL_DMA_Start_IT+0xee>
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	4a63      	ldr	r2, [pc, #396]	@ (80073e8 <HAL_DMA_Start_IT+0x200>)
 800725a:	4293      	cmp	r3, r2
 800725c:	d03b      	beq.n	80072d6 <HAL_DMA_Start_IT+0xee>
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	4a62      	ldr	r2, [pc, #392]	@ (80073ec <HAL_DMA_Start_IT+0x204>)
 8007264:	4293      	cmp	r3, r2
 8007266:	d036      	beq.n	80072d6 <HAL_DMA_Start_IT+0xee>
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	4a60      	ldr	r2, [pc, #384]	@ (80073f0 <HAL_DMA_Start_IT+0x208>)
 800726e:	4293      	cmp	r3, r2
 8007270:	d031      	beq.n	80072d6 <HAL_DMA_Start_IT+0xee>
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	4a5f      	ldr	r2, [pc, #380]	@ (80073f4 <HAL_DMA_Start_IT+0x20c>)
 8007278:	4293      	cmp	r3, r2
 800727a:	d02c      	beq.n	80072d6 <HAL_DMA_Start_IT+0xee>
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	4a5d      	ldr	r2, [pc, #372]	@ (80073f8 <HAL_DMA_Start_IT+0x210>)
 8007282:	4293      	cmp	r3, r2
 8007284:	d027      	beq.n	80072d6 <HAL_DMA_Start_IT+0xee>
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	4a5c      	ldr	r2, [pc, #368]	@ (80073fc <HAL_DMA_Start_IT+0x214>)
 800728c:	4293      	cmp	r3, r2
 800728e:	d022      	beq.n	80072d6 <HAL_DMA_Start_IT+0xee>
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	4a5a      	ldr	r2, [pc, #360]	@ (8007400 <HAL_DMA_Start_IT+0x218>)
 8007296:	4293      	cmp	r3, r2
 8007298:	d01d      	beq.n	80072d6 <HAL_DMA_Start_IT+0xee>
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	4a59      	ldr	r2, [pc, #356]	@ (8007404 <HAL_DMA_Start_IT+0x21c>)
 80072a0:	4293      	cmp	r3, r2
 80072a2:	d018      	beq.n	80072d6 <HAL_DMA_Start_IT+0xee>
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	4a57      	ldr	r2, [pc, #348]	@ (8007408 <HAL_DMA_Start_IT+0x220>)
 80072aa:	4293      	cmp	r3, r2
 80072ac:	d013      	beq.n	80072d6 <HAL_DMA_Start_IT+0xee>
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	4a56      	ldr	r2, [pc, #344]	@ (800740c <HAL_DMA_Start_IT+0x224>)
 80072b4:	4293      	cmp	r3, r2
 80072b6:	d00e      	beq.n	80072d6 <HAL_DMA_Start_IT+0xee>
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	4a54      	ldr	r2, [pc, #336]	@ (8007410 <HAL_DMA_Start_IT+0x228>)
 80072be:	4293      	cmp	r3, r2
 80072c0:	d009      	beq.n	80072d6 <HAL_DMA_Start_IT+0xee>
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	4a53      	ldr	r2, [pc, #332]	@ (8007414 <HAL_DMA_Start_IT+0x22c>)
 80072c8:	4293      	cmp	r3, r2
 80072ca:	d004      	beq.n	80072d6 <HAL_DMA_Start_IT+0xee>
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	4a51      	ldr	r2, [pc, #324]	@ (8007418 <HAL_DMA_Start_IT+0x230>)
 80072d2:	4293      	cmp	r3, r2
 80072d4:	d108      	bne.n	80072e8 <HAL_DMA_Start_IT+0x100>
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	681a      	ldr	r2, [r3, #0]
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	f022 0201 	bic.w	r2, r2, #1
 80072e4:	601a      	str	r2, [r3, #0]
 80072e6:	e007      	b.n	80072f8 <HAL_DMA_Start_IT+0x110>
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	681a      	ldr	r2, [r3, #0]
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	f022 0201 	bic.w	r2, r2, #1
 80072f6:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80072f8:	683b      	ldr	r3, [r7, #0]
 80072fa:	687a      	ldr	r2, [r7, #4]
 80072fc:	68b9      	ldr	r1, [r7, #8]
 80072fe:	68f8      	ldr	r0, [r7, #12]
 8007300:	f001 fe84 	bl	800900c <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	4a34      	ldr	r2, [pc, #208]	@ (80073dc <HAL_DMA_Start_IT+0x1f4>)
 800730a:	4293      	cmp	r3, r2
 800730c:	d04a      	beq.n	80073a4 <HAL_DMA_Start_IT+0x1bc>
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	4a33      	ldr	r2, [pc, #204]	@ (80073e0 <HAL_DMA_Start_IT+0x1f8>)
 8007314:	4293      	cmp	r3, r2
 8007316:	d045      	beq.n	80073a4 <HAL_DMA_Start_IT+0x1bc>
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	4a31      	ldr	r2, [pc, #196]	@ (80073e4 <HAL_DMA_Start_IT+0x1fc>)
 800731e:	4293      	cmp	r3, r2
 8007320:	d040      	beq.n	80073a4 <HAL_DMA_Start_IT+0x1bc>
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	4a30      	ldr	r2, [pc, #192]	@ (80073e8 <HAL_DMA_Start_IT+0x200>)
 8007328:	4293      	cmp	r3, r2
 800732a:	d03b      	beq.n	80073a4 <HAL_DMA_Start_IT+0x1bc>
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	4a2e      	ldr	r2, [pc, #184]	@ (80073ec <HAL_DMA_Start_IT+0x204>)
 8007332:	4293      	cmp	r3, r2
 8007334:	d036      	beq.n	80073a4 <HAL_DMA_Start_IT+0x1bc>
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	4a2d      	ldr	r2, [pc, #180]	@ (80073f0 <HAL_DMA_Start_IT+0x208>)
 800733c:	4293      	cmp	r3, r2
 800733e:	d031      	beq.n	80073a4 <HAL_DMA_Start_IT+0x1bc>
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	4a2b      	ldr	r2, [pc, #172]	@ (80073f4 <HAL_DMA_Start_IT+0x20c>)
 8007346:	4293      	cmp	r3, r2
 8007348:	d02c      	beq.n	80073a4 <HAL_DMA_Start_IT+0x1bc>
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	4a2a      	ldr	r2, [pc, #168]	@ (80073f8 <HAL_DMA_Start_IT+0x210>)
 8007350:	4293      	cmp	r3, r2
 8007352:	d027      	beq.n	80073a4 <HAL_DMA_Start_IT+0x1bc>
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	4a28      	ldr	r2, [pc, #160]	@ (80073fc <HAL_DMA_Start_IT+0x214>)
 800735a:	4293      	cmp	r3, r2
 800735c:	d022      	beq.n	80073a4 <HAL_DMA_Start_IT+0x1bc>
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	4a27      	ldr	r2, [pc, #156]	@ (8007400 <HAL_DMA_Start_IT+0x218>)
 8007364:	4293      	cmp	r3, r2
 8007366:	d01d      	beq.n	80073a4 <HAL_DMA_Start_IT+0x1bc>
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	4a25      	ldr	r2, [pc, #148]	@ (8007404 <HAL_DMA_Start_IT+0x21c>)
 800736e:	4293      	cmp	r3, r2
 8007370:	d018      	beq.n	80073a4 <HAL_DMA_Start_IT+0x1bc>
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	4a24      	ldr	r2, [pc, #144]	@ (8007408 <HAL_DMA_Start_IT+0x220>)
 8007378:	4293      	cmp	r3, r2
 800737a:	d013      	beq.n	80073a4 <HAL_DMA_Start_IT+0x1bc>
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	4a22      	ldr	r2, [pc, #136]	@ (800740c <HAL_DMA_Start_IT+0x224>)
 8007382:	4293      	cmp	r3, r2
 8007384:	d00e      	beq.n	80073a4 <HAL_DMA_Start_IT+0x1bc>
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	4a21      	ldr	r2, [pc, #132]	@ (8007410 <HAL_DMA_Start_IT+0x228>)
 800738c:	4293      	cmp	r3, r2
 800738e:	d009      	beq.n	80073a4 <HAL_DMA_Start_IT+0x1bc>
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	4a1f      	ldr	r2, [pc, #124]	@ (8007414 <HAL_DMA_Start_IT+0x22c>)
 8007396:	4293      	cmp	r3, r2
 8007398:	d004      	beq.n	80073a4 <HAL_DMA_Start_IT+0x1bc>
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	4a1e      	ldr	r2, [pc, #120]	@ (8007418 <HAL_DMA_Start_IT+0x230>)
 80073a0:	4293      	cmp	r3, r2
 80073a2:	d101      	bne.n	80073a8 <HAL_DMA_Start_IT+0x1c0>
 80073a4:	2301      	movs	r3, #1
 80073a6:	e000      	b.n	80073aa <HAL_DMA_Start_IT+0x1c2>
 80073a8:	2300      	movs	r3, #0
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d036      	beq.n	800741c <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	f023 021e 	bic.w	r2, r3, #30
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	f042 0216 	orr.w	r2, r2, #22
 80073c0:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d03e      	beq.n	8007448 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	681a      	ldr	r2, [r3, #0]
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	f042 0208 	orr.w	r2, r2, #8
 80073d8:	601a      	str	r2, [r3, #0]
 80073da:	e035      	b.n	8007448 <HAL_DMA_Start_IT+0x260>
 80073dc:	40020010 	.word	0x40020010
 80073e0:	40020028 	.word	0x40020028
 80073e4:	40020040 	.word	0x40020040
 80073e8:	40020058 	.word	0x40020058
 80073ec:	40020070 	.word	0x40020070
 80073f0:	40020088 	.word	0x40020088
 80073f4:	400200a0 	.word	0x400200a0
 80073f8:	400200b8 	.word	0x400200b8
 80073fc:	40020410 	.word	0x40020410
 8007400:	40020428 	.word	0x40020428
 8007404:	40020440 	.word	0x40020440
 8007408:	40020458 	.word	0x40020458
 800740c:	40020470 	.word	0x40020470
 8007410:	40020488 	.word	0x40020488
 8007414:	400204a0 	.word	0x400204a0
 8007418:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	f023 020e 	bic.w	r2, r3, #14
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	f042 020a 	orr.w	r2, r2, #10
 800742e:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007434:	2b00      	cmp	r3, #0
 8007436:	d007      	beq.n	8007448 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	681a      	ldr	r2, [r3, #0]
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	f042 0204 	orr.w	r2, r2, #4
 8007446:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	4a83      	ldr	r2, [pc, #524]	@ (800765c <HAL_DMA_Start_IT+0x474>)
 800744e:	4293      	cmp	r3, r2
 8007450:	d072      	beq.n	8007538 <HAL_DMA_Start_IT+0x350>
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	4a82      	ldr	r2, [pc, #520]	@ (8007660 <HAL_DMA_Start_IT+0x478>)
 8007458:	4293      	cmp	r3, r2
 800745a:	d06d      	beq.n	8007538 <HAL_DMA_Start_IT+0x350>
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	4a80      	ldr	r2, [pc, #512]	@ (8007664 <HAL_DMA_Start_IT+0x47c>)
 8007462:	4293      	cmp	r3, r2
 8007464:	d068      	beq.n	8007538 <HAL_DMA_Start_IT+0x350>
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	4a7f      	ldr	r2, [pc, #508]	@ (8007668 <HAL_DMA_Start_IT+0x480>)
 800746c:	4293      	cmp	r3, r2
 800746e:	d063      	beq.n	8007538 <HAL_DMA_Start_IT+0x350>
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	4a7d      	ldr	r2, [pc, #500]	@ (800766c <HAL_DMA_Start_IT+0x484>)
 8007476:	4293      	cmp	r3, r2
 8007478:	d05e      	beq.n	8007538 <HAL_DMA_Start_IT+0x350>
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	4a7c      	ldr	r2, [pc, #496]	@ (8007670 <HAL_DMA_Start_IT+0x488>)
 8007480:	4293      	cmp	r3, r2
 8007482:	d059      	beq.n	8007538 <HAL_DMA_Start_IT+0x350>
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	4a7a      	ldr	r2, [pc, #488]	@ (8007674 <HAL_DMA_Start_IT+0x48c>)
 800748a:	4293      	cmp	r3, r2
 800748c:	d054      	beq.n	8007538 <HAL_DMA_Start_IT+0x350>
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	4a79      	ldr	r2, [pc, #484]	@ (8007678 <HAL_DMA_Start_IT+0x490>)
 8007494:	4293      	cmp	r3, r2
 8007496:	d04f      	beq.n	8007538 <HAL_DMA_Start_IT+0x350>
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	4a77      	ldr	r2, [pc, #476]	@ (800767c <HAL_DMA_Start_IT+0x494>)
 800749e:	4293      	cmp	r3, r2
 80074a0:	d04a      	beq.n	8007538 <HAL_DMA_Start_IT+0x350>
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	4a76      	ldr	r2, [pc, #472]	@ (8007680 <HAL_DMA_Start_IT+0x498>)
 80074a8:	4293      	cmp	r3, r2
 80074aa:	d045      	beq.n	8007538 <HAL_DMA_Start_IT+0x350>
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	4a74      	ldr	r2, [pc, #464]	@ (8007684 <HAL_DMA_Start_IT+0x49c>)
 80074b2:	4293      	cmp	r3, r2
 80074b4:	d040      	beq.n	8007538 <HAL_DMA_Start_IT+0x350>
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	4a73      	ldr	r2, [pc, #460]	@ (8007688 <HAL_DMA_Start_IT+0x4a0>)
 80074bc:	4293      	cmp	r3, r2
 80074be:	d03b      	beq.n	8007538 <HAL_DMA_Start_IT+0x350>
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	4a71      	ldr	r2, [pc, #452]	@ (800768c <HAL_DMA_Start_IT+0x4a4>)
 80074c6:	4293      	cmp	r3, r2
 80074c8:	d036      	beq.n	8007538 <HAL_DMA_Start_IT+0x350>
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	4a70      	ldr	r2, [pc, #448]	@ (8007690 <HAL_DMA_Start_IT+0x4a8>)
 80074d0:	4293      	cmp	r3, r2
 80074d2:	d031      	beq.n	8007538 <HAL_DMA_Start_IT+0x350>
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	4a6e      	ldr	r2, [pc, #440]	@ (8007694 <HAL_DMA_Start_IT+0x4ac>)
 80074da:	4293      	cmp	r3, r2
 80074dc:	d02c      	beq.n	8007538 <HAL_DMA_Start_IT+0x350>
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	4a6d      	ldr	r2, [pc, #436]	@ (8007698 <HAL_DMA_Start_IT+0x4b0>)
 80074e4:	4293      	cmp	r3, r2
 80074e6:	d027      	beq.n	8007538 <HAL_DMA_Start_IT+0x350>
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	4a6b      	ldr	r2, [pc, #428]	@ (800769c <HAL_DMA_Start_IT+0x4b4>)
 80074ee:	4293      	cmp	r3, r2
 80074f0:	d022      	beq.n	8007538 <HAL_DMA_Start_IT+0x350>
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	4a6a      	ldr	r2, [pc, #424]	@ (80076a0 <HAL_DMA_Start_IT+0x4b8>)
 80074f8:	4293      	cmp	r3, r2
 80074fa:	d01d      	beq.n	8007538 <HAL_DMA_Start_IT+0x350>
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	4a68      	ldr	r2, [pc, #416]	@ (80076a4 <HAL_DMA_Start_IT+0x4bc>)
 8007502:	4293      	cmp	r3, r2
 8007504:	d018      	beq.n	8007538 <HAL_DMA_Start_IT+0x350>
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	4a67      	ldr	r2, [pc, #412]	@ (80076a8 <HAL_DMA_Start_IT+0x4c0>)
 800750c:	4293      	cmp	r3, r2
 800750e:	d013      	beq.n	8007538 <HAL_DMA_Start_IT+0x350>
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	4a65      	ldr	r2, [pc, #404]	@ (80076ac <HAL_DMA_Start_IT+0x4c4>)
 8007516:	4293      	cmp	r3, r2
 8007518:	d00e      	beq.n	8007538 <HAL_DMA_Start_IT+0x350>
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	4a64      	ldr	r2, [pc, #400]	@ (80076b0 <HAL_DMA_Start_IT+0x4c8>)
 8007520:	4293      	cmp	r3, r2
 8007522:	d009      	beq.n	8007538 <HAL_DMA_Start_IT+0x350>
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	4a62      	ldr	r2, [pc, #392]	@ (80076b4 <HAL_DMA_Start_IT+0x4cc>)
 800752a:	4293      	cmp	r3, r2
 800752c:	d004      	beq.n	8007538 <HAL_DMA_Start_IT+0x350>
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	4a61      	ldr	r2, [pc, #388]	@ (80076b8 <HAL_DMA_Start_IT+0x4d0>)
 8007534:	4293      	cmp	r3, r2
 8007536:	d101      	bne.n	800753c <HAL_DMA_Start_IT+0x354>
 8007538:	2301      	movs	r3, #1
 800753a:	e000      	b.n	800753e <HAL_DMA_Start_IT+0x356>
 800753c:	2300      	movs	r3, #0
 800753e:	2b00      	cmp	r3, #0
 8007540:	d01a      	beq.n	8007578 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800754c:	2b00      	cmp	r3, #0
 800754e:	d007      	beq.n	8007560 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007554:	681a      	ldr	r2, [r3, #0]
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800755a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800755e:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007564:	2b00      	cmp	r3, #0
 8007566:	d007      	beq.n	8007578 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800756c:	681a      	ldr	r2, [r3, #0]
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007572:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007576:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	4a37      	ldr	r2, [pc, #220]	@ (800765c <HAL_DMA_Start_IT+0x474>)
 800757e:	4293      	cmp	r3, r2
 8007580:	d04a      	beq.n	8007618 <HAL_DMA_Start_IT+0x430>
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	4a36      	ldr	r2, [pc, #216]	@ (8007660 <HAL_DMA_Start_IT+0x478>)
 8007588:	4293      	cmp	r3, r2
 800758a:	d045      	beq.n	8007618 <HAL_DMA_Start_IT+0x430>
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	4a34      	ldr	r2, [pc, #208]	@ (8007664 <HAL_DMA_Start_IT+0x47c>)
 8007592:	4293      	cmp	r3, r2
 8007594:	d040      	beq.n	8007618 <HAL_DMA_Start_IT+0x430>
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	4a33      	ldr	r2, [pc, #204]	@ (8007668 <HAL_DMA_Start_IT+0x480>)
 800759c:	4293      	cmp	r3, r2
 800759e:	d03b      	beq.n	8007618 <HAL_DMA_Start_IT+0x430>
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	4a31      	ldr	r2, [pc, #196]	@ (800766c <HAL_DMA_Start_IT+0x484>)
 80075a6:	4293      	cmp	r3, r2
 80075a8:	d036      	beq.n	8007618 <HAL_DMA_Start_IT+0x430>
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	4a30      	ldr	r2, [pc, #192]	@ (8007670 <HAL_DMA_Start_IT+0x488>)
 80075b0:	4293      	cmp	r3, r2
 80075b2:	d031      	beq.n	8007618 <HAL_DMA_Start_IT+0x430>
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	4a2e      	ldr	r2, [pc, #184]	@ (8007674 <HAL_DMA_Start_IT+0x48c>)
 80075ba:	4293      	cmp	r3, r2
 80075bc:	d02c      	beq.n	8007618 <HAL_DMA_Start_IT+0x430>
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	4a2d      	ldr	r2, [pc, #180]	@ (8007678 <HAL_DMA_Start_IT+0x490>)
 80075c4:	4293      	cmp	r3, r2
 80075c6:	d027      	beq.n	8007618 <HAL_DMA_Start_IT+0x430>
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	4a2b      	ldr	r2, [pc, #172]	@ (800767c <HAL_DMA_Start_IT+0x494>)
 80075ce:	4293      	cmp	r3, r2
 80075d0:	d022      	beq.n	8007618 <HAL_DMA_Start_IT+0x430>
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	4a2a      	ldr	r2, [pc, #168]	@ (8007680 <HAL_DMA_Start_IT+0x498>)
 80075d8:	4293      	cmp	r3, r2
 80075da:	d01d      	beq.n	8007618 <HAL_DMA_Start_IT+0x430>
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	4a28      	ldr	r2, [pc, #160]	@ (8007684 <HAL_DMA_Start_IT+0x49c>)
 80075e2:	4293      	cmp	r3, r2
 80075e4:	d018      	beq.n	8007618 <HAL_DMA_Start_IT+0x430>
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	4a27      	ldr	r2, [pc, #156]	@ (8007688 <HAL_DMA_Start_IT+0x4a0>)
 80075ec:	4293      	cmp	r3, r2
 80075ee:	d013      	beq.n	8007618 <HAL_DMA_Start_IT+0x430>
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	4a25      	ldr	r2, [pc, #148]	@ (800768c <HAL_DMA_Start_IT+0x4a4>)
 80075f6:	4293      	cmp	r3, r2
 80075f8:	d00e      	beq.n	8007618 <HAL_DMA_Start_IT+0x430>
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	4a24      	ldr	r2, [pc, #144]	@ (8007690 <HAL_DMA_Start_IT+0x4a8>)
 8007600:	4293      	cmp	r3, r2
 8007602:	d009      	beq.n	8007618 <HAL_DMA_Start_IT+0x430>
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	4a22      	ldr	r2, [pc, #136]	@ (8007694 <HAL_DMA_Start_IT+0x4ac>)
 800760a:	4293      	cmp	r3, r2
 800760c:	d004      	beq.n	8007618 <HAL_DMA_Start_IT+0x430>
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	4a21      	ldr	r2, [pc, #132]	@ (8007698 <HAL_DMA_Start_IT+0x4b0>)
 8007614:	4293      	cmp	r3, r2
 8007616:	d108      	bne.n	800762a <HAL_DMA_Start_IT+0x442>
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	681a      	ldr	r2, [r3, #0]
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	f042 0201 	orr.w	r2, r2, #1
 8007626:	601a      	str	r2, [r3, #0]
 8007628:	e012      	b.n	8007650 <HAL_DMA_Start_IT+0x468>
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	681a      	ldr	r2, [r3, #0]
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	f042 0201 	orr.w	r2, r2, #1
 8007638:	601a      	str	r2, [r3, #0]
 800763a:	e009      	b.n	8007650 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007642:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	2200      	movs	r2, #0
 8007648:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 800764c:	2301      	movs	r3, #1
 800764e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8007650:	7dfb      	ldrb	r3, [r7, #23]
}
 8007652:	4618      	mov	r0, r3
 8007654:	3718      	adds	r7, #24
 8007656:	46bd      	mov	sp, r7
 8007658:	bd80      	pop	{r7, pc}
 800765a:	bf00      	nop
 800765c:	40020010 	.word	0x40020010
 8007660:	40020028 	.word	0x40020028
 8007664:	40020040 	.word	0x40020040
 8007668:	40020058 	.word	0x40020058
 800766c:	40020070 	.word	0x40020070
 8007670:	40020088 	.word	0x40020088
 8007674:	400200a0 	.word	0x400200a0
 8007678:	400200b8 	.word	0x400200b8
 800767c:	40020410 	.word	0x40020410
 8007680:	40020428 	.word	0x40020428
 8007684:	40020440 	.word	0x40020440
 8007688:	40020458 	.word	0x40020458
 800768c:	40020470 	.word	0x40020470
 8007690:	40020488 	.word	0x40020488
 8007694:	400204a0 	.word	0x400204a0
 8007698:	400204b8 	.word	0x400204b8
 800769c:	58025408 	.word	0x58025408
 80076a0:	5802541c 	.word	0x5802541c
 80076a4:	58025430 	.word	0x58025430
 80076a8:	58025444 	.word	0x58025444
 80076ac:	58025458 	.word	0x58025458
 80076b0:	5802546c 	.word	0x5802546c
 80076b4:	58025480 	.word	0x58025480
 80076b8:	58025494 	.word	0x58025494

080076bc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80076bc:	b580      	push	{r7, lr}
 80076be:	b086      	sub	sp, #24
 80076c0:	af00      	add	r7, sp, #0
 80076c2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 80076c4:	f7ff f870 	bl	80067a8 <HAL_GetTick>
 80076c8:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d101      	bne.n	80076d4 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80076d0:	2301      	movs	r3, #1
 80076d2:	e2dc      	b.n	8007c8e <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80076da:	b2db      	uxtb	r3, r3
 80076dc:	2b02      	cmp	r3, #2
 80076de:	d008      	beq.n	80076f2 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	2280      	movs	r2, #128	@ 0x80
 80076e4:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	2200      	movs	r2, #0
 80076ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 80076ee:	2301      	movs	r3, #1
 80076f0:	e2cd      	b.n	8007c8e <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	4a76      	ldr	r2, [pc, #472]	@ (80078d0 <HAL_DMA_Abort+0x214>)
 80076f8:	4293      	cmp	r3, r2
 80076fa:	d04a      	beq.n	8007792 <HAL_DMA_Abort+0xd6>
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	4a74      	ldr	r2, [pc, #464]	@ (80078d4 <HAL_DMA_Abort+0x218>)
 8007702:	4293      	cmp	r3, r2
 8007704:	d045      	beq.n	8007792 <HAL_DMA_Abort+0xd6>
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	4a73      	ldr	r2, [pc, #460]	@ (80078d8 <HAL_DMA_Abort+0x21c>)
 800770c:	4293      	cmp	r3, r2
 800770e:	d040      	beq.n	8007792 <HAL_DMA_Abort+0xd6>
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	4a71      	ldr	r2, [pc, #452]	@ (80078dc <HAL_DMA_Abort+0x220>)
 8007716:	4293      	cmp	r3, r2
 8007718:	d03b      	beq.n	8007792 <HAL_DMA_Abort+0xd6>
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	4a70      	ldr	r2, [pc, #448]	@ (80078e0 <HAL_DMA_Abort+0x224>)
 8007720:	4293      	cmp	r3, r2
 8007722:	d036      	beq.n	8007792 <HAL_DMA_Abort+0xd6>
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	4a6e      	ldr	r2, [pc, #440]	@ (80078e4 <HAL_DMA_Abort+0x228>)
 800772a:	4293      	cmp	r3, r2
 800772c:	d031      	beq.n	8007792 <HAL_DMA_Abort+0xd6>
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	4a6d      	ldr	r2, [pc, #436]	@ (80078e8 <HAL_DMA_Abort+0x22c>)
 8007734:	4293      	cmp	r3, r2
 8007736:	d02c      	beq.n	8007792 <HAL_DMA_Abort+0xd6>
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	4a6b      	ldr	r2, [pc, #428]	@ (80078ec <HAL_DMA_Abort+0x230>)
 800773e:	4293      	cmp	r3, r2
 8007740:	d027      	beq.n	8007792 <HAL_DMA_Abort+0xd6>
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	4a6a      	ldr	r2, [pc, #424]	@ (80078f0 <HAL_DMA_Abort+0x234>)
 8007748:	4293      	cmp	r3, r2
 800774a:	d022      	beq.n	8007792 <HAL_DMA_Abort+0xd6>
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	4a68      	ldr	r2, [pc, #416]	@ (80078f4 <HAL_DMA_Abort+0x238>)
 8007752:	4293      	cmp	r3, r2
 8007754:	d01d      	beq.n	8007792 <HAL_DMA_Abort+0xd6>
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	4a67      	ldr	r2, [pc, #412]	@ (80078f8 <HAL_DMA_Abort+0x23c>)
 800775c:	4293      	cmp	r3, r2
 800775e:	d018      	beq.n	8007792 <HAL_DMA_Abort+0xd6>
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	4a65      	ldr	r2, [pc, #404]	@ (80078fc <HAL_DMA_Abort+0x240>)
 8007766:	4293      	cmp	r3, r2
 8007768:	d013      	beq.n	8007792 <HAL_DMA_Abort+0xd6>
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	4a64      	ldr	r2, [pc, #400]	@ (8007900 <HAL_DMA_Abort+0x244>)
 8007770:	4293      	cmp	r3, r2
 8007772:	d00e      	beq.n	8007792 <HAL_DMA_Abort+0xd6>
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	4a62      	ldr	r2, [pc, #392]	@ (8007904 <HAL_DMA_Abort+0x248>)
 800777a:	4293      	cmp	r3, r2
 800777c:	d009      	beq.n	8007792 <HAL_DMA_Abort+0xd6>
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	4a61      	ldr	r2, [pc, #388]	@ (8007908 <HAL_DMA_Abort+0x24c>)
 8007784:	4293      	cmp	r3, r2
 8007786:	d004      	beq.n	8007792 <HAL_DMA_Abort+0xd6>
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	4a5f      	ldr	r2, [pc, #380]	@ (800790c <HAL_DMA_Abort+0x250>)
 800778e:	4293      	cmp	r3, r2
 8007790:	d101      	bne.n	8007796 <HAL_DMA_Abort+0xda>
 8007792:	2301      	movs	r3, #1
 8007794:	e000      	b.n	8007798 <HAL_DMA_Abort+0xdc>
 8007796:	2300      	movs	r3, #0
 8007798:	2b00      	cmp	r3, #0
 800779a:	d013      	beq.n	80077c4 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	681a      	ldr	r2, [r3, #0]
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	f022 021e 	bic.w	r2, r2, #30
 80077aa:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	695a      	ldr	r2, [r3, #20]
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80077ba:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	617b      	str	r3, [r7, #20]
 80077c2:	e00a      	b.n	80077da <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	681a      	ldr	r2, [r3, #0]
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	f022 020e 	bic.w	r2, r2, #14
 80077d2:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	4a3c      	ldr	r2, [pc, #240]	@ (80078d0 <HAL_DMA_Abort+0x214>)
 80077e0:	4293      	cmp	r3, r2
 80077e2:	d072      	beq.n	80078ca <HAL_DMA_Abort+0x20e>
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	4a3a      	ldr	r2, [pc, #232]	@ (80078d4 <HAL_DMA_Abort+0x218>)
 80077ea:	4293      	cmp	r3, r2
 80077ec:	d06d      	beq.n	80078ca <HAL_DMA_Abort+0x20e>
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	4a39      	ldr	r2, [pc, #228]	@ (80078d8 <HAL_DMA_Abort+0x21c>)
 80077f4:	4293      	cmp	r3, r2
 80077f6:	d068      	beq.n	80078ca <HAL_DMA_Abort+0x20e>
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	4a37      	ldr	r2, [pc, #220]	@ (80078dc <HAL_DMA_Abort+0x220>)
 80077fe:	4293      	cmp	r3, r2
 8007800:	d063      	beq.n	80078ca <HAL_DMA_Abort+0x20e>
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	4a36      	ldr	r2, [pc, #216]	@ (80078e0 <HAL_DMA_Abort+0x224>)
 8007808:	4293      	cmp	r3, r2
 800780a:	d05e      	beq.n	80078ca <HAL_DMA_Abort+0x20e>
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	4a34      	ldr	r2, [pc, #208]	@ (80078e4 <HAL_DMA_Abort+0x228>)
 8007812:	4293      	cmp	r3, r2
 8007814:	d059      	beq.n	80078ca <HAL_DMA_Abort+0x20e>
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	4a33      	ldr	r2, [pc, #204]	@ (80078e8 <HAL_DMA_Abort+0x22c>)
 800781c:	4293      	cmp	r3, r2
 800781e:	d054      	beq.n	80078ca <HAL_DMA_Abort+0x20e>
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	4a31      	ldr	r2, [pc, #196]	@ (80078ec <HAL_DMA_Abort+0x230>)
 8007826:	4293      	cmp	r3, r2
 8007828:	d04f      	beq.n	80078ca <HAL_DMA_Abort+0x20e>
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	4a30      	ldr	r2, [pc, #192]	@ (80078f0 <HAL_DMA_Abort+0x234>)
 8007830:	4293      	cmp	r3, r2
 8007832:	d04a      	beq.n	80078ca <HAL_DMA_Abort+0x20e>
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	4a2e      	ldr	r2, [pc, #184]	@ (80078f4 <HAL_DMA_Abort+0x238>)
 800783a:	4293      	cmp	r3, r2
 800783c:	d045      	beq.n	80078ca <HAL_DMA_Abort+0x20e>
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	4a2d      	ldr	r2, [pc, #180]	@ (80078f8 <HAL_DMA_Abort+0x23c>)
 8007844:	4293      	cmp	r3, r2
 8007846:	d040      	beq.n	80078ca <HAL_DMA_Abort+0x20e>
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	4a2b      	ldr	r2, [pc, #172]	@ (80078fc <HAL_DMA_Abort+0x240>)
 800784e:	4293      	cmp	r3, r2
 8007850:	d03b      	beq.n	80078ca <HAL_DMA_Abort+0x20e>
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	4a2a      	ldr	r2, [pc, #168]	@ (8007900 <HAL_DMA_Abort+0x244>)
 8007858:	4293      	cmp	r3, r2
 800785a:	d036      	beq.n	80078ca <HAL_DMA_Abort+0x20e>
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	4a28      	ldr	r2, [pc, #160]	@ (8007904 <HAL_DMA_Abort+0x248>)
 8007862:	4293      	cmp	r3, r2
 8007864:	d031      	beq.n	80078ca <HAL_DMA_Abort+0x20e>
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	4a27      	ldr	r2, [pc, #156]	@ (8007908 <HAL_DMA_Abort+0x24c>)
 800786c:	4293      	cmp	r3, r2
 800786e:	d02c      	beq.n	80078ca <HAL_DMA_Abort+0x20e>
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	4a25      	ldr	r2, [pc, #148]	@ (800790c <HAL_DMA_Abort+0x250>)
 8007876:	4293      	cmp	r3, r2
 8007878:	d027      	beq.n	80078ca <HAL_DMA_Abort+0x20e>
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	4a24      	ldr	r2, [pc, #144]	@ (8007910 <HAL_DMA_Abort+0x254>)
 8007880:	4293      	cmp	r3, r2
 8007882:	d022      	beq.n	80078ca <HAL_DMA_Abort+0x20e>
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	4a22      	ldr	r2, [pc, #136]	@ (8007914 <HAL_DMA_Abort+0x258>)
 800788a:	4293      	cmp	r3, r2
 800788c:	d01d      	beq.n	80078ca <HAL_DMA_Abort+0x20e>
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	4a21      	ldr	r2, [pc, #132]	@ (8007918 <HAL_DMA_Abort+0x25c>)
 8007894:	4293      	cmp	r3, r2
 8007896:	d018      	beq.n	80078ca <HAL_DMA_Abort+0x20e>
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	4a1f      	ldr	r2, [pc, #124]	@ (800791c <HAL_DMA_Abort+0x260>)
 800789e:	4293      	cmp	r3, r2
 80078a0:	d013      	beq.n	80078ca <HAL_DMA_Abort+0x20e>
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	4a1e      	ldr	r2, [pc, #120]	@ (8007920 <HAL_DMA_Abort+0x264>)
 80078a8:	4293      	cmp	r3, r2
 80078aa:	d00e      	beq.n	80078ca <HAL_DMA_Abort+0x20e>
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	4a1c      	ldr	r2, [pc, #112]	@ (8007924 <HAL_DMA_Abort+0x268>)
 80078b2:	4293      	cmp	r3, r2
 80078b4:	d009      	beq.n	80078ca <HAL_DMA_Abort+0x20e>
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	4a1b      	ldr	r2, [pc, #108]	@ (8007928 <HAL_DMA_Abort+0x26c>)
 80078bc:	4293      	cmp	r3, r2
 80078be:	d004      	beq.n	80078ca <HAL_DMA_Abort+0x20e>
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	4a19      	ldr	r2, [pc, #100]	@ (800792c <HAL_DMA_Abort+0x270>)
 80078c6:	4293      	cmp	r3, r2
 80078c8:	d132      	bne.n	8007930 <HAL_DMA_Abort+0x274>
 80078ca:	2301      	movs	r3, #1
 80078cc:	e031      	b.n	8007932 <HAL_DMA_Abort+0x276>
 80078ce:	bf00      	nop
 80078d0:	40020010 	.word	0x40020010
 80078d4:	40020028 	.word	0x40020028
 80078d8:	40020040 	.word	0x40020040
 80078dc:	40020058 	.word	0x40020058
 80078e0:	40020070 	.word	0x40020070
 80078e4:	40020088 	.word	0x40020088
 80078e8:	400200a0 	.word	0x400200a0
 80078ec:	400200b8 	.word	0x400200b8
 80078f0:	40020410 	.word	0x40020410
 80078f4:	40020428 	.word	0x40020428
 80078f8:	40020440 	.word	0x40020440
 80078fc:	40020458 	.word	0x40020458
 8007900:	40020470 	.word	0x40020470
 8007904:	40020488 	.word	0x40020488
 8007908:	400204a0 	.word	0x400204a0
 800790c:	400204b8 	.word	0x400204b8
 8007910:	58025408 	.word	0x58025408
 8007914:	5802541c 	.word	0x5802541c
 8007918:	58025430 	.word	0x58025430
 800791c:	58025444 	.word	0x58025444
 8007920:	58025458 	.word	0x58025458
 8007924:	5802546c 	.word	0x5802546c
 8007928:	58025480 	.word	0x58025480
 800792c:	58025494 	.word	0x58025494
 8007930:	2300      	movs	r3, #0
 8007932:	2b00      	cmp	r3, #0
 8007934:	d007      	beq.n	8007946 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800793a:	681a      	ldr	r2, [r3, #0]
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007940:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007944:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	4a6d      	ldr	r2, [pc, #436]	@ (8007b00 <HAL_DMA_Abort+0x444>)
 800794c:	4293      	cmp	r3, r2
 800794e:	d04a      	beq.n	80079e6 <HAL_DMA_Abort+0x32a>
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	4a6b      	ldr	r2, [pc, #428]	@ (8007b04 <HAL_DMA_Abort+0x448>)
 8007956:	4293      	cmp	r3, r2
 8007958:	d045      	beq.n	80079e6 <HAL_DMA_Abort+0x32a>
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	4a6a      	ldr	r2, [pc, #424]	@ (8007b08 <HAL_DMA_Abort+0x44c>)
 8007960:	4293      	cmp	r3, r2
 8007962:	d040      	beq.n	80079e6 <HAL_DMA_Abort+0x32a>
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	4a68      	ldr	r2, [pc, #416]	@ (8007b0c <HAL_DMA_Abort+0x450>)
 800796a:	4293      	cmp	r3, r2
 800796c:	d03b      	beq.n	80079e6 <HAL_DMA_Abort+0x32a>
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	4a67      	ldr	r2, [pc, #412]	@ (8007b10 <HAL_DMA_Abort+0x454>)
 8007974:	4293      	cmp	r3, r2
 8007976:	d036      	beq.n	80079e6 <HAL_DMA_Abort+0x32a>
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	4a65      	ldr	r2, [pc, #404]	@ (8007b14 <HAL_DMA_Abort+0x458>)
 800797e:	4293      	cmp	r3, r2
 8007980:	d031      	beq.n	80079e6 <HAL_DMA_Abort+0x32a>
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	4a64      	ldr	r2, [pc, #400]	@ (8007b18 <HAL_DMA_Abort+0x45c>)
 8007988:	4293      	cmp	r3, r2
 800798a:	d02c      	beq.n	80079e6 <HAL_DMA_Abort+0x32a>
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	4a62      	ldr	r2, [pc, #392]	@ (8007b1c <HAL_DMA_Abort+0x460>)
 8007992:	4293      	cmp	r3, r2
 8007994:	d027      	beq.n	80079e6 <HAL_DMA_Abort+0x32a>
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	4a61      	ldr	r2, [pc, #388]	@ (8007b20 <HAL_DMA_Abort+0x464>)
 800799c:	4293      	cmp	r3, r2
 800799e:	d022      	beq.n	80079e6 <HAL_DMA_Abort+0x32a>
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	4a5f      	ldr	r2, [pc, #380]	@ (8007b24 <HAL_DMA_Abort+0x468>)
 80079a6:	4293      	cmp	r3, r2
 80079a8:	d01d      	beq.n	80079e6 <HAL_DMA_Abort+0x32a>
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	4a5e      	ldr	r2, [pc, #376]	@ (8007b28 <HAL_DMA_Abort+0x46c>)
 80079b0:	4293      	cmp	r3, r2
 80079b2:	d018      	beq.n	80079e6 <HAL_DMA_Abort+0x32a>
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	4a5c      	ldr	r2, [pc, #368]	@ (8007b2c <HAL_DMA_Abort+0x470>)
 80079ba:	4293      	cmp	r3, r2
 80079bc:	d013      	beq.n	80079e6 <HAL_DMA_Abort+0x32a>
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	4a5b      	ldr	r2, [pc, #364]	@ (8007b30 <HAL_DMA_Abort+0x474>)
 80079c4:	4293      	cmp	r3, r2
 80079c6:	d00e      	beq.n	80079e6 <HAL_DMA_Abort+0x32a>
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	4a59      	ldr	r2, [pc, #356]	@ (8007b34 <HAL_DMA_Abort+0x478>)
 80079ce:	4293      	cmp	r3, r2
 80079d0:	d009      	beq.n	80079e6 <HAL_DMA_Abort+0x32a>
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	4a58      	ldr	r2, [pc, #352]	@ (8007b38 <HAL_DMA_Abort+0x47c>)
 80079d8:	4293      	cmp	r3, r2
 80079da:	d004      	beq.n	80079e6 <HAL_DMA_Abort+0x32a>
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	4a56      	ldr	r2, [pc, #344]	@ (8007b3c <HAL_DMA_Abort+0x480>)
 80079e2:	4293      	cmp	r3, r2
 80079e4:	d108      	bne.n	80079f8 <HAL_DMA_Abort+0x33c>
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	681a      	ldr	r2, [r3, #0]
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	f022 0201 	bic.w	r2, r2, #1
 80079f4:	601a      	str	r2, [r3, #0]
 80079f6:	e007      	b.n	8007a08 <HAL_DMA_Abort+0x34c>
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	681a      	ldr	r2, [r3, #0]
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	f022 0201 	bic.w	r2, r2, #1
 8007a06:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8007a08:	e013      	b.n	8007a32 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8007a0a:	f7fe fecd 	bl	80067a8 <HAL_GetTick>
 8007a0e:	4602      	mov	r2, r0
 8007a10:	693b      	ldr	r3, [r7, #16]
 8007a12:	1ad3      	subs	r3, r2, r3
 8007a14:	2b05      	cmp	r3, #5
 8007a16:	d90c      	bls.n	8007a32 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	2220      	movs	r2, #32
 8007a1c:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	2203      	movs	r2, #3
 8007a22:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	2200      	movs	r2, #0
 8007a2a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8007a2e:	2301      	movs	r3, #1
 8007a30:	e12d      	b.n	8007c8e <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8007a32:	697b      	ldr	r3, [r7, #20]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	f003 0301 	and.w	r3, r3, #1
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d1e5      	bne.n	8007a0a <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	4a2f      	ldr	r2, [pc, #188]	@ (8007b00 <HAL_DMA_Abort+0x444>)
 8007a44:	4293      	cmp	r3, r2
 8007a46:	d04a      	beq.n	8007ade <HAL_DMA_Abort+0x422>
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	4a2d      	ldr	r2, [pc, #180]	@ (8007b04 <HAL_DMA_Abort+0x448>)
 8007a4e:	4293      	cmp	r3, r2
 8007a50:	d045      	beq.n	8007ade <HAL_DMA_Abort+0x422>
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	4a2c      	ldr	r2, [pc, #176]	@ (8007b08 <HAL_DMA_Abort+0x44c>)
 8007a58:	4293      	cmp	r3, r2
 8007a5a:	d040      	beq.n	8007ade <HAL_DMA_Abort+0x422>
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	4a2a      	ldr	r2, [pc, #168]	@ (8007b0c <HAL_DMA_Abort+0x450>)
 8007a62:	4293      	cmp	r3, r2
 8007a64:	d03b      	beq.n	8007ade <HAL_DMA_Abort+0x422>
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	4a29      	ldr	r2, [pc, #164]	@ (8007b10 <HAL_DMA_Abort+0x454>)
 8007a6c:	4293      	cmp	r3, r2
 8007a6e:	d036      	beq.n	8007ade <HAL_DMA_Abort+0x422>
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	4a27      	ldr	r2, [pc, #156]	@ (8007b14 <HAL_DMA_Abort+0x458>)
 8007a76:	4293      	cmp	r3, r2
 8007a78:	d031      	beq.n	8007ade <HAL_DMA_Abort+0x422>
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	4a26      	ldr	r2, [pc, #152]	@ (8007b18 <HAL_DMA_Abort+0x45c>)
 8007a80:	4293      	cmp	r3, r2
 8007a82:	d02c      	beq.n	8007ade <HAL_DMA_Abort+0x422>
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	4a24      	ldr	r2, [pc, #144]	@ (8007b1c <HAL_DMA_Abort+0x460>)
 8007a8a:	4293      	cmp	r3, r2
 8007a8c:	d027      	beq.n	8007ade <HAL_DMA_Abort+0x422>
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	4a23      	ldr	r2, [pc, #140]	@ (8007b20 <HAL_DMA_Abort+0x464>)
 8007a94:	4293      	cmp	r3, r2
 8007a96:	d022      	beq.n	8007ade <HAL_DMA_Abort+0x422>
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	4a21      	ldr	r2, [pc, #132]	@ (8007b24 <HAL_DMA_Abort+0x468>)
 8007a9e:	4293      	cmp	r3, r2
 8007aa0:	d01d      	beq.n	8007ade <HAL_DMA_Abort+0x422>
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	4a20      	ldr	r2, [pc, #128]	@ (8007b28 <HAL_DMA_Abort+0x46c>)
 8007aa8:	4293      	cmp	r3, r2
 8007aaa:	d018      	beq.n	8007ade <HAL_DMA_Abort+0x422>
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	4a1e      	ldr	r2, [pc, #120]	@ (8007b2c <HAL_DMA_Abort+0x470>)
 8007ab2:	4293      	cmp	r3, r2
 8007ab4:	d013      	beq.n	8007ade <HAL_DMA_Abort+0x422>
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	4a1d      	ldr	r2, [pc, #116]	@ (8007b30 <HAL_DMA_Abort+0x474>)
 8007abc:	4293      	cmp	r3, r2
 8007abe:	d00e      	beq.n	8007ade <HAL_DMA_Abort+0x422>
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	4a1b      	ldr	r2, [pc, #108]	@ (8007b34 <HAL_DMA_Abort+0x478>)
 8007ac6:	4293      	cmp	r3, r2
 8007ac8:	d009      	beq.n	8007ade <HAL_DMA_Abort+0x422>
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	4a1a      	ldr	r2, [pc, #104]	@ (8007b38 <HAL_DMA_Abort+0x47c>)
 8007ad0:	4293      	cmp	r3, r2
 8007ad2:	d004      	beq.n	8007ade <HAL_DMA_Abort+0x422>
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	4a18      	ldr	r2, [pc, #96]	@ (8007b3c <HAL_DMA_Abort+0x480>)
 8007ada:	4293      	cmp	r3, r2
 8007adc:	d101      	bne.n	8007ae2 <HAL_DMA_Abort+0x426>
 8007ade:	2301      	movs	r3, #1
 8007ae0:	e000      	b.n	8007ae4 <HAL_DMA_Abort+0x428>
 8007ae2:	2300      	movs	r3, #0
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d02b      	beq.n	8007b40 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007aec:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007af2:	f003 031f 	and.w	r3, r3, #31
 8007af6:	223f      	movs	r2, #63	@ 0x3f
 8007af8:	409a      	lsls	r2, r3
 8007afa:	68bb      	ldr	r3, [r7, #8]
 8007afc:	609a      	str	r2, [r3, #8]
 8007afe:	e02a      	b.n	8007b56 <HAL_DMA_Abort+0x49a>
 8007b00:	40020010 	.word	0x40020010
 8007b04:	40020028 	.word	0x40020028
 8007b08:	40020040 	.word	0x40020040
 8007b0c:	40020058 	.word	0x40020058
 8007b10:	40020070 	.word	0x40020070
 8007b14:	40020088 	.word	0x40020088
 8007b18:	400200a0 	.word	0x400200a0
 8007b1c:	400200b8 	.word	0x400200b8
 8007b20:	40020410 	.word	0x40020410
 8007b24:	40020428 	.word	0x40020428
 8007b28:	40020440 	.word	0x40020440
 8007b2c:	40020458 	.word	0x40020458
 8007b30:	40020470 	.word	0x40020470
 8007b34:	40020488 	.word	0x40020488
 8007b38:	400204a0 	.word	0x400204a0
 8007b3c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007b44:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007b4a:	f003 031f 	and.w	r3, r3, #31
 8007b4e:	2201      	movs	r2, #1
 8007b50:	409a      	lsls	r2, r3
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	4a4f      	ldr	r2, [pc, #316]	@ (8007c98 <HAL_DMA_Abort+0x5dc>)
 8007b5c:	4293      	cmp	r3, r2
 8007b5e:	d072      	beq.n	8007c46 <HAL_DMA_Abort+0x58a>
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	4a4d      	ldr	r2, [pc, #308]	@ (8007c9c <HAL_DMA_Abort+0x5e0>)
 8007b66:	4293      	cmp	r3, r2
 8007b68:	d06d      	beq.n	8007c46 <HAL_DMA_Abort+0x58a>
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	4a4c      	ldr	r2, [pc, #304]	@ (8007ca0 <HAL_DMA_Abort+0x5e4>)
 8007b70:	4293      	cmp	r3, r2
 8007b72:	d068      	beq.n	8007c46 <HAL_DMA_Abort+0x58a>
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	4a4a      	ldr	r2, [pc, #296]	@ (8007ca4 <HAL_DMA_Abort+0x5e8>)
 8007b7a:	4293      	cmp	r3, r2
 8007b7c:	d063      	beq.n	8007c46 <HAL_DMA_Abort+0x58a>
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	4a49      	ldr	r2, [pc, #292]	@ (8007ca8 <HAL_DMA_Abort+0x5ec>)
 8007b84:	4293      	cmp	r3, r2
 8007b86:	d05e      	beq.n	8007c46 <HAL_DMA_Abort+0x58a>
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	4a47      	ldr	r2, [pc, #284]	@ (8007cac <HAL_DMA_Abort+0x5f0>)
 8007b8e:	4293      	cmp	r3, r2
 8007b90:	d059      	beq.n	8007c46 <HAL_DMA_Abort+0x58a>
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	4a46      	ldr	r2, [pc, #280]	@ (8007cb0 <HAL_DMA_Abort+0x5f4>)
 8007b98:	4293      	cmp	r3, r2
 8007b9a:	d054      	beq.n	8007c46 <HAL_DMA_Abort+0x58a>
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	4a44      	ldr	r2, [pc, #272]	@ (8007cb4 <HAL_DMA_Abort+0x5f8>)
 8007ba2:	4293      	cmp	r3, r2
 8007ba4:	d04f      	beq.n	8007c46 <HAL_DMA_Abort+0x58a>
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	4a43      	ldr	r2, [pc, #268]	@ (8007cb8 <HAL_DMA_Abort+0x5fc>)
 8007bac:	4293      	cmp	r3, r2
 8007bae:	d04a      	beq.n	8007c46 <HAL_DMA_Abort+0x58a>
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	4a41      	ldr	r2, [pc, #260]	@ (8007cbc <HAL_DMA_Abort+0x600>)
 8007bb6:	4293      	cmp	r3, r2
 8007bb8:	d045      	beq.n	8007c46 <HAL_DMA_Abort+0x58a>
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	4a40      	ldr	r2, [pc, #256]	@ (8007cc0 <HAL_DMA_Abort+0x604>)
 8007bc0:	4293      	cmp	r3, r2
 8007bc2:	d040      	beq.n	8007c46 <HAL_DMA_Abort+0x58a>
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	4a3e      	ldr	r2, [pc, #248]	@ (8007cc4 <HAL_DMA_Abort+0x608>)
 8007bca:	4293      	cmp	r3, r2
 8007bcc:	d03b      	beq.n	8007c46 <HAL_DMA_Abort+0x58a>
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	4a3d      	ldr	r2, [pc, #244]	@ (8007cc8 <HAL_DMA_Abort+0x60c>)
 8007bd4:	4293      	cmp	r3, r2
 8007bd6:	d036      	beq.n	8007c46 <HAL_DMA_Abort+0x58a>
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	4a3b      	ldr	r2, [pc, #236]	@ (8007ccc <HAL_DMA_Abort+0x610>)
 8007bde:	4293      	cmp	r3, r2
 8007be0:	d031      	beq.n	8007c46 <HAL_DMA_Abort+0x58a>
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	4a3a      	ldr	r2, [pc, #232]	@ (8007cd0 <HAL_DMA_Abort+0x614>)
 8007be8:	4293      	cmp	r3, r2
 8007bea:	d02c      	beq.n	8007c46 <HAL_DMA_Abort+0x58a>
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	4a38      	ldr	r2, [pc, #224]	@ (8007cd4 <HAL_DMA_Abort+0x618>)
 8007bf2:	4293      	cmp	r3, r2
 8007bf4:	d027      	beq.n	8007c46 <HAL_DMA_Abort+0x58a>
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	4a37      	ldr	r2, [pc, #220]	@ (8007cd8 <HAL_DMA_Abort+0x61c>)
 8007bfc:	4293      	cmp	r3, r2
 8007bfe:	d022      	beq.n	8007c46 <HAL_DMA_Abort+0x58a>
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	4a35      	ldr	r2, [pc, #212]	@ (8007cdc <HAL_DMA_Abort+0x620>)
 8007c06:	4293      	cmp	r3, r2
 8007c08:	d01d      	beq.n	8007c46 <HAL_DMA_Abort+0x58a>
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	4a34      	ldr	r2, [pc, #208]	@ (8007ce0 <HAL_DMA_Abort+0x624>)
 8007c10:	4293      	cmp	r3, r2
 8007c12:	d018      	beq.n	8007c46 <HAL_DMA_Abort+0x58a>
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	4a32      	ldr	r2, [pc, #200]	@ (8007ce4 <HAL_DMA_Abort+0x628>)
 8007c1a:	4293      	cmp	r3, r2
 8007c1c:	d013      	beq.n	8007c46 <HAL_DMA_Abort+0x58a>
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	4a31      	ldr	r2, [pc, #196]	@ (8007ce8 <HAL_DMA_Abort+0x62c>)
 8007c24:	4293      	cmp	r3, r2
 8007c26:	d00e      	beq.n	8007c46 <HAL_DMA_Abort+0x58a>
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	4a2f      	ldr	r2, [pc, #188]	@ (8007cec <HAL_DMA_Abort+0x630>)
 8007c2e:	4293      	cmp	r3, r2
 8007c30:	d009      	beq.n	8007c46 <HAL_DMA_Abort+0x58a>
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	4a2e      	ldr	r2, [pc, #184]	@ (8007cf0 <HAL_DMA_Abort+0x634>)
 8007c38:	4293      	cmp	r3, r2
 8007c3a:	d004      	beq.n	8007c46 <HAL_DMA_Abort+0x58a>
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	4a2c      	ldr	r2, [pc, #176]	@ (8007cf4 <HAL_DMA_Abort+0x638>)
 8007c42:	4293      	cmp	r3, r2
 8007c44:	d101      	bne.n	8007c4a <HAL_DMA_Abort+0x58e>
 8007c46:	2301      	movs	r3, #1
 8007c48:	e000      	b.n	8007c4c <HAL_DMA_Abort+0x590>
 8007c4a:	2300      	movs	r3, #0
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d015      	beq.n	8007c7c <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007c54:	687a      	ldr	r2, [r7, #4]
 8007c56:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8007c58:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d00c      	beq.n	8007c7c <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007c66:	681a      	ldr	r2, [r3, #0]
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007c6c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007c70:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007c76:	687a      	ldr	r2, [r7, #4]
 8007c78:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8007c7a:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	2201      	movs	r2, #1
 8007c80:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	2200      	movs	r2, #0
 8007c88:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8007c8c:	2300      	movs	r3, #0
}
 8007c8e:	4618      	mov	r0, r3
 8007c90:	3718      	adds	r7, #24
 8007c92:	46bd      	mov	sp, r7
 8007c94:	bd80      	pop	{r7, pc}
 8007c96:	bf00      	nop
 8007c98:	40020010 	.word	0x40020010
 8007c9c:	40020028 	.word	0x40020028
 8007ca0:	40020040 	.word	0x40020040
 8007ca4:	40020058 	.word	0x40020058
 8007ca8:	40020070 	.word	0x40020070
 8007cac:	40020088 	.word	0x40020088
 8007cb0:	400200a0 	.word	0x400200a0
 8007cb4:	400200b8 	.word	0x400200b8
 8007cb8:	40020410 	.word	0x40020410
 8007cbc:	40020428 	.word	0x40020428
 8007cc0:	40020440 	.word	0x40020440
 8007cc4:	40020458 	.word	0x40020458
 8007cc8:	40020470 	.word	0x40020470
 8007ccc:	40020488 	.word	0x40020488
 8007cd0:	400204a0 	.word	0x400204a0
 8007cd4:	400204b8 	.word	0x400204b8
 8007cd8:	58025408 	.word	0x58025408
 8007cdc:	5802541c 	.word	0x5802541c
 8007ce0:	58025430 	.word	0x58025430
 8007ce4:	58025444 	.word	0x58025444
 8007ce8:	58025458 	.word	0x58025458
 8007cec:	5802546c 	.word	0x5802546c
 8007cf0:	58025480 	.word	0x58025480
 8007cf4:	58025494 	.word	0x58025494

08007cf8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007cf8:	b580      	push	{r7, lr}
 8007cfa:	b084      	sub	sp, #16
 8007cfc:	af00      	add	r7, sp, #0
 8007cfe:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d101      	bne.n	8007d0a <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8007d06:	2301      	movs	r3, #1
 8007d08:	e237      	b.n	800817a <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007d10:	b2db      	uxtb	r3, r3
 8007d12:	2b02      	cmp	r3, #2
 8007d14:	d004      	beq.n	8007d20 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	2280      	movs	r2, #128	@ 0x80
 8007d1a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8007d1c:	2301      	movs	r3, #1
 8007d1e:	e22c      	b.n	800817a <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	4a5c      	ldr	r2, [pc, #368]	@ (8007e98 <HAL_DMA_Abort_IT+0x1a0>)
 8007d26:	4293      	cmp	r3, r2
 8007d28:	d04a      	beq.n	8007dc0 <HAL_DMA_Abort_IT+0xc8>
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	4a5b      	ldr	r2, [pc, #364]	@ (8007e9c <HAL_DMA_Abort_IT+0x1a4>)
 8007d30:	4293      	cmp	r3, r2
 8007d32:	d045      	beq.n	8007dc0 <HAL_DMA_Abort_IT+0xc8>
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	4a59      	ldr	r2, [pc, #356]	@ (8007ea0 <HAL_DMA_Abort_IT+0x1a8>)
 8007d3a:	4293      	cmp	r3, r2
 8007d3c:	d040      	beq.n	8007dc0 <HAL_DMA_Abort_IT+0xc8>
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	4a58      	ldr	r2, [pc, #352]	@ (8007ea4 <HAL_DMA_Abort_IT+0x1ac>)
 8007d44:	4293      	cmp	r3, r2
 8007d46:	d03b      	beq.n	8007dc0 <HAL_DMA_Abort_IT+0xc8>
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	4a56      	ldr	r2, [pc, #344]	@ (8007ea8 <HAL_DMA_Abort_IT+0x1b0>)
 8007d4e:	4293      	cmp	r3, r2
 8007d50:	d036      	beq.n	8007dc0 <HAL_DMA_Abort_IT+0xc8>
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	4a55      	ldr	r2, [pc, #340]	@ (8007eac <HAL_DMA_Abort_IT+0x1b4>)
 8007d58:	4293      	cmp	r3, r2
 8007d5a:	d031      	beq.n	8007dc0 <HAL_DMA_Abort_IT+0xc8>
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	4a53      	ldr	r2, [pc, #332]	@ (8007eb0 <HAL_DMA_Abort_IT+0x1b8>)
 8007d62:	4293      	cmp	r3, r2
 8007d64:	d02c      	beq.n	8007dc0 <HAL_DMA_Abort_IT+0xc8>
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	4a52      	ldr	r2, [pc, #328]	@ (8007eb4 <HAL_DMA_Abort_IT+0x1bc>)
 8007d6c:	4293      	cmp	r3, r2
 8007d6e:	d027      	beq.n	8007dc0 <HAL_DMA_Abort_IT+0xc8>
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	4a50      	ldr	r2, [pc, #320]	@ (8007eb8 <HAL_DMA_Abort_IT+0x1c0>)
 8007d76:	4293      	cmp	r3, r2
 8007d78:	d022      	beq.n	8007dc0 <HAL_DMA_Abort_IT+0xc8>
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	4a4f      	ldr	r2, [pc, #316]	@ (8007ebc <HAL_DMA_Abort_IT+0x1c4>)
 8007d80:	4293      	cmp	r3, r2
 8007d82:	d01d      	beq.n	8007dc0 <HAL_DMA_Abort_IT+0xc8>
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	4a4d      	ldr	r2, [pc, #308]	@ (8007ec0 <HAL_DMA_Abort_IT+0x1c8>)
 8007d8a:	4293      	cmp	r3, r2
 8007d8c:	d018      	beq.n	8007dc0 <HAL_DMA_Abort_IT+0xc8>
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	4a4c      	ldr	r2, [pc, #304]	@ (8007ec4 <HAL_DMA_Abort_IT+0x1cc>)
 8007d94:	4293      	cmp	r3, r2
 8007d96:	d013      	beq.n	8007dc0 <HAL_DMA_Abort_IT+0xc8>
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	4a4a      	ldr	r2, [pc, #296]	@ (8007ec8 <HAL_DMA_Abort_IT+0x1d0>)
 8007d9e:	4293      	cmp	r3, r2
 8007da0:	d00e      	beq.n	8007dc0 <HAL_DMA_Abort_IT+0xc8>
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	4a49      	ldr	r2, [pc, #292]	@ (8007ecc <HAL_DMA_Abort_IT+0x1d4>)
 8007da8:	4293      	cmp	r3, r2
 8007daa:	d009      	beq.n	8007dc0 <HAL_DMA_Abort_IT+0xc8>
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	4a47      	ldr	r2, [pc, #284]	@ (8007ed0 <HAL_DMA_Abort_IT+0x1d8>)
 8007db2:	4293      	cmp	r3, r2
 8007db4:	d004      	beq.n	8007dc0 <HAL_DMA_Abort_IT+0xc8>
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	4a46      	ldr	r2, [pc, #280]	@ (8007ed4 <HAL_DMA_Abort_IT+0x1dc>)
 8007dbc:	4293      	cmp	r3, r2
 8007dbe:	d101      	bne.n	8007dc4 <HAL_DMA_Abort_IT+0xcc>
 8007dc0:	2301      	movs	r3, #1
 8007dc2:	e000      	b.n	8007dc6 <HAL_DMA_Abort_IT+0xce>
 8007dc4:	2300      	movs	r3, #0
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	f000 8086 	beq.w	8007ed8 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	2204      	movs	r2, #4
 8007dd0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	4a2f      	ldr	r2, [pc, #188]	@ (8007e98 <HAL_DMA_Abort_IT+0x1a0>)
 8007dda:	4293      	cmp	r3, r2
 8007ddc:	d04a      	beq.n	8007e74 <HAL_DMA_Abort_IT+0x17c>
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	4a2e      	ldr	r2, [pc, #184]	@ (8007e9c <HAL_DMA_Abort_IT+0x1a4>)
 8007de4:	4293      	cmp	r3, r2
 8007de6:	d045      	beq.n	8007e74 <HAL_DMA_Abort_IT+0x17c>
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	4a2c      	ldr	r2, [pc, #176]	@ (8007ea0 <HAL_DMA_Abort_IT+0x1a8>)
 8007dee:	4293      	cmp	r3, r2
 8007df0:	d040      	beq.n	8007e74 <HAL_DMA_Abort_IT+0x17c>
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	4a2b      	ldr	r2, [pc, #172]	@ (8007ea4 <HAL_DMA_Abort_IT+0x1ac>)
 8007df8:	4293      	cmp	r3, r2
 8007dfa:	d03b      	beq.n	8007e74 <HAL_DMA_Abort_IT+0x17c>
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	4a29      	ldr	r2, [pc, #164]	@ (8007ea8 <HAL_DMA_Abort_IT+0x1b0>)
 8007e02:	4293      	cmp	r3, r2
 8007e04:	d036      	beq.n	8007e74 <HAL_DMA_Abort_IT+0x17c>
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	4a28      	ldr	r2, [pc, #160]	@ (8007eac <HAL_DMA_Abort_IT+0x1b4>)
 8007e0c:	4293      	cmp	r3, r2
 8007e0e:	d031      	beq.n	8007e74 <HAL_DMA_Abort_IT+0x17c>
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	4a26      	ldr	r2, [pc, #152]	@ (8007eb0 <HAL_DMA_Abort_IT+0x1b8>)
 8007e16:	4293      	cmp	r3, r2
 8007e18:	d02c      	beq.n	8007e74 <HAL_DMA_Abort_IT+0x17c>
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	4a25      	ldr	r2, [pc, #148]	@ (8007eb4 <HAL_DMA_Abort_IT+0x1bc>)
 8007e20:	4293      	cmp	r3, r2
 8007e22:	d027      	beq.n	8007e74 <HAL_DMA_Abort_IT+0x17c>
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	4a23      	ldr	r2, [pc, #140]	@ (8007eb8 <HAL_DMA_Abort_IT+0x1c0>)
 8007e2a:	4293      	cmp	r3, r2
 8007e2c:	d022      	beq.n	8007e74 <HAL_DMA_Abort_IT+0x17c>
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	4a22      	ldr	r2, [pc, #136]	@ (8007ebc <HAL_DMA_Abort_IT+0x1c4>)
 8007e34:	4293      	cmp	r3, r2
 8007e36:	d01d      	beq.n	8007e74 <HAL_DMA_Abort_IT+0x17c>
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	4a20      	ldr	r2, [pc, #128]	@ (8007ec0 <HAL_DMA_Abort_IT+0x1c8>)
 8007e3e:	4293      	cmp	r3, r2
 8007e40:	d018      	beq.n	8007e74 <HAL_DMA_Abort_IT+0x17c>
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	4a1f      	ldr	r2, [pc, #124]	@ (8007ec4 <HAL_DMA_Abort_IT+0x1cc>)
 8007e48:	4293      	cmp	r3, r2
 8007e4a:	d013      	beq.n	8007e74 <HAL_DMA_Abort_IT+0x17c>
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	4a1d      	ldr	r2, [pc, #116]	@ (8007ec8 <HAL_DMA_Abort_IT+0x1d0>)
 8007e52:	4293      	cmp	r3, r2
 8007e54:	d00e      	beq.n	8007e74 <HAL_DMA_Abort_IT+0x17c>
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	4a1c      	ldr	r2, [pc, #112]	@ (8007ecc <HAL_DMA_Abort_IT+0x1d4>)
 8007e5c:	4293      	cmp	r3, r2
 8007e5e:	d009      	beq.n	8007e74 <HAL_DMA_Abort_IT+0x17c>
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	4a1a      	ldr	r2, [pc, #104]	@ (8007ed0 <HAL_DMA_Abort_IT+0x1d8>)
 8007e66:	4293      	cmp	r3, r2
 8007e68:	d004      	beq.n	8007e74 <HAL_DMA_Abort_IT+0x17c>
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	4a19      	ldr	r2, [pc, #100]	@ (8007ed4 <HAL_DMA_Abort_IT+0x1dc>)
 8007e70:	4293      	cmp	r3, r2
 8007e72:	d108      	bne.n	8007e86 <HAL_DMA_Abort_IT+0x18e>
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	681a      	ldr	r2, [r3, #0]
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	f022 0201 	bic.w	r2, r2, #1
 8007e82:	601a      	str	r2, [r3, #0]
 8007e84:	e178      	b.n	8008178 <HAL_DMA_Abort_IT+0x480>
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	681a      	ldr	r2, [r3, #0]
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	f022 0201 	bic.w	r2, r2, #1
 8007e94:	601a      	str	r2, [r3, #0]
 8007e96:	e16f      	b.n	8008178 <HAL_DMA_Abort_IT+0x480>
 8007e98:	40020010 	.word	0x40020010
 8007e9c:	40020028 	.word	0x40020028
 8007ea0:	40020040 	.word	0x40020040
 8007ea4:	40020058 	.word	0x40020058
 8007ea8:	40020070 	.word	0x40020070
 8007eac:	40020088 	.word	0x40020088
 8007eb0:	400200a0 	.word	0x400200a0
 8007eb4:	400200b8 	.word	0x400200b8
 8007eb8:	40020410 	.word	0x40020410
 8007ebc:	40020428 	.word	0x40020428
 8007ec0:	40020440 	.word	0x40020440
 8007ec4:	40020458 	.word	0x40020458
 8007ec8:	40020470 	.word	0x40020470
 8007ecc:	40020488 	.word	0x40020488
 8007ed0:	400204a0 	.word	0x400204a0
 8007ed4:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	681a      	ldr	r2, [r3, #0]
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	f022 020e 	bic.w	r2, r2, #14
 8007ee6:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	4a6c      	ldr	r2, [pc, #432]	@ (80080a0 <HAL_DMA_Abort_IT+0x3a8>)
 8007eee:	4293      	cmp	r3, r2
 8007ef0:	d04a      	beq.n	8007f88 <HAL_DMA_Abort_IT+0x290>
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	4a6b      	ldr	r2, [pc, #428]	@ (80080a4 <HAL_DMA_Abort_IT+0x3ac>)
 8007ef8:	4293      	cmp	r3, r2
 8007efa:	d045      	beq.n	8007f88 <HAL_DMA_Abort_IT+0x290>
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	4a69      	ldr	r2, [pc, #420]	@ (80080a8 <HAL_DMA_Abort_IT+0x3b0>)
 8007f02:	4293      	cmp	r3, r2
 8007f04:	d040      	beq.n	8007f88 <HAL_DMA_Abort_IT+0x290>
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	4a68      	ldr	r2, [pc, #416]	@ (80080ac <HAL_DMA_Abort_IT+0x3b4>)
 8007f0c:	4293      	cmp	r3, r2
 8007f0e:	d03b      	beq.n	8007f88 <HAL_DMA_Abort_IT+0x290>
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	4a66      	ldr	r2, [pc, #408]	@ (80080b0 <HAL_DMA_Abort_IT+0x3b8>)
 8007f16:	4293      	cmp	r3, r2
 8007f18:	d036      	beq.n	8007f88 <HAL_DMA_Abort_IT+0x290>
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	4a65      	ldr	r2, [pc, #404]	@ (80080b4 <HAL_DMA_Abort_IT+0x3bc>)
 8007f20:	4293      	cmp	r3, r2
 8007f22:	d031      	beq.n	8007f88 <HAL_DMA_Abort_IT+0x290>
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	4a63      	ldr	r2, [pc, #396]	@ (80080b8 <HAL_DMA_Abort_IT+0x3c0>)
 8007f2a:	4293      	cmp	r3, r2
 8007f2c:	d02c      	beq.n	8007f88 <HAL_DMA_Abort_IT+0x290>
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	4a62      	ldr	r2, [pc, #392]	@ (80080bc <HAL_DMA_Abort_IT+0x3c4>)
 8007f34:	4293      	cmp	r3, r2
 8007f36:	d027      	beq.n	8007f88 <HAL_DMA_Abort_IT+0x290>
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	4a60      	ldr	r2, [pc, #384]	@ (80080c0 <HAL_DMA_Abort_IT+0x3c8>)
 8007f3e:	4293      	cmp	r3, r2
 8007f40:	d022      	beq.n	8007f88 <HAL_DMA_Abort_IT+0x290>
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	4a5f      	ldr	r2, [pc, #380]	@ (80080c4 <HAL_DMA_Abort_IT+0x3cc>)
 8007f48:	4293      	cmp	r3, r2
 8007f4a:	d01d      	beq.n	8007f88 <HAL_DMA_Abort_IT+0x290>
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	4a5d      	ldr	r2, [pc, #372]	@ (80080c8 <HAL_DMA_Abort_IT+0x3d0>)
 8007f52:	4293      	cmp	r3, r2
 8007f54:	d018      	beq.n	8007f88 <HAL_DMA_Abort_IT+0x290>
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	4a5c      	ldr	r2, [pc, #368]	@ (80080cc <HAL_DMA_Abort_IT+0x3d4>)
 8007f5c:	4293      	cmp	r3, r2
 8007f5e:	d013      	beq.n	8007f88 <HAL_DMA_Abort_IT+0x290>
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	4a5a      	ldr	r2, [pc, #360]	@ (80080d0 <HAL_DMA_Abort_IT+0x3d8>)
 8007f66:	4293      	cmp	r3, r2
 8007f68:	d00e      	beq.n	8007f88 <HAL_DMA_Abort_IT+0x290>
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	4a59      	ldr	r2, [pc, #356]	@ (80080d4 <HAL_DMA_Abort_IT+0x3dc>)
 8007f70:	4293      	cmp	r3, r2
 8007f72:	d009      	beq.n	8007f88 <HAL_DMA_Abort_IT+0x290>
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	4a57      	ldr	r2, [pc, #348]	@ (80080d8 <HAL_DMA_Abort_IT+0x3e0>)
 8007f7a:	4293      	cmp	r3, r2
 8007f7c:	d004      	beq.n	8007f88 <HAL_DMA_Abort_IT+0x290>
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	4a56      	ldr	r2, [pc, #344]	@ (80080dc <HAL_DMA_Abort_IT+0x3e4>)
 8007f84:	4293      	cmp	r3, r2
 8007f86:	d108      	bne.n	8007f9a <HAL_DMA_Abort_IT+0x2a2>
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	681a      	ldr	r2, [r3, #0]
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	f022 0201 	bic.w	r2, r2, #1
 8007f96:	601a      	str	r2, [r3, #0]
 8007f98:	e007      	b.n	8007faa <HAL_DMA_Abort_IT+0x2b2>
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	681a      	ldr	r2, [r3, #0]
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	f022 0201 	bic.w	r2, r2, #1
 8007fa8:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	4a3c      	ldr	r2, [pc, #240]	@ (80080a0 <HAL_DMA_Abort_IT+0x3a8>)
 8007fb0:	4293      	cmp	r3, r2
 8007fb2:	d072      	beq.n	800809a <HAL_DMA_Abort_IT+0x3a2>
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	4a3a      	ldr	r2, [pc, #232]	@ (80080a4 <HAL_DMA_Abort_IT+0x3ac>)
 8007fba:	4293      	cmp	r3, r2
 8007fbc:	d06d      	beq.n	800809a <HAL_DMA_Abort_IT+0x3a2>
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	4a39      	ldr	r2, [pc, #228]	@ (80080a8 <HAL_DMA_Abort_IT+0x3b0>)
 8007fc4:	4293      	cmp	r3, r2
 8007fc6:	d068      	beq.n	800809a <HAL_DMA_Abort_IT+0x3a2>
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	4a37      	ldr	r2, [pc, #220]	@ (80080ac <HAL_DMA_Abort_IT+0x3b4>)
 8007fce:	4293      	cmp	r3, r2
 8007fd0:	d063      	beq.n	800809a <HAL_DMA_Abort_IT+0x3a2>
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	4a36      	ldr	r2, [pc, #216]	@ (80080b0 <HAL_DMA_Abort_IT+0x3b8>)
 8007fd8:	4293      	cmp	r3, r2
 8007fda:	d05e      	beq.n	800809a <HAL_DMA_Abort_IT+0x3a2>
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	4a34      	ldr	r2, [pc, #208]	@ (80080b4 <HAL_DMA_Abort_IT+0x3bc>)
 8007fe2:	4293      	cmp	r3, r2
 8007fe4:	d059      	beq.n	800809a <HAL_DMA_Abort_IT+0x3a2>
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	4a33      	ldr	r2, [pc, #204]	@ (80080b8 <HAL_DMA_Abort_IT+0x3c0>)
 8007fec:	4293      	cmp	r3, r2
 8007fee:	d054      	beq.n	800809a <HAL_DMA_Abort_IT+0x3a2>
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	4a31      	ldr	r2, [pc, #196]	@ (80080bc <HAL_DMA_Abort_IT+0x3c4>)
 8007ff6:	4293      	cmp	r3, r2
 8007ff8:	d04f      	beq.n	800809a <HAL_DMA_Abort_IT+0x3a2>
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	4a30      	ldr	r2, [pc, #192]	@ (80080c0 <HAL_DMA_Abort_IT+0x3c8>)
 8008000:	4293      	cmp	r3, r2
 8008002:	d04a      	beq.n	800809a <HAL_DMA_Abort_IT+0x3a2>
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	4a2e      	ldr	r2, [pc, #184]	@ (80080c4 <HAL_DMA_Abort_IT+0x3cc>)
 800800a:	4293      	cmp	r3, r2
 800800c:	d045      	beq.n	800809a <HAL_DMA_Abort_IT+0x3a2>
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	4a2d      	ldr	r2, [pc, #180]	@ (80080c8 <HAL_DMA_Abort_IT+0x3d0>)
 8008014:	4293      	cmp	r3, r2
 8008016:	d040      	beq.n	800809a <HAL_DMA_Abort_IT+0x3a2>
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	4a2b      	ldr	r2, [pc, #172]	@ (80080cc <HAL_DMA_Abort_IT+0x3d4>)
 800801e:	4293      	cmp	r3, r2
 8008020:	d03b      	beq.n	800809a <HAL_DMA_Abort_IT+0x3a2>
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	4a2a      	ldr	r2, [pc, #168]	@ (80080d0 <HAL_DMA_Abort_IT+0x3d8>)
 8008028:	4293      	cmp	r3, r2
 800802a:	d036      	beq.n	800809a <HAL_DMA_Abort_IT+0x3a2>
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	4a28      	ldr	r2, [pc, #160]	@ (80080d4 <HAL_DMA_Abort_IT+0x3dc>)
 8008032:	4293      	cmp	r3, r2
 8008034:	d031      	beq.n	800809a <HAL_DMA_Abort_IT+0x3a2>
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	4a27      	ldr	r2, [pc, #156]	@ (80080d8 <HAL_DMA_Abort_IT+0x3e0>)
 800803c:	4293      	cmp	r3, r2
 800803e:	d02c      	beq.n	800809a <HAL_DMA_Abort_IT+0x3a2>
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	4a25      	ldr	r2, [pc, #148]	@ (80080dc <HAL_DMA_Abort_IT+0x3e4>)
 8008046:	4293      	cmp	r3, r2
 8008048:	d027      	beq.n	800809a <HAL_DMA_Abort_IT+0x3a2>
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	4a24      	ldr	r2, [pc, #144]	@ (80080e0 <HAL_DMA_Abort_IT+0x3e8>)
 8008050:	4293      	cmp	r3, r2
 8008052:	d022      	beq.n	800809a <HAL_DMA_Abort_IT+0x3a2>
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	4a22      	ldr	r2, [pc, #136]	@ (80080e4 <HAL_DMA_Abort_IT+0x3ec>)
 800805a:	4293      	cmp	r3, r2
 800805c:	d01d      	beq.n	800809a <HAL_DMA_Abort_IT+0x3a2>
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	4a21      	ldr	r2, [pc, #132]	@ (80080e8 <HAL_DMA_Abort_IT+0x3f0>)
 8008064:	4293      	cmp	r3, r2
 8008066:	d018      	beq.n	800809a <HAL_DMA_Abort_IT+0x3a2>
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	4a1f      	ldr	r2, [pc, #124]	@ (80080ec <HAL_DMA_Abort_IT+0x3f4>)
 800806e:	4293      	cmp	r3, r2
 8008070:	d013      	beq.n	800809a <HAL_DMA_Abort_IT+0x3a2>
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	4a1e      	ldr	r2, [pc, #120]	@ (80080f0 <HAL_DMA_Abort_IT+0x3f8>)
 8008078:	4293      	cmp	r3, r2
 800807a:	d00e      	beq.n	800809a <HAL_DMA_Abort_IT+0x3a2>
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	4a1c      	ldr	r2, [pc, #112]	@ (80080f4 <HAL_DMA_Abort_IT+0x3fc>)
 8008082:	4293      	cmp	r3, r2
 8008084:	d009      	beq.n	800809a <HAL_DMA_Abort_IT+0x3a2>
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	4a1b      	ldr	r2, [pc, #108]	@ (80080f8 <HAL_DMA_Abort_IT+0x400>)
 800808c:	4293      	cmp	r3, r2
 800808e:	d004      	beq.n	800809a <HAL_DMA_Abort_IT+0x3a2>
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	4a19      	ldr	r2, [pc, #100]	@ (80080fc <HAL_DMA_Abort_IT+0x404>)
 8008096:	4293      	cmp	r3, r2
 8008098:	d132      	bne.n	8008100 <HAL_DMA_Abort_IT+0x408>
 800809a:	2301      	movs	r3, #1
 800809c:	e031      	b.n	8008102 <HAL_DMA_Abort_IT+0x40a>
 800809e:	bf00      	nop
 80080a0:	40020010 	.word	0x40020010
 80080a4:	40020028 	.word	0x40020028
 80080a8:	40020040 	.word	0x40020040
 80080ac:	40020058 	.word	0x40020058
 80080b0:	40020070 	.word	0x40020070
 80080b4:	40020088 	.word	0x40020088
 80080b8:	400200a0 	.word	0x400200a0
 80080bc:	400200b8 	.word	0x400200b8
 80080c0:	40020410 	.word	0x40020410
 80080c4:	40020428 	.word	0x40020428
 80080c8:	40020440 	.word	0x40020440
 80080cc:	40020458 	.word	0x40020458
 80080d0:	40020470 	.word	0x40020470
 80080d4:	40020488 	.word	0x40020488
 80080d8:	400204a0 	.word	0x400204a0
 80080dc:	400204b8 	.word	0x400204b8
 80080e0:	58025408 	.word	0x58025408
 80080e4:	5802541c 	.word	0x5802541c
 80080e8:	58025430 	.word	0x58025430
 80080ec:	58025444 	.word	0x58025444
 80080f0:	58025458 	.word	0x58025458
 80080f4:	5802546c 	.word	0x5802546c
 80080f8:	58025480 	.word	0x58025480
 80080fc:	58025494 	.word	0x58025494
 8008100:	2300      	movs	r3, #0
 8008102:	2b00      	cmp	r3, #0
 8008104:	d028      	beq.n	8008158 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800810a:	681a      	ldr	r2, [r3, #0]
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008110:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008114:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800811a:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008120:	f003 031f 	and.w	r3, r3, #31
 8008124:	2201      	movs	r2, #1
 8008126:	409a      	lsls	r2, r3
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008130:	687a      	ldr	r2, [r7, #4]
 8008132:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8008134:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800813a:	2b00      	cmp	r3, #0
 800813c:	d00c      	beq.n	8008158 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008142:	681a      	ldr	r2, [r3, #0]
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008148:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800814c:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008152:	687a      	ldr	r2, [r7, #4]
 8008154:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8008156:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	2201      	movs	r2, #1
 800815c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	2200      	movs	r2, #0
 8008164:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800816c:	2b00      	cmp	r3, #0
 800816e:	d003      	beq.n	8008178 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008174:	6878      	ldr	r0, [r7, #4]
 8008176:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8008178:	2300      	movs	r3, #0
}
 800817a:	4618      	mov	r0, r3
 800817c:	3710      	adds	r7, #16
 800817e:	46bd      	mov	sp, r7
 8008180:	bd80      	pop	{r7, pc}
 8008182:	bf00      	nop

08008184 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8008184:	b580      	push	{r7, lr}
 8008186:	b08a      	sub	sp, #40	@ 0x28
 8008188:	af00      	add	r7, sp, #0
 800818a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 800818c:	2300      	movs	r3, #0
 800818e:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8008190:	4b67      	ldr	r3, [pc, #412]	@ (8008330 <HAL_DMA_IRQHandler+0x1ac>)
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	4a67      	ldr	r2, [pc, #412]	@ (8008334 <HAL_DMA_IRQHandler+0x1b0>)
 8008196:	fba2 2303 	umull	r2, r3, r2, r3
 800819a:	0a9b      	lsrs	r3, r3, #10
 800819c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80081a2:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80081a8:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80081aa:	6a3b      	ldr	r3, [r7, #32]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 80081b0:	69fb      	ldr	r3, [r7, #28]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	4a5f      	ldr	r2, [pc, #380]	@ (8008338 <HAL_DMA_IRQHandler+0x1b4>)
 80081bc:	4293      	cmp	r3, r2
 80081be:	d04a      	beq.n	8008256 <HAL_DMA_IRQHandler+0xd2>
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	4a5d      	ldr	r2, [pc, #372]	@ (800833c <HAL_DMA_IRQHandler+0x1b8>)
 80081c6:	4293      	cmp	r3, r2
 80081c8:	d045      	beq.n	8008256 <HAL_DMA_IRQHandler+0xd2>
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	4a5c      	ldr	r2, [pc, #368]	@ (8008340 <HAL_DMA_IRQHandler+0x1bc>)
 80081d0:	4293      	cmp	r3, r2
 80081d2:	d040      	beq.n	8008256 <HAL_DMA_IRQHandler+0xd2>
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	4a5a      	ldr	r2, [pc, #360]	@ (8008344 <HAL_DMA_IRQHandler+0x1c0>)
 80081da:	4293      	cmp	r3, r2
 80081dc:	d03b      	beq.n	8008256 <HAL_DMA_IRQHandler+0xd2>
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	4a59      	ldr	r2, [pc, #356]	@ (8008348 <HAL_DMA_IRQHandler+0x1c4>)
 80081e4:	4293      	cmp	r3, r2
 80081e6:	d036      	beq.n	8008256 <HAL_DMA_IRQHandler+0xd2>
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	4a57      	ldr	r2, [pc, #348]	@ (800834c <HAL_DMA_IRQHandler+0x1c8>)
 80081ee:	4293      	cmp	r3, r2
 80081f0:	d031      	beq.n	8008256 <HAL_DMA_IRQHandler+0xd2>
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	4a56      	ldr	r2, [pc, #344]	@ (8008350 <HAL_DMA_IRQHandler+0x1cc>)
 80081f8:	4293      	cmp	r3, r2
 80081fa:	d02c      	beq.n	8008256 <HAL_DMA_IRQHandler+0xd2>
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	4a54      	ldr	r2, [pc, #336]	@ (8008354 <HAL_DMA_IRQHandler+0x1d0>)
 8008202:	4293      	cmp	r3, r2
 8008204:	d027      	beq.n	8008256 <HAL_DMA_IRQHandler+0xd2>
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	4a53      	ldr	r2, [pc, #332]	@ (8008358 <HAL_DMA_IRQHandler+0x1d4>)
 800820c:	4293      	cmp	r3, r2
 800820e:	d022      	beq.n	8008256 <HAL_DMA_IRQHandler+0xd2>
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	4a51      	ldr	r2, [pc, #324]	@ (800835c <HAL_DMA_IRQHandler+0x1d8>)
 8008216:	4293      	cmp	r3, r2
 8008218:	d01d      	beq.n	8008256 <HAL_DMA_IRQHandler+0xd2>
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	4a50      	ldr	r2, [pc, #320]	@ (8008360 <HAL_DMA_IRQHandler+0x1dc>)
 8008220:	4293      	cmp	r3, r2
 8008222:	d018      	beq.n	8008256 <HAL_DMA_IRQHandler+0xd2>
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	4a4e      	ldr	r2, [pc, #312]	@ (8008364 <HAL_DMA_IRQHandler+0x1e0>)
 800822a:	4293      	cmp	r3, r2
 800822c:	d013      	beq.n	8008256 <HAL_DMA_IRQHandler+0xd2>
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	4a4d      	ldr	r2, [pc, #308]	@ (8008368 <HAL_DMA_IRQHandler+0x1e4>)
 8008234:	4293      	cmp	r3, r2
 8008236:	d00e      	beq.n	8008256 <HAL_DMA_IRQHandler+0xd2>
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	4a4b      	ldr	r2, [pc, #300]	@ (800836c <HAL_DMA_IRQHandler+0x1e8>)
 800823e:	4293      	cmp	r3, r2
 8008240:	d009      	beq.n	8008256 <HAL_DMA_IRQHandler+0xd2>
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	4a4a      	ldr	r2, [pc, #296]	@ (8008370 <HAL_DMA_IRQHandler+0x1ec>)
 8008248:	4293      	cmp	r3, r2
 800824a:	d004      	beq.n	8008256 <HAL_DMA_IRQHandler+0xd2>
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	4a48      	ldr	r2, [pc, #288]	@ (8008374 <HAL_DMA_IRQHandler+0x1f0>)
 8008252:	4293      	cmp	r3, r2
 8008254:	d101      	bne.n	800825a <HAL_DMA_IRQHandler+0xd6>
 8008256:	2301      	movs	r3, #1
 8008258:	e000      	b.n	800825c <HAL_DMA_IRQHandler+0xd8>
 800825a:	2300      	movs	r3, #0
 800825c:	2b00      	cmp	r3, #0
 800825e:	f000 842b 	beq.w	8008ab8 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008266:	f003 031f 	and.w	r3, r3, #31
 800826a:	2208      	movs	r2, #8
 800826c:	409a      	lsls	r2, r3
 800826e:	69bb      	ldr	r3, [r7, #24]
 8008270:	4013      	ands	r3, r2
 8008272:	2b00      	cmp	r3, #0
 8008274:	f000 80a2 	beq.w	80083bc <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	4a2e      	ldr	r2, [pc, #184]	@ (8008338 <HAL_DMA_IRQHandler+0x1b4>)
 800827e:	4293      	cmp	r3, r2
 8008280:	d04a      	beq.n	8008318 <HAL_DMA_IRQHandler+0x194>
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	4a2d      	ldr	r2, [pc, #180]	@ (800833c <HAL_DMA_IRQHandler+0x1b8>)
 8008288:	4293      	cmp	r3, r2
 800828a:	d045      	beq.n	8008318 <HAL_DMA_IRQHandler+0x194>
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	4a2b      	ldr	r2, [pc, #172]	@ (8008340 <HAL_DMA_IRQHandler+0x1bc>)
 8008292:	4293      	cmp	r3, r2
 8008294:	d040      	beq.n	8008318 <HAL_DMA_IRQHandler+0x194>
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	4a2a      	ldr	r2, [pc, #168]	@ (8008344 <HAL_DMA_IRQHandler+0x1c0>)
 800829c:	4293      	cmp	r3, r2
 800829e:	d03b      	beq.n	8008318 <HAL_DMA_IRQHandler+0x194>
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	4a28      	ldr	r2, [pc, #160]	@ (8008348 <HAL_DMA_IRQHandler+0x1c4>)
 80082a6:	4293      	cmp	r3, r2
 80082a8:	d036      	beq.n	8008318 <HAL_DMA_IRQHandler+0x194>
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	4a27      	ldr	r2, [pc, #156]	@ (800834c <HAL_DMA_IRQHandler+0x1c8>)
 80082b0:	4293      	cmp	r3, r2
 80082b2:	d031      	beq.n	8008318 <HAL_DMA_IRQHandler+0x194>
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	4a25      	ldr	r2, [pc, #148]	@ (8008350 <HAL_DMA_IRQHandler+0x1cc>)
 80082ba:	4293      	cmp	r3, r2
 80082bc:	d02c      	beq.n	8008318 <HAL_DMA_IRQHandler+0x194>
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	4a24      	ldr	r2, [pc, #144]	@ (8008354 <HAL_DMA_IRQHandler+0x1d0>)
 80082c4:	4293      	cmp	r3, r2
 80082c6:	d027      	beq.n	8008318 <HAL_DMA_IRQHandler+0x194>
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	4a22      	ldr	r2, [pc, #136]	@ (8008358 <HAL_DMA_IRQHandler+0x1d4>)
 80082ce:	4293      	cmp	r3, r2
 80082d0:	d022      	beq.n	8008318 <HAL_DMA_IRQHandler+0x194>
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	4a21      	ldr	r2, [pc, #132]	@ (800835c <HAL_DMA_IRQHandler+0x1d8>)
 80082d8:	4293      	cmp	r3, r2
 80082da:	d01d      	beq.n	8008318 <HAL_DMA_IRQHandler+0x194>
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	4a1f      	ldr	r2, [pc, #124]	@ (8008360 <HAL_DMA_IRQHandler+0x1dc>)
 80082e2:	4293      	cmp	r3, r2
 80082e4:	d018      	beq.n	8008318 <HAL_DMA_IRQHandler+0x194>
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	4a1e      	ldr	r2, [pc, #120]	@ (8008364 <HAL_DMA_IRQHandler+0x1e0>)
 80082ec:	4293      	cmp	r3, r2
 80082ee:	d013      	beq.n	8008318 <HAL_DMA_IRQHandler+0x194>
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	4a1c      	ldr	r2, [pc, #112]	@ (8008368 <HAL_DMA_IRQHandler+0x1e4>)
 80082f6:	4293      	cmp	r3, r2
 80082f8:	d00e      	beq.n	8008318 <HAL_DMA_IRQHandler+0x194>
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	4a1b      	ldr	r2, [pc, #108]	@ (800836c <HAL_DMA_IRQHandler+0x1e8>)
 8008300:	4293      	cmp	r3, r2
 8008302:	d009      	beq.n	8008318 <HAL_DMA_IRQHandler+0x194>
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	4a19      	ldr	r2, [pc, #100]	@ (8008370 <HAL_DMA_IRQHandler+0x1ec>)
 800830a:	4293      	cmp	r3, r2
 800830c:	d004      	beq.n	8008318 <HAL_DMA_IRQHandler+0x194>
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	4a18      	ldr	r2, [pc, #96]	@ (8008374 <HAL_DMA_IRQHandler+0x1f0>)
 8008314:	4293      	cmp	r3, r2
 8008316:	d12f      	bne.n	8008378 <HAL_DMA_IRQHandler+0x1f4>
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	f003 0304 	and.w	r3, r3, #4
 8008322:	2b00      	cmp	r3, #0
 8008324:	bf14      	ite	ne
 8008326:	2301      	movne	r3, #1
 8008328:	2300      	moveq	r3, #0
 800832a:	b2db      	uxtb	r3, r3
 800832c:	e02e      	b.n	800838c <HAL_DMA_IRQHandler+0x208>
 800832e:	bf00      	nop
 8008330:	24000038 	.word	0x24000038
 8008334:	1b4e81b5 	.word	0x1b4e81b5
 8008338:	40020010 	.word	0x40020010
 800833c:	40020028 	.word	0x40020028
 8008340:	40020040 	.word	0x40020040
 8008344:	40020058 	.word	0x40020058
 8008348:	40020070 	.word	0x40020070
 800834c:	40020088 	.word	0x40020088
 8008350:	400200a0 	.word	0x400200a0
 8008354:	400200b8 	.word	0x400200b8
 8008358:	40020410 	.word	0x40020410
 800835c:	40020428 	.word	0x40020428
 8008360:	40020440 	.word	0x40020440
 8008364:	40020458 	.word	0x40020458
 8008368:	40020470 	.word	0x40020470
 800836c:	40020488 	.word	0x40020488
 8008370:	400204a0 	.word	0x400204a0
 8008374:	400204b8 	.word	0x400204b8
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	f003 0308 	and.w	r3, r3, #8
 8008382:	2b00      	cmp	r3, #0
 8008384:	bf14      	ite	ne
 8008386:	2301      	movne	r3, #1
 8008388:	2300      	moveq	r3, #0
 800838a:	b2db      	uxtb	r3, r3
 800838c:	2b00      	cmp	r3, #0
 800838e:	d015      	beq.n	80083bc <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	681a      	ldr	r2, [r3, #0]
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	f022 0204 	bic.w	r2, r2, #4
 800839e:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80083a4:	f003 031f 	and.w	r3, r3, #31
 80083a8:	2208      	movs	r2, #8
 80083aa:	409a      	lsls	r2, r3
 80083ac:	6a3b      	ldr	r3, [r7, #32]
 80083ae:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80083b4:	f043 0201 	orr.w	r2, r3, #1
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80083c0:	f003 031f 	and.w	r3, r3, #31
 80083c4:	69ba      	ldr	r2, [r7, #24]
 80083c6:	fa22 f303 	lsr.w	r3, r2, r3
 80083ca:	f003 0301 	and.w	r3, r3, #1
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d06e      	beq.n	80084b0 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	4a69      	ldr	r2, [pc, #420]	@ (800857c <HAL_DMA_IRQHandler+0x3f8>)
 80083d8:	4293      	cmp	r3, r2
 80083da:	d04a      	beq.n	8008472 <HAL_DMA_IRQHandler+0x2ee>
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	4a67      	ldr	r2, [pc, #412]	@ (8008580 <HAL_DMA_IRQHandler+0x3fc>)
 80083e2:	4293      	cmp	r3, r2
 80083e4:	d045      	beq.n	8008472 <HAL_DMA_IRQHandler+0x2ee>
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	4a66      	ldr	r2, [pc, #408]	@ (8008584 <HAL_DMA_IRQHandler+0x400>)
 80083ec:	4293      	cmp	r3, r2
 80083ee:	d040      	beq.n	8008472 <HAL_DMA_IRQHandler+0x2ee>
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	4a64      	ldr	r2, [pc, #400]	@ (8008588 <HAL_DMA_IRQHandler+0x404>)
 80083f6:	4293      	cmp	r3, r2
 80083f8:	d03b      	beq.n	8008472 <HAL_DMA_IRQHandler+0x2ee>
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	4a63      	ldr	r2, [pc, #396]	@ (800858c <HAL_DMA_IRQHandler+0x408>)
 8008400:	4293      	cmp	r3, r2
 8008402:	d036      	beq.n	8008472 <HAL_DMA_IRQHandler+0x2ee>
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	4a61      	ldr	r2, [pc, #388]	@ (8008590 <HAL_DMA_IRQHandler+0x40c>)
 800840a:	4293      	cmp	r3, r2
 800840c:	d031      	beq.n	8008472 <HAL_DMA_IRQHandler+0x2ee>
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	4a60      	ldr	r2, [pc, #384]	@ (8008594 <HAL_DMA_IRQHandler+0x410>)
 8008414:	4293      	cmp	r3, r2
 8008416:	d02c      	beq.n	8008472 <HAL_DMA_IRQHandler+0x2ee>
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	4a5e      	ldr	r2, [pc, #376]	@ (8008598 <HAL_DMA_IRQHandler+0x414>)
 800841e:	4293      	cmp	r3, r2
 8008420:	d027      	beq.n	8008472 <HAL_DMA_IRQHandler+0x2ee>
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	4a5d      	ldr	r2, [pc, #372]	@ (800859c <HAL_DMA_IRQHandler+0x418>)
 8008428:	4293      	cmp	r3, r2
 800842a:	d022      	beq.n	8008472 <HAL_DMA_IRQHandler+0x2ee>
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	4a5b      	ldr	r2, [pc, #364]	@ (80085a0 <HAL_DMA_IRQHandler+0x41c>)
 8008432:	4293      	cmp	r3, r2
 8008434:	d01d      	beq.n	8008472 <HAL_DMA_IRQHandler+0x2ee>
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	4a5a      	ldr	r2, [pc, #360]	@ (80085a4 <HAL_DMA_IRQHandler+0x420>)
 800843c:	4293      	cmp	r3, r2
 800843e:	d018      	beq.n	8008472 <HAL_DMA_IRQHandler+0x2ee>
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	4a58      	ldr	r2, [pc, #352]	@ (80085a8 <HAL_DMA_IRQHandler+0x424>)
 8008446:	4293      	cmp	r3, r2
 8008448:	d013      	beq.n	8008472 <HAL_DMA_IRQHandler+0x2ee>
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	4a57      	ldr	r2, [pc, #348]	@ (80085ac <HAL_DMA_IRQHandler+0x428>)
 8008450:	4293      	cmp	r3, r2
 8008452:	d00e      	beq.n	8008472 <HAL_DMA_IRQHandler+0x2ee>
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	4a55      	ldr	r2, [pc, #340]	@ (80085b0 <HAL_DMA_IRQHandler+0x42c>)
 800845a:	4293      	cmp	r3, r2
 800845c:	d009      	beq.n	8008472 <HAL_DMA_IRQHandler+0x2ee>
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	4a54      	ldr	r2, [pc, #336]	@ (80085b4 <HAL_DMA_IRQHandler+0x430>)
 8008464:	4293      	cmp	r3, r2
 8008466:	d004      	beq.n	8008472 <HAL_DMA_IRQHandler+0x2ee>
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	4a52      	ldr	r2, [pc, #328]	@ (80085b8 <HAL_DMA_IRQHandler+0x434>)
 800846e:	4293      	cmp	r3, r2
 8008470:	d10a      	bne.n	8008488 <HAL_DMA_IRQHandler+0x304>
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	695b      	ldr	r3, [r3, #20]
 8008478:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800847c:	2b00      	cmp	r3, #0
 800847e:	bf14      	ite	ne
 8008480:	2301      	movne	r3, #1
 8008482:	2300      	moveq	r3, #0
 8008484:	b2db      	uxtb	r3, r3
 8008486:	e003      	b.n	8008490 <HAL_DMA_IRQHandler+0x30c>
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	2300      	movs	r3, #0
 8008490:	2b00      	cmp	r3, #0
 8008492:	d00d      	beq.n	80084b0 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008498:	f003 031f 	and.w	r3, r3, #31
 800849c:	2201      	movs	r2, #1
 800849e:	409a      	lsls	r2, r3
 80084a0:	6a3b      	ldr	r3, [r7, #32]
 80084a2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80084a8:	f043 0202 	orr.w	r2, r3, #2
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80084b4:	f003 031f 	and.w	r3, r3, #31
 80084b8:	2204      	movs	r2, #4
 80084ba:	409a      	lsls	r2, r3
 80084bc:	69bb      	ldr	r3, [r7, #24]
 80084be:	4013      	ands	r3, r2
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	f000 808f 	beq.w	80085e4 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	4a2c      	ldr	r2, [pc, #176]	@ (800857c <HAL_DMA_IRQHandler+0x3f8>)
 80084cc:	4293      	cmp	r3, r2
 80084ce:	d04a      	beq.n	8008566 <HAL_DMA_IRQHandler+0x3e2>
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	4a2a      	ldr	r2, [pc, #168]	@ (8008580 <HAL_DMA_IRQHandler+0x3fc>)
 80084d6:	4293      	cmp	r3, r2
 80084d8:	d045      	beq.n	8008566 <HAL_DMA_IRQHandler+0x3e2>
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	4a29      	ldr	r2, [pc, #164]	@ (8008584 <HAL_DMA_IRQHandler+0x400>)
 80084e0:	4293      	cmp	r3, r2
 80084e2:	d040      	beq.n	8008566 <HAL_DMA_IRQHandler+0x3e2>
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	4a27      	ldr	r2, [pc, #156]	@ (8008588 <HAL_DMA_IRQHandler+0x404>)
 80084ea:	4293      	cmp	r3, r2
 80084ec:	d03b      	beq.n	8008566 <HAL_DMA_IRQHandler+0x3e2>
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	4a26      	ldr	r2, [pc, #152]	@ (800858c <HAL_DMA_IRQHandler+0x408>)
 80084f4:	4293      	cmp	r3, r2
 80084f6:	d036      	beq.n	8008566 <HAL_DMA_IRQHandler+0x3e2>
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	4a24      	ldr	r2, [pc, #144]	@ (8008590 <HAL_DMA_IRQHandler+0x40c>)
 80084fe:	4293      	cmp	r3, r2
 8008500:	d031      	beq.n	8008566 <HAL_DMA_IRQHandler+0x3e2>
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	4a23      	ldr	r2, [pc, #140]	@ (8008594 <HAL_DMA_IRQHandler+0x410>)
 8008508:	4293      	cmp	r3, r2
 800850a:	d02c      	beq.n	8008566 <HAL_DMA_IRQHandler+0x3e2>
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	4a21      	ldr	r2, [pc, #132]	@ (8008598 <HAL_DMA_IRQHandler+0x414>)
 8008512:	4293      	cmp	r3, r2
 8008514:	d027      	beq.n	8008566 <HAL_DMA_IRQHandler+0x3e2>
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	4a20      	ldr	r2, [pc, #128]	@ (800859c <HAL_DMA_IRQHandler+0x418>)
 800851c:	4293      	cmp	r3, r2
 800851e:	d022      	beq.n	8008566 <HAL_DMA_IRQHandler+0x3e2>
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	4a1e      	ldr	r2, [pc, #120]	@ (80085a0 <HAL_DMA_IRQHandler+0x41c>)
 8008526:	4293      	cmp	r3, r2
 8008528:	d01d      	beq.n	8008566 <HAL_DMA_IRQHandler+0x3e2>
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	4a1d      	ldr	r2, [pc, #116]	@ (80085a4 <HAL_DMA_IRQHandler+0x420>)
 8008530:	4293      	cmp	r3, r2
 8008532:	d018      	beq.n	8008566 <HAL_DMA_IRQHandler+0x3e2>
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	4a1b      	ldr	r2, [pc, #108]	@ (80085a8 <HAL_DMA_IRQHandler+0x424>)
 800853a:	4293      	cmp	r3, r2
 800853c:	d013      	beq.n	8008566 <HAL_DMA_IRQHandler+0x3e2>
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	4a1a      	ldr	r2, [pc, #104]	@ (80085ac <HAL_DMA_IRQHandler+0x428>)
 8008544:	4293      	cmp	r3, r2
 8008546:	d00e      	beq.n	8008566 <HAL_DMA_IRQHandler+0x3e2>
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	4a18      	ldr	r2, [pc, #96]	@ (80085b0 <HAL_DMA_IRQHandler+0x42c>)
 800854e:	4293      	cmp	r3, r2
 8008550:	d009      	beq.n	8008566 <HAL_DMA_IRQHandler+0x3e2>
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	4a17      	ldr	r2, [pc, #92]	@ (80085b4 <HAL_DMA_IRQHandler+0x430>)
 8008558:	4293      	cmp	r3, r2
 800855a:	d004      	beq.n	8008566 <HAL_DMA_IRQHandler+0x3e2>
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	4a15      	ldr	r2, [pc, #84]	@ (80085b8 <HAL_DMA_IRQHandler+0x434>)
 8008562:	4293      	cmp	r3, r2
 8008564:	d12a      	bne.n	80085bc <HAL_DMA_IRQHandler+0x438>
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	f003 0302 	and.w	r3, r3, #2
 8008570:	2b00      	cmp	r3, #0
 8008572:	bf14      	ite	ne
 8008574:	2301      	movne	r3, #1
 8008576:	2300      	moveq	r3, #0
 8008578:	b2db      	uxtb	r3, r3
 800857a:	e023      	b.n	80085c4 <HAL_DMA_IRQHandler+0x440>
 800857c:	40020010 	.word	0x40020010
 8008580:	40020028 	.word	0x40020028
 8008584:	40020040 	.word	0x40020040
 8008588:	40020058 	.word	0x40020058
 800858c:	40020070 	.word	0x40020070
 8008590:	40020088 	.word	0x40020088
 8008594:	400200a0 	.word	0x400200a0
 8008598:	400200b8 	.word	0x400200b8
 800859c:	40020410 	.word	0x40020410
 80085a0:	40020428 	.word	0x40020428
 80085a4:	40020440 	.word	0x40020440
 80085a8:	40020458 	.word	0x40020458
 80085ac:	40020470 	.word	0x40020470
 80085b0:	40020488 	.word	0x40020488
 80085b4:	400204a0 	.word	0x400204a0
 80085b8:	400204b8 	.word	0x400204b8
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	2300      	movs	r3, #0
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d00d      	beq.n	80085e4 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80085cc:	f003 031f 	and.w	r3, r3, #31
 80085d0:	2204      	movs	r2, #4
 80085d2:	409a      	lsls	r2, r3
 80085d4:	6a3b      	ldr	r3, [r7, #32]
 80085d6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80085dc:	f043 0204 	orr.w	r2, r3, #4
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80085e8:	f003 031f 	and.w	r3, r3, #31
 80085ec:	2210      	movs	r2, #16
 80085ee:	409a      	lsls	r2, r3
 80085f0:	69bb      	ldr	r3, [r7, #24]
 80085f2:	4013      	ands	r3, r2
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	f000 80a6 	beq.w	8008746 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	4a85      	ldr	r2, [pc, #532]	@ (8008814 <HAL_DMA_IRQHandler+0x690>)
 8008600:	4293      	cmp	r3, r2
 8008602:	d04a      	beq.n	800869a <HAL_DMA_IRQHandler+0x516>
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	4a83      	ldr	r2, [pc, #524]	@ (8008818 <HAL_DMA_IRQHandler+0x694>)
 800860a:	4293      	cmp	r3, r2
 800860c:	d045      	beq.n	800869a <HAL_DMA_IRQHandler+0x516>
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	4a82      	ldr	r2, [pc, #520]	@ (800881c <HAL_DMA_IRQHandler+0x698>)
 8008614:	4293      	cmp	r3, r2
 8008616:	d040      	beq.n	800869a <HAL_DMA_IRQHandler+0x516>
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	4a80      	ldr	r2, [pc, #512]	@ (8008820 <HAL_DMA_IRQHandler+0x69c>)
 800861e:	4293      	cmp	r3, r2
 8008620:	d03b      	beq.n	800869a <HAL_DMA_IRQHandler+0x516>
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	4a7f      	ldr	r2, [pc, #508]	@ (8008824 <HAL_DMA_IRQHandler+0x6a0>)
 8008628:	4293      	cmp	r3, r2
 800862a:	d036      	beq.n	800869a <HAL_DMA_IRQHandler+0x516>
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	4a7d      	ldr	r2, [pc, #500]	@ (8008828 <HAL_DMA_IRQHandler+0x6a4>)
 8008632:	4293      	cmp	r3, r2
 8008634:	d031      	beq.n	800869a <HAL_DMA_IRQHandler+0x516>
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	4a7c      	ldr	r2, [pc, #496]	@ (800882c <HAL_DMA_IRQHandler+0x6a8>)
 800863c:	4293      	cmp	r3, r2
 800863e:	d02c      	beq.n	800869a <HAL_DMA_IRQHandler+0x516>
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	4a7a      	ldr	r2, [pc, #488]	@ (8008830 <HAL_DMA_IRQHandler+0x6ac>)
 8008646:	4293      	cmp	r3, r2
 8008648:	d027      	beq.n	800869a <HAL_DMA_IRQHandler+0x516>
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	4a79      	ldr	r2, [pc, #484]	@ (8008834 <HAL_DMA_IRQHandler+0x6b0>)
 8008650:	4293      	cmp	r3, r2
 8008652:	d022      	beq.n	800869a <HAL_DMA_IRQHandler+0x516>
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	4a77      	ldr	r2, [pc, #476]	@ (8008838 <HAL_DMA_IRQHandler+0x6b4>)
 800865a:	4293      	cmp	r3, r2
 800865c:	d01d      	beq.n	800869a <HAL_DMA_IRQHandler+0x516>
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	4a76      	ldr	r2, [pc, #472]	@ (800883c <HAL_DMA_IRQHandler+0x6b8>)
 8008664:	4293      	cmp	r3, r2
 8008666:	d018      	beq.n	800869a <HAL_DMA_IRQHandler+0x516>
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	4a74      	ldr	r2, [pc, #464]	@ (8008840 <HAL_DMA_IRQHandler+0x6bc>)
 800866e:	4293      	cmp	r3, r2
 8008670:	d013      	beq.n	800869a <HAL_DMA_IRQHandler+0x516>
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	4a73      	ldr	r2, [pc, #460]	@ (8008844 <HAL_DMA_IRQHandler+0x6c0>)
 8008678:	4293      	cmp	r3, r2
 800867a:	d00e      	beq.n	800869a <HAL_DMA_IRQHandler+0x516>
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	4a71      	ldr	r2, [pc, #452]	@ (8008848 <HAL_DMA_IRQHandler+0x6c4>)
 8008682:	4293      	cmp	r3, r2
 8008684:	d009      	beq.n	800869a <HAL_DMA_IRQHandler+0x516>
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	4a70      	ldr	r2, [pc, #448]	@ (800884c <HAL_DMA_IRQHandler+0x6c8>)
 800868c:	4293      	cmp	r3, r2
 800868e:	d004      	beq.n	800869a <HAL_DMA_IRQHandler+0x516>
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	4a6e      	ldr	r2, [pc, #440]	@ (8008850 <HAL_DMA_IRQHandler+0x6cc>)
 8008696:	4293      	cmp	r3, r2
 8008698:	d10a      	bne.n	80086b0 <HAL_DMA_IRQHandler+0x52c>
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	f003 0308 	and.w	r3, r3, #8
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	bf14      	ite	ne
 80086a8:	2301      	movne	r3, #1
 80086aa:	2300      	moveq	r3, #0
 80086ac:	b2db      	uxtb	r3, r3
 80086ae:	e009      	b.n	80086c4 <HAL_DMA_IRQHandler+0x540>
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	f003 0304 	and.w	r3, r3, #4
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	bf14      	ite	ne
 80086be:	2301      	movne	r3, #1
 80086c0:	2300      	moveq	r3, #0
 80086c2:	b2db      	uxtb	r3, r3
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d03e      	beq.n	8008746 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80086cc:	f003 031f 	and.w	r3, r3, #31
 80086d0:	2210      	movs	r2, #16
 80086d2:	409a      	lsls	r2, r3
 80086d4:	6a3b      	ldr	r3, [r7, #32]
 80086d6:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d018      	beq.n	8008718 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d108      	bne.n	8008706 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d024      	beq.n	8008746 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008700:	6878      	ldr	r0, [r7, #4]
 8008702:	4798      	blx	r3
 8008704:	e01f      	b.n	8008746 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800870a:	2b00      	cmp	r3, #0
 800870c:	d01b      	beq.n	8008746 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008712:	6878      	ldr	r0, [r7, #4]
 8008714:	4798      	blx	r3
 8008716:	e016      	b.n	8008746 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008722:	2b00      	cmp	r3, #0
 8008724:	d107      	bne.n	8008736 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	681a      	ldr	r2, [r3, #0]
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	f022 0208 	bic.w	r2, r2, #8
 8008734:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800873a:	2b00      	cmp	r3, #0
 800873c:	d003      	beq.n	8008746 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008742:	6878      	ldr	r0, [r7, #4]
 8008744:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800874a:	f003 031f 	and.w	r3, r3, #31
 800874e:	2220      	movs	r2, #32
 8008750:	409a      	lsls	r2, r3
 8008752:	69bb      	ldr	r3, [r7, #24]
 8008754:	4013      	ands	r3, r2
 8008756:	2b00      	cmp	r3, #0
 8008758:	f000 8110 	beq.w	800897c <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	4a2c      	ldr	r2, [pc, #176]	@ (8008814 <HAL_DMA_IRQHandler+0x690>)
 8008762:	4293      	cmp	r3, r2
 8008764:	d04a      	beq.n	80087fc <HAL_DMA_IRQHandler+0x678>
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	4a2b      	ldr	r2, [pc, #172]	@ (8008818 <HAL_DMA_IRQHandler+0x694>)
 800876c:	4293      	cmp	r3, r2
 800876e:	d045      	beq.n	80087fc <HAL_DMA_IRQHandler+0x678>
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	4a29      	ldr	r2, [pc, #164]	@ (800881c <HAL_DMA_IRQHandler+0x698>)
 8008776:	4293      	cmp	r3, r2
 8008778:	d040      	beq.n	80087fc <HAL_DMA_IRQHandler+0x678>
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	4a28      	ldr	r2, [pc, #160]	@ (8008820 <HAL_DMA_IRQHandler+0x69c>)
 8008780:	4293      	cmp	r3, r2
 8008782:	d03b      	beq.n	80087fc <HAL_DMA_IRQHandler+0x678>
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	4a26      	ldr	r2, [pc, #152]	@ (8008824 <HAL_DMA_IRQHandler+0x6a0>)
 800878a:	4293      	cmp	r3, r2
 800878c:	d036      	beq.n	80087fc <HAL_DMA_IRQHandler+0x678>
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	4a25      	ldr	r2, [pc, #148]	@ (8008828 <HAL_DMA_IRQHandler+0x6a4>)
 8008794:	4293      	cmp	r3, r2
 8008796:	d031      	beq.n	80087fc <HAL_DMA_IRQHandler+0x678>
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	4a23      	ldr	r2, [pc, #140]	@ (800882c <HAL_DMA_IRQHandler+0x6a8>)
 800879e:	4293      	cmp	r3, r2
 80087a0:	d02c      	beq.n	80087fc <HAL_DMA_IRQHandler+0x678>
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	4a22      	ldr	r2, [pc, #136]	@ (8008830 <HAL_DMA_IRQHandler+0x6ac>)
 80087a8:	4293      	cmp	r3, r2
 80087aa:	d027      	beq.n	80087fc <HAL_DMA_IRQHandler+0x678>
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	4a20      	ldr	r2, [pc, #128]	@ (8008834 <HAL_DMA_IRQHandler+0x6b0>)
 80087b2:	4293      	cmp	r3, r2
 80087b4:	d022      	beq.n	80087fc <HAL_DMA_IRQHandler+0x678>
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	4a1f      	ldr	r2, [pc, #124]	@ (8008838 <HAL_DMA_IRQHandler+0x6b4>)
 80087bc:	4293      	cmp	r3, r2
 80087be:	d01d      	beq.n	80087fc <HAL_DMA_IRQHandler+0x678>
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	4a1d      	ldr	r2, [pc, #116]	@ (800883c <HAL_DMA_IRQHandler+0x6b8>)
 80087c6:	4293      	cmp	r3, r2
 80087c8:	d018      	beq.n	80087fc <HAL_DMA_IRQHandler+0x678>
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	4a1c      	ldr	r2, [pc, #112]	@ (8008840 <HAL_DMA_IRQHandler+0x6bc>)
 80087d0:	4293      	cmp	r3, r2
 80087d2:	d013      	beq.n	80087fc <HAL_DMA_IRQHandler+0x678>
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	4a1a      	ldr	r2, [pc, #104]	@ (8008844 <HAL_DMA_IRQHandler+0x6c0>)
 80087da:	4293      	cmp	r3, r2
 80087dc:	d00e      	beq.n	80087fc <HAL_DMA_IRQHandler+0x678>
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	4a19      	ldr	r2, [pc, #100]	@ (8008848 <HAL_DMA_IRQHandler+0x6c4>)
 80087e4:	4293      	cmp	r3, r2
 80087e6:	d009      	beq.n	80087fc <HAL_DMA_IRQHandler+0x678>
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	4a17      	ldr	r2, [pc, #92]	@ (800884c <HAL_DMA_IRQHandler+0x6c8>)
 80087ee:	4293      	cmp	r3, r2
 80087f0:	d004      	beq.n	80087fc <HAL_DMA_IRQHandler+0x678>
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	4a16      	ldr	r2, [pc, #88]	@ (8008850 <HAL_DMA_IRQHandler+0x6cc>)
 80087f8:	4293      	cmp	r3, r2
 80087fa:	d12b      	bne.n	8008854 <HAL_DMA_IRQHandler+0x6d0>
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	f003 0310 	and.w	r3, r3, #16
 8008806:	2b00      	cmp	r3, #0
 8008808:	bf14      	ite	ne
 800880a:	2301      	movne	r3, #1
 800880c:	2300      	moveq	r3, #0
 800880e:	b2db      	uxtb	r3, r3
 8008810:	e02a      	b.n	8008868 <HAL_DMA_IRQHandler+0x6e4>
 8008812:	bf00      	nop
 8008814:	40020010 	.word	0x40020010
 8008818:	40020028 	.word	0x40020028
 800881c:	40020040 	.word	0x40020040
 8008820:	40020058 	.word	0x40020058
 8008824:	40020070 	.word	0x40020070
 8008828:	40020088 	.word	0x40020088
 800882c:	400200a0 	.word	0x400200a0
 8008830:	400200b8 	.word	0x400200b8
 8008834:	40020410 	.word	0x40020410
 8008838:	40020428 	.word	0x40020428
 800883c:	40020440 	.word	0x40020440
 8008840:	40020458 	.word	0x40020458
 8008844:	40020470 	.word	0x40020470
 8008848:	40020488 	.word	0x40020488
 800884c:	400204a0 	.word	0x400204a0
 8008850:	400204b8 	.word	0x400204b8
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	f003 0302 	and.w	r3, r3, #2
 800885e:	2b00      	cmp	r3, #0
 8008860:	bf14      	ite	ne
 8008862:	2301      	movne	r3, #1
 8008864:	2300      	moveq	r3, #0
 8008866:	b2db      	uxtb	r3, r3
 8008868:	2b00      	cmp	r3, #0
 800886a:	f000 8087 	beq.w	800897c <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008872:	f003 031f 	and.w	r3, r3, #31
 8008876:	2220      	movs	r2, #32
 8008878:	409a      	lsls	r2, r3
 800887a:	6a3b      	ldr	r3, [r7, #32]
 800887c:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008884:	b2db      	uxtb	r3, r3
 8008886:	2b04      	cmp	r3, #4
 8008888:	d139      	bne.n	80088fe <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	681a      	ldr	r2, [r3, #0]
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	f022 0216 	bic.w	r2, r2, #22
 8008898:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	695a      	ldr	r2, [r3, #20]
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80088a8:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d103      	bne.n	80088ba <HAL_DMA_IRQHandler+0x736>
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d007      	beq.n	80088ca <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	681a      	ldr	r2, [r3, #0]
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	f022 0208 	bic.w	r2, r2, #8
 80088c8:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80088ce:	f003 031f 	and.w	r3, r3, #31
 80088d2:	223f      	movs	r2, #63	@ 0x3f
 80088d4:	409a      	lsls	r2, r3
 80088d6:	6a3b      	ldr	r3, [r7, #32]
 80088d8:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	2201      	movs	r2, #1
 80088de:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	2200      	movs	r2, #0
 80088e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	f000 834a 	beq.w	8008f88 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80088f8:	6878      	ldr	r0, [r7, #4]
 80088fa:	4798      	blx	r3
          }
          return;
 80088fc:	e344      	b.n	8008f88 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008908:	2b00      	cmp	r3, #0
 800890a:	d018      	beq.n	800893e <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008916:	2b00      	cmp	r3, #0
 8008918:	d108      	bne.n	800892c <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800891e:	2b00      	cmp	r3, #0
 8008920:	d02c      	beq.n	800897c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008926:	6878      	ldr	r0, [r7, #4]
 8008928:	4798      	blx	r3
 800892a:	e027      	b.n	800897c <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008930:	2b00      	cmp	r3, #0
 8008932:	d023      	beq.n	800897c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008938:	6878      	ldr	r0, [r7, #4]
 800893a:	4798      	blx	r3
 800893c:	e01e      	b.n	800897c <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008948:	2b00      	cmp	r3, #0
 800894a:	d10f      	bne.n	800896c <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	681a      	ldr	r2, [r3, #0]
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	f022 0210 	bic.w	r2, r2, #16
 800895a:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	2201      	movs	r2, #1
 8008960:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	2200      	movs	r2, #0
 8008968:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008970:	2b00      	cmp	r3, #0
 8008972:	d003      	beq.n	800897c <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008978:	6878      	ldr	r0, [r7, #4]
 800897a:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008980:	2b00      	cmp	r3, #0
 8008982:	f000 8306 	beq.w	8008f92 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800898a:	f003 0301 	and.w	r3, r3, #1
 800898e:	2b00      	cmp	r3, #0
 8008990:	f000 8088 	beq.w	8008aa4 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	2204      	movs	r2, #4
 8008998:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	4a7a      	ldr	r2, [pc, #488]	@ (8008b8c <HAL_DMA_IRQHandler+0xa08>)
 80089a2:	4293      	cmp	r3, r2
 80089a4:	d04a      	beq.n	8008a3c <HAL_DMA_IRQHandler+0x8b8>
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	4a79      	ldr	r2, [pc, #484]	@ (8008b90 <HAL_DMA_IRQHandler+0xa0c>)
 80089ac:	4293      	cmp	r3, r2
 80089ae:	d045      	beq.n	8008a3c <HAL_DMA_IRQHandler+0x8b8>
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	4a77      	ldr	r2, [pc, #476]	@ (8008b94 <HAL_DMA_IRQHandler+0xa10>)
 80089b6:	4293      	cmp	r3, r2
 80089b8:	d040      	beq.n	8008a3c <HAL_DMA_IRQHandler+0x8b8>
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	4a76      	ldr	r2, [pc, #472]	@ (8008b98 <HAL_DMA_IRQHandler+0xa14>)
 80089c0:	4293      	cmp	r3, r2
 80089c2:	d03b      	beq.n	8008a3c <HAL_DMA_IRQHandler+0x8b8>
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	4a74      	ldr	r2, [pc, #464]	@ (8008b9c <HAL_DMA_IRQHandler+0xa18>)
 80089ca:	4293      	cmp	r3, r2
 80089cc:	d036      	beq.n	8008a3c <HAL_DMA_IRQHandler+0x8b8>
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	4a73      	ldr	r2, [pc, #460]	@ (8008ba0 <HAL_DMA_IRQHandler+0xa1c>)
 80089d4:	4293      	cmp	r3, r2
 80089d6:	d031      	beq.n	8008a3c <HAL_DMA_IRQHandler+0x8b8>
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	4a71      	ldr	r2, [pc, #452]	@ (8008ba4 <HAL_DMA_IRQHandler+0xa20>)
 80089de:	4293      	cmp	r3, r2
 80089e0:	d02c      	beq.n	8008a3c <HAL_DMA_IRQHandler+0x8b8>
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	4a70      	ldr	r2, [pc, #448]	@ (8008ba8 <HAL_DMA_IRQHandler+0xa24>)
 80089e8:	4293      	cmp	r3, r2
 80089ea:	d027      	beq.n	8008a3c <HAL_DMA_IRQHandler+0x8b8>
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	4a6e      	ldr	r2, [pc, #440]	@ (8008bac <HAL_DMA_IRQHandler+0xa28>)
 80089f2:	4293      	cmp	r3, r2
 80089f4:	d022      	beq.n	8008a3c <HAL_DMA_IRQHandler+0x8b8>
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	4a6d      	ldr	r2, [pc, #436]	@ (8008bb0 <HAL_DMA_IRQHandler+0xa2c>)
 80089fc:	4293      	cmp	r3, r2
 80089fe:	d01d      	beq.n	8008a3c <HAL_DMA_IRQHandler+0x8b8>
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	4a6b      	ldr	r2, [pc, #428]	@ (8008bb4 <HAL_DMA_IRQHandler+0xa30>)
 8008a06:	4293      	cmp	r3, r2
 8008a08:	d018      	beq.n	8008a3c <HAL_DMA_IRQHandler+0x8b8>
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	4a6a      	ldr	r2, [pc, #424]	@ (8008bb8 <HAL_DMA_IRQHandler+0xa34>)
 8008a10:	4293      	cmp	r3, r2
 8008a12:	d013      	beq.n	8008a3c <HAL_DMA_IRQHandler+0x8b8>
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	4a68      	ldr	r2, [pc, #416]	@ (8008bbc <HAL_DMA_IRQHandler+0xa38>)
 8008a1a:	4293      	cmp	r3, r2
 8008a1c:	d00e      	beq.n	8008a3c <HAL_DMA_IRQHandler+0x8b8>
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	4a67      	ldr	r2, [pc, #412]	@ (8008bc0 <HAL_DMA_IRQHandler+0xa3c>)
 8008a24:	4293      	cmp	r3, r2
 8008a26:	d009      	beq.n	8008a3c <HAL_DMA_IRQHandler+0x8b8>
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	4a65      	ldr	r2, [pc, #404]	@ (8008bc4 <HAL_DMA_IRQHandler+0xa40>)
 8008a2e:	4293      	cmp	r3, r2
 8008a30:	d004      	beq.n	8008a3c <HAL_DMA_IRQHandler+0x8b8>
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	4a64      	ldr	r2, [pc, #400]	@ (8008bc8 <HAL_DMA_IRQHandler+0xa44>)
 8008a38:	4293      	cmp	r3, r2
 8008a3a:	d108      	bne.n	8008a4e <HAL_DMA_IRQHandler+0x8ca>
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	681a      	ldr	r2, [r3, #0]
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	f022 0201 	bic.w	r2, r2, #1
 8008a4a:	601a      	str	r2, [r3, #0]
 8008a4c:	e007      	b.n	8008a5e <HAL_DMA_IRQHandler+0x8da>
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	681a      	ldr	r2, [r3, #0]
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	f022 0201 	bic.w	r2, r2, #1
 8008a5c:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	3301      	adds	r3, #1
 8008a62:	60fb      	str	r3, [r7, #12]
 8008a64:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008a66:	429a      	cmp	r2, r3
 8008a68:	d307      	bcc.n	8008a7a <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	f003 0301 	and.w	r3, r3, #1
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d1f2      	bne.n	8008a5e <HAL_DMA_IRQHandler+0x8da>
 8008a78:	e000      	b.n	8008a7c <HAL_DMA_IRQHandler+0x8f8>
            break;
 8008a7a:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	f003 0301 	and.w	r3, r3, #1
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d004      	beq.n	8008a94 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	2203      	movs	r2, #3
 8008a8e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8008a92:	e003      	b.n	8008a9c <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	2201      	movs	r2, #1
 8008a98:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	2200      	movs	r2, #0
 8008aa0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	f000 8272 	beq.w	8008f92 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008ab2:	6878      	ldr	r0, [r7, #4]
 8008ab4:	4798      	blx	r3
 8008ab6:	e26c      	b.n	8008f92 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	4a43      	ldr	r2, [pc, #268]	@ (8008bcc <HAL_DMA_IRQHandler+0xa48>)
 8008abe:	4293      	cmp	r3, r2
 8008ac0:	d022      	beq.n	8008b08 <HAL_DMA_IRQHandler+0x984>
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	4a42      	ldr	r2, [pc, #264]	@ (8008bd0 <HAL_DMA_IRQHandler+0xa4c>)
 8008ac8:	4293      	cmp	r3, r2
 8008aca:	d01d      	beq.n	8008b08 <HAL_DMA_IRQHandler+0x984>
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	4a40      	ldr	r2, [pc, #256]	@ (8008bd4 <HAL_DMA_IRQHandler+0xa50>)
 8008ad2:	4293      	cmp	r3, r2
 8008ad4:	d018      	beq.n	8008b08 <HAL_DMA_IRQHandler+0x984>
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	4a3f      	ldr	r2, [pc, #252]	@ (8008bd8 <HAL_DMA_IRQHandler+0xa54>)
 8008adc:	4293      	cmp	r3, r2
 8008ade:	d013      	beq.n	8008b08 <HAL_DMA_IRQHandler+0x984>
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	4a3d      	ldr	r2, [pc, #244]	@ (8008bdc <HAL_DMA_IRQHandler+0xa58>)
 8008ae6:	4293      	cmp	r3, r2
 8008ae8:	d00e      	beq.n	8008b08 <HAL_DMA_IRQHandler+0x984>
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	4a3c      	ldr	r2, [pc, #240]	@ (8008be0 <HAL_DMA_IRQHandler+0xa5c>)
 8008af0:	4293      	cmp	r3, r2
 8008af2:	d009      	beq.n	8008b08 <HAL_DMA_IRQHandler+0x984>
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	4a3a      	ldr	r2, [pc, #232]	@ (8008be4 <HAL_DMA_IRQHandler+0xa60>)
 8008afa:	4293      	cmp	r3, r2
 8008afc:	d004      	beq.n	8008b08 <HAL_DMA_IRQHandler+0x984>
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	4a39      	ldr	r2, [pc, #228]	@ (8008be8 <HAL_DMA_IRQHandler+0xa64>)
 8008b04:	4293      	cmp	r3, r2
 8008b06:	d101      	bne.n	8008b0c <HAL_DMA_IRQHandler+0x988>
 8008b08:	2301      	movs	r3, #1
 8008b0a:	e000      	b.n	8008b0e <HAL_DMA_IRQHandler+0x98a>
 8008b0c:	2300      	movs	r3, #0
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	f000 823f 	beq.w	8008f92 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b20:	f003 031f 	and.w	r3, r3, #31
 8008b24:	2204      	movs	r2, #4
 8008b26:	409a      	lsls	r2, r3
 8008b28:	697b      	ldr	r3, [r7, #20]
 8008b2a:	4013      	ands	r3, r2
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	f000 80cd 	beq.w	8008ccc <HAL_DMA_IRQHandler+0xb48>
 8008b32:	693b      	ldr	r3, [r7, #16]
 8008b34:	f003 0304 	and.w	r3, r3, #4
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	f000 80c7 	beq.w	8008ccc <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b42:	f003 031f 	and.w	r3, r3, #31
 8008b46:	2204      	movs	r2, #4
 8008b48:	409a      	lsls	r2, r3
 8008b4a:	69fb      	ldr	r3, [r7, #28]
 8008b4c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008b4e:	693b      	ldr	r3, [r7, #16]
 8008b50:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d049      	beq.n	8008bec <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8008b58:	693b      	ldr	r3, [r7, #16]
 8008b5a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d109      	bne.n	8008b76 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	f000 8210 	beq.w	8008f8c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008b70:	6878      	ldr	r0, [r7, #4]
 8008b72:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008b74:	e20a      	b.n	8008f8c <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	f000 8206 	beq.w	8008f8c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b84:	6878      	ldr	r0, [r7, #4]
 8008b86:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008b88:	e200      	b.n	8008f8c <HAL_DMA_IRQHandler+0xe08>
 8008b8a:	bf00      	nop
 8008b8c:	40020010 	.word	0x40020010
 8008b90:	40020028 	.word	0x40020028
 8008b94:	40020040 	.word	0x40020040
 8008b98:	40020058 	.word	0x40020058
 8008b9c:	40020070 	.word	0x40020070
 8008ba0:	40020088 	.word	0x40020088
 8008ba4:	400200a0 	.word	0x400200a0
 8008ba8:	400200b8 	.word	0x400200b8
 8008bac:	40020410 	.word	0x40020410
 8008bb0:	40020428 	.word	0x40020428
 8008bb4:	40020440 	.word	0x40020440
 8008bb8:	40020458 	.word	0x40020458
 8008bbc:	40020470 	.word	0x40020470
 8008bc0:	40020488 	.word	0x40020488
 8008bc4:	400204a0 	.word	0x400204a0
 8008bc8:	400204b8 	.word	0x400204b8
 8008bcc:	58025408 	.word	0x58025408
 8008bd0:	5802541c 	.word	0x5802541c
 8008bd4:	58025430 	.word	0x58025430
 8008bd8:	58025444 	.word	0x58025444
 8008bdc:	58025458 	.word	0x58025458
 8008be0:	5802546c 	.word	0x5802546c
 8008be4:	58025480 	.word	0x58025480
 8008be8:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8008bec:	693b      	ldr	r3, [r7, #16]
 8008bee:	f003 0320 	and.w	r3, r3, #32
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d160      	bne.n	8008cb8 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	4a7f      	ldr	r2, [pc, #508]	@ (8008df8 <HAL_DMA_IRQHandler+0xc74>)
 8008bfc:	4293      	cmp	r3, r2
 8008bfe:	d04a      	beq.n	8008c96 <HAL_DMA_IRQHandler+0xb12>
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	4a7d      	ldr	r2, [pc, #500]	@ (8008dfc <HAL_DMA_IRQHandler+0xc78>)
 8008c06:	4293      	cmp	r3, r2
 8008c08:	d045      	beq.n	8008c96 <HAL_DMA_IRQHandler+0xb12>
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	4a7c      	ldr	r2, [pc, #496]	@ (8008e00 <HAL_DMA_IRQHandler+0xc7c>)
 8008c10:	4293      	cmp	r3, r2
 8008c12:	d040      	beq.n	8008c96 <HAL_DMA_IRQHandler+0xb12>
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	4a7a      	ldr	r2, [pc, #488]	@ (8008e04 <HAL_DMA_IRQHandler+0xc80>)
 8008c1a:	4293      	cmp	r3, r2
 8008c1c:	d03b      	beq.n	8008c96 <HAL_DMA_IRQHandler+0xb12>
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	4a79      	ldr	r2, [pc, #484]	@ (8008e08 <HAL_DMA_IRQHandler+0xc84>)
 8008c24:	4293      	cmp	r3, r2
 8008c26:	d036      	beq.n	8008c96 <HAL_DMA_IRQHandler+0xb12>
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	4a77      	ldr	r2, [pc, #476]	@ (8008e0c <HAL_DMA_IRQHandler+0xc88>)
 8008c2e:	4293      	cmp	r3, r2
 8008c30:	d031      	beq.n	8008c96 <HAL_DMA_IRQHandler+0xb12>
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	4a76      	ldr	r2, [pc, #472]	@ (8008e10 <HAL_DMA_IRQHandler+0xc8c>)
 8008c38:	4293      	cmp	r3, r2
 8008c3a:	d02c      	beq.n	8008c96 <HAL_DMA_IRQHandler+0xb12>
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	4a74      	ldr	r2, [pc, #464]	@ (8008e14 <HAL_DMA_IRQHandler+0xc90>)
 8008c42:	4293      	cmp	r3, r2
 8008c44:	d027      	beq.n	8008c96 <HAL_DMA_IRQHandler+0xb12>
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	4a73      	ldr	r2, [pc, #460]	@ (8008e18 <HAL_DMA_IRQHandler+0xc94>)
 8008c4c:	4293      	cmp	r3, r2
 8008c4e:	d022      	beq.n	8008c96 <HAL_DMA_IRQHandler+0xb12>
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	4a71      	ldr	r2, [pc, #452]	@ (8008e1c <HAL_DMA_IRQHandler+0xc98>)
 8008c56:	4293      	cmp	r3, r2
 8008c58:	d01d      	beq.n	8008c96 <HAL_DMA_IRQHandler+0xb12>
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	4a70      	ldr	r2, [pc, #448]	@ (8008e20 <HAL_DMA_IRQHandler+0xc9c>)
 8008c60:	4293      	cmp	r3, r2
 8008c62:	d018      	beq.n	8008c96 <HAL_DMA_IRQHandler+0xb12>
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	4a6e      	ldr	r2, [pc, #440]	@ (8008e24 <HAL_DMA_IRQHandler+0xca0>)
 8008c6a:	4293      	cmp	r3, r2
 8008c6c:	d013      	beq.n	8008c96 <HAL_DMA_IRQHandler+0xb12>
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	4a6d      	ldr	r2, [pc, #436]	@ (8008e28 <HAL_DMA_IRQHandler+0xca4>)
 8008c74:	4293      	cmp	r3, r2
 8008c76:	d00e      	beq.n	8008c96 <HAL_DMA_IRQHandler+0xb12>
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	4a6b      	ldr	r2, [pc, #428]	@ (8008e2c <HAL_DMA_IRQHandler+0xca8>)
 8008c7e:	4293      	cmp	r3, r2
 8008c80:	d009      	beq.n	8008c96 <HAL_DMA_IRQHandler+0xb12>
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	4a6a      	ldr	r2, [pc, #424]	@ (8008e30 <HAL_DMA_IRQHandler+0xcac>)
 8008c88:	4293      	cmp	r3, r2
 8008c8a:	d004      	beq.n	8008c96 <HAL_DMA_IRQHandler+0xb12>
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	4a68      	ldr	r2, [pc, #416]	@ (8008e34 <HAL_DMA_IRQHandler+0xcb0>)
 8008c92:	4293      	cmp	r3, r2
 8008c94:	d108      	bne.n	8008ca8 <HAL_DMA_IRQHandler+0xb24>
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	681a      	ldr	r2, [r3, #0]
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	f022 0208 	bic.w	r2, r2, #8
 8008ca4:	601a      	str	r2, [r3, #0]
 8008ca6:	e007      	b.n	8008cb8 <HAL_DMA_IRQHandler+0xb34>
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	681a      	ldr	r2, [r3, #0]
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	f022 0204 	bic.w	r2, r2, #4
 8008cb6:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	f000 8165 	beq.w	8008f8c <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008cc6:	6878      	ldr	r0, [r7, #4]
 8008cc8:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008cca:	e15f      	b.n	8008f8c <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008cd0:	f003 031f 	and.w	r3, r3, #31
 8008cd4:	2202      	movs	r2, #2
 8008cd6:	409a      	lsls	r2, r3
 8008cd8:	697b      	ldr	r3, [r7, #20]
 8008cda:	4013      	ands	r3, r2
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	f000 80c5 	beq.w	8008e6c <HAL_DMA_IRQHandler+0xce8>
 8008ce2:	693b      	ldr	r3, [r7, #16]
 8008ce4:	f003 0302 	and.w	r3, r3, #2
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	f000 80bf 	beq.w	8008e6c <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008cf2:	f003 031f 	and.w	r3, r3, #31
 8008cf6:	2202      	movs	r2, #2
 8008cf8:	409a      	lsls	r2, r3
 8008cfa:	69fb      	ldr	r3, [r7, #28]
 8008cfc:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008cfe:	693b      	ldr	r3, [r7, #16]
 8008d00:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d018      	beq.n	8008d3a <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8008d08:	693b      	ldr	r3, [r7, #16]
 8008d0a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d109      	bne.n	8008d26 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	f000 813a 	beq.w	8008f90 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d20:	6878      	ldr	r0, [r7, #4]
 8008d22:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008d24:	e134      	b.n	8008f90 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	f000 8130 	beq.w	8008f90 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008d34:	6878      	ldr	r0, [r7, #4]
 8008d36:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008d38:	e12a      	b.n	8008f90 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8008d3a:	693b      	ldr	r3, [r7, #16]
 8008d3c:	f003 0320 	and.w	r3, r3, #32
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	f040 8089 	bne.w	8008e58 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	4a2b      	ldr	r2, [pc, #172]	@ (8008df8 <HAL_DMA_IRQHandler+0xc74>)
 8008d4c:	4293      	cmp	r3, r2
 8008d4e:	d04a      	beq.n	8008de6 <HAL_DMA_IRQHandler+0xc62>
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	4a29      	ldr	r2, [pc, #164]	@ (8008dfc <HAL_DMA_IRQHandler+0xc78>)
 8008d56:	4293      	cmp	r3, r2
 8008d58:	d045      	beq.n	8008de6 <HAL_DMA_IRQHandler+0xc62>
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	4a28      	ldr	r2, [pc, #160]	@ (8008e00 <HAL_DMA_IRQHandler+0xc7c>)
 8008d60:	4293      	cmp	r3, r2
 8008d62:	d040      	beq.n	8008de6 <HAL_DMA_IRQHandler+0xc62>
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	4a26      	ldr	r2, [pc, #152]	@ (8008e04 <HAL_DMA_IRQHandler+0xc80>)
 8008d6a:	4293      	cmp	r3, r2
 8008d6c:	d03b      	beq.n	8008de6 <HAL_DMA_IRQHandler+0xc62>
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	4a25      	ldr	r2, [pc, #148]	@ (8008e08 <HAL_DMA_IRQHandler+0xc84>)
 8008d74:	4293      	cmp	r3, r2
 8008d76:	d036      	beq.n	8008de6 <HAL_DMA_IRQHandler+0xc62>
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	4a23      	ldr	r2, [pc, #140]	@ (8008e0c <HAL_DMA_IRQHandler+0xc88>)
 8008d7e:	4293      	cmp	r3, r2
 8008d80:	d031      	beq.n	8008de6 <HAL_DMA_IRQHandler+0xc62>
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	4a22      	ldr	r2, [pc, #136]	@ (8008e10 <HAL_DMA_IRQHandler+0xc8c>)
 8008d88:	4293      	cmp	r3, r2
 8008d8a:	d02c      	beq.n	8008de6 <HAL_DMA_IRQHandler+0xc62>
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	4a20      	ldr	r2, [pc, #128]	@ (8008e14 <HAL_DMA_IRQHandler+0xc90>)
 8008d92:	4293      	cmp	r3, r2
 8008d94:	d027      	beq.n	8008de6 <HAL_DMA_IRQHandler+0xc62>
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	4a1f      	ldr	r2, [pc, #124]	@ (8008e18 <HAL_DMA_IRQHandler+0xc94>)
 8008d9c:	4293      	cmp	r3, r2
 8008d9e:	d022      	beq.n	8008de6 <HAL_DMA_IRQHandler+0xc62>
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	4a1d      	ldr	r2, [pc, #116]	@ (8008e1c <HAL_DMA_IRQHandler+0xc98>)
 8008da6:	4293      	cmp	r3, r2
 8008da8:	d01d      	beq.n	8008de6 <HAL_DMA_IRQHandler+0xc62>
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	4a1c      	ldr	r2, [pc, #112]	@ (8008e20 <HAL_DMA_IRQHandler+0xc9c>)
 8008db0:	4293      	cmp	r3, r2
 8008db2:	d018      	beq.n	8008de6 <HAL_DMA_IRQHandler+0xc62>
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	4a1a      	ldr	r2, [pc, #104]	@ (8008e24 <HAL_DMA_IRQHandler+0xca0>)
 8008dba:	4293      	cmp	r3, r2
 8008dbc:	d013      	beq.n	8008de6 <HAL_DMA_IRQHandler+0xc62>
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	4a19      	ldr	r2, [pc, #100]	@ (8008e28 <HAL_DMA_IRQHandler+0xca4>)
 8008dc4:	4293      	cmp	r3, r2
 8008dc6:	d00e      	beq.n	8008de6 <HAL_DMA_IRQHandler+0xc62>
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	4a17      	ldr	r2, [pc, #92]	@ (8008e2c <HAL_DMA_IRQHandler+0xca8>)
 8008dce:	4293      	cmp	r3, r2
 8008dd0:	d009      	beq.n	8008de6 <HAL_DMA_IRQHandler+0xc62>
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	4a16      	ldr	r2, [pc, #88]	@ (8008e30 <HAL_DMA_IRQHandler+0xcac>)
 8008dd8:	4293      	cmp	r3, r2
 8008dda:	d004      	beq.n	8008de6 <HAL_DMA_IRQHandler+0xc62>
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	4a14      	ldr	r2, [pc, #80]	@ (8008e34 <HAL_DMA_IRQHandler+0xcb0>)
 8008de2:	4293      	cmp	r3, r2
 8008de4:	d128      	bne.n	8008e38 <HAL_DMA_IRQHandler+0xcb4>
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	681a      	ldr	r2, [r3, #0]
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	f022 0214 	bic.w	r2, r2, #20
 8008df4:	601a      	str	r2, [r3, #0]
 8008df6:	e027      	b.n	8008e48 <HAL_DMA_IRQHandler+0xcc4>
 8008df8:	40020010 	.word	0x40020010
 8008dfc:	40020028 	.word	0x40020028
 8008e00:	40020040 	.word	0x40020040
 8008e04:	40020058 	.word	0x40020058
 8008e08:	40020070 	.word	0x40020070
 8008e0c:	40020088 	.word	0x40020088
 8008e10:	400200a0 	.word	0x400200a0
 8008e14:	400200b8 	.word	0x400200b8
 8008e18:	40020410 	.word	0x40020410
 8008e1c:	40020428 	.word	0x40020428
 8008e20:	40020440 	.word	0x40020440
 8008e24:	40020458 	.word	0x40020458
 8008e28:	40020470 	.word	0x40020470
 8008e2c:	40020488 	.word	0x40020488
 8008e30:	400204a0 	.word	0x400204a0
 8008e34:	400204b8 	.word	0x400204b8
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	681a      	ldr	r2, [r3, #0]
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	f022 020a 	bic.w	r2, r2, #10
 8008e46:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	2201      	movs	r2, #1
 8008e4c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	2200      	movs	r2, #0
 8008e54:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	f000 8097 	beq.w	8008f90 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e66:	6878      	ldr	r0, [r7, #4]
 8008e68:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008e6a:	e091      	b.n	8008f90 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008e70:	f003 031f 	and.w	r3, r3, #31
 8008e74:	2208      	movs	r2, #8
 8008e76:	409a      	lsls	r2, r3
 8008e78:	697b      	ldr	r3, [r7, #20]
 8008e7a:	4013      	ands	r3, r2
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	f000 8088 	beq.w	8008f92 <HAL_DMA_IRQHandler+0xe0e>
 8008e82:	693b      	ldr	r3, [r7, #16]
 8008e84:	f003 0308 	and.w	r3, r3, #8
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	f000 8082 	beq.w	8008f92 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	4a41      	ldr	r2, [pc, #260]	@ (8008f98 <HAL_DMA_IRQHandler+0xe14>)
 8008e94:	4293      	cmp	r3, r2
 8008e96:	d04a      	beq.n	8008f2e <HAL_DMA_IRQHandler+0xdaa>
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	4a3f      	ldr	r2, [pc, #252]	@ (8008f9c <HAL_DMA_IRQHandler+0xe18>)
 8008e9e:	4293      	cmp	r3, r2
 8008ea0:	d045      	beq.n	8008f2e <HAL_DMA_IRQHandler+0xdaa>
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	4a3e      	ldr	r2, [pc, #248]	@ (8008fa0 <HAL_DMA_IRQHandler+0xe1c>)
 8008ea8:	4293      	cmp	r3, r2
 8008eaa:	d040      	beq.n	8008f2e <HAL_DMA_IRQHandler+0xdaa>
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	4a3c      	ldr	r2, [pc, #240]	@ (8008fa4 <HAL_DMA_IRQHandler+0xe20>)
 8008eb2:	4293      	cmp	r3, r2
 8008eb4:	d03b      	beq.n	8008f2e <HAL_DMA_IRQHandler+0xdaa>
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	4a3b      	ldr	r2, [pc, #236]	@ (8008fa8 <HAL_DMA_IRQHandler+0xe24>)
 8008ebc:	4293      	cmp	r3, r2
 8008ebe:	d036      	beq.n	8008f2e <HAL_DMA_IRQHandler+0xdaa>
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	4a39      	ldr	r2, [pc, #228]	@ (8008fac <HAL_DMA_IRQHandler+0xe28>)
 8008ec6:	4293      	cmp	r3, r2
 8008ec8:	d031      	beq.n	8008f2e <HAL_DMA_IRQHandler+0xdaa>
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	4a38      	ldr	r2, [pc, #224]	@ (8008fb0 <HAL_DMA_IRQHandler+0xe2c>)
 8008ed0:	4293      	cmp	r3, r2
 8008ed2:	d02c      	beq.n	8008f2e <HAL_DMA_IRQHandler+0xdaa>
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	4a36      	ldr	r2, [pc, #216]	@ (8008fb4 <HAL_DMA_IRQHandler+0xe30>)
 8008eda:	4293      	cmp	r3, r2
 8008edc:	d027      	beq.n	8008f2e <HAL_DMA_IRQHandler+0xdaa>
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	4a35      	ldr	r2, [pc, #212]	@ (8008fb8 <HAL_DMA_IRQHandler+0xe34>)
 8008ee4:	4293      	cmp	r3, r2
 8008ee6:	d022      	beq.n	8008f2e <HAL_DMA_IRQHandler+0xdaa>
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	4a33      	ldr	r2, [pc, #204]	@ (8008fbc <HAL_DMA_IRQHandler+0xe38>)
 8008eee:	4293      	cmp	r3, r2
 8008ef0:	d01d      	beq.n	8008f2e <HAL_DMA_IRQHandler+0xdaa>
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	4a32      	ldr	r2, [pc, #200]	@ (8008fc0 <HAL_DMA_IRQHandler+0xe3c>)
 8008ef8:	4293      	cmp	r3, r2
 8008efa:	d018      	beq.n	8008f2e <HAL_DMA_IRQHandler+0xdaa>
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	4a30      	ldr	r2, [pc, #192]	@ (8008fc4 <HAL_DMA_IRQHandler+0xe40>)
 8008f02:	4293      	cmp	r3, r2
 8008f04:	d013      	beq.n	8008f2e <HAL_DMA_IRQHandler+0xdaa>
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	4a2f      	ldr	r2, [pc, #188]	@ (8008fc8 <HAL_DMA_IRQHandler+0xe44>)
 8008f0c:	4293      	cmp	r3, r2
 8008f0e:	d00e      	beq.n	8008f2e <HAL_DMA_IRQHandler+0xdaa>
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	4a2d      	ldr	r2, [pc, #180]	@ (8008fcc <HAL_DMA_IRQHandler+0xe48>)
 8008f16:	4293      	cmp	r3, r2
 8008f18:	d009      	beq.n	8008f2e <HAL_DMA_IRQHandler+0xdaa>
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	4a2c      	ldr	r2, [pc, #176]	@ (8008fd0 <HAL_DMA_IRQHandler+0xe4c>)
 8008f20:	4293      	cmp	r3, r2
 8008f22:	d004      	beq.n	8008f2e <HAL_DMA_IRQHandler+0xdaa>
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	4a2a      	ldr	r2, [pc, #168]	@ (8008fd4 <HAL_DMA_IRQHandler+0xe50>)
 8008f2a:	4293      	cmp	r3, r2
 8008f2c:	d108      	bne.n	8008f40 <HAL_DMA_IRQHandler+0xdbc>
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	681a      	ldr	r2, [r3, #0]
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	f022 021c 	bic.w	r2, r2, #28
 8008f3c:	601a      	str	r2, [r3, #0]
 8008f3e:	e007      	b.n	8008f50 <HAL_DMA_IRQHandler+0xdcc>
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	681a      	ldr	r2, [r3, #0]
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	f022 020e 	bic.w	r2, r2, #14
 8008f4e:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008f54:	f003 031f 	and.w	r3, r3, #31
 8008f58:	2201      	movs	r2, #1
 8008f5a:	409a      	lsls	r2, r3
 8008f5c:	69fb      	ldr	r3, [r7, #28]
 8008f5e:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	2201      	movs	r2, #1
 8008f64:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	2201      	movs	r2, #1
 8008f6a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	2200      	movs	r2, #0
 8008f72:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	d009      	beq.n	8008f92 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008f82:	6878      	ldr	r0, [r7, #4]
 8008f84:	4798      	blx	r3
 8008f86:	e004      	b.n	8008f92 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8008f88:	bf00      	nop
 8008f8a:	e002      	b.n	8008f92 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008f8c:	bf00      	nop
 8008f8e:	e000      	b.n	8008f92 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008f90:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8008f92:	3728      	adds	r7, #40	@ 0x28
 8008f94:	46bd      	mov	sp, r7
 8008f96:	bd80      	pop	{r7, pc}
 8008f98:	40020010 	.word	0x40020010
 8008f9c:	40020028 	.word	0x40020028
 8008fa0:	40020040 	.word	0x40020040
 8008fa4:	40020058 	.word	0x40020058
 8008fa8:	40020070 	.word	0x40020070
 8008fac:	40020088 	.word	0x40020088
 8008fb0:	400200a0 	.word	0x400200a0
 8008fb4:	400200b8 	.word	0x400200b8
 8008fb8:	40020410 	.word	0x40020410
 8008fbc:	40020428 	.word	0x40020428
 8008fc0:	40020440 	.word	0x40020440
 8008fc4:	40020458 	.word	0x40020458
 8008fc8:	40020470 	.word	0x40020470
 8008fcc:	40020488 	.word	0x40020488
 8008fd0:	400204a0 	.word	0x400204a0
 8008fd4:	400204b8 	.word	0x400204b8

08008fd8 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(const DMA_HandleTypeDef *hdma)
{
 8008fd8:	b480      	push	{r7}
 8008fda:	b083      	sub	sp, #12
 8008fdc:	af00      	add	r7, sp, #0
 8008fde:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008fe6:	b2db      	uxtb	r3, r3
}
 8008fe8:	4618      	mov	r0, r3
 8008fea:	370c      	adds	r7, #12
 8008fec:	46bd      	mov	sp, r7
 8008fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ff2:	4770      	bx	lr

08008ff4 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(const DMA_HandleTypeDef *hdma)
{
 8008ff4:	b480      	push	{r7}
 8008ff6:	b083      	sub	sp, #12
 8008ff8:	af00      	add	r7, sp, #0
 8008ffa:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8009000:	4618      	mov	r0, r3
 8009002:	370c      	adds	r7, #12
 8009004:	46bd      	mov	sp, r7
 8009006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800900a:	4770      	bx	lr

0800900c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800900c:	b480      	push	{r7}
 800900e:	b087      	sub	sp, #28
 8009010:	af00      	add	r7, sp, #0
 8009012:	60f8      	str	r0, [r7, #12]
 8009014:	60b9      	str	r1, [r7, #8]
 8009016:	607a      	str	r2, [r7, #4]
 8009018:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800901e:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009024:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	4a7f      	ldr	r2, [pc, #508]	@ (8009228 <DMA_SetConfig+0x21c>)
 800902c:	4293      	cmp	r3, r2
 800902e:	d072      	beq.n	8009116 <DMA_SetConfig+0x10a>
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	4a7d      	ldr	r2, [pc, #500]	@ (800922c <DMA_SetConfig+0x220>)
 8009036:	4293      	cmp	r3, r2
 8009038:	d06d      	beq.n	8009116 <DMA_SetConfig+0x10a>
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	4a7c      	ldr	r2, [pc, #496]	@ (8009230 <DMA_SetConfig+0x224>)
 8009040:	4293      	cmp	r3, r2
 8009042:	d068      	beq.n	8009116 <DMA_SetConfig+0x10a>
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	4a7a      	ldr	r2, [pc, #488]	@ (8009234 <DMA_SetConfig+0x228>)
 800904a:	4293      	cmp	r3, r2
 800904c:	d063      	beq.n	8009116 <DMA_SetConfig+0x10a>
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	4a79      	ldr	r2, [pc, #484]	@ (8009238 <DMA_SetConfig+0x22c>)
 8009054:	4293      	cmp	r3, r2
 8009056:	d05e      	beq.n	8009116 <DMA_SetConfig+0x10a>
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	4a77      	ldr	r2, [pc, #476]	@ (800923c <DMA_SetConfig+0x230>)
 800905e:	4293      	cmp	r3, r2
 8009060:	d059      	beq.n	8009116 <DMA_SetConfig+0x10a>
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	4a76      	ldr	r2, [pc, #472]	@ (8009240 <DMA_SetConfig+0x234>)
 8009068:	4293      	cmp	r3, r2
 800906a:	d054      	beq.n	8009116 <DMA_SetConfig+0x10a>
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	4a74      	ldr	r2, [pc, #464]	@ (8009244 <DMA_SetConfig+0x238>)
 8009072:	4293      	cmp	r3, r2
 8009074:	d04f      	beq.n	8009116 <DMA_SetConfig+0x10a>
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	4a73      	ldr	r2, [pc, #460]	@ (8009248 <DMA_SetConfig+0x23c>)
 800907c:	4293      	cmp	r3, r2
 800907e:	d04a      	beq.n	8009116 <DMA_SetConfig+0x10a>
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	4a71      	ldr	r2, [pc, #452]	@ (800924c <DMA_SetConfig+0x240>)
 8009086:	4293      	cmp	r3, r2
 8009088:	d045      	beq.n	8009116 <DMA_SetConfig+0x10a>
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	4a70      	ldr	r2, [pc, #448]	@ (8009250 <DMA_SetConfig+0x244>)
 8009090:	4293      	cmp	r3, r2
 8009092:	d040      	beq.n	8009116 <DMA_SetConfig+0x10a>
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	4a6e      	ldr	r2, [pc, #440]	@ (8009254 <DMA_SetConfig+0x248>)
 800909a:	4293      	cmp	r3, r2
 800909c:	d03b      	beq.n	8009116 <DMA_SetConfig+0x10a>
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	4a6d      	ldr	r2, [pc, #436]	@ (8009258 <DMA_SetConfig+0x24c>)
 80090a4:	4293      	cmp	r3, r2
 80090a6:	d036      	beq.n	8009116 <DMA_SetConfig+0x10a>
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	4a6b      	ldr	r2, [pc, #428]	@ (800925c <DMA_SetConfig+0x250>)
 80090ae:	4293      	cmp	r3, r2
 80090b0:	d031      	beq.n	8009116 <DMA_SetConfig+0x10a>
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	4a6a      	ldr	r2, [pc, #424]	@ (8009260 <DMA_SetConfig+0x254>)
 80090b8:	4293      	cmp	r3, r2
 80090ba:	d02c      	beq.n	8009116 <DMA_SetConfig+0x10a>
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	4a68      	ldr	r2, [pc, #416]	@ (8009264 <DMA_SetConfig+0x258>)
 80090c2:	4293      	cmp	r3, r2
 80090c4:	d027      	beq.n	8009116 <DMA_SetConfig+0x10a>
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	4a67      	ldr	r2, [pc, #412]	@ (8009268 <DMA_SetConfig+0x25c>)
 80090cc:	4293      	cmp	r3, r2
 80090ce:	d022      	beq.n	8009116 <DMA_SetConfig+0x10a>
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	4a65      	ldr	r2, [pc, #404]	@ (800926c <DMA_SetConfig+0x260>)
 80090d6:	4293      	cmp	r3, r2
 80090d8:	d01d      	beq.n	8009116 <DMA_SetConfig+0x10a>
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	4a64      	ldr	r2, [pc, #400]	@ (8009270 <DMA_SetConfig+0x264>)
 80090e0:	4293      	cmp	r3, r2
 80090e2:	d018      	beq.n	8009116 <DMA_SetConfig+0x10a>
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	4a62      	ldr	r2, [pc, #392]	@ (8009274 <DMA_SetConfig+0x268>)
 80090ea:	4293      	cmp	r3, r2
 80090ec:	d013      	beq.n	8009116 <DMA_SetConfig+0x10a>
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	4a61      	ldr	r2, [pc, #388]	@ (8009278 <DMA_SetConfig+0x26c>)
 80090f4:	4293      	cmp	r3, r2
 80090f6:	d00e      	beq.n	8009116 <DMA_SetConfig+0x10a>
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	4a5f      	ldr	r2, [pc, #380]	@ (800927c <DMA_SetConfig+0x270>)
 80090fe:	4293      	cmp	r3, r2
 8009100:	d009      	beq.n	8009116 <DMA_SetConfig+0x10a>
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	4a5e      	ldr	r2, [pc, #376]	@ (8009280 <DMA_SetConfig+0x274>)
 8009108:	4293      	cmp	r3, r2
 800910a:	d004      	beq.n	8009116 <DMA_SetConfig+0x10a>
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	4a5c      	ldr	r2, [pc, #368]	@ (8009284 <DMA_SetConfig+0x278>)
 8009112:	4293      	cmp	r3, r2
 8009114:	d101      	bne.n	800911a <DMA_SetConfig+0x10e>
 8009116:	2301      	movs	r3, #1
 8009118:	e000      	b.n	800911c <DMA_SetConfig+0x110>
 800911a:	2300      	movs	r3, #0
 800911c:	2b00      	cmp	r3, #0
 800911e:	d00d      	beq.n	800913c <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009124:	68fa      	ldr	r2, [r7, #12]
 8009126:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8009128:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800912e:	2b00      	cmp	r3, #0
 8009130:	d004      	beq.n	800913c <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009136:	68fa      	ldr	r2, [r7, #12]
 8009138:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800913a:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	4a39      	ldr	r2, [pc, #228]	@ (8009228 <DMA_SetConfig+0x21c>)
 8009142:	4293      	cmp	r3, r2
 8009144:	d04a      	beq.n	80091dc <DMA_SetConfig+0x1d0>
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	4a38      	ldr	r2, [pc, #224]	@ (800922c <DMA_SetConfig+0x220>)
 800914c:	4293      	cmp	r3, r2
 800914e:	d045      	beq.n	80091dc <DMA_SetConfig+0x1d0>
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	4a36      	ldr	r2, [pc, #216]	@ (8009230 <DMA_SetConfig+0x224>)
 8009156:	4293      	cmp	r3, r2
 8009158:	d040      	beq.n	80091dc <DMA_SetConfig+0x1d0>
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	4a35      	ldr	r2, [pc, #212]	@ (8009234 <DMA_SetConfig+0x228>)
 8009160:	4293      	cmp	r3, r2
 8009162:	d03b      	beq.n	80091dc <DMA_SetConfig+0x1d0>
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	4a33      	ldr	r2, [pc, #204]	@ (8009238 <DMA_SetConfig+0x22c>)
 800916a:	4293      	cmp	r3, r2
 800916c:	d036      	beq.n	80091dc <DMA_SetConfig+0x1d0>
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	4a32      	ldr	r2, [pc, #200]	@ (800923c <DMA_SetConfig+0x230>)
 8009174:	4293      	cmp	r3, r2
 8009176:	d031      	beq.n	80091dc <DMA_SetConfig+0x1d0>
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	4a30      	ldr	r2, [pc, #192]	@ (8009240 <DMA_SetConfig+0x234>)
 800917e:	4293      	cmp	r3, r2
 8009180:	d02c      	beq.n	80091dc <DMA_SetConfig+0x1d0>
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	4a2f      	ldr	r2, [pc, #188]	@ (8009244 <DMA_SetConfig+0x238>)
 8009188:	4293      	cmp	r3, r2
 800918a:	d027      	beq.n	80091dc <DMA_SetConfig+0x1d0>
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	4a2d      	ldr	r2, [pc, #180]	@ (8009248 <DMA_SetConfig+0x23c>)
 8009192:	4293      	cmp	r3, r2
 8009194:	d022      	beq.n	80091dc <DMA_SetConfig+0x1d0>
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	4a2c      	ldr	r2, [pc, #176]	@ (800924c <DMA_SetConfig+0x240>)
 800919c:	4293      	cmp	r3, r2
 800919e:	d01d      	beq.n	80091dc <DMA_SetConfig+0x1d0>
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	4a2a      	ldr	r2, [pc, #168]	@ (8009250 <DMA_SetConfig+0x244>)
 80091a6:	4293      	cmp	r3, r2
 80091a8:	d018      	beq.n	80091dc <DMA_SetConfig+0x1d0>
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	4a29      	ldr	r2, [pc, #164]	@ (8009254 <DMA_SetConfig+0x248>)
 80091b0:	4293      	cmp	r3, r2
 80091b2:	d013      	beq.n	80091dc <DMA_SetConfig+0x1d0>
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	4a27      	ldr	r2, [pc, #156]	@ (8009258 <DMA_SetConfig+0x24c>)
 80091ba:	4293      	cmp	r3, r2
 80091bc:	d00e      	beq.n	80091dc <DMA_SetConfig+0x1d0>
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	4a26      	ldr	r2, [pc, #152]	@ (800925c <DMA_SetConfig+0x250>)
 80091c4:	4293      	cmp	r3, r2
 80091c6:	d009      	beq.n	80091dc <DMA_SetConfig+0x1d0>
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	4a24      	ldr	r2, [pc, #144]	@ (8009260 <DMA_SetConfig+0x254>)
 80091ce:	4293      	cmp	r3, r2
 80091d0:	d004      	beq.n	80091dc <DMA_SetConfig+0x1d0>
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	4a23      	ldr	r2, [pc, #140]	@ (8009264 <DMA_SetConfig+0x258>)
 80091d8:	4293      	cmp	r3, r2
 80091da:	d101      	bne.n	80091e0 <DMA_SetConfig+0x1d4>
 80091dc:	2301      	movs	r3, #1
 80091de:	e000      	b.n	80091e2 <DMA_SetConfig+0x1d6>
 80091e0:	2300      	movs	r3, #0
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d059      	beq.n	800929a <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80091ea:	f003 031f 	and.w	r3, r3, #31
 80091ee:	223f      	movs	r2, #63	@ 0x3f
 80091f0:	409a      	lsls	r2, r3
 80091f2:	697b      	ldr	r3, [r7, #20]
 80091f4:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	681a      	ldr	r2, [r3, #0]
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8009204:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	683a      	ldr	r2, [r7, #0]
 800920c:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	689b      	ldr	r3, [r3, #8]
 8009212:	2b40      	cmp	r3, #64	@ 0x40
 8009214:	d138      	bne.n	8009288 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8009216:	68fb      	ldr	r3, [r7, #12]
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	687a      	ldr	r2, [r7, #4]
 800921c:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	68ba      	ldr	r2, [r7, #8]
 8009224:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8009226:	e086      	b.n	8009336 <DMA_SetConfig+0x32a>
 8009228:	40020010 	.word	0x40020010
 800922c:	40020028 	.word	0x40020028
 8009230:	40020040 	.word	0x40020040
 8009234:	40020058 	.word	0x40020058
 8009238:	40020070 	.word	0x40020070
 800923c:	40020088 	.word	0x40020088
 8009240:	400200a0 	.word	0x400200a0
 8009244:	400200b8 	.word	0x400200b8
 8009248:	40020410 	.word	0x40020410
 800924c:	40020428 	.word	0x40020428
 8009250:	40020440 	.word	0x40020440
 8009254:	40020458 	.word	0x40020458
 8009258:	40020470 	.word	0x40020470
 800925c:	40020488 	.word	0x40020488
 8009260:	400204a0 	.word	0x400204a0
 8009264:	400204b8 	.word	0x400204b8
 8009268:	58025408 	.word	0x58025408
 800926c:	5802541c 	.word	0x5802541c
 8009270:	58025430 	.word	0x58025430
 8009274:	58025444 	.word	0x58025444
 8009278:	58025458 	.word	0x58025458
 800927c:	5802546c 	.word	0x5802546c
 8009280:	58025480 	.word	0x58025480
 8009284:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	68ba      	ldr	r2, [r7, #8]
 800928e:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	687a      	ldr	r2, [r7, #4]
 8009296:	60da      	str	r2, [r3, #12]
}
 8009298:	e04d      	b.n	8009336 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	4a29      	ldr	r2, [pc, #164]	@ (8009344 <DMA_SetConfig+0x338>)
 80092a0:	4293      	cmp	r3, r2
 80092a2:	d022      	beq.n	80092ea <DMA_SetConfig+0x2de>
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	4a27      	ldr	r2, [pc, #156]	@ (8009348 <DMA_SetConfig+0x33c>)
 80092aa:	4293      	cmp	r3, r2
 80092ac:	d01d      	beq.n	80092ea <DMA_SetConfig+0x2de>
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	4a26      	ldr	r2, [pc, #152]	@ (800934c <DMA_SetConfig+0x340>)
 80092b4:	4293      	cmp	r3, r2
 80092b6:	d018      	beq.n	80092ea <DMA_SetConfig+0x2de>
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	4a24      	ldr	r2, [pc, #144]	@ (8009350 <DMA_SetConfig+0x344>)
 80092be:	4293      	cmp	r3, r2
 80092c0:	d013      	beq.n	80092ea <DMA_SetConfig+0x2de>
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	4a23      	ldr	r2, [pc, #140]	@ (8009354 <DMA_SetConfig+0x348>)
 80092c8:	4293      	cmp	r3, r2
 80092ca:	d00e      	beq.n	80092ea <DMA_SetConfig+0x2de>
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	4a21      	ldr	r2, [pc, #132]	@ (8009358 <DMA_SetConfig+0x34c>)
 80092d2:	4293      	cmp	r3, r2
 80092d4:	d009      	beq.n	80092ea <DMA_SetConfig+0x2de>
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	4a20      	ldr	r2, [pc, #128]	@ (800935c <DMA_SetConfig+0x350>)
 80092dc:	4293      	cmp	r3, r2
 80092de:	d004      	beq.n	80092ea <DMA_SetConfig+0x2de>
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	4a1e      	ldr	r2, [pc, #120]	@ (8009360 <DMA_SetConfig+0x354>)
 80092e6:	4293      	cmp	r3, r2
 80092e8:	d101      	bne.n	80092ee <DMA_SetConfig+0x2e2>
 80092ea:	2301      	movs	r3, #1
 80092ec:	e000      	b.n	80092f0 <DMA_SetConfig+0x2e4>
 80092ee:	2300      	movs	r3, #0
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d020      	beq.n	8009336 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80092f8:	f003 031f 	and.w	r3, r3, #31
 80092fc:	2201      	movs	r2, #1
 80092fe:	409a      	lsls	r2, r3
 8009300:	693b      	ldr	r3, [r7, #16]
 8009302:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	683a      	ldr	r2, [r7, #0]
 800930a:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	689b      	ldr	r3, [r3, #8]
 8009310:	2b40      	cmp	r3, #64	@ 0x40
 8009312:	d108      	bne.n	8009326 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	687a      	ldr	r2, [r7, #4]
 800931a:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	68ba      	ldr	r2, [r7, #8]
 8009322:	60da      	str	r2, [r3, #12]
}
 8009324:	e007      	b.n	8009336 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	68ba      	ldr	r2, [r7, #8]
 800932c:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	687a      	ldr	r2, [r7, #4]
 8009334:	60da      	str	r2, [r3, #12]
}
 8009336:	bf00      	nop
 8009338:	371c      	adds	r7, #28
 800933a:	46bd      	mov	sp, r7
 800933c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009340:	4770      	bx	lr
 8009342:	bf00      	nop
 8009344:	58025408 	.word	0x58025408
 8009348:	5802541c 	.word	0x5802541c
 800934c:	58025430 	.word	0x58025430
 8009350:	58025444 	.word	0x58025444
 8009354:	58025458 	.word	0x58025458
 8009358:	5802546c 	.word	0x5802546c
 800935c:	58025480 	.word	0x58025480
 8009360:	58025494 	.word	0x58025494

08009364 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8009364:	b480      	push	{r7}
 8009366:	b085      	sub	sp, #20
 8009368:	af00      	add	r7, sp, #0
 800936a:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	4a42      	ldr	r2, [pc, #264]	@ (800947c <DMA_CalcBaseAndBitshift+0x118>)
 8009372:	4293      	cmp	r3, r2
 8009374:	d04a      	beq.n	800940c <DMA_CalcBaseAndBitshift+0xa8>
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	4a41      	ldr	r2, [pc, #260]	@ (8009480 <DMA_CalcBaseAndBitshift+0x11c>)
 800937c:	4293      	cmp	r3, r2
 800937e:	d045      	beq.n	800940c <DMA_CalcBaseAndBitshift+0xa8>
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	4a3f      	ldr	r2, [pc, #252]	@ (8009484 <DMA_CalcBaseAndBitshift+0x120>)
 8009386:	4293      	cmp	r3, r2
 8009388:	d040      	beq.n	800940c <DMA_CalcBaseAndBitshift+0xa8>
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	4a3e      	ldr	r2, [pc, #248]	@ (8009488 <DMA_CalcBaseAndBitshift+0x124>)
 8009390:	4293      	cmp	r3, r2
 8009392:	d03b      	beq.n	800940c <DMA_CalcBaseAndBitshift+0xa8>
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	4a3c      	ldr	r2, [pc, #240]	@ (800948c <DMA_CalcBaseAndBitshift+0x128>)
 800939a:	4293      	cmp	r3, r2
 800939c:	d036      	beq.n	800940c <DMA_CalcBaseAndBitshift+0xa8>
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	4a3b      	ldr	r2, [pc, #236]	@ (8009490 <DMA_CalcBaseAndBitshift+0x12c>)
 80093a4:	4293      	cmp	r3, r2
 80093a6:	d031      	beq.n	800940c <DMA_CalcBaseAndBitshift+0xa8>
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	4a39      	ldr	r2, [pc, #228]	@ (8009494 <DMA_CalcBaseAndBitshift+0x130>)
 80093ae:	4293      	cmp	r3, r2
 80093b0:	d02c      	beq.n	800940c <DMA_CalcBaseAndBitshift+0xa8>
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	4a38      	ldr	r2, [pc, #224]	@ (8009498 <DMA_CalcBaseAndBitshift+0x134>)
 80093b8:	4293      	cmp	r3, r2
 80093ba:	d027      	beq.n	800940c <DMA_CalcBaseAndBitshift+0xa8>
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	4a36      	ldr	r2, [pc, #216]	@ (800949c <DMA_CalcBaseAndBitshift+0x138>)
 80093c2:	4293      	cmp	r3, r2
 80093c4:	d022      	beq.n	800940c <DMA_CalcBaseAndBitshift+0xa8>
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	4a35      	ldr	r2, [pc, #212]	@ (80094a0 <DMA_CalcBaseAndBitshift+0x13c>)
 80093cc:	4293      	cmp	r3, r2
 80093ce:	d01d      	beq.n	800940c <DMA_CalcBaseAndBitshift+0xa8>
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	4a33      	ldr	r2, [pc, #204]	@ (80094a4 <DMA_CalcBaseAndBitshift+0x140>)
 80093d6:	4293      	cmp	r3, r2
 80093d8:	d018      	beq.n	800940c <DMA_CalcBaseAndBitshift+0xa8>
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	4a32      	ldr	r2, [pc, #200]	@ (80094a8 <DMA_CalcBaseAndBitshift+0x144>)
 80093e0:	4293      	cmp	r3, r2
 80093e2:	d013      	beq.n	800940c <DMA_CalcBaseAndBitshift+0xa8>
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	4a30      	ldr	r2, [pc, #192]	@ (80094ac <DMA_CalcBaseAndBitshift+0x148>)
 80093ea:	4293      	cmp	r3, r2
 80093ec:	d00e      	beq.n	800940c <DMA_CalcBaseAndBitshift+0xa8>
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	4a2f      	ldr	r2, [pc, #188]	@ (80094b0 <DMA_CalcBaseAndBitshift+0x14c>)
 80093f4:	4293      	cmp	r3, r2
 80093f6:	d009      	beq.n	800940c <DMA_CalcBaseAndBitshift+0xa8>
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	4a2d      	ldr	r2, [pc, #180]	@ (80094b4 <DMA_CalcBaseAndBitshift+0x150>)
 80093fe:	4293      	cmp	r3, r2
 8009400:	d004      	beq.n	800940c <DMA_CalcBaseAndBitshift+0xa8>
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	4a2c      	ldr	r2, [pc, #176]	@ (80094b8 <DMA_CalcBaseAndBitshift+0x154>)
 8009408:	4293      	cmp	r3, r2
 800940a:	d101      	bne.n	8009410 <DMA_CalcBaseAndBitshift+0xac>
 800940c:	2301      	movs	r3, #1
 800940e:	e000      	b.n	8009412 <DMA_CalcBaseAndBitshift+0xae>
 8009410:	2300      	movs	r3, #0
 8009412:	2b00      	cmp	r3, #0
 8009414:	d024      	beq.n	8009460 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	b2db      	uxtb	r3, r3
 800941c:	3b10      	subs	r3, #16
 800941e:	4a27      	ldr	r2, [pc, #156]	@ (80094bc <DMA_CalcBaseAndBitshift+0x158>)
 8009420:	fba2 2303 	umull	r2, r3, r2, r3
 8009424:	091b      	lsrs	r3, r3, #4
 8009426:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	f003 0307 	and.w	r3, r3, #7
 800942e:	4a24      	ldr	r2, [pc, #144]	@ (80094c0 <DMA_CalcBaseAndBitshift+0x15c>)
 8009430:	5cd3      	ldrb	r3, [r2, r3]
 8009432:	461a      	mov	r2, r3
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	2b03      	cmp	r3, #3
 800943c:	d908      	bls.n	8009450 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	461a      	mov	r2, r3
 8009444:	4b1f      	ldr	r3, [pc, #124]	@ (80094c4 <DMA_CalcBaseAndBitshift+0x160>)
 8009446:	4013      	ands	r3, r2
 8009448:	1d1a      	adds	r2, r3, #4
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	659a      	str	r2, [r3, #88]	@ 0x58
 800944e:	e00d      	b.n	800946c <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	461a      	mov	r2, r3
 8009456:	4b1b      	ldr	r3, [pc, #108]	@ (80094c4 <DMA_CalcBaseAndBitshift+0x160>)
 8009458:	4013      	ands	r3, r2
 800945a:	687a      	ldr	r2, [r7, #4]
 800945c:	6593      	str	r3, [r2, #88]	@ 0x58
 800945e:	e005      	b.n	800946c <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8009470:	4618      	mov	r0, r3
 8009472:	3714      	adds	r7, #20
 8009474:	46bd      	mov	sp, r7
 8009476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800947a:	4770      	bx	lr
 800947c:	40020010 	.word	0x40020010
 8009480:	40020028 	.word	0x40020028
 8009484:	40020040 	.word	0x40020040
 8009488:	40020058 	.word	0x40020058
 800948c:	40020070 	.word	0x40020070
 8009490:	40020088 	.word	0x40020088
 8009494:	400200a0 	.word	0x400200a0
 8009498:	400200b8 	.word	0x400200b8
 800949c:	40020410 	.word	0x40020410
 80094a0:	40020428 	.word	0x40020428
 80094a4:	40020440 	.word	0x40020440
 80094a8:	40020458 	.word	0x40020458
 80094ac:	40020470 	.word	0x40020470
 80094b0:	40020488 	.word	0x40020488
 80094b4:	400204a0 	.word	0x400204a0
 80094b8:	400204b8 	.word	0x400204b8
 80094bc:	aaaaaaab 	.word	0xaaaaaaab
 80094c0:	0801992c 	.word	0x0801992c
 80094c4:	fffffc00 	.word	0xfffffc00

080094c8 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 80094c8:	b480      	push	{r7}
 80094ca:	b085      	sub	sp, #20
 80094cc:	af00      	add	r7, sp, #0
 80094ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80094d0:	2300      	movs	r3, #0
 80094d2:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	699b      	ldr	r3, [r3, #24]
 80094d8:	2b00      	cmp	r3, #0
 80094da:	d120      	bne.n	800951e <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094e0:	2b03      	cmp	r3, #3
 80094e2:	d858      	bhi.n	8009596 <DMA_CheckFifoParam+0xce>
 80094e4:	a201      	add	r2, pc, #4	@ (adr r2, 80094ec <DMA_CheckFifoParam+0x24>)
 80094e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094ea:	bf00      	nop
 80094ec:	080094fd 	.word	0x080094fd
 80094f0:	0800950f 	.word	0x0800950f
 80094f4:	080094fd 	.word	0x080094fd
 80094f8:	08009597 	.word	0x08009597
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009500:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009504:	2b00      	cmp	r3, #0
 8009506:	d048      	beq.n	800959a <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8009508:	2301      	movs	r3, #1
 800950a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800950c:	e045      	b.n	800959a <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009512:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8009516:	d142      	bne.n	800959e <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8009518:	2301      	movs	r3, #1
 800951a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800951c:	e03f      	b.n	800959e <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	699b      	ldr	r3, [r3, #24]
 8009522:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009526:	d123      	bne.n	8009570 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800952c:	2b03      	cmp	r3, #3
 800952e:	d838      	bhi.n	80095a2 <DMA_CheckFifoParam+0xda>
 8009530:	a201      	add	r2, pc, #4	@ (adr r2, 8009538 <DMA_CheckFifoParam+0x70>)
 8009532:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009536:	bf00      	nop
 8009538:	08009549 	.word	0x08009549
 800953c:	0800954f 	.word	0x0800954f
 8009540:	08009549 	.word	0x08009549
 8009544:	08009561 	.word	0x08009561
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8009548:	2301      	movs	r3, #1
 800954a:	73fb      	strb	r3, [r7, #15]
        break;
 800954c:	e030      	b.n	80095b0 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009552:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009556:	2b00      	cmp	r3, #0
 8009558:	d025      	beq.n	80095a6 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800955a:	2301      	movs	r3, #1
 800955c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800955e:	e022      	b.n	80095a6 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009564:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8009568:	d11f      	bne.n	80095aa <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800956a:	2301      	movs	r3, #1
 800956c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800956e:	e01c      	b.n	80095aa <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009574:	2b02      	cmp	r3, #2
 8009576:	d902      	bls.n	800957e <DMA_CheckFifoParam+0xb6>
 8009578:	2b03      	cmp	r3, #3
 800957a:	d003      	beq.n	8009584 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 800957c:	e018      	b.n	80095b0 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 800957e:	2301      	movs	r3, #1
 8009580:	73fb      	strb	r3, [r7, #15]
        break;
 8009582:	e015      	b.n	80095b0 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009588:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800958c:	2b00      	cmp	r3, #0
 800958e:	d00e      	beq.n	80095ae <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8009590:	2301      	movs	r3, #1
 8009592:	73fb      	strb	r3, [r7, #15]
    break;
 8009594:	e00b      	b.n	80095ae <DMA_CheckFifoParam+0xe6>
        break;
 8009596:	bf00      	nop
 8009598:	e00a      	b.n	80095b0 <DMA_CheckFifoParam+0xe8>
        break;
 800959a:	bf00      	nop
 800959c:	e008      	b.n	80095b0 <DMA_CheckFifoParam+0xe8>
        break;
 800959e:	bf00      	nop
 80095a0:	e006      	b.n	80095b0 <DMA_CheckFifoParam+0xe8>
        break;
 80095a2:	bf00      	nop
 80095a4:	e004      	b.n	80095b0 <DMA_CheckFifoParam+0xe8>
        break;
 80095a6:	bf00      	nop
 80095a8:	e002      	b.n	80095b0 <DMA_CheckFifoParam+0xe8>
        break;
 80095aa:	bf00      	nop
 80095ac:	e000      	b.n	80095b0 <DMA_CheckFifoParam+0xe8>
    break;
 80095ae:	bf00      	nop
    }
  }

  return status;
 80095b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80095b2:	4618      	mov	r0, r3
 80095b4:	3714      	adds	r7, #20
 80095b6:	46bd      	mov	sp, r7
 80095b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095bc:	4770      	bx	lr
 80095be:	bf00      	nop

080095c0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80095c0:	b480      	push	{r7}
 80095c2:	b085      	sub	sp, #20
 80095c4:	af00      	add	r7, sp, #0
 80095c6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	4a38      	ldr	r2, [pc, #224]	@ (80096b4 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 80095d4:	4293      	cmp	r3, r2
 80095d6:	d022      	beq.n	800961e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	4a36      	ldr	r2, [pc, #216]	@ (80096b8 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 80095de:	4293      	cmp	r3, r2
 80095e0:	d01d      	beq.n	800961e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	4a35      	ldr	r2, [pc, #212]	@ (80096bc <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 80095e8:	4293      	cmp	r3, r2
 80095ea:	d018      	beq.n	800961e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	4a33      	ldr	r2, [pc, #204]	@ (80096c0 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 80095f2:	4293      	cmp	r3, r2
 80095f4:	d013      	beq.n	800961e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	4a32      	ldr	r2, [pc, #200]	@ (80096c4 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 80095fc:	4293      	cmp	r3, r2
 80095fe:	d00e      	beq.n	800961e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	4a30      	ldr	r2, [pc, #192]	@ (80096c8 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8009606:	4293      	cmp	r3, r2
 8009608:	d009      	beq.n	800961e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	4a2f      	ldr	r2, [pc, #188]	@ (80096cc <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8009610:	4293      	cmp	r3, r2
 8009612:	d004      	beq.n	800961e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	4a2d      	ldr	r2, [pc, #180]	@ (80096d0 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800961a:	4293      	cmp	r3, r2
 800961c:	d101      	bne.n	8009622 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 800961e:	2301      	movs	r3, #1
 8009620:	e000      	b.n	8009624 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8009622:	2300      	movs	r3, #0
 8009624:	2b00      	cmp	r3, #0
 8009626:	d01a      	beq.n	800965e <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	b2db      	uxtb	r3, r3
 800962e:	3b08      	subs	r3, #8
 8009630:	4a28      	ldr	r2, [pc, #160]	@ (80096d4 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8009632:	fba2 2303 	umull	r2, r3, r2, r3
 8009636:	091b      	lsrs	r3, r3, #4
 8009638:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800963a:	68fa      	ldr	r2, [r7, #12]
 800963c:	4b26      	ldr	r3, [pc, #152]	@ (80096d8 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800963e:	4413      	add	r3, r2
 8009640:	009b      	lsls	r3, r3, #2
 8009642:	461a      	mov	r2, r3
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	4a24      	ldr	r2, [pc, #144]	@ (80096dc <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 800964c:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800964e:	68fb      	ldr	r3, [r7, #12]
 8009650:	f003 031f 	and.w	r3, r3, #31
 8009654:	2201      	movs	r2, #1
 8009656:	409a      	lsls	r2, r3
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 800965c:	e024      	b.n	80096a8 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	b2db      	uxtb	r3, r3
 8009664:	3b10      	subs	r3, #16
 8009666:	4a1e      	ldr	r2, [pc, #120]	@ (80096e0 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8009668:	fba2 2303 	umull	r2, r3, r2, r3
 800966c:	091b      	lsrs	r3, r3, #4
 800966e:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8009670:	68bb      	ldr	r3, [r7, #8]
 8009672:	4a1c      	ldr	r2, [pc, #112]	@ (80096e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8009674:	4293      	cmp	r3, r2
 8009676:	d806      	bhi.n	8009686 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8009678:	68bb      	ldr	r3, [r7, #8]
 800967a:	4a1b      	ldr	r2, [pc, #108]	@ (80096e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 800967c:	4293      	cmp	r3, r2
 800967e:	d902      	bls.n	8009686 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	3308      	adds	r3, #8
 8009684:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8009686:	68fa      	ldr	r2, [r7, #12]
 8009688:	4b18      	ldr	r3, [pc, #96]	@ (80096ec <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800968a:	4413      	add	r3, r2
 800968c:	009b      	lsls	r3, r3, #2
 800968e:	461a      	mov	r2, r3
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	4a16      	ldr	r2, [pc, #88]	@ (80096f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8009698:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	f003 031f 	and.w	r3, r3, #31
 80096a0:	2201      	movs	r2, #1
 80096a2:	409a      	lsls	r2, r3
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80096a8:	bf00      	nop
 80096aa:	3714      	adds	r7, #20
 80096ac:	46bd      	mov	sp, r7
 80096ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096b2:	4770      	bx	lr
 80096b4:	58025408 	.word	0x58025408
 80096b8:	5802541c 	.word	0x5802541c
 80096bc:	58025430 	.word	0x58025430
 80096c0:	58025444 	.word	0x58025444
 80096c4:	58025458 	.word	0x58025458
 80096c8:	5802546c 	.word	0x5802546c
 80096cc:	58025480 	.word	0x58025480
 80096d0:	58025494 	.word	0x58025494
 80096d4:	cccccccd 	.word	0xcccccccd
 80096d8:	16009600 	.word	0x16009600
 80096dc:	58025880 	.word	0x58025880
 80096e0:	aaaaaaab 	.word	0xaaaaaaab
 80096e4:	400204b8 	.word	0x400204b8
 80096e8:	4002040f 	.word	0x4002040f
 80096ec:	10008200 	.word	0x10008200
 80096f0:	40020880 	.word	0x40020880

080096f4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80096f4:	b480      	push	{r7}
 80096f6:	b085      	sub	sp, #20
 80096f8:	af00      	add	r7, sp, #0
 80096fa:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	685b      	ldr	r3, [r3, #4]
 8009700:	b2db      	uxtb	r3, r3
 8009702:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8009704:	68fb      	ldr	r3, [r7, #12]
 8009706:	2b00      	cmp	r3, #0
 8009708:	d04a      	beq.n	80097a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	2b08      	cmp	r3, #8
 800970e:	d847      	bhi.n	80097a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	4a25      	ldr	r2, [pc, #148]	@ (80097ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8009716:	4293      	cmp	r3, r2
 8009718:	d022      	beq.n	8009760 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	4a24      	ldr	r2, [pc, #144]	@ (80097b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8009720:	4293      	cmp	r3, r2
 8009722:	d01d      	beq.n	8009760 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	4a22      	ldr	r2, [pc, #136]	@ (80097b4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800972a:	4293      	cmp	r3, r2
 800972c:	d018      	beq.n	8009760 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	4a21      	ldr	r2, [pc, #132]	@ (80097b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8009734:	4293      	cmp	r3, r2
 8009736:	d013      	beq.n	8009760 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	4a1f      	ldr	r2, [pc, #124]	@ (80097bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800973e:	4293      	cmp	r3, r2
 8009740:	d00e      	beq.n	8009760 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	4a1e      	ldr	r2, [pc, #120]	@ (80097c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8009748:	4293      	cmp	r3, r2
 800974a:	d009      	beq.n	8009760 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	4a1c      	ldr	r2, [pc, #112]	@ (80097c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8009752:	4293      	cmp	r3, r2
 8009754:	d004      	beq.n	8009760 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	4a1b      	ldr	r2, [pc, #108]	@ (80097c8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 800975c:	4293      	cmp	r3, r2
 800975e:	d101      	bne.n	8009764 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8009760:	2301      	movs	r3, #1
 8009762:	e000      	b.n	8009766 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8009764:	2300      	movs	r3, #0
 8009766:	2b00      	cmp	r3, #0
 8009768:	d00a      	beq.n	8009780 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800976a:	68fa      	ldr	r2, [r7, #12]
 800976c:	4b17      	ldr	r3, [pc, #92]	@ (80097cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 800976e:	4413      	add	r3, r2
 8009770:	009b      	lsls	r3, r3, #2
 8009772:	461a      	mov	r2, r3
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	4a15      	ldr	r2, [pc, #84]	@ (80097d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 800977c:	671a      	str	r2, [r3, #112]	@ 0x70
 800977e:	e009      	b.n	8009794 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8009780:	68fa      	ldr	r2, [r7, #12]
 8009782:	4b14      	ldr	r3, [pc, #80]	@ (80097d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8009784:	4413      	add	r3, r2
 8009786:	009b      	lsls	r3, r3, #2
 8009788:	461a      	mov	r2, r3
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	4a11      	ldr	r2, [pc, #68]	@ (80097d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8009792:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	3b01      	subs	r3, #1
 8009798:	2201      	movs	r2, #1
 800979a:	409a      	lsls	r2, r3
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 80097a0:	bf00      	nop
 80097a2:	3714      	adds	r7, #20
 80097a4:	46bd      	mov	sp, r7
 80097a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097aa:	4770      	bx	lr
 80097ac:	58025408 	.word	0x58025408
 80097b0:	5802541c 	.word	0x5802541c
 80097b4:	58025430 	.word	0x58025430
 80097b8:	58025444 	.word	0x58025444
 80097bc:	58025458 	.word	0x58025458
 80097c0:	5802546c 	.word	0x5802546c
 80097c4:	58025480 	.word	0x58025480
 80097c8:	58025494 	.word	0x58025494
 80097cc:	1600963f 	.word	0x1600963f
 80097d0:	58025940 	.word	0x58025940
 80097d4:	1000823f 	.word	0x1000823f
 80097d8:	40020940 	.word	0x40020940

080097dc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80097dc:	b480      	push	{r7}
 80097de:	b089      	sub	sp, #36	@ 0x24
 80097e0:	af00      	add	r7, sp, #0
 80097e2:	6078      	str	r0, [r7, #4]
 80097e4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80097e6:	2300      	movs	r3, #0
 80097e8:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80097ea:	4b89      	ldr	r3, [pc, #548]	@ (8009a10 <HAL_GPIO_Init+0x234>)
 80097ec:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80097ee:	e194      	b.n	8009b1a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80097f0:	683b      	ldr	r3, [r7, #0]
 80097f2:	681a      	ldr	r2, [r3, #0]
 80097f4:	2101      	movs	r1, #1
 80097f6:	69fb      	ldr	r3, [r7, #28]
 80097f8:	fa01 f303 	lsl.w	r3, r1, r3
 80097fc:	4013      	ands	r3, r2
 80097fe:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8009800:	693b      	ldr	r3, [r7, #16]
 8009802:	2b00      	cmp	r3, #0
 8009804:	f000 8186 	beq.w	8009b14 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8009808:	683b      	ldr	r3, [r7, #0]
 800980a:	685b      	ldr	r3, [r3, #4]
 800980c:	f003 0303 	and.w	r3, r3, #3
 8009810:	2b01      	cmp	r3, #1
 8009812:	d005      	beq.n	8009820 <HAL_GPIO_Init+0x44>
 8009814:	683b      	ldr	r3, [r7, #0]
 8009816:	685b      	ldr	r3, [r3, #4]
 8009818:	f003 0303 	and.w	r3, r3, #3
 800981c:	2b02      	cmp	r3, #2
 800981e:	d130      	bne.n	8009882 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	689b      	ldr	r3, [r3, #8]
 8009824:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8009826:	69fb      	ldr	r3, [r7, #28]
 8009828:	005b      	lsls	r3, r3, #1
 800982a:	2203      	movs	r2, #3
 800982c:	fa02 f303 	lsl.w	r3, r2, r3
 8009830:	43db      	mvns	r3, r3
 8009832:	69ba      	ldr	r2, [r7, #24]
 8009834:	4013      	ands	r3, r2
 8009836:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8009838:	683b      	ldr	r3, [r7, #0]
 800983a:	68da      	ldr	r2, [r3, #12]
 800983c:	69fb      	ldr	r3, [r7, #28]
 800983e:	005b      	lsls	r3, r3, #1
 8009840:	fa02 f303 	lsl.w	r3, r2, r3
 8009844:	69ba      	ldr	r2, [r7, #24]
 8009846:	4313      	orrs	r3, r2
 8009848:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	69ba      	ldr	r2, [r7, #24]
 800984e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	685b      	ldr	r3, [r3, #4]
 8009854:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8009856:	2201      	movs	r2, #1
 8009858:	69fb      	ldr	r3, [r7, #28]
 800985a:	fa02 f303 	lsl.w	r3, r2, r3
 800985e:	43db      	mvns	r3, r3
 8009860:	69ba      	ldr	r2, [r7, #24]
 8009862:	4013      	ands	r3, r2
 8009864:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8009866:	683b      	ldr	r3, [r7, #0]
 8009868:	685b      	ldr	r3, [r3, #4]
 800986a:	091b      	lsrs	r3, r3, #4
 800986c:	f003 0201 	and.w	r2, r3, #1
 8009870:	69fb      	ldr	r3, [r7, #28]
 8009872:	fa02 f303 	lsl.w	r3, r2, r3
 8009876:	69ba      	ldr	r2, [r7, #24]
 8009878:	4313      	orrs	r3, r2
 800987a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	69ba      	ldr	r2, [r7, #24]
 8009880:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8009882:	683b      	ldr	r3, [r7, #0]
 8009884:	685b      	ldr	r3, [r3, #4]
 8009886:	f003 0303 	and.w	r3, r3, #3
 800988a:	2b03      	cmp	r3, #3
 800988c:	d017      	beq.n	80098be <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	68db      	ldr	r3, [r3, #12]
 8009892:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8009894:	69fb      	ldr	r3, [r7, #28]
 8009896:	005b      	lsls	r3, r3, #1
 8009898:	2203      	movs	r2, #3
 800989a:	fa02 f303 	lsl.w	r3, r2, r3
 800989e:	43db      	mvns	r3, r3
 80098a0:	69ba      	ldr	r2, [r7, #24]
 80098a2:	4013      	ands	r3, r2
 80098a4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80098a6:	683b      	ldr	r3, [r7, #0]
 80098a8:	689a      	ldr	r2, [r3, #8]
 80098aa:	69fb      	ldr	r3, [r7, #28]
 80098ac:	005b      	lsls	r3, r3, #1
 80098ae:	fa02 f303 	lsl.w	r3, r2, r3
 80098b2:	69ba      	ldr	r2, [r7, #24]
 80098b4:	4313      	orrs	r3, r2
 80098b6:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	69ba      	ldr	r2, [r7, #24]
 80098bc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80098be:	683b      	ldr	r3, [r7, #0]
 80098c0:	685b      	ldr	r3, [r3, #4]
 80098c2:	f003 0303 	and.w	r3, r3, #3
 80098c6:	2b02      	cmp	r3, #2
 80098c8:	d123      	bne.n	8009912 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80098ca:	69fb      	ldr	r3, [r7, #28]
 80098cc:	08da      	lsrs	r2, r3, #3
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	3208      	adds	r2, #8
 80098d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80098d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80098d8:	69fb      	ldr	r3, [r7, #28]
 80098da:	f003 0307 	and.w	r3, r3, #7
 80098de:	009b      	lsls	r3, r3, #2
 80098e0:	220f      	movs	r2, #15
 80098e2:	fa02 f303 	lsl.w	r3, r2, r3
 80098e6:	43db      	mvns	r3, r3
 80098e8:	69ba      	ldr	r2, [r7, #24]
 80098ea:	4013      	ands	r3, r2
 80098ec:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80098ee:	683b      	ldr	r3, [r7, #0]
 80098f0:	691a      	ldr	r2, [r3, #16]
 80098f2:	69fb      	ldr	r3, [r7, #28]
 80098f4:	f003 0307 	and.w	r3, r3, #7
 80098f8:	009b      	lsls	r3, r3, #2
 80098fa:	fa02 f303 	lsl.w	r3, r2, r3
 80098fe:	69ba      	ldr	r2, [r7, #24]
 8009900:	4313      	orrs	r3, r2
 8009902:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8009904:	69fb      	ldr	r3, [r7, #28]
 8009906:	08da      	lsrs	r2, r3, #3
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	3208      	adds	r2, #8
 800990c:	69b9      	ldr	r1, [r7, #24]
 800990e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8009918:	69fb      	ldr	r3, [r7, #28]
 800991a:	005b      	lsls	r3, r3, #1
 800991c:	2203      	movs	r2, #3
 800991e:	fa02 f303 	lsl.w	r3, r2, r3
 8009922:	43db      	mvns	r3, r3
 8009924:	69ba      	ldr	r2, [r7, #24]
 8009926:	4013      	ands	r3, r2
 8009928:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800992a:	683b      	ldr	r3, [r7, #0]
 800992c:	685b      	ldr	r3, [r3, #4]
 800992e:	f003 0203 	and.w	r2, r3, #3
 8009932:	69fb      	ldr	r3, [r7, #28]
 8009934:	005b      	lsls	r3, r3, #1
 8009936:	fa02 f303 	lsl.w	r3, r2, r3
 800993a:	69ba      	ldr	r2, [r7, #24]
 800993c:	4313      	orrs	r3, r2
 800993e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	69ba      	ldr	r2, [r7, #24]
 8009944:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8009946:	683b      	ldr	r3, [r7, #0]
 8009948:	685b      	ldr	r3, [r3, #4]
 800994a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800994e:	2b00      	cmp	r3, #0
 8009950:	f000 80e0 	beq.w	8009b14 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009954:	4b2f      	ldr	r3, [pc, #188]	@ (8009a14 <HAL_GPIO_Init+0x238>)
 8009956:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800995a:	4a2e      	ldr	r2, [pc, #184]	@ (8009a14 <HAL_GPIO_Init+0x238>)
 800995c:	f043 0302 	orr.w	r3, r3, #2
 8009960:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8009964:	4b2b      	ldr	r3, [pc, #172]	@ (8009a14 <HAL_GPIO_Init+0x238>)
 8009966:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800996a:	f003 0302 	and.w	r3, r3, #2
 800996e:	60fb      	str	r3, [r7, #12]
 8009970:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8009972:	4a29      	ldr	r2, [pc, #164]	@ (8009a18 <HAL_GPIO_Init+0x23c>)
 8009974:	69fb      	ldr	r3, [r7, #28]
 8009976:	089b      	lsrs	r3, r3, #2
 8009978:	3302      	adds	r3, #2
 800997a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800997e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8009980:	69fb      	ldr	r3, [r7, #28]
 8009982:	f003 0303 	and.w	r3, r3, #3
 8009986:	009b      	lsls	r3, r3, #2
 8009988:	220f      	movs	r2, #15
 800998a:	fa02 f303 	lsl.w	r3, r2, r3
 800998e:	43db      	mvns	r3, r3
 8009990:	69ba      	ldr	r2, [r7, #24]
 8009992:	4013      	ands	r3, r2
 8009994:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	4a20      	ldr	r2, [pc, #128]	@ (8009a1c <HAL_GPIO_Init+0x240>)
 800999a:	4293      	cmp	r3, r2
 800999c:	d052      	beq.n	8009a44 <HAL_GPIO_Init+0x268>
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	4a1f      	ldr	r2, [pc, #124]	@ (8009a20 <HAL_GPIO_Init+0x244>)
 80099a2:	4293      	cmp	r3, r2
 80099a4:	d031      	beq.n	8009a0a <HAL_GPIO_Init+0x22e>
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	4a1e      	ldr	r2, [pc, #120]	@ (8009a24 <HAL_GPIO_Init+0x248>)
 80099aa:	4293      	cmp	r3, r2
 80099ac:	d02b      	beq.n	8009a06 <HAL_GPIO_Init+0x22a>
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	4a1d      	ldr	r2, [pc, #116]	@ (8009a28 <HAL_GPIO_Init+0x24c>)
 80099b2:	4293      	cmp	r3, r2
 80099b4:	d025      	beq.n	8009a02 <HAL_GPIO_Init+0x226>
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	4a1c      	ldr	r2, [pc, #112]	@ (8009a2c <HAL_GPIO_Init+0x250>)
 80099ba:	4293      	cmp	r3, r2
 80099bc:	d01f      	beq.n	80099fe <HAL_GPIO_Init+0x222>
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	4a1b      	ldr	r2, [pc, #108]	@ (8009a30 <HAL_GPIO_Init+0x254>)
 80099c2:	4293      	cmp	r3, r2
 80099c4:	d019      	beq.n	80099fa <HAL_GPIO_Init+0x21e>
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	4a1a      	ldr	r2, [pc, #104]	@ (8009a34 <HAL_GPIO_Init+0x258>)
 80099ca:	4293      	cmp	r3, r2
 80099cc:	d013      	beq.n	80099f6 <HAL_GPIO_Init+0x21a>
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	4a19      	ldr	r2, [pc, #100]	@ (8009a38 <HAL_GPIO_Init+0x25c>)
 80099d2:	4293      	cmp	r3, r2
 80099d4:	d00d      	beq.n	80099f2 <HAL_GPIO_Init+0x216>
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	4a18      	ldr	r2, [pc, #96]	@ (8009a3c <HAL_GPIO_Init+0x260>)
 80099da:	4293      	cmp	r3, r2
 80099dc:	d007      	beq.n	80099ee <HAL_GPIO_Init+0x212>
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	4a17      	ldr	r2, [pc, #92]	@ (8009a40 <HAL_GPIO_Init+0x264>)
 80099e2:	4293      	cmp	r3, r2
 80099e4:	d101      	bne.n	80099ea <HAL_GPIO_Init+0x20e>
 80099e6:	2309      	movs	r3, #9
 80099e8:	e02d      	b.n	8009a46 <HAL_GPIO_Init+0x26a>
 80099ea:	230a      	movs	r3, #10
 80099ec:	e02b      	b.n	8009a46 <HAL_GPIO_Init+0x26a>
 80099ee:	2308      	movs	r3, #8
 80099f0:	e029      	b.n	8009a46 <HAL_GPIO_Init+0x26a>
 80099f2:	2307      	movs	r3, #7
 80099f4:	e027      	b.n	8009a46 <HAL_GPIO_Init+0x26a>
 80099f6:	2306      	movs	r3, #6
 80099f8:	e025      	b.n	8009a46 <HAL_GPIO_Init+0x26a>
 80099fa:	2305      	movs	r3, #5
 80099fc:	e023      	b.n	8009a46 <HAL_GPIO_Init+0x26a>
 80099fe:	2304      	movs	r3, #4
 8009a00:	e021      	b.n	8009a46 <HAL_GPIO_Init+0x26a>
 8009a02:	2303      	movs	r3, #3
 8009a04:	e01f      	b.n	8009a46 <HAL_GPIO_Init+0x26a>
 8009a06:	2302      	movs	r3, #2
 8009a08:	e01d      	b.n	8009a46 <HAL_GPIO_Init+0x26a>
 8009a0a:	2301      	movs	r3, #1
 8009a0c:	e01b      	b.n	8009a46 <HAL_GPIO_Init+0x26a>
 8009a0e:	bf00      	nop
 8009a10:	58000080 	.word	0x58000080
 8009a14:	58024400 	.word	0x58024400
 8009a18:	58000400 	.word	0x58000400
 8009a1c:	58020000 	.word	0x58020000
 8009a20:	58020400 	.word	0x58020400
 8009a24:	58020800 	.word	0x58020800
 8009a28:	58020c00 	.word	0x58020c00
 8009a2c:	58021000 	.word	0x58021000
 8009a30:	58021400 	.word	0x58021400
 8009a34:	58021800 	.word	0x58021800
 8009a38:	58021c00 	.word	0x58021c00
 8009a3c:	58022000 	.word	0x58022000
 8009a40:	58022400 	.word	0x58022400
 8009a44:	2300      	movs	r3, #0
 8009a46:	69fa      	ldr	r2, [r7, #28]
 8009a48:	f002 0203 	and.w	r2, r2, #3
 8009a4c:	0092      	lsls	r2, r2, #2
 8009a4e:	4093      	lsls	r3, r2
 8009a50:	69ba      	ldr	r2, [r7, #24]
 8009a52:	4313      	orrs	r3, r2
 8009a54:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8009a56:	4938      	ldr	r1, [pc, #224]	@ (8009b38 <HAL_GPIO_Init+0x35c>)
 8009a58:	69fb      	ldr	r3, [r7, #28]
 8009a5a:	089b      	lsrs	r3, r3, #2
 8009a5c:	3302      	adds	r3, #2
 8009a5e:	69ba      	ldr	r2, [r7, #24]
 8009a60:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8009a64:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8009a6c:	693b      	ldr	r3, [r7, #16]
 8009a6e:	43db      	mvns	r3, r3
 8009a70:	69ba      	ldr	r2, [r7, #24]
 8009a72:	4013      	ands	r3, r2
 8009a74:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8009a76:	683b      	ldr	r3, [r7, #0]
 8009a78:	685b      	ldr	r3, [r3, #4]
 8009a7a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d003      	beq.n	8009a8a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8009a82:	69ba      	ldr	r2, [r7, #24]
 8009a84:	693b      	ldr	r3, [r7, #16]
 8009a86:	4313      	orrs	r3, r2
 8009a88:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8009a8a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009a8e:	69bb      	ldr	r3, [r7, #24]
 8009a90:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8009a92:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009a96:	685b      	ldr	r3, [r3, #4]
 8009a98:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8009a9a:	693b      	ldr	r3, [r7, #16]
 8009a9c:	43db      	mvns	r3, r3
 8009a9e:	69ba      	ldr	r2, [r7, #24]
 8009aa0:	4013      	ands	r3, r2
 8009aa2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8009aa4:	683b      	ldr	r3, [r7, #0]
 8009aa6:	685b      	ldr	r3, [r3, #4]
 8009aa8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	d003      	beq.n	8009ab8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8009ab0:	69ba      	ldr	r2, [r7, #24]
 8009ab2:	693b      	ldr	r3, [r7, #16]
 8009ab4:	4313      	orrs	r3, r2
 8009ab6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8009ab8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009abc:	69bb      	ldr	r3, [r7, #24]
 8009abe:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8009ac0:	697b      	ldr	r3, [r7, #20]
 8009ac2:	685b      	ldr	r3, [r3, #4]
 8009ac4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8009ac6:	693b      	ldr	r3, [r7, #16]
 8009ac8:	43db      	mvns	r3, r3
 8009aca:	69ba      	ldr	r2, [r7, #24]
 8009acc:	4013      	ands	r3, r2
 8009ace:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8009ad0:	683b      	ldr	r3, [r7, #0]
 8009ad2:	685b      	ldr	r3, [r3, #4]
 8009ad4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	d003      	beq.n	8009ae4 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8009adc:	69ba      	ldr	r2, [r7, #24]
 8009ade:	693b      	ldr	r3, [r7, #16]
 8009ae0:	4313      	orrs	r3, r2
 8009ae2:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8009ae4:	697b      	ldr	r3, [r7, #20]
 8009ae6:	69ba      	ldr	r2, [r7, #24]
 8009ae8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8009aea:	697b      	ldr	r3, [r7, #20]
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8009af0:	693b      	ldr	r3, [r7, #16]
 8009af2:	43db      	mvns	r3, r3
 8009af4:	69ba      	ldr	r2, [r7, #24]
 8009af6:	4013      	ands	r3, r2
 8009af8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8009afa:	683b      	ldr	r3, [r7, #0]
 8009afc:	685b      	ldr	r3, [r3, #4]
 8009afe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009b02:	2b00      	cmp	r3, #0
 8009b04:	d003      	beq.n	8009b0e <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8009b06:	69ba      	ldr	r2, [r7, #24]
 8009b08:	693b      	ldr	r3, [r7, #16]
 8009b0a:	4313      	orrs	r3, r2
 8009b0c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8009b0e:	697b      	ldr	r3, [r7, #20]
 8009b10:	69ba      	ldr	r2, [r7, #24]
 8009b12:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8009b14:	69fb      	ldr	r3, [r7, #28]
 8009b16:	3301      	adds	r3, #1
 8009b18:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8009b1a:	683b      	ldr	r3, [r7, #0]
 8009b1c:	681a      	ldr	r2, [r3, #0]
 8009b1e:	69fb      	ldr	r3, [r7, #28]
 8009b20:	fa22 f303 	lsr.w	r3, r2, r3
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	f47f ae63 	bne.w	80097f0 <HAL_GPIO_Init+0x14>
  }
}
 8009b2a:	bf00      	nop
 8009b2c:	bf00      	nop
 8009b2e:	3724      	adds	r7, #36	@ 0x24
 8009b30:	46bd      	mov	sp, r7
 8009b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b36:	4770      	bx	lr
 8009b38:	58000400 	.word	0x58000400

08009b3c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8009b3c:	b480      	push	{r7}
 8009b3e:	b085      	sub	sp, #20
 8009b40:	af00      	add	r7, sp, #0
 8009b42:	6078      	str	r0, [r7, #4]
 8009b44:	460b      	mov	r3, r1
 8009b46:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	691a      	ldr	r2, [r3, #16]
 8009b4c:	887b      	ldrh	r3, [r7, #2]
 8009b4e:	4013      	ands	r3, r2
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	d002      	beq.n	8009b5a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8009b54:	2301      	movs	r3, #1
 8009b56:	73fb      	strb	r3, [r7, #15]
 8009b58:	e001      	b.n	8009b5e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8009b5a:	2300      	movs	r3, #0
 8009b5c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8009b5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b60:	4618      	mov	r0, r3
 8009b62:	3714      	adds	r7, #20
 8009b64:	46bd      	mov	sp, r7
 8009b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b6a:	4770      	bx	lr

08009b6c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8009b6c:	b480      	push	{r7}
 8009b6e:	b083      	sub	sp, #12
 8009b70:	af00      	add	r7, sp, #0
 8009b72:	6078      	str	r0, [r7, #4]
 8009b74:	460b      	mov	r3, r1
 8009b76:	807b      	strh	r3, [r7, #2]
 8009b78:	4613      	mov	r3, r2
 8009b7a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8009b7c:	787b      	ldrb	r3, [r7, #1]
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d003      	beq.n	8009b8a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8009b82:	887a      	ldrh	r2, [r7, #2]
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8009b88:	e003      	b.n	8009b92 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8009b8a:	887b      	ldrh	r3, [r7, #2]
 8009b8c:	041a      	lsls	r2, r3, #16
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	619a      	str	r2, [r3, #24]
}
 8009b92:	bf00      	nop
 8009b94:	370c      	adds	r7, #12
 8009b96:	46bd      	mov	sp, r7
 8009b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b9c:	4770      	bx	lr
	...

08009ba0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8009ba0:	b580      	push	{r7, lr}
 8009ba2:	b082      	sub	sp, #8
 8009ba4:	af00      	add	r7, sp, #0
 8009ba6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d101      	bne.n	8009bb2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8009bae:	2301      	movs	r3, #1
 8009bb0:	e08b      	b.n	8009cca <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009bb8:	b2db      	uxtb	r3, r3
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d106      	bne.n	8009bcc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	2200      	movs	r2, #0
 8009bc2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8009bc6:	6878      	ldr	r0, [r7, #4]
 8009bc8:	f7fa ffa6 	bl	8004b18 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	2224      	movs	r2, #36	@ 0x24
 8009bd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	681a      	ldr	r2, [r3, #0]
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	f022 0201 	bic.w	r2, r2, #1
 8009be2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	685a      	ldr	r2, [r3, #4]
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8009bf0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	689a      	ldr	r2, [r3, #8]
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009c00:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	68db      	ldr	r3, [r3, #12]
 8009c06:	2b01      	cmp	r3, #1
 8009c08:	d107      	bne.n	8009c1a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	689a      	ldr	r2, [r3, #8]
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009c16:	609a      	str	r2, [r3, #8]
 8009c18:	e006      	b.n	8009c28 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	689a      	ldr	r2, [r3, #8]
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8009c26:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	68db      	ldr	r3, [r3, #12]
 8009c2c:	2b02      	cmp	r3, #2
 8009c2e:	d108      	bne.n	8009c42 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	685a      	ldr	r2, [r3, #4]
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009c3e:	605a      	str	r2, [r3, #4]
 8009c40:	e007      	b.n	8009c52 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	685a      	ldr	r2, [r3, #4]
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009c50:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	6859      	ldr	r1, [r3, #4]
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	681a      	ldr	r2, [r3, #0]
 8009c5c:	4b1d      	ldr	r3, [pc, #116]	@ (8009cd4 <HAL_I2C_Init+0x134>)
 8009c5e:	430b      	orrs	r3, r1
 8009c60:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	68da      	ldr	r2, [r3, #12]
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009c70:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	691a      	ldr	r2, [r3, #16]
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	695b      	ldr	r3, [r3, #20]
 8009c7a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	699b      	ldr	r3, [r3, #24]
 8009c82:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	430a      	orrs	r2, r1
 8009c8a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	69d9      	ldr	r1, [r3, #28]
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	6a1a      	ldr	r2, [r3, #32]
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	430a      	orrs	r2, r1
 8009c9a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	681a      	ldr	r2, [r3, #0]
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	f042 0201 	orr.w	r2, r2, #1
 8009caa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	2200      	movs	r2, #0
 8009cb0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	2220      	movs	r2, #32
 8009cb6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	2200      	movs	r2, #0
 8009cbe:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	2200      	movs	r2, #0
 8009cc4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8009cc8:	2300      	movs	r3, #0
}
 8009cca:	4618      	mov	r0, r3
 8009ccc:	3708      	adds	r7, #8
 8009cce:	46bd      	mov	sp, r7
 8009cd0:	bd80      	pop	{r7, pc}
 8009cd2:	bf00      	nop
 8009cd4:	02008000 	.word	0x02008000

08009cd8 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009cd8:	b580      	push	{r7, lr}
 8009cda:	b088      	sub	sp, #32
 8009cdc:	af02      	add	r7, sp, #8
 8009cde:	60f8      	str	r0, [r7, #12]
 8009ce0:	4608      	mov	r0, r1
 8009ce2:	4611      	mov	r1, r2
 8009ce4:	461a      	mov	r2, r3
 8009ce6:	4603      	mov	r3, r0
 8009ce8:	817b      	strh	r3, [r7, #10]
 8009cea:	460b      	mov	r3, r1
 8009cec:	813b      	strh	r3, [r7, #8]
 8009cee:	4613      	mov	r3, r2
 8009cf0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009cf8:	b2db      	uxtb	r3, r3
 8009cfa:	2b20      	cmp	r3, #32
 8009cfc:	f040 80fd 	bne.w	8009efa <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8009d00:	6a3b      	ldr	r3, [r7, #32]
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d002      	beq.n	8009d0c <HAL_I2C_Mem_Read+0x34>
 8009d06:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	d105      	bne.n	8009d18 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009d12:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8009d14:	2301      	movs	r3, #1
 8009d16:	e0f1      	b.n	8009efc <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009d1e:	2b01      	cmp	r3, #1
 8009d20:	d101      	bne.n	8009d26 <HAL_I2C_Mem_Read+0x4e>
 8009d22:	2302      	movs	r3, #2
 8009d24:	e0ea      	b.n	8009efc <HAL_I2C_Mem_Read+0x224>
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	2201      	movs	r2, #1
 8009d2a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8009d2e:	f7fc fd3b 	bl	80067a8 <HAL_GetTick>
 8009d32:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8009d34:	697b      	ldr	r3, [r7, #20]
 8009d36:	9300      	str	r3, [sp, #0]
 8009d38:	2319      	movs	r3, #25
 8009d3a:	2201      	movs	r2, #1
 8009d3c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8009d40:	68f8      	ldr	r0, [r7, #12]
 8009d42:	f001 ffc8 	bl	800bcd6 <I2C_WaitOnFlagUntilTimeout>
 8009d46:	4603      	mov	r3, r0
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	d001      	beq.n	8009d50 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8009d4c:	2301      	movs	r3, #1
 8009d4e:	e0d5      	b.n	8009efc <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8009d50:	68fb      	ldr	r3, [r7, #12]
 8009d52:	2222      	movs	r2, #34	@ 0x22
 8009d54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	2240      	movs	r2, #64	@ 0x40
 8009d5c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	2200      	movs	r2, #0
 8009d64:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	6a3a      	ldr	r2, [r7, #32]
 8009d6a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8009d70:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	2200      	movs	r2, #0
 8009d76:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8009d78:	88f8      	ldrh	r0, [r7, #6]
 8009d7a:	893a      	ldrh	r2, [r7, #8]
 8009d7c:	8979      	ldrh	r1, [r7, #10]
 8009d7e:	697b      	ldr	r3, [r7, #20]
 8009d80:	9301      	str	r3, [sp, #4]
 8009d82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d84:	9300      	str	r3, [sp, #0]
 8009d86:	4603      	mov	r3, r0
 8009d88:	68f8      	ldr	r0, [r7, #12]
 8009d8a:	f001 f95d 	bl	800b048 <I2C_RequestMemoryRead>
 8009d8e:	4603      	mov	r3, r0
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	d005      	beq.n	8009da0 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009d94:	68fb      	ldr	r3, [r7, #12]
 8009d96:	2200      	movs	r2, #0
 8009d98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8009d9c:	2301      	movs	r3, #1
 8009d9e:	e0ad      	b.n	8009efc <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009da4:	b29b      	uxth	r3, r3
 8009da6:	2bff      	cmp	r3, #255	@ 0xff
 8009da8:	d90e      	bls.n	8009dc8 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8009daa:	68fb      	ldr	r3, [r7, #12]
 8009dac:	22ff      	movs	r2, #255	@ 0xff
 8009dae:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009db4:	b2da      	uxtb	r2, r3
 8009db6:	8979      	ldrh	r1, [r7, #10]
 8009db8:	4b52      	ldr	r3, [pc, #328]	@ (8009f04 <HAL_I2C_Mem_Read+0x22c>)
 8009dba:	9300      	str	r3, [sp, #0]
 8009dbc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009dc0:	68f8      	ldr	r0, [r7, #12]
 8009dc2:	f002 f94b 	bl	800c05c <I2C_TransferConfig>
 8009dc6:	e00f      	b.n	8009de8 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009dcc:	b29a      	uxth	r2, r3
 8009dce:	68fb      	ldr	r3, [r7, #12]
 8009dd0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009dd2:	68fb      	ldr	r3, [r7, #12]
 8009dd4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009dd6:	b2da      	uxtb	r2, r3
 8009dd8:	8979      	ldrh	r1, [r7, #10]
 8009dda:	4b4a      	ldr	r3, [pc, #296]	@ (8009f04 <HAL_I2C_Mem_Read+0x22c>)
 8009ddc:	9300      	str	r3, [sp, #0]
 8009dde:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009de2:	68f8      	ldr	r0, [r7, #12]
 8009de4:	f002 f93a 	bl	800c05c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8009de8:	697b      	ldr	r3, [r7, #20]
 8009dea:	9300      	str	r3, [sp, #0]
 8009dec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009dee:	2200      	movs	r2, #0
 8009df0:	2104      	movs	r1, #4
 8009df2:	68f8      	ldr	r0, [r7, #12]
 8009df4:	f001 ff6f 	bl	800bcd6 <I2C_WaitOnFlagUntilTimeout>
 8009df8:	4603      	mov	r3, r0
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d001      	beq.n	8009e02 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8009dfe:	2301      	movs	r3, #1
 8009e00:	e07c      	b.n	8009efc <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009e08:	68fb      	ldr	r3, [r7, #12]
 8009e0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e0c:	b2d2      	uxtb	r2, r2
 8009e0e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e14:	1c5a      	adds	r2, r3, #1
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009e1e:	3b01      	subs	r3, #1
 8009e20:	b29a      	uxth	r2, r3
 8009e22:	68fb      	ldr	r3, [r7, #12]
 8009e24:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8009e26:	68fb      	ldr	r3, [r7, #12]
 8009e28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009e2a:	b29b      	uxth	r3, r3
 8009e2c:	3b01      	subs	r3, #1
 8009e2e:	b29a      	uxth	r2, r3
 8009e30:	68fb      	ldr	r3, [r7, #12]
 8009e32:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009e38:	b29b      	uxth	r3, r3
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d034      	beq.n	8009ea8 <HAL_I2C_Mem_Read+0x1d0>
 8009e3e:	68fb      	ldr	r3, [r7, #12]
 8009e40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009e42:	2b00      	cmp	r3, #0
 8009e44:	d130      	bne.n	8009ea8 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8009e46:	697b      	ldr	r3, [r7, #20]
 8009e48:	9300      	str	r3, [sp, #0]
 8009e4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e4c:	2200      	movs	r2, #0
 8009e4e:	2180      	movs	r1, #128	@ 0x80
 8009e50:	68f8      	ldr	r0, [r7, #12]
 8009e52:	f001 ff40 	bl	800bcd6 <I2C_WaitOnFlagUntilTimeout>
 8009e56:	4603      	mov	r3, r0
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	d001      	beq.n	8009e60 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8009e5c:	2301      	movs	r3, #1
 8009e5e:	e04d      	b.n	8009efc <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009e60:	68fb      	ldr	r3, [r7, #12]
 8009e62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009e64:	b29b      	uxth	r3, r3
 8009e66:	2bff      	cmp	r3, #255	@ 0xff
 8009e68:	d90e      	bls.n	8009e88 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8009e6a:	68fb      	ldr	r3, [r7, #12]
 8009e6c:	22ff      	movs	r2, #255	@ 0xff
 8009e6e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8009e70:	68fb      	ldr	r3, [r7, #12]
 8009e72:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009e74:	b2da      	uxtb	r2, r3
 8009e76:	8979      	ldrh	r1, [r7, #10]
 8009e78:	2300      	movs	r3, #0
 8009e7a:	9300      	str	r3, [sp, #0]
 8009e7c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009e80:	68f8      	ldr	r0, [r7, #12]
 8009e82:	f002 f8eb 	bl	800c05c <I2C_TransferConfig>
 8009e86:	e00f      	b.n	8009ea8 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8009e88:	68fb      	ldr	r3, [r7, #12]
 8009e8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009e8c:	b29a      	uxth	r2, r3
 8009e8e:	68fb      	ldr	r3, [r7, #12]
 8009e90:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009e96:	b2da      	uxtb	r2, r3
 8009e98:	8979      	ldrh	r1, [r7, #10]
 8009e9a:	2300      	movs	r3, #0
 8009e9c:	9300      	str	r3, [sp, #0]
 8009e9e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009ea2:	68f8      	ldr	r0, [r7, #12]
 8009ea4:	f002 f8da 	bl	800c05c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8009ea8:	68fb      	ldr	r3, [r7, #12]
 8009eaa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009eac:	b29b      	uxth	r3, r3
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	d19a      	bne.n	8009de8 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009eb2:	697a      	ldr	r2, [r7, #20]
 8009eb4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009eb6:	68f8      	ldr	r0, [r7, #12]
 8009eb8:	f001 ffad 	bl	800be16 <I2C_WaitOnSTOPFlagUntilTimeout>
 8009ebc:	4603      	mov	r3, r0
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	d001      	beq.n	8009ec6 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8009ec2:	2301      	movs	r3, #1
 8009ec4:	e01a      	b.n	8009efc <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009ec6:	68fb      	ldr	r3, [r7, #12]
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	2220      	movs	r2, #32
 8009ecc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009ece:	68fb      	ldr	r3, [r7, #12]
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	6859      	ldr	r1, [r3, #4]
 8009ed4:	68fb      	ldr	r3, [r7, #12]
 8009ed6:	681a      	ldr	r2, [r3, #0]
 8009ed8:	4b0b      	ldr	r3, [pc, #44]	@ (8009f08 <HAL_I2C_Mem_Read+0x230>)
 8009eda:	400b      	ands	r3, r1
 8009edc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8009ede:	68fb      	ldr	r3, [r7, #12]
 8009ee0:	2220      	movs	r2, #32
 8009ee2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	2200      	movs	r2, #0
 8009eea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	2200      	movs	r2, #0
 8009ef2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009ef6:	2300      	movs	r3, #0
 8009ef8:	e000      	b.n	8009efc <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8009efa:	2302      	movs	r3, #2
  }
}
 8009efc:	4618      	mov	r0, r3
 8009efe:	3718      	adds	r7, #24
 8009f00:	46bd      	mov	sp, r7
 8009f02:	bd80      	pop	{r7, pc}
 8009f04:	80002400 	.word	0x80002400
 8009f08:	fe00e800 	.word	0xfe00e800

08009f0c <HAL_I2C_Mem_Write_IT>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                       uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8009f0c:	b580      	push	{r7, lr}
 8009f0e:	b086      	sub	sp, #24
 8009f10:	af02      	add	r7, sp, #8
 8009f12:	60f8      	str	r0, [r7, #12]
 8009f14:	4608      	mov	r0, r1
 8009f16:	4611      	mov	r1, r2
 8009f18:	461a      	mov	r2, r3
 8009f1a:	4603      	mov	r3, r0
 8009f1c:	817b      	strh	r3, [r7, #10]
 8009f1e:	460b      	mov	r3, r1
 8009f20:	813b      	strh	r3, [r7, #8]
 8009f22:	4613      	mov	r3, r2
 8009f24:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009f26:	68fb      	ldr	r3, [r7, #12]
 8009f28:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009f2c:	b2db      	uxtb	r3, r3
 8009f2e:	2b20      	cmp	r3, #32
 8009f30:	d16a      	bne.n	800a008 <HAL_I2C_Mem_Write_IT+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8009f32:	69bb      	ldr	r3, [r7, #24]
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	d002      	beq.n	8009f3e <HAL_I2C_Mem_Write_IT+0x32>
 8009f38:	8bbb      	ldrh	r3, [r7, #28]
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	d105      	bne.n	8009f4a <HAL_I2C_Mem_Write_IT+0x3e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009f44:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8009f46:	2301      	movs	r3, #1
 8009f48:	e05f      	b.n	800a00a <HAL_I2C_Mem_Write_IT+0xfe>
    }

    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	699b      	ldr	r3, [r3, #24]
 8009f50:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009f54:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009f58:	d101      	bne.n	8009f5e <HAL_I2C_Mem_Write_IT+0x52>
    {
      return HAL_BUSY;
 8009f5a:	2302      	movs	r3, #2
 8009f5c:	e055      	b.n	800a00a <HAL_I2C_Mem_Write_IT+0xfe>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009f5e:	68fb      	ldr	r3, [r7, #12]
 8009f60:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009f64:	2b01      	cmp	r3, #1
 8009f66:	d101      	bne.n	8009f6c <HAL_I2C_Mem_Write_IT+0x60>
 8009f68:	2302      	movs	r3, #2
 8009f6a:	e04e      	b.n	800a00a <HAL_I2C_Mem_Write_IT+0xfe>
 8009f6c:	68fb      	ldr	r3, [r7, #12]
 8009f6e:	2201      	movs	r2, #1
 8009f70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	2221      	movs	r2, #33	@ 0x21
 8009f78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	2240      	movs	r2, #64	@ 0x40
 8009f80:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	2200      	movs	r2, #0
 8009f88:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->XferSize    = 0U;
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	2200      	movs	r2, #0
 8009f8e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->pBuffPtr    = pData;
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	69ba      	ldr	r2, [r7, #24]
 8009f94:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8009f96:	68fb      	ldr	r3, [r7, #12]
 8009f98:	8bba      	ldrh	r2, [r7, #28]
 8009f9a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009f9c:	68fb      	ldr	r3, [r7, #12]
 8009f9e:	4a1d      	ldr	r2, [pc, #116]	@ (800a014 <HAL_I2C_Mem_Write_IT+0x108>)
 8009fa0:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Mem_ISR_IT;
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	4a1c      	ldr	r2, [pc, #112]	@ (800a018 <HAL_I2C_Mem_Write_IT+0x10c>)
 8009fa6:	635a      	str	r2, [r3, #52]	@ 0x34
    hi2c->Devaddress  = DevAddress;
 8009fa8:	897a      	ldrh	r2, [r7, #10]
 8009faa:	68fb      	ldr	r3, [r7, #12]
 8009fac:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* If Memory address size is 8Bit */
    if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009fae:	88fb      	ldrh	r3, [r7, #6]
 8009fb0:	2b01      	cmp	r3, #1
 8009fb2:	d109      	bne.n	8009fc8 <HAL_I2C_Mem_Write_IT+0xbc>
    {
      /* Prefetch Memory Address */
      hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009fb4:	893b      	ldrh	r3, [r7, #8]
 8009fb6:	b2da      	uxtb	r2, r3
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Reset Memaddress content */
      hi2c->Memaddress = 0xFFFFFFFFU;
 8009fbe:	68fb      	ldr	r3, [r7, #12]
 8009fc0:	f04f 32ff 	mov.w	r2, #4294967295
 8009fc4:	651a      	str	r2, [r3, #80]	@ 0x50
 8009fc6:	e00b      	b.n	8009fe0 <HAL_I2C_Mem_Write_IT+0xd4>
    }
    /* If Memory address size is 16Bit */
    else
    {
      /* Prefetch Memory Address (MSB part, LSB will be manage through interrupt) */
      hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8009fc8:	893b      	ldrh	r3, [r7, #8]
 8009fca:	0a1b      	lsrs	r3, r3, #8
 8009fcc:	b29b      	uxth	r3, r3
 8009fce:	b2da      	uxtb	r2, r3
 8009fd0:	68fb      	ldr	r3, [r7, #12]
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Prepare Memaddress buffer for LSB part */
      hi2c->Memaddress = I2C_MEM_ADD_LSB(MemAddress);
 8009fd6:	893b      	ldrh	r3, [r7, #8]
 8009fd8:	b2db      	uxtb	r3, r3
 8009fda:	461a      	mov	r2, r3
 8009fdc:	68fb      	ldr	r3, [r7, #12]
 8009fde:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    /* Send Slave Address and Memory Address */
    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8009fe0:	88fb      	ldrh	r3, [r7, #6]
 8009fe2:	b2da      	uxtb	r2, r3
 8009fe4:	8979      	ldrh	r1, [r7, #10]
 8009fe6:	4b0d      	ldr	r3, [pc, #52]	@ (800a01c <HAL_I2C_Mem_Write_IT+0x110>)
 8009fe8:	9300      	str	r3, [sp, #0]
 8009fea:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009fee:	68f8      	ldr	r0, [r7, #12]
 8009ff0:	f002 f834 	bl	800c05c <I2C_TransferConfig>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009ff4:	68fb      	ldr	r3, [r7, #12]
 8009ff6:	2200      	movs	r2, #0
 8009ff8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Enable ERR, TC, STOP, NACK, TXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8009ffc:	2101      	movs	r1, #1
 8009ffe:	68f8      	ldr	r0, [r7, #12]
 800a000:	f002 f85e 	bl	800c0c0 <I2C_Enable_IRQ>

    return HAL_OK;
 800a004:	2300      	movs	r3, #0
 800a006:	e000      	b.n	800a00a <HAL_I2C_Mem_Write_IT+0xfe>
  }
  else
  {
    return HAL_BUSY;
 800a008:	2302      	movs	r3, #2
  }
}
 800a00a:	4618      	mov	r0, r3
 800a00c:	3710      	adds	r7, #16
 800a00e:	46bd      	mov	sp, r7
 800a010:	bd80      	pop	{r7, pc}
 800a012:	bf00      	nop
 800a014:	ffff0000 	.word	0xffff0000
 800a018:	0800a3cd 	.word	0x0800a3cd
 800a01c:	80002000 	.word	0x80002000

0800a020 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 800a020:	b580      	push	{r7, lr}
 800a022:	b08a      	sub	sp, #40	@ 0x28
 800a024:	af02      	add	r7, sp, #8
 800a026:	60f8      	str	r0, [r7, #12]
 800a028:	607a      	str	r2, [r7, #4]
 800a02a:	603b      	str	r3, [r7, #0]
 800a02c:	460b      	mov	r3, r1
 800a02e:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 800a030:	2300      	movs	r3, #0
 800a032:	617b      	str	r3, [r7, #20]

  HAL_StatusTypeDef status = HAL_OK;
 800a034:	2300      	movs	r3, #0
 800a036:	77fb      	strb	r3, [r7, #31]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a03e:	b2db      	uxtb	r3, r3
 800a040:	2b20      	cmp	r3, #32
 800a042:	f040 80e9 	bne.w	800a218 <HAL_I2C_IsDeviceReady+0x1f8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800a046:	68fb      	ldr	r3, [r7, #12]
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	699b      	ldr	r3, [r3, #24]
 800a04c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a050:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a054:	d101      	bne.n	800a05a <HAL_I2C_IsDeviceReady+0x3a>
    {
      return HAL_BUSY;
 800a056:	2302      	movs	r3, #2
 800a058:	e0df      	b.n	800a21a <HAL_I2C_IsDeviceReady+0x1fa>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a05a:	68fb      	ldr	r3, [r7, #12]
 800a05c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a060:	2b01      	cmp	r3, #1
 800a062:	d101      	bne.n	800a068 <HAL_I2C_IsDeviceReady+0x48>
 800a064:	2302      	movs	r3, #2
 800a066:	e0d8      	b.n	800a21a <HAL_I2C_IsDeviceReady+0x1fa>
 800a068:	68fb      	ldr	r3, [r7, #12]
 800a06a:	2201      	movs	r2, #1
 800a06c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	2224      	movs	r2, #36	@ 0x24
 800a074:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a078:	68fb      	ldr	r3, [r7, #12]
 800a07a:	2200      	movs	r2, #0
 800a07c:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 800a07e:	68fb      	ldr	r3, [r7, #12]
 800a080:	68db      	ldr	r3, [r3, #12]
 800a082:	2b01      	cmp	r3, #1
 800a084:	d105      	bne.n	800a092 <HAL_I2C_IsDeviceReady+0x72>
 800a086:	897b      	ldrh	r3, [r7, #10]
 800a088:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800a08c:	4b65      	ldr	r3, [pc, #404]	@ (800a224 <HAL_I2C_IsDeviceReady+0x204>)
 800a08e:	4313      	orrs	r3, r2
 800a090:	e004      	b.n	800a09c <HAL_I2C_IsDeviceReady+0x7c>
 800a092:	897b      	ldrh	r3, [r7, #10]
 800a094:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800a098:	4b63      	ldr	r3, [pc, #396]	@ (800a228 <HAL_I2C_IsDeviceReady+0x208>)
 800a09a:	4313      	orrs	r3, r2
 800a09c:	68fa      	ldr	r2, [r7, #12]
 800a09e:	6812      	ldr	r2, [r2, #0]
 800a0a0:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 800a0a2:	f7fc fb81 	bl	80067a8 <HAL_GetTick>
 800a0a6:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800a0a8:	68fb      	ldr	r3, [r7, #12]
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	699b      	ldr	r3, [r3, #24]
 800a0ae:	f003 0320 	and.w	r3, r3, #32
 800a0b2:	2b20      	cmp	r3, #32
 800a0b4:	bf0c      	ite	eq
 800a0b6:	2301      	moveq	r3, #1
 800a0b8:	2300      	movne	r3, #0
 800a0ba:	b2db      	uxtb	r3, r3
 800a0bc:	77bb      	strb	r3, [r7, #30]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800a0be:	68fb      	ldr	r3, [r7, #12]
 800a0c0:	681b      	ldr	r3, [r3, #0]
 800a0c2:	699b      	ldr	r3, [r3, #24]
 800a0c4:	f003 0310 	and.w	r3, r3, #16
 800a0c8:	2b10      	cmp	r3, #16
 800a0ca:	bf0c      	ite	eq
 800a0cc:	2301      	moveq	r3, #1
 800a0ce:	2300      	movne	r3, #0
 800a0d0:	b2db      	uxtb	r3, r3
 800a0d2:	777b      	strb	r3, [r7, #29]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 800a0d4:	e034      	b.n	800a140 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 800a0d6:	683b      	ldr	r3, [r7, #0]
 800a0d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a0dc:	d01a      	beq.n	800a114 <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800a0de:	f7fc fb63 	bl	80067a8 <HAL_GetTick>
 800a0e2:	4602      	mov	r2, r0
 800a0e4:	69bb      	ldr	r3, [r7, #24]
 800a0e6:	1ad3      	subs	r3, r2, r3
 800a0e8:	683a      	ldr	r2, [r7, #0]
 800a0ea:	429a      	cmp	r2, r3
 800a0ec:	d302      	bcc.n	800a0f4 <HAL_I2C_IsDeviceReady+0xd4>
 800a0ee:	683b      	ldr	r3, [r7, #0]
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d10f      	bne.n	800a114 <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 800a0f4:	68fb      	ldr	r3, [r7, #12]
 800a0f6:	2220      	movs	r2, #32
 800a0f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a0fc:	68fb      	ldr	r3, [r7, #12]
 800a0fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a100:	f043 0220 	orr.w	r2, r3, #32
 800a104:	68fb      	ldr	r3, [r7, #12]
 800a106:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 800a108:	68fb      	ldr	r3, [r7, #12]
 800a10a:	2200      	movs	r2, #0
 800a10c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 800a110:	2301      	movs	r3, #1
 800a112:	e082      	b.n	800a21a <HAL_I2C_IsDeviceReady+0x1fa>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800a114:	68fb      	ldr	r3, [r7, #12]
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	699b      	ldr	r3, [r3, #24]
 800a11a:	f003 0320 	and.w	r3, r3, #32
 800a11e:	2b20      	cmp	r3, #32
 800a120:	bf0c      	ite	eq
 800a122:	2301      	moveq	r3, #1
 800a124:	2300      	movne	r3, #0
 800a126:	b2db      	uxtb	r3, r3
 800a128:	77bb      	strb	r3, [r7, #30]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800a12a:	68fb      	ldr	r3, [r7, #12]
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	699b      	ldr	r3, [r3, #24]
 800a130:	f003 0310 	and.w	r3, r3, #16
 800a134:	2b10      	cmp	r3, #16
 800a136:	bf0c      	ite	eq
 800a138:	2301      	moveq	r3, #1
 800a13a:	2300      	movne	r3, #0
 800a13c:	b2db      	uxtb	r3, r3
 800a13e:	777b      	strb	r3, [r7, #29]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 800a140:	7fbb      	ldrb	r3, [r7, #30]
 800a142:	2b00      	cmp	r3, #0
 800a144:	d102      	bne.n	800a14c <HAL_I2C_IsDeviceReady+0x12c>
 800a146:	7f7b      	ldrb	r3, [r7, #29]
 800a148:	2b00      	cmp	r3, #0
 800a14a:	d0c4      	beq.n	800a0d6 <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	699b      	ldr	r3, [r3, #24]
 800a152:	f003 0310 	and.w	r3, r3, #16
 800a156:	2b10      	cmp	r3, #16
 800a158:	d027      	beq.n	800a1aa <HAL_I2C_IsDeviceReady+0x18a>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800a15a:	69bb      	ldr	r3, [r7, #24]
 800a15c:	9300      	str	r3, [sp, #0]
 800a15e:	683b      	ldr	r3, [r7, #0]
 800a160:	2200      	movs	r2, #0
 800a162:	2120      	movs	r1, #32
 800a164:	68f8      	ldr	r0, [r7, #12]
 800a166:	f001 fdb6 	bl	800bcd6 <I2C_WaitOnFlagUntilTimeout>
 800a16a:	4603      	mov	r3, r0
 800a16c:	2b00      	cmp	r3, #0
 800a16e:	d00e      	beq.n	800a18e <HAL_I2C_IsDeviceReady+0x16e>
        {
          /* A non acknowledge appear during STOP Flag waiting process, a new trial must be performed */
          if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800a170:	68fb      	ldr	r3, [r7, #12]
 800a172:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a174:	2b04      	cmp	r3, #4
 800a176:	d107      	bne.n	800a188 <HAL_I2C_IsDeviceReady+0x168>
          {
            /* Clear STOP Flag */
            __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a178:	68fb      	ldr	r3, [r7, #12]
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	2220      	movs	r2, #32
 800a17e:	61da      	str	r2, [r3, #28]

            /* Reset the error code for next trial */
            hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	2200      	movs	r2, #0
 800a184:	645a      	str	r2, [r3, #68]	@ 0x44
 800a186:	e026      	b.n	800a1d6 <HAL_I2C_IsDeviceReady+0x1b6>
          }
          else
          {
            status = HAL_ERROR;
 800a188:	2301      	movs	r3, #1
 800a18a:	77fb      	strb	r3, [r7, #31]
 800a18c:	e023      	b.n	800a1d6 <HAL_I2C_IsDeviceReady+0x1b6>
        else
        {
          /* A acknowledge appear during STOP Flag waiting process, this mean that device respond to its address */

          /* Clear STOP Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a18e:	68fb      	ldr	r3, [r7, #12]
 800a190:	681b      	ldr	r3, [r3, #0]
 800a192:	2220      	movs	r2, #32
 800a194:	61da      	str	r2, [r3, #28]

          /* Device is ready */
          hi2c->State = HAL_I2C_STATE_READY;
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	2220      	movs	r2, #32
 800a19a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800a19e:	68fb      	ldr	r3, [r7, #12]
 800a1a0:	2200      	movs	r2, #0
 800a1a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_OK;
 800a1a6:	2300      	movs	r3, #0
 800a1a8:	e037      	b.n	800a21a <HAL_I2C_IsDeviceReady+0x1fa>
      {
        /* A non acknowledge is detected, this mean that device not respond to its address,
           a new trial must be performed */

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a1aa:	68fb      	ldr	r3, [r7, #12]
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	2210      	movs	r2, #16
 800a1b0:	61da      	str	r2, [r3, #28]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800a1b2:	69bb      	ldr	r3, [r7, #24]
 800a1b4:	9300      	str	r3, [sp, #0]
 800a1b6:	683b      	ldr	r3, [r7, #0]
 800a1b8:	2200      	movs	r2, #0
 800a1ba:	2120      	movs	r1, #32
 800a1bc:	68f8      	ldr	r0, [r7, #12]
 800a1be:	f001 fd8a 	bl	800bcd6 <I2C_WaitOnFlagUntilTimeout>
 800a1c2:	4603      	mov	r3, r0
 800a1c4:	2b00      	cmp	r3, #0
 800a1c6:	d002      	beq.n	800a1ce <HAL_I2C_IsDeviceReady+0x1ae>
        {
          status = HAL_ERROR;
 800a1c8:	2301      	movs	r3, #1
 800a1ca:	77fb      	strb	r3, [r7, #31]
 800a1cc:	e003      	b.n	800a1d6 <HAL_I2C_IsDeviceReady+0x1b6>
        }
        else
        {
          /* Clear STOP Flag, auto generated with autoend*/
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a1ce:	68fb      	ldr	r3, [r7, #12]
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	2220      	movs	r2, #32
 800a1d4:	61da      	str	r2, [r3, #28]
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800a1d6:	697b      	ldr	r3, [r7, #20]
 800a1d8:	3301      	adds	r3, #1
 800a1da:	617b      	str	r3, [r7, #20]

      if ((I2C_Trials < Trials) && (status == HAL_ERROR))
 800a1dc:	697b      	ldr	r3, [r7, #20]
 800a1de:	687a      	ldr	r2, [r7, #4]
 800a1e0:	429a      	cmp	r2, r3
 800a1e2:	d904      	bls.n	800a1ee <HAL_I2C_IsDeviceReady+0x1ce>
 800a1e4:	7ffb      	ldrb	r3, [r7, #31]
 800a1e6:	2b01      	cmp	r3, #1
 800a1e8:	d101      	bne.n	800a1ee <HAL_I2C_IsDeviceReady+0x1ce>
      {
        status = HAL_OK;
 800a1ea:	2300      	movs	r3, #0
 800a1ec:	77fb      	strb	r3, [r7, #31]
      }

    } while (I2C_Trials < Trials);
 800a1ee:	697b      	ldr	r3, [r7, #20]
 800a1f0:	687a      	ldr	r2, [r7, #4]
 800a1f2:	429a      	cmp	r2, r3
 800a1f4:	f63f af43 	bhi.w	800a07e <HAL_I2C_IsDeviceReady+0x5e>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 800a1f8:	68fb      	ldr	r3, [r7, #12]
 800a1fa:	2220      	movs	r2, #32
 800a1fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a200:	68fb      	ldr	r3, [r7, #12]
 800a202:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a204:	f043 0220 	orr.w	r2, r3, #32
 800a208:	68fb      	ldr	r3, [r7, #12]
 800a20a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a20c:	68fb      	ldr	r3, [r7, #12]
 800a20e:	2200      	movs	r2, #0
 800a210:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 800a214:	2301      	movs	r3, #1
 800a216:	e000      	b.n	800a21a <HAL_I2C_IsDeviceReady+0x1fa>
  }
  else
  {
    return HAL_BUSY;
 800a218:	2302      	movs	r3, #2
  }
}
 800a21a:	4618      	mov	r0, r3
 800a21c:	3720      	adds	r7, #32
 800a21e:	46bd      	mov	sp, r7
 800a220:	bd80      	pop	{r7, pc}
 800a222:	bf00      	nop
 800a224:	02002000 	.word	0x02002000
 800a228:	02002800 	.word	0x02002800

0800a22c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 800a22c:	b580      	push	{r7, lr}
 800a22e:	b084      	sub	sp, #16
 800a230:	af00      	add	r7, sp, #0
 800a232:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	699b      	ldr	r3, [r3, #24]
 800a23a:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a248:	2b00      	cmp	r3, #0
 800a24a:	d005      	beq.n	800a258 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a250:	68ba      	ldr	r2, [r7, #8]
 800a252:	68f9      	ldr	r1, [r7, #12]
 800a254:	6878      	ldr	r0, [r7, #4]
 800a256:	4798      	blx	r3
  }
}
 800a258:	bf00      	nop
 800a25a:	3710      	adds	r7, #16
 800a25c:	46bd      	mov	sp, r7
 800a25e:	bd80      	pop	{r7, pc}

0800a260 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800a260:	b580      	push	{r7, lr}
 800a262:	b086      	sub	sp, #24
 800a264:	af00      	add	r7, sp, #0
 800a266:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	699b      	ldr	r3, [r3, #24]
 800a26e:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 800a278:	697b      	ldr	r3, [r7, #20]
 800a27a:	0a1b      	lsrs	r3, r3, #8
 800a27c:	f003 0301 	and.w	r3, r3, #1
 800a280:	2b00      	cmp	r3, #0
 800a282:	d010      	beq.n	800a2a6 <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800a284:	693b      	ldr	r3, [r7, #16]
 800a286:	09db      	lsrs	r3, r3, #7
 800a288:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 800a28c:	2b00      	cmp	r3, #0
 800a28e:	d00a      	beq.n	800a2a6 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a294:	f043 0201 	orr.w	r2, r3, #1
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	681b      	ldr	r3, [r3, #0]
 800a2a0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a2a4:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800a2a6:	697b      	ldr	r3, [r7, #20]
 800a2a8:	0a9b      	lsrs	r3, r3, #10
 800a2aa:	f003 0301 	and.w	r3, r3, #1
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	d010      	beq.n	800a2d4 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800a2b2:	693b      	ldr	r3, [r7, #16]
 800a2b4:	09db      	lsrs	r3, r3, #7
 800a2b6:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	d00a      	beq.n	800a2d4 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a2c2:	f043 0208 	orr.w	r2, r3, #8
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	681b      	ldr	r3, [r3, #0]
 800a2ce:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800a2d2:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 800a2d4:	697b      	ldr	r3, [r7, #20]
 800a2d6:	0a5b      	lsrs	r3, r3, #9
 800a2d8:	f003 0301 	and.w	r3, r3, #1
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	d010      	beq.n	800a302 <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800a2e0:	693b      	ldr	r3, [r7, #16]
 800a2e2:	09db      	lsrs	r3, r3, #7
 800a2e4:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 800a2e8:	2b00      	cmp	r3, #0
 800a2ea:	d00a      	beq.n	800a302 <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a2f0:	f043 0202 	orr.w	r2, r3, #2
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	681b      	ldr	r3, [r3, #0]
 800a2fc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a300:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a306:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 800a308:	68fb      	ldr	r3, [r7, #12]
 800a30a:	f003 030b 	and.w	r3, r3, #11
 800a30e:	2b00      	cmp	r3, #0
 800a310:	d003      	beq.n	800a31a <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 800a312:	68f9      	ldr	r1, [r7, #12]
 800a314:	6878      	ldr	r0, [r7, #4]
 800a316:	f001 fb85 	bl	800ba24 <I2C_ITError>
  }
}
 800a31a:	bf00      	nop
 800a31c:	3718      	adds	r7, #24
 800a31e:	46bd      	mov	sp, r7
 800a320:	bd80      	pop	{r7, pc}

0800a322 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800a322:	b480      	push	{r7}
 800a324:	b083      	sub	sp, #12
 800a326:	af00      	add	r7, sp, #0
 800a328:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 800a32a:	bf00      	nop
 800a32c:	370c      	adds	r7, #12
 800a32e:	46bd      	mov	sp, r7
 800a330:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a334:	4770      	bx	lr

0800a336 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800a336:	b480      	push	{r7}
 800a338:	b083      	sub	sp, #12
 800a33a:	af00      	add	r7, sp, #0
 800a33c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 800a33e:	bf00      	nop
 800a340:	370c      	adds	r7, #12
 800a342:	46bd      	mov	sp, r7
 800a344:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a348:	4770      	bx	lr

0800a34a <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800a34a:	b480      	push	{r7}
 800a34c:	b083      	sub	sp, #12
 800a34e:	af00      	add	r7, sp, #0
 800a350:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800a352:	bf00      	nop
 800a354:	370c      	adds	r7, #12
 800a356:	46bd      	mov	sp, r7
 800a358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a35c:	4770      	bx	lr

0800a35e <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800a35e:	b480      	push	{r7}
 800a360:	b083      	sub	sp, #12
 800a362:	af00      	add	r7, sp, #0
 800a364:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800a366:	bf00      	nop
 800a368:	370c      	adds	r7, #12
 800a36a:	46bd      	mov	sp, r7
 800a36c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a370:	4770      	bx	lr

0800a372 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800a372:	b480      	push	{r7}
 800a374:	b083      	sub	sp, #12
 800a376:	af00      	add	r7, sp, #0
 800a378:	6078      	str	r0, [r7, #4]
 800a37a:	460b      	mov	r3, r1
 800a37c:	70fb      	strb	r3, [r7, #3]
 800a37e:	4613      	mov	r3, r2
 800a380:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800a382:	bf00      	nop
 800a384:	370c      	adds	r7, #12
 800a386:	46bd      	mov	sp, r7
 800a388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a38c:	4770      	bx	lr

0800a38e <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800a38e:	b480      	push	{r7}
 800a390:	b083      	sub	sp, #12
 800a392:	af00      	add	r7, sp, #0
 800a394:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 800a396:	bf00      	nop
 800a398:	370c      	adds	r7, #12
 800a39a:	46bd      	mov	sp, r7
 800a39c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3a0:	4770      	bx	lr

0800a3a2 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800a3a2:	b480      	push	{r7}
 800a3a4:	b083      	sub	sp, #12
 800a3a6:	af00      	add	r7, sp, #0
 800a3a8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 800a3aa:	bf00      	nop
 800a3ac:	370c      	adds	r7, #12
 800a3ae:	46bd      	mov	sp, r7
 800a3b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3b4:	4770      	bx	lr

0800a3b6 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800a3b6:	b480      	push	{r7}
 800a3b8:	b083      	sub	sp, #12
 800a3ba:	af00      	add	r7, sp, #0
 800a3bc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800a3be:	bf00      	nop
 800a3c0:	370c      	adds	r7, #12
 800a3c2:	46bd      	mov	sp, r7
 800a3c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3c8:	4770      	bx	lr
	...

0800a3cc <I2C_Mem_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                        uint32_t ITSources)
{
 800a3cc:	b580      	push	{r7, lr}
 800a3ce:	b088      	sub	sp, #32
 800a3d0:	af02      	add	r7, sp, #8
 800a3d2:	60f8      	str	r0, [r7, #12]
 800a3d4:	60b9      	str	r1, [r7, #8]
 800a3d6:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 800a3d8:	4b93      	ldr	r3, [pc, #588]	@ (800a628 <I2C_Mem_ISR_IT+0x25c>)
 800a3da:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 800a3dc:	68bb      	ldr	r3, [r7, #8]
 800a3de:	613b      	str	r3, [r7, #16]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800a3e0:	68fb      	ldr	r3, [r7, #12]
 800a3e2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a3e6:	2b01      	cmp	r3, #1
 800a3e8:	d101      	bne.n	800a3ee <I2C_Mem_ISR_IT+0x22>
 800a3ea:	2302      	movs	r3, #2
 800a3ec:	e118      	b.n	800a620 <I2C_Mem_ISR_IT+0x254>
 800a3ee:	68fb      	ldr	r3, [r7, #12]
 800a3f0:	2201      	movs	r2, #1
 800a3f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800a3f6:	693b      	ldr	r3, [r7, #16]
 800a3f8:	091b      	lsrs	r3, r3, #4
 800a3fa:	f003 0301 	and.w	r3, r3, #1
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	d013      	beq.n	800a42a <I2C_Mem_ISR_IT+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	091b      	lsrs	r3, r3, #4
 800a406:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800a40a:	2b00      	cmp	r3, #0
 800a40c:	d00d      	beq.n	800a42a <I2C_Mem_ISR_IT+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a40e:	68fb      	ldr	r3, [r7, #12]
 800a410:	681b      	ldr	r3, [r3, #0]
 800a412:	2210      	movs	r2, #16
 800a414:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800a416:	68fb      	ldr	r3, [r7, #12]
 800a418:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a41a:	f043 0204 	orr.w	r2, r3, #4
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800a422:	68f8      	ldr	r0, [r7, #12]
 800a424:	f001 fc15 	bl	800bc52 <I2C_Flush_TXDR>
 800a428:	e0e5      	b.n	800a5f6 <I2C_Mem_ISR_IT+0x22a>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800a42a:	693b      	ldr	r3, [r7, #16]
 800a42c:	089b      	lsrs	r3, r3, #2
 800a42e:	f003 0301 	and.w	r3, r3, #1
 800a432:	2b00      	cmp	r3, #0
 800a434:	d023      	beq.n	800a47e <I2C_Mem_ISR_IT+0xb2>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	089b      	lsrs	r3, r3, #2
 800a43a:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800a43e:	2b00      	cmp	r3, #0
 800a440:	d01d      	beq.n	800a47e <I2C_Mem_ISR_IT+0xb2>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800a442:	693b      	ldr	r3, [r7, #16]
 800a444:	f023 0304 	bic.w	r3, r3, #4
 800a448:	613b      	str	r3, [r7, #16]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800a44a:	68fb      	ldr	r3, [r7, #12]
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a450:	68fb      	ldr	r3, [r7, #12]
 800a452:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a454:	b2d2      	uxtb	r2, r2
 800a456:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800a458:	68fb      	ldr	r3, [r7, #12]
 800a45a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a45c:	1c5a      	adds	r2, r3, #1
 800a45e:	68fb      	ldr	r3, [r7, #12]
 800a460:	625a      	str	r2, [r3, #36]	@ 0x24

    hi2c->XferSize--;
 800a462:	68fb      	ldr	r3, [r7, #12]
 800a464:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a466:	3b01      	subs	r3, #1
 800a468:	b29a      	uxth	r2, r3
 800a46a:	68fb      	ldr	r3, [r7, #12]
 800a46c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferCount--;
 800a46e:	68fb      	ldr	r3, [r7, #12]
 800a470:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a472:	b29b      	uxth	r3, r3
 800a474:	3b01      	subs	r3, #1
 800a476:	b29a      	uxth	r2, r3
 800a478:	68fb      	ldr	r3, [r7, #12]
 800a47a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800a47c:	e0bb      	b.n	800a5f6 <I2C_Mem_ISR_IT+0x22a>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800a47e:	693b      	ldr	r3, [r7, #16]
 800a480:	085b      	lsrs	r3, r3, #1
 800a482:	f003 0301 	and.w	r3, r3, #1
 800a486:	2b00      	cmp	r3, #0
 800a488:	d02d      	beq.n	800a4e6 <I2C_Mem_ISR_IT+0x11a>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	085b      	lsrs	r3, r3, #1
 800a48e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800a492:	2b00      	cmp	r3, #0
 800a494:	d027      	beq.n	800a4e6 <I2C_Mem_ISR_IT+0x11a>
  {
    if (hi2c->Memaddress == 0xFFFFFFFFU)
 800a496:	68fb      	ldr	r3, [r7, #12]
 800a498:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a49a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a49e:	d118      	bne.n	800a4d2 <I2C_Mem_ISR_IT+0x106>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800a4a0:	68fb      	ldr	r3, [r7, #12]
 800a4a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a4a4:	781a      	ldrb	r2, [r3, #0]
 800a4a6:	68fb      	ldr	r3, [r7, #12]
 800a4a8:	681b      	ldr	r3, [r3, #0]
 800a4aa:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800a4ac:	68fb      	ldr	r3, [r7, #12]
 800a4ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a4b0:	1c5a      	adds	r2, r3, #1
 800a4b2:	68fb      	ldr	r3, [r7, #12]
 800a4b4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800a4b6:	68fb      	ldr	r3, [r7, #12]
 800a4b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a4ba:	3b01      	subs	r3, #1
 800a4bc:	b29a      	uxth	r2, r3
 800a4be:	68fb      	ldr	r3, [r7, #12]
 800a4c0:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800a4c2:	68fb      	ldr	r3, [r7, #12]
 800a4c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a4c6:	b29b      	uxth	r3, r3
 800a4c8:	3b01      	subs	r3, #1
 800a4ca:	b29a      	uxth	r2, r3
 800a4cc:	68fb      	ldr	r3, [r7, #12]
 800a4ce:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->Memaddress == 0xFFFFFFFFU)
 800a4d0:	e091      	b.n	800a5f6 <I2C_Mem_ISR_IT+0x22a>
    }
    else
    {
      /* Write LSB part of Memory Address */
      hi2c->Instance->TXDR = hi2c->Memaddress;
 800a4d2:	68fb      	ldr	r3, [r7, #12]
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	68fa      	ldr	r2, [r7, #12]
 800a4d8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800a4da:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Reset Memaddress content */
      hi2c->Memaddress = 0xFFFFFFFFU;
 800a4dc:	68fb      	ldr	r3, [r7, #12]
 800a4de:	f04f 32ff 	mov.w	r2, #4294967295
 800a4e2:	651a      	str	r2, [r3, #80]	@ 0x50
    if (hi2c->Memaddress == 0xFFFFFFFFU)
 800a4e4:	e087      	b.n	800a5f6 <I2C_Mem_ISR_IT+0x22a>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 800a4e6:	693b      	ldr	r3, [r7, #16]
 800a4e8:	09db      	lsrs	r3, r3, #7
 800a4ea:	f003 0301 	and.w	r3, r3, #1
 800a4ee:	2b00      	cmp	r3, #0
 800a4f0:	d03d      	beq.n	800a56e <I2C_Mem_ISR_IT+0x1a2>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	099b      	lsrs	r3, r3, #6
 800a4f6:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	d037      	beq.n	800a56e <I2C_Mem_ISR_IT+0x1a2>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800a4fe:	68fb      	ldr	r3, [r7, #12]
 800a500:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a502:	b29b      	uxth	r3, r3
 800a504:	2b00      	cmp	r3, #0
 800a506:	d02c      	beq.n	800a562 <I2C_Mem_ISR_IT+0x196>
 800a508:	68fb      	ldr	r3, [r7, #12]
 800a50a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a50c:	2b00      	cmp	r3, #0
 800a50e:	d128      	bne.n	800a562 <I2C_Mem_ISR_IT+0x196>
    {
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a510:	68fb      	ldr	r3, [r7, #12]
 800a512:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a514:	b29b      	uxth	r3, r3
 800a516:	2bff      	cmp	r3, #255	@ 0xff
 800a518:	d910      	bls.n	800a53c <I2C_Mem_ISR_IT+0x170>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800a51a:	68fb      	ldr	r3, [r7, #12]
 800a51c:	22ff      	movs	r2, #255	@ 0xff
 800a51e:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800a520:	68fb      	ldr	r3, [r7, #12]
 800a522:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a524:	b299      	uxth	r1, r3
 800a526:	68fb      	ldr	r3, [r7, #12]
 800a528:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a52a:	b2da      	uxtb	r2, r3
 800a52c:	2300      	movs	r3, #0
 800a52e:	9300      	str	r3, [sp, #0]
 800a530:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a534:	68f8      	ldr	r0, [r7, #12]
 800a536:	f001 fd91 	bl	800c05c <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a53a:	e017      	b.n	800a56c <I2C_Mem_ISR_IT+0x1a0>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800a53c:	68fb      	ldr	r3, [r7, #12]
 800a53e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a540:	b29a      	uxth	r2, r3
 800a542:	68fb      	ldr	r3, [r7, #12]
 800a544:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800a546:	68fb      	ldr	r3, [r7, #12]
 800a548:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a54a:	b299      	uxth	r1, r3
 800a54c:	68fb      	ldr	r3, [r7, #12]
 800a54e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a550:	b2da      	uxtb	r2, r3
 800a552:	2300      	movs	r3, #0
 800a554:	9300      	str	r3, [sp, #0]
 800a556:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a55a:	68f8      	ldr	r0, [r7, #12]
 800a55c:	f001 fd7e 	bl	800c05c <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a560:	e004      	b.n	800a56c <I2C_Mem_ISR_IT+0x1a0>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800a562:	2140      	movs	r1, #64	@ 0x40
 800a564:	68f8      	ldr	r0, [r7, #12]
 800a566:	f001 fa5d 	bl	800ba24 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800a56a:	e044      	b.n	800a5f6 <I2C_Mem_ISR_IT+0x22a>
 800a56c:	e043      	b.n	800a5f6 <I2C_Mem_ISR_IT+0x22a>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 800a56e:	693b      	ldr	r3, [r7, #16]
 800a570:	099b      	lsrs	r3, r3, #6
 800a572:	f003 0301 	and.w	r3, r3, #1
 800a576:	2b00      	cmp	r3, #0
 800a578:	d03d      	beq.n	800a5f6 <I2C_Mem_ISR_IT+0x22a>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	099b      	lsrs	r3, r3, #6
 800a57e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 800a582:	2b00      	cmp	r3, #0
 800a584:	d037      	beq.n	800a5f6 <I2C_Mem_ISR_IT+0x22a>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800a586:	2101      	movs	r1, #1
 800a588:	68f8      	ldr	r0, [r7, #12]
 800a58a:	f001 fe1d 	bl	800c1c8 <I2C_Disable_IRQ>

    /* Enable ERR, TC, STOP, NACK and RXI interrupts */
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 800a58e:	2102      	movs	r1, #2
 800a590:	68f8      	ldr	r0, [r7, #12]
 800a592:	f001 fd95 	bl	800c0c0 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800a596:	68fb      	ldr	r3, [r7, #12]
 800a598:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a59c:	b2db      	uxtb	r3, r3
 800a59e:	2b22      	cmp	r3, #34	@ 0x22
 800a5a0:	d101      	bne.n	800a5a6 <I2C_Mem_ISR_IT+0x1da>
    {
      direction = I2C_GENERATE_START_READ;
 800a5a2:	4b22      	ldr	r3, [pc, #136]	@ (800a62c <I2C_Mem_ISR_IT+0x260>)
 800a5a4:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a5a6:	68fb      	ldr	r3, [r7, #12]
 800a5a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a5aa:	b29b      	uxth	r3, r3
 800a5ac:	2bff      	cmp	r3, #255	@ 0xff
 800a5ae:	d910      	bls.n	800a5d2 <I2C_Mem_ISR_IT+0x206>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800a5b0:	68fb      	ldr	r3, [r7, #12]
 800a5b2:	22ff      	movs	r2, #255	@ 0xff
 800a5b4:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800a5b6:	68fb      	ldr	r3, [r7, #12]
 800a5b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a5ba:	b299      	uxth	r1, r3
 800a5bc:	68fb      	ldr	r3, [r7, #12]
 800a5be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a5c0:	b2da      	uxtb	r2, r3
 800a5c2:	697b      	ldr	r3, [r7, #20]
 800a5c4:	9300      	str	r3, [sp, #0]
 800a5c6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a5ca:	68f8      	ldr	r0, [r7, #12]
 800a5cc:	f001 fd46 	bl	800c05c <I2C_TransferConfig>
 800a5d0:	e011      	b.n	800a5f6 <I2C_Mem_ISR_IT+0x22a>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800a5d2:	68fb      	ldr	r3, [r7, #12]
 800a5d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a5d6:	b29a      	uxth	r2, r3
 800a5d8:	68fb      	ldr	r3, [r7, #12]
 800a5da:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800a5dc:	68fb      	ldr	r3, [r7, #12]
 800a5de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a5e0:	b299      	uxth	r1, r3
 800a5e2:	68fb      	ldr	r3, [r7, #12]
 800a5e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a5e6:	b2da      	uxtb	r2, r3
 800a5e8:	697b      	ldr	r3, [r7, #20]
 800a5ea:	9300      	str	r3, [sp, #0]
 800a5ec:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a5f0:	68f8      	ldr	r0, [r7, #12]
 800a5f2:	f001 fd33 	bl	800c05c <I2C_TransferConfig>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800a5f6:	693b      	ldr	r3, [r7, #16]
 800a5f8:	095b      	lsrs	r3, r3, #5
 800a5fa:	f003 0301 	and.w	r3, r3, #1
 800a5fe:	2b00      	cmp	r3, #0
 800a600:	d009      	beq.n	800a616 <I2C_Mem_ISR_IT+0x24a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	095b      	lsrs	r3, r3, #5
 800a606:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	d003      	beq.n	800a616 <I2C_Mem_ISR_IT+0x24a>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 800a60e:	6939      	ldr	r1, [r7, #16]
 800a610:	68f8      	ldr	r0, [r7, #12]
 800a612:	f000 fe8d 	bl	800b330 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800a616:	68fb      	ldr	r3, [r7, #12]
 800a618:	2200      	movs	r2, #0
 800a61a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800a61e:	2300      	movs	r3, #0
}
 800a620:	4618      	mov	r0, r3
 800a622:	3718      	adds	r7, #24
 800a624:	46bd      	mov	sp, r7
 800a626:	bd80      	pop	{r7, pc}
 800a628:	80002000 	.word	0x80002000
 800a62c:	80002400 	.word	0x80002400

0800a630 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 800a630:	b580      	push	{r7, lr}
 800a632:	b086      	sub	sp, #24
 800a634:	af00      	add	r7, sp, #0
 800a636:	60f8      	str	r0, [r7, #12]
 800a638:	60b9      	str	r1, [r7, #8]
 800a63a:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800a63c:	68fb      	ldr	r3, [r7, #12]
 800a63e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a640:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 800a642:	68bb      	ldr	r3, [r7, #8]
 800a644:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 800a646:	68fb      	ldr	r3, [r7, #12]
 800a648:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a64c:	2b01      	cmp	r3, #1
 800a64e:	d101      	bne.n	800a654 <I2C_Slave_ISR_IT+0x24>
 800a650:	2302      	movs	r3, #2
 800a652:	e0ed      	b.n	800a830 <I2C_Slave_ISR_IT+0x200>
 800a654:	68fb      	ldr	r3, [r7, #12]
 800a656:	2201      	movs	r2, #1
 800a658:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800a65c:	693b      	ldr	r3, [r7, #16]
 800a65e:	095b      	lsrs	r3, r3, #5
 800a660:	f003 0301 	and.w	r3, r3, #1
 800a664:	2b00      	cmp	r3, #0
 800a666:	d00a      	beq.n	800a67e <I2C_Slave_ISR_IT+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	095b      	lsrs	r3, r3, #5
 800a66c:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800a670:	2b00      	cmp	r3, #0
 800a672:	d004      	beq.n	800a67e <I2C_Slave_ISR_IT+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 800a674:	6939      	ldr	r1, [r7, #16]
 800a676:	68f8      	ldr	r0, [r7, #12]
 800a678:	f000 ff24 	bl	800b4c4 <I2C_ITSlaveCplt>
 800a67c:	e0d3      	b.n	800a826 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800a67e:	693b      	ldr	r3, [r7, #16]
 800a680:	091b      	lsrs	r3, r3, #4
 800a682:	f003 0301 	and.w	r3, r3, #1
 800a686:	2b00      	cmp	r3, #0
 800a688:	d04d      	beq.n	800a726 <I2C_Slave_ISR_IT+0xf6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	091b      	lsrs	r3, r3, #4
 800a68e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800a692:	2b00      	cmp	r3, #0
 800a694:	d047      	beq.n	800a726 <I2C_Slave_ISR_IT+0xf6>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a69a:	b29b      	uxth	r3, r3
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	d128      	bne.n	800a6f2 <I2C_Slave_ISR_IT+0xc2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800a6a0:	68fb      	ldr	r3, [r7, #12]
 800a6a2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a6a6:	b2db      	uxtb	r3, r3
 800a6a8:	2b28      	cmp	r3, #40	@ 0x28
 800a6aa:	d108      	bne.n	800a6be <I2C_Slave_ISR_IT+0x8e>
 800a6ac:	697b      	ldr	r3, [r7, #20]
 800a6ae:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a6b2:	d104      	bne.n	800a6be <I2C_Slave_ISR_IT+0x8e>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800a6b4:	6939      	ldr	r1, [r7, #16]
 800a6b6:	68f8      	ldr	r0, [r7, #12]
 800a6b8:	f001 f95e 	bl	800b978 <I2C_ITListenCplt>
 800a6bc:	e032      	b.n	800a724 <I2C_Slave_ISR_IT+0xf4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800a6be:	68fb      	ldr	r3, [r7, #12]
 800a6c0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a6c4:	b2db      	uxtb	r3, r3
 800a6c6:	2b29      	cmp	r3, #41	@ 0x29
 800a6c8:	d10e      	bne.n	800a6e8 <I2C_Slave_ISR_IT+0xb8>
 800a6ca:	697b      	ldr	r3, [r7, #20]
 800a6cc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800a6d0:	d00a      	beq.n	800a6e8 <I2C_Slave_ISR_IT+0xb8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a6d2:	68fb      	ldr	r3, [r7, #12]
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	2210      	movs	r2, #16
 800a6d8:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800a6da:	68f8      	ldr	r0, [r7, #12]
 800a6dc:	f001 fab9 	bl	800bc52 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800a6e0:	68f8      	ldr	r0, [r7, #12]
 800a6e2:	f000 fdc6 	bl	800b272 <I2C_ITSlaveSeqCplt>
 800a6e6:	e01d      	b.n	800a724 <I2C_Slave_ISR_IT+0xf4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a6e8:	68fb      	ldr	r3, [r7, #12]
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	2210      	movs	r2, #16
 800a6ee:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 800a6f0:	e096      	b.n	800a820 <I2C_Slave_ISR_IT+0x1f0>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a6f2:	68fb      	ldr	r3, [r7, #12]
 800a6f4:	681b      	ldr	r3, [r3, #0]
 800a6f6:	2210      	movs	r2, #16
 800a6f8:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800a6fa:	68fb      	ldr	r3, [r7, #12]
 800a6fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a6fe:	f043 0204 	orr.w	r2, r3, #4
 800a702:	68fb      	ldr	r3, [r7, #12]
 800a704:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800a706:	697b      	ldr	r3, [r7, #20]
 800a708:	2b00      	cmp	r3, #0
 800a70a:	d004      	beq.n	800a716 <I2C_Slave_ISR_IT+0xe6>
 800a70c:	697b      	ldr	r3, [r7, #20]
 800a70e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a712:	f040 8085 	bne.w	800a820 <I2C_Slave_ISR_IT+0x1f0>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800a716:	68fb      	ldr	r3, [r7, #12]
 800a718:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a71a:	4619      	mov	r1, r3
 800a71c:	68f8      	ldr	r0, [r7, #12]
 800a71e:	f001 f981 	bl	800ba24 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800a722:	e07d      	b.n	800a820 <I2C_Slave_ISR_IT+0x1f0>
 800a724:	e07c      	b.n	800a820 <I2C_Slave_ISR_IT+0x1f0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800a726:	693b      	ldr	r3, [r7, #16]
 800a728:	089b      	lsrs	r3, r3, #2
 800a72a:	f003 0301 	and.w	r3, r3, #1
 800a72e:	2b00      	cmp	r3, #0
 800a730:	d030      	beq.n	800a794 <I2C_Slave_ISR_IT+0x164>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	089b      	lsrs	r3, r3, #2
 800a736:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800a73a:	2b00      	cmp	r3, #0
 800a73c:	d02a      	beq.n	800a794 <I2C_Slave_ISR_IT+0x164>
  {
    if (hi2c->XferCount > 0U)
 800a73e:	68fb      	ldr	r3, [r7, #12]
 800a740:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a742:	b29b      	uxth	r3, r3
 800a744:	2b00      	cmp	r3, #0
 800a746:	d018      	beq.n	800a77a <I2C_Slave_ISR_IT+0x14a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800a748:	68fb      	ldr	r3, [r7, #12]
 800a74a:	681b      	ldr	r3, [r3, #0]
 800a74c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a74e:	68fb      	ldr	r3, [r7, #12]
 800a750:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a752:	b2d2      	uxtb	r2, r2
 800a754:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800a756:	68fb      	ldr	r3, [r7, #12]
 800a758:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a75a:	1c5a      	adds	r2, r3, #1
 800a75c:	68fb      	ldr	r3, [r7, #12]
 800a75e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800a760:	68fb      	ldr	r3, [r7, #12]
 800a762:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a764:	3b01      	subs	r3, #1
 800a766:	b29a      	uxth	r2, r3
 800a768:	68fb      	ldr	r3, [r7, #12]
 800a76a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800a76c:	68fb      	ldr	r3, [r7, #12]
 800a76e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a770:	b29b      	uxth	r3, r3
 800a772:	3b01      	subs	r3, #1
 800a774:	b29a      	uxth	r2, r3
 800a776:	68fb      	ldr	r3, [r7, #12]
 800a778:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 800a77a:	68fb      	ldr	r3, [r7, #12]
 800a77c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a77e:	b29b      	uxth	r3, r3
 800a780:	2b00      	cmp	r3, #0
 800a782:	d14f      	bne.n	800a824 <I2C_Slave_ISR_IT+0x1f4>
 800a784:	697b      	ldr	r3, [r7, #20]
 800a786:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800a78a:	d04b      	beq.n	800a824 <I2C_Slave_ISR_IT+0x1f4>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 800a78c:	68f8      	ldr	r0, [r7, #12]
 800a78e:	f000 fd70 	bl	800b272 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 800a792:	e047      	b.n	800a824 <I2C_Slave_ISR_IT+0x1f4>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800a794:	693b      	ldr	r3, [r7, #16]
 800a796:	08db      	lsrs	r3, r3, #3
 800a798:	f003 0301 	and.w	r3, r3, #1
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	d00a      	beq.n	800a7b6 <I2C_Slave_ISR_IT+0x186>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	08db      	lsrs	r3, r3, #3
 800a7a4:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800a7a8:	2b00      	cmp	r3, #0
 800a7aa:	d004      	beq.n	800a7b6 <I2C_Slave_ISR_IT+0x186>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 800a7ac:	6939      	ldr	r1, [r7, #16]
 800a7ae:	68f8      	ldr	r0, [r7, #12]
 800a7b0:	f000 fc9e 	bl	800b0f0 <I2C_ITAddrCplt>
 800a7b4:	e037      	b.n	800a826 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800a7b6:	693b      	ldr	r3, [r7, #16]
 800a7b8:	085b      	lsrs	r3, r3, #1
 800a7ba:	f003 0301 	and.w	r3, r3, #1
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	d031      	beq.n	800a826 <I2C_Slave_ISR_IT+0x1f6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	085b      	lsrs	r3, r3, #1
 800a7c6:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800a7ca:	2b00      	cmp	r3, #0
 800a7cc:	d02b      	beq.n	800a826 <I2C_Slave_ISR_IT+0x1f6>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 800a7ce:	68fb      	ldr	r3, [r7, #12]
 800a7d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a7d2:	b29b      	uxth	r3, r3
 800a7d4:	2b00      	cmp	r3, #0
 800a7d6:	d018      	beq.n	800a80a <I2C_Slave_ISR_IT+0x1da>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800a7d8:	68fb      	ldr	r3, [r7, #12]
 800a7da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a7dc:	781a      	ldrb	r2, [r3, #0]
 800a7de:	68fb      	ldr	r3, [r7, #12]
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800a7e4:	68fb      	ldr	r3, [r7, #12]
 800a7e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a7e8:	1c5a      	adds	r2, r3, #1
 800a7ea:	68fb      	ldr	r3, [r7, #12]
 800a7ec:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800a7ee:	68fb      	ldr	r3, [r7, #12]
 800a7f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a7f2:	b29b      	uxth	r3, r3
 800a7f4:	3b01      	subs	r3, #1
 800a7f6:	b29a      	uxth	r2, r3
 800a7f8:	68fb      	ldr	r3, [r7, #12]
 800a7fa:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800a7fc:	68fb      	ldr	r3, [r7, #12]
 800a7fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a800:	3b01      	subs	r3, #1
 800a802:	b29a      	uxth	r2, r3
 800a804:	68fb      	ldr	r3, [r7, #12]
 800a806:	851a      	strh	r2, [r3, #40]	@ 0x28
 800a808:	e00d      	b.n	800a826 <I2C_Slave_ISR_IT+0x1f6>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 800a80a:	697b      	ldr	r3, [r7, #20]
 800a80c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a810:	d002      	beq.n	800a818 <I2C_Slave_ISR_IT+0x1e8>
 800a812:	697b      	ldr	r3, [r7, #20]
 800a814:	2b00      	cmp	r3, #0
 800a816:	d106      	bne.n	800a826 <I2C_Slave_ISR_IT+0x1f6>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800a818:	68f8      	ldr	r0, [r7, #12]
 800a81a:	f000 fd2a 	bl	800b272 <I2C_ITSlaveSeqCplt>
 800a81e:	e002      	b.n	800a826 <I2C_Slave_ISR_IT+0x1f6>
    if (hi2c->XferCount == 0U)
 800a820:	bf00      	nop
 800a822:	e000      	b.n	800a826 <I2C_Slave_ISR_IT+0x1f6>
    if ((hi2c->XferCount == 0U) && \
 800a824:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	2200      	movs	r2, #0
 800a82a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800a82e:	2300      	movs	r3, #0
}
 800a830:	4618      	mov	r0, r3
 800a832:	3718      	adds	r7, #24
 800a834:	46bd      	mov	sp, r7
 800a836:	bd80      	pop	{r7, pc}

0800a838 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 800a838:	b580      	push	{r7, lr}
 800a83a:	b088      	sub	sp, #32
 800a83c:	af02      	add	r7, sp, #8
 800a83e:	60f8      	str	r0, [r7, #12]
 800a840:	60b9      	str	r1, [r7, #8]
 800a842:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800a844:	68fb      	ldr	r3, [r7, #12]
 800a846:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a84a:	2b01      	cmp	r3, #1
 800a84c:	d101      	bne.n	800a852 <I2C_Master_ISR_DMA+0x1a>
 800a84e:	2302      	movs	r3, #2
 800a850:	e0e1      	b.n	800aa16 <I2C_Master_ISR_DMA+0x1de>
 800a852:	68fb      	ldr	r3, [r7, #12]
 800a854:	2201      	movs	r2, #1
 800a856:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800a85a:	68bb      	ldr	r3, [r7, #8]
 800a85c:	091b      	lsrs	r3, r3, #4
 800a85e:	f003 0301 	and.w	r3, r3, #1
 800a862:	2b00      	cmp	r3, #0
 800a864:	d017      	beq.n	800a896 <I2C_Master_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	091b      	lsrs	r3, r3, #4
 800a86a:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800a86e:	2b00      	cmp	r3, #0
 800a870:	d011      	beq.n	800a896 <I2C_Master_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a872:	68fb      	ldr	r3, [r7, #12]
 800a874:	681b      	ldr	r3, [r3, #0]
 800a876:	2210      	movs	r2, #16
 800a878:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800a87a:	68fb      	ldr	r3, [r7, #12]
 800a87c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a87e:	f043 0204 	orr.w	r2, r3, #4
 800a882:	68fb      	ldr	r3, [r7, #12]
 800a884:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800a886:	2120      	movs	r1, #32
 800a888:	68f8      	ldr	r0, [r7, #12]
 800a88a:	f001 fc19 	bl	800c0c0 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800a88e:	68f8      	ldr	r0, [r7, #12]
 800a890:	f001 f9df 	bl	800bc52 <I2C_Flush_TXDR>
 800a894:	e0ba      	b.n	800aa0c <I2C_Master_ISR_DMA+0x1d4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800a896:	68bb      	ldr	r3, [r7, #8]
 800a898:	09db      	lsrs	r3, r3, #7
 800a89a:	f003 0301 	and.w	r3, r3, #1
 800a89e:	2b00      	cmp	r3, #0
 800a8a0:	d072      	beq.n	800a988 <I2C_Master_ISR_DMA+0x150>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	099b      	lsrs	r3, r3, #6
 800a8a6:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	d06c      	beq.n	800a988 <I2C_Master_ISR_DMA+0x150>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 800a8ae:	68fb      	ldr	r3, [r7, #12]
 800a8b0:	681b      	ldr	r3, [r3, #0]
 800a8b2:	681a      	ldr	r2, [r3, #0]
 800a8b4:	68fb      	ldr	r3, [r7, #12]
 800a8b6:	681b      	ldr	r3, [r3, #0]
 800a8b8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a8bc:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 800a8be:	68fb      	ldr	r3, [r7, #12]
 800a8c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a8c2:	b29b      	uxth	r3, r3
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	d04e      	beq.n	800a966 <I2C_Master_ISR_DMA+0x12e>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 800a8c8:	68fb      	ldr	r3, [r7, #12]
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	685b      	ldr	r3, [r3, #4]
 800a8ce:	b29b      	uxth	r3, r3
 800a8d0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a8d4:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a8d6:	68fb      	ldr	r3, [r7, #12]
 800a8d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a8da:	b29b      	uxth	r3, r3
 800a8dc:	2bff      	cmp	r3, #255	@ 0xff
 800a8de:	d906      	bls.n	800a8ee <I2C_Master_ISR_DMA+0xb6>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800a8e0:	68fb      	ldr	r3, [r7, #12]
 800a8e2:	22ff      	movs	r2, #255	@ 0xff
 800a8e4:	851a      	strh	r2, [r3, #40]	@ 0x28
        xfermode = I2C_RELOAD_MODE;
 800a8e6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a8ea:	617b      	str	r3, [r7, #20]
 800a8ec:	e010      	b.n	800a910 <I2C_Master_ISR_DMA+0xd8>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a8f2:	b29a      	uxth	r2, r3
 800a8f4:	68fb      	ldr	r3, [r7, #12]
 800a8f6:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800a8f8:	68fb      	ldr	r3, [r7, #12]
 800a8fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a8fc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800a900:	d003      	beq.n	800a90a <I2C_Master_ISR_DMA+0xd2>
        {
          xfermode = hi2c->XferOptions;
 800a902:	68fb      	ldr	r3, [r7, #12]
 800a904:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a906:	617b      	str	r3, [r7, #20]
 800a908:	e002      	b.n	800a910 <I2C_Master_ISR_DMA+0xd8>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 800a90a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a90e:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 800a910:	68fb      	ldr	r3, [r7, #12]
 800a912:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a914:	b2da      	uxtb	r2, r3
 800a916:	8a79      	ldrh	r1, [r7, #18]
 800a918:	2300      	movs	r3, #0
 800a91a:	9300      	str	r3, [sp, #0]
 800a91c:	697b      	ldr	r3, [r7, #20]
 800a91e:	68f8      	ldr	r0, [r7, #12]
 800a920:	f001 fb9c 	bl	800c05c <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 800a924:	68fb      	ldr	r3, [r7, #12]
 800a926:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a928:	b29a      	uxth	r2, r3
 800a92a:	68fb      	ldr	r3, [r7, #12]
 800a92c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a92e:	1ad3      	subs	r3, r2, r3
 800a930:	b29a      	uxth	r2, r3
 800a932:	68fb      	ldr	r3, [r7, #12]
 800a934:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800a936:	68fb      	ldr	r3, [r7, #12]
 800a938:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a93c:	b2db      	uxtb	r3, r3
 800a93e:	2b22      	cmp	r3, #34	@ 0x22
 800a940:	d108      	bne.n	800a954 <I2C_Master_ISR_DMA+0x11c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800a942:	68fb      	ldr	r3, [r7, #12]
 800a944:	681b      	ldr	r3, [r3, #0]
 800a946:	681a      	ldr	r2, [r3, #0]
 800a948:	68fb      	ldr	r3, [r7, #12]
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a950:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800a952:	e05b      	b.n	800aa0c <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800a954:	68fb      	ldr	r3, [r7, #12]
 800a956:	681b      	ldr	r3, [r3, #0]
 800a958:	681a      	ldr	r2, [r3, #0]
 800a95a:	68fb      	ldr	r3, [r7, #12]
 800a95c:	681b      	ldr	r3, [r3, #0]
 800a95e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a962:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800a964:	e052      	b.n	800aa0c <I2C_Master_ISR_DMA+0x1d4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800a966:	68fb      	ldr	r3, [r7, #12]
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	685b      	ldr	r3, [r3, #4]
 800a96c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a970:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a974:	d003      	beq.n	800a97e <I2C_Master_ISR_DMA+0x146>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 800a976:	68f8      	ldr	r0, [r7, #12]
 800a978:	f000 fc3e 	bl	800b1f8 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 800a97c:	e046      	b.n	800aa0c <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800a97e:	2140      	movs	r1, #64	@ 0x40
 800a980:	68f8      	ldr	r0, [r7, #12]
 800a982:	f001 f84f 	bl	800ba24 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 800a986:	e041      	b.n	800aa0c <I2C_Master_ISR_DMA+0x1d4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800a988:	68bb      	ldr	r3, [r7, #8]
 800a98a:	099b      	lsrs	r3, r3, #6
 800a98c:	f003 0301 	and.w	r3, r3, #1
 800a990:	2b00      	cmp	r3, #0
 800a992:	d029      	beq.n	800a9e8 <I2C_Master_ISR_DMA+0x1b0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	099b      	lsrs	r3, r3, #6
 800a998:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800a99c:	2b00      	cmp	r3, #0
 800a99e:	d023      	beq.n	800a9e8 <I2C_Master_ISR_DMA+0x1b0>
  {
    if (hi2c->XferCount == 0U)
 800a9a0:	68fb      	ldr	r3, [r7, #12]
 800a9a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a9a4:	b29b      	uxth	r3, r3
 800a9a6:	2b00      	cmp	r3, #0
 800a9a8:	d119      	bne.n	800a9de <I2C_Master_ISR_DMA+0x1a6>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800a9aa:	68fb      	ldr	r3, [r7, #12]
 800a9ac:	681b      	ldr	r3, [r3, #0]
 800a9ae:	685b      	ldr	r3, [r3, #4]
 800a9b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a9b4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a9b8:	d027      	beq.n	800aa0a <I2C_Master_ISR_DMA+0x1d2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 800a9ba:	68fb      	ldr	r3, [r7, #12]
 800a9bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a9be:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800a9c2:	d108      	bne.n	800a9d6 <I2C_Master_ISR_DMA+0x19e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800a9c4:	68fb      	ldr	r3, [r7, #12]
 800a9c6:	681b      	ldr	r3, [r3, #0]
 800a9c8:	685a      	ldr	r2, [r3, #4]
 800a9ca:	68fb      	ldr	r3, [r7, #12]
 800a9cc:	681b      	ldr	r3, [r3, #0]
 800a9ce:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a9d2:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 800a9d4:	e019      	b.n	800aa0a <I2C_Master_ISR_DMA+0x1d2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 800a9d6:	68f8      	ldr	r0, [r7, #12]
 800a9d8:	f000 fc0e 	bl	800b1f8 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 800a9dc:	e015      	b.n	800aa0a <I2C_Master_ISR_DMA+0x1d2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800a9de:	2140      	movs	r1, #64	@ 0x40
 800a9e0:	68f8      	ldr	r0, [r7, #12]
 800a9e2:	f001 f81f 	bl	800ba24 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800a9e6:	e010      	b.n	800aa0a <I2C_Master_ISR_DMA+0x1d2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800a9e8:	68bb      	ldr	r3, [r7, #8]
 800a9ea:	095b      	lsrs	r3, r3, #5
 800a9ec:	f003 0301 	and.w	r3, r3, #1
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	d00b      	beq.n	800aa0c <I2C_Master_ISR_DMA+0x1d4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	095b      	lsrs	r3, r3, #5
 800a9f8:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800a9fc:	2b00      	cmp	r3, #0
 800a9fe:	d005      	beq.n	800aa0c <I2C_Master_ISR_DMA+0x1d4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 800aa00:	68b9      	ldr	r1, [r7, #8]
 800aa02:	68f8      	ldr	r0, [r7, #12]
 800aa04:	f000 fc94 	bl	800b330 <I2C_ITMasterCplt>
 800aa08:	e000      	b.n	800aa0c <I2C_Master_ISR_DMA+0x1d4>
    if (hi2c->XferCount == 0U)
 800aa0a:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800aa0c:	68fb      	ldr	r3, [r7, #12]
 800aa0e:	2200      	movs	r2, #0
 800aa10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800aa14:	2300      	movs	r3, #0
}
 800aa16:	4618      	mov	r0, r3
 800aa18:	3718      	adds	r7, #24
 800aa1a:	46bd      	mov	sp, r7
 800aa1c:	bd80      	pop	{r7, pc}
	...

0800aa20 <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 800aa20:	b580      	push	{r7, lr}
 800aa22:	b088      	sub	sp, #32
 800aa24:	af02      	add	r7, sp, #8
 800aa26:	60f8      	str	r0, [r7, #12]
 800aa28:	60b9      	str	r1, [r7, #8]
 800aa2a:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 800aa2c:	4b92      	ldr	r3, [pc, #584]	@ (800ac78 <I2C_Mem_ISR_DMA+0x258>)
 800aa2e:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800aa30:	68fb      	ldr	r3, [r7, #12]
 800aa32:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800aa36:	2b01      	cmp	r3, #1
 800aa38:	d101      	bne.n	800aa3e <I2C_Mem_ISR_DMA+0x1e>
 800aa3a:	2302      	movs	r3, #2
 800aa3c:	e118      	b.n	800ac70 <I2C_Mem_ISR_DMA+0x250>
 800aa3e:	68fb      	ldr	r3, [r7, #12]
 800aa40:	2201      	movs	r2, #1
 800aa42:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800aa46:	68bb      	ldr	r3, [r7, #8]
 800aa48:	091b      	lsrs	r3, r3, #4
 800aa4a:	f003 0301 	and.w	r3, r3, #1
 800aa4e:	2b00      	cmp	r3, #0
 800aa50:	d017      	beq.n	800aa82 <I2C_Mem_ISR_DMA+0x62>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	091b      	lsrs	r3, r3, #4
 800aa56:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	d011      	beq.n	800aa82 <I2C_Mem_ISR_DMA+0x62>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800aa5e:	68fb      	ldr	r3, [r7, #12]
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	2210      	movs	r2, #16
 800aa64:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800aa66:	68fb      	ldr	r3, [r7, #12]
 800aa68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aa6a:	f043 0204 	orr.w	r2, r3, #4
 800aa6e:	68fb      	ldr	r3, [r7, #12]
 800aa70:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800aa72:	2120      	movs	r1, #32
 800aa74:	68f8      	ldr	r0, [r7, #12]
 800aa76:	f001 fb23 	bl	800c0c0 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800aa7a:	68f8      	ldr	r0, [r7, #12]
 800aa7c:	f001 f8e9 	bl	800bc52 <I2C_Flush_TXDR>
 800aa80:	e0f1      	b.n	800ac66 <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 800aa82:	68bb      	ldr	r3, [r7, #8]
 800aa84:	085b      	lsrs	r3, r3, #1
 800aa86:	f003 0301 	and.w	r3, r3, #1
 800aa8a:	2b00      	cmp	r3, #0
 800aa8c:	d00f      	beq.n	800aaae <I2C_Mem_ISR_DMA+0x8e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	085b      	lsrs	r3, r3, #1
 800aa92:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	d009      	beq.n	800aaae <I2C_Mem_ISR_DMA+0x8e>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 800aa9a:	68fb      	ldr	r3, [r7, #12]
 800aa9c:	681b      	ldr	r3, [r3, #0]
 800aa9e:	68fa      	ldr	r2, [r7, #12]
 800aaa0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800aaa2:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 800aaa4:	68fb      	ldr	r3, [r7, #12]
 800aaa6:	f04f 32ff 	mov.w	r2, #4294967295
 800aaaa:	651a      	str	r2, [r3, #80]	@ 0x50
 800aaac:	e0db      	b.n	800ac66 <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800aaae:	68bb      	ldr	r3, [r7, #8]
 800aab0:	09db      	lsrs	r3, r3, #7
 800aab2:	f003 0301 	and.w	r3, r3, #1
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	d060      	beq.n	800ab7c <I2C_Mem_ISR_DMA+0x15c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	099b      	lsrs	r3, r3, #6
 800aabe:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	d05a      	beq.n	800ab7c <I2C_Mem_ISR_DMA+0x15c>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800aac6:	2101      	movs	r1, #1
 800aac8:	68f8      	ldr	r0, [r7, #12]
 800aaca:	f001 fb7d 	bl	800c1c8 <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800aace:	2110      	movs	r1, #16
 800aad0:	68f8      	ldr	r0, [r7, #12]
 800aad2:	f001 faf5 	bl	800c0c0 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 800aad6:	68fb      	ldr	r3, [r7, #12]
 800aad8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aada:	b29b      	uxth	r3, r3
 800aadc:	2b00      	cmp	r3, #0
 800aade:	d048      	beq.n	800ab72 <I2C_Mem_ISR_DMA+0x152>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800aae0:	68fb      	ldr	r3, [r7, #12]
 800aae2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aae4:	b29b      	uxth	r3, r3
 800aae6:	2bff      	cmp	r3, #255	@ 0xff
 800aae8:	d910      	bls.n	800ab0c <I2C_Mem_ISR_DMA+0xec>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800aaea:	68fb      	ldr	r3, [r7, #12]
 800aaec:	22ff      	movs	r2, #255	@ 0xff
 800aaee:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800aaf0:	68fb      	ldr	r3, [r7, #12]
 800aaf2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800aaf4:	b299      	uxth	r1, r3
 800aaf6:	68fb      	ldr	r3, [r7, #12]
 800aaf8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800aafa:	b2da      	uxtb	r2, r3
 800aafc:	2300      	movs	r3, #0
 800aafe:	9300      	str	r3, [sp, #0]
 800ab00:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800ab04:	68f8      	ldr	r0, [r7, #12]
 800ab06:	f001 faa9 	bl	800c05c <I2C_TransferConfig>
 800ab0a:	e011      	b.n	800ab30 <I2C_Mem_ISR_DMA+0x110>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800ab0c:	68fb      	ldr	r3, [r7, #12]
 800ab0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ab10:	b29a      	uxth	r2, r3
 800ab12:	68fb      	ldr	r3, [r7, #12]
 800ab14:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800ab16:	68fb      	ldr	r3, [r7, #12]
 800ab18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ab1a:	b299      	uxth	r1, r3
 800ab1c:	68fb      	ldr	r3, [r7, #12]
 800ab1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ab20:	b2da      	uxtb	r2, r3
 800ab22:	2300      	movs	r3, #0
 800ab24:	9300      	str	r3, [sp, #0]
 800ab26:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800ab2a:	68f8      	ldr	r0, [r7, #12]
 800ab2c:	f001 fa96 	bl	800c05c <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 800ab30:	68fb      	ldr	r3, [r7, #12]
 800ab32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ab34:	b29a      	uxth	r2, r3
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ab3a:	1ad3      	subs	r3, r2, r3
 800ab3c:	b29a      	uxth	r2, r3
 800ab3e:	68fb      	ldr	r3, [r7, #12]
 800ab40:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800ab42:	68fb      	ldr	r3, [r7, #12]
 800ab44:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ab48:	b2db      	uxtb	r3, r3
 800ab4a:	2b22      	cmp	r3, #34	@ 0x22
 800ab4c:	d108      	bne.n	800ab60 <I2C_Mem_ISR_DMA+0x140>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800ab4e:	68fb      	ldr	r3, [r7, #12]
 800ab50:	681b      	ldr	r3, [r3, #0]
 800ab52:	681a      	ldr	r2, [r3, #0]
 800ab54:	68fb      	ldr	r3, [r7, #12]
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800ab5c:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800ab5e:	e082      	b.n	800ac66 <I2C_Mem_ISR_DMA+0x246>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800ab60:	68fb      	ldr	r3, [r7, #12]
 800ab62:	681b      	ldr	r3, [r3, #0]
 800ab64:	681a      	ldr	r2, [r3, #0]
 800ab66:	68fb      	ldr	r3, [r7, #12]
 800ab68:	681b      	ldr	r3, [r3, #0]
 800ab6a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800ab6e:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800ab70:	e079      	b.n	800ac66 <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800ab72:	2140      	movs	r1, #64	@ 0x40
 800ab74:	68f8      	ldr	r0, [r7, #12]
 800ab76:	f000 ff55 	bl	800ba24 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 800ab7a:	e074      	b.n	800ac66 <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800ab7c:	68bb      	ldr	r3, [r7, #8]
 800ab7e:	099b      	lsrs	r3, r3, #6
 800ab80:	f003 0301 	and.w	r3, r3, #1
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	d05e      	beq.n	800ac46 <I2C_Mem_ISR_DMA+0x226>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	099b      	lsrs	r3, r3, #6
 800ab8c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800ab90:	2b00      	cmp	r3, #0
 800ab92:	d058      	beq.n	800ac46 <I2C_Mem_ISR_DMA+0x226>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800ab94:	2101      	movs	r1, #1
 800ab96:	68f8      	ldr	r0, [r7, #12]
 800ab98:	f001 fb16 	bl	800c1c8 <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800ab9c:	2110      	movs	r1, #16
 800ab9e:	68f8      	ldr	r0, [r7, #12]
 800aba0:	f001 fa8e 	bl	800c0c0 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800aba4:	68fb      	ldr	r3, [r7, #12]
 800aba6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800abaa:	b2db      	uxtb	r3, r3
 800abac:	2b22      	cmp	r3, #34	@ 0x22
 800abae:	d101      	bne.n	800abb4 <I2C_Mem_ISR_DMA+0x194>
    {
      direction = I2C_GENERATE_START_READ;
 800abb0:	4b32      	ldr	r3, [pc, #200]	@ (800ac7c <I2C_Mem_ISR_DMA+0x25c>)
 800abb2:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800abb4:	68fb      	ldr	r3, [r7, #12]
 800abb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800abb8:	b29b      	uxth	r3, r3
 800abba:	2bff      	cmp	r3, #255	@ 0xff
 800abbc:	d910      	bls.n	800abe0 <I2C_Mem_ISR_DMA+0x1c0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800abbe:	68fb      	ldr	r3, [r7, #12]
 800abc0:	22ff      	movs	r2, #255	@ 0xff
 800abc2:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800abc4:	68fb      	ldr	r3, [r7, #12]
 800abc6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800abc8:	b299      	uxth	r1, r3
 800abca:	68fb      	ldr	r3, [r7, #12]
 800abcc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800abce:	b2da      	uxtb	r2, r3
 800abd0:	697b      	ldr	r3, [r7, #20]
 800abd2:	9300      	str	r3, [sp, #0]
 800abd4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800abd8:	68f8      	ldr	r0, [r7, #12]
 800abda:	f001 fa3f 	bl	800c05c <I2C_TransferConfig>
 800abde:	e011      	b.n	800ac04 <I2C_Mem_ISR_DMA+0x1e4>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800abe0:	68fb      	ldr	r3, [r7, #12]
 800abe2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800abe4:	b29a      	uxth	r2, r3
 800abe6:	68fb      	ldr	r3, [r7, #12]
 800abe8:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800abea:	68fb      	ldr	r3, [r7, #12]
 800abec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800abee:	b299      	uxth	r1, r3
 800abf0:	68fb      	ldr	r3, [r7, #12]
 800abf2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800abf4:	b2da      	uxtb	r2, r3
 800abf6:	697b      	ldr	r3, [r7, #20]
 800abf8:	9300      	str	r3, [sp, #0]
 800abfa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800abfe:	68f8      	ldr	r0, [r7, #12]
 800ac00:	f001 fa2c 	bl	800c05c <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 800ac04:	68fb      	ldr	r3, [r7, #12]
 800ac06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ac08:	b29a      	uxth	r2, r3
 800ac0a:	68fb      	ldr	r3, [r7, #12]
 800ac0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ac0e:	1ad3      	subs	r3, r2, r3
 800ac10:	b29a      	uxth	r2, r3
 800ac12:	68fb      	ldr	r3, [r7, #12]
 800ac14:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800ac16:	68fb      	ldr	r3, [r7, #12]
 800ac18:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ac1c:	b2db      	uxtb	r3, r3
 800ac1e:	2b22      	cmp	r3, #34	@ 0x22
 800ac20:	d108      	bne.n	800ac34 <I2C_Mem_ISR_DMA+0x214>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800ac22:	68fb      	ldr	r3, [r7, #12]
 800ac24:	681b      	ldr	r3, [r3, #0]
 800ac26:	681a      	ldr	r2, [r3, #0]
 800ac28:	68fb      	ldr	r3, [r7, #12]
 800ac2a:	681b      	ldr	r3, [r3, #0]
 800ac2c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800ac30:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800ac32:	e018      	b.n	800ac66 <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800ac34:	68fb      	ldr	r3, [r7, #12]
 800ac36:	681b      	ldr	r3, [r3, #0]
 800ac38:	681a      	ldr	r2, [r3, #0]
 800ac3a:	68fb      	ldr	r3, [r7, #12]
 800ac3c:	681b      	ldr	r3, [r3, #0]
 800ac3e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800ac42:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800ac44:	e00f      	b.n	800ac66 <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800ac46:	68bb      	ldr	r3, [r7, #8]
 800ac48:	095b      	lsrs	r3, r3, #5
 800ac4a:	f003 0301 	and.w	r3, r3, #1
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	d009      	beq.n	800ac66 <I2C_Mem_ISR_DMA+0x246>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	095b      	lsrs	r3, r3, #5
 800ac56:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800ac5a:	2b00      	cmp	r3, #0
 800ac5c:	d003      	beq.n	800ac66 <I2C_Mem_ISR_DMA+0x246>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 800ac5e:	68b9      	ldr	r1, [r7, #8]
 800ac60:	68f8      	ldr	r0, [r7, #12]
 800ac62:	f000 fb65 	bl	800b330 <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800ac66:	68fb      	ldr	r3, [r7, #12]
 800ac68:	2200      	movs	r2, #0
 800ac6a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800ac6e:	2300      	movs	r3, #0
}
 800ac70:	4618      	mov	r0, r3
 800ac72:	3718      	adds	r7, #24
 800ac74:	46bd      	mov	sp, r7
 800ac76:	bd80      	pop	{r7, pc}
 800ac78:	80002000 	.word	0x80002000
 800ac7c:	80002400 	.word	0x80002400

0800ac80 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 800ac80:	b580      	push	{r7, lr}
 800ac82:	b088      	sub	sp, #32
 800ac84:	af00      	add	r7, sp, #0
 800ac86:	60f8      	str	r0, [r7, #12]
 800ac88:	60b9      	str	r1, [r7, #8]
 800ac8a:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800ac8c:	68fb      	ldr	r3, [r7, #12]
 800ac8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac90:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 800ac92:	2300      	movs	r3, #0
 800ac94:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 800ac96:	68fb      	ldr	r3, [r7, #12]
 800ac98:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800ac9c:	2b01      	cmp	r3, #1
 800ac9e:	d101      	bne.n	800aca4 <I2C_Slave_ISR_DMA+0x24>
 800aca0:	2302      	movs	r3, #2
 800aca2:	e1cc      	b.n	800b03e <I2C_Slave_ISR_DMA+0x3be>
 800aca4:	68fb      	ldr	r3, [r7, #12]
 800aca6:	2201      	movs	r2, #1
 800aca8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800acac:	68bb      	ldr	r3, [r7, #8]
 800acae:	095b      	lsrs	r3, r3, #5
 800acb0:	f003 0301 	and.w	r3, r3, #1
 800acb4:	2b00      	cmp	r3, #0
 800acb6:	d00a      	beq.n	800acce <I2C_Slave_ISR_DMA+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	095b      	lsrs	r3, r3, #5
 800acbc:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800acc0:	2b00      	cmp	r3, #0
 800acc2:	d004      	beq.n	800acce <I2C_Slave_ISR_DMA+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 800acc4:	68b9      	ldr	r1, [r7, #8]
 800acc6:	68f8      	ldr	r0, [r7, #12]
 800acc8:	f000 fbfc 	bl	800b4c4 <I2C_ITSlaveCplt>
 800accc:	e1b2      	b.n	800b034 <I2C_Slave_ISR_DMA+0x3b4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800acce:	68bb      	ldr	r3, [r7, #8]
 800acd0:	091b      	lsrs	r3, r3, #4
 800acd2:	f003 0301 	and.w	r3, r3, #1
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	f000 819c 	beq.w	800b014 <I2C_Slave_ISR_DMA+0x394>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	091b      	lsrs	r3, r3, #4
 800ace0:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	f000 8195 	beq.w	800b014 <I2C_Slave_ISR_DMA+0x394>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	0b9b      	lsrs	r3, r3, #14
 800acee:	f003 0301 	and.w	r3, r3, #1
 800acf2:	2b00      	cmp	r3, #0
 800acf4:	d106      	bne.n	800ad04 <I2C_Slave_ISR_DMA+0x84>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	0bdb      	lsrs	r3, r3, #15
 800acfa:	f003 0301 	and.w	r3, r3, #1
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800acfe:	2b00      	cmp	r3, #0
 800ad00:	f000 8181 	beq.w	800b006 <I2C_Slave_ISR_DMA+0x386>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 800ad04:	68fb      	ldr	r3, [r7, #12]
 800ad06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d07c      	beq.n	800ae06 <I2C_Slave_ISR_DMA+0x186>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	0bdb      	lsrs	r3, r3, #15
 800ad10:	f003 0301 	and.w	r3, r3, #1
 800ad14:	2b00      	cmp	r3, #0
 800ad16:	d076      	beq.n	800ae06 <I2C_Slave_ISR_DMA+0x186>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad1c:	681b      	ldr	r3, [r3, #0]
 800ad1e:	4a75      	ldr	r2, [pc, #468]	@ (800aef4 <I2C_Slave_ISR_DMA+0x274>)
 800ad20:	4293      	cmp	r3, r2
 800ad22:	d059      	beq.n	800add8 <I2C_Slave_ISR_DMA+0x158>
 800ad24:	68fb      	ldr	r3, [r7, #12]
 800ad26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad28:	681b      	ldr	r3, [r3, #0]
 800ad2a:	4a73      	ldr	r2, [pc, #460]	@ (800aef8 <I2C_Slave_ISR_DMA+0x278>)
 800ad2c:	4293      	cmp	r3, r2
 800ad2e:	d053      	beq.n	800add8 <I2C_Slave_ISR_DMA+0x158>
 800ad30:	68fb      	ldr	r3, [r7, #12]
 800ad32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad34:	681b      	ldr	r3, [r3, #0]
 800ad36:	4a71      	ldr	r2, [pc, #452]	@ (800aefc <I2C_Slave_ISR_DMA+0x27c>)
 800ad38:	4293      	cmp	r3, r2
 800ad3a:	d04d      	beq.n	800add8 <I2C_Slave_ISR_DMA+0x158>
 800ad3c:	68fb      	ldr	r3, [r7, #12]
 800ad3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad40:	681b      	ldr	r3, [r3, #0]
 800ad42:	4a6f      	ldr	r2, [pc, #444]	@ (800af00 <I2C_Slave_ISR_DMA+0x280>)
 800ad44:	4293      	cmp	r3, r2
 800ad46:	d047      	beq.n	800add8 <I2C_Slave_ISR_DMA+0x158>
 800ad48:	68fb      	ldr	r3, [r7, #12]
 800ad4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad4c:	681b      	ldr	r3, [r3, #0]
 800ad4e:	4a6d      	ldr	r2, [pc, #436]	@ (800af04 <I2C_Slave_ISR_DMA+0x284>)
 800ad50:	4293      	cmp	r3, r2
 800ad52:	d041      	beq.n	800add8 <I2C_Slave_ISR_DMA+0x158>
 800ad54:	68fb      	ldr	r3, [r7, #12]
 800ad56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad58:	681b      	ldr	r3, [r3, #0]
 800ad5a:	4a6b      	ldr	r2, [pc, #428]	@ (800af08 <I2C_Slave_ISR_DMA+0x288>)
 800ad5c:	4293      	cmp	r3, r2
 800ad5e:	d03b      	beq.n	800add8 <I2C_Slave_ISR_DMA+0x158>
 800ad60:	68fb      	ldr	r3, [r7, #12]
 800ad62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad64:	681b      	ldr	r3, [r3, #0]
 800ad66:	4a69      	ldr	r2, [pc, #420]	@ (800af0c <I2C_Slave_ISR_DMA+0x28c>)
 800ad68:	4293      	cmp	r3, r2
 800ad6a:	d035      	beq.n	800add8 <I2C_Slave_ISR_DMA+0x158>
 800ad6c:	68fb      	ldr	r3, [r7, #12]
 800ad6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad70:	681b      	ldr	r3, [r3, #0]
 800ad72:	4a67      	ldr	r2, [pc, #412]	@ (800af10 <I2C_Slave_ISR_DMA+0x290>)
 800ad74:	4293      	cmp	r3, r2
 800ad76:	d02f      	beq.n	800add8 <I2C_Slave_ISR_DMA+0x158>
 800ad78:	68fb      	ldr	r3, [r7, #12]
 800ad7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad7c:	681b      	ldr	r3, [r3, #0]
 800ad7e:	4a65      	ldr	r2, [pc, #404]	@ (800af14 <I2C_Slave_ISR_DMA+0x294>)
 800ad80:	4293      	cmp	r3, r2
 800ad82:	d029      	beq.n	800add8 <I2C_Slave_ISR_DMA+0x158>
 800ad84:	68fb      	ldr	r3, [r7, #12]
 800ad86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad88:	681b      	ldr	r3, [r3, #0]
 800ad8a:	4a63      	ldr	r2, [pc, #396]	@ (800af18 <I2C_Slave_ISR_DMA+0x298>)
 800ad8c:	4293      	cmp	r3, r2
 800ad8e:	d023      	beq.n	800add8 <I2C_Slave_ISR_DMA+0x158>
 800ad90:	68fb      	ldr	r3, [r7, #12]
 800ad92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad94:	681b      	ldr	r3, [r3, #0]
 800ad96:	4a61      	ldr	r2, [pc, #388]	@ (800af1c <I2C_Slave_ISR_DMA+0x29c>)
 800ad98:	4293      	cmp	r3, r2
 800ad9a:	d01d      	beq.n	800add8 <I2C_Slave_ISR_DMA+0x158>
 800ad9c:	68fb      	ldr	r3, [r7, #12]
 800ad9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ada0:	681b      	ldr	r3, [r3, #0]
 800ada2:	4a5f      	ldr	r2, [pc, #380]	@ (800af20 <I2C_Slave_ISR_DMA+0x2a0>)
 800ada4:	4293      	cmp	r3, r2
 800ada6:	d017      	beq.n	800add8 <I2C_Slave_ISR_DMA+0x158>
 800ada8:	68fb      	ldr	r3, [r7, #12]
 800adaa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800adac:	681b      	ldr	r3, [r3, #0]
 800adae:	4a5d      	ldr	r2, [pc, #372]	@ (800af24 <I2C_Slave_ISR_DMA+0x2a4>)
 800adb0:	4293      	cmp	r3, r2
 800adb2:	d011      	beq.n	800add8 <I2C_Slave_ISR_DMA+0x158>
 800adb4:	68fb      	ldr	r3, [r7, #12]
 800adb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800adb8:	681b      	ldr	r3, [r3, #0]
 800adba:	4a5b      	ldr	r2, [pc, #364]	@ (800af28 <I2C_Slave_ISR_DMA+0x2a8>)
 800adbc:	4293      	cmp	r3, r2
 800adbe:	d00b      	beq.n	800add8 <I2C_Slave_ISR_DMA+0x158>
 800adc0:	68fb      	ldr	r3, [r7, #12]
 800adc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800adc4:	681b      	ldr	r3, [r3, #0]
 800adc6:	4a59      	ldr	r2, [pc, #356]	@ (800af2c <I2C_Slave_ISR_DMA+0x2ac>)
 800adc8:	4293      	cmp	r3, r2
 800adca:	d005      	beq.n	800add8 <I2C_Slave_ISR_DMA+0x158>
 800adcc:	68fb      	ldr	r3, [r7, #12]
 800adce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800add0:	681b      	ldr	r3, [r3, #0]
 800add2:	4a57      	ldr	r2, [pc, #348]	@ (800af30 <I2C_Slave_ISR_DMA+0x2b0>)
 800add4:	4293      	cmp	r3, r2
 800add6:	d109      	bne.n	800adec <I2C_Slave_ISR_DMA+0x16c>
 800add8:	68fb      	ldr	r3, [r7, #12]
 800adda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800addc:	681b      	ldr	r3, [r3, #0]
 800adde:	685b      	ldr	r3, [r3, #4]
 800ade0:	2b00      	cmp	r3, #0
 800ade2:	bf0c      	ite	eq
 800ade4:	2301      	moveq	r3, #1
 800ade6:	2300      	movne	r3, #0
 800ade8:	b2db      	uxtb	r3, r3
 800adea:	e008      	b.n	800adfe <I2C_Slave_ISR_DMA+0x17e>
 800adec:	68fb      	ldr	r3, [r7, #12]
 800adee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800adf0:	681b      	ldr	r3, [r3, #0]
 800adf2:	685b      	ldr	r3, [r3, #4]
 800adf4:	2b00      	cmp	r3, #0
 800adf6:	bf0c      	ite	eq
 800adf8:	2301      	moveq	r3, #1
 800adfa:	2300      	movne	r3, #0
 800adfc:	b2db      	uxtb	r3, r3
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	d001      	beq.n	800ae06 <I2C_Slave_ISR_DMA+0x186>
          {
            treatdmanack = 1U;
 800ae02:	2301      	movs	r3, #1
 800ae04:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 800ae06:	68fb      	ldr	r3, [r7, #12]
 800ae08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	f000 809f 	beq.w	800af4e <I2C_Slave_ISR_DMA+0x2ce>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	0b9b      	lsrs	r3, r3, #14
 800ae14:	f003 0301 	and.w	r3, r3, #1
 800ae18:	2b00      	cmp	r3, #0
 800ae1a:	f000 8098 	beq.w	800af4e <I2C_Slave_ISR_DMA+0x2ce>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 800ae1e:	68fb      	ldr	r3, [r7, #12]
 800ae20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae22:	681b      	ldr	r3, [r3, #0]
 800ae24:	4a33      	ldr	r2, [pc, #204]	@ (800aef4 <I2C_Slave_ISR_DMA+0x274>)
 800ae26:	4293      	cmp	r3, r2
 800ae28:	d059      	beq.n	800aede <I2C_Slave_ISR_DMA+0x25e>
 800ae2a:	68fb      	ldr	r3, [r7, #12]
 800ae2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae2e:	681b      	ldr	r3, [r3, #0]
 800ae30:	4a31      	ldr	r2, [pc, #196]	@ (800aef8 <I2C_Slave_ISR_DMA+0x278>)
 800ae32:	4293      	cmp	r3, r2
 800ae34:	d053      	beq.n	800aede <I2C_Slave_ISR_DMA+0x25e>
 800ae36:	68fb      	ldr	r3, [r7, #12]
 800ae38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae3a:	681b      	ldr	r3, [r3, #0]
 800ae3c:	4a2f      	ldr	r2, [pc, #188]	@ (800aefc <I2C_Slave_ISR_DMA+0x27c>)
 800ae3e:	4293      	cmp	r3, r2
 800ae40:	d04d      	beq.n	800aede <I2C_Slave_ISR_DMA+0x25e>
 800ae42:	68fb      	ldr	r3, [r7, #12]
 800ae44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae46:	681b      	ldr	r3, [r3, #0]
 800ae48:	4a2d      	ldr	r2, [pc, #180]	@ (800af00 <I2C_Slave_ISR_DMA+0x280>)
 800ae4a:	4293      	cmp	r3, r2
 800ae4c:	d047      	beq.n	800aede <I2C_Slave_ISR_DMA+0x25e>
 800ae4e:	68fb      	ldr	r3, [r7, #12]
 800ae50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae52:	681b      	ldr	r3, [r3, #0]
 800ae54:	4a2b      	ldr	r2, [pc, #172]	@ (800af04 <I2C_Slave_ISR_DMA+0x284>)
 800ae56:	4293      	cmp	r3, r2
 800ae58:	d041      	beq.n	800aede <I2C_Slave_ISR_DMA+0x25e>
 800ae5a:	68fb      	ldr	r3, [r7, #12]
 800ae5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae5e:	681b      	ldr	r3, [r3, #0]
 800ae60:	4a29      	ldr	r2, [pc, #164]	@ (800af08 <I2C_Slave_ISR_DMA+0x288>)
 800ae62:	4293      	cmp	r3, r2
 800ae64:	d03b      	beq.n	800aede <I2C_Slave_ISR_DMA+0x25e>
 800ae66:	68fb      	ldr	r3, [r7, #12]
 800ae68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae6a:	681b      	ldr	r3, [r3, #0]
 800ae6c:	4a27      	ldr	r2, [pc, #156]	@ (800af0c <I2C_Slave_ISR_DMA+0x28c>)
 800ae6e:	4293      	cmp	r3, r2
 800ae70:	d035      	beq.n	800aede <I2C_Slave_ISR_DMA+0x25e>
 800ae72:	68fb      	ldr	r3, [r7, #12]
 800ae74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae76:	681b      	ldr	r3, [r3, #0]
 800ae78:	4a25      	ldr	r2, [pc, #148]	@ (800af10 <I2C_Slave_ISR_DMA+0x290>)
 800ae7a:	4293      	cmp	r3, r2
 800ae7c:	d02f      	beq.n	800aede <I2C_Slave_ISR_DMA+0x25e>
 800ae7e:	68fb      	ldr	r3, [r7, #12]
 800ae80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae82:	681b      	ldr	r3, [r3, #0]
 800ae84:	4a23      	ldr	r2, [pc, #140]	@ (800af14 <I2C_Slave_ISR_DMA+0x294>)
 800ae86:	4293      	cmp	r3, r2
 800ae88:	d029      	beq.n	800aede <I2C_Slave_ISR_DMA+0x25e>
 800ae8a:	68fb      	ldr	r3, [r7, #12]
 800ae8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	4a21      	ldr	r2, [pc, #132]	@ (800af18 <I2C_Slave_ISR_DMA+0x298>)
 800ae92:	4293      	cmp	r3, r2
 800ae94:	d023      	beq.n	800aede <I2C_Slave_ISR_DMA+0x25e>
 800ae96:	68fb      	ldr	r3, [r7, #12]
 800ae98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae9a:	681b      	ldr	r3, [r3, #0]
 800ae9c:	4a1f      	ldr	r2, [pc, #124]	@ (800af1c <I2C_Slave_ISR_DMA+0x29c>)
 800ae9e:	4293      	cmp	r3, r2
 800aea0:	d01d      	beq.n	800aede <I2C_Slave_ISR_DMA+0x25e>
 800aea2:	68fb      	ldr	r3, [r7, #12]
 800aea4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aea6:	681b      	ldr	r3, [r3, #0]
 800aea8:	4a1d      	ldr	r2, [pc, #116]	@ (800af20 <I2C_Slave_ISR_DMA+0x2a0>)
 800aeaa:	4293      	cmp	r3, r2
 800aeac:	d017      	beq.n	800aede <I2C_Slave_ISR_DMA+0x25e>
 800aeae:	68fb      	ldr	r3, [r7, #12]
 800aeb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aeb2:	681b      	ldr	r3, [r3, #0]
 800aeb4:	4a1b      	ldr	r2, [pc, #108]	@ (800af24 <I2C_Slave_ISR_DMA+0x2a4>)
 800aeb6:	4293      	cmp	r3, r2
 800aeb8:	d011      	beq.n	800aede <I2C_Slave_ISR_DMA+0x25e>
 800aeba:	68fb      	ldr	r3, [r7, #12]
 800aebc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aebe:	681b      	ldr	r3, [r3, #0]
 800aec0:	4a19      	ldr	r2, [pc, #100]	@ (800af28 <I2C_Slave_ISR_DMA+0x2a8>)
 800aec2:	4293      	cmp	r3, r2
 800aec4:	d00b      	beq.n	800aede <I2C_Slave_ISR_DMA+0x25e>
 800aec6:	68fb      	ldr	r3, [r7, #12]
 800aec8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aeca:	681b      	ldr	r3, [r3, #0]
 800aecc:	4a17      	ldr	r2, [pc, #92]	@ (800af2c <I2C_Slave_ISR_DMA+0x2ac>)
 800aece:	4293      	cmp	r3, r2
 800aed0:	d005      	beq.n	800aede <I2C_Slave_ISR_DMA+0x25e>
 800aed2:	68fb      	ldr	r3, [r7, #12]
 800aed4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aed6:	681b      	ldr	r3, [r3, #0]
 800aed8:	4a15      	ldr	r2, [pc, #84]	@ (800af30 <I2C_Slave_ISR_DMA+0x2b0>)
 800aeda:	4293      	cmp	r3, r2
 800aedc:	d12a      	bne.n	800af34 <I2C_Slave_ISR_DMA+0x2b4>
 800aede:	68fb      	ldr	r3, [r7, #12]
 800aee0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	685b      	ldr	r3, [r3, #4]
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	bf0c      	ite	eq
 800aeea:	2301      	moveq	r3, #1
 800aeec:	2300      	movne	r3, #0
 800aeee:	b2db      	uxtb	r3, r3
 800aef0:	e029      	b.n	800af46 <I2C_Slave_ISR_DMA+0x2c6>
 800aef2:	bf00      	nop
 800aef4:	40020010 	.word	0x40020010
 800aef8:	40020028 	.word	0x40020028
 800aefc:	40020040 	.word	0x40020040
 800af00:	40020058 	.word	0x40020058
 800af04:	40020070 	.word	0x40020070
 800af08:	40020088 	.word	0x40020088
 800af0c:	400200a0 	.word	0x400200a0
 800af10:	400200b8 	.word	0x400200b8
 800af14:	40020410 	.word	0x40020410
 800af18:	40020428 	.word	0x40020428
 800af1c:	40020440 	.word	0x40020440
 800af20:	40020458 	.word	0x40020458
 800af24:	40020470 	.word	0x40020470
 800af28:	40020488 	.word	0x40020488
 800af2c:	400204a0 	.word	0x400204a0
 800af30:	400204b8 	.word	0x400204b8
 800af34:	68fb      	ldr	r3, [r7, #12]
 800af36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af38:	681b      	ldr	r3, [r3, #0]
 800af3a:	685b      	ldr	r3, [r3, #4]
 800af3c:	2b00      	cmp	r3, #0
 800af3e:	bf0c      	ite	eq
 800af40:	2301      	moveq	r3, #1
 800af42:	2300      	movne	r3, #0
 800af44:	b2db      	uxtb	r3, r3
 800af46:	2b00      	cmp	r3, #0
 800af48:	d001      	beq.n	800af4e <I2C_Slave_ISR_DMA+0x2ce>
          {
            treatdmanack = 1U;
 800af4a:	2301      	movs	r3, #1
 800af4c:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 800af4e:	69fb      	ldr	r3, [r7, #28]
 800af50:	2b01      	cmp	r3, #1
 800af52:	d128      	bne.n	800afa6 <I2C_Slave_ISR_DMA+0x326>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800af54:	68fb      	ldr	r3, [r7, #12]
 800af56:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800af5a:	b2db      	uxtb	r3, r3
 800af5c:	2b28      	cmp	r3, #40	@ 0x28
 800af5e:	d108      	bne.n	800af72 <I2C_Slave_ISR_DMA+0x2f2>
 800af60:	69bb      	ldr	r3, [r7, #24]
 800af62:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800af66:	d104      	bne.n	800af72 <I2C_Slave_ISR_DMA+0x2f2>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 800af68:	68b9      	ldr	r1, [r7, #8]
 800af6a:	68f8      	ldr	r0, [r7, #12]
 800af6c:	f000 fd04 	bl	800b978 <I2C_ITListenCplt>
 800af70:	e048      	b.n	800b004 <I2C_Slave_ISR_DMA+0x384>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800af72:	68fb      	ldr	r3, [r7, #12]
 800af74:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800af78:	b2db      	uxtb	r3, r3
 800af7a:	2b29      	cmp	r3, #41	@ 0x29
 800af7c:	d10e      	bne.n	800af9c <I2C_Slave_ISR_DMA+0x31c>
 800af7e:	69bb      	ldr	r3, [r7, #24]
 800af80:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800af84:	d00a      	beq.n	800af9c <I2C_Slave_ISR_DMA+0x31c>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800af86:	68fb      	ldr	r3, [r7, #12]
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	2210      	movs	r2, #16
 800af8c:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 800af8e:	68f8      	ldr	r0, [r7, #12]
 800af90:	f000 fe5f 	bl	800bc52 <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 800af94:	68f8      	ldr	r0, [r7, #12]
 800af96:	f000 f96c 	bl	800b272 <I2C_ITSlaveSeqCplt>
 800af9a:	e033      	b.n	800b004 <I2C_Slave_ISR_DMA+0x384>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800af9c:	68fb      	ldr	r3, [r7, #12]
 800af9e:	681b      	ldr	r3, [r3, #0]
 800afa0:	2210      	movs	r2, #16
 800afa2:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 800afa4:	e034      	b.n	800b010 <I2C_Slave_ISR_DMA+0x390>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800afa6:	68fb      	ldr	r3, [r7, #12]
 800afa8:	681b      	ldr	r3, [r3, #0]
 800afaa:	2210      	movs	r2, #16
 800afac:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800afae:	68fb      	ldr	r3, [r7, #12]
 800afb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800afb2:	f043 0204 	orr.w	r2, r3, #4
 800afb6:	68fb      	ldr	r3, [r7, #12]
 800afb8:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 800afba:	68fb      	ldr	r3, [r7, #12]
 800afbc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800afc0:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800afc2:	69bb      	ldr	r3, [r7, #24]
 800afc4:	2b00      	cmp	r3, #0
 800afc6:	d003      	beq.n	800afd0 <I2C_Slave_ISR_DMA+0x350>
 800afc8:	69bb      	ldr	r3, [r7, #24]
 800afca:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800afce:	d11f      	bne.n	800b010 <I2C_Slave_ISR_DMA+0x390>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800afd0:	7dfb      	ldrb	r3, [r7, #23]
 800afd2:	2b21      	cmp	r3, #33	@ 0x21
 800afd4:	d002      	beq.n	800afdc <I2C_Slave_ISR_DMA+0x35c>
 800afd6:	7dfb      	ldrb	r3, [r7, #23]
 800afd8:	2b29      	cmp	r3, #41	@ 0x29
 800afda:	d103      	bne.n	800afe4 <I2C_Slave_ISR_DMA+0x364>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800afdc:	68fb      	ldr	r3, [r7, #12]
 800afde:	2221      	movs	r2, #33	@ 0x21
 800afe0:	631a      	str	r2, [r3, #48]	@ 0x30
 800afe2:	e008      	b.n	800aff6 <I2C_Slave_ISR_DMA+0x376>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800afe4:	7dfb      	ldrb	r3, [r7, #23]
 800afe6:	2b22      	cmp	r3, #34	@ 0x22
 800afe8:	d002      	beq.n	800aff0 <I2C_Slave_ISR_DMA+0x370>
 800afea:	7dfb      	ldrb	r3, [r7, #23]
 800afec:	2b2a      	cmp	r3, #42	@ 0x2a
 800afee:	d102      	bne.n	800aff6 <I2C_Slave_ISR_DMA+0x376>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800aff0:	68fb      	ldr	r3, [r7, #12]
 800aff2:	2222      	movs	r2, #34	@ 0x22
 800aff4:	631a      	str	r2, [r3, #48]	@ 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 800aff6:	68fb      	ldr	r3, [r7, #12]
 800aff8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800affa:	4619      	mov	r1, r3
 800affc:	68f8      	ldr	r0, [r7, #12]
 800affe:	f000 fd11 	bl	800ba24 <I2C_ITError>
      if (treatdmanack == 1U)
 800b002:	e005      	b.n	800b010 <I2C_Slave_ISR_DMA+0x390>
 800b004:	e004      	b.n	800b010 <I2C_Slave_ISR_DMA+0x390>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b006:	68fb      	ldr	r3, [r7, #12]
 800b008:	681b      	ldr	r3, [r3, #0]
 800b00a:	2210      	movs	r2, #16
 800b00c:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800b00e:	e011      	b.n	800b034 <I2C_Slave_ISR_DMA+0x3b4>
      if (treatdmanack == 1U)
 800b010:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800b012:	e00f      	b.n	800b034 <I2C_Slave_ISR_DMA+0x3b4>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 800b014:	68bb      	ldr	r3, [r7, #8]
 800b016:	08db      	lsrs	r3, r3, #3
 800b018:	f003 0301 	and.w	r3, r3, #1
 800b01c:	2b00      	cmp	r3, #0
 800b01e:	d009      	beq.n	800b034 <I2C_Slave_ISR_DMA+0x3b4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	08db      	lsrs	r3, r3, #3
 800b024:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 800b028:	2b00      	cmp	r3, #0
 800b02a:	d003      	beq.n	800b034 <I2C_Slave_ISR_DMA+0x3b4>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 800b02c:	68b9      	ldr	r1, [r7, #8]
 800b02e:	68f8      	ldr	r0, [r7, #12]
 800b030:	f000 f85e 	bl	800b0f0 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800b034:	68fb      	ldr	r3, [r7, #12]
 800b036:	2200      	movs	r2, #0
 800b038:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800b03c:	2300      	movs	r3, #0
}
 800b03e:	4618      	mov	r0, r3
 800b040:	3720      	adds	r7, #32
 800b042:	46bd      	mov	sp, r7
 800b044:	bd80      	pop	{r7, pc}
 800b046:	bf00      	nop

0800b048 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800b048:	b580      	push	{r7, lr}
 800b04a:	b086      	sub	sp, #24
 800b04c:	af02      	add	r7, sp, #8
 800b04e:	60f8      	str	r0, [r7, #12]
 800b050:	4608      	mov	r0, r1
 800b052:	4611      	mov	r1, r2
 800b054:	461a      	mov	r2, r3
 800b056:	4603      	mov	r3, r0
 800b058:	817b      	strh	r3, [r7, #10]
 800b05a:	460b      	mov	r3, r1
 800b05c:	813b      	strh	r3, [r7, #8]
 800b05e:	4613      	mov	r3, r2
 800b060:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800b062:	88fb      	ldrh	r3, [r7, #6]
 800b064:	b2da      	uxtb	r2, r3
 800b066:	8979      	ldrh	r1, [r7, #10]
 800b068:	4b20      	ldr	r3, [pc, #128]	@ (800b0ec <I2C_RequestMemoryRead+0xa4>)
 800b06a:	9300      	str	r3, [sp, #0]
 800b06c:	2300      	movs	r3, #0
 800b06e:	68f8      	ldr	r0, [r7, #12]
 800b070:	f000 fff4 	bl	800c05c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800b074:	69fa      	ldr	r2, [r7, #28]
 800b076:	69b9      	ldr	r1, [r7, #24]
 800b078:	68f8      	ldr	r0, [r7, #12]
 800b07a:	f000 fe85 	bl	800bd88 <I2C_WaitOnTXISFlagUntilTimeout>
 800b07e:	4603      	mov	r3, r0
 800b080:	2b00      	cmp	r3, #0
 800b082:	d001      	beq.n	800b088 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800b084:	2301      	movs	r3, #1
 800b086:	e02c      	b.n	800b0e2 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800b088:	88fb      	ldrh	r3, [r7, #6]
 800b08a:	2b01      	cmp	r3, #1
 800b08c:	d105      	bne.n	800b09a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800b08e:	893b      	ldrh	r3, [r7, #8]
 800b090:	b2da      	uxtb	r2, r3
 800b092:	68fb      	ldr	r3, [r7, #12]
 800b094:	681b      	ldr	r3, [r3, #0]
 800b096:	629a      	str	r2, [r3, #40]	@ 0x28
 800b098:	e015      	b.n	800b0c6 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800b09a:	893b      	ldrh	r3, [r7, #8]
 800b09c:	0a1b      	lsrs	r3, r3, #8
 800b09e:	b29b      	uxth	r3, r3
 800b0a0:	b2da      	uxtb	r2, r3
 800b0a2:	68fb      	ldr	r3, [r7, #12]
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800b0a8:	69fa      	ldr	r2, [r7, #28]
 800b0aa:	69b9      	ldr	r1, [r7, #24]
 800b0ac:	68f8      	ldr	r0, [r7, #12]
 800b0ae:	f000 fe6b 	bl	800bd88 <I2C_WaitOnTXISFlagUntilTimeout>
 800b0b2:	4603      	mov	r3, r0
 800b0b4:	2b00      	cmp	r3, #0
 800b0b6:	d001      	beq.n	800b0bc <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800b0b8:	2301      	movs	r3, #1
 800b0ba:	e012      	b.n	800b0e2 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800b0bc:	893b      	ldrh	r3, [r7, #8]
 800b0be:	b2da      	uxtb	r2, r3
 800b0c0:	68fb      	ldr	r3, [r7, #12]
 800b0c2:	681b      	ldr	r3, [r3, #0]
 800b0c4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800b0c6:	69fb      	ldr	r3, [r7, #28]
 800b0c8:	9300      	str	r3, [sp, #0]
 800b0ca:	69bb      	ldr	r3, [r7, #24]
 800b0cc:	2200      	movs	r2, #0
 800b0ce:	2140      	movs	r1, #64	@ 0x40
 800b0d0:	68f8      	ldr	r0, [r7, #12]
 800b0d2:	f000 fe00 	bl	800bcd6 <I2C_WaitOnFlagUntilTimeout>
 800b0d6:	4603      	mov	r3, r0
 800b0d8:	2b00      	cmp	r3, #0
 800b0da:	d001      	beq.n	800b0e0 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800b0dc:	2301      	movs	r3, #1
 800b0de:	e000      	b.n	800b0e2 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800b0e0:	2300      	movs	r3, #0
}
 800b0e2:	4618      	mov	r0, r3
 800b0e4:	3710      	adds	r7, #16
 800b0e6:	46bd      	mov	sp, r7
 800b0e8:	bd80      	pop	{r7, pc}
 800b0ea:	bf00      	nop
 800b0ec:	80002000 	.word	0x80002000

0800b0f0 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800b0f0:	b580      	push	{r7, lr}
 800b0f2:	b084      	sub	sp, #16
 800b0f4:	af00      	add	r7, sp, #0
 800b0f6:	6078      	str	r0, [r7, #4]
 800b0f8:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b100:	b2db      	uxtb	r3, r3
 800b102:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800b106:	2b28      	cmp	r3, #40	@ 0x28
 800b108:	d16a      	bne.n	800b1e0 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	681b      	ldr	r3, [r3, #0]
 800b10e:	699b      	ldr	r3, [r3, #24]
 800b110:	0c1b      	lsrs	r3, r3, #16
 800b112:	b2db      	uxtb	r3, r3
 800b114:	f003 0301 	and.w	r3, r3, #1
 800b118:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	681b      	ldr	r3, [r3, #0]
 800b11e:	699b      	ldr	r3, [r3, #24]
 800b120:	0c1b      	lsrs	r3, r3, #16
 800b122:	b29b      	uxth	r3, r3
 800b124:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800b128:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	681b      	ldr	r3, [r3, #0]
 800b12e:	689b      	ldr	r3, [r3, #8]
 800b130:	b29b      	uxth	r3, r3
 800b132:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b136:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	681b      	ldr	r3, [r3, #0]
 800b13c:	68db      	ldr	r3, [r3, #12]
 800b13e:	b29b      	uxth	r3, r3
 800b140:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800b144:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	68db      	ldr	r3, [r3, #12]
 800b14a:	2b02      	cmp	r3, #2
 800b14c:	d138      	bne.n	800b1c0 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 800b14e:	897b      	ldrh	r3, [r7, #10]
 800b150:	09db      	lsrs	r3, r3, #7
 800b152:	b29a      	uxth	r2, r3
 800b154:	89bb      	ldrh	r3, [r7, #12]
 800b156:	4053      	eors	r3, r2
 800b158:	b29b      	uxth	r3, r3
 800b15a:	f003 0306 	and.w	r3, r3, #6
 800b15e:	2b00      	cmp	r3, #0
 800b160:	d11c      	bne.n	800b19c <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 800b162:	897b      	ldrh	r3, [r7, #10]
 800b164:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b16a:	1c5a      	adds	r2, r3, #1
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b174:	2b02      	cmp	r3, #2
 800b176:	d13b      	bne.n	800b1f0 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	2200      	movs	r2, #0
 800b17c:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	681b      	ldr	r3, [r3, #0]
 800b182:	2208      	movs	r2, #8
 800b184:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	2200      	movs	r2, #0
 800b18a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800b18e:	89ba      	ldrh	r2, [r7, #12]
 800b190:	7bfb      	ldrb	r3, [r7, #15]
 800b192:	4619      	mov	r1, r3
 800b194:	6878      	ldr	r0, [r7, #4]
 800b196:	f7ff f8ec 	bl	800a372 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800b19a:	e029      	b.n	800b1f0 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 800b19c:	893b      	ldrh	r3, [r7, #8]
 800b19e:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800b1a0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800b1a4:	6878      	ldr	r0, [r7, #4]
 800b1a6:	f001 f80f 	bl	800c1c8 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	2200      	movs	r2, #0
 800b1ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800b1b2:	89ba      	ldrh	r2, [r7, #12]
 800b1b4:	7bfb      	ldrb	r3, [r7, #15]
 800b1b6:	4619      	mov	r1, r3
 800b1b8:	6878      	ldr	r0, [r7, #4]
 800b1ba:	f7ff f8da 	bl	800a372 <HAL_I2C_AddrCallback>
}
 800b1be:	e017      	b.n	800b1f0 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800b1c0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800b1c4:	6878      	ldr	r0, [r7, #4]
 800b1c6:	f000 ffff 	bl	800c1c8 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	2200      	movs	r2, #0
 800b1ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800b1d2:	89ba      	ldrh	r2, [r7, #12]
 800b1d4:	7bfb      	ldrb	r3, [r7, #15]
 800b1d6:	4619      	mov	r1, r3
 800b1d8:	6878      	ldr	r0, [r7, #4]
 800b1da:	f7ff f8ca 	bl	800a372 <HAL_I2C_AddrCallback>
}
 800b1de:	e007      	b.n	800b1f0 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	681b      	ldr	r3, [r3, #0]
 800b1e4:	2208      	movs	r2, #8
 800b1e6:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	2200      	movs	r2, #0
 800b1ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 800b1f0:	bf00      	nop
 800b1f2:	3710      	adds	r7, #16
 800b1f4:	46bd      	mov	sp, r7
 800b1f6:	bd80      	pop	{r7, pc}

0800b1f8 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800b1f8:	b580      	push	{r7, lr}
 800b1fa:	b082      	sub	sp, #8
 800b1fc:	af00      	add	r7, sp, #0
 800b1fe:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	2200      	movs	r2, #0
 800b204:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b20e:	b2db      	uxtb	r3, r3
 800b210:	2b21      	cmp	r3, #33	@ 0x21
 800b212:	d115      	bne.n	800b240 <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	2220      	movs	r2, #32
 800b218:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	2211      	movs	r2, #17
 800b220:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	2200      	movs	r2, #0
 800b226:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800b228:	2101      	movs	r1, #1
 800b22a:	6878      	ldr	r0, [r7, #4]
 800b22c:	f000 ffcc 	bl	800c1c8 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	2200      	movs	r2, #0
 800b234:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 800b238:	6878      	ldr	r0, [r7, #4]
 800b23a:	f7ff f872 	bl	800a322 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800b23e:	e014      	b.n	800b26a <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	2220      	movs	r2, #32
 800b244:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	2212      	movs	r2, #18
 800b24c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 800b24e:	687b      	ldr	r3, [r7, #4]
 800b250:	2200      	movs	r2, #0
 800b252:	635a      	str	r2, [r3, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800b254:	2102      	movs	r1, #2
 800b256:	6878      	ldr	r0, [r7, #4]
 800b258:	f000 ffb6 	bl	800c1c8 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	2200      	movs	r2, #0
 800b260:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 800b264:	6878      	ldr	r0, [r7, #4]
 800b266:	f7ff f866 	bl	800a336 <HAL_I2C_MasterRxCpltCallback>
}
 800b26a:	bf00      	nop
 800b26c:	3708      	adds	r7, #8
 800b26e:	46bd      	mov	sp, r7
 800b270:	bd80      	pop	{r7, pc}

0800b272 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800b272:	b580      	push	{r7, lr}
 800b274:	b084      	sub	sp, #16
 800b276:	af00      	add	r7, sp, #0
 800b278:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	681b      	ldr	r3, [r3, #0]
 800b27e:	681b      	ldr	r3, [r3, #0]
 800b280:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	2200      	movs	r2, #0
 800b286:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800b28a:	68fb      	ldr	r3, [r7, #12]
 800b28c:	0b9b      	lsrs	r3, r3, #14
 800b28e:	f003 0301 	and.w	r3, r3, #1
 800b292:	2b00      	cmp	r3, #0
 800b294:	d008      	beq.n	800b2a8 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	681b      	ldr	r3, [r3, #0]
 800b29a:	681a      	ldr	r2, [r3, #0]
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	681b      	ldr	r3, [r3, #0]
 800b2a0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800b2a4:	601a      	str	r2, [r3, #0]
 800b2a6:	e00d      	b.n	800b2c4 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800b2a8:	68fb      	ldr	r3, [r7, #12]
 800b2aa:	0bdb      	lsrs	r3, r3, #15
 800b2ac:	f003 0301 	and.w	r3, r3, #1
 800b2b0:	2b00      	cmp	r3, #0
 800b2b2:	d007      	beq.n	800b2c4 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	681b      	ldr	r3, [r3, #0]
 800b2b8:	681a      	ldr	r2, [r3, #0]
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	681b      	ldr	r3, [r3, #0]
 800b2be:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800b2c2:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b2ca:	b2db      	uxtb	r3, r3
 800b2cc:	2b29      	cmp	r3, #41	@ 0x29
 800b2ce:	d112      	bne.n	800b2f6 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	2228      	movs	r2, #40	@ 0x28
 800b2d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	2221      	movs	r2, #33	@ 0x21
 800b2dc:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800b2de:	2101      	movs	r1, #1
 800b2e0:	6878      	ldr	r0, [r7, #4]
 800b2e2:	f000 ff71 	bl	800c1c8 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	2200      	movs	r2, #0
 800b2ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800b2ee:	6878      	ldr	r0, [r7, #4]
 800b2f0:	f7ff f82b 	bl	800a34a <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800b2f4:	e017      	b.n	800b326 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b2fc:	b2db      	uxtb	r3, r3
 800b2fe:	2b2a      	cmp	r3, #42	@ 0x2a
 800b300:	d111      	bne.n	800b326 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	2228      	movs	r2, #40	@ 0x28
 800b306:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	2222      	movs	r2, #34	@ 0x22
 800b30e:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800b310:	2102      	movs	r1, #2
 800b312:	6878      	ldr	r0, [r7, #4]
 800b314:	f000 ff58 	bl	800c1c8 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	2200      	movs	r2, #0
 800b31c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800b320:	6878      	ldr	r0, [r7, #4]
 800b322:	f7ff f81c 	bl	800a35e <HAL_I2C_SlaveRxCpltCallback>
}
 800b326:	bf00      	nop
 800b328:	3710      	adds	r7, #16
 800b32a:	46bd      	mov	sp, r7
 800b32c:	bd80      	pop	{r7, pc}
	...

0800b330 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800b330:	b580      	push	{r7, lr}
 800b332:	b086      	sub	sp, #24
 800b334:	af00      	add	r7, sp, #0
 800b336:	6078      	str	r0, [r7, #4]
 800b338:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 800b33a:	683b      	ldr	r3, [r7, #0]
 800b33c:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	681b      	ldr	r3, [r3, #0]
 800b342:	2220      	movs	r2, #32
 800b344:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b34c:	b2db      	uxtb	r3, r3
 800b34e:	2b21      	cmp	r3, #33	@ 0x21
 800b350:	d107      	bne.n	800b362 <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800b352:	2101      	movs	r1, #1
 800b354:	6878      	ldr	r0, [r7, #4]
 800b356:	f000 ff37 	bl	800c1c8 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	2211      	movs	r2, #17
 800b35e:	631a      	str	r2, [r3, #48]	@ 0x30
 800b360:	e00c      	b.n	800b37c <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b368:	b2db      	uxtb	r3, r3
 800b36a:	2b22      	cmp	r3, #34	@ 0x22
 800b36c:	d106      	bne.n	800b37c <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800b36e:	2102      	movs	r1, #2
 800b370:	6878      	ldr	r0, [r7, #4]
 800b372:	f000 ff29 	bl	800c1c8 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	2212      	movs	r2, #18
 800b37a:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	681b      	ldr	r3, [r3, #0]
 800b380:	6859      	ldr	r1, [r3, #4]
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	681a      	ldr	r2, [r3, #0]
 800b386:	4b4d      	ldr	r3, [pc, #308]	@ (800b4bc <I2C_ITMasterCplt+0x18c>)
 800b388:	400b      	ands	r3, r1
 800b38a:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	2200      	movs	r2, #0
 800b390:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	4a4a      	ldr	r2, [pc, #296]	@ (800b4c0 <I2C_ITMasterCplt+0x190>)
 800b396:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 800b398:	697b      	ldr	r3, [r7, #20]
 800b39a:	091b      	lsrs	r3, r3, #4
 800b39c:	f003 0301 	and.w	r3, r3, #1
 800b3a0:	2b00      	cmp	r3, #0
 800b3a2:	d009      	beq.n	800b3b8 <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	681b      	ldr	r3, [r3, #0]
 800b3a8:	2210      	movs	r2, #16
 800b3aa:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b3b0:	f043 0204 	orr.w	r2, r3, #4
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b3be:	b2db      	uxtb	r3, r3
 800b3c0:	2b60      	cmp	r3, #96	@ 0x60
 800b3c2:	d10b      	bne.n	800b3dc <I2C_ITMasterCplt+0xac>
 800b3c4:	697b      	ldr	r3, [r7, #20]
 800b3c6:	089b      	lsrs	r3, r3, #2
 800b3c8:	f003 0301 	and.w	r3, r3, #1
 800b3cc:	2b00      	cmp	r3, #0
 800b3ce:	d005      	beq.n	800b3dc <I2C_ITMasterCplt+0xac>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	681b      	ldr	r3, [r3, #0]
 800b3d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b3d6:	b2db      	uxtb	r3, r3
 800b3d8:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 800b3da:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800b3dc:	6878      	ldr	r0, [r7, #4]
 800b3de:	f000 fc38 	bl	800bc52 <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b3e6:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b3ee:	b2db      	uxtb	r3, r3
 800b3f0:	2b60      	cmp	r3, #96	@ 0x60
 800b3f2:	d002      	beq.n	800b3fa <I2C_ITMasterCplt+0xca>
 800b3f4:	693b      	ldr	r3, [r7, #16]
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	d006      	beq.n	800b408 <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b3fe:	4619      	mov	r1, r3
 800b400:	6878      	ldr	r0, [r7, #4]
 800b402:	f000 fb0f 	bl	800ba24 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 800b406:	e054      	b.n	800b4b2 <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b40e:	b2db      	uxtb	r3, r3
 800b410:	2b21      	cmp	r3, #33	@ 0x21
 800b412:	d124      	bne.n	800b45e <I2C_ITMasterCplt+0x12e>
    hi2c->State = HAL_I2C_STATE_READY;
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	2220      	movs	r2, #32
 800b418:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	2200      	movs	r2, #0
 800b420:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b428:	b2db      	uxtb	r3, r3
 800b42a:	2b40      	cmp	r3, #64	@ 0x40
 800b42c:	d10b      	bne.n	800b446 <I2C_ITMasterCplt+0x116>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	2200      	movs	r2, #0
 800b432:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	2200      	movs	r2, #0
 800b43a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 800b43e:	6878      	ldr	r0, [r7, #4]
 800b440:	f7f9 f926 	bl	8004690 <HAL_I2C_MemTxCpltCallback>
}
 800b444:	e035      	b.n	800b4b2 <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	2200      	movs	r2, #0
 800b44a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	2200      	movs	r2, #0
 800b452:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800b456:	6878      	ldr	r0, [r7, #4]
 800b458:	f7fe ff63 	bl	800a322 <HAL_I2C_MasterTxCpltCallback>
}
 800b45c:	e029      	b.n	800b4b2 <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b464:	b2db      	uxtb	r3, r3
 800b466:	2b22      	cmp	r3, #34	@ 0x22
 800b468:	d123      	bne.n	800b4b2 <I2C_ITMasterCplt+0x182>
    hi2c->State = HAL_I2C_STATE_READY;
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	2220      	movs	r2, #32
 800b46e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	2200      	movs	r2, #0
 800b476:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b47e:	b2db      	uxtb	r3, r3
 800b480:	2b40      	cmp	r3, #64	@ 0x40
 800b482:	d10b      	bne.n	800b49c <I2C_ITMasterCplt+0x16c>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	2200      	movs	r2, #0
 800b488:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	2200      	movs	r2, #0
 800b490:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 800b494:	6878      	ldr	r0, [r7, #4]
 800b496:	f7fe ff84 	bl	800a3a2 <HAL_I2C_MemRxCpltCallback>
}
 800b49a:	e00a      	b.n	800b4b2 <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	2200      	movs	r2, #0
 800b4a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	2200      	movs	r2, #0
 800b4a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800b4ac:	6878      	ldr	r0, [r7, #4]
 800b4ae:	f7fe ff42 	bl	800a336 <HAL_I2C_MasterRxCpltCallback>
}
 800b4b2:	bf00      	nop
 800b4b4:	3718      	adds	r7, #24
 800b4b6:	46bd      	mov	sp, r7
 800b4b8:	bd80      	pop	{r7, pc}
 800b4ba:	bf00      	nop
 800b4bc:	fe00e800 	.word	0xfe00e800
 800b4c0:	ffff0000 	.word	0xffff0000

0800b4c4 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800b4c4:	b580      	push	{r7, lr}
 800b4c6:	b086      	sub	sp, #24
 800b4c8:	af00      	add	r7, sp, #0
 800b4ca:	6078      	str	r0, [r7, #4]
 800b4cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	681b      	ldr	r3, [r3, #0]
 800b4d2:	681b      	ldr	r3, [r3, #0]
 800b4d4:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800b4d6:	683b      	ldr	r3, [r7, #0]
 800b4d8:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b4de:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b4e6:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	681b      	ldr	r3, [r3, #0]
 800b4ec:	2220      	movs	r2, #32
 800b4ee:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800b4f0:	7afb      	ldrb	r3, [r7, #11]
 800b4f2:	2b21      	cmp	r3, #33	@ 0x21
 800b4f4:	d002      	beq.n	800b4fc <I2C_ITSlaveCplt+0x38>
 800b4f6:	7afb      	ldrb	r3, [r7, #11]
 800b4f8:	2b29      	cmp	r3, #41	@ 0x29
 800b4fa:	d108      	bne.n	800b50e <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 800b4fc:	f248 0101 	movw	r1, #32769	@ 0x8001
 800b500:	6878      	ldr	r0, [r7, #4]
 800b502:	f000 fe61 	bl	800c1c8 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	2221      	movs	r2, #33	@ 0x21
 800b50a:	631a      	str	r2, [r3, #48]	@ 0x30
 800b50c:	e019      	b.n	800b542 <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800b50e:	7afb      	ldrb	r3, [r7, #11]
 800b510:	2b22      	cmp	r3, #34	@ 0x22
 800b512:	d002      	beq.n	800b51a <I2C_ITSlaveCplt+0x56>
 800b514:	7afb      	ldrb	r3, [r7, #11]
 800b516:	2b2a      	cmp	r3, #42	@ 0x2a
 800b518:	d108      	bne.n	800b52c <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 800b51a:	f248 0102 	movw	r1, #32770	@ 0x8002
 800b51e:	6878      	ldr	r0, [r7, #4]
 800b520:	f000 fe52 	bl	800c1c8 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	2222      	movs	r2, #34	@ 0x22
 800b528:	631a      	str	r2, [r3, #48]	@ 0x30
 800b52a:	e00a      	b.n	800b542 <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 800b52c:	7afb      	ldrb	r3, [r7, #11]
 800b52e:	2b28      	cmp	r3, #40	@ 0x28
 800b530:	d107      	bne.n	800b542 <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 800b532:	f248 0103 	movw	r1, #32771	@ 0x8003
 800b536:	6878      	ldr	r0, [r7, #4]
 800b538:	f000 fe46 	bl	800c1c8 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	2200      	movs	r2, #0
 800b540:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	681b      	ldr	r3, [r3, #0]
 800b546:	685a      	ldr	r2, [r3, #4]
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	681b      	ldr	r3, [r3, #0]
 800b54c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800b550:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	681b      	ldr	r3, [r3, #0]
 800b556:	6859      	ldr	r1, [r3, #4]
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	681a      	ldr	r2, [r3, #0]
 800b55c:	4b80      	ldr	r3, [pc, #512]	@ (800b760 <I2C_ITSlaveCplt+0x29c>)
 800b55e:	400b      	ands	r3, r1
 800b560:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800b562:	6878      	ldr	r0, [r7, #4]
 800b564:	f000 fb75 	bl	800bc52 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800b568:	693b      	ldr	r3, [r7, #16]
 800b56a:	0b9b      	lsrs	r3, r3, #14
 800b56c:	f003 0301 	and.w	r3, r3, #1
 800b570:	2b00      	cmp	r3, #0
 800b572:	d07a      	beq.n	800b66a <I2C_ITSlaveCplt+0x1a6>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	681b      	ldr	r3, [r3, #0]
 800b578:	681a      	ldr	r2, [r3, #0]
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	681b      	ldr	r3, [r3, #0]
 800b57e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800b582:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b588:	2b00      	cmp	r3, #0
 800b58a:	f000 8112 	beq.w	800b7b2 <I2C_ITSlaveCplt+0x2ee>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b592:	681b      	ldr	r3, [r3, #0]
 800b594:	4a73      	ldr	r2, [pc, #460]	@ (800b764 <I2C_ITSlaveCplt+0x2a0>)
 800b596:	4293      	cmp	r3, r2
 800b598:	d059      	beq.n	800b64e <I2C_ITSlaveCplt+0x18a>
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b59e:	681b      	ldr	r3, [r3, #0]
 800b5a0:	4a71      	ldr	r2, [pc, #452]	@ (800b768 <I2C_ITSlaveCplt+0x2a4>)
 800b5a2:	4293      	cmp	r3, r2
 800b5a4:	d053      	beq.n	800b64e <I2C_ITSlaveCplt+0x18a>
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b5aa:	681b      	ldr	r3, [r3, #0]
 800b5ac:	4a6f      	ldr	r2, [pc, #444]	@ (800b76c <I2C_ITSlaveCplt+0x2a8>)
 800b5ae:	4293      	cmp	r3, r2
 800b5b0:	d04d      	beq.n	800b64e <I2C_ITSlaveCplt+0x18a>
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b5b6:	681b      	ldr	r3, [r3, #0]
 800b5b8:	4a6d      	ldr	r2, [pc, #436]	@ (800b770 <I2C_ITSlaveCplt+0x2ac>)
 800b5ba:	4293      	cmp	r3, r2
 800b5bc:	d047      	beq.n	800b64e <I2C_ITSlaveCplt+0x18a>
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b5c2:	681b      	ldr	r3, [r3, #0]
 800b5c4:	4a6b      	ldr	r2, [pc, #428]	@ (800b774 <I2C_ITSlaveCplt+0x2b0>)
 800b5c6:	4293      	cmp	r3, r2
 800b5c8:	d041      	beq.n	800b64e <I2C_ITSlaveCplt+0x18a>
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b5ce:	681b      	ldr	r3, [r3, #0]
 800b5d0:	4a69      	ldr	r2, [pc, #420]	@ (800b778 <I2C_ITSlaveCplt+0x2b4>)
 800b5d2:	4293      	cmp	r3, r2
 800b5d4:	d03b      	beq.n	800b64e <I2C_ITSlaveCplt+0x18a>
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b5da:	681b      	ldr	r3, [r3, #0]
 800b5dc:	4a67      	ldr	r2, [pc, #412]	@ (800b77c <I2C_ITSlaveCplt+0x2b8>)
 800b5de:	4293      	cmp	r3, r2
 800b5e0:	d035      	beq.n	800b64e <I2C_ITSlaveCplt+0x18a>
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b5e6:	681b      	ldr	r3, [r3, #0]
 800b5e8:	4a65      	ldr	r2, [pc, #404]	@ (800b780 <I2C_ITSlaveCplt+0x2bc>)
 800b5ea:	4293      	cmp	r3, r2
 800b5ec:	d02f      	beq.n	800b64e <I2C_ITSlaveCplt+0x18a>
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b5f2:	681b      	ldr	r3, [r3, #0]
 800b5f4:	4a63      	ldr	r2, [pc, #396]	@ (800b784 <I2C_ITSlaveCplt+0x2c0>)
 800b5f6:	4293      	cmp	r3, r2
 800b5f8:	d029      	beq.n	800b64e <I2C_ITSlaveCplt+0x18a>
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b5fe:	681b      	ldr	r3, [r3, #0]
 800b600:	4a61      	ldr	r2, [pc, #388]	@ (800b788 <I2C_ITSlaveCplt+0x2c4>)
 800b602:	4293      	cmp	r3, r2
 800b604:	d023      	beq.n	800b64e <I2C_ITSlaveCplt+0x18a>
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b60a:	681b      	ldr	r3, [r3, #0]
 800b60c:	4a5f      	ldr	r2, [pc, #380]	@ (800b78c <I2C_ITSlaveCplt+0x2c8>)
 800b60e:	4293      	cmp	r3, r2
 800b610:	d01d      	beq.n	800b64e <I2C_ITSlaveCplt+0x18a>
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b616:	681b      	ldr	r3, [r3, #0]
 800b618:	4a5d      	ldr	r2, [pc, #372]	@ (800b790 <I2C_ITSlaveCplt+0x2cc>)
 800b61a:	4293      	cmp	r3, r2
 800b61c:	d017      	beq.n	800b64e <I2C_ITSlaveCplt+0x18a>
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b622:	681b      	ldr	r3, [r3, #0]
 800b624:	4a5b      	ldr	r2, [pc, #364]	@ (800b794 <I2C_ITSlaveCplt+0x2d0>)
 800b626:	4293      	cmp	r3, r2
 800b628:	d011      	beq.n	800b64e <I2C_ITSlaveCplt+0x18a>
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b62e:	681b      	ldr	r3, [r3, #0]
 800b630:	4a59      	ldr	r2, [pc, #356]	@ (800b798 <I2C_ITSlaveCplt+0x2d4>)
 800b632:	4293      	cmp	r3, r2
 800b634:	d00b      	beq.n	800b64e <I2C_ITSlaveCplt+0x18a>
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b63a:	681b      	ldr	r3, [r3, #0]
 800b63c:	4a57      	ldr	r2, [pc, #348]	@ (800b79c <I2C_ITSlaveCplt+0x2d8>)
 800b63e:	4293      	cmp	r3, r2
 800b640:	d005      	beq.n	800b64e <I2C_ITSlaveCplt+0x18a>
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b646:	681b      	ldr	r3, [r3, #0]
 800b648:	4a55      	ldr	r2, [pc, #340]	@ (800b7a0 <I2C_ITSlaveCplt+0x2dc>)
 800b64a:	4293      	cmp	r3, r2
 800b64c:	d105      	bne.n	800b65a <I2C_ITSlaveCplt+0x196>
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b652:	681b      	ldr	r3, [r3, #0]
 800b654:	685b      	ldr	r3, [r3, #4]
 800b656:	b29b      	uxth	r3, r3
 800b658:	e004      	b.n	800b664 <I2C_ITSlaveCplt+0x1a0>
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b65e:	681b      	ldr	r3, [r3, #0]
 800b660:	685b      	ldr	r3, [r3, #4]
 800b662:	b29b      	uxth	r3, r3
 800b664:	687a      	ldr	r2, [r7, #4]
 800b666:	8553      	strh	r3, [r2, #42]	@ 0x2a
 800b668:	e0a3      	b.n	800b7b2 <I2C_ITSlaveCplt+0x2ee>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800b66a:	693b      	ldr	r3, [r7, #16]
 800b66c:	0bdb      	lsrs	r3, r3, #15
 800b66e:	f003 0301 	and.w	r3, r3, #1
 800b672:	2b00      	cmp	r3, #0
 800b674:	f000 809d 	beq.w	800b7b2 <I2C_ITSlaveCplt+0x2ee>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800b678:	687b      	ldr	r3, [r7, #4]
 800b67a:	681b      	ldr	r3, [r3, #0]
 800b67c:	681a      	ldr	r2, [r3, #0]
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	681b      	ldr	r3, [r3, #0]
 800b682:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800b686:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	f000 8090 	beq.w	800b7b2 <I2C_ITSlaveCplt+0x2ee>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b696:	681b      	ldr	r3, [r3, #0]
 800b698:	4a32      	ldr	r2, [pc, #200]	@ (800b764 <I2C_ITSlaveCplt+0x2a0>)
 800b69a:	4293      	cmp	r3, r2
 800b69c:	d059      	beq.n	800b752 <I2C_ITSlaveCplt+0x28e>
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b6a2:	681b      	ldr	r3, [r3, #0]
 800b6a4:	4a30      	ldr	r2, [pc, #192]	@ (800b768 <I2C_ITSlaveCplt+0x2a4>)
 800b6a6:	4293      	cmp	r3, r2
 800b6a8:	d053      	beq.n	800b752 <I2C_ITSlaveCplt+0x28e>
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b6ae:	681b      	ldr	r3, [r3, #0]
 800b6b0:	4a2e      	ldr	r2, [pc, #184]	@ (800b76c <I2C_ITSlaveCplt+0x2a8>)
 800b6b2:	4293      	cmp	r3, r2
 800b6b4:	d04d      	beq.n	800b752 <I2C_ITSlaveCplt+0x28e>
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b6ba:	681b      	ldr	r3, [r3, #0]
 800b6bc:	4a2c      	ldr	r2, [pc, #176]	@ (800b770 <I2C_ITSlaveCplt+0x2ac>)
 800b6be:	4293      	cmp	r3, r2
 800b6c0:	d047      	beq.n	800b752 <I2C_ITSlaveCplt+0x28e>
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b6c6:	681b      	ldr	r3, [r3, #0]
 800b6c8:	4a2a      	ldr	r2, [pc, #168]	@ (800b774 <I2C_ITSlaveCplt+0x2b0>)
 800b6ca:	4293      	cmp	r3, r2
 800b6cc:	d041      	beq.n	800b752 <I2C_ITSlaveCplt+0x28e>
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b6d2:	681b      	ldr	r3, [r3, #0]
 800b6d4:	4a28      	ldr	r2, [pc, #160]	@ (800b778 <I2C_ITSlaveCplt+0x2b4>)
 800b6d6:	4293      	cmp	r3, r2
 800b6d8:	d03b      	beq.n	800b752 <I2C_ITSlaveCplt+0x28e>
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b6de:	681b      	ldr	r3, [r3, #0]
 800b6e0:	4a26      	ldr	r2, [pc, #152]	@ (800b77c <I2C_ITSlaveCplt+0x2b8>)
 800b6e2:	4293      	cmp	r3, r2
 800b6e4:	d035      	beq.n	800b752 <I2C_ITSlaveCplt+0x28e>
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b6ea:	681b      	ldr	r3, [r3, #0]
 800b6ec:	4a24      	ldr	r2, [pc, #144]	@ (800b780 <I2C_ITSlaveCplt+0x2bc>)
 800b6ee:	4293      	cmp	r3, r2
 800b6f0:	d02f      	beq.n	800b752 <I2C_ITSlaveCplt+0x28e>
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b6f6:	681b      	ldr	r3, [r3, #0]
 800b6f8:	4a22      	ldr	r2, [pc, #136]	@ (800b784 <I2C_ITSlaveCplt+0x2c0>)
 800b6fa:	4293      	cmp	r3, r2
 800b6fc:	d029      	beq.n	800b752 <I2C_ITSlaveCplt+0x28e>
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b702:	681b      	ldr	r3, [r3, #0]
 800b704:	4a20      	ldr	r2, [pc, #128]	@ (800b788 <I2C_ITSlaveCplt+0x2c4>)
 800b706:	4293      	cmp	r3, r2
 800b708:	d023      	beq.n	800b752 <I2C_ITSlaveCplt+0x28e>
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b70e:	681b      	ldr	r3, [r3, #0]
 800b710:	4a1e      	ldr	r2, [pc, #120]	@ (800b78c <I2C_ITSlaveCplt+0x2c8>)
 800b712:	4293      	cmp	r3, r2
 800b714:	d01d      	beq.n	800b752 <I2C_ITSlaveCplt+0x28e>
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b71a:	681b      	ldr	r3, [r3, #0]
 800b71c:	4a1c      	ldr	r2, [pc, #112]	@ (800b790 <I2C_ITSlaveCplt+0x2cc>)
 800b71e:	4293      	cmp	r3, r2
 800b720:	d017      	beq.n	800b752 <I2C_ITSlaveCplt+0x28e>
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b726:	681b      	ldr	r3, [r3, #0]
 800b728:	4a1a      	ldr	r2, [pc, #104]	@ (800b794 <I2C_ITSlaveCplt+0x2d0>)
 800b72a:	4293      	cmp	r3, r2
 800b72c:	d011      	beq.n	800b752 <I2C_ITSlaveCplt+0x28e>
 800b72e:	687b      	ldr	r3, [r7, #4]
 800b730:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b732:	681b      	ldr	r3, [r3, #0]
 800b734:	4a18      	ldr	r2, [pc, #96]	@ (800b798 <I2C_ITSlaveCplt+0x2d4>)
 800b736:	4293      	cmp	r3, r2
 800b738:	d00b      	beq.n	800b752 <I2C_ITSlaveCplt+0x28e>
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b73e:	681b      	ldr	r3, [r3, #0]
 800b740:	4a16      	ldr	r2, [pc, #88]	@ (800b79c <I2C_ITSlaveCplt+0x2d8>)
 800b742:	4293      	cmp	r3, r2
 800b744:	d005      	beq.n	800b752 <I2C_ITSlaveCplt+0x28e>
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b74a:	681b      	ldr	r3, [r3, #0]
 800b74c:	4a14      	ldr	r2, [pc, #80]	@ (800b7a0 <I2C_ITSlaveCplt+0x2dc>)
 800b74e:	4293      	cmp	r3, r2
 800b750:	d128      	bne.n	800b7a4 <I2C_ITSlaveCplt+0x2e0>
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b756:	681b      	ldr	r3, [r3, #0]
 800b758:	685b      	ldr	r3, [r3, #4]
 800b75a:	b29b      	uxth	r3, r3
 800b75c:	e027      	b.n	800b7ae <I2C_ITSlaveCplt+0x2ea>
 800b75e:	bf00      	nop
 800b760:	fe00e800 	.word	0xfe00e800
 800b764:	40020010 	.word	0x40020010
 800b768:	40020028 	.word	0x40020028
 800b76c:	40020040 	.word	0x40020040
 800b770:	40020058 	.word	0x40020058
 800b774:	40020070 	.word	0x40020070
 800b778:	40020088 	.word	0x40020088
 800b77c:	400200a0 	.word	0x400200a0
 800b780:	400200b8 	.word	0x400200b8
 800b784:	40020410 	.word	0x40020410
 800b788:	40020428 	.word	0x40020428
 800b78c:	40020440 	.word	0x40020440
 800b790:	40020458 	.word	0x40020458
 800b794:	40020470 	.word	0x40020470
 800b798:	40020488 	.word	0x40020488
 800b79c:	400204a0 	.word	0x400204a0
 800b7a0:	400204b8 	.word	0x400204b8
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b7a8:	681b      	ldr	r3, [r3, #0]
 800b7aa:	685b      	ldr	r3, [r3, #4]
 800b7ac:	b29b      	uxth	r3, r3
 800b7ae:	687a      	ldr	r2, [r7, #4]
 800b7b0:	8553      	strh	r3, [r2, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800b7b2:	697b      	ldr	r3, [r7, #20]
 800b7b4:	089b      	lsrs	r3, r3, #2
 800b7b6:	f003 0301 	and.w	r3, r3, #1
 800b7ba:	2b00      	cmp	r3, #0
 800b7bc:	d020      	beq.n	800b800 <I2C_ITSlaveCplt+0x33c>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800b7be:	697b      	ldr	r3, [r7, #20]
 800b7c0:	f023 0304 	bic.w	r3, r3, #4
 800b7c4:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	681b      	ldr	r3, [r3, #0]
 800b7ca:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b7d0:	b2d2      	uxtb	r2, r2
 800b7d2:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b7d8:	1c5a      	adds	r2, r3, #1
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b7e2:	2b00      	cmp	r3, #0
 800b7e4:	d00c      	beq.n	800b800 <I2C_ITSlaveCplt+0x33c>
    {
      hi2c->XferSize--;
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b7ea:	3b01      	subs	r3, #1
 800b7ec:	b29a      	uxth	r2, r3
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b7f6:	b29b      	uxth	r3, r3
 800b7f8:	3b01      	subs	r3, #1
 800b7fa:	b29a      	uxth	r2, r3
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b804:	b29b      	uxth	r3, r3
 800b806:	2b00      	cmp	r3, #0
 800b808:	d005      	beq.n	800b816 <I2C_ITSlaveCplt+0x352>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b80e:	f043 0204 	orr.w	r2, r3, #4
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800b816:	697b      	ldr	r3, [r7, #20]
 800b818:	091b      	lsrs	r3, r3, #4
 800b81a:	f003 0301 	and.w	r3, r3, #1
 800b81e:	2b00      	cmp	r3, #0
 800b820:	d04a      	beq.n	800b8b8 <I2C_ITSlaveCplt+0x3f4>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 800b822:	693b      	ldr	r3, [r7, #16]
 800b824:	091b      	lsrs	r3, r3, #4
 800b826:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800b82a:	2b00      	cmp	r3, #0
 800b82c:	d044      	beq.n	800b8b8 <I2C_ITSlaveCplt+0x3f4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b832:	b29b      	uxth	r3, r3
 800b834:	2b00      	cmp	r3, #0
 800b836:	d128      	bne.n	800b88a <I2C_ITSlaveCplt+0x3c6>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b83e:	b2db      	uxtb	r3, r3
 800b840:	2b28      	cmp	r3, #40	@ 0x28
 800b842:	d108      	bne.n	800b856 <I2C_ITSlaveCplt+0x392>
 800b844:	68fb      	ldr	r3, [r7, #12]
 800b846:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b84a:	d104      	bne.n	800b856 <I2C_ITSlaveCplt+0x392>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800b84c:	6979      	ldr	r1, [r7, #20]
 800b84e:	6878      	ldr	r0, [r7, #4]
 800b850:	f000 f892 	bl	800b978 <I2C_ITListenCplt>
 800b854:	e030      	b.n	800b8b8 <I2C_ITSlaveCplt+0x3f4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b85c:	b2db      	uxtb	r3, r3
 800b85e:	2b29      	cmp	r3, #41	@ 0x29
 800b860:	d10e      	bne.n	800b880 <I2C_ITSlaveCplt+0x3bc>
 800b862:	68fb      	ldr	r3, [r7, #12]
 800b864:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800b868:	d00a      	beq.n	800b880 <I2C_ITSlaveCplt+0x3bc>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	681b      	ldr	r3, [r3, #0]
 800b86e:	2210      	movs	r2, #16
 800b870:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800b872:	6878      	ldr	r0, [r7, #4]
 800b874:	f000 f9ed 	bl	800bc52 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800b878:	6878      	ldr	r0, [r7, #4]
 800b87a:	f7ff fcfa 	bl	800b272 <I2C_ITSlaveSeqCplt>
 800b87e:	e01b      	b.n	800b8b8 <I2C_ITSlaveCplt+0x3f4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	681b      	ldr	r3, [r3, #0]
 800b884:	2210      	movs	r2, #16
 800b886:	61da      	str	r2, [r3, #28]
 800b888:	e016      	b.n	800b8b8 <I2C_ITSlaveCplt+0x3f4>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	681b      	ldr	r3, [r3, #0]
 800b88e:	2210      	movs	r2, #16
 800b890:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b896:	f043 0204 	orr.w	r2, r3, #4
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800b89e:	68fb      	ldr	r3, [r7, #12]
 800b8a0:	2b00      	cmp	r3, #0
 800b8a2:	d003      	beq.n	800b8ac <I2C_ITSlaveCplt+0x3e8>
 800b8a4:	68fb      	ldr	r3, [r7, #12]
 800b8a6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b8aa:	d105      	bne.n	800b8b8 <I2C_ITSlaveCplt+0x3f4>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b8b0:	4619      	mov	r1, r3
 800b8b2:	6878      	ldr	r0, [r7, #4]
 800b8b4:	f000 f8b6 	bl	800ba24 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	2200      	movs	r2, #0
 800b8bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	2200      	movs	r2, #0
 800b8c4:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b8ca:	2b00      	cmp	r3, #0
 800b8cc:	d010      	beq.n	800b8f0 <I2C_ITSlaveCplt+0x42c>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b8d2:	4619      	mov	r1, r3
 800b8d4:	6878      	ldr	r0, [r7, #4]
 800b8d6:	f000 f8a5 	bl	800ba24 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b8e0:	b2db      	uxtb	r3, r3
 800b8e2:	2b28      	cmp	r3, #40	@ 0x28
 800b8e4:	d141      	bne.n	800b96a <I2C_ITSlaveCplt+0x4a6>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800b8e6:	6979      	ldr	r1, [r7, #20]
 800b8e8:	6878      	ldr	r0, [r7, #4]
 800b8ea:	f000 f845 	bl	800b978 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800b8ee:	e03c      	b.n	800b96a <I2C_ITSlaveCplt+0x4a6>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800b8f0:	687b      	ldr	r3, [r7, #4]
 800b8f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b8f4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800b8f8:	d014      	beq.n	800b924 <I2C_ITSlaveCplt+0x460>
    I2C_ITSlaveSeqCplt(hi2c);
 800b8fa:	6878      	ldr	r0, [r7, #4]
 800b8fc:	f7ff fcb9 	bl	800b272 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	4a1c      	ldr	r2, [pc, #112]	@ (800b974 <I2C_ITSlaveCplt+0x4b0>)
 800b904:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	2220      	movs	r2, #32
 800b90a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	2200      	movs	r2, #0
 800b912:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	2200      	movs	r2, #0
 800b918:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 800b91c:	6878      	ldr	r0, [r7, #4]
 800b91e:	f7fe fd36 	bl	800a38e <HAL_I2C_ListenCpltCallback>
}
 800b922:	e022      	b.n	800b96a <I2C_ITSlaveCplt+0x4a6>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b92a:	b2db      	uxtb	r3, r3
 800b92c:	2b22      	cmp	r3, #34	@ 0x22
 800b92e:	d10e      	bne.n	800b94e <I2C_ITSlaveCplt+0x48a>
    hi2c->State = HAL_I2C_STATE_READY;
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	2220      	movs	r2, #32
 800b934:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	2200      	movs	r2, #0
 800b93c:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800b93e:	687b      	ldr	r3, [r7, #4]
 800b940:	2200      	movs	r2, #0
 800b942:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800b946:	6878      	ldr	r0, [r7, #4]
 800b948:	f7fe fd09 	bl	800a35e <HAL_I2C_SlaveRxCpltCallback>
}
 800b94c:	e00d      	b.n	800b96a <I2C_ITSlaveCplt+0x4a6>
    hi2c->State = HAL_I2C_STATE_READY;
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	2220      	movs	r2, #32
 800b952:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	2200      	movs	r2, #0
 800b95a:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	2200      	movs	r2, #0
 800b960:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800b964:	6878      	ldr	r0, [r7, #4]
 800b966:	f7fe fcf0 	bl	800a34a <HAL_I2C_SlaveTxCpltCallback>
}
 800b96a:	bf00      	nop
 800b96c:	3718      	adds	r7, #24
 800b96e:	46bd      	mov	sp, r7
 800b970:	bd80      	pop	{r7, pc}
 800b972:	bf00      	nop
 800b974:	ffff0000 	.word	0xffff0000

0800b978 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800b978:	b580      	push	{r7, lr}
 800b97a:	b082      	sub	sp, #8
 800b97c:	af00      	add	r7, sp, #0
 800b97e:	6078      	str	r0, [r7, #4]
 800b980:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	4a26      	ldr	r2, [pc, #152]	@ (800ba20 <I2C_ITListenCplt+0xa8>)
 800b986:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	2200      	movs	r2, #0
 800b98c:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	2220      	movs	r2, #32
 800b992:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	2200      	movs	r2, #0
 800b99a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	2200      	movs	r2, #0
 800b9a2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 800b9a4:	683b      	ldr	r3, [r7, #0]
 800b9a6:	089b      	lsrs	r3, r3, #2
 800b9a8:	f003 0301 	and.w	r3, r3, #1
 800b9ac:	2b00      	cmp	r3, #0
 800b9ae:	d022      	beq.n	800b9f6 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	681b      	ldr	r3, [r3, #0]
 800b9b4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b9ba:	b2d2      	uxtb	r2, r2
 800b9bc:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b9c2:	1c5a      	adds	r2, r3, #1
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b9cc:	2b00      	cmp	r3, #0
 800b9ce:	d012      	beq.n	800b9f6 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b9d4:	3b01      	subs	r3, #1
 800b9d6:	b29a      	uxth	r2, r3
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800b9dc:	687b      	ldr	r3, [r7, #4]
 800b9de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b9e0:	b29b      	uxth	r3, r3
 800b9e2:	3b01      	subs	r3, #1
 800b9e4:	b29a      	uxth	r2, r3
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b9ee:	f043 0204 	orr.w	r2, r3, #4
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800b9f6:	f248 0103 	movw	r1, #32771	@ 0x8003
 800b9fa:	6878      	ldr	r0, [r7, #4]
 800b9fc:	f000 fbe4 	bl	800c1c8 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	681b      	ldr	r3, [r3, #0]
 800ba04:	2210      	movs	r2, #16
 800ba06:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	2200      	movs	r2, #0
 800ba0c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 800ba10:	6878      	ldr	r0, [r7, #4]
 800ba12:	f7fe fcbc 	bl	800a38e <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800ba16:	bf00      	nop
 800ba18:	3708      	adds	r7, #8
 800ba1a:	46bd      	mov	sp, r7
 800ba1c:	bd80      	pop	{r7, pc}
 800ba1e:	bf00      	nop
 800ba20:	ffff0000 	.word	0xffff0000

0800ba24 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 800ba24:	b580      	push	{r7, lr}
 800ba26:	b084      	sub	sp, #16
 800ba28:	af00      	add	r7, sp, #0
 800ba2a:	6078      	str	r0, [r7, #4]
 800ba2c:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ba34:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	2200      	movs	r2, #0
 800ba3a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	4a6d      	ldr	r2, [pc, #436]	@ (800bbf8 <I2C_ITError+0x1d4>)
 800ba42:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	2200      	movs	r2, #0
 800ba48:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ba4e:	683b      	ldr	r3, [r7, #0]
 800ba50:	431a      	orrs	r2, r3
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800ba56:	7bfb      	ldrb	r3, [r7, #15]
 800ba58:	2b28      	cmp	r3, #40	@ 0x28
 800ba5a:	d005      	beq.n	800ba68 <I2C_ITError+0x44>
 800ba5c:	7bfb      	ldrb	r3, [r7, #15]
 800ba5e:	2b29      	cmp	r3, #41	@ 0x29
 800ba60:	d002      	beq.n	800ba68 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800ba62:	7bfb      	ldrb	r3, [r7, #15]
 800ba64:	2b2a      	cmp	r3, #42	@ 0x2a
 800ba66:	d10b      	bne.n	800ba80 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800ba68:	2103      	movs	r1, #3
 800ba6a:	6878      	ldr	r0, [r7, #4]
 800ba6c:	f000 fbac 	bl	800c1c8 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	2228      	movs	r2, #40	@ 0x28
 800ba74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	4a60      	ldr	r2, [pc, #384]	@ (800bbfc <I2C_ITError+0x1d8>)
 800ba7c:	635a      	str	r2, [r3, #52]	@ 0x34
 800ba7e:	e030      	b.n	800bae2 <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800ba80:	f248 0103 	movw	r1, #32771	@ 0x8003
 800ba84:	6878      	ldr	r0, [r7, #4]
 800ba86:	f000 fb9f 	bl	800c1c8 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800ba8a:	6878      	ldr	r0, [r7, #4]
 800ba8c:	f000 f8e1 	bl	800bc52 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ba96:	b2db      	uxtb	r3, r3
 800ba98:	2b60      	cmp	r3, #96	@ 0x60
 800ba9a:	d01f      	beq.n	800badc <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	2220      	movs	r2, #32
 800baa0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	681b      	ldr	r3, [r3, #0]
 800baa8:	699b      	ldr	r3, [r3, #24]
 800baaa:	f003 0320 	and.w	r3, r3, #32
 800baae:	2b20      	cmp	r3, #32
 800bab0:	d114      	bne.n	800badc <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800bab2:	687b      	ldr	r3, [r7, #4]
 800bab4:	681b      	ldr	r3, [r3, #0]
 800bab6:	699b      	ldr	r3, [r3, #24]
 800bab8:	f003 0310 	and.w	r3, r3, #16
 800babc:	2b10      	cmp	r3, #16
 800babe:	d109      	bne.n	800bad4 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	681b      	ldr	r3, [r3, #0]
 800bac4:	2210      	movs	r2, #16
 800bac6:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bacc:	f043 0204 	orr.w	r2, r3, #4
 800bad0:	687b      	ldr	r3, [r7, #4]
 800bad2:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	681b      	ldr	r3, [r3, #0]
 800bad8:	2220      	movs	r2, #32
 800bada:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	2200      	movs	r2, #0
 800bae0:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bae6:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800baec:	2b00      	cmp	r3, #0
 800baee:	d039      	beq.n	800bb64 <I2C_ITError+0x140>
 800baf0:	68bb      	ldr	r3, [r7, #8]
 800baf2:	2b11      	cmp	r3, #17
 800baf4:	d002      	beq.n	800bafc <I2C_ITError+0xd8>
 800baf6:	68bb      	ldr	r3, [r7, #8]
 800baf8:	2b21      	cmp	r3, #33	@ 0x21
 800bafa:	d133      	bne.n	800bb64 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	681b      	ldr	r3, [r3, #0]
 800bb00:	681b      	ldr	r3, [r3, #0]
 800bb02:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800bb06:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800bb0a:	d107      	bne.n	800bb1c <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	681b      	ldr	r3, [r3, #0]
 800bb10:	681a      	ldr	r2, [r3, #0]
 800bb12:	687b      	ldr	r3, [r7, #4]
 800bb14:	681b      	ldr	r3, [r3, #0]
 800bb16:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800bb1a:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bb20:	4618      	mov	r0, r3
 800bb22:	f7fd fa59 	bl	8008fd8 <HAL_DMA_GetState>
 800bb26:	4603      	mov	r3, r0
 800bb28:	2b01      	cmp	r3, #1
 800bb2a:	d017      	beq.n	800bb5c <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bb30:	4a33      	ldr	r2, [pc, #204]	@ (800bc00 <I2C_ITError+0x1dc>)
 800bb32:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	2200      	movs	r2, #0
 800bb38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bb40:	4618      	mov	r0, r3
 800bb42:	f7fc f8d9 	bl	8007cf8 <HAL_DMA_Abort_IT>
 800bb46:	4603      	mov	r3, r0
 800bb48:	2b00      	cmp	r3, #0
 800bb4a:	d04d      	beq.n	800bbe8 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bb50:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bb52:	687a      	ldr	r2, [r7, #4]
 800bb54:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800bb56:	4610      	mov	r0, r2
 800bb58:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800bb5a:	e045      	b.n	800bbe8 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800bb5c:	6878      	ldr	r0, [r7, #4]
 800bb5e:	f000 f851 	bl	800bc04 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800bb62:	e041      	b.n	800bbe8 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bb68:	2b00      	cmp	r3, #0
 800bb6a:	d039      	beq.n	800bbe0 <I2C_ITError+0x1bc>
 800bb6c:	68bb      	ldr	r3, [r7, #8]
 800bb6e:	2b12      	cmp	r3, #18
 800bb70:	d002      	beq.n	800bb78 <I2C_ITError+0x154>
 800bb72:	68bb      	ldr	r3, [r7, #8]
 800bb74:	2b22      	cmp	r3, #34	@ 0x22
 800bb76:	d133      	bne.n	800bbe0 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	681b      	ldr	r3, [r3, #0]
 800bb7c:	681b      	ldr	r3, [r3, #0]
 800bb7e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800bb82:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bb86:	d107      	bne.n	800bb98 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	681b      	ldr	r3, [r3, #0]
 800bb8c:	681a      	ldr	r2, [r3, #0]
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	681b      	ldr	r3, [r3, #0]
 800bb92:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800bb96:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bb9c:	4618      	mov	r0, r3
 800bb9e:	f7fd fa1b 	bl	8008fd8 <HAL_DMA_GetState>
 800bba2:	4603      	mov	r3, r0
 800bba4:	2b01      	cmp	r3, #1
 800bba6:	d017      	beq.n	800bbd8 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bbac:	4a14      	ldr	r2, [pc, #80]	@ (800bc00 <I2C_ITError+0x1dc>)
 800bbae:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	2200      	movs	r2, #0
 800bbb4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bbbc:	4618      	mov	r0, r3
 800bbbe:	f7fc f89b 	bl	8007cf8 <HAL_DMA_Abort_IT>
 800bbc2:	4603      	mov	r3, r0
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	d011      	beq.n	800bbec <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bbcc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bbce:	687a      	ldr	r2, [r7, #4]
 800bbd0:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800bbd2:	4610      	mov	r0, r2
 800bbd4:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800bbd6:	e009      	b.n	800bbec <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800bbd8:	6878      	ldr	r0, [r7, #4]
 800bbda:	f000 f813 	bl	800bc04 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800bbde:	e005      	b.n	800bbec <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 800bbe0:	6878      	ldr	r0, [r7, #4]
 800bbe2:	f000 f80f 	bl	800bc04 <I2C_TreatErrorCallback>
  }
}
 800bbe6:	e002      	b.n	800bbee <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800bbe8:	bf00      	nop
 800bbea:	e000      	b.n	800bbee <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800bbec:	bf00      	nop
}
 800bbee:	bf00      	nop
 800bbf0:	3710      	adds	r7, #16
 800bbf2:	46bd      	mov	sp, r7
 800bbf4:	bd80      	pop	{r7, pc}
 800bbf6:	bf00      	nop
 800bbf8:	ffff0000 	.word	0xffff0000
 800bbfc:	0800a631 	.word	0x0800a631
 800bc00:	0800bc9b 	.word	0x0800bc9b

0800bc04 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800bc04:	b580      	push	{r7, lr}
 800bc06:	b082      	sub	sp, #8
 800bc08:	af00      	add	r7, sp, #0
 800bc0a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bc12:	b2db      	uxtb	r3, r3
 800bc14:	2b60      	cmp	r3, #96	@ 0x60
 800bc16:	d10e      	bne.n	800bc36 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	2220      	movs	r2, #32
 800bc1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	2200      	movs	r2, #0
 800bc24:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800bc26:	687b      	ldr	r3, [r7, #4]
 800bc28:	2200      	movs	r2, #0
 800bc2a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800bc2e:	6878      	ldr	r0, [r7, #4]
 800bc30:	f7fe fbc1 	bl	800a3b6 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800bc34:	e009      	b.n	800bc4a <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 800bc36:	687b      	ldr	r3, [r7, #4]
 800bc38:	2200      	movs	r2, #0
 800bc3a:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	2200      	movs	r2, #0
 800bc40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 800bc44:	6878      	ldr	r0, [r7, #4]
 800bc46:	f7f8 fd61 	bl	800470c <HAL_I2C_ErrorCallback>
}
 800bc4a:	bf00      	nop
 800bc4c:	3708      	adds	r7, #8
 800bc4e:	46bd      	mov	sp, r7
 800bc50:	bd80      	pop	{r7, pc}

0800bc52 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800bc52:	b480      	push	{r7}
 800bc54:	b083      	sub	sp, #12
 800bc56:	af00      	add	r7, sp, #0
 800bc58:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	681b      	ldr	r3, [r3, #0]
 800bc5e:	699b      	ldr	r3, [r3, #24]
 800bc60:	f003 0302 	and.w	r3, r3, #2
 800bc64:	2b02      	cmp	r3, #2
 800bc66:	d103      	bne.n	800bc70 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	681b      	ldr	r3, [r3, #0]
 800bc6c:	2200      	movs	r2, #0
 800bc6e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	681b      	ldr	r3, [r3, #0]
 800bc74:	699b      	ldr	r3, [r3, #24]
 800bc76:	f003 0301 	and.w	r3, r3, #1
 800bc7a:	2b01      	cmp	r3, #1
 800bc7c:	d007      	beq.n	800bc8e <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	681b      	ldr	r3, [r3, #0]
 800bc82:	699a      	ldr	r2, [r3, #24]
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	681b      	ldr	r3, [r3, #0]
 800bc88:	f042 0201 	orr.w	r2, r2, #1
 800bc8c:	619a      	str	r2, [r3, #24]
  }
}
 800bc8e:	bf00      	nop
 800bc90:	370c      	adds	r7, #12
 800bc92:	46bd      	mov	sp, r7
 800bc94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc98:	4770      	bx	lr

0800bc9a <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800bc9a:	b580      	push	{r7, lr}
 800bc9c:	b084      	sub	sp, #16
 800bc9e:	af00      	add	r7, sp, #0
 800bca0:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bca6:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 800bca8:	68fb      	ldr	r3, [r7, #12]
 800bcaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bcac:	2b00      	cmp	r3, #0
 800bcae:	d003      	beq.n	800bcb8 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800bcb0:	68fb      	ldr	r3, [r7, #12]
 800bcb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bcb4:	2200      	movs	r2, #0
 800bcb6:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 800bcb8:	68fb      	ldr	r3, [r7, #12]
 800bcba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bcbc:	2b00      	cmp	r3, #0
 800bcbe:	d003      	beq.n	800bcc8 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800bcc0:	68fb      	ldr	r3, [r7, #12]
 800bcc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bcc4:	2200      	movs	r2, #0
 800bcc6:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  I2C_TreatErrorCallback(hi2c);
 800bcc8:	68f8      	ldr	r0, [r7, #12]
 800bcca:	f7ff ff9b 	bl	800bc04 <I2C_TreatErrorCallback>
}
 800bcce:	bf00      	nop
 800bcd0:	3710      	adds	r7, #16
 800bcd2:	46bd      	mov	sp, r7
 800bcd4:	bd80      	pop	{r7, pc}

0800bcd6 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800bcd6:	b580      	push	{r7, lr}
 800bcd8:	b084      	sub	sp, #16
 800bcda:	af00      	add	r7, sp, #0
 800bcdc:	60f8      	str	r0, [r7, #12]
 800bcde:	60b9      	str	r1, [r7, #8]
 800bce0:	603b      	str	r3, [r7, #0]
 800bce2:	4613      	mov	r3, r2
 800bce4:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800bce6:	e03b      	b.n	800bd60 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800bce8:	69ba      	ldr	r2, [r7, #24]
 800bcea:	6839      	ldr	r1, [r7, #0]
 800bcec:	68f8      	ldr	r0, [r7, #12]
 800bcee:	f000 f8d5 	bl	800be9c <I2C_IsErrorOccurred>
 800bcf2:	4603      	mov	r3, r0
 800bcf4:	2b00      	cmp	r3, #0
 800bcf6:	d001      	beq.n	800bcfc <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800bcf8:	2301      	movs	r3, #1
 800bcfa:	e041      	b.n	800bd80 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bcfc:	683b      	ldr	r3, [r7, #0]
 800bcfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bd02:	d02d      	beq.n	800bd60 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bd04:	f7fa fd50 	bl	80067a8 <HAL_GetTick>
 800bd08:	4602      	mov	r2, r0
 800bd0a:	69bb      	ldr	r3, [r7, #24]
 800bd0c:	1ad3      	subs	r3, r2, r3
 800bd0e:	683a      	ldr	r2, [r7, #0]
 800bd10:	429a      	cmp	r2, r3
 800bd12:	d302      	bcc.n	800bd1a <I2C_WaitOnFlagUntilTimeout+0x44>
 800bd14:	683b      	ldr	r3, [r7, #0]
 800bd16:	2b00      	cmp	r3, #0
 800bd18:	d122      	bne.n	800bd60 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800bd1a:	68fb      	ldr	r3, [r7, #12]
 800bd1c:	681b      	ldr	r3, [r3, #0]
 800bd1e:	699a      	ldr	r2, [r3, #24]
 800bd20:	68bb      	ldr	r3, [r7, #8]
 800bd22:	4013      	ands	r3, r2
 800bd24:	68ba      	ldr	r2, [r7, #8]
 800bd26:	429a      	cmp	r2, r3
 800bd28:	bf0c      	ite	eq
 800bd2a:	2301      	moveq	r3, #1
 800bd2c:	2300      	movne	r3, #0
 800bd2e:	b2db      	uxtb	r3, r3
 800bd30:	461a      	mov	r2, r3
 800bd32:	79fb      	ldrb	r3, [r7, #7]
 800bd34:	429a      	cmp	r2, r3
 800bd36:	d113      	bne.n	800bd60 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800bd38:	68fb      	ldr	r3, [r7, #12]
 800bd3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bd3c:	f043 0220 	orr.w	r2, r3, #32
 800bd40:	68fb      	ldr	r3, [r7, #12]
 800bd42:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800bd44:	68fb      	ldr	r3, [r7, #12]
 800bd46:	2220      	movs	r2, #32
 800bd48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800bd4c:	68fb      	ldr	r3, [r7, #12]
 800bd4e:	2200      	movs	r2, #0
 800bd50:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800bd54:	68fb      	ldr	r3, [r7, #12]
 800bd56:	2200      	movs	r2, #0
 800bd58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800bd5c:	2301      	movs	r3, #1
 800bd5e:	e00f      	b.n	800bd80 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800bd60:	68fb      	ldr	r3, [r7, #12]
 800bd62:	681b      	ldr	r3, [r3, #0]
 800bd64:	699a      	ldr	r2, [r3, #24]
 800bd66:	68bb      	ldr	r3, [r7, #8]
 800bd68:	4013      	ands	r3, r2
 800bd6a:	68ba      	ldr	r2, [r7, #8]
 800bd6c:	429a      	cmp	r2, r3
 800bd6e:	bf0c      	ite	eq
 800bd70:	2301      	moveq	r3, #1
 800bd72:	2300      	movne	r3, #0
 800bd74:	b2db      	uxtb	r3, r3
 800bd76:	461a      	mov	r2, r3
 800bd78:	79fb      	ldrb	r3, [r7, #7]
 800bd7a:	429a      	cmp	r2, r3
 800bd7c:	d0b4      	beq.n	800bce8 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800bd7e:	2300      	movs	r3, #0
}
 800bd80:	4618      	mov	r0, r3
 800bd82:	3710      	adds	r7, #16
 800bd84:	46bd      	mov	sp, r7
 800bd86:	bd80      	pop	{r7, pc}

0800bd88 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800bd88:	b580      	push	{r7, lr}
 800bd8a:	b084      	sub	sp, #16
 800bd8c:	af00      	add	r7, sp, #0
 800bd8e:	60f8      	str	r0, [r7, #12]
 800bd90:	60b9      	str	r1, [r7, #8]
 800bd92:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800bd94:	e033      	b.n	800bdfe <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800bd96:	687a      	ldr	r2, [r7, #4]
 800bd98:	68b9      	ldr	r1, [r7, #8]
 800bd9a:	68f8      	ldr	r0, [r7, #12]
 800bd9c:	f000 f87e 	bl	800be9c <I2C_IsErrorOccurred>
 800bda0:	4603      	mov	r3, r0
 800bda2:	2b00      	cmp	r3, #0
 800bda4:	d001      	beq.n	800bdaa <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800bda6:	2301      	movs	r3, #1
 800bda8:	e031      	b.n	800be0e <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bdaa:	68bb      	ldr	r3, [r7, #8]
 800bdac:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bdb0:	d025      	beq.n	800bdfe <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bdb2:	f7fa fcf9 	bl	80067a8 <HAL_GetTick>
 800bdb6:	4602      	mov	r2, r0
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	1ad3      	subs	r3, r2, r3
 800bdbc:	68ba      	ldr	r2, [r7, #8]
 800bdbe:	429a      	cmp	r2, r3
 800bdc0:	d302      	bcc.n	800bdc8 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800bdc2:	68bb      	ldr	r3, [r7, #8]
 800bdc4:	2b00      	cmp	r3, #0
 800bdc6:	d11a      	bne.n	800bdfe <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800bdc8:	68fb      	ldr	r3, [r7, #12]
 800bdca:	681b      	ldr	r3, [r3, #0]
 800bdcc:	699b      	ldr	r3, [r3, #24]
 800bdce:	f003 0302 	and.w	r3, r3, #2
 800bdd2:	2b02      	cmp	r3, #2
 800bdd4:	d013      	beq.n	800bdfe <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800bdd6:	68fb      	ldr	r3, [r7, #12]
 800bdd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bdda:	f043 0220 	orr.w	r2, r3, #32
 800bdde:	68fb      	ldr	r3, [r7, #12]
 800bde0:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800bde2:	68fb      	ldr	r3, [r7, #12]
 800bde4:	2220      	movs	r2, #32
 800bde6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800bdea:	68fb      	ldr	r3, [r7, #12]
 800bdec:	2200      	movs	r2, #0
 800bdee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800bdf2:	68fb      	ldr	r3, [r7, #12]
 800bdf4:	2200      	movs	r2, #0
 800bdf6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800bdfa:	2301      	movs	r3, #1
 800bdfc:	e007      	b.n	800be0e <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800bdfe:	68fb      	ldr	r3, [r7, #12]
 800be00:	681b      	ldr	r3, [r3, #0]
 800be02:	699b      	ldr	r3, [r3, #24]
 800be04:	f003 0302 	and.w	r3, r3, #2
 800be08:	2b02      	cmp	r3, #2
 800be0a:	d1c4      	bne.n	800bd96 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800be0c:	2300      	movs	r3, #0
}
 800be0e:	4618      	mov	r0, r3
 800be10:	3710      	adds	r7, #16
 800be12:	46bd      	mov	sp, r7
 800be14:	bd80      	pop	{r7, pc}

0800be16 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800be16:	b580      	push	{r7, lr}
 800be18:	b084      	sub	sp, #16
 800be1a:	af00      	add	r7, sp, #0
 800be1c:	60f8      	str	r0, [r7, #12]
 800be1e:	60b9      	str	r1, [r7, #8]
 800be20:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800be22:	e02f      	b.n	800be84 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800be24:	687a      	ldr	r2, [r7, #4]
 800be26:	68b9      	ldr	r1, [r7, #8]
 800be28:	68f8      	ldr	r0, [r7, #12]
 800be2a:	f000 f837 	bl	800be9c <I2C_IsErrorOccurred>
 800be2e:	4603      	mov	r3, r0
 800be30:	2b00      	cmp	r3, #0
 800be32:	d001      	beq.n	800be38 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800be34:	2301      	movs	r3, #1
 800be36:	e02d      	b.n	800be94 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800be38:	f7fa fcb6 	bl	80067a8 <HAL_GetTick>
 800be3c:	4602      	mov	r2, r0
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	1ad3      	subs	r3, r2, r3
 800be42:	68ba      	ldr	r2, [r7, #8]
 800be44:	429a      	cmp	r2, r3
 800be46:	d302      	bcc.n	800be4e <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800be48:	68bb      	ldr	r3, [r7, #8]
 800be4a:	2b00      	cmp	r3, #0
 800be4c:	d11a      	bne.n	800be84 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800be4e:	68fb      	ldr	r3, [r7, #12]
 800be50:	681b      	ldr	r3, [r3, #0]
 800be52:	699b      	ldr	r3, [r3, #24]
 800be54:	f003 0320 	and.w	r3, r3, #32
 800be58:	2b20      	cmp	r3, #32
 800be5a:	d013      	beq.n	800be84 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800be5c:	68fb      	ldr	r3, [r7, #12]
 800be5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800be60:	f043 0220 	orr.w	r2, r3, #32
 800be64:	68fb      	ldr	r3, [r7, #12]
 800be66:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800be68:	68fb      	ldr	r3, [r7, #12]
 800be6a:	2220      	movs	r2, #32
 800be6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800be70:	68fb      	ldr	r3, [r7, #12]
 800be72:	2200      	movs	r2, #0
 800be74:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800be78:	68fb      	ldr	r3, [r7, #12]
 800be7a:	2200      	movs	r2, #0
 800be7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800be80:	2301      	movs	r3, #1
 800be82:	e007      	b.n	800be94 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800be84:	68fb      	ldr	r3, [r7, #12]
 800be86:	681b      	ldr	r3, [r3, #0]
 800be88:	699b      	ldr	r3, [r3, #24]
 800be8a:	f003 0320 	and.w	r3, r3, #32
 800be8e:	2b20      	cmp	r3, #32
 800be90:	d1c8      	bne.n	800be24 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800be92:	2300      	movs	r3, #0
}
 800be94:	4618      	mov	r0, r3
 800be96:	3710      	adds	r7, #16
 800be98:	46bd      	mov	sp, r7
 800be9a:	bd80      	pop	{r7, pc}

0800be9c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800be9c:	b580      	push	{r7, lr}
 800be9e:	b08a      	sub	sp, #40	@ 0x28
 800bea0:	af00      	add	r7, sp, #0
 800bea2:	60f8      	str	r0, [r7, #12]
 800bea4:	60b9      	str	r1, [r7, #8]
 800bea6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800bea8:	2300      	movs	r3, #0
 800beaa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800beae:	68fb      	ldr	r3, [r7, #12]
 800beb0:	681b      	ldr	r3, [r3, #0]
 800beb2:	699b      	ldr	r3, [r3, #24]
 800beb4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800beb6:	2300      	movs	r3, #0
 800beb8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800bebe:	69bb      	ldr	r3, [r7, #24]
 800bec0:	f003 0310 	and.w	r3, r3, #16
 800bec4:	2b00      	cmp	r3, #0
 800bec6:	d068      	beq.n	800bf9a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800bec8:	68fb      	ldr	r3, [r7, #12]
 800beca:	681b      	ldr	r3, [r3, #0]
 800becc:	2210      	movs	r2, #16
 800bece:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800bed0:	e049      	b.n	800bf66 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800bed2:	68bb      	ldr	r3, [r7, #8]
 800bed4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bed8:	d045      	beq.n	800bf66 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800beda:	f7fa fc65 	bl	80067a8 <HAL_GetTick>
 800bede:	4602      	mov	r2, r0
 800bee0:	69fb      	ldr	r3, [r7, #28]
 800bee2:	1ad3      	subs	r3, r2, r3
 800bee4:	68ba      	ldr	r2, [r7, #8]
 800bee6:	429a      	cmp	r2, r3
 800bee8:	d302      	bcc.n	800bef0 <I2C_IsErrorOccurred+0x54>
 800beea:	68bb      	ldr	r3, [r7, #8]
 800beec:	2b00      	cmp	r3, #0
 800beee:	d13a      	bne.n	800bf66 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800bef0:	68fb      	ldr	r3, [r7, #12]
 800bef2:	681b      	ldr	r3, [r3, #0]
 800bef4:	685b      	ldr	r3, [r3, #4]
 800bef6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800befa:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800befc:	68fb      	ldr	r3, [r7, #12]
 800befe:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800bf02:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800bf04:	68fb      	ldr	r3, [r7, #12]
 800bf06:	681b      	ldr	r3, [r3, #0]
 800bf08:	699b      	ldr	r3, [r3, #24]
 800bf0a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800bf0e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bf12:	d121      	bne.n	800bf58 <I2C_IsErrorOccurred+0xbc>
 800bf14:	697b      	ldr	r3, [r7, #20]
 800bf16:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800bf1a:	d01d      	beq.n	800bf58 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800bf1c:	7cfb      	ldrb	r3, [r7, #19]
 800bf1e:	2b20      	cmp	r3, #32
 800bf20:	d01a      	beq.n	800bf58 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800bf22:	68fb      	ldr	r3, [r7, #12]
 800bf24:	681b      	ldr	r3, [r3, #0]
 800bf26:	685a      	ldr	r2, [r3, #4]
 800bf28:	68fb      	ldr	r3, [r7, #12]
 800bf2a:	681b      	ldr	r3, [r3, #0]
 800bf2c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800bf30:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800bf32:	f7fa fc39 	bl	80067a8 <HAL_GetTick>
 800bf36:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800bf38:	e00e      	b.n	800bf58 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800bf3a:	f7fa fc35 	bl	80067a8 <HAL_GetTick>
 800bf3e:	4602      	mov	r2, r0
 800bf40:	69fb      	ldr	r3, [r7, #28]
 800bf42:	1ad3      	subs	r3, r2, r3
 800bf44:	2b19      	cmp	r3, #25
 800bf46:	d907      	bls.n	800bf58 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800bf48:	6a3b      	ldr	r3, [r7, #32]
 800bf4a:	f043 0320 	orr.w	r3, r3, #32
 800bf4e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800bf50:	2301      	movs	r3, #1
 800bf52:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800bf56:	e006      	b.n	800bf66 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800bf58:	68fb      	ldr	r3, [r7, #12]
 800bf5a:	681b      	ldr	r3, [r3, #0]
 800bf5c:	699b      	ldr	r3, [r3, #24]
 800bf5e:	f003 0320 	and.w	r3, r3, #32
 800bf62:	2b20      	cmp	r3, #32
 800bf64:	d1e9      	bne.n	800bf3a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800bf66:	68fb      	ldr	r3, [r7, #12]
 800bf68:	681b      	ldr	r3, [r3, #0]
 800bf6a:	699b      	ldr	r3, [r3, #24]
 800bf6c:	f003 0320 	and.w	r3, r3, #32
 800bf70:	2b20      	cmp	r3, #32
 800bf72:	d003      	beq.n	800bf7c <I2C_IsErrorOccurred+0xe0>
 800bf74:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bf78:	2b00      	cmp	r3, #0
 800bf7a:	d0aa      	beq.n	800bed2 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800bf7c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bf80:	2b00      	cmp	r3, #0
 800bf82:	d103      	bne.n	800bf8c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800bf84:	68fb      	ldr	r3, [r7, #12]
 800bf86:	681b      	ldr	r3, [r3, #0]
 800bf88:	2220      	movs	r2, #32
 800bf8a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800bf8c:	6a3b      	ldr	r3, [r7, #32]
 800bf8e:	f043 0304 	orr.w	r3, r3, #4
 800bf92:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800bf94:	2301      	movs	r3, #1
 800bf96:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800bf9a:	68fb      	ldr	r3, [r7, #12]
 800bf9c:	681b      	ldr	r3, [r3, #0]
 800bf9e:	699b      	ldr	r3, [r3, #24]
 800bfa0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800bfa2:	69bb      	ldr	r3, [r7, #24]
 800bfa4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bfa8:	2b00      	cmp	r3, #0
 800bfaa:	d00b      	beq.n	800bfc4 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800bfac:	6a3b      	ldr	r3, [r7, #32]
 800bfae:	f043 0301 	orr.w	r3, r3, #1
 800bfb2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800bfb4:	68fb      	ldr	r3, [r7, #12]
 800bfb6:	681b      	ldr	r3, [r3, #0]
 800bfb8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800bfbc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800bfbe:	2301      	movs	r3, #1
 800bfc0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800bfc4:	69bb      	ldr	r3, [r7, #24]
 800bfc6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bfca:	2b00      	cmp	r3, #0
 800bfcc:	d00b      	beq.n	800bfe6 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800bfce:	6a3b      	ldr	r3, [r7, #32]
 800bfd0:	f043 0308 	orr.w	r3, r3, #8
 800bfd4:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800bfd6:	68fb      	ldr	r3, [r7, #12]
 800bfd8:	681b      	ldr	r3, [r3, #0]
 800bfda:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800bfde:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800bfe0:	2301      	movs	r3, #1
 800bfe2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800bfe6:	69bb      	ldr	r3, [r7, #24]
 800bfe8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800bfec:	2b00      	cmp	r3, #0
 800bfee:	d00b      	beq.n	800c008 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800bff0:	6a3b      	ldr	r3, [r7, #32]
 800bff2:	f043 0302 	orr.w	r3, r3, #2
 800bff6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800bff8:	68fb      	ldr	r3, [r7, #12]
 800bffa:	681b      	ldr	r3, [r3, #0]
 800bffc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c000:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800c002:	2301      	movs	r3, #1
 800c004:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800c008:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c00c:	2b00      	cmp	r3, #0
 800c00e:	d01c      	beq.n	800c04a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800c010:	68f8      	ldr	r0, [r7, #12]
 800c012:	f7ff fe1e 	bl	800bc52 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800c016:	68fb      	ldr	r3, [r7, #12]
 800c018:	681b      	ldr	r3, [r3, #0]
 800c01a:	6859      	ldr	r1, [r3, #4]
 800c01c:	68fb      	ldr	r3, [r7, #12]
 800c01e:	681a      	ldr	r2, [r3, #0]
 800c020:	4b0d      	ldr	r3, [pc, #52]	@ (800c058 <I2C_IsErrorOccurred+0x1bc>)
 800c022:	400b      	ands	r3, r1
 800c024:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800c026:	68fb      	ldr	r3, [r7, #12]
 800c028:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c02a:	6a3b      	ldr	r3, [r7, #32]
 800c02c:	431a      	orrs	r2, r3
 800c02e:	68fb      	ldr	r3, [r7, #12]
 800c030:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800c032:	68fb      	ldr	r3, [r7, #12]
 800c034:	2220      	movs	r2, #32
 800c036:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800c03a:	68fb      	ldr	r3, [r7, #12]
 800c03c:	2200      	movs	r2, #0
 800c03e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c042:	68fb      	ldr	r3, [r7, #12]
 800c044:	2200      	movs	r2, #0
 800c046:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800c04a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800c04e:	4618      	mov	r0, r3
 800c050:	3728      	adds	r7, #40	@ 0x28
 800c052:	46bd      	mov	sp, r7
 800c054:	bd80      	pop	{r7, pc}
 800c056:	bf00      	nop
 800c058:	fe00e800 	.word	0xfe00e800

0800c05c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800c05c:	b480      	push	{r7}
 800c05e:	b087      	sub	sp, #28
 800c060:	af00      	add	r7, sp, #0
 800c062:	60f8      	str	r0, [r7, #12]
 800c064:	607b      	str	r3, [r7, #4]
 800c066:	460b      	mov	r3, r1
 800c068:	817b      	strh	r3, [r7, #10]
 800c06a:	4613      	mov	r3, r2
 800c06c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800c06e:	897b      	ldrh	r3, [r7, #10]
 800c070:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800c074:	7a7b      	ldrb	r3, [r7, #9]
 800c076:	041b      	lsls	r3, r3, #16
 800c078:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800c07c:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800c07e:	687b      	ldr	r3, [r7, #4]
 800c080:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800c082:	6a3b      	ldr	r3, [r7, #32]
 800c084:	4313      	orrs	r3, r2
 800c086:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c08a:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800c08c:	68fb      	ldr	r3, [r7, #12]
 800c08e:	681b      	ldr	r3, [r3, #0]
 800c090:	685a      	ldr	r2, [r3, #4]
 800c092:	6a3b      	ldr	r3, [r7, #32]
 800c094:	0d5b      	lsrs	r3, r3, #21
 800c096:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800c09a:	4b08      	ldr	r3, [pc, #32]	@ (800c0bc <I2C_TransferConfig+0x60>)
 800c09c:	430b      	orrs	r3, r1
 800c09e:	43db      	mvns	r3, r3
 800c0a0:	ea02 0103 	and.w	r1, r2, r3
 800c0a4:	68fb      	ldr	r3, [r7, #12]
 800c0a6:	681b      	ldr	r3, [r3, #0]
 800c0a8:	697a      	ldr	r2, [r7, #20]
 800c0aa:	430a      	orrs	r2, r1
 800c0ac:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800c0ae:	bf00      	nop
 800c0b0:	371c      	adds	r7, #28
 800c0b2:	46bd      	mov	sp, r7
 800c0b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0b8:	4770      	bx	lr
 800c0ba:	bf00      	nop
 800c0bc:	03ff63ff 	.word	0x03ff63ff

0800c0c0 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800c0c0:	b480      	push	{r7}
 800c0c2:	b085      	sub	sp, #20
 800c0c4:	af00      	add	r7, sp, #0
 800c0c6:	6078      	str	r0, [r7, #4]
 800c0c8:	460b      	mov	r3, r1
 800c0ca:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800c0cc:	2300      	movs	r3, #0
 800c0ce:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 800c0d0:	687b      	ldr	r3, [r7, #4]
 800c0d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c0d4:	4a39      	ldr	r2, [pc, #228]	@ (800c1bc <I2C_Enable_IRQ+0xfc>)
 800c0d6:	4293      	cmp	r3, r2
 800c0d8:	d032      	beq.n	800c140 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 800c0de:	4a38      	ldr	r2, [pc, #224]	@ (800c1c0 <I2C_Enable_IRQ+0x100>)
 800c0e0:	4293      	cmp	r3, r2
 800c0e2:	d02d      	beq.n	800c140 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 800c0e8:	4a36      	ldr	r2, [pc, #216]	@ (800c1c4 <I2C_Enable_IRQ+0x104>)
 800c0ea:	4293      	cmp	r3, r2
 800c0ec:	d028      	beq.n	800c140 <I2C_Enable_IRQ+0x80>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800c0ee:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800c0f2:	2b00      	cmp	r3, #0
 800c0f4:	da03      	bge.n	800c0fe <I2C_Enable_IRQ+0x3e>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800c0f6:	68fb      	ldr	r3, [r7, #12]
 800c0f8:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800c0fc:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800c0fe:	887b      	ldrh	r3, [r7, #2]
 800c100:	f003 0301 	and.w	r3, r3, #1
 800c104:	2b00      	cmp	r3, #0
 800c106:	d003      	beq.n	800c110 <I2C_Enable_IRQ+0x50>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800c108:	68fb      	ldr	r3, [r7, #12]
 800c10a:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 800c10e:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800c110:	887b      	ldrh	r3, [r7, #2]
 800c112:	f003 0302 	and.w	r3, r3, #2
 800c116:	2b00      	cmp	r3, #0
 800c118:	d003      	beq.n	800c122 <I2C_Enable_IRQ+0x62>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800c11a:	68fb      	ldr	r3, [r7, #12]
 800c11c:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 800c120:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 800c122:	887b      	ldrh	r3, [r7, #2]
 800c124:	2b10      	cmp	r3, #16
 800c126:	d103      	bne.n	800c130 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800c128:	68fb      	ldr	r3, [r7, #12]
 800c12a:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 800c12e:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800c130:	887b      	ldrh	r3, [r7, #2]
 800c132:	2b20      	cmp	r3, #32
 800c134:	d133      	bne.n	800c19e <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 800c136:	68fb      	ldr	r3, [r7, #12]
 800c138:	f043 0320 	orr.w	r3, r3, #32
 800c13c:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800c13e:	e02e      	b.n	800c19e <I2C_Enable_IRQ+0xde>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800c140:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800c144:	2b00      	cmp	r3, #0
 800c146:	da03      	bge.n	800c150 <I2C_Enable_IRQ+0x90>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800c148:	68fb      	ldr	r3, [r7, #12]
 800c14a:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800c14e:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800c150:	887b      	ldrh	r3, [r7, #2]
 800c152:	f003 0301 	and.w	r3, r3, #1
 800c156:	2b00      	cmp	r3, #0
 800c158:	d003      	beq.n	800c162 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800c15a:	68fb      	ldr	r3, [r7, #12]
 800c15c:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 800c160:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800c162:	887b      	ldrh	r3, [r7, #2]
 800c164:	f003 0302 	and.w	r3, r3, #2
 800c168:	2b00      	cmp	r3, #0
 800c16a:	d003      	beq.n	800c174 <I2C_Enable_IRQ+0xb4>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800c16c:	68fb      	ldr	r3, [r7, #12]
 800c16e:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 800c172:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 800c174:	887b      	ldrh	r3, [r7, #2]
 800c176:	2b10      	cmp	r3, #16
 800c178:	d103      	bne.n	800c182 <I2C_Enable_IRQ+0xc2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800c17a:	68fb      	ldr	r3, [r7, #12]
 800c17c:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 800c180:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800c182:	887b      	ldrh	r3, [r7, #2]
 800c184:	2b20      	cmp	r3, #32
 800c186:	d103      	bne.n	800c190 <I2C_Enable_IRQ+0xd0>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 800c188:	68fb      	ldr	r3, [r7, #12]
 800c18a:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800c18e:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800c190:	887b      	ldrh	r3, [r7, #2]
 800c192:	2b40      	cmp	r3, #64	@ 0x40
 800c194:	d103      	bne.n	800c19e <I2C_Enable_IRQ+0xde>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 800c196:	68fb      	ldr	r3, [r7, #12]
 800c198:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c19c:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 800c19e:	687b      	ldr	r3, [r7, #4]
 800c1a0:	681b      	ldr	r3, [r3, #0]
 800c1a2:	6819      	ldr	r1, [r3, #0]
 800c1a4:	687b      	ldr	r3, [r7, #4]
 800c1a6:	681b      	ldr	r3, [r3, #0]
 800c1a8:	68fa      	ldr	r2, [r7, #12]
 800c1aa:	430a      	orrs	r2, r1
 800c1ac:	601a      	str	r2, [r3, #0]
}
 800c1ae:	bf00      	nop
 800c1b0:	3714      	adds	r7, #20
 800c1b2:	46bd      	mov	sp, r7
 800c1b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1b8:	4770      	bx	lr
 800c1ba:	bf00      	nop
 800c1bc:	0800a839 	.word	0x0800a839
 800c1c0:	0800ac81 	.word	0x0800ac81
 800c1c4:	0800aa21 	.word	0x0800aa21

0800c1c8 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800c1c8:	b480      	push	{r7}
 800c1ca:	b085      	sub	sp, #20
 800c1cc:	af00      	add	r7, sp, #0
 800c1ce:	6078      	str	r0, [r7, #4]
 800c1d0:	460b      	mov	r3, r1
 800c1d2:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800c1d4:	2300      	movs	r3, #0
 800c1d6:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800c1d8:	887b      	ldrh	r3, [r7, #2]
 800c1da:	f003 0301 	and.w	r3, r3, #1
 800c1de:	2b00      	cmp	r3, #0
 800c1e0:	d00f      	beq.n	800c202 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 800c1e2:	68fb      	ldr	r3, [r7, #12]
 800c1e4:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 800c1e8:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c1f0:	b2db      	uxtb	r3, r3
 800c1f2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800c1f6:	2b28      	cmp	r3, #40	@ 0x28
 800c1f8:	d003      	beq.n	800c202 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800c1fa:	68fb      	ldr	r3, [r7, #12]
 800c1fc:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 800c200:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800c202:	887b      	ldrh	r3, [r7, #2]
 800c204:	f003 0302 	and.w	r3, r3, #2
 800c208:	2b00      	cmp	r3, #0
 800c20a:	d00f      	beq.n	800c22c <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 800c20c:	68fb      	ldr	r3, [r7, #12]
 800c20e:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 800c212:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c21a:	b2db      	uxtb	r3, r3
 800c21c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800c220:	2b28      	cmp	r3, #40	@ 0x28
 800c222:	d003      	beq.n	800c22c <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800c224:	68fb      	ldr	r3, [r7, #12]
 800c226:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 800c22a:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800c22c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800c230:	2b00      	cmp	r3, #0
 800c232:	da03      	bge.n	800c23c <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800c234:	68fb      	ldr	r3, [r7, #12]
 800c236:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800c23a:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 800c23c:	887b      	ldrh	r3, [r7, #2]
 800c23e:	2b10      	cmp	r3, #16
 800c240:	d103      	bne.n	800c24a <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800c242:	68fb      	ldr	r3, [r7, #12]
 800c244:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 800c248:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 800c24a:	887b      	ldrh	r3, [r7, #2]
 800c24c:	2b20      	cmp	r3, #32
 800c24e:	d103      	bne.n	800c258 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 800c250:	68fb      	ldr	r3, [r7, #12]
 800c252:	f043 0320 	orr.w	r3, r3, #32
 800c256:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800c258:	887b      	ldrh	r3, [r7, #2]
 800c25a:	2b40      	cmp	r3, #64	@ 0x40
 800c25c:	d103      	bne.n	800c266 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 800c25e:	68fb      	ldr	r3, [r7, #12]
 800c260:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c264:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800c266:	687b      	ldr	r3, [r7, #4]
 800c268:	681b      	ldr	r3, [r3, #0]
 800c26a:	6819      	ldr	r1, [r3, #0]
 800c26c:	68fb      	ldr	r3, [r7, #12]
 800c26e:	43da      	mvns	r2, r3
 800c270:	687b      	ldr	r3, [r7, #4]
 800c272:	681b      	ldr	r3, [r3, #0]
 800c274:	400a      	ands	r2, r1
 800c276:	601a      	str	r2, [r3, #0]
}
 800c278:	bf00      	nop
 800c27a:	3714      	adds	r7, #20
 800c27c:	46bd      	mov	sp, r7
 800c27e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c282:	4770      	bx	lr

0800c284 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800c284:	b580      	push	{r7, lr}
 800c286:	b086      	sub	sp, #24
 800c288:	af02      	add	r7, sp, #8
 800c28a:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	2b00      	cmp	r3, #0
 800c290:	d101      	bne.n	800c296 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800c292:	2301      	movs	r3, #1
 800c294:	e0fe      	b.n	800c494 <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800c296:	687b      	ldr	r3, [r7, #4]
 800c298:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800c29c:	b2db      	uxtb	r3, r3
 800c29e:	2b00      	cmp	r3, #0
 800c2a0:	d106      	bne.n	800c2b0 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	2200      	movs	r2, #0
 800c2a6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800c2aa:	6878      	ldr	r0, [r7, #4]
 800c2ac:	f00b ffde 	bl	801826c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	2203      	movs	r2, #3
 800c2b4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	681b      	ldr	r3, [r3, #0]
 800c2bc:	4618      	mov	r0, r3
 800c2be:	f008 fb9e 	bl	80149fe <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	6818      	ldr	r0, [r3, #0]
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	7c1a      	ldrb	r2, [r3, #16]
 800c2ca:	f88d 2000 	strb.w	r2, [sp]
 800c2ce:	3304      	adds	r3, #4
 800c2d0:	cb0e      	ldmia	r3, {r1, r2, r3}
 800c2d2:	f008 fa6f 	bl	80147b4 <USB_CoreInit>
 800c2d6:	4603      	mov	r3, r0
 800c2d8:	2b00      	cmp	r3, #0
 800c2da:	d005      	beq.n	800c2e8 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	2202      	movs	r2, #2
 800c2e0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800c2e4:	2301      	movs	r3, #1
 800c2e6:	e0d5      	b.n	800c494 <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800c2e8:	687b      	ldr	r3, [r7, #4]
 800c2ea:	681b      	ldr	r3, [r3, #0]
 800c2ec:	2100      	movs	r1, #0
 800c2ee:	4618      	mov	r0, r3
 800c2f0:	f008 fb96 	bl	8014a20 <USB_SetCurrentMode>
 800c2f4:	4603      	mov	r3, r0
 800c2f6:	2b00      	cmp	r3, #0
 800c2f8:	d005      	beq.n	800c306 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800c2fa:	687b      	ldr	r3, [r7, #4]
 800c2fc:	2202      	movs	r2, #2
 800c2fe:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800c302:	2301      	movs	r3, #1
 800c304:	e0c6      	b.n	800c494 <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c306:	2300      	movs	r3, #0
 800c308:	73fb      	strb	r3, [r7, #15]
 800c30a:	e04a      	b.n	800c3a2 <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800c30c:	7bfa      	ldrb	r2, [r7, #15]
 800c30e:	6879      	ldr	r1, [r7, #4]
 800c310:	4613      	mov	r3, r2
 800c312:	00db      	lsls	r3, r3, #3
 800c314:	4413      	add	r3, r2
 800c316:	009b      	lsls	r3, r3, #2
 800c318:	440b      	add	r3, r1
 800c31a:	3315      	adds	r3, #21
 800c31c:	2201      	movs	r2, #1
 800c31e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800c320:	7bfa      	ldrb	r2, [r7, #15]
 800c322:	6879      	ldr	r1, [r7, #4]
 800c324:	4613      	mov	r3, r2
 800c326:	00db      	lsls	r3, r3, #3
 800c328:	4413      	add	r3, r2
 800c32a:	009b      	lsls	r3, r3, #2
 800c32c:	440b      	add	r3, r1
 800c32e:	3314      	adds	r3, #20
 800c330:	7bfa      	ldrb	r2, [r7, #15]
 800c332:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800c334:	7bfa      	ldrb	r2, [r7, #15]
 800c336:	7bfb      	ldrb	r3, [r7, #15]
 800c338:	b298      	uxth	r0, r3
 800c33a:	6879      	ldr	r1, [r7, #4]
 800c33c:	4613      	mov	r3, r2
 800c33e:	00db      	lsls	r3, r3, #3
 800c340:	4413      	add	r3, r2
 800c342:	009b      	lsls	r3, r3, #2
 800c344:	440b      	add	r3, r1
 800c346:	332e      	adds	r3, #46	@ 0x2e
 800c348:	4602      	mov	r2, r0
 800c34a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800c34c:	7bfa      	ldrb	r2, [r7, #15]
 800c34e:	6879      	ldr	r1, [r7, #4]
 800c350:	4613      	mov	r3, r2
 800c352:	00db      	lsls	r3, r3, #3
 800c354:	4413      	add	r3, r2
 800c356:	009b      	lsls	r3, r3, #2
 800c358:	440b      	add	r3, r1
 800c35a:	3318      	adds	r3, #24
 800c35c:	2200      	movs	r2, #0
 800c35e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800c360:	7bfa      	ldrb	r2, [r7, #15]
 800c362:	6879      	ldr	r1, [r7, #4]
 800c364:	4613      	mov	r3, r2
 800c366:	00db      	lsls	r3, r3, #3
 800c368:	4413      	add	r3, r2
 800c36a:	009b      	lsls	r3, r3, #2
 800c36c:	440b      	add	r3, r1
 800c36e:	331c      	adds	r3, #28
 800c370:	2200      	movs	r2, #0
 800c372:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800c374:	7bfa      	ldrb	r2, [r7, #15]
 800c376:	6879      	ldr	r1, [r7, #4]
 800c378:	4613      	mov	r3, r2
 800c37a:	00db      	lsls	r3, r3, #3
 800c37c:	4413      	add	r3, r2
 800c37e:	009b      	lsls	r3, r3, #2
 800c380:	440b      	add	r3, r1
 800c382:	3320      	adds	r3, #32
 800c384:	2200      	movs	r2, #0
 800c386:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800c388:	7bfa      	ldrb	r2, [r7, #15]
 800c38a:	6879      	ldr	r1, [r7, #4]
 800c38c:	4613      	mov	r3, r2
 800c38e:	00db      	lsls	r3, r3, #3
 800c390:	4413      	add	r3, r2
 800c392:	009b      	lsls	r3, r3, #2
 800c394:	440b      	add	r3, r1
 800c396:	3324      	adds	r3, #36	@ 0x24
 800c398:	2200      	movs	r2, #0
 800c39a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c39c:	7bfb      	ldrb	r3, [r7, #15]
 800c39e:	3301      	adds	r3, #1
 800c3a0:	73fb      	strb	r3, [r7, #15]
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	791b      	ldrb	r3, [r3, #4]
 800c3a6:	7bfa      	ldrb	r2, [r7, #15]
 800c3a8:	429a      	cmp	r2, r3
 800c3aa:	d3af      	bcc.n	800c30c <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c3ac:	2300      	movs	r3, #0
 800c3ae:	73fb      	strb	r3, [r7, #15]
 800c3b0:	e044      	b.n	800c43c <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800c3b2:	7bfa      	ldrb	r2, [r7, #15]
 800c3b4:	6879      	ldr	r1, [r7, #4]
 800c3b6:	4613      	mov	r3, r2
 800c3b8:	00db      	lsls	r3, r3, #3
 800c3ba:	4413      	add	r3, r2
 800c3bc:	009b      	lsls	r3, r3, #2
 800c3be:	440b      	add	r3, r1
 800c3c0:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800c3c4:	2200      	movs	r2, #0
 800c3c6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800c3c8:	7bfa      	ldrb	r2, [r7, #15]
 800c3ca:	6879      	ldr	r1, [r7, #4]
 800c3cc:	4613      	mov	r3, r2
 800c3ce:	00db      	lsls	r3, r3, #3
 800c3d0:	4413      	add	r3, r2
 800c3d2:	009b      	lsls	r3, r3, #2
 800c3d4:	440b      	add	r3, r1
 800c3d6:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800c3da:	7bfa      	ldrb	r2, [r7, #15]
 800c3dc:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800c3de:	7bfa      	ldrb	r2, [r7, #15]
 800c3e0:	6879      	ldr	r1, [r7, #4]
 800c3e2:	4613      	mov	r3, r2
 800c3e4:	00db      	lsls	r3, r3, #3
 800c3e6:	4413      	add	r3, r2
 800c3e8:	009b      	lsls	r3, r3, #2
 800c3ea:	440b      	add	r3, r1
 800c3ec:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800c3f0:	2200      	movs	r2, #0
 800c3f2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800c3f4:	7bfa      	ldrb	r2, [r7, #15]
 800c3f6:	6879      	ldr	r1, [r7, #4]
 800c3f8:	4613      	mov	r3, r2
 800c3fa:	00db      	lsls	r3, r3, #3
 800c3fc:	4413      	add	r3, r2
 800c3fe:	009b      	lsls	r3, r3, #2
 800c400:	440b      	add	r3, r1
 800c402:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800c406:	2200      	movs	r2, #0
 800c408:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800c40a:	7bfa      	ldrb	r2, [r7, #15]
 800c40c:	6879      	ldr	r1, [r7, #4]
 800c40e:	4613      	mov	r3, r2
 800c410:	00db      	lsls	r3, r3, #3
 800c412:	4413      	add	r3, r2
 800c414:	009b      	lsls	r3, r3, #2
 800c416:	440b      	add	r3, r1
 800c418:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800c41c:	2200      	movs	r2, #0
 800c41e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800c420:	7bfa      	ldrb	r2, [r7, #15]
 800c422:	6879      	ldr	r1, [r7, #4]
 800c424:	4613      	mov	r3, r2
 800c426:	00db      	lsls	r3, r3, #3
 800c428:	4413      	add	r3, r2
 800c42a:	009b      	lsls	r3, r3, #2
 800c42c:	440b      	add	r3, r1
 800c42e:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800c432:	2200      	movs	r2, #0
 800c434:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c436:	7bfb      	ldrb	r3, [r7, #15]
 800c438:	3301      	adds	r3, #1
 800c43a:	73fb      	strb	r3, [r7, #15]
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	791b      	ldrb	r3, [r3, #4]
 800c440:	7bfa      	ldrb	r2, [r7, #15]
 800c442:	429a      	cmp	r2, r3
 800c444:	d3b5      	bcc.n	800c3b2 <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800c446:	687b      	ldr	r3, [r7, #4]
 800c448:	6818      	ldr	r0, [r3, #0]
 800c44a:	687b      	ldr	r3, [r7, #4]
 800c44c:	7c1a      	ldrb	r2, [r3, #16]
 800c44e:	f88d 2000 	strb.w	r2, [sp]
 800c452:	3304      	adds	r3, #4
 800c454:	cb0e      	ldmia	r3, {r1, r2, r3}
 800c456:	f008 fb2f 	bl	8014ab8 <USB_DevInit>
 800c45a:	4603      	mov	r3, r0
 800c45c:	2b00      	cmp	r3, #0
 800c45e:	d005      	beq.n	800c46c <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	2202      	movs	r2, #2
 800c464:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800c468:	2301      	movs	r3, #1
 800c46a:	e013      	b.n	800c494 <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 800c46c:	687b      	ldr	r3, [r7, #4]
 800c46e:	2200      	movs	r2, #0
 800c470:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800c472:	687b      	ldr	r3, [r7, #4]
 800c474:	2201      	movs	r2, #1
 800c476:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800c47a:	687b      	ldr	r3, [r7, #4]
 800c47c:	7b1b      	ldrb	r3, [r3, #12]
 800c47e:	2b01      	cmp	r3, #1
 800c480:	d102      	bne.n	800c488 <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800c482:	6878      	ldr	r0, [r7, #4]
 800c484:	f001 f96e 	bl	800d764 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	681b      	ldr	r3, [r3, #0]
 800c48c:	4618      	mov	r0, r3
 800c48e:	f009 fb72 	bl	8015b76 <USB_DevDisconnect>

  return HAL_OK;
 800c492:	2300      	movs	r3, #0
}
 800c494:	4618      	mov	r0, r3
 800c496:	3710      	adds	r7, #16
 800c498:	46bd      	mov	sp, r7
 800c49a:	bd80      	pop	{r7, pc}

0800c49c <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800c49c:	b580      	push	{r7, lr}
 800c49e:	b084      	sub	sp, #16
 800c4a0:	af00      	add	r7, sp, #0
 800c4a2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	681b      	ldr	r3, [r3, #0]
 800c4a8:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800c4aa:	687b      	ldr	r3, [r7, #4]
 800c4ac:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800c4b0:	2b01      	cmp	r3, #1
 800c4b2:	d101      	bne.n	800c4b8 <HAL_PCD_Start+0x1c>
 800c4b4:	2302      	movs	r3, #2
 800c4b6:	e022      	b.n	800c4fe <HAL_PCD_Start+0x62>
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	2201      	movs	r2, #1
 800c4bc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800c4c0:	68fb      	ldr	r3, [r7, #12]
 800c4c2:	68db      	ldr	r3, [r3, #12]
 800c4c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c4c8:	2b00      	cmp	r3, #0
 800c4ca:	d009      	beq.n	800c4e0 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 800c4cc:	687b      	ldr	r3, [r7, #4]
 800c4ce:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800c4d0:	2b01      	cmp	r3, #1
 800c4d2:	d105      	bne.n	800c4e0 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800c4d4:	68fb      	ldr	r3, [r7, #12]
 800c4d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c4d8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800c4dc:	68fb      	ldr	r3, [r7, #12]
 800c4de:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	681b      	ldr	r3, [r3, #0]
 800c4e4:	4618      	mov	r0, r3
 800c4e6:	f008 fa79 	bl	80149dc <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	681b      	ldr	r3, [r3, #0]
 800c4ee:	4618      	mov	r0, r3
 800c4f0:	f009 fb20 	bl	8015b34 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	2200      	movs	r2, #0
 800c4f8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800c4fc:	2300      	movs	r3, #0
}
 800c4fe:	4618      	mov	r0, r3
 800c500:	3710      	adds	r7, #16
 800c502:	46bd      	mov	sp, r7
 800c504:	bd80      	pop	{r7, pc}

0800c506 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800c506:	b590      	push	{r4, r7, lr}
 800c508:	b08d      	sub	sp, #52	@ 0x34
 800c50a:	af00      	add	r7, sp, #0
 800c50c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	681b      	ldr	r3, [r3, #0]
 800c512:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c514:	6a3b      	ldr	r3, [r7, #32]
 800c516:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	681b      	ldr	r3, [r3, #0]
 800c51c:	4618      	mov	r0, r3
 800c51e:	f009 fbde 	bl	8015cde <USB_GetMode>
 800c522:	4603      	mov	r3, r0
 800c524:	2b00      	cmp	r3, #0
 800c526:	f040 84b9 	bne.w	800ce9c <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	681b      	ldr	r3, [r3, #0]
 800c52e:	4618      	mov	r0, r3
 800c530:	f009 fb42 	bl	8015bb8 <USB_ReadInterrupts>
 800c534:	4603      	mov	r3, r0
 800c536:	2b00      	cmp	r3, #0
 800c538:	f000 84af 	beq.w	800ce9a <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800c53c:	69fb      	ldr	r3, [r7, #28]
 800c53e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c542:	689b      	ldr	r3, [r3, #8]
 800c544:	0a1b      	lsrs	r3, r3, #8
 800c546:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800c54a:	687b      	ldr	r3, [r7, #4]
 800c54c:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	681b      	ldr	r3, [r3, #0]
 800c554:	4618      	mov	r0, r3
 800c556:	f009 fb2f 	bl	8015bb8 <USB_ReadInterrupts>
 800c55a:	4603      	mov	r3, r0
 800c55c:	f003 0302 	and.w	r3, r3, #2
 800c560:	2b02      	cmp	r3, #2
 800c562:	d107      	bne.n	800c574 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800c564:	687b      	ldr	r3, [r7, #4]
 800c566:	681b      	ldr	r3, [r3, #0]
 800c568:	695a      	ldr	r2, [r3, #20]
 800c56a:	687b      	ldr	r3, [r7, #4]
 800c56c:	681b      	ldr	r3, [r3, #0]
 800c56e:	f002 0202 	and.w	r2, r2, #2
 800c572:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	681b      	ldr	r3, [r3, #0]
 800c578:	4618      	mov	r0, r3
 800c57a:	f009 fb1d 	bl	8015bb8 <USB_ReadInterrupts>
 800c57e:	4603      	mov	r3, r0
 800c580:	f003 0310 	and.w	r3, r3, #16
 800c584:	2b10      	cmp	r3, #16
 800c586:	d161      	bne.n	800c64c <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800c588:	687b      	ldr	r3, [r7, #4]
 800c58a:	681b      	ldr	r3, [r3, #0]
 800c58c:	699a      	ldr	r2, [r3, #24]
 800c58e:	687b      	ldr	r3, [r7, #4]
 800c590:	681b      	ldr	r3, [r3, #0]
 800c592:	f022 0210 	bic.w	r2, r2, #16
 800c596:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800c598:	6a3b      	ldr	r3, [r7, #32]
 800c59a:	6a1b      	ldr	r3, [r3, #32]
 800c59c:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800c59e:	69bb      	ldr	r3, [r7, #24]
 800c5a0:	f003 020f 	and.w	r2, r3, #15
 800c5a4:	4613      	mov	r3, r2
 800c5a6:	00db      	lsls	r3, r3, #3
 800c5a8:	4413      	add	r3, r2
 800c5aa:	009b      	lsls	r3, r3, #2
 800c5ac:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c5b0:	687a      	ldr	r2, [r7, #4]
 800c5b2:	4413      	add	r3, r2
 800c5b4:	3304      	adds	r3, #4
 800c5b6:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800c5b8:	69bb      	ldr	r3, [r7, #24]
 800c5ba:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800c5be:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800c5c2:	d124      	bne.n	800c60e <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800c5c4:	69ba      	ldr	r2, [r7, #24]
 800c5c6:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800c5ca:	4013      	ands	r3, r2
 800c5cc:	2b00      	cmp	r3, #0
 800c5ce:	d035      	beq.n	800c63c <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800c5d0:	697b      	ldr	r3, [r7, #20]
 800c5d2:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800c5d4:	69bb      	ldr	r3, [r7, #24]
 800c5d6:	091b      	lsrs	r3, r3, #4
 800c5d8:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800c5da:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c5de:	b29b      	uxth	r3, r3
 800c5e0:	461a      	mov	r2, r3
 800c5e2:	6a38      	ldr	r0, [r7, #32]
 800c5e4:	f009 f954 	bl	8015890 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800c5e8:	697b      	ldr	r3, [r7, #20]
 800c5ea:	68da      	ldr	r2, [r3, #12]
 800c5ec:	69bb      	ldr	r3, [r7, #24]
 800c5ee:	091b      	lsrs	r3, r3, #4
 800c5f0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c5f4:	441a      	add	r2, r3
 800c5f6:	697b      	ldr	r3, [r7, #20]
 800c5f8:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800c5fa:	697b      	ldr	r3, [r7, #20]
 800c5fc:	695a      	ldr	r2, [r3, #20]
 800c5fe:	69bb      	ldr	r3, [r7, #24]
 800c600:	091b      	lsrs	r3, r3, #4
 800c602:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c606:	441a      	add	r2, r3
 800c608:	697b      	ldr	r3, [r7, #20]
 800c60a:	615a      	str	r2, [r3, #20]
 800c60c:	e016      	b.n	800c63c <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800c60e:	69bb      	ldr	r3, [r7, #24]
 800c610:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800c614:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800c618:	d110      	bne.n	800c63c <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800c61a:	687b      	ldr	r3, [r7, #4]
 800c61c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800c620:	2208      	movs	r2, #8
 800c622:	4619      	mov	r1, r3
 800c624:	6a38      	ldr	r0, [r7, #32]
 800c626:	f009 f933 	bl	8015890 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800c62a:	697b      	ldr	r3, [r7, #20]
 800c62c:	695a      	ldr	r2, [r3, #20]
 800c62e:	69bb      	ldr	r3, [r7, #24]
 800c630:	091b      	lsrs	r3, r3, #4
 800c632:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c636:	441a      	add	r2, r3
 800c638:	697b      	ldr	r3, [r7, #20]
 800c63a:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	681b      	ldr	r3, [r3, #0]
 800c640:	699a      	ldr	r2, [r3, #24]
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	681b      	ldr	r3, [r3, #0]
 800c646:	f042 0210 	orr.w	r2, r2, #16
 800c64a:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800c64c:	687b      	ldr	r3, [r7, #4]
 800c64e:	681b      	ldr	r3, [r3, #0]
 800c650:	4618      	mov	r0, r3
 800c652:	f009 fab1 	bl	8015bb8 <USB_ReadInterrupts>
 800c656:	4603      	mov	r3, r0
 800c658:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800c65c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800c660:	f040 80a7 	bne.w	800c7b2 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800c664:	2300      	movs	r3, #0
 800c666:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800c668:	687b      	ldr	r3, [r7, #4]
 800c66a:	681b      	ldr	r3, [r3, #0]
 800c66c:	4618      	mov	r0, r3
 800c66e:	f009 fab6 	bl	8015bde <USB_ReadDevAllOutEpInterrupt>
 800c672:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800c674:	e099      	b.n	800c7aa <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800c676:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c678:	f003 0301 	and.w	r3, r3, #1
 800c67c:	2b00      	cmp	r3, #0
 800c67e:	f000 808e 	beq.w	800c79e <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800c682:	687b      	ldr	r3, [r7, #4]
 800c684:	681b      	ldr	r3, [r3, #0]
 800c686:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c688:	b2d2      	uxtb	r2, r2
 800c68a:	4611      	mov	r1, r2
 800c68c:	4618      	mov	r0, r3
 800c68e:	f009 fada 	bl	8015c46 <USB_ReadDevOutEPInterrupt>
 800c692:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800c694:	693b      	ldr	r3, [r7, #16]
 800c696:	f003 0301 	and.w	r3, r3, #1
 800c69a:	2b00      	cmp	r3, #0
 800c69c:	d00c      	beq.n	800c6b8 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800c69e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6a0:	015a      	lsls	r2, r3, #5
 800c6a2:	69fb      	ldr	r3, [r7, #28]
 800c6a4:	4413      	add	r3, r2
 800c6a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c6aa:	461a      	mov	r2, r3
 800c6ac:	2301      	movs	r3, #1
 800c6ae:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800c6b0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c6b2:	6878      	ldr	r0, [r7, #4]
 800c6b4:	f000 fed0 	bl	800d458 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800c6b8:	693b      	ldr	r3, [r7, #16]
 800c6ba:	f003 0308 	and.w	r3, r3, #8
 800c6be:	2b00      	cmp	r3, #0
 800c6c0:	d00c      	beq.n	800c6dc <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800c6c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6c4:	015a      	lsls	r2, r3, #5
 800c6c6:	69fb      	ldr	r3, [r7, #28]
 800c6c8:	4413      	add	r3, r2
 800c6ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c6ce:	461a      	mov	r2, r3
 800c6d0:	2308      	movs	r3, #8
 800c6d2:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800c6d4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c6d6:	6878      	ldr	r0, [r7, #4]
 800c6d8:	f000 ffa6 	bl	800d628 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800c6dc:	693b      	ldr	r3, [r7, #16]
 800c6de:	f003 0310 	and.w	r3, r3, #16
 800c6e2:	2b00      	cmp	r3, #0
 800c6e4:	d008      	beq.n	800c6f8 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800c6e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6e8:	015a      	lsls	r2, r3, #5
 800c6ea:	69fb      	ldr	r3, [r7, #28]
 800c6ec:	4413      	add	r3, r2
 800c6ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c6f2:	461a      	mov	r2, r3
 800c6f4:	2310      	movs	r3, #16
 800c6f6:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800c6f8:	693b      	ldr	r3, [r7, #16]
 800c6fa:	f003 0302 	and.w	r3, r3, #2
 800c6fe:	2b00      	cmp	r3, #0
 800c700:	d030      	beq.n	800c764 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800c702:	6a3b      	ldr	r3, [r7, #32]
 800c704:	695b      	ldr	r3, [r3, #20]
 800c706:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c70a:	2b80      	cmp	r3, #128	@ 0x80
 800c70c:	d109      	bne.n	800c722 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800c70e:	69fb      	ldr	r3, [r7, #28]
 800c710:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c714:	685b      	ldr	r3, [r3, #4]
 800c716:	69fa      	ldr	r2, [r7, #28]
 800c718:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c71c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800c720:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800c722:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c724:	4613      	mov	r3, r2
 800c726:	00db      	lsls	r3, r3, #3
 800c728:	4413      	add	r3, r2
 800c72a:	009b      	lsls	r3, r3, #2
 800c72c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c730:	687a      	ldr	r2, [r7, #4]
 800c732:	4413      	add	r3, r2
 800c734:	3304      	adds	r3, #4
 800c736:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800c738:	697b      	ldr	r3, [r7, #20]
 800c73a:	78db      	ldrb	r3, [r3, #3]
 800c73c:	2b01      	cmp	r3, #1
 800c73e:	d108      	bne.n	800c752 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800c740:	697b      	ldr	r3, [r7, #20]
 800c742:	2200      	movs	r2, #0
 800c744:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800c746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c748:	b2db      	uxtb	r3, r3
 800c74a:	4619      	mov	r1, r3
 800c74c:	6878      	ldr	r0, [r7, #4]
 800c74e:	f00b fec3 	bl	80184d8 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800c752:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c754:	015a      	lsls	r2, r3, #5
 800c756:	69fb      	ldr	r3, [r7, #28]
 800c758:	4413      	add	r3, r2
 800c75a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c75e:	461a      	mov	r2, r3
 800c760:	2302      	movs	r3, #2
 800c762:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800c764:	693b      	ldr	r3, [r7, #16]
 800c766:	f003 0320 	and.w	r3, r3, #32
 800c76a:	2b00      	cmp	r3, #0
 800c76c:	d008      	beq.n	800c780 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800c76e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c770:	015a      	lsls	r2, r3, #5
 800c772:	69fb      	ldr	r3, [r7, #28]
 800c774:	4413      	add	r3, r2
 800c776:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c77a:	461a      	mov	r2, r3
 800c77c:	2320      	movs	r3, #32
 800c77e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800c780:	693b      	ldr	r3, [r7, #16]
 800c782:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c786:	2b00      	cmp	r3, #0
 800c788:	d009      	beq.n	800c79e <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800c78a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c78c:	015a      	lsls	r2, r3, #5
 800c78e:	69fb      	ldr	r3, [r7, #28]
 800c790:	4413      	add	r3, r2
 800c792:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c796:	461a      	mov	r2, r3
 800c798:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800c79c:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800c79e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7a0:	3301      	adds	r3, #1
 800c7a2:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800c7a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c7a6:	085b      	lsrs	r3, r3, #1
 800c7a8:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800c7aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c7ac:	2b00      	cmp	r3, #0
 800c7ae:	f47f af62 	bne.w	800c676 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800c7b2:	687b      	ldr	r3, [r7, #4]
 800c7b4:	681b      	ldr	r3, [r3, #0]
 800c7b6:	4618      	mov	r0, r3
 800c7b8:	f009 f9fe 	bl	8015bb8 <USB_ReadInterrupts>
 800c7bc:	4603      	mov	r3, r0
 800c7be:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800c7c2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800c7c6:	f040 80db 	bne.w	800c980 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	681b      	ldr	r3, [r3, #0]
 800c7ce:	4618      	mov	r0, r3
 800c7d0:	f009 fa1f 	bl	8015c12 <USB_ReadDevAllInEpInterrupt>
 800c7d4:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800c7d6:	2300      	movs	r3, #0
 800c7d8:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800c7da:	e0cd      	b.n	800c978 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800c7dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c7de:	f003 0301 	and.w	r3, r3, #1
 800c7e2:	2b00      	cmp	r3, #0
 800c7e4:	f000 80c2 	beq.w	800c96c <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800c7e8:	687b      	ldr	r3, [r7, #4]
 800c7ea:	681b      	ldr	r3, [r3, #0]
 800c7ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c7ee:	b2d2      	uxtb	r2, r2
 800c7f0:	4611      	mov	r1, r2
 800c7f2:	4618      	mov	r0, r3
 800c7f4:	f009 fa45 	bl	8015c82 <USB_ReadDevInEPInterrupt>
 800c7f8:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800c7fa:	693b      	ldr	r3, [r7, #16]
 800c7fc:	f003 0301 	and.w	r3, r3, #1
 800c800:	2b00      	cmp	r3, #0
 800c802:	d057      	beq.n	800c8b4 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800c804:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c806:	f003 030f 	and.w	r3, r3, #15
 800c80a:	2201      	movs	r2, #1
 800c80c:	fa02 f303 	lsl.w	r3, r2, r3
 800c810:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800c812:	69fb      	ldr	r3, [r7, #28]
 800c814:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c818:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c81a:	68fb      	ldr	r3, [r7, #12]
 800c81c:	43db      	mvns	r3, r3
 800c81e:	69f9      	ldr	r1, [r7, #28]
 800c820:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c824:	4013      	ands	r3, r2
 800c826:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800c828:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c82a:	015a      	lsls	r2, r3, #5
 800c82c:	69fb      	ldr	r3, [r7, #28]
 800c82e:	4413      	add	r3, r2
 800c830:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c834:	461a      	mov	r2, r3
 800c836:	2301      	movs	r3, #1
 800c838:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	799b      	ldrb	r3, [r3, #6]
 800c83e:	2b01      	cmp	r3, #1
 800c840:	d132      	bne.n	800c8a8 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800c842:	6879      	ldr	r1, [r7, #4]
 800c844:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c846:	4613      	mov	r3, r2
 800c848:	00db      	lsls	r3, r3, #3
 800c84a:	4413      	add	r3, r2
 800c84c:	009b      	lsls	r3, r3, #2
 800c84e:	440b      	add	r3, r1
 800c850:	3320      	adds	r3, #32
 800c852:	6819      	ldr	r1, [r3, #0]
 800c854:	6878      	ldr	r0, [r7, #4]
 800c856:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c858:	4613      	mov	r3, r2
 800c85a:	00db      	lsls	r3, r3, #3
 800c85c:	4413      	add	r3, r2
 800c85e:	009b      	lsls	r3, r3, #2
 800c860:	4403      	add	r3, r0
 800c862:	331c      	adds	r3, #28
 800c864:	681b      	ldr	r3, [r3, #0]
 800c866:	4419      	add	r1, r3
 800c868:	6878      	ldr	r0, [r7, #4]
 800c86a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c86c:	4613      	mov	r3, r2
 800c86e:	00db      	lsls	r3, r3, #3
 800c870:	4413      	add	r3, r2
 800c872:	009b      	lsls	r3, r3, #2
 800c874:	4403      	add	r3, r0
 800c876:	3320      	adds	r3, #32
 800c878:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800c87a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c87c:	2b00      	cmp	r3, #0
 800c87e:	d113      	bne.n	800c8a8 <HAL_PCD_IRQHandler+0x3a2>
 800c880:	6879      	ldr	r1, [r7, #4]
 800c882:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c884:	4613      	mov	r3, r2
 800c886:	00db      	lsls	r3, r3, #3
 800c888:	4413      	add	r3, r2
 800c88a:	009b      	lsls	r3, r3, #2
 800c88c:	440b      	add	r3, r1
 800c88e:	3324      	adds	r3, #36	@ 0x24
 800c890:	681b      	ldr	r3, [r3, #0]
 800c892:	2b00      	cmp	r3, #0
 800c894:	d108      	bne.n	800c8a8 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800c896:	687b      	ldr	r3, [r7, #4]
 800c898:	6818      	ldr	r0, [r3, #0]
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800c8a0:	461a      	mov	r2, r3
 800c8a2:	2101      	movs	r1, #1
 800c8a4:	f009 fa4e 	bl	8015d44 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800c8a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8aa:	b2db      	uxtb	r3, r3
 800c8ac:	4619      	mov	r1, r3
 800c8ae:	6878      	ldr	r0, [r7, #4]
 800c8b0:	f00b fd8d 	bl	80183ce <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800c8b4:	693b      	ldr	r3, [r7, #16]
 800c8b6:	f003 0308 	and.w	r3, r3, #8
 800c8ba:	2b00      	cmp	r3, #0
 800c8bc:	d008      	beq.n	800c8d0 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800c8be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8c0:	015a      	lsls	r2, r3, #5
 800c8c2:	69fb      	ldr	r3, [r7, #28]
 800c8c4:	4413      	add	r3, r2
 800c8c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c8ca:	461a      	mov	r2, r3
 800c8cc:	2308      	movs	r3, #8
 800c8ce:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800c8d0:	693b      	ldr	r3, [r7, #16]
 800c8d2:	f003 0310 	and.w	r3, r3, #16
 800c8d6:	2b00      	cmp	r3, #0
 800c8d8:	d008      	beq.n	800c8ec <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800c8da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8dc:	015a      	lsls	r2, r3, #5
 800c8de:	69fb      	ldr	r3, [r7, #28]
 800c8e0:	4413      	add	r3, r2
 800c8e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c8e6:	461a      	mov	r2, r3
 800c8e8:	2310      	movs	r3, #16
 800c8ea:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800c8ec:	693b      	ldr	r3, [r7, #16]
 800c8ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c8f2:	2b00      	cmp	r3, #0
 800c8f4:	d008      	beq.n	800c908 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800c8f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8f8:	015a      	lsls	r2, r3, #5
 800c8fa:	69fb      	ldr	r3, [r7, #28]
 800c8fc:	4413      	add	r3, r2
 800c8fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c902:	461a      	mov	r2, r3
 800c904:	2340      	movs	r3, #64	@ 0x40
 800c906:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800c908:	693b      	ldr	r3, [r7, #16]
 800c90a:	f003 0302 	and.w	r3, r3, #2
 800c90e:	2b00      	cmp	r3, #0
 800c910:	d023      	beq.n	800c95a <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800c912:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c914:	6a38      	ldr	r0, [r7, #32]
 800c916:	f008 fa2d 	bl	8014d74 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800c91a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c91c:	4613      	mov	r3, r2
 800c91e:	00db      	lsls	r3, r3, #3
 800c920:	4413      	add	r3, r2
 800c922:	009b      	lsls	r3, r3, #2
 800c924:	3310      	adds	r3, #16
 800c926:	687a      	ldr	r2, [r7, #4]
 800c928:	4413      	add	r3, r2
 800c92a:	3304      	adds	r3, #4
 800c92c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800c92e:	697b      	ldr	r3, [r7, #20]
 800c930:	78db      	ldrb	r3, [r3, #3]
 800c932:	2b01      	cmp	r3, #1
 800c934:	d108      	bne.n	800c948 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800c936:	697b      	ldr	r3, [r7, #20]
 800c938:	2200      	movs	r2, #0
 800c93a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800c93c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c93e:	b2db      	uxtb	r3, r3
 800c940:	4619      	mov	r1, r3
 800c942:	6878      	ldr	r0, [r7, #4]
 800c944:	f00b fdda 	bl	80184fc <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800c948:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c94a:	015a      	lsls	r2, r3, #5
 800c94c:	69fb      	ldr	r3, [r7, #28]
 800c94e:	4413      	add	r3, r2
 800c950:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c954:	461a      	mov	r2, r3
 800c956:	2302      	movs	r3, #2
 800c958:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800c95a:	693b      	ldr	r3, [r7, #16]
 800c95c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c960:	2b00      	cmp	r3, #0
 800c962:	d003      	beq.n	800c96c <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800c964:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c966:	6878      	ldr	r0, [r7, #4]
 800c968:	f000 fcea 	bl	800d340 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800c96c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c96e:	3301      	adds	r3, #1
 800c970:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800c972:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c974:	085b      	lsrs	r3, r3, #1
 800c976:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800c978:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c97a:	2b00      	cmp	r3, #0
 800c97c:	f47f af2e 	bne.w	800c7dc <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800c980:	687b      	ldr	r3, [r7, #4]
 800c982:	681b      	ldr	r3, [r3, #0]
 800c984:	4618      	mov	r0, r3
 800c986:	f009 f917 	bl	8015bb8 <USB_ReadInterrupts>
 800c98a:	4603      	mov	r3, r0
 800c98c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c990:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c994:	d122      	bne.n	800c9dc <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800c996:	69fb      	ldr	r3, [r7, #28]
 800c998:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c99c:	685b      	ldr	r3, [r3, #4]
 800c99e:	69fa      	ldr	r2, [r7, #28]
 800c9a0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c9a4:	f023 0301 	bic.w	r3, r3, #1
 800c9a8:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800c9aa:	687b      	ldr	r3, [r7, #4]
 800c9ac:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800c9b0:	2b01      	cmp	r3, #1
 800c9b2:	d108      	bne.n	800c9c6 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800c9b4:	687b      	ldr	r3, [r7, #4]
 800c9b6:	2200      	movs	r2, #0
 800c9b8:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800c9bc:	2100      	movs	r1, #0
 800c9be:	6878      	ldr	r0, [r7, #4]
 800c9c0:	f000 fef4 	bl	800d7ac <HAL_PCDEx_LPM_Callback>
 800c9c4:	e002      	b.n	800c9cc <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800c9c6:	6878      	ldr	r0, [r7, #4]
 800c9c8:	f00b fd78 	bl	80184bc <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800c9cc:	687b      	ldr	r3, [r7, #4]
 800c9ce:	681b      	ldr	r3, [r3, #0]
 800c9d0:	695a      	ldr	r2, [r3, #20]
 800c9d2:	687b      	ldr	r3, [r7, #4]
 800c9d4:	681b      	ldr	r3, [r3, #0]
 800c9d6:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 800c9da:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	681b      	ldr	r3, [r3, #0]
 800c9e0:	4618      	mov	r0, r3
 800c9e2:	f009 f8e9 	bl	8015bb8 <USB_ReadInterrupts>
 800c9e6:	4603      	mov	r3, r0
 800c9e8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c9ec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c9f0:	d112      	bne.n	800ca18 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800c9f2:	69fb      	ldr	r3, [r7, #28]
 800c9f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c9f8:	689b      	ldr	r3, [r3, #8]
 800c9fa:	f003 0301 	and.w	r3, r3, #1
 800c9fe:	2b01      	cmp	r3, #1
 800ca00:	d102      	bne.n	800ca08 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800ca02:	6878      	ldr	r0, [r7, #4]
 800ca04:	f00b fd34 	bl	8018470 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800ca08:	687b      	ldr	r3, [r7, #4]
 800ca0a:	681b      	ldr	r3, [r3, #0]
 800ca0c:	695a      	ldr	r2, [r3, #20]
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	681b      	ldr	r3, [r3, #0]
 800ca12:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800ca16:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 800ca18:	687b      	ldr	r3, [r7, #4]
 800ca1a:	681b      	ldr	r3, [r3, #0]
 800ca1c:	4618      	mov	r0, r3
 800ca1e:	f009 f8cb 	bl	8015bb8 <USB_ReadInterrupts>
 800ca22:	4603      	mov	r3, r0
 800ca24:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ca28:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ca2c:	d121      	bne.n	800ca72 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 800ca2e:	687b      	ldr	r3, [r7, #4]
 800ca30:	681b      	ldr	r3, [r3, #0]
 800ca32:	695a      	ldr	r2, [r3, #20]
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	681b      	ldr	r3, [r3, #0]
 800ca38:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 800ca3c:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 800ca3e:	687b      	ldr	r3, [r7, #4]
 800ca40:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800ca44:	2b00      	cmp	r3, #0
 800ca46:	d111      	bne.n	800ca6c <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 800ca48:	687b      	ldr	r3, [r7, #4]
 800ca4a:	2201      	movs	r2, #1
 800ca4c:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	681b      	ldr	r3, [r3, #0]
 800ca54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ca56:	089b      	lsrs	r3, r3, #2
 800ca58:	f003 020f 	and.w	r2, r3, #15
 800ca5c:	687b      	ldr	r3, [r7, #4]
 800ca5e:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800ca62:	2101      	movs	r1, #1
 800ca64:	6878      	ldr	r0, [r7, #4]
 800ca66:	f000 fea1 	bl	800d7ac <HAL_PCDEx_LPM_Callback>
 800ca6a:	e002      	b.n	800ca72 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800ca6c:	6878      	ldr	r0, [r7, #4]
 800ca6e:	f00b fcff 	bl	8018470 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800ca72:	687b      	ldr	r3, [r7, #4]
 800ca74:	681b      	ldr	r3, [r3, #0]
 800ca76:	4618      	mov	r0, r3
 800ca78:	f009 f89e 	bl	8015bb8 <USB_ReadInterrupts>
 800ca7c:	4603      	mov	r3, r0
 800ca7e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800ca82:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ca86:	f040 80b7 	bne.w	800cbf8 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800ca8a:	69fb      	ldr	r3, [r7, #28]
 800ca8c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ca90:	685b      	ldr	r3, [r3, #4]
 800ca92:	69fa      	ldr	r2, [r7, #28]
 800ca94:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ca98:	f023 0301 	bic.w	r3, r3, #1
 800ca9c:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800ca9e:	687b      	ldr	r3, [r7, #4]
 800caa0:	681b      	ldr	r3, [r3, #0]
 800caa2:	2110      	movs	r1, #16
 800caa4:	4618      	mov	r0, r3
 800caa6:	f008 f965 	bl	8014d74 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800caaa:	2300      	movs	r3, #0
 800caac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800caae:	e046      	b.n	800cb3e <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800cab0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cab2:	015a      	lsls	r2, r3, #5
 800cab4:	69fb      	ldr	r3, [r7, #28]
 800cab6:	4413      	add	r3, r2
 800cab8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cabc:	461a      	mov	r2, r3
 800cabe:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800cac2:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800cac4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cac6:	015a      	lsls	r2, r3, #5
 800cac8:	69fb      	ldr	r3, [r7, #28]
 800caca:	4413      	add	r3, r2
 800cacc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cad0:	681b      	ldr	r3, [r3, #0]
 800cad2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cad4:	0151      	lsls	r1, r2, #5
 800cad6:	69fa      	ldr	r2, [r7, #28]
 800cad8:	440a      	add	r2, r1
 800cada:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800cade:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800cae2:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800cae4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cae6:	015a      	lsls	r2, r3, #5
 800cae8:	69fb      	ldr	r3, [r7, #28]
 800caea:	4413      	add	r3, r2
 800caec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800caf0:	461a      	mov	r2, r3
 800caf2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800caf6:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800caf8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cafa:	015a      	lsls	r2, r3, #5
 800cafc:	69fb      	ldr	r3, [r7, #28]
 800cafe:	4413      	add	r3, r2
 800cb00:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cb04:	681b      	ldr	r3, [r3, #0]
 800cb06:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cb08:	0151      	lsls	r1, r2, #5
 800cb0a:	69fa      	ldr	r2, [r7, #28]
 800cb0c:	440a      	add	r2, r1
 800cb0e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800cb12:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800cb16:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800cb18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cb1a:	015a      	lsls	r2, r3, #5
 800cb1c:	69fb      	ldr	r3, [r7, #28]
 800cb1e:	4413      	add	r3, r2
 800cb20:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cb24:	681b      	ldr	r3, [r3, #0]
 800cb26:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cb28:	0151      	lsls	r1, r2, #5
 800cb2a:	69fa      	ldr	r2, [r7, #28]
 800cb2c:	440a      	add	r2, r1
 800cb2e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800cb32:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800cb36:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800cb38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cb3a:	3301      	adds	r3, #1
 800cb3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800cb3e:	687b      	ldr	r3, [r7, #4]
 800cb40:	791b      	ldrb	r3, [r3, #4]
 800cb42:	461a      	mov	r2, r3
 800cb44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cb46:	4293      	cmp	r3, r2
 800cb48:	d3b2      	bcc.n	800cab0 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800cb4a:	69fb      	ldr	r3, [r7, #28]
 800cb4c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cb50:	69db      	ldr	r3, [r3, #28]
 800cb52:	69fa      	ldr	r2, [r7, #28]
 800cb54:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800cb58:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800cb5c:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800cb5e:	687b      	ldr	r3, [r7, #4]
 800cb60:	7bdb      	ldrb	r3, [r3, #15]
 800cb62:	2b00      	cmp	r3, #0
 800cb64:	d016      	beq.n	800cb94 <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800cb66:	69fb      	ldr	r3, [r7, #28]
 800cb68:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cb6c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800cb70:	69fa      	ldr	r2, [r7, #28]
 800cb72:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800cb76:	f043 030b 	orr.w	r3, r3, #11
 800cb7a:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800cb7e:	69fb      	ldr	r3, [r7, #28]
 800cb80:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cb84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cb86:	69fa      	ldr	r2, [r7, #28]
 800cb88:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800cb8c:	f043 030b 	orr.w	r3, r3, #11
 800cb90:	6453      	str	r3, [r2, #68]	@ 0x44
 800cb92:	e015      	b.n	800cbc0 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800cb94:	69fb      	ldr	r3, [r7, #28]
 800cb96:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cb9a:	695a      	ldr	r2, [r3, #20]
 800cb9c:	69fb      	ldr	r3, [r7, #28]
 800cb9e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cba2:	4619      	mov	r1, r3
 800cba4:	f242 032b 	movw	r3, #8235	@ 0x202b
 800cba8:	4313      	orrs	r3, r2
 800cbaa:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800cbac:	69fb      	ldr	r3, [r7, #28]
 800cbae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cbb2:	691b      	ldr	r3, [r3, #16]
 800cbb4:	69fa      	ldr	r2, [r7, #28]
 800cbb6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800cbba:	f043 030b 	orr.w	r3, r3, #11
 800cbbe:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800cbc0:	69fb      	ldr	r3, [r7, #28]
 800cbc2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cbc6:	681b      	ldr	r3, [r3, #0]
 800cbc8:	69fa      	ldr	r2, [r7, #28]
 800cbca:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800cbce:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800cbd2:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800cbd4:	687b      	ldr	r3, [r7, #4]
 800cbd6:	6818      	ldr	r0, [r3, #0]
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800cbe2:	461a      	mov	r2, r3
 800cbe4:	f009 f8ae 	bl	8015d44 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800cbe8:	687b      	ldr	r3, [r7, #4]
 800cbea:	681b      	ldr	r3, [r3, #0]
 800cbec:	695a      	ldr	r2, [r3, #20]
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	681b      	ldr	r3, [r3, #0]
 800cbf2:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800cbf6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800cbf8:	687b      	ldr	r3, [r7, #4]
 800cbfa:	681b      	ldr	r3, [r3, #0]
 800cbfc:	4618      	mov	r0, r3
 800cbfe:	f008 ffdb 	bl	8015bb8 <USB_ReadInterrupts>
 800cc02:	4603      	mov	r3, r0
 800cc04:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800cc08:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800cc0c:	d123      	bne.n	800cc56 <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800cc0e:	687b      	ldr	r3, [r7, #4]
 800cc10:	681b      	ldr	r3, [r3, #0]
 800cc12:	4618      	mov	r0, r3
 800cc14:	f009 f872 	bl	8015cfc <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800cc18:	687b      	ldr	r3, [r7, #4]
 800cc1a:	681b      	ldr	r3, [r3, #0]
 800cc1c:	4618      	mov	r0, r3
 800cc1e:	f008 f922 	bl	8014e66 <USB_GetDevSpeed>
 800cc22:	4603      	mov	r3, r0
 800cc24:	461a      	mov	r2, r3
 800cc26:	687b      	ldr	r3, [r7, #4]
 800cc28:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800cc2a:	687b      	ldr	r3, [r7, #4]
 800cc2c:	681c      	ldr	r4, [r3, #0]
 800cc2e:	f001 fd9d 	bl	800e76c <HAL_RCC_GetHCLKFreq>
 800cc32:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800cc34:	687b      	ldr	r3, [r7, #4]
 800cc36:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800cc38:	461a      	mov	r2, r3
 800cc3a:	4620      	mov	r0, r4
 800cc3c:	f007 fe2c 	bl	8014898 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800cc40:	6878      	ldr	r0, [r7, #4]
 800cc42:	f00b fbec 	bl	801841e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800cc46:	687b      	ldr	r3, [r7, #4]
 800cc48:	681b      	ldr	r3, [r3, #0]
 800cc4a:	695a      	ldr	r2, [r3, #20]
 800cc4c:	687b      	ldr	r3, [r7, #4]
 800cc4e:	681b      	ldr	r3, [r3, #0]
 800cc50:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800cc54:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	681b      	ldr	r3, [r3, #0]
 800cc5a:	4618      	mov	r0, r3
 800cc5c:	f008 ffac 	bl	8015bb8 <USB_ReadInterrupts>
 800cc60:	4603      	mov	r3, r0
 800cc62:	f003 0308 	and.w	r3, r3, #8
 800cc66:	2b08      	cmp	r3, #8
 800cc68:	d10a      	bne.n	800cc80 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800cc6a:	6878      	ldr	r0, [r7, #4]
 800cc6c:	f00b fbc9 	bl	8018402 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800cc70:	687b      	ldr	r3, [r7, #4]
 800cc72:	681b      	ldr	r3, [r3, #0]
 800cc74:	695a      	ldr	r2, [r3, #20]
 800cc76:	687b      	ldr	r3, [r7, #4]
 800cc78:	681b      	ldr	r3, [r3, #0]
 800cc7a:	f002 0208 	and.w	r2, r2, #8
 800cc7e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800cc80:	687b      	ldr	r3, [r7, #4]
 800cc82:	681b      	ldr	r3, [r3, #0]
 800cc84:	4618      	mov	r0, r3
 800cc86:	f008 ff97 	bl	8015bb8 <USB_ReadInterrupts>
 800cc8a:	4603      	mov	r3, r0
 800cc8c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cc90:	2b80      	cmp	r3, #128	@ 0x80
 800cc92:	d123      	bne.n	800ccdc <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800cc94:	6a3b      	ldr	r3, [r7, #32]
 800cc96:	699b      	ldr	r3, [r3, #24]
 800cc98:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800cc9c:	6a3b      	ldr	r3, [r7, #32]
 800cc9e:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800cca0:	2301      	movs	r3, #1
 800cca2:	627b      	str	r3, [r7, #36]	@ 0x24
 800cca4:	e014      	b.n	800ccd0 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800cca6:	6879      	ldr	r1, [r7, #4]
 800cca8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ccaa:	4613      	mov	r3, r2
 800ccac:	00db      	lsls	r3, r3, #3
 800ccae:	4413      	add	r3, r2
 800ccb0:	009b      	lsls	r3, r3, #2
 800ccb2:	440b      	add	r3, r1
 800ccb4:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800ccb8:	781b      	ldrb	r3, [r3, #0]
 800ccba:	2b01      	cmp	r3, #1
 800ccbc:	d105      	bne.n	800ccca <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800ccbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ccc0:	b2db      	uxtb	r3, r3
 800ccc2:	4619      	mov	r1, r3
 800ccc4:	6878      	ldr	r0, [r7, #4]
 800ccc6:	f000 fb0a 	bl	800d2de <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800ccca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cccc:	3301      	adds	r3, #1
 800ccce:	627b      	str	r3, [r7, #36]	@ 0x24
 800ccd0:	687b      	ldr	r3, [r7, #4]
 800ccd2:	791b      	ldrb	r3, [r3, #4]
 800ccd4:	461a      	mov	r2, r3
 800ccd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ccd8:	4293      	cmp	r3, r2
 800ccda:	d3e4      	bcc.n	800cca6 <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	681b      	ldr	r3, [r3, #0]
 800cce0:	4618      	mov	r0, r3
 800cce2:	f008 ff69 	bl	8015bb8 <USB_ReadInterrupts>
 800cce6:	4603      	mov	r3, r0
 800cce8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800ccec:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ccf0:	d13c      	bne.n	800cd6c <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800ccf2:	2301      	movs	r3, #1
 800ccf4:	627b      	str	r3, [r7, #36]	@ 0x24
 800ccf6:	e02b      	b.n	800cd50 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800ccf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ccfa:	015a      	lsls	r2, r3, #5
 800ccfc:	69fb      	ldr	r3, [r7, #28]
 800ccfe:	4413      	add	r3, r2
 800cd00:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cd04:	681b      	ldr	r3, [r3, #0]
 800cd06:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800cd08:	6879      	ldr	r1, [r7, #4]
 800cd0a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cd0c:	4613      	mov	r3, r2
 800cd0e:	00db      	lsls	r3, r3, #3
 800cd10:	4413      	add	r3, r2
 800cd12:	009b      	lsls	r3, r3, #2
 800cd14:	440b      	add	r3, r1
 800cd16:	3318      	adds	r3, #24
 800cd18:	781b      	ldrb	r3, [r3, #0]
 800cd1a:	2b01      	cmp	r3, #1
 800cd1c:	d115      	bne.n	800cd4a <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800cd1e:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800cd20:	2b00      	cmp	r3, #0
 800cd22:	da12      	bge.n	800cd4a <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800cd24:	6879      	ldr	r1, [r7, #4]
 800cd26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cd28:	4613      	mov	r3, r2
 800cd2a:	00db      	lsls	r3, r3, #3
 800cd2c:	4413      	add	r3, r2
 800cd2e:	009b      	lsls	r3, r3, #2
 800cd30:	440b      	add	r3, r1
 800cd32:	3317      	adds	r3, #23
 800cd34:	2201      	movs	r2, #1
 800cd36:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800cd38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd3a:	b2db      	uxtb	r3, r3
 800cd3c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800cd40:	b2db      	uxtb	r3, r3
 800cd42:	4619      	mov	r1, r3
 800cd44:	6878      	ldr	r0, [r7, #4]
 800cd46:	f000 faca 	bl	800d2de <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800cd4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd4c:	3301      	adds	r3, #1
 800cd4e:	627b      	str	r3, [r7, #36]	@ 0x24
 800cd50:	687b      	ldr	r3, [r7, #4]
 800cd52:	791b      	ldrb	r3, [r3, #4]
 800cd54:	461a      	mov	r2, r3
 800cd56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd58:	4293      	cmp	r3, r2
 800cd5a:	d3cd      	bcc.n	800ccf8 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	681b      	ldr	r3, [r3, #0]
 800cd60:	695a      	ldr	r2, [r3, #20]
 800cd62:	687b      	ldr	r3, [r7, #4]
 800cd64:	681b      	ldr	r3, [r3, #0]
 800cd66:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800cd6a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	681b      	ldr	r3, [r3, #0]
 800cd70:	4618      	mov	r0, r3
 800cd72:	f008 ff21 	bl	8015bb8 <USB_ReadInterrupts>
 800cd76:	4603      	mov	r3, r0
 800cd78:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800cd7c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800cd80:	d156      	bne.n	800ce30 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800cd82:	2301      	movs	r3, #1
 800cd84:	627b      	str	r3, [r7, #36]	@ 0x24
 800cd86:	e045      	b.n	800ce14 <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800cd88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd8a:	015a      	lsls	r2, r3, #5
 800cd8c:	69fb      	ldr	r3, [r7, #28]
 800cd8e:	4413      	add	r3, r2
 800cd90:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cd94:	681b      	ldr	r3, [r3, #0]
 800cd96:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800cd98:	6879      	ldr	r1, [r7, #4]
 800cd9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cd9c:	4613      	mov	r3, r2
 800cd9e:	00db      	lsls	r3, r3, #3
 800cda0:	4413      	add	r3, r2
 800cda2:	009b      	lsls	r3, r3, #2
 800cda4:	440b      	add	r3, r1
 800cda6:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800cdaa:	781b      	ldrb	r3, [r3, #0]
 800cdac:	2b01      	cmp	r3, #1
 800cdae:	d12e      	bne.n	800ce0e <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800cdb0:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800cdb2:	2b00      	cmp	r3, #0
 800cdb4:	da2b      	bge.n	800ce0e <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 800cdb6:	69bb      	ldr	r3, [r7, #24]
 800cdb8:	0c1a      	lsrs	r2, r3, #16
 800cdba:	687b      	ldr	r3, [r7, #4]
 800cdbc:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800cdc0:	4053      	eors	r3, r2
 800cdc2:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800cdc6:	2b00      	cmp	r3, #0
 800cdc8:	d121      	bne.n	800ce0e <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800cdca:	6879      	ldr	r1, [r7, #4]
 800cdcc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cdce:	4613      	mov	r3, r2
 800cdd0:	00db      	lsls	r3, r3, #3
 800cdd2:	4413      	add	r3, r2
 800cdd4:	009b      	lsls	r3, r3, #2
 800cdd6:	440b      	add	r3, r1
 800cdd8:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800cddc:	2201      	movs	r2, #1
 800cdde:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800cde0:	6a3b      	ldr	r3, [r7, #32]
 800cde2:	699b      	ldr	r3, [r3, #24]
 800cde4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800cde8:	6a3b      	ldr	r3, [r7, #32]
 800cdea:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800cdec:	6a3b      	ldr	r3, [r7, #32]
 800cdee:	695b      	ldr	r3, [r3, #20]
 800cdf0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cdf4:	2b00      	cmp	r3, #0
 800cdf6:	d10a      	bne.n	800ce0e <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800cdf8:	69fb      	ldr	r3, [r7, #28]
 800cdfa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cdfe:	685b      	ldr	r3, [r3, #4]
 800ce00:	69fa      	ldr	r2, [r7, #28]
 800ce02:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ce06:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800ce0a:	6053      	str	r3, [r2, #4]
            break;
 800ce0c:	e008      	b.n	800ce20 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800ce0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce10:	3301      	adds	r3, #1
 800ce12:	627b      	str	r3, [r7, #36]	@ 0x24
 800ce14:	687b      	ldr	r3, [r7, #4]
 800ce16:	791b      	ldrb	r3, [r3, #4]
 800ce18:	461a      	mov	r2, r3
 800ce1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce1c:	4293      	cmp	r3, r2
 800ce1e:	d3b3      	bcc.n	800cd88 <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800ce20:	687b      	ldr	r3, [r7, #4]
 800ce22:	681b      	ldr	r3, [r3, #0]
 800ce24:	695a      	ldr	r2, [r3, #20]
 800ce26:	687b      	ldr	r3, [r7, #4]
 800ce28:	681b      	ldr	r3, [r3, #0]
 800ce2a:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 800ce2e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800ce30:	687b      	ldr	r3, [r7, #4]
 800ce32:	681b      	ldr	r3, [r3, #0]
 800ce34:	4618      	mov	r0, r3
 800ce36:	f008 febf 	bl	8015bb8 <USB_ReadInterrupts>
 800ce3a:	4603      	mov	r3, r0
 800ce3c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800ce40:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ce44:	d10a      	bne.n	800ce5c <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800ce46:	6878      	ldr	r0, [r7, #4]
 800ce48:	f00b fb6a 	bl	8018520 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800ce4c:	687b      	ldr	r3, [r7, #4]
 800ce4e:	681b      	ldr	r3, [r3, #0]
 800ce50:	695a      	ldr	r2, [r3, #20]
 800ce52:	687b      	ldr	r3, [r7, #4]
 800ce54:	681b      	ldr	r3, [r3, #0]
 800ce56:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800ce5a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800ce5c:	687b      	ldr	r3, [r7, #4]
 800ce5e:	681b      	ldr	r3, [r3, #0]
 800ce60:	4618      	mov	r0, r3
 800ce62:	f008 fea9 	bl	8015bb8 <USB_ReadInterrupts>
 800ce66:	4603      	mov	r3, r0
 800ce68:	f003 0304 	and.w	r3, r3, #4
 800ce6c:	2b04      	cmp	r3, #4
 800ce6e:	d115      	bne.n	800ce9c <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800ce70:	687b      	ldr	r3, [r7, #4]
 800ce72:	681b      	ldr	r3, [r3, #0]
 800ce74:	685b      	ldr	r3, [r3, #4]
 800ce76:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800ce78:	69bb      	ldr	r3, [r7, #24]
 800ce7a:	f003 0304 	and.w	r3, r3, #4
 800ce7e:	2b00      	cmp	r3, #0
 800ce80:	d002      	beq.n	800ce88 <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800ce82:	6878      	ldr	r0, [r7, #4]
 800ce84:	f00b fb5a 	bl	801853c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800ce88:	687b      	ldr	r3, [r7, #4]
 800ce8a:	681b      	ldr	r3, [r3, #0]
 800ce8c:	6859      	ldr	r1, [r3, #4]
 800ce8e:	687b      	ldr	r3, [r7, #4]
 800ce90:	681b      	ldr	r3, [r3, #0]
 800ce92:	69ba      	ldr	r2, [r7, #24]
 800ce94:	430a      	orrs	r2, r1
 800ce96:	605a      	str	r2, [r3, #4]
 800ce98:	e000      	b.n	800ce9c <HAL_PCD_IRQHandler+0x996>
      return;
 800ce9a:	bf00      	nop
    }
  }
}
 800ce9c:	3734      	adds	r7, #52	@ 0x34
 800ce9e:	46bd      	mov	sp, r7
 800cea0:	bd90      	pop	{r4, r7, pc}

0800cea2 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800cea2:	b580      	push	{r7, lr}
 800cea4:	b082      	sub	sp, #8
 800cea6:	af00      	add	r7, sp, #0
 800cea8:	6078      	str	r0, [r7, #4]
 800ceaa:	460b      	mov	r3, r1
 800ceac:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800ceae:	687b      	ldr	r3, [r7, #4]
 800ceb0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800ceb4:	2b01      	cmp	r3, #1
 800ceb6:	d101      	bne.n	800cebc <HAL_PCD_SetAddress+0x1a>
 800ceb8:	2302      	movs	r3, #2
 800ceba:	e012      	b.n	800cee2 <HAL_PCD_SetAddress+0x40>
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	2201      	movs	r2, #1
 800cec0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800cec4:	687b      	ldr	r3, [r7, #4]
 800cec6:	78fa      	ldrb	r2, [r7, #3]
 800cec8:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800ceca:	687b      	ldr	r3, [r7, #4]
 800cecc:	681b      	ldr	r3, [r3, #0]
 800cece:	78fa      	ldrb	r2, [r7, #3]
 800ced0:	4611      	mov	r1, r2
 800ced2:	4618      	mov	r0, r3
 800ced4:	f008 fe08 	bl	8015ae8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800ced8:	687b      	ldr	r3, [r7, #4]
 800ceda:	2200      	movs	r2, #0
 800cedc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800cee0:	2300      	movs	r3, #0
}
 800cee2:	4618      	mov	r0, r3
 800cee4:	3708      	adds	r7, #8
 800cee6:	46bd      	mov	sp, r7
 800cee8:	bd80      	pop	{r7, pc}

0800ceea <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800ceea:	b580      	push	{r7, lr}
 800ceec:	b084      	sub	sp, #16
 800ceee:	af00      	add	r7, sp, #0
 800cef0:	6078      	str	r0, [r7, #4]
 800cef2:	4608      	mov	r0, r1
 800cef4:	4611      	mov	r1, r2
 800cef6:	461a      	mov	r2, r3
 800cef8:	4603      	mov	r3, r0
 800cefa:	70fb      	strb	r3, [r7, #3]
 800cefc:	460b      	mov	r3, r1
 800cefe:	803b      	strh	r3, [r7, #0]
 800cf00:	4613      	mov	r3, r2
 800cf02:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800cf04:	2300      	movs	r3, #0
 800cf06:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800cf08:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800cf0c:	2b00      	cmp	r3, #0
 800cf0e:	da0f      	bge.n	800cf30 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800cf10:	78fb      	ldrb	r3, [r7, #3]
 800cf12:	f003 020f 	and.w	r2, r3, #15
 800cf16:	4613      	mov	r3, r2
 800cf18:	00db      	lsls	r3, r3, #3
 800cf1a:	4413      	add	r3, r2
 800cf1c:	009b      	lsls	r3, r3, #2
 800cf1e:	3310      	adds	r3, #16
 800cf20:	687a      	ldr	r2, [r7, #4]
 800cf22:	4413      	add	r3, r2
 800cf24:	3304      	adds	r3, #4
 800cf26:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800cf28:	68fb      	ldr	r3, [r7, #12]
 800cf2a:	2201      	movs	r2, #1
 800cf2c:	705a      	strb	r2, [r3, #1]
 800cf2e:	e00f      	b.n	800cf50 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800cf30:	78fb      	ldrb	r3, [r7, #3]
 800cf32:	f003 020f 	and.w	r2, r3, #15
 800cf36:	4613      	mov	r3, r2
 800cf38:	00db      	lsls	r3, r3, #3
 800cf3a:	4413      	add	r3, r2
 800cf3c:	009b      	lsls	r3, r3, #2
 800cf3e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800cf42:	687a      	ldr	r2, [r7, #4]
 800cf44:	4413      	add	r3, r2
 800cf46:	3304      	adds	r3, #4
 800cf48:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800cf4a:	68fb      	ldr	r3, [r7, #12]
 800cf4c:	2200      	movs	r2, #0
 800cf4e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800cf50:	78fb      	ldrb	r3, [r7, #3]
 800cf52:	f003 030f 	and.w	r3, r3, #15
 800cf56:	b2da      	uxtb	r2, r3
 800cf58:	68fb      	ldr	r3, [r7, #12]
 800cf5a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800cf5c:	883b      	ldrh	r3, [r7, #0]
 800cf5e:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800cf62:	68fb      	ldr	r3, [r7, #12]
 800cf64:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800cf66:	68fb      	ldr	r3, [r7, #12]
 800cf68:	78ba      	ldrb	r2, [r7, #2]
 800cf6a:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800cf6c:	68fb      	ldr	r3, [r7, #12]
 800cf6e:	785b      	ldrb	r3, [r3, #1]
 800cf70:	2b00      	cmp	r3, #0
 800cf72:	d004      	beq.n	800cf7e <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800cf74:	68fb      	ldr	r3, [r7, #12]
 800cf76:	781b      	ldrb	r3, [r3, #0]
 800cf78:	461a      	mov	r2, r3
 800cf7a:	68fb      	ldr	r3, [r7, #12]
 800cf7c:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800cf7e:	78bb      	ldrb	r3, [r7, #2]
 800cf80:	2b02      	cmp	r3, #2
 800cf82:	d102      	bne.n	800cf8a <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 800cf84:	68fb      	ldr	r3, [r7, #12]
 800cf86:	2200      	movs	r2, #0
 800cf88:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800cf8a:	687b      	ldr	r3, [r7, #4]
 800cf8c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800cf90:	2b01      	cmp	r3, #1
 800cf92:	d101      	bne.n	800cf98 <HAL_PCD_EP_Open+0xae>
 800cf94:	2302      	movs	r3, #2
 800cf96:	e00e      	b.n	800cfb6 <HAL_PCD_EP_Open+0xcc>
 800cf98:	687b      	ldr	r3, [r7, #4]
 800cf9a:	2201      	movs	r2, #1
 800cf9c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800cfa0:	687b      	ldr	r3, [r7, #4]
 800cfa2:	681b      	ldr	r3, [r3, #0]
 800cfa4:	68f9      	ldr	r1, [r7, #12]
 800cfa6:	4618      	mov	r0, r3
 800cfa8:	f007 ff82 	bl	8014eb0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800cfac:	687b      	ldr	r3, [r7, #4]
 800cfae:	2200      	movs	r2, #0
 800cfb0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800cfb4:	7afb      	ldrb	r3, [r7, #11]
}
 800cfb6:	4618      	mov	r0, r3
 800cfb8:	3710      	adds	r7, #16
 800cfba:	46bd      	mov	sp, r7
 800cfbc:	bd80      	pop	{r7, pc}

0800cfbe <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800cfbe:	b580      	push	{r7, lr}
 800cfc0:	b084      	sub	sp, #16
 800cfc2:	af00      	add	r7, sp, #0
 800cfc4:	6078      	str	r0, [r7, #4]
 800cfc6:	460b      	mov	r3, r1
 800cfc8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800cfca:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800cfce:	2b00      	cmp	r3, #0
 800cfd0:	da0f      	bge.n	800cff2 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800cfd2:	78fb      	ldrb	r3, [r7, #3]
 800cfd4:	f003 020f 	and.w	r2, r3, #15
 800cfd8:	4613      	mov	r3, r2
 800cfda:	00db      	lsls	r3, r3, #3
 800cfdc:	4413      	add	r3, r2
 800cfde:	009b      	lsls	r3, r3, #2
 800cfe0:	3310      	adds	r3, #16
 800cfe2:	687a      	ldr	r2, [r7, #4]
 800cfe4:	4413      	add	r3, r2
 800cfe6:	3304      	adds	r3, #4
 800cfe8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800cfea:	68fb      	ldr	r3, [r7, #12]
 800cfec:	2201      	movs	r2, #1
 800cfee:	705a      	strb	r2, [r3, #1]
 800cff0:	e00f      	b.n	800d012 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800cff2:	78fb      	ldrb	r3, [r7, #3]
 800cff4:	f003 020f 	and.w	r2, r3, #15
 800cff8:	4613      	mov	r3, r2
 800cffa:	00db      	lsls	r3, r3, #3
 800cffc:	4413      	add	r3, r2
 800cffe:	009b      	lsls	r3, r3, #2
 800d000:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800d004:	687a      	ldr	r2, [r7, #4]
 800d006:	4413      	add	r3, r2
 800d008:	3304      	adds	r3, #4
 800d00a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800d00c:	68fb      	ldr	r3, [r7, #12]
 800d00e:	2200      	movs	r2, #0
 800d010:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800d012:	78fb      	ldrb	r3, [r7, #3]
 800d014:	f003 030f 	and.w	r3, r3, #15
 800d018:	b2da      	uxtb	r2, r3
 800d01a:	68fb      	ldr	r3, [r7, #12]
 800d01c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800d01e:	687b      	ldr	r3, [r7, #4]
 800d020:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800d024:	2b01      	cmp	r3, #1
 800d026:	d101      	bne.n	800d02c <HAL_PCD_EP_Close+0x6e>
 800d028:	2302      	movs	r3, #2
 800d02a:	e00e      	b.n	800d04a <HAL_PCD_EP_Close+0x8c>
 800d02c:	687b      	ldr	r3, [r7, #4]
 800d02e:	2201      	movs	r2, #1
 800d030:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	681b      	ldr	r3, [r3, #0]
 800d038:	68f9      	ldr	r1, [r7, #12]
 800d03a:	4618      	mov	r0, r3
 800d03c:	f007 ffc0 	bl	8014fc0 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800d040:	687b      	ldr	r3, [r7, #4]
 800d042:	2200      	movs	r2, #0
 800d044:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 800d048:	2300      	movs	r3, #0
}
 800d04a:	4618      	mov	r0, r3
 800d04c:	3710      	adds	r7, #16
 800d04e:	46bd      	mov	sp, r7
 800d050:	bd80      	pop	{r7, pc}

0800d052 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800d052:	b580      	push	{r7, lr}
 800d054:	b086      	sub	sp, #24
 800d056:	af00      	add	r7, sp, #0
 800d058:	60f8      	str	r0, [r7, #12]
 800d05a:	607a      	str	r2, [r7, #4]
 800d05c:	603b      	str	r3, [r7, #0]
 800d05e:	460b      	mov	r3, r1
 800d060:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800d062:	7afb      	ldrb	r3, [r7, #11]
 800d064:	f003 020f 	and.w	r2, r3, #15
 800d068:	4613      	mov	r3, r2
 800d06a:	00db      	lsls	r3, r3, #3
 800d06c:	4413      	add	r3, r2
 800d06e:	009b      	lsls	r3, r3, #2
 800d070:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800d074:	68fa      	ldr	r2, [r7, #12]
 800d076:	4413      	add	r3, r2
 800d078:	3304      	adds	r3, #4
 800d07a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800d07c:	697b      	ldr	r3, [r7, #20]
 800d07e:	687a      	ldr	r2, [r7, #4]
 800d080:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800d082:	697b      	ldr	r3, [r7, #20]
 800d084:	683a      	ldr	r2, [r7, #0]
 800d086:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800d088:	697b      	ldr	r3, [r7, #20]
 800d08a:	2200      	movs	r2, #0
 800d08c:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800d08e:	697b      	ldr	r3, [r7, #20]
 800d090:	2200      	movs	r2, #0
 800d092:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800d094:	7afb      	ldrb	r3, [r7, #11]
 800d096:	f003 030f 	and.w	r3, r3, #15
 800d09a:	b2da      	uxtb	r2, r3
 800d09c:	697b      	ldr	r3, [r7, #20]
 800d09e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800d0a0:	68fb      	ldr	r3, [r7, #12]
 800d0a2:	799b      	ldrb	r3, [r3, #6]
 800d0a4:	2b01      	cmp	r3, #1
 800d0a6:	d102      	bne.n	800d0ae <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800d0a8:	687a      	ldr	r2, [r7, #4]
 800d0aa:	697b      	ldr	r3, [r7, #20]
 800d0ac:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800d0ae:	68fb      	ldr	r3, [r7, #12]
 800d0b0:	6818      	ldr	r0, [r3, #0]
 800d0b2:	68fb      	ldr	r3, [r7, #12]
 800d0b4:	799b      	ldrb	r3, [r3, #6]
 800d0b6:	461a      	mov	r2, r3
 800d0b8:	6979      	ldr	r1, [r7, #20]
 800d0ba:	f008 f85d 	bl	8015178 <USB_EPStartXfer>

  return HAL_OK;
 800d0be:	2300      	movs	r3, #0
}
 800d0c0:	4618      	mov	r0, r3
 800d0c2:	3718      	adds	r7, #24
 800d0c4:	46bd      	mov	sp, r7
 800d0c6:	bd80      	pop	{r7, pc}

0800d0c8 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800d0c8:	b480      	push	{r7}
 800d0ca:	b083      	sub	sp, #12
 800d0cc:	af00      	add	r7, sp, #0
 800d0ce:	6078      	str	r0, [r7, #4]
 800d0d0:	460b      	mov	r3, r1
 800d0d2:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800d0d4:	78fb      	ldrb	r3, [r7, #3]
 800d0d6:	f003 020f 	and.w	r2, r3, #15
 800d0da:	6879      	ldr	r1, [r7, #4]
 800d0dc:	4613      	mov	r3, r2
 800d0de:	00db      	lsls	r3, r3, #3
 800d0e0:	4413      	add	r3, r2
 800d0e2:	009b      	lsls	r3, r3, #2
 800d0e4:	440b      	add	r3, r1
 800d0e6:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 800d0ea:	681b      	ldr	r3, [r3, #0]
}
 800d0ec:	4618      	mov	r0, r3
 800d0ee:	370c      	adds	r7, #12
 800d0f0:	46bd      	mov	sp, r7
 800d0f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0f6:	4770      	bx	lr

0800d0f8 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800d0f8:	b580      	push	{r7, lr}
 800d0fa:	b086      	sub	sp, #24
 800d0fc:	af00      	add	r7, sp, #0
 800d0fe:	60f8      	str	r0, [r7, #12]
 800d100:	607a      	str	r2, [r7, #4]
 800d102:	603b      	str	r3, [r7, #0]
 800d104:	460b      	mov	r3, r1
 800d106:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800d108:	7afb      	ldrb	r3, [r7, #11]
 800d10a:	f003 020f 	and.w	r2, r3, #15
 800d10e:	4613      	mov	r3, r2
 800d110:	00db      	lsls	r3, r3, #3
 800d112:	4413      	add	r3, r2
 800d114:	009b      	lsls	r3, r3, #2
 800d116:	3310      	adds	r3, #16
 800d118:	68fa      	ldr	r2, [r7, #12]
 800d11a:	4413      	add	r3, r2
 800d11c:	3304      	adds	r3, #4
 800d11e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800d120:	697b      	ldr	r3, [r7, #20]
 800d122:	687a      	ldr	r2, [r7, #4]
 800d124:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800d126:	697b      	ldr	r3, [r7, #20]
 800d128:	683a      	ldr	r2, [r7, #0]
 800d12a:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800d12c:	697b      	ldr	r3, [r7, #20]
 800d12e:	2200      	movs	r2, #0
 800d130:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800d132:	697b      	ldr	r3, [r7, #20]
 800d134:	2201      	movs	r2, #1
 800d136:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800d138:	7afb      	ldrb	r3, [r7, #11]
 800d13a:	f003 030f 	and.w	r3, r3, #15
 800d13e:	b2da      	uxtb	r2, r3
 800d140:	697b      	ldr	r3, [r7, #20]
 800d142:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800d144:	68fb      	ldr	r3, [r7, #12]
 800d146:	799b      	ldrb	r3, [r3, #6]
 800d148:	2b01      	cmp	r3, #1
 800d14a:	d102      	bne.n	800d152 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800d14c:	687a      	ldr	r2, [r7, #4]
 800d14e:	697b      	ldr	r3, [r7, #20]
 800d150:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800d152:	68fb      	ldr	r3, [r7, #12]
 800d154:	6818      	ldr	r0, [r3, #0]
 800d156:	68fb      	ldr	r3, [r7, #12]
 800d158:	799b      	ldrb	r3, [r3, #6]
 800d15a:	461a      	mov	r2, r3
 800d15c:	6979      	ldr	r1, [r7, #20]
 800d15e:	f008 f80b 	bl	8015178 <USB_EPStartXfer>

  return HAL_OK;
 800d162:	2300      	movs	r3, #0
}
 800d164:	4618      	mov	r0, r3
 800d166:	3718      	adds	r7, #24
 800d168:	46bd      	mov	sp, r7
 800d16a:	bd80      	pop	{r7, pc}

0800d16c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800d16c:	b580      	push	{r7, lr}
 800d16e:	b084      	sub	sp, #16
 800d170:	af00      	add	r7, sp, #0
 800d172:	6078      	str	r0, [r7, #4]
 800d174:	460b      	mov	r3, r1
 800d176:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800d178:	78fb      	ldrb	r3, [r7, #3]
 800d17a:	f003 030f 	and.w	r3, r3, #15
 800d17e:	687a      	ldr	r2, [r7, #4]
 800d180:	7912      	ldrb	r2, [r2, #4]
 800d182:	4293      	cmp	r3, r2
 800d184:	d901      	bls.n	800d18a <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800d186:	2301      	movs	r3, #1
 800d188:	e04f      	b.n	800d22a <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800d18a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d18e:	2b00      	cmp	r3, #0
 800d190:	da0f      	bge.n	800d1b2 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800d192:	78fb      	ldrb	r3, [r7, #3]
 800d194:	f003 020f 	and.w	r2, r3, #15
 800d198:	4613      	mov	r3, r2
 800d19a:	00db      	lsls	r3, r3, #3
 800d19c:	4413      	add	r3, r2
 800d19e:	009b      	lsls	r3, r3, #2
 800d1a0:	3310      	adds	r3, #16
 800d1a2:	687a      	ldr	r2, [r7, #4]
 800d1a4:	4413      	add	r3, r2
 800d1a6:	3304      	adds	r3, #4
 800d1a8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800d1aa:	68fb      	ldr	r3, [r7, #12]
 800d1ac:	2201      	movs	r2, #1
 800d1ae:	705a      	strb	r2, [r3, #1]
 800d1b0:	e00d      	b.n	800d1ce <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800d1b2:	78fa      	ldrb	r2, [r7, #3]
 800d1b4:	4613      	mov	r3, r2
 800d1b6:	00db      	lsls	r3, r3, #3
 800d1b8:	4413      	add	r3, r2
 800d1ba:	009b      	lsls	r3, r3, #2
 800d1bc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800d1c0:	687a      	ldr	r2, [r7, #4]
 800d1c2:	4413      	add	r3, r2
 800d1c4:	3304      	adds	r3, #4
 800d1c6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800d1c8:	68fb      	ldr	r3, [r7, #12]
 800d1ca:	2200      	movs	r2, #0
 800d1cc:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800d1ce:	68fb      	ldr	r3, [r7, #12]
 800d1d0:	2201      	movs	r2, #1
 800d1d2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800d1d4:	78fb      	ldrb	r3, [r7, #3]
 800d1d6:	f003 030f 	and.w	r3, r3, #15
 800d1da:	b2da      	uxtb	r2, r3
 800d1dc:	68fb      	ldr	r3, [r7, #12]
 800d1de:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800d1e0:	687b      	ldr	r3, [r7, #4]
 800d1e2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800d1e6:	2b01      	cmp	r3, #1
 800d1e8:	d101      	bne.n	800d1ee <HAL_PCD_EP_SetStall+0x82>
 800d1ea:	2302      	movs	r3, #2
 800d1ec:	e01d      	b.n	800d22a <HAL_PCD_EP_SetStall+0xbe>
 800d1ee:	687b      	ldr	r3, [r7, #4]
 800d1f0:	2201      	movs	r2, #1
 800d1f2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800d1f6:	687b      	ldr	r3, [r7, #4]
 800d1f8:	681b      	ldr	r3, [r3, #0]
 800d1fa:	68f9      	ldr	r1, [r7, #12]
 800d1fc:	4618      	mov	r0, r3
 800d1fe:	f008 fb9f 	bl	8015940 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800d202:	78fb      	ldrb	r3, [r7, #3]
 800d204:	f003 030f 	and.w	r3, r3, #15
 800d208:	2b00      	cmp	r3, #0
 800d20a:	d109      	bne.n	800d220 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800d20c:	687b      	ldr	r3, [r7, #4]
 800d20e:	6818      	ldr	r0, [r3, #0]
 800d210:	687b      	ldr	r3, [r7, #4]
 800d212:	7999      	ldrb	r1, [r3, #6]
 800d214:	687b      	ldr	r3, [r7, #4]
 800d216:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800d21a:	461a      	mov	r2, r3
 800d21c:	f008 fd92 	bl	8015d44 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800d220:	687b      	ldr	r3, [r7, #4]
 800d222:	2200      	movs	r2, #0
 800d224:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800d228:	2300      	movs	r3, #0
}
 800d22a:	4618      	mov	r0, r3
 800d22c:	3710      	adds	r7, #16
 800d22e:	46bd      	mov	sp, r7
 800d230:	bd80      	pop	{r7, pc}

0800d232 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800d232:	b580      	push	{r7, lr}
 800d234:	b084      	sub	sp, #16
 800d236:	af00      	add	r7, sp, #0
 800d238:	6078      	str	r0, [r7, #4]
 800d23a:	460b      	mov	r3, r1
 800d23c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800d23e:	78fb      	ldrb	r3, [r7, #3]
 800d240:	f003 030f 	and.w	r3, r3, #15
 800d244:	687a      	ldr	r2, [r7, #4]
 800d246:	7912      	ldrb	r2, [r2, #4]
 800d248:	4293      	cmp	r3, r2
 800d24a:	d901      	bls.n	800d250 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800d24c:	2301      	movs	r3, #1
 800d24e:	e042      	b.n	800d2d6 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800d250:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d254:	2b00      	cmp	r3, #0
 800d256:	da0f      	bge.n	800d278 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800d258:	78fb      	ldrb	r3, [r7, #3]
 800d25a:	f003 020f 	and.w	r2, r3, #15
 800d25e:	4613      	mov	r3, r2
 800d260:	00db      	lsls	r3, r3, #3
 800d262:	4413      	add	r3, r2
 800d264:	009b      	lsls	r3, r3, #2
 800d266:	3310      	adds	r3, #16
 800d268:	687a      	ldr	r2, [r7, #4]
 800d26a:	4413      	add	r3, r2
 800d26c:	3304      	adds	r3, #4
 800d26e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800d270:	68fb      	ldr	r3, [r7, #12]
 800d272:	2201      	movs	r2, #1
 800d274:	705a      	strb	r2, [r3, #1]
 800d276:	e00f      	b.n	800d298 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800d278:	78fb      	ldrb	r3, [r7, #3]
 800d27a:	f003 020f 	and.w	r2, r3, #15
 800d27e:	4613      	mov	r3, r2
 800d280:	00db      	lsls	r3, r3, #3
 800d282:	4413      	add	r3, r2
 800d284:	009b      	lsls	r3, r3, #2
 800d286:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800d28a:	687a      	ldr	r2, [r7, #4]
 800d28c:	4413      	add	r3, r2
 800d28e:	3304      	adds	r3, #4
 800d290:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800d292:	68fb      	ldr	r3, [r7, #12]
 800d294:	2200      	movs	r2, #0
 800d296:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800d298:	68fb      	ldr	r3, [r7, #12]
 800d29a:	2200      	movs	r2, #0
 800d29c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800d29e:	78fb      	ldrb	r3, [r7, #3]
 800d2a0:	f003 030f 	and.w	r3, r3, #15
 800d2a4:	b2da      	uxtb	r2, r3
 800d2a6:	68fb      	ldr	r3, [r7, #12]
 800d2a8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800d2aa:	687b      	ldr	r3, [r7, #4]
 800d2ac:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800d2b0:	2b01      	cmp	r3, #1
 800d2b2:	d101      	bne.n	800d2b8 <HAL_PCD_EP_ClrStall+0x86>
 800d2b4:	2302      	movs	r3, #2
 800d2b6:	e00e      	b.n	800d2d6 <HAL_PCD_EP_ClrStall+0xa4>
 800d2b8:	687b      	ldr	r3, [r7, #4]
 800d2ba:	2201      	movs	r2, #1
 800d2bc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800d2c0:	687b      	ldr	r3, [r7, #4]
 800d2c2:	681b      	ldr	r3, [r3, #0]
 800d2c4:	68f9      	ldr	r1, [r7, #12]
 800d2c6:	4618      	mov	r0, r3
 800d2c8:	f008 fba8 	bl	8015a1c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800d2cc:	687b      	ldr	r3, [r7, #4]
 800d2ce:	2200      	movs	r2, #0
 800d2d0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800d2d4:	2300      	movs	r3, #0
}
 800d2d6:	4618      	mov	r0, r3
 800d2d8:	3710      	adds	r7, #16
 800d2da:	46bd      	mov	sp, r7
 800d2dc:	bd80      	pop	{r7, pc}

0800d2de <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800d2de:	b580      	push	{r7, lr}
 800d2e0:	b084      	sub	sp, #16
 800d2e2:	af00      	add	r7, sp, #0
 800d2e4:	6078      	str	r0, [r7, #4]
 800d2e6:	460b      	mov	r3, r1
 800d2e8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800d2ea:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d2ee:	2b00      	cmp	r3, #0
 800d2f0:	da0c      	bge.n	800d30c <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800d2f2:	78fb      	ldrb	r3, [r7, #3]
 800d2f4:	f003 020f 	and.w	r2, r3, #15
 800d2f8:	4613      	mov	r3, r2
 800d2fa:	00db      	lsls	r3, r3, #3
 800d2fc:	4413      	add	r3, r2
 800d2fe:	009b      	lsls	r3, r3, #2
 800d300:	3310      	adds	r3, #16
 800d302:	687a      	ldr	r2, [r7, #4]
 800d304:	4413      	add	r3, r2
 800d306:	3304      	adds	r3, #4
 800d308:	60fb      	str	r3, [r7, #12]
 800d30a:	e00c      	b.n	800d326 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800d30c:	78fb      	ldrb	r3, [r7, #3]
 800d30e:	f003 020f 	and.w	r2, r3, #15
 800d312:	4613      	mov	r3, r2
 800d314:	00db      	lsls	r3, r3, #3
 800d316:	4413      	add	r3, r2
 800d318:	009b      	lsls	r3, r3, #2
 800d31a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800d31e:	687a      	ldr	r2, [r7, #4]
 800d320:	4413      	add	r3, r2
 800d322:	3304      	adds	r3, #4
 800d324:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800d326:	687b      	ldr	r3, [r7, #4]
 800d328:	681b      	ldr	r3, [r3, #0]
 800d32a:	68f9      	ldr	r1, [r7, #12]
 800d32c:	4618      	mov	r0, r3
 800d32e:	f008 f9c7 	bl	80156c0 <USB_EPStopXfer>
 800d332:	4603      	mov	r3, r0
 800d334:	72fb      	strb	r3, [r7, #11]

  return ret;
 800d336:	7afb      	ldrb	r3, [r7, #11]
}
 800d338:	4618      	mov	r0, r3
 800d33a:	3710      	adds	r7, #16
 800d33c:	46bd      	mov	sp, r7
 800d33e:	bd80      	pop	{r7, pc}

0800d340 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800d340:	b580      	push	{r7, lr}
 800d342:	b08a      	sub	sp, #40	@ 0x28
 800d344:	af02      	add	r7, sp, #8
 800d346:	6078      	str	r0, [r7, #4]
 800d348:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800d34a:	687b      	ldr	r3, [r7, #4]
 800d34c:	681b      	ldr	r3, [r3, #0]
 800d34e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d350:	697b      	ldr	r3, [r7, #20]
 800d352:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800d354:	683a      	ldr	r2, [r7, #0]
 800d356:	4613      	mov	r3, r2
 800d358:	00db      	lsls	r3, r3, #3
 800d35a:	4413      	add	r3, r2
 800d35c:	009b      	lsls	r3, r3, #2
 800d35e:	3310      	adds	r3, #16
 800d360:	687a      	ldr	r2, [r7, #4]
 800d362:	4413      	add	r3, r2
 800d364:	3304      	adds	r3, #4
 800d366:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800d368:	68fb      	ldr	r3, [r7, #12]
 800d36a:	695a      	ldr	r2, [r3, #20]
 800d36c:	68fb      	ldr	r3, [r7, #12]
 800d36e:	691b      	ldr	r3, [r3, #16]
 800d370:	429a      	cmp	r2, r3
 800d372:	d901      	bls.n	800d378 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800d374:	2301      	movs	r3, #1
 800d376:	e06b      	b.n	800d450 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 800d378:	68fb      	ldr	r3, [r7, #12]
 800d37a:	691a      	ldr	r2, [r3, #16]
 800d37c:	68fb      	ldr	r3, [r7, #12]
 800d37e:	695b      	ldr	r3, [r3, #20]
 800d380:	1ad3      	subs	r3, r2, r3
 800d382:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800d384:	68fb      	ldr	r3, [r7, #12]
 800d386:	689b      	ldr	r3, [r3, #8]
 800d388:	69fa      	ldr	r2, [r7, #28]
 800d38a:	429a      	cmp	r2, r3
 800d38c:	d902      	bls.n	800d394 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800d38e:	68fb      	ldr	r3, [r7, #12]
 800d390:	689b      	ldr	r3, [r3, #8]
 800d392:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800d394:	69fb      	ldr	r3, [r7, #28]
 800d396:	3303      	adds	r3, #3
 800d398:	089b      	lsrs	r3, r3, #2
 800d39a:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800d39c:	e02a      	b.n	800d3f4 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800d39e:	68fb      	ldr	r3, [r7, #12]
 800d3a0:	691a      	ldr	r2, [r3, #16]
 800d3a2:	68fb      	ldr	r3, [r7, #12]
 800d3a4:	695b      	ldr	r3, [r3, #20]
 800d3a6:	1ad3      	subs	r3, r2, r3
 800d3a8:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800d3aa:	68fb      	ldr	r3, [r7, #12]
 800d3ac:	689b      	ldr	r3, [r3, #8]
 800d3ae:	69fa      	ldr	r2, [r7, #28]
 800d3b0:	429a      	cmp	r2, r3
 800d3b2:	d902      	bls.n	800d3ba <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800d3b4:	68fb      	ldr	r3, [r7, #12]
 800d3b6:	689b      	ldr	r3, [r3, #8]
 800d3b8:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800d3ba:	69fb      	ldr	r3, [r7, #28]
 800d3bc:	3303      	adds	r3, #3
 800d3be:	089b      	lsrs	r3, r3, #2
 800d3c0:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800d3c2:	68fb      	ldr	r3, [r7, #12]
 800d3c4:	68d9      	ldr	r1, [r3, #12]
 800d3c6:	683b      	ldr	r3, [r7, #0]
 800d3c8:	b2da      	uxtb	r2, r3
 800d3ca:	69fb      	ldr	r3, [r7, #28]
 800d3cc:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800d3d2:	9300      	str	r3, [sp, #0]
 800d3d4:	4603      	mov	r3, r0
 800d3d6:	6978      	ldr	r0, [r7, #20]
 800d3d8:	f008 fa1c 	bl	8015814 <USB_WritePacket>

    ep->xfer_buff  += len;
 800d3dc:	68fb      	ldr	r3, [r7, #12]
 800d3de:	68da      	ldr	r2, [r3, #12]
 800d3e0:	69fb      	ldr	r3, [r7, #28]
 800d3e2:	441a      	add	r2, r3
 800d3e4:	68fb      	ldr	r3, [r7, #12]
 800d3e6:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800d3e8:	68fb      	ldr	r3, [r7, #12]
 800d3ea:	695a      	ldr	r2, [r3, #20]
 800d3ec:	69fb      	ldr	r3, [r7, #28]
 800d3ee:	441a      	add	r2, r3
 800d3f0:	68fb      	ldr	r3, [r7, #12]
 800d3f2:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800d3f4:	683b      	ldr	r3, [r7, #0]
 800d3f6:	015a      	lsls	r2, r3, #5
 800d3f8:	693b      	ldr	r3, [r7, #16]
 800d3fa:	4413      	add	r3, r2
 800d3fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d400:	699b      	ldr	r3, [r3, #24]
 800d402:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800d404:	69ba      	ldr	r2, [r7, #24]
 800d406:	429a      	cmp	r2, r3
 800d408:	d809      	bhi.n	800d41e <PCD_WriteEmptyTxFifo+0xde>
 800d40a:	68fb      	ldr	r3, [r7, #12]
 800d40c:	695a      	ldr	r2, [r3, #20]
 800d40e:	68fb      	ldr	r3, [r7, #12]
 800d410:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800d412:	429a      	cmp	r2, r3
 800d414:	d203      	bcs.n	800d41e <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800d416:	68fb      	ldr	r3, [r7, #12]
 800d418:	691b      	ldr	r3, [r3, #16]
 800d41a:	2b00      	cmp	r3, #0
 800d41c:	d1bf      	bne.n	800d39e <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800d41e:	68fb      	ldr	r3, [r7, #12]
 800d420:	691a      	ldr	r2, [r3, #16]
 800d422:	68fb      	ldr	r3, [r7, #12]
 800d424:	695b      	ldr	r3, [r3, #20]
 800d426:	429a      	cmp	r2, r3
 800d428:	d811      	bhi.n	800d44e <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800d42a:	683b      	ldr	r3, [r7, #0]
 800d42c:	f003 030f 	and.w	r3, r3, #15
 800d430:	2201      	movs	r2, #1
 800d432:	fa02 f303 	lsl.w	r3, r2, r3
 800d436:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800d438:	693b      	ldr	r3, [r7, #16]
 800d43a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d43e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d440:	68bb      	ldr	r3, [r7, #8]
 800d442:	43db      	mvns	r3, r3
 800d444:	6939      	ldr	r1, [r7, #16]
 800d446:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800d44a:	4013      	ands	r3, r2
 800d44c:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800d44e:	2300      	movs	r3, #0
}
 800d450:	4618      	mov	r0, r3
 800d452:	3720      	adds	r7, #32
 800d454:	46bd      	mov	sp, r7
 800d456:	bd80      	pop	{r7, pc}

0800d458 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800d458:	b580      	push	{r7, lr}
 800d45a:	b088      	sub	sp, #32
 800d45c:	af00      	add	r7, sp, #0
 800d45e:	6078      	str	r0, [r7, #4]
 800d460:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800d462:	687b      	ldr	r3, [r7, #4]
 800d464:	681b      	ldr	r3, [r3, #0]
 800d466:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d468:	69fb      	ldr	r3, [r7, #28]
 800d46a:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800d46c:	69fb      	ldr	r3, [r7, #28]
 800d46e:	333c      	adds	r3, #60	@ 0x3c
 800d470:	3304      	adds	r3, #4
 800d472:	681b      	ldr	r3, [r3, #0]
 800d474:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800d476:	683b      	ldr	r3, [r7, #0]
 800d478:	015a      	lsls	r2, r3, #5
 800d47a:	69bb      	ldr	r3, [r7, #24]
 800d47c:	4413      	add	r3, r2
 800d47e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d482:	689b      	ldr	r3, [r3, #8]
 800d484:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800d486:	687b      	ldr	r3, [r7, #4]
 800d488:	799b      	ldrb	r3, [r3, #6]
 800d48a:	2b01      	cmp	r3, #1
 800d48c:	d17b      	bne.n	800d586 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800d48e:	693b      	ldr	r3, [r7, #16]
 800d490:	f003 0308 	and.w	r3, r3, #8
 800d494:	2b00      	cmp	r3, #0
 800d496:	d015      	beq.n	800d4c4 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800d498:	697b      	ldr	r3, [r7, #20]
 800d49a:	4a61      	ldr	r2, [pc, #388]	@ (800d620 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800d49c:	4293      	cmp	r3, r2
 800d49e:	f240 80b9 	bls.w	800d614 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800d4a2:	693b      	ldr	r3, [r7, #16]
 800d4a4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800d4a8:	2b00      	cmp	r3, #0
 800d4aa:	f000 80b3 	beq.w	800d614 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800d4ae:	683b      	ldr	r3, [r7, #0]
 800d4b0:	015a      	lsls	r2, r3, #5
 800d4b2:	69bb      	ldr	r3, [r7, #24]
 800d4b4:	4413      	add	r3, r2
 800d4b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d4ba:	461a      	mov	r2, r3
 800d4bc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d4c0:	6093      	str	r3, [r2, #8]
 800d4c2:	e0a7      	b.n	800d614 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800d4c4:	693b      	ldr	r3, [r7, #16]
 800d4c6:	f003 0320 	and.w	r3, r3, #32
 800d4ca:	2b00      	cmp	r3, #0
 800d4cc:	d009      	beq.n	800d4e2 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800d4ce:	683b      	ldr	r3, [r7, #0]
 800d4d0:	015a      	lsls	r2, r3, #5
 800d4d2:	69bb      	ldr	r3, [r7, #24]
 800d4d4:	4413      	add	r3, r2
 800d4d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d4da:	461a      	mov	r2, r3
 800d4dc:	2320      	movs	r3, #32
 800d4de:	6093      	str	r3, [r2, #8]
 800d4e0:	e098      	b.n	800d614 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800d4e2:	693b      	ldr	r3, [r7, #16]
 800d4e4:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800d4e8:	2b00      	cmp	r3, #0
 800d4ea:	f040 8093 	bne.w	800d614 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800d4ee:	697b      	ldr	r3, [r7, #20]
 800d4f0:	4a4b      	ldr	r2, [pc, #300]	@ (800d620 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800d4f2:	4293      	cmp	r3, r2
 800d4f4:	d90f      	bls.n	800d516 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800d4f6:	693b      	ldr	r3, [r7, #16]
 800d4f8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800d4fc:	2b00      	cmp	r3, #0
 800d4fe:	d00a      	beq.n	800d516 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800d500:	683b      	ldr	r3, [r7, #0]
 800d502:	015a      	lsls	r2, r3, #5
 800d504:	69bb      	ldr	r3, [r7, #24]
 800d506:	4413      	add	r3, r2
 800d508:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d50c:	461a      	mov	r2, r3
 800d50e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d512:	6093      	str	r3, [r2, #8]
 800d514:	e07e      	b.n	800d614 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800d516:	683a      	ldr	r2, [r7, #0]
 800d518:	4613      	mov	r3, r2
 800d51a:	00db      	lsls	r3, r3, #3
 800d51c:	4413      	add	r3, r2
 800d51e:	009b      	lsls	r3, r3, #2
 800d520:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800d524:	687a      	ldr	r2, [r7, #4]
 800d526:	4413      	add	r3, r2
 800d528:	3304      	adds	r3, #4
 800d52a:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800d52c:	68fb      	ldr	r3, [r7, #12]
 800d52e:	6a1a      	ldr	r2, [r3, #32]
 800d530:	683b      	ldr	r3, [r7, #0]
 800d532:	0159      	lsls	r1, r3, #5
 800d534:	69bb      	ldr	r3, [r7, #24]
 800d536:	440b      	add	r3, r1
 800d538:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d53c:	691b      	ldr	r3, [r3, #16]
 800d53e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d542:	1ad2      	subs	r2, r2, r3
 800d544:	68fb      	ldr	r3, [r7, #12]
 800d546:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 800d548:	683b      	ldr	r3, [r7, #0]
 800d54a:	2b00      	cmp	r3, #0
 800d54c:	d114      	bne.n	800d578 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800d54e:	68fb      	ldr	r3, [r7, #12]
 800d550:	691b      	ldr	r3, [r3, #16]
 800d552:	2b00      	cmp	r3, #0
 800d554:	d109      	bne.n	800d56a <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800d556:	687b      	ldr	r3, [r7, #4]
 800d558:	6818      	ldr	r0, [r3, #0]
 800d55a:	687b      	ldr	r3, [r7, #4]
 800d55c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800d560:	461a      	mov	r2, r3
 800d562:	2101      	movs	r1, #1
 800d564:	f008 fbee 	bl	8015d44 <USB_EP0_OutStart>
 800d568:	e006      	b.n	800d578 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800d56a:	68fb      	ldr	r3, [r7, #12]
 800d56c:	68da      	ldr	r2, [r3, #12]
 800d56e:	68fb      	ldr	r3, [r7, #12]
 800d570:	695b      	ldr	r3, [r3, #20]
 800d572:	441a      	add	r2, r3
 800d574:	68fb      	ldr	r3, [r7, #12]
 800d576:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800d578:	683b      	ldr	r3, [r7, #0]
 800d57a:	b2db      	uxtb	r3, r3
 800d57c:	4619      	mov	r1, r3
 800d57e:	6878      	ldr	r0, [r7, #4]
 800d580:	f00a ff0a 	bl	8018398 <HAL_PCD_DataOutStageCallback>
 800d584:	e046      	b.n	800d614 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800d586:	697b      	ldr	r3, [r7, #20]
 800d588:	4a26      	ldr	r2, [pc, #152]	@ (800d624 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800d58a:	4293      	cmp	r3, r2
 800d58c:	d124      	bne.n	800d5d8 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800d58e:	693b      	ldr	r3, [r7, #16]
 800d590:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800d594:	2b00      	cmp	r3, #0
 800d596:	d00a      	beq.n	800d5ae <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800d598:	683b      	ldr	r3, [r7, #0]
 800d59a:	015a      	lsls	r2, r3, #5
 800d59c:	69bb      	ldr	r3, [r7, #24]
 800d59e:	4413      	add	r3, r2
 800d5a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d5a4:	461a      	mov	r2, r3
 800d5a6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d5aa:	6093      	str	r3, [r2, #8]
 800d5ac:	e032      	b.n	800d614 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800d5ae:	693b      	ldr	r3, [r7, #16]
 800d5b0:	f003 0320 	and.w	r3, r3, #32
 800d5b4:	2b00      	cmp	r3, #0
 800d5b6:	d008      	beq.n	800d5ca <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800d5b8:	683b      	ldr	r3, [r7, #0]
 800d5ba:	015a      	lsls	r2, r3, #5
 800d5bc:	69bb      	ldr	r3, [r7, #24]
 800d5be:	4413      	add	r3, r2
 800d5c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d5c4:	461a      	mov	r2, r3
 800d5c6:	2320      	movs	r3, #32
 800d5c8:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800d5ca:	683b      	ldr	r3, [r7, #0]
 800d5cc:	b2db      	uxtb	r3, r3
 800d5ce:	4619      	mov	r1, r3
 800d5d0:	6878      	ldr	r0, [r7, #4]
 800d5d2:	f00a fee1 	bl	8018398 <HAL_PCD_DataOutStageCallback>
 800d5d6:	e01d      	b.n	800d614 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800d5d8:	683b      	ldr	r3, [r7, #0]
 800d5da:	2b00      	cmp	r3, #0
 800d5dc:	d114      	bne.n	800d608 <PCD_EP_OutXfrComplete_int+0x1b0>
 800d5de:	6879      	ldr	r1, [r7, #4]
 800d5e0:	683a      	ldr	r2, [r7, #0]
 800d5e2:	4613      	mov	r3, r2
 800d5e4:	00db      	lsls	r3, r3, #3
 800d5e6:	4413      	add	r3, r2
 800d5e8:	009b      	lsls	r3, r3, #2
 800d5ea:	440b      	add	r3, r1
 800d5ec:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800d5f0:	681b      	ldr	r3, [r3, #0]
 800d5f2:	2b00      	cmp	r3, #0
 800d5f4:	d108      	bne.n	800d608 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800d5f6:	687b      	ldr	r3, [r7, #4]
 800d5f8:	6818      	ldr	r0, [r3, #0]
 800d5fa:	687b      	ldr	r3, [r7, #4]
 800d5fc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800d600:	461a      	mov	r2, r3
 800d602:	2100      	movs	r1, #0
 800d604:	f008 fb9e 	bl	8015d44 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800d608:	683b      	ldr	r3, [r7, #0]
 800d60a:	b2db      	uxtb	r3, r3
 800d60c:	4619      	mov	r1, r3
 800d60e:	6878      	ldr	r0, [r7, #4]
 800d610:	f00a fec2 	bl	8018398 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800d614:	2300      	movs	r3, #0
}
 800d616:	4618      	mov	r0, r3
 800d618:	3720      	adds	r7, #32
 800d61a:	46bd      	mov	sp, r7
 800d61c:	bd80      	pop	{r7, pc}
 800d61e:	bf00      	nop
 800d620:	4f54300a 	.word	0x4f54300a
 800d624:	4f54310a 	.word	0x4f54310a

0800d628 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800d628:	b580      	push	{r7, lr}
 800d62a:	b086      	sub	sp, #24
 800d62c:	af00      	add	r7, sp, #0
 800d62e:	6078      	str	r0, [r7, #4]
 800d630:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800d632:	687b      	ldr	r3, [r7, #4]
 800d634:	681b      	ldr	r3, [r3, #0]
 800d636:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d638:	697b      	ldr	r3, [r7, #20]
 800d63a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800d63c:	697b      	ldr	r3, [r7, #20]
 800d63e:	333c      	adds	r3, #60	@ 0x3c
 800d640:	3304      	adds	r3, #4
 800d642:	681b      	ldr	r3, [r3, #0]
 800d644:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800d646:	683b      	ldr	r3, [r7, #0]
 800d648:	015a      	lsls	r2, r3, #5
 800d64a:	693b      	ldr	r3, [r7, #16]
 800d64c:	4413      	add	r3, r2
 800d64e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d652:	689b      	ldr	r3, [r3, #8]
 800d654:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800d656:	68fb      	ldr	r3, [r7, #12]
 800d658:	4a15      	ldr	r2, [pc, #84]	@ (800d6b0 <PCD_EP_OutSetupPacket_int+0x88>)
 800d65a:	4293      	cmp	r3, r2
 800d65c:	d90e      	bls.n	800d67c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800d65e:	68bb      	ldr	r3, [r7, #8]
 800d660:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800d664:	2b00      	cmp	r3, #0
 800d666:	d009      	beq.n	800d67c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800d668:	683b      	ldr	r3, [r7, #0]
 800d66a:	015a      	lsls	r2, r3, #5
 800d66c:	693b      	ldr	r3, [r7, #16]
 800d66e:	4413      	add	r3, r2
 800d670:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d674:	461a      	mov	r2, r3
 800d676:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d67a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800d67c:	6878      	ldr	r0, [r7, #4]
 800d67e:	f00a fe79 	bl	8018374 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800d682:	68fb      	ldr	r3, [r7, #12]
 800d684:	4a0a      	ldr	r2, [pc, #40]	@ (800d6b0 <PCD_EP_OutSetupPacket_int+0x88>)
 800d686:	4293      	cmp	r3, r2
 800d688:	d90c      	bls.n	800d6a4 <PCD_EP_OutSetupPacket_int+0x7c>
 800d68a:	687b      	ldr	r3, [r7, #4]
 800d68c:	799b      	ldrb	r3, [r3, #6]
 800d68e:	2b01      	cmp	r3, #1
 800d690:	d108      	bne.n	800d6a4 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800d692:	687b      	ldr	r3, [r7, #4]
 800d694:	6818      	ldr	r0, [r3, #0]
 800d696:	687b      	ldr	r3, [r7, #4]
 800d698:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800d69c:	461a      	mov	r2, r3
 800d69e:	2101      	movs	r1, #1
 800d6a0:	f008 fb50 	bl	8015d44 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800d6a4:	2300      	movs	r3, #0
}
 800d6a6:	4618      	mov	r0, r3
 800d6a8:	3718      	adds	r7, #24
 800d6aa:	46bd      	mov	sp, r7
 800d6ac:	bd80      	pop	{r7, pc}
 800d6ae:	bf00      	nop
 800d6b0:	4f54300a 	.word	0x4f54300a

0800d6b4 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800d6b4:	b480      	push	{r7}
 800d6b6:	b085      	sub	sp, #20
 800d6b8:	af00      	add	r7, sp, #0
 800d6ba:	6078      	str	r0, [r7, #4]
 800d6bc:	460b      	mov	r3, r1
 800d6be:	70fb      	strb	r3, [r7, #3]
 800d6c0:	4613      	mov	r3, r2
 800d6c2:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800d6c4:	687b      	ldr	r3, [r7, #4]
 800d6c6:	681b      	ldr	r3, [r3, #0]
 800d6c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d6ca:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800d6cc:	78fb      	ldrb	r3, [r7, #3]
 800d6ce:	2b00      	cmp	r3, #0
 800d6d0:	d107      	bne.n	800d6e2 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800d6d2:	883b      	ldrh	r3, [r7, #0]
 800d6d4:	0419      	lsls	r1, r3, #16
 800d6d6:	687b      	ldr	r3, [r7, #4]
 800d6d8:	681b      	ldr	r3, [r3, #0]
 800d6da:	68ba      	ldr	r2, [r7, #8]
 800d6dc:	430a      	orrs	r2, r1
 800d6de:	629a      	str	r2, [r3, #40]	@ 0x28
 800d6e0:	e028      	b.n	800d734 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800d6e2:	687b      	ldr	r3, [r7, #4]
 800d6e4:	681b      	ldr	r3, [r3, #0]
 800d6e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d6e8:	0c1b      	lsrs	r3, r3, #16
 800d6ea:	68ba      	ldr	r2, [r7, #8]
 800d6ec:	4413      	add	r3, r2
 800d6ee:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800d6f0:	2300      	movs	r3, #0
 800d6f2:	73fb      	strb	r3, [r7, #15]
 800d6f4:	e00d      	b.n	800d712 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800d6f6:	687b      	ldr	r3, [r7, #4]
 800d6f8:	681a      	ldr	r2, [r3, #0]
 800d6fa:	7bfb      	ldrb	r3, [r7, #15]
 800d6fc:	3340      	adds	r3, #64	@ 0x40
 800d6fe:	009b      	lsls	r3, r3, #2
 800d700:	4413      	add	r3, r2
 800d702:	685b      	ldr	r3, [r3, #4]
 800d704:	0c1b      	lsrs	r3, r3, #16
 800d706:	68ba      	ldr	r2, [r7, #8]
 800d708:	4413      	add	r3, r2
 800d70a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800d70c:	7bfb      	ldrb	r3, [r7, #15]
 800d70e:	3301      	adds	r3, #1
 800d710:	73fb      	strb	r3, [r7, #15]
 800d712:	7bfa      	ldrb	r2, [r7, #15]
 800d714:	78fb      	ldrb	r3, [r7, #3]
 800d716:	3b01      	subs	r3, #1
 800d718:	429a      	cmp	r2, r3
 800d71a:	d3ec      	bcc.n	800d6f6 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800d71c:	883b      	ldrh	r3, [r7, #0]
 800d71e:	0418      	lsls	r0, r3, #16
 800d720:	687b      	ldr	r3, [r7, #4]
 800d722:	6819      	ldr	r1, [r3, #0]
 800d724:	78fb      	ldrb	r3, [r7, #3]
 800d726:	3b01      	subs	r3, #1
 800d728:	68ba      	ldr	r2, [r7, #8]
 800d72a:	4302      	orrs	r2, r0
 800d72c:	3340      	adds	r3, #64	@ 0x40
 800d72e:	009b      	lsls	r3, r3, #2
 800d730:	440b      	add	r3, r1
 800d732:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800d734:	2300      	movs	r3, #0
}
 800d736:	4618      	mov	r0, r3
 800d738:	3714      	adds	r7, #20
 800d73a:	46bd      	mov	sp, r7
 800d73c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d740:	4770      	bx	lr

0800d742 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800d742:	b480      	push	{r7}
 800d744:	b083      	sub	sp, #12
 800d746:	af00      	add	r7, sp, #0
 800d748:	6078      	str	r0, [r7, #4]
 800d74a:	460b      	mov	r3, r1
 800d74c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800d74e:	687b      	ldr	r3, [r7, #4]
 800d750:	681b      	ldr	r3, [r3, #0]
 800d752:	887a      	ldrh	r2, [r7, #2]
 800d754:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800d756:	2300      	movs	r3, #0
}
 800d758:	4618      	mov	r0, r3
 800d75a:	370c      	adds	r7, #12
 800d75c:	46bd      	mov	sp, r7
 800d75e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d762:	4770      	bx	lr

0800d764 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800d764:	b480      	push	{r7}
 800d766:	b085      	sub	sp, #20
 800d768:	af00      	add	r7, sp, #0
 800d76a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800d76c:	687b      	ldr	r3, [r7, #4]
 800d76e:	681b      	ldr	r3, [r3, #0]
 800d770:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800d772:	687b      	ldr	r3, [r7, #4]
 800d774:	2201      	movs	r2, #1
 800d776:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800d77a:	687b      	ldr	r3, [r7, #4]
 800d77c:	2200      	movs	r2, #0
 800d77e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800d782:	68fb      	ldr	r3, [r7, #12]
 800d784:	699b      	ldr	r3, [r3, #24]
 800d786:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800d78a:	68fb      	ldr	r3, [r7, #12]
 800d78c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800d78e:	68fb      	ldr	r3, [r7, #12]
 800d790:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d792:	4b05      	ldr	r3, [pc, #20]	@ (800d7a8 <HAL_PCDEx_ActivateLPM+0x44>)
 800d794:	4313      	orrs	r3, r2
 800d796:	68fa      	ldr	r2, [r7, #12]
 800d798:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800d79a:	2300      	movs	r3, #0
}
 800d79c:	4618      	mov	r0, r3
 800d79e:	3714      	adds	r7, #20
 800d7a0:	46bd      	mov	sp, r7
 800d7a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7a6:	4770      	bx	lr
 800d7a8:	10000003 	.word	0x10000003

0800d7ac <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800d7ac:	b480      	push	{r7}
 800d7ae:	b083      	sub	sp, #12
 800d7b0:	af00      	add	r7, sp, #0
 800d7b2:	6078      	str	r0, [r7, #4]
 800d7b4:	460b      	mov	r3, r1
 800d7b6:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800d7b8:	bf00      	nop
 800d7ba:	370c      	adds	r7, #12
 800d7bc:	46bd      	mov	sp, r7
 800d7be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7c2:	4770      	bx	lr

0800d7c4 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800d7c4:	b580      	push	{r7, lr}
 800d7c6:	b084      	sub	sp, #16
 800d7c8:	af00      	add	r7, sp, #0
 800d7ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800d7cc:	4b19      	ldr	r3, [pc, #100]	@ (800d834 <HAL_PWREx_ConfigSupply+0x70>)
 800d7ce:	68db      	ldr	r3, [r3, #12]
 800d7d0:	f003 0304 	and.w	r3, r3, #4
 800d7d4:	2b04      	cmp	r3, #4
 800d7d6:	d00a      	beq.n	800d7ee <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800d7d8:	4b16      	ldr	r3, [pc, #88]	@ (800d834 <HAL_PWREx_ConfigSupply+0x70>)
 800d7da:	68db      	ldr	r3, [r3, #12]
 800d7dc:	f003 0307 	and.w	r3, r3, #7
 800d7e0:	687a      	ldr	r2, [r7, #4]
 800d7e2:	429a      	cmp	r2, r3
 800d7e4:	d001      	beq.n	800d7ea <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800d7e6:	2301      	movs	r3, #1
 800d7e8:	e01f      	b.n	800d82a <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800d7ea:	2300      	movs	r3, #0
 800d7ec:	e01d      	b.n	800d82a <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800d7ee:	4b11      	ldr	r3, [pc, #68]	@ (800d834 <HAL_PWREx_ConfigSupply+0x70>)
 800d7f0:	68db      	ldr	r3, [r3, #12]
 800d7f2:	f023 0207 	bic.w	r2, r3, #7
 800d7f6:	490f      	ldr	r1, [pc, #60]	@ (800d834 <HAL_PWREx_ConfigSupply+0x70>)
 800d7f8:	687b      	ldr	r3, [r7, #4]
 800d7fa:	4313      	orrs	r3, r2
 800d7fc:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800d7fe:	f7f8 ffd3 	bl	80067a8 <HAL_GetTick>
 800d802:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800d804:	e009      	b.n	800d81a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800d806:	f7f8 ffcf 	bl	80067a8 <HAL_GetTick>
 800d80a:	4602      	mov	r2, r0
 800d80c:	68fb      	ldr	r3, [r7, #12]
 800d80e:	1ad3      	subs	r3, r2, r3
 800d810:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800d814:	d901      	bls.n	800d81a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800d816:	2301      	movs	r3, #1
 800d818:	e007      	b.n	800d82a <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800d81a:	4b06      	ldr	r3, [pc, #24]	@ (800d834 <HAL_PWREx_ConfigSupply+0x70>)
 800d81c:	685b      	ldr	r3, [r3, #4]
 800d81e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800d822:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d826:	d1ee      	bne.n	800d806 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800d828:	2300      	movs	r3, #0
}
 800d82a:	4618      	mov	r0, r3
 800d82c:	3710      	adds	r7, #16
 800d82e:	46bd      	mov	sp, r7
 800d830:	bd80      	pop	{r7, pc}
 800d832:	bf00      	nop
 800d834:	58024800 	.word	0x58024800

0800d838 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 800d838:	b480      	push	{r7}
 800d83a:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 800d83c:	4b05      	ldr	r3, [pc, #20]	@ (800d854 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800d83e:	68db      	ldr	r3, [r3, #12]
 800d840:	4a04      	ldr	r2, [pc, #16]	@ (800d854 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800d842:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800d846:	60d3      	str	r3, [r2, #12]
}
 800d848:	bf00      	nop
 800d84a:	46bd      	mov	sp, r7
 800d84c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d850:	4770      	bx	lr
 800d852:	bf00      	nop
 800d854:	58024800 	.word	0x58024800

0800d858 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800d858:	b580      	push	{r7, lr}
 800d85a:	b08c      	sub	sp, #48	@ 0x30
 800d85c:	af00      	add	r7, sp, #0
 800d85e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800d860:	687b      	ldr	r3, [r7, #4]
 800d862:	2b00      	cmp	r3, #0
 800d864:	d102      	bne.n	800d86c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800d866:	2301      	movs	r3, #1
 800d868:	f000 bc48 	b.w	800e0fc <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800d86c:	687b      	ldr	r3, [r7, #4]
 800d86e:	681b      	ldr	r3, [r3, #0]
 800d870:	f003 0301 	and.w	r3, r3, #1
 800d874:	2b00      	cmp	r3, #0
 800d876:	f000 8088 	beq.w	800d98a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d87a:	4b99      	ldr	r3, [pc, #612]	@ (800dae0 <HAL_RCC_OscConfig+0x288>)
 800d87c:	691b      	ldr	r3, [r3, #16]
 800d87e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d882:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800d884:	4b96      	ldr	r3, [pc, #600]	@ (800dae0 <HAL_RCC_OscConfig+0x288>)
 800d886:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d888:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800d88a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d88c:	2b10      	cmp	r3, #16
 800d88e:	d007      	beq.n	800d8a0 <HAL_RCC_OscConfig+0x48>
 800d890:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d892:	2b18      	cmp	r3, #24
 800d894:	d111      	bne.n	800d8ba <HAL_RCC_OscConfig+0x62>
 800d896:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d898:	f003 0303 	and.w	r3, r3, #3
 800d89c:	2b02      	cmp	r3, #2
 800d89e:	d10c      	bne.n	800d8ba <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d8a0:	4b8f      	ldr	r3, [pc, #572]	@ (800dae0 <HAL_RCC_OscConfig+0x288>)
 800d8a2:	681b      	ldr	r3, [r3, #0]
 800d8a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d8a8:	2b00      	cmp	r3, #0
 800d8aa:	d06d      	beq.n	800d988 <HAL_RCC_OscConfig+0x130>
 800d8ac:	687b      	ldr	r3, [r7, #4]
 800d8ae:	685b      	ldr	r3, [r3, #4]
 800d8b0:	2b00      	cmp	r3, #0
 800d8b2:	d169      	bne.n	800d988 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800d8b4:	2301      	movs	r3, #1
 800d8b6:	f000 bc21 	b.w	800e0fc <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800d8ba:	687b      	ldr	r3, [r7, #4]
 800d8bc:	685b      	ldr	r3, [r3, #4]
 800d8be:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d8c2:	d106      	bne.n	800d8d2 <HAL_RCC_OscConfig+0x7a>
 800d8c4:	4b86      	ldr	r3, [pc, #536]	@ (800dae0 <HAL_RCC_OscConfig+0x288>)
 800d8c6:	681b      	ldr	r3, [r3, #0]
 800d8c8:	4a85      	ldr	r2, [pc, #532]	@ (800dae0 <HAL_RCC_OscConfig+0x288>)
 800d8ca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d8ce:	6013      	str	r3, [r2, #0]
 800d8d0:	e02e      	b.n	800d930 <HAL_RCC_OscConfig+0xd8>
 800d8d2:	687b      	ldr	r3, [r7, #4]
 800d8d4:	685b      	ldr	r3, [r3, #4]
 800d8d6:	2b00      	cmp	r3, #0
 800d8d8:	d10c      	bne.n	800d8f4 <HAL_RCC_OscConfig+0x9c>
 800d8da:	4b81      	ldr	r3, [pc, #516]	@ (800dae0 <HAL_RCC_OscConfig+0x288>)
 800d8dc:	681b      	ldr	r3, [r3, #0]
 800d8de:	4a80      	ldr	r2, [pc, #512]	@ (800dae0 <HAL_RCC_OscConfig+0x288>)
 800d8e0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d8e4:	6013      	str	r3, [r2, #0]
 800d8e6:	4b7e      	ldr	r3, [pc, #504]	@ (800dae0 <HAL_RCC_OscConfig+0x288>)
 800d8e8:	681b      	ldr	r3, [r3, #0]
 800d8ea:	4a7d      	ldr	r2, [pc, #500]	@ (800dae0 <HAL_RCC_OscConfig+0x288>)
 800d8ec:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800d8f0:	6013      	str	r3, [r2, #0]
 800d8f2:	e01d      	b.n	800d930 <HAL_RCC_OscConfig+0xd8>
 800d8f4:	687b      	ldr	r3, [r7, #4]
 800d8f6:	685b      	ldr	r3, [r3, #4]
 800d8f8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800d8fc:	d10c      	bne.n	800d918 <HAL_RCC_OscConfig+0xc0>
 800d8fe:	4b78      	ldr	r3, [pc, #480]	@ (800dae0 <HAL_RCC_OscConfig+0x288>)
 800d900:	681b      	ldr	r3, [r3, #0]
 800d902:	4a77      	ldr	r2, [pc, #476]	@ (800dae0 <HAL_RCC_OscConfig+0x288>)
 800d904:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800d908:	6013      	str	r3, [r2, #0]
 800d90a:	4b75      	ldr	r3, [pc, #468]	@ (800dae0 <HAL_RCC_OscConfig+0x288>)
 800d90c:	681b      	ldr	r3, [r3, #0]
 800d90e:	4a74      	ldr	r2, [pc, #464]	@ (800dae0 <HAL_RCC_OscConfig+0x288>)
 800d910:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d914:	6013      	str	r3, [r2, #0]
 800d916:	e00b      	b.n	800d930 <HAL_RCC_OscConfig+0xd8>
 800d918:	4b71      	ldr	r3, [pc, #452]	@ (800dae0 <HAL_RCC_OscConfig+0x288>)
 800d91a:	681b      	ldr	r3, [r3, #0]
 800d91c:	4a70      	ldr	r2, [pc, #448]	@ (800dae0 <HAL_RCC_OscConfig+0x288>)
 800d91e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d922:	6013      	str	r3, [r2, #0]
 800d924:	4b6e      	ldr	r3, [pc, #440]	@ (800dae0 <HAL_RCC_OscConfig+0x288>)
 800d926:	681b      	ldr	r3, [r3, #0]
 800d928:	4a6d      	ldr	r2, [pc, #436]	@ (800dae0 <HAL_RCC_OscConfig+0x288>)
 800d92a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800d92e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800d930:	687b      	ldr	r3, [r7, #4]
 800d932:	685b      	ldr	r3, [r3, #4]
 800d934:	2b00      	cmp	r3, #0
 800d936:	d013      	beq.n	800d960 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d938:	f7f8 ff36 	bl	80067a8 <HAL_GetTick>
 800d93c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800d93e:	e008      	b.n	800d952 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d940:	f7f8 ff32 	bl	80067a8 <HAL_GetTick>
 800d944:	4602      	mov	r2, r0
 800d946:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d948:	1ad3      	subs	r3, r2, r3
 800d94a:	2b64      	cmp	r3, #100	@ 0x64
 800d94c:	d901      	bls.n	800d952 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800d94e:	2303      	movs	r3, #3
 800d950:	e3d4      	b.n	800e0fc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800d952:	4b63      	ldr	r3, [pc, #396]	@ (800dae0 <HAL_RCC_OscConfig+0x288>)
 800d954:	681b      	ldr	r3, [r3, #0]
 800d956:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d95a:	2b00      	cmp	r3, #0
 800d95c:	d0f0      	beq.n	800d940 <HAL_RCC_OscConfig+0xe8>
 800d95e:	e014      	b.n	800d98a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d960:	f7f8 ff22 	bl	80067a8 <HAL_GetTick>
 800d964:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800d966:	e008      	b.n	800d97a <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d968:	f7f8 ff1e 	bl	80067a8 <HAL_GetTick>
 800d96c:	4602      	mov	r2, r0
 800d96e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d970:	1ad3      	subs	r3, r2, r3
 800d972:	2b64      	cmp	r3, #100	@ 0x64
 800d974:	d901      	bls.n	800d97a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800d976:	2303      	movs	r3, #3
 800d978:	e3c0      	b.n	800e0fc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800d97a:	4b59      	ldr	r3, [pc, #356]	@ (800dae0 <HAL_RCC_OscConfig+0x288>)
 800d97c:	681b      	ldr	r3, [r3, #0]
 800d97e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d982:	2b00      	cmp	r3, #0
 800d984:	d1f0      	bne.n	800d968 <HAL_RCC_OscConfig+0x110>
 800d986:	e000      	b.n	800d98a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d988:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800d98a:	687b      	ldr	r3, [r7, #4]
 800d98c:	681b      	ldr	r3, [r3, #0]
 800d98e:	f003 0302 	and.w	r3, r3, #2
 800d992:	2b00      	cmp	r3, #0
 800d994:	f000 80ca 	beq.w	800db2c <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d998:	4b51      	ldr	r3, [pc, #324]	@ (800dae0 <HAL_RCC_OscConfig+0x288>)
 800d99a:	691b      	ldr	r3, [r3, #16]
 800d99c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d9a0:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800d9a2:	4b4f      	ldr	r3, [pc, #316]	@ (800dae0 <HAL_RCC_OscConfig+0x288>)
 800d9a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d9a6:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800d9a8:	6a3b      	ldr	r3, [r7, #32]
 800d9aa:	2b00      	cmp	r3, #0
 800d9ac:	d007      	beq.n	800d9be <HAL_RCC_OscConfig+0x166>
 800d9ae:	6a3b      	ldr	r3, [r7, #32]
 800d9b0:	2b18      	cmp	r3, #24
 800d9b2:	d156      	bne.n	800da62 <HAL_RCC_OscConfig+0x20a>
 800d9b4:	69fb      	ldr	r3, [r7, #28]
 800d9b6:	f003 0303 	and.w	r3, r3, #3
 800d9ba:	2b00      	cmp	r3, #0
 800d9bc:	d151      	bne.n	800da62 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800d9be:	4b48      	ldr	r3, [pc, #288]	@ (800dae0 <HAL_RCC_OscConfig+0x288>)
 800d9c0:	681b      	ldr	r3, [r3, #0]
 800d9c2:	f003 0304 	and.w	r3, r3, #4
 800d9c6:	2b00      	cmp	r3, #0
 800d9c8:	d005      	beq.n	800d9d6 <HAL_RCC_OscConfig+0x17e>
 800d9ca:	687b      	ldr	r3, [r7, #4]
 800d9cc:	68db      	ldr	r3, [r3, #12]
 800d9ce:	2b00      	cmp	r3, #0
 800d9d0:	d101      	bne.n	800d9d6 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800d9d2:	2301      	movs	r3, #1
 800d9d4:	e392      	b.n	800e0fc <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800d9d6:	4b42      	ldr	r3, [pc, #264]	@ (800dae0 <HAL_RCC_OscConfig+0x288>)
 800d9d8:	681b      	ldr	r3, [r3, #0]
 800d9da:	f023 0219 	bic.w	r2, r3, #25
 800d9de:	687b      	ldr	r3, [r7, #4]
 800d9e0:	68db      	ldr	r3, [r3, #12]
 800d9e2:	493f      	ldr	r1, [pc, #252]	@ (800dae0 <HAL_RCC_OscConfig+0x288>)
 800d9e4:	4313      	orrs	r3, r2
 800d9e6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d9e8:	f7f8 fede 	bl	80067a8 <HAL_GetTick>
 800d9ec:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800d9ee:	e008      	b.n	800da02 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d9f0:	f7f8 feda 	bl	80067a8 <HAL_GetTick>
 800d9f4:	4602      	mov	r2, r0
 800d9f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9f8:	1ad3      	subs	r3, r2, r3
 800d9fa:	2b02      	cmp	r3, #2
 800d9fc:	d901      	bls.n	800da02 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800d9fe:	2303      	movs	r3, #3
 800da00:	e37c      	b.n	800e0fc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800da02:	4b37      	ldr	r3, [pc, #220]	@ (800dae0 <HAL_RCC_OscConfig+0x288>)
 800da04:	681b      	ldr	r3, [r3, #0]
 800da06:	f003 0304 	and.w	r3, r3, #4
 800da0a:	2b00      	cmp	r3, #0
 800da0c:	d0f0      	beq.n	800d9f0 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800da0e:	f7f8 fefb 	bl	8006808 <HAL_GetREVID>
 800da12:	4603      	mov	r3, r0
 800da14:	f241 0203 	movw	r2, #4099	@ 0x1003
 800da18:	4293      	cmp	r3, r2
 800da1a:	d817      	bhi.n	800da4c <HAL_RCC_OscConfig+0x1f4>
 800da1c:	687b      	ldr	r3, [r7, #4]
 800da1e:	691b      	ldr	r3, [r3, #16]
 800da20:	2b40      	cmp	r3, #64	@ 0x40
 800da22:	d108      	bne.n	800da36 <HAL_RCC_OscConfig+0x1de>
 800da24:	4b2e      	ldr	r3, [pc, #184]	@ (800dae0 <HAL_RCC_OscConfig+0x288>)
 800da26:	685b      	ldr	r3, [r3, #4]
 800da28:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800da2c:	4a2c      	ldr	r2, [pc, #176]	@ (800dae0 <HAL_RCC_OscConfig+0x288>)
 800da2e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800da32:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800da34:	e07a      	b.n	800db2c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800da36:	4b2a      	ldr	r3, [pc, #168]	@ (800dae0 <HAL_RCC_OscConfig+0x288>)
 800da38:	685b      	ldr	r3, [r3, #4]
 800da3a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800da3e:	687b      	ldr	r3, [r7, #4]
 800da40:	691b      	ldr	r3, [r3, #16]
 800da42:	031b      	lsls	r3, r3, #12
 800da44:	4926      	ldr	r1, [pc, #152]	@ (800dae0 <HAL_RCC_OscConfig+0x288>)
 800da46:	4313      	orrs	r3, r2
 800da48:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800da4a:	e06f      	b.n	800db2c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800da4c:	4b24      	ldr	r3, [pc, #144]	@ (800dae0 <HAL_RCC_OscConfig+0x288>)
 800da4e:	685b      	ldr	r3, [r3, #4]
 800da50:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800da54:	687b      	ldr	r3, [r7, #4]
 800da56:	691b      	ldr	r3, [r3, #16]
 800da58:	061b      	lsls	r3, r3, #24
 800da5a:	4921      	ldr	r1, [pc, #132]	@ (800dae0 <HAL_RCC_OscConfig+0x288>)
 800da5c:	4313      	orrs	r3, r2
 800da5e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800da60:	e064      	b.n	800db2c <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800da62:	687b      	ldr	r3, [r7, #4]
 800da64:	68db      	ldr	r3, [r3, #12]
 800da66:	2b00      	cmp	r3, #0
 800da68:	d047      	beq.n	800dafa <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800da6a:	4b1d      	ldr	r3, [pc, #116]	@ (800dae0 <HAL_RCC_OscConfig+0x288>)
 800da6c:	681b      	ldr	r3, [r3, #0]
 800da6e:	f023 0219 	bic.w	r2, r3, #25
 800da72:	687b      	ldr	r3, [r7, #4]
 800da74:	68db      	ldr	r3, [r3, #12]
 800da76:	491a      	ldr	r1, [pc, #104]	@ (800dae0 <HAL_RCC_OscConfig+0x288>)
 800da78:	4313      	orrs	r3, r2
 800da7a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800da7c:	f7f8 fe94 	bl	80067a8 <HAL_GetTick>
 800da80:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800da82:	e008      	b.n	800da96 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800da84:	f7f8 fe90 	bl	80067a8 <HAL_GetTick>
 800da88:	4602      	mov	r2, r0
 800da8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da8c:	1ad3      	subs	r3, r2, r3
 800da8e:	2b02      	cmp	r3, #2
 800da90:	d901      	bls.n	800da96 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800da92:	2303      	movs	r3, #3
 800da94:	e332      	b.n	800e0fc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800da96:	4b12      	ldr	r3, [pc, #72]	@ (800dae0 <HAL_RCC_OscConfig+0x288>)
 800da98:	681b      	ldr	r3, [r3, #0]
 800da9a:	f003 0304 	and.w	r3, r3, #4
 800da9e:	2b00      	cmp	r3, #0
 800daa0:	d0f0      	beq.n	800da84 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800daa2:	f7f8 feb1 	bl	8006808 <HAL_GetREVID>
 800daa6:	4603      	mov	r3, r0
 800daa8:	f241 0203 	movw	r2, #4099	@ 0x1003
 800daac:	4293      	cmp	r3, r2
 800daae:	d819      	bhi.n	800dae4 <HAL_RCC_OscConfig+0x28c>
 800dab0:	687b      	ldr	r3, [r7, #4]
 800dab2:	691b      	ldr	r3, [r3, #16]
 800dab4:	2b40      	cmp	r3, #64	@ 0x40
 800dab6:	d108      	bne.n	800daca <HAL_RCC_OscConfig+0x272>
 800dab8:	4b09      	ldr	r3, [pc, #36]	@ (800dae0 <HAL_RCC_OscConfig+0x288>)
 800daba:	685b      	ldr	r3, [r3, #4]
 800dabc:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800dac0:	4a07      	ldr	r2, [pc, #28]	@ (800dae0 <HAL_RCC_OscConfig+0x288>)
 800dac2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800dac6:	6053      	str	r3, [r2, #4]
 800dac8:	e030      	b.n	800db2c <HAL_RCC_OscConfig+0x2d4>
 800daca:	4b05      	ldr	r3, [pc, #20]	@ (800dae0 <HAL_RCC_OscConfig+0x288>)
 800dacc:	685b      	ldr	r3, [r3, #4]
 800dace:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800dad2:	687b      	ldr	r3, [r7, #4]
 800dad4:	691b      	ldr	r3, [r3, #16]
 800dad6:	031b      	lsls	r3, r3, #12
 800dad8:	4901      	ldr	r1, [pc, #4]	@ (800dae0 <HAL_RCC_OscConfig+0x288>)
 800dada:	4313      	orrs	r3, r2
 800dadc:	604b      	str	r3, [r1, #4]
 800dade:	e025      	b.n	800db2c <HAL_RCC_OscConfig+0x2d4>
 800dae0:	58024400 	.word	0x58024400
 800dae4:	4b9a      	ldr	r3, [pc, #616]	@ (800dd50 <HAL_RCC_OscConfig+0x4f8>)
 800dae6:	685b      	ldr	r3, [r3, #4]
 800dae8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800daec:	687b      	ldr	r3, [r7, #4]
 800daee:	691b      	ldr	r3, [r3, #16]
 800daf0:	061b      	lsls	r3, r3, #24
 800daf2:	4997      	ldr	r1, [pc, #604]	@ (800dd50 <HAL_RCC_OscConfig+0x4f8>)
 800daf4:	4313      	orrs	r3, r2
 800daf6:	604b      	str	r3, [r1, #4]
 800daf8:	e018      	b.n	800db2c <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800dafa:	4b95      	ldr	r3, [pc, #596]	@ (800dd50 <HAL_RCC_OscConfig+0x4f8>)
 800dafc:	681b      	ldr	r3, [r3, #0]
 800dafe:	4a94      	ldr	r2, [pc, #592]	@ (800dd50 <HAL_RCC_OscConfig+0x4f8>)
 800db00:	f023 0301 	bic.w	r3, r3, #1
 800db04:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800db06:	f7f8 fe4f 	bl	80067a8 <HAL_GetTick>
 800db0a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800db0c:	e008      	b.n	800db20 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800db0e:	f7f8 fe4b 	bl	80067a8 <HAL_GetTick>
 800db12:	4602      	mov	r2, r0
 800db14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db16:	1ad3      	subs	r3, r2, r3
 800db18:	2b02      	cmp	r3, #2
 800db1a:	d901      	bls.n	800db20 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800db1c:	2303      	movs	r3, #3
 800db1e:	e2ed      	b.n	800e0fc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800db20:	4b8b      	ldr	r3, [pc, #556]	@ (800dd50 <HAL_RCC_OscConfig+0x4f8>)
 800db22:	681b      	ldr	r3, [r3, #0]
 800db24:	f003 0304 	and.w	r3, r3, #4
 800db28:	2b00      	cmp	r3, #0
 800db2a:	d1f0      	bne.n	800db0e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800db2c:	687b      	ldr	r3, [r7, #4]
 800db2e:	681b      	ldr	r3, [r3, #0]
 800db30:	f003 0310 	and.w	r3, r3, #16
 800db34:	2b00      	cmp	r3, #0
 800db36:	f000 80a9 	beq.w	800dc8c <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800db3a:	4b85      	ldr	r3, [pc, #532]	@ (800dd50 <HAL_RCC_OscConfig+0x4f8>)
 800db3c:	691b      	ldr	r3, [r3, #16]
 800db3e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800db42:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800db44:	4b82      	ldr	r3, [pc, #520]	@ (800dd50 <HAL_RCC_OscConfig+0x4f8>)
 800db46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800db48:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800db4a:	69bb      	ldr	r3, [r7, #24]
 800db4c:	2b08      	cmp	r3, #8
 800db4e:	d007      	beq.n	800db60 <HAL_RCC_OscConfig+0x308>
 800db50:	69bb      	ldr	r3, [r7, #24]
 800db52:	2b18      	cmp	r3, #24
 800db54:	d13a      	bne.n	800dbcc <HAL_RCC_OscConfig+0x374>
 800db56:	697b      	ldr	r3, [r7, #20]
 800db58:	f003 0303 	and.w	r3, r3, #3
 800db5c:	2b01      	cmp	r3, #1
 800db5e:	d135      	bne.n	800dbcc <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800db60:	4b7b      	ldr	r3, [pc, #492]	@ (800dd50 <HAL_RCC_OscConfig+0x4f8>)
 800db62:	681b      	ldr	r3, [r3, #0]
 800db64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800db68:	2b00      	cmp	r3, #0
 800db6a:	d005      	beq.n	800db78 <HAL_RCC_OscConfig+0x320>
 800db6c:	687b      	ldr	r3, [r7, #4]
 800db6e:	69db      	ldr	r3, [r3, #28]
 800db70:	2b80      	cmp	r3, #128	@ 0x80
 800db72:	d001      	beq.n	800db78 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800db74:	2301      	movs	r3, #1
 800db76:	e2c1      	b.n	800e0fc <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800db78:	f7f8 fe46 	bl	8006808 <HAL_GetREVID>
 800db7c:	4603      	mov	r3, r0
 800db7e:	f241 0203 	movw	r2, #4099	@ 0x1003
 800db82:	4293      	cmp	r3, r2
 800db84:	d817      	bhi.n	800dbb6 <HAL_RCC_OscConfig+0x35e>
 800db86:	687b      	ldr	r3, [r7, #4]
 800db88:	6a1b      	ldr	r3, [r3, #32]
 800db8a:	2b20      	cmp	r3, #32
 800db8c:	d108      	bne.n	800dba0 <HAL_RCC_OscConfig+0x348>
 800db8e:	4b70      	ldr	r3, [pc, #448]	@ (800dd50 <HAL_RCC_OscConfig+0x4f8>)
 800db90:	685b      	ldr	r3, [r3, #4]
 800db92:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800db96:	4a6e      	ldr	r2, [pc, #440]	@ (800dd50 <HAL_RCC_OscConfig+0x4f8>)
 800db98:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800db9c:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800db9e:	e075      	b.n	800dc8c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800dba0:	4b6b      	ldr	r3, [pc, #428]	@ (800dd50 <HAL_RCC_OscConfig+0x4f8>)
 800dba2:	685b      	ldr	r3, [r3, #4]
 800dba4:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800dba8:	687b      	ldr	r3, [r7, #4]
 800dbaa:	6a1b      	ldr	r3, [r3, #32]
 800dbac:	069b      	lsls	r3, r3, #26
 800dbae:	4968      	ldr	r1, [pc, #416]	@ (800dd50 <HAL_RCC_OscConfig+0x4f8>)
 800dbb0:	4313      	orrs	r3, r2
 800dbb2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800dbb4:	e06a      	b.n	800dc8c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800dbb6:	4b66      	ldr	r3, [pc, #408]	@ (800dd50 <HAL_RCC_OscConfig+0x4f8>)
 800dbb8:	68db      	ldr	r3, [r3, #12]
 800dbba:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800dbbe:	687b      	ldr	r3, [r7, #4]
 800dbc0:	6a1b      	ldr	r3, [r3, #32]
 800dbc2:	061b      	lsls	r3, r3, #24
 800dbc4:	4962      	ldr	r1, [pc, #392]	@ (800dd50 <HAL_RCC_OscConfig+0x4f8>)
 800dbc6:	4313      	orrs	r3, r2
 800dbc8:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800dbca:	e05f      	b.n	800dc8c <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800dbcc:	687b      	ldr	r3, [r7, #4]
 800dbce:	69db      	ldr	r3, [r3, #28]
 800dbd0:	2b00      	cmp	r3, #0
 800dbd2:	d042      	beq.n	800dc5a <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800dbd4:	4b5e      	ldr	r3, [pc, #376]	@ (800dd50 <HAL_RCC_OscConfig+0x4f8>)
 800dbd6:	681b      	ldr	r3, [r3, #0]
 800dbd8:	4a5d      	ldr	r2, [pc, #372]	@ (800dd50 <HAL_RCC_OscConfig+0x4f8>)
 800dbda:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dbde:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dbe0:	f7f8 fde2 	bl	80067a8 <HAL_GetTick>
 800dbe4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800dbe6:	e008      	b.n	800dbfa <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800dbe8:	f7f8 fdde 	bl	80067a8 <HAL_GetTick>
 800dbec:	4602      	mov	r2, r0
 800dbee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dbf0:	1ad3      	subs	r3, r2, r3
 800dbf2:	2b02      	cmp	r3, #2
 800dbf4:	d901      	bls.n	800dbfa <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800dbf6:	2303      	movs	r3, #3
 800dbf8:	e280      	b.n	800e0fc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800dbfa:	4b55      	ldr	r3, [pc, #340]	@ (800dd50 <HAL_RCC_OscConfig+0x4f8>)
 800dbfc:	681b      	ldr	r3, [r3, #0]
 800dbfe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800dc02:	2b00      	cmp	r3, #0
 800dc04:	d0f0      	beq.n	800dbe8 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800dc06:	f7f8 fdff 	bl	8006808 <HAL_GetREVID>
 800dc0a:	4603      	mov	r3, r0
 800dc0c:	f241 0203 	movw	r2, #4099	@ 0x1003
 800dc10:	4293      	cmp	r3, r2
 800dc12:	d817      	bhi.n	800dc44 <HAL_RCC_OscConfig+0x3ec>
 800dc14:	687b      	ldr	r3, [r7, #4]
 800dc16:	6a1b      	ldr	r3, [r3, #32]
 800dc18:	2b20      	cmp	r3, #32
 800dc1a:	d108      	bne.n	800dc2e <HAL_RCC_OscConfig+0x3d6>
 800dc1c:	4b4c      	ldr	r3, [pc, #304]	@ (800dd50 <HAL_RCC_OscConfig+0x4f8>)
 800dc1e:	685b      	ldr	r3, [r3, #4]
 800dc20:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800dc24:	4a4a      	ldr	r2, [pc, #296]	@ (800dd50 <HAL_RCC_OscConfig+0x4f8>)
 800dc26:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800dc2a:	6053      	str	r3, [r2, #4]
 800dc2c:	e02e      	b.n	800dc8c <HAL_RCC_OscConfig+0x434>
 800dc2e:	4b48      	ldr	r3, [pc, #288]	@ (800dd50 <HAL_RCC_OscConfig+0x4f8>)
 800dc30:	685b      	ldr	r3, [r3, #4]
 800dc32:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800dc36:	687b      	ldr	r3, [r7, #4]
 800dc38:	6a1b      	ldr	r3, [r3, #32]
 800dc3a:	069b      	lsls	r3, r3, #26
 800dc3c:	4944      	ldr	r1, [pc, #272]	@ (800dd50 <HAL_RCC_OscConfig+0x4f8>)
 800dc3e:	4313      	orrs	r3, r2
 800dc40:	604b      	str	r3, [r1, #4]
 800dc42:	e023      	b.n	800dc8c <HAL_RCC_OscConfig+0x434>
 800dc44:	4b42      	ldr	r3, [pc, #264]	@ (800dd50 <HAL_RCC_OscConfig+0x4f8>)
 800dc46:	68db      	ldr	r3, [r3, #12]
 800dc48:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800dc4c:	687b      	ldr	r3, [r7, #4]
 800dc4e:	6a1b      	ldr	r3, [r3, #32]
 800dc50:	061b      	lsls	r3, r3, #24
 800dc52:	493f      	ldr	r1, [pc, #252]	@ (800dd50 <HAL_RCC_OscConfig+0x4f8>)
 800dc54:	4313      	orrs	r3, r2
 800dc56:	60cb      	str	r3, [r1, #12]
 800dc58:	e018      	b.n	800dc8c <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800dc5a:	4b3d      	ldr	r3, [pc, #244]	@ (800dd50 <HAL_RCC_OscConfig+0x4f8>)
 800dc5c:	681b      	ldr	r3, [r3, #0]
 800dc5e:	4a3c      	ldr	r2, [pc, #240]	@ (800dd50 <HAL_RCC_OscConfig+0x4f8>)
 800dc60:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800dc64:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dc66:	f7f8 fd9f 	bl	80067a8 <HAL_GetTick>
 800dc6a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800dc6c:	e008      	b.n	800dc80 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800dc6e:	f7f8 fd9b 	bl	80067a8 <HAL_GetTick>
 800dc72:	4602      	mov	r2, r0
 800dc74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc76:	1ad3      	subs	r3, r2, r3
 800dc78:	2b02      	cmp	r3, #2
 800dc7a:	d901      	bls.n	800dc80 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800dc7c:	2303      	movs	r3, #3
 800dc7e:	e23d      	b.n	800e0fc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800dc80:	4b33      	ldr	r3, [pc, #204]	@ (800dd50 <HAL_RCC_OscConfig+0x4f8>)
 800dc82:	681b      	ldr	r3, [r3, #0]
 800dc84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800dc88:	2b00      	cmp	r3, #0
 800dc8a:	d1f0      	bne.n	800dc6e <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800dc8c:	687b      	ldr	r3, [r7, #4]
 800dc8e:	681b      	ldr	r3, [r3, #0]
 800dc90:	f003 0308 	and.w	r3, r3, #8
 800dc94:	2b00      	cmp	r3, #0
 800dc96:	d036      	beq.n	800dd06 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800dc98:	687b      	ldr	r3, [r7, #4]
 800dc9a:	695b      	ldr	r3, [r3, #20]
 800dc9c:	2b00      	cmp	r3, #0
 800dc9e:	d019      	beq.n	800dcd4 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800dca0:	4b2b      	ldr	r3, [pc, #172]	@ (800dd50 <HAL_RCC_OscConfig+0x4f8>)
 800dca2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800dca4:	4a2a      	ldr	r2, [pc, #168]	@ (800dd50 <HAL_RCC_OscConfig+0x4f8>)
 800dca6:	f043 0301 	orr.w	r3, r3, #1
 800dcaa:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800dcac:	f7f8 fd7c 	bl	80067a8 <HAL_GetTick>
 800dcb0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800dcb2:	e008      	b.n	800dcc6 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800dcb4:	f7f8 fd78 	bl	80067a8 <HAL_GetTick>
 800dcb8:	4602      	mov	r2, r0
 800dcba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dcbc:	1ad3      	subs	r3, r2, r3
 800dcbe:	2b02      	cmp	r3, #2
 800dcc0:	d901      	bls.n	800dcc6 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800dcc2:	2303      	movs	r3, #3
 800dcc4:	e21a      	b.n	800e0fc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800dcc6:	4b22      	ldr	r3, [pc, #136]	@ (800dd50 <HAL_RCC_OscConfig+0x4f8>)
 800dcc8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800dcca:	f003 0302 	and.w	r3, r3, #2
 800dcce:	2b00      	cmp	r3, #0
 800dcd0:	d0f0      	beq.n	800dcb4 <HAL_RCC_OscConfig+0x45c>
 800dcd2:	e018      	b.n	800dd06 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800dcd4:	4b1e      	ldr	r3, [pc, #120]	@ (800dd50 <HAL_RCC_OscConfig+0x4f8>)
 800dcd6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800dcd8:	4a1d      	ldr	r2, [pc, #116]	@ (800dd50 <HAL_RCC_OscConfig+0x4f8>)
 800dcda:	f023 0301 	bic.w	r3, r3, #1
 800dcde:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800dce0:	f7f8 fd62 	bl	80067a8 <HAL_GetTick>
 800dce4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800dce6:	e008      	b.n	800dcfa <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800dce8:	f7f8 fd5e 	bl	80067a8 <HAL_GetTick>
 800dcec:	4602      	mov	r2, r0
 800dcee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dcf0:	1ad3      	subs	r3, r2, r3
 800dcf2:	2b02      	cmp	r3, #2
 800dcf4:	d901      	bls.n	800dcfa <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800dcf6:	2303      	movs	r3, #3
 800dcf8:	e200      	b.n	800e0fc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800dcfa:	4b15      	ldr	r3, [pc, #84]	@ (800dd50 <HAL_RCC_OscConfig+0x4f8>)
 800dcfc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800dcfe:	f003 0302 	and.w	r3, r3, #2
 800dd02:	2b00      	cmp	r3, #0
 800dd04:	d1f0      	bne.n	800dce8 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800dd06:	687b      	ldr	r3, [r7, #4]
 800dd08:	681b      	ldr	r3, [r3, #0]
 800dd0a:	f003 0320 	and.w	r3, r3, #32
 800dd0e:	2b00      	cmp	r3, #0
 800dd10:	d039      	beq.n	800dd86 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800dd12:	687b      	ldr	r3, [r7, #4]
 800dd14:	699b      	ldr	r3, [r3, #24]
 800dd16:	2b00      	cmp	r3, #0
 800dd18:	d01c      	beq.n	800dd54 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800dd1a:	4b0d      	ldr	r3, [pc, #52]	@ (800dd50 <HAL_RCC_OscConfig+0x4f8>)
 800dd1c:	681b      	ldr	r3, [r3, #0]
 800dd1e:	4a0c      	ldr	r2, [pc, #48]	@ (800dd50 <HAL_RCC_OscConfig+0x4f8>)
 800dd20:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800dd24:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800dd26:	f7f8 fd3f 	bl	80067a8 <HAL_GetTick>
 800dd2a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800dd2c:	e008      	b.n	800dd40 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800dd2e:	f7f8 fd3b 	bl	80067a8 <HAL_GetTick>
 800dd32:	4602      	mov	r2, r0
 800dd34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd36:	1ad3      	subs	r3, r2, r3
 800dd38:	2b02      	cmp	r3, #2
 800dd3a:	d901      	bls.n	800dd40 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800dd3c:	2303      	movs	r3, #3
 800dd3e:	e1dd      	b.n	800e0fc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800dd40:	4b03      	ldr	r3, [pc, #12]	@ (800dd50 <HAL_RCC_OscConfig+0x4f8>)
 800dd42:	681b      	ldr	r3, [r3, #0]
 800dd44:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800dd48:	2b00      	cmp	r3, #0
 800dd4a:	d0f0      	beq.n	800dd2e <HAL_RCC_OscConfig+0x4d6>
 800dd4c:	e01b      	b.n	800dd86 <HAL_RCC_OscConfig+0x52e>
 800dd4e:	bf00      	nop
 800dd50:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800dd54:	4b9b      	ldr	r3, [pc, #620]	@ (800dfc4 <HAL_RCC_OscConfig+0x76c>)
 800dd56:	681b      	ldr	r3, [r3, #0]
 800dd58:	4a9a      	ldr	r2, [pc, #616]	@ (800dfc4 <HAL_RCC_OscConfig+0x76c>)
 800dd5a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800dd5e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800dd60:	f7f8 fd22 	bl	80067a8 <HAL_GetTick>
 800dd64:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800dd66:	e008      	b.n	800dd7a <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800dd68:	f7f8 fd1e 	bl	80067a8 <HAL_GetTick>
 800dd6c:	4602      	mov	r2, r0
 800dd6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd70:	1ad3      	subs	r3, r2, r3
 800dd72:	2b02      	cmp	r3, #2
 800dd74:	d901      	bls.n	800dd7a <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800dd76:	2303      	movs	r3, #3
 800dd78:	e1c0      	b.n	800e0fc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800dd7a:	4b92      	ldr	r3, [pc, #584]	@ (800dfc4 <HAL_RCC_OscConfig+0x76c>)
 800dd7c:	681b      	ldr	r3, [r3, #0]
 800dd7e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800dd82:	2b00      	cmp	r3, #0
 800dd84:	d1f0      	bne.n	800dd68 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800dd86:	687b      	ldr	r3, [r7, #4]
 800dd88:	681b      	ldr	r3, [r3, #0]
 800dd8a:	f003 0304 	and.w	r3, r3, #4
 800dd8e:	2b00      	cmp	r3, #0
 800dd90:	f000 8081 	beq.w	800de96 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800dd94:	4b8c      	ldr	r3, [pc, #560]	@ (800dfc8 <HAL_RCC_OscConfig+0x770>)
 800dd96:	681b      	ldr	r3, [r3, #0]
 800dd98:	4a8b      	ldr	r2, [pc, #556]	@ (800dfc8 <HAL_RCC_OscConfig+0x770>)
 800dd9a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800dd9e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800dda0:	f7f8 fd02 	bl	80067a8 <HAL_GetTick>
 800dda4:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800dda6:	e008      	b.n	800ddba <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800dda8:	f7f8 fcfe 	bl	80067a8 <HAL_GetTick>
 800ddac:	4602      	mov	r2, r0
 800ddae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ddb0:	1ad3      	subs	r3, r2, r3
 800ddb2:	2b64      	cmp	r3, #100	@ 0x64
 800ddb4:	d901      	bls.n	800ddba <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800ddb6:	2303      	movs	r3, #3
 800ddb8:	e1a0      	b.n	800e0fc <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800ddba:	4b83      	ldr	r3, [pc, #524]	@ (800dfc8 <HAL_RCC_OscConfig+0x770>)
 800ddbc:	681b      	ldr	r3, [r3, #0]
 800ddbe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ddc2:	2b00      	cmp	r3, #0
 800ddc4:	d0f0      	beq.n	800dda8 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800ddc6:	687b      	ldr	r3, [r7, #4]
 800ddc8:	689b      	ldr	r3, [r3, #8]
 800ddca:	2b01      	cmp	r3, #1
 800ddcc:	d106      	bne.n	800dddc <HAL_RCC_OscConfig+0x584>
 800ddce:	4b7d      	ldr	r3, [pc, #500]	@ (800dfc4 <HAL_RCC_OscConfig+0x76c>)
 800ddd0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ddd2:	4a7c      	ldr	r2, [pc, #496]	@ (800dfc4 <HAL_RCC_OscConfig+0x76c>)
 800ddd4:	f043 0301 	orr.w	r3, r3, #1
 800ddd8:	6713      	str	r3, [r2, #112]	@ 0x70
 800ddda:	e02d      	b.n	800de38 <HAL_RCC_OscConfig+0x5e0>
 800dddc:	687b      	ldr	r3, [r7, #4]
 800ddde:	689b      	ldr	r3, [r3, #8]
 800dde0:	2b00      	cmp	r3, #0
 800dde2:	d10c      	bne.n	800ddfe <HAL_RCC_OscConfig+0x5a6>
 800dde4:	4b77      	ldr	r3, [pc, #476]	@ (800dfc4 <HAL_RCC_OscConfig+0x76c>)
 800dde6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800dde8:	4a76      	ldr	r2, [pc, #472]	@ (800dfc4 <HAL_RCC_OscConfig+0x76c>)
 800ddea:	f023 0301 	bic.w	r3, r3, #1
 800ddee:	6713      	str	r3, [r2, #112]	@ 0x70
 800ddf0:	4b74      	ldr	r3, [pc, #464]	@ (800dfc4 <HAL_RCC_OscConfig+0x76c>)
 800ddf2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ddf4:	4a73      	ldr	r2, [pc, #460]	@ (800dfc4 <HAL_RCC_OscConfig+0x76c>)
 800ddf6:	f023 0304 	bic.w	r3, r3, #4
 800ddfa:	6713      	str	r3, [r2, #112]	@ 0x70
 800ddfc:	e01c      	b.n	800de38 <HAL_RCC_OscConfig+0x5e0>
 800ddfe:	687b      	ldr	r3, [r7, #4]
 800de00:	689b      	ldr	r3, [r3, #8]
 800de02:	2b05      	cmp	r3, #5
 800de04:	d10c      	bne.n	800de20 <HAL_RCC_OscConfig+0x5c8>
 800de06:	4b6f      	ldr	r3, [pc, #444]	@ (800dfc4 <HAL_RCC_OscConfig+0x76c>)
 800de08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800de0a:	4a6e      	ldr	r2, [pc, #440]	@ (800dfc4 <HAL_RCC_OscConfig+0x76c>)
 800de0c:	f043 0304 	orr.w	r3, r3, #4
 800de10:	6713      	str	r3, [r2, #112]	@ 0x70
 800de12:	4b6c      	ldr	r3, [pc, #432]	@ (800dfc4 <HAL_RCC_OscConfig+0x76c>)
 800de14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800de16:	4a6b      	ldr	r2, [pc, #428]	@ (800dfc4 <HAL_RCC_OscConfig+0x76c>)
 800de18:	f043 0301 	orr.w	r3, r3, #1
 800de1c:	6713      	str	r3, [r2, #112]	@ 0x70
 800de1e:	e00b      	b.n	800de38 <HAL_RCC_OscConfig+0x5e0>
 800de20:	4b68      	ldr	r3, [pc, #416]	@ (800dfc4 <HAL_RCC_OscConfig+0x76c>)
 800de22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800de24:	4a67      	ldr	r2, [pc, #412]	@ (800dfc4 <HAL_RCC_OscConfig+0x76c>)
 800de26:	f023 0301 	bic.w	r3, r3, #1
 800de2a:	6713      	str	r3, [r2, #112]	@ 0x70
 800de2c:	4b65      	ldr	r3, [pc, #404]	@ (800dfc4 <HAL_RCC_OscConfig+0x76c>)
 800de2e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800de30:	4a64      	ldr	r2, [pc, #400]	@ (800dfc4 <HAL_RCC_OscConfig+0x76c>)
 800de32:	f023 0304 	bic.w	r3, r3, #4
 800de36:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800de38:	687b      	ldr	r3, [r7, #4]
 800de3a:	689b      	ldr	r3, [r3, #8]
 800de3c:	2b00      	cmp	r3, #0
 800de3e:	d015      	beq.n	800de6c <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800de40:	f7f8 fcb2 	bl	80067a8 <HAL_GetTick>
 800de44:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800de46:	e00a      	b.n	800de5e <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800de48:	f7f8 fcae 	bl	80067a8 <HAL_GetTick>
 800de4c:	4602      	mov	r2, r0
 800de4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de50:	1ad3      	subs	r3, r2, r3
 800de52:	f241 3288 	movw	r2, #5000	@ 0x1388
 800de56:	4293      	cmp	r3, r2
 800de58:	d901      	bls.n	800de5e <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800de5a:	2303      	movs	r3, #3
 800de5c:	e14e      	b.n	800e0fc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800de5e:	4b59      	ldr	r3, [pc, #356]	@ (800dfc4 <HAL_RCC_OscConfig+0x76c>)
 800de60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800de62:	f003 0302 	and.w	r3, r3, #2
 800de66:	2b00      	cmp	r3, #0
 800de68:	d0ee      	beq.n	800de48 <HAL_RCC_OscConfig+0x5f0>
 800de6a:	e014      	b.n	800de96 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800de6c:	f7f8 fc9c 	bl	80067a8 <HAL_GetTick>
 800de70:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800de72:	e00a      	b.n	800de8a <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800de74:	f7f8 fc98 	bl	80067a8 <HAL_GetTick>
 800de78:	4602      	mov	r2, r0
 800de7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de7c:	1ad3      	subs	r3, r2, r3
 800de7e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800de82:	4293      	cmp	r3, r2
 800de84:	d901      	bls.n	800de8a <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800de86:	2303      	movs	r3, #3
 800de88:	e138      	b.n	800e0fc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800de8a:	4b4e      	ldr	r3, [pc, #312]	@ (800dfc4 <HAL_RCC_OscConfig+0x76c>)
 800de8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800de8e:	f003 0302 	and.w	r3, r3, #2
 800de92:	2b00      	cmp	r3, #0
 800de94:	d1ee      	bne.n	800de74 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800de96:	687b      	ldr	r3, [r7, #4]
 800de98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800de9a:	2b00      	cmp	r3, #0
 800de9c:	f000 812d 	beq.w	800e0fa <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800dea0:	4b48      	ldr	r3, [pc, #288]	@ (800dfc4 <HAL_RCC_OscConfig+0x76c>)
 800dea2:	691b      	ldr	r3, [r3, #16]
 800dea4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800dea8:	2b18      	cmp	r3, #24
 800deaa:	f000 80bd 	beq.w	800e028 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800deae:	687b      	ldr	r3, [r7, #4]
 800deb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800deb2:	2b02      	cmp	r3, #2
 800deb4:	f040 809e 	bne.w	800dff4 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800deb8:	4b42      	ldr	r3, [pc, #264]	@ (800dfc4 <HAL_RCC_OscConfig+0x76c>)
 800deba:	681b      	ldr	r3, [r3, #0]
 800debc:	4a41      	ldr	r2, [pc, #260]	@ (800dfc4 <HAL_RCC_OscConfig+0x76c>)
 800debe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800dec2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dec4:	f7f8 fc70 	bl	80067a8 <HAL_GetTick>
 800dec8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800deca:	e008      	b.n	800dede <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800decc:	f7f8 fc6c 	bl	80067a8 <HAL_GetTick>
 800ded0:	4602      	mov	r2, r0
 800ded2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ded4:	1ad3      	subs	r3, r2, r3
 800ded6:	2b02      	cmp	r3, #2
 800ded8:	d901      	bls.n	800dede <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800deda:	2303      	movs	r3, #3
 800dedc:	e10e      	b.n	800e0fc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800dede:	4b39      	ldr	r3, [pc, #228]	@ (800dfc4 <HAL_RCC_OscConfig+0x76c>)
 800dee0:	681b      	ldr	r3, [r3, #0]
 800dee2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800dee6:	2b00      	cmp	r3, #0
 800dee8:	d1f0      	bne.n	800decc <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800deea:	4b36      	ldr	r3, [pc, #216]	@ (800dfc4 <HAL_RCC_OscConfig+0x76c>)
 800deec:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800deee:	4b37      	ldr	r3, [pc, #220]	@ (800dfcc <HAL_RCC_OscConfig+0x774>)
 800def0:	4013      	ands	r3, r2
 800def2:	687a      	ldr	r2, [r7, #4]
 800def4:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800def6:	687a      	ldr	r2, [r7, #4]
 800def8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800defa:	0112      	lsls	r2, r2, #4
 800defc:	430a      	orrs	r2, r1
 800defe:	4931      	ldr	r1, [pc, #196]	@ (800dfc4 <HAL_RCC_OscConfig+0x76c>)
 800df00:	4313      	orrs	r3, r2
 800df02:	628b      	str	r3, [r1, #40]	@ 0x28
 800df04:	687b      	ldr	r3, [r7, #4]
 800df06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800df08:	3b01      	subs	r3, #1
 800df0a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800df0e:	687b      	ldr	r3, [r7, #4]
 800df10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800df12:	3b01      	subs	r3, #1
 800df14:	025b      	lsls	r3, r3, #9
 800df16:	b29b      	uxth	r3, r3
 800df18:	431a      	orrs	r2, r3
 800df1a:	687b      	ldr	r3, [r7, #4]
 800df1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800df1e:	3b01      	subs	r3, #1
 800df20:	041b      	lsls	r3, r3, #16
 800df22:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800df26:	431a      	orrs	r2, r3
 800df28:	687b      	ldr	r3, [r7, #4]
 800df2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800df2c:	3b01      	subs	r3, #1
 800df2e:	061b      	lsls	r3, r3, #24
 800df30:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800df34:	4923      	ldr	r1, [pc, #140]	@ (800dfc4 <HAL_RCC_OscConfig+0x76c>)
 800df36:	4313      	orrs	r3, r2
 800df38:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800df3a:	4b22      	ldr	r3, [pc, #136]	@ (800dfc4 <HAL_RCC_OscConfig+0x76c>)
 800df3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800df3e:	4a21      	ldr	r2, [pc, #132]	@ (800dfc4 <HAL_RCC_OscConfig+0x76c>)
 800df40:	f023 0301 	bic.w	r3, r3, #1
 800df44:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800df46:	4b1f      	ldr	r3, [pc, #124]	@ (800dfc4 <HAL_RCC_OscConfig+0x76c>)
 800df48:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800df4a:	4b21      	ldr	r3, [pc, #132]	@ (800dfd0 <HAL_RCC_OscConfig+0x778>)
 800df4c:	4013      	ands	r3, r2
 800df4e:	687a      	ldr	r2, [r7, #4]
 800df50:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800df52:	00d2      	lsls	r2, r2, #3
 800df54:	491b      	ldr	r1, [pc, #108]	@ (800dfc4 <HAL_RCC_OscConfig+0x76c>)
 800df56:	4313      	orrs	r3, r2
 800df58:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800df5a:	4b1a      	ldr	r3, [pc, #104]	@ (800dfc4 <HAL_RCC_OscConfig+0x76c>)
 800df5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800df5e:	f023 020c 	bic.w	r2, r3, #12
 800df62:	687b      	ldr	r3, [r7, #4]
 800df64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800df66:	4917      	ldr	r1, [pc, #92]	@ (800dfc4 <HAL_RCC_OscConfig+0x76c>)
 800df68:	4313      	orrs	r3, r2
 800df6a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800df6c:	4b15      	ldr	r3, [pc, #84]	@ (800dfc4 <HAL_RCC_OscConfig+0x76c>)
 800df6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800df70:	f023 0202 	bic.w	r2, r3, #2
 800df74:	687b      	ldr	r3, [r7, #4]
 800df76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800df78:	4912      	ldr	r1, [pc, #72]	@ (800dfc4 <HAL_RCC_OscConfig+0x76c>)
 800df7a:	4313      	orrs	r3, r2
 800df7c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800df7e:	4b11      	ldr	r3, [pc, #68]	@ (800dfc4 <HAL_RCC_OscConfig+0x76c>)
 800df80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800df82:	4a10      	ldr	r2, [pc, #64]	@ (800dfc4 <HAL_RCC_OscConfig+0x76c>)
 800df84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800df88:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800df8a:	4b0e      	ldr	r3, [pc, #56]	@ (800dfc4 <HAL_RCC_OscConfig+0x76c>)
 800df8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800df8e:	4a0d      	ldr	r2, [pc, #52]	@ (800dfc4 <HAL_RCC_OscConfig+0x76c>)
 800df90:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800df94:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800df96:	4b0b      	ldr	r3, [pc, #44]	@ (800dfc4 <HAL_RCC_OscConfig+0x76c>)
 800df98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800df9a:	4a0a      	ldr	r2, [pc, #40]	@ (800dfc4 <HAL_RCC_OscConfig+0x76c>)
 800df9c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800dfa0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800dfa2:	4b08      	ldr	r3, [pc, #32]	@ (800dfc4 <HAL_RCC_OscConfig+0x76c>)
 800dfa4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dfa6:	4a07      	ldr	r2, [pc, #28]	@ (800dfc4 <HAL_RCC_OscConfig+0x76c>)
 800dfa8:	f043 0301 	orr.w	r3, r3, #1
 800dfac:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800dfae:	4b05      	ldr	r3, [pc, #20]	@ (800dfc4 <HAL_RCC_OscConfig+0x76c>)
 800dfb0:	681b      	ldr	r3, [r3, #0]
 800dfb2:	4a04      	ldr	r2, [pc, #16]	@ (800dfc4 <HAL_RCC_OscConfig+0x76c>)
 800dfb4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800dfb8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dfba:	f7f8 fbf5 	bl	80067a8 <HAL_GetTick>
 800dfbe:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800dfc0:	e011      	b.n	800dfe6 <HAL_RCC_OscConfig+0x78e>
 800dfc2:	bf00      	nop
 800dfc4:	58024400 	.word	0x58024400
 800dfc8:	58024800 	.word	0x58024800
 800dfcc:	fffffc0c 	.word	0xfffffc0c
 800dfd0:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800dfd4:	f7f8 fbe8 	bl	80067a8 <HAL_GetTick>
 800dfd8:	4602      	mov	r2, r0
 800dfda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dfdc:	1ad3      	subs	r3, r2, r3
 800dfde:	2b02      	cmp	r3, #2
 800dfe0:	d901      	bls.n	800dfe6 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800dfe2:	2303      	movs	r3, #3
 800dfe4:	e08a      	b.n	800e0fc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800dfe6:	4b47      	ldr	r3, [pc, #284]	@ (800e104 <HAL_RCC_OscConfig+0x8ac>)
 800dfe8:	681b      	ldr	r3, [r3, #0]
 800dfea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800dfee:	2b00      	cmp	r3, #0
 800dff0:	d0f0      	beq.n	800dfd4 <HAL_RCC_OscConfig+0x77c>
 800dff2:	e082      	b.n	800e0fa <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800dff4:	4b43      	ldr	r3, [pc, #268]	@ (800e104 <HAL_RCC_OscConfig+0x8ac>)
 800dff6:	681b      	ldr	r3, [r3, #0]
 800dff8:	4a42      	ldr	r2, [pc, #264]	@ (800e104 <HAL_RCC_OscConfig+0x8ac>)
 800dffa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800dffe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e000:	f7f8 fbd2 	bl	80067a8 <HAL_GetTick>
 800e004:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800e006:	e008      	b.n	800e01a <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800e008:	f7f8 fbce 	bl	80067a8 <HAL_GetTick>
 800e00c:	4602      	mov	r2, r0
 800e00e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e010:	1ad3      	subs	r3, r2, r3
 800e012:	2b02      	cmp	r3, #2
 800e014:	d901      	bls.n	800e01a <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800e016:	2303      	movs	r3, #3
 800e018:	e070      	b.n	800e0fc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800e01a:	4b3a      	ldr	r3, [pc, #232]	@ (800e104 <HAL_RCC_OscConfig+0x8ac>)
 800e01c:	681b      	ldr	r3, [r3, #0]
 800e01e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e022:	2b00      	cmp	r3, #0
 800e024:	d1f0      	bne.n	800e008 <HAL_RCC_OscConfig+0x7b0>
 800e026:	e068      	b.n	800e0fa <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800e028:	4b36      	ldr	r3, [pc, #216]	@ (800e104 <HAL_RCC_OscConfig+0x8ac>)
 800e02a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e02c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800e02e:	4b35      	ldr	r3, [pc, #212]	@ (800e104 <HAL_RCC_OscConfig+0x8ac>)
 800e030:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e032:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800e034:	687b      	ldr	r3, [r7, #4]
 800e036:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e038:	2b01      	cmp	r3, #1
 800e03a:	d031      	beq.n	800e0a0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800e03c:	693b      	ldr	r3, [r7, #16]
 800e03e:	f003 0203 	and.w	r2, r3, #3
 800e042:	687b      	ldr	r3, [r7, #4]
 800e044:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800e046:	429a      	cmp	r2, r3
 800e048:	d12a      	bne.n	800e0a0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800e04a:	693b      	ldr	r3, [r7, #16]
 800e04c:	091b      	lsrs	r3, r3, #4
 800e04e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800e052:	687b      	ldr	r3, [r7, #4]
 800e054:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800e056:	429a      	cmp	r2, r3
 800e058:	d122      	bne.n	800e0a0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800e05a:	68fb      	ldr	r3, [r7, #12]
 800e05c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800e060:	687b      	ldr	r3, [r7, #4]
 800e062:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e064:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800e066:	429a      	cmp	r2, r3
 800e068:	d11a      	bne.n	800e0a0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800e06a:	68fb      	ldr	r3, [r7, #12]
 800e06c:	0a5b      	lsrs	r3, r3, #9
 800e06e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e072:	687b      	ldr	r3, [r7, #4]
 800e074:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e076:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800e078:	429a      	cmp	r2, r3
 800e07a:	d111      	bne.n	800e0a0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800e07c:	68fb      	ldr	r3, [r7, #12]
 800e07e:	0c1b      	lsrs	r3, r3, #16
 800e080:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e084:	687b      	ldr	r3, [r7, #4]
 800e086:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e088:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800e08a:	429a      	cmp	r2, r3
 800e08c:	d108      	bne.n	800e0a0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800e08e:	68fb      	ldr	r3, [r7, #12]
 800e090:	0e1b      	lsrs	r3, r3, #24
 800e092:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e096:	687b      	ldr	r3, [r7, #4]
 800e098:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e09a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800e09c:	429a      	cmp	r2, r3
 800e09e:	d001      	beq.n	800e0a4 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800e0a0:	2301      	movs	r3, #1
 800e0a2:	e02b      	b.n	800e0fc <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800e0a4:	4b17      	ldr	r3, [pc, #92]	@ (800e104 <HAL_RCC_OscConfig+0x8ac>)
 800e0a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e0a8:	08db      	lsrs	r3, r3, #3
 800e0aa:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800e0ae:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800e0b0:	687b      	ldr	r3, [r7, #4]
 800e0b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e0b4:	693a      	ldr	r2, [r7, #16]
 800e0b6:	429a      	cmp	r2, r3
 800e0b8:	d01f      	beq.n	800e0fa <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800e0ba:	4b12      	ldr	r3, [pc, #72]	@ (800e104 <HAL_RCC_OscConfig+0x8ac>)
 800e0bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e0be:	4a11      	ldr	r2, [pc, #68]	@ (800e104 <HAL_RCC_OscConfig+0x8ac>)
 800e0c0:	f023 0301 	bic.w	r3, r3, #1
 800e0c4:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800e0c6:	f7f8 fb6f 	bl	80067a8 <HAL_GetTick>
 800e0ca:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800e0cc:	bf00      	nop
 800e0ce:	f7f8 fb6b 	bl	80067a8 <HAL_GetTick>
 800e0d2:	4602      	mov	r2, r0
 800e0d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e0d6:	4293      	cmp	r3, r2
 800e0d8:	d0f9      	beq.n	800e0ce <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800e0da:	4b0a      	ldr	r3, [pc, #40]	@ (800e104 <HAL_RCC_OscConfig+0x8ac>)
 800e0dc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800e0de:	4b0a      	ldr	r3, [pc, #40]	@ (800e108 <HAL_RCC_OscConfig+0x8b0>)
 800e0e0:	4013      	ands	r3, r2
 800e0e2:	687a      	ldr	r2, [r7, #4]
 800e0e4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800e0e6:	00d2      	lsls	r2, r2, #3
 800e0e8:	4906      	ldr	r1, [pc, #24]	@ (800e104 <HAL_RCC_OscConfig+0x8ac>)
 800e0ea:	4313      	orrs	r3, r2
 800e0ec:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800e0ee:	4b05      	ldr	r3, [pc, #20]	@ (800e104 <HAL_RCC_OscConfig+0x8ac>)
 800e0f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e0f2:	4a04      	ldr	r2, [pc, #16]	@ (800e104 <HAL_RCC_OscConfig+0x8ac>)
 800e0f4:	f043 0301 	orr.w	r3, r3, #1
 800e0f8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800e0fa:	2300      	movs	r3, #0
}
 800e0fc:	4618      	mov	r0, r3
 800e0fe:	3730      	adds	r7, #48	@ 0x30
 800e100:	46bd      	mov	sp, r7
 800e102:	bd80      	pop	{r7, pc}
 800e104:	58024400 	.word	0x58024400
 800e108:	ffff0007 	.word	0xffff0007

0800e10c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800e10c:	b580      	push	{r7, lr}
 800e10e:	b086      	sub	sp, #24
 800e110:	af00      	add	r7, sp, #0
 800e112:	6078      	str	r0, [r7, #4]
 800e114:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800e116:	687b      	ldr	r3, [r7, #4]
 800e118:	2b00      	cmp	r3, #0
 800e11a:	d101      	bne.n	800e120 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800e11c:	2301      	movs	r3, #1
 800e11e:	e19c      	b.n	800e45a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800e120:	4b8a      	ldr	r3, [pc, #552]	@ (800e34c <HAL_RCC_ClockConfig+0x240>)
 800e122:	681b      	ldr	r3, [r3, #0]
 800e124:	f003 030f 	and.w	r3, r3, #15
 800e128:	683a      	ldr	r2, [r7, #0]
 800e12a:	429a      	cmp	r2, r3
 800e12c:	d910      	bls.n	800e150 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800e12e:	4b87      	ldr	r3, [pc, #540]	@ (800e34c <HAL_RCC_ClockConfig+0x240>)
 800e130:	681b      	ldr	r3, [r3, #0]
 800e132:	f023 020f 	bic.w	r2, r3, #15
 800e136:	4985      	ldr	r1, [pc, #532]	@ (800e34c <HAL_RCC_ClockConfig+0x240>)
 800e138:	683b      	ldr	r3, [r7, #0]
 800e13a:	4313      	orrs	r3, r2
 800e13c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800e13e:	4b83      	ldr	r3, [pc, #524]	@ (800e34c <HAL_RCC_ClockConfig+0x240>)
 800e140:	681b      	ldr	r3, [r3, #0]
 800e142:	f003 030f 	and.w	r3, r3, #15
 800e146:	683a      	ldr	r2, [r7, #0]
 800e148:	429a      	cmp	r2, r3
 800e14a:	d001      	beq.n	800e150 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800e14c:	2301      	movs	r3, #1
 800e14e:	e184      	b.n	800e45a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800e150:	687b      	ldr	r3, [r7, #4]
 800e152:	681b      	ldr	r3, [r3, #0]
 800e154:	f003 0304 	and.w	r3, r3, #4
 800e158:	2b00      	cmp	r3, #0
 800e15a:	d010      	beq.n	800e17e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800e15c:	687b      	ldr	r3, [r7, #4]
 800e15e:	691a      	ldr	r2, [r3, #16]
 800e160:	4b7b      	ldr	r3, [pc, #492]	@ (800e350 <HAL_RCC_ClockConfig+0x244>)
 800e162:	699b      	ldr	r3, [r3, #24]
 800e164:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800e168:	429a      	cmp	r2, r3
 800e16a:	d908      	bls.n	800e17e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800e16c:	4b78      	ldr	r3, [pc, #480]	@ (800e350 <HAL_RCC_ClockConfig+0x244>)
 800e16e:	699b      	ldr	r3, [r3, #24]
 800e170:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800e174:	687b      	ldr	r3, [r7, #4]
 800e176:	691b      	ldr	r3, [r3, #16]
 800e178:	4975      	ldr	r1, [pc, #468]	@ (800e350 <HAL_RCC_ClockConfig+0x244>)
 800e17a:	4313      	orrs	r3, r2
 800e17c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800e17e:	687b      	ldr	r3, [r7, #4]
 800e180:	681b      	ldr	r3, [r3, #0]
 800e182:	f003 0308 	and.w	r3, r3, #8
 800e186:	2b00      	cmp	r3, #0
 800e188:	d010      	beq.n	800e1ac <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800e18a:	687b      	ldr	r3, [r7, #4]
 800e18c:	695a      	ldr	r2, [r3, #20]
 800e18e:	4b70      	ldr	r3, [pc, #448]	@ (800e350 <HAL_RCC_ClockConfig+0x244>)
 800e190:	69db      	ldr	r3, [r3, #28]
 800e192:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800e196:	429a      	cmp	r2, r3
 800e198:	d908      	bls.n	800e1ac <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800e19a:	4b6d      	ldr	r3, [pc, #436]	@ (800e350 <HAL_RCC_ClockConfig+0x244>)
 800e19c:	69db      	ldr	r3, [r3, #28]
 800e19e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800e1a2:	687b      	ldr	r3, [r7, #4]
 800e1a4:	695b      	ldr	r3, [r3, #20]
 800e1a6:	496a      	ldr	r1, [pc, #424]	@ (800e350 <HAL_RCC_ClockConfig+0x244>)
 800e1a8:	4313      	orrs	r3, r2
 800e1aa:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800e1ac:	687b      	ldr	r3, [r7, #4]
 800e1ae:	681b      	ldr	r3, [r3, #0]
 800e1b0:	f003 0310 	and.w	r3, r3, #16
 800e1b4:	2b00      	cmp	r3, #0
 800e1b6:	d010      	beq.n	800e1da <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800e1b8:	687b      	ldr	r3, [r7, #4]
 800e1ba:	699a      	ldr	r2, [r3, #24]
 800e1bc:	4b64      	ldr	r3, [pc, #400]	@ (800e350 <HAL_RCC_ClockConfig+0x244>)
 800e1be:	69db      	ldr	r3, [r3, #28]
 800e1c0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800e1c4:	429a      	cmp	r2, r3
 800e1c6:	d908      	bls.n	800e1da <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800e1c8:	4b61      	ldr	r3, [pc, #388]	@ (800e350 <HAL_RCC_ClockConfig+0x244>)
 800e1ca:	69db      	ldr	r3, [r3, #28]
 800e1cc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800e1d0:	687b      	ldr	r3, [r7, #4]
 800e1d2:	699b      	ldr	r3, [r3, #24]
 800e1d4:	495e      	ldr	r1, [pc, #376]	@ (800e350 <HAL_RCC_ClockConfig+0x244>)
 800e1d6:	4313      	orrs	r3, r2
 800e1d8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800e1da:	687b      	ldr	r3, [r7, #4]
 800e1dc:	681b      	ldr	r3, [r3, #0]
 800e1de:	f003 0320 	and.w	r3, r3, #32
 800e1e2:	2b00      	cmp	r3, #0
 800e1e4:	d010      	beq.n	800e208 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800e1e6:	687b      	ldr	r3, [r7, #4]
 800e1e8:	69da      	ldr	r2, [r3, #28]
 800e1ea:	4b59      	ldr	r3, [pc, #356]	@ (800e350 <HAL_RCC_ClockConfig+0x244>)
 800e1ec:	6a1b      	ldr	r3, [r3, #32]
 800e1ee:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800e1f2:	429a      	cmp	r2, r3
 800e1f4:	d908      	bls.n	800e208 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800e1f6:	4b56      	ldr	r3, [pc, #344]	@ (800e350 <HAL_RCC_ClockConfig+0x244>)
 800e1f8:	6a1b      	ldr	r3, [r3, #32]
 800e1fa:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800e1fe:	687b      	ldr	r3, [r7, #4]
 800e200:	69db      	ldr	r3, [r3, #28]
 800e202:	4953      	ldr	r1, [pc, #332]	@ (800e350 <HAL_RCC_ClockConfig+0x244>)
 800e204:	4313      	orrs	r3, r2
 800e206:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800e208:	687b      	ldr	r3, [r7, #4]
 800e20a:	681b      	ldr	r3, [r3, #0]
 800e20c:	f003 0302 	and.w	r3, r3, #2
 800e210:	2b00      	cmp	r3, #0
 800e212:	d010      	beq.n	800e236 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800e214:	687b      	ldr	r3, [r7, #4]
 800e216:	68da      	ldr	r2, [r3, #12]
 800e218:	4b4d      	ldr	r3, [pc, #308]	@ (800e350 <HAL_RCC_ClockConfig+0x244>)
 800e21a:	699b      	ldr	r3, [r3, #24]
 800e21c:	f003 030f 	and.w	r3, r3, #15
 800e220:	429a      	cmp	r2, r3
 800e222:	d908      	bls.n	800e236 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800e224:	4b4a      	ldr	r3, [pc, #296]	@ (800e350 <HAL_RCC_ClockConfig+0x244>)
 800e226:	699b      	ldr	r3, [r3, #24]
 800e228:	f023 020f 	bic.w	r2, r3, #15
 800e22c:	687b      	ldr	r3, [r7, #4]
 800e22e:	68db      	ldr	r3, [r3, #12]
 800e230:	4947      	ldr	r1, [pc, #284]	@ (800e350 <HAL_RCC_ClockConfig+0x244>)
 800e232:	4313      	orrs	r3, r2
 800e234:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800e236:	687b      	ldr	r3, [r7, #4]
 800e238:	681b      	ldr	r3, [r3, #0]
 800e23a:	f003 0301 	and.w	r3, r3, #1
 800e23e:	2b00      	cmp	r3, #0
 800e240:	d055      	beq.n	800e2ee <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800e242:	4b43      	ldr	r3, [pc, #268]	@ (800e350 <HAL_RCC_ClockConfig+0x244>)
 800e244:	699b      	ldr	r3, [r3, #24]
 800e246:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800e24a:	687b      	ldr	r3, [r7, #4]
 800e24c:	689b      	ldr	r3, [r3, #8]
 800e24e:	4940      	ldr	r1, [pc, #256]	@ (800e350 <HAL_RCC_ClockConfig+0x244>)
 800e250:	4313      	orrs	r3, r2
 800e252:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800e254:	687b      	ldr	r3, [r7, #4]
 800e256:	685b      	ldr	r3, [r3, #4]
 800e258:	2b02      	cmp	r3, #2
 800e25a:	d107      	bne.n	800e26c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800e25c:	4b3c      	ldr	r3, [pc, #240]	@ (800e350 <HAL_RCC_ClockConfig+0x244>)
 800e25e:	681b      	ldr	r3, [r3, #0]
 800e260:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e264:	2b00      	cmp	r3, #0
 800e266:	d121      	bne.n	800e2ac <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800e268:	2301      	movs	r3, #1
 800e26a:	e0f6      	b.n	800e45a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800e26c:	687b      	ldr	r3, [r7, #4]
 800e26e:	685b      	ldr	r3, [r3, #4]
 800e270:	2b03      	cmp	r3, #3
 800e272:	d107      	bne.n	800e284 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800e274:	4b36      	ldr	r3, [pc, #216]	@ (800e350 <HAL_RCC_ClockConfig+0x244>)
 800e276:	681b      	ldr	r3, [r3, #0]
 800e278:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e27c:	2b00      	cmp	r3, #0
 800e27e:	d115      	bne.n	800e2ac <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800e280:	2301      	movs	r3, #1
 800e282:	e0ea      	b.n	800e45a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800e284:	687b      	ldr	r3, [r7, #4]
 800e286:	685b      	ldr	r3, [r3, #4]
 800e288:	2b01      	cmp	r3, #1
 800e28a:	d107      	bne.n	800e29c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800e28c:	4b30      	ldr	r3, [pc, #192]	@ (800e350 <HAL_RCC_ClockConfig+0x244>)
 800e28e:	681b      	ldr	r3, [r3, #0]
 800e290:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e294:	2b00      	cmp	r3, #0
 800e296:	d109      	bne.n	800e2ac <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800e298:	2301      	movs	r3, #1
 800e29a:	e0de      	b.n	800e45a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800e29c:	4b2c      	ldr	r3, [pc, #176]	@ (800e350 <HAL_RCC_ClockConfig+0x244>)
 800e29e:	681b      	ldr	r3, [r3, #0]
 800e2a0:	f003 0304 	and.w	r3, r3, #4
 800e2a4:	2b00      	cmp	r3, #0
 800e2a6:	d101      	bne.n	800e2ac <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800e2a8:	2301      	movs	r3, #1
 800e2aa:	e0d6      	b.n	800e45a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800e2ac:	4b28      	ldr	r3, [pc, #160]	@ (800e350 <HAL_RCC_ClockConfig+0x244>)
 800e2ae:	691b      	ldr	r3, [r3, #16]
 800e2b0:	f023 0207 	bic.w	r2, r3, #7
 800e2b4:	687b      	ldr	r3, [r7, #4]
 800e2b6:	685b      	ldr	r3, [r3, #4]
 800e2b8:	4925      	ldr	r1, [pc, #148]	@ (800e350 <HAL_RCC_ClockConfig+0x244>)
 800e2ba:	4313      	orrs	r3, r2
 800e2bc:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e2be:	f7f8 fa73 	bl	80067a8 <HAL_GetTick>
 800e2c2:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800e2c4:	e00a      	b.n	800e2dc <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800e2c6:	f7f8 fa6f 	bl	80067a8 <HAL_GetTick>
 800e2ca:	4602      	mov	r2, r0
 800e2cc:	697b      	ldr	r3, [r7, #20]
 800e2ce:	1ad3      	subs	r3, r2, r3
 800e2d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e2d4:	4293      	cmp	r3, r2
 800e2d6:	d901      	bls.n	800e2dc <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800e2d8:	2303      	movs	r3, #3
 800e2da:	e0be      	b.n	800e45a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800e2dc:	4b1c      	ldr	r3, [pc, #112]	@ (800e350 <HAL_RCC_ClockConfig+0x244>)
 800e2de:	691b      	ldr	r3, [r3, #16]
 800e2e0:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800e2e4:	687b      	ldr	r3, [r7, #4]
 800e2e6:	685b      	ldr	r3, [r3, #4]
 800e2e8:	00db      	lsls	r3, r3, #3
 800e2ea:	429a      	cmp	r2, r3
 800e2ec:	d1eb      	bne.n	800e2c6 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800e2ee:	687b      	ldr	r3, [r7, #4]
 800e2f0:	681b      	ldr	r3, [r3, #0]
 800e2f2:	f003 0302 	and.w	r3, r3, #2
 800e2f6:	2b00      	cmp	r3, #0
 800e2f8:	d010      	beq.n	800e31c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800e2fa:	687b      	ldr	r3, [r7, #4]
 800e2fc:	68da      	ldr	r2, [r3, #12]
 800e2fe:	4b14      	ldr	r3, [pc, #80]	@ (800e350 <HAL_RCC_ClockConfig+0x244>)
 800e300:	699b      	ldr	r3, [r3, #24]
 800e302:	f003 030f 	and.w	r3, r3, #15
 800e306:	429a      	cmp	r2, r3
 800e308:	d208      	bcs.n	800e31c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800e30a:	4b11      	ldr	r3, [pc, #68]	@ (800e350 <HAL_RCC_ClockConfig+0x244>)
 800e30c:	699b      	ldr	r3, [r3, #24]
 800e30e:	f023 020f 	bic.w	r2, r3, #15
 800e312:	687b      	ldr	r3, [r7, #4]
 800e314:	68db      	ldr	r3, [r3, #12]
 800e316:	490e      	ldr	r1, [pc, #56]	@ (800e350 <HAL_RCC_ClockConfig+0x244>)
 800e318:	4313      	orrs	r3, r2
 800e31a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800e31c:	4b0b      	ldr	r3, [pc, #44]	@ (800e34c <HAL_RCC_ClockConfig+0x240>)
 800e31e:	681b      	ldr	r3, [r3, #0]
 800e320:	f003 030f 	and.w	r3, r3, #15
 800e324:	683a      	ldr	r2, [r7, #0]
 800e326:	429a      	cmp	r2, r3
 800e328:	d214      	bcs.n	800e354 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800e32a:	4b08      	ldr	r3, [pc, #32]	@ (800e34c <HAL_RCC_ClockConfig+0x240>)
 800e32c:	681b      	ldr	r3, [r3, #0]
 800e32e:	f023 020f 	bic.w	r2, r3, #15
 800e332:	4906      	ldr	r1, [pc, #24]	@ (800e34c <HAL_RCC_ClockConfig+0x240>)
 800e334:	683b      	ldr	r3, [r7, #0]
 800e336:	4313      	orrs	r3, r2
 800e338:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800e33a:	4b04      	ldr	r3, [pc, #16]	@ (800e34c <HAL_RCC_ClockConfig+0x240>)
 800e33c:	681b      	ldr	r3, [r3, #0]
 800e33e:	f003 030f 	and.w	r3, r3, #15
 800e342:	683a      	ldr	r2, [r7, #0]
 800e344:	429a      	cmp	r2, r3
 800e346:	d005      	beq.n	800e354 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800e348:	2301      	movs	r3, #1
 800e34a:	e086      	b.n	800e45a <HAL_RCC_ClockConfig+0x34e>
 800e34c:	52002000 	.word	0x52002000
 800e350:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800e354:	687b      	ldr	r3, [r7, #4]
 800e356:	681b      	ldr	r3, [r3, #0]
 800e358:	f003 0304 	and.w	r3, r3, #4
 800e35c:	2b00      	cmp	r3, #0
 800e35e:	d010      	beq.n	800e382 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800e360:	687b      	ldr	r3, [r7, #4]
 800e362:	691a      	ldr	r2, [r3, #16]
 800e364:	4b3f      	ldr	r3, [pc, #252]	@ (800e464 <HAL_RCC_ClockConfig+0x358>)
 800e366:	699b      	ldr	r3, [r3, #24]
 800e368:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800e36c:	429a      	cmp	r2, r3
 800e36e:	d208      	bcs.n	800e382 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800e370:	4b3c      	ldr	r3, [pc, #240]	@ (800e464 <HAL_RCC_ClockConfig+0x358>)
 800e372:	699b      	ldr	r3, [r3, #24]
 800e374:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800e378:	687b      	ldr	r3, [r7, #4]
 800e37a:	691b      	ldr	r3, [r3, #16]
 800e37c:	4939      	ldr	r1, [pc, #228]	@ (800e464 <HAL_RCC_ClockConfig+0x358>)
 800e37e:	4313      	orrs	r3, r2
 800e380:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800e382:	687b      	ldr	r3, [r7, #4]
 800e384:	681b      	ldr	r3, [r3, #0]
 800e386:	f003 0308 	and.w	r3, r3, #8
 800e38a:	2b00      	cmp	r3, #0
 800e38c:	d010      	beq.n	800e3b0 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800e38e:	687b      	ldr	r3, [r7, #4]
 800e390:	695a      	ldr	r2, [r3, #20]
 800e392:	4b34      	ldr	r3, [pc, #208]	@ (800e464 <HAL_RCC_ClockConfig+0x358>)
 800e394:	69db      	ldr	r3, [r3, #28]
 800e396:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800e39a:	429a      	cmp	r2, r3
 800e39c:	d208      	bcs.n	800e3b0 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800e39e:	4b31      	ldr	r3, [pc, #196]	@ (800e464 <HAL_RCC_ClockConfig+0x358>)
 800e3a0:	69db      	ldr	r3, [r3, #28]
 800e3a2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800e3a6:	687b      	ldr	r3, [r7, #4]
 800e3a8:	695b      	ldr	r3, [r3, #20]
 800e3aa:	492e      	ldr	r1, [pc, #184]	@ (800e464 <HAL_RCC_ClockConfig+0x358>)
 800e3ac:	4313      	orrs	r3, r2
 800e3ae:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800e3b0:	687b      	ldr	r3, [r7, #4]
 800e3b2:	681b      	ldr	r3, [r3, #0]
 800e3b4:	f003 0310 	and.w	r3, r3, #16
 800e3b8:	2b00      	cmp	r3, #0
 800e3ba:	d010      	beq.n	800e3de <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800e3bc:	687b      	ldr	r3, [r7, #4]
 800e3be:	699a      	ldr	r2, [r3, #24]
 800e3c0:	4b28      	ldr	r3, [pc, #160]	@ (800e464 <HAL_RCC_ClockConfig+0x358>)
 800e3c2:	69db      	ldr	r3, [r3, #28]
 800e3c4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800e3c8:	429a      	cmp	r2, r3
 800e3ca:	d208      	bcs.n	800e3de <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800e3cc:	4b25      	ldr	r3, [pc, #148]	@ (800e464 <HAL_RCC_ClockConfig+0x358>)
 800e3ce:	69db      	ldr	r3, [r3, #28]
 800e3d0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800e3d4:	687b      	ldr	r3, [r7, #4]
 800e3d6:	699b      	ldr	r3, [r3, #24]
 800e3d8:	4922      	ldr	r1, [pc, #136]	@ (800e464 <HAL_RCC_ClockConfig+0x358>)
 800e3da:	4313      	orrs	r3, r2
 800e3dc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800e3de:	687b      	ldr	r3, [r7, #4]
 800e3e0:	681b      	ldr	r3, [r3, #0]
 800e3e2:	f003 0320 	and.w	r3, r3, #32
 800e3e6:	2b00      	cmp	r3, #0
 800e3e8:	d010      	beq.n	800e40c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800e3ea:	687b      	ldr	r3, [r7, #4]
 800e3ec:	69da      	ldr	r2, [r3, #28]
 800e3ee:	4b1d      	ldr	r3, [pc, #116]	@ (800e464 <HAL_RCC_ClockConfig+0x358>)
 800e3f0:	6a1b      	ldr	r3, [r3, #32]
 800e3f2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800e3f6:	429a      	cmp	r2, r3
 800e3f8:	d208      	bcs.n	800e40c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800e3fa:	4b1a      	ldr	r3, [pc, #104]	@ (800e464 <HAL_RCC_ClockConfig+0x358>)
 800e3fc:	6a1b      	ldr	r3, [r3, #32]
 800e3fe:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800e402:	687b      	ldr	r3, [r7, #4]
 800e404:	69db      	ldr	r3, [r3, #28]
 800e406:	4917      	ldr	r1, [pc, #92]	@ (800e464 <HAL_RCC_ClockConfig+0x358>)
 800e408:	4313      	orrs	r3, r2
 800e40a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800e40c:	f000 f834 	bl	800e478 <HAL_RCC_GetSysClockFreq>
 800e410:	4602      	mov	r2, r0
 800e412:	4b14      	ldr	r3, [pc, #80]	@ (800e464 <HAL_RCC_ClockConfig+0x358>)
 800e414:	699b      	ldr	r3, [r3, #24]
 800e416:	0a1b      	lsrs	r3, r3, #8
 800e418:	f003 030f 	and.w	r3, r3, #15
 800e41c:	4912      	ldr	r1, [pc, #72]	@ (800e468 <HAL_RCC_ClockConfig+0x35c>)
 800e41e:	5ccb      	ldrb	r3, [r1, r3]
 800e420:	f003 031f 	and.w	r3, r3, #31
 800e424:	fa22 f303 	lsr.w	r3, r2, r3
 800e428:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800e42a:	4b0e      	ldr	r3, [pc, #56]	@ (800e464 <HAL_RCC_ClockConfig+0x358>)
 800e42c:	699b      	ldr	r3, [r3, #24]
 800e42e:	f003 030f 	and.w	r3, r3, #15
 800e432:	4a0d      	ldr	r2, [pc, #52]	@ (800e468 <HAL_RCC_ClockConfig+0x35c>)
 800e434:	5cd3      	ldrb	r3, [r2, r3]
 800e436:	f003 031f 	and.w	r3, r3, #31
 800e43a:	693a      	ldr	r2, [r7, #16]
 800e43c:	fa22 f303 	lsr.w	r3, r2, r3
 800e440:	4a0a      	ldr	r2, [pc, #40]	@ (800e46c <HAL_RCC_ClockConfig+0x360>)
 800e442:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800e444:	4a0a      	ldr	r2, [pc, #40]	@ (800e470 <HAL_RCC_ClockConfig+0x364>)
 800e446:	693b      	ldr	r3, [r7, #16]
 800e448:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800e44a:	4b0a      	ldr	r3, [pc, #40]	@ (800e474 <HAL_RCC_ClockConfig+0x368>)
 800e44c:	681b      	ldr	r3, [r3, #0]
 800e44e:	4618      	mov	r0, r3
 800e450:	f7f8 f960 	bl	8006714 <HAL_InitTick>
 800e454:	4603      	mov	r3, r0
 800e456:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800e458:	7bfb      	ldrb	r3, [r7, #15]
}
 800e45a:	4618      	mov	r0, r3
 800e45c:	3718      	adds	r7, #24
 800e45e:	46bd      	mov	sp, r7
 800e460:	bd80      	pop	{r7, pc}
 800e462:	bf00      	nop
 800e464:	58024400 	.word	0x58024400
 800e468:	0801991c 	.word	0x0801991c
 800e46c:	2400003c 	.word	0x2400003c
 800e470:	24000038 	.word	0x24000038
 800e474:	24000040 	.word	0x24000040

0800e478 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800e478:	b480      	push	{r7}
 800e47a:	b089      	sub	sp, #36	@ 0x24
 800e47c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800e47e:	4bb3      	ldr	r3, [pc, #716]	@ (800e74c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800e480:	691b      	ldr	r3, [r3, #16]
 800e482:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800e486:	2b18      	cmp	r3, #24
 800e488:	f200 8155 	bhi.w	800e736 <HAL_RCC_GetSysClockFreq+0x2be>
 800e48c:	a201      	add	r2, pc, #4	@ (adr r2, 800e494 <HAL_RCC_GetSysClockFreq+0x1c>)
 800e48e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e492:	bf00      	nop
 800e494:	0800e4f9 	.word	0x0800e4f9
 800e498:	0800e737 	.word	0x0800e737
 800e49c:	0800e737 	.word	0x0800e737
 800e4a0:	0800e737 	.word	0x0800e737
 800e4a4:	0800e737 	.word	0x0800e737
 800e4a8:	0800e737 	.word	0x0800e737
 800e4ac:	0800e737 	.word	0x0800e737
 800e4b0:	0800e737 	.word	0x0800e737
 800e4b4:	0800e51f 	.word	0x0800e51f
 800e4b8:	0800e737 	.word	0x0800e737
 800e4bc:	0800e737 	.word	0x0800e737
 800e4c0:	0800e737 	.word	0x0800e737
 800e4c4:	0800e737 	.word	0x0800e737
 800e4c8:	0800e737 	.word	0x0800e737
 800e4cc:	0800e737 	.word	0x0800e737
 800e4d0:	0800e737 	.word	0x0800e737
 800e4d4:	0800e525 	.word	0x0800e525
 800e4d8:	0800e737 	.word	0x0800e737
 800e4dc:	0800e737 	.word	0x0800e737
 800e4e0:	0800e737 	.word	0x0800e737
 800e4e4:	0800e737 	.word	0x0800e737
 800e4e8:	0800e737 	.word	0x0800e737
 800e4ec:	0800e737 	.word	0x0800e737
 800e4f0:	0800e737 	.word	0x0800e737
 800e4f4:	0800e52b 	.word	0x0800e52b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e4f8:	4b94      	ldr	r3, [pc, #592]	@ (800e74c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800e4fa:	681b      	ldr	r3, [r3, #0]
 800e4fc:	f003 0320 	and.w	r3, r3, #32
 800e500:	2b00      	cmp	r3, #0
 800e502:	d009      	beq.n	800e518 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800e504:	4b91      	ldr	r3, [pc, #580]	@ (800e74c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800e506:	681b      	ldr	r3, [r3, #0]
 800e508:	08db      	lsrs	r3, r3, #3
 800e50a:	f003 0303 	and.w	r3, r3, #3
 800e50e:	4a90      	ldr	r2, [pc, #576]	@ (800e750 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800e510:	fa22 f303 	lsr.w	r3, r2, r3
 800e514:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800e516:	e111      	b.n	800e73c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800e518:	4b8d      	ldr	r3, [pc, #564]	@ (800e750 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800e51a:	61bb      	str	r3, [r7, #24]
      break;
 800e51c:	e10e      	b.n	800e73c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800e51e:	4b8d      	ldr	r3, [pc, #564]	@ (800e754 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800e520:	61bb      	str	r3, [r7, #24]
      break;
 800e522:	e10b      	b.n	800e73c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800e524:	4b8c      	ldr	r3, [pc, #560]	@ (800e758 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800e526:	61bb      	str	r3, [r7, #24]
      break;
 800e528:	e108      	b.n	800e73c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800e52a:	4b88      	ldr	r3, [pc, #544]	@ (800e74c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800e52c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e52e:	f003 0303 	and.w	r3, r3, #3
 800e532:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800e534:	4b85      	ldr	r3, [pc, #532]	@ (800e74c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800e536:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e538:	091b      	lsrs	r3, r3, #4
 800e53a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e53e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800e540:	4b82      	ldr	r3, [pc, #520]	@ (800e74c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800e542:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e544:	f003 0301 	and.w	r3, r3, #1
 800e548:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800e54a:	4b80      	ldr	r3, [pc, #512]	@ (800e74c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800e54c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e54e:	08db      	lsrs	r3, r3, #3
 800e550:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800e554:	68fa      	ldr	r2, [r7, #12]
 800e556:	fb02 f303 	mul.w	r3, r2, r3
 800e55a:	ee07 3a90 	vmov	s15, r3
 800e55e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e562:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800e566:	693b      	ldr	r3, [r7, #16]
 800e568:	2b00      	cmp	r3, #0
 800e56a:	f000 80e1 	beq.w	800e730 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800e56e:	697b      	ldr	r3, [r7, #20]
 800e570:	2b02      	cmp	r3, #2
 800e572:	f000 8083 	beq.w	800e67c <HAL_RCC_GetSysClockFreq+0x204>
 800e576:	697b      	ldr	r3, [r7, #20]
 800e578:	2b02      	cmp	r3, #2
 800e57a:	f200 80a1 	bhi.w	800e6c0 <HAL_RCC_GetSysClockFreq+0x248>
 800e57e:	697b      	ldr	r3, [r7, #20]
 800e580:	2b00      	cmp	r3, #0
 800e582:	d003      	beq.n	800e58c <HAL_RCC_GetSysClockFreq+0x114>
 800e584:	697b      	ldr	r3, [r7, #20]
 800e586:	2b01      	cmp	r3, #1
 800e588:	d056      	beq.n	800e638 <HAL_RCC_GetSysClockFreq+0x1c0>
 800e58a:	e099      	b.n	800e6c0 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e58c:	4b6f      	ldr	r3, [pc, #444]	@ (800e74c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800e58e:	681b      	ldr	r3, [r3, #0]
 800e590:	f003 0320 	and.w	r3, r3, #32
 800e594:	2b00      	cmp	r3, #0
 800e596:	d02d      	beq.n	800e5f4 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800e598:	4b6c      	ldr	r3, [pc, #432]	@ (800e74c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800e59a:	681b      	ldr	r3, [r3, #0]
 800e59c:	08db      	lsrs	r3, r3, #3
 800e59e:	f003 0303 	and.w	r3, r3, #3
 800e5a2:	4a6b      	ldr	r2, [pc, #428]	@ (800e750 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800e5a4:	fa22 f303 	lsr.w	r3, r2, r3
 800e5a8:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800e5aa:	687b      	ldr	r3, [r7, #4]
 800e5ac:	ee07 3a90 	vmov	s15, r3
 800e5b0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e5b4:	693b      	ldr	r3, [r7, #16]
 800e5b6:	ee07 3a90 	vmov	s15, r3
 800e5ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e5be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e5c2:	4b62      	ldr	r3, [pc, #392]	@ (800e74c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800e5c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e5c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e5ca:	ee07 3a90 	vmov	s15, r3
 800e5ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e5d2:	ed97 6a02 	vldr	s12, [r7, #8]
 800e5d6:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800e75c <HAL_RCC_GetSysClockFreq+0x2e4>
 800e5da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e5de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e5e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e5e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e5ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e5ee:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800e5f2:	e087      	b.n	800e704 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800e5f4:	693b      	ldr	r3, [r7, #16]
 800e5f6:	ee07 3a90 	vmov	s15, r3
 800e5fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e5fe:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800e760 <HAL_RCC_GetSysClockFreq+0x2e8>
 800e602:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e606:	4b51      	ldr	r3, [pc, #324]	@ (800e74c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800e608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e60a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e60e:	ee07 3a90 	vmov	s15, r3
 800e612:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e616:	ed97 6a02 	vldr	s12, [r7, #8]
 800e61a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800e75c <HAL_RCC_GetSysClockFreq+0x2e4>
 800e61e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e622:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e626:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e62a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e62e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e632:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800e636:	e065      	b.n	800e704 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800e638:	693b      	ldr	r3, [r7, #16]
 800e63a:	ee07 3a90 	vmov	s15, r3
 800e63e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e642:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800e764 <HAL_RCC_GetSysClockFreq+0x2ec>
 800e646:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e64a:	4b40      	ldr	r3, [pc, #256]	@ (800e74c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800e64c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e64e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e652:	ee07 3a90 	vmov	s15, r3
 800e656:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e65a:	ed97 6a02 	vldr	s12, [r7, #8]
 800e65e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800e75c <HAL_RCC_GetSysClockFreq+0x2e4>
 800e662:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e666:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e66a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e66e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e672:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e676:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800e67a:	e043      	b.n	800e704 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800e67c:	693b      	ldr	r3, [r7, #16]
 800e67e:	ee07 3a90 	vmov	s15, r3
 800e682:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e686:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800e768 <HAL_RCC_GetSysClockFreq+0x2f0>
 800e68a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e68e:	4b2f      	ldr	r3, [pc, #188]	@ (800e74c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800e690:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e692:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e696:	ee07 3a90 	vmov	s15, r3
 800e69a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e69e:	ed97 6a02 	vldr	s12, [r7, #8]
 800e6a2:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800e75c <HAL_RCC_GetSysClockFreq+0x2e4>
 800e6a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e6aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e6ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e6b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e6b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e6ba:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800e6be:	e021      	b.n	800e704 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800e6c0:	693b      	ldr	r3, [r7, #16]
 800e6c2:	ee07 3a90 	vmov	s15, r3
 800e6c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e6ca:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800e764 <HAL_RCC_GetSysClockFreq+0x2ec>
 800e6ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e6d2:	4b1e      	ldr	r3, [pc, #120]	@ (800e74c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800e6d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e6d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e6da:	ee07 3a90 	vmov	s15, r3
 800e6de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e6e2:	ed97 6a02 	vldr	s12, [r7, #8]
 800e6e6:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800e75c <HAL_RCC_GetSysClockFreq+0x2e4>
 800e6ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e6ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e6f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e6f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e6fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e6fe:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800e702:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800e704:	4b11      	ldr	r3, [pc, #68]	@ (800e74c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800e706:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e708:	0a5b      	lsrs	r3, r3, #9
 800e70a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e70e:	3301      	adds	r3, #1
 800e710:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800e712:	683b      	ldr	r3, [r7, #0]
 800e714:	ee07 3a90 	vmov	s15, r3
 800e718:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800e71c:	edd7 6a07 	vldr	s13, [r7, #28]
 800e720:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e724:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e728:	ee17 3a90 	vmov	r3, s15
 800e72c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800e72e:	e005      	b.n	800e73c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800e730:	2300      	movs	r3, #0
 800e732:	61bb      	str	r3, [r7, #24]
      break;
 800e734:	e002      	b.n	800e73c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800e736:	4b07      	ldr	r3, [pc, #28]	@ (800e754 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800e738:	61bb      	str	r3, [r7, #24]
      break;
 800e73a:	bf00      	nop
  }

  return sysclockfreq;
 800e73c:	69bb      	ldr	r3, [r7, #24]
}
 800e73e:	4618      	mov	r0, r3
 800e740:	3724      	adds	r7, #36	@ 0x24
 800e742:	46bd      	mov	sp, r7
 800e744:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e748:	4770      	bx	lr
 800e74a:	bf00      	nop
 800e74c:	58024400 	.word	0x58024400
 800e750:	03d09000 	.word	0x03d09000
 800e754:	003d0900 	.word	0x003d0900
 800e758:	017d7840 	.word	0x017d7840
 800e75c:	46000000 	.word	0x46000000
 800e760:	4c742400 	.word	0x4c742400
 800e764:	4a742400 	.word	0x4a742400
 800e768:	4bbebc20 	.word	0x4bbebc20

0800e76c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800e76c:	b580      	push	{r7, lr}
 800e76e:	b082      	sub	sp, #8
 800e770:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800e772:	f7ff fe81 	bl	800e478 <HAL_RCC_GetSysClockFreq>
 800e776:	4602      	mov	r2, r0
 800e778:	4b10      	ldr	r3, [pc, #64]	@ (800e7bc <HAL_RCC_GetHCLKFreq+0x50>)
 800e77a:	699b      	ldr	r3, [r3, #24]
 800e77c:	0a1b      	lsrs	r3, r3, #8
 800e77e:	f003 030f 	and.w	r3, r3, #15
 800e782:	490f      	ldr	r1, [pc, #60]	@ (800e7c0 <HAL_RCC_GetHCLKFreq+0x54>)
 800e784:	5ccb      	ldrb	r3, [r1, r3]
 800e786:	f003 031f 	and.w	r3, r3, #31
 800e78a:	fa22 f303 	lsr.w	r3, r2, r3
 800e78e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800e790:	4b0a      	ldr	r3, [pc, #40]	@ (800e7bc <HAL_RCC_GetHCLKFreq+0x50>)
 800e792:	699b      	ldr	r3, [r3, #24]
 800e794:	f003 030f 	and.w	r3, r3, #15
 800e798:	4a09      	ldr	r2, [pc, #36]	@ (800e7c0 <HAL_RCC_GetHCLKFreq+0x54>)
 800e79a:	5cd3      	ldrb	r3, [r2, r3]
 800e79c:	f003 031f 	and.w	r3, r3, #31
 800e7a0:	687a      	ldr	r2, [r7, #4]
 800e7a2:	fa22 f303 	lsr.w	r3, r2, r3
 800e7a6:	4a07      	ldr	r2, [pc, #28]	@ (800e7c4 <HAL_RCC_GetHCLKFreq+0x58>)
 800e7a8:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800e7aa:	4a07      	ldr	r2, [pc, #28]	@ (800e7c8 <HAL_RCC_GetHCLKFreq+0x5c>)
 800e7ac:	687b      	ldr	r3, [r7, #4]
 800e7ae:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800e7b0:	4b04      	ldr	r3, [pc, #16]	@ (800e7c4 <HAL_RCC_GetHCLKFreq+0x58>)
 800e7b2:	681b      	ldr	r3, [r3, #0]
}
 800e7b4:	4618      	mov	r0, r3
 800e7b6:	3708      	adds	r7, #8
 800e7b8:	46bd      	mov	sp, r7
 800e7ba:	bd80      	pop	{r7, pc}
 800e7bc:	58024400 	.word	0x58024400
 800e7c0:	0801991c 	.word	0x0801991c
 800e7c4:	2400003c 	.word	0x2400003c
 800e7c8:	24000038 	.word	0x24000038

0800e7cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800e7cc:	b580      	push	{r7, lr}
 800e7ce:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800e7d0:	f7ff ffcc 	bl	800e76c <HAL_RCC_GetHCLKFreq>
 800e7d4:	4602      	mov	r2, r0
 800e7d6:	4b06      	ldr	r3, [pc, #24]	@ (800e7f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 800e7d8:	69db      	ldr	r3, [r3, #28]
 800e7da:	091b      	lsrs	r3, r3, #4
 800e7dc:	f003 0307 	and.w	r3, r3, #7
 800e7e0:	4904      	ldr	r1, [pc, #16]	@ (800e7f4 <HAL_RCC_GetPCLK1Freq+0x28>)
 800e7e2:	5ccb      	ldrb	r3, [r1, r3]
 800e7e4:	f003 031f 	and.w	r3, r3, #31
 800e7e8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800e7ec:	4618      	mov	r0, r3
 800e7ee:	bd80      	pop	{r7, pc}
 800e7f0:	58024400 	.word	0x58024400
 800e7f4:	0801991c 	.word	0x0801991c

0800e7f8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800e7f8:	b580      	push	{r7, lr}
 800e7fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800e7fc:	f7ff ffb6 	bl	800e76c <HAL_RCC_GetHCLKFreq>
 800e800:	4602      	mov	r2, r0
 800e802:	4b06      	ldr	r3, [pc, #24]	@ (800e81c <HAL_RCC_GetPCLK2Freq+0x24>)
 800e804:	69db      	ldr	r3, [r3, #28]
 800e806:	0a1b      	lsrs	r3, r3, #8
 800e808:	f003 0307 	and.w	r3, r3, #7
 800e80c:	4904      	ldr	r1, [pc, #16]	@ (800e820 <HAL_RCC_GetPCLK2Freq+0x28>)
 800e80e:	5ccb      	ldrb	r3, [r1, r3]
 800e810:	f003 031f 	and.w	r3, r3, #31
 800e814:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800e818:	4618      	mov	r0, r3
 800e81a:	bd80      	pop	{r7, pc}
 800e81c:	58024400 	.word	0x58024400
 800e820:	0801991c 	.word	0x0801991c

0800e824 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800e824:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e828:	b0ca      	sub	sp, #296	@ 0x128
 800e82a:	af00      	add	r7, sp, #0
 800e82c:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800e830:	2300      	movs	r3, #0
 800e832:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800e836:	2300      	movs	r3, #0
 800e838:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800e83c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e840:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e844:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800e848:	2500      	movs	r5, #0
 800e84a:	ea54 0305 	orrs.w	r3, r4, r5
 800e84e:	d049      	beq.n	800e8e4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800e850:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e854:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800e856:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800e85a:	d02f      	beq.n	800e8bc <HAL_RCCEx_PeriphCLKConfig+0x98>
 800e85c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800e860:	d828      	bhi.n	800e8b4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800e862:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800e866:	d01a      	beq.n	800e89e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800e868:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800e86c:	d822      	bhi.n	800e8b4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800e86e:	2b00      	cmp	r3, #0
 800e870:	d003      	beq.n	800e87a <HAL_RCCEx_PeriphCLKConfig+0x56>
 800e872:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e876:	d007      	beq.n	800e888 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800e878:	e01c      	b.n	800e8b4 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e87a:	4bb8      	ldr	r3, [pc, #736]	@ (800eb5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800e87c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e87e:	4ab7      	ldr	r2, [pc, #732]	@ (800eb5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800e880:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e884:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800e886:	e01a      	b.n	800e8be <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800e888:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e88c:	3308      	adds	r3, #8
 800e88e:	2102      	movs	r1, #2
 800e890:	4618      	mov	r0, r3
 800e892:	f001 fc8f 	bl	80101b4 <RCCEx_PLL2_Config>
 800e896:	4603      	mov	r3, r0
 800e898:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800e89c:	e00f      	b.n	800e8be <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800e89e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e8a2:	3328      	adds	r3, #40	@ 0x28
 800e8a4:	2102      	movs	r1, #2
 800e8a6:	4618      	mov	r0, r3
 800e8a8:	f001 fd36 	bl	8010318 <RCCEx_PLL3_Config>
 800e8ac:	4603      	mov	r3, r0
 800e8ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800e8b2:	e004      	b.n	800e8be <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e8b4:	2301      	movs	r3, #1
 800e8b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e8ba:	e000      	b.n	800e8be <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800e8bc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e8be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e8c2:	2b00      	cmp	r3, #0
 800e8c4:	d10a      	bne.n	800e8dc <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800e8c6:	4ba5      	ldr	r3, [pc, #660]	@ (800eb5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800e8c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e8ca:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800e8ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e8d2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800e8d4:	4aa1      	ldr	r2, [pc, #644]	@ (800eb5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800e8d6:	430b      	orrs	r3, r1
 800e8d8:	6513      	str	r3, [r2, #80]	@ 0x50
 800e8da:	e003      	b.n	800e8e4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e8dc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e8e0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800e8e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e8e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e8ec:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800e8f0:	f04f 0900 	mov.w	r9, #0
 800e8f4:	ea58 0309 	orrs.w	r3, r8, r9
 800e8f8:	d047      	beq.n	800e98a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800e8fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e8fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e900:	2b04      	cmp	r3, #4
 800e902:	d82a      	bhi.n	800e95a <HAL_RCCEx_PeriphCLKConfig+0x136>
 800e904:	a201      	add	r2, pc, #4	@ (adr r2, 800e90c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800e906:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e90a:	bf00      	nop
 800e90c:	0800e921 	.word	0x0800e921
 800e910:	0800e92f 	.word	0x0800e92f
 800e914:	0800e945 	.word	0x0800e945
 800e918:	0800e963 	.word	0x0800e963
 800e91c:	0800e963 	.word	0x0800e963
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e920:	4b8e      	ldr	r3, [pc, #568]	@ (800eb5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800e922:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e924:	4a8d      	ldr	r2, [pc, #564]	@ (800eb5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800e926:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e92a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800e92c:	e01a      	b.n	800e964 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800e92e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e932:	3308      	adds	r3, #8
 800e934:	2100      	movs	r1, #0
 800e936:	4618      	mov	r0, r3
 800e938:	f001 fc3c 	bl	80101b4 <RCCEx_PLL2_Config>
 800e93c:	4603      	mov	r3, r0
 800e93e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800e942:	e00f      	b.n	800e964 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800e944:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e948:	3328      	adds	r3, #40	@ 0x28
 800e94a:	2100      	movs	r1, #0
 800e94c:	4618      	mov	r0, r3
 800e94e:	f001 fce3 	bl	8010318 <RCCEx_PLL3_Config>
 800e952:	4603      	mov	r3, r0
 800e954:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800e958:	e004      	b.n	800e964 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e95a:	2301      	movs	r3, #1
 800e95c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e960:	e000      	b.n	800e964 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800e962:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e964:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e968:	2b00      	cmp	r3, #0
 800e96a:	d10a      	bne.n	800e982 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800e96c:	4b7b      	ldr	r3, [pc, #492]	@ (800eb5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800e96e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e970:	f023 0107 	bic.w	r1, r3, #7
 800e974:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e978:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e97a:	4a78      	ldr	r2, [pc, #480]	@ (800eb5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800e97c:	430b      	orrs	r3, r1
 800e97e:	6513      	str	r3, [r2, #80]	@ 0x50
 800e980:	e003      	b.n	800e98a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e982:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e986:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800e98a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e98e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e992:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800e996:	f04f 0b00 	mov.w	fp, #0
 800e99a:	ea5a 030b 	orrs.w	r3, sl, fp
 800e99e:	d04c      	beq.n	800ea3a <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 800e9a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e9a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e9a6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e9aa:	d030      	beq.n	800ea0e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800e9ac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e9b0:	d829      	bhi.n	800ea06 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800e9b2:	2bc0      	cmp	r3, #192	@ 0xc0
 800e9b4:	d02d      	beq.n	800ea12 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800e9b6:	2bc0      	cmp	r3, #192	@ 0xc0
 800e9b8:	d825      	bhi.n	800ea06 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800e9ba:	2b80      	cmp	r3, #128	@ 0x80
 800e9bc:	d018      	beq.n	800e9f0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800e9be:	2b80      	cmp	r3, #128	@ 0x80
 800e9c0:	d821      	bhi.n	800ea06 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800e9c2:	2b00      	cmp	r3, #0
 800e9c4:	d002      	beq.n	800e9cc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800e9c6:	2b40      	cmp	r3, #64	@ 0x40
 800e9c8:	d007      	beq.n	800e9da <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800e9ca:	e01c      	b.n	800ea06 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e9cc:	4b63      	ldr	r3, [pc, #396]	@ (800eb5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800e9ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e9d0:	4a62      	ldr	r2, [pc, #392]	@ (800eb5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800e9d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e9d6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800e9d8:	e01c      	b.n	800ea14 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800e9da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e9de:	3308      	adds	r3, #8
 800e9e0:	2100      	movs	r1, #0
 800e9e2:	4618      	mov	r0, r3
 800e9e4:	f001 fbe6 	bl	80101b4 <RCCEx_PLL2_Config>
 800e9e8:	4603      	mov	r3, r0
 800e9ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800e9ee:	e011      	b.n	800ea14 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800e9f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e9f4:	3328      	adds	r3, #40	@ 0x28
 800e9f6:	2100      	movs	r1, #0
 800e9f8:	4618      	mov	r0, r3
 800e9fa:	f001 fc8d 	bl	8010318 <RCCEx_PLL3_Config>
 800e9fe:	4603      	mov	r3, r0
 800ea00:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800ea04:	e006      	b.n	800ea14 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ea06:	2301      	movs	r3, #1
 800ea08:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ea0c:	e002      	b.n	800ea14 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800ea0e:	bf00      	nop
 800ea10:	e000      	b.n	800ea14 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800ea12:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ea14:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ea18:	2b00      	cmp	r3, #0
 800ea1a:	d10a      	bne.n	800ea32 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800ea1c:	4b4f      	ldr	r3, [pc, #316]	@ (800eb5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ea1e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ea20:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800ea24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ea28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ea2a:	4a4c      	ldr	r2, [pc, #304]	@ (800eb5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ea2c:	430b      	orrs	r3, r1
 800ea2e:	6513      	str	r3, [r2, #80]	@ 0x50
 800ea30:	e003      	b.n	800ea3a <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ea32:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ea36:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800ea3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ea3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea42:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800ea46:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800ea4a:	2300      	movs	r3, #0
 800ea4c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800ea50:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800ea54:	460b      	mov	r3, r1
 800ea56:	4313      	orrs	r3, r2
 800ea58:	d053      	beq.n	800eb02 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800ea5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ea5e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800ea62:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800ea66:	d035      	beq.n	800ead4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800ea68:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800ea6c:	d82e      	bhi.n	800eacc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800ea6e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800ea72:	d031      	beq.n	800ead8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800ea74:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800ea78:	d828      	bhi.n	800eacc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800ea7a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ea7e:	d01a      	beq.n	800eab6 <HAL_RCCEx_PeriphCLKConfig+0x292>
 800ea80:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ea84:	d822      	bhi.n	800eacc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800ea86:	2b00      	cmp	r3, #0
 800ea88:	d003      	beq.n	800ea92 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800ea8a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800ea8e:	d007      	beq.n	800eaa0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800ea90:	e01c      	b.n	800eacc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ea92:	4b32      	ldr	r3, [pc, #200]	@ (800eb5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ea94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ea96:	4a31      	ldr	r2, [pc, #196]	@ (800eb5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ea98:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ea9c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800ea9e:	e01c      	b.n	800eada <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800eaa0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eaa4:	3308      	adds	r3, #8
 800eaa6:	2100      	movs	r1, #0
 800eaa8:	4618      	mov	r0, r3
 800eaaa:	f001 fb83 	bl	80101b4 <RCCEx_PLL2_Config>
 800eaae:	4603      	mov	r3, r0
 800eab0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800eab4:	e011      	b.n	800eada <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800eab6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eaba:	3328      	adds	r3, #40	@ 0x28
 800eabc:	2100      	movs	r1, #0
 800eabe:	4618      	mov	r0, r3
 800eac0:	f001 fc2a 	bl	8010318 <RCCEx_PLL3_Config>
 800eac4:	4603      	mov	r3, r0
 800eac6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800eaca:	e006      	b.n	800eada <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800eacc:	2301      	movs	r3, #1
 800eace:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ead2:	e002      	b.n	800eada <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800ead4:	bf00      	nop
 800ead6:	e000      	b.n	800eada <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800ead8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800eada:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800eade:	2b00      	cmp	r3, #0
 800eae0:	d10b      	bne.n	800eafa <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800eae2:	4b1e      	ldr	r3, [pc, #120]	@ (800eb5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800eae4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800eae6:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800eaea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eaee:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800eaf2:	4a1a      	ldr	r2, [pc, #104]	@ (800eb5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800eaf4:	430b      	orrs	r3, r1
 800eaf6:	6593      	str	r3, [r2, #88]	@ 0x58
 800eaf8:	e003      	b.n	800eb02 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800eafa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800eafe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800eb02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eb06:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb0a:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800eb0e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800eb12:	2300      	movs	r3, #0
 800eb14:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800eb18:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800eb1c:	460b      	mov	r3, r1
 800eb1e:	4313      	orrs	r3, r2
 800eb20:	d056      	beq.n	800ebd0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800eb22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eb26:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800eb2a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800eb2e:	d038      	beq.n	800eba2 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800eb30:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800eb34:	d831      	bhi.n	800eb9a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800eb36:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800eb3a:	d034      	beq.n	800eba6 <HAL_RCCEx_PeriphCLKConfig+0x382>
 800eb3c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800eb40:	d82b      	bhi.n	800eb9a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800eb42:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800eb46:	d01d      	beq.n	800eb84 <HAL_RCCEx_PeriphCLKConfig+0x360>
 800eb48:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800eb4c:	d825      	bhi.n	800eb9a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800eb4e:	2b00      	cmp	r3, #0
 800eb50:	d006      	beq.n	800eb60 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800eb52:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800eb56:	d00a      	beq.n	800eb6e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800eb58:	e01f      	b.n	800eb9a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800eb5a:	bf00      	nop
 800eb5c:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800eb60:	4ba2      	ldr	r3, [pc, #648]	@ (800edec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800eb62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eb64:	4aa1      	ldr	r2, [pc, #644]	@ (800edec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800eb66:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800eb6a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800eb6c:	e01c      	b.n	800eba8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800eb6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eb72:	3308      	adds	r3, #8
 800eb74:	2100      	movs	r1, #0
 800eb76:	4618      	mov	r0, r3
 800eb78:	f001 fb1c 	bl	80101b4 <RCCEx_PLL2_Config>
 800eb7c:	4603      	mov	r3, r0
 800eb7e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800eb82:	e011      	b.n	800eba8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800eb84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eb88:	3328      	adds	r3, #40	@ 0x28
 800eb8a:	2100      	movs	r1, #0
 800eb8c:	4618      	mov	r0, r3
 800eb8e:	f001 fbc3 	bl	8010318 <RCCEx_PLL3_Config>
 800eb92:	4603      	mov	r3, r0
 800eb94:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800eb98:	e006      	b.n	800eba8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800eb9a:	2301      	movs	r3, #1
 800eb9c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800eba0:	e002      	b.n	800eba8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800eba2:	bf00      	nop
 800eba4:	e000      	b.n	800eba8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800eba6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800eba8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ebac:	2b00      	cmp	r3, #0
 800ebae:	d10b      	bne.n	800ebc8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800ebb0:	4b8e      	ldr	r3, [pc, #568]	@ (800edec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ebb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ebb4:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800ebb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ebbc:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800ebc0:	4a8a      	ldr	r2, [pc, #552]	@ (800edec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ebc2:	430b      	orrs	r3, r1
 800ebc4:	6593      	str	r3, [r2, #88]	@ 0x58
 800ebc6:	e003      	b.n	800ebd0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ebc8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ebcc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800ebd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ebd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ebd8:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800ebdc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800ebe0:	2300      	movs	r3, #0
 800ebe2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800ebe6:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800ebea:	460b      	mov	r3, r1
 800ebec:	4313      	orrs	r3, r2
 800ebee:	d03a      	beq.n	800ec66 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800ebf0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ebf4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ebf6:	2b30      	cmp	r3, #48	@ 0x30
 800ebf8:	d01f      	beq.n	800ec3a <HAL_RCCEx_PeriphCLKConfig+0x416>
 800ebfa:	2b30      	cmp	r3, #48	@ 0x30
 800ebfc:	d819      	bhi.n	800ec32 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800ebfe:	2b20      	cmp	r3, #32
 800ec00:	d00c      	beq.n	800ec1c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800ec02:	2b20      	cmp	r3, #32
 800ec04:	d815      	bhi.n	800ec32 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800ec06:	2b00      	cmp	r3, #0
 800ec08:	d019      	beq.n	800ec3e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800ec0a:	2b10      	cmp	r3, #16
 800ec0c:	d111      	bne.n	800ec32 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ec0e:	4b77      	ldr	r3, [pc, #476]	@ (800edec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ec10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ec12:	4a76      	ldr	r2, [pc, #472]	@ (800edec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ec14:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ec18:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800ec1a:	e011      	b.n	800ec40 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800ec1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ec20:	3308      	adds	r3, #8
 800ec22:	2102      	movs	r1, #2
 800ec24:	4618      	mov	r0, r3
 800ec26:	f001 fac5 	bl	80101b4 <RCCEx_PLL2_Config>
 800ec2a:	4603      	mov	r3, r0
 800ec2c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800ec30:	e006      	b.n	800ec40 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800ec32:	2301      	movs	r3, #1
 800ec34:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ec38:	e002      	b.n	800ec40 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800ec3a:	bf00      	nop
 800ec3c:	e000      	b.n	800ec40 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800ec3e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ec40:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ec44:	2b00      	cmp	r3, #0
 800ec46:	d10a      	bne.n	800ec5e <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800ec48:	4b68      	ldr	r3, [pc, #416]	@ (800edec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ec4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ec4c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800ec50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ec54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ec56:	4a65      	ldr	r2, [pc, #404]	@ (800edec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ec58:	430b      	orrs	r3, r1
 800ec5a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800ec5c:	e003      	b.n	800ec66 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ec5e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ec62:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800ec66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ec6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec6e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800ec72:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800ec76:	2300      	movs	r3, #0
 800ec78:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800ec7c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800ec80:	460b      	mov	r3, r1
 800ec82:	4313      	orrs	r3, r2
 800ec84:	d051      	beq.n	800ed2a <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800ec86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ec8a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ec8c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ec90:	d035      	beq.n	800ecfe <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800ec92:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ec96:	d82e      	bhi.n	800ecf6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800ec98:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800ec9c:	d031      	beq.n	800ed02 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800ec9e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800eca2:	d828      	bhi.n	800ecf6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800eca4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800eca8:	d01a      	beq.n	800ece0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800ecaa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ecae:	d822      	bhi.n	800ecf6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800ecb0:	2b00      	cmp	r3, #0
 800ecb2:	d003      	beq.n	800ecbc <HAL_RCCEx_PeriphCLKConfig+0x498>
 800ecb4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ecb8:	d007      	beq.n	800ecca <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800ecba:	e01c      	b.n	800ecf6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ecbc:	4b4b      	ldr	r3, [pc, #300]	@ (800edec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ecbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ecc0:	4a4a      	ldr	r2, [pc, #296]	@ (800edec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ecc2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ecc6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800ecc8:	e01c      	b.n	800ed04 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ecca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ecce:	3308      	adds	r3, #8
 800ecd0:	2100      	movs	r1, #0
 800ecd2:	4618      	mov	r0, r3
 800ecd4:	f001 fa6e 	bl	80101b4 <RCCEx_PLL2_Config>
 800ecd8:	4603      	mov	r3, r0
 800ecda:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800ecde:	e011      	b.n	800ed04 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800ece0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ece4:	3328      	adds	r3, #40	@ 0x28
 800ece6:	2100      	movs	r1, #0
 800ece8:	4618      	mov	r0, r3
 800ecea:	f001 fb15 	bl	8010318 <RCCEx_PLL3_Config>
 800ecee:	4603      	mov	r3, r0
 800ecf0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800ecf4:	e006      	b.n	800ed04 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ecf6:	2301      	movs	r3, #1
 800ecf8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ecfc:	e002      	b.n	800ed04 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800ecfe:	bf00      	nop
 800ed00:	e000      	b.n	800ed04 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800ed02:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ed04:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ed08:	2b00      	cmp	r3, #0
 800ed0a:	d10a      	bne.n	800ed22 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800ed0c:	4b37      	ldr	r3, [pc, #220]	@ (800edec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ed0e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ed10:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800ed14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ed18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ed1a:	4a34      	ldr	r2, [pc, #208]	@ (800edec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ed1c:	430b      	orrs	r3, r1
 800ed1e:	6513      	str	r3, [r2, #80]	@ 0x50
 800ed20:	e003      	b.n	800ed2a <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ed22:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ed26:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800ed2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ed2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed32:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800ed36:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800ed3a:	2300      	movs	r3, #0
 800ed3c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800ed40:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800ed44:	460b      	mov	r3, r1
 800ed46:	4313      	orrs	r3, r2
 800ed48:	d056      	beq.n	800edf8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800ed4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ed4e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ed50:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800ed54:	d033      	beq.n	800edbe <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800ed56:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800ed5a:	d82c      	bhi.n	800edb6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800ed5c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800ed60:	d02f      	beq.n	800edc2 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800ed62:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800ed66:	d826      	bhi.n	800edb6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800ed68:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800ed6c:	d02b      	beq.n	800edc6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800ed6e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800ed72:	d820      	bhi.n	800edb6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800ed74:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ed78:	d012      	beq.n	800eda0 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800ed7a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ed7e:	d81a      	bhi.n	800edb6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800ed80:	2b00      	cmp	r3, #0
 800ed82:	d022      	beq.n	800edca <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800ed84:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ed88:	d115      	bne.n	800edb6 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ed8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ed8e:	3308      	adds	r3, #8
 800ed90:	2101      	movs	r1, #1
 800ed92:	4618      	mov	r0, r3
 800ed94:	f001 fa0e 	bl	80101b4 <RCCEx_PLL2_Config>
 800ed98:	4603      	mov	r3, r0
 800ed9a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800ed9e:	e015      	b.n	800edcc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800eda0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eda4:	3328      	adds	r3, #40	@ 0x28
 800eda6:	2101      	movs	r1, #1
 800eda8:	4618      	mov	r0, r3
 800edaa:	f001 fab5 	bl	8010318 <RCCEx_PLL3_Config>
 800edae:	4603      	mov	r3, r0
 800edb0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800edb4:	e00a      	b.n	800edcc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800edb6:	2301      	movs	r3, #1
 800edb8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800edbc:	e006      	b.n	800edcc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800edbe:	bf00      	nop
 800edc0:	e004      	b.n	800edcc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800edc2:	bf00      	nop
 800edc4:	e002      	b.n	800edcc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800edc6:	bf00      	nop
 800edc8:	e000      	b.n	800edcc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800edca:	bf00      	nop
    }

    if (ret == HAL_OK)
 800edcc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800edd0:	2b00      	cmp	r3, #0
 800edd2:	d10d      	bne.n	800edf0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800edd4:	4b05      	ldr	r3, [pc, #20]	@ (800edec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800edd6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800edd8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800eddc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ede0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ede2:	4a02      	ldr	r2, [pc, #8]	@ (800edec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ede4:	430b      	orrs	r3, r1
 800ede6:	6513      	str	r3, [r2, #80]	@ 0x50
 800ede8:	e006      	b.n	800edf8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800edea:	bf00      	nop
 800edec:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800edf0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800edf4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800edf8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800edfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee00:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800ee04:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800ee08:	2300      	movs	r3, #0
 800ee0a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800ee0e:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800ee12:	460b      	mov	r3, r1
 800ee14:	4313      	orrs	r3, r2
 800ee16:	d055      	beq.n	800eec4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800ee18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ee1c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800ee20:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ee24:	d033      	beq.n	800ee8e <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800ee26:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ee2a:	d82c      	bhi.n	800ee86 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800ee2c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ee30:	d02f      	beq.n	800ee92 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800ee32:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ee36:	d826      	bhi.n	800ee86 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800ee38:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800ee3c:	d02b      	beq.n	800ee96 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800ee3e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800ee42:	d820      	bhi.n	800ee86 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800ee44:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ee48:	d012      	beq.n	800ee70 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800ee4a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ee4e:	d81a      	bhi.n	800ee86 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800ee50:	2b00      	cmp	r3, #0
 800ee52:	d022      	beq.n	800ee9a <HAL_RCCEx_PeriphCLKConfig+0x676>
 800ee54:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ee58:	d115      	bne.n	800ee86 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ee5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ee5e:	3308      	adds	r3, #8
 800ee60:	2101      	movs	r1, #1
 800ee62:	4618      	mov	r0, r3
 800ee64:	f001 f9a6 	bl	80101b4 <RCCEx_PLL2_Config>
 800ee68:	4603      	mov	r3, r0
 800ee6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800ee6e:	e015      	b.n	800ee9c <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ee70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ee74:	3328      	adds	r3, #40	@ 0x28
 800ee76:	2101      	movs	r1, #1
 800ee78:	4618      	mov	r0, r3
 800ee7a:	f001 fa4d 	bl	8010318 <RCCEx_PLL3_Config>
 800ee7e:	4603      	mov	r3, r0
 800ee80:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800ee84:	e00a      	b.n	800ee9c <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800ee86:	2301      	movs	r3, #1
 800ee88:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ee8c:	e006      	b.n	800ee9c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800ee8e:	bf00      	nop
 800ee90:	e004      	b.n	800ee9c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800ee92:	bf00      	nop
 800ee94:	e002      	b.n	800ee9c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800ee96:	bf00      	nop
 800ee98:	e000      	b.n	800ee9c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800ee9a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ee9c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800eea0:	2b00      	cmp	r3, #0
 800eea2:	d10b      	bne.n	800eebc <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800eea4:	4ba3      	ldr	r3, [pc, #652]	@ (800f134 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800eea6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800eea8:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800eeac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eeb0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800eeb4:	4a9f      	ldr	r2, [pc, #636]	@ (800f134 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800eeb6:	430b      	orrs	r3, r1
 800eeb8:	6593      	str	r3, [r2, #88]	@ 0x58
 800eeba:	e003      	b.n	800eec4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800eebc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800eec0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800eec4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eec8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eecc:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800eed0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800eed4:	2300      	movs	r3, #0
 800eed6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800eeda:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800eede:	460b      	mov	r3, r1
 800eee0:	4313      	orrs	r3, r2
 800eee2:	d037      	beq.n	800ef54 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800eee4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eee8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800eeea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800eeee:	d00e      	beq.n	800ef0e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800eef0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800eef4:	d816      	bhi.n	800ef24 <HAL_RCCEx_PeriphCLKConfig+0x700>
 800eef6:	2b00      	cmp	r3, #0
 800eef8:	d018      	beq.n	800ef2c <HAL_RCCEx_PeriphCLKConfig+0x708>
 800eefa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800eefe:	d111      	bne.n	800ef24 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ef00:	4b8c      	ldr	r3, [pc, #560]	@ (800f134 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ef02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ef04:	4a8b      	ldr	r2, [pc, #556]	@ (800f134 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ef06:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ef0a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800ef0c:	e00f      	b.n	800ef2e <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ef0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ef12:	3308      	adds	r3, #8
 800ef14:	2101      	movs	r1, #1
 800ef16:	4618      	mov	r0, r3
 800ef18:	f001 f94c 	bl	80101b4 <RCCEx_PLL2_Config>
 800ef1c:	4603      	mov	r3, r0
 800ef1e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800ef22:	e004      	b.n	800ef2e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ef24:	2301      	movs	r3, #1
 800ef26:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ef2a:	e000      	b.n	800ef2e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800ef2c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ef2e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ef32:	2b00      	cmp	r3, #0
 800ef34:	d10a      	bne.n	800ef4c <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800ef36:	4b7f      	ldr	r3, [pc, #508]	@ (800f134 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ef38:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ef3a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800ef3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ef42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ef44:	4a7b      	ldr	r2, [pc, #492]	@ (800f134 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ef46:	430b      	orrs	r3, r1
 800ef48:	6513      	str	r3, [r2, #80]	@ 0x50
 800ef4a:	e003      	b.n	800ef54 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ef4c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ef50:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800ef54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ef58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef5c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800ef60:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800ef64:	2300      	movs	r3, #0
 800ef66:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800ef6a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800ef6e:	460b      	mov	r3, r1
 800ef70:	4313      	orrs	r3, r2
 800ef72:	d039      	beq.n	800efe8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800ef74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ef78:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ef7a:	2b03      	cmp	r3, #3
 800ef7c:	d81c      	bhi.n	800efb8 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800ef7e:	a201      	add	r2, pc, #4	@ (adr r2, 800ef84 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800ef80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ef84:	0800efc1 	.word	0x0800efc1
 800ef88:	0800ef95 	.word	0x0800ef95
 800ef8c:	0800efa3 	.word	0x0800efa3
 800ef90:	0800efc1 	.word	0x0800efc1
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ef94:	4b67      	ldr	r3, [pc, #412]	@ (800f134 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ef96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ef98:	4a66      	ldr	r2, [pc, #408]	@ (800f134 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ef9a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ef9e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800efa0:	e00f      	b.n	800efc2 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800efa2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800efa6:	3308      	adds	r3, #8
 800efa8:	2102      	movs	r1, #2
 800efaa:	4618      	mov	r0, r3
 800efac:	f001 f902 	bl	80101b4 <RCCEx_PLL2_Config>
 800efb0:	4603      	mov	r3, r0
 800efb2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800efb6:	e004      	b.n	800efc2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800efb8:	2301      	movs	r3, #1
 800efba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800efbe:	e000      	b.n	800efc2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800efc0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800efc2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800efc6:	2b00      	cmp	r3, #0
 800efc8:	d10a      	bne.n	800efe0 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800efca:	4b5a      	ldr	r3, [pc, #360]	@ (800f134 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800efcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800efce:	f023 0103 	bic.w	r1, r3, #3
 800efd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800efd6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800efd8:	4a56      	ldr	r2, [pc, #344]	@ (800f134 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800efda:	430b      	orrs	r3, r1
 800efdc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800efde:	e003      	b.n	800efe8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800efe0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800efe4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800efe8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800efec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eff0:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800eff4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800eff8:	2300      	movs	r3, #0
 800effa:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800effe:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800f002:	460b      	mov	r3, r1
 800f004:	4313      	orrs	r3, r2
 800f006:	f000 809f 	beq.w	800f148 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800f00a:	4b4b      	ldr	r3, [pc, #300]	@ (800f138 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800f00c:	681b      	ldr	r3, [r3, #0]
 800f00e:	4a4a      	ldr	r2, [pc, #296]	@ (800f138 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800f010:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800f014:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800f016:	f7f7 fbc7 	bl	80067a8 <HAL_GetTick>
 800f01a:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800f01e:	e00b      	b.n	800f038 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800f020:	f7f7 fbc2 	bl	80067a8 <HAL_GetTick>
 800f024:	4602      	mov	r2, r0
 800f026:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800f02a:	1ad3      	subs	r3, r2, r3
 800f02c:	2b64      	cmp	r3, #100	@ 0x64
 800f02e:	d903      	bls.n	800f038 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800f030:	2303      	movs	r3, #3
 800f032:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f036:	e005      	b.n	800f044 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800f038:	4b3f      	ldr	r3, [pc, #252]	@ (800f138 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800f03a:	681b      	ldr	r3, [r3, #0]
 800f03c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f040:	2b00      	cmp	r3, #0
 800f042:	d0ed      	beq.n	800f020 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800f044:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f048:	2b00      	cmp	r3, #0
 800f04a:	d179      	bne.n	800f140 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800f04c:	4b39      	ldr	r3, [pc, #228]	@ (800f134 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f04e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800f050:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f054:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800f058:	4053      	eors	r3, r2
 800f05a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800f05e:	2b00      	cmp	r3, #0
 800f060:	d015      	beq.n	800f08e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800f062:	4b34      	ldr	r3, [pc, #208]	@ (800f134 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f064:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f066:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f06a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800f06e:	4b31      	ldr	r3, [pc, #196]	@ (800f134 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f070:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f072:	4a30      	ldr	r2, [pc, #192]	@ (800f134 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f074:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800f078:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800f07a:	4b2e      	ldr	r3, [pc, #184]	@ (800f134 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f07c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f07e:	4a2d      	ldr	r2, [pc, #180]	@ (800f134 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f080:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800f084:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800f086:	4a2b      	ldr	r2, [pc, #172]	@ (800f134 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f088:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800f08c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800f08e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f092:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800f096:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f09a:	d118      	bne.n	800f0ce <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800f09c:	f7f7 fb84 	bl	80067a8 <HAL_GetTick>
 800f0a0:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800f0a4:	e00d      	b.n	800f0c2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800f0a6:	f7f7 fb7f 	bl	80067a8 <HAL_GetTick>
 800f0aa:	4602      	mov	r2, r0
 800f0ac:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800f0b0:	1ad2      	subs	r2, r2, r3
 800f0b2:	f241 3388 	movw	r3, #5000	@ 0x1388
 800f0b6:	429a      	cmp	r2, r3
 800f0b8:	d903      	bls.n	800f0c2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800f0ba:	2303      	movs	r3, #3
 800f0bc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 800f0c0:	e005      	b.n	800f0ce <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800f0c2:	4b1c      	ldr	r3, [pc, #112]	@ (800f134 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f0c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f0c6:	f003 0302 	and.w	r3, r3, #2
 800f0ca:	2b00      	cmp	r3, #0
 800f0cc:	d0eb      	beq.n	800f0a6 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800f0ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f0d2:	2b00      	cmp	r3, #0
 800f0d4:	d129      	bne.n	800f12a <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800f0d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f0da:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800f0de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800f0e2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800f0e6:	d10e      	bne.n	800f106 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800f0e8:	4b12      	ldr	r3, [pc, #72]	@ (800f134 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f0ea:	691b      	ldr	r3, [r3, #16]
 800f0ec:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800f0f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f0f4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800f0f8:	091a      	lsrs	r2, r3, #4
 800f0fa:	4b10      	ldr	r3, [pc, #64]	@ (800f13c <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800f0fc:	4013      	ands	r3, r2
 800f0fe:	4a0d      	ldr	r2, [pc, #52]	@ (800f134 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f100:	430b      	orrs	r3, r1
 800f102:	6113      	str	r3, [r2, #16]
 800f104:	e005      	b.n	800f112 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800f106:	4b0b      	ldr	r3, [pc, #44]	@ (800f134 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f108:	691b      	ldr	r3, [r3, #16]
 800f10a:	4a0a      	ldr	r2, [pc, #40]	@ (800f134 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f10c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800f110:	6113      	str	r3, [r2, #16]
 800f112:	4b08      	ldr	r3, [pc, #32]	@ (800f134 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f114:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800f116:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f11a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800f11e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800f122:	4a04      	ldr	r2, [pc, #16]	@ (800f134 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f124:	430b      	orrs	r3, r1
 800f126:	6713      	str	r3, [r2, #112]	@ 0x70
 800f128:	e00e      	b.n	800f148 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800f12a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f12e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800f132:	e009      	b.n	800f148 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800f134:	58024400 	.word	0x58024400
 800f138:	58024800 	.word	0x58024800
 800f13c:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f140:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f144:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800f148:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f14c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f150:	f002 0301 	and.w	r3, r2, #1
 800f154:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800f158:	2300      	movs	r3, #0
 800f15a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800f15e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800f162:	460b      	mov	r3, r1
 800f164:	4313      	orrs	r3, r2
 800f166:	f000 8089 	beq.w	800f27c <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800f16a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f16e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f170:	2b28      	cmp	r3, #40	@ 0x28
 800f172:	d86b      	bhi.n	800f24c <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800f174:	a201      	add	r2, pc, #4	@ (adr r2, 800f17c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800f176:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f17a:	bf00      	nop
 800f17c:	0800f255 	.word	0x0800f255
 800f180:	0800f24d 	.word	0x0800f24d
 800f184:	0800f24d 	.word	0x0800f24d
 800f188:	0800f24d 	.word	0x0800f24d
 800f18c:	0800f24d 	.word	0x0800f24d
 800f190:	0800f24d 	.word	0x0800f24d
 800f194:	0800f24d 	.word	0x0800f24d
 800f198:	0800f24d 	.word	0x0800f24d
 800f19c:	0800f221 	.word	0x0800f221
 800f1a0:	0800f24d 	.word	0x0800f24d
 800f1a4:	0800f24d 	.word	0x0800f24d
 800f1a8:	0800f24d 	.word	0x0800f24d
 800f1ac:	0800f24d 	.word	0x0800f24d
 800f1b0:	0800f24d 	.word	0x0800f24d
 800f1b4:	0800f24d 	.word	0x0800f24d
 800f1b8:	0800f24d 	.word	0x0800f24d
 800f1bc:	0800f237 	.word	0x0800f237
 800f1c0:	0800f24d 	.word	0x0800f24d
 800f1c4:	0800f24d 	.word	0x0800f24d
 800f1c8:	0800f24d 	.word	0x0800f24d
 800f1cc:	0800f24d 	.word	0x0800f24d
 800f1d0:	0800f24d 	.word	0x0800f24d
 800f1d4:	0800f24d 	.word	0x0800f24d
 800f1d8:	0800f24d 	.word	0x0800f24d
 800f1dc:	0800f255 	.word	0x0800f255
 800f1e0:	0800f24d 	.word	0x0800f24d
 800f1e4:	0800f24d 	.word	0x0800f24d
 800f1e8:	0800f24d 	.word	0x0800f24d
 800f1ec:	0800f24d 	.word	0x0800f24d
 800f1f0:	0800f24d 	.word	0x0800f24d
 800f1f4:	0800f24d 	.word	0x0800f24d
 800f1f8:	0800f24d 	.word	0x0800f24d
 800f1fc:	0800f255 	.word	0x0800f255
 800f200:	0800f24d 	.word	0x0800f24d
 800f204:	0800f24d 	.word	0x0800f24d
 800f208:	0800f24d 	.word	0x0800f24d
 800f20c:	0800f24d 	.word	0x0800f24d
 800f210:	0800f24d 	.word	0x0800f24d
 800f214:	0800f24d 	.word	0x0800f24d
 800f218:	0800f24d 	.word	0x0800f24d
 800f21c:	0800f255 	.word	0x0800f255
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800f220:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f224:	3308      	adds	r3, #8
 800f226:	2101      	movs	r1, #1
 800f228:	4618      	mov	r0, r3
 800f22a:	f000 ffc3 	bl	80101b4 <RCCEx_PLL2_Config>
 800f22e:	4603      	mov	r3, r0
 800f230:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800f234:	e00f      	b.n	800f256 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800f236:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f23a:	3328      	adds	r3, #40	@ 0x28
 800f23c:	2101      	movs	r1, #1
 800f23e:	4618      	mov	r0, r3
 800f240:	f001 f86a 	bl	8010318 <RCCEx_PLL3_Config>
 800f244:	4603      	mov	r3, r0
 800f246:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800f24a:	e004      	b.n	800f256 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f24c:	2301      	movs	r3, #1
 800f24e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f252:	e000      	b.n	800f256 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800f254:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f256:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f25a:	2b00      	cmp	r3, #0
 800f25c:	d10a      	bne.n	800f274 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800f25e:	4bbf      	ldr	r3, [pc, #764]	@ (800f55c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800f260:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f262:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800f266:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f26a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f26c:	4abb      	ldr	r2, [pc, #748]	@ (800f55c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800f26e:	430b      	orrs	r3, r1
 800f270:	6553      	str	r3, [r2, #84]	@ 0x54
 800f272:	e003      	b.n	800f27c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f274:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f278:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800f27c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f280:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f284:	f002 0302 	and.w	r3, r2, #2
 800f288:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800f28c:	2300      	movs	r3, #0
 800f28e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800f292:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800f296:	460b      	mov	r3, r1
 800f298:	4313      	orrs	r3, r2
 800f29a:	d041      	beq.n	800f320 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800f29c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f2a0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f2a2:	2b05      	cmp	r3, #5
 800f2a4:	d824      	bhi.n	800f2f0 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800f2a6:	a201      	add	r2, pc, #4	@ (adr r2, 800f2ac <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800f2a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f2ac:	0800f2f9 	.word	0x0800f2f9
 800f2b0:	0800f2c5 	.word	0x0800f2c5
 800f2b4:	0800f2db 	.word	0x0800f2db
 800f2b8:	0800f2f9 	.word	0x0800f2f9
 800f2bc:	0800f2f9 	.word	0x0800f2f9
 800f2c0:	0800f2f9 	.word	0x0800f2f9
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800f2c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f2c8:	3308      	adds	r3, #8
 800f2ca:	2101      	movs	r1, #1
 800f2cc:	4618      	mov	r0, r3
 800f2ce:	f000 ff71 	bl	80101b4 <RCCEx_PLL2_Config>
 800f2d2:	4603      	mov	r3, r0
 800f2d4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800f2d8:	e00f      	b.n	800f2fa <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800f2da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f2de:	3328      	adds	r3, #40	@ 0x28
 800f2e0:	2101      	movs	r1, #1
 800f2e2:	4618      	mov	r0, r3
 800f2e4:	f001 f818 	bl	8010318 <RCCEx_PLL3_Config>
 800f2e8:	4603      	mov	r3, r0
 800f2ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800f2ee:	e004      	b.n	800f2fa <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f2f0:	2301      	movs	r3, #1
 800f2f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f2f6:	e000      	b.n	800f2fa <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800f2f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f2fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f2fe:	2b00      	cmp	r3, #0
 800f300:	d10a      	bne.n	800f318 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800f302:	4b96      	ldr	r3, [pc, #600]	@ (800f55c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800f304:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f306:	f023 0107 	bic.w	r1, r3, #7
 800f30a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f30e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f310:	4a92      	ldr	r2, [pc, #584]	@ (800f55c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800f312:	430b      	orrs	r3, r1
 800f314:	6553      	str	r3, [r2, #84]	@ 0x54
 800f316:	e003      	b.n	800f320 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f318:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f31c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800f320:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f324:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f328:	f002 0304 	and.w	r3, r2, #4
 800f32c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800f330:	2300      	movs	r3, #0
 800f332:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800f336:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800f33a:	460b      	mov	r3, r1
 800f33c:	4313      	orrs	r3, r2
 800f33e:	d044      	beq.n	800f3ca <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800f340:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f344:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800f348:	2b05      	cmp	r3, #5
 800f34a:	d825      	bhi.n	800f398 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800f34c:	a201      	add	r2, pc, #4	@ (adr r2, 800f354 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800f34e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f352:	bf00      	nop
 800f354:	0800f3a1 	.word	0x0800f3a1
 800f358:	0800f36d 	.word	0x0800f36d
 800f35c:	0800f383 	.word	0x0800f383
 800f360:	0800f3a1 	.word	0x0800f3a1
 800f364:	0800f3a1 	.word	0x0800f3a1
 800f368:	0800f3a1 	.word	0x0800f3a1
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800f36c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f370:	3308      	adds	r3, #8
 800f372:	2101      	movs	r1, #1
 800f374:	4618      	mov	r0, r3
 800f376:	f000 ff1d 	bl	80101b4 <RCCEx_PLL2_Config>
 800f37a:	4603      	mov	r3, r0
 800f37c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800f380:	e00f      	b.n	800f3a2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800f382:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f386:	3328      	adds	r3, #40	@ 0x28
 800f388:	2101      	movs	r1, #1
 800f38a:	4618      	mov	r0, r3
 800f38c:	f000 ffc4 	bl	8010318 <RCCEx_PLL3_Config>
 800f390:	4603      	mov	r3, r0
 800f392:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800f396:	e004      	b.n	800f3a2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f398:	2301      	movs	r3, #1
 800f39a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f39e:	e000      	b.n	800f3a2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800f3a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f3a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f3a6:	2b00      	cmp	r3, #0
 800f3a8:	d10b      	bne.n	800f3c2 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800f3aa:	4b6c      	ldr	r3, [pc, #432]	@ (800f55c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800f3ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f3ae:	f023 0107 	bic.w	r1, r3, #7
 800f3b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f3b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800f3ba:	4a68      	ldr	r2, [pc, #416]	@ (800f55c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800f3bc:	430b      	orrs	r3, r1
 800f3be:	6593      	str	r3, [r2, #88]	@ 0x58
 800f3c0:	e003      	b.n	800f3ca <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f3c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f3c6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800f3ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f3ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3d2:	f002 0320 	and.w	r3, r2, #32
 800f3d6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800f3da:	2300      	movs	r3, #0
 800f3dc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800f3e0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800f3e4:	460b      	mov	r3, r1
 800f3e6:	4313      	orrs	r3, r2
 800f3e8:	d055      	beq.n	800f496 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800f3ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f3ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f3f2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800f3f6:	d033      	beq.n	800f460 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800f3f8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800f3fc:	d82c      	bhi.n	800f458 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800f3fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f402:	d02f      	beq.n	800f464 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800f404:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f408:	d826      	bhi.n	800f458 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800f40a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800f40e:	d02b      	beq.n	800f468 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800f410:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800f414:	d820      	bhi.n	800f458 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800f416:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f41a:	d012      	beq.n	800f442 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800f41c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f420:	d81a      	bhi.n	800f458 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800f422:	2b00      	cmp	r3, #0
 800f424:	d022      	beq.n	800f46c <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800f426:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f42a:	d115      	bne.n	800f458 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f42c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f430:	3308      	adds	r3, #8
 800f432:	2100      	movs	r1, #0
 800f434:	4618      	mov	r0, r3
 800f436:	f000 febd 	bl	80101b4 <RCCEx_PLL2_Config>
 800f43a:	4603      	mov	r3, r0
 800f43c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800f440:	e015      	b.n	800f46e <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800f442:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f446:	3328      	adds	r3, #40	@ 0x28
 800f448:	2102      	movs	r1, #2
 800f44a:	4618      	mov	r0, r3
 800f44c:	f000 ff64 	bl	8010318 <RCCEx_PLL3_Config>
 800f450:	4603      	mov	r3, r0
 800f452:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800f456:	e00a      	b.n	800f46e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f458:	2301      	movs	r3, #1
 800f45a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f45e:	e006      	b.n	800f46e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800f460:	bf00      	nop
 800f462:	e004      	b.n	800f46e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800f464:	bf00      	nop
 800f466:	e002      	b.n	800f46e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800f468:	bf00      	nop
 800f46a:	e000      	b.n	800f46e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800f46c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f46e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f472:	2b00      	cmp	r3, #0
 800f474:	d10b      	bne.n	800f48e <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800f476:	4b39      	ldr	r3, [pc, #228]	@ (800f55c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800f478:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f47a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800f47e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f482:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f486:	4a35      	ldr	r2, [pc, #212]	@ (800f55c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800f488:	430b      	orrs	r3, r1
 800f48a:	6553      	str	r3, [r2, #84]	@ 0x54
 800f48c:	e003      	b.n	800f496 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f48e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f492:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800f496:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f49a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f49e:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800f4a2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800f4a6:	2300      	movs	r3, #0
 800f4a8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800f4ac:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800f4b0:	460b      	mov	r3, r1
 800f4b2:	4313      	orrs	r3, r2
 800f4b4:	d058      	beq.n	800f568 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800f4b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f4ba:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800f4be:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800f4c2:	d033      	beq.n	800f52c <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800f4c4:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800f4c8:	d82c      	bhi.n	800f524 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800f4ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f4ce:	d02f      	beq.n	800f530 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800f4d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f4d4:	d826      	bhi.n	800f524 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800f4d6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800f4da:	d02b      	beq.n	800f534 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 800f4dc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800f4e0:	d820      	bhi.n	800f524 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800f4e2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f4e6:	d012      	beq.n	800f50e <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800f4e8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f4ec:	d81a      	bhi.n	800f524 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800f4ee:	2b00      	cmp	r3, #0
 800f4f0:	d022      	beq.n	800f538 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800f4f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800f4f6:	d115      	bne.n	800f524 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f4f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f4fc:	3308      	adds	r3, #8
 800f4fe:	2100      	movs	r1, #0
 800f500:	4618      	mov	r0, r3
 800f502:	f000 fe57 	bl	80101b4 <RCCEx_PLL2_Config>
 800f506:	4603      	mov	r3, r0
 800f508:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800f50c:	e015      	b.n	800f53a <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800f50e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f512:	3328      	adds	r3, #40	@ 0x28
 800f514:	2102      	movs	r1, #2
 800f516:	4618      	mov	r0, r3
 800f518:	f000 fefe 	bl	8010318 <RCCEx_PLL3_Config>
 800f51c:	4603      	mov	r3, r0
 800f51e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800f522:	e00a      	b.n	800f53a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f524:	2301      	movs	r3, #1
 800f526:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f52a:	e006      	b.n	800f53a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800f52c:	bf00      	nop
 800f52e:	e004      	b.n	800f53a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800f530:	bf00      	nop
 800f532:	e002      	b.n	800f53a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800f534:	bf00      	nop
 800f536:	e000      	b.n	800f53a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800f538:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f53a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f53e:	2b00      	cmp	r3, #0
 800f540:	d10e      	bne.n	800f560 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800f542:	4b06      	ldr	r3, [pc, #24]	@ (800f55c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800f544:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f546:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800f54a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f54e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800f552:	4a02      	ldr	r2, [pc, #8]	@ (800f55c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800f554:	430b      	orrs	r3, r1
 800f556:	6593      	str	r3, [r2, #88]	@ 0x58
 800f558:	e006      	b.n	800f568 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800f55a:	bf00      	nop
 800f55c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f560:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f564:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800f568:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f56c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f570:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800f574:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800f578:	2300      	movs	r3, #0
 800f57a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800f57e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800f582:	460b      	mov	r3, r1
 800f584:	4313      	orrs	r3, r2
 800f586:	d055      	beq.n	800f634 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800f588:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f58c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800f590:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800f594:	d033      	beq.n	800f5fe <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800f596:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800f59a:	d82c      	bhi.n	800f5f6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800f59c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f5a0:	d02f      	beq.n	800f602 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800f5a2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f5a6:	d826      	bhi.n	800f5f6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800f5a8:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800f5ac:	d02b      	beq.n	800f606 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800f5ae:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800f5b2:	d820      	bhi.n	800f5f6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800f5b4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800f5b8:	d012      	beq.n	800f5e0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800f5ba:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800f5be:	d81a      	bhi.n	800f5f6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800f5c0:	2b00      	cmp	r3, #0
 800f5c2:	d022      	beq.n	800f60a <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800f5c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f5c8:	d115      	bne.n	800f5f6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f5ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f5ce:	3308      	adds	r3, #8
 800f5d0:	2100      	movs	r1, #0
 800f5d2:	4618      	mov	r0, r3
 800f5d4:	f000 fdee 	bl	80101b4 <RCCEx_PLL2_Config>
 800f5d8:	4603      	mov	r3, r0
 800f5da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800f5de:	e015      	b.n	800f60c <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800f5e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f5e4:	3328      	adds	r3, #40	@ 0x28
 800f5e6:	2102      	movs	r1, #2
 800f5e8:	4618      	mov	r0, r3
 800f5ea:	f000 fe95 	bl	8010318 <RCCEx_PLL3_Config>
 800f5ee:	4603      	mov	r3, r0
 800f5f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800f5f4:	e00a      	b.n	800f60c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f5f6:	2301      	movs	r3, #1
 800f5f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f5fc:	e006      	b.n	800f60c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800f5fe:	bf00      	nop
 800f600:	e004      	b.n	800f60c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800f602:	bf00      	nop
 800f604:	e002      	b.n	800f60c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800f606:	bf00      	nop
 800f608:	e000      	b.n	800f60c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800f60a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f60c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f610:	2b00      	cmp	r3, #0
 800f612:	d10b      	bne.n	800f62c <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800f614:	4ba1      	ldr	r3, [pc, #644]	@ (800f89c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800f616:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f618:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800f61c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f620:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800f624:	4a9d      	ldr	r2, [pc, #628]	@ (800f89c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800f626:	430b      	orrs	r3, r1
 800f628:	6593      	str	r3, [r2, #88]	@ 0x58
 800f62a:	e003      	b.n	800f634 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f62c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f630:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800f634:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f638:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f63c:	f002 0308 	and.w	r3, r2, #8
 800f640:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800f644:	2300      	movs	r3, #0
 800f646:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800f64a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800f64e:	460b      	mov	r3, r1
 800f650:	4313      	orrs	r3, r2
 800f652:	d01e      	beq.n	800f692 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800f654:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f658:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f65c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f660:	d10c      	bne.n	800f67c <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800f662:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f666:	3328      	adds	r3, #40	@ 0x28
 800f668:	2102      	movs	r1, #2
 800f66a:	4618      	mov	r0, r3
 800f66c:	f000 fe54 	bl	8010318 <RCCEx_PLL3_Config>
 800f670:	4603      	mov	r3, r0
 800f672:	2b00      	cmp	r3, #0
 800f674:	d002      	beq.n	800f67c <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800f676:	2301      	movs	r3, #1
 800f678:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800f67c:	4b87      	ldr	r3, [pc, #540]	@ (800f89c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800f67e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f680:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800f684:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f688:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f68c:	4a83      	ldr	r2, [pc, #524]	@ (800f89c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800f68e:	430b      	orrs	r3, r1
 800f690:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800f692:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f696:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f69a:	f002 0310 	and.w	r3, r2, #16
 800f69e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800f6a2:	2300      	movs	r3, #0
 800f6a4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800f6a8:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800f6ac:	460b      	mov	r3, r1
 800f6ae:	4313      	orrs	r3, r2
 800f6b0:	d01e      	beq.n	800f6f0 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800f6b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f6b6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800f6ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f6be:	d10c      	bne.n	800f6da <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800f6c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f6c4:	3328      	adds	r3, #40	@ 0x28
 800f6c6:	2102      	movs	r1, #2
 800f6c8:	4618      	mov	r0, r3
 800f6ca:	f000 fe25 	bl	8010318 <RCCEx_PLL3_Config>
 800f6ce:	4603      	mov	r3, r0
 800f6d0:	2b00      	cmp	r3, #0
 800f6d2:	d002      	beq.n	800f6da <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800f6d4:	2301      	movs	r3, #1
 800f6d6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800f6da:	4b70      	ldr	r3, [pc, #448]	@ (800f89c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800f6dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f6de:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800f6e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f6e6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800f6ea:	4a6c      	ldr	r2, [pc, #432]	@ (800f89c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800f6ec:	430b      	orrs	r3, r1
 800f6ee:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800f6f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f6f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f6f8:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800f6fc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800f700:	2300      	movs	r3, #0
 800f702:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800f706:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800f70a:	460b      	mov	r3, r1
 800f70c:	4313      	orrs	r3, r2
 800f70e:	d03e      	beq.n	800f78e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800f710:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f714:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800f718:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f71c:	d022      	beq.n	800f764 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800f71e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f722:	d81b      	bhi.n	800f75c <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800f724:	2b00      	cmp	r3, #0
 800f726:	d003      	beq.n	800f730 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800f728:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f72c:	d00b      	beq.n	800f746 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800f72e:	e015      	b.n	800f75c <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f730:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f734:	3308      	adds	r3, #8
 800f736:	2100      	movs	r1, #0
 800f738:	4618      	mov	r0, r3
 800f73a:	f000 fd3b 	bl	80101b4 <RCCEx_PLL2_Config>
 800f73e:	4603      	mov	r3, r0
 800f740:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800f744:	e00f      	b.n	800f766 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800f746:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f74a:	3328      	adds	r3, #40	@ 0x28
 800f74c:	2102      	movs	r1, #2
 800f74e:	4618      	mov	r0, r3
 800f750:	f000 fde2 	bl	8010318 <RCCEx_PLL3_Config>
 800f754:	4603      	mov	r3, r0
 800f756:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800f75a:	e004      	b.n	800f766 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f75c:	2301      	movs	r3, #1
 800f75e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f762:	e000      	b.n	800f766 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800f764:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f766:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f76a:	2b00      	cmp	r3, #0
 800f76c:	d10b      	bne.n	800f786 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800f76e:	4b4b      	ldr	r3, [pc, #300]	@ (800f89c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800f770:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f772:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800f776:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f77a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800f77e:	4a47      	ldr	r2, [pc, #284]	@ (800f89c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800f780:	430b      	orrs	r3, r1
 800f782:	6593      	str	r3, [r2, #88]	@ 0x58
 800f784:	e003      	b.n	800f78e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f786:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f78a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800f78e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f792:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f796:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800f79a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800f79c:	2300      	movs	r3, #0
 800f79e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800f7a0:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800f7a4:	460b      	mov	r3, r1
 800f7a6:	4313      	orrs	r3, r2
 800f7a8:	d03b      	beq.n	800f822 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800f7aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f7ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f7b2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800f7b6:	d01f      	beq.n	800f7f8 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800f7b8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800f7bc:	d818      	bhi.n	800f7f0 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800f7be:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f7c2:	d003      	beq.n	800f7cc <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800f7c4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800f7c8:	d007      	beq.n	800f7da <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800f7ca:	e011      	b.n	800f7f0 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f7cc:	4b33      	ldr	r3, [pc, #204]	@ (800f89c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800f7ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f7d0:	4a32      	ldr	r2, [pc, #200]	@ (800f89c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800f7d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f7d6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800f7d8:	e00f      	b.n	800f7fa <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800f7da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f7de:	3328      	adds	r3, #40	@ 0x28
 800f7e0:	2101      	movs	r1, #1
 800f7e2:	4618      	mov	r0, r3
 800f7e4:	f000 fd98 	bl	8010318 <RCCEx_PLL3_Config>
 800f7e8:	4603      	mov	r3, r0
 800f7ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800f7ee:	e004      	b.n	800f7fa <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f7f0:	2301      	movs	r3, #1
 800f7f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f7f6:	e000      	b.n	800f7fa <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800f7f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f7fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f7fe:	2b00      	cmp	r3, #0
 800f800:	d10b      	bne.n	800f81a <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800f802:	4b26      	ldr	r3, [pc, #152]	@ (800f89c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800f804:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f806:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800f80a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f80e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f812:	4a22      	ldr	r2, [pc, #136]	@ (800f89c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800f814:	430b      	orrs	r3, r1
 800f816:	6553      	str	r3, [r2, #84]	@ 0x54
 800f818:	e003      	b.n	800f822 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f81a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f81e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800f822:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f826:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f82a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800f82e:	673b      	str	r3, [r7, #112]	@ 0x70
 800f830:	2300      	movs	r3, #0
 800f832:	677b      	str	r3, [r7, #116]	@ 0x74
 800f834:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800f838:	460b      	mov	r3, r1
 800f83a:	4313      	orrs	r3, r2
 800f83c:	d034      	beq.n	800f8a8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800f83e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f842:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f844:	2b00      	cmp	r3, #0
 800f846:	d003      	beq.n	800f850 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800f848:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f84c:	d007      	beq.n	800f85e <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800f84e:	e011      	b.n	800f874 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f850:	4b12      	ldr	r3, [pc, #72]	@ (800f89c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800f852:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f854:	4a11      	ldr	r2, [pc, #68]	@ (800f89c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800f856:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f85a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800f85c:	e00e      	b.n	800f87c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800f85e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f862:	3308      	adds	r3, #8
 800f864:	2102      	movs	r1, #2
 800f866:	4618      	mov	r0, r3
 800f868:	f000 fca4 	bl	80101b4 <RCCEx_PLL2_Config>
 800f86c:	4603      	mov	r3, r0
 800f86e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800f872:	e003      	b.n	800f87c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800f874:	2301      	movs	r3, #1
 800f876:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f87a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f87c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f880:	2b00      	cmp	r3, #0
 800f882:	d10d      	bne.n	800f8a0 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800f884:	4b05      	ldr	r3, [pc, #20]	@ (800f89c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800f886:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f888:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800f88c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f890:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f892:	4a02      	ldr	r2, [pc, #8]	@ (800f89c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800f894:	430b      	orrs	r3, r1
 800f896:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800f898:	e006      	b.n	800f8a8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800f89a:	bf00      	nop
 800f89c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f8a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f8a4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800f8a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f8ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f8b0:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800f8b4:	66bb      	str	r3, [r7, #104]	@ 0x68
 800f8b6:	2300      	movs	r3, #0
 800f8b8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800f8ba:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800f8be:	460b      	mov	r3, r1
 800f8c0:	4313      	orrs	r3, r2
 800f8c2:	d00c      	beq.n	800f8de <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800f8c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f8c8:	3328      	adds	r3, #40	@ 0x28
 800f8ca:	2102      	movs	r1, #2
 800f8cc:	4618      	mov	r0, r3
 800f8ce:	f000 fd23 	bl	8010318 <RCCEx_PLL3_Config>
 800f8d2:	4603      	mov	r3, r0
 800f8d4:	2b00      	cmp	r3, #0
 800f8d6:	d002      	beq.n	800f8de <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800f8d8:	2301      	movs	r3, #1
 800f8da:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800f8de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f8e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f8e6:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800f8ea:	663b      	str	r3, [r7, #96]	@ 0x60
 800f8ec:	2300      	movs	r3, #0
 800f8ee:	667b      	str	r3, [r7, #100]	@ 0x64
 800f8f0:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800f8f4:	460b      	mov	r3, r1
 800f8f6:	4313      	orrs	r3, r2
 800f8f8:	d038      	beq.n	800f96c <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800f8fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f8fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f902:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800f906:	d018      	beq.n	800f93a <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800f908:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800f90c:	d811      	bhi.n	800f932 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800f90e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f912:	d014      	beq.n	800f93e <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800f914:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f918:	d80b      	bhi.n	800f932 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800f91a:	2b00      	cmp	r3, #0
 800f91c:	d011      	beq.n	800f942 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800f91e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f922:	d106      	bne.n	800f932 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f924:	4bc3      	ldr	r3, [pc, #780]	@ (800fc34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f926:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f928:	4ac2      	ldr	r2, [pc, #776]	@ (800fc34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f92a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f92e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800f930:	e008      	b.n	800f944 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f932:	2301      	movs	r3, #1
 800f934:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f938:	e004      	b.n	800f944 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800f93a:	bf00      	nop
 800f93c:	e002      	b.n	800f944 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800f93e:	bf00      	nop
 800f940:	e000      	b.n	800f944 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800f942:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f944:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f948:	2b00      	cmp	r3, #0
 800f94a:	d10b      	bne.n	800f964 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800f94c:	4bb9      	ldr	r3, [pc, #740]	@ (800fc34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f94e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f950:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800f954:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f958:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f95c:	4ab5      	ldr	r2, [pc, #724]	@ (800fc34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f95e:	430b      	orrs	r3, r1
 800f960:	6553      	str	r3, [r2, #84]	@ 0x54
 800f962:	e003      	b.n	800f96c <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f964:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f968:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800f96c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f970:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f974:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800f978:	65bb      	str	r3, [r7, #88]	@ 0x58
 800f97a:	2300      	movs	r3, #0
 800f97c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800f97e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800f982:	460b      	mov	r3, r1
 800f984:	4313      	orrs	r3, r2
 800f986:	d009      	beq.n	800f99c <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800f988:	4baa      	ldr	r3, [pc, #680]	@ (800fc34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f98a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f98c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800f990:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f994:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f996:	4aa7      	ldr	r2, [pc, #668]	@ (800fc34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f998:	430b      	orrs	r3, r1
 800f99a:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800f99c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f9a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9a4:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800f9a8:	653b      	str	r3, [r7, #80]	@ 0x50
 800f9aa:	2300      	movs	r3, #0
 800f9ac:	657b      	str	r3, [r7, #84]	@ 0x54
 800f9ae:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800f9b2:	460b      	mov	r3, r1
 800f9b4:	4313      	orrs	r3, r2
 800f9b6:	d00a      	beq.n	800f9ce <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800f9b8:	4b9e      	ldr	r3, [pc, #632]	@ (800fc34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f9ba:	691b      	ldr	r3, [r3, #16]
 800f9bc:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800f9c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f9c4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800f9c8:	4a9a      	ldr	r2, [pc, #616]	@ (800fc34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f9ca:	430b      	orrs	r3, r1
 800f9cc:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800f9ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f9d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9d6:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800f9da:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f9dc:	2300      	movs	r3, #0
 800f9de:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f9e0:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800f9e4:	460b      	mov	r3, r1
 800f9e6:	4313      	orrs	r3, r2
 800f9e8:	d009      	beq.n	800f9fe <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800f9ea:	4b92      	ldr	r3, [pc, #584]	@ (800fc34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f9ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f9ee:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800f9f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f9f6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f9f8:	4a8e      	ldr	r2, [pc, #568]	@ (800fc34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f9fa:	430b      	orrs	r3, r1
 800f9fc:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800f9fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fa02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa06:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800fa0a:	643b      	str	r3, [r7, #64]	@ 0x40
 800fa0c:	2300      	movs	r3, #0
 800fa0e:	647b      	str	r3, [r7, #68]	@ 0x44
 800fa10:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800fa14:	460b      	mov	r3, r1
 800fa16:	4313      	orrs	r3, r2
 800fa18:	d00e      	beq.n	800fa38 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800fa1a:	4b86      	ldr	r3, [pc, #536]	@ (800fc34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800fa1c:	691b      	ldr	r3, [r3, #16]
 800fa1e:	4a85      	ldr	r2, [pc, #532]	@ (800fc34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800fa20:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800fa24:	6113      	str	r3, [r2, #16]
 800fa26:	4b83      	ldr	r3, [pc, #524]	@ (800fc34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800fa28:	6919      	ldr	r1, [r3, #16]
 800fa2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fa2e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800fa32:	4a80      	ldr	r2, [pc, #512]	@ (800fc34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800fa34:	430b      	orrs	r3, r1
 800fa36:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800fa38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fa3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa40:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800fa44:	63bb      	str	r3, [r7, #56]	@ 0x38
 800fa46:	2300      	movs	r3, #0
 800fa48:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800fa4a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800fa4e:	460b      	mov	r3, r1
 800fa50:	4313      	orrs	r3, r2
 800fa52:	d009      	beq.n	800fa68 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800fa54:	4b77      	ldr	r3, [pc, #476]	@ (800fc34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800fa56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fa58:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800fa5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fa60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fa62:	4a74      	ldr	r2, [pc, #464]	@ (800fc34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800fa64:	430b      	orrs	r3, r1
 800fa66:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800fa68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fa6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa70:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800fa74:	633b      	str	r3, [r7, #48]	@ 0x30
 800fa76:	2300      	movs	r3, #0
 800fa78:	637b      	str	r3, [r7, #52]	@ 0x34
 800fa7a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800fa7e:	460b      	mov	r3, r1
 800fa80:	4313      	orrs	r3, r2
 800fa82:	d00a      	beq.n	800fa9a <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800fa84:	4b6b      	ldr	r3, [pc, #428]	@ (800fc34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800fa86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fa88:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800fa8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fa90:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800fa94:	4a67      	ldr	r2, [pc, #412]	@ (800fc34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800fa96:	430b      	orrs	r3, r1
 800fa98:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800fa9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fa9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800faa2:	2100      	movs	r1, #0
 800faa4:	62b9      	str	r1, [r7, #40]	@ 0x28
 800faa6:	f003 0301 	and.w	r3, r3, #1
 800faaa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800faac:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800fab0:	460b      	mov	r3, r1
 800fab2:	4313      	orrs	r3, r2
 800fab4:	d011      	beq.n	800fada <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800fab6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800faba:	3308      	adds	r3, #8
 800fabc:	2100      	movs	r1, #0
 800fabe:	4618      	mov	r0, r3
 800fac0:	f000 fb78 	bl	80101b4 <RCCEx_PLL2_Config>
 800fac4:	4603      	mov	r3, r0
 800fac6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800faca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800face:	2b00      	cmp	r3, #0
 800fad0:	d003      	beq.n	800fada <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fad2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fad6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800fada:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fade:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fae2:	2100      	movs	r1, #0
 800fae4:	6239      	str	r1, [r7, #32]
 800fae6:	f003 0302 	and.w	r3, r3, #2
 800faea:	627b      	str	r3, [r7, #36]	@ 0x24
 800faec:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800faf0:	460b      	mov	r3, r1
 800faf2:	4313      	orrs	r3, r2
 800faf4:	d011      	beq.n	800fb1a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800faf6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fafa:	3308      	adds	r3, #8
 800fafc:	2101      	movs	r1, #1
 800fafe:	4618      	mov	r0, r3
 800fb00:	f000 fb58 	bl	80101b4 <RCCEx_PLL2_Config>
 800fb04:	4603      	mov	r3, r0
 800fb06:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800fb0a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fb0e:	2b00      	cmp	r3, #0
 800fb10:	d003      	beq.n	800fb1a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fb12:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fb16:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800fb1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fb1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb22:	2100      	movs	r1, #0
 800fb24:	61b9      	str	r1, [r7, #24]
 800fb26:	f003 0304 	and.w	r3, r3, #4
 800fb2a:	61fb      	str	r3, [r7, #28]
 800fb2c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800fb30:	460b      	mov	r3, r1
 800fb32:	4313      	orrs	r3, r2
 800fb34:	d011      	beq.n	800fb5a <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800fb36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fb3a:	3308      	adds	r3, #8
 800fb3c:	2102      	movs	r1, #2
 800fb3e:	4618      	mov	r0, r3
 800fb40:	f000 fb38 	bl	80101b4 <RCCEx_PLL2_Config>
 800fb44:	4603      	mov	r3, r0
 800fb46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800fb4a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fb4e:	2b00      	cmp	r3, #0
 800fb50:	d003      	beq.n	800fb5a <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fb52:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fb56:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800fb5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fb5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb62:	2100      	movs	r1, #0
 800fb64:	6139      	str	r1, [r7, #16]
 800fb66:	f003 0308 	and.w	r3, r3, #8
 800fb6a:	617b      	str	r3, [r7, #20]
 800fb6c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800fb70:	460b      	mov	r3, r1
 800fb72:	4313      	orrs	r3, r2
 800fb74:	d011      	beq.n	800fb9a <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800fb76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fb7a:	3328      	adds	r3, #40	@ 0x28
 800fb7c:	2100      	movs	r1, #0
 800fb7e:	4618      	mov	r0, r3
 800fb80:	f000 fbca 	bl	8010318 <RCCEx_PLL3_Config>
 800fb84:	4603      	mov	r3, r0
 800fb86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800fb8a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fb8e:	2b00      	cmp	r3, #0
 800fb90:	d003      	beq.n	800fb9a <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fb92:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fb96:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800fb9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fb9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fba2:	2100      	movs	r1, #0
 800fba4:	60b9      	str	r1, [r7, #8]
 800fba6:	f003 0310 	and.w	r3, r3, #16
 800fbaa:	60fb      	str	r3, [r7, #12]
 800fbac:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800fbb0:	460b      	mov	r3, r1
 800fbb2:	4313      	orrs	r3, r2
 800fbb4:	d011      	beq.n	800fbda <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800fbb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fbba:	3328      	adds	r3, #40	@ 0x28
 800fbbc:	2101      	movs	r1, #1
 800fbbe:	4618      	mov	r0, r3
 800fbc0:	f000 fbaa 	bl	8010318 <RCCEx_PLL3_Config>
 800fbc4:	4603      	mov	r3, r0
 800fbc6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800fbca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fbce:	2b00      	cmp	r3, #0
 800fbd0:	d003      	beq.n	800fbda <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fbd2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fbd6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800fbda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fbde:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbe2:	2100      	movs	r1, #0
 800fbe4:	6039      	str	r1, [r7, #0]
 800fbe6:	f003 0320 	and.w	r3, r3, #32
 800fbea:	607b      	str	r3, [r7, #4]
 800fbec:	e9d7 1200 	ldrd	r1, r2, [r7]
 800fbf0:	460b      	mov	r3, r1
 800fbf2:	4313      	orrs	r3, r2
 800fbf4:	d011      	beq.n	800fc1a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800fbf6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fbfa:	3328      	adds	r3, #40	@ 0x28
 800fbfc:	2102      	movs	r1, #2
 800fbfe:	4618      	mov	r0, r3
 800fc00:	f000 fb8a 	bl	8010318 <RCCEx_PLL3_Config>
 800fc04:	4603      	mov	r3, r0
 800fc06:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800fc0a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fc0e:	2b00      	cmp	r3, #0
 800fc10:	d003      	beq.n	800fc1a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fc12:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fc16:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800fc1a:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800fc1e:	2b00      	cmp	r3, #0
 800fc20:	d101      	bne.n	800fc26 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800fc22:	2300      	movs	r3, #0
 800fc24:	e000      	b.n	800fc28 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800fc26:	2301      	movs	r3, #1
}
 800fc28:	4618      	mov	r0, r3
 800fc2a:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800fc2e:	46bd      	mov	sp, r7
 800fc30:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800fc34:	58024400 	.word	0x58024400

0800fc38 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800fc38:	b580      	push	{r7, lr}
 800fc3a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800fc3c:	f7fe fd96 	bl	800e76c <HAL_RCC_GetHCLKFreq>
 800fc40:	4602      	mov	r2, r0
 800fc42:	4b06      	ldr	r3, [pc, #24]	@ (800fc5c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800fc44:	6a1b      	ldr	r3, [r3, #32]
 800fc46:	091b      	lsrs	r3, r3, #4
 800fc48:	f003 0307 	and.w	r3, r3, #7
 800fc4c:	4904      	ldr	r1, [pc, #16]	@ (800fc60 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800fc4e:	5ccb      	ldrb	r3, [r1, r3]
 800fc50:	f003 031f 	and.w	r3, r3, #31
 800fc54:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800fc58:	4618      	mov	r0, r3
 800fc5a:	bd80      	pop	{r7, pc}
 800fc5c:	58024400 	.word	0x58024400
 800fc60:	0801991c 	.word	0x0801991c

0800fc64 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800fc64:	b480      	push	{r7}
 800fc66:	b089      	sub	sp, #36	@ 0x24
 800fc68:	af00      	add	r7, sp, #0
 800fc6a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800fc6c:	4ba1      	ldr	r3, [pc, #644]	@ (800fef4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fc6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fc70:	f003 0303 	and.w	r3, r3, #3
 800fc74:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800fc76:	4b9f      	ldr	r3, [pc, #636]	@ (800fef4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fc78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fc7a:	0b1b      	lsrs	r3, r3, #12
 800fc7c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800fc80:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800fc82:	4b9c      	ldr	r3, [pc, #624]	@ (800fef4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fc84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fc86:	091b      	lsrs	r3, r3, #4
 800fc88:	f003 0301 	and.w	r3, r3, #1
 800fc8c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800fc8e:	4b99      	ldr	r3, [pc, #612]	@ (800fef4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fc90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fc92:	08db      	lsrs	r3, r3, #3
 800fc94:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800fc98:	693a      	ldr	r2, [r7, #16]
 800fc9a:	fb02 f303 	mul.w	r3, r2, r3
 800fc9e:	ee07 3a90 	vmov	s15, r3
 800fca2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fca6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800fcaa:	697b      	ldr	r3, [r7, #20]
 800fcac:	2b00      	cmp	r3, #0
 800fcae:	f000 8111 	beq.w	800fed4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800fcb2:	69bb      	ldr	r3, [r7, #24]
 800fcb4:	2b02      	cmp	r3, #2
 800fcb6:	f000 8083 	beq.w	800fdc0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800fcba:	69bb      	ldr	r3, [r7, #24]
 800fcbc:	2b02      	cmp	r3, #2
 800fcbe:	f200 80a1 	bhi.w	800fe04 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800fcc2:	69bb      	ldr	r3, [r7, #24]
 800fcc4:	2b00      	cmp	r3, #0
 800fcc6:	d003      	beq.n	800fcd0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800fcc8:	69bb      	ldr	r3, [r7, #24]
 800fcca:	2b01      	cmp	r3, #1
 800fccc:	d056      	beq.n	800fd7c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800fcce:	e099      	b.n	800fe04 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800fcd0:	4b88      	ldr	r3, [pc, #544]	@ (800fef4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fcd2:	681b      	ldr	r3, [r3, #0]
 800fcd4:	f003 0320 	and.w	r3, r3, #32
 800fcd8:	2b00      	cmp	r3, #0
 800fcda:	d02d      	beq.n	800fd38 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800fcdc:	4b85      	ldr	r3, [pc, #532]	@ (800fef4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fcde:	681b      	ldr	r3, [r3, #0]
 800fce0:	08db      	lsrs	r3, r3, #3
 800fce2:	f003 0303 	and.w	r3, r3, #3
 800fce6:	4a84      	ldr	r2, [pc, #528]	@ (800fef8 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800fce8:	fa22 f303 	lsr.w	r3, r2, r3
 800fcec:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800fcee:	68bb      	ldr	r3, [r7, #8]
 800fcf0:	ee07 3a90 	vmov	s15, r3
 800fcf4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800fcf8:	697b      	ldr	r3, [r7, #20]
 800fcfa:	ee07 3a90 	vmov	s15, r3
 800fcfe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fd02:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800fd06:	4b7b      	ldr	r3, [pc, #492]	@ (800fef4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fd08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fd0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fd0e:	ee07 3a90 	vmov	s15, r3
 800fd12:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800fd16:	ed97 6a03 	vldr	s12, [r7, #12]
 800fd1a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800fefc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800fd1e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800fd22:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800fd26:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800fd2a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800fd2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800fd32:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800fd36:	e087      	b.n	800fe48 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800fd38:	697b      	ldr	r3, [r7, #20]
 800fd3a:	ee07 3a90 	vmov	s15, r3
 800fd3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fd42:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800ff00 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800fd46:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800fd4a:	4b6a      	ldr	r3, [pc, #424]	@ (800fef4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fd4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fd4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fd52:	ee07 3a90 	vmov	s15, r3
 800fd56:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800fd5a:	ed97 6a03 	vldr	s12, [r7, #12]
 800fd5e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800fefc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800fd62:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800fd66:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800fd6a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800fd6e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800fd72:	ee67 7a27 	vmul.f32	s15, s14, s15
 800fd76:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800fd7a:	e065      	b.n	800fe48 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800fd7c:	697b      	ldr	r3, [r7, #20]
 800fd7e:	ee07 3a90 	vmov	s15, r3
 800fd82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fd86:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800ff04 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800fd8a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800fd8e:	4b59      	ldr	r3, [pc, #356]	@ (800fef4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fd90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fd92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fd96:	ee07 3a90 	vmov	s15, r3
 800fd9a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800fd9e:	ed97 6a03 	vldr	s12, [r7, #12]
 800fda2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800fefc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800fda6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800fdaa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800fdae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800fdb2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800fdb6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800fdba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800fdbe:	e043      	b.n	800fe48 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800fdc0:	697b      	ldr	r3, [r7, #20]
 800fdc2:	ee07 3a90 	vmov	s15, r3
 800fdc6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fdca:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800ff08 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800fdce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800fdd2:	4b48      	ldr	r3, [pc, #288]	@ (800fef4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fdd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fdd6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fdda:	ee07 3a90 	vmov	s15, r3
 800fdde:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800fde2:	ed97 6a03 	vldr	s12, [r7, #12]
 800fde6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800fefc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800fdea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800fdee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800fdf2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800fdf6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800fdfa:	ee67 7a27 	vmul.f32	s15, s14, s15
 800fdfe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800fe02:	e021      	b.n	800fe48 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800fe04:	697b      	ldr	r3, [r7, #20]
 800fe06:	ee07 3a90 	vmov	s15, r3
 800fe0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fe0e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800ff04 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800fe12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800fe16:	4b37      	ldr	r3, [pc, #220]	@ (800fef4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fe18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fe1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fe1e:	ee07 3a90 	vmov	s15, r3
 800fe22:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800fe26:	ed97 6a03 	vldr	s12, [r7, #12]
 800fe2a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800fefc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800fe2e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800fe32:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800fe36:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800fe3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800fe3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800fe42:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800fe46:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800fe48:	4b2a      	ldr	r3, [pc, #168]	@ (800fef4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fe4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fe4c:	0a5b      	lsrs	r3, r3, #9
 800fe4e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800fe52:	ee07 3a90 	vmov	s15, r3
 800fe56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fe5a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800fe5e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800fe62:	edd7 6a07 	vldr	s13, [r7, #28]
 800fe66:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800fe6a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800fe6e:	ee17 2a90 	vmov	r2, s15
 800fe72:	687b      	ldr	r3, [r7, #4]
 800fe74:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800fe76:	4b1f      	ldr	r3, [pc, #124]	@ (800fef4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fe78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fe7a:	0c1b      	lsrs	r3, r3, #16
 800fe7c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800fe80:	ee07 3a90 	vmov	s15, r3
 800fe84:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fe88:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800fe8c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800fe90:	edd7 6a07 	vldr	s13, [r7, #28]
 800fe94:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800fe98:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800fe9c:	ee17 2a90 	vmov	r2, s15
 800fea0:	687b      	ldr	r3, [r7, #4]
 800fea2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800fea4:	4b13      	ldr	r3, [pc, #76]	@ (800fef4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fea6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fea8:	0e1b      	lsrs	r3, r3, #24
 800feaa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800feae:	ee07 3a90 	vmov	s15, r3
 800feb2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800feb6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800feba:	ee37 7a87 	vadd.f32	s14, s15, s14
 800febe:	edd7 6a07 	vldr	s13, [r7, #28]
 800fec2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800fec6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800feca:	ee17 2a90 	vmov	r2, s15
 800fece:	687b      	ldr	r3, [r7, #4]
 800fed0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800fed2:	e008      	b.n	800fee6 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800fed4:	687b      	ldr	r3, [r7, #4]
 800fed6:	2200      	movs	r2, #0
 800fed8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800feda:	687b      	ldr	r3, [r7, #4]
 800fedc:	2200      	movs	r2, #0
 800fede:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800fee0:	687b      	ldr	r3, [r7, #4]
 800fee2:	2200      	movs	r2, #0
 800fee4:	609a      	str	r2, [r3, #8]
}
 800fee6:	bf00      	nop
 800fee8:	3724      	adds	r7, #36	@ 0x24
 800feea:	46bd      	mov	sp, r7
 800feec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fef0:	4770      	bx	lr
 800fef2:	bf00      	nop
 800fef4:	58024400 	.word	0x58024400
 800fef8:	03d09000 	.word	0x03d09000
 800fefc:	46000000 	.word	0x46000000
 800ff00:	4c742400 	.word	0x4c742400
 800ff04:	4a742400 	.word	0x4a742400
 800ff08:	4bbebc20 	.word	0x4bbebc20

0800ff0c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800ff0c:	b480      	push	{r7}
 800ff0e:	b089      	sub	sp, #36	@ 0x24
 800ff10:	af00      	add	r7, sp, #0
 800ff12:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800ff14:	4ba1      	ldr	r3, [pc, #644]	@ (801019c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ff16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ff18:	f003 0303 	and.w	r3, r3, #3
 800ff1c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800ff1e:	4b9f      	ldr	r3, [pc, #636]	@ (801019c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ff20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ff22:	0d1b      	lsrs	r3, r3, #20
 800ff24:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ff28:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800ff2a:	4b9c      	ldr	r3, [pc, #624]	@ (801019c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ff2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ff2e:	0a1b      	lsrs	r3, r3, #8
 800ff30:	f003 0301 	and.w	r3, r3, #1
 800ff34:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800ff36:	4b99      	ldr	r3, [pc, #612]	@ (801019c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ff38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ff3a:	08db      	lsrs	r3, r3, #3
 800ff3c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800ff40:	693a      	ldr	r2, [r7, #16]
 800ff42:	fb02 f303 	mul.w	r3, r2, r3
 800ff46:	ee07 3a90 	vmov	s15, r3
 800ff4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ff4e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800ff52:	697b      	ldr	r3, [r7, #20]
 800ff54:	2b00      	cmp	r3, #0
 800ff56:	f000 8111 	beq.w	801017c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800ff5a:	69bb      	ldr	r3, [r7, #24]
 800ff5c:	2b02      	cmp	r3, #2
 800ff5e:	f000 8083 	beq.w	8010068 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800ff62:	69bb      	ldr	r3, [r7, #24]
 800ff64:	2b02      	cmp	r3, #2
 800ff66:	f200 80a1 	bhi.w	80100ac <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800ff6a:	69bb      	ldr	r3, [r7, #24]
 800ff6c:	2b00      	cmp	r3, #0
 800ff6e:	d003      	beq.n	800ff78 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800ff70:	69bb      	ldr	r3, [r7, #24]
 800ff72:	2b01      	cmp	r3, #1
 800ff74:	d056      	beq.n	8010024 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800ff76:	e099      	b.n	80100ac <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ff78:	4b88      	ldr	r3, [pc, #544]	@ (801019c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ff7a:	681b      	ldr	r3, [r3, #0]
 800ff7c:	f003 0320 	and.w	r3, r3, #32
 800ff80:	2b00      	cmp	r3, #0
 800ff82:	d02d      	beq.n	800ffe0 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ff84:	4b85      	ldr	r3, [pc, #532]	@ (801019c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ff86:	681b      	ldr	r3, [r3, #0]
 800ff88:	08db      	lsrs	r3, r3, #3
 800ff8a:	f003 0303 	and.w	r3, r3, #3
 800ff8e:	4a84      	ldr	r2, [pc, #528]	@ (80101a0 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800ff90:	fa22 f303 	lsr.w	r3, r2, r3
 800ff94:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800ff96:	68bb      	ldr	r3, [r7, #8]
 800ff98:	ee07 3a90 	vmov	s15, r3
 800ff9c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ffa0:	697b      	ldr	r3, [r7, #20]
 800ffa2:	ee07 3a90 	vmov	s15, r3
 800ffa6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ffaa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ffae:	4b7b      	ldr	r3, [pc, #492]	@ (801019c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ffb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ffb2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ffb6:	ee07 3a90 	vmov	s15, r3
 800ffba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ffbe:	ed97 6a03 	vldr	s12, [r7, #12]
 800ffc2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80101a4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800ffc6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ffca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ffce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ffd2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ffd6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ffda:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800ffde:	e087      	b.n	80100f0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800ffe0:	697b      	ldr	r3, [r7, #20]
 800ffe2:	ee07 3a90 	vmov	s15, r3
 800ffe6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ffea:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80101a8 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800ffee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800fff2:	4b6a      	ldr	r3, [pc, #424]	@ (801019c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800fff4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fff6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fffa:	ee07 3a90 	vmov	s15, r3
 800fffe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8010002:	ed97 6a03 	vldr	s12, [r7, #12]
 8010006:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80101a4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 801000a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801000e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8010012:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8010016:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801001a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801001e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8010022:	e065      	b.n	80100f0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8010024:	697b      	ldr	r3, [r7, #20]
 8010026:	ee07 3a90 	vmov	s15, r3
 801002a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801002e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80101ac <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8010032:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8010036:	4b59      	ldr	r3, [pc, #356]	@ (801019c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8010038:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801003a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801003e:	ee07 3a90 	vmov	s15, r3
 8010042:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8010046:	ed97 6a03 	vldr	s12, [r7, #12]
 801004a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80101a4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 801004e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8010052:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8010056:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801005a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801005e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010062:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8010066:	e043      	b.n	80100f0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8010068:	697b      	ldr	r3, [r7, #20]
 801006a:	ee07 3a90 	vmov	s15, r3
 801006e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010072:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80101b0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8010076:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801007a:	4b48      	ldr	r3, [pc, #288]	@ (801019c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801007c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801007e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010082:	ee07 3a90 	vmov	s15, r3
 8010086:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801008a:	ed97 6a03 	vldr	s12, [r7, #12]
 801008e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80101a4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8010092:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8010096:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801009a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801009e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80100a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80100a6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80100aa:	e021      	b.n	80100f0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80100ac:	697b      	ldr	r3, [r7, #20]
 80100ae:	ee07 3a90 	vmov	s15, r3
 80100b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80100b6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80101ac <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80100ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80100be:	4b37      	ldr	r3, [pc, #220]	@ (801019c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80100c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80100c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80100c6:	ee07 3a90 	vmov	s15, r3
 80100ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80100ce:	ed97 6a03 	vldr	s12, [r7, #12]
 80100d2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80101a4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80100d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80100da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80100de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80100e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80100e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80100ea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80100ee:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80100f0:	4b2a      	ldr	r3, [pc, #168]	@ (801019c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80100f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80100f4:	0a5b      	lsrs	r3, r3, #9
 80100f6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80100fa:	ee07 3a90 	vmov	s15, r3
 80100fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010102:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8010106:	ee37 7a87 	vadd.f32	s14, s15, s14
 801010a:	edd7 6a07 	vldr	s13, [r7, #28]
 801010e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8010112:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8010116:	ee17 2a90 	vmov	r2, s15
 801011a:	687b      	ldr	r3, [r7, #4]
 801011c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 801011e:	4b1f      	ldr	r3, [pc, #124]	@ (801019c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8010120:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010122:	0c1b      	lsrs	r3, r3, #16
 8010124:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010128:	ee07 3a90 	vmov	s15, r3
 801012c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010130:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8010134:	ee37 7a87 	vadd.f32	s14, s15, s14
 8010138:	edd7 6a07 	vldr	s13, [r7, #28]
 801013c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8010140:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8010144:	ee17 2a90 	vmov	r2, s15
 8010148:	687b      	ldr	r3, [r7, #4]
 801014a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 801014c:	4b13      	ldr	r3, [pc, #76]	@ (801019c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801014e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010150:	0e1b      	lsrs	r3, r3, #24
 8010152:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010156:	ee07 3a90 	vmov	s15, r3
 801015a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801015e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8010162:	ee37 7a87 	vadd.f32	s14, s15, s14
 8010166:	edd7 6a07 	vldr	s13, [r7, #28]
 801016a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801016e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8010172:	ee17 2a90 	vmov	r2, s15
 8010176:	687b      	ldr	r3, [r7, #4]
 8010178:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 801017a:	e008      	b.n	801018e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 801017c:	687b      	ldr	r3, [r7, #4]
 801017e:	2200      	movs	r2, #0
 8010180:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8010182:	687b      	ldr	r3, [r7, #4]
 8010184:	2200      	movs	r2, #0
 8010186:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8010188:	687b      	ldr	r3, [r7, #4]
 801018a:	2200      	movs	r2, #0
 801018c:	609a      	str	r2, [r3, #8]
}
 801018e:	bf00      	nop
 8010190:	3724      	adds	r7, #36	@ 0x24
 8010192:	46bd      	mov	sp, r7
 8010194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010198:	4770      	bx	lr
 801019a:	bf00      	nop
 801019c:	58024400 	.word	0x58024400
 80101a0:	03d09000 	.word	0x03d09000
 80101a4:	46000000 	.word	0x46000000
 80101a8:	4c742400 	.word	0x4c742400
 80101ac:	4a742400 	.word	0x4a742400
 80101b0:	4bbebc20 	.word	0x4bbebc20

080101b4 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80101b4:	b580      	push	{r7, lr}
 80101b6:	b084      	sub	sp, #16
 80101b8:	af00      	add	r7, sp, #0
 80101ba:	6078      	str	r0, [r7, #4]
 80101bc:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80101be:	2300      	movs	r3, #0
 80101c0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80101c2:	4b53      	ldr	r3, [pc, #332]	@ (8010310 <RCCEx_PLL2_Config+0x15c>)
 80101c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80101c6:	f003 0303 	and.w	r3, r3, #3
 80101ca:	2b03      	cmp	r3, #3
 80101cc:	d101      	bne.n	80101d2 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80101ce:	2301      	movs	r3, #1
 80101d0:	e099      	b.n	8010306 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80101d2:	4b4f      	ldr	r3, [pc, #316]	@ (8010310 <RCCEx_PLL2_Config+0x15c>)
 80101d4:	681b      	ldr	r3, [r3, #0]
 80101d6:	4a4e      	ldr	r2, [pc, #312]	@ (8010310 <RCCEx_PLL2_Config+0x15c>)
 80101d8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80101dc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80101de:	f7f6 fae3 	bl	80067a8 <HAL_GetTick>
 80101e2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80101e4:	e008      	b.n	80101f8 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80101e6:	f7f6 fadf 	bl	80067a8 <HAL_GetTick>
 80101ea:	4602      	mov	r2, r0
 80101ec:	68bb      	ldr	r3, [r7, #8]
 80101ee:	1ad3      	subs	r3, r2, r3
 80101f0:	2b02      	cmp	r3, #2
 80101f2:	d901      	bls.n	80101f8 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80101f4:	2303      	movs	r3, #3
 80101f6:	e086      	b.n	8010306 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80101f8:	4b45      	ldr	r3, [pc, #276]	@ (8010310 <RCCEx_PLL2_Config+0x15c>)
 80101fa:	681b      	ldr	r3, [r3, #0]
 80101fc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010200:	2b00      	cmp	r3, #0
 8010202:	d1f0      	bne.n	80101e6 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8010204:	4b42      	ldr	r3, [pc, #264]	@ (8010310 <RCCEx_PLL2_Config+0x15c>)
 8010206:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010208:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 801020c:	687b      	ldr	r3, [r7, #4]
 801020e:	681b      	ldr	r3, [r3, #0]
 8010210:	031b      	lsls	r3, r3, #12
 8010212:	493f      	ldr	r1, [pc, #252]	@ (8010310 <RCCEx_PLL2_Config+0x15c>)
 8010214:	4313      	orrs	r3, r2
 8010216:	628b      	str	r3, [r1, #40]	@ 0x28
 8010218:	687b      	ldr	r3, [r7, #4]
 801021a:	685b      	ldr	r3, [r3, #4]
 801021c:	3b01      	subs	r3, #1
 801021e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8010222:	687b      	ldr	r3, [r7, #4]
 8010224:	689b      	ldr	r3, [r3, #8]
 8010226:	3b01      	subs	r3, #1
 8010228:	025b      	lsls	r3, r3, #9
 801022a:	b29b      	uxth	r3, r3
 801022c:	431a      	orrs	r2, r3
 801022e:	687b      	ldr	r3, [r7, #4]
 8010230:	68db      	ldr	r3, [r3, #12]
 8010232:	3b01      	subs	r3, #1
 8010234:	041b      	lsls	r3, r3, #16
 8010236:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 801023a:	431a      	orrs	r2, r3
 801023c:	687b      	ldr	r3, [r7, #4]
 801023e:	691b      	ldr	r3, [r3, #16]
 8010240:	3b01      	subs	r3, #1
 8010242:	061b      	lsls	r3, r3, #24
 8010244:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8010248:	4931      	ldr	r1, [pc, #196]	@ (8010310 <RCCEx_PLL2_Config+0x15c>)
 801024a:	4313      	orrs	r3, r2
 801024c:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 801024e:	4b30      	ldr	r3, [pc, #192]	@ (8010310 <RCCEx_PLL2_Config+0x15c>)
 8010250:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010252:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8010256:	687b      	ldr	r3, [r7, #4]
 8010258:	695b      	ldr	r3, [r3, #20]
 801025a:	492d      	ldr	r1, [pc, #180]	@ (8010310 <RCCEx_PLL2_Config+0x15c>)
 801025c:	4313      	orrs	r3, r2
 801025e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8010260:	4b2b      	ldr	r3, [pc, #172]	@ (8010310 <RCCEx_PLL2_Config+0x15c>)
 8010262:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010264:	f023 0220 	bic.w	r2, r3, #32
 8010268:	687b      	ldr	r3, [r7, #4]
 801026a:	699b      	ldr	r3, [r3, #24]
 801026c:	4928      	ldr	r1, [pc, #160]	@ (8010310 <RCCEx_PLL2_Config+0x15c>)
 801026e:	4313      	orrs	r3, r2
 8010270:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8010272:	4b27      	ldr	r3, [pc, #156]	@ (8010310 <RCCEx_PLL2_Config+0x15c>)
 8010274:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010276:	4a26      	ldr	r2, [pc, #152]	@ (8010310 <RCCEx_PLL2_Config+0x15c>)
 8010278:	f023 0310 	bic.w	r3, r3, #16
 801027c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 801027e:	4b24      	ldr	r3, [pc, #144]	@ (8010310 <RCCEx_PLL2_Config+0x15c>)
 8010280:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8010282:	4b24      	ldr	r3, [pc, #144]	@ (8010314 <RCCEx_PLL2_Config+0x160>)
 8010284:	4013      	ands	r3, r2
 8010286:	687a      	ldr	r2, [r7, #4]
 8010288:	69d2      	ldr	r2, [r2, #28]
 801028a:	00d2      	lsls	r2, r2, #3
 801028c:	4920      	ldr	r1, [pc, #128]	@ (8010310 <RCCEx_PLL2_Config+0x15c>)
 801028e:	4313      	orrs	r3, r2
 8010290:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8010292:	4b1f      	ldr	r3, [pc, #124]	@ (8010310 <RCCEx_PLL2_Config+0x15c>)
 8010294:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010296:	4a1e      	ldr	r2, [pc, #120]	@ (8010310 <RCCEx_PLL2_Config+0x15c>)
 8010298:	f043 0310 	orr.w	r3, r3, #16
 801029c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 801029e:	683b      	ldr	r3, [r7, #0]
 80102a0:	2b00      	cmp	r3, #0
 80102a2:	d106      	bne.n	80102b2 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80102a4:	4b1a      	ldr	r3, [pc, #104]	@ (8010310 <RCCEx_PLL2_Config+0x15c>)
 80102a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80102a8:	4a19      	ldr	r2, [pc, #100]	@ (8010310 <RCCEx_PLL2_Config+0x15c>)
 80102aa:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80102ae:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80102b0:	e00f      	b.n	80102d2 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80102b2:	683b      	ldr	r3, [r7, #0]
 80102b4:	2b01      	cmp	r3, #1
 80102b6:	d106      	bne.n	80102c6 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80102b8:	4b15      	ldr	r3, [pc, #84]	@ (8010310 <RCCEx_PLL2_Config+0x15c>)
 80102ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80102bc:	4a14      	ldr	r2, [pc, #80]	@ (8010310 <RCCEx_PLL2_Config+0x15c>)
 80102be:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80102c2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80102c4:	e005      	b.n	80102d2 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80102c6:	4b12      	ldr	r3, [pc, #72]	@ (8010310 <RCCEx_PLL2_Config+0x15c>)
 80102c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80102ca:	4a11      	ldr	r2, [pc, #68]	@ (8010310 <RCCEx_PLL2_Config+0x15c>)
 80102cc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80102d0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80102d2:	4b0f      	ldr	r3, [pc, #60]	@ (8010310 <RCCEx_PLL2_Config+0x15c>)
 80102d4:	681b      	ldr	r3, [r3, #0]
 80102d6:	4a0e      	ldr	r2, [pc, #56]	@ (8010310 <RCCEx_PLL2_Config+0x15c>)
 80102d8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80102dc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80102de:	f7f6 fa63 	bl	80067a8 <HAL_GetTick>
 80102e2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80102e4:	e008      	b.n	80102f8 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80102e6:	f7f6 fa5f 	bl	80067a8 <HAL_GetTick>
 80102ea:	4602      	mov	r2, r0
 80102ec:	68bb      	ldr	r3, [r7, #8]
 80102ee:	1ad3      	subs	r3, r2, r3
 80102f0:	2b02      	cmp	r3, #2
 80102f2:	d901      	bls.n	80102f8 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80102f4:	2303      	movs	r3, #3
 80102f6:	e006      	b.n	8010306 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80102f8:	4b05      	ldr	r3, [pc, #20]	@ (8010310 <RCCEx_PLL2_Config+0x15c>)
 80102fa:	681b      	ldr	r3, [r3, #0]
 80102fc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010300:	2b00      	cmp	r3, #0
 8010302:	d0f0      	beq.n	80102e6 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8010304:	7bfb      	ldrb	r3, [r7, #15]
}
 8010306:	4618      	mov	r0, r3
 8010308:	3710      	adds	r7, #16
 801030a:	46bd      	mov	sp, r7
 801030c:	bd80      	pop	{r7, pc}
 801030e:	bf00      	nop
 8010310:	58024400 	.word	0x58024400
 8010314:	ffff0007 	.word	0xffff0007

08010318 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8010318:	b580      	push	{r7, lr}
 801031a:	b084      	sub	sp, #16
 801031c:	af00      	add	r7, sp, #0
 801031e:	6078      	str	r0, [r7, #4]
 8010320:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8010322:	2300      	movs	r3, #0
 8010324:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8010326:	4b53      	ldr	r3, [pc, #332]	@ (8010474 <RCCEx_PLL3_Config+0x15c>)
 8010328:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801032a:	f003 0303 	and.w	r3, r3, #3
 801032e:	2b03      	cmp	r3, #3
 8010330:	d101      	bne.n	8010336 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8010332:	2301      	movs	r3, #1
 8010334:	e099      	b.n	801046a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8010336:	4b4f      	ldr	r3, [pc, #316]	@ (8010474 <RCCEx_PLL3_Config+0x15c>)
 8010338:	681b      	ldr	r3, [r3, #0]
 801033a:	4a4e      	ldr	r2, [pc, #312]	@ (8010474 <RCCEx_PLL3_Config+0x15c>)
 801033c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8010340:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8010342:	f7f6 fa31 	bl	80067a8 <HAL_GetTick>
 8010346:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8010348:	e008      	b.n	801035c <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 801034a:	f7f6 fa2d 	bl	80067a8 <HAL_GetTick>
 801034e:	4602      	mov	r2, r0
 8010350:	68bb      	ldr	r3, [r7, #8]
 8010352:	1ad3      	subs	r3, r2, r3
 8010354:	2b02      	cmp	r3, #2
 8010356:	d901      	bls.n	801035c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8010358:	2303      	movs	r3, #3
 801035a:	e086      	b.n	801046a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 801035c:	4b45      	ldr	r3, [pc, #276]	@ (8010474 <RCCEx_PLL3_Config+0x15c>)
 801035e:	681b      	ldr	r3, [r3, #0]
 8010360:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8010364:	2b00      	cmp	r3, #0
 8010366:	d1f0      	bne.n	801034a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8010368:	4b42      	ldr	r3, [pc, #264]	@ (8010474 <RCCEx_PLL3_Config+0x15c>)
 801036a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801036c:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8010370:	687b      	ldr	r3, [r7, #4]
 8010372:	681b      	ldr	r3, [r3, #0]
 8010374:	051b      	lsls	r3, r3, #20
 8010376:	493f      	ldr	r1, [pc, #252]	@ (8010474 <RCCEx_PLL3_Config+0x15c>)
 8010378:	4313      	orrs	r3, r2
 801037a:	628b      	str	r3, [r1, #40]	@ 0x28
 801037c:	687b      	ldr	r3, [r7, #4]
 801037e:	685b      	ldr	r3, [r3, #4]
 8010380:	3b01      	subs	r3, #1
 8010382:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8010386:	687b      	ldr	r3, [r7, #4]
 8010388:	689b      	ldr	r3, [r3, #8]
 801038a:	3b01      	subs	r3, #1
 801038c:	025b      	lsls	r3, r3, #9
 801038e:	b29b      	uxth	r3, r3
 8010390:	431a      	orrs	r2, r3
 8010392:	687b      	ldr	r3, [r7, #4]
 8010394:	68db      	ldr	r3, [r3, #12]
 8010396:	3b01      	subs	r3, #1
 8010398:	041b      	lsls	r3, r3, #16
 801039a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 801039e:	431a      	orrs	r2, r3
 80103a0:	687b      	ldr	r3, [r7, #4]
 80103a2:	691b      	ldr	r3, [r3, #16]
 80103a4:	3b01      	subs	r3, #1
 80103a6:	061b      	lsls	r3, r3, #24
 80103a8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80103ac:	4931      	ldr	r1, [pc, #196]	@ (8010474 <RCCEx_PLL3_Config+0x15c>)
 80103ae:	4313      	orrs	r3, r2
 80103b0:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80103b2:	4b30      	ldr	r3, [pc, #192]	@ (8010474 <RCCEx_PLL3_Config+0x15c>)
 80103b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80103b6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80103ba:	687b      	ldr	r3, [r7, #4]
 80103bc:	695b      	ldr	r3, [r3, #20]
 80103be:	492d      	ldr	r1, [pc, #180]	@ (8010474 <RCCEx_PLL3_Config+0x15c>)
 80103c0:	4313      	orrs	r3, r2
 80103c2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80103c4:	4b2b      	ldr	r3, [pc, #172]	@ (8010474 <RCCEx_PLL3_Config+0x15c>)
 80103c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80103c8:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80103cc:	687b      	ldr	r3, [r7, #4]
 80103ce:	699b      	ldr	r3, [r3, #24]
 80103d0:	4928      	ldr	r1, [pc, #160]	@ (8010474 <RCCEx_PLL3_Config+0x15c>)
 80103d2:	4313      	orrs	r3, r2
 80103d4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80103d6:	4b27      	ldr	r3, [pc, #156]	@ (8010474 <RCCEx_PLL3_Config+0x15c>)
 80103d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80103da:	4a26      	ldr	r2, [pc, #152]	@ (8010474 <RCCEx_PLL3_Config+0x15c>)
 80103dc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80103e0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80103e2:	4b24      	ldr	r3, [pc, #144]	@ (8010474 <RCCEx_PLL3_Config+0x15c>)
 80103e4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80103e6:	4b24      	ldr	r3, [pc, #144]	@ (8010478 <RCCEx_PLL3_Config+0x160>)
 80103e8:	4013      	ands	r3, r2
 80103ea:	687a      	ldr	r2, [r7, #4]
 80103ec:	69d2      	ldr	r2, [r2, #28]
 80103ee:	00d2      	lsls	r2, r2, #3
 80103f0:	4920      	ldr	r1, [pc, #128]	@ (8010474 <RCCEx_PLL3_Config+0x15c>)
 80103f2:	4313      	orrs	r3, r2
 80103f4:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80103f6:	4b1f      	ldr	r3, [pc, #124]	@ (8010474 <RCCEx_PLL3_Config+0x15c>)
 80103f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80103fa:	4a1e      	ldr	r2, [pc, #120]	@ (8010474 <RCCEx_PLL3_Config+0x15c>)
 80103fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8010400:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8010402:	683b      	ldr	r3, [r7, #0]
 8010404:	2b00      	cmp	r3, #0
 8010406:	d106      	bne.n	8010416 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8010408:	4b1a      	ldr	r3, [pc, #104]	@ (8010474 <RCCEx_PLL3_Config+0x15c>)
 801040a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801040c:	4a19      	ldr	r2, [pc, #100]	@ (8010474 <RCCEx_PLL3_Config+0x15c>)
 801040e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8010412:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8010414:	e00f      	b.n	8010436 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8010416:	683b      	ldr	r3, [r7, #0]
 8010418:	2b01      	cmp	r3, #1
 801041a:	d106      	bne.n	801042a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 801041c:	4b15      	ldr	r3, [pc, #84]	@ (8010474 <RCCEx_PLL3_Config+0x15c>)
 801041e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010420:	4a14      	ldr	r2, [pc, #80]	@ (8010474 <RCCEx_PLL3_Config+0x15c>)
 8010422:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8010426:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8010428:	e005      	b.n	8010436 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 801042a:	4b12      	ldr	r3, [pc, #72]	@ (8010474 <RCCEx_PLL3_Config+0x15c>)
 801042c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801042e:	4a11      	ldr	r2, [pc, #68]	@ (8010474 <RCCEx_PLL3_Config+0x15c>)
 8010430:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8010434:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8010436:	4b0f      	ldr	r3, [pc, #60]	@ (8010474 <RCCEx_PLL3_Config+0x15c>)
 8010438:	681b      	ldr	r3, [r3, #0]
 801043a:	4a0e      	ldr	r2, [pc, #56]	@ (8010474 <RCCEx_PLL3_Config+0x15c>)
 801043c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8010440:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8010442:	f7f6 f9b1 	bl	80067a8 <HAL_GetTick>
 8010446:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8010448:	e008      	b.n	801045c <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 801044a:	f7f6 f9ad 	bl	80067a8 <HAL_GetTick>
 801044e:	4602      	mov	r2, r0
 8010450:	68bb      	ldr	r3, [r7, #8]
 8010452:	1ad3      	subs	r3, r2, r3
 8010454:	2b02      	cmp	r3, #2
 8010456:	d901      	bls.n	801045c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8010458:	2303      	movs	r3, #3
 801045a:	e006      	b.n	801046a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 801045c:	4b05      	ldr	r3, [pc, #20]	@ (8010474 <RCCEx_PLL3_Config+0x15c>)
 801045e:	681b      	ldr	r3, [r3, #0]
 8010460:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8010464:	2b00      	cmp	r3, #0
 8010466:	d0f0      	beq.n	801044a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8010468:	7bfb      	ldrb	r3, [r7, #15]
}
 801046a:	4618      	mov	r0, r3
 801046c:	3710      	adds	r7, #16
 801046e:	46bd      	mov	sp, r7
 8010470:	bd80      	pop	{r7, pc}
 8010472:	bf00      	nop
 8010474:	58024400 	.word	0x58024400
 8010478:	ffff0007 	.word	0xffff0007

0801047c <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 801047c:	b580      	push	{r7, lr}
 801047e:	b084      	sub	sp, #16
 8010480:	af00      	add	r7, sp, #0
 8010482:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8010484:	687b      	ldr	r3, [r7, #4]
 8010486:	2b00      	cmp	r3, #0
 8010488:	d101      	bne.n	801048e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 801048a:	2301      	movs	r3, #1
 801048c:	e10f      	b.n	80106ae <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 801048e:	687b      	ldr	r3, [r7, #4]
 8010490:	2200      	movs	r2, #0
 8010492:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8010494:	687b      	ldr	r3, [r7, #4]
 8010496:	681b      	ldr	r3, [r3, #0]
 8010498:	4a87      	ldr	r2, [pc, #540]	@ (80106b8 <HAL_SPI_Init+0x23c>)
 801049a:	4293      	cmp	r3, r2
 801049c:	d00f      	beq.n	80104be <HAL_SPI_Init+0x42>
 801049e:	687b      	ldr	r3, [r7, #4]
 80104a0:	681b      	ldr	r3, [r3, #0]
 80104a2:	4a86      	ldr	r2, [pc, #536]	@ (80106bc <HAL_SPI_Init+0x240>)
 80104a4:	4293      	cmp	r3, r2
 80104a6:	d00a      	beq.n	80104be <HAL_SPI_Init+0x42>
 80104a8:	687b      	ldr	r3, [r7, #4]
 80104aa:	681b      	ldr	r3, [r3, #0]
 80104ac:	4a84      	ldr	r2, [pc, #528]	@ (80106c0 <HAL_SPI_Init+0x244>)
 80104ae:	4293      	cmp	r3, r2
 80104b0:	d005      	beq.n	80104be <HAL_SPI_Init+0x42>
 80104b2:	687b      	ldr	r3, [r7, #4]
 80104b4:	68db      	ldr	r3, [r3, #12]
 80104b6:	2b0f      	cmp	r3, #15
 80104b8:	d901      	bls.n	80104be <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 80104ba:	2301      	movs	r3, #1
 80104bc:	e0f7      	b.n	80106ae <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 80104be:	6878      	ldr	r0, [r7, #4]
 80104c0:	f000 ff76 	bl	80113b0 <SPI_GetPacketSize>
 80104c4:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80104c6:	687b      	ldr	r3, [r7, #4]
 80104c8:	681b      	ldr	r3, [r3, #0]
 80104ca:	4a7b      	ldr	r2, [pc, #492]	@ (80106b8 <HAL_SPI_Init+0x23c>)
 80104cc:	4293      	cmp	r3, r2
 80104ce:	d00c      	beq.n	80104ea <HAL_SPI_Init+0x6e>
 80104d0:	687b      	ldr	r3, [r7, #4]
 80104d2:	681b      	ldr	r3, [r3, #0]
 80104d4:	4a79      	ldr	r2, [pc, #484]	@ (80106bc <HAL_SPI_Init+0x240>)
 80104d6:	4293      	cmp	r3, r2
 80104d8:	d007      	beq.n	80104ea <HAL_SPI_Init+0x6e>
 80104da:	687b      	ldr	r3, [r7, #4]
 80104dc:	681b      	ldr	r3, [r3, #0]
 80104de:	4a78      	ldr	r2, [pc, #480]	@ (80106c0 <HAL_SPI_Init+0x244>)
 80104e0:	4293      	cmp	r3, r2
 80104e2:	d002      	beq.n	80104ea <HAL_SPI_Init+0x6e>
 80104e4:	68fb      	ldr	r3, [r7, #12]
 80104e6:	2b08      	cmp	r3, #8
 80104e8:	d811      	bhi.n	801050e <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80104ea:	687b      	ldr	r3, [r7, #4]
 80104ec:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80104ee:	4a72      	ldr	r2, [pc, #456]	@ (80106b8 <HAL_SPI_Init+0x23c>)
 80104f0:	4293      	cmp	r3, r2
 80104f2:	d009      	beq.n	8010508 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80104f4:	687b      	ldr	r3, [r7, #4]
 80104f6:	681b      	ldr	r3, [r3, #0]
 80104f8:	4a70      	ldr	r2, [pc, #448]	@ (80106bc <HAL_SPI_Init+0x240>)
 80104fa:	4293      	cmp	r3, r2
 80104fc:	d004      	beq.n	8010508 <HAL_SPI_Init+0x8c>
 80104fe:	687b      	ldr	r3, [r7, #4]
 8010500:	681b      	ldr	r3, [r3, #0]
 8010502:	4a6f      	ldr	r2, [pc, #444]	@ (80106c0 <HAL_SPI_Init+0x244>)
 8010504:	4293      	cmp	r3, r2
 8010506:	d104      	bne.n	8010512 <HAL_SPI_Init+0x96>
 8010508:	68fb      	ldr	r3, [r7, #12]
 801050a:	2b10      	cmp	r3, #16
 801050c:	d901      	bls.n	8010512 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 801050e:	2301      	movs	r3, #1
 8010510:	e0cd      	b.n	80106ae <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8010512:	687b      	ldr	r3, [r7, #4]
 8010514:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8010518:	b2db      	uxtb	r3, r3
 801051a:	2b00      	cmp	r3, #0
 801051c:	d106      	bne.n	801052c <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 801051e:	687b      	ldr	r3, [r7, #4]
 8010520:	2200      	movs	r2, #0
 8010522:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8010526:	6878      	ldr	r0, [r7, #4]
 8010528:	f7f4 fb6e 	bl	8004c08 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 801052c:	687b      	ldr	r3, [r7, #4]
 801052e:	2202      	movs	r2, #2
 8010530:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8010534:	687b      	ldr	r3, [r7, #4]
 8010536:	681b      	ldr	r3, [r3, #0]
 8010538:	681a      	ldr	r2, [r3, #0]
 801053a:	687b      	ldr	r3, [r7, #4]
 801053c:	681b      	ldr	r3, [r3, #0]
 801053e:	f022 0201 	bic.w	r2, r2, #1
 8010542:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8010544:	687b      	ldr	r3, [r7, #4]
 8010546:	681b      	ldr	r3, [r3, #0]
 8010548:	689b      	ldr	r3, [r3, #8]
 801054a:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 801054e:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8010550:	687b      	ldr	r3, [r7, #4]
 8010552:	699b      	ldr	r3, [r3, #24]
 8010554:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8010558:	d119      	bne.n	801058e <HAL_SPI_Init+0x112>
 801055a:	687b      	ldr	r3, [r7, #4]
 801055c:	685b      	ldr	r3, [r3, #4]
 801055e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8010562:	d103      	bne.n	801056c <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8010564:	687b      	ldr	r3, [r7, #4]
 8010566:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8010568:	2b00      	cmp	r3, #0
 801056a:	d008      	beq.n	801057e <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 801056c:	687b      	ldr	r3, [r7, #4]
 801056e:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8010570:	2b00      	cmp	r3, #0
 8010572:	d10c      	bne.n	801058e <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8010574:	687b      	ldr	r3, [r7, #4]
 8010576:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8010578:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801057c:	d107      	bne.n	801058e <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 801057e:	687b      	ldr	r3, [r7, #4]
 8010580:	681b      	ldr	r3, [r3, #0]
 8010582:	681a      	ldr	r2, [r3, #0]
 8010584:	687b      	ldr	r3, [r7, #4]
 8010586:	681b      	ldr	r3, [r3, #0]
 8010588:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 801058c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 801058e:	687b      	ldr	r3, [r7, #4]
 8010590:	685b      	ldr	r3, [r3, #4]
 8010592:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8010596:	2b00      	cmp	r3, #0
 8010598:	d00f      	beq.n	80105ba <HAL_SPI_Init+0x13e>
 801059a:	687b      	ldr	r3, [r7, #4]
 801059c:	68db      	ldr	r3, [r3, #12]
 801059e:	2b06      	cmp	r3, #6
 80105a0:	d90b      	bls.n	80105ba <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 80105a2:	687b      	ldr	r3, [r7, #4]
 80105a4:	681b      	ldr	r3, [r3, #0]
 80105a6:	681b      	ldr	r3, [r3, #0]
 80105a8:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 80105ac:	687b      	ldr	r3, [r7, #4]
 80105ae:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80105b0:	687b      	ldr	r3, [r7, #4]
 80105b2:	681b      	ldr	r3, [r3, #0]
 80105b4:	430a      	orrs	r2, r1
 80105b6:	601a      	str	r2, [r3, #0]
 80105b8:	e007      	b.n	80105ca <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 80105ba:	687b      	ldr	r3, [r7, #4]
 80105bc:	681b      	ldr	r3, [r3, #0]
 80105be:	681a      	ldr	r2, [r3, #0]
 80105c0:	687b      	ldr	r3, [r7, #4]
 80105c2:	681b      	ldr	r3, [r3, #0]
 80105c4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80105c8:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 80105ca:	687b      	ldr	r3, [r7, #4]
 80105cc:	69da      	ldr	r2, [r3, #28]
 80105ce:	687b      	ldr	r3, [r7, #4]
 80105d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80105d2:	431a      	orrs	r2, r3
 80105d4:	68bb      	ldr	r3, [r7, #8]
 80105d6:	431a      	orrs	r2, r3
 80105d8:	687b      	ldr	r3, [r7, #4]
 80105da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80105dc:	ea42 0103 	orr.w	r1, r2, r3
 80105e0:	687b      	ldr	r3, [r7, #4]
 80105e2:	68da      	ldr	r2, [r3, #12]
 80105e4:	687b      	ldr	r3, [r7, #4]
 80105e6:	681b      	ldr	r3, [r3, #0]
 80105e8:	430a      	orrs	r2, r1
 80105ea:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 80105ec:	687b      	ldr	r3, [r7, #4]
 80105ee:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80105f0:	687b      	ldr	r3, [r7, #4]
 80105f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80105f4:	431a      	orrs	r2, r3
 80105f6:	687b      	ldr	r3, [r7, #4]
 80105f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80105fa:	431a      	orrs	r2, r3
 80105fc:	687b      	ldr	r3, [r7, #4]
 80105fe:	699b      	ldr	r3, [r3, #24]
 8010600:	431a      	orrs	r2, r3
 8010602:	687b      	ldr	r3, [r7, #4]
 8010604:	691b      	ldr	r3, [r3, #16]
 8010606:	431a      	orrs	r2, r3
 8010608:	687b      	ldr	r3, [r7, #4]
 801060a:	695b      	ldr	r3, [r3, #20]
 801060c:	431a      	orrs	r2, r3
 801060e:	687b      	ldr	r3, [r7, #4]
 8010610:	6a1b      	ldr	r3, [r3, #32]
 8010612:	431a      	orrs	r2, r3
 8010614:	687b      	ldr	r3, [r7, #4]
 8010616:	685b      	ldr	r3, [r3, #4]
 8010618:	431a      	orrs	r2, r3
 801061a:	687b      	ldr	r3, [r7, #4]
 801061c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801061e:	431a      	orrs	r2, r3
 8010620:	687b      	ldr	r3, [r7, #4]
 8010622:	689b      	ldr	r3, [r3, #8]
 8010624:	431a      	orrs	r2, r3
 8010626:	687b      	ldr	r3, [r7, #4]
 8010628:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801062a:	ea42 0103 	orr.w	r1, r2, r3
 801062e:	687b      	ldr	r3, [r7, #4]
 8010630:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8010632:	687b      	ldr	r3, [r7, #4]
 8010634:	681b      	ldr	r3, [r3, #0]
 8010636:	430a      	orrs	r2, r1
 8010638:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 801063a:	687b      	ldr	r3, [r7, #4]
 801063c:	685b      	ldr	r3, [r3, #4]
 801063e:	2b00      	cmp	r3, #0
 8010640:	d113      	bne.n	801066a <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8010642:	687b      	ldr	r3, [r7, #4]
 8010644:	681b      	ldr	r3, [r3, #0]
 8010646:	689b      	ldr	r3, [r3, #8]
 8010648:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 801064c:	687b      	ldr	r3, [r7, #4]
 801064e:	681b      	ldr	r3, [r3, #0]
 8010650:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8010654:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8010656:	687b      	ldr	r3, [r7, #4]
 8010658:	681b      	ldr	r3, [r3, #0]
 801065a:	689b      	ldr	r3, [r3, #8]
 801065c:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8010660:	687b      	ldr	r3, [r7, #4]
 8010662:	681b      	ldr	r3, [r3, #0]
 8010664:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8010668:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 801066a:	687b      	ldr	r3, [r7, #4]
 801066c:	681b      	ldr	r3, [r3, #0]
 801066e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8010670:	687b      	ldr	r3, [r7, #4]
 8010672:	681b      	ldr	r3, [r3, #0]
 8010674:	f022 0201 	bic.w	r2, r2, #1
 8010678:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 801067a:	687b      	ldr	r3, [r7, #4]
 801067c:	685b      	ldr	r3, [r3, #4]
 801067e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8010682:	2b00      	cmp	r3, #0
 8010684:	d00a      	beq.n	801069c <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8010686:	687b      	ldr	r3, [r7, #4]
 8010688:	681b      	ldr	r3, [r3, #0]
 801068a:	68db      	ldr	r3, [r3, #12]
 801068c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8010690:	687b      	ldr	r3, [r7, #4]
 8010692:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8010694:	687b      	ldr	r3, [r7, #4]
 8010696:	681b      	ldr	r3, [r3, #0]
 8010698:	430a      	orrs	r2, r1
 801069a:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 801069c:	687b      	ldr	r3, [r7, #4]
 801069e:	2200      	movs	r2, #0
 80106a0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 80106a4:	687b      	ldr	r3, [r7, #4]
 80106a6:	2201      	movs	r2, #1
 80106a8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 80106ac:	2300      	movs	r3, #0
}
 80106ae:	4618      	mov	r0, r3
 80106b0:	3710      	adds	r7, #16
 80106b2:	46bd      	mov	sp, r7
 80106b4:	bd80      	pop	{r7, pc}
 80106b6:	bf00      	nop
 80106b8:	40013000 	.word	0x40013000
 80106bc:	40003800 	.word	0x40003800
 80106c0:	40003c00 	.word	0x40003c00

080106c4 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80106c4:	b580      	push	{r7, lr}
 80106c6:	b088      	sub	sp, #32
 80106c8:	af02      	add	r7, sp, #8
 80106ca:	60f8      	str	r0, [r7, #12]
 80106cc:	60b9      	str	r1, [r7, #8]
 80106ce:	603b      	str	r3, [r7, #0]
 80106d0:	4613      	mov	r3, r2
 80106d2:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 80106d4:	68fb      	ldr	r3, [r7, #12]
 80106d6:	681b      	ldr	r3, [r3, #0]
 80106d8:	3320      	adds	r3, #32
 80106da:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80106dc:	f7f6 f864 	bl	80067a8 <HAL_GetTick>
 80106e0:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80106e2:	68fb      	ldr	r3, [r7, #12]
 80106e4:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80106e8:	b2db      	uxtb	r3, r3
 80106ea:	2b01      	cmp	r3, #1
 80106ec:	d001      	beq.n	80106f2 <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 80106ee:	2302      	movs	r3, #2
 80106f0:	e1d1      	b.n	8010a96 <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 80106f2:	68bb      	ldr	r3, [r7, #8]
 80106f4:	2b00      	cmp	r3, #0
 80106f6:	d002      	beq.n	80106fe <HAL_SPI_Transmit+0x3a>
 80106f8:	88fb      	ldrh	r3, [r7, #6]
 80106fa:	2b00      	cmp	r3, #0
 80106fc:	d101      	bne.n	8010702 <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 80106fe:	2301      	movs	r3, #1
 8010700:	e1c9      	b.n	8010a96 <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8010702:	68fb      	ldr	r3, [r7, #12]
 8010704:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8010708:	2b01      	cmp	r3, #1
 801070a:	d101      	bne.n	8010710 <HAL_SPI_Transmit+0x4c>
 801070c:	2302      	movs	r3, #2
 801070e:	e1c2      	b.n	8010a96 <HAL_SPI_Transmit+0x3d2>
 8010710:	68fb      	ldr	r3, [r7, #12]
 8010712:	2201      	movs	r2, #1
 8010714:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8010718:	68fb      	ldr	r3, [r7, #12]
 801071a:	2203      	movs	r2, #3
 801071c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8010720:	68fb      	ldr	r3, [r7, #12]
 8010722:	2200      	movs	r2, #0
 8010724:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8010728:	68fb      	ldr	r3, [r7, #12]
 801072a:	68ba      	ldr	r2, [r7, #8]
 801072c:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 801072e:	68fb      	ldr	r3, [r7, #12]
 8010730:	88fa      	ldrh	r2, [r7, #6]
 8010732:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 8010736:	68fb      	ldr	r3, [r7, #12]
 8010738:	88fa      	ldrh	r2, [r7, #6]
 801073a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 801073e:	68fb      	ldr	r3, [r7, #12]
 8010740:	2200      	movs	r2, #0
 8010742:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 8010744:	68fb      	ldr	r3, [r7, #12]
 8010746:	2200      	movs	r2, #0
 8010748:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 801074c:	68fb      	ldr	r3, [r7, #12]
 801074e:	2200      	movs	r2, #0
 8010750:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 8010754:	68fb      	ldr	r3, [r7, #12]
 8010756:	2200      	movs	r2, #0
 8010758:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 801075a:	68fb      	ldr	r3, [r7, #12]
 801075c:	2200      	movs	r2, #0
 801075e:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8010760:	68fb      	ldr	r3, [r7, #12]
 8010762:	689b      	ldr	r3, [r3, #8]
 8010764:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8010768:	d108      	bne.n	801077c <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 801076a:	68fb      	ldr	r3, [r7, #12]
 801076c:	681b      	ldr	r3, [r3, #0]
 801076e:	681a      	ldr	r2, [r3, #0]
 8010770:	68fb      	ldr	r3, [r7, #12]
 8010772:	681b      	ldr	r3, [r3, #0]
 8010774:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8010778:	601a      	str	r2, [r3, #0]
 801077a:	e009      	b.n	8010790 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 801077c:	68fb      	ldr	r3, [r7, #12]
 801077e:	681b      	ldr	r3, [r3, #0]
 8010780:	68db      	ldr	r3, [r3, #12]
 8010782:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8010786:	68fb      	ldr	r3, [r7, #12]
 8010788:	681b      	ldr	r3, [r3, #0]
 801078a:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 801078e:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8010790:	68fb      	ldr	r3, [r7, #12]
 8010792:	681b      	ldr	r3, [r3, #0]
 8010794:	685a      	ldr	r2, [r3, #4]
 8010796:	4b96      	ldr	r3, [pc, #600]	@ (80109f0 <HAL_SPI_Transmit+0x32c>)
 8010798:	4013      	ands	r3, r2
 801079a:	88f9      	ldrh	r1, [r7, #6]
 801079c:	68fa      	ldr	r2, [r7, #12]
 801079e:	6812      	ldr	r2, [r2, #0]
 80107a0:	430b      	orrs	r3, r1
 80107a2:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 80107a4:	68fb      	ldr	r3, [r7, #12]
 80107a6:	681b      	ldr	r3, [r3, #0]
 80107a8:	681a      	ldr	r2, [r3, #0]
 80107aa:	68fb      	ldr	r3, [r7, #12]
 80107ac:	681b      	ldr	r3, [r3, #0]
 80107ae:	f042 0201 	orr.w	r2, r2, #1
 80107b2:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80107b4:	68fb      	ldr	r3, [r7, #12]
 80107b6:	685b      	ldr	r3, [r3, #4]
 80107b8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80107bc:	d107      	bne.n	80107ce <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 80107be:	68fb      	ldr	r3, [r7, #12]
 80107c0:	681b      	ldr	r3, [r3, #0]
 80107c2:	681a      	ldr	r2, [r3, #0]
 80107c4:	68fb      	ldr	r3, [r7, #12]
 80107c6:	681b      	ldr	r3, [r3, #0]
 80107c8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80107cc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 80107ce:	68fb      	ldr	r3, [r7, #12]
 80107d0:	68db      	ldr	r3, [r3, #12]
 80107d2:	2b0f      	cmp	r3, #15
 80107d4:	d947      	bls.n	8010866 <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 80107d6:	e03f      	b.n	8010858 <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80107d8:	68fb      	ldr	r3, [r7, #12]
 80107da:	681b      	ldr	r3, [r3, #0]
 80107dc:	695b      	ldr	r3, [r3, #20]
 80107de:	f003 0302 	and.w	r3, r3, #2
 80107e2:	2b02      	cmp	r3, #2
 80107e4:	d114      	bne.n	8010810 <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80107e6:	68fb      	ldr	r3, [r7, #12]
 80107e8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80107ea:	68fb      	ldr	r3, [r7, #12]
 80107ec:	681b      	ldr	r3, [r3, #0]
 80107ee:	6812      	ldr	r2, [r2, #0]
 80107f0:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 80107f2:	68fb      	ldr	r3, [r7, #12]
 80107f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80107f6:	1d1a      	adds	r2, r3, #4
 80107f8:	68fb      	ldr	r3, [r7, #12]
 80107fa:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 80107fc:	68fb      	ldr	r3, [r7, #12]
 80107fe:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010802:	b29b      	uxth	r3, r3
 8010804:	3b01      	subs	r3, #1
 8010806:	b29a      	uxth	r2, r3
 8010808:	68fb      	ldr	r3, [r7, #12]
 801080a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 801080e:	e023      	b.n	8010858 <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8010810:	f7f5 ffca 	bl	80067a8 <HAL_GetTick>
 8010814:	4602      	mov	r2, r0
 8010816:	693b      	ldr	r3, [r7, #16]
 8010818:	1ad3      	subs	r3, r2, r3
 801081a:	683a      	ldr	r2, [r7, #0]
 801081c:	429a      	cmp	r2, r3
 801081e:	d803      	bhi.n	8010828 <HAL_SPI_Transmit+0x164>
 8010820:	683b      	ldr	r3, [r7, #0]
 8010822:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010826:	d102      	bne.n	801082e <HAL_SPI_Transmit+0x16a>
 8010828:	683b      	ldr	r3, [r7, #0]
 801082a:	2b00      	cmp	r3, #0
 801082c:	d114      	bne.n	8010858 <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 801082e:	68f8      	ldr	r0, [r7, #12]
 8010830:	f000 fcf0 	bl	8011214 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8010834:	68fb      	ldr	r3, [r7, #12]
 8010836:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801083a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 801083e:	68fb      	ldr	r3, [r7, #12]
 8010840:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8010844:	68fb      	ldr	r3, [r7, #12]
 8010846:	2201      	movs	r2, #1
 8010848:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 801084c:	68fb      	ldr	r3, [r7, #12]
 801084e:	2200      	movs	r2, #0
 8010850:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8010854:	2303      	movs	r3, #3
 8010856:	e11e      	b.n	8010a96 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8010858:	68fb      	ldr	r3, [r7, #12]
 801085a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 801085e:	b29b      	uxth	r3, r3
 8010860:	2b00      	cmp	r3, #0
 8010862:	d1b9      	bne.n	80107d8 <HAL_SPI_Transmit+0x114>
 8010864:	e0f1      	b.n	8010a4a <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8010866:	68fb      	ldr	r3, [r7, #12]
 8010868:	68db      	ldr	r3, [r3, #12]
 801086a:	2b07      	cmp	r3, #7
 801086c:	f240 80e6 	bls.w	8010a3c <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8010870:	e05d      	b.n	801092e <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8010872:	68fb      	ldr	r3, [r7, #12]
 8010874:	681b      	ldr	r3, [r3, #0]
 8010876:	695b      	ldr	r3, [r3, #20]
 8010878:	f003 0302 	and.w	r3, r3, #2
 801087c:	2b02      	cmp	r3, #2
 801087e:	d132      	bne.n	80108e6 <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8010880:	68fb      	ldr	r3, [r7, #12]
 8010882:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010886:	b29b      	uxth	r3, r3
 8010888:	2b01      	cmp	r3, #1
 801088a:	d918      	bls.n	80108be <HAL_SPI_Transmit+0x1fa>
 801088c:	68fb      	ldr	r3, [r7, #12]
 801088e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010890:	2b00      	cmp	r3, #0
 8010892:	d014      	beq.n	80108be <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8010894:	68fb      	ldr	r3, [r7, #12]
 8010896:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8010898:	68fb      	ldr	r3, [r7, #12]
 801089a:	681b      	ldr	r3, [r3, #0]
 801089c:	6812      	ldr	r2, [r2, #0]
 801089e:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80108a0:	68fb      	ldr	r3, [r7, #12]
 80108a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80108a4:	1d1a      	adds	r2, r3, #4
 80108a6:	68fb      	ldr	r3, [r7, #12]
 80108a8:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 80108aa:	68fb      	ldr	r3, [r7, #12]
 80108ac:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80108b0:	b29b      	uxth	r3, r3
 80108b2:	3b02      	subs	r3, #2
 80108b4:	b29a      	uxth	r2, r3
 80108b6:	68fb      	ldr	r3, [r7, #12]
 80108b8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80108bc:	e037      	b.n	801092e <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 80108be:	68fb      	ldr	r3, [r7, #12]
 80108c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80108c2:	881a      	ldrh	r2, [r3, #0]
 80108c4:	697b      	ldr	r3, [r7, #20]
 80108c6:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80108c8:	68fb      	ldr	r3, [r7, #12]
 80108ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80108cc:	1c9a      	adds	r2, r3, #2
 80108ce:	68fb      	ldr	r3, [r7, #12]
 80108d0:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 80108d2:	68fb      	ldr	r3, [r7, #12]
 80108d4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80108d8:	b29b      	uxth	r3, r3
 80108da:	3b01      	subs	r3, #1
 80108dc:	b29a      	uxth	r2, r3
 80108de:	68fb      	ldr	r3, [r7, #12]
 80108e0:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80108e4:	e023      	b.n	801092e <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80108e6:	f7f5 ff5f 	bl	80067a8 <HAL_GetTick>
 80108ea:	4602      	mov	r2, r0
 80108ec:	693b      	ldr	r3, [r7, #16]
 80108ee:	1ad3      	subs	r3, r2, r3
 80108f0:	683a      	ldr	r2, [r7, #0]
 80108f2:	429a      	cmp	r2, r3
 80108f4:	d803      	bhi.n	80108fe <HAL_SPI_Transmit+0x23a>
 80108f6:	683b      	ldr	r3, [r7, #0]
 80108f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80108fc:	d102      	bne.n	8010904 <HAL_SPI_Transmit+0x240>
 80108fe:	683b      	ldr	r3, [r7, #0]
 8010900:	2b00      	cmp	r3, #0
 8010902:	d114      	bne.n	801092e <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8010904:	68f8      	ldr	r0, [r7, #12]
 8010906:	f000 fc85 	bl	8011214 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 801090a:	68fb      	ldr	r3, [r7, #12]
 801090c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010910:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8010914:	68fb      	ldr	r3, [r7, #12]
 8010916:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 801091a:	68fb      	ldr	r3, [r7, #12]
 801091c:	2201      	movs	r2, #1
 801091e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8010922:	68fb      	ldr	r3, [r7, #12]
 8010924:	2200      	movs	r2, #0
 8010926:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 801092a:	2303      	movs	r3, #3
 801092c:	e0b3      	b.n	8010a96 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 801092e:	68fb      	ldr	r3, [r7, #12]
 8010930:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010934:	b29b      	uxth	r3, r3
 8010936:	2b00      	cmp	r3, #0
 8010938:	d19b      	bne.n	8010872 <HAL_SPI_Transmit+0x1ae>
 801093a:	e086      	b.n	8010a4a <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 801093c:	68fb      	ldr	r3, [r7, #12]
 801093e:	681b      	ldr	r3, [r3, #0]
 8010940:	695b      	ldr	r3, [r3, #20]
 8010942:	f003 0302 	and.w	r3, r3, #2
 8010946:	2b02      	cmp	r3, #2
 8010948:	d154      	bne.n	80109f4 <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 801094a:	68fb      	ldr	r3, [r7, #12]
 801094c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010950:	b29b      	uxth	r3, r3
 8010952:	2b03      	cmp	r3, #3
 8010954:	d918      	bls.n	8010988 <HAL_SPI_Transmit+0x2c4>
 8010956:	68fb      	ldr	r3, [r7, #12]
 8010958:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801095a:	2b40      	cmp	r3, #64	@ 0x40
 801095c:	d914      	bls.n	8010988 <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 801095e:	68fb      	ldr	r3, [r7, #12]
 8010960:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8010962:	68fb      	ldr	r3, [r7, #12]
 8010964:	681b      	ldr	r3, [r3, #0]
 8010966:	6812      	ldr	r2, [r2, #0]
 8010968:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 801096a:	68fb      	ldr	r3, [r7, #12]
 801096c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801096e:	1d1a      	adds	r2, r3, #4
 8010970:	68fb      	ldr	r3, [r7, #12]
 8010972:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 8010974:	68fb      	ldr	r3, [r7, #12]
 8010976:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 801097a:	b29b      	uxth	r3, r3
 801097c:	3b04      	subs	r3, #4
 801097e:	b29a      	uxth	r2, r3
 8010980:	68fb      	ldr	r3, [r7, #12]
 8010982:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8010986:	e059      	b.n	8010a3c <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8010988:	68fb      	ldr	r3, [r7, #12]
 801098a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 801098e:	b29b      	uxth	r3, r3
 8010990:	2b01      	cmp	r3, #1
 8010992:	d917      	bls.n	80109c4 <HAL_SPI_Transmit+0x300>
 8010994:	68fb      	ldr	r3, [r7, #12]
 8010996:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010998:	2b00      	cmp	r3, #0
 801099a:	d013      	beq.n	80109c4 <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 801099c:	68fb      	ldr	r3, [r7, #12]
 801099e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80109a0:	881a      	ldrh	r2, [r3, #0]
 80109a2:	697b      	ldr	r3, [r7, #20]
 80109a4:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80109a6:	68fb      	ldr	r3, [r7, #12]
 80109a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80109aa:	1c9a      	adds	r2, r3, #2
 80109ac:	68fb      	ldr	r3, [r7, #12]
 80109ae:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 80109b0:	68fb      	ldr	r3, [r7, #12]
 80109b2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80109b6:	b29b      	uxth	r3, r3
 80109b8:	3b02      	subs	r3, #2
 80109ba:	b29a      	uxth	r2, r3
 80109bc:	68fb      	ldr	r3, [r7, #12]
 80109be:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80109c2:	e03b      	b.n	8010a3c <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80109c4:	68fb      	ldr	r3, [r7, #12]
 80109c6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80109c8:	68fb      	ldr	r3, [r7, #12]
 80109ca:	681b      	ldr	r3, [r3, #0]
 80109cc:	3320      	adds	r3, #32
 80109ce:	7812      	ldrb	r2, [r2, #0]
 80109d0:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 80109d2:	68fb      	ldr	r3, [r7, #12]
 80109d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80109d6:	1c5a      	adds	r2, r3, #1
 80109d8:	68fb      	ldr	r3, [r7, #12]
 80109da:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 80109dc:	68fb      	ldr	r3, [r7, #12]
 80109de:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80109e2:	b29b      	uxth	r3, r3
 80109e4:	3b01      	subs	r3, #1
 80109e6:	b29a      	uxth	r2, r3
 80109e8:	68fb      	ldr	r3, [r7, #12]
 80109ea:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80109ee:	e025      	b.n	8010a3c <HAL_SPI_Transmit+0x378>
 80109f0:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80109f4:	f7f5 fed8 	bl	80067a8 <HAL_GetTick>
 80109f8:	4602      	mov	r2, r0
 80109fa:	693b      	ldr	r3, [r7, #16]
 80109fc:	1ad3      	subs	r3, r2, r3
 80109fe:	683a      	ldr	r2, [r7, #0]
 8010a00:	429a      	cmp	r2, r3
 8010a02:	d803      	bhi.n	8010a0c <HAL_SPI_Transmit+0x348>
 8010a04:	683b      	ldr	r3, [r7, #0]
 8010a06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010a0a:	d102      	bne.n	8010a12 <HAL_SPI_Transmit+0x34e>
 8010a0c:	683b      	ldr	r3, [r7, #0]
 8010a0e:	2b00      	cmp	r3, #0
 8010a10:	d114      	bne.n	8010a3c <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8010a12:	68f8      	ldr	r0, [r7, #12]
 8010a14:	f000 fbfe 	bl	8011214 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8010a18:	68fb      	ldr	r3, [r7, #12]
 8010a1a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010a1e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8010a22:	68fb      	ldr	r3, [r7, #12]
 8010a24:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8010a28:	68fb      	ldr	r3, [r7, #12]
 8010a2a:	2201      	movs	r2, #1
 8010a2c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8010a30:	68fb      	ldr	r3, [r7, #12]
 8010a32:	2200      	movs	r2, #0
 8010a34:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8010a38:	2303      	movs	r3, #3
 8010a3a:	e02c      	b.n	8010a96 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8010a3c:	68fb      	ldr	r3, [r7, #12]
 8010a3e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010a42:	b29b      	uxth	r3, r3
 8010a44:	2b00      	cmp	r3, #0
 8010a46:	f47f af79 	bne.w	801093c <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 8010a4a:	693b      	ldr	r3, [r7, #16]
 8010a4c:	9300      	str	r3, [sp, #0]
 8010a4e:	683b      	ldr	r3, [r7, #0]
 8010a50:	2200      	movs	r2, #0
 8010a52:	2108      	movs	r1, #8
 8010a54:	68f8      	ldr	r0, [r7, #12]
 8010a56:	f000 fc7d 	bl	8011354 <SPI_WaitOnFlagUntilTimeout>
 8010a5a:	4603      	mov	r3, r0
 8010a5c:	2b00      	cmp	r3, #0
 8010a5e:	d007      	beq.n	8010a70 <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8010a60:	68fb      	ldr	r3, [r7, #12]
 8010a62:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010a66:	f043 0220 	orr.w	r2, r3, #32
 8010a6a:	68fb      	ldr	r3, [r7, #12]
 8010a6c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8010a70:	68f8      	ldr	r0, [r7, #12]
 8010a72:	f000 fbcf 	bl	8011214 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8010a76:	68fb      	ldr	r3, [r7, #12]
 8010a78:	2201      	movs	r2, #1
 8010a7a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8010a7e:	68fb      	ldr	r3, [r7, #12]
 8010a80:	2200      	movs	r2, #0
 8010a82:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8010a86:	68fb      	ldr	r3, [r7, #12]
 8010a88:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010a8c:	2b00      	cmp	r3, #0
 8010a8e:	d001      	beq.n	8010a94 <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 8010a90:	2301      	movs	r3, #1
 8010a92:	e000      	b.n	8010a96 <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 8010a94:	2300      	movs	r3, #0
  }
}
 8010a96:	4618      	mov	r0, r3
 8010a98:	3718      	adds	r7, #24
 8010a9a:	46bd      	mov	sp, r7
 8010a9c:	bd80      	pop	{r7, pc}
 8010a9e:	bf00      	nop

08010aa0 <HAL_SPI_Transmit_DMA>:
  * @param  pData: pointer to data buffer
  * @param  Size : amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 8010aa0:	b580      	push	{r7, lr}
 8010aa2:	b084      	sub	sp, #16
 8010aa4:	af00      	add	r7, sp, #0
 8010aa6:	60f8      	str	r0, [r7, #12]
 8010aa8:	60b9      	str	r1, [r7, #8]
 8010aaa:	4613      	mov	r3, r2
 8010aac:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 8010aae:	68fb      	ldr	r3, [r7, #12]
 8010ab0:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8010ab4:	b2db      	uxtb	r3, r3
 8010ab6:	2b01      	cmp	r3, #1
 8010ab8:	d001      	beq.n	8010abe <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 8010aba:	2302      	movs	r3, #2
 8010abc:	e126      	b.n	8010d0c <HAL_SPI_Transmit_DMA+0x26c>
  }

  if ((pData == NULL) || (Size == 0UL))
 8010abe:	68bb      	ldr	r3, [r7, #8]
 8010ac0:	2b00      	cmp	r3, #0
 8010ac2:	d002      	beq.n	8010aca <HAL_SPI_Transmit_DMA+0x2a>
 8010ac4:	88fb      	ldrh	r3, [r7, #6]
 8010ac6:	2b00      	cmp	r3, #0
 8010ac8:	d101      	bne.n	8010ace <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 8010aca:	2301      	movs	r3, #1
 8010acc:	e11e      	b.n	8010d0c <HAL_SPI_Transmit_DMA+0x26c>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8010ace:	68fb      	ldr	r3, [r7, #12]
 8010ad0:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8010ad4:	2b01      	cmp	r3, #1
 8010ad6:	d101      	bne.n	8010adc <HAL_SPI_Transmit_DMA+0x3c>
 8010ad8:	2302      	movs	r3, #2
 8010ada:	e117      	b.n	8010d0c <HAL_SPI_Transmit_DMA+0x26c>
 8010adc:	68fb      	ldr	r3, [r7, #12]
 8010ade:	2201      	movs	r2, #1
 8010ae0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8010ae4:	68fb      	ldr	r3, [r7, #12]
 8010ae6:	2203      	movs	r2, #3
 8010ae8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8010aec:	68fb      	ldr	r3, [r7, #12]
 8010aee:	2200      	movs	r2, #0
 8010af0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8010af4:	68fb      	ldr	r3, [r7, #12]
 8010af6:	68ba      	ldr	r2, [r7, #8]
 8010af8:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 8010afa:	68fb      	ldr	r3, [r7, #12]
 8010afc:	88fa      	ldrh	r2, [r7, #6]
 8010afe:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 8010b02:	68fb      	ldr	r3, [r7, #12]
 8010b04:	88fa      	ldrh	r2, [r7, #6]
 8010b06:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8010b0a:	68fb      	ldr	r3, [r7, #12]
 8010b0c:	2200      	movs	r2, #0
 8010b0e:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxISR       = NULL;
 8010b10:	68fb      	ldr	r3, [r7, #12]
 8010b12:	2200      	movs	r2, #0
 8010b14:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 8010b16:	68fb      	ldr	r3, [r7, #12]
 8010b18:	2200      	movs	r2, #0
 8010b1a:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->RxXferSize  = (uint16_t)0UL;
 8010b1c:	68fb      	ldr	r3, [r7, #12]
 8010b1e:	2200      	movs	r2, #0
 8010b20:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t)0UL;
 8010b24:	68fb      	ldr	r3, [r7, #12]
 8010b26:	2200      	movs	r2, #0
 8010b28:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8010b2c:	68fb      	ldr	r3, [r7, #12]
 8010b2e:	689b      	ldr	r3, [r3, #8]
 8010b30:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8010b34:	d108      	bne.n	8010b48 <HAL_SPI_Transmit_DMA+0xa8>
  {
    SPI_1LINE_TX(hspi);
 8010b36:	68fb      	ldr	r3, [r7, #12]
 8010b38:	681b      	ldr	r3, [r3, #0]
 8010b3a:	681a      	ldr	r2, [r3, #0]
 8010b3c:	68fb      	ldr	r3, [r7, #12]
 8010b3e:	681b      	ldr	r3, [r3, #0]
 8010b40:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8010b44:	601a      	str	r2, [r3, #0]
 8010b46:	e009      	b.n	8010b5c <HAL_SPI_Transmit_DMA+0xbc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 8010b48:	68fb      	ldr	r3, [r7, #12]
 8010b4a:	681b      	ldr	r3, [r3, #0]
 8010b4c:	68db      	ldr	r3, [r3, #12]
 8010b4e:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8010b52:	68fb      	ldr	r3, [r7, #12]
 8010b54:	681b      	ldr	r3, [r3, #0]
 8010b56:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8010b5a:	60da      	str	r2, [r3, #12]
  }

  /* Packing mode management is enabled by the DMA settings */
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 8010b5c:	68fb      	ldr	r3, [r7, #12]
 8010b5e:	68db      	ldr	r3, [r3, #12]
 8010b60:	2b0f      	cmp	r3, #15
 8010b62:	d905      	bls.n	8010b70 <HAL_SPI_Transmit_DMA+0xd0>
 8010b64:	68fb      	ldr	r3, [r7, #12]
 8010b66:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010b68:	699b      	ldr	r3, [r3, #24]
 8010b6a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8010b6e:	d10f      	bne.n	8010b90 <HAL_SPI_Transmit_DMA+0xf0>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 8010b70:	68fb      	ldr	r3, [r7, #12]
 8010b72:	68db      	ldr	r3, [r3, #12]
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 8010b74:	2b07      	cmp	r3, #7
 8010b76:	d911      	bls.n	8010b9c <HAL_SPI_Transmit_DMA+0xfc>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 8010b78:	68fb      	ldr	r3, [r7, #12]
 8010b7a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010b7c:	699b      	ldr	r3, [r3, #24]
 8010b7e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010b82:	d00b      	beq.n	8010b9c <HAL_SPI_Transmit_DMA+0xfc>
                                                     (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))))
 8010b84:	68fb      	ldr	r3, [r7, #12]
 8010b86:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010b88:	699b      	ldr	r3, [r3, #24]
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 8010b8a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8010b8e:	d005      	beq.n	8010b9c <HAL_SPI_Transmit_DMA+0xfc>
  {
    /* Restriction the DMA data received is not allowed in this mode */
    __HAL_UNLOCK(hspi);
 8010b90:	68fb      	ldr	r3, [r7, #12]
 8010b92:	2200      	movs	r2, #0
 8010b94:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    return HAL_ERROR;
 8010b98:	2301      	movs	r3, #1
 8010b9a:	e0b7      	b.n	8010d0c <HAL_SPI_Transmit_DMA+0x26c>
  }

  /* Adjust XferCount according to DMA alignment / Data size */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8010b9c:	68fb      	ldr	r3, [r7, #12]
 8010b9e:	68db      	ldr	r3, [r3, #12]
 8010ba0:	2b07      	cmp	r3, #7
 8010ba2:	d820      	bhi.n	8010be6 <HAL_SPI_Transmit_DMA+0x146>
  {
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8010ba4:	68fb      	ldr	r3, [r7, #12]
 8010ba6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010ba8:	699b      	ldr	r3, [r3, #24]
 8010baa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010bae:	d109      	bne.n	8010bc4 <HAL_SPI_Transmit_DMA+0x124>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 8010bb0:	68fb      	ldr	r3, [r7, #12]
 8010bb2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010bb6:	b29b      	uxth	r3, r3
 8010bb8:	3301      	adds	r3, #1
 8010bba:	105b      	asrs	r3, r3, #1
 8010bbc:	b29a      	uxth	r2, r3
 8010bbe:	68fb      	ldr	r3, [r7, #12]
 8010bc0:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    }
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 8010bc4:	68fb      	ldr	r3, [r7, #12]
 8010bc6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010bc8:	699b      	ldr	r3, [r3, #24]
 8010bca:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8010bce:	d11e      	bne.n	8010c0e <HAL_SPI_Transmit_DMA+0x16e>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 3UL) >> 2UL;
 8010bd0:	68fb      	ldr	r3, [r7, #12]
 8010bd2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010bd6:	b29b      	uxth	r3, r3
 8010bd8:	3303      	adds	r3, #3
 8010bda:	109b      	asrs	r3, r3, #2
 8010bdc:	b29a      	uxth	r2, r3
 8010bde:	68fb      	ldr	r3, [r7, #12]
 8010be0:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8010be4:	e013      	b.n	8010c0e <HAL_SPI_Transmit_DMA+0x16e>
    }
  }
  else if (hspi->Init.DataSize <= SPI_DATASIZE_16BIT)
 8010be6:	68fb      	ldr	r3, [r7, #12]
 8010be8:	68db      	ldr	r3, [r3, #12]
 8010bea:	2b0f      	cmp	r3, #15
 8010bec:	d80f      	bhi.n	8010c0e <HAL_SPI_Transmit_DMA+0x16e>
  {
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 8010bee:	68fb      	ldr	r3, [r7, #12]
 8010bf0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010bf2:	699b      	ldr	r3, [r3, #24]
 8010bf4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8010bf8:	d109      	bne.n	8010c0e <HAL_SPI_Transmit_DMA+0x16e>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 8010bfa:	68fb      	ldr	r3, [r7, #12]
 8010bfc:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010c00:	b29b      	uxth	r3, r3
 8010c02:	3301      	adds	r3, #1
 8010c04:	105b      	asrs	r3, r3, #1
 8010c06:	b29a      	uxth	r2, r3
 8010c08:	68fb      	ldr	r3, [r7, #12]
 8010c0a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  {
    /* Adjustment done */
  }

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8010c0e:	68fb      	ldr	r3, [r7, #12]
 8010c10:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010c12:	4a40      	ldr	r2, [pc, #256]	@ (8010d14 <HAL_SPI_Transmit_DMA+0x274>)
 8010c14:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8010c16:	68fb      	ldr	r3, [r7, #12]
 8010c18:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010c1a:	4a3f      	ldr	r2, [pc, #252]	@ (8010d18 <HAL_SPI_Transmit_DMA+0x278>)
 8010c1c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8010c1e:	68fb      	ldr	r3, [r7, #12]
 8010c20:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010c22:	4a3e      	ldr	r2, [pc, #248]	@ (8010d1c <HAL_SPI_Transmit_DMA+0x27c>)
 8010c24:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8010c26:	68fb      	ldr	r3, [r7, #12]
 8010c28:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010c2a:	2200      	movs	r2, #0
 8010c2c:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear TXDMAEN bit*/
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 8010c2e:	68fb      	ldr	r3, [r7, #12]
 8010c30:	681b      	ldr	r3, [r3, #0]
 8010c32:	689a      	ldr	r2, [r3, #8]
 8010c34:	68fb      	ldr	r3, [r7, #12]
 8010c36:	681b      	ldr	r3, [r3, #0]
 8010c38:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8010c3c:	609a      	str	r2, [r3, #8]

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
 8010c3e:	68fb      	ldr	r3, [r7, #12]
 8010c40:	6f98      	ldr	r0, [r3, #120]	@ 0x78
 8010c42:	68fb      	ldr	r3, [r7, #12]
 8010c44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010c46:	4619      	mov	r1, r3
 8010c48:	68fb      	ldr	r3, [r7, #12]
 8010c4a:	681b      	ldr	r3, [r3, #0]
 8010c4c:	3320      	adds	r3, #32
 8010c4e:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8010c50:	68fb      	ldr	r3, [r7, #12]
 8010c52:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010c56:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
 8010c58:	f7f6 fac6 	bl	80071e8 <HAL_DMA_Start_IT>
 8010c5c:	4603      	mov	r3, r0
 8010c5e:	2b00      	cmp	r3, #0
 8010c60:	d011      	beq.n	8010c86 <HAL_SPI_Transmit_DMA+0x1e6>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8010c62:	68fb      	ldr	r3, [r7, #12]
 8010c64:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010c68:	f043 0210 	orr.w	r2, r3, #16
 8010c6c:	68fb      	ldr	r3, [r7, #12]
 8010c6e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    hspi->State = HAL_SPI_STATE_READY;
 8010c72:	68fb      	ldr	r3, [r7, #12]
 8010c74:	2201      	movs	r2, #1
 8010c76:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

    /* Unlock the process */
    __HAL_UNLOCK(hspi);
 8010c7a:	68fb      	ldr	r3, [r7, #12]
 8010c7c:	2200      	movs	r2, #0
 8010c7e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    return HAL_ERROR;
 8010c82:	2301      	movs	r3, #1
 8010c84:	e042      	b.n	8010d0c <HAL_SPI_Transmit_DMA+0x26c>
  }

  /* Set the number of data at current transfer */
  if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 8010c86:	68fb      	ldr	r3, [r7, #12]
 8010c88:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010c8a:	69db      	ldr	r3, [r3, #28]
 8010c8c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010c90:	d108      	bne.n	8010ca4 <HAL_SPI_Transmit_DMA+0x204>
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, 0UL);
 8010c92:	68fb      	ldr	r3, [r7, #12]
 8010c94:	681b      	ldr	r3, [r3, #0]
 8010c96:	6859      	ldr	r1, [r3, #4]
 8010c98:	68fb      	ldr	r3, [r7, #12]
 8010c9a:	681a      	ldr	r2, [r3, #0]
 8010c9c:	4b20      	ldr	r3, [pc, #128]	@ (8010d20 <HAL_SPI_Transmit_DMA+0x280>)
 8010c9e:	400b      	ands	r3, r1
 8010ca0:	6053      	str	r3, [r2, #4]
 8010ca2:	e009      	b.n	8010cb8 <HAL_SPI_Transmit_DMA+0x218>
  }
  else
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8010ca4:	68fb      	ldr	r3, [r7, #12]
 8010ca6:	681b      	ldr	r3, [r3, #0]
 8010ca8:	685a      	ldr	r2, [r3, #4]
 8010caa:	4b1d      	ldr	r3, [pc, #116]	@ (8010d20 <HAL_SPI_Transmit_DMA+0x280>)
 8010cac:	4013      	ands	r3, r2
 8010cae:	88f9      	ldrh	r1, [r7, #6]
 8010cb0:	68fa      	ldr	r2, [r7, #12]
 8010cb2:	6812      	ldr	r2, [r2, #0]
 8010cb4:	430b      	orrs	r3, r1
 8010cb6:	6053      	str	r3, [r2, #4]
  }

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 8010cb8:	68fb      	ldr	r3, [r7, #12]
 8010cba:	681b      	ldr	r3, [r3, #0]
 8010cbc:	689a      	ldr	r2, [r3, #8]
 8010cbe:	68fb      	ldr	r3, [r7, #12]
 8010cc0:	681b      	ldr	r3, [r3, #0]
 8010cc2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8010cc6:	609a      	str	r2, [r3, #8]

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_UDR | SPI_IT_FRE | SPI_IT_MODF));
 8010cc8:	68fb      	ldr	r3, [r7, #12]
 8010cca:	681b      	ldr	r3, [r3, #0]
 8010ccc:	691a      	ldr	r2, [r3, #16]
 8010cce:	68fb      	ldr	r3, [r7, #12]
 8010cd0:	681b      	ldr	r3, [r3, #0]
 8010cd2:	f442 7248 	orr.w	r2, r2, #800	@ 0x320
 8010cd6:	611a      	str	r2, [r3, #16]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8010cd8:	68fb      	ldr	r3, [r7, #12]
 8010cda:	681b      	ldr	r3, [r3, #0]
 8010cdc:	681a      	ldr	r2, [r3, #0]
 8010cde:	68fb      	ldr	r3, [r7, #12]
 8010ce0:	681b      	ldr	r3, [r3, #0]
 8010ce2:	f042 0201 	orr.w	r2, r2, #1
 8010ce6:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8010ce8:	68fb      	ldr	r3, [r7, #12]
 8010cea:	685b      	ldr	r3, [r3, #4]
 8010cec:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8010cf0:	d107      	bne.n	8010d02 <HAL_SPI_Transmit_DMA+0x262>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8010cf2:	68fb      	ldr	r3, [r7, #12]
 8010cf4:	681b      	ldr	r3, [r3, #0]
 8010cf6:	681a      	ldr	r2, [r3, #0]
 8010cf8:	68fb      	ldr	r3, [r7, #12]
 8010cfa:	681b      	ldr	r3, [r3, #0]
 8010cfc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8010d00:	601a      	str	r2, [r3, #0]
  }

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8010d02:	68fb      	ldr	r3, [r7, #12]
 8010d04:	2200      	movs	r2, #0
 8010d06:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8010d0a:	2300      	movs	r3, #0
}
 8010d0c:	4618      	mov	r0, r3
 8010d0e:	3710      	adds	r7, #16
 8010d10:	46bd      	mov	sp, r7
 8010d12:	bd80      	pop	{r7, pc}
 8010d14:	0801117f 	.word	0x0801117f
 8010d18:	08011139 	.word	0x08011139
 8010d1c:	0801119b 	.word	0x0801119b
 8010d20:	ffff0000 	.word	0xffff0000

08010d24 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8010d24:	b580      	push	{r7, lr}
 8010d26:	b08a      	sub	sp, #40	@ 0x28
 8010d28:	af00      	add	r7, sp, #0
 8010d2a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 8010d2c:	687b      	ldr	r3, [r7, #4]
 8010d2e:	681b      	ldr	r3, [r3, #0]
 8010d30:	691b      	ldr	r3, [r3, #16]
 8010d32:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 8010d34:	687b      	ldr	r3, [r7, #4]
 8010d36:	681b      	ldr	r3, [r3, #0]
 8010d38:	695b      	ldr	r3, [r3, #20]
 8010d3a:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 8010d3c:	6a3a      	ldr	r2, [r7, #32]
 8010d3e:	69fb      	ldr	r3, [r7, #28]
 8010d40:	4013      	ands	r3, r2
 8010d42:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 8010d44:	687b      	ldr	r3, [r7, #4]
 8010d46:	681b      	ldr	r3, [r3, #0]
 8010d48:	689b      	ldr	r3, [r3, #8]
 8010d4a:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 8010d4c:	2300      	movs	r3, #0
 8010d4e:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 8010d50:	687b      	ldr	r3, [r7, #4]
 8010d52:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8010d56:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8010d58:	687b      	ldr	r3, [r7, #4]
 8010d5a:	681b      	ldr	r3, [r3, #0]
 8010d5c:	3330      	adds	r3, #48	@ 0x30
 8010d5e:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 8010d60:	69fb      	ldr	r3, [r7, #28]
 8010d62:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8010d66:	2b00      	cmp	r3, #0
 8010d68:	d010      	beq.n	8010d8c <HAL_SPI_IRQHandler+0x68>
 8010d6a:	6a3b      	ldr	r3, [r7, #32]
 8010d6c:	f003 0308 	and.w	r3, r3, #8
 8010d70:	2b00      	cmp	r3, #0
 8010d72:	d00b      	beq.n	8010d8c <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8010d74:	687b      	ldr	r3, [r7, #4]
 8010d76:	681b      	ldr	r3, [r3, #0]
 8010d78:	699a      	ldr	r2, [r3, #24]
 8010d7a:	687b      	ldr	r3, [r7, #4]
 8010d7c:	681b      	ldr	r3, [r3, #0]
 8010d7e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8010d82:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
 8010d84:	6878      	ldr	r0, [r7, #4]
 8010d86:	f000 f9cd 	bl	8011124 <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 8010d8a:	e192      	b.n	80110b2 <HAL_SPI_IRQHandler+0x38e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8010d8c:	69bb      	ldr	r3, [r7, #24]
 8010d8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010d92:	2b00      	cmp	r3, #0
 8010d94:	d113      	bne.n	8010dbe <HAL_SPI_IRQHandler+0x9a>
 8010d96:	69bb      	ldr	r3, [r7, #24]
 8010d98:	f003 0320 	and.w	r3, r3, #32
 8010d9c:	2b00      	cmp	r3, #0
 8010d9e:	d10e      	bne.n	8010dbe <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 8010da0:	69bb      	ldr	r3, [r7, #24]
 8010da2:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8010da6:	2b00      	cmp	r3, #0
 8010da8:	d009      	beq.n	8010dbe <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
 8010daa:	687b      	ldr	r3, [r7, #4]
 8010dac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010dae:	6878      	ldr	r0, [r7, #4]
 8010db0:	4798      	blx	r3
    hspi->RxISR(hspi);
 8010db2:	687b      	ldr	r3, [r7, #4]
 8010db4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010db6:	6878      	ldr	r0, [r7, #4]
 8010db8:	4798      	blx	r3
    handled = 1UL;
 8010dba:	2301      	movs	r3, #1
 8010dbc:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8010dbe:	69bb      	ldr	r3, [r7, #24]
 8010dc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010dc4:	2b00      	cmp	r3, #0
 8010dc6:	d10f      	bne.n	8010de8 <HAL_SPI_IRQHandler+0xc4>
 8010dc8:	69bb      	ldr	r3, [r7, #24]
 8010dca:	f003 0301 	and.w	r3, r3, #1
 8010dce:	2b00      	cmp	r3, #0
 8010dd0:	d00a      	beq.n	8010de8 <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8010dd2:	69bb      	ldr	r3, [r7, #24]
 8010dd4:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8010dd8:	2b00      	cmp	r3, #0
 8010dda:	d105      	bne.n	8010de8 <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
 8010ddc:	687b      	ldr	r3, [r7, #4]
 8010dde:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010de0:	6878      	ldr	r0, [r7, #4]
 8010de2:	4798      	blx	r3
    handled = 1UL;
 8010de4:	2301      	movs	r3, #1
 8010de6:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8010de8:	69bb      	ldr	r3, [r7, #24]
 8010dea:	f003 0320 	and.w	r3, r3, #32
 8010dee:	2b00      	cmp	r3, #0
 8010df0:	d10f      	bne.n	8010e12 <HAL_SPI_IRQHandler+0xee>
 8010df2:	69bb      	ldr	r3, [r7, #24]
 8010df4:	f003 0302 	and.w	r3, r3, #2
 8010df8:	2b00      	cmp	r3, #0
 8010dfa:	d00a      	beq.n	8010e12 <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8010dfc:	69bb      	ldr	r3, [r7, #24]
 8010dfe:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8010e02:	2b00      	cmp	r3, #0
 8010e04:	d105      	bne.n	8010e12 <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
 8010e06:	687b      	ldr	r3, [r7, #4]
 8010e08:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010e0a:	6878      	ldr	r0, [r7, #4]
 8010e0c:	4798      	blx	r3
    handled = 1UL;
 8010e0e:	2301      	movs	r3, #1
 8010e10:	627b      	str	r3, [r7, #36]	@ 0x24
  {
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 8010e12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010e14:	2b00      	cmp	r3, #0
 8010e16:	f040 8147 	bne.w	80110a8 <HAL_SPI_IRQHandler+0x384>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 8010e1a:	69bb      	ldr	r3, [r7, #24]
 8010e1c:	f003 0308 	and.w	r3, r3, #8
 8010e20:	2b00      	cmp	r3, #0
 8010e22:	f000 808b 	beq.w	8010f3c <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8010e26:	687b      	ldr	r3, [r7, #4]
 8010e28:	681b      	ldr	r3, [r3, #0]
 8010e2a:	699a      	ldr	r2, [r3, #24]
 8010e2c:	687b      	ldr	r3, [r7, #4]
 8010e2e:	681b      	ldr	r3, [r3, #0]
 8010e30:	f042 0208 	orr.w	r2, r2, #8
 8010e34:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8010e36:	687b      	ldr	r3, [r7, #4]
 8010e38:	681b      	ldr	r3, [r3, #0]
 8010e3a:	699a      	ldr	r2, [r3, #24]
 8010e3c:	687b      	ldr	r3, [r7, #4]
 8010e3e:	681b      	ldr	r3, [r3, #0]
 8010e40:	f042 0210 	orr.w	r2, r2, #16
 8010e44:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8010e46:	687b      	ldr	r3, [r7, #4]
 8010e48:	681b      	ldr	r3, [r3, #0]
 8010e4a:	699a      	ldr	r2, [r3, #24]
 8010e4c:	687b      	ldr	r3, [r7, #4]
 8010e4e:	681b      	ldr	r3, [r3, #0]
 8010e50:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8010e54:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 8010e56:	687b      	ldr	r3, [r7, #4]
 8010e58:	681b      	ldr	r3, [r3, #0]
 8010e5a:	691a      	ldr	r2, [r3, #16]
 8010e5c:	687b      	ldr	r3, [r7, #4]
 8010e5e:	681b      	ldr	r3, [r3, #0]
 8010e60:	f022 0208 	bic.w	r2, r2, #8
 8010e64:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8010e66:	687b      	ldr	r3, [r7, #4]
 8010e68:	681b      	ldr	r3, [r3, #0]
 8010e6a:	689b      	ldr	r3, [r3, #8]
 8010e6c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8010e70:	2b00      	cmp	r3, #0
 8010e72:	d13d      	bne.n	8010ef0 <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 8010e74:	e036      	b.n	8010ee4 <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8010e76:	687b      	ldr	r3, [r7, #4]
 8010e78:	68db      	ldr	r3, [r3, #12]
 8010e7a:	2b0f      	cmp	r3, #15
 8010e7c:	d90b      	bls.n	8010e96 <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8010e7e:	687b      	ldr	r3, [r7, #4]
 8010e80:	681a      	ldr	r2, [r3, #0]
 8010e82:	687b      	ldr	r3, [r7, #4]
 8010e84:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010e86:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8010e88:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8010e8a:	687b      	ldr	r3, [r7, #4]
 8010e8c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010e8e:	1d1a      	adds	r2, r3, #4
 8010e90:	687b      	ldr	r3, [r7, #4]
 8010e92:	665a      	str	r2, [r3, #100]	@ 0x64
 8010e94:	e01d      	b.n	8010ed2 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8010e96:	687b      	ldr	r3, [r7, #4]
 8010e98:	68db      	ldr	r3, [r3, #12]
 8010e9a:	2b07      	cmp	r3, #7
 8010e9c:	d90b      	bls.n	8010eb6 <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8010e9e:	687b      	ldr	r3, [r7, #4]
 8010ea0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010ea2:	68fa      	ldr	r2, [r7, #12]
 8010ea4:	8812      	ldrh	r2, [r2, #0]
 8010ea6:	b292      	uxth	r2, r2
 8010ea8:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8010eaa:	687b      	ldr	r3, [r7, #4]
 8010eac:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010eae:	1c9a      	adds	r2, r3, #2
 8010eb0:	687b      	ldr	r3, [r7, #4]
 8010eb2:	665a      	str	r2, [r3, #100]	@ 0x64
 8010eb4:	e00d      	b.n	8010ed2 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8010eb6:	687b      	ldr	r3, [r7, #4]
 8010eb8:	681b      	ldr	r3, [r3, #0]
 8010eba:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8010ebe:	687b      	ldr	r3, [r7, #4]
 8010ec0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010ec2:	7812      	ldrb	r2, [r2, #0]
 8010ec4:	b2d2      	uxtb	r2, r2
 8010ec6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8010ec8:	687b      	ldr	r3, [r7, #4]
 8010eca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010ecc:	1c5a      	adds	r2, r3, #1
 8010ece:	687b      	ldr	r3, [r7, #4]
 8010ed0:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        hspi->RxXferCount--;
 8010ed2:	687b      	ldr	r3, [r7, #4]
 8010ed4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8010ed8:	b29b      	uxth	r3, r3
 8010eda:	3b01      	subs	r3, #1
 8010edc:	b29a      	uxth	r2, r3
 8010ede:	687b      	ldr	r3, [r7, #4]
 8010ee0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 8010ee4:	687b      	ldr	r3, [r7, #4]
 8010ee6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8010eea:	b29b      	uxth	r3, r3
 8010eec:	2b00      	cmp	r3, #0
 8010eee:	d1c2      	bne.n	8010e76 <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 8010ef0:	6878      	ldr	r0, [r7, #4]
 8010ef2:	f000 f98f 	bl	8011214 <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 8010ef6:	687b      	ldr	r3, [r7, #4]
 8010ef8:	2201      	movs	r2, #1
 8010efa:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8010efe:	687b      	ldr	r3, [r7, #4]
 8010f00:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010f04:	2b00      	cmp	r3, #0
 8010f06:	d003      	beq.n	8010f10 <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8010f08:	6878      	ldr	r0, [r7, #4]
 8010f0a:	f000 f901 	bl	8011110 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8010f0e:	e0d0      	b.n	80110b2 <HAL_SPI_IRQHandler+0x38e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 8010f10:	7cfb      	ldrb	r3, [r7, #19]
 8010f12:	2b05      	cmp	r3, #5
 8010f14:	d103      	bne.n	8010f1e <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 8010f16:	6878      	ldr	r0, [r7, #4]
 8010f18:	f000 f8e6 	bl	80110e8 <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 8010f1c:	e0c6      	b.n	80110ac <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 8010f1e:	7cfb      	ldrb	r3, [r7, #19]
 8010f20:	2b04      	cmp	r3, #4
 8010f22:	d103      	bne.n	8010f2c <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
 8010f24:	6878      	ldr	r0, [r7, #4]
 8010f26:	f000 f8d5 	bl	80110d4 <HAL_SPI_RxCpltCallback>
    return;
 8010f2a:	e0bf      	b.n	80110ac <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 8010f2c:	7cfb      	ldrb	r3, [r7, #19]
 8010f2e:	2b03      	cmp	r3, #3
 8010f30:	f040 80bc 	bne.w	80110ac <HAL_SPI_IRQHandler+0x388>
      HAL_SPI_TxCpltCallback(hspi);
 8010f34:	6878      	ldr	r0, [r7, #4]
 8010f36:	f000 f8c3 	bl	80110c0 <HAL_SPI_TxCpltCallback>
    return;
 8010f3a:	e0b7      	b.n	80110ac <HAL_SPI_IRQHandler+0x388>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 8010f3c:	69bb      	ldr	r3, [r7, #24]
 8010f3e:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 8010f42:	2b00      	cmp	r3, #0
 8010f44:	f000 80b5 	beq.w	80110b2 <HAL_SPI_IRQHandler+0x38e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 8010f48:	69bb      	ldr	r3, [r7, #24]
 8010f4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010f4e:	2b00      	cmp	r3, #0
 8010f50:	d00f      	beq.n	8010f72 <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8010f52:	687b      	ldr	r3, [r7, #4]
 8010f54:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010f58:	f043 0204 	orr.w	r2, r3, #4
 8010f5c:	687b      	ldr	r3, [r7, #4]
 8010f5e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8010f62:	687b      	ldr	r3, [r7, #4]
 8010f64:	681b      	ldr	r3, [r3, #0]
 8010f66:	699a      	ldr	r2, [r3, #24]
 8010f68:	687b      	ldr	r3, [r7, #4]
 8010f6a:	681b      	ldr	r3, [r3, #0]
 8010f6c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8010f70:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 8010f72:	69bb      	ldr	r3, [r7, #24]
 8010f74:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8010f78:	2b00      	cmp	r3, #0
 8010f7a:	d00f      	beq.n	8010f9c <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8010f7c:	687b      	ldr	r3, [r7, #4]
 8010f7e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010f82:	f043 0201 	orr.w	r2, r3, #1
 8010f86:	687b      	ldr	r3, [r7, #4]
 8010f88:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8010f8c:	687b      	ldr	r3, [r7, #4]
 8010f8e:	681b      	ldr	r3, [r3, #0]
 8010f90:	699a      	ldr	r2, [r3, #24]
 8010f92:	687b      	ldr	r3, [r7, #4]
 8010f94:	681b      	ldr	r3, [r3, #0]
 8010f96:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8010f9a:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 8010f9c:	69bb      	ldr	r3, [r7, #24]
 8010f9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010fa2:	2b00      	cmp	r3, #0
 8010fa4:	d00f      	beq.n	8010fc6 <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8010fa6:	687b      	ldr	r3, [r7, #4]
 8010fa8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010fac:	f043 0208 	orr.w	r2, r3, #8
 8010fb0:	687b      	ldr	r3, [r7, #4]
 8010fb2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8010fb6:	687b      	ldr	r3, [r7, #4]
 8010fb8:	681b      	ldr	r3, [r3, #0]
 8010fba:	699a      	ldr	r2, [r3, #24]
 8010fbc:	687b      	ldr	r3, [r7, #4]
 8010fbe:	681b      	ldr	r3, [r3, #0]
 8010fc0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8010fc4:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 8010fc6:	69bb      	ldr	r3, [r7, #24]
 8010fc8:	f003 0320 	and.w	r3, r3, #32
 8010fcc:	2b00      	cmp	r3, #0
 8010fce:	d00f      	beq.n	8010ff0 <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8010fd0:	687b      	ldr	r3, [r7, #4]
 8010fd2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010fd6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8010fda:	687b      	ldr	r3, [r7, #4]
 8010fdc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8010fe0:	687b      	ldr	r3, [r7, #4]
 8010fe2:	681b      	ldr	r3, [r3, #0]
 8010fe4:	699a      	ldr	r2, [r3, #24]
 8010fe6:	687b      	ldr	r3, [r7, #4]
 8010fe8:	681b      	ldr	r3, [r3, #0]
 8010fea:	f042 0220 	orr.w	r2, r2, #32
 8010fee:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8010ff0:	687b      	ldr	r3, [r7, #4]
 8010ff2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010ff6:	2b00      	cmp	r3, #0
 8010ff8:	d05a      	beq.n	80110b0 <HAL_SPI_IRQHandler+0x38c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 8010ffa:	687b      	ldr	r3, [r7, #4]
 8010ffc:	681b      	ldr	r3, [r3, #0]
 8010ffe:	681a      	ldr	r2, [r3, #0]
 8011000:	687b      	ldr	r3, [r7, #4]
 8011002:	681b      	ldr	r3, [r3, #0]
 8011004:	f022 0201 	bic.w	r2, r2, #1
 8011008:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 801100a:	687b      	ldr	r3, [r7, #4]
 801100c:	681b      	ldr	r3, [r3, #0]
 801100e:	6919      	ldr	r1, [r3, #16]
 8011010:	687b      	ldr	r3, [r7, #4]
 8011012:	681a      	ldr	r2, [r3, #0]
 8011014:	4b28      	ldr	r3, [pc, #160]	@ (80110b8 <HAL_SPI_IRQHandler+0x394>)
 8011016:	400b      	ands	r3, r1
 8011018:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 801101a:	697b      	ldr	r3, [r7, #20]
 801101c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8011020:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8011024:	d138      	bne.n	8011098 <HAL_SPI_IRQHandler+0x374>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8011026:	687b      	ldr	r3, [r7, #4]
 8011028:	681b      	ldr	r3, [r3, #0]
 801102a:	689a      	ldr	r2, [r3, #8]
 801102c:	687b      	ldr	r3, [r7, #4]
 801102e:	681b      	ldr	r3, [r3, #0]
 8011030:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8011034:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8011036:	687b      	ldr	r3, [r7, #4]
 8011038:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801103a:	2b00      	cmp	r3, #0
 801103c:	d013      	beq.n	8011066 <HAL_SPI_IRQHandler+0x342>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 801103e:	687b      	ldr	r3, [r7, #4]
 8011040:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8011042:	4a1e      	ldr	r2, [pc, #120]	@ (80110bc <HAL_SPI_IRQHandler+0x398>)
 8011044:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8011046:	687b      	ldr	r3, [r7, #4]
 8011048:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801104a:	4618      	mov	r0, r3
 801104c:	f7f6 fe54 	bl	8007cf8 <HAL_DMA_Abort_IT>
 8011050:	4603      	mov	r3, r0
 8011052:	2b00      	cmp	r3, #0
 8011054:	d007      	beq.n	8011066 <HAL_SPI_IRQHandler+0x342>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8011056:	687b      	ldr	r3, [r7, #4]
 8011058:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801105c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8011060:	687b      	ldr	r3, [r7, #4]
 8011062:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8011066:	687b      	ldr	r3, [r7, #4]
 8011068:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801106a:	2b00      	cmp	r3, #0
 801106c:	d020      	beq.n	80110b0 <HAL_SPI_IRQHandler+0x38c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 801106e:	687b      	ldr	r3, [r7, #4]
 8011070:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8011072:	4a12      	ldr	r2, [pc, #72]	@ (80110bc <HAL_SPI_IRQHandler+0x398>)
 8011074:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8011076:	687b      	ldr	r3, [r7, #4]
 8011078:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801107a:	4618      	mov	r0, r3
 801107c:	f7f6 fe3c 	bl	8007cf8 <HAL_DMA_Abort_IT>
 8011080:	4603      	mov	r3, r0
 8011082:	2b00      	cmp	r3, #0
 8011084:	d014      	beq.n	80110b0 <HAL_SPI_IRQHandler+0x38c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8011086:	687b      	ldr	r3, [r7, #4]
 8011088:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801108c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8011090:	687b      	ldr	r3, [r7, #4]
 8011092:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8011096:	e00b      	b.n	80110b0 <HAL_SPI_IRQHandler+0x38c>
        hspi->State = HAL_SPI_STATE_READY;
 8011098:	687b      	ldr	r3, [r7, #4]
 801109a:	2201      	movs	r2, #1
 801109c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        HAL_SPI_ErrorCallback(hspi);
 80110a0:	6878      	ldr	r0, [r7, #4]
 80110a2:	f000 f835 	bl	8011110 <HAL_SPI_ErrorCallback>
    return;
 80110a6:	e003      	b.n	80110b0 <HAL_SPI_IRQHandler+0x38c>
    return;
 80110a8:	bf00      	nop
 80110aa:	e002      	b.n	80110b2 <HAL_SPI_IRQHandler+0x38e>
    return;
 80110ac:	bf00      	nop
 80110ae:	e000      	b.n	80110b2 <HAL_SPI_IRQHandler+0x38e>
    return;
 80110b0:	bf00      	nop
  }
}
 80110b2:	3728      	adds	r7, #40	@ 0x28
 80110b4:	46bd      	mov	sp, r7
 80110b6:	bd80      	pop	{r7, pc}
 80110b8:	fffffc94 	.word	0xfffffc94
 80110bc:	080111e1 	.word	0x080111e1

080110c0 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 80110c0:	b480      	push	{r7}
 80110c2:	b083      	sub	sp, #12
 80110c4:	af00      	add	r7, sp, #0
 80110c6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 80110c8:	bf00      	nop
 80110ca:	370c      	adds	r7, #12
 80110cc:	46bd      	mov	sp, r7
 80110ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110d2:	4770      	bx	lr

080110d4 <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 80110d4:	b480      	push	{r7}
 80110d6:	b083      	sub	sp, #12
 80110d8:	af00      	add	r7, sp, #0
 80110da:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 80110dc:	bf00      	nop
 80110de:	370c      	adds	r7, #12
 80110e0:	46bd      	mov	sp, r7
 80110e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110e6:	4770      	bx	lr

080110e8 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 80110e8:	b480      	push	{r7}
 80110ea:	b083      	sub	sp, #12
 80110ec:	af00      	add	r7, sp, #0
 80110ee:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 80110f0:	bf00      	nop
 80110f2:	370c      	adds	r7, #12
 80110f4:	46bd      	mov	sp, r7
 80110f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110fa:	4770      	bx	lr

080110fc <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 80110fc:	b480      	push	{r7}
 80110fe:	b083      	sub	sp, #12
 8011100:	af00      	add	r7, sp, #0
 8011102:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8011104:	bf00      	nop
 8011106:	370c      	adds	r7, #12
 8011108:	46bd      	mov	sp, r7
 801110a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801110e:	4770      	bx	lr

08011110 <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8011110:	b480      	push	{r7}
 8011112:	b083      	sub	sp, #12
 8011114:	af00      	add	r7, sp, #0
 8011116:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8011118:	bf00      	nop
 801111a:	370c      	adds	r7, #12
 801111c:	46bd      	mov	sp, r7
 801111e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011122:	4770      	bx	lr

08011124 <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8011124:	b480      	push	{r7}
 8011126:	b083      	sub	sp, #12
 8011128:	af00      	add	r7, sp, #0
 801112a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 801112c:	bf00      	nop
 801112e:	370c      	adds	r7, #12
 8011130:	46bd      	mov	sp, r7
 8011132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011136:	4770      	bx	lr

08011138 <SPI_DMATransmitCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8011138:	b580      	push	{r7, lr}
 801113a:	b084      	sub	sp, #16
 801113c:	af00      	add	r7, sp, #0
 801113e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8011140:	687b      	ldr	r3, [r7, #4]
 8011142:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011144:	60fb      	str	r3, [r7, #12]

  if (hspi->State != HAL_SPI_STATE_ABORT)
 8011146:	68fb      	ldr	r3, [r7, #12]
 8011148:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 801114c:	b2db      	uxtb	r3, r3
 801114e:	2b07      	cmp	r3, #7
 8011150:	d011      	beq.n	8011176 <SPI_DMATransmitCplt+0x3e>
  {
    if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 8011152:	68fb      	ldr	r3, [r7, #12]
 8011154:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8011156:	69db      	ldr	r3, [r3, #28]
 8011158:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801115c:	d103      	bne.n	8011166 <SPI_DMATransmitCplt+0x2e>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->TxCpltCallback(hspi);
#else
      HAL_SPI_TxCpltCallback(hspi);
 801115e:	68f8      	ldr	r0, [r7, #12]
 8011160:	f7ff ffae 	bl	80110c0 <HAL_SPI_TxCpltCallback>
    {
      /* Enable EOT interrupt */
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
    }
  }
}
 8011164:	e007      	b.n	8011176 <SPI_DMATransmitCplt+0x3e>
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
 8011166:	68fb      	ldr	r3, [r7, #12]
 8011168:	681b      	ldr	r3, [r3, #0]
 801116a:	691a      	ldr	r2, [r3, #16]
 801116c:	68fb      	ldr	r3, [r7, #12]
 801116e:	681b      	ldr	r3, [r3, #0]
 8011170:	f042 0208 	orr.w	r2, r2, #8
 8011174:	611a      	str	r2, [r3, #16]
}
 8011176:	bf00      	nop
 8011178:	3710      	adds	r7, #16
 801117a:	46bd      	mov	sp, r7
 801117c:	bd80      	pop	{r7, pc}

0801117e <SPI_DMAHalfTransmitCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma) /* Derogation MISRAC2012-Rule-8.13 */
{
 801117e:	b580      	push	{r7, lr}
 8011180:	b084      	sub	sp, #16
 8011182:	af00      	add	r7, sp, #0
 8011184:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)
 8011186:	687b      	ldr	r3, [r7, #4]
 8011188:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801118a:	60fb      	str	r3, [r7, #12]
                            ((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-8.13 */

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 801118c:	68f8      	ldr	r0, [r7, #12]
 801118e:	f7ff ffb5 	bl	80110fc <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8011192:	bf00      	nop
 8011194:	3710      	adds	r7, #16
 8011196:	46bd      	mov	sp, r7
 8011198:	bd80      	pop	{r7, pc}

0801119a <SPI_DMAError>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 801119a:	b580      	push	{r7, lr}
 801119c:	b084      	sub	sp, #16
 801119e:	af00      	add	r7, sp, #0
 80111a0:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80111a2:	687b      	ldr	r3, [r7, #4]
 80111a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80111a6:	60fb      	str	r3, [r7, #12]

  /* if DMA error is FIFO error ignore it */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 80111a8:	6878      	ldr	r0, [r7, #4]
 80111aa:	f7f7 ff23 	bl	8008ff4 <HAL_DMA_GetError>
 80111ae:	4603      	mov	r3, r0
 80111b0:	2b02      	cmp	r3, #2
 80111b2:	d011      	beq.n	80111d8 <SPI_DMAError+0x3e>
  {
    /* Call SPI standard close procedure */
    SPI_CloseTransfer(hspi);
 80111b4:	68f8      	ldr	r0, [r7, #12]
 80111b6:	f000 f82d 	bl	8011214 <SPI_CloseTransfer>

    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80111ba:	68fb      	ldr	r3, [r7, #12]
 80111bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80111c0:	f043 0210 	orr.w	r2, r3, #16
 80111c4:	68fb      	ldr	r3, [r7, #12]
 80111c6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    hspi->State = HAL_SPI_STATE_READY;
 80111ca:	68fb      	ldr	r3, [r7, #12]
 80111cc:	2201      	movs	r2, #1
 80111ce:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 80111d2:	68f8      	ldr	r0, [r7, #12]
 80111d4:	f7ff ff9c 	bl	8011110 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 80111d8:	bf00      	nop
 80111da:	3710      	adds	r7, #16
 80111dc:	46bd      	mov	sp, r7
 80111de:	bd80      	pop	{r7, pc}

080111e0 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80111e0:	b580      	push	{r7, lr}
 80111e2:	b084      	sub	sp, #16
 80111e4:	af00      	add	r7, sp, #0
 80111e6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80111e8:	687b      	ldr	r3, [r7, #4]
 80111ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80111ec:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 80111ee:	68fb      	ldr	r3, [r7, #12]
 80111f0:	2200      	movs	r2, #0
 80111f2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 80111f6:	68fb      	ldr	r3, [r7, #12]
 80111f8:	2200      	movs	r2, #0
 80111fa:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 80111fe:	68fb      	ldr	r3, [r7, #12]
 8011200:	2201      	movs	r2, #1
 8011202:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8011206:	68f8      	ldr	r0, [r7, #12]
 8011208:	f7ff ff82 	bl	8011110 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 801120c:	bf00      	nop
 801120e:	3710      	adds	r7, #16
 8011210:	46bd      	mov	sp, r7
 8011212:	bd80      	pop	{r7, pc}

08011214 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8011214:	b480      	push	{r7}
 8011216:	b085      	sub	sp, #20
 8011218:	af00      	add	r7, sp, #0
 801121a:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 801121c:	687b      	ldr	r3, [r7, #4]
 801121e:	681b      	ldr	r3, [r3, #0]
 8011220:	695b      	ldr	r3, [r3, #20]
 8011222:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8011224:	687b      	ldr	r3, [r7, #4]
 8011226:	681b      	ldr	r3, [r3, #0]
 8011228:	699a      	ldr	r2, [r3, #24]
 801122a:	687b      	ldr	r3, [r7, #4]
 801122c:	681b      	ldr	r3, [r3, #0]
 801122e:	f042 0208 	orr.w	r2, r2, #8
 8011232:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8011234:	687b      	ldr	r3, [r7, #4]
 8011236:	681b      	ldr	r3, [r3, #0]
 8011238:	699a      	ldr	r2, [r3, #24]
 801123a:	687b      	ldr	r3, [r7, #4]
 801123c:	681b      	ldr	r3, [r3, #0]
 801123e:	f042 0210 	orr.w	r2, r2, #16
 8011242:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8011244:	687b      	ldr	r3, [r7, #4]
 8011246:	681b      	ldr	r3, [r3, #0]
 8011248:	681a      	ldr	r2, [r3, #0]
 801124a:	687b      	ldr	r3, [r7, #4]
 801124c:	681b      	ldr	r3, [r3, #0]
 801124e:	f022 0201 	bic.w	r2, r2, #1
 8011252:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8011254:	687b      	ldr	r3, [r7, #4]
 8011256:	681b      	ldr	r3, [r3, #0]
 8011258:	6919      	ldr	r1, [r3, #16]
 801125a:	687b      	ldr	r3, [r7, #4]
 801125c:	681a      	ldr	r2, [r3, #0]
 801125e:	4b3c      	ldr	r3, [pc, #240]	@ (8011350 <SPI_CloseTransfer+0x13c>)
 8011260:	400b      	ands	r3, r1
 8011262:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8011264:	687b      	ldr	r3, [r7, #4]
 8011266:	681b      	ldr	r3, [r3, #0]
 8011268:	689a      	ldr	r2, [r3, #8]
 801126a:	687b      	ldr	r3, [r7, #4]
 801126c:	681b      	ldr	r3, [r3, #0]
 801126e:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8011272:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8011274:	687b      	ldr	r3, [r7, #4]
 8011276:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 801127a:	b2db      	uxtb	r3, r3
 801127c:	2b04      	cmp	r3, #4
 801127e:	d014      	beq.n	80112aa <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8011280:	68fb      	ldr	r3, [r7, #12]
 8011282:	f003 0320 	and.w	r3, r3, #32
 8011286:	2b00      	cmp	r3, #0
 8011288:	d00f      	beq.n	80112aa <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 801128a:	687b      	ldr	r3, [r7, #4]
 801128c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8011290:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8011294:	687b      	ldr	r3, [r7, #4]
 8011296:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 801129a:	687b      	ldr	r3, [r7, #4]
 801129c:	681b      	ldr	r3, [r3, #0]
 801129e:	699a      	ldr	r2, [r3, #24]
 80112a0:	687b      	ldr	r3, [r7, #4]
 80112a2:	681b      	ldr	r3, [r3, #0]
 80112a4:	f042 0220 	orr.w	r2, r2, #32
 80112a8:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80112aa:	687b      	ldr	r3, [r7, #4]
 80112ac:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80112b0:	b2db      	uxtb	r3, r3
 80112b2:	2b03      	cmp	r3, #3
 80112b4:	d014      	beq.n	80112e0 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 80112b6:	68fb      	ldr	r3, [r7, #12]
 80112b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80112bc:	2b00      	cmp	r3, #0
 80112be:	d00f      	beq.n	80112e0 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80112c0:	687b      	ldr	r3, [r7, #4]
 80112c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80112c6:	f043 0204 	orr.w	r2, r3, #4
 80112ca:	687b      	ldr	r3, [r7, #4]
 80112cc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80112d0:	687b      	ldr	r3, [r7, #4]
 80112d2:	681b      	ldr	r3, [r3, #0]
 80112d4:	699a      	ldr	r2, [r3, #24]
 80112d6:	687b      	ldr	r3, [r7, #4]
 80112d8:	681b      	ldr	r3, [r3, #0]
 80112da:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80112de:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 80112e0:	68fb      	ldr	r3, [r7, #12]
 80112e2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80112e6:	2b00      	cmp	r3, #0
 80112e8:	d00f      	beq.n	801130a <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80112ea:	687b      	ldr	r3, [r7, #4]
 80112ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80112f0:	f043 0201 	orr.w	r2, r3, #1
 80112f4:	687b      	ldr	r3, [r7, #4]
 80112f6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80112fa:	687b      	ldr	r3, [r7, #4]
 80112fc:	681b      	ldr	r3, [r3, #0]
 80112fe:	699a      	ldr	r2, [r3, #24]
 8011300:	687b      	ldr	r3, [r7, #4]
 8011302:	681b      	ldr	r3, [r3, #0]
 8011304:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8011308:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 801130a:	68fb      	ldr	r3, [r7, #12]
 801130c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8011310:	2b00      	cmp	r3, #0
 8011312:	d00f      	beq.n	8011334 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8011314:	687b      	ldr	r3, [r7, #4]
 8011316:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801131a:	f043 0208 	orr.w	r2, r3, #8
 801131e:	687b      	ldr	r3, [r7, #4]
 8011320:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8011324:	687b      	ldr	r3, [r7, #4]
 8011326:	681b      	ldr	r3, [r3, #0]
 8011328:	699a      	ldr	r2, [r3, #24]
 801132a:	687b      	ldr	r3, [r7, #4]
 801132c:	681b      	ldr	r3, [r3, #0]
 801132e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8011332:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8011334:	687b      	ldr	r3, [r7, #4]
 8011336:	2200      	movs	r2, #0
 8011338:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 801133c:	687b      	ldr	r3, [r7, #4]
 801133e:	2200      	movs	r2, #0
 8011340:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 8011344:	bf00      	nop
 8011346:	3714      	adds	r7, #20
 8011348:	46bd      	mov	sp, r7
 801134a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801134e:	4770      	bx	lr
 8011350:	fffffc90 	.word	0xfffffc90

08011354 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8011354:	b580      	push	{r7, lr}
 8011356:	b084      	sub	sp, #16
 8011358:	af00      	add	r7, sp, #0
 801135a:	60f8      	str	r0, [r7, #12]
 801135c:	60b9      	str	r1, [r7, #8]
 801135e:	603b      	str	r3, [r7, #0]
 8011360:	4613      	mov	r3, r2
 8011362:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8011364:	e010      	b.n	8011388 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8011366:	f7f5 fa1f 	bl	80067a8 <HAL_GetTick>
 801136a:	4602      	mov	r2, r0
 801136c:	69bb      	ldr	r3, [r7, #24]
 801136e:	1ad3      	subs	r3, r2, r3
 8011370:	683a      	ldr	r2, [r7, #0]
 8011372:	429a      	cmp	r2, r3
 8011374:	d803      	bhi.n	801137e <SPI_WaitOnFlagUntilTimeout+0x2a>
 8011376:	683b      	ldr	r3, [r7, #0]
 8011378:	f1b3 3fff 	cmp.w	r3, #4294967295
 801137c:	d102      	bne.n	8011384 <SPI_WaitOnFlagUntilTimeout+0x30>
 801137e:	683b      	ldr	r3, [r7, #0]
 8011380:	2b00      	cmp	r3, #0
 8011382:	d101      	bne.n	8011388 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8011384:	2303      	movs	r3, #3
 8011386:	e00f      	b.n	80113a8 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8011388:	68fb      	ldr	r3, [r7, #12]
 801138a:	681b      	ldr	r3, [r3, #0]
 801138c:	695a      	ldr	r2, [r3, #20]
 801138e:	68bb      	ldr	r3, [r7, #8]
 8011390:	4013      	ands	r3, r2
 8011392:	68ba      	ldr	r2, [r7, #8]
 8011394:	429a      	cmp	r2, r3
 8011396:	bf0c      	ite	eq
 8011398:	2301      	moveq	r3, #1
 801139a:	2300      	movne	r3, #0
 801139c:	b2db      	uxtb	r3, r3
 801139e:	461a      	mov	r2, r3
 80113a0:	79fb      	ldrb	r3, [r7, #7]
 80113a2:	429a      	cmp	r2, r3
 80113a4:	d0df      	beq.n	8011366 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 80113a6:	2300      	movs	r3, #0
}
 80113a8:	4618      	mov	r0, r3
 80113aa:	3710      	adds	r7, #16
 80113ac:	46bd      	mov	sp, r7
 80113ae:	bd80      	pop	{r7, pc}

080113b0 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 80113b0:	b480      	push	{r7}
 80113b2:	b085      	sub	sp, #20
 80113b4:	af00      	add	r7, sp, #0
 80113b6:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80113b8:	687b      	ldr	r3, [r7, #4]
 80113ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80113bc:	095b      	lsrs	r3, r3, #5
 80113be:	3301      	adds	r3, #1
 80113c0:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 80113c2:	687b      	ldr	r3, [r7, #4]
 80113c4:	68db      	ldr	r3, [r3, #12]
 80113c6:	3301      	adds	r3, #1
 80113c8:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 80113ca:	68bb      	ldr	r3, [r7, #8]
 80113cc:	3307      	adds	r3, #7
 80113ce:	08db      	lsrs	r3, r3, #3
 80113d0:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 80113d2:	68bb      	ldr	r3, [r7, #8]
 80113d4:	68fa      	ldr	r2, [r7, #12]
 80113d6:	fb02 f303 	mul.w	r3, r2, r3
}
 80113da:	4618      	mov	r0, r3
 80113dc:	3714      	adds	r7, #20
 80113de:	46bd      	mov	sp, r7
 80113e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113e4:	4770      	bx	lr

080113e6 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80113e6:	b580      	push	{r7, lr}
 80113e8:	b082      	sub	sp, #8
 80113ea:	af00      	add	r7, sp, #0
 80113ec:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80113ee:	687b      	ldr	r3, [r7, #4]
 80113f0:	2b00      	cmp	r3, #0
 80113f2:	d101      	bne.n	80113f8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80113f4:	2301      	movs	r3, #1
 80113f6:	e049      	b.n	801148c <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80113f8:	687b      	ldr	r3, [r7, #4]
 80113fa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80113fe:	b2db      	uxtb	r3, r3
 8011400:	2b00      	cmp	r3, #0
 8011402:	d106      	bne.n	8011412 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8011404:	687b      	ldr	r3, [r7, #4]
 8011406:	2200      	movs	r2, #0
 8011408:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 801140c:	6878      	ldr	r0, [r7, #4]
 801140e:	f7f3 fc9d 	bl	8004d4c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8011412:	687b      	ldr	r3, [r7, #4]
 8011414:	2202      	movs	r2, #2
 8011416:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 801141a:	687b      	ldr	r3, [r7, #4]
 801141c:	681a      	ldr	r2, [r3, #0]
 801141e:	687b      	ldr	r3, [r7, #4]
 8011420:	3304      	adds	r3, #4
 8011422:	4619      	mov	r1, r3
 8011424:	4610      	mov	r0, r2
 8011426:	f000 fad5 	bl	80119d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 801142a:	687b      	ldr	r3, [r7, #4]
 801142c:	2201      	movs	r2, #1
 801142e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8011432:	687b      	ldr	r3, [r7, #4]
 8011434:	2201      	movs	r2, #1
 8011436:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 801143a:	687b      	ldr	r3, [r7, #4]
 801143c:	2201      	movs	r2, #1
 801143e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8011442:	687b      	ldr	r3, [r7, #4]
 8011444:	2201      	movs	r2, #1
 8011446:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 801144a:	687b      	ldr	r3, [r7, #4]
 801144c:	2201      	movs	r2, #1
 801144e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8011452:	687b      	ldr	r3, [r7, #4]
 8011454:	2201      	movs	r2, #1
 8011456:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 801145a:	687b      	ldr	r3, [r7, #4]
 801145c:	2201      	movs	r2, #1
 801145e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8011462:	687b      	ldr	r3, [r7, #4]
 8011464:	2201      	movs	r2, #1
 8011466:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801146a:	687b      	ldr	r3, [r7, #4]
 801146c:	2201      	movs	r2, #1
 801146e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8011472:	687b      	ldr	r3, [r7, #4]
 8011474:	2201      	movs	r2, #1
 8011476:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 801147a:	687b      	ldr	r3, [r7, #4]
 801147c:	2201      	movs	r2, #1
 801147e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8011482:	687b      	ldr	r3, [r7, #4]
 8011484:	2201      	movs	r2, #1
 8011486:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 801148a:	2300      	movs	r3, #0
}
 801148c:	4618      	mov	r0, r3
 801148e:	3708      	adds	r7, #8
 8011490:	46bd      	mov	sp, r7
 8011492:	bd80      	pop	{r7, pc}

08011494 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8011494:	b480      	push	{r7}
 8011496:	b085      	sub	sp, #20
 8011498:	af00      	add	r7, sp, #0
 801149a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 801149c:	687b      	ldr	r3, [r7, #4]
 801149e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80114a2:	b2db      	uxtb	r3, r3
 80114a4:	2b01      	cmp	r3, #1
 80114a6:	d001      	beq.n	80114ac <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80114a8:	2301      	movs	r3, #1
 80114aa:	e054      	b.n	8011556 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80114ac:	687b      	ldr	r3, [r7, #4]
 80114ae:	2202      	movs	r2, #2
 80114b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80114b4:	687b      	ldr	r3, [r7, #4]
 80114b6:	681b      	ldr	r3, [r3, #0]
 80114b8:	68da      	ldr	r2, [r3, #12]
 80114ba:	687b      	ldr	r3, [r7, #4]
 80114bc:	681b      	ldr	r3, [r3, #0]
 80114be:	f042 0201 	orr.w	r2, r2, #1
 80114c2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80114c4:	687b      	ldr	r3, [r7, #4]
 80114c6:	681b      	ldr	r3, [r3, #0]
 80114c8:	4a26      	ldr	r2, [pc, #152]	@ (8011564 <HAL_TIM_Base_Start_IT+0xd0>)
 80114ca:	4293      	cmp	r3, r2
 80114cc:	d022      	beq.n	8011514 <HAL_TIM_Base_Start_IT+0x80>
 80114ce:	687b      	ldr	r3, [r7, #4]
 80114d0:	681b      	ldr	r3, [r3, #0]
 80114d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80114d6:	d01d      	beq.n	8011514 <HAL_TIM_Base_Start_IT+0x80>
 80114d8:	687b      	ldr	r3, [r7, #4]
 80114da:	681b      	ldr	r3, [r3, #0]
 80114dc:	4a22      	ldr	r2, [pc, #136]	@ (8011568 <HAL_TIM_Base_Start_IT+0xd4>)
 80114de:	4293      	cmp	r3, r2
 80114e0:	d018      	beq.n	8011514 <HAL_TIM_Base_Start_IT+0x80>
 80114e2:	687b      	ldr	r3, [r7, #4]
 80114e4:	681b      	ldr	r3, [r3, #0]
 80114e6:	4a21      	ldr	r2, [pc, #132]	@ (801156c <HAL_TIM_Base_Start_IT+0xd8>)
 80114e8:	4293      	cmp	r3, r2
 80114ea:	d013      	beq.n	8011514 <HAL_TIM_Base_Start_IT+0x80>
 80114ec:	687b      	ldr	r3, [r7, #4]
 80114ee:	681b      	ldr	r3, [r3, #0]
 80114f0:	4a1f      	ldr	r2, [pc, #124]	@ (8011570 <HAL_TIM_Base_Start_IT+0xdc>)
 80114f2:	4293      	cmp	r3, r2
 80114f4:	d00e      	beq.n	8011514 <HAL_TIM_Base_Start_IT+0x80>
 80114f6:	687b      	ldr	r3, [r7, #4]
 80114f8:	681b      	ldr	r3, [r3, #0]
 80114fa:	4a1e      	ldr	r2, [pc, #120]	@ (8011574 <HAL_TIM_Base_Start_IT+0xe0>)
 80114fc:	4293      	cmp	r3, r2
 80114fe:	d009      	beq.n	8011514 <HAL_TIM_Base_Start_IT+0x80>
 8011500:	687b      	ldr	r3, [r7, #4]
 8011502:	681b      	ldr	r3, [r3, #0]
 8011504:	4a1c      	ldr	r2, [pc, #112]	@ (8011578 <HAL_TIM_Base_Start_IT+0xe4>)
 8011506:	4293      	cmp	r3, r2
 8011508:	d004      	beq.n	8011514 <HAL_TIM_Base_Start_IT+0x80>
 801150a:	687b      	ldr	r3, [r7, #4]
 801150c:	681b      	ldr	r3, [r3, #0]
 801150e:	4a1b      	ldr	r2, [pc, #108]	@ (801157c <HAL_TIM_Base_Start_IT+0xe8>)
 8011510:	4293      	cmp	r3, r2
 8011512:	d115      	bne.n	8011540 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8011514:	687b      	ldr	r3, [r7, #4]
 8011516:	681b      	ldr	r3, [r3, #0]
 8011518:	689a      	ldr	r2, [r3, #8]
 801151a:	4b19      	ldr	r3, [pc, #100]	@ (8011580 <HAL_TIM_Base_Start_IT+0xec>)
 801151c:	4013      	ands	r3, r2
 801151e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8011520:	68fb      	ldr	r3, [r7, #12]
 8011522:	2b06      	cmp	r3, #6
 8011524:	d015      	beq.n	8011552 <HAL_TIM_Base_Start_IT+0xbe>
 8011526:	68fb      	ldr	r3, [r7, #12]
 8011528:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801152c:	d011      	beq.n	8011552 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 801152e:	687b      	ldr	r3, [r7, #4]
 8011530:	681b      	ldr	r3, [r3, #0]
 8011532:	681a      	ldr	r2, [r3, #0]
 8011534:	687b      	ldr	r3, [r7, #4]
 8011536:	681b      	ldr	r3, [r3, #0]
 8011538:	f042 0201 	orr.w	r2, r2, #1
 801153c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801153e:	e008      	b.n	8011552 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8011540:	687b      	ldr	r3, [r7, #4]
 8011542:	681b      	ldr	r3, [r3, #0]
 8011544:	681a      	ldr	r2, [r3, #0]
 8011546:	687b      	ldr	r3, [r7, #4]
 8011548:	681b      	ldr	r3, [r3, #0]
 801154a:	f042 0201 	orr.w	r2, r2, #1
 801154e:	601a      	str	r2, [r3, #0]
 8011550:	e000      	b.n	8011554 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8011552:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8011554:	2300      	movs	r3, #0
}
 8011556:	4618      	mov	r0, r3
 8011558:	3714      	adds	r7, #20
 801155a:	46bd      	mov	sp, r7
 801155c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011560:	4770      	bx	lr
 8011562:	bf00      	nop
 8011564:	40010000 	.word	0x40010000
 8011568:	40000400 	.word	0x40000400
 801156c:	40000800 	.word	0x40000800
 8011570:	40000c00 	.word	0x40000c00
 8011574:	40010400 	.word	0x40010400
 8011578:	40001800 	.word	0x40001800
 801157c:	40014000 	.word	0x40014000
 8011580:	00010007 	.word	0x00010007

08011584 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8011584:	b580      	push	{r7, lr}
 8011586:	b084      	sub	sp, #16
 8011588:	af00      	add	r7, sp, #0
 801158a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 801158c:	687b      	ldr	r3, [r7, #4]
 801158e:	681b      	ldr	r3, [r3, #0]
 8011590:	68db      	ldr	r3, [r3, #12]
 8011592:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8011594:	687b      	ldr	r3, [r7, #4]
 8011596:	681b      	ldr	r3, [r3, #0]
 8011598:	691b      	ldr	r3, [r3, #16]
 801159a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 801159c:	68bb      	ldr	r3, [r7, #8]
 801159e:	f003 0302 	and.w	r3, r3, #2
 80115a2:	2b00      	cmp	r3, #0
 80115a4:	d020      	beq.n	80115e8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80115a6:	68fb      	ldr	r3, [r7, #12]
 80115a8:	f003 0302 	and.w	r3, r3, #2
 80115ac:	2b00      	cmp	r3, #0
 80115ae:	d01b      	beq.n	80115e8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80115b0:	687b      	ldr	r3, [r7, #4]
 80115b2:	681b      	ldr	r3, [r3, #0]
 80115b4:	f06f 0202 	mvn.w	r2, #2
 80115b8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80115ba:	687b      	ldr	r3, [r7, #4]
 80115bc:	2201      	movs	r2, #1
 80115be:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80115c0:	687b      	ldr	r3, [r7, #4]
 80115c2:	681b      	ldr	r3, [r3, #0]
 80115c4:	699b      	ldr	r3, [r3, #24]
 80115c6:	f003 0303 	and.w	r3, r3, #3
 80115ca:	2b00      	cmp	r3, #0
 80115cc:	d003      	beq.n	80115d6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80115ce:	6878      	ldr	r0, [r7, #4]
 80115d0:	f000 f9e2 	bl	8011998 <HAL_TIM_IC_CaptureCallback>
 80115d4:	e005      	b.n	80115e2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80115d6:	6878      	ldr	r0, [r7, #4]
 80115d8:	f000 f9d4 	bl	8011984 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80115dc:	6878      	ldr	r0, [r7, #4]
 80115de:	f000 f9e5 	bl	80119ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80115e2:	687b      	ldr	r3, [r7, #4]
 80115e4:	2200      	movs	r2, #0
 80115e6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80115e8:	68bb      	ldr	r3, [r7, #8]
 80115ea:	f003 0304 	and.w	r3, r3, #4
 80115ee:	2b00      	cmp	r3, #0
 80115f0:	d020      	beq.n	8011634 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80115f2:	68fb      	ldr	r3, [r7, #12]
 80115f4:	f003 0304 	and.w	r3, r3, #4
 80115f8:	2b00      	cmp	r3, #0
 80115fa:	d01b      	beq.n	8011634 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80115fc:	687b      	ldr	r3, [r7, #4]
 80115fe:	681b      	ldr	r3, [r3, #0]
 8011600:	f06f 0204 	mvn.w	r2, #4
 8011604:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8011606:	687b      	ldr	r3, [r7, #4]
 8011608:	2202      	movs	r2, #2
 801160a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 801160c:	687b      	ldr	r3, [r7, #4]
 801160e:	681b      	ldr	r3, [r3, #0]
 8011610:	699b      	ldr	r3, [r3, #24]
 8011612:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8011616:	2b00      	cmp	r3, #0
 8011618:	d003      	beq.n	8011622 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 801161a:	6878      	ldr	r0, [r7, #4]
 801161c:	f000 f9bc 	bl	8011998 <HAL_TIM_IC_CaptureCallback>
 8011620:	e005      	b.n	801162e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8011622:	6878      	ldr	r0, [r7, #4]
 8011624:	f000 f9ae 	bl	8011984 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8011628:	6878      	ldr	r0, [r7, #4]
 801162a:	f000 f9bf 	bl	80119ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801162e:	687b      	ldr	r3, [r7, #4]
 8011630:	2200      	movs	r2, #0
 8011632:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8011634:	68bb      	ldr	r3, [r7, #8]
 8011636:	f003 0308 	and.w	r3, r3, #8
 801163a:	2b00      	cmp	r3, #0
 801163c:	d020      	beq.n	8011680 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 801163e:	68fb      	ldr	r3, [r7, #12]
 8011640:	f003 0308 	and.w	r3, r3, #8
 8011644:	2b00      	cmp	r3, #0
 8011646:	d01b      	beq.n	8011680 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8011648:	687b      	ldr	r3, [r7, #4]
 801164a:	681b      	ldr	r3, [r3, #0]
 801164c:	f06f 0208 	mvn.w	r2, #8
 8011650:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8011652:	687b      	ldr	r3, [r7, #4]
 8011654:	2204      	movs	r2, #4
 8011656:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8011658:	687b      	ldr	r3, [r7, #4]
 801165a:	681b      	ldr	r3, [r3, #0]
 801165c:	69db      	ldr	r3, [r3, #28]
 801165e:	f003 0303 	and.w	r3, r3, #3
 8011662:	2b00      	cmp	r3, #0
 8011664:	d003      	beq.n	801166e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8011666:	6878      	ldr	r0, [r7, #4]
 8011668:	f000 f996 	bl	8011998 <HAL_TIM_IC_CaptureCallback>
 801166c:	e005      	b.n	801167a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801166e:	6878      	ldr	r0, [r7, #4]
 8011670:	f000 f988 	bl	8011984 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8011674:	6878      	ldr	r0, [r7, #4]
 8011676:	f000 f999 	bl	80119ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801167a:	687b      	ldr	r3, [r7, #4]
 801167c:	2200      	movs	r2, #0
 801167e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8011680:	68bb      	ldr	r3, [r7, #8]
 8011682:	f003 0310 	and.w	r3, r3, #16
 8011686:	2b00      	cmp	r3, #0
 8011688:	d020      	beq.n	80116cc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 801168a:	68fb      	ldr	r3, [r7, #12]
 801168c:	f003 0310 	and.w	r3, r3, #16
 8011690:	2b00      	cmp	r3, #0
 8011692:	d01b      	beq.n	80116cc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8011694:	687b      	ldr	r3, [r7, #4]
 8011696:	681b      	ldr	r3, [r3, #0]
 8011698:	f06f 0210 	mvn.w	r2, #16
 801169c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 801169e:	687b      	ldr	r3, [r7, #4]
 80116a0:	2208      	movs	r2, #8
 80116a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80116a4:	687b      	ldr	r3, [r7, #4]
 80116a6:	681b      	ldr	r3, [r3, #0]
 80116a8:	69db      	ldr	r3, [r3, #28]
 80116aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80116ae:	2b00      	cmp	r3, #0
 80116b0:	d003      	beq.n	80116ba <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80116b2:	6878      	ldr	r0, [r7, #4]
 80116b4:	f000 f970 	bl	8011998 <HAL_TIM_IC_CaptureCallback>
 80116b8:	e005      	b.n	80116c6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80116ba:	6878      	ldr	r0, [r7, #4]
 80116bc:	f000 f962 	bl	8011984 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80116c0:	6878      	ldr	r0, [r7, #4]
 80116c2:	f000 f973 	bl	80119ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80116c6:	687b      	ldr	r3, [r7, #4]
 80116c8:	2200      	movs	r2, #0
 80116ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80116cc:	68bb      	ldr	r3, [r7, #8]
 80116ce:	f003 0301 	and.w	r3, r3, #1
 80116d2:	2b00      	cmp	r3, #0
 80116d4:	d00c      	beq.n	80116f0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80116d6:	68fb      	ldr	r3, [r7, #12]
 80116d8:	f003 0301 	and.w	r3, r3, #1
 80116dc:	2b00      	cmp	r3, #0
 80116de:	d007      	beq.n	80116f0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80116e0:	687b      	ldr	r3, [r7, #4]
 80116e2:	681b      	ldr	r3, [r3, #0]
 80116e4:	f06f 0201 	mvn.w	r2, #1
 80116e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80116ea:	6878      	ldr	r0, [r7, #4]
 80116ec:	f7f0 f90a 	bl	8001904 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80116f0:	68bb      	ldr	r3, [r7, #8]
 80116f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80116f6:	2b00      	cmp	r3, #0
 80116f8:	d104      	bne.n	8011704 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80116fa:	68bb      	ldr	r3, [r7, #8]
 80116fc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8011700:	2b00      	cmp	r3, #0
 8011702:	d00c      	beq.n	801171e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8011704:	68fb      	ldr	r3, [r7, #12]
 8011706:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801170a:	2b00      	cmp	r3, #0
 801170c:	d007      	beq.n	801171e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 801170e:	687b      	ldr	r3, [r7, #4]
 8011710:	681b      	ldr	r3, [r3, #0]
 8011712:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8011716:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8011718:	6878      	ldr	r0, [r7, #4]
 801171a:	f000 fb31 	bl	8011d80 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 801171e:	68bb      	ldr	r3, [r7, #8]
 8011720:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8011724:	2b00      	cmp	r3, #0
 8011726:	d00c      	beq.n	8011742 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8011728:	68fb      	ldr	r3, [r7, #12]
 801172a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801172e:	2b00      	cmp	r3, #0
 8011730:	d007      	beq.n	8011742 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8011732:	687b      	ldr	r3, [r7, #4]
 8011734:	681b      	ldr	r3, [r3, #0]
 8011736:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 801173a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 801173c:	6878      	ldr	r0, [r7, #4]
 801173e:	f000 fb29 	bl	8011d94 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8011742:	68bb      	ldr	r3, [r7, #8]
 8011744:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011748:	2b00      	cmp	r3, #0
 801174a:	d00c      	beq.n	8011766 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 801174c:	68fb      	ldr	r3, [r7, #12]
 801174e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011752:	2b00      	cmp	r3, #0
 8011754:	d007      	beq.n	8011766 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8011756:	687b      	ldr	r3, [r7, #4]
 8011758:	681b      	ldr	r3, [r3, #0]
 801175a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 801175e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8011760:	6878      	ldr	r0, [r7, #4]
 8011762:	f000 f92d 	bl	80119c0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8011766:	68bb      	ldr	r3, [r7, #8]
 8011768:	f003 0320 	and.w	r3, r3, #32
 801176c:	2b00      	cmp	r3, #0
 801176e:	d00c      	beq.n	801178a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8011770:	68fb      	ldr	r3, [r7, #12]
 8011772:	f003 0320 	and.w	r3, r3, #32
 8011776:	2b00      	cmp	r3, #0
 8011778:	d007      	beq.n	801178a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 801177a:	687b      	ldr	r3, [r7, #4]
 801177c:	681b      	ldr	r3, [r3, #0]
 801177e:	f06f 0220 	mvn.w	r2, #32
 8011782:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8011784:	6878      	ldr	r0, [r7, #4]
 8011786:	f000 faf1 	bl	8011d6c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 801178a:	bf00      	nop
 801178c:	3710      	adds	r7, #16
 801178e:	46bd      	mov	sp, r7
 8011790:	bd80      	pop	{r7, pc}
	...

08011794 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8011794:	b580      	push	{r7, lr}
 8011796:	b084      	sub	sp, #16
 8011798:	af00      	add	r7, sp, #0
 801179a:	6078      	str	r0, [r7, #4]
 801179c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 801179e:	2300      	movs	r3, #0
 80117a0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80117a2:	687b      	ldr	r3, [r7, #4]
 80117a4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80117a8:	2b01      	cmp	r3, #1
 80117aa:	d101      	bne.n	80117b0 <HAL_TIM_ConfigClockSource+0x1c>
 80117ac:	2302      	movs	r3, #2
 80117ae:	e0dc      	b.n	801196a <HAL_TIM_ConfigClockSource+0x1d6>
 80117b0:	687b      	ldr	r3, [r7, #4]
 80117b2:	2201      	movs	r2, #1
 80117b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80117b8:	687b      	ldr	r3, [r7, #4]
 80117ba:	2202      	movs	r2, #2
 80117bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80117c0:	687b      	ldr	r3, [r7, #4]
 80117c2:	681b      	ldr	r3, [r3, #0]
 80117c4:	689b      	ldr	r3, [r3, #8]
 80117c6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80117c8:	68ba      	ldr	r2, [r7, #8]
 80117ca:	4b6a      	ldr	r3, [pc, #424]	@ (8011974 <HAL_TIM_ConfigClockSource+0x1e0>)
 80117cc:	4013      	ands	r3, r2
 80117ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80117d0:	68bb      	ldr	r3, [r7, #8]
 80117d2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80117d6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80117d8:	687b      	ldr	r3, [r7, #4]
 80117da:	681b      	ldr	r3, [r3, #0]
 80117dc:	68ba      	ldr	r2, [r7, #8]
 80117de:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80117e0:	683b      	ldr	r3, [r7, #0]
 80117e2:	681b      	ldr	r3, [r3, #0]
 80117e4:	4a64      	ldr	r2, [pc, #400]	@ (8011978 <HAL_TIM_ConfigClockSource+0x1e4>)
 80117e6:	4293      	cmp	r3, r2
 80117e8:	f000 80a9 	beq.w	801193e <HAL_TIM_ConfigClockSource+0x1aa>
 80117ec:	4a62      	ldr	r2, [pc, #392]	@ (8011978 <HAL_TIM_ConfigClockSource+0x1e4>)
 80117ee:	4293      	cmp	r3, r2
 80117f0:	f200 80ae 	bhi.w	8011950 <HAL_TIM_ConfigClockSource+0x1bc>
 80117f4:	4a61      	ldr	r2, [pc, #388]	@ (801197c <HAL_TIM_ConfigClockSource+0x1e8>)
 80117f6:	4293      	cmp	r3, r2
 80117f8:	f000 80a1 	beq.w	801193e <HAL_TIM_ConfigClockSource+0x1aa>
 80117fc:	4a5f      	ldr	r2, [pc, #380]	@ (801197c <HAL_TIM_ConfigClockSource+0x1e8>)
 80117fe:	4293      	cmp	r3, r2
 8011800:	f200 80a6 	bhi.w	8011950 <HAL_TIM_ConfigClockSource+0x1bc>
 8011804:	4a5e      	ldr	r2, [pc, #376]	@ (8011980 <HAL_TIM_ConfigClockSource+0x1ec>)
 8011806:	4293      	cmp	r3, r2
 8011808:	f000 8099 	beq.w	801193e <HAL_TIM_ConfigClockSource+0x1aa>
 801180c:	4a5c      	ldr	r2, [pc, #368]	@ (8011980 <HAL_TIM_ConfigClockSource+0x1ec>)
 801180e:	4293      	cmp	r3, r2
 8011810:	f200 809e 	bhi.w	8011950 <HAL_TIM_ConfigClockSource+0x1bc>
 8011814:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8011818:	f000 8091 	beq.w	801193e <HAL_TIM_ConfigClockSource+0x1aa>
 801181c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8011820:	f200 8096 	bhi.w	8011950 <HAL_TIM_ConfigClockSource+0x1bc>
 8011824:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8011828:	f000 8089 	beq.w	801193e <HAL_TIM_ConfigClockSource+0x1aa>
 801182c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8011830:	f200 808e 	bhi.w	8011950 <HAL_TIM_ConfigClockSource+0x1bc>
 8011834:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8011838:	d03e      	beq.n	80118b8 <HAL_TIM_ConfigClockSource+0x124>
 801183a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801183e:	f200 8087 	bhi.w	8011950 <HAL_TIM_ConfigClockSource+0x1bc>
 8011842:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8011846:	f000 8086 	beq.w	8011956 <HAL_TIM_ConfigClockSource+0x1c2>
 801184a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801184e:	d87f      	bhi.n	8011950 <HAL_TIM_ConfigClockSource+0x1bc>
 8011850:	2b70      	cmp	r3, #112	@ 0x70
 8011852:	d01a      	beq.n	801188a <HAL_TIM_ConfigClockSource+0xf6>
 8011854:	2b70      	cmp	r3, #112	@ 0x70
 8011856:	d87b      	bhi.n	8011950 <HAL_TIM_ConfigClockSource+0x1bc>
 8011858:	2b60      	cmp	r3, #96	@ 0x60
 801185a:	d050      	beq.n	80118fe <HAL_TIM_ConfigClockSource+0x16a>
 801185c:	2b60      	cmp	r3, #96	@ 0x60
 801185e:	d877      	bhi.n	8011950 <HAL_TIM_ConfigClockSource+0x1bc>
 8011860:	2b50      	cmp	r3, #80	@ 0x50
 8011862:	d03c      	beq.n	80118de <HAL_TIM_ConfigClockSource+0x14a>
 8011864:	2b50      	cmp	r3, #80	@ 0x50
 8011866:	d873      	bhi.n	8011950 <HAL_TIM_ConfigClockSource+0x1bc>
 8011868:	2b40      	cmp	r3, #64	@ 0x40
 801186a:	d058      	beq.n	801191e <HAL_TIM_ConfigClockSource+0x18a>
 801186c:	2b40      	cmp	r3, #64	@ 0x40
 801186e:	d86f      	bhi.n	8011950 <HAL_TIM_ConfigClockSource+0x1bc>
 8011870:	2b30      	cmp	r3, #48	@ 0x30
 8011872:	d064      	beq.n	801193e <HAL_TIM_ConfigClockSource+0x1aa>
 8011874:	2b30      	cmp	r3, #48	@ 0x30
 8011876:	d86b      	bhi.n	8011950 <HAL_TIM_ConfigClockSource+0x1bc>
 8011878:	2b20      	cmp	r3, #32
 801187a:	d060      	beq.n	801193e <HAL_TIM_ConfigClockSource+0x1aa>
 801187c:	2b20      	cmp	r3, #32
 801187e:	d867      	bhi.n	8011950 <HAL_TIM_ConfigClockSource+0x1bc>
 8011880:	2b00      	cmp	r3, #0
 8011882:	d05c      	beq.n	801193e <HAL_TIM_ConfigClockSource+0x1aa>
 8011884:	2b10      	cmp	r3, #16
 8011886:	d05a      	beq.n	801193e <HAL_TIM_ConfigClockSource+0x1aa>
 8011888:	e062      	b.n	8011950 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 801188a:	687b      	ldr	r3, [r7, #4]
 801188c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 801188e:	683b      	ldr	r3, [r7, #0]
 8011890:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8011892:	683b      	ldr	r3, [r7, #0]
 8011894:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8011896:	683b      	ldr	r3, [r7, #0]
 8011898:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 801189a:	f000 f9b9 	bl	8011c10 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 801189e:	687b      	ldr	r3, [r7, #4]
 80118a0:	681b      	ldr	r3, [r3, #0]
 80118a2:	689b      	ldr	r3, [r3, #8]
 80118a4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80118a6:	68bb      	ldr	r3, [r7, #8]
 80118a8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80118ac:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80118ae:	687b      	ldr	r3, [r7, #4]
 80118b0:	681b      	ldr	r3, [r3, #0]
 80118b2:	68ba      	ldr	r2, [r7, #8]
 80118b4:	609a      	str	r2, [r3, #8]
      break;
 80118b6:	e04f      	b.n	8011958 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80118b8:	687b      	ldr	r3, [r7, #4]
 80118ba:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80118bc:	683b      	ldr	r3, [r7, #0]
 80118be:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80118c0:	683b      	ldr	r3, [r7, #0]
 80118c2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80118c4:	683b      	ldr	r3, [r7, #0]
 80118c6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80118c8:	f000 f9a2 	bl	8011c10 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80118cc:	687b      	ldr	r3, [r7, #4]
 80118ce:	681b      	ldr	r3, [r3, #0]
 80118d0:	689a      	ldr	r2, [r3, #8]
 80118d2:	687b      	ldr	r3, [r7, #4]
 80118d4:	681b      	ldr	r3, [r3, #0]
 80118d6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80118da:	609a      	str	r2, [r3, #8]
      break;
 80118dc:	e03c      	b.n	8011958 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80118de:	687b      	ldr	r3, [r7, #4]
 80118e0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80118e2:	683b      	ldr	r3, [r7, #0]
 80118e4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80118e6:	683b      	ldr	r3, [r7, #0]
 80118e8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80118ea:	461a      	mov	r2, r3
 80118ec:	f000 f912 	bl	8011b14 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80118f0:	687b      	ldr	r3, [r7, #4]
 80118f2:	681b      	ldr	r3, [r3, #0]
 80118f4:	2150      	movs	r1, #80	@ 0x50
 80118f6:	4618      	mov	r0, r3
 80118f8:	f000 f96c 	bl	8011bd4 <TIM_ITRx_SetConfig>
      break;
 80118fc:	e02c      	b.n	8011958 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80118fe:	687b      	ldr	r3, [r7, #4]
 8011900:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8011902:	683b      	ldr	r3, [r7, #0]
 8011904:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8011906:	683b      	ldr	r3, [r7, #0]
 8011908:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 801190a:	461a      	mov	r2, r3
 801190c:	f000 f931 	bl	8011b72 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8011910:	687b      	ldr	r3, [r7, #4]
 8011912:	681b      	ldr	r3, [r3, #0]
 8011914:	2160      	movs	r1, #96	@ 0x60
 8011916:	4618      	mov	r0, r3
 8011918:	f000 f95c 	bl	8011bd4 <TIM_ITRx_SetConfig>
      break;
 801191c:	e01c      	b.n	8011958 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 801191e:	687b      	ldr	r3, [r7, #4]
 8011920:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8011922:	683b      	ldr	r3, [r7, #0]
 8011924:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8011926:	683b      	ldr	r3, [r7, #0]
 8011928:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 801192a:	461a      	mov	r2, r3
 801192c:	f000 f8f2 	bl	8011b14 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8011930:	687b      	ldr	r3, [r7, #4]
 8011932:	681b      	ldr	r3, [r3, #0]
 8011934:	2140      	movs	r1, #64	@ 0x40
 8011936:	4618      	mov	r0, r3
 8011938:	f000 f94c 	bl	8011bd4 <TIM_ITRx_SetConfig>
      break;
 801193c:	e00c      	b.n	8011958 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 801193e:	687b      	ldr	r3, [r7, #4]
 8011940:	681a      	ldr	r2, [r3, #0]
 8011942:	683b      	ldr	r3, [r7, #0]
 8011944:	681b      	ldr	r3, [r3, #0]
 8011946:	4619      	mov	r1, r3
 8011948:	4610      	mov	r0, r2
 801194a:	f000 f943 	bl	8011bd4 <TIM_ITRx_SetConfig>
      break;
 801194e:	e003      	b.n	8011958 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 8011950:	2301      	movs	r3, #1
 8011952:	73fb      	strb	r3, [r7, #15]
      break;
 8011954:	e000      	b.n	8011958 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 8011956:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8011958:	687b      	ldr	r3, [r7, #4]
 801195a:	2201      	movs	r2, #1
 801195c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8011960:	687b      	ldr	r3, [r7, #4]
 8011962:	2200      	movs	r2, #0
 8011964:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8011968:	7bfb      	ldrb	r3, [r7, #15]
}
 801196a:	4618      	mov	r0, r3
 801196c:	3710      	adds	r7, #16
 801196e:	46bd      	mov	sp, r7
 8011970:	bd80      	pop	{r7, pc}
 8011972:	bf00      	nop
 8011974:	ffceff88 	.word	0xffceff88
 8011978:	00100040 	.word	0x00100040
 801197c:	00100030 	.word	0x00100030
 8011980:	00100020 	.word	0x00100020

08011984 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8011984:	b480      	push	{r7}
 8011986:	b083      	sub	sp, #12
 8011988:	af00      	add	r7, sp, #0
 801198a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 801198c:	bf00      	nop
 801198e:	370c      	adds	r7, #12
 8011990:	46bd      	mov	sp, r7
 8011992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011996:	4770      	bx	lr

08011998 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8011998:	b480      	push	{r7}
 801199a:	b083      	sub	sp, #12
 801199c:	af00      	add	r7, sp, #0
 801199e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80119a0:	bf00      	nop
 80119a2:	370c      	adds	r7, #12
 80119a4:	46bd      	mov	sp, r7
 80119a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119aa:	4770      	bx	lr

080119ac <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80119ac:	b480      	push	{r7}
 80119ae:	b083      	sub	sp, #12
 80119b0:	af00      	add	r7, sp, #0
 80119b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80119b4:	bf00      	nop
 80119b6:	370c      	adds	r7, #12
 80119b8:	46bd      	mov	sp, r7
 80119ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119be:	4770      	bx	lr

080119c0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80119c0:	b480      	push	{r7}
 80119c2:	b083      	sub	sp, #12
 80119c4:	af00      	add	r7, sp, #0
 80119c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80119c8:	bf00      	nop
 80119ca:	370c      	adds	r7, #12
 80119cc:	46bd      	mov	sp, r7
 80119ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119d2:	4770      	bx	lr

080119d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80119d4:	b480      	push	{r7}
 80119d6:	b085      	sub	sp, #20
 80119d8:	af00      	add	r7, sp, #0
 80119da:	6078      	str	r0, [r7, #4]
 80119dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80119de:	687b      	ldr	r3, [r7, #4]
 80119e0:	681b      	ldr	r3, [r3, #0]
 80119e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80119e4:	687b      	ldr	r3, [r7, #4]
 80119e6:	4a43      	ldr	r2, [pc, #268]	@ (8011af4 <TIM_Base_SetConfig+0x120>)
 80119e8:	4293      	cmp	r3, r2
 80119ea:	d013      	beq.n	8011a14 <TIM_Base_SetConfig+0x40>
 80119ec:	687b      	ldr	r3, [r7, #4]
 80119ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80119f2:	d00f      	beq.n	8011a14 <TIM_Base_SetConfig+0x40>
 80119f4:	687b      	ldr	r3, [r7, #4]
 80119f6:	4a40      	ldr	r2, [pc, #256]	@ (8011af8 <TIM_Base_SetConfig+0x124>)
 80119f8:	4293      	cmp	r3, r2
 80119fa:	d00b      	beq.n	8011a14 <TIM_Base_SetConfig+0x40>
 80119fc:	687b      	ldr	r3, [r7, #4]
 80119fe:	4a3f      	ldr	r2, [pc, #252]	@ (8011afc <TIM_Base_SetConfig+0x128>)
 8011a00:	4293      	cmp	r3, r2
 8011a02:	d007      	beq.n	8011a14 <TIM_Base_SetConfig+0x40>
 8011a04:	687b      	ldr	r3, [r7, #4]
 8011a06:	4a3e      	ldr	r2, [pc, #248]	@ (8011b00 <TIM_Base_SetConfig+0x12c>)
 8011a08:	4293      	cmp	r3, r2
 8011a0a:	d003      	beq.n	8011a14 <TIM_Base_SetConfig+0x40>
 8011a0c:	687b      	ldr	r3, [r7, #4]
 8011a0e:	4a3d      	ldr	r2, [pc, #244]	@ (8011b04 <TIM_Base_SetConfig+0x130>)
 8011a10:	4293      	cmp	r3, r2
 8011a12:	d108      	bne.n	8011a26 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8011a14:	68fb      	ldr	r3, [r7, #12]
 8011a16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011a1a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8011a1c:	683b      	ldr	r3, [r7, #0]
 8011a1e:	685b      	ldr	r3, [r3, #4]
 8011a20:	68fa      	ldr	r2, [r7, #12]
 8011a22:	4313      	orrs	r3, r2
 8011a24:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8011a26:	687b      	ldr	r3, [r7, #4]
 8011a28:	4a32      	ldr	r2, [pc, #200]	@ (8011af4 <TIM_Base_SetConfig+0x120>)
 8011a2a:	4293      	cmp	r3, r2
 8011a2c:	d01f      	beq.n	8011a6e <TIM_Base_SetConfig+0x9a>
 8011a2e:	687b      	ldr	r3, [r7, #4]
 8011a30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8011a34:	d01b      	beq.n	8011a6e <TIM_Base_SetConfig+0x9a>
 8011a36:	687b      	ldr	r3, [r7, #4]
 8011a38:	4a2f      	ldr	r2, [pc, #188]	@ (8011af8 <TIM_Base_SetConfig+0x124>)
 8011a3a:	4293      	cmp	r3, r2
 8011a3c:	d017      	beq.n	8011a6e <TIM_Base_SetConfig+0x9a>
 8011a3e:	687b      	ldr	r3, [r7, #4]
 8011a40:	4a2e      	ldr	r2, [pc, #184]	@ (8011afc <TIM_Base_SetConfig+0x128>)
 8011a42:	4293      	cmp	r3, r2
 8011a44:	d013      	beq.n	8011a6e <TIM_Base_SetConfig+0x9a>
 8011a46:	687b      	ldr	r3, [r7, #4]
 8011a48:	4a2d      	ldr	r2, [pc, #180]	@ (8011b00 <TIM_Base_SetConfig+0x12c>)
 8011a4a:	4293      	cmp	r3, r2
 8011a4c:	d00f      	beq.n	8011a6e <TIM_Base_SetConfig+0x9a>
 8011a4e:	687b      	ldr	r3, [r7, #4]
 8011a50:	4a2c      	ldr	r2, [pc, #176]	@ (8011b04 <TIM_Base_SetConfig+0x130>)
 8011a52:	4293      	cmp	r3, r2
 8011a54:	d00b      	beq.n	8011a6e <TIM_Base_SetConfig+0x9a>
 8011a56:	687b      	ldr	r3, [r7, #4]
 8011a58:	4a2b      	ldr	r2, [pc, #172]	@ (8011b08 <TIM_Base_SetConfig+0x134>)
 8011a5a:	4293      	cmp	r3, r2
 8011a5c:	d007      	beq.n	8011a6e <TIM_Base_SetConfig+0x9a>
 8011a5e:	687b      	ldr	r3, [r7, #4]
 8011a60:	4a2a      	ldr	r2, [pc, #168]	@ (8011b0c <TIM_Base_SetConfig+0x138>)
 8011a62:	4293      	cmp	r3, r2
 8011a64:	d003      	beq.n	8011a6e <TIM_Base_SetConfig+0x9a>
 8011a66:	687b      	ldr	r3, [r7, #4]
 8011a68:	4a29      	ldr	r2, [pc, #164]	@ (8011b10 <TIM_Base_SetConfig+0x13c>)
 8011a6a:	4293      	cmp	r3, r2
 8011a6c:	d108      	bne.n	8011a80 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8011a6e:	68fb      	ldr	r3, [r7, #12]
 8011a70:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8011a74:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8011a76:	683b      	ldr	r3, [r7, #0]
 8011a78:	68db      	ldr	r3, [r3, #12]
 8011a7a:	68fa      	ldr	r2, [r7, #12]
 8011a7c:	4313      	orrs	r3, r2
 8011a7e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8011a80:	68fb      	ldr	r3, [r7, #12]
 8011a82:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8011a86:	683b      	ldr	r3, [r7, #0]
 8011a88:	695b      	ldr	r3, [r3, #20]
 8011a8a:	4313      	orrs	r3, r2
 8011a8c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8011a8e:	683b      	ldr	r3, [r7, #0]
 8011a90:	689a      	ldr	r2, [r3, #8]
 8011a92:	687b      	ldr	r3, [r7, #4]
 8011a94:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8011a96:	683b      	ldr	r3, [r7, #0]
 8011a98:	681a      	ldr	r2, [r3, #0]
 8011a9a:	687b      	ldr	r3, [r7, #4]
 8011a9c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8011a9e:	687b      	ldr	r3, [r7, #4]
 8011aa0:	4a14      	ldr	r2, [pc, #80]	@ (8011af4 <TIM_Base_SetConfig+0x120>)
 8011aa2:	4293      	cmp	r3, r2
 8011aa4:	d00f      	beq.n	8011ac6 <TIM_Base_SetConfig+0xf2>
 8011aa6:	687b      	ldr	r3, [r7, #4]
 8011aa8:	4a16      	ldr	r2, [pc, #88]	@ (8011b04 <TIM_Base_SetConfig+0x130>)
 8011aaa:	4293      	cmp	r3, r2
 8011aac:	d00b      	beq.n	8011ac6 <TIM_Base_SetConfig+0xf2>
 8011aae:	687b      	ldr	r3, [r7, #4]
 8011ab0:	4a15      	ldr	r2, [pc, #84]	@ (8011b08 <TIM_Base_SetConfig+0x134>)
 8011ab2:	4293      	cmp	r3, r2
 8011ab4:	d007      	beq.n	8011ac6 <TIM_Base_SetConfig+0xf2>
 8011ab6:	687b      	ldr	r3, [r7, #4]
 8011ab8:	4a14      	ldr	r2, [pc, #80]	@ (8011b0c <TIM_Base_SetConfig+0x138>)
 8011aba:	4293      	cmp	r3, r2
 8011abc:	d003      	beq.n	8011ac6 <TIM_Base_SetConfig+0xf2>
 8011abe:	687b      	ldr	r3, [r7, #4]
 8011ac0:	4a13      	ldr	r2, [pc, #76]	@ (8011b10 <TIM_Base_SetConfig+0x13c>)
 8011ac2:	4293      	cmp	r3, r2
 8011ac4:	d103      	bne.n	8011ace <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8011ac6:	683b      	ldr	r3, [r7, #0]
 8011ac8:	691a      	ldr	r2, [r3, #16]
 8011aca:	687b      	ldr	r3, [r7, #4]
 8011acc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8011ace:	687b      	ldr	r3, [r7, #4]
 8011ad0:	681b      	ldr	r3, [r3, #0]
 8011ad2:	f043 0204 	orr.w	r2, r3, #4
 8011ad6:	687b      	ldr	r3, [r7, #4]
 8011ad8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8011ada:	687b      	ldr	r3, [r7, #4]
 8011adc:	2201      	movs	r2, #1
 8011ade:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8011ae0:	687b      	ldr	r3, [r7, #4]
 8011ae2:	68fa      	ldr	r2, [r7, #12]
 8011ae4:	601a      	str	r2, [r3, #0]
}
 8011ae6:	bf00      	nop
 8011ae8:	3714      	adds	r7, #20
 8011aea:	46bd      	mov	sp, r7
 8011aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011af0:	4770      	bx	lr
 8011af2:	bf00      	nop
 8011af4:	40010000 	.word	0x40010000
 8011af8:	40000400 	.word	0x40000400
 8011afc:	40000800 	.word	0x40000800
 8011b00:	40000c00 	.word	0x40000c00
 8011b04:	40010400 	.word	0x40010400
 8011b08:	40014000 	.word	0x40014000
 8011b0c:	40014400 	.word	0x40014400
 8011b10:	40014800 	.word	0x40014800

08011b14 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8011b14:	b480      	push	{r7}
 8011b16:	b087      	sub	sp, #28
 8011b18:	af00      	add	r7, sp, #0
 8011b1a:	60f8      	str	r0, [r7, #12]
 8011b1c:	60b9      	str	r1, [r7, #8]
 8011b1e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8011b20:	68fb      	ldr	r3, [r7, #12]
 8011b22:	6a1b      	ldr	r3, [r3, #32]
 8011b24:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8011b26:	68fb      	ldr	r3, [r7, #12]
 8011b28:	6a1b      	ldr	r3, [r3, #32]
 8011b2a:	f023 0201 	bic.w	r2, r3, #1
 8011b2e:	68fb      	ldr	r3, [r7, #12]
 8011b30:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8011b32:	68fb      	ldr	r3, [r7, #12]
 8011b34:	699b      	ldr	r3, [r3, #24]
 8011b36:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8011b38:	693b      	ldr	r3, [r7, #16]
 8011b3a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8011b3e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8011b40:	687b      	ldr	r3, [r7, #4]
 8011b42:	011b      	lsls	r3, r3, #4
 8011b44:	693a      	ldr	r2, [r7, #16]
 8011b46:	4313      	orrs	r3, r2
 8011b48:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8011b4a:	697b      	ldr	r3, [r7, #20]
 8011b4c:	f023 030a 	bic.w	r3, r3, #10
 8011b50:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8011b52:	697a      	ldr	r2, [r7, #20]
 8011b54:	68bb      	ldr	r3, [r7, #8]
 8011b56:	4313      	orrs	r3, r2
 8011b58:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8011b5a:	68fb      	ldr	r3, [r7, #12]
 8011b5c:	693a      	ldr	r2, [r7, #16]
 8011b5e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8011b60:	68fb      	ldr	r3, [r7, #12]
 8011b62:	697a      	ldr	r2, [r7, #20]
 8011b64:	621a      	str	r2, [r3, #32]
}
 8011b66:	bf00      	nop
 8011b68:	371c      	adds	r7, #28
 8011b6a:	46bd      	mov	sp, r7
 8011b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b70:	4770      	bx	lr

08011b72 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8011b72:	b480      	push	{r7}
 8011b74:	b087      	sub	sp, #28
 8011b76:	af00      	add	r7, sp, #0
 8011b78:	60f8      	str	r0, [r7, #12]
 8011b7a:	60b9      	str	r1, [r7, #8]
 8011b7c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8011b7e:	68fb      	ldr	r3, [r7, #12]
 8011b80:	6a1b      	ldr	r3, [r3, #32]
 8011b82:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8011b84:	68fb      	ldr	r3, [r7, #12]
 8011b86:	6a1b      	ldr	r3, [r3, #32]
 8011b88:	f023 0210 	bic.w	r2, r3, #16
 8011b8c:	68fb      	ldr	r3, [r7, #12]
 8011b8e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8011b90:	68fb      	ldr	r3, [r7, #12]
 8011b92:	699b      	ldr	r3, [r3, #24]
 8011b94:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8011b96:	693b      	ldr	r3, [r7, #16]
 8011b98:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8011b9c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8011b9e:	687b      	ldr	r3, [r7, #4]
 8011ba0:	031b      	lsls	r3, r3, #12
 8011ba2:	693a      	ldr	r2, [r7, #16]
 8011ba4:	4313      	orrs	r3, r2
 8011ba6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8011ba8:	697b      	ldr	r3, [r7, #20]
 8011baa:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8011bae:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8011bb0:	68bb      	ldr	r3, [r7, #8]
 8011bb2:	011b      	lsls	r3, r3, #4
 8011bb4:	697a      	ldr	r2, [r7, #20]
 8011bb6:	4313      	orrs	r3, r2
 8011bb8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8011bba:	68fb      	ldr	r3, [r7, #12]
 8011bbc:	693a      	ldr	r2, [r7, #16]
 8011bbe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8011bc0:	68fb      	ldr	r3, [r7, #12]
 8011bc2:	697a      	ldr	r2, [r7, #20]
 8011bc4:	621a      	str	r2, [r3, #32]
}
 8011bc6:	bf00      	nop
 8011bc8:	371c      	adds	r7, #28
 8011bca:	46bd      	mov	sp, r7
 8011bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bd0:	4770      	bx	lr
	...

08011bd4 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8011bd4:	b480      	push	{r7}
 8011bd6:	b085      	sub	sp, #20
 8011bd8:	af00      	add	r7, sp, #0
 8011bda:	6078      	str	r0, [r7, #4]
 8011bdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8011bde:	687b      	ldr	r3, [r7, #4]
 8011be0:	689b      	ldr	r3, [r3, #8]
 8011be2:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8011be4:	68fa      	ldr	r2, [r7, #12]
 8011be6:	4b09      	ldr	r3, [pc, #36]	@ (8011c0c <TIM_ITRx_SetConfig+0x38>)
 8011be8:	4013      	ands	r3, r2
 8011bea:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8011bec:	683a      	ldr	r2, [r7, #0]
 8011bee:	68fb      	ldr	r3, [r7, #12]
 8011bf0:	4313      	orrs	r3, r2
 8011bf2:	f043 0307 	orr.w	r3, r3, #7
 8011bf6:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8011bf8:	687b      	ldr	r3, [r7, #4]
 8011bfa:	68fa      	ldr	r2, [r7, #12]
 8011bfc:	609a      	str	r2, [r3, #8]
}
 8011bfe:	bf00      	nop
 8011c00:	3714      	adds	r7, #20
 8011c02:	46bd      	mov	sp, r7
 8011c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c08:	4770      	bx	lr
 8011c0a:	bf00      	nop
 8011c0c:	ffcfff8f 	.word	0xffcfff8f

08011c10 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8011c10:	b480      	push	{r7}
 8011c12:	b087      	sub	sp, #28
 8011c14:	af00      	add	r7, sp, #0
 8011c16:	60f8      	str	r0, [r7, #12]
 8011c18:	60b9      	str	r1, [r7, #8]
 8011c1a:	607a      	str	r2, [r7, #4]
 8011c1c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8011c1e:	68fb      	ldr	r3, [r7, #12]
 8011c20:	689b      	ldr	r3, [r3, #8]
 8011c22:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8011c24:	697b      	ldr	r3, [r7, #20]
 8011c26:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8011c2a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8011c2c:	683b      	ldr	r3, [r7, #0]
 8011c2e:	021a      	lsls	r2, r3, #8
 8011c30:	687b      	ldr	r3, [r7, #4]
 8011c32:	431a      	orrs	r2, r3
 8011c34:	68bb      	ldr	r3, [r7, #8]
 8011c36:	4313      	orrs	r3, r2
 8011c38:	697a      	ldr	r2, [r7, #20]
 8011c3a:	4313      	orrs	r3, r2
 8011c3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8011c3e:	68fb      	ldr	r3, [r7, #12]
 8011c40:	697a      	ldr	r2, [r7, #20]
 8011c42:	609a      	str	r2, [r3, #8]
}
 8011c44:	bf00      	nop
 8011c46:	371c      	adds	r7, #28
 8011c48:	46bd      	mov	sp, r7
 8011c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c4e:	4770      	bx	lr

08011c50 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8011c50:	b480      	push	{r7}
 8011c52:	b085      	sub	sp, #20
 8011c54:	af00      	add	r7, sp, #0
 8011c56:	6078      	str	r0, [r7, #4]
 8011c58:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8011c5a:	687b      	ldr	r3, [r7, #4]
 8011c5c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8011c60:	2b01      	cmp	r3, #1
 8011c62:	d101      	bne.n	8011c68 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8011c64:	2302      	movs	r3, #2
 8011c66:	e06d      	b.n	8011d44 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8011c68:	687b      	ldr	r3, [r7, #4]
 8011c6a:	2201      	movs	r2, #1
 8011c6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8011c70:	687b      	ldr	r3, [r7, #4]
 8011c72:	2202      	movs	r2, #2
 8011c74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8011c78:	687b      	ldr	r3, [r7, #4]
 8011c7a:	681b      	ldr	r3, [r3, #0]
 8011c7c:	685b      	ldr	r3, [r3, #4]
 8011c7e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8011c80:	687b      	ldr	r3, [r7, #4]
 8011c82:	681b      	ldr	r3, [r3, #0]
 8011c84:	689b      	ldr	r3, [r3, #8]
 8011c86:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8011c88:	687b      	ldr	r3, [r7, #4]
 8011c8a:	681b      	ldr	r3, [r3, #0]
 8011c8c:	4a30      	ldr	r2, [pc, #192]	@ (8011d50 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8011c8e:	4293      	cmp	r3, r2
 8011c90:	d004      	beq.n	8011c9c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8011c92:	687b      	ldr	r3, [r7, #4]
 8011c94:	681b      	ldr	r3, [r3, #0]
 8011c96:	4a2f      	ldr	r2, [pc, #188]	@ (8011d54 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8011c98:	4293      	cmp	r3, r2
 8011c9a:	d108      	bne.n	8011cae <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8011c9c:	68fb      	ldr	r3, [r7, #12]
 8011c9e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8011ca2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8011ca4:	683b      	ldr	r3, [r7, #0]
 8011ca6:	685b      	ldr	r3, [r3, #4]
 8011ca8:	68fa      	ldr	r2, [r7, #12]
 8011caa:	4313      	orrs	r3, r2
 8011cac:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8011cae:	68fb      	ldr	r3, [r7, #12]
 8011cb0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011cb4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8011cb6:	683b      	ldr	r3, [r7, #0]
 8011cb8:	681b      	ldr	r3, [r3, #0]
 8011cba:	68fa      	ldr	r2, [r7, #12]
 8011cbc:	4313      	orrs	r3, r2
 8011cbe:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8011cc0:	687b      	ldr	r3, [r7, #4]
 8011cc2:	681b      	ldr	r3, [r3, #0]
 8011cc4:	68fa      	ldr	r2, [r7, #12]
 8011cc6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8011cc8:	687b      	ldr	r3, [r7, #4]
 8011cca:	681b      	ldr	r3, [r3, #0]
 8011ccc:	4a20      	ldr	r2, [pc, #128]	@ (8011d50 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8011cce:	4293      	cmp	r3, r2
 8011cd0:	d022      	beq.n	8011d18 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8011cd2:	687b      	ldr	r3, [r7, #4]
 8011cd4:	681b      	ldr	r3, [r3, #0]
 8011cd6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8011cda:	d01d      	beq.n	8011d18 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8011cdc:	687b      	ldr	r3, [r7, #4]
 8011cde:	681b      	ldr	r3, [r3, #0]
 8011ce0:	4a1d      	ldr	r2, [pc, #116]	@ (8011d58 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8011ce2:	4293      	cmp	r3, r2
 8011ce4:	d018      	beq.n	8011d18 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8011ce6:	687b      	ldr	r3, [r7, #4]
 8011ce8:	681b      	ldr	r3, [r3, #0]
 8011cea:	4a1c      	ldr	r2, [pc, #112]	@ (8011d5c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8011cec:	4293      	cmp	r3, r2
 8011cee:	d013      	beq.n	8011d18 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8011cf0:	687b      	ldr	r3, [r7, #4]
 8011cf2:	681b      	ldr	r3, [r3, #0]
 8011cf4:	4a1a      	ldr	r2, [pc, #104]	@ (8011d60 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8011cf6:	4293      	cmp	r3, r2
 8011cf8:	d00e      	beq.n	8011d18 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8011cfa:	687b      	ldr	r3, [r7, #4]
 8011cfc:	681b      	ldr	r3, [r3, #0]
 8011cfe:	4a15      	ldr	r2, [pc, #84]	@ (8011d54 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8011d00:	4293      	cmp	r3, r2
 8011d02:	d009      	beq.n	8011d18 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8011d04:	687b      	ldr	r3, [r7, #4]
 8011d06:	681b      	ldr	r3, [r3, #0]
 8011d08:	4a16      	ldr	r2, [pc, #88]	@ (8011d64 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8011d0a:	4293      	cmp	r3, r2
 8011d0c:	d004      	beq.n	8011d18 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8011d0e:	687b      	ldr	r3, [r7, #4]
 8011d10:	681b      	ldr	r3, [r3, #0]
 8011d12:	4a15      	ldr	r2, [pc, #84]	@ (8011d68 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8011d14:	4293      	cmp	r3, r2
 8011d16:	d10c      	bne.n	8011d32 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8011d18:	68bb      	ldr	r3, [r7, #8]
 8011d1a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8011d1e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8011d20:	683b      	ldr	r3, [r7, #0]
 8011d22:	689b      	ldr	r3, [r3, #8]
 8011d24:	68ba      	ldr	r2, [r7, #8]
 8011d26:	4313      	orrs	r3, r2
 8011d28:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8011d2a:	687b      	ldr	r3, [r7, #4]
 8011d2c:	681b      	ldr	r3, [r3, #0]
 8011d2e:	68ba      	ldr	r2, [r7, #8]
 8011d30:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8011d32:	687b      	ldr	r3, [r7, #4]
 8011d34:	2201      	movs	r2, #1
 8011d36:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8011d3a:	687b      	ldr	r3, [r7, #4]
 8011d3c:	2200      	movs	r2, #0
 8011d3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8011d42:	2300      	movs	r3, #0
}
 8011d44:	4618      	mov	r0, r3
 8011d46:	3714      	adds	r7, #20
 8011d48:	46bd      	mov	sp, r7
 8011d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d4e:	4770      	bx	lr
 8011d50:	40010000 	.word	0x40010000
 8011d54:	40010400 	.word	0x40010400
 8011d58:	40000400 	.word	0x40000400
 8011d5c:	40000800 	.word	0x40000800
 8011d60:	40000c00 	.word	0x40000c00
 8011d64:	40001800 	.word	0x40001800
 8011d68:	40014000 	.word	0x40014000

08011d6c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8011d6c:	b480      	push	{r7}
 8011d6e:	b083      	sub	sp, #12
 8011d70:	af00      	add	r7, sp, #0
 8011d72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8011d74:	bf00      	nop
 8011d76:	370c      	adds	r7, #12
 8011d78:	46bd      	mov	sp, r7
 8011d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d7e:	4770      	bx	lr

08011d80 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8011d80:	b480      	push	{r7}
 8011d82:	b083      	sub	sp, #12
 8011d84:	af00      	add	r7, sp, #0
 8011d86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8011d88:	bf00      	nop
 8011d8a:	370c      	adds	r7, #12
 8011d8c:	46bd      	mov	sp, r7
 8011d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d92:	4770      	bx	lr

08011d94 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8011d94:	b480      	push	{r7}
 8011d96:	b083      	sub	sp, #12
 8011d98:	af00      	add	r7, sp, #0
 8011d9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8011d9c:	bf00      	nop
 8011d9e:	370c      	adds	r7, #12
 8011da0:	46bd      	mov	sp, r7
 8011da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011da6:	4770      	bx	lr

08011da8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8011da8:	b580      	push	{r7, lr}
 8011daa:	b082      	sub	sp, #8
 8011dac:	af00      	add	r7, sp, #0
 8011dae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8011db0:	687b      	ldr	r3, [r7, #4]
 8011db2:	2b00      	cmp	r3, #0
 8011db4:	d101      	bne.n	8011dba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8011db6:	2301      	movs	r3, #1
 8011db8:	e042      	b.n	8011e40 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8011dba:	687b      	ldr	r3, [r7, #4]
 8011dbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8011dc0:	2b00      	cmp	r3, #0
 8011dc2:	d106      	bne.n	8011dd2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8011dc4:	687b      	ldr	r3, [r7, #4]
 8011dc6:	2200      	movs	r2, #0
 8011dc8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8011dcc:	6878      	ldr	r0, [r7, #4]
 8011dce:	f7f3 f803 	bl	8004dd8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8011dd2:	687b      	ldr	r3, [r7, #4]
 8011dd4:	2224      	movs	r2, #36	@ 0x24
 8011dd6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8011dda:	687b      	ldr	r3, [r7, #4]
 8011ddc:	681b      	ldr	r3, [r3, #0]
 8011dde:	681a      	ldr	r2, [r3, #0]
 8011de0:	687b      	ldr	r3, [r7, #4]
 8011de2:	681b      	ldr	r3, [r3, #0]
 8011de4:	f022 0201 	bic.w	r2, r2, #1
 8011de8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8011dea:	687b      	ldr	r3, [r7, #4]
 8011dec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011dee:	2b00      	cmp	r3, #0
 8011df0:	d002      	beq.n	8011df8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8011df2:	6878      	ldr	r0, [r7, #4]
 8011df4:	f001 fb20 	bl	8013438 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8011df8:	6878      	ldr	r0, [r7, #4]
 8011dfa:	f000 fdb5 	bl	8012968 <UART_SetConfig>
 8011dfe:	4603      	mov	r3, r0
 8011e00:	2b01      	cmp	r3, #1
 8011e02:	d101      	bne.n	8011e08 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8011e04:	2301      	movs	r3, #1
 8011e06:	e01b      	b.n	8011e40 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8011e08:	687b      	ldr	r3, [r7, #4]
 8011e0a:	681b      	ldr	r3, [r3, #0]
 8011e0c:	685a      	ldr	r2, [r3, #4]
 8011e0e:	687b      	ldr	r3, [r7, #4]
 8011e10:	681b      	ldr	r3, [r3, #0]
 8011e12:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8011e16:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8011e18:	687b      	ldr	r3, [r7, #4]
 8011e1a:	681b      	ldr	r3, [r3, #0]
 8011e1c:	689a      	ldr	r2, [r3, #8]
 8011e1e:	687b      	ldr	r3, [r7, #4]
 8011e20:	681b      	ldr	r3, [r3, #0]
 8011e22:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8011e26:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8011e28:	687b      	ldr	r3, [r7, #4]
 8011e2a:	681b      	ldr	r3, [r3, #0]
 8011e2c:	681a      	ldr	r2, [r3, #0]
 8011e2e:	687b      	ldr	r3, [r7, #4]
 8011e30:	681b      	ldr	r3, [r3, #0]
 8011e32:	f042 0201 	orr.w	r2, r2, #1
 8011e36:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8011e38:	6878      	ldr	r0, [r7, #4]
 8011e3a:	f001 fb9f 	bl	801357c <UART_CheckIdleState>
 8011e3e:	4603      	mov	r3, r0
}
 8011e40:	4618      	mov	r0, r3
 8011e42:	3708      	adds	r7, #8
 8011e44:	46bd      	mov	sp, r7
 8011e46:	bd80      	pop	{r7, pc}

08011e48 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8011e48:	b580      	push	{r7, lr}
 8011e4a:	b08a      	sub	sp, #40	@ 0x28
 8011e4c:	af00      	add	r7, sp, #0
 8011e4e:	60f8      	str	r0, [r7, #12]
 8011e50:	60b9      	str	r1, [r7, #8]
 8011e52:	4613      	mov	r3, r2
 8011e54:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8011e56:	68fb      	ldr	r3, [r7, #12]
 8011e58:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8011e5c:	2b20      	cmp	r3, #32
 8011e5e:	d137      	bne.n	8011ed0 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8011e60:	68bb      	ldr	r3, [r7, #8]
 8011e62:	2b00      	cmp	r3, #0
 8011e64:	d002      	beq.n	8011e6c <HAL_UART_Receive_IT+0x24>
 8011e66:	88fb      	ldrh	r3, [r7, #6]
 8011e68:	2b00      	cmp	r3, #0
 8011e6a:	d101      	bne.n	8011e70 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8011e6c:	2301      	movs	r3, #1
 8011e6e:	e030      	b.n	8011ed2 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011e70:	68fb      	ldr	r3, [r7, #12]
 8011e72:	2200      	movs	r2, #0
 8011e74:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8011e76:	68fb      	ldr	r3, [r7, #12]
 8011e78:	681b      	ldr	r3, [r3, #0]
 8011e7a:	4a18      	ldr	r2, [pc, #96]	@ (8011edc <HAL_UART_Receive_IT+0x94>)
 8011e7c:	4293      	cmp	r3, r2
 8011e7e:	d01f      	beq.n	8011ec0 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8011e80:	68fb      	ldr	r3, [r7, #12]
 8011e82:	681b      	ldr	r3, [r3, #0]
 8011e84:	685b      	ldr	r3, [r3, #4]
 8011e86:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8011e8a:	2b00      	cmp	r3, #0
 8011e8c:	d018      	beq.n	8011ec0 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8011e8e:	68fb      	ldr	r3, [r7, #12]
 8011e90:	681b      	ldr	r3, [r3, #0]
 8011e92:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011e94:	697b      	ldr	r3, [r7, #20]
 8011e96:	e853 3f00 	ldrex	r3, [r3]
 8011e9a:	613b      	str	r3, [r7, #16]
   return(result);
 8011e9c:	693b      	ldr	r3, [r7, #16]
 8011e9e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8011ea2:	627b      	str	r3, [r7, #36]	@ 0x24
 8011ea4:	68fb      	ldr	r3, [r7, #12]
 8011ea6:	681b      	ldr	r3, [r3, #0]
 8011ea8:	461a      	mov	r2, r3
 8011eaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011eac:	623b      	str	r3, [r7, #32]
 8011eae:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011eb0:	69f9      	ldr	r1, [r7, #28]
 8011eb2:	6a3a      	ldr	r2, [r7, #32]
 8011eb4:	e841 2300 	strex	r3, r2, [r1]
 8011eb8:	61bb      	str	r3, [r7, #24]
   return(result);
 8011eba:	69bb      	ldr	r3, [r7, #24]
 8011ebc:	2b00      	cmp	r3, #0
 8011ebe:	d1e6      	bne.n	8011e8e <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8011ec0:	88fb      	ldrh	r3, [r7, #6]
 8011ec2:	461a      	mov	r2, r3
 8011ec4:	68b9      	ldr	r1, [r7, #8]
 8011ec6:	68f8      	ldr	r0, [r7, #12]
 8011ec8:	f001 fc70 	bl	80137ac <UART_Start_Receive_IT>
 8011ecc:	4603      	mov	r3, r0
 8011ece:	e000      	b.n	8011ed2 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8011ed0:	2302      	movs	r3, #2
  }
}
 8011ed2:	4618      	mov	r0, r3
 8011ed4:	3728      	adds	r7, #40	@ 0x28
 8011ed6:	46bd      	mov	sp, r7
 8011ed8:	bd80      	pop	{r7, pc}
 8011eda:	bf00      	nop
 8011edc:	58000c00 	.word	0x58000c00

08011ee0 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8011ee0:	b580      	push	{r7, lr}
 8011ee2:	b08a      	sub	sp, #40	@ 0x28
 8011ee4:	af00      	add	r7, sp, #0
 8011ee6:	60f8      	str	r0, [r7, #12]
 8011ee8:	60b9      	str	r1, [r7, #8]
 8011eea:	4613      	mov	r3, r2
 8011eec:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8011eee:	68fb      	ldr	r3, [r7, #12]
 8011ef0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8011ef4:	2b20      	cmp	r3, #32
 8011ef6:	d167      	bne.n	8011fc8 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8011ef8:	68bb      	ldr	r3, [r7, #8]
 8011efa:	2b00      	cmp	r3, #0
 8011efc:	d002      	beq.n	8011f04 <HAL_UART_Transmit_DMA+0x24>
 8011efe:	88fb      	ldrh	r3, [r7, #6]
 8011f00:	2b00      	cmp	r3, #0
 8011f02:	d101      	bne.n	8011f08 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8011f04:	2301      	movs	r3, #1
 8011f06:	e060      	b.n	8011fca <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 8011f08:	68fb      	ldr	r3, [r7, #12]
 8011f0a:	68ba      	ldr	r2, [r7, #8]
 8011f0c:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8011f0e:	68fb      	ldr	r3, [r7, #12]
 8011f10:	88fa      	ldrh	r2, [r7, #6]
 8011f12:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8011f16:	68fb      	ldr	r3, [r7, #12]
 8011f18:	88fa      	ldrh	r2, [r7, #6]
 8011f1a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011f1e:	68fb      	ldr	r3, [r7, #12]
 8011f20:	2200      	movs	r2, #0
 8011f22:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8011f26:	68fb      	ldr	r3, [r7, #12]
 8011f28:	2221      	movs	r2, #33	@ 0x21
 8011f2a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 8011f2e:	68fb      	ldr	r3, [r7, #12]
 8011f30:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8011f32:	2b00      	cmp	r3, #0
 8011f34:	d028      	beq.n	8011f88 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8011f36:	68fb      	ldr	r3, [r7, #12]
 8011f38:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8011f3a:	4a26      	ldr	r2, [pc, #152]	@ (8011fd4 <HAL_UART_Transmit_DMA+0xf4>)
 8011f3c:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8011f3e:	68fb      	ldr	r3, [r7, #12]
 8011f40:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8011f42:	4a25      	ldr	r2, [pc, #148]	@ (8011fd8 <HAL_UART_Transmit_DMA+0xf8>)
 8011f44:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8011f46:	68fb      	ldr	r3, [r7, #12]
 8011f48:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8011f4a:	4a24      	ldr	r2, [pc, #144]	@ (8011fdc <HAL_UART_Transmit_DMA+0xfc>)
 8011f4c:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8011f4e:	68fb      	ldr	r3, [r7, #12]
 8011f50:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8011f52:	2200      	movs	r2, #0
 8011f54:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8011f56:	68fb      	ldr	r3, [r7, #12]
 8011f58:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 8011f5a:	68fb      	ldr	r3, [r7, #12]
 8011f5c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011f5e:	4619      	mov	r1, r3
 8011f60:	68fb      	ldr	r3, [r7, #12]
 8011f62:	681b      	ldr	r3, [r3, #0]
 8011f64:	3328      	adds	r3, #40	@ 0x28
 8011f66:	461a      	mov	r2, r3
 8011f68:	88fb      	ldrh	r3, [r7, #6]
 8011f6a:	f7f5 f93d 	bl	80071e8 <HAL_DMA_Start_IT>
 8011f6e:	4603      	mov	r3, r0
 8011f70:	2b00      	cmp	r3, #0
 8011f72:	d009      	beq.n	8011f88 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8011f74:	68fb      	ldr	r3, [r7, #12]
 8011f76:	2210      	movs	r2, #16
 8011f78:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8011f7c:	68fb      	ldr	r3, [r7, #12]
 8011f7e:	2220      	movs	r2, #32
 8011f80:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 8011f84:	2301      	movs	r3, #1
 8011f86:	e020      	b.n	8011fca <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8011f88:	68fb      	ldr	r3, [r7, #12]
 8011f8a:	681b      	ldr	r3, [r3, #0]
 8011f8c:	2240      	movs	r2, #64	@ 0x40
 8011f8e:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8011f90:	68fb      	ldr	r3, [r7, #12]
 8011f92:	681b      	ldr	r3, [r3, #0]
 8011f94:	3308      	adds	r3, #8
 8011f96:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011f98:	697b      	ldr	r3, [r7, #20]
 8011f9a:	e853 3f00 	ldrex	r3, [r3]
 8011f9e:	613b      	str	r3, [r7, #16]
   return(result);
 8011fa0:	693b      	ldr	r3, [r7, #16]
 8011fa2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011fa6:	627b      	str	r3, [r7, #36]	@ 0x24
 8011fa8:	68fb      	ldr	r3, [r7, #12]
 8011faa:	681b      	ldr	r3, [r3, #0]
 8011fac:	3308      	adds	r3, #8
 8011fae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011fb0:	623a      	str	r2, [r7, #32]
 8011fb2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011fb4:	69f9      	ldr	r1, [r7, #28]
 8011fb6:	6a3a      	ldr	r2, [r7, #32]
 8011fb8:	e841 2300 	strex	r3, r2, [r1]
 8011fbc:	61bb      	str	r3, [r7, #24]
   return(result);
 8011fbe:	69bb      	ldr	r3, [r7, #24]
 8011fc0:	2b00      	cmp	r3, #0
 8011fc2:	d1e5      	bne.n	8011f90 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 8011fc4:	2300      	movs	r3, #0
 8011fc6:	e000      	b.n	8011fca <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8011fc8:	2302      	movs	r3, #2
  }
}
 8011fca:	4618      	mov	r0, r3
 8011fcc:	3728      	adds	r7, #40	@ 0x28
 8011fce:	46bd      	mov	sp, r7
 8011fd0:	bd80      	pop	{r7, pc}
 8011fd2:	bf00      	nop
 8011fd4:	08013b41 	.word	0x08013b41
 8011fd8:	08013bd7 	.word	0x08013bd7
 8011fdc:	08013bf3 	.word	0x08013bf3

08011fe0 <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 8011fe0:	b580      	push	{r7, lr}
 8011fe2:	b09a      	sub	sp, #104	@ 0x68
 8011fe4:	af00      	add	r7, sp, #0
 8011fe6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
 8011fe8:	687b      	ldr	r3, [r7, #4]
 8011fea:	681b      	ldr	r3, [r3, #0]
 8011fec:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011fee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011ff0:	e853 3f00 	ldrex	r3, [r3]
 8011ff4:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8011ff6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011ff8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8011ffc:	667b      	str	r3, [r7, #100]	@ 0x64
 8011ffe:	687b      	ldr	r3, [r7, #4]
 8012000:	681b      	ldr	r3, [r3, #0]
 8012002:	461a      	mov	r2, r3
 8012004:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012006:	657b      	str	r3, [r7, #84]	@ 0x54
 8012008:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801200a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 801200c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801200e:	e841 2300 	strex	r3, r2, [r1]
 8012012:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8012014:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012016:	2b00      	cmp	r3, #0
 8012018:	d1e6      	bne.n	8011fe8 <HAL_UART_AbortReceive_IT+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 801201a:	687b      	ldr	r3, [r7, #4]
 801201c:	681b      	ldr	r3, [r3, #0]
 801201e:	3308      	adds	r3, #8
 8012020:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012022:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012024:	e853 3f00 	ldrex	r3, [r3]
 8012028:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 801202a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801202c:	4b51      	ldr	r3, [pc, #324]	@ (8012174 <HAL_UART_AbortReceive_IT+0x194>)
 801202e:	4013      	ands	r3, r2
 8012030:	663b      	str	r3, [r7, #96]	@ 0x60
 8012032:	687b      	ldr	r3, [r7, #4]
 8012034:	681b      	ldr	r3, [r3, #0]
 8012036:	3308      	adds	r3, #8
 8012038:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801203a:	643a      	str	r2, [r7, #64]	@ 0x40
 801203c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801203e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8012040:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8012042:	e841 2300 	strex	r3, r2, [r1]
 8012046:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8012048:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801204a:	2b00      	cmp	r3, #0
 801204c:	d1e5      	bne.n	801201a <HAL_UART_AbortReceive_IT+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801204e:	687b      	ldr	r3, [r7, #4]
 8012050:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8012052:	2b01      	cmp	r3, #1
 8012054:	d118      	bne.n	8012088 <HAL_UART_AbortReceive_IT+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8012056:	687b      	ldr	r3, [r7, #4]
 8012058:	681b      	ldr	r3, [r3, #0]
 801205a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801205c:	6a3b      	ldr	r3, [r7, #32]
 801205e:	e853 3f00 	ldrex	r3, [r3]
 8012062:	61fb      	str	r3, [r7, #28]
   return(result);
 8012064:	69fb      	ldr	r3, [r7, #28]
 8012066:	f023 0310 	bic.w	r3, r3, #16
 801206a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801206c:	687b      	ldr	r3, [r7, #4]
 801206e:	681b      	ldr	r3, [r3, #0]
 8012070:	461a      	mov	r2, r3
 8012072:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8012074:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8012076:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012078:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801207a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801207c:	e841 2300 	strex	r3, r2, [r1]
 8012080:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8012082:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012084:	2b00      	cmp	r3, #0
 8012086:	d1e6      	bne.n	8012056 <HAL_UART_AbortReceive_IT+0x76>
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8012088:	687b      	ldr	r3, [r7, #4]
 801208a:	681b      	ldr	r3, [r3, #0]
 801208c:	689b      	ldr	r3, [r3, #8]
 801208e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012092:	2b40      	cmp	r3, #64	@ 0x40
 8012094:	d154      	bne.n	8012140 <HAL_UART_AbortReceive_IT+0x160>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8012096:	687b      	ldr	r3, [r7, #4]
 8012098:	681b      	ldr	r3, [r3, #0]
 801209a:	3308      	adds	r3, #8
 801209c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801209e:	68fb      	ldr	r3, [r7, #12]
 80120a0:	e853 3f00 	ldrex	r3, [r3]
 80120a4:	60bb      	str	r3, [r7, #8]
   return(result);
 80120a6:	68bb      	ldr	r3, [r7, #8]
 80120a8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80120ac:	65bb      	str	r3, [r7, #88]	@ 0x58
 80120ae:	687b      	ldr	r3, [r7, #4]
 80120b0:	681b      	ldr	r3, [r3, #0]
 80120b2:	3308      	adds	r3, #8
 80120b4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80120b6:	61ba      	str	r2, [r7, #24]
 80120b8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80120ba:	6979      	ldr	r1, [r7, #20]
 80120bc:	69ba      	ldr	r2, [r7, #24]
 80120be:	e841 2300 	strex	r3, r2, [r1]
 80120c2:	613b      	str	r3, [r7, #16]
   return(result);
 80120c4:	693b      	ldr	r3, [r7, #16]
 80120c6:	2b00      	cmp	r3, #0
 80120c8:	d1e5      	bne.n	8012096 <HAL_UART_AbortReceive_IT+0xb6>

    /* Abort the UART DMA Rx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmarx != NULL)
 80120ca:	687b      	ldr	r3, [r7, #4]
 80120cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80120d0:	2b00      	cmp	r3, #0
 80120d2:	d017      	beq.n	8012104 <HAL_UART_AbortReceive_IT+0x124>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 80120d4:	687b      	ldr	r3, [r7, #4]
 80120d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80120da:	4a27      	ldr	r2, [pc, #156]	@ (8012178 <HAL_UART_AbortReceive_IT+0x198>)
 80120dc:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80120de:	687b      	ldr	r3, [r7, #4]
 80120e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80120e4:	4618      	mov	r0, r3
 80120e6:	f7f5 fe07 	bl	8007cf8 <HAL_DMA_Abort_IT>
 80120ea:	4603      	mov	r3, r0
 80120ec:	2b00      	cmp	r3, #0
 80120ee:	d03c      	beq.n	801216a <HAL_UART_AbortReceive_IT+0x18a>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80120f0:	687b      	ldr	r3, [r7, #4]
 80120f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80120f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80120f8:	687a      	ldr	r2, [r7, #4]
 80120fa:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80120fe:	4610      	mov	r0, r2
 8012100:	4798      	blx	r3
 8012102:	e032      	b.n	801216a <HAL_UART_AbortReceive_IT+0x18a>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0U;
 8012104:	687b      	ldr	r3, [r7, #4]
 8012106:	2200      	movs	r2, #0
 8012108:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

      /* Clear RxISR function pointer */
      huart->pRxBuffPtr = NULL;
 801210c:	687b      	ldr	r3, [r7, #4]
 801210e:	2200      	movs	r2, #0
 8012110:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Clear the Error flags in the ICR register */
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8012112:	687b      	ldr	r3, [r7, #4]
 8012114:	681b      	ldr	r3, [r3, #0]
 8012116:	220f      	movs	r2, #15
 8012118:	621a      	str	r2, [r3, #32]

      /* Discard the received data */
      __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801211a:	687b      	ldr	r3, [r7, #4]
 801211c:	681b      	ldr	r3, [r3, #0]
 801211e:	699a      	ldr	r2, [r3, #24]
 8012120:	687b      	ldr	r3, [r7, #4]
 8012122:	681b      	ldr	r3, [r3, #0]
 8012124:	f042 0208 	orr.w	r2, r2, #8
 8012128:	619a      	str	r2, [r3, #24]

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 801212a:	687b      	ldr	r3, [r7, #4]
 801212c:	2220      	movs	r2, #32
 801212e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8012132:	687b      	ldr	r3, [r7, #4]
 8012134:	2200      	movs	r2, #0
 8012136:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 8012138:	6878      	ldr	r0, [r7, #4]
 801213a:	f000 fbff 	bl	801293c <HAL_UART_AbortReceiveCpltCallback>
 801213e:	e014      	b.n	801216a <HAL_UART_AbortReceive_IT+0x18a>
    }
  }
  else
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0U;
 8012140:	687b      	ldr	r3, [r7, #4]
 8012142:	2200      	movs	r2, #0
 8012144:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Clear RxISR function pointer */
    huart->pRxBuffPtr = NULL;
 8012148:	687b      	ldr	r3, [r7, #4]
 801214a:	2200      	movs	r2, #0
 801214c:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Clear the Error flags in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 801214e:	687b      	ldr	r3, [r7, #4]
 8012150:	681b      	ldr	r3, [r3, #0]
 8012152:	220f      	movs	r2, #15
 8012154:	621a      	str	r2, [r3, #32]

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8012156:	687b      	ldr	r3, [r7, #4]
 8012158:	2220      	movs	r2, #32
 801215a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801215e:	687b      	ldr	r3, [r7, #4]
 8012160:	2200      	movs	r2, #0
 8012162:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 8012164:	6878      	ldr	r0, [r7, #4]
 8012166:	f000 fbe9 	bl	801293c <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 801216a:	2300      	movs	r3, #0
}
 801216c:	4618      	mov	r0, r3
 801216e:	3768      	adds	r7, #104	@ 0x68
 8012170:	46bd      	mov	sp, r7
 8012172:	bd80      	pop	{r7, pc}
 8012174:	effffffe 	.word	0xeffffffe
 8012178:	08013c97 	.word	0x08013c97

0801217c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 801217c:	b580      	push	{r7, lr}
 801217e:	b0ba      	sub	sp, #232	@ 0xe8
 8012180:	af00      	add	r7, sp, #0
 8012182:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8012184:	687b      	ldr	r3, [r7, #4]
 8012186:	681b      	ldr	r3, [r3, #0]
 8012188:	69db      	ldr	r3, [r3, #28]
 801218a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 801218e:	687b      	ldr	r3, [r7, #4]
 8012190:	681b      	ldr	r3, [r3, #0]
 8012192:	681b      	ldr	r3, [r3, #0]
 8012194:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8012198:	687b      	ldr	r3, [r7, #4]
 801219a:	681b      	ldr	r3, [r3, #0]
 801219c:	689b      	ldr	r3, [r3, #8]
 801219e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80121a2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80121a6:	f640 030f 	movw	r3, #2063	@ 0x80f
 80121aa:	4013      	ands	r3, r2
 80121ac:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80121b0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80121b4:	2b00      	cmp	r3, #0
 80121b6:	d11b      	bne.n	80121f0 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80121b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80121bc:	f003 0320 	and.w	r3, r3, #32
 80121c0:	2b00      	cmp	r3, #0
 80121c2:	d015      	beq.n	80121f0 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80121c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80121c8:	f003 0320 	and.w	r3, r3, #32
 80121cc:	2b00      	cmp	r3, #0
 80121ce:	d105      	bne.n	80121dc <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80121d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80121d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80121d8:	2b00      	cmp	r3, #0
 80121da:	d009      	beq.n	80121f0 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80121dc:	687b      	ldr	r3, [r7, #4]
 80121de:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80121e0:	2b00      	cmp	r3, #0
 80121e2:	f000 8393 	beq.w	801290c <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 80121e6:	687b      	ldr	r3, [r7, #4]
 80121e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80121ea:	6878      	ldr	r0, [r7, #4]
 80121ec:	4798      	blx	r3
      }
      return;
 80121ee:	e38d      	b.n	801290c <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80121f0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80121f4:	2b00      	cmp	r3, #0
 80121f6:	f000 8123 	beq.w	8012440 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80121fa:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80121fe:	4b8d      	ldr	r3, [pc, #564]	@ (8012434 <HAL_UART_IRQHandler+0x2b8>)
 8012200:	4013      	ands	r3, r2
 8012202:	2b00      	cmp	r3, #0
 8012204:	d106      	bne.n	8012214 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8012206:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 801220a:	4b8b      	ldr	r3, [pc, #556]	@ (8012438 <HAL_UART_IRQHandler+0x2bc>)
 801220c:	4013      	ands	r3, r2
 801220e:	2b00      	cmp	r3, #0
 8012210:	f000 8116 	beq.w	8012440 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8012214:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8012218:	f003 0301 	and.w	r3, r3, #1
 801221c:	2b00      	cmp	r3, #0
 801221e:	d011      	beq.n	8012244 <HAL_UART_IRQHandler+0xc8>
 8012220:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8012224:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8012228:	2b00      	cmp	r3, #0
 801222a:	d00b      	beq.n	8012244 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 801222c:	687b      	ldr	r3, [r7, #4]
 801222e:	681b      	ldr	r3, [r3, #0]
 8012230:	2201      	movs	r2, #1
 8012232:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8012234:	687b      	ldr	r3, [r7, #4]
 8012236:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801223a:	f043 0201 	orr.w	r2, r3, #1
 801223e:	687b      	ldr	r3, [r7, #4]
 8012240:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8012244:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8012248:	f003 0302 	and.w	r3, r3, #2
 801224c:	2b00      	cmp	r3, #0
 801224e:	d011      	beq.n	8012274 <HAL_UART_IRQHandler+0xf8>
 8012250:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8012254:	f003 0301 	and.w	r3, r3, #1
 8012258:	2b00      	cmp	r3, #0
 801225a:	d00b      	beq.n	8012274 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 801225c:	687b      	ldr	r3, [r7, #4]
 801225e:	681b      	ldr	r3, [r3, #0]
 8012260:	2202      	movs	r2, #2
 8012262:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8012264:	687b      	ldr	r3, [r7, #4]
 8012266:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801226a:	f043 0204 	orr.w	r2, r3, #4
 801226e:	687b      	ldr	r3, [r7, #4]
 8012270:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8012274:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8012278:	f003 0304 	and.w	r3, r3, #4
 801227c:	2b00      	cmp	r3, #0
 801227e:	d011      	beq.n	80122a4 <HAL_UART_IRQHandler+0x128>
 8012280:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8012284:	f003 0301 	and.w	r3, r3, #1
 8012288:	2b00      	cmp	r3, #0
 801228a:	d00b      	beq.n	80122a4 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 801228c:	687b      	ldr	r3, [r7, #4]
 801228e:	681b      	ldr	r3, [r3, #0]
 8012290:	2204      	movs	r2, #4
 8012292:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8012294:	687b      	ldr	r3, [r7, #4]
 8012296:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801229a:	f043 0202 	orr.w	r2, r3, #2
 801229e:	687b      	ldr	r3, [r7, #4]
 80122a0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80122a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80122a8:	f003 0308 	and.w	r3, r3, #8
 80122ac:	2b00      	cmp	r3, #0
 80122ae:	d017      	beq.n	80122e0 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80122b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80122b4:	f003 0320 	and.w	r3, r3, #32
 80122b8:	2b00      	cmp	r3, #0
 80122ba:	d105      	bne.n	80122c8 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80122bc:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80122c0:	4b5c      	ldr	r3, [pc, #368]	@ (8012434 <HAL_UART_IRQHandler+0x2b8>)
 80122c2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80122c4:	2b00      	cmp	r3, #0
 80122c6:	d00b      	beq.n	80122e0 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80122c8:	687b      	ldr	r3, [r7, #4]
 80122ca:	681b      	ldr	r3, [r3, #0]
 80122cc:	2208      	movs	r2, #8
 80122ce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80122d0:	687b      	ldr	r3, [r7, #4]
 80122d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80122d6:	f043 0208 	orr.w	r2, r3, #8
 80122da:	687b      	ldr	r3, [r7, #4]
 80122dc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80122e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80122e4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80122e8:	2b00      	cmp	r3, #0
 80122ea:	d012      	beq.n	8012312 <HAL_UART_IRQHandler+0x196>
 80122ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80122f0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80122f4:	2b00      	cmp	r3, #0
 80122f6:	d00c      	beq.n	8012312 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80122f8:	687b      	ldr	r3, [r7, #4]
 80122fa:	681b      	ldr	r3, [r3, #0]
 80122fc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8012300:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8012302:	687b      	ldr	r3, [r7, #4]
 8012304:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8012308:	f043 0220 	orr.w	r2, r3, #32
 801230c:	687b      	ldr	r3, [r7, #4]
 801230e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8012312:	687b      	ldr	r3, [r7, #4]
 8012314:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8012318:	2b00      	cmp	r3, #0
 801231a:	f000 82f9 	beq.w	8012910 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 801231e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8012322:	f003 0320 	and.w	r3, r3, #32
 8012326:	2b00      	cmp	r3, #0
 8012328:	d013      	beq.n	8012352 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 801232a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801232e:	f003 0320 	and.w	r3, r3, #32
 8012332:	2b00      	cmp	r3, #0
 8012334:	d105      	bne.n	8012342 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8012336:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 801233a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 801233e:	2b00      	cmp	r3, #0
 8012340:	d007      	beq.n	8012352 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8012342:	687b      	ldr	r3, [r7, #4]
 8012344:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8012346:	2b00      	cmp	r3, #0
 8012348:	d003      	beq.n	8012352 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 801234a:	687b      	ldr	r3, [r7, #4]
 801234c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801234e:	6878      	ldr	r0, [r7, #4]
 8012350:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8012352:	687b      	ldr	r3, [r7, #4]
 8012354:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8012358:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 801235c:	687b      	ldr	r3, [r7, #4]
 801235e:	681b      	ldr	r3, [r3, #0]
 8012360:	689b      	ldr	r3, [r3, #8]
 8012362:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012366:	2b40      	cmp	r3, #64	@ 0x40
 8012368:	d005      	beq.n	8012376 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 801236a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801236e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8012372:	2b00      	cmp	r3, #0
 8012374:	d054      	beq.n	8012420 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8012376:	6878      	ldr	r0, [r7, #4]
 8012378:	f001 fb7c 	bl	8013a74 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801237c:	687b      	ldr	r3, [r7, #4]
 801237e:	681b      	ldr	r3, [r3, #0]
 8012380:	689b      	ldr	r3, [r3, #8]
 8012382:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012386:	2b40      	cmp	r3, #64	@ 0x40
 8012388:	d146      	bne.n	8012418 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801238a:	687b      	ldr	r3, [r7, #4]
 801238c:	681b      	ldr	r3, [r3, #0]
 801238e:	3308      	adds	r3, #8
 8012390:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012394:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8012398:	e853 3f00 	ldrex	r3, [r3]
 801239c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80123a0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80123a4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80123a8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80123ac:	687b      	ldr	r3, [r7, #4]
 80123ae:	681b      	ldr	r3, [r3, #0]
 80123b0:	3308      	adds	r3, #8
 80123b2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80123b6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80123ba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80123be:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80123c2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80123c6:	e841 2300 	strex	r3, r2, [r1]
 80123ca:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80123ce:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80123d2:	2b00      	cmp	r3, #0
 80123d4:	d1d9      	bne.n	801238a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80123d6:	687b      	ldr	r3, [r7, #4]
 80123d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80123dc:	2b00      	cmp	r3, #0
 80123de:	d017      	beq.n	8012410 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80123e0:	687b      	ldr	r3, [r7, #4]
 80123e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80123e6:	4a15      	ldr	r2, [pc, #84]	@ (801243c <HAL_UART_IRQHandler+0x2c0>)
 80123e8:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80123ea:	687b      	ldr	r3, [r7, #4]
 80123ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80123f0:	4618      	mov	r0, r3
 80123f2:	f7f5 fc81 	bl	8007cf8 <HAL_DMA_Abort_IT>
 80123f6:	4603      	mov	r3, r0
 80123f8:	2b00      	cmp	r3, #0
 80123fa:	d019      	beq.n	8012430 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80123fc:	687b      	ldr	r3, [r7, #4]
 80123fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012402:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012404:	687a      	ldr	r2, [r7, #4]
 8012406:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 801240a:	4610      	mov	r0, r2
 801240c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801240e:	e00f      	b.n	8012430 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8012410:	6878      	ldr	r0, [r7, #4]
 8012412:	f7ef faaa 	bl	800196a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8012416:	e00b      	b.n	8012430 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8012418:	6878      	ldr	r0, [r7, #4]
 801241a:	f7ef faa6 	bl	800196a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801241e:	e007      	b.n	8012430 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8012420:	6878      	ldr	r0, [r7, #4]
 8012422:	f7ef faa2 	bl	800196a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8012426:	687b      	ldr	r3, [r7, #4]
 8012428:	2200      	movs	r2, #0
 801242a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 801242e:	e26f      	b.n	8012910 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8012430:	bf00      	nop
    return;
 8012432:	e26d      	b.n	8012910 <HAL_UART_IRQHandler+0x794>
 8012434:	10000001 	.word	0x10000001
 8012438:	04000120 	.word	0x04000120
 801243c:	08013c73 	.word	0x08013c73

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8012440:	687b      	ldr	r3, [r7, #4]
 8012442:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8012444:	2b01      	cmp	r3, #1
 8012446:	f040 8203 	bne.w	8012850 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 801244a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801244e:	f003 0310 	and.w	r3, r3, #16
 8012452:	2b00      	cmp	r3, #0
 8012454:	f000 81fc 	beq.w	8012850 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8012458:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801245c:	f003 0310 	and.w	r3, r3, #16
 8012460:	2b00      	cmp	r3, #0
 8012462:	f000 81f5 	beq.w	8012850 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8012466:	687b      	ldr	r3, [r7, #4]
 8012468:	681b      	ldr	r3, [r3, #0]
 801246a:	2210      	movs	r2, #16
 801246c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801246e:	687b      	ldr	r3, [r7, #4]
 8012470:	681b      	ldr	r3, [r3, #0]
 8012472:	689b      	ldr	r3, [r3, #8]
 8012474:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012478:	2b40      	cmp	r3, #64	@ 0x40
 801247a:	f040 816d 	bne.w	8012758 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 801247e:	687b      	ldr	r3, [r7, #4]
 8012480:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012484:	681b      	ldr	r3, [r3, #0]
 8012486:	4aa4      	ldr	r2, [pc, #656]	@ (8012718 <HAL_UART_IRQHandler+0x59c>)
 8012488:	4293      	cmp	r3, r2
 801248a:	d068      	beq.n	801255e <HAL_UART_IRQHandler+0x3e2>
 801248c:	687b      	ldr	r3, [r7, #4]
 801248e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012492:	681b      	ldr	r3, [r3, #0]
 8012494:	4aa1      	ldr	r2, [pc, #644]	@ (801271c <HAL_UART_IRQHandler+0x5a0>)
 8012496:	4293      	cmp	r3, r2
 8012498:	d061      	beq.n	801255e <HAL_UART_IRQHandler+0x3e2>
 801249a:	687b      	ldr	r3, [r7, #4]
 801249c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80124a0:	681b      	ldr	r3, [r3, #0]
 80124a2:	4a9f      	ldr	r2, [pc, #636]	@ (8012720 <HAL_UART_IRQHandler+0x5a4>)
 80124a4:	4293      	cmp	r3, r2
 80124a6:	d05a      	beq.n	801255e <HAL_UART_IRQHandler+0x3e2>
 80124a8:	687b      	ldr	r3, [r7, #4]
 80124aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80124ae:	681b      	ldr	r3, [r3, #0]
 80124b0:	4a9c      	ldr	r2, [pc, #624]	@ (8012724 <HAL_UART_IRQHandler+0x5a8>)
 80124b2:	4293      	cmp	r3, r2
 80124b4:	d053      	beq.n	801255e <HAL_UART_IRQHandler+0x3e2>
 80124b6:	687b      	ldr	r3, [r7, #4]
 80124b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80124bc:	681b      	ldr	r3, [r3, #0]
 80124be:	4a9a      	ldr	r2, [pc, #616]	@ (8012728 <HAL_UART_IRQHandler+0x5ac>)
 80124c0:	4293      	cmp	r3, r2
 80124c2:	d04c      	beq.n	801255e <HAL_UART_IRQHandler+0x3e2>
 80124c4:	687b      	ldr	r3, [r7, #4]
 80124c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80124ca:	681b      	ldr	r3, [r3, #0]
 80124cc:	4a97      	ldr	r2, [pc, #604]	@ (801272c <HAL_UART_IRQHandler+0x5b0>)
 80124ce:	4293      	cmp	r3, r2
 80124d0:	d045      	beq.n	801255e <HAL_UART_IRQHandler+0x3e2>
 80124d2:	687b      	ldr	r3, [r7, #4]
 80124d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80124d8:	681b      	ldr	r3, [r3, #0]
 80124da:	4a95      	ldr	r2, [pc, #596]	@ (8012730 <HAL_UART_IRQHandler+0x5b4>)
 80124dc:	4293      	cmp	r3, r2
 80124de:	d03e      	beq.n	801255e <HAL_UART_IRQHandler+0x3e2>
 80124e0:	687b      	ldr	r3, [r7, #4]
 80124e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80124e6:	681b      	ldr	r3, [r3, #0]
 80124e8:	4a92      	ldr	r2, [pc, #584]	@ (8012734 <HAL_UART_IRQHandler+0x5b8>)
 80124ea:	4293      	cmp	r3, r2
 80124ec:	d037      	beq.n	801255e <HAL_UART_IRQHandler+0x3e2>
 80124ee:	687b      	ldr	r3, [r7, #4]
 80124f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80124f4:	681b      	ldr	r3, [r3, #0]
 80124f6:	4a90      	ldr	r2, [pc, #576]	@ (8012738 <HAL_UART_IRQHandler+0x5bc>)
 80124f8:	4293      	cmp	r3, r2
 80124fa:	d030      	beq.n	801255e <HAL_UART_IRQHandler+0x3e2>
 80124fc:	687b      	ldr	r3, [r7, #4]
 80124fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012502:	681b      	ldr	r3, [r3, #0]
 8012504:	4a8d      	ldr	r2, [pc, #564]	@ (801273c <HAL_UART_IRQHandler+0x5c0>)
 8012506:	4293      	cmp	r3, r2
 8012508:	d029      	beq.n	801255e <HAL_UART_IRQHandler+0x3e2>
 801250a:	687b      	ldr	r3, [r7, #4]
 801250c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012510:	681b      	ldr	r3, [r3, #0]
 8012512:	4a8b      	ldr	r2, [pc, #556]	@ (8012740 <HAL_UART_IRQHandler+0x5c4>)
 8012514:	4293      	cmp	r3, r2
 8012516:	d022      	beq.n	801255e <HAL_UART_IRQHandler+0x3e2>
 8012518:	687b      	ldr	r3, [r7, #4]
 801251a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801251e:	681b      	ldr	r3, [r3, #0]
 8012520:	4a88      	ldr	r2, [pc, #544]	@ (8012744 <HAL_UART_IRQHandler+0x5c8>)
 8012522:	4293      	cmp	r3, r2
 8012524:	d01b      	beq.n	801255e <HAL_UART_IRQHandler+0x3e2>
 8012526:	687b      	ldr	r3, [r7, #4]
 8012528:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801252c:	681b      	ldr	r3, [r3, #0]
 801252e:	4a86      	ldr	r2, [pc, #536]	@ (8012748 <HAL_UART_IRQHandler+0x5cc>)
 8012530:	4293      	cmp	r3, r2
 8012532:	d014      	beq.n	801255e <HAL_UART_IRQHandler+0x3e2>
 8012534:	687b      	ldr	r3, [r7, #4]
 8012536:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801253a:	681b      	ldr	r3, [r3, #0]
 801253c:	4a83      	ldr	r2, [pc, #524]	@ (801274c <HAL_UART_IRQHandler+0x5d0>)
 801253e:	4293      	cmp	r3, r2
 8012540:	d00d      	beq.n	801255e <HAL_UART_IRQHandler+0x3e2>
 8012542:	687b      	ldr	r3, [r7, #4]
 8012544:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012548:	681b      	ldr	r3, [r3, #0]
 801254a:	4a81      	ldr	r2, [pc, #516]	@ (8012750 <HAL_UART_IRQHandler+0x5d4>)
 801254c:	4293      	cmp	r3, r2
 801254e:	d006      	beq.n	801255e <HAL_UART_IRQHandler+0x3e2>
 8012550:	687b      	ldr	r3, [r7, #4]
 8012552:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012556:	681b      	ldr	r3, [r3, #0]
 8012558:	4a7e      	ldr	r2, [pc, #504]	@ (8012754 <HAL_UART_IRQHandler+0x5d8>)
 801255a:	4293      	cmp	r3, r2
 801255c:	d106      	bne.n	801256c <HAL_UART_IRQHandler+0x3f0>
 801255e:	687b      	ldr	r3, [r7, #4]
 8012560:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012564:	681b      	ldr	r3, [r3, #0]
 8012566:	685b      	ldr	r3, [r3, #4]
 8012568:	b29b      	uxth	r3, r3
 801256a:	e005      	b.n	8012578 <HAL_UART_IRQHandler+0x3fc>
 801256c:	687b      	ldr	r3, [r7, #4]
 801256e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012572:	681b      	ldr	r3, [r3, #0]
 8012574:	685b      	ldr	r3, [r3, #4]
 8012576:	b29b      	uxth	r3, r3
 8012578:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 801257c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8012580:	2b00      	cmp	r3, #0
 8012582:	f000 80ad 	beq.w	80126e0 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8012586:	687b      	ldr	r3, [r7, #4]
 8012588:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 801258c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8012590:	429a      	cmp	r2, r3
 8012592:	f080 80a5 	bcs.w	80126e0 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8012596:	687b      	ldr	r3, [r7, #4]
 8012598:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 801259c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80125a0:	687b      	ldr	r3, [r7, #4]
 80125a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80125a6:	69db      	ldr	r3, [r3, #28]
 80125a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80125ac:	f000 8087 	beq.w	80126be <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80125b0:	687b      	ldr	r3, [r7, #4]
 80125b2:	681b      	ldr	r3, [r3, #0]
 80125b4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80125b8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80125bc:	e853 3f00 	ldrex	r3, [r3]
 80125c0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80125c4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80125c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80125cc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80125d0:	687b      	ldr	r3, [r7, #4]
 80125d2:	681b      	ldr	r3, [r3, #0]
 80125d4:	461a      	mov	r2, r3
 80125d6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80125da:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80125de:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80125e2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80125e6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80125ea:	e841 2300 	strex	r3, r2, [r1]
 80125ee:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80125f2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80125f6:	2b00      	cmp	r3, #0
 80125f8:	d1da      	bne.n	80125b0 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80125fa:	687b      	ldr	r3, [r7, #4]
 80125fc:	681b      	ldr	r3, [r3, #0]
 80125fe:	3308      	adds	r3, #8
 8012600:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012602:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8012604:	e853 3f00 	ldrex	r3, [r3]
 8012608:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 801260a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801260c:	f023 0301 	bic.w	r3, r3, #1
 8012610:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8012614:	687b      	ldr	r3, [r7, #4]
 8012616:	681b      	ldr	r3, [r3, #0]
 8012618:	3308      	adds	r3, #8
 801261a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 801261e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8012622:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012624:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8012626:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 801262a:	e841 2300 	strex	r3, r2, [r1]
 801262e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8012630:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012632:	2b00      	cmp	r3, #0
 8012634:	d1e1      	bne.n	80125fa <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8012636:	687b      	ldr	r3, [r7, #4]
 8012638:	681b      	ldr	r3, [r3, #0]
 801263a:	3308      	adds	r3, #8
 801263c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801263e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8012640:	e853 3f00 	ldrex	r3, [r3]
 8012644:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8012646:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8012648:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801264c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8012650:	687b      	ldr	r3, [r7, #4]
 8012652:	681b      	ldr	r3, [r3, #0]
 8012654:	3308      	adds	r3, #8
 8012656:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 801265a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 801265c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801265e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8012660:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8012662:	e841 2300 	strex	r3, r2, [r1]
 8012666:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8012668:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801266a:	2b00      	cmp	r3, #0
 801266c:	d1e3      	bne.n	8012636 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 801266e:	687b      	ldr	r3, [r7, #4]
 8012670:	2220      	movs	r2, #32
 8012672:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8012676:	687b      	ldr	r3, [r7, #4]
 8012678:	2200      	movs	r2, #0
 801267a:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801267c:	687b      	ldr	r3, [r7, #4]
 801267e:	681b      	ldr	r3, [r3, #0]
 8012680:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012682:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012684:	e853 3f00 	ldrex	r3, [r3]
 8012688:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 801268a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801268c:	f023 0310 	bic.w	r3, r3, #16
 8012690:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8012694:	687b      	ldr	r3, [r7, #4]
 8012696:	681b      	ldr	r3, [r3, #0]
 8012698:	461a      	mov	r2, r3
 801269a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801269e:	65bb      	str	r3, [r7, #88]	@ 0x58
 80126a0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80126a2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80126a4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80126a6:	e841 2300 	strex	r3, r2, [r1]
 80126aa:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80126ac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80126ae:	2b00      	cmp	r3, #0
 80126b0:	d1e4      	bne.n	801267c <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80126b2:	687b      	ldr	r3, [r7, #4]
 80126b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80126b8:	4618      	mov	r0, r3
 80126ba:	f7f4 ffff 	bl	80076bc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80126be:	687b      	ldr	r3, [r7, #4]
 80126c0:	2202      	movs	r2, #2
 80126c2:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80126c4:	687b      	ldr	r3, [r7, #4]
 80126c6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80126ca:	687b      	ldr	r3, [r7, #4]
 80126cc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80126d0:	b29b      	uxth	r3, r3
 80126d2:	1ad3      	subs	r3, r2, r3
 80126d4:	b29b      	uxth	r3, r3
 80126d6:	4619      	mov	r1, r3
 80126d8:	6878      	ldr	r0, [r7, #4]
 80126da:	f000 f939 	bl	8012950 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80126de:	e119      	b.n	8012914 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80126e0:	687b      	ldr	r3, [r7, #4]
 80126e2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80126e6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80126ea:	429a      	cmp	r2, r3
 80126ec:	f040 8112 	bne.w	8012914 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80126f0:	687b      	ldr	r3, [r7, #4]
 80126f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80126f6:	69db      	ldr	r3, [r3, #28]
 80126f8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80126fc:	f040 810a 	bne.w	8012914 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8012700:	687b      	ldr	r3, [r7, #4]
 8012702:	2202      	movs	r2, #2
 8012704:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8012706:	687b      	ldr	r3, [r7, #4]
 8012708:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 801270c:	4619      	mov	r1, r3
 801270e:	6878      	ldr	r0, [r7, #4]
 8012710:	f000 f91e 	bl	8012950 <HAL_UARTEx_RxEventCallback>
      return;
 8012714:	e0fe      	b.n	8012914 <HAL_UART_IRQHandler+0x798>
 8012716:	bf00      	nop
 8012718:	40020010 	.word	0x40020010
 801271c:	40020028 	.word	0x40020028
 8012720:	40020040 	.word	0x40020040
 8012724:	40020058 	.word	0x40020058
 8012728:	40020070 	.word	0x40020070
 801272c:	40020088 	.word	0x40020088
 8012730:	400200a0 	.word	0x400200a0
 8012734:	400200b8 	.word	0x400200b8
 8012738:	40020410 	.word	0x40020410
 801273c:	40020428 	.word	0x40020428
 8012740:	40020440 	.word	0x40020440
 8012744:	40020458 	.word	0x40020458
 8012748:	40020470 	.word	0x40020470
 801274c:	40020488 	.word	0x40020488
 8012750:	400204a0 	.word	0x400204a0
 8012754:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8012758:	687b      	ldr	r3, [r7, #4]
 801275a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 801275e:	687b      	ldr	r3, [r7, #4]
 8012760:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8012764:	b29b      	uxth	r3, r3
 8012766:	1ad3      	subs	r3, r2, r3
 8012768:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 801276c:	687b      	ldr	r3, [r7, #4]
 801276e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8012772:	b29b      	uxth	r3, r3
 8012774:	2b00      	cmp	r3, #0
 8012776:	f000 80cf 	beq.w	8012918 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 801277a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 801277e:	2b00      	cmp	r3, #0
 8012780:	f000 80ca 	beq.w	8012918 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8012784:	687b      	ldr	r3, [r7, #4]
 8012786:	681b      	ldr	r3, [r3, #0]
 8012788:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801278a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801278c:	e853 3f00 	ldrex	r3, [r3]
 8012790:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8012792:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012794:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8012798:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 801279c:	687b      	ldr	r3, [r7, #4]
 801279e:	681b      	ldr	r3, [r3, #0]
 80127a0:	461a      	mov	r2, r3
 80127a2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80127a6:	647b      	str	r3, [r7, #68]	@ 0x44
 80127a8:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80127aa:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80127ac:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80127ae:	e841 2300 	strex	r3, r2, [r1]
 80127b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80127b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80127b6:	2b00      	cmp	r3, #0
 80127b8:	d1e4      	bne.n	8012784 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80127ba:	687b      	ldr	r3, [r7, #4]
 80127bc:	681b      	ldr	r3, [r3, #0]
 80127be:	3308      	adds	r3, #8
 80127c0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80127c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80127c4:	e853 3f00 	ldrex	r3, [r3]
 80127c8:	623b      	str	r3, [r7, #32]
   return(result);
 80127ca:	6a3a      	ldr	r2, [r7, #32]
 80127cc:	4b55      	ldr	r3, [pc, #340]	@ (8012924 <HAL_UART_IRQHandler+0x7a8>)
 80127ce:	4013      	ands	r3, r2
 80127d0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80127d4:	687b      	ldr	r3, [r7, #4]
 80127d6:	681b      	ldr	r3, [r3, #0]
 80127d8:	3308      	adds	r3, #8
 80127da:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80127de:	633a      	str	r2, [r7, #48]	@ 0x30
 80127e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80127e2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80127e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80127e6:	e841 2300 	strex	r3, r2, [r1]
 80127ea:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80127ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80127ee:	2b00      	cmp	r3, #0
 80127f0:	d1e3      	bne.n	80127ba <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80127f2:	687b      	ldr	r3, [r7, #4]
 80127f4:	2220      	movs	r2, #32
 80127f6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80127fa:	687b      	ldr	r3, [r7, #4]
 80127fc:	2200      	movs	r2, #0
 80127fe:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8012800:	687b      	ldr	r3, [r7, #4]
 8012802:	2200      	movs	r2, #0
 8012804:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8012806:	687b      	ldr	r3, [r7, #4]
 8012808:	681b      	ldr	r3, [r3, #0]
 801280a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801280c:	693b      	ldr	r3, [r7, #16]
 801280e:	e853 3f00 	ldrex	r3, [r3]
 8012812:	60fb      	str	r3, [r7, #12]
   return(result);
 8012814:	68fb      	ldr	r3, [r7, #12]
 8012816:	f023 0310 	bic.w	r3, r3, #16
 801281a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 801281e:	687b      	ldr	r3, [r7, #4]
 8012820:	681b      	ldr	r3, [r3, #0]
 8012822:	461a      	mov	r2, r3
 8012824:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8012828:	61fb      	str	r3, [r7, #28]
 801282a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801282c:	69b9      	ldr	r1, [r7, #24]
 801282e:	69fa      	ldr	r2, [r7, #28]
 8012830:	e841 2300 	strex	r3, r2, [r1]
 8012834:	617b      	str	r3, [r7, #20]
   return(result);
 8012836:	697b      	ldr	r3, [r7, #20]
 8012838:	2b00      	cmp	r3, #0
 801283a:	d1e4      	bne.n	8012806 <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 801283c:	687b      	ldr	r3, [r7, #4]
 801283e:	2202      	movs	r2, #2
 8012840:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8012842:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8012846:	4619      	mov	r1, r3
 8012848:	6878      	ldr	r0, [r7, #4]
 801284a:	f000 f881 	bl	8012950 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 801284e:	e063      	b.n	8012918 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8012850:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8012854:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8012858:	2b00      	cmp	r3, #0
 801285a:	d00e      	beq.n	801287a <HAL_UART_IRQHandler+0x6fe>
 801285c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8012860:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8012864:	2b00      	cmp	r3, #0
 8012866:	d008      	beq.n	801287a <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8012868:	687b      	ldr	r3, [r7, #4]
 801286a:	681b      	ldr	r3, [r3, #0]
 801286c:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8012870:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8012872:	6878      	ldr	r0, [r7, #4]
 8012874:	f001 ff80 	bl	8014778 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8012878:	e051      	b.n	801291e <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 801287a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801287e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8012882:	2b00      	cmp	r3, #0
 8012884:	d014      	beq.n	80128b0 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8012886:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801288a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801288e:	2b00      	cmp	r3, #0
 8012890:	d105      	bne.n	801289e <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8012892:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8012896:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801289a:	2b00      	cmp	r3, #0
 801289c:	d008      	beq.n	80128b0 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 801289e:	687b      	ldr	r3, [r7, #4]
 80128a0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80128a2:	2b00      	cmp	r3, #0
 80128a4:	d03a      	beq.n	801291c <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 80128a6:	687b      	ldr	r3, [r7, #4]
 80128a8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80128aa:	6878      	ldr	r0, [r7, #4]
 80128ac:	4798      	blx	r3
    }
    return;
 80128ae:	e035      	b.n	801291c <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80128b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80128b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80128b8:	2b00      	cmp	r3, #0
 80128ba:	d009      	beq.n	80128d0 <HAL_UART_IRQHandler+0x754>
 80128bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80128c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80128c4:	2b00      	cmp	r3, #0
 80128c6:	d003      	beq.n	80128d0 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 80128c8:	6878      	ldr	r0, [r7, #4]
 80128ca:	f001 fa09 	bl	8013ce0 <UART_EndTransmit_IT>
    return;
 80128ce:	e026      	b.n	801291e <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80128d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80128d4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80128d8:	2b00      	cmp	r3, #0
 80128da:	d009      	beq.n	80128f0 <HAL_UART_IRQHandler+0x774>
 80128dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80128e0:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80128e4:	2b00      	cmp	r3, #0
 80128e6:	d003      	beq.n	80128f0 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80128e8:	6878      	ldr	r0, [r7, #4]
 80128ea:	f001 ff59 	bl	80147a0 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80128ee:	e016      	b.n	801291e <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80128f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80128f4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80128f8:	2b00      	cmp	r3, #0
 80128fa:	d010      	beq.n	801291e <HAL_UART_IRQHandler+0x7a2>
 80128fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8012900:	2b00      	cmp	r3, #0
 8012902:	da0c      	bge.n	801291e <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8012904:	6878      	ldr	r0, [r7, #4]
 8012906:	f001 ff41 	bl	801478c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 801290a:	e008      	b.n	801291e <HAL_UART_IRQHandler+0x7a2>
      return;
 801290c:	bf00      	nop
 801290e:	e006      	b.n	801291e <HAL_UART_IRQHandler+0x7a2>
    return;
 8012910:	bf00      	nop
 8012912:	e004      	b.n	801291e <HAL_UART_IRQHandler+0x7a2>
      return;
 8012914:	bf00      	nop
 8012916:	e002      	b.n	801291e <HAL_UART_IRQHandler+0x7a2>
      return;
 8012918:	bf00      	nop
 801291a:	e000      	b.n	801291e <HAL_UART_IRQHandler+0x7a2>
    return;
 801291c:	bf00      	nop
  }
}
 801291e:	37e8      	adds	r7, #232	@ 0xe8
 8012920:	46bd      	mov	sp, r7
 8012922:	bd80      	pop	{r7, pc}
 8012924:	effffffe 	.word	0xeffffffe

08012928 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8012928:	b480      	push	{r7}
 801292a:	b083      	sub	sp, #12
 801292c:	af00      	add	r7, sp, #0
 801292e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8012930:	bf00      	nop
 8012932:	370c      	adds	r7, #12
 8012934:	46bd      	mov	sp, r7
 8012936:	f85d 7b04 	ldr.w	r7, [sp], #4
 801293a:	4770      	bx	lr

0801293c <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 801293c:	b480      	push	{r7}
 801293e:	b083      	sub	sp, #12
 8012940:	af00      	add	r7, sp, #0
 8012942:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8012944:	bf00      	nop
 8012946:	370c      	adds	r7, #12
 8012948:	46bd      	mov	sp, r7
 801294a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801294e:	4770      	bx	lr

08012950 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8012950:	b480      	push	{r7}
 8012952:	b083      	sub	sp, #12
 8012954:	af00      	add	r7, sp, #0
 8012956:	6078      	str	r0, [r7, #4]
 8012958:	460b      	mov	r3, r1
 801295a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 801295c:	bf00      	nop
 801295e:	370c      	adds	r7, #12
 8012960:	46bd      	mov	sp, r7
 8012962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012966:	4770      	bx	lr

08012968 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8012968:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 801296c:	b092      	sub	sp, #72	@ 0x48
 801296e:	af00      	add	r7, sp, #0
 8012970:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8012972:	2300      	movs	r3, #0
 8012974:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8012978:	697b      	ldr	r3, [r7, #20]
 801297a:	689a      	ldr	r2, [r3, #8]
 801297c:	697b      	ldr	r3, [r7, #20]
 801297e:	691b      	ldr	r3, [r3, #16]
 8012980:	431a      	orrs	r2, r3
 8012982:	697b      	ldr	r3, [r7, #20]
 8012984:	695b      	ldr	r3, [r3, #20]
 8012986:	431a      	orrs	r2, r3
 8012988:	697b      	ldr	r3, [r7, #20]
 801298a:	69db      	ldr	r3, [r3, #28]
 801298c:	4313      	orrs	r3, r2
 801298e:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8012990:	697b      	ldr	r3, [r7, #20]
 8012992:	681b      	ldr	r3, [r3, #0]
 8012994:	681a      	ldr	r2, [r3, #0]
 8012996:	4bbe      	ldr	r3, [pc, #760]	@ (8012c90 <UART_SetConfig+0x328>)
 8012998:	4013      	ands	r3, r2
 801299a:	697a      	ldr	r2, [r7, #20]
 801299c:	6812      	ldr	r2, [r2, #0]
 801299e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80129a0:	430b      	orrs	r3, r1
 80129a2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80129a4:	697b      	ldr	r3, [r7, #20]
 80129a6:	681b      	ldr	r3, [r3, #0]
 80129a8:	685b      	ldr	r3, [r3, #4]
 80129aa:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80129ae:	697b      	ldr	r3, [r7, #20]
 80129b0:	68da      	ldr	r2, [r3, #12]
 80129b2:	697b      	ldr	r3, [r7, #20]
 80129b4:	681b      	ldr	r3, [r3, #0]
 80129b6:	430a      	orrs	r2, r1
 80129b8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80129ba:	697b      	ldr	r3, [r7, #20]
 80129bc:	699b      	ldr	r3, [r3, #24]
 80129be:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80129c0:	697b      	ldr	r3, [r7, #20]
 80129c2:	681b      	ldr	r3, [r3, #0]
 80129c4:	4ab3      	ldr	r2, [pc, #716]	@ (8012c94 <UART_SetConfig+0x32c>)
 80129c6:	4293      	cmp	r3, r2
 80129c8:	d004      	beq.n	80129d4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80129ca:	697b      	ldr	r3, [r7, #20]
 80129cc:	6a1b      	ldr	r3, [r3, #32]
 80129ce:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80129d0:	4313      	orrs	r3, r2
 80129d2:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80129d4:	697b      	ldr	r3, [r7, #20]
 80129d6:	681b      	ldr	r3, [r3, #0]
 80129d8:	689a      	ldr	r2, [r3, #8]
 80129da:	4baf      	ldr	r3, [pc, #700]	@ (8012c98 <UART_SetConfig+0x330>)
 80129dc:	4013      	ands	r3, r2
 80129de:	697a      	ldr	r2, [r7, #20]
 80129e0:	6812      	ldr	r2, [r2, #0]
 80129e2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80129e4:	430b      	orrs	r3, r1
 80129e6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80129e8:	697b      	ldr	r3, [r7, #20]
 80129ea:	681b      	ldr	r3, [r3, #0]
 80129ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80129ee:	f023 010f 	bic.w	r1, r3, #15
 80129f2:	697b      	ldr	r3, [r7, #20]
 80129f4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80129f6:	697b      	ldr	r3, [r7, #20]
 80129f8:	681b      	ldr	r3, [r3, #0]
 80129fa:	430a      	orrs	r2, r1
 80129fc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80129fe:	697b      	ldr	r3, [r7, #20]
 8012a00:	681b      	ldr	r3, [r3, #0]
 8012a02:	4aa6      	ldr	r2, [pc, #664]	@ (8012c9c <UART_SetConfig+0x334>)
 8012a04:	4293      	cmp	r3, r2
 8012a06:	d177      	bne.n	8012af8 <UART_SetConfig+0x190>
 8012a08:	4ba5      	ldr	r3, [pc, #660]	@ (8012ca0 <UART_SetConfig+0x338>)
 8012a0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012a0c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8012a10:	2b28      	cmp	r3, #40	@ 0x28
 8012a12:	d86d      	bhi.n	8012af0 <UART_SetConfig+0x188>
 8012a14:	a201      	add	r2, pc, #4	@ (adr r2, 8012a1c <UART_SetConfig+0xb4>)
 8012a16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012a1a:	bf00      	nop
 8012a1c:	08012ac1 	.word	0x08012ac1
 8012a20:	08012af1 	.word	0x08012af1
 8012a24:	08012af1 	.word	0x08012af1
 8012a28:	08012af1 	.word	0x08012af1
 8012a2c:	08012af1 	.word	0x08012af1
 8012a30:	08012af1 	.word	0x08012af1
 8012a34:	08012af1 	.word	0x08012af1
 8012a38:	08012af1 	.word	0x08012af1
 8012a3c:	08012ac9 	.word	0x08012ac9
 8012a40:	08012af1 	.word	0x08012af1
 8012a44:	08012af1 	.word	0x08012af1
 8012a48:	08012af1 	.word	0x08012af1
 8012a4c:	08012af1 	.word	0x08012af1
 8012a50:	08012af1 	.word	0x08012af1
 8012a54:	08012af1 	.word	0x08012af1
 8012a58:	08012af1 	.word	0x08012af1
 8012a5c:	08012ad1 	.word	0x08012ad1
 8012a60:	08012af1 	.word	0x08012af1
 8012a64:	08012af1 	.word	0x08012af1
 8012a68:	08012af1 	.word	0x08012af1
 8012a6c:	08012af1 	.word	0x08012af1
 8012a70:	08012af1 	.word	0x08012af1
 8012a74:	08012af1 	.word	0x08012af1
 8012a78:	08012af1 	.word	0x08012af1
 8012a7c:	08012ad9 	.word	0x08012ad9
 8012a80:	08012af1 	.word	0x08012af1
 8012a84:	08012af1 	.word	0x08012af1
 8012a88:	08012af1 	.word	0x08012af1
 8012a8c:	08012af1 	.word	0x08012af1
 8012a90:	08012af1 	.word	0x08012af1
 8012a94:	08012af1 	.word	0x08012af1
 8012a98:	08012af1 	.word	0x08012af1
 8012a9c:	08012ae1 	.word	0x08012ae1
 8012aa0:	08012af1 	.word	0x08012af1
 8012aa4:	08012af1 	.word	0x08012af1
 8012aa8:	08012af1 	.word	0x08012af1
 8012aac:	08012af1 	.word	0x08012af1
 8012ab0:	08012af1 	.word	0x08012af1
 8012ab4:	08012af1 	.word	0x08012af1
 8012ab8:	08012af1 	.word	0x08012af1
 8012abc:	08012ae9 	.word	0x08012ae9
 8012ac0:	2301      	movs	r3, #1
 8012ac2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012ac6:	e222      	b.n	8012f0e <UART_SetConfig+0x5a6>
 8012ac8:	2304      	movs	r3, #4
 8012aca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012ace:	e21e      	b.n	8012f0e <UART_SetConfig+0x5a6>
 8012ad0:	2308      	movs	r3, #8
 8012ad2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012ad6:	e21a      	b.n	8012f0e <UART_SetConfig+0x5a6>
 8012ad8:	2310      	movs	r3, #16
 8012ada:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012ade:	e216      	b.n	8012f0e <UART_SetConfig+0x5a6>
 8012ae0:	2320      	movs	r3, #32
 8012ae2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012ae6:	e212      	b.n	8012f0e <UART_SetConfig+0x5a6>
 8012ae8:	2340      	movs	r3, #64	@ 0x40
 8012aea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012aee:	e20e      	b.n	8012f0e <UART_SetConfig+0x5a6>
 8012af0:	2380      	movs	r3, #128	@ 0x80
 8012af2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012af6:	e20a      	b.n	8012f0e <UART_SetConfig+0x5a6>
 8012af8:	697b      	ldr	r3, [r7, #20]
 8012afa:	681b      	ldr	r3, [r3, #0]
 8012afc:	4a69      	ldr	r2, [pc, #420]	@ (8012ca4 <UART_SetConfig+0x33c>)
 8012afe:	4293      	cmp	r3, r2
 8012b00:	d130      	bne.n	8012b64 <UART_SetConfig+0x1fc>
 8012b02:	4b67      	ldr	r3, [pc, #412]	@ (8012ca0 <UART_SetConfig+0x338>)
 8012b04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012b06:	f003 0307 	and.w	r3, r3, #7
 8012b0a:	2b05      	cmp	r3, #5
 8012b0c:	d826      	bhi.n	8012b5c <UART_SetConfig+0x1f4>
 8012b0e:	a201      	add	r2, pc, #4	@ (adr r2, 8012b14 <UART_SetConfig+0x1ac>)
 8012b10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012b14:	08012b2d 	.word	0x08012b2d
 8012b18:	08012b35 	.word	0x08012b35
 8012b1c:	08012b3d 	.word	0x08012b3d
 8012b20:	08012b45 	.word	0x08012b45
 8012b24:	08012b4d 	.word	0x08012b4d
 8012b28:	08012b55 	.word	0x08012b55
 8012b2c:	2300      	movs	r3, #0
 8012b2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012b32:	e1ec      	b.n	8012f0e <UART_SetConfig+0x5a6>
 8012b34:	2304      	movs	r3, #4
 8012b36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012b3a:	e1e8      	b.n	8012f0e <UART_SetConfig+0x5a6>
 8012b3c:	2308      	movs	r3, #8
 8012b3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012b42:	e1e4      	b.n	8012f0e <UART_SetConfig+0x5a6>
 8012b44:	2310      	movs	r3, #16
 8012b46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012b4a:	e1e0      	b.n	8012f0e <UART_SetConfig+0x5a6>
 8012b4c:	2320      	movs	r3, #32
 8012b4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012b52:	e1dc      	b.n	8012f0e <UART_SetConfig+0x5a6>
 8012b54:	2340      	movs	r3, #64	@ 0x40
 8012b56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012b5a:	e1d8      	b.n	8012f0e <UART_SetConfig+0x5a6>
 8012b5c:	2380      	movs	r3, #128	@ 0x80
 8012b5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012b62:	e1d4      	b.n	8012f0e <UART_SetConfig+0x5a6>
 8012b64:	697b      	ldr	r3, [r7, #20]
 8012b66:	681b      	ldr	r3, [r3, #0]
 8012b68:	4a4f      	ldr	r2, [pc, #316]	@ (8012ca8 <UART_SetConfig+0x340>)
 8012b6a:	4293      	cmp	r3, r2
 8012b6c:	d130      	bne.n	8012bd0 <UART_SetConfig+0x268>
 8012b6e:	4b4c      	ldr	r3, [pc, #304]	@ (8012ca0 <UART_SetConfig+0x338>)
 8012b70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012b72:	f003 0307 	and.w	r3, r3, #7
 8012b76:	2b05      	cmp	r3, #5
 8012b78:	d826      	bhi.n	8012bc8 <UART_SetConfig+0x260>
 8012b7a:	a201      	add	r2, pc, #4	@ (adr r2, 8012b80 <UART_SetConfig+0x218>)
 8012b7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012b80:	08012b99 	.word	0x08012b99
 8012b84:	08012ba1 	.word	0x08012ba1
 8012b88:	08012ba9 	.word	0x08012ba9
 8012b8c:	08012bb1 	.word	0x08012bb1
 8012b90:	08012bb9 	.word	0x08012bb9
 8012b94:	08012bc1 	.word	0x08012bc1
 8012b98:	2300      	movs	r3, #0
 8012b9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012b9e:	e1b6      	b.n	8012f0e <UART_SetConfig+0x5a6>
 8012ba0:	2304      	movs	r3, #4
 8012ba2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012ba6:	e1b2      	b.n	8012f0e <UART_SetConfig+0x5a6>
 8012ba8:	2308      	movs	r3, #8
 8012baa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012bae:	e1ae      	b.n	8012f0e <UART_SetConfig+0x5a6>
 8012bb0:	2310      	movs	r3, #16
 8012bb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012bb6:	e1aa      	b.n	8012f0e <UART_SetConfig+0x5a6>
 8012bb8:	2320      	movs	r3, #32
 8012bba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012bbe:	e1a6      	b.n	8012f0e <UART_SetConfig+0x5a6>
 8012bc0:	2340      	movs	r3, #64	@ 0x40
 8012bc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012bc6:	e1a2      	b.n	8012f0e <UART_SetConfig+0x5a6>
 8012bc8:	2380      	movs	r3, #128	@ 0x80
 8012bca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012bce:	e19e      	b.n	8012f0e <UART_SetConfig+0x5a6>
 8012bd0:	697b      	ldr	r3, [r7, #20]
 8012bd2:	681b      	ldr	r3, [r3, #0]
 8012bd4:	4a35      	ldr	r2, [pc, #212]	@ (8012cac <UART_SetConfig+0x344>)
 8012bd6:	4293      	cmp	r3, r2
 8012bd8:	d130      	bne.n	8012c3c <UART_SetConfig+0x2d4>
 8012bda:	4b31      	ldr	r3, [pc, #196]	@ (8012ca0 <UART_SetConfig+0x338>)
 8012bdc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012bde:	f003 0307 	and.w	r3, r3, #7
 8012be2:	2b05      	cmp	r3, #5
 8012be4:	d826      	bhi.n	8012c34 <UART_SetConfig+0x2cc>
 8012be6:	a201      	add	r2, pc, #4	@ (adr r2, 8012bec <UART_SetConfig+0x284>)
 8012be8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012bec:	08012c05 	.word	0x08012c05
 8012bf0:	08012c0d 	.word	0x08012c0d
 8012bf4:	08012c15 	.word	0x08012c15
 8012bf8:	08012c1d 	.word	0x08012c1d
 8012bfc:	08012c25 	.word	0x08012c25
 8012c00:	08012c2d 	.word	0x08012c2d
 8012c04:	2300      	movs	r3, #0
 8012c06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012c0a:	e180      	b.n	8012f0e <UART_SetConfig+0x5a6>
 8012c0c:	2304      	movs	r3, #4
 8012c0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012c12:	e17c      	b.n	8012f0e <UART_SetConfig+0x5a6>
 8012c14:	2308      	movs	r3, #8
 8012c16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012c1a:	e178      	b.n	8012f0e <UART_SetConfig+0x5a6>
 8012c1c:	2310      	movs	r3, #16
 8012c1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012c22:	e174      	b.n	8012f0e <UART_SetConfig+0x5a6>
 8012c24:	2320      	movs	r3, #32
 8012c26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012c2a:	e170      	b.n	8012f0e <UART_SetConfig+0x5a6>
 8012c2c:	2340      	movs	r3, #64	@ 0x40
 8012c2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012c32:	e16c      	b.n	8012f0e <UART_SetConfig+0x5a6>
 8012c34:	2380      	movs	r3, #128	@ 0x80
 8012c36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012c3a:	e168      	b.n	8012f0e <UART_SetConfig+0x5a6>
 8012c3c:	697b      	ldr	r3, [r7, #20]
 8012c3e:	681b      	ldr	r3, [r3, #0]
 8012c40:	4a1b      	ldr	r2, [pc, #108]	@ (8012cb0 <UART_SetConfig+0x348>)
 8012c42:	4293      	cmp	r3, r2
 8012c44:	d142      	bne.n	8012ccc <UART_SetConfig+0x364>
 8012c46:	4b16      	ldr	r3, [pc, #88]	@ (8012ca0 <UART_SetConfig+0x338>)
 8012c48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012c4a:	f003 0307 	and.w	r3, r3, #7
 8012c4e:	2b05      	cmp	r3, #5
 8012c50:	d838      	bhi.n	8012cc4 <UART_SetConfig+0x35c>
 8012c52:	a201      	add	r2, pc, #4	@ (adr r2, 8012c58 <UART_SetConfig+0x2f0>)
 8012c54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012c58:	08012c71 	.word	0x08012c71
 8012c5c:	08012c79 	.word	0x08012c79
 8012c60:	08012c81 	.word	0x08012c81
 8012c64:	08012c89 	.word	0x08012c89
 8012c68:	08012cb5 	.word	0x08012cb5
 8012c6c:	08012cbd 	.word	0x08012cbd
 8012c70:	2300      	movs	r3, #0
 8012c72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012c76:	e14a      	b.n	8012f0e <UART_SetConfig+0x5a6>
 8012c78:	2304      	movs	r3, #4
 8012c7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012c7e:	e146      	b.n	8012f0e <UART_SetConfig+0x5a6>
 8012c80:	2308      	movs	r3, #8
 8012c82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012c86:	e142      	b.n	8012f0e <UART_SetConfig+0x5a6>
 8012c88:	2310      	movs	r3, #16
 8012c8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012c8e:	e13e      	b.n	8012f0e <UART_SetConfig+0x5a6>
 8012c90:	cfff69f3 	.word	0xcfff69f3
 8012c94:	58000c00 	.word	0x58000c00
 8012c98:	11fff4ff 	.word	0x11fff4ff
 8012c9c:	40011000 	.word	0x40011000
 8012ca0:	58024400 	.word	0x58024400
 8012ca4:	40004400 	.word	0x40004400
 8012ca8:	40004800 	.word	0x40004800
 8012cac:	40004c00 	.word	0x40004c00
 8012cb0:	40005000 	.word	0x40005000
 8012cb4:	2320      	movs	r3, #32
 8012cb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012cba:	e128      	b.n	8012f0e <UART_SetConfig+0x5a6>
 8012cbc:	2340      	movs	r3, #64	@ 0x40
 8012cbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012cc2:	e124      	b.n	8012f0e <UART_SetConfig+0x5a6>
 8012cc4:	2380      	movs	r3, #128	@ 0x80
 8012cc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012cca:	e120      	b.n	8012f0e <UART_SetConfig+0x5a6>
 8012ccc:	697b      	ldr	r3, [r7, #20]
 8012cce:	681b      	ldr	r3, [r3, #0]
 8012cd0:	4acb      	ldr	r2, [pc, #812]	@ (8013000 <UART_SetConfig+0x698>)
 8012cd2:	4293      	cmp	r3, r2
 8012cd4:	d176      	bne.n	8012dc4 <UART_SetConfig+0x45c>
 8012cd6:	4bcb      	ldr	r3, [pc, #812]	@ (8013004 <UART_SetConfig+0x69c>)
 8012cd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012cda:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8012cde:	2b28      	cmp	r3, #40	@ 0x28
 8012ce0:	d86c      	bhi.n	8012dbc <UART_SetConfig+0x454>
 8012ce2:	a201      	add	r2, pc, #4	@ (adr r2, 8012ce8 <UART_SetConfig+0x380>)
 8012ce4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012ce8:	08012d8d 	.word	0x08012d8d
 8012cec:	08012dbd 	.word	0x08012dbd
 8012cf0:	08012dbd 	.word	0x08012dbd
 8012cf4:	08012dbd 	.word	0x08012dbd
 8012cf8:	08012dbd 	.word	0x08012dbd
 8012cfc:	08012dbd 	.word	0x08012dbd
 8012d00:	08012dbd 	.word	0x08012dbd
 8012d04:	08012dbd 	.word	0x08012dbd
 8012d08:	08012d95 	.word	0x08012d95
 8012d0c:	08012dbd 	.word	0x08012dbd
 8012d10:	08012dbd 	.word	0x08012dbd
 8012d14:	08012dbd 	.word	0x08012dbd
 8012d18:	08012dbd 	.word	0x08012dbd
 8012d1c:	08012dbd 	.word	0x08012dbd
 8012d20:	08012dbd 	.word	0x08012dbd
 8012d24:	08012dbd 	.word	0x08012dbd
 8012d28:	08012d9d 	.word	0x08012d9d
 8012d2c:	08012dbd 	.word	0x08012dbd
 8012d30:	08012dbd 	.word	0x08012dbd
 8012d34:	08012dbd 	.word	0x08012dbd
 8012d38:	08012dbd 	.word	0x08012dbd
 8012d3c:	08012dbd 	.word	0x08012dbd
 8012d40:	08012dbd 	.word	0x08012dbd
 8012d44:	08012dbd 	.word	0x08012dbd
 8012d48:	08012da5 	.word	0x08012da5
 8012d4c:	08012dbd 	.word	0x08012dbd
 8012d50:	08012dbd 	.word	0x08012dbd
 8012d54:	08012dbd 	.word	0x08012dbd
 8012d58:	08012dbd 	.word	0x08012dbd
 8012d5c:	08012dbd 	.word	0x08012dbd
 8012d60:	08012dbd 	.word	0x08012dbd
 8012d64:	08012dbd 	.word	0x08012dbd
 8012d68:	08012dad 	.word	0x08012dad
 8012d6c:	08012dbd 	.word	0x08012dbd
 8012d70:	08012dbd 	.word	0x08012dbd
 8012d74:	08012dbd 	.word	0x08012dbd
 8012d78:	08012dbd 	.word	0x08012dbd
 8012d7c:	08012dbd 	.word	0x08012dbd
 8012d80:	08012dbd 	.word	0x08012dbd
 8012d84:	08012dbd 	.word	0x08012dbd
 8012d88:	08012db5 	.word	0x08012db5
 8012d8c:	2301      	movs	r3, #1
 8012d8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012d92:	e0bc      	b.n	8012f0e <UART_SetConfig+0x5a6>
 8012d94:	2304      	movs	r3, #4
 8012d96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012d9a:	e0b8      	b.n	8012f0e <UART_SetConfig+0x5a6>
 8012d9c:	2308      	movs	r3, #8
 8012d9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012da2:	e0b4      	b.n	8012f0e <UART_SetConfig+0x5a6>
 8012da4:	2310      	movs	r3, #16
 8012da6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012daa:	e0b0      	b.n	8012f0e <UART_SetConfig+0x5a6>
 8012dac:	2320      	movs	r3, #32
 8012dae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012db2:	e0ac      	b.n	8012f0e <UART_SetConfig+0x5a6>
 8012db4:	2340      	movs	r3, #64	@ 0x40
 8012db6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012dba:	e0a8      	b.n	8012f0e <UART_SetConfig+0x5a6>
 8012dbc:	2380      	movs	r3, #128	@ 0x80
 8012dbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012dc2:	e0a4      	b.n	8012f0e <UART_SetConfig+0x5a6>
 8012dc4:	697b      	ldr	r3, [r7, #20]
 8012dc6:	681b      	ldr	r3, [r3, #0]
 8012dc8:	4a8f      	ldr	r2, [pc, #572]	@ (8013008 <UART_SetConfig+0x6a0>)
 8012dca:	4293      	cmp	r3, r2
 8012dcc:	d130      	bne.n	8012e30 <UART_SetConfig+0x4c8>
 8012dce:	4b8d      	ldr	r3, [pc, #564]	@ (8013004 <UART_SetConfig+0x69c>)
 8012dd0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012dd2:	f003 0307 	and.w	r3, r3, #7
 8012dd6:	2b05      	cmp	r3, #5
 8012dd8:	d826      	bhi.n	8012e28 <UART_SetConfig+0x4c0>
 8012dda:	a201      	add	r2, pc, #4	@ (adr r2, 8012de0 <UART_SetConfig+0x478>)
 8012ddc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012de0:	08012df9 	.word	0x08012df9
 8012de4:	08012e01 	.word	0x08012e01
 8012de8:	08012e09 	.word	0x08012e09
 8012dec:	08012e11 	.word	0x08012e11
 8012df0:	08012e19 	.word	0x08012e19
 8012df4:	08012e21 	.word	0x08012e21
 8012df8:	2300      	movs	r3, #0
 8012dfa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012dfe:	e086      	b.n	8012f0e <UART_SetConfig+0x5a6>
 8012e00:	2304      	movs	r3, #4
 8012e02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012e06:	e082      	b.n	8012f0e <UART_SetConfig+0x5a6>
 8012e08:	2308      	movs	r3, #8
 8012e0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012e0e:	e07e      	b.n	8012f0e <UART_SetConfig+0x5a6>
 8012e10:	2310      	movs	r3, #16
 8012e12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012e16:	e07a      	b.n	8012f0e <UART_SetConfig+0x5a6>
 8012e18:	2320      	movs	r3, #32
 8012e1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012e1e:	e076      	b.n	8012f0e <UART_SetConfig+0x5a6>
 8012e20:	2340      	movs	r3, #64	@ 0x40
 8012e22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012e26:	e072      	b.n	8012f0e <UART_SetConfig+0x5a6>
 8012e28:	2380      	movs	r3, #128	@ 0x80
 8012e2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012e2e:	e06e      	b.n	8012f0e <UART_SetConfig+0x5a6>
 8012e30:	697b      	ldr	r3, [r7, #20]
 8012e32:	681b      	ldr	r3, [r3, #0]
 8012e34:	4a75      	ldr	r2, [pc, #468]	@ (801300c <UART_SetConfig+0x6a4>)
 8012e36:	4293      	cmp	r3, r2
 8012e38:	d130      	bne.n	8012e9c <UART_SetConfig+0x534>
 8012e3a:	4b72      	ldr	r3, [pc, #456]	@ (8013004 <UART_SetConfig+0x69c>)
 8012e3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012e3e:	f003 0307 	and.w	r3, r3, #7
 8012e42:	2b05      	cmp	r3, #5
 8012e44:	d826      	bhi.n	8012e94 <UART_SetConfig+0x52c>
 8012e46:	a201      	add	r2, pc, #4	@ (adr r2, 8012e4c <UART_SetConfig+0x4e4>)
 8012e48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012e4c:	08012e65 	.word	0x08012e65
 8012e50:	08012e6d 	.word	0x08012e6d
 8012e54:	08012e75 	.word	0x08012e75
 8012e58:	08012e7d 	.word	0x08012e7d
 8012e5c:	08012e85 	.word	0x08012e85
 8012e60:	08012e8d 	.word	0x08012e8d
 8012e64:	2300      	movs	r3, #0
 8012e66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012e6a:	e050      	b.n	8012f0e <UART_SetConfig+0x5a6>
 8012e6c:	2304      	movs	r3, #4
 8012e6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012e72:	e04c      	b.n	8012f0e <UART_SetConfig+0x5a6>
 8012e74:	2308      	movs	r3, #8
 8012e76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012e7a:	e048      	b.n	8012f0e <UART_SetConfig+0x5a6>
 8012e7c:	2310      	movs	r3, #16
 8012e7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012e82:	e044      	b.n	8012f0e <UART_SetConfig+0x5a6>
 8012e84:	2320      	movs	r3, #32
 8012e86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012e8a:	e040      	b.n	8012f0e <UART_SetConfig+0x5a6>
 8012e8c:	2340      	movs	r3, #64	@ 0x40
 8012e8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012e92:	e03c      	b.n	8012f0e <UART_SetConfig+0x5a6>
 8012e94:	2380      	movs	r3, #128	@ 0x80
 8012e96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012e9a:	e038      	b.n	8012f0e <UART_SetConfig+0x5a6>
 8012e9c:	697b      	ldr	r3, [r7, #20]
 8012e9e:	681b      	ldr	r3, [r3, #0]
 8012ea0:	4a5b      	ldr	r2, [pc, #364]	@ (8013010 <UART_SetConfig+0x6a8>)
 8012ea2:	4293      	cmp	r3, r2
 8012ea4:	d130      	bne.n	8012f08 <UART_SetConfig+0x5a0>
 8012ea6:	4b57      	ldr	r3, [pc, #348]	@ (8013004 <UART_SetConfig+0x69c>)
 8012ea8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012eaa:	f003 0307 	and.w	r3, r3, #7
 8012eae:	2b05      	cmp	r3, #5
 8012eb0:	d826      	bhi.n	8012f00 <UART_SetConfig+0x598>
 8012eb2:	a201      	add	r2, pc, #4	@ (adr r2, 8012eb8 <UART_SetConfig+0x550>)
 8012eb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012eb8:	08012ed1 	.word	0x08012ed1
 8012ebc:	08012ed9 	.word	0x08012ed9
 8012ec0:	08012ee1 	.word	0x08012ee1
 8012ec4:	08012ee9 	.word	0x08012ee9
 8012ec8:	08012ef1 	.word	0x08012ef1
 8012ecc:	08012ef9 	.word	0x08012ef9
 8012ed0:	2302      	movs	r3, #2
 8012ed2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012ed6:	e01a      	b.n	8012f0e <UART_SetConfig+0x5a6>
 8012ed8:	2304      	movs	r3, #4
 8012eda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012ede:	e016      	b.n	8012f0e <UART_SetConfig+0x5a6>
 8012ee0:	2308      	movs	r3, #8
 8012ee2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012ee6:	e012      	b.n	8012f0e <UART_SetConfig+0x5a6>
 8012ee8:	2310      	movs	r3, #16
 8012eea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012eee:	e00e      	b.n	8012f0e <UART_SetConfig+0x5a6>
 8012ef0:	2320      	movs	r3, #32
 8012ef2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012ef6:	e00a      	b.n	8012f0e <UART_SetConfig+0x5a6>
 8012ef8:	2340      	movs	r3, #64	@ 0x40
 8012efa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012efe:	e006      	b.n	8012f0e <UART_SetConfig+0x5a6>
 8012f00:	2380      	movs	r3, #128	@ 0x80
 8012f02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012f06:	e002      	b.n	8012f0e <UART_SetConfig+0x5a6>
 8012f08:	2380      	movs	r3, #128	@ 0x80
 8012f0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8012f0e:	697b      	ldr	r3, [r7, #20]
 8012f10:	681b      	ldr	r3, [r3, #0]
 8012f12:	4a3f      	ldr	r2, [pc, #252]	@ (8013010 <UART_SetConfig+0x6a8>)
 8012f14:	4293      	cmp	r3, r2
 8012f16:	f040 80f8 	bne.w	801310a <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8012f1a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8012f1e:	2b20      	cmp	r3, #32
 8012f20:	dc46      	bgt.n	8012fb0 <UART_SetConfig+0x648>
 8012f22:	2b02      	cmp	r3, #2
 8012f24:	f2c0 8082 	blt.w	801302c <UART_SetConfig+0x6c4>
 8012f28:	3b02      	subs	r3, #2
 8012f2a:	2b1e      	cmp	r3, #30
 8012f2c:	d87e      	bhi.n	801302c <UART_SetConfig+0x6c4>
 8012f2e:	a201      	add	r2, pc, #4	@ (adr r2, 8012f34 <UART_SetConfig+0x5cc>)
 8012f30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012f34:	08012fb7 	.word	0x08012fb7
 8012f38:	0801302d 	.word	0x0801302d
 8012f3c:	08012fbf 	.word	0x08012fbf
 8012f40:	0801302d 	.word	0x0801302d
 8012f44:	0801302d 	.word	0x0801302d
 8012f48:	0801302d 	.word	0x0801302d
 8012f4c:	08012fcf 	.word	0x08012fcf
 8012f50:	0801302d 	.word	0x0801302d
 8012f54:	0801302d 	.word	0x0801302d
 8012f58:	0801302d 	.word	0x0801302d
 8012f5c:	0801302d 	.word	0x0801302d
 8012f60:	0801302d 	.word	0x0801302d
 8012f64:	0801302d 	.word	0x0801302d
 8012f68:	0801302d 	.word	0x0801302d
 8012f6c:	08012fdf 	.word	0x08012fdf
 8012f70:	0801302d 	.word	0x0801302d
 8012f74:	0801302d 	.word	0x0801302d
 8012f78:	0801302d 	.word	0x0801302d
 8012f7c:	0801302d 	.word	0x0801302d
 8012f80:	0801302d 	.word	0x0801302d
 8012f84:	0801302d 	.word	0x0801302d
 8012f88:	0801302d 	.word	0x0801302d
 8012f8c:	0801302d 	.word	0x0801302d
 8012f90:	0801302d 	.word	0x0801302d
 8012f94:	0801302d 	.word	0x0801302d
 8012f98:	0801302d 	.word	0x0801302d
 8012f9c:	0801302d 	.word	0x0801302d
 8012fa0:	0801302d 	.word	0x0801302d
 8012fa4:	0801302d 	.word	0x0801302d
 8012fa8:	0801302d 	.word	0x0801302d
 8012fac:	0801301f 	.word	0x0801301f
 8012fb0:	2b40      	cmp	r3, #64	@ 0x40
 8012fb2:	d037      	beq.n	8013024 <UART_SetConfig+0x6bc>
 8012fb4:	e03a      	b.n	801302c <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8012fb6:	f7fc fe3f 	bl	800fc38 <HAL_RCCEx_GetD3PCLK1Freq>
 8012fba:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8012fbc:	e03c      	b.n	8013038 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8012fbe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8012fc2:	4618      	mov	r0, r3
 8012fc4:	f7fc fe4e 	bl	800fc64 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8012fc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012fca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012fcc:	e034      	b.n	8013038 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8012fce:	f107 0318 	add.w	r3, r7, #24
 8012fd2:	4618      	mov	r0, r3
 8012fd4:	f7fc ff9a 	bl	800ff0c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8012fd8:	69fb      	ldr	r3, [r7, #28]
 8012fda:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012fdc:	e02c      	b.n	8013038 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8012fde:	4b09      	ldr	r3, [pc, #36]	@ (8013004 <UART_SetConfig+0x69c>)
 8012fe0:	681b      	ldr	r3, [r3, #0]
 8012fe2:	f003 0320 	and.w	r3, r3, #32
 8012fe6:	2b00      	cmp	r3, #0
 8012fe8:	d016      	beq.n	8013018 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8012fea:	4b06      	ldr	r3, [pc, #24]	@ (8013004 <UART_SetConfig+0x69c>)
 8012fec:	681b      	ldr	r3, [r3, #0]
 8012fee:	08db      	lsrs	r3, r3, #3
 8012ff0:	f003 0303 	and.w	r3, r3, #3
 8012ff4:	4a07      	ldr	r2, [pc, #28]	@ (8013014 <UART_SetConfig+0x6ac>)
 8012ff6:	fa22 f303 	lsr.w	r3, r2, r3
 8012ffa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8012ffc:	e01c      	b.n	8013038 <UART_SetConfig+0x6d0>
 8012ffe:	bf00      	nop
 8013000:	40011400 	.word	0x40011400
 8013004:	58024400 	.word	0x58024400
 8013008:	40007800 	.word	0x40007800
 801300c:	40007c00 	.word	0x40007c00
 8013010:	58000c00 	.word	0x58000c00
 8013014:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8013018:	4b9d      	ldr	r3, [pc, #628]	@ (8013290 <UART_SetConfig+0x928>)
 801301a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801301c:	e00c      	b.n	8013038 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 801301e:	4b9d      	ldr	r3, [pc, #628]	@ (8013294 <UART_SetConfig+0x92c>)
 8013020:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013022:	e009      	b.n	8013038 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8013024:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8013028:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801302a:	e005      	b.n	8013038 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 801302c:	2300      	movs	r3, #0
 801302e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8013030:	2301      	movs	r3, #1
 8013032:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8013036:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8013038:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801303a:	2b00      	cmp	r3, #0
 801303c:	f000 81de 	beq.w	80133fc <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8013040:	697b      	ldr	r3, [r7, #20]
 8013042:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013044:	4a94      	ldr	r2, [pc, #592]	@ (8013298 <UART_SetConfig+0x930>)
 8013046:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801304a:	461a      	mov	r2, r3
 801304c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801304e:	fbb3 f3f2 	udiv	r3, r3, r2
 8013052:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8013054:	697b      	ldr	r3, [r7, #20]
 8013056:	685a      	ldr	r2, [r3, #4]
 8013058:	4613      	mov	r3, r2
 801305a:	005b      	lsls	r3, r3, #1
 801305c:	4413      	add	r3, r2
 801305e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013060:	429a      	cmp	r2, r3
 8013062:	d305      	bcc.n	8013070 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8013064:	697b      	ldr	r3, [r7, #20]
 8013066:	685b      	ldr	r3, [r3, #4]
 8013068:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 801306a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801306c:	429a      	cmp	r2, r3
 801306e:	d903      	bls.n	8013078 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8013070:	2301      	movs	r3, #1
 8013072:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8013076:	e1c1      	b.n	80133fc <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8013078:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801307a:	2200      	movs	r2, #0
 801307c:	60bb      	str	r3, [r7, #8]
 801307e:	60fa      	str	r2, [r7, #12]
 8013080:	697b      	ldr	r3, [r7, #20]
 8013082:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013084:	4a84      	ldr	r2, [pc, #528]	@ (8013298 <UART_SetConfig+0x930>)
 8013086:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801308a:	b29b      	uxth	r3, r3
 801308c:	2200      	movs	r2, #0
 801308e:	603b      	str	r3, [r7, #0]
 8013090:	607a      	str	r2, [r7, #4]
 8013092:	e9d7 2300 	ldrd	r2, r3, [r7]
 8013096:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 801309a:	f7ed f989 	bl	80003b0 <__aeabi_uldivmod>
 801309e:	4602      	mov	r2, r0
 80130a0:	460b      	mov	r3, r1
 80130a2:	4610      	mov	r0, r2
 80130a4:	4619      	mov	r1, r3
 80130a6:	f04f 0200 	mov.w	r2, #0
 80130aa:	f04f 0300 	mov.w	r3, #0
 80130ae:	020b      	lsls	r3, r1, #8
 80130b0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80130b4:	0202      	lsls	r2, r0, #8
 80130b6:	6979      	ldr	r1, [r7, #20]
 80130b8:	6849      	ldr	r1, [r1, #4]
 80130ba:	0849      	lsrs	r1, r1, #1
 80130bc:	2000      	movs	r0, #0
 80130be:	460c      	mov	r4, r1
 80130c0:	4605      	mov	r5, r0
 80130c2:	eb12 0804 	adds.w	r8, r2, r4
 80130c6:	eb43 0905 	adc.w	r9, r3, r5
 80130ca:	697b      	ldr	r3, [r7, #20]
 80130cc:	685b      	ldr	r3, [r3, #4]
 80130ce:	2200      	movs	r2, #0
 80130d0:	469a      	mov	sl, r3
 80130d2:	4693      	mov	fp, r2
 80130d4:	4652      	mov	r2, sl
 80130d6:	465b      	mov	r3, fp
 80130d8:	4640      	mov	r0, r8
 80130da:	4649      	mov	r1, r9
 80130dc:	f7ed f968 	bl	80003b0 <__aeabi_uldivmod>
 80130e0:	4602      	mov	r2, r0
 80130e2:	460b      	mov	r3, r1
 80130e4:	4613      	mov	r3, r2
 80130e6:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80130e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80130ea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80130ee:	d308      	bcc.n	8013102 <UART_SetConfig+0x79a>
 80130f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80130f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80130f6:	d204      	bcs.n	8013102 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 80130f8:	697b      	ldr	r3, [r7, #20]
 80130fa:	681b      	ldr	r3, [r3, #0]
 80130fc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80130fe:	60da      	str	r2, [r3, #12]
 8013100:	e17c      	b.n	80133fc <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8013102:	2301      	movs	r3, #1
 8013104:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8013108:	e178      	b.n	80133fc <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 801310a:	697b      	ldr	r3, [r7, #20]
 801310c:	69db      	ldr	r3, [r3, #28]
 801310e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8013112:	f040 80c5 	bne.w	80132a0 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8013116:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 801311a:	2b20      	cmp	r3, #32
 801311c:	dc48      	bgt.n	80131b0 <UART_SetConfig+0x848>
 801311e:	2b00      	cmp	r3, #0
 8013120:	db7b      	blt.n	801321a <UART_SetConfig+0x8b2>
 8013122:	2b20      	cmp	r3, #32
 8013124:	d879      	bhi.n	801321a <UART_SetConfig+0x8b2>
 8013126:	a201      	add	r2, pc, #4	@ (adr r2, 801312c <UART_SetConfig+0x7c4>)
 8013128:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801312c:	080131b7 	.word	0x080131b7
 8013130:	080131bf 	.word	0x080131bf
 8013134:	0801321b 	.word	0x0801321b
 8013138:	0801321b 	.word	0x0801321b
 801313c:	080131c7 	.word	0x080131c7
 8013140:	0801321b 	.word	0x0801321b
 8013144:	0801321b 	.word	0x0801321b
 8013148:	0801321b 	.word	0x0801321b
 801314c:	080131d7 	.word	0x080131d7
 8013150:	0801321b 	.word	0x0801321b
 8013154:	0801321b 	.word	0x0801321b
 8013158:	0801321b 	.word	0x0801321b
 801315c:	0801321b 	.word	0x0801321b
 8013160:	0801321b 	.word	0x0801321b
 8013164:	0801321b 	.word	0x0801321b
 8013168:	0801321b 	.word	0x0801321b
 801316c:	080131e7 	.word	0x080131e7
 8013170:	0801321b 	.word	0x0801321b
 8013174:	0801321b 	.word	0x0801321b
 8013178:	0801321b 	.word	0x0801321b
 801317c:	0801321b 	.word	0x0801321b
 8013180:	0801321b 	.word	0x0801321b
 8013184:	0801321b 	.word	0x0801321b
 8013188:	0801321b 	.word	0x0801321b
 801318c:	0801321b 	.word	0x0801321b
 8013190:	0801321b 	.word	0x0801321b
 8013194:	0801321b 	.word	0x0801321b
 8013198:	0801321b 	.word	0x0801321b
 801319c:	0801321b 	.word	0x0801321b
 80131a0:	0801321b 	.word	0x0801321b
 80131a4:	0801321b 	.word	0x0801321b
 80131a8:	0801321b 	.word	0x0801321b
 80131ac:	0801320d 	.word	0x0801320d
 80131b0:	2b40      	cmp	r3, #64	@ 0x40
 80131b2:	d02e      	beq.n	8013212 <UART_SetConfig+0x8aa>
 80131b4:	e031      	b.n	801321a <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80131b6:	f7fb fb09 	bl	800e7cc <HAL_RCC_GetPCLK1Freq>
 80131ba:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80131bc:	e033      	b.n	8013226 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80131be:	f7fb fb1b 	bl	800e7f8 <HAL_RCC_GetPCLK2Freq>
 80131c2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80131c4:	e02f      	b.n	8013226 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80131c6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80131ca:	4618      	mov	r0, r3
 80131cc:	f7fc fd4a 	bl	800fc64 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80131d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80131d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80131d4:	e027      	b.n	8013226 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80131d6:	f107 0318 	add.w	r3, r7, #24
 80131da:	4618      	mov	r0, r3
 80131dc:	f7fc fe96 	bl	800ff0c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80131e0:	69fb      	ldr	r3, [r7, #28]
 80131e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80131e4:	e01f      	b.n	8013226 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80131e6:	4b2d      	ldr	r3, [pc, #180]	@ (801329c <UART_SetConfig+0x934>)
 80131e8:	681b      	ldr	r3, [r3, #0]
 80131ea:	f003 0320 	and.w	r3, r3, #32
 80131ee:	2b00      	cmp	r3, #0
 80131f0:	d009      	beq.n	8013206 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80131f2:	4b2a      	ldr	r3, [pc, #168]	@ (801329c <UART_SetConfig+0x934>)
 80131f4:	681b      	ldr	r3, [r3, #0]
 80131f6:	08db      	lsrs	r3, r3, #3
 80131f8:	f003 0303 	and.w	r3, r3, #3
 80131fc:	4a24      	ldr	r2, [pc, #144]	@ (8013290 <UART_SetConfig+0x928>)
 80131fe:	fa22 f303 	lsr.w	r3, r2, r3
 8013202:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8013204:	e00f      	b.n	8013226 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8013206:	4b22      	ldr	r3, [pc, #136]	@ (8013290 <UART_SetConfig+0x928>)
 8013208:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801320a:	e00c      	b.n	8013226 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 801320c:	4b21      	ldr	r3, [pc, #132]	@ (8013294 <UART_SetConfig+0x92c>)
 801320e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013210:	e009      	b.n	8013226 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8013212:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8013216:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013218:	e005      	b.n	8013226 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 801321a:	2300      	movs	r3, #0
 801321c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 801321e:	2301      	movs	r3, #1
 8013220:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8013224:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8013226:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013228:	2b00      	cmp	r3, #0
 801322a:	f000 80e7 	beq.w	80133fc <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 801322e:	697b      	ldr	r3, [r7, #20]
 8013230:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013232:	4a19      	ldr	r2, [pc, #100]	@ (8013298 <UART_SetConfig+0x930>)
 8013234:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8013238:	461a      	mov	r2, r3
 801323a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801323c:	fbb3 f3f2 	udiv	r3, r3, r2
 8013240:	005a      	lsls	r2, r3, #1
 8013242:	697b      	ldr	r3, [r7, #20]
 8013244:	685b      	ldr	r3, [r3, #4]
 8013246:	085b      	lsrs	r3, r3, #1
 8013248:	441a      	add	r2, r3
 801324a:	697b      	ldr	r3, [r7, #20]
 801324c:	685b      	ldr	r3, [r3, #4]
 801324e:	fbb2 f3f3 	udiv	r3, r2, r3
 8013252:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8013254:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013256:	2b0f      	cmp	r3, #15
 8013258:	d916      	bls.n	8013288 <UART_SetConfig+0x920>
 801325a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801325c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8013260:	d212      	bcs.n	8013288 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8013262:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013264:	b29b      	uxth	r3, r3
 8013266:	f023 030f 	bic.w	r3, r3, #15
 801326a:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 801326c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801326e:	085b      	lsrs	r3, r3, #1
 8013270:	b29b      	uxth	r3, r3
 8013272:	f003 0307 	and.w	r3, r3, #7
 8013276:	b29a      	uxth	r2, r3
 8013278:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 801327a:	4313      	orrs	r3, r2
 801327c:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 801327e:	697b      	ldr	r3, [r7, #20]
 8013280:	681b      	ldr	r3, [r3, #0]
 8013282:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8013284:	60da      	str	r2, [r3, #12]
 8013286:	e0b9      	b.n	80133fc <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8013288:	2301      	movs	r3, #1
 801328a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 801328e:	e0b5      	b.n	80133fc <UART_SetConfig+0xa94>
 8013290:	03d09000 	.word	0x03d09000
 8013294:	003d0900 	.word	0x003d0900
 8013298:	08019934 	.word	0x08019934
 801329c:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 80132a0:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80132a4:	2b20      	cmp	r3, #32
 80132a6:	dc49      	bgt.n	801333c <UART_SetConfig+0x9d4>
 80132a8:	2b00      	cmp	r3, #0
 80132aa:	db7c      	blt.n	80133a6 <UART_SetConfig+0xa3e>
 80132ac:	2b20      	cmp	r3, #32
 80132ae:	d87a      	bhi.n	80133a6 <UART_SetConfig+0xa3e>
 80132b0:	a201      	add	r2, pc, #4	@ (adr r2, 80132b8 <UART_SetConfig+0x950>)
 80132b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80132b6:	bf00      	nop
 80132b8:	08013343 	.word	0x08013343
 80132bc:	0801334b 	.word	0x0801334b
 80132c0:	080133a7 	.word	0x080133a7
 80132c4:	080133a7 	.word	0x080133a7
 80132c8:	08013353 	.word	0x08013353
 80132cc:	080133a7 	.word	0x080133a7
 80132d0:	080133a7 	.word	0x080133a7
 80132d4:	080133a7 	.word	0x080133a7
 80132d8:	08013363 	.word	0x08013363
 80132dc:	080133a7 	.word	0x080133a7
 80132e0:	080133a7 	.word	0x080133a7
 80132e4:	080133a7 	.word	0x080133a7
 80132e8:	080133a7 	.word	0x080133a7
 80132ec:	080133a7 	.word	0x080133a7
 80132f0:	080133a7 	.word	0x080133a7
 80132f4:	080133a7 	.word	0x080133a7
 80132f8:	08013373 	.word	0x08013373
 80132fc:	080133a7 	.word	0x080133a7
 8013300:	080133a7 	.word	0x080133a7
 8013304:	080133a7 	.word	0x080133a7
 8013308:	080133a7 	.word	0x080133a7
 801330c:	080133a7 	.word	0x080133a7
 8013310:	080133a7 	.word	0x080133a7
 8013314:	080133a7 	.word	0x080133a7
 8013318:	080133a7 	.word	0x080133a7
 801331c:	080133a7 	.word	0x080133a7
 8013320:	080133a7 	.word	0x080133a7
 8013324:	080133a7 	.word	0x080133a7
 8013328:	080133a7 	.word	0x080133a7
 801332c:	080133a7 	.word	0x080133a7
 8013330:	080133a7 	.word	0x080133a7
 8013334:	080133a7 	.word	0x080133a7
 8013338:	08013399 	.word	0x08013399
 801333c:	2b40      	cmp	r3, #64	@ 0x40
 801333e:	d02e      	beq.n	801339e <UART_SetConfig+0xa36>
 8013340:	e031      	b.n	80133a6 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8013342:	f7fb fa43 	bl	800e7cc <HAL_RCC_GetPCLK1Freq>
 8013346:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8013348:	e033      	b.n	80133b2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 801334a:	f7fb fa55 	bl	800e7f8 <HAL_RCC_GetPCLK2Freq>
 801334e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8013350:	e02f      	b.n	80133b2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8013352:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8013356:	4618      	mov	r0, r3
 8013358:	f7fc fc84 	bl	800fc64 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 801335c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801335e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013360:	e027      	b.n	80133b2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8013362:	f107 0318 	add.w	r3, r7, #24
 8013366:	4618      	mov	r0, r3
 8013368:	f7fc fdd0 	bl	800ff0c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 801336c:	69fb      	ldr	r3, [r7, #28]
 801336e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013370:	e01f      	b.n	80133b2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8013372:	4b2d      	ldr	r3, [pc, #180]	@ (8013428 <UART_SetConfig+0xac0>)
 8013374:	681b      	ldr	r3, [r3, #0]
 8013376:	f003 0320 	and.w	r3, r3, #32
 801337a:	2b00      	cmp	r3, #0
 801337c:	d009      	beq.n	8013392 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 801337e:	4b2a      	ldr	r3, [pc, #168]	@ (8013428 <UART_SetConfig+0xac0>)
 8013380:	681b      	ldr	r3, [r3, #0]
 8013382:	08db      	lsrs	r3, r3, #3
 8013384:	f003 0303 	and.w	r3, r3, #3
 8013388:	4a28      	ldr	r2, [pc, #160]	@ (801342c <UART_SetConfig+0xac4>)
 801338a:	fa22 f303 	lsr.w	r3, r2, r3
 801338e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8013390:	e00f      	b.n	80133b2 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8013392:	4b26      	ldr	r3, [pc, #152]	@ (801342c <UART_SetConfig+0xac4>)
 8013394:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013396:	e00c      	b.n	80133b2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8013398:	4b25      	ldr	r3, [pc, #148]	@ (8013430 <UART_SetConfig+0xac8>)
 801339a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801339c:	e009      	b.n	80133b2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801339e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80133a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80133a4:	e005      	b.n	80133b2 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 80133a6:	2300      	movs	r3, #0
 80133a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80133aa:	2301      	movs	r3, #1
 80133ac:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80133b0:	bf00      	nop
    }

    if (pclk != 0U)
 80133b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80133b4:	2b00      	cmp	r3, #0
 80133b6:	d021      	beq.n	80133fc <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80133b8:	697b      	ldr	r3, [r7, #20]
 80133ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80133bc:	4a1d      	ldr	r2, [pc, #116]	@ (8013434 <UART_SetConfig+0xacc>)
 80133be:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80133c2:	461a      	mov	r2, r3
 80133c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80133c6:	fbb3 f2f2 	udiv	r2, r3, r2
 80133ca:	697b      	ldr	r3, [r7, #20]
 80133cc:	685b      	ldr	r3, [r3, #4]
 80133ce:	085b      	lsrs	r3, r3, #1
 80133d0:	441a      	add	r2, r3
 80133d2:	697b      	ldr	r3, [r7, #20]
 80133d4:	685b      	ldr	r3, [r3, #4]
 80133d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80133da:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80133dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80133de:	2b0f      	cmp	r3, #15
 80133e0:	d909      	bls.n	80133f6 <UART_SetConfig+0xa8e>
 80133e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80133e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80133e8:	d205      	bcs.n	80133f6 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80133ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80133ec:	b29a      	uxth	r2, r3
 80133ee:	697b      	ldr	r3, [r7, #20]
 80133f0:	681b      	ldr	r3, [r3, #0]
 80133f2:	60da      	str	r2, [r3, #12]
 80133f4:	e002      	b.n	80133fc <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80133f6:	2301      	movs	r3, #1
 80133f8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80133fc:	697b      	ldr	r3, [r7, #20]
 80133fe:	2201      	movs	r2, #1
 8013400:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8013404:	697b      	ldr	r3, [r7, #20]
 8013406:	2201      	movs	r2, #1
 8013408:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 801340c:	697b      	ldr	r3, [r7, #20]
 801340e:	2200      	movs	r2, #0
 8013410:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8013412:	697b      	ldr	r3, [r7, #20]
 8013414:	2200      	movs	r2, #0
 8013416:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8013418:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 801341c:	4618      	mov	r0, r3
 801341e:	3748      	adds	r7, #72	@ 0x48
 8013420:	46bd      	mov	sp, r7
 8013422:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8013426:	bf00      	nop
 8013428:	58024400 	.word	0x58024400
 801342c:	03d09000 	.word	0x03d09000
 8013430:	003d0900 	.word	0x003d0900
 8013434:	08019934 	.word	0x08019934

08013438 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8013438:	b480      	push	{r7}
 801343a:	b083      	sub	sp, #12
 801343c:	af00      	add	r7, sp, #0
 801343e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8013440:	687b      	ldr	r3, [r7, #4]
 8013442:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013444:	f003 0308 	and.w	r3, r3, #8
 8013448:	2b00      	cmp	r3, #0
 801344a:	d00a      	beq.n	8013462 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 801344c:	687b      	ldr	r3, [r7, #4]
 801344e:	681b      	ldr	r3, [r3, #0]
 8013450:	685b      	ldr	r3, [r3, #4]
 8013452:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8013456:	687b      	ldr	r3, [r7, #4]
 8013458:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801345a:	687b      	ldr	r3, [r7, #4]
 801345c:	681b      	ldr	r3, [r3, #0]
 801345e:	430a      	orrs	r2, r1
 8013460:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8013462:	687b      	ldr	r3, [r7, #4]
 8013464:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013466:	f003 0301 	and.w	r3, r3, #1
 801346a:	2b00      	cmp	r3, #0
 801346c:	d00a      	beq.n	8013484 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 801346e:	687b      	ldr	r3, [r7, #4]
 8013470:	681b      	ldr	r3, [r3, #0]
 8013472:	685b      	ldr	r3, [r3, #4]
 8013474:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8013478:	687b      	ldr	r3, [r7, #4]
 801347a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801347c:	687b      	ldr	r3, [r7, #4]
 801347e:	681b      	ldr	r3, [r3, #0]
 8013480:	430a      	orrs	r2, r1
 8013482:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8013484:	687b      	ldr	r3, [r7, #4]
 8013486:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013488:	f003 0302 	and.w	r3, r3, #2
 801348c:	2b00      	cmp	r3, #0
 801348e:	d00a      	beq.n	80134a6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8013490:	687b      	ldr	r3, [r7, #4]
 8013492:	681b      	ldr	r3, [r3, #0]
 8013494:	685b      	ldr	r3, [r3, #4]
 8013496:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 801349a:	687b      	ldr	r3, [r7, #4]
 801349c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801349e:	687b      	ldr	r3, [r7, #4]
 80134a0:	681b      	ldr	r3, [r3, #0]
 80134a2:	430a      	orrs	r2, r1
 80134a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80134a6:	687b      	ldr	r3, [r7, #4]
 80134a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80134aa:	f003 0304 	and.w	r3, r3, #4
 80134ae:	2b00      	cmp	r3, #0
 80134b0:	d00a      	beq.n	80134c8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80134b2:	687b      	ldr	r3, [r7, #4]
 80134b4:	681b      	ldr	r3, [r3, #0]
 80134b6:	685b      	ldr	r3, [r3, #4]
 80134b8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80134bc:	687b      	ldr	r3, [r7, #4]
 80134be:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80134c0:	687b      	ldr	r3, [r7, #4]
 80134c2:	681b      	ldr	r3, [r3, #0]
 80134c4:	430a      	orrs	r2, r1
 80134c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80134c8:	687b      	ldr	r3, [r7, #4]
 80134ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80134cc:	f003 0310 	and.w	r3, r3, #16
 80134d0:	2b00      	cmp	r3, #0
 80134d2:	d00a      	beq.n	80134ea <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80134d4:	687b      	ldr	r3, [r7, #4]
 80134d6:	681b      	ldr	r3, [r3, #0]
 80134d8:	689b      	ldr	r3, [r3, #8]
 80134da:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80134de:	687b      	ldr	r3, [r7, #4]
 80134e0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80134e2:	687b      	ldr	r3, [r7, #4]
 80134e4:	681b      	ldr	r3, [r3, #0]
 80134e6:	430a      	orrs	r2, r1
 80134e8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80134ea:	687b      	ldr	r3, [r7, #4]
 80134ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80134ee:	f003 0320 	and.w	r3, r3, #32
 80134f2:	2b00      	cmp	r3, #0
 80134f4:	d00a      	beq.n	801350c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80134f6:	687b      	ldr	r3, [r7, #4]
 80134f8:	681b      	ldr	r3, [r3, #0]
 80134fa:	689b      	ldr	r3, [r3, #8]
 80134fc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8013500:	687b      	ldr	r3, [r7, #4]
 8013502:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8013504:	687b      	ldr	r3, [r7, #4]
 8013506:	681b      	ldr	r3, [r3, #0]
 8013508:	430a      	orrs	r2, r1
 801350a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 801350c:	687b      	ldr	r3, [r7, #4]
 801350e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013510:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013514:	2b00      	cmp	r3, #0
 8013516:	d01a      	beq.n	801354e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8013518:	687b      	ldr	r3, [r7, #4]
 801351a:	681b      	ldr	r3, [r3, #0]
 801351c:	685b      	ldr	r3, [r3, #4]
 801351e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8013522:	687b      	ldr	r3, [r7, #4]
 8013524:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8013526:	687b      	ldr	r3, [r7, #4]
 8013528:	681b      	ldr	r3, [r3, #0]
 801352a:	430a      	orrs	r2, r1
 801352c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 801352e:	687b      	ldr	r3, [r7, #4]
 8013530:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013532:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8013536:	d10a      	bne.n	801354e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8013538:	687b      	ldr	r3, [r7, #4]
 801353a:	681b      	ldr	r3, [r3, #0]
 801353c:	685b      	ldr	r3, [r3, #4]
 801353e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8013542:	687b      	ldr	r3, [r7, #4]
 8013544:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8013546:	687b      	ldr	r3, [r7, #4]
 8013548:	681b      	ldr	r3, [r3, #0]
 801354a:	430a      	orrs	r2, r1
 801354c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 801354e:	687b      	ldr	r3, [r7, #4]
 8013550:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013552:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8013556:	2b00      	cmp	r3, #0
 8013558:	d00a      	beq.n	8013570 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 801355a:	687b      	ldr	r3, [r7, #4]
 801355c:	681b      	ldr	r3, [r3, #0]
 801355e:	685b      	ldr	r3, [r3, #4]
 8013560:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8013564:	687b      	ldr	r3, [r7, #4]
 8013566:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8013568:	687b      	ldr	r3, [r7, #4]
 801356a:	681b      	ldr	r3, [r3, #0]
 801356c:	430a      	orrs	r2, r1
 801356e:	605a      	str	r2, [r3, #4]
  }
}
 8013570:	bf00      	nop
 8013572:	370c      	adds	r7, #12
 8013574:	46bd      	mov	sp, r7
 8013576:	f85d 7b04 	ldr.w	r7, [sp], #4
 801357a:	4770      	bx	lr

0801357c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 801357c:	b580      	push	{r7, lr}
 801357e:	b098      	sub	sp, #96	@ 0x60
 8013580:	af02      	add	r7, sp, #8
 8013582:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8013584:	687b      	ldr	r3, [r7, #4]
 8013586:	2200      	movs	r2, #0
 8013588:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 801358c:	f7f3 f90c 	bl	80067a8 <HAL_GetTick>
 8013590:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8013592:	687b      	ldr	r3, [r7, #4]
 8013594:	681b      	ldr	r3, [r3, #0]
 8013596:	681b      	ldr	r3, [r3, #0]
 8013598:	f003 0308 	and.w	r3, r3, #8
 801359c:	2b08      	cmp	r3, #8
 801359e:	d12f      	bne.n	8013600 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80135a0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80135a4:	9300      	str	r3, [sp, #0]
 80135a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80135a8:	2200      	movs	r2, #0
 80135aa:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80135ae:	6878      	ldr	r0, [r7, #4]
 80135b0:	f000 f88e 	bl	80136d0 <UART_WaitOnFlagUntilTimeout>
 80135b4:	4603      	mov	r3, r0
 80135b6:	2b00      	cmp	r3, #0
 80135b8:	d022      	beq.n	8013600 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80135ba:	687b      	ldr	r3, [r7, #4]
 80135bc:	681b      	ldr	r3, [r3, #0]
 80135be:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80135c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80135c2:	e853 3f00 	ldrex	r3, [r3]
 80135c6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80135c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80135ca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80135ce:	653b      	str	r3, [r7, #80]	@ 0x50
 80135d0:	687b      	ldr	r3, [r7, #4]
 80135d2:	681b      	ldr	r3, [r3, #0]
 80135d4:	461a      	mov	r2, r3
 80135d6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80135d8:	647b      	str	r3, [r7, #68]	@ 0x44
 80135da:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80135dc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80135de:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80135e0:	e841 2300 	strex	r3, r2, [r1]
 80135e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80135e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80135e8:	2b00      	cmp	r3, #0
 80135ea:	d1e6      	bne.n	80135ba <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80135ec:	687b      	ldr	r3, [r7, #4]
 80135ee:	2220      	movs	r2, #32
 80135f0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80135f4:	687b      	ldr	r3, [r7, #4]
 80135f6:	2200      	movs	r2, #0
 80135f8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80135fc:	2303      	movs	r3, #3
 80135fe:	e063      	b.n	80136c8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8013600:	687b      	ldr	r3, [r7, #4]
 8013602:	681b      	ldr	r3, [r3, #0]
 8013604:	681b      	ldr	r3, [r3, #0]
 8013606:	f003 0304 	and.w	r3, r3, #4
 801360a:	2b04      	cmp	r3, #4
 801360c:	d149      	bne.n	80136a2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 801360e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8013612:	9300      	str	r3, [sp, #0]
 8013614:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8013616:	2200      	movs	r2, #0
 8013618:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 801361c:	6878      	ldr	r0, [r7, #4]
 801361e:	f000 f857 	bl	80136d0 <UART_WaitOnFlagUntilTimeout>
 8013622:	4603      	mov	r3, r0
 8013624:	2b00      	cmp	r3, #0
 8013626:	d03c      	beq.n	80136a2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8013628:	687b      	ldr	r3, [r7, #4]
 801362a:	681b      	ldr	r3, [r3, #0]
 801362c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801362e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013630:	e853 3f00 	ldrex	r3, [r3]
 8013634:	623b      	str	r3, [r7, #32]
   return(result);
 8013636:	6a3b      	ldr	r3, [r7, #32]
 8013638:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 801363c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801363e:	687b      	ldr	r3, [r7, #4]
 8013640:	681b      	ldr	r3, [r3, #0]
 8013642:	461a      	mov	r2, r3
 8013644:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013646:	633b      	str	r3, [r7, #48]	@ 0x30
 8013648:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801364a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801364c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801364e:	e841 2300 	strex	r3, r2, [r1]
 8013652:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8013654:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013656:	2b00      	cmp	r3, #0
 8013658:	d1e6      	bne.n	8013628 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801365a:	687b      	ldr	r3, [r7, #4]
 801365c:	681b      	ldr	r3, [r3, #0]
 801365e:	3308      	adds	r3, #8
 8013660:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013662:	693b      	ldr	r3, [r7, #16]
 8013664:	e853 3f00 	ldrex	r3, [r3]
 8013668:	60fb      	str	r3, [r7, #12]
   return(result);
 801366a:	68fb      	ldr	r3, [r7, #12]
 801366c:	f023 0301 	bic.w	r3, r3, #1
 8013670:	64bb      	str	r3, [r7, #72]	@ 0x48
 8013672:	687b      	ldr	r3, [r7, #4]
 8013674:	681b      	ldr	r3, [r3, #0]
 8013676:	3308      	adds	r3, #8
 8013678:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801367a:	61fa      	str	r2, [r7, #28]
 801367c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801367e:	69b9      	ldr	r1, [r7, #24]
 8013680:	69fa      	ldr	r2, [r7, #28]
 8013682:	e841 2300 	strex	r3, r2, [r1]
 8013686:	617b      	str	r3, [r7, #20]
   return(result);
 8013688:	697b      	ldr	r3, [r7, #20]
 801368a:	2b00      	cmp	r3, #0
 801368c:	d1e5      	bne.n	801365a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 801368e:	687b      	ldr	r3, [r7, #4]
 8013690:	2220      	movs	r2, #32
 8013692:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8013696:	687b      	ldr	r3, [r7, #4]
 8013698:	2200      	movs	r2, #0
 801369a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 801369e:	2303      	movs	r3, #3
 80136a0:	e012      	b.n	80136c8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80136a2:	687b      	ldr	r3, [r7, #4]
 80136a4:	2220      	movs	r2, #32
 80136a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80136aa:	687b      	ldr	r3, [r7, #4]
 80136ac:	2220      	movs	r2, #32
 80136ae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80136b2:	687b      	ldr	r3, [r7, #4]
 80136b4:	2200      	movs	r2, #0
 80136b6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80136b8:	687b      	ldr	r3, [r7, #4]
 80136ba:	2200      	movs	r2, #0
 80136bc:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80136be:	687b      	ldr	r3, [r7, #4]
 80136c0:	2200      	movs	r2, #0
 80136c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80136c6:	2300      	movs	r3, #0
}
 80136c8:	4618      	mov	r0, r3
 80136ca:	3758      	adds	r7, #88	@ 0x58
 80136cc:	46bd      	mov	sp, r7
 80136ce:	bd80      	pop	{r7, pc}

080136d0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80136d0:	b580      	push	{r7, lr}
 80136d2:	b084      	sub	sp, #16
 80136d4:	af00      	add	r7, sp, #0
 80136d6:	60f8      	str	r0, [r7, #12]
 80136d8:	60b9      	str	r1, [r7, #8]
 80136da:	603b      	str	r3, [r7, #0]
 80136dc:	4613      	mov	r3, r2
 80136de:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80136e0:	e04f      	b.n	8013782 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80136e2:	69bb      	ldr	r3, [r7, #24]
 80136e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80136e8:	d04b      	beq.n	8013782 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80136ea:	f7f3 f85d 	bl	80067a8 <HAL_GetTick>
 80136ee:	4602      	mov	r2, r0
 80136f0:	683b      	ldr	r3, [r7, #0]
 80136f2:	1ad3      	subs	r3, r2, r3
 80136f4:	69ba      	ldr	r2, [r7, #24]
 80136f6:	429a      	cmp	r2, r3
 80136f8:	d302      	bcc.n	8013700 <UART_WaitOnFlagUntilTimeout+0x30>
 80136fa:	69bb      	ldr	r3, [r7, #24]
 80136fc:	2b00      	cmp	r3, #0
 80136fe:	d101      	bne.n	8013704 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8013700:	2303      	movs	r3, #3
 8013702:	e04e      	b.n	80137a2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8013704:	68fb      	ldr	r3, [r7, #12]
 8013706:	681b      	ldr	r3, [r3, #0]
 8013708:	681b      	ldr	r3, [r3, #0]
 801370a:	f003 0304 	and.w	r3, r3, #4
 801370e:	2b00      	cmp	r3, #0
 8013710:	d037      	beq.n	8013782 <UART_WaitOnFlagUntilTimeout+0xb2>
 8013712:	68bb      	ldr	r3, [r7, #8]
 8013714:	2b80      	cmp	r3, #128	@ 0x80
 8013716:	d034      	beq.n	8013782 <UART_WaitOnFlagUntilTimeout+0xb2>
 8013718:	68bb      	ldr	r3, [r7, #8]
 801371a:	2b40      	cmp	r3, #64	@ 0x40
 801371c:	d031      	beq.n	8013782 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 801371e:	68fb      	ldr	r3, [r7, #12]
 8013720:	681b      	ldr	r3, [r3, #0]
 8013722:	69db      	ldr	r3, [r3, #28]
 8013724:	f003 0308 	and.w	r3, r3, #8
 8013728:	2b08      	cmp	r3, #8
 801372a:	d110      	bne.n	801374e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 801372c:	68fb      	ldr	r3, [r7, #12]
 801372e:	681b      	ldr	r3, [r3, #0]
 8013730:	2208      	movs	r2, #8
 8013732:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8013734:	68f8      	ldr	r0, [r7, #12]
 8013736:	f000 f99d 	bl	8013a74 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 801373a:	68fb      	ldr	r3, [r7, #12]
 801373c:	2208      	movs	r2, #8
 801373e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8013742:	68fb      	ldr	r3, [r7, #12]
 8013744:	2200      	movs	r2, #0
 8013746:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 801374a:	2301      	movs	r3, #1
 801374c:	e029      	b.n	80137a2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 801374e:	68fb      	ldr	r3, [r7, #12]
 8013750:	681b      	ldr	r3, [r3, #0]
 8013752:	69db      	ldr	r3, [r3, #28]
 8013754:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8013758:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 801375c:	d111      	bne.n	8013782 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 801375e:	68fb      	ldr	r3, [r7, #12]
 8013760:	681b      	ldr	r3, [r3, #0]
 8013762:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8013766:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8013768:	68f8      	ldr	r0, [r7, #12]
 801376a:	f000 f983 	bl	8013a74 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 801376e:	68fb      	ldr	r3, [r7, #12]
 8013770:	2220      	movs	r2, #32
 8013772:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8013776:	68fb      	ldr	r3, [r7, #12]
 8013778:	2200      	movs	r2, #0
 801377a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 801377e:	2303      	movs	r3, #3
 8013780:	e00f      	b.n	80137a2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8013782:	68fb      	ldr	r3, [r7, #12]
 8013784:	681b      	ldr	r3, [r3, #0]
 8013786:	69da      	ldr	r2, [r3, #28]
 8013788:	68bb      	ldr	r3, [r7, #8]
 801378a:	4013      	ands	r3, r2
 801378c:	68ba      	ldr	r2, [r7, #8]
 801378e:	429a      	cmp	r2, r3
 8013790:	bf0c      	ite	eq
 8013792:	2301      	moveq	r3, #1
 8013794:	2300      	movne	r3, #0
 8013796:	b2db      	uxtb	r3, r3
 8013798:	461a      	mov	r2, r3
 801379a:	79fb      	ldrb	r3, [r7, #7]
 801379c:	429a      	cmp	r2, r3
 801379e:	d0a0      	beq.n	80136e2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80137a0:	2300      	movs	r3, #0
}
 80137a2:	4618      	mov	r0, r3
 80137a4:	3710      	adds	r7, #16
 80137a6:	46bd      	mov	sp, r7
 80137a8:	bd80      	pop	{r7, pc}
	...

080137ac <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80137ac:	b480      	push	{r7}
 80137ae:	b0a3      	sub	sp, #140	@ 0x8c
 80137b0:	af00      	add	r7, sp, #0
 80137b2:	60f8      	str	r0, [r7, #12]
 80137b4:	60b9      	str	r1, [r7, #8]
 80137b6:	4613      	mov	r3, r2
 80137b8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80137ba:	68fb      	ldr	r3, [r7, #12]
 80137bc:	68ba      	ldr	r2, [r7, #8]
 80137be:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 80137c0:	68fb      	ldr	r3, [r7, #12]
 80137c2:	88fa      	ldrh	r2, [r7, #6]
 80137c4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 80137c8:	68fb      	ldr	r3, [r7, #12]
 80137ca:	88fa      	ldrh	r2, [r7, #6]
 80137cc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 80137d0:	68fb      	ldr	r3, [r7, #12]
 80137d2:	2200      	movs	r2, #0
 80137d4:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80137d6:	68fb      	ldr	r3, [r7, #12]
 80137d8:	689b      	ldr	r3, [r3, #8]
 80137da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80137de:	d10e      	bne.n	80137fe <UART_Start_Receive_IT+0x52>
 80137e0:	68fb      	ldr	r3, [r7, #12]
 80137e2:	691b      	ldr	r3, [r3, #16]
 80137e4:	2b00      	cmp	r3, #0
 80137e6:	d105      	bne.n	80137f4 <UART_Start_Receive_IT+0x48>
 80137e8:	68fb      	ldr	r3, [r7, #12]
 80137ea:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80137ee:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80137f2:	e02d      	b.n	8013850 <UART_Start_Receive_IT+0xa4>
 80137f4:	68fb      	ldr	r3, [r7, #12]
 80137f6:	22ff      	movs	r2, #255	@ 0xff
 80137f8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80137fc:	e028      	b.n	8013850 <UART_Start_Receive_IT+0xa4>
 80137fe:	68fb      	ldr	r3, [r7, #12]
 8013800:	689b      	ldr	r3, [r3, #8]
 8013802:	2b00      	cmp	r3, #0
 8013804:	d10d      	bne.n	8013822 <UART_Start_Receive_IT+0x76>
 8013806:	68fb      	ldr	r3, [r7, #12]
 8013808:	691b      	ldr	r3, [r3, #16]
 801380a:	2b00      	cmp	r3, #0
 801380c:	d104      	bne.n	8013818 <UART_Start_Receive_IT+0x6c>
 801380e:	68fb      	ldr	r3, [r7, #12]
 8013810:	22ff      	movs	r2, #255	@ 0xff
 8013812:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8013816:	e01b      	b.n	8013850 <UART_Start_Receive_IT+0xa4>
 8013818:	68fb      	ldr	r3, [r7, #12]
 801381a:	227f      	movs	r2, #127	@ 0x7f
 801381c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8013820:	e016      	b.n	8013850 <UART_Start_Receive_IT+0xa4>
 8013822:	68fb      	ldr	r3, [r7, #12]
 8013824:	689b      	ldr	r3, [r3, #8]
 8013826:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801382a:	d10d      	bne.n	8013848 <UART_Start_Receive_IT+0x9c>
 801382c:	68fb      	ldr	r3, [r7, #12]
 801382e:	691b      	ldr	r3, [r3, #16]
 8013830:	2b00      	cmp	r3, #0
 8013832:	d104      	bne.n	801383e <UART_Start_Receive_IT+0x92>
 8013834:	68fb      	ldr	r3, [r7, #12]
 8013836:	227f      	movs	r2, #127	@ 0x7f
 8013838:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 801383c:	e008      	b.n	8013850 <UART_Start_Receive_IT+0xa4>
 801383e:	68fb      	ldr	r3, [r7, #12]
 8013840:	223f      	movs	r2, #63	@ 0x3f
 8013842:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8013846:	e003      	b.n	8013850 <UART_Start_Receive_IT+0xa4>
 8013848:	68fb      	ldr	r3, [r7, #12]
 801384a:	2200      	movs	r2, #0
 801384c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8013850:	68fb      	ldr	r3, [r7, #12]
 8013852:	2200      	movs	r2, #0
 8013854:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8013858:	68fb      	ldr	r3, [r7, #12]
 801385a:	2222      	movs	r2, #34	@ 0x22
 801385c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8013860:	68fb      	ldr	r3, [r7, #12]
 8013862:	681b      	ldr	r3, [r3, #0]
 8013864:	3308      	adds	r3, #8
 8013866:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013868:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801386a:	e853 3f00 	ldrex	r3, [r3]
 801386e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8013870:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8013872:	f043 0301 	orr.w	r3, r3, #1
 8013876:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 801387a:	68fb      	ldr	r3, [r7, #12]
 801387c:	681b      	ldr	r3, [r3, #0]
 801387e:	3308      	adds	r3, #8
 8013880:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8013884:	673a      	str	r2, [r7, #112]	@ 0x70
 8013886:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013888:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 801388a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 801388c:	e841 2300 	strex	r3, r2, [r1]
 8013890:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8013892:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8013894:	2b00      	cmp	r3, #0
 8013896:	d1e3      	bne.n	8013860 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8013898:	68fb      	ldr	r3, [r7, #12]
 801389a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801389c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80138a0:	d14f      	bne.n	8013942 <UART_Start_Receive_IT+0x196>
 80138a2:	68fb      	ldr	r3, [r7, #12]
 80138a4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80138a8:	88fa      	ldrh	r2, [r7, #6]
 80138aa:	429a      	cmp	r2, r3
 80138ac:	d349      	bcc.n	8013942 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80138ae:	68fb      	ldr	r3, [r7, #12]
 80138b0:	689b      	ldr	r3, [r3, #8]
 80138b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80138b6:	d107      	bne.n	80138c8 <UART_Start_Receive_IT+0x11c>
 80138b8:	68fb      	ldr	r3, [r7, #12]
 80138ba:	691b      	ldr	r3, [r3, #16]
 80138bc:	2b00      	cmp	r3, #0
 80138be:	d103      	bne.n	80138c8 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80138c0:	68fb      	ldr	r3, [r7, #12]
 80138c2:	4a47      	ldr	r2, [pc, #284]	@ (80139e0 <UART_Start_Receive_IT+0x234>)
 80138c4:	675a      	str	r2, [r3, #116]	@ 0x74
 80138c6:	e002      	b.n	80138ce <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80138c8:	68fb      	ldr	r3, [r7, #12]
 80138ca:	4a46      	ldr	r2, [pc, #280]	@ (80139e4 <UART_Start_Receive_IT+0x238>)
 80138cc:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80138ce:	68fb      	ldr	r3, [r7, #12]
 80138d0:	691b      	ldr	r3, [r3, #16]
 80138d2:	2b00      	cmp	r3, #0
 80138d4:	d01a      	beq.n	801390c <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80138d6:	68fb      	ldr	r3, [r7, #12]
 80138d8:	681b      	ldr	r3, [r3, #0]
 80138da:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80138dc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80138de:	e853 3f00 	ldrex	r3, [r3]
 80138e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80138e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80138e6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80138ea:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80138ee:	68fb      	ldr	r3, [r7, #12]
 80138f0:	681b      	ldr	r3, [r3, #0]
 80138f2:	461a      	mov	r2, r3
 80138f4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80138f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80138fa:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80138fc:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80138fe:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8013900:	e841 2300 	strex	r3, r2, [r1]
 8013904:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8013906:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8013908:	2b00      	cmp	r3, #0
 801390a:	d1e4      	bne.n	80138d6 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 801390c:	68fb      	ldr	r3, [r7, #12]
 801390e:	681b      	ldr	r3, [r3, #0]
 8013910:	3308      	adds	r3, #8
 8013912:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013914:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013916:	e853 3f00 	ldrex	r3, [r3]
 801391a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 801391c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801391e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8013922:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8013924:	68fb      	ldr	r3, [r7, #12]
 8013926:	681b      	ldr	r3, [r3, #0]
 8013928:	3308      	adds	r3, #8
 801392a:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 801392c:	64ba      	str	r2, [r7, #72]	@ 0x48
 801392e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013930:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8013932:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8013934:	e841 2300 	strex	r3, r2, [r1]
 8013938:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 801393a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801393c:	2b00      	cmp	r3, #0
 801393e:	d1e5      	bne.n	801390c <UART_Start_Receive_IT+0x160>
 8013940:	e046      	b.n	80139d0 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8013942:	68fb      	ldr	r3, [r7, #12]
 8013944:	689b      	ldr	r3, [r3, #8]
 8013946:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801394a:	d107      	bne.n	801395c <UART_Start_Receive_IT+0x1b0>
 801394c:	68fb      	ldr	r3, [r7, #12]
 801394e:	691b      	ldr	r3, [r3, #16]
 8013950:	2b00      	cmp	r3, #0
 8013952:	d103      	bne.n	801395c <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8013954:	68fb      	ldr	r3, [r7, #12]
 8013956:	4a24      	ldr	r2, [pc, #144]	@ (80139e8 <UART_Start_Receive_IT+0x23c>)
 8013958:	675a      	str	r2, [r3, #116]	@ 0x74
 801395a:	e002      	b.n	8013962 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 801395c:	68fb      	ldr	r3, [r7, #12]
 801395e:	4a23      	ldr	r2, [pc, #140]	@ (80139ec <UART_Start_Receive_IT+0x240>)
 8013960:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8013962:	68fb      	ldr	r3, [r7, #12]
 8013964:	691b      	ldr	r3, [r3, #16]
 8013966:	2b00      	cmp	r3, #0
 8013968:	d019      	beq.n	801399e <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 801396a:	68fb      	ldr	r3, [r7, #12]
 801396c:	681b      	ldr	r3, [r3, #0]
 801396e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013970:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013972:	e853 3f00 	ldrex	r3, [r3]
 8013976:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8013978:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801397a:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 801397e:	677b      	str	r3, [r7, #116]	@ 0x74
 8013980:	68fb      	ldr	r3, [r7, #12]
 8013982:	681b      	ldr	r3, [r3, #0]
 8013984:	461a      	mov	r2, r3
 8013986:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8013988:	637b      	str	r3, [r7, #52]	@ 0x34
 801398a:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801398c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801398e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8013990:	e841 2300 	strex	r3, r2, [r1]
 8013994:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8013996:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013998:	2b00      	cmp	r3, #0
 801399a:	d1e6      	bne.n	801396a <UART_Start_Receive_IT+0x1be>
 801399c:	e018      	b.n	80139d0 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 801399e:	68fb      	ldr	r3, [r7, #12]
 80139a0:	681b      	ldr	r3, [r3, #0]
 80139a2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80139a4:	697b      	ldr	r3, [r7, #20]
 80139a6:	e853 3f00 	ldrex	r3, [r3]
 80139aa:	613b      	str	r3, [r7, #16]
   return(result);
 80139ac:	693b      	ldr	r3, [r7, #16]
 80139ae:	f043 0320 	orr.w	r3, r3, #32
 80139b2:	67bb      	str	r3, [r7, #120]	@ 0x78
 80139b4:	68fb      	ldr	r3, [r7, #12]
 80139b6:	681b      	ldr	r3, [r3, #0]
 80139b8:	461a      	mov	r2, r3
 80139ba:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80139bc:	623b      	str	r3, [r7, #32]
 80139be:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80139c0:	69f9      	ldr	r1, [r7, #28]
 80139c2:	6a3a      	ldr	r2, [r7, #32]
 80139c4:	e841 2300 	strex	r3, r2, [r1]
 80139c8:	61bb      	str	r3, [r7, #24]
   return(result);
 80139ca:	69bb      	ldr	r3, [r7, #24]
 80139cc:	2b00      	cmp	r3, #0
 80139ce:	d1e6      	bne.n	801399e <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 80139d0:	2300      	movs	r3, #0
}
 80139d2:	4618      	mov	r0, r3
 80139d4:	378c      	adds	r7, #140	@ 0x8c
 80139d6:	46bd      	mov	sp, r7
 80139d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80139dc:	4770      	bx	lr
 80139de:	bf00      	nop
 80139e0:	0801440d 	.word	0x0801440d
 80139e4:	080140a9 	.word	0x080140a9
 80139e8:	08013ef1 	.word	0x08013ef1
 80139ec:	08013d39 	.word	0x08013d39

080139f0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80139f0:	b480      	push	{r7}
 80139f2:	b08f      	sub	sp, #60	@ 0x3c
 80139f4:	af00      	add	r7, sp, #0
 80139f6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 80139f8:	687b      	ldr	r3, [r7, #4]
 80139fa:	681b      	ldr	r3, [r3, #0]
 80139fc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80139fe:	6a3b      	ldr	r3, [r7, #32]
 8013a00:	e853 3f00 	ldrex	r3, [r3]
 8013a04:	61fb      	str	r3, [r7, #28]
   return(result);
 8013a06:	69fb      	ldr	r3, [r7, #28]
 8013a08:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8013a0c:	637b      	str	r3, [r7, #52]	@ 0x34
 8013a0e:	687b      	ldr	r3, [r7, #4]
 8013a10:	681b      	ldr	r3, [r3, #0]
 8013a12:	461a      	mov	r2, r3
 8013a14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013a16:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8013a18:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013a1a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8013a1c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013a1e:	e841 2300 	strex	r3, r2, [r1]
 8013a22:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8013a24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013a26:	2b00      	cmp	r3, #0
 8013a28:	d1e6      	bne.n	80139f8 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8013a2a:	687b      	ldr	r3, [r7, #4]
 8013a2c:	681b      	ldr	r3, [r3, #0]
 8013a2e:	3308      	adds	r3, #8
 8013a30:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013a32:	68fb      	ldr	r3, [r7, #12]
 8013a34:	e853 3f00 	ldrex	r3, [r3]
 8013a38:	60bb      	str	r3, [r7, #8]
   return(result);
 8013a3a:	68bb      	ldr	r3, [r7, #8]
 8013a3c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8013a40:	633b      	str	r3, [r7, #48]	@ 0x30
 8013a42:	687b      	ldr	r3, [r7, #4]
 8013a44:	681b      	ldr	r3, [r3, #0]
 8013a46:	3308      	adds	r3, #8
 8013a48:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013a4a:	61ba      	str	r2, [r7, #24]
 8013a4c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013a4e:	6979      	ldr	r1, [r7, #20]
 8013a50:	69ba      	ldr	r2, [r7, #24]
 8013a52:	e841 2300 	strex	r3, r2, [r1]
 8013a56:	613b      	str	r3, [r7, #16]
   return(result);
 8013a58:	693b      	ldr	r3, [r7, #16]
 8013a5a:	2b00      	cmp	r3, #0
 8013a5c:	d1e5      	bne.n	8013a2a <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8013a5e:	687b      	ldr	r3, [r7, #4]
 8013a60:	2220      	movs	r2, #32
 8013a62:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8013a66:	bf00      	nop
 8013a68:	373c      	adds	r7, #60	@ 0x3c
 8013a6a:	46bd      	mov	sp, r7
 8013a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a70:	4770      	bx	lr
	...

08013a74 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8013a74:	b480      	push	{r7}
 8013a76:	b095      	sub	sp, #84	@ 0x54
 8013a78:	af00      	add	r7, sp, #0
 8013a7a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8013a7c:	687b      	ldr	r3, [r7, #4]
 8013a7e:	681b      	ldr	r3, [r3, #0]
 8013a80:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013a82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013a84:	e853 3f00 	ldrex	r3, [r3]
 8013a88:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8013a8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013a8c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8013a90:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8013a92:	687b      	ldr	r3, [r7, #4]
 8013a94:	681b      	ldr	r3, [r3, #0]
 8013a96:	461a      	mov	r2, r3
 8013a98:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013a9a:	643b      	str	r3, [r7, #64]	@ 0x40
 8013a9c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013a9e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8013aa0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8013aa2:	e841 2300 	strex	r3, r2, [r1]
 8013aa6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8013aa8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013aaa:	2b00      	cmp	r3, #0
 8013aac:	d1e6      	bne.n	8013a7c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8013aae:	687b      	ldr	r3, [r7, #4]
 8013ab0:	681b      	ldr	r3, [r3, #0]
 8013ab2:	3308      	adds	r3, #8
 8013ab4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013ab6:	6a3b      	ldr	r3, [r7, #32]
 8013ab8:	e853 3f00 	ldrex	r3, [r3]
 8013abc:	61fb      	str	r3, [r7, #28]
   return(result);
 8013abe:	69fa      	ldr	r2, [r7, #28]
 8013ac0:	4b1e      	ldr	r3, [pc, #120]	@ (8013b3c <UART_EndRxTransfer+0xc8>)
 8013ac2:	4013      	ands	r3, r2
 8013ac4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8013ac6:	687b      	ldr	r3, [r7, #4]
 8013ac8:	681b      	ldr	r3, [r3, #0]
 8013aca:	3308      	adds	r3, #8
 8013acc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8013ace:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8013ad0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013ad2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8013ad4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013ad6:	e841 2300 	strex	r3, r2, [r1]
 8013ada:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8013adc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013ade:	2b00      	cmp	r3, #0
 8013ae0:	d1e5      	bne.n	8013aae <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8013ae2:	687b      	ldr	r3, [r7, #4]
 8013ae4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013ae6:	2b01      	cmp	r3, #1
 8013ae8:	d118      	bne.n	8013b1c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8013aea:	687b      	ldr	r3, [r7, #4]
 8013aec:	681b      	ldr	r3, [r3, #0]
 8013aee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013af0:	68fb      	ldr	r3, [r7, #12]
 8013af2:	e853 3f00 	ldrex	r3, [r3]
 8013af6:	60bb      	str	r3, [r7, #8]
   return(result);
 8013af8:	68bb      	ldr	r3, [r7, #8]
 8013afa:	f023 0310 	bic.w	r3, r3, #16
 8013afe:	647b      	str	r3, [r7, #68]	@ 0x44
 8013b00:	687b      	ldr	r3, [r7, #4]
 8013b02:	681b      	ldr	r3, [r3, #0]
 8013b04:	461a      	mov	r2, r3
 8013b06:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8013b08:	61bb      	str	r3, [r7, #24]
 8013b0a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013b0c:	6979      	ldr	r1, [r7, #20]
 8013b0e:	69ba      	ldr	r2, [r7, #24]
 8013b10:	e841 2300 	strex	r3, r2, [r1]
 8013b14:	613b      	str	r3, [r7, #16]
   return(result);
 8013b16:	693b      	ldr	r3, [r7, #16]
 8013b18:	2b00      	cmp	r3, #0
 8013b1a:	d1e6      	bne.n	8013aea <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8013b1c:	687b      	ldr	r3, [r7, #4]
 8013b1e:	2220      	movs	r2, #32
 8013b20:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013b24:	687b      	ldr	r3, [r7, #4]
 8013b26:	2200      	movs	r2, #0
 8013b28:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8013b2a:	687b      	ldr	r3, [r7, #4]
 8013b2c:	2200      	movs	r2, #0
 8013b2e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8013b30:	bf00      	nop
 8013b32:	3754      	adds	r7, #84	@ 0x54
 8013b34:	46bd      	mov	sp, r7
 8013b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b3a:	4770      	bx	lr
 8013b3c:	effffffe 	.word	0xeffffffe

08013b40 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8013b40:	b580      	push	{r7, lr}
 8013b42:	b090      	sub	sp, #64	@ 0x40
 8013b44:	af00      	add	r7, sp, #0
 8013b46:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8013b48:	687b      	ldr	r3, [r7, #4]
 8013b4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013b4c:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8013b4e:	687b      	ldr	r3, [r7, #4]
 8013b50:	69db      	ldr	r3, [r3, #28]
 8013b52:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8013b56:	d037      	beq.n	8013bc8 <UART_DMATransmitCplt+0x88>
  {
    huart->TxXferCount = 0U;
 8013b58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013b5a:	2200      	movs	r2, #0
 8013b5c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8013b60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013b62:	681b      	ldr	r3, [r3, #0]
 8013b64:	3308      	adds	r3, #8
 8013b66:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013b68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013b6a:	e853 3f00 	ldrex	r3, [r3]
 8013b6e:	623b      	str	r3, [r7, #32]
   return(result);
 8013b70:	6a3b      	ldr	r3, [r7, #32]
 8013b72:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8013b76:	63bb      	str	r3, [r7, #56]	@ 0x38
 8013b78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013b7a:	681b      	ldr	r3, [r3, #0]
 8013b7c:	3308      	adds	r3, #8
 8013b7e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8013b80:	633a      	str	r2, [r7, #48]	@ 0x30
 8013b82:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013b84:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8013b86:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013b88:	e841 2300 	strex	r3, r2, [r1]
 8013b8c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8013b8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013b90:	2b00      	cmp	r3, #0
 8013b92:	d1e5      	bne.n	8013b60 <UART_DMATransmitCplt+0x20>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8013b94:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013b96:	681b      	ldr	r3, [r3, #0]
 8013b98:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013b9a:	693b      	ldr	r3, [r7, #16]
 8013b9c:	e853 3f00 	ldrex	r3, [r3]
 8013ba0:	60fb      	str	r3, [r7, #12]
   return(result);
 8013ba2:	68fb      	ldr	r3, [r7, #12]
 8013ba4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013ba8:	637b      	str	r3, [r7, #52]	@ 0x34
 8013baa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013bac:	681b      	ldr	r3, [r3, #0]
 8013bae:	461a      	mov	r2, r3
 8013bb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013bb2:	61fb      	str	r3, [r7, #28]
 8013bb4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013bb6:	69b9      	ldr	r1, [r7, #24]
 8013bb8:	69fa      	ldr	r2, [r7, #28]
 8013bba:	e841 2300 	strex	r3, r2, [r1]
 8013bbe:	617b      	str	r3, [r7, #20]
   return(result);
 8013bc0:	697b      	ldr	r3, [r7, #20]
 8013bc2:	2b00      	cmp	r3, #0
 8013bc4:	d1e6      	bne.n	8013b94 <UART_DMATransmitCplt+0x54>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8013bc6:	e002      	b.n	8013bce <UART_DMATransmitCplt+0x8e>
    HAL_UART_TxCpltCallback(huart);
 8013bc8:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8013bca:	f7ed feb8 	bl	800193e <HAL_UART_TxCpltCallback>
}
 8013bce:	bf00      	nop
 8013bd0:	3740      	adds	r7, #64	@ 0x40
 8013bd2:	46bd      	mov	sp, r7
 8013bd4:	bd80      	pop	{r7, pc}

08013bd6 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8013bd6:	b580      	push	{r7, lr}
 8013bd8:	b084      	sub	sp, #16
 8013bda:	af00      	add	r7, sp, #0
 8013bdc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8013bde:	687b      	ldr	r3, [r7, #4]
 8013be0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013be2:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8013be4:	68f8      	ldr	r0, [r7, #12]
 8013be6:	f7fe fe9f 	bl	8012928 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8013bea:	bf00      	nop
 8013bec:	3710      	adds	r7, #16
 8013bee:	46bd      	mov	sp, r7
 8013bf0:	bd80      	pop	{r7, pc}

08013bf2 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8013bf2:	b580      	push	{r7, lr}
 8013bf4:	b086      	sub	sp, #24
 8013bf6:	af00      	add	r7, sp, #0
 8013bf8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8013bfa:	687b      	ldr	r3, [r7, #4]
 8013bfc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013bfe:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8013c00:	697b      	ldr	r3, [r7, #20]
 8013c02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8013c06:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8013c08:	697b      	ldr	r3, [r7, #20]
 8013c0a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8013c0e:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8013c10:	697b      	ldr	r3, [r7, #20]
 8013c12:	681b      	ldr	r3, [r3, #0]
 8013c14:	689b      	ldr	r3, [r3, #8]
 8013c16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8013c1a:	2b80      	cmp	r3, #128	@ 0x80
 8013c1c:	d109      	bne.n	8013c32 <UART_DMAError+0x40>
 8013c1e:	693b      	ldr	r3, [r7, #16]
 8013c20:	2b21      	cmp	r3, #33	@ 0x21
 8013c22:	d106      	bne.n	8013c32 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8013c24:	697b      	ldr	r3, [r7, #20]
 8013c26:	2200      	movs	r2, #0
 8013c28:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8013c2c:	6978      	ldr	r0, [r7, #20]
 8013c2e:	f7ff fedf 	bl	80139f0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8013c32:	697b      	ldr	r3, [r7, #20]
 8013c34:	681b      	ldr	r3, [r3, #0]
 8013c36:	689b      	ldr	r3, [r3, #8]
 8013c38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013c3c:	2b40      	cmp	r3, #64	@ 0x40
 8013c3e:	d109      	bne.n	8013c54 <UART_DMAError+0x62>
 8013c40:	68fb      	ldr	r3, [r7, #12]
 8013c42:	2b22      	cmp	r3, #34	@ 0x22
 8013c44:	d106      	bne.n	8013c54 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8013c46:	697b      	ldr	r3, [r7, #20]
 8013c48:	2200      	movs	r2, #0
 8013c4a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8013c4e:	6978      	ldr	r0, [r7, #20]
 8013c50:	f7ff ff10 	bl	8013a74 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8013c54:	697b      	ldr	r3, [r7, #20]
 8013c56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013c5a:	f043 0210 	orr.w	r2, r3, #16
 8013c5e:	697b      	ldr	r3, [r7, #20]
 8013c60:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8013c64:	6978      	ldr	r0, [r7, #20]
 8013c66:	f7ed fe80 	bl	800196a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8013c6a:	bf00      	nop
 8013c6c:	3718      	adds	r7, #24
 8013c6e:	46bd      	mov	sp, r7
 8013c70:	bd80      	pop	{r7, pc}

08013c72 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8013c72:	b580      	push	{r7, lr}
 8013c74:	b084      	sub	sp, #16
 8013c76:	af00      	add	r7, sp, #0
 8013c78:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8013c7a:	687b      	ldr	r3, [r7, #4]
 8013c7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013c7e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8013c80:	68fb      	ldr	r3, [r7, #12]
 8013c82:	2200      	movs	r2, #0
 8013c84:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8013c88:	68f8      	ldr	r0, [r7, #12]
 8013c8a:	f7ed fe6e 	bl	800196a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8013c8e:	bf00      	nop
 8013c90:	3710      	adds	r7, #16
 8013c92:	46bd      	mov	sp, r7
 8013c94:	bd80      	pop	{r7, pc}

08013c96 <UART_DMARxOnlyAbortCallback>:
  *         and leads to user Rx Abort Complete callback execution).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 8013c96:	b580      	push	{r7, lr}
 8013c98:	b084      	sub	sp, #16
 8013c9a:	af00      	add	r7, sp, #0
 8013c9c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8013c9e:	687b      	ldr	r3, [r7, #4]
 8013ca0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013ca2:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0U;
 8013ca4:	68fb      	ldr	r3, [r7, #12]
 8013ca6:	2200      	movs	r2, #0
 8013ca8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8013cac:	68fb      	ldr	r3, [r7, #12]
 8013cae:	681b      	ldr	r3, [r3, #0]
 8013cb0:	220f      	movs	r2, #15
 8013cb2:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8013cb4:	68fb      	ldr	r3, [r7, #12]
 8013cb6:	681b      	ldr	r3, [r3, #0]
 8013cb8:	699a      	ldr	r2, [r3, #24]
 8013cba:	68fb      	ldr	r3, [r7, #12]
 8013cbc:	681b      	ldr	r3, [r3, #0]
 8013cbe:	f042 0208 	orr.w	r2, r2, #8
 8013cc2:	619a      	str	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8013cc4:	68fb      	ldr	r3, [r7, #12]
 8013cc6:	2220      	movs	r2, #32
 8013cc8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013ccc:	68fb      	ldr	r3, [r7, #12]
 8013cce:	2200      	movs	r2, #0
 8013cd0:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 8013cd2:	68f8      	ldr	r0, [r7, #12]
 8013cd4:	f7fe fe32 	bl	801293c <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8013cd8:	bf00      	nop
 8013cda:	3710      	adds	r7, #16
 8013cdc:	46bd      	mov	sp, r7
 8013cde:	bd80      	pop	{r7, pc}

08013ce0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8013ce0:	b580      	push	{r7, lr}
 8013ce2:	b088      	sub	sp, #32
 8013ce4:	af00      	add	r7, sp, #0
 8013ce6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8013ce8:	687b      	ldr	r3, [r7, #4]
 8013cea:	681b      	ldr	r3, [r3, #0]
 8013cec:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013cee:	68fb      	ldr	r3, [r7, #12]
 8013cf0:	e853 3f00 	ldrex	r3, [r3]
 8013cf4:	60bb      	str	r3, [r7, #8]
   return(result);
 8013cf6:	68bb      	ldr	r3, [r7, #8]
 8013cf8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8013cfc:	61fb      	str	r3, [r7, #28]
 8013cfe:	687b      	ldr	r3, [r7, #4]
 8013d00:	681b      	ldr	r3, [r3, #0]
 8013d02:	461a      	mov	r2, r3
 8013d04:	69fb      	ldr	r3, [r7, #28]
 8013d06:	61bb      	str	r3, [r7, #24]
 8013d08:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013d0a:	6979      	ldr	r1, [r7, #20]
 8013d0c:	69ba      	ldr	r2, [r7, #24]
 8013d0e:	e841 2300 	strex	r3, r2, [r1]
 8013d12:	613b      	str	r3, [r7, #16]
   return(result);
 8013d14:	693b      	ldr	r3, [r7, #16]
 8013d16:	2b00      	cmp	r3, #0
 8013d18:	d1e6      	bne.n	8013ce8 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8013d1a:	687b      	ldr	r3, [r7, #4]
 8013d1c:	2220      	movs	r2, #32
 8013d1e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8013d22:	687b      	ldr	r3, [r7, #4]
 8013d24:	2200      	movs	r2, #0
 8013d26:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8013d28:	6878      	ldr	r0, [r7, #4]
 8013d2a:	f7ed fe08 	bl	800193e <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8013d2e:	bf00      	nop
 8013d30:	3720      	adds	r7, #32
 8013d32:	46bd      	mov	sp, r7
 8013d34:	bd80      	pop	{r7, pc}
	...

08013d38 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8013d38:	b580      	push	{r7, lr}
 8013d3a:	b09c      	sub	sp, #112	@ 0x70
 8013d3c:	af00      	add	r7, sp, #0
 8013d3e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8013d40:	687b      	ldr	r3, [r7, #4]
 8013d42:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8013d46:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8013d4a:	687b      	ldr	r3, [r7, #4]
 8013d4c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8013d50:	2b22      	cmp	r3, #34	@ 0x22
 8013d52:	f040 80be 	bne.w	8013ed2 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8013d56:	687b      	ldr	r3, [r7, #4]
 8013d58:	681b      	ldr	r3, [r3, #0]
 8013d5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013d5c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8013d60:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8013d64:	b2d9      	uxtb	r1, r3
 8013d66:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8013d6a:	b2da      	uxtb	r2, r3
 8013d6c:	687b      	ldr	r3, [r7, #4]
 8013d6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8013d70:	400a      	ands	r2, r1
 8013d72:	b2d2      	uxtb	r2, r2
 8013d74:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8013d76:	687b      	ldr	r3, [r7, #4]
 8013d78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8013d7a:	1c5a      	adds	r2, r3, #1
 8013d7c:	687b      	ldr	r3, [r7, #4]
 8013d7e:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8013d80:	687b      	ldr	r3, [r7, #4]
 8013d82:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8013d86:	b29b      	uxth	r3, r3
 8013d88:	3b01      	subs	r3, #1
 8013d8a:	b29a      	uxth	r2, r3
 8013d8c:	687b      	ldr	r3, [r7, #4]
 8013d8e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8013d92:	687b      	ldr	r3, [r7, #4]
 8013d94:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8013d98:	b29b      	uxth	r3, r3
 8013d9a:	2b00      	cmp	r3, #0
 8013d9c:	f040 80a1 	bne.w	8013ee2 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8013da0:	687b      	ldr	r3, [r7, #4]
 8013da2:	681b      	ldr	r3, [r3, #0]
 8013da4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013da6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013da8:	e853 3f00 	ldrex	r3, [r3]
 8013dac:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8013dae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8013db0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8013db4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8013db6:	687b      	ldr	r3, [r7, #4]
 8013db8:	681b      	ldr	r3, [r3, #0]
 8013dba:	461a      	mov	r2, r3
 8013dbc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8013dbe:	65bb      	str	r3, [r7, #88]	@ 0x58
 8013dc0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013dc2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8013dc4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8013dc6:	e841 2300 	strex	r3, r2, [r1]
 8013dca:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8013dcc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013dce:	2b00      	cmp	r3, #0
 8013dd0:	d1e6      	bne.n	8013da0 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8013dd2:	687b      	ldr	r3, [r7, #4]
 8013dd4:	681b      	ldr	r3, [r3, #0]
 8013dd6:	3308      	adds	r3, #8
 8013dd8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013dda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013ddc:	e853 3f00 	ldrex	r3, [r3]
 8013de0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8013de2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013de4:	f023 0301 	bic.w	r3, r3, #1
 8013de8:	667b      	str	r3, [r7, #100]	@ 0x64
 8013dea:	687b      	ldr	r3, [r7, #4]
 8013dec:	681b      	ldr	r3, [r3, #0]
 8013dee:	3308      	adds	r3, #8
 8013df0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8013df2:	647a      	str	r2, [r7, #68]	@ 0x44
 8013df4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013df6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8013df8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8013dfa:	e841 2300 	strex	r3, r2, [r1]
 8013dfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8013e00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013e02:	2b00      	cmp	r3, #0
 8013e04:	d1e5      	bne.n	8013dd2 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8013e06:	687b      	ldr	r3, [r7, #4]
 8013e08:	2220      	movs	r2, #32
 8013e0a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8013e0e:	687b      	ldr	r3, [r7, #4]
 8013e10:	2200      	movs	r2, #0
 8013e12:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8013e14:	687b      	ldr	r3, [r7, #4]
 8013e16:	2200      	movs	r2, #0
 8013e18:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8013e1a:	687b      	ldr	r3, [r7, #4]
 8013e1c:	681b      	ldr	r3, [r3, #0]
 8013e1e:	4a33      	ldr	r2, [pc, #204]	@ (8013eec <UART_RxISR_8BIT+0x1b4>)
 8013e20:	4293      	cmp	r3, r2
 8013e22:	d01f      	beq.n	8013e64 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8013e24:	687b      	ldr	r3, [r7, #4]
 8013e26:	681b      	ldr	r3, [r3, #0]
 8013e28:	685b      	ldr	r3, [r3, #4]
 8013e2a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8013e2e:	2b00      	cmp	r3, #0
 8013e30:	d018      	beq.n	8013e64 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8013e32:	687b      	ldr	r3, [r7, #4]
 8013e34:	681b      	ldr	r3, [r3, #0]
 8013e36:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013e38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013e3a:	e853 3f00 	ldrex	r3, [r3]
 8013e3e:	623b      	str	r3, [r7, #32]
   return(result);
 8013e40:	6a3b      	ldr	r3, [r7, #32]
 8013e42:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8013e46:	663b      	str	r3, [r7, #96]	@ 0x60
 8013e48:	687b      	ldr	r3, [r7, #4]
 8013e4a:	681b      	ldr	r3, [r3, #0]
 8013e4c:	461a      	mov	r2, r3
 8013e4e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8013e50:	633b      	str	r3, [r7, #48]	@ 0x30
 8013e52:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013e54:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8013e56:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013e58:	e841 2300 	strex	r3, r2, [r1]
 8013e5c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8013e5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013e60:	2b00      	cmp	r3, #0
 8013e62:	d1e6      	bne.n	8013e32 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8013e64:	687b      	ldr	r3, [r7, #4]
 8013e66:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013e68:	2b01      	cmp	r3, #1
 8013e6a:	d12e      	bne.n	8013eca <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013e6c:	687b      	ldr	r3, [r7, #4]
 8013e6e:	2200      	movs	r2, #0
 8013e70:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8013e72:	687b      	ldr	r3, [r7, #4]
 8013e74:	681b      	ldr	r3, [r3, #0]
 8013e76:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013e78:	693b      	ldr	r3, [r7, #16]
 8013e7a:	e853 3f00 	ldrex	r3, [r3]
 8013e7e:	60fb      	str	r3, [r7, #12]
   return(result);
 8013e80:	68fb      	ldr	r3, [r7, #12]
 8013e82:	f023 0310 	bic.w	r3, r3, #16
 8013e86:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8013e88:	687b      	ldr	r3, [r7, #4]
 8013e8a:	681b      	ldr	r3, [r3, #0]
 8013e8c:	461a      	mov	r2, r3
 8013e8e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8013e90:	61fb      	str	r3, [r7, #28]
 8013e92:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013e94:	69b9      	ldr	r1, [r7, #24]
 8013e96:	69fa      	ldr	r2, [r7, #28]
 8013e98:	e841 2300 	strex	r3, r2, [r1]
 8013e9c:	617b      	str	r3, [r7, #20]
   return(result);
 8013e9e:	697b      	ldr	r3, [r7, #20]
 8013ea0:	2b00      	cmp	r3, #0
 8013ea2:	d1e6      	bne.n	8013e72 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8013ea4:	687b      	ldr	r3, [r7, #4]
 8013ea6:	681b      	ldr	r3, [r3, #0]
 8013ea8:	69db      	ldr	r3, [r3, #28]
 8013eaa:	f003 0310 	and.w	r3, r3, #16
 8013eae:	2b10      	cmp	r3, #16
 8013eb0:	d103      	bne.n	8013eba <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8013eb2:	687b      	ldr	r3, [r7, #4]
 8013eb4:	681b      	ldr	r3, [r3, #0]
 8013eb6:	2210      	movs	r2, #16
 8013eb8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8013eba:	687b      	ldr	r3, [r7, #4]
 8013ebc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8013ec0:	4619      	mov	r1, r3
 8013ec2:	6878      	ldr	r0, [r7, #4]
 8013ec4:	f7fe fd44 	bl	8012950 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8013ec8:	e00b      	b.n	8013ee2 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8013eca:	6878      	ldr	r0, [r7, #4]
 8013ecc:	f7ed fd42 	bl	8001954 <HAL_UART_RxCpltCallback>
}
 8013ed0:	e007      	b.n	8013ee2 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8013ed2:	687b      	ldr	r3, [r7, #4]
 8013ed4:	681b      	ldr	r3, [r3, #0]
 8013ed6:	699a      	ldr	r2, [r3, #24]
 8013ed8:	687b      	ldr	r3, [r7, #4]
 8013eda:	681b      	ldr	r3, [r3, #0]
 8013edc:	f042 0208 	orr.w	r2, r2, #8
 8013ee0:	619a      	str	r2, [r3, #24]
}
 8013ee2:	bf00      	nop
 8013ee4:	3770      	adds	r7, #112	@ 0x70
 8013ee6:	46bd      	mov	sp, r7
 8013ee8:	bd80      	pop	{r7, pc}
 8013eea:	bf00      	nop
 8013eec:	58000c00 	.word	0x58000c00

08013ef0 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8013ef0:	b580      	push	{r7, lr}
 8013ef2:	b09c      	sub	sp, #112	@ 0x70
 8013ef4:	af00      	add	r7, sp, #0
 8013ef6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8013ef8:	687b      	ldr	r3, [r7, #4]
 8013efa:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8013efe:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8013f02:	687b      	ldr	r3, [r7, #4]
 8013f04:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8013f08:	2b22      	cmp	r3, #34	@ 0x22
 8013f0a:	f040 80be 	bne.w	801408a <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8013f0e:	687b      	ldr	r3, [r7, #4]
 8013f10:	681b      	ldr	r3, [r3, #0]
 8013f12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013f14:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8013f18:	687b      	ldr	r3, [r7, #4]
 8013f1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8013f1c:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8013f1e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8013f22:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8013f26:	4013      	ands	r3, r2
 8013f28:	b29a      	uxth	r2, r3
 8013f2a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8013f2c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8013f2e:	687b      	ldr	r3, [r7, #4]
 8013f30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8013f32:	1c9a      	adds	r2, r3, #2
 8013f34:	687b      	ldr	r3, [r7, #4]
 8013f36:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8013f38:	687b      	ldr	r3, [r7, #4]
 8013f3a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8013f3e:	b29b      	uxth	r3, r3
 8013f40:	3b01      	subs	r3, #1
 8013f42:	b29a      	uxth	r2, r3
 8013f44:	687b      	ldr	r3, [r7, #4]
 8013f46:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8013f4a:	687b      	ldr	r3, [r7, #4]
 8013f4c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8013f50:	b29b      	uxth	r3, r3
 8013f52:	2b00      	cmp	r3, #0
 8013f54:	f040 80a1 	bne.w	801409a <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8013f58:	687b      	ldr	r3, [r7, #4]
 8013f5a:	681b      	ldr	r3, [r3, #0]
 8013f5c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013f5e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8013f60:	e853 3f00 	ldrex	r3, [r3]
 8013f64:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8013f66:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8013f68:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8013f6c:	667b      	str	r3, [r7, #100]	@ 0x64
 8013f6e:	687b      	ldr	r3, [r7, #4]
 8013f70:	681b      	ldr	r3, [r3, #0]
 8013f72:	461a      	mov	r2, r3
 8013f74:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8013f76:	657b      	str	r3, [r7, #84]	@ 0x54
 8013f78:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013f7a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8013f7c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8013f7e:	e841 2300 	strex	r3, r2, [r1]
 8013f82:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8013f84:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013f86:	2b00      	cmp	r3, #0
 8013f88:	d1e6      	bne.n	8013f58 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8013f8a:	687b      	ldr	r3, [r7, #4]
 8013f8c:	681b      	ldr	r3, [r3, #0]
 8013f8e:	3308      	adds	r3, #8
 8013f90:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013f92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013f94:	e853 3f00 	ldrex	r3, [r3]
 8013f98:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8013f9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013f9c:	f023 0301 	bic.w	r3, r3, #1
 8013fa0:	663b      	str	r3, [r7, #96]	@ 0x60
 8013fa2:	687b      	ldr	r3, [r7, #4]
 8013fa4:	681b      	ldr	r3, [r3, #0]
 8013fa6:	3308      	adds	r3, #8
 8013fa8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8013faa:	643a      	str	r2, [r7, #64]	@ 0x40
 8013fac:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013fae:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8013fb0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8013fb2:	e841 2300 	strex	r3, r2, [r1]
 8013fb6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8013fb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013fba:	2b00      	cmp	r3, #0
 8013fbc:	d1e5      	bne.n	8013f8a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8013fbe:	687b      	ldr	r3, [r7, #4]
 8013fc0:	2220      	movs	r2, #32
 8013fc2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8013fc6:	687b      	ldr	r3, [r7, #4]
 8013fc8:	2200      	movs	r2, #0
 8013fca:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8013fcc:	687b      	ldr	r3, [r7, #4]
 8013fce:	2200      	movs	r2, #0
 8013fd0:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8013fd2:	687b      	ldr	r3, [r7, #4]
 8013fd4:	681b      	ldr	r3, [r3, #0]
 8013fd6:	4a33      	ldr	r2, [pc, #204]	@ (80140a4 <UART_RxISR_16BIT+0x1b4>)
 8013fd8:	4293      	cmp	r3, r2
 8013fda:	d01f      	beq.n	801401c <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8013fdc:	687b      	ldr	r3, [r7, #4]
 8013fde:	681b      	ldr	r3, [r3, #0]
 8013fe0:	685b      	ldr	r3, [r3, #4]
 8013fe2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8013fe6:	2b00      	cmp	r3, #0
 8013fe8:	d018      	beq.n	801401c <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8013fea:	687b      	ldr	r3, [r7, #4]
 8013fec:	681b      	ldr	r3, [r3, #0]
 8013fee:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013ff0:	6a3b      	ldr	r3, [r7, #32]
 8013ff2:	e853 3f00 	ldrex	r3, [r3]
 8013ff6:	61fb      	str	r3, [r7, #28]
   return(result);
 8013ff8:	69fb      	ldr	r3, [r7, #28]
 8013ffa:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8013ffe:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8014000:	687b      	ldr	r3, [r7, #4]
 8014002:	681b      	ldr	r3, [r3, #0]
 8014004:	461a      	mov	r2, r3
 8014006:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8014008:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801400a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801400c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801400e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8014010:	e841 2300 	strex	r3, r2, [r1]
 8014014:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8014016:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014018:	2b00      	cmp	r3, #0
 801401a:	d1e6      	bne.n	8013fea <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801401c:	687b      	ldr	r3, [r7, #4]
 801401e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014020:	2b01      	cmp	r3, #1
 8014022:	d12e      	bne.n	8014082 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8014024:	687b      	ldr	r3, [r7, #4]
 8014026:	2200      	movs	r2, #0
 8014028:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801402a:	687b      	ldr	r3, [r7, #4]
 801402c:	681b      	ldr	r3, [r3, #0]
 801402e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014030:	68fb      	ldr	r3, [r7, #12]
 8014032:	e853 3f00 	ldrex	r3, [r3]
 8014036:	60bb      	str	r3, [r7, #8]
   return(result);
 8014038:	68bb      	ldr	r3, [r7, #8]
 801403a:	f023 0310 	bic.w	r3, r3, #16
 801403e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8014040:	687b      	ldr	r3, [r7, #4]
 8014042:	681b      	ldr	r3, [r3, #0]
 8014044:	461a      	mov	r2, r3
 8014046:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8014048:	61bb      	str	r3, [r7, #24]
 801404a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801404c:	6979      	ldr	r1, [r7, #20]
 801404e:	69ba      	ldr	r2, [r7, #24]
 8014050:	e841 2300 	strex	r3, r2, [r1]
 8014054:	613b      	str	r3, [r7, #16]
   return(result);
 8014056:	693b      	ldr	r3, [r7, #16]
 8014058:	2b00      	cmp	r3, #0
 801405a:	d1e6      	bne.n	801402a <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 801405c:	687b      	ldr	r3, [r7, #4]
 801405e:	681b      	ldr	r3, [r3, #0]
 8014060:	69db      	ldr	r3, [r3, #28]
 8014062:	f003 0310 	and.w	r3, r3, #16
 8014066:	2b10      	cmp	r3, #16
 8014068:	d103      	bne.n	8014072 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 801406a:	687b      	ldr	r3, [r7, #4]
 801406c:	681b      	ldr	r3, [r3, #0]
 801406e:	2210      	movs	r2, #16
 8014070:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8014072:	687b      	ldr	r3, [r7, #4]
 8014074:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8014078:	4619      	mov	r1, r3
 801407a:	6878      	ldr	r0, [r7, #4]
 801407c:	f7fe fc68 	bl	8012950 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8014080:	e00b      	b.n	801409a <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8014082:	6878      	ldr	r0, [r7, #4]
 8014084:	f7ed fc66 	bl	8001954 <HAL_UART_RxCpltCallback>
}
 8014088:	e007      	b.n	801409a <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801408a:	687b      	ldr	r3, [r7, #4]
 801408c:	681b      	ldr	r3, [r3, #0]
 801408e:	699a      	ldr	r2, [r3, #24]
 8014090:	687b      	ldr	r3, [r7, #4]
 8014092:	681b      	ldr	r3, [r3, #0]
 8014094:	f042 0208 	orr.w	r2, r2, #8
 8014098:	619a      	str	r2, [r3, #24]
}
 801409a:	bf00      	nop
 801409c:	3770      	adds	r7, #112	@ 0x70
 801409e:	46bd      	mov	sp, r7
 80140a0:	bd80      	pop	{r7, pc}
 80140a2:	bf00      	nop
 80140a4:	58000c00 	.word	0x58000c00

080140a8 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80140a8:	b580      	push	{r7, lr}
 80140aa:	b0ac      	sub	sp, #176	@ 0xb0
 80140ac:	af00      	add	r7, sp, #0
 80140ae:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 80140b0:	687b      	ldr	r3, [r7, #4]
 80140b2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80140b6:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80140ba:	687b      	ldr	r3, [r7, #4]
 80140bc:	681b      	ldr	r3, [r3, #0]
 80140be:	69db      	ldr	r3, [r3, #28]
 80140c0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80140c4:	687b      	ldr	r3, [r7, #4]
 80140c6:	681b      	ldr	r3, [r3, #0]
 80140c8:	681b      	ldr	r3, [r3, #0]
 80140ca:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80140ce:	687b      	ldr	r3, [r7, #4]
 80140d0:	681b      	ldr	r3, [r3, #0]
 80140d2:	689b      	ldr	r3, [r3, #8]
 80140d4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80140d8:	687b      	ldr	r3, [r7, #4]
 80140da:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80140de:	2b22      	cmp	r3, #34	@ 0x22
 80140e0:	f040 8181 	bne.w	80143e6 <UART_RxISR_8BIT_FIFOEN+0x33e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80140e4:	687b      	ldr	r3, [r7, #4]
 80140e6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80140ea:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80140ee:	e124      	b.n	801433a <UART_RxISR_8BIT_FIFOEN+0x292>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80140f0:	687b      	ldr	r3, [r7, #4]
 80140f2:	681b      	ldr	r3, [r3, #0]
 80140f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80140f6:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80140fa:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 80140fe:	b2d9      	uxtb	r1, r3
 8014100:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8014104:	b2da      	uxtb	r2, r3
 8014106:	687b      	ldr	r3, [r7, #4]
 8014108:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801410a:	400a      	ands	r2, r1
 801410c:	b2d2      	uxtb	r2, r2
 801410e:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8014110:	687b      	ldr	r3, [r7, #4]
 8014112:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8014114:	1c5a      	adds	r2, r3, #1
 8014116:	687b      	ldr	r3, [r7, #4]
 8014118:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 801411a:	687b      	ldr	r3, [r7, #4]
 801411c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8014120:	b29b      	uxth	r3, r3
 8014122:	3b01      	subs	r3, #1
 8014124:	b29a      	uxth	r2, r3
 8014126:	687b      	ldr	r3, [r7, #4]
 8014128:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 801412c:	687b      	ldr	r3, [r7, #4]
 801412e:	681b      	ldr	r3, [r3, #0]
 8014130:	69db      	ldr	r3, [r3, #28]
 8014132:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8014136:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801413a:	f003 0307 	and.w	r3, r3, #7
 801413e:	2b00      	cmp	r3, #0
 8014140:	d053      	beq.n	80141ea <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8014142:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8014146:	f003 0301 	and.w	r3, r3, #1
 801414a:	2b00      	cmp	r3, #0
 801414c:	d011      	beq.n	8014172 <UART_RxISR_8BIT_FIFOEN+0xca>
 801414e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8014152:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8014156:	2b00      	cmp	r3, #0
 8014158:	d00b      	beq.n	8014172 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 801415a:	687b      	ldr	r3, [r7, #4]
 801415c:	681b      	ldr	r3, [r3, #0]
 801415e:	2201      	movs	r2, #1
 8014160:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8014162:	687b      	ldr	r3, [r7, #4]
 8014164:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8014168:	f043 0201 	orr.w	r2, r3, #1
 801416c:	687b      	ldr	r3, [r7, #4]
 801416e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8014172:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8014176:	f003 0302 	and.w	r3, r3, #2
 801417a:	2b00      	cmp	r3, #0
 801417c:	d011      	beq.n	80141a2 <UART_RxISR_8BIT_FIFOEN+0xfa>
 801417e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8014182:	f003 0301 	and.w	r3, r3, #1
 8014186:	2b00      	cmp	r3, #0
 8014188:	d00b      	beq.n	80141a2 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 801418a:	687b      	ldr	r3, [r7, #4]
 801418c:	681b      	ldr	r3, [r3, #0]
 801418e:	2202      	movs	r2, #2
 8014190:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8014192:	687b      	ldr	r3, [r7, #4]
 8014194:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8014198:	f043 0204 	orr.w	r2, r3, #4
 801419c:	687b      	ldr	r3, [r7, #4]
 801419e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80141a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80141a6:	f003 0304 	and.w	r3, r3, #4
 80141aa:	2b00      	cmp	r3, #0
 80141ac:	d011      	beq.n	80141d2 <UART_RxISR_8BIT_FIFOEN+0x12a>
 80141ae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80141b2:	f003 0301 	and.w	r3, r3, #1
 80141b6:	2b00      	cmp	r3, #0
 80141b8:	d00b      	beq.n	80141d2 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80141ba:	687b      	ldr	r3, [r7, #4]
 80141bc:	681b      	ldr	r3, [r3, #0]
 80141be:	2204      	movs	r2, #4
 80141c0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80141c2:	687b      	ldr	r3, [r7, #4]
 80141c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80141c8:	f043 0202 	orr.w	r2, r3, #2
 80141cc:	687b      	ldr	r3, [r7, #4]
 80141ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80141d2:	687b      	ldr	r3, [r7, #4]
 80141d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80141d8:	2b00      	cmp	r3, #0
 80141da:	d006      	beq.n	80141ea <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80141dc:	6878      	ldr	r0, [r7, #4]
 80141de:	f7ed fbc4 	bl	800196a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80141e2:	687b      	ldr	r3, [r7, #4]
 80141e4:	2200      	movs	r2, #0
 80141e6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80141ea:	687b      	ldr	r3, [r7, #4]
 80141ec:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80141f0:	b29b      	uxth	r3, r3
 80141f2:	2b00      	cmp	r3, #0
 80141f4:	f040 80a1 	bne.w	801433a <UART_RxISR_8BIT_FIFOEN+0x292>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80141f8:	687b      	ldr	r3, [r7, #4]
 80141fa:	681b      	ldr	r3, [r3, #0]
 80141fc:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80141fe:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8014200:	e853 3f00 	ldrex	r3, [r3]
 8014204:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8014206:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8014208:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801420c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8014210:	687b      	ldr	r3, [r7, #4]
 8014212:	681b      	ldr	r3, [r3, #0]
 8014214:	461a      	mov	r2, r3
 8014216:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 801421a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 801421c:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801421e:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8014220:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8014222:	e841 2300 	strex	r3, r2, [r1]
 8014226:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8014228:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801422a:	2b00      	cmp	r3, #0
 801422c:	d1e4      	bne.n	80141f8 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 801422e:	687b      	ldr	r3, [r7, #4]
 8014230:	681b      	ldr	r3, [r3, #0]
 8014232:	3308      	adds	r3, #8
 8014234:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014236:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8014238:	e853 3f00 	ldrex	r3, [r3]
 801423c:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 801423e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8014240:	4b6f      	ldr	r3, [pc, #444]	@ (8014400 <UART_RxISR_8BIT_FIFOEN+0x358>)
 8014242:	4013      	ands	r3, r2
 8014244:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8014248:	687b      	ldr	r3, [r7, #4]
 801424a:	681b      	ldr	r3, [r3, #0]
 801424c:	3308      	adds	r3, #8
 801424e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8014252:	66ba      	str	r2, [r7, #104]	@ 0x68
 8014254:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014256:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8014258:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 801425a:	e841 2300 	strex	r3, r2, [r1]
 801425e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8014260:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8014262:	2b00      	cmp	r3, #0
 8014264:	d1e3      	bne.n	801422e <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8014266:	687b      	ldr	r3, [r7, #4]
 8014268:	2220      	movs	r2, #32
 801426a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 801426e:	687b      	ldr	r3, [r7, #4]
 8014270:	2200      	movs	r2, #0
 8014272:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8014274:	687b      	ldr	r3, [r7, #4]
 8014276:	2200      	movs	r2, #0
 8014278:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 801427a:	687b      	ldr	r3, [r7, #4]
 801427c:	681b      	ldr	r3, [r3, #0]
 801427e:	4a61      	ldr	r2, [pc, #388]	@ (8014404 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8014280:	4293      	cmp	r3, r2
 8014282:	d021      	beq.n	80142c8 <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8014284:	687b      	ldr	r3, [r7, #4]
 8014286:	681b      	ldr	r3, [r3, #0]
 8014288:	685b      	ldr	r3, [r3, #4]
 801428a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801428e:	2b00      	cmp	r3, #0
 8014290:	d01a      	beq.n	80142c8 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8014292:	687b      	ldr	r3, [r7, #4]
 8014294:	681b      	ldr	r3, [r3, #0]
 8014296:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014298:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801429a:	e853 3f00 	ldrex	r3, [r3]
 801429e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80142a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80142a2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80142a6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80142aa:	687b      	ldr	r3, [r7, #4]
 80142ac:	681b      	ldr	r3, [r3, #0]
 80142ae:	461a      	mov	r2, r3
 80142b0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80142b4:	657b      	str	r3, [r7, #84]	@ 0x54
 80142b6:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80142b8:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80142ba:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80142bc:	e841 2300 	strex	r3, r2, [r1]
 80142c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80142c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80142c4:	2b00      	cmp	r3, #0
 80142c6:	d1e4      	bne.n	8014292 <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80142c8:	687b      	ldr	r3, [r7, #4]
 80142ca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80142cc:	2b01      	cmp	r3, #1
 80142ce:	d130      	bne.n	8014332 <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80142d0:	687b      	ldr	r3, [r7, #4]
 80142d2:	2200      	movs	r2, #0
 80142d4:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80142d6:	687b      	ldr	r3, [r7, #4]
 80142d8:	681b      	ldr	r3, [r3, #0]
 80142da:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80142dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80142de:	e853 3f00 	ldrex	r3, [r3]
 80142e2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80142e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80142e6:	f023 0310 	bic.w	r3, r3, #16
 80142ea:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80142ee:	687b      	ldr	r3, [r7, #4]
 80142f0:	681b      	ldr	r3, [r3, #0]
 80142f2:	461a      	mov	r2, r3
 80142f4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80142f8:	643b      	str	r3, [r7, #64]	@ 0x40
 80142fa:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80142fc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80142fe:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8014300:	e841 2300 	strex	r3, r2, [r1]
 8014304:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8014306:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014308:	2b00      	cmp	r3, #0
 801430a:	d1e4      	bne.n	80142d6 <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 801430c:	687b      	ldr	r3, [r7, #4]
 801430e:	681b      	ldr	r3, [r3, #0]
 8014310:	69db      	ldr	r3, [r3, #28]
 8014312:	f003 0310 	and.w	r3, r3, #16
 8014316:	2b10      	cmp	r3, #16
 8014318:	d103      	bne.n	8014322 <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 801431a:	687b      	ldr	r3, [r7, #4]
 801431c:	681b      	ldr	r3, [r3, #0]
 801431e:	2210      	movs	r2, #16
 8014320:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8014322:	687b      	ldr	r3, [r7, #4]
 8014324:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8014328:	4619      	mov	r1, r3
 801432a:	6878      	ldr	r0, [r7, #4]
 801432c:	f7fe fb10 	bl	8012950 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8014330:	e00e      	b.n	8014350 <UART_RxISR_8BIT_FIFOEN+0x2a8>
          HAL_UART_RxCpltCallback(huart);
 8014332:	6878      	ldr	r0, [r7, #4]
 8014334:	f7ed fb0e 	bl	8001954 <HAL_UART_RxCpltCallback>
        break;
 8014338:	e00a      	b.n	8014350 <UART_RxISR_8BIT_FIFOEN+0x2a8>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 801433a:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 801433e:	2b00      	cmp	r3, #0
 8014340:	d006      	beq.n	8014350 <UART_RxISR_8BIT_FIFOEN+0x2a8>
 8014342:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8014346:	f003 0320 	and.w	r3, r3, #32
 801434a:	2b00      	cmp	r3, #0
 801434c:	f47f aed0 	bne.w	80140f0 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8014350:	687b      	ldr	r3, [r7, #4]
 8014352:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8014356:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 801435a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 801435e:	2b00      	cmp	r3, #0
 8014360:	d049      	beq.n	80143f6 <UART_RxISR_8BIT_FIFOEN+0x34e>
 8014362:	687b      	ldr	r3, [r7, #4]
 8014364:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8014368:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 801436c:	429a      	cmp	r2, r3
 801436e:	d242      	bcs.n	80143f6 <UART_RxISR_8BIT_FIFOEN+0x34e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8014370:	687b      	ldr	r3, [r7, #4]
 8014372:	681b      	ldr	r3, [r3, #0]
 8014374:	3308      	adds	r3, #8
 8014376:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014378:	6a3b      	ldr	r3, [r7, #32]
 801437a:	e853 3f00 	ldrex	r3, [r3]
 801437e:	61fb      	str	r3, [r7, #28]
   return(result);
 8014380:	69fb      	ldr	r3, [r7, #28]
 8014382:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8014386:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 801438a:	687b      	ldr	r3, [r7, #4]
 801438c:	681b      	ldr	r3, [r3, #0]
 801438e:	3308      	adds	r3, #8
 8014390:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8014394:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8014396:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014398:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801439a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801439c:	e841 2300 	strex	r3, r2, [r1]
 80143a0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80143a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80143a4:	2b00      	cmp	r3, #0
 80143a6:	d1e3      	bne.n	8014370 <UART_RxISR_8BIT_FIFOEN+0x2c8>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 80143a8:	687b      	ldr	r3, [r7, #4]
 80143aa:	4a17      	ldr	r2, [pc, #92]	@ (8014408 <UART_RxISR_8BIT_FIFOEN+0x360>)
 80143ac:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80143ae:	687b      	ldr	r3, [r7, #4]
 80143b0:	681b      	ldr	r3, [r3, #0]
 80143b2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80143b4:	68fb      	ldr	r3, [r7, #12]
 80143b6:	e853 3f00 	ldrex	r3, [r3]
 80143ba:	60bb      	str	r3, [r7, #8]
   return(result);
 80143bc:	68bb      	ldr	r3, [r7, #8]
 80143be:	f043 0320 	orr.w	r3, r3, #32
 80143c2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80143c6:	687b      	ldr	r3, [r7, #4]
 80143c8:	681b      	ldr	r3, [r3, #0]
 80143ca:	461a      	mov	r2, r3
 80143cc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80143d0:	61bb      	str	r3, [r7, #24]
 80143d2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80143d4:	6979      	ldr	r1, [r7, #20]
 80143d6:	69ba      	ldr	r2, [r7, #24]
 80143d8:	e841 2300 	strex	r3, r2, [r1]
 80143dc:	613b      	str	r3, [r7, #16]
   return(result);
 80143de:	693b      	ldr	r3, [r7, #16]
 80143e0:	2b00      	cmp	r3, #0
 80143e2:	d1e4      	bne.n	80143ae <UART_RxISR_8BIT_FIFOEN+0x306>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80143e4:	e007      	b.n	80143f6 <UART_RxISR_8BIT_FIFOEN+0x34e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80143e6:	687b      	ldr	r3, [r7, #4]
 80143e8:	681b      	ldr	r3, [r3, #0]
 80143ea:	699a      	ldr	r2, [r3, #24]
 80143ec:	687b      	ldr	r3, [r7, #4]
 80143ee:	681b      	ldr	r3, [r3, #0]
 80143f0:	f042 0208 	orr.w	r2, r2, #8
 80143f4:	619a      	str	r2, [r3, #24]
}
 80143f6:	bf00      	nop
 80143f8:	37b0      	adds	r7, #176	@ 0xb0
 80143fa:	46bd      	mov	sp, r7
 80143fc:	bd80      	pop	{r7, pc}
 80143fe:	bf00      	nop
 8014400:	effffffe 	.word	0xeffffffe
 8014404:	58000c00 	.word	0x58000c00
 8014408:	08013d39 	.word	0x08013d39

0801440c <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 801440c:	b580      	push	{r7, lr}
 801440e:	b0ae      	sub	sp, #184	@ 0xb8
 8014410:	af00      	add	r7, sp, #0
 8014412:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8014414:	687b      	ldr	r3, [r7, #4]
 8014416:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801441a:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 801441e:	687b      	ldr	r3, [r7, #4]
 8014420:	681b      	ldr	r3, [r3, #0]
 8014422:	69db      	ldr	r3, [r3, #28]
 8014424:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8014428:	687b      	ldr	r3, [r7, #4]
 801442a:	681b      	ldr	r3, [r3, #0]
 801442c:	681b      	ldr	r3, [r3, #0]
 801442e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8014432:	687b      	ldr	r3, [r7, #4]
 8014434:	681b      	ldr	r3, [r3, #0]
 8014436:	689b      	ldr	r3, [r3, #8]
 8014438:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 801443c:	687b      	ldr	r3, [r7, #4]
 801443e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8014442:	2b22      	cmp	r3, #34	@ 0x22
 8014444:	f040 8185 	bne.w	8014752 <UART_RxISR_16BIT_FIFOEN+0x346>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8014448:	687b      	ldr	r3, [r7, #4]
 801444a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 801444e:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8014452:	e128      	b.n	80146a6 <UART_RxISR_16BIT_FIFOEN+0x29a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8014454:	687b      	ldr	r3, [r7, #4]
 8014456:	681b      	ldr	r3, [r3, #0]
 8014458:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801445a:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 801445e:	687b      	ldr	r3, [r7, #4]
 8014460:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8014462:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8014466:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 801446a:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 801446e:	4013      	ands	r3, r2
 8014470:	b29a      	uxth	r2, r3
 8014472:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8014476:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8014478:	687b      	ldr	r3, [r7, #4]
 801447a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801447c:	1c9a      	adds	r2, r3, #2
 801447e:	687b      	ldr	r3, [r7, #4]
 8014480:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8014482:	687b      	ldr	r3, [r7, #4]
 8014484:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8014488:	b29b      	uxth	r3, r3
 801448a:	3b01      	subs	r3, #1
 801448c:	b29a      	uxth	r2, r3
 801448e:	687b      	ldr	r3, [r7, #4]
 8014490:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8014494:	687b      	ldr	r3, [r7, #4]
 8014496:	681b      	ldr	r3, [r3, #0]
 8014498:	69db      	ldr	r3, [r3, #28]
 801449a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 801449e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80144a2:	f003 0307 	and.w	r3, r3, #7
 80144a6:	2b00      	cmp	r3, #0
 80144a8:	d053      	beq.n	8014552 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80144aa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80144ae:	f003 0301 	and.w	r3, r3, #1
 80144b2:	2b00      	cmp	r3, #0
 80144b4:	d011      	beq.n	80144da <UART_RxISR_16BIT_FIFOEN+0xce>
 80144b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80144ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80144be:	2b00      	cmp	r3, #0
 80144c0:	d00b      	beq.n	80144da <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80144c2:	687b      	ldr	r3, [r7, #4]
 80144c4:	681b      	ldr	r3, [r3, #0]
 80144c6:	2201      	movs	r2, #1
 80144c8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80144ca:	687b      	ldr	r3, [r7, #4]
 80144cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80144d0:	f043 0201 	orr.w	r2, r3, #1
 80144d4:	687b      	ldr	r3, [r7, #4]
 80144d6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80144da:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80144de:	f003 0302 	and.w	r3, r3, #2
 80144e2:	2b00      	cmp	r3, #0
 80144e4:	d011      	beq.n	801450a <UART_RxISR_16BIT_FIFOEN+0xfe>
 80144e6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80144ea:	f003 0301 	and.w	r3, r3, #1
 80144ee:	2b00      	cmp	r3, #0
 80144f0:	d00b      	beq.n	801450a <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80144f2:	687b      	ldr	r3, [r7, #4]
 80144f4:	681b      	ldr	r3, [r3, #0]
 80144f6:	2202      	movs	r2, #2
 80144f8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80144fa:	687b      	ldr	r3, [r7, #4]
 80144fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8014500:	f043 0204 	orr.w	r2, r3, #4
 8014504:	687b      	ldr	r3, [r7, #4]
 8014506:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 801450a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801450e:	f003 0304 	and.w	r3, r3, #4
 8014512:	2b00      	cmp	r3, #0
 8014514:	d011      	beq.n	801453a <UART_RxISR_16BIT_FIFOEN+0x12e>
 8014516:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 801451a:	f003 0301 	and.w	r3, r3, #1
 801451e:	2b00      	cmp	r3, #0
 8014520:	d00b      	beq.n	801453a <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8014522:	687b      	ldr	r3, [r7, #4]
 8014524:	681b      	ldr	r3, [r3, #0]
 8014526:	2204      	movs	r2, #4
 8014528:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 801452a:	687b      	ldr	r3, [r7, #4]
 801452c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8014530:	f043 0202 	orr.w	r2, r3, #2
 8014534:	687b      	ldr	r3, [r7, #4]
 8014536:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 801453a:	687b      	ldr	r3, [r7, #4]
 801453c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8014540:	2b00      	cmp	r3, #0
 8014542:	d006      	beq.n	8014552 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8014544:	6878      	ldr	r0, [r7, #4]
 8014546:	f7ed fa10 	bl	800196a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 801454a:	687b      	ldr	r3, [r7, #4]
 801454c:	2200      	movs	r2, #0
 801454e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8014552:	687b      	ldr	r3, [r7, #4]
 8014554:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8014558:	b29b      	uxth	r3, r3
 801455a:	2b00      	cmp	r3, #0
 801455c:	f040 80a3 	bne.w	80146a6 <UART_RxISR_16BIT_FIFOEN+0x29a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8014560:	687b      	ldr	r3, [r7, #4]
 8014562:	681b      	ldr	r3, [r3, #0]
 8014564:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014566:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8014568:	e853 3f00 	ldrex	r3, [r3]
 801456c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 801456e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8014570:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8014574:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8014578:	687b      	ldr	r3, [r7, #4]
 801457a:	681b      	ldr	r3, [r3, #0]
 801457c:	461a      	mov	r2, r3
 801457e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8014582:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8014586:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014588:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 801458a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 801458e:	e841 2300 	strex	r3, r2, [r1]
 8014592:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8014594:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8014596:	2b00      	cmp	r3, #0
 8014598:	d1e2      	bne.n	8014560 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 801459a:	687b      	ldr	r3, [r7, #4]
 801459c:	681b      	ldr	r3, [r3, #0]
 801459e:	3308      	adds	r3, #8
 80145a0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80145a2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80145a4:	e853 3f00 	ldrex	r3, [r3]
 80145a8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80145aa:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80145ac:	4b6f      	ldr	r3, [pc, #444]	@ (801476c <UART_RxISR_16BIT_FIFOEN+0x360>)
 80145ae:	4013      	ands	r3, r2
 80145b0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80145b4:	687b      	ldr	r3, [r7, #4]
 80145b6:	681b      	ldr	r3, [r3, #0]
 80145b8:	3308      	adds	r3, #8
 80145ba:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 80145be:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80145c0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80145c2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80145c4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80145c6:	e841 2300 	strex	r3, r2, [r1]
 80145ca:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80145cc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80145ce:	2b00      	cmp	r3, #0
 80145d0:	d1e3      	bne.n	801459a <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80145d2:	687b      	ldr	r3, [r7, #4]
 80145d4:	2220      	movs	r2, #32
 80145d6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80145da:	687b      	ldr	r3, [r7, #4]
 80145dc:	2200      	movs	r2, #0
 80145de:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80145e0:	687b      	ldr	r3, [r7, #4]
 80145e2:	2200      	movs	r2, #0
 80145e4:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80145e6:	687b      	ldr	r3, [r7, #4]
 80145e8:	681b      	ldr	r3, [r3, #0]
 80145ea:	4a61      	ldr	r2, [pc, #388]	@ (8014770 <UART_RxISR_16BIT_FIFOEN+0x364>)
 80145ec:	4293      	cmp	r3, r2
 80145ee:	d021      	beq.n	8014634 <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80145f0:	687b      	ldr	r3, [r7, #4]
 80145f2:	681b      	ldr	r3, [r3, #0]
 80145f4:	685b      	ldr	r3, [r3, #4]
 80145f6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80145fa:	2b00      	cmp	r3, #0
 80145fc:	d01a      	beq.n	8014634 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80145fe:	687b      	ldr	r3, [r7, #4]
 8014600:	681b      	ldr	r3, [r3, #0]
 8014602:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014604:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8014606:	e853 3f00 	ldrex	r3, [r3]
 801460a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 801460c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801460e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8014612:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8014616:	687b      	ldr	r3, [r7, #4]
 8014618:	681b      	ldr	r3, [r3, #0]
 801461a:	461a      	mov	r2, r3
 801461c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8014620:	65bb      	str	r3, [r7, #88]	@ 0x58
 8014622:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014624:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8014626:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8014628:	e841 2300 	strex	r3, r2, [r1]
 801462c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 801462e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014630:	2b00      	cmp	r3, #0
 8014632:	d1e4      	bne.n	80145fe <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8014634:	687b      	ldr	r3, [r7, #4]
 8014636:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014638:	2b01      	cmp	r3, #1
 801463a:	d130      	bne.n	801469e <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801463c:	687b      	ldr	r3, [r7, #4]
 801463e:	2200      	movs	r2, #0
 8014640:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8014642:	687b      	ldr	r3, [r7, #4]
 8014644:	681b      	ldr	r3, [r3, #0]
 8014646:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014648:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801464a:	e853 3f00 	ldrex	r3, [r3]
 801464e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8014650:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014652:	f023 0310 	bic.w	r3, r3, #16
 8014656:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 801465a:	687b      	ldr	r3, [r7, #4]
 801465c:	681b      	ldr	r3, [r3, #0]
 801465e:	461a      	mov	r2, r3
 8014660:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8014664:	647b      	str	r3, [r7, #68]	@ 0x44
 8014666:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014668:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801466a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801466c:	e841 2300 	strex	r3, r2, [r1]
 8014670:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8014672:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014674:	2b00      	cmp	r3, #0
 8014676:	d1e4      	bne.n	8014642 <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8014678:	687b      	ldr	r3, [r7, #4]
 801467a:	681b      	ldr	r3, [r3, #0]
 801467c:	69db      	ldr	r3, [r3, #28]
 801467e:	f003 0310 	and.w	r3, r3, #16
 8014682:	2b10      	cmp	r3, #16
 8014684:	d103      	bne.n	801468e <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8014686:	687b      	ldr	r3, [r7, #4]
 8014688:	681b      	ldr	r3, [r3, #0]
 801468a:	2210      	movs	r2, #16
 801468c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801468e:	687b      	ldr	r3, [r7, #4]
 8014690:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8014694:	4619      	mov	r1, r3
 8014696:	6878      	ldr	r0, [r7, #4]
 8014698:	f7fe f95a 	bl	8012950 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 801469c:	e00e      	b.n	80146bc <UART_RxISR_16BIT_FIFOEN+0x2b0>
          HAL_UART_RxCpltCallback(huart);
 801469e:	6878      	ldr	r0, [r7, #4]
 80146a0:	f7ed f958 	bl	8001954 <HAL_UART_RxCpltCallback>
        break;
 80146a4:	e00a      	b.n	80146bc <UART_RxISR_16BIT_FIFOEN+0x2b0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80146a6:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 80146aa:	2b00      	cmp	r3, #0
 80146ac:	d006      	beq.n	80146bc <UART_RxISR_16BIT_FIFOEN+0x2b0>
 80146ae:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80146b2:	f003 0320 	and.w	r3, r3, #32
 80146b6:	2b00      	cmp	r3, #0
 80146b8:	f47f aecc 	bne.w	8014454 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80146bc:	687b      	ldr	r3, [r7, #4]
 80146be:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80146c2:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80146c6:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 80146ca:	2b00      	cmp	r3, #0
 80146cc:	d049      	beq.n	8014762 <UART_RxISR_16BIT_FIFOEN+0x356>
 80146ce:	687b      	ldr	r3, [r7, #4]
 80146d0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80146d4:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 80146d8:	429a      	cmp	r2, r3
 80146da:	d242      	bcs.n	8014762 <UART_RxISR_16BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80146dc:	687b      	ldr	r3, [r7, #4]
 80146de:	681b      	ldr	r3, [r3, #0]
 80146e0:	3308      	adds	r3, #8
 80146e2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80146e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80146e6:	e853 3f00 	ldrex	r3, [r3]
 80146ea:	623b      	str	r3, [r7, #32]
   return(result);
 80146ec:	6a3b      	ldr	r3, [r7, #32]
 80146ee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80146f2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80146f6:	687b      	ldr	r3, [r7, #4]
 80146f8:	681b      	ldr	r3, [r3, #0]
 80146fa:	3308      	adds	r3, #8
 80146fc:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8014700:	633a      	str	r2, [r7, #48]	@ 0x30
 8014702:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014704:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8014706:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014708:	e841 2300 	strex	r3, r2, [r1]
 801470c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 801470e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014710:	2b00      	cmp	r3, #0
 8014712:	d1e3      	bne.n	80146dc <UART_RxISR_16BIT_FIFOEN+0x2d0>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8014714:	687b      	ldr	r3, [r7, #4]
 8014716:	4a17      	ldr	r2, [pc, #92]	@ (8014774 <UART_RxISR_16BIT_FIFOEN+0x368>)
 8014718:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 801471a:	687b      	ldr	r3, [r7, #4]
 801471c:	681b      	ldr	r3, [r3, #0]
 801471e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014720:	693b      	ldr	r3, [r7, #16]
 8014722:	e853 3f00 	ldrex	r3, [r3]
 8014726:	60fb      	str	r3, [r7, #12]
   return(result);
 8014728:	68fb      	ldr	r3, [r7, #12]
 801472a:	f043 0320 	orr.w	r3, r3, #32
 801472e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8014732:	687b      	ldr	r3, [r7, #4]
 8014734:	681b      	ldr	r3, [r3, #0]
 8014736:	461a      	mov	r2, r3
 8014738:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 801473c:	61fb      	str	r3, [r7, #28]
 801473e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014740:	69b9      	ldr	r1, [r7, #24]
 8014742:	69fa      	ldr	r2, [r7, #28]
 8014744:	e841 2300 	strex	r3, r2, [r1]
 8014748:	617b      	str	r3, [r7, #20]
   return(result);
 801474a:	697b      	ldr	r3, [r7, #20]
 801474c:	2b00      	cmp	r3, #0
 801474e:	d1e4      	bne.n	801471a <UART_RxISR_16BIT_FIFOEN+0x30e>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8014750:	e007      	b.n	8014762 <UART_RxISR_16BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8014752:	687b      	ldr	r3, [r7, #4]
 8014754:	681b      	ldr	r3, [r3, #0]
 8014756:	699a      	ldr	r2, [r3, #24]
 8014758:	687b      	ldr	r3, [r7, #4]
 801475a:	681b      	ldr	r3, [r3, #0]
 801475c:	f042 0208 	orr.w	r2, r2, #8
 8014760:	619a      	str	r2, [r3, #24]
}
 8014762:	bf00      	nop
 8014764:	37b8      	adds	r7, #184	@ 0xb8
 8014766:	46bd      	mov	sp, r7
 8014768:	bd80      	pop	{r7, pc}
 801476a:	bf00      	nop
 801476c:	effffffe 	.word	0xeffffffe
 8014770:	58000c00 	.word	0x58000c00
 8014774:	08013ef1 	.word	0x08013ef1

08014778 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8014778:	b480      	push	{r7}
 801477a:	b083      	sub	sp, #12
 801477c:	af00      	add	r7, sp, #0
 801477e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8014780:	bf00      	nop
 8014782:	370c      	adds	r7, #12
 8014784:	46bd      	mov	sp, r7
 8014786:	f85d 7b04 	ldr.w	r7, [sp], #4
 801478a:	4770      	bx	lr

0801478c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 801478c:	b480      	push	{r7}
 801478e:	b083      	sub	sp, #12
 8014790:	af00      	add	r7, sp, #0
 8014792:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8014794:	bf00      	nop
 8014796:	370c      	adds	r7, #12
 8014798:	46bd      	mov	sp, r7
 801479a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801479e:	4770      	bx	lr

080147a0 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80147a0:	b480      	push	{r7}
 80147a2:	b083      	sub	sp, #12
 80147a4:	af00      	add	r7, sp, #0
 80147a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80147a8:	bf00      	nop
 80147aa:	370c      	adds	r7, #12
 80147ac:	46bd      	mov	sp, r7
 80147ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80147b2:	4770      	bx	lr

080147b4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80147b4:	b084      	sub	sp, #16
 80147b6:	b580      	push	{r7, lr}
 80147b8:	b084      	sub	sp, #16
 80147ba:	af00      	add	r7, sp, #0
 80147bc:	6078      	str	r0, [r7, #4]
 80147be:	f107 001c 	add.w	r0, r7, #28
 80147c2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80147c6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80147ca:	2b01      	cmp	r3, #1
 80147cc:	d121      	bne.n	8014812 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80147ce:	687b      	ldr	r3, [r7, #4]
 80147d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80147d2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80147d6:	687b      	ldr	r3, [r7, #4]
 80147d8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80147da:	687b      	ldr	r3, [r7, #4]
 80147dc:	68da      	ldr	r2, [r3, #12]
 80147de:	4b2c      	ldr	r3, [pc, #176]	@ (8014890 <USB_CoreInit+0xdc>)
 80147e0:	4013      	ands	r3, r2
 80147e2:	687a      	ldr	r2, [r7, #4]
 80147e4:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80147e6:	687b      	ldr	r3, [r7, #4]
 80147e8:	68db      	ldr	r3, [r3, #12]
 80147ea:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80147ee:	687b      	ldr	r3, [r7, #4]
 80147f0:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80147f2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80147f6:	2b01      	cmp	r3, #1
 80147f8:	d105      	bne.n	8014806 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80147fa:	687b      	ldr	r3, [r7, #4]
 80147fc:	68db      	ldr	r3, [r3, #12]
 80147fe:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8014802:	687b      	ldr	r3, [r7, #4]
 8014804:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8014806:	6878      	ldr	r0, [r7, #4]
 8014808:	f001 fafa 	bl	8015e00 <USB_CoreReset>
 801480c:	4603      	mov	r3, r0
 801480e:	73fb      	strb	r3, [r7, #15]
 8014810:	e01b      	b.n	801484a <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8014812:	687b      	ldr	r3, [r7, #4]
 8014814:	68db      	ldr	r3, [r3, #12]
 8014816:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 801481a:	687b      	ldr	r3, [r7, #4]
 801481c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 801481e:	6878      	ldr	r0, [r7, #4]
 8014820:	f001 faee 	bl	8015e00 <USB_CoreReset>
 8014824:	4603      	mov	r3, r0
 8014826:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8014828:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 801482c:	2b00      	cmp	r3, #0
 801482e:	d106      	bne.n	801483e <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8014830:	687b      	ldr	r3, [r7, #4]
 8014832:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014834:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8014838:	687b      	ldr	r3, [r7, #4]
 801483a:	639a      	str	r2, [r3, #56]	@ 0x38
 801483c:	e005      	b.n	801484a <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 801483e:	687b      	ldr	r3, [r7, #4]
 8014840:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014842:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8014846:	687b      	ldr	r3, [r7, #4]
 8014848:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 801484a:	7fbb      	ldrb	r3, [r7, #30]
 801484c:	2b01      	cmp	r3, #1
 801484e:	d116      	bne.n	801487e <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 8014850:	687b      	ldr	r3, [r7, #4]
 8014852:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8014854:	b29a      	uxth	r2, r3
 8014856:	687b      	ldr	r3, [r7, #4]
 8014858:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 801485a:	687b      	ldr	r3, [r7, #4]
 801485c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 801485e:	4b0d      	ldr	r3, [pc, #52]	@ (8014894 <USB_CoreInit+0xe0>)
 8014860:	4313      	orrs	r3, r2
 8014862:	687a      	ldr	r2, [r7, #4]
 8014864:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8014866:	687b      	ldr	r3, [r7, #4]
 8014868:	689b      	ldr	r3, [r3, #8]
 801486a:	f043 0206 	orr.w	r2, r3, #6
 801486e:	687b      	ldr	r3, [r7, #4]
 8014870:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8014872:	687b      	ldr	r3, [r7, #4]
 8014874:	689b      	ldr	r3, [r3, #8]
 8014876:	f043 0220 	orr.w	r2, r3, #32
 801487a:	687b      	ldr	r3, [r7, #4]
 801487c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 801487e:	7bfb      	ldrb	r3, [r7, #15]
}
 8014880:	4618      	mov	r0, r3
 8014882:	3710      	adds	r7, #16
 8014884:	46bd      	mov	sp, r7
 8014886:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 801488a:	b004      	add	sp, #16
 801488c:	4770      	bx	lr
 801488e:	bf00      	nop
 8014890:	ffbdffbf 	.word	0xffbdffbf
 8014894:	03ee0000 	.word	0x03ee0000

08014898 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8014898:	b480      	push	{r7}
 801489a:	b087      	sub	sp, #28
 801489c:	af00      	add	r7, sp, #0
 801489e:	60f8      	str	r0, [r7, #12]
 80148a0:	60b9      	str	r1, [r7, #8]
 80148a2:	4613      	mov	r3, r2
 80148a4:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80148a6:	79fb      	ldrb	r3, [r7, #7]
 80148a8:	2b02      	cmp	r3, #2
 80148aa:	d165      	bne.n	8014978 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80148ac:	68bb      	ldr	r3, [r7, #8]
 80148ae:	4a41      	ldr	r2, [pc, #260]	@ (80149b4 <USB_SetTurnaroundTime+0x11c>)
 80148b0:	4293      	cmp	r3, r2
 80148b2:	d906      	bls.n	80148c2 <USB_SetTurnaroundTime+0x2a>
 80148b4:	68bb      	ldr	r3, [r7, #8]
 80148b6:	4a40      	ldr	r2, [pc, #256]	@ (80149b8 <USB_SetTurnaroundTime+0x120>)
 80148b8:	4293      	cmp	r3, r2
 80148ba:	d202      	bcs.n	80148c2 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80148bc:	230f      	movs	r3, #15
 80148be:	617b      	str	r3, [r7, #20]
 80148c0:	e062      	b.n	8014988 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80148c2:	68bb      	ldr	r3, [r7, #8]
 80148c4:	4a3c      	ldr	r2, [pc, #240]	@ (80149b8 <USB_SetTurnaroundTime+0x120>)
 80148c6:	4293      	cmp	r3, r2
 80148c8:	d306      	bcc.n	80148d8 <USB_SetTurnaroundTime+0x40>
 80148ca:	68bb      	ldr	r3, [r7, #8]
 80148cc:	4a3b      	ldr	r2, [pc, #236]	@ (80149bc <USB_SetTurnaroundTime+0x124>)
 80148ce:	4293      	cmp	r3, r2
 80148d0:	d202      	bcs.n	80148d8 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80148d2:	230e      	movs	r3, #14
 80148d4:	617b      	str	r3, [r7, #20]
 80148d6:	e057      	b.n	8014988 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80148d8:	68bb      	ldr	r3, [r7, #8]
 80148da:	4a38      	ldr	r2, [pc, #224]	@ (80149bc <USB_SetTurnaroundTime+0x124>)
 80148dc:	4293      	cmp	r3, r2
 80148de:	d306      	bcc.n	80148ee <USB_SetTurnaroundTime+0x56>
 80148e0:	68bb      	ldr	r3, [r7, #8]
 80148e2:	4a37      	ldr	r2, [pc, #220]	@ (80149c0 <USB_SetTurnaroundTime+0x128>)
 80148e4:	4293      	cmp	r3, r2
 80148e6:	d202      	bcs.n	80148ee <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80148e8:	230d      	movs	r3, #13
 80148ea:	617b      	str	r3, [r7, #20]
 80148ec:	e04c      	b.n	8014988 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80148ee:	68bb      	ldr	r3, [r7, #8]
 80148f0:	4a33      	ldr	r2, [pc, #204]	@ (80149c0 <USB_SetTurnaroundTime+0x128>)
 80148f2:	4293      	cmp	r3, r2
 80148f4:	d306      	bcc.n	8014904 <USB_SetTurnaroundTime+0x6c>
 80148f6:	68bb      	ldr	r3, [r7, #8]
 80148f8:	4a32      	ldr	r2, [pc, #200]	@ (80149c4 <USB_SetTurnaroundTime+0x12c>)
 80148fa:	4293      	cmp	r3, r2
 80148fc:	d802      	bhi.n	8014904 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80148fe:	230c      	movs	r3, #12
 8014900:	617b      	str	r3, [r7, #20]
 8014902:	e041      	b.n	8014988 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8014904:	68bb      	ldr	r3, [r7, #8]
 8014906:	4a2f      	ldr	r2, [pc, #188]	@ (80149c4 <USB_SetTurnaroundTime+0x12c>)
 8014908:	4293      	cmp	r3, r2
 801490a:	d906      	bls.n	801491a <USB_SetTurnaroundTime+0x82>
 801490c:	68bb      	ldr	r3, [r7, #8]
 801490e:	4a2e      	ldr	r2, [pc, #184]	@ (80149c8 <USB_SetTurnaroundTime+0x130>)
 8014910:	4293      	cmp	r3, r2
 8014912:	d802      	bhi.n	801491a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8014914:	230b      	movs	r3, #11
 8014916:	617b      	str	r3, [r7, #20]
 8014918:	e036      	b.n	8014988 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 801491a:	68bb      	ldr	r3, [r7, #8]
 801491c:	4a2a      	ldr	r2, [pc, #168]	@ (80149c8 <USB_SetTurnaroundTime+0x130>)
 801491e:	4293      	cmp	r3, r2
 8014920:	d906      	bls.n	8014930 <USB_SetTurnaroundTime+0x98>
 8014922:	68bb      	ldr	r3, [r7, #8]
 8014924:	4a29      	ldr	r2, [pc, #164]	@ (80149cc <USB_SetTurnaroundTime+0x134>)
 8014926:	4293      	cmp	r3, r2
 8014928:	d802      	bhi.n	8014930 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 801492a:	230a      	movs	r3, #10
 801492c:	617b      	str	r3, [r7, #20]
 801492e:	e02b      	b.n	8014988 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8014930:	68bb      	ldr	r3, [r7, #8]
 8014932:	4a26      	ldr	r2, [pc, #152]	@ (80149cc <USB_SetTurnaroundTime+0x134>)
 8014934:	4293      	cmp	r3, r2
 8014936:	d906      	bls.n	8014946 <USB_SetTurnaroundTime+0xae>
 8014938:	68bb      	ldr	r3, [r7, #8]
 801493a:	4a25      	ldr	r2, [pc, #148]	@ (80149d0 <USB_SetTurnaroundTime+0x138>)
 801493c:	4293      	cmp	r3, r2
 801493e:	d202      	bcs.n	8014946 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8014940:	2309      	movs	r3, #9
 8014942:	617b      	str	r3, [r7, #20]
 8014944:	e020      	b.n	8014988 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8014946:	68bb      	ldr	r3, [r7, #8]
 8014948:	4a21      	ldr	r2, [pc, #132]	@ (80149d0 <USB_SetTurnaroundTime+0x138>)
 801494a:	4293      	cmp	r3, r2
 801494c:	d306      	bcc.n	801495c <USB_SetTurnaroundTime+0xc4>
 801494e:	68bb      	ldr	r3, [r7, #8]
 8014950:	4a20      	ldr	r2, [pc, #128]	@ (80149d4 <USB_SetTurnaroundTime+0x13c>)
 8014952:	4293      	cmp	r3, r2
 8014954:	d802      	bhi.n	801495c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8014956:	2308      	movs	r3, #8
 8014958:	617b      	str	r3, [r7, #20]
 801495a:	e015      	b.n	8014988 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 801495c:	68bb      	ldr	r3, [r7, #8]
 801495e:	4a1d      	ldr	r2, [pc, #116]	@ (80149d4 <USB_SetTurnaroundTime+0x13c>)
 8014960:	4293      	cmp	r3, r2
 8014962:	d906      	bls.n	8014972 <USB_SetTurnaroundTime+0xda>
 8014964:	68bb      	ldr	r3, [r7, #8]
 8014966:	4a1c      	ldr	r2, [pc, #112]	@ (80149d8 <USB_SetTurnaroundTime+0x140>)
 8014968:	4293      	cmp	r3, r2
 801496a:	d202      	bcs.n	8014972 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 801496c:	2307      	movs	r3, #7
 801496e:	617b      	str	r3, [r7, #20]
 8014970:	e00a      	b.n	8014988 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8014972:	2306      	movs	r3, #6
 8014974:	617b      	str	r3, [r7, #20]
 8014976:	e007      	b.n	8014988 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8014978:	79fb      	ldrb	r3, [r7, #7]
 801497a:	2b00      	cmp	r3, #0
 801497c:	d102      	bne.n	8014984 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 801497e:	2309      	movs	r3, #9
 8014980:	617b      	str	r3, [r7, #20]
 8014982:	e001      	b.n	8014988 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8014984:	2309      	movs	r3, #9
 8014986:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8014988:	68fb      	ldr	r3, [r7, #12]
 801498a:	68db      	ldr	r3, [r3, #12]
 801498c:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8014990:	68fb      	ldr	r3, [r7, #12]
 8014992:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8014994:	68fb      	ldr	r3, [r7, #12]
 8014996:	68da      	ldr	r2, [r3, #12]
 8014998:	697b      	ldr	r3, [r7, #20]
 801499a:	029b      	lsls	r3, r3, #10
 801499c:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 80149a0:	431a      	orrs	r2, r3
 80149a2:	68fb      	ldr	r3, [r7, #12]
 80149a4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80149a6:	2300      	movs	r3, #0
}
 80149a8:	4618      	mov	r0, r3
 80149aa:	371c      	adds	r7, #28
 80149ac:	46bd      	mov	sp, r7
 80149ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80149b2:	4770      	bx	lr
 80149b4:	00d8acbf 	.word	0x00d8acbf
 80149b8:	00e4e1c0 	.word	0x00e4e1c0
 80149bc:	00f42400 	.word	0x00f42400
 80149c0:	01067380 	.word	0x01067380
 80149c4:	011a499f 	.word	0x011a499f
 80149c8:	01312cff 	.word	0x01312cff
 80149cc:	014ca43f 	.word	0x014ca43f
 80149d0:	016e3600 	.word	0x016e3600
 80149d4:	01a6ab1f 	.word	0x01a6ab1f
 80149d8:	01e84800 	.word	0x01e84800

080149dc <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80149dc:	b480      	push	{r7}
 80149de:	b083      	sub	sp, #12
 80149e0:	af00      	add	r7, sp, #0
 80149e2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80149e4:	687b      	ldr	r3, [r7, #4]
 80149e6:	689b      	ldr	r3, [r3, #8]
 80149e8:	f043 0201 	orr.w	r2, r3, #1
 80149ec:	687b      	ldr	r3, [r7, #4]
 80149ee:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80149f0:	2300      	movs	r3, #0
}
 80149f2:	4618      	mov	r0, r3
 80149f4:	370c      	adds	r7, #12
 80149f6:	46bd      	mov	sp, r7
 80149f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80149fc:	4770      	bx	lr

080149fe <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80149fe:	b480      	push	{r7}
 8014a00:	b083      	sub	sp, #12
 8014a02:	af00      	add	r7, sp, #0
 8014a04:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8014a06:	687b      	ldr	r3, [r7, #4]
 8014a08:	689b      	ldr	r3, [r3, #8]
 8014a0a:	f023 0201 	bic.w	r2, r3, #1
 8014a0e:	687b      	ldr	r3, [r7, #4]
 8014a10:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8014a12:	2300      	movs	r3, #0
}
 8014a14:	4618      	mov	r0, r3
 8014a16:	370c      	adds	r7, #12
 8014a18:	46bd      	mov	sp, r7
 8014a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a1e:	4770      	bx	lr

08014a20 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8014a20:	b580      	push	{r7, lr}
 8014a22:	b084      	sub	sp, #16
 8014a24:	af00      	add	r7, sp, #0
 8014a26:	6078      	str	r0, [r7, #4]
 8014a28:	460b      	mov	r3, r1
 8014a2a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8014a2c:	2300      	movs	r3, #0
 8014a2e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8014a30:	687b      	ldr	r3, [r7, #4]
 8014a32:	68db      	ldr	r3, [r3, #12]
 8014a34:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8014a38:	687b      	ldr	r3, [r7, #4]
 8014a3a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8014a3c:	78fb      	ldrb	r3, [r7, #3]
 8014a3e:	2b01      	cmp	r3, #1
 8014a40:	d115      	bne.n	8014a6e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8014a42:	687b      	ldr	r3, [r7, #4]
 8014a44:	68db      	ldr	r3, [r3, #12]
 8014a46:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8014a4a:	687b      	ldr	r3, [r7, #4]
 8014a4c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8014a4e:	200a      	movs	r0, #10
 8014a50:	f7f1 feb6 	bl	80067c0 <HAL_Delay>
      ms += 10U;
 8014a54:	68fb      	ldr	r3, [r7, #12]
 8014a56:	330a      	adds	r3, #10
 8014a58:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8014a5a:	6878      	ldr	r0, [r7, #4]
 8014a5c:	f001 f93f 	bl	8015cde <USB_GetMode>
 8014a60:	4603      	mov	r3, r0
 8014a62:	2b01      	cmp	r3, #1
 8014a64:	d01e      	beq.n	8014aa4 <USB_SetCurrentMode+0x84>
 8014a66:	68fb      	ldr	r3, [r7, #12]
 8014a68:	2bc7      	cmp	r3, #199	@ 0xc7
 8014a6a:	d9f0      	bls.n	8014a4e <USB_SetCurrentMode+0x2e>
 8014a6c:	e01a      	b.n	8014aa4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8014a6e:	78fb      	ldrb	r3, [r7, #3]
 8014a70:	2b00      	cmp	r3, #0
 8014a72:	d115      	bne.n	8014aa0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8014a74:	687b      	ldr	r3, [r7, #4]
 8014a76:	68db      	ldr	r3, [r3, #12]
 8014a78:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8014a7c:	687b      	ldr	r3, [r7, #4]
 8014a7e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8014a80:	200a      	movs	r0, #10
 8014a82:	f7f1 fe9d 	bl	80067c0 <HAL_Delay>
      ms += 10U;
 8014a86:	68fb      	ldr	r3, [r7, #12]
 8014a88:	330a      	adds	r3, #10
 8014a8a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8014a8c:	6878      	ldr	r0, [r7, #4]
 8014a8e:	f001 f926 	bl	8015cde <USB_GetMode>
 8014a92:	4603      	mov	r3, r0
 8014a94:	2b00      	cmp	r3, #0
 8014a96:	d005      	beq.n	8014aa4 <USB_SetCurrentMode+0x84>
 8014a98:	68fb      	ldr	r3, [r7, #12]
 8014a9a:	2bc7      	cmp	r3, #199	@ 0xc7
 8014a9c:	d9f0      	bls.n	8014a80 <USB_SetCurrentMode+0x60>
 8014a9e:	e001      	b.n	8014aa4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8014aa0:	2301      	movs	r3, #1
 8014aa2:	e005      	b.n	8014ab0 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8014aa4:	68fb      	ldr	r3, [r7, #12]
 8014aa6:	2bc8      	cmp	r3, #200	@ 0xc8
 8014aa8:	d101      	bne.n	8014aae <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8014aaa:	2301      	movs	r3, #1
 8014aac:	e000      	b.n	8014ab0 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8014aae:	2300      	movs	r3, #0
}
 8014ab0:	4618      	mov	r0, r3
 8014ab2:	3710      	adds	r7, #16
 8014ab4:	46bd      	mov	sp, r7
 8014ab6:	bd80      	pop	{r7, pc}

08014ab8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8014ab8:	b084      	sub	sp, #16
 8014aba:	b580      	push	{r7, lr}
 8014abc:	b086      	sub	sp, #24
 8014abe:	af00      	add	r7, sp, #0
 8014ac0:	6078      	str	r0, [r7, #4]
 8014ac2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8014ac6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8014aca:	2300      	movs	r3, #0
 8014acc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014ace:	687b      	ldr	r3, [r7, #4]
 8014ad0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8014ad2:	2300      	movs	r3, #0
 8014ad4:	613b      	str	r3, [r7, #16]
 8014ad6:	e009      	b.n	8014aec <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8014ad8:	687a      	ldr	r2, [r7, #4]
 8014ada:	693b      	ldr	r3, [r7, #16]
 8014adc:	3340      	adds	r3, #64	@ 0x40
 8014ade:	009b      	lsls	r3, r3, #2
 8014ae0:	4413      	add	r3, r2
 8014ae2:	2200      	movs	r2, #0
 8014ae4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8014ae6:	693b      	ldr	r3, [r7, #16]
 8014ae8:	3301      	adds	r3, #1
 8014aea:	613b      	str	r3, [r7, #16]
 8014aec:	693b      	ldr	r3, [r7, #16]
 8014aee:	2b0e      	cmp	r3, #14
 8014af0:	d9f2      	bls.n	8014ad8 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8014af2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8014af6:	2b00      	cmp	r3, #0
 8014af8:	d11c      	bne.n	8014b34 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8014afa:	68fb      	ldr	r3, [r7, #12]
 8014afc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014b00:	685b      	ldr	r3, [r3, #4]
 8014b02:	68fa      	ldr	r2, [r7, #12]
 8014b04:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8014b08:	f043 0302 	orr.w	r3, r3, #2
 8014b0c:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8014b0e:	687b      	ldr	r3, [r7, #4]
 8014b10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014b12:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8014b16:	687b      	ldr	r3, [r7, #4]
 8014b18:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8014b1a:	687b      	ldr	r3, [r7, #4]
 8014b1c:	681b      	ldr	r3, [r3, #0]
 8014b1e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8014b22:	687b      	ldr	r3, [r7, #4]
 8014b24:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8014b26:	687b      	ldr	r3, [r7, #4]
 8014b28:	681b      	ldr	r3, [r3, #0]
 8014b2a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8014b2e:	687b      	ldr	r3, [r7, #4]
 8014b30:	601a      	str	r2, [r3, #0]
 8014b32:	e005      	b.n	8014b40 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8014b34:	687b      	ldr	r3, [r7, #4]
 8014b36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014b38:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8014b3c:	687b      	ldr	r3, [r7, #4]
 8014b3e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8014b40:	68fb      	ldr	r3, [r7, #12]
 8014b42:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8014b46:	461a      	mov	r2, r3
 8014b48:	2300      	movs	r3, #0
 8014b4a:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8014b4c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8014b50:	2b01      	cmp	r3, #1
 8014b52:	d10d      	bne.n	8014b70 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8014b54:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014b58:	2b00      	cmp	r3, #0
 8014b5a:	d104      	bne.n	8014b66 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8014b5c:	2100      	movs	r1, #0
 8014b5e:	6878      	ldr	r0, [r7, #4]
 8014b60:	f000 f968 	bl	8014e34 <USB_SetDevSpeed>
 8014b64:	e008      	b.n	8014b78 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8014b66:	2101      	movs	r1, #1
 8014b68:	6878      	ldr	r0, [r7, #4]
 8014b6a:	f000 f963 	bl	8014e34 <USB_SetDevSpeed>
 8014b6e:	e003      	b.n	8014b78 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8014b70:	2103      	movs	r1, #3
 8014b72:	6878      	ldr	r0, [r7, #4]
 8014b74:	f000 f95e 	bl	8014e34 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8014b78:	2110      	movs	r1, #16
 8014b7a:	6878      	ldr	r0, [r7, #4]
 8014b7c:	f000 f8fa 	bl	8014d74 <USB_FlushTxFifo>
 8014b80:	4603      	mov	r3, r0
 8014b82:	2b00      	cmp	r3, #0
 8014b84:	d001      	beq.n	8014b8a <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 8014b86:	2301      	movs	r3, #1
 8014b88:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8014b8a:	6878      	ldr	r0, [r7, #4]
 8014b8c:	f000 f924 	bl	8014dd8 <USB_FlushRxFifo>
 8014b90:	4603      	mov	r3, r0
 8014b92:	2b00      	cmp	r3, #0
 8014b94:	d001      	beq.n	8014b9a <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8014b96:	2301      	movs	r3, #1
 8014b98:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8014b9a:	68fb      	ldr	r3, [r7, #12]
 8014b9c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014ba0:	461a      	mov	r2, r3
 8014ba2:	2300      	movs	r3, #0
 8014ba4:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8014ba6:	68fb      	ldr	r3, [r7, #12]
 8014ba8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014bac:	461a      	mov	r2, r3
 8014bae:	2300      	movs	r3, #0
 8014bb0:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8014bb2:	68fb      	ldr	r3, [r7, #12]
 8014bb4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014bb8:	461a      	mov	r2, r3
 8014bba:	2300      	movs	r3, #0
 8014bbc:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8014bbe:	2300      	movs	r3, #0
 8014bc0:	613b      	str	r3, [r7, #16]
 8014bc2:	e043      	b.n	8014c4c <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8014bc4:	693b      	ldr	r3, [r7, #16]
 8014bc6:	015a      	lsls	r2, r3, #5
 8014bc8:	68fb      	ldr	r3, [r7, #12]
 8014bca:	4413      	add	r3, r2
 8014bcc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014bd0:	681b      	ldr	r3, [r3, #0]
 8014bd2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014bd6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014bda:	d118      	bne.n	8014c0e <USB_DevInit+0x156>
    {
      if (i == 0U)
 8014bdc:	693b      	ldr	r3, [r7, #16]
 8014bde:	2b00      	cmp	r3, #0
 8014be0:	d10a      	bne.n	8014bf8 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8014be2:	693b      	ldr	r3, [r7, #16]
 8014be4:	015a      	lsls	r2, r3, #5
 8014be6:	68fb      	ldr	r3, [r7, #12]
 8014be8:	4413      	add	r3, r2
 8014bea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014bee:	461a      	mov	r2, r3
 8014bf0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8014bf4:	6013      	str	r3, [r2, #0]
 8014bf6:	e013      	b.n	8014c20 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8014bf8:	693b      	ldr	r3, [r7, #16]
 8014bfa:	015a      	lsls	r2, r3, #5
 8014bfc:	68fb      	ldr	r3, [r7, #12]
 8014bfe:	4413      	add	r3, r2
 8014c00:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014c04:	461a      	mov	r2, r3
 8014c06:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8014c0a:	6013      	str	r3, [r2, #0]
 8014c0c:	e008      	b.n	8014c20 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8014c0e:	693b      	ldr	r3, [r7, #16]
 8014c10:	015a      	lsls	r2, r3, #5
 8014c12:	68fb      	ldr	r3, [r7, #12]
 8014c14:	4413      	add	r3, r2
 8014c16:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014c1a:	461a      	mov	r2, r3
 8014c1c:	2300      	movs	r3, #0
 8014c1e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8014c20:	693b      	ldr	r3, [r7, #16]
 8014c22:	015a      	lsls	r2, r3, #5
 8014c24:	68fb      	ldr	r3, [r7, #12]
 8014c26:	4413      	add	r3, r2
 8014c28:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014c2c:	461a      	mov	r2, r3
 8014c2e:	2300      	movs	r3, #0
 8014c30:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8014c32:	693b      	ldr	r3, [r7, #16]
 8014c34:	015a      	lsls	r2, r3, #5
 8014c36:	68fb      	ldr	r3, [r7, #12]
 8014c38:	4413      	add	r3, r2
 8014c3a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014c3e:	461a      	mov	r2, r3
 8014c40:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8014c44:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8014c46:	693b      	ldr	r3, [r7, #16]
 8014c48:	3301      	adds	r3, #1
 8014c4a:	613b      	str	r3, [r7, #16]
 8014c4c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8014c50:	461a      	mov	r2, r3
 8014c52:	693b      	ldr	r3, [r7, #16]
 8014c54:	4293      	cmp	r3, r2
 8014c56:	d3b5      	bcc.n	8014bc4 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8014c58:	2300      	movs	r3, #0
 8014c5a:	613b      	str	r3, [r7, #16]
 8014c5c:	e043      	b.n	8014ce6 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8014c5e:	693b      	ldr	r3, [r7, #16]
 8014c60:	015a      	lsls	r2, r3, #5
 8014c62:	68fb      	ldr	r3, [r7, #12]
 8014c64:	4413      	add	r3, r2
 8014c66:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014c6a:	681b      	ldr	r3, [r3, #0]
 8014c6c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014c70:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014c74:	d118      	bne.n	8014ca8 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8014c76:	693b      	ldr	r3, [r7, #16]
 8014c78:	2b00      	cmp	r3, #0
 8014c7a:	d10a      	bne.n	8014c92 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8014c7c:	693b      	ldr	r3, [r7, #16]
 8014c7e:	015a      	lsls	r2, r3, #5
 8014c80:	68fb      	ldr	r3, [r7, #12]
 8014c82:	4413      	add	r3, r2
 8014c84:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014c88:	461a      	mov	r2, r3
 8014c8a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8014c8e:	6013      	str	r3, [r2, #0]
 8014c90:	e013      	b.n	8014cba <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8014c92:	693b      	ldr	r3, [r7, #16]
 8014c94:	015a      	lsls	r2, r3, #5
 8014c96:	68fb      	ldr	r3, [r7, #12]
 8014c98:	4413      	add	r3, r2
 8014c9a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014c9e:	461a      	mov	r2, r3
 8014ca0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8014ca4:	6013      	str	r3, [r2, #0]
 8014ca6:	e008      	b.n	8014cba <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8014ca8:	693b      	ldr	r3, [r7, #16]
 8014caa:	015a      	lsls	r2, r3, #5
 8014cac:	68fb      	ldr	r3, [r7, #12]
 8014cae:	4413      	add	r3, r2
 8014cb0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014cb4:	461a      	mov	r2, r3
 8014cb6:	2300      	movs	r3, #0
 8014cb8:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8014cba:	693b      	ldr	r3, [r7, #16]
 8014cbc:	015a      	lsls	r2, r3, #5
 8014cbe:	68fb      	ldr	r3, [r7, #12]
 8014cc0:	4413      	add	r3, r2
 8014cc2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014cc6:	461a      	mov	r2, r3
 8014cc8:	2300      	movs	r3, #0
 8014cca:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8014ccc:	693b      	ldr	r3, [r7, #16]
 8014cce:	015a      	lsls	r2, r3, #5
 8014cd0:	68fb      	ldr	r3, [r7, #12]
 8014cd2:	4413      	add	r3, r2
 8014cd4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014cd8:	461a      	mov	r2, r3
 8014cda:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8014cde:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8014ce0:	693b      	ldr	r3, [r7, #16]
 8014ce2:	3301      	adds	r3, #1
 8014ce4:	613b      	str	r3, [r7, #16]
 8014ce6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8014cea:	461a      	mov	r2, r3
 8014cec:	693b      	ldr	r3, [r7, #16]
 8014cee:	4293      	cmp	r3, r2
 8014cf0:	d3b5      	bcc.n	8014c5e <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8014cf2:	68fb      	ldr	r3, [r7, #12]
 8014cf4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014cf8:	691b      	ldr	r3, [r3, #16]
 8014cfa:	68fa      	ldr	r2, [r7, #12]
 8014cfc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8014d00:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8014d04:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8014d06:	687b      	ldr	r3, [r7, #4]
 8014d08:	2200      	movs	r2, #0
 8014d0a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8014d0c:	687b      	ldr	r3, [r7, #4]
 8014d0e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8014d12:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8014d14:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8014d18:	2b00      	cmp	r3, #0
 8014d1a:	d105      	bne.n	8014d28 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8014d1c:	687b      	ldr	r3, [r7, #4]
 8014d1e:	699b      	ldr	r3, [r3, #24]
 8014d20:	f043 0210 	orr.w	r2, r3, #16
 8014d24:	687b      	ldr	r3, [r7, #4]
 8014d26:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8014d28:	687b      	ldr	r3, [r7, #4]
 8014d2a:	699a      	ldr	r2, [r3, #24]
 8014d2c:	4b0f      	ldr	r3, [pc, #60]	@ (8014d6c <USB_DevInit+0x2b4>)
 8014d2e:	4313      	orrs	r3, r2
 8014d30:	687a      	ldr	r2, [r7, #4]
 8014d32:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8014d34:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8014d38:	2b00      	cmp	r3, #0
 8014d3a:	d005      	beq.n	8014d48 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8014d3c:	687b      	ldr	r3, [r7, #4]
 8014d3e:	699b      	ldr	r3, [r3, #24]
 8014d40:	f043 0208 	orr.w	r2, r3, #8
 8014d44:	687b      	ldr	r3, [r7, #4]
 8014d46:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8014d48:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8014d4c:	2b01      	cmp	r3, #1
 8014d4e:	d105      	bne.n	8014d5c <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8014d50:	687b      	ldr	r3, [r7, #4]
 8014d52:	699a      	ldr	r2, [r3, #24]
 8014d54:	4b06      	ldr	r3, [pc, #24]	@ (8014d70 <USB_DevInit+0x2b8>)
 8014d56:	4313      	orrs	r3, r2
 8014d58:	687a      	ldr	r2, [r7, #4]
 8014d5a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8014d5c:	7dfb      	ldrb	r3, [r7, #23]
}
 8014d5e:	4618      	mov	r0, r3
 8014d60:	3718      	adds	r7, #24
 8014d62:	46bd      	mov	sp, r7
 8014d64:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8014d68:	b004      	add	sp, #16
 8014d6a:	4770      	bx	lr
 8014d6c:	803c3800 	.word	0x803c3800
 8014d70:	40000004 	.word	0x40000004

08014d74 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8014d74:	b480      	push	{r7}
 8014d76:	b085      	sub	sp, #20
 8014d78:	af00      	add	r7, sp, #0
 8014d7a:	6078      	str	r0, [r7, #4]
 8014d7c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8014d7e:	2300      	movs	r3, #0
 8014d80:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8014d82:	68fb      	ldr	r3, [r7, #12]
 8014d84:	3301      	adds	r3, #1
 8014d86:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8014d88:	68fb      	ldr	r3, [r7, #12]
 8014d8a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8014d8e:	d901      	bls.n	8014d94 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8014d90:	2303      	movs	r3, #3
 8014d92:	e01b      	b.n	8014dcc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8014d94:	687b      	ldr	r3, [r7, #4]
 8014d96:	691b      	ldr	r3, [r3, #16]
 8014d98:	2b00      	cmp	r3, #0
 8014d9a:	daf2      	bge.n	8014d82 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8014d9c:	2300      	movs	r3, #0
 8014d9e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8014da0:	683b      	ldr	r3, [r7, #0]
 8014da2:	019b      	lsls	r3, r3, #6
 8014da4:	f043 0220 	orr.w	r2, r3, #32
 8014da8:	687b      	ldr	r3, [r7, #4]
 8014daa:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8014dac:	68fb      	ldr	r3, [r7, #12]
 8014dae:	3301      	adds	r3, #1
 8014db0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8014db2:	68fb      	ldr	r3, [r7, #12]
 8014db4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8014db8:	d901      	bls.n	8014dbe <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8014dba:	2303      	movs	r3, #3
 8014dbc:	e006      	b.n	8014dcc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8014dbe:	687b      	ldr	r3, [r7, #4]
 8014dc0:	691b      	ldr	r3, [r3, #16]
 8014dc2:	f003 0320 	and.w	r3, r3, #32
 8014dc6:	2b20      	cmp	r3, #32
 8014dc8:	d0f0      	beq.n	8014dac <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8014dca:	2300      	movs	r3, #0
}
 8014dcc:	4618      	mov	r0, r3
 8014dce:	3714      	adds	r7, #20
 8014dd0:	46bd      	mov	sp, r7
 8014dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014dd6:	4770      	bx	lr

08014dd8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8014dd8:	b480      	push	{r7}
 8014dda:	b085      	sub	sp, #20
 8014ddc:	af00      	add	r7, sp, #0
 8014dde:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8014de0:	2300      	movs	r3, #0
 8014de2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8014de4:	68fb      	ldr	r3, [r7, #12]
 8014de6:	3301      	adds	r3, #1
 8014de8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8014dea:	68fb      	ldr	r3, [r7, #12]
 8014dec:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8014df0:	d901      	bls.n	8014df6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8014df2:	2303      	movs	r3, #3
 8014df4:	e018      	b.n	8014e28 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8014df6:	687b      	ldr	r3, [r7, #4]
 8014df8:	691b      	ldr	r3, [r3, #16]
 8014dfa:	2b00      	cmp	r3, #0
 8014dfc:	daf2      	bge.n	8014de4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8014dfe:	2300      	movs	r3, #0
 8014e00:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8014e02:	687b      	ldr	r3, [r7, #4]
 8014e04:	2210      	movs	r2, #16
 8014e06:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8014e08:	68fb      	ldr	r3, [r7, #12]
 8014e0a:	3301      	adds	r3, #1
 8014e0c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8014e0e:	68fb      	ldr	r3, [r7, #12]
 8014e10:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8014e14:	d901      	bls.n	8014e1a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8014e16:	2303      	movs	r3, #3
 8014e18:	e006      	b.n	8014e28 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8014e1a:	687b      	ldr	r3, [r7, #4]
 8014e1c:	691b      	ldr	r3, [r3, #16]
 8014e1e:	f003 0310 	and.w	r3, r3, #16
 8014e22:	2b10      	cmp	r3, #16
 8014e24:	d0f0      	beq.n	8014e08 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8014e26:	2300      	movs	r3, #0
}
 8014e28:	4618      	mov	r0, r3
 8014e2a:	3714      	adds	r7, #20
 8014e2c:	46bd      	mov	sp, r7
 8014e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e32:	4770      	bx	lr

08014e34 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8014e34:	b480      	push	{r7}
 8014e36:	b085      	sub	sp, #20
 8014e38:	af00      	add	r7, sp, #0
 8014e3a:	6078      	str	r0, [r7, #4]
 8014e3c:	460b      	mov	r3, r1
 8014e3e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014e40:	687b      	ldr	r3, [r7, #4]
 8014e42:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8014e44:	68fb      	ldr	r3, [r7, #12]
 8014e46:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014e4a:	681a      	ldr	r2, [r3, #0]
 8014e4c:	78fb      	ldrb	r3, [r7, #3]
 8014e4e:	68f9      	ldr	r1, [r7, #12]
 8014e50:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8014e54:	4313      	orrs	r3, r2
 8014e56:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8014e58:	2300      	movs	r3, #0
}
 8014e5a:	4618      	mov	r0, r3
 8014e5c:	3714      	adds	r7, #20
 8014e5e:	46bd      	mov	sp, r7
 8014e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e64:	4770      	bx	lr

08014e66 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8014e66:	b480      	push	{r7}
 8014e68:	b087      	sub	sp, #28
 8014e6a:	af00      	add	r7, sp, #0
 8014e6c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014e6e:	687b      	ldr	r3, [r7, #4]
 8014e70:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8014e72:	693b      	ldr	r3, [r7, #16]
 8014e74:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014e78:	689b      	ldr	r3, [r3, #8]
 8014e7a:	f003 0306 	and.w	r3, r3, #6
 8014e7e:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8014e80:	68fb      	ldr	r3, [r7, #12]
 8014e82:	2b00      	cmp	r3, #0
 8014e84:	d102      	bne.n	8014e8c <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8014e86:	2300      	movs	r3, #0
 8014e88:	75fb      	strb	r3, [r7, #23]
 8014e8a:	e00a      	b.n	8014ea2 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8014e8c:	68fb      	ldr	r3, [r7, #12]
 8014e8e:	2b02      	cmp	r3, #2
 8014e90:	d002      	beq.n	8014e98 <USB_GetDevSpeed+0x32>
 8014e92:	68fb      	ldr	r3, [r7, #12]
 8014e94:	2b06      	cmp	r3, #6
 8014e96:	d102      	bne.n	8014e9e <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8014e98:	2302      	movs	r3, #2
 8014e9a:	75fb      	strb	r3, [r7, #23]
 8014e9c:	e001      	b.n	8014ea2 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8014e9e:	230f      	movs	r3, #15
 8014ea0:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8014ea2:	7dfb      	ldrb	r3, [r7, #23]
}
 8014ea4:	4618      	mov	r0, r3
 8014ea6:	371c      	adds	r7, #28
 8014ea8:	46bd      	mov	sp, r7
 8014eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014eae:	4770      	bx	lr

08014eb0 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8014eb0:	b480      	push	{r7}
 8014eb2:	b085      	sub	sp, #20
 8014eb4:	af00      	add	r7, sp, #0
 8014eb6:	6078      	str	r0, [r7, #4]
 8014eb8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014eba:	687b      	ldr	r3, [r7, #4]
 8014ebc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8014ebe:	683b      	ldr	r3, [r7, #0]
 8014ec0:	781b      	ldrb	r3, [r3, #0]
 8014ec2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8014ec4:	683b      	ldr	r3, [r7, #0]
 8014ec6:	785b      	ldrb	r3, [r3, #1]
 8014ec8:	2b01      	cmp	r3, #1
 8014eca:	d139      	bne.n	8014f40 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8014ecc:	68fb      	ldr	r3, [r7, #12]
 8014ece:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014ed2:	69da      	ldr	r2, [r3, #28]
 8014ed4:	683b      	ldr	r3, [r7, #0]
 8014ed6:	781b      	ldrb	r3, [r3, #0]
 8014ed8:	f003 030f 	and.w	r3, r3, #15
 8014edc:	2101      	movs	r1, #1
 8014ede:	fa01 f303 	lsl.w	r3, r1, r3
 8014ee2:	b29b      	uxth	r3, r3
 8014ee4:	68f9      	ldr	r1, [r7, #12]
 8014ee6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8014eea:	4313      	orrs	r3, r2
 8014eec:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8014eee:	68bb      	ldr	r3, [r7, #8]
 8014ef0:	015a      	lsls	r2, r3, #5
 8014ef2:	68fb      	ldr	r3, [r7, #12]
 8014ef4:	4413      	add	r3, r2
 8014ef6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014efa:	681b      	ldr	r3, [r3, #0]
 8014efc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8014f00:	2b00      	cmp	r3, #0
 8014f02:	d153      	bne.n	8014fac <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8014f04:	68bb      	ldr	r3, [r7, #8]
 8014f06:	015a      	lsls	r2, r3, #5
 8014f08:	68fb      	ldr	r3, [r7, #12]
 8014f0a:	4413      	add	r3, r2
 8014f0c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014f10:	681a      	ldr	r2, [r3, #0]
 8014f12:	683b      	ldr	r3, [r7, #0]
 8014f14:	689b      	ldr	r3, [r3, #8]
 8014f16:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8014f1a:	683b      	ldr	r3, [r7, #0]
 8014f1c:	791b      	ldrb	r3, [r3, #4]
 8014f1e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8014f20:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8014f22:	68bb      	ldr	r3, [r7, #8]
 8014f24:	059b      	lsls	r3, r3, #22
 8014f26:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8014f28:	431a      	orrs	r2, r3
 8014f2a:	68bb      	ldr	r3, [r7, #8]
 8014f2c:	0159      	lsls	r1, r3, #5
 8014f2e:	68fb      	ldr	r3, [r7, #12]
 8014f30:	440b      	add	r3, r1
 8014f32:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014f36:	4619      	mov	r1, r3
 8014f38:	4b20      	ldr	r3, [pc, #128]	@ (8014fbc <USB_ActivateEndpoint+0x10c>)
 8014f3a:	4313      	orrs	r3, r2
 8014f3c:	600b      	str	r3, [r1, #0]
 8014f3e:	e035      	b.n	8014fac <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8014f40:	68fb      	ldr	r3, [r7, #12]
 8014f42:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014f46:	69da      	ldr	r2, [r3, #28]
 8014f48:	683b      	ldr	r3, [r7, #0]
 8014f4a:	781b      	ldrb	r3, [r3, #0]
 8014f4c:	f003 030f 	and.w	r3, r3, #15
 8014f50:	2101      	movs	r1, #1
 8014f52:	fa01 f303 	lsl.w	r3, r1, r3
 8014f56:	041b      	lsls	r3, r3, #16
 8014f58:	68f9      	ldr	r1, [r7, #12]
 8014f5a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8014f5e:	4313      	orrs	r3, r2
 8014f60:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8014f62:	68bb      	ldr	r3, [r7, #8]
 8014f64:	015a      	lsls	r2, r3, #5
 8014f66:	68fb      	ldr	r3, [r7, #12]
 8014f68:	4413      	add	r3, r2
 8014f6a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014f6e:	681b      	ldr	r3, [r3, #0]
 8014f70:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8014f74:	2b00      	cmp	r3, #0
 8014f76:	d119      	bne.n	8014fac <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8014f78:	68bb      	ldr	r3, [r7, #8]
 8014f7a:	015a      	lsls	r2, r3, #5
 8014f7c:	68fb      	ldr	r3, [r7, #12]
 8014f7e:	4413      	add	r3, r2
 8014f80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014f84:	681a      	ldr	r2, [r3, #0]
 8014f86:	683b      	ldr	r3, [r7, #0]
 8014f88:	689b      	ldr	r3, [r3, #8]
 8014f8a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8014f8e:	683b      	ldr	r3, [r7, #0]
 8014f90:	791b      	ldrb	r3, [r3, #4]
 8014f92:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8014f94:	430b      	orrs	r3, r1
 8014f96:	431a      	orrs	r2, r3
 8014f98:	68bb      	ldr	r3, [r7, #8]
 8014f9a:	0159      	lsls	r1, r3, #5
 8014f9c:	68fb      	ldr	r3, [r7, #12]
 8014f9e:	440b      	add	r3, r1
 8014fa0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014fa4:	4619      	mov	r1, r3
 8014fa6:	4b05      	ldr	r3, [pc, #20]	@ (8014fbc <USB_ActivateEndpoint+0x10c>)
 8014fa8:	4313      	orrs	r3, r2
 8014faa:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8014fac:	2300      	movs	r3, #0
}
 8014fae:	4618      	mov	r0, r3
 8014fb0:	3714      	adds	r7, #20
 8014fb2:	46bd      	mov	sp, r7
 8014fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014fb8:	4770      	bx	lr
 8014fba:	bf00      	nop
 8014fbc:	10008000 	.word	0x10008000

08014fc0 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8014fc0:	b480      	push	{r7}
 8014fc2:	b085      	sub	sp, #20
 8014fc4:	af00      	add	r7, sp, #0
 8014fc6:	6078      	str	r0, [r7, #4]
 8014fc8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014fca:	687b      	ldr	r3, [r7, #4]
 8014fcc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8014fce:	683b      	ldr	r3, [r7, #0]
 8014fd0:	781b      	ldrb	r3, [r3, #0]
 8014fd2:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8014fd4:	683b      	ldr	r3, [r7, #0]
 8014fd6:	785b      	ldrb	r3, [r3, #1]
 8014fd8:	2b01      	cmp	r3, #1
 8014fda:	d161      	bne.n	80150a0 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8014fdc:	68bb      	ldr	r3, [r7, #8]
 8014fde:	015a      	lsls	r2, r3, #5
 8014fe0:	68fb      	ldr	r3, [r7, #12]
 8014fe2:	4413      	add	r3, r2
 8014fe4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014fe8:	681b      	ldr	r3, [r3, #0]
 8014fea:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014fee:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014ff2:	d11f      	bne.n	8015034 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8014ff4:	68bb      	ldr	r3, [r7, #8]
 8014ff6:	015a      	lsls	r2, r3, #5
 8014ff8:	68fb      	ldr	r3, [r7, #12]
 8014ffa:	4413      	add	r3, r2
 8014ffc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015000:	681b      	ldr	r3, [r3, #0]
 8015002:	68ba      	ldr	r2, [r7, #8]
 8015004:	0151      	lsls	r1, r2, #5
 8015006:	68fa      	ldr	r2, [r7, #12]
 8015008:	440a      	add	r2, r1
 801500a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801500e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8015012:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8015014:	68bb      	ldr	r3, [r7, #8]
 8015016:	015a      	lsls	r2, r3, #5
 8015018:	68fb      	ldr	r3, [r7, #12]
 801501a:	4413      	add	r3, r2
 801501c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015020:	681b      	ldr	r3, [r3, #0]
 8015022:	68ba      	ldr	r2, [r7, #8]
 8015024:	0151      	lsls	r1, r2, #5
 8015026:	68fa      	ldr	r2, [r7, #12]
 8015028:	440a      	add	r2, r1
 801502a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801502e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8015032:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8015034:	68fb      	ldr	r3, [r7, #12]
 8015036:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801503a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 801503c:	683b      	ldr	r3, [r7, #0]
 801503e:	781b      	ldrb	r3, [r3, #0]
 8015040:	f003 030f 	and.w	r3, r3, #15
 8015044:	2101      	movs	r1, #1
 8015046:	fa01 f303 	lsl.w	r3, r1, r3
 801504a:	b29b      	uxth	r3, r3
 801504c:	43db      	mvns	r3, r3
 801504e:	68f9      	ldr	r1, [r7, #12]
 8015050:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8015054:	4013      	ands	r3, r2
 8015056:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8015058:	68fb      	ldr	r3, [r7, #12]
 801505a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801505e:	69da      	ldr	r2, [r3, #28]
 8015060:	683b      	ldr	r3, [r7, #0]
 8015062:	781b      	ldrb	r3, [r3, #0]
 8015064:	f003 030f 	and.w	r3, r3, #15
 8015068:	2101      	movs	r1, #1
 801506a:	fa01 f303 	lsl.w	r3, r1, r3
 801506e:	b29b      	uxth	r3, r3
 8015070:	43db      	mvns	r3, r3
 8015072:	68f9      	ldr	r1, [r7, #12]
 8015074:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8015078:	4013      	ands	r3, r2
 801507a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 801507c:	68bb      	ldr	r3, [r7, #8]
 801507e:	015a      	lsls	r2, r3, #5
 8015080:	68fb      	ldr	r3, [r7, #12]
 8015082:	4413      	add	r3, r2
 8015084:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015088:	681a      	ldr	r2, [r3, #0]
 801508a:	68bb      	ldr	r3, [r7, #8]
 801508c:	0159      	lsls	r1, r3, #5
 801508e:	68fb      	ldr	r3, [r7, #12]
 8015090:	440b      	add	r3, r1
 8015092:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015096:	4619      	mov	r1, r3
 8015098:	4b35      	ldr	r3, [pc, #212]	@ (8015170 <USB_DeactivateEndpoint+0x1b0>)
 801509a:	4013      	ands	r3, r2
 801509c:	600b      	str	r3, [r1, #0]
 801509e:	e060      	b.n	8015162 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80150a0:	68bb      	ldr	r3, [r7, #8]
 80150a2:	015a      	lsls	r2, r3, #5
 80150a4:	68fb      	ldr	r3, [r7, #12]
 80150a6:	4413      	add	r3, r2
 80150a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80150ac:	681b      	ldr	r3, [r3, #0]
 80150ae:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80150b2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80150b6:	d11f      	bne.n	80150f8 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80150b8:	68bb      	ldr	r3, [r7, #8]
 80150ba:	015a      	lsls	r2, r3, #5
 80150bc:	68fb      	ldr	r3, [r7, #12]
 80150be:	4413      	add	r3, r2
 80150c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80150c4:	681b      	ldr	r3, [r3, #0]
 80150c6:	68ba      	ldr	r2, [r7, #8]
 80150c8:	0151      	lsls	r1, r2, #5
 80150ca:	68fa      	ldr	r2, [r7, #12]
 80150cc:	440a      	add	r2, r1
 80150ce:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80150d2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80150d6:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80150d8:	68bb      	ldr	r3, [r7, #8]
 80150da:	015a      	lsls	r2, r3, #5
 80150dc:	68fb      	ldr	r3, [r7, #12]
 80150de:	4413      	add	r3, r2
 80150e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80150e4:	681b      	ldr	r3, [r3, #0]
 80150e6:	68ba      	ldr	r2, [r7, #8]
 80150e8:	0151      	lsls	r1, r2, #5
 80150ea:	68fa      	ldr	r2, [r7, #12]
 80150ec:	440a      	add	r2, r1
 80150ee:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80150f2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80150f6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80150f8:	68fb      	ldr	r3, [r7, #12]
 80150fa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80150fe:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8015100:	683b      	ldr	r3, [r7, #0]
 8015102:	781b      	ldrb	r3, [r3, #0]
 8015104:	f003 030f 	and.w	r3, r3, #15
 8015108:	2101      	movs	r1, #1
 801510a:	fa01 f303 	lsl.w	r3, r1, r3
 801510e:	041b      	lsls	r3, r3, #16
 8015110:	43db      	mvns	r3, r3
 8015112:	68f9      	ldr	r1, [r7, #12]
 8015114:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8015118:	4013      	ands	r3, r2
 801511a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 801511c:	68fb      	ldr	r3, [r7, #12]
 801511e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015122:	69da      	ldr	r2, [r3, #28]
 8015124:	683b      	ldr	r3, [r7, #0]
 8015126:	781b      	ldrb	r3, [r3, #0]
 8015128:	f003 030f 	and.w	r3, r3, #15
 801512c:	2101      	movs	r1, #1
 801512e:	fa01 f303 	lsl.w	r3, r1, r3
 8015132:	041b      	lsls	r3, r3, #16
 8015134:	43db      	mvns	r3, r3
 8015136:	68f9      	ldr	r1, [r7, #12]
 8015138:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 801513c:	4013      	ands	r3, r2
 801513e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8015140:	68bb      	ldr	r3, [r7, #8]
 8015142:	015a      	lsls	r2, r3, #5
 8015144:	68fb      	ldr	r3, [r7, #12]
 8015146:	4413      	add	r3, r2
 8015148:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801514c:	681a      	ldr	r2, [r3, #0]
 801514e:	68bb      	ldr	r3, [r7, #8]
 8015150:	0159      	lsls	r1, r3, #5
 8015152:	68fb      	ldr	r3, [r7, #12]
 8015154:	440b      	add	r3, r1
 8015156:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801515a:	4619      	mov	r1, r3
 801515c:	4b05      	ldr	r3, [pc, #20]	@ (8015174 <USB_DeactivateEndpoint+0x1b4>)
 801515e:	4013      	ands	r3, r2
 8015160:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8015162:	2300      	movs	r3, #0
}
 8015164:	4618      	mov	r0, r3
 8015166:	3714      	adds	r7, #20
 8015168:	46bd      	mov	sp, r7
 801516a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801516e:	4770      	bx	lr
 8015170:	ec337800 	.word	0xec337800
 8015174:	eff37800 	.word	0xeff37800

08015178 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8015178:	b580      	push	{r7, lr}
 801517a:	b08a      	sub	sp, #40	@ 0x28
 801517c:	af02      	add	r7, sp, #8
 801517e:	60f8      	str	r0, [r7, #12]
 8015180:	60b9      	str	r1, [r7, #8]
 8015182:	4613      	mov	r3, r2
 8015184:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015186:	68fb      	ldr	r3, [r7, #12]
 8015188:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 801518a:	68bb      	ldr	r3, [r7, #8]
 801518c:	781b      	ldrb	r3, [r3, #0]
 801518e:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8015190:	68bb      	ldr	r3, [r7, #8]
 8015192:	785b      	ldrb	r3, [r3, #1]
 8015194:	2b01      	cmp	r3, #1
 8015196:	f040 8185 	bne.w	80154a4 <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 801519a:	68bb      	ldr	r3, [r7, #8]
 801519c:	691b      	ldr	r3, [r3, #16]
 801519e:	2b00      	cmp	r3, #0
 80151a0:	d132      	bne.n	8015208 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80151a2:	69bb      	ldr	r3, [r7, #24]
 80151a4:	015a      	lsls	r2, r3, #5
 80151a6:	69fb      	ldr	r3, [r7, #28]
 80151a8:	4413      	add	r3, r2
 80151aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80151ae:	691a      	ldr	r2, [r3, #16]
 80151b0:	69bb      	ldr	r3, [r7, #24]
 80151b2:	0159      	lsls	r1, r3, #5
 80151b4:	69fb      	ldr	r3, [r7, #28]
 80151b6:	440b      	add	r3, r1
 80151b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80151bc:	4619      	mov	r1, r3
 80151be:	4ba7      	ldr	r3, [pc, #668]	@ (801545c <USB_EPStartXfer+0x2e4>)
 80151c0:	4013      	ands	r3, r2
 80151c2:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80151c4:	69bb      	ldr	r3, [r7, #24]
 80151c6:	015a      	lsls	r2, r3, #5
 80151c8:	69fb      	ldr	r3, [r7, #28]
 80151ca:	4413      	add	r3, r2
 80151cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80151d0:	691b      	ldr	r3, [r3, #16]
 80151d2:	69ba      	ldr	r2, [r7, #24]
 80151d4:	0151      	lsls	r1, r2, #5
 80151d6:	69fa      	ldr	r2, [r7, #28]
 80151d8:	440a      	add	r2, r1
 80151da:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80151de:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80151e2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80151e4:	69bb      	ldr	r3, [r7, #24]
 80151e6:	015a      	lsls	r2, r3, #5
 80151e8:	69fb      	ldr	r3, [r7, #28]
 80151ea:	4413      	add	r3, r2
 80151ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80151f0:	691a      	ldr	r2, [r3, #16]
 80151f2:	69bb      	ldr	r3, [r7, #24]
 80151f4:	0159      	lsls	r1, r3, #5
 80151f6:	69fb      	ldr	r3, [r7, #28]
 80151f8:	440b      	add	r3, r1
 80151fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80151fe:	4619      	mov	r1, r3
 8015200:	4b97      	ldr	r3, [pc, #604]	@ (8015460 <USB_EPStartXfer+0x2e8>)
 8015202:	4013      	ands	r3, r2
 8015204:	610b      	str	r3, [r1, #16]
 8015206:	e097      	b.n	8015338 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8015208:	69bb      	ldr	r3, [r7, #24]
 801520a:	015a      	lsls	r2, r3, #5
 801520c:	69fb      	ldr	r3, [r7, #28]
 801520e:	4413      	add	r3, r2
 8015210:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015214:	691a      	ldr	r2, [r3, #16]
 8015216:	69bb      	ldr	r3, [r7, #24]
 8015218:	0159      	lsls	r1, r3, #5
 801521a:	69fb      	ldr	r3, [r7, #28]
 801521c:	440b      	add	r3, r1
 801521e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015222:	4619      	mov	r1, r3
 8015224:	4b8e      	ldr	r3, [pc, #568]	@ (8015460 <USB_EPStartXfer+0x2e8>)
 8015226:	4013      	ands	r3, r2
 8015228:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 801522a:	69bb      	ldr	r3, [r7, #24]
 801522c:	015a      	lsls	r2, r3, #5
 801522e:	69fb      	ldr	r3, [r7, #28]
 8015230:	4413      	add	r3, r2
 8015232:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015236:	691a      	ldr	r2, [r3, #16]
 8015238:	69bb      	ldr	r3, [r7, #24]
 801523a:	0159      	lsls	r1, r3, #5
 801523c:	69fb      	ldr	r3, [r7, #28]
 801523e:	440b      	add	r3, r1
 8015240:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015244:	4619      	mov	r1, r3
 8015246:	4b85      	ldr	r3, [pc, #532]	@ (801545c <USB_EPStartXfer+0x2e4>)
 8015248:	4013      	ands	r3, r2
 801524a:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 801524c:	69bb      	ldr	r3, [r7, #24]
 801524e:	2b00      	cmp	r3, #0
 8015250:	d11a      	bne.n	8015288 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8015252:	68bb      	ldr	r3, [r7, #8]
 8015254:	691a      	ldr	r2, [r3, #16]
 8015256:	68bb      	ldr	r3, [r7, #8]
 8015258:	689b      	ldr	r3, [r3, #8]
 801525a:	429a      	cmp	r2, r3
 801525c:	d903      	bls.n	8015266 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 801525e:	68bb      	ldr	r3, [r7, #8]
 8015260:	689a      	ldr	r2, [r3, #8]
 8015262:	68bb      	ldr	r3, [r7, #8]
 8015264:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8015266:	69bb      	ldr	r3, [r7, #24]
 8015268:	015a      	lsls	r2, r3, #5
 801526a:	69fb      	ldr	r3, [r7, #28]
 801526c:	4413      	add	r3, r2
 801526e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015272:	691b      	ldr	r3, [r3, #16]
 8015274:	69ba      	ldr	r2, [r7, #24]
 8015276:	0151      	lsls	r1, r2, #5
 8015278:	69fa      	ldr	r2, [r7, #28]
 801527a:	440a      	add	r2, r1
 801527c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015280:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8015284:	6113      	str	r3, [r2, #16]
 8015286:	e044      	b.n	8015312 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8015288:	68bb      	ldr	r3, [r7, #8]
 801528a:	691a      	ldr	r2, [r3, #16]
 801528c:	68bb      	ldr	r3, [r7, #8]
 801528e:	689b      	ldr	r3, [r3, #8]
 8015290:	4413      	add	r3, r2
 8015292:	1e5a      	subs	r2, r3, #1
 8015294:	68bb      	ldr	r3, [r7, #8]
 8015296:	689b      	ldr	r3, [r3, #8]
 8015298:	fbb2 f3f3 	udiv	r3, r2, r3
 801529c:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 801529e:	69bb      	ldr	r3, [r7, #24]
 80152a0:	015a      	lsls	r2, r3, #5
 80152a2:	69fb      	ldr	r3, [r7, #28]
 80152a4:	4413      	add	r3, r2
 80152a6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80152aa:	691a      	ldr	r2, [r3, #16]
 80152ac:	8afb      	ldrh	r3, [r7, #22]
 80152ae:	04d9      	lsls	r1, r3, #19
 80152b0:	4b6c      	ldr	r3, [pc, #432]	@ (8015464 <USB_EPStartXfer+0x2ec>)
 80152b2:	400b      	ands	r3, r1
 80152b4:	69b9      	ldr	r1, [r7, #24]
 80152b6:	0148      	lsls	r0, r1, #5
 80152b8:	69f9      	ldr	r1, [r7, #28]
 80152ba:	4401      	add	r1, r0
 80152bc:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80152c0:	4313      	orrs	r3, r2
 80152c2:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 80152c4:	68bb      	ldr	r3, [r7, #8]
 80152c6:	791b      	ldrb	r3, [r3, #4]
 80152c8:	2b01      	cmp	r3, #1
 80152ca:	d122      	bne.n	8015312 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80152cc:	69bb      	ldr	r3, [r7, #24]
 80152ce:	015a      	lsls	r2, r3, #5
 80152d0:	69fb      	ldr	r3, [r7, #28]
 80152d2:	4413      	add	r3, r2
 80152d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80152d8:	691b      	ldr	r3, [r3, #16]
 80152da:	69ba      	ldr	r2, [r7, #24]
 80152dc:	0151      	lsls	r1, r2, #5
 80152de:	69fa      	ldr	r2, [r7, #28]
 80152e0:	440a      	add	r2, r1
 80152e2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80152e6:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 80152ea:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 80152ec:	69bb      	ldr	r3, [r7, #24]
 80152ee:	015a      	lsls	r2, r3, #5
 80152f0:	69fb      	ldr	r3, [r7, #28]
 80152f2:	4413      	add	r3, r2
 80152f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80152f8:	691a      	ldr	r2, [r3, #16]
 80152fa:	8afb      	ldrh	r3, [r7, #22]
 80152fc:	075b      	lsls	r3, r3, #29
 80152fe:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8015302:	69b9      	ldr	r1, [r7, #24]
 8015304:	0148      	lsls	r0, r1, #5
 8015306:	69f9      	ldr	r1, [r7, #28]
 8015308:	4401      	add	r1, r0
 801530a:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 801530e:	4313      	orrs	r3, r2
 8015310:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8015312:	69bb      	ldr	r3, [r7, #24]
 8015314:	015a      	lsls	r2, r3, #5
 8015316:	69fb      	ldr	r3, [r7, #28]
 8015318:	4413      	add	r3, r2
 801531a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801531e:	691a      	ldr	r2, [r3, #16]
 8015320:	68bb      	ldr	r3, [r7, #8]
 8015322:	691b      	ldr	r3, [r3, #16]
 8015324:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8015328:	69b9      	ldr	r1, [r7, #24]
 801532a:	0148      	lsls	r0, r1, #5
 801532c:	69f9      	ldr	r1, [r7, #28]
 801532e:	4401      	add	r1, r0
 8015330:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8015334:	4313      	orrs	r3, r2
 8015336:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8015338:	79fb      	ldrb	r3, [r7, #7]
 801533a:	2b01      	cmp	r3, #1
 801533c:	d14b      	bne.n	80153d6 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 801533e:	68bb      	ldr	r3, [r7, #8]
 8015340:	69db      	ldr	r3, [r3, #28]
 8015342:	2b00      	cmp	r3, #0
 8015344:	d009      	beq.n	801535a <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8015346:	69bb      	ldr	r3, [r7, #24]
 8015348:	015a      	lsls	r2, r3, #5
 801534a:	69fb      	ldr	r3, [r7, #28]
 801534c:	4413      	add	r3, r2
 801534e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015352:	461a      	mov	r2, r3
 8015354:	68bb      	ldr	r3, [r7, #8]
 8015356:	69db      	ldr	r3, [r3, #28]
 8015358:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 801535a:	68bb      	ldr	r3, [r7, #8]
 801535c:	791b      	ldrb	r3, [r3, #4]
 801535e:	2b01      	cmp	r3, #1
 8015360:	d128      	bne.n	80153b4 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8015362:	69fb      	ldr	r3, [r7, #28]
 8015364:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015368:	689b      	ldr	r3, [r3, #8]
 801536a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801536e:	2b00      	cmp	r3, #0
 8015370:	d110      	bne.n	8015394 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8015372:	69bb      	ldr	r3, [r7, #24]
 8015374:	015a      	lsls	r2, r3, #5
 8015376:	69fb      	ldr	r3, [r7, #28]
 8015378:	4413      	add	r3, r2
 801537a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801537e:	681b      	ldr	r3, [r3, #0]
 8015380:	69ba      	ldr	r2, [r7, #24]
 8015382:	0151      	lsls	r1, r2, #5
 8015384:	69fa      	ldr	r2, [r7, #28]
 8015386:	440a      	add	r2, r1
 8015388:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801538c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8015390:	6013      	str	r3, [r2, #0]
 8015392:	e00f      	b.n	80153b4 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8015394:	69bb      	ldr	r3, [r7, #24]
 8015396:	015a      	lsls	r2, r3, #5
 8015398:	69fb      	ldr	r3, [r7, #28]
 801539a:	4413      	add	r3, r2
 801539c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80153a0:	681b      	ldr	r3, [r3, #0]
 80153a2:	69ba      	ldr	r2, [r7, #24]
 80153a4:	0151      	lsls	r1, r2, #5
 80153a6:	69fa      	ldr	r2, [r7, #28]
 80153a8:	440a      	add	r2, r1
 80153aa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80153ae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80153b2:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80153b4:	69bb      	ldr	r3, [r7, #24]
 80153b6:	015a      	lsls	r2, r3, #5
 80153b8:	69fb      	ldr	r3, [r7, #28]
 80153ba:	4413      	add	r3, r2
 80153bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80153c0:	681b      	ldr	r3, [r3, #0]
 80153c2:	69ba      	ldr	r2, [r7, #24]
 80153c4:	0151      	lsls	r1, r2, #5
 80153c6:	69fa      	ldr	r2, [r7, #28]
 80153c8:	440a      	add	r2, r1
 80153ca:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80153ce:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80153d2:	6013      	str	r3, [r2, #0]
 80153d4:	e169      	b.n	80156aa <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80153d6:	69bb      	ldr	r3, [r7, #24]
 80153d8:	015a      	lsls	r2, r3, #5
 80153da:	69fb      	ldr	r3, [r7, #28]
 80153dc:	4413      	add	r3, r2
 80153de:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80153e2:	681b      	ldr	r3, [r3, #0]
 80153e4:	69ba      	ldr	r2, [r7, #24]
 80153e6:	0151      	lsls	r1, r2, #5
 80153e8:	69fa      	ldr	r2, [r7, #28]
 80153ea:	440a      	add	r2, r1
 80153ec:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80153f0:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80153f4:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80153f6:	68bb      	ldr	r3, [r7, #8]
 80153f8:	791b      	ldrb	r3, [r3, #4]
 80153fa:	2b01      	cmp	r3, #1
 80153fc:	d015      	beq.n	801542a <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80153fe:	68bb      	ldr	r3, [r7, #8]
 8015400:	691b      	ldr	r3, [r3, #16]
 8015402:	2b00      	cmp	r3, #0
 8015404:	f000 8151 	beq.w	80156aa <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8015408:	69fb      	ldr	r3, [r7, #28]
 801540a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801540e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8015410:	68bb      	ldr	r3, [r7, #8]
 8015412:	781b      	ldrb	r3, [r3, #0]
 8015414:	f003 030f 	and.w	r3, r3, #15
 8015418:	2101      	movs	r1, #1
 801541a:	fa01 f303 	lsl.w	r3, r1, r3
 801541e:	69f9      	ldr	r1, [r7, #28]
 8015420:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8015424:	4313      	orrs	r3, r2
 8015426:	634b      	str	r3, [r1, #52]	@ 0x34
 8015428:	e13f      	b.n	80156aa <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 801542a:	69fb      	ldr	r3, [r7, #28]
 801542c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015430:	689b      	ldr	r3, [r3, #8]
 8015432:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8015436:	2b00      	cmp	r3, #0
 8015438:	d116      	bne.n	8015468 <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 801543a:	69bb      	ldr	r3, [r7, #24]
 801543c:	015a      	lsls	r2, r3, #5
 801543e:	69fb      	ldr	r3, [r7, #28]
 8015440:	4413      	add	r3, r2
 8015442:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015446:	681b      	ldr	r3, [r3, #0]
 8015448:	69ba      	ldr	r2, [r7, #24]
 801544a:	0151      	lsls	r1, r2, #5
 801544c:	69fa      	ldr	r2, [r7, #28]
 801544e:	440a      	add	r2, r1
 8015450:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015454:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8015458:	6013      	str	r3, [r2, #0]
 801545a:	e015      	b.n	8015488 <USB_EPStartXfer+0x310>
 801545c:	e007ffff 	.word	0xe007ffff
 8015460:	fff80000 	.word	0xfff80000
 8015464:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8015468:	69bb      	ldr	r3, [r7, #24]
 801546a:	015a      	lsls	r2, r3, #5
 801546c:	69fb      	ldr	r3, [r7, #28]
 801546e:	4413      	add	r3, r2
 8015470:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015474:	681b      	ldr	r3, [r3, #0]
 8015476:	69ba      	ldr	r2, [r7, #24]
 8015478:	0151      	lsls	r1, r2, #5
 801547a:	69fa      	ldr	r2, [r7, #28]
 801547c:	440a      	add	r2, r1
 801547e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015482:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8015486:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8015488:	68bb      	ldr	r3, [r7, #8]
 801548a:	68d9      	ldr	r1, [r3, #12]
 801548c:	68bb      	ldr	r3, [r7, #8]
 801548e:	781a      	ldrb	r2, [r3, #0]
 8015490:	68bb      	ldr	r3, [r7, #8]
 8015492:	691b      	ldr	r3, [r3, #16]
 8015494:	b298      	uxth	r0, r3
 8015496:	79fb      	ldrb	r3, [r7, #7]
 8015498:	9300      	str	r3, [sp, #0]
 801549a:	4603      	mov	r3, r0
 801549c:	68f8      	ldr	r0, [r7, #12]
 801549e:	f000 f9b9 	bl	8015814 <USB_WritePacket>
 80154a2:	e102      	b.n	80156aa <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80154a4:	69bb      	ldr	r3, [r7, #24]
 80154a6:	015a      	lsls	r2, r3, #5
 80154a8:	69fb      	ldr	r3, [r7, #28]
 80154aa:	4413      	add	r3, r2
 80154ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80154b0:	691a      	ldr	r2, [r3, #16]
 80154b2:	69bb      	ldr	r3, [r7, #24]
 80154b4:	0159      	lsls	r1, r3, #5
 80154b6:	69fb      	ldr	r3, [r7, #28]
 80154b8:	440b      	add	r3, r1
 80154ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80154be:	4619      	mov	r1, r3
 80154c0:	4b7c      	ldr	r3, [pc, #496]	@ (80156b4 <USB_EPStartXfer+0x53c>)
 80154c2:	4013      	ands	r3, r2
 80154c4:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80154c6:	69bb      	ldr	r3, [r7, #24]
 80154c8:	015a      	lsls	r2, r3, #5
 80154ca:	69fb      	ldr	r3, [r7, #28]
 80154cc:	4413      	add	r3, r2
 80154ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80154d2:	691a      	ldr	r2, [r3, #16]
 80154d4:	69bb      	ldr	r3, [r7, #24]
 80154d6:	0159      	lsls	r1, r3, #5
 80154d8:	69fb      	ldr	r3, [r7, #28]
 80154da:	440b      	add	r3, r1
 80154dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80154e0:	4619      	mov	r1, r3
 80154e2:	4b75      	ldr	r3, [pc, #468]	@ (80156b8 <USB_EPStartXfer+0x540>)
 80154e4:	4013      	ands	r3, r2
 80154e6:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 80154e8:	69bb      	ldr	r3, [r7, #24]
 80154ea:	2b00      	cmp	r3, #0
 80154ec:	d12f      	bne.n	801554e <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 80154ee:	68bb      	ldr	r3, [r7, #8]
 80154f0:	691b      	ldr	r3, [r3, #16]
 80154f2:	2b00      	cmp	r3, #0
 80154f4:	d003      	beq.n	80154fe <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 80154f6:	68bb      	ldr	r3, [r7, #8]
 80154f8:	689a      	ldr	r2, [r3, #8]
 80154fa:	68bb      	ldr	r3, [r7, #8]
 80154fc:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 80154fe:	68bb      	ldr	r3, [r7, #8]
 8015500:	689a      	ldr	r2, [r3, #8]
 8015502:	68bb      	ldr	r3, [r7, #8]
 8015504:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8015506:	69bb      	ldr	r3, [r7, #24]
 8015508:	015a      	lsls	r2, r3, #5
 801550a:	69fb      	ldr	r3, [r7, #28]
 801550c:	4413      	add	r3, r2
 801550e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015512:	691a      	ldr	r2, [r3, #16]
 8015514:	68bb      	ldr	r3, [r7, #8]
 8015516:	6a1b      	ldr	r3, [r3, #32]
 8015518:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801551c:	69b9      	ldr	r1, [r7, #24]
 801551e:	0148      	lsls	r0, r1, #5
 8015520:	69f9      	ldr	r1, [r7, #28]
 8015522:	4401      	add	r1, r0
 8015524:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8015528:	4313      	orrs	r3, r2
 801552a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 801552c:	69bb      	ldr	r3, [r7, #24]
 801552e:	015a      	lsls	r2, r3, #5
 8015530:	69fb      	ldr	r3, [r7, #28]
 8015532:	4413      	add	r3, r2
 8015534:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015538:	691b      	ldr	r3, [r3, #16]
 801553a:	69ba      	ldr	r2, [r7, #24]
 801553c:	0151      	lsls	r1, r2, #5
 801553e:	69fa      	ldr	r2, [r7, #28]
 8015540:	440a      	add	r2, r1
 8015542:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015546:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 801554a:	6113      	str	r3, [r2, #16]
 801554c:	e05f      	b.n	801560e <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 801554e:	68bb      	ldr	r3, [r7, #8]
 8015550:	691b      	ldr	r3, [r3, #16]
 8015552:	2b00      	cmp	r3, #0
 8015554:	d123      	bne.n	801559e <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8015556:	69bb      	ldr	r3, [r7, #24]
 8015558:	015a      	lsls	r2, r3, #5
 801555a:	69fb      	ldr	r3, [r7, #28]
 801555c:	4413      	add	r3, r2
 801555e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015562:	691a      	ldr	r2, [r3, #16]
 8015564:	68bb      	ldr	r3, [r7, #8]
 8015566:	689b      	ldr	r3, [r3, #8]
 8015568:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801556c:	69b9      	ldr	r1, [r7, #24]
 801556e:	0148      	lsls	r0, r1, #5
 8015570:	69f9      	ldr	r1, [r7, #28]
 8015572:	4401      	add	r1, r0
 8015574:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8015578:	4313      	orrs	r3, r2
 801557a:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 801557c:	69bb      	ldr	r3, [r7, #24]
 801557e:	015a      	lsls	r2, r3, #5
 8015580:	69fb      	ldr	r3, [r7, #28]
 8015582:	4413      	add	r3, r2
 8015584:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015588:	691b      	ldr	r3, [r3, #16]
 801558a:	69ba      	ldr	r2, [r7, #24]
 801558c:	0151      	lsls	r1, r2, #5
 801558e:	69fa      	ldr	r2, [r7, #28]
 8015590:	440a      	add	r2, r1
 8015592:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015596:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 801559a:	6113      	str	r3, [r2, #16]
 801559c:	e037      	b.n	801560e <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 801559e:	68bb      	ldr	r3, [r7, #8]
 80155a0:	691a      	ldr	r2, [r3, #16]
 80155a2:	68bb      	ldr	r3, [r7, #8]
 80155a4:	689b      	ldr	r3, [r3, #8]
 80155a6:	4413      	add	r3, r2
 80155a8:	1e5a      	subs	r2, r3, #1
 80155aa:	68bb      	ldr	r3, [r7, #8]
 80155ac:	689b      	ldr	r3, [r3, #8]
 80155ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80155b2:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 80155b4:	68bb      	ldr	r3, [r7, #8]
 80155b6:	689b      	ldr	r3, [r3, #8]
 80155b8:	8afa      	ldrh	r2, [r7, #22]
 80155ba:	fb03 f202 	mul.w	r2, r3, r2
 80155be:	68bb      	ldr	r3, [r7, #8]
 80155c0:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80155c2:	69bb      	ldr	r3, [r7, #24]
 80155c4:	015a      	lsls	r2, r3, #5
 80155c6:	69fb      	ldr	r3, [r7, #28]
 80155c8:	4413      	add	r3, r2
 80155ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80155ce:	691a      	ldr	r2, [r3, #16]
 80155d0:	8afb      	ldrh	r3, [r7, #22]
 80155d2:	04d9      	lsls	r1, r3, #19
 80155d4:	4b39      	ldr	r3, [pc, #228]	@ (80156bc <USB_EPStartXfer+0x544>)
 80155d6:	400b      	ands	r3, r1
 80155d8:	69b9      	ldr	r1, [r7, #24]
 80155da:	0148      	lsls	r0, r1, #5
 80155dc:	69f9      	ldr	r1, [r7, #28]
 80155de:	4401      	add	r1, r0
 80155e0:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80155e4:	4313      	orrs	r3, r2
 80155e6:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80155e8:	69bb      	ldr	r3, [r7, #24]
 80155ea:	015a      	lsls	r2, r3, #5
 80155ec:	69fb      	ldr	r3, [r7, #28]
 80155ee:	4413      	add	r3, r2
 80155f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80155f4:	691a      	ldr	r2, [r3, #16]
 80155f6:	68bb      	ldr	r3, [r7, #8]
 80155f8:	6a1b      	ldr	r3, [r3, #32]
 80155fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80155fe:	69b9      	ldr	r1, [r7, #24]
 8015600:	0148      	lsls	r0, r1, #5
 8015602:	69f9      	ldr	r1, [r7, #28]
 8015604:	4401      	add	r1, r0
 8015606:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 801560a:	4313      	orrs	r3, r2
 801560c:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 801560e:	79fb      	ldrb	r3, [r7, #7]
 8015610:	2b01      	cmp	r3, #1
 8015612:	d10d      	bne.n	8015630 <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8015614:	68bb      	ldr	r3, [r7, #8]
 8015616:	68db      	ldr	r3, [r3, #12]
 8015618:	2b00      	cmp	r3, #0
 801561a:	d009      	beq.n	8015630 <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 801561c:	68bb      	ldr	r3, [r7, #8]
 801561e:	68d9      	ldr	r1, [r3, #12]
 8015620:	69bb      	ldr	r3, [r7, #24]
 8015622:	015a      	lsls	r2, r3, #5
 8015624:	69fb      	ldr	r3, [r7, #28]
 8015626:	4413      	add	r3, r2
 8015628:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801562c:	460a      	mov	r2, r1
 801562e:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8015630:	68bb      	ldr	r3, [r7, #8]
 8015632:	791b      	ldrb	r3, [r3, #4]
 8015634:	2b01      	cmp	r3, #1
 8015636:	d128      	bne.n	801568a <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8015638:	69fb      	ldr	r3, [r7, #28]
 801563a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801563e:	689b      	ldr	r3, [r3, #8]
 8015640:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8015644:	2b00      	cmp	r3, #0
 8015646:	d110      	bne.n	801566a <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8015648:	69bb      	ldr	r3, [r7, #24]
 801564a:	015a      	lsls	r2, r3, #5
 801564c:	69fb      	ldr	r3, [r7, #28]
 801564e:	4413      	add	r3, r2
 8015650:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015654:	681b      	ldr	r3, [r3, #0]
 8015656:	69ba      	ldr	r2, [r7, #24]
 8015658:	0151      	lsls	r1, r2, #5
 801565a:	69fa      	ldr	r2, [r7, #28]
 801565c:	440a      	add	r2, r1
 801565e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015662:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8015666:	6013      	str	r3, [r2, #0]
 8015668:	e00f      	b.n	801568a <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 801566a:	69bb      	ldr	r3, [r7, #24]
 801566c:	015a      	lsls	r2, r3, #5
 801566e:	69fb      	ldr	r3, [r7, #28]
 8015670:	4413      	add	r3, r2
 8015672:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015676:	681b      	ldr	r3, [r3, #0]
 8015678:	69ba      	ldr	r2, [r7, #24]
 801567a:	0151      	lsls	r1, r2, #5
 801567c:	69fa      	ldr	r2, [r7, #28]
 801567e:	440a      	add	r2, r1
 8015680:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015684:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8015688:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 801568a:	69bb      	ldr	r3, [r7, #24]
 801568c:	015a      	lsls	r2, r3, #5
 801568e:	69fb      	ldr	r3, [r7, #28]
 8015690:	4413      	add	r3, r2
 8015692:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015696:	681b      	ldr	r3, [r3, #0]
 8015698:	69ba      	ldr	r2, [r7, #24]
 801569a:	0151      	lsls	r1, r2, #5
 801569c:	69fa      	ldr	r2, [r7, #28]
 801569e:	440a      	add	r2, r1
 80156a0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80156a4:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80156a8:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80156aa:	2300      	movs	r3, #0
}
 80156ac:	4618      	mov	r0, r3
 80156ae:	3720      	adds	r7, #32
 80156b0:	46bd      	mov	sp, r7
 80156b2:	bd80      	pop	{r7, pc}
 80156b4:	fff80000 	.word	0xfff80000
 80156b8:	e007ffff 	.word	0xe007ffff
 80156bc:	1ff80000 	.word	0x1ff80000

080156c0 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80156c0:	b480      	push	{r7}
 80156c2:	b087      	sub	sp, #28
 80156c4:	af00      	add	r7, sp, #0
 80156c6:	6078      	str	r0, [r7, #4]
 80156c8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80156ca:	2300      	movs	r3, #0
 80156cc:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80156ce:	2300      	movs	r3, #0
 80156d0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80156d2:	687b      	ldr	r3, [r7, #4]
 80156d4:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80156d6:	683b      	ldr	r3, [r7, #0]
 80156d8:	785b      	ldrb	r3, [r3, #1]
 80156da:	2b01      	cmp	r3, #1
 80156dc:	d14a      	bne.n	8015774 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80156de:	683b      	ldr	r3, [r7, #0]
 80156e0:	781b      	ldrb	r3, [r3, #0]
 80156e2:	015a      	lsls	r2, r3, #5
 80156e4:	693b      	ldr	r3, [r7, #16]
 80156e6:	4413      	add	r3, r2
 80156e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80156ec:	681b      	ldr	r3, [r3, #0]
 80156ee:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80156f2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80156f6:	f040 8086 	bne.w	8015806 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80156fa:	683b      	ldr	r3, [r7, #0]
 80156fc:	781b      	ldrb	r3, [r3, #0]
 80156fe:	015a      	lsls	r2, r3, #5
 8015700:	693b      	ldr	r3, [r7, #16]
 8015702:	4413      	add	r3, r2
 8015704:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015708:	681b      	ldr	r3, [r3, #0]
 801570a:	683a      	ldr	r2, [r7, #0]
 801570c:	7812      	ldrb	r2, [r2, #0]
 801570e:	0151      	lsls	r1, r2, #5
 8015710:	693a      	ldr	r2, [r7, #16]
 8015712:	440a      	add	r2, r1
 8015714:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015718:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 801571c:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 801571e:	683b      	ldr	r3, [r7, #0]
 8015720:	781b      	ldrb	r3, [r3, #0]
 8015722:	015a      	lsls	r2, r3, #5
 8015724:	693b      	ldr	r3, [r7, #16]
 8015726:	4413      	add	r3, r2
 8015728:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801572c:	681b      	ldr	r3, [r3, #0]
 801572e:	683a      	ldr	r2, [r7, #0]
 8015730:	7812      	ldrb	r2, [r2, #0]
 8015732:	0151      	lsls	r1, r2, #5
 8015734:	693a      	ldr	r2, [r7, #16]
 8015736:	440a      	add	r2, r1
 8015738:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801573c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8015740:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8015742:	68fb      	ldr	r3, [r7, #12]
 8015744:	3301      	adds	r3, #1
 8015746:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8015748:	68fb      	ldr	r3, [r7, #12]
 801574a:	f242 7210 	movw	r2, #10000	@ 0x2710
 801574e:	4293      	cmp	r3, r2
 8015750:	d902      	bls.n	8015758 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8015752:	2301      	movs	r3, #1
 8015754:	75fb      	strb	r3, [r7, #23]
          break;
 8015756:	e056      	b.n	8015806 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8015758:	683b      	ldr	r3, [r7, #0]
 801575a:	781b      	ldrb	r3, [r3, #0]
 801575c:	015a      	lsls	r2, r3, #5
 801575e:	693b      	ldr	r3, [r7, #16]
 8015760:	4413      	add	r3, r2
 8015762:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015766:	681b      	ldr	r3, [r3, #0]
 8015768:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801576c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8015770:	d0e7      	beq.n	8015742 <USB_EPStopXfer+0x82>
 8015772:	e048      	b.n	8015806 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8015774:	683b      	ldr	r3, [r7, #0]
 8015776:	781b      	ldrb	r3, [r3, #0]
 8015778:	015a      	lsls	r2, r3, #5
 801577a:	693b      	ldr	r3, [r7, #16]
 801577c:	4413      	add	r3, r2
 801577e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015782:	681b      	ldr	r3, [r3, #0]
 8015784:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8015788:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801578c:	d13b      	bne.n	8015806 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 801578e:	683b      	ldr	r3, [r7, #0]
 8015790:	781b      	ldrb	r3, [r3, #0]
 8015792:	015a      	lsls	r2, r3, #5
 8015794:	693b      	ldr	r3, [r7, #16]
 8015796:	4413      	add	r3, r2
 8015798:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801579c:	681b      	ldr	r3, [r3, #0]
 801579e:	683a      	ldr	r2, [r7, #0]
 80157a0:	7812      	ldrb	r2, [r2, #0]
 80157a2:	0151      	lsls	r1, r2, #5
 80157a4:	693a      	ldr	r2, [r7, #16]
 80157a6:	440a      	add	r2, r1
 80157a8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80157ac:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80157b0:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80157b2:	683b      	ldr	r3, [r7, #0]
 80157b4:	781b      	ldrb	r3, [r3, #0]
 80157b6:	015a      	lsls	r2, r3, #5
 80157b8:	693b      	ldr	r3, [r7, #16]
 80157ba:	4413      	add	r3, r2
 80157bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80157c0:	681b      	ldr	r3, [r3, #0]
 80157c2:	683a      	ldr	r2, [r7, #0]
 80157c4:	7812      	ldrb	r2, [r2, #0]
 80157c6:	0151      	lsls	r1, r2, #5
 80157c8:	693a      	ldr	r2, [r7, #16]
 80157ca:	440a      	add	r2, r1
 80157cc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80157d0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80157d4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80157d6:	68fb      	ldr	r3, [r7, #12]
 80157d8:	3301      	adds	r3, #1
 80157da:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80157dc:	68fb      	ldr	r3, [r7, #12]
 80157de:	f242 7210 	movw	r2, #10000	@ 0x2710
 80157e2:	4293      	cmp	r3, r2
 80157e4:	d902      	bls.n	80157ec <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80157e6:	2301      	movs	r3, #1
 80157e8:	75fb      	strb	r3, [r7, #23]
          break;
 80157ea:	e00c      	b.n	8015806 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80157ec:	683b      	ldr	r3, [r7, #0]
 80157ee:	781b      	ldrb	r3, [r3, #0]
 80157f0:	015a      	lsls	r2, r3, #5
 80157f2:	693b      	ldr	r3, [r7, #16]
 80157f4:	4413      	add	r3, r2
 80157f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80157fa:	681b      	ldr	r3, [r3, #0]
 80157fc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8015800:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8015804:	d0e7      	beq.n	80157d6 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8015806:	7dfb      	ldrb	r3, [r7, #23]
}
 8015808:	4618      	mov	r0, r3
 801580a:	371c      	adds	r7, #28
 801580c:	46bd      	mov	sp, r7
 801580e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015812:	4770      	bx	lr

08015814 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8015814:	b480      	push	{r7}
 8015816:	b089      	sub	sp, #36	@ 0x24
 8015818:	af00      	add	r7, sp, #0
 801581a:	60f8      	str	r0, [r7, #12]
 801581c:	60b9      	str	r1, [r7, #8]
 801581e:	4611      	mov	r1, r2
 8015820:	461a      	mov	r2, r3
 8015822:	460b      	mov	r3, r1
 8015824:	71fb      	strb	r3, [r7, #7]
 8015826:	4613      	mov	r3, r2
 8015828:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801582a:	68fb      	ldr	r3, [r7, #12]
 801582c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 801582e:	68bb      	ldr	r3, [r7, #8]
 8015830:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8015832:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8015836:	2b00      	cmp	r3, #0
 8015838:	d123      	bne.n	8015882 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 801583a:	88bb      	ldrh	r3, [r7, #4]
 801583c:	3303      	adds	r3, #3
 801583e:	089b      	lsrs	r3, r3, #2
 8015840:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8015842:	2300      	movs	r3, #0
 8015844:	61bb      	str	r3, [r7, #24]
 8015846:	e018      	b.n	801587a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8015848:	79fb      	ldrb	r3, [r7, #7]
 801584a:	031a      	lsls	r2, r3, #12
 801584c:	697b      	ldr	r3, [r7, #20]
 801584e:	4413      	add	r3, r2
 8015850:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8015854:	461a      	mov	r2, r3
 8015856:	69fb      	ldr	r3, [r7, #28]
 8015858:	681b      	ldr	r3, [r3, #0]
 801585a:	6013      	str	r3, [r2, #0]
      pSrc++;
 801585c:	69fb      	ldr	r3, [r7, #28]
 801585e:	3301      	adds	r3, #1
 8015860:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8015862:	69fb      	ldr	r3, [r7, #28]
 8015864:	3301      	adds	r3, #1
 8015866:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8015868:	69fb      	ldr	r3, [r7, #28]
 801586a:	3301      	adds	r3, #1
 801586c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 801586e:	69fb      	ldr	r3, [r7, #28]
 8015870:	3301      	adds	r3, #1
 8015872:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8015874:	69bb      	ldr	r3, [r7, #24]
 8015876:	3301      	adds	r3, #1
 8015878:	61bb      	str	r3, [r7, #24]
 801587a:	69ba      	ldr	r2, [r7, #24]
 801587c:	693b      	ldr	r3, [r7, #16]
 801587e:	429a      	cmp	r2, r3
 8015880:	d3e2      	bcc.n	8015848 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8015882:	2300      	movs	r3, #0
}
 8015884:	4618      	mov	r0, r3
 8015886:	3724      	adds	r7, #36	@ 0x24
 8015888:	46bd      	mov	sp, r7
 801588a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801588e:	4770      	bx	lr

08015890 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8015890:	b480      	push	{r7}
 8015892:	b08b      	sub	sp, #44	@ 0x2c
 8015894:	af00      	add	r7, sp, #0
 8015896:	60f8      	str	r0, [r7, #12]
 8015898:	60b9      	str	r1, [r7, #8]
 801589a:	4613      	mov	r3, r2
 801589c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801589e:	68fb      	ldr	r3, [r7, #12]
 80158a0:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80158a2:	68bb      	ldr	r3, [r7, #8]
 80158a4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80158a6:	88fb      	ldrh	r3, [r7, #6]
 80158a8:	089b      	lsrs	r3, r3, #2
 80158aa:	b29b      	uxth	r3, r3
 80158ac:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80158ae:	88fb      	ldrh	r3, [r7, #6]
 80158b0:	f003 0303 	and.w	r3, r3, #3
 80158b4:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80158b6:	2300      	movs	r3, #0
 80158b8:	623b      	str	r3, [r7, #32]
 80158ba:	e014      	b.n	80158e6 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80158bc:	69bb      	ldr	r3, [r7, #24]
 80158be:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80158c2:	681a      	ldr	r2, [r3, #0]
 80158c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80158c6:	601a      	str	r2, [r3, #0]
    pDest++;
 80158c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80158ca:	3301      	adds	r3, #1
 80158cc:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80158ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80158d0:	3301      	adds	r3, #1
 80158d2:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80158d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80158d6:	3301      	adds	r3, #1
 80158d8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80158da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80158dc:	3301      	adds	r3, #1
 80158de:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80158e0:	6a3b      	ldr	r3, [r7, #32]
 80158e2:	3301      	adds	r3, #1
 80158e4:	623b      	str	r3, [r7, #32]
 80158e6:	6a3a      	ldr	r2, [r7, #32]
 80158e8:	697b      	ldr	r3, [r7, #20]
 80158ea:	429a      	cmp	r2, r3
 80158ec:	d3e6      	bcc.n	80158bc <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80158ee:	8bfb      	ldrh	r3, [r7, #30]
 80158f0:	2b00      	cmp	r3, #0
 80158f2:	d01e      	beq.n	8015932 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80158f4:	2300      	movs	r3, #0
 80158f6:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80158f8:	69bb      	ldr	r3, [r7, #24]
 80158fa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80158fe:	461a      	mov	r2, r3
 8015900:	f107 0310 	add.w	r3, r7, #16
 8015904:	6812      	ldr	r2, [r2, #0]
 8015906:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8015908:	693a      	ldr	r2, [r7, #16]
 801590a:	6a3b      	ldr	r3, [r7, #32]
 801590c:	b2db      	uxtb	r3, r3
 801590e:	00db      	lsls	r3, r3, #3
 8015910:	fa22 f303 	lsr.w	r3, r2, r3
 8015914:	b2da      	uxtb	r2, r3
 8015916:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015918:	701a      	strb	r2, [r3, #0]
      i++;
 801591a:	6a3b      	ldr	r3, [r7, #32]
 801591c:	3301      	adds	r3, #1
 801591e:	623b      	str	r3, [r7, #32]
      pDest++;
 8015920:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015922:	3301      	adds	r3, #1
 8015924:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8015926:	8bfb      	ldrh	r3, [r7, #30]
 8015928:	3b01      	subs	r3, #1
 801592a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 801592c:	8bfb      	ldrh	r3, [r7, #30]
 801592e:	2b00      	cmp	r3, #0
 8015930:	d1ea      	bne.n	8015908 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8015932:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8015934:	4618      	mov	r0, r3
 8015936:	372c      	adds	r7, #44	@ 0x2c
 8015938:	46bd      	mov	sp, r7
 801593a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801593e:	4770      	bx	lr

08015940 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8015940:	b480      	push	{r7}
 8015942:	b085      	sub	sp, #20
 8015944:	af00      	add	r7, sp, #0
 8015946:	6078      	str	r0, [r7, #4]
 8015948:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801594a:	687b      	ldr	r3, [r7, #4]
 801594c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 801594e:	683b      	ldr	r3, [r7, #0]
 8015950:	781b      	ldrb	r3, [r3, #0]
 8015952:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8015954:	683b      	ldr	r3, [r7, #0]
 8015956:	785b      	ldrb	r3, [r3, #1]
 8015958:	2b01      	cmp	r3, #1
 801595a:	d12c      	bne.n	80159b6 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 801595c:	68bb      	ldr	r3, [r7, #8]
 801595e:	015a      	lsls	r2, r3, #5
 8015960:	68fb      	ldr	r3, [r7, #12]
 8015962:	4413      	add	r3, r2
 8015964:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015968:	681b      	ldr	r3, [r3, #0]
 801596a:	2b00      	cmp	r3, #0
 801596c:	db12      	blt.n	8015994 <USB_EPSetStall+0x54>
 801596e:	68bb      	ldr	r3, [r7, #8]
 8015970:	2b00      	cmp	r3, #0
 8015972:	d00f      	beq.n	8015994 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8015974:	68bb      	ldr	r3, [r7, #8]
 8015976:	015a      	lsls	r2, r3, #5
 8015978:	68fb      	ldr	r3, [r7, #12]
 801597a:	4413      	add	r3, r2
 801597c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015980:	681b      	ldr	r3, [r3, #0]
 8015982:	68ba      	ldr	r2, [r7, #8]
 8015984:	0151      	lsls	r1, r2, #5
 8015986:	68fa      	ldr	r2, [r7, #12]
 8015988:	440a      	add	r2, r1
 801598a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801598e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8015992:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8015994:	68bb      	ldr	r3, [r7, #8]
 8015996:	015a      	lsls	r2, r3, #5
 8015998:	68fb      	ldr	r3, [r7, #12]
 801599a:	4413      	add	r3, r2
 801599c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80159a0:	681b      	ldr	r3, [r3, #0]
 80159a2:	68ba      	ldr	r2, [r7, #8]
 80159a4:	0151      	lsls	r1, r2, #5
 80159a6:	68fa      	ldr	r2, [r7, #12]
 80159a8:	440a      	add	r2, r1
 80159aa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80159ae:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80159b2:	6013      	str	r3, [r2, #0]
 80159b4:	e02b      	b.n	8015a0e <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80159b6:	68bb      	ldr	r3, [r7, #8]
 80159b8:	015a      	lsls	r2, r3, #5
 80159ba:	68fb      	ldr	r3, [r7, #12]
 80159bc:	4413      	add	r3, r2
 80159be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80159c2:	681b      	ldr	r3, [r3, #0]
 80159c4:	2b00      	cmp	r3, #0
 80159c6:	db12      	blt.n	80159ee <USB_EPSetStall+0xae>
 80159c8:	68bb      	ldr	r3, [r7, #8]
 80159ca:	2b00      	cmp	r3, #0
 80159cc:	d00f      	beq.n	80159ee <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80159ce:	68bb      	ldr	r3, [r7, #8]
 80159d0:	015a      	lsls	r2, r3, #5
 80159d2:	68fb      	ldr	r3, [r7, #12]
 80159d4:	4413      	add	r3, r2
 80159d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80159da:	681b      	ldr	r3, [r3, #0]
 80159dc:	68ba      	ldr	r2, [r7, #8]
 80159de:	0151      	lsls	r1, r2, #5
 80159e0:	68fa      	ldr	r2, [r7, #12]
 80159e2:	440a      	add	r2, r1
 80159e4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80159e8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80159ec:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80159ee:	68bb      	ldr	r3, [r7, #8]
 80159f0:	015a      	lsls	r2, r3, #5
 80159f2:	68fb      	ldr	r3, [r7, #12]
 80159f4:	4413      	add	r3, r2
 80159f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80159fa:	681b      	ldr	r3, [r3, #0]
 80159fc:	68ba      	ldr	r2, [r7, #8]
 80159fe:	0151      	lsls	r1, r2, #5
 8015a00:	68fa      	ldr	r2, [r7, #12]
 8015a02:	440a      	add	r2, r1
 8015a04:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015a08:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8015a0c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8015a0e:	2300      	movs	r3, #0
}
 8015a10:	4618      	mov	r0, r3
 8015a12:	3714      	adds	r7, #20
 8015a14:	46bd      	mov	sp, r7
 8015a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a1a:	4770      	bx	lr

08015a1c <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8015a1c:	b480      	push	{r7}
 8015a1e:	b085      	sub	sp, #20
 8015a20:	af00      	add	r7, sp, #0
 8015a22:	6078      	str	r0, [r7, #4]
 8015a24:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015a26:	687b      	ldr	r3, [r7, #4]
 8015a28:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8015a2a:	683b      	ldr	r3, [r7, #0]
 8015a2c:	781b      	ldrb	r3, [r3, #0]
 8015a2e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8015a30:	683b      	ldr	r3, [r7, #0]
 8015a32:	785b      	ldrb	r3, [r3, #1]
 8015a34:	2b01      	cmp	r3, #1
 8015a36:	d128      	bne.n	8015a8a <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8015a38:	68bb      	ldr	r3, [r7, #8]
 8015a3a:	015a      	lsls	r2, r3, #5
 8015a3c:	68fb      	ldr	r3, [r7, #12]
 8015a3e:	4413      	add	r3, r2
 8015a40:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015a44:	681b      	ldr	r3, [r3, #0]
 8015a46:	68ba      	ldr	r2, [r7, #8]
 8015a48:	0151      	lsls	r1, r2, #5
 8015a4a:	68fa      	ldr	r2, [r7, #12]
 8015a4c:	440a      	add	r2, r1
 8015a4e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015a52:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8015a56:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8015a58:	683b      	ldr	r3, [r7, #0]
 8015a5a:	791b      	ldrb	r3, [r3, #4]
 8015a5c:	2b03      	cmp	r3, #3
 8015a5e:	d003      	beq.n	8015a68 <USB_EPClearStall+0x4c>
 8015a60:	683b      	ldr	r3, [r7, #0]
 8015a62:	791b      	ldrb	r3, [r3, #4]
 8015a64:	2b02      	cmp	r3, #2
 8015a66:	d138      	bne.n	8015ada <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8015a68:	68bb      	ldr	r3, [r7, #8]
 8015a6a:	015a      	lsls	r2, r3, #5
 8015a6c:	68fb      	ldr	r3, [r7, #12]
 8015a6e:	4413      	add	r3, r2
 8015a70:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015a74:	681b      	ldr	r3, [r3, #0]
 8015a76:	68ba      	ldr	r2, [r7, #8]
 8015a78:	0151      	lsls	r1, r2, #5
 8015a7a:	68fa      	ldr	r2, [r7, #12]
 8015a7c:	440a      	add	r2, r1
 8015a7e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015a82:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8015a86:	6013      	str	r3, [r2, #0]
 8015a88:	e027      	b.n	8015ada <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8015a8a:	68bb      	ldr	r3, [r7, #8]
 8015a8c:	015a      	lsls	r2, r3, #5
 8015a8e:	68fb      	ldr	r3, [r7, #12]
 8015a90:	4413      	add	r3, r2
 8015a92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015a96:	681b      	ldr	r3, [r3, #0]
 8015a98:	68ba      	ldr	r2, [r7, #8]
 8015a9a:	0151      	lsls	r1, r2, #5
 8015a9c:	68fa      	ldr	r2, [r7, #12]
 8015a9e:	440a      	add	r2, r1
 8015aa0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015aa4:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8015aa8:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8015aaa:	683b      	ldr	r3, [r7, #0]
 8015aac:	791b      	ldrb	r3, [r3, #4]
 8015aae:	2b03      	cmp	r3, #3
 8015ab0:	d003      	beq.n	8015aba <USB_EPClearStall+0x9e>
 8015ab2:	683b      	ldr	r3, [r7, #0]
 8015ab4:	791b      	ldrb	r3, [r3, #4]
 8015ab6:	2b02      	cmp	r3, #2
 8015ab8:	d10f      	bne.n	8015ada <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8015aba:	68bb      	ldr	r3, [r7, #8]
 8015abc:	015a      	lsls	r2, r3, #5
 8015abe:	68fb      	ldr	r3, [r7, #12]
 8015ac0:	4413      	add	r3, r2
 8015ac2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015ac6:	681b      	ldr	r3, [r3, #0]
 8015ac8:	68ba      	ldr	r2, [r7, #8]
 8015aca:	0151      	lsls	r1, r2, #5
 8015acc:	68fa      	ldr	r2, [r7, #12]
 8015ace:	440a      	add	r2, r1
 8015ad0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015ad4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8015ad8:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8015ada:	2300      	movs	r3, #0
}
 8015adc:	4618      	mov	r0, r3
 8015ade:	3714      	adds	r7, #20
 8015ae0:	46bd      	mov	sp, r7
 8015ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015ae6:	4770      	bx	lr

08015ae8 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8015ae8:	b480      	push	{r7}
 8015aea:	b085      	sub	sp, #20
 8015aec:	af00      	add	r7, sp, #0
 8015aee:	6078      	str	r0, [r7, #4]
 8015af0:	460b      	mov	r3, r1
 8015af2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015af4:	687b      	ldr	r3, [r7, #4]
 8015af6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8015af8:	68fb      	ldr	r3, [r7, #12]
 8015afa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015afe:	681b      	ldr	r3, [r3, #0]
 8015b00:	68fa      	ldr	r2, [r7, #12]
 8015b02:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8015b06:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8015b0a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8015b0c:	68fb      	ldr	r3, [r7, #12]
 8015b0e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015b12:	681a      	ldr	r2, [r3, #0]
 8015b14:	78fb      	ldrb	r3, [r7, #3]
 8015b16:	011b      	lsls	r3, r3, #4
 8015b18:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8015b1c:	68f9      	ldr	r1, [r7, #12]
 8015b1e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8015b22:	4313      	orrs	r3, r2
 8015b24:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8015b26:	2300      	movs	r3, #0
}
 8015b28:	4618      	mov	r0, r3
 8015b2a:	3714      	adds	r7, #20
 8015b2c:	46bd      	mov	sp, r7
 8015b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b32:	4770      	bx	lr

08015b34 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8015b34:	b480      	push	{r7}
 8015b36:	b085      	sub	sp, #20
 8015b38:	af00      	add	r7, sp, #0
 8015b3a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015b3c:	687b      	ldr	r3, [r7, #4]
 8015b3e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8015b40:	68fb      	ldr	r3, [r7, #12]
 8015b42:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8015b46:	681b      	ldr	r3, [r3, #0]
 8015b48:	68fa      	ldr	r2, [r7, #12]
 8015b4a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8015b4e:	f023 0303 	bic.w	r3, r3, #3
 8015b52:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8015b54:	68fb      	ldr	r3, [r7, #12]
 8015b56:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015b5a:	685b      	ldr	r3, [r3, #4]
 8015b5c:	68fa      	ldr	r2, [r7, #12]
 8015b5e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8015b62:	f023 0302 	bic.w	r3, r3, #2
 8015b66:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8015b68:	2300      	movs	r3, #0
}
 8015b6a:	4618      	mov	r0, r3
 8015b6c:	3714      	adds	r7, #20
 8015b6e:	46bd      	mov	sp, r7
 8015b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b74:	4770      	bx	lr

08015b76 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8015b76:	b480      	push	{r7}
 8015b78:	b085      	sub	sp, #20
 8015b7a:	af00      	add	r7, sp, #0
 8015b7c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015b7e:	687b      	ldr	r3, [r7, #4]
 8015b80:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8015b82:	68fb      	ldr	r3, [r7, #12]
 8015b84:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8015b88:	681b      	ldr	r3, [r3, #0]
 8015b8a:	68fa      	ldr	r2, [r7, #12]
 8015b8c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8015b90:	f023 0303 	bic.w	r3, r3, #3
 8015b94:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8015b96:	68fb      	ldr	r3, [r7, #12]
 8015b98:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015b9c:	685b      	ldr	r3, [r3, #4]
 8015b9e:	68fa      	ldr	r2, [r7, #12]
 8015ba0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8015ba4:	f043 0302 	orr.w	r3, r3, #2
 8015ba8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8015baa:	2300      	movs	r3, #0
}
 8015bac:	4618      	mov	r0, r3
 8015bae:	3714      	adds	r7, #20
 8015bb0:	46bd      	mov	sp, r7
 8015bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015bb6:	4770      	bx	lr

08015bb8 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8015bb8:	b480      	push	{r7}
 8015bba:	b085      	sub	sp, #20
 8015bbc:	af00      	add	r7, sp, #0
 8015bbe:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8015bc0:	687b      	ldr	r3, [r7, #4]
 8015bc2:	695b      	ldr	r3, [r3, #20]
 8015bc4:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8015bc6:	687b      	ldr	r3, [r7, #4]
 8015bc8:	699b      	ldr	r3, [r3, #24]
 8015bca:	68fa      	ldr	r2, [r7, #12]
 8015bcc:	4013      	ands	r3, r2
 8015bce:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8015bd0:	68fb      	ldr	r3, [r7, #12]
}
 8015bd2:	4618      	mov	r0, r3
 8015bd4:	3714      	adds	r7, #20
 8015bd6:	46bd      	mov	sp, r7
 8015bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015bdc:	4770      	bx	lr

08015bde <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8015bde:	b480      	push	{r7}
 8015be0:	b085      	sub	sp, #20
 8015be2:	af00      	add	r7, sp, #0
 8015be4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015be6:	687b      	ldr	r3, [r7, #4]
 8015be8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8015bea:	68fb      	ldr	r3, [r7, #12]
 8015bec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015bf0:	699b      	ldr	r3, [r3, #24]
 8015bf2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8015bf4:	68fb      	ldr	r3, [r7, #12]
 8015bf6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015bfa:	69db      	ldr	r3, [r3, #28]
 8015bfc:	68ba      	ldr	r2, [r7, #8]
 8015bfe:	4013      	ands	r3, r2
 8015c00:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8015c02:	68bb      	ldr	r3, [r7, #8]
 8015c04:	0c1b      	lsrs	r3, r3, #16
}
 8015c06:	4618      	mov	r0, r3
 8015c08:	3714      	adds	r7, #20
 8015c0a:	46bd      	mov	sp, r7
 8015c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c10:	4770      	bx	lr

08015c12 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8015c12:	b480      	push	{r7}
 8015c14:	b085      	sub	sp, #20
 8015c16:	af00      	add	r7, sp, #0
 8015c18:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015c1a:	687b      	ldr	r3, [r7, #4]
 8015c1c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8015c1e:	68fb      	ldr	r3, [r7, #12]
 8015c20:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015c24:	699b      	ldr	r3, [r3, #24]
 8015c26:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8015c28:	68fb      	ldr	r3, [r7, #12]
 8015c2a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015c2e:	69db      	ldr	r3, [r3, #28]
 8015c30:	68ba      	ldr	r2, [r7, #8]
 8015c32:	4013      	ands	r3, r2
 8015c34:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8015c36:	68bb      	ldr	r3, [r7, #8]
 8015c38:	b29b      	uxth	r3, r3
}
 8015c3a:	4618      	mov	r0, r3
 8015c3c:	3714      	adds	r7, #20
 8015c3e:	46bd      	mov	sp, r7
 8015c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c44:	4770      	bx	lr

08015c46 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8015c46:	b480      	push	{r7}
 8015c48:	b085      	sub	sp, #20
 8015c4a:	af00      	add	r7, sp, #0
 8015c4c:	6078      	str	r0, [r7, #4]
 8015c4e:	460b      	mov	r3, r1
 8015c50:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015c52:	687b      	ldr	r3, [r7, #4]
 8015c54:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8015c56:	78fb      	ldrb	r3, [r7, #3]
 8015c58:	015a      	lsls	r2, r3, #5
 8015c5a:	68fb      	ldr	r3, [r7, #12]
 8015c5c:	4413      	add	r3, r2
 8015c5e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015c62:	689b      	ldr	r3, [r3, #8]
 8015c64:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8015c66:	68fb      	ldr	r3, [r7, #12]
 8015c68:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015c6c:	695b      	ldr	r3, [r3, #20]
 8015c6e:	68ba      	ldr	r2, [r7, #8]
 8015c70:	4013      	ands	r3, r2
 8015c72:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8015c74:	68bb      	ldr	r3, [r7, #8]
}
 8015c76:	4618      	mov	r0, r3
 8015c78:	3714      	adds	r7, #20
 8015c7a:	46bd      	mov	sp, r7
 8015c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c80:	4770      	bx	lr

08015c82 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8015c82:	b480      	push	{r7}
 8015c84:	b087      	sub	sp, #28
 8015c86:	af00      	add	r7, sp, #0
 8015c88:	6078      	str	r0, [r7, #4]
 8015c8a:	460b      	mov	r3, r1
 8015c8c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015c8e:	687b      	ldr	r3, [r7, #4]
 8015c90:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8015c92:	697b      	ldr	r3, [r7, #20]
 8015c94:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015c98:	691b      	ldr	r3, [r3, #16]
 8015c9a:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8015c9c:	697b      	ldr	r3, [r7, #20]
 8015c9e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015ca2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8015ca4:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8015ca6:	78fb      	ldrb	r3, [r7, #3]
 8015ca8:	f003 030f 	and.w	r3, r3, #15
 8015cac:	68fa      	ldr	r2, [r7, #12]
 8015cae:	fa22 f303 	lsr.w	r3, r2, r3
 8015cb2:	01db      	lsls	r3, r3, #7
 8015cb4:	b2db      	uxtb	r3, r3
 8015cb6:	693a      	ldr	r2, [r7, #16]
 8015cb8:	4313      	orrs	r3, r2
 8015cba:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8015cbc:	78fb      	ldrb	r3, [r7, #3]
 8015cbe:	015a      	lsls	r2, r3, #5
 8015cc0:	697b      	ldr	r3, [r7, #20]
 8015cc2:	4413      	add	r3, r2
 8015cc4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015cc8:	689b      	ldr	r3, [r3, #8]
 8015cca:	693a      	ldr	r2, [r7, #16]
 8015ccc:	4013      	ands	r3, r2
 8015cce:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8015cd0:	68bb      	ldr	r3, [r7, #8]
}
 8015cd2:	4618      	mov	r0, r3
 8015cd4:	371c      	adds	r7, #28
 8015cd6:	46bd      	mov	sp, r7
 8015cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015cdc:	4770      	bx	lr

08015cde <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8015cde:	b480      	push	{r7}
 8015ce0:	b083      	sub	sp, #12
 8015ce2:	af00      	add	r7, sp, #0
 8015ce4:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8015ce6:	687b      	ldr	r3, [r7, #4]
 8015ce8:	695b      	ldr	r3, [r3, #20]
 8015cea:	f003 0301 	and.w	r3, r3, #1
}
 8015cee:	4618      	mov	r0, r3
 8015cf0:	370c      	adds	r7, #12
 8015cf2:	46bd      	mov	sp, r7
 8015cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015cf8:	4770      	bx	lr
	...

08015cfc <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8015cfc:	b480      	push	{r7}
 8015cfe:	b085      	sub	sp, #20
 8015d00:	af00      	add	r7, sp, #0
 8015d02:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015d04:	687b      	ldr	r3, [r7, #4]
 8015d06:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8015d08:	68fb      	ldr	r3, [r7, #12]
 8015d0a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015d0e:	681a      	ldr	r2, [r3, #0]
 8015d10:	68fb      	ldr	r3, [r7, #12]
 8015d12:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015d16:	4619      	mov	r1, r3
 8015d18:	4b09      	ldr	r3, [pc, #36]	@ (8015d40 <USB_ActivateSetup+0x44>)
 8015d1a:	4013      	ands	r3, r2
 8015d1c:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8015d1e:	68fb      	ldr	r3, [r7, #12]
 8015d20:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015d24:	685b      	ldr	r3, [r3, #4]
 8015d26:	68fa      	ldr	r2, [r7, #12]
 8015d28:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8015d2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8015d30:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8015d32:	2300      	movs	r3, #0
}
 8015d34:	4618      	mov	r0, r3
 8015d36:	3714      	adds	r7, #20
 8015d38:	46bd      	mov	sp, r7
 8015d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015d3e:	4770      	bx	lr
 8015d40:	fffff800 	.word	0xfffff800

08015d44 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8015d44:	b480      	push	{r7}
 8015d46:	b087      	sub	sp, #28
 8015d48:	af00      	add	r7, sp, #0
 8015d4a:	60f8      	str	r0, [r7, #12]
 8015d4c:	460b      	mov	r3, r1
 8015d4e:	607a      	str	r2, [r7, #4]
 8015d50:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015d52:	68fb      	ldr	r3, [r7, #12]
 8015d54:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8015d56:	68fb      	ldr	r3, [r7, #12]
 8015d58:	333c      	adds	r3, #60	@ 0x3c
 8015d5a:	3304      	adds	r3, #4
 8015d5c:	681b      	ldr	r3, [r3, #0]
 8015d5e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8015d60:	693b      	ldr	r3, [r7, #16]
 8015d62:	4a26      	ldr	r2, [pc, #152]	@ (8015dfc <USB_EP0_OutStart+0xb8>)
 8015d64:	4293      	cmp	r3, r2
 8015d66:	d90a      	bls.n	8015d7e <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8015d68:	697b      	ldr	r3, [r7, #20]
 8015d6a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015d6e:	681b      	ldr	r3, [r3, #0]
 8015d70:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8015d74:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8015d78:	d101      	bne.n	8015d7e <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8015d7a:	2300      	movs	r3, #0
 8015d7c:	e037      	b.n	8015dee <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8015d7e:	697b      	ldr	r3, [r7, #20]
 8015d80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015d84:	461a      	mov	r2, r3
 8015d86:	2300      	movs	r3, #0
 8015d88:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8015d8a:	697b      	ldr	r3, [r7, #20]
 8015d8c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015d90:	691b      	ldr	r3, [r3, #16]
 8015d92:	697a      	ldr	r2, [r7, #20]
 8015d94:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015d98:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8015d9c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8015d9e:	697b      	ldr	r3, [r7, #20]
 8015da0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015da4:	691b      	ldr	r3, [r3, #16]
 8015da6:	697a      	ldr	r2, [r7, #20]
 8015da8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015dac:	f043 0318 	orr.w	r3, r3, #24
 8015db0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8015db2:	697b      	ldr	r3, [r7, #20]
 8015db4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015db8:	691b      	ldr	r3, [r3, #16]
 8015dba:	697a      	ldr	r2, [r7, #20]
 8015dbc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015dc0:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8015dc4:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8015dc6:	7afb      	ldrb	r3, [r7, #11]
 8015dc8:	2b01      	cmp	r3, #1
 8015dca:	d10f      	bne.n	8015dec <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8015dcc:	697b      	ldr	r3, [r7, #20]
 8015dce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015dd2:	461a      	mov	r2, r3
 8015dd4:	687b      	ldr	r3, [r7, #4]
 8015dd6:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8015dd8:	697b      	ldr	r3, [r7, #20]
 8015dda:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015dde:	681b      	ldr	r3, [r3, #0]
 8015de0:	697a      	ldr	r2, [r7, #20]
 8015de2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015de6:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8015dea:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8015dec:	2300      	movs	r3, #0
}
 8015dee:	4618      	mov	r0, r3
 8015df0:	371c      	adds	r7, #28
 8015df2:	46bd      	mov	sp, r7
 8015df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015df8:	4770      	bx	lr
 8015dfa:	bf00      	nop
 8015dfc:	4f54300a 	.word	0x4f54300a

08015e00 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8015e00:	b480      	push	{r7}
 8015e02:	b085      	sub	sp, #20
 8015e04:	af00      	add	r7, sp, #0
 8015e06:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8015e08:	2300      	movs	r3, #0
 8015e0a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8015e0c:	68fb      	ldr	r3, [r7, #12]
 8015e0e:	3301      	adds	r3, #1
 8015e10:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8015e12:	68fb      	ldr	r3, [r7, #12]
 8015e14:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8015e18:	d901      	bls.n	8015e1e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8015e1a:	2303      	movs	r3, #3
 8015e1c:	e01b      	b.n	8015e56 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8015e1e:	687b      	ldr	r3, [r7, #4]
 8015e20:	691b      	ldr	r3, [r3, #16]
 8015e22:	2b00      	cmp	r3, #0
 8015e24:	daf2      	bge.n	8015e0c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8015e26:	2300      	movs	r3, #0
 8015e28:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8015e2a:	687b      	ldr	r3, [r7, #4]
 8015e2c:	691b      	ldr	r3, [r3, #16]
 8015e2e:	f043 0201 	orr.w	r2, r3, #1
 8015e32:	687b      	ldr	r3, [r7, #4]
 8015e34:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8015e36:	68fb      	ldr	r3, [r7, #12]
 8015e38:	3301      	adds	r3, #1
 8015e3a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8015e3c:	68fb      	ldr	r3, [r7, #12]
 8015e3e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8015e42:	d901      	bls.n	8015e48 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8015e44:	2303      	movs	r3, #3
 8015e46:	e006      	b.n	8015e56 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8015e48:	687b      	ldr	r3, [r7, #4]
 8015e4a:	691b      	ldr	r3, [r3, #16]
 8015e4c:	f003 0301 	and.w	r3, r3, #1
 8015e50:	2b01      	cmp	r3, #1
 8015e52:	d0f0      	beq.n	8015e36 <USB_CoreReset+0x36>

  return HAL_OK;
 8015e54:	2300      	movs	r3, #0
}
 8015e56:	4618      	mov	r0, r3
 8015e58:	3714      	adds	r7, #20
 8015e5a:	46bd      	mov	sp, r7
 8015e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015e60:	4770      	bx	lr
	...

08015e64 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8015e64:	b580      	push	{r7, lr}
 8015e66:	b084      	sub	sp, #16
 8015e68:	af00      	add	r7, sp, #0
 8015e6a:	6078      	str	r0, [r7, #4]
 8015e6c:	460b      	mov	r3, r1
 8015e6e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8015e70:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8015e74:	f002 fcfe 	bl	8018874 <USBD_static_malloc>
 8015e78:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8015e7a:	68fb      	ldr	r3, [r7, #12]
 8015e7c:	2b00      	cmp	r3, #0
 8015e7e:	d109      	bne.n	8015e94 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8015e80:	687b      	ldr	r3, [r7, #4]
 8015e82:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015e86:	687b      	ldr	r3, [r7, #4]
 8015e88:	32b0      	adds	r2, #176	@ 0xb0
 8015e8a:	2100      	movs	r1, #0
 8015e8c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8015e90:	2302      	movs	r3, #2
 8015e92:	e0d4      	b.n	801603e <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8015e94:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8015e98:	2100      	movs	r1, #0
 8015e9a:	68f8      	ldr	r0, [r7, #12]
 8015e9c:	f002 fd86 	bl	80189ac <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8015ea0:	687b      	ldr	r3, [r7, #4]
 8015ea2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015ea6:	687b      	ldr	r3, [r7, #4]
 8015ea8:	32b0      	adds	r2, #176	@ 0xb0
 8015eaa:	68f9      	ldr	r1, [r7, #12]
 8015eac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8015eb0:	687b      	ldr	r3, [r7, #4]
 8015eb2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015eb6:	687b      	ldr	r3, [r7, #4]
 8015eb8:	32b0      	adds	r2, #176	@ 0xb0
 8015eba:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8015ebe:	687b      	ldr	r3, [r7, #4]
 8015ec0:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8015ec4:	687b      	ldr	r3, [r7, #4]
 8015ec6:	7c1b      	ldrb	r3, [r3, #16]
 8015ec8:	2b00      	cmp	r3, #0
 8015eca:	d138      	bne.n	8015f3e <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8015ecc:	4b5e      	ldr	r3, [pc, #376]	@ (8016048 <USBD_CDC_Init+0x1e4>)
 8015ece:	7819      	ldrb	r1, [r3, #0]
 8015ed0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8015ed4:	2202      	movs	r2, #2
 8015ed6:	6878      	ldr	r0, [r7, #4]
 8015ed8:	f002 fba9 	bl	801862e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8015edc:	4b5a      	ldr	r3, [pc, #360]	@ (8016048 <USBD_CDC_Init+0x1e4>)
 8015ede:	781b      	ldrb	r3, [r3, #0]
 8015ee0:	f003 020f 	and.w	r2, r3, #15
 8015ee4:	6879      	ldr	r1, [r7, #4]
 8015ee6:	4613      	mov	r3, r2
 8015ee8:	009b      	lsls	r3, r3, #2
 8015eea:	4413      	add	r3, r2
 8015eec:	009b      	lsls	r3, r3, #2
 8015eee:	440b      	add	r3, r1
 8015ef0:	3324      	adds	r3, #36	@ 0x24
 8015ef2:	2201      	movs	r2, #1
 8015ef4:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8015ef6:	4b55      	ldr	r3, [pc, #340]	@ (801604c <USBD_CDC_Init+0x1e8>)
 8015ef8:	7819      	ldrb	r1, [r3, #0]
 8015efa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8015efe:	2202      	movs	r2, #2
 8015f00:	6878      	ldr	r0, [r7, #4]
 8015f02:	f002 fb94 	bl	801862e <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8015f06:	4b51      	ldr	r3, [pc, #324]	@ (801604c <USBD_CDC_Init+0x1e8>)
 8015f08:	781b      	ldrb	r3, [r3, #0]
 8015f0a:	f003 020f 	and.w	r2, r3, #15
 8015f0e:	6879      	ldr	r1, [r7, #4]
 8015f10:	4613      	mov	r3, r2
 8015f12:	009b      	lsls	r3, r3, #2
 8015f14:	4413      	add	r3, r2
 8015f16:	009b      	lsls	r3, r3, #2
 8015f18:	440b      	add	r3, r1
 8015f1a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8015f1e:	2201      	movs	r2, #1
 8015f20:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8015f22:	4b4b      	ldr	r3, [pc, #300]	@ (8016050 <USBD_CDC_Init+0x1ec>)
 8015f24:	781b      	ldrb	r3, [r3, #0]
 8015f26:	f003 020f 	and.w	r2, r3, #15
 8015f2a:	6879      	ldr	r1, [r7, #4]
 8015f2c:	4613      	mov	r3, r2
 8015f2e:	009b      	lsls	r3, r3, #2
 8015f30:	4413      	add	r3, r2
 8015f32:	009b      	lsls	r3, r3, #2
 8015f34:	440b      	add	r3, r1
 8015f36:	3326      	adds	r3, #38	@ 0x26
 8015f38:	2210      	movs	r2, #16
 8015f3a:	801a      	strh	r2, [r3, #0]
 8015f3c:	e035      	b.n	8015faa <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8015f3e:	4b42      	ldr	r3, [pc, #264]	@ (8016048 <USBD_CDC_Init+0x1e4>)
 8015f40:	7819      	ldrb	r1, [r3, #0]
 8015f42:	2340      	movs	r3, #64	@ 0x40
 8015f44:	2202      	movs	r2, #2
 8015f46:	6878      	ldr	r0, [r7, #4]
 8015f48:	f002 fb71 	bl	801862e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8015f4c:	4b3e      	ldr	r3, [pc, #248]	@ (8016048 <USBD_CDC_Init+0x1e4>)
 8015f4e:	781b      	ldrb	r3, [r3, #0]
 8015f50:	f003 020f 	and.w	r2, r3, #15
 8015f54:	6879      	ldr	r1, [r7, #4]
 8015f56:	4613      	mov	r3, r2
 8015f58:	009b      	lsls	r3, r3, #2
 8015f5a:	4413      	add	r3, r2
 8015f5c:	009b      	lsls	r3, r3, #2
 8015f5e:	440b      	add	r3, r1
 8015f60:	3324      	adds	r3, #36	@ 0x24
 8015f62:	2201      	movs	r2, #1
 8015f64:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8015f66:	4b39      	ldr	r3, [pc, #228]	@ (801604c <USBD_CDC_Init+0x1e8>)
 8015f68:	7819      	ldrb	r1, [r3, #0]
 8015f6a:	2340      	movs	r3, #64	@ 0x40
 8015f6c:	2202      	movs	r2, #2
 8015f6e:	6878      	ldr	r0, [r7, #4]
 8015f70:	f002 fb5d 	bl	801862e <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8015f74:	4b35      	ldr	r3, [pc, #212]	@ (801604c <USBD_CDC_Init+0x1e8>)
 8015f76:	781b      	ldrb	r3, [r3, #0]
 8015f78:	f003 020f 	and.w	r2, r3, #15
 8015f7c:	6879      	ldr	r1, [r7, #4]
 8015f7e:	4613      	mov	r3, r2
 8015f80:	009b      	lsls	r3, r3, #2
 8015f82:	4413      	add	r3, r2
 8015f84:	009b      	lsls	r3, r3, #2
 8015f86:	440b      	add	r3, r1
 8015f88:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8015f8c:	2201      	movs	r2, #1
 8015f8e:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8015f90:	4b2f      	ldr	r3, [pc, #188]	@ (8016050 <USBD_CDC_Init+0x1ec>)
 8015f92:	781b      	ldrb	r3, [r3, #0]
 8015f94:	f003 020f 	and.w	r2, r3, #15
 8015f98:	6879      	ldr	r1, [r7, #4]
 8015f9a:	4613      	mov	r3, r2
 8015f9c:	009b      	lsls	r3, r3, #2
 8015f9e:	4413      	add	r3, r2
 8015fa0:	009b      	lsls	r3, r3, #2
 8015fa2:	440b      	add	r3, r1
 8015fa4:	3326      	adds	r3, #38	@ 0x26
 8015fa6:	2210      	movs	r2, #16
 8015fa8:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8015faa:	4b29      	ldr	r3, [pc, #164]	@ (8016050 <USBD_CDC_Init+0x1ec>)
 8015fac:	7819      	ldrb	r1, [r3, #0]
 8015fae:	2308      	movs	r3, #8
 8015fb0:	2203      	movs	r2, #3
 8015fb2:	6878      	ldr	r0, [r7, #4]
 8015fb4:	f002 fb3b 	bl	801862e <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8015fb8:	4b25      	ldr	r3, [pc, #148]	@ (8016050 <USBD_CDC_Init+0x1ec>)
 8015fba:	781b      	ldrb	r3, [r3, #0]
 8015fbc:	f003 020f 	and.w	r2, r3, #15
 8015fc0:	6879      	ldr	r1, [r7, #4]
 8015fc2:	4613      	mov	r3, r2
 8015fc4:	009b      	lsls	r3, r3, #2
 8015fc6:	4413      	add	r3, r2
 8015fc8:	009b      	lsls	r3, r3, #2
 8015fca:	440b      	add	r3, r1
 8015fcc:	3324      	adds	r3, #36	@ 0x24
 8015fce:	2201      	movs	r2, #1
 8015fd0:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8015fd2:	68fb      	ldr	r3, [r7, #12]
 8015fd4:	2200      	movs	r2, #0
 8015fd6:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8015fda:	687b      	ldr	r3, [r7, #4]
 8015fdc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8015fe0:	687a      	ldr	r2, [r7, #4]
 8015fe2:	33b0      	adds	r3, #176	@ 0xb0
 8015fe4:	009b      	lsls	r3, r3, #2
 8015fe6:	4413      	add	r3, r2
 8015fe8:	685b      	ldr	r3, [r3, #4]
 8015fea:	681b      	ldr	r3, [r3, #0]
 8015fec:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8015fee:	68fb      	ldr	r3, [r7, #12]
 8015ff0:	2200      	movs	r2, #0
 8015ff2:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8015ff6:	68fb      	ldr	r3, [r7, #12]
 8015ff8:	2200      	movs	r2, #0
 8015ffa:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8015ffe:	68fb      	ldr	r3, [r7, #12]
 8016000:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8016004:	2b00      	cmp	r3, #0
 8016006:	d101      	bne.n	801600c <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8016008:	2302      	movs	r3, #2
 801600a:	e018      	b.n	801603e <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 801600c:	687b      	ldr	r3, [r7, #4]
 801600e:	7c1b      	ldrb	r3, [r3, #16]
 8016010:	2b00      	cmp	r3, #0
 8016012:	d10a      	bne.n	801602a <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8016014:	4b0d      	ldr	r3, [pc, #52]	@ (801604c <USBD_CDC_Init+0x1e8>)
 8016016:	7819      	ldrb	r1, [r3, #0]
 8016018:	68fb      	ldr	r3, [r7, #12]
 801601a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 801601e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8016022:	6878      	ldr	r0, [r7, #4]
 8016024:	f002 fbf2 	bl	801880c <USBD_LL_PrepareReceive>
 8016028:	e008      	b.n	801603c <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 801602a:	4b08      	ldr	r3, [pc, #32]	@ (801604c <USBD_CDC_Init+0x1e8>)
 801602c:	7819      	ldrb	r1, [r3, #0]
 801602e:	68fb      	ldr	r3, [r7, #12]
 8016030:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8016034:	2340      	movs	r3, #64	@ 0x40
 8016036:	6878      	ldr	r0, [r7, #4]
 8016038:	f002 fbe8 	bl	801880c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 801603c:	2300      	movs	r3, #0
}
 801603e:	4618      	mov	r0, r3
 8016040:	3710      	adds	r7, #16
 8016042:	46bd      	mov	sp, r7
 8016044:	bd80      	pop	{r7, pc}
 8016046:	bf00      	nop
 8016048:	240000cf 	.word	0x240000cf
 801604c:	240000d0 	.word	0x240000d0
 8016050:	240000d1 	.word	0x240000d1

08016054 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8016054:	b580      	push	{r7, lr}
 8016056:	b082      	sub	sp, #8
 8016058:	af00      	add	r7, sp, #0
 801605a:	6078      	str	r0, [r7, #4]
 801605c:	460b      	mov	r3, r1
 801605e:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8016060:	4b3a      	ldr	r3, [pc, #232]	@ (801614c <USBD_CDC_DeInit+0xf8>)
 8016062:	781b      	ldrb	r3, [r3, #0]
 8016064:	4619      	mov	r1, r3
 8016066:	6878      	ldr	r0, [r7, #4]
 8016068:	f002 fb07 	bl	801867a <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 801606c:	4b37      	ldr	r3, [pc, #220]	@ (801614c <USBD_CDC_DeInit+0xf8>)
 801606e:	781b      	ldrb	r3, [r3, #0]
 8016070:	f003 020f 	and.w	r2, r3, #15
 8016074:	6879      	ldr	r1, [r7, #4]
 8016076:	4613      	mov	r3, r2
 8016078:	009b      	lsls	r3, r3, #2
 801607a:	4413      	add	r3, r2
 801607c:	009b      	lsls	r3, r3, #2
 801607e:	440b      	add	r3, r1
 8016080:	3324      	adds	r3, #36	@ 0x24
 8016082:	2200      	movs	r2, #0
 8016084:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8016086:	4b32      	ldr	r3, [pc, #200]	@ (8016150 <USBD_CDC_DeInit+0xfc>)
 8016088:	781b      	ldrb	r3, [r3, #0]
 801608a:	4619      	mov	r1, r3
 801608c:	6878      	ldr	r0, [r7, #4]
 801608e:	f002 faf4 	bl	801867a <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8016092:	4b2f      	ldr	r3, [pc, #188]	@ (8016150 <USBD_CDC_DeInit+0xfc>)
 8016094:	781b      	ldrb	r3, [r3, #0]
 8016096:	f003 020f 	and.w	r2, r3, #15
 801609a:	6879      	ldr	r1, [r7, #4]
 801609c:	4613      	mov	r3, r2
 801609e:	009b      	lsls	r3, r3, #2
 80160a0:	4413      	add	r3, r2
 80160a2:	009b      	lsls	r3, r3, #2
 80160a4:	440b      	add	r3, r1
 80160a6:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80160aa:	2200      	movs	r2, #0
 80160ac:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80160ae:	4b29      	ldr	r3, [pc, #164]	@ (8016154 <USBD_CDC_DeInit+0x100>)
 80160b0:	781b      	ldrb	r3, [r3, #0]
 80160b2:	4619      	mov	r1, r3
 80160b4:	6878      	ldr	r0, [r7, #4]
 80160b6:	f002 fae0 	bl	801867a <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80160ba:	4b26      	ldr	r3, [pc, #152]	@ (8016154 <USBD_CDC_DeInit+0x100>)
 80160bc:	781b      	ldrb	r3, [r3, #0]
 80160be:	f003 020f 	and.w	r2, r3, #15
 80160c2:	6879      	ldr	r1, [r7, #4]
 80160c4:	4613      	mov	r3, r2
 80160c6:	009b      	lsls	r3, r3, #2
 80160c8:	4413      	add	r3, r2
 80160ca:	009b      	lsls	r3, r3, #2
 80160cc:	440b      	add	r3, r1
 80160ce:	3324      	adds	r3, #36	@ 0x24
 80160d0:	2200      	movs	r2, #0
 80160d2:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 80160d4:	4b1f      	ldr	r3, [pc, #124]	@ (8016154 <USBD_CDC_DeInit+0x100>)
 80160d6:	781b      	ldrb	r3, [r3, #0]
 80160d8:	f003 020f 	and.w	r2, r3, #15
 80160dc:	6879      	ldr	r1, [r7, #4]
 80160de:	4613      	mov	r3, r2
 80160e0:	009b      	lsls	r3, r3, #2
 80160e2:	4413      	add	r3, r2
 80160e4:	009b      	lsls	r3, r3, #2
 80160e6:	440b      	add	r3, r1
 80160e8:	3326      	adds	r3, #38	@ 0x26
 80160ea:	2200      	movs	r2, #0
 80160ec:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80160ee:	687b      	ldr	r3, [r7, #4]
 80160f0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80160f4:	687b      	ldr	r3, [r7, #4]
 80160f6:	32b0      	adds	r2, #176	@ 0xb0
 80160f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80160fc:	2b00      	cmp	r3, #0
 80160fe:	d01f      	beq.n	8016140 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8016100:	687b      	ldr	r3, [r7, #4]
 8016102:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8016106:	687a      	ldr	r2, [r7, #4]
 8016108:	33b0      	adds	r3, #176	@ 0xb0
 801610a:	009b      	lsls	r3, r3, #2
 801610c:	4413      	add	r3, r2
 801610e:	685b      	ldr	r3, [r3, #4]
 8016110:	685b      	ldr	r3, [r3, #4]
 8016112:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8016114:	687b      	ldr	r3, [r7, #4]
 8016116:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801611a:	687b      	ldr	r3, [r7, #4]
 801611c:	32b0      	adds	r2, #176	@ 0xb0
 801611e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016122:	4618      	mov	r0, r3
 8016124:	f002 fbb4 	bl	8018890 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8016128:	687b      	ldr	r3, [r7, #4]
 801612a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801612e:	687b      	ldr	r3, [r7, #4]
 8016130:	32b0      	adds	r2, #176	@ 0xb0
 8016132:	2100      	movs	r1, #0
 8016134:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8016138:	687b      	ldr	r3, [r7, #4]
 801613a:	2200      	movs	r2, #0
 801613c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8016140:	2300      	movs	r3, #0
}
 8016142:	4618      	mov	r0, r3
 8016144:	3708      	adds	r7, #8
 8016146:	46bd      	mov	sp, r7
 8016148:	bd80      	pop	{r7, pc}
 801614a:	bf00      	nop
 801614c:	240000cf 	.word	0x240000cf
 8016150:	240000d0 	.word	0x240000d0
 8016154:	240000d1 	.word	0x240000d1

08016158 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8016158:	b580      	push	{r7, lr}
 801615a:	b086      	sub	sp, #24
 801615c:	af00      	add	r7, sp, #0
 801615e:	6078      	str	r0, [r7, #4]
 8016160:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8016162:	687b      	ldr	r3, [r7, #4]
 8016164:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016168:	687b      	ldr	r3, [r7, #4]
 801616a:	32b0      	adds	r2, #176	@ 0xb0
 801616c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016170:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8016172:	2300      	movs	r3, #0
 8016174:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8016176:	2300      	movs	r3, #0
 8016178:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 801617a:	2300      	movs	r3, #0
 801617c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 801617e:	693b      	ldr	r3, [r7, #16]
 8016180:	2b00      	cmp	r3, #0
 8016182:	d101      	bne.n	8016188 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8016184:	2303      	movs	r3, #3
 8016186:	e0bf      	b.n	8016308 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8016188:	683b      	ldr	r3, [r7, #0]
 801618a:	781b      	ldrb	r3, [r3, #0]
 801618c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8016190:	2b00      	cmp	r3, #0
 8016192:	d050      	beq.n	8016236 <USBD_CDC_Setup+0xde>
 8016194:	2b20      	cmp	r3, #32
 8016196:	f040 80af 	bne.w	80162f8 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 801619a:	683b      	ldr	r3, [r7, #0]
 801619c:	88db      	ldrh	r3, [r3, #6]
 801619e:	2b00      	cmp	r3, #0
 80161a0:	d03a      	beq.n	8016218 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80161a2:	683b      	ldr	r3, [r7, #0]
 80161a4:	781b      	ldrb	r3, [r3, #0]
 80161a6:	b25b      	sxtb	r3, r3
 80161a8:	2b00      	cmp	r3, #0
 80161aa:	da1b      	bge.n	80161e4 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80161ac:	687b      	ldr	r3, [r7, #4]
 80161ae:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80161b2:	687a      	ldr	r2, [r7, #4]
 80161b4:	33b0      	adds	r3, #176	@ 0xb0
 80161b6:	009b      	lsls	r3, r3, #2
 80161b8:	4413      	add	r3, r2
 80161ba:	685b      	ldr	r3, [r3, #4]
 80161bc:	689b      	ldr	r3, [r3, #8]
 80161be:	683a      	ldr	r2, [r7, #0]
 80161c0:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 80161c2:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80161c4:	683a      	ldr	r2, [r7, #0]
 80161c6:	88d2      	ldrh	r2, [r2, #6]
 80161c8:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80161ca:	683b      	ldr	r3, [r7, #0]
 80161cc:	88db      	ldrh	r3, [r3, #6]
 80161ce:	2b07      	cmp	r3, #7
 80161d0:	bf28      	it	cs
 80161d2:	2307      	movcs	r3, #7
 80161d4:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80161d6:	693b      	ldr	r3, [r7, #16]
 80161d8:	89fa      	ldrh	r2, [r7, #14]
 80161da:	4619      	mov	r1, r3
 80161dc:	6878      	ldr	r0, [r7, #4]
 80161de:	f001 fdbd 	bl	8017d5c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 80161e2:	e090      	b.n	8016306 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 80161e4:	683b      	ldr	r3, [r7, #0]
 80161e6:	785a      	ldrb	r2, [r3, #1]
 80161e8:	693b      	ldr	r3, [r7, #16]
 80161ea:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 80161ee:	683b      	ldr	r3, [r7, #0]
 80161f0:	88db      	ldrh	r3, [r3, #6]
 80161f2:	2b3f      	cmp	r3, #63	@ 0x3f
 80161f4:	d803      	bhi.n	80161fe <USBD_CDC_Setup+0xa6>
 80161f6:	683b      	ldr	r3, [r7, #0]
 80161f8:	88db      	ldrh	r3, [r3, #6]
 80161fa:	b2da      	uxtb	r2, r3
 80161fc:	e000      	b.n	8016200 <USBD_CDC_Setup+0xa8>
 80161fe:	2240      	movs	r2, #64	@ 0x40
 8016200:	693b      	ldr	r3, [r7, #16]
 8016202:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8016206:	6939      	ldr	r1, [r7, #16]
 8016208:	693b      	ldr	r3, [r7, #16]
 801620a:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 801620e:	461a      	mov	r2, r3
 8016210:	6878      	ldr	r0, [r7, #4]
 8016212:	f001 fdcf 	bl	8017db4 <USBD_CtlPrepareRx>
      break;
 8016216:	e076      	b.n	8016306 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8016218:	687b      	ldr	r3, [r7, #4]
 801621a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801621e:	687a      	ldr	r2, [r7, #4]
 8016220:	33b0      	adds	r3, #176	@ 0xb0
 8016222:	009b      	lsls	r3, r3, #2
 8016224:	4413      	add	r3, r2
 8016226:	685b      	ldr	r3, [r3, #4]
 8016228:	689b      	ldr	r3, [r3, #8]
 801622a:	683a      	ldr	r2, [r7, #0]
 801622c:	7850      	ldrb	r0, [r2, #1]
 801622e:	2200      	movs	r2, #0
 8016230:	6839      	ldr	r1, [r7, #0]
 8016232:	4798      	blx	r3
      break;
 8016234:	e067      	b.n	8016306 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8016236:	683b      	ldr	r3, [r7, #0]
 8016238:	785b      	ldrb	r3, [r3, #1]
 801623a:	2b0b      	cmp	r3, #11
 801623c:	d851      	bhi.n	80162e2 <USBD_CDC_Setup+0x18a>
 801623e:	a201      	add	r2, pc, #4	@ (adr r2, 8016244 <USBD_CDC_Setup+0xec>)
 8016240:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016244:	08016275 	.word	0x08016275
 8016248:	080162f1 	.word	0x080162f1
 801624c:	080162e3 	.word	0x080162e3
 8016250:	080162e3 	.word	0x080162e3
 8016254:	080162e3 	.word	0x080162e3
 8016258:	080162e3 	.word	0x080162e3
 801625c:	080162e3 	.word	0x080162e3
 8016260:	080162e3 	.word	0x080162e3
 8016264:	080162e3 	.word	0x080162e3
 8016268:	080162e3 	.word	0x080162e3
 801626c:	0801629f 	.word	0x0801629f
 8016270:	080162c9 	.word	0x080162c9
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016274:	687b      	ldr	r3, [r7, #4]
 8016276:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801627a:	b2db      	uxtb	r3, r3
 801627c:	2b03      	cmp	r3, #3
 801627e:	d107      	bne.n	8016290 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8016280:	f107 030a 	add.w	r3, r7, #10
 8016284:	2202      	movs	r2, #2
 8016286:	4619      	mov	r1, r3
 8016288:	6878      	ldr	r0, [r7, #4]
 801628a:	f001 fd67 	bl	8017d5c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 801628e:	e032      	b.n	80162f6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8016290:	6839      	ldr	r1, [r7, #0]
 8016292:	6878      	ldr	r0, [r7, #4]
 8016294:	f001 fce5 	bl	8017c62 <USBD_CtlError>
            ret = USBD_FAIL;
 8016298:	2303      	movs	r3, #3
 801629a:	75fb      	strb	r3, [r7, #23]
          break;
 801629c:	e02b      	b.n	80162f6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801629e:	687b      	ldr	r3, [r7, #4]
 80162a0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80162a4:	b2db      	uxtb	r3, r3
 80162a6:	2b03      	cmp	r3, #3
 80162a8:	d107      	bne.n	80162ba <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80162aa:	f107 030d 	add.w	r3, r7, #13
 80162ae:	2201      	movs	r2, #1
 80162b0:	4619      	mov	r1, r3
 80162b2:	6878      	ldr	r0, [r7, #4]
 80162b4:	f001 fd52 	bl	8017d5c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80162b8:	e01d      	b.n	80162f6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80162ba:	6839      	ldr	r1, [r7, #0]
 80162bc:	6878      	ldr	r0, [r7, #4]
 80162be:	f001 fcd0 	bl	8017c62 <USBD_CtlError>
            ret = USBD_FAIL;
 80162c2:	2303      	movs	r3, #3
 80162c4:	75fb      	strb	r3, [r7, #23]
          break;
 80162c6:	e016      	b.n	80162f6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80162c8:	687b      	ldr	r3, [r7, #4]
 80162ca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80162ce:	b2db      	uxtb	r3, r3
 80162d0:	2b03      	cmp	r3, #3
 80162d2:	d00f      	beq.n	80162f4 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 80162d4:	6839      	ldr	r1, [r7, #0]
 80162d6:	6878      	ldr	r0, [r7, #4]
 80162d8:	f001 fcc3 	bl	8017c62 <USBD_CtlError>
            ret = USBD_FAIL;
 80162dc:	2303      	movs	r3, #3
 80162de:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80162e0:	e008      	b.n	80162f4 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80162e2:	6839      	ldr	r1, [r7, #0]
 80162e4:	6878      	ldr	r0, [r7, #4]
 80162e6:	f001 fcbc 	bl	8017c62 <USBD_CtlError>
          ret = USBD_FAIL;
 80162ea:	2303      	movs	r3, #3
 80162ec:	75fb      	strb	r3, [r7, #23]
          break;
 80162ee:	e002      	b.n	80162f6 <USBD_CDC_Setup+0x19e>
          break;
 80162f0:	bf00      	nop
 80162f2:	e008      	b.n	8016306 <USBD_CDC_Setup+0x1ae>
          break;
 80162f4:	bf00      	nop
      }
      break;
 80162f6:	e006      	b.n	8016306 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 80162f8:	6839      	ldr	r1, [r7, #0]
 80162fa:	6878      	ldr	r0, [r7, #4]
 80162fc:	f001 fcb1 	bl	8017c62 <USBD_CtlError>
      ret = USBD_FAIL;
 8016300:	2303      	movs	r3, #3
 8016302:	75fb      	strb	r3, [r7, #23]
      break;
 8016304:	bf00      	nop
  }

  return (uint8_t)ret;
 8016306:	7dfb      	ldrb	r3, [r7, #23]
}
 8016308:	4618      	mov	r0, r3
 801630a:	3718      	adds	r7, #24
 801630c:	46bd      	mov	sp, r7
 801630e:	bd80      	pop	{r7, pc}

08016310 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8016310:	b580      	push	{r7, lr}
 8016312:	b084      	sub	sp, #16
 8016314:	af00      	add	r7, sp, #0
 8016316:	6078      	str	r0, [r7, #4]
 8016318:	460b      	mov	r3, r1
 801631a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 801631c:	687b      	ldr	r3, [r7, #4]
 801631e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8016322:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8016324:	687b      	ldr	r3, [r7, #4]
 8016326:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801632a:	687b      	ldr	r3, [r7, #4]
 801632c:	32b0      	adds	r2, #176	@ 0xb0
 801632e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016332:	2b00      	cmp	r3, #0
 8016334:	d101      	bne.n	801633a <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8016336:	2303      	movs	r3, #3
 8016338:	e065      	b.n	8016406 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801633a:	687b      	ldr	r3, [r7, #4]
 801633c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016340:	687b      	ldr	r3, [r7, #4]
 8016342:	32b0      	adds	r2, #176	@ 0xb0
 8016344:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016348:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 801634a:	78fb      	ldrb	r3, [r7, #3]
 801634c:	f003 020f 	and.w	r2, r3, #15
 8016350:	6879      	ldr	r1, [r7, #4]
 8016352:	4613      	mov	r3, r2
 8016354:	009b      	lsls	r3, r3, #2
 8016356:	4413      	add	r3, r2
 8016358:	009b      	lsls	r3, r3, #2
 801635a:	440b      	add	r3, r1
 801635c:	3318      	adds	r3, #24
 801635e:	681b      	ldr	r3, [r3, #0]
 8016360:	2b00      	cmp	r3, #0
 8016362:	d02f      	beq.n	80163c4 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8016364:	78fb      	ldrb	r3, [r7, #3]
 8016366:	f003 020f 	and.w	r2, r3, #15
 801636a:	6879      	ldr	r1, [r7, #4]
 801636c:	4613      	mov	r3, r2
 801636e:	009b      	lsls	r3, r3, #2
 8016370:	4413      	add	r3, r2
 8016372:	009b      	lsls	r3, r3, #2
 8016374:	440b      	add	r3, r1
 8016376:	3318      	adds	r3, #24
 8016378:	681a      	ldr	r2, [r3, #0]
 801637a:	78fb      	ldrb	r3, [r7, #3]
 801637c:	f003 010f 	and.w	r1, r3, #15
 8016380:	68f8      	ldr	r0, [r7, #12]
 8016382:	460b      	mov	r3, r1
 8016384:	00db      	lsls	r3, r3, #3
 8016386:	440b      	add	r3, r1
 8016388:	009b      	lsls	r3, r3, #2
 801638a:	4403      	add	r3, r0
 801638c:	331c      	adds	r3, #28
 801638e:	681b      	ldr	r3, [r3, #0]
 8016390:	fbb2 f1f3 	udiv	r1, r2, r3
 8016394:	fb01 f303 	mul.w	r3, r1, r3
 8016398:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 801639a:	2b00      	cmp	r3, #0
 801639c:	d112      	bne.n	80163c4 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 801639e:	78fb      	ldrb	r3, [r7, #3]
 80163a0:	f003 020f 	and.w	r2, r3, #15
 80163a4:	6879      	ldr	r1, [r7, #4]
 80163a6:	4613      	mov	r3, r2
 80163a8:	009b      	lsls	r3, r3, #2
 80163aa:	4413      	add	r3, r2
 80163ac:	009b      	lsls	r3, r3, #2
 80163ae:	440b      	add	r3, r1
 80163b0:	3318      	adds	r3, #24
 80163b2:	2200      	movs	r2, #0
 80163b4:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80163b6:	78f9      	ldrb	r1, [r7, #3]
 80163b8:	2300      	movs	r3, #0
 80163ba:	2200      	movs	r2, #0
 80163bc:	6878      	ldr	r0, [r7, #4]
 80163be:	f002 fa04 	bl	80187ca <USBD_LL_Transmit>
 80163c2:	e01f      	b.n	8016404 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 80163c4:	68bb      	ldr	r3, [r7, #8]
 80163c6:	2200      	movs	r2, #0
 80163c8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 80163cc:	687b      	ldr	r3, [r7, #4]
 80163ce:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80163d2:	687a      	ldr	r2, [r7, #4]
 80163d4:	33b0      	adds	r3, #176	@ 0xb0
 80163d6:	009b      	lsls	r3, r3, #2
 80163d8:	4413      	add	r3, r2
 80163da:	685b      	ldr	r3, [r3, #4]
 80163dc:	691b      	ldr	r3, [r3, #16]
 80163de:	2b00      	cmp	r3, #0
 80163e0:	d010      	beq.n	8016404 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80163e2:	687b      	ldr	r3, [r7, #4]
 80163e4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80163e8:	687a      	ldr	r2, [r7, #4]
 80163ea:	33b0      	adds	r3, #176	@ 0xb0
 80163ec:	009b      	lsls	r3, r3, #2
 80163ee:	4413      	add	r3, r2
 80163f0:	685b      	ldr	r3, [r3, #4]
 80163f2:	691b      	ldr	r3, [r3, #16]
 80163f4:	68ba      	ldr	r2, [r7, #8]
 80163f6:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 80163fa:	68ba      	ldr	r2, [r7, #8]
 80163fc:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8016400:	78fa      	ldrb	r2, [r7, #3]
 8016402:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8016404:	2300      	movs	r3, #0
}
 8016406:	4618      	mov	r0, r3
 8016408:	3710      	adds	r7, #16
 801640a:	46bd      	mov	sp, r7
 801640c:	bd80      	pop	{r7, pc}

0801640e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 801640e:	b580      	push	{r7, lr}
 8016410:	b084      	sub	sp, #16
 8016412:	af00      	add	r7, sp, #0
 8016414:	6078      	str	r0, [r7, #4]
 8016416:	460b      	mov	r3, r1
 8016418:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801641a:	687b      	ldr	r3, [r7, #4]
 801641c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016420:	687b      	ldr	r3, [r7, #4]
 8016422:	32b0      	adds	r2, #176	@ 0xb0
 8016424:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016428:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 801642a:	687b      	ldr	r3, [r7, #4]
 801642c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016430:	687b      	ldr	r3, [r7, #4]
 8016432:	32b0      	adds	r2, #176	@ 0xb0
 8016434:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016438:	2b00      	cmp	r3, #0
 801643a:	d101      	bne.n	8016440 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 801643c:	2303      	movs	r3, #3
 801643e:	e01a      	b.n	8016476 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8016440:	78fb      	ldrb	r3, [r7, #3]
 8016442:	4619      	mov	r1, r3
 8016444:	6878      	ldr	r0, [r7, #4]
 8016446:	f002 fa02 	bl	801884e <USBD_LL_GetRxDataSize>
 801644a:	4602      	mov	r2, r0
 801644c:	68fb      	ldr	r3, [r7, #12]
 801644e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8016452:	687b      	ldr	r3, [r7, #4]
 8016454:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8016458:	687a      	ldr	r2, [r7, #4]
 801645a:	33b0      	adds	r3, #176	@ 0xb0
 801645c:	009b      	lsls	r3, r3, #2
 801645e:	4413      	add	r3, r2
 8016460:	685b      	ldr	r3, [r3, #4]
 8016462:	68db      	ldr	r3, [r3, #12]
 8016464:	68fa      	ldr	r2, [r7, #12]
 8016466:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 801646a:	68fa      	ldr	r2, [r7, #12]
 801646c:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8016470:	4611      	mov	r1, r2
 8016472:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8016474:	2300      	movs	r3, #0
}
 8016476:	4618      	mov	r0, r3
 8016478:	3710      	adds	r7, #16
 801647a:	46bd      	mov	sp, r7
 801647c:	bd80      	pop	{r7, pc}

0801647e <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 801647e:	b580      	push	{r7, lr}
 8016480:	b084      	sub	sp, #16
 8016482:	af00      	add	r7, sp, #0
 8016484:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8016486:	687b      	ldr	r3, [r7, #4]
 8016488:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801648c:	687b      	ldr	r3, [r7, #4]
 801648e:	32b0      	adds	r2, #176	@ 0xb0
 8016490:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016494:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8016496:	68fb      	ldr	r3, [r7, #12]
 8016498:	2b00      	cmp	r3, #0
 801649a:	d101      	bne.n	80164a0 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 801649c:	2303      	movs	r3, #3
 801649e:	e024      	b.n	80164ea <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80164a0:	687b      	ldr	r3, [r7, #4]
 80164a2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80164a6:	687a      	ldr	r2, [r7, #4]
 80164a8:	33b0      	adds	r3, #176	@ 0xb0
 80164aa:	009b      	lsls	r3, r3, #2
 80164ac:	4413      	add	r3, r2
 80164ae:	685b      	ldr	r3, [r3, #4]
 80164b0:	2b00      	cmp	r3, #0
 80164b2:	d019      	beq.n	80164e8 <USBD_CDC_EP0_RxReady+0x6a>
 80164b4:	68fb      	ldr	r3, [r7, #12]
 80164b6:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80164ba:	2bff      	cmp	r3, #255	@ 0xff
 80164bc:	d014      	beq.n	80164e8 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80164be:	687b      	ldr	r3, [r7, #4]
 80164c0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80164c4:	687a      	ldr	r2, [r7, #4]
 80164c6:	33b0      	adds	r3, #176	@ 0xb0
 80164c8:	009b      	lsls	r3, r3, #2
 80164ca:	4413      	add	r3, r2
 80164cc:	685b      	ldr	r3, [r3, #4]
 80164ce:	689b      	ldr	r3, [r3, #8]
 80164d0:	68fa      	ldr	r2, [r7, #12]
 80164d2:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 80164d6:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 80164d8:	68fa      	ldr	r2, [r7, #12]
 80164da:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80164de:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80164e0:	68fb      	ldr	r3, [r7, #12]
 80164e2:	22ff      	movs	r2, #255	@ 0xff
 80164e4:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 80164e8:	2300      	movs	r3, #0
}
 80164ea:	4618      	mov	r0, r3
 80164ec:	3710      	adds	r7, #16
 80164ee:	46bd      	mov	sp, r7
 80164f0:	bd80      	pop	{r7, pc}
	...

080164f4 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80164f4:	b580      	push	{r7, lr}
 80164f6:	b086      	sub	sp, #24
 80164f8:	af00      	add	r7, sp, #0
 80164fa:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80164fc:	2182      	movs	r1, #130	@ 0x82
 80164fe:	4818      	ldr	r0, [pc, #96]	@ (8016560 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8016500:	f000 fd4f 	bl	8016fa2 <USBD_GetEpDesc>
 8016504:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8016506:	2101      	movs	r1, #1
 8016508:	4815      	ldr	r0, [pc, #84]	@ (8016560 <USBD_CDC_GetFSCfgDesc+0x6c>)
 801650a:	f000 fd4a 	bl	8016fa2 <USBD_GetEpDesc>
 801650e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8016510:	2181      	movs	r1, #129	@ 0x81
 8016512:	4813      	ldr	r0, [pc, #76]	@ (8016560 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8016514:	f000 fd45 	bl	8016fa2 <USBD_GetEpDesc>
 8016518:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 801651a:	697b      	ldr	r3, [r7, #20]
 801651c:	2b00      	cmp	r3, #0
 801651e:	d002      	beq.n	8016526 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8016520:	697b      	ldr	r3, [r7, #20]
 8016522:	2210      	movs	r2, #16
 8016524:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8016526:	693b      	ldr	r3, [r7, #16]
 8016528:	2b00      	cmp	r3, #0
 801652a:	d006      	beq.n	801653a <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 801652c:	693b      	ldr	r3, [r7, #16]
 801652e:	2200      	movs	r2, #0
 8016530:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8016534:	711a      	strb	r2, [r3, #4]
 8016536:	2200      	movs	r2, #0
 8016538:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 801653a:	68fb      	ldr	r3, [r7, #12]
 801653c:	2b00      	cmp	r3, #0
 801653e:	d006      	beq.n	801654e <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8016540:	68fb      	ldr	r3, [r7, #12]
 8016542:	2200      	movs	r2, #0
 8016544:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8016548:	711a      	strb	r2, [r3, #4]
 801654a:	2200      	movs	r2, #0
 801654c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 801654e:	687b      	ldr	r3, [r7, #4]
 8016550:	2243      	movs	r2, #67	@ 0x43
 8016552:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8016554:	4b02      	ldr	r3, [pc, #8]	@ (8016560 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8016556:	4618      	mov	r0, r3
 8016558:	3718      	adds	r7, #24
 801655a:	46bd      	mov	sp, r7
 801655c:	bd80      	pop	{r7, pc}
 801655e:	bf00      	nop
 8016560:	2400008c 	.word	0x2400008c

08016564 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8016564:	b580      	push	{r7, lr}
 8016566:	b086      	sub	sp, #24
 8016568:	af00      	add	r7, sp, #0
 801656a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 801656c:	2182      	movs	r1, #130	@ 0x82
 801656e:	4818      	ldr	r0, [pc, #96]	@ (80165d0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8016570:	f000 fd17 	bl	8016fa2 <USBD_GetEpDesc>
 8016574:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8016576:	2101      	movs	r1, #1
 8016578:	4815      	ldr	r0, [pc, #84]	@ (80165d0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 801657a:	f000 fd12 	bl	8016fa2 <USBD_GetEpDesc>
 801657e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8016580:	2181      	movs	r1, #129	@ 0x81
 8016582:	4813      	ldr	r0, [pc, #76]	@ (80165d0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8016584:	f000 fd0d 	bl	8016fa2 <USBD_GetEpDesc>
 8016588:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 801658a:	697b      	ldr	r3, [r7, #20]
 801658c:	2b00      	cmp	r3, #0
 801658e:	d002      	beq.n	8016596 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8016590:	697b      	ldr	r3, [r7, #20]
 8016592:	2210      	movs	r2, #16
 8016594:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8016596:	693b      	ldr	r3, [r7, #16]
 8016598:	2b00      	cmp	r3, #0
 801659a:	d006      	beq.n	80165aa <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 801659c:	693b      	ldr	r3, [r7, #16]
 801659e:	2200      	movs	r2, #0
 80165a0:	711a      	strb	r2, [r3, #4]
 80165a2:	2200      	movs	r2, #0
 80165a4:	f042 0202 	orr.w	r2, r2, #2
 80165a8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80165aa:	68fb      	ldr	r3, [r7, #12]
 80165ac:	2b00      	cmp	r3, #0
 80165ae:	d006      	beq.n	80165be <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80165b0:	68fb      	ldr	r3, [r7, #12]
 80165b2:	2200      	movs	r2, #0
 80165b4:	711a      	strb	r2, [r3, #4]
 80165b6:	2200      	movs	r2, #0
 80165b8:	f042 0202 	orr.w	r2, r2, #2
 80165bc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80165be:	687b      	ldr	r3, [r7, #4]
 80165c0:	2243      	movs	r2, #67	@ 0x43
 80165c2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80165c4:	4b02      	ldr	r3, [pc, #8]	@ (80165d0 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 80165c6:	4618      	mov	r0, r3
 80165c8:	3718      	adds	r7, #24
 80165ca:	46bd      	mov	sp, r7
 80165cc:	bd80      	pop	{r7, pc}
 80165ce:	bf00      	nop
 80165d0:	2400008c 	.word	0x2400008c

080165d4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80165d4:	b580      	push	{r7, lr}
 80165d6:	b086      	sub	sp, #24
 80165d8:	af00      	add	r7, sp, #0
 80165da:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80165dc:	2182      	movs	r1, #130	@ 0x82
 80165de:	4818      	ldr	r0, [pc, #96]	@ (8016640 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80165e0:	f000 fcdf 	bl	8016fa2 <USBD_GetEpDesc>
 80165e4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80165e6:	2101      	movs	r1, #1
 80165e8:	4815      	ldr	r0, [pc, #84]	@ (8016640 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80165ea:	f000 fcda 	bl	8016fa2 <USBD_GetEpDesc>
 80165ee:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80165f0:	2181      	movs	r1, #129	@ 0x81
 80165f2:	4813      	ldr	r0, [pc, #76]	@ (8016640 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80165f4:	f000 fcd5 	bl	8016fa2 <USBD_GetEpDesc>
 80165f8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80165fa:	697b      	ldr	r3, [r7, #20]
 80165fc:	2b00      	cmp	r3, #0
 80165fe:	d002      	beq.n	8016606 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8016600:	697b      	ldr	r3, [r7, #20]
 8016602:	2210      	movs	r2, #16
 8016604:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8016606:	693b      	ldr	r3, [r7, #16]
 8016608:	2b00      	cmp	r3, #0
 801660a:	d006      	beq.n	801661a <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 801660c:	693b      	ldr	r3, [r7, #16]
 801660e:	2200      	movs	r2, #0
 8016610:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8016614:	711a      	strb	r2, [r3, #4]
 8016616:	2200      	movs	r2, #0
 8016618:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 801661a:	68fb      	ldr	r3, [r7, #12]
 801661c:	2b00      	cmp	r3, #0
 801661e:	d006      	beq.n	801662e <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8016620:	68fb      	ldr	r3, [r7, #12]
 8016622:	2200      	movs	r2, #0
 8016624:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8016628:	711a      	strb	r2, [r3, #4]
 801662a:	2200      	movs	r2, #0
 801662c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 801662e:	687b      	ldr	r3, [r7, #4]
 8016630:	2243      	movs	r2, #67	@ 0x43
 8016632:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8016634:	4b02      	ldr	r3, [pc, #8]	@ (8016640 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8016636:	4618      	mov	r0, r3
 8016638:	3718      	adds	r7, #24
 801663a:	46bd      	mov	sp, r7
 801663c:	bd80      	pop	{r7, pc}
 801663e:	bf00      	nop
 8016640:	2400008c 	.word	0x2400008c

08016644 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8016644:	b480      	push	{r7}
 8016646:	b083      	sub	sp, #12
 8016648:	af00      	add	r7, sp, #0
 801664a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 801664c:	687b      	ldr	r3, [r7, #4]
 801664e:	220a      	movs	r2, #10
 8016650:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8016652:	4b03      	ldr	r3, [pc, #12]	@ (8016660 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8016654:	4618      	mov	r0, r3
 8016656:	370c      	adds	r7, #12
 8016658:	46bd      	mov	sp, r7
 801665a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801665e:	4770      	bx	lr
 8016660:	24000048 	.word	0x24000048

08016664 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8016664:	b480      	push	{r7}
 8016666:	b083      	sub	sp, #12
 8016668:	af00      	add	r7, sp, #0
 801666a:	6078      	str	r0, [r7, #4]
 801666c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 801666e:	683b      	ldr	r3, [r7, #0]
 8016670:	2b00      	cmp	r3, #0
 8016672:	d101      	bne.n	8016678 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8016674:	2303      	movs	r3, #3
 8016676:	e009      	b.n	801668c <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8016678:	687b      	ldr	r3, [r7, #4]
 801667a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801667e:	687a      	ldr	r2, [r7, #4]
 8016680:	33b0      	adds	r3, #176	@ 0xb0
 8016682:	009b      	lsls	r3, r3, #2
 8016684:	4413      	add	r3, r2
 8016686:	683a      	ldr	r2, [r7, #0]
 8016688:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 801668a:	2300      	movs	r3, #0
}
 801668c:	4618      	mov	r0, r3
 801668e:	370c      	adds	r7, #12
 8016690:	46bd      	mov	sp, r7
 8016692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016696:	4770      	bx	lr

08016698 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8016698:	b480      	push	{r7}
 801669a:	b087      	sub	sp, #28
 801669c:	af00      	add	r7, sp, #0
 801669e:	60f8      	str	r0, [r7, #12]
 80166a0:	60b9      	str	r1, [r7, #8]
 80166a2:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80166a4:	68fb      	ldr	r3, [r7, #12]
 80166a6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80166aa:	68fb      	ldr	r3, [r7, #12]
 80166ac:	32b0      	adds	r2, #176	@ 0xb0
 80166ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80166b2:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80166b4:	697b      	ldr	r3, [r7, #20]
 80166b6:	2b00      	cmp	r3, #0
 80166b8:	d101      	bne.n	80166be <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80166ba:	2303      	movs	r3, #3
 80166bc:	e008      	b.n	80166d0 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 80166be:	697b      	ldr	r3, [r7, #20]
 80166c0:	68ba      	ldr	r2, [r7, #8]
 80166c2:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 80166c6:	697b      	ldr	r3, [r7, #20]
 80166c8:	687a      	ldr	r2, [r7, #4]
 80166ca:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 80166ce:	2300      	movs	r3, #0
}
 80166d0:	4618      	mov	r0, r3
 80166d2:	371c      	adds	r7, #28
 80166d4:	46bd      	mov	sp, r7
 80166d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80166da:	4770      	bx	lr

080166dc <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 80166dc:	b480      	push	{r7}
 80166de:	b085      	sub	sp, #20
 80166e0:	af00      	add	r7, sp, #0
 80166e2:	6078      	str	r0, [r7, #4]
 80166e4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80166e6:	687b      	ldr	r3, [r7, #4]
 80166e8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80166ec:	687b      	ldr	r3, [r7, #4]
 80166ee:	32b0      	adds	r2, #176	@ 0xb0
 80166f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80166f4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80166f6:	68fb      	ldr	r3, [r7, #12]
 80166f8:	2b00      	cmp	r3, #0
 80166fa:	d101      	bne.n	8016700 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 80166fc:	2303      	movs	r3, #3
 80166fe:	e004      	b.n	801670a <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8016700:	68fb      	ldr	r3, [r7, #12]
 8016702:	683a      	ldr	r2, [r7, #0]
 8016704:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8016708:	2300      	movs	r3, #0
}
 801670a:	4618      	mov	r0, r3
 801670c:	3714      	adds	r7, #20
 801670e:	46bd      	mov	sp, r7
 8016710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016714:	4770      	bx	lr
	...

08016718 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8016718:	b580      	push	{r7, lr}
 801671a:	b084      	sub	sp, #16
 801671c:	af00      	add	r7, sp, #0
 801671e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8016720:	687b      	ldr	r3, [r7, #4]
 8016722:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016726:	687b      	ldr	r3, [r7, #4]
 8016728:	32b0      	adds	r2, #176	@ 0xb0
 801672a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801672e:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8016730:	2301      	movs	r3, #1
 8016732:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8016734:	68bb      	ldr	r3, [r7, #8]
 8016736:	2b00      	cmp	r3, #0
 8016738:	d101      	bne.n	801673e <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 801673a:	2303      	movs	r3, #3
 801673c:	e025      	b.n	801678a <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 801673e:	68bb      	ldr	r3, [r7, #8]
 8016740:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8016744:	2b00      	cmp	r3, #0
 8016746:	d11f      	bne.n	8016788 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8016748:	68bb      	ldr	r3, [r7, #8]
 801674a:	2201      	movs	r2, #1
 801674c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8016750:	4b10      	ldr	r3, [pc, #64]	@ (8016794 <USBD_CDC_TransmitPacket+0x7c>)
 8016752:	781b      	ldrb	r3, [r3, #0]
 8016754:	f003 020f 	and.w	r2, r3, #15
 8016758:	68bb      	ldr	r3, [r7, #8]
 801675a:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 801675e:	6878      	ldr	r0, [r7, #4]
 8016760:	4613      	mov	r3, r2
 8016762:	009b      	lsls	r3, r3, #2
 8016764:	4413      	add	r3, r2
 8016766:	009b      	lsls	r3, r3, #2
 8016768:	4403      	add	r3, r0
 801676a:	3318      	adds	r3, #24
 801676c:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 801676e:	4b09      	ldr	r3, [pc, #36]	@ (8016794 <USBD_CDC_TransmitPacket+0x7c>)
 8016770:	7819      	ldrb	r1, [r3, #0]
 8016772:	68bb      	ldr	r3, [r7, #8]
 8016774:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8016778:	68bb      	ldr	r3, [r7, #8]
 801677a:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 801677e:	6878      	ldr	r0, [r7, #4]
 8016780:	f002 f823 	bl	80187ca <USBD_LL_Transmit>

    ret = USBD_OK;
 8016784:	2300      	movs	r3, #0
 8016786:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8016788:	7bfb      	ldrb	r3, [r7, #15]
}
 801678a:	4618      	mov	r0, r3
 801678c:	3710      	adds	r7, #16
 801678e:	46bd      	mov	sp, r7
 8016790:	bd80      	pop	{r7, pc}
 8016792:	bf00      	nop
 8016794:	240000cf 	.word	0x240000cf

08016798 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8016798:	b580      	push	{r7, lr}
 801679a:	b084      	sub	sp, #16
 801679c:	af00      	add	r7, sp, #0
 801679e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80167a0:	687b      	ldr	r3, [r7, #4]
 80167a2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80167a6:	687b      	ldr	r3, [r7, #4]
 80167a8:	32b0      	adds	r2, #176	@ 0xb0
 80167aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80167ae:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80167b0:	687b      	ldr	r3, [r7, #4]
 80167b2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80167b6:	687b      	ldr	r3, [r7, #4]
 80167b8:	32b0      	adds	r2, #176	@ 0xb0
 80167ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80167be:	2b00      	cmp	r3, #0
 80167c0:	d101      	bne.n	80167c6 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 80167c2:	2303      	movs	r3, #3
 80167c4:	e018      	b.n	80167f8 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80167c6:	687b      	ldr	r3, [r7, #4]
 80167c8:	7c1b      	ldrb	r3, [r3, #16]
 80167ca:	2b00      	cmp	r3, #0
 80167cc:	d10a      	bne.n	80167e4 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80167ce:	4b0c      	ldr	r3, [pc, #48]	@ (8016800 <USBD_CDC_ReceivePacket+0x68>)
 80167d0:	7819      	ldrb	r1, [r3, #0]
 80167d2:	68fb      	ldr	r3, [r7, #12]
 80167d4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80167d8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80167dc:	6878      	ldr	r0, [r7, #4]
 80167de:	f002 f815 	bl	801880c <USBD_LL_PrepareReceive>
 80167e2:	e008      	b.n	80167f6 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80167e4:	4b06      	ldr	r3, [pc, #24]	@ (8016800 <USBD_CDC_ReceivePacket+0x68>)
 80167e6:	7819      	ldrb	r1, [r3, #0]
 80167e8:	68fb      	ldr	r3, [r7, #12]
 80167ea:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80167ee:	2340      	movs	r3, #64	@ 0x40
 80167f0:	6878      	ldr	r0, [r7, #4]
 80167f2:	f002 f80b 	bl	801880c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80167f6:	2300      	movs	r3, #0
}
 80167f8:	4618      	mov	r0, r3
 80167fa:	3710      	adds	r7, #16
 80167fc:	46bd      	mov	sp, r7
 80167fe:	bd80      	pop	{r7, pc}
 8016800:	240000d0 	.word	0x240000d0

08016804 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8016804:	b580      	push	{r7, lr}
 8016806:	b086      	sub	sp, #24
 8016808:	af00      	add	r7, sp, #0
 801680a:	60f8      	str	r0, [r7, #12]
 801680c:	60b9      	str	r1, [r7, #8]
 801680e:	4613      	mov	r3, r2
 8016810:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8016812:	68fb      	ldr	r3, [r7, #12]
 8016814:	2b00      	cmp	r3, #0
 8016816:	d101      	bne.n	801681c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8016818:	2303      	movs	r3, #3
 801681a:	e01f      	b.n	801685c <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 801681c:	68fb      	ldr	r3, [r7, #12]
 801681e:	2200      	movs	r2, #0
 8016820:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8016824:	68fb      	ldr	r3, [r7, #12]
 8016826:	2200      	movs	r2, #0
 8016828:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 801682c:	68fb      	ldr	r3, [r7, #12]
 801682e:	2200      	movs	r2, #0
 8016830:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8016834:	68bb      	ldr	r3, [r7, #8]
 8016836:	2b00      	cmp	r3, #0
 8016838:	d003      	beq.n	8016842 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 801683a:	68fb      	ldr	r3, [r7, #12]
 801683c:	68ba      	ldr	r2, [r7, #8]
 801683e:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8016842:	68fb      	ldr	r3, [r7, #12]
 8016844:	2201      	movs	r2, #1
 8016846:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 801684a:	68fb      	ldr	r3, [r7, #12]
 801684c:	79fa      	ldrb	r2, [r7, #7]
 801684e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8016850:	68f8      	ldr	r0, [r7, #12]
 8016852:	f001 fe81 	bl	8018558 <USBD_LL_Init>
 8016856:	4603      	mov	r3, r0
 8016858:	75fb      	strb	r3, [r7, #23]

  return ret;
 801685a:	7dfb      	ldrb	r3, [r7, #23]
}
 801685c:	4618      	mov	r0, r3
 801685e:	3718      	adds	r7, #24
 8016860:	46bd      	mov	sp, r7
 8016862:	bd80      	pop	{r7, pc}

08016864 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8016864:	b580      	push	{r7, lr}
 8016866:	b084      	sub	sp, #16
 8016868:	af00      	add	r7, sp, #0
 801686a:	6078      	str	r0, [r7, #4]
 801686c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 801686e:	2300      	movs	r3, #0
 8016870:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8016872:	683b      	ldr	r3, [r7, #0]
 8016874:	2b00      	cmp	r3, #0
 8016876:	d101      	bne.n	801687c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8016878:	2303      	movs	r3, #3
 801687a:	e025      	b.n	80168c8 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 801687c:	687b      	ldr	r3, [r7, #4]
 801687e:	683a      	ldr	r2, [r7, #0]
 8016880:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8016884:	687b      	ldr	r3, [r7, #4]
 8016886:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801688a:	687b      	ldr	r3, [r7, #4]
 801688c:	32ae      	adds	r2, #174	@ 0xae
 801688e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016892:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016894:	2b00      	cmp	r3, #0
 8016896:	d00f      	beq.n	80168b8 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8016898:	687b      	ldr	r3, [r7, #4]
 801689a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801689e:	687b      	ldr	r3, [r7, #4]
 80168a0:	32ae      	adds	r2, #174	@ 0xae
 80168a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80168a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80168a8:	f107 020e 	add.w	r2, r7, #14
 80168ac:	4610      	mov	r0, r2
 80168ae:	4798      	blx	r3
 80168b0:	4602      	mov	r2, r0
 80168b2:	687b      	ldr	r3, [r7, #4]
 80168b4:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 80168b8:	687b      	ldr	r3, [r7, #4]
 80168ba:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80168be:	1c5a      	adds	r2, r3, #1
 80168c0:	687b      	ldr	r3, [r7, #4]
 80168c2:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 80168c6:	2300      	movs	r3, #0
}
 80168c8:	4618      	mov	r0, r3
 80168ca:	3710      	adds	r7, #16
 80168cc:	46bd      	mov	sp, r7
 80168ce:	bd80      	pop	{r7, pc}

080168d0 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80168d0:	b580      	push	{r7, lr}
 80168d2:	b082      	sub	sp, #8
 80168d4:	af00      	add	r7, sp, #0
 80168d6:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80168d8:	6878      	ldr	r0, [r7, #4]
 80168da:	f001 fe8d 	bl	80185f8 <USBD_LL_Start>
 80168de:	4603      	mov	r3, r0
}
 80168e0:	4618      	mov	r0, r3
 80168e2:	3708      	adds	r7, #8
 80168e4:	46bd      	mov	sp, r7
 80168e6:	bd80      	pop	{r7, pc}

080168e8 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 80168e8:	b480      	push	{r7}
 80168ea:	b083      	sub	sp, #12
 80168ec:	af00      	add	r7, sp, #0
 80168ee:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80168f0:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 80168f2:	4618      	mov	r0, r3
 80168f4:	370c      	adds	r7, #12
 80168f6:	46bd      	mov	sp, r7
 80168f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80168fc:	4770      	bx	lr

080168fe <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80168fe:	b580      	push	{r7, lr}
 8016900:	b084      	sub	sp, #16
 8016902:	af00      	add	r7, sp, #0
 8016904:	6078      	str	r0, [r7, #4]
 8016906:	460b      	mov	r3, r1
 8016908:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 801690a:	2300      	movs	r3, #0
 801690c:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 801690e:	687b      	ldr	r3, [r7, #4]
 8016910:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016914:	2b00      	cmp	r3, #0
 8016916:	d009      	beq.n	801692c <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8016918:	687b      	ldr	r3, [r7, #4]
 801691a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801691e:	681b      	ldr	r3, [r3, #0]
 8016920:	78fa      	ldrb	r2, [r7, #3]
 8016922:	4611      	mov	r1, r2
 8016924:	6878      	ldr	r0, [r7, #4]
 8016926:	4798      	blx	r3
 8016928:	4603      	mov	r3, r0
 801692a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 801692c:	7bfb      	ldrb	r3, [r7, #15]
}
 801692e:	4618      	mov	r0, r3
 8016930:	3710      	adds	r7, #16
 8016932:	46bd      	mov	sp, r7
 8016934:	bd80      	pop	{r7, pc}

08016936 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8016936:	b580      	push	{r7, lr}
 8016938:	b084      	sub	sp, #16
 801693a:	af00      	add	r7, sp, #0
 801693c:	6078      	str	r0, [r7, #4]
 801693e:	460b      	mov	r3, r1
 8016940:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8016942:	2300      	movs	r3, #0
 8016944:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8016946:	687b      	ldr	r3, [r7, #4]
 8016948:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801694c:	685b      	ldr	r3, [r3, #4]
 801694e:	78fa      	ldrb	r2, [r7, #3]
 8016950:	4611      	mov	r1, r2
 8016952:	6878      	ldr	r0, [r7, #4]
 8016954:	4798      	blx	r3
 8016956:	4603      	mov	r3, r0
 8016958:	2b00      	cmp	r3, #0
 801695a:	d001      	beq.n	8016960 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 801695c:	2303      	movs	r3, #3
 801695e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8016960:	7bfb      	ldrb	r3, [r7, #15]
}
 8016962:	4618      	mov	r0, r3
 8016964:	3710      	adds	r7, #16
 8016966:	46bd      	mov	sp, r7
 8016968:	bd80      	pop	{r7, pc}

0801696a <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 801696a:	b580      	push	{r7, lr}
 801696c:	b084      	sub	sp, #16
 801696e:	af00      	add	r7, sp, #0
 8016970:	6078      	str	r0, [r7, #4]
 8016972:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8016974:	687b      	ldr	r3, [r7, #4]
 8016976:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 801697a:	6839      	ldr	r1, [r7, #0]
 801697c:	4618      	mov	r0, r3
 801697e:	f001 f936 	bl	8017bee <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8016982:	687b      	ldr	r3, [r7, #4]
 8016984:	2201      	movs	r2, #1
 8016986:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 801698a:	687b      	ldr	r3, [r7, #4]
 801698c:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8016990:	461a      	mov	r2, r3
 8016992:	687b      	ldr	r3, [r7, #4]
 8016994:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8016998:	687b      	ldr	r3, [r7, #4]
 801699a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 801699e:	f003 031f 	and.w	r3, r3, #31
 80169a2:	2b02      	cmp	r3, #2
 80169a4:	d01a      	beq.n	80169dc <USBD_LL_SetupStage+0x72>
 80169a6:	2b02      	cmp	r3, #2
 80169a8:	d822      	bhi.n	80169f0 <USBD_LL_SetupStage+0x86>
 80169aa:	2b00      	cmp	r3, #0
 80169ac:	d002      	beq.n	80169b4 <USBD_LL_SetupStage+0x4a>
 80169ae:	2b01      	cmp	r3, #1
 80169b0:	d00a      	beq.n	80169c8 <USBD_LL_SetupStage+0x5e>
 80169b2:	e01d      	b.n	80169f0 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80169b4:	687b      	ldr	r3, [r7, #4]
 80169b6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80169ba:	4619      	mov	r1, r3
 80169bc:	6878      	ldr	r0, [r7, #4]
 80169be:	f000 fb63 	bl	8017088 <USBD_StdDevReq>
 80169c2:	4603      	mov	r3, r0
 80169c4:	73fb      	strb	r3, [r7, #15]
      break;
 80169c6:	e020      	b.n	8016a0a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80169c8:	687b      	ldr	r3, [r7, #4]
 80169ca:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80169ce:	4619      	mov	r1, r3
 80169d0:	6878      	ldr	r0, [r7, #4]
 80169d2:	f000 fbcb 	bl	801716c <USBD_StdItfReq>
 80169d6:	4603      	mov	r3, r0
 80169d8:	73fb      	strb	r3, [r7, #15]
      break;
 80169da:	e016      	b.n	8016a0a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80169dc:	687b      	ldr	r3, [r7, #4]
 80169de:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80169e2:	4619      	mov	r1, r3
 80169e4:	6878      	ldr	r0, [r7, #4]
 80169e6:	f000 fc2d 	bl	8017244 <USBD_StdEPReq>
 80169ea:	4603      	mov	r3, r0
 80169ec:	73fb      	strb	r3, [r7, #15]
      break;
 80169ee:	e00c      	b.n	8016a0a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80169f0:	687b      	ldr	r3, [r7, #4]
 80169f2:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80169f6:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80169fa:	b2db      	uxtb	r3, r3
 80169fc:	4619      	mov	r1, r3
 80169fe:	6878      	ldr	r0, [r7, #4]
 8016a00:	f001 fe5a 	bl	80186b8 <USBD_LL_StallEP>
 8016a04:	4603      	mov	r3, r0
 8016a06:	73fb      	strb	r3, [r7, #15]
      break;
 8016a08:	bf00      	nop
  }

  return ret;
 8016a0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8016a0c:	4618      	mov	r0, r3
 8016a0e:	3710      	adds	r7, #16
 8016a10:	46bd      	mov	sp, r7
 8016a12:	bd80      	pop	{r7, pc}

08016a14 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8016a14:	b580      	push	{r7, lr}
 8016a16:	b086      	sub	sp, #24
 8016a18:	af00      	add	r7, sp, #0
 8016a1a:	60f8      	str	r0, [r7, #12]
 8016a1c:	460b      	mov	r3, r1
 8016a1e:	607a      	str	r2, [r7, #4]
 8016a20:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8016a22:	2300      	movs	r3, #0
 8016a24:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8016a26:	7afb      	ldrb	r3, [r7, #11]
 8016a28:	2b00      	cmp	r3, #0
 8016a2a:	d16e      	bne.n	8016b0a <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8016a2c:	68fb      	ldr	r3, [r7, #12]
 8016a2e:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8016a32:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8016a34:	68fb      	ldr	r3, [r7, #12]
 8016a36:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8016a3a:	2b03      	cmp	r3, #3
 8016a3c:	f040 8098 	bne.w	8016b70 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8016a40:	693b      	ldr	r3, [r7, #16]
 8016a42:	689a      	ldr	r2, [r3, #8]
 8016a44:	693b      	ldr	r3, [r7, #16]
 8016a46:	68db      	ldr	r3, [r3, #12]
 8016a48:	429a      	cmp	r2, r3
 8016a4a:	d913      	bls.n	8016a74 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8016a4c:	693b      	ldr	r3, [r7, #16]
 8016a4e:	689a      	ldr	r2, [r3, #8]
 8016a50:	693b      	ldr	r3, [r7, #16]
 8016a52:	68db      	ldr	r3, [r3, #12]
 8016a54:	1ad2      	subs	r2, r2, r3
 8016a56:	693b      	ldr	r3, [r7, #16]
 8016a58:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8016a5a:	693b      	ldr	r3, [r7, #16]
 8016a5c:	68da      	ldr	r2, [r3, #12]
 8016a5e:	693b      	ldr	r3, [r7, #16]
 8016a60:	689b      	ldr	r3, [r3, #8]
 8016a62:	4293      	cmp	r3, r2
 8016a64:	bf28      	it	cs
 8016a66:	4613      	movcs	r3, r2
 8016a68:	461a      	mov	r2, r3
 8016a6a:	6879      	ldr	r1, [r7, #4]
 8016a6c:	68f8      	ldr	r0, [r7, #12]
 8016a6e:	f001 f9be 	bl	8017dee <USBD_CtlContinueRx>
 8016a72:	e07d      	b.n	8016b70 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8016a74:	68fb      	ldr	r3, [r7, #12]
 8016a76:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8016a7a:	f003 031f 	and.w	r3, r3, #31
 8016a7e:	2b02      	cmp	r3, #2
 8016a80:	d014      	beq.n	8016aac <USBD_LL_DataOutStage+0x98>
 8016a82:	2b02      	cmp	r3, #2
 8016a84:	d81d      	bhi.n	8016ac2 <USBD_LL_DataOutStage+0xae>
 8016a86:	2b00      	cmp	r3, #0
 8016a88:	d002      	beq.n	8016a90 <USBD_LL_DataOutStage+0x7c>
 8016a8a:	2b01      	cmp	r3, #1
 8016a8c:	d003      	beq.n	8016a96 <USBD_LL_DataOutStage+0x82>
 8016a8e:	e018      	b.n	8016ac2 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8016a90:	2300      	movs	r3, #0
 8016a92:	75bb      	strb	r3, [r7, #22]
            break;
 8016a94:	e018      	b.n	8016ac8 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8016a96:	68fb      	ldr	r3, [r7, #12]
 8016a98:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8016a9c:	b2db      	uxtb	r3, r3
 8016a9e:	4619      	mov	r1, r3
 8016aa0:	68f8      	ldr	r0, [r7, #12]
 8016aa2:	f000 fa64 	bl	8016f6e <USBD_CoreFindIF>
 8016aa6:	4603      	mov	r3, r0
 8016aa8:	75bb      	strb	r3, [r7, #22]
            break;
 8016aaa:	e00d      	b.n	8016ac8 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8016aac:	68fb      	ldr	r3, [r7, #12]
 8016aae:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8016ab2:	b2db      	uxtb	r3, r3
 8016ab4:	4619      	mov	r1, r3
 8016ab6:	68f8      	ldr	r0, [r7, #12]
 8016ab8:	f000 fa66 	bl	8016f88 <USBD_CoreFindEP>
 8016abc:	4603      	mov	r3, r0
 8016abe:	75bb      	strb	r3, [r7, #22]
            break;
 8016ac0:	e002      	b.n	8016ac8 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8016ac2:	2300      	movs	r3, #0
 8016ac4:	75bb      	strb	r3, [r7, #22]
            break;
 8016ac6:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8016ac8:	7dbb      	ldrb	r3, [r7, #22]
 8016aca:	2b00      	cmp	r3, #0
 8016acc:	d119      	bne.n	8016b02 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016ace:	68fb      	ldr	r3, [r7, #12]
 8016ad0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016ad4:	b2db      	uxtb	r3, r3
 8016ad6:	2b03      	cmp	r3, #3
 8016ad8:	d113      	bne.n	8016b02 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8016ada:	7dba      	ldrb	r2, [r7, #22]
 8016adc:	68fb      	ldr	r3, [r7, #12]
 8016ade:	32ae      	adds	r2, #174	@ 0xae
 8016ae0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016ae4:	691b      	ldr	r3, [r3, #16]
 8016ae6:	2b00      	cmp	r3, #0
 8016ae8:	d00b      	beq.n	8016b02 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8016aea:	7dba      	ldrb	r2, [r7, #22]
 8016aec:	68fb      	ldr	r3, [r7, #12]
 8016aee:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8016af2:	7dba      	ldrb	r2, [r7, #22]
 8016af4:	68fb      	ldr	r3, [r7, #12]
 8016af6:	32ae      	adds	r2, #174	@ 0xae
 8016af8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016afc:	691b      	ldr	r3, [r3, #16]
 8016afe:	68f8      	ldr	r0, [r7, #12]
 8016b00:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8016b02:	68f8      	ldr	r0, [r7, #12]
 8016b04:	f001 f984 	bl	8017e10 <USBD_CtlSendStatus>
 8016b08:	e032      	b.n	8016b70 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8016b0a:	7afb      	ldrb	r3, [r7, #11]
 8016b0c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8016b10:	b2db      	uxtb	r3, r3
 8016b12:	4619      	mov	r1, r3
 8016b14:	68f8      	ldr	r0, [r7, #12]
 8016b16:	f000 fa37 	bl	8016f88 <USBD_CoreFindEP>
 8016b1a:	4603      	mov	r3, r0
 8016b1c:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8016b1e:	7dbb      	ldrb	r3, [r7, #22]
 8016b20:	2bff      	cmp	r3, #255	@ 0xff
 8016b22:	d025      	beq.n	8016b70 <USBD_LL_DataOutStage+0x15c>
 8016b24:	7dbb      	ldrb	r3, [r7, #22]
 8016b26:	2b00      	cmp	r3, #0
 8016b28:	d122      	bne.n	8016b70 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016b2a:	68fb      	ldr	r3, [r7, #12]
 8016b2c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016b30:	b2db      	uxtb	r3, r3
 8016b32:	2b03      	cmp	r3, #3
 8016b34:	d117      	bne.n	8016b66 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8016b36:	7dba      	ldrb	r2, [r7, #22]
 8016b38:	68fb      	ldr	r3, [r7, #12]
 8016b3a:	32ae      	adds	r2, #174	@ 0xae
 8016b3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016b40:	699b      	ldr	r3, [r3, #24]
 8016b42:	2b00      	cmp	r3, #0
 8016b44:	d00f      	beq.n	8016b66 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8016b46:	7dba      	ldrb	r2, [r7, #22]
 8016b48:	68fb      	ldr	r3, [r7, #12]
 8016b4a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8016b4e:	7dba      	ldrb	r2, [r7, #22]
 8016b50:	68fb      	ldr	r3, [r7, #12]
 8016b52:	32ae      	adds	r2, #174	@ 0xae
 8016b54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016b58:	699b      	ldr	r3, [r3, #24]
 8016b5a:	7afa      	ldrb	r2, [r7, #11]
 8016b5c:	4611      	mov	r1, r2
 8016b5e:	68f8      	ldr	r0, [r7, #12]
 8016b60:	4798      	blx	r3
 8016b62:	4603      	mov	r3, r0
 8016b64:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8016b66:	7dfb      	ldrb	r3, [r7, #23]
 8016b68:	2b00      	cmp	r3, #0
 8016b6a:	d001      	beq.n	8016b70 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8016b6c:	7dfb      	ldrb	r3, [r7, #23]
 8016b6e:	e000      	b.n	8016b72 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8016b70:	2300      	movs	r3, #0
}
 8016b72:	4618      	mov	r0, r3
 8016b74:	3718      	adds	r7, #24
 8016b76:	46bd      	mov	sp, r7
 8016b78:	bd80      	pop	{r7, pc}

08016b7a <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8016b7a:	b580      	push	{r7, lr}
 8016b7c:	b086      	sub	sp, #24
 8016b7e:	af00      	add	r7, sp, #0
 8016b80:	60f8      	str	r0, [r7, #12]
 8016b82:	460b      	mov	r3, r1
 8016b84:	607a      	str	r2, [r7, #4]
 8016b86:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8016b88:	7afb      	ldrb	r3, [r7, #11]
 8016b8a:	2b00      	cmp	r3, #0
 8016b8c:	d16f      	bne.n	8016c6e <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8016b8e:	68fb      	ldr	r3, [r7, #12]
 8016b90:	3314      	adds	r3, #20
 8016b92:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8016b94:	68fb      	ldr	r3, [r7, #12]
 8016b96:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8016b9a:	2b02      	cmp	r3, #2
 8016b9c:	d15a      	bne.n	8016c54 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8016b9e:	693b      	ldr	r3, [r7, #16]
 8016ba0:	689a      	ldr	r2, [r3, #8]
 8016ba2:	693b      	ldr	r3, [r7, #16]
 8016ba4:	68db      	ldr	r3, [r3, #12]
 8016ba6:	429a      	cmp	r2, r3
 8016ba8:	d914      	bls.n	8016bd4 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8016baa:	693b      	ldr	r3, [r7, #16]
 8016bac:	689a      	ldr	r2, [r3, #8]
 8016bae:	693b      	ldr	r3, [r7, #16]
 8016bb0:	68db      	ldr	r3, [r3, #12]
 8016bb2:	1ad2      	subs	r2, r2, r3
 8016bb4:	693b      	ldr	r3, [r7, #16]
 8016bb6:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8016bb8:	693b      	ldr	r3, [r7, #16]
 8016bba:	689b      	ldr	r3, [r3, #8]
 8016bbc:	461a      	mov	r2, r3
 8016bbe:	6879      	ldr	r1, [r7, #4]
 8016bc0:	68f8      	ldr	r0, [r7, #12]
 8016bc2:	f001 f8e6 	bl	8017d92 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8016bc6:	2300      	movs	r3, #0
 8016bc8:	2200      	movs	r2, #0
 8016bca:	2100      	movs	r1, #0
 8016bcc:	68f8      	ldr	r0, [r7, #12]
 8016bce:	f001 fe1d 	bl	801880c <USBD_LL_PrepareReceive>
 8016bd2:	e03f      	b.n	8016c54 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8016bd4:	693b      	ldr	r3, [r7, #16]
 8016bd6:	68da      	ldr	r2, [r3, #12]
 8016bd8:	693b      	ldr	r3, [r7, #16]
 8016bda:	689b      	ldr	r3, [r3, #8]
 8016bdc:	429a      	cmp	r2, r3
 8016bde:	d11c      	bne.n	8016c1a <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8016be0:	693b      	ldr	r3, [r7, #16]
 8016be2:	685a      	ldr	r2, [r3, #4]
 8016be4:	693b      	ldr	r3, [r7, #16]
 8016be6:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8016be8:	429a      	cmp	r2, r3
 8016bea:	d316      	bcc.n	8016c1a <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8016bec:	693b      	ldr	r3, [r7, #16]
 8016bee:	685a      	ldr	r2, [r3, #4]
 8016bf0:	68fb      	ldr	r3, [r7, #12]
 8016bf2:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8016bf6:	429a      	cmp	r2, r3
 8016bf8:	d20f      	bcs.n	8016c1a <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8016bfa:	2200      	movs	r2, #0
 8016bfc:	2100      	movs	r1, #0
 8016bfe:	68f8      	ldr	r0, [r7, #12]
 8016c00:	f001 f8c7 	bl	8017d92 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8016c04:	68fb      	ldr	r3, [r7, #12]
 8016c06:	2200      	movs	r2, #0
 8016c08:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8016c0c:	2300      	movs	r3, #0
 8016c0e:	2200      	movs	r2, #0
 8016c10:	2100      	movs	r1, #0
 8016c12:	68f8      	ldr	r0, [r7, #12]
 8016c14:	f001 fdfa 	bl	801880c <USBD_LL_PrepareReceive>
 8016c18:	e01c      	b.n	8016c54 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016c1a:	68fb      	ldr	r3, [r7, #12]
 8016c1c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016c20:	b2db      	uxtb	r3, r3
 8016c22:	2b03      	cmp	r3, #3
 8016c24:	d10f      	bne.n	8016c46 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8016c26:	68fb      	ldr	r3, [r7, #12]
 8016c28:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016c2c:	68db      	ldr	r3, [r3, #12]
 8016c2e:	2b00      	cmp	r3, #0
 8016c30:	d009      	beq.n	8016c46 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8016c32:	68fb      	ldr	r3, [r7, #12]
 8016c34:	2200      	movs	r2, #0
 8016c36:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8016c3a:	68fb      	ldr	r3, [r7, #12]
 8016c3c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016c40:	68db      	ldr	r3, [r3, #12]
 8016c42:	68f8      	ldr	r0, [r7, #12]
 8016c44:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8016c46:	2180      	movs	r1, #128	@ 0x80
 8016c48:	68f8      	ldr	r0, [r7, #12]
 8016c4a:	f001 fd35 	bl	80186b8 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8016c4e:	68f8      	ldr	r0, [r7, #12]
 8016c50:	f001 f8f1 	bl	8017e36 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8016c54:	68fb      	ldr	r3, [r7, #12]
 8016c56:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8016c5a:	2b00      	cmp	r3, #0
 8016c5c:	d03a      	beq.n	8016cd4 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8016c5e:	68f8      	ldr	r0, [r7, #12]
 8016c60:	f7ff fe42 	bl	80168e8 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8016c64:	68fb      	ldr	r3, [r7, #12]
 8016c66:	2200      	movs	r2, #0
 8016c68:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8016c6c:	e032      	b.n	8016cd4 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8016c6e:	7afb      	ldrb	r3, [r7, #11]
 8016c70:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8016c74:	b2db      	uxtb	r3, r3
 8016c76:	4619      	mov	r1, r3
 8016c78:	68f8      	ldr	r0, [r7, #12]
 8016c7a:	f000 f985 	bl	8016f88 <USBD_CoreFindEP>
 8016c7e:	4603      	mov	r3, r0
 8016c80:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8016c82:	7dfb      	ldrb	r3, [r7, #23]
 8016c84:	2bff      	cmp	r3, #255	@ 0xff
 8016c86:	d025      	beq.n	8016cd4 <USBD_LL_DataInStage+0x15a>
 8016c88:	7dfb      	ldrb	r3, [r7, #23]
 8016c8a:	2b00      	cmp	r3, #0
 8016c8c:	d122      	bne.n	8016cd4 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016c8e:	68fb      	ldr	r3, [r7, #12]
 8016c90:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016c94:	b2db      	uxtb	r3, r3
 8016c96:	2b03      	cmp	r3, #3
 8016c98:	d11c      	bne.n	8016cd4 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8016c9a:	7dfa      	ldrb	r2, [r7, #23]
 8016c9c:	68fb      	ldr	r3, [r7, #12]
 8016c9e:	32ae      	adds	r2, #174	@ 0xae
 8016ca0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016ca4:	695b      	ldr	r3, [r3, #20]
 8016ca6:	2b00      	cmp	r3, #0
 8016ca8:	d014      	beq.n	8016cd4 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8016caa:	7dfa      	ldrb	r2, [r7, #23]
 8016cac:	68fb      	ldr	r3, [r7, #12]
 8016cae:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8016cb2:	7dfa      	ldrb	r2, [r7, #23]
 8016cb4:	68fb      	ldr	r3, [r7, #12]
 8016cb6:	32ae      	adds	r2, #174	@ 0xae
 8016cb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016cbc:	695b      	ldr	r3, [r3, #20]
 8016cbe:	7afa      	ldrb	r2, [r7, #11]
 8016cc0:	4611      	mov	r1, r2
 8016cc2:	68f8      	ldr	r0, [r7, #12]
 8016cc4:	4798      	blx	r3
 8016cc6:	4603      	mov	r3, r0
 8016cc8:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8016cca:	7dbb      	ldrb	r3, [r7, #22]
 8016ccc:	2b00      	cmp	r3, #0
 8016cce:	d001      	beq.n	8016cd4 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8016cd0:	7dbb      	ldrb	r3, [r7, #22]
 8016cd2:	e000      	b.n	8016cd6 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8016cd4:	2300      	movs	r3, #0
}
 8016cd6:	4618      	mov	r0, r3
 8016cd8:	3718      	adds	r7, #24
 8016cda:	46bd      	mov	sp, r7
 8016cdc:	bd80      	pop	{r7, pc}

08016cde <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8016cde:	b580      	push	{r7, lr}
 8016ce0:	b084      	sub	sp, #16
 8016ce2:	af00      	add	r7, sp, #0
 8016ce4:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8016ce6:	2300      	movs	r3, #0
 8016ce8:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8016cea:	687b      	ldr	r3, [r7, #4]
 8016cec:	2201      	movs	r2, #1
 8016cee:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8016cf2:	687b      	ldr	r3, [r7, #4]
 8016cf4:	2200      	movs	r2, #0
 8016cf6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8016cfa:	687b      	ldr	r3, [r7, #4]
 8016cfc:	2200      	movs	r2, #0
 8016cfe:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8016d00:	687b      	ldr	r3, [r7, #4]
 8016d02:	2200      	movs	r2, #0
 8016d04:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8016d08:	687b      	ldr	r3, [r7, #4]
 8016d0a:	2200      	movs	r2, #0
 8016d0c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8016d10:	687b      	ldr	r3, [r7, #4]
 8016d12:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016d16:	2b00      	cmp	r3, #0
 8016d18:	d014      	beq.n	8016d44 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8016d1a:	687b      	ldr	r3, [r7, #4]
 8016d1c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016d20:	685b      	ldr	r3, [r3, #4]
 8016d22:	2b00      	cmp	r3, #0
 8016d24:	d00e      	beq.n	8016d44 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8016d26:	687b      	ldr	r3, [r7, #4]
 8016d28:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016d2c:	685b      	ldr	r3, [r3, #4]
 8016d2e:	687a      	ldr	r2, [r7, #4]
 8016d30:	6852      	ldr	r2, [r2, #4]
 8016d32:	b2d2      	uxtb	r2, r2
 8016d34:	4611      	mov	r1, r2
 8016d36:	6878      	ldr	r0, [r7, #4]
 8016d38:	4798      	blx	r3
 8016d3a:	4603      	mov	r3, r0
 8016d3c:	2b00      	cmp	r3, #0
 8016d3e:	d001      	beq.n	8016d44 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8016d40:	2303      	movs	r3, #3
 8016d42:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8016d44:	2340      	movs	r3, #64	@ 0x40
 8016d46:	2200      	movs	r2, #0
 8016d48:	2100      	movs	r1, #0
 8016d4a:	6878      	ldr	r0, [r7, #4]
 8016d4c:	f001 fc6f 	bl	801862e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8016d50:	687b      	ldr	r3, [r7, #4]
 8016d52:	2201      	movs	r2, #1
 8016d54:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8016d58:	687b      	ldr	r3, [r7, #4]
 8016d5a:	2240      	movs	r2, #64	@ 0x40
 8016d5c:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8016d60:	2340      	movs	r3, #64	@ 0x40
 8016d62:	2200      	movs	r2, #0
 8016d64:	2180      	movs	r1, #128	@ 0x80
 8016d66:	6878      	ldr	r0, [r7, #4]
 8016d68:	f001 fc61 	bl	801862e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8016d6c:	687b      	ldr	r3, [r7, #4]
 8016d6e:	2201      	movs	r2, #1
 8016d70:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8016d72:	687b      	ldr	r3, [r7, #4]
 8016d74:	2240      	movs	r2, #64	@ 0x40
 8016d76:	621a      	str	r2, [r3, #32]

  return ret;
 8016d78:	7bfb      	ldrb	r3, [r7, #15]
}
 8016d7a:	4618      	mov	r0, r3
 8016d7c:	3710      	adds	r7, #16
 8016d7e:	46bd      	mov	sp, r7
 8016d80:	bd80      	pop	{r7, pc}

08016d82 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8016d82:	b480      	push	{r7}
 8016d84:	b083      	sub	sp, #12
 8016d86:	af00      	add	r7, sp, #0
 8016d88:	6078      	str	r0, [r7, #4]
 8016d8a:	460b      	mov	r3, r1
 8016d8c:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8016d8e:	687b      	ldr	r3, [r7, #4]
 8016d90:	78fa      	ldrb	r2, [r7, #3]
 8016d92:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8016d94:	2300      	movs	r3, #0
}
 8016d96:	4618      	mov	r0, r3
 8016d98:	370c      	adds	r7, #12
 8016d9a:	46bd      	mov	sp, r7
 8016d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016da0:	4770      	bx	lr

08016da2 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8016da2:	b480      	push	{r7}
 8016da4:	b083      	sub	sp, #12
 8016da6:	af00      	add	r7, sp, #0
 8016da8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8016daa:	687b      	ldr	r3, [r7, #4]
 8016dac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016db0:	b2db      	uxtb	r3, r3
 8016db2:	2b04      	cmp	r3, #4
 8016db4:	d006      	beq.n	8016dc4 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8016db6:	687b      	ldr	r3, [r7, #4]
 8016db8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016dbc:	b2da      	uxtb	r2, r3
 8016dbe:	687b      	ldr	r3, [r7, #4]
 8016dc0:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8016dc4:	687b      	ldr	r3, [r7, #4]
 8016dc6:	2204      	movs	r2, #4
 8016dc8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8016dcc:	2300      	movs	r3, #0
}
 8016dce:	4618      	mov	r0, r3
 8016dd0:	370c      	adds	r7, #12
 8016dd2:	46bd      	mov	sp, r7
 8016dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016dd8:	4770      	bx	lr

08016dda <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8016dda:	b480      	push	{r7}
 8016ddc:	b083      	sub	sp, #12
 8016dde:	af00      	add	r7, sp, #0
 8016de0:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8016de2:	687b      	ldr	r3, [r7, #4]
 8016de4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016de8:	b2db      	uxtb	r3, r3
 8016dea:	2b04      	cmp	r3, #4
 8016dec:	d106      	bne.n	8016dfc <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8016dee:	687b      	ldr	r3, [r7, #4]
 8016df0:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8016df4:	b2da      	uxtb	r2, r3
 8016df6:	687b      	ldr	r3, [r7, #4]
 8016df8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8016dfc:	2300      	movs	r3, #0
}
 8016dfe:	4618      	mov	r0, r3
 8016e00:	370c      	adds	r7, #12
 8016e02:	46bd      	mov	sp, r7
 8016e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016e08:	4770      	bx	lr

08016e0a <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8016e0a:	b580      	push	{r7, lr}
 8016e0c:	b082      	sub	sp, #8
 8016e0e:	af00      	add	r7, sp, #0
 8016e10:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016e12:	687b      	ldr	r3, [r7, #4]
 8016e14:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016e18:	b2db      	uxtb	r3, r3
 8016e1a:	2b03      	cmp	r3, #3
 8016e1c:	d110      	bne.n	8016e40 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8016e1e:	687b      	ldr	r3, [r7, #4]
 8016e20:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016e24:	2b00      	cmp	r3, #0
 8016e26:	d00b      	beq.n	8016e40 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8016e28:	687b      	ldr	r3, [r7, #4]
 8016e2a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016e2e:	69db      	ldr	r3, [r3, #28]
 8016e30:	2b00      	cmp	r3, #0
 8016e32:	d005      	beq.n	8016e40 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8016e34:	687b      	ldr	r3, [r7, #4]
 8016e36:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016e3a:	69db      	ldr	r3, [r3, #28]
 8016e3c:	6878      	ldr	r0, [r7, #4]
 8016e3e:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8016e40:	2300      	movs	r3, #0
}
 8016e42:	4618      	mov	r0, r3
 8016e44:	3708      	adds	r7, #8
 8016e46:	46bd      	mov	sp, r7
 8016e48:	bd80      	pop	{r7, pc}

08016e4a <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8016e4a:	b580      	push	{r7, lr}
 8016e4c:	b082      	sub	sp, #8
 8016e4e:	af00      	add	r7, sp, #0
 8016e50:	6078      	str	r0, [r7, #4]
 8016e52:	460b      	mov	r3, r1
 8016e54:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8016e56:	687b      	ldr	r3, [r7, #4]
 8016e58:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016e5c:	687b      	ldr	r3, [r7, #4]
 8016e5e:	32ae      	adds	r2, #174	@ 0xae
 8016e60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016e64:	2b00      	cmp	r3, #0
 8016e66:	d101      	bne.n	8016e6c <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8016e68:	2303      	movs	r3, #3
 8016e6a:	e01c      	b.n	8016ea6 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016e6c:	687b      	ldr	r3, [r7, #4]
 8016e6e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016e72:	b2db      	uxtb	r3, r3
 8016e74:	2b03      	cmp	r3, #3
 8016e76:	d115      	bne.n	8016ea4 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8016e78:	687b      	ldr	r3, [r7, #4]
 8016e7a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016e7e:	687b      	ldr	r3, [r7, #4]
 8016e80:	32ae      	adds	r2, #174	@ 0xae
 8016e82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016e86:	6a1b      	ldr	r3, [r3, #32]
 8016e88:	2b00      	cmp	r3, #0
 8016e8a:	d00b      	beq.n	8016ea4 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8016e8c:	687b      	ldr	r3, [r7, #4]
 8016e8e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016e92:	687b      	ldr	r3, [r7, #4]
 8016e94:	32ae      	adds	r2, #174	@ 0xae
 8016e96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016e9a:	6a1b      	ldr	r3, [r3, #32]
 8016e9c:	78fa      	ldrb	r2, [r7, #3]
 8016e9e:	4611      	mov	r1, r2
 8016ea0:	6878      	ldr	r0, [r7, #4]
 8016ea2:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8016ea4:	2300      	movs	r3, #0
}
 8016ea6:	4618      	mov	r0, r3
 8016ea8:	3708      	adds	r7, #8
 8016eaa:	46bd      	mov	sp, r7
 8016eac:	bd80      	pop	{r7, pc}

08016eae <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8016eae:	b580      	push	{r7, lr}
 8016eb0:	b082      	sub	sp, #8
 8016eb2:	af00      	add	r7, sp, #0
 8016eb4:	6078      	str	r0, [r7, #4]
 8016eb6:	460b      	mov	r3, r1
 8016eb8:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8016eba:	687b      	ldr	r3, [r7, #4]
 8016ebc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016ec0:	687b      	ldr	r3, [r7, #4]
 8016ec2:	32ae      	adds	r2, #174	@ 0xae
 8016ec4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016ec8:	2b00      	cmp	r3, #0
 8016eca:	d101      	bne.n	8016ed0 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8016ecc:	2303      	movs	r3, #3
 8016ece:	e01c      	b.n	8016f0a <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016ed0:	687b      	ldr	r3, [r7, #4]
 8016ed2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016ed6:	b2db      	uxtb	r3, r3
 8016ed8:	2b03      	cmp	r3, #3
 8016eda:	d115      	bne.n	8016f08 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8016edc:	687b      	ldr	r3, [r7, #4]
 8016ede:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016ee2:	687b      	ldr	r3, [r7, #4]
 8016ee4:	32ae      	adds	r2, #174	@ 0xae
 8016ee6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016eea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016eec:	2b00      	cmp	r3, #0
 8016eee:	d00b      	beq.n	8016f08 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8016ef0:	687b      	ldr	r3, [r7, #4]
 8016ef2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016ef6:	687b      	ldr	r3, [r7, #4]
 8016ef8:	32ae      	adds	r2, #174	@ 0xae
 8016efa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016efe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016f00:	78fa      	ldrb	r2, [r7, #3]
 8016f02:	4611      	mov	r1, r2
 8016f04:	6878      	ldr	r0, [r7, #4]
 8016f06:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8016f08:	2300      	movs	r3, #0
}
 8016f0a:	4618      	mov	r0, r3
 8016f0c:	3708      	adds	r7, #8
 8016f0e:	46bd      	mov	sp, r7
 8016f10:	bd80      	pop	{r7, pc}

08016f12 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8016f12:	b480      	push	{r7}
 8016f14:	b083      	sub	sp, #12
 8016f16:	af00      	add	r7, sp, #0
 8016f18:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8016f1a:	2300      	movs	r3, #0
}
 8016f1c:	4618      	mov	r0, r3
 8016f1e:	370c      	adds	r7, #12
 8016f20:	46bd      	mov	sp, r7
 8016f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016f26:	4770      	bx	lr

08016f28 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8016f28:	b580      	push	{r7, lr}
 8016f2a:	b084      	sub	sp, #16
 8016f2c:	af00      	add	r7, sp, #0
 8016f2e:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8016f30:	2300      	movs	r3, #0
 8016f32:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8016f34:	687b      	ldr	r3, [r7, #4]
 8016f36:	2201      	movs	r2, #1
 8016f38:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8016f3c:	687b      	ldr	r3, [r7, #4]
 8016f3e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016f42:	2b00      	cmp	r3, #0
 8016f44:	d00e      	beq.n	8016f64 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8016f46:	687b      	ldr	r3, [r7, #4]
 8016f48:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016f4c:	685b      	ldr	r3, [r3, #4]
 8016f4e:	687a      	ldr	r2, [r7, #4]
 8016f50:	6852      	ldr	r2, [r2, #4]
 8016f52:	b2d2      	uxtb	r2, r2
 8016f54:	4611      	mov	r1, r2
 8016f56:	6878      	ldr	r0, [r7, #4]
 8016f58:	4798      	blx	r3
 8016f5a:	4603      	mov	r3, r0
 8016f5c:	2b00      	cmp	r3, #0
 8016f5e:	d001      	beq.n	8016f64 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8016f60:	2303      	movs	r3, #3
 8016f62:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8016f64:	7bfb      	ldrb	r3, [r7, #15]
}
 8016f66:	4618      	mov	r0, r3
 8016f68:	3710      	adds	r7, #16
 8016f6a:	46bd      	mov	sp, r7
 8016f6c:	bd80      	pop	{r7, pc}

08016f6e <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8016f6e:	b480      	push	{r7}
 8016f70:	b083      	sub	sp, #12
 8016f72:	af00      	add	r7, sp, #0
 8016f74:	6078      	str	r0, [r7, #4]
 8016f76:	460b      	mov	r3, r1
 8016f78:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8016f7a:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8016f7c:	4618      	mov	r0, r3
 8016f7e:	370c      	adds	r7, #12
 8016f80:	46bd      	mov	sp, r7
 8016f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016f86:	4770      	bx	lr

08016f88 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8016f88:	b480      	push	{r7}
 8016f8a:	b083      	sub	sp, #12
 8016f8c:	af00      	add	r7, sp, #0
 8016f8e:	6078      	str	r0, [r7, #4]
 8016f90:	460b      	mov	r3, r1
 8016f92:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8016f94:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8016f96:	4618      	mov	r0, r3
 8016f98:	370c      	adds	r7, #12
 8016f9a:	46bd      	mov	sp, r7
 8016f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016fa0:	4770      	bx	lr

08016fa2 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8016fa2:	b580      	push	{r7, lr}
 8016fa4:	b086      	sub	sp, #24
 8016fa6:	af00      	add	r7, sp, #0
 8016fa8:	6078      	str	r0, [r7, #4]
 8016faa:	460b      	mov	r3, r1
 8016fac:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8016fae:	687b      	ldr	r3, [r7, #4]
 8016fb0:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8016fb2:	687b      	ldr	r3, [r7, #4]
 8016fb4:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8016fb6:	2300      	movs	r3, #0
 8016fb8:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8016fba:	68fb      	ldr	r3, [r7, #12]
 8016fbc:	885b      	ldrh	r3, [r3, #2]
 8016fbe:	b29b      	uxth	r3, r3
 8016fc0:	68fa      	ldr	r2, [r7, #12]
 8016fc2:	7812      	ldrb	r2, [r2, #0]
 8016fc4:	4293      	cmp	r3, r2
 8016fc6:	d91f      	bls.n	8017008 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8016fc8:	68fb      	ldr	r3, [r7, #12]
 8016fca:	781b      	ldrb	r3, [r3, #0]
 8016fcc:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8016fce:	e013      	b.n	8016ff8 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8016fd0:	f107 030a 	add.w	r3, r7, #10
 8016fd4:	4619      	mov	r1, r3
 8016fd6:	6978      	ldr	r0, [r7, #20]
 8016fd8:	f000 f81b 	bl	8017012 <USBD_GetNextDesc>
 8016fdc:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8016fde:	697b      	ldr	r3, [r7, #20]
 8016fe0:	785b      	ldrb	r3, [r3, #1]
 8016fe2:	2b05      	cmp	r3, #5
 8016fe4:	d108      	bne.n	8016ff8 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8016fe6:	697b      	ldr	r3, [r7, #20]
 8016fe8:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8016fea:	693b      	ldr	r3, [r7, #16]
 8016fec:	789b      	ldrb	r3, [r3, #2]
 8016fee:	78fa      	ldrb	r2, [r7, #3]
 8016ff0:	429a      	cmp	r2, r3
 8016ff2:	d008      	beq.n	8017006 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8016ff4:	2300      	movs	r3, #0
 8016ff6:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8016ff8:	68fb      	ldr	r3, [r7, #12]
 8016ffa:	885b      	ldrh	r3, [r3, #2]
 8016ffc:	b29a      	uxth	r2, r3
 8016ffe:	897b      	ldrh	r3, [r7, #10]
 8017000:	429a      	cmp	r2, r3
 8017002:	d8e5      	bhi.n	8016fd0 <USBD_GetEpDesc+0x2e>
 8017004:	e000      	b.n	8017008 <USBD_GetEpDesc+0x66>
          break;
 8017006:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8017008:	693b      	ldr	r3, [r7, #16]
}
 801700a:	4618      	mov	r0, r3
 801700c:	3718      	adds	r7, #24
 801700e:	46bd      	mov	sp, r7
 8017010:	bd80      	pop	{r7, pc}

08017012 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8017012:	b480      	push	{r7}
 8017014:	b085      	sub	sp, #20
 8017016:	af00      	add	r7, sp, #0
 8017018:	6078      	str	r0, [r7, #4]
 801701a:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 801701c:	687b      	ldr	r3, [r7, #4]
 801701e:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8017020:	683b      	ldr	r3, [r7, #0]
 8017022:	881b      	ldrh	r3, [r3, #0]
 8017024:	68fa      	ldr	r2, [r7, #12]
 8017026:	7812      	ldrb	r2, [r2, #0]
 8017028:	4413      	add	r3, r2
 801702a:	b29a      	uxth	r2, r3
 801702c:	683b      	ldr	r3, [r7, #0]
 801702e:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8017030:	68fb      	ldr	r3, [r7, #12]
 8017032:	781b      	ldrb	r3, [r3, #0]
 8017034:	461a      	mov	r2, r3
 8017036:	687b      	ldr	r3, [r7, #4]
 8017038:	4413      	add	r3, r2
 801703a:	60fb      	str	r3, [r7, #12]

  return (pnext);
 801703c:	68fb      	ldr	r3, [r7, #12]
}
 801703e:	4618      	mov	r0, r3
 8017040:	3714      	adds	r7, #20
 8017042:	46bd      	mov	sp, r7
 8017044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017048:	4770      	bx	lr

0801704a <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 801704a:	b480      	push	{r7}
 801704c:	b087      	sub	sp, #28
 801704e:	af00      	add	r7, sp, #0
 8017050:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8017052:	687b      	ldr	r3, [r7, #4]
 8017054:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8017056:	697b      	ldr	r3, [r7, #20]
 8017058:	781b      	ldrb	r3, [r3, #0]
 801705a:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 801705c:	697b      	ldr	r3, [r7, #20]
 801705e:	3301      	adds	r3, #1
 8017060:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8017062:	697b      	ldr	r3, [r7, #20]
 8017064:	781b      	ldrb	r3, [r3, #0]
 8017066:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8017068:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 801706c:	021b      	lsls	r3, r3, #8
 801706e:	b21a      	sxth	r2, r3
 8017070:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8017074:	4313      	orrs	r3, r2
 8017076:	b21b      	sxth	r3, r3
 8017078:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 801707a:	89fb      	ldrh	r3, [r7, #14]
}
 801707c:	4618      	mov	r0, r3
 801707e:	371c      	adds	r7, #28
 8017080:	46bd      	mov	sp, r7
 8017082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017086:	4770      	bx	lr

08017088 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017088:	b580      	push	{r7, lr}
 801708a:	b084      	sub	sp, #16
 801708c:	af00      	add	r7, sp, #0
 801708e:	6078      	str	r0, [r7, #4]
 8017090:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8017092:	2300      	movs	r3, #0
 8017094:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8017096:	683b      	ldr	r3, [r7, #0]
 8017098:	781b      	ldrb	r3, [r3, #0]
 801709a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 801709e:	2b40      	cmp	r3, #64	@ 0x40
 80170a0:	d005      	beq.n	80170ae <USBD_StdDevReq+0x26>
 80170a2:	2b40      	cmp	r3, #64	@ 0x40
 80170a4:	d857      	bhi.n	8017156 <USBD_StdDevReq+0xce>
 80170a6:	2b00      	cmp	r3, #0
 80170a8:	d00f      	beq.n	80170ca <USBD_StdDevReq+0x42>
 80170aa:	2b20      	cmp	r3, #32
 80170ac:	d153      	bne.n	8017156 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80170ae:	687b      	ldr	r3, [r7, #4]
 80170b0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80170b4:	687b      	ldr	r3, [r7, #4]
 80170b6:	32ae      	adds	r2, #174	@ 0xae
 80170b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80170bc:	689b      	ldr	r3, [r3, #8]
 80170be:	6839      	ldr	r1, [r7, #0]
 80170c0:	6878      	ldr	r0, [r7, #4]
 80170c2:	4798      	blx	r3
 80170c4:	4603      	mov	r3, r0
 80170c6:	73fb      	strb	r3, [r7, #15]
      break;
 80170c8:	e04a      	b.n	8017160 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80170ca:	683b      	ldr	r3, [r7, #0]
 80170cc:	785b      	ldrb	r3, [r3, #1]
 80170ce:	2b09      	cmp	r3, #9
 80170d0:	d83b      	bhi.n	801714a <USBD_StdDevReq+0xc2>
 80170d2:	a201      	add	r2, pc, #4	@ (adr r2, 80170d8 <USBD_StdDevReq+0x50>)
 80170d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80170d8:	0801712d 	.word	0x0801712d
 80170dc:	08017141 	.word	0x08017141
 80170e0:	0801714b 	.word	0x0801714b
 80170e4:	08017137 	.word	0x08017137
 80170e8:	0801714b 	.word	0x0801714b
 80170ec:	0801710b 	.word	0x0801710b
 80170f0:	08017101 	.word	0x08017101
 80170f4:	0801714b 	.word	0x0801714b
 80170f8:	08017123 	.word	0x08017123
 80170fc:	08017115 	.word	0x08017115
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8017100:	6839      	ldr	r1, [r7, #0]
 8017102:	6878      	ldr	r0, [r7, #4]
 8017104:	f000 fa3c 	bl	8017580 <USBD_GetDescriptor>
          break;
 8017108:	e024      	b.n	8017154 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 801710a:	6839      	ldr	r1, [r7, #0]
 801710c:	6878      	ldr	r0, [r7, #4]
 801710e:	f000 fbcb 	bl	80178a8 <USBD_SetAddress>
          break;
 8017112:	e01f      	b.n	8017154 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8017114:	6839      	ldr	r1, [r7, #0]
 8017116:	6878      	ldr	r0, [r7, #4]
 8017118:	f000 fc0a 	bl	8017930 <USBD_SetConfig>
 801711c:	4603      	mov	r3, r0
 801711e:	73fb      	strb	r3, [r7, #15]
          break;
 8017120:	e018      	b.n	8017154 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8017122:	6839      	ldr	r1, [r7, #0]
 8017124:	6878      	ldr	r0, [r7, #4]
 8017126:	f000 fcad 	bl	8017a84 <USBD_GetConfig>
          break;
 801712a:	e013      	b.n	8017154 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 801712c:	6839      	ldr	r1, [r7, #0]
 801712e:	6878      	ldr	r0, [r7, #4]
 8017130:	f000 fcde 	bl	8017af0 <USBD_GetStatus>
          break;
 8017134:	e00e      	b.n	8017154 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8017136:	6839      	ldr	r1, [r7, #0]
 8017138:	6878      	ldr	r0, [r7, #4]
 801713a:	f000 fd0d 	bl	8017b58 <USBD_SetFeature>
          break;
 801713e:	e009      	b.n	8017154 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8017140:	6839      	ldr	r1, [r7, #0]
 8017142:	6878      	ldr	r0, [r7, #4]
 8017144:	f000 fd31 	bl	8017baa <USBD_ClrFeature>
          break;
 8017148:	e004      	b.n	8017154 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 801714a:	6839      	ldr	r1, [r7, #0]
 801714c:	6878      	ldr	r0, [r7, #4]
 801714e:	f000 fd88 	bl	8017c62 <USBD_CtlError>
          break;
 8017152:	bf00      	nop
      }
      break;
 8017154:	e004      	b.n	8017160 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8017156:	6839      	ldr	r1, [r7, #0]
 8017158:	6878      	ldr	r0, [r7, #4]
 801715a:	f000 fd82 	bl	8017c62 <USBD_CtlError>
      break;
 801715e:	bf00      	nop
  }

  return ret;
 8017160:	7bfb      	ldrb	r3, [r7, #15]
}
 8017162:	4618      	mov	r0, r3
 8017164:	3710      	adds	r7, #16
 8017166:	46bd      	mov	sp, r7
 8017168:	bd80      	pop	{r7, pc}
 801716a:	bf00      	nop

0801716c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801716c:	b580      	push	{r7, lr}
 801716e:	b084      	sub	sp, #16
 8017170:	af00      	add	r7, sp, #0
 8017172:	6078      	str	r0, [r7, #4]
 8017174:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8017176:	2300      	movs	r3, #0
 8017178:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801717a:	683b      	ldr	r3, [r7, #0]
 801717c:	781b      	ldrb	r3, [r3, #0]
 801717e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8017182:	2b40      	cmp	r3, #64	@ 0x40
 8017184:	d005      	beq.n	8017192 <USBD_StdItfReq+0x26>
 8017186:	2b40      	cmp	r3, #64	@ 0x40
 8017188:	d852      	bhi.n	8017230 <USBD_StdItfReq+0xc4>
 801718a:	2b00      	cmp	r3, #0
 801718c:	d001      	beq.n	8017192 <USBD_StdItfReq+0x26>
 801718e:	2b20      	cmp	r3, #32
 8017190:	d14e      	bne.n	8017230 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8017192:	687b      	ldr	r3, [r7, #4]
 8017194:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8017198:	b2db      	uxtb	r3, r3
 801719a:	3b01      	subs	r3, #1
 801719c:	2b02      	cmp	r3, #2
 801719e:	d840      	bhi.n	8017222 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80171a0:	683b      	ldr	r3, [r7, #0]
 80171a2:	889b      	ldrh	r3, [r3, #4]
 80171a4:	b2db      	uxtb	r3, r3
 80171a6:	2b01      	cmp	r3, #1
 80171a8:	d836      	bhi.n	8017218 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80171aa:	683b      	ldr	r3, [r7, #0]
 80171ac:	889b      	ldrh	r3, [r3, #4]
 80171ae:	b2db      	uxtb	r3, r3
 80171b0:	4619      	mov	r1, r3
 80171b2:	6878      	ldr	r0, [r7, #4]
 80171b4:	f7ff fedb 	bl	8016f6e <USBD_CoreFindIF>
 80171b8:	4603      	mov	r3, r0
 80171ba:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80171bc:	7bbb      	ldrb	r3, [r7, #14]
 80171be:	2bff      	cmp	r3, #255	@ 0xff
 80171c0:	d01d      	beq.n	80171fe <USBD_StdItfReq+0x92>
 80171c2:	7bbb      	ldrb	r3, [r7, #14]
 80171c4:	2b00      	cmp	r3, #0
 80171c6:	d11a      	bne.n	80171fe <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 80171c8:	7bba      	ldrb	r2, [r7, #14]
 80171ca:	687b      	ldr	r3, [r7, #4]
 80171cc:	32ae      	adds	r2, #174	@ 0xae
 80171ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80171d2:	689b      	ldr	r3, [r3, #8]
 80171d4:	2b00      	cmp	r3, #0
 80171d6:	d00f      	beq.n	80171f8 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 80171d8:	7bba      	ldrb	r2, [r7, #14]
 80171da:	687b      	ldr	r3, [r7, #4]
 80171dc:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80171e0:	7bba      	ldrb	r2, [r7, #14]
 80171e2:	687b      	ldr	r3, [r7, #4]
 80171e4:	32ae      	adds	r2, #174	@ 0xae
 80171e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80171ea:	689b      	ldr	r3, [r3, #8]
 80171ec:	6839      	ldr	r1, [r7, #0]
 80171ee:	6878      	ldr	r0, [r7, #4]
 80171f0:	4798      	blx	r3
 80171f2:	4603      	mov	r3, r0
 80171f4:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80171f6:	e004      	b.n	8017202 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 80171f8:	2303      	movs	r3, #3
 80171fa:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80171fc:	e001      	b.n	8017202 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 80171fe:	2303      	movs	r3, #3
 8017200:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8017202:	683b      	ldr	r3, [r7, #0]
 8017204:	88db      	ldrh	r3, [r3, #6]
 8017206:	2b00      	cmp	r3, #0
 8017208:	d110      	bne.n	801722c <USBD_StdItfReq+0xc0>
 801720a:	7bfb      	ldrb	r3, [r7, #15]
 801720c:	2b00      	cmp	r3, #0
 801720e:	d10d      	bne.n	801722c <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8017210:	6878      	ldr	r0, [r7, #4]
 8017212:	f000 fdfd 	bl	8017e10 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8017216:	e009      	b.n	801722c <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8017218:	6839      	ldr	r1, [r7, #0]
 801721a:	6878      	ldr	r0, [r7, #4]
 801721c:	f000 fd21 	bl	8017c62 <USBD_CtlError>
          break;
 8017220:	e004      	b.n	801722c <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8017222:	6839      	ldr	r1, [r7, #0]
 8017224:	6878      	ldr	r0, [r7, #4]
 8017226:	f000 fd1c 	bl	8017c62 <USBD_CtlError>
          break;
 801722a:	e000      	b.n	801722e <USBD_StdItfReq+0xc2>
          break;
 801722c:	bf00      	nop
      }
      break;
 801722e:	e004      	b.n	801723a <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8017230:	6839      	ldr	r1, [r7, #0]
 8017232:	6878      	ldr	r0, [r7, #4]
 8017234:	f000 fd15 	bl	8017c62 <USBD_CtlError>
      break;
 8017238:	bf00      	nop
  }

  return ret;
 801723a:	7bfb      	ldrb	r3, [r7, #15]
}
 801723c:	4618      	mov	r0, r3
 801723e:	3710      	adds	r7, #16
 8017240:	46bd      	mov	sp, r7
 8017242:	bd80      	pop	{r7, pc}

08017244 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017244:	b580      	push	{r7, lr}
 8017246:	b084      	sub	sp, #16
 8017248:	af00      	add	r7, sp, #0
 801724a:	6078      	str	r0, [r7, #4]
 801724c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 801724e:	2300      	movs	r3, #0
 8017250:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8017252:	683b      	ldr	r3, [r7, #0]
 8017254:	889b      	ldrh	r3, [r3, #4]
 8017256:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8017258:	683b      	ldr	r3, [r7, #0]
 801725a:	781b      	ldrb	r3, [r3, #0]
 801725c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8017260:	2b40      	cmp	r3, #64	@ 0x40
 8017262:	d007      	beq.n	8017274 <USBD_StdEPReq+0x30>
 8017264:	2b40      	cmp	r3, #64	@ 0x40
 8017266:	f200 817f 	bhi.w	8017568 <USBD_StdEPReq+0x324>
 801726a:	2b00      	cmp	r3, #0
 801726c:	d02a      	beq.n	80172c4 <USBD_StdEPReq+0x80>
 801726e:	2b20      	cmp	r3, #32
 8017270:	f040 817a 	bne.w	8017568 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8017274:	7bbb      	ldrb	r3, [r7, #14]
 8017276:	4619      	mov	r1, r3
 8017278:	6878      	ldr	r0, [r7, #4]
 801727a:	f7ff fe85 	bl	8016f88 <USBD_CoreFindEP>
 801727e:	4603      	mov	r3, r0
 8017280:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8017282:	7b7b      	ldrb	r3, [r7, #13]
 8017284:	2bff      	cmp	r3, #255	@ 0xff
 8017286:	f000 8174 	beq.w	8017572 <USBD_StdEPReq+0x32e>
 801728a:	7b7b      	ldrb	r3, [r7, #13]
 801728c:	2b00      	cmp	r3, #0
 801728e:	f040 8170 	bne.w	8017572 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8017292:	7b7a      	ldrb	r2, [r7, #13]
 8017294:	687b      	ldr	r3, [r7, #4]
 8017296:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 801729a:	7b7a      	ldrb	r2, [r7, #13]
 801729c:	687b      	ldr	r3, [r7, #4]
 801729e:	32ae      	adds	r2, #174	@ 0xae
 80172a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80172a4:	689b      	ldr	r3, [r3, #8]
 80172a6:	2b00      	cmp	r3, #0
 80172a8:	f000 8163 	beq.w	8017572 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 80172ac:	7b7a      	ldrb	r2, [r7, #13]
 80172ae:	687b      	ldr	r3, [r7, #4]
 80172b0:	32ae      	adds	r2, #174	@ 0xae
 80172b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80172b6:	689b      	ldr	r3, [r3, #8]
 80172b8:	6839      	ldr	r1, [r7, #0]
 80172ba:	6878      	ldr	r0, [r7, #4]
 80172bc:	4798      	blx	r3
 80172be:	4603      	mov	r3, r0
 80172c0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80172c2:	e156      	b.n	8017572 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80172c4:	683b      	ldr	r3, [r7, #0]
 80172c6:	785b      	ldrb	r3, [r3, #1]
 80172c8:	2b03      	cmp	r3, #3
 80172ca:	d008      	beq.n	80172de <USBD_StdEPReq+0x9a>
 80172cc:	2b03      	cmp	r3, #3
 80172ce:	f300 8145 	bgt.w	801755c <USBD_StdEPReq+0x318>
 80172d2:	2b00      	cmp	r3, #0
 80172d4:	f000 809b 	beq.w	801740e <USBD_StdEPReq+0x1ca>
 80172d8:	2b01      	cmp	r3, #1
 80172da:	d03c      	beq.n	8017356 <USBD_StdEPReq+0x112>
 80172dc:	e13e      	b.n	801755c <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80172de:	687b      	ldr	r3, [r7, #4]
 80172e0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80172e4:	b2db      	uxtb	r3, r3
 80172e6:	2b02      	cmp	r3, #2
 80172e8:	d002      	beq.n	80172f0 <USBD_StdEPReq+0xac>
 80172ea:	2b03      	cmp	r3, #3
 80172ec:	d016      	beq.n	801731c <USBD_StdEPReq+0xd8>
 80172ee:	e02c      	b.n	801734a <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80172f0:	7bbb      	ldrb	r3, [r7, #14]
 80172f2:	2b00      	cmp	r3, #0
 80172f4:	d00d      	beq.n	8017312 <USBD_StdEPReq+0xce>
 80172f6:	7bbb      	ldrb	r3, [r7, #14]
 80172f8:	2b80      	cmp	r3, #128	@ 0x80
 80172fa:	d00a      	beq.n	8017312 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80172fc:	7bbb      	ldrb	r3, [r7, #14]
 80172fe:	4619      	mov	r1, r3
 8017300:	6878      	ldr	r0, [r7, #4]
 8017302:	f001 f9d9 	bl	80186b8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8017306:	2180      	movs	r1, #128	@ 0x80
 8017308:	6878      	ldr	r0, [r7, #4]
 801730a:	f001 f9d5 	bl	80186b8 <USBD_LL_StallEP>
 801730e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8017310:	e020      	b.n	8017354 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8017312:	6839      	ldr	r1, [r7, #0]
 8017314:	6878      	ldr	r0, [r7, #4]
 8017316:	f000 fca4 	bl	8017c62 <USBD_CtlError>
              break;
 801731a:	e01b      	b.n	8017354 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 801731c:	683b      	ldr	r3, [r7, #0]
 801731e:	885b      	ldrh	r3, [r3, #2]
 8017320:	2b00      	cmp	r3, #0
 8017322:	d10e      	bne.n	8017342 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8017324:	7bbb      	ldrb	r3, [r7, #14]
 8017326:	2b00      	cmp	r3, #0
 8017328:	d00b      	beq.n	8017342 <USBD_StdEPReq+0xfe>
 801732a:	7bbb      	ldrb	r3, [r7, #14]
 801732c:	2b80      	cmp	r3, #128	@ 0x80
 801732e:	d008      	beq.n	8017342 <USBD_StdEPReq+0xfe>
 8017330:	683b      	ldr	r3, [r7, #0]
 8017332:	88db      	ldrh	r3, [r3, #6]
 8017334:	2b00      	cmp	r3, #0
 8017336:	d104      	bne.n	8017342 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8017338:	7bbb      	ldrb	r3, [r7, #14]
 801733a:	4619      	mov	r1, r3
 801733c:	6878      	ldr	r0, [r7, #4]
 801733e:	f001 f9bb 	bl	80186b8 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8017342:	6878      	ldr	r0, [r7, #4]
 8017344:	f000 fd64 	bl	8017e10 <USBD_CtlSendStatus>

              break;
 8017348:	e004      	b.n	8017354 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 801734a:	6839      	ldr	r1, [r7, #0]
 801734c:	6878      	ldr	r0, [r7, #4]
 801734e:	f000 fc88 	bl	8017c62 <USBD_CtlError>
              break;
 8017352:	bf00      	nop
          }
          break;
 8017354:	e107      	b.n	8017566 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8017356:	687b      	ldr	r3, [r7, #4]
 8017358:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801735c:	b2db      	uxtb	r3, r3
 801735e:	2b02      	cmp	r3, #2
 8017360:	d002      	beq.n	8017368 <USBD_StdEPReq+0x124>
 8017362:	2b03      	cmp	r3, #3
 8017364:	d016      	beq.n	8017394 <USBD_StdEPReq+0x150>
 8017366:	e04b      	b.n	8017400 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8017368:	7bbb      	ldrb	r3, [r7, #14]
 801736a:	2b00      	cmp	r3, #0
 801736c:	d00d      	beq.n	801738a <USBD_StdEPReq+0x146>
 801736e:	7bbb      	ldrb	r3, [r7, #14]
 8017370:	2b80      	cmp	r3, #128	@ 0x80
 8017372:	d00a      	beq.n	801738a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8017374:	7bbb      	ldrb	r3, [r7, #14]
 8017376:	4619      	mov	r1, r3
 8017378:	6878      	ldr	r0, [r7, #4]
 801737a:	f001 f99d 	bl	80186b8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 801737e:	2180      	movs	r1, #128	@ 0x80
 8017380:	6878      	ldr	r0, [r7, #4]
 8017382:	f001 f999 	bl	80186b8 <USBD_LL_StallEP>
 8017386:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8017388:	e040      	b.n	801740c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 801738a:	6839      	ldr	r1, [r7, #0]
 801738c:	6878      	ldr	r0, [r7, #4]
 801738e:	f000 fc68 	bl	8017c62 <USBD_CtlError>
              break;
 8017392:	e03b      	b.n	801740c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8017394:	683b      	ldr	r3, [r7, #0]
 8017396:	885b      	ldrh	r3, [r3, #2]
 8017398:	2b00      	cmp	r3, #0
 801739a:	d136      	bne.n	801740a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 801739c:	7bbb      	ldrb	r3, [r7, #14]
 801739e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80173a2:	2b00      	cmp	r3, #0
 80173a4:	d004      	beq.n	80173b0 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80173a6:	7bbb      	ldrb	r3, [r7, #14]
 80173a8:	4619      	mov	r1, r3
 80173aa:	6878      	ldr	r0, [r7, #4]
 80173ac:	f001 f9a3 	bl	80186f6 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 80173b0:	6878      	ldr	r0, [r7, #4]
 80173b2:	f000 fd2d 	bl	8017e10 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 80173b6:	7bbb      	ldrb	r3, [r7, #14]
 80173b8:	4619      	mov	r1, r3
 80173ba:	6878      	ldr	r0, [r7, #4]
 80173bc:	f7ff fde4 	bl	8016f88 <USBD_CoreFindEP>
 80173c0:	4603      	mov	r3, r0
 80173c2:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80173c4:	7b7b      	ldrb	r3, [r7, #13]
 80173c6:	2bff      	cmp	r3, #255	@ 0xff
 80173c8:	d01f      	beq.n	801740a <USBD_StdEPReq+0x1c6>
 80173ca:	7b7b      	ldrb	r3, [r7, #13]
 80173cc:	2b00      	cmp	r3, #0
 80173ce:	d11c      	bne.n	801740a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 80173d0:	7b7a      	ldrb	r2, [r7, #13]
 80173d2:	687b      	ldr	r3, [r7, #4]
 80173d4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 80173d8:	7b7a      	ldrb	r2, [r7, #13]
 80173da:	687b      	ldr	r3, [r7, #4]
 80173dc:	32ae      	adds	r2, #174	@ 0xae
 80173de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80173e2:	689b      	ldr	r3, [r3, #8]
 80173e4:	2b00      	cmp	r3, #0
 80173e6:	d010      	beq.n	801740a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80173e8:	7b7a      	ldrb	r2, [r7, #13]
 80173ea:	687b      	ldr	r3, [r7, #4]
 80173ec:	32ae      	adds	r2, #174	@ 0xae
 80173ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80173f2:	689b      	ldr	r3, [r3, #8]
 80173f4:	6839      	ldr	r1, [r7, #0]
 80173f6:	6878      	ldr	r0, [r7, #4]
 80173f8:	4798      	blx	r3
 80173fa:	4603      	mov	r3, r0
 80173fc:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 80173fe:	e004      	b.n	801740a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8017400:	6839      	ldr	r1, [r7, #0]
 8017402:	6878      	ldr	r0, [r7, #4]
 8017404:	f000 fc2d 	bl	8017c62 <USBD_CtlError>
              break;
 8017408:	e000      	b.n	801740c <USBD_StdEPReq+0x1c8>
              break;
 801740a:	bf00      	nop
          }
          break;
 801740c:	e0ab      	b.n	8017566 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 801740e:	687b      	ldr	r3, [r7, #4]
 8017410:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8017414:	b2db      	uxtb	r3, r3
 8017416:	2b02      	cmp	r3, #2
 8017418:	d002      	beq.n	8017420 <USBD_StdEPReq+0x1dc>
 801741a:	2b03      	cmp	r3, #3
 801741c:	d032      	beq.n	8017484 <USBD_StdEPReq+0x240>
 801741e:	e097      	b.n	8017550 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8017420:	7bbb      	ldrb	r3, [r7, #14]
 8017422:	2b00      	cmp	r3, #0
 8017424:	d007      	beq.n	8017436 <USBD_StdEPReq+0x1f2>
 8017426:	7bbb      	ldrb	r3, [r7, #14]
 8017428:	2b80      	cmp	r3, #128	@ 0x80
 801742a:	d004      	beq.n	8017436 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 801742c:	6839      	ldr	r1, [r7, #0]
 801742e:	6878      	ldr	r0, [r7, #4]
 8017430:	f000 fc17 	bl	8017c62 <USBD_CtlError>
                break;
 8017434:	e091      	b.n	801755a <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8017436:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801743a:	2b00      	cmp	r3, #0
 801743c:	da0b      	bge.n	8017456 <USBD_StdEPReq+0x212>
 801743e:	7bbb      	ldrb	r3, [r7, #14]
 8017440:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8017444:	4613      	mov	r3, r2
 8017446:	009b      	lsls	r3, r3, #2
 8017448:	4413      	add	r3, r2
 801744a:	009b      	lsls	r3, r3, #2
 801744c:	3310      	adds	r3, #16
 801744e:	687a      	ldr	r2, [r7, #4]
 8017450:	4413      	add	r3, r2
 8017452:	3304      	adds	r3, #4
 8017454:	e00b      	b.n	801746e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8017456:	7bbb      	ldrb	r3, [r7, #14]
 8017458:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801745c:	4613      	mov	r3, r2
 801745e:	009b      	lsls	r3, r3, #2
 8017460:	4413      	add	r3, r2
 8017462:	009b      	lsls	r3, r3, #2
 8017464:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8017468:	687a      	ldr	r2, [r7, #4]
 801746a:	4413      	add	r3, r2
 801746c:	3304      	adds	r3, #4
 801746e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8017470:	68bb      	ldr	r3, [r7, #8]
 8017472:	2200      	movs	r2, #0
 8017474:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8017476:	68bb      	ldr	r3, [r7, #8]
 8017478:	2202      	movs	r2, #2
 801747a:	4619      	mov	r1, r3
 801747c:	6878      	ldr	r0, [r7, #4]
 801747e:	f000 fc6d 	bl	8017d5c <USBD_CtlSendData>
              break;
 8017482:	e06a      	b.n	801755a <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8017484:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8017488:	2b00      	cmp	r3, #0
 801748a:	da11      	bge.n	80174b0 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 801748c:	7bbb      	ldrb	r3, [r7, #14]
 801748e:	f003 020f 	and.w	r2, r3, #15
 8017492:	6879      	ldr	r1, [r7, #4]
 8017494:	4613      	mov	r3, r2
 8017496:	009b      	lsls	r3, r3, #2
 8017498:	4413      	add	r3, r2
 801749a:	009b      	lsls	r3, r3, #2
 801749c:	440b      	add	r3, r1
 801749e:	3324      	adds	r3, #36	@ 0x24
 80174a0:	881b      	ldrh	r3, [r3, #0]
 80174a2:	2b00      	cmp	r3, #0
 80174a4:	d117      	bne.n	80174d6 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80174a6:	6839      	ldr	r1, [r7, #0]
 80174a8:	6878      	ldr	r0, [r7, #4]
 80174aa:	f000 fbda 	bl	8017c62 <USBD_CtlError>
                  break;
 80174ae:	e054      	b.n	801755a <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80174b0:	7bbb      	ldrb	r3, [r7, #14]
 80174b2:	f003 020f 	and.w	r2, r3, #15
 80174b6:	6879      	ldr	r1, [r7, #4]
 80174b8:	4613      	mov	r3, r2
 80174ba:	009b      	lsls	r3, r3, #2
 80174bc:	4413      	add	r3, r2
 80174be:	009b      	lsls	r3, r3, #2
 80174c0:	440b      	add	r3, r1
 80174c2:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80174c6:	881b      	ldrh	r3, [r3, #0]
 80174c8:	2b00      	cmp	r3, #0
 80174ca:	d104      	bne.n	80174d6 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80174cc:	6839      	ldr	r1, [r7, #0]
 80174ce:	6878      	ldr	r0, [r7, #4]
 80174d0:	f000 fbc7 	bl	8017c62 <USBD_CtlError>
                  break;
 80174d4:	e041      	b.n	801755a <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80174d6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80174da:	2b00      	cmp	r3, #0
 80174dc:	da0b      	bge.n	80174f6 <USBD_StdEPReq+0x2b2>
 80174de:	7bbb      	ldrb	r3, [r7, #14]
 80174e0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80174e4:	4613      	mov	r3, r2
 80174e6:	009b      	lsls	r3, r3, #2
 80174e8:	4413      	add	r3, r2
 80174ea:	009b      	lsls	r3, r3, #2
 80174ec:	3310      	adds	r3, #16
 80174ee:	687a      	ldr	r2, [r7, #4]
 80174f0:	4413      	add	r3, r2
 80174f2:	3304      	adds	r3, #4
 80174f4:	e00b      	b.n	801750e <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80174f6:	7bbb      	ldrb	r3, [r7, #14]
 80174f8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80174fc:	4613      	mov	r3, r2
 80174fe:	009b      	lsls	r3, r3, #2
 8017500:	4413      	add	r3, r2
 8017502:	009b      	lsls	r3, r3, #2
 8017504:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8017508:	687a      	ldr	r2, [r7, #4]
 801750a:	4413      	add	r3, r2
 801750c:	3304      	adds	r3, #4
 801750e:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8017510:	7bbb      	ldrb	r3, [r7, #14]
 8017512:	2b00      	cmp	r3, #0
 8017514:	d002      	beq.n	801751c <USBD_StdEPReq+0x2d8>
 8017516:	7bbb      	ldrb	r3, [r7, #14]
 8017518:	2b80      	cmp	r3, #128	@ 0x80
 801751a:	d103      	bne.n	8017524 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 801751c:	68bb      	ldr	r3, [r7, #8]
 801751e:	2200      	movs	r2, #0
 8017520:	601a      	str	r2, [r3, #0]
 8017522:	e00e      	b.n	8017542 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8017524:	7bbb      	ldrb	r3, [r7, #14]
 8017526:	4619      	mov	r1, r3
 8017528:	6878      	ldr	r0, [r7, #4]
 801752a:	f001 f903 	bl	8018734 <USBD_LL_IsStallEP>
 801752e:	4603      	mov	r3, r0
 8017530:	2b00      	cmp	r3, #0
 8017532:	d003      	beq.n	801753c <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8017534:	68bb      	ldr	r3, [r7, #8]
 8017536:	2201      	movs	r2, #1
 8017538:	601a      	str	r2, [r3, #0]
 801753a:	e002      	b.n	8017542 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 801753c:	68bb      	ldr	r3, [r7, #8]
 801753e:	2200      	movs	r2, #0
 8017540:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8017542:	68bb      	ldr	r3, [r7, #8]
 8017544:	2202      	movs	r2, #2
 8017546:	4619      	mov	r1, r3
 8017548:	6878      	ldr	r0, [r7, #4]
 801754a:	f000 fc07 	bl	8017d5c <USBD_CtlSendData>
              break;
 801754e:	e004      	b.n	801755a <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8017550:	6839      	ldr	r1, [r7, #0]
 8017552:	6878      	ldr	r0, [r7, #4]
 8017554:	f000 fb85 	bl	8017c62 <USBD_CtlError>
              break;
 8017558:	bf00      	nop
          }
          break;
 801755a:	e004      	b.n	8017566 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 801755c:	6839      	ldr	r1, [r7, #0]
 801755e:	6878      	ldr	r0, [r7, #4]
 8017560:	f000 fb7f 	bl	8017c62 <USBD_CtlError>
          break;
 8017564:	bf00      	nop
      }
      break;
 8017566:	e005      	b.n	8017574 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8017568:	6839      	ldr	r1, [r7, #0]
 801756a:	6878      	ldr	r0, [r7, #4]
 801756c:	f000 fb79 	bl	8017c62 <USBD_CtlError>
      break;
 8017570:	e000      	b.n	8017574 <USBD_StdEPReq+0x330>
      break;
 8017572:	bf00      	nop
  }

  return ret;
 8017574:	7bfb      	ldrb	r3, [r7, #15]
}
 8017576:	4618      	mov	r0, r3
 8017578:	3710      	adds	r7, #16
 801757a:	46bd      	mov	sp, r7
 801757c:	bd80      	pop	{r7, pc}
	...

08017580 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017580:	b580      	push	{r7, lr}
 8017582:	b084      	sub	sp, #16
 8017584:	af00      	add	r7, sp, #0
 8017586:	6078      	str	r0, [r7, #4]
 8017588:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 801758a:	2300      	movs	r3, #0
 801758c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 801758e:	2300      	movs	r3, #0
 8017590:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8017592:	2300      	movs	r3, #0
 8017594:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8017596:	683b      	ldr	r3, [r7, #0]
 8017598:	885b      	ldrh	r3, [r3, #2]
 801759a:	0a1b      	lsrs	r3, r3, #8
 801759c:	b29b      	uxth	r3, r3
 801759e:	3b01      	subs	r3, #1
 80175a0:	2b0e      	cmp	r3, #14
 80175a2:	f200 8152 	bhi.w	801784a <USBD_GetDescriptor+0x2ca>
 80175a6:	a201      	add	r2, pc, #4	@ (adr r2, 80175ac <USBD_GetDescriptor+0x2c>)
 80175a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80175ac:	0801761d 	.word	0x0801761d
 80175b0:	08017635 	.word	0x08017635
 80175b4:	08017675 	.word	0x08017675
 80175b8:	0801784b 	.word	0x0801784b
 80175bc:	0801784b 	.word	0x0801784b
 80175c0:	080177eb 	.word	0x080177eb
 80175c4:	08017817 	.word	0x08017817
 80175c8:	0801784b 	.word	0x0801784b
 80175cc:	0801784b 	.word	0x0801784b
 80175d0:	0801784b 	.word	0x0801784b
 80175d4:	0801784b 	.word	0x0801784b
 80175d8:	0801784b 	.word	0x0801784b
 80175dc:	0801784b 	.word	0x0801784b
 80175e0:	0801784b 	.word	0x0801784b
 80175e4:	080175e9 	.word	0x080175e9
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 80175e8:	687b      	ldr	r3, [r7, #4]
 80175ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80175ee:	69db      	ldr	r3, [r3, #28]
 80175f0:	2b00      	cmp	r3, #0
 80175f2:	d00b      	beq.n	801760c <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 80175f4:	687b      	ldr	r3, [r7, #4]
 80175f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80175fa:	69db      	ldr	r3, [r3, #28]
 80175fc:	687a      	ldr	r2, [r7, #4]
 80175fe:	7c12      	ldrb	r2, [r2, #16]
 8017600:	f107 0108 	add.w	r1, r7, #8
 8017604:	4610      	mov	r0, r2
 8017606:	4798      	blx	r3
 8017608:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801760a:	e126      	b.n	801785a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 801760c:	6839      	ldr	r1, [r7, #0]
 801760e:	6878      	ldr	r0, [r7, #4]
 8017610:	f000 fb27 	bl	8017c62 <USBD_CtlError>
        err++;
 8017614:	7afb      	ldrb	r3, [r7, #11]
 8017616:	3301      	adds	r3, #1
 8017618:	72fb      	strb	r3, [r7, #11]
      break;
 801761a:	e11e      	b.n	801785a <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 801761c:	687b      	ldr	r3, [r7, #4]
 801761e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8017622:	681b      	ldr	r3, [r3, #0]
 8017624:	687a      	ldr	r2, [r7, #4]
 8017626:	7c12      	ldrb	r2, [r2, #16]
 8017628:	f107 0108 	add.w	r1, r7, #8
 801762c:	4610      	mov	r0, r2
 801762e:	4798      	blx	r3
 8017630:	60f8      	str	r0, [r7, #12]
      break;
 8017632:	e112      	b.n	801785a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8017634:	687b      	ldr	r3, [r7, #4]
 8017636:	7c1b      	ldrb	r3, [r3, #16]
 8017638:	2b00      	cmp	r3, #0
 801763a:	d10d      	bne.n	8017658 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 801763c:	687b      	ldr	r3, [r7, #4]
 801763e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8017642:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8017644:	f107 0208 	add.w	r2, r7, #8
 8017648:	4610      	mov	r0, r2
 801764a:	4798      	blx	r3
 801764c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801764e:	68fb      	ldr	r3, [r7, #12]
 8017650:	3301      	adds	r3, #1
 8017652:	2202      	movs	r2, #2
 8017654:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8017656:	e100      	b.n	801785a <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8017658:	687b      	ldr	r3, [r7, #4]
 801765a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801765e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017660:	f107 0208 	add.w	r2, r7, #8
 8017664:	4610      	mov	r0, r2
 8017666:	4798      	blx	r3
 8017668:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801766a:	68fb      	ldr	r3, [r7, #12]
 801766c:	3301      	adds	r3, #1
 801766e:	2202      	movs	r2, #2
 8017670:	701a      	strb	r2, [r3, #0]
      break;
 8017672:	e0f2      	b.n	801785a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8017674:	683b      	ldr	r3, [r7, #0]
 8017676:	885b      	ldrh	r3, [r3, #2]
 8017678:	b2db      	uxtb	r3, r3
 801767a:	2b05      	cmp	r3, #5
 801767c:	f200 80ac 	bhi.w	80177d8 <USBD_GetDescriptor+0x258>
 8017680:	a201      	add	r2, pc, #4	@ (adr r2, 8017688 <USBD_GetDescriptor+0x108>)
 8017682:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017686:	bf00      	nop
 8017688:	080176a1 	.word	0x080176a1
 801768c:	080176d5 	.word	0x080176d5
 8017690:	08017709 	.word	0x08017709
 8017694:	0801773d 	.word	0x0801773d
 8017698:	08017771 	.word	0x08017771
 801769c:	080177a5 	.word	0x080177a5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80176a0:	687b      	ldr	r3, [r7, #4]
 80176a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80176a6:	685b      	ldr	r3, [r3, #4]
 80176a8:	2b00      	cmp	r3, #0
 80176aa:	d00b      	beq.n	80176c4 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80176ac:	687b      	ldr	r3, [r7, #4]
 80176ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80176b2:	685b      	ldr	r3, [r3, #4]
 80176b4:	687a      	ldr	r2, [r7, #4]
 80176b6:	7c12      	ldrb	r2, [r2, #16]
 80176b8:	f107 0108 	add.w	r1, r7, #8
 80176bc:	4610      	mov	r0, r2
 80176be:	4798      	blx	r3
 80176c0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80176c2:	e091      	b.n	80177e8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80176c4:	6839      	ldr	r1, [r7, #0]
 80176c6:	6878      	ldr	r0, [r7, #4]
 80176c8:	f000 facb 	bl	8017c62 <USBD_CtlError>
            err++;
 80176cc:	7afb      	ldrb	r3, [r7, #11]
 80176ce:	3301      	adds	r3, #1
 80176d0:	72fb      	strb	r3, [r7, #11]
          break;
 80176d2:	e089      	b.n	80177e8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80176d4:	687b      	ldr	r3, [r7, #4]
 80176d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80176da:	689b      	ldr	r3, [r3, #8]
 80176dc:	2b00      	cmp	r3, #0
 80176de:	d00b      	beq.n	80176f8 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80176e0:	687b      	ldr	r3, [r7, #4]
 80176e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80176e6:	689b      	ldr	r3, [r3, #8]
 80176e8:	687a      	ldr	r2, [r7, #4]
 80176ea:	7c12      	ldrb	r2, [r2, #16]
 80176ec:	f107 0108 	add.w	r1, r7, #8
 80176f0:	4610      	mov	r0, r2
 80176f2:	4798      	blx	r3
 80176f4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80176f6:	e077      	b.n	80177e8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80176f8:	6839      	ldr	r1, [r7, #0]
 80176fa:	6878      	ldr	r0, [r7, #4]
 80176fc:	f000 fab1 	bl	8017c62 <USBD_CtlError>
            err++;
 8017700:	7afb      	ldrb	r3, [r7, #11]
 8017702:	3301      	adds	r3, #1
 8017704:	72fb      	strb	r3, [r7, #11]
          break;
 8017706:	e06f      	b.n	80177e8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8017708:	687b      	ldr	r3, [r7, #4]
 801770a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801770e:	68db      	ldr	r3, [r3, #12]
 8017710:	2b00      	cmp	r3, #0
 8017712:	d00b      	beq.n	801772c <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8017714:	687b      	ldr	r3, [r7, #4]
 8017716:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801771a:	68db      	ldr	r3, [r3, #12]
 801771c:	687a      	ldr	r2, [r7, #4]
 801771e:	7c12      	ldrb	r2, [r2, #16]
 8017720:	f107 0108 	add.w	r1, r7, #8
 8017724:	4610      	mov	r0, r2
 8017726:	4798      	blx	r3
 8017728:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801772a:	e05d      	b.n	80177e8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801772c:	6839      	ldr	r1, [r7, #0]
 801772e:	6878      	ldr	r0, [r7, #4]
 8017730:	f000 fa97 	bl	8017c62 <USBD_CtlError>
            err++;
 8017734:	7afb      	ldrb	r3, [r7, #11]
 8017736:	3301      	adds	r3, #1
 8017738:	72fb      	strb	r3, [r7, #11]
          break;
 801773a:	e055      	b.n	80177e8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 801773c:	687b      	ldr	r3, [r7, #4]
 801773e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8017742:	691b      	ldr	r3, [r3, #16]
 8017744:	2b00      	cmp	r3, #0
 8017746:	d00b      	beq.n	8017760 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8017748:	687b      	ldr	r3, [r7, #4]
 801774a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801774e:	691b      	ldr	r3, [r3, #16]
 8017750:	687a      	ldr	r2, [r7, #4]
 8017752:	7c12      	ldrb	r2, [r2, #16]
 8017754:	f107 0108 	add.w	r1, r7, #8
 8017758:	4610      	mov	r0, r2
 801775a:	4798      	blx	r3
 801775c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801775e:	e043      	b.n	80177e8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8017760:	6839      	ldr	r1, [r7, #0]
 8017762:	6878      	ldr	r0, [r7, #4]
 8017764:	f000 fa7d 	bl	8017c62 <USBD_CtlError>
            err++;
 8017768:	7afb      	ldrb	r3, [r7, #11]
 801776a:	3301      	adds	r3, #1
 801776c:	72fb      	strb	r3, [r7, #11]
          break;
 801776e:	e03b      	b.n	80177e8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8017770:	687b      	ldr	r3, [r7, #4]
 8017772:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8017776:	695b      	ldr	r3, [r3, #20]
 8017778:	2b00      	cmp	r3, #0
 801777a:	d00b      	beq.n	8017794 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 801777c:	687b      	ldr	r3, [r7, #4]
 801777e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8017782:	695b      	ldr	r3, [r3, #20]
 8017784:	687a      	ldr	r2, [r7, #4]
 8017786:	7c12      	ldrb	r2, [r2, #16]
 8017788:	f107 0108 	add.w	r1, r7, #8
 801778c:	4610      	mov	r0, r2
 801778e:	4798      	blx	r3
 8017790:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8017792:	e029      	b.n	80177e8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8017794:	6839      	ldr	r1, [r7, #0]
 8017796:	6878      	ldr	r0, [r7, #4]
 8017798:	f000 fa63 	bl	8017c62 <USBD_CtlError>
            err++;
 801779c:	7afb      	ldrb	r3, [r7, #11]
 801779e:	3301      	adds	r3, #1
 80177a0:	72fb      	strb	r3, [r7, #11]
          break;
 80177a2:	e021      	b.n	80177e8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80177a4:	687b      	ldr	r3, [r7, #4]
 80177a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80177aa:	699b      	ldr	r3, [r3, #24]
 80177ac:	2b00      	cmp	r3, #0
 80177ae:	d00b      	beq.n	80177c8 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80177b0:	687b      	ldr	r3, [r7, #4]
 80177b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80177b6:	699b      	ldr	r3, [r3, #24]
 80177b8:	687a      	ldr	r2, [r7, #4]
 80177ba:	7c12      	ldrb	r2, [r2, #16]
 80177bc:	f107 0108 	add.w	r1, r7, #8
 80177c0:	4610      	mov	r0, r2
 80177c2:	4798      	blx	r3
 80177c4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80177c6:	e00f      	b.n	80177e8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80177c8:	6839      	ldr	r1, [r7, #0]
 80177ca:	6878      	ldr	r0, [r7, #4]
 80177cc:	f000 fa49 	bl	8017c62 <USBD_CtlError>
            err++;
 80177d0:	7afb      	ldrb	r3, [r7, #11]
 80177d2:	3301      	adds	r3, #1
 80177d4:	72fb      	strb	r3, [r7, #11]
          break;
 80177d6:	e007      	b.n	80177e8 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80177d8:	6839      	ldr	r1, [r7, #0]
 80177da:	6878      	ldr	r0, [r7, #4]
 80177dc:	f000 fa41 	bl	8017c62 <USBD_CtlError>
          err++;
 80177e0:	7afb      	ldrb	r3, [r7, #11]
 80177e2:	3301      	adds	r3, #1
 80177e4:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 80177e6:	bf00      	nop
      }
      break;
 80177e8:	e037      	b.n	801785a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80177ea:	687b      	ldr	r3, [r7, #4]
 80177ec:	7c1b      	ldrb	r3, [r3, #16]
 80177ee:	2b00      	cmp	r3, #0
 80177f0:	d109      	bne.n	8017806 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 80177f2:	687b      	ldr	r3, [r7, #4]
 80177f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80177f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80177fa:	f107 0208 	add.w	r2, r7, #8
 80177fe:	4610      	mov	r0, r2
 8017800:	4798      	blx	r3
 8017802:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8017804:	e029      	b.n	801785a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8017806:	6839      	ldr	r1, [r7, #0]
 8017808:	6878      	ldr	r0, [r7, #4]
 801780a:	f000 fa2a 	bl	8017c62 <USBD_CtlError>
        err++;
 801780e:	7afb      	ldrb	r3, [r7, #11]
 8017810:	3301      	adds	r3, #1
 8017812:	72fb      	strb	r3, [r7, #11]
      break;
 8017814:	e021      	b.n	801785a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8017816:	687b      	ldr	r3, [r7, #4]
 8017818:	7c1b      	ldrb	r3, [r3, #16]
 801781a:	2b00      	cmp	r3, #0
 801781c:	d10d      	bne.n	801783a <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 801781e:	687b      	ldr	r3, [r7, #4]
 8017820:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8017824:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8017826:	f107 0208 	add.w	r2, r7, #8
 801782a:	4610      	mov	r0, r2
 801782c:	4798      	blx	r3
 801782e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8017830:	68fb      	ldr	r3, [r7, #12]
 8017832:	3301      	adds	r3, #1
 8017834:	2207      	movs	r2, #7
 8017836:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8017838:	e00f      	b.n	801785a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 801783a:	6839      	ldr	r1, [r7, #0]
 801783c:	6878      	ldr	r0, [r7, #4]
 801783e:	f000 fa10 	bl	8017c62 <USBD_CtlError>
        err++;
 8017842:	7afb      	ldrb	r3, [r7, #11]
 8017844:	3301      	adds	r3, #1
 8017846:	72fb      	strb	r3, [r7, #11]
      break;
 8017848:	e007      	b.n	801785a <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 801784a:	6839      	ldr	r1, [r7, #0]
 801784c:	6878      	ldr	r0, [r7, #4]
 801784e:	f000 fa08 	bl	8017c62 <USBD_CtlError>
      err++;
 8017852:	7afb      	ldrb	r3, [r7, #11]
 8017854:	3301      	adds	r3, #1
 8017856:	72fb      	strb	r3, [r7, #11]
      break;
 8017858:	bf00      	nop
  }

  if (err != 0U)
 801785a:	7afb      	ldrb	r3, [r7, #11]
 801785c:	2b00      	cmp	r3, #0
 801785e:	d11e      	bne.n	801789e <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8017860:	683b      	ldr	r3, [r7, #0]
 8017862:	88db      	ldrh	r3, [r3, #6]
 8017864:	2b00      	cmp	r3, #0
 8017866:	d016      	beq.n	8017896 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8017868:	893b      	ldrh	r3, [r7, #8]
 801786a:	2b00      	cmp	r3, #0
 801786c:	d00e      	beq.n	801788c <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 801786e:	683b      	ldr	r3, [r7, #0]
 8017870:	88da      	ldrh	r2, [r3, #6]
 8017872:	893b      	ldrh	r3, [r7, #8]
 8017874:	4293      	cmp	r3, r2
 8017876:	bf28      	it	cs
 8017878:	4613      	movcs	r3, r2
 801787a:	b29b      	uxth	r3, r3
 801787c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 801787e:	893b      	ldrh	r3, [r7, #8]
 8017880:	461a      	mov	r2, r3
 8017882:	68f9      	ldr	r1, [r7, #12]
 8017884:	6878      	ldr	r0, [r7, #4]
 8017886:	f000 fa69 	bl	8017d5c <USBD_CtlSendData>
 801788a:	e009      	b.n	80178a0 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 801788c:	6839      	ldr	r1, [r7, #0]
 801788e:	6878      	ldr	r0, [r7, #4]
 8017890:	f000 f9e7 	bl	8017c62 <USBD_CtlError>
 8017894:	e004      	b.n	80178a0 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8017896:	6878      	ldr	r0, [r7, #4]
 8017898:	f000 faba 	bl	8017e10 <USBD_CtlSendStatus>
 801789c:	e000      	b.n	80178a0 <USBD_GetDescriptor+0x320>
    return;
 801789e:	bf00      	nop
  }
}
 80178a0:	3710      	adds	r7, #16
 80178a2:	46bd      	mov	sp, r7
 80178a4:	bd80      	pop	{r7, pc}
 80178a6:	bf00      	nop

080178a8 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80178a8:	b580      	push	{r7, lr}
 80178aa:	b084      	sub	sp, #16
 80178ac:	af00      	add	r7, sp, #0
 80178ae:	6078      	str	r0, [r7, #4]
 80178b0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80178b2:	683b      	ldr	r3, [r7, #0]
 80178b4:	889b      	ldrh	r3, [r3, #4]
 80178b6:	2b00      	cmp	r3, #0
 80178b8:	d131      	bne.n	801791e <USBD_SetAddress+0x76>
 80178ba:	683b      	ldr	r3, [r7, #0]
 80178bc:	88db      	ldrh	r3, [r3, #6]
 80178be:	2b00      	cmp	r3, #0
 80178c0:	d12d      	bne.n	801791e <USBD_SetAddress+0x76>
 80178c2:	683b      	ldr	r3, [r7, #0]
 80178c4:	885b      	ldrh	r3, [r3, #2]
 80178c6:	2b7f      	cmp	r3, #127	@ 0x7f
 80178c8:	d829      	bhi.n	801791e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80178ca:	683b      	ldr	r3, [r7, #0]
 80178cc:	885b      	ldrh	r3, [r3, #2]
 80178ce:	b2db      	uxtb	r3, r3
 80178d0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80178d4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80178d6:	687b      	ldr	r3, [r7, #4]
 80178d8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80178dc:	b2db      	uxtb	r3, r3
 80178de:	2b03      	cmp	r3, #3
 80178e0:	d104      	bne.n	80178ec <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80178e2:	6839      	ldr	r1, [r7, #0]
 80178e4:	6878      	ldr	r0, [r7, #4]
 80178e6:	f000 f9bc 	bl	8017c62 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80178ea:	e01d      	b.n	8017928 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80178ec:	687b      	ldr	r3, [r7, #4]
 80178ee:	7bfa      	ldrb	r2, [r7, #15]
 80178f0:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80178f4:	7bfb      	ldrb	r3, [r7, #15]
 80178f6:	4619      	mov	r1, r3
 80178f8:	6878      	ldr	r0, [r7, #4]
 80178fa:	f000 ff47 	bl	801878c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80178fe:	6878      	ldr	r0, [r7, #4]
 8017900:	f000 fa86 	bl	8017e10 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8017904:	7bfb      	ldrb	r3, [r7, #15]
 8017906:	2b00      	cmp	r3, #0
 8017908:	d004      	beq.n	8017914 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 801790a:	687b      	ldr	r3, [r7, #4]
 801790c:	2202      	movs	r2, #2
 801790e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8017912:	e009      	b.n	8017928 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8017914:	687b      	ldr	r3, [r7, #4]
 8017916:	2201      	movs	r2, #1
 8017918:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801791c:	e004      	b.n	8017928 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 801791e:	6839      	ldr	r1, [r7, #0]
 8017920:	6878      	ldr	r0, [r7, #4]
 8017922:	f000 f99e 	bl	8017c62 <USBD_CtlError>
  }
}
 8017926:	bf00      	nop
 8017928:	bf00      	nop
 801792a:	3710      	adds	r7, #16
 801792c:	46bd      	mov	sp, r7
 801792e:	bd80      	pop	{r7, pc}

08017930 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017930:	b580      	push	{r7, lr}
 8017932:	b084      	sub	sp, #16
 8017934:	af00      	add	r7, sp, #0
 8017936:	6078      	str	r0, [r7, #4]
 8017938:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801793a:	2300      	movs	r3, #0
 801793c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 801793e:	683b      	ldr	r3, [r7, #0]
 8017940:	885b      	ldrh	r3, [r3, #2]
 8017942:	b2da      	uxtb	r2, r3
 8017944:	4b4e      	ldr	r3, [pc, #312]	@ (8017a80 <USBD_SetConfig+0x150>)
 8017946:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8017948:	4b4d      	ldr	r3, [pc, #308]	@ (8017a80 <USBD_SetConfig+0x150>)
 801794a:	781b      	ldrb	r3, [r3, #0]
 801794c:	2b01      	cmp	r3, #1
 801794e:	d905      	bls.n	801795c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8017950:	6839      	ldr	r1, [r7, #0]
 8017952:	6878      	ldr	r0, [r7, #4]
 8017954:	f000 f985 	bl	8017c62 <USBD_CtlError>
    return USBD_FAIL;
 8017958:	2303      	movs	r3, #3
 801795a:	e08c      	b.n	8017a76 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 801795c:	687b      	ldr	r3, [r7, #4]
 801795e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8017962:	b2db      	uxtb	r3, r3
 8017964:	2b02      	cmp	r3, #2
 8017966:	d002      	beq.n	801796e <USBD_SetConfig+0x3e>
 8017968:	2b03      	cmp	r3, #3
 801796a:	d029      	beq.n	80179c0 <USBD_SetConfig+0x90>
 801796c:	e075      	b.n	8017a5a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 801796e:	4b44      	ldr	r3, [pc, #272]	@ (8017a80 <USBD_SetConfig+0x150>)
 8017970:	781b      	ldrb	r3, [r3, #0]
 8017972:	2b00      	cmp	r3, #0
 8017974:	d020      	beq.n	80179b8 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8017976:	4b42      	ldr	r3, [pc, #264]	@ (8017a80 <USBD_SetConfig+0x150>)
 8017978:	781b      	ldrb	r3, [r3, #0]
 801797a:	461a      	mov	r2, r3
 801797c:	687b      	ldr	r3, [r7, #4]
 801797e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8017980:	4b3f      	ldr	r3, [pc, #252]	@ (8017a80 <USBD_SetConfig+0x150>)
 8017982:	781b      	ldrb	r3, [r3, #0]
 8017984:	4619      	mov	r1, r3
 8017986:	6878      	ldr	r0, [r7, #4]
 8017988:	f7fe ffb9 	bl	80168fe <USBD_SetClassConfig>
 801798c:	4603      	mov	r3, r0
 801798e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8017990:	7bfb      	ldrb	r3, [r7, #15]
 8017992:	2b00      	cmp	r3, #0
 8017994:	d008      	beq.n	80179a8 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8017996:	6839      	ldr	r1, [r7, #0]
 8017998:	6878      	ldr	r0, [r7, #4]
 801799a:	f000 f962 	bl	8017c62 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 801799e:	687b      	ldr	r3, [r7, #4]
 80179a0:	2202      	movs	r2, #2
 80179a2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80179a6:	e065      	b.n	8017a74 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80179a8:	6878      	ldr	r0, [r7, #4]
 80179aa:	f000 fa31 	bl	8017e10 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80179ae:	687b      	ldr	r3, [r7, #4]
 80179b0:	2203      	movs	r2, #3
 80179b2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80179b6:	e05d      	b.n	8017a74 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80179b8:	6878      	ldr	r0, [r7, #4]
 80179ba:	f000 fa29 	bl	8017e10 <USBD_CtlSendStatus>
      break;
 80179be:	e059      	b.n	8017a74 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80179c0:	4b2f      	ldr	r3, [pc, #188]	@ (8017a80 <USBD_SetConfig+0x150>)
 80179c2:	781b      	ldrb	r3, [r3, #0]
 80179c4:	2b00      	cmp	r3, #0
 80179c6:	d112      	bne.n	80179ee <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80179c8:	687b      	ldr	r3, [r7, #4]
 80179ca:	2202      	movs	r2, #2
 80179cc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 80179d0:	4b2b      	ldr	r3, [pc, #172]	@ (8017a80 <USBD_SetConfig+0x150>)
 80179d2:	781b      	ldrb	r3, [r3, #0]
 80179d4:	461a      	mov	r2, r3
 80179d6:	687b      	ldr	r3, [r7, #4]
 80179d8:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80179da:	4b29      	ldr	r3, [pc, #164]	@ (8017a80 <USBD_SetConfig+0x150>)
 80179dc:	781b      	ldrb	r3, [r3, #0]
 80179de:	4619      	mov	r1, r3
 80179e0:	6878      	ldr	r0, [r7, #4]
 80179e2:	f7fe ffa8 	bl	8016936 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80179e6:	6878      	ldr	r0, [r7, #4]
 80179e8:	f000 fa12 	bl	8017e10 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80179ec:	e042      	b.n	8017a74 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 80179ee:	4b24      	ldr	r3, [pc, #144]	@ (8017a80 <USBD_SetConfig+0x150>)
 80179f0:	781b      	ldrb	r3, [r3, #0]
 80179f2:	461a      	mov	r2, r3
 80179f4:	687b      	ldr	r3, [r7, #4]
 80179f6:	685b      	ldr	r3, [r3, #4]
 80179f8:	429a      	cmp	r2, r3
 80179fa:	d02a      	beq.n	8017a52 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80179fc:	687b      	ldr	r3, [r7, #4]
 80179fe:	685b      	ldr	r3, [r3, #4]
 8017a00:	b2db      	uxtb	r3, r3
 8017a02:	4619      	mov	r1, r3
 8017a04:	6878      	ldr	r0, [r7, #4]
 8017a06:	f7fe ff96 	bl	8016936 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8017a0a:	4b1d      	ldr	r3, [pc, #116]	@ (8017a80 <USBD_SetConfig+0x150>)
 8017a0c:	781b      	ldrb	r3, [r3, #0]
 8017a0e:	461a      	mov	r2, r3
 8017a10:	687b      	ldr	r3, [r7, #4]
 8017a12:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8017a14:	4b1a      	ldr	r3, [pc, #104]	@ (8017a80 <USBD_SetConfig+0x150>)
 8017a16:	781b      	ldrb	r3, [r3, #0]
 8017a18:	4619      	mov	r1, r3
 8017a1a:	6878      	ldr	r0, [r7, #4]
 8017a1c:	f7fe ff6f 	bl	80168fe <USBD_SetClassConfig>
 8017a20:	4603      	mov	r3, r0
 8017a22:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8017a24:	7bfb      	ldrb	r3, [r7, #15]
 8017a26:	2b00      	cmp	r3, #0
 8017a28:	d00f      	beq.n	8017a4a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8017a2a:	6839      	ldr	r1, [r7, #0]
 8017a2c:	6878      	ldr	r0, [r7, #4]
 8017a2e:	f000 f918 	bl	8017c62 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8017a32:	687b      	ldr	r3, [r7, #4]
 8017a34:	685b      	ldr	r3, [r3, #4]
 8017a36:	b2db      	uxtb	r3, r3
 8017a38:	4619      	mov	r1, r3
 8017a3a:	6878      	ldr	r0, [r7, #4]
 8017a3c:	f7fe ff7b 	bl	8016936 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8017a40:	687b      	ldr	r3, [r7, #4]
 8017a42:	2202      	movs	r2, #2
 8017a44:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8017a48:	e014      	b.n	8017a74 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8017a4a:	6878      	ldr	r0, [r7, #4]
 8017a4c:	f000 f9e0 	bl	8017e10 <USBD_CtlSendStatus>
      break;
 8017a50:	e010      	b.n	8017a74 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8017a52:	6878      	ldr	r0, [r7, #4]
 8017a54:	f000 f9dc 	bl	8017e10 <USBD_CtlSendStatus>
      break;
 8017a58:	e00c      	b.n	8017a74 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8017a5a:	6839      	ldr	r1, [r7, #0]
 8017a5c:	6878      	ldr	r0, [r7, #4]
 8017a5e:	f000 f900 	bl	8017c62 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8017a62:	4b07      	ldr	r3, [pc, #28]	@ (8017a80 <USBD_SetConfig+0x150>)
 8017a64:	781b      	ldrb	r3, [r3, #0]
 8017a66:	4619      	mov	r1, r3
 8017a68:	6878      	ldr	r0, [r7, #4]
 8017a6a:	f7fe ff64 	bl	8016936 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8017a6e:	2303      	movs	r3, #3
 8017a70:	73fb      	strb	r3, [r7, #15]
      break;
 8017a72:	bf00      	nop
  }

  return ret;
 8017a74:	7bfb      	ldrb	r3, [r7, #15]
}
 8017a76:	4618      	mov	r0, r3
 8017a78:	3710      	adds	r7, #16
 8017a7a:	46bd      	mov	sp, r7
 8017a7c:	bd80      	pop	{r7, pc}
 8017a7e:	bf00      	nop
 8017a80:	2400238c 	.word	0x2400238c

08017a84 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017a84:	b580      	push	{r7, lr}
 8017a86:	b082      	sub	sp, #8
 8017a88:	af00      	add	r7, sp, #0
 8017a8a:	6078      	str	r0, [r7, #4]
 8017a8c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8017a8e:	683b      	ldr	r3, [r7, #0]
 8017a90:	88db      	ldrh	r3, [r3, #6]
 8017a92:	2b01      	cmp	r3, #1
 8017a94:	d004      	beq.n	8017aa0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8017a96:	6839      	ldr	r1, [r7, #0]
 8017a98:	6878      	ldr	r0, [r7, #4]
 8017a9a:	f000 f8e2 	bl	8017c62 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8017a9e:	e023      	b.n	8017ae8 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8017aa0:	687b      	ldr	r3, [r7, #4]
 8017aa2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8017aa6:	b2db      	uxtb	r3, r3
 8017aa8:	2b02      	cmp	r3, #2
 8017aaa:	dc02      	bgt.n	8017ab2 <USBD_GetConfig+0x2e>
 8017aac:	2b00      	cmp	r3, #0
 8017aae:	dc03      	bgt.n	8017ab8 <USBD_GetConfig+0x34>
 8017ab0:	e015      	b.n	8017ade <USBD_GetConfig+0x5a>
 8017ab2:	2b03      	cmp	r3, #3
 8017ab4:	d00b      	beq.n	8017ace <USBD_GetConfig+0x4a>
 8017ab6:	e012      	b.n	8017ade <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8017ab8:	687b      	ldr	r3, [r7, #4]
 8017aba:	2200      	movs	r2, #0
 8017abc:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8017abe:	687b      	ldr	r3, [r7, #4]
 8017ac0:	3308      	adds	r3, #8
 8017ac2:	2201      	movs	r2, #1
 8017ac4:	4619      	mov	r1, r3
 8017ac6:	6878      	ldr	r0, [r7, #4]
 8017ac8:	f000 f948 	bl	8017d5c <USBD_CtlSendData>
        break;
 8017acc:	e00c      	b.n	8017ae8 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8017ace:	687b      	ldr	r3, [r7, #4]
 8017ad0:	3304      	adds	r3, #4
 8017ad2:	2201      	movs	r2, #1
 8017ad4:	4619      	mov	r1, r3
 8017ad6:	6878      	ldr	r0, [r7, #4]
 8017ad8:	f000 f940 	bl	8017d5c <USBD_CtlSendData>
        break;
 8017adc:	e004      	b.n	8017ae8 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8017ade:	6839      	ldr	r1, [r7, #0]
 8017ae0:	6878      	ldr	r0, [r7, #4]
 8017ae2:	f000 f8be 	bl	8017c62 <USBD_CtlError>
        break;
 8017ae6:	bf00      	nop
}
 8017ae8:	bf00      	nop
 8017aea:	3708      	adds	r7, #8
 8017aec:	46bd      	mov	sp, r7
 8017aee:	bd80      	pop	{r7, pc}

08017af0 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017af0:	b580      	push	{r7, lr}
 8017af2:	b082      	sub	sp, #8
 8017af4:	af00      	add	r7, sp, #0
 8017af6:	6078      	str	r0, [r7, #4]
 8017af8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8017afa:	687b      	ldr	r3, [r7, #4]
 8017afc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8017b00:	b2db      	uxtb	r3, r3
 8017b02:	3b01      	subs	r3, #1
 8017b04:	2b02      	cmp	r3, #2
 8017b06:	d81e      	bhi.n	8017b46 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8017b08:	683b      	ldr	r3, [r7, #0]
 8017b0a:	88db      	ldrh	r3, [r3, #6]
 8017b0c:	2b02      	cmp	r3, #2
 8017b0e:	d004      	beq.n	8017b1a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8017b10:	6839      	ldr	r1, [r7, #0]
 8017b12:	6878      	ldr	r0, [r7, #4]
 8017b14:	f000 f8a5 	bl	8017c62 <USBD_CtlError>
        break;
 8017b18:	e01a      	b.n	8017b50 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8017b1a:	687b      	ldr	r3, [r7, #4]
 8017b1c:	2201      	movs	r2, #1
 8017b1e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8017b20:	687b      	ldr	r3, [r7, #4]
 8017b22:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8017b26:	2b00      	cmp	r3, #0
 8017b28:	d005      	beq.n	8017b36 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8017b2a:	687b      	ldr	r3, [r7, #4]
 8017b2c:	68db      	ldr	r3, [r3, #12]
 8017b2e:	f043 0202 	orr.w	r2, r3, #2
 8017b32:	687b      	ldr	r3, [r7, #4]
 8017b34:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8017b36:	687b      	ldr	r3, [r7, #4]
 8017b38:	330c      	adds	r3, #12
 8017b3a:	2202      	movs	r2, #2
 8017b3c:	4619      	mov	r1, r3
 8017b3e:	6878      	ldr	r0, [r7, #4]
 8017b40:	f000 f90c 	bl	8017d5c <USBD_CtlSendData>
      break;
 8017b44:	e004      	b.n	8017b50 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8017b46:	6839      	ldr	r1, [r7, #0]
 8017b48:	6878      	ldr	r0, [r7, #4]
 8017b4a:	f000 f88a 	bl	8017c62 <USBD_CtlError>
      break;
 8017b4e:	bf00      	nop
  }
}
 8017b50:	bf00      	nop
 8017b52:	3708      	adds	r7, #8
 8017b54:	46bd      	mov	sp, r7
 8017b56:	bd80      	pop	{r7, pc}

08017b58 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017b58:	b580      	push	{r7, lr}
 8017b5a:	b082      	sub	sp, #8
 8017b5c:	af00      	add	r7, sp, #0
 8017b5e:	6078      	str	r0, [r7, #4]
 8017b60:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8017b62:	683b      	ldr	r3, [r7, #0]
 8017b64:	885b      	ldrh	r3, [r3, #2]
 8017b66:	2b01      	cmp	r3, #1
 8017b68:	d107      	bne.n	8017b7a <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8017b6a:	687b      	ldr	r3, [r7, #4]
 8017b6c:	2201      	movs	r2, #1
 8017b6e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8017b72:	6878      	ldr	r0, [r7, #4]
 8017b74:	f000 f94c 	bl	8017e10 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8017b78:	e013      	b.n	8017ba2 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8017b7a:	683b      	ldr	r3, [r7, #0]
 8017b7c:	885b      	ldrh	r3, [r3, #2]
 8017b7e:	2b02      	cmp	r3, #2
 8017b80:	d10b      	bne.n	8017b9a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8017b82:	683b      	ldr	r3, [r7, #0]
 8017b84:	889b      	ldrh	r3, [r3, #4]
 8017b86:	0a1b      	lsrs	r3, r3, #8
 8017b88:	b29b      	uxth	r3, r3
 8017b8a:	b2da      	uxtb	r2, r3
 8017b8c:	687b      	ldr	r3, [r7, #4]
 8017b8e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8017b92:	6878      	ldr	r0, [r7, #4]
 8017b94:	f000 f93c 	bl	8017e10 <USBD_CtlSendStatus>
}
 8017b98:	e003      	b.n	8017ba2 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8017b9a:	6839      	ldr	r1, [r7, #0]
 8017b9c:	6878      	ldr	r0, [r7, #4]
 8017b9e:	f000 f860 	bl	8017c62 <USBD_CtlError>
}
 8017ba2:	bf00      	nop
 8017ba4:	3708      	adds	r7, #8
 8017ba6:	46bd      	mov	sp, r7
 8017ba8:	bd80      	pop	{r7, pc}

08017baa <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017baa:	b580      	push	{r7, lr}
 8017bac:	b082      	sub	sp, #8
 8017bae:	af00      	add	r7, sp, #0
 8017bb0:	6078      	str	r0, [r7, #4]
 8017bb2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8017bb4:	687b      	ldr	r3, [r7, #4]
 8017bb6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8017bba:	b2db      	uxtb	r3, r3
 8017bbc:	3b01      	subs	r3, #1
 8017bbe:	2b02      	cmp	r3, #2
 8017bc0:	d80b      	bhi.n	8017bda <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8017bc2:	683b      	ldr	r3, [r7, #0]
 8017bc4:	885b      	ldrh	r3, [r3, #2]
 8017bc6:	2b01      	cmp	r3, #1
 8017bc8:	d10c      	bne.n	8017be4 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8017bca:	687b      	ldr	r3, [r7, #4]
 8017bcc:	2200      	movs	r2, #0
 8017bce:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8017bd2:	6878      	ldr	r0, [r7, #4]
 8017bd4:	f000 f91c 	bl	8017e10 <USBD_CtlSendStatus>
      }
      break;
 8017bd8:	e004      	b.n	8017be4 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8017bda:	6839      	ldr	r1, [r7, #0]
 8017bdc:	6878      	ldr	r0, [r7, #4]
 8017bde:	f000 f840 	bl	8017c62 <USBD_CtlError>
      break;
 8017be2:	e000      	b.n	8017be6 <USBD_ClrFeature+0x3c>
      break;
 8017be4:	bf00      	nop
  }
}
 8017be6:	bf00      	nop
 8017be8:	3708      	adds	r7, #8
 8017bea:	46bd      	mov	sp, r7
 8017bec:	bd80      	pop	{r7, pc}

08017bee <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8017bee:	b580      	push	{r7, lr}
 8017bf0:	b084      	sub	sp, #16
 8017bf2:	af00      	add	r7, sp, #0
 8017bf4:	6078      	str	r0, [r7, #4]
 8017bf6:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8017bf8:	683b      	ldr	r3, [r7, #0]
 8017bfa:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8017bfc:	68fb      	ldr	r3, [r7, #12]
 8017bfe:	781a      	ldrb	r2, [r3, #0]
 8017c00:	687b      	ldr	r3, [r7, #4]
 8017c02:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8017c04:	68fb      	ldr	r3, [r7, #12]
 8017c06:	3301      	adds	r3, #1
 8017c08:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8017c0a:	68fb      	ldr	r3, [r7, #12]
 8017c0c:	781a      	ldrb	r2, [r3, #0]
 8017c0e:	687b      	ldr	r3, [r7, #4]
 8017c10:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8017c12:	68fb      	ldr	r3, [r7, #12]
 8017c14:	3301      	adds	r3, #1
 8017c16:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8017c18:	68f8      	ldr	r0, [r7, #12]
 8017c1a:	f7ff fa16 	bl	801704a <SWAPBYTE>
 8017c1e:	4603      	mov	r3, r0
 8017c20:	461a      	mov	r2, r3
 8017c22:	687b      	ldr	r3, [r7, #4]
 8017c24:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8017c26:	68fb      	ldr	r3, [r7, #12]
 8017c28:	3301      	adds	r3, #1
 8017c2a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8017c2c:	68fb      	ldr	r3, [r7, #12]
 8017c2e:	3301      	adds	r3, #1
 8017c30:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8017c32:	68f8      	ldr	r0, [r7, #12]
 8017c34:	f7ff fa09 	bl	801704a <SWAPBYTE>
 8017c38:	4603      	mov	r3, r0
 8017c3a:	461a      	mov	r2, r3
 8017c3c:	687b      	ldr	r3, [r7, #4]
 8017c3e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8017c40:	68fb      	ldr	r3, [r7, #12]
 8017c42:	3301      	adds	r3, #1
 8017c44:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8017c46:	68fb      	ldr	r3, [r7, #12]
 8017c48:	3301      	adds	r3, #1
 8017c4a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8017c4c:	68f8      	ldr	r0, [r7, #12]
 8017c4e:	f7ff f9fc 	bl	801704a <SWAPBYTE>
 8017c52:	4603      	mov	r3, r0
 8017c54:	461a      	mov	r2, r3
 8017c56:	687b      	ldr	r3, [r7, #4]
 8017c58:	80da      	strh	r2, [r3, #6]
}
 8017c5a:	bf00      	nop
 8017c5c:	3710      	adds	r7, #16
 8017c5e:	46bd      	mov	sp, r7
 8017c60:	bd80      	pop	{r7, pc}

08017c62 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017c62:	b580      	push	{r7, lr}
 8017c64:	b082      	sub	sp, #8
 8017c66:	af00      	add	r7, sp, #0
 8017c68:	6078      	str	r0, [r7, #4]
 8017c6a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8017c6c:	2180      	movs	r1, #128	@ 0x80
 8017c6e:	6878      	ldr	r0, [r7, #4]
 8017c70:	f000 fd22 	bl	80186b8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8017c74:	2100      	movs	r1, #0
 8017c76:	6878      	ldr	r0, [r7, #4]
 8017c78:	f000 fd1e 	bl	80186b8 <USBD_LL_StallEP>
}
 8017c7c:	bf00      	nop
 8017c7e:	3708      	adds	r7, #8
 8017c80:	46bd      	mov	sp, r7
 8017c82:	bd80      	pop	{r7, pc}

08017c84 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8017c84:	b580      	push	{r7, lr}
 8017c86:	b086      	sub	sp, #24
 8017c88:	af00      	add	r7, sp, #0
 8017c8a:	60f8      	str	r0, [r7, #12]
 8017c8c:	60b9      	str	r1, [r7, #8]
 8017c8e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8017c90:	2300      	movs	r3, #0
 8017c92:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8017c94:	68fb      	ldr	r3, [r7, #12]
 8017c96:	2b00      	cmp	r3, #0
 8017c98:	d042      	beq.n	8017d20 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8017c9a:	68fb      	ldr	r3, [r7, #12]
 8017c9c:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8017c9e:	6938      	ldr	r0, [r7, #16]
 8017ca0:	f000 f842 	bl	8017d28 <USBD_GetLen>
 8017ca4:	4603      	mov	r3, r0
 8017ca6:	3301      	adds	r3, #1
 8017ca8:	005b      	lsls	r3, r3, #1
 8017caa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8017cae:	d808      	bhi.n	8017cc2 <USBD_GetString+0x3e>
 8017cb0:	6938      	ldr	r0, [r7, #16]
 8017cb2:	f000 f839 	bl	8017d28 <USBD_GetLen>
 8017cb6:	4603      	mov	r3, r0
 8017cb8:	3301      	adds	r3, #1
 8017cba:	b29b      	uxth	r3, r3
 8017cbc:	005b      	lsls	r3, r3, #1
 8017cbe:	b29a      	uxth	r2, r3
 8017cc0:	e001      	b.n	8017cc6 <USBD_GetString+0x42>
 8017cc2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8017cc6:	687b      	ldr	r3, [r7, #4]
 8017cc8:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8017cca:	7dfb      	ldrb	r3, [r7, #23]
 8017ccc:	68ba      	ldr	r2, [r7, #8]
 8017cce:	4413      	add	r3, r2
 8017cd0:	687a      	ldr	r2, [r7, #4]
 8017cd2:	7812      	ldrb	r2, [r2, #0]
 8017cd4:	701a      	strb	r2, [r3, #0]
  idx++;
 8017cd6:	7dfb      	ldrb	r3, [r7, #23]
 8017cd8:	3301      	adds	r3, #1
 8017cda:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8017cdc:	7dfb      	ldrb	r3, [r7, #23]
 8017cde:	68ba      	ldr	r2, [r7, #8]
 8017ce0:	4413      	add	r3, r2
 8017ce2:	2203      	movs	r2, #3
 8017ce4:	701a      	strb	r2, [r3, #0]
  idx++;
 8017ce6:	7dfb      	ldrb	r3, [r7, #23]
 8017ce8:	3301      	adds	r3, #1
 8017cea:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8017cec:	e013      	b.n	8017d16 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8017cee:	7dfb      	ldrb	r3, [r7, #23]
 8017cf0:	68ba      	ldr	r2, [r7, #8]
 8017cf2:	4413      	add	r3, r2
 8017cf4:	693a      	ldr	r2, [r7, #16]
 8017cf6:	7812      	ldrb	r2, [r2, #0]
 8017cf8:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8017cfa:	693b      	ldr	r3, [r7, #16]
 8017cfc:	3301      	adds	r3, #1
 8017cfe:	613b      	str	r3, [r7, #16]
    idx++;
 8017d00:	7dfb      	ldrb	r3, [r7, #23]
 8017d02:	3301      	adds	r3, #1
 8017d04:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8017d06:	7dfb      	ldrb	r3, [r7, #23]
 8017d08:	68ba      	ldr	r2, [r7, #8]
 8017d0a:	4413      	add	r3, r2
 8017d0c:	2200      	movs	r2, #0
 8017d0e:	701a      	strb	r2, [r3, #0]
    idx++;
 8017d10:	7dfb      	ldrb	r3, [r7, #23]
 8017d12:	3301      	adds	r3, #1
 8017d14:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8017d16:	693b      	ldr	r3, [r7, #16]
 8017d18:	781b      	ldrb	r3, [r3, #0]
 8017d1a:	2b00      	cmp	r3, #0
 8017d1c:	d1e7      	bne.n	8017cee <USBD_GetString+0x6a>
 8017d1e:	e000      	b.n	8017d22 <USBD_GetString+0x9e>
    return;
 8017d20:	bf00      	nop
  }
}
 8017d22:	3718      	adds	r7, #24
 8017d24:	46bd      	mov	sp, r7
 8017d26:	bd80      	pop	{r7, pc}

08017d28 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8017d28:	b480      	push	{r7}
 8017d2a:	b085      	sub	sp, #20
 8017d2c:	af00      	add	r7, sp, #0
 8017d2e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8017d30:	2300      	movs	r3, #0
 8017d32:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8017d34:	687b      	ldr	r3, [r7, #4]
 8017d36:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8017d38:	e005      	b.n	8017d46 <USBD_GetLen+0x1e>
  {
    len++;
 8017d3a:	7bfb      	ldrb	r3, [r7, #15]
 8017d3c:	3301      	adds	r3, #1
 8017d3e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8017d40:	68bb      	ldr	r3, [r7, #8]
 8017d42:	3301      	adds	r3, #1
 8017d44:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8017d46:	68bb      	ldr	r3, [r7, #8]
 8017d48:	781b      	ldrb	r3, [r3, #0]
 8017d4a:	2b00      	cmp	r3, #0
 8017d4c:	d1f5      	bne.n	8017d3a <USBD_GetLen+0x12>
  }

  return len;
 8017d4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8017d50:	4618      	mov	r0, r3
 8017d52:	3714      	adds	r7, #20
 8017d54:	46bd      	mov	sp, r7
 8017d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017d5a:	4770      	bx	lr

08017d5c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8017d5c:	b580      	push	{r7, lr}
 8017d5e:	b084      	sub	sp, #16
 8017d60:	af00      	add	r7, sp, #0
 8017d62:	60f8      	str	r0, [r7, #12]
 8017d64:	60b9      	str	r1, [r7, #8]
 8017d66:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8017d68:	68fb      	ldr	r3, [r7, #12]
 8017d6a:	2202      	movs	r2, #2
 8017d6c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8017d70:	68fb      	ldr	r3, [r7, #12]
 8017d72:	687a      	ldr	r2, [r7, #4]
 8017d74:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8017d76:	68fb      	ldr	r3, [r7, #12]
 8017d78:	687a      	ldr	r2, [r7, #4]
 8017d7a:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8017d7c:	687b      	ldr	r3, [r7, #4]
 8017d7e:	68ba      	ldr	r2, [r7, #8]
 8017d80:	2100      	movs	r1, #0
 8017d82:	68f8      	ldr	r0, [r7, #12]
 8017d84:	f000 fd21 	bl	80187ca <USBD_LL_Transmit>

  return USBD_OK;
 8017d88:	2300      	movs	r3, #0
}
 8017d8a:	4618      	mov	r0, r3
 8017d8c:	3710      	adds	r7, #16
 8017d8e:	46bd      	mov	sp, r7
 8017d90:	bd80      	pop	{r7, pc}

08017d92 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8017d92:	b580      	push	{r7, lr}
 8017d94:	b084      	sub	sp, #16
 8017d96:	af00      	add	r7, sp, #0
 8017d98:	60f8      	str	r0, [r7, #12]
 8017d9a:	60b9      	str	r1, [r7, #8]
 8017d9c:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8017d9e:	687b      	ldr	r3, [r7, #4]
 8017da0:	68ba      	ldr	r2, [r7, #8]
 8017da2:	2100      	movs	r1, #0
 8017da4:	68f8      	ldr	r0, [r7, #12]
 8017da6:	f000 fd10 	bl	80187ca <USBD_LL_Transmit>

  return USBD_OK;
 8017daa:	2300      	movs	r3, #0
}
 8017dac:	4618      	mov	r0, r3
 8017dae:	3710      	adds	r7, #16
 8017db0:	46bd      	mov	sp, r7
 8017db2:	bd80      	pop	{r7, pc}

08017db4 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8017db4:	b580      	push	{r7, lr}
 8017db6:	b084      	sub	sp, #16
 8017db8:	af00      	add	r7, sp, #0
 8017dba:	60f8      	str	r0, [r7, #12]
 8017dbc:	60b9      	str	r1, [r7, #8]
 8017dbe:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8017dc0:	68fb      	ldr	r3, [r7, #12]
 8017dc2:	2203      	movs	r2, #3
 8017dc4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8017dc8:	68fb      	ldr	r3, [r7, #12]
 8017dca:	687a      	ldr	r2, [r7, #4]
 8017dcc:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8017dd0:	68fb      	ldr	r3, [r7, #12]
 8017dd2:	687a      	ldr	r2, [r7, #4]
 8017dd4:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8017dd8:	687b      	ldr	r3, [r7, #4]
 8017dda:	68ba      	ldr	r2, [r7, #8]
 8017ddc:	2100      	movs	r1, #0
 8017dde:	68f8      	ldr	r0, [r7, #12]
 8017de0:	f000 fd14 	bl	801880c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8017de4:	2300      	movs	r3, #0
}
 8017de6:	4618      	mov	r0, r3
 8017de8:	3710      	adds	r7, #16
 8017dea:	46bd      	mov	sp, r7
 8017dec:	bd80      	pop	{r7, pc}

08017dee <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8017dee:	b580      	push	{r7, lr}
 8017df0:	b084      	sub	sp, #16
 8017df2:	af00      	add	r7, sp, #0
 8017df4:	60f8      	str	r0, [r7, #12]
 8017df6:	60b9      	str	r1, [r7, #8]
 8017df8:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8017dfa:	687b      	ldr	r3, [r7, #4]
 8017dfc:	68ba      	ldr	r2, [r7, #8]
 8017dfe:	2100      	movs	r1, #0
 8017e00:	68f8      	ldr	r0, [r7, #12]
 8017e02:	f000 fd03 	bl	801880c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8017e06:	2300      	movs	r3, #0
}
 8017e08:	4618      	mov	r0, r3
 8017e0a:	3710      	adds	r7, #16
 8017e0c:	46bd      	mov	sp, r7
 8017e0e:	bd80      	pop	{r7, pc}

08017e10 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8017e10:	b580      	push	{r7, lr}
 8017e12:	b082      	sub	sp, #8
 8017e14:	af00      	add	r7, sp, #0
 8017e16:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8017e18:	687b      	ldr	r3, [r7, #4]
 8017e1a:	2204      	movs	r2, #4
 8017e1c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8017e20:	2300      	movs	r3, #0
 8017e22:	2200      	movs	r2, #0
 8017e24:	2100      	movs	r1, #0
 8017e26:	6878      	ldr	r0, [r7, #4]
 8017e28:	f000 fccf 	bl	80187ca <USBD_LL_Transmit>

  return USBD_OK;
 8017e2c:	2300      	movs	r3, #0
}
 8017e2e:	4618      	mov	r0, r3
 8017e30:	3708      	adds	r7, #8
 8017e32:	46bd      	mov	sp, r7
 8017e34:	bd80      	pop	{r7, pc}

08017e36 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8017e36:	b580      	push	{r7, lr}
 8017e38:	b082      	sub	sp, #8
 8017e3a:	af00      	add	r7, sp, #0
 8017e3c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8017e3e:	687b      	ldr	r3, [r7, #4]
 8017e40:	2205      	movs	r2, #5
 8017e42:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8017e46:	2300      	movs	r3, #0
 8017e48:	2200      	movs	r2, #0
 8017e4a:	2100      	movs	r1, #0
 8017e4c:	6878      	ldr	r0, [r7, #4]
 8017e4e:	f000 fcdd 	bl	801880c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8017e52:	2300      	movs	r3, #0
}
 8017e54:	4618      	mov	r0, r3
 8017e56:	3708      	adds	r7, #8
 8017e58:	46bd      	mov	sp, r7
 8017e5a:	bd80      	pop	{r7, pc}

08017e5c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8017e5c:	b580      	push	{r7, lr}
 8017e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8017e60:	2200      	movs	r2, #0
 8017e62:	4913      	ldr	r1, [pc, #76]	@ (8017eb0 <MX_USB_DEVICE_Init+0x54>)
 8017e64:	4813      	ldr	r0, [pc, #76]	@ (8017eb4 <MX_USB_DEVICE_Init+0x58>)
 8017e66:	f7fe fccd 	bl	8016804 <USBD_Init>
 8017e6a:	4603      	mov	r3, r0
 8017e6c:	2b00      	cmp	r3, #0
 8017e6e:	d001      	beq.n	8017e74 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8017e70:	f7ea f969 	bl	8002146 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8017e74:	4910      	ldr	r1, [pc, #64]	@ (8017eb8 <MX_USB_DEVICE_Init+0x5c>)
 8017e76:	480f      	ldr	r0, [pc, #60]	@ (8017eb4 <MX_USB_DEVICE_Init+0x58>)
 8017e78:	f7fe fcf4 	bl	8016864 <USBD_RegisterClass>
 8017e7c:	4603      	mov	r3, r0
 8017e7e:	2b00      	cmp	r3, #0
 8017e80:	d001      	beq.n	8017e86 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8017e82:	f7ea f960 	bl	8002146 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8017e86:	490d      	ldr	r1, [pc, #52]	@ (8017ebc <MX_USB_DEVICE_Init+0x60>)
 8017e88:	480a      	ldr	r0, [pc, #40]	@ (8017eb4 <MX_USB_DEVICE_Init+0x58>)
 8017e8a:	f7fe fbeb 	bl	8016664 <USBD_CDC_RegisterInterface>
 8017e8e:	4603      	mov	r3, r0
 8017e90:	2b00      	cmp	r3, #0
 8017e92:	d001      	beq.n	8017e98 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8017e94:	f7ea f957 	bl	8002146 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8017e98:	4806      	ldr	r0, [pc, #24]	@ (8017eb4 <MX_USB_DEVICE_Init+0x58>)
 8017e9a:	f7fe fd19 	bl	80168d0 <USBD_Start>
 8017e9e:	4603      	mov	r3, r0
 8017ea0:	2b00      	cmp	r3, #0
 8017ea2:	d001      	beq.n	8017ea8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8017ea4:	f7ea f94f 	bl	8002146 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 8017ea8:	f7f5 fcc6 	bl	800d838 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8017eac:	bf00      	nop
 8017eae:	bd80      	pop	{r7, pc}
 8017eb0:	240000e8 	.word	0x240000e8
 8017eb4:	24002390 	.word	0x24002390
 8017eb8:	24000054 	.word	0x24000054
 8017ebc:	240000d4 	.word	0x240000d4

08017ec0 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8017ec0:	b580      	push	{r7, lr}
 8017ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8017ec4:	2200      	movs	r2, #0
 8017ec6:	4905      	ldr	r1, [pc, #20]	@ (8017edc <CDC_Init_FS+0x1c>)
 8017ec8:	4805      	ldr	r0, [pc, #20]	@ (8017ee0 <CDC_Init_FS+0x20>)
 8017eca:	f7fe fbe5 	bl	8016698 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8017ece:	4905      	ldr	r1, [pc, #20]	@ (8017ee4 <CDC_Init_FS+0x24>)
 8017ed0:	4803      	ldr	r0, [pc, #12]	@ (8017ee0 <CDC_Init_FS+0x20>)
 8017ed2:	f7fe fc03 	bl	80166dc <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8017ed6:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8017ed8:	4618      	mov	r0, r3
 8017eda:	bd80      	pop	{r7, pc}
 8017edc:	24002e6c 	.word	0x24002e6c
 8017ee0:	24002390 	.word	0x24002390
 8017ee4:	2400266c 	.word	0x2400266c

08017ee8 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8017ee8:	b480      	push	{r7}
 8017eea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8017eec:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8017eee:	4618      	mov	r0, r3
 8017ef0:	46bd      	mov	sp, r7
 8017ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017ef6:	4770      	bx	lr

08017ef8 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8017ef8:	b480      	push	{r7}
 8017efa:	b083      	sub	sp, #12
 8017efc:	af00      	add	r7, sp, #0
 8017efe:	4603      	mov	r3, r0
 8017f00:	6039      	str	r1, [r7, #0]
 8017f02:	71fb      	strb	r3, [r7, #7]
 8017f04:	4613      	mov	r3, r2
 8017f06:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8017f08:	79fb      	ldrb	r3, [r7, #7]
 8017f0a:	2b23      	cmp	r3, #35	@ 0x23
 8017f0c:	d84a      	bhi.n	8017fa4 <CDC_Control_FS+0xac>
 8017f0e:	a201      	add	r2, pc, #4	@ (adr r2, 8017f14 <CDC_Control_FS+0x1c>)
 8017f10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017f14:	08017fa5 	.word	0x08017fa5
 8017f18:	08017fa5 	.word	0x08017fa5
 8017f1c:	08017fa5 	.word	0x08017fa5
 8017f20:	08017fa5 	.word	0x08017fa5
 8017f24:	08017fa5 	.word	0x08017fa5
 8017f28:	08017fa5 	.word	0x08017fa5
 8017f2c:	08017fa5 	.word	0x08017fa5
 8017f30:	08017fa5 	.word	0x08017fa5
 8017f34:	08017fa5 	.word	0x08017fa5
 8017f38:	08017fa5 	.word	0x08017fa5
 8017f3c:	08017fa5 	.word	0x08017fa5
 8017f40:	08017fa5 	.word	0x08017fa5
 8017f44:	08017fa5 	.word	0x08017fa5
 8017f48:	08017fa5 	.word	0x08017fa5
 8017f4c:	08017fa5 	.word	0x08017fa5
 8017f50:	08017fa5 	.word	0x08017fa5
 8017f54:	08017fa5 	.word	0x08017fa5
 8017f58:	08017fa5 	.word	0x08017fa5
 8017f5c:	08017fa5 	.word	0x08017fa5
 8017f60:	08017fa5 	.word	0x08017fa5
 8017f64:	08017fa5 	.word	0x08017fa5
 8017f68:	08017fa5 	.word	0x08017fa5
 8017f6c:	08017fa5 	.word	0x08017fa5
 8017f70:	08017fa5 	.word	0x08017fa5
 8017f74:	08017fa5 	.word	0x08017fa5
 8017f78:	08017fa5 	.word	0x08017fa5
 8017f7c:	08017fa5 	.word	0x08017fa5
 8017f80:	08017fa5 	.word	0x08017fa5
 8017f84:	08017fa5 	.word	0x08017fa5
 8017f88:	08017fa5 	.word	0x08017fa5
 8017f8c:	08017fa5 	.word	0x08017fa5
 8017f90:	08017fa5 	.word	0x08017fa5
 8017f94:	08017fa5 	.word	0x08017fa5
 8017f98:	08017fa5 	.word	0x08017fa5
 8017f9c:	08017fa5 	.word	0x08017fa5
 8017fa0:	08017fa5 	.word	0x08017fa5
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8017fa4:	bf00      	nop
  }

  return (USBD_OK);
 8017fa6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8017fa8:	4618      	mov	r0, r3
 8017faa:	370c      	adds	r7, #12
 8017fac:	46bd      	mov	sp, r7
 8017fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017fb2:	4770      	bx	lr

08017fb4 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8017fb4:	b580      	push	{r7, lr}
 8017fb6:	b082      	sub	sp, #8
 8017fb8:	af00      	add	r7, sp, #0
 8017fba:	6078      	str	r0, [r7, #4]
 8017fbc:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8017fbe:	6879      	ldr	r1, [r7, #4]
 8017fc0:	4805      	ldr	r0, [pc, #20]	@ (8017fd8 <CDC_Receive_FS+0x24>)
 8017fc2:	f7fe fb8b 	bl	80166dc <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8017fc6:	4804      	ldr	r0, [pc, #16]	@ (8017fd8 <CDC_Receive_FS+0x24>)
 8017fc8:	f7fe fbe6 	bl	8016798 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8017fcc:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8017fce:	4618      	mov	r0, r3
 8017fd0:	3708      	adds	r7, #8
 8017fd2:	46bd      	mov	sp, r7
 8017fd4:	bd80      	pop	{r7, pc}
 8017fd6:	bf00      	nop
 8017fd8:	24002390 	.word	0x24002390

08017fdc <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8017fdc:	b580      	push	{r7, lr}
 8017fde:	b084      	sub	sp, #16
 8017fe0:	af00      	add	r7, sp, #0
 8017fe2:	6078      	str	r0, [r7, #4]
 8017fe4:	460b      	mov	r3, r1
 8017fe6:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8017fe8:	2300      	movs	r3, #0
 8017fea:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8017fec:	4b0d      	ldr	r3, [pc, #52]	@ (8018024 <CDC_Transmit_FS+0x48>)
 8017fee:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8017ff2:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8017ff4:	68bb      	ldr	r3, [r7, #8]
 8017ff6:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8017ffa:	2b00      	cmp	r3, #0
 8017ffc:	d001      	beq.n	8018002 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8017ffe:	2301      	movs	r3, #1
 8018000:	e00b      	b.n	801801a <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8018002:	887b      	ldrh	r3, [r7, #2]
 8018004:	461a      	mov	r2, r3
 8018006:	6879      	ldr	r1, [r7, #4]
 8018008:	4806      	ldr	r0, [pc, #24]	@ (8018024 <CDC_Transmit_FS+0x48>)
 801800a:	f7fe fb45 	bl	8016698 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 801800e:	4805      	ldr	r0, [pc, #20]	@ (8018024 <CDC_Transmit_FS+0x48>)
 8018010:	f7fe fb82 	bl	8016718 <USBD_CDC_TransmitPacket>
 8018014:	4603      	mov	r3, r0
 8018016:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8018018:	7bfb      	ldrb	r3, [r7, #15]
}
 801801a:	4618      	mov	r0, r3
 801801c:	3710      	adds	r7, #16
 801801e:	46bd      	mov	sp, r7
 8018020:	bd80      	pop	{r7, pc}
 8018022:	bf00      	nop
 8018024:	24002390 	.word	0x24002390

08018028 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8018028:	b580      	push	{r7, lr}
 801802a:	b086      	sub	sp, #24
 801802c:	af00      	add	r7, sp, #0
 801802e:	60f8      	str	r0, [r7, #12]
 8018030:	60b9      	str	r1, [r7, #8]
 8018032:	4613      	mov	r3, r2
 8018034:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8018036:	2300      	movs	r3, #0
 8018038:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  CDC_LOG_TxCpltCallback();
 801803a:	f7e8 fddd 	bl	8000bf8 <CDC_LOG_TxCpltCallback>

  /* USER CODE END 13 */
  return result;
 801803e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8018042:	4618      	mov	r0, r3
 8018044:	3718      	adds	r7, #24
 8018046:	46bd      	mov	sp, r7
 8018048:	bd80      	pop	{r7, pc}
	...

0801804c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801804c:	b480      	push	{r7}
 801804e:	b083      	sub	sp, #12
 8018050:	af00      	add	r7, sp, #0
 8018052:	4603      	mov	r3, r0
 8018054:	6039      	str	r1, [r7, #0]
 8018056:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8018058:	683b      	ldr	r3, [r7, #0]
 801805a:	2212      	movs	r2, #18
 801805c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 801805e:	4b03      	ldr	r3, [pc, #12]	@ (801806c <USBD_FS_DeviceDescriptor+0x20>)
}
 8018060:	4618      	mov	r0, r3
 8018062:	370c      	adds	r7, #12
 8018064:	46bd      	mov	sp, r7
 8018066:	f85d 7b04 	ldr.w	r7, [sp], #4
 801806a:	4770      	bx	lr
 801806c:	24000108 	.word	0x24000108

08018070 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018070:	b480      	push	{r7}
 8018072:	b083      	sub	sp, #12
 8018074:	af00      	add	r7, sp, #0
 8018076:	4603      	mov	r3, r0
 8018078:	6039      	str	r1, [r7, #0]
 801807a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 801807c:	683b      	ldr	r3, [r7, #0]
 801807e:	2204      	movs	r2, #4
 8018080:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8018082:	4b03      	ldr	r3, [pc, #12]	@ (8018090 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8018084:	4618      	mov	r0, r3
 8018086:	370c      	adds	r7, #12
 8018088:	46bd      	mov	sp, r7
 801808a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801808e:	4770      	bx	lr
 8018090:	2400011c 	.word	0x2400011c

08018094 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018094:	b580      	push	{r7, lr}
 8018096:	b082      	sub	sp, #8
 8018098:	af00      	add	r7, sp, #0
 801809a:	4603      	mov	r3, r0
 801809c:	6039      	str	r1, [r7, #0]
 801809e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80180a0:	79fb      	ldrb	r3, [r7, #7]
 80180a2:	2b00      	cmp	r3, #0
 80180a4:	d105      	bne.n	80180b2 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80180a6:	683a      	ldr	r2, [r7, #0]
 80180a8:	4907      	ldr	r1, [pc, #28]	@ (80180c8 <USBD_FS_ProductStrDescriptor+0x34>)
 80180aa:	4808      	ldr	r0, [pc, #32]	@ (80180cc <USBD_FS_ProductStrDescriptor+0x38>)
 80180ac:	f7ff fdea 	bl	8017c84 <USBD_GetString>
 80180b0:	e004      	b.n	80180bc <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80180b2:	683a      	ldr	r2, [r7, #0]
 80180b4:	4904      	ldr	r1, [pc, #16]	@ (80180c8 <USBD_FS_ProductStrDescriptor+0x34>)
 80180b6:	4805      	ldr	r0, [pc, #20]	@ (80180cc <USBD_FS_ProductStrDescriptor+0x38>)
 80180b8:	f7ff fde4 	bl	8017c84 <USBD_GetString>
  }
  return USBD_StrDesc;
 80180bc:	4b02      	ldr	r3, [pc, #8]	@ (80180c8 <USBD_FS_ProductStrDescriptor+0x34>)
}
 80180be:	4618      	mov	r0, r3
 80180c0:	3708      	adds	r7, #8
 80180c2:	46bd      	mov	sp, r7
 80180c4:	bd80      	pop	{r7, pc}
 80180c6:	bf00      	nop
 80180c8:	2400366c 	.word	0x2400366c
 80180cc:	080196cc 	.word	0x080196cc

080180d0 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80180d0:	b580      	push	{r7, lr}
 80180d2:	b082      	sub	sp, #8
 80180d4:	af00      	add	r7, sp, #0
 80180d6:	4603      	mov	r3, r0
 80180d8:	6039      	str	r1, [r7, #0]
 80180da:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80180dc:	683a      	ldr	r2, [r7, #0]
 80180de:	4904      	ldr	r1, [pc, #16]	@ (80180f0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80180e0:	4804      	ldr	r0, [pc, #16]	@ (80180f4 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80180e2:	f7ff fdcf 	bl	8017c84 <USBD_GetString>
  return USBD_StrDesc;
 80180e6:	4b02      	ldr	r3, [pc, #8]	@ (80180f0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80180e8:	4618      	mov	r0, r3
 80180ea:	3708      	adds	r7, #8
 80180ec:	46bd      	mov	sp, r7
 80180ee:	bd80      	pop	{r7, pc}
 80180f0:	2400366c 	.word	0x2400366c
 80180f4:	080196e4 	.word	0x080196e4

080180f8 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80180f8:	b580      	push	{r7, lr}
 80180fa:	b082      	sub	sp, #8
 80180fc:	af00      	add	r7, sp, #0
 80180fe:	4603      	mov	r3, r0
 8018100:	6039      	str	r1, [r7, #0]
 8018102:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8018104:	683b      	ldr	r3, [r7, #0]
 8018106:	221a      	movs	r2, #26
 8018108:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 801810a:	f000 f843 	bl	8018194 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 801810e:	4b02      	ldr	r3, [pc, #8]	@ (8018118 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8018110:	4618      	mov	r0, r3
 8018112:	3708      	adds	r7, #8
 8018114:	46bd      	mov	sp, r7
 8018116:	bd80      	pop	{r7, pc}
 8018118:	24000120 	.word	0x24000120

0801811c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801811c:	b580      	push	{r7, lr}
 801811e:	b082      	sub	sp, #8
 8018120:	af00      	add	r7, sp, #0
 8018122:	4603      	mov	r3, r0
 8018124:	6039      	str	r1, [r7, #0]
 8018126:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8018128:	79fb      	ldrb	r3, [r7, #7]
 801812a:	2b00      	cmp	r3, #0
 801812c:	d105      	bne.n	801813a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 801812e:	683a      	ldr	r2, [r7, #0]
 8018130:	4907      	ldr	r1, [pc, #28]	@ (8018150 <USBD_FS_ConfigStrDescriptor+0x34>)
 8018132:	4808      	ldr	r0, [pc, #32]	@ (8018154 <USBD_FS_ConfigStrDescriptor+0x38>)
 8018134:	f7ff fda6 	bl	8017c84 <USBD_GetString>
 8018138:	e004      	b.n	8018144 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 801813a:	683a      	ldr	r2, [r7, #0]
 801813c:	4904      	ldr	r1, [pc, #16]	@ (8018150 <USBD_FS_ConfigStrDescriptor+0x34>)
 801813e:	4805      	ldr	r0, [pc, #20]	@ (8018154 <USBD_FS_ConfigStrDescriptor+0x38>)
 8018140:	f7ff fda0 	bl	8017c84 <USBD_GetString>
  }
  return USBD_StrDesc;
 8018144:	4b02      	ldr	r3, [pc, #8]	@ (8018150 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8018146:	4618      	mov	r0, r3
 8018148:	3708      	adds	r7, #8
 801814a:	46bd      	mov	sp, r7
 801814c:	bd80      	pop	{r7, pc}
 801814e:	bf00      	nop
 8018150:	2400366c 	.word	0x2400366c
 8018154:	080196f8 	.word	0x080196f8

08018158 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018158:	b580      	push	{r7, lr}
 801815a:	b082      	sub	sp, #8
 801815c:	af00      	add	r7, sp, #0
 801815e:	4603      	mov	r3, r0
 8018160:	6039      	str	r1, [r7, #0]
 8018162:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8018164:	79fb      	ldrb	r3, [r7, #7]
 8018166:	2b00      	cmp	r3, #0
 8018168:	d105      	bne.n	8018176 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 801816a:	683a      	ldr	r2, [r7, #0]
 801816c:	4907      	ldr	r1, [pc, #28]	@ (801818c <USBD_FS_InterfaceStrDescriptor+0x34>)
 801816e:	4808      	ldr	r0, [pc, #32]	@ (8018190 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8018170:	f7ff fd88 	bl	8017c84 <USBD_GetString>
 8018174:	e004      	b.n	8018180 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8018176:	683a      	ldr	r2, [r7, #0]
 8018178:	4904      	ldr	r1, [pc, #16]	@ (801818c <USBD_FS_InterfaceStrDescriptor+0x34>)
 801817a:	4805      	ldr	r0, [pc, #20]	@ (8018190 <USBD_FS_InterfaceStrDescriptor+0x38>)
 801817c:	f7ff fd82 	bl	8017c84 <USBD_GetString>
  }
  return USBD_StrDesc;
 8018180:	4b02      	ldr	r3, [pc, #8]	@ (801818c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8018182:	4618      	mov	r0, r3
 8018184:	3708      	adds	r7, #8
 8018186:	46bd      	mov	sp, r7
 8018188:	bd80      	pop	{r7, pc}
 801818a:	bf00      	nop
 801818c:	2400366c 	.word	0x2400366c
 8018190:	08019704 	.word	0x08019704

08018194 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8018194:	b580      	push	{r7, lr}
 8018196:	b084      	sub	sp, #16
 8018198:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 801819a:	4b0f      	ldr	r3, [pc, #60]	@ (80181d8 <Get_SerialNum+0x44>)
 801819c:	681b      	ldr	r3, [r3, #0]
 801819e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80181a0:	4b0e      	ldr	r3, [pc, #56]	@ (80181dc <Get_SerialNum+0x48>)
 80181a2:	681b      	ldr	r3, [r3, #0]
 80181a4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80181a6:	4b0e      	ldr	r3, [pc, #56]	@ (80181e0 <Get_SerialNum+0x4c>)
 80181a8:	681b      	ldr	r3, [r3, #0]
 80181aa:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80181ac:	68fa      	ldr	r2, [r7, #12]
 80181ae:	687b      	ldr	r3, [r7, #4]
 80181b0:	4413      	add	r3, r2
 80181b2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80181b4:	68fb      	ldr	r3, [r7, #12]
 80181b6:	2b00      	cmp	r3, #0
 80181b8:	d009      	beq.n	80181ce <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80181ba:	2208      	movs	r2, #8
 80181bc:	4909      	ldr	r1, [pc, #36]	@ (80181e4 <Get_SerialNum+0x50>)
 80181be:	68f8      	ldr	r0, [r7, #12]
 80181c0:	f000 f814 	bl	80181ec <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80181c4:	2204      	movs	r2, #4
 80181c6:	4908      	ldr	r1, [pc, #32]	@ (80181e8 <Get_SerialNum+0x54>)
 80181c8:	68b8      	ldr	r0, [r7, #8]
 80181ca:	f000 f80f 	bl	80181ec <IntToUnicode>
  }
}
 80181ce:	bf00      	nop
 80181d0:	3710      	adds	r7, #16
 80181d2:	46bd      	mov	sp, r7
 80181d4:	bd80      	pop	{r7, pc}
 80181d6:	bf00      	nop
 80181d8:	1ff1e800 	.word	0x1ff1e800
 80181dc:	1ff1e804 	.word	0x1ff1e804
 80181e0:	1ff1e808 	.word	0x1ff1e808
 80181e4:	24000122 	.word	0x24000122
 80181e8:	24000132 	.word	0x24000132

080181ec <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80181ec:	b480      	push	{r7}
 80181ee:	b087      	sub	sp, #28
 80181f0:	af00      	add	r7, sp, #0
 80181f2:	60f8      	str	r0, [r7, #12]
 80181f4:	60b9      	str	r1, [r7, #8]
 80181f6:	4613      	mov	r3, r2
 80181f8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80181fa:	2300      	movs	r3, #0
 80181fc:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80181fe:	2300      	movs	r3, #0
 8018200:	75fb      	strb	r3, [r7, #23]
 8018202:	e027      	b.n	8018254 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8018204:	68fb      	ldr	r3, [r7, #12]
 8018206:	0f1b      	lsrs	r3, r3, #28
 8018208:	2b09      	cmp	r3, #9
 801820a:	d80b      	bhi.n	8018224 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 801820c:	68fb      	ldr	r3, [r7, #12]
 801820e:	0f1b      	lsrs	r3, r3, #28
 8018210:	b2da      	uxtb	r2, r3
 8018212:	7dfb      	ldrb	r3, [r7, #23]
 8018214:	005b      	lsls	r3, r3, #1
 8018216:	4619      	mov	r1, r3
 8018218:	68bb      	ldr	r3, [r7, #8]
 801821a:	440b      	add	r3, r1
 801821c:	3230      	adds	r2, #48	@ 0x30
 801821e:	b2d2      	uxtb	r2, r2
 8018220:	701a      	strb	r2, [r3, #0]
 8018222:	e00a      	b.n	801823a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8018224:	68fb      	ldr	r3, [r7, #12]
 8018226:	0f1b      	lsrs	r3, r3, #28
 8018228:	b2da      	uxtb	r2, r3
 801822a:	7dfb      	ldrb	r3, [r7, #23]
 801822c:	005b      	lsls	r3, r3, #1
 801822e:	4619      	mov	r1, r3
 8018230:	68bb      	ldr	r3, [r7, #8]
 8018232:	440b      	add	r3, r1
 8018234:	3237      	adds	r2, #55	@ 0x37
 8018236:	b2d2      	uxtb	r2, r2
 8018238:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 801823a:	68fb      	ldr	r3, [r7, #12]
 801823c:	011b      	lsls	r3, r3, #4
 801823e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8018240:	7dfb      	ldrb	r3, [r7, #23]
 8018242:	005b      	lsls	r3, r3, #1
 8018244:	3301      	adds	r3, #1
 8018246:	68ba      	ldr	r2, [r7, #8]
 8018248:	4413      	add	r3, r2
 801824a:	2200      	movs	r2, #0
 801824c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 801824e:	7dfb      	ldrb	r3, [r7, #23]
 8018250:	3301      	adds	r3, #1
 8018252:	75fb      	strb	r3, [r7, #23]
 8018254:	7dfa      	ldrb	r2, [r7, #23]
 8018256:	79fb      	ldrb	r3, [r7, #7]
 8018258:	429a      	cmp	r2, r3
 801825a:	d3d3      	bcc.n	8018204 <IntToUnicode+0x18>
  }
}
 801825c:	bf00      	nop
 801825e:	bf00      	nop
 8018260:	371c      	adds	r7, #28
 8018262:	46bd      	mov	sp, r7
 8018264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018268:	4770      	bx	lr
	...

0801826c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 801826c:	b580      	push	{r7, lr}
 801826e:	b0ba      	sub	sp, #232	@ 0xe8
 8018270:	af00      	add	r7, sp, #0
 8018272:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8018274:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8018278:	2200      	movs	r2, #0
 801827a:	601a      	str	r2, [r3, #0]
 801827c:	605a      	str	r2, [r3, #4]
 801827e:	609a      	str	r2, [r3, #8]
 8018280:	60da      	str	r2, [r3, #12]
 8018282:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8018284:	f107 0310 	add.w	r3, r7, #16
 8018288:	22c0      	movs	r2, #192	@ 0xc0
 801828a:	2100      	movs	r1, #0
 801828c:	4618      	mov	r0, r3
 801828e:	f000 fb8d 	bl	80189ac <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8018292:	687b      	ldr	r3, [r7, #4]
 8018294:	681b      	ldr	r3, [r3, #0]
 8018296:	4a34      	ldr	r2, [pc, #208]	@ (8018368 <HAL_PCD_MspInit+0xfc>)
 8018298:	4293      	cmp	r3, r2
 801829a:	d161      	bne.n	8018360 <HAL_PCD_MspInit+0xf4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 801829c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80182a0:	f04f 0300 	mov.w	r3, #0
 80182a4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 80182a8:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 80182ac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80182b0:	f107 0310 	add.w	r3, r7, #16
 80182b4:	4618      	mov	r0, r3
 80182b6:	f7f6 fab5 	bl	800e824 <HAL_RCCEx_PeriphCLKConfig>
 80182ba:	4603      	mov	r3, r0
 80182bc:	2b00      	cmp	r3, #0
 80182be:	d001      	beq.n	80182c4 <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 80182c0:	f7e9 ff41 	bl	8002146 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 80182c4:	f7f5 fab8 	bl	800d838 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80182c8:	4b28      	ldr	r3, [pc, #160]	@ (801836c <HAL_PCD_MspInit+0x100>)
 80182ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80182ce:	4a27      	ldr	r2, [pc, #156]	@ (801836c <HAL_PCD_MspInit+0x100>)
 80182d0:	f043 0301 	orr.w	r3, r3, #1
 80182d4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80182d8:	4b24      	ldr	r3, [pc, #144]	@ (801836c <HAL_PCD_MspInit+0x100>)
 80182da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80182de:	f003 0301 	and.w	r3, r3, #1
 80182e2:	60fb      	str	r3, [r7, #12]
 80182e4:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80182e6:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80182ea:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80182ee:	2302      	movs	r3, #2
 80182f0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80182f4:	2300      	movs	r3, #0
 80182f6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80182fa:	2302      	movs	r3, #2
 80182fc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8018300:	230a      	movs	r3, #10
 8018302:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8018306:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 801830a:	4619      	mov	r1, r3
 801830c:	4818      	ldr	r0, [pc, #96]	@ (8018370 <HAL_PCD_MspInit+0x104>)
 801830e:	f7f1 fa65 	bl	80097dc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8018312:	4b16      	ldr	r3, [pc, #88]	@ (801836c <HAL_PCD_MspInit+0x100>)
 8018314:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8018318:	4a14      	ldr	r2, [pc, #80]	@ (801836c <HAL_PCD_MspInit+0x100>)
 801831a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 801831e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8018322:	4b12      	ldr	r3, [pc, #72]	@ (801836c <HAL_PCD_MspInit+0x100>)
 8018324:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8018328:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 801832c:	60bb      	str	r3, [r7, #8]
 801832e:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_EP1_OUT_IRQn, 5, 0);
 8018330:	2200      	movs	r2, #0
 8018332:	2105      	movs	r1, #5
 8018334:	2062      	movs	r0, #98	@ 0x62
 8018336:	f7ee fb4e 	bl	80069d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_EP1_OUT_IRQn);
 801833a:	2062      	movs	r0, #98	@ 0x62
 801833c:	f7ee fb65 	bl	8006a0a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(OTG_FS_EP1_IN_IRQn, 5, 0);
 8018340:	2200      	movs	r2, #0
 8018342:	2105      	movs	r1, #5
 8018344:	2063      	movs	r0, #99	@ 0x63
 8018346:	f7ee fb46 	bl	80069d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_EP1_IN_IRQn);
 801834a:	2063      	movs	r0, #99	@ 0x63
 801834c:	f7ee fb5d 	bl	8006a0a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8018350:	2200      	movs	r2, #0
 8018352:	2105      	movs	r1, #5
 8018354:	2065      	movs	r0, #101	@ 0x65
 8018356:	f7ee fb3e 	bl	80069d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 801835a:	2065      	movs	r0, #101	@ 0x65
 801835c:	f7ee fb55 	bl	8006a0a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8018360:	bf00      	nop
 8018362:	37e8      	adds	r7, #232	@ 0xe8
 8018364:	46bd      	mov	sp, r7
 8018366:	bd80      	pop	{r7, pc}
 8018368:	40080000 	.word	0x40080000
 801836c:	58024400 	.word	0x58024400
 8018370:	58020000 	.word	0x58020000

08018374 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018374:	b580      	push	{r7, lr}
 8018376:	b082      	sub	sp, #8
 8018378:	af00      	add	r7, sp, #0
 801837a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 801837c:	687b      	ldr	r3, [r7, #4]
 801837e:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 8018382:	687b      	ldr	r3, [r7, #4]
 8018384:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8018388:	4619      	mov	r1, r3
 801838a:	4610      	mov	r0, r2
 801838c:	f7fe faed 	bl	801696a <USBD_LL_SetupStage>
}
 8018390:	bf00      	nop
 8018392:	3708      	adds	r7, #8
 8018394:	46bd      	mov	sp, r7
 8018396:	bd80      	pop	{r7, pc}

08018398 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018398:	b580      	push	{r7, lr}
 801839a:	b082      	sub	sp, #8
 801839c:	af00      	add	r7, sp, #0
 801839e:	6078      	str	r0, [r7, #4]
 80183a0:	460b      	mov	r3, r1
 80183a2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80183a4:	687b      	ldr	r3, [r7, #4]
 80183a6:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 80183aa:	78fa      	ldrb	r2, [r7, #3]
 80183ac:	6879      	ldr	r1, [r7, #4]
 80183ae:	4613      	mov	r3, r2
 80183b0:	00db      	lsls	r3, r3, #3
 80183b2:	4413      	add	r3, r2
 80183b4:	009b      	lsls	r3, r3, #2
 80183b6:	440b      	add	r3, r1
 80183b8:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80183bc:	681a      	ldr	r2, [r3, #0]
 80183be:	78fb      	ldrb	r3, [r7, #3]
 80183c0:	4619      	mov	r1, r3
 80183c2:	f7fe fb27 	bl	8016a14 <USBD_LL_DataOutStage>
}
 80183c6:	bf00      	nop
 80183c8:	3708      	adds	r7, #8
 80183ca:	46bd      	mov	sp, r7
 80183cc:	bd80      	pop	{r7, pc}

080183ce <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80183ce:	b580      	push	{r7, lr}
 80183d0:	b082      	sub	sp, #8
 80183d2:	af00      	add	r7, sp, #0
 80183d4:	6078      	str	r0, [r7, #4]
 80183d6:	460b      	mov	r3, r1
 80183d8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80183da:	687b      	ldr	r3, [r7, #4]
 80183dc:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 80183e0:	78fa      	ldrb	r2, [r7, #3]
 80183e2:	6879      	ldr	r1, [r7, #4]
 80183e4:	4613      	mov	r3, r2
 80183e6:	00db      	lsls	r3, r3, #3
 80183e8:	4413      	add	r3, r2
 80183ea:	009b      	lsls	r3, r3, #2
 80183ec:	440b      	add	r3, r1
 80183ee:	3320      	adds	r3, #32
 80183f0:	681a      	ldr	r2, [r3, #0]
 80183f2:	78fb      	ldrb	r3, [r7, #3]
 80183f4:	4619      	mov	r1, r3
 80183f6:	f7fe fbc0 	bl	8016b7a <USBD_LL_DataInStage>
}
 80183fa:	bf00      	nop
 80183fc:	3708      	adds	r7, #8
 80183fe:	46bd      	mov	sp, r7
 8018400:	bd80      	pop	{r7, pc}

08018402 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018402:	b580      	push	{r7, lr}
 8018404:	b082      	sub	sp, #8
 8018406:	af00      	add	r7, sp, #0
 8018408:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 801840a:	687b      	ldr	r3, [r7, #4]
 801840c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8018410:	4618      	mov	r0, r3
 8018412:	f7fe fcfa 	bl	8016e0a <USBD_LL_SOF>
}
 8018416:	bf00      	nop
 8018418:	3708      	adds	r7, #8
 801841a:	46bd      	mov	sp, r7
 801841c:	bd80      	pop	{r7, pc}

0801841e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801841e:	b580      	push	{r7, lr}
 8018420:	b084      	sub	sp, #16
 8018422:	af00      	add	r7, sp, #0
 8018424:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8018426:	2301      	movs	r3, #1
 8018428:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 801842a:	687b      	ldr	r3, [r7, #4]
 801842c:	79db      	ldrb	r3, [r3, #7]
 801842e:	2b00      	cmp	r3, #0
 8018430:	d102      	bne.n	8018438 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8018432:	2300      	movs	r3, #0
 8018434:	73fb      	strb	r3, [r7, #15]
 8018436:	e008      	b.n	801844a <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8018438:	687b      	ldr	r3, [r7, #4]
 801843a:	79db      	ldrb	r3, [r3, #7]
 801843c:	2b02      	cmp	r3, #2
 801843e:	d102      	bne.n	8018446 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8018440:	2301      	movs	r3, #1
 8018442:	73fb      	strb	r3, [r7, #15]
 8018444:	e001      	b.n	801844a <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8018446:	f7e9 fe7e 	bl	8002146 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 801844a:	687b      	ldr	r3, [r7, #4]
 801844c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8018450:	7bfa      	ldrb	r2, [r7, #15]
 8018452:	4611      	mov	r1, r2
 8018454:	4618      	mov	r0, r3
 8018456:	f7fe fc94 	bl	8016d82 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 801845a:	687b      	ldr	r3, [r7, #4]
 801845c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8018460:	4618      	mov	r0, r3
 8018462:	f7fe fc3c 	bl	8016cde <USBD_LL_Reset>
}
 8018466:	bf00      	nop
 8018468:	3710      	adds	r7, #16
 801846a:	46bd      	mov	sp, r7
 801846c:	bd80      	pop	{r7, pc}
	...

08018470 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018470:	b580      	push	{r7, lr}
 8018472:	b082      	sub	sp, #8
 8018474:	af00      	add	r7, sp, #0
 8018476:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8018478:	687b      	ldr	r3, [r7, #4]
 801847a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801847e:	4618      	mov	r0, r3
 8018480:	f7fe fc8f 	bl	8016da2 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8018484:	687b      	ldr	r3, [r7, #4]
 8018486:	681b      	ldr	r3, [r3, #0]
 8018488:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 801848c:	681b      	ldr	r3, [r3, #0]
 801848e:	687a      	ldr	r2, [r7, #4]
 8018490:	6812      	ldr	r2, [r2, #0]
 8018492:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8018496:	f043 0301 	orr.w	r3, r3, #1
 801849a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 801849c:	687b      	ldr	r3, [r7, #4]
 801849e:	7adb      	ldrb	r3, [r3, #11]
 80184a0:	2b00      	cmp	r3, #0
 80184a2:	d005      	beq.n	80184b0 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80184a4:	4b04      	ldr	r3, [pc, #16]	@ (80184b8 <HAL_PCD_SuspendCallback+0x48>)
 80184a6:	691b      	ldr	r3, [r3, #16]
 80184a8:	4a03      	ldr	r2, [pc, #12]	@ (80184b8 <HAL_PCD_SuspendCallback+0x48>)
 80184aa:	f043 0306 	orr.w	r3, r3, #6
 80184ae:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80184b0:	bf00      	nop
 80184b2:	3708      	adds	r7, #8
 80184b4:	46bd      	mov	sp, r7
 80184b6:	bd80      	pop	{r7, pc}
 80184b8:	e000ed00 	.word	0xe000ed00

080184bc <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80184bc:	b580      	push	{r7, lr}
 80184be:	b082      	sub	sp, #8
 80184c0:	af00      	add	r7, sp, #0
 80184c2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80184c4:	687b      	ldr	r3, [r7, #4]
 80184c6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80184ca:	4618      	mov	r0, r3
 80184cc:	f7fe fc85 	bl	8016dda <USBD_LL_Resume>
}
 80184d0:	bf00      	nop
 80184d2:	3708      	adds	r7, #8
 80184d4:	46bd      	mov	sp, r7
 80184d6:	bd80      	pop	{r7, pc}

080184d8 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80184d8:	b580      	push	{r7, lr}
 80184da:	b082      	sub	sp, #8
 80184dc:	af00      	add	r7, sp, #0
 80184de:	6078      	str	r0, [r7, #4]
 80184e0:	460b      	mov	r3, r1
 80184e2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80184e4:	687b      	ldr	r3, [r7, #4]
 80184e6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80184ea:	78fa      	ldrb	r2, [r7, #3]
 80184ec:	4611      	mov	r1, r2
 80184ee:	4618      	mov	r0, r3
 80184f0:	f7fe fcdd 	bl	8016eae <USBD_LL_IsoOUTIncomplete>
}
 80184f4:	bf00      	nop
 80184f6:	3708      	adds	r7, #8
 80184f8:	46bd      	mov	sp, r7
 80184fa:	bd80      	pop	{r7, pc}

080184fc <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80184fc:	b580      	push	{r7, lr}
 80184fe:	b082      	sub	sp, #8
 8018500:	af00      	add	r7, sp, #0
 8018502:	6078      	str	r0, [r7, #4]
 8018504:	460b      	mov	r3, r1
 8018506:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8018508:	687b      	ldr	r3, [r7, #4]
 801850a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801850e:	78fa      	ldrb	r2, [r7, #3]
 8018510:	4611      	mov	r1, r2
 8018512:	4618      	mov	r0, r3
 8018514:	f7fe fc99 	bl	8016e4a <USBD_LL_IsoINIncomplete>
}
 8018518:	bf00      	nop
 801851a:	3708      	adds	r7, #8
 801851c:	46bd      	mov	sp, r7
 801851e:	bd80      	pop	{r7, pc}

08018520 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018520:	b580      	push	{r7, lr}
 8018522:	b082      	sub	sp, #8
 8018524:	af00      	add	r7, sp, #0
 8018526:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8018528:	687b      	ldr	r3, [r7, #4]
 801852a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801852e:	4618      	mov	r0, r3
 8018530:	f7fe fcef 	bl	8016f12 <USBD_LL_DevConnected>
}
 8018534:	bf00      	nop
 8018536:	3708      	adds	r7, #8
 8018538:	46bd      	mov	sp, r7
 801853a:	bd80      	pop	{r7, pc}

0801853c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801853c:	b580      	push	{r7, lr}
 801853e:	b082      	sub	sp, #8
 8018540:	af00      	add	r7, sp, #0
 8018542:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8018544:	687b      	ldr	r3, [r7, #4]
 8018546:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801854a:	4618      	mov	r0, r3
 801854c:	f7fe fcec 	bl	8016f28 <USBD_LL_DevDisconnected>
}
 8018550:	bf00      	nop
 8018552:	3708      	adds	r7, #8
 8018554:	46bd      	mov	sp, r7
 8018556:	bd80      	pop	{r7, pc}

08018558 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8018558:	b580      	push	{r7, lr}
 801855a:	b082      	sub	sp, #8
 801855c:	af00      	add	r7, sp, #0
 801855e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8018560:	687b      	ldr	r3, [r7, #4]
 8018562:	781b      	ldrb	r3, [r3, #0]
 8018564:	2b00      	cmp	r3, #0
 8018566:	d13e      	bne.n	80185e6 <USBD_LL_Init+0x8e>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8018568:	4a21      	ldr	r2, [pc, #132]	@ (80185f0 <USBD_LL_Init+0x98>)
 801856a:	687b      	ldr	r3, [r7, #4]
 801856c:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8018570:	687b      	ldr	r3, [r7, #4]
 8018572:	4a1f      	ldr	r2, [pc, #124]	@ (80185f0 <USBD_LL_Init+0x98>)
 8018574:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8018578:	4b1d      	ldr	r3, [pc, #116]	@ (80185f0 <USBD_LL_Init+0x98>)
 801857a:	4a1e      	ldr	r2, [pc, #120]	@ (80185f4 <USBD_LL_Init+0x9c>)
 801857c:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 801857e:	4b1c      	ldr	r3, [pc, #112]	@ (80185f0 <USBD_LL_Init+0x98>)
 8018580:	2209      	movs	r2, #9
 8018582:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8018584:	4b1a      	ldr	r3, [pc, #104]	@ (80185f0 <USBD_LL_Init+0x98>)
 8018586:	2202      	movs	r2, #2
 8018588:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 801858a:	4b19      	ldr	r3, [pc, #100]	@ (80185f0 <USBD_LL_Init+0x98>)
 801858c:	2200      	movs	r2, #0
 801858e:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8018590:	4b17      	ldr	r3, [pc, #92]	@ (80185f0 <USBD_LL_Init+0x98>)
 8018592:	2202      	movs	r2, #2
 8018594:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8018596:	4b16      	ldr	r3, [pc, #88]	@ (80185f0 <USBD_LL_Init+0x98>)
 8018598:	2200      	movs	r2, #0
 801859a:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 801859c:	4b14      	ldr	r3, [pc, #80]	@ (80185f0 <USBD_LL_Init+0x98>)
 801859e:	2200      	movs	r2, #0
 80185a0:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80185a2:	4b13      	ldr	r3, [pc, #76]	@ (80185f0 <USBD_LL_Init+0x98>)
 80185a4:	2200      	movs	r2, #0
 80185a6:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 80185a8:	4b11      	ldr	r3, [pc, #68]	@ (80185f0 <USBD_LL_Init+0x98>)
 80185aa:	2200      	movs	r2, #0
 80185ac:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 80185ae:	4b10      	ldr	r3, [pc, #64]	@ (80185f0 <USBD_LL_Init+0x98>)
 80185b0:	2200      	movs	r2, #0
 80185b2:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80185b4:	4b0e      	ldr	r3, [pc, #56]	@ (80185f0 <USBD_LL_Init+0x98>)
 80185b6:	2200      	movs	r2, #0
 80185b8:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80185ba:	480d      	ldr	r0, [pc, #52]	@ (80185f0 <USBD_LL_Init+0x98>)
 80185bc:	f7f3 fe62 	bl	800c284 <HAL_PCD_Init>
 80185c0:	4603      	mov	r3, r0
 80185c2:	2b00      	cmp	r3, #0
 80185c4:	d001      	beq.n	80185ca <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 80185c6:	f7e9 fdbe 	bl	8002146 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 80185ca:	2180      	movs	r1, #128	@ 0x80
 80185cc:	4808      	ldr	r0, [pc, #32]	@ (80185f0 <USBD_LL_Init+0x98>)
 80185ce:	f7f5 f8b8 	bl	800d742 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 80185d2:	2240      	movs	r2, #64	@ 0x40
 80185d4:	2100      	movs	r1, #0
 80185d6:	4806      	ldr	r0, [pc, #24]	@ (80185f0 <USBD_LL_Init+0x98>)
 80185d8:	f7f5 f86c 	bl	800d6b4 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 80185dc:	2280      	movs	r2, #128	@ 0x80
 80185de:	2101      	movs	r1, #1
 80185e0:	4803      	ldr	r0, [pc, #12]	@ (80185f0 <USBD_LL_Init+0x98>)
 80185e2:	f7f5 f867 	bl	800d6b4 <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_Configuration */
  }
  return USBD_OK;
 80185e6:	2300      	movs	r3, #0
}
 80185e8:	4618      	mov	r0, r3
 80185ea:	3708      	adds	r7, #8
 80185ec:	46bd      	mov	sp, r7
 80185ee:	bd80      	pop	{r7, pc}
 80185f0:	2400386c 	.word	0x2400386c
 80185f4:	40080000 	.word	0x40080000

080185f8 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80185f8:	b580      	push	{r7, lr}
 80185fa:	b084      	sub	sp, #16
 80185fc:	af00      	add	r7, sp, #0
 80185fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018600:	2300      	movs	r3, #0
 8018602:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018604:	2300      	movs	r3, #0
 8018606:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8018608:	687b      	ldr	r3, [r7, #4]
 801860a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801860e:	4618      	mov	r0, r3
 8018610:	f7f3 ff44 	bl	800c49c <HAL_PCD_Start>
 8018614:	4603      	mov	r3, r0
 8018616:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018618:	7bfb      	ldrb	r3, [r7, #15]
 801861a:	4618      	mov	r0, r3
 801861c:	f000 f942 	bl	80188a4 <USBD_Get_USB_Status>
 8018620:	4603      	mov	r3, r0
 8018622:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018624:	7bbb      	ldrb	r3, [r7, #14]
}
 8018626:	4618      	mov	r0, r3
 8018628:	3710      	adds	r7, #16
 801862a:	46bd      	mov	sp, r7
 801862c:	bd80      	pop	{r7, pc}

0801862e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 801862e:	b580      	push	{r7, lr}
 8018630:	b084      	sub	sp, #16
 8018632:	af00      	add	r7, sp, #0
 8018634:	6078      	str	r0, [r7, #4]
 8018636:	4608      	mov	r0, r1
 8018638:	4611      	mov	r1, r2
 801863a:	461a      	mov	r2, r3
 801863c:	4603      	mov	r3, r0
 801863e:	70fb      	strb	r3, [r7, #3]
 8018640:	460b      	mov	r3, r1
 8018642:	70bb      	strb	r3, [r7, #2]
 8018644:	4613      	mov	r3, r2
 8018646:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018648:	2300      	movs	r3, #0
 801864a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801864c:	2300      	movs	r3, #0
 801864e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8018650:	687b      	ldr	r3, [r7, #4]
 8018652:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8018656:	78bb      	ldrb	r3, [r7, #2]
 8018658:	883a      	ldrh	r2, [r7, #0]
 801865a:	78f9      	ldrb	r1, [r7, #3]
 801865c:	f7f4 fc45 	bl	800ceea <HAL_PCD_EP_Open>
 8018660:	4603      	mov	r3, r0
 8018662:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018664:	7bfb      	ldrb	r3, [r7, #15]
 8018666:	4618      	mov	r0, r3
 8018668:	f000 f91c 	bl	80188a4 <USBD_Get_USB_Status>
 801866c:	4603      	mov	r3, r0
 801866e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018670:	7bbb      	ldrb	r3, [r7, #14]
}
 8018672:	4618      	mov	r0, r3
 8018674:	3710      	adds	r7, #16
 8018676:	46bd      	mov	sp, r7
 8018678:	bd80      	pop	{r7, pc}

0801867a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801867a:	b580      	push	{r7, lr}
 801867c:	b084      	sub	sp, #16
 801867e:	af00      	add	r7, sp, #0
 8018680:	6078      	str	r0, [r7, #4]
 8018682:	460b      	mov	r3, r1
 8018684:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018686:	2300      	movs	r3, #0
 8018688:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801868a:	2300      	movs	r3, #0
 801868c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 801868e:	687b      	ldr	r3, [r7, #4]
 8018690:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8018694:	78fa      	ldrb	r2, [r7, #3]
 8018696:	4611      	mov	r1, r2
 8018698:	4618      	mov	r0, r3
 801869a:	f7f4 fc90 	bl	800cfbe <HAL_PCD_EP_Close>
 801869e:	4603      	mov	r3, r0
 80186a0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80186a2:	7bfb      	ldrb	r3, [r7, #15]
 80186a4:	4618      	mov	r0, r3
 80186a6:	f000 f8fd 	bl	80188a4 <USBD_Get_USB_Status>
 80186aa:	4603      	mov	r3, r0
 80186ac:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80186ae:	7bbb      	ldrb	r3, [r7, #14]
}
 80186b0:	4618      	mov	r0, r3
 80186b2:	3710      	adds	r7, #16
 80186b4:	46bd      	mov	sp, r7
 80186b6:	bd80      	pop	{r7, pc}

080186b8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80186b8:	b580      	push	{r7, lr}
 80186ba:	b084      	sub	sp, #16
 80186bc:	af00      	add	r7, sp, #0
 80186be:	6078      	str	r0, [r7, #4]
 80186c0:	460b      	mov	r3, r1
 80186c2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80186c4:	2300      	movs	r3, #0
 80186c6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80186c8:	2300      	movs	r3, #0
 80186ca:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80186cc:	687b      	ldr	r3, [r7, #4]
 80186ce:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80186d2:	78fa      	ldrb	r2, [r7, #3]
 80186d4:	4611      	mov	r1, r2
 80186d6:	4618      	mov	r0, r3
 80186d8:	f7f4 fd48 	bl	800d16c <HAL_PCD_EP_SetStall>
 80186dc:	4603      	mov	r3, r0
 80186de:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80186e0:	7bfb      	ldrb	r3, [r7, #15]
 80186e2:	4618      	mov	r0, r3
 80186e4:	f000 f8de 	bl	80188a4 <USBD_Get_USB_Status>
 80186e8:	4603      	mov	r3, r0
 80186ea:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80186ec:	7bbb      	ldrb	r3, [r7, #14]
}
 80186ee:	4618      	mov	r0, r3
 80186f0:	3710      	adds	r7, #16
 80186f2:	46bd      	mov	sp, r7
 80186f4:	bd80      	pop	{r7, pc}

080186f6 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80186f6:	b580      	push	{r7, lr}
 80186f8:	b084      	sub	sp, #16
 80186fa:	af00      	add	r7, sp, #0
 80186fc:	6078      	str	r0, [r7, #4]
 80186fe:	460b      	mov	r3, r1
 8018700:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018702:	2300      	movs	r3, #0
 8018704:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018706:	2300      	movs	r3, #0
 8018708:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 801870a:	687b      	ldr	r3, [r7, #4]
 801870c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8018710:	78fa      	ldrb	r2, [r7, #3]
 8018712:	4611      	mov	r1, r2
 8018714:	4618      	mov	r0, r3
 8018716:	f7f4 fd8c 	bl	800d232 <HAL_PCD_EP_ClrStall>
 801871a:	4603      	mov	r3, r0
 801871c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801871e:	7bfb      	ldrb	r3, [r7, #15]
 8018720:	4618      	mov	r0, r3
 8018722:	f000 f8bf 	bl	80188a4 <USBD_Get_USB_Status>
 8018726:	4603      	mov	r3, r0
 8018728:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801872a:	7bbb      	ldrb	r3, [r7, #14]
}
 801872c:	4618      	mov	r0, r3
 801872e:	3710      	adds	r7, #16
 8018730:	46bd      	mov	sp, r7
 8018732:	bd80      	pop	{r7, pc}

08018734 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8018734:	b480      	push	{r7}
 8018736:	b085      	sub	sp, #20
 8018738:	af00      	add	r7, sp, #0
 801873a:	6078      	str	r0, [r7, #4]
 801873c:	460b      	mov	r3, r1
 801873e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8018740:	687b      	ldr	r3, [r7, #4]
 8018742:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8018746:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8018748:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801874c:	2b00      	cmp	r3, #0
 801874e:	da0b      	bge.n	8018768 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8018750:	78fb      	ldrb	r3, [r7, #3]
 8018752:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8018756:	68f9      	ldr	r1, [r7, #12]
 8018758:	4613      	mov	r3, r2
 801875a:	00db      	lsls	r3, r3, #3
 801875c:	4413      	add	r3, r2
 801875e:	009b      	lsls	r3, r3, #2
 8018760:	440b      	add	r3, r1
 8018762:	3316      	adds	r3, #22
 8018764:	781b      	ldrb	r3, [r3, #0]
 8018766:	e00b      	b.n	8018780 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8018768:	78fb      	ldrb	r3, [r7, #3]
 801876a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801876e:	68f9      	ldr	r1, [r7, #12]
 8018770:	4613      	mov	r3, r2
 8018772:	00db      	lsls	r3, r3, #3
 8018774:	4413      	add	r3, r2
 8018776:	009b      	lsls	r3, r3, #2
 8018778:	440b      	add	r3, r1
 801877a:	f203 2356 	addw	r3, r3, #598	@ 0x256
 801877e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8018780:	4618      	mov	r0, r3
 8018782:	3714      	adds	r7, #20
 8018784:	46bd      	mov	sp, r7
 8018786:	f85d 7b04 	ldr.w	r7, [sp], #4
 801878a:	4770      	bx	lr

0801878c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 801878c:	b580      	push	{r7, lr}
 801878e:	b084      	sub	sp, #16
 8018790:	af00      	add	r7, sp, #0
 8018792:	6078      	str	r0, [r7, #4]
 8018794:	460b      	mov	r3, r1
 8018796:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018798:	2300      	movs	r3, #0
 801879a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801879c:	2300      	movs	r3, #0
 801879e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80187a0:	687b      	ldr	r3, [r7, #4]
 80187a2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80187a6:	78fa      	ldrb	r2, [r7, #3]
 80187a8:	4611      	mov	r1, r2
 80187aa:	4618      	mov	r0, r3
 80187ac:	f7f4 fb79 	bl	800cea2 <HAL_PCD_SetAddress>
 80187b0:	4603      	mov	r3, r0
 80187b2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80187b4:	7bfb      	ldrb	r3, [r7, #15]
 80187b6:	4618      	mov	r0, r3
 80187b8:	f000 f874 	bl	80188a4 <USBD_Get_USB_Status>
 80187bc:	4603      	mov	r3, r0
 80187be:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80187c0:	7bbb      	ldrb	r3, [r7, #14]
}
 80187c2:	4618      	mov	r0, r3
 80187c4:	3710      	adds	r7, #16
 80187c6:	46bd      	mov	sp, r7
 80187c8:	bd80      	pop	{r7, pc}

080187ca <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80187ca:	b580      	push	{r7, lr}
 80187cc:	b086      	sub	sp, #24
 80187ce:	af00      	add	r7, sp, #0
 80187d0:	60f8      	str	r0, [r7, #12]
 80187d2:	607a      	str	r2, [r7, #4]
 80187d4:	603b      	str	r3, [r7, #0]
 80187d6:	460b      	mov	r3, r1
 80187d8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80187da:	2300      	movs	r3, #0
 80187dc:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80187de:	2300      	movs	r3, #0
 80187e0:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80187e2:	68fb      	ldr	r3, [r7, #12]
 80187e4:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80187e8:	7af9      	ldrb	r1, [r7, #11]
 80187ea:	683b      	ldr	r3, [r7, #0]
 80187ec:	687a      	ldr	r2, [r7, #4]
 80187ee:	f7f4 fc83 	bl	800d0f8 <HAL_PCD_EP_Transmit>
 80187f2:	4603      	mov	r3, r0
 80187f4:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80187f6:	7dfb      	ldrb	r3, [r7, #23]
 80187f8:	4618      	mov	r0, r3
 80187fa:	f000 f853 	bl	80188a4 <USBD_Get_USB_Status>
 80187fe:	4603      	mov	r3, r0
 8018800:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8018802:	7dbb      	ldrb	r3, [r7, #22]
}
 8018804:	4618      	mov	r0, r3
 8018806:	3718      	adds	r7, #24
 8018808:	46bd      	mov	sp, r7
 801880a:	bd80      	pop	{r7, pc}

0801880c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 801880c:	b580      	push	{r7, lr}
 801880e:	b086      	sub	sp, #24
 8018810:	af00      	add	r7, sp, #0
 8018812:	60f8      	str	r0, [r7, #12]
 8018814:	607a      	str	r2, [r7, #4]
 8018816:	603b      	str	r3, [r7, #0]
 8018818:	460b      	mov	r3, r1
 801881a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801881c:	2300      	movs	r3, #0
 801881e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018820:	2300      	movs	r3, #0
 8018822:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8018824:	68fb      	ldr	r3, [r7, #12]
 8018826:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 801882a:	7af9      	ldrb	r1, [r7, #11]
 801882c:	683b      	ldr	r3, [r7, #0]
 801882e:	687a      	ldr	r2, [r7, #4]
 8018830:	f7f4 fc0f 	bl	800d052 <HAL_PCD_EP_Receive>
 8018834:	4603      	mov	r3, r0
 8018836:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018838:	7dfb      	ldrb	r3, [r7, #23]
 801883a:	4618      	mov	r0, r3
 801883c:	f000 f832 	bl	80188a4 <USBD_Get_USB_Status>
 8018840:	4603      	mov	r3, r0
 8018842:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8018844:	7dbb      	ldrb	r3, [r7, #22]
}
 8018846:	4618      	mov	r0, r3
 8018848:	3718      	adds	r7, #24
 801884a:	46bd      	mov	sp, r7
 801884c:	bd80      	pop	{r7, pc}

0801884e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801884e:	b580      	push	{r7, lr}
 8018850:	b082      	sub	sp, #8
 8018852:	af00      	add	r7, sp, #0
 8018854:	6078      	str	r0, [r7, #4]
 8018856:	460b      	mov	r3, r1
 8018858:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 801885a:	687b      	ldr	r3, [r7, #4]
 801885c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8018860:	78fa      	ldrb	r2, [r7, #3]
 8018862:	4611      	mov	r1, r2
 8018864:	4618      	mov	r0, r3
 8018866:	f7f4 fc2f 	bl	800d0c8 <HAL_PCD_EP_GetRxCount>
 801886a:	4603      	mov	r3, r0
}
 801886c:	4618      	mov	r0, r3
 801886e:	3708      	adds	r7, #8
 8018870:	46bd      	mov	sp, r7
 8018872:	bd80      	pop	{r7, pc}

08018874 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8018874:	b480      	push	{r7}
 8018876:	b083      	sub	sp, #12
 8018878:	af00      	add	r7, sp, #0
 801887a:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 801887c:	4b03      	ldr	r3, [pc, #12]	@ (801888c <USBD_static_malloc+0x18>)
}
 801887e:	4618      	mov	r0, r3
 8018880:	370c      	adds	r7, #12
 8018882:	46bd      	mov	sp, r7
 8018884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018888:	4770      	bx	lr
 801888a:	bf00      	nop
 801888c:	24003d50 	.word	0x24003d50

08018890 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8018890:	b480      	push	{r7}
 8018892:	b083      	sub	sp, #12
 8018894:	af00      	add	r7, sp, #0
 8018896:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 8018898:	bf00      	nop
 801889a:	370c      	adds	r7, #12
 801889c:	46bd      	mov	sp, r7
 801889e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80188a2:	4770      	bx	lr

080188a4 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80188a4:	b480      	push	{r7}
 80188a6:	b085      	sub	sp, #20
 80188a8:	af00      	add	r7, sp, #0
 80188aa:	4603      	mov	r3, r0
 80188ac:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80188ae:	2300      	movs	r3, #0
 80188b0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80188b2:	79fb      	ldrb	r3, [r7, #7]
 80188b4:	2b03      	cmp	r3, #3
 80188b6:	d817      	bhi.n	80188e8 <USBD_Get_USB_Status+0x44>
 80188b8:	a201      	add	r2, pc, #4	@ (adr r2, 80188c0 <USBD_Get_USB_Status+0x1c>)
 80188ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80188be:	bf00      	nop
 80188c0:	080188d1 	.word	0x080188d1
 80188c4:	080188d7 	.word	0x080188d7
 80188c8:	080188dd 	.word	0x080188dd
 80188cc:	080188e3 	.word	0x080188e3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80188d0:	2300      	movs	r3, #0
 80188d2:	73fb      	strb	r3, [r7, #15]
    break;
 80188d4:	e00b      	b.n	80188ee <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80188d6:	2303      	movs	r3, #3
 80188d8:	73fb      	strb	r3, [r7, #15]
    break;
 80188da:	e008      	b.n	80188ee <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80188dc:	2301      	movs	r3, #1
 80188de:	73fb      	strb	r3, [r7, #15]
    break;
 80188e0:	e005      	b.n	80188ee <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80188e2:	2303      	movs	r3, #3
 80188e4:	73fb      	strb	r3, [r7, #15]
    break;
 80188e6:	e002      	b.n	80188ee <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80188e8:	2303      	movs	r3, #3
 80188ea:	73fb      	strb	r3, [r7, #15]
    break;
 80188ec:	bf00      	nop
  }
  return usb_status;
 80188ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80188f0:	4618      	mov	r0, r3
 80188f2:	3714      	adds	r7, #20
 80188f4:	46bd      	mov	sp, r7
 80188f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80188fa:	4770      	bx	lr

080188fc <sniprintf>:
 80188fc:	b40c      	push	{r2, r3}
 80188fe:	b530      	push	{r4, r5, lr}
 8018900:	4b18      	ldr	r3, [pc, #96]	@ (8018964 <sniprintf+0x68>)
 8018902:	1e0c      	subs	r4, r1, #0
 8018904:	681d      	ldr	r5, [r3, #0]
 8018906:	b09d      	sub	sp, #116	@ 0x74
 8018908:	da08      	bge.n	801891c <sniprintf+0x20>
 801890a:	238b      	movs	r3, #139	@ 0x8b
 801890c:	602b      	str	r3, [r5, #0]
 801890e:	f04f 30ff 	mov.w	r0, #4294967295
 8018912:	b01d      	add	sp, #116	@ 0x74
 8018914:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8018918:	b002      	add	sp, #8
 801891a:	4770      	bx	lr
 801891c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8018920:	f8ad 3014 	strh.w	r3, [sp, #20]
 8018924:	f04f 0300 	mov.w	r3, #0
 8018928:	931b      	str	r3, [sp, #108]	@ 0x6c
 801892a:	bf14      	ite	ne
 801892c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8018930:	4623      	moveq	r3, r4
 8018932:	9304      	str	r3, [sp, #16]
 8018934:	9307      	str	r3, [sp, #28]
 8018936:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801893a:	9002      	str	r0, [sp, #8]
 801893c:	9006      	str	r0, [sp, #24]
 801893e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8018942:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8018944:	ab21      	add	r3, sp, #132	@ 0x84
 8018946:	a902      	add	r1, sp, #8
 8018948:	4628      	mov	r0, r5
 801894a:	9301      	str	r3, [sp, #4]
 801894c:	f000 f9d8 	bl	8018d00 <_svfiprintf_r>
 8018950:	1c43      	adds	r3, r0, #1
 8018952:	bfbc      	itt	lt
 8018954:	238b      	movlt	r3, #139	@ 0x8b
 8018956:	602b      	strlt	r3, [r5, #0]
 8018958:	2c00      	cmp	r4, #0
 801895a:	d0da      	beq.n	8018912 <sniprintf+0x16>
 801895c:	9b02      	ldr	r3, [sp, #8]
 801895e:	2200      	movs	r2, #0
 8018960:	701a      	strb	r2, [r3, #0]
 8018962:	e7d6      	b.n	8018912 <sniprintf+0x16>
 8018964:	2400013c 	.word	0x2400013c

08018968 <siprintf>:
 8018968:	b40e      	push	{r1, r2, r3}
 801896a:	b510      	push	{r4, lr}
 801896c:	b09d      	sub	sp, #116	@ 0x74
 801896e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8018970:	9002      	str	r0, [sp, #8]
 8018972:	9006      	str	r0, [sp, #24]
 8018974:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8018978:	480a      	ldr	r0, [pc, #40]	@ (80189a4 <siprintf+0x3c>)
 801897a:	9107      	str	r1, [sp, #28]
 801897c:	9104      	str	r1, [sp, #16]
 801897e:	490a      	ldr	r1, [pc, #40]	@ (80189a8 <siprintf+0x40>)
 8018980:	f853 2b04 	ldr.w	r2, [r3], #4
 8018984:	9105      	str	r1, [sp, #20]
 8018986:	2400      	movs	r4, #0
 8018988:	a902      	add	r1, sp, #8
 801898a:	6800      	ldr	r0, [r0, #0]
 801898c:	9301      	str	r3, [sp, #4]
 801898e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8018990:	f000 f9b6 	bl	8018d00 <_svfiprintf_r>
 8018994:	9b02      	ldr	r3, [sp, #8]
 8018996:	701c      	strb	r4, [r3, #0]
 8018998:	b01d      	add	sp, #116	@ 0x74
 801899a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801899e:	b003      	add	sp, #12
 80189a0:	4770      	bx	lr
 80189a2:	bf00      	nop
 80189a4:	2400013c 	.word	0x2400013c
 80189a8:	ffff0208 	.word	0xffff0208

080189ac <memset>:
 80189ac:	4402      	add	r2, r0
 80189ae:	4603      	mov	r3, r0
 80189b0:	4293      	cmp	r3, r2
 80189b2:	d100      	bne.n	80189b6 <memset+0xa>
 80189b4:	4770      	bx	lr
 80189b6:	f803 1b01 	strb.w	r1, [r3], #1
 80189ba:	e7f9      	b.n	80189b0 <memset+0x4>

080189bc <strncpy>:
 80189bc:	b510      	push	{r4, lr}
 80189be:	3901      	subs	r1, #1
 80189c0:	4603      	mov	r3, r0
 80189c2:	b132      	cbz	r2, 80189d2 <strncpy+0x16>
 80189c4:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80189c8:	f803 4b01 	strb.w	r4, [r3], #1
 80189cc:	3a01      	subs	r2, #1
 80189ce:	2c00      	cmp	r4, #0
 80189d0:	d1f7      	bne.n	80189c2 <strncpy+0x6>
 80189d2:	441a      	add	r2, r3
 80189d4:	2100      	movs	r1, #0
 80189d6:	4293      	cmp	r3, r2
 80189d8:	d100      	bne.n	80189dc <strncpy+0x20>
 80189da:	bd10      	pop	{r4, pc}
 80189dc:	f803 1b01 	strb.w	r1, [r3], #1
 80189e0:	e7f9      	b.n	80189d6 <strncpy+0x1a>
	...

080189e4 <__errno>:
 80189e4:	4b01      	ldr	r3, [pc, #4]	@ (80189ec <__errno+0x8>)
 80189e6:	6818      	ldr	r0, [r3, #0]
 80189e8:	4770      	bx	lr
 80189ea:	bf00      	nop
 80189ec:	2400013c 	.word	0x2400013c

080189f0 <__libc_init_array>:
 80189f0:	b570      	push	{r4, r5, r6, lr}
 80189f2:	4d0d      	ldr	r5, [pc, #52]	@ (8018a28 <__libc_init_array+0x38>)
 80189f4:	4c0d      	ldr	r4, [pc, #52]	@ (8018a2c <__libc_init_array+0x3c>)
 80189f6:	1b64      	subs	r4, r4, r5
 80189f8:	10a4      	asrs	r4, r4, #2
 80189fa:	2600      	movs	r6, #0
 80189fc:	42a6      	cmp	r6, r4
 80189fe:	d109      	bne.n	8018a14 <__libc_init_array+0x24>
 8018a00:	4d0b      	ldr	r5, [pc, #44]	@ (8018a30 <__libc_init_array+0x40>)
 8018a02:	4c0c      	ldr	r4, [pc, #48]	@ (8018a34 <__libc_init_array+0x44>)
 8018a04:	f000 fc64 	bl	80192d0 <_init>
 8018a08:	1b64      	subs	r4, r4, r5
 8018a0a:	10a4      	asrs	r4, r4, #2
 8018a0c:	2600      	movs	r6, #0
 8018a0e:	42a6      	cmp	r6, r4
 8018a10:	d105      	bne.n	8018a1e <__libc_init_array+0x2e>
 8018a12:	bd70      	pop	{r4, r5, r6, pc}
 8018a14:	f855 3b04 	ldr.w	r3, [r5], #4
 8018a18:	4798      	blx	r3
 8018a1a:	3601      	adds	r6, #1
 8018a1c:	e7ee      	b.n	80189fc <__libc_init_array+0xc>
 8018a1e:	f855 3b04 	ldr.w	r3, [r5], #4
 8018a22:	4798      	blx	r3
 8018a24:	3601      	adds	r6, #1
 8018a26:	e7f2      	b.n	8018a0e <__libc_init_array+0x1e>
 8018a28:	08019988 	.word	0x08019988
 8018a2c:	08019988 	.word	0x08019988
 8018a30:	08019988 	.word	0x08019988
 8018a34:	0801998c 	.word	0x0801998c

08018a38 <__retarget_lock_acquire_recursive>:
 8018a38:	4770      	bx	lr

08018a3a <__retarget_lock_release_recursive>:
 8018a3a:	4770      	bx	lr

08018a3c <memcpy>:
 8018a3c:	440a      	add	r2, r1
 8018a3e:	4291      	cmp	r1, r2
 8018a40:	f100 33ff 	add.w	r3, r0, #4294967295
 8018a44:	d100      	bne.n	8018a48 <memcpy+0xc>
 8018a46:	4770      	bx	lr
 8018a48:	b510      	push	{r4, lr}
 8018a4a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8018a4e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8018a52:	4291      	cmp	r1, r2
 8018a54:	d1f9      	bne.n	8018a4a <memcpy+0xe>
 8018a56:	bd10      	pop	{r4, pc}

08018a58 <_free_r>:
 8018a58:	b538      	push	{r3, r4, r5, lr}
 8018a5a:	4605      	mov	r5, r0
 8018a5c:	2900      	cmp	r1, #0
 8018a5e:	d041      	beq.n	8018ae4 <_free_r+0x8c>
 8018a60:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8018a64:	1f0c      	subs	r4, r1, #4
 8018a66:	2b00      	cmp	r3, #0
 8018a68:	bfb8      	it	lt
 8018a6a:	18e4      	addlt	r4, r4, r3
 8018a6c:	f000 f8e0 	bl	8018c30 <__malloc_lock>
 8018a70:	4a1d      	ldr	r2, [pc, #116]	@ (8018ae8 <_free_r+0x90>)
 8018a72:	6813      	ldr	r3, [r2, #0]
 8018a74:	b933      	cbnz	r3, 8018a84 <_free_r+0x2c>
 8018a76:	6063      	str	r3, [r4, #4]
 8018a78:	6014      	str	r4, [r2, #0]
 8018a7a:	4628      	mov	r0, r5
 8018a7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8018a80:	f000 b8dc 	b.w	8018c3c <__malloc_unlock>
 8018a84:	42a3      	cmp	r3, r4
 8018a86:	d908      	bls.n	8018a9a <_free_r+0x42>
 8018a88:	6820      	ldr	r0, [r4, #0]
 8018a8a:	1821      	adds	r1, r4, r0
 8018a8c:	428b      	cmp	r3, r1
 8018a8e:	bf01      	itttt	eq
 8018a90:	6819      	ldreq	r1, [r3, #0]
 8018a92:	685b      	ldreq	r3, [r3, #4]
 8018a94:	1809      	addeq	r1, r1, r0
 8018a96:	6021      	streq	r1, [r4, #0]
 8018a98:	e7ed      	b.n	8018a76 <_free_r+0x1e>
 8018a9a:	461a      	mov	r2, r3
 8018a9c:	685b      	ldr	r3, [r3, #4]
 8018a9e:	b10b      	cbz	r3, 8018aa4 <_free_r+0x4c>
 8018aa0:	42a3      	cmp	r3, r4
 8018aa2:	d9fa      	bls.n	8018a9a <_free_r+0x42>
 8018aa4:	6811      	ldr	r1, [r2, #0]
 8018aa6:	1850      	adds	r0, r2, r1
 8018aa8:	42a0      	cmp	r0, r4
 8018aaa:	d10b      	bne.n	8018ac4 <_free_r+0x6c>
 8018aac:	6820      	ldr	r0, [r4, #0]
 8018aae:	4401      	add	r1, r0
 8018ab0:	1850      	adds	r0, r2, r1
 8018ab2:	4283      	cmp	r3, r0
 8018ab4:	6011      	str	r1, [r2, #0]
 8018ab6:	d1e0      	bne.n	8018a7a <_free_r+0x22>
 8018ab8:	6818      	ldr	r0, [r3, #0]
 8018aba:	685b      	ldr	r3, [r3, #4]
 8018abc:	6053      	str	r3, [r2, #4]
 8018abe:	4408      	add	r0, r1
 8018ac0:	6010      	str	r0, [r2, #0]
 8018ac2:	e7da      	b.n	8018a7a <_free_r+0x22>
 8018ac4:	d902      	bls.n	8018acc <_free_r+0x74>
 8018ac6:	230c      	movs	r3, #12
 8018ac8:	602b      	str	r3, [r5, #0]
 8018aca:	e7d6      	b.n	8018a7a <_free_r+0x22>
 8018acc:	6820      	ldr	r0, [r4, #0]
 8018ace:	1821      	adds	r1, r4, r0
 8018ad0:	428b      	cmp	r3, r1
 8018ad2:	bf04      	itt	eq
 8018ad4:	6819      	ldreq	r1, [r3, #0]
 8018ad6:	685b      	ldreq	r3, [r3, #4]
 8018ad8:	6063      	str	r3, [r4, #4]
 8018ada:	bf04      	itt	eq
 8018adc:	1809      	addeq	r1, r1, r0
 8018ade:	6021      	streq	r1, [r4, #0]
 8018ae0:	6054      	str	r4, [r2, #4]
 8018ae2:	e7ca      	b.n	8018a7a <_free_r+0x22>
 8018ae4:	bd38      	pop	{r3, r4, r5, pc}
 8018ae6:	bf00      	nop
 8018ae8:	240040b4 	.word	0x240040b4

08018aec <sbrk_aligned>:
 8018aec:	b570      	push	{r4, r5, r6, lr}
 8018aee:	4e0f      	ldr	r6, [pc, #60]	@ (8018b2c <sbrk_aligned+0x40>)
 8018af0:	460c      	mov	r4, r1
 8018af2:	6831      	ldr	r1, [r6, #0]
 8018af4:	4605      	mov	r5, r0
 8018af6:	b911      	cbnz	r1, 8018afe <sbrk_aligned+0x12>
 8018af8:	f000 fba4 	bl	8019244 <_sbrk_r>
 8018afc:	6030      	str	r0, [r6, #0]
 8018afe:	4621      	mov	r1, r4
 8018b00:	4628      	mov	r0, r5
 8018b02:	f000 fb9f 	bl	8019244 <_sbrk_r>
 8018b06:	1c43      	adds	r3, r0, #1
 8018b08:	d103      	bne.n	8018b12 <sbrk_aligned+0x26>
 8018b0a:	f04f 34ff 	mov.w	r4, #4294967295
 8018b0e:	4620      	mov	r0, r4
 8018b10:	bd70      	pop	{r4, r5, r6, pc}
 8018b12:	1cc4      	adds	r4, r0, #3
 8018b14:	f024 0403 	bic.w	r4, r4, #3
 8018b18:	42a0      	cmp	r0, r4
 8018b1a:	d0f8      	beq.n	8018b0e <sbrk_aligned+0x22>
 8018b1c:	1a21      	subs	r1, r4, r0
 8018b1e:	4628      	mov	r0, r5
 8018b20:	f000 fb90 	bl	8019244 <_sbrk_r>
 8018b24:	3001      	adds	r0, #1
 8018b26:	d1f2      	bne.n	8018b0e <sbrk_aligned+0x22>
 8018b28:	e7ef      	b.n	8018b0a <sbrk_aligned+0x1e>
 8018b2a:	bf00      	nop
 8018b2c:	240040b0 	.word	0x240040b0

08018b30 <_malloc_r>:
 8018b30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018b34:	1ccd      	adds	r5, r1, #3
 8018b36:	f025 0503 	bic.w	r5, r5, #3
 8018b3a:	3508      	adds	r5, #8
 8018b3c:	2d0c      	cmp	r5, #12
 8018b3e:	bf38      	it	cc
 8018b40:	250c      	movcc	r5, #12
 8018b42:	2d00      	cmp	r5, #0
 8018b44:	4606      	mov	r6, r0
 8018b46:	db01      	blt.n	8018b4c <_malloc_r+0x1c>
 8018b48:	42a9      	cmp	r1, r5
 8018b4a:	d904      	bls.n	8018b56 <_malloc_r+0x26>
 8018b4c:	230c      	movs	r3, #12
 8018b4e:	6033      	str	r3, [r6, #0]
 8018b50:	2000      	movs	r0, #0
 8018b52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018b56:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8018c2c <_malloc_r+0xfc>
 8018b5a:	f000 f869 	bl	8018c30 <__malloc_lock>
 8018b5e:	f8d8 3000 	ldr.w	r3, [r8]
 8018b62:	461c      	mov	r4, r3
 8018b64:	bb44      	cbnz	r4, 8018bb8 <_malloc_r+0x88>
 8018b66:	4629      	mov	r1, r5
 8018b68:	4630      	mov	r0, r6
 8018b6a:	f7ff ffbf 	bl	8018aec <sbrk_aligned>
 8018b6e:	1c43      	adds	r3, r0, #1
 8018b70:	4604      	mov	r4, r0
 8018b72:	d158      	bne.n	8018c26 <_malloc_r+0xf6>
 8018b74:	f8d8 4000 	ldr.w	r4, [r8]
 8018b78:	4627      	mov	r7, r4
 8018b7a:	2f00      	cmp	r7, #0
 8018b7c:	d143      	bne.n	8018c06 <_malloc_r+0xd6>
 8018b7e:	2c00      	cmp	r4, #0
 8018b80:	d04b      	beq.n	8018c1a <_malloc_r+0xea>
 8018b82:	6823      	ldr	r3, [r4, #0]
 8018b84:	4639      	mov	r1, r7
 8018b86:	4630      	mov	r0, r6
 8018b88:	eb04 0903 	add.w	r9, r4, r3
 8018b8c:	f000 fb5a 	bl	8019244 <_sbrk_r>
 8018b90:	4581      	cmp	r9, r0
 8018b92:	d142      	bne.n	8018c1a <_malloc_r+0xea>
 8018b94:	6821      	ldr	r1, [r4, #0]
 8018b96:	1a6d      	subs	r5, r5, r1
 8018b98:	4629      	mov	r1, r5
 8018b9a:	4630      	mov	r0, r6
 8018b9c:	f7ff ffa6 	bl	8018aec <sbrk_aligned>
 8018ba0:	3001      	adds	r0, #1
 8018ba2:	d03a      	beq.n	8018c1a <_malloc_r+0xea>
 8018ba4:	6823      	ldr	r3, [r4, #0]
 8018ba6:	442b      	add	r3, r5
 8018ba8:	6023      	str	r3, [r4, #0]
 8018baa:	f8d8 3000 	ldr.w	r3, [r8]
 8018bae:	685a      	ldr	r2, [r3, #4]
 8018bb0:	bb62      	cbnz	r2, 8018c0c <_malloc_r+0xdc>
 8018bb2:	f8c8 7000 	str.w	r7, [r8]
 8018bb6:	e00f      	b.n	8018bd8 <_malloc_r+0xa8>
 8018bb8:	6822      	ldr	r2, [r4, #0]
 8018bba:	1b52      	subs	r2, r2, r5
 8018bbc:	d420      	bmi.n	8018c00 <_malloc_r+0xd0>
 8018bbe:	2a0b      	cmp	r2, #11
 8018bc0:	d917      	bls.n	8018bf2 <_malloc_r+0xc2>
 8018bc2:	1961      	adds	r1, r4, r5
 8018bc4:	42a3      	cmp	r3, r4
 8018bc6:	6025      	str	r5, [r4, #0]
 8018bc8:	bf18      	it	ne
 8018bca:	6059      	strne	r1, [r3, #4]
 8018bcc:	6863      	ldr	r3, [r4, #4]
 8018bce:	bf08      	it	eq
 8018bd0:	f8c8 1000 	streq.w	r1, [r8]
 8018bd4:	5162      	str	r2, [r4, r5]
 8018bd6:	604b      	str	r3, [r1, #4]
 8018bd8:	4630      	mov	r0, r6
 8018bda:	f000 f82f 	bl	8018c3c <__malloc_unlock>
 8018bde:	f104 000b 	add.w	r0, r4, #11
 8018be2:	1d23      	adds	r3, r4, #4
 8018be4:	f020 0007 	bic.w	r0, r0, #7
 8018be8:	1ac2      	subs	r2, r0, r3
 8018bea:	bf1c      	itt	ne
 8018bec:	1a1b      	subne	r3, r3, r0
 8018bee:	50a3      	strne	r3, [r4, r2]
 8018bf0:	e7af      	b.n	8018b52 <_malloc_r+0x22>
 8018bf2:	6862      	ldr	r2, [r4, #4]
 8018bf4:	42a3      	cmp	r3, r4
 8018bf6:	bf0c      	ite	eq
 8018bf8:	f8c8 2000 	streq.w	r2, [r8]
 8018bfc:	605a      	strne	r2, [r3, #4]
 8018bfe:	e7eb      	b.n	8018bd8 <_malloc_r+0xa8>
 8018c00:	4623      	mov	r3, r4
 8018c02:	6864      	ldr	r4, [r4, #4]
 8018c04:	e7ae      	b.n	8018b64 <_malloc_r+0x34>
 8018c06:	463c      	mov	r4, r7
 8018c08:	687f      	ldr	r7, [r7, #4]
 8018c0a:	e7b6      	b.n	8018b7a <_malloc_r+0x4a>
 8018c0c:	461a      	mov	r2, r3
 8018c0e:	685b      	ldr	r3, [r3, #4]
 8018c10:	42a3      	cmp	r3, r4
 8018c12:	d1fb      	bne.n	8018c0c <_malloc_r+0xdc>
 8018c14:	2300      	movs	r3, #0
 8018c16:	6053      	str	r3, [r2, #4]
 8018c18:	e7de      	b.n	8018bd8 <_malloc_r+0xa8>
 8018c1a:	230c      	movs	r3, #12
 8018c1c:	6033      	str	r3, [r6, #0]
 8018c1e:	4630      	mov	r0, r6
 8018c20:	f000 f80c 	bl	8018c3c <__malloc_unlock>
 8018c24:	e794      	b.n	8018b50 <_malloc_r+0x20>
 8018c26:	6005      	str	r5, [r0, #0]
 8018c28:	e7d6      	b.n	8018bd8 <_malloc_r+0xa8>
 8018c2a:	bf00      	nop
 8018c2c:	240040b4 	.word	0x240040b4

08018c30 <__malloc_lock>:
 8018c30:	4801      	ldr	r0, [pc, #4]	@ (8018c38 <__malloc_lock+0x8>)
 8018c32:	f7ff bf01 	b.w	8018a38 <__retarget_lock_acquire_recursive>
 8018c36:	bf00      	nop
 8018c38:	240040ac 	.word	0x240040ac

08018c3c <__malloc_unlock>:
 8018c3c:	4801      	ldr	r0, [pc, #4]	@ (8018c44 <__malloc_unlock+0x8>)
 8018c3e:	f7ff befc 	b.w	8018a3a <__retarget_lock_release_recursive>
 8018c42:	bf00      	nop
 8018c44:	240040ac 	.word	0x240040ac

08018c48 <__ssputs_r>:
 8018c48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018c4c:	688e      	ldr	r6, [r1, #8]
 8018c4e:	461f      	mov	r7, r3
 8018c50:	42be      	cmp	r6, r7
 8018c52:	680b      	ldr	r3, [r1, #0]
 8018c54:	4682      	mov	sl, r0
 8018c56:	460c      	mov	r4, r1
 8018c58:	4690      	mov	r8, r2
 8018c5a:	d82d      	bhi.n	8018cb8 <__ssputs_r+0x70>
 8018c5c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8018c60:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8018c64:	d026      	beq.n	8018cb4 <__ssputs_r+0x6c>
 8018c66:	6965      	ldr	r5, [r4, #20]
 8018c68:	6909      	ldr	r1, [r1, #16]
 8018c6a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8018c6e:	eba3 0901 	sub.w	r9, r3, r1
 8018c72:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8018c76:	1c7b      	adds	r3, r7, #1
 8018c78:	444b      	add	r3, r9
 8018c7a:	106d      	asrs	r5, r5, #1
 8018c7c:	429d      	cmp	r5, r3
 8018c7e:	bf38      	it	cc
 8018c80:	461d      	movcc	r5, r3
 8018c82:	0553      	lsls	r3, r2, #21
 8018c84:	d527      	bpl.n	8018cd6 <__ssputs_r+0x8e>
 8018c86:	4629      	mov	r1, r5
 8018c88:	f7ff ff52 	bl	8018b30 <_malloc_r>
 8018c8c:	4606      	mov	r6, r0
 8018c8e:	b360      	cbz	r0, 8018cea <__ssputs_r+0xa2>
 8018c90:	6921      	ldr	r1, [r4, #16]
 8018c92:	464a      	mov	r2, r9
 8018c94:	f7ff fed2 	bl	8018a3c <memcpy>
 8018c98:	89a3      	ldrh	r3, [r4, #12]
 8018c9a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8018c9e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8018ca2:	81a3      	strh	r3, [r4, #12]
 8018ca4:	6126      	str	r6, [r4, #16]
 8018ca6:	6165      	str	r5, [r4, #20]
 8018ca8:	444e      	add	r6, r9
 8018caa:	eba5 0509 	sub.w	r5, r5, r9
 8018cae:	6026      	str	r6, [r4, #0]
 8018cb0:	60a5      	str	r5, [r4, #8]
 8018cb2:	463e      	mov	r6, r7
 8018cb4:	42be      	cmp	r6, r7
 8018cb6:	d900      	bls.n	8018cba <__ssputs_r+0x72>
 8018cb8:	463e      	mov	r6, r7
 8018cba:	6820      	ldr	r0, [r4, #0]
 8018cbc:	4632      	mov	r2, r6
 8018cbe:	4641      	mov	r1, r8
 8018cc0:	f000 faa6 	bl	8019210 <memmove>
 8018cc4:	68a3      	ldr	r3, [r4, #8]
 8018cc6:	1b9b      	subs	r3, r3, r6
 8018cc8:	60a3      	str	r3, [r4, #8]
 8018cca:	6823      	ldr	r3, [r4, #0]
 8018ccc:	4433      	add	r3, r6
 8018cce:	6023      	str	r3, [r4, #0]
 8018cd0:	2000      	movs	r0, #0
 8018cd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018cd6:	462a      	mov	r2, r5
 8018cd8:	f000 fac4 	bl	8019264 <_realloc_r>
 8018cdc:	4606      	mov	r6, r0
 8018cde:	2800      	cmp	r0, #0
 8018ce0:	d1e0      	bne.n	8018ca4 <__ssputs_r+0x5c>
 8018ce2:	6921      	ldr	r1, [r4, #16]
 8018ce4:	4650      	mov	r0, sl
 8018ce6:	f7ff feb7 	bl	8018a58 <_free_r>
 8018cea:	230c      	movs	r3, #12
 8018cec:	f8ca 3000 	str.w	r3, [sl]
 8018cf0:	89a3      	ldrh	r3, [r4, #12]
 8018cf2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8018cf6:	81a3      	strh	r3, [r4, #12]
 8018cf8:	f04f 30ff 	mov.w	r0, #4294967295
 8018cfc:	e7e9      	b.n	8018cd2 <__ssputs_r+0x8a>
	...

08018d00 <_svfiprintf_r>:
 8018d00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018d04:	4698      	mov	r8, r3
 8018d06:	898b      	ldrh	r3, [r1, #12]
 8018d08:	061b      	lsls	r3, r3, #24
 8018d0a:	b09d      	sub	sp, #116	@ 0x74
 8018d0c:	4607      	mov	r7, r0
 8018d0e:	460d      	mov	r5, r1
 8018d10:	4614      	mov	r4, r2
 8018d12:	d510      	bpl.n	8018d36 <_svfiprintf_r+0x36>
 8018d14:	690b      	ldr	r3, [r1, #16]
 8018d16:	b973      	cbnz	r3, 8018d36 <_svfiprintf_r+0x36>
 8018d18:	2140      	movs	r1, #64	@ 0x40
 8018d1a:	f7ff ff09 	bl	8018b30 <_malloc_r>
 8018d1e:	6028      	str	r0, [r5, #0]
 8018d20:	6128      	str	r0, [r5, #16]
 8018d22:	b930      	cbnz	r0, 8018d32 <_svfiprintf_r+0x32>
 8018d24:	230c      	movs	r3, #12
 8018d26:	603b      	str	r3, [r7, #0]
 8018d28:	f04f 30ff 	mov.w	r0, #4294967295
 8018d2c:	b01d      	add	sp, #116	@ 0x74
 8018d2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018d32:	2340      	movs	r3, #64	@ 0x40
 8018d34:	616b      	str	r3, [r5, #20]
 8018d36:	2300      	movs	r3, #0
 8018d38:	9309      	str	r3, [sp, #36]	@ 0x24
 8018d3a:	2320      	movs	r3, #32
 8018d3c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8018d40:	f8cd 800c 	str.w	r8, [sp, #12]
 8018d44:	2330      	movs	r3, #48	@ 0x30
 8018d46:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8018ee4 <_svfiprintf_r+0x1e4>
 8018d4a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8018d4e:	f04f 0901 	mov.w	r9, #1
 8018d52:	4623      	mov	r3, r4
 8018d54:	469a      	mov	sl, r3
 8018d56:	f813 2b01 	ldrb.w	r2, [r3], #1
 8018d5a:	b10a      	cbz	r2, 8018d60 <_svfiprintf_r+0x60>
 8018d5c:	2a25      	cmp	r2, #37	@ 0x25
 8018d5e:	d1f9      	bne.n	8018d54 <_svfiprintf_r+0x54>
 8018d60:	ebba 0b04 	subs.w	fp, sl, r4
 8018d64:	d00b      	beq.n	8018d7e <_svfiprintf_r+0x7e>
 8018d66:	465b      	mov	r3, fp
 8018d68:	4622      	mov	r2, r4
 8018d6a:	4629      	mov	r1, r5
 8018d6c:	4638      	mov	r0, r7
 8018d6e:	f7ff ff6b 	bl	8018c48 <__ssputs_r>
 8018d72:	3001      	adds	r0, #1
 8018d74:	f000 80a7 	beq.w	8018ec6 <_svfiprintf_r+0x1c6>
 8018d78:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8018d7a:	445a      	add	r2, fp
 8018d7c:	9209      	str	r2, [sp, #36]	@ 0x24
 8018d7e:	f89a 3000 	ldrb.w	r3, [sl]
 8018d82:	2b00      	cmp	r3, #0
 8018d84:	f000 809f 	beq.w	8018ec6 <_svfiprintf_r+0x1c6>
 8018d88:	2300      	movs	r3, #0
 8018d8a:	f04f 32ff 	mov.w	r2, #4294967295
 8018d8e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8018d92:	f10a 0a01 	add.w	sl, sl, #1
 8018d96:	9304      	str	r3, [sp, #16]
 8018d98:	9307      	str	r3, [sp, #28]
 8018d9a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8018d9e:	931a      	str	r3, [sp, #104]	@ 0x68
 8018da0:	4654      	mov	r4, sl
 8018da2:	2205      	movs	r2, #5
 8018da4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018da8:	484e      	ldr	r0, [pc, #312]	@ (8018ee4 <_svfiprintf_r+0x1e4>)
 8018daa:	f7e7 fab1 	bl	8000310 <memchr>
 8018dae:	9a04      	ldr	r2, [sp, #16]
 8018db0:	b9d8      	cbnz	r0, 8018dea <_svfiprintf_r+0xea>
 8018db2:	06d0      	lsls	r0, r2, #27
 8018db4:	bf44      	itt	mi
 8018db6:	2320      	movmi	r3, #32
 8018db8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8018dbc:	0711      	lsls	r1, r2, #28
 8018dbe:	bf44      	itt	mi
 8018dc0:	232b      	movmi	r3, #43	@ 0x2b
 8018dc2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8018dc6:	f89a 3000 	ldrb.w	r3, [sl]
 8018dca:	2b2a      	cmp	r3, #42	@ 0x2a
 8018dcc:	d015      	beq.n	8018dfa <_svfiprintf_r+0xfa>
 8018dce:	9a07      	ldr	r2, [sp, #28]
 8018dd0:	4654      	mov	r4, sl
 8018dd2:	2000      	movs	r0, #0
 8018dd4:	f04f 0c0a 	mov.w	ip, #10
 8018dd8:	4621      	mov	r1, r4
 8018dda:	f811 3b01 	ldrb.w	r3, [r1], #1
 8018dde:	3b30      	subs	r3, #48	@ 0x30
 8018de0:	2b09      	cmp	r3, #9
 8018de2:	d94b      	bls.n	8018e7c <_svfiprintf_r+0x17c>
 8018de4:	b1b0      	cbz	r0, 8018e14 <_svfiprintf_r+0x114>
 8018de6:	9207      	str	r2, [sp, #28]
 8018de8:	e014      	b.n	8018e14 <_svfiprintf_r+0x114>
 8018dea:	eba0 0308 	sub.w	r3, r0, r8
 8018dee:	fa09 f303 	lsl.w	r3, r9, r3
 8018df2:	4313      	orrs	r3, r2
 8018df4:	9304      	str	r3, [sp, #16]
 8018df6:	46a2      	mov	sl, r4
 8018df8:	e7d2      	b.n	8018da0 <_svfiprintf_r+0xa0>
 8018dfa:	9b03      	ldr	r3, [sp, #12]
 8018dfc:	1d19      	adds	r1, r3, #4
 8018dfe:	681b      	ldr	r3, [r3, #0]
 8018e00:	9103      	str	r1, [sp, #12]
 8018e02:	2b00      	cmp	r3, #0
 8018e04:	bfbb      	ittet	lt
 8018e06:	425b      	neglt	r3, r3
 8018e08:	f042 0202 	orrlt.w	r2, r2, #2
 8018e0c:	9307      	strge	r3, [sp, #28]
 8018e0e:	9307      	strlt	r3, [sp, #28]
 8018e10:	bfb8      	it	lt
 8018e12:	9204      	strlt	r2, [sp, #16]
 8018e14:	7823      	ldrb	r3, [r4, #0]
 8018e16:	2b2e      	cmp	r3, #46	@ 0x2e
 8018e18:	d10a      	bne.n	8018e30 <_svfiprintf_r+0x130>
 8018e1a:	7863      	ldrb	r3, [r4, #1]
 8018e1c:	2b2a      	cmp	r3, #42	@ 0x2a
 8018e1e:	d132      	bne.n	8018e86 <_svfiprintf_r+0x186>
 8018e20:	9b03      	ldr	r3, [sp, #12]
 8018e22:	1d1a      	adds	r2, r3, #4
 8018e24:	681b      	ldr	r3, [r3, #0]
 8018e26:	9203      	str	r2, [sp, #12]
 8018e28:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8018e2c:	3402      	adds	r4, #2
 8018e2e:	9305      	str	r3, [sp, #20]
 8018e30:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8018ef4 <_svfiprintf_r+0x1f4>
 8018e34:	7821      	ldrb	r1, [r4, #0]
 8018e36:	2203      	movs	r2, #3
 8018e38:	4650      	mov	r0, sl
 8018e3a:	f7e7 fa69 	bl	8000310 <memchr>
 8018e3e:	b138      	cbz	r0, 8018e50 <_svfiprintf_r+0x150>
 8018e40:	9b04      	ldr	r3, [sp, #16]
 8018e42:	eba0 000a 	sub.w	r0, r0, sl
 8018e46:	2240      	movs	r2, #64	@ 0x40
 8018e48:	4082      	lsls	r2, r0
 8018e4a:	4313      	orrs	r3, r2
 8018e4c:	3401      	adds	r4, #1
 8018e4e:	9304      	str	r3, [sp, #16]
 8018e50:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018e54:	4824      	ldr	r0, [pc, #144]	@ (8018ee8 <_svfiprintf_r+0x1e8>)
 8018e56:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8018e5a:	2206      	movs	r2, #6
 8018e5c:	f7e7 fa58 	bl	8000310 <memchr>
 8018e60:	2800      	cmp	r0, #0
 8018e62:	d036      	beq.n	8018ed2 <_svfiprintf_r+0x1d2>
 8018e64:	4b21      	ldr	r3, [pc, #132]	@ (8018eec <_svfiprintf_r+0x1ec>)
 8018e66:	bb1b      	cbnz	r3, 8018eb0 <_svfiprintf_r+0x1b0>
 8018e68:	9b03      	ldr	r3, [sp, #12]
 8018e6a:	3307      	adds	r3, #7
 8018e6c:	f023 0307 	bic.w	r3, r3, #7
 8018e70:	3308      	adds	r3, #8
 8018e72:	9303      	str	r3, [sp, #12]
 8018e74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018e76:	4433      	add	r3, r6
 8018e78:	9309      	str	r3, [sp, #36]	@ 0x24
 8018e7a:	e76a      	b.n	8018d52 <_svfiprintf_r+0x52>
 8018e7c:	fb0c 3202 	mla	r2, ip, r2, r3
 8018e80:	460c      	mov	r4, r1
 8018e82:	2001      	movs	r0, #1
 8018e84:	e7a8      	b.n	8018dd8 <_svfiprintf_r+0xd8>
 8018e86:	2300      	movs	r3, #0
 8018e88:	3401      	adds	r4, #1
 8018e8a:	9305      	str	r3, [sp, #20]
 8018e8c:	4619      	mov	r1, r3
 8018e8e:	f04f 0c0a 	mov.w	ip, #10
 8018e92:	4620      	mov	r0, r4
 8018e94:	f810 2b01 	ldrb.w	r2, [r0], #1
 8018e98:	3a30      	subs	r2, #48	@ 0x30
 8018e9a:	2a09      	cmp	r2, #9
 8018e9c:	d903      	bls.n	8018ea6 <_svfiprintf_r+0x1a6>
 8018e9e:	2b00      	cmp	r3, #0
 8018ea0:	d0c6      	beq.n	8018e30 <_svfiprintf_r+0x130>
 8018ea2:	9105      	str	r1, [sp, #20]
 8018ea4:	e7c4      	b.n	8018e30 <_svfiprintf_r+0x130>
 8018ea6:	fb0c 2101 	mla	r1, ip, r1, r2
 8018eaa:	4604      	mov	r4, r0
 8018eac:	2301      	movs	r3, #1
 8018eae:	e7f0      	b.n	8018e92 <_svfiprintf_r+0x192>
 8018eb0:	ab03      	add	r3, sp, #12
 8018eb2:	9300      	str	r3, [sp, #0]
 8018eb4:	462a      	mov	r2, r5
 8018eb6:	4b0e      	ldr	r3, [pc, #56]	@ (8018ef0 <_svfiprintf_r+0x1f0>)
 8018eb8:	a904      	add	r1, sp, #16
 8018eba:	4638      	mov	r0, r7
 8018ebc:	f3af 8000 	nop.w
 8018ec0:	1c42      	adds	r2, r0, #1
 8018ec2:	4606      	mov	r6, r0
 8018ec4:	d1d6      	bne.n	8018e74 <_svfiprintf_r+0x174>
 8018ec6:	89ab      	ldrh	r3, [r5, #12]
 8018ec8:	065b      	lsls	r3, r3, #25
 8018eca:	f53f af2d 	bmi.w	8018d28 <_svfiprintf_r+0x28>
 8018ece:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8018ed0:	e72c      	b.n	8018d2c <_svfiprintf_r+0x2c>
 8018ed2:	ab03      	add	r3, sp, #12
 8018ed4:	9300      	str	r3, [sp, #0]
 8018ed6:	462a      	mov	r2, r5
 8018ed8:	4b05      	ldr	r3, [pc, #20]	@ (8018ef0 <_svfiprintf_r+0x1f0>)
 8018eda:	a904      	add	r1, sp, #16
 8018edc:	4638      	mov	r0, r7
 8018ede:	f000 f879 	bl	8018fd4 <_printf_i>
 8018ee2:	e7ed      	b.n	8018ec0 <_svfiprintf_r+0x1c0>
 8018ee4:	0801994c 	.word	0x0801994c
 8018ee8:	08019956 	.word	0x08019956
 8018eec:	00000000 	.word	0x00000000
 8018ef0:	08018c49 	.word	0x08018c49
 8018ef4:	08019952 	.word	0x08019952

08018ef8 <_printf_common>:
 8018ef8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018efc:	4616      	mov	r6, r2
 8018efe:	4698      	mov	r8, r3
 8018f00:	688a      	ldr	r2, [r1, #8]
 8018f02:	690b      	ldr	r3, [r1, #16]
 8018f04:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8018f08:	4293      	cmp	r3, r2
 8018f0a:	bfb8      	it	lt
 8018f0c:	4613      	movlt	r3, r2
 8018f0e:	6033      	str	r3, [r6, #0]
 8018f10:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8018f14:	4607      	mov	r7, r0
 8018f16:	460c      	mov	r4, r1
 8018f18:	b10a      	cbz	r2, 8018f1e <_printf_common+0x26>
 8018f1a:	3301      	adds	r3, #1
 8018f1c:	6033      	str	r3, [r6, #0]
 8018f1e:	6823      	ldr	r3, [r4, #0]
 8018f20:	0699      	lsls	r1, r3, #26
 8018f22:	bf42      	ittt	mi
 8018f24:	6833      	ldrmi	r3, [r6, #0]
 8018f26:	3302      	addmi	r3, #2
 8018f28:	6033      	strmi	r3, [r6, #0]
 8018f2a:	6825      	ldr	r5, [r4, #0]
 8018f2c:	f015 0506 	ands.w	r5, r5, #6
 8018f30:	d106      	bne.n	8018f40 <_printf_common+0x48>
 8018f32:	f104 0a19 	add.w	sl, r4, #25
 8018f36:	68e3      	ldr	r3, [r4, #12]
 8018f38:	6832      	ldr	r2, [r6, #0]
 8018f3a:	1a9b      	subs	r3, r3, r2
 8018f3c:	42ab      	cmp	r3, r5
 8018f3e:	dc26      	bgt.n	8018f8e <_printf_common+0x96>
 8018f40:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8018f44:	6822      	ldr	r2, [r4, #0]
 8018f46:	3b00      	subs	r3, #0
 8018f48:	bf18      	it	ne
 8018f4a:	2301      	movne	r3, #1
 8018f4c:	0692      	lsls	r2, r2, #26
 8018f4e:	d42b      	bmi.n	8018fa8 <_printf_common+0xb0>
 8018f50:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8018f54:	4641      	mov	r1, r8
 8018f56:	4638      	mov	r0, r7
 8018f58:	47c8      	blx	r9
 8018f5a:	3001      	adds	r0, #1
 8018f5c:	d01e      	beq.n	8018f9c <_printf_common+0xa4>
 8018f5e:	6823      	ldr	r3, [r4, #0]
 8018f60:	6922      	ldr	r2, [r4, #16]
 8018f62:	f003 0306 	and.w	r3, r3, #6
 8018f66:	2b04      	cmp	r3, #4
 8018f68:	bf02      	ittt	eq
 8018f6a:	68e5      	ldreq	r5, [r4, #12]
 8018f6c:	6833      	ldreq	r3, [r6, #0]
 8018f6e:	1aed      	subeq	r5, r5, r3
 8018f70:	68a3      	ldr	r3, [r4, #8]
 8018f72:	bf0c      	ite	eq
 8018f74:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8018f78:	2500      	movne	r5, #0
 8018f7a:	4293      	cmp	r3, r2
 8018f7c:	bfc4      	itt	gt
 8018f7e:	1a9b      	subgt	r3, r3, r2
 8018f80:	18ed      	addgt	r5, r5, r3
 8018f82:	2600      	movs	r6, #0
 8018f84:	341a      	adds	r4, #26
 8018f86:	42b5      	cmp	r5, r6
 8018f88:	d11a      	bne.n	8018fc0 <_printf_common+0xc8>
 8018f8a:	2000      	movs	r0, #0
 8018f8c:	e008      	b.n	8018fa0 <_printf_common+0xa8>
 8018f8e:	2301      	movs	r3, #1
 8018f90:	4652      	mov	r2, sl
 8018f92:	4641      	mov	r1, r8
 8018f94:	4638      	mov	r0, r7
 8018f96:	47c8      	blx	r9
 8018f98:	3001      	adds	r0, #1
 8018f9a:	d103      	bne.n	8018fa4 <_printf_common+0xac>
 8018f9c:	f04f 30ff 	mov.w	r0, #4294967295
 8018fa0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018fa4:	3501      	adds	r5, #1
 8018fa6:	e7c6      	b.n	8018f36 <_printf_common+0x3e>
 8018fa8:	18e1      	adds	r1, r4, r3
 8018faa:	1c5a      	adds	r2, r3, #1
 8018fac:	2030      	movs	r0, #48	@ 0x30
 8018fae:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8018fb2:	4422      	add	r2, r4
 8018fb4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8018fb8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8018fbc:	3302      	adds	r3, #2
 8018fbe:	e7c7      	b.n	8018f50 <_printf_common+0x58>
 8018fc0:	2301      	movs	r3, #1
 8018fc2:	4622      	mov	r2, r4
 8018fc4:	4641      	mov	r1, r8
 8018fc6:	4638      	mov	r0, r7
 8018fc8:	47c8      	blx	r9
 8018fca:	3001      	adds	r0, #1
 8018fcc:	d0e6      	beq.n	8018f9c <_printf_common+0xa4>
 8018fce:	3601      	adds	r6, #1
 8018fd0:	e7d9      	b.n	8018f86 <_printf_common+0x8e>
	...

08018fd4 <_printf_i>:
 8018fd4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8018fd8:	7e0f      	ldrb	r7, [r1, #24]
 8018fda:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8018fdc:	2f78      	cmp	r7, #120	@ 0x78
 8018fde:	4691      	mov	r9, r2
 8018fe0:	4680      	mov	r8, r0
 8018fe2:	460c      	mov	r4, r1
 8018fe4:	469a      	mov	sl, r3
 8018fe6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8018fea:	d807      	bhi.n	8018ffc <_printf_i+0x28>
 8018fec:	2f62      	cmp	r7, #98	@ 0x62
 8018fee:	d80a      	bhi.n	8019006 <_printf_i+0x32>
 8018ff0:	2f00      	cmp	r7, #0
 8018ff2:	f000 80d1 	beq.w	8019198 <_printf_i+0x1c4>
 8018ff6:	2f58      	cmp	r7, #88	@ 0x58
 8018ff8:	f000 80b8 	beq.w	801916c <_printf_i+0x198>
 8018ffc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8019000:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8019004:	e03a      	b.n	801907c <_printf_i+0xa8>
 8019006:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801900a:	2b15      	cmp	r3, #21
 801900c:	d8f6      	bhi.n	8018ffc <_printf_i+0x28>
 801900e:	a101      	add	r1, pc, #4	@ (adr r1, 8019014 <_printf_i+0x40>)
 8019010:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8019014:	0801906d 	.word	0x0801906d
 8019018:	08019081 	.word	0x08019081
 801901c:	08018ffd 	.word	0x08018ffd
 8019020:	08018ffd 	.word	0x08018ffd
 8019024:	08018ffd 	.word	0x08018ffd
 8019028:	08018ffd 	.word	0x08018ffd
 801902c:	08019081 	.word	0x08019081
 8019030:	08018ffd 	.word	0x08018ffd
 8019034:	08018ffd 	.word	0x08018ffd
 8019038:	08018ffd 	.word	0x08018ffd
 801903c:	08018ffd 	.word	0x08018ffd
 8019040:	0801917f 	.word	0x0801917f
 8019044:	080190ab 	.word	0x080190ab
 8019048:	08019139 	.word	0x08019139
 801904c:	08018ffd 	.word	0x08018ffd
 8019050:	08018ffd 	.word	0x08018ffd
 8019054:	080191a1 	.word	0x080191a1
 8019058:	08018ffd 	.word	0x08018ffd
 801905c:	080190ab 	.word	0x080190ab
 8019060:	08018ffd 	.word	0x08018ffd
 8019064:	08018ffd 	.word	0x08018ffd
 8019068:	08019141 	.word	0x08019141
 801906c:	6833      	ldr	r3, [r6, #0]
 801906e:	1d1a      	adds	r2, r3, #4
 8019070:	681b      	ldr	r3, [r3, #0]
 8019072:	6032      	str	r2, [r6, #0]
 8019074:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8019078:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801907c:	2301      	movs	r3, #1
 801907e:	e09c      	b.n	80191ba <_printf_i+0x1e6>
 8019080:	6833      	ldr	r3, [r6, #0]
 8019082:	6820      	ldr	r0, [r4, #0]
 8019084:	1d19      	adds	r1, r3, #4
 8019086:	6031      	str	r1, [r6, #0]
 8019088:	0606      	lsls	r6, r0, #24
 801908a:	d501      	bpl.n	8019090 <_printf_i+0xbc>
 801908c:	681d      	ldr	r5, [r3, #0]
 801908e:	e003      	b.n	8019098 <_printf_i+0xc4>
 8019090:	0645      	lsls	r5, r0, #25
 8019092:	d5fb      	bpl.n	801908c <_printf_i+0xb8>
 8019094:	f9b3 5000 	ldrsh.w	r5, [r3]
 8019098:	2d00      	cmp	r5, #0
 801909a:	da03      	bge.n	80190a4 <_printf_i+0xd0>
 801909c:	232d      	movs	r3, #45	@ 0x2d
 801909e:	426d      	negs	r5, r5
 80190a0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80190a4:	4858      	ldr	r0, [pc, #352]	@ (8019208 <_printf_i+0x234>)
 80190a6:	230a      	movs	r3, #10
 80190a8:	e011      	b.n	80190ce <_printf_i+0xfa>
 80190aa:	6821      	ldr	r1, [r4, #0]
 80190ac:	6833      	ldr	r3, [r6, #0]
 80190ae:	0608      	lsls	r0, r1, #24
 80190b0:	f853 5b04 	ldr.w	r5, [r3], #4
 80190b4:	d402      	bmi.n	80190bc <_printf_i+0xe8>
 80190b6:	0649      	lsls	r1, r1, #25
 80190b8:	bf48      	it	mi
 80190ba:	b2ad      	uxthmi	r5, r5
 80190bc:	2f6f      	cmp	r7, #111	@ 0x6f
 80190be:	4852      	ldr	r0, [pc, #328]	@ (8019208 <_printf_i+0x234>)
 80190c0:	6033      	str	r3, [r6, #0]
 80190c2:	bf14      	ite	ne
 80190c4:	230a      	movne	r3, #10
 80190c6:	2308      	moveq	r3, #8
 80190c8:	2100      	movs	r1, #0
 80190ca:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80190ce:	6866      	ldr	r6, [r4, #4]
 80190d0:	60a6      	str	r6, [r4, #8]
 80190d2:	2e00      	cmp	r6, #0
 80190d4:	db05      	blt.n	80190e2 <_printf_i+0x10e>
 80190d6:	6821      	ldr	r1, [r4, #0]
 80190d8:	432e      	orrs	r6, r5
 80190da:	f021 0104 	bic.w	r1, r1, #4
 80190de:	6021      	str	r1, [r4, #0]
 80190e0:	d04b      	beq.n	801917a <_printf_i+0x1a6>
 80190e2:	4616      	mov	r6, r2
 80190e4:	fbb5 f1f3 	udiv	r1, r5, r3
 80190e8:	fb03 5711 	mls	r7, r3, r1, r5
 80190ec:	5dc7      	ldrb	r7, [r0, r7]
 80190ee:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80190f2:	462f      	mov	r7, r5
 80190f4:	42bb      	cmp	r3, r7
 80190f6:	460d      	mov	r5, r1
 80190f8:	d9f4      	bls.n	80190e4 <_printf_i+0x110>
 80190fa:	2b08      	cmp	r3, #8
 80190fc:	d10b      	bne.n	8019116 <_printf_i+0x142>
 80190fe:	6823      	ldr	r3, [r4, #0]
 8019100:	07df      	lsls	r7, r3, #31
 8019102:	d508      	bpl.n	8019116 <_printf_i+0x142>
 8019104:	6923      	ldr	r3, [r4, #16]
 8019106:	6861      	ldr	r1, [r4, #4]
 8019108:	4299      	cmp	r1, r3
 801910a:	bfde      	ittt	le
 801910c:	2330      	movle	r3, #48	@ 0x30
 801910e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8019112:	f106 36ff 	addle.w	r6, r6, #4294967295
 8019116:	1b92      	subs	r2, r2, r6
 8019118:	6122      	str	r2, [r4, #16]
 801911a:	f8cd a000 	str.w	sl, [sp]
 801911e:	464b      	mov	r3, r9
 8019120:	aa03      	add	r2, sp, #12
 8019122:	4621      	mov	r1, r4
 8019124:	4640      	mov	r0, r8
 8019126:	f7ff fee7 	bl	8018ef8 <_printf_common>
 801912a:	3001      	adds	r0, #1
 801912c:	d14a      	bne.n	80191c4 <_printf_i+0x1f0>
 801912e:	f04f 30ff 	mov.w	r0, #4294967295
 8019132:	b004      	add	sp, #16
 8019134:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019138:	6823      	ldr	r3, [r4, #0]
 801913a:	f043 0320 	orr.w	r3, r3, #32
 801913e:	6023      	str	r3, [r4, #0]
 8019140:	4832      	ldr	r0, [pc, #200]	@ (801920c <_printf_i+0x238>)
 8019142:	2778      	movs	r7, #120	@ 0x78
 8019144:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8019148:	6823      	ldr	r3, [r4, #0]
 801914a:	6831      	ldr	r1, [r6, #0]
 801914c:	061f      	lsls	r7, r3, #24
 801914e:	f851 5b04 	ldr.w	r5, [r1], #4
 8019152:	d402      	bmi.n	801915a <_printf_i+0x186>
 8019154:	065f      	lsls	r7, r3, #25
 8019156:	bf48      	it	mi
 8019158:	b2ad      	uxthmi	r5, r5
 801915a:	6031      	str	r1, [r6, #0]
 801915c:	07d9      	lsls	r1, r3, #31
 801915e:	bf44      	itt	mi
 8019160:	f043 0320 	orrmi.w	r3, r3, #32
 8019164:	6023      	strmi	r3, [r4, #0]
 8019166:	b11d      	cbz	r5, 8019170 <_printf_i+0x19c>
 8019168:	2310      	movs	r3, #16
 801916a:	e7ad      	b.n	80190c8 <_printf_i+0xf4>
 801916c:	4826      	ldr	r0, [pc, #152]	@ (8019208 <_printf_i+0x234>)
 801916e:	e7e9      	b.n	8019144 <_printf_i+0x170>
 8019170:	6823      	ldr	r3, [r4, #0]
 8019172:	f023 0320 	bic.w	r3, r3, #32
 8019176:	6023      	str	r3, [r4, #0]
 8019178:	e7f6      	b.n	8019168 <_printf_i+0x194>
 801917a:	4616      	mov	r6, r2
 801917c:	e7bd      	b.n	80190fa <_printf_i+0x126>
 801917e:	6833      	ldr	r3, [r6, #0]
 8019180:	6825      	ldr	r5, [r4, #0]
 8019182:	6961      	ldr	r1, [r4, #20]
 8019184:	1d18      	adds	r0, r3, #4
 8019186:	6030      	str	r0, [r6, #0]
 8019188:	062e      	lsls	r6, r5, #24
 801918a:	681b      	ldr	r3, [r3, #0]
 801918c:	d501      	bpl.n	8019192 <_printf_i+0x1be>
 801918e:	6019      	str	r1, [r3, #0]
 8019190:	e002      	b.n	8019198 <_printf_i+0x1c4>
 8019192:	0668      	lsls	r0, r5, #25
 8019194:	d5fb      	bpl.n	801918e <_printf_i+0x1ba>
 8019196:	8019      	strh	r1, [r3, #0]
 8019198:	2300      	movs	r3, #0
 801919a:	6123      	str	r3, [r4, #16]
 801919c:	4616      	mov	r6, r2
 801919e:	e7bc      	b.n	801911a <_printf_i+0x146>
 80191a0:	6833      	ldr	r3, [r6, #0]
 80191a2:	1d1a      	adds	r2, r3, #4
 80191a4:	6032      	str	r2, [r6, #0]
 80191a6:	681e      	ldr	r6, [r3, #0]
 80191a8:	6862      	ldr	r2, [r4, #4]
 80191aa:	2100      	movs	r1, #0
 80191ac:	4630      	mov	r0, r6
 80191ae:	f7e7 f8af 	bl	8000310 <memchr>
 80191b2:	b108      	cbz	r0, 80191b8 <_printf_i+0x1e4>
 80191b4:	1b80      	subs	r0, r0, r6
 80191b6:	6060      	str	r0, [r4, #4]
 80191b8:	6863      	ldr	r3, [r4, #4]
 80191ba:	6123      	str	r3, [r4, #16]
 80191bc:	2300      	movs	r3, #0
 80191be:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80191c2:	e7aa      	b.n	801911a <_printf_i+0x146>
 80191c4:	6923      	ldr	r3, [r4, #16]
 80191c6:	4632      	mov	r2, r6
 80191c8:	4649      	mov	r1, r9
 80191ca:	4640      	mov	r0, r8
 80191cc:	47d0      	blx	sl
 80191ce:	3001      	adds	r0, #1
 80191d0:	d0ad      	beq.n	801912e <_printf_i+0x15a>
 80191d2:	6823      	ldr	r3, [r4, #0]
 80191d4:	079b      	lsls	r3, r3, #30
 80191d6:	d413      	bmi.n	8019200 <_printf_i+0x22c>
 80191d8:	68e0      	ldr	r0, [r4, #12]
 80191da:	9b03      	ldr	r3, [sp, #12]
 80191dc:	4298      	cmp	r0, r3
 80191de:	bfb8      	it	lt
 80191e0:	4618      	movlt	r0, r3
 80191e2:	e7a6      	b.n	8019132 <_printf_i+0x15e>
 80191e4:	2301      	movs	r3, #1
 80191e6:	4632      	mov	r2, r6
 80191e8:	4649      	mov	r1, r9
 80191ea:	4640      	mov	r0, r8
 80191ec:	47d0      	blx	sl
 80191ee:	3001      	adds	r0, #1
 80191f0:	d09d      	beq.n	801912e <_printf_i+0x15a>
 80191f2:	3501      	adds	r5, #1
 80191f4:	68e3      	ldr	r3, [r4, #12]
 80191f6:	9903      	ldr	r1, [sp, #12]
 80191f8:	1a5b      	subs	r3, r3, r1
 80191fa:	42ab      	cmp	r3, r5
 80191fc:	dcf2      	bgt.n	80191e4 <_printf_i+0x210>
 80191fe:	e7eb      	b.n	80191d8 <_printf_i+0x204>
 8019200:	2500      	movs	r5, #0
 8019202:	f104 0619 	add.w	r6, r4, #25
 8019206:	e7f5      	b.n	80191f4 <_printf_i+0x220>
 8019208:	0801995d 	.word	0x0801995d
 801920c:	0801996e 	.word	0x0801996e

08019210 <memmove>:
 8019210:	4288      	cmp	r0, r1
 8019212:	b510      	push	{r4, lr}
 8019214:	eb01 0402 	add.w	r4, r1, r2
 8019218:	d902      	bls.n	8019220 <memmove+0x10>
 801921a:	4284      	cmp	r4, r0
 801921c:	4623      	mov	r3, r4
 801921e:	d807      	bhi.n	8019230 <memmove+0x20>
 8019220:	1e43      	subs	r3, r0, #1
 8019222:	42a1      	cmp	r1, r4
 8019224:	d008      	beq.n	8019238 <memmove+0x28>
 8019226:	f811 2b01 	ldrb.w	r2, [r1], #1
 801922a:	f803 2f01 	strb.w	r2, [r3, #1]!
 801922e:	e7f8      	b.n	8019222 <memmove+0x12>
 8019230:	4402      	add	r2, r0
 8019232:	4601      	mov	r1, r0
 8019234:	428a      	cmp	r2, r1
 8019236:	d100      	bne.n	801923a <memmove+0x2a>
 8019238:	bd10      	pop	{r4, pc}
 801923a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801923e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8019242:	e7f7      	b.n	8019234 <memmove+0x24>

08019244 <_sbrk_r>:
 8019244:	b538      	push	{r3, r4, r5, lr}
 8019246:	4d06      	ldr	r5, [pc, #24]	@ (8019260 <_sbrk_r+0x1c>)
 8019248:	2300      	movs	r3, #0
 801924a:	4604      	mov	r4, r0
 801924c:	4608      	mov	r0, r1
 801924e:	602b      	str	r3, [r5, #0]
 8019250:	f7ec f822 	bl	8005298 <_sbrk>
 8019254:	1c43      	adds	r3, r0, #1
 8019256:	d102      	bne.n	801925e <_sbrk_r+0x1a>
 8019258:	682b      	ldr	r3, [r5, #0]
 801925a:	b103      	cbz	r3, 801925e <_sbrk_r+0x1a>
 801925c:	6023      	str	r3, [r4, #0]
 801925e:	bd38      	pop	{r3, r4, r5, pc}
 8019260:	240040a8 	.word	0x240040a8

08019264 <_realloc_r>:
 8019264:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019268:	4607      	mov	r7, r0
 801926a:	4614      	mov	r4, r2
 801926c:	460d      	mov	r5, r1
 801926e:	b921      	cbnz	r1, 801927a <_realloc_r+0x16>
 8019270:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8019274:	4611      	mov	r1, r2
 8019276:	f7ff bc5b 	b.w	8018b30 <_malloc_r>
 801927a:	b92a      	cbnz	r2, 8019288 <_realloc_r+0x24>
 801927c:	f7ff fbec 	bl	8018a58 <_free_r>
 8019280:	4625      	mov	r5, r4
 8019282:	4628      	mov	r0, r5
 8019284:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019288:	f000 f81a 	bl	80192c0 <_malloc_usable_size_r>
 801928c:	4284      	cmp	r4, r0
 801928e:	4606      	mov	r6, r0
 8019290:	d802      	bhi.n	8019298 <_realloc_r+0x34>
 8019292:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8019296:	d8f4      	bhi.n	8019282 <_realloc_r+0x1e>
 8019298:	4621      	mov	r1, r4
 801929a:	4638      	mov	r0, r7
 801929c:	f7ff fc48 	bl	8018b30 <_malloc_r>
 80192a0:	4680      	mov	r8, r0
 80192a2:	b908      	cbnz	r0, 80192a8 <_realloc_r+0x44>
 80192a4:	4645      	mov	r5, r8
 80192a6:	e7ec      	b.n	8019282 <_realloc_r+0x1e>
 80192a8:	42b4      	cmp	r4, r6
 80192aa:	4622      	mov	r2, r4
 80192ac:	4629      	mov	r1, r5
 80192ae:	bf28      	it	cs
 80192b0:	4632      	movcs	r2, r6
 80192b2:	f7ff fbc3 	bl	8018a3c <memcpy>
 80192b6:	4629      	mov	r1, r5
 80192b8:	4638      	mov	r0, r7
 80192ba:	f7ff fbcd 	bl	8018a58 <_free_r>
 80192be:	e7f1      	b.n	80192a4 <_realloc_r+0x40>

080192c0 <_malloc_usable_size_r>:
 80192c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80192c4:	1f18      	subs	r0, r3, #4
 80192c6:	2b00      	cmp	r3, #0
 80192c8:	bfbc      	itt	lt
 80192ca:	580b      	ldrlt	r3, [r1, r0]
 80192cc:	18c0      	addlt	r0, r0, r3
 80192ce:	4770      	bx	lr

080192d0 <_init>:
 80192d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80192d2:	bf00      	nop
 80192d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80192d6:	bc08      	pop	{r3}
 80192d8:	469e      	mov	lr, r3
 80192da:	4770      	bx	lr

080192dc <_fini>:
 80192dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80192de:	bf00      	nop
 80192e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80192e2:	bc08      	pop	{r3}
 80192e4:	469e      	mov	lr, r3
 80192e6:	4770      	bx	lr
