
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ./pr-web-2478.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000001 cycles: 3517549 heartbeat IPC: 2.84289 cumulative IPC: 2.84289 (Simulation time: 0 hr 0 min 25 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 7315624 heartbeat IPC: 2.63291 cumulative IPC: 2.73388 (Simulation time: 0 hr 0 min 52 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 11313721 heartbeat IPC: 2.50119 cumulative IPC: 2.65165 (Simulation time: 0 hr 1 min 21 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 15313261 heartbeat IPC: 2.50029 cumulative IPC: 2.61212 (Simulation time: 0 hr 1 min 50 sec) 

Warmup complete CPU 0 instructions: 40000001 cycles: 15313261 (Simulation time: 0 hr 1 min 50 sec) 

Heartbeat CPU 0 instructions: 50000003 cycles: 35914205 heartbeat IPC: 0.485415 cumulative IPC: 0.485415 (Simulation time: 0 hr 3 min 14 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 55602180 heartbeat IPC: 0.507924 cumulative IPC: 0.496414 (Simulation time: 0 hr 4 min 31 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 77006954 heartbeat IPC: 0.467186 cumulative IPC: 0.486273 (Simulation time: 0 hr 5 min 50 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 96218206 heartbeat IPC: 0.520528 cumulative IPC: 0.494407 (Simulation time: 0 hr 7 min 7 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 115785470 heartbeat IPC: 0.511058 cumulative IPC: 0.49765 (Simulation time: 0 hr 8 min 31 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 134504128 heartbeat IPC: 0.534226 cumulative IPC: 0.503394 (Simulation time: 0 hr 9 min 38 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 152543655 heartbeat IPC: 0.554338 cumulative IPC: 0.510091 (Simulation time: 0 hr 10 min 49 sec) 
Heartbeat CPU 0 instructions: 120000001 cycles: 176258310 heartbeat IPC: 0.42168 cumulative IPC: 0.497064 (Simulation time: 0 hr 12 min 15 sec) 
Heartbeat CPU 0 instructions: 130000001 cycles: 196424232 heartbeat IPC: 0.495886 cumulative IPC: 0.496933 (Simulation time: 0 hr 13 min 33 sec) 
Heartbeat CPU 0 instructions: 140000003 cycles: 215913884 heartbeat IPC: 0.513093 cumulative IPC: 0.498503 (Simulation time: 0 hr 14 min 49 sec) 
Finished CPU 0 instructions: 100000002 cycles: 200600623 cumulative IPC: 0.498503 (Simulation time: 0 hr 14 min 49 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.498503 instructions: 100000002 cycles: 200600623
cpu0_DTLB TOTAL     ACCESS:   36249847  HIT:   36070974  MISS:     178873
cpu0_DTLB LOAD      ACCESS:   35449495  HIT:   35271772  MISS:     177723
cpu0_DTLB RFO       ACCESS:     800352  HIT:     799202  MISS:       1150
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 34.9461 cycles
cpu0_DTLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 341937
cpu0_ITLB TOTAL     ACCESS:    2268283  HIT:    2268283  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2268283  HIT:    2268283  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:     178873  HIT:     153720  MISS:      25153
cpu0_STLB LOAD      ACCESS:     177723  HIT:     152575  MISS:      25148
cpu0_STLB RFO       ACCESS:       1150  HIT:       1145  MISS:          5
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 185.458 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   26023265  HIT:   23555609  MISS:    2467656
cpu0_L1D LOAD      ACCESS:   25059383  HIT:   22604039  MISS:    2455344
cpu0_L1D RFO       ACCESS:     938744  HIT:     928777  MISS:       9967
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      25138  HIT:      22793  MISS:       2345
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 79.7293 cycles
cpu0_L1D MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 9996028
cpu0_L2C TOTAL     ACCESS:    2527968  HIT:    1113278  MISS:    1414567
cpu0_L2C LOAD      ACCESS:    2455343  HIT:    1047041  MISS:    1408302
cpu0_L2C RFO       ACCESS:       9967  HIT:       4064  MISS:       5903
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      60313  HIT:      60190  MISS:        123
cpu0_L2C TRANSLATION ACCESS:       2345  HIT:       1983  MISS:        362
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 120.894 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:    1523553  HIT:      79497  MISS:    1335070
LLC LOAD      ACCESS:    1408299  HIT:      77877  MISS:    1330422
LLC RFO       ACCESS:       5903  HIT:       1284  MISS:       4619
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     108989  HIT:          3  MISS:     108986
LLC TRANSLATION ACCESS:        362  HIT:        333  MISS:         29
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 106.841 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 1794553
blocks filled to llc = 119297
CPU0MSHR FULL: 

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     824433  ROW_BUFFER_MISS:     510638
 DBUS AVG_CONGESTED_CYCLE:    3.46356
 WQ ROW_BUFFER_HIT:      28244  ROW_BUFFER_MISS:      10748  FULL:          0

Summary: DRAM events
Added_to_RQ : 1335071
Added_to_WQ : 38994
 DBUS congested total cycle: 1045539
 DBUS delay total cycle: 495272552

CPU 0 Branch Prediction Accuracy: 97.0469% MPKI: 5.48541 Average ROB Occupancy at Mispredict: 170.706
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 5.48541
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

