PPA Report for can_bit_timing.v (Module: can_bit_timing)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 11
FF Count: 7
IO Count: 8
Cell Count: 37

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 804.51 MHz
End-to-End Path Delay: 5.041 ns
Reg-to-Reg Critical Path Delay: 1.125 ns

POWER METRICS:
-------------
Total Power Consumption: 0.453 W
