

================================================================
== Vitis HLS Report for 'DecodeHuffman_1_Pipeline_VITIS_LOOP_688_1'
================================================================
* Date:           Tue Jun 18 12:24:18 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        jpeg_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.899 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_688_1  |        ?|        ?|         3|          2|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.75>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%code_8 = alloca i32 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:685]   --->   Operation 6 'alloca' 'code_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%l = alloca i32 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:685]   --->   Operation 7 'alloca' 'l' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln577_3_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %zext_ln577_3"   --->   Operation 8 'read' 'zext_ln577_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln577_3_cast = zext i1 %zext_ln577_3_read"   --->   Operation 9 'zext' 'zext_ln577_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.46ns)   --->   "%store_ln685 = store i64 1, i64 %l" [benchmarks/chstone/jpeg/src/jpeg_decode.c:685]   --->   Operation 10 'store' 'store_ln685' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 11 [1/1] (0.46ns)   --->   "%store_ln685 = store i32 %zext_ln577_3_cast, i32 %code_8" [benchmarks/chstone/jpeg/src/jpeg_decode.c:685]   --->   Operation 11 'store' 'store_ln685' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%l_2 = load i64 %l" [benchmarks/chstone/jpeg/src/jpeg_decode.c:688]   --->   Operation 13 'load' 'l_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln688 = trunc i64 %l_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:688]   --->   Operation 14 'trunc' 'trunc_ln688' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_jinfo_dc_dhuff_tbl_maxcode_addr = getelementptr i32 %p_jinfo_dc_dhuff_tbl_maxcode, i64 0, i64 %l_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:688]   --->   Operation 15 'getelementptr' 'p_jinfo_dc_dhuff_tbl_maxcode_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (1.29ns)   --->   "%p_jinfo_dc_dhuff_tbl_maxcode_load = load i7 %p_jinfo_dc_dhuff_tbl_maxcode_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:688]   --->   Operation 16 'load' 'p_jinfo_dc_dhuff_tbl_maxcode_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 72> <RAM>

State 2 <SV = 1> <Delay = 2.89>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%code = load i32 %code_8" [benchmarks/chstone/jpeg/src/jpeg_decode.c:689]   --->   Operation 17 'load' 'code' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/2] (1.29ns)   --->   "%p_jinfo_dc_dhuff_tbl_maxcode_load = load i7 %p_jinfo_dc_dhuff_tbl_maxcode_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:688]   --->   Operation 18 'load' 'p_jinfo_dc_dhuff_tbl_maxcode_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 72> <RAM>
ST_2 : Operation 19 [1/1] (1.14ns)   --->   "%icmp_ln688 = icmp_sgt  i32 %code, i32 %p_jinfo_dc_dhuff_tbl_maxcode_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:688]   --->   Operation 19 'icmp' 'icmp_ln688' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln688 = br i1 %icmp_ln688, void %for.end_ifconv.exitStub, void %for.inc" [benchmarks/chstone/jpeg/src/jpeg_decode.c:688]   --->   Operation 20 'br' 'br_ln688' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln689 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [benchmarks/chstone/jpeg/src/jpeg_decode.c:689]   --->   Operation 21 'specpipeline' 'specpipeline_ln689' <Predicate = (icmp_ln688)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln688 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [benchmarks/chstone/jpeg/src/jpeg_decode.c:688]   --->   Operation 22 'specloopname' 'specloopname_ln688' <Predicate = (icmp_ln688)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%read_position_load = load i32 %read_position" [benchmarks/chstone/jpeg/src/jpeg_decode.c:572->benchmarks/chstone/jpeg/src/jpeg_decode.c:689]   --->   Operation 23 'load' 'read_position_load' <Predicate = (icmp_ln688)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %read_position_load, i32 31" [benchmarks/chstone/jpeg/src/jpeg_decode.c:572->benchmarks/chstone/jpeg/src/jpeg_decode.c:689]   --->   Operation 24 'bitselect' 'tmp' <Predicate = (icmp_ln688)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.46ns)   --->   "%br_ln572 = br i1 %tmp, void %buf_getb.exit13, void %if.then.i6" [benchmarks/chstone/jpeg/src/jpeg_decode.c:572->benchmarks/chstone/jpeg/src/jpeg_decode.c:689]   --->   Operation 25 'br' 'br_ln572' <Predicate = (icmp_ln688)> <Delay = 0.46>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%temp = load i8 %CurHuffReadBuf" [benchmarks/chstone/jpeg/src/jpeg_decode.c:555->benchmarks/chstone/jpeg/src/jpeg_decode.c:573->benchmarks/chstone/jpeg/src/jpeg_decode.c:689]   --->   Operation 26 'load' 'temp' <Predicate = (icmp_ln688 & tmp)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.87ns)   --->   "%add_ln555 = add i8 %temp, i8 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:555->benchmarks/chstone/jpeg/src/jpeg_decode.c:573->benchmarks/chstone/jpeg/src/jpeg_decode.c:689]   --->   Operation 27 'add' 'add_ln555' <Predicate = (icmp_ln688 & tmp)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln555 = zext i8 %temp" [benchmarks/chstone/jpeg/src/jpeg_decode.c:555->benchmarks/chstone/jpeg/src/jpeg_decode.c:573->benchmarks/chstone/jpeg/src/jpeg_decode.c:689]   --->   Operation 28 'zext' 'zext_ln555' <Predicate = (icmp_ln688 & tmp)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.87ns)   --->   "%icmp_ln555 = icmp_eq  i8 %temp, i8 255" [benchmarks/chstone/jpeg/src/jpeg_decode.c:555->benchmarks/chstone/jpeg/src/jpeg_decode.c:573->benchmarks/chstone/jpeg/src/jpeg_decode.c:689]   --->   Operation 29 'icmp' 'icmp_ln555' <Predicate = (icmp_ln688 & tmp)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.40ns)   --->   "%select_ln555 = select i1 %icmp_ln555, i8 1, i8 %add_ln555" [benchmarks/chstone/jpeg/src/jpeg_decode.c:555->benchmarks/chstone/jpeg/src/jpeg_decode.c:573->benchmarks/chstone/jpeg/src/jpeg_decode.c:689]   --->   Operation 30 'select' 'select_ln555' <Predicate = (icmp_ln688 & tmp)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%store_ln555 = store i8 %select_ln555, i8 %CurHuffReadBuf" [benchmarks/chstone/jpeg/src/jpeg_decode.c:555->benchmarks/chstone/jpeg/src/jpeg_decode.c:573->benchmarks/chstone/jpeg/src/jpeg_decode.c:689]   --->   Operation 31 'store' 'store_ln555' <Predicate = (icmp_ln688 & tmp)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%store_ln573 = store i32 %zext_ln555, i32 %current_read_byte" [benchmarks/chstone/jpeg/src/jpeg_decode.c:573->benchmarks/chstone/jpeg/src/jpeg_decode.c:689]   --->   Operation 32 'store' 'store_ln573' <Predicate = (icmp_ln688 & tmp)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.46ns)   --->   "%br_ln575 = br void %buf_getb.exit13" [benchmarks/chstone/jpeg/src/jpeg_decode.c:575->benchmarks/chstone/jpeg/src/jpeg_decode.c:689]   --->   Operation 33 'br' 'br_ln575' <Predicate = (icmp_ln688 & tmp)> <Delay = 0.46>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%empty = phi i32 7, void %if.then.i6, i32 %read_position_load, void %for.inc" [benchmarks/chstone/jpeg/src/jpeg_decode.c:572->benchmarks/chstone/jpeg/src/jpeg_decode.c:689]   --->   Operation 34 'phi' 'empty' <Predicate = (icmp_ln688)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.14ns)   --->   "%add_ln577 = add i32 %empty, i32 4294967295" [benchmarks/chstone/jpeg/src/jpeg_decode.c:577->benchmarks/chstone/jpeg/src/jpeg_decode.c:689]   --->   Operation 35 'add' 'add_ln577' <Predicate = (icmp_ln688)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%store_ln577 = store i32 %add_ln577, i32 %read_position" [benchmarks/chstone/jpeg/src/jpeg_decode.c:577->benchmarks/chstone/jpeg/src/jpeg_decode.c:689]   --->   Operation 36 'store' 'store_ln577' <Predicate = (icmp_ln688)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln577 = zext i32 %empty" [benchmarks/chstone/jpeg/src/jpeg_decode.c:577->benchmarks/chstone/jpeg/src/jpeg_decode.c:689]   --->   Operation 37 'zext' 'zext_ln577' <Predicate = (icmp_ln688)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%bit_set_mask_addr = getelementptr i32 %bit_set_mask, i64 0, i64 %zext_ln577" [benchmarks/chstone/jpeg/src/jpeg_decode.c:577->benchmarks/chstone/jpeg/src/jpeg_decode.c:689]   --->   Operation 38 'getelementptr' 'bit_set_mask_addr' <Predicate = (icmp_ln688)> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (1.29ns)   --->   "%bit_set_mask_load = load i5 %bit_set_mask_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:577->benchmarks/chstone/jpeg/src/jpeg_decode.c:689]   --->   Operation 39 'load' 'bit_set_mask_load' <Predicate = (icmp_ln688)> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_2 : Operation 40 [1/1] (1.36ns)   --->   "%add_ln688 = add i64 %l_2, i64 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:688]   --->   Operation 40 'add' 'add_ln688' <Predicate = (icmp_ln688)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.46ns)   --->   "%store_ln685 = store i64 %add_ln688, i64 %l" [benchmarks/chstone/jpeg/src/jpeg_decode.c:685]   --->   Operation 41 'store' 'store_ln685' <Predicate = (icmp_ln688)> <Delay = 0.46>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%write_ln688 = write void @_ssdm_op_Write.ap_auto.i7P0A, i7 %l_out, i7 %trunc_ln688" [benchmarks/chstone/jpeg/src/jpeg_decode.c:688]   --->   Operation 50 'write' 'write_ln688' <Predicate = (!icmp_ln688)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%write_ln689 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %code_8_out, i32 %code" [benchmarks/chstone/jpeg/src/jpeg_decode.c:689]   --->   Operation 51 'write' 'write_ln689' <Predicate = (!icmp_ln688)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 52 'ret' 'ret_ln0' <Predicate = (!icmp_ln688)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.89>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%current_read_byte_load = load i32 %current_read_byte" [benchmarks/chstone/jpeg/src/jpeg_decode.c:577->benchmarks/chstone/jpeg/src/jpeg_decode.c:689]   --->   Operation 42 'load' 'current_read_byte_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/2] (1.29ns)   --->   "%bit_set_mask_load = load i5 %bit_set_mask_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:577->benchmarks/chstone/jpeg/src/jpeg_decode.c:689]   --->   Operation 43 'load' 'bit_set_mask_load' <Predicate = true> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln577)   --->   "%and_ln577 = and i32 %bit_set_mask_load, i32 %current_read_byte_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:577->benchmarks/chstone/jpeg/src/jpeg_decode.c:689]   --->   Operation 44 'and' 'and_ln577' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (1.14ns) (out node of the LUT)   --->   "%icmp_ln577 = icmp_ne  i32 %and_ln577, i32 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:577->benchmarks/chstone/jpeg/src/jpeg_decode.c:689]   --->   Operation 45 'icmp' 'icmp_ln577' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln689 = trunc i32 %code" [benchmarks/chstone/jpeg/src/jpeg_decode.c:689]   --->   Operation 46 'trunc' 'trunc_ln689' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%code_9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln689, i1 %icmp_ln577" [benchmarks/chstone/jpeg/src/jpeg_decode.c:689]   --->   Operation 47 'bitconcatenate' 'code_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.46ns)   --->   "%store_ln685 = store i32 %code_9, i32 %code_8" [benchmarks/chstone/jpeg/src/jpeg_decode.c:685]   --->   Operation 48 'store' 'store_ln685' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln688 = br void %for.cond" [benchmarks/chstone/jpeg/src/jpeg_decode.c:688]   --->   Operation 49 'br' 'br_ln688' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln577_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ l_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ code_8_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_jinfo_dc_dhuff_tbl_maxcode]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ current_read_byte]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ read_position]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ bit_set_mask]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ CurHuffReadBuf]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
code_8                            (alloca        ) [ 0111]
l                                 (alloca        ) [ 0110]
zext_ln577_3_read                 (read          ) [ 0000]
zext_ln577_3_cast                 (zext          ) [ 0000]
store_ln685                       (store         ) [ 0000]
store_ln685                       (store         ) [ 0000]
br_ln0                            (br            ) [ 0000]
l_2                               (load          ) [ 0010]
trunc_ln688                       (trunc         ) [ 0010]
p_jinfo_dc_dhuff_tbl_maxcode_addr (getelementptr ) [ 0010]
code                              (load          ) [ 0101]
p_jinfo_dc_dhuff_tbl_maxcode_load (load          ) [ 0000]
icmp_ln688                        (icmp          ) [ 0111]
br_ln688                          (br            ) [ 0000]
specpipeline_ln689                (specpipeline  ) [ 0000]
specloopname_ln688                (specloopname  ) [ 0000]
read_position_load                (load          ) [ 0000]
tmp                               (bitselect     ) [ 0111]
br_ln572                          (br            ) [ 0000]
temp                              (load          ) [ 0000]
add_ln555                         (add           ) [ 0000]
zext_ln555                        (zext          ) [ 0000]
icmp_ln555                        (icmp          ) [ 0000]
select_ln555                      (select        ) [ 0000]
store_ln555                       (store         ) [ 0000]
store_ln573                       (store         ) [ 0000]
br_ln575                          (br            ) [ 0000]
empty                             (phi           ) [ 0000]
add_ln577                         (add           ) [ 0000]
store_ln577                       (store         ) [ 0000]
zext_ln577                        (zext          ) [ 0000]
bit_set_mask_addr                 (getelementptr ) [ 0101]
add_ln688                         (add           ) [ 0000]
store_ln685                       (store         ) [ 0000]
current_read_byte_load            (load          ) [ 0000]
bit_set_mask_load                 (load          ) [ 0000]
and_ln577                         (and           ) [ 0000]
icmp_ln577                        (icmp          ) [ 0000]
trunc_ln689                       (trunc         ) [ 0000]
code_9                            (bitconcatenate) [ 0000]
store_ln685                       (store         ) [ 0000]
br_ln688                          (br            ) [ 0000]
write_ln688                       (write         ) [ 0000]
write_ln689                       (write         ) [ 0000]
ret_ln0                           (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln577_3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln577_3"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="l_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="code_8_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="code_8_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_jinfo_dc_dhuff_tbl_maxcode">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_jinfo_dc_dhuff_tbl_maxcode"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="current_read_byte">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_read_byte"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="read_position">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_position"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="bit_set_mask">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bit_set_mask"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="CurHuffReadBuf">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CurHuffReadBuf"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i7P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="code_8_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="code_8/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="l_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="zext_ln577_3_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln577_3_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="write_ln688_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="7" slack="0"/>
<pin id="69" dir="0" index="2" bw="7" slack="1"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln688/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="write_ln689_write_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="0" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="0"/>
<pin id="76" dir="0" index="2" bw="32" slack="0"/>
<pin id="77" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln689/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="p_jinfo_dc_dhuff_tbl_maxcode_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="64" slack="0"/>
<pin id="84" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_jinfo_dc_dhuff_tbl_maxcode_addr/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="7" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_jinfo_dc_dhuff_tbl_maxcode_load/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="bit_set_mask_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="32" slack="0"/>
<pin id="97" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bit_set_mask_addr/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="5" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bit_set_mask_load/2 "/>
</bind>
</comp>

<comp id="106" class="1005" name="empty_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="108" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="109" class="1004" name="empty_phi_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="4" slack="0"/>
<pin id="111" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="32" slack="0"/>
<pin id="113" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="zext_ln577_3_cast_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln577_3_cast/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln685_store_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="64" slack="0"/>
<pin id="123" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln685/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="store_ln685_store_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="0"/>
<pin id="128" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln685/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="l_2_load_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="l_2/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="trunc_ln688_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln688/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="code_load_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="1"/>
<pin id="140" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="code/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="icmp_ln688_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln688/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="read_position_load_load_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="read_position_load/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="tmp_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="0" index="2" bw="6" slack="0"/>
<pin id="157" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="temp_load_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="0"/>
<pin id="163" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="add_ln555_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln555/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="zext_ln555_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="0"/>
<pin id="173" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln555/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="icmp_ln555_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln555/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="select_ln555_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="8" slack="0"/>
<pin id="185" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln555/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln555_store_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="0"/>
<pin id="191" dir="0" index="1" bw="8" slack="0"/>
<pin id="192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln555/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln573_store_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="0"/>
<pin id="198" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln573/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="add_ln577_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln577/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln577_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="0"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln577/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="zext_ln577_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln577/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="add_ln688_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="64" slack="1"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln688/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="store_ln685_store_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="64" slack="0"/>
<pin id="225" dir="0" index="1" bw="64" slack="1"/>
<pin id="226" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln685/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="current_read_byte_load_load_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_read_byte_load/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="and_ln577_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln577/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="icmp_ln577_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln577/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="trunc_ln689_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="1"/>
<pin id="246" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln689/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="code_9_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="31" slack="0"/>
<pin id="250" dir="0" index="2" bw="1" slack="0"/>
<pin id="251" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="code_9/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="store_ln685_store_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="2"/>
<pin id="258" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln685/3 "/>
</bind>
</comp>

<comp id="260" class="1005" name="code_8_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="code_8 "/>
</bind>
</comp>

<comp id="267" class="1005" name="l_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="64" slack="0"/>
<pin id="269" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="l "/>
</bind>
</comp>

<comp id="274" class="1005" name="l_2_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="64" slack="1"/>
<pin id="276" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="l_2 "/>
</bind>
</comp>

<comp id="279" class="1005" name="trunc_ln688_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="7" slack="1"/>
<pin id="281" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln688 "/>
</bind>
</comp>

<comp id="284" class="1005" name="p_jinfo_dc_dhuff_tbl_maxcode_addr_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="7" slack="1"/>
<pin id="286" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_jinfo_dc_dhuff_tbl_maxcode_addr "/>
</bind>
</comp>

<comp id="289" class="1005" name="code_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="1"/>
<pin id="291" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="code "/>
</bind>
</comp>

<comp id="294" class="1005" name="icmp_ln688_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="1"/>
<pin id="296" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln688 "/>
</bind>
</comp>

<comp id="298" class="1005" name="tmp_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="1"/>
<pin id="300" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="302" class="1005" name="bit_set_mask_addr_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="5" slack="1"/>
<pin id="304" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="bit_set_mask_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="16" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="16" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="18" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="48" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="50" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="22" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="80" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="98"><net_src comp="12" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="22" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="93" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="115"><net_src comp="44" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="60" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="20" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="129"><net_src comp="116" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="133"><net_src comp="130" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="137"><net_src comp="130" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="138" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="146"><net_src comp="138" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="87" pin="3"/><net_sink comp="142" pin=1"/></net>

<net id="151"><net_src comp="10" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="158"><net_src comp="36" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="148" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="38" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="164"><net_src comp="14" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="169"><net_src comp="161" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="40" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="174"><net_src comp="161" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="179"><net_src comp="161" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="42" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="186"><net_src comp="175" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="40" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="165" pin="2"/><net_sink comp="181" pin=2"/></net>

<net id="193"><net_src comp="181" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="14" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="171" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="8" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="109" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="26" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="201" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="10" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="216"><net_src comp="109" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="222"><net_src comp="20" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="218" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="231"><net_src comp="8" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="100" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="228" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="232" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="28" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="252"><net_src comp="46" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="244" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="238" pin="2"/><net_sink comp="247" pin=2"/></net>

<net id="259"><net_src comp="247" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="52" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="265"><net_src comp="260" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="266"><net_src comp="260" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="270"><net_src comp="56" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="272"><net_src comp="267" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="273"><net_src comp="267" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="277"><net_src comp="130" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="282"><net_src comp="134" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="287"><net_src comp="80" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="292"><net_src comp="138" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="297"><net_src comp="142" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="153" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="93" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="100" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: l_out | {2 }
	Port: code_8_out | {2 }
	Port: current_read_byte | {2 }
	Port: read_position | {2 }
	Port: CurHuffReadBuf | {2 }
 - Input state : 
	Port: DecodeHuffman.1_Pipeline_VITIS_LOOP_688_1 : zext_ln577_3 | {1 }
	Port: DecodeHuffman.1_Pipeline_VITIS_LOOP_688_1 : p_jinfo_dc_dhuff_tbl_maxcode | {1 2 }
	Port: DecodeHuffman.1_Pipeline_VITIS_LOOP_688_1 : current_read_byte | {3 }
	Port: DecodeHuffman.1_Pipeline_VITIS_LOOP_688_1 : read_position | {2 }
	Port: DecodeHuffman.1_Pipeline_VITIS_LOOP_688_1 : bit_set_mask | {2 3 }
	Port: DecodeHuffman.1_Pipeline_VITIS_LOOP_688_1 : CurHuffReadBuf | {2 }
  - Chain level:
	State 1
		store_ln685 : 1
		store_ln685 : 1
		l_2 : 1
		trunc_ln688 : 2
		p_jinfo_dc_dhuff_tbl_maxcode_addr : 2
		p_jinfo_dc_dhuff_tbl_maxcode_load : 3
	State 2
		icmp_ln688 : 1
		br_ln688 : 2
		tmp : 1
		br_ln572 : 2
		add_ln555 : 1
		zext_ln555 : 1
		icmp_ln555 : 1
		select_ln555 : 2
		store_ln555 : 3
		store_ln573 : 2
		empty : 3
		add_ln577 : 4
		store_ln577 : 5
		zext_ln577 : 4
		bit_set_mask_addr : 5
		bit_set_mask_load : 6
		store_ln685 : 1
		write_ln689 : 1
	State 3
		and_ln577 : 1
		icmp_ln577 : 1
		code_9 : 2
		store_ln685 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |       add_ln555_fu_165       |    0    |    15   |
|    add   |       add_ln577_fu_201       |    0    |    39   |
|          |       add_ln688_fu_218       |    0    |    71   |
|----------|------------------------------|---------|---------|
|          |       icmp_ln688_fu_142      |    0    |    39   |
|   icmp   |       icmp_ln555_fu_175      |    0    |    15   |
|          |       icmp_ln577_fu_238      |    0    |    39   |
|----------|------------------------------|---------|---------|
|    and   |       and_ln577_fu_232       |    0    |    32   |
|----------|------------------------------|---------|---------|
|  select  |      select_ln555_fu_181     |    0    |    8    |
|----------|------------------------------|---------|---------|
|   read   | zext_ln577_3_read_read_fu_60 |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |    write_ln688_write_fu_66   |    0    |    0    |
|          |    write_ln689_write_fu_73   |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |   zext_ln577_3_cast_fu_116   |    0    |    0    |
|   zext   |       zext_ln555_fu_171      |    0    |    0    |
|          |       zext_ln577_fu_213      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |      trunc_ln688_fu_134      |    0    |    0    |
|          |      trunc_ln689_fu_244      |    0    |    0    |
|----------|------------------------------|---------|---------|
| bitselect|          tmp_fu_153          |    0    |    0    |
|----------|------------------------------|---------|---------|
|bitconcatenate|         code_9_fu_247        |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   258   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------------+--------+
|                                         |   FF   |
+-----------------------------------------+--------+
|        bit_set_mask_addr_reg_302        |    5   |
|              code_8_reg_260             |   32   |
|               code_reg_289              |   32   |
|              empty_reg_106              |   32   |
|            icmp_ln688_reg_294           |    1   |
|               l_2_reg_274               |   64   |
|                l_reg_267                |   64   |
|p_jinfo_dc_dhuff_tbl_maxcode_addr_reg_284|    7   |
|               tmp_reg_298               |    1   |
|           trunc_ln688_reg_279           |    7   |
+-----------------------------------------+--------+
|                  Total                  |   245  |
+-----------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_87 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_100 |  p0  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   24   ||   0.92  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   258  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   245  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   245  |   276  |
+-----------+--------+--------+--------+
