
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack 5.38

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.24 source latency core.keymem.key_mem[3][122]$_DFFE_PN0P_/CK ^
  -0.22 target latency core.dec_block.block_w2_reg[10]$_DFFE_PN0P_/CK ^
   0.00 CRPR
--------------
   0.02 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: reset_n (input port clocked by core_clock)
Endpoint: core.keymem.key_mem[3][30]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1   27.22    0.00    0.00    2.00 ^ reset_n (in)
                                         reset_n (net)
                  0.00    0.00    2.00 ^ input9/A (BUF_X32)
   102  292.12    0.01    0.02    2.02 ^ input9/Z (BUF_X32)
                                         net16 (net)
                  0.12    0.10    2.11 ^ core.keymem.key_mem[3][30]$_DFFE_PN0P_/RN (DFFR_X1)
                                  2.11   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   30.28    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   51.75    0.04    0.07    0.07 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.00    0.07 ^ clkbuf_3_2_0_clk/A (CLKBUF_X3)
     4   16.20    0.02    0.05    0.13 ^ clkbuf_3_2_0_clk/Z (CLKBUF_X3)
                                         clknet_3_2_0_clk (net)
                  0.02    0.00    0.13 ^ clkbuf_5_10__f_clk/A (CLKBUF_X3)
    12   36.25    0.03    0.06    0.19 ^ clkbuf_5_10__f_clk/Z (CLKBUF_X3)
                                         clknet_5_10__leaf_clk (net)
                  0.03    0.00    0.19 ^ clkbuf_leaf_133_clk/A (CLKBUF_X3)
     9   11.50    0.01    0.04    0.23 ^ clkbuf_leaf_133_clk/Z (CLKBUF_X3)
                                         clknet_leaf_133_clk (net)
                  0.01    0.00    0.23 ^ core.keymem.key_mem[3][30]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.23   clock reconvergence pessimism
                          0.33    0.57   library removal time
                                  0.57   data required time
-----------------------------------------------------------------------------
                                  0.57   data required time
                                 -2.11   data arrival time
-----------------------------------------------------------------------------
                                  1.55   slack (MET)


Startpoint: core.ready_reg$_DFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ready_reg$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   30.28    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   51.75    0.04    0.07    0.07 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.00    0.07 ^ clkbuf_3_4_0_clk/A (CLKBUF_X3)
     4   14.38    0.01    0.05    0.13 ^ clkbuf_3_4_0_clk/Z (CLKBUF_X3)
                                         clknet_3_4_0_clk (net)
                  0.01    0.00    0.13 ^ clkbuf_5_17__f_clk/A (CLKBUF_X3)
    13   31.86    0.03    0.06    0.18 ^ clkbuf_5_17__f_clk/Z (CLKBUF_X3)
                                         clknet_5_17__leaf_clk (net)
                  0.03    0.00    0.18 ^ clkbuf_leaf_357_clk/A (CLKBUF_X3)
     7    8.61    0.01    0.04    0.22 ^ clkbuf_leaf_357_clk/Z (CLKBUF_X3)
                                         clknet_leaf_357_clk (net)
                  0.01    0.00    0.22 ^ core.ready_reg$_DFFE_PN1P_/CK (DFFS_X2)
     2   10.89    0.01    0.10    0.33 v core.ready_reg$_DFFE_PN1P_/Q (DFFS_X2)
                                         core.ready (net)
                  0.01    0.00    0.33 v ready_reg$_DFF_PN0_/D (DFFR_X1)
                                  0.33   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   30.28    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   51.75    0.04    0.07    0.07 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.00    0.07 ^ clkbuf_3_5_0_clk/A (CLKBUF_X3)
     4   16.21    0.02    0.05    0.13 ^ clkbuf_3_5_0_clk/Z (CLKBUF_X3)
                                         clknet_3_5_0_clk (net)
                  0.02    0.00    0.13 ^ clkbuf_5_21__f_clk/A (CLKBUF_X3)
    13   28.65    0.02    0.05    0.18 ^ clkbuf_5_21__f_clk/Z (CLKBUF_X3)
                                         clknet_5_21__leaf_clk (net)
                  0.02    0.00    0.18 ^ clkbuf_leaf_315_clk/A (CLKBUF_X3)
     8    9.85    0.01    0.04    0.22 ^ clkbuf_leaf_315_clk/Z (CLKBUF_X3)
                                         clknet_leaf_315_clk (net)
                  0.01    0.00    0.22 ^ ready_reg$_DFF_PN0_/CK (DFFR_X1)
                          0.00    0.22   clock reconvergence pessimism
                          0.00    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.33   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: reset_n (input port clocked by core_clock)
Endpoint: result_reg[49]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1   27.22    0.00    0.00    2.00 ^ reset_n (in)
                                         reset_n (net)
                  0.00    0.00    2.00 ^ input9/A (BUF_X32)
   102  292.12    0.01    0.02    2.02 ^ input9/Z (BUF_X32)
                                         net16 (net)
                  0.08    0.06    2.08 ^ max_length92/A (BUF_X32)
   133  306.02    0.01    0.03    2.11 ^ max_length92/Z (BUF_X32)
                                         net99 (net)
                  0.06    0.05    2.16 ^ max_length88/A (BUF_X32)
   136  338.19    0.01    0.03    2.20 ^ max_length88/Z (BUF_X32)
                                         net95 (net)
                  0.08    0.06    2.26 ^ max_length86/A (BUF_X32)
   172  404.11    0.01    0.03    2.29 ^ max_length86/Z (BUF_X32)
                                         net93 (net)
                  0.07    0.05    2.34 ^ max_length85/A (BUF_X32)
   111  265.87    0.01    0.03    2.38 ^ max_length85/Z (BUF_X32)
                                         net92 (net)
                  0.02    0.01    2.39 ^ max_length84/A (BUF_X32)
   168  449.72    0.01    0.03    2.41 ^ max_length84/Z (BUF_X32)
                                         net91 (net)
                  0.14    0.11    2.52 ^ max_length83/A (BUF_X32)
   146  366.76    0.01    0.03    2.56 ^ max_length83/Z (BUF_X32)
                                         net90 (net)
                  0.13    0.11    2.67 ^ result_reg[49]$_DFF_PN0_/RN (DFFR_X1)
                                  2.67   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1   30.28    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.01    0.00   10.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   51.75    0.04    0.07   10.07 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.00   10.07 ^ clkbuf_3_5_0_clk/A (CLKBUF_X3)
     4   16.21    0.02    0.05   10.13 ^ clkbuf_3_5_0_clk/Z (CLKBUF_X3)
                                         clknet_3_5_0_clk (net)
                  0.02    0.00   10.13 ^ clkbuf_5_21__f_clk/A (CLKBUF_X3)
    13   28.65    0.02    0.05   10.18 ^ clkbuf_5_21__f_clk/Z (CLKBUF_X3)
                                         clknet_5_21__leaf_clk (net)
                  0.02    0.00   10.18 ^ clkbuf_leaf_325_clk/A (CLKBUF_X3)
     7    8.95    0.01    0.04   10.22 ^ clkbuf_leaf_325_clk/Z (CLKBUF_X3)
                                         clknet_leaf_325_clk (net)
                  0.01    0.00   10.22 ^ result_reg[49]$_DFF_PN0_/CK (DFFR_X1)
                          0.00   10.22   clock reconvergence pessimism
                          0.03   10.26   library recovery time
                                 10.26   data required time
-----------------------------------------------------------------------------
                                 10.26   data required time
                                 -2.67   data arrival time
-----------------------------------------------------------------------------
                                  7.59   slack (MET)


Startpoint: address[2] (input port clocked by core_clock)
Endpoint: read_data[26] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    1.86    0.00    0.00    2.00 v address[2] (in)
                                         address[2] (net)
                  0.00    0.00    2.00 v input2/A (CLKBUF_X3)
     4   20.08    0.02    0.04    2.04 v input2/Z (CLKBUF_X3)
                                         net2 (net)
                  0.02    0.00    2.04 v _22156_/A (INV_X2)
     5   23.36    0.03    0.04    2.08 ^ _22156_/ZN (INV_X2)
                                         _22094_ (net)
                  0.03    0.00    2.09 ^ _41411_/A (HA_X1)
     3   12.29    0.03    0.06    2.15 ^ _41411_/CO (HA_X1)
                                         _22096_ (net)
                  0.03    0.00    2.15 ^ _22252_/B1 (AOI21_X1)
     1    4.03    0.01    0.03    2.17 v _22252_/ZN (AOI21_X1)
                                         _16295_ (net)
                  0.01    0.00    2.17 v _22253_/A4 (OR4_X4)
     2   12.69    0.02    0.11    2.29 v _22253_/ZN (OR4_X4)
                                         _16296_ (net)
                  0.02    0.00    2.29 v _41231_/A2 (NOR2_X4)
    10   63.31    0.08    0.10    2.39 ^ _41231_/ZN (NOR2_X4)
                                         _16053_ (net)
                  0.08    0.01    2.39 ^ _41233_/A1 (AND2_X1)
     1    1.77    0.01    0.05    2.44 ^ _41233_/ZN (AND2_X1)
                                         _16055_ (net)
                  0.01    0.00    2.44 ^ _41234_/A (CLKBUF_X3)
     8   22.39    0.02    0.05    2.49 ^ _41234_/Z (CLKBUF_X3)
                                         _16056_ (net)
                  0.02    0.00    2.49 ^ _41260_/A2 (AND2_X2)
    10   14.52    0.02    0.05    2.53 ^ _41260_/ZN (AND2_X2)
                                         _16080_ (net)
                  0.02    0.00    2.54 ^ _41347_/A1 (AND2_X1)
     1   10.34    0.03    0.06    2.59 ^ _41347_/ZN (AND2_X1)
                                         net68 (net)
                  0.03    0.00    2.59 ^ output61/A (BUF_X1)
     1    0.92    0.01    0.02    2.62 ^ output61/Z (BUF_X1)
                                         read_data[26] (net)
                  0.01    0.00    2.62 ^ read_data[26] (out)
                                  2.62   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -2.00    8.00   output external delay
                                  8.00   data required time
-----------------------------------------------------------------------------
                                  8.00   data required time
                                 -2.62   data arrival time
-----------------------------------------------------------------------------
                                  5.38   slack (MET)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: reset_n (input port clocked by core_clock)
Endpoint: result_reg[49]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1   27.22    0.00    0.00    2.00 ^ reset_n (in)
                                         reset_n (net)
                  0.00    0.00    2.00 ^ input9/A (BUF_X32)
   102  292.12    0.01    0.02    2.02 ^ input9/Z (BUF_X32)
                                         net16 (net)
                  0.08    0.06    2.08 ^ max_length92/A (BUF_X32)
   133  306.02    0.01    0.03    2.11 ^ max_length92/Z (BUF_X32)
                                         net99 (net)
                  0.06    0.05    2.16 ^ max_length88/A (BUF_X32)
   136  338.19    0.01    0.03    2.20 ^ max_length88/Z (BUF_X32)
                                         net95 (net)
                  0.08    0.06    2.26 ^ max_length86/A (BUF_X32)
   172  404.11    0.01    0.03    2.29 ^ max_length86/Z (BUF_X32)
                                         net93 (net)
                  0.07    0.05    2.34 ^ max_length85/A (BUF_X32)
   111  265.87    0.01    0.03    2.38 ^ max_length85/Z (BUF_X32)
                                         net92 (net)
                  0.02    0.01    2.39 ^ max_length84/A (BUF_X32)
   168  449.72    0.01    0.03    2.41 ^ max_length84/Z (BUF_X32)
                                         net91 (net)
                  0.14    0.11    2.52 ^ max_length83/A (BUF_X32)
   146  366.76    0.01    0.03    2.56 ^ max_length83/Z (BUF_X32)
                                         net90 (net)
                  0.13    0.11    2.67 ^ result_reg[49]$_DFF_PN0_/RN (DFFR_X1)
                                  2.67   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1   30.28    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.01    0.00   10.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   51.75    0.04    0.07   10.07 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.00   10.07 ^ clkbuf_3_5_0_clk/A (CLKBUF_X3)
     4   16.21    0.02    0.05   10.13 ^ clkbuf_3_5_0_clk/Z (CLKBUF_X3)
                                         clknet_3_5_0_clk (net)
                  0.02    0.00   10.13 ^ clkbuf_5_21__f_clk/A (CLKBUF_X3)
    13   28.65    0.02    0.05   10.18 ^ clkbuf_5_21__f_clk/Z (CLKBUF_X3)
                                         clknet_5_21__leaf_clk (net)
                  0.02    0.00   10.18 ^ clkbuf_leaf_325_clk/A (CLKBUF_X3)
     7    8.95    0.01    0.04   10.22 ^ clkbuf_leaf_325_clk/Z (CLKBUF_X3)
                                         clknet_leaf_325_clk (net)
                  0.01    0.00   10.22 ^ result_reg[49]$_DFF_PN0_/CK (DFFR_X1)
                          0.00   10.22   clock reconvergence pessimism
                          0.03   10.26   library recovery time
                                 10.26   data required time
-----------------------------------------------------------------------------
                                 10.26   data required time
                                 -2.67   data arrival time
-----------------------------------------------------------------------------
                                  7.59   slack (MET)


Startpoint: address[2] (input port clocked by core_clock)
Endpoint: read_data[26] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    1.86    0.00    0.00    2.00 v address[2] (in)
                                         address[2] (net)
                  0.00    0.00    2.00 v input2/A (CLKBUF_X3)
     4   20.08    0.02    0.04    2.04 v input2/Z (CLKBUF_X3)
                                         net2 (net)
                  0.02    0.00    2.04 v _22156_/A (INV_X2)
     5   23.36    0.03    0.04    2.08 ^ _22156_/ZN (INV_X2)
                                         _22094_ (net)
                  0.03    0.00    2.09 ^ _41411_/A (HA_X1)
     3   12.29    0.03    0.06    2.15 ^ _41411_/CO (HA_X1)
                                         _22096_ (net)
                  0.03    0.00    2.15 ^ _22252_/B1 (AOI21_X1)
     1    4.03    0.01    0.03    2.17 v _22252_/ZN (AOI21_X1)
                                         _16295_ (net)
                  0.01    0.00    2.17 v _22253_/A4 (OR4_X4)
     2   12.69    0.02    0.11    2.29 v _22253_/ZN (OR4_X4)
                                         _16296_ (net)
                  0.02    0.00    2.29 v _41231_/A2 (NOR2_X4)
    10   63.31    0.08    0.10    2.39 ^ _41231_/ZN (NOR2_X4)
                                         _16053_ (net)
                  0.08    0.01    2.39 ^ _41233_/A1 (AND2_X1)
     1    1.77    0.01    0.05    2.44 ^ _41233_/ZN (AND2_X1)
                                         _16055_ (net)
                  0.01    0.00    2.44 ^ _41234_/A (CLKBUF_X3)
     8   22.39    0.02    0.05    2.49 ^ _41234_/Z (CLKBUF_X3)
                                         _16056_ (net)
                  0.02    0.00    2.49 ^ _41260_/A2 (AND2_X2)
    10   14.52    0.02    0.05    2.53 ^ _41260_/ZN (AND2_X2)
                                         _16080_ (net)
                  0.02    0.00    2.54 ^ _41347_/A1 (AND2_X1)
     1   10.34    0.03    0.06    2.59 ^ _41347_/ZN (AND2_X1)
                                         net68 (net)
                  0.03    0.00    2.59 ^ output61/A (BUF_X1)
     1    0.92    0.01    0.02    2.62 ^ output61/Z (BUF_X1)
                                         read_data[26] (net)
                  0.01    0.00    2.62 ^ read_data[26] (out)
                                  2.62   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -2.00    8.00   output external delay
                                  8.00   data required time
-----------------------------------------------------------------------------
                                  8.00   data required time
                                 -2.62   data arrival time
-----------------------------------------------------------------------------
                                  5.38   slack (MET)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_35433_/ZN                             27.62   33.26   -5.64 (VIOLATED)
_34442_/ZN                             27.62   29.34   -1.73 (VIOLATED)
_35451_/ZN                             27.62   28.32   -0.70 (VIOLATED)
_29508_/ZN                             41.50   41.85   -0.34 (VIOLATED)


==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
0.05575741454958916

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2808

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
-5.644800186157227

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
27.61840057373047

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.2044

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 4

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: core.enc_block.sword_ctr_reg[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: core.keymem.key_mem[0][86]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.07    0.07 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.13 ^ clkbuf_3_4_0_clk/Z (CLKBUF_X3)
   0.06    0.18 ^ clkbuf_5_17__f_clk/Z (CLKBUF_X3)
   0.04    0.22 ^ clkbuf_leaf_345_clk/Z (CLKBUF_X3)
   0.00    0.23 ^ core.enc_block.sword_ctr_reg[0]$_DFFE_PN0P_/CK (DFFR_X2)
   0.14    0.37 ^ core.enc_block.sword_ctr_reg[0]$_DFFE_PN0P_/Q (DFFR_X2)
   0.03    0.40 ^ _41422_/CO (HA_X1)
   0.04    0.44 ^ _29182_/Z (BUF_X2)
   0.02    0.46 v _29183_/ZN (INV_X1)
   0.03    0.49 v _29214_/Z (BUF_X4)
   0.06    0.55 ^ _30699_/ZN (OAI221_X2)
   0.08    0.63 ^ _30733_/ZN (AND4_X1)
   0.04    0.67 ^ _30734_/Z (BUF_X4)
   0.02    0.68 v _30737_/ZN (AOI221_X2)
   0.03    0.72 v _30738_/Z (BUF_X4)
   0.04    0.75 v _30739_/Z (BUF_X4)
   0.02    0.78 ^ _31099_/ZN (NAND2_X4)
   0.03    0.80 v _31532_/ZN (OAI33_X1)
   0.12    0.93 v _31626_/ZN (OR4_X1)
   0.12    1.05 v _31631_/ZN (OR4_X1)
   0.09    1.14 v _31648_/ZN (OR4_X4)
   0.13    1.27 ^ _35447_/ZN (OAI33_X1)
   0.04    1.31 v _35448_/ZN (XNOR2_X2)
   0.07    1.38 v _35449_/Z (XOR2_X2)
   0.06    1.44 v _35450_/ZN (OR2_X1)
   0.18    1.61 ^ _35451_/ZN (AOI221_X2)
   0.05    1.66 ^ _35452_/Z (BUF_X4)
   0.02    1.68 v _35453_/ZN (AOI22_X1)
   0.02    1.70 ^ _35454_/ZN (INV_X1)
   0.00    1.70 ^ core.keymem.key_mem[0][86]$_DFFE_PN0P_/D (DFFR_X1)
           1.70   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.07   10.07 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.06   10.13 ^ clkbuf_3_3_0_clk/Z (CLKBUF_X3)
   0.06   10.19 ^ clkbuf_5_13__f_clk/Z (CLKBUF_X3)
   0.05   10.24 ^ clkbuf_leaf_208_clk/Z (CLKBUF_X3)
   0.00   10.24 ^ core.keymem.key_mem[0][86]$_DFFE_PN0P_/CK (DFFR_X1)
   0.00   10.24   clock reconvergence pessimism
  -0.03   10.21   library setup time
          10.21   data required time
---------------------------------------------------------
          10.21   data required time
          -1.70   data arrival time
---------------------------------------------------------
           8.51   slack (MET)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: core.ready_reg$_DFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ready_reg$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.07    0.07 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.13 ^ clkbuf_3_4_0_clk/Z (CLKBUF_X3)
   0.06    0.18 ^ clkbuf_5_17__f_clk/Z (CLKBUF_X3)
   0.04    0.22 ^ clkbuf_leaf_357_clk/Z (CLKBUF_X3)
   0.00    0.22 ^ core.ready_reg$_DFFE_PN1P_/CK (DFFS_X2)
   0.10    0.33 v core.ready_reg$_DFFE_PN1P_/Q (DFFS_X2)
   0.00    0.33 v ready_reg$_DFF_PN0_/D (DFFR_X1)
           0.33   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.07    0.07 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.06    0.13 ^ clkbuf_3_5_0_clk/Z (CLKBUF_X3)
   0.05    0.18 ^ clkbuf_5_21__f_clk/Z (CLKBUF_X3)
   0.04    0.22 ^ clkbuf_leaf_315_clk/Z (CLKBUF_X3)
   0.00    0.22 ^ ready_reg$_DFF_PN0_/CK (DFFR_X1)
   0.00    0.22   clock reconvergence pessimism
   0.00    0.23   library hold time
           0.23   data required time
---------------------------------------------------------
           0.23   data required time
          -0.33   data arrival time
---------------------------------------------------------
           0.10   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0.2239

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
0.2329

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
2.6180

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
5.3820

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
205.576776

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.16e-03   2.45e-05   2.53e-04   2.44e-03  44.6%
Combinational          3.91e-04   4.03e-04   9.18e-04   1.71e-03  31.3%
Clock                  6.03e-04   6.95e-04   2.03e-05   1.32e-03  24.1%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.16e-03   1.12e-03   1.19e-03   5.47e-03 100.0%
                          57.7%      20.5%      21.8%
