$date
	Sun Oct 26 20:44:25 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench_ControlUnit $end
$var wire 1 ! RegWrite $end
$var wire 1 " RegDst $end
$var wire 1 # Jump $end
$var wire 1 $ ALUSrc $end
$var wire 2 % ALUOp [1:0] $end
$var reg 6 & opcode [5:0] $end
$scope module dut $end
$var wire 6 ' opcode [5:0] $end
$var reg 2 ( ALUOp [1:0] $end
$var reg 1 $ ALUSrc $end
$var reg 1 # Jump $end
$var reg 1 " RegDst $end
$var reg 1 ! RegWrite $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10 (
b0 '
b0 &
b10 %
0$
0#
1"
1!
$end
#10
1$
b0 %
b0 (
1!
0"
b1010 &
b1010 '
#20
1!
1$
b1000 &
b1000 '
#30
1!
1$
b1001 &
b1001 '
#40
1#
0!
0$
b10 &
b10 '
#50
0#
b111111 &
b111111 '
#60
