<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab7.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="alu_topp.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="alu_topp.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="alu_topp.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="alu_topp.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="alu_topp.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="alu_topp.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="alu_topp.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="alu_topp.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="alu_topp.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="alu_topp.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu_topp.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="alu_topp.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="alu_topp.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="alu_topp.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="alu_topp.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="alu_topp.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="alu_topp.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="alu_topp.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="alu_topp.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="alu_topp_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="alu_topp_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="alu_topp_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="alu_topp_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="alu_topp_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="alu_topp_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="alu_topp_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="alu_topp_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="alu_topp_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="alu_topp_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="alu_topp_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="alu_topp_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="alu_topp_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="alu_topp_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="fisier_schematic.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="fisier_schematic.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="fisier_schematic.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="fisier_schematic.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="fisier_schematic.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="fisier_schematic.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="fisier_schematic.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="fisier_schematic.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="fisier_schematic.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="fisier_schematic.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fisier_schematic.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="fisier_schematic.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="fisier_schematic.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="fisier_schematic.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="fisier_schematic.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="fisier_schematic.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="fisier_schematic.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="fisier_schematic.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="fisier_schematic_fisier_schematic_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fisier_schematic_fisier_schematic_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="fisier_schematic_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="fisier_schematic_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="fisier_schematic_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="fisier_schematic_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="fisier_schematic_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="fisier_schematic_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="fisier_schematic_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fisier_schematic_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fisier_schematic_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="lab5_3b.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="lab5_3b.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="lab6_4.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="lab6_4.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_alu4_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_alu4_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_alu4_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_alu4_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1705596168" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1705596168">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1705601476" xil_pn:in_ck="-4783528800292561069" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1705601476">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="alu4_modules.v"/>
      <outfile xil_pn:name="alu_top.v"/>
      <outfile xil_pn:name="lab5_3b.v"/>
      <outfile xil_pn:name="lab6_4.v"/>
      <outfile xil_pn:name="test_alu4.v"/>
      <outfile xil_pn:name="test_operatii_aritmetice.v"/>
      <outfile xil_pn:name="test_operatii_logice.v"/>
    </transform>
    <transform xil_pn:end_ts="1705601476" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-2022033866220856500" xil_pn:start_ts="1705601476">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1705601478" xil_pn:in_ck="-5446340576916500802" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8711881558463242610" xil_pn:start_ts="1705601476">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fisier_schematic.vf"/>
    </transform>
    <transform xil_pn:end_ts="1705601478" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-1005160537533324029" xil_pn:start_ts="1705601478">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1705601478" xil_pn:in_ck="6953232637843750159" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1705601478">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="alu4_modules.v"/>
      <outfile xil_pn:name="alu_top.v"/>
      <outfile xil_pn:name="fisier_schematic.vf"/>
      <outfile xil_pn:name="lab5_3b.v"/>
      <outfile xil_pn:name="lab6_4.v"/>
      <outfile xil_pn:name="test_alu4.v"/>
      <outfile xil_pn:name="test_operatii_aritmetice.v"/>
      <outfile xil_pn:name="test_operatii_logice.v"/>
    </transform>
    <transform xil_pn:end_ts="1705601482" xil_pn:in_ck="6953232637843750159" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8015646961033797145" xil_pn:start_ts="1705601478">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_alu4_beh.prj"/>
      <outfile xil_pn:name="test_alu4_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1705601482" xil_pn:in_ck="3413475081426141032" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-1524211168685183204" xil_pn:start_ts="1705601482">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_alu4_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1705594673" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1705594673">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1705600822" xil_pn:in_ck="-5446340576916500802" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7503699785252950595" xil_pn:start_ts="1705600820">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fisier_schematic.vf"/>
    </transform>
    <transform xil_pn:end_ts="1705600822" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-1005160537533324029" xil_pn:start_ts="1705600822">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1705600822" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1705600822">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1705600822" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5446901907623127429" xil_pn:start_ts="1705600822">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1705600822" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1705600822">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1705600822" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="938057577543500301" xil_pn:start_ts="1705600822">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1705600828" xil_pn:in_ck="-2494758895971503458" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-8952529561723502954" xil_pn:start_ts="1705600822">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="alu_topp.lso"/>
      <outfile xil_pn:name="alu_topp.ngc"/>
      <outfile xil_pn:name="alu_topp.ngr"/>
      <outfile xil_pn:name="alu_topp.prj"/>
      <outfile xil_pn:name="alu_topp.stx"/>
      <outfile xil_pn:name="alu_topp.syr"/>
      <outfile xil_pn:name="alu_topp.xst"/>
      <outfile xil_pn:name="alu_topp_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1705600828" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4784893418933604518" xil_pn:start_ts="1705600828">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1705600833" xil_pn:in_ck="8803582627397572386" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-4808571022923458682" xil_pn:start_ts="1705600828">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="alu_topp.bld"/>
      <outfile xil_pn:name="alu_topp.ngd"/>
      <outfile xil_pn:name="alu_topp_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1705600837" xil_pn:in_ck="4680729395455988132" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1705600833">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="alu_topp.pcf"/>
      <outfile xil_pn:name="alu_topp_map.map"/>
      <outfile xil_pn:name="alu_topp_map.mrp"/>
      <outfile xil_pn:name="alu_topp_map.ncd"/>
      <outfile xil_pn:name="alu_topp_map.ngm"/>
      <outfile xil_pn:name="alu_topp_map.xrpt"/>
      <outfile xil_pn:name="alu_topp_summary.xml"/>
      <outfile xil_pn:name="alu_topp_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1705600847" xil_pn:in_ck="6351239885163960918" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1705600837">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="alu_topp.ncd"/>
      <outfile xil_pn:name="alu_topp.pad"/>
      <outfile xil_pn:name="alu_topp.par"/>
      <outfile xil_pn:name="alu_topp.ptwx"/>
      <outfile xil_pn:name="alu_topp.unroutes"/>
      <outfile xil_pn:name="alu_topp.xpi"/>
      <outfile xil_pn:name="alu_topp_pad.csv"/>
      <outfile xil_pn:name="alu_topp_pad.txt"/>
      <outfile xil_pn:name="alu_topp_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1705600847" xil_pn:in_ck="-4504966199541438820" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1705600844">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="alu_topp.twr"/>
      <outfile xil_pn:name="alu_topp.twx"/>
    </transform>
  </transforms>

</generated_project>
