{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 03 17:03:16 2021 " "Info: Processing started: Sun Jan 03 17:03:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_vhd/Cf_dff.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file block_vhd/Cf_dff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cf_dff-bhv " "Info: Found design unit 1: Cf_dff-bhv" {  } { { "block_vhd/Cf_dff.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU1.0_functional/block_vhd/Cf_dff.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Cf_dff " "Info: Found entity 1: Cf_dff" {  } { { "block_vhd/Cf_dff.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU1.0_functional/block_vhd/Cf_dff.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_vhd/Zf_dff.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file block_vhd/Zf_dff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Zf_dff-bhv " "Info: Found design unit 1: Zf_dff-bhv" {  } { { "block_vhd/Zf_dff.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU1.0_functional/block_vhd/Zf_dff.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Zf_dff " "Info: Found entity 1: Zf_dff" {  } { { "block_vhd/Zf_dff.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU1.0_functional/block_vhd/Zf_dff.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file CPU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Info: Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU1.0_functional/CPU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_vhd/aca_4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file block_vhd/aca_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aca_4-aca_4 " "Info: Found design unit 1: aca_4-aca_4" {  } { { "block_vhd/aca_4.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU1.0_functional/block_vhd/aca_4.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 aca_4 " "Info: Found entity 1: aca_4" {  } { { "block_vhd/aca_4.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU1.0_functional/block_vhd/aca_4.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_vhd/alu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file block_vhd/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-alu " "Info: Found design unit 1: alu-alu" {  } { { "block_vhd/alu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU1.0_functional/block_vhd/alu.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "block_vhd/alu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU1.0_functional/block_vhd/alu.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_vhd/cmddecoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file block_vhd/cmddecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cmddecoder-cmddecoder " "Info: Found design unit 1: cmddecoder-cmddecoder" {  } { { "block_vhd/cmddecoder.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU1.0_functional/block_vhd/cmddecoder.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cmddecoder " "Info: Found entity 1: cmddecoder" {  } { { "block_vhd/cmddecoder.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU1.0_functional/block_vhd/cmddecoder.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_vhd/general_registers.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file block_vhd/general_registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 general_registers-general_registers " "Info: Found design unit 1: general_registers-general_registers" {  } { { "block_vhd/general_registers.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU1.0_functional/block_vhd/general_registers.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 general_registers " "Info: Found entity 1: general_registers" {  } { { "block_vhd/general_registers.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU1.0_functional/block_vhd/general_registers.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_vhd/generic_mux_8_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file block_vhd/generic_mux_8_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generic_mux_8_1-generic_mux_8_1 " "Info: Found design unit 1: generic_mux_8_1-generic_mux_8_1" {  } { { "block_vhd/generic_mux_8_1.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU1.0_functional/block_vhd/generic_mux_8_1.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 generic_mux_8_1 " "Info: Found entity 1: generic_mux_8_1" {  } { { "block_vhd/generic_mux_8_1.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU1.0_functional/block_vhd/generic_mux_8_1.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_vhd/instruction_register.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file block_vhd/instruction_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_register-instruction_register " "Info: Found design unit 1: instruction_register-instruction_register" {  } { { "block_vhd/instruction_register.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU1.0_functional/block_vhd/instruction_register.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 instruction_register " "Info: Found entity 1: instruction_register" {  } { { "block_vhd/instruction_register.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU1.0_functional/block_vhd/instruction_register.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_vhd/mux_8_3_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file block_vhd/mux_8_3_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_8_3_1-mux_8_3_1 " "Info: Found design unit 1: mux_8_3_1-mux_8_3_1" {  } { { "block_vhd/mux_8_3_1.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU1.0_functional/block_vhd/mux_8_3_1.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux_8_3_1 " "Info: Found entity 1: mux_8_3_1" {  } { { "block_vhd/mux_8_3_1.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU1.0_functional/block_vhd/mux_8_3_1.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_vhd/program_counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file block_vhd/program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-program_counter " "Info: Found design unit 1: program_counter-program_counter" {  } { { "block_vhd/program_counter.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU1.0_functional/block_vhd/program_counter.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Info: Found entity 1: program_counter" {  } { { "block_vhd/program_counter.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU1.0_functional/block_vhd/program_counter.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_vhd/ram.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block_vhd/ram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Info: Found entity 1: ram" {  } { { "block_vhd/ram.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU1.0_functional/block_vhd/ram.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_vhd/rca_4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file block_vhd/rca_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rca_4-rca_4 " "Info: Found design unit 1: rca_4-rca_4" {  } { { "block_vhd/rca_4.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU1.0_functional/block_vhd/rca_4.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rca_4 " "Info: Found entity 1: rca_4" {  } { { "block_vhd/rca_4.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU1.0_functional/block_vhd/rca_4.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_vhd/rslogic.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file block_vhd/rslogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rslogic-rslogic " "Info: Found design unit 1: rslogic-rslogic" {  } { { "block_vhd/rslogic.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU1.0_functional/block_vhd/rslogic.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rslogic " "Info: Found entity 1: rslogic" {  } { { "block_vhd/rslogic.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU1.0_functional/block_vhd/rslogic.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_vhd/signal_generate.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file block_vhd/signal_generate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signal_generate-signal_generate " "Info: Found design unit 1: signal_generate-signal_generate" {  } { { "block_vhd/signal_generate.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU1.0_functional/block_vhd/signal_generate.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 signal_generate " "Info: Found entity 1: signal_generate" {  } { { "block_vhd/signal_generate.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU1.0_functional/block_vhd/signal_generate.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_vhd/sm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file block_vhd/sm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sm-sm " "Info: Found design unit 1: sm-sm" {  } { { "block_vhd/sm.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU1.0_functional/block_vhd/sm.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sm " "Info: Found entity 1: sm" {  } { { "block_vhd/sm.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU1.0_functional/block_vhd/sm.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_vhd/three_eightdecoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file block_vhd/three_eightdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 three_eightdecoder-three_eightdecoder " "Info: Found design unit 1: three_eightdecoder-three_eightdecoder" {  } { { "block_vhd/three_eightdecoder.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU1.0_functional/block_vhd/three_eightdecoder.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 three_eightdecoder " "Info: Found entity 1: three_eightdecoder" {  } { { "block_vhd/three_eightdecoder.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU1.0_functional/block_vhd/three_eightdecoder.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_vhd/twoin_xor.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file block_vhd/twoin_xor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 twoin_xor-twoin_xor " "Info: Found design unit 1: twoin_xor-twoin_xor" {  } { { "block_vhd/twoin_xor.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU1.0_functional/block_vhd/twoin_xor.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 twoin_xor " "Info: Found entity 1: twoin_xor" {  } { { "block_vhd/twoin_xor.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU1.0_functional/block_vhd/twoin_xor.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Info: Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoin_xor twoin_xor:inst14 " "Info: Elaborating entity \"twoin_xor\" for hierarchy \"twoin_xor:inst14\"" {  } { { "CPU.bdf" "inst14" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU1.0_functional/CPU.bdf" { { -160 1368 1464 -64 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rslogic rslogic:inst10 " "Info: Elaborating entity \"rslogic\" for hierarchy \"rslogic:inst10\"" {  } { { "CPU.bdf" "inst10" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU1.0_functional/CPU.bdf" { { -456 544 712 -328 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal_generate signal_generate:inst11 " "Info: Elaborating entity \"signal_generate\" for hierarchy \"signal_generate:inst11\"" {  } { { "CPU.bdf" "inst11" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU1.0_functional/CPU.bdf" { { -56 1352 1488 328 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm sm:inst12 " "Info: Elaborating entity \"sm\" for hierarchy \"sm:inst12\"" {  } { { "CPU.bdf" "inst12" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU1.0_functional/CPU.bdf" { { 104 432 528 200 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmddecoder cmddecoder:inst2 " "Info: Elaborating entity \"cmddecoder\" for hierarchy \"cmddecoder:inst2\"" {  } { { "CPU.bdf" "inst2" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU1.0_functional/CPU.bdf" { { -40 976 1144 280 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_register instruction_register:inst " "Info: Elaborating entity \"instruction_register\" for hierarchy \"instruction_register:inst\"" {  } { { "CPU.bdf" "inst" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU1.0_functional/CPU.bdf" { { -296 976 1144 -200 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO LPM_RAM_IO:inst4 " "Info: Elaborating entity \"LPM_RAM_IO\" for hierarchy \"LPM_RAM_IO:inst4\"" {  } { { "CPU.bdf" "inst4" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU1.0_functional/CPU.bdf" { { -320 592 720 -192 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_RAM_IO:inst4 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst4\"" {  } { { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU1.0_functional/CPU.bdf" { { -320 592 720 -192 "inst4" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_RAM_IO:inst4 " "Info: Instantiated megafunction \"LPM_RAM_IO:inst4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE ram.mif " "Info: Parameter \"LPM_FILE\" = \"ram.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Info: Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU1.0_functional/CPU.bdf" { { -320 592 720 -192 "inst4" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram LPM_RAM_IO:inst4\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"LPM_RAM_IO:inst4\|altram:sram\"" {  } { { "LPM_RAM_IO.tdf" "sram" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone devices " "Warning: Assertion warning: altram does not support Cyclone device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone devices" {  } { { "altram.tdf" "" { Text "d:/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU1.0_functional/CPU.bdf" { { -320 592 720 -192 "inst4" "" } } } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst4\|altram:sram LPM_RAM_IO:inst4 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst4\|altram:sram\", which is child of megafunction instantiation \"LPM_RAM_IO:inst4\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU1.0_functional/CPU.bdf" { { -320 592 720 -192 "inst4" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_RAM_IO:inst4\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"LPM_RAM_IO:inst4\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "d:/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst4\|altram:sram\|altsyncram:ram_block LPM_RAM_IO:inst4 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst4\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"LPM_RAM_IO:inst4\"" {  } { { "altram.tdf" "" { Text "d:/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU1.0_functional/CPU.bdf" { { -320 592 720 -192 "inst4" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4591.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_4591.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4591 " "Info: Found entity 1: altsyncram_4591" {  } { { "db/altsyncram_4591.tdf" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU1.0_functional/db/altsyncram_4591.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4591 LPM_RAM_IO:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated " "Info: Elaborating entity \"altsyncram_4591\" for hierarchy \"LPM_RAM_IO:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8_3_1 mux_8_3_1:inst6 " "Info: Elaborating entity \"mux_8_3_1\" for hierarchy \"mux_8_3_1:inst6\"" {  } { { "CPU.bdf" "inst6" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU1.0_functional/CPU.bdf" { { -144 120 304 -16 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:inst7 " "Info: Elaborating entity \"program_counter\" for hierarchy \"program_counter:inst7\"" {  } { { "CPU.bdf" "inst7" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU1.0_functional/CPU.bdf" { { -80 664 784 48 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "general_registers general_registers:inst3 " "Info: Elaborating entity \"general_registers\" for hierarchy \"general_registers:inst3\"" {  } { { "CPU.bdf" "inst3" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU1.0_functional/CPU.bdf" { { 56 128 264 184 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Zf_dff Zf_dff:inst17 " "Info: Elaborating entity \"Zf_dff\" for hierarchy \"Zf_dff:inst17\"" {  } { { "CPU.bdf" "inst17" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU1.0_functional/CPU.bdf" { { -160 952 1048 -64 "inst17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst1 " "Info: Elaborating entity \"alu\" for hierarchy \"alu:inst1\"" {  } { { "CPU.bdf" "inst1" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU1.0_functional/CPU.bdf" { { 216 440 592 344 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cf_dff Cf_dff:inst16 " "Info: Elaborating entity \"Cf_dff\" for hierarchy \"Cf_dff:inst16\"" {  } { { "CPU.bdf" "inst16" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU1.0_functional/CPU.bdf" { { -160 1144 1240 -64 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst15\[4\] lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|q_a\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"inst15\[4\]\" to the node \"lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|q_a\[4\]\" into an OR gate" {  } { { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU1.0_functional/CPU.bdf" { { 176 712 760 208 "inst15" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst15\[2\] lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|q_a\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"inst15\[2\]\" to the node \"lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|q_a\[2\]\" into an OR gate" {  } { { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU1.0_functional/CPU.bdf" { { 176 712 760 208 "inst15" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst15\[3\] lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|q_a\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"inst15\[3\]\" to the node \"lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|q_a\[3\]\" into an OR gate" {  } { { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU1.0_functional/CPU.bdf" { { 176 712 760 208 "inst15" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst15\[5\] lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|q_a\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"inst15\[5\]\" to the node \"lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|q_a\[5\]\" into an OR gate" {  } { { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU1.0_functional/CPU.bdf" { { 176 712 760 208 "inst15" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst15\[6\] lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|q_a\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"inst15\[6\]\" to the node \"lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|q_a\[6\]\" into an OR gate" {  } { { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU1.0_functional/CPU.bdf" { { 176 712 760 208 "inst15" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst15\[7\] lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|q_a\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"inst15\[7\]\" to the node \"lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|q_a\[7\]\" into an OR gate" {  } { { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU1.0_functional/CPU.bdf" { { 176 712 760 208 "inst15" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst15\[0\] lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|q_a\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"inst15\[0\]\" to the node \"lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU1.0_functional/CPU.bdf" { { 176 712 760 208 "inst15" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst15\[1\] lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|q_a\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"inst15\[1\]\" to the node \"lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|q_a\[1\]\" into an OR gate" {  } { { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU1.0_functional/CPU.bdf" { { 176 712 760 208 "inst15" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "310 " "Info: Implemented 310 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Info: Implemented 38 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "255 " "Info: Implemented 255 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "261 " "Info: Peak virtual memory: 261 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 03 17:03:21 2021 " "Info: Processing ended: Sun Jan 03 17:03:21 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
