Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot conv_kern_array_tb_behav xil_defaultlib.conv_kern_array_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv_comp
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=18...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=48...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_5.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(1,1)(1,1)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_synth [\dsp_macro_synth(c_xdevicefamily...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv [\dsp_macro_v1_0_4_viv(c_xdevicef...]
Compiling architecture xilinx of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4 [\dsp_macro_v1_0_4(c_xdevicefamil...]
Compiling architecture dsp_macro_0_arch of entity xil_defaultlib.dsp_macro_0 [dsp_macro_0_default]
Compiling module xil_defaultlib.mul_default
Compiling module xil_defaultlib.adder_tree
Compiling module xil_defaultlib.mac
Compiling module xil_defaultlib.mac_array
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.conv_kern_array_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot conv_kern_array_tb_behav
