Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2.2 (lin64) Build 2348494 Mon Oct  1 18:25:39 MDT 2018
| Date              : Wed Jan  9 14:20:10 2019
| Host              : co3050-casper running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design            : top
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.22 09-14-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.258        0.000                      0                   52        0.055        0.000                      0                   52        3.725        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
clk125_p  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk125_p            7.258        0.000                      0                   52        0.055        0.000                      0                   52        3.725        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk125_p
  To Clock:  clk125_p

Setup :            0  Failing Endpoints,  Worst Slack        7.258ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.258ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk125_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk125_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_p rise@8.000ns - clk125_p rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.300ns (43.290%)  route 0.393ns (56.710%))
  Logic Levels:           4  (CARRY8=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.432ns = ( 10.432 - 8.000 ) 
    Source Clock Delay      (SCD):    2.802ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.732ns (routing 0.909ns, distribution 0.823ns)
  Clock Net Delay (Destination): 1.523ns (routing 0.825ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_p rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    IBUFDS/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  IBUFDS/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.042    sys_clk
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  sys_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=27, routed)          1.732     2.802    sys_clk_BUFG
    SLICE_X66Y195        FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y195        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.881 r  counter_reg[6]/Q
                         net (fo=1, routed)           0.290     3.171    counter_reg_n_0_[6]
    SLICE_X66Y195        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     3.286 r  counter_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.312    counter_reg[0]_i_1_n_0
    SLICE_X66Y196        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.327 r  counter_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.353    counter_reg[8]_i_1_n_0
    SLICE_X66Y197        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.368 r  counter_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.394    counter_reg[16]_i_1_n_0
    SLICE_X66Y198        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     3.470 r  counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.025     3.495    counter_reg[24]_i_1_n_14
    SLICE_X66Y198        FDRE                                         r  counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_p rise edge)
                                                      8.000     8.000 r  
    H9                                                0.000     8.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     8.000    IBUFDS/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     8.558 r  IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.598    IBUFDS/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.598 r  IBUFDS/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     8.885    sys_clk
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.909 r  sys_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=27, routed)          1.523    10.432    sys_clk_BUFG
    SLICE_X66Y198        FDRE                                         r  counter_reg[25]/C
                         clock pessimism              0.331    10.763    
                         clock uncertainty           -0.035    10.728    
    SLICE_X66Y198        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    10.753    counter_reg[25]
  -------------------------------------------------------------------
                         required time                         10.753    
                         arrival time                          -3.495    
  -------------------------------------------------------------------
                         slack                                  7.258    

Slack (MET) :             7.261ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk125_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk125_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_p rise@8.000ns - clk125_p rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.325ns (46.898%)  route 0.368ns (53.102%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.435ns = ( 10.435 - 8.000 ) 
    Source Clock Delay      (SCD):    2.802ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.732ns (routing 0.909ns, distribution 0.823ns)
  Clock Net Delay (Destination): 1.526ns (routing 0.825ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_p rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    IBUFDS/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  IBUFDS/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.042    sys_clk
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  sys_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=27, routed)          1.732     2.802    sys_clk_BUFG
    SLICE_X66Y195        FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y195        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.881 r  counter_reg[6]/Q
                         net (fo=1, routed)           0.290     3.171    counter_reg_n_0_[6]
    SLICE_X66Y195        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     3.286 r  counter_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.312    counter_reg[0]_i_1_n_0
    SLICE_X66Y196        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.327 r  counter_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.353    counter_reg[8]_i_1_n_0
    SLICE_X66Y197        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     3.469 r  counter_reg[16]_i_1/O[7]
                         net (fo=1, routed)           0.026     3.495    counter_reg[16]_i_1_n_8
    SLICE_X66Y197        FDRE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_p rise edge)
                                                      8.000     8.000 r  
    H9                                                0.000     8.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     8.000    IBUFDS/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     8.558 r  IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.598    IBUFDS/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.598 r  IBUFDS/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     8.885    sys_clk
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.909 r  sys_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=27, routed)          1.526    10.435    sys_clk_BUFG
    SLICE_X66Y197        FDRE                                         r  counter_reg[23]/C
                         clock pessimism              0.331    10.766    
                         clock uncertainty           -0.035    10.731    
    SLICE_X66Y197        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    10.756    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         10.756    
                         arrival time                          -3.495    
  -------------------------------------------------------------------
                         slack                                  7.261    

Slack (MET) :             7.262ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk125_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk125_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_p rise@8.000ns - clk125_p rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.325ns (46.965%)  route 0.367ns (53.035%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.435ns = ( 10.435 - 8.000 ) 
    Source Clock Delay      (SCD):    2.802ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.732ns (routing 0.909ns, distribution 0.823ns)
  Clock Net Delay (Destination): 1.526ns (routing 0.825ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_p rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    IBUFDS/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  IBUFDS/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.042    sys_clk
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  sys_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=27, routed)          1.732     2.802    sys_clk_BUFG
    SLICE_X66Y195        FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y195        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.881 r  counter_reg[6]/Q
                         net (fo=1, routed)           0.290     3.171    counter_reg_n_0_[6]
    SLICE_X66Y195        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     3.286 r  counter_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.312    counter_reg[0]_i_1_n_0
    SLICE_X66Y196        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.327 r  counter_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.353    counter_reg[8]_i_1_n_0
    SLICE_X66Y197        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     3.469 r  counter_reg[16]_i_1/O[5]
                         net (fo=1, routed)           0.025     3.494    counter_reg[16]_i_1_n_10
    SLICE_X66Y197        FDRE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_p rise edge)
                                                      8.000     8.000 r  
    H9                                                0.000     8.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     8.000    IBUFDS/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     8.558 r  IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.598    IBUFDS/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.598 r  IBUFDS/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     8.885    sys_clk
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.909 r  sys_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=27, routed)          1.526    10.435    sys_clk_BUFG
    SLICE_X66Y197        FDRE                                         r  counter_reg[21]/C
                         clock pessimism              0.331    10.766    
                         clock uncertainty           -0.035    10.731    
    SLICE_X66Y197        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025    10.756    counter_reg[21]
  -------------------------------------------------------------------
                         required time                         10.756    
                         arrival time                          -3.494    
  -------------------------------------------------------------------
                         slack                                  7.262    

Slack (MET) :             7.274ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk125_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk125_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_p rise@8.000ns - clk125_p rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.312ns (45.882%)  route 0.368ns (54.118%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.435ns = ( 10.435 - 8.000 ) 
    Source Clock Delay      (SCD):    2.802ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.732ns (routing 0.909ns, distribution 0.823ns)
  Clock Net Delay (Destination): 1.526ns (routing 0.825ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_p rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    IBUFDS/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  IBUFDS/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.042    sys_clk
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  sys_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=27, routed)          1.732     2.802    sys_clk_BUFG
    SLICE_X66Y195        FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y195        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.881 r  counter_reg[6]/Q
                         net (fo=1, routed)           0.290     3.171    counter_reg_n_0_[6]
    SLICE_X66Y195        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     3.286 r  counter_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.312    counter_reg[0]_i_1_n_0
    SLICE_X66Y196        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.327 r  counter_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.353    counter_reg[8]_i_1_n_0
    SLICE_X66Y197        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     3.456 r  counter_reg[16]_i_1/O[6]
                         net (fo=1, routed)           0.026     3.482    counter_reg[16]_i_1_n_9
    SLICE_X66Y197        FDRE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_p rise edge)
                                                      8.000     8.000 r  
    H9                                                0.000     8.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     8.000    IBUFDS/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     8.558 r  IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.598    IBUFDS/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.598 r  IBUFDS/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     8.885    sys_clk
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.909 r  sys_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=27, routed)          1.526    10.435    sys_clk_BUFG
    SLICE_X66Y197        FDRE                                         r  counter_reg[22]/C
                         clock pessimism              0.331    10.766    
                         clock uncertainty           -0.035    10.731    
    SLICE_X66Y197        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025    10.756    counter_reg[22]
  -------------------------------------------------------------------
                         required time                         10.756    
                         arrival time                          -3.482    
  -------------------------------------------------------------------
                         slack                                  7.274    

Slack (MET) :             7.278ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk125_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk125_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_p rise@8.000ns - clk125_p rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.280ns (41.605%)  route 0.393ns (58.395%))
  Logic Levels:           4  (CARRY8=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.432ns = ( 10.432 - 8.000 ) 
    Source Clock Delay      (SCD):    2.802ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.732ns (routing 0.909ns, distribution 0.823ns)
  Clock Net Delay (Destination): 1.523ns (routing 0.825ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_p rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    IBUFDS/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  IBUFDS/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.042    sys_clk
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  sys_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=27, routed)          1.732     2.802    sys_clk_BUFG
    SLICE_X66Y195        FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y195        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.881 r  counter_reg[6]/Q
                         net (fo=1, routed)           0.290     3.171    counter_reg_n_0_[6]
    SLICE_X66Y195        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     3.286 r  counter_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.312    counter_reg[0]_i_1_n_0
    SLICE_X66Y196        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.327 r  counter_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.353    counter_reg[8]_i_1_n_0
    SLICE_X66Y197        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.368 r  counter_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.394    counter_reg[16]_i_1_n_0
    SLICE_X66Y198        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     3.450 r  counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.025     3.475    counter_reg[24]_i_1_n_15
    SLICE_X66Y198        FDRE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_p rise edge)
                                                      8.000     8.000 r  
    H9                                                0.000     8.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     8.000    IBUFDS/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     8.558 r  IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.598    IBUFDS/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.598 r  IBUFDS/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     8.885    sys_clk
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.909 r  sys_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=27, routed)          1.523    10.432    sys_clk_BUFG
    SLICE_X66Y198        FDRE                                         r  counter_reg[24]/C
                         clock pessimism              0.331    10.763    
                         clock uncertainty           -0.035    10.728    
    SLICE_X66Y198        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025    10.753    counter_reg[24]
  -------------------------------------------------------------------
                         required time                         10.753    
                         arrival time                          -3.475    
  -------------------------------------------------------------------
                         slack                                  7.278    

Slack (MET) :             7.292ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk125_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk125_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_p rise@8.000ns - clk125_p rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.295ns (44.562%)  route 0.367ns (55.438%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.435ns = ( 10.435 - 8.000 ) 
    Source Clock Delay      (SCD):    2.802ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.732ns (routing 0.909ns, distribution 0.823ns)
  Clock Net Delay (Destination): 1.526ns (routing 0.825ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_p rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    IBUFDS/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  IBUFDS/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.042    sys_clk
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  sys_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=27, routed)          1.732     2.802    sys_clk_BUFG
    SLICE_X66Y195        FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y195        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.881 r  counter_reg[6]/Q
                         net (fo=1, routed)           0.290     3.171    counter_reg_n_0_[6]
    SLICE_X66Y195        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     3.286 r  counter_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.312    counter_reg[0]_i_1_n_0
    SLICE_X66Y196        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.327 r  counter_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.353    counter_reg[8]_i_1_n_0
    SLICE_X66Y197        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     3.439 r  counter_reg[16]_i_1/O[4]
                         net (fo=1, routed)           0.025     3.464    counter_reg[16]_i_1_n_11
    SLICE_X66Y197        FDRE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_p rise edge)
                                                      8.000     8.000 r  
    H9                                                0.000     8.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     8.000    IBUFDS/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     8.558 r  IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.598    IBUFDS/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.598 r  IBUFDS/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     8.885    sys_clk
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.909 r  sys_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=27, routed)          1.526    10.435    sys_clk_BUFG
    SLICE_X66Y197        FDRE                                         r  counter_reg[20]/C
                         clock pessimism              0.331    10.766    
                         clock uncertainty           -0.035    10.731    
    SLICE_X66Y197        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    10.756    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         10.756    
                         arrival time                          -3.464    
  -------------------------------------------------------------------
                         slack                                  7.292    

Slack (MET) :             7.293ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk125_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk125_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_p rise@8.000ns - clk125_p rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.291ns (44.158%)  route 0.368ns (55.842%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.433ns = ( 10.433 - 8.000 ) 
    Source Clock Delay      (SCD):    2.802ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.732ns (routing 0.909ns, distribution 0.823ns)
  Clock Net Delay (Destination): 1.524ns (routing 0.825ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_p rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    IBUFDS/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  IBUFDS/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.042    sys_clk
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  sys_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=27, routed)          1.732     2.802    sys_clk_BUFG
    SLICE_X66Y195        FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y195        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.881 r  counter_reg[6]/Q
                         net (fo=1, routed)           0.290     3.171    counter_reg_n_0_[6]
    SLICE_X66Y195        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     3.286 r  counter_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.312    counter_reg[0]_i_1_n_0
    SLICE_X66Y196        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.327 r  counter_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.353    counter_reg[8]_i_1_n_0
    SLICE_X66Y197        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     3.435 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.026     3.461    counter_reg[16]_i_1_n_12
    SLICE_X66Y197        FDRE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_p rise edge)
                                                      8.000     8.000 r  
    H9                                                0.000     8.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     8.000    IBUFDS/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     8.558 r  IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.598    IBUFDS/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.598 r  IBUFDS/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     8.885    sys_clk
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.909 r  sys_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=27, routed)          1.524    10.433    sys_clk_BUFG
    SLICE_X66Y197        FDRE                                         r  counter_reg[19]/C
                         clock pessimism              0.331    10.764    
                         clock uncertainty           -0.035    10.729    
    SLICE_X66Y197        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    10.754    counter_reg[19]
  -------------------------------------------------------------------
                         required time                         10.754    
                         arrival time                          -3.461    
  -------------------------------------------------------------------
                         slack                                  7.293    

Slack (MET) :             7.300ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk125_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk125_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_p rise@8.000ns - clk125_p rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.285ns (43.712%)  route 0.367ns (56.288%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.433ns = ( 10.433 - 8.000 ) 
    Source Clock Delay      (SCD):    2.802ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.732ns (routing 0.909ns, distribution 0.823ns)
  Clock Net Delay (Destination): 1.524ns (routing 0.825ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_p rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    IBUFDS/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  IBUFDS/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.042    sys_clk
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  sys_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=27, routed)          1.732     2.802    sys_clk_BUFG
    SLICE_X66Y195        FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y195        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.881 r  counter_reg[6]/Q
                         net (fo=1, routed)           0.290     3.171    counter_reg_n_0_[6]
    SLICE_X66Y195        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     3.286 r  counter_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.312    counter_reg[0]_i_1_n_0
    SLICE_X66Y196        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.327 r  counter_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.353    counter_reg[8]_i_1_n_0
    SLICE_X66Y197        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     3.429 r  counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.025     3.454    counter_reg[16]_i_1_n_14
    SLICE_X66Y197        FDRE                                         r  counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_p rise edge)
                                                      8.000     8.000 r  
    H9                                                0.000     8.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     8.000    IBUFDS/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     8.558 r  IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.598    IBUFDS/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.598 r  IBUFDS/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     8.885    sys_clk
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.909 r  sys_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=27, routed)          1.524    10.433    sys_clk_BUFG
    SLICE_X66Y197        FDRE                                         r  counter_reg[17]/C
                         clock pessimism              0.331    10.764    
                         clock uncertainty           -0.035    10.729    
    SLICE_X66Y197        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    10.754    counter_reg[17]
  -------------------------------------------------------------------
                         required time                         10.754    
                         arrival time                          -3.454    
  -------------------------------------------------------------------
                         slack                                  7.300    

Slack (MET) :             7.303ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk125_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk125_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_p rise@8.000ns - clk125_p rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.310ns (47.546%)  route 0.342ns (52.454%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.436ns = ( 10.436 - 8.000 ) 
    Source Clock Delay      (SCD):    2.802ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.732ns (routing 0.909ns, distribution 0.823ns)
  Clock Net Delay (Destination): 1.527ns (routing 0.825ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_p rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    IBUFDS/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  IBUFDS/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.042    sys_clk
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  sys_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=27, routed)          1.732     2.802    sys_clk_BUFG
    SLICE_X66Y195        FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y195        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.881 r  counter_reg[6]/Q
                         net (fo=1, routed)           0.290     3.171    counter_reg_n_0_[6]
    SLICE_X66Y195        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     3.286 r  counter_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.312    counter_reg[0]_i_1_n_0
    SLICE_X66Y196        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     3.428 r  counter_reg[8]_i_1/O[7]
                         net (fo=1, routed)           0.026     3.454    counter_reg[8]_i_1_n_8
    SLICE_X66Y196        FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_p rise edge)
                                                      8.000     8.000 r  
    H9                                                0.000     8.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     8.000    IBUFDS/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     8.558 r  IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.598    IBUFDS/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.598 r  IBUFDS/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     8.885    sys_clk
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.909 r  sys_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=27, routed)          1.527    10.436    sys_clk_BUFG
    SLICE_X66Y196        FDRE                                         r  counter_reg[15]/C
                         clock pessimism              0.331    10.767    
                         clock uncertainty           -0.035    10.732    
    SLICE_X66Y196        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    10.757    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         10.757    
                         arrival time                          -3.454    
  -------------------------------------------------------------------
                         slack                                  7.303    

Slack (MET) :             7.304ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk125_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk125_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_p rise@8.000ns - clk125_p rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.310ns (47.619%)  route 0.341ns (52.381%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.436ns = ( 10.436 - 8.000 ) 
    Source Clock Delay      (SCD):    2.802ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.732ns (routing 0.909ns, distribution 0.823ns)
  Clock Net Delay (Destination): 1.527ns (routing 0.825ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_p rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.669     0.669 r  IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.719    IBUFDS/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.719 r  IBUFDS/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.042    sys_clk
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  sys_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=27, routed)          1.732     2.802    sys_clk_BUFG
    SLICE_X66Y195        FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y195        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.881 r  counter_reg[6]/Q
                         net (fo=1, routed)           0.290     3.171    counter_reg_n_0_[6]
    SLICE_X66Y195        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     3.286 r  counter_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.312    counter_reg[0]_i_1_n_0
    SLICE_X66Y196        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     3.428 r  counter_reg[8]_i_1/O[5]
                         net (fo=1, routed)           0.025     3.453    counter_reg[8]_i_1_n_10
    SLICE_X66Y196        FDRE                                         r  counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_p rise edge)
                                                      8.000     8.000 r  
    H9                                                0.000     8.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     8.000    IBUFDS/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.558     8.558 r  IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.598    IBUFDS/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.598 r  IBUFDS/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     8.885    sys_clk
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.909 r  sys_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=27, routed)          1.527    10.436    sys_clk_BUFG
    SLICE_X66Y196        FDRE                                         r  counter_reg[13]/C
                         clock pessimism              0.331    10.767    
                         clock uncertainty           -0.035    10.732    
    SLICE_X66Y196        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025    10.757    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         10.757    
                         arrival time                          -3.453    
  -------------------------------------------------------------------
                         slack                                  7.304    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk125_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk125_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_p rise@0.000ns - clk125_p rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.056ns (52.336%)  route 0.051ns (47.664%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Net Delay (Source):      0.955ns (routing 0.502ns, distribution 0.453ns)
  Clock Net Delay (Destination): 1.084ns (routing 0.562ns, distribution 0.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_p rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     0.334 r  IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.374    IBUFDS/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  IBUFDS/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.518    sys_clk
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.535 r  sys_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=27, routed)          0.955     1.490    sys_clk_BUFG
    SLICE_X66Y196        FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y196        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.529 r  counter_reg[11]/Q
                         net (fo=1, routed)           0.044     1.573    counter_reg_n_0_[11]
    SLICE_X66Y196        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     1.590 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.007     1.597    counter_reg[8]_i_1_n_12
    SLICE_X66Y196        FDRE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_p rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.440 r  IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.490    IBUFDS/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.490 r  IBUFDS/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.671    sys_clk
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.690 r  sys_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=27, routed)          1.084     1.774    sys_clk_BUFG
    SLICE_X66Y196        FDRE                                         r  counter_reg[11]/C
                         clock pessimism             -0.277     1.496    
    SLICE_X66Y196        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.542    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.597    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk125_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk125_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_p rise@0.000ns - clk125_p rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.056ns (52.336%)  route 0.051ns (47.664%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Net Delay (Source):      0.954ns (routing 0.502ns, distribution 0.452ns)
  Clock Net Delay (Destination): 1.084ns (routing 0.562ns, distribution 0.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_p rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     0.334 r  IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.374    IBUFDS/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  IBUFDS/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.518    sys_clk
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.535 r  sys_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=27, routed)          0.954     1.489    sys_clk_BUFG
    SLICE_X66Y197        FDRE                                         r  counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y197        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.528 r  counter_reg[19]/Q
                         net (fo=1, routed)           0.044     1.572    counter_reg_n_0_[19]
    SLICE_X66Y197        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     1.589 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.007     1.596    counter_reg[16]_i_1_n_12
    SLICE_X66Y197        FDRE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_p rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.440 r  IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.490    IBUFDS/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.490 r  IBUFDS/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.671    sys_clk
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.690 r  sys_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=27, routed)          1.084     1.774    sys_clk_BUFG
    SLICE_X66Y197        FDRE                                         r  counter_reg[19]/C
                         clock pessimism             -0.278     1.495    
    SLICE_X66Y197        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.541    counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk125_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk125_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_p rise@0.000ns - clk125_p rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.056ns (52.336%)  route 0.051ns (47.664%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.775ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Net Delay (Source):      0.955ns (routing 0.502ns, distribution 0.453ns)
  Clock Net Delay (Destination): 1.085ns (routing 0.562ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_p rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     0.334 r  IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.374    IBUFDS/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  IBUFDS/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.518    sys_clk
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.535 r  sys_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=27, routed)          0.955     1.490    sys_clk_BUFG
    SLICE_X66Y195        FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y195        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.529 r  counter_reg[3]/Q
                         net (fo=1, routed)           0.044     1.573    counter_reg_n_0_[3]
    SLICE_X66Y195        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     1.590 r  counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.007     1.597    counter_reg[0]_i_1_n_12
    SLICE_X66Y195        FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_p rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.440 r  IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.490    IBUFDS/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.490 r  IBUFDS/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.671    sys_clk
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.690 r  sys_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=27, routed)          1.085     1.775    sys_clk_BUFG
    SLICE_X66Y195        FDRE                                         r  counter_reg[3]/C
                         clock pessimism             -0.278     1.496    
    SLICE_X66Y195        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.542    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.597    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk125_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk125_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_p rise@0.000ns - clk125_p rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.056ns (51.852%)  route 0.052ns (48.148%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Net Delay (Source):      0.954ns (routing 0.502ns, distribution 0.452ns)
  Clock Net Delay (Destination): 1.084ns (routing 0.562ns, distribution 0.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_p rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     0.334 r  IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.374    IBUFDS/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  IBUFDS/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.518    sys_clk
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.535 r  sys_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=27, routed)          0.954     1.489    sys_clk_BUFG
    SLICE_X66Y197        FDRE                                         r  counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y197        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.528 r  counter_reg[17]/Q
                         net (fo=1, routed)           0.045     1.573    counter_reg_n_0_[17]
    SLICE_X66Y197        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     1.590 r  counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.597    counter_reg[16]_i_1_n_14
    SLICE_X66Y197        FDRE                                         r  counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_p rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.440 r  IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.490    IBUFDS/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.490 r  IBUFDS/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.671    sys_clk
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.690 r  sys_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=27, routed)          1.084     1.774    sys_clk_BUFG
    SLICE_X66Y197        FDRE                                         r  counter_reg[17]/C
                         clock pessimism             -0.278     1.495    
    SLICE_X66Y197        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.541    counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.597    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk125_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk125_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_p rise@0.000ns - clk125_p rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.056ns (51.852%)  route 0.052ns (48.148%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.775ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Net Delay (Source):      0.955ns (routing 0.502ns, distribution 0.453ns)
  Clock Net Delay (Destination): 1.085ns (routing 0.562ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_p rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     0.334 r  IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.374    IBUFDS/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  IBUFDS/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.518    sys_clk
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.535 r  sys_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=27, routed)          0.955     1.490    sys_clk_BUFG
    SLICE_X66Y195        FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y195        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.529 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.045     1.574    counter_reg_n_0_[1]
    SLICE_X66Y195        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     1.591 r  counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.598    counter_reg[0]_i_1_n_14
    SLICE_X66Y195        FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_p rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.440 r  IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.490    IBUFDS/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.490 r  IBUFDS/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.671    sys_clk
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.690 r  sys_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=27, routed)          1.085     1.775    sys_clk_BUFG
    SLICE_X66Y195        FDRE                                         r  counter_reg[1]/C
                         clock pessimism             -0.278     1.496    
    SLICE_X66Y195        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.542    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk125_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk125_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_p rise@0.000ns - clk125_p rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.056ns (51.852%)  route 0.052ns (48.148%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Net Delay (Source):      0.955ns (routing 0.502ns, distribution 0.453ns)
  Clock Net Delay (Destination): 1.084ns (routing 0.562ns, distribution 0.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_p rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     0.334 r  IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.374    IBUFDS/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  IBUFDS/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.518    sys_clk
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.535 r  sys_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=27, routed)          0.955     1.490    sys_clk_BUFG
    SLICE_X66Y196        FDRE                                         r  counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y196        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.529 r  counter_reg[9]/Q
                         net (fo=1, routed)           0.045     1.574    counter_reg_n_0_[9]
    SLICE_X66Y196        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     1.591 r  counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.598    counter_reg[8]_i_1_n_14
    SLICE_X66Y196        FDRE                                         r  counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_p rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.440 r  IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.490    IBUFDS/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.490 r  IBUFDS/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.671    sys_clk
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.690 r  sys_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=27, routed)          1.084     1.774    sys_clk_BUFG
    SLICE_X66Y196        FDRE                                         r  counter_reg[9]/C
                         clock pessimism             -0.277     1.496    
    SLICE_X66Y196        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.542    counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk125_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk125_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_p rise@0.000ns - clk125_p rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.056ns (51.376%)  route 0.053ns (48.624%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Net Delay (Source):      0.955ns (routing 0.502ns, distribution 0.453ns)
  Clock Net Delay (Destination): 1.084ns (routing 0.562ns, distribution 0.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_p rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     0.334 r  IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.374    IBUFDS/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  IBUFDS/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.518    sys_clk
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.535 r  sys_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=27, routed)          0.955     1.490    sys_clk_BUFG
    SLICE_X66Y196        FDRE                                         r  counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y196        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.529 r  counter_reg[10]/Q
                         net (fo=1, routed)           0.046     1.575    counter_reg_n_0_[10]
    SLICE_X66Y196        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     1.592 r  counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.007     1.599    counter_reg[8]_i_1_n_13
    SLICE_X66Y196        FDRE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_p rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.440 r  IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.490    IBUFDS/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.490 r  IBUFDS/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.671    sys_clk
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.690 r  sys_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=27, routed)          1.084     1.774    sys_clk_BUFG
    SLICE_X66Y196        FDRE                                         r  counter_reg[10]/C
                         clock pessimism             -0.277     1.496    
    SLICE_X66Y196        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.542    counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.599    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk125_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk125_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_p rise@0.000ns - clk125_p rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.056ns (51.376%)  route 0.053ns (48.624%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Net Delay (Source):      0.954ns (routing 0.502ns, distribution 0.452ns)
  Clock Net Delay (Destination): 1.084ns (routing 0.562ns, distribution 0.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_p rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     0.334 r  IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.374    IBUFDS/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  IBUFDS/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.518    sys_clk
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.535 r  sys_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=27, routed)          0.954     1.489    sys_clk_BUFG
    SLICE_X66Y197        FDRE                                         r  counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y197        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.528 r  counter_reg[18]/Q
                         net (fo=1, routed)           0.046     1.574    counter_reg_n_0_[18]
    SLICE_X66Y197        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     1.591 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.007     1.598    counter_reg[16]_i_1_n_13
    SLICE_X66Y197        FDRE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_p rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.440 r  IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.490    IBUFDS/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.490 r  IBUFDS/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.671    sys_clk
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.690 r  sys_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=27, routed)          1.084     1.774    sys_clk_BUFG
    SLICE_X66Y197        FDRE                                         r  counter_reg[18]/C
                         clock pessimism             -0.278     1.495    
    SLICE_X66Y197        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.541    counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk125_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk125_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_p rise@0.000ns - clk125_p rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.056ns (51.376%)  route 0.053ns (48.624%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.778ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Net Delay (Source):      0.957ns (routing 0.502ns, distribution 0.455ns)
  Clock Net Delay (Destination): 1.088ns (routing 0.562ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_p rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     0.334 r  IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.374    IBUFDS/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  IBUFDS/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.518    sys_clk
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.535 r  sys_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=27, routed)          0.957     1.492    sys_clk_BUFG
    SLICE_X66Y197        FDRE                                         r  counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y197        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.531 r  counter_reg[23]/Q
                         net (fo=1, routed)           0.046     1.577    counter_reg_n_0_[23]
    SLICE_X66Y197        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     1.594 r  counter_reg[16]_i_1/O[7]
                         net (fo=1, routed)           0.007     1.601    counter_reg[16]_i_1_n_8
    SLICE_X66Y197        FDRE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_p rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.440 r  IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.490    IBUFDS/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.490 r  IBUFDS/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.671    sys_clk
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.690 r  sys_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=27, routed)          1.088     1.778    sys_clk_BUFG
    SLICE_X66Y197        FDRE                                         r  counter_reg[23]/C
                         clock pessimism             -0.279     1.498    
    SLICE_X66Y197        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.544    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk125_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk125_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_p rise@0.000ns - clk125_p rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.056ns (51.376%)  route 0.053ns (48.624%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.775ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Net Delay (Source):      0.955ns (routing 0.502ns, distribution 0.453ns)
  Clock Net Delay (Destination): 1.085ns (routing 0.562ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_p rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.334     0.334 r  IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.374    IBUFDS/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  IBUFDS/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.518    sys_clk
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.535 r  sys_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=27, routed)          0.955     1.490    sys_clk_BUFG
    SLICE_X66Y195        FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y195        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.529 r  counter_reg[2]/Q
                         net (fo=1, routed)           0.046     1.575    counter_reg_n_0_[2]
    SLICE_X66Y195        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     1.592 r  counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.007     1.599    counter_reg[0]_i_1_n_13
    SLICE_X66Y195        FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_p rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS/I
    HPIOBDIFFINBUF_X1Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.440 r  IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.490    IBUFDS/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.490 r  IBUFDS/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.671    sys_clk
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.690 r  sys_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=27, routed)          1.085     1.775    sys_clk_BUFG
    SLICE_X66Y195        FDRE                                         r  counter_reg[2]/C
                         clock pessimism             -0.278     1.496    
    SLICE_X66Y195        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.542    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.599    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk125_p
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk125_p }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         8.000       6.710      BUFGCE_X1Y122  sys_clk_BUFG_inst/I
Min Period        n/a     FDRE/C    n/a            0.550         8.000       7.450      SLICE_X66Y195  counter_reg[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         8.000       7.450      SLICE_X66Y196  counter_reg[10]/C
Min Period        n/a     FDRE/C    n/a            0.550         8.000       7.450      SLICE_X66Y196  counter_reg[11]/C
Min Period        n/a     FDRE/C    n/a            0.550         8.000       7.450      SLICE_X66Y196  counter_reg[12]/C
Min Period        n/a     FDRE/C    n/a            0.550         8.000       7.450      SLICE_X66Y196  counter_reg[13]/C
Min Period        n/a     FDRE/C    n/a            0.550         8.000       7.450      SLICE_X66Y196  counter_reg[14]/C
Min Period        n/a     FDRE/C    n/a            0.550         8.000       7.450      SLICE_X66Y196  counter_reg[15]/C
Min Period        n/a     FDRE/C    n/a            0.550         8.000       7.450      SLICE_X66Y197  counter_reg[16]/C
Min Period        n/a     FDRE/C    n/a            0.550         8.000       7.450      SLICE_X66Y197  counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X66Y195  counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X66Y196  counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X66Y196  counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X66Y197  counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X66Y197  counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X66Y197  counter_reg[18]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X66Y197  counter_reg[19]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X66Y195  counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X66Y198  counter_reg[24]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X66Y198  counter_reg[25]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X66Y195  counter_reg[0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X66Y196  counter_reg[10]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X66Y196  counter_reg[11]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X66Y196  counter_reg[12]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X66Y196  counter_reg[13]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X66Y196  counter_reg[14]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X66Y196  counter_reg[15]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X66Y197  counter_reg[16]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X66Y197  counter_reg[17]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X66Y197  counter_reg[18]/C



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Output Ports Clock-to-out

----------+----------+--------+-------+----------------+---------+----------------+---------+----------+
Reference | Output   | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock     | Port     | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
----------+----------+--------+-------+----------------+---------+----------------+---------+----------+
clk125_p  | user_led | FDRE   | -     |      4.731 (r) | SLOW    |      2.366 (r) | FAST    |          |
----------+----------+--------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

---------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source   | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock    | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
---------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk125_p | clk125_p    |         0.742 | SLOW    |               |         |               |         |               |         |
---------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



