#-----------------------------------------------------------
# Vivado v2018.2.2 (64-bit)
# SW Build 2348494 on Mon Oct  1 18:25:44 MDT 2018
# IP Build 2318053 on Mon Oct  1 21:44:26 MDT 2018
# Start of session at: Fri Dec  7 11:53:29 2018
# Process ID: 14408
# Current directory: C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.runs/impl_1
# Command line: vivado.exe -log MLED_test.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source MLED_test.tcl -notrace
# Log file: C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.runs/impl_1/MLED_test.vdi
# Journal file: C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source MLED_test.tcl -notrace
Command: link_design -top MLED_test -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc]
WARNING: [Vivado 12-584] No ports matched 'reset_n'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[4]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[0]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[1]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[2]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[3]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[4]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[5]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[6]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[7]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[4]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[5]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[6]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[7]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'audio_pdm'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'audio_on'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ps2c'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ps2d'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmp_i2c_scl'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmp_i2c_sda'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'acl_miso'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:144]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:144]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'acl_mosi'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:145]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:145]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'acl_sclk'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'acl_ss_n'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:147]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:147]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hsync'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:156]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:156]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vsync'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:157]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:157]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb[8]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:158]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:158]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb[9]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:159]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:159]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb[10]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:160]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:160]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb[11]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:161]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:161]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb[4]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:162]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:162]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb[5]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:163]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:163]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb[6]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:164]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:164]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb[7]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:165]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:165]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb[0]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:166]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:166]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb[1]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:167]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:167]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb[2]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:168]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:168]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb[3]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:169]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:169]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sd_reset'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:174]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:174]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sd_sclk'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:175]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:175]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sd_mosi'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:176]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:176]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sd_miso'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:177]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:177]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sd_ss_n'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:180]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:180]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_n[0]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:207]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:207]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_p[0]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:208]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:208]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_n[1]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:209]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:209]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_p[1]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:210]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:210]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_n[2]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:211]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:211]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_p[2]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:212]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:212]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_n[3]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:213]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:213]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_p[3]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:214]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:214]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja_top[1]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:223]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:223]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja_top[2]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:224]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:224]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja_top[3]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:225]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:225]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja_top[4]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:226]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:226]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja_btm[7]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:227]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:227]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja_btm[8]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:228]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:228]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja_btm[9]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:229]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:229]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja_btm[10]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:230]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:230]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb_top[1]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:237]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:237]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb_top[2]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:238]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:238]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb_top[3]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:239]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:239]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb_top[4]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:240]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:240]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb_btm[7]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:241]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:241]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb_btm[8]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:242]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:242]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb_btm[9]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:243]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:243]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb_btm[10]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:244]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:244]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc_top[1]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:251]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:251]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc_top[2]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:252]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:252]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc_top[3]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:253]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:253]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc_top[4]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:254]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:254]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc_btm[7]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:255]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:255]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc_btm[8]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:256]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:256]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc_btm[9]'. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:257]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:257]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:257]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Common 17-14] Message 'Common 17-55' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:257]
Finished Parsing XDC File [C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

9 Infos, 100 Warnings, 100 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 580.188 ; gain = 335.934
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.764 . Memory (MB): peak = 591.852 ; gain = 11.664

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 7460fe62

Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1117.262 ; gain = 525.410

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 7460fe62

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.122 . Memory (MB): peak = 1117.262 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 7460fe62

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.135 . Memory (MB): peak = 1117.262 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 7460fe62

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.181 . Memory (MB): peak = 1117.262 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 7460fe62

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.219 . Memory (MB): peak = 1117.262 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 7460fe62

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.242 . Memory (MB): peak = 1117.262 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 7460fe62

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.248 . Memory (MB): peak = 1117.262 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1117.262 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 7460fe62

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.257 . Memory (MB): peak = 1117.262 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 7460fe62

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1117.262 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 7460fe62

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1117.262 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 100 Warnings, 100 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1117.262 ; gain = 537.074
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1117.262 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.runs/impl_1/MLED_test_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file MLED_test_drc_opted.rpt -pb MLED_test_drc_opted.pb -rpx MLED_test_drc_opted.rpx
Command: report_drc -file MLED_test_drc_opted.rpt -pb MLED_test_drc_opted.pb -rpx MLED_test_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.runs/impl_1/MLED_test_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1117.262 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 63d6797d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 1117.262 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1117.262 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1cc2a766

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1138.918 ; gain = 21.656

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 90782d65

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1141.027 ; gain = 23.766

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 90782d65

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1141.027 ; gain = 23.766
Phase 1 Placer Initialization | Checksum: 90782d65

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1141.027 ; gain = 23.766

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 90782d65

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1141.027 ; gain = 23.766
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: bd34f34b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1141.027 ; gain = 23.766

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: bd34f34b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1141.027 ; gain = 23.766

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1099f0e0f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1141.027 ; gain = 23.766

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: bd34f34b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1141.027 ; gain = 23.766

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: bd34f34b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1141.027 ; gain = 23.766

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: eb0590c6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1141.027 ; gain = 23.766

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: eb0590c6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1141.027 ; gain = 23.766

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: eb0590c6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1141.027 ; gain = 23.766
Phase 3 Detail Placement | Checksum: eb0590c6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1141.027 ; gain = 23.766

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: eb0590c6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1141.027 ; gain = 23.766

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: eb0590c6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1141.027 ; gain = 23.766

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: eb0590c6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1141.027 ; gain = 23.766

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: eb0590c6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1141.027 ; gain = 23.766
Phase 4 Post Placement Optimization and Clean-Up | Checksum: eb0590c6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1141.027 ; gain = 23.766
Ending Placer Task | Checksum: 9d4a4a63

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1141.027 ; gain = 23.766
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 101 Warnings, 100 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1141.027 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.runs/impl_1/MLED_test_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file MLED_test_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1141.027 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file MLED_test_utilization_placed.rpt -pb MLED_test_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1141.027 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file MLED_test_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1141.027 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 8e6ab770 ConstDB: 0 ShapeSum: edf92f3 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1146c4f4e

Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 1272.379 ; gain = 131.352
Post Restoration Checksum: NetGraph: fbb7d259 NumContArr: 18b47cf5 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 2.1 Create Timer | Checksum: 1146c4f4e

Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 1312.578 ; gain = 171.551

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1146c4f4e

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1312.578 ; gain = 171.551

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1146c4f4e

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1312.578 ; gain = 171.551
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: d0573e57

Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 1322.844 ; gain = 181.816
Phase 2 Router Initialization | Checksum: d0573e57

Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 1322.844 ; gain = 181.816

Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 9fbd5f6d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 1322.844 ; gain = 181.816

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 9fbd5f6d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 1322.844 ; gain = 181.816
Phase 4 Rip-up And Reroute | Checksum: 9fbd5f6d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 1322.844 ; gain = 181.816

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 9fbd5f6d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 1322.844 ; gain = 181.816

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 9fbd5f6d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 1322.844 ; gain = 181.816
Phase 5 Delay and Skew Optimization | Checksum: 9fbd5f6d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 1322.844 ; gain = 181.816

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 9fbd5f6d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 1322.844 ; gain = 181.816
Phase 6.1 Hold Fix Iter | Checksum: 9fbd5f6d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 1322.844 ; gain = 181.816
Phase 6 Post Hold Fix | Checksum: 9fbd5f6d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 1322.844 ; gain = 181.816

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00461331 %
  Global Horizontal Routing Utilization  = 0.0019892 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 9fbd5f6d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 1322.844 ; gain = 181.816

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 9fbd5f6d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 1322.844 ; gain = 181.816

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 9fbd5f6d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 1322.844 ; gain = 181.816

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 9fbd5f6d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 1322.844 ; gain = 181.816
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 1322.844 ; gain = 181.816

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 101 Warnings, 100 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1322.844 ; gain = 181.816
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1322.844 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.runs/impl_1/MLED_test_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file MLED_test_drc_routed.rpt -pb MLED_test_drc_routed.pb -rpx MLED_test_drc_routed.rpx
Command: report_drc -file MLED_test_drc_routed.rpt -pb MLED_test_drc_routed.pb -rpx MLED_test_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.runs/impl_1/MLED_test_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file MLED_test_methodology_drc_routed.rpt -pb MLED_test_methodology_drc_routed.pb -rpx MLED_test_methodology_drc_routed.rpx
Command: report_methodology -file MLED_test_methodology_drc_routed.rpt -pb MLED_test_methodology_drc_routed.pb -rpx MLED_test_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/runne/Desktop/Soc_FPGA/Final_Bui/Final/hdl/3C_LED/3C_LED.runs/impl_1/MLED_test_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file MLED_test_power_routed.rpt -pb MLED_test_power_summary_routed.pb -rpx MLED_test_power_routed.rpx
Command: report_power -file MLED_test_power_routed.rpt -pb MLED_test_power_summary_routed.pb -rpx MLED_test_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
68 Infos, 101 Warnings, 100 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file MLED_test_route_status.rpt -pb MLED_test_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file MLED_test_timing_summary_routed.rpt -pb MLED_test_timing_summary_routed.pb -rpx MLED_test_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file MLED_test_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file MLED_test_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file MLED_test_bus_skew_routed.rpt -pb MLED_test_bus_skew_routed.pb -rpx MLED_test_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Dec  7 11:54:40 2018...
